|combined_top
clk => clk.IN2
btn_reset => btn_reset.IN1
btn_trigger => btn_trigger.IN1
start => start.IN1
mode => mode.IN1
ready <= demo_top_bb:u_demo_bb.ready
LED[0] <= demo_top_bb:u_demo_bb.LED
LED[1] <= demo_top_bb:u_demo_bb.LED
LED[2] <= demo_top_bb:u_demo_bb.LED
LED[3] <= demo_top_bb:u_demo_bb.LED
LED[4] <= demo_top_bb:u_demo_bb.LED
LED[5] <= demo_top_bb:u_demo_bb.LED
LED[6] <= demo_top_bb:u_demo_bb.LED
LED[7] <= demo_top_bb:u_demo_bb.LED


|combined_top|system_top_with_bus_bridge_a:u_system_a
clk => clk.IN6
btn_reset => reset_sync_ff1.DATAIN
btn_trigger => trigger_sync_ff1.DATAIN
uart_rx => uart_rx.IN1
uart_tx <= bus_bridge_target_uart_wrapper:u_bridge_target.uart_tx
uart_tx_1 <= bus_bridge_target_uart_wrapper:u_bridge_target.uart_tx


|combined_top|system_top_with_bus_bridge_a:u_system_a|initiator:u_initiator_1
clk => split_resume_ack.CLK
clk => split_active.CLK
clk => done_r.CLK
clk => data_sent.CLK
clk => addr_sent.CLK
clk => read_mem[0].CLK
clk => read_mem[1].CLK
clk => read_mem[2].CLK
clk => read_mem[3].CLK
clk => read_mem[4].CLK
clk => read_mem[5].CLK
clk => read_mem[6].CLK
clk => read_mem[7].CLK
clk => write_ptr[0].CLK
clk => write_ptr[1].CLK
clk => init_rw_r.CLK
clk => init_data_out_valid_r.CLK
clk => init_data_out_r[0].CLK
clk => init_data_out_r[1].CLK
clk => init_data_out_r[2].CLK
clk => init_data_out_r[3].CLK
clk => init_data_out_r[4].CLK
clk => init_data_out_r[5].CLK
clk => init_data_out_r[6].CLK
clk => init_data_out_r[7].CLK
clk => init_addr_out_valid_r.CLK
clk => init_addr_out_r[0].CLK
clk => init_addr_out_r[1].CLK
clk => init_addr_out_r[2].CLK
clk => init_addr_out_r[3].CLK
clk => init_addr_out_r[4].CLK
clk => init_addr_out_r[5].CLK
clk => init_addr_out_r[6].CLK
clk => init_addr_out_r[7].CLK
clk => init_addr_out_r[8].CLK
clk => init_addr_out_r[9].CLK
clk => init_addr_out_r[10].CLK
clk => init_addr_out_r[11].CLK
clk => init_addr_out_r[12].CLK
clk => init_addr_out_r[13].CLK
clk => init_addr_out_r[14].CLK
clk => init_addr_out_r[15].CLK
clk => init_req_r.CLK
clk => state~8.DATAIN
rst_n => split_resume_ack.ACLR
rst_n => split_active.ACLR
rst_n => done_r.ACLR
rst_n => data_sent.ACLR
rst_n => addr_sent.ACLR
rst_n => read_mem[0].ACLR
rst_n => read_mem[1].ACLR
rst_n => read_mem[2].ACLR
rst_n => read_mem[3].ACLR
rst_n => read_mem[4].ACLR
rst_n => read_mem[5].ACLR
rst_n => read_mem[6].ACLR
rst_n => read_mem[7].ACLR
rst_n => write_ptr[0].ACLR
rst_n => write_ptr[1].ACLR
rst_n => init_rw_r.PRESET
rst_n => init_data_out_valid_r.ACLR
rst_n => init_data_out_r[0].ACLR
rst_n => init_data_out_r[1].ACLR
rst_n => init_data_out_r[2].ACLR
rst_n => init_data_out_r[3].ACLR
rst_n => init_data_out_r[4].ACLR
rst_n => init_data_out_r[5].ACLR
rst_n => init_data_out_r[6].ACLR
rst_n => init_data_out_r[7].ACLR
rst_n => init_addr_out_valid_r.ACLR
rst_n => init_addr_out_r[0].ACLR
rst_n => init_addr_out_r[1].ACLR
rst_n => init_addr_out_r[2].ACLR
rst_n => init_addr_out_r[3].ACLR
rst_n => init_addr_out_r[4].ACLR
rst_n => init_addr_out_r[5].ACLR
rst_n => init_addr_out_r[6].ACLR
rst_n => init_addr_out_r[7].ACLR
rst_n => init_addr_out_r[8].ACLR
rst_n => init_addr_out_r[9].ACLR
rst_n => init_addr_out_r[10].ACLR
rst_n => init_addr_out_r[11].ACLR
rst_n => init_addr_out_r[12].ACLR
rst_n => init_addr_out_r[13].ACLR
rst_n => init_addr_out_r[14].ACLR
rst_n => init_addr_out_r[15].ACLR
rst_n => init_req_r.ACLR
rst_n => state~10.DATAIN
trigger => state.OUTPUTSELECT
trigger => state.OUTPUTSELECT
trigger => state.OUTPUTSELECT
trigger => state.OUTPUTSELECT
trigger => state.OUTPUTSELECT
trigger => state.OUTPUTSELECT
trigger => state.OUTPUTSELECT
trigger => Selector5.IN3
trigger => state.OUTPUTSELECT
trigger => state.OUTPUTSELECT
trigger => state.OUTPUTSELECT
trigger => state.OUTPUTSELECT
trigger => state.OUTPUTSELECT
trigger => state.OUTPUTSELECT
trigger => state.OUTPUTSELECT
init_grant => addr_done.IN1
init_grant => data_done.IN1
init_grant => state.OUTPUTSELECT
init_grant => state.OUTPUTSELECT
init_grant => state.OUTPUTSELECT
init_grant => state.OUTPUTSELECT
init_grant => state.OUTPUTSELECT
init_grant => state.OUTPUTSELECT
init_grant => state.OUTPUTSELECT
init_ack => addr_sent.OUTPUTSELECT
init_ack => data_sent.OUTPUTSELECT
init_ack => init_rw_r.OUTPUTSELECT
init_ack => state.OUTPUTSELECT
init_ack => state.OUTPUTSELECT
init_ack => state.OUTPUTSELECT
init_ack => state.OUTPUTSELECT
init_ack => state.OUTPUTSELECT
init_ack => state.OUTPUTSELECT
init_ack => state.OUTPUTSELECT
init_ack => state.OUTPUTSELECT
init_ack => state.OUTPUTSELECT
init_ack => state.OUTPUTSELECT
init_ack => state.OUTPUTSELECT
init_ack => state.OUTPUTSELECT
init_ack => state.OUTPUTSELECT
init_ack => state.OUTPUTSELECT
init_ack => init_req_r.OUTPUTSELECT
init_ack => split_resume_ack.OUTPUTSELECT
init_ack => always0.IN1
init_ack => Selector0.IN2
init_ack => Selector0.IN3
init_split_ack => split_active.OUTPUTSELECT
init_split_ack => init_req_r.OUTPUTSELECT
init_data_in[0] => read_mem.DATAB
init_data_in[1] => read_mem.DATAB
init_data_in[2] => read_mem.DATAB
init_data_in[3] => read_mem.DATAB
init_data_in[4] => read_mem.DATAB
init_data_in[5] => read_mem.DATAB
init_data_in[6] => read_mem.DATAB
init_data_in[7] => read_mem.DATAB
init_data_in_valid => always0.IN1
init_req <= init_req_r.DB_MAX_OUTPUT_PORT_TYPE
init_addr_out[0] <= init_addr_out_r[0].DB_MAX_OUTPUT_PORT_TYPE
init_addr_out[1] <= init_addr_out_r[1].DB_MAX_OUTPUT_PORT_TYPE
init_addr_out[2] <= init_addr_out_r[2].DB_MAX_OUTPUT_PORT_TYPE
init_addr_out[3] <= init_addr_out_r[3].DB_MAX_OUTPUT_PORT_TYPE
init_addr_out[4] <= init_addr_out_r[4].DB_MAX_OUTPUT_PORT_TYPE
init_addr_out[5] <= init_addr_out_r[5].DB_MAX_OUTPUT_PORT_TYPE
init_addr_out[6] <= init_addr_out_r[6].DB_MAX_OUTPUT_PORT_TYPE
init_addr_out[7] <= init_addr_out_r[7].DB_MAX_OUTPUT_PORT_TYPE
init_addr_out[8] <= init_addr_out_r[8].DB_MAX_OUTPUT_PORT_TYPE
init_addr_out[9] <= init_addr_out_r[9].DB_MAX_OUTPUT_PORT_TYPE
init_addr_out[10] <= init_addr_out_r[10].DB_MAX_OUTPUT_PORT_TYPE
init_addr_out[11] <= init_addr_out_r[11].DB_MAX_OUTPUT_PORT_TYPE
init_addr_out[12] <= init_addr_out_r[12].DB_MAX_OUTPUT_PORT_TYPE
init_addr_out[13] <= init_addr_out_r[13].DB_MAX_OUTPUT_PORT_TYPE
init_addr_out[14] <= init_addr_out_r[14].DB_MAX_OUTPUT_PORT_TYPE
init_addr_out[15] <= init_addr_out_r[15].DB_MAX_OUTPUT_PORT_TYPE
init_addr_out_valid <= init_addr_out_valid_r.DB_MAX_OUTPUT_PORT_TYPE
init_data_out[0] <= init_data_out_r[0].DB_MAX_OUTPUT_PORT_TYPE
init_data_out[1] <= init_data_out_r[1].DB_MAX_OUTPUT_PORT_TYPE
init_data_out[2] <= init_data_out_r[2].DB_MAX_OUTPUT_PORT_TYPE
init_data_out[3] <= init_data_out_r[3].DB_MAX_OUTPUT_PORT_TYPE
init_data_out[4] <= init_data_out_r[4].DB_MAX_OUTPUT_PORT_TYPE
init_data_out[5] <= init_data_out_r[5].DB_MAX_OUTPUT_PORT_TYPE
init_data_out[6] <= init_data_out_r[6].DB_MAX_OUTPUT_PORT_TYPE
init_data_out[7] <= init_data_out_r[7].DB_MAX_OUTPUT_PORT_TYPE
init_data_out_valid <= init_data_out_valid_r.DB_MAX_OUTPUT_PORT_TYPE
init_rw <= init_rw_r.DB_MAX_OUTPUT_PORT_TYPE
init_ready <= <VCC>
done <= done_r.DB_MAX_OUTPUT_PORT_TYPE
read_data_value[0] <= read_mem[0].DB_MAX_OUTPUT_PORT_TYPE
read_data_value[1] <= read_mem[1].DB_MAX_OUTPUT_PORT_TYPE
read_data_value[2] <= read_mem[2].DB_MAX_OUTPUT_PORT_TYPE
read_data_value[3] <= read_mem[3].DB_MAX_OUTPUT_PORT_TYPE
read_data_value[4] <= read_mem[4].DB_MAX_OUTPUT_PORT_TYPE
read_data_value[5] <= read_mem[5].DB_MAX_OUTPUT_PORT_TYPE
read_data_value[6] <= read_mem[6].DB_MAX_OUTPUT_PORT_TYPE
read_data_value[7] <= read_mem[7].DB_MAX_OUTPUT_PORT_TYPE


|combined_top|system_top_with_bus_bridge_a:u_system_a|initiator:u_initiator_2
clk => split_resume_ack.CLK
clk => split_active.CLK
clk => done_r.CLK
clk => data_sent.CLK
clk => addr_sent.CLK
clk => read_mem[0].CLK
clk => read_mem[1].CLK
clk => read_mem[2].CLK
clk => read_mem[3].CLK
clk => read_mem[4].CLK
clk => read_mem[5].CLK
clk => read_mem[6].CLK
clk => read_mem[7].CLK
clk => write_ptr[0].CLK
clk => write_ptr[1].CLK
clk => init_rw_r.CLK
clk => init_data_out_valid_r.CLK
clk => init_data_out_r[0].CLK
clk => init_data_out_r[1].CLK
clk => init_data_out_r[2].CLK
clk => init_data_out_r[3].CLK
clk => init_data_out_r[4].CLK
clk => init_data_out_r[5].CLK
clk => init_data_out_r[6].CLK
clk => init_data_out_r[7].CLK
clk => init_addr_out_valid_r.CLK
clk => init_addr_out_r[0].CLK
clk => init_addr_out_r[1].CLK
clk => init_addr_out_r[2].CLK
clk => init_addr_out_r[3].CLK
clk => init_addr_out_r[4].CLK
clk => init_addr_out_r[5].CLK
clk => init_addr_out_r[6].CLK
clk => init_addr_out_r[7].CLK
clk => init_addr_out_r[8].CLK
clk => init_addr_out_r[9].CLK
clk => init_addr_out_r[10].CLK
clk => init_addr_out_r[11].CLK
clk => init_addr_out_r[12].CLK
clk => init_addr_out_r[13].CLK
clk => init_addr_out_r[14].CLK
clk => init_addr_out_r[15].CLK
clk => init_req_r.CLK
clk => state~8.DATAIN
rst_n => split_resume_ack.ACLR
rst_n => split_active.ACLR
rst_n => done_r.ACLR
rst_n => data_sent.ACLR
rst_n => addr_sent.ACLR
rst_n => read_mem[0].ACLR
rst_n => read_mem[1].ACLR
rst_n => read_mem[2].ACLR
rst_n => read_mem[3].ACLR
rst_n => read_mem[4].ACLR
rst_n => read_mem[5].ACLR
rst_n => read_mem[6].ACLR
rst_n => read_mem[7].ACLR
rst_n => write_ptr[0].ACLR
rst_n => write_ptr[1].ACLR
rst_n => init_rw_r.PRESET
rst_n => init_data_out_valid_r.ACLR
rst_n => init_data_out_r[0].ACLR
rst_n => init_data_out_r[1].ACLR
rst_n => init_data_out_r[2].ACLR
rst_n => init_data_out_r[3].ACLR
rst_n => init_data_out_r[4].ACLR
rst_n => init_data_out_r[5].ACLR
rst_n => init_data_out_r[6].ACLR
rst_n => init_data_out_r[7].ACLR
rst_n => init_addr_out_valid_r.ACLR
rst_n => init_addr_out_r[0].ACLR
rst_n => init_addr_out_r[1].ACLR
rst_n => init_addr_out_r[2].ACLR
rst_n => init_addr_out_r[3].ACLR
rst_n => init_addr_out_r[4].ACLR
rst_n => init_addr_out_r[5].ACLR
rst_n => init_addr_out_r[6].ACLR
rst_n => init_addr_out_r[7].ACLR
rst_n => init_addr_out_r[8].ACLR
rst_n => init_addr_out_r[9].ACLR
rst_n => init_addr_out_r[10].ACLR
rst_n => init_addr_out_r[11].ACLR
rst_n => init_addr_out_r[12].ACLR
rst_n => init_addr_out_r[13].ACLR
rst_n => init_addr_out_r[14].ACLR
rst_n => init_addr_out_r[15].ACLR
rst_n => init_req_r.ACLR
rst_n => state~10.DATAIN
trigger => state.OUTPUTSELECT
trigger => state.OUTPUTSELECT
trigger => state.OUTPUTSELECT
trigger => state.OUTPUTSELECT
trigger => state.OUTPUTSELECT
trigger => state.OUTPUTSELECT
trigger => state.OUTPUTSELECT
trigger => Selector5.IN3
trigger => state.OUTPUTSELECT
trigger => state.OUTPUTSELECT
trigger => state.OUTPUTSELECT
trigger => state.OUTPUTSELECT
trigger => state.OUTPUTSELECT
trigger => state.OUTPUTSELECT
trigger => state.OUTPUTSELECT
init_grant => addr_done.IN1
init_grant => data_done.IN1
init_grant => state.OUTPUTSELECT
init_grant => state.OUTPUTSELECT
init_grant => state.OUTPUTSELECT
init_grant => state.OUTPUTSELECT
init_grant => state.OUTPUTSELECT
init_grant => state.OUTPUTSELECT
init_grant => state.OUTPUTSELECT
init_ack => addr_sent.OUTPUTSELECT
init_ack => data_sent.OUTPUTSELECT
init_ack => init_rw_r.OUTPUTSELECT
init_ack => state.OUTPUTSELECT
init_ack => state.OUTPUTSELECT
init_ack => state.OUTPUTSELECT
init_ack => state.OUTPUTSELECT
init_ack => state.OUTPUTSELECT
init_ack => state.OUTPUTSELECT
init_ack => state.OUTPUTSELECT
init_ack => state.OUTPUTSELECT
init_ack => state.OUTPUTSELECT
init_ack => state.OUTPUTSELECT
init_ack => state.OUTPUTSELECT
init_ack => state.OUTPUTSELECT
init_ack => state.OUTPUTSELECT
init_ack => state.OUTPUTSELECT
init_ack => init_req_r.OUTPUTSELECT
init_ack => split_resume_ack.OUTPUTSELECT
init_ack => always0.IN1
init_ack => Selector0.IN2
init_ack => Selector0.IN3
init_split_ack => split_active.OUTPUTSELECT
init_split_ack => init_req_r.OUTPUTSELECT
init_data_in[0] => read_mem.DATAB
init_data_in[1] => read_mem.DATAB
init_data_in[2] => read_mem.DATAB
init_data_in[3] => read_mem.DATAB
init_data_in[4] => read_mem.DATAB
init_data_in[5] => read_mem.DATAB
init_data_in[6] => read_mem.DATAB
init_data_in[7] => read_mem.DATAB
init_data_in_valid => always0.IN1
init_req <= init_req_r.DB_MAX_OUTPUT_PORT_TYPE
init_addr_out[0] <= init_addr_out_r[0].DB_MAX_OUTPUT_PORT_TYPE
init_addr_out[1] <= init_addr_out_r[1].DB_MAX_OUTPUT_PORT_TYPE
init_addr_out[2] <= init_addr_out_r[2].DB_MAX_OUTPUT_PORT_TYPE
init_addr_out[3] <= init_addr_out_r[3].DB_MAX_OUTPUT_PORT_TYPE
init_addr_out[4] <= init_addr_out_r[4].DB_MAX_OUTPUT_PORT_TYPE
init_addr_out[5] <= init_addr_out_r[5].DB_MAX_OUTPUT_PORT_TYPE
init_addr_out[6] <= init_addr_out_r[6].DB_MAX_OUTPUT_PORT_TYPE
init_addr_out[7] <= init_addr_out_r[7].DB_MAX_OUTPUT_PORT_TYPE
init_addr_out[8] <= init_addr_out_r[8].DB_MAX_OUTPUT_PORT_TYPE
init_addr_out[9] <= init_addr_out_r[9].DB_MAX_OUTPUT_PORT_TYPE
init_addr_out[10] <= init_addr_out_r[10].DB_MAX_OUTPUT_PORT_TYPE
init_addr_out[11] <= init_addr_out_r[11].DB_MAX_OUTPUT_PORT_TYPE
init_addr_out[12] <= init_addr_out_r[12].DB_MAX_OUTPUT_PORT_TYPE
init_addr_out[13] <= init_addr_out_r[13].DB_MAX_OUTPUT_PORT_TYPE
init_addr_out[14] <= init_addr_out_r[14].DB_MAX_OUTPUT_PORT_TYPE
init_addr_out[15] <= init_addr_out_r[15].DB_MAX_OUTPUT_PORT_TYPE
init_addr_out_valid <= init_addr_out_valid_r.DB_MAX_OUTPUT_PORT_TYPE
init_data_out[0] <= init_data_out_r[0].DB_MAX_OUTPUT_PORT_TYPE
init_data_out[1] <= init_data_out_r[1].DB_MAX_OUTPUT_PORT_TYPE
init_data_out[2] <= init_data_out_r[2].DB_MAX_OUTPUT_PORT_TYPE
init_data_out[3] <= init_data_out_r[3].DB_MAX_OUTPUT_PORT_TYPE
init_data_out[4] <= init_data_out_r[4].DB_MAX_OUTPUT_PORT_TYPE
init_data_out[5] <= init_data_out_r[5].DB_MAX_OUTPUT_PORT_TYPE
init_data_out[6] <= init_data_out_r[6].DB_MAX_OUTPUT_PORT_TYPE
init_data_out[7] <= init_data_out_r[7].DB_MAX_OUTPUT_PORT_TYPE
init_data_out_valid <= init_data_out_valid_r.DB_MAX_OUTPUT_PORT_TYPE
init_rw <= init_rw_r.DB_MAX_OUTPUT_PORT_TYPE
init_ready <= <VCC>
done <= done_r.DB_MAX_OUTPUT_PORT_TYPE
read_data_value[0] <= read_mem[0].DB_MAX_OUTPUT_PORT_TYPE
read_data_value[1] <= read_mem[1].DB_MAX_OUTPUT_PORT_TYPE
read_data_value[2] <= read_mem[2].DB_MAX_OUTPUT_PORT_TYPE
read_data_value[3] <= read_mem[3].DB_MAX_OUTPUT_PORT_TYPE
read_data_value[4] <= read_mem[4].DB_MAX_OUTPUT_PORT_TYPE
read_data_value[5] <= read_mem[5].DB_MAX_OUTPUT_PORT_TYPE
read_data_value[6] <= read_mem[6].DB_MAX_OUTPUT_PORT_TYPE
read_data_value[7] <= read_mem[7].DB_MAX_OUTPUT_PORT_TYPE


|combined_top|system_top_with_bus_bridge_a:u_system_a|target:u_target_1
clk => mem[15][0].CLK
clk => mem[15][1].CLK
clk => mem[15][2].CLK
clk => mem[15][3].CLK
clk => mem[15][4].CLK
clk => mem[15][5].CLK
clk => mem[15][6].CLK
clk => mem[15][7].CLK
clk => mem[14][0].CLK
clk => mem[14][1].CLK
clk => mem[14][2].CLK
clk => mem[14][3].CLK
clk => mem[14][4].CLK
clk => mem[14][5].CLK
clk => mem[14][6].CLK
clk => mem[14][7].CLK
clk => mem[13][0].CLK
clk => mem[13][1].CLK
clk => mem[13][2].CLK
clk => mem[13][3].CLK
clk => mem[13][4].CLK
clk => mem[13][5].CLK
clk => mem[13][6].CLK
clk => mem[13][7].CLK
clk => mem[12][0].CLK
clk => mem[12][1].CLK
clk => mem[12][2].CLK
clk => mem[12][3].CLK
clk => mem[12][4].CLK
clk => mem[12][5].CLK
clk => mem[12][6].CLK
clk => mem[12][7].CLK
clk => mem[11][0].CLK
clk => mem[11][1].CLK
clk => mem[11][2].CLK
clk => mem[11][3].CLK
clk => mem[11][4].CLK
clk => mem[11][5].CLK
clk => mem[11][6].CLK
clk => mem[11][7].CLK
clk => mem[10][0].CLK
clk => mem[10][1].CLK
clk => mem[10][2].CLK
clk => mem[10][3].CLK
clk => mem[10][4].CLK
clk => mem[10][5].CLK
clk => mem[10][6].CLK
clk => mem[10][7].CLK
clk => mem[9][0].CLK
clk => mem[9][1].CLK
clk => mem[9][2].CLK
clk => mem[9][3].CLK
clk => mem[9][4].CLK
clk => mem[9][5].CLK
clk => mem[9][6].CLK
clk => mem[9][7].CLK
clk => mem[8][0].CLK
clk => mem[8][1].CLK
clk => mem[8][2].CLK
clk => mem[8][3].CLK
clk => mem[8][4].CLK
clk => mem[8][5].CLK
clk => mem[8][6].CLK
clk => mem[8][7].CLK
clk => mem[7][0].CLK
clk => mem[7][1].CLK
clk => mem[7][2].CLK
clk => mem[7][3].CLK
clk => mem[7][4].CLK
clk => mem[7][5].CLK
clk => mem[7][6].CLK
clk => mem[7][7].CLK
clk => mem[6][0].CLK
clk => mem[6][1].CLK
clk => mem[6][2].CLK
clk => mem[6][3].CLK
clk => mem[6][4].CLK
clk => mem[6][5].CLK
clk => mem[6][6].CLK
clk => mem[6][7].CLK
clk => mem[5][0].CLK
clk => mem[5][1].CLK
clk => mem[5][2].CLK
clk => mem[5][3].CLK
clk => mem[5][4].CLK
clk => mem[5][5].CLK
clk => mem[5][6].CLK
clk => mem[5][7].CLK
clk => mem[4][0].CLK
clk => mem[4][1].CLK
clk => mem[4][2].CLK
clk => mem[4][3].CLK
clk => mem[4][4].CLK
clk => mem[4][5].CLK
clk => mem[4][6].CLK
clk => mem[4][7].CLK
clk => mem[3][0].CLK
clk => mem[3][1].CLK
clk => mem[3][2].CLK
clk => mem[3][3].CLK
clk => mem[3][4].CLK
clk => mem[3][5].CLK
clk => mem[3][6].CLK
clk => mem[3][7].CLK
clk => mem[2][0].CLK
clk => mem[2][1].CLK
clk => mem[2][2].CLK
clk => mem[2][3].CLK
clk => mem[2][4].CLK
clk => mem[2][5].CLK
clk => mem[2][6].CLK
clk => mem[2][7].CLK
clk => mem[1][0].CLK
clk => mem[1][1].CLK
clk => mem[1][2].CLK
clk => mem[1][3].CLK
clk => mem[1][4].CLK
clk => mem[1][5].CLK
clk => mem[1][6].CLK
clk => mem[1][7].CLK
clk => mem[0][0].CLK
clk => mem[0][1].CLK
clk => mem[0][2].CLK
clk => mem[0][3].CLK
clk => mem[0][4].CLK
clk => mem[0][5].CLK
clk => mem[0][6].CLK
clk => mem[0][7].CLK
clk => last_write_value[0].CLK
clk => last_write_value[1].CLK
clk => last_write_value[2].CLK
clk => last_write_value[3].CLK
clk => last_write_value[4].CLK
clk => last_write_value[5].CLK
clk => last_write_value[6].CLK
clk => last_write_value[7].CLK
clk => pending_write.CLK
clk => pending_addr_idx[0].CLK
clk => pending_addr_idx[1].CLK
clk => pending_addr_idx[2].CLK
clk => pending_addr_idx[3].CLK
clk => target_ack~reg0.CLK
clk => target_data_out_valid~reg0.CLK
clk => target_data_out[0]~reg0.CLK
clk => target_data_out[1]~reg0.CLK
clk => target_data_out[2]~reg0.CLK
clk => target_data_out[3]~reg0.CLK
clk => target_data_out[4]~reg0.CLK
clk => target_data_out[5]~reg0.CLK
clk => target_data_out[6]~reg0.CLK
clk => target_data_out[7]~reg0.CLK
rst_n => last_write_value[0].ACLR
rst_n => last_write_value[1].ACLR
rst_n => last_write_value[2].ACLR
rst_n => last_write_value[3].ACLR
rst_n => last_write_value[4].ACLR
rst_n => last_write_value[5].ACLR
rst_n => last_write_value[6].ACLR
rst_n => last_write_value[7].ACLR
rst_n => pending_write.ACLR
rst_n => pending_addr_idx[0].ACLR
rst_n => pending_addr_idx[1].ACLR
rst_n => pending_addr_idx[2].ACLR
rst_n => pending_addr_idx[3].ACLR
rst_n => target_ack~reg0.ACLR
rst_n => target_data_out_valid~reg0.ACLR
rst_n => target_data_out[0]~reg0.ACLR
rst_n => target_data_out[1]~reg0.ACLR
rst_n => target_data_out[2]~reg0.ACLR
rst_n => target_data_out[3]~reg0.ACLR
rst_n => target_data_out[4]~reg0.ACLR
rst_n => target_data_out[5]~reg0.ACLR
rst_n => target_data_out[6]~reg0.ACLR
rst_n => target_data_out[7]~reg0.ACLR
rst_n => mem[15][0].ENA
rst_n => mem[0][7].ENA
rst_n => mem[0][6].ENA
rst_n => mem[0][5].ENA
rst_n => mem[0][4].ENA
rst_n => mem[0][3].ENA
rst_n => mem[0][2].ENA
rst_n => mem[0][1].ENA
rst_n => mem[0][0].ENA
rst_n => mem[1][7].ENA
rst_n => mem[1][6].ENA
rst_n => mem[1][5].ENA
rst_n => mem[1][4].ENA
rst_n => mem[1][3].ENA
rst_n => mem[1][2].ENA
rst_n => mem[1][1].ENA
rst_n => mem[1][0].ENA
rst_n => mem[2][7].ENA
rst_n => mem[2][6].ENA
rst_n => mem[2][5].ENA
rst_n => mem[2][4].ENA
rst_n => mem[2][3].ENA
rst_n => mem[2][2].ENA
rst_n => mem[2][1].ENA
rst_n => mem[2][0].ENA
rst_n => mem[3][7].ENA
rst_n => mem[3][6].ENA
rst_n => mem[3][5].ENA
rst_n => mem[3][4].ENA
rst_n => mem[3][3].ENA
rst_n => mem[3][2].ENA
rst_n => mem[3][1].ENA
rst_n => mem[3][0].ENA
rst_n => mem[4][7].ENA
rst_n => mem[4][6].ENA
rst_n => mem[4][5].ENA
rst_n => mem[4][4].ENA
rst_n => mem[4][3].ENA
rst_n => mem[4][2].ENA
rst_n => mem[4][1].ENA
rst_n => mem[4][0].ENA
rst_n => mem[5][7].ENA
rst_n => mem[5][6].ENA
rst_n => mem[5][5].ENA
rst_n => mem[5][4].ENA
rst_n => mem[5][3].ENA
rst_n => mem[5][2].ENA
rst_n => mem[5][1].ENA
rst_n => mem[5][0].ENA
rst_n => mem[6][7].ENA
rst_n => mem[6][6].ENA
rst_n => mem[6][5].ENA
rst_n => mem[6][4].ENA
rst_n => mem[6][3].ENA
rst_n => mem[6][2].ENA
rst_n => mem[6][1].ENA
rst_n => mem[6][0].ENA
rst_n => mem[7][7].ENA
rst_n => mem[7][6].ENA
rst_n => mem[7][5].ENA
rst_n => mem[7][4].ENA
rst_n => mem[7][3].ENA
rst_n => mem[7][2].ENA
rst_n => mem[7][1].ENA
rst_n => mem[7][0].ENA
rst_n => mem[8][7].ENA
rst_n => mem[8][6].ENA
rst_n => mem[8][5].ENA
rst_n => mem[8][4].ENA
rst_n => mem[8][3].ENA
rst_n => mem[8][2].ENA
rst_n => mem[8][1].ENA
rst_n => mem[8][0].ENA
rst_n => mem[9][7].ENA
rst_n => mem[9][6].ENA
rst_n => mem[9][5].ENA
rst_n => mem[9][4].ENA
rst_n => mem[9][3].ENA
rst_n => mem[9][2].ENA
rst_n => mem[9][1].ENA
rst_n => mem[9][0].ENA
rst_n => mem[10][7].ENA
rst_n => mem[10][6].ENA
rst_n => mem[10][5].ENA
rst_n => mem[10][4].ENA
rst_n => mem[10][3].ENA
rst_n => mem[10][2].ENA
rst_n => mem[10][1].ENA
rst_n => mem[10][0].ENA
rst_n => mem[11][7].ENA
rst_n => mem[11][6].ENA
rst_n => mem[11][5].ENA
rst_n => mem[11][4].ENA
rst_n => mem[11][3].ENA
rst_n => mem[11][2].ENA
rst_n => mem[11][1].ENA
rst_n => mem[11][0].ENA
rst_n => mem[12][7].ENA
rst_n => mem[12][6].ENA
rst_n => mem[12][5].ENA
rst_n => mem[12][4].ENA
rst_n => mem[12][3].ENA
rst_n => mem[12][2].ENA
rst_n => mem[12][1].ENA
rst_n => mem[12][0].ENA
rst_n => mem[13][7].ENA
rst_n => mem[13][6].ENA
rst_n => mem[13][5].ENA
rst_n => mem[13][4].ENA
rst_n => mem[13][3].ENA
rst_n => mem[13][2].ENA
rst_n => mem[13][1].ENA
rst_n => mem[13][0].ENA
rst_n => mem[14][7].ENA
rst_n => mem[14][6].ENA
rst_n => mem[14][5].ENA
rst_n => mem[14][4].ENA
rst_n => mem[14][3].ENA
rst_n => mem[14][2].ENA
rst_n => mem[14][1].ENA
rst_n => mem[14][0].ENA
rst_n => mem[15][7].ENA
rst_n => mem[15][6].ENA
rst_n => mem[15][5].ENA
rst_n => mem[15][4].ENA
rst_n => mem[15][3].ENA
rst_n => mem[15][2].ENA
rst_n => mem[15][1].ENA
target_addr_in[0] => Decoder1.IN3
target_addr_in[0] => Mux0.IN3
target_addr_in[0] => Mux1.IN3
target_addr_in[0] => Mux2.IN3
target_addr_in[0] => Mux3.IN3
target_addr_in[0] => Mux4.IN3
target_addr_in[0] => Mux5.IN3
target_addr_in[0] => Mux6.IN3
target_addr_in[0] => Mux7.IN3
target_addr_in[0] => pending_addr_idx[0].DATAIN
target_addr_in[1] => Decoder1.IN2
target_addr_in[1] => Mux0.IN2
target_addr_in[1] => Mux1.IN2
target_addr_in[1] => Mux2.IN2
target_addr_in[1] => Mux3.IN2
target_addr_in[1] => Mux4.IN2
target_addr_in[1] => Mux5.IN2
target_addr_in[1] => Mux6.IN2
target_addr_in[1] => Mux7.IN2
target_addr_in[1] => pending_addr_idx[1].DATAIN
target_addr_in[2] => Decoder1.IN1
target_addr_in[2] => Mux0.IN1
target_addr_in[2] => Mux1.IN1
target_addr_in[2] => Mux2.IN1
target_addr_in[2] => Mux3.IN1
target_addr_in[2] => Mux4.IN1
target_addr_in[2] => Mux5.IN1
target_addr_in[2] => Mux6.IN1
target_addr_in[2] => Mux7.IN1
target_addr_in[2] => pending_addr_idx[2].DATAIN
target_addr_in[3] => Decoder1.IN0
target_addr_in[3] => Mux0.IN0
target_addr_in[3] => Mux1.IN0
target_addr_in[3] => Mux2.IN0
target_addr_in[3] => Mux3.IN0
target_addr_in[3] => Mux4.IN0
target_addr_in[3] => Mux5.IN0
target_addr_in[3] => Mux6.IN0
target_addr_in[3] => Mux7.IN0
target_addr_in[3] => pending_addr_idx[3].DATAIN
target_addr_in[4] => ~NO_FANOUT~
target_addr_in[5] => ~NO_FANOUT~
target_addr_in[6] => ~NO_FANOUT~
target_addr_in[7] => ~NO_FANOUT~
target_addr_in[8] => ~NO_FANOUT~
target_addr_in[9] => ~NO_FANOUT~
target_addr_in[10] => ~NO_FANOUT~
target_addr_in[11] => ~NO_FANOUT~
target_addr_in[12] => ~NO_FANOUT~
target_addr_in[13] => ~NO_FANOUT~
target_addr_in[14] => ~NO_FANOUT~
target_addr_in[15] => ~NO_FANOUT~
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => target_ack.OUTPUTSELECT
target_addr_in_valid => pending_write.OUTPUTSELECT
target_addr_in_valid => last_write_value.OUTPUTSELECT
target_addr_in_valid => last_write_value.OUTPUTSELECT
target_addr_in_valid => last_write_value.OUTPUTSELECT
target_addr_in_valid => last_write_value.OUTPUTSELECT
target_addr_in_valid => last_write_value.OUTPUTSELECT
target_addr_in_valid => last_write_value.OUTPUTSELECT
target_addr_in_valid => last_write_value.OUTPUTSELECT
target_addr_in_valid => last_write_value.OUTPUTSELECT
target_addr_in_valid => target_data_out_valid.OUTPUTSELECT
target_addr_in_valid => target_data_out[7]~reg0.ENA
target_addr_in_valid => target_data_out[6]~reg0.ENA
target_addr_in_valid => target_data_out[5]~reg0.ENA
target_addr_in_valid => target_data_out[4]~reg0.ENA
target_addr_in_valid => target_data_out[3]~reg0.ENA
target_addr_in_valid => target_data_out[2]~reg0.ENA
target_addr_in_valid => target_data_out[1]~reg0.ENA
target_addr_in_valid => target_data_out[0]~reg0.ENA
target_addr_in_valid => pending_addr_idx[3].ENA
target_addr_in_valid => pending_addr_idx[2].ENA
target_addr_in_valid => pending_addr_idx[1].ENA
target_addr_in_valid => pending_addr_idx[0].ENA
target_data_in[0] => mem.DATAB
target_data_in[0] => mem.DATAB
target_data_in[0] => mem.DATAB
target_data_in[0] => mem.DATAB
target_data_in[0] => mem.DATAB
target_data_in[0] => mem.DATAB
target_data_in[0] => mem.DATAB
target_data_in[0] => mem.DATAB
target_data_in[0] => mem.DATAB
target_data_in[0] => mem.DATAB
target_data_in[0] => mem.DATAB
target_data_in[0] => mem.DATAB
target_data_in[0] => mem.DATAB
target_data_in[0] => mem.DATAB
target_data_in[0] => mem.DATAB
target_data_in[0] => mem.DATAB
target_data_in[0] => last_write_value.DATAB
target_data_in[0] => mem.DATAB
target_data_in[0] => mem.DATAB
target_data_in[0] => mem.DATAB
target_data_in[0] => mem.DATAB
target_data_in[0] => mem.DATAB
target_data_in[0] => mem.DATAB
target_data_in[0] => mem.DATAB
target_data_in[0] => mem.DATAB
target_data_in[0] => mem.DATAB
target_data_in[0] => mem.DATAB
target_data_in[0] => mem.DATAB
target_data_in[0] => mem.DATAB
target_data_in[0] => mem.DATAB
target_data_in[0] => mem.DATAB
target_data_in[0] => mem.DATAB
target_data_in[0] => mem.DATAB
target_data_in[0] => last_write_value.DATAB
target_data_in[1] => mem.DATAB
target_data_in[1] => mem.DATAB
target_data_in[1] => mem.DATAB
target_data_in[1] => mem.DATAB
target_data_in[1] => mem.DATAB
target_data_in[1] => mem.DATAB
target_data_in[1] => mem.DATAB
target_data_in[1] => mem.DATAB
target_data_in[1] => mem.DATAB
target_data_in[1] => mem.DATAB
target_data_in[1] => mem.DATAB
target_data_in[1] => mem.DATAB
target_data_in[1] => mem.DATAB
target_data_in[1] => mem.DATAB
target_data_in[1] => mem.DATAB
target_data_in[1] => mem.DATAB
target_data_in[1] => last_write_value.DATAB
target_data_in[1] => mem.DATAB
target_data_in[1] => mem.DATAB
target_data_in[1] => mem.DATAB
target_data_in[1] => mem.DATAB
target_data_in[1] => mem.DATAB
target_data_in[1] => mem.DATAB
target_data_in[1] => mem.DATAB
target_data_in[1] => mem.DATAB
target_data_in[1] => mem.DATAB
target_data_in[1] => mem.DATAB
target_data_in[1] => mem.DATAB
target_data_in[1] => mem.DATAB
target_data_in[1] => mem.DATAB
target_data_in[1] => mem.DATAB
target_data_in[1] => mem.DATAB
target_data_in[1] => mem.DATAB
target_data_in[1] => last_write_value.DATAB
target_data_in[2] => mem.DATAB
target_data_in[2] => mem.DATAB
target_data_in[2] => mem.DATAB
target_data_in[2] => mem.DATAB
target_data_in[2] => mem.DATAB
target_data_in[2] => mem.DATAB
target_data_in[2] => mem.DATAB
target_data_in[2] => mem.DATAB
target_data_in[2] => mem.DATAB
target_data_in[2] => mem.DATAB
target_data_in[2] => mem.DATAB
target_data_in[2] => mem.DATAB
target_data_in[2] => mem.DATAB
target_data_in[2] => mem.DATAB
target_data_in[2] => mem.DATAB
target_data_in[2] => mem.DATAB
target_data_in[2] => last_write_value.DATAB
target_data_in[2] => mem.DATAB
target_data_in[2] => mem.DATAB
target_data_in[2] => mem.DATAB
target_data_in[2] => mem.DATAB
target_data_in[2] => mem.DATAB
target_data_in[2] => mem.DATAB
target_data_in[2] => mem.DATAB
target_data_in[2] => mem.DATAB
target_data_in[2] => mem.DATAB
target_data_in[2] => mem.DATAB
target_data_in[2] => mem.DATAB
target_data_in[2] => mem.DATAB
target_data_in[2] => mem.DATAB
target_data_in[2] => mem.DATAB
target_data_in[2] => mem.DATAB
target_data_in[2] => mem.DATAB
target_data_in[2] => last_write_value.DATAB
target_data_in[3] => mem.DATAB
target_data_in[3] => mem.DATAB
target_data_in[3] => mem.DATAB
target_data_in[3] => mem.DATAB
target_data_in[3] => mem.DATAB
target_data_in[3] => mem.DATAB
target_data_in[3] => mem.DATAB
target_data_in[3] => mem.DATAB
target_data_in[3] => mem.DATAB
target_data_in[3] => mem.DATAB
target_data_in[3] => mem.DATAB
target_data_in[3] => mem.DATAB
target_data_in[3] => mem.DATAB
target_data_in[3] => mem.DATAB
target_data_in[3] => mem.DATAB
target_data_in[3] => mem.DATAB
target_data_in[3] => last_write_value.DATAB
target_data_in[3] => mem.DATAB
target_data_in[3] => mem.DATAB
target_data_in[3] => mem.DATAB
target_data_in[3] => mem.DATAB
target_data_in[3] => mem.DATAB
target_data_in[3] => mem.DATAB
target_data_in[3] => mem.DATAB
target_data_in[3] => mem.DATAB
target_data_in[3] => mem.DATAB
target_data_in[3] => mem.DATAB
target_data_in[3] => mem.DATAB
target_data_in[3] => mem.DATAB
target_data_in[3] => mem.DATAB
target_data_in[3] => mem.DATAB
target_data_in[3] => mem.DATAB
target_data_in[3] => mem.DATAB
target_data_in[3] => last_write_value.DATAB
target_data_in[4] => mem.DATAB
target_data_in[4] => mem.DATAB
target_data_in[4] => mem.DATAB
target_data_in[4] => mem.DATAB
target_data_in[4] => mem.DATAB
target_data_in[4] => mem.DATAB
target_data_in[4] => mem.DATAB
target_data_in[4] => mem.DATAB
target_data_in[4] => mem.DATAB
target_data_in[4] => mem.DATAB
target_data_in[4] => mem.DATAB
target_data_in[4] => mem.DATAB
target_data_in[4] => mem.DATAB
target_data_in[4] => mem.DATAB
target_data_in[4] => mem.DATAB
target_data_in[4] => mem.DATAB
target_data_in[4] => last_write_value.DATAB
target_data_in[4] => mem.DATAB
target_data_in[4] => mem.DATAB
target_data_in[4] => mem.DATAB
target_data_in[4] => mem.DATAB
target_data_in[4] => mem.DATAB
target_data_in[4] => mem.DATAB
target_data_in[4] => mem.DATAB
target_data_in[4] => mem.DATAB
target_data_in[4] => mem.DATAB
target_data_in[4] => mem.DATAB
target_data_in[4] => mem.DATAB
target_data_in[4] => mem.DATAB
target_data_in[4] => mem.DATAB
target_data_in[4] => mem.DATAB
target_data_in[4] => mem.DATAB
target_data_in[4] => mem.DATAB
target_data_in[4] => last_write_value.DATAB
target_data_in[5] => mem.DATAB
target_data_in[5] => mem.DATAB
target_data_in[5] => mem.DATAB
target_data_in[5] => mem.DATAB
target_data_in[5] => mem.DATAB
target_data_in[5] => mem.DATAB
target_data_in[5] => mem.DATAB
target_data_in[5] => mem.DATAB
target_data_in[5] => mem.DATAB
target_data_in[5] => mem.DATAB
target_data_in[5] => mem.DATAB
target_data_in[5] => mem.DATAB
target_data_in[5] => mem.DATAB
target_data_in[5] => mem.DATAB
target_data_in[5] => mem.DATAB
target_data_in[5] => mem.DATAB
target_data_in[5] => last_write_value.DATAB
target_data_in[5] => mem.DATAB
target_data_in[5] => mem.DATAB
target_data_in[5] => mem.DATAB
target_data_in[5] => mem.DATAB
target_data_in[5] => mem.DATAB
target_data_in[5] => mem.DATAB
target_data_in[5] => mem.DATAB
target_data_in[5] => mem.DATAB
target_data_in[5] => mem.DATAB
target_data_in[5] => mem.DATAB
target_data_in[5] => mem.DATAB
target_data_in[5] => mem.DATAB
target_data_in[5] => mem.DATAB
target_data_in[5] => mem.DATAB
target_data_in[5] => mem.DATAB
target_data_in[5] => mem.DATAB
target_data_in[5] => last_write_value.DATAB
target_data_in[6] => mem.DATAB
target_data_in[6] => mem.DATAB
target_data_in[6] => mem.DATAB
target_data_in[6] => mem.DATAB
target_data_in[6] => mem.DATAB
target_data_in[6] => mem.DATAB
target_data_in[6] => mem.DATAB
target_data_in[6] => mem.DATAB
target_data_in[6] => mem.DATAB
target_data_in[6] => mem.DATAB
target_data_in[6] => mem.DATAB
target_data_in[6] => mem.DATAB
target_data_in[6] => mem.DATAB
target_data_in[6] => mem.DATAB
target_data_in[6] => mem.DATAB
target_data_in[6] => mem.DATAB
target_data_in[6] => last_write_value.DATAB
target_data_in[6] => mem.DATAB
target_data_in[6] => mem.DATAB
target_data_in[6] => mem.DATAB
target_data_in[6] => mem.DATAB
target_data_in[6] => mem.DATAB
target_data_in[6] => mem.DATAB
target_data_in[6] => mem.DATAB
target_data_in[6] => mem.DATAB
target_data_in[6] => mem.DATAB
target_data_in[6] => mem.DATAB
target_data_in[6] => mem.DATAB
target_data_in[6] => mem.DATAB
target_data_in[6] => mem.DATAB
target_data_in[6] => mem.DATAB
target_data_in[6] => mem.DATAB
target_data_in[6] => mem.DATAB
target_data_in[6] => last_write_value.DATAB
target_data_in[7] => mem.DATAB
target_data_in[7] => mem.DATAB
target_data_in[7] => mem.DATAB
target_data_in[7] => mem.DATAB
target_data_in[7] => mem.DATAB
target_data_in[7] => mem.DATAB
target_data_in[7] => mem.DATAB
target_data_in[7] => mem.DATAB
target_data_in[7] => mem.DATAB
target_data_in[7] => mem.DATAB
target_data_in[7] => mem.DATAB
target_data_in[7] => mem.DATAB
target_data_in[7] => mem.DATAB
target_data_in[7] => mem.DATAB
target_data_in[7] => mem.DATAB
target_data_in[7] => mem.DATAB
target_data_in[7] => last_write_value.DATAB
target_data_in[7] => mem.DATAB
target_data_in[7] => mem.DATAB
target_data_in[7] => mem.DATAB
target_data_in[7] => mem.DATAB
target_data_in[7] => mem.DATAB
target_data_in[7] => mem.DATAB
target_data_in[7] => mem.DATAB
target_data_in[7] => mem.DATAB
target_data_in[7] => mem.DATAB
target_data_in[7] => mem.DATAB
target_data_in[7] => mem.DATAB
target_data_in[7] => mem.DATAB
target_data_in[7] => mem.DATAB
target_data_in[7] => mem.DATAB
target_data_in[7] => mem.DATAB
target_data_in[7] => mem.DATAB
target_data_in[7] => last_write_value.DATAB
target_data_in_valid => always0.IN1
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => target_ack.OUTPUTSELECT
target_data_in_valid => last_write_value.OUTPUTSELECT
target_data_in_valid => last_write_value.OUTPUTSELECT
target_data_in_valid => last_write_value.OUTPUTSELECT
target_data_in_valid => last_write_value.OUTPUTSELECT
target_data_in_valid => last_write_value.OUTPUTSELECT
target_data_in_valid => last_write_value.OUTPUTSELECT
target_data_in_valid => last_write_value.OUTPUTSELECT
target_data_in_valid => last_write_value.OUTPUTSELECT
target_data_in_valid => pending_write.DATAB
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => target_ack.OUTPUTSELECT
target_rw => pending_write.OUTPUTSELECT
target_rw => last_write_value.OUTPUTSELECT
target_rw => last_write_value.OUTPUTSELECT
target_rw => last_write_value.OUTPUTSELECT
target_rw => last_write_value.OUTPUTSELECT
target_rw => last_write_value.OUTPUTSELECT
target_rw => last_write_value.OUTPUTSELECT
target_rw => last_write_value.OUTPUTSELECT
target_rw => last_write_value.OUTPUTSELECT
target_rw => target_data_out.OUTPUTSELECT
target_rw => target_data_out.OUTPUTSELECT
target_rw => target_data_out.OUTPUTSELECT
target_rw => target_data_out.OUTPUTSELECT
target_rw => target_data_out.OUTPUTSELECT
target_rw => target_data_out.OUTPUTSELECT
target_rw => target_data_out.OUTPUTSELECT
target_rw => target_data_out.OUTPUTSELECT
target_rw => target_data_out_valid.DATAB
target_data_out[0] <= target_data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
target_data_out[1] <= target_data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
target_data_out[2] <= target_data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
target_data_out[3] <= target_data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
target_data_out[4] <= target_data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
target_data_out[5] <= target_data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
target_data_out[6] <= target_data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
target_data_out[7] <= target_data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
target_data_out_valid <= target_data_out_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
target_ack <= target_ack~reg0.DB_MAX_OUTPUT_PORT_TYPE
target_ready <= <VCC>
target_last_write[0] <= last_write_value[0].DB_MAX_OUTPUT_PORT_TYPE
target_last_write[1] <= last_write_value[1].DB_MAX_OUTPUT_PORT_TYPE
target_last_write[2] <= last_write_value[2].DB_MAX_OUTPUT_PORT_TYPE
target_last_write[3] <= last_write_value[3].DB_MAX_OUTPUT_PORT_TYPE
target_last_write[4] <= last_write_value[4].DB_MAX_OUTPUT_PORT_TYPE
target_last_write[5] <= last_write_value[5].DB_MAX_OUTPUT_PORT_TYPE
target_last_write[6] <= last_write_value[6].DB_MAX_OUTPUT_PORT_TYPE
target_last_write[7] <= last_write_value[7].DB_MAX_OUTPUT_PORT_TYPE


|combined_top|system_top_with_bus_bridge_a:u_system_a|target:u_target_2
clk => mem[15][0].CLK
clk => mem[15][1].CLK
clk => mem[15][2].CLK
clk => mem[15][3].CLK
clk => mem[15][4].CLK
clk => mem[15][5].CLK
clk => mem[15][6].CLK
clk => mem[15][7].CLK
clk => mem[14][0].CLK
clk => mem[14][1].CLK
clk => mem[14][2].CLK
clk => mem[14][3].CLK
clk => mem[14][4].CLK
clk => mem[14][5].CLK
clk => mem[14][6].CLK
clk => mem[14][7].CLK
clk => mem[13][0].CLK
clk => mem[13][1].CLK
clk => mem[13][2].CLK
clk => mem[13][3].CLK
clk => mem[13][4].CLK
clk => mem[13][5].CLK
clk => mem[13][6].CLK
clk => mem[13][7].CLK
clk => mem[12][0].CLK
clk => mem[12][1].CLK
clk => mem[12][2].CLK
clk => mem[12][3].CLK
clk => mem[12][4].CLK
clk => mem[12][5].CLK
clk => mem[12][6].CLK
clk => mem[12][7].CLK
clk => mem[11][0].CLK
clk => mem[11][1].CLK
clk => mem[11][2].CLK
clk => mem[11][3].CLK
clk => mem[11][4].CLK
clk => mem[11][5].CLK
clk => mem[11][6].CLK
clk => mem[11][7].CLK
clk => mem[10][0].CLK
clk => mem[10][1].CLK
clk => mem[10][2].CLK
clk => mem[10][3].CLK
clk => mem[10][4].CLK
clk => mem[10][5].CLK
clk => mem[10][6].CLK
clk => mem[10][7].CLK
clk => mem[9][0].CLK
clk => mem[9][1].CLK
clk => mem[9][2].CLK
clk => mem[9][3].CLK
clk => mem[9][4].CLK
clk => mem[9][5].CLK
clk => mem[9][6].CLK
clk => mem[9][7].CLK
clk => mem[8][0].CLK
clk => mem[8][1].CLK
clk => mem[8][2].CLK
clk => mem[8][3].CLK
clk => mem[8][4].CLK
clk => mem[8][5].CLK
clk => mem[8][6].CLK
clk => mem[8][7].CLK
clk => mem[7][0].CLK
clk => mem[7][1].CLK
clk => mem[7][2].CLK
clk => mem[7][3].CLK
clk => mem[7][4].CLK
clk => mem[7][5].CLK
clk => mem[7][6].CLK
clk => mem[7][7].CLK
clk => mem[6][0].CLK
clk => mem[6][1].CLK
clk => mem[6][2].CLK
clk => mem[6][3].CLK
clk => mem[6][4].CLK
clk => mem[6][5].CLK
clk => mem[6][6].CLK
clk => mem[6][7].CLK
clk => mem[5][0].CLK
clk => mem[5][1].CLK
clk => mem[5][2].CLK
clk => mem[5][3].CLK
clk => mem[5][4].CLK
clk => mem[5][5].CLK
clk => mem[5][6].CLK
clk => mem[5][7].CLK
clk => mem[4][0].CLK
clk => mem[4][1].CLK
clk => mem[4][2].CLK
clk => mem[4][3].CLK
clk => mem[4][4].CLK
clk => mem[4][5].CLK
clk => mem[4][6].CLK
clk => mem[4][7].CLK
clk => mem[3][0].CLK
clk => mem[3][1].CLK
clk => mem[3][2].CLK
clk => mem[3][3].CLK
clk => mem[3][4].CLK
clk => mem[3][5].CLK
clk => mem[3][6].CLK
clk => mem[3][7].CLK
clk => mem[2][0].CLK
clk => mem[2][1].CLK
clk => mem[2][2].CLK
clk => mem[2][3].CLK
clk => mem[2][4].CLK
clk => mem[2][5].CLK
clk => mem[2][6].CLK
clk => mem[2][7].CLK
clk => mem[1][0].CLK
clk => mem[1][1].CLK
clk => mem[1][2].CLK
clk => mem[1][3].CLK
clk => mem[1][4].CLK
clk => mem[1][5].CLK
clk => mem[1][6].CLK
clk => mem[1][7].CLK
clk => mem[0][0].CLK
clk => mem[0][1].CLK
clk => mem[0][2].CLK
clk => mem[0][3].CLK
clk => mem[0][4].CLK
clk => mem[0][5].CLK
clk => mem[0][6].CLK
clk => mem[0][7].CLK
clk => last_write_value[0].CLK
clk => last_write_value[1].CLK
clk => last_write_value[2].CLK
clk => last_write_value[3].CLK
clk => last_write_value[4].CLK
clk => last_write_value[5].CLK
clk => last_write_value[6].CLK
clk => last_write_value[7].CLK
clk => pending_write.CLK
clk => pending_addr_idx[0].CLK
clk => pending_addr_idx[1].CLK
clk => pending_addr_idx[2].CLK
clk => pending_addr_idx[3].CLK
clk => target_ack~reg0.CLK
clk => target_data_out_valid~reg0.CLK
clk => target_data_out[0]~reg0.CLK
clk => target_data_out[1]~reg0.CLK
clk => target_data_out[2]~reg0.CLK
clk => target_data_out[3]~reg0.CLK
clk => target_data_out[4]~reg0.CLK
clk => target_data_out[5]~reg0.CLK
clk => target_data_out[6]~reg0.CLK
clk => target_data_out[7]~reg0.CLK
rst_n => last_write_value[0].ACLR
rst_n => last_write_value[1].ACLR
rst_n => last_write_value[2].ACLR
rst_n => last_write_value[3].ACLR
rst_n => last_write_value[4].ACLR
rst_n => last_write_value[5].ACLR
rst_n => last_write_value[6].ACLR
rst_n => last_write_value[7].ACLR
rst_n => pending_write.ACLR
rst_n => pending_addr_idx[0].ACLR
rst_n => pending_addr_idx[1].ACLR
rst_n => pending_addr_idx[2].ACLR
rst_n => pending_addr_idx[3].ACLR
rst_n => target_ack~reg0.ACLR
rst_n => target_data_out_valid~reg0.ACLR
rst_n => target_data_out[0]~reg0.ACLR
rst_n => target_data_out[1]~reg0.ACLR
rst_n => target_data_out[2]~reg0.ACLR
rst_n => target_data_out[3]~reg0.ACLR
rst_n => target_data_out[4]~reg0.ACLR
rst_n => target_data_out[5]~reg0.ACLR
rst_n => target_data_out[6]~reg0.ACLR
rst_n => target_data_out[7]~reg0.ACLR
rst_n => mem[15][0].ENA
rst_n => mem[0][7].ENA
rst_n => mem[0][6].ENA
rst_n => mem[0][5].ENA
rst_n => mem[0][4].ENA
rst_n => mem[0][3].ENA
rst_n => mem[0][2].ENA
rst_n => mem[0][1].ENA
rst_n => mem[0][0].ENA
rst_n => mem[1][7].ENA
rst_n => mem[1][6].ENA
rst_n => mem[1][5].ENA
rst_n => mem[1][4].ENA
rst_n => mem[1][3].ENA
rst_n => mem[1][2].ENA
rst_n => mem[1][1].ENA
rst_n => mem[1][0].ENA
rst_n => mem[2][7].ENA
rst_n => mem[2][6].ENA
rst_n => mem[2][5].ENA
rst_n => mem[2][4].ENA
rst_n => mem[2][3].ENA
rst_n => mem[2][2].ENA
rst_n => mem[2][1].ENA
rst_n => mem[2][0].ENA
rst_n => mem[3][7].ENA
rst_n => mem[3][6].ENA
rst_n => mem[3][5].ENA
rst_n => mem[3][4].ENA
rst_n => mem[3][3].ENA
rst_n => mem[3][2].ENA
rst_n => mem[3][1].ENA
rst_n => mem[3][0].ENA
rst_n => mem[4][7].ENA
rst_n => mem[4][6].ENA
rst_n => mem[4][5].ENA
rst_n => mem[4][4].ENA
rst_n => mem[4][3].ENA
rst_n => mem[4][2].ENA
rst_n => mem[4][1].ENA
rst_n => mem[4][0].ENA
rst_n => mem[5][7].ENA
rst_n => mem[5][6].ENA
rst_n => mem[5][5].ENA
rst_n => mem[5][4].ENA
rst_n => mem[5][3].ENA
rst_n => mem[5][2].ENA
rst_n => mem[5][1].ENA
rst_n => mem[5][0].ENA
rst_n => mem[6][7].ENA
rst_n => mem[6][6].ENA
rst_n => mem[6][5].ENA
rst_n => mem[6][4].ENA
rst_n => mem[6][3].ENA
rst_n => mem[6][2].ENA
rst_n => mem[6][1].ENA
rst_n => mem[6][0].ENA
rst_n => mem[7][7].ENA
rst_n => mem[7][6].ENA
rst_n => mem[7][5].ENA
rst_n => mem[7][4].ENA
rst_n => mem[7][3].ENA
rst_n => mem[7][2].ENA
rst_n => mem[7][1].ENA
rst_n => mem[7][0].ENA
rst_n => mem[8][7].ENA
rst_n => mem[8][6].ENA
rst_n => mem[8][5].ENA
rst_n => mem[8][4].ENA
rst_n => mem[8][3].ENA
rst_n => mem[8][2].ENA
rst_n => mem[8][1].ENA
rst_n => mem[8][0].ENA
rst_n => mem[9][7].ENA
rst_n => mem[9][6].ENA
rst_n => mem[9][5].ENA
rst_n => mem[9][4].ENA
rst_n => mem[9][3].ENA
rst_n => mem[9][2].ENA
rst_n => mem[9][1].ENA
rst_n => mem[9][0].ENA
rst_n => mem[10][7].ENA
rst_n => mem[10][6].ENA
rst_n => mem[10][5].ENA
rst_n => mem[10][4].ENA
rst_n => mem[10][3].ENA
rst_n => mem[10][2].ENA
rst_n => mem[10][1].ENA
rst_n => mem[10][0].ENA
rst_n => mem[11][7].ENA
rst_n => mem[11][6].ENA
rst_n => mem[11][5].ENA
rst_n => mem[11][4].ENA
rst_n => mem[11][3].ENA
rst_n => mem[11][2].ENA
rst_n => mem[11][1].ENA
rst_n => mem[11][0].ENA
rst_n => mem[12][7].ENA
rst_n => mem[12][6].ENA
rst_n => mem[12][5].ENA
rst_n => mem[12][4].ENA
rst_n => mem[12][3].ENA
rst_n => mem[12][2].ENA
rst_n => mem[12][1].ENA
rst_n => mem[12][0].ENA
rst_n => mem[13][7].ENA
rst_n => mem[13][6].ENA
rst_n => mem[13][5].ENA
rst_n => mem[13][4].ENA
rst_n => mem[13][3].ENA
rst_n => mem[13][2].ENA
rst_n => mem[13][1].ENA
rst_n => mem[13][0].ENA
rst_n => mem[14][7].ENA
rst_n => mem[14][6].ENA
rst_n => mem[14][5].ENA
rst_n => mem[14][4].ENA
rst_n => mem[14][3].ENA
rst_n => mem[14][2].ENA
rst_n => mem[14][1].ENA
rst_n => mem[14][0].ENA
rst_n => mem[15][7].ENA
rst_n => mem[15][6].ENA
rst_n => mem[15][5].ENA
rst_n => mem[15][4].ENA
rst_n => mem[15][3].ENA
rst_n => mem[15][2].ENA
rst_n => mem[15][1].ENA
target_addr_in[0] => Decoder1.IN3
target_addr_in[0] => Mux0.IN3
target_addr_in[0] => Mux1.IN3
target_addr_in[0] => Mux2.IN3
target_addr_in[0] => Mux3.IN3
target_addr_in[0] => Mux4.IN3
target_addr_in[0] => Mux5.IN3
target_addr_in[0] => Mux6.IN3
target_addr_in[0] => Mux7.IN3
target_addr_in[0] => pending_addr_idx[0].DATAIN
target_addr_in[1] => Decoder1.IN2
target_addr_in[1] => Mux0.IN2
target_addr_in[1] => Mux1.IN2
target_addr_in[1] => Mux2.IN2
target_addr_in[1] => Mux3.IN2
target_addr_in[1] => Mux4.IN2
target_addr_in[1] => Mux5.IN2
target_addr_in[1] => Mux6.IN2
target_addr_in[1] => Mux7.IN2
target_addr_in[1] => pending_addr_idx[1].DATAIN
target_addr_in[2] => Decoder1.IN1
target_addr_in[2] => Mux0.IN1
target_addr_in[2] => Mux1.IN1
target_addr_in[2] => Mux2.IN1
target_addr_in[2] => Mux3.IN1
target_addr_in[2] => Mux4.IN1
target_addr_in[2] => Mux5.IN1
target_addr_in[2] => Mux6.IN1
target_addr_in[2] => Mux7.IN1
target_addr_in[2] => pending_addr_idx[2].DATAIN
target_addr_in[3] => Decoder1.IN0
target_addr_in[3] => Mux0.IN0
target_addr_in[3] => Mux1.IN0
target_addr_in[3] => Mux2.IN0
target_addr_in[3] => Mux3.IN0
target_addr_in[3] => Mux4.IN0
target_addr_in[3] => Mux5.IN0
target_addr_in[3] => Mux6.IN0
target_addr_in[3] => Mux7.IN0
target_addr_in[3] => pending_addr_idx[3].DATAIN
target_addr_in[4] => ~NO_FANOUT~
target_addr_in[5] => ~NO_FANOUT~
target_addr_in[6] => ~NO_FANOUT~
target_addr_in[7] => ~NO_FANOUT~
target_addr_in[8] => ~NO_FANOUT~
target_addr_in[9] => ~NO_FANOUT~
target_addr_in[10] => ~NO_FANOUT~
target_addr_in[11] => ~NO_FANOUT~
target_addr_in[12] => ~NO_FANOUT~
target_addr_in[13] => ~NO_FANOUT~
target_addr_in[14] => ~NO_FANOUT~
target_addr_in[15] => ~NO_FANOUT~
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => mem.OUTPUTSELECT
target_addr_in_valid => target_ack.OUTPUTSELECT
target_addr_in_valid => pending_write.OUTPUTSELECT
target_addr_in_valid => last_write_value.OUTPUTSELECT
target_addr_in_valid => last_write_value.OUTPUTSELECT
target_addr_in_valid => last_write_value.OUTPUTSELECT
target_addr_in_valid => last_write_value.OUTPUTSELECT
target_addr_in_valid => last_write_value.OUTPUTSELECT
target_addr_in_valid => last_write_value.OUTPUTSELECT
target_addr_in_valid => last_write_value.OUTPUTSELECT
target_addr_in_valid => last_write_value.OUTPUTSELECT
target_addr_in_valid => target_data_out_valid.OUTPUTSELECT
target_addr_in_valid => target_data_out[7]~reg0.ENA
target_addr_in_valid => target_data_out[6]~reg0.ENA
target_addr_in_valid => target_data_out[5]~reg0.ENA
target_addr_in_valid => target_data_out[4]~reg0.ENA
target_addr_in_valid => target_data_out[3]~reg0.ENA
target_addr_in_valid => target_data_out[2]~reg0.ENA
target_addr_in_valid => target_data_out[1]~reg0.ENA
target_addr_in_valid => target_data_out[0]~reg0.ENA
target_addr_in_valid => pending_addr_idx[3].ENA
target_addr_in_valid => pending_addr_idx[2].ENA
target_addr_in_valid => pending_addr_idx[1].ENA
target_addr_in_valid => pending_addr_idx[0].ENA
target_data_in[0] => mem.DATAB
target_data_in[0] => mem.DATAB
target_data_in[0] => mem.DATAB
target_data_in[0] => mem.DATAB
target_data_in[0] => mem.DATAB
target_data_in[0] => mem.DATAB
target_data_in[0] => mem.DATAB
target_data_in[0] => mem.DATAB
target_data_in[0] => mem.DATAB
target_data_in[0] => mem.DATAB
target_data_in[0] => mem.DATAB
target_data_in[0] => mem.DATAB
target_data_in[0] => mem.DATAB
target_data_in[0] => mem.DATAB
target_data_in[0] => mem.DATAB
target_data_in[0] => mem.DATAB
target_data_in[0] => last_write_value.DATAB
target_data_in[0] => mem.DATAB
target_data_in[0] => mem.DATAB
target_data_in[0] => mem.DATAB
target_data_in[0] => mem.DATAB
target_data_in[0] => mem.DATAB
target_data_in[0] => mem.DATAB
target_data_in[0] => mem.DATAB
target_data_in[0] => mem.DATAB
target_data_in[0] => mem.DATAB
target_data_in[0] => mem.DATAB
target_data_in[0] => mem.DATAB
target_data_in[0] => mem.DATAB
target_data_in[0] => mem.DATAB
target_data_in[0] => mem.DATAB
target_data_in[0] => mem.DATAB
target_data_in[0] => mem.DATAB
target_data_in[0] => last_write_value.DATAB
target_data_in[1] => mem.DATAB
target_data_in[1] => mem.DATAB
target_data_in[1] => mem.DATAB
target_data_in[1] => mem.DATAB
target_data_in[1] => mem.DATAB
target_data_in[1] => mem.DATAB
target_data_in[1] => mem.DATAB
target_data_in[1] => mem.DATAB
target_data_in[1] => mem.DATAB
target_data_in[1] => mem.DATAB
target_data_in[1] => mem.DATAB
target_data_in[1] => mem.DATAB
target_data_in[1] => mem.DATAB
target_data_in[1] => mem.DATAB
target_data_in[1] => mem.DATAB
target_data_in[1] => mem.DATAB
target_data_in[1] => last_write_value.DATAB
target_data_in[1] => mem.DATAB
target_data_in[1] => mem.DATAB
target_data_in[1] => mem.DATAB
target_data_in[1] => mem.DATAB
target_data_in[1] => mem.DATAB
target_data_in[1] => mem.DATAB
target_data_in[1] => mem.DATAB
target_data_in[1] => mem.DATAB
target_data_in[1] => mem.DATAB
target_data_in[1] => mem.DATAB
target_data_in[1] => mem.DATAB
target_data_in[1] => mem.DATAB
target_data_in[1] => mem.DATAB
target_data_in[1] => mem.DATAB
target_data_in[1] => mem.DATAB
target_data_in[1] => mem.DATAB
target_data_in[1] => last_write_value.DATAB
target_data_in[2] => mem.DATAB
target_data_in[2] => mem.DATAB
target_data_in[2] => mem.DATAB
target_data_in[2] => mem.DATAB
target_data_in[2] => mem.DATAB
target_data_in[2] => mem.DATAB
target_data_in[2] => mem.DATAB
target_data_in[2] => mem.DATAB
target_data_in[2] => mem.DATAB
target_data_in[2] => mem.DATAB
target_data_in[2] => mem.DATAB
target_data_in[2] => mem.DATAB
target_data_in[2] => mem.DATAB
target_data_in[2] => mem.DATAB
target_data_in[2] => mem.DATAB
target_data_in[2] => mem.DATAB
target_data_in[2] => last_write_value.DATAB
target_data_in[2] => mem.DATAB
target_data_in[2] => mem.DATAB
target_data_in[2] => mem.DATAB
target_data_in[2] => mem.DATAB
target_data_in[2] => mem.DATAB
target_data_in[2] => mem.DATAB
target_data_in[2] => mem.DATAB
target_data_in[2] => mem.DATAB
target_data_in[2] => mem.DATAB
target_data_in[2] => mem.DATAB
target_data_in[2] => mem.DATAB
target_data_in[2] => mem.DATAB
target_data_in[2] => mem.DATAB
target_data_in[2] => mem.DATAB
target_data_in[2] => mem.DATAB
target_data_in[2] => mem.DATAB
target_data_in[2] => last_write_value.DATAB
target_data_in[3] => mem.DATAB
target_data_in[3] => mem.DATAB
target_data_in[3] => mem.DATAB
target_data_in[3] => mem.DATAB
target_data_in[3] => mem.DATAB
target_data_in[3] => mem.DATAB
target_data_in[3] => mem.DATAB
target_data_in[3] => mem.DATAB
target_data_in[3] => mem.DATAB
target_data_in[3] => mem.DATAB
target_data_in[3] => mem.DATAB
target_data_in[3] => mem.DATAB
target_data_in[3] => mem.DATAB
target_data_in[3] => mem.DATAB
target_data_in[3] => mem.DATAB
target_data_in[3] => mem.DATAB
target_data_in[3] => last_write_value.DATAB
target_data_in[3] => mem.DATAB
target_data_in[3] => mem.DATAB
target_data_in[3] => mem.DATAB
target_data_in[3] => mem.DATAB
target_data_in[3] => mem.DATAB
target_data_in[3] => mem.DATAB
target_data_in[3] => mem.DATAB
target_data_in[3] => mem.DATAB
target_data_in[3] => mem.DATAB
target_data_in[3] => mem.DATAB
target_data_in[3] => mem.DATAB
target_data_in[3] => mem.DATAB
target_data_in[3] => mem.DATAB
target_data_in[3] => mem.DATAB
target_data_in[3] => mem.DATAB
target_data_in[3] => mem.DATAB
target_data_in[3] => last_write_value.DATAB
target_data_in[4] => mem.DATAB
target_data_in[4] => mem.DATAB
target_data_in[4] => mem.DATAB
target_data_in[4] => mem.DATAB
target_data_in[4] => mem.DATAB
target_data_in[4] => mem.DATAB
target_data_in[4] => mem.DATAB
target_data_in[4] => mem.DATAB
target_data_in[4] => mem.DATAB
target_data_in[4] => mem.DATAB
target_data_in[4] => mem.DATAB
target_data_in[4] => mem.DATAB
target_data_in[4] => mem.DATAB
target_data_in[4] => mem.DATAB
target_data_in[4] => mem.DATAB
target_data_in[4] => mem.DATAB
target_data_in[4] => last_write_value.DATAB
target_data_in[4] => mem.DATAB
target_data_in[4] => mem.DATAB
target_data_in[4] => mem.DATAB
target_data_in[4] => mem.DATAB
target_data_in[4] => mem.DATAB
target_data_in[4] => mem.DATAB
target_data_in[4] => mem.DATAB
target_data_in[4] => mem.DATAB
target_data_in[4] => mem.DATAB
target_data_in[4] => mem.DATAB
target_data_in[4] => mem.DATAB
target_data_in[4] => mem.DATAB
target_data_in[4] => mem.DATAB
target_data_in[4] => mem.DATAB
target_data_in[4] => mem.DATAB
target_data_in[4] => mem.DATAB
target_data_in[4] => last_write_value.DATAB
target_data_in[5] => mem.DATAB
target_data_in[5] => mem.DATAB
target_data_in[5] => mem.DATAB
target_data_in[5] => mem.DATAB
target_data_in[5] => mem.DATAB
target_data_in[5] => mem.DATAB
target_data_in[5] => mem.DATAB
target_data_in[5] => mem.DATAB
target_data_in[5] => mem.DATAB
target_data_in[5] => mem.DATAB
target_data_in[5] => mem.DATAB
target_data_in[5] => mem.DATAB
target_data_in[5] => mem.DATAB
target_data_in[5] => mem.DATAB
target_data_in[5] => mem.DATAB
target_data_in[5] => mem.DATAB
target_data_in[5] => last_write_value.DATAB
target_data_in[5] => mem.DATAB
target_data_in[5] => mem.DATAB
target_data_in[5] => mem.DATAB
target_data_in[5] => mem.DATAB
target_data_in[5] => mem.DATAB
target_data_in[5] => mem.DATAB
target_data_in[5] => mem.DATAB
target_data_in[5] => mem.DATAB
target_data_in[5] => mem.DATAB
target_data_in[5] => mem.DATAB
target_data_in[5] => mem.DATAB
target_data_in[5] => mem.DATAB
target_data_in[5] => mem.DATAB
target_data_in[5] => mem.DATAB
target_data_in[5] => mem.DATAB
target_data_in[5] => mem.DATAB
target_data_in[5] => last_write_value.DATAB
target_data_in[6] => mem.DATAB
target_data_in[6] => mem.DATAB
target_data_in[6] => mem.DATAB
target_data_in[6] => mem.DATAB
target_data_in[6] => mem.DATAB
target_data_in[6] => mem.DATAB
target_data_in[6] => mem.DATAB
target_data_in[6] => mem.DATAB
target_data_in[6] => mem.DATAB
target_data_in[6] => mem.DATAB
target_data_in[6] => mem.DATAB
target_data_in[6] => mem.DATAB
target_data_in[6] => mem.DATAB
target_data_in[6] => mem.DATAB
target_data_in[6] => mem.DATAB
target_data_in[6] => mem.DATAB
target_data_in[6] => last_write_value.DATAB
target_data_in[6] => mem.DATAB
target_data_in[6] => mem.DATAB
target_data_in[6] => mem.DATAB
target_data_in[6] => mem.DATAB
target_data_in[6] => mem.DATAB
target_data_in[6] => mem.DATAB
target_data_in[6] => mem.DATAB
target_data_in[6] => mem.DATAB
target_data_in[6] => mem.DATAB
target_data_in[6] => mem.DATAB
target_data_in[6] => mem.DATAB
target_data_in[6] => mem.DATAB
target_data_in[6] => mem.DATAB
target_data_in[6] => mem.DATAB
target_data_in[6] => mem.DATAB
target_data_in[6] => mem.DATAB
target_data_in[6] => last_write_value.DATAB
target_data_in[7] => mem.DATAB
target_data_in[7] => mem.DATAB
target_data_in[7] => mem.DATAB
target_data_in[7] => mem.DATAB
target_data_in[7] => mem.DATAB
target_data_in[7] => mem.DATAB
target_data_in[7] => mem.DATAB
target_data_in[7] => mem.DATAB
target_data_in[7] => mem.DATAB
target_data_in[7] => mem.DATAB
target_data_in[7] => mem.DATAB
target_data_in[7] => mem.DATAB
target_data_in[7] => mem.DATAB
target_data_in[7] => mem.DATAB
target_data_in[7] => mem.DATAB
target_data_in[7] => mem.DATAB
target_data_in[7] => last_write_value.DATAB
target_data_in[7] => mem.DATAB
target_data_in[7] => mem.DATAB
target_data_in[7] => mem.DATAB
target_data_in[7] => mem.DATAB
target_data_in[7] => mem.DATAB
target_data_in[7] => mem.DATAB
target_data_in[7] => mem.DATAB
target_data_in[7] => mem.DATAB
target_data_in[7] => mem.DATAB
target_data_in[7] => mem.DATAB
target_data_in[7] => mem.DATAB
target_data_in[7] => mem.DATAB
target_data_in[7] => mem.DATAB
target_data_in[7] => mem.DATAB
target_data_in[7] => mem.DATAB
target_data_in[7] => mem.DATAB
target_data_in[7] => last_write_value.DATAB
target_data_in_valid => always0.IN1
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => mem.OUTPUTSELECT
target_data_in_valid => target_ack.OUTPUTSELECT
target_data_in_valid => last_write_value.OUTPUTSELECT
target_data_in_valid => last_write_value.OUTPUTSELECT
target_data_in_valid => last_write_value.OUTPUTSELECT
target_data_in_valid => last_write_value.OUTPUTSELECT
target_data_in_valid => last_write_value.OUTPUTSELECT
target_data_in_valid => last_write_value.OUTPUTSELECT
target_data_in_valid => last_write_value.OUTPUTSELECT
target_data_in_valid => last_write_value.OUTPUTSELECT
target_data_in_valid => pending_write.DATAB
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => mem.OUTPUTSELECT
target_rw => target_ack.OUTPUTSELECT
target_rw => pending_write.OUTPUTSELECT
target_rw => last_write_value.OUTPUTSELECT
target_rw => last_write_value.OUTPUTSELECT
target_rw => last_write_value.OUTPUTSELECT
target_rw => last_write_value.OUTPUTSELECT
target_rw => last_write_value.OUTPUTSELECT
target_rw => last_write_value.OUTPUTSELECT
target_rw => last_write_value.OUTPUTSELECT
target_rw => last_write_value.OUTPUTSELECT
target_rw => target_data_out.OUTPUTSELECT
target_rw => target_data_out.OUTPUTSELECT
target_rw => target_data_out.OUTPUTSELECT
target_rw => target_data_out.OUTPUTSELECT
target_rw => target_data_out.OUTPUTSELECT
target_rw => target_data_out.OUTPUTSELECT
target_rw => target_data_out.OUTPUTSELECT
target_rw => target_data_out.OUTPUTSELECT
target_rw => target_data_out_valid.DATAB
target_data_out[0] <= target_data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
target_data_out[1] <= target_data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
target_data_out[2] <= target_data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
target_data_out[3] <= target_data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
target_data_out[4] <= target_data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
target_data_out[5] <= target_data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
target_data_out[6] <= target_data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
target_data_out[7] <= target_data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
target_data_out_valid <= target_data_out_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
target_ack <= target_ack~reg0.DB_MAX_OUTPUT_PORT_TYPE
target_ready <= <VCC>
target_last_write[0] <= last_write_value[0].DB_MAX_OUTPUT_PORT_TYPE
target_last_write[1] <= last_write_value[1].DB_MAX_OUTPUT_PORT_TYPE
target_last_write[2] <= last_write_value[2].DB_MAX_OUTPUT_PORT_TYPE
target_last_write[3] <= last_write_value[3].DB_MAX_OUTPUT_PORT_TYPE
target_last_write[4] <= last_write_value[4].DB_MAX_OUTPUT_PORT_TYPE
target_last_write[5] <= last_write_value[5].DB_MAX_OUTPUT_PORT_TYPE
target_last_write[6] <= last_write_value[6].DB_MAX_OUTPUT_PORT_TYPE
target_last_write[7] <= last_write_value[7].DB_MAX_OUTPUT_PORT_TYPE


|combined_top|system_top_with_bus_bridge_a:u_system_a|bus_bridge_target_uart_wrapper:u_bridge_target
clk => clk.IN1
rst_n => bus_bridge_target_if:u_target_if.rst_n
rst_n => uart_data_in[0].ACLR
rst_n => uart_data_in[1].ACLR
rst_n => uart_data_in[2].ACLR
rst_n => uart_data_in[3].ACLR
rst_n => uart_data_in[4].ACLR
rst_n => uart_data_in[5].ACLR
rst_n => uart_data_in[6].ACLR
rst_n => uart_data_in[7].ACLR
rst_n => uart_wr_en.ACLR
rst_n => req_pending.write_data[0].ACLR
rst_n => req_pending.write_data[1].ACLR
rst_n => req_pending.write_data[2].ACLR
rst_n => req_pending.write_data[3].ACLR
rst_n => req_pending.write_data[4].ACLR
rst_n => req_pending.write_data[5].ACLR
rst_n => req_pending.write_data[6].ACLR
rst_n => req_pending.write_data[7].ACLR
rst_n => req_pending.addr[0].ACLR
rst_n => req_pending.addr[1].ACLR
rst_n => req_pending.addr[2].ACLR
rst_n => req_pending.addr[3].ACLR
rst_n => req_pending.addr[4].ACLR
rst_n => req_pending.addr[5].ACLR
rst_n => req_pending.addr[6].ACLR
rst_n => req_pending.addr[7].ACLR
rst_n => req_pending.addr[8].ACLR
rst_n => req_pending.addr[9].ACLR
rst_n => req_pending.addr[10].ACLR
rst_n => req_pending.addr[11].ACLR
rst_n => req_pending.addr[12].ACLR
rst_n => req_pending.addr[13].ACLR
rst_n => req_pending.addr[14].ACLR
rst_n => req_pending.addr[15].ACLR
rst_n => req_pending.is_write.ACLR
rst_n => uart_tx_busy_d.ACLR
rst_n => uart_ready_q.ACLR
rst_n => uart_ready_clr.ACLR
rst_n => resp_valid_reg.ACLR
rst_n => resp_pending.read_data[0].ACLR
rst_n => resp_pending.read_data[1].ACLR
rst_n => resp_pending.read_data[2].ACLR
rst_n => resp_pending.read_data[3].ACLR
rst_n => resp_pending.read_data[4].ACLR
rst_n => resp_pending.read_data[5].ACLR
rst_n => resp_pending.read_data[6].ACLR
rst_n => resp_pending.read_data[7].ACLR
rst_n => resp_pending.is_write.ACLR
rst_n => resp_read_byte[0].ACLR
rst_n => resp_read_byte[1].ACLR
rst_n => resp_read_byte[2].ACLR
rst_n => resp_read_byte[3].ACLR
rst_n => resp_read_byte[4].ACLR
rst_n => resp_read_byte[5].ACLR
rst_n => resp_read_byte[6].ACLR
rst_n => resp_read_byte[7].ACLR
rst_n => resp_rx_state~6.DATAIN
rst_n => req_tx_state~11.DATAIN
split_grant => bus_bridge_target_if:u_target_if.split_grant
target_addr_in[0] => bus_bridge_target_if:u_target_if.target_addr_in[0]
target_addr_in[1] => bus_bridge_target_if:u_target_if.target_addr_in[1]
target_addr_in[2] => bus_bridge_target_if:u_target_if.target_addr_in[2]
target_addr_in[3] => bus_bridge_target_if:u_target_if.target_addr_in[3]
target_addr_in[4] => bus_bridge_target_if:u_target_if.target_addr_in[4]
target_addr_in[5] => bus_bridge_target_if:u_target_if.target_addr_in[5]
target_addr_in[6] => bus_bridge_target_if:u_target_if.target_addr_in[6]
target_addr_in[7] => bus_bridge_target_if:u_target_if.target_addr_in[7]
target_addr_in[8] => bus_bridge_target_if:u_target_if.target_addr_in[8]
target_addr_in[9] => bus_bridge_target_if:u_target_if.target_addr_in[9]
target_addr_in[10] => bus_bridge_target_if:u_target_if.target_addr_in[10]
target_addr_in[11] => bus_bridge_target_if:u_target_if.target_addr_in[11]
target_addr_in[12] => bus_bridge_target_if:u_target_if.target_addr_in[12]
target_addr_in[13] => bus_bridge_target_if:u_target_if.target_addr_in[13]
target_addr_in[14] => bus_bridge_target_if:u_target_if.target_addr_in[14]
target_addr_in[15] => bus_bridge_target_if:u_target_if.target_addr_in[15]
target_addr_in_valid => bus_bridge_target_if:u_target_if.target_addr_in_valid
target_data_in[0] => bus_bridge_target_if:u_target_if.target_data_in[0]
target_data_in[1] => bus_bridge_target_if:u_target_if.target_data_in[1]
target_data_in[2] => bus_bridge_target_if:u_target_if.target_data_in[2]
target_data_in[3] => bus_bridge_target_if:u_target_if.target_data_in[3]
target_data_in[4] => bus_bridge_target_if:u_target_if.target_data_in[4]
target_data_in[5] => bus_bridge_target_if:u_target_if.target_data_in[5]
target_data_in[6] => bus_bridge_target_if:u_target_if.target_data_in[6]
target_data_in[7] => bus_bridge_target_if:u_target_if.target_data_in[7]
target_data_in_valid => bus_bridge_target_if:u_target_if.target_data_in_valid
target_rw => bus_bridge_target_if:u_target_if.target_rw
split_req <= bus_bridge_target_if:u_target_if.split_req
target_data_out[0] <= bus_bridge_target_if:u_target_if.target_data_out[0]
target_data_out[1] <= bus_bridge_target_if:u_target_if.target_data_out[1]
target_data_out[2] <= bus_bridge_target_if:u_target_if.target_data_out[2]
target_data_out[3] <= bus_bridge_target_if:u_target_if.target_data_out[3]
target_data_out[4] <= bus_bridge_target_if:u_target_if.target_data_out[4]
target_data_out[5] <= bus_bridge_target_if:u_target_if.target_data_out[5]
target_data_out[6] <= bus_bridge_target_if:u_target_if.target_data_out[6]
target_data_out[7] <= bus_bridge_target_if:u_target_if.target_data_out[7]
target_data_out_valid <= bus_bridge_target_if:u_target_if.target_data_out_valid
target_ack <= bus_bridge_target_if:u_target_if.target_ack
target_split_ack <= bus_bridge_target_if:u_target_if.target_split_ack
target_ready <= bus_bridge_target_if:u_target_if.target_ready
split_target_last_write[0] <= bus_bridge_target_if:u_target_if.split_target_last_write[0]
split_target_last_write[1] <= bus_bridge_target_if:u_target_if.split_target_last_write[1]
split_target_last_write[2] <= bus_bridge_target_if:u_target_if.split_target_last_write[2]
split_target_last_write[3] <= bus_bridge_target_if:u_target_if.split_target_last_write[3]
split_target_last_write[4] <= bus_bridge_target_if:u_target_if.split_target_last_write[4]
split_target_last_write[5] <= bus_bridge_target_if:u_target_if.split_target_last_write[5]
split_target_last_write[6] <= bus_bridge_target_if:u_target_if.split_target_last_write[6]
split_target_last_write[7] <= bus_bridge_target_if:u_target_if.split_target_last_write[7]
uart_tx <= uart:u_target_uart.Tx
uart_rx => uart_rx.IN1


|combined_top|system_top_with_bus_bridge_a:u_system_a|bus_bridge_target_uart_wrapper:u_bridge_target|bus_bridge_target_if:u_target_if
clk => request_buffer.write_data[0].CLK
clk => request_buffer.write_data[1].CLK
clk => request_buffer.write_data[2].CLK
clk => request_buffer.write_data[3].CLK
clk => request_buffer.write_data[4].CLK
clk => request_buffer.write_data[5].CLK
clk => request_buffer.write_data[6].CLK
clk => request_buffer.write_data[7].CLK
clk => request_buffer.addr[0].CLK
clk => request_buffer.addr[1].CLK
clk => request_buffer.addr[2].CLK
clk => request_buffer.addr[3].CLK
clk => request_buffer.addr[4].CLK
clk => request_buffer.addr[5].CLK
clk => request_buffer.addr[6].CLK
clk => request_buffer.addr[7].CLK
clk => request_buffer.addr[8].CLK
clk => request_buffer.addr[9].CLK
clk => request_buffer.addr[10].CLK
clk => request_buffer.addr[11].CLK
clk => request_buffer.addr[12].CLK
clk => request_buffer.addr[13].CLK
clk => request_buffer.addr[14].CLK
clk => request_buffer.addr[15].CLK
clk => request_buffer.is_write.CLK
clk => inflight_write_data[0].CLK
clk => inflight_write_data[1].CLK
clk => inflight_write_data[2].CLK
clk => inflight_write_data[3].CLK
clk => inflight_write_data[4].CLK
clk => inflight_write_data[5].CLK
clk => inflight_write_data[6].CLK
clk => inflight_write_data[7].CLK
clk => pending_read_data[0].CLK
clk => pending_read_data[1].CLK
clk => pending_read_data[2].CLK
clk => pending_read_data[3].CLK
clk => pending_read_data[4].CLK
clk => pending_read_data[5].CLK
clk => pending_read_data[6].CLK
clk => pending_read_data[7].CLK
clk => current_uses_split_path.CLK
clk => current_is_write.CLK
clk => current_write_data[0].CLK
clk => current_write_data[1].CLK
clk => current_write_data[2].CLK
clk => current_write_data[3].CLK
clk => current_write_data[4].CLK
clk => current_write_data[5].CLK
clk => current_write_data[6].CLK
clk => current_write_data[7].CLK
clk => current_addr_b[0].CLK
clk => current_addr_b[1].CLK
clk => current_addr_b[2].CLK
clk => current_addr_b[3].CLK
clk => current_addr_b[4].CLK
clk => current_addr_b[5].CLK
clk => current_addr_b[6].CLK
clk => current_addr_b[7].CLK
clk => current_addr_b[8].CLK
clk => current_addr_b[9].CLK
clk => current_addr_b[10].CLK
clk => current_addr_b[11].CLK
clk => current_addr_b[12].CLK
clk => current_addr_b[13].CLK
clk => current_addr_b[14].CLK
clk => current_addr_b[15].CLK
clk => split_target_last_write[0]~reg0.CLK
clk => split_target_last_write[1]~reg0.CLK
clk => split_target_last_write[2]~reg0.CLK
clk => split_target_last_write[3]~reg0.CLK
clk => split_target_last_write[4]~reg0.CLK
clk => split_target_last_write[5]~reg0.CLK
clk => split_target_last_write[6]~reg0.CLK
clk => split_target_last_write[7]~reg0.CLK
clk => target_split_ack~reg0.CLK
clk => target_ack~reg0.CLK
clk => target_data_out_valid~reg0.CLK
clk => target_data_out[0]~reg0.CLK
clk => target_data_out[1]~reg0.CLK
clk => target_data_out[2]~reg0.CLK
clk => target_data_out[3]~reg0.CLK
clk => target_data_out[4]~reg0.CLK
clk => target_data_out[5]~reg0.CLK
clk => target_data_out[6]~reg0.CLK
clk => target_data_out[7]~reg0.CLK
clk => split_req~reg0.CLK
clk => req_valid~reg0.CLK
clk => state~5.DATAIN
rst_n => request_buffer.write_data[0].ACLR
rst_n => request_buffer.write_data[1].ACLR
rst_n => request_buffer.write_data[2].ACLR
rst_n => request_buffer.write_data[3].ACLR
rst_n => request_buffer.write_data[4].ACLR
rst_n => request_buffer.write_data[5].ACLR
rst_n => request_buffer.write_data[6].ACLR
rst_n => request_buffer.write_data[7].ACLR
rst_n => request_buffer.addr[0].ACLR
rst_n => request_buffer.addr[1].ACLR
rst_n => request_buffer.addr[2].ACLR
rst_n => request_buffer.addr[3].ACLR
rst_n => request_buffer.addr[4].ACLR
rst_n => request_buffer.addr[5].ACLR
rst_n => request_buffer.addr[6].ACLR
rst_n => request_buffer.addr[7].ACLR
rst_n => request_buffer.addr[8].ACLR
rst_n => request_buffer.addr[9].ACLR
rst_n => request_buffer.addr[10].ACLR
rst_n => request_buffer.addr[11].ACLR
rst_n => request_buffer.addr[12].ACLR
rst_n => request_buffer.addr[13].ACLR
rst_n => request_buffer.addr[14].ACLR
rst_n => request_buffer.addr[15].ACLR
rst_n => request_buffer.is_write.ACLR
rst_n => inflight_write_data[0].ACLR
rst_n => inflight_write_data[1].ACLR
rst_n => inflight_write_data[2].ACLR
rst_n => inflight_write_data[3].ACLR
rst_n => inflight_write_data[4].ACLR
rst_n => inflight_write_data[5].ACLR
rst_n => inflight_write_data[6].ACLR
rst_n => inflight_write_data[7].ACLR
rst_n => pending_read_data[0].ACLR
rst_n => pending_read_data[1].ACLR
rst_n => pending_read_data[2].ACLR
rst_n => pending_read_data[3].ACLR
rst_n => pending_read_data[4].ACLR
rst_n => pending_read_data[5].ACLR
rst_n => pending_read_data[6].ACLR
rst_n => pending_read_data[7].ACLR
rst_n => current_uses_split_path.ACLR
rst_n => current_is_write.ACLR
rst_n => current_write_data[0].ACLR
rst_n => current_write_data[1].ACLR
rst_n => current_write_data[2].ACLR
rst_n => current_write_data[3].ACLR
rst_n => current_write_data[4].ACLR
rst_n => current_write_data[5].ACLR
rst_n => current_write_data[6].ACLR
rst_n => current_write_data[7].ACLR
rst_n => current_addr_b[0].ACLR
rst_n => current_addr_b[1].ACLR
rst_n => current_addr_b[2].ACLR
rst_n => current_addr_b[3].ACLR
rst_n => current_addr_b[4].ACLR
rst_n => current_addr_b[5].ACLR
rst_n => current_addr_b[6].ACLR
rst_n => current_addr_b[7].ACLR
rst_n => current_addr_b[8].ACLR
rst_n => current_addr_b[9].ACLR
rst_n => current_addr_b[10].ACLR
rst_n => current_addr_b[11].ACLR
rst_n => current_addr_b[12].ACLR
rst_n => current_addr_b[13].ACLR
rst_n => current_addr_b[14].ACLR
rst_n => current_addr_b[15].ACLR
rst_n => split_target_last_write[0]~reg0.ACLR
rst_n => split_target_last_write[1]~reg0.ACLR
rst_n => split_target_last_write[2]~reg0.ACLR
rst_n => split_target_last_write[3]~reg0.ACLR
rst_n => split_target_last_write[4]~reg0.ACLR
rst_n => split_target_last_write[5]~reg0.ACLR
rst_n => split_target_last_write[6]~reg0.ACLR
rst_n => split_target_last_write[7]~reg0.ACLR
rst_n => target_split_ack~reg0.ACLR
rst_n => target_ack~reg0.ACLR
rst_n => target_data_out_valid~reg0.ACLR
rst_n => target_data_out[0]~reg0.ACLR
rst_n => target_data_out[1]~reg0.ACLR
rst_n => target_data_out[2]~reg0.ACLR
rst_n => target_data_out[3]~reg0.ACLR
rst_n => target_data_out[4]~reg0.ACLR
rst_n => target_data_out[5]~reg0.ACLR
rst_n => target_data_out[6]~reg0.ACLR
rst_n => target_data_out[7]~reg0.ACLR
rst_n => split_req~reg0.ACLR
rst_n => req_valid~reg0.ACLR
rst_n => state~7.DATAIN
split_grant => target_data_out.OUTPUTSELECT
split_grant => target_data_out.OUTPUTSELECT
split_grant => target_data_out.OUTPUTSELECT
split_grant => target_data_out.OUTPUTSELECT
split_grant => target_data_out.OUTPUTSELECT
split_grant => target_data_out.OUTPUTSELECT
split_grant => target_data_out.OUTPUTSELECT
split_grant => target_data_out.OUTPUTSELECT
split_grant => state.OUTPUTSELECT
split_grant => state.OUTPUTSELECT
split_grant => state.OUTPUTSELECT
split_grant => state.OUTPUTSELECT
split_grant => state.OUTPUTSELECT
split_grant => Selector18.IN4
split_grant => Selector9.IN4
split_grant => Selector0.IN2
target_addr_in[0] => LessThan0.IN32
target_addr_in[0] => LessThan1.IN64
target_addr_in[0] => LessThan2.IN64
target_addr_in[0] => LessThan3.IN64
target_addr_in[0] => map_to_bus_b.DATAA
target_addr_in[0] => LessThan4.IN32
target_addr_in[0] => offset.DATAB
target_addr_in[1] => LessThan0.IN31
target_addr_in[1] => LessThan1.IN63
target_addr_in[1] => LessThan2.IN63
target_addr_in[1] => LessThan3.IN63
target_addr_in[1] => map_to_bus_b.DATAA
target_addr_in[1] => LessThan4.IN31
target_addr_in[1] => offset.DATAB
target_addr_in[2] => LessThan0.IN30
target_addr_in[2] => LessThan1.IN62
target_addr_in[2] => LessThan2.IN62
target_addr_in[2] => LessThan3.IN62
target_addr_in[2] => map_to_bus_b.DATAA
target_addr_in[2] => LessThan4.IN30
target_addr_in[2] => offset.DATAB
target_addr_in[3] => LessThan0.IN29
target_addr_in[3] => LessThan1.IN61
target_addr_in[3] => LessThan2.IN61
target_addr_in[3] => LessThan3.IN61
target_addr_in[3] => map_to_bus_b.DATAA
target_addr_in[3] => LessThan4.IN29
target_addr_in[3] => offset.DATAB
target_addr_in[4] => LessThan0.IN28
target_addr_in[4] => LessThan1.IN60
target_addr_in[4] => LessThan2.IN60
target_addr_in[4] => LessThan3.IN60
target_addr_in[4] => map_to_bus_b.DATAA
target_addr_in[4] => LessThan4.IN28
target_addr_in[4] => offset.DATAB
target_addr_in[5] => LessThan0.IN27
target_addr_in[5] => LessThan1.IN59
target_addr_in[5] => LessThan2.IN59
target_addr_in[5] => LessThan3.IN59
target_addr_in[5] => map_to_bus_b.DATAA
target_addr_in[5] => LessThan4.IN27
target_addr_in[5] => offset.DATAB
target_addr_in[6] => LessThan0.IN26
target_addr_in[6] => LessThan1.IN58
target_addr_in[6] => LessThan2.IN58
target_addr_in[6] => LessThan3.IN58
target_addr_in[6] => map_to_bus_b.DATAA
target_addr_in[6] => LessThan4.IN26
target_addr_in[6] => offset.DATAB
target_addr_in[7] => LessThan0.IN25
target_addr_in[7] => LessThan1.IN57
target_addr_in[7] => LessThan2.IN57
target_addr_in[7] => LessThan3.IN57
target_addr_in[7] => map_to_bus_b.DATAA
target_addr_in[7] => LessThan4.IN25
target_addr_in[7] => offset.DATAB
target_addr_in[8] => LessThan0.IN24
target_addr_in[8] => LessThan1.IN56
target_addr_in[8] => LessThan2.IN56
target_addr_in[8] => LessThan3.IN56
target_addr_in[8] => map_to_bus_b.DATAA
target_addr_in[8] => LessThan4.IN24
target_addr_in[8] => offset.DATAB
target_addr_in[9] => LessThan0.IN23
target_addr_in[9] => LessThan1.IN55
target_addr_in[9] => LessThan2.IN55
target_addr_in[9] => LessThan3.IN55
target_addr_in[9] => map_to_bus_b.DATAA
target_addr_in[9] => LessThan4.IN23
target_addr_in[9] => offset.DATAB
target_addr_in[10] => LessThan0.IN22
target_addr_in[10] => LessThan1.IN54
target_addr_in[10] => LessThan2.IN54
target_addr_in[10] => LessThan3.IN54
target_addr_in[10] => map_to_bus_b.DATAA
target_addr_in[10] => LessThan4.IN22
target_addr_in[10] => offset.DATAB
target_addr_in[11] => LessThan0.IN21
target_addr_in[11] => LessThan1.IN53
target_addr_in[11] => LessThan2.IN53
target_addr_in[11] => LessThan3.IN53
target_addr_in[11] => Add3.IN42
target_addr_in[11] => mapped.DATAB
target_addr_in[11] => mapped.DATAB
target_addr_in[11] => LessThan4.IN21
target_addr_in[11] => offset.DATAB
target_addr_in[12] => LessThan0.IN20
target_addr_in[12] => LessThan1.IN52
target_addr_in[12] => LessThan2.IN52
target_addr_in[12] => LessThan3.IN52
target_addr_in[12] => Add2.IN40
target_addr_in[12] => mapped.DATAB
target_addr_in[12] => LessThan4.IN20
target_addr_in[12] => offset.DATAB
target_addr_in[13] => LessThan0.IN19
target_addr_in[13] => LessThan1.IN51
target_addr_in[13] => LessThan2.IN51
target_addr_in[13] => LessThan3.IN51
target_addr_in[13] => Add2.IN39
target_addr_in[13] => mapped.DATAB
target_addr_in[13] => LessThan4.IN19
target_addr_in[13] => offset.DATAB
target_addr_in[14] => LessThan0.IN18
target_addr_in[14] => LessThan1.IN50
target_addr_in[14] => LessThan2.IN50
target_addr_in[14] => LessThan3.IN50
target_addr_in[14] => Add2.IN38
target_addr_in[14] => mapped.DATAB
target_addr_in[14] => LessThan4.IN18
target_addr_in[14] => offset.DATAB
target_addr_in[15] => LessThan0.IN17
target_addr_in[15] => Add0.IN2
target_addr_in[15] => LessThan4.IN17
target_addr_in_valid => current_addr_b.OUTPUTSELECT
target_addr_in_valid => current_addr_b.OUTPUTSELECT
target_addr_in_valid => current_addr_b.OUTPUTSELECT
target_addr_in_valid => current_addr_b.OUTPUTSELECT
target_addr_in_valid => current_addr_b.OUTPUTSELECT
target_addr_in_valid => current_addr_b.OUTPUTSELECT
target_addr_in_valid => current_addr_b.OUTPUTSELECT
target_addr_in_valid => current_addr_b.OUTPUTSELECT
target_addr_in_valid => current_addr_b.OUTPUTSELECT
target_addr_in_valid => current_addr_b.OUTPUTSELECT
target_addr_in_valid => current_addr_b.OUTPUTSELECT
target_addr_in_valid => current_addr_b.OUTPUTSELECT
target_addr_in_valid => current_addr_b.OUTPUTSELECT
target_addr_in_valid => current_addr_b.OUTPUTSELECT
target_addr_in_valid => current_addr_b.OUTPUTSELECT
target_addr_in_valid => current_addr_b.OUTPUTSELECT
target_addr_in_valid => current_is_write.OUTPUTSELECT
target_addr_in_valid => current_write_data.OUTPUTSELECT
target_addr_in_valid => current_write_data.OUTPUTSELECT
target_addr_in_valid => current_write_data.OUTPUTSELECT
target_addr_in_valid => current_write_data.OUTPUTSELECT
target_addr_in_valid => current_write_data.OUTPUTSELECT
target_addr_in_valid => current_write_data.OUTPUTSELECT
target_addr_in_valid => current_write_data.OUTPUTSELECT
target_addr_in_valid => current_write_data.OUTPUTSELECT
target_addr_in_valid => current_uses_split_path.OUTPUTSELECT
target_addr_in_valid => target_ack.OUTPUTSELECT
target_addr_in_valid => target_data_out.OUTPUTSELECT
target_addr_in_valid => target_data_out.OUTPUTSELECT
target_addr_in_valid => target_data_out.OUTPUTSELECT
target_addr_in_valid => target_data_out.OUTPUTSELECT
target_addr_in_valid => target_data_out.OUTPUTSELECT
target_addr_in_valid => target_data_out.OUTPUTSELECT
target_addr_in_valid => target_data_out.OUTPUTSELECT
target_addr_in_valid => target_data_out.OUTPUTSELECT
target_addr_in_valid => target_data_out_valid.OUTPUTSELECT
target_addr_in_valid => state.OUTPUTSELECT
target_addr_in_valid => state.OUTPUTSELECT
target_addr_in_valid => state.OUTPUTSELECT
target_addr_in_valid => state.OUTPUTSELECT
target_addr_in_valid => state.OUTPUTSELECT
target_addr_in_valid => target_split_ack.DATAB
target_data_in[0] => current_write_data.DATAB
target_data_in[0] => current_write_data.DATAB
target_data_in[1] => current_write_data.DATAB
target_data_in[1] => current_write_data.DATAB
target_data_in[2] => current_write_data.DATAB
target_data_in[2] => current_write_data.DATAB
target_data_in[3] => current_write_data.DATAB
target_data_in[3] => current_write_data.DATAB
target_data_in[4] => current_write_data.DATAB
target_data_in[4] => current_write_data.DATAB
target_data_in[5] => current_write_data.DATAB
target_data_in[5] => current_write_data.DATAB
target_data_in[6] => current_write_data.DATAB
target_data_in[6] => current_write_data.DATAB
target_data_in[7] => current_write_data.DATAB
target_data_in[7] => current_write_data.DATAB
target_data_in_valid => current_write_data.OUTPUTSELECT
target_data_in_valid => current_write_data.OUTPUTSELECT
target_data_in_valid => current_write_data.OUTPUTSELECT
target_data_in_valid => current_write_data.OUTPUTSELECT
target_data_in_valid => current_write_data.OUTPUTSELECT
target_data_in_valid => current_write_data.OUTPUTSELECT
target_data_in_valid => current_write_data.OUTPUTSELECT
target_data_in_valid => current_write_data.OUTPUTSELECT
target_data_in_valid => state.OUTPUTSELECT
target_data_in_valid => state.OUTPUTSELECT
target_data_in_valid => state.OUTPUTSELECT
target_data_in_valid => state.OUTPUTSELECT
target_data_in_valid => state.OUTPUTSELECT
target_data_in_valid => always0.IN0
target_rw => always0.IN1
target_rw => current_is_write.DATAB
target_rw => target_data_out_valid.DATAB
split_req <= split_req~reg0.DB_MAX_OUTPUT_PORT_TYPE
target_data_out[0] <= target_data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
target_data_out[1] <= target_data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
target_data_out[2] <= target_data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
target_data_out[3] <= target_data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
target_data_out[4] <= target_data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
target_data_out[5] <= target_data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
target_data_out[6] <= target_data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
target_data_out[7] <= target_data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
target_data_out_valid <= target_data_out_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
target_ack <= target_ack~reg0.DB_MAX_OUTPUT_PORT_TYPE
target_split_ack <= target_split_ack~reg0.DB_MAX_OUTPUT_PORT_TYPE
target_ready <= <VCC>
split_target_last_write[0] <= split_target_last_write[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
split_target_last_write[1] <= split_target_last_write[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
split_target_last_write[2] <= split_target_last_write[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
split_target_last_write[3] <= split_target_last_write[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
split_target_last_write[4] <= split_target_last_write[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
split_target_last_write[5] <= split_target_last_write[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
split_target_last_write[6] <= split_target_last_write[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
split_target_last_write[7] <= split_target_last_write[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
req_valid <= req_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
req_ready => always0.IN1
req_payload.write_data[0] <= request_buffer.write_data[0].DB_MAX_OUTPUT_PORT_TYPE
req_payload.write_data[1] <= request_buffer.write_data[1].DB_MAX_OUTPUT_PORT_TYPE
req_payload.write_data[2] <= request_buffer.write_data[2].DB_MAX_OUTPUT_PORT_TYPE
req_payload.write_data[3] <= request_buffer.write_data[3].DB_MAX_OUTPUT_PORT_TYPE
req_payload.write_data[4] <= request_buffer.write_data[4].DB_MAX_OUTPUT_PORT_TYPE
req_payload.write_data[5] <= request_buffer.write_data[5].DB_MAX_OUTPUT_PORT_TYPE
req_payload.write_data[6] <= request_buffer.write_data[6].DB_MAX_OUTPUT_PORT_TYPE
req_payload.write_data[7] <= request_buffer.write_data[7].DB_MAX_OUTPUT_PORT_TYPE
req_payload.addr[0] <= request_buffer.addr[0].DB_MAX_OUTPUT_PORT_TYPE
req_payload.addr[1] <= request_buffer.addr[1].DB_MAX_OUTPUT_PORT_TYPE
req_payload.addr[2] <= request_buffer.addr[2].DB_MAX_OUTPUT_PORT_TYPE
req_payload.addr[3] <= request_buffer.addr[3].DB_MAX_OUTPUT_PORT_TYPE
req_payload.addr[4] <= request_buffer.addr[4].DB_MAX_OUTPUT_PORT_TYPE
req_payload.addr[5] <= request_buffer.addr[5].DB_MAX_OUTPUT_PORT_TYPE
req_payload.addr[6] <= request_buffer.addr[6].DB_MAX_OUTPUT_PORT_TYPE
req_payload.addr[7] <= request_buffer.addr[7].DB_MAX_OUTPUT_PORT_TYPE
req_payload.addr[8] <= request_buffer.addr[8].DB_MAX_OUTPUT_PORT_TYPE
req_payload.addr[9] <= request_buffer.addr[9].DB_MAX_OUTPUT_PORT_TYPE
req_payload.addr[10] <= request_buffer.addr[10].DB_MAX_OUTPUT_PORT_TYPE
req_payload.addr[11] <= request_buffer.addr[11].DB_MAX_OUTPUT_PORT_TYPE
req_payload.addr[12] <= request_buffer.addr[12].DB_MAX_OUTPUT_PORT_TYPE
req_payload.addr[13] <= request_buffer.addr[13].DB_MAX_OUTPUT_PORT_TYPE
req_payload.addr[14] <= request_buffer.addr[14].DB_MAX_OUTPUT_PORT_TYPE
req_payload.addr[15] <= request_buffer.addr[15].DB_MAX_OUTPUT_PORT_TYPE
req_payload.is_write <= request_buffer.is_write.DB_MAX_OUTPUT_PORT_TYPE
resp_valid => always0.IN1
resp_ready <= resp_ready.DB_MAX_OUTPUT_PORT_TYPE
resp_payload.read_data[0] => pending_read_data.DATAB
resp_payload.read_data[0] => target_data_out.DATAA
resp_payload.read_data[1] => pending_read_data.DATAB
resp_payload.read_data[1] => target_data_out.DATAA
resp_payload.read_data[2] => pending_read_data.DATAB
resp_payload.read_data[2] => target_data_out.DATAA
resp_payload.read_data[3] => pending_read_data.DATAB
resp_payload.read_data[3] => target_data_out.DATAA
resp_payload.read_data[4] => pending_read_data.DATAB
resp_payload.read_data[4] => target_data_out.DATAA
resp_payload.read_data[5] => pending_read_data.DATAB
resp_payload.read_data[5] => target_data_out.DATAA
resp_payload.read_data[6] => pending_read_data.DATAB
resp_payload.read_data[6] => target_data_out.DATAA
resp_payload.read_data[7] => pending_read_data.DATAB
resp_payload.read_data[7] => target_data_out.DATAA
resp_payload.is_write => target_ack.OUTPUTSELECT
resp_payload.is_write => split_target_last_write.OUTPUTSELECT
resp_payload.is_write => split_target_last_write.OUTPUTSELECT
resp_payload.is_write => split_target_last_write.OUTPUTSELECT
resp_payload.is_write => split_target_last_write.OUTPUTSELECT
resp_payload.is_write => split_target_last_write.OUTPUTSELECT
resp_payload.is_write => split_target_last_write.OUTPUTSELECT
resp_payload.is_write => split_target_last_write.OUTPUTSELECT
resp_payload.is_write => split_target_last_write.OUTPUTSELECT
resp_payload.is_write => pending_read_data.OUTPUTSELECT
resp_payload.is_write => pending_read_data.OUTPUTSELECT
resp_payload.is_write => pending_read_data.OUTPUTSELECT
resp_payload.is_write => pending_read_data.OUTPUTSELECT
resp_payload.is_write => pending_read_data.OUTPUTSELECT
resp_payload.is_write => pending_read_data.OUTPUTSELECT
resp_payload.is_write => pending_read_data.OUTPUTSELECT
resp_payload.is_write => pending_read_data.OUTPUTSELECT
resp_payload.is_write => split_req.OUTPUTSELECT
resp_payload.is_write => target_data_out.OUTPUTSELECT
resp_payload.is_write => target_data_out.OUTPUTSELECT
resp_payload.is_write => target_data_out.OUTPUTSELECT
resp_payload.is_write => target_data_out.OUTPUTSELECT
resp_payload.is_write => target_data_out.OUTPUTSELECT
resp_payload.is_write => target_data_out.OUTPUTSELECT
resp_payload.is_write => target_data_out.OUTPUTSELECT
resp_payload.is_write => target_data_out.OUTPUTSELECT
resp_payload.is_write => target_data_out_valid.OUTPUTSELECT


|combined_top|system_top_with_bus_bridge_a:u_system_a|bus_bridge_target_uart_wrapper:u_bridge_target|uart:u_target_uart
data_in[0] => data_in[0].IN1
data_in[1] => data_in[1].IN1
data_in[2] => data_in[2].IN1
data_in[3] => data_in[3].IN1
data_in[4] => data_in[4].IN1
data_in[5] => data_in[5].IN1
data_in[6] => data_in[6].IN1
data_in[7] => data_in[7].IN1
wr_en => wr_en.IN1
clear => ~NO_FANOUT~
clk_50m => clk_50m.IN3
Tx <= transmitter:uart_Tx.Tx
Tx_busy <= transmitter:uart_Tx.Tx_busy
Rx => Rx.IN1
ready <= receiver:uart_Rx.ready
ready_clr => ready_clr.IN1
data_out[0] <= receiver:uart_Rx.data
data_out[1] <= receiver:uart_Rx.data
data_out[2] <= receiver:uart_Rx.data
data_out[3] <= receiver:uart_Rx.data
data_out[4] <= receiver:uart_Rx.data
data_out[5] <= receiver:uart_Rx.data
data_out[6] <= receiver:uart_Rx.data
data_out[7] <= receiver:uart_Rx.data


|combined_top|system_top_with_bus_bridge_a:u_system_a|bus_bridge_target_uart_wrapper:u_bridge_target|uart:u_target_uart|baudrate:uart_baud
clk_50m => tx_acc[0].CLK
clk_50m => tx_acc[1].CLK
clk_50m => tx_acc[2].CLK
clk_50m => tx_acc[3].CLK
clk_50m => tx_acc[4].CLK
clk_50m => tx_acc[5].CLK
clk_50m => tx_acc[6].CLK
clk_50m => tx_acc[7].CLK
clk_50m => tx_acc[8].CLK
clk_50m => tx_acc[9].CLK
clk_50m => tx_acc[10].CLK
clk_50m => tx_acc[11].CLK
clk_50m => tx_acc[12].CLK
clk_50m => rx_acc[0].CLK
clk_50m => rx_acc[1].CLK
clk_50m => rx_acc[2].CLK
clk_50m => rx_acc[3].CLK
clk_50m => rx_acc[4].CLK
clk_50m => rx_acc[5].CLK
clk_50m => rx_acc[6].CLK
clk_50m => rx_acc[7].CLK
clk_50m => rx_acc[8].CLK
Rxclk_en <= Equal2.DB_MAX_OUTPUT_PORT_TYPE
Txclk_en <= Equal3.DB_MAX_OUTPUT_PORT_TYPE


|combined_top|system_top_with_bus_bridge_a:u_system_a|bus_bridge_target_uart_wrapper:u_bridge_target|uart:u_target_uart|transmitter:uart_Tx
data_in[0] => data.DATAB
data_in[1] => data.DATAB
data_in[2] => data.DATAB
data_in[3] => data.DATAB
data_in[4] => data.DATAB
data_in[5] => data.DATAB
data_in[6] => data.DATAB
data_in[7] => data.DATAB
wr_en => flag1.CLK
clk_50m => Tx~reg0.CLK
clk_50m => flag2.CLK
clk_50m => bit_pos[0].CLK
clk_50m => bit_pos[1].CLK
clk_50m => bit_pos[2].CLK
clk_50m => data[0].CLK
clk_50m => data[1].CLK
clk_50m => data[2].CLK
clk_50m => data[3].CLK
clk_50m => data[4].CLK
clk_50m => data[5].CLK
clk_50m => data[6].CLK
clk_50m => data[7].CLK
clk_50m => state~4.DATAIN
clken => Tx.OUTPUTSELECT
clken => state.OUTPUTSELECT
clken => state.OUTPUTSELECT
clken => state.OUTPUTSELECT
clken => state.OUTPUTSELECT
clken => state.OUTPUTSELECT
clken => state.OUTPUTSELECT
clken => state.OUTPUTSELECT
clken => state.OUTPUTSELECT
clken => bit_pos.OUTPUTSELECT
clken => bit_pos.OUTPUTSELECT
clken => bit_pos.OUTPUTSELECT
clken => Tx.OUTPUTSELECT
clken => Tx.OUTPUTSELECT
clken => state.OUTPUTSELECT
clken => state.OUTPUTSELECT
Tx <= Tx~reg0.DB_MAX_OUTPUT_PORT_TYPE
Tx_busy <= Tx_busy.DB_MAX_OUTPUT_PORT_TYPE


|combined_top|system_top_with_bus_bridge_a:u_system_a|bus_bridge_target_uart_wrapper:u_bridge_target|uart:u_target_uart|receiver:uart_Rx
Rx => scratch.DATAB
Rx => scratch.DATAB
Rx => scratch.DATAB
Rx => scratch.DATAB
Rx => scratch.DATAB
Rx => scratch.DATAB
Rx => scratch.DATAB
Rx => scratch.DATAB
Rx => always0.IN1
Rx => always0.IN1
ready <= ready~reg0.DB_MAX_OUTPUT_PORT_TYPE
ready_clr => ready.OUTPUTSELECT
clk_50m => data[0]~reg0.CLK
clk_50m => data[1]~reg0.CLK
clk_50m => data[2]~reg0.CLK
clk_50m => data[3]~reg0.CLK
clk_50m => data[4]~reg0.CLK
clk_50m => data[5]~reg0.CLK
clk_50m => data[6]~reg0.CLK
clk_50m => data[7]~reg0.CLK
clk_50m => scratch[0].CLK
clk_50m => scratch[1].CLK
clk_50m => scratch[2].CLK
clk_50m => scratch[3].CLK
clk_50m => scratch[4].CLK
clk_50m => scratch[5].CLK
clk_50m => scratch[6].CLK
clk_50m => scratch[7].CLK
clk_50m => bit_count[0].CLK
clk_50m => bit_count[1].CLK
clk_50m => bit_count[2].CLK
clk_50m => bit_count[3].CLK
clk_50m => sample[0].CLK
clk_50m => sample[1].CLK
clk_50m => sample[2].CLK
clk_50m => sample[3].CLK
clk_50m => ready~reg0.CLK
clk_50m => state~5.DATAIN
clken => state.OUTPUTSELECT
clken => state.OUTPUTSELECT
clken => state.OUTPUTSELECT
clken => state.OUTPUTSELECT
clken => ready.OUTPUTSELECT
clken => data[2]~reg0.ENA
clken => data[1]~reg0.ENA
clken => data[0]~reg0.ENA
clken => data[3]~reg0.ENA
clken => data[4]~reg0.ENA
clken => data[5]~reg0.ENA
clken => data[6]~reg0.ENA
clken => data[7]~reg0.ENA
clken => scratch[0].ENA
clken => scratch[1].ENA
clken => scratch[2].ENA
clken => scratch[3].ENA
clken => scratch[4].ENA
clken => scratch[5].ENA
clken => scratch[6].ENA
clken => scratch[7].ENA
clken => bit_count[0].ENA
clken => bit_count[1].ENA
clken => bit_count[2].ENA
clken => bit_count[3].ENA
clken => sample[0].ENA
clken => sample[1].ENA
clken => sample[2].ENA
clken => sample[3].ENA
data[0] <= data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[1] <= data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[2] <= data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[3] <= data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[4] <= data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[5] <= data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[6] <= data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[7] <= data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|combined_top|system_top_with_bus_bridge_a:u_system_a|bus:bus_a
clk => clk.IN7
rst_n => rst_n.IN7
init1_req => init1_req.IN1
init1_data_out[0] => init1_data_out[0].IN1
init1_data_out[1] => init1_data_out[1].IN1
init1_data_out[2] => init1_data_out[2].IN1
init1_data_out[3] => init1_data_out[3].IN1
init1_data_out[4] => init1_data_out[4].IN1
init1_data_out[5] => init1_data_out[5].IN1
init1_data_out[6] => init1_data_out[6].IN1
init1_data_out[7] => init1_data_out[7].IN1
init1_data_out_valid => init1_data_out_valid.IN1
init1_addr_out[0] => init1_addr_out[0].IN1
init1_addr_out[1] => init1_addr_out[1].IN1
init1_addr_out[2] => init1_addr_out[2].IN1
init1_addr_out[3] => init1_addr_out[3].IN1
init1_addr_out[4] => init1_addr_out[4].IN1
init1_addr_out[5] => init1_addr_out[5].IN1
init1_addr_out[6] => init1_addr_out[6].IN1
init1_addr_out[7] => init1_addr_out[7].IN1
init1_addr_out[8] => init1_addr_out[8].IN1
init1_addr_out[9] => init1_addr_out[9].IN1
init1_addr_out[10] => init1_addr_out[10].IN1
init1_addr_out[11] => init1_addr_out[11].IN1
init1_addr_out[12] => init1_addr_out[12].IN1
init1_addr_out[13] => init1_addr_out[13].IN1
init1_addr_out[14] => init1_addr_out[14].IN1
init1_addr_out[15] => init1_addr_out[15].IN1
init1_addr_out_valid => init1_addr_out_valid.IN1
init1_rw => init1_rw.IN1
init1_ready => init1_ready.IN1
init1_grant <= init_port:u_init_port_1.init_grant
init1_data_in[0] <= init_port:u_init_port_1.init_data_in
init1_data_in[1] <= init_port:u_init_port_1.init_data_in
init1_data_in[2] <= init_port:u_init_port_1.init_data_in
init1_data_in[3] <= init_port:u_init_port_1.init_data_in
init1_data_in[4] <= init_port:u_init_port_1.init_data_in
init1_data_in[5] <= init_port:u_init_port_1.init_data_in
init1_data_in[6] <= init_port:u_init_port_1.init_data_in
init1_data_in[7] <= init_port:u_init_port_1.init_data_in
init1_data_in_valid <= init_port:u_init_port_1.init_data_in_valid
init1_ack <= init_port:u_init_port_1.init_ack
init1_split_ack <= init_port:u_init_port_1.init_split_ack
init2_req => init2_req.IN1
init2_data_out[0] => init2_data_out[0].IN1
init2_data_out[1] => init2_data_out[1].IN1
init2_data_out[2] => init2_data_out[2].IN1
init2_data_out[3] => init2_data_out[3].IN1
init2_data_out[4] => init2_data_out[4].IN1
init2_data_out[5] => init2_data_out[5].IN1
init2_data_out[6] => init2_data_out[6].IN1
init2_data_out[7] => init2_data_out[7].IN1
init2_data_out_valid => init2_data_out_valid.IN1
init2_addr_out[0] => init2_addr_out[0].IN1
init2_addr_out[1] => init2_addr_out[1].IN1
init2_addr_out[2] => init2_addr_out[2].IN1
init2_addr_out[3] => init2_addr_out[3].IN1
init2_addr_out[4] => init2_addr_out[4].IN1
init2_addr_out[5] => init2_addr_out[5].IN1
init2_addr_out[6] => init2_addr_out[6].IN1
init2_addr_out[7] => init2_addr_out[7].IN1
init2_addr_out[8] => init2_addr_out[8].IN1
init2_addr_out[9] => init2_addr_out[9].IN1
init2_addr_out[10] => init2_addr_out[10].IN1
init2_addr_out[11] => init2_addr_out[11].IN1
init2_addr_out[12] => init2_addr_out[12].IN1
init2_addr_out[13] => init2_addr_out[13].IN1
init2_addr_out[14] => init2_addr_out[14].IN1
init2_addr_out[15] => init2_addr_out[15].IN1
init2_addr_out_valid => init2_addr_out_valid.IN1
init2_rw => init2_rw.IN1
init2_ready => init2_ready.IN1
init2_grant <= init_port:u_init_port_2.init_grant
init2_data_in[0] <= init_port:u_init_port_2.init_data_in
init2_data_in[1] <= init_port:u_init_port_2.init_data_in
init2_data_in[2] <= init_port:u_init_port_2.init_data_in
init2_data_in[3] <= init_port:u_init_port_2.init_data_in
init2_data_in[4] <= init_port:u_init_port_2.init_data_in
init2_data_in[5] <= init_port:u_init_port_2.init_data_in
init2_data_in[6] <= init_port:u_init_port_2.init_data_in
init2_data_in[7] <= init_port:u_init_port_2.init_data_in
init2_data_in_valid <= init_port:u_init_port_2.init_data_in_valid
init2_ack <= init_port:u_init_port_2.init_ack
init2_split_ack <= init_port:u_init_port_2.init_split_ack
target1_ready => target1_ready.IN1
target1_ack => target1_ack.IN1
target1_data_out[0] => target1_data_out[0].IN1
target1_data_out[1] => target1_data_out[1].IN1
target1_data_out[2] => target1_data_out[2].IN1
target1_data_out[3] => target1_data_out[3].IN1
target1_data_out[4] => target1_data_out[4].IN1
target1_data_out[5] => target1_data_out[5].IN1
target1_data_out[6] => target1_data_out[6].IN1
target1_data_out[7] => target1_data_out[7].IN1
target1_data_out_valid => target1_data_out_valid.IN1
target1_addr_in[0] <= target_port:u_target_port_1.target_addr_in
target1_addr_in[1] <= target_port:u_target_port_1.target_addr_in
target1_addr_in[2] <= target_port:u_target_port_1.target_addr_in
target1_addr_in[3] <= target_port:u_target_port_1.target_addr_in
target1_addr_in[4] <= target_port:u_target_port_1.target_addr_in
target1_addr_in[5] <= target_port:u_target_port_1.target_addr_in
target1_addr_in[6] <= target_port:u_target_port_1.target_addr_in
target1_addr_in[7] <= target_port:u_target_port_1.target_addr_in
target1_addr_in[8] <= target_port:u_target_port_1.target_addr_in
target1_addr_in[9] <= target_port:u_target_port_1.target_addr_in
target1_addr_in[10] <= target_port:u_target_port_1.target_addr_in
target1_addr_in[11] <= target_port:u_target_port_1.target_addr_in
target1_addr_in[12] <= target_port:u_target_port_1.target_addr_in
target1_addr_in[13] <= target_port:u_target_port_1.target_addr_in
target1_addr_in[14] <= target_port:u_target_port_1.target_addr_in
target1_addr_in[15] <= target_port:u_target_port_1.target_addr_in
target1_addr_in_valid <= target_port:u_target_port_1.target_addr_in_valid
target1_data_in[0] <= target_port:u_target_port_1.target_data_in
target1_data_in[1] <= target_port:u_target_port_1.target_data_in
target1_data_in[2] <= target_port:u_target_port_1.target_data_in
target1_data_in[3] <= target_port:u_target_port_1.target_data_in
target1_data_in[4] <= target_port:u_target_port_1.target_data_in
target1_data_in[5] <= target_port:u_target_port_1.target_data_in
target1_data_in[6] <= target_port:u_target_port_1.target_data_in
target1_data_in[7] <= target_port:u_target_port_1.target_data_in
target1_data_in_valid <= target_port:u_target_port_1.target_data_in_valid
target1_rw <= split_target_rw.DB_MAX_OUTPUT_PORT_TYPE
target2_ready => target2_ready.IN1
target2_ack => target2_ack.IN1
target2_data_out[0] => target2_data_out[0].IN1
target2_data_out[1] => target2_data_out[1].IN1
target2_data_out[2] => target2_data_out[2].IN1
target2_data_out[3] => target2_data_out[3].IN1
target2_data_out[4] => target2_data_out[4].IN1
target2_data_out[5] => target2_data_out[5].IN1
target2_data_out[6] => target2_data_out[6].IN1
target2_data_out[7] => target2_data_out[7].IN1
target2_data_out_valid => target2_data_out_valid.IN1
target2_addr_in[0] <= target_port:u_target_port_2.target_addr_in
target2_addr_in[1] <= target_port:u_target_port_2.target_addr_in
target2_addr_in[2] <= target_port:u_target_port_2.target_addr_in
target2_addr_in[3] <= target_port:u_target_port_2.target_addr_in
target2_addr_in[4] <= target_port:u_target_port_2.target_addr_in
target2_addr_in[5] <= target_port:u_target_port_2.target_addr_in
target2_addr_in[6] <= target_port:u_target_port_2.target_addr_in
target2_addr_in[7] <= target_port:u_target_port_2.target_addr_in
target2_addr_in[8] <= target_port:u_target_port_2.target_addr_in
target2_addr_in[9] <= target_port:u_target_port_2.target_addr_in
target2_addr_in[10] <= target_port:u_target_port_2.target_addr_in
target2_addr_in[11] <= target_port:u_target_port_2.target_addr_in
target2_addr_in[12] <= target_port:u_target_port_2.target_addr_in
target2_addr_in[13] <= target_port:u_target_port_2.target_addr_in
target2_addr_in[14] <= target_port:u_target_port_2.target_addr_in
target2_addr_in[15] <= target_port:u_target_port_2.target_addr_in
target2_addr_in_valid <= target_port:u_target_port_2.target_addr_in_valid
target2_data_in[0] <= target_port:u_target_port_2.target_data_in
target2_data_in[1] <= target_port:u_target_port_2.target_data_in
target2_data_in[2] <= target_port:u_target_port_2.target_data_in
target2_data_in[3] <= target_port:u_target_port_2.target_data_in
target2_data_in[4] <= target_port:u_target_port_2.target_data_in
target2_data_in[5] <= target_port:u_target_port_2.target_data_in
target2_data_in[6] <= target_port:u_target_port_2.target_data_in
target2_data_in[7] <= target_port:u_target_port_2.target_data_in
target2_data_in_valid <= target_port:u_target_port_2.target_data_in_valid
target2_rw <= split_target_rw.DB_MAX_OUTPUT_PORT_TYPE
split_target_ready => split_target_ready.IN1
split_target_ack => split_target_ack.IN1
split_target_split_ack => split_target_split_ack.IN1
split_target_data_out[0] => split_target_data_out[0].IN1
split_target_data_out[1] => split_target_data_out[1].IN1
split_target_data_out[2] => split_target_data_out[2].IN1
split_target_data_out[3] => split_target_data_out[3].IN1
split_target_data_out[4] => split_target_data_out[4].IN1
split_target_data_out[5] => split_target_data_out[5].IN1
split_target_data_out[6] => split_target_data_out[6].IN1
split_target_data_out[7] => split_target_data_out[7].IN1
split_target_data_out_valid => split_target_data_out_valid.IN1
split_target_req => split_target_req.IN1
split_target_addr_in[0] <= split_target_port:u_split_target_port.target_addr_in
split_target_addr_in[1] <= split_target_port:u_split_target_port.target_addr_in
split_target_addr_in[2] <= split_target_port:u_split_target_port.target_addr_in
split_target_addr_in[3] <= split_target_port:u_split_target_port.target_addr_in
split_target_addr_in[4] <= split_target_port:u_split_target_port.target_addr_in
split_target_addr_in[5] <= split_target_port:u_split_target_port.target_addr_in
split_target_addr_in[6] <= split_target_port:u_split_target_port.target_addr_in
split_target_addr_in[7] <= split_target_port:u_split_target_port.target_addr_in
split_target_addr_in[8] <= split_target_port:u_split_target_port.target_addr_in
split_target_addr_in[9] <= split_target_port:u_split_target_port.target_addr_in
split_target_addr_in[10] <= split_target_port:u_split_target_port.target_addr_in
split_target_addr_in[11] <= split_target_port:u_split_target_port.target_addr_in
split_target_addr_in[12] <= split_target_port:u_split_target_port.target_addr_in
split_target_addr_in[13] <= split_target_port:u_split_target_port.target_addr_in
split_target_addr_in[14] <= split_target_port:u_split_target_port.target_addr_in
split_target_addr_in[15] <= split_target_port:u_split_target_port.target_addr_in
split_target_addr_in_valid <= split_target_port:u_split_target_port.target_addr_in_valid
split_target_data_in[0] <= split_target_port:u_split_target_port.target_data_in
split_target_data_in[1] <= split_target_port:u_split_target_port.target_data_in
split_target_data_in[2] <= split_target_port:u_split_target_port.target_data_in
split_target_data_in[3] <= split_target_port:u_split_target_port.target_data_in
split_target_data_in[4] <= split_target_port:u_split_target_port.target_data_in
split_target_data_in[5] <= split_target_port:u_split_target_port.target_data_in
split_target_data_in[6] <= split_target_port:u_split_target_port.target_data_in
split_target_data_in[7] <= split_target_port:u_split_target_port.target_data_in
split_target_data_in_valid <= split_target_port:u_split_target_port.target_data_in_valid
split_target_rw <= split_target_rw.DB_MAX_OUTPUT_PORT_TYPE
split_target_grant <= split_target_port:u_split_target_port.split_grant


|combined_top|system_top_with_bus_bridge_a:u_system_a|bus:bus_a|init_port:u_init_port_1
clk => read_data_buffer[0].CLK
clk => read_data_buffer[1].CLK
clk => read_data_buffer[2].CLK
clk => read_data_buffer[3].CLK
clk => read_data_buffer[4].CLK
clk => read_data_buffer[5].CLK
clk => read_data_buffer[6].CLK
clk => read_data_buffer[7].CLK
clk => read_data_pending.CLK
clk => ack_pending_read.CLK
clk => init_ack_reg.CLK
clk => rx_byte_ready.CLK
clk => init_data_in_valid~reg0.CLK
clk => init_data_in[0]~reg0.CLK
clk => init_data_in[1]~reg0.CLK
clk => init_data_in[2]~reg0.CLK
clk => init_data_in[3]~reg0.CLK
clk => init_data_in[4]~reg0.CLK
clk => init_data_in[5]~reg0.CLK
clk => init_data_in[6]~reg0.CLK
clk => init_data_in[7]~reg0.CLK
clk => rx_bit_count[0].CLK
clk => rx_bit_count[1].CLK
clk => rx_bit_count[2].CLK
clk => rx_shift[0].CLK
clk => rx_shift[1].CLK
clk => rx_shift[2].CLK
clk => rx_shift[3].CLK
clk => rx_shift[4].CLK
clk => rx_shift[5].CLK
clk => rx_shift[6].CLK
clk => rx_shift[7].CLK
clk => bus_mode~reg0.CLK
clk => expect_read_data.CLK
clk => addr_is_read.CLK
clk => data_pending.CLK
clk => pending_data[0].CLK
clk => pending_data[1].CLK
clk => pending_data[2].CLK
clk => pending_data[3].CLK
clk => pending_data[4].CLK
clk => pending_data[5].CLK
clk => pending_data[6].CLK
clk => pending_data[7].CLK
clk => addr_pending.CLK
clk => pending_addr[0].CLK
clk => pending_addr[1].CLK
clk => pending_addr[2].CLK
clk => pending_addr[3].CLK
clk => pending_addr[4].CLK
clk => pending_addr[5].CLK
clk => pending_addr[6].CLK
clk => pending_addr[7].CLK
clk => pending_addr[8].CLK
clk => pending_addr[9].CLK
clk => pending_addr[10].CLK
clk => pending_addr[11].CLK
clk => pending_addr[12].CLK
clk => pending_addr[13].CLK
clk => pending_addr[14].CLK
clk => pending_addr[15].CLK
clk => bus_data_out_valid~reg0.CLK
clk => bus_data_out~reg0.CLK
clk => tx_active.CLK
clk => tx_bits_remaining[0].CLK
clk => tx_bits_remaining[1].CLK
clk => tx_bits_remaining[2].CLK
clk => tx_bits_remaining[3].CLK
clk => tx_bits_remaining[4].CLK
clk => tx_shift[0].CLK
clk => tx_shift[1].CLK
clk => tx_shift[2].CLK
clk => tx_shift[3].CLK
clk => tx_shift[4].CLK
clk => tx_shift[5].CLK
clk => tx_shift[6].CLK
clk => tx_shift[7].CLK
clk => tx_shift[8].CLK
clk => tx_shift[9].CLK
clk => tx_shift[10].CLK
clk => tx_shift[11].CLK
clk => tx_shift[12].CLK
clk => tx_shift[13].CLK
clk => tx_shift[14].CLK
clk => tx_shift[15].CLK
rst_n => bus_mode~reg0.ACLR
rst_n => expect_read_data.ACLR
rst_n => addr_is_read.ACLR
rst_n => data_pending.ACLR
rst_n => pending_data[0].ACLR
rst_n => pending_data[1].ACLR
rst_n => pending_data[2].ACLR
rst_n => pending_data[3].ACLR
rst_n => pending_data[4].ACLR
rst_n => pending_data[5].ACLR
rst_n => pending_data[6].ACLR
rst_n => pending_data[7].ACLR
rst_n => addr_pending.ACLR
rst_n => pending_addr[0].ACLR
rst_n => pending_addr[1].ACLR
rst_n => pending_addr[2].ACLR
rst_n => pending_addr[3].ACLR
rst_n => pending_addr[4].ACLR
rst_n => pending_addr[5].ACLR
rst_n => pending_addr[6].ACLR
rst_n => pending_addr[7].ACLR
rst_n => pending_addr[8].ACLR
rst_n => pending_addr[9].ACLR
rst_n => pending_addr[10].ACLR
rst_n => pending_addr[11].ACLR
rst_n => pending_addr[12].ACLR
rst_n => pending_addr[13].ACLR
rst_n => pending_addr[14].ACLR
rst_n => pending_addr[15].ACLR
rst_n => bus_data_out_valid~reg0.ACLR
rst_n => bus_data_out~reg0.ACLR
rst_n => tx_active.ACLR
rst_n => tx_bits_remaining[0].ACLR
rst_n => tx_bits_remaining[1].ACLR
rst_n => tx_bits_remaining[2].ACLR
rst_n => tx_bits_remaining[3].ACLR
rst_n => tx_bits_remaining[4].ACLR
rst_n => tx_shift[0].ACLR
rst_n => tx_shift[1].ACLR
rst_n => tx_shift[2].ACLR
rst_n => tx_shift[3].ACLR
rst_n => tx_shift[4].ACLR
rst_n => tx_shift[5].ACLR
rst_n => tx_shift[6].ACLR
rst_n => tx_shift[7].ACLR
rst_n => tx_shift[8].ACLR
rst_n => tx_shift[9].ACLR
rst_n => tx_shift[10].ACLR
rst_n => tx_shift[11].ACLR
rst_n => tx_shift[12].ACLR
rst_n => tx_shift[13].ACLR
rst_n => tx_shift[14].ACLR
rst_n => tx_shift[15].ACLR
rst_n => read_data_buffer[0].ACLR
rst_n => read_data_buffer[1].ACLR
rst_n => read_data_buffer[2].ACLR
rst_n => read_data_buffer[3].ACLR
rst_n => read_data_buffer[4].ACLR
rst_n => read_data_buffer[5].ACLR
rst_n => read_data_buffer[6].ACLR
rst_n => read_data_buffer[7].ACLR
rst_n => read_data_pending.ACLR
rst_n => ack_pending_read.ACLR
rst_n => init_ack_reg.ACLR
rst_n => rx_byte_ready.ACLR
rst_n => init_data_in_valid~reg0.ACLR
rst_n => init_data_in[0]~reg0.ACLR
rst_n => init_data_in[1]~reg0.ACLR
rst_n => init_data_in[2]~reg0.ACLR
rst_n => init_data_in[3]~reg0.ACLR
rst_n => init_data_in[4]~reg0.ACLR
rst_n => init_data_in[5]~reg0.ACLR
rst_n => init_data_in[6]~reg0.ACLR
rst_n => init_data_in[7]~reg0.ACLR
rst_n => rx_bit_count[0].ACLR
rst_n => rx_bit_count[1].ACLR
rst_n => rx_bit_count[2].ACLR
rst_n => rx_shift[0].ACLR
rst_n => rx_shift[1].ACLR
rst_n => rx_shift[2].ACLR
rst_n => rx_shift[3].ACLR
rst_n => rx_shift[4].ACLR
rst_n => rx_shift[5].ACLR
rst_n => rx_shift[6].ACLR
rst_n => rx_shift[7].ACLR
init_req => always0.IN0
init_req => arbiter_req.DATAIN
arbiter_grant => always0.IN1
arbiter_grant => init_grant.DATAIN
init_data_out[0] => pending_data.DATAB
init_data_out[1] => pending_data.DATAB
init_data_out[2] => pending_data.DATAB
init_data_out[3] => pending_data.DATAB
init_data_out[4] => pending_data.DATAB
init_data_out[5] => pending_data.DATAB
init_data_out[6] => pending_data.DATAB
init_data_out[7] => pending_data.DATAB
init_data_out_valid => pending_data.OUTPUTSELECT
init_data_out_valid => pending_data.OUTPUTSELECT
init_data_out_valid => pending_data.OUTPUTSELECT
init_data_out_valid => pending_data.OUTPUTSELECT
init_data_out_valid => pending_data.OUTPUTSELECT
init_data_out_valid => pending_data.OUTPUTSELECT
init_data_out_valid => pending_data.OUTPUTSELECT
init_data_out_valid => pending_data.OUTPUTSELECT
init_data_out_valid => data_pending.OUTPUTSELECT
init_addr_out[0] => pending_addr.DATAB
init_addr_out[1] => pending_addr.DATAB
init_addr_out[2] => pending_addr.DATAB
init_addr_out[3] => pending_addr.DATAB
init_addr_out[4] => pending_addr.DATAB
init_addr_out[5] => pending_addr.DATAB
init_addr_out[6] => pending_addr.DATAB
init_addr_out[7] => pending_addr.DATAB
init_addr_out[8] => pending_addr.DATAB
init_addr_out[9] => pending_addr.DATAB
init_addr_out[10] => pending_addr.DATAB
init_addr_out[11] => pending_addr.DATAB
init_addr_out[12] => pending_addr.DATAB
init_addr_out[13] => pending_addr.DATAB
init_addr_out[14] => pending_addr.DATAB
init_addr_out[15] => pending_addr.DATAB
init_addr_out_valid => pending_addr.OUTPUTSELECT
init_addr_out_valid => pending_addr.OUTPUTSELECT
init_addr_out_valid => pending_addr.OUTPUTSELECT
init_addr_out_valid => pending_addr.OUTPUTSELECT
init_addr_out_valid => pending_addr.OUTPUTSELECT
init_addr_out_valid => pending_addr.OUTPUTSELECT
init_addr_out_valid => pending_addr.OUTPUTSELECT
init_addr_out_valid => pending_addr.OUTPUTSELECT
init_addr_out_valid => pending_addr.OUTPUTSELECT
init_addr_out_valid => pending_addr.OUTPUTSELECT
init_addr_out_valid => pending_addr.OUTPUTSELECT
init_addr_out_valid => pending_addr.OUTPUTSELECT
init_addr_out_valid => pending_addr.OUTPUTSELECT
init_addr_out_valid => pending_addr.OUTPUTSELECT
init_addr_out_valid => pending_addr.OUTPUTSELECT
init_addr_out_valid => pending_addr.OUTPUTSELECT
init_addr_out_valid => addr_pending.OUTPUTSELECT
init_addr_out_valid => addr_is_read.OUTPUTSELECT
init_rw => bus_init_rw.DATAIN
init_rw => addr_is_read.DATAB
init_ready => bus_init_ready.DATAIN
target_split => init_split_ack.DATAIN
target_ack => release_data_now.OUTPUTSELECT
target_ack => release_data_value.OUTPUTSELECT
target_ack => release_data_value.OUTPUTSELECT
target_ack => release_data_value.OUTPUTSELECT
target_ack => release_data_value.OUTPUTSELECT
target_ack => release_data_value.OUTPUTSELECT
target_ack => release_data_value.OUTPUTSELECT
target_ack => release_data_value.OUTPUTSELECT
target_ack => release_data_value.OUTPUTSELECT
target_ack => init_ack_reg.OUTPUTSELECT
target_ack => read_data_pending.OUTPUTSELECT
target_ack => ack_pending_read.OUTPUTSELECT
target_ack => always1.IN1
bus_data_in_valid => always1.IN1
bus_data_in => rx_next.DATAB
bus_data_in => rx_next.DATAB
bus_data_in => rx_next.DATAB
bus_data_in => rx_next.DATAB
bus_data_in => rx_next.DATAB
bus_data_in => rx_next.DATAB
bus_data_in => rx_next.DATAB
bus_data_in => rx_next.DATAB
bus_data_out <= bus_data_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
init_grant <= arbiter_grant.DB_MAX_OUTPUT_PORT_TYPE
init_data_in[0] <= init_data_in[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
init_data_in[1] <= init_data_in[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
init_data_in[2] <= init_data_in[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
init_data_in[3] <= init_data_in[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
init_data_in[4] <= init_data_in[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
init_data_in[5] <= init_data_in[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
init_data_in[6] <= init_data_in[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
init_data_in[7] <= init_data_in[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
init_data_in_valid <= init_data_in_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_data_out_valid <= bus_data_out_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
arbiter_req <= init_req.DB_MAX_OUTPUT_PORT_TYPE
bus_mode <= bus_mode~reg0.DB_MAX_OUTPUT_PORT_TYPE
init_ack <= init_ack_reg.DB_MAX_OUTPUT_PORT_TYPE
bus_init_ready <= init_ready.DB_MAX_OUTPUT_PORT_TYPE
bus_init_rw <= init_rw.DB_MAX_OUTPUT_PORT_TYPE
init_split_ack <= target_split.DB_MAX_OUTPUT_PORT_TYPE


|combined_top|system_top_with_bus_bridge_a:u_system_a|bus:bus_a|init_port:u_init_port_2
clk => read_data_buffer[0].CLK
clk => read_data_buffer[1].CLK
clk => read_data_buffer[2].CLK
clk => read_data_buffer[3].CLK
clk => read_data_buffer[4].CLK
clk => read_data_buffer[5].CLK
clk => read_data_buffer[6].CLK
clk => read_data_buffer[7].CLK
clk => read_data_pending.CLK
clk => ack_pending_read.CLK
clk => init_ack_reg.CLK
clk => rx_byte_ready.CLK
clk => init_data_in_valid~reg0.CLK
clk => init_data_in[0]~reg0.CLK
clk => init_data_in[1]~reg0.CLK
clk => init_data_in[2]~reg0.CLK
clk => init_data_in[3]~reg0.CLK
clk => init_data_in[4]~reg0.CLK
clk => init_data_in[5]~reg0.CLK
clk => init_data_in[6]~reg0.CLK
clk => init_data_in[7]~reg0.CLK
clk => rx_bit_count[0].CLK
clk => rx_bit_count[1].CLK
clk => rx_bit_count[2].CLK
clk => rx_shift[0].CLK
clk => rx_shift[1].CLK
clk => rx_shift[2].CLK
clk => rx_shift[3].CLK
clk => rx_shift[4].CLK
clk => rx_shift[5].CLK
clk => rx_shift[6].CLK
clk => rx_shift[7].CLK
clk => bus_mode~reg0.CLK
clk => expect_read_data.CLK
clk => addr_is_read.CLK
clk => data_pending.CLK
clk => pending_data[0].CLK
clk => pending_data[1].CLK
clk => pending_data[2].CLK
clk => pending_data[3].CLK
clk => pending_data[4].CLK
clk => pending_data[5].CLK
clk => pending_data[6].CLK
clk => pending_data[7].CLK
clk => addr_pending.CLK
clk => pending_addr[0].CLK
clk => pending_addr[1].CLK
clk => pending_addr[2].CLK
clk => pending_addr[3].CLK
clk => pending_addr[4].CLK
clk => pending_addr[5].CLK
clk => pending_addr[6].CLK
clk => pending_addr[7].CLK
clk => pending_addr[8].CLK
clk => pending_addr[9].CLK
clk => pending_addr[10].CLK
clk => pending_addr[11].CLK
clk => pending_addr[12].CLK
clk => pending_addr[13].CLK
clk => pending_addr[14].CLK
clk => pending_addr[15].CLK
clk => bus_data_out_valid~reg0.CLK
clk => bus_data_out~reg0.CLK
clk => tx_active.CLK
clk => tx_bits_remaining[0].CLK
clk => tx_bits_remaining[1].CLK
clk => tx_bits_remaining[2].CLK
clk => tx_bits_remaining[3].CLK
clk => tx_bits_remaining[4].CLK
clk => tx_shift[0].CLK
clk => tx_shift[1].CLK
clk => tx_shift[2].CLK
clk => tx_shift[3].CLK
clk => tx_shift[4].CLK
clk => tx_shift[5].CLK
clk => tx_shift[6].CLK
clk => tx_shift[7].CLK
clk => tx_shift[8].CLK
clk => tx_shift[9].CLK
clk => tx_shift[10].CLK
clk => tx_shift[11].CLK
clk => tx_shift[12].CLK
clk => tx_shift[13].CLK
clk => tx_shift[14].CLK
clk => tx_shift[15].CLK
rst_n => bus_mode~reg0.ACLR
rst_n => expect_read_data.ACLR
rst_n => addr_is_read.ACLR
rst_n => data_pending.ACLR
rst_n => pending_data[0].ACLR
rst_n => pending_data[1].ACLR
rst_n => pending_data[2].ACLR
rst_n => pending_data[3].ACLR
rst_n => pending_data[4].ACLR
rst_n => pending_data[5].ACLR
rst_n => pending_data[6].ACLR
rst_n => pending_data[7].ACLR
rst_n => addr_pending.ACLR
rst_n => pending_addr[0].ACLR
rst_n => pending_addr[1].ACLR
rst_n => pending_addr[2].ACLR
rst_n => pending_addr[3].ACLR
rst_n => pending_addr[4].ACLR
rst_n => pending_addr[5].ACLR
rst_n => pending_addr[6].ACLR
rst_n => pending_addr[7].ACLR
rst_n => pending_addr[8].ACLR
rst_n => pending_addr[9].ACLR
rst_n => pending_addr[10].ACLR
rst_n => pending_addr[11].ACLR
rst_n => pending_addr[12].ACLR
rst_n => pending_addr[13].ACLR
rst_n => pending_addr[14].ACLR
rst_n => pending_addr[15].ACLR
rst_n => bus_data_out_valid~reg0.ACLR
rst_n => bus_data_out~reg0.ACLR
rst_n => tx_active.ACLR
rst_n => tx_bits_remaining[0].ACLR
rst_n => tx_bits_remaining[1].ACLR
rst_n => tx_bits_remaining[2].ACLR
rst_n => tx_bits_remaining[3].ACLR
rst_n => tx_bits_remaining[4].ACLR
rst_n => tx_shift[0].ACLR
rst_n => tx_shift[1].ACLR
rst_n => tx_shift[2].ACLR
rst_n => tx_shift[3].ACLR
rst_n => tx_shift[4].ACLR
rst_n => tx_shift[5].ACLR
rst_n => tx_shift[6].ACLR
rst_n => tx_shift[7].ACLR
rst_n => tx_shift[8].ACLR
rst_n => tx_shift[9].ACLR
rst_n => tx_shift[10].ACLR
rst_n => tx_shift[11].ACLR
rst_n => tx_shift[12].ACLR
rst_n => tx_shift[13].ACLR
rst_n => tx_shift[14].ACLR
rst_n => tx_shift[15].ACLR
rst_n => read_data_buffer[0].ACLR
rst_n => read_data_buffer[1].ACLR
rst_n => read_data_buffer[2].ACLR
rst_n => read_data_buffer[3].ACLR
rst_n => read_data_buffer[4].ACLR
rst_n => read_data_buffer[5].ACLR
rst_n => read_data_buffer[6].ACLR
rst_n => read_data_buffer[7].ACLR
rst_n => read_data_pending.ACLR
rst_n => ack_pending_read.ACLR
rst_n => init_ack_reg.ACLR
rst_n => rx_byte_ready.ACLR
rst_n => init_data_in_valid~reg0.ACLR
rst_n => init_data_in[0]~reg0.ACLR
rst_n => init_data_in[1]~reg0.ACLR
rst_n => init_data_in[2]~reg0.ACLR
rst_n => init_data_in[3]~reg0.ACLR
rst_n => init_data_in[4]~reg0.ACLR
rst_n => init_data_in[5]~reg0.ACLR
rst_n => init_data_in[6]~reg0.ACLR
rst_n => init_data_in[7]~reg0.ACLR
rst_n => rx_bit_count[0].ACLR
rst_n => rx_bit_count[1].ACLR
rst_n => rx_bit_count[2].ACLR
rst_n => rx_shift[0].ACLR
rst_n => rx_shift[1].ACLR
rst_n => rx_shift[2].ACLR
rst_n => rx_shift[3].ACLR
rst_n => rx_shift[4].ACLR
rst_n => rx_shift[5].ACLR
rst_n => rx_shift[6].ACLR
rst_n => rx_shift[7].ACLR
init_req => always0.IN0
init_req => arbiter_req.DATAIN
arbiter_grant => always0.IN1
arbiter_grant => init_grant.DATAIN
init_data_out[0] => pending_data.DATAB
init_data_out[1] => pending_data.DATAB
init_data_out[2] => pending_data.DATAB
init_data_out[3] => pending_data.DATAB
init_data_out[4] => pending_data.DATAB
init_data_out[5] => pending_data.DATAB
init_data_out[6] => pending_data.DATAB
init_data_out[7] => pending_data.DATAB
init_data_out_valid => pending_data.OUTPUTSELECT
init_data_out_valid => pending_data.OUTPUTSELECT
init_data_out_valid => pending_data.OUTPUTSELECT
init_data_out_valid => pending_data.OUTPUTSELECT
init_data_out_valid => pending_data.OUTPUTSELECT
init_data_out_valid => pending_data.OUTPUTSELECT
init_data_out_valid => pending_data.OUTPUTSELECT
init_data_out_valid => pending_data.OUTPUTSELECT
init_data_out_valid => data_pending.OUTPUTSELECT
init_addr_out[0] => pending_addr.DATAB
init_addr_out[1] => pending_addr.DATAB
init_addr_out[2] => pending_addr.DATAB
init_addr_out[3] => pending_addr.DATAB
init_addr_out[4] => pending_addr.DATAB
init_addr_out[5] => pending_addr.DATAB
init_addr_out[6] => pending_addr.DATAB
init_addr_out[7] => pending_addr.DATAB
init_addr_out[8] => pending_addr.DATAB
init_addr_out[9] => pending_addr.DATAB
init_addr_out[10] => pending_addr.DATAB
init_addr_out[11] => pending_addr.DATAB
init_addr_out[12] => pending_addr.DATAB
init_addr_out[13] => pending_addr.DATAB
init_addr_out[14] => pending_addr.DATAB
init_addr_out[15] => pending_addr.DATAB
init_addr_out_valid => pending_addr.OUTPUTSELECT
init_addr_out_valid => pending_addr.OUTPUTSELECT
init_addr_out_valid => pending_addr.OUTPUTSELECT
init_addr_out_valid => pending_addr.OUTPUTSELECT
init_addr_out_valid => pending_addr.OUTPUTSELECT
init_addr_out_valid => pending_addr.OUTPUTSELECT
init_addr_out_valid => pending_addr.OUTPUTSELECT
init_addr_out_valid => pending_addr.OUTPUTSELECT
init_addr_out_valid => pending_addr.OUTPUTSELECT
init_addr_out_valid => pending_addr.OUTPUTSELECT
init_addr_out_valid => pending_addr.OUTPUTSELECT
init_addr_out_valid => pending_addr.OUTPUTSELECT
init_addr_out_valid => pending_addr.OUTPUTSELECT
init_addr_out_valid => pending_addr.OUTPUTSELECT
init_addr_out_valid => pending_addr.OUTPUTSELECT
init_addr_out_valid => pending_addr.OUTPUTSELECT
init_addr_out_valid => addr_pending.OUTPUTSELECT
init_addr_out_valid => addr_is_read.OUTPUTSELECT
init_rw => bus_init_rw.DATAIN
init_rw => addr_is_read.DATAB
init_ready => bus_init_ready.DATAIN
target_split => init_split_ack.DATAIN
target_ack => release_data_now.OUTPUTSELECT
target_ack => release_data_value.OUTPUTSELECT
target_ack => release_data_value.OUTPUTSELECT
target_ack => release_data_value.OUTPUTSELECT
target_ack => release_data_value.OUTPUTSELECT
target_ack => release_data_value.OUTPUTSELECT
target_ack => release_data_value.OUTPUTSELECT
target_ack => release_data_value.OUTPUTSELECT
target_ack => release_data_value.OUTPUTSELECT
target_ack => init_ack_reg.OUTPUTSELECT
target_ack => read_data_pending.OUTPUTSELECT
target_ack => ack_pending_read.OUTPUTSELECT
target_ack => always1.IN1
bus_data_in_valid => always1.IN1
bus_data_in => rx_next.DATAB
bus_data_in => rx_next.DATAB
bus_data_in => rx_next.DATAB
bus_data_in => rx_next.DATAB
bus_data_in => rx_next.DATAB
bus_data_in => rx_next.DATAB
bus_data_in => rx_next.DATAB
bus_data_in => rx_next.DATAB
bus_data_out <= bus_data_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
init_grant <= arbiter_grant.DB_MAX_OUTPUT_PORT_TYPE
init_data_in[0] <= init_data_in[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
init_data_in[1] <= init_data_in[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
init_data_in[2] <= init_data_in[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
init_data_in[3] <= init_data_in[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
init_data_in[4] <= init_data_in[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
init_data_in[5] <= init_data_in[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
init_data_in[6] <= init_data_in[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
init_data_in[7] <= init_data_in[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
init_data_in_valid <= init_data_in_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_data_out_valid <= bus_data_out_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
arbiter_req <= init_req.DB_MAX_OUTPUT_PORT_TYPE
bus_mode <= bus_mode~reg0.DB_MAX_OUTPUT_PORT_TYPE
init_ack <= init_ack_reg.DB_MAX_OUTPUT_PORT_TYPE
bus_init_ready <= init_ready.DB_MAX_OUTPUT_PORT_TYPE
bus_init_rw <= init_rw.DB_MAX_OUTPUT_PORT_TYPE
init_split_ack <= target_split.DB_MAX_OUTPUT_PORT_TYPE


|combined_top|system_top_with_bus_bridge_a:u_system_a|bus:bus_a|target_port:u_target_port_1
clk => target_data_in_valid~reg0.CLK
clk => target_data_in[0]~reg0.CLK
clk => target_data_in[1]~reg0.CLK
clk => target_data_in[2]~reg0.CLK
clk => target_data_in[3]~reg0.CLK
clk => target_data_in[4]~reg0.CLK
clk => target_data_in[5]~reg0.CLK
clk => target_data_in[6]~reg0.CLK
clk => target_data_in[7]~reg0.CLK
clk => target_addr_in_valid~reg0.CLK
clk => target_addr_in[0]~reg0.CLK
clk => target_addr_in[1]~reg0.CLK
clk => target_addr_in[2]~reg0.CLK
clk => target_addr_in[3]~reg0.CLK
clk => target_addr_in[4]~reg0.CLK
clk => target_addr_in[5]~reg0.CLK
clk => target_addr_in[6]~reg0.CLK
clk => target_addr_in[7]~reg0.CLK
clk => target_addr_in[8]~reg0.CLK
clk => target_addr_in[9]~reg0.CLK
clk => target_addr_in[10]~reg0.CLK
clk => target_addr_in[11]~reg0.CLK
clk => target_addr_in[12]~reg0.CLK
clk => target_addr_in[13]~reg0.CLK
clk => target_addr_in[14]~reg0.CLK
clk => target_addr_in[15]~reg0.CLK
clk => data_pending.CLK
clk => data_buffer[0].CLK
clk => data_buffer[1].CLK
clk => data_buffer[2].CLK
clk => data_buffer[3].CLK
clk => data_buffer[4].CLK
clk => data_buffer[5].CLK
clk => data_buffer[6].CLK
clk => data_buffer[7].CLK
clk => data_bit_count[0].CLK
clk => data_bit_count[1].CLK
clk => data_bit_count[2].CLK
clk => rx_data_shift[0].CLK
clk => rx_data_shift[1].CLK
clk => rx_data_shift[2].CLK
clk => rx_data_shift[3].CLK
clk => rx_data_shift[4].CLK
clk => rx_data_shift[5].CLK
clk => rx_data_shift[6].CLK
clk => rx_data_shift[7].CLK
clk => addr_expect_data.CLK
clk => addr_pending.CLK
clk => addr_buffer[0].CLK
clk => addr_buffer[1].CLK
clk => addr_buffer[2].CLK
clk => addr_buffer[3].CLK
clk => addr_buffer[4].CLK
clk => addr_buffer[5].CLK
clk => addr_buffer[6].CLK
clk => addr_buffer[7].CLK
clk => addr_buffer[8].CLK
clk => addr_buffer[9].CLK
clk => addr_buffer[10].CLK
clk => addr_buffer[11].CLK
clk => addr_buffer[12].CLK
clk => addr_buffer[13].CLK
clk => addr_buffer[14].CLK
clk => addr_buffer[15].CLK
clk => addr_bit_count[0].CLK
clk => addr_bit_count[1].CLK
clk => addr_bit_count[2].CLK
clk => addr_bit_count[3].CLK
clk => addr_bit_count[4].CLK
clk => rx_addr_shift[0].CLK
clk => rx_addr_shift[1].CLK
clk => rx_addr_shift[2].CLK
clk => rx_addr_shift[3].CLK
clk => rx_addr_shift[4].CLK
clk => rx_addr_shift[5].CLK
clk => rx_addr_shift[6].CLK
clk => rx_addr_shift[7].CLK
clk => rx_addr_shift[8].CLK
clk => rx_addr_shift[9].CLK
clk => rx_addr_shift[10].CLK
clk => rx_addr_shift[11].CLK
clk => rx_addr_shift[12].CLK
clk => rx_addr_shift[13].CLK
clk => rx_addr_shift[14].CLK
clk => rx_addr_shift[15].CLK
clk => bus_data_out_valid~reg0.CLK
clk => bus_data_out~reg0.CLK
clk => tx_active.CLK
clk => tx_bits_remaining[0].CLK
clk => tx_bits_remaining[1].CLK
clk => tx_bits_remaining[2].CLK
clk => tx_bits_remaining[3].CLK
clk => tx_shift[0].CLK
clk => tx_shift[1].CLK
clk => tx_shift[2].CLK
clk => tx_shift[3].CLK
clk => tx_shift[4].CLK
clk => tx_shift[5].CLK
clk => tx_shift[6].CLK
clk => tx_shift[7].CLK
rst_n => target_data_in_valid~reg0.ACLR
rst_n => target_data_in[0]~reg0.ACLR
rst_n => target_data_in[1]~reg0.ACLR
rst_n => target_data_in[2]~reg0.ACLR
rst_n => target_data_in[3]~reg0.ACLR
rst_n => target_data_in[4]~reg0.ACLR
rst_n => target_data_in[5]~reg0.ACLR
rst_n => target_data_in[6]~reg0.ACLR
rst_n => target_data_in[7]~reg0.ACLR
rst_n => target_addr_in_valid~reg0.ACLR
rst_n => target_addr_in[0]~reg0.ACLR
rst_n => target_addr_in[1]~reg0.ACLR
rst_n => target_addr_in[2]~reg0.ACLR
rst_n => target_addr_in[3]~reg0.ACLR
rst_n => target_addr_in[4]~reg0.ACLR
rst_n => target_addr_in[5]~reg0.ACLR
rst_n => target_addr_in[6]~reg0.ACLR
rst_n => target_addr_in[7]~reg0.ACLR
rst_n => target_addr_in[8]~reg0.ACLR
rst_n => target_addr_in[9]~reg0.ACLR
rst_n => target_addr_in[10]~reg0.ACLR
rst_n => target_addr_in[11]~reg0.ACLR
rst_n => target_addr_in[12]~reg0.ACLR
rst_n => target_addr_in[13]~reg0.ACLR
rst_n => target_addr_in[14]~reg0.ACLR
rst_n => target_addr_in[15]~reg0.ACLR
rst_n => data_pending.ACLR
rst_n => data_buffer[0].ACLR
rst_n => data_buffer[1].ACLR
rst_n => data_buffer[2].ACLR
rst_n => data_buffer[3].ACLR
rst_n => data_buffer[4].ACLR
rst_n => data_buffer[5].ACLR
rst_n => data_buffer[6].ACLR
rst_n => data_buffer[7].ACLR
rst_n => data_bit_count[0].ACLR
rst_n => data_bit_count[1].ACLR
rst_n => data_bit_count[2].ACLR
rst_n => rx_data_shift[0].ACLR
rst_n => rx_data_shift[1].ACLR
rst_n => rx_data_shift[2].ACLR
rst_n => rx_data_shift[3].ACLR
rst_n => rx_data_shift[4].ACLR
rst_n => rx_data_shift[5].ACLR
rst_n => rx_data_shift[6].ACLR
rst_n => rx_data_shift[7].ACLR
rst_n => addr_expect_data.ACLR
rst_n => addr_pending.ACLR
rst_n => addr_buffer[0].ACLR
rst_n => addr_buffer[1].ACLR
rst_n => addr_buffer[2].ACLR
rst_n => addr_buffer[3].ACLR
rst_n => addr_buffer[4].ACLR
rst_n => addr_buffer[5].ACLR
rst_n => addr_buffer[6].ACLR
rst_n => addr_buffer[7].ACLR
rst_n => addr_buffer[8].ACLR
rst_n => addr_buffer[9].ACLR
rst_n => addr_buffer[10].ACLR
rst_n => addr_buffer[11].ACLR
rst_n => addr_buffer[12].ACLR
rst_n => addr_buffer[13].ACLR
rst_n => addr_buffer[14].ACLR
rst_n => addr_buffer[15].ACLR
rst_n => addr_bit_count[0].ACLR
rst_n => addr_bit_count[1].ACLR
rst_n => addr_bit_count[2].ACLR
rst_n => addr_bit_count[3].ACLR
rst_n => addr_bit_count[4].ACLR
rst_n => rx_addr_shift[0].ACLR
rst_n => rx_addr_shift[1].ACLR
rst_n => rx_addr_shift[2].ACLR
rst_n => rx_addr_shift[3].ACLR
rst_n => rx_addr_shift[4].ACLR
rst_n => rx_addr_shift[5].ACLR
rst_n => rx_addr_shift[6].ACLR
rst_n => rx_addr_shift[7].ACLR
rst_n => rx_addr_shift[8].ACLR
rst_n => rx_addr_shift[9].ACLR
rst_n => rx_addr_shift[10].ACLR
rst_n => rx_addr_shift[11].ACLR
rst_n => rx_addr_shift[12].ACLR
rst_n => rx_addr_shift[13].ACLR
rst_n => rx_addr_shift[14].ACLR
rst_n => rx_addr_shift[15].ACLR
rst_n => bus_data_out_valid~reg0.ACLR
rst_n => bus_data_out~reg0.ACLR
rst_n => tx_active.ACLR
rst_n => tx_bits_remaining[0].ACLR
rst_n => tx_bits_remaining[1].ACLR
rst_n => tx_bits_remaining[2].ACLR
rst_n => tx_bits_remaining[3].ACLR
rst_n => tx_shift[0].ACLR
rst_n => tx_shift[1].ACLR
rst_n => tx_shift[2].ACLR
rst_n => tx_shift[3].ACLR
rst_n => tx_shift[4].ACLR
rst_n => tx_shift[5].ACLR
rst_n => tx_shift[6].ACLR
rst_n => tx_shift[7].ACLR
target_data_out[0] => tx_shift.DATAB
target_data_out[1] => tx_shift.DATAB
target_data_out[2] => tx_shift.DATAB
target_data_out[3] => tx_shift.DATAB
target_data_out[4] => tx_shift.DATAB
target_data_out[5] => tx_shift.DATAB
target_data_out[6] => tx_shift.DATAB
target_data_out[7] => tx_shift.DATAB
target_data_out_valid => tx_shift.OUTPUTSELECT
target_data_out_valid => tx_shift.OUTPUTSELECT
target_data_out_valid => tx_shift.OUTPUTSELECT
target_data_out_valid => tx_shift.OUTPUTSELECT
target_data_out_valid => tx_shift.OUTPUTSELECT
target_data_out_valid => tx_shift.OUTPUTSELECT
target_data_out_valid => tx_shift.OUTPUTSELECT
target_data_out_valid => tx_shift.OUTPUTSELECT
target_data_out_valid => tx_bits_remaining.OUTPUTSELECT
target_data_out_valid => tx_bits_remaining.OUTPUTSELECT
target_data_out_valid => tx_bits_remaining.OUTPUTSELECT
target_data_out_valid => tx_bits_remaining.OUTPUTSELECT
target_data_out_valid => tx_active.OUTPUTSELECT
target_rw => addr_expect_data.DATAB
target_rw => bus_target_rw.DATAIN
target_ready => bus_target_ready.DATAIN
target_ack => bus_target_ack.DATAIN
decoder_valid => always1.IN1
decoder_valid => always1.IN1
bus_data_in_valid => always1.IN1
bus_data_in_valid => always1.IN1
bus_data_in => updated_addr.DATAB
bus_data_in => updated_addr.DATAB
bus_data_in => updated_addr.DATAB
bus_data_in => updated_addr.DATAB
bus_data_in => updated_addr.DATAB
bus_data_in => updated_addr.DATAB
bus_data_in => updated_addr.DATAB
bus_data_in => updated_addr.DATAB
bus_data_in => updated_addr.DATAB
bus_data_in => updated_addr.DATAB
bus_data_in => updated_addr.DATAB
bus_data_in => updated_addr.DATAB
bus_data_in => updated_addr.DATAB
bus_data_in => updated_addr.DATAB
bus_data_in => updated_addr.DATAB
bus_data_in => updated_addr.DATAB
bus_data_in => updated_data.DATAB
bus_data_in => updated_data.DATAB
bus_data_in => updated_data.DATAB
bus_data_in => updated_data.DATAB
bus_data_in => updated_data.DATAB
bus_data_in => updated_data.DATAB
bus_data_in => updated_data.DATAB
bus_data_in => updated_data.DATAB
bus_mode => always1.IN1
bus_mode => always1.IN1
bus_mode => always1.IN1
bus_data_out <= bus_data_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
target_data_in[0] <= target_data_in[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
target_data_in[1] <= target_data_in[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
target_data_in[2] <= target_data_in[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
target_data_in[3] <= target_data_in[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
target_data_in[4] <= target_data_in[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
target_data_in[5] <= target_data_in[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
target_data_in[6] <= target_data_in[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
target_data_in[7] <= target_data_in[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
target_data_in_valid <= target_data_in_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
target_addr_in[0] <= target_addr_in[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
target_addr_in[1] <= target_addr_in[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
target_addr_in[2] <= target_addr_in[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
target_addr_in[3] <= target_addr_in[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
target_addr_in[4] <= target_addr_in[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
target_addr_in[5] <= target_addr_in[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
target_addr_in[6] <= target_addr_in[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
target_addr_in[7] <= target_addr_in[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
target_addr_in[8] <= target_addr_in[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
target_addr_in[9] <= target_addr_in[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
target_addr_in[10] <= target_addr_in[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
target_addr_in[11] <= target_addr_in[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
target_addr_in[12] <= target_addr_in[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
target_addr_in[13] <= target_addr_in[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
target_addr_in[14] <= target_addr_in[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
target_addr_in[15] <= target_addr_in[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
target_addr_in_valid <= target_addr_in_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_data_out_valid <= bus_data_out_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_target_ready <= target_ready.DB_MAX_OUTPUT_PORT_TYPE
bus_target_rw <= target_rw.DB_MAX_OUTPUT_PORT_TYPE
bus_target_ack <= target_ack.DB_MAX_OUTPUT_PORT_TYPE


|combined_top|system_top_with_bus_bridge_a:u_system_a|bus:bus_a|target_port:u_target_port_2
clk => target_data_in_valid~reg0.CLK
clk => target_data_in[0]~reg0.CLK
clk => target_data_in[1]~reg0.CLK
clk => target_data_in[2]~reg0.CLK
clk => target_data_in[3]~reg0.CLK
clk => target_data_in[4]~reg0.CLK
clk => target_data_in[5]~reg0.CLK
clk => target_data_in[6]~reg0.CLK
clk => target_data_in[7]~reg0.CLK
clk => target_addr_in_valid~reg0.CLK
clk => target_addr_in[0]~reg0.CLK
clk => target_addr_in[1]~reg0.CLK
clk => target_addr_in[2]~reg0.CLK
clk => target_addr_in[3]~reg0.CLK
clk => target_addr_in[4]~reg0.CLK
clk => target_addr_in[5]~reg0.CLK
clk => target_addr_in[6]~reg0.CLK
clk => target_addr_in[7]~reg0.CLK
clk => target_addr_in[8]~reg0.CLK
clk => target_addr_in[9]~reg0.CLK
clk => target_addr_in[10]~reg0.CLK
clk => target_addr_in[11]~reg0.CLK
clk => target_addr_in[12]~reg0.CLK
clk => target_addr_in[13]~reg0.CLK
clk => target_addr_in[14]~reg0.CLK
clk => target_addr_in[15]~reg0.CLK
clk => data_pending.CLK
clk => data_buffer[0].CLK
clk => data_buffer[1].CLK
clk => data_buffer[2].CLK
clk => data_buffer[3].CLK
clk => data_buffer[4].CLK
clk => data_buffer[5].CLK
clk => data_buffer[6].CLK
clk => data_buffer[7].CLK
clk => data_bit_count[0].CLK
clk => data_bit_count[1].CLK
clk => data_bit_count[2].CLK
clk => rx_data_shift[0].CLK
clk => rx_data_shift[1].CLK
clk => rx_data_shift[2].CLK
clk => rx_data_shift[3].CLK
clk => rx_data_shift[4].CLK
clk => rx_data_shift[5].CLK
clk => rx_data_shift[6].CLK
clk => rx_data_shift[7].CLK
clk => addr_expect_data.CLK
clk => addr_pending.CLK
clk => addr_buffer[0].CLK
clk => addr_buffer[1].CLK
clk => addr_buffer[2].CLK
clk => addr_buffer[3].CLK
clk => addr_buffer[4].CLK
clk => addr_buffer[5].CLK
clk => addr_buffer[6].CLK
clk => addr_buffer[7].CLK
clk => addr_buffer[8].CLK
clk => addr_buffer[9].CLK
clk => addr_buffer[10].CLK
clk => addr_buffer[11].CLK
clk => addr_buffer[12].CLK
clk => addr_buffer[13].CLK
clk => addr_buffer[14].CLK
clk => addr_buffer[15].CLK
clk => addr_bit_count[0].CLK
clk => addr_bit_count[1].CLK
clk => addr_bit_count[2].CLK
clk => addr_bit_count[3].CLK
clk => addr_bit_count[4].CLK
clk => rx_addr_shift[0].CLK
clk => rx_addr_shift[1].CLK
clk => rx_addr_shift[2].CLK
clk => rx_addr_shift[3].CLK
clk => rx_addr_shift[4].CLK
clk => rx_addr_shift[5].CLK
clk => rx_addr_shift[6].CLK
clk => rx_addr_shift[7].CLK
clk => rx_addr_shift[8].CLK
clk => rx_addr_shift[9].CLK
clk => rx_addr_shift[10].CLK
clk => rx_addr_shift[11].CLK
clk => rx_addr_shift[12].CLK
clk => rx_addr_shift[13].CLK
clk => rx_addr_shift[14].CLK
clk => rx_addr_shift[15].CLK
clk => bus_data_out_valid~reg0.CLK
clk => bus_data_out~reg0.CLK
clk => tx_active.CLK
clk => tx_bits_remaining[0].CLK
clk => tx_bits_remaining[1].CLK
clk => tx_bits_remaining[2].CLK
clk => tx_bits_remaining[3].CLK
clk => tx_shift[0].CLK
clk => tx_shift[1].CLK
clk => tx_shift[2].CLK
clk => tx_shift[3].CLK
clk => tx_shift[4].CLK
clk => tx_shift[5].CLK
clk => tx_shift[6].CLK
clk => tx_shift[7].CLK
rst_n => target_data_in_valid~reg0.ACLR
rst_n => target_data_in[0]~reg0.ACLR
rst_n => target_data_in[1]~reg0.ACLR
rst_n => target_data_in[2]~reg0.ACLR
rst_n => target_data_in[3]~reg0.ACLR
rst_n => target_data_in[4]~reg0.ACLR
rst_n => target_data_in[5]~reg0.ACLR
rst_n => target_data_in[6]~reg0.ACLR
rst_n => target_data_in[7]~reg0.ACLR
rst_n => target_addr_in_valid~reg0.ACLR
rst_n => target_addr_in[0]~reg0.ACLR
rst_n => target_addr_in[1]~reg0.ACLR
rst_n => target_addr_in[2]~reg0.ACLR
rst_n => target_addr_in[3]~reg0.ACLR
rst_n => target_addr_in[4]~reg0.ACLR
rst_n => target_addr_in[5]~reg0.ACLR
rst_n => target_addr_in[6]~reg0.ACLR
rst_n => target_addr_in[7]~reg0.ACLR
rst_n => target_addr_in[8]~reg0.ACLR
rst_n => target_addr_in[9]~reg0.ACLR
rst_n => target_addr_in[10]~reg0.ACLR
rst_n => target_addr_in[11]~reg0.ACLR
rst_n => target_addr_in[12]~reg0.ACLR
rst_n => target_addr_in[13]~reg0.ACLR
rst_n => target_addr_in[14]~reg0.ACLR
rst_n => target_addr_in[15]~reg0.ACLR
rst_n => data_pending.ACLR
rst_n => data_buffer[0].ACLR
rst_n => data_buffer[1].ACLR
rst_n => data_buffer[2].ACLR
rst_n => data_buffer[3].ACLR
rst_n => data_buffer[4].ACLR
rst_n => data_buffer[5].ACLR
rst_n => data_buffer[6].ACLR
rst_n => data_buffer[7].ACLR
rst_n => data_bit_count[0].ACLR
rst_n => data_bit_count[1].ACLR
rst_n => data_bit_count[2].ACLR
rst_n => rx_data_shift[0].ACLR
rst_n => rx_data_shift[1].ACLR
rst_n => rx_data_shift[2].ACLR
rst_n => rx_data_shift[3].ACLR
rst_n => rx_data_shift[4].ACLR
rst_n => rx_data_shift[5].ACLR
rst_n => rx_data_shift[6].ACLR
rst_n => rx_data_shift[7].ACLR
rst_n => addr_expect_data.ACLR
rst_n => addr_pending.ACLR
rst_n => addr_buffer[0].ACLR
rst_n => addr_buffer[1].ACLR
rst_n => addr_buffer[2].ACLR
rst_n => addr_buffer[3].ACLR
rst_n => addr_buffer[4].ACLR
rst_n => addr_buffer[5].ACLR
rst_n => addr_buffer[6].ACLR
rst_n => addr_buffer[7].ACLR
rst_n => addr_buffer[8].ACLR
rst_n => addr_buffer[9].ACLR
rst_n => addr_buffer[10].ACLR
rst_n => addr_buffer[11].ACLR
rst_n => addr_buffer[12].ACLR
rst_n => addr_buffer[13].ACLR
rst_n => addr_buffer[14].ACLR
rst_n => addr_buffer[15].ACLR
rst_n => addr_bit_count[0].ACLR
rst_n => addr_bit_count[1].ACLR
rst_n => addr_bit_count[2].ACLR
rst_n => addr_bit_count[3].ACLR
rst_n => addr_bit_count[4].ACLR
rst_n => rx_addr_shift[0].ACLR
rst_n => rx_addr_shift[1].ACLR
rst_n => rx_addr_shift[2].ACLR
rst_n => rx_addr_shift[3].ACLR
rst_n => rx_addr_shift[4].ACLR
rst_n => rx_addr_shift[5].ACLR
rst_n => rx_addr_shift[6].ACLR
rst_n => rx_addr_shift[7].ACLR
rst_n => rx_addr_shift[8].ACLR
rst_n => rx_addr_shift[9].ACLR
rst_n => rx_addr_shift[10].ACLR
rst_n => rx_addr_shift[11].ACLR
rst_n => rx_addr_shift[12].ACLR
rst_n => rx_addr_shift[13].ACLR
rst_n => rx_addr_shift[14].ACLR
rst_n => rx_addr_shift[15].ACLR
rst_n => bus_data_out_valid~reg0.ACLR
rst_n => bus_data_out~reg0.ACLR
rst_n => tx_active.ACLR
rst_n => tx_bits_remaining[0].ACLR
rst_n => tx_bits_remaining[1].ACLR
rst_n => tx_bits_remaining[2].ACLR
rst_n => tx_bits_remaining[3].ACLR
rst_n => tx_shift[0].ACLR
rst_n => tx_shift[1].ACLR
rst_n => tx_shift[2].ACLR
rst_n => tx_shift[3].ACLR
rst_n => tx_shift[4].ACLR
rst_n => tx_shift[5].ACLR
rst_n => tx_shift[6].ACLR
rst_n => tx_shift[7].ACLR
target_data_out[0] => tx_shift.DATAB
target_data_out[1] => tx_shift.DATAB
target_data_out[2] => tx_shift.DATAB
target_data_out[3] => tx_shift.DATAB
target_data_out[4] => tx_shift.DATAB
target_data_out[5] => tx_shift.DATAB
target_data_out[6] => tx_shift.DATAB
target_data_out[7] => tx_shift.DATAB
target_data_out_valid => tx_shift.OUTPUTSELECT
target_data_out_valid => tx_shift.OUTPUTSELECT
target_data_out_valid => tx_shift.OUTPUTSELECT
target_data_out_valid => tx_shift.OUTPUTSELECT
target_data_out_valid => tx_shift.OUTPUTSELECT
target_data_out_valid => tx_shift.OUTPUTSELECT
target_data_out_valid => tx_shift.OUTPUTSELECT
target_data_out_valid => tx_shift.OUTPUTSELECT
target_data_out_valid => tx_bits_remaining.OUTPUTSELECT
target_data_out_valid => tx_bits_remaining.OUTPUTSELECT
target_data_out_valid => tx_bits_remaining.OUTPUTSELECT
target_data_out_valid => tx_bits_remaining.OUTPUTSELECT
target_data_out_valid => tx_active.OUTPUTSELECT
target_rw => addr_expect_data.DATAB
target_rw => bus_target_rw.DATAIN
target_ready => bus_target_ready.DATAIN
target_ack => bus_target_ack.DATAIN
decoder_valid => always1.IN1
decoder_valid => always1.IN1
bus_data_in_valid => always1.IN1
bus_data_in_valid => always1.IN1
bus_data_in => updated_addr.DATAB
bus_data_in => updated_addr.DATAB
bus_data_in => updated_addr.DATAB
bus_data_in => updated_addr.DATAB
bus_data_in => updated_addr.DATAB
bus_data_in => updated_addr.DATAB
bus_data_in => updated_addr.DATAB
bus_data_in => updated_addr.DATAB
bus_data_in => updated_addr.DATAB
bus_data_in => updated_addr.DATAB
bus_data_in => updated_addr.DATAB
bus_data_in => updated_addr.DATAB
bus_data_in => updated_addr.DATAB
bus_data_in => updated_addr.DATAB
bus_data_in => updated_addr.DATAB
bus_data_in => updated_addr.DATAB
bus_data_in => updated_data.DATAB
bus_data_in => updated_data.DATAB
bus_data_in => updated_data.DATAB
bus_data_in => updated_data.DATAB
bus_data_in => updated_data.DATAB
bus_data_in => updated_data.DATAB
bus_data_in => updated_data.DATAB
bus_data_in => updated_data.DATAB
bus_mode => always1.IN1
bus_mode => always1.IN1
bus_mode => always1.IN1
bus_data_out <= bus_data_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
target_data_in[0] <= target_data_in[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
target_data_in[1] <= target_data_in[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
target_data_in[2] <= target_data_in[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
target_data_in[3] <= target_data_in[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
target_data_in[4] <= target_data_in[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
target_data_in[5] <= target_data_in[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
target_data_in[6] <= target_data_in[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
target_data_in[7] <= target_data_in[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
target_data_in_valid <= target_data_in_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
target_addr_in[0] <= target_addr_in[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
target_addr_in[1] <= target_addr_in[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
target_addr_in[2] <= target_addr_in[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
target_addr_in[3] <= target_addr_in[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
target_addr_in[4] <= target_addr_in[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
target_addr_in[5] <= target_addr_in[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
target_addr_in[6] <= target_addr_in[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
target_addr_in[7] <= target_addr_in[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
target_addr_in[8] <= target_addr_in[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
target_addr_in[9] <= target_addr_in[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
target_addr_in[10] <= target_addr_in[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
target_addr_in[11] <= target_addr_in[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
target_addr_in[12] <= target_addr_in[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
target_addr_in[13] <= target_addr_in[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
target_addr_in[14] <= target_addr_in[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
target_addr_in[15] <= target_addr_in[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
target_addr_in_valid <= target_addr_in_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_data_out_valid <= bus_data_out_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_target_ready <= target_ready.DB_MAX_OUTPUT_PORT_TYPE
bus_target_rw <= target_rw.DB_MAX_OUTPUT_PORT_TYPE
bus_target_ack <= target_ack.DB_MAX_OUTPUT_PORT_TYPE


|combined_top|system_top_with_bus_bridge_a:u_system_a|bus:bus_a|split_target_port:u_split_target_port
clk => target_data_in_valid~reg0.CLK
clk => target_data_in[0]~reg0.CLK
clk => target_data_in[1]~reg0.CLK
clk => target_data_in[2]~reg0.CLK
clk => target_data_in[3]~reg0.CLK
clk => target_data_in[4]~reg0.CLK
clk => target_data_in[5]~reg0.CLK
clk => target_data_in[6]~reg0.CLK
clk => target_data_in[7]~reg0.CLK
clk => target_addr_in_valid~reg0.CLK
clk => target_addr_in[0]~reg0.CLK
clk => target_addr_in[1]~reg0.CLK
clk => target_addr_in[2]~reg0.CLK
clk => target_addr_in[3]~reg0.CLK
clk => target_addr_in[4]~reg0.CLK
clk => target_addr_in[5]~reg0.CLK
clk => target_addr_in[6]~reg0.CLK
clk => target_addr_in[7]~reg0.CLK
clk => target_addr_in[8]~reg0.CLK
clk => target_addr_in[9]~reg0.CLK
clk => target_addr_in[10]~reg0.CLK
clk => target_addr_in[11]~reg0.CLK
clk => target_addr_in[12]~reg0.CLK
clk => target_addr_in[13]~reg0.CLK
clk => target_addr_in[14]~reg0.CLK
clk => target_addr_in[15]~reg0.CLK
clk => data_pending.CLK
clk => data_buffer[0].CLK
clk => data_buffer[1].CLK
clk => data_buffer[2].CLK
clk => data_buffer[3].CLK
clk => data_buffer[4].CLK
clk => data_buffer[5].CLK
clk => data_buffer[6].CLK
clk => data_buffer[7].CLK
clk => data_bit_count[0].CLK
clk => data_bit_count[1].CLK
clk => data_bit_count[2].CLK
clk => rx_data_shift[0].CLK
clk => rx_data_shift[1].CLK
clk => rx_data_shift[2].CLK
clk => rx_data_shift[3].CLK
clk => rx_data_shift[4].CLK
clk => rx_data_shift[5].CLK
clk => rx_data_shift[6].CLK
clk => rx_data_shift[7].CLK
clk => addr_expect_data.CLK
clk => addr_pending.CLK
clk => addr_buffer[0].CLK
clk => addr_buffer[1].CLK
clk => addr_buffer[2].CLK
clk => addr_buffer[3].CLK
clk => addr_buffer[4].CLK
clk => addr_buffer[5].CLK
clk => addr_buffer[6].CLK
clk => addr_buffer[7].CLK
clk => addr_buffer[8].CLK
clk => addr_buffer[9].CLK
clk => addr_buffer[10].CLK
clk => addr_buffer[11].CLK
clk => addr_buffer[12].CLK
clk => addr_buffer[13].CLK
clk => addr_buffer[14].CLK
clk => addr_buffer[15].CLK
clk => addr_bit_count[0].CLK
clk => addr_bit_count[1].CLK
clk => addr_bit_count[2].CLK
clk => addr_bit_count[3].CLK
clk => addr_bit_count[4].CLK
clk => rx_addr_shift[0].CLK
clk => rx_addr_shift[1].CLK
clk => rx_addr_shift[2].CLK
clk => rx_addr_shift[3].CLK
clk => rx_addr_shift[4].CLK
clk => rx_addr_shift[5].CLK
clk => rx_addr_shift[6].CLK
clk => rx_addr_shift[7].CLK
clk => rx_addr_shift[8].CLK
clk => rx_addr_shift[9].CLK
clk => rx_addr_shift[10].CLK
clk => rx_addr_shift[11].CLK
clk => rx_addr_shift[12].CLK
clk => rx_addr_shift[13].CLK
clk => rx_addr_shift[14].CLK
clk => rx_addr_shift[15].CLK
clk => bus_data_out_valid~reg0.CLK
clk => bus_data_out~reg0.CLK
clk => tx_active.CLK
clk => tx_bits_remaining[0].CLK
clk => tx_bits_remaining[1].CLK
clk => tx_bits_remaining[2].CLK
clk => tx_bits_remaining[3].CLK
clk => tx_shift[0].CLK
clk => tx_shift[1].CLK
clk => tx_shift[2].CLK
clk => tx_shift[3].CLK
clk => tx_shift[4].CLK
clk => tx_shift[5].CLK
clk => tx_shift[6].CLK
clk => tx_shift[7].CLK
rst_n => target_data_in_valid~reg0.ACLR
rst_n => target_data_in[0]~reg0.ACLR
rst_n => target_data_in[1]~reg0.ACLR
rst_n => target_data_in[2]~reg0.ACLR
rst_n => target_data_in[3]~reg0.ACLR
rst_n => target_data_in[4]~reg0.ACLR
rst_n => target_data_in[5]~reg0.ACLR
rst_n => target_data_in[6]~reg0.ACLR
rst_n => target_data_in[7]~reg0.ACLR
rst_n => target_addr_in_valid~reg0.ACLR
rst_n => target_addr_in[0]~reg0.ACLR
rst_n => target_addr_in[1]~reg0.ACLR
rst_n => target_addr_in[2]~reg0.ACLR
rst_n => target_addr_in[3]~reg0.ACLR
rst_n => target_addr_in[4]~reg0.ACLR
rst_n => target_addr_in[5]~reg0.ACLR
rst_n => target_addr_in[6]~reg0.ACLR
rst_n => target_addr_in[7]~reg0.ACLR
rst_n => target_addr_in[8]~reg0.ACLR
rst_n => target_addr_in[9]~reg0.ACLR
rst_n => target_addr_in[10]~reg0.ACLR
rst_n => target_addr_in[11]~reg0.ACLR
rst_n => target_addr_in[12]~reg0.ACLR
rst_n => target_addr_in[13]~reg0.ACLR
rst_n => target_addr_in[14]~reg0.ACLR
rst_n => target_addr_in[15]~reg0.ACLR
rst_n => data_pending.ACLR
rst_n => data_buffer[0].ACLR
rst_n => data_buffer[1].ACLR
rst_n => data_buffer[2].ACLR
rst_n => data_buffer[3].ACLR
rst_n => data_buffer[4].ACLR
rst_n => data_buffer[5].ACLR
rst_n => data_buffer[6].ACLR
rst_n => data_buffer[7].ACLR
rst_n => data_bit_count[0].ACLR
rst_n => data_bit_count[1].ACLR
rst_n => data_bit_count[2].ACLR
rst_n => rx_data_shift[0].ACLR
rst_n => rx_data_shift[1].ACLR
rst_n => rx_data_shift[2].ACLR
rst_n => rx_data_shift[3].ACLR
rst_n => rx_data_shift[4].ACLR
rst_n => rx_data_shift[5].ACLR
rst_n => rx_data_shift[6].ACLR
rst_n => rx_data_shift[7].ACLR
rst_n => addr_expect_data.ACLR
rst_n => addr_pending.ACLR
rst_n => addr_buffer[0].ACLR
rst_n => addr_buffer[1].ACLR
rst_n => addr_buffer[2].ACLR
rst_n => addr_buffer[3].ACLR
rst_n => addr_buffer[4].ACLR
rst_n => addr_buffer[5].ACLR
rst_n => addr_buffer[6].ACLR
rst_n => addr_buffer[7].ACLR
rst_n => addr_buffer[8].ACLR
rst_n => addr_buffer[9].ACLR
rst_n => addr_buffer[10].ACLR
rst_n => addr_buffer[11].ACLR
rst_n => addr_buffer[12].ACLR
rst_n => addr_buffer[13].ACLR
rst_n => addr_buffer[14].ACLR
rst_n => addr_buffer[15].ACLR
rst_n => addr_bit_count[0].ACLR
rst_n => addr_bit_count[1].ACLR
rst_n => addr_bit_count[2].ACLR
rst_n => addr_bit_count[3].ACLR
rst_n => addr_bit_count[4].ACLR
rst_n => rx_addr_shift[0].ACLR
rst_n => rx_addr_shift[1].ACLR
rst_n => rx_addr_shift[2].ACLR
rst_n => rx_addr_shift[3].ACLR
rst_n => rx_addr_shift[4].ACLR
rst_n => rx_addr_shift[5].ACLR
rst_n => rx_addr_shift[6].ACLR
rst_n => rx_addr_shift[7].ACLR
rst_n => rx_addr_shift[8].ACLR
rst_n => rx_addr_shift[9].ACLR
rst_n => rx_addr_shift[10].ACLR
rst_n => rx_addr_shift[11].ACLR
rst_n => rx_addr_shift[12].ACLR
rst_n => rx_addr_shift[13].ACLR
rst_n => rx_addr_shift[14].ACLR
rst_n => rx_addr_shift[15].ACLR
rst_n => bus_data_out_valid~reg0.ACLR
rst_n => bus_data_out~reg0.ACLR
rst_n => tx_active.ACLR
rst_n => tx_bits_remaining[0].ACLR
rst_n => tx_bits_remaining[1].ACLR
rst_n => tx_bits_remaining[2].ACLR
rst_n => tx_bits_remaining[3].ACLR
rst_n => tx_shift[0].ACLR
rst_n => tx_shift[1].ACLR
rst_n => tx_shift[2].ACLR
rst_n => tx_shift[3].ACLR
rst_n => tx_shift[4].ACLR
rst_n => tx_shift[5].ACLR
rst_n => tx_shift[6].ACLR
rst_n => tx_shift[7].ACLR
split_req => arbiter_split_req.DATAIN
arbiter_grant => split_grant.DATAIN
target_data_out[0] => tx_shift.DATAB
target_data_out[1] => tx_shift.DATAB
target_data_out[2] => tx_shift.DATAB
target_data_out[3] => tx_shift.DATAB
target_data_out[4] => tx_shift.DATAB
target_data_out[5] => tx_shift.DATAB
target_data_out[6] => tx_shift.DATAB
target_data_out[7] => tx_shift.DATAB
target_data_out_valid => tx_shift.OUTPUTSELECT
target_data_out_valid => tx_shift.OUTPUTSELECT
target_data_out_valid => tx_shift.OUTPUTSELECT
target_data_out_valid => tx_shift.OUTPUTSELECT
target_data_out_valid => tx_shift.OUTPUTSELECT
target_data_out_valid => tx_shift.OUTPUTSELECT
target_data_out_valid => tx_shift.OUTPUTSELECT
target_data_out_valid => tx_shift.OUTPUTSELECT
target_data_out_valid => tx_bits_remaining.OUTPUTSELECT
target_data_out_valid => tx_bits_remaining.OUTPUTSELECT
target_data_out_valid => tx_bits_remaining.OUTPUTSELECT
target_data_out_valid => tx_bits_remaining.OUTPUTSELECT
target_data_out_valid => tx_active.OUTPUTSELECT
target_rw => addr_expect_data.DATAB
target_rw => bus_target_rw.DATAIN
target_ready => bus_target_ready.DATAIN
target_split_ack => split_ack.DATAIN
target_split_ack => bus_split_ack.DATAIN
target_ack => bus_target_ack.DATAIN
decoder_valid => always1.IN1
decoder_valid => always1.IN1
bus_data_in_valid => always1.IN1
bus_data_in_valid => always1.IN1
bus_data_in => updated_addr.DATAB
bus_data_in => updated_addr.DATAB
bus_data_in => updated_addr.DATAB
bus_data_in => updated_addr.DATAB
bus_data_in => updated_addr.DATAB
bus_data_in => updated_addr.DATAB
bus_data_in => updated_addr.DATAB
bus_data_in => updated_addr.DATAB
bus_data_in => updated_addr.DATAB
bus_data_in => updated_addr.DATAB
bus_data_in => updated_addr.DATAB
bus_data_in => updated_addr.DATAB
bus_data_in => updated_addr.DATAB
bus_data_in => updated_addr.DATAB
bus_data_in => updated_addr.DATAB
bus_data_in => updated_addr.DATAB
bus_data_in => updated_data.DATAB
bus_data_in => updated_data.DATAB
bus_data_in => updated_data.DATAB
bus_data_in => updated_data.DATAB
bus_data_in => updated_data.DATAB
bus_data_in => updated_data.DATAB
bus_data_in => updated_data.DATAB
bus_data_in => updated_data.DATAB
bus_mode => always1.IN1
bus_mode => always1.IN1
bus_mode => always1.IN1
bus_data_out <= bus_data_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
split_grant <= arbiter_grant.DB_MAX_OUTPUT_PORT_TYPE
target_data_in[0] <= target_data_in[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
target_data_in[1] <= target_data_in[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
target_data_in[2] <= target_data_in[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
target_data_in[3] <= target_data_in[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
target_data_in[4] <= target_data_in[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
target_data_in[5] <= target_data_in[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
target_data_in[6] <= target_data_in[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
target_data_in[7] <= target_data_in[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
target_data_in_valid <= target_data_in_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
target_addr_in[0] <= target_addr_in[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
target_addr_in[1] <= target_addr_in[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
target_addr_in[2] <= target_addr_in[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
target_addr_in[3] <= target_addr_in[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
target_addr_in[4] <= target_addr_in[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
target_addr_in[5] <= target_addr_in[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
target_addr_in[6] <= target_addr_in[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
target_addr_in[7] <= target_addr_in[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
target_addr_in[8] <= target_addr_in[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
target_addr_in[9] <= target_addr_in[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
target_addr_in[10] <= target_addr_in[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
target_addr_in[11] <= target_addr_in[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
target_addr_in[12] <= target_addr_in[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
target_addr_in[13] <= target_addr_in[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
target_addr_in[14] <= target_addr_in[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
target_addr_in[15] <= target_addr_in[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
target_addr_in_valid <= target_addr_in_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_data_out_valid <= bus_data_out_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
arbiter_split_req <= split_req.DB_MAX_OUTPUT_PORT_TYPE
split_ack <= target_split_ack.DB_MAX_OUTPUT_PORT_TYPE
bus_target_ready <= target_ready.DB_MAX_OUTPUT_PORT_TYPE
bus_target_rw <= target_rw.DB_MAX_OUTPUT_PORT_TYPE
bus_split_ack <= target_split_ack.DB_MAX_OUTPUT_PORT_TYPE
bus_target_ack <= target_ack.DB_MAX_OUTPUT_PORT_TYPE


|combined_top|system_top_with_bus_bridge_a:u_system_a|bus:bus_a|arbiter:u_arbiter
clk => current_state~1.DATAIN
rst_n => current_state~3.DATAIN
req_i_1 => next_state.OUTPUTSELECT
req_i_1 => next_state.OUTPUTSELECT
req_i_1 => next_state.OUTPUTSELECT
req_i_1 => next_state.OUTPUTSELECT
req_i_1 => next_state.OUTPUTSELECT
req_i_1 => next_state.OUTPUTSELECT
req_i_1 => next_state.OUTPUTSELECT
req_i_1 => next_state.OUTPUTSELECT
req_i_2 => next_state.OUTPUTSELECT
req_i_2 => next_state.OUTPUTSELECT
req_i_2 => next_state.OUTPUTSELECT
req_i_2 => next_state.OUTPUTSELECT
req_i_2 => next_state.OUTPUTSELECT
req_i_2 => next_state.OUTPUTSELECT
req_i_2 => next_state.OUTPUTSELECT
req_i_2 => next_state.OUTPUTSELECT
req_split => next_state.OUTPUTSELECT
req_split => next_state.OUTPUTSELECT
req_split => next_state.OUTPUTSELECT
req_split => next_state.OUTPUTSELECT
req_split => next_state.OUTPUTSELECT
req_split => next_state.OUTPUTSELECT
req_split => next_state.OUTPUTSELECT
req_split => next_state.OUTPUTSELECT
grant_i_1 <= sel[0].DB_MAX_OUTPUT_PORT_TYPE
grant_i_2 <= grant_i_2.DB_MAX_OUTPUT_PORT_TYPE
grant_split <= grant_split.DB_MAX_OUTPUT_PORT_TYPE
sel[0] <= sel[0].DB_MAX_OUTPUT_PORT_TYPE
sel[1] <= grant_i_2.DB_MAX_OUTPUT_PORT_TYPE


|combined_top|system_top_with_bus_bridge_a:u_system_a|bus:bus_a|addr_decoder:u_addr_decoder
clk => pending_load.CLK
clk => pending_sel[0].CLK
clk => pending_sel[1].CLK
clk => pending_valids[0].CLK
clk => pending_valids[1].CLK
clk => pending_valids[2].CLK
clk => held_sel[0].CLK
clk => held_sel[1].CLK
clk => held_valids[0].CLK
clk => held_valids[1].CLK
clk => held_valids[2].CLK
clk => hold_active.CLK
clk => addr_bit_count[0].CLK
clk => addr_bit_count[1].CLK
clk => addr_bit_count[2].CLK
clk => addr_bit_count[3].CLK
clk => addr_bit_count[4].CLK
clk => addr_shift[1].CLK
clk => addr_shift[2].CLK
clk => addr_shift[3].CLK
clk => addr_shift[4].CLK
clk => addr_shift[5].CLK
clk => addr_shift[6].CLK
clk => addr_shift[7].CLK
clk => addr_shift[8].CLK
clk => addr_shift[9].CLK
clk => addr_shift[10].CLK
clk => addr_shift[11].CLK
clk => addr_shift[12].CLK
clk => addr_shift[13].CLK
clk => addr_shift[14].CLK
clk => addr_shift[15].CLK
rst_n => pending_load.ACLR
rst_n => pending_sel[0].ACLR
rst_n => pending_sel[1].ACLR
rst_n => pending_valids[0].ACLR
rst_n => pending_valids[1].ACLR
rst_n => pending_valids[2].ACLR
rst_n => held_sel[0].ACLR
rst_n => held_sel[1].ACLR
rst_n => held_valids[0].ACLR
rst_n => held_valids[1].ACLR
rst_n => held_valids[2].ACLR
rst_n => hold_active.ACLR
rst_n => addr_bit_count[0].ACLR
rst_n => addr_bit_count[1].ACLR
rst_n => addr_bit_count[2].ACLR
rst_n => addr_bit_count[3].ACLR
rst_n => addr_bit_count[4].ACLR
rst_n => addr_shift[1].ACLR
rst_n => addr_shift[2].ACLR
rst_n => addr_shift[3].ACLR
rst_n => addr_shift[4].ACLR
rst_n => addr_shift[5].ACLR
rst_n => addr_shift[6].ACLR
rst_n => addr_shift[7].ACLR
rst_n => addr_shift[8].ACLR
rst_n => addr_shift[9].ACLR
rst_n => addr_shift[10].ACLR
rst_n => addr_shift[11].ACLR
rst_n => addr_shift[12].ACLR
rst_n => addr_shift[13].ACLR
rst_n => addr_shift[14].ACLR
rst_n => addr_shift[15].ACLR
bus_data_in => LessThan0.IN17
bus_data_in => LessThan1.IN17
bus_data_in => LessThan2.IN17
bus_data_in => LessThan3.IN17
bus_data_in => LessThan4.IN17
bus_data_in => LessThan5.IN17
bus_data_in => addr_shift.DATAB
bus_data_in_valid => always0.IN0
bus_data_in_valid => always0.IN0
bus_mode => always0.IN1
bus_mode => always0.IN1
release_valids[0] => WideOr1.IN0
release_valids[0] => always0.IN1
release_valids[1] => WideOr1.IN1
release_valids[1] => always0.IN1
release_valids[2] => WideOr1.IN2
release_valids[2] => always0.IN1
target_1_valid <= held_valids[0].DB_MAX_OUTPUT_PORT_TYPE
target_2_valid <= held_valids[1].DB_MAX_OUTPUT_PORT_TYPE
target_3_valid <= held_valids[2].DB_MAX_OUTPUT_PORT_TYPE
sel[0] <= held_sel[0].DB_MAX_OUTPUT_PORT_TYPE
sel[1] <= held_sel[1].DB_MAX_OUTPUT_PORT_TYPE


|combined_top|demo_top_bb:u_demo_bb
clk => clk.IN2
rstn => rstn.IN1
start => start_prev.DATAB
start => edge_start.IN1
ready <= ready.DB_MAX_OUTPUT_PORT_TYPE
mode => memaddr.OUTPUTSELECT
mode => m1_rw_mode.DATAB
mode => next_state.DATAB
mode => next_state.DATAB
m_u_rx => m_u_rx.IN1
s_u_rx => s_u_rx.IN1
m_u_tx <= top_with_bb_v1:bus.m_u_tx
s_u_tx <= top_with_bb_v1:bus.s_u_tx
LED[0] <= top_with_bb_v1:bus.demo_data
LED[1] <= top_with_bb_v1:bus.demo_data
LED[2] <= top_with_bb_v1:bus.demo_data
LED[3] <= top_with_bb_v1:bus.demo_data
LED[4] <= top_with_bb_v1:bus.demo_data
LED[5] <= top_with_bb_v1:bus.demo_data
LED[6] <= top_with_bb_v1:bus.demo_data
LED[7] <= top_with_bb_v1:bus.demo_data


|combined_top|demo_top_bb:u_demo_bb|top_with_bb_v1:bus
clk => clk.IN6
rstn => rstn.IN6
d1_wdata[0] => d1_wdata[0].IN1
d1_wdata[1] => d1_wdata[1].IN1
d1_wdata[2] => d1_wdata[2].IN1
d1_wdata[3] => d1_wdata[3].IN1
d1_wdata[4] => d1_wdata[4].IN1
d1_wdata[5] => d1_wdata[5].IN1
d1_wdata[6] => d1_wdata[6].IN1
d1_wdata[7] => d1_wdata[7].IN1
d1_rdata[0] <= master_port:master1.drdata
d1_rdata[1] <= master_port:master1.drdata
d1_rdata[2] <= master_port:master1.drdata
d1_rdata[3] <= master_port:master1.drdata
d1_rdata[4] <= master_port:master1.drdata
d1_rdata[5] <= master_port:master1.drdata
d1_rdata[6] <= master_port:master1.drdata
d1_rdata[7] <= master_port:master1.drdata
d1_addr[0] => d1_addr[0].IN1
d1_addr[1] => d1_addr[1].IN1
d1_addr[2] => d1_addr[2].IN1
d1_addr[3] => d1_addr[3].IN1
d1_addr[4] => d1_addr[4].IN1
d1_addr[5] => d1_addr[5].IN1
d1_addr[6] => d1_addr[6].IN1
d1_addr[7] => d1_addr[7].IN1
d1_addr[8] => d1_addr[8].IN1
d1_addr[9] => d1_addr[9].IN1
d1_addr[10] => d1_addr[10].IN1
d1_addr[11] => d1_addr[11].IN1
d1_addr[12] => d1_addr[12].IN1
d1_addr[13] => d1_addr[13].IN1
d1_addr[14] => d1_addr[14].IN1
d1_addr[15] => d1_addr[15].IN1
d1_valid => d1_valid.IN1
m1_ready <= master_port:master1.dready
m1_rw_mode => m1_rw_mode.IN1
s_ready <= s_ready.DB_MAX_OUTPUT_PORT_TYPE
m_u_rx => m_u_rx.IN1
s_u_rx => s_u_rx.IN1
m_u_tx <= bus_bridge_master:bb_master.u_tx
s_u_tx <= bus_bridge_slave:bb_slave.u_tx
LED[0] <= bus_bridge_master:bb_master.LEDs
LED[1] <= bus_bridge_master:bb_master.LEDs
LED[2] <= bus_bridge_master:bb_master.LEDs
LED[3] <= bus_bridge_master:bb_master.LEDs
LED[4] <= bus_bridge_master:bb_master.LEDs
LED[5] <= bus_bridge_master:bb_master.LEDs
LED[6] <= bus_bridge_master:bb_master.LEDs
LED[7] <= bus_bridge_master:bb_master.LEDs
demo_data[0] <= slave_with_bram:slave1.LED
demo_data[1] <= slave_with_bram:slave1.LED
demo_data[2] <= slave_with_bram:slave1.LED
demo_data[3] <= slave_with_bram:slave1.LED
demo_data[4] <= slave_with_bram:slave1.LED
demo_data[5] <= slave_with_bram:slave1.LED
demo_data[6] <= slave_with_bram:slave1.LED
demo_data[7] <= slave_with_bram:slave1.LED


|combined_top|demo_top_bb:u_demo_bb|top_with_bb_v1:bus|master_port:master1
clk => timeout[0].CLK
clk => timeout[1].CLK
clk => timeout[2].CLK
clk => timeout[3].CLK
clk => timeout[4].CLK
clk => timeout[5].CLK
clk => timeout[6].CLK
clk => timeout[7].CLK
clk => mwdata~reg0.CLK
clk => mvalid~reg0.CLK
clk => counter[0].CLK
clk => counter[1].CLK
clk => counter[2].CLK
clk => counter[3].CLK
clk => counter[4].CLK
clk => counter[5].CLK
clk => counter[6].CLK
clk => counter[7].CLK
clk => mode.CLK
clk => addr[0].CLK
clk => addr[1].CLK
clk => addr[2].CLK
clk => addr[3].CLK
clk => addr[4].CLK
clk => addr[5].CLK
clk => addr[6].CLK
clk => addr[7].CLK
clk => addr[8].CLK
clk => addr[9].CLK
clk => addr[10].CLK
clk => addr[11].CLK
clk => addr[12].CLK
clk => addr[13].CLK
clk => addr[14].CLK
clk => addr[15].CLK
clk => rdata[0].CLK
clk => rdata[1].CLK
clk => rdata[2].CLK
clk => rdata[3].CLK
clk => rdata[4].CLK
clk => rdata[5].CLK
clk => rdata[6].CLK
clk => rdata[7].CLK
clk => wdata[0].CLK
clk => wdata[1].CLK
clk => wdata[2].CLK
clk => wdata[3].CLK
clk => wdata[4].CLK
clk => wdata[5].CLK
clk => wdata[6].CLK
clk => wdata[7].CLK
clk => state~8.DATAIN
rstn => state.OUTPUTSELECT
rstn => state.OUTPUTSELECT
rstn => state.OUTPUTSELECT
rstn => state.OUTPUTSELECT
rstn => state.OUTPUTSELECT
rstn => state.OUTPUTSELECT
rstn => state.OUTPUTSELECT
rstn => state.OUTPUTSELECT
rstn => wdata.OUTPUTSELECT
rstn => wdata.OUTPUTSELECT
rstn => wdata.OUTPUTSELECT
rstn => wdata.OUTPUTSELECT
rstn => wdata.OUTPUTSELECT
rstn => wdata.OUTPUTSELECT
rstn => wdata.OUTPUTSELECT
rstn => wdata.OUTPUTSELECT
rstn => rdata.OUTPUTSELECT
rstn => rdata.OUTPUTSELECT
rstn => rdata.OUTPUTSELECT
rstn => rdata.OUTPUTSELECT
rstn => rdata.OUTPUTSELECT
rstn => rdata.OUTPUTSELECT
rstn => rdata.OUTPUTSELECT
rstn => rdata.OUTPUTSELECT
rstn => addr.OUTPUTSELECT
rstn => addr.OUTPUTSELECT
rstn => addr.OUTPUTSELECT
rstn => addr.OUTPUTSELECT
rstn => addr.OUTPUTSELECT
rstn => addr.OUTPUTSELECT
rstn => addr.OUTPUTSELECT
rstn => addr.OUTPUTSELECT
rstn => addr.OUTPUTSELECT
rstn => addr.OUTPUTSELECT
rstn => addr.OUTPUTSELECT
rstn => addr.OUTPUTSELECT
rstn => addr.OUTPUTSELECT
rstn => addr.OUTPUTSELECT
rstn => addr.OUTPUTSELECT
rstn => addr.OUTPUTSELECT
rstn => mode.OUTPUTSELECT
rstn => counter.OUTPUTSELECT
rstn => counter.OUTPUTSELECT
rstn => counter.OUTPUTSELECT
rstn => counter.OUTPUTSELECT
rstn => counter.OUTPUTSELECT
rstn => counter.OUTPUTSELECT
rstn => counter.OUTPUTSELECT
rstn => counter.OUTPUTSELECT
rstn => mvalid.OUTPUTSELECT
rstn => mwdata.OUTPUTSELECT
rstn => timeout.OUTPUTSELECT
rstn => timeout.OUTPUTSELECT
rstn => timeout.OUTPUTSELECT
rstn => timeout.OUTPUTSELECT
rstn => timeout.OUTPUTSELECT
rstn => timeout.OUTPUTSELECT
rstn => timeout.OUTPUTSELECT
rstn => timeout.OUTPUTSELECT
dwdata[0] => wdata.DATAB
dwdata[1] => wdata.DATAB
dwdata[2] => wdata.DATAB
dwdata[3] => wdata.DATAB
dwdata[4] => wdata.DATAB
dwdata[5] => wdata.DATAB
dwdata[6] => wdata.DATAB
dwdata[7] => wdata.DATAB
drdata[0] <= rdata[0].DB_MAX_OUTPUT_PORT_TYPE
drdata[1] <= rdata[1].DB_MAX_OUTPUT_PORT_TYPE
drdata[2] <= rdata[2].DB_MAX_OUTPUT_PORT_TYPE
drdata[3] <= rdata[3].DB_MAX_OUTPUT_PORT_TYPE
drdata[4] <= rdata[4].DB_MAX_OUTPUT_PORT_TYPE
drdata[5] <= rdata[5].DB_MAX_OUTPUT_PORT_TYPE
drdata[6] <= rdata[6].DB_MAX_OUTPUT_PORT_TYPE
drdata[7] <= rdata[7].DB_MAX_OUTPUT_PORT_TYPE
daddr[0] => addr.DATAB
daddr[1] => addr.DATAB
daddr[2] => addr.DATAB
daddr[3] => addr.DATAB
daddr[4] => addr.DATAB
daddr[5] => addr.DATAB
daddr[6] => addr.DATAB
daddr[7] => addr.DATAB
daddr[8] => addr.DATAB
daddr[9] => addr.DATAB
daddr[10] => addr.DATAB
daddr[11] => addr.DATAB
daddr[12] => addr.DATAB
daddr[13] => addr.DATAB
daddr[14] => addr.DATAB
daddr[15] => addr.DATAB
dvalid => wdata.OUTPUTSELECT
dvalid => wdata.OUTPUTSELECT
dvalid => wdata.OUTPUTSELECT
dvalid => wdata.OUTPUTSELECT
dvalid => wdata.OUTPUTSELECT
dvalid => wdata.OUTPUTSELECT
dvalid => wdata.OUTPUTSELECT
dvalid => wdata.OUTPUTSELECT
dvalid => addr.OUTPUTSELECT
dvalid => addr.OUTPUTSELECT
dvalid => addr.OUTPUTSELECT
dvalid => addr.OUTPUTSELECT
dvalid => addr.OUTPUTSELECT
dvalid => addr.OUTPUTSELECT
dvalid => addr.OUTPUTSELECT
dvalid => addr.OUTPUTSELECT
dvalid => addr.OUTPUTSELECT
dvalid => addr.OUTPUTSELECT
dvalid => addr.OUTPUTSELECT
dvalid => addr.OUTPUTSELECT
dvalid => addr.OUTPUTSELECT
dvalid => addr.OUTPUTSELECT
dvalid => addr.OUTPUTSELECT
dvalid => addr.OUTPUTSELECT
dvalid => mode.OUTPUTSELECT
dvalid => state.OUTPUTSELECT
dvalid => state.OUTPUTSELECT
dvalid => state.OUTPUTSELECT
dvalid => state.OUTPUTSELECT
dvalid => state.OUTPUTSELECT
dvalid => state.OUTPUTSELECT
dvalid => state.OUTPUTSELECT
dvalid => state.OUTPUTSELECT
dready <= dready.DB_MAX_OUTPUT_PORT_TYPE
dmode => mode.DATAB
mrdata => rdata.DATAB
mrdata => rdata.DATAB
mrdata => rdata.DATAB
mrdata => rdata.DATAB
mrdata => rdata.DATAB
mrdata => rdata.DATAB
mrdata => rdata.DATAB
mrdata => rdata.DATAB
mwdata <= mwdata~reg0.DB_MAX_OUTPUT_PORT_TYPE
mmode <= mode.DB_MAX_OUTPUT_PORT_TYPE
mvalid <= mvalid~reg0.DB_MAX_OUTPUT_PORT_TYPE
svalid => rdata.OUTPUTSELECT
svalid => rdata.OUTPUTSELECT
svalid => rdata.OUTPUTSELECT
svalid => rdata.OUTPUTSELECT
svalid => rdata.OUTPUTSELECT
svalid => rdata.OUTPUTSELECT
svalid => rdata.OUTPUTSELECT
svalid => rdata.OUTPUTSELECT
svalid => counter.OUTPUTSELECT
svalid => counter.OUTPUTSELECT
svalid => counter.OUTPUTSELECT
svalid => counter.OUTPUTSELECT
svalid => counter.OUTPUTSELECT
svalid => counter.OUTPUTSELECT
svalid => counter.OUTPUTSELECT
svalid => counter.OUTPUTSELECT
svalid => state.OUTPUTSELECT
svalid => state.OUTPUTSELECT
svalid => state.OUTPUTSELECT
svalid => state.OUTPUTSELECT
svalid => state.OUTPUTSELECT
svalid => state.OUTPUTSELECT
svalid => state.OUTPUTSELECT
svalid => state.OUTPUTSELECT
mbreq <= mbreq.DB_MAX_OUTPUT_PORT_TYPE
mbgrant => state.OUTPUTSELECT
mbgrant => state.OUTPUTSELECT
mbgrant => state.OUTPUTSELECT
mbgrant => state.OUTPUTSELECT
mbgrant => state.OUTPUTSELECT
mbgrant => state.OUTPUTSELECT
mbgrant => state.OUTPUTSELECT
mbgrant => state.OUTPUTSELECT
mbgrant => always0.IN0
msplit => state.OUTPUTSELECT
msplit => state.OUTPUTSELECT
msplit => state.OUTPUTSELECT
msplit => state.OUTPUTSELECT
msplit => state.OUTPUTSELECT
msplit => state.OUTPUTSELECT
msplit => state.OUTPUTSELECT
msplit => state.OUTPUTSELECT
msplit => rdata.OUTPUTSELECT
msplit => rdata.OUTPUTSELECT
msplit => rdata.OUTPUTSELECT
msplit => rdata.OUTPUTSELECT
msplit => rdata.OUTPUTSELECT
msplit => rdata.OUTPUTSELECT
msplit => rdata.OUTPUTSELECT
msplit => rdata.OUTPUTSELECT
msplit => counter.OUTPUTSELECT
msplit => counter.OUTPUTSELECT
msplit => counter.OUTPUTSELECT
msplit => counter.OUTPUTSELECT
msplit => counter.OUTPUTSELECT
msplit => counter.OUTPUTSELECT
msplit => counter.OUTPUTSELECT
msplit => counter.OUTPUTSELECT
msplit => always0.IN1
ack => state.OUTPUTSELECT
ack => state.OUTPUTSELECT
ack => state.OUTPUTSELECT
ack => state.OUTPUTSELECT
ack => state.OUTPUTSELECT
ack => state.OUTPUTSELECT
ack => state.OUTPUTSELECT
ack => state.OUTPUTSELECT


|combined_top|demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_bridge_master:bb_master
clk => clk.IN3
rstn => rstn.IN3
mrdata => mrdata.IN1
mwdata <= master_port:master.mwdata
mmode <= master_port:master.mmode
mvalid <= master_port:master.mvalid
svalid => svalid.IN1
mbreq <= master_port:master.mbreq
mbgrant => mbgrant.IN1
msplit => msplit.IN1
ack => ack.IN1
u_tx <= uart_other:uart_module.tx
u_rx => u_rx.IN1
LEDs[0] <= LEDs[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LEDs[1] <= LEDs[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LEDs[2] <= LEDs[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LEDs[3] <= LEDs[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LEDs[4] <= LEDs[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LEDs[5] <= LEDs[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LEDs[6] <= LEDs[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LEDs[7] <= LEDs[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|combined_top|demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_bridge_master:bb_master|master_port:master
clk => timeout[0].CLK
clk => timeout[1].CLK
clk => timeout[2].CLK
clk => timeout[3].CLK
clk => timeout[4].CLK
clk => timeout[5].CLK
clk => timeout[6].CLK
clk => timeout[7].CLK
clk => mwdata~reg0.CLK
clk => mvalid~reg0.CLK
clk => counter[0].CLK
clk => counter[1].CLK
clk => counter[2].CLK
clk => counter[3].CLK
clk => counter[4].CLK
clk => counter[5].CLK
clk => counter[6].CLK
clk => counter[7].CLK
clk => mode.CLK
clk => addr[0].CLK
clk => addr[1].CLK
clk => addr[2].CLK
clk => addr[3].CLK
clk => addr[4].CLK
clk => addr[5].CLK
clk => addr[6].CLK
clk => addr[7].CLK
clk => addr[8].CLK
clk => addr[9].CLK
clk => addr[10].CLK
clk => addr[11].CLK
clk => addr[12].CLK
clk => addr[13].CLK
clk => addr[14].CLK
clk => addr[15].CLK
clk => rdata[0].CLK
clk => rdata[1].CLK
clk => rdata[2].CLK
clk => rdata[3].CLK
clk => rdata[4].CLK
clk => rdata[5].CLK
clk => rdata[6].CLK
clk => rdata[7].CLK
clk => wdata[0].CLK
clk => wdata[1].CLK
clk => wdata[2].CLK
clk => wdata[3].CLK
clk => wdata[4].CLK
clk => wdata[5].CLK
clk => wdata[6].CLK
clk => wdata[7].CLK
clk => state~8.DATAIN
rstn => state.OUTPUTSELECT
rstn => state.OUTPUTSELECT
rstn => state.OUTPUTSELECT
rstn => state.OUTPUTSELECT
rstn => state.OUTPUTSELECT
rstn => state.OUTPUTSELECT
rstn => state.OUTPUTSELECT
rstn => state.OUTPUTSELECT
rstn => wdata.OUTPUTSELECT
rstn => wdata.OUTPUTSELECT
rstn => wdata.OUTPUTSELECT
rstn => wdata.OUTPUTSELECT
rstn => wdata.OUTPUTSELECT
rstn => wdata.OUTPUTSELECT
rstn => wdata.OUTPUTSELECT
rstn => wdata.OUTPUTSELECT
rstn => rdata.OUTPUTSELECT
rstn => rdata.OUTPUTSELECT
rstn => rdata.OUTPUTSELECT
rstn => rdata.OUTPUTSELECT
rstn => rdata.OUTPUTSELECT
rstn => rdata.OUTPUTSELECT
rstn => rdata.OUTPUTSELECT
rstn => rdata.OUTPUTSELECT
rstn => addr.OUTPUTSELECT
rstn => addr.OUTPUTSELECT
rstn => addr.OUTPUTSELECT
rstn => addr.OUTPUTSELECT
rstn => addr.OUTPUTSELECT
rstn => addr.OUTPUTSELECT
rstn => addr.OUTPUTSELECT
rstn => addr.OUTPUTSELECT
rstn => addr.OUTPUTSELECT
rstn => addr.OUTPUTSELECT
rstn => addr.OUTPUTSELECT
rstn => addr.OUTPUTSELECT
rstn => addr.OUTPUTSELECT
rstn => addr.OUTPUTSELECT
rstn => addr.OUTPUTSELECT
rstn => addr.OUTPUTSELECT
rstn => mode.OUTPUTSELECT
rstn => counter.OUTPUTSELECT
rstn => counter.OUTPUTSELECT
rstn => counter.OUTPUTSELECT
rstn => counter.OUTPUTSELECT
rstn => counter.OUTPUTSELECT
rstn => counter.OUTPUTSELECT
rstn => counter.OUTPUTSELECT
rstn => counter.OUTPUTSELECT
rstn => mvalid.OUTPUTSELECT
rstn => mwdata.OUTPUTSELECT
rstn => timeout.OUTPUTSELECT
rstn => timeout.OUTPUTSELECT
rstn => timeout.OUTPUTSELECT
rstn => timeout.OUTPUTSELECT
rstn => timeout.OUTPUTSELECT
rstn => timeout.OUTPUTSELECT
rstn => timeout.OUTPUTSELECT
rstn => timeout.OUTPUTSELECT
dwdata[0] => wdata.DATAB
dwdata[1] => wdata.DATAB
dwdata[2] => wdata.DATAB
dwdata[3] => wdata.DATAB
dwdata[4] => wdata.DATAB
dwdata[5] => wdata.DATAB
dwdata[6] => wdata.DATAB
dwdata[7] => wdata.DATAB
drdata[0] <= rdata[0].DB_MAX_OUTPUT_PORT_TYPE
drdata[1] <= rdata[1].DB_MAX_OUTPUT_PORT_TYPE
drdata[2] <= rdata[2].DB_MAX_OUTPUT_PORT_TYPE
drdata[3] <= rdata[3].DB_MAX_OUTPUT_PORT_TYPE
drdata[4] <= rdata[4].DB_MAX_OUTPUT_PORT_TYPE
drdata[5] <= rdata[5].DB_MAX_OUTPUT_PORT_TYPE
drdata[6] <= rdata[6].DB_MAX_OUTPUT_PORT_TYPE
drdata[7] <= rdata[7].DB_MAX_OUTPUT_PORT_TYPE
daddr[0] => addr.DATAB
daddr[1] => addr.DATAB
daddr[2] => addr.DATAB
daddr[3] => addr.DATAB
daddr[4] => addr.DATAB
daddr[5] => addr.DATAB
daddr[6] => addr.DATAB
daddr[7] => addr.DATAB
daddr[8] => addr.DATAB
daddr[9] => addr.DATAB
daddr[10] => addr.DATAB
daddr[11] => addr.DATAB
daddr[12] => addr.DATAB
daddr[13] => addr.DATAB
daddr[14] => addr.DATAB
daddr[15] => addr.DATAB
dvalid => wdata.OUTPUTSELECT
dvalid => wdata.OUTPUTSELECT
dvalid => wdata.OUTPUTSELECT
dvalid => wdata.OUTPUTSELECT
dvalid => wdata.OUTPUTSELECT
dvalid => wdata.OUTPUTSELECT
dvalid => wdata.OUTPUTSELECT
dvalid => wdata.OUTPUTSELECT
dvalid => addr.OUTPUTSELECT
dvalid => addr.OUTPUTSELECT
dvalid => addr.OUTPUTSELECT
dvalid => addr.OUTPUTSELECT
dvalid => addr.OUTPUTSELECT
dvalid => addr.OUTPUTSELECT
dvalid => addr.OUTPUTSELECT
dvalid => addr.OUTPUTSELECT
dvalid => addr.OUTPUTSELECT
dvalid => addr.OUTPUTSELECT
dvalid => addr.OUTPUTSELECT
dvalid => addr.OUTPUTSELECT
dvalid => addr.OUTPUTSELECT
dvalid => addr.OUTPUTSELECT
dvalid => addr.OUTPUTSELECT
dvalid => addr.OUTPUTSELECT
dvalid => mode.OUTPUTSELECT
dvalid => state.OUTPUTSELECT
dvalid => state.OUTPUTSELECT
dvalid => state.OUTPUTSELECT
dvalid => state.OUTPUTSELECT
dvalid => state.OUTPUTSELECT
dvalid => state.OUTPUTSELECT
dvalid => state.OUTPUTSELECT
dvalid => state.OUTPUTSELECT
dready <= dready.DB_MAX_OUTPUT_PORT_TYPE
dmode => mode.DATAB
mrdata => rdata.DATAB
mrdata => rdata.DATAB
mrdata => rdata.DATAB
mrdata => rdata.DATAB
mrdata => rdata.DATAB
mrdata => rdata.DATAB
mrdata => rdata.DATAB
mrdata => rdata.DATAB
mwdata <= mwdata~reg0.DB_MAX_OUTPUT_PORT_TYPE
mmode <= mode.DB_MAX_OUTPUT_PORT_TYPE
mvalid <= mvalid~reg0.DB_MAX_OUTPUT_PORT_TYPE
svalid => rdata.OUTPUTSELECT
svalid => rdata.OUTPUTSELECT
svalid => rdata.OUTPUTSELECT
svalid => rdata.OUTPUTSELECT
svalid => rdata.OUTPUTSELECT
svalid => rdata.OUTPUTSELECT
svalid => rdata.OUTPUTSELECT
svalid => rdata.OUTPUTSELECT
svalid => counter.OUTPUTSELECT
svalid => counter.OUTPUTSELECT
svalid => counter.OUTPUTSELECT
svalid => counter.OUTPUTSELECT
svalid => counter.OUTPUTSELECT
svalid => counter.OUTPUTSELECT
svalid => counter.OUTPUTSELECT
svalid => counter.OUTPUTSELECT
svalid => state.OUTPUTSELECT
svalid => state.OUTPUTSELECT
svalid => state.OUTPUTSELECT
svalid => state.OUTPUTSELECT
svalid => state.OUTPUTSELECT
svalid => state.OUTPUTSELECT
svalid => state.OUTPUTSELECT
svalid => state.OUTPUTSELECT
mbreq <= mbreq.DB_MAX_OUTPUT_PORT_TYPE
mbgrant => state.OUTPUTSELECT
mbgrant => state.OUTPUTSELECT
mbgrant => state.OUTPUTSELECT
mbgrant => state.OUTPUTSELECT
mbgrant => state.OUTPUTSELECT
mbgrant => state.OUTPUTSELECT
mbgrant => state.OUTPUTSELECT
mbgrant => state.OUTPUTSELECT
mbgrant => always0.IN0
msplit => state.OUTPUTSELECT
msplit => state.OUTPUTSELECT
msplit => state.OUTPUTSELECT
msplit => state.OUTPUTSELECT
msplit => state.OUTPUTSELECT
msplit => state.OUTPUTSELECT
msplit => state.OUTPUTSELECT
msplit => state.OUTPUTSELECT
msplit => rdata.OUTPUTSELECT
msplit => rdata.OUTPUTSELECT
msplit => rdata.OUTPUTSELECT
msplit => rdata.OUTPUTSELECT
msplit => rdata.OUTPUTSELECT
msplit => rdata.OUTPUTSELECT
msplit => rdata.OUTPUTSELECT
msplit => rdata.OUTPUTSELECT
msplit => counter.OUTPUTSELECT
msplit => counter.OUTPUTSELECT
msplit => counter.OUTPUTSELECT
msplit => counter.OUTPUTSELECT
msplit => counter.OUTPUTSELECT
msplit => counter.OUTPUTSELECT
msplit => counter.OUTPUTSELECT
msplit => counter.OUTPUTSELECT
msplit => always0.IN1
ack => state.OUTPUTSELECT
ack => state.OUTPUTSELECT
ack => state.OUTPUTSELECT
ack => state.OUTPUTSELECT
ack => state.OUTPUTSELECT
ack => state.OUTPUTSELECT
ack => state.OUTPUTSELECT
ack => state.OUTPUTSELECT


|combined_top|demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_bridge_master:bb_master|fifo:fifo_queue
clk => queue.we_a.CLK
clk => queue.waddr_a[2].CLK
clk => queue.waddr_a[1].CLK
clk => queue.waddr_a[0].CLK
clk => queue.data_a[31].CLK
clk => queue.data_a[30].CLK
clk => queue.data_a[29].CLK
clk => queue.data_a[28].CLK
clk => queue.data_a[27].CLK
clk => queue.data_a[26].CLK
clk => queue.data_a[25].CLK
clk => queue.data_a[24].CLK
clk => queue.data_a[23].CLK
clk => queue.data_a[22].CLK
clk => queue.data_a[21].CLK
clk => queue.data_a[20].CLK
clk => queue.data_a[19].CLK
clk => queue.data_a[18].CLK
clk => queue.data_a[17].CLK
clk => queue.data_a[16].CLK
clk => queue.data_a[15].CLK
clk => queue.data_a[14].CLK
clk => queue.data_a[13].CLK
clk => queue.data_a[12].CLK
clk => queue.data_a[11].CLK
clk => queue.data_a[10].CLK
clk => queue.data_a[9].CLK
clk => queue.data_a[8].CLK
clk => queue.data_a[7].CLK
clk => queue.data_a[6].CLK
clk => queue.data_a[5].CLK
clk => queue.data_a[4].CLK
clk => queue.data_a[3].CLK
clk => queue.data_a[2].CLK
clk => queue.data_a[1].CLK
clk => queue.data_a[0].CLK
clk => rp[0].CLK
clk => rp[1].CLK
clk => rp[2].CLK
clk => wp[0].CLK
clk => wp[1].CLK
clk => wp[2].CLK
clk => queue.CLK0
rstn => wp.OUTPUTSELECT
rstn => wp.OUTPUTSELECT
rstn => wp.OUTPUTSELECT
rstn => rp.OUTPUTSELECT
rstn => rp.OUTPUTSELECT
rstn => rp.OUTPUTSELECT
rstn => queue.OUTPUTSELECT
enq => always0.IN1
deq => always0.IN1
data_in[0] => queue.data_a[0].DATAIN
data_in[0] => queue.DATAIN
data_in[1] => queue.data_a[1].DATAIN
data_in[1] => queue.DATAIN1
data_in[2] => queue.data_a[2].DATAIN
data_in[2] => queue.DATAIN2
data_in[3] => queue.data_a[3].DATAIN
data_in[3] => queue.DATAIN3
data_in[4] => queue.data_a[4].DATAIN
data_in[4] => queue.DATAIN4
data_in[5] => queue.data_a[5].DATAIN
data_in[5] => queue.DATAIN5
data_in[6] => queue.data_a[6].DATAIN
data_in[6] => queue.DATAIN6
data_in[7] => queue.data_a[7].DATAIN
data_in[7] => queue.DATAIN7
data_in[8] => queue.data_a[8].DATAIN
data_in[8] => queue.DATAIN8
data_in[9] => queue.data_a[9].DATAIN
data_in[9] => queue.DATAIN9
data_in[10] => queue.data_a[10].DATAIN
data_in[10] => queue.DATAIN10
data_in[11] => queue.data_a[11].DATAIN
data_in[11] => queue.DATAIN11
data_in[12] => queue.data_a[12].DATAIN
data_in[12] => queue.DATAIN12
data_in[13] => queue.data_a[13].DATAIN
data_in[13] => queue.DATAIN13
data_in[14] => queue.data_a[14].DATAIN
data_in[14] => queue.DATAIN14
data_in[15] => queue.data_a[15].DATAIN
data_in[15] => queue.DATAIN15
data_in[16] => queue.data_a[16].DATAIN
data_in[16] => queue.DATAIN16
data_in[17] => queue.data_a[17].DATAIN
data_in[17] => queue.DATAIN17
data_in[18] => queue.data_a[18].DATAIN
data_in[18] => queue.DATAIN18
data_in[19] => queue.data_a[19].DATAIN
data_in[19] => queue.DATAIN19
data_in[20] => queue.data_a[20].DATAIN
data_in[20] => queue.DATAIN20
data_in[21] => queue.data_a[21].DATAIN
data_in[21] => queue.DATAIN21
data_in[22] => queue.data_a[22].DATAIN
data_in[22] => queue.DATAIN22
data_in[23] => queue.data_a[23].DATAIN
data_in[23] => queue.DATAIN23
data_in[24] => queue.data_a[24].DATAIN
data_in[24] => queue.DATAIN24
data_in[25] => queue.data_a[25].DATAIN
data_in[25] => queue.DATAIN25
data_in[26] => queue.data_a[26].DATAIN
data_in[26] => queue.DATAIN26
data_in[27] => queue.data_a[27].DATAIN
data_in[27] => queue.DATAIN27
data_in[28] => queue.data_a[28].DATAIN
data_in[28] => queue.DATAIN28
data_in[29] => queue.data_a[29].DATAIN
data_in[29] => queue.DATAIN29
data_in[30] => queue.data_a[30].DATAIN
data_in[30] => queue.DATAIN30
data_in[31] => queue.data_a[31].DATAIN
data_in[31] => queue.DATAIN31
data_out[0] <= queue.DATAOUT
data_out[1] <= queue.DATAOUT1
data_out[2] <= queue.DATAOUT2
data_out[3] <= queue.DATAOUT3
data_out[4] <= queue.DATAOUT4
data_out[5] <= queue.DATAOUT5
data_out[6] <= queue.DATAOUT6
data_out[7] <= queue.DATAOUT7
data_out[8] <= queue.DATAOUT8
data_out[9] <= queue.DATAOUT9
data_out[10] <= queue.DATAOUT10
data_out[11] <= queue.DATAOUT11
data_out[12] <= queue.DATAOUT12
data_out[13] <= queue.DATAOUT13
data_out[14] <= queue.DATAOUT14
data_out[15] <= queue.DATAOUT15
data_out[16] <= queue.DATAOUT16
data_out[17] <= queue.DATAOUT17
data_out[18] <= queue.DATAOUT18
data_out[19] <= queue.DATAOUT19
data_out[20] <= queue.DATAOUT20
data_out[21] <= queue.DATAOUT21
data_out[22] <= queue.DATAOUT22
data_out[23] <= queue.DATAOUT23
data_out[24] <= queue.DATAOUT24
data_out[25] <= queue.DATAOUT25
data_out[26] <= queue.DATAOUT26
data_out[27] <= queue.DATAOUT27
data_out[28] <= queue.DATAOUT28
data_out[29] <= queue.DATAOUT29
data_out[30] <= queue.DATAOUT30
data_out[31] <= queue.DATAOUT31
empty <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|combined_top|demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_bridge_master:bb_master|uart_other:uart_module
data_input[0] => data_input[0].IN1
data_input[1] => data_input[1].IN1
data_input[2] => data_input[2].IN1
data_input[3] => data_input[3].IN1
data_input[4] => data_input[4].IN1
data_input[5] => data_input[5].IN1
data_input[6] => data_input[6].IN1
data_input[7] => data_input[7].IN1
data_input[8] => data_input[8].IN1
data_input[9] => data_input[9].IN1
data_input[10] => data_input[10].IN1
data_input[11] => data_input[11].IN1
data_input[12] => data_input[12].IN1
data_input[13] => data_input[13].IN1
data_input[14] => data_input[14].IN1
data_input[15] => data_input[15].IN1
data_en => data_en.IN1
clk => clk.IN3
rstn => ~NO_FANOUT~
tx <= uart_tx_other:transmitter.tx
tx_busy <= uart_tx_other:transmitter.tx_busy
rx => rx.IN1
ready <= uart_rx_other:receiver.ready
data_output[0] <= uart_rx_other:receiver.data_out
data_output[1] <= uart_rx_other:receiver.data_out
data_output[2] <= uart_rx_other:receiver.data_out
data_output[3] <= uart_rx_other:receiver.data_out
data_output[4] <= uart_rx_other:receiver.data_out
data_output[5] <= uart_rx_other:receiver.data_out
data_output[6] <= uart_rx_other:receiver.data_out
data_output[7] <= uart_rx_other:receiver.data_out
data_output[8] <= uart_rx_other:receiver.data_out
data_output[9] <= uart_rx_other:receiver.data_out
data_output[10] <= uart_rx_other:receiver.data_out
data_output[11] <= uart_rx_other:receiver.data_out
data_output[12] <= uart_rx_other:receiver.data_out
data_output[13] <= uart_rx_other:receiver.data_out
data_output[14] <= uart_rx_other:receiver.data_out
data_output[15] <= uart_rx_other:receiver.data_out
data_output[16] <= uart_rx_other:receiver.data_out
data_output[17] <= uart_rx_other:receiver.data_out
data_output[18] <= uart_rx_other:receiver.data_out
data_output[19] <= uart_rx_other:receiver.data_out
data_output[20] <= uart_rx_other:receiver.data_out
data_output[21] <= uart_rx_other:receiver.data_out
data_output[22] <= uart_rx_other:receiver.data_out
data_output[23] <= uart_rx_other:receiver.data_out
data_output[24] <= uart_rx_other:receiver.data_out
data_output[25] <= uart_rx_other:receiver.data_out
data_output[26] <= uart_rx_other:receiver.data_out
data_output[27] <= uart_rx_other:receiver.data_out
data_output[28] <= uart_rx_other:receiver.data_out
data_output[29] <= uart_rx_other:receiver.data_out
data_output[30] <= uart_rx_other:receiver.data_out
data_output[31] <= uart_rx_other:receiver.data_out


|combined_top|demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_bridge_master:bb_master|uart_other:uart_module|uart_tx_other:transmitter
data_in[0] => data.DATAB
data_in[1] => data.DATAB
data_in[2] => data.DATAB
data_in[3] => data.DATAB
data_in[4] => data.DATAB
data_in[5] => data.DATAB
data_in[6] => data.DATAB
data_in[7] => data.DATAB
data_in[8] => data.DATAB
data_in[9] => data.DATAB
data_in[10] => data.DATAB
data_in[11] => data.DATAB
data_in[12] => data.DATAB
data_in[13] => data.DATAB
data_in[14] => data.DATAB
data_in[15] => data.DATAB
wr_en => state.OUTPUTSELECT
wr_en => state.OUTPUTSELECT
wr_en => state.OUTPUTSELECT
wr_en => state.OUTPUTSELECT
wr_en => data.OUTPUTSELECT
wr_en => data.OUTPUTSELECT
wr_en => data.OUTPUTSELECT
wr_en => data.OUTPUTSELECT
wr_en => data.OUTPUTSELECT
wr_en => data.OUTPUTSELECT
wr_en => data.OUTPUTSELECT
wr_en => data.OUTPUTSELECT
wr_en => data.OUTPUTSELECT
wr_en => data.OUTPUTSELECT
wr_en => data.OUTPUTSELECT
wr_en => data.OUTPUTSELECT
wr_en => data.OUTPUTSELECT
wr_en => data.OUTPUTSELECT
wr_en => data.OUTPUTSELECT
wr_en => data.OUTPUTSELECT
wr_en => data.OUTPUTSELECT
wr_en => data.OUTPUTSELECT
wr_en => data.OUTPUTSELECT
wr_en => data.OUTPUTSELECT
wr_en => data.OUTPUTSELECT
wr_en => data.OUTPUTSELECT
wr_en => data.OUTPUTSELECT
wr_en => data.OUTPUTSELECT
wr_en => data.OUTPUTSELECT
wr_en => data.OUTPUTSELECT
wr_en => data.OUTPUTSELECT
wr_en => data.OUTPUTSELECT
wr_en => data.OUTPUTSELECT
wr_en => data.OUTPUTSELECT
wr_en => data.OUTPUTSELECT
wr_en => data.OUTPUTSELECT
wr_en => data.OUTPUTSELECT
wr_en => data.OUTPUTSELECT
wr_en => data.OUTPUTSELECT
wr_en => data.OUTPUTSELECT
wr_en => data.OUTPUTSELECT
wr_en => data.OUTPUTSELECT
wr_en => data.OUTPUTSELECT
wr_en => data.OUTPUTSELECT
wr_en => data.OUTPUTSELECT
wr_en => data.OUTPUTSELECT
wr_en => data.OUTPUTSELECT
wr_en => data.OUTPUTSELECT
wr_en => bit_pos.OUTPUTSELECT
wr_en => bit_pos.OUTPUTSELECT
wr_en => bit_pos.OUTPUTSELECT
wr_en => bit_pos.OUTPUTSELECT
wr_en => bit_pos.OUTPUTSELECT
wr_en => bit_pos.OUTPUTSELECT
clk => tx~reg0.CLK
clk => bit_pos[0].CLK
clk => bit_pos[1].CLK
clk => bit_pos[2].CLK
clk => bit_pos[3].CLK
clk => bit_pos[4].CLK
clk => bit_pos[5].CLK
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
clk => data[8].CLK
clk => data[9].CLK
clk => data[10].CLK
clk => data[11].CLK
clk => data[12].CLK
clk => data[13].CLK
clk => data[14].CLK
clk => data[15].CLK
clk => data[16].CLK
clk => data[17].CLK
clk => data[18].CLK
clk => data[19].CLK
clk => data[20].CLK
clk => data[21].CLK
clk => data[22].CLK
clk => data[23].CLK
clk => data[24].CLK
clk => data[25].CLK
clk => data[26].CLK
clk => data[27].CLK
clk => data[28].CLK
clk => data[29].CLK
clk => data[30].CLK
clk => data[31].CLK
clk => data[32].CLK
clk => data[33].CLK
clk => data[34].CLK
clk => data[35].CLK
clk => data[36].CLK
clk => data[37].CLK
clk => data[38].CLK
clk => data[39].CLK
clk => data[40].CLK
clk => data[41].CLK
clk => data[42].CLK
clk => data[43].CLK
clk => state~4.DATAIN
clken => tx.OUTPUTSELECT
clken => state.OUTPUTSELECT
clken => state.OUTPUTSELECT
clken => state.OUTPUTSELECT
clken => state.OUTPUTSELECT
clken => bit_pos.OUTPUTSELECT
clken => bit_pos.OUTPUTSELECT
clken => bit_pos.OUTPUTSELECT
clken => bit_pos.OUTPUTSELECT
clken => bit_pos.OUTPUTSELECT
clken => bit_pos.OUTPUTSELECT
clken => state.OUTPUTSELECT
clken => state.OUTPUTSELECT
clken => state.OUTPUTSELECT
clken => state.OUTPUTSELECT
clken => bit_pos.OUTPUTSELECT
clken => bit_pos.OUTPUTSELECT
clken => bit_pos.OUTPUTSELECT
clken => bit_pos.OUTPUTSELECT
clken => bit_pos.OUTPUTSELECT
clken => bit_pos.OUTPUTSELECT
clken => tx.OUTPUTSELECT
clken => tx.OUTPUTSELECT
clken => state.OUTPUTSELECT
clken => state.OUTPUTSELECT
tx <= tx~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_busy <= tx_busy.DB_MAX_OUTPUT_PORT_TYPE


|combined_top|demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_bridge_master:bb_master|uart_other:uart_module|uart_rx_other:receiver
rx => scratch.DATAB
rx => scratch.DATAB
rx => scratch.DATAB
rx => scratch.DATAB
rx => scratch.DATAB
rx => scratch.DATAB
rx => scratch.DATAB
rx => scratch.DATAB
rx => always0.IN1
rx => always0.IN1
ready <= ready~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => words[0].CLK
clk => words[1].CLK
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
clk => data_out[16]~reg0.CLK
clk => data_out[17]~reg0.CLK
clk => data_out[18]~reg0.CLK
clk => data_out[19]~reg0.CLK
clk => data_out[20]~reg0.CLK
clk => data_out[21]~reg0.CLK
clk => data_out[22]~reg0.CLK
clk => data_out[23]~reg0.CLK
clk => data_out[24]~reg0.CLK
clk => data_out[25]~reg0.CLK
clk => data_out[26]~reg0.CLK
clk => data_out[27]~reg0.CLK
clk => data_out[28]~reg0.CLK
clk => data_out[29]~reg0.CLK
clk => data_out[30]~reg0.CLK
clk => data_out[31]~reg0.CLK
clk => ready~reg0.CLK
clk => scratch[0].CLK
clk => scratch[1].CLK
clk => scratch[2].CLK
clk => scratch[3].CLK
clk => scratch[4].CLK
clk => scratch[5].CLK
clk => scratch[6].CLK
clk => scratch[7].CLK
clk => bit_pos[0].CLK
clk => bit_pos[1].CLK
clk => bit_pos[2].CLK
clk => bit_pos[3].CLK
clk => sample[0].CLK
clk => sample[1].CLK
clk => sample[2].CLK
clk => sample[3].CLK
clk => state~5.DATAIN
clken => state.OUTPUTSELECT
clken => state.OUTPUTSELECT
clken => state.OUTPUTSELECT
clken => state.OUTPUTSELECT
clken => data_out[3]~reg0.ENA
clken => data_out[2]~reg0.ENA
clken => data_out[1]~reg0.ENA
clken => data_out[0]~reg0.ENA
clken => words[1].ENA
clken => words[0].ENA
clken => data_out[4]~reg0.ENA
clken => data_out[5]~reg0.ENA
clken => data_out[6]~reg0.ENA
clken => data_out[7]~reg0.ENA
clken => data_out[8]~reg0.ENA
clken => data_out[9]~reg0.ENA
clken => data_out[10]~reg0.ENA
clken => data_out[11]~reg0.ENA
clken => data_out[12]~reg0.ENA
clken => data_out[13]~reg0.ENA
clken => data_out[14]~reg0.ENA
clken => data_out[15]~reg0.ENA
clken => data_out[16]~reg0.ENA
clken => data_out[17]~reg0.ENA
clken => data_out[18]~reg0.ENA
clken => data_out[19]~reg0.ENA
clken => data_out[20]~reg0.ENA
clken => data_out[21]~reg0.ENA
clken => data_out[22]~reg0.ENA
clken => data_out[23]~reg0.ENA
clken => data_out[24]~reg0.ENA
clken => data_out[25]~reg0.ENA
clken => data_out[26]~reg0.ENA
clken => data_out[27]~reg0.ENA
clken => data_out[28]~reg0.ENA
clken => data_out[29]~reg0.ENA
clken => data_out[30]~reg0.ENA
clken => data_out[31]~reg0.ENA
clken => ready~reg0.ENA
clken => scratch[0].ENA
clken => scratch[1].ENA
clken => scratch[2].ENA
clken => scratch[3].ENA
clken => scratch[4].ENA
clken => scratch[5].ENA
clken => scratch[6].ENA
clken => scratch[7].ENA
clken => bit_pos[0].ENA
clken => bit_pos[1].ENA
clken => bit_pos[2].ENA
clken => bit_pos[3].ENA
clken => sample[0].ENA
clken => sample[1].ENA
clken => sample[2].ENA
clken => sample[3].ENA
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= data_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= data_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= data_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= data_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|combined_top|demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_bridge_master:bb_master|uart_other:uart_module|baudrate_mav:bd
clk_50m => tx_acc[0].CLK
clk_50m => tx_acc[1].CLK
clk_50m => tx_acc[2].CLK
clk_50m => tx_acc[3].CLK
clk_50m => tx_acc[4].CLK
clk_50m => tx_acc[5].CLK
clk_50m => tx_acc[6].CLK
clk_50m => tx_acc[7].CLK
clk_50m => tx_acc[8].CLK
clk_50m => tx_acc[9].CLK
clk_50m => tx_acc[10].CLK
clk_50m => tx_acc[11].CLK
clk_50m => tx_acc[12].CLK
clk_50m => rx_acc[0].CLK
clk_50m => rx_acc[1].CLK
clk_50m => rx_acc[2].CLK
clk_50m => rx_acc[3].CLK
clk_50m => rx_acc[4].CLK
clk_50m => rx_acc[5].CLK
clk_50m => rx_acc[6].CLK
clk_50m => rx_acc[7].CLK
clk_50m => rx_acc[8].CLK
Rxclk_en <= Equal2.DB_MAX_OUTPUT_PORT_TYPE
Txclk_en <= Equal3.DB_MAX_OUTPUT_PORT_TYPE


|combined_top|demo_top_bb:u_demo_bb|top_with_bb_v1:bus|slave_with_bram:slave1
clk => clk.IN2
rstn => rstn.IN2
swdata => swdata.IN1
srdata <= slave_port:sp.srdata
smode => smode.IN1
mvalid => mvalid.IN1
svalid <= slave_port:sp.svalid
sready <= slave_port:sp.sready
demo_data[0] <= demo_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
demo_data[1] <= demo_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
demo_data[2] <= demo_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
demo_data[3] <= demo_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
demo_data[4] <= demo_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
demo_data[5] <= demo_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
demo_data[6] <= demo_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
demo_data[7] <= demo_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LED[0] <= LED[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LED[1] <= LED[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LED[2] <= LED[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LED[3] <= LED[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LED[4] <= LED[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LED[5] <= LED[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LED[6] <= LED[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LED[7] <= LED[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|combined_top|demo_top_bb:u_demo_bb|top_with_bb_v1:bus|slave_with_bram:slave1|slave_port:sp
clk => counter_debug[0].CLK
clk => counter_debug[1].CLK
clk => demo_data[0]~reg0.CLK
clk => demo_data[1]~reg0.CLK
clk => demo_data[2]~reg0.CLK
clk => demo_data[3]~reg0.CLK
clk => demo_data[4]~reg0.CLK
clk => demo_data[5]~reg0.CLK
clk => demo_data[6]~reg0.CLK
clk => demo_data[7]~reg0.CLK
clk => rcounter[0].CLK
clk => rcounter[1].CLK
clk => rcounter[2].CLK
clk => rcounter[3].CLK
clk => srdata~reg0.CLK
clk => smemwdata[0]~reg0.CLK
clk => smemwdata[1]~reg0.CLK
clk => smemwdata[2]~reg0.CLK
clk => smemwdata[3]~reg0.CLK
clk => smemwdata[4]~reg0.CLK
clk => smemwdata[5]~reg0.CLK
clk => smemwdata[6]~reg0.CLK
clk => smemwdata[7]~reg0.CLK
clk => smemaddr[0]~reg0.CLK
clk => smemaddr[1]~reg0.CLK
clk => smemaddr[2]~reg0.CLK
clk => smemaddr[3]~reg0.CLK
clk => smemaddr[4]~reg0.CLK
clk => smemaddr[5]~reg0.CLK
clk => smemaddr[6]~reg0.CLK
clk => smemaddr[7]~reg0.CLK
clk => smemaddr[8]~reg0.CLK
clk => smemaddr[9]~reg0.CLK
clk => smemaddr[10]~reg0.CLK
clk => smemaddr[11]~reg0.CLK
clk => smemaddr[12]~reg0.CLK
clk => mode.CLK
clk => smemwen~reg0.CLK
clk => smemren~reg0.CLK
clk => svalid~reg0.CLK
clk => counter[0].CLK
clk => counter[1].CLK
clk => counter[2].CLK
clk => counter[3].CLK
clk => counter[4].CLK
clk => counter[5].CLK
clk => counter[6].CLK
clk => counter[7].CLK
clk => addr[0].CLK
clk => addr[1].CLK
clk => addr[2].CLK
clk => addr[3].CLK
clk => addr[4].CLK
clk => addr[5].CLK
clk => addr[6].CLK
clk => addr[7].CLK
clk => addr[8].CLK
clk => addr[9].CLK
clk => addr[10].CLK
clk => addr[11].CLK
clk => addr[12].CLK
clk => wdata[0].CLK
clk => wdata[1].CLK
clk => wdata[2].CLK
clk => wdata[3].CLK
clk => wdata[4].CLK
clk => wdata[5].CLK
clk => wdata[6].CLK
clk => wdata[7].CLK
clk => state~8.DATAIN
rstn => counter_debug[0].ACLR
rstn => counter_debug[1].ACLR
rstn => demo_data[0]~reg0.ACLR
rstn => demo_data[1]~reg0.ACLR
rstn => demo_data[2]~reg0.ACLR
rstn => demo_data[3]~reg0.ACLR
rstn => demo_data[4]~reg0.ACLR
rstn => demo_data[5]~reg0.ACLR
rstn => demo_data[6]~reg0.ACLR
rstn => demo_data[7]~reg0.ACLR
rstn => rcounter[0].ACLR
rstn => rcounter[1].ACLR
rstn => rcounter[2].ACLR
rstn => rcounter[3].ACLR
rstn => srdata~reg0.ACLR
rstn => smemwdata[0]~reg0.ACLR
rstn => smemwdata[1]~reg0.ACLR
rstn => smemwdata[2]~reg0.ACLR
rstn => smemwdata[3]~reg0.ACLR
rstn => smemwdata[4]~reg0.ACLR
rstn => smemwdata[5]~reg0.ACLR
rstn => smemwdata[6]~reg0.ACLR
rstn => smemwdata[7]~reg0.ACLR
rstn => smemaddr[0]~reg0.ACLR
rstn => smemaddr[1]~reg0.ACLR
rstn => smemaddr[2]~reg0.ACLR
rstn => smemaddr[3]~reg0.ACLR
rstn => smemaddr[4]~reg0.ACLR
rstn => smemaddr[5]~reg0.ACLR
rstn => smemaddr[6]~reg0.ACLR
rstn => smemaddr[7]~reg0.ACLR
rstn => smemaddr[8]~reg0.ACLR
rstn => smemaddr[9]~reg0.ACLR
rstn => smemaddr[10]~reg0.ACLR
rstn => smemaddr[11]~reg0.ACLR
rstn => smemaddr[12]~reg0.ACLR
rstn => mode.ACLR
rstn => smemwen~reg0.ACLR
rstn => smemren~reg0.ACLR
rstn => svalid~reg0.ACLR
rstn => counter[0].ACLR
rstn => counter[1].ACLR
rstn => counter[2].ACLR
rstn => counter[3].ACLR
rstn => counter[4].ACLR
rstn => counter[5].ACLR
rstn => counter[6].ACLR
rstn => counter[7].ACLR
rstn => addr[0].ACLR
rstn => addr[1].ACLR
rstn => addr[2].ACLR
rstn => addr[3].ACLR
rstn => addr[4].ACLR
rstn => addr[5].ACLR
rstn => addr[6].ACLR
rstn => addr[7].ACLR
rstn => addr[8].ACLR
rstn => addr[9].ACLR
rstn => addr[10].ACLR
rstn => addr[11].ACLR
rstn => addr[12].ACLR
rstn => wdata[0].ACLR
rstn => wdata[1].ACLR
rstn => wdata[2].ACLR
rstn => wdata[3].ACLR
rstn => wdata[4].ACLR
rstn => wdata[5].ACLR
rstn => wdata[6].ACLR
rstn => wdata[7].ACLR
rstn => state~10.DATAIN
smemrdata[0] => Mux0.IN7
smemrdata[0] => demo_data.DATAB
smemrdata[1] => Mux0.IN6
smemrdata[1] => demo_data.DATAB
smemrdata[2] => Mux0.IN5
smemrdata[2] => demo_data.DATAB
smemrdata[3] => Mux0.IN4
smemrdata[3] => demo_data.DATAB
smemrdata[4] => Mux0.IN3
smemrdata[4] => demo_data.DATAB
smemrdata[5] => Mux0.IN2
smemrdata[5] => demo_data.DATAB
smemrdata[6] => Mux0.IN1
smemrdata[6] => demo_data.DATAB
smemrdata[7] => Mux0.IN0
smemrdata[7] => demo_data.DATAB
rvalid => Selector26.IN4
rvalid => Selector31.IN2
smemwen <= smemwen~reg0.DB_MAX_OUTPUT_PORT_TYPE
smemren <= smemren~reg0.DB_MAX_OUTPUT_PORT_TYPE
smemaddr[0] <= smemaddr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
smemaddr[1] <= smemaddr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
smemaddr[2] <= smemaddr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
smemaddr[3] <= smemaddr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
smemaddr[4] <= smemaddr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
smemaddr[5] <= smemaddr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
smemaddr[6] <= smemaddr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
smemaddr[7] <= smemaddr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
smemaddr[8] <= smemaddr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
smemaddr[9] <= smemaddr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
smemaddr[10] <= smemaddr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
smemaddr[11] <= smemaddr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
smemaddr[12] <= smemaddr[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
smemwdata[0] <= smemwdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
smemwdata[1] <= smemwdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
smemwdata[2] <= smemwdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
smemwdata[3] <= smemwdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
smemwdata[4] <= smemwdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
smemwdata[5] <= smemwdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
smemwdata[6] <= smemwdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
smemwdata[7] <= smemwdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
swdata => addr.DATAB
swdata => addr.DATAB
swdata => addr.DATAB
swdata => addr.DATAB
swdata => addr.DATAB
swdata => addr.DATAB
swdata => addr.DATAB
swdata => addr.DATAB
swdata => addr.DATAB
swdata => addr.DATAB
swdata => addr.DATAB
swdata => addr.DATAB
swdata => addr.DATAB
swdata => wdata.DATAB
swdata => wdata.DATAB
swdata => wdata.DATAB
swdata => wdata.DATAB
swdata => wdata.DATAB
swdata => wdata.DATAB
swdata => wdata.DATAB
swdata => wdata.DATAB
srdata <= srdata~reg0.DB_MAX_OUTPUT_PORT_TYPE
smode => mode.DATAB
mvalid => mode.OUTPUTSELECT
mvalid => addr.OUTPUTSELECT
mvalid => addr.OUTPUTSELECT
mvalid => addr.OUTPUTSELECT
mvalid => addr.OUTPUTSELECT
mvalid => addr.OUTPUTSELECT
mvalid => addr.OUTPUTSELECT
mvalid => addr.OUTPUTSELECT
mvalid => addr.OUTPUTSELECT
mvalid => addr.OUTPUTSELECT
mvalid => addr.OUTPUTSELECT
mvalid => addr.OUTPUTSELECT
mvalid => addr.OUTPUTSELECT
mvalid => addr.OUTPUTSELECT
mvalid => counter.OUTPUTSELECT
mvalid => counter.OUTPUTSELECT
mvalid => counter.OUTPUTSELECT
mvalid => counter.OUTPUTSELECT
mvalid => counter.OUTPUTSELECT
mvalid => counter.OUTPUTSELECT
mvalid => counter.OUTPUTSELECT
mvalid => counter.OUTPUTSELECT
mvalid => counter.OUTPUTSELECT
mvalid => counter.OUTPUTSELECT
mvalid => counter.OUTPUTSELECT
mvalid => counter.OUTPUTSELECT
mvalid => counter.OUTPUTSELECT
mvalid => counter.OUTPUTSELECT
mvalid => counter.OUTPUTSELECT
mvalid => counter.OUTPUTSELECT
mvalid => state.OUTPUTSELECT
mvalid => state.OUTPUTSELECT
mvalid => state.OUTPUTSELECT
mvalid => wdata.OUTPUTSELECT
mvalid => wdata.OUTPUTSELECT
mvalid => wdata.OUTPUTSELECT
mvalid => wdata.OUTPUTSELECT
mvalid => wdata.OUTPUTSELECT
mvalid => wdata.OUTPUTSELECT
mvalid => wdata.OUTPUTSELECT
mvalid => wdata.OUTPUTSELECT
mvalid => counter.OUTPUTSELECT
mvalid => counter.OUTPUTSELECT
mvalid => counter.OUTPUTSELECT
mvalid => counter.OUTPUTSELECT
mvalid => counter.OUTPUTSELECT
mvalid => counter.OUTPUTSELECT
mvalid => counter.OUTPUTSELECT
mvalid => counter.OUTPUTSELECT
mvalid => state.OUTPUTSELECT
mvalid => state.OUTPUTSELECT
mvalid => Selector25.IN4
mvalid => Selector24.IN1
split_grant => Selector26.IN5
split_grant => Selector30.IN2
svalid <= svalid~reg0.DB_MAX_OUTPUT_PORT_TYPE
sready <= sready.DB_MAX_OUTPUT_PORT_TYPE
ssplit <= ssplit.DB_MAX_OUTPUT_PORT_TYPE
demo_data[0] <= demo_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
demo_data[1] <= demo_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
demo_data[2] <= demo_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
demo_data[3] <= demo_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
demo_data[4] <= demo_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
demo_data[5] <= demo_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
demo_data[6] <= demo_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
demo_data[7] <= demo_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|combined_top|demo_top_bb:u_demo_bb|top_with_bb_v1:bus|slave_with_bram:slave1|slave_memory_bram:sm
clk => clk.IN1
rstn => rvalid.OUTPUTSELECT
rstn => ren_prev.OUTPUTSELECT
wen => wen.IN1
ren => ren.IN1
addr[0] => addr[0].IN1
addr[1] => addr[1].IN1
addr[2] => addr[2].IN1
addr[3] => addr[3].IN1
addr[4] => addr[4].IN1
addr[5] => addr[5].IN1
addr[6] => addr[6].IN1
addr[7] => addr[7].IN1
addr[8] => addr[8].IN1
addr[9] => addr[9].IN1
addr[10] => addr[10].IN1
addr[11] => ~NO_FANOUT~
addr[12] => ~NO_FANOUT~
wdata[0] => wdata[0].IN1
wdata[1] => wdata[1].IN1
wdata[2] => wdata[2].IN1
wdata[3] => wdata[3].IN1
wdata[4] => wdata[4].IN1
wdata[5] => wdata[5].IN1
wdata[6] => wdata[6].IN1
wdata[7] => wdata[7].IN1
rdata[0] <= slave_bram_2k:memory.q
rdata[1] <= slave_bram_2k:memory.q
rdata[2] <= slave_bram_2k:memory.q
rdata[3] <= slave_bram_2k:memory.q
rdata[4] <= slave_bram_2k:memory.q
rdata[5] <= slave_bram_2k:memory.q
rdata[6] <= slave_bram_2k:memory.q
rdata[7] <= slave_bram_2k:memory.q
rvalid <= rvalid~reg0.DB_MAX_OUTPUT_PORT_TYPE


|combined_top|demo_top_bb:u_demo_bb|top_with_bb_v1:bus|slave_with_bram:slave1|slave_memory_bram:sm|slave_bram_2k:memory
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
rden => rden.IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a


|combined_top|demo_top_bb:u_demo_bb|top_with_bb_v1:bus|slave_with_bram:slave1|slave_memory_bram:sm|slave_bram_2k:memory|altsyncram:altsyncram_component
wren_a => altsyncram_5uh1:auto_generated.wren_a
rden_a => altsyncram_5uh1:auto_generated.rden_a
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_5uh1:auto_generated.data_a[0]
data_a[1] => altsyncram_5uh1:auto_generated.data_a[1]
data_a[2] => altsyncram_5uh1:auto_generated.data_a[2]
data_a[3] => altsyncram_5uh1:auto_generated.data_a[3]
data_a[4] => altsyncram_5uh1:auto_generated.data_a[4]
data_a[5] => altsyncram_5uh1:auto_generated.data_a[5]
data_a[6] => altsyncram_5uh1:auto_generated.data_a[6]
data_a[7] => altsyncram_5uh1:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_5uh1:auto_generated.address_a[0]
address_a[1] => altsyncram_5uh1:auto_generated.address_a[1]
address_a[2] => altsyncram_5uh1:auto_generated.address_a[2]
address_a[3] => altsyncram_5uh1:auto_generated.address_a[3]
address_a[4] => altsyncram_5uh1:auto_generated.address_a[4]
address_a[5] => altsyncram_5uh1:auto_generated.address_a[5]
address_a[6] => altsyncram_5uh1:auto_generated.address_a[6]
address_a[7] => altsyncram_5uh1:auto_generated.address_a[7]
address_a[8] => altsyncram_5uh1:auto_generated.address_a[8]
address_a[9] => altsyncram_5uh1:auto_generated.address_a[9]
address_a[10] => altsyncram_5uh1:auto_generated.address_a[10]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_5uh1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_5uh1:auto_generated.q_a[0]
q_a[1] <= altsyncram_5uh1:auto_generated.q_a[1]
q_a[2] <= altsyncram_5uh1:auto_generated.q_a[2]
q_a[3] <= altsyncram_5uh1:auto_generated.q_a[3]
q_a[4] <= altsyncram_5uh1:auto_generated.q_a[4]
q_a[5] <= altsyncram_5uh1:auto_generated.q_a[5]
q_a[6] <= altsyncram_5uh1:auto_generated.q_a[6]
q_a[7] <= altsyncram_5uh1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|combined_top|demo_top_bb:u_demo_bb|top_with_bb_v1:bus|slave_with_bram:slave1|slave_memory_bram:sm|slave_bram_2k:memory|altsyncram:altsyncram_component|altsyncram_5uh1:auto_generated
address_a[0] => altsyncram_pe82:altsyncram1.address_a[0]
address_a[1] => altsyncram_pe82:altsyncram1.address_a[1]
address_a[2] => altsyncram_pe82:altsyncram1.address_a[2]
address_a[3] => altsyncram_pe82:altsyncram1.address_a[3]
address_a[4] => altsyncram_pe82:altsyncram1.address_a[4]
address_a[5] => altsyncram_pe82:altsyncram1.address_a[5]
address_a[6] => altsyncram_pe82:altsyncram1.address_a[6]
address_a[7] => altsyncram_pe82:altsyncram1.address_a[7]
address_a[8] => altsyncram_pe82:altsyncram1.address_a[8]
address_a[9] => altsyncram_pe82:altsyncram1.address_a[9]
address_a[10] => altsyncram_pe82:altsyncram1.address_a[10]
clock0 => altsyncram_pe82:altsyncram1.clock0
data_a[0] => altsyncram_pe82:altsyncram1.data_a[0]
data_a[1] => altsyncram_pe82:altsyncram1.data_a[1]
data_a[2] => altsyncram_pe82:altsyncram1.data_a[2]
data_a[3] => altsyncram_pe82:altsyncram1.data_a[3]
data_a[4] => altsyncram_pe82:altsyncram1.data_a[4]
data_a[5] => altsyncram_pe82:altsyncram1.data_a[5]
data_a[6] => altsyncram_pe82:altsyncram1.data_a[6]
data_a[7] => altsyncram_pe82:altsyncram1.data_a[7]
q_a[0] <= altsyncram_pe82:altsyncram1.q_a[0]
q_a[1] <= altsyncram_pe82:altsyncram1.q_a[1]
q_a[2] <= altsyncram_pe82:altsyncram1.q_a[2]
q_a[3] <= altsyncram_pe82:altsyncram1.q_a[3]
q_a[4] <= altsyncram_pe82:altsyncram1.q_a[4]
q_a[5] <= altsyncram_pe82:altsyncram1.q_a[5]
q_a[6] <= altsyncram_pe82:altsyncram1.q_a[6]
q_a[7] <= altsyncram_pe82:altsyncram1.q_a[7]
rden_a => altsyncram_pe82:altsyncram1.rden_a
wren_a => altsyncram_pe82:altsyncram1.wren_a


|combined_top|demo_top_bb:u_demo_bb|top_with_bb_v1:bus|slave_with_bram:slave1|slave_memory_bram:sm|slave_bram_2k:memory|altsyncram:altsyncram_component|altsyncram_5uh1:auto_generated|altsyncram_pe82:altsyncram1
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[0] => ram_block3a4.PORTAADDR
address_a[0] => ram_block3a5.PORTAADDR
address_a[0] => ram_block3a6.PORTAADDR
address_a[0] => ram_block3a7.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[1] => ram_block3a4.PORTAADDR1
address_a[1] => ram_block3a5.PORTAADDR1
address_a[1] => ram_block3a6.PORTAADDR1
address_a[1] => ram_block3a7.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[2] => ram_block3a4.PORTAADDR2
address_a[2] => ram_block3a5.PORTAADDR2
address_a[2] => ram_block3a6.PORTAADDR2
address_a[2] => ram_block3a7.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[3] => ram_block3a4.PORTAADDR3
address_a[3] => ram_block3a5.PORTAADDR3
address_a[3] => ram_block3a6.PORTAADDR3
address_a[3] => ram_block3a7.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[4] => ram_block3a2.PORTAADDR4
address_a[4] => ram_block3a3.PORTAADDR4
address_a[4] => ram_block3a4.PORTAADDR4
address_a[4] => ram_block3a5.PORTAADDR4
address_a[4] => ram_block3a6.PORTAADDR4
address_a[4] => ram_block3a7.PORTAADDR4
address_a[5] => ram_block3a0.PORTAADDR5
address_a[5] => ram_block3a1.PORTAADDR5
address_a[5] => ram_block3a2.PORTAADDR5
address_a[5] => ram_block3a3.PORTAADDR5
address_a[5] => ram_block3a4.PORTAADDR5
address_a[5] => ram_block3a5.PORTAADDR5
address_a[5] => ram_block3a6.PORTAADDR5
address_a[5] => ram_block3a7.PORTAADDR5
address_a[6] => ram_block3a0.PORTAADDR6
address_a[6] => ram_block3a1.PORTAADDR6
address_a[6] => ram_block3a2.PORTAADDR6
address_a[6] => ram_block3a3.PORTAADDR6
address_a[6] => ram_block3a4.PORTAADDR6
address_a[6] => ram_block3a5.PORTAADDR6
address_a[6] => ram_block3a6.PORTAADDR6
address_a[6] => ram_block3a7.PORTAADDR6
address_a[7] => ram_block3a0.PORTAADDR7
address_a[7] => ram_block3a1.PORTAADDR7
address_a[7] => ram_block3a2.PORTAADDR7
address_a[7] => ram_block3a3.PORTAADDR7
address_a[7] => ram_block3a4.PORTAADDR7
address_a[7] => ram_block3a5.PORTAADDR7
address_a[7] => ram_block3a6.PORTAADDR7
address_a[7] => ram_block3a7.PORTAADDR7
address_a[8] => ram_block3a0.PORTAADDR8
address_a[8] => ram_block3a1.PORTAADDR8
address_a[8] => ram_block3a2.PORTAADDR8
address_a[8] => ram_block3a3.PORTAADDR8
address_a[8] => ram_block3a4.PORTAADDR8
address_a[8] => ram_block3a5.PORTAADDR8
address_a[8] => ram_block3a6.PORTAADDR8
address_a[8] => ram_block3a7.PORTAADDR8
address_a[9] => ram_block3a0.PORTAADDR9
address_a[9] => ram_block3a1.PORTAADDR9
address_a[9] => ram_block3a2.PORTAADDR9
address_a[9] => ram_block3a3.PORTAADDR9
address_a[9] => ram_block3a4.PORTAADDR9
address_a[9] => ram_block3a5.PORTAADDR9
address_a[9] => ram_block3a6.PORTAADDR9
address_a[9] => ram_block3a7.PORTAADDR9
address_a[10] => ram_block3a0.PORTAADDR10
address_a[10] => ram_block3a1.PORTAADDR10
address_a[10] => ram_block3a2.PORTAADDR10
address_a[10] => ram_block3a3.PORTAADDR10
address_a[10] => ram_block3a4.PORTAADDR10
address_a[10] => ram_block3a5.PORTAADDR10
address_a[10] => ram_block3a6.PORTAADDR10
address_a[10] => ram_block3a7.PORTAADDR10
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[0] => ram_block3a4.PORTBADDR
address_b[0] => ram_block3a5.PORTBADDR
address_b[0] => ram_block3a6.PORTBADDR
address_b[0] => ram_block3a7.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[1] => ram_block3a4.PORTBADDR1
address_b[1] => ram_block3a5.PORTBADDR1
address_b[1] => ram_block3a6.PORTBADDR1
address_b[1] => ram_block3a7.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[2] => ram_block3a4.PORTBADDR2
address_b[2] => ram_block3a5.PORTBADDR2
address_b[2] => ram_block3a6.PORTBADDR2
address_b[2] => ram_block3a7.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[3] => ram_block3a4.PORTBADDR3
address_b[3] => ram_block3a5.PORTBADDR3
address_b[3] => ram_block3a6.PORTBADDR3
address_b[3] => ram_block3a7.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[4] => ram_block3a2.PORTBADDR4
address_b[4] => ram_block3a3.PORTBADDR4
address_b[4] => ram_block3a4.PORTBADDR4
address_b[4] => ram_block3a5.PORTBADDR4
address_b[4] => ram_block3a6.PORTBADDR4
address_b[4] => ram_block3a7.PORTBADDR4
address_b[5] => ram_block3a0.PORTBADDR5
address_b[5] => ram_block3a1.PORTBADDR5
address_b[5] => ram_block3a2.PORTBADDR5
address_b[5] => ram_block3a3.PORTBADDR5
address_b[5] => ram_block3a4.PORTBADDR5
address_b[5] => ram_block3a5.PORTBADDR5
address_b[5] => ram_block3a6.PORTBADDR5
address_b[5] => ram_block3a7.PORTBADDR5
address_b[6] => ram_block3a0.PORTBADDR6
address_b[6] => ram_block3a1.PORTBADDR6
address_b[6] => ram_block3a2.PORTBADDR6
address_b[6] => ram_block3a3.PORTBADDR6
address_b[6] => ram_block3a4.PORTBADDR6
address_b[6] => ram_block3a5.PORTBADDR6
address_b[6] => ram_block3a6.PORTBADDR6
address_b[6] => ram_block3a7.PORTBADDR6
address_b[7] => ram_block3a0.PORTBADDR7
address_b[7] => ram_block3a1.PORTBADDR7
address_b[7] => ram_block3a2.PORTBADDR7
address_b[7] => ram_block3a3.PORTBADDR7
address_b[7] => ram_block3a4.PORTBADDR7
address_b[7] => ram_block3a5.PORTBADDR7
address_b[7] => ram_block3a6.PORTBADDR7
address_b[7] => ram_block3a7.PORTBADDR7
address_b[8] => ram_block3a0.PORTBADDR8
address_b[8] => ram_block3a1.PORTBADDR8
address_b[8] => ram_block3a2.PORTBADDR8
address_b[8] => ram_block3a3.PORTBADDR8
address_b[8] => ram_block3a4.PORTBADDR8
address_b[8] => ram_block3a5.PORTBADDR8
address_b[8] => ram_block3a6.PORTBADDR8
address_b[8] => ram_block3a7.PORTBADDR8
address_b[9] => ram_block3a0.PORTBADDR9
address_b[9] => ram_block3a1.PORTBADDR9
address_b[9] => ram_block3a2.PORTBADDR9
address_b[9] => ram_block3a3.PORTBADDR9
address_b[9] => ram_block3a4.PORTBADDR9
address_b[9] => ram_block3a5.PORTBADDR9
address_b[9] => ram_block3a6.PORTBADDR9
address_b[9] => ram_block3a7.PORTBADDR9
address_b[10] => ram_block3a0.PORTBADDR10
address_b[10] => ram_block3a1.PORTBADDR10
address_b[10] => ram_block3a2.PORTBADDR10
address_b[10] => ram_block3a3.PORTBADDR10
address_b[10] => ram_block3a4.PORTBADDR10
address_b[10] => ram_block3a5.PORTBADDR10
address_b[10] => ram_block3a6.PORTBADDR10
address_b[10] => ram_block3a7.PORTBADDR10
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock0 => ram_block3a4.CLK0
clock0 => ram_block3a5.CLK0
clock0 => ram_block3a6.CLK0
clock0 => ram_block3a7.CLK0
clock1 => ram_block3a0.CLK1
clock1 => ram_block3a1.CLK1
clock1 => ram_block3a2.CLK1
clock1 => ram_block3a3.CLK1
clock1 => ram_block3a4.CLK1
clock1 => ram_block3a5.CLK1
clock1 => ram_block3a6.CLK1
clock1 => ram_block3a7.CLK1
data_a[0] => ram_block3a0.PORTADATAIN
data_a[1] => ram_block3a1.PORTADATAIN
data_a[2] => ram_block3a2.PORTADATAIN
data_a[3] => ram_block3a3.PORTADATAIN
data_a[4] => ram_block3a4.PORTADATAIN
data_a[5] => ram_block3a5.PORTADATAIN
data_a[6] => ram_block3a6.PORTADATAIN
data_a[7] => ram_block3a7.PORTADATAIN
data_b[0] => ram_block3a0.PORTBDATAIN
data_b[1] => ram_block3a1.PORTBDATAIN
data_b[2] => ram_block3a2.PORTBDATAIN
data_b[3] => ram_block3a3.PORTBDATAIN
data_b[4] => ram_block3a4.PORTBDATAIN
data_b[5] => ram_block3a5.PORTBDATAIN
data_b[6] => ram_block3a6.PORTBDATAIN
data_b[7] => ram_block3a7.PORTBDATAIN
q_a[0] <= ram_block3a0.PORTADATAOUT
q_a[1] <= ram_block3a1.PORTADATAOUT
q_a[2] <= ram_block3a2.PORTADATAOUT
q_a[3] <= ram_block3a3.PORTADATAOUT
q_a[4] <= ram_block3a4.PORTADATAOUT
q_a[5] <= ram_block3a5.PORTADATAOUT
q_a[6] <= ram_block3a6.PORTADATAOUT
q_a[7] <= ram_block3a7.PORTADATAOUT
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
q_b[2] <= ram_block3a2.PORTBDATAOUT
q_b[3] <= ram_block3a3.PORTBDATAOUT
q_b[4] <= ram_block3a4.PORTBDATAOUT
q_b[5] <= ram_block3a5.PORTBDATAOUT
q_b[6] <= ram_block3a6.PORTBDATAOUT
q_b[7] <= ram_block3a7.PORTBDATAOUT
rden_a => ram_block3a0.PORTARE
rden_a => ram_block3a1.PORTARE
rden_a => ram_block3a2.PORTARE
rden_a => ram_block3a3.PORTARE
rden_a => ram_block3a4.PORTARE
rden_a => ram_block3a5.PORTARE
rden_a => ram_block3a6.PORTARE
rden_a => ram_block3a7.PORTARE
wren_a => ram_block3a0.PORTAWE
wren_a => ram_block3a1.PORTAWE
wren_a => ram_block3a2.PORTAWE
wren_a => ram_block3a3.PORTAWE
wren_a => ram_block3a4.PORTAWE
wren_a => ram_block3a5.PORTAWE
wren_a => ram_block3a6.PORTAWE
wren_a => ram_block3a7.PORTAWE
wren_b => ram_block3a0.PORTBWE
wren_b => ram_block3a1.PORTBWE
wren_b => ram_block3a2.PORTBWE
wren_b => ram_block3a3.PORTBWE
wren_b => ram_block3a4.PORTBWE
wren_b => ram_block3a5.PORTBWE
wren_b => ram_block3a6.PORTBWE
wren_b => ram_block3a7.PORTBWE


|combined_top|demo_top_bb:u_demo_bb|top_with_bb_v1:bus|slave_with_bram:slave1|slave_memory_bram:sm|slave_bram_2k:memory|altsyncram:altsyncram_component|altsyncram_5uh1:auto_generated|sld_mod_ram_rom:mgl_prim2
tck_usr <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_tck
address[0] <= ram_rom_addr_reg[0].DB_MAX_OUTPUT_PORT_TYPE
address[1] <= ram_rom_addr_reg[1].DB_MAX_OUTPUT_PORT_TYPE
address[2] <= ram_rom_addr_reg[2].DB_MAX_OUTPUT_PORT_TYPE
address[3] <= ram_rom_addr_reg[3].DB_MAX_OUTPUT_PORT_TYPE
address[4] <= ram_rom_addr_reg[4].DB_MAX_OUTPUT_PORT_TYPE
address[5] <= ram_rom_addr_reg[5].DB_MAX_OUTPUT_PORT_TYPE
address[6] <= ram_rom_addr_reg[6].DB_MAX_OUTPUT_PORT_TYPE
address[7] <= ram_rom_addr_reg[7].DB_MAX_OUTPUT_PORT_TYPE
address[8] <= ram_rom_addr_reg[8].DB_MAX_OUTPUT_PORT_TYPE
address[9] <= ram_rom_addr_reg[9].DB_MAX_OUTPUT_PORT_TYPE
address[10] <= ram_rom_addr_reg[10].DB_MAX_OUTPUT_PORT_TYPE
enable_write <= enable_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[0] <= ram_rom_data_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_write[1] <= ram_rom_data_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_write[2] <= ram_rom_data_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_write[3] <= ram_rom_data_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_write[4] <= ram_rom_data_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_write[5] <= ram_rom_data_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_write[6] <= ram_rom_data_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_write[7] <= ram_rom_data_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_read[0] => ram_rom_data_reg.DATAB
data_read[1] => ram_rom_data_reg.DATAB
data_read[2] => ram_rom_data_reg.DATAB
data_read[3] => ram_rom_data_reg.DATAB
data_read[4] => ram_rom_data_reg.DATAB
data_read[5] => ram_rom_data_reg.DATAB
data_read[6] => ram_rom_data_reg.DATAB
data_read[7] => ram_rom_data_reg.DATAB
adapter_ready => ~NO_FANOUT~
adapter_valid => ~NO_FANOUT~
adapter_queue_size[0] => ~NO_FANOUT~
adapter_queue_size[1] => ~NO_FANOUT~
adapter_queue_size[2] => ~NO_FANOUT~
adapter_queue_size[3] => ~NO_FANOUT~
adapter_queue_size[4] => ~NO_FANOUT~
adapter_reset <= <GND>
sld_ready <= <GND>
sld_valid <= <GND>
clr_out <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_clr
raw_tck => sld_jtag_endpoint_adapter:jtag_signal_adapter.raw_tck
tdi => sld_jtag_endpoint_adapter:jtag_signal_adapter.tdi
usr1 => sld_jtag_endpoint_adapter:jtag_signal_adapter.usr1
jtag_state_cdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_e1dr
jtag_state_udr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_udr
jtag_state_uir => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_uir
clr => sld_jtag_endpoint_adapter:jtag_signal_adapter.clr
ena => sld_jtag_endpoint_adapter:jtag_signal_adapter.ena
ena => bypass_reg_out.ENA
ir_in[0] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[4]
ir_in[5] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[5]
ir_in[6] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[6]
ir_in[7] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[7]
ir_out[0] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[4]
ir_out[5] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[5]
ir_out[6] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[6]
ir_out[7] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[7]
tdo <= sld_jtag_endpoint_adapter:jtag_signal_adapter.tdo


|combined_top|demo_top_bb:u_demo_bb|top_with_bb_v1:bus|slave_with_bram:slave1|slave_memory_bram:sm|slave_bram_2k:memory|altsyncram:altsyncram_component|altsyncram_5uh1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter
raw_tck => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tck
raw_tms => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tms
tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdi
vir_tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.vir_tdi
jtag_state_tlr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_tlr
jtag_state_rti => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_rti
jtag_state_sdrs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdrs
jtag_state_cdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1dr
jtag_state_pdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pdr
jtag_state_e2dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2dr
jtag_state_udr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_udr
jtag_state_sirs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sirs
jtag_state_cir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cir
jtag_state_sir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sir
jtag_state_e1ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1ir
jtag_state_pir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pir
jtag_state_e2ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2ir
jtag_state_uir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_uir
usr1 => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.usr1
clr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.clr
ena => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ena
ir_in[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[4]
ir_in[5] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[5]
ir_in[6] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[6]
ir_in[7] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[7]
tdo <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdo
ir_out[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[4]
ir_out[5] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[5]
ir_out[6] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[6]
ir_out[7] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[7]
adapted_tck <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tck
adapted_tms <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tms
adapted_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdi
adapted_vir_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_vir_tdi
adapted_jtag_state_tlr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_tlr
adapted_jtag_state_rti <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_rti
adapted_jtag_state_sdrs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdrs
adapted_jtag_state_cdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cdr
adapted_jtag_state_sdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdr
adapted_jtag_state_e1dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1dr
adapted_jtag_state_pdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pdr
adapted_jtag_state_e2dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2dr
adapted_jtag_state_udr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_udr
adapted_jtag_state_sirs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sirs
adapted_jtag_state_cir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cir
adapted_jtag_state_sir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sir
adapted_jtag_state_e1ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1ir
adapted_jtag_state_pir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pir
adapted_jtag_state_e2ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2ir
adapted_jtag_state_uir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_uir
adapted_usr1 <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_usr1
adapted_clr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_clr
adapted_ena <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ena
adapted_ir_in[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[0]
adapted_ir_in[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[1]
adapted_ir_in[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[2]
adapted_ir_in[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[3]
adapted_ir_in[4] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[4]
adapted_ir_in[5] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[5]
adapted_ir_in[6] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[6]
adapted_ir_in[7] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[7]
adapted_tdo => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdo
adapted_ir_out[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[0]
adapted_ir_out[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[1]
adapted_ir_out[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[2]
adapted_ir_out[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[3]
adapted_ir_out[4] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[4]
adapted_ir_out[5] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[5]
adapted_ir_out[6] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[6]
adapted_ir_out[7] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[7]


|combined_top|demo_top_bb:u_demo_bb|top_with_bb_v1:bus|slave_with_bram:slave1|slave_memory_bram:sm|slave_bram_2k:memory|altsyncram:altsyncram_component|altsyncram_5uh1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst
raw_tck => adapted_tck.DATAIN
raw_tms => adapted_tms.DATAIN
tdi => adapted_tdi.DATAIN
vir_tdi => adapted_vir_tdi.DATAIN
jtag_state_tlr => adapted_jtag_state_tlr.DATAIN
jtag_state_rti => adapted_jtag_state_rti.DATAIN
jtag_state_sdrs => adapted_jtag_state_sdrs.DATAIN
jtag_state_cdr => adapted_jtag_state_cdr.DATAIN
jtag_state_sdr => adapted_jtag_state_sdr.DATAIN
jtag_state_e1dr => adapted_jtag_state_e1dr.DATAIN
jtag_state_pdr => adapted_jtag_state_pdr.DATAIN
jtag_state_e2dr => adapted_jtag_state_e2dr.DATAIN
jtag_state_udr => adapted_jtag_state_udr.DATAIN
jtag_state_sirs => adapted_jtag_state_sirs.DATAIN
jtag_state_cir => adapted_jtag_state_cir.DATAIN
jtag_state_sir => adapted_jtag_state_sir.DATAIN
jtag_state_e1ir => adapted_jtag_state_e1ir.DATAIN
jtag_state_pir => adapted_jtag_state_pir.DATAIN
jtag_state_e2ir => adapted_jtag_state_e2ir.DATAIN
jtag_state_uir => adapted_jtag_state_uir.DATAIN
usr1 => adapted_usr1.DATAIN
clr => adapted_clr.DATAIN
ena => adapted_ena.DATAIN
ir_in[0] => adapted_ir_in[0].DATAIN
ir_in[1] => adapted_ir_in[1].DATAIN
ir_in[2] => adapted_ir_in[2].DATAIN
ir_in[3] => adapted_ir_in[3].DATAIN
ir_in[4] => adapted_ir_in[4].DATAIN
ir_in[5] => adapted_ir_in[5].DATAIN
ir_in[6] => adapted_ir_in[6].DATAIN
ir_in[7] => adapted_ir_in[7].DATAIN
tdo <= adapted_tdo.DB_MAX_OUTPUT_PORT_TYPE
ir_out[0] <= adapted_ir_out[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= adapted_ir_out[1].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= adapted_ir_out[2].DB_MAX_OUTPUT_PORT_TYPE
ir_out[3] <= adapted_ir_out[3].DB_MAX_OUTPUT_PORT_TYPE
ir_out[4] <= adapted_ir_out[4].DB_MAX_OUTPUT_PORT_TYPE
ir_out[5] <= adapted_ir_out[5].DB_MAX_OUTPUT_PORT_TYPE
ir_out[6] <= adapted_ir_out[6].DB_MAX_OUTPUT_PORT_TYPE
ir_out[7] <= adapted_ir_out[7].DB_MAX_OUTPUT_PORT_TYPE
adapted_tck <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
adapted_tms <= raw_tms.DB_MAX_OUTPUT_PORT_TYPE
adapted_tdi <= tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_vir_tdi <= vir_tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_tlr <= jtag_state_tlr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_rti <= jtag_state_rti.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdrs <= jtag_state_sdrs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cdr <= jtag_state_cdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdr <= jtag_state_sdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1dr <= jtag_state_e1dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pdr <= jtag_state_pdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2dr <= jtag_state_e2dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_udr <= jtag_state_udr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sirs <= jtag_state_sirs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cir <= jtag_state_cir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sir <= jtag_state_sir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1ir <= jtag_state_e1ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pir <= jtag_state_pir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2ir <= jtag_state_e2ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_uir <= jtag_state_uir.DB_MAX_OUTPUT_PORT_TYPE
adapted_usr1 <= usr1.DB_MAX_OUTPUT_PORT_TYPE
adapted_clr <= clr.DB_MAX_OUTPUT_PORT_TYPE
adapted_ena <= ena.DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[0] <= ir_in[0].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[1] <= ir_in[1].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[2] <= ir_in[2].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[3] <= ir_in[3].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[4] <= ir_in[4].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[5] <= ir_in[5].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[6] <= ir_in[6].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[7] <= ir_in[7].DB_MAX_OUTPUT_PORT_TYPE
adapted_tdo => tdo.DATAIN
adapted_ir_out[0] => ir_out[0].DATAIN
adapted_ir_out[1] => ir_out[1].DATAIN
adapted_ir_out[2] => ir_out[2].DATAIN
adapted_ir_out[3] => ir_out[3].DATAIN
adapted_ir_out[4] => ir_out[4].DATAIN
adapted_ir_out[5] => ir_out[5].DATAIN
adapted_ir_out[6] => ir_out[6].DATAIN
adapted_ir_out[7] => ir_out[7].DATAIN


|combined_top|demo_top_bb:u_demo_bb|top_with_bb_v1:bus|slave_with_bram:slave1|slave_memory_bram:sm|slave_bram_2k:memory|altsyncram:altsyncram_component|altsyncram_5uh1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr
ROM_DATA[0] => Mux3.IN131
ROM_DATA[1] => Mux2.IN131
ROM_DATA[2] => Mux1.IN131
ROM_DATA[3] => Mux0.IN131
ROM_DATA[4] => Mux3.IN127
ROM_DATA[5] => Mux2.IN127
ROM_DATA[6] => Mux1.IN127
ROM_DATA[7] => Mux0.IN127
ROM_DATA[8] => Mux3.IN123
ROM_DATA[9] => Mux2.IN123
ROM_DATA[10] => Mux1.IN123
ROM_DATA[11] => Mux0.IN123
ROM_DATA[12] => Mux3.IN119
ROM_DATA[13] => Mux2.IN119
ROM_DATA[14] => Mux1.IN119
ROM_DATA[15] => Mux0.IN119
ROM_DATA[16] => Mux3.IN115
ROM_DATA[17] => Mux2.IN115
ROM_DATA[18] => Mux1.IN115
ROM_DATA[19] => Mux0.IN115
ROM_DATA[20] => Mux3.IN111
ROM_DATA[21] => Mux2.IN111
ROM_DATA[22] => Mux1.IN111
ROM_DATA[23] => Mux0.IN111
ROM_DATA[24] => Mux3.IN107
ROM_DATA[25] => Mux2.IN107
ROM_DATA[26] => Mux1.IN107
ROM_DATA[27] => Mux0.IN107
ROM_DATA[28] => Mux3.IN103
ROM_DATA[29] => Mux2.IN103
ROM_DATA[30] => Mux1.IN103
ROM_DATA[31] => Mux0.IN103
ROM_DATA[32] => Mux3.IN99
ROM_DATA[33] => Mux2.IN99
ROM_DATA[34] => Mux1.IN99
ROM_DATA[35] => Mux0.IN99
ROM_DATA[36] => Mux3.IN95
ROM_DATA[37] => Mux2.IN95
ROM_DATA[38] => Mux1.IN95
ROM_DATA[39] => Mux0.IN95
ROM_DATA[40] => Mux3.IN91
ROM_DATA[41] => Mux2.IN91
ROM_DATA[42] => Mux1.IN91
ROM_DATA[43] => Mux0.IN91
ROM_DATA[44] => Mux3.IN87
ROM_DATA[45] => Mux2.IN87
ROM_DATA[46] => Mux1.IN87
ROM_DATA[47] => Mux0.IN87
ROM_DATA[48] => Mux3.IN83
ROM_DATA[49] => Mux2.IN83
ROM_DATA[50] => Mux1.IN83
ROM_DATA[51] => Mux0.IN83
ROM_DATA[52] => Mux3.IN79
ROM_DATA[53] => Mux2.IN79
ROM_DATA[54] => Mux1.IN79
ROM_DATA[55] => Mux0.IN79
ROM_DATA[56] => Mux3.IN75
ROM_DATA[57] => Mux2.IN75
ROM_DATA[58] => Mux1.IN75
ROM_DATA[59] => Mux0.IN75
ROM_DATA[60] => Mux3.IN71
ROM_DATA[61] => Mux2.IN71
ROM_DATA[62] => Mux1.IN71
ROM_DATA[63] => Mux0.IN71
ROM_DATA[64] => Mux3.IN67
ROM_DATA[65] => Mux2.IN67
ROM_DATA[66] => Mux1.IN67
ROM_DATA[67] => Mux0.IN67
ROM_DATA[68] => Mux3.IN63
ROM_DATA[69] => Mux2.IN63
ROM_DATA[70] => Mux1.IN63
ROM_DATA[71] => Mux0.IN63
ROM_DATA[72] => Mux3.IN59
ROM_DATA[73] => Mux2.IN59
ROM_DATA[74] => Mux1.IN59
ROM_DATA[75] => Mux0.IN59
ROM_DATA[76] => Mux3.IN55
ROM_DATA[77] => Mux2.IN55
ROM_DATA[78] => Mux1.IN55
ROM_DATA[79] => Mux0.IN55
ROM_DATA[80] => Mux3.IN51
ROM_DATA[81] => Mux2.IN51
ROM_DATA[82] => Mux1.IN51
ROM_DATA[83] => Mux0.IN51
ROM_DATA[84] => Mux3.IN47
ROM_DATA[85] => Mux2.IN47
ROM_DATA[86] => Mux1.IN47
ROM_DATA[87] => Mux0.IN47
TCK => WORD_SR[0].CLK
TCK => WORD_SR[1].CLK
TCK => WORD_SR[2].CLK
TCK => WORD_SR[3].CLK
TCK => word_counter[0].CLK
TCK => word_counter[1].CLK
TCK => word_counter[2].CLK
TCK => word_counter[3].CLK
TCK => word_counter[4].CLK
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
UPDATE => clear_signal.IN0
USR1 => clear_signal.IN1
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
TDI => WORD_SR.DATAA
TDO <= WORD_SR[0].DB_MAX_OUTPUT_PORT_TYPE


|combined_top|demo_top_bb:u_demo_bb|top_with_bb_v1:bus|slave_with_bram:slave2
clk => clk.IN2
rstn => rstn.IN2
swdata => swdata.IN1
srdata <= slave_port:sp.srdata
smode => smode.IN1
mvalid => mvalid.IN1
svalid <= slave_port:sp.svalid
sready <= slave_port:sp.sready
demo_data[0] <= demo_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
demo_data[1] <= demo_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
demo_data[2] <= demo_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
demo_data[3] <= demo_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
demo_data[4] <= demo_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
demo_data[5] <= demo_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
demo_data[6] <= demo_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
demo_data[7] <= demo_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LED[0] <= LED[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LED[1] <= LED[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LED[2] <= LED[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LED[3] <= LED[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LED[4] <= LED[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LED[5] <= LED[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LED[6] <= LED[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LED[7] <= LED[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|combined_top|demo_top_bb:u_demo_bb|top_with_bb_v1:bus|slave_with_bram:slave2|slave_port:sp
clk => counter_debug[0].CLK
clk => counter_debug[1].CLK
clk => demo_data[0]~reg0.CLK
clk => demo_data[1]~reg0.CLK
clk => demo_data[2]~reg0.CLK
clk => demo_data[3]~reg0.CLK
clk => demo_data[4]~reg0.CLK
clk => demo_data[5]~reg0.CLK
clk => demo_data[6]~reg0.CLK
clk => demo_data[7]~reg0.CLK
clk => rcounter[0].CLK
clk => rcounter[1].CLK
clk => rcounter[2].CLK
clk => rcounter[3].CLK
clk => srdata~reg0.CLK
clk => smemwdata[0]~reg0.CLK
clk => smemwdata[1]~reg0.CLK
clk => smemwdata[2]~reg0.CLK
clk => smemwdata[3]~reg0.CLK
clk => smemwdata[4]~reg0.CLK
clk => smemwdata[5]~reg0.CLK
clk => smemwdata[6]~reg0.CLK
clk => smemwdata[7]~reg0.CLK
clk => smemaddr[0]~reg0.CLK
clk => smemaddr[1]~reg0.CLK
clk => smemaddr[2]~reg0.CLK
clk => smemaddr[3]~reg0.CLK
clk => smemaddr[4]~reg0.CLK
clk => smemaddr[5]~reg0.CLK
clk => smemaddr[6]~reg0.CLK
clk => smemaddr[7]~reg0.CLK
clk => smemaddr[8]~reg0.CLK
clk => smemaddr[9]~reg0.CLK
clk => smemaddr[10]~reg0.CLK
clk => smemaddr[11]~reg0.CLK
clk => smemaddr[12]~reg0.CLK
clk => mode.CLK
clk => smemwen~reg0.CLK
clk => smemren~reg0.CLK
clk => svalid~reg0.CLK
clk => counter[0].CLK
clk => counter[1].CLK
clk => counter[2].CLK
clk => counter[3].CLK
clk => counter[4].CLK
clk => counter[5].CLK
clk => counter[6].CLK
clk => counter[7].CLK
clk => addr[0].CLK
clk => addr[1].CLK
clk => addr[2].CLK
clk => addr[3].CLK
clk => addr[4].CLK
clk => addr[5].CLK
clk => addr[6].CLK
clk => addr[7].CLK
clk => addr[8].CLK
clk => addr[9].CLK
clk => addr[10].CLK
clk => addr[11].CLK
clk => addr[12].CLK
clk => wdata[0].CLK
clk => wdata[1].CLK
clk => wdata[2].CLK
clk => wdata[3].CLK
clk => wdata[4].CLK
clk => wdata[5].CLK
clk => wdata[6].CLK
clk => wdata[7].CLK
clk => state~8.DATAIN
rstn => counter_debug[0].ACLR
rstn => counter_debug[1].ACLR
rstn => demo_data[0]~reg0.ACLR
rstn => demo_data[1]~reg0.ACLR
rstn => demo_data[2]~reg0.ACLR
rstn => demo_data[3]~reg0.ACLR
rstn => demo_data[4]~reg0.ACLR
rstn => demo_data[5]~reg0.ACLR
rstn => demo_data[6]~reg0.ACLR
rstn => demo_data[7]~reg0.ACLR
rstn => rcounter[0].ACLR
rstn => rcounter[1].ACLR
rstn => rcounter[2].ACLR
rstn => rcounter[3].ACLR
rstn => srdata~reg0.ACLR
rstn => smemwdata[0]~reg0.ACLR
rstn => smemwdata[1]~reg0.ACLR
rstn => smemwdata[2]~reg0.ACLR
rstn => smemwdata[3]~reg0.ACLR
rstn => smemwdata[4]~reg0.ACLR
rstn => smemwdata[5]~reg0.ACLR
rstn => smemwdata[6]~reg0.ACLR
rstn => smemwdata[7]~reg0.ACLR
rstn => smemaddr[0]~reg0.ACLR
rstn => smemaddr[1]~reg0.ACLR
rstn => smemaddr[2]~reg0.ACLR
rstn => smemaddr[3]~reg0.ACLR
rstn => smemaddr[4]~reg0.ACLR
rstn => smemaddr[5]~reg0.ACLR
rstn => smemaddr[6]~reg0.ACLR
rstn => smemaddr[7]~reg0.ACLR
rstn => smemaddr[8]~reg0.ACLR
rstn => smemaddr[9]~reg0.ACLR
rstn => smemaddr[10]~reg0.ACLR
rstn => smemaddr[11]~reg0.ACLR
rstn => smemaddr[12]~reg0.ACLR
rstn => mode.ACLR
rstn => smemwen~reg0.ACLR
rstn => smemren~reg0.ACLR
rstn => svalid~reg0.ACLR
rstn => counter[0].ACLR
rstn => counter[1].ACLR
rstn => counter[2].ACLR
rstn => counter[3].ACLR
rstn => counter[4].ACLR
rstn => counter[5].ACLR
rstn => counter[6].ACLR
rstn => counter[7].ACLR
rstn => addr[0].ACLR
rstn => addr[1].ACLR
rstn => addr[2].ACLR
rstn => addr[3].ACLR
rstn => addr[4].ACLR
rstn => addr[5].ACLR
rstn => addr[6].ACLR
rstn => addr[7].ACLR
rstn => addr[8].ACLR
rstn => addr[9].ACLR
rstn => addr[10].ACLR
rstn => addr[11].ACLR
rstn => addr[12].ACLR
rstn => wdata[0].ACLR
rstn => wdata[1].ACLR
rstn => wdata[2].ACLR
rstn => wdata[3].ACLR
rstn => wdata[4].ACLR
rstn => wdata[5].ACLR
rstn => wdata[6].ACLR
rstn => wdata[7].ACLR
rstn => state~10.DATAIN
smemrdata[0] => Mux0.IN7
smemrdata[0] => demo_data.DATAB
smemrdata[1] => Mux0.IN6
smemrdata[1] => demo_data.DATAB
smemrdata[2] => Mux0.IN5
smemrdata[2] => demo_data.DATAB
smemrdata[3] => Mux0.IN4
smemrdata[3] => demo_data.DATAB
smemrdata[4] => Mux0.IN3
smemrdata[4] => demo_data.DATAB
smemrdata[5] => Mux0.IN2
smemrdata[5] => demo_data.DATAB
smemrdata[6] => Mux0.IN1
smemrdata[6] => demo_data.DATAB
smemrdata[7] => Mux0.IN0
smemrdata[7] => demo_data.DATAB
rvalid => Selector26.IN4
rvalid => Selector31.IN2
smemwen <= smemwen~reg0.DB_MAX_OUTPUT_PORT_TYPE
smemren <= smemren~reg0.DB_MAX_OUTPUT_PORT_TYPE
smemaddr[0] <= smemaddr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
smemaddr[1] <= smemaddr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
smemaddr[2] <= smemaddr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
smemaddr[3] <= smemaddr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
smemaddr[4] <= smemaddr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
smemaddr[5] <= smemaddr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
smemaddr[6] <= smemaddr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
smemaddr[7] <= smemaddr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
smemaddr[8] <= smemaddr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
smemaddr[9] <= smemaddr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
smemaddr[10] <= smemaddr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
smemaddr[11] <= smemaddr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
smemaddr[12] <= smemaddr[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
smemwdata[0] <= smemwdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
smemwdata[1] <= smemwdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
smemwdata[2] <= smemwdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
smemwdata[3] <= smemwdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
smemwdata[4] <= smemwdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
smemwdata[5] <= smemwdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
smemwdata[6] <= smemwdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
smemwdata[7] <= smemwdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
swdata => addr.DATAB
swdata => addr.DATAB
swdata => addr.DATAB
swdata => addr.DATAB
swdata => addr.DATAB
swdata => addr.DATAB
swdata => addr.DATAB
swdata => addr.DATAB
swdata => addr.DATAB
swdata => addr.DATAB
swdata => addr.DATAB
swdata => addr.DATAB
swdata => addr.DATAB
swdata => wdata.DATAB
swdata => wdata.DATAB
swdata => wdata.DATAB
swdata => wdata.DATAB
swdata => wdata.DATAB
swdata => wdata.DATAB
swdata => wdata.DATAB
swdata => wdata.DATAB
srdata <= srdata~reg0.DB_MAX_OUTPUT_PORT_TYPE
smode => mode.DATAB
mvalid => mode.OUTPUTSELECT
mvalid => addr.OUTPUTSELECT
mvalid => addr.OUTPUTSELECT
mvalid => addr.OUTPUTSELECT
mvalid => addr.OUTPUTSELECT
mvalid => addr.OUTPUTSELECT
mvalid => addr.OUTPUTSELECT
mvalid => addr.OUTPUTSELECT
mvalid => addr.OUTPUTSELECT
mvalid => addr.OUTPUTSELECT
mvalid => addr.OUTPUTSELECT
mvalid => addr.OUTPUTSELECT
mvalid => addr.OUTPUTSELECT
mvalid => addr.OUTPUTSELECT
mvalid => counter.OUTPUTSELECT
mvalid => counter.OUTPUTSELECT
mvalid => counter.OUTPUTSELECT
mvalid => counter.OUTPUTSELECT
mvalid => counter.OUTPUTSELECT
mvalid => counter.OUTPUTSELECT
mvalid => counter.OUTPUTSELECT
mvalid => counter.OUTPUTSELECT
mvalid => counter.OUTPUTSELECT
mvalid => counter.OUTPUTSELECT
mvalid => counter.OUTPUTSELECT
mvalid => counter.OUTPUTSELECT
mvalid => counter.OUTPUTSELECT
mvalid => counter.OUTPUTSELECT
mvalid => counter.OUTPUTSELECT
mvalid => counter.OUTPUTSELECT
mvalid => state.OUTPUTSELECT
mvalid => state.OUTPUTSELECT
mvalid => state.OUTPUTSELECT
mvalid => wdata.OUTPUTSELECT
mvalid => wdata.OUTPUTSELECT
mvalid => wdata.OUTPUTSELECT
mvalid => wdata.OUTPUTSELECT
mvalid => wdata.OUTPUTSELECT
mvalid => wdata.OUTPUTSELECT
mvalid => wdata.OUTPUTSELECT
mvalid => wdata.OUTPUTSELECT
mvalid => counter.OUTPUTSELECT
mvalid => counter.OUTPUTSELECT
mvalid => counter.OUTPUTSELECT
mvalid => counter.OUTPUTSELECT
mvalid => counter.OUTPUTSELECT
mvalid => counter.OUTPUTSELECT
mvalid => counter.OUTPUTSELECT
mvalid => counter.OUTPUTSELECT
mvalid => state.OUTPUTSELECT
mvalid => state.OUTPUTSELECT
mvalid => Selector25.IN4
mvalid => Selector24.IN1
split_grant => Selector26.IN5
split_grant => Selector30.IN2
svalid <= svalid~reg0.DB_MAX_OUTPUT_PORT_TYPE
sready <= sready.DB_MAX_OUTPUT_PORT_TYPE
ssplit <= ssplit.DB_MAX_OUTPUT_PORT_TYPE
demo_data[0] <= demo_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
demo_data[1] <= demo_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
demo_data[2] <= demo_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
demo_data[3] <= demo_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
demo_data[4] <= demo_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
demo_data[5] <= demo_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
demo_data[6] <= demo_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
demo_data[7] <= demo_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|combined_top|demo_top_bb:u_demo_bb|top_with_bb_v1:bus|slave_with_bram:slave2|slave_memory_bram:sm
clk => clk.IN1
rstn => rvalid.OUTPUTSELECT
rstn => ren_prev.OUTPUTSELECT
wen => wen.IN1
ren => ren.IN1
addr[0] => addr[0].IN1
addr[1] => addr[1].IN1
addr[2] => addr[2].IN1
addr[3] => addr[3].IN1
addr[4] => addr[4].IN1
addr[5] => addr[5].IN1
addr[6] => addr[6].IN1
addr[7] => addr[7].IN1
addr[8] => addr[8].IN1
addr[9] => addr[9].IN1
addr[10] => addr[10].IN1
addr[11] => addr[11].IN1
addr[12] => ~NO_FANOUT~
wdata[0] => wdata[0].IN1
wdata[1] => wdata[1].IN1
wdata[2] => wdata[2].IN1
wdata[3] => wdata[3].IN1
wdata[4] => wdata[4].IN1
wdata[5] => wdata[5].IN1
wdata[6] => wdata[6].IN1
wdata[7] => wdata[7].IN1
rdata[0] <= slave_bram:memory.q
rdata[1] <= slave_bram:memory.q
rdata[2] <= slave_bram:memory.q
rdata[3] <= slave_bram:memory.q
rdata[4] <= slave_bram:memory.q
rdata[5] <= slave_bram:memory.q
rdata[6] <= slave_bram:memory.q
rdata[7] <= slave_bram:memory.q
rvalid <= rvalid~reg0.DB_MAX_OUTPUT_PORT_TYPE


|combined_top|demo_top_bb:u_demo_bb|top_with_bb_v1:bus|slave_with_bram:slave2|slave_memory_bram:sm|slave_bram:memory
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
rden => rden.IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a


|combined_top|demo_top_bb:u_demo_bb|top_with_bb_v1:bus|slave_with_bram:slave2|slave_memory_bram:sm|slave_bram:memory|altsyncram:altsyncram_component
wren_a => altsyncram_auh1:auto_generated.wren_a
rden_a => altsyncram_auh1:auto_generated.rden_a
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_auh1:auto_generated.data_a[0]
data_a[1] => altsyncram_auh1:auto_generated.data_a[1]
data_a[2] => altsyncram_auh1:auto_generated.data_a[2]
data_a[3] => altsyncram_auh1:auto_generated.data_a[3]
data_a[4] => altsyncram_auh1:auto_generated.data_a[4]
data_a[5] => altsyncram_auh1:auto_generated.data_a[5]
data_a[6] => altsyncram_auh1:auto_generated.data_a[6]
data_a[7] => altsyncram_auh1:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_auh1:auto_generated.address_a[0]
address_a[1] => altsyncram_auh1:auto_generated.address_a[1]
address_a[2] => altsyncram_auh1:auto_generated.address_a[2]
address_a[3] => altsyncram_auh1:auto_generated.address_a[3]
address_a[4] => altsyncram_auh1:auto_generated.address_a[4]
address_a[5] => altsyncram_auh1:auto_generated.address_a[5]
address_a[6] => altsyncram_auh1:auto_generated.address_a[6]
address_a[7] => altsyncram_auh1:auto_generated.address_a[7]
address_a[8] => altsyncram_auh1:auto_generated.address_a[8]
address_a[9] => altsyncram_auh1:auto_generated.address_a[9]
address_a[10] => altsyncram_auh1:auto_generated.address_a[10]
address_a[11] => altsyncram_auh1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_auh1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_auh1:auto_generated.q_a[0]
q_a[1] <= altsyncram_auh1:auto_generated.q_a[1]
q_a[2] <= altsyncram_auh1:auto_generated.q_a[2]
q_a[3] <= altsyncram_auh1:auto_generated.q_a[3]
q_a[4] <= altsyncram_auh1:auto_generated.q_a[4]
q_a[5] <= altsyncram_auh1:auto_generated.q_a[5]
q_a[6] <= altsyncram_auh1:auto_generated.q_a[6]
q_a[7] <= altsyncram_auh1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|combined_top|demo_top_bb:u_demo_bb|top_with_bb_v1:bus|slave_with_bram:slave2|slave_memory_bram:sm|slave_bram:memory|altsyncram:altsyncram_component|altsyncram_auh1:auto_generated
address_a[0] => altsyncram_5f82:altsyncram1.address_a[0]
address_a[1] => altsyncram_5f82:altsyncram1.address_a[1]
address_a[2] => altsyncram_5f82:altsyncram1.address_a[2]
address_a[3] => altsyncram_5f82:altsyncram1.address_a[3]
address_a[4] => altsyncram_5f82:altsyncram1.address_a[4]
address_a[5] => altsyncram_5f82:altsyncram1.address_a[5]
address_a[6] => altsyncram_5f82:altsyncram1.address_a[6]
address_a[7] => altsyncram_5f82:altsyncram1.address_a[7]
address_a[8] => altsyncram_5f82:altsyncram1.address_a[8]
address_a[9] => altsyncram_5f82:altsyncram1.address_a[9]
address_a[10] => altsyncram_5f82:altsyncram1.address_a[10]
address_a[11] => altsyncram_5f82:altsyncram1.address_a[11]
clock0 => altsyncram_5f82:altsyncram1.clock0
data_a[0] => altsyncram_5f82:altsyncram1.data_a[0]
data_a[1] => altsyncram_5f82:altsyncram1.data_a[1]
data_a[2] => altsyncram_5f82:altsyncram1.data_a[2]
data_a[3] => altsyncram_5f82:altsyncram1.data_a[3]
data_a[4] => altsyncram_5f82:altsyncram1.data_a[4]
data_a[5] => altsyncram_5f82:altsyncram1.data_a[5]
data_a[6] => altsyncram_5f82:altsyncram1.data_a[6]
data_a[7] => altsyncram_5f82:altsyncram1.data_a[7]
q_a[0] <= altsyncram_5f82:altsyncram1.q_a[0]
q_a[1] <= altsyncram_5f82:altsyncram1.q_a[1]
q_a[2] <= altsyncram_5f82:altsyncram1.q_a[2]
q_a[3] <= altsyncram_5f82:altsyncram1.q_a[3]
q_a[4] <= altsyncram_5f82:altsyncram1.q_a[4]
q_a[5] <= altsyncram_5f82:altsyncram1.q_a[5]
q_a[6] <= altsyncram_5f82:altsyncram1.q_a[6]
q_a[7] <= altsyncram_5f82:altsyncram1.q_a[7]
rden_a => altsyncram_5f82:altsyncram1.rden_a
wren_a => altsyncram_5f82:altsyncram1.wren_a


|combined_top|demo_top_bb:u_demo_bb|top_with_bb_v1:bus|slave_with_bram:slave2|slave_memory_bram:sm|slave_bram:memory|altsyncram:altsyncram_component|altsyncram_auh1:auto_generated|altsyncram_5f82:altsyncram1
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[0] => ram_block3a4.PORTAADDR
address_a[0] => ram_block3a5.PORTAADDR
address_a[0] => ram_block3a6.PORTAADDR
address_a[0] => ram_block3a7.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[1] => ram_block3a4.PORTAADDR1
address_a[1] => ram_block3a5.PORTAADDR1
address_a[1] => ram_block3a6.PORTAADDR1
address_a[1] => ram_block3a7.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[2] => ram_block3a4.PORTAADDR2
address_a[2] => ram_block3a5.PORTAADDR2
address_a[2] => ram_block3a6.PORTAADDR2
address_a[2] => ram_block3a7.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[3] => ram_block3a4.PORTAADDR3
address_a[3] => ram_block3a5.PORTAADDR3
address_a[3] => ram_block3a6.PORTAADDR3
address_a[3] => ram_block3a7.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[4] => ram_block3a2.PORTAADDR4
address_a[4] => ram_block3a3.PORTAADDR4
address_a[4] => ram_block3a4.PORTAADDR4
address_a[4] => ram_block3a5.PORTAADDR4
address_a[4] => ram_block3a6.PORTAADDR4
address_a[4] => ram_block3a7.PORTAADDR4
address_a[5] => ram_block3a0.PORTAADDR5
address_a[5] => ram_block3a1.PORTAADDR5
address_a[5] => ram_block3a2.PORTAADDR5
address_a[5] => ram_block3a3.PORTAADDR5
address_a[5] => ram_block3a4.PORTAADDR5
address_a[5] => ram_block3a5.PORTAADDR5
address_a[5] => ram_block3a6.PORTAADDR5
address_a[5] => ram_block3a7.PORTAADDR5
address_a[6] => ram_block3a0.PORTAADDR6
address_a[6] => ram_block3a1.PORTAADDR6
address_a[6] => ram_block3a2.PORTAADDR6
address_a[6] => ram_block3a3.PORTAADDR6
address_a[6] => ram_block3a4.PORTAADDR6
address_a[6] => ram_block3a5.PORTAADDR6
address_a[6] => ram_block3a6.PORTAADDR6
address_a[6] => ram_block3a7.PORTAADDR6
address_a[7] => ram_block3a0.PORTAADDR7
address_a[7] => ram_block3a1.PORTAADDR7
address_a[7] => ram_block3a2.PORTAADDR7
address_a[7] => ram_block3a3.PORTAADDR7
address_a[7] => ram_block3a4.PORTAADDR7
address_a[7] => ram_block3a5.PORTAADDR7
address_a[7] => ram_block3a6.PORTAADDR7
address_a[7] => ram_block3a7.PORTAADDR7
address_a[8] => ram_block3a0.PORTAADDR8
address_a[8] => ram_block3a1.PORTAADDR8
address_a[8] => ram_block3a2.PORTAADDR8
address_a[8] => ram_block3a3.PORTAADDR8
address_a[8] => ram_block3a4.PORTAADDR8
address_a[8] => ram_block3a5.PORTAADDR8
address_a[8] => ram_block3a6.PORTAADDR8
address_a[8] => ram_block3a7.PORTAADDR8
address_a[9] => ram_block3a0.PORTAADDR9
address_a[9] => ram_block3a1.PORTAADDR9
address_a[9] => ram_block3a2.PORTAADDR9
address_a[9] => ram_block3a3.PORTAADDR9
address_a[9] => ram_block3a4.PORTAADDR9
address_a[9] => ram_block3a5.PORTAADDR9
address_a[9] => ram_block3a6.PORTAADDR9
address_a[9] => ram_block3a7.PORTAADDR9
address_a[10] => ram_block3a0.PORTAADDR10
address_a[10] => ram_block3a1.PORTAADDR10
address_a[10] => ram_block3a2.PORTAADDR10
address_a[10] => ram_block3a3.PORTAADDR10
address_a[10] => ram_block3a4.PORTAADDR10
address_a[10] => ram_block3a5.PORTAADDR10
address_a[10] => ram_block3a6.PORTAADDR10
address_a[10] => ram_block3a7.PORTAADDR10
address_a[11] => ram_block3a0.PORTAADDR11
address_a[11] => ram_block3a1.PORTAADDR11
address_a[11] => ram_block3a2.PORTAADDR11
address_a[11] => ram_block3a3.PORTAADDR11
address_a[11] => ram_block3a4.PORTAADDR11
address_a[11] => ram_block3a5.PORTAADDR11
address_a[11] => ram_block3a6.PORTAADDR11
address_a[11] => ram_block3a7.PORTAADDR11
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[0] => ram_block3a4.PORTBADDR
address_b[0] => ram_block3a5.PORTBADDR
address_b[0] => ram_block3a6.PORTBADDR
address_b[0] => ram_block3a7.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[1] => ram_block3a4.PORTBADDR1
address_b[1] => ram_block3a5.PORTBADDR1
address_b[1] => ram_block3a6.PORTBADDR1
address_b[1] => ram_block3a7.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[2] => ram_block3a4.PORTBADDR2
address_b[2] => ram_block3a5.PORTBADDR2
address_b[2] => ram_block3a6.PORTBADDR2
address_b[2] => ram_block3a7.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[3] => ram_block3a4.PORTBADDR3
address_b[3] => ram_block3a5.PORTBADDR3
address_b[3] => ram_block3a6.PORTBADDR3
address_b[3] => ram_block3a7.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[4] => ram_block3a2.PORTBADDR4
address_b[4] => ram_block3a3.PORTBADDR4
address_b[4] => ram_block3a4.PORTBADDR4
address_b[4] => ram_block3a5.PORTBADDR4
address_b[4] => ram_block3a6.PORTBADDR4
address_b[4] => ram_block3a7.PORTBADDR4
address_b[5] => ram_block3a0.PORTBADDR5
address_b[5] => ram_block3a1.PORTBADDR5
address_b[5] => ram_block3a2.PORTBADDR5
address_b[5] => ram_block3a3.PORTBADDR5
address_b[5] => ram_block3a4.PORTBADDR5
address_b[5] => ram_block3a5.PORTBADDR5
address_b[5] => ram_block3a6.PORTBADDR5
address_b[5] => ram_block3a7.PORTBADDR5
address_b[6] => ram_block3a0.PORTBADDR6
address_b[6] => ram_block3a1.PORTBADDR6
address_b[6] => ram_block3a2.PORTBADDR6
address_b[6] => ram_block3a3.PORTBADDR6
address_b[6] => ram_block3a4.PORTBADDR6
address_b[6] => ram_block3a5.PORTBADDR6
address_b[6] => ram_block3a6.PORTBADDR6
address_b[6] => ram_block3a7.PORTBADDR6
address_b[7] => ram_block3a0.PORTBADDR7
address_b[7] => ram_block3a1.PORTBADDR7
address_b[7] => ram_block3a2.PORTBADDR7
address_b[7] => ram_block3a3.PORTBADDR7
address_b[7] => ram_block3a4.PORTBADDR7
address_b[7] => ram_block3a5.PORTBADDR7
address_b[7] => ram_block3a6.PORTBADDR7
address_b[7] => ram_block3a7.PORTBADDR7
address_b[8] => ram_block3a0.PORTBADDR8
address_b[8] => ram_block3a1.PORTBADDR8
address_b[8] => ram_block3a2.PORTBADDR8
address_b[8] => ram_block3a3.PORTBADDR8
address_b[8] => ram_block3a4.PORTBADDR8
address_b[8] => ram_block3a5.PORTBADDR8
address_b[8] => ram_block3a6.PORTBADDR8
address_b[8] => ram_block3a7.PORTBADDR8
address_b[9] => ram_block3a0.PORTBADDR9
address_b[9] => ram_block3a1.PORTBADDR9
address_b[9] => ram_block3a2.PORTBADDR9
address_b[9] => ram_block3a3.PORTBADDR9
address_b[9] => ram_block3a4.PORTBADDR9
address_b[9] => ram_block3a5.PORTBADDR9
address_b[9] => ram_block3a6.PORTBADDR9
address_b[9] => ram_block3a7.PORTBADDR9
address_b[10] => ram_block3a0.PORTBADDR10
address_b[10] => ram_block3a1.PORTBADDR10
address_b[10] => ram_block3a2.PORTBADDR10
address_b[10] => ram_block3a3.PORTBADDR10
address_b[10] => ram_block3a4.PORTBADDR10
address_b[10] => ram_block3a5.PORTBADDR10
address_b[10] => ram_block3a6.PORTBADDR10
address_b[10] => ram_block3a7.PORTBADDR10
address_b[11] => ram_block3a0.PORTBADDR11
address_b[11] => ram_block3a1.PORTBADDR11
address_b[11] => ram_block3a2.PORTBADDR11
address_b[11] => ram_block3a3.PORTBADDR11
address_b[11] => ram_block3a4.PORTBADDR11
address_b[11] => ram_block3a5.PORTBADDR11
address_b[11] => ram_block3a6.PORTBADDR11
address_b[11] => ram_block3a7.PORTBADDR11
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock0 => ram_block3a4.CLK0
clock0 => ram_block3a5.CLK0
clock0 => ram_block3a6.CLK0
clock0 => ram_block3a7.CLK0
clock1 => ram_block3a0.CLK1
clock1 => ram_block3a1.CLK1
clock1 => ram_block3a2.CLK1
clock1 => ram_block3a3.CLK1
clock1 => ram_block3a4.CLK1
clock1 => ram_block3a5.CLK1
clock1 => ram_block3a6.CLK1
clock1 => ram_block3a7.CLK1
data_a[0] => ram_block3a0.PORTADATAIN
data_a[1] => ram_block3a1.PORTADATAIN
data_a[2] => ram_block3a2.PORTADATAIN
data_a[3] => ram_block3a3.PORTADATAIN
data_a[4] => ram_block3a4.PORTADATAIN
data_a[5] => ram_block3a5.PORTADATAIN
data_a[6] => ram_block3a6.PORTADATAIN
data_a[7] => ram_block3a7.PORTADATAIN
data_b[0] => ram_block3a0.PORTBDATAIN
data_b[1] => ram_block3a1.PORTBDATAIN
data_b[2] => ram_block3a2.PORTBDATAIN
data_b[3] => ram_block3a3.PORTBDATAIN
data_b[4] => ram_block3a4.PORTBDATAIN
data_b[5] => ram_block3a5.PORTBDATAIN
data_b[6] => ram_block3a6.PORTBDATAIN
data_b[7] => ram_block3a7.PORTBDATAIN
q_a[0] <= ram_block3a0.PORTADATAOUT
q_a[1] <= ram_block3a1.PORTADATAOUT
q_a[2] <= ram_block3a2.PORTADATAOUT
q_a[3] <= ram_block3a3.PORTADATAOUT
q_a[4] <= ram_block3a4.PORTADATAOUT
q_a[5] <= ram_block3a5.PORTADATAOUT
q_a[6] <= ram_block3a6.PORTADATAOUT
q_a[7] <= ram_block3a7.PORTADATAOUT
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
q_b[2] <= ram_block3a2.PORTBDATAOUT
q_b[3] <= ram_block3a3.PORTBDATAOUT
q_b[4] <= ram_block3a4.PORTBDATAOUT
q_b[5] <= ram_block3a5.PORTBDATAOUT
q_b[6] <= ram_block3a6.PORTBDATAOUT
q_b[7] <= ram_block3a7.PORTBDATAOUT
rden_a => ram_block3a0.PORTARE
rden_a => ram_block3a1.PORTARE
rden_a => ram_block3a2.PORTARE
rden_a => ram_block3a3.PORTARE
rden_a => ram_block3a4.PORTARE
rden_a => ram_block3a5.PORTARE
rden_a => ram_block3a6.PORTARE
rden_a => ram_block3a7.PORTARE
wren_a => ram_block3a0.PORTAWE
wren_a => ram_block3a1.PORTAWE
wren_a => ram_block3a2.PORTAWE
wren_a => ram_block3a3.PORTAWE
wren_a => ram_block3a4.PORTAWE
wren_a => ram_block3a5.PORTAWE
wren_a => ram_block3a6.PORTAWE
wren_a => ram_block3a7.PORTAWE
wren_b => ram_block3a0.PORTBWE
wren_b => ram_block3a1.PORTBWE
wren_b => ram_block3a2.PORTBWE
wren_b => ram_block3a3.PORTBWE
wren_b => ram_block3a4.PORTBWE
wren_b => ram_block3a5.PORTBWE
wren_b => ram_block3a6.PORTBWE
wren_b => ram_block3a7.PORTBWE


|combined_top|demo_top_bb:u_demo_bb|top_with_bb_v1:bus|slave_with_bram:slave2|slave_memory_bram:sm|slave_bram:memory|altsyncram:altsyncram_component|altsyncram_auh1:auto_generated|sld_mod_ram_rom:mgl_prim2
tck_usr <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_tck
address[0] <= ram_rom_addr_reg[0].DB_MAX_OUTPUT_PORT_TYPE
address[1] <= ram_rom_addr_reg[1].DB_MAX_OUTPUT_PORT_TYPE
address[2] <= ram_rom_addr_reg[2].DB_MAX_OUTPUT_PORT_TYPE
address[3] <= ram_rom_addr_reg[3].DB_MAX_OUTPUT_PORT_TYPE
address[4] <= ram_rom_addr_reg[4].DB_MAX_OUTPUT_PORT_TYPE
address[5] <= ram_rom_addr_reg[5].DB_MAX_OUTPUT_PORT_TYPE
address[6] <= ram_rom_addr_reg[6].DB_MAX_OUTPUT_PORT_TYPE
address[7] <= ram_rom_addr_reg[7].DB_MAX_OUTPUT_PORT_TYPE
address[8] <= ram_rom_addr_reg[8].DB_MAX_OUTPUT_PORT_TYPE
address[9] <= ram_rom_addr_reg[9].DB_MAX_OUTPUT_PORT_TYPE
address[10] <= ram_rom_addr_reg[10].DB_MAX_OUTPUT_PORT_TYPE
address[11] <= ram_rom_addr_reg[11].DB_MAX_OUTPUT_PORT_TYPE
enable_write <= enable_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[0] <= ram_rom_data_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_write[1] <= ram_rom_data_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_write[2] <= ram_rom_data_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_write[3] <= ram_rom_data_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_write[4] <= ram_rom_data_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_write[5] <= ram_rom_data_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_write[6] <= ram_rom_data_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_write[7] <= ram_rom_data_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_read[0] => ram_rom_data_reg.DATAB
data_read[1] => ram_rom_data_reg.DATAB
data_read[2] => ram_rom_data_reg.DATAB
data_read[3] => ram_rom_data_reg.DATAB
data_read[4] => ram_rom_data_reg.DATAB
data_read[5] => ram_rom_data_reg.DATAB
data_read[6] => ram_rom_data_reg.DATAB
data_read[7] => ram_rom_data_reg.DATAB
adapter_ready => ~NO_FANOUT~
adapter_valid => ~NO_FANOUT~
adapter_queue_size[0] => ~NO_FANOUT~
adapter_queue_size[1] => ~NO_FANOUT~
adapter_queue_size[2] => ~NO_FANOUT~
adapter_queue_size[3] => ~NO_FANOUT~
adapter_queue_size[4] => ~NO_FANOUT~
adapter_reset <= <GND>
sld_ready <= <GND>
sld_valid <= <GND>
clr_out <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_clr
raw_tck => sld_jtag_endpoint_adapter:jtag_signal_adapter.raw_tck
tdi => sld_jtag_endpoint_adapter:jtag_signal_adapter.tdi
usr1 => sld_jtag_endpoint_adapter:jtag_signal_adapter.usr1
jtag_state_cdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_e1dr
jtag_state_udr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_udr
jtag_state_uir => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_uir
clr => sld_jtag_endpoint_adapter:jtag_signal_adapter.clr
ena => sld_jtag_endpoint_adapter:jtag_signal_adapter.ena
ena => bypass_reg_out.ENA
ir_in[0] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[4]
ir_in[5] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[5]
ir_in[6] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[6]
ir_in[7] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[7]
ir_out[0] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[4]
ir_out[5] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[5]
ir_out[6] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[6]
ir_out[7] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[7]
tdo <= sld_jtag_endpoint_adapter:jtag_signal_adapter.tdo


|combined_top|demo_top_bb:u_demo_bb|top_with_bb_v1:bus|slave_with_bram:slave2|slave_memory_bram:sm|slave_bram:memory|altsyncram:altsyncram_component|altsyncram_auh1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter
raw_tck => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tck
raw_tms => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tms
tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdi
vir_tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.vir_tdi
jtag_state_tlr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_tlr
jtag_state_rti => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_rti
jtag_state_sdrs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdrs
jtag_state_cdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1dr
jtag_state_pdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pdr
jtag_state_e2dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2dr
jtag_state_udr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_udr
jtag_state_sirs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sirs
jtag_state_cir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cir
jtag_state_sir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sir
jtag_state_e1ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1ir
jtag_state_pir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pir
jtag_state_e2ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2ir
jtag_state_uir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_uir
usr1 => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.usr1
clr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.clr
ena => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ena
ir_in[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[4]
ir_in[5] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[5]
ir_in[6] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[6]
ir_in[7] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[7]
tdo <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdo
ir_out[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[4]
ir_out[5] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[5]
ir_out[6] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[6]
ir_out[7] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[7]
adapted_tck <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tck
adapted_tms <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tms
adapted_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdi
adapted_vir_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_vir_tdi
adapted_jtag_state_tlr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_tlr
adapted_jtag_state_rti <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_rti
adapted_jtag_state_sdrs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdrs
adapted_jtag_state_cdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cdr
adapted_jtag_state_sdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdr
adapted_jtag_state_e1dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1dr
adapted_jtag_state_pdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pdr
adapted_jtag_state_e2dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2dr
adapted_jtag_state_udr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_udr
adapted_jtag_state_sirs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sirs
adapted_jtag_state_cir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cir
adapted_jtag_state_sir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sir
adapted_jtag_state_e1ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1ir
adapted_jtag_state_pir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pir
adapted_jtag_state_e2ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2ir
adapted_jtag_state_uir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_uir
adapted_usr1 <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_usr1
adapted_clr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_clr
adapted_ena <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ena
adapted_ir_in[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[0]
adapted_ir_in[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[1]
adapted_ir_in[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[2]
adapted_ir_in[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[3]
adapted_ir_in[4] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[4]
adapted_ir_in[5] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[5]
adapted_ir_in[6] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[6]
adapted_ir_in[7] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[7]
adapted_tdo => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdo
adapted_ir_out[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[0]
adapted_ir_out[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[1]
adapted_ir_out[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[2]
adapted_ir_out[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[3]
adapted_ir_out[4] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[4]
adapted_ir_out[5] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[5]
adapted_ir_out[6] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[6]
adapted_ir_out[7] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[7]


|combined_top|demo_top_bb:u_demo_bb|top_with_bb_v1:bus|slave_with_bram:slave2|slave_memory_bram:sm|slave_bram:memory|altsyncram:altsyncram_component|altsyncram_auh1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst
raw_tck => adapted_tck.DATAIN
raw_tms => adapted_tms.DATAIN
tdi => adapted_tdi.DATAIN
vir_tdi => adapted_vir_tdi.DATAIN
jtag_state_tlr => adapted_jtag_state_tlr.DATAIN
jtag_state_rti => adapted_jtag_state_rti.DATAIN
jtag_state_sdrs => adapted_jtag_state_sdrs.DATAIN
jtag_state_cdr => adapted_jtag_state_cdr.DATAIN
jtag_state_sdr => adapted_jtag_state_sdr.DATAIN
jtag_state_e1dr => adapted_jtag_state_e1dr.DATAIN
jtag_state_pdr => adapted_jtag_state_pdr.DATAIN
jtag_state_e2dr => adapted_jtag_state_e2dr.DATAIN
jtag_state_udr => adapted_jtag_state_udr.DATAIN
jtag_state_sirs => adapted_jtag_state_sirs.DATAIN
jtag_state_cir => adapted_jtag_state_cir.DATAIN
jtag_state_sir => adapted_jtag_state_sir.DATAIN
jtag_state_e1ir => adapted_jtag_state_e1ir.DATAIN
jtag_state_pir => adapted_jtag_state_pir.DATAIN
jtag_state_e2ir => adapted_jtag_state_e2ir.DATAIN
jtag_state_uir => adapted_jtag_state_uir.DATAIN
usr1 => adapted_usr1.DATAIN
clr => adapted_clr.DATAIN
ena => adapted_ena.DATAIN
ir_in[0] => adapted_ir_in[0].DATAIN
ir_in[1] => adapted_ir_in[1].DATAIN
ir_in[2] => adapted_ir_in[2].DATAIN
ir_in[3] => adapted_ir_in[3].DATAIN
ir_in[4] => adapted_ir_in[4].DATAIN
ir_in[5] => adapted_ir_in[5].DATAIN
ir_in[6] => adapted_ir_in[6].DATAIN
ir_in[7] => adapted_ir_in[7].DATAIN
tdo <= adapted_tdo.DB_MAX_OUTPUT_PORT_TYPE
ir_out[0] <= adapted_ir_out[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= adapted_ir_out[1].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= adapted_ir_out[2].DB_MAX_OUTPUT_PORT_TYPE
ir_out[3] <= adapted_ir_out[3].DB_MAX_OUTPUT_PORT_TYPE
ir_out[4] <= adapted_ir_out[4].DB_MAX_OUTPUT_PORT_TYPE
ir_out[5] <= adapted_ir_out[5].DB_MAX_OUTPUT_PORT_TYPE
ir_out[6] <= adapted_ir_out[6].DB_MAX_OUTPUT_PORT_TYPE
ir_out[7] <= adapted_ir_out[7].DB_MAX_OUTPUT_PORT_TYPE
adapted_tck <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
adapted_tms <= raw_tms.DB_MAX_OUTPUT_PORT_TYPE
adapted_tdi <= tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_vir_tdi <= vir_tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_tlr <= jtag_state_tlr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_rti <= jtag_state_rti.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdrs <= jtag_state_sdrs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cdr <= jtag_state_cdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdr <= jtag_state_sdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1dr <= jtag_state_e1dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pdr <= jtag_state_pdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2dr <= jtag_state_e2dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_udr <= jtag_state_udr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sirs <= jtag_state_sirs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cir <= jtag_state_cir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sir <= jtag_state_sir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1ir <= jtag_state_e1ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pir <= jtag_state_pir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2ir <= jtag_state_e2ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_uir <= jtag_state_uir.DB_MAX_OUTPUT_PORT_TYPE
adapted_usr1 <= usr1.DB_MAX_OUTPUT_PORT_TYPE
adapted_clr <= clr.DB_MAX_OUTPUT_PORT_TYPE
adapted_ena <= ena.DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[0] <= ir_in[0].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[1] <= ir_in[1].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[2] <= ir_in[2].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[3] <= ir_in[3].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[4] <= ir_in[4].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[5] <= ir_in[5].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[6] <= ir_in[6].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[7] <= ir_in[7].DB_MAX_OUTPUT_PORT_TYPE
adapted_tdo => tdo.DATAIN
adapted_ir_out[0] => ir_out[0].DATAIN
adapted_ir_out[1] => ir_out[1].DATAIN
adapted_ir_out[2] => ir_out[2].DATAIN
adapted_ir_out[3] => ir_out[3].DATAIN
adapted_ir_out[4] => ir_out[4].DATAIN
adapted_ir_out[5] => ir_out[5].DATAIN
adapted_ir_out[6] => ir_out[6].DATAIN
adapted_ir_out[7] => ir_out[7].DATAIN


|combined_top|demo_top_bb:u_demo_bb|top_with_bb_v1:bus|slave_with_bram:slave2|slave_memory_bram:sm|slave_bram:memory|altsyncram:altsyncram_component|altsyncram_auh1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr
ROM_DATA[0] => Mux3.IN131
ROM_DATA[1] => Mux2.IN131
ROM_DATA[2] => Mux1.IN131
ROM_DATA[3] => Mux0.IN131
ROM_DATA[4] => Mux3.IN127
ROM_DATA[5] => Mux2.IN127
ROM_DATA[6] => Mux1.IN127
ROM_DATA[7] => Mux0.IN127
ROM_DATA[8] => Mux3.IN123
ROM_DATA[9] => Mux2.IN123
ROM_DATA[10] => Mux1.IN123
ROM_DATA[11] => Mux0.IN123
ROM_DATA[12] => Mux3.IN119
ROM_DATA[13] => Mux2.IN119
ROM_DATA[14] => Mux1.IN119
ROM_DATA[15] => Mux0.IN119
ROM_DATA[16] => Mux3.IN115
ROM_DATA[17] => Mux2.IN115
ROM_DATA[18] => Mux1.IN115
ROM_DATA[19] => Mux0.IN115
ROM_DATA[20] => Mux3.IN111
ROM_DATA[21] => Mux2.IN111
ROM_DATA[22] => Mux1.IN111
ROM_DATA[23] => Mux0.IN111
ROM_DATA[24] => Mux3.IN107
ROM_DATA[25] => Mux2.IN107
ROM_DATA[26] => Mux1.IN107
ROM_DATA[27] => Mux0.IN107
ROM_DATA[28] => Mux3.IN103
ROM_DATA[29] => Mux2.IN103
ROM_DATA[30] => Mux1.IN103
ROM_DATA[31] => Mux0.IN103
ROM_DATA[32] => Mux3.IN99
ROM_DATA[33] => Mux2.IN99
ROM_DATA[34] => Mux1.IN99
ROM_DATA[35] => Mux0.IN99
ROM_DATA[36] => Mux3.IN95
ROM_DATA[37] => Mux2.IN95
ROM_DATA[38] => Mux1.IN95
ROM_DATA[39] => Mux0.IN95
ROM_DATA[40] => Mux3.IN91
ROM_DATA[41] => Mux2.IN91
ROM_DATA[42] => Mux1.IN91
ROM_DATA[43] => Mux0.IN91
ROM_DATA[44] => Mux3.IN87
ROM_DATA[45] => Mux2.IN87
ROM_DATA[46] => Mux1.IN87
ROM_DATA[47] => Mux0.IN87
ROM_DATA[48] => Mux3.IN83
ROM_DATA[49] => Mux2.IN83
ROM_DATA[50] => Mux1.IN83
ROM_DATA[51] => Mux0.IN83
ROM_DATA[52] => Mux3.IN79
ROM_DATA[53] => Mux2.IN79
ROM_DATA[54] => Mux1.IN79
ROM_DATA[55] => Mux0.IN79
ROM_DATA[56] => Mux3.IN75
ROM_DATA[57] => Mux2.IN75
ROM_DATA[58] => Mux1.IN75
ROM_DATA[59] => Mux0.IN75
ROM_DATA[60] => Mux3.IN71
ROM_DATA[61] => Mux2.IN71
ROM_DATA[62] => Mux1.IN71
ROM_DATA[63] => Mux0.IN71
ROM_DATA[64] => Mux3.IN67
ROM_DATA[65] => Mux2.IN67
ROM_DATA[66] => Mux1.IN67
ROM_DATA[67] => Mux0.IN67
ROM_DATA[68] => Mux3.IN63
ROM_DATA[69] => Mux2.IN63
ROM_DATA[70] => Mux1.IN63
ROM_DATA[71] => Mux0.IN63
ROM_DATA[72] => Mux3.IN59
ROM_DATA[73] => Mux2.IN59
ROM_DATA[74] => Mux1.IN59
ROM_DATA[75] => Mux0.IN59
ROM_DATA[76] => Mux3.IN55
ROM_DATA[77] => Mux2.IN55
ROM_DATA[78] => Mux1.IN55
ROM_DATA[79] => Mux0.IN55
ROM_DATA[80] => Mux3.IN51
ROM_DATA[81] => Mux2.IN51
ROM_DATA[82] => Mux1.IN51
ROM_DATA[83] => Mux0.IN51
ROM_DATA[84] => Mux3.IN47
ROM_DATA[85] => Mux2.IN47
ROM_DATA[86] => Mux1.IN47
ROM_DATA[87] => Mux0.IN47
TCK => WORD_SR[0].CLK
TCK => WORD_SR[1].CLK
TCK => WORD_SR[2].CLK
TCK => WORD_SR[3].CLK
TCK => word_counter[0].CLK
TCK => word_counter[1].CLK
TCK => word_counter[2].CLK
TCK => word_counter[3].CLK
TCK => word_counter[4].CLK
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
UPDATE => clear_signal.IN0
USR1 => clear_signal.IN1
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
TDI => WORD_SR.DATAA
TDO <= WORD_SR[0].DB_MAX_OUTPUT_PORT_TYPE


|combined_top|demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_bridge_slave:bb_slave
clk => clk.IN2
rstn => rstn.IN2
swdata => swdata.IN1
smode => smode.IN1
mvalid => mvalid.IN1
split_grant => split_grant.IN1
srdata <= slave_port:slave.srdata
svalid <= slave_port:slave.svalid
sready <= sready.DB_MAX_OUTPUT_PORT_TYPE
ssplit <= slave_port:slave.ssplit
u_tx <= uart_other:uart_module.tx
u_rx => u_rx.IN1


|combined_top|demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_bridge_slave:bb_slave|slave_port:slave
clk => counter_debug[0].CLK
clk => counter_debug[1].CLK
clk => demo_data[0]~reg0.CLK
clk => demo_data[1]~reg0.CLK
clk => demo_data[2]~reg0.CLK
clk => demo_data[3]~reg0.CLK
clk => demo_data[4]~reg0.CLK
clk => demo_data[5]~reg0.CLK
clk => demo_data[6]~reg0.CLK
clk => demo_data[7]~reg0.CLK
clk => rcounter[0].CLK
clk => rcounter[1].CLK
clk => rcounter[2].CLK
clk => rcounter[3].CLK
clk => srdata~reg0.CLK
clk => smemwdata[0]~reg0.CLK
clk => smemwdata[1]~reg0.CLK
clk => smemwdata[2]~reg0.CLK
clk => smemwdata[3]~reg0.CLK
clk => smemwdata[4]~reg0.CLK
clk => smemwdata[5]~reg0.CLK
clk => smemwdata[6]~reg0.CLK
clk => smemwdata[7]~reg0.CLK
clk => smemaddr[0]~reg0.CLK
clk => smemaddr[1]~reg0.CLK
clk => smemaddr[2]~reg0.CLK
clk => smemaddr[3]~reg0.CLK
clk => smemaddr[4]~reg0.CLK
clk => smemaddr[5]~reg0.CLK
clk => smemaddr[6]~reg0.CLK
clk => smemaddr[7]~reg0.CLK
clk => smemaddr[8]~reg0.CLK
clk => smemaddr[9]~reg0.CLK
clk => smemaddr[10]~reg0.CLK
clk => smemaddr[11]~reg0.CLK
clk => smemaddr[12]~reg0.CLK
clk => mode.CLK
clk => smemwen~reg0.CLK
clk => smemren~reg0.CLK
clk => svalid~reg0.CLK
clk => counter[0].CLK
clk => counter[1].CLK
clk => counter[2].CLK
clk => counter[3].CLK
clk => counter[4].CLK
clk => counter[5].CLK
clk => counter[6].CLK
clk => counter[7].CLK
clk => addr[0].CLK
clk => addr[1].CLK
clk => addr[2].CLK
clk => addr[3].CLK
clk => addr[4].CLK
clk => addr[5].CLK
clk => addr[6].CLK
clk => addr[7].CLK
clk => addr[8].CLK
clk => addr[9].CLK
clk => addr[10].CLK
clk => addr[11].CLK
clk => addr[12].CLK
clk => wdata[0].CLK
clk => wdata[1].CLK
clk => wdata[2].CLK
clk => wdata[3].CLK
clk => wdata[4].CLK
clk => wdata[5].CLK
clk => wdata[6].CLK
clk => wdata[7].CLK
clk => state~8.DATAIN
rstn => counter_debug[0].ACLR
rstn => counter_debug[1].ACLR
rstn => demo_data[0]~reg0.ACLR
rstn => demo_data[1]~reg0.ACLR
rstn => demo_data[2]~reg0.ACLR
rstn => demo_data[3]~reg0.ACLR
rstn => demo_data[4]~reg0.ACLR
rstn => demo_data[5]~reg0.ACLR
rstn => demo_data[6]~reg0.ACLR
rstn => demo_data[7]~reg0.ACLR
rstn => rcounter[0].ACLR
rstn => rcounter[1].ACLR
rstn => rcounter[2].ACLR
rstn => rcounter[3].ACLR
rstn => srdata~reg0.ACLR
rstn => smemwdata[0]~reg0.ACLR
rstn => smemwdata[1]~reg0.ACLR
rstn => smemwdata[2]~reg0.ACLR
rstn => smemwdata[3]~reg0.ACLR
rstn => smemwdata[4]~reg0.ACLR
rstn => smemwdata[5]~reg0.ACLR
rstn => smemwdata[6]~reg0.ACLR
rstn => smemwdata[7]~reg0.ACLR
rstn => smemaddr[0]~reg0.ACLR
rstn => smemaddr[1]~reg0.ACLR
rstn => smemaddr[2]~reg0.ACLR
rstn => smemaddr[3]~reg0.ACLR
rstn => smemaddr[4]~reg0.ACLR
rstn => smemaddr[5]~reg0.ACLR
rstn => smemaddr[6]~reg0.ACLR
rstn => smemaddr[7]~reg0.ACLR
rstn => smemaddr[8]~reg0.ACLR
rstn => smemaddr[9]~reg0.ACLR
rstn => smemaddr[10]~reg0.ACLR
rstn => smemaddr[11]~reg0.ACLR
rstn => smemaddr[12]~reg0.ACLR
rstn => mode.ACLR
rstn => smemwen~reg0.ACLR
rstn => smemren~reg0.ACLR
rstn => svalid~reg0.ACLR
rstn => counter[0].ACLR
rstn => counter[1].ACLR
rstn => counter[2].ACLR
rstn => counter[3].ACLR
rstn => counter[4].ACLR
rstn => counter[5].ACLR
rstn => counter[6].ACLR
rstn => counter[7].ACLR
rstn => addr[0].ACLR
rstn => addr[1].ACLR
rstn => addr[2].ACLR
rstn => addr[3].ACLR
rstn => addr[4].ACLR
rstn => addr[5].ACLR
rstn => addr[6].ACLR
rstn => addr[7].ACLR
rstn => addr[8].ACLR
rstn => addr[9].ACLR
rstn => addr[10].ACLR
rstn => addr[11].ACLR
rstn => addr[12].ACLR
rstn => wdata[0].ACLR
rstn => wdata[1].ACLR
rstn => wdata[2].ACLR
rstn => wdata[3].ACLR
rstn => wdata[4].ACLR
rstn => wdata[5].ACLR
rstn => wdata[6].ACLR
rstn => wdata[7].ACLR
rstn => state~10.DATAIN
smemrdata[0] => Mux0.IN7
smemrdata[0] => demo_data.DATAB
smemrdata[1] => Mux0.IN6
smemrdata[1] => demo_data.DATAB
smemrdata[2] => Mux0.IN5
smemrdata[2] => demo_data.DATAB
smemrdata[3] => Mux0.IN4
smemrdata[3] => demo_data.DATAB
smemrdata[4] => Mux0.IN3
smemrdata[4] => demo_data.DATAB
smemrdata[5] => Mux0.IN2
smemrdata[5] => demo_data.DATAB
smemrdata[6] => Mux0.IN1
smemrdata[6] => demo_data.DATAB
smemrdata[7] => Mux0.IN0
smemrdata[7] => demo_data.DATAB
rvalid => Selector26.IN4
rvalid => Selector31.IN2
smemwen <= smemwen~reg0.DB_MAX_OUTPUT_PORT_TYPE
smemren <= smemren~reg0.DB_MAX_OUTPUT_PORT_TYPE
smemaddr[0] <= smemaddr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
smemaddr[1] <= smemaddr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
smemaddr[2] <= smemaddr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
smemaddr[3] <= smemaddr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
smemaddr[4] <= smemaddr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
smemaddr[5] <= smemaddr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
smemaddr[6] <= smemaddr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
smemaddr[7] <= smemaddr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
smemaddr[8] <= smemaddr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
smemaddr[9] <= smemaddr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
smemaddr[10] <= smemaddr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
smemaddr[11] <= smemaddr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
smemaddr[12] <= smemaddr[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
smemwdata[0] <= smemwdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
smemwdata[1] <= smemwdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
smemwdata[2] <= smemwdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
smemwdata[3] <= smemwdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
smemwdata[4] <= smemwdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
smemwdata[5] <= smemwdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
smemwdata[6] <= smemwdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
smemwdata[7] <= smemwdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
swdata => addr.DATAB
swdata => addr.DATAB
swdata => addr.DATAB
swdata => addr.DATAB
swdata => addr.DATAB
swdata => addr.DATAB
swdata => addr.DATAB
swdata => addr.DATAB
swdata => addr.DATAB
swdata => addr.DATAB
swdata => addr.DATAB
swdata => addr.DATAB
swdata => addr.DATAB
swdata => wdata.DATAB
swdata => wdata.DATAB
swdata => wdata.DATAB
swdata => wdata.DATAB
swdata => wdata.DATAB
swdata => wdata.DATAB
swdata => wdata.DATAB
swdata => wdata.DATAB
srdata <= srdata~reg0.DB_MAX_OUTPUT_PORT_TYPE
smode => mode.DATAB
mvalid => mode.OUTPUTSELECT
mvalid => addr.OUTPUTSELECT
mvalid => addr.OUTPUTSELECT
mvalid => addr.OUTPUTSELECT
mvalid => addr.OUTPUTSELECT
mvalid => addr.OUTPUTSELECT
mvalid => addr.OUTPUTSELECT
mvalid => addr.OUTPUTSELECT
mvalid => addr.OUTPUTSELECT
mvalid => addr.OUTPUTSELECT
mvalid => addr.OUTPUTSELECT
mvalid => addr.OUTPUTSELECT
mvalid => addr.OUTPUTSELECT
mvalid => addr.OUTPUTSELECT
mvalid => counter.OUTPUTSELECT
mvalid => counter.OUTPUTSELECT
mvalid => counter.OUTPUTSELECT
mvalid => counter.OUTPUTSELECT
mvalid => counter.OUTPUTSELECT
mvalid => counter.OUTPUTSELECT
mvalid => counter.OUTPUTSELECT
mvalid => counter.OUTPUTSELECT
mvalid => counter.OUTPUTSELECT
mvalid => counter.OUTPUTSELECT
mvalid => counter.OUTPUTSELECT
mvalid => counter.OUTPUTSELECT
mvalid => counter.OUTPUTSELECT
mvalid => counter.OUTPUTSELECT
mvalid => counter.OUTPUTSELECT
mvalid => counter.OUTPUTSELECT
mvalid => state.OUTPUTSELECT
mvalid => state.OUTPUTSELECT
mvalid => state.OUTPUTSELECT
mvalid => wdata.OUTPUTSELECT
mvalid => wdata.OUTPUTSELECT
mvalid => wdata.OUTPUTSELECT
mvalid => wdata.OUTPUTSELECT
mvalid => wdata.OUTPUTSELECT
mvalid => wdata.OUTPUTSELECT
mvalid => wdata.OUTPUTSELECT
mvalid => wdata.OUTPUTSELECT
mvalid => counter.OUTPUTSELECT
mvalid => counter.OUTPUTSELECT
mvalid => counter.OUTPUTSELECT
mvalid => counter.OUTPUTSELECT
mvalid => counter.OUTPUTSELECT
mvalid => counter.OUTPUTSELECT
mvalid => counter.OUTPUTSELECT
mvalid => counter.OUTPUTSELECT
mvalid => state.OUTPUTSELECT
mvalid => state.OUTPUTSELECT
mvalid => Selector25.IN4
mvalid => Selector24.IN1
split_grant => Selector26.IN5
split_grant => Selector30.IN2
svalid <= svalid~reg0.DB_MAX_OUTPUT_PORT_TYPE
sready <= sready.DB_MAX_OUTPUT_PORT_TYPE
ssplit <= ssplit.DB_MAX_OUTPUT_PORT_TYPE
demo_data[0] <= demo_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
demo_data[1] <= demo_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
demo_data[2] <= demo_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
demo_data[3] <= demo_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
demo_data[4] <= demo_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
demo_data[5] <= demo_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
demo_data[6] <= demo_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
demo_data[7] <= demo_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|combined_top|demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_bridge_slave:bb_slave|uart_other:uart_module
data_input[0] => data_input[0].IN1
data_input[1] => data_input[1].IN1
data_input[2] => data_input[2].IN1
data_input[3] => data_input[3].IN1
data_input[4] => data_input[4].IN1
data_input[5] => data_input[5].IN1
data_input[6] => data_input[6].IN1
data_input[7] => data_input[7].IN1
data_input[8] => data_input[8].IN1
data_input[9] => data_input[9].IN1
data_input[10] => data_input[10].IN1
data_input[11] => data_input[11].IN1
data_input[12] => data_input[12].IN1
data_input[13] => data_input[13].IN1
data_input[14] => data_input[14].IN1
data_input[15] => data_input[15].IN1
data_input[16] => data_input[16].IN1
data_input[17] => data_input[17].IN1
data_input[18] => data_input[18].IN1
data_input[19] => data_input[19].IN1
data_input[20] => data_input[20].IN1
data_input[21] => data_input[21].IN1
data_en => data_en.IN1
clk => clk.IN3
rstn => ~NO_FANOUT~
tx <= uart_tx_other:transmitter.tx
tx_busy <= uart_tx_other:transmitter.tx_busy
rx => rx.IN1
ready <= uart_rx_other:receiver.ready
data_output[0] <= uart_rx_other:receiver.data_out
data_output[1] <= uart_rx_other:receiver.data_out
data_output[2] <= uart_rx_other:receiver.data_out
data_output[3] <= uart_rx_other:receiver.data_out
data_output[4] <= uart_rx_other:receiver.data_out
data_output[5] <= uart_rx_other:receiver.data_out
data_output[6] <= uart_rx_other:receiver.data_out
data_output[7] <= uart_rx_other:receiver.data_out


|combined_top|demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_bridge_slave:bb_slave|uart_other:uart_module|uart_tx_other:transmitter
data_in[0] => data.DATAB
data_in[1] => data.DATAB
data_in[2] => data.DATAB
data_in[3] => data.DATAB
data_in[4] => data.DATAB
data_in[5] => data.DATAB
data_in[6] => data.DATAB
data_in[7] => data.DATAB
data_in[8] => data.DATAB
data_in[9] => data.DATAB
data_in[10] => data.DATAB
data_in[11] => data.DATAB
data_in[12] => data.DATAB
data_in[13] => data.DATAB
data_in[14] => data.DATAB
data_in[15] => data.DATAB
data_in[16] => data.DATAB
data_in[17] => data.DATAB
data_in[18] => data.DATAB
data_in[19] => data.DATAB
data_in[20] => data.DATAB
data_in[21] => data.DATAB
wr_en => state.OUTPUTSELECT
wr_en => state.OUTPUTSELECT
wr_en => state.OUTPUTSELECT
wr_en => state.OUTPUTSELECT
wr_en => data.OUTPUTSELECT
wr_en => data.OUTPUTSELECT
wr_en => data.OUTPUTSELECT
wr_en => data.OUTPUTSELECT
wr_en => data.OUTPUTSELECT
wr_en => data.OUTPUTSELECT
wr_en => data.OUTPUTSELECT
wr_en => data.OUTPUTSELECT
wr_en => data.OUTPUTSELECT
wr_en => data.OUTPUTSELECT
wr_en => data.OUTPUTSELECT
wr_en => data.OUTPUTSELECT
wr_en => data.OUTPUTSELECT
wr_en => data.OUTPUTSELECT
wr_en => data.OUTPUTSELECT
wr_en => data.OUTPUTSELECT
wr_en => data.OUTPUTSELECT
wr_en => data.OUTPUTSELECT
wr_en => data.OUTPUTSELECT
wr_en => data.OUTPUTSELECT
wr_en => data.OUTPUTSELECT
wr_en => data.OUTPUTSELECT
wr_en => data.OUTPUTSELECT
wr_en => data.OUTPUTSELECT
wr_en => data.OUTPUTSELECT
wr_en => data.OUTPUTSELECT
wr_en => data.OUTPUTSELECT
wr_en => data.OUTPUTSELECT
wr_en => data.OUTPUTSELECT
wr_en => data.OUTPUTSELECT
wr_en => data.OUTPUTSELECT
wr_en => data.OUTPUTSELECT
wr_en => data.OUTPUTSELECT
wr_en => data.OUTPUTSELECT
wr_en => data.OUTPUTSELECT
wr_en => data.OUTPUTSELECT
wr_en => data.OUTPUTSELECT
wr_en => data.OUTPUTSELECT
wr_en => data.OUTPUTSELECT
wr_en => data.OUTPUTSELECT
wr_en => data.OUTPUTSELECT
wr_en => data.OUTPUTSELECT
wr_en => data.OUTPUTSELECT
wr_en => data.OUTPUTSELECT
wr_en => bit_pos.OUTPUTSELECT
wr_en => bit_pos.OUTPUTSELECT
wr_en => bit_pos.OUTPUTSELECT
wr_en => bit_pos.OUTPUTSELECT
wr_en => bit_pos.OUTPUTSELECT
wr_en => bit_pos.OUTPUTSELECT
clk => tx~reg0.CLK
clk => bit_pos[0].CLK
clk => bit_pos[1].CLK
clk => bit_pos[2].CLK
clk => bit_pos[3].CLK
clk => bit_pos[4].CLK
clk => bit_pos[5].CLK
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
clk => data[8].CLK
clk => data[9].CLK
clk => data[10].CLK
clk => data[11].CLK
clk => data[12].CLK
clk => data[13].CLK
clk => data[14].CLK
clk => data[15].CLK
clk => data[16].CLK
clk => data[17].CLK
clk => data[18].CLK
clk => data[19].CLK
clk => data[20].CLK
clk => data[21].CLK
clk => data[22].CLK
clk => data[23].CLK
clk => data[24].CLK
clk => data[25].CLK
clk => data[26].CLK
clk => data[27].CLK
clk => data[28].CLK
clk => data[29].CLK
clk => data[30].CLK
clk => data[31].CLK
clk => data[32].CLK
clk => data[33].CLK
clk => data[34].CLK
clk => data[35].CLK
clk => data[36].CLK
clk => data[37].CLK
clk => data[38].CLK
clk => data[39].CLK
clk => data[40].CLK
clk => data[41].CLK
clk => data[42].CLK
clk => data[43].CLK
clk => state~4.DATAIN
clken => tx.OUTPUTSELECT
clken => state.OUTPUTSELECT
clken => state.OUTPUTSELECT
clken => state.OUTPUTSELECT
clken => state.OUTPUTSELECT
clken => bit_pos.OUTPUTSELECT
clken => bit_pos.OUTPUTSELECT
clken => bit_pos.OUTPUTSELECT
clken => bit_pos.OUTPUTSELECT
clken => bit_pos.OUTPUTSELECT
clken => bit_pos.OUTPUTSELECT
clken => state.OUTPUTSELECT
clken => state.OUTPUTSELECT
clken => state.OUTPUTSELECT
clken => state.OUTPUTSELECT
clken => bit_pos.OUTPUTSELECT
clken => bit_pos.OUTPUTSELECT
clken => bit_pos.OUTPUTSELECT
clken => bit_pos.OUTPUTSELECT
clken => bit_pos.OUTPUTSELECT
clken => bit_pos.OUTPUTSELECT
clken => tx.OUTPUTSELECT
clken => tx.OUTPUTSELECT
clken => state.OUTPUTSELECT
clken => state.OUTPUTSELECT
tx <= tx~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_busy <= tx_busy.DB_MAX_OUTPUT_PORT_TYPE


|combined_top|demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_bridge_slave:bb_slave|uart_other:uart_module|uart_rx_other:receiver
rx => scratch.DATAB
rx => scratch.DATAB
rx => scratch.DATAB
rx => scratch.DATAB
rx => scratch.DATAB
rx => scratch.DATAB
rx => scratch.DATAB
rx => scratch.DATAB
rx => always0.IN1
rx => always0.IN1
ready <= ready~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => words[0].CLK
clk => words[1].CLK
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => ready~reg0.CLK
clk => scratch[0].CLK
clk => scratch[1].CLK
clk => scratch[2].CLK
clk => scratch[3].CLK
clk => scratch[4].CLK
clk => scratch[5].CLK
clk => scratch[6].CLK
clk => scratch[7].CLK
clk => bit_pos[0].CLK
clk => bit_pos[1].CLK
clk => bit_pos[2].CLK
clk => bit_pos[3].CLK
clk => sample[0].CLK
clk => sample[1].CLK
clk => sample[2].CLK
clk => sample[3].CLK
clk => state~5.DATAIN
clken => state.OUTPUTSELECT
clken => state.OUTPUTSELECT
clken => state.OUTPUTSELECT
clken => state.OUTPUTSELECT
clken => data_out[1]~reg0.ENA
clken => data_out[0]~reg0.ENA
clken => words[1].ENA
clken => words[0].ENA
clken => data_out[2]~reg0.ENA
clken => data_out[3]~reg0.ENA
clken => data_out[4]~reg0.ENA
clken => data_out[5]~reg0.ENA
clken => data_out[6]~reg0.ENA
clken => data_out[7]~reg0.ENA
clken => ready~reg0.ENA
clken => scratch[0].ENA
clken => scratch[1].ENA
clken => scratch[2].ENA
clken => scratch[3].ENA
clken => scratch[4].ENA
clken => scratch[5].ENA
clken => scratch[6].ENA
clken => scratch[7].ENA
clken => bit_pos[0].ENA
clken => bit_pos[1].ENA
clken => bit_pos[2].ENA
clken => bit_pos[3].ENA
clken => sample[0].ENA
clken => sample[1].ENA
clken => sample[2].ENA
clken => sample[3].ENA
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|combined_top|demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_bridge_slave:bb_slave|uart_other:uart_module|baudrate_mav:bd
clk_50m => tx_acc[0].CLK
clk_50m => tx_acc[1].CLK
clk_50m => tx_acc[2].CLK
clk_50m => tx_acc[3].CLK
clk_50m => tx_acc[4].CLK
clk_50m => tx_acc[5].CLK
clk_50m => tx_acc[6].CLK
clk_50m => tx_acc[7].CLK
clk_50m => tx_acc[8].CLK
clk_50m => tx_acc[9].CLK
clk_50m => tx_acc[10].CLK
clk_50m => tx_acc[11].CLK
clk_50m => tx_acc[12].CLK
clk_50m => rx_acc[0].CLK
clk_50m => rx_acc[1].CLK
clk_50m => rx_acc[2].CLK
clk_50m => rx_acc[3].CLK
clk_50m => rx_acc[4].CLK
clk_50m => rx_acc[5].CLK
clk_50m => rx_acc[6].CLK
clk_50m => rx_acc[7].CLK
clk_50m => rx_acc[8].CLK
Rxclk_en <= Equal2.DB_MAX_OUTPUT_PORT_TYPE
Txclk_en <= Equal3.DB_MAX_OUTPUT_PORT_TYPE


|combined_top|demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_m2_s3:bus
clk => clk.IN2
rstn => rstn.IN2
m1_rdata <= mux3:rdata_mux.dout
m1_wdata => m1_wdata.IN1
m1_mode => m1_mode.IN1
m1_mvalid => m1_mvalid.IN1
m1_svalid <= mux3:rctrl_mux.dout
m1_breq => m1_breq.IN1
m1_bgrant <= arbiter_mav:bus_arbiter.bgrant1
m1_ack <= addr_decoder_mav:decoder.ack
m1_split <= arbiter_mav:bus_arbiter.msplit1
m2_rdata <= mux3:rdata_mux.dout
m2_wdata => m2_wdata.IN1
m2_mode => m2_mode.IN1
m2_mvalid => m2_mvalid.IN1
m2_svalid <= mux3:rctrl_mux.dout
m2_breq => m2_breq.IN1
m2_bgrant <= arbiter_mav:bus_arbiter.bgrant2
m2_ack <= addr_decoder_mav:decoder.ack
m2_split <= arbiter_mav:bus_arbiter.msplit2
s1_rdata => s1_rdata.IN1
s1_wdata <= m_wdata.DB_MAX_OUTPUT_PORT_TYPE
s1_mode <= mux2:mctrl_mux.dout
s1_mvalid <= addr_decoder_mav:decoder.mvalid1
s1_svalid => s1_svalid.IN1
s1_ready => s1_ready.IN2
s2_rdata => s2_rdata.IN1
s2_wdata <= m_wdata.DB_MAX_OUTPUT_PORT_TYPE
s2_mode <= mux2:mctrl_mux.dout
s2_mvalid <= addr_decoder_mav:decoder.mvalid2
s2_svalid => s2_svalid.IN1
s2_ready => s2_ready.IN2
s3_rdata => s3_rdata.IN1
s3_wdata <= m_wdata.DB_MAX_OUTPUT_PORT_TYPE
s3_mode <= mux2:mctrl_mux.dout
s3_mvalid <= addr_decoder_mav:decoder.mvalid3
s3_svalid => s3_svalid.IN1
s3_ready => s3_ready.IN2
s3_split => s_split.IN2
split_grant <= split_grant.DB_MAX_OUTPUT_PORT_TYPE


|combined_top|demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_m2_s3:bus|arbiter_mav:bus_arbiter
clk => split_grant~reg0.CLK
clk => msplit2~reg0.CLK
clk => msplit1~reg0.CLK
clk => split_owner~1.DATAIN
clk => state~1.DATAIN
rstn => msplit1.OUTPUTSELECT
rstn => msplit2.OUTPUTSELECT
rstn => split_owner.OUTPUTSELECT
rstn => split_owner.OUTPUTSELECT
rstn => split_owner.OUTPUTSELECT
rstn => split_grant.OUTPUTSELECT
rstn => state.OUTPUTSELECT
rstn => state.OUTPUTSELECT
rstn => state.OUTPUTSELECT
breq1 => always0.IN1
breq1 => always0.IN0
breq1 => next_state.IN1
breq2 => always0.IN1
breq2 => always0.IN0
breq2 => next_state.IN1
sready1 => sready_nsplit.IN0
sready2 => sready_nsplit.IN1
sreadysp => sready.IN1
ssplit => always2.IN0
ssplit => always2.IN0
ssplit => always2.IN0
ssplit => next_state.OUTPUTSELECT
ssplit => next_state.OUTPUTSELECT
ssplit => next_state.OUTPUTSELECT
bgrant1 <= bgrant1.DB_MAX_OUTPUT_PORT_TYPE
bgrant2 <= bgrant2.DB_MAX_OUTPUT_PORT_TYPE
msel <= msel.DB_MAX_OUTPUT_PORT_TYPE
msplit1 <= msplit1~reg0.DB_MAX_OUTPUT_PORT_TYPE
msplit2 <= msplit2~reg0.DB_MAX_OUTPUT_PORT_TYPE
split_grant <= split_grant~reg0.DB_MAX_OUTPUT_PORT_TYPE


|combined_top|demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_m2_s3:bus|addr_decoder_mav:decoder
clk => split_slave_addr[0].CLK
clk => split_slave_addr[1].CLK
clk => split_slave_addr[2].CLK
clk => ssel[0]~reg0.CLK
clk => ssel[1]~reg0.CLK
clk => counter[0].CLK
clk => counter[1].CLK
clk => counter[2].CLK
clk => counter[3].CLK
clk => slave_en.CLK
clk => slave_addr[0].CLK
clk => slave_addr[1].CLK
clk => slave_addr[2].CLK
clk => state~1.DATAIN
rstn => slave_addr.OUTPUTSELECT
rstn => slave_addr.OUTPUTSELECT
rstn => slave_addr.OUTPUTSELECT
rstn => slave_en.OUTPUTSELECT
rstn => counter.OUTPUTSELECT
rstn => counter.OUTPUTSELECT
rstn => counter.OUTPUTSELECT
rstn => counter.OUTPUTSELECT
rstn => ssel.OUTPUTSELECT
rstn => ssel.OUTPUTSELECT
rstn => split_slave_addr.OUTPUTSELECT
rstn => split_slave_addr.OUTPUTSELECT
rstn => split_slave_addr.OUTPUTSELECT
rstn => state.OUTPUTSELECT
rstn => state.OUTPUTSELECT
rstn => state.OUTPUTSELECT
rstn => state.OUTPUTSELECT
mwdata => slave_addr.DATAB
mwdata => slave_addr.DATAB
mwdata => slave_addr.DATAB
mwdata => slave_addr.DATAB
mvalid => next_state.OUTPUTSELECT
mvalid => next_state.OUTPUTSELECT
mvalid => mvalid_out.IN1
mvalid => slave_addr.OUTPUTSELECT
mvalid => slave_addr.OUTPUTSELECT
mvalid => slave_addr.OUTPUTSELECT
mvalid => Selector1.IN3
mvalid => next_state.DATAB
mvalid => Selector11.IN2
mvalid => next_state.DATAB
ssplit => next_state.IN1
ssplit => split_slave_addr.OUTPUTSELECT
ssplit => split_slave_addr.OUTPUTSELECT
ssplit => split_slave_addr.OUTPUTSELECT
split_grant => slave_addr.OUTPUTSELECT
split_grant => slave_addr.OUTPUTSELECT
split_grant => slave_addr.OUTPUTSELECT
split_grant => next_state.DATAA
split_grant => next_state.DATAA
sready1 => Mux0.IN5
sready2 => Mux0.IN4
sready3 => Mux0.IN3
mvalid1 <= dec3:mvalid_decoder.out1
mvalid2 <= dec3:mvalid_decoder.out2
mvalid3 <= dec3:mvalid_decoder.out3
ssel[0] <= ssel[0].DB_MAX_OUTPUT_PORT_TYPE
ssel[1] <= ssel[1].DB_MAX_OUTPUT_PORT_TYPE
ack <= ack.DB_MAX_OUTPUT_PORT_TYPE


|combined_top|demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_m2_s3:bus|addr_decoder_mav:decoder|dec3:mvalid_decoder
sel[0] => Decoder0.IN1
sel[1] => Decoder0.IN0
en => out1.OUTPUTSELECT
en => out2.OUTPUTSELECT
en => out3.OUTPUTSELECT
out1 <= out1.DB_MAX_OUTPUT_PORT_TYPE
out2 <= out2.DB_MAX_OUTPUT_PORT_TYPE
out3 <= out3.DB_MAX_OUTPUT_PORT_TYPE


|combined_top|demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_m2_s3:bus|mux2:wdata_mux
dsel => dout.OUTPUTSELECT
d0[0] => dout.DATAA
d1[0] => dout.DATAB
dout[0] <= dout.DB_MAX_OUTPUT_PORT_TYPE


|combined_top|demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_m2_s3:bus|mux2:mctrl_mux
dsel => dout.OUTPUTSELECT
dsel => dout.OUTPUTSELECT
d0[0] => dout.DATAA
d0[1] => dout.DATAA
d1[0] => dout.DATAB
d1[1] => dout.DATAB
dout[0] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout.DB_MAX_OUTPUT_PORT_TYPE


|combined_top|demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_m2_s3:bus|mux3:rdata_mux
dsel[0] => Mux0.IN1
dsel[1] => Mux0.IN0
d0[0] => Mux0.IN2
d1[0] => Mux0.IN3
d2[0] => Mux0.IN4
d2[0] => Mux0.IN5
dout[0] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|combined_top|demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_m2_s3:bus|mux3:rctrl_mux
dsel[0] => Mux0.IN1
dsel[1] => Mux0.IN0
d0[0] => Mux0.IN2
d1[0] => Mux0.IN3
d2[0] => Mux0.IN4
d2[0] => Mux0.IN5
dout[0] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|combined_top|demo_top_bb:u_demo_bb|master_bram:memory
address[0] => ~NO_FANOUT~
address[1] => ~NO_FANOUT~
address[2] => ~NO_FANOUT~
address[3] => ~NO_FANOUT~
address[4] => ~NO_FANOUT~
clock => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
data[6] => ~NO_FANOUT~
data[7] => ~NO_FANOUT~
wren => ~NO_FANOUT~
q[0] <= <GND>
q[1] <= <GND>
q[2] <= <GND>
q[3] <= <GND>
q[4] <= <GND>
q[5] <= <GND>
q[6] <= <GND>
q[7] <= <GND>


