# do FFT_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+/home/jeff/Documents/GitHub/FFT/R22SDF {/home/jeff/Documents/GitHub/FFT/R22SDF/FFT64.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:05:42 on Jun 01,2021
# vlog -vlog01compat -work work "+incdir+/home/jeff/Documents/GitHub/FFT/R22SDF" /home/jeff/Documents/GitHub/FFT/R22SDF/FFT64.v 
# -- Compiling module FFT64
# 
# Top level modules:
# 	FFT64
# End time: 10:05:42 on Jun 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/jeff/Documents/GitHub/FFT/R22SDF {/home/jeff/Documents/GitHub/FFT/R22SDF/Twiddle64.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:05:42 on Jun 01,2021
# vlog -vlog01compat -work work "+incdir+/home/jeff/Documents/GitHub/FFT/R22SDF" /home/jeff/Documents/GitHub/FFT/R22SDF/Twiddle64.v 
# -- Compiling module Twiddle
# 
# Top level modules:
# 	Twiddle
# End time: 10:05:42 on Jun 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/jeff/Documents/GitHub/FFT/R22SDF {/home/jeff/Documents/GitHub/FFT/R22SDF/SdfUnit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:05:42 on Jun 01,2021
# vlog -vlog01compat -work work "+incdir+/home/jeff/Documents/GitHub/FFT/R22SDF" /home/jeff/Documents/GitHub/FFT/R22SDF/SdfUnit.v 
# -- Compiling module SdfUnit
# 
# Top level modules:
# 	SdfUnit
# End time: 10:05:42 on Jun 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/jeff/Documents/GitHub/FFT/R22SDF {/home/jeff/Documents/GitHub/FFT/R22SDF/Multiply.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:05:42 on Jun 01,2021
# vlog -vlog01compat -work work "+incdir+/home/jeff/Documents/GitHub/FFT/R22SDF" /home/jeff/Documents/GitHub/FFT/R22SDF/Multiply.v 
# -- Compiling module Multiply
# 
# Top level modules:
# 	Multiply
# End time: 10:05:42 on Jun 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/jeff/Documents/GitHub/FFT/R22SDF {/home/jeff/Documents/GitHub/FFT/R22SDF/DelayBuffer.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:05:42 on Jun 01,2021
# vlog -vlog01compat -work work "+incdir+/home/jeff/Documents/GitHub/FFT/R22SDF" /home/jeff/Documents/GitHub/FFT/R22SDF/DelayBuffer.v 
# -- Compiling module DelayBuffer
# 
# Top level modules:
# 	DelayBuffer
# End time: 10:05:42 on Jun 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/jeff/Documents/GitHub/FFT/R22SDF {/home/jeff/Documents/GitHub/FFT/R22SDF/Butterfly.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:05:42 on Jun 01,2021
# vlog -vlog01compat -work work "+incdir+/home/jeff/Documents/GitHub/FFT/R22SDF" /home/jeff/Documents/GitHub/FFT/R22SDF/Butterfly.v 
# -- Compiling module Butterfly
# 
# Top level modules:
# 	Butterfly
# End time: 10:05:42 on Jun 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+/home/jeff/Documents/GitHub/FFT/R22SDF {/home/jeff/Documents/GitHub/FFT/R22SDF/TB64.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:05:42 on Jun 01,2021
# vlog -vlog01compat -work work "+incdir+/home/jeff/Documents/GitHub/FFT/R22SDF" /home/jeff/Documents/GitHub/FFT/R22SDF/TB64.v 
# -- Compiling module TB64
# 
# Top level modules:
# 	TB64
# End time: 10:05:42 on Jun 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  TB64
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" TB64 
# Start time: 10:05:42 on Jun 01,2021
# Loading work.TB64
# Loading work.FFT64
# Loading work.SdfUnit
# Loading work.Butterfly
# Loading work.DelayBuffer
# Loading work.Twiddle
# Loading work.Multiply
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /TB64 File: /home/jeff/Documents/GitHub/FFT/R22SDF/TB64.v Line: 58
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /TB64 File: /home/jeff/Documents/GitHub/FFT/R22SDF/TB64.v Line: 59
# 
# add wave *
# view structure
# view signals
# run -all
# Files were opened successfully
# ** Note: $stop    : /home/jeff/Documents/GitHub/FFT/R22SDF/TB64.v(82)
#    Time: 2800 ns  Iteration: 0  Instance: /TB64
# Break in Module TB64 at /home/jeff/Documents/GitHub/FFT/R22SDF/TB64.v line 82
# Stopped at /home/jeff/Documents/GitHub/FFT/R22SDF/TB64.v line 82
#  quit -f
# End time: 10:05:42 on Jun 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
