# NASSCOM-VLSI-DESIGN-AND-PLANNING

## Day - 1

L1 - Introduction to QFN-48 Package, chip, pads, core, die and IPs
L2 - Introduction to RISC-V
L3 - From Software Applications to Hardware

L1 - Introduction to all components of open-source digital asic design
L2 - Simplified RTL2GDS flow
L3 - Introduction to OpenLANE and Strive chipsets
L4 - Introduction to OpenLANE detailed ASIC design flow

L1 - OpenLANE Directory structure in detail
L2 - Design Preparation Step
