============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.11-s111_1
  Generated on:           Jul 23 2025  01:57:52 pm
  Module:                 Top
  Technology libraries:   tsl18fs120_scl_ss 1
                          tsl18cio150_max 1.0
                          tsl18fs120_scl_ss 1
                          tsl18cio150_max 1.0
  Operating conditions:   tsl18cio150_max (worst_case_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

     Instance               Module           Cell Count  Cell Area  Net Area   Total Area   Wireload  
------------------------------------------------------------------------------------------------------
Top                                                1258  75983.443   809.925    76793.367 140000 (S)  
  u_input_checker output_giver_N32_M4_C8_32         156   4327.500    58.985     4386.485   8000 (S)  
  u_input_taker   input_taker_5                     347  10360.870   189.266    10550.136  16000 (S)  
  u_output_giver  output_giver_N32_M4_C8            156   4327.500    58.985     4386.485   8000 (S)  
  u_simon         simon_newer                       561  15431.960   279.669    15711.629  16000 (S)  
    u_encrypt     encrypt                           227   6036.690   122.034     6158.725   8000 (S)  
    u_key_gen     key_gen                           237   7613.990   100.283     7714.273   8000 (S)  
  (S) = wireload was automatically selected
