#! c:/iverilog-x86/bin/vvp
:ivl_version "10.0 (stable)" "(v10_0)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_007efbd0 .scope module, "tristate_testbench" "tristate_testbench" 2 12;
 .timescale 0 0;
v02440438_0 .net "clk", 0 0, v024401d0_0;  1 drivers
RS_0241629c .resolv tri, L_024117e8, L_02411830, L_024408b0;
v02440490_0 .net8 "data", 0 0, RS_0241629c;  3 drivers, strength-aware
v024404e8_0 .net "rst", 0 0, v02440330_0;  1 drivers
v02440540_0 .net "rwi", 1 0, v02440388_0;  1 drivers
S_007efca0 .scope module, "dut" "tristate_test" 2 18, 3 10 0, S_007efbd0;
 .timescale 0 0;
    .port_info 0 /INOUT 1 "data"
    .port_info 1 /INPUT 2 "rwi"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /INPUT 1 "rst"
P_02403630 .param/l "INIT0" 0 3 19, C4<10>;
P_02403650 .param/l "INIT1" 0 3 20, C4<11>;
P_02403670 .param/l "R0W1" 0 3 17, C4<00>;
P_02403690 .param/l "R1W0" 0 3 18, C4<01>;
L_024117e8 .functor BUFIF1 1, v023ff248_0, L_02440598, C4<0>, C4<0>;
L_02411830 .functor BUFIF1 1, v023ff458_0, L_024405f0, C4<0>, C4<0>;
L_02411878 .functor OR 1, L_02440648, L_024406a0, C4<0>, C4<0>;
L_024118c0 .functor OR 1, L_02440750, L_024407a8, C4<0>, C4<0>;
L_02440fb0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v023ff560_0 .net/2u *"_s1", 1 0, L_02440fb0;  1 drivers
L_02441000 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v023ff5b8_0 .net/2u *"_s10", 1 0, L_02441000;  1 drivers
v023ff610_0 .net *"_s12", 0 0, L_02440648;  1 drivers
L_02441028 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v023ff668_0 .net/2u *"_s14", 1 0, L_02441028;  1 drivers
v023ff6c0_0 .net *"_s16", 0 0, L_024406a0;  1 drivers
v023ff718_0 .net *"_s18", 0 0, L_02411878;  1 drivers
L_02441050 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v023ff770_0 .net/2u *"_s22", 1 0, L_02441050;  1 drivers
v023ff7c8_0 .net *"_s24", 0 0, L_02440750;  1 drivers
L_02441078 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v023ff820_0 .net/2u *"_s26", 1 0, L_02441078;  1 drivers
v023ff878_0 .net *"_s28", 0 0, L_024407a8;  1 drivers
v023ff8d0_0 .net *"_s3", 0 0, L_02440598;  1 drivers
v023ff928_0 .net *"_s30", 0 0, L_024118c0;  1 drivers
L_02440fd8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v023ff980_0 .net/2u *"_s6", 1 0, L_02440fd8;  1 drivers
v023ff9d8_0 .net *"_s8", 0 0, L_024405f0;  1 drivers
v023ffa30_0 .net "clk", 0 0, v024401d0_0;  alias, 1 drivers
v023ffa88_0 .net "d0", 0 0, L_024406f8;  1 drivers
v023ffae0_0 .net "d1", 0 0, L_02440800;  1 drivers
v023ffb38_0 .net8 "data", 0 0, RS_0241629c;  alias, 3 drivers, strength-aware
v023ffb90_0 .net "q0", 0 0, v023ff248_0;  1 drivers
v023ffbe8_0 .net "q1", 0 0, v023ff458_0;  1 drivers
v0243ffc0_0 .net "rst", 0 0, v02440330_0;  alias, 1 drivers
v02440018_0 .net "rwi", 1 0, v02440388_0;  alias, 1 drivers
L_02440598 .cmp/eq 2, v02440388_0, L_02440fb0;
L_024405f0 .cmp/eq 2, v02440388_0, L_02440fd8;
L_02440648 .cmp/eq 2, v02440388_0, L_02441000;
L_024406a0 .cmp/eq 2, v02440388_0, L_02441028;
L_024406f8 .functor MUXZ 1, v023ff248_0, RS_0241629c, L_02411878, C4<>;
L_02440750 .cmp/eq 2, v02440388_0, L_02441050;
L_024407a8 .cmp/eq 2, v02440388_0, L_02441078;
L_02440800 .functor MUXZ 1, v023ff458_0, RS_0241629c, L_024118c0, C4<>;
S_02414b88 .scope module, "FF0" "d_flipflop" 3 30, 4 7 0, S_007efca0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "qBar"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
L_02411908 .functor NOT 1, v023ff248_0, C4<0>, C4<0>, C4<0>;
v023ff0e8_0 .net "D", 0 0, L_024406f8;  alias, 1 drivers
v023ff140_0 .net "clk", 0 0, v024401d0_0;  alias, 1 drivers
v023ff248_0 .var "q", 0 0;
v023ff2f8_0 .net "qBar", 0 0, L_02411908;  1 drivers
v023ff350_0 .net "rst", 0 0, v02440330_0;  alias, 1 drivers
E_02405730/0 .event negedge, v023ff350_0;
E_02405730/1 .event posedge, v023ff140_0;
E_02405730 .event/or E_02405730/0, E_02405730/1;
S_02414c58 .scope module, "FF1" "d_flipflop" 3 31, 4 7 0, S_007efca0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "qBar"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
L_02411950 .functor NOT 1, v023ff458_0, C4<0>, C4<0>, C4<0>;
v023ff3a8_0 .net "D", 0 0, L_02440800;  alias, 1 drivers
v023ff400_0 .net "clk", 0 0, v024401d0_0;  alias, 1 drivers
v023ff458_0 .var "q", 0 0;
v023ff4b0_0 .net "qBar", 0 0, L_02411950;  1 drivers
v023ff508_0 .net "rst", 0 0, v02440330_0;  alias, 1 drivers
S_007edde8 .scope module, "tester" "tristate_tester" 2 19, 5 8 0, S_007efbd0;
 .timescale 0 0;
    .port_info 0 /INOUT 1 "data"
    .port_info 1 /OUTPUT 2 "rwi"
    .port_info 2 /OUTPUT 1 "clk"
    .port_info 3 /OUTPUT 1 "rst"
P_024057a8 .param/l "delay" 0 5 25, +C4<00000000000000000000000000000001>;
L_024410a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_02411998 .functor XNOR 1, L_02440858, L_024410a0, C4<0>, C4<0>;
v02440070_0 .net *"_s1", 0 0, L_02440858;  1 drivers
v024400c8_0 .net/2u *"_s2", 0 0, L_024410a0;  1 drivers
v02440120_0 .net *"_s4", 0 0, L_02411998;  1 drivers
o02416374 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v02440178_0 name=_s6
v024401d0_0 .var "clk", 0 0;
v02440228_0 .net8 "data", 0 0, RS_0241629c;  alias, 3 drivers, strength-aware
v02440280_0 .var "from_reg", 0 0;
v024402d8_0 .var/i "i", 31 0;
v02440330_0 .var "rst", 0 0;
v02440388_0 .var "rwi", 1 0;
v024403e0_0 .var "to_reg", 0 0;
L_02440858 .part v02440388_0, 1, 1;
L_024408b0 .functor MUXZ 1, o02416374, v024403e0_0, L_02411998, C4<>;
    .scope S_02414b88;
T_0 ;
    %wait E_02405730;
    %load/vec4 v023ff350_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v023ff248_0, 0, 1;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v023ff0e8_0;
    %store/vec4 v023ff248_0, 0, 1;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_02414c58;
T_1 ;
    %wait E_02405730;
    %load/vec4 v023ff508_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v023ff458_0, 0, 1;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v023ff3a8_0;
    %store/vec4 v023ff458_0, 0, 1;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_007edde8;
T_2 ;
    %vpi_call 5 16 "$display", "\011rst\011trg\011frg\011dat\011rwi\011clk\011time" {0 0 0};
    %vpi_call 5 17 "$monitor", "\011%b  \011%b  \011%b  \011%b  \011%b  \011%b  \011%g", v02440330_0, v024403e0_0, v02440280_0, v02440228_0, v02440388_0, v024401d0_0, $time {0 0 0};
    %end;
    .thread T_2;
    .scope S_007edde8;
T_3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v024401d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v02440330_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v02440330_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v024402d8_0, 0, 32;
T_3.0 ;
    %load/vec4 v024402d8_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_3.1, 5;
    %load/vec4 v024401d0_0;
    %inv;
    %store/vec4 v024401d0_0, 0, 1;
    %delay 1, 0;
    %load/vec4 v024402d8_0;
    %addi 1, 0, 32;
    %store/vec4 v024402d8_0, 0, 32;
    %jmp T_3.0;
T_3.1 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v02440388_0, 0, 2;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v024402d8_0, 0, 32;
T_3.2 ;
    %load/vec4 v024402d8_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_3.3, 5;
    %load/vec4 v024401d0_0;
    %inv;
    %store/vec4 v024401d0_0, 0, 1;
    %delay 1, 0;
    %load/vec4 v024402d8_0;
    %addi 1, 0, 32;
    %store/vec4 v024402d8_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %load/vec4 v02440228_0;
    %store/vec4 v02440280_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v02440330_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v024402d8_0, 0, 32;
T_3.4 ;
    %load/vec4 v024402d8_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_3.5, 5;
    %load/vec4 v024401d0_0;
    %inv;
    %store/vec4 v024401d0_0, 0, 1;
    %delay 1, 0;
    %load/vec4 v024402d8_0;
    %addi 1, 0, 32;
    %store/vec4 v024402d8_0, 0, 32;
    %jmp T_3.4;
T_3.5 ;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v02440280_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v024403e0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v02440388_0, 0, 2;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v024402d8_0, 0, 32;
T_3.6 ;
    %load/vec4 v024402d8_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_3.7, 5;
    %load/vec4 v024401d0_0;
    %inv;
    %store/vec4 v024401d0_0, 0, 1;
    %delay 1, 0;
    %load/vec4 v024402d8_0;
    %addi 1, 0, 32;
    %store/vec4 v024402d8_0, 0, 32;
    %jmp T_3.6;
T_3.7 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v02440388_0, 0, 2;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v024402d8_0, 0, 32;
T_3.8 ;
    %load/vec4 v024402d8_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_3.9, 5;
    %load/vec4 v024401d0_0;
    %inv;
    %store/vec4 v024401d0_0, 0, 1;
    %delay 1, 0;
    %load/vec4 v024402d8_0;
    %addi 1, 0, 32;
    %store/vec4 v024402d8_0, 0, 32;
    %jmp T_3.8;
T_3.9 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v02440388_0, 0, 2;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v024402d8_0, 0, 32;
T_3.10 ;
    %load/vec4 v024402d8_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_3.11, 5;
    %load/vec4 v024401d0_0;
    %inv;
    %store/vec4 v024401d0_0, 0, 1;
    %delay 1, 0;
    %load/vec4 v024402d8_0;
    %addi 1, 0, 32;
    %store/vec4 v024402d8_0, 0, 32;
    %jmp T_3.10;
T_3.11 ;
    %load/vec4 v02440228_0;
    %store/vec4 v02440280_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v024402d8_0, 0, 32;
T_3.12 ;
    %load/vec4 v024402d8_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_3.13, 5;
    %load/vec4 v024401d0_0;
    %inv;
    %store/vec4 v024401d0_0, 0, 1;
    %delay 1, 0;
    %load/vec4 v024402d8_0;
    %addi 1, 0, 32;
    %store/vec4 v024402d8_0, 0, 32;
    %jmp T_3.12;
T_3.13 ;
    %vpi_call 5 72 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_007efbd0;
T_4 ;
    %vpi_call 2 23 "$dumpfile", "tristate_test.vcd" {0 0 0};
    %vpi_call 2 24 "$dumpvars", 32'sb00000000000000000000000000000001, S_007efca0 {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "tristate_testbench.v";
    "./tristate_test.v";
    "./../shared_modules/d_flipflop/d_flipflop.v";
    "./tristate_tester.v";
