ARM GAS  C:\Users\lzh\AppData\Local\Temp\cc5Hiwjh.s 			page 1


   1              		.cpu cortex-m0plus
   2              		.arch armv6s-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 0
  12              		.eabi_attribute 18, 4
  13              		.file	"system_stm32l0xx.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.file 1 "Src/system_stm32l0xx.c"
  18              		.section	.text.SystemInit,"ax",%progbits
  19              		.align	1
  20              		.global	SystemInit
  21              		.syntax unified
  22              		.code	16
  23              		.thumb_func
  25              	SystemInit:
  26              	.LFB40:
   1:Src/system_stm32l0xx.c **** /**
   2:Src/system_stm32l0xx.c ****   ******************************************************************************
   3:Src/system_stm32l0xx.c ****   * @file    system_stm32l0xx.c
   4:Src/system_stm32l0xx.c ****   * @author  MCD Application Team
   5:Src/system_stm32l0xx.c ****   * @brief   CMSIS Cortex-M0+ Device Peripheral Access Layer System Source File.
   6:Src/system_stm32l0xx.c ****   *
   7:Src/system_stm32l0xx.c ****   *   This file provides two functions and one global variable to be called from
   8:Src/system_stm32l0xx.c ****   *   user application:
   9:Src/system_stm32l0xx.c ****   *      - SystemInit(): This function is called at startup just after reset and
  10:Src/system_stm32l0xx.c ****   *                      before branch to main program. This call is made inside
  11:Src/system_stm32l0xx.c ****   *                      the "startup_stm32l0xx.s" file.
  12:Src/system_stm32l0xx.c ****   *
  13:Src/system_stm32l0xx.c ****   *      - SystemCoreClock variable: Contains the core clock (HCLK), it can be used
  14:Src/system_stm32l0xx.c ****   *                                  by the user application to setup the SysTick
  15:Src/system_stm32l0xx.c ****   *                                  timer or configure other parameters.
  16:Src/system_stm32l0xx.c ****   *
  17:Src/system_stm32l0xx.c ****   *      - SystemCoreClockUpdate(): Updates the variable SystemCoreClock and must
  18:Src/system_stm32l0xx.c ****   *                                 be called whenever the core clock is changed
  19:Src/system_stm32l0xx.c ****   *                                 during program execution.
  20:Src/system_stm32l0xx.c ****   *
  21:Src/system_stm32l0xx.c ****   *
  22:Src/system_stm32l0xx.c ****   ******************************************************************************
  23:Src/system_stm32l0xx.c ****   * @attention
  24:Src/system_stm32l0xx.c ****   *
  25:Src/system_stm32l0xx.c ****   * Copyright (c) 2016 STMicroelectronics.
  26:Src/system_stm32l0xx.c ****   * All rights reserved.
  27:Src/system_stm32l0xx.c ****   *
  28:Src/system_stm32l0xx.c ****   * This software is licensed under terms that can be found in the LICENSE file
  29:Src/system_stm32l0xx.c ****   * in the root directory of this software component.
  30:Src/system_stm32l0xx.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  31:Src/system_stm32l0xx.c ****   *
  32:Src/system_stm32l0xx.c ****   ******************************************************************************
ARM GAS  C:\Users\lzh\AppData\Local\Temp\cc5Hiwjh.s 			page 2


  33:Src/system_stm32l0xx.c ****   */
  34:Src/system_stm32l0xx.c **** 
  35:Src/system_stm32l0xx.c **** /** @addtogroup CMSIS
  36:Src/system_stm32l0xx.c ****   * @{
  37:Src/system_stm32l0xx.c ****   */
  38:Src/system_stm32l0xx.c **** 
  39:Src/system_stm32l0xx.c **** /** @addtogroup stm32l0xx_system
  40:Src/system_stm32l0xx.c ****   * @{
  41:Src/system_stm32l0xx.c ****   */
  42:Src/system_stm32l0xx.c **** 
  43:Src/system_stm32l0xx.c **** /** @addtogroup STM32L0xx_System_Private_Includes
  44:Src/system_stm32l0xx.c ****   * @{
  45:Src/system_stm32l0xx.c ****   */
  46:Src/system_stm32l0xx.c **** 
  47:Src/system_stm32l0xx.c **** #include "stm32l0xx.h"
  48:Src/system_stm32l0xx.c **** 
  49:Src/system_stm32l0xx.c **** #if !defined  (HSE_VALUE)
  50:Src/system_stm32l0xx.c ****   #define HSE_VALUE    ((uint32_t)8000000U) /*!< Value of the External oscillator in Hz */
  51:Src/system_stm32l0xx.c **** #endif /* HSE_VALUE */
  52:Src/system_stm32l0xx.c **** 
  53:Src/system_stm32l0xx.c **** #if !defined  (MSI_VALUE)
  54:Src/system_stm32l0xx.c ****   #define MSI_VALUE    ((uint32_t)2097152U) /*!< Value of the Internal oscillator in Hz*/
  55:Src/system_stm32l0xx.c **** #endif /* MSI_VALUE */
  56:Src/system_stm32l0xx.c **** 
  57:Src/system_stm32l0xx.c **** #if !defined  (HSI_VALUE)
  58:Src/system_stm32l0xx.c ****   #define HSI_VALUE    ((uint32_t)16000000U) /*!< Value of the Internal oscillator in Hz*/
  59:Src/system_stm32l0xx.c **** #endif /* HSI_VALUE */
  60:Src/system_stm32l0xx.c **** 
  61:Src/system_stm32l0xx.c **** 
  62:Src/system_stm32l0xx.c **** /**
  63:Src/system_stm32l0xx.c ****   * @}
  64:Src/system_stm32l0xx.c ****   */
  65:Src/system_stm32l0xx.c **** 
  66:Src/system_stm32l0xx.c **** /** @addtogroup STM32L0xx_System_Private_TypesDefinitions
  67:Src/system_stm32l0xx.c ****   * @{
  68:Src/system_stm32l0xx.c ****   */
  69:Src/system_stm32l0xx.c **** 
  70:Src/system_stm32l0xx.c **** /**
  71:Src/system_stm32l0xx.c ****   * @}
  72:Src/system_stm32l0xx.c ****   */
  73:Src/system_stm32l0xx.c **** 
  74:Src/system_stm32l0xx.c **** /** @addtogroup STM32L0xx_System_Private_Defines
  75:Src/system_stm32l0xx.c ****   * @{
  76:Src/system_stm32l0xx.c ****   */
  77:Src/system_stm32l0xx.c **** /************************* Miscellaneous Configuration ************************/
  78:Src/system_stm32l0xx.c **** 
  79:Src/system_stm32l0xx.c **** /* Note: Following vector table addresses must be defined in line with linker
  80:Src/system_stm32l0xx.c ****          configuration. */
  81:Src/system_stm32l0xx.c **** /*!< Uncomment the following line if you need to relocate the vector table
  82:Src/system_stm32l0xx.c ****      anywhere in Flash or Sram, else the vector table is kept at the automatic
  83:Src/system_stm32l0xx.c ****      remap of boot address selected */
  84:Src/system_stm32l0xx.c **** /* #define USER_VECT_TAB_ADDRESS */
  85:Src/system_stm32l0xx.c **** 
  86:Src/system_stm32l0xx.c **** #if defined(USER_VECT_TAB_ADDRESS)
  87:Src/system_stm32l0xx.c **** /*!< Uncomment the following line if you need to relocate your vector Table
  88:Src/system_stm32l0xx.c ****      in Sram else user remap will be done in Flash. */
  89:Src/system_stm32l0xx.c **** /* #define VECT_TAB_SRAM */
ARM GAS  C:\Users\lzh\AppData\Local\Temp\cc5Hiwjh.s 			page 3


  90:Src/system_stm32l0xx.c **** #if defined(VECT_TAB_SRAM)
  91:Src/system_stm32l0xx.c **** #define VECT_TAB_BASE_ADDRESS   SRAM_BASE       /*!< Vector Table base address field.
  92:Src/system_stm32l0xx.c ****                                                      This value must be a multiple of 0x200. */
  93:Src/system_stm32l0xx.c **** #else
  94:Src/system_stm32l0xx.c **** #define VECT_TAB_BASE_ADDRESS   FLASH_BASE      /*!< Vector Table base address field.
  95:Src/system_stm32l0xx.c ****                                                      This value must be a multiple of 0x200. */
  96:Src/system_stm32l0xx.c **** #endif /* VECT_TAB_SRAM */
  97:Src/system_stm32l0xx.c **** #if !defined(VECT_TAB_OFFSET)
  98:Src/system_stm32l0xx.c **** #define VECT_TAB_OFFSET         0x00000000U     /*!< Vector Table offset field.
  99:Src/system_stm32l0xx.c ****                                                      This value must be a multiple of 0x200. */
 100:Src/system_stm32l0xx.c **** #endif /* VECT_TAB_OFFSET */
 101:Src/system_stm32l0xx.c **** #endif /* USER_VECT_TAB_ADDRESS */
 102:Src/system_stm32l0xx.c **** 
 103:Src/system_stm32l0xx.c **** /******************************************************************************/
 104:Src/system_stm32l0xx.c **** /**
 105:Src/system_stm32l0xx.c ****   * @}
 106:Src/system_stm32l0xx.c ****   */
 107:Src/system_stm32l0xx.c **** 
 108:Src/system_stm32l0xx.c **** /** @addtogroup STM32L0xx_System_Private_Macros
 109:Src/system_stm32l0xx.c ****   * @{
 110:Src/system_stm32l0xx.c ****   */
 111:Src/system_stm32l0xx.c **** 
 112:Src/system_stm32l0xx.c **** /**
 113:Src/system_stm32l0xx.c ****   * @}
 114:Src/system_stm32l0xx.c ****   */
 115:Src/system_stm32l0xx.c **** 
 116:Src/system_stm32l0xx.c **** /** @addtogroup STM32L0xx_System_Private_Variables
 117:Src/system_stm32l0xx.c ****   * @{
 118:Src/system_stm32l0xx.c ****   */
 119:Src/system_stm32l0xx.c ****   /* This variable is updated in three ways:
 120:Src/system_stm32l0xx.c ****       1) by calling CMSIS function SystemCoreClockUpdate()
 121:Src/system_stm32l0xx.c ****       2) by calling HAL API function HAL_RCC_GetHCLKFreq()
 122:Src/system_stm32l0xx.c ****       3) each time HAL_RCC_ClockConfig() is called to configure the system clock frequency
 123:Src/system_stm32l0xx.c ****          Note: If you use this function to configure the system clock; then there
 124:Src/system_stm32l0xx.c ****                is no need to call the 2 first functions listed above, since SystemCoreClock
 125:Src/system_stm32l0xx.c ****                variable is updated automatically.
 126:Src/system_stm32l0xx.c ****   */
 127:Src/system_stm32l0xx.c ****   uint32_t SystemCoreClock = 2097152U; /* 32.768 kHz * 2^6 */
 128:Src/system_stm32l0xx.c ****   const uint8_t AHBPrescTable[16] = {0U, 0U, 0U, 0U, 0U, 0U, 0U, 0U, 1U, 2U, 3U, 4U, 6U, 7U, 8U, 9U
 129:Src/system_stm32l0xx.c ****   const uint8_t APBPrescTable[8] = {0U, 0U, 0U, 0U, 1U, 2U, 3U, 4U};
 130:Src/system_stm32l0xx.c ****   const uint8_t PLLMulTable[9] = {3U, 4U, 6U, 8U, 12U, 16U, 24U, 32U, 48U};
 131:Src/system_stm32l0xx.c **** 
 132:Src/system_stm32l0xx.c **** /**
 133:Src/system_stm32l0xx.c ****   * @}
 134:Src/system_stm32l0xx.c ****   */
 135:Src/system_stm32l0xx.c **** 
 136:Src/system_stm32l0xx.c **** /** @addtogroup STM32L0xx_System_Private_FunctionPrototypes
 137:Src/system_stm32l0xx.c ****   * @{
 138:Src/system_stm32l0xx.c ****   */
 139:Src/system_stm32l0xx.c **** 
 140:Src/system_stm32l0xx.c **** /**
 141:Src/system_stm32l0xx.c ****   * @}
 142:Src/system_stm32l0xx.c ****   */
 143:Src/system_stm32l0xx.c **** 
 144:Src/system_stm32l0xx.c **** /** @addtogroup STM32L0xx_System_Private_Functions
 145:Src/system_stm32l0xx.c ****   * @{
 146:Src/system_stm32l0xx.c ****   */
ARM GAS  C:\Users\lzh\AppData\Local\Temp\cc5Hiwjh.s 			page 4


 147:Src/system_stm32l0xx.c **** 
 148:Src/system_stm32l0xx.c **** /**
 149:Src/system_stm32l0xx.c ****   * @brief  Setup the microcontroller system.
 150:Src/system_stm32l0xx.c ****   * @param  None
 151:Src/system_stm32l0xx.c ****   * @retval None
 152:Src/system_stm32l0xx.c ****   */
 153:Src/system_stm32l0xx.c **** void SystemInit (void)
 154:Src/system_stm32l0xx.c **** {
  27              		.loc 1 154 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 0
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31              		@ link register save eliminated.
 155:Src/system_stm32l0xx.c ****   /* Configure the Vector Table location add offset address ------------------*/
 156:Src/system_stm32l0xx.c **** #if defined (USER_VECT_TAB_ADDRESS)
 157:Src/system_stm32l0xx.c ****   SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM 
 158:Src/system_stm32l0xx.c **** #endif /* USER_VECT_TAB_ADDRESS */
 159:Src/system_stm32l0xx.c **** }
  32              		.loc 1 159 1 view .LVU1
  33              		@ sp needed
  34 0000 7047     		bx	lr
  35              		.cfi_endproc
  36              	.LFE40:
  38              		.global	__aeabi_uidiv
  39              		.section	.text.SystemCoreClockUpdate,"ax",%progbits
  40              		.align	1
  41              		.global	SystemCoreClockUpdate
  42              		.syntax unified
  43              		.code	16
  44              		.thumb_func
  46              	SystemCoreClockUpdate:
  47              	.LFB41:
 160:Src/system_stm32l0xx.c **** 
 161:Src/system_stm32l0xx.c **** /**
 162:Src/system_stm32l0xx.c ****   * @brief  Update SystemCoreClock variable according to Clock Register Values.
 163:Src/system_stm32l0xx.c ****   *         The SystemCoreClock variable contains the core clock (HCLK), it can
 164:Src/system_stm32l0xx.c ****   *         be used by the user application to setup the SysTick timer or configure
 165:Src/system_stm32l0xx.c ****   *         other parameters.
 166:Src/system_stm32l0xx.c ****   *
 167:Src/system_stm32l0xx.c ****   * @note   Each time the core clock (HCLK) changes, this function must be called
 168:Src/system_stm32l0xx.c ****   *         to update SystemCoreClock variable value. Otherwise, any configuration
 169:Src/system_stm32l0xx.c ****   *         based on this variable will be incorrect.
 170:Src/system_stm32l0xx.c ****   *
 171:Src/system_stm32l0xx.c ****   * @note   - The system frequency computed by this function is not the real
 172:Src/system_stm32l0xx.c ****   *           frequency in the chip. It is calculated based on the predefined
 173:Src/system_stm32l0xx.c ****   *           constant and the selected clock source:
 174:Src/system_stm32l0xx.c ****   *
 175:Src/system_stm32l0xx.c ****   *           - If SYSCLK source is MSI, SystemCoreClock will contain the MSI
 176:Src/system_stm32l0xx.c ****   *             value as defined by the MSI range.
 177:Src/system_stm32l0xx.c ****   *
 178:Src/system_stm32l0xx.c ****   *           - If SYSCLK source is HSI, SystemCoreClock will contain the HSI_VALUE(*)
 179:Src/system_stm32l0xx.c ****   *
 180:Src/system_stm32l0xx.c ****   *           - If SYSCLK source is HSE, SystemCoreClock will contain the HSE_VALUE(**)
 181:Src/system_stm32l0xx.c ****   *
 182:Src/system_stm32l0xx.c ****   *           - If SYSCLK source is PLL, SystemCoreClock will contain the HSE_VALUE(**)
 183:Src/system_stm32l0xx.c ****   *             or HSI_VALUE(*) multiplied/divided by the PLL factors.
 184:Src/system_stm32l0xx.c ****   *
ARM GAS  C:\Users\lzh\AppData\Local\Temp\cc5Hiwjh.s 			page 5


 185:Src/system_stm32l0xx.c ****   *         (*) HSI_VALUE is a constant defined in stm32l0xx_hal.h file (default value
 186:Src/system_stm32l0xx.c ****   *             16 MHz) but the real value may vary depending on the variations
 187:Src/system_stm32l0xx.c ****   *             in voltage and temperature.
 188:Src/system_stm32l0xx.c ****   *
 189:Src/system_stm32l0xx.c ****   *         (**) HSE_VALUE is a constant defined in stm32l0xx_hal.h file (default value
 190:Src/system_stm32l0xx.c ****   *              8 MHz), user has to ensure that HSE_VALUE is same as the real
 191:Src/system_stm32l0xx.c ****   *              frequency of the crystal used. Otherwise, this function may
 192:Src/system_stm32l0xx.c ****   *              have wrong result.
 193:Src/system_stm32l0xx.c ****   *
 194:Src/system_stm32l0xx.c ****   *         - The result of this function could be not correct when using fractional
 195:Src/system_stm32l0xx.c ****   *           value for HSE crystal.
 196:Src/system_stm32l0xx.c ****   * @param  None
 197:Src/system_stm32l0xx.c ****   * @retval None
 198:Src/system_stm32l0xx.c ****   */
 199:Src/system_stm32l0xx.c **** void SystemCoreClockUpdate (void)
 200:Src/system_stm32l0xx.c **** {
  48              		.loc 1 200 1 view -0
  49              		.cfi_startproc
  50              		@ args = 0, pretend = 0, frame = 0
  51              		@ frame_needed = 0, uses_anonymous_args = 0
  52 0000 10B5     		push	{r4, lr}
  53              		.cfi_def_cfa_offset 8
  54              		.cfi_offset 4, -8
  55              		.cfi_offset 14, -4
 201:Src/system_stm32l0xx.c ****   uint32_t tmp = 0U, pllmul = 0U, plldiv = 0U, pllsource = 0U, msirange = 0U;
  56              		.loc 1 201 3 view .LVU3
  57              	.LVL0:
 202:Src/system_stm32l0xx.c **** 
 203:Src/system_stm32l0xx.c ****   /* Get SYSCLK source -------------------------------------------------------*/
 204:Src/system_stm32l0xx.c ****   tmp = RCC->CFGR & RCC_CFGR_SWS;
  58              		.loc 1 204 3 view .LVU4
  59              		.loc 1 204 12 is_stmt 0 view .LVU5
  60 0002 344B     		ldr	r3, .L11
  61 0004 DA68     		ldr	r2, [r3, #12]
  62              		.loc 1 204 7 view .LVU6
  63 0006 0C23     		movs	r3, #12
  64 0008 1340     		ands	r3, r2
  65              	.LVL1:
 205:Src/system_stm32l0xx.c **** 
 206:Src/system_stm32l0xx.c ****   switch (tmp)
  66              		.loc 1 206 3 is_stmt 1 view .LVU7
  67 000a 042B     		cmp	r3, #4
  68 000c 3AD0     		beq	.L3
  69 000e 082B     		cmp	r3, #8
  70 0010 44D0     		beq	.L4
  71 0012 002B     		cmp	r3, #0
  72 0014 1ED0     		beq	.L10
 207:Src/system_stm32l0xx.c ****   {
 208:Src/system_stm32l0xx.c ****     case 0x00U:  /* MSI used as system clock */
 209:Src/system_stm32l0xx.c ****       msirange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE) >> RCC_ICSCR_MSIRANGE_Pos;
 210:Src/system_stm32l0xx.c ****       SystemCoreClock = (32768U * (1U << (msirange + 1U)));
 211:Src/system_stm32l0xx.c ****       break;
 212:Src/system_stm32l0xx.c ****     case 0x04U:  /* HSI used as system clock */
 213:Src/system_stm32l0xx.c ****       if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 214:Src/system_stm32l0xx.c ****       {
 215:Src/system_stm32l0xx.c ****         SystemCoreClock = HSI_VALUE / 4U;
 216:Src/system_stm32l0xx.c ****       }
ARM GAS  C:\Users\lzh\AppData\Local\Temp\cc5Hiwjh.s 			page 6


 217:Src/system_stm32l0xx.c ****       else
 218:Src/system_stm32l0xx.c ****       {
 219:Src/system_stm32l0xx.c ****         SystemCoreClock = HSI_VALUE;
 220:Src/system_stm32l0xx.c ****       }
 221:Src/system_stm32l0xx.c ****       break;
 222:Src/system_stm32l0xx.c ****     case 0x08U:  /* HSE used as system clock */
 223:Src/system_stm32l0xx.c ****       SystemCoreClock = HSE_VALUE;
 224:Src/system_stm32l0xx.c ****       break;
 225:Src/system_stm32l0xx.c ****     default:  /* PLL used as system clock */
 226:Src/system_stm32l0xx.c ****       /* Get PLL clock source and multiplication factor ----------------------*/
 227:Src/system_stm32l0xx.c ****       pllmul = RCC->CFGR & RCC_CFGR_PLLMUL;
  73              		.loc 1 227 7 view .LVU8
  74              		.loc 1 227 19 is_stmt 0 view .LVU9
  75 0016 2F4B     		ldr	r3, .L11
  76              	.LVL2:
  77              		.loc 1 227 19 view .LVU10
  78 0018 D868     		ldr	r0, [r3, #12]
  79              	.LVL3:
 228:Src/system_stm32l0xx.c ****       plldiv = RCC->CFGR & RCC_CFGR_PLLDIV;
  80              		.loc 1 228 7 is_stmt 1 view .LVU11
  81              		.loc 1 228 19 is_stmt 0 view .LVU12
  82 001a DA68     		ldr	r2, [r3, #12]
  83              	.LVL4:
 229:Src/system_stm32l0xx.c ****       pllmul = PLLMulTable[(pllmul >> RCC_CFGR_PLLMUL_Pos)];
  84              		.loc 1 229 7 is_stmt 1 view .LVU13
  85              		.loc 1 229 36 is_stmt 0 view .LVU14
  86 001c 800C     		lsrs	r0, r0, #18
  87              	.LVL5:
  88              		.loc 1 229 36 view .LVU15
  89 001e 0F21     		movs	r1, #15
  90 0020 0140     		ands	r1, r0
  91              		.loc 1 229 27 view .LVU16
  92 0022 2D48     		ldr	r0, .L11+4
  93 0024 445C     		ldrb	r4, [r0, r1]
  94              	.LVL6:
 230:Src/system_stm32l0xx.c ****       plldiv = (plldiv >> RCC_CFGR_PLLDIV_Pos) + 1U;
  95              		.loc 1 230 7 is_stmt 1 view .LVU17
  96              		.loc 1 230 24 is_stmt 0 view .LVU18
  97 0026 920D     		lsrs	r2, r2, #22
  98              	.LVL7:
  99              		.loc 1 230 24 view .LVU19
 100 0028 0321     		movs	r1, #3
 101 002a 1140     		ands	r1, r2
 102              		.loc 1 230 14 view .LVU20
 103 002c 0131     		adds	r1, r1, #1
 104              	.LVL8:
 231:Src/system_stm32l0xx.c **** 
 232:Src/system_stm32l0xx.c ****       pllsource = RCC->CFGR & RCC_CFGR_PLLSRC;
 105              		.loc 1 232 7 is_stmt 1 view .LVU21
 106              		.loc 1 232 22 is_stmt 0 view .LVU22
 107 002e DB68     		ldr	r3, [r3, #12]
 108              	.LVL9:
 233:Src/system_stm32l0xx.c **** 
 234:Src/system_stm32l0xx.c ****       if (pllsource == 0x00U)
 109              		.loc 1 234 7 is_stmt 1 view .LVU23
 110              		.loc 1 234 10 is_stmt 0 view .LVU24
 111 0030 DB03     		lsls	r3, r3, #15
ARM GAS  C:\Users\lzh\AppData\Local\Temp\cc5Hiwjh.s 			page 7


 112 0032 43D4     		bmi	.L8
 113              	.LVL10:
 235:Src/system_stm32l0xx.c ****       {
 236:Src/system_stm32l0xx.c ****         /* HSI oscillator clock selected as PLL clock entry */
 237:Src/system_stm32l0xx.c ****         if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 114              		.loc 1 237 9 is_stmt 1 view .LVU25
 115              		.loc 1 237 17 is_stmt 0 view .LVU26
 116 0034 274B     		ldr	r3, .L11
 117 0036 1B68     		ldr	r3, [r3]
 118              		.loc 1 237 12 view .LVU27
 119 0038 DB06     		lsls	r3, r3, #27
 120 003a 33D5     		bpl	.L9
 238:Src/system_stm32l0xx.c ****         {
 239:Src/system_stm32l0xx.c ****           SystemCoreClock = (((HSI_VALUE / 4U) * pllmul) / plldiv);
 121              		.loc 1 239 11 is_stmt 1 view .LVU28
 122              		.loc 1 239 48 is_stmt 0 view .LVU29
 123 003c 6301     		lsls	r3, r4, #5
 124 003e 1B1B     		subs	r3, r3, r4
 125 0040 9801     		lsls	r0, r3, #6
 126 0042 C01A     		subs	r0, r0, r3
 127 0044 C000     		lsls	r0, r0, #3
 128 0046 0019     		adds	r0, r0, r4
 129 0048 0002     		lsls	r0, r0, #8
 130              		.loc 1 239 58 view .LVU30
 131 004a FFF7FEFF 		bl	__aeabi_uidiv
 132              	.LVL11:
 133              		.loc 1 239 27 view .LVU31
 134 004e 234B     		ldr	r3, .L11+8
 135 0050 1860     		str	r0, [r3]
 136 0052 0BE0     		b	.L6
 137              	.LVL12:
 138              	.L10:
 209:Src/system_stm32l0xx.c ****       SystemCoreClock = (32768U * (1U << (msirange + 1U)));
 139              		.loc 1 209 7 is_stmt 1 view .LVU32
 209:Src/system_stm32l0xx.c ****       SystemCoreClock = (32768U * (1U << (msirange + 1U)));
 140              		.loc 1 209 22 is_stmt 0 view .LVU33
 141 0054 1F4B     		ldr	r3, .L11
 142              	.LVL13:
 209:Src/system_stm32l0xx.c ****       SystemCoreClock = (32768U * (1U << (msirange + 1U)));
 143              		.loc 1 209 22 view .LVU34
 144 0056 5A68     		ldr	r2, [r3, #4]
 145              	.LVL14:
 209:Src/system_stm32l0xx.c ****       SystemCoreClock = (32768U * (1U << (msirange + 1U)));
 146              		.loc 1 209 52 view .LVU35
 147 0058 520B     		lsrs	r2, r2, #13
 209:Src/system_stm32l0xx.c ****       SystemCoreClock = (32768U * (1U << (msirange + 1U)));
 148              		.loc 1 209 16 view .LVU36
 149 005a 0723     		movs	r3, #7
 150 005c 1340     		ands	r3, r2
 151              	.LVL15:
 210:Src/system_stm32l0xx.c ****       break;
 152              		.loc 1 210 7 is_stmt 1 view .LVU37
 210:Src/system_stm32l0xx.c ****       break;
 153              		.loc 1 210 52 is_stmt 0 view .LVU38
 154 005e 0133     		adds	r3, r3, #1
 155              	.LVL16:
 210:Src/system_stm32l0xx.c ****       break;
ARM GAS  C:\Users\lzh\AppData\Local\Temp\cc5Hiwjh.s 			page 8


 156              		.loc 1 210 33 view .LVU39
 157 0060 8022     		movs	r2, #128
 158 0062 1202     		lsls	r2, r2, #8
 159 0064 9A40     		lsls	r2, r2, r3
 160 0066 1300     		movs	r3, r2
 161              	.LVL17:
 210:Src/system_stm32l0xx.c ****       break;
 162              		.loc 1 210 23 view .LVU40
 163 0068 1C4A     		ldr	r2, .L11+8
 164 006a 1360     		str	r3, [r2]
 211:Src/system_stm32l0xx.c ****     case 0x04U:  /* HSI used as system clock */
 165              		.loc 1 211 7 is_stmt 1 view .LVU41
 166              	.LVL18:
 167              	.L6:
 240:Src/system_stm32l0xx.c ****         }
 241:Src/system_stm32l0xx.c ****         else
 242:Src/system_stm32l0xx.c ****         {
 243:Src/system_stm32l0xx.c ****           SystemCoreClock = (((HSI_VALUE) * pllmul) / plldiv);
 244:Src/system_stm32l0xx.c ****         }
 245:Src/system_stm32l0xx.c ****       }
 246:Src/system_stm32l0xx.c ****       else
 247:Src/system_stm32l0xx.c ****       {
 248:Src/system_stm32l0xx.c ****         /* HSE selected as PLL clock entry */
 249:Src/system_stm32l0xx.c ****         SystemCoreClock = (((HSE_VALUE) * pllmul) / plldiv);
 250:Src/system_stm32l0xx.c ****       }
 251:Src/system_stm32l0xx.c ****       break;
 252:Src/system_stm32l0xx.c ****   }
 253:Src/system_stm32l0xx.c ****   /* Compute HCLK clock frequency --------------------------------------------*/
 254:Src/system_stm32l0xx.c ****   /* Get HCLK prescaler */
 255:Src/system_stm32l0xx.c ****   tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 168              		.loc 1 255 3 view .LVU42
 169              		.loc 1 255 28 is_stmt 0 view .LVU43
 170 006c 194B     		ldr	r3, .L11
 171 006e DA68     		ldr	r2, [r3, #12]
 172              		.loc 1 255 52 view .LVU44
 173 0070 1209     		lsrs	r2, r2, #4
 174 0072 0F23     		movs	r3, #15
 175 0074 1340     		ands	r3, r2
 176              		.loc 1 255 22 view .LVU45
 177 0076 1A4A     		ldr	r2, .L11+12
 178 0078 D15C     		ldrb	r1, [r2, r3]
 179              	.LVL19:
 256:Src/system_stm32l0xx.c ****   /* HCLK clock frequency */
 257:Src/system_stm32l0xx.c ****   SystemCoreClock >>= tmp;
 180              		.loc 1 257 3 is_stmt 1 view .LVU46
 181              		.loc 1 257 19 is_stmt 0 view .LVU47
 182 007a 184A     		ldr	r2, .L11+8
 183 007c 1368     		ldr	r3, [r2]
 184 007e CB40     		lsrs	r3, r3, r1
 185 0080 1360     		str	r3, [r2]
 258:Src/system_stm32l0xx.c **** }
 186              		.loc 1 258 1 view .LVU48
 187              		@ sp needed
 188 0082 10BD     		pop	{r4, pc}
 189              	.LVL20:
 190              	.L3:
 213:Src/system_stm32l0xx.c ****       {
ARM GAS  C:\Users\lzh\AppData\Local\Temp\cc5Hiwjh.s 			page 9


 191              		.loc 1 213 7 is_stmt 1 view .LVU49
 213:Src/system_stm32l0xx.c ****       {
 192              		.loc 1 213 15 is_stmt 0 view .LVU50
 193 0084 134B     		ldr	r3, .L11
 194              	.LVL21:
 213:Src/system_stm32l0xx.c ****       {
 195              		.loc 1 213 15 view .LVU51
 196 0086 1B68     		ldr	r3, [r3]
 213:Src/system_stm32l0xx.c ****       {
 197              		.loc 1 213 10 view .LVU52
 198 0088 DB06     		lsls	r3, r3, #27
 199 008a 03D5     		bpl	.L7
 215:Src/system_stm32l0xx.c ****       }
 200              		.loc 1 215 9 is_stmt 1 view .LVU53
 215:Src/system_stm32l0xx.c ****       }
 201              		.loc 1 215 25 is_stmt 0 view .LVU54
 202 008c 134B     		ldr	r3, .L11+8
 203 008e 154A     		ldr	r2, .L11+16
 204              	.LVL22:
 215:Src/system_stm32l0xx.c ****       }
 205              		.loc 1 215 25 view .LVU55
 206 0090 1A60     		str	r2, [r3]
 207 0092 EBE7     		b	.L6
 208              	.LVL23:
 209              	.L7:
 219:Src/system_stm32l0xx.c ****       }
 210              		.loc 1 219 9 is_stmt 1 view .LVU56
 219:Src/system_stm32l0xx.c ****       }
 211              		.loc 1 219 25 is_stmt 0 view .LVU57
 212 0094 114B     		ldr	r3, .L11+8
 213 0096 144A     		ldr	r2, .L11+20
 214              	.LVL24:
 219:Src/system_stm32l0xx.c ****       }
 215              		.loc 1 219 25 view .LVU58
 216 0098 1A60     		str	r2, [r3]
 217 009a E7E7     		b	.L6
 218              	.LVL25:
 219              	.L4:
 223:Src/system_stm32l0xx.c ****       break;
 220              		.loc 1 223 7 is_stmt 1 view .LVU59
 223:Src/system_stm32l0xx.c ****       break;
 221              		.loc 1 223 23 is_stmt 0 view .LVU60
 222 009c 0F4B     		ldr	r3, .L11+8
 223              	.LVL26:
 223:Src/system_stm32l0xx.c ****       break;
 224              		.loc 1 223 23 view .LVU61
 225 009e 134A     		ldr	r2, .L11+24
 226              	.LVL27:
 223:Src/system_stm32l0xx.c ****       break;
 227              		.loc 1 223 23 view .LVU62
 228 00a0 1A60     		str	r2, [r3]
 224:Src/system_stm32l0xx.c ****     default:  /* PLL used as system clock */
 229              		.loc 1 224 7 is_stmt 1 view .LVU63
 230 00a2 E3E7     		b	.L6
 231              	.LVL28:
 232              	.L9:
 243:Src/system_stm32l0xx.c ****         }
ARM GAS  C:\Users\lzh\AppData\Local\Temp\cc5Hiwjh.s 			page 10


 233              		.loc 1 243 11 view .LVU64
 243:Src/system_stm32l0xx.c ****         }
 234              		.loc 1 243 43 is_stmt 0 view .LVU65
 235 00a4 6301     		lsls	r3, r4, #5
 236 00a6 1B1B     		subs	r3, r3, r4
 237 00a8 9801     		lsls	r0, r3, #6
 238 00aa C01A     		subs	r0, r0, r3
 239 00ac C000     		lsls	r0, r0, #3
 240 00ae 0019     		adds	r0, r0, r4
 241 00b0 8002     		lsls	r0, r0, #10
 243:Src/system_stm32l0xx.c ****         }
 242              		.loc 1 243 53 view .LVU66
 243 00b2 FFF7FEFF 		bl	__aeabi_uidiv
 244              	.LVL29:
 243:Src/system_stm32l0xx.c ****         }
 245              		.loc 1 243 27 view .LVU67
 246 00b6 094B     		ldr	r3, .L11+8
 247 00b8 1860     		str	r0, [r3]
 248 00ba D7E7     		b	.L6
 249              	.LVL30:
 250              	.L8:
 249:Src/system_stm32l0xx.c ****       }
 251              		.loc 1 249 9 is_stmt 1 view .LVU68
 249:Src/system_stm32l0xx.c ****       }
 252              		.loc 1 249 41 is_stmt 0 view .LVU69
 253 00bc 6301     		lsls	r3, r4, #5
 254 00be 1B1B     		subs	r3, r3, r4
 255 00c0 9801     		lsls	r0, r3, #6
 256 00c2 C01A     		subs	r0, r0, r3
 257 00c4 C000     		lsls	r0, r0, #3
 258 00c6 0019     		adds	r0, r0, r4
 259 00c8 4002     		lsls	r0, r0, #9
 249:Src/system_stm32l0xx.c ****       }
 260              		.loc 1 249 51 view .LVU70
 261 00ca FFF7FEFF 		bl	__aeabi_uidiv
 262              	.LVL31:
 249:Src/system_stm32l0xx.c ****       }
 263              		.loc 1 249 25 view .LVU71
 264 00ce 034B     		ldr	r3, .L11+8
 265 00d0 1860     		str	r0, [r3]
 266 00d2 CBE7     		b	.L6
 267              	.L12:
 268              		.align	2
 269              	.L11:
 270 00d4 00100240 		.word	1073876992
 271 00d8 00000000 		.word	PLLMulTable
 272 00dc 00000000 		.word	SystemCoreClock
 273 00e0 00000000 		.word	AHBPrescTable
 274 00e4 00093D00 		.word	4000000
 275 00e8 0024F400 		.word	16000000
 276 00ec 00127A00 		.word	8000000
 277              		.cfi_endproc
 278              	.LFE41:
 280              		.global	PLLMulTable
 281              		.section	.rodata.PLLMulTable,"a"
 282              		.align	2
 285              	PLLMulTable:
ARM GAS  C:\Users\lzh\AppData\Local\Temp\cc5Hiwjh.s 			page 11


 286 0000 03040608 		.ascii	"\003\004\006\010\014\020\030 0"
 286      0C101820 
 286      30
 287              		.global	APBPrescTable
 288              		.section	.rodata.APBPrescTable,"a"
 289              		.align	2
 292              	APBPrescTable:
 293 0000 00000000 		.ascii	"\000\000\000\000\001\002\003\004"
 293      01020304 
 294              		.global	AHBPrescTable
 295              		.section	.rodata.AHBPrescTable,"a"
 296              		.align	2
 299              	AHBPrescTable:
 300 0000 00000000 		.ascii	"\000\000\000\000\000\000\000\000\001\002\003\004\006"
 300      00000000 
 300      01020304 
 300      06
 301 000d 070809   		.ascii	"\007\010\011"
 302              		.global	SystemCoreClock
 303              		.section	.data.SystemCoreClock,"aw"
 304              		.align	2
 307              	SystemCoreClock:
 308 0000 00002000 		.word	2097152
 309              		.text
 310              	.Letext0:
 311              		.file 2 "c:\\users\\lzh\\appdata\\roaming\\code\\user\\globalstorage\\bmd.stm32-for-vscode\\@xpack
 312              		.file 3 "c:\\users\\lzh\\appdata\\roaming\\code\\user\\globalstorage\\bmd.stm32-for-vscode\\@xpack
 313              		.file 4 "Drivers/CMSIS/Device/ST/STM32L0xx/Include/system_stm32l0xx.h"
 314              		.file 5 "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l031xx.h"
ARM GAS  C:\Users\lzh\AppData\Local\Temp\cc5Hiwjh.s 			page 12


DEFINED SYMBOLS
                            *ABS*:0000000000000000 system_stm32l0xx.c
C:\Users\lzh\AppData\Local\Temp\cc5Hiwjh.s:19     .text.SystemInit:0000000000000000 $t
C:\Users\lzh\AppData\Local\Temp\cc5Hiwjh.s:25     .text.SystemInit:0000000000000000 SystemInit
C:\Users\lzh\AppData\Local\Temp\cc5Hiwjh.s:40     .text.SystemCoreClockUpdate:0000000000000000 $t
C:\Users\lzh\AppData\Local\Temp\cc5Hiwjh.s:46     .text.SystemCoreClockUpdate:0000000000000000 SystemCoreClockUpdate
C:\Users\lzh\AppData\Local\Temp\cc5Hiwjh.s:270    .text.SystemCoreClockUpdate:00000000000000d4 $d
C:\Users\lzh\AppData\Local\Temp\cc5Hiwjh.s:285    .rodata.PLLMulTable:0000000000000000 PLLMulTable
C:\Users\lzh\AppData\Local\Temp\cc5Hiwjh.s:307    .data.SystemCoreClock:0000000000000000 SystemCoreClock
C:\Users\lzh\AppData\Local\Temp\cc5Hiwjh.s:299    .rodata.AHBPrescTable:0000000000000000 AHBPrescTable
C:\Users\lzh\AppData\Local\Temp\cc5Hiwjh.s:282    .rodata.PLLMulTable:0000000000000000 $d
C:\Users\lzh\AppData\Local\Temp\cc5Hiwjh.s:292    .rodata.APBPrescTable:0000000000000000 APBPrescTable
C:\Users\lzh\AppData\Local\Temp\cc5Hiwjh.s:289    .rodata.APBPrescTable:0000000000000000 $d
C:\Users\lzh\AppData\Local\Temp\cc5Hiwjh.s:296    .rodata.AHBPrescTable:0000000000000000 $d
C:\Users\lzh\AppData\Local\Temp\cc5Hiwjh.s:304    .data.SystemCoreClock:0000000000000000 $d

UNDEFINED SYMBOLS
__aeabi_uidiv
