0.6
2016.4
Jan 23 2017
19:19:20
/home/ckdur/Documents/mriscv_vivado_arty/mriscv/mriscv_axi/ADC_interface_AXI/ADC_interface_AXI.v,1491945840,verilog,,,,ADC_interface_AXI,,,../../../mriscv/mriscvcore/tests;../../../mriscv_vivado.srcs/sim_1/imports/39571024Mb_ddr2,,,,,
/home/ckdur/Documents/mriscv_vivado_arty/mriscv/mriscv_axi/DAC_interface_AXI/DAC_interface_AXI.v,1491945840,verilog,,,,DAC_interface_AXI,,,../../../mriscv/mriscvcore/tests;../../../mriscv_vivado.srcs/sim_1/imports/39571024Mb_ddr2,,,,,
/home/ckdur/Documents/mriscv_vivado_arty/mriscv/mriscv_axi/GPIO/completogpio.v,1491946222,verilog,,,,completogpio,,,../../../mriscv/mriscvcore/tests;../../../mriscv_vivado.srcs/sim_1/imports/39571024Mb_ddr2,,,,,
/home/ckdur/Documents/mriscv_vivado_arty/mriscv/mriscv_axi/GPIO/decodificador.v,1491946222,verilog,,,,decodificador,,,../../../mriscv/mriscvcore/tests;../../../mriscv_vivado.srcs/sim_1/imports/39571024Mb_ddr2,,,,,
/home/ckdur/Documents/mriscv_vivado_arty/mriscv/mriscv_axi/GPIO/flipflopRS.v,1491946222,verilog,,,,flipflopRS,,,../../../mriscv/mriscvcore/tests;../../../mriscv_vivado.srcs/sim_1/imports/39571024Mb_ddr2,,,,,
/home/ckdur/Documents/mriscv_vivado_arty/mriscv/mriscv_axi/GPIO/flipsdataw.v,1491946222,verilog,,,,flipsdataw,,,../../../mriscv/mriscvcore/tests;../../../mriscv_vivado.srcs/sim_1/imports/39571024Mb_ddr2,,,,,
/home/ckdur/Documents/mriscv_vivado_arty/mriscv/mriscv_axi/GPIO/latchW.v,1491946222,verilog,,,,latchW,,,../../../mriscv/mriscvcore/tests;../../../mriscv_vivado.srcs/sim_1/imports/39571024Mb_ddr2,,,,,
/home/ckdur/Documents/mriscv_vivado_arty/mriscv/mriscv_axi/GPIO/macstate2.v,1491946222,verilog,,,,macstate2,,,../../../mriscv/mriscvcore/tests;../../../mriscv_vivado.srcs/sim_1/imports/39571024Mb_ddr2,,,,,
/home/ckdur/Documents/mriscv_vivado_arty/mriscv/mriscv_axi/axi4_interconnect/axi4_interconnect.v,1491945840,verilog,,,,axi4_interconnect,,,../../../mriscv/mriscvcore/tests;../../../mriscv_vivado.srcs/sim_1/imports/39571024Mb_ddr2,,,,,
/home/ckdur/Documents/mriscv_vivado_arty/mriscv/mriscv_axi/impl_axi/impl_axi.v,1491963746,verilog,,,,impl_axi,,,../../../mriscv/mriscvcore/tests;../../../mriscv_vivado.srcs/sim_1/imports/39571024Mb_ddr2,,,,,
/home/ckdur/Documents/mriscv_vivado_arty/mriscv/mriscv_axi/impl_axi/impl_axi_tb.v,1491962221,verilog,,,,impl_axi_tb,,,../../../mriscv/mriscvcore/tests;../../../mriscv_vivado.srcs/sim_1/imports/39571024Mb_ddr2,,,,,
/home/ckdur/Documents/mriscv_vivado_arty/mriscv/mriscv_axi/spi_axi_master/spi_axi_master.v,1491945840,verilog,,,,spi_axi_master,,,../../../mriscv/mriscvcore/tests;../../../mriscv_vivado.srcs/sim_1/imports/39571024Mb_ddr2,,,,,
/home/ckdur/Documents/mriscv_vivado_arty/mriscv/mriscv_axi/spi_axi_slave/spi_axi_slave.v,1491945840,verilog,,,,spi_axi_slave,,,../../../mriscv/mriscvcore/tests;../../../mriscv_vivado.srcs/sim_1/imports/39571024Mb_ddr2,,,,,
/home/ckdur/Documents/mriscv_vivado_arty/mriscv/mriscv_axi/util/bus_sync_sf.v,1491946222,verilog,,,,bus_sync_sf,,,../../../mriscv/mriscvcore/tests;../../../mriscv_vivado.srcs/sim_1/imports/39571024Mb_ddr2,,,,,
/home/ckdur/Documents/mriscv_vivado_arty/mriscv/mriscvcore/ALU/ALU.v,1491964989,verilog,,,,ALU;ALU_add;ALU_and;ALU_beq;ALU_blt;ALU_bltu;ALU_or;ALU_sXXx;ALU_sub;ALU_xor,,,../../../mriscv/mriscvcore/tests;../../../mriscv_vivado.srcs/sim_1/imports/39571024Mb_ddr2,,,,,
/home/ckdur/Documents/mriscv_vivado_arty/mriscv/mriscvcore/DECO_INSTR/DECO_INSTR.v,1491963461,verilog,,,,DECO_INSTR,,,../../../mriscv/mriscvcore/tests;../../../mriscv_vivado.srcs/sim_1/imports/39571024Mb_ddr2,,,,,
/home/ckdur/Documents/mriscv_vivado_arty/mriscv/mriscvcore/FSM/FSM.v,1491969060,verilog,,,,FSM,,,../../../mriscv/mriscvcore/tests;../../../mriscv_vivado.srcs/sim_1/imports/39571024Mb_ddr2,,,,,
/home/ckdur/Documents/mriscv_vivado_arty/mriscv/mriscvcore/IRQ/IRQ.v,1491963390,verilog,,,,Count;IRQ;divM,,,../../../mriscv/mriscvcore/tests;../../../mriscv_vivado.srcs/sim_1/imports/39571024Mb_ddr2,,,,,
/home/ckdur/Documents/mriscv_vivado_arty/mriscv/mriscvcore/MEMORY_INTERFACE/MEMORY_INTERFACE.v,1491968975,verilog,,,,MEMORY_INTERFACE,,,../../../mriscv/mriscvcore/tests;../../../mriscv_vivado.srcs/sim_1/imports/39571024Mb_ddr2,,,,,
/home/ckdur/Documents/mriscv_vivado_arty/mriscv/mriscvcore/MULT/MULT.v,1491946246,verilog,,,,Alg_Booth;FSM_Booth;MULT,,,../../../mriscv/mriscvcore/tests;../../../mriscv_vivado.srcs/sim_1/imports/39571024Mb_ddr2,,,,,
/home/ckdur/Documents/mriscv_vivado_arty/mriscv/mriscvcore/REG_FILE/REG_FILE.v,1491946246,verilog,,,,REG_FILE;true_dpram_sclk,,,../../../mriscv/mriscvcore/tests;../../../mriscv_vivado.srcs/sim_1/imports/39571024Mb_ddr2,,,,,
/home/ckdur/Documents/mriscv_vivado_arty/mriscv/mriscvcore/UTILITIES/UTILITY.v,1491963420,verilog,,,,UTILITY,,,../../../mriscv/mriscvcore/tests;../../../mriscv_vivado.srcs/sim_1/imports/39571024Mb_ddr2,,,,,
/home/ckdur/Documents/mriscv_vivado_arty/mriscv/mriscvcore/mriscvcore.v,1491963328,verilog,,,,mriscvcore,,,../../../mriscv/mriscvcore/tests;../../../mriscv_vivado.srcs/sim_1/imports/39571024Mb_ddr2,,,,,
/home/ckdur/Documents/mriscv_vivado_arty/mriscv_vivado.sim/sim_1/behav/glbl.v,1485222234,verilog,,,,glbl,,,,,,,,
/home/ckdur/Documents/mriscv_vivado_arty/mriscv_vivado.srcs/sources_1/imports/priencr.v,1492000815,verilog,,,,priencr,,,../../../mriscv/mriscvcore/tests;../../../mriscv_vivado.srcs/sim_1/imports/39571024Mb_ddr2,,,,,
/home/ckdur/Documents/mriscv_vivado_arty/mriscv_vivado.srcs/sources_1/imports/verilog/AXI_SP32B1024.v,1492000914,verilog,,,,AXI_SP32B1024,,,../../../mriscv/mriscvcore/tests;../../../mriscv_vivado.srcs/sim_1/imports/39571024Mb_ddr2,,,,,
/home/ckdur/Documents/mriscv_vivado_arty/mriscv_vivado.srcs/sources_1/new/SP32B1024.v,1491845318,verilog,,,,SP32B1024;xilinx_single_port_ram_write_first,,,../../../mriscv/mriscvcore/tests;../../../mriscv_vivado.srcs/sim_1/imports/39571024Mb_ddr2,,,,,
