
Proj_Motor_Test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b068  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000520  0800b208  0800b208  0001b208  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b728  0800b728  000201d4  2**0
                  CONTENTS
  4 .ARM          00000008  0800b728  0800b728  0001b728  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b730  0800b730  000201d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b730  0800b730  0001b730  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800b734  0800b734  0001b734  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001d4  20000000  0800b738  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000498  200001d8  0800b90c  000201d8  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20000670  0800b90c  00020670  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201d4  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020204  2**0
                  CONTENTS, READONLY
 13 .debug_info   000105c0  00000000  00000000  00020247  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002505  00000000  00000000  00030807  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000fe8  00000000  00000000  00032d10  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000c90  00000000  00000000  00033cf8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00017abb  00000000  00000000  00034988  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00011c28  00000000  00000000  0004c443  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0009266b  00000000  00000000  0005e06b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00005954  00000000  00000000  000f06d8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000063  00000000  00000000  000f602c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001d8 	.word	0x200001d8
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800b1f0 	.word	0x0800b1f0

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001dc 	.word	0x200001dc
 80001dc:	0800b1f0 	.word	0x0800b1f0

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <strlen>:
 8000280:	4603      	mov	r3, r0
 8000282:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000286:	2a00      	cmp	r2, #0
 8000288:	d1fb      	bne.n	8000282 <strlen+0x2>
 800028a:	1a18      	subs	r0, r3, r0
 800028c:	3801      	subs	r0, #1
 800028e:	4770      	bx	lr

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2uiz>:
 8000bb8:	004a      	lsls	r2, r1, #1
 8000bba:	d211      	bcs.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bbc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bc0:	d211      	bcs.n	8000be6 <__aeabi_d2uiz+0x2e>
 8000bc2:	d50d      	bpl.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bc4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bc8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bcc:	d40e      	bmi.n	8000bec <__aeabi_d2uiz+0x34>
 8000bce:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bd2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bd6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bda:	fa23 f002 	lsr.w	r0, r3, r2
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bea:	d102      	bne.n	8000bf2 <__aeabi_d2uiz+0x3a>
 8000bec:	f04f 30ff 	mov.w	r0, #4294967295
 8000bf0:	4770      	bx	lr
 8000bf2:	f04f 0000 	mov.w	r0, #0
 8000bf6:	4770      	bx	lr

08000bf8 <__aeabi_d2f>:
 8000bf8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bfc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c00:	bf24      	itt	cs
 8000c02:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c06:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c0a:	d90d      	bls.n	8000c28 <__aeabi_d2f+0x30>
 8000c0c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c10:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c14:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c18:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c1c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c20:	bf08      	it	eq
 8000c22:	f020 0001 	biceq.w	r0, r0, #1
 8000c26:	4770      	bx	lr
 8000c28:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c2c:	d121      	bne.n	8000c72 <__aeabi_d2f+0x7a>
 8000c2e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c32:	bfbc      	itt	lt
 8000c34:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c38:	4770      	bxlt	lr
 8000c3a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c3e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c42:	f1c2 0218 	rsb	r2, r2, #24
 8000c46:	f1c2 0c20 	rsb	ip, r2, #32
 8000c4a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c4e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c52:	bf18      	it	ne
 8000c54:	f040 0001 	orrne.w	r0, r0, #1
 8000c58:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c5c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c60:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c64:	ea40 000c 	orr.w	r0, r0, ip
 8000c68:	fa23 f302 	lsr.w	r3, r3, r2
 8000c6c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c70:	e7cc      	b.n	8000c0c <__aeabi_d2f+0x14>
 8000c72:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c76:	d107      	bne.n	8000c88 <__aeabi_d2f+0x90>
 8000c78:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c7c:	bf1e      	ittt	ne
 8000c7e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c82:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c86:	4770      	bxne	lr
 8000c88:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c8c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c90:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c94:	4770      	bx	lr
 8000c96:	bf00      	nop

08000c98 <__aeabi_uldivmod>:
 8000c98:	b953      	cbnz	r3, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9a:	b94a      	cbnz	r2, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9c:	2900      	cmp	r1, #0
 8000c9e:	bf08      	it	eq
 8000ca0:	2800      	cmpeq	r0, #0
 8000ca2:	bf1c      	itt	ne
 8000ca4:	f04f 31ff 	movne.w	r1, #4294967295
 8000ca8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cac:	f000 b9a6 	b.w	8000ffc <__aeabi_idiv0>
 8000cb0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cb4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cb8:	f000 f83c 	bl	8000d34 <__udivmoddi4>
 8000cbc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cc0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cc4:	b004      	add	sp, #16
 8000cc6:	4770      	bx	lr

08000cc8 <__aeabi_d2lz>:
 8000cc8:	b538      	push	{r3, r4, r5, lr}
 8000cca:	2200      	movs	r2, #0
 8000ccc:	2300      	movs	r3, #0
 8000cce:	4604      	mov	r4, r0
 8000cd0:	460d      	mov	r5, r1
 8000cd2:	f7ff ff0b 	bl	8000aec <__aeabi_dcmplt>
 8000cd6:	b928      	cbnz	r0, 8000ce4 <__aeabi_d2lz+0x1c>
 8000cd8:	4620      	mov	r0, r4
 8000cda:	4629      	mov	r1, r5
 8000cdc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000ce0:	f000 b80a 	b.w	8000cf8 <__aeabi_d2ulz>
 8000ce4:	4620      	mov	r0, r4
 8000ce6:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000cea:	f000 f805 	bl	8000cf8 <__aeabi_d2ulz>
 8000cee:	4240      	negs	r0, r0
 8000cf0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cf4:	bd38      	pop	{r3, r4, r5, pc}
 8000cf6:	bf00      	nop

08000cf8 <__aeabi_d2ulz>:
 8000cf8:	b5d0      	push	{r4, r6, r7, lr}
 8000cfa:	4b0c      	ldr	r3, [pc, #48]	; (8000d2c <__aeabi_d2ulz+0x34>)
 8000cfc:	2200      	movs	r2, #0
 8000cfe:	4606      	mov	r6, r0
 8000d00:	460f      	mov	r7, r1
 8000d02:	f7ff fc81 	bl	8000608 <__aeabi_dmul>
 8000d06:	f7ff ff57 	bl	8000bb8 <__aeabi_d2uiz>
 8000d0a:	4604      	mov	r4, r0
 8000d0c:	f7ff fc02 	bl	8000514 <__aeabi_ui2d>
 8000d10:	4b07      	ldr	r3, [pc, #28]	; (8000d30 <__aeabi_d2ulz+0x38>)
 8000d12:	2200      	movs	r2, #0
 8000d14:	f7ff fc78 	bl	8000608 <__aeabi_dmul>
 8000d18:	4602      	mov	r2, r0
 8000d1a:	460b      	mov	r3, r1
 8000d1c:	4630      	mov	r0, r6
 8000d1e:	4639      	mov	r1, r7
 8000d20:	f7ff faba 	bl	8000298 <__aeabi_dsub>
 8000d24:	f7ff ff48 	bl	8000bb8 <__aeabi_d2uiz>
 8000d28:	4621      	mov	r1, r4
 8000d2a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d2c:	3df00000 	.word	0x3df00000
 8000d30:	41f00000 	.word	0x41f00000

08000d34 <__udivmoddi4>:
 8000d34:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d38:	9e08      	ldr	r6, [sp, #32]
 8000d3a:	460d      	mov	r5, r1
 8000d3c:	4604      	mov	r4, r0
 8000d3e:	460f      	mov	r7, r1
 8000d40:	2b00      	cmp	r3, #0
 8000d42:	d14a      	bne.n	8000dda <__udivmoddi4+0xa6>
 8000d44:	428a      	cmp	r2, r1
 8000d46:	4694      	mov	ip, r2
 8000d48:	d965      	bls.n	8000e16 <__udivmoddi4+0xe2>
 8000d4a:	fab2 f382 	clz	r3, r2
 8000d4e:	b143      	cbz	r3, 8000d62 <__udivmoddi4+0x2e>
 8000d50:	fa02 fc03 	lsl.w	ip, r2, r3
 8000d54:	f1c3 0220 	rsb	r2, r3, #32
 8000d58:	409f      	lsls	r7, r3
 8000d5a:	fa20 f202 	lsr.w	r2, r0, r2
 8000d5e:	4317      	orrs	r7, r2
 8000d60:	409c      	lsls	r4, r3
 8000d62:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000d66:	fa1f f58c 	uxth.w	r5, ip
 8000d6a:	fbb7 f1fe 	udiv	r1, r7, lr
 8000d6e:	0c22      	lsrs	r2, r4, #16
 8000d70:	fb0e 7711 	mls	r7, lr, r1, r7
 8000d74:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000d78:	fb01 f005 	mul.w	r0, r1, r5
 8000d7c:	4290      	cmp	r0, r2
 8000d7e:	d90a      	bls.n	8000d96 <__udivmoddi4+0x62>
 8000d80:	eb1c 0202 	adds.w	r2, ip, r2
 8000d84:	f101 37ff 	add.w	r7, r1, #4294967295
 8000d88:	f080 811c 	bcs.w	8000fc4 <__udivmoddi4+0x290>
 8000d8c:	4290      	cmp	r0, r2
 8000d8e:	f240 8119 	bls.w	8000fc4 <__udivmoddi4+0x290>
 8000d92:	3902      	subs	r1, #2
 8000d94:	4462      	add	r2, ip
 8000d96:	1a12      	subs	r2, r2, r0
 8000d98:	b2a4      	uxth	r4, r4
 8000d9a:	fbb2 f0fe 	udiv	r0, r2, lr
 8000d9e:	fb0e 2210 	mls	r2, lr, r0, r2
 8000da2:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000da6:	fb00 f505 	mul.w	r5, r0, r5
 8000daa:	42a5      	cmp	r5, r4
 8000dac:	d90a      	bls.n	8000dc4 <__udivmoddi4+0x90>
 8000dae:	eb1c 0404 	adds.w	r4, ip, r4
 8000db2:	f100 32ff 	add.w	r2, r0, #4294967295
 8000db6:	f080 8107 	bcs.w	8000fc8 <__udivmoddi4+0x294>
 8000dba:	42a5      	cmp	r5, r4
 8000dbc:	f240 8104 	bls.w	8000fc8 <__udivmoddi4+0x294>
 8000dc0:	4464      	add	r4, ip
 8000dc2:	3802      	subs	r0, #2
 8000dc4:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000dc8:	1b64      	subs	r4, r4, r5
 8000dca:	2100      	movs	r1, #0
 8000dcc:	b11e      	cbz	r6, 8000dd6 <__udivmoddi4+0xa2>
 8000dce:	40dc      	lsrs	r4, r3
 8000dd0:	2300      	movs	r3, #0
 8000dd2:	e9c6 4300 	strd	r4, r3, [r6]
 8000dd6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dda:	428b      	cmp	r3, r1
 8000ddc:	d908      	bls.n	8000df0 <__udivmoddi4+0xbc>
 8000dde:	2e00      	cmp	r6, #0
 8000de0:	f000 80ed 	beq.w	8000fbe <__udivmoddi4+0x28a>
 8000de4:	2100      	movs	r1, #0
 8000de6:	e9c6 0500 	strd	r0, r5, [r6]
 8000dea:	4608      	mov	r0, r1
 8000dec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000df0:	fab3 f183 	clz	r1, r3
 8000df4:	2900      	cmp	r1, #0
 8000df6:	d149      	bne.n	8000e8c <__udivmoddi4+0x158>
 8000df8:	42ab      	cmp	r3, r5
 8000dfa:	d302      	bcc.n	8000e02 <__udivmoddi4+0xce>
 8000dfc:	4282      	cmp	r2, r0
 8000dfe:	f200 80f8 	bhi.w	8000ff2 <__udivmoddi4+0x2be>
 8000e02:	1a84      	subs	r4, r0, r2
 8000e04:	eb65 0203 	sbc.w	r2, r5, r3
 8000e08:	2001      	movs	r0, #1
 8000e0a:	4617      	mov	r7, r2
 8000e0c:	2e00      	cmp	r6, #0
 8000e0e:	d0e2      	beq.n	8000dd6 <__udivmoddi4+0xa2>
 8000e10:	e9c6 4700 	strd	r4, r7, [r6]
 8000e14:	e7df      	b.n	8000dd6 <__udivmoddi4+0xa2>
 8000e16:	b902      	cbnz	r2, 8000e1a <__udivmoddi4+0xe6>
 8000e18:	deff      	udf	#255	; 0xff
 8000e1a:	fab2 f382 	clz	r3, r2
 8000e1e:	2b00      	cmp	r3, #0
 8000e20:	f040 8090 	bne.w	8000f44 <__udivmoddi4+0x210>
 8000e24:	1a8a      	subs	r2, r1, r2
 8000e26:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e2a:	fa1f fe8c 	uxth.w	lr, ip
 8000e2e:	2101      	movs	r1, #1
 8000e30:	fbb2 f5f7 	udiv	r5, r2, r7
 8000e34:	fb07 2015 	mls	r0, r7, r5, r2
 8000e38:	0c22      	lsrs	r2, r4, #16
 8000e3a:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000e3e:	fb0e f005 	mul.w	r0, lr, r5
 8000e42:	4290      	cmp	r0, r2
 8000e44:	d908      	bls.n	8000e58 <__udivmoddi4+0x124>
 8000e46:	eb1c 0202 	adds.w	r2, ip, r2
 8000e4a:	f105 38ff 	add.w	r8, r5, #4294967295
 8000e4e:	d202      	bcs.n	8000e56 <__udivmoddi4+0x122>
 8000e50:	4290      	cmp	r0, r2
 8000e52:	f200 80cb 	bhi.w	8000fec <__udivmoddi4+0x2b8>
 8000e56:	4645      	mov	r5, r8
 8000e58:	1a12      	subs	r2, r2, r0
 8000e5a:	b2a4      	uxth	r4, r4
 8000e5c:	fbb2 f0f7 	udiv	r0, r2, r7
 8000e60:	fb07 2210 	mls	r2, r7, r0, r2
 8000e64:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000e68:	fb0e fe00 	mul.w	lr, lr, r0
 8000e6c:	45a6      	cmp	lr, r4
 8000e6e:	d908      	bls.n	8000e82 <__udivmoddi4+0x14e>
 8000e70:	eb1c 0404 	adds.w	r4, ip, r4
 8000e74:	f100 32ff 	add.w	r2, r0, #4294967295
 8000e78:	d202      	bcs.n	8000e80 <__udivmoddi4+0x14c>
 8000e7a:	45a6      	cmp	lr, r4
 8000e7c:	f200 80bb 	bhi.w	8000ff6 <__udivmoddi4+0x2c2>
 8000e80:	4610      	mov	r0, r2
 8000e82:	eba4 040e 	sub.w	r4, r4, lr
 8000e86:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000e8a:	e79f      	b.n	8000dcc <__udivmoddi4+0x98>
 8000e8c:	f1c1 0720 	rsb	r7, r1, #32
 8000e90:	408b      	lsls	r3, r1
 8000e92:	fa22 fc07 	lsr.w	ip, r2, r7
 8000e96:	ea4c 0c03 	orr.w	ip, ip, r3
 8000e9a:	fa05 f401 	lsl.w	r4, r5, r1
 8000e9e:	fa20 f307 	lsr.w	r3, r0, r7
 8000ea2:	40fd      	lsrs	r5, r7
 8000ea4:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000ea8:	4323      	orrs	r3, r4
 8000eaa:	fbb5 f8f9 	udiv	r8, r5, r9
 8000eae:	fa1f fe8c 	uxth.w	lr, ip
 8000eb2:	fb09 5518 	mls	r5, r9, r8, r5
 8000eb6:	0c1c      	lsrs	r4, r3, #16
 8000eb8:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000ebc:	fb08 f50e 	mul.w	r5, r8, lr
 8000ec0:	42a5      	cmp	r5, r4
 8000ec2:	fa02 f201 	lsl.w	r2, r2, r1
 8000ec6:	fa00 f001 	lsl.w	r0, r0, r1
 8000eca:	d90b      	bls.n	8000ee4 <__udivmoddi4+0x1b0>
 8000ecc:	eb1c 0404 	adds.w	r4, ip, r4
 8000ed0:	f108 3aff 	add.w	sl, r8, #4294967295
 8000ed4:	f080 8088 	bcs.w	8000fe8 <__udivmoddi4+0x2b4>
 8000ed8:	42a5      	cmp	r5, r4
 8000eda:	f240 8085 	bls.w	8000fe8 <__udivmoddi4+0x2b4>
 8000ede:	f1a8 0802 	sub.w	r8, r8, #2
 8000ee2:	4464      	add	r4, ip
 8000ee4:	1b64      	subs	r4, r4, r5
 8000ee6:	b29d      	uxth	r5, r3
 8000ee8:	fbb4 f3f9 	udiv	r3, r4, r9
 8000eec:	fb09 4413 	mls	r4, r9, r3, r4
 8000ef0:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000ef4:	fb03 fe0e 	mul.w	lr, r3, lr
 8000ef8:	45a6      	cmp	lr, r4
 8000efa:	d908      	bls.n	8000f0e <__udivmoddi4+0x1da>
 8000efc:	eb1c 0404 	adds.w	r4, ip, r4
 8000f00:	f103 35ff 	add.w	r5, r3, #4294967295
 8000f04:	d26c      	bcs.n	8000fe0 <__udivmoddi4+0x2ac>
 8000f06:	45a6      	cmp	lr, r4
 8000f08:	d96a      	bls.n	8000fe0 <__udivmoddi4+0x2ac>
 8000f0a:	3b02      	subs	r3, #2
 8000f0c:	4464      	add	r4, ip
 8000f0e:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000f12:	fba3 9502 	umull	r9, r5, r3, r2
 8000f16:	eba4 040e 	sub.w	r4, r4, lr
 8000f1a:	42ac      	cmp	r4, r5
 8000f1c:	46c8      	mov	r8, r9
 8000f1e:	46ae      	mov	lr, r5
 8000f20:	d356      	bcc.n	8000fd0 <__udivmoddi4+0x29c>
 8000f22:	d053      	beq.n	8000fcc <__udivmoddi4+0x298>
 8000f24:	b156      	cbz	r6, 8000f3c <__udivmoddi4+0x208>
 8000f26:	ebb0 0208 	subs.w	r2, r0, r8
 8000f2a:	eb64 040e 	sbc.w	r4, r4, lr
 8000f2e:	fa04 f707 	lsl.w	r7, r4, r7
 8000f32:	40ca      	lsrs	r2, r1
 8000f34:	40cc      	lsrs	r4, r1
 8000f36:	4317      	orrs	r7, r2
 8000f38:	e9c6 7400 	strd	r7, r4, [r6]
 8000f3c:	4618      	mov	r0, r3
 8000f3e:	2100      	movs	r1, #0
 8000f40:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f44:	f1c3 0120 	rsb	r1, r3, #32
 8000f48:	fa02 fc03 	lsl.w	ip, r2, r3
 8000f4c:	fa20 f201 	lsr.w	r2, r0, r1
 8000f50:	fa25 f101 	lsr.w	r1, r5, r1
 8000f54:	409d      	lsls	r5, r3
 8000f56:	432a      	orrs	r2, r5
 8000f58:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000f5c:	fa1f fe8c 	uxth.w	lr, ip
 8000f60:	fbb1 f0f7 	udiv	r0, r1, r7
 8000f64:	fb07 1510 	mls	r5, r7, r0, r1
 8000f68:	0c11      	lsrs	r1, r2, #16
 8000f6a:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000f6e:	fb00 f50e 	mul.w	r5, r0, lr
 8000f72:	428d      	cmp	r5, r1
 8000f74:	fa04 f403 	lsl.w	r4, r4, r3
 8000f78:	d908      	bls.n	8000f8c <__udivmoddi4+0x258>
 8000f7a:	eb1c 0101 	adds.w	r1, ip, r1
 8000f7e:	f100 38ff 	add.w	r8, r0, #4294967295
 8000f82:	d22f      	bcs.n	8000fe4 <__udivmoddi4+0x2b0>
 8000f84:	428d      	cmp	r5, r1
 8000f86:	d92d      	bls.n	8000fe4 <__udivmoddi4+0x2b0>
 8000f88:	3802      	subs	r0, #2
 8000f8a:	4461      	add	r1, ip
 8000f8c:	1b49      	subs	r1, r1, r5
 8000f8e:	b292      	uxth	r2, r2
 8000f90:	fbb1 f5f7 	udiv	r5, r1, r7
 8000f94:	fb07 1115 	mls	r1, r7, r5, r1
 8000f98:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000f9c:	fb05 f10e 	mul.w	r1, r5, lr
 8000fa0:	4291      	cmp	r1, r2
 8000fa2:	d908      	bls.n	8000fb6 <__udivmoddi4+0x282>
 8000fa4:	eb1c 0202 	adds.w	r2, ip, r2
 8000fa8:	f105 38ff 	add.w	r8, r5, #4294967295
 8000fac:	d216      	bcs.n	8000fdc <__udivmoddi4+0x2a8>
 8000fae:	4291      	cmp	r1, r2
 8000fb0:	d914      	bls.n	8000fdc <__udivmoddi4+0x2a8>
 8000fb2:	3d02      	subs	r5, #2
 8000fb4:	4462      	add	r2, ip
 8000fb6:	1a52      	subs	r2, r2, r1
 8000fb8:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000fbc:	e738      	b.n	8000e30 <__udivmoddi4+0xfc>
 8000fbe:	4631      	mov	r1, r6
 8000fc0:	4630      	mov	r0, r6
 8000fc2:	e708      	b.n	8000dd6 <__udivmoddi4+0xa2>
 8000fc4:	4639      	mov	r1, r7
 8000fc6:	e6e6      	b.n	8000d96 <__udivmoddi4+0x62>
 8000fc8:	4610      	mov	r0, r2
 8000fca:	e6fb      	b.n	8000dc4 <__udivmoddi4+0x90>
 8000fcc:	4548      	cmp	r0, r9
 8000fce:	d2a9      	bcs.n	8000f24 <__udivmoddi4+0x1f0>
 8000fd0:	ebb9 0802 	subs.w	r8, r9, r2
 8000fd4:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000fd8:	3b01      	subs	r3, #1
 8000fda:	e7a3      	b.n	8000f24 <__udivmoddi4+0x1f0>
 8000fdc:	4645      	mov	r5, r8
 8000fde:	e7ea      	b.n	8000fb6 <__udivmoddi4+0x282>
 8000fe0:	462b      	mov	r3, r5
 8000fe2:	e794      	b.n	8000f0e <__udivmoddi4+0x1da>
 8000fe4:	4640      	mov	r0, r8
 8000fe6:	e7d1      	b.n	8000f8c <__udivmoddi4+0x258>
 8000fe8:	46d0      	mov	r8, sl
 8000fea:	e77b      	b.n	8000ee4 <__udivmoddi4+0x1b0>
 8000fec:	3d02      	subs	r5, #2
 8000fee:	4462      	add	r2, ip
 8000ff0:	e732      	b.n	8000e58 <__udivmoddi4+0x124>
 8000ff2:	4608      	mov	r0, r1
 8000ff4:	e70a      	b.n	8000e0c <__udivmoddi4+0xd8>
 8000ff6:	4464      	add	r4, ip
 8000ff8:	3802      	subs	r0, #2
 8000ffa:	e742      	b.n	8000e82 <__udivmoddi4+0x14e>

08000ffc <__aeabi_idiv0>:
 8000ffc:	4770      	bx	lr
 8000ffe:	bf00      	nop

08001000 <HAL_GPIO_EXTI_Callback>:

volatile int Time_REF, Time_RT;
// volatile double dist;

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{}
 8001000:	b480      	push	{r7}
 8001002:	b083      	sub	sp, #12
 8001004:	af00      	add	r7, sp, #0
 8001006:	4603      	mov	r3, r0
 8001008:	80fb      	strh	r3, [r7, #6]
 800100a:	bf00      	nop
 800100c:	370c      	adds	r7, #12
 800100e:	46bd      	mov	sp, r7
 8001010:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001014:	4770      	bx	lr
	...

08001018 <Micro_Delay>:

void Micro_Delay(int us)// us : micro-sec (10^-6)
{
 8001018:	b480      	push	{r7}
 800101a:	b083      	sub	sp, #12
 800101c:	af00      	add	r7, sp, #0
 800101e:	6078      	str	r0, [r7, #4]
	// Consider Overflow Case
	// int t1 = htim2.Instance->CNT;
	htim2.Instance->CNT = 0;
 8001020:	4b08      	ldr	r3, [pc, #32]	; (8001044 <Micro_Delay+0x2c>)
 8001022:	681b      	ldr	r3, [r3, #0]
 8001024:	2200      	movs	r2, #0
 8001026:	625a      	str	r2, [r3, #36]	; 0x24
	while( htim2.Instance->CNT <  us );
 8001028:	bf00      	nop
 800102a:	4b06      	ldr	r3, [pc, #24]	; (8001044 <Micro_Delay+0x2c>)
 800102c:	681b      	ldr	r3, [r3, #0]
 800102e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001030:	687b      	ldr	r3, [r7, #4]
 8001032:	429a      	cmp	r2, r3
 8001034:	d3f9      	bcc.n	800102a <Micro_Delay+0x12>
}
 8001036:	bf00      	nop
 8001038:	bf00      	nop
 800103a:	370c      	adds	r7, #12
 800103c:	46bd      	mov	sp, r7
 800103e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001042:	4770      	bx	lr
 8001044:	2000024c 	.word	0x2000024c

08001048 <Trigger1>:

void Trigger1()
{
 8001048:	b580      	push	{r7, lr}
 800104a:	af00      	add	r7, sp, #0
	// *** Trigger Pulse Gen. *** //
	// HAL_GPIO_WritePin(Pin Group, Pin#, Pin State(H/L));
	HAL_GPIO_WritePin(Trig1_GPIO_Port, Trig1_Pin, 0); // Initial Reset
 800104c:	2200      	movs	r2, #0
 800104e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001052:	480b      	ldr	r0, [pc, #44]	; (8001080 <Trigger1+0x38>)
 8001054:	f002 fce2 	bl	8003a1c <HAL_GPIO_WritePin>
	Micro_Delay(10); // 10us Delay
 8001058:	200a      	movs	r0, #10
 800105a:	f7ff ffdd 	bl	8001018 <Micro_Delay>

	HAL_GPIO_WritePin(Trig1_GPIO_Port, Trig1_Pin, 1); // Trigger Pulse High
 800105e:	2201      	movs	r2, #1
 8001060:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001064:	4806      	ldr	r0, [pc, #24]	; (8001080 <Trigger1+0x38>)
 8001066:	f002 fcd9 	bl	8003a1c <HAL_GPIO_WritePin>
	Micro_Delay(10); // 10us Delay
 800106a:	200a      	movs	r0, #10
 800106c:	f7ff ffd4 	bl	8001018 <Micro_Delay>

	HAL_GPIO_WritePin(Trig1_GPIO_Port, Trig1_Pin, 0); // Reset
 8001070:	2200      	movs	r2, #0
 8001072:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001076:	4802      	ldr	r0, [pc, #8]	; (8001080 <Trigger1+0x38>)
 8001078:	f002 fcd0 	bl	8003a1c <HAL_GPIO_WritePin>
	// *** Trigger Pulse Gen. *** //
	// printf( "Trigger END \r\n" );
}
 800107c:	bf00      	nop
 800107e:	bd80      	pop	{r7, pc}
 8001080:	40020000 	.word	0x40020000

08001084 <Trigger2>:
void Trigger2()
{
 8001084:	b580      	push	{r7, lr}
 8001086:	af00      	add	r7, sp, #0
	// *** Trigger Pulse Gen. *** //
	// HAL_GPIO_WritePin(Pin Group, Pin#, Pin State(H/L));
	HAL_GPIO_WritePin(Trig2_GPIO_Port, Trig2_Pin, 0); // Initial Reset
 8001088:	2200      	movs	r2, #0
 800108a:	2140      	movs	r1, #64	; 0x40
 800108c:	480a      	ldr	r0, [pc, #40]	; (80010b8 <Trigger2+0x34>)
 800108e:	f002 fcc5 	bl	8003a1c <HAL_GPIO_WritePin>
	Micro_Delay(10); // 10us Delay
 8001092:	200a      	movs	r0, #10
 8001094:	f7ff ffc0 	bl	8001018 <Micro_Delay>

	HAL_GPIO_WritePin(Trig2_GPIO_Port, Trig2_Pin, 1); // Trigger Pulse High
 8001098:	2201      	movs	r2, #1
 800109a:	2140      	movs	r1, #64	; 0x40
 800109c:	4806      	ldr	r0, [pc, #24]	; (80010b8 <Trigger2+0x34>)
 800109e:	f002 fcbd 	bl	8003a1c <HAL_GPIO_WritePin>
	Micro_Delay(10); // 10us Delay
 80010a2:	200a      	movs	r0, #10
 80010a4:	f7ff ffb8 	bl	8001018 <Micro_Delay>

	HAL_GPIO_WritePin(Trig2_GPIO_Port, Trig2_Pin, 0); // Reset
 80010a8:	2200      	movs	r2, #0
 80010aa:	2140      	movs	r1, #64	; 0x40
 80010ac:	4802      	ldr	r0, [pc, #8]	; (80010b8 <Trigger2+0x34>)
 80010ae:	f002 fcb5 	bl	8003a1c <HAL_GPIO_WritePin>
	// *** Trigger Pulse Gen. *** //
	// printf( "Trigger END \r\n" );
}
 80010b2:	bf00      	nop
 80010b4:	bd80      	pop	{r7, pc}
 80010b6:	bf00      	nop
 80010b8:	40020000 	.word	0x40020000

080010bc <Trigger3>:
void Trigger3()
{
 80010bc:	b580      	push	{r7, lr}
 80010be:	af00      	add	r7, sp, #0
	// *** Trigger Pulse Gen. *** //
	// HAL_GPIO_WritePin(Pin Group, Pin#, Pin State(H/L));
	HAL_GPIO_WritePin(Trig3_GPIO_Port, Trig3_Pin, 0); // Initial Reset
 80010c0:	2200      	movs	r2, #0
 80010c2:	f44f 7100 	mov.w	r1, #512	; 0x200
 80010c6:	480b      	ldr	r0, [pc, #44]	; (80010f4 <Trigger3+0x38>)
 80010c8:	f002 fca8 	bl	8003a1c <HAL_GPIO_WritePin>
	Micro_Delay(10); // 10us Delay
 80010cc:	200a      	movs	r0, #10
 80010ce:	f7ff ffa3 	bl	8001018 <Micro_Delay>

	HAL_GPIO_WritePin(Trig3_GPIO_Port, Trig3_Pin, 1); // Trigger Pulse High
 80010d2:	2201      	movs	r2, #1
 80010d4:	f44f 7100 	mov.w	r1, #512	; 0x200
 80010d8:	4806      	ldr	r0, [pc, #24]	; (80010f4 <Trigger3+0x38>)
 80010da:	f002 fc9f 	bl	8003a1c <HAL_GPIO_WritePin>
	Micro_Delay(10); // 10us Delay
 80010de:	200a      	movs	r0, #10
 80010e0:	f7ff ff9a 	bl	8001018 <Micro_Delay>

	HAL_GPIO_WritePin(Trig3_GPIO_Port, Trig3_Pin, 0); // Reset
 80010e4:	2200      	movs	r2, #0
 80010e6:	f44f 7100 	mov.w	r1, #512	; 0x200
 80010ea:	4802      	ldr	r0, [pc, #8]	; (80010f4 <Trigger3+0x38>)
 80010ec:	f002 fc96 	bl	8003a1c <HAL_GPIO_WritePin>
	// *** Trigger Pulse Gen. *** //
	// printf( "Trigger END \r\n" );
}
 80010f0:	bf00      	nop
 80010f2:	bd80      	pop	{r7, pc}
 80010f4:	40020400 	.word	0x40020400

080010f8 <Distances>:

static double dist[3];
double* Distances()
 {
 80010f8:	b580      	push	{r7, lr}
 80010fa:	b088      	sub	sp, #32
 80010fc:	af00      	add	r7, sp, #0
	 // static double dist[3];
	 uint32_t t0, t1, t2, t3, t4, t5, t6;
	 //
	 Trigger1();
 80010fe:	f7ff ffa3 	bl	8001048 <Trigger1>
	 // t0 = htim2.Instance->CNT;
	 // printf( "%d \r\n", HAL_GPIO_ReadPin(Echo1_GPIO_Port, Echo1_Pin) );
	 while( HAL_GPIO_ReadPin(Echo1_GPIO_Port, Echo1_Pin) == 0 )
 8001102:	e012      	b.n	800112a <Distances+0x32>
	 {
		 // t1 = htim2.Instance->CNT;
		 // printf( "t1 : %d \r\n", t1 );
		if(htim2.Instance->CNT > t0 + 30000)
 8001104:	4b6e      	ldr	r3, [pc, #440]	; (80012c0 <Distances+0x1c8>)
 8001106:	681b      	ldr	r3, [r3, #0]
 8001108:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800110a:	697b      	ldr	r3, [r7, #20]
 800110c:	f503 43ea 	add.w	r3, r3, #29952	; 0x7500
 8001110:	3330      	adds	r3, #48	; 0x30
 8001112:	429a      	cmp	r2, r3
 8001114:	d909      	bls.n	800112a <Distances+0x32>
		{
		   printf( "Timeout : %d %d \r\n", t0, htim2.Instance->CNT );
 8001116:	4b6a      	ldr	r3, [pc, #424]	; (80012c0 <Distances+0x1c8>)
 8001118:	681b      	ldr	r3, [r3, #0]
 800111a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800111c:	461a      	mov	r2, r3
 800111e:	6979      	ldr	r1, [r7, #20]
 8001120:	4868      	ldr	r0, [pc, #416]	; (80012c4 <Distances+0x1cc>)
 8001122:	f006 fb4d 	bl	80077c0 <iprintf>
		   return NULL;
 8001126:	2300      	movs	r3, #0
 8001128:	e0c1      	b.n	80012ae <Distances+0x1b6>
	 while( HAL_GPIO_ReadPin(Echo1_GPIO_Port, Echo1_Pin) == 0 )
 800112a:	2180      	movs	r1, #128	; 0x80
 800112c:	4866      	ldr	r0, [pc, #408]	; (80012c8 <Distances+0x1d0>)
 800112e:	f002 fc5d 	bl	80039ec <HAL_GPIO_ReadPin>
 8001132:	4603      	mov	r3, r0
 8001134:	2b00      	cmp	r3, #0
 8001136:	d0e5      	beq.n	8001104 <Distances+0xc>
		}
	 }
	 t1 = htim2.Instance->CNT;
 8001138:	4b61      	ldr	r3, [pc, #388]	; (80012c0 <Distances+0x1c8>)
 800113a:	681b      	ldr	r3, [r3, #0]
 800113c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800113e:	61fb      	str	r3, [r7, #28]
	 //printf( "t1 : %d \r\n", t1 );
	 while(HAL_GPIO_ReadPin(Echo1_GPIO_Port, Echo1_Pin) == 1)
 8001140:	e011      	b.n	8001166 <Distances+0x6e>
	 {
		if(htim2.Instance->CNT > t1 + 30000)
 8001142:	4b5f      	ldr	r3, [pc, #380]	; (80012c0 <Distances+0x1c8>)
 8001144:	681b      	ldr	r3, [r3, #0]
 8001146:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001148:	69fb      	ldr	r3, [r7, #28]
 800114a:	f503 43ea 	add.w	r3, r3, #29952	; 0x7500
 800114e:	3330      	adds	r3, #48	; 0x30
 8001150:	429a      	cmp	r2, r3
 8001152:	d908      	bls.n	8001166 <Distances+0x6e>
		{
			printf( "Timeout : %d \r\n", htim2.Instance->CNT );
 8001154:	4b5a      	ldr	r3, [pc, #360]	; (80012c0 <Distances+0x1c8>)
 8001156:	681b      	ldr	r3, [r3, #0]
 8001158:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800115a:	4619      	mov	r1, r3
 800115c:	485b      	ldr	r0, [pc, #364]	; (80012cc <Distances+0x1d4>)
 800115e:	f006 fb2f 	bl	80077c0 <iprintf>
			return NULL;
 8001162:	2300      	movs	r3, #0
 8001164:	e0a3      	b.n	80012ae <Distances+0x1b6>
	 while(HAL_GPIO_ReadPin(Echo1_GPIO_Port, Echo1_Pin) == 1)
 8001166:	2180      	movs	r1, #128	; 0x80
 8001168:	4857      	ldr	r0, [pc, #348]	; (80012c8 <Distances+0x1d0>)
 800116a:	f002 fc3f 	bl	80039ec <HAL_GPIO_ReadPin>
 800116e:	4603      	mov	r3, r0
 8001170:	2b01      	cmp	r3, #1
 8001172:	d0e6      	beq.n	8001142 <Distances+0x4a>
		}
	 }
	 t2 = htim2.Instance->CNT;
 8001174:	4b52      	ldr	r3, [pc, #328]	; (80012c0 <Distances+0x1c8>)
 8001176:	681b      	ldr	r3, [r3, #0]
 8001178:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800117a:	61bb      	str	r3, [r7, #24]
	 //printf( "t2 : %d \r\n", t2 );
	 //
	 Trigger2();
 800117c:	f7ff ff82 	bl	8001084 <Trigger2>
	 t0 = htim2.Instance->CNT;
 8001180:	4b4f      	ldr	r3, [pc, #316]	; (80012c0 <Distances+0x1c8>)
 8001182:	681b      	ldr	r3, [r3, #0]
 8001184:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001186:	617b      	str	r3, [r7, #20]
	 while(HAL_GPIO_ReadPin(Echo2_GPIO_Port, Echo2_Pin) == 0)
 8001188:	e00a      	b.n	80011a0 <Distances+0xa8>
	 {
		if(htim2.Instance->CNT > t0 + 30000)
 800118a:	4b4d      	ldr	r3, [pc, #308]	; (80012c0 <Distances+0x1c8>)
 800118c:	681b      	ldr	r3, [r3, #0]
 800118e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001190:	697b      	ldr	r3, [r7, #20]
 8001192:	f503 43ea 	add.w	r3, r3, #29952	; 0x7500
 8001196:	3330      	adds	r3, #48	; 0x30
 8001198:	429a      	cmp	r2, r3
 800119a:	d901      	bls.n	80011a0 <Distances+0xa8>
		{
		   return NULL;
 800119c:	2300      	movs	r3, #0
 800119e:	e086      	b.n	80012ae <Distances+0x1b6>
	 while(HAL_GPIO_ReadPin(Echo2_GPIO_Port, Echo2_Pin) == 0)
 80011a0:	2140      	movs	r1, #64	; 0x40
 80011a2:	484b      	ldr	r0, [pc, #300]	; (80012d0 <Distances+0x1d8>)
 80011a4:	f002 fc22 	bl	80039ec <HAL_GPIO_ReadPin>
 80011a8:	4603      	mov	r3, r0
 80011aa:	2b00      	cmp	r3, #0
 80011ac:	d0ed      	beq.n	800118a <Distances+0x92>
		}
	 }
	 t3 = htim2.Instance->CNT;
 80011ae:	4b44      	ldr	r3, [pc, #272]	; (80012c0 <Distances+0x1c8>)
 80011b0:	681b      	ldr	r3, [r3, #0]
 80011b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80011b4:	613b      	str	r3, [r7, #16]
	 // printf( "t3 : %d \r\n", t3 );
	 while(HAL_GPIO_ReadPin(Echo2_GPIO_Port, Echo2_Pin) == 1)
 80011b6:	e00a      	b.n	80011ce <Distances+0xd6>
	 {
		if(htim2.Instance->CNT > t3 + 30000)
 80011b8:	4b41      	ldr	r3, [pc, #260]	; (80012c0 <Distances+0x1c8>)
 80011ba:	681b      	ldr	r3, [r3, #0]
 80011bc:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80011be:	693b      	ldr	r3, [r7, #16]
 80011c0:	f503 43ea 	add.w	r3, r3, #29952	; 0x7500
 80011c4:	3330      	adds	r3, #48	; 0x30
 80011c6:	429a      	cmp	r2, r3
 80011c8:	d901      	bls.n	80011ce <Distances+0xd6>
		{
		   return NULL;
 80011ca:	2300      	movs	r3, #0
 80011cc:	e06f      	b.n	80012ae <Distances+0x1b6>
	 while(HAL_GPIO_ReadPin(Echo2_GPIO_Port, Echo2_Pin) == 1)
 80011ce:	2140      	movs	r1, #64	; 0x40
 80011d0:	483f      	ldr	r0, [pc, #252]	; (80012d0 <Distances+0x1d8>)
 80011d2:	f002 fc0b 	bl	80039ec <HAL_GPIO_ReadPin>
 80011d6:	4603      	mov	r3, r0
 80011d8:	2b01      	cmp	r3, #1
 80011da:	d0ed      	beq.n	80011b8 <Distances+0xc0>
		}
	 }
	 t4 = htim2.Instance->CNT;
 80011dc:	4b38      	ldr	r3, [pc, #224]	; (80012c0 <Distances+0x1c8>)
 80011de:	681b      	ldr	r3, [r3, #0]
 80011e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80011e2:	60fb      	str	r3, [r7, #12]
	 // printf( "t4 : %d \r\n", t4 );
	 //
	 Trigger3();
 80011e4:	f7ff ff6a 	bl	80010bc <Trigger3>
	 t0 = htim2.Instance->CNT;
 80011e8:	4b35      	ldr	r3, [pc, #212]	; (80012c0 <Distances+0x1c8>)
 80011ea:	681b      	ldr	r3, [r3, #0]
 80011ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80011ee:	617b      	str	r3, [r7, #20]
	 while(HAL_GPIO_ReadPin(Echo3_GPIO_Port, Echo3_Pin) == 0)
 80011f0:	e00a      	b.n	8001208 <Distances+0x110>
	 {
		if(htim2.Instance->CNT > t0 + 30000)
 80011f2:	4b33      	ldr	r3, [pc, #204]	; (80012c0 <Distances+0x1c8>)
 80011f4:	681b      	ldr	r3, [r3, #0]
 80011f6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80011f8:	697b      	ldr	r3, [r7, #20]
 80011fa:	f503 43ea 	add.w	r3, r3, #29952	; 0x7500
 80011fe:	3330      	adds	r3, #48	; 0x30
 8001200:	429a      	cmp	r2, r3
 8001202:	d901      	bls.n	8001208 <Distances+0x110>
		{
		   return NULL;
 8001204:	2300      	movs	r3, #0
 8001206:	e052      	b.n	80012ae <Distances+0x1b6>
	 while(HAL_GPIO_ReadPin(Echo3_GPIO_Port, Echo3_Pin) == 0)
 8001208:	2180      	movs	r1, #128	; 0x80
 800120a:	4832      	ldr	r0, [pc, #200]	; (80012d4 <Distances+0x1dc>)
 800120c:	f002 fbee 	bl	80039ec <HAL_GPIO_ReadPin>
 8001210:	4603      	mov	r3, r0
 8001212:	2b00      	cmp	r3, #0
 8001214:	d0ed      	beq.n	80011f2 <Distances+0xfa>
		}
	 }
	 t5 = htim2.Instance->CNT;
 8001216:	4b2a      	ldr	r3, [pc, #168]	; (80012c0 <Distances+0x1c8>)
 8001218:	681b      	ldr	r3, [r3, #0]
 800121a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800121c:	60bb      	str	r3, [r7, #8]
	 // printf( "t5 : %d \r\n", t5 );
	 while(HAL_GPIO_ReadPin(Echo3_GPIO_Port, Echo3_Pin) == 1)
 800121e:	e00a      	b.n	8001236 <Distances+0x13e>
	 {
		if(htim2.Instance->CNT > t5 + 30000)
 8001220:	4b27      	ldr	r3, [pc, #156]	; (80012c0 <Distances+0x1c8>)
 8001222:	681b      	ldr	r3, [r3, #0]
 8001224:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001226:	68bb      	ldr	r3, [r7, #8]
 8001228:	f503 43ea 	add.w	r3, r3, #29952	; 0x7500
 800122c:	3330      	adds	r3, #48	; 0x30
 800122e:	429a      	cmp	r2, r3
 8001230:	d901      	bls.n	8001236 <Distances+0x13e>
		{
		   return NULL;
 8001232:	2300      	movs	r3, #0
 8001234:	e03b      	b.n	80012ae <Distances+0x1b6>
	 while(HAL_GPIO_ReadPin(Echo3_GPIO_Port, Echo3_Pin) == 1)
 8001236:	2180      	movs	r1, #128	; 0x80
 8001238:	4826      	ldr	r0, [pc, #152]	; (80012d4 <Distances+0x1dc>)
 800123a:	f002 fbd7 	bl	80039ec <HAL_GPIO_ReadPin>
 800123e:	4603      	mov	r3, r0
 8001240:	2b01      	cmp	r3, #1
 8001242:	d0ed      	beq.n	8001220 <Distances+0x128>
		}
	 }
	 t6 = htim2.Instance->CNT;
 8001244:	4b1e      	ldr	r3, [pc, #120]	; (80012c0 <Distances+0x1c8>)
 8001246:	681b      	ldr	r3, [r3, #0]
 8001248:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800124a:	607b      	str	r3, [r7, #4]
	 // printf( "t6 : %d \r\n", t6 );
	 //
	 dist[0] =(t2 - t1)*0.17;
 800124c:	69ba      	ldr	r2, [r7, #24]
 800124e:	69fb      	ldr	r3, [r7, #28]
 8001250:	1ad3      	subs	r3, r2, r3
 8001252:	4618      	mov	r0, r3
 8001254:	f7ff f95e 	bl	8000514 <__aeabi_ui2d>
 8001258:	a317      	add	r3, pc, #92	; (adr r3, 80012b8 <Distances+0x1c0>)
 800125a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800125e:	f7ff f9d3 	bl	8000608 <__aeabi_dmul>
 8001262:	4602      	mov	r2, r0
 8001264:	460b      	mov	r3, r1
 8001266:	491c      	ldr	r1, [pc, #112]	; (80012d8 <Distances+0x1e0>)
 8001268:	e9c1 2300 	strd	r2, r3, [r1]
	 dist[1] =(t4 - t3)*0.17;
 800126c:	68fa      	ldr	r2, [r7, #12]
 800126e:	693b      	ldr	r3, [r7, #16]
 8001270:	1ad3      	subs	r3, r2, r3
 8001272:	4618      	mov	r0, r3
 8001274:	f7ff f94e 	bl	8000514 <__aeabi_ui2d>
 8001278:	a30f      	add	r3, pc, #60	; (adr r3, 80012b8 <Distances+0x1c0>)
 800127a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800127e:	f7ff f9c3 	bl	8000608 <__aeabi_dmul>
 8001282:	4602      	mov	r2, r0
 8001284:	460b      	mov	r3, r1
 8001286:	4914      	ldr	r1, [pc, #80]	; (80012d8 <Distances+0x1e0>)
 8001288:	e9c1 2302 	strd	r2, r3, [r1, #8]
	 dist[2] =(t6 - t5)*0.17;
 800128c:	687a      	ldr	r2, [r7, #4]
 800128e:	68bb      	ldr	r3, [r7, #8]
 8001290:	1ad3      	subs	r3, r2, r3
 8001292:	4618      	mov	r0, r3
 8001294:	f7ff f93e 	bl	8000514 <__aeabi_ui2d>
 8001298:	a307      	add	r3, pc, #28	; (adr r3, 80012b8 <Distances+0x1c0>)
 800129a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800129e:	f7ff f9b3 	bl	8000608 <__aeabi_dmul>
 80012a2:	4602      	mov	r2, r0
 80012a4:	460b      	mov	r3, r1
 80012a6:	490c      	ldr	r1, [pc, #48]	; (80012d8 <Distances+0x1e0>)
 80012a8:	e9c1 2304 	strd	r2, r3, [r1, #16]

	 // printf( "Distance END \r\n" );
	 return dist;
 80012ac:	4b0a      	ldr	r3, [pc, #40]	; (80012d8 <Distances+0x1e0>)
}
 80012ae:	4618      	mov	r0, r3
 80012b0:	3720      	adds	r7, #32
 80012b2:	46bd      	mov	sp, r7
 80012b4:	bd80      	pop	{r7, pc}
 80012b6:	bf00      	nop
 80012b8:	5c28f5c3 	.word	0x5c28f5c3
 80012bc:	3fc5c28f 	.word	0x3fc5c28f
 80012c0:	2000024c 	.word	0x2000024c
 80012c4:	0800b208 	.word	0x0800b208
 80012c8:	40020800 	.word	0x40020800
 80012cc:	0800b21c 	.word	0x0800b21c
 80012d0:	40020400 	.word	0x40020400
 80012d4:	40020000 	.word	0x40020000
 80012d8:	20000430 	.word	0x20000430

080012dc <Forward>:

void Forward()
{
 80012dc:	b580      	push	{r7, lr}
 80012de:	af00      	add	r7, sp, #0
	  HAL_GPIO_WritePin(DIR_A1_GPIO_Port, DIR_A1_Pin, 1); // DIR_A1 = 'H'
 80012e0:	2201      	movs	r2, #1
 80012e2:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80012e6:	4823      	ldr	r0, [pc, #140]	; (8001374 <Forward+0x98>)
 80012e8:	f002 fb98 	bl	8003a1c <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(DIR_A2_GPIO_Port, DIR_A2_Pin, 0); // DIR_A2 = 'L'
 80012ec:	2200      	movs	r2, #0
 80012ee:	2108      	movs	r1, #8
 80012f0:	4821      	ldr	r0, [pc, #132]	; (8001378 <Forward+0x9c>)
 80012f2:	f002 fb93 	bl	8003a1c <HAL_GPIO_WritePin>

	  HAL_GPIO_WritePin(DIR_B1_GPIO_Port, DIR_B1_Pin, 1); // DIR_B1 = 'H'
 80012f6:	2201      	movs	r2, #1
 80012f8:	f44f 7180 	mov.w	r1, #256	; 0x100
 80012fc:	481f      	ldr	r0, [pc, #124]	; (800137c <Forward+0xa0>)
 80012fe:	f002 fb8d 	bl	8003a1c <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(DIR_B2_GPIO_Port, DIR_B2_Pin, 0); // DIR_B2 = 'L'
 8001302:	2200      	movs	r2, #0
 8001304:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001308:	481a      	ldr	r0, [pc, #104]	; (8001374 <Forward+0x98>)
 800130a:	f002 fb87 	bl	8003a1c <HAL_GPIO_WritePin>

   	   dutyL = 35; dutyR = 35;
 800130e:	4b1c      	ldr	r3, [pc, #112]	; (8001380 <Forward+0xa4>)
 8001310:	2223      	movs	r2, #35	; 0x23
 8001312:	601a      	str	r2, [r3, #0]
 8001314:	4b1b      	ldr	r3, [pc, #108]	; (8001384 <Forward+0xa8>)
 8001316:	2223      	movs	r2, #35	; 0x23
 8001318:	601a      	str	r2, [r3, #0]
   	   ccrL = (htim3.Instance->ARR + 1)  * dutyL / 100;
 800131a:	4b1b      	ldr	r3, [pc, #108]	; (8001388 <Forward+0xac>)
 800131c:	681b      	ldr	r3, [r3, #0]
 800131e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001320:	3301      	adds	r3, #1
 8001322:	4a17      	ldr	r2, [pc, #92]	; (8001380 <Forward+0xa4>)
 8001324:	6812      	ldr	r2, [r2, #0]
 8001326:	fb02 f303 	mul.w	r3, r2, r3
 800132a:	4a18      	ldr	r2, [pc, #96]	; (800138c <Forward+0xb0>)
 800132c:	fba2 2303 	umull	r2, r3, r2, r3
 8001330:	095b      	lsrs	r3, r3, #5
 8001332:	461a      	mov	r2, r3
 8001334:	4b16      	ldr	r3, [pc, #88]	; (8001390 <Forward+0xb4>)
 8001336:	601a      	str	r2, [r3, #0]
   	   ccrR = (htim3.Instance->ARR + 1) * dutyR / 100;
 8001338:	4b13      	ldr	r3, [pc, #76]	; (8001388 <Forward+0xac>)
 800133a:	681b      	ldr	r3, [r3, #0]
 800133c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800133e:	3301      	adds	r3, #1
 8001340:	4a10      	ldr	r2, [pc, #64]	; (8001384 <Forward+0xa8>)
 8001342:	6812      	ldr	r2, [r2, #0]
 8001344:	fb02 f303 	mul.w	r3, r2, r3
 8001348:	4a10      	ldr	r2, [pc, #64]	; (800138c <Forward+0xb0>)
 800134a:	fba2 2303 	umull	r2, r3, r2, r3
 800134e:	095b      	lsrs	r3, r3, #5
 8001350:	461a      	mov	r2, r3
 8001352:	4b10      	ldr	r3, [pc, #64]	; (8001394 <Forward+0xb8>)
 8001354:	601a      	str	r2, [r3, #0]
   	   htim3.Instance->CCR2 = ccrL - 1;
 8001356:	4b0e      	ldr	r3, [pc, #56]	; (8001390 <Forward+0xb4>)
 8001358:	681b      	ldr	r3, [r3, #0]
 800135a:	1e5a      	subs	r2, r3, #1
 800135c:	4b0a      	ldr	r3, [pc, #40]	; (8001388 <Forward+0xac>)
 800135e:	681b      	ldr	r3, [r3, #0]
 8001360:	639a      	str	r2, [r3, #56]	; 0x38
   	   htim3.Instance->CCR1 = ccrR - 1;
 8001362:	4b0c      	ldr	r3, [pc, #48]	; (8001394 <Forward+0xb8>)
 8001364:	681b      	ldr	r3, [r3, #0]
 8001366:	1e5a      	subs	r2, r3, #1
 8001368:	4b07      	ldr	r3, [pc, #28]	; (8001388 <Forward+0xac>)
 800136a:	681b      	ldr	r3, [r3, #0]
 800136c:	635a      	str	r2, [r3, #52]	; 0x34
}
 800136e:	bf00      	nop
 8001370:	bd80      	pop	{r7, pc}
 8001372:	bf00      	nop
 8001374:	40020000 	.word	0x40020000
 8001378:	40020400 	.word	0x40020400
 800137c:	40020800 	.word	0x40020800
 8001380:	20000424 	.word	0x20000424
 8001384:	20000428 	.word	0x20000428
 8001388:	20000294 	.word	0x20000294
 800138c:	51eb851f 	.word	0x51eb851f
 8001390:	20000418 	.word	0x20000418
 8001394:	2000041c 	.word	0x2000041c

08001398 <Left>:

void Left()
{
 8001398:	b580      	push	{r7, lr}
 800139a:	af00      	add	r7, sp, #0
	  HAL_GPIO_WritePin(DIR_A1_GPIO_Port, DIR_A1_Pin, 1); // DIR_A1 = 'H'
 800139c:	2201      	movs	r2, #1
 800139e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80013a2:	4823      	ldr	r0, [pc, #140]	; (8001430 <Left+0x98>)
 80013a4:	f002 fb3a 	bl	8003a1c <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(DIR_A2_GPIO_Port, DIR_A2_Pin, 0); // DIR_A2 = 'L'
 80013a8:	2200      	movs	r2, #0
 80013aa:	2108      	movs	r1, #8
 80013ac:	4821      	ldr	r0, [pc, #132]	; (8001434 <Left+0x9c>)
 80013ae:	f002 fb35 	bl	8003a1c <HAL_GPIO_WritePin>

	  HAL_GPIO_WritePin(DIR_B1_GPIO_Port, DIR_B1_Pin, 1); // DIR_B1 = 'H'
 80013b2:	2201      	movs	r2, #1
 80013b4:	f44f 7180 	mov.w	r1, #256	; 0x100
 80013b8:	481f      	ldr	r0, [pc, #124]	; (8001438 <Left+0xa0>)
 80013ba:	f002 fb2f 	bl	8003a1c <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(DIR_B2_GPIO_Port, DIR_B2_Pin, 0); // DIR_B2 = 'L'
 80013be:	2200      	movs	r2, #0
 80013c0:	f44f 7180 	mov.w	r1, #256	; 0x100
 80013c4:	481a      	ldr	r0, [pc, #104]	; (8001430 <Left+0x98>)
 80013c6:	f002 fb29 	bl	8003a1c <HAL_GPIO_WritePin>

   dutyL = 5; dutyR = 40;
 80013ca:	4b1c      	ldr	r3, [pc, #112]	; (800143c <Left+0xa4>)
 80013cc:	2205      	movs	r2, #5
 80013ce:	601a      	str	r2, [r3, #0]
 80013d0:	4b1b      	ldr	r3, [pc, #108]	; (8001440 <Left+0xa8>)
 80013d2:	2228      	movs	r2, #40	; 0x28
 80013d4:	601a      	str	r2, [r3, #0]
   ccrL = (htim3.Instance->ARR + 1)  * dutyL / 100;
 80013d6:	4b1b      	ldr	r3, [pc, #108]	; (8001444 <Left+0xac>)
 80013d8:	681b      	ldr	r3, [r3, #0]
 80013da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80013dc:	3301      	adds	r3, #1
 80013de:	4a17      	ldr	r2, [pc, #92]	; (800143c <Left+0xa4>)
 80013e0:	6812      	ldr	r2, [r2, #0]
 80013e2:	fb02 f303 	mul.w	r3, r2, r3
 80013e6:	4a18      	ldr	r2, [pc, #96]	; (8001448 <Left+0xb0>)
 80013e8:	fba2 2303 	umull	r2, r3, r2, r3
 80013ec:	095b      	lsrs	r3, r3, #5
 80013ee:	461a      	mov	r2, r3
 80013f0:	4b16      	ldr	r3, [pc, #88]	; (800144c <Left+0xb4>)
 80013f2:	601a      	str	r2, [r3, #0]
   ccrR = (htim3.Instance->ARR + 1) * dutyR / 100;
 80013f4:	4b13      	ldr	r3, [pc, #76]	; (8001444 <Left+0xac>)
 80013f6:	681b      	ldr	r3, [r3, #0]
 80013f8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80013fa:	3301      	adds	r3, #1
 80013fc:	4a10      	ldr	r2, [pc, #64]	; (8001440 <Left+0xa8>)
 80013fe:	6812      	ldr	r2, [r2, #0]
 8001400:	fb02 f303 	mul.w	r3, r2, r3
 8001404:	4a10      	ldr	r2, [pc, #64]	; (8001448 <Left+0xb0>)
 8001406:	fba2 2303 	umull	r2, r3, r2, r3
 800140a:	095b      	lsrs	r3, r3, #5
 800140c:	461a      	mov	r2, r3
 800140e:	4b10      	ldr	r3, [pc, #64]	; (8001450 <Left+0xb8>)
 8001410:	601a      	str	r2, [r3, #0]
   htim3.Instance->CCR2 = ccrL - 1;
 8001412:	4b0e      	ldr	r3, [pc, #56]	; (800144c <Left+0xb4>)
 8001414:	681b      	ldr	r3, [r3, #0]
 8001416:	1e5a      	subs	r2, r3, #1
 8001418:	4b0a      	ldr	r3, [pc, #40]	; (8001444 <Left+0xac>)
 800141a:	681b      	ldr	r3, [r3, #0]
 800141c:	639a      	str	r2, [r3, #56]	; 0x38
   htim3.Instance->CCR1 = ccrR - 1;
 800141e:	4b0c      	ldr	r3, [pc, #48]	; (8001450 <Left+0xb8>)
 8001420:	681b      	ldr	r3, [r3, #0]
 8001422:	1e5a      	subs	r2, r3, #1
 8001424:	4b07      	ldr	r3, [pc, #28]	; (8001444 <Left+0xac>)
 8001426:	681b      	ldr	r3, [r3, #0]
 8001428:	635a      	str	r2, [r3, #52]	; 0x34
}
 800142a:	bf00      	nop
 800142c:	bd80      	pop	{r7, pc}
 800142e:	bf00      	nop
 8001430:	40020000 	.word	0x40020000
 8001434:	40020400 	.word	0x40020400
 8001438:	40020800 	.word	0x40020800
 800143c:	20000424 	.word	0x20000424
 8001440:	20000428 	.word	0x20000428
 8001444:	20000294 	.word	0x20000294
 8001448:	51eb851f 	.word	0x51eb851f
 800144c:	20000418 	.word	0x20000418
 8001450:	2000041c 	.word	0x2000041c

08001454 <Right>:
void Right()
{
 8001454:	b580      	push	{r7, lr}
 8001456:	af00      	add	r7, sp, #0
	  HAL_GPIO_WritePin(DIR_A1_GPIO_Port, DIR_A1_Pin, 1); // DIR_A1 = 'H'
 8001458:	2201      	movs	r2, #1
 800145a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800145e:	4823      	ldr	r0, [pc, #140]	; (80014ec <Right+0x98>)
 8001460:	f002 fadc 	bl	8003a1c <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(DIR_A2_GPIO_Port, DIR_A2_Pin, 0); // DIR_A2 = 'L'
 8001464:	2200      	movs	r2, #0
 8001466:	2108      	movs	r1, #8
 8001468:	4821      	ldr	r0, [pc, #132]	; (80014f0 <Right+0x9c>)
 800146a:	f002 fad7 	bl	8003a1c <HAL_GPIO_WritePin>

	  HAL_GPIO_WritePin(DIR_B1_GPIO_Port, DIR_B1_Pin, 1); // DIR_B1 = 'H'
 800146e:	2201      	movs	r2, #1
 8001470:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001474:	481f      	ldr	r0, [pc, #124]	; (80014f4 <Right+0xa0>)
 8001476:	f002 fad1 	bl	8003a1c <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(DIR_B2_GPIO_Port, DIR_B2_Pin, 0); // DIR_B2 = 'L'
 800147a:	2200      	movs	r2, #0
 800147c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001480:	481a      	ldr	r0, [pc, #104]	; (80014ec <Right+0x98>)
 8001482:	f002 facb 	bl	8003a1c <HAL_GPIO_WritePin>

   dutyL = 40; dutyR = 5;
 8001486:	4b1c      	ldr	r3, [pc, #112]	; (80014f8 <Right+0xa4>)
 8001488:	2228      	movs	r2, #40	; 0x28
 800148a:	601a      	str	r2, [r3, #0]
 800148c:	4b1b      	ldr	r3, [pc, #108]	; (80014fc <Right+0xa8>)
 800148e:	2205      	movs	r2, #5
 8001490:	601a      	str	r2, [r3, #0]
   ccrL = (htim3.Instance->ARR + 1)  * dutyL / 100;
 8001492:	4b1b      	ldr	r3, [pc, #108]	; (8001500 <Right+0xac>)
 8001494:	681b      	ldr	r3, [r3, #0]
 8001496:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001498:	3301      	adds	r3, #1
 800149a:	4a17      	ldr	r2, [pc, #92]	; (80014f8 <Right+0xa4>)
 800149c:	6812      	ldr	r2, [r2, #0]
 800149e:	fb02 f303 	mul.w	r3, r2, r3
 80014a2:	4a18      	ldr	r2, [pc, #96]	; (8001504 <Right+0xb0>)
 80014a4:	fba2 2303 	umull	r2, r3, r2, r3
 80014a8:	095b      	lsrs	r3, r3, #5
 80014aa:	461a      	mov	r2, r3
 80014ac:	4b16      	ldr	r3, [pc, #88]	; (8001508 <Right+0xb4>)
 80014ae:	601a      	str	r2, [r3, #0]
   ccrR = (htim3.Instance->ARR + 1) * dutyR / 100;
 80014b0:	4b13      	ldr	r3, [pc, #76]	; (8001500 <Right+0xac>)
 80014b2:	681b      	ldr	r3, [r3, #0]
 80014b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80014b6:	3301      	adds	r3, #1
 80014b8:	4a10      	ldr	r2, [pc, #64]	; (80014fc <Right+0xa8>)
 80014ba:	6812      	ldr	r2, [r2, #0]
 80014bc:	fb02 f303 	mul.w	r3, r2, r3
 80014c0:	4a10      	ldr	r2, [pc, #64]	; (8001504 <Right+0xb0>)
 80014c2:	fba2 2303 	umull	r2, r3, r2, r3
 80014c6:	095b      	lsrs	r3, r3, #5
 80014c8:	461a      	mov	r2, r3
 80014ca:	4b10      	ldr	r3, [pc, #64]	; (800150c <Right+0xb8>)
 80014cc:	601a      	str	r2, [r3, #0]
   htim3.Instance->CCR2 = ccrL - 1;
 80014ce:	4b0e      	ldr	r3, [pc, #56]	; (8001508 <Right+0xb4>)
 80014d0:	681b      	ldr	r3, [r3, #0]
 80014d2:	1e5a      	subs	r2, r3, #1
 80014d4:	4b0a      	ldr	r3, [pc, #40]	; (8001500 <Right+0xac>)
 80014d6:	681b      	ldr	r3, [r3, #0]
 80014d8:	639a      	str	r2, [r3, #56]	; 0x38
   htim3.Instance->CCR1 = ccrR - 1;
 80014da:	4b0c      	ldr	r3, [pc, #48]	; (800150c <Right+0xb8>)
 80014dc:	681b      	ldr	r3, [r3, #0]
 80014de:	1e5a      	subs	r2, r3, #1
 80014e0:	4b07      	ldr	r3, [pc, #28]	; (8001500 <Right+0xac>)
 80014e2:	681b      	ldr	r3, [r3, #0]
 80014e4:	635a      	str	r2, [r3, #52]	; 0x34
}
 80014e6:	bf00      	nop
 80014e8:	bd80      	pop	{r7, pc}
 80014ea:	bf00      	nop
 80014ec:	40020000 	.word	0x40020000
 80014f0:	40020400 	.word	0x40020400
 80014f4:	40020800 	.word	0x40020800
 80014f8:	20000424 	.word	0x20000424
 80014fc:	20000428 	.word	0x20000428
 8001500:	20000294 	.word	0x20000294
 8001504:	51eb851f 	.word	0x51eb851f
 8001508:	20000418 	.word	0x20000418
 800150c:	2000041c 	.word	0x2000041c

08001510 <Reverse>:
void Reverse()
{
 8001510:	b580      	push	{r7, lr}
 8001512:	af00      	add	r7, sp, #0
	  HAL_GPIO_WritePin(DIR_A1_GPIO_Port, DIR_A1_Pin, 0); // DIR_A1 = 'L'
 8001514:	2200      	movs	r2, #0
 8001516:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800151a:	4823      	ldr	r0, [pc, #140]	; (80015a8 <Reverse+0x98>)
 800151c:	f002 fa7e 	bl	8003a1c <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(DIR_A2_GPIO_Port, DIR_A2_Pin, 1); // DIR_A2 = 'H'
 8001520:	2201      	movs	r2, #1
 8001522:	2108      	movs	r1, #8
 8001524:	4821      	ldr	r0, [pc, #132]	; (80015ac <Reverse+0x9c>)
 8001526:	f002 fa79 	bl	8003a1c <HAL_GPIO_WritePin>

	  HAL_GPIO_WritePin(DIR_B1_GPIO_Port, DIR_B1_Pin, 0); // DIR_B1 = 'L'
 800152a:	2200      	movs	r2, #0
 800152c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001530:	481f      	ldr	r0, [pc, #124]	; (80015b0 <Reverse+0xa0>)
 8001532:	f002 fa73 	bl	8003a1c <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(DIR_B2_GPIO_Port, DIR_B2_Pin, 1); // DIR_B2 = 'H'
 8001536:	2201      	movs	r2, #1
 8001538:	f44f 7180 	mov.w	r1, #256	; 0x100
 800153c:	481a      	ldr	r0, [pc, #104]	; (80015a8 <Reverse+0x98>)
 800153e:	f002 fa6d 	bl	8003a1c <HAL_GPIO_WritePin>

   dutyL = 40; dutyR = 40;
 8001542:	4b1c      	ldr	r3, [pc, #112]	; (80015b4 <Reverse+0xa4>)
 8001544:	2228      	movs	r2, #40	; 0x28
 8001546:	601a      	str	r2, [r3, #0]
 8001548:	4b1b      	ldr	r3, [pc, #108]	; (80015b8 <Reverse+0xa8>)
 800154a:	2228      	movs	r2, #40	; 0x28
 800154c:	601a      	str	r2, [r3, #0]
   ccrL = (htim3.Instance->ARR + 1)  * dutyL / 100;
 800154e:	4b1b      	ldr	r3, [pc, #108]	; (80015bc <Reverse+0xac>)
 8001550:	681b      	ldr	r3, [r3, #0]
 8001552:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001554:	3301      	adds	r3, #1
 8001556:	4a17      	ldr	r2, [pc, #92]	; (80015b4 <Reverse+0xa4>)
 8001558:	6812      	ldr	r2, [r2, #0]
 800155a:	fb02 f303 	mul.w	r3, r2, r3
 800155e:	4a18      	ldr	r2, [pc, #96]	; (80015c0 <Reverse+0xb0>)
 8001560:	fba2 2303 	umull	r2, r3, r2, r3
 8001564:	095b      	lsrs	r3, r3, #5
 8001566:	461a      	mov	r2, r3
 8001568:	4b16      	ldr	r3, [pc, #88]	; (80015c4 <Reverse+0xb4>)
 800156a:	601a      	str	r2, [r3, #0]
   ccrR = (htim3.Instance->ARR + 1) * dutyR / 100;
 800156c:	4b13      	ldr	r3, [pc, #76]	; (80015bc <Reverse+0xac>)
 800156e:	681b      	ldr	r3, [r3, #0]
 8001570:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001572:	3301      	adds	r3, #1
 8001574:	4a10      	ldr	r2, [pc, #64]	; (80015b8 <Reverse+0xa8>)
 8001576:	6812      	ldr	r2, [r2, #0]
 8001578:	fb02 f303 	mul.w	r3, r2, r3
 800157c:	4a10      	ldr	r2, [pc, #64]	; (80015c0 <Reverse+0xb0>)
 800157e:	fba2 2303 	umull	r2, r3, r2, r3
 8001582:	095b      	lsrs	r3, r3, #5
 8001584:	461a      	mov	r2, r3
 8001586:	4b10      	ldr	r3, [pc, #64]	; (80015c8 <Reverse+0xb8>)
 8001588:	601a      	str	r2, [r3, #0]
   htim3.Instance->CCR2 = ccrL - 1;
 800158a:	4b0e      	ldr	r3, [pc, #56]	; (80015c4 <Reverse+0xb4>)
 800158c:	681b      	ldr	r3, [r3, #0]
 800158e:	1e5a      	subs	r2, r3, #1
 8001590:	4b0a      	ldr	r3, [pc, #40]	; (80015bc <Reverse+0xac>)
 8001592:	681b      	ldr	r3, [r3, #0]
 8001594:	639a      	str	r2, [r3, #56]	; 0x38
   htim3.Instance->CCR1 = ccrR - 1;
 8001596:	4b0c      	ldr	r3, [pc, #48]	; (80015c8 <Reverse+0xb8>)
 8001598:	681b      	ldr	r3, [r3, #0]
 800159a:	1e5a      	subs	r2, r3, #1
 800159c:	4b07      	ldr	r3, [pc, #28]	; (80015bc <Reverse+0xac>)
 800159e:	681b      	ldr	r3, [r3, #0]
 80015a0:	635a      	str	r2, [r3, #52]	; 0x34
}
 80015a2:	bf00      	nop
 80015a4:	bd80      	pop	{r7, pc}
 80015a6:	bf00      	nop
 80015a8:	40020000 	.word	0x40020000
 80015ac:	40020400 	.word	0x40020400
 80015b0:	40020800 	.word	0x40020800
 80015b4:	20000424 	.word	0x20000424
 80015b8:	20000428 	.word	0x20000428
 80015bc:	20000294 	.word	0x20000294
 80015c0:	51eb851f 	.word	0x51eb851f
 80015c4:	20000418 	.word	0x20000418
 80015c8:	2000041c 	.word	0x2000041c

080015cc <Stop>:

void Stop()
{
 80015cc:	b580      	push	{r7, lr}
 80015ce:	af00      	add	r7, sp, #0
	  HAL_GPIO_WritePin(DIR_A1_GPIO_Port, DIR_A1_Pin, 1); // DIR_A1 = 'H'
 80015d0:	2201      	movs	r2, #1
 80015d2:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80015d6:	4823      	ldr	r0, [pc, #140]	; (8001664 <Stop+0x98>)
 80015d8:	f002 fa20 	bl	8003a1c <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(DIR_A2_GPIO_Port, DIR_A2_Pin, 0); // DIR_A2 = 'L'
 80015dc:	2200      	movs	r2, #0
 80015de:	2108      	movs	r1, #8
 80015e0:	4821      	ldr	r0, [pc, #132]	; (8001668 <Stop+0x9c>)
 80015e2:	f002 fa1b 	bl	8003a1c <HAL_GPIO_WritePin>

	  HAL_GPIO_WritePin(DIR_B1_GPIO_Port, DIR_B1_Pin, 1); // DIR_B1 = 'H'
 80015e6:	2201      	movs	r2, #1
 80015e8:	f44f 7180 	mov.w	r1, #256	; 0x100
 80015ec:	481f      	ldr	r0, [pc, #124]	; (800166c <Stop+0xa0>)
 80015ee:	f002 fa15 	bl	8003a1c <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(DIR_B2_GPIO_Port, DIR_B2_Pin, 0); // DIR_B2 = 'L'
 80015f2:	2200      	movs	r2, #0
 80015f4:	f44f 7180 	mov.w	r1, #256	; 0x100
 80015f8:	481a      	ldr	r0, [pc, #104]	; (8001664 <Stop+0x98>)
 80015fa:	f002 fa0f 	bl	8003a1c <HAL_GPIO_WritePin>

   dutyL = 5; dutyR = 5;
 80015fe:	4b1c      	ldr	r3, [pc, #112]	; (8001670 <Stop+0xa4>)
 8001600:	2205      	movs	r2, #5
 8001602:	601a      	str	r2, [r3, #0]
 8001604:	4b1b      	ldr	r3, [pc, #108]	; (8001674 <Stop+0xa8>)
 8001606:	2205      	movs	r2, #5
 8001608:	601a      	str	r2, [r3, #0]
   ccrL = (htim3.Instance->ARR + 1)  * dutyL / 100;
 800160a:	4b1b      	ldr	r3, [pc, #108]	; (8001678 <Stop+0xac>)
 800160c:	681b      	ldr	r3, [r3, #0]
 800160e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001610:	3301      	adds	r3, #1
 8001612:	4a17      	ldr	r2, [pc, #92]	; (8001670 <Stop+0xa4>)
 8001614:	6812      	ldr	r2, [r2, #0]
 8001616:	fb02 f303 	mul.w	r3, r2, r3
 800161a:	4a18      	ldr	r2, [pc, #96]	; (800167c <Stop+0xb0>)
 800161c:	fba2 2303 	umull	r2, r3, r2, r3
 8001620:	095b      	lsrs	r3, r3, #5
 8001622:	461a      	mov	r2, r3
 8001624:	4b16      	ldr	r3, [pc, #88]	; (8001680 <Stop+0xb4>)
 8001626:	601a      	str	r2, [r3, #0]
   ccrR = (htim3.Instance->ARR + 1) * dutyR / 100;
 8001628:	4b13      	ldr	r3, [pc, #76]	; (8001678 <Stop+0xac>)
 800162a:	681b      	ldr	r3, [r3, #0]
 800162c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800162e:	3301      	adds	r3, #1
 8001630:	4a10      	ldr	r2, [pc, #64]	; (8001674 <Stop+0xa8>)
 8001632:	6812      	ldr	r2, [r2, #0]
 8001634:	fb02 f303 	mul.w	r3, r2, r3
 8001638:	4a10      	ldr	r2, [pc, #64]	; (800167c <Stop+0xb0>)
 800163a:	fba2 2303 	umull	r2, r3, r2, r3
 800163e:	095b      	lsrs	r3, r3, #5
 8001640:	461a      	mov	r2, r3
 8001642:	4b10      	ldr	r3, [pc, #64]	; (8001684 <Stop+0xb8>)
 8001644:	601a      	str	r2, [r3, #0]
   htim3.Instance->CCR2 = ccrL - 1;
 8001646:	4b0e      	ldr	r3, [pc, #56]	; (8001680 <Stop+0xb4>)
 8001648:	681b      	ldr	r3, [r3, #0]
 800164a:	1e5a      	subs	r2, r3, #1
 800164c:	4b0a      	ldr	r3, [pc, #40]	; (8001678 <Stop+0xac>)
 800164e:	681b      	ldr	r3, [r3, #0]
 8001650:	639a      	str	r2, [r3, #56]	; 0x38
   htim3.Instance->CCR1 = ccrR - 1;
 8001652:	4b0c      	ldr	r3, [pc, #48]	; (8001684 <Stop+0xb8>)
 8001654:	681b      	ldr	r3, [r3, #0]
 8001656:	1e5a      	subs	r2, r3, #1
 8001658:	4b07      	ldr	r3, [pc, #28]	; (8001678 <Stop+0xac>)
 800165a:	681b      	ldr	r3, [r3, #0]
 800165c:	635a      	str	r2, [r3, #52]	; 0x34
}
 800165e:	bf00      	nop
 8001660:	bd80      	pop	{r7, pc}
 8001662:	bf00      	nop
 8001664:	40020000 	.word	0x40020000
 8001668:	40020400 	.word	0x40020400
 800166c:	40020800 	.word	0x40020800
 8001670:	20000424 	.word	0x20000424
 8001674:	20000428 	.word	0x20000428
 8001678:	20000294 	.word	0x20000294
 800167c:	51eb851f 	.word	0x51eb851f
 8001680:	20000418 	.word	0x20000418
 8001684:	2000041c 	.word	0x2000041c

08001688 <HAL_UART_RxCpltCallback>:
#define BUF_SIZE 100
char buf1[BUF_SIZE], buf2[BUF_SIZE]; // DMA Buffer
char dum1, dum2;
int head1 = 0, head2 = 0, tail1 = 0, tail2 = 0;
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8001688:	b580      	push	{r7, lr}
 800168a:	b082      	sub	sp, #8
 800168c:	af00      	add	r7, sp, #0
 800168e:	6078      	str	r0, [r7, #4]
	if(huart == &huart6)
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	4a2d      	ldr	r2, [pc, #180]	; (8001748 <HAL_UART_RxCpltCallback+0xc0>)
 8001694:	4293      	cmp	r3, r2
 8001696:	d11e      	bne.n	80016d6 <HAL_UART_RxCpltCallback+0x4e>
	{
		buf1[tail1++] = dum1;
 8001698:	4b2c      	ldr	r3, [pc, #176]	; (800174c <HAL_UART_RxCpltCallback+0xc4>)
 800169a:	681b      	ldr	r3, [r3, #0]
 800169c:	1c5a      	adds	r2, r3, #1
 800169e:	492b      	ldr	r1, [pc, #172]	; (800174c <HAL_UART_RxCpltCallback+0xc4>)
 80016a0:	600a      	str	r2, [r1, #0]
 80016a2:	4a2b      	ldr	r2, [pc, #172]	; (8001750 <HAL_UART_RxCpltCallback+0xc8>)
 80016a4:	7811      	ldrb	r1, [r2, #0]
 80016a6:	4a2b      	ldr	r2, [pc, #172]	; (8001754 <HAL_UART_RxCpltCallback+0xcc>)
 80016a8:	54d1      	strb	r1, [r2, r3]
		HAL_UART_Transmit(&huart2, &dum1/*== buf1+t1-1*/, 1, 10);		// putty print
 80016aa:	230a      	movs	r3, #10
 80016ac:	2201      	movs	r2, #1
 80016ae:	4928      	ldr	r1, [pc, #160]	; (8001750 <HAL_UART_RxCpltCallback+0xc8>)
 80016b0:	4829      	ldr	r0, [pc, #164]	; (8001758 <HAL_UART_RxCpltCallback+0xd0>)
 80016b2:	f003 fffb 	bl	80056ac <HAL_UART_Transmit>
		if(dum1 == '\r')		// End of Line
 80016b6:	4b26      	ldr	r3, [pc, #152]	; (8001750 <HAL_UART_RxCpltCallback+0xc8>)
 80016b8:	781b      	ldrb	r3, [r3, #0]
 80016ba:	2b0d      	cmp	r3, #13
 80016bc:	d105      	bne.n	80016ca <HAL_UART_RxCpltCallback+0x42>
		{
			CheckCMD(buf1);
 80016be:	4825      	ldr	r0, [pc, #148]	; (8001754 <HAL_UART_RxCpltCallback+0xcc>)
 80016c0:	f000 f8b2 	bl	8001828 <CheckCMD>
			tail1 = 0;
 80016c4:	4b21      	ldr	r3, [pc, #132]	; (800174c <HAL_UART_RxCpltCallback+0xc4>)
 80016c6:	2200      	movs	r2, #0
 80016c8:	601a      	str	r2, [r3, #0]
		}
		HAL_UART_Receive_IT(&huart6, &dum1, 1);			// interrupt chain
 80016ca:	2201      	movs	r2, #1
 80016cc:	4920      	ldr	r1, [pc, #128]	; (8001750 <HAL_UART_RxCpltCallback+0xc8>)
 80016ce:	481e      	ldr	r0, [pc, #120]	; (8001748 <HAL_UART_RxCpltCallback+0xc0>)
 80016d0:	f004 f90e 	bl	80058f0 <HAL_UART_Receive_IT>
//			HAL_UART_Transmit(&huart1, "\n", 1, 10);
			tail2 = 0;
		}
		HAL_UART_Receive_IT(&huart2, &dum2, 1);			// interrupt chain
	}
}
 80016d4:	e034      	b.n	8001740 <HAL_UART_RxCpltCallback+0xb8>
	else if(huart == &huart2)
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	4a1f      	ldr	r2, [pc, #124]	; (8001758 <HAL_UART_RxCpltCallback+0xd0>)
 80016da:	4293      	cmp	r3, r2
 80016dc:	d130      	bne.n	8001740 <HAL_UART_RxCpltCallback+0xb8>
		buf2[tail2++] = dum2;
 80016de:	4b1f      	ldr	r3, [pc, #124]	; (800175c <HAL_UART_RxCpltCallback+0xd4>)
 80016e0:	681b      	ldr	r3, [r3, #0]
 80016e2:	1c5a      	adds	r2, r3, #1
 80016e4:	491d      	ldr	r1, [pc, #116]	; (800175c <HAL_UART_RxCpltCallback+0xd4>)
 80016e6:	600a      	str	r2, [r1, #0]
 80016e8:	4a1d      	ldr	r2, [pc, #116]	; (8001760 <HAL_UART_RxCpltCallback+0xd8>)
 80016ea:	7811      	ldrb	r1, [r2, #0]
 80016ec:	4a1d      	ldr	r2, [pc, #116]	; (8001764 <HAL_UART_RxCpltCallback+0xdc>)
 80016ee:	54d1      	strb	r1, [r2, r3]
		HAL_UART_Transmit(&huart2, &dum2, 1, 10); // terminal echo
 80016f0:	230a      	movs	r3, #10
 80016f2:	2201      	movs	r2, #1
 80016f4:	491a      	ldr	r1, [pc, #104]	; (8001760 <HAL_UART_RxCpltCallback+0xd8>)
 80016f6:	4818      	ldr	r0, [pc, #96]	; (8001758 <HAL_UART_RxCpltCallback+0xd0>)
 80016f8:	f003 ffd8 	bl	80056ac <HAL_UART_Transmit>
		if(dum2 == '\r')  // CR : 0x0d
 80016fc:	4b18      	ldr	r3, [pc, #96]	; (8001760 <HAL_UART_RxCpltCallback+0xd8>)
 80016fe:	781b      	ldrb	r3, [r3, #0]
 8001700:	2b0d      	cmp	r3, #13
 8001702:	d118      	bne.n	8001736 <HAL_UART_RxCpltCallback+0xae>
			HAL_UART_Transmit(&huart2, "\n", 1, 10); // terminal echo
 8001704:	230a      	movs	r3, #10
 8001706:	2201      	movs	r2, #1
 8001708:	4917      	ldr	r1, [pc, #92]	; (8001768 <HAL_UART_RxCpltCallback+0xe0>)
 800170a:	4813      	ldr	r0, [pc, #76]	; (8001758 <HAL_UART_RxCpltCallback+0xd0>)
 800170c:	f003 ffce 	bl	80056ac <HAL_UART_Transmit>
			buf2[tail2++] = '\n'; // == HAL_UART_Transmit(&huart1, "\n", 1, 10);
 8001710:	4b12      	ldr	r3, [pc, #72]	; (800175c <HAL_UART_RxCpltCallback+0xd4>)
 8001712:	681b      	ldr	r3, [r3, #0]
 8001714:	1c5a      	adds	r2, r3, #1
 8001716:	4911      	ldr	r1, [pc, #68]	; (800175c <HAL_UART_RxCpltCallback+0xd4>)
 8001718:	600a      	str	r2, [r1, #0]
 800171a:	4a12      	ldr	r2, [pc, #72]	; (8001764 <HAL_UART_RxCpltCallback+0xdc>)
 800171c:	210a      	movs	r1, #10
 800171e:	54d1      	strb	r1, [r2, r3]
			HAL_UART_Transmit(&huart6, buf2, tail2, 10);	// AT Command
 8001720:	4b0e      	ldr	r3, [pc, #56]	; (800175c <HAL_UART_RxCpltCallback+0xd4>)
 8001722:	681b      	ldr	r3, [r3, #0]
 8001724:	b29a      	uxth	r2, r3
 8001726:	230a      	movs	r3, #10
 8001728:	490e      	ldr	r1, [pc, #56]	; (8001764 <HAL_UART_RxCpltCallback+0xdc>)
 800172a:	4807      	ldr	r0, [pc, #28]	; (8001748 <HAL_UART_RxCpltCallback+0xc0>)
 800172c:	f003 ffbe 	bl	80056ac <HAL_UART_Transmit>
			tail2 = 0;
 8001730:	4b0a      	ldr	r3, [pc, #40]	; (800175c <HAL_UART_RxCpltCallback+0xd4>)
 8001732:	2200      	movs	r2, #0
 8001734:	601a      	str	r2, [r3, #0]
		HAL_UART_Receive_IT(&huart2, &dum2, 1);			// interrupt chain
 8001736:	2201      	movs	r2, #1
 8001738:	4909      	ldr	r1, [pc, #36]	; (8001760 <HAL_UART_RxCpltCallback+0xd8>)
 800173a:	4807      	ldr	r0, [pc, #28]	; (8001758 <HAL_UART_RxCpltCallback+0xd0>)
 800173c:	f004 f8d8 	bl	80058f0 <HAL_UART_Receive_IT>
}
 8001740:	bf00      	nop
 8001742:	3708      	adds	r7, #8
 8001744:	46bd      	mov	sp, r7
 8001746:	bd80      	pop	{r7, pc}
 8001748:	2000036c 	.word	0x2000036c
 800174c:	20000514 	.word	0x20000514
 8001750:	20000510 	.word	0x20000510
 8001754:	20000448 	.word	0x20000448
 8001758:	20000324 	.word	0x20000324
 800175c:	20000518 	.word	0x20000518
 8001760:	20000511 	.word	0x20000511
 8001764:	200004ac 	.word	0x200004ac
 8001768:	0800b22c 	.word	0x0800b22c

0800176c <Trim>:

char * Trim(char *s) // s = "    xx x \t \r\n" ==> "xx x"
{
 800176c:	b580      	push	{r7, lr}
 800176e:	b086      	sub	sp, #24
 8001770:	af00      	add	r7, sp, #0
 8001772:	6078      	str	r0, [r7, #4]
	int trim_head = 0, trim_tail = strlen(s) - 1;
 8001774:	2300      	movs	r3, #0
 8001776:	617b      	str	r3, [r7, #20]
 8001778:	6878      	ldr	r0, [r7, #4]
 800177a:	f7fe fd81 	bl	8000280 <strlen>
 800177e:	4603      	mov	r3, r0
 8001780:	3b01      	subs	r3, #1
 8001782:	613b      	str	r3, [r7, #16]
	while(*(s + trim_head) == ' ' || *(s + trim_head) == '\r' || *(s + trim_head) == '\n' || *(s + trim_head) == '\t') trim_head++;
 8001784:	e002      	b.n	800178c <Trim+0x20>
 8001786:	697b      	ldr	r3, [r7, #20]
 8001788:	3301      	adds	r3, #1
 800178a:	617b      	str	r3, [r7, #20]
 800178c:	697b      	ldr	r3, [r7, #20]
 800178e:	687a      	ldr	r2, [r7, #4]
 8001790:	4413      	add	r3, r2
 8001792:	781b      	ldrb	r3, [r3, #0]
 8001794:	2b20      	cmp	r3, #32
 8001796:	d0f6      	beq.n	8001786 <Trim+0x1a>
 8001798:	697b      	ldr	r3, [r7, #20]
 800179a:	687a      	ldr	r2, [r7, #4]
 800179c:	4413      	add	r3, r2
 800179e:	781b      	ldrb	r3, [r3, #0]
 80017a0:	2b0d      	cmp	r3, #13
 80017a2:	d0f0      	beq.n	8001786 <Trim+0x1a>
 80017a4:	697b      	ldr	r3, [r7, #20]
 80017a6:	687a      	ldr	r2, [r7, #4]
 80017a8:	4413      	add	r3, r2
 80017aa:	781b      	ldrb	r3, [r3, #0]
 80017ac:	2b0a      	cmp	r3, #10
 80017ae:	d0ea      	beq.n	8001786 <Trim+0x1a>
 80017b0:	697b      	ldr	r3, [r7, #20]
 80017b2:	687a      	ldr	r2, [r7, #4]
 80017b4:	4413      	add	r3, r2
 80017b6:	781b      	ldrb	r3, [r3, #0]
 80017b8:	2b09      	cmp	r3, #9
 80017ba:	d0e4      	beq.n	8001786 <Trim+0x1a>
//	{
//		if(*(s + trim_head) == ' ' || *(s + trim_head) == '\r' || *(s + trim_head) == '\n' || *(s + trim_head) == '\t') trim_head++;
//		else break;
//	}
	while(*(s + trim_tail) == ' ' || *(s + trim_tail) == '\r' || *(s + trim_tail) == '\n' || *(s + trim_tail) == '\t') trim_tail--;
 80017bc:	e002      	b.n	80017c4 <Trim+0x58>
 80017be:	693b      	ldr	r3, [r7, #16]
 80017c0:	3b01      	subs	r3, #1
 80017c2:	613b      	str	r3, [r7, #16]
 80017c4:	693b      	ldr	r3, [r7, #16]
 80017c6:	687a      	ldr	r2, [r7, #4]
 80017c8:	4413      	add	r3, r2
 80017ca:	781b      	ldrb	r3, [r3, #0]
 80017cc:	2b20      	cmp	r3, #32
 80017ce:	d0f6      	beq.n	80017be <Trim+0x52>
 80017d0:	693b      	ldr	r3, [r7, #16]
 80017d2:	687a      	ldr	r2, [r7, #4]
 80017d4:	4413      	add	r3, r2
 80017d6:	781b      	ldrb	r3, [r3, #0]
 80017d8:	2b0d      	cmp	r3, #13
 80017da:	d0f0      	beq.n	80017be <Trim+0x52>
 80017dc:	693b      	ldr	r3, [r7, #16]
 80017de:	687a      	ldr	r2, [r7, #4]
 80017e0:	4413      	add	r3, r2
 80017e2:	781b      	ldrb	r3, [r3, #0]
 80017e4:	2b0a      	cmp	r3, #10
 80017e6:	d0ea      	beq.n	80017be <Trim+0x52>
 80017e8:	693b      	ldr	r3, [r7, #16]
 80017ea:	687a      	ldr	r2, [r7, #4]
 80017ec:	4413      	add	r3, r2
 80017ee:	781b      	ldrb	r3, [r3, #0]
 80017f0:	2b09      	cmp	r3, #9
 80017f2:	d0e4      	beq.n	80017be <Trim+0x52>
//	{
//		if(*(s + trim_tail) == ' ' || *(s + trim_tail) == '\r' || *(s + trim_tail) == '\n' || *(s + trim_tail) == '\t') trim_tail--;
//		else break;
//	}
	char *dest = (char *) malloc(trim_tail - trim_head + 1);
 80017f4:	693a      	ldr	r2, [r7, #16]
 80017f6:	697b      	ldr	r3, [r7, #20]
 80017f8:	1ad3      	subs	r3, r2, r3
 80017fa:	3301      	adds	r3, #1
 80017fc:	4618      	mov	r0, r3
 80017fe:	f004 fff3 	bl	80067e8 <malloc>
 8001802:	4603      	mov	r3, r0
 8001804:	60fb      	str	r3, [r7, #12]
	strncpy(dest, (s + trim_head), (trim_tail - trim_head + 1));
 8001806:	697b      	ldr	r3, [r7, #20]
 8001808:	687a      	ldr	r2, [r7, #4]
 800180a:	18d1      	adds	r1, r2, r3
 800180c:	693a      	ldr	r2, [r7, #16]
 800180e:	697b      	ldr	r3, [r7, #20]
 8001810:	1ad3      	subs	r3, r2, r3
 8001812:	3301      	adds	r3, #1
 8001814:	461a      	mov	r2, r3
 8001816:	68f8      	ldr	r0, [r7, #12]
 8001818:	f006 fa00 	bl	8007c1c <strncpy>
	return dest;
 800181c:	68fb      	ldr	r3, [r7, #12]
}
 800181e:	4618      	mov	r0, r3
 8001820:	3718      	adds	r7, #24
 8001822:	46bd      	mov	sp, r7
 8001824:	bd80      	pop	{r7, pc}
	...

08001828 <CheckCMD>:

void CheckCMD(char *bb)
{
 8001828:	b580      	push	{r7, lr}
 800182a:	b084      	sub	sp, #16
 800182c:	af00      	add	r7, sp, #0
 800182e:	6078      	str	r0, [r7, #4]
	char *str = Trim(bb);
 8001830:	6878      	ldr	r0, [r7, #4]
 8001832:	f7ff ff9b 	bl	800176c <Trim>
 8001836:	60f8      	str	r0, [r7, #12]
//	char * str = Trim(bb); //Trim : white space remove
//	Trim_EX(str,bb);
	ToUpper(str);
 8001838:	68f8      	ldr	r0, [r7, #12]
 800183a:	f000 fe61 	bl	8002500 <ToUpper>
	if(strncmp(str, "MODE", 4) == 0)
 800183e:	2204      	movs	r2, #4
 8001840:	492a      	ldr	r1, [pc, #168]	; (80018ec <CheckCMD+0xc4>)
 8001842:	68f8      	ldr	r0, [r7, #12]
 8001844:	f006 f9d8 	bl	8007bf8 <strncmp>
 8001848:	4603      	mov	r3, r0
 800184a:	2b00      	cmp	r3, #0
 800184c:	d115      	bne.n	800187a <CheckCMD+0x52>
	{
		str = Trim(str+4);
 800184e:	68fb      	ldr	r3, [r7, #12]
 8001850:	3304      	adds	r3, #4
 8001852:	4618      	mov	r0, r3
 8001854:	f7ff ff8a 	bl	800176c <Trim>
 8001858:	60f8      	str	r0, [r7, #12]
		if(str[0] == '1')
 800185a:	68fb      	ldr	r3, [r7, #12]
 800185c:	781b      	ldrb	r3, [r3, #0]
 800185e:	2b31      	cmp	r3, #49	; 0x31
 8001860:	d103      	bne.n	800186a <CheckCMD+0x42>
			mode = 1;
 8001862:	4b23      	ldr	r3, [pc, #140]	; (80018f0 <CheckCMD+0xc8>)
 8001864:	2201      	movs	r2, #1
 8001866:	601a      	str	r2, [r3, #0]
		else if(str[0] == '3')
			Left();
		else if(str[0] == '4')
			Right();
	}
}
 8001868:	e03b      	b.n	80018e2 <CheckCMD+0xba>
		else if(str[0] == '0')
 800186a:	68fb      	ldr	r3, [r7, #12]
 800186c:	781b      	ldrb	r3, [r3, #0]
 800186e:	2b30      	cmp	r3, #48	; 0x30
 8001870:	d137      	bne.n	80018e2 <CheckCMD+0xba>
			mode = 0;
 8001872:	4b1f      	ldr	r3, [pc, #124]	; (80018f0 <CheckCMD+0xc8>)
 8001874:	2200      	movs	r2, #0
 8001876:	601a      	str	r2, [r3, #0]
}
 8001878:	e033      	b.n	80018e2 <CheckCMD+0xba>
	else if(strncmp(str, "MOVE", 4) == 0 && mode == 0)
 800187a:	2204      	movs	r2, #4
 800187c:	491d      	ldr	r1, [pc, #116]	; (80018f4 <CheckCMD+0xcc>)
 800187e:	68f8      	ldr	r0, [r7, #12]
 8001880:	f006 f9ba 	bl	8007bf8 <strncmp>
 8001884:	4603      	mov	r3, r0
 8001886:	2b00      	cmp	r3, #0
 8001888:	d12b      	bne.n	80018e2 <CheckCMD+0xba>
 800188a:	4b19      	ldr	r3, [pc, #100]	; (80018f0 <CheckCMD+0xc8>)
 800188c:	681b      	ldr	r3, [r3, #0]
 800188e:	2b00      	cmp	r3, #0
 8001890:	d127      	bne.n	80018e2 <CheckCMD+0xba>
		str = Trim(str+4);
 8001892:	68fb      	ldr	r3, [r7, #12]
 8001894:	3304      	adds	r3, #4
 8001896:	4618      	mov	r0, r3
 8001898:	f7ff ff68 	bl	800176c <Trim>
 800189c:	60f8      	str	r0, [r7, #12]
		if(str[0] == '0')
 800189e:	68fb      	ldr	r3, [r7, #12]
 80018a0:	781b      	ldrb	r3, [r3, #0]
 80018a2:	2b30      	cmp	r3, #48	; 0x30
 80018a4:	d102      	bne.n	80018ac <CheckCMD+0x84>
			Stop();
 80018a6:	f7ff fe91 	bl	80015cc <Stop>
}
 80018aa:	e01a      	b.n	80018e2 <CheckCMD+0xba>
		else if(str[0] == '1')
 80018ac:	68fb      	ldr	r3, [r7, #12]
 80018ae:	781b      	ldrb	r3, [r3, #0]
 80018b0:	2b31      	cmp	r3, #49	; 0x31
 80018b2:	d102      	bne.n	80018ba <CheckCMD+0x92>
			Forward();
 80018b4:	f7ff fd12 	bl	80012dc <Forward>
}
 80018b8:	e013      	b.n	80018e2 <CheckCMD+0xba>
		else if(str[0] == '2')
 80018ba:	68fb      	ldr	r3, [r7, #12]
 80018bc:	781b      	ldrb	r3, [r3, #0]
 80018be:	2b32      	cmp	r3, #50	; 0x32
 80018c0:	d102      	bne.n	80018c8 <CheckCMD+0xa0>
			Reverse();
 80018c2:	f7ff fe25 	bl	8001510 <Reverse>
}
 80018c6:	e00c      	b.n	80018e2 <CheckCMD+0xba>
		else if(str[0] == '3')
 80018c8:	68fb      	ldr	r3, [r7, #12]
 80018ca:	781b      	ldrb	r3, [r3, #0]
 80018cc:	2b33      	cmp	r3, #51	; 0x33
 80018ce:	d102      	bne.n	80018d6 <CheckCMD+0xae>
			Left();
 80018d0:	f7ff fd62 	bl	8001398 <Left>
}
 80018d4:	e005      	b.n	80018e2 <CheckCMD+0xba>
		else if(str[0] == '4')
 80018d6:	68fb      	ldr	r3, [r7, #12]
 80018d8:	781b      	ldrb	r3, [r3, #0]
 80018da:	2b34      	cmp	r3, #52	; 0x34
 80018dc:	d101      	bne.n	80018e2 <CheckCMD+0xba>
			Right();
 80018de:	f7ff fdb9 	bl	8001454 <Right>
}
 80018e2:	bf00      	nop
 80018e4:	3710      	adds	r7, #16
 80018e6:	46bd      	mov	sp, r7
 80018e8:	bd80      	pop	{r7, pc}
 80018ea:	bf00      	nop
 80018ec:	0800b230 	.word	0x0800b230
 80018f0:	20000414 	.word	0x20000414
 80018f4:	0800b238 	.word	0x0800b238

080018f8 <MAX7219_WriteReg>:
#define MAX7219_REG_INTENSITY   0x0A
#define MAX7219_REG_SCANLIMIT   0x0B
#define MAX7219_REG_SHUTDOWN    0x0C
#define MAX7219_REG_DISPLAYTEST 0x0F

void MAX7219_WriteReg(uint8_t reg, uint8_t data) {
 80018f8:	b580      	push	{r7, lr}
 80018fa:	b084      	sub	sp, #16
 80018fc:	af00      	add	r7, sp, #0
 80018fe:	4603      	mov	r3, r0
 8001900:	460a      	mov	r2, r1
 8001902:	71fb      	strb	r3, [r7, #7]
 8001904:	4613      	mov	r3, r2
 8001906:	71bb      	strb	r3, [r7, #6]
    //
    uint8_t txData[2];
    txData[0] = reg;
 8001908:	79fb      	ldrb	r3, [r7, #7]
 800190a:	733b      	strb	r3, [r7, #12]
    txData[1] = data;
 800190c:	79bb      	ldrb	r3, [r7, #6]
 800190e:	737b      	strb	r3, [r7, #13]

    HAL_SPI_Transmit(&hspi2, txData, 2, HAL_MAX_DELAY);
 8001910:	f107 010c 	add.w	r1, r7, #12
 8001914:	f04f 33ff 	mov.w	r3, #4294967295
 8001918:	2202      	movs	r2, #2
 800191a:	4803      	ldr	r0, [pc, #12]	; (8001928 <MAX7219_WriteReg+0x30>)
 800191c:	f002 fdd1 	bl	80044c2 <HAL_SPI_Transmit>
}
 8001920:	bf00      	nop
 8001922:	3710      	adds	r7, #16
 8001924:	46bd      	mov	sp, r7
 8001926:	bd80      	pop	{r7, pc}
 8001928:	200001f4 	.word	0x200001f4

0800192c <MAX7219_InitMatrix>:

void MAX7219_InitMatrix(void) {
 800192c:	b580      	push	{r7, lr}
 800192e:	b088      	sub	sp, #32
 8001930:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(CS_GPIO_Port, CS_Pin, GPIO_PIN_SET);
 8001932:	2201      	movs	r2, #1
 8001934:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001938:	485f      	ldr	r0, [pc, #380]	; (8001ab8 <MAX7219_InitMatrix+0x18c>)
 800193a:	f002 f86f 	bl	8003a1c <HAL_GPIO_WritePin>
	//
	HAL_Delay(1);
 800193e:	2001      	movs	r0, #1
 8001940:	f001 fa1e 	bl	8002d80 <HAL_Delay>
	// SHUTDOWN
	HAL_GPIO_WritePin(CS_GPIO_Port, CS_Pin, GPIO_PIN_RESET);
 8001944:	2200      	movs	r2, #0
 8001946:	f44f 7100 	mov.w	r1, #512	; 0x200
 800194a:	485b      	ldr	r0, [pc, #364]	; (8001ab8 <MAX7219_InitMatrix+0x18c>)
 800194c:	f002 f866 	bl	8003a1c <HAL_GPIO_WritePin>
	for( int chip=0; chip < NUM_MAX7219; chip++ )
 8001950:	2300      	movs	r3, #0
 8001952:	61fb      	str	r3, [r7, #28]
 8001954:	e006      	b.n	8001964 <MAX7219_InitMatrix+0x38>
	{
		MAX7219_WriteReg(MAX7219_REG_SHUTDOWN, 0x01);
 8001956:	2101      	movs	r1, #1
 8001958:	200c      	movs	r0, #12
 800195a:	f7ff ffcd 	bl	80018f8 <MAX7219_WriteReg>
	for( int chip=0; chip < NUM_MAX7219; chip++ )
 800195e:	69fb      	ldr	r3, [r7, #28]
 8001960:	3301      	adds	r3, #1
 8001962:	61fb      	str	r3, [r7, #28]
 8001964:	69fb      	ldr	r3, [r7, #28]
 8001966:	2b03      	cmp	r3, #3
 8001968:	ddf5      	ble.n	8001956 <MAX7219_InitMatrix+0x2a>
	}
	HAL_GPIO_WritePin(CS_GPIO_Port, CS_Pin, GPIO_PIN_SET);
 800196a:	2201      	movs	r2, #1
 800196c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001970:	4851      	ldr	r0, [pc, #324]	; (8001ab8 <MAX7219_InitMatrix+0x18c>)
 8001972:	f002 f853 	bl	8003a1c <HAL_GPIO_WritePin>
	HAL_Delay(1);
 8001976:	2001      	movs	r0, #1
 8001978:	f001 fa02 	bl	8002d80 <HAL_Delay>
	// DISPLAYTEST
	HAL_GPIO_WritePin(CS_GPIO_Port, CS_Pin, GPIO_PIN_RESET);
 800197c:	2200      	movs	r2, #0
 800197e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001982:	484d      	ldr	r0, [pc, #308]	; (8001ab8 <MAX7219_InitMatrix+0x18c>)
 8001984:	f002 f84a 	bl	8003a1c <HAL_GPIO_WritePin>
	for( int chip=0; chip < NUM_MAX7219; chip++ )
 8001988:	2300      	movs	r3, #0
 800198a:	61bb      	str	r3, [r7, #24]
 800198c:	e006      	b.n	800199c <MAX7219_InitMatrix+0x70>
	{
		MAX7219_WriteReg(MAX7219_REG_DISPLAYTEST, 0x00);
 800198e:	2100      	movs	r1, #0
 8001990:	200f      	movs	r0, #15
 8001992:	f7ff ffb1 	bl	80018f8 <MAX7219_WriteReg>
	for( int chip=0; chip < NUM_MAX7219; chip++ )
 8001996:	69bb      	ldr	r3, [r7, #24]
 8001998:	3301      	adds	r3, #1
 800199a:	61bb      	str	r3, [r7, #24]
 800199c:	69bb      	ldr	r3, [r7, #24]
 800199e:	2b03      	cmp	r3, #3
 80019a0:	ddf5      	ble.n	800198e <MAX7219_InitMatrix+0x62>
	}
	HAL_GPIO_WritePin(CS_GPIO_Port, CS_Pin, GPIO_PIN_SET);
 80019a2:	2201      	movs	r2, #1
 80019a4:	f44f 7100 	mov.w	r1, #512	; 0x200
 80019a8:	4843      	ldr	r0, [pc, #268]	; (8001ab8 <MAX7219_InitMatrix+0x18c>)
 80019aa:	f002 f837 	bl	8003a1c <HAL_GPIO_WritePin>
	HAL_Delay(1);
 80019ae:	2001      	movs	r0, #1
 80019b0:	f001 f9e6 	bl	8002d80 <HAL_Delay>
	// SCANLIMIT
	HAL_GPIO_WritePin(CS_GPIO_Port, CS_Pin, GPIO_PIN_RESET);
 80019b4:	2200      	movs	r2, #0
 80019b6:	f44f 7100 	mov.w	r1, #512	; 0x200
 80019ba:	483f      	ldr	r0, [pc, #252]	; (8001ab8 <MAX7219_InitMatrix+0x18c>)
 80019bc:	f002 f82e 	bl	8003a1c <HAL_GPIO_WritePin>
	for( int chip=0; chip < NUM_MAX7219; chip++ )
 80019c0:	2300      	movs	r3, #0
 80019c2:	617b      	str	r3, [r7, #20]
 80019c4:	e006      	b.n	80019d4 <MAX7219_InitMatrix+0xa8>
	{
		MAX7219_WriteReg(MAX7219_REG_SCANLIMIT, 0x07);
 80019c6:	2107      	movs	r1, #7
 80019c8:	200b      	movs	r0, #11
 80019ca:	f7ff ff95 	bl	80018f8 <MAX7219_WriteReg>
	for( int chip=0; chip < NUM_MAX7219; chip++ )
 80019ce:	697b      	ldr	r3, [r7, #20]
 80019d0:	3301      	adds	r3, #1
 80019d2:	617b      	str	r3, [r7, #20]
 80019d4:	697b      	ldr	r3, [r7, #20]
 80019d6:	2b03      	cmp	r3, #3
 80019d8:	ddf5      	ble.n	80019c6 <MAX7219_InitMatrix+0x9a>
	}
	HAL_GPIO_WritePin(CS_GPIO_Port, CS_Pin, GPIO_PIN_SET);
 80019da:	2201      	movs	r2, #1
 80019dc:	f44f 7100 	mov.w	r1, #512	; 0x200
 80019e0:	4835      	ldr	r0, [pc, #212]	; (8001ab8 <MAX7219_InitMatrix+0x18c>)
 80019e2:	f002 f81b 	bl	8003a1c <HAL_GPIO_WritePin>
	HAL_Delay(1);
 80019e6:	2001      	movs	r0, #1
 80019e8:	f001 f9ca 	bl	8002d80 <HAL_Delay>
	// DECODEMODE
	HAL_GPIO_WritePin(CS_GPIO_Port, CS_Pin, GPIO_PIN_RESET);
 80019ec:	2200      	movs	r2, #0
 80019ee:	f44f 7100 	mov.w	r1, #512	; 0x200
 80019f2:	4831      	ldr	r0, [pc, #196]	; (8001ab8 <MAX7219_InitMatrix+0x18c>)
 80019f4:	f002 f812 	bl	8003a1c <HAL_GPIO_WritePin>
	for( int chip=0; chip < NUM_MAX7219; chip++ )
 80019f8:	2300      	movs	r3, #0
 80019fa:	613b      	str	r3, [r7, #16]
 80019fc:	e006      	b.n	8001a0c <MAX7219_InitMatrix+0xe0>
	{
		MAX7219_WriteReg(MAX7219_REG_DECODEMODE, 0x00);
 80019fe:	2100      	movs	r1, #0
 8001a00:	2009      	movs	r0, #9
 8001a02:	f7ff ff79 	bl	80018f8 <MAX7219_WriteReg>
	for( int chip=0; chip < NUM_MAX7219; chip++ )
 8001a06:	693b      	ldr	r3, [r7, #16]
 8001a08:	3301      	adds	r3, #1
 8001a0a:	613b      	str	r3, [r7, #16]
 8001a0c:	693b      	ldr	r3, [r7, #16]
 8001a0e:	2b03      	cmp	r3, #3
 8001a10:	ddf5      	ble.n	80019fe <MAX7219_InitMatrix+0xd2>
	}
	HAL_GPIO_WritePin(CS_GPIO_Port, CS_Pin, GPIO_PIN_SET);
 8001a12:	2201      	movs	r2, #1
 8001a14:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001a18:	4827      	ldr	r0, [pc, #156]	; (8001ab8 <MAX7219_InitMatrix+0x18c>)
 8001a1a:	f001 ffff 	bl	8003a1c <HAL_GPIO_WritePin>
	HAL_Delay(1);
 8001a1e:	2001      	movs	r0, #1
 8001a20:	f001 f9ae 	bl	8002d80 <HAL_Delay>
	// INTENSITY
	HAL_GPIO_WritePin(CS_GPIO_Port, CS_Pin, GPIO_PIN_RESET);
 8001a24:	2200      	movs	r2, #0
 8001a26:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001a2a:	4823      	ldr	r0, [pc, #140]	; (8001ab8 <MAX7219_InitMatrix+0x18c>)
 8001a2c:	f001 fff6 	bl	8003a1c <HAL_GPIO_WritePin>
	for( int chip=0; chip < NUM_MAX7219; chip++ )
 8001a30:	2300      	movs	r3, #0
 8001a32:	60fb      	str	r3, [r7, #12]
 8001a34:	e006      	b.n	8001a44 <MAX7219_InitMatrix+0x118>
	{
		MAX7219_WriteReg(MAX7219_REG_INTENSITY, 0x07);
 8001a36:	2107      	movs	r1, #7
 8001a38:	200a      	movs	r0, #10
 8001a3a:	f7ff ff5d 	bl	80018f8 <MAX7219_WriteReg>
	for( int chip=0; chip < NUM_MAX7219; chip++ )
 8001a3e:	68fb      	ldr	r3, [r7, #12]
 8001a40:	3301      	adds	r3, #1
 8001a42:	60fb      	str	r3, [r7, #12]
 8001a44:	68fb      	ldr	r3, [r7, #12]
 8001a46:	2b03      	cmp	r3, #3
 8001a48:	ddf5      	ble.n	8001a36 <MAX7219_InitMatrix+0x10a>
	}
	HAL_GPIO_WritePin(CS_GPIO_Port, CS_Pin, GPIO_PIN_SET);
 8001a4a:	2201      	movs	r2, #1
 8001a4c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001a50:	4819      	ldr	r0, [pc, #100]	; (8001ab8 <MAX7219_InitMatrix+0x18c>)
 8001a52:	f001 ffe3 	bl	8003a1c <HAL_GPIO_WritePin>
	HAL_Delay(1);
 8001a56:	2001      	movs	r0, #1
 8001a58:	f001 f992 	bl	8002d80 <HAL_Delay>

	for (int row = 0; row < 8; row++)
 8001a5c:	2300      	movs	r3, #0
 8001a5e:	60bb      	str	r3, [r7, #8]
 8001a60:	e022      	b.n	8001aa8 <MAX7219_InitMatrix+0x17c>
	{
		HAL_GPIO_WritePin(CS_GPIO_Port, CS_Pin, GPIO_PIN_RESET);
 8001a62:	2200      	movs	r2, #0
 8001a64:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001a68:	4813      	ldr	r0, [pc, #76]	; (8001ab8 <MAX7219_InitMatrix+0x18c>)
 8001a6a:	f001 ffd7 	bl	8003a1c <HAL_GPIO_WritePin>
		for(int chip=0; chip < NUM_MAX7219; chip++)
 8001a6e:	2300      	movs	r3, #0
 8001a70:	607b      	str	r3, [r7, #4]
 8001a72:	e00a      	b.n	8001a8a <MAX7219_InitMatrix+0x15e>
		{
			MAX7219_WriteReg(MAX7219_REG_DIGIT0 + row, 0);
 8001a74:	68bb      	ldr	r3, [r7, #8]
 8001a76:	b2db      	uxtb	r3, r3
 8001a78:	3301      	adds	r3, #1
 8001a7a:	b2db      	uxtb	r3, r3
 8001a7c:	2100      	movs	r1, #0
 8001a7e:	4618      	mov	r0, r3
 8001a80:	f7ff ff3a 	bl	80018f8 <MAX7219_WriteReg>
		for(int chip=0; chip < NUM_MAX7219; chip++)
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	3301      	adds	r3, #1
 8001a88:	607b      	str	r3, [r7, #4]
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	2b03      	cmp	r3, #3
 8001a8e:	ddf1      	ble.n	8001a74 <MAX7219_InitMatrix+0x148>
		}
		HAL_GPIO_WritePin(CS_GPIO_Port, CS_Pin, GPIO_PIN_SET);
 8001a90:	2201      	movs	r2, #1
 8001a92:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001a96:	4808      	ldr	r0, [pc, #32]	; (8001ab8 <MAX7219_InitMatrix+0x18c>)
 8001a98:	f001 ffc0 	bl	8003a1c <HAL_GPIO_WritePin>
		HAL_Delay(1);
 8001a9c:	2001      	movs	r0, #1
 8001a9e:	f001 f96f 	bl	8002d80 <HAL_Delay>
	for (int row = 0; row < 8; row++)
 8001aa2:	68bb      	ldr	r3, [r7, #8]
 8001aa4:	3301      	adds	r3, #1
 8001aa6:	60bb      	str	r3, [r7, #8]
 8001aa8:	68bb      	ldr	r3, [r7, #8]
 8001aaa:	2b07      	cmp	r3, #7
 8001aac:	ddd9      	ble.n	8001a62 <MAX7219_InitMatrix+0x136>
	}
}
 8001aae:	bf00      	nop
 8001ab0:	bf00      	nop
 8001ab2:	3720      	adds	r7, #32
 8001ab4:	46bd      	mov	sp, r7
 8001ab6:	bd80      	pop	{r7, pc}
 8001ab8:	40020800 	.word	0x40020800

08001abc <DFPlayer_Send_Cmd>:
#define DFPLAYER_VOLUME        0x06
#define DFPLAYER_SELECT_TRACK  0x03
#define DFPLAYER_EQ            0x07
#define DFPLAYER_RESET         0x0C

void DFPlayer_Send_Cmd(uint8_t cmd, uint16_t param) {
 8001abc:	b580      	push	{r7, lr}
 8001abe:	b088      	sub	sp, #32
 8001ac0:	af00      	add	r7, sp, #0
 8001ac2:	4603      	mov	r3, r0
 8001ac4:	460a      	mov	r2, r1
 8001ac6:	71fb      	strb	r3, [r7, #7]
 8001ac8:	4613      	mov	r3, r2
 8001aca:	80bb      	strh	r3, [r7, #4]
    uint8_t buffer[10];
    uint16_t checksum;

    buffer[0] = 0x7E;   // Start byte
 8001acc:	237e      	movs	r3, #126	; 0x7e
 8001ace:	733b      	strb	r3, [r7, #12]
    buffer[1] = 0xFF;   // Version
 8001ad0:	23ff      	movs	r3, #255	; 0xff
 8001ad2:	737b      	strb	r3, [r7, #13]
    buffer[2] = 0x06;   // Length
 8001ad4:	2306      	movs	r3, #6
 8001ad6:	73bb      	strb	r3, [r7, #14]
    buffer[3] = cmd;    // Command
 8001ad8:	79fb      	ldrb	r3, [r7, #7]
 8001ada:	73fb      	strb	r3, [r7, #15]
    buffer[4] = 0x00;   // Feedback (0: No feedback, 1: Feedback)
 8001adc:	2300      	movs	r3, #0
 8001ade:	743b      	strb	r3, [r7, #16]
    buffer[5] = (uint8_t)(param >> 8);  // Parameter (High byte)
 8001ae0:	88bb      	ldrh	r3, [r7, #4]
 8001ae2:	0a1b      	lsrs	r3, r3, #8
 8001ae4:	b29b      	uxth	r3, r3
 8001ae6:	b2db      	uxtb	r3, r3
 8001ae8:	747b      	strb	r3, [r7, #17]
    buffer[6] = (uint8_t)(param & 0xFF); // Parameter (Low byte)
 8001aea:	88bb      	ldrh	r3, [r7, #4]
 8001aec:	b2db      	uxtb	r3, r3
 8001aee:	74bb      	strb	r3, [r7, #18]

    // Checksum
    checksum = 0;
 8001af0:	2300      	movs	r3, #0
 8001af2:	83fb      	strh	r3, [r7, #30]
    for (int i = 1; i < 7; i++) {
 8001af4:	2301      	movs	r3, #1
 8001af6:	61bb      	str	r3, [r7, #24]
 8001af8:	e00b      	b.n	8001b12 <DFPlayer_Send_Cmd+0x56>
        checksum += buffer[i];
 8001afa:	f107 020c 	add.w	r2, r7, #12
 8001afe:	69bb      	ldr	r3, [r7, #24]
 8001b00:	4413      	add	r3, r2
 8001b02:	781b      	ldrb	r3, [r3, #0]
 8001b04:	b29a      	uxth	r2, r3
 8001b06:	8bfb      	ldrh	r3, [r7, #30]
 8001b08:	4413      	add	r3, r2
 8001b0a:	83fb      	strh	r3, [r7, #30]
    for (int i = 1; i < 7; i++) {
 8001b0c:	69bb      	ldr	r3, [r7, #24]
 8001b0e:	3301      	adds	r3, #1
 8001b10:	61bb      	str	r3, [r7, #24]
 8001b12:	69bb      	ldr	r3, [r7, #24]
 8001b14:	2b06      	cmp	r3, #6
 8001b16:	ddf0      	ble.n	8001afa <DFPlayer_Send_Cmd+0x3e>
    }
    checksum = 0 - checksum;
 8001b18:	8bfb      	ldrh	r3, [r7, #30]
 8001b1a:	425b      	negs	r3, r3
 8001b1c:	83fb      	strh	r3, [r7, #30]
    buffer[7] = (uint8_t)(checksum >> 8);   // Checksum (High byte)
 8001b1e:	8bfb      	ldrh	r3, [r7, #30]
 8001b20:	0a1b      	lsrs	r3, r3, #8
 8001b22:	b29b      	uxth	r3, r3
 8001b24:	b2db      	uxtb	r3, r3
 8001b26:	74fb      	strb	r3, [r7, #19]
    buffer[8] = (uint8_t)(checksum & 0xFF);  // Checksum (Low byte)
 8001b28:	8bfb      	ldrh	r3, [r7, #30]
 8001b2a:	b2db      	uxtb	r3, r3
 8001b2c:	753b      	strb	r3, [r7, #20]
    buffer[9] = 0xEF;   // End byte
 8001b2e:	23ef      	movs	r3, #239	; 0xef
 8001b30:	757b      	strb	r3, [r7, #21]


    HAL_UART_Transmit(&huart1, buffer, 10, 100); // UART
 8001b32:	f107 010c 	add.w	r1, r7, #12
 8001b36:	2364      	movs	r3, #100	; 0x64
 8001b38:	220a      	movs	r2, #10
 8001b3a:	4805      	ldr	r0, [pc, #20]	; (8001b50 <DFPlayer_Send_Cmd+0x94>)
 8001b3c:	f003 fdb6 	bl	80056ac <HAL_UART_Transmit>
    HAL_Delay(20); //DFPlayer
 8001b40:	2014      	movs	r0, #20
 8001b42:	f001 f91d 	bl	8002d80 <HAL_Delay>
}
 8001b46:	bf00      	nop
 8001b48:	3720      	adds	r7, #32
 8001b4a:	46bd      	mov	sp, r7
 8001b4c:	bd80      	pop	{r7, pc}
 8001b4e:	bf00      	nop
 8001b50:	200002dc 	.word	0x200002dc

08001b54 <DFPlayer_Play_Track>:

//
void DFPlayer_Play_Track(uint16_t track_number) {
 8001b54:	b580      	push	{r7, lr}
 8001b56:	b082      	sub	sp, #8
 8001b58:	af00      	add	r7, sp, #0
 8001b5a:	4603      	mov	r3, r0
 8001b5c:	80fb      	strh	r3, [r7, #6]
     DFPlayer_Send_Cmd(DFPLAYER_SELECT_TRACK, track_number);
 8001b5e:	88fb      	ldrh	r3, [r7, #6]
 8001b60:	4619      	mov	r1, r3
 8001b62:	2003      	movs	r0, #3
 8001b64:	f7ff ffaa 	bl	8001abc <DFPlayer_Send_Cmd>
}
 8001b68:	bf00      	nop
 8001b6a:	3708      	adds	r7, #8
 8001b6c:	46bd      	mov	sp, r7
 8001b6e:	bd80      	pop	{r7, pc}

08001b70 <DFPlayer_Set_Volume>:

// (0 ~ 30)
void DFPlayer_Set_Volume(uint8_t volume) {
 8001b70:	b580      	push	{r7, lr}
 8001b72:	b082      	sub	sp, #8
 8001b74:	af00      	add	r7, sp, #0
 8001b76:	4603      	mov	r3, r0
 8001b78:	71fb      	strb	r3, [r7, #7]
    DFPlayer_Send_Cmd(DFPLAYER_VOLUME, volume);
 8001b7a:	79fb      	ldrb	r3, [r7, #7]
 8001b7c:	b29b      	uxth	r3, r3
 8001b7e:	4619      	mov	r1, r3
 8001b80:	2006      	movs	r0, #6
 8001b82:	f7ff ff9b 	bl	8001abc <DFPlayer_Send_Cmd>
}
 8001b86:	bf00      	nop
 8001b88:	3708      	adds	r7, #8
 8001b8a:	46bd      	mov	sp, r7
 8001b8c:	bd80      	pop	{r7, pc}
	...

08001b90 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001b90:	b5b0      	push	{r4, r5, r7, lr}
 8001b92:	b08e      	sub	sp, #56	; 0x38
 8001b94:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001b96:	f001 f881 	bl	8002c9c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001b9a:	f000 f99f 	bl	8001edc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001b9e:	f000 fba9 	bl	80022f4 <MX_GPIO_Init>
  MX_DMA_Init();
 8001ba2:	f000 fb87 	bl	80022b4 <MX_DMA_Init>
  MX_USART2_UART_Init();
 8001ba6:	f000 fb31 	bl	800220c <MX_USART2_UART_Init>
  MX_TIM2_Init();
 8001baa:	f000 fa37 	bl	800201c <MX_TIM2_Init>
  MX_TIM3_Init();
 8001bae:	f000 fa81 	bl	80020b4 <MX_TIM3_Init>
  MX_USART6_UART_Init();
 8001bb2:	f000 fb55 	bl	8002260 <MX_USART6_UART_Init>
  MX_SPI2_Init();
 8001bb6:	f000 f9fb 	bl	8001fb0 <MX_SPI2_Init>
  MX_USART1_UART_Init();
 8001bba:	f000 fafd 	bl	80021b8 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  MAX7219_InitMatrix(); // Initialization
 8001bbe:	f7ff feb5 	bl	800192c <MAX7219_InitMatrix>
  ProgramStart( "Project : Motor Control" );
 8001bc2:	48b1      	ldr	r0, [pc, #708]	; (8001e88 <main+0x2f8>)
 8001bc4:	f000 fcf0 	bl	80025a8 <ProgramStart>

  // *** Motor Default Setting *** //
  // Rotation Direction :  (Default) Both Clockwise
  HAL_GPIO_WritePin(DIR_A1_GPIO_Port, DIR_A1_Pin, 1); // DIR_A1 = 'H'
 8001bc8:	2201      	movs	r2, #1
 8001bca:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001bce:	48af      	ldr	r0, [pc, #700]	; (8001e8c <main+0x2fc>)
 8001bd0:	f001 ff24 	bl	8003a1c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(DIR_A2_GPIO_Port, DIR_A2_Pin, 0); // DIR_A2 = 'L'
 8001bd4:	2200      	movs	r2, #0
 8001bd6:	2108      	movs	r1, #8
 8001bd8:	48ad      	ldr	r0, [pc, #692]	; (8001e90 <main+0x300>)
 8001bda:	f001 ff1f 	bl	8003a1c <HAL_GPIO_WritePin>

  HAL_GPIO_WritePin(DIR_B1_GPIO_Port, DIR_B1_Pin, 1); // DIR_B1 = 'H'
 8001bde:	2201      	movs	r2, #1
 8001be0:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001be4:	48ab      	ldr	r0, [pc, #684]	; (8001e94 <main+0x304>)
 8001be6:	f001 ff19 	bl	8003a1c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(DIR_B2_GPIO_Port, DIR_B2_Pin, 0); // DIR_B2 = 'L'
 8001bea:	2200      	movs	r2, #0
 8001bec:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001bf0:	48a6      	ldr	r0, [pc, #664]	; (8001e8c <main+0x2fc>)
 8001bf2:	f001 ff13 	bl	8003a1c <HAL_GPIO_WritePin>

  // Rotation Speed :  (Default) Both Duty 30%
  duty = 40;
 8001bf6:	4ba8      	ldr	r3, [pc, #672]	; (8001e98 <main+0x308>)
 8001bf8:	2228      	movs	r2, #40	; 0x28
 8001bfa:	601a      	str	r2, [r3, #0]
  ccrL = (htim3.Instance->ARR + 1)  * duty / 100;
 8001bfc:	4ba7      	ldr	r3, [pc, #668]	; (8001e9c <main+0x30c>)
 8001bfe:	681b      	ldr	r3, [r3, #0]
 8001c00:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001c02:	3301      	adds	r3, #1
 8001c04:	4aa4      	ldr	r2, [pc, #656]	; (8001e98 <main+0x308>)
 8001c06:	6812      	ldr	r2, [r2, #0]
 8001c08:	fb02 f303 	mul.w	r3, r2, r3
 8001c0c:	4aa4      	ldr	r2, [pc, #656]	; (8001ea0 <main+0x310>)
 8001c0e:	fba2 2303 	umull	r2, r3, r2, r3
 8001c12:	095b      	lsrs	r3, r3, #5
 8001c14:	461a      	mov	r2, r3
 8001c16:	4ba3      	ldr	r3, [pc, #652]	; (8001ea4 <main+0x314>)
 8001c18:	601a      	str	r2, [r3, #0]
  ccrR = (htim3.Instance->ARR + 1) * duty / 100;
 8001c1a:	4ba0      	ldr	r3, [pc, #640]	; (8001e9c <main+0x30c>)
 8001c1c:	681b      	ldr	r3, [r3, #0]
 8001c1e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001c20:	3301      	adds	r3, #1
 8001c22:	4a9d      	ldr	r2, [pc, #628]	; (8001e98 <main+0x308>)
 8001c24:	6812      	ldr	r2, [r2, #0]
 8001c26:	fb02 f303 	mul.w	r3, r2, r3
 8001c2a:	4a9d      	ldr	r2, [pc, #628]	; (8001ea0 <main+0x310>)
 8001c2c:	fba2 2303 	umull	r2, r3, r2, r3
 8001c30:	095b      	lsrs	r3, r3, #5
 8001c32:	461a      	mov	r2, r3
 8001c34:	4b9c      	ldr	r3, [pc, #624]	; (8001ea8 <main+0x318>)
 8001c36:	601a      	str	r2, [r3, #0]
  htim3.Instance->CCR2 = ccrL - 1;
 8001c38:	4b9a      	ldr	r3, [pc, #616]	; (8001ea4 <main+0x314>)
 8001c3a:	681b      	ldr	r3, [r3, #0]
 8001c3c:	1e5a      	subs	r2, r3, #1
 8001c3e:	4b97      	ldr	r3, [pc, #604]	; (8001e9c <main+0x30c>)
 8001c40:	681b      	ldr	r3, [r3, #0]
 8001c42:	639a      	str	r2, [r3, #56]	; 0x38
  htim3.Instance->CCR1 = ccrR - 1;
 8001c44:	4b98      	ldr	r3, [pc, #608]	; (8001ea8 <main+0x318>)
 8001c46:	681b      	ldr	r3, [r3, #0]
 8001c48:	1e5a      	subs	r2, r3, #1
 8001c4a:	4b94      	ldr	r3, [pc, #592]	; (8001e9c <main+0x30c>)
 8001c4c:	681b      	ldr	r3, [r3, #0]
 8001c4e:	635a      	str	r2, [r3, #52]	; 0x34
  //

  // TIM Start
  // HAL_TIM_PWM_Start(&htim11, TIM_CHANNEL_1); // Start TIM11 CH1 for Trigger PWM Signal
  HAL_TIM_Base_Start(&htim2);
 8001c50:	4896      	ldr	r0, [pc, #600]	; (8001eac <main+0x31c>)
 8001c52:	f002 fea7 	bl	80049a4 <HAL_TIM_Base_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2); // Start TIM3 CH2 for ENA PWM Signal
 8001c56:	2104      	movs	r1, #4
 8001c58:	4890      	ldr	r0, [pc, #576]	; (8001e9c <main+0x30c>)
 8001c5a:	f002 ff57 	bl	8004b0c <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1); // Start TIM3 CH1 for ENB PWM Signal
 8001c5e:	2100      	movs	r1, #0
 8001c60:	488e      	ldr	r0, [pc, #568]	; (8001e9c <main+0x30c>)
 8001c62:	f002 ff53 	bl	8004b0c <HAL_TIM_PWM_Start>
  HAL_UART_Receive_IT(&huart6, &dum1, 1);
 8001c66:	2201      	movs	r2, #1
 8001c68:	4991      	ldr	r1, [pc, #580]	; (8001eb0 <main+0x320>)
 8001c6a:	4892      	ldr	r0, [pc, #584]	; (8001eb4 <main+0x324>)
 8001c6c:	f003 fe40 	bl	80058f0 <HAL_UART_Receive_IT>
  HAL_UART_Receive_IT(&huart2, &dum2, 1);
 8001c70:	2201      	movs	r2, #1
 8001c72:	4991      	ldr	r1, [pc, #580]	; (8001eb8 <main+0x328>)
 8001c74:	4891      	ldr	r0, [pc, #580]	; (8001ebc <main+0x32c>)
 8001c76:	f003 fe3b 	bl	80058f0 <HAL_UART_Receive_IT>


  uint8_t matrixData[4][8] = {0};
 8001c7a:	463b      	mov	r3, r7
 8001c7c:	2220      	movs	r2, #32
 8001c7e:	2100      	movs	r1, #0
 8001c80:	4618      	mov	r0, r3
 8001c82:	f005 ffb1 	bl	8007be8 <memset>

  	//
	matrixData[0][0] = 0b10001011;
 8001c86:	238b      	movs	r3, #139	; 0x8b
 8001c88:	703b      	strb	r3, [r7, #0]
	matrixData[0][1] = 0b10001010;
 8001c8a:	238a      	movs	r3, #138	; 0x8a
 8001c8c:	707b      	strb	r3, [r7, #1]
	matrixData[0][2] = 0b10001010;
 8001c8e:	238a      	movs	r3, #138	; 0x8a
 8001c90:	70bb      	strb	r3, [r7, #2]
	matrixData[0][3] = 0b11111011;
 8001c92:	23fb      	movs	r3, #251	; 0xfb
 8001c94:	70fb      	strb	r3, [r7, #3]
	matrixData[0][4] = 0b10001010;
 8001c96:	238a      	movs	r3, #138	; 0x8a
 8001c98:	713b      	strb	r3, [r7, #4]
	matrixData[0][5] = 0b10001010;
 8001c9a:	238a      	movs	r3, #138	; 0x8a
 8001c9c:	717b      	strb	r3, [r7, #5]
	matrixData[0][6] = 0b10001011;
 8001c9e:	238b      	movs	r3, #139	; 0x8b
 8001ca0:	71bb      	strb	r3, [r7, #6]
	matrixData[0][7] = 0b00000000;
 8001ca2:	2300      	movs	r3, #0
 8001ca4:	71fb      	strb	r3, [r7, #7]

	matrixData[1][0] = 0b11101000;
 8001ca6:	23e8      	movs	r3, #232	; 0xe8
 8001ca8:	723b      	strb	r3, [r7, #8]
	matrixData[1][1] = 0b00001000;
 8001caa:	2308      	movs	r3, #8
 8001cac:	727b      	strb	r3, [r7, #9]
	matrixData[1][2] = 0b00001000;
 8001cae:	2308      	movs	r3, #8
 8001cb0:	72bb      	strb	r3, [r7, #10]
	matrixData[1][3] = 0b11001000;
 8001cb2:	23c8      	movs	r3, #200	; 0xc8
 8001cb4:	72fb      	strb	r3, [r7, #11]
	matrixData[1][4] = 0b00001000;
 8001cb6:	2308      	movs	r3, #8
 8001cb8:	733b      	strb	r3, [r7, #12]
	matrixData[1][5] = 0b00001000;
 8001cba:	2308      	movs	r3, #8
 8001cbc:	737b      	strb	r3, [r7, #13]
	matrixData[1][6] = 0b11101111;
 8001cbe:	23ef      	movs	r3, #239	; 0xef
 8001cc0:	73bb      	strb	r3, [r7, #14]
	matrixData[1][7] = 0b00000000;
 8001cc2:	2300      	movs	r3, #0
 8001cc4:	73fb      	strb	r3, [r7, #15]

	matrixData[2][0] = 0b00100000;
 8001cc6:	2320      	movs	r3, #32
 8001cc8:	743b      	strb	r3, [r7, #16]
	matrixData[2][1] = 0b00100000;
 8001cca:	2320      	movs	r3, #32
 8001ccc:	747b      	strb	r3, [r7, #17]
	matrixData[2][2] = 0b00100000;
 8001cce:	2320      	movs	r3, #32
 8001cd0:	74bb      	strb	r3, [r7, #18]
	matrixData[2][3] = 0b00100000;
 8001cd2:	2320      	movs	r3, #32
 8001cd4:	74fb      	strb	r3, [r7, #19]
	matrixData[2][4] = 0b00100000;
 8001cd6:	2320      	movs	r3, #32
 8001cd8:	753b      	strb	r3, [r7, #20]
	matrixData[2][5] = 0b00100000;
 8001cda:	2320      	movs	r3, #32
 8001cdc:	757b      	strb	r3, [r7, #21]
	matrixData[2][6] = 0b10111110;
 8001cde:	23be      	movs	r3, #190	; 0xbe
 8001ce0:	75bb      	strb	r3, [r7, #22]
	matrixData[2][7] = 0b00000000;
 8001ce2:	2300      	movs	r3, #0
 8001ce4:	75fb      	strb	r3, [r7, #23]

	matrixData[3][0] = 0b01110000;
 8001ce6:	2370      	movs	r3, #112	; 0x70
 8001ce8:	763b      	strb	r3, [r7, #24]
	matrixData[3][1] = 0b10001000;
 8001cea:	2388      	movs	r3, #136	; 0x88
 8001cec:	767b      	strb	r3, [r7, #25]
	matrixData[3][2] = 0b10001000;
 8001cee:	2388      	movs	r3, #136	; 0x88
 8001cf0:	76bb      	strb	r3, [r7, #26]
	matrixData[3][3] = 0b10001000;
 8001cf2:	2388      	movs	r3, #136	; 0x88
 8001cf4:	76fb      	strb	r3, [r7, #27]
	matrixData[3][4] = 0b10001000;
 8001cf6:	2388      	movs	r3, #136	; 0x88
 8001cf8:	773b      	strb	r3, [r7, #28]
	matrixData[3][5] = 0b10001000;
 8001cfa:	2388      	movs	r3, #136	; 0x88
 8001cfc:	777b      	strb	r3, [r7, #29]
	matrixData[3][6] = 0b01110000;
 8001cfe:	2370      	movs	r3, #112	; 0x70
 8001d00:	77bb      	strb	r3, [r7, #30]
	matrixData[3][7] = 0b00000000;
 8001d02:	2300      	movs	r3, #0
 8001d04:	77fb      	strb	r3, [r7, #31]
	//

	for (int row = 0; row < 8; row++)
 8001d06:	2300      	movs	r3, #0
 8001d08:	627b      	str	r3, [r7, #36]	; 0x24
 8001d0a:	e029      	b.n	8001d60 <main+0x1d0>
	{
		HAL_GPIO_WritePin(CS_GPIO_Port, CS_Pin, GPIO_PIN_RESET);
 8001d0c:	2200      	movs	r2, #0
 8001d0e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001d12:	4860      	ldr	r0, [pc, #384]	; (8001e94 <main+0x304>)
 8001d14:	f001 fe82 	bl	8003a1c <HAL_GPIO_WritePin>
		for(int chip=0; chip < NUM_MAX7219; chip++)
 8001d18:	2300      	movs	r3, #0
 8001d1a:	623b      	str	r3, [r7, #32]
 8001d1c:	e011      	b.n	8001d42 <main+0x1b2>
		{
			MAX7219_WriteReg(MAX7219_REG_DIGIT0 + row, matrixData[chip][row]);
 8001d1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d20:	b2db      	uxtb	r3, r3
 8001d22:	3301      	adds	r3, #1
 8001d24:	b2d8      	uxtb	r0, r3
 8001d26:	6a3b      	ldr	r3, [r7, #32]
 8001d28:	00db      	lsls	r3, r3, #3
 8001d2a:	3328      	adds	r3, #40	; 0x28
 8001d2c:	19da      	adds	r2, r3, r7
 8001d2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d30:	4413      	add	r3, r2
 8001d32:	3b28      	subs	r3, #40	; 0x28
 8001d34:	781b      	ldrb	r3, [r3, #0]
 8001d36:	4619      	mov	r1, r3
 8001d38:	f7ff fdde 	bl	80018f8 <MAX7219_WriteReg>
		for(int chip=0; chip < NUM_MAX7219; chip++)
 8001d3c:	6a3b      	ldr	r3, [r7, #32]
 8001d3e:	3301      	adds	r3, #1
 8001d40:	623b      	str	r3, [r7, #32]
 8001d42:	6a3b      	ldr	r3, [r7, #32]
 8001d44:	2b03      	cmp	r3, #3
 8001d46:	ddea      	ble.n	8001d1e <main+0x18e>
		}
		HAL_GPIO_WritePin(CS_GPIO_Port, CS_Pin, GPIO_PIN_SET);
 8001d48:	2201      	movs	r2, #1
 8001d4a:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001d4e:	4851      	ldr	r0, [pc, #324]	; (8001e94 <main+0x304>)
 8001d50:	f001 fe64 	bl	8003a1c <HAL_GPIO_WritePin>
		HAL_Delay(1);
 8001d54:	2001      	movs	r0, #1
 8001d56:	f001 f813 	bl	8002d80 <HAL_Delay>
	for (int row = 0; row < 8; row++)
 8001d5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d5c:	3301      	adds	r3, #1
 8001d5e:	627b      	str	r3, [r7, #36]	; 0x24
 8001d60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d62:	2b07      	cmp	r3, #7
 8001d64:	ddd2      	ble.n	8001d0c <main+0x17c>
	}

	// HAL_Delay(200);
	DFPlayer_Send_Cmd(DFPLAYER_RESET, 0);
 8001d66:	2100      	movs	r1, #0
 8001d68:	200c      	movs	r0, #12
 8001d6a:	f7ff fea7 	bl	8001abc <DFPlayer_Send_Cmd>
	HAL_Delay(1000);
 8001d6e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001d72:	f001 f805 	bl	8002d80 <HAL_Delay>
	DFPlayer_Set_Volume(20); // (0~30)
 8001d76:	2014      	movs	r0, #20
 8001d78:	f7ff fefa 	bl	8001b70 <DFPlayer_Set_Volume>
	HAL_Delay(100);
 8001d7c:	2064      	movs	r0, #100	; 0x64
 8001d7e:	f000 ffff 	bl	8002d80 <HAL_Delay>
	DFPlayer_Play_Track(1);
 8001d82:	2001      	movs	r0, #1
 8001d84:	f7ff fee6 	bl	8001b54 <DFPlayer_Play_Track>
	HAL_Delay(400);
 8001d88:	f44f 70c8 	mov.w	r0, #400	; 0x190
 8001d8c:	f000 fff8 	bl	8002d80 <HAL_Delay>
	DFPlayer_Send_Cmd(0x11, 1); // repeat
 8001d90:	2101      	movs	r1, #1
 8001d92:	2011      	movs	r0, #17
 8001d94:	f7ff fe92 	bl	8001abc <DFPlayer_Send_Cmd>
	HAL_Delay(100);
 8001d98:	2064      	movs	r0, #100	; 0x64
 8001d9a:	f000 fff1 	bl	8002d80 <HAL_Delay>
	  // [2] Distance Check & Motor Control
	  // static double dist[3];
	  // dist[0] : Left
	  // dist[1] : Forward
	  // dist[2] : Right
	  if(mode == 1)
 8001d9e:	4b48      	ldr	r3, [pc, #288]	; (8001ec0 <main+0x330>)
 8001da0:	681b      	ldr	r3, [r3, #0]
 8001da2:	2b01      	cmp	r3, #1
 8001da4:	d158      	bne.n	8001e58 <main+0x2c8>
	  {
		  Distances();
 8001da6:	f7ff f9a7 	bl	80010f8 <Distances>
		  //
		  if ( dist[0] < 100 ) // Near to Left
 8001daa:	4b46      	ldr	r3, [pc, #280]	; (8001ec4 <main+0x334>)
 8001dac:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001db0:	f04f 0200 	mov.w	r2, #0
 8001db4:	4b44      	ldr	r3, [pc, #272]	; (8001ec8 <main+0x338>)
 8001db6:	f7fe fe99 	bl	8000aec <__aeabi_dcmplt>
 8001dba:	4603      	mov	r3, r0
 8001dbc:	2b00      	cmp	r3, #0
 8001dbe:	d005      	beq.n	8001dcc <main+0x23c>
			  {
				  Right();
 8001dc0:	f7ff fb48 	bl	8001454 <Right>
				  printf("Left \r\n");
 8001dc4:	4841      	ldr	r0, [pc, #260]	; (8001ecc <main+0x33c>)
 8001dc6:	f005 fd61 	bl	800788c <puts>
 8001dca:	e045      	b.n	8001e58 <main+0x2c8>
			  }
		  else if ( dist[2] < 100 ) // Near to Right
 8001dcc:	4b3d      	ldr	r3, [pc, #244]	; (8001ec4 <main+0x334>)
 8001dce:	e9d3 0104 	ldrd	r0, r1, [r3, #16]
 8001dd2:	f04f 0200 	mov.w	r2, #0
 8001dd6:	4b3c      	ldr	r3, [pc, #240]	; (8001ec8 <main+0x338>)
 8001dd8:	f7fe fe88 	bl	8000aec <__aeabi_dcmplt>
 8001ddc:	4603      	mov	r3, r0
 8001dde:	2b00      	cmp	r3, #0
 8001de0:	d005      	beq.n	8001dee <main+0x25e>
			  {
				  Left();
 8001de2:	f7ff fad9 	bl	8001398 <Left>
				  printf("Right \r\n");
 8001de6:	483a      	ldr	r0, [pc, #232]	; (8001ed0 <main+0x340>)
 8001de8:	f005 fd50 	bl	800788c <puts>
 8001dec:	e034      	b.n	8001e58 <main+0x2c8>
			  }
		  //
		  else if ( dist[0] > 350 ) // Far from Left
 8001dee:	4b35      	ldr	r3, [pc, #212]	; (8001ec4 <main+0x334>)
 8001df0:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001df4:	a322      	add	r3, pc, #136	; (adr r3, 8001e80 <main+0x2f0>)
 8001df6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001dfa:	f7fe fe95 	bl	8000b28 <__aeabi_dcmpgt>
 8001dfe:	4603      	mov	r3, r0
 8001e00:	2b00      	cmp	r3, #0
 8001e02:	d005      	beq.n	8001e10 <main+0x280>
			  {
				  Left();
 8001e04:	f7ff fac8 	bl	8001398 <Left>
				  printf("Left \r\n");
 8001e08:	4830      	ldr	r0, [pc, #192]	; (8001ecc <main+0x33c>)
 8001e0a:	f005 fd3f 	bl	800788c <puts>
 8001e0e:	e023      	b.n	8001e58 <main+0x2c8>
			  }
		  else if ( dist[1] > 350 ) // No Obstacle at Front
 8001e10:	4b2c      	ldr	r3, [pc, #176]	; (8001ec4 <main+0x334>)
 8001e12:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 8001e16:	a31a      	add	r3, pc, #104	; (adr r3, 8001e80 <main+0x2f0>)
 8001e18:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e1c:	f7fe fe84 	bl	8000b28 <__aeabi_dcmpgt>
 8001e20:	4603      	mov	r3, r0
 8001e22:	2b00      	cmp	r3, #0
 8001e24:	d005      	beq.n	8001e32 <main+0x2a2>
			  {
				  Forward();
 8001e26:	f7ff fa59 	bl	80012dc <Forward>
				  printf("Forward \r\n");
 8001e2a:	482a      	ldr	r0, [pc, #168]	; (8001ed4 <main+0x344>)
 8001e2c:	f005 fd2e 	bl	800788c <puts>
 8001e30:	e012      	b.n	8001e58 <main+0x2c8>
			  }
		  else if ( dist[2] > 350 ) // Far from Right
 8001e32:	4b24      	ldr	r3, [pc, #144]	; (8001ec4 <main+0x334>)
 8001e34:	e9d3 0104 	ldrd	r0, r1, [r3, #16]
 8001e38:	a311      	add	r3, pc, #68	; (adr r3, 8001e80 <main+0x2f0>)
 8001e3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e3e:	f7fe fe73 	bl	8000b28 <__aeabi_dcmpgt>
 8001e42:	4603      	mov	r3, r0
 8001e44:	2b00      	cmp	r3, #0
 8001e46:	d005      	beq.n	8001e54 <main+0x2c4>
			  {
				  Right();
 8001e48:	f7ff fb04 	bl	8001454 <Right>
				  printf("Right \r\n");
 8001e4c:	4820      	ldr	r0, [pc, #128]	; (8001ed0 <main+0x340>)
 8001e4e:	f005 fd1d 	bl	800788c <puts>
 8001e52:	e001      	b.n	8001e58 <main+0x2c8>
			  }
		  //
		  else
			  Reverse();
 8001e54:	f7ff fb5c 	bl	8001510 <Reverse>
	  if ( dist[0] < 350 ) { Right(); printf("Left \r\n"); }
	  else if ( dist[1] < 350 ) { Reverse(); printf("Forward \r\n"); }
	  else if ( dist[2] < 350 ) { Left(); printf("Right \r\n"); }
	  else Forward();
	  */
	  printf( "Dist : %f  %f %f\r\n",dist[0], dist[1], dist[2] );
 8001e58:	4b1a      	ldr	r3, [pc, #104]	; (8001ec4 <main+0x334>)
 8001e5a:	e9d3 4500 	ldrd	r4, r5, [r3]
 8001e5e:	4b19      	ldr	r3, [pc, #100]	; (8001ec4 <main+0x334>)
 8001e60:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8001e64:	4917      	ldr	r1, [pc, #92]	; (8001ec4 <main+0x334>)
 8001e66:	e9d1 0104 	ldrd	r0, r1, [r1, #16]
 8001e6a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8001e6e:	e9cd 2300 	strd	r2, r3, [sp]
 8001e72:	4622      	mov	r2, r4
 8001e74:	462b      	mov	r3, r5
 8001e76:	4818      	ldr	r0, [pc, #96]	; (8001ed8 <main+0x348>)
 8001e78:	f005 fca2 	bl	80077c0 <iprintf>
	  if(mode == 1)
 8001e7c:	e78f      	b.n	8001d9e <main+0x20e>
 8001e7e:	bf00      	nop
 8001e80:	00000000 	.word	0x00000000
 8001e84:	4075e000 	.word	0x4075e000
 8001e88:	0800b240 	.word	0x0800b240
 8001e8c:	40020000 	.word	0x40020000
 8001e90:	40020400 	.word	0x40020400
 8001e94:	40020800 	.word	0x40020800
 8001e98:	20000420 	.word	0x20000420
 8001e9c:	20000294 	.word	0x20000294
 8001ea0:	51eb851f 	.word	0x51eb851f
 8001ea4:	20000418 	.word	0x20000418
 8001ea8:	2000041c 	.word	0x2000041c
 8001eac:	2000024c 	.word	0x2000024c
 8001eb0:	20000510 	.word	0x20000510
 8001eb4:	2000036c 	.word	0x2000036c
 8001eb8:	20000511 	.word	0x20000511
 8001ebc:	20000324 	.word	0x20000324
 8001ec0:	20000414 	.word	0x20000414
 8001ec4:	20000430 	.word	0x20000430
 8001ec8:	40590000 	.word	0x40590000
 8001ecc:	0800b258 	.word	0x0800b258
 8001ed0:	0800b260 	.word	0x0800b260
 8001ed4:	0800b268 	.word	0x0800b268
 8001ed8:	0800b274 	.word	0x0800b274

08001edc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001edc:	b580      	push	{r7, lr}
 8001ede:	b094      	sub	sp, #80	; 0x50
 8001ee0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001ee2:	f107 0320 	add.w	r3, r7, #32
 8001ee6:	2230      	movs	r2, #48	; 0x30
 8001ee8:	2100      	movs	r1, #0
 8001eea:	4618      	mov	r0, r3
 8001eec:	f005 fe7c 	bl	8007be8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001ef0:	f107 030c 	add.w	r3, r7, #12
 8001ef4:	2200      	movs	r2, #0
 8001ef6:	601a      	str	r2, [r3, #0]
 8001ef8:	605a      	str	r2, [r3, #4]
 8001efa:	609a      	str	r2, [r3, #8]
 8001efc:	60da      	str	r2, [r3, #12]
 8001efe:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001f00:	2300      	movs	r3, #0
 8001f02:	60bb      	str	r3, [r7, #8]
 8001f04:	4b28      	ldr	r3, [pc, #160]	; (8001fa8 <SystemClock_Config+0xcc>)
 8001f06:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f08:	4a27      	ldr	r2, [pc, #156]	; (8001fa8 <SystemClock_Config+0xcc>)
 8001f0a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001f0e:	6413      	str	r3, [r2, #64]	; 0x40
 8001f10:	4b25      	ldr	r3, [pc, #148]	; (8001fa8 <SystemClock_Config+0xcc>)
 8001f12:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f14:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001f18:	60bb      	str	r3, [r7, #8]
 8001f1a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001f1c:	2300      	movs	r3, #0
 8001f1e:	607b      	str	r3, [r7, #4]
 8001f20:	4b22      	ldr	r3, [pc, #136]	; (8001fac <SystemClock_Config+0xd0>)
 8001f22:	681b      	ldr	r3, [r3, #0]
 8001f24:	4a21      	ldr	r2, [pc, #132]	; (8001fac <SystemClock_Config+0xd0>)
 8001f26:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001f2a:	6013      	str	r3, [r2, #0]
 8001f2c:	4b1f      	ldr	r3, [pc, #124]	; (8001fac <SystemClock_Config+0xd0>)
 8001f2e:	681b      	ldr	r3, [r3, #0]
 8001f30:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001f34:	607b      	str	r3, [r7, #4]
 8001f36:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001f38:	2302      	movs	r3, #2
 8001f3a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001f3c:	2301      	movs	r3, #1
 8001f3e:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001f40:	2310      	movs	r3, #16
 8001f42:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001f44:	2302      	movs	r3, #2
 8001f46:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001f48:	2300      	movs	r3, #0
 8001f4a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 8001f4c:	2310      	movs	r3, #16
 8001f4e:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8001f50:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8001f54:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8001f56:	2304      	movs	r3, #4
 8001f58:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001f5a:	2304      	movs	r3, #4
 8001f5c:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001f5e:	f107 0320 	add.w	r3, r7, #32
 8001f62:	4618      	mov	r0, r3
 8001f64:	f001 fd8c 	bl	8003a80 <HAL_RCC_OscConfig>
 8001f68:	4603      	mov	r3, r0
 8001f6a:	2b00      	cmp	r3, #0
 8001f6c:	d001      	beq.n	8001f72 <SystemClock_Config+0x96>
  {
    Error_Handler();
 8001f6e:	f000 fa89 	bl	8002484 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001f72:	230f      	movs	r3, #15
 8001f74:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001f76:	2302      	movs	r3, #2
 8001f78:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001f7a:	2300      	movs	r3, #0
 8001f7c:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001f7e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001f82:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001f84:	2300      	movs	r3, #0
 8001f86:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001f88:	f107 030c 	add.w	r3, r7, #12
 8001f8c:	2102      	movs	r1, #2
 8001f8e:	4618      	mov	r0, r3
 8001f90:	f001 ffee 	bl	8003f70 <HAL_RCC_ClockConfig>
 8001f94:	4603      	mov	r3, r0
 8001f96:	2b00      	cmp	r3, #0
 8001f98:	d001      	beq.n	8001f9e <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8001f9a:	f000 fa73 	bl	8002484 <Error_Handler>
  }
}
 8001f9e:	bf00      	nop
 8001fa0:	3750      	adds	r7, #80	; 0x50
 8001fa2:	46bd      	mov	sp, r7
 8001fa4:	bd80      	pop	{r7, pc}
 8001fa6:	bf00      	nop
 8001fa8:	40023800 	.word	0x40023800
 8001fac:	40007000 	.word	0x40007000

08001fb0 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8001fb0:	b580      	push	{r7, lr}
 8001fb2:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8001fb4:	4b17      	ldr	r3, [pc, #92]	; (8002014 <MX_SPI2_Init+0x64>)
 8001fb6:	4a18      	ldr	r2, [pc, #96]	; (8002018 <MX_SPI2_Init+0x68>)
 8001fb8:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8001fba:	4b16      	ldr	r3, [pc, #88]	; (8002014 <MX_SPI2_Init+0x64>)
 8001fbc:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001fc0:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8001fc2:	4b14      	ldr	r3, [pc, #80]	; (8002014 <MX_SPI2_Init+0x64>)
 8001fc4:	2200      	movs	r2, #0
 8001fc6:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8001fc8:	4b12      	ldr	r3, [pc, #72]	; (8002014 <MX_SPI2_Init+0x64>)
 8001fca:	2200      	movs	r2, #0
 8001fcc:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001fce:	4b11      	ldr	r3, [pc, #68]	; (8002014 <MX_SPI2_Init+0x64>)
 8001fd0:	2200      	movs	r2, #0
 8001fd2:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001fd4:	4b0f      	ldr	r3, [pc, #60]	; (8002014 <MX_SPI2_Init+0x64>)
 8001fd6:	2200      	movs	r2, #0
 8001fd8:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8001fda:	4b0e      	ldr	r3, [pc, #56]	; (8002014 <MX_SPI2_Init+0x64>)
 8001fdc:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001fe0:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001fe2:	4b0c      	ldr	r3, [pc, #48]	; (8002014 <MX_SPI2_Init+0x64>)
 8001fe4:	2200      	movs	r2, #0
 8001fe6:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001fe8:	4b0a      	ldr	r3, [pc, #40]	; (8002014 <MX_SPI2_Init+0x64>)
 8001fea:	2200      	movs	r2, #0
 8001fec:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8001fee:	4b09      	ldr	r3, [pc, #36]	; (8002014 <MX_SPI2_Init+0x64>)
 8001ff0:	2200      	movs	r2, #0
 8001ff2:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001ff4:	4b07      	ldr	r3, [pc, #28]	; (8002014 <MX_SPI2_Init+0x64>)
 8001ff6:	2200      	movs	r2, #0
 8001ff8:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 8001ffa:	4b06      	ldr	r3, [pc, #24]	; (8002014 <MX_SPI2_Init+0x64>)
 8001ffc:	220a      	movs	r2, #10
 8001ffe:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8002000:	4804      	ldr	r0, [pc, #16]	; (8002014 <MX_SPI2_Init+0x64>)
 8002002:	f002 f9d5 	bl	80043b0 <HAL_SPI_Init>
 8002006:	4603      	mov	r3, r0
 8002008:	2b00      	cmp	r3, #0
 800200a:	d001      	beq.n	8002010 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 800200c:	f000 fa3a 	bl	8002484 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8002010:	bf00      	nop
 8002012:	bd80      	pop	{r7, pc}
 8002014:	200001f4 	.word	0x200001f4
 8002018:	40003800 	.word	0x40003800

0800201c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 800201c:	b580      	push	{r7, lr}
 800201e:	b086      	sub	sp, #24
 8002020:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002022:	f107 0308 	add.w	r3, r7, #8
 8002026:	2200      	movs	r2, #0
 8002028:	601a      	str	r2, [r3, #0]
 800202a:	605a      	str	r2, [r3, #4]
 800202c:	609a      	str	r2, [r3, #8]
 800202e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002030:	463b      	mov	r3, r7
 8002032:	2200      	movs	r2, #0
 8002034:	601a      	str	r2, [r3, #0]
 8002036:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002038:	4b1d      	ldr	r3, [pc, #116]	; (80020b0 <MX_TIM2_Init+0x94>)
 800203a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800203e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 84 - 1;
 8002040:	4b1b      	ldr	r3, [pc, #108]	; (80020b0 <MX_TIM2_Init+0x94>)
 8002042:	2253      	movs	r2, #83	; 0x53
 8002044:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002046:	4b1a      	ldr	r3, [pc, #104]	; (80020b0 <MX_TIM2_Init+0x94>)
 8002048:	2200      	movs	r2, #0
 800204a:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 800204c:	4b18      	ldr	r3, [pc, #96]	; (80020b0 <MX_TIM2_Init+0x94>)
 800204e:	f04f 32ff 	mov.w	r2, #4294967295
 8002052:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002054:	4b16      	ldr	r3, [pc, #88]	; (80020b0 <MX_TIM2_Init+0x94>)
 8002056:	2200      	movs	r2, #0
 8002058:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800205a:	4b15      	ldr	r3, [pc, #84]	; (80020b0 <MX_TIM2_Init+0x94>)
 800205c:	2200      	movs	r2, #0
 800205e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002060:	4813      	ldr	r0, [pc, #76]	; (80020b0 <MX_TIM2_Init+0x94>)
 8002062:	f002 fc4f 	bl	8004904 <HAL_TIM_Base_Init>
 8002066:	4603      	mov	r3, r0
 8002068:	2b00      	cmp	r3, #0
 800206a:	d001      	beq.n	8002070 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 800206c:	f000 fa0a 	bl	8002484 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002070:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002074:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002076:	f107 0308 	add.w	r3, r7, #8
 800207a:	4619      	mov	r1, r3
 800207c:	480c      	ldr	r0, [pc, #48]	; (80020b0 <MX_TIM2_Init+0x94>)
 800207e:	f002 feb7 	bl	8004df0 <HAL_TIM_ConfigClockSource>
 8002082:	4603      	mov	r3, r0
 8002084:	2b00      	cmp	r3, #0
 8002086:	d001      	beq.n	800208c <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8002088:	f000 f9fc 	bl	8002484 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800208c:	2300      	movs	r3, #0
 800208e:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002090:	2300      	movs	r3, #0
 8002092:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002094:	463b      	mov	r3, r7
 8002096:	4619      	mov	r1, r3
 8002098:	4805      	ldr	r0, [pc, #20]	; (80020b0 <MX_TIM2_Init+0x94>)
 800209a:	f003 fa49 	bl	8005530 <HAL_TIMEx_MasterConfigSynchronization>
 800209e:	4603      	mov	r3, r0
 80020a0:	2b00      	cmp	r3, #0
 80020a2:	d001      	beq.n	80020a8 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 80020a4:	f000 f9ee 	bl	8002484 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80020a8:	bf00      	nop
 80020aa:	3718      	adds	r7, #24
 80020ac:	46bd      	mov	sp, r7
 80020ae:	bd80      	pop	{r7, pc}
 80020b0:	2000024c 	.word	0x2000024c

080020b4 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80020b4:	b580      	push	{r7, lr}
 80020b6:	b08e      	sub	sp, #56	; 0x38
 80020b8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80020ba:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80020be:	2200      	movs	r2, #0
 80020c0:	601a      	str	r2, [r3, #0]
 80020c2:	605a      	str	r2, [r3, #4]
 80020c4:	609a      	str	r2, [r3, #8]
 80020c6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80020c8:	f107 0320 	add.w	r3, r7, #32
 80020cc:	2200      	movs	r2, #0
 80020ce:	601a      	str	r2, [r3, #0]
 80020d0:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80020d2:	1d3b      	adds	r3, r7, #4
 80020d4:	2200      	movs	r2, #0
 80020d6:	601a      	str	r2, [r3, #0]
 80020d8:	605a      	str	r2, [r3, #4]
 80020da:	609a      	str	r2, [r3, #8]
 80020dc:	60da      	str	r2, [r3, #12]
 80020de:	611a      	str	r2, [r3, #16]
 80020e0:	615a      	str	r2, [r3, #20]
 80020e2:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80020e4:	4b32      	ldr	r3, [pc, #200]	; (80021b0 <MX_TIM3_Init+0xfc>)
 80020e6:	4a33      	ldr	r2, [pc, #204]	; (80021b4 <MX_TIM3_Init+0x100>)
 80020e8:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 84 - 1;
 80020ea:	4b31      	ldr	r3, [pc, #196]	; (80021b0 <MX_TIM3_Init+0xfc>)
 80020ec:	2253      	movs	r2, #83	; 0x53
 80020ee:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80020f0:	4b2f      	ldr	r3, [pc, #188]	; (80021b0 <MX_TIM3_Init+0xfc>)
 80020f2:	2200      	movs	r2, #0
 80020f4:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 1000 - 1;
 80020f6:	4b2e      	ldr	r3, [pc, #184]	; (80021b0 <MX_TIM3_Init+0xfc>)
 80020f8:	f240 32e7 	movw	r2, #999	; 0x3e7
 80020fc:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80020fe:	4b2c      	ldr	r3, [pc, #176]	; (80021b0 <MX_TIM3_Init+0xfc>)
 8002100:	2200      	movs	r2, #0
 8002102:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002104:	4b2a      	ldr	r3, [pc, #168]	; (80021b0 <MX_TIM3_Init+0xfc>)
 8002106:	2200      	movs	r2, #0
 8002108:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800210a:	4829      	ldr	r0, [pc, #164]	; (80021b0 <MX_TIM3_Init+0xfc>)
 800210c:	f002 fbfa 	bl	8004904 <HAL_TIM_Base_Init>
 8002110:	4603      	mov	r3, r0
 8002112:	2b00      	cmp	r3, #0
 8002114:	d001      	beq.n	800211a <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 8002116:	f000 f9b5 	bl	8002484 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800211a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800211e:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8002120:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002124:	4619      	mov	r1, r3
 8002126:	4822      	ldr	r0, [pc, #136]	; (80021b0 <MX_TIM3_Init+0xfc>)
 8002128:	f002 fe62 	bl	8004df0 <HAL_TIM_ConfigClockSource>
 800212c:	4603      	mov	r3, r0
 800212e:	2b00      	cmp	r3, #0
 8002130:	d001      	beq.n	8002136 <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 8002132:	f000 f9a7 	bl	8002484 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8002136:	481e      	ldr	r0, [pc, #120]	; (80021b0 <MX_TIM3_Init+0xfc>)
 8002138:	f002 fc8e 	bl	8004a58 <HAL_TIM_PWM_Init>
 800213c:	4603      	mov	r3, r0
 800213e:	2b00      	cmp	r3, #0
 8002140:	d001      	beq.n	8002146 <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 8002142:	f000 f99f 	bl	8002484 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002146:	2300      	movs	r3, #0
 8002148:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800214a:	2300      	movs	r3, #0
 800214c:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800214e:	f107 0320 	add.w	r3, r7, #32
 8002152:	4619      	mov	r1, r3
 8002154:	4816      	ldr	r0, [pc, #88]	; (80021b0 <MX_TIM3_Init+0xfc>)
 8002156:	f003 f9eb 	bl	8005530 <HAL_TIMEx_MasterConfigSynchronization>
 800215a:	4603      	mov	r3, r0
 800215c:	2b00      	cmp	r3, #0
 800215e:	d001      	beq.n	8002164 <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 8002160:	f000 f990 	bl	8002484 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002164:	2360      	movs	r3, #96	; 0x60
 8002166:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8002168:	2300      	movs	r3, #0
 800216a:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800216c:	2300      	movs	r3, #0
 800216e:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002170:	2300      	movs	r3, #0
 8002172:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002174:	1d3b      	adds	r3, r7, #4
 8002176:	2200      	movs	r2, #0
 8002178:	4619      	mov	r1, r3
 800217a:	480d      	ldr	r0, [pc, #52]	; (80021b0 <MX_TIM3_Init+0xfc>)
 800217c:	f002 fd76 	bl	8004c6c <HAL_TIM_PWM_ConfigChannel>
 8002180:	4603      	mov	r3, r0
 8002182:	2b00      	cmp	r3, #0
 8002184:	d001      	beq.n	800218a <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 8002186:	f000 f97d 	bl	8002484 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800218a:	1d3b      	adds	r3, r7, #4
 800218c:	2204      	movs	r2, #4
 800218e:	4619      	mov	r1, r3
 8002190:	4807      	ldr	r0, [pc, #28]	; (80021b0 <MX_TIM3_Init+0xfc>)
 8002192:	f002 fd6b 	bl	8004c6c <HAL_TIM_PWM_ConfigChannel>
 8002196:	4603      	mov	r3, r0
 8002198:	2b00      	cmp	r3, #0
 800219a:	d001      	beq.n	80021a0 <MX_TIM3_Init+0xec>
  {
    Error_Handler();
 800219c:	f000 f972 	bl	8002484 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 80021a0:	4803      	ldr	r0, [pc, #12]	; (80021b0 <MX_TIM3_Init+0xfc>)
 80021a2:	f000 faed 	bl	8002780 <HAL_TIM_MspPostInit>

}
 80021a6:	bf00      	nop
 80021a8:	3738      	adds	r7, #56	; 0x38
 80021aa:	46bd      	mov	sp, r7
 80021ac:	bd80      	pop	{r7, pc}
 80021ae:	bf00      	nop
 80021b0:	20000294 	.word	0x20000294
 80021b4:	40000400 	.word	0x40000400

080021b8 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80021b8:	b580      	push	{r7, lr}
 80021ba:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80021bc:	4b11      	ldr	r3, [pc, #68]	; (8002204 <MX_USART1_UART_Init+0x4c>)
 80021be:	4a12      	ldr	r2, [pc, #72]	; (8002208 <MX_USART1_UART_Init+0x50>)
 80021c0:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 80021c2:	4b10      	ldr	r3, [pc, #64]	; (8002204 <MX_USART1_UART_Init+0x4c>)
 80021c4:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 80021c8:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80021ca:	4b0e      	ldr	r3, [pc, #56]	; (8002204 <MX_USART1_UART_Init+0x4c>)
 80021cc:	2200      	movs	r2, #0
 80021ce:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80021d0:	4b0c      	ldr	r3, [pc, #48]	; (8002204 <MX_USART1_UART_Init+0x4c>)
 80021d2:	2200      	movs	r2, #0
 80021d4:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80021d6:	4b0b      	ldr	r3, [pc, #44]	; (8002204 <MX_USART1_UART_Init+0x4c>)
 80021d8:	2200      	movs	r2, #0
 80021da:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80021dc:	4b09      	ldr	r3, [pc, #36]	; (8002204 <MX_USART1_UART_Init+0x4c>)
 80021de:	220c      	movs	r2, #12
 80021e0:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80021e2:	4b08      	ldr	r3, [pc, #32]	; (8002204 <MX_USART1_UART_Init+0x4c>)
 80021e4:	2200      	movs	r2, #0
 80021e6:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80021e8:	4b06      	ldr	r3, [pc, #24]	; (8002204 <MX_USART1_UART_Init+0x4c>)
 80021ea:	2200      	movs	r2, #0
 80021ec:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80021ee:	4805      	ldr	r0, [pc, #20]	; (8002204 <MX_USART1_UART_Init+0x4c>)
 80021f0:	f003 fa0c 	bl	800560c <HAL_UART_Init>
 80021f4:	4603      	mov	r3, r0
 80021f6:	2b00      	cmp	r3, #0
 80021f8:	d001      	beq.n	80021fe <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80021fa:	f000 f943 	bl	8002484 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80021fe:	bf00      	nop
 8002200:	bd80      	pop	{r7, pc}
 8002202:	bf00      	nop
 8002204:	200002dc 	.word	0x200002dc
 8002208:	40011000 	.word	0x40011000

0800220c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800220c:	b580      	push	{r7, lr}
 800220e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002210:	4b11      	ldr	r3, [pc, #68]	; (8002258 <MX_USART2_UART_Init+0x4c>)
 8002212:	4a12      	ldr	r2, [pc, #72]	; (800225c <MX_USART2_UART_Init+0x50>)
 8002214:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8002216:	4b10      	ldr	r3, [pc, #64]	; (8002258 <MX_USART2_UART_Init+0x4c>)
 8002218:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800221c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800221e:	4b0e      	ldr	r3, [pc, #56]	; (8002258 <MX_USART2_UART_Init+0x4c>)
 8002220:	2200      	movs	r2, #0
 8002222:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002224:	4b0c      	ldr	r3, [pc, #48]	; (8002258 <MX_USART2_UART_Init+0x4c>)
 8002226:	2200      	movs	r2, #0
 8002228:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800222a:	4b0b      	ldr	r3, [pc, #44]	; (8002258 <MX_USART2_UART_Init+0x4c>)
 800222c:	2200      	movs	r2, #0
 800222e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002230:	4b09      	ldr	r3, [pc, #36]	; (8002258 <MX_USART2_UART_Init+0x4c>)
 8002232:	220c      	movs	r2, #12
 8002234:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002236:	4b08      	ldr	r3, [pc, #32]	; (8002258 <MX_USART2_UART_Init+0x4c>)
 8002238:	2200      	movs	r2, #0
 800223a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800223c:	4b06      	ldr	r3, [pc, #24]	; (8002258 <MX_USART2_UART_Init+0x4c>)
 800223e:	2200      	movs	r2, #0
 8002240:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002242:	4805      	ldr	r0, [pc, #20]	; (8002258 <MX_USART2_UART_Init+0x4c>)
 8002244:	f003 f9e2 	bl	800560c <HAL_UART_Init>
 8002248:	4603      	mov	r3, r0
 800224a:	2b00      	cmp	r3, #0
 800224c:	d001      	beq.n	8002252 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800224e:	f000 f919 	bl	8002484 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002252:	bf00      	nop
 8002254:	bd80      	pop	{r7, pc}
 8002256:	bf00      	nop
 8002258:	20000324 	.word	0x20000324
 800225c:	40004400 	.word	0x40004400

08002260 <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 8002260:	b580      	push	{r7, lr}
 8002262:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 8002264:	4b11      	ldr	r3, [pc, #68]	; (80022ac <MX_USART6_UART_Init+0x4c>)
 8002266:	4a12      	ldr	r2, [pc, #72]	; (80022b0 <MX_USART6_UART_Init+0x50>)
 8002268:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 9600;
 800226a:	4b10      	ldr	r3, [pc, #64]	; (80022ac <MX_USART6_UART_Init+0x4c>)
 800226c:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8002270:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 8002272:	4b0e      	ldr	r3, [pc, #56]	; (80022ac <MX_USART6_UART_Init+0x4c>)
 8002274:	2200      	movs	r2, #0
 8002276:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 8002278:	4b0c      	ldr	r3, [pc, #48]	; (80022ac <MX_USART6_UART_Init+0x4c>)
 800227a:	2200      	movs	r2, #0
 800227c:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 800227e:	4b0b      	ldr	r3, [pc, #44]	; (80022ac <MX_USART6_UART_Init+0x4c>)
 8002280:	2200      	movs	r2, #0
 8002282:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 8002284:	4b09      	ldr	r3, [pc, #36]	; (80022ac <MX_USART6_UART_Init+0x4c>)
 8002286:	220c      	movs	r2, #12
 8002288:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800228a:	4b08      	ldr	r3, [pc, #32]	; (80022ac <MX_USART6_UART_Init+0x4c>)
 800228c:	2200      	movs	r2, #0
 800228e:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8002290:	4b06      	ldr	r3, [pc, #24]	; (80022ac <MX_USART6_UART_Init+0x4c>)
 8002292:	2200      	movs	r2, #0
 8002294:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 8002296:	4805      	ldr	r0, [pc, #20]	; (80022ac <MX_USART6_UART_Init+0x4c>)
 8002298:	f003 f9b8 	bl	800560c <HAL_UART_Init>
 800229c:	4603      	mov	r3, r0
 800229e:	2b00      	cmp	r3, #0
 80022a0:	d001      	beq.n	80022a6 <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 80022a2:	f000 f8ef 	bl	8002484 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 80022a6:	bf00      	nop
 80022a8:	bd80      	pop	{r7, pc}
 80022aa:	bf00      	nop
 80022ac:	2000036c 	.word	0x2000036c
 80022b0:	40011400 	.word	0x40011400

080022b4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80022b4:	b580      	push	{r7, lr}
 80022b6:	b082      	sub	sp, #8
 80022b8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 80022ba:	2300      	movs	r3, #0
 80022bc:	607b      	str	r3, [r7, #4]
 80022be:	4b0c      	ldr	r3, [pc, #48]	; (80022f0 <MX_DMA_Init+0x3c>)
 80022c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022c2:	4a0b      	ldr	r2, [pc, #44]	; (80022f0 <MX_DMA_Init+0x3c>)
 80022c4:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80022c8:	6313      	str	r3, [r2, #48]	; 0x30
 80022ca:	4b09      	ldr	r3, [pc, #36]	; (80022f0 <MX_DMA_Init+0x3c>)
 80022cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022ce:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80022d2:	607b      	str	r3, [r7, #4]
 80022d4:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream1_IRQn, 0, 0);
 80022d6:	2200      	movs	r2, #0
 80022d8:	2100      	movs	r1, #0
 80022da:	2039      	movs	r0, #57	; 0x39
 80022dc:	f000 fe4f 	bl	8002f7e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream1_IRQn);
 80022e0:	2039      	movs	r0, #57	; 0x39
 80022e2:	f000 fe68 	bl	8002fb6 <HAL_NVIC_EnableIRQ>

}
 80022e6:	bf00      	nop
 80022e8:	3708      	adds	r7, #8
 80022ea:	46bd      	mov	sp, r7
 80022ec:	bd80      	pop	{r7, pc}
 80022ee:	bf00      	nop
 80022f0:	40023800 	.word	0x40023800

080022f4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80022f4:	b580      	push	{r7, lr}
 80022f6:	b08a      	sub	sp, #40	; 0x28
 80022f8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80022fa:	f107 0314 	add.w	r3, r7, #20
 80022fe:	2200      	movs	r2, #0
 8002300:	601a      	str	r2, [r3, #0]
 8002302:	605a      	str	r2, [r3, #4]
 8002304:	609a      	str	r2, [r3, #8]
 8002306:	60da      	str	r2, [r3, #12]
 8002308:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800230a:	2300      	movs	r3, #0
 800230c:	613b      	str	r3, [r7, #16]
 800230e:	4b59      	ldr	r3, [pc, #356]	; (8002474 <MX_GPIO_Init+0x180>)
 8002310:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002312:	4a58      	ldr	r2, [pc, #352]	; (8002474 <MX_GPIO_Init+0x180>)
 8002314:	f043 0304 	orr.w	r3, r3, #4
 8002318:	6313      	str	r3, [r2, #48]	; 0x30
 800231a:	4b56      	ldr	r3, [pc, #344]	; (8002474 <MX_GPIO_Init+0x180>)
 800231c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800231e:	f003 0304 	and.w	r3, r3, #4
 8002322:	613b      	str	r3, [r7, #16]
 8002324:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002326:	2300      	movs	r3, #0
 8002328:	60fb      	str	r3, [r7, #12]
 800232a:	4b52      	ldr	r3, [pc, #328]	; (8002474 <MX_GPIO_Init+0x180>)
 800232c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800232e:	4a51      	ldr	r2, [pc, #324]	; (8002474 <MX_GPIO_Init+0x180>)
 8002330:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002334:	6313      	str	r3, [r2, #48]	; 0x30
 8002336:	4b4f      	ldr	r3, [pc, #316]	; (8002474 <MX_GPIO_Init+0x180>)
 8002338:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800233a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800233e:	60fb      	str	r3, [r7, #12]
 8002340:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002342:	2300      	movs	r3, #0
 8002344:	60bb      	str	r3, [r7, #8]
 8002346:	4b4b      	ldr	r3, [pc, #300]	; (8002474 <MX_GPIO_Init+0x180>)
 8002348:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800234a:	4a4a      	ldr	r2, [pc, #296]	; (8002474 <MX_GPIO_Init+0x180>)
 800234c:	f043 0301 	orr.w	r3, r3, #1
 8002350:	6313      	str	r3, [r2, #48]	; 0x30
 8002352:	4b48      	ldr	r3, [pc, #288]	; (8002474 <MX_GPIO_Init+0x180>)
 8002354:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002356:	f003 0301 	and.w	r3, r3, #1
 800235a:	60bb      	str	r3, [r7, #8]
 800235c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800235e:	2300      	movs	r3, #0
 8002360:	607b      	str	r3, [r7, #4]
 8002362:	4b44      	ldr	r3, [pc, #272]	; (8002474 <MX_GPIO_Init+0x180>)
 8002364:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002366:	4a43      	ldr	r2, [pc, #268]	; (8002474 <MX_GPIO_Init+0x180>)
 8002368:	f043 0302 	orr.w	r3, r3, #2
 800236c:	6313      	str	r3, [r2, #48]	; 0x30
 800236e:	4b41      	ldr	r3, [pc, #260]	; (8002474 <MX_GPIO_Init+0x180>)
 8002370:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002372:	f003 0302 	and.w	r3, r3, #2
 8002376:	607b      	str	r3, [r7, #4]
 8002378:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|Trig2_Pin|DIR_B2_Pin|Trig1_Pin
 800237a:	2200      	movs	r2, #0
 800237c:	f44f 61ec 	mov.w	r1, #1888	; 0x760
 8002380:	483d      	ldr	r0, [pc, #244]	; (8002478 <MX_GPIO_Init+0x184>)
 8002382:	f001 fb4b 	bl	8003a1c <HAL_GPIO_WritePin>
                          |DIR_A1_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, DIR_B1_Pin|CS_Pin, GPIO_PIN_RESET);
 8002386:	2200      	movs	r2, #0
 8002388:	f44f 7140 	mov.w	r1, #768	; 0x300
 800238c:	483b      	ldr	r0, [pc, #236]	; (800247c <MX_GPIO_Init+0x188>)
 800238e:	f001 fb45 	bl	8003a1c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, DIR_A2_Pin|DIR_A1B8_Pin|Trig3_Pin, GPIO_PIN_RESET);
 8002392:	2200      	movs	r2, #0
 8002394:	f44f 7142 	mov.w	r1, #776	; 0x308
 8002398:	4839      	ldr	r0, [pc, #228]	; (8002480 <MX_GPIO_Init+0x18c>)
 800239a:	f001 fb3f 	bl	8003a1c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 800239e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80023a2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80023a4:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 80023a8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023aa:	2300      	movs	r3, #0
 80023ac:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80023ae:	f107 0314 	add.w	r3, r7, #20
 80023b2:	4619      	mov	r1, r3
 80023b4:	4831      	ldr	r0, [pc, #196]	; (800247c <MX_GPIO_Init+0x188>)
 80023b6:	f001 f995 	bl	80036e4 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD2_Pin Trig2_Pin DIR_B2_Pin Trig1_Pin
                           DIR_A1_Pin */
  GPIO_InitStruct.Pin = LD2_Pin|Trig2_Pin|DIR_B2_Pin|Trig1_Pin
 80023ba:	f44f 63ec 	mov.w	r3, #1888	; 0x760
 80023be:	617b      	str	r3, [r7, #20]
                          |DIR_A1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80023c0:	2301      	movs	r3, #1
 80023c2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023c4:	2300      	movs	r3, #0
 80023c6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80023c8:	2300      	movs	r3, #0
 80023ca:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80023cc:	f107 0314 	add.w	r3, r7, #20
 80023d0:	4619      	mov	r1, r3
 80023d2:	4829      	ldr	r0, [pc, #164]	; (8002478 <MX_GPIO_Init+0x184>)
 80023d4:	f001 f986 	bl	80036e4 <HAL_GPIO_Init>

  /*Configure GPIO pin : Echo3_Pin */
  GPIO_InitStruct.Pin = Echo3_Pin;
 80023d8:	2380      	movs	r3, #128	; 0x80
 80023da:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80023dc:	2300      	movs	r3, #0
 80023de:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023e0:	2300      	movs	r3, #0
 80023e2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(Echo3_GPIO_Port, &GPIO_InitStruct);
 80023e4:	f107 0314 	add.w	r3, r7, #20
 80023e8:	4619      	mov	r1, r3
 80023ea:	4823      	ldr	r0, [pc, #140]	; (8002478 <MX_GPIO_Init+0x184>)
 80023ec:	f001 f97a 	bl	80036e4 <HAL_GPIO_Init>

  /*Configure GPIO pin : Echo1_Pin */
  GPIO_InitStruct.Pin = Echo1_Pin;
 80023f0:	2380      	movs	r3, #128	; 0x80
 80023f2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80023f4:	2300      	movs	r3, #0
 80023f6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023f8:	2300      	movs	r3, #0
 80023fa:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(Echo1_GPIO_Port, &GPIO_InitStruct);
 80023fc:	f107 0314 	add.w	r3, r7, #20
 8002400:	4619      	mov	r1, r3
 8002402:	481e      	ldr	r0, [pc, #120]	; (800247c <MX_GPIO_Init+0x188>)
 8002404:	f001 f96e 	bl	80036e4 <HAL_GPIO_Init>

  /*Configure GPIO pins : DIR_B1_Pin CS_Pin */
  GPIO_InitStruct.Pin = DIR_B1_Pin|CS_Pin;
 8002408:	f44f 7340 	mov.w	r3, #768	; 0x300
 800240c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800240e:	2301      	movs	r3, #1
 8002410:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002412:	2300      	movs	r3, #0
 8002414:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002416:	2300      	movs	r3, #0
 8002418:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800241a:	f107 0314 	add.w	r3, r7, #20
 800241e:	4619      	mov	r1, r3
 8002420:	4816      	ldr	r0, [pc, #88]	; (800247c <MX_GPIO_Init+0x188>)
 8002422:	f001 f95f 	bl	80036e4 <HAL_GPIO_Init>

  /*Configure GPIO pins : DIR_A2_Pin DIR_A1B8_Pin Trig3_Pin */
  GPIO_InitStruct.Pin = DIR_A2_Pin|DIR_A1B8_Pin|Trig3_Pin;
 8002426:	f44f 7342 	mov.w	r3, #776	; 0x308
 800242a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800242c:	2301      	movs	r3, #1
 800242e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002430:	2300      	movs	r3, #0
 8002432:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002434:	2300      	movs	r3, #0
 8002436:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002438:	f107 0314 	add.w	r3, r7, #20
 800243c:	4619      	mov	r1, r3
 800243e:	4810      	ldr	r0, [pc, #64]	; (8002480 <MX_GPIO_Init+0x18c>)
 8002440:	f001 f950 	bl	80036e4 <HAL_GPIO_Init>

  /*Configure GPIO pin : Echo2_Pin */
  GPIO_InitStruct.Pin = Echo2_Pin;
 8002444:	2340      	movs	r3, #64	; 0x40
 8002446:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002448:	2300      	movs	r3, #0
 800244a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800244c:	2300      	movs	r3, #0
 800244e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(Echo2_GPIO_Port, &GPIO_InitStruct);
 8002450:	f107 0314 	add.w	r3, r7, #20
 8002454:	4619      	mov	r1, r3
 8002456:	480a      	ldr	r0, [pc, #40]	; (8002480 <MX_GPIO_Init+0x18c>)
 8002458:	f001 f944 	bl	80036e4 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 800245c:	2200      	movs	r2, #0
 800245e:	2100      	movs	r1, #0
 8002460:	2028      	movs	r0, #40	; 0x28
 8002462:	f000 fd8c 	bl	8002f7e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8002466:	2028      	movs	r0, #40	; 0x28
 8002468:	f000 fda5 	bl	8002fb6 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800246c:	bf00      	nop
 800246e:	3728      	adds	r7, #40	; 0x28
 8002470:	46bd      	mov	sp, r7
 8002472:	bd80      	pop	{r7, pc}
 8002474:	40023800 	.word	0x40023800
 8002478:	40020000 	.word	0x40020000
 800247c:	40020800 	.word	0x40020800
 8002480:	40020400 	.word	0x40020400

08002484 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002484:	b480      	push	{r7}
 8002486:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002488:	b672      	cpsid	i
}
 800248a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800248c:	e7fe      	b.n	800248c <Error_Handler+0x8>
	...

08002490 <__io_getchar>:
#include <stdio.h>

extern UART_HandleTypeDef huart2; // extern

int __io_getchar(void) // // Single Character Input to PC
{
 8002490:	b580      	push	{r7, lr}
 8002492:	b082      	sub	sp, #8
 8002494:	af00      	add	r7, sp, #0
	char ch; // Internal Buffer

	while ( !(HAL_UART_Receive(&huart2, &ch, 1, 10) == HAL_OK) ); // != HAL_OK : Loop
 8002496:	bf00      	nop
 8002498:	1df9      	adds	r1, r7, #7
 800249a:	230a      	movs	r3, #10
 800249c:	2201      	movs	r2, #1
 800249e:	480d      	ldr	r0, [pc, #52]	; (80024d4 <__io_getchar+0x44>)
 80024a0:	f003 f98f 	bl	80057c2 <HAL_UART_Receive>
 80024a4:	4603      	mov	r3, r0
 80024a6:	2b00      	cmp	r3, #0
 80024a8:	d1f6      	bne.n	8002498 <__io_getchar+0x8>
	// HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
	// uint8_t *pData : Internal Buffer for Received Data
	// uint16_t Size : Size of Received Data
	// HAL_StatusTypeDef : HAL_OK(Normal), HAL_ERROR, HAL_BUSY, HAL_TIMEOUT

	HAL_UART_Transmit(&huart2, &ch, 1, 10); // Echo at PuTTY
 80024aa:	1df9      	adds	r1, r7, #7
 80024ac:	230a      	movs	r3, #10
 80024ae:	2201      	movs	r2, #1
 80024b0:	4808      	ldr	r0, [pc, #32]	; (80024d4 <__io_getchar+0x44>)
 80024b2:	f003 f8fb 	bl	80056ac <HAL_UART_Transmit>
	if (ch == '\r')HAL_UART_Transmit(&huart2, "\n", 1, 10); // Input Char == Enter >> Next Line
 80024b6:	79fb      	ldrb	r3, [r7, #7]
 80024b8:	2b0d      	cmp	r3, #13
 80024ba:	d105      	bne.n	80024c8 <__io_getchar+0x38>
 80024bc:	230a      	movs	r3, #10
 80024be:	2201      	movs	r2, #1
 80024c0:	4905      	ldr	r1, [pc, #20]	; (80024d8 <__io_getchar+0x48>)
 80024c2:	4804      	ldr	r0, [pc, #16]	; (80024d4 <__io_getchar+0x44>)
 80024c4:	f003 f8f2 	bl	80056ac <HAL_UART_Transmit>
	// "\n" : Due to Pointer Type (uint8_t *pData)

	return ch;
 80024c8:	79fb      	ldrb	r3, [r7, #7]
}
 80024ca:	4618      	mov	r0, r3
 80024cc:	3708      	adds	r7, #8
 80024ce:	46bd      	mov	sp, r7
 80024d0:	bd80      	pop	{r7, pc}
 80024d2:	bf00      	nop
 80024d4:	20000324 	.word	0x20000324
 80024d8:	0800b288 	.word	0x0800b288

080024dc <__io_putchar>:

int __io_putchar(int ch) // Single Character Output to PC
{
 80024dc:	b580      	push	{r7, lr}
 80024de:	b082      	sub	sp, #8
 80024e0:	af00      	add	r7, sp, #0
 80024e2:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart2, &ch, 1, 10);
 80024e4:	1d39      	adds	r1, r7, #4
 80024e6:	230a      	movs	r3, #10
 80024e8:	2201      	movs	r2, #1
 80024ea:	4804      	ldr	r0, [pc, #16]	; (80024fc <__io_putchar+0x20>)
 80024ec:	f003 f8de 	bl	80056ac <HAL_UART_Transmit>
	// *pData : Buffer for Transmitted Data
	// uint16_t Size : Size of Transmitted Data >> 1 (STM32 : Little Endian > int 4-byte : [ch][\0][\0][\0]
	// integer : 4-byte vs. char : 1-byte
	// Timeout : Response Time < 10 ms
	// Baud rate = 9600 = 1k bps >
	return ch;
 80024f0:	687b      	ldr	r3, [r7, #4]
}
 80024f2:	4618      	mov	r0, r3
 80024f4:	3708      	adds	r7, #8
 80024f6:	46bd      	mov	sp, r7
 80024f8:	bd80      	pop	{r7, pc}
 80024fa:	bf00      	nop
 80024fc:	20000324 	.word	0x20000324

08002500 <ToUpper>:

void ToUpper(char *str) // Change to Upper-case
{
 8002500:	b480      	push	{r7}
 8002502:	b083      	sub	sp, #12
 8002504:	af00      	add	r7, sp, #0
 8002506:	6078      	str	r0, [r7, #4]
	{
		if ( (*(str + i) >= 'a') && (*(str + i) <= 'z') )
			*(str + i) = *(str + i) - ('a' - 'A');
	}
	*/
	while (*str)
 8002508:	e011      	b.n	800252e <ToUpper+0x2e>
	{
		if( *str >= 'a' && *str <= 'z' ) *str &= 0XDF; // 32에 해당하는 bit 0으로
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	781b      	ldrb	r3, [r3, #0]
 800250e:	2b60      	cmp	r3, #96	; 0x60
 8002510:	d90a      	bls.n	8002528 <ToUpper+0x28>
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	781b      	ldrb	r3, [r3, #0]
 8002516:	2b7a      	cmp	r3, #122	; 0x7a
 8002518:	d806      	bhi.n	8002528 <ToUpper+0x28>
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	781b      	ldrb	r3, [r3, #0]
 800251e:	f023 0320 	bic.w	r3, r3, #32
 8002522:	b2da      	uxtb	r2, r3
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	701a      	strb	r2, [r3, #0]
		// if( *str >= 'a' && *str <= 'z' ) *str -= ('a' - 'A'); // *str -= 32;
		str++;
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	3301      	adds	r3, #1
 800252c:	607b      	str	r3, [r7, #4]
	while (*str)
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	781b      	ldrb	r3, [r3, #0]
 8002532:	2b00      	cmp	r3, #0
 8002534:	d1e9      	bne.n	800250a <ToUpper+0xa>
	}
}
 8002536:	bf00      	nop
 8002538:	bf00      	nop
 800253a:	370c      	adds	r7, #12
 800253c:	46bd      	mov	sp, r7
 800253e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002542:	4770      	bx	lr

08002544 <CLS>:
		str++;
	}
}

void CLS() // Screen Clear
{
 8002544:	b580      	push	{r7, lr}
 8002546:	af00      	add	r7, sp, #0
	printf("\033[2J");
 8002548:	4802      	ldr	r0, [pc, #8]	; (8002554 <CLS+0x10>)
 800254a:	f005 f939 	bl	80077c0 <iprintf>
	// [Escape Sequence] ESC[2J ; ESC (27) : Octal 033
}
 800254e:	bf00      	nop
 8002550:	bd80      	pop	{r7, pc}
 8002552:	bf00      	nop
 8002554:	0800b28c 	.word	0x0800b28c

08002558 <Cursor>:

void Cursor(int x, int y) // Move Cursor
{
 8002558:	b580      	push	{r7, lr}
 800255a:	b088      	sub	sp, #32
 800255c:	af00      	add	r7, sp, #0
 800255e:	6078      	str	r0, [r7, #4]
 8002560:	6039      	str	r1, [r7, #0]
	char buf[20];
	sprintf(buf, "\033[%d;%dH", y, x); // sprintf(buf , "xxxx %d xxx" , a)
 8002562:	f107 000c 	add.w	r0, r7, #12
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	683a      	ldr	r2, [r7, #0]
 800256a:	4906      	ldr	r1, [pc, #24]	; (8002584 <Cursor+0x2c>)
 800256c:	f005 fa44 	bl	80079f8 <siprintf>
	puts(buf); // puts(str) : Print character String
 8002570:	f107 030c 	add.w	r3, r7, #12
 8002574:	4618      	mov	r0, r3
 8002576:	f005 f989 	bl	800788c <puts>
	// printf("%s", buf);
	// [Escape Sequence] - ESC[0;0H // ESC[(y좌표);(x좌표)H
}
 800257a:	bf00      	nop
 800257c:	3720      	adds	r7, #32
 800257e:	46bd      	mov	sp, r7
 8002580:	bd80      	pop	{r7, pc}
 8002582:	bf00      	nop
 8002584:	0800b294 	.word	0x0800b294

08002588 <Standby>:

void Standby()
{
 8002588:	b580      	push	{r7, lr}
 800258a:	af00      	add	r7, sp, #0
	while ( HAL_GPIO_ReadPin(B1_GPIO_Port, B1_Pin) );
 800258c:	bf00      	nop
 800258e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002592:	4804      	ldr	r0, [pc, #16]	; (80025a4 <Standby+0x1c>)
 8002594:	f001 fa2a 	bl	80039ec <HAL_GPIO_ReadPin>
 8002598:	4603      	mov	r3, r0
 800259a:	2b00      	cmp	r3, #0
 800259c:	d1f7      	bne.n	800258e <Standby+0x6>
	// BTN B1 : OFF = 'H', ON = 'L'
}
 800259e:	bf00      	nop
 80025a0:	bf00      	nop
 80025a2:	bd80      	pop	{r7, pc}
 80025a4:	40020800 	.word	0x40020800

080025a8 <ProgramStart>:

void ProgramStart(char* str)
{
 80025a8:	b580      	push	{r7, lr}
 80025aa:	b082      	sub	sp, #8
 80025ac:	af00      	add	r7, sp, #0
 80025ae:	6078      	str	r0, [r7, #4]
	CLS();
 80025b0:	f7ff ffc8 	bl	8002544 <CLS>
	Cursor(0, 0); // Cursor Position X=0, Y=0
 80025b4:	2100      	movs	r1, #0
 80025b6:	2000      	movs	r0, #0
 80025b8:	f7ff ffce 	bl	8002558 <Cursor>

	// Print-out Startup Instruction
	printf("Program Name - %s \r\n", str);
 80025bc:	6879      	ldr	r1, [r7, #4]
 80025be:	480a      	ldr	r0, [pc, #40]	; (80025e8 <ProgramStart+0x40>)
 80025c0:	f005 f8fe 	bl	80077c0 <iprintf>
	printf("Press Blue-Button (B1) to Start ... \r\n");
 80025c4:	4809      	ldr	r0, [pc, #36]	; (80025ec <ProgramStart+0x44>)
 80025c6:	f005 f961 	bl	800788c <puts>

	Standby();
 80025ca:	f7ff ffdd 	bl	8002588 <Standby>
	setvbuf(stdin, NULL, _IONBF, 0); // Before Use of scanf Function, Buffer Clear
 80025ce:	4b08      	ldr	r3, [pc, #32]	; (80025f0 <ProgramStart+0x48>)
 80025d0:	681b      	ldr	r3, [r3, #0]
 80025d2:	6858      	ldr	r0, [r3, #4]
 80025d4:	2300      	movs	r3, #0
 80025d6:	2202      	movs	r2, #2
 80025d8:	2100      	movs	r1, #0
 80025da:	f005 f95f 	bl	800789c <setvbuf>
	// int setvbuf (FILE *__restrict, char *__restrict, int mode, size_t);
	// char *__restrict = NULL : Automatically, assigned Buffer in size
	// int mode = _IONBF : No Buffer >> char *__restrict, size_t All ignored
}
 80025de:	bf00      	nop
 80025e0:	3708      	adds	r7, #8
 80025e2:	46bd      	mov	sp, r7
 80025e4:	bd80      	pop	{r7, pc}
 80025e6:	bf00      	nop
 80025e8:	0800b2a0 	.word	0x0800b2a0
 80025ec:	0800b2b8 	.word	0x0800b2b8
 80025f0:	20000064 	.word	0x20000064

080025f4 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80025f4:	b580      	push	{r7, lr}
 80025f6:	b082      	sub	sp, #8
 80025f8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80025fa:	2300      	movs	r3, #0
 80025fc:	607b      	str	r3, [r7, #4]
 80025fe:	4b10      	ldr	r3, [pc, #64]	; (8002640 <HAL_MspInit+0x4c>)
 8002600:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002602:	4a0f      	ldr	r2, [pc, #60]	; (8002640 <HAL_MspInit+0x4c>)
 8002604:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002608:	6453      	str	r3, [r2, #68]	; 0x44
 800260a:	4b0d      	ldr	r3, [pc, #52]	; (8002640 <HAL_MspInit+0x4c>)
 800260c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800260e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002612:	607b      	str	r3, [r7, #4]
 8002614:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002616:	2300      	movs	r3, #0
 8002618:	603b      	str	r3, [r7, #0]
 800261a:	4b09      	ldr	r3, [pc, #36]	; (8002640 <HAL_MspInit+0x4c>)
 800261c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800261e:	4a08      	ldr	r2, [pc, #32]	; (8002640 <HAL_MspInit+0x4c>)
 8002620:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002624:	6413      	str	r3, [r2, #64]	; 0x40
 8002626:	4b06      	ldr	r3, [pc, #24]	; (8002640 <HAL_MspInit+0x4c>)
 8002628:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800262a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800262e:	603b      	str	r3, [r7, #0]
 8002630:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8002632:	2007      	movs	r0, #7
 8002634:	f000 fc98 	bl	8002f68 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002638:	bf00      	nop
 800263a:	3708      	adds	r7, #8
 800263c:	46bd      	mov	sp, r7
 800263e:	bd80      	pop	{r7, pc}
 8002640:	40023800 	.word	0x40023800

08002644 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002644:	b580      	push	{r7, lr}
 8002646:	b08a      	sub	sp, #40	; 0x28
 8002648:	af00      	add	r7, sp, #0
 800264a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800264c:	f107 0314 	add.w	r3, r7, #20
 8002650:	2200      	movs	r2, #0
 8002652:	601a      	str	r2, [r3, #0]
 8002654:	605a      	str	r2, [r3, #4]
 8002656:	609a      	str	r2, [r3, #8]
 8002658:	60da      	str	r2, [r3, #12]
 800265a:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	4a28      	ldr	r2, [pc, #160]	; (8002704 <HAL_SPI_MspInit+0xc0>)
 8002662:	4293      	cmp	r3, r2
 8002664:	d14a      	bne.n	80026fc <HAL_SPI_MspInit+0xb8>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8002666:	2300      	movs	r3, #0
 8002668:	613b      	str	r3, [r7, #16]
 800266a:	4b27      	ldr	r3, [pc, #156]	; (8002708 <HAL_SPI_MspInit+0xc4>)
 800266c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800266e:	4a26      	ldr	r2, [pc, #152]	; (8002708 <HAL_SPI_MspInit+0xc4>)
 8002670:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002674:	6413      	str	r3, [r2, #64]	; 0x40
 8002676:	4b24      	ldr	r3, [pc, #144]	; (8002708 <HAL_SPI_MspInit+0xc4>)
 8002678:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800267a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800267e:	613b      	str	r3, [r7, #16]
 8002680:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002682:	2300      	movs	r3, #0
 8002684:	60fb      	str	r3, [r7, #12]
 8002686:	4b20      	ldr	r3, [pc, #128]	; (8002708 <HAL_SPI_MspInit+0xc4>)
 8002688:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800268a:	4a1f      	ldr	r2, [pc, #124]	; (8002708 <HAL_SPI_MspInit+0xc4>)
 800268c:	f043 0304 	orr.w	r3, r3, #4
 8002690:	6313      	str	r3, [r2, #48]	; 0x30
 8002692:	4b1d      	ldr	r3, [pc, #116]	; (8002708 <HAL_SPI_MspInit+0xc4>)
 8002694:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002696:	f003 0304 	and.w	r3, r3, #4
 800269a:	60fb      	str	r3, [r7, #12]
 800269c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800269e:	2300      	movs	r3, #0
 80026a0:	60bb      	str	r3, [r7, #8]
 80026a2:	4b19      	ldr	r3, [pc, #100]	; (8002708 <HAL_SPI_MspInit+0xc4>)
 80026a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026a6:	4a18      	ldr	r2, [pc, #96]	; (8002708 <HAL_SPI_MspInit+0xc4>)
 80026a8:	f043 0302 	orr.w	r3, r3, #2
 80026ac:	6313      	str	r3, [r2, #48]	; 0x30
 80026ae:	4b16      	ldr	r3, [pc, #88]	; (8002708 <HAL_SPI_MspInit+0xc4>)
 80026b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026b2:	f003 0302 	and.w	r3, r3, #2
 80026b6:	60bb      	str	r3, [r7, #8]
 80026b8:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PC3     ------> SPI2_MOSI
    PB10     ------> SPI2_SCK
    */
    GPIO_InitStruct.Pin = SPI2_MOSI_Pin;
 80026ba:	2308      	movs	r3, #8
 80026bc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80026be:	2302      	movs	r3, #2
 80026c0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026c2:	2300      	movs	r3, #0
 80026c4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80026c6:	2303      	movs	r3, #3
 80026c8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80026ca:	2305      	movs	r3, #5
 80026cc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(SPI2_MOSI_GPIO_Port, &GPIO_InitStruct);
 80026ce:	f107 0314 	add.w	r3, r7, #20
 80026d2:	4619      	mov	r1, r3
 80026d4:	480d      	ldr	r0, [pc, #52]	; (800270c <HAL_SPI_MspInit+0xc8>)
 80026d6:	f001 f805 	bl	80036e4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SPI2_SCK_Pin;
 80026da:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80026de:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80026e0:	2302      	movs	r3, #2
 80026e2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026e4:	2300      	movs	r3, #0
 80026e6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80026e8:	2303      	movs	r3, #3
 80026ea:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80026ec:	2305      	movs	r3, #5
 80026ee:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(SPI2_SCK_GPIO_Port, &GPIO_InitStruct);
 80026f0:	f107 0314 	add.w	r3, r7, #20
 80026f4:	4619      	mov	r1, r3
 80026f6:	4806      	ldr	r0, [pc, #24]	; (8002710 <HAL_SPI_MspInit+0xcc>)
 80026f8:	f000 fff4 	bl	80036e4 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 80026fc:	bf00      	nop
 80026fe:	3728      	adds	r7, #40	; 0x28
 8002700:	46bd      	mov	sp, r7
 8002702:	bd80      	pop	{r7, pc}
 8002704:	40003800 	.word	0x40003800
 8002708:	40023800 	.word	0x40023800
 800270c:	40020800 	.word	0x40020800
 8002710:	40020400 	.word	0x40020400

08002714 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002714:	b480      	push	{r7}
 8002716:	b085      	sub	sp, #20
 8002718:	af00      	add	r7, sp, #0
 800271a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002724:	d10e      	bne.n	8002744 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002726:	2300      	movs	r3, #0
 8002728:	60fb      	str	r3, [r7, #12]
 800272a:	4b13      	ldr	r3, [pc, #76]	; (8002778 <HAL_TIM_Base_MspInit+0x64>)
 800272c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800272e:	4a12      	ldr	r2, [pc, #72]	; (8002778 <HAL_TIM_Base_MspInit+0x64>)
 8002730:	f043 0301 	orr.w	r3, r3, #1
 8002734:	6413      	str	r3, [r2, #64]	; 0x40
 8002736:	4b10      	ldr	r3, [pc, #64]	; (8002778 <HAL_TIM_Base_MspInit+0x64>)
 8002738:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800273a:	f003 0301 	and.w	r3, r3, #1
 800273e:	60fb      	str	r3, [r7, #12]
 8002740:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8002742:	e012      	b.n	800276a <HAL_TIM_Base_MspInit+0x56>
  else if(htim_base->Instance==TIM3)
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	4a0c      	ldr	r2, [pc, #48]	; (800277c <HAL_TIM_Base_MspInit+0x68>)
 800274a:	4293      	cmp	r3, r2
 800274c:	d10d      	bne.n	800276a <HAL_TIM_Base_MspInit+0x56>
    __HAL_RCC_TIM3_CLK_ENABLE();
 800274e:	2300      	movs	r3, #0
 8002750:	60bb      	str	r3, [r7, #8]
 8002752:	4b09      	ldr	r3, [pc, #36]	; (8002778 <HAL_TIM_Base_MspInit+0x64>)
 8002754:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002756:	4a08      	ldr	r2, [pc, #32]	; (8002778 <HAL_TIM_Base_MspInit+0x64>)
 8002758:	f043 0302 	orr.w	r3, r3, #2
 800275c:	6413      	str	r3, [r2, #64]	; 0x40
 800275e:	4b06      	ldr	r3, [pc, #24]	; (8002778 <HAL_TIM_Base_MspInit+0x64>)
 8002760:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002762:	f003 0302 	and.w	r3, r3, #2
 8002766:	60bb      	str	r3, [r7, #8]
 8002768:	68bb      	ldr	r3, [r7, #8]
}
 800276a:	bf00      	nop
 800276c:	3714      	adds	r7, #20
 800276e:	46bd      	mov	sp, r7
 8002770:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002774:	4770      	bx	lr
 8002776:	bf00      	nop
 8002778:	40023800 	.word	0x40023800
 800277c:	40000400 	.word	0x40000400

08002780 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002780:	b580      	push	{r7, lr}
 8002782:	b088      	sub	sp, #32
 8002784:	af00      	add	r7, sp, #0
 8002786:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002788:	f107 030c 	add.w	r3, r7, #12
 800278c:	2200      	movs	r2, #0
 800278e:	601a      	str	r2, [r3, #0]
 8002790:	605a      	str	r2, [r3, #4]
 8002792:	609a      	str	r2, [r3, #8]
 8002794:	60da      	str	r2, [r3, #12]
 8002796:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	4a12      	ldr	r2, [pc, #72]	; (80027e8 <HAL_TIM_MspPostInit+0x68>)
 800279e:	4293      	cmp	r3, r2
 80027a0:	d11d      	bne.n	80027de <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80027a2:	2300      	movs	r3, #0
 80027a4:	60bb      	str	r3, [r7, #8]
 80027a6:	4b11      	ldr	r3, [pc, #68]	; (80027ec <HAL_TIM_MspPostInit+0x6c>)
 80027a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027aa:	4a10      	ldr	r2, [pc, #64]	; (80027ec <HAL_TIM_MspPostInit+0x6c>)
 80027ac:	f043 0302 	orr.w	r3, r3, #2
 80027b0:	6313      	str	r3, [r2, #48]	; 0x30
 80027b2:	4b0e      	ldr	r3, [pc, #56]	; (80027ec <HAL_TIM_MspPostInit+0x6c>)
 80027b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027b6:	f003 0302 	and.w	r3, r3, #2
 80027ba:	60bb      	str	r3, [r7, #8]
 80027bc:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PB4     ------> TIM3_CH1
    PB5     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = ENB_Pin|ENA_Pin;
 80027be:	2330      	movs	r3, #48	; 0x30
 80027c0:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80027c2:	2302      	movs	r3, #2
 80027c4:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027c6:	2300      	movs	r3, #0
 80027c8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80027ca:	2300      	movs	r3, #0
 80027cc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80027ce:	2302      	movs	r3, #2
 80027d0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80027d2:	f107 030c 	add.w	r3, r7, #12
 80027d6:	4619      	mov	r1, r3
 80027d8:	4805      	ldr	r0, [pc, #20]	; (80027f0 <HAL_TIM_MspPostInit+0x70>)
 80027da:	f000 ff83 	bl	80036e4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 80027de:	bf00      	nop
 80027e0:	3720      	adds	r7, #32
 80027e2:	46bd      	mov	sp, r7
 80027e4:	bd80      	pop	{r7, pc}
 80027e6:	bf00      	nop
 80027e8:	40000400 	.word	0x40000400
 80027ec:	40023800 	.word	0x40023800
 80027f0:	40020400 	.word	0x40020400

080027f4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80027f4:	b580      	push	{r7, lr}
 80027f6:	b08e      	sub	sp, #56	; 0x38
 80027f8:	af00      	add	r7, sp, #0
 80027fa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80027fc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002800:	2200      	movs	r2, #0
 8002802:	601a      	str	r2, [r3, #0]
 8002804:	605a      	str	r2, [r3, #4]
 8002806:	609a      	str	r2, [r3, #8]
 8002808:	60da      	str	r2, [r3, #12]
 800280a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	4a76      	ldr	r2, [pc, #472]	; (80029ec <HAL_UART_MspInit+0x1f8>)
 8002812:	4293      	cmp	r3, r2
 8002814:	d14b      	bne.n	80028ae <HAL_UART_MspInit+0xba>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002816:	2300      	movs	r3, #0
 8002818:	623b      	str	r3, [r7, #32]
 800281a:	4b75      	ldr	r3, [pc, #468]	; (80029f0 <HAL_UART_MspInit+0x1fc>)
 800281c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800281e:	4a74      	ldr	r2, [pc, #464]	; (80029f0 <HAL_UART_MspInit+0x1fc>)
 8002820:	f043 0310 	orr.w	r3, r3, #16
 8002824:	6453      	str	r3, [r2, #68]	; 0x44
 8002826:	4b72      	ldr	r3, [pc, #456]	; (80029f0 <HAL_UART_MspInit+0x1fc>)
 8002828:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800282a:	f003 0310 	and.w	r3, r3, #16
 800282e:	623b      	str	r3, [r7, #32]
 8002830:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002832:	2300      	movs	r3, #0
 8002834:	61fb      	str	r3, [r7, #28]
 8002836:	4b6e      	ldr	r3, [pc, #440]	; (80029f0 <HAL_UART_MspInit+0x1fc>)
 8002838:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800283a:	4a6d      	ldr	r2, [pc, #436]	; (80029f0 <HAL_UART_MspInit+0x1fc>)
 800283c:	f043 0301 	orr.w	r3, r3, #1
 8002840:	6313      	str	r3, [r2, #48]	; 0x30
 8002842:	4b6b      	ldr	r3, [pc, #428]	; (80029f0 <HAL_UART_MspInit+0x1fc>)
 8002844:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002846:	f003 0301 	and.w	r3, r3, #1
 800284a:	61fb      	str	r3, [r7, #28]
 800284c:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800284e:	2300      	movs	r3, #0
 8002850:	61bb      	str	r3, [r7, #24]
 8002852:	4b67      	ldr	r3, [pc, #412]	; (80029f0 <HAL_UART_MspInit+0x1fc>)
 8002854:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002856:	4a66      	ldr	r2, [pc, #408]	; (80029f0 <HAL_UART_MspInit+0x1fc>)
 8002858:	f043 0302 	orr.w	r3, r3, #2
 800285c:	6313      	str	r3, [r2, #48]	; 0x30
 800285e:	4b64      	ldr	r3, [pc, #400]	; (80029f0 <HAL_UART_MspInit+0x1fc>)
 8002860:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002862:	f003 0302 	and.w	r3, r3, #2
 8002866:	61bb      	str	r3, [r7, #24]
 8002868:	69bb      	ldr	r3, [r7, #24]
    /**USART1 GPIO Configuration
    PA15     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = USART1_TX_Pin;
 800286a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800286e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002870:	2302      	movs	r3, #2
 8002872:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002874:	2300      	movs	r3, #0
 8002876:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002878:	2303      	movs	r3, #3
 800287a:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800287c:	2307      	movs	r3, #7
 800287e:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(USART1_TX_GPIO_Port, &GPIO_InitStruct);
 8002880:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002884:	4619      	mov	r1, r3
 8002886:	485b      	ldr	r0, [pc, #364]	; (80029f4 <HAL_UART_MspInit+0x200>)
 8002888:	f000 ff2c 	bl	80036e4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 800288c:	2380      	movs	r3, #128	; 0x80
 800288e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002890:	2302      	movs	r3, #2
 8002892:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002894:	2300      	movs	r3, #0
 8002896:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002898:	2303      	movs	r3, #3
 800289a:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800289c:	2307      	movs	r3, #7
 800289e:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80028a0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80028a4:	4619      	mov	r1, r3
 80028a6:	4854      	ldr	r0, [pc, #336]	; (80029f8 <HAL_UART_MspInit+0x204>)
 80028a8:	f000 ff1c 	bl	80036e4 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }

}
 80028ac:	e09a      	b.n	80029e4 <HAL_UART_MspInit+0x1f0>
  else if(huart->Instance==USART2)
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	4a52      	ldr	r2, [pc, #328]	; (80029fc <HAL_UART_MspInit+0x208>)
 80028b4:	4293      	cmp	r3, r2
 80028b6:	d12c      	bne.n	8002912 <HAL_UART_MspInit+0x11e>
    __HAL_RCC_USART2_CLK_ENABLE();
 80028b8:	2300      	movs	r3, #0
 80028ba:	617b      	str	r3, [r7, #20]
 80028bc:	4b4c      	ldr	r3, [pc, #304]	; (80029f0 <HAL_UART_MspInit+0x1fc>)
 80028be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028c0:	4a4b      	ldr	r2, [pc, #300]	; (80029f0 <HAL_UART_MspInit+0x1fc>)
 80028c2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80028c6:	6413      	str	r3, [r2, #64]	; 0x40
 80028c8:	4b49      	ldr	r3, [pc, #292]	; (80029f0 <HAL_UART_MspInit+0x1fc>)
 80028ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028cc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80028d0:	617b      	str	r3, [r7, #20]
 80028d2:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80028d4:	2300      	movs	r3, #0
 80028d6:	613b      	str	r3, [r7, #16]
 80028d8:	4b45      	ldr	r3, [pc, #276]	; (80029f0 <HAL_UART_MspInit+0x1fc>)
 80028da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028dc:	4a44      	ldr	r2, [pc, #272]	; (80029f0 <HAL_UART_MspInit+0x1fc>)
 80028de:	f043 0301 	orr.w	r3, r3, #1
 80028e2:	6313      	str	r3, [r2, #48]	; 0x30
 80028e4:	4b42      	ldr	r3, [pc, #264]	; (80029f0 <HAL_UART_MspInit+0x1fc>)
 80028e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028e8:	f003 0301 	and.w	r3, r3, #1
 80028ec:	613b      	str	r3, [r7, #16]
 80028ee:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80028f0:	230c      	movs	r3, #12
 80028f2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80028f4:	2302      	movs	r3, #2
 80028f6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028f8:	2300      	movs	r3, #0
 80028fa:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80028fc:	2303      	movs	r3, #3
 80028fe:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002900:	2307      	movs	r3, #7
 8002902:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002904:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002908:	4619      	mov	r1, r3
 800290a:	483a      	ldr	r0, [pc, #232]	; (80029f4 <HAL_UART_MspInit+0x200>)
 800290c:	f000 feea 	bl	80036e4 <HAL_GPIO_Init>
}
 8002910:	e068      	b.n	80029e4 <HAL_UART_MspInit+0x1f0>
  else if(huart->Instance==USART6)
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	4a3a      	ldr	r2, [pc, #232]	; (8002a00 <HAL_UART_MspInit+0x20c>)
 8002918:	4293      	cmp	r3, r2
 800291a:	d163      	bne.n	80029e4 <HAL_UART_MspInit+0x1f0>
    __HAL_RCC_USART6_CLK_ENABLE();
 800291c:	2300      	movs	r3, #0
 800291e:	60fb      	str	r3, [r7, #12]
 8002920:	4b33      	ldr	r3, [pc, #204]	; (80029f0 <HAL_UART_MspInit+0x1fc>)
 8002922:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002924:	4a32      	ldr	r2, [pc, #200]	; (80029f0 <HAL_UART_MspInit+0x1fc>)
 8002926:	f043 0320 	orr.w	r3, r3, #32
 800292a:	6453      	str	r3, [r2, #68]	; 0x44
 800292c:	4b30      	ldr	r3, [pc, #192]	; (80029f0 <HAL_UART_MspInit+0x1fc>)
 800292e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002930:	f003 0320 	and.w	r3, r3, #32
 8002934:	60fb      	str	r3, [r7, #12]
 8002936:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002938:	2300      	movs	r3, #0
 800293a:	60bb      	str	r3, [r7, #8]
 800293c:	4b2c      	ldr	r3, [pc, #176]	; (80029f0 <HAL_UART_MspInit+0x1fc>)
 800293e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002940:	4a2b      	ldr	r2, [pc, #172]	; (80029f0 <HAL_UART_MspInit+0x1fc>)
 8002942:	f043 0301 	orr.w	r3, r3, #1
 8002946:	6313      	str	r3, [r2, #48]	; 0x30
 8002948:	4b29      	ldr	r3, [pc, #164]	; (80029f0 <HAL_UART_MspInit+0x1fc>)
 800294a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800294c:	f003 0301 	and.w	r3, r3, #1
 8002950:	60bb      	str	r3, [r7, #8]
 8002952:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = USART6_TX_Pin|USART6_RX_Pin;
 8002954:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8002958:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800295a:	2302      	movs	r3, #2
 800295c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800295e:	2300      	movs	r3, #0
 8002960:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002962:	2303      	movs	r3, #3
 8002964:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8002966:	2308      	movs	r3, #8
 8002968:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800296a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800296e:	4619      	mov	r1, r3
 8002970:	4820      	ldr	r0, [pc, #128]	; (80029f4 <HAL_UART_MspInit+0x200>)
 8002972:	f000 feb7 	bl	80036e4 <HAL_GPIO_Init>
    hdma_usart6_rx.Instance = DMA2_Stream1;
 8002976:	4b23      	ldr	r3, [pc, #140]	; (8002a04 <HAL_UART_MspInit+0x210>)
 8002978:	4a23      	ldr	r2, [pc, #140]	; (8002a08 <HAL_UART_MspInit+0x214>)
 800297a:	601a      	str	r2, [r3, #0]
    hdma_usart6_rx.Init.Channel = DMA_CHANNEL_5;
 800297c:	4b21      	ldr	r3, [pc, #132]	; (8002a04 <HAL_UART_MspInit+0x210>)
 800297e:	f04f 6220 	mov.w	r2, #167772160	; 0xa000000
 8002982:	605a      	str	r2, [r3, #4]
    hdma_usart6_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002984:	4b1f      	ldr	r3, [pc, #124]	; (8002a04 <HAL_UART_MspInit+0x210>)
 8002986:	2200      	movs	r2, #0
 8002988:	609a      	str	r2, [r3, #8]
    hdma_usart6_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800298a:	4b1e      	ldr	r3, [pc, #120]	; (8002a04 <HAL_UART_MspInit+0x210>)
 800298c:	2200      	movs	r2, #0
 800298e:	60da      	str	r2, [r3, #12]
    hdma_usart6_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002990:	4b1c      	ldr	r3, [pc, #112]	; (8002a04 <HAL_UART_MspInit+0x210>)
 8002992:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002996:	611a      	str	r2, [r3, #16]
    hdma_usart6_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002998:	4b1a      	ldr	r3, [pc, #104]	; (8002a04 <HAL_UART_MspInit+0x210>)
 800299a:	2200      	movs	r2, #0
 800299c:	615a      	str	r2, [r3, #20]
    hdma_usart6_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800299e:	4b19      	ldr	r3, [pc, #100]	; (8002a04 <HAL_UART_MspInit+0x210>)
 80029a0:	2200      	movs	r2, #0
 80029a2:	619a      	str	r2, [r3, #24]
    hdma_usart6_rx.Init.Mode = DMA_CIRCULAR;
 80029a4:	4b17      	ldr	r3, [pc, #92]	; (8002a04 <HAL_UART_MspInit+0x210>)
 80029a6:	f44f 7280 	mov.w	r2, #256	; 0x100
 80029aa:	61da      	str	r2, [r3, #28]
    hdma_usart6_rx.Init.Priority = DMA_PRIORITY_LOW;
 80029ac:	4b15      	ldr	r3, [pc, #84]	; (8002a04 <HAL_UART_MspInit+0x210>)
 80029ae:	2200      	movs	r2, #0
 80029b0:	621a      	str	r2, [r3, #32]
    hdma_usart6_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80029b2:	4b14      	ldr	r3, [pc, #80]	; (8002a04 <HAL_UART_MspInit+0x210>)
 80029b4:	2200      	movs	r2, #0
 80029b6:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart6_rx) != HAL_OK)
 80029b8:	4812      	ldr	r0, [pc, #72]	; (8002a04 <HAL_UART_MspInit+0x210>)
 80029ba:	f000 fb17 	bl	8002fec <HAL_DMA_Init>
 80029be:	4603      	mov	r3, r0
 80029c0:	2b00      	cmp	r3, #0
 80029c2:	d001      	beq.n	80029c8 <HAL_UART_MspInit+0x1d4>
      Error_Handler();
 80029c4:	f7ff fd5e 	bl	8002484 <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart6_rx);
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	4a0e      	ldr	r2, [pc, #56]	; (8002a04 <HAL_UART_MspInit+0x210>)
 80029cc:	63da      	str	r2, [r3, #60]	; 0x3c
 80029ce:	4a0d      	ldr	r2, [pc, #52]	; (8002a04 <HAL_UART_MspInit+0x210>)
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(USART6_IRQn, 0, 0);
 80029d4:	2200      	movs	r2, #0
 80029d6:	2100      	movs	r1, #0
 80029d8:	2047      	movs	r0, #71	; 0x47
 80029da:	f000 fad0 	bl	8002f7e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
 80029de:	2047      	movs	r0, #71	; 0x47
 80029e0:	f000 fae9 	bl	8002fb6 <HAL_NVIC_EnableIRQ>
}
 80029e4:	bf00      	nop
 80029e6:	3738      	adds	r7, #56	; 0x38
 80029e8:	46bd      	mov	sp, r7
 80029ea:	bd80      	pop	{r7, pc}
 80029ec:	40011000 	.word	0x40011000
 80029f0:	40023800 	.word	0x40023800
 80029f4:	40020000 	.word	0x40020000
 80029f8:	40020400 	.word	0x40020400
 80029fc:	40004400 	.word	0x40004400
 8002a00:	40011400 	.word	0x40011400
 8002a04:	200003b4 	.word	0x200003b4
 8002a08:	40026428 	.word	0x40026428

08002a0c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002a0c:	b480      	push	{r7}
 8002a0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002a10:	e7fe      	b.n	8002a10 <NMI_Handler+0x4>

08002a12 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002a12:	b480      	push	{r7}
 8002a14:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002a16:	e7fe      	b.n	8002a16 <HardFault_Handler+0x4>

08002a18 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002a18:	b480      	push	{r7}
 8002a1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002a1c:	e7fe      	b.n	8002a1c <MemManage_Handler+0x4>

08002a1e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002a1e:	b480      	push	{r7}
 8002a20:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002a22:	e7fe      	b.n	8002a22 <BusFault_Handler+0x4>

08002a24 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002a24:	b480      	push	{r7}
 8002a26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002a28:	e7fe      	b.n	8002a28 <UsageFault_Handler+0x4>

08002a2a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002a2a:	b480      	push	{r7}
 8002a2c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002a2e:	bf00      	nop
 8002a30:	46bd      	mov	sp, r7
 8002a32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a36:	4770      	bx	lr

08002a38 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002a38:	b480      	push	{r7}
 8002a3a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002a3c:	bf00      	nop
 8002a3e:	46bd      	mov	sp, r7
 8002a40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a44:	4770      	bx	lr

08002a46 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002a46:	b480      	push	{r7}
 8002a48:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002a4a:	bf00      	nop
 8002a4c:	46bd      	mov	sp, r7
 8002a4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a52:	4770      	bx	lr

08002a54 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002a54:	b580      	push	{r7, lr}
 8002a56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002a58:	f000 f972 	bl	8002d40 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002a5c:	bf00      	nop
 8002a5e:	bd80      	pop	{r7, pc}

08002a60 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8002a60:	b580      	push	{r7, lr}
 8002a62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 8002a64:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8002a68:	f000 fff2 	bl	8003a50 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8002a6c:	bf00      	nop
 8002a6e:	bd80      	pop	{r7, pc}

08002a70 <DMA2_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA2 stream1 global interrupt.
  */
void DMA2_Stream1_IRQHandler(void)
{
 8002a70:	b580      	push	{r7, lr}
 8002a72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream1_IRQn 0 */

  /* USER CODE END DMA2_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart6_rx);
 8002a74:	4802      	ldr	r0, [pc, #8]	; (8002a80 <DMA2_Stream1_IRQHandler+0x10>)
 8002a76:	f000 fbf9 	bl	800326c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream1_IRQn 1 */

  /* USER CODE END DMA2_Stream1_IRQn 1 */
}
 8002a7a:	bf00      	nop
 8002a7c:	bd80      	pop	{r7, pc}
 8002a7e:	bf00      	nop
 8002a80:	200003b4 	.word	0x200003b4

08002a84 <USART6_IRQHandler>:

/**
  * @brief This function handles USART6 global interrupt.
  */
void USART6_IRQHandler(void)
{
 8002a84:	b580      	push	{r7, lr}
 8002a86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART6_IRQn 0 */

  /* USER CODE END USART6_IRQn 0 */
  HAL_UART_IRQHandler(&huart6);
 8002a88:	4802      	ldr	r0, [pc, #8]	; (8002a94 <USART6_IRQHandler+0x10>)
 8002a8a:	f002 ff57 	bl	800593c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART6_IRQn 1 */

  /* USER CODE END USART6_IRQn 1 */
}
 8002a8e:	bf00      	nop
 8002a90:	bd80      	pop	{r7, pc}
 8002a92:	bf00      	nop
 8002a94:	2000036c 	.word	0x2000036c

08002a98 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002a98:	b480      	push	{r7}
 8002a9a:	af00      	add	r7, sp, #0
  return 1;
 8002a9c:	2301      	movs	r3, #1
}
 8002a9e:	4618      	mov	r0, r3
 8002aa0:	46bd      	mov	sp, r7
 8002aa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aa6:	4770      	bx	lr

08002aa8 <_kill>:

int _kill(int pid, int sig)
{
 8002aa8:	b580      	push	{r7, lr}
 8002aaa:	b082      	sub	sp, #8
 8002aac:	af00      	add	r7, sp, #0
 8002aae:	6078      	str	r0, [r7, #4]
 8002ab0:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002ab2:	f005 f921 	bl	8007cf8 <__errno>
 8002ab6:	4603      	mov	r3, r0
 8002ab8:	2216      	movs	r2, #22
 8002aba:	601a      	str	r2, [r3, #0]
  return -1;
 8002abc:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002ac0:	4618      	mov	r0, r3
 8002ac2:	3708      	adds	r7, #8
 8002ac4:	46bd      	mov	sp, r7
 8002ac6:	bd80      	pop	{r7, pc}

08002ac8 <_exit>:

void _exit (int status)
{
 8002ac8:	b580      	push	{r7, lr}
 8002aca:	b082      	sub	sp, #8
 8002acc:	af00      	add	r7, sp, #0
 8002ace:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002ad0:	f04f 31ff 	mov.w	r1, #4294967295
 8002ad4:	6878      	ldr	r0, [r7, #4]
 8002ad6:	f7ff ffe7 	bl	8002aa8 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002ada:	e7fe      	b.n	8002ada <_exit+0x12>

08002adc <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002adc:	b580      	push	{r7, lr}
 8002ade:	b086      	sub	sp, #24
 8002ae0:	af00      	add	r7, sp, #0
 8002ae2:	60f8      	str	r0, [r7, #12]
 8002ae4:	60b9      	str	r1, [r7, #8]
 8002ae6:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002ae8:	2300      	movs	r3, #0
 8002aea:	617b      	str	r3, [r7, #20]
 8002aec:	e00a      	b.n	8002b04 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002aee:	f7ff fccf 	bl	8002490 <__io_getchar>
 8002af2:	4601      	mov	r1, r0
 8002af4:	68bb      	ldr	r3, [r7, #8]
 8002af6:	1c5a      	adds	r2, r3, #1
 8002af8:	60ba      	str	r2, [r7, #8]
 8002afa:	b2ca      	uxtb	r2, r1
 8002afc:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002afe:	697b      	ldr	r3, [r7, #20]
 8002b00:	3301      	adds	r3, #1
 8002b02:	617b      	str	r3, [r7, #20]
 8002b04:	697a      	ldr	r2, [r7, #20]
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	429a      	cmp	r2, r3
 8002b0a:	dbf0      	blt.n	8002aee <_read+0x12>
  }

  return len;
 8002b0c:	687b      	ldr	r3, [r7, #4]
}
 8002b0e:	4618      	mov	r0, r3
 8002b10:	3718      	adds	r7, #24
 8002b12:	46bd      	mov	sp, r7
 8002b14:	bd80      	pop	{r7, pc}

08002b16 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002b16:	b580      	push	{r7, lr}
 8002b18:	b086      	sub	sp, #24
 8002b1a:	af00      	add	r7, sp, #0
 8002b1c:	60f8      	str	r0, [r7, #12]
 8002b1e:	60b9      	str	r1, [r7, #8]
 8002b20:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002b22:	2300      	movs	r3, #0
 8002b24:	617b      	str	r3, [r7, #20]
 8002b26:	e009      	b.n	8002b3c <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002b28:	68bb      	ldr	r3, [r7, #8]
 8002b2a:	1c5a      	adds	r2, r3, #1
 8002b2c:	60ba      	str	r2, [r7, #8]
 8002b2e:	781b      	ldrb	r3, [r3, #0]
 8002b30:	4618      	mov	r0, r3
 8002b32:	f7ff fcd3 	bl	80024dc <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002b36:	697b      	ldr	r3, [r7, #20]
 8002b38:	3301      	adds	r3, #1
 8002b3a:	617b      	str	r3, [r7, #20]
 8002b3c:	697a      	ldr	r2, [r7, #20]
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	429a      	cmp	r2, r3
 8002b42:	dbf1      	blt.n	8002b28 <_write+0x12>
  }
  return len;
 8002b44:	687b      	ldr	r3, [r7, #4]
}
 8002b46:	4618      	mov	r0, r3
 8002b48:	3718      	adds	r7, #24
 8002b4a:	46bd      	mov	sp, r7
 8002b4c:	bd80      	pop	{r7, pc}

08002b4e <_close>:

int _close(int file)
{
 8002b4e:	b480      	push	{r7}
 8002b50:	b083      	sub	sp, #12
 8002b52:	af00      	add	r7, sp, #0
 8002b54:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002b56:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002b5a:	4618      	mov	r0, r3
 8002b5c:	370c      	adds	r7, #12
 8002b5e:	46bd      	mov	sp, r7
 8002b60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b64:	4770      	bx	lr

08002b66 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002b66:	b480      	push	{r7}
 8002b68:	b083      	sub	sp, #12
 8002b6a:	af00      	add	r7, sp, #0
 8002b6c:	6078      	str	r0, [r7, #4]
 8002b6e:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002b70:	683b      	ldr	r3, [r7, #0]
 8002b72:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002b76:	605a      	str	r2, [r3, #4]
  return 0;
 8002b78:	2300      	movs	r3, #0
}
 8002b7a:	4618      	mov	r0, r3
 8002b7c:	370c      	adds	r7, #12
 8002b7e:	46bd      	mov	sp, r7
 8002b80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b84:	4770      	bx	lr

08002b86 <_isatty>:

int _isatty(int file)
{
 8002b86:	b480      	push	{r7}
 8002b88:	b083      	sub	sp, #12
 8002b8a:	af00      	add	r7, sp, #0
 8002b8c:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002b8e:	2301      	movs	r3, #1
}
 8002b90:	4618      	mov	r0, r3
 8002b92:	370c      	adds	r7, #12
 8002b94:	46bd      	mov	sp, r7
 8002b96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b9a:	4770      	bx	lr

08002b9c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002b9c:	b480      	push	{r7}
 8002b9e:	b085      	sub	sp, #20
 8002ba0:	af00      	add	r7, sp, #0
 8002ba2:	60f8      	str	r0, [r7, #12]
 8002ba4:	60b9      	str	r1, [r7, #8]
 8002ba6:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002ba8:	2300      	movs	r3, #0
}
 8002baa:	4618      	mov	r0, r3
 8002bac:	3714      	adds	r7, #20
 8002bae:	46bd      	mov	sp, r7
 8002bb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bb4:	4770      	bx	lr
	...

08002bb8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002bb8:	b580      	push	{r7, lr}
 8002bba:	b086      	sub	sp, #24
 8002bbc:	af00      	add	r7, sp, #0
 8002bbe:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002bc0:	4a14      	ldr	r2, [pc, #80]	; (8002c14 <_sbrk+0x5c>)
 8002bc2:	4b15      	ldr	r3, [pc, #84]	; (8002c18 <_sbrk+0x60>)
 8002bc4:	1ad3      	subs	r3, r2, r3
 8002bc6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002bc8:	697b      	ldr	r3, [r7, #20]
 8002bca:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002bcc:	4b13      	ldr	r3, [pc, #76]	; (8002c1c <_sbrk+0x64>)
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	2b00      	cmp	r3, #0
 8002bd2:	d102      	bne.n	8002bda <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002bd4:	4b11      	ldr	r3, [pc, #68]	; (8002c1c <_sbrk+0x64>)
 8002bd6:	4a12      	ldr	r2, [pc, #72]	; (8002c20 <_sbrk+0x68>)
 8002bd8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002bda:	4b10      	ldr	r3, [pc, #64]	; (8002c1c <_sbrk+0x64>)
 8002bdc:	681a      	ldr	r2, [r3, #0]
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	4413      	add	r3, r2
 8002be2:	693a      	ldr	r2, [r7, #16]
 8002be4:	429a      	cmp	r2, r3
 8002be6:	d207      	bcs.n	8002bf8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002be8:	f005 f886 	bl	8007cf8 <__errno>
 8002bec:	4603      	mov	r3, r0
 8002bee:	220c      	movs	r2, #12
 8002bf0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002bf2:	f04f 33ff 	mov.w	r3, #4294967295
 8002bf6:	e009      	b.n	8002c0c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002bf8:	4b08      	ldr	r3, [pc, #32]	; (8002c1c <_sbrk+0x64>)
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002bfe:	4b07      	ldr	r3, [pc, #28]	; (8002c1c <_sbrk+0x64>)
 8002c00:	681a      	ldr	r2, [r3, #0]
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	4413      	add	r3, r2
 8002c06:	4a05      	ldr	r2, [pc, #20]	; (8002c1c <_sbrk+0x64>)
 8002c08:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002c0a:	68fb      	ldr	r3, [r7, #12]
}
 8002c0c:	4618      	mov	r0, r3
 8002c0e:	3718      	adds	r7, #24
 8002c10:	46bd      	mov	sp, r7
 8002c12:	bd80      	pop	{r7, pc}
 8002c14:	20020000 	.word	0x20020000
 8002c18:	00000400 	.word	0x00000400
 8002c1c:	2000051c 	.word	0x2000051c
 8002c20:	20000670 	.word	0x20000670

08002c24 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002c24:	b480      	push	{r7}
 8002c26:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002c28:	4b06      	ldr	r3, [pc, #24]	; (8002c44 <SystemInit+0x20>)
 8002c2a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002c2e:	4a05      	ldr	r2, [pc, #20]	; (8002c44 <SystemInit+0x20>)
 8002c30:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002c34:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002c38:	bf00      	nop
 8002c3a:	46bd      	mov	sp, r7
 8002c3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c40:	4770      	bx	lr
 8002c42:	bf00      	nop
 8002c44:	e000ed00 	.word	0xe000ed00

08002c48 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8002c48:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002c80 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002c4c:	f7ff ffea 	bl	8002c24 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002c50:	480c      	ldr	r0, [pc, #48]	; (8002c84 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002c52:	490d      	ldr	r1, [pc, #52]	; (8002c88 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002c54:	4a0d      	ldr	r2, [pc, #52]	; (8002c8c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002c56:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002c58:	e002      	b.n	8002c60 <LoopCopyDataInit>

08002c5a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002c5a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002c5c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002c5e:	3304      	adds	r3, #4

08002c60 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002c60:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002c62:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002c64:	d3f9      	bcc.n	8002c5a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002c66:	4a0a      	ldr	r2, [pc, #40]	; (8002c90 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002c68:	4c0a      	ldr	r4, [pc, #40]	; (8002c94 <LoopFillZerobss+0x22>)
  movs r3, #0
 8002c6a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002c6c:	e001      	b.n	8002c72 <LoopFillZerobss>

08002c6e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002c6e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002c70:	3204      	adds	r2, #4

08002c72 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002c72:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002c74:	d3fb      	bcc.n	8002c6e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002c76:	f005 f845 	bl	8007d04 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002c7a:	f7fe ff89 	bl	8001b90 <main>
  bx  lr    
 8002c7e:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8002c80:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002c84:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002c88:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 8002c8c:	0800b738 	.word	0x0800b738
  ldr r2, =_sbss
 8002c90:	200001d8 	.word	0x200001d8
  ldr r4, =_ebss
 8002c94:	20000670 	.word	0x20000670

08002c98 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002c98:	e7fe      	b.n	8002c98 <ADC_IRQHandler>
	...

08002c9c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002c9c:	b580      	push	{r7, lr}
 8002c9e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002ca0:	4b0e      	ldr	r3, [pc, #56]	; (8002cdc <HAL_Init+0x40>)
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	4a0d      	ldr	r2, [pc, #52]	; (8002cdc <HAL_Init+0x40>)
 8002ca6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002caa:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002cac:	4b0b      	ldr	r3, [pc, #44]	; (8002cdc <HAL_Init+0x40>)
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	4a0a      	ldr	r2, [pc, #40]	; (8002cdc <HAL_Init+0x40>)
 8002cb2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002cb6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002cb8:	4b08      	ldr	r3, [pc, #32]	; (8002cdc <HAL_Init+0x40>)
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	4a07      	ldr	r2, [pc, #28]	; (8002cdc <HAL_Init+0x40>)
 8002cbe:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002cc2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002cc4:	2003      	movs	r0, #3
 8002cc6:	f000 f94f 	bl	8002f68 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002cca:	2000      	movs	r0, #0
 8002ccc:	f000 f808 	bl	8002ce0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002cd0:	f7ff fc90 	bl	80025f4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002cd4:	2300      	movs	r3, #0
}
 8002cd6:	4618      	mov	r0, r3
 8002cd8:	bd80      	pop	{r7, pc}
 8002cda:	bf00      	nop
 8002cdc:	40023c00 	.word	0x40023c00

08002ce0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002ce0:	b580      	push	{r7, lr}
 8002ce2:	b082      	sub	sp, #8
 8002ce4:	af00      	add	r7, sp, #0
 8002ce6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002ce8:	4b12      	ldr	r3, [pc, #72]	; (8002d34 <HAL_InitTick+0x54>)
 8002cea:	681a      	ldr	r2, [r3, #0]
 8002cec:	4b12      	ldr	r3, [pc, #72]	; (8002d38 <HAL_InitTick+0x58>)
 8002cee:	781b      	ldrb	r3, [r3, #0]
 8002cf0:	4619      	mov	r1, r3
 8002cf2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002cf6:	fbb3 f3f1 	udiv	r3, r3, r1
 8002cfa:	fbb2 f3f3 	udiv	r3, r2, r3
 8002cfe:	4618      	mov	r0, r3
 8002d00:	f000 f967 	bl	8002fd2 <HAL_SYSTICK_Config>
 8002d04:	4603      	mov	r3, r0
 8002d06:	2b00      	cmp	r3, #0
 8002d08:	d001      	beq.n	8002d0e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002d0a:	2301      	movs	r3, #1
 8002d0c:	e00e      	b.n	8002d2c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	2b0f      	cmp	r3, #15
 8002d12:	d80a      	bhi.n	8002d2a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002d14:	2200      	movs	r2, #0
 8002d16:	6879      	ldr	r1, [r7, #4]
 8002d18:	f04f 30ff 	mov.w	r0, #4294967295
 8002d1c:	f000 f92f 	bl	8002f7e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002d20:	4a06      	ldr	r2, [pc, #24]	; (8002d3c <HAL_InitTick+0x5c>)
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002d26:	2300      	movs	r3, #0
 8002d28:	e000      	b.n	8002d2c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002d2a:	2301      	movs	r3, #1
}
 8002d2c:	4618      	mov	r0, r3
 8002d2e:	3708      	adds	r7, #8
 8002d30:	46bd      	mov	sp, r7
 8002d32:	bd80      	pop	{r7, pc}
 8002d34:	20000000 	.word	0x20000000
 8002d38:	20000008 	.word	0x20000008
 8002d3c:	20000004 	.word	0x20000004

08002d40 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002d40:	b480      	push	{r7}
 8002d42:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002d44:	4b06      	ldr	r3, [pc, #24]	; (8002d60 <HAL_IncTick+0x20>)
 8002d46:	781b      	ldrb	r3, [r3, #0]
 8002d48:	461a      	mov	r2, r3
 8002d4a:	4b06      	ldr	r3, [pc, #24]	; (8002d64 <HAL_IncTick+0x24>)
 8002d4c:	681b      	ldr	r3, [r3, #0]
 8002d4e:	4413      	add	r3, r2
 8002d50:	4a04      	ldr	r2, [pc, #16]	; (8002d64 <HAL_IncTick+0x24>)
 8002d52:	6013      	str	r3, [r2, #0]
}
 8002d54:	bf00      	nop
 8002d56:	46bd      	mov	sp, r7
 8002d58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d5c:	4770      	bx	lr
 8002d5e:	bf00      	nop
 8002d60:	20000008 	.word	0x20000008
 8002d64:	20000520 	.word	0x20000520

08002d68 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002d68:	b480      	push	{r7}
 8002d6a:	af00      	add	r7, sp, #0
  return uwTick;
 8002d6c:	4b03      	ldr	r3, [pc, #12]	; (8002d7c <HAL_GetTick+0x14>)
 8002d6e:	681b      	ldr	r3, [r3, #0]
}
 8002d70:	4618      	mov	r0, r3
 8002d72:	46bd      	mov	sp, r7
 8002d74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d78:	4770      	bx	lr
 8002d7a:	bf00      	nop
 8002d7c:	20000520 	.word	0x20000520

08002d80 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002d80:	b580      	push	{r7, lr}
 8002d82:	b084      	sub	sp, #16
 8002d84:	af00      	add	r7, sp, #0
 8002d86:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002d88:	f7ff ffee 	bl	8002d68 <HAL_GetTick>
 8002d8c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002d92:	68fb      	ldr	r3, [r7, #12]
 8002d94:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002d98:	d005      	beq.n	8002da6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002d9a:	4b0a      	ldr	r3, [pc, #40]	; (8002dc4 <HAL_Delay+0x44>)
 8002d9c:	781b      	ldrb	r3, [r3, #0]
 8002d9e:	461a      	mov	r2, r3
 8002da0:	68fb      	ldr	r3, [r7, #12]
 8002da2:	4413      	add	r3, r2
 8002da4:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002da6:	bf00      	nop
 8002da8:	f7ff ffde 	bl	8002d68 <HAL_GetTick>
 8002dac:	4602      	mov	r2, r0
 8002dae:	68bb      	ldr	r3, [r7, #8]
 8002db0:	1ad3      	subs	r3, r2, r3
 8002db2:	68fa      	ldr	r2, [r7, #12]
 8002db4:	429a      	cmp	r2, r3
 8002db6:	d8f7      	bhi.n	8002da8 <HAL_Delay+0x28>
  {
  }
}
 8002db8:	bf00      	nop
 8002dba:	bf00      	nop
 8002dbc:	3710      	adds	r7, #16
 8002dbe:	46bd      	mov	sp, r7
 8002dc0:	bd80      	pop	{r7, pc}
 8002dc2:	bf00      	nop
 8002dc4:	20000008 	.word	0x20000008

08002dc8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002dc8:	b480      	push	{r7}
 8002dca:	b085      	sub	sp, #20
 8002dcc:	af00      	add	r7, sp, #0
 8002dce:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	f003 0307 	and.w	r3, r3, #7
 8002dd6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002dd8:	4b0c      	ldr	r3, [pc, #48]	; (8002e0c <__NVIC_SetPriorityGrouping+0x44>)
 8002dda:	68db      	ldr	r3, [r3, #12]
 8002ddc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002dde:	68ba      	ldr	r2, [r7, #8]
 8002de0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002de4:	4013      	ands	r3, r2
 8002de6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002de8:	68fb      	ldr	r3, [r7, #12]
 8002dea:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002dec:	68bb      	ldr	r3, [r7, #8]
 8002dee:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002df0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002df4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002df8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002dfa:	4a04      	ldr	r2, [pc, #16]	; (8002e0c <__NVIC_SetPriorityGrouping+0x44>)
 8002dfc:	68bb      	ldr	r3, [r7, #8]
 8002dfe:	60d3      	str	r3, [r2, #12]
}
 8002e00:	bf00      	nop
 8002e02:	3714      	adds	r7, #20
 8002e04:	46bd      	mov	sp, r7
 8002e06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e0a:	4770      	bx	lr
 8002e0c:	e000ed00 	.word	0xe000ed00

08002e10 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002e10:	b480      	push	{r7}
 8002e12:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002e14:	4b04      	ldr	r3, [pc, #16]	; (8002e28 <__NVIC_GetPriorityGrouping+0x18>)
 8002e16:	68db      	ldr	r3, [r3, #12]
 8002e18:	0a1b      	lsrs	r3, r3, #8
 8002e1a:	f003 0307 	and.w	r3, r3, #7
}
 8002e1e:	4618      	mov	r0, r3
 8002e20:	46bd      	mov	sp, r7
 8002e22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e26:	4770      	bx	lr
 8002e28:	e000ed00 	.word	0xe000ed00

08002e2c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002e2c:	b480      	push	{r7}
 8002e2e:	b083      	sub	sp, #12
 8002e30:	af00      	add	r7, sp, #0
 8002e32:	4603      	mov	r3, r0
 8002e34:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002e36:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e3a:	2b00      	cmp	r3, #0
 8002e3c:	db0b      	blt.n	8002e56 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002e3e:	79fb      	ldrb	r3, [r7, #7]
 8002e40:	f003 021f 	and.w	r2, r3, #31
 8002e44:	4907      	ldr	r1, [pc, #28]	; (8002e64 <__NVIC_EnableIRQ+0x38>)
 8002e46:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e4a:	095b      	lsrs	r3, r3, #5
 8002e4c:	2001      	movs	r0, #1
 8002e4e:	fa00 f202 	lsl.w	r2, r0, r2
 8002e52:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002e56:	bf00      	nop
 8002e58:	370c      	adds	r7, #12
 8002e5a:	46bd      	mov	sp, r7
 8002e5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e60:	4770      	bx	lr
 8002e62:	bf00      	nop
 8002e64:	e000e100 	.word	0xe000e100

08002e68 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002e68:	b480      	push	{r7}
 8002e6a:	b083      	sub	sp, #12
 8002e6c:	af00      	add	r7, sp, #0
 8002e6e:	4603      	mov	r3, r0
 8002e70:	6039      	str	r1, [r7, #0]
 8002e72:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002e74:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e78:	2b00      	cmp	r3, #0
 8002e7a:	db0a      	blt.n	8002e92 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002e7c:	683b      	ldr	r3, [r7, #0]
 8002e7e:	b2da      	uxtb	r2, r3
 8002e80:	490c      	ldr	r1, [pc, #48]	; (8002eb4 <__NVIC_SetPriority+0x4c>)
 8002e82:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e86:	0112      	lsls	r2, r2, #4
 8002e88:	b2d2      	uxtb	r2, r2
 8002e8a:	440b      	add	r3, r1
 8002e8c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002e90:	e00a      	b.n	8002ea8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002e92:	683b      	ldr	r3, [r7, #0]
 8002e94:	b2da      	uxtb	r2, r3
 8002e96:	4908      	ldr	r1, [pc, #32]	; (8002eb8 <__NVIC_SetPriority+0x50>)
 8002e98:	79fb      	ldrb	r3, [r7, #7]
 8002e9a:	f003 030f 	and.w	r3, r3, #15
 8002e9e:	3b04      	subs	r3, #4
 8002ea0:	0112      	lsls	r2, r2, #4
 8002ea2:	b2d2      	uxtb	r2, r2
 8002ea4:	440b      	add	r3, r1
 8002ea6:	761a      	strb	r2, [r3, #24]
}
 8002ea8:	bf00      	nop
 8002eaa:	370c      	adds	r7, #12
 8002eac:	46bd      	mov	sp, r7
 8002eae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eb2:	4770      	bx	lr
 8002eb4:	e000e100 	.word	0xe000e100
 8002eb8:	e000ed00 	.word	0xe000ed00

08002ebc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002ebc:	b480      	push	{r7}
 8002ebe:	b089      	sub	sp, #36	; 0x24
 8002ec0:	af00      	add	r7, sp, #0
 8002ec2:	60f8      	str	r0, [r7, #12]
 8002ec4:	60b9      	str	r1, [r7, #8]
 8002ec6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002ec8:	68fb      	ldr	r3, [r7, #12]
 8002eca:	f003 0307 	and.w	r3, r3, #7
 8002ece:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002ed0:	69fb      	ldr	r3, [r7, #28]
 8002ed2:	f1c3 0307 	rsb	r3, r3, #7
 8002ed6:	2b04      	cmp	r3, #4
 8002ed8:	bf28      	it	cs
 8002eda:	2304      	movcs	r3, #4
 8002edc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002ede:	69fb      	ldr	r3, [r7, #28]
 8002ee0:	3304      	adds	r3, #4
 8002ee2:	2b06      	cmp	r3, #6
 8002ee4:	d902      	bls.n	8002eec <NVIC_EncodePriority+0x30>
 8002ee6:	69fb      	ldr	r3, [r7, #28]
 8002ee8:	3b03      	subs	r3, #3
 8002eea:	e000      	b.n	8002eee <NVIC_EncodePriority+0x32>
 8002eec:	2300      	movs	r3, #0
 8002eee:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002ef0:	f04f 32ff 	mov.w	r2, #4294967295
 8002ef4:	69bb      	ldr	r3, [r7, #24]
 8002ef6:	fa02 f303 	lsl.w	r3, r2, r3
 8002efa:	43da      	mvns	r2, r3
 8002efc:	68bb      	ldr	r3, [r7, #8]
 8002efe:	401a      	ands	r2, r3
 8002f00:	697b      	ldr	r3, [r7, #20]
 8002f02:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002f04:	f04f 31ff 	mov.w	r1, #4294967295
 8002f08:	697b      	ldr	r3, [r7, #20]
 8002f0a:	fa01 f303 	lsl.w	r3, r1, r3
 8002f0e:	43d9      	mvns	r1, r3
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002f14:	4313      	orrs	r3, r2
         );
}
 8002f16:	4618      	mov	r0, r3
 8002f18:	3724      	adds	r7, #36	; 0x24
 8002f1a:	46bd      	mov	sp, r7
 8002f1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f20:	4770      	bx	lr
	...

08002f24 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002f24:	b580      	push	{r7, lr}
 8002f26:	b082      	sub	sp, #8
 8002f28:	af00      	add	r7, sp, #0
 8002f2a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	3b01      	subs	r3, #1
 8002f30:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002f34:	d301      	bcc.n	8002f3a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002f36:	2301      	movs	r3, #1
 8002f38:	e00f      	b.n	8002f5a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002f3a:	4a0a      	ldr	r2, [pc, #40]	; (8002f64 <SysTick_Config+0x40>)
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	3b01      	subs	r3, #1
 8002f40:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002f42:	210f      	movs	r1, #15
 8002f44:	f04f 30ff 	mov.w	r0, #4294967295
 8002f48:	f7ff ff8e 	bl	8002e68 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002f4c:	4b05      	ldr	r3, [pc, #20]	; (8002f64 <SysTick_Config+0x40>)
 8002f4e:	2200      	movs	r2, #0
 8002f50:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002f52:	4b04      	ldr	r3, [pc, #16]	; (8002f64 <SysTick_Config+0x40>)
 8002f54:	2207      	movs	r2, #7
 8002f56:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002f58:	2300      	movs	r3, #0
}
 8002f5a:	4618      	mov	r0, r3
 8002f5c:	3708      	adds	r7, #8
 8002f5e:	46bd      	mov	sp, r7
 8002f60:	bd80      	pop	{r7, pc}
 8002f62:	bf00      	nop
 8002f64:	e000e010 	.word	0xe000e010

08002f68 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002f68:	b580      	push	{r7, lr}
 8002f6a:	b082      	sub	sp, #8
 8002f6c:	af00      	add	r7, sp, #0
 8002f6e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002f70:	6878      	ldr	r0, [r7, #4]
 8002f72:	f7ff ff29 	bl	8002dc8 <__NVIC_SetPriorityGrouping>
}
 8002f76:	bf00      	nop
 8002f78:	3708      	adds	r7, #8
 8002f7a:	46bd      	mov	sp, r7
 8002f7c:	bd80      	pop	{r7, pc}

08002f7e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002f7e:	b580      	push	{r7, lr}
 8002f80:	b086      	sub	sp, #24
 8002f82:	af00      	add	r7, sp, #0
 8002f84:	4603      	mov	r3, r0
 8002f86:	60b9      	str	r1, [r7, #8]
 8002f88:	607a      	str	r2, [r7, #4]
 8002f8a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002f8c:	2300      	movs	r3, #0
 8002f8e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002f90:	f7ff ff3e 	bl	8002e10 <__NVIC_GetPriorityGrouping>
 8002f94:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002f96:	687a      	ldr	r2, [r7, #4]
 8002f98:	68b9      	ldr	r1, [r7, #8]
 8002f9a:	6978      	ldr	r0, [r7, #20]
 8002f9c:	f7ff ff8e 	bl	8002ebc <NVIC_EncodePriority>
 8002fa0:	4602      	mov	r2, r0
 8002fa2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002fa6:	4611      	mov	r1, r2
 8002fa8:	4618      	mov	r0, r3
 8002faa:	f7ff ff5d 	bl	8002e68 <__NVIC_SetPriority>
}
 8002fae:	bf00      	nop
 8002fb0:	3718      	adds	r7, #24
 8002fb2:	46bd      	mov	sp, r7
 8002fb4:	bd80      	pop	{r7, pc}

08002fb6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002fb6:	b580      	push	{r7, lr}
 8002fb8:	b082      	sub	sp, #8
 8002fba:	af00      	add	r7, sp, #0
 8002fbc:	4603      	mov	r3, r0
 8002fbe:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002fc0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002fc4:	4618      	mov	r0, r3
 8002fc6:	f7ff ff31 	bl	8002e2c <__NVIC_EnableIRQ>
}
 8002fca:	bf00      	nop
 8002fcc:	3708      	adds	r7, #8
 8002fce:	46bd      	mov	sp, r7
 8002fd0:	bd80      	pop	{r7, pc}

08002fd2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002fd2:	b580      	push	{r7, lr}
 8002fd4:	b082      	sub	sp, #8
 8002fd6:	af00      	add	r7, sp, #0
 8002fd8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002fda:	6878      	ldr	r0, [r7, #4]
 8002fdc:	f7ff ffa2 	bl	8002f24 <SysTick_Config>
 8002fe0:	4603      	mov	r3, r0
}
 8002fe2:	4618      	mov	r0, r3
 8002fe4:	3708      	adds	r7, #8
 8002fe6:	46bd      	mov	sp, r7
 8002fe8:	bd80      	pop	{r7, pc}
	...

08002fec <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002fec:	b580      	push	{r7, lr}
 8002fee:	b086      	sub	sp, #24
 8002ff0:	af00      	add	r7, sp, #0
 8002ff2:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002ff4:	2300      	movs	r3, #0
 8002ff6:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002ff8:	f7ff feb6 	bl	8002d68 <HAL_GetTick>
 8002ffc:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	2b00      	cmp	r3, #0
 8003002:	d101      	bne.n	8003008 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8003004:	2301      	movs	r3, #1
 8003006:	e099      	b.n	800313c <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	2202      	movs	r2, #2
 800300c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	2200      	movs	r2, #0
 8003014:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	681a      	ldr	r2, [r3, #0]
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	f022 0201 	bic.w	r2, r2, #1
 8003026:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003028:	e00f      	b.n	800304a <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800302a:	f7ff fe9d 	bl	8002d68 <HAL_GetTick>
 800302e:	4602      	mov	r2, r0
 8003030:	693b      	ldr	r3, [r7, #16]
 8003032:	1ad3      	subs	r3, r2, r3
 8003034:	2b05      	cmp	r3, #5
 8003036:	d908      	bls.n	800304a <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	2220      	movs	r2, #32
 800303c:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	2203      	movs	r2, #3
 8003042:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8003046:	2303      	movs	r3, #3
 8003048:	e078      	b.n	800313c <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	f003 0301 	and.w	r3, r3, #1
 8003054:	2b00      	cmp	r3, #0
 8003056:	d1e8      	bne.n	800302a <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003060:	697a      	ldr	r2, [r7, #20]
 8003062:	4b38      	ldr	r3, [pc, #224]	; (8003144 <HAL_DMA_Init+0x158>)
 8003064:	4013      	ands	r3, r2
 8003066:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	685a      	ldr	r2, [r3, #4]
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	689b      	ldr	r3, [r3, #8]
 8003070:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003076:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	691b      	ldr	r3, [r3, #16]
 800307c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003082:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	699b      	ldr	r3, [r3, #24]
 8003088:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800308e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	6a1b      	ldr	r3, [r3, #32]
 8003094:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003096:	697a      	ldr	r2, [r7, #20]
 8003098:	4313      	orrs	r3, r2
 800309a:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030a0:	2b04      	cmp	r3, #4
 80030a2:	d107      	bne.n	80030b4 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030ac:	4313      	orrs	r3, r2
 80030ae:	697a      	ldr	r2, [r7, #20]
 80030b0:	4313      	orrs	r3, r2
 80030b2:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	697a      	ldr	r2, [r7, #20]
 80030ba:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	695b      	ldr	r3, [r3, #20]
 80030c2:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80030c4:	697b      	ldr	r3, [r7, #20]
 80030c6:	f023 0307 	bic.w	r3, r3, #7
 80030ca:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030d0:	697a      	ldr	r2, [r7, #20]
 80030d2:	4313      	orrs	r3, r2
 80030d4:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030da:	2b04      	cmp	r3, #4
 80030dc:	d117      	bne.n	800310e <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80030e2:	697a      	ldr	r2, [r7, #20]
 80030e4:	4313      	orrs	r3, r2
 80030e6:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80030ec:	2b00      	cmp	r3, #0
 80030ee:	d00e      	beq.n	800310e <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80030f0:	6878      	ldr	r0, [r7, #4]
 80030f2:	f000 fa7b 	bl	80035ec <DMA_CheckFifoParam>
 80030f6:	4603      	mov	r3, r0
 80030f8:	2b00      	cmp	r3, #0
 80030fa:	d008      	beq.n	800310e <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	2240      	movs	r2, #64	; 0x40
 8003100:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	2201      	movs	r2, #1
 8003106:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 800310a:	2301      	movs	r3, #1
 800310c:	e016      	b.n	800313c <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	681b      	ldr	r3, [r3, #0]
 8003112:	697a      	ldr	r2, [r7, #20]
 8003114:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003116:	6878      	ldr	r0, [r7, #4]
 8003118:	f000 fa32 	bl	8003580 <DMA_CalcBaseAndBitshift>
 800311c:	4603      	mov	r3, r0
 800311e:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003124:	223f      	movs	r2, #63	; 0x3f
 8003126:	409a      	lsls	r2, r3
 8003128:	68fb      	ldr	r3, [r7, #12]
 800312a:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	2200      	movs	r2, #0
 8003130:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	2201      	movs	r2, #1
 8003136:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 800313a:	2300      	movs	r3, #0
}
 800313c:	4618      	mov	r0, r3
 800313e:	3718      	adds	r7, #24
 8003140:	46bd      	mov	sp, r7
 8003142:	bd80      	pop	{r7, pc}
 8003144:	f010803f 	.word	0xf010803f

08003148 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003148:	b580      	push	{r7, lr}
 800314a:	b084      	sub	sp, #16
 800314c:	af00      	add	r7, sp, #0
 800314e:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003154:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8003156:	f7ff fe07 	bl	8002d68 <HAL_GetTick>
 800315a:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003162:	b2db      	uxtb	r3, r3
 8003164:	2b02      	cmp	r3, #2
 8003166:	d008      	beq.n	800317a <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	2280      	movs	r2, #128	; 0x80
 800316c:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	2200      	movs	r2, #0
 8003172:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8003176:	2301      	movs	r3, #1
 8003178:	e052      	b.n	8003220 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	681a      	ldr	r2, [r3, #0]
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	f022 0216 	bic.w	r2, r2, #22
 8003188:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	695a      	ldr	r2, [r3, #20]
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003198:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800319e:	2b00      	cmp	r3, #0
 80031a0:	d103      	bne.n	80031aa <HAL_DMA_Abort+0x62>
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80031a6:	2b00      	cmp	r3, #0
 80031a8:	d007      	beq.n	80031ba <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	681a      	ldr	r2, [r3, #0]
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	f022 0208 	bic.w	r2, r2, #8
 80031b8:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	681a      	ldr	r2, [r3, #0]
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	f022 0201 	bic.w	r2, r2, #1
 80031c8:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80031ca:	e013      	b.n	80031f4 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80031cc:	f7ff fdcc 	bl	8002d68 <HAL_GetTick>
 80031d0:	4602      	mov	r2, r0
 80031d2:	68bb      	ldr	r3, [r7, #8]
 80031d4:	1ad3      	subs	r3, r2, r3
 80031d6:	2b05      	cmp	r3, #5
 80031d8:	d90c      	bls.n	80031f4 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	2220      	movs	r2, #32
 80031de:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	2203      	movs	r2, #3
 80031e4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	2200      	movs	r2, #0
 80031ec:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 80031f0:	2303      	movs	r3, #3
 80031f2:	e015      	b.n	8003220 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	f003 0301 	and.w	r3, r3, #1
 80031fe:	2b00      	cmp	r3, #0
 8003200:	d1e4      	bne.n	80031cc <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003206:	223f      	movs	r2, #63	; 0x3f
 8003208:	409a      	lsls	r2, r3
 800320a:	68fb      	ldr	r3, [r7, #12]
 800320c:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	2201      	movs	r2, #1
 8003212:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	2200      	movs	r2, #0
 800321a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 800321e:	2300      	movs	r3, #0
}
 8003220:	4618      	mov	r0, r3
 8003222:	3710      	adds	r7, #16
 8003224:	46bd      	mov	sp, r7
 8003226:	bd80      	pop	{r7, pc}

08003228 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003228:	b480      	push	{r7}
 800322a:	b083      	sub	sp, #12
 800322c:	af00      	add	r7, sp, #0
 800322e:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003236:	b2db      	uxtb	r3, r3
 8003238:	2b02      	cmp	r3, #2
 800323a:	d004      	beq.n	8003246 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	2280      	movs	r2, #128	; 0x80
 8003240:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8003242:	2301      	movs	r3, #1
 8003244:	e00c      	b.n	8003260 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	2205      	movs	r2, #5
 800324a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	681a      	ldr	r2, [r3, #0]
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	f022 0201 	bic.w	r2, r2, #1
 800325c:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800325e:	2300      	movs	r3, #0
}
 8003260:	4618      	mov	r0, r3
 8003262:	370c      	adds	r7, #12
 8003264:	46bd      	mov	sp, r7
 8003266:	f85d 7b04 	ldr.w	r7, [sp], #4
 800326a:	4770      	bx	lr

0800326c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800326c:	b580      	push	{r7, lr}
 800326e:	b086      	sub	sp, #24
 8003270:	af00      	add	r7, sp, #0
 8003272:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8003274:	2300      	movs	r3, #0
 8003276:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8003278:	4b8e      	ldr	r3, [pc, #568]	; (80034b4 <HAL_DMA_IRQHandler+0x248>)
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	4a8e      	ldr	r2, [pc, #568]	; (80034b8 <HAL_DMA_IRQHandler+0x24c>)
 800327e:	fba2 2303 	umull	r2, r3, r2, r3
 8003282:	0a9b      	lsrs	r3, r3, #10
 8003284:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800328a:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 800328c:	693b      	ldr	r3, [r7, #16]
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003296:	2208      	movs	r2, #8
 8003298:	409a      	lsls	r2, r3
 800329a:	68fb      	ldr	r3, [r7, #12]
 800329c:	4013      	ands	r3, r2
 800329e:	2b00      	cmp	r3, #0
 80032a0:	d01a      	beq.n	80032d8 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	f003 0304 	and.w	r3, r3, #4
 80032ac:	2b00      	cmp	r3, #0
 80032ae:	d013      	beq.n	80032d8 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	681a      	ldr	r2, [r3, #0]
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	f022 0204 	bic.w	r2, r2, #4
 80032be:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80032c4:	2208      	movs	r2, #8
 80032c6:	409a      	lsls	r2, r3
 80032c8:	693b      	ldr	r3, [r7, #16]
 80032ca:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80032d0:	f043 0201 	orr.w	r2, r3, #1
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80032dc:	2201      	movs	r2, #1
 80032de:	409a      	lsls	r2, r3
 80032e0:	68fb      	ldr	r3, [r7, #12]
 80032e2:	4013      	ands	r3, r2
 80032e4:	2b00      	cmp	r3, #0
 80032e6:	d012      	beq.n	800330e <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	695b      	ldr	r3, [r3, #20]
 80032ee:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80032f2:	2b00      	cmp	r3, #0
 80032f4:	d00b      	beq.n	800330e <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80032fa:	2201      	movs	r2, #1
 80032fc:	409a      	lsls	r2, r3
 80032fe:	693b      	ldr	r3, [r7, #16]
 8003300:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003306:	f043 0202 	orr.w	r2, r3, #2
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003312:	2204      	movs	r2, #4
 8003314:	409a      	lsls	r2, r3
 8003316:	68fb      	ldr	r3, [r7, #12]
 8003318:	4013      	ands	r3, r2
 800331a:	2b00      	cmp	r3, #0
 800331c:	d012      	beq.n	8003344 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	f003 0302 	and.w	r3, r3, #2
 8003328:	2b00      	cmp	r3, #0
 800332a:	d00b      	beq.n	8003344 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003330:	2204      	movs	r2, #4
 8003332:	409a      	lsls	r2, r3
 8003334:	693b      	ldr	r3, [r7, #16]
 8003336:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800333c:	f043 0204 	orr.w	r2, r3, #4
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003348:	2210      	movs	r2, #16
 800334a:	409a      	lsls	r2, r3
 800334c:	68fb      	ldr	r3, [r7, #12]
 800334e:	4013      	ands	r3, r2
 8003350:	2b00      	cmp	r3, #0
 8003352:	d043      	beq.n	80033dc <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	f003 0308 	and.w	r3, r3, #8
 800335e:	2b00      	cmp	r3, #0
 8003360:	d03c      	beq.n	80033dc <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003366:	2210      	movs	r2, #16
 8003368:	409a      	lsls	r2, r3
 800336a:	693b      	ldr	r3, [r7, #16]
 800336c:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003378:	2b00      	cmp	r3, #0
 800337a:	d018      	beq.n	80033ae <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003386:	2b00      	cmp	r3, #0
 8003388:	d108      	bne.n	800339c <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800338e:	2b00      	cmp	r3, #0
 8003390:	d024      	beq.n	80033dc <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003396:	6878      	ldr	r0, [r7, #4]
 8003398:	4798      	blx	r3
 800339a:	e01f      	b.n	80033dc <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80033a0:	2b00      	cmp	r3, #0
 80033a2:	d01b      	beq.n	80033dc <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80033a8:	6878      	ldr	r0, [r7, #4]
 80033aa:	4798      	blx	r3
 80033ac:	e016      	b.n	80033dc <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80033b8:	2b00      	cmp	r3, #0
 80033ba:	d107      	bne.n	80033cc <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	681a      	ldr	r2, [r3, #0]
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	f022 0208 	bic.w	r2, r2, #8
 80033ca:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033d0:	2b00      	cmp	r3, #0
 80033d2:	d003      	beq.n	80033dc <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033d8:	6878      	ldr	r0, [r7, #4]
 80033da:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80033e0:	2220      	movs	r2, #32
 80033e2:	409a      	lsls	r2, r3
 80033e4:	68fb      	ldr	r3, [r7, #12]
 80033e6:	4013      	ands	r3, r2
 80033e8:	2b00      	cmp	r3, #0
 80033ea:	f000 808f 	beq.w	800350c <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	f003 0310 	and.w	r3, r3, #16
 80033f8:	2b00      	cmp	r3, #0
 80033fa:	f000 8087 	beq.w	800350c <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003402:	2220      	movs	r2, #32
 8003404:	409a      	lsls	r2, r3
 8003406:	693b      	ldr	r3, [r7, #16]
 8003408:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003410:	b2db      	uxtb	r3, r3
 8003412:	2b05      	cmp	r3, #5
 8003414:	d136      	bne.n	8003484 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	681a      	ldr	r2, [r3, #0]
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	f022 0216 	bic.w	r2, r2, #22
 8003424:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	695a      	ldr	r2, [r3, #20]
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003434:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800343a:	2b00      	cmp	r3, #0
 800343c:	d103      	bne.n	8003446 <HAL_DMA_IRQHandler+0x1da>
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003442:	2b00      	cmp	r3, #0
 8003444:	d007      	beq.n	8003456 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	681a      	ldr	r2, [r3, #0]
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	f022 0208 	bic.w	r2, r2, #8
 8003454:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800345a:	223f      	movs	r2, #63	; 0x3f
 800345c:	409a      	lsls	r2, r3
 800345e:	693b      	ldr	r3, [r7, #16]
 8003460:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	2201      	movs	r2, #1
 8003466:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	2200      	movs	r2, #0
 800346e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003476:	2b00      	cmp	r3, #0
 8003478:	d07e      	beq.n	8003578 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800347e:	6878      	ldr	r0, [r7, #4]
 8003480:	4798      	blx	r3
        }
        return;
 8003482:	e079      	b.n	8003578 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800348e:	2b00      	cmp	r3, #0
 8003490:	d01d      	beq.n	80034ce <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800349c:	2b00      	cmp	r3, #0
 800349e:	d10d      	bne.n	80034bc <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80034a4:	2b00      	cmp	r3, #0
 80034a6:	d031      	beq.n	800350c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80034ac:	6878      	ldr	r0, [r7, #4]
 80034ae:	4798      	blx	r3
 80034b0:	e02c      	b.n	800350c <HAL_DMA_IRQHandler+0x2a0>
 80034b2:	bf00      	nop
 80034b4:	20000000 	.word	0x20000000
 80034b8:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80034c0:	2b00      	cmp	r3, #0
 80034c2:	d023      	beq.n	800350c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80034c8:	6878      	ldr	r0, [r7, #4]
 80034ca:	4798      	blx	r3
 80034cc:	e01e      	b.n	800350c <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80034d8:	2b00      	cmp	r3, #0
 80034da:	d10f      	bne.n	80034fc <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	681a      	ldr	r2, [r3, #0]
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	f022 0210 	bic.w	r2, r2, #16
 80034ea:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	2201      	movs	r2, #1
 80034f0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	2200      	movs	r2, #0
 80034f8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003500:	2b00      	cmp	r3, #0
 8003502:	d003      	beq.n	800350c <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003508:	6878      	ldr	r0, [r7, #4]
 800350a:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003510:	2b00      	cmp	r3, #0
 8003512:	d032      	beq.n	800357a <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003518:	f003 0301 	and.w	r3, r3, #1
 800351c:	2b00      	cmp	r3, #0
 800351e:	d022      	beq.n	8003566 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	2205      	movs	r2, #5
 8003524:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	681a      	ldr	r2, [r3, #0]
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	f022 0201 	bic.w	r2, r2, #1
 8003536:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8003538:	68bb      	ldr	r3, [r7, #8]
 800353a:	3301      	adds	r3, #1
 800353c:	60bb      	str	r3, [r7, #8]
 800353e:	697a      	ldr	r2, [r7, #20]
 8003540:	429a      	cmp	r2, r3
 8003542:	d307      	bcc.n	8003554 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	f003 0301 	and.w	r3, r3, #1
 800354e:	2b00      	cmp	r3, #0
 8003550:	d1f2      	bne.n	8003538 <HAL_DMA_IRQHandler+0x2cc>
 8003552:	e000      	b.n	8003556 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8003554:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	2201      	movs	r2, #1
 800355a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	2200      	movs	r2, #0
 8003562:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800356a:	2b00      	cmp	r3, #0
 800356c:	d005      	beq.n	800357a <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003572:	6878      	ldr	r0, [r7, #4]
 8003574:	4798      	blx	r3
 8003576:	e000      	b.n	800357a <HAL_DMA_IRQHandler+0x30e>
        return;
 8003578:	bf00      	nop
    }
  }
}
 800357a:	3718      	adds	r7, #24
 800357c:	46bd      	mov	sp, r7
 800357e:	bd80      	pop	{r7, pc}

08003580 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003580:	b480      	push	{r7}
 8003582:	b085      	sub	sp, #20
 8003584:	af00      	add	r7, sp, #0
 8003586:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	b2db      	uxtb	r3, r3
 800358e:	3b10      	subs	r3, #16
 8003590:	4a14      	ldr	r2, [pc, #80]	; (80035e4 <DMA_CalcBaseAndBitshift+0x64>)
 8003592:	fba2 2303 	umull	r2, r3, r2, r3
 8003596:	091b      	lsrs	r3, r3, #4
 8003598:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800359a:	4a13      	ldr	r2, [pc, #76]	; (80035e8 <DMA_CalcBaseAndBitshift+0x68>)
 800359c:	68fb      	ldr	r3, [r7, #12]
 800359e:	4413      	add	r3, r2
 80035a0:	781b      	ldrb	r3, [r3, #0]
 80035a2:	461a      	mov	r2, r3
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 80035a8:	68fb      	ldr	r3, [r7, #12]
 80035aa:	2b03      	cmp	r3, #3
 80035ac:	d909      	bls.n	80035c2 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80035b6:	f023 0303 	bic.w	r3, r3, #3
 80035ba:	1d1a      	adds	r2, r3, #4
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	659a      	str	r2, [r3, #88]	; 0x58
 80035c0:	e007      	b.n	80035d2 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80035ca:	f023 0303 	bic.w	r3, r3, #3
 80035ce:	687a      	ldr	r2, [r7, #4]
 80035d0:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 80035d6:	4618      	mov	r0, r3
 80035d8:	3714      	adds	r7, #20
 80035da:	46bd      	mov	sp, r7
 80035dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035e0:	4770      	bx	lr
 80035e2:	bf00      	nop
 80035e4:	aaaaaaab 	.word	0xaaaaaaab
 80035e8:	0800b2f8 	.word	0x0800b2f8

080035ec <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80035ec:	b480      	push	{r7}
 80035ee:	b085      	sub	sp, #20
 80035f0:	af00      	add	r7, sp, #0
 80035f2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80035f4:	2300      	movs	r3, #0
 80035f6:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80035fc:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	699b      	ldr	r3, [r3, #24]
 8003602:	2b00      	cmp	r3, #0
 8003604:	d11f      	bne.n	8003646 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8003606:	68bb      	ldr	r3, [r7, #8]
 8003608:	2b03      	cmp	r3, #3
 800360a:	d856      	bhi.n	80036ba <DMA_CheckFifoParam+0xce>
 800360c:	a201      	add	r2, pc, #4	; (adr r2, 8003614 <DMA_CheckFifoParam+0x28>)
 800360e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003612:	bf00      	nop
 8003614:	08003625 	.word	0x08003625
 8003618:	08003637 	.word	0x08003637
 800361c:	08003625 	.word	0x08003625
 8003620:	080036bb 	.word	0x080036bb
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003628:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800362c:	2b00      	cmp	r3, #0
 800362e:	d046      	beq.n	80036be <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8003630:	2301      	movs	r3, #1
 8003632:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003634:	e043      	b.n	80036be <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800363a:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800363e:	d140      	bne.n	80036c2 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8003640:	2301      	movs	r3, #1
 8003642:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003644:	e03d      	b.n	80036c2 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	699b      	ldr	r3, [r3, #24]
 800364a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800364e:	d121      	bne.n	8003694 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8003650:	68bb      	ldr	r3, [r7, #8]
 8003652:	2b03      	cmp	r3, #3
 8003654:	d837      	bhi.n	80036c6 <DMA_CheckFifoParam+0xda>
 8003656:	a201      	add	r2, pc, #4	; (adr r2, 800365c <DMA_CheckFifoParam+0x70>)
 8003658:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800365c:	0800366d 	.word	0x0800366d
 8003660:	08003673 	.word	0x08003673
 8003664:	0800366d 	.word	0x0800366d
 8003668:	08003685 	.word	0x08003685
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 800366c:	2301      	movs	r3, #1
 800366e:	73fb      	strb	r3, [r7, #15]
      break;
 8003670:	e030      	b.n	80036d4 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003676:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800367a:	2b00      	cmp	r3, #0
 800367c:	d025      	beq.n	80036ca <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800367e:	2301      	movs	r3, #1
 8003680:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003682:	e022      	b.n	80036ca <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003688:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800368c:	d11f      	bne.n	80036ce <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800368e:	2301      	movs	r3, #1
 8003690:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8003692:	e01c      	b.n	80036ce <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003694:	68bb      	ldr	r3, [r7, #8]
 8003696:	2b02      	cmp	r3, #2
 8003698:	d903      	bls.n	80036a2 <DMA_CheckFifoParam+0xb6>
 800369a:	68bb      	ldr	r3, [r7, #8]
 800369c:	2b03      	cmp	r3, #3
 800369e:	d003      	beq.n	80036a8 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80036a0:	e018      	b.n	80036d4 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80036a2:	2301      	movs	r3, #1
 80036a4:	73fb      	strb	r3, [r7, #15]
      break;
 80036a6:	e015      	b.n	80036d4 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80036ac:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80036b0:	2b00      	cmp	r3, #0
 80036b2:	d00e      	beq.n	80036d2 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80036b4:	2301      	movs	r3, #1
 80036b6:	73fb      	strb	r3, [r7, #15]
      break;
 80036b8:	e00b      	b.n	80036d2 <DMA_CheckFifoParam+0xe6>
      break;
 80036ba:	bf00      	nop
 80036bc:	e00a      	b.n	80036d4 <DMA_CheckFifoParam+0xe8>
      break;
 80036be:	bf00      	nop
 80036c0:	e008      	b.n	80036d4 <DMA_CheckFifoParam+0xe8>
      break;
 80036c2:	bf00      	nop
 80036c4:	e006      	b.n	80036d4 <DMA_CheckFifoParam+0xe8>
      break;
 80036c6:	bf00      	nop
 80036c8:	e004      	b.n	80036d4 <DMA_CheckFifoParam+0xe8>
      break;
 80036ca:	bf00      	nop
 80036cc:	e002      	b.n	80036d4 <DMA_CheckFifoParam+0xe8>
      break;   
 80036ce:	bf00      	nop
 80036d0:	e000      	b.n	80036d4 <DMA_CheckFifoParam+0xe8>
      break;
 80036d2:	bf00      	nop
    }
  } 
  
  return status; 
 80036d4:	7bfb      	ldrb	r3, [r7, #15]
}
 80036d6:	4618      	mov	r0, r3
 80036d8:	3714      	adds	r7, #20
 80036da:	46bd      	mov	sp, r7
 80036dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036e0:	4770      	bx	lr
 80036e2:	bf00      	nop

080036e4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80036e4:	b480      	push	{r7}
 80036e6:	b089      	sub	sp, #36	; 0x24
 80036e8:	af00      	add	r7, sp, #0
 80036ea:	6078      	str	r0, [r7, #4]
 80036ec:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80036ee:	2300      	movs	r3, #0
 80036f0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80036f2:	2300      	movs	r3, #0
 80036f4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80036f6:	2300      	movs	r3, #0
 80036f8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80036fa:	2300      	movs	r3, #0
 80036fc:	61fb      	str	r3, [r7, #28]
 80036fe:	e159      	b.n	80039b4 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003700:	2201      	movs	r2, #1
 8003702:	69fb      	ldr	r3, [r7, #28]
 8003704:	fa02 f303 	lsl.w	r3, r2, r3
 8003708:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800370a:	683b      	ldr	r3, [r7, #0]
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	697a      	ldr	r2, [r7, #20]
 8003710:	4013      	ands	r3, r2
 8003712:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003714:	693a      	ldr	r2, [r7, #16]
 8003716:	697b      	ldr	r3, [r7, #20]
 8003718:	429a      	cmp	r2, r3
 800371a:	f040 8148 	bne.w	80039ae <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800371e:	683b      	ldr	r3, [r7, #0]
 8003720:	685b      	ldr	r3, [r3, #4]
 8003722:	f003 0303 	and.w	r3, r3, #3
 8003726:	2b01      	cmp	r3, #1
 8003728:	d005      	beq.n	8003736 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800372a:	683b      	ldr	r3, [r7, #0]
 800372c:	685b      	ldr	r3, [r3, #4]
 800372e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003732:	2b02      	cmp	r3, #2
 8003734:	d130      	bne.n	8003798 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	689b      	ldr	r3, [r3, #8]
 800373a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800373c:	69fb      	ldr	r3, [r7, #28]
 800373e:	005b      	lsls	r3, r3, #1
 8003740:	2203      	movs	r2, #3
 8003742:	fa02 f303 	lsl.w	r3, r2, r3
 8003746:	43db      	mvns	r3, r3
 8003748:	69ba      	ldr	r2, [r7, #24]
 800374a:	4013      	ands	r3, r2
 800374c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800374e:	683b      	ldr	r3, [r7, #0]
 8003750:	68da      	ldr	r2, [r3, #12]
 8003752:	69fb      	ldr	r3, [r7, #28]
 8003754:	005b      	lsls	r3, r3, #1
 8003756:	fa02 f303 	lsl.w	r3, r2, r3
 800375a:	69ba      	ldr	r2, [r7, #24]
 800375c:	4313      	orrs	r3, r2
 800375e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	69ba      	ldr	r2, [r7, #24]
 8003764:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	685b      	ldr	r3, [r3, #4]
 800376a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800376c:	2201      	movs	r2, #1
 800376e:	69fb      	ldr	r3, [r7, #28]
 8003770:	fa02 f303 	lsl.w	r3, r2, r3
 8003774:	43db      	mvns	r3, r3
 8003776:	69ba      	ldr	r2, [r7, #24]
 8003778:	4013      	ands	r3, r2
 800377a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800377c:	683b      	ldr	r3, [r7, #0]
 800377e:	685b      	ldr	r3, [r3, #4]
 8003780:	091b      	lsrs	r3, r3, #4
 8003782:	f003 0201 	and.w	r2, r3, #1
 8003786:	69fb      	ldr	r3, [r7, #28]
 8003788:	fa02 f303 	lsl.w	r3, r2, r3
 800378c:	69ba      	ldr	r2, [r7, #24]
 800378e:	4313      	orrs	r3, r2
 8003790:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	69ba      	ldr	r2, [r7, #24]
 8003796:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003798:	683b      	ldr	r3, [r7, #0]
 800379a:	685b      	ldr	r3, [r3, #4]
 800379c:	f003 0303 	and.w	r3, r3, #3
 80037a0:	2b03      	cmp	r3, #3
 80037a2:	d017      	beq.n	80037d4 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	68db      	ldr	r3, [r3, #12]
 80037a8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80037aa:	69fb      	ldr	r3, [r7, #28]
 80037ac:	005b      	lsls	r3, r3, #1
 80037ae:	2203      	movs	r2, #3
 80037b0:	fa02 f303 	lsl.w	r3, r2, r3
 80037b4:	43db      	mvns	r3, r3
 80037b6:	69ba      	ldr	r2, [r7, #24]
 80037b8:	4013      	ands	r3, r2
 80037ba:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80037bc:	683b      	ldr	r3, [r7, #0]
 80037be:	689a      	ldr	r2, [r3, #8]
 80037c0:	69fb      	ldr	r3, [r7, #28]
 80037c2:	005b      	lsls	r3, r3, #1
 80037c4:	fa02 f303 	lsl.w	r3, r2, r3
 80037c8:	69ba      	ldr	r2, [r7, #24]
 80037ca:	4313      	orrs	r3, r2
 80037cc:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	69ba      	ldr	r2, [r7, #24]
 80037d2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80037d4:	683b      	ldr	r3, [r7, #0]
 80037d6:	685b      	ldr	r3, [r3, #4]
 80037d8:	f003 0303 	and.w	r3, r3, #3
 80037dc:	2b02      	cmp	r3, #2
 80037de:	d123      	bne.n	8003828 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80037e0:	69fb      	ldr	r3, [r7, #28]
 80037e2:	08da      	lsrs	r2, r3, #3
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	3208      	adds	r2, #8
 80037e8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80037ec:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80037ee:	69fb      	ldr	r3, [r7, #28]
 80037f0:	f003 0307 	and.w	r3, r3, #7
 80037f4:	009b      	lsls	r3, r3, #2
 80037f6:	220f      	movs	r2, #15
 80037f8:	fa02 f303 	lsl.w	r3, r2, r3
 80037fc:	43db      	mvns	r3, r3
 80037fe:	69ba      	ldr	r2, [r7, #24]
 8003800:	4013      	ands	r3, r2
 8003802:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003804:	683b      	ldr	r3, [r7, #0]
 8003806:	691a      	ldr	r2, [r3, #16]
 8003808:	69fb      	ldr	r3, [r7, #28]
 800380a:	f003 0307 	and.w	r3, r3, #7
 800380e:	009b      	lsls	r3, r3, #2
 8003810:	fa02 f303 	lsl.w	r3, r2, r3
 8003814:	69ba      	ldr	r2, [r7, #24]
 8003816:	4313      	orrs	r3, r2
 8003818:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800381a:	69fb      	ldr	r3, [r7, #28]
 800381c:	08da      	lsrs	r2, r3, #3
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	3208      	adds	r2, #8
 8003822:	69b9      	ldr	r1, [r7, #24]
 8003824:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800382e:	69fb      	ldr	r3, [r7, #28]
 8003830:	005b      	lsls	r3, r3, #1
 8003832:	2203      	movs	r2, #3
 8003834:	fa02 f303 	lsl.w	r3, r2, r3
 8003838:	43db      	mvns	r3, r3
 800383a:	69ba      	ldr	r2, [r7, #24]
 800383c:	4013      	ands	r3, r2
 800383e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003840:	683b      	ldr	r3, [r7, #0]
 8003842:	685b      	ldr	r3, [r3, #4]
 8003844:	f003 0203 	and.w	r2, r3, #3
 8003848:	69fb      	ldr	r3, [r7, #28]
 800384a:	005b      	lsls	r3, r3, #1
 800384c:	fa02 f303 	lsl.w	r3, r2, r3
 8003850:	69ba      	ldr	r2, [r7, #24]
 8003852:	4313      	orrs	r3, r2
 8003854:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	69ba      	ldr	r2, [r7, #24]
 800385a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800385c:	683b      	ldr	r3, [r7, #0]
 800385e:	685b      	ldr	r3, [r3, #4]
 8003860:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003864:	2b00      	cmp	r3, #0
 8003866:	f000 80a2 	beq.w	80039ae <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800386a:	2300      	movs	r3, #0
 800386c:	60fb      	str	r3, [r7, #12]
 800386e:	4b57      	ldr	r3, [pc, #348]	; (80039cc <HAL_GPIO_Init+0x2e8>)
 8003870:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003872:	4a56      	ldr	r2, [pc, #344]	; (80039cc <HAL_GPIO_Init+0x2e8>)
 8003874:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003878:	6453      	str	r3, [r2, #68]	; 0x44
 800387a:	4b54      	ldr	r3, [pc, #336]	; (80039cc <HAL_GPIO_Init+0x2e8>)
 800387c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800387e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003882:	60fb      	str	r3, [r7, #12]
 8003884:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003886:	4a52      	ldr	r2, [pc, #328]	; (80039d0 <HAL_GPIO_Init+0x2ec>)
 8003888:	69fb      	ldr	r3, [r7, #28]
 800388a:	089b      	lsrs	r3, r3, #2
 800388c:	3302      	adds	r3, #2
 800388e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003892:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003894:	69fb      	ldr	r3, [r7, #28]
 8003896:	f003 0303 	and.w	r3, r3, #3
 800389a:	009b      	lsls	r3, r3, #2
 800389c:	220f      	movs	r2, #15
 800389e:	fa02 f303 	lsl.w	r3, r2, r3
 80038a2:	43db      	mvns	r3, r3
 80038a4:	69ba      	ldr	r2, [r7, #24]
 80038a6:	4013      	ands	r3, r2
 80038a8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	4a49      	ldr	r2, [pc, #292]	; (80039d4 <HAL_GPIO_Init+0x2f0>)
 80038ae:	4293      	cmp	r3, r2
 80038b0:	d019      	beq.n	80038e6 <HAL_GPIO_Init+0x202>
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	4a48      	ldr	r2, [pc, #288]	; (80039d8 <HAL_GPIO_Init+0x2f4>)
 80038b6:	4293      	cmp	r3, r2
 80038b8:	d013      	beq.n	80038e2 <HAL_GPIO_Init+0x1fe>
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	4a47      	ldr	r2, [pc, #284]	; (80039dc <HAL_GPIO_Init+0x2f8>)
 80038be:	4293      	cmp	r3, r2
 80038c0:	d00d      	beq.n	80038de <HAL_GPIO_Init+0x1fa>
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	4a46      	ldr	r2, [pc, #280]	; (80039e0 <HAL_GPIO_Init+0x2fc>)
 80038c6:	4293      	cmp	r3, r2
 80038c8:	d007      	beq.n	80038da <HAL_GPIO_Init+0x1f6>
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	4a45      	ldr	r2, [pc, #276]	; (80039e4 <HAL_GPIO_Init+0x300>)
 80038ce:	4293      	cmp	r3, r2
 80038d0:	d101      	bne.n	80038d6 <HAL_GPIO_Init+0x1f2>
 80038d2:	2304      	movs	r3, #4
 80038d4:	e008      	b.n	80038e8 <HAL_GPIO_Init+0x204>
 80038d6:	2307      	movs	r3, #7
 80038d8:	e006      	b.n	80038e8 <HAL_GPIO_Init+0x204>
 80038da:	2303      	movs	r3, #3
 80038dc:	e004      	b.n	80038e8 <HAL_GPIO_Init+0x204>
 80038de:	2302      	movs	r3, #2
 80038e0:	e002      	b.n	80038e8 <HAL_GPIO_Init+0x204>
 80038e2:	2301      	movs	r3, #1
 80038e4:	e000      	b.n	80038e8 <HAL_GPIO_Init+0x204>
 80038e6:	2300      	movs	r3, #0
 80038e8:	69fa      	ldr	r2, [r7, #28]
 80038ea:	f002 0203 	and.w	r2, r2, #3
 80038ee:	0092      	lsls	r2, r2, #2
 80038f0:	4093      	lsls	r3, r2
 80038f2:	69ba      	ldr	r2, [r7, #24]
 80038f4:	4313      	orrs	r3, r2
 80038f6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80038f8:	4935      	ldr	r1, [pc, #212]	; (80039d0 <HAL_GPIO_Init+0x2ec>)
 80038fa:	69fb      	ldr	r3, [r7, #28]
 80038fc:	089b      	lsrs	r3, r3, #2
 80038fe:	3302      	adds	r3, #2
 8003900:	69ba      	ldr	r2, [r7, #24]
 8003902:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003906:	4b38      	ldr	r3, [pc, #224]	; (80039e8 <HAL_GPIO_Init+0x304>)
 8003908:	689b      	ldr	r3, [r3, #8]
 800390a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800390c:	693b      	ldr	r3, [r7, #16]
 800390e:	43db      	mvns	r3, r3
 8003910:	69ba      	ldr	r2, [r7, #24]
 8003912:	4013      	ands	r3, r2
 8003914:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003916:	683b      	ldr	r3, [r7, #0]
 8003918:	685b      	ldr	r3, [r3, #4]
 800391a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800391e:	2b00      	cmp	r3, #0
 8003920:	d003      	beq.n	800392a <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8003922:	69ba      	ldr	r2, [r7, #24]
 8003924:	693b      	ldr	r3, [r7, #16]
 8003926:	4313      	orrs	r3, r2
 8003928:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800392a:	4a2f      	ldr	r2, [pc, #188]	; (80039e8 <HAL_GPIO_Init+0x304>)
 800392c:	69bb      	ldr	r3, [r7, #24]
 800392e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003930:	4b2d      	ldr	r3, [pc, #180]	; (80039e8 <HAL_GPIO_Init+0x304>)
 8003932:	68db      	ldr	r3, [r3, #12]
 8003934:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003936:	693b      	ldr	r3, [r7, #16]
 8003938:	43db      	mvns	r3, r3
 800393a:	69ba      	ldr	r2, [r7, #24]
 800393c:	4013      	ands	r3, r2
 800393e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003940:	683b      	ldr	r3, [r7, #0]
 8003942:	685b      	ldr	r3, [r3, #4]
 8003944:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003948:	2b00      	cmp	r3, #0
 800394a:	d003      	beq.n	8003954 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 800394c:	69ba      	ldr	r2, [r7, #24]
 800394e:	693b      	ldr	r3, [r7, #16]
 8003950:	4313      	orrs	r3, r2
 8003952:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003954:	4a24      	ldr	r2, [pc, #144]	; (80039e8 <HAL_GPIO_Init+0x304>)
 8003956:	69bb      	ldr	r3, [r7, #24]
 8003958:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800395a:	4b23      	ldr	r3, [pc, #140]	; (80039e8 <HAL_GPIO_Init+0x304>)
 800395c:	685b      	ldr	r3, [r3, #4]
 800395e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003960:	693b      	ldr	r3, [r7, #16]
 8003962:	43db      	mvns	r3, r3
 8003964:	69ba      	ldr	r2, [r7, #24]
 8003966:	4013      	ands	r3, r2
 8003968:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800396a:	683b      	ldr	r3, [r7, #0]
 800396c:	685b      	ldr	r3, [r3, #4]
 800396e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003972:	2b00      	cmp	r3, #0
 8003974:	d003      	beq.n	800397e <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8003976:	69ba      	ldr	r2, [r7, #24]
 8003978:	693b      	ldr	r3, [r7, #16]
 800397a:	4313      	orrs	r3, r2
 800397c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800397e:	4a1a      	ldr	r2, [pc, #104]	; (80039e8 <HAL_GPIO_Init+0x304>)
 8003980:	69bb      	ldr	r3, [r7, #24]
 8003982:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003984:	4b18      	ldr	r3, [pc, #96]	; (80039e8 <HAL_GPIO_Init+0x304>)
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800398a:	693b      	ldr	r3, [r7, #16]
 800398c:	43db      	mvns	r3, r3
 800398e:	69ba      	ldr	r2, [r7, #24]
 8003990:	4013      	ands	r3, r2
 8003992:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003994:	683b      	ldr	r3, [r7, #0]
 8003996:	685b      	ldr	r3, [r3, #4]
 8003998:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800399c:	2b00      	cmp	r3, #0
 800399e:	d003      	beq.n	80039a8 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 80039a0:	69ba      	ldr	r2, [r7, #24]
 80039a2:	693b      	ldr	r3, [r7, #16]
 80039a4:	4313      	orrs	r3, r2
 80039a6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80039a8:	4a0f      	ldr	r2, [pc, #60]	; (80039e8 <HAL_GPIO_Init+0x304>)
 80039aa:	69bb      	ldr	r3, [r7, #24]
 80039ac:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80039ae:	69fb      	ldr	r3, [r7, #28]
 80039b0:	3301      	adds	r3, #1
 80039b2:	61fb      	str	r3, [r7, #28]
 80039b4:	69fb      	ldr	r3, [r7, #28]
 80039b6:	2b0f      	cmp	r3, #15
 80039b8:	f67f aea2 	bls.w	8003700 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80039bc:	bf00      	nop
 80039be:	bf00      	nop
 80039c0:	3724      	adds	r7, #36	; 0x24
 80039c2:	46bd      	mov	sp, r7
 80039c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039c8:	4770      	bx	lr
 80039ca:	bf00      	nop
 80039cc:	40023800 	.word	0x40023800
 80039d0:	40013800 	.word	0x40013800
 80039d4:	40020000 	.word	0x40020000
 80039d8:	40020400 	.word	0x40020400
 80039dc:	40020800 	.word	0x40020800
 80039e0:	40020c00 	.word	0x40020c00
 80039e4:	40021000 	.word	0x40021000
 80039e8:	40013c00 	.word	0x40013c00

080039ec <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80039ec:	b480      	push	{r7}
 80039ee:	b085      	sub	sp, #20
 80039f0:	af00      	add	r7, sp, #0
 80039f2:	6078      	str	r0, [r7, #4]
 80039f4:	460b      	mov	r3, r1
 80039f6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	691a      	ldr	r2, [r3, #16]
 80039fc:	887b      	ldrh	r3, [r7, #2]
 80039fe:	4013      	ands	r3, r2
 8003a00:	2b00      	cmp	r3, #0
 8003a02:	d002      	beq.n	8003a0a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003a04:	2301      	movs	r3, #1
 8003a06:	73fb      	strb	r3, [r7, #15]
 8003a08:	e001      	b.n	8003a0e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003a0a:	2300      	movs	r3, #0
 8003a0c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003a0e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003a10:	4618      	mov	r0, r3
 8003a12:	3714      	adds	r7, #20
 8003a14:	46bd      	mov	sp, r7
 8003a16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a1a:	4770      	bx	lr

08003a1c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003a1c:	b480      	push	{r7}
 8003a1e:	b083      	sub	sp, #12
 8003a20:	af00      	add	r7, sp, #0
 8003a22:	6078      	str	r0, [r7, #4]
 8003a24:	460b      	mov	r3, r1
 8003a26:	807b      	strh	r3, [r7, #2]
 8003a28:	4613      	mov	r3, r2
 8003a2a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003a2c:	787b      	ldrb	r3, [r7, #1]
 8003a2e:	2b00      	cmp	r3, #0
 8003a30:	d003      	beq.n	8003a3a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003a32:	887a      	ldrh	r2, [r7, #2]
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003a38:	e003      	b.n	8003a42 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003a3a:	887b      	ldrh	r3, [r7, #2]
 8003a3c:	041a      	lsls	r2, r3, #16
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	619a      	str	r2, [r3, #24]
}
 8003a42:	bf00      	nop
 8003a44:	370c      	adds	r7, #12
 8003a46:	46bd      	mov	sp, r7
 8003a48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a4c:	4770      	bx	lr
	...

08003a50 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003a50:	b580      	push	{r7, lr}
 8003a52:	b082      	sub	sp, #8
 8003a54:	af00      	add	r7, sp, #0
 8003a56:	4603      	mov	r3, r0
 8003a58:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8003a5a:	4b08      	ldr	r3, [pc, #32]	; (8003a7c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003a5c:	695a      	ldr	r2, [r3, #20]
 8003a5e:	88fb      	ldrh	r3, [r7, #6]
 8003a60:	4013      	ands	r3, r2
 8003a62:	2b00      	cmp	r3, #0
 8003a64:	d006      	beq.n	8003a74 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003a66:	4a05      	ldr	r2, [pc, #20]	; (8003a7c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003a68:	88fb      	ldrh	r3, [r7, #6]
 8003a6a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003a6c:	88fb      	ldrh	r3, [r7, #6]
 8003a6e:	4618      	mov	r0, r3
 8003a70:	f7fd fac6 	bl	8001000 <HAL_GPIO_EXTI_Callback>
  }
}
 8003a74:	bf00      	nop
 8003a76:	3708      	adds	r7, #8
 8003a78:	46bd      	mov	sp, r7
 8003a7a:	bd80      	pop	{r7, pc}
 8003a7c:	40013c00 	.word	0x40013c00

08003a80 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003a80:	b580      	push	{r7, lr}
 8003a82:	b086      	sub	sp, #24
 8003a84:	af00      	add	r7, sp, #0
 8003a86:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	2b00      	cmp	r3, #0
 8003a8c:	d101      	bne.n	8003a92 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003a8e:	2301      	movs	r3, #1
 8003a90:	e267      	b.n	8003f62 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	f003 0301 	and.w	r3, r3, #1
 8003a9a:	2b00      	cmp	r3, #0
 8003a9c:	d075      	beq.n	8003b8a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8003a9e:	4b88      	ldr	r3, [pc, #544]	; (8003cc0 <HAL_RCC_OscConfig+0x240>)
 8003aa0:	689b      	ldr	r3, [r3, #8]
 8003aa2:	f003 030c 	and.w	r3, r3, #12
 8003aa6:	2b04      	cmp	r3, #4
 8003aa8:	d00c      	beq.n	8003ac4 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003aaa:	4b85      	ldr	r3, [pc, #532]	; (8003cc0 <HAL_RCC_OscConfig+0x240>)
 8003aac:	689b      	ldr	r3, [r3, #8]
 8003aae:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8003ab2:	2b08      	cmp	r3, #8
 8003ab4:	d112      	bne.n	8003adc <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003ab6:	4b82      	ldr	r3, [pc, #520]	; (8003cc0 <HAL_RCC_OscConfig+0x240>)
 8003ab8:	685b      	ldr	r3, [r3, #4]
 8003aba:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003abe:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003ac2:	d10b      	bne.n	8003adc <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003ac4:	4b7e      	ldr	r3, [pc, #504]	; (8003cc0 <HAL_RCC_OscConfig+0x240>)
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003acc:	2b00      	cmp	r3, #0
 8003ace:	d05b      	beq.n	8003b88 <HAL_RCC_OscConfig+0x108>
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	685b      	ldr	r3, [r3, #4]
 8003ad4:	2b00      	cmp	r3, #0
 8003ad6:	d157      	bne.n	8003b88 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003ad8:	2301      	movs	r3, #1
 8003ada:	e242      	b.n	8003f62 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	685b      	ldr	r3, [r3, #4]
 8003ae0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003ae4:	d106      	bne.n	8003af4 <HAL_RCC_OscConfig+0x74>
 8003ae6:	4b76      	ldr	r3, [pc, #472]	; (8003cc0 <HAL_RCC_OscConfig+0x240>)
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	4a75      	ldr	r2, [pc, #468]	; (8003cc0 <HAL_RCC_OscConfig+0x240>)
 8003aec:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003af0:	6013      	str	r3, [r2, #0]
 8003af2:	e01d      	b.n	8003b30 <HAL_RCC_OscConfig+0xb0>
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	685b      	ldr	r3, [r3, #4]
 8003af8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003afc:	d10c      	bne.n	8003b18 <HAL_RCC_OscConfig+0x98>
 8003afe:	4b70      	ldr	r3, [pc, #448]	; (8003cc0 <HAL_RCC_OscConfig+0x240>)
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	4a6f      	ldr	r2, [pc, #444]	; (8003cc0 <HAL_RCC_OscConfig+0x240>)
 8003b04:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003b08:	6013      	str	r3, [r2, #0]
 8003b0a:	4b6d      	ldr	r3, [pc, #436]	; (8003cc0 <HAL_RCC_OscConfig+0x240>)
 8003b0c:	681b      	ldr	r3, [r3, #0]
 8003b0e:	4a6c      	ldr	r2, [pc, #432]	; (8003cc0 <HAL_RCC_OscConfig+0x240>)
 8003b10:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003b14:	6013      	str	r3, [r2, #0]
 8003b16:	e00b      	b.n	8003b30 <HAL_RCC_OscConfig+0xb0>
 8003b18:	4b69      	ldr	r3, [pc, #420]	; (8003cc0 <HAL_RCC_OscConfig+0x240>)
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	4a68      	ldr	r2, [pc, #416]	; (8003cc0 <HAL_RCC_OscConfig+0x240>)
 8003b1e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003b22:	6013      	str	r3, [r2, #0]
 8003b24:	4b66      	ldr	r3, [pc, #408]	; (8003cc0 <HAL_RCC_OscConfig+0x240>)
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	4a65      	ldr	r2, [pc, #404]	; (8003cc0 <HAL_RCC_OscConfig+0x240>)
 8003b2a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003b2e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	685b      	ldr	r3, [r3, #4]
 8003b34:	2b00      	cmp	r3, #0
 8003b36:	d013      	beq.n	8003b60 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003b38:	f7ff f916 	bl	8002d68 <HAL_GetTick>
 8003b3c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003b3e:	e008      	b.n	8003b52 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003b40:	f7ff f912 	bl	8002d68 <HAL_GetTick>
 8003b44:	4602      	mov	r2, r0
 8003b46:	693b      	ldr	r3, [r7, #16]
 8003b48:	1ad3      	subs	r3, r2, r3
 8003b4a:	2b64      	cmp	r3, #100	; 0x64
 8003b4c:	d901      	bls.n	8003b52 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003b4e:	2303      	movs	r3, #3
 8003b50:	e207      	b.n	8003f62 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003b52:	4b5b      	ldr	r3, [pc, #364]	; (8003cc0 <HAL_RCC_OscConfig+0x240>)
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003b5a:	2b00      	cmp	r3, #0
 8003b5c:	d0f0      	beq.n	8003b40 <HAL_RCC_OscConfig+0xc0>
 8003b5e:	e014      	b.n	8003b8a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003b60:	f7ff f902 	bl	8002d68 <HAL_GetTick>
 8003b64:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003b66:	e008      	b.n	8003b7a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003b68:	f7ff f8fe 	bl	8002d68 <HAL_GetTick>
 8003b6c:	4602      	mov	r2, r0
 8003b6e:	693b      	ldr	r3, [r7, #16]
 8003b70:	1ad3      	subs	r3, r2, r3
 8003b72:	2b64      	cmp	r3, #100	; 0x64
 8003b74:	d901      	bls.n	8003b7a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003b76:	2303      	movs	r3, #3
 8003b78:	e1f3      	b.n	8003f62 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003b7a:	4b51      	ldr	r3, [pc, #324]	; (8003cc0 <HAL_RCC_OscConfig+0x240>)
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003b82:	2b00      	cmp	r3, #0
 8003b84:	d1f0      	bne.n	8003b68 <HAL_RCC_OscConfig+0xe8>
 8003b86:	e000      	b.n	8003b8a <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003b88:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	f003 0302 	and.w	r3, r3, #2
 8003b92:	2b00      	cmp	r3, #0
 8003b94:	d063      	beq.n	8003c5e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8003b96:	4b4a      	ldr	r3, [pc, #296]	; (8003cc0 <HAL_RCC_OscConfig+0x240>)
 8003b98:	689b      	ldr	r3, [r3, #8]
 8003b9a:	f003 030c 	and.w	r3, r3, #12
 8003b9e:	2b00      	cmp	r3, #0
 8003ba0:	d00b      	beq.n	8003bba <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003ba2:	4b47      	ldr	r3, [pc, #284]	; (8003cc0 <HAL_RCC_OscConfig+0x240>)
 8003ba4:	689b      	ldr	r3, [r3, #8]
 8003ba6:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8003baa:	2b08      	cmp	r3, #8
 8003bac:	d11c      	bne.n	8003be8 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003bae:	4b44      	ldr	r3, [pc, #272]	; (8003cc0 <HAL_RCC_OscConfig+0x240>)
 8003bb0:	685b      	ldr	r3, [r3, #4]
 8003bb2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003bb6:	2b00      	cmp	r3, #0
 8003bb8:	d116      	bne.n	8003be8 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003bba:	4b41      	ldr	r3, [pc, #260]	; (8003cc0 <HAL_RCC_OscConfig+0x240>)
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	f003 0302 	and.w	r3, r3, #2
 8003bc2:	2b00      	cmp	r3, #0
 8003bc4:	d005      	beq.n	8003bd2 <HAL_RCC_OscConfig+0x152>
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	68db      	ldr	r3, [r3, #12]
 8003bca:	2b01      	cmp	r3, #1
 8003bcc:	d001      	beq.n	8003bd2 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003bce:	2301      	movs	r3, #1
 8003bd0:	e1c7      	b.n	8003f62 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003bd2:	4b3b      	ldr	r3, [pc, #236]	; (8003cc0 <HAL_RCC_OscConfig+0x240>)
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	691b      	ldr	r3, [r3, #16]
 8003bde:	00db      	lsls	r3, r3, #3
 8003be0:	4937      	ldr	r1, [pc, #220]	; (8003cc0 <HAL_RCC_OscConfig+0x240>)
 8003be2:	4313      	orrs	r3, r2
 8003be4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003be6:	e03a      	b.n	8003c5e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	68db      	ldr	r3, [r3, #12]
 8003bec:	2b00      	cmp	r3, #0
 8003bee:	d020      	beq.n	8003c32 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003bf0:	4b34      	ldr	r3, [pc, #208]	; (8003cc4 <HAL_RCC_OscConfig+0x244>)
 8003bf2:	2201      	movs	r2, #1
 8003bf4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003bf6:	f7ff f8b7 	bl	8002d68 <HAL_GetTick>
 8003bfa:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003bfc:	e008      	b.n	8003c10 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003bfe:	f7ff f8b3 	bl	8002d68 <HAL_GetTick>
 8003c02:	4602      	mov	r2, r0
 8003c04:	693b      	ldr	r3, [r7, #16]
 8003c06:	1ad3      	subs	r3, r2, r3
 8003c08:	2b02      	cmp	r3, #2
 8003c0a:	d901      	bls.n	8003c10 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003c0c:	2303      	movs	r3, #3
 8003c0e:	e1a8      	b.n	8003f62 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003c10:	4b2b      	ldr	r3, [pc, #172]	; (8003cc0 <HAL_RCC_OscConfig+0x240>)
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	f003 0302 	and.w	r3, r3, #2
 8003c18:	2b00      	cmp	r3, #0
 8003c1a:	d0f0      	beq.n	8003bfe <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003c1c:	4b28      	ldr	r3, [pc, #160]	; (8003cc0 <HAL_RCC_OscConfig+0x240>)
 8003c1e:	681b      	ldr	r3, [r3, #0]
 8003c20:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	691b      	ldr	r3, [r3, #16]
 8003c28:	00db      	lsls	r3, r3, #3
 8003c2a:	4925      	ldr	r1, [pc, #148]	; (8003cc0 <HAL_RCC_OscConfig+0x240>)
 8003c2c:	4313      	orrs	r3, r2
 8003c2e:	600b      	str	r3, [r1, #0]
 8003c30:	e015      	b.n	8003c5e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003c32:	4b24      	ldr	r3, [pc, #144]	; (8003cc4 <HAL_RCC_OscConfig+0x244>)
 8003c34:	2200      	movs	r2, #0
 8003c36:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003c38:	f7ff f896 	bl	8002d68 <HAL_GetTick>
 8003c3c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003c3e:	e008      	b.n	8003c52 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003c40:	f7ff f892 	bl	8002d68 <HAL_GetTick>
 8003c44:	4602      	mov	r2, r0
 8003c46:	693b      	ldr	r3, [r7, #16]
 8003c48:	1ad3      	subs	r3, r2, r3
 8003c4a:	2b02      	cmp	r3, #2
 8003c4c:	d901      	bls.n	8003c52 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003c4e:	2303      	movs	r3, #3
 8003c50:	e187      	b.n	8003f62 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003c52:	4b1b      	ldr	r3, [pc, #108]	; (8003cc0 <HAL_RCC_OscConfig+0x240>)
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	f003 0302 	and.w	r3, r3, #2
 8003c5a:	2b00      	cmp	r3, #0
 8003c5c:	d1f0      	bne.n	8003c40 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	681b      	ldr	r3, [r3, #0]
 8003c62:	f003 0308 	and.w	r3, r3, #8
 8003c66:	2b00      	cmp	r3, #0
 8003c68:	d036      	beq.n	8003cd8 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	695b      	ldr	r3, [r3, #20]
 8003c6e:	2b00      	cmp	r3, #0
 8003c70:	d016      	beq.n	8003ca0 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003c72:	4b15      	ldr	r3, [pc, #84]	; (8003cc8 <HAL_RCC_OscConfig+0x248>)
 8003c74:	2201      	movs	r2, #1
 8003c76:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003c78:	f7ff f876 	bl	8002d68 <HAL_GetTick>
 8003c7c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003c7e:	e008      	b.n	8003c92 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003c80:	f7ff f872 	bl	8002d68 <HAL_GetTick>
 8003c84:	4602      	mov	r2, r0
 8003c86:	693b      	ldr	r3, [r7, #16]
 8003c88:	1ad3      	subs	r3, r2, r3
 8003c8a:	2b02      	cmp	r3, #2
 8003c8c:	d901      	bls.n	8003c92 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003c8e:	2303      	movs	r3, #3
 8003c90:	e167      	b.n	8003f62 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003c92:	4b0b      	ldr	r3, [pc, #44]	; (8003cc0 <HAL_RCC_OscConfig+0x240>)
 8003c94:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003c96:	f003 0302 	and.w	r3, r3, #2
 8003c9a:	2b00      	cmp	r3, #0
 8003c9c:	d0f0      	beq.n	8003c80 <HAL_RCC_OscConfig+0x200>
 8003c9e:	e01b      	b.n	8003cd8 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003ca0:	4b09      	ldr	r3, [pc, #36]	; (8003cc8 <HAL_RCC_OscConfig+0x248>)
 8003ca2:	2200      	movs	r2, #0
 8003ca4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003ca6:	f7ff f85f 	bl	8002d68 <HAL_GetTick>
 8003caa:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003cac:	e00e      	b.n	8003ccc <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003cae:	f7ff f85b 	bl	8002d68 <HAL_GetTick>
 8003cb2:	4602      	mov	r2, r0
 8003cb4:	693b      	ldr	r3, [r7, #16]
 8003cb6:	1ad3      	subs	r3, r2, r3
 8003cb8:	2b02      	cmp	r3, #2
 8003cba:	d907      	bls.n	8003ccc <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003cbc:	2303      	movs	r3, #3
 8003cbe:	e150      	b.n	8003f62 <HAL_RCC_OscConfig+0x4e2>
 8003cc0:	40023800 	.word	0x40023800
 8003cc4:	42470000 	.word	0x42470000
 8003cc8:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003ccc:	4b88      	ldr	r3, [pc, #544]	; (8003ef0 <HAL_RCC_OscConfig+0x470>)
 8003cce:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003cd0:	f003 0302 	and.w	r3, r3, #2
 8003cd4:	2b00      	cmp	r3, #0
 8003cd6:	d1ea      	bne.n	8003cae <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	f003 0304 	and.w	r3, r3, #4
 8003ce0:	2b00      	cmp	r3, #0
 8003ce2:	f000 8097 	beq.w	8003e14 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003ce6:	2300      	movs	r3, #0
 8003ce8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003cea:	4b81      	ldr	r3, [pc, #516]	; (8003ef0 <HAL_RCC_OscConfig+0x470>)
 8003cec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003cee:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003cf2:	2b00      	cmp	r3, #0
 8003cf4:	d10f      	bne.n	8003d16 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003cf6:	2300      	movs	r3, #0
 8003cf8:	60bb      	str	r3, [r7, #8]
 8003cfa:	4b7d      	ldr	r3, [pc, #500]	; (8003ef0 <HAL_RCC_OscConfig+0x470>)
 8003cfc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003cfe:	4a7c      	ldr	r2, [pc, #496]	; (8003ef0 <HAL_RCC_OscConfig+0x470>)
 8003d00:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003d04:	6413      	str	r3, [r2, #64]	; 0x40
 8003d06:	4b7a      	ldr	r3, [pc, #488]	; (8003ef0 <HAL_RCC_OscConfig+0x470>)
 8003d08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d0a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003d0e:	60bb      	str	r3, [r7, #8]
 8003d10:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003d12:	2301      	movs	r3, #1
 8003d14:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003d16:	4b77      	ldr	r3, [pc, #476]	; (8003ef4 <HAL_RCC_OscConfig+0x474>)
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003d1e:	2b00      	cmp	r3, #0
 8003d20:	d118      	bne.n	8003d54 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003d22:	4b74      	ldr	r3, [pc, #464]	; (8003ef4 <HAL_RCC_OscConfig+0x474>)
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	4a73      	ldr	r2, [pc, #460]	; (8003ef4 <HAL_RCC_OscConfig+0x474>)
 8003d28:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003d2c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003d2e:	f7ff f81b 	bl	8002d68 <HAL_GetTick>
 8003d32:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003d34:	e008      	b.n	8003d48 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003d36:	f7ff f817 	bl	8002d68 <HAL_GetTick>
 8003d3a:	4602      	mov	r2, r0
 8003d3c:	693b      	ldr	r3, [r7, #16]
 8003d3e:	1ad3      	subs	r3, r2, r3
 8003d40:	2b02      	cmp	r3, #2
 8003d42:	d901      	bls.n	8003d48 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003d44:	2303      	movs	r3, #3
 8003d46:	e10c      	b.n	8003f62 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003d48:	4b6a      	ldr	r3, [pc, #424]	; (8003ef4 <HAL_RCC_OscConfig+0x474>)
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003d50:	2b00      	cmp	r3, #0
 8003d52:	d0f0      	beq.n	8003d36 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	689b      	ldr	r3, [r3, #8]
 8003d58:	2b01      	cmp	r3, #1
 8003d5a:	d106      	bne.n	8003d6a <HAL_RCC_OscConfig+0x2ea>
 8003d5c:	4b64      	ldr	r3, [pc, #400]	; (8003ef0 <HAL_RCC_OscConfig+0x470>)
 8003d5e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003d60:	4a63      	ldr	r2, [pc, #396]	; (8003ef0 <HAL_RCC_OscConfig+0x470>)
 8003d62:	f043 0301 	orr.w	r3, r3, #1
 8003d66:	6713      	str	r3, [r2, #112]	; 0x70
 8003d68:	e01c      	b.n	8003da4 <HAL_RCC_OscConfig+0x324>
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	689b      	ldr	r3, [r3, #8]
 8003d6e:	2b05      	cmp	r3, #5
 8003d70:	d10c      	bne.n	8003d8c <HAL_RCC_OscConfig+0x30c>
 8003d72:	4b5f      	ldr	r3, [pc, #380]	; (8003ef0 <HAL_RCC_OscConfig+0x470>)
 8003d74:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003d76:	4a5e      	ldr	r2, [pc, #376]	; (8003ef0 <HAL_RCC_OscConfig+0x470>)
 8003d78:	f043 0304 	orr.w	r3, r3, #4
 8003d7c:	6713      	str	r3, [r2, #112]	; 0x70
 8003d7e:	4b5c      	ldr	r3, [pc, #368]	; (8003ef0 <HAL_RCC_OscConfig+0x470>)
 8003d80:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003d82:	4a5b      	ldr	r2, [pc, #364]	; (8003ef0 <HAL_RCC_OscConfig+0x470>)
 8003d84:	f043 0301 	orr.w	r3, r3, #1
 8003d88:	6713      	str	r3, [r2, #112]	; 0x70
 8003d8a:	e00b      	b.n	8003da4 <HAL_RCC_OscConfig+0x324>
 8003d8c:	4b58      	ldr	r3, [pc, #352]	; (8003ef0 <HAL_RCC_OscConfig+0x470>)
 8003d8e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003d90:	4a57      	ldr	r2, [pc, #348]	; (8003ef0 <HAL_RCC_OscConfig+0x470>)
 8003d92:	f023 0301 	bic.w	r3, r3, #1
 8003d96:	6713      	str	r3, [r2, #112]	; 0x70
 8003d98:	4b55      	ldr	r3, [pc, #340]	; (8003ef0 <HAL_RCC_OscConfig+0x470>)
 8003d9a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003d9c:	4a54      	ldr	r2, [pc, #336]	; (8003ef0 <HAL_RCC_OscConfig+0x470>)
 8003d9e:	f023 0304 	bic.w	r3, r3, #4
 8003da2:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	689b      	ldr	r3, [r3, #8]
 8003da8:	2b00      	cmp	r3, #0
 8003daa:	d015      	beq.n	8003dd8 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003dac:	f7fe ffdc 	bl	8002d68 <HAL_GetTick>
 8003db0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003db2:	e00a      	b.n	8003dca <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003db4:	f7fe ffd8 	bl	8002d68 <HAL_GetTick>
 8003db8:	4602      	mov	r2, r0
 8003dba:	693b      	ldr	r3, [r7, #16]
 8003dbc:	1ad3      	subs	r3, r2, r3
 8003dbe:	f241 3288 	movw	r2, #5000	; 0x1388
 8003dc2:	4293      	cmp	r3, r2
 8003dc4:	d901      	bls.n	8003dca <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8003dc6:	2303      	movs	r3, #3
 8003dc8:	e0cb      	b.n	8003f62 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003dca:	4b49      	ldr	r3, [pc, #292]	; (8003ef0 <HAL_RCC_OscConfig+0x470>)
 8003dcc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003dce:	f003 0302 	and.w	r3, r3, #2
 8003dd2:	2b00      	cmp	r3, #0
 8003dd4:	d0ee      	beq.n	8003db4 <HAL_RCC_OscConfig+0x334>
 8003dd6:	e014      	b.n	8003e02 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003dd8:	f7fe ffc6 	bl	8002d68 <HAL_GetTick>
 8003ddc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003dde:	e00a      	b.n	8003df6 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003de0:	f7fe ffc2 	bl	8002d68 <HAL_GetTick>
 8003de4:	4602      	mov	r2, r0
 8003de6:	693b      	ldr	r3, [r7, #16]
 8003de8:	1ad3      	subs	r3, r2, r3
 8003dea:	f241 3288 	movw	r2, #5000	; 0x1388
 8003dee:	4293      	cmp	r3, r2
 8003df0:	d901      	bls.n	8003df6 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8003df2:	2303      	movs	r3, #3
 8003df4:	e0b5      	b.n	8003f62 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003df6:	4b3e      	ldr	r3, [pc, #248]	; (8003ef0 <HAL_RCC_OscConfig+0x470>)
 8003df8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003dfa:	f003 0302 	and.w	r3, r3, #2
 8003dfe:	2b00      	cmp	r3, #0
 8003e00:	d1ee      	bne.n	8003de0 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003e02:	7dfb      	ldrb	r3, [r7, #23]
 8003e04:	2b01      	cmp	r3, #1
 8003e06:	d105      	bne.n	8003e14 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003e08:	4b39      	ldr	r3, [pc, #228]	; (8003ef0 <HAL_RCC_OscConfig+0x470>)
 8003e0a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e0c:	4a38      	ldr	r2, [pc, #224]	; (8003ef0 <HAL_RCC_OscConfig+0x470>)
 8003e0e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003e12:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	699b      	ldr	r3, [r3, #24]
 8003e18:	2b00      	cmp	r3, #0
 8003e1a:	f000 80a1 	beq.w	8003f60 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003e1e:	4b34      	ldr	r3, [pc, #208]	; (8003ef0 <HAL_RCC_OscConfig+0x470>)
 8003e20:	689b      	ldr	r3, [r3, #8]
 8003e22:	f003 030c 	and.w	r3, r3, #12
 8003e26:	2b08      	cmp	r3, #8
 8003e28:	d05c      	beq.n	8003ee4 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	699b      	ldr	r3, [r3, #24]
 8003e2e:	2b02      	cmp	r3, #2
 8003e30:	d141      	bne.n	8003eb6 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003e32:	4b31      	ldr	r3, [pc, #196]	; (8003ef8 <HAL_RCC_OscConfig+0x478>)
 8003e34:	2200      	movs	r2, #0
 8003e36:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003e38:	f7fe ff96 	bl	8002d68 <HAL_GetTick>
 8003e3c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003e3e:	e008      	b.n	8003e52 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003e40:	f7fe ff92 	bl	8002d68 <HAL_GetTick>
 8003e44:	4602      	mov	r2, r0
 8003e46:	693b      	ldr	r3, [r7, #16]
 8003e48:	1ad3      	subs	r3, r2, r3
 8003e4a:	2b02      	cmp	r3, #2
 8003e4c:	d901      	bls.n	8003e52 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8003e4e:	2303      	movs	r3, #3
 8003e50:	e087      	b.n	8003f62 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003e52:	4b27      	ldr	r3, [pc, #156]	; (8003ef0 <HAL_RCC_OscConfig+0x470>)
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003e5a:	2b00      	cmp	r3, #0
 8003e5c:	d1f0      	bne.n	8003e40 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	69da      	ldr	r2, [r3, #28]
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	6a1b      	ldr	r3, [r3, #32]
 8003e66:	431a      	orrs	r2, r3
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e6c:	019b      	lsls	r3, r3, #6
 8003e6e:	431a      	orrs	r2, r3
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003e74:	085b      	lsrs	r3, r3, #1
 8003e76:	3b01      	subs	r3, #1
 8003e78:	041b      	lsls	r3, r3, #16
 8003e7a:	431a      	orrs	r2, r3
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e80:	061b      	lsls	r3, r3, #24
 8003e82:	491b      	ldr	r1, [pc, #108]	; (8003ef0 <HAL_RCC_OscConfig+0x470>)
 8003e84:	4313      	orrs	r3, r2
 8003e86:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003e88:	4b1b      	ldr	r3, [pc, #108]	; (8003ef8 <HAL_RCC_OscConfig+0x478>)
 8003e8a:	2201      	movs	r2, #1
 8003e8c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003e8e:	f7fe ff6b 	bl	8002d68 <HAL_GetTick>
 8003e92:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003e94:	e008      	b.n	8003ea8 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003e96:	f7fe ff67 	bl	8002d68 <HAL_GetTick>
 8003e9a:	4602      	mov	r2, r0
 8003e9c:	693b      	ldr	r3, [r7, #16]
 8003e9e:	1ad3      	subs	r3, r2, r3
 8003ea0:	2b02      	cmp	r3, #2
 8003ea2:	d901      	bls.n	8003ea8 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003ea4:	2303      	movs	r3, #3
 8003ea6:	e05c      	b.n	8003f62 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003ea8:	4b11      	ldr	r3, [pc, #68]	; (8003ef0 <HAL_RCC_OscConfig+0x470>)
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003eb0:	2b00      	cmp	r3, #0
 8003eb2:	d0f0      	beq.n	8003e96 <HAL_RCC_OscConfig+0x416>
 8003eb4:	e054      	b.n	8003f60 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003eb6:	4b10      	ldr	r3, [pc, #64]	; (8003ef8 <HAL_RCC_OscConfig+0x478>)
 8003eb8:	2200      	movs	r2, #0
 8003eba:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003ebc:	f7fe ff54 	bl	8002d68 <HAL_GetTick>
 8003ec0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003ec2:	e008      	b.n	8003ed6 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003ec4:	f7fe ff50 	bl	8002d68 <HAL_GetTick>
 8003ec8:	4602      	mov	r2, r0
 8003eca:	693b      	ldr	r3, [r7, #16]
 8003ecc:	1ad3      	subs	r3, r2, r3
 8003ece:	2b02      	cmp	r3, #2
 8003ed0:	d901      	bls.n	8003ed6 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8003ed2:	2303      	movs	r3, #3
 8003ed4:	e045      	b.n	8003f62 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003ed6:	4b06      	ldr	r3, [pc, #24]	; (8003ef0 <HAL_RCC_OscConfig+0x470>)
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003ede:	2b00      	cmp	r3, #0
 8003ee0:	d1f0      	bne.n	8003ec4 <HAL_RCC_OscConfig+0x444>
 8003ee2:	e03d      	b.n	8003f60 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	699b      	ldr	r3, [r3, #24]
 8003ee8:	2b01      	cmp	r3, #1
 8003eea:	d107      	bne.n	8003efc <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8003eec:	2301      	movs	r3, #1
 8003eee:	e038      	b.n	8003f62 <HAL_RCC_OscConfig+0x4e2>
 8003ef0:	40023800 	.word	0x40023800
 8003ef4:	40007000 	.word	0x40007000
 8003ef8:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003efc:	4b1b      	ldr	r3, [pc, #108]	; (8003f6c <HAL_RCC_OscConfig+0x4ec>)
 8003efe:	685b      	ldr	r3, [r3, #4]
 8003f00:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	699b      	ldr	r3, [r3, #24]
 8003f06:	2b01      	cmp	r3, #1
 8003f08:	d028      	beq.n	8003f5c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003f0a:	68fb      	ldr	r3, [r7, #12]
 8003f0c:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003f14:	429a      	cmp	r2, r3
 8003f16:	d121      	bne.n	8003f5c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003f18:	68fb      	ldr	r3, [r7, #12]
 8003f1a:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003f22:	429a      	cmp	r2, r3
 8003f24:	d11a      	bne.n	8003f5c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003f26:	68fa      	ldr	r2, [r7, #12]
 8003f28:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8003f2c:	4013      	ands	r3, r2
 8003f2e:	687a      	ldr	r2, [r7, #4]
 8003f30:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8003f32:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003f34:	4293      	cmp	r3, r2
 8003f36:	d111      	bne.n	8003f5c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003f38:	68fb      	ldr	r3, [r7, #12]
 8003f3a:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003f42:	085b      	lsrs	r3, r3, #1
 8003f44:	3b01      	subs	r3, #1
 8003f46:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003f48:	429a      	cmp	r2, r3
 8003f4a:	d107      	bne.n	8003f5c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003f4c:	68fb      	ldr	r3, [r7, #12]
 8003f4e:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f56:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003f58:	429a      	cmp	r2, r3
 8003f5a:	d001      	beq.n	8003f60 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8003f5c:	2301      	movs	r3, #1
 8003f5e:	e000      	b.n	8003f62 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8003f60:	2300      	movs	r3, #0
}
 8003f62:	4618      	mov	r0, r3
 8003f64:	3718      	adds	r7, #24
 8003f66:	46bd      	mov	sp, r7
 8003f68:	bd80      	pop	{r7, pc}
 8003f6a:	bf00      	nop
 8003f6c:	40023800 	.word	0x40023800

08003f70 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003f70:	b580      	push	{r7, lr}
 8003f72:	b084      	sub	sp, #16
 8003f74:	af00      	add	r7, sp, #0
 8003f76:	6078      	str	r0, [r7, #4]
 8003f78:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	2b00      	cmp	r3, #0
 8003f7e:	d101      	bne.n	8003f84 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003f80:	2301      	movs	r3, #1
 8003f82:	e0cc      	b.n	800411e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003f84:	4b68      	ldr	r3, [pc, #416]	; (8004128 <HAL_RCC_ClockConfig+0x1b8>)
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	f003 0307 	and.w	r3, r3, #7
 8003f8c:	683a      	ldr	r2, [r7, #0]
 8003f8e:	429a      	cmp	r2, r3
 8003f90:	d90c      	bls.n	8003fac <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003f92:	4b65      	ldr	r3, [pc, #404]	; (8004128 <HAL_RCC_ClockConfig+0x1b8>)
 8003f94:	683a      	ldr	r2, [r7, #0]
 8003f96:	b2d2      	uxtb	r2, r2
 8003f98:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003f9a:	4b63      	ldr	r3, [pc, #396]	; (8004128 <HAL_RCC_ClockConfig+0x1b8>)
 8003f9c:	681b      	ldr	r3, [r3, #0]
 8003f9e:	f003 0307 	and.w	r3, r3, #7
 8003fa2:	683a      	ldr	r2, [r7, #0]
 8003fa4:	429a      	cmp	r2, r3
 8003fa6:	d001      	beq.n	8003fac <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003fa8:	2301      	movs	r3, #1
 8003faa:	e0b8      	b.n	800411e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	f003 0302 	and.w	r3, r3, #2
 8003fb4:	2b00      	cmp	r3, #0
 8003fb6:	d020      	beq.n	8003ffa <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	f003 0304 	and.w	r3, r3, #4
 8003fc0:	2b00      	cmp	r3, #0
 8003fc2:	d005      	beq.n	8003fd0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003fc4:	4b59      	ldr	r3, [pc, #356]	; (800412c <HAL_RCC_ClockConfig+0x1bc>)
 8003fc6:	689b      	ldr	r3, [r3, #8]
 8003fc8:	4a58      	ldr	r2, [pc, #352]	; (800412c <HAL_RCC_ClockConfig+0x1bc>)
 8003fca:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8003fce:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	f003 0308 	and.w	r3, r3, #8
 8003fd8:	2b00      	cmp	r3, #0
 8003fda:	d005      	beq.n	8003fe8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003fdc:	4b53      	ldr	r3, [pc, #332]	; (800412c <HAL_RCC_ClockConfig+0x1bc>)
 8003fde:	689b      	ldr	r3, [r3, #8]
 8003fe0:	4a52      	ldr	r2, [pc, #328]	; (800412c <HAL_RCC_ClockConfig+0x1bc>)
 8003fe2:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8003fe6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003fe8:	4b50      	ldr	r3, [pc, #320]	; (800412c <HAL_RCC_ClockConfig+0x1bc>)
 8003fea:	689b      	ldr	r3, [r3, #8]
 8003fec:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	689b      	ldr	r3, [r3, #8]
 8003ff4:	494d      	ldr	r1, [pc, #308]	; (800412c <HAL_RCC_ClockConfig+0x1bc>)
 8003ff6:	4313      	orrs	r3, r2
 8003ff8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	681b      	ldr	r3, [r3, #0]
 8003ffe:	f003 0301 	and.w	r3, r3, #1
 8004002:	2b00      	cmp	r3, #0
 8004004:	d044      	beq.n	8004090 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	685b      	ldr	r3, [r3, #4]
 800400a:	2b01      	cmp	r3, #1
 800400c:	d107      	bne.n	800401e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800400e:	4b47      	ldr	r3, [pc, #284]	; (800412c <HAL_RCC_ClockConfig+0x1bc>)
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004016:	2b00      	cmp	r3, #0
 8004018:	d119      	bne.n	800404e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800401a:	2301      	movs	r3, #1
 800401c:	e07f      	b.n	800411e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	685b      	ldr	r3, [r3, #4]
 8004022:	2b02      	cmp	r3, #2
 8004024:	d003      	beq.n	800402e <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800402a:	2b03      	cmp	r3, #3
 800402c:	d107      	bne.n	800403e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800402e:	4b3f      	ldr	r3, [pc, #252]	; (800412c <HAL_RCC_ClockConfig+0x1bc>)
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004036:	2b00      	cmp	r3, #0
 8004038:	d109      	bne.n	800404e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800403a:	2301      	movs	r3, #1
 800403c:	e06f      	b.n	800411e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800403e:	4b3b      	ldr	r3, [pc, #236]	; (800412c <HAL_RCC_ClockConfig+0x1bc>)
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	f003 0302 	and.w	r3, r3, #2
 8004046:	2b00      	cmp	r3, #0
 8004048:	d101      	bne.n	800404e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800404a:	2301      	movs	r3, #1
 800404c:	e067      	b.n	800411e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800404e:	4b37      	ldr	r3, [pc, #220]	; (800412c <HAL_RCC_ClockConfig+0x1bc>)
 8004050:	689b      	ldr	r3, [r3, #8]
 8004052:	f023 0203 	bic.w	r2, r3, #3
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	685b      	ldr	r3, [r3, #4]
 800405a:	4934      	ldr	r1, [pc, #208]	; (800412c <HAL_RCC_ClockConfig+0x1bc>)
 800405c:	4313      	orrs	r3, r2
 800405e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004060:	f7fe fe82 	bl	8002d68 <HAL_GetTick>
 8004064:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004066:	e00a      	b.n	800407e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004068:	f7fe fe7e 	bl	8002d68 <HAL_GetTick>
 800406c:	4602      	mov	r2, r0
 800406e:	68fb      	ldr	r3, [r7, #12]
 8004070:	1ad3      	subs	r3, r2, r3
 8004072:	f241 3288 	movw	r2, #5000	; 0x1388
 8004076:	4293      	cmp	r3, r2
 8004078:	d901      	bls.n	800407e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800407a:	2303      	movs	r3, #3
 800407c:	e04f      	b.n	800411e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800407e:	4b2b      	ldr	r3, [pc, #172]	; (800412c <HAL_RCC_ClockConfig+0x1bc>)
 8004080:	689b      	ldr	r3, [r3, #8]
 8004082:	f003 020c 	and.w	r2, r3, #12
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	685b      	ldr	r3, [r3, #4]
 800408a:	009b      	lsls	r3, r3, #2
 800408c:	429a      	cmp	r2, r3
 800408e:	d1eb      	bne.n	8004068 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004090:	4b25      	ldr	r3, [pc, #148]	; (8004128 <HAL_RCC_ClockConfig+0x1b8>)
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	f003 0307 	and.w	r3, r3, #7
 8004098:	683a      	ldr	r2, [r7, #0]
 800409a:	429a      	cmp	r2, r3
 800409c:	d20c      	bcs.n	80040b8 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800409e:	4b22      	ldr	r3, [pc, #136]	; (8004128 <HAL_RCC_ClockConfig+0x1b8>)
 80040a0:	683a      	ldr	r2, [r7, #0]
 80040a2:	b2d2      	uxtb	r2, r2
 80040a4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80040a6:	4b20      	ldr	r3, [pc, #128]	; (8004128 <HAL_RCC_ClockConfig+0x1b8>)
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	f003 0307 	and.w	r3, r3, #7
 80040ae:	683a      	ldr	r2, [r7, #0]
 80040b0:	429a      	cmp	r2, r3
 80040b2:	d001      	beq.n	80040b8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80040b4:	2301      	movs	r3, #1
 80040b6:	e032      	b.n	800411e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	f003 0304 	and.w	r3, r3, #4
 80040c0:	2b00      	cmp	r3, #0
 80040c2:	d008      	beq.n	80040d6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80040c4:	4b19      	ldr	r3, [pc, #100]	; (800412c <HAL_RCC_ClockConfig+0x1bc>)
 80040c6:	689b      	ldr	r3, [r3, #8]
 80040c8:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	68db      	ldr	r3, [r3, #12]
 80040d0:	4916      	ldr	r1, [pc, #88]	; (800412c <HAL_RCC_ClockConfig+0x1bc>)
 80040d2:	4313      	orrs	r3, r2
 80040d4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	f003 0308 	and.w	r3, r3, #8
 80040de:	2b00      	cmp	r3, #0
 80040e0:	d009      	beq.n	80040f6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80040e2:	4b12      	ldr	r3, [pc, #72]	; (800412c <HAL_RCC_ClockConfig+0x1bc>)
 80040e4:	689b      	ldr	r3, [r3, #8]
 80040e6:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	691b      	ldr	r3, [r3, #16]
 80040ee:	00db      	lsls	r3, r3, #3
 80040f0:	490e      	ldr	r1, [pc, #56]	; (800412c <HAL_RCC_ClockConfig+0x1bc>)
 80040f2:	4313      	orrs	r3, r2
 80040f4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80040f6:	f000 f821 	bl	800413c <HAL_RCC_GetSysClockFreq>
 80040fa:	4602      	mov	r2, r0
 80040fc:	4b0b      	ldr	r3, [pc, #44]	; (800412c <HAL_RCC_ClockConfig+0x1bc>)
 80040fe:	689b      	ldr	r3, [r3, #8]
 8004100:	091b      	lsrs	r3, r3, #4
 8004102:	f003 030f 	and.w	r3, r3, #15
 8004106:	490a      	ldr	r1, [pc, #40]	; (8004130 <HAL_RCC_ClockConfig+0x1c0>)
 8004108:	5ccb      	ldrb	r3, [r1, r3]
 800410a:	fa22 f303 	lsr.w	r3, r2, r3
 800410e:	4a09      	ldr	r2, [pc, #36]	; (8004134 <HAL_RCC_ClockConfig+0x1c4>)
 8004110:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8004112:	4b09      	ldr	r3, [pc, #36]	; (8004138 <HAL_RCC_ClockConfig+0x1c8>)
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	4618      	mov	r0, r3
 8004118:	f7fe fde2 	bl	8002ce0 <HAL_InitTick>

  return HAL_OK;
 800411c:	2300      	movs	r3, #0
}
 800411e:	4618      	mov	r0, r3
 8004120:	3710      	adds	r7, #16
 8004122:	46bd      	mov	sp, r7
 8004124:	bd80      	pop	{r7, pc}
 8004126:	bf00      	nop
 8004128:	40023c00 	.word	0x40023c00
 800412c:	40023800 	.word	0x40023800
 8004130:	0800b2e0 	.word	0x0800b2e0
 8004134:	20000000 	.word	0x20000000
 8004138:	20000004 	.word	0x20000004

0800413c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800413c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004140:	b094      	sub	sp, #80	; 0x50
 8004142:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8004144:	2300      	movs	r3, #0
 8004146:	647b      	str	r3, [r7, #68]	; 0x44
  uint32_t pllvco = 0U;
 8004148:	2300      	movs	r3, #0
 800414a:	64fb      	str	r3, [r7, #76]	; 0x4c
  uint32_t pllp = 0U;
 800414c:	2300      	movs	r3, #0
 800414e:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8004150:	2300      	movs	r3, #0
 8004152:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004154:	4b79      	ldr	r3, [pc, #484]	; (800433c <HAL_RCC_GetSysClockFreq+0x200>)
 8004156:	689b      	ldr	r3, [r3, #8]
 8004158:	f003 030c 	and.w	r3, r3, #12
 800415c:	2b08      	cmp	r3, #8
 800415e:	d00d      	beq.n	800417c <HAL_RCC_GetSysClockFreq+0x40>
 8004160:	2b08      	cmp	r3, #8
 8004162:	f200 80e1 	bhi.w	8004328 <HAL_RCC_GetSysClockFreq+0x1ec>
 8004166:	2b00      	cmp	r3, #0
 8004168:	d002      	beq.n	8004170 <HAL_RCC_GetSysClockFreq+0x34>
 800416a:	2b04      	cmp	r3, #4
 800416c:	d003      	beq.n	8004176 <HAL_RCC_GetSysClockFreq+0x3a>
 800416e:	e0db      	b.n	8004328 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004170:	4b73      	ldr	r3, [pc, #460]	; (8004340 <HAL_RCC_GetSysClockFreq+0x204>)
 8004172:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8004174:	e0db      	b.n	800432e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004176:	4b73      	ldr	r3, [pc, #460]	; (8004344 <HAL_RCC_GetSysClockFreq+0x208>)
 8004178:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800417a:	e0d8      	b.n	800432e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800417c:	4b6f      	ldr	r3, [pc, #444]	; (800433c <HAL_RCC_GetSysClockFreq+0x200>)
 800417e:	685b      	ldr	r3, [r3, #4]
 8004180:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004184:	647b      	str	r3, [r7, #68]	; 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004186:	4b6d      	ldr	r3, [pc, #436]	; (800433c <HAL_RCC_GetSysClockFreq+0x200>)
 8004188:	685b      	ldr	r3, [r3, #4]
 800418a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800418e:	2b00      	cmp	r3, #0
 8004190:	d063      	beq.n	800425a <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004192:	4b6a      	ldr	r3, [pc, #424]	; (800433c <HAL_RCC_GetSysClockFreq+0x200>)
 8004194:	685b      	ldr	r3, [r3, #4]
 8004196:	099b      	lsrs	r3, r3, #6
 8004198:	2200      	movs	r2, #0
 800419a:	63bb      	str	r3, [r7, #56]	; 0x38
 800419c:	63fa      	str	r2, [r7, #60]	; 0x3c
 800419e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80041a0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80041a4:	633b      	str	r3, [r7, #48]	; 0x30
 80041a6:	2300      	movs	r3, #0
 80041a8:	637b      	str	r3, [r7, #52]	; 0x34
 80041aa:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 80041ae:	4622      	mov	r2, r4
 80041b0:	462b      	mov	r3, r5
 80041b2:	f04f 0000 	mov.w	r0, #0
 80041b6:	f04f 0100 	mov.w	r1, #0
 80041ba:	0159      	lsls	r1, r3, #5
 80041bc:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80041c0:	0150      	lsls	r0, r2, #5
 80041c2:	4602      	mov	r2, r0
 80041c4:	460b      	mov	r3, r1
 80041c6:	4621      	mov	r1, r4
 80041c8:	1a51      	subs	r1, r2, r1
 80041ca:	6139      	str	r1, [r7, #16]
 80041cc:	4629      	mov	r1, r5
 80041ce:	eb63 0301 	sbc.w	r3, r3, r1
 80041d2:	617b      	str	r3, [r7, #20]
 80041d4:	f04f 0200 	mov.w	r2, #0
 80041d8:	f04f 0300 	mov.w	r3, #0
 80041dc:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80041e0:	4659      	mov	r1, fp
 80041e2:	018b      	lsls	r3, r1, #6
 80041e4:	4651      	mov	r1, sl
 80041e6:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80041ea:	4651      	mov	r1, sl
 80041ec:	018a      	lsls	r2, r1, #6
 80041ee:	4651      	mov	r1, sl
 80041f0:	ebb2 0801 	subs.w	r8, r2, r1
 80041f4:	4659      	mov	r1, fp
 80041f6:	eb63 0901 	sbc.w	r9, r3, r1
 80041fa:	f04f 0200 	mov.w	r2, #0
 80041fe:	f04f 0300 	mov.w	r3, #0
 8004202:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004206:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800420a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800420e:	4690      	mov	r8, r2
 8004210:	4699      	mov	r9, r3
 8004212:	4623      	mov	r3, r4
 8004214:	eb18 0303 	adds.w	r3, r8, r3
 8004218:	60bb      	str	r3, [r7, #8]
 800421a:	462b      	mov	r3, r5
 800421c:	eb49 0303 	adc.w	r3, r9, r3
 8004220:	60fb      	str	r3, [r7, #12]
 8004222:	f04f 0200 	mov.w	r2, #0
 8004226:	f04f 0300 	mov.w	r3, #0
 800422a:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800422e:	4629      	mov	r1, r5
 8004230:	024b      	lsls	r3, r1, #9
 8004232:	4621      	mov	r1, r4
 8004234:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004238:	4621      	mov	r1, r4
 800423a:	024a      	lsls	r2, r1, #9
 800423c:	4610      	mov	r0, r2
 800423e:	4619      	mov	r1, r3
 8004240:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004242:	2200      	movs	r2, #0
 8004244:	62bb      	str	r3, [r7, #40]	; 0x28
 8004246:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004248:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800424c:	f7fc fd24 	bl	8000c98 <__aeabi_uldivmod>
 8004250:	4602      	mov	r2, r0
 8004252:	460b      	mov	r3, r1
 8004254:	4613      	mov	r3, r2
 8004256:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004258:	e058      	b.n	800430c <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800425a:	4b38      	ldr	r3, [pc, #224]	; (800433c <HAL_RCC_GetSysClockFreq+0x200>)
 800425c:	685b      	ldr	r3, [r3, #4]
 800425e:	099b      	lsrs	r3, r3, #6
 8004260:	2200      	movs	r2, #0
 8004262:	4618      	mov	r0, r3
 8004264:	4611      	mov	r1, r2
 8004266:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800426a:	623b      	str	r3, [r7, #32]
 800426c:	2300      	movs	r3, #0
 800426e:	627b      	str	r3, [r7, #36]	; 0x24
 8004270:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8004274:	4642      	mov	r2, r8
 8004276:	464b      	mov	r3, r9
 8004278:	f04f 0000 	mov.w	r0, #0
 800427c:	f04f 0100 	mov.w	r1, #0
 8004280:	0159      	lsls	r1, r3, #5
 8004282:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004286:	0150      	lsls	r0, r2, #5
 8004288:	4602      	mov	r2, r0
 800428a:	460b      	mov	r3, r1
 800428c:	4641      	mov	r1, r8
 800428e:	ebb2 0a01 	subs.w	sl, r2, r1
 8004292:	4649      	mov	r1, r9
 8004294:	eb63 0b01 	sbc.w	fp, r3, r1
 8004298:	f04f 0200 	mov.w	r2, #0
 800429c:	f04f 0300 	mov.w	r3, #0
 80042a0:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80042a4:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80042a8:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80042ac:	ebb2 040a 	subs.w	r4, r2, sl
 80042b0:	eb63 050b 	sbc.w	r5, r3, fp
 80042b4:	f04f 0200 	mov.w	r2, #0
 80042b8:	f04f 0300 	mov.w	r3, #0
 80042bc:	00eb      	lsls	r3, r5, #3
 80042be:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80042c2:	00e2      	lsls	r2, r4, #3
 80042c4:	4614      	mov	r4, r2
 80042c6:	461d      	mov	r5, r3
 80042c8:	4643      	mov	r3, r8
 80042ca:	18e3      	adds	r3, r4, r3
 80042cc:	603b      	str	r3, [r7, #0]
 80042ce:	464b      	mov	r3, r9
 80042d0:	eb45 0303 	adc.w	r3, r5, r3
 80042d4:	607b      	str	r3, [r7, #4]
 80042d6:	f04f 0200 	mov.w	r2, #0
 80042da:	f04f 0300 	mov.w	r3, #0
 80042de:	e9d7 4500 	ldrd	r4, r5, [r7]
 80042e2:	4629      	mov	r1, r5
 80042e4:	028b      	lsls	r3, r1, #10
 80042e6:	4621      	mov	r1, r4
 80042e8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80042ec:	4621      	mov	r1, r4
 80042ee:	028a      	lsls	r2, r1, #10
 80042f0:	4610      	mov	r0, r2
 80042f2:	4619      	mov	r1, r3
 80042f4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80042f6:	2200      	movs	r2, #0
 80042f8:	61bb      	str	r3, [r7, #24]
 80042fa:	61fa      	str	r2, [r7, #28]
 80042fc:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004300:	f7fc fcca 	bl	8000c98 <__aeabi_uldivmod>
 8004304:	4602      	mov	r2, r0
 8004306:	460b      	mov	r3, r1
 8004308:	4613      	mov	r3, r2
 800430a:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 800430c:	4b0b      	ldr	r3, [pc, #44]	; (800433c <HAL_RCC_GetSysClockFreq+0x200>)
 800430e:	685b      	ldr	r3, [r3, #4]
 8004310:	0c1b      	lsrs	r3, r3, #16
 8004312:	f003 0303 	and.w	r3, r3, #3
 8004316:	3301      	adds	r3, #1
 8004318:	005b      	lsls	r3, r3, #1
 800431a:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco / pllp;
 800431c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800431e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004320:	fbb2 f3f3 	udiv	r3, r2, r3
 8004324:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8004326:	e002      	b.n	800432e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004328:	4b05      	ldr	r3, [pc, #20]	; (8004340 <HAL_RCC_GetSysClockFreq+0x204>)
 800432a:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800432c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800432e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8004330:	4618      	mov	r0, r3
 8004332:	3750      	adds	r7, #80	; 0x50
 8004334:	46bd      	mov	sp, r7
 8004336:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800433a:	bf00      	nop
 800433c:	40023800 	.word	0x40023800
 8004340:	00f42400 	.word	0x00f42400
 8004344:	007a1200 	.word	0x007a1200

08004348 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004348:	b480      	push	{r7}
 800434a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800434c:	4b03      	ldr	r3, [pc, #12]	; (800435c <HAL_RCC_GetHCLKFreq+0x14>)
 800434e:	681b      	ldr	r3, [r3, #0]
}
 8004350:	4618      	mov	r0, r3
 8004352:	46bd      	mov	sp, r7
 8004354:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004358:	4770      	bx	lr
 800435a:	bf00      	nop
 800435c:	20000000 	.word	0x20000000

08004360 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004360:	b580      	push	{r7, lr}
 8004362:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004364:	f7ff fff0 	bl	8004348 <HAL_RCC_GetHCLKFreq>
 8004368:	4602      	mov	r2, r0
 800436a:	4b05      	ldr	r3, [pc, #20]	; (8004380 <HAL_RCC_GetPCLK1Freq+0x20>)
 800436c:	689b      	ldr	r3, [r3, #8]
 800436e:	0a9b      	lsrs	r3, r3, #10
 8004370:	f003 0307 	and.w	r3, r3, #7
 8004374:	4903      	ldr	r1, [pc, #12]	; (8004384 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004376:	5ccb      	ldrb	r3, [r1, r3]
 8004378:	fa22 f303 	lsr.w	r3, r2, r3
}
 800437c:	4618      	mov	r0, r3
 800437e:	bd80      	pop	{r7, pc}
 8004380:	40023800 	.word	0x40023800
 8004384:	0800b2f0 	.word	0x0800b2f0

08004388 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004388:	b580      	push	{r7, lr}
 800438a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800438c:	f7ff ffdc 	bl	8004348 <HAL_RCC_GetHCLKFreq>
 8004390:	4602      	mov	r2, r0
 8004392:	4b05      	ldr	r3, [pc, #20]	; (80043a8 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004394:	689b      	ldr	r3, [r3, #8]
 8004396:	0b5b      	lsrs	r3, r3, #13
 8004398:	f003 0307 	and.w	r3, r3, #7
 800439c:	4903      	ldr	r1, [pc, #12]	; (80043ac <HAL_RCC_GetPCLK2Freq+0x24>)
 800439e:	5ccb      	ldrb	r3, [r1, r3]
 80043a0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80043a4:	4618      	mov	r0, r3
 80043a6:	bd80      	pop	{r7, pc}
 80043a8:	40023800 	.word	0x40023800
 80043ac:	0800b2f0 	.word	0x0800b2f0

080043b0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80043b0:	b580      	push	{r7, lr}
 80043b2:	b082      	sub	sp, #8
 80043b4:	af00      	add	r7, sp, #0
 80043b6:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	2b00      	cmp	r3, #0
 80043bc:	d101      	bne.n	80043c2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80043be:	2301      	movs	r3, #1
 80043c0:	e07b      	b.n	80044ba <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80043c6:	2b00      	cmp	r3, #0
 80043c8:	d108      	bne.n	80043dc <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	685b      	ldr	r3, [r3, #4]
 80043ce:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80043d2:	d009      	beq.n	80043e8 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	2200      	movs	r2, #0
 80043d8:	61da      	str	r2, [r3, #28]
 80043da:	e005      	b.n	80043e8 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	2200      	movs	r2, #0
 80043e0:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	2200      	movs	r2, #0
 80043e6:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	2200      	movs	r2, #0
 80043ec:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80043f4:	b2db      	uxtb	r3, r3
 80043f6:	2b00      	cmp	r3, #0
 80043f8:	d106      	bne.n	8004408 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	2200      	movs	r2, #0
 80043fe:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004402:	6878      	ldr	r0, [r7, #4]
 8004404:	f7fe f91e 	bl	8002644 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	2202      	movs	r2, #2
 800440c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	681a      	ldr	r2, [r3, #0]
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	681b      	ldr	r3, [r3, #0]
 800441a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800441e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	685b      	ldr	r3, [r3, #4]
 8004424:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	689b      	ldr	r3, [r3, #8]
 800442c:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8004430:	431a      	orrs	r2, r3
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	68db      	ldr	r3, [r3, #12]
 8004436:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800443a:	431a      	orrs	r2, r3
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	691b      	ldr	r3, [r3, #16]
 8004440:	f003 0302 	and.w	r3, r3, #2
 8004444:	431a      	orrs	r2, r3
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	695b      	ldr	r3, [r3, #20]
 800444a:	f003 0301 	and.w	r3, r3, #1
 800444e:	431a      	orrs	r2, r3
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	699b      	ldr	r3, [r3, #24]
 8004454:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004458:	431a      	orrs	r2, r3
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	69db      	ldr	r3, [r3, #28]
 800445e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8004462:	431a      	orrs	r2, r3
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	6a1b      	ldr	r3, [r3, #32]
 8004468:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800446c:	ea42 0103 	orr.w	r1, r2, r3
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004474:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	681b      	ldr	r3, [r3, #0]
 800447c:	430a      	orrs	r2, r1
 800447e:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	699b      	ldr	r3, [r3, #24]
 8004484:	0c1b      	lsrs	r3, r3, #16
 8004486:	f003 0104 	and.w	r1, r3, #4
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800448e:	f003 0210 	and.w	r2, r3, #16
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	430a      	orrs	r2, r1
 8004498:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	69da      	ldr	r2, [r3, #28]
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	681b      	ldr	r3, [r3, #0]
 80044a4:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80044a8:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	2200      	movs	r2, #0
 80044ae:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	2201      	movs	r2, #1
 80044b4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 80044b8:	2300      	movs	r3, #0
}
 80044ba:	4618      	mov	r0, r3
 80044bc:	3708      	adds	r7, #8
 80044be:	46bd      	mov	sp, r7
 80044c0:	bd80      	pop	{r7, pc}

080044c2 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80044c2:	b580      	push	{r7, lr}
 80044c4:	b088      	sub	sp, #32
 80044c6:	af00      	add	r7, sp, #0
 80044c8:	60f8      	str	r0, [r7, #12]
 80044ca:	60b9      	str	r1, [r7, #8]
 80044cc:	603b      	str	r3, [r7, #0]
 80044ce:	4613      	mov	r3, r2
 80044d0:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80044d2:	f7fe fc49 	bl	8002d68 <HAL_GetTick>
 80044d6:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 80044d8:	88fb      	ldrh	r3, [r7, #6]
 80044da:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 80044dc:	68fb      	ldr	r3, [r7, #12]
 80044de:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80044e2:	b2db      	uxtb	r3, r3
 80044e4:	2b01      	cmp	r3, #1
 80044e6:	d001      	beq.n	80044ec <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 80044e8:	2302      	movs	r3, #2
 80044ea:	e12a      	b.n	8004742 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 80044ec:	68bb      	ldr	r3, [r7, #8]
 80044ee:	2b00      	cmp	r3, #0
 80044f0:	d002      	beq.n	80044f8 <HAL_SPI_Transmit+0x36>
 80044f2:	88fb      	ldrh	r3, [r7, #6]
 80044f4:	2b00      	cmp	r3, #0
 80044f6:	d101      	bne.n	80044fc <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 80044f8:	2301      	movs	r3, #1
 80044fa:	e122      	b.n	8004742 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80044fc:	68fb      	ldr	r3, [r7, #12]
 80044fe:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8004502:	2b01      	cmp	r3, #1
 8004504:	d101      	bne.n	800450a <HAL_SPI_Transmit+0x48>
 8004506:	2302      	movs	r3, #2
 8004508:	e11b      	b.n	8004742 <HAL_SPI_Transmit+0x280>
 800450a:	68fb      	ldr	r3, [r7, #12]
 800450c:	2201      	movs	r2, #1
 800450e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8004512:	68fb      	ldr	r3, [r7, #12]
 8004514:	2203      	movs	r2, #3
 8004516:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800451a:	68fb      	ldr	r3, [r7, #12]
 800451c:	2200      	movs	r2, #0
 800451e:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8004520:	68fb      	ldr	r3, [r7, #12]
 8004522:	68ba      	ldr	r2, [r7, #8]
 8004524:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8004526:	68fb      	ldr	r3, [r7, #12]
 8004528:	88fa      	ldrh	r2, [r7, #6]
 800452a:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 800452c:	68fb      	ldr	r3, [r7, #12]
 800452e:	88fa      	ldrh	r2, [r7, #6]
 8004530:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8004532:	68fb      	ldr	r3, [r7, #12]
 8004534:	2200      	movs	r2, #0
 8004536:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8004538:	68fb      	ldr	r3, [r7, #12]
 800453a:	2200      	movs	r2, #0
 800453c:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 800453e:	68fb      	ldr	r3, [r7, #12]
 8004540:	2200      	movs	r2, #0
 8004542:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8004544:	68fb      	ldr	r3, [r7, #12]
 8004546:	2200      	movs	r2, #0
 8004548:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 800454a:	68fb      	ldr	r3, [r7, #12]
 800454c:	2200      	movs	r2, #0
 800454e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004550:	68fb      	ldr	r3, [r7, #12]
 8004552:	689b      	ldr	r3, [r3, #8]
 8004554:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004558:	d10f      	bne.n	800457a <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800455a:	68fb      	ldr	r3, [r7, #12]
 800455c:	681b      	ldr	r3, [r3, #0]
 800455e:	681a      	ldr	r2, [r3, #0]
 8004560:	68fb      	ldr	r3, [r7, #12]
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004568:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800456a:	68fb      	ldr	r3, [r7, #12]
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	681a      	ldr	r2, [r3, #0]
 8004570:	68fb      	ldr	r3, [r7, #12]
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004578:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800457a:	68fb      	ldr	r3, [r7, #12]
 800457c:	681b      	ldr	r3, [r3, #0]
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004584:	2b40      	cmp	r3, #64	; 0x40
 8004586:	d007      	beq.n	8004598 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004588:	68fb      	ldr	r3, [r7, #12]
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	681a      	ldr	r2, [r3, #0]
 800458e:	68fb      	ldr	r3, [r7, #12]
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004596:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8004598:	68fb      	ldr	r3, [r7, #12]
 800459a:	68db      	ldr	r3, [r3, #12]
 800459c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80045a0:	d152      	bne.n	8004648 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80045a2:	68fb      	ldr	r3, [r7, #12]
 80045a4:	685b      	ldr	r3, [r3, #4]
 80045a6:	2b00      	cmp	r3, #0
 80045a8:	d002      	beq.n	80045b0 <HAL_SPI_Transmit+0xee>
 80045aa:	8b7b      	ldrh	r3, [r7, #26]
 80045ac:	2b01      	cmp	r3, #1
 80045ae:	d145      	bne.n	800463c <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80045b0:	68fb      	ldr	r3, [r7, #12]
 80045b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80045b4:	881a      	ldrh	r2, [r3, #0]
 80045b6:	68fb      	ldr	r3, [r7, #12]
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80045bc:	68fb      	ldr	r3, [r7, #12]
 80045be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80045c0:	1c9a      	adds	r2, r3, #2
 80045c2:	68fb      	ldr	r3, [r7, #12]
 80045c4:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80045c6:	68fb      	ldr	r3, [r7, #12]
 80045c8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80045ca:	b29b      	uxth	r3, r3
 80045cc:	3b01      	subs	r3, #1
 80045ce:	b29a      	uxth	r2, r3
 80045d0:	68fb      	ldr	r3, [r7, #12]
 80045d2:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80045d4:	e032      	b.n	800463c <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80045d6:	68fb      	ldr	r3, [r7, #12]
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	689b      	ldr	r3, [r3, #8]
 80045dc:	f003 0302 	and.w	r3, r3, #2
 80045e0:	2b02      	cmp	r3, #2
 80045e2:	d112      	bne.n	800460a <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80045e4:	68fb      	ldr	r3, [r7, #12]
 80045e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80045e8:	881a      	ldrh	r2, [r3, #0]
 80045ea:	68fb      	ldr	r3, [r7, #12]
 80045ec:	681b      	ldr	r3, [r3, #0]
 80045ee:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80045f0:	68fb      	ldr	r3, [r7, #12]
 80045f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80045f4:	1c9a      	adds	r2, r3, #2
 80045f6:	68fb      	ldr	r3, [r7, #12]
 80045f8:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80045fa:	68fb      	ldr	r3, [r7, #12]
 80045fc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80045fe:	b29b      	uxth	r3, r3
 8004600:	3b01      	subs	r3, #1
 8004602:	b29a      	uxth	r2, r3
 8004604:	68fb      	ldr	r3, [r7, #12]
 8004606:	86da      	strh	r2, [r3, #54]	; 0x36
 8004608:	e018      	b.n	800463c <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800460a:	f7fe fbad 	bl	8002d68 <HAL_GetTick>
 800460e:	4602      	mov	r2, r0
 8004610:	69fb      	ldr	r3, [r7, #28]
 8004612:	1ad3      	subs	r3, r2, r3
 8004614:	683a      	ldr	r2, [r7, #0]
 8004616:	429a      	cmp	r2, r3
 8004618:	d803      	bhi.n	8004622 <HAL_SPI_Transmit+0x160>
 800461a:	683b      	ldr	r3, [r7, #0]
 800461c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004620:	d102      	bne.n	8004628 <HAL_SPI_Transmit+0x166>
 8004622:	683b      	ldr	r3, [r7, #0]
 8004624:	2b00      	cmp	r3, #0
 8004626:	d109      	bne.n	800463c <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004628:	68fb      	ldr	r3, [r7, #12]
 800462a:	2201      	movs	r2, #1
 800462c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
          __HAL_UNLOCK(hspi);
 8004630:	68fb      	ldr	r3, [r7, #12]
 8004632:	2200      	movs	r2, #0
 8004634:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
          return HAL_TIMEOUT;
 8004638:	2303      	movs	r3, #3
 800463a:	e082      	b.n	8004742 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 800463c:	68fb      	ldr	r3, [r7, #12]
 800463e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004640:	b29b      	uxth	r3, r3
 8004642:	2b00      	cmp	r3, #0
 8004644:	d1c7      	bne.n	80045d6 <HAL_SPI_Transmit+0x114>
 8004646:	e053      	b.n	80046f0 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004648:	68fb      	ldr	r3, [r7, #12]
 800464a:	685b      	ldr	r3, [r3, #4]
 800464c:	2b00      	cmp	r3, #0
 800464e:	d002      	beq.n	8004656 <HAL_SPI_Transmit+0x194>
 8004650:	8b7b      	ldrh	r3, [r7, #26]
 8004652:	2b01      	cmp	r3, #1
 8004654:	d147      	bne.n	80046e6 <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8004656:	68fb      	ldr	r3, [r7, #12]
 8004658:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800465a:	68fb      	ldr	r3, [r7, #12]
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	330c      	adds	r3, #12
 8004660:	7812      	ldrb	r2, [r2, #0]
 8004662:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8004664:	68fb      	ldr	r3, [r7, #12]
 8004666:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004668:	1c5a      	adds	r2, r3, #1
 800466a:	68fb      	ldr	r3, [r7, #12]
 800466c:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800466e:	68fb      	ldr	r3, [r7, #12]
 8004670:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004672:	b29b      	uxth	r3, r3
 8004674:	3b01      	subs	r3, #1
 8004676:	b29a      	uxth	r2, r3
 8004678:	68fb      	ldr	r3, [r7, #12]
 800467a:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 800467c:	e033      	b.n	80046e6 <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800467e:	68fb      	ldr	r3, [r7, #12]
 8004680:	681b      	ldr	r3, [r3, #0]
 8004682:	689b      	ldr	r3, [r3, #8]
 8004684:	f003 0302 	and.w	r3, r3, #2
 8004688:	2b02      	cmp	r3, #2
 800468a:	d113      	bne.n	80046b4 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800468c:	68fb      	ldr	r3, [r7, #12]
 800468e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004690:	68fb      	ldr	r3, [r7, #12]
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	330c      	adds	r3, #12
 8004696:	7812      	ldrb	r2, [r2, #0]
 8004698:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800469a:	68fb      	ldr	r3, [r7, #12]
 800469c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800469e:	1c5a      	adds	r2, r3, #1
 80046a0:	68fb      	ldr	r3, [r7, #12]
 80046a2:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80046a4:	68fb      	ldr	r3, [r7, #12]
 80046a6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80046a8:	b29b      	uxth	r3, r3
 80046aa:	3b01      	subs	r3, #1
 80046ac:	b29a      	uxth	r2, r3
 80046ae:	68fb      	ldr	r3, [r7, #12]
 80046b0:	86da      	strh	r2, [r3, #54]	; 0x36
 80046b2:	e018      	b.n	80046e6 <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80046b4:	f7fe fb58 	bl	8002d68 <HAL_GetTick>
 80046b8:	4602      	mov	r2, r0
 80046ba:	69fb      	ldr	r3, [r7, #28]
 80046bc:	1ad3      	subs	r3, r2, r3
 80046be:	683a      	ldr	r2, [r7, #0]
 80046c0:	429a      	cmp	r2, r3
 80046c2:	d803      	bhi.n	80046cc <HAL_SPI_Transmit+0x20a>
 80046c4:	683b      	ldr	r3, [r7, #0]
 80046c6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80046ca:	d102      	bne.n	80046d2 <HAL_SPI_Transmit+0x210>
 80046cc:	683b      	ldr	r3, [r7, #0]
 80046ce:	2b00      	cmp	r3, #0
 80046d0:	d109      	bne.n	80046e6 <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80046d2:	68fb      	ldr	r3, [r7, #12]
 80046d4:	2201      	movs	r2, #1
 80046d6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
          __HAL_UNLOCK(hspi);
 80046da:	68fb      	ldr	r3, [r7, #12]
 80046dc:	2200      	movs	r2, #0
 80046de:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
          return HAL_TIMEOUT;
 80046e2:	2303      	movs	r3, #3
 80046e4:	e02d      	b.n	8004742 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 80046e6:	68fb      	ldr	r3, [r7, #12]
 80046e8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80046ea:	b29b      	uxth	r3, r3
 80046ec:	2b00      	cmp	r3, #0
 80046ee:	d1c6      	bne.n	800467e <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80046f0:	69fa      	ldr	r2, [r7, #28]
 80046f2:	6839      	ldr	r1, [r7, #0]
 80046f4:	68f8      	ldr	r0, [r7, #12]
 80046f6:	f000 f8b1 	bl	800485c <SPI_EndRxTxTransaction>
 80046fa:	4603      	mov	r3, r0
 80046fc:	2b00      	cmp	r3, #0
 80046fe:	d002      	beq.n	8004706 <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004700:	68fb      	ldr	r3, [r7, #12]
 8004702:	2220      	movs	r2, #32
 8004704:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004706:	68fb      	ldr	r3, [r7, #12]
 8004708:	689b      	ldr	r3, [r3, #8]
 800470a:	2b00      	cmp	r3, #0
 800470c:	d10a      	bne.n	8004724 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800470e:	2300      	movs	r3, #0
 8004710:	617b      	str	r3, [r7, #20]
 8004712:	68fb      	ldr	r3, [r7, #12]
 8004714:	681b      	ldr	r3, [r3, #0]
 8004716:	68db      	ldr	r3, [r3, #12]
 8004718:	617b      	str	r3, [r7, #20]
 800471a:	68fb      	ldr	r3, [r7, #12]
 800471c:	681b      	ldr	r3, [r3, #0]
 800471e:	689b      	ldr	r3, [r3, #8]
 8004720:	617b      	str	r3, [r7, #20]
 8004722:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8004724:	68fb      	ldr	r3, [r7, #12]
 8004726:	2201      	movs	r2, #1
 8004728:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800472c:	68fb      	ldr	r3, [r7, #12]
 800472e:	2200      	movs	r2, #0
 8004730:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004734:	68fb      	ldr	r3, [r7, #12]
 8004736:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004738:	2b00      	cmp	r3, #0
 800473a:	d001      	beq.n	8004740 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 800473c:	2301      	movs	r3, #1
 800473e:	e000      	b.n	8004742 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 8004740:	2300      	movs	r3, #0
  }
}
 8004742:	4618      	mov	r0, r3
 8004744:	3720      	adds	r7, #32
 8004746:	46bd      	mov	sp, r7
 8004748:	bd80      	pop	{r7, pc}
	...

0800474c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800474c:	b580      	push	{r7, lr}
 800474e:	b088      	sub	sp, #32
 8004750:	af00      	add	r7, sp, #0
 8004752:	60f8      	str	r0, [r7, #12]
 8004754:	60b9      	str	r1, [r7, #8]
 8004756:	603b      	str	r3, [r7, #0]
 8004758:	4613      	mov	r3, r2
 800475a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800475c:	f7fe fb04 	bl	8002d68 <HAL_GetTick>
 8004760:	4602      	mov	r2, r0
 8004762:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004764:	1a9b      	subs	r3, r3, r2
 8004766:	683a      	ldr	r2, [r7, #0]
 8004768:	4413      	add	r3, r2
 800476a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800476c:	f7fe fafc 	bl	8002d68 <HAL_GetTick>
 8004770:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8004772:	4b39      	ldr	r3, [pc, #228]	; (8004858 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	015b      	lsls	r3, r3, #5
 8004778:	0d1b      	lsrs	r3, r3, #20
 800477a:	69fa      	ldr	r2, [r7, #28]
 800477c:	fb02 f303 	mul.w	r3, r2, r3
 8004780:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004782:	e054      	b.n	800482e <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004784:	683b      	ldr	r3, [r7, #0]
 8004786:	f1b3 3fff 	cmp.w	r3, #4294967295
 800478a:	d050      	beq.n	800482e <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800478c:	f7fe faec 	bl	8002d68 <HAL_GetTick>
 8004790:	4602      	mov	r2, r0
 8004792:	69bb      	ldr	r3, [r7, #24]
 8004794:	1ad3      	subs	r3, r2, r3
 8004796:	69fa      	ldr	r2, [r7, #28]
 8004798:	429a      	cmp	r2, r3
 800479a:	d902      	bls.n	80047a2 <SPI_WaitFlagStateUntilTimeout+0x56>
 800479c:	69fb      	ldr	r3, [r7, #28]
 800479e:	2b00      	cmp	r3, #0
 80047a0:	d13d      	bne.n	800481e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80047a2:	68fb      	ldr	r3, [r7, #12]
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	685a      	ldr	r2, [r3, #4]
 80047a8:	68fb      	ldr	r3, [r7, #12]
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80047b0:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80047b2:	68fb      	ldr	r3, [r7, #12]
 80047b4:	685b      	ldr	r3, [r3, #4]
 80047b6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80047ba:	d111      	bne.n	80047e0 <SPI_WaitFlagStateUntilTimeout+0x94>
 80047bc:	68fb      	ldr	r3, [r7, #12]
 80047be:	689b      	ldr	r3, [r3, #8]
 80047c0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80047c4:	d004      	beq.n	80047d0 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80047c6:	68fb      	ldr	r3, [r7, #12]
 80047c8:	689b      	ldr	r3, [r3, #8]
 80047ca:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80047ce:	d107      	bne.n	80047e0 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80047d0:	68fb      	ldr	r3, [r7, #12]
 80047d2:	681b      	ldr	r3, [r3, #0]
 80047d4:	681a      	ldr	r2, [r3, #0]
 80047d6:	68fb      	ldr	r3, [r7, #12]
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80047de:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80047e0:	68fb      	ldr	r3, [r7, #12]
 80047e2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80047e4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80047e8:	d10f      	bne.n	800480a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80047ea:	68fb      	ldr	r3, [r7, #12]
 80047ec:	681b      	ldr	r3, [r3, #0]
 80047ee:	681a      	ldr	r2, [r3, #0]
 80047f0:	68fb      	ldr	r3, [r7, #12]
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80047f8:	601a      	str	r2, [r3, #0]
 80047fa:	68fb      	ldr	r3, [r7, #12]
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	681a      	ldr	r2, [r3, #0]
 8004800:	68fb      	ldr	r3, [r7, #12]
 8004802:	681b      	ldr	r3, [r3, #0]
 8004804:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004808:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800480a:	68fb      	ldr	r3, [r7, #12]
 800480c:	2201      	movs	r2, #1
 800480e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004812:	68fb      	ldr	r3, [r7, #12]
 8004814:	2200      	movs	r2, #0
 8004816:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 800481a:	2303      	movs	r3, #3
 800481c:	e017      	b.n	800484e <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800481e:	697b      	ldr	r3, [r7, #20]
 8004820:	2b00      	cmp	r3, #0
 8004822:	d101      	bne.n	8004828 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8004824:	2300      	movs	r3, #0
 8004826:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8004828:	697b      	ldr	r3, [r7, #20]
 800482a:	3b01      	subs	r3, #1
 800482c:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800482e:	68fb      	ldr	r3, [r7, #12]
 8004830:	681b      	ldr	r3, [r3, #0]
 8004832:	689a      	ldr	r2, [r3, #8]
 8004834:	68bb      	ldr	r3, [r7, #8]
 8004836:	4013      	ands	r3, r2
 8004838:	68ba      	ldr	r2, [r7, #8]
 800483a:	429a      	cmp	r2, r3
 800483c:	bf0c      	ite	eq
 800483e:	2301      	moveq	r3, #1
 8004840:	2300      	movne	r3, #0
 8004842:	b2db      	uxtb	r3, r3
 8004844:	461a      	mov	r2, r3
 8004846:	79fb      	ldrb	r3, [r7, #7]
 8004848:	429a      	cmp	r2, r3
 800484a:	d19b      	bne.n	8004784 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800484c:	2300      	movs	r3, #0
}
 800484e:	4618      	mov	r0, r3
 8004850:	3720      	adds	r7, #32
 8004852:	46bd      	mov	sp, r7
 8004854:	bd80      	pop	{r7, pc}
 8004856:	bf00      	nop
 8004858:	20000000 	.word	0x20000000

0800485c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800485c:	b580      	push	{r7, lr}
 800485e:	b088      	sub	sp, #32
 8004860:	af02      	add	r7, sp, #8
 8004862:	60f8      	str	r0, [r7, #12]
 8004864:	60b9      	str	r1, [r7, #8]
 8004866:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	9300      	str	r3, [sp, #0]
 800486c:	68bb      	ldr	r3, [r7, #8]
 800486e:	2201      	movs	r2, #1
 8004870:	2102      	movs	r1, #2
 8004872:	68f8      	ldr	r0, [r7, #12]
 8004874:	f7ff ff6a 	bl	800474c <SPI_WaitFlagStateUntilTimeout>
 8004878:	4603      	mov	r3, r0
 800487a:	2b00      	cmp	r3, #0
 800487c:	d007      	beq.n	800488e <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800487e:	68fb      	ldr	r3, [r7, #12]
 8004880:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004882:	f043 0220 	orr.w	r2, r3, #32
 8004886:	68fb      	ldr	r3, [r7, #12]
 8004888:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 800488a:	2303      	movs	r3, #3
 800488c:	e032      	b.n	80048f4 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800488e:	4b1b      	ldr	r3, [pc, #108]	; (80048fc <SPI_EndRxTxTransaction+0xa0>)
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	4a1b      	ldr	r2, [pc, #108]	; (8004900 <SPI_EndRxTxTransaction+0xa4>)
 8004894:	fba2 2303 	umull	r2, r3, r2, r3
 8004898:	0d5b      	lsrs	r3, r3, #21
 800489a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800489e:	fb02 f303 	mul.w	r3, r2, r3
 80048a2:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80048a4:	68fb      	ldr	r3, [r7, #12]
 80048a6:	685b      	ldr	r3, [r3, #4]
 80048a8:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80048ac:	d112      	bne.n	80048d4 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	9300      	str	r3, [sp, #0]
 80048b2:	68bb      	ldr	r3, [r7, #8]
 80048b4:	2200      	movs	r2, #0
 80048b6:	2180      	movs	r1, #128	; 0x80
 80048b8:	68f8      	ldr	r0, [r7, #12]
 80048ba:	f7ff ff47 	bl	800474c <SPI_WaitFlagStateUntilTimeout>
 80048be:	4603      	mov	r3, r0
 80048c0:	2b00      	cmp	r3, #0
 80048c2:	d016      	beq.n	80048f2 <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80048c4:	68fb      	ldr	r3, [r7, #12]
 80048c6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80048c8:	f043 0220 	orr.w	r2, r3, #32
 80048cc:	68fb      	ldr	r3, [r7, #12]
 80048ce:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 80048d0:	2303      	movs	r3, #3
 80048d2:	e00f      	b.n	80048f4 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 80048d4:	697b      	ldr	r3, [r7, #20]
 80048d6:	2b00      	cmp	r3, #0
 80048d8:	d00a      	beq.n	80048f0 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 80048da:	697b      	ldr	r3, [r7, #20]
 80048dc:	3b01      	subs	r3, #1
 80048de:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 80048e0:	68fb      	ldr	r3, [r7, #12]
 80048e2:	681b      	ldr	r3, [r3, #0]
 80048e4:	689b      	ldr	r3, [r3, #8]
 80048e6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80048ea:	2b80      	cmp	r3, #128	; 0x80
 80048ec:	d0f2      	beq.n	80048d4 <SPI_EndRxTxTransaction+0x78>
 80048ee:	e000      	b.n	80048f2 <SPI_EndRxTxTransaction+0x96>
        break;
 80048f0:	bf00      	nop
  }

  return HAL_OK;
 80048f2:	2300      	movs	r3, #0
}
 80048f4:	4618      	mov	r0, r3
 80048f6:	3718      	adds	r7, #24
 80048f8:	46bd      	mov	sp, r7
 80048fa:	bd80      	pop	{r7, pc}
 80048fc:	20000000 	.word	0x20000000
 8004900:	165e9f81 	.word	0x165e9f81

08004904 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004904:	b580      	push	{r7, lr}
 8004906:	b082      	sub	sp, #8
 8004908:	af00      	add	r7, sp, #0
 800490a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	2b00      	cmp	r3, #0
 8004910:	d101      	bne.n	8004916 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004912:	2301      	movs	r3, #1
 8004914:	e041      	b.n	800499a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800491c:	b2db      	uxtb	r3, r3
 800491e:	2b00      	cmp	r3, #0
 8004920:	d106      	bne.n	8004930 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	2200      	movs	r2, #0
 8004926:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800492a:	6878      	ldr	r0, [r7, #4]
 800492c:	f7fd fef2 	bl	8002714 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	2202      	movs	r2, #2
 8004934:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	681a      	ldr	r2, [r3, #0]
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	3304      	adds	r3, #4
 8004940:	4619      	mov	r1, r3
 8004942:	4610      	mov	r0, r2
 8004944:	f000 fb1c 	bl	8004f80 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	2201      	movs	r2, #1
 800494c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	2201      	movs	r2, #1
 8004954:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	2201      	movs	r2, #1
 800495c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	2201      	movs	r2, #1
 8004964:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	2201      	movs	r2, #1
 800496c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	2201      	movs	r2, #1
 8004974:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	2201      	movs	r2, #1
 800497c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	2201      	movs	r2, #1
 8004984:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	2201      	movs	r2, #1
 800498c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	2201      	movs	r2, #1
 8004994:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004998:	2300      	movs	r3, #0
}
 800499a:	4618      	mov	r0, r3
 800499c:	3708      	adds	r7, #8
 800499e:	46bd      	mov	sp, r7
 80049a0:	bd80      	pop	{r7, pc}
	...

080049a4 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80049a4:	b480      	push	{r7}
 80049a6:	b085      	sub	sp, #20
 80049a8:	af00      	add	r7, sp, #0
 80049aa:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80049b2:	b2db      	uxtb	r3, r3
 80049b4:	2b01      	cmp	r3, #1
 80049b6:	d001      	beq.n	80049bc <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80049b8:	2301      	movs	r3, #1
 80049ba:	e03c      	b.n	8004a36 <HAL_TIM_Base_Start+0x92>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	2202      	movs	r2, #2
 80049c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	681b      	ldr	r3, [r3, #0]
 80049c8:	4a1e      	ldr	r2, [pc, #120]	; (8004a44 <HAL_TIM_Base_Start+0xa0>)
 80049ca:	4293      	cmp	r3, r2
 80049cc:	d018      	beq.n	8004a00 <HAL_TIM_Base_Start+0x5c>
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	681b      	ldr	r3, [r3, #0]
 80049d2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80049d6:	d013      	beq.n	8004a00 <HAL_TIM_Base_Start+0x5c>
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	681b      	ldr	r3, [r3, #0]
 80049dc:	4a1a      	ldr	r2, [pc, #104]	; (8004a48 <HAL_TIM_Base_Start+0xa4>)
 80049de:	4293      	cmp	r3, r2
 80049e0:	d00e      	beq.n	8004a00 <HAL_TIM_Base_Start+0x5c>
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	681b      	ldr	r3, [r3, #0]
 80049e6:	4a19      	ldr	r2, [pc, #100]	; (8004a4c <HAL_TIM_Base_Start+0xa8>)
 80049e8:	4293      	cmp	r3, r2
 80049ea:	d009      	beq.n	8004a00 <HAL_TIM_Base_Start+0x5c>
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	681b      	ldr	r3, [r3, #0]
 80049f0:	4a17      	ldr	r2, [pc, #92]	; (8004a50 <HAL_TIM_Base_Start+0xac>)
 80049f2:	4293      	cmp	r3, r2
 80049f4:	d004      	beq.n	8004a00 <HAL_TIM_Base_Start+0x5c>
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	681b      	ldr	r3, [r3, #0]
 80049fa:	4a16      	ldr	r2, [pc, #88]	; (8004a54 <HAL_TIM_Base_Start+0xb0>)
 80049fc:	4293      	cmp	r3, r2
 80049fe:	d111      	bne.n	8004a24 <HAL_TIM_Base_Start+0x80>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	681b      	ldr	r3, [r3, #0]
 8004a04:	689b      	ldr	r3, [r3, #8]
 8004a06:	f003 0307 	and.w	r3, r3, #7
 8004a0a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004a0c:	68fb      	ldr	r3, [r7, #12]
 8004a0e:	2b06      	cmp	r3, #6
 8004a10:	d010      	beq.n	8004a34 <HAL_TIM_Base_Start+0x90>
    {
      __HAL_TIM_ENABLE(htim);
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	681b      	ldr	r3, [r3, #0]
 8004a16:	681a      	ldr	r2, [r3, #0]
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	f042 0201 	orr.w	r2, r2, #1
 8004a20:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004a22:	e007      	b.n	8004a34 <HAL_TIM_Base_Start+0x90>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	681a      	ldr	r2, [r3, #0]
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	681b      	ldr	r3, [r3, #0]
 8004a2e:	f042 0201 	orr.w	r2, r2, #1
 8004a32:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004a34:	2300      	movs	r3, #0
}
 8004a36:	4618      	mov	r0, r3
 8004a38:	3714      	adds	r7, #20
 8004a3a:	46bd      	mov	sp, r7
 8004a3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a40:	4770      	bx	lr
 8004a42:	bf00      	nop
 8004a44:	40010000 	.word	0x40010000
 8004a48:	40000400 	.word	0x40000400
 8004a4c:	40000800 	.word	0x40000800
 8004a50:	40000c00 	.word	0x40000c00
 8004a54:	40014000 	.word	0x40014000

08004a58 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004a58:	b580      	push	{r7, lr}
 8004a5a:	b082      	sub	sp, #8
 8004a5c:	af00      	add	r7, sp, #0
 8004a5e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	2b00      	cmp	r3, #0
 8004a64:	d101      	bne.n	8004a6a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004a66:	2301      	movs	r3, #1
 8004a68:	e041      	b.n	8004aee <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004a70:	b2db      	uxtb	r3, r3
 8004a72:	2b00      	cmp	r3, #0
 8004a74:	d106      	bne.n	8004a84 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	2200      	movs	r2, #0
 8004a7a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004a7e:	6878      	ldr	r0, [r7, #4]
 8004a80:	f000 f839 	bl	8004af6 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	2202      	movs	r2, #2
 8004a88:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	681a      	ldr	r2, [r3, #0]
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	3304      	adds	r3, #4
 8004a94:	4619      	mov	r1, r3
 8004a96:	4610      	mov	r0, r2
 8004a98:	f000 fa72 	bl	8004f80 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	2201      	movs	r2, #1
 8004aa0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	2201      	movs	r2, #1
 8004aa8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	2201      	movs	r2, #1
 8004ab0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	2201      	movs	r2, #1
 8004ab8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	2201      	movs	r2, #1
 8004ac0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	2201      	movs	r2, #1
 8004ac8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	2201      	movs	r2, #1
 8004ad0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	2201      	movs	r2, #1
 8004ad8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	2201      	movs	r2, #1
 8004ae0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	2201      	movs	r2, #1
 8004ae8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004aec:	2300      	movs	r3, #0
}
 8004aee:	4618      	mov	r0, r3
 8004af0:	3708      	adds	r7, #8
 8004af2:	46bd      	mov	sp, r7
 8004af4:	bd80      	pop	{r7, pc}

08004af6 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8004af6:	b480      	push	{r7}
 8004af8:	b083      	sub	sp, #12
 8004afa:	af00      	add	r7, sp, #0
 8004afc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8004afe:	bf00      	nop
 8004b00:	370c      	adds	r7, #12
 8004b02:	46bd      	mov	sp, r7
 8004b04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b08:	4770      	bx	lr
	...

08004b0c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004b0c:	b580      	push	{r7, lr}
 8004b0e:	b084      	sub	sp, #16
 8004b10:	af00      	add	r7, sp, #0
 8004b12:	6078      	str	r0, [r7, #4]
 8004b14:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8004b16:	683b      	ldr	r3, [r7, #0]
 8004b18:	2b00      	cmp	r3, #0
 8004b1a:	d109      	bne.n	8004b30 <HAL_TIM_PWM_Start+0x24>
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004b22:	b2db      	uxtb	r3, r3
 8004b24:	2b01      	cmp	r3, #1
 8004b26:	bf14      	ite	ne
 8004b28:	2301      	movne	r3, #1
 8004b2a:	2300      	moveq	r3, #0
 8004b2c:	b2db      	uxtb	r3, r3
 8004b2e:	e022      	b.n	8004b76 <HAL_TIM_PWM_Start+0x6a>
 8004b30:	683b      	ldr	r3, [r7, #0]
 8004b32:	2b04      	cmp	r3, #4
 8004b34:	d109      	bne.n	8004b4a <HAL_TIM_PWM_Start+0x3e>
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8004b3c:	b2db      	uxtb	r3, r3
 8004b3e:	2b01      	cmp	r3, #1
 8004b40:	bf14      	ite	ne
 8004b42:	2301      	movne	r3, #1
 8004b44:	2300      	moveq	r3, #0
 8004b46:	b2db      	uxtb	r3, r3
 8004b48:	e015      	b.n	8004b76 <HAL_TIM_PWM_Start+0x6a>
 8004b4a:	683b      	ldr	r3, [r7, #0]
 8004b4c:	2b08      	cmp	r3, #8
 8004b4e:	d109      	bne.n	8004b64 <HAL_TIM_PWM_Start+0x58>
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004b56:	b2db      	uxtb	r3, r3
 8004b58:	2b01      	cmp	r3, #1
 8004b5a:	bf14      	ite	ne
 8004b5c:	2301      	movne	r3, #1
 8004b5e:	2300      	moveq	r3, #0
 8004b60:	b2db      	uxtb	r3, r3
 8004b62:	e008      	b.n	8004b76 <HAL_TIM_PWM_Start+0x6a>
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004b6a:	b2db      	uxtb	r3, r3
 8004b6c:	2b01      	cmp	r3, #1
 8004b6e:	bf14      	ite	ne
 8004b70:	2301      	movne	r3, #1
 8004b72:	2300      	moveq	r3, #0
 8004b74:	b2db      	uxtb	r3, r3
 8004b76:	2b00      	cmp	r3, #0
 8004b78:	d001      	beq.n	8004b7e <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8004b7a:	2301      	movs	r3, #1
 8004b7c:	e068      	b.n	8004c50 <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004b7e:	683b      	ldr	r3, [r7, #0]
 8004b80:	2b00      	cmp	r3, #0
 8004b82:	d104      	bne.n	8004b8e <HAL_TIM_PWM_Start+0x82>
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	2202      	movs	r2, #2
 8004b88:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004b8c:	e013      	b.n	8004bb6 <HAL_TIM_PWM_Start+0xaa>
 8004b8e:	683b      	ldr	r3, [r7, #0]
 8004b90:	2b04      	cmp	r3, #4
 8004b92:	d104      	bne.n	8004b9e <HAL_TIM_PWM_Start+0x92>
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	2202      	movs	r2, #2
 8004b98:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004b9c:	e00b      	b.n	8004bb6 <HAL_TIM_PWM_Start+0xaa>
 8004b9e:	683b      	ldr	r3, [r7, #0]
 8004ba0:	2b08      	cmp	r3, #8
 8004ba2:	d104      	bne.n	8004bae <HAL_TIM_PWM_Start+0xa2>
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	2202      	movs	r2, #2
 8004ba8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004bac:	e003      	b.n	8004bb6 <HAL_TIM_PWM_Start+0xaa>
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	2202      	movs	r2, #2
 8004bb2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	681b      	ldr	r3, [r3, #0]
 8004bba:	2201      	movs	r2, #1
 8004bbc:	6839      	ldr	r1, [r7, #0]
 8004bbe:	4618      	mov	r0, r3
 8004bc0:	f000 fc90 	bl	80054e4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	4a23      	ldr	r2, [pc, #140]	; (8004c58 <HAL_TIM_PWM_Start+0x14c>)
 8004bca:	4293      	cmp	r3, r2
 8004bcc:	d107      	bne.n	8004bde <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	681b      	ldr	r3, [r3, #0]
 8004bd2:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004bdc:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	681b      	ldr	r3, [r3, #0]
 8004be2:	4a1d      	ldr	r2, [pc, #116]	; (8004c58 <HAL_TIM_PWM_Start+0x14c>)
 8004be4:	4293      	cmp	r3, r2
 8004be6:	d018      	beq.n	8004c1a <HAL_TIM_PWM_Start+0x10e>
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	681b      	ldr	r3, [r3, #0]
 8004bec:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004bf0:	d013      	beq.n	8004c1a <HAL_TIM_PWM_Start+0x10e>
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	681b      	ldr	r3, [r3, #0]
 8004bf6:	4a19      	ldr	r2, [pc, #100]	; (8004c5c <HAL_TIM_PWM_Start+0x150>)
 8004bf8:	4293      	cmp	r3, r2
 8004bfa:	d00e      	beq.n	8004c1a <HAL_TIM_PWM_Start+0x10e>
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	681b      	ldr	r3, [r3, #0]
 8004c00:	4a17      	ldr	r2, [pc, #92]	; (8004c60 <HAL_TIM_PWM_Start+0x154>)
 8004c02:	4293      	cmp	r3, r2
 8004c04:	d009      	beq.n	8004c1a <HAL_TIM_PWM_Start+0x10e>
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	4a16      	ldr	r2, [pc, #88]	; (8004c64 <HAL_TIM_PWM_Start+0x158>)
 8004c0c:	4293      	cmp	r3, r2
 8004c0e:	d004      	beq.n	8004c1a <HAL_TIM_PWM_Start+0x10e>
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	681b      	ldr	r3, [r3, #0]
 8004c14:	4a14      	ldr	r2, [pc, #80]	; (8004c68 <HAL_TIM_PWM_Start+0x15c>)
 8004c16:	4293      	cmp	r3, r2
 8004c18:	d111      	bne.n	8004c3e <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	681b      	ldr	r3, [r3, #0]
 8004c1e:	689b      	ldr	r3, [r3, #8]
 8004c20:	f003 0307 	and.w	r3, r3, #7
 8004c24:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004c26:	68fb      	ldr	r3, [r7, #12]
 8004c28:	2b06      	cmp	r3, #6
 8004c2a:	d010      	beq.n	8004c4e <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	681b      	ldr	r3, [r3, #0]
 8004c30:	681a      	ldr	r2, [r3, #0]
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	681b      	ldr	r3, [r3, #0]
 8004c36:	f042 0201 	orr.w	r2, r2, #1
 8004c3a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004c3c:	e007      	b.n	8004c4e <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	681b      	ldr	r3, [r3, #0]
 8004c42:	681a      	ldr	r2, [r3, #0]
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	f042 0201 	orr.w	r2, r2, #1
 8004c4c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004c4e:	2300      	movs	r3, #0
}
 8004c50:	4618      	mov	r0, r3
 8004c52:	3710      	adds	r7, #16
 8004c54:	46bd      	mov	sp, r7
 8004c56:	bd80      	pop	{r7, pc}
 8004c58:	40010000 	.word	0x40010000
 8004c5c:	40000400 	.word	0x40000400
 8004c60:	40000800 	.word	0x40000800
 8004c64:	40000c00 	.word	0x40000c00
 8004c68:	40014000 	.word	0x40014000

08004c6c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004c6c:	b580      	push	{r7, lr}
 8004c6e:	b086      	sub	sp, #24
 8004c70:	af00      	add	r7, sp, #0
 8004c72:	60f8      	str	r0, [r7, #12]
 8004c74:	60b9      	str	r1, [r7, #8]
 8004c76:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004c78:	2300      	movs	r3, #0
 8004c7a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004c7c:	68fb      	ldr	r3, [r7, #12]
 8004c7e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004c82:	2b01      	cmp	r3, #1
 8004c84:	d101      	bne.n	8004c8a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8004c86:	2302      	movs	r3, #2
 8004c88:	e0ae      	b.n	8004de8 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8004c8a:	68fb      	ldr	r3, [r7, #12]
 8004c8c:	2201      	movs	r2, #1
 8004c8e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	2b0c      	cmp	r3, #12
 8004c96:	f200 809f 	bhi.w	8004dd8 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8004c9a:	a201      	add	r2, pc, #4	; (adr r2, 8004ca0 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8004c9c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004ca0:	08004cd5 	.word	0x08004cd5
 8004ca4:	08004dd9 	.word	0x08004dd9
 8004ca8:	08004dd9 	.word	0x08004dd9
 8004cac:	08004dd9 	.word	0x08004dd9
 8004cb0:	08004d15 	.word	0x08004d15
 8004cb4:	08004dd9 	.word	0x08004dd9
 8004cb8:	08004dd9 	.word	0x08004dd9
 8004cbc:	08004dd9 	.word	0x08004dd9
 8004cc0:	08004d57 	.word	0x08004d57
 8004cc4:	08004dd9 	.word	0x08004dd9
 8004cc8:	08004dd9 	.word	0x08004dd9
 8004ccc:	08004dd9 	.word	0x08004dd9
 8004cd0:	08004d97 	.word	0x08004d97
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004cd4:	68fb      	ldr	r3, [r7, #12]
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	68b9      	ldr	r1, [r7, #8]
 8004cda:	4618      	mov	r0, r3
 8004cdc:	f000 f9dc 	bl	8005098 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004ce0:	68fb      	ldr	r3, [r7, #12]
 8004ce2:	681b      	ldr	r3, [r3, #0]
 8004ce4:	699a      	ldr	r2, [r3, #24]
 8004ce6:	68fb      	ldr	r3, [r7, #12]
 8004ce8:	681b      	ldr	r3, [r3, #0]
 8004cea:	f042 0208 	orr.w	r2, r2, #8
 8004cee:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004cf0:	68fb      	ldr	r3, [r7, #12]
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	699a      	ldr	r2, [r3, #24]
 8004cf6:	68fb      	ldr	r3, [r7, #12]
 8004cf8:	681b      	ldr	r3, [r3, #0]
 8004cfa:	f022 0204 	bic.w	r2, r2, #4
 8004cfe:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004d00:	68fb      	ldr	r3, [r7, #12]
 8004d02:	681b      	ldr	r3, [r3, #0]
 8004d04:	6999      	ldr	r1, [r3, #24]
 8004d06:	68bb      	ldr	r3, [r7, #8]
 8004d08:	691a      	ldr	r2, [r3, #16]
 8004d0a:	68fb      	ldr	r3, [r7, #12]
 8004d0c:	681b      	ldr	r3, [r3, #0]
 8004d0e:	430a      	orrs	r2, r1
 8004d10:	619a      	str	r2, [r3, #24]
      break;
 8004d12:	e064      	b.n	8004dde <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004d14:	68fb      	ldr	r3, [r7, #12]
 8004d16:	681b      	ldr	r3, [r3, #0]
 8004d18:	68b9      	ldr	r1, [r7, #8]
 8004d1a:	4618      	mov	r0, r3
 8004d1c:	f000 fa22 	bl	8005164 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004d20:	68fb      	ldr	r3, [r7, #12]
 8004d22:	681b      	ldr	r3, [r3, #0]
 8004d24:	699a      	ldr	r2, [r3, #24]
 8004d26:	68fb      	ldr	r3, [r7, #12]
 8004d28:	681b      	ldr	r3, [r3, #0]
 8004d2a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004d2e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004d30:	68fb      	ldr	r3, [r7, #12]
 8004d32:	681b      	ldr	r3, [r3, #0]
 8004d34:	699a      	ldr	r2, [r3, #24]
 8004d36:	68fb      	ldr	r3, [r7, #12]
 8004d38:	681b      	ldr	r3, [r3, #0]
 8004d3a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004d3e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004d40:	68fb      	ldr	r3, [r7, #12]
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	6999      	ldr	r1, [r3, #24]
 8004d46:	68bb      	ldr	r3, [r7, #8]
 8004d48:	691b      	ldr	r3, [r3, #16]
 8004d4a:	021a      	lsls	r2, r3, #8
 8004d4c:	68fb      	ldr	r3, [r7, #12]
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	430a      	orrs	r2, r1
 8004d52:	619a      	str	r2, [r3, #24]
      break;
 8004d54:	e043      	b.n	8004dde <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004d56:	68fb      	ldr	r3, [r7, #12]
 8004d58:	681b      	ldr	r3, [r3, #0]
 8004d5a:	68b9      	ldr	r1, [r7, #8]
 8004d5c:	4618      	mov	r0, r3
 8004d5e:	f000 fa6d 	bl	800523c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004d62:	68fb      	ldr	r3, [r7, #12]
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	69da      	ldr	r2, [r3, #28]
 8004d68:	68fb      	ldr	r3, [r7, #12]
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	f042 0208 	orr.w	r2, r2, #8
 8004d70:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004d72:	68fb      	ldr	r3, [r7, #12]
 8004d74:	681b      	ldr	r3, [r3, #0]
 8004d76:	69da      	ldr	r2, [r3, #28]
 8004d78:	68fb      	ldr	r3, [r7, #12]
 8004d7a:	681b      	ldr	r3, [r3, #0]
 8004d7c:	f022 0204 	bic.w	r2, r2, #4
 8004d80:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004d82:	68fb      	ldr	r3, [r7, #12]
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	69d9      	ldr	r1, [r3, #28]
 8004d88:	68bb      	ldr	r3, [r7, #8]
 8004d8a:	691a      	ldr	r2, [r3, #16]
 8004d8c:	68fb      	ldr	r3, [r7, #12]
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	430a      	orrs	r2, r1
 8004d92:	61da      	str	r2, [r3, #28]
      break;
 8004d94:	e023      	b.n	8004dde <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004d96:	68fb      	ldr	r3, [r7, #12]
 8004d98:	681b      	ldr	r3, [r3, #0]
 8004d9a:	68b9      	ldr	r1, [r7, #8]
 8004d9c:	4618      	mov	r0, r3
 8004d9e:	f000 fab7 	bl	8005310 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004da2:	68fb      	ldr	r3, [r7, #12]
 8004da4:	681b      	ldr	r3, [r3, #0]
 8004da6:	69da      	ldr	r2, [r3, #28]
 8004da8:	68fb      	ldr	r3, [r7, #12]
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004db0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004db2:	68fb      	ldr	r3, [r7, #12]
 8004db4:	681b      	ldr	r3, [r3, #0]
 8004db6:	69da      	ldr	r2, [r3, #28]
 8004db8:	68fb      	ldr	r3, [r7, #12]
 8004dba:	681b      	ldr	r3, [r3, #0]
 8004dbc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004dc0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004dc2:	68fb      	ldr	r3, [r7, #12]
 8004dc4:	681b      	ldr	r3, [r3, #0]
 8004dc6:	69d9      	ldr	r1, [r3, #28]
 8004dc8:	68bb      	ldr	r3, [r7, #8]
 8004dca:	691b      	ldr	r3, [r3, #16]
 8004dcc:	021a      	lsls	r2, r3, #8
 8004dce:	68fb      	ldr	r3, [r7, #12]
 8004dd0:	681b      	ldr	r3, [r3, #0]
 8004dd2:	430a      	orrs	r2, r1
 8004dd4:	61da      	str	r2, [r3, #28]
      break;
 8004dd6:	e002      	b.n	8004dde <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8004dd8:	2301      	movs	r3, #1
 8004dda:	75fb      	strb	r3, [r7, #23]
      break;
 8004ddc:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8004dde:	68fb      	ldr	r3, [r7, #12]
 8004de0:	2200      	movs	r2, #0
 8004de2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8004de6:	7dfb      	ldrb	r3, [r7, #23]
}
 8004de8:	4618      	mov	r0, r3
 8004dea:	3718      	adds	r7, #24
 8004dec:	46bd      	mov	sp, r7
 8004dee:	bd80      	pop	{r7, pc}

08004df0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004df0:	b580      	push	{r7, lr}
 8004df2:	b084      	sub	sp, #16
 8004df4:	af00      	add	r7, sp, #0
 8004df6:	6078      	str	r0, [r7, #4]
 8004df8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004dfa:	2300      	movs	r3, #0
 8004dfc:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004e04:	2b01      	cmp	r3, #1
 8004e06:	d101      	bne.n	8004e0c <HAL_TIM_ConfigClockSource+0x1c>
 8004e08:	2302      	movs	r3, #2
 8004e0a:	e0b4      	b.n	8004f76 <HAL_TIM_ConfigClockSource+0x186>
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	2201      	movs	r2, #1
 8004e10:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	2202      	movs	r2, #2
 8004e18:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	689b      	ldr	r3, [r3, #8]
 8004e22:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004e24:	68bb      	ldr	r3, [r7, #8]
 8004e26:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8004e2a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004e2c:	68bb      	ldr	r3, [r7, #8]
 8004e2e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004e32:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	681b      	ldr	r3, [r3, #0]
 8004e38:	68ba      	ldr	r2, [r7, #8]
 8004e3a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004e3c:	683b      	ldr	r3, [r7, #0]
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004e44:	d03e      	beq.n	8004ec4 <HAL_TIM_ConfigClockSource+0xd4>
 8004e46:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004e4a:	f200 8087 	bhi.w	8004f5c <HAL_TIM_ConfigClockSource+0x16c>
 8004e4e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004e52:	f000 8086 	beq.w	8004f62 <HAL_TIM_ConfigClockSource+0x172>
 8004e56:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004e5a:	d87f      	bhi.n	8004f5c <HAL_TIM_ConfigClockSource+0x16c>
 8004e5c:	2b70      	cmp	r3, #112	; 0x70
 8004e5e:	d01a      	beq.n	8004e96 <HAL_TIM_ConfigClockSource+0xa6>
 8004e60:	2b70      	cmp	r3, #112	; 0x70
 8004e62:	d87b      	bhi.n	8004f5c <HAL_TIM_ConfigClockSource+0x16c>
 8004e64:	2b60      	cmp	r3, #96	; 0x60
 8004e66:	d050      	beq.n	8004f0a <HAL_TIM_ConfigClockSource+0x11a>
 8004e68:	2b60      	cmp	r3, #96	; 0x60
 8004e6a:	d877      	bhi.n	8004f5c <HAL_TIM_ConfigClockSource+0x16c>
 8004e6c:	2b50      	cmp	r3, #80	; 0x50
 8004e6e:	d03c      	beq.n	8004eea <HAL_TIM_ConfigClockSource+0xfa>
 8004e70:	2b50      	cmp	r3, #80	; 0x50
 8004e72:	d873      	bhi.n	8004f5c <HAL_TIM_ConfigClockSource+0x16c>
 8004e74:	2b40      	cmp	r3, #64	; 0x40
 8004e76:	d058      	beq.n	8004f2a <HAL_TIM_ConfigClockSource+0x13a>
 8004e78:	2b40      	cmp	r3, #64	; 0x40
 8004e7a:	d86f      	bhi.n	8004f5c <HAL_TIM_ConfigClockSource+0x16c>
 8004e7c:	2b30      	cmp	r3, #48	; 0x30
 8004e7e:	d064      	beq.n	8004f4a <HAL_TIM_ConfigClockSource+0x15a>
 8004e80:	2b30      	cmp	r3, #48	; 0x30
 8004e82:	d86b      	bhi.n	8004f5c <HAL_TIM_ConfigClockSource+0x16c>
 8004e84:	2b20      	cmp	r3, #32
 8004e86:	d060      	beq.n	8004f4a <HAL_TIM_ConfigClockSource+0x15a>
 8004e88:	2b20      	cmp	r3, #32
 8004e8a:	d867      	bhi.n	8004f5c <HAL_TIM_ConfigClockSource+0x16c>
 8004e8c:	2b00      	cmp	r3, #0
 8004e8e:	d05c      	beq.n	8004f4a <HAL_TIM_ConfigClockSource+0x15a>
 8004e90:	2b10      	cmp	r3, #16
 8004e92:	d05a      	beq.n	8004f4a <HAL_TIM_ConfigClockSource+0x15a>
 8004e94:	e062      	b.n	8004f5c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004e9a:	683b      	ldr	r3, [r7, #0]
 8004e9c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004e9e:	683b      	ldr	r3, [r7, #0]
 8004ea0:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004ea2:	683b      	ldr	r3, [r7, #0]
 8004ea4:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004ea6:	f000 fafd 	bl	80054a4 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	681b      	ldr	r3, [r3, #0]
 8004eae:	689b      	ldr	r3, [r3, #8]
 8004eb0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004eb2:	68bb      	ldr	r3, [r7, #8]
 8004eb4:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8004eb8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	681b      	ldr	r3, [r3, #0]
 8004ebe:	68ba      	ldr	r2, [r7, #8]
 8004ec0:	609a      	str	r2, [r3, #8]
      break;
 8004ec2:	e04f      	b.n	8004f64 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004ec8:	683b      	ldr	r3, [r7, #0]
 8004eca:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004ecc:	683b      	ldr	r3, [r7, #0]
 8004ece:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004ed0:	683b      	ldr	r3, [r7, #0]
 8004ed2:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004ed4:	f000 fae6 	bl	80054a4 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	681b      	ldr	r3, [r3, #0]
 8004edc:	689a      	ldr	r2, [r3, #8]
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	681b      	ldr	r3, [r3, #0]
 8004ee2:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004ee6:	609a      	str	r2, [r3, #8]
      break;
 8004ee8:	e03c      	b.n	8004f64 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004eee:	683b      	ldr	r3, [r7, #0]
 8004ef0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004ef2:	683b      	ldr	r3, [r7, #0]
 8004ef4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004ef6:	461a      	mov	r2, r3
 8004ef8:	f000 fa5a 	bl	80053b0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	681b      	ldr	r3, [r3, #0]
 8004f00:	2150      	movs	r1, #80	; 0x50
 8004f02:	4618      	mov	r0, r3
 8004f04:	f000 fab3 	bl	800546e <TIM_ITRx_SetConfig>
      break;
 8004f08:	e02c      	b.n	8004f64 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004f0e:	683b      	ldr	r3, [r7, #0]
 8004f10:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004f12:	683b      	ldr	r3, [r7, #0]
 8004f14:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004f16:	461a      	mov	r2, r3
 8004f18:	f000 fa79 	bl	800540e <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	681b      	ldr	r3, [r3, #0]
 8004f20:	2160      	movs	r1, #96	; 0x60
 8004f22:	4618      	mov	r0, r3
 8004f24:	f000 faa3 	bl	800546e <TIM_ITRx_SetConfig>
      break;
 8004f28:	e01c      	b.n	8004f64 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004f2e:	683b      	ldr	r3, [r7, #0]
 8004f30:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004f32:	683b      	ldr	r3, [r7, #0]
 8004f34:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004f36:	461a      	mov	r2, r3
 8004f38:	f000 fa3a 	bl	80053b0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	681b      	ldr	r3, [r3, #0]
 8004f40:	2140      	movs	r1, #64	; 0x40
 8004f42:	4618      	mov	r0, r3
 8004f44:	f000 fa93 	bl	800546e <TIM_ITRx_SetConfig>
      break;
 8004f48:	e00c      	b.n	8004f64 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	681a      	ldr	r2, [r3, #0]
 8004f4e:	683b      	ldr	r3, [r7, #0]
 8004f50:	681b      	ldr	r3, [r3, #0]
 8004f52:	4619      	mov	r1, r3
 8004f54:	4610      	mov	r0, r2
 8004f56:	f000 fa8a 	bl	800546e <TIM_ITRx_SetConfig>
      break;
 8004f5a:	e003      	b.n	8004f64 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8004f5c:	2301      	movs	r3, #1
 8004f5e:	73fb      	strb	r3, [r7, #15]
      break;
 8004f60:	e000      	b.n	8004f64 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8004f62:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	2201      	movs	r2, #1
 8004f68:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	2200      	movs	r2, #0
 8004f70:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8004f74:	7bfb      	ldrb	r3, [r7, #15]
}
 8004f76:	4618      	mov	r0, r3
 8004f78:	3710      	adds	r7, #16
 8004f7a:	46bd      	mov	sp, r7
 8004f7c:	bd80      	pop	{r7, pc}
	...

08004f80 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004f80:	b480      	push	{r7}
 8004f82:	b085      	sub	sp, #20
 8004f84:	af00      	add	r7, sp, #0
 8004f86:	6078      	str	r0, [r7, #4]
 8004f88:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	681b      	ldr	r3, [r3, #0]
 8004f8e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	4a3a      	ldr	r2, [pc, #232]	; (800507c <TIM_Base_SetConfig+0xfc>)
 8004f94:	4293      	cmp	r3, r2
 8004f96:	d00f      	beq.n	8004fb8 <TIM_Base_SetConfig+0x38>
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004f9e:	d00b      	beq.n	8004fb8 <TIM_Base_SetConfig+0x38>
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	4a37      	ldr	r2, [pc, #220]	; (8005080 <TIM_Base_SetConfig+0x100>)
 8004fa4:	4293      	cmp	r3, r2
 8004fa6:	d007      	beq.n	8004fb8 <TIM_Base_SetConfig+0x38>
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	4a36      	ldr	r2, [pc, #216]	; (8005084 <TIM_Base_SetConfig+0x104>)
 8004fac:	4293      	cmp	r3, r2
 8004fae:	d003      	beq.n	8004fb8 <TIM_Base_SetConfig+0x38>
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	4a35      	ldr	r2, [pc, #212]	; (8005088 <TIM_Base_SetConfig+0x108>)
 8004fb4:	4293      	cmp	r3, r2
 8004fb6:	d108      	bne.n	8004fca <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004fb8:	68fb      	ldr	r3, [r7, #12]
 8004fba:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004fbe:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004fc0:	683b      	ldr	r3, [r7, #0]
 8004fc2:	685b      	ldr	r3, [r3, #4]
 8004fc4:	68fa      	ldr	r2, [r7, #12]
 8004fc6:	4313      	orrs	r3, r2
 8004fc8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	4a2b      	ldr	r2, [pc, #172]	; (800507c <TIM_Base_SetConfig+0xfc>)
 8004fce:	4293      	cmp	r3, r2
 8004fd0:	d01b      	beq.n	800500a <TIM_Base_SetConfig+0x8a>
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004fd8:	d017      	beq.n	800500a <TIM_Base_SetConfig+0x8a>
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	4a28      	ldr	r2, [pc, #160]	; (8005080 <TIM_Base_SetConfig+0x100>)
 8004fde:	4293      	cmp	r3, r2
 8004fe0:	d013      	beq.n	800500a <TIM_Base_SetConfig+0x8a>
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	4a27      	ldr	r2, [pc, #156]	; (8005084 <TIM_Base_SetConfig+0x104>)
 8004fe6:	4293      	cmp	r3, r2
 8004fe8:	d00f      	beq.n	800500a <TIM_Base_SetConfig+0x8a>
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	4a26      	ldr	r2, [pc, #152]	; (8005088 <TIM_Base_SetConfig+0x108>)
 8004fee:	4293      	cmp	r3, r2
 8004ff0:	d00b      	beq.n	800500a <TIM_Base_SetConfig+0x8a>
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	4a25      	ldr	r2, [pc, #148]	; (800508c <TIM_Base_SetConfig+0x10c>)
 8004ff6:	4293      	cmp	r3, r2
 8004ff8:	d007      	beq.n	800500a <TIM_Base_SetConfig+0x8a>
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	4a24      	ldr	r2, [pc, #144]	; (8005090 <TIM_Base_SetConfig+0x110>)
 8004ffe:	4293      	cmp	r3, r2
 8005000:	d003      	beq.n	800500a <TIM_Base_SetConfig+0x8a>
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	4a23      	ldr	r2, [pc, #140]	; (8005094 <TIM_Base_SetConfig+0x114>)
 8005006:	4293      	cmp	r3, r2
 8005008:	d108      	bne.n	800501c <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800500a:	68fb      	ldr	r3, [r7, #12]
 800500c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005010:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005012:	683b      	ldr	r3, [r7, #0]
 8005014:	68db      	ldr	r3, [r3, #12]
 8005016:	68fa      	ldr	r2, [r7, #12]
 8005018:	4313      	orrs	r3, r2
 800501a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800501c:	68fb      	ldr	r3, [r7, #12]
 800501e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005022:	683b      	ldr	r3, [r7, #0]
 8005024:	695b      	ldr	r3, [r3, #20]
 8005026:	4313      	orrs	r3, r2
 8005028:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	68fa      	ldr	r2, [r7, #12]
 800502e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005030:	683b      	ldr	r3, [r7, #0]
 8005032:	689a      	ldr	r2, [r3, #8]
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005038:	683b      	ldr	r3, [r7, #0]
 800503a:	681a      	ldr	r2, [r3, #0]
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	4a0e      	ldr	r2, [pc, #56]	; (800507c <TIM_Base_SetConfig+0xfc>)
 8005044:	4293      	cmp	r3, r2
 8005046:	d103      	bne.n	8005050 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005048:	683b      	ldr	r3, [r7, #0]
 800504a:	691a      	ldr	r2, [r3, #16]
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	2201      	movs	r2, #1
 8005054:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	691b      	ldr	r3, [r3, #16]
 800505a:	f003 0301 	and.w	r3, r3, #1
 800505e:	2b01      	cmp	r3, #1
 8005060:	d105      	bne.n	800506e <TIM_Base_SetConfig+0xee>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	691b      	ldr	r3, [r3, #16]
 8005066:	f023 0201 	bic.w	r2, r3, #1
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	611a      	str	r2, [r3, #16]
  }
}
 800506e:	bf00      	nop
 8005070:	3714      	adds	r7, #20
 8005072:	46bd      	mov	sp, r7
 8005074:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005078:	4770      	bx	lr
 800507a:	bf00      	nop
 800507c:	40010000 	.word	0x40010000
 8005080:	40000400 	.word	0x40000400
 8005084:	40000800 	.word	0x40000800
 8005088:	40000c00 	.word	0x40000c00
 800508c:	40014000 	.word	0x40014000
 8005090:	40014400 	.word	0x40014400
 8005094:	40014800 	.word	0x40014800

08005098 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005098:	b480      	push	{r7}
 800509a:	b087      	sub	sp, #28
 800509c:	af00      	add	r7, sp, #0
 800509e:	6078      	str	r0, [r7, #4]
 80050a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	6a1b      	ldr	r3, [r3, #32]
 80050a6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	6a1b      	ldr	r3, [r3, #32]
 80050ac:	f023 0201 	bic.w	r2, r3, #1
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	685b      	ldr	r3, [r3, #4]
 80050b8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	699b      	ldr	r3, [r3, #24]
 80050be:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80050c0:	68fb      	ldr	r3, [r7, #12]
 80050c2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80050c6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80050c8:	68fb      	ldr	r3, [r7, #12]
 80050ca:	f023 0303 	bic.w	r3, r3, #3
 80050ce:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80050d0:	683b      	ldr	r3, [r7, #0]
 80050d2:	681b      	ldr	r3, [r3, #0]
 80050d4:	68fa      	ldr	r2, [r7, #12]
 80050d6:	4313      	orrs	r3, r2
 80050d8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80050da:	697b      	ldr	r3, [r7, #20]
 80050dc:	f023 0302 	bic.w	r3, r3, #2
 80050e0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80050e2:	683b      	ldr	r3, [r7, #0]
 80050e4:	689b      	ldr	r3, [r3, #8]
 80050e6:	697a      	ldr	r2, [r7, #20]
 80050e8:	4313      	orrs	r3, r2
 80050ea:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	4a1c      	ldr	r2, [pc, #112]	; (8005160 <TIM_OC1_SetConfig+0xc8>)
 80050f0:	4293      	cmp	r3, r2
 80050f2:	d10c      	bne.n	800510e <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80050f4:	697b      	ldr	r3, [r7, #20]
 80050f6:	f023 0308 	bic.w	r3, r3, #8
 80050fa:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80050fc:	683b      	ldr	r3, [r7, #0]
 80050fe:	68db      	ldr	r3, [r3, #12]
 8005100:	697a      	ldr	r2, [r7, #20]
 8005102:	4313      	orrs	r3, r2
 8005104:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005106:	697b      	ldr	r3, [r7, #20]
 8005108:	f023 0304 	bic.w	r3, r3, #4
 800510c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	4a13      	ldr	r2, [pc, #76]	; (8005160 <TIM_OC1_SetConfig+0xc8>)
 8005112:	4293      	cmp	r3, r2
 8005114:	d111      	bne.n	800513a <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005116:	693b      	ldr	r3, [r7, #16]
 8005118:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800511c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800511e:	693b      	ldr	r3, [r7, #16]
 8005120:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005124:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005126:	683b      	ldr	r3, [r7, #0]
 8005128:	695b      	ldr	r3, [r3, #20]
 800512a:	693a      	ldr	r2, [r7, #16]
 800512c:	4313      	orrs	r3, r2
 800512e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005130:	683b      	ldr	r3, [r7, #0]
 8005132:	699b      	ldr	r3, [r3, #24]
 8005134:	693a      	ldr	r2, [r7, #16]
 8005136:	4313      	orrs	r3, r2
 8005138:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	693a      	ldr	r2, [r7, #16]
 800513e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	68fa      	ldr	r2, [r7, #12]
 8005144:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005146:	683b      	ldr	r3, [r7, #0]
 8005148:	685a      	ldr	r2, [r3, #4]
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	697a      	ldr	r2, [r7, #20]
 8005152:	621a      	str	r2, [r3, #32]
}
 8005154:	bf00      	nop
 8005156:	371c      	adds	r7, #28
 8005158:	46bd      	mov	sp, r7
 800515a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800515e:	4770      	bx	lr
 8005160:	40010000 	.word	0x40010000

08005164 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005164:	b480      	push	{r7}
 8005166:	b087      	sub	sp, #28
 8005168:	af00      	add	r7, sp, #0
 800516a:	6078      	str	r0, [r7, #4]
 800516c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	6a1b      	ldr	r3, [r3, #32]
 8005172:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	6a1b      	ldr	r3, [r3, #32]
 8005178:	f023 0210 	bic.w	r2, r3, #16
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	685b      	ldr	r3, [r3, #4]
 8005184:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	699b      	ldr	r3, [r3, #24]
 800518a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800518c:	68fb      	ldr	r3, [r7, #12]
 800518e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005192:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005194:	68fb      	ldr	r3, [r7, #12]
 8005196:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800519a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800519c:	683b      	ldr	r3, [r7, #0]
 800519e:	681b      	ldr	r3, [r3, #0]
 80051a0:	021b      	lsls	r3, r3, #8
 80051a2:	68fa      	ldr	r2, [r7, #12]
 80051a4:	4313      	orrs	r3, r2
 80051a6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80051a8:	697b      	ldr	r3, [r7, #20]
 80051aa:	f023 0320 	bic.w	r3, r3, #32
 80051ae:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80051b0:	683b      	ldr	r3, [r7, #0]
 80051b2:	689b      	ldr	r3, [r3, #8]
 80051b4:	011b      	lsls	r3, r3, #4
 80051b6:	697a      	ldr	r2, [r7, #20]
 80051b8:	4313      	orrs	r3, r2
 80051ba:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	4a1e      	ldr	r2, [pc, #120]	; (8005238 <TIM_OC2_SetConfig+0xd4>)
 80051c0:	4293      	cmp	r3, r2
 80051c2:	d10d      	bne.n	80051e0 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80051c4:	697b      	ldr	r3, [r7, #20]
 80051c6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80051ca:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80051cc:	683b      	ldr	r3, [r7, #0]
 80051ce:	68db      	ldr	r3, [r3, #12]
 80051d0:	011b      	lsls	r3, r3, #4
 80051d2:	697a      	ldr	r2, [r7, #20]
 80051d4:	4313      	orrs	r3, r2
 80051d6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80051d8:	697b      	ldr	r3, [r7, #20]
 80051da:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80051de:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	4a15      	ldr	r2, [pc, #84]	; (8005238 <TIM_OC2_SetConfig+0xd4>)
 80051e4:	4293      	cmp	r3, r2
 80051e6:	d113      	bne.n	8005210 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80051e8:	693b      	ldr	r3, [r7, #16]
 80051ea:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80051ee:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80051f0:	693b      	ldr	r3, [r7, #16]
 80051f2:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80051f6:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80051f8:	683b      	ldr	r3, [r7, #0]
 80051fa:	695b      	ldr	r3, [r3, #20]
 80051fc:	009b      	lsls	r3, r3, #2
 80051fe:	693a      	ldr	r2, [r7, #16]
 8005200:	4313      	orrs	r3, r2
 8005202:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005204:	683b      	ldr	r3, [r7, #0]
 8005206:	699b      	ldr	r3, [r3, #24]
 8005208:	009b      	lsls	r3, r3, #2
 800520a:	693a      	ldr	r2, [r7, #16]
 800520c:	4313      	orrs	r3, r2
 800520e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	693a      	ldr	r2, [r7, #16]
 8005214:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	68fa      	ldr	r2, [r7, #12]
 800521a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800521c:	683b      	ldr	r3, [r7, #0]
 800521e:	685a      	ldr	r2, [r3, #4]
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	697a      	ldr	r2, [r7, #20]
 8005228:	621a      	str	r2, [r3, #32]
}
 800522a:	bf00      	nop
 800522c:	371c      	adds	r7, #28
 800522e:	46bd      	mov	sp, r7
 8005230:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005234:	4770      	bx	lr
 8005236:	bf00      	nop
 8005238:	40010000 	.word	0x40010000

0800523c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800523c:	b480      	push	{r7}
 800523e:	b087      	sub	sp, #28
 8005240:	af00      	add	r7, sp, #0
 8005242:	6078      	str	r0, [r7, #4]
 8005244:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	6a1b      	ldr	r3, [r3, #32]
 800524a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	6a1b      	ldr	r3, [r3, #32]
 8005250:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	685b      	ldr	r3, [r3, #4]
 800525c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	69db      	ldr	r3, [r3, #28]
 8005262:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005264:	68fb      	ldr	r3, [r7, #12]
 8005266:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800526a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800526c:	68fb      	ldr	r3, [r7, #12]
 800526e:	f023 0303 	bic.w	r3, r3, #3
 8005272:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005274:	683b      	ldr	r3, [r7, #0]
 8005276:	681b      	ldr	r3, [r3, #0]
 8005278:	68fa      	ldr	r2, [r7, #12]
 800527a:	4313      	orrs	r3, r2
 800527c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800527e:	697b      	ldr	r3, [r7, #20]
 8005280:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005284:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005286:	683b      	ldr	r3, [r7, #0]
 8005288:	689b      	ldr	r3, [r3, #8]
 800528a:	021b      	lsls	r3, r3, #8
 800528c:	697a      	ldr	r2, [r7, #20]
 800528e:	4313      	orrs	r3, r2
 8005290:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	4a1d      	ldr	r2, [pc, #116]	; (800530c <TIM_OC3_SetConfig+0xd0>)
 8005296:	4293      	cmp	r3, r2
 8005298:	d10d      	bne.n	80052b6 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800529a:	697b      	ldr	r3, [r7, #20]
 800529c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80052a0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80052a2:	683b      	ldr	r3, [r7, #0]
 80052a4:	68db      	ldr	r3, [r3, #12]
 80052a6:	021b      	lsls	r3, r3, #8
 80052a8:	697a      	ldr	r2, [r7, #20]
 80052aa:	4313      	orrs	r3, r2
 80052ac:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80052ae:	697b      	ldr	r3, [r7, #20]
 80052b0:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80052b4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	4a14      	ldr	r2, [pc, #80]	; (800530c <TIM_OC3_SetConfig+0xd0>)
 80052ba:	4293      	cmp	r3, r2
 80052bc:	d113      	bne.n	80052e6 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80052be:	693b      	ldr	r3, [r7, #16]
 80052c0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80052c4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80052c6:	693b      	ldr	r3, [r7, #16]
 80052c8:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80052cc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80052ce:	683b      	ldr	r3, [r7, #0]
 80052d0:	695b      	ldr	r3, [r3, #20]
 80052d2:	011b      	lsls	r3, r3, #4
 80052d4:	693a      	ldr	r2, [r7, #16]
 80052d6:	4313      	orrs	r3, r2
 80052d8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80052da:	683b      	ldr	r3, [r7, #0]
 80052dc:	699b      	ldr	r3, [r3, #24]
 80052de:	011b      	lsls	r3, r3, #4
 80052e0:	693a      	ldr	r2, [r7, #16]
 80052e2:	4313      	orrs	r3, r2
 80052e4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	693a      	ldr	r2, [r7, #16]
 80052ea:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	68fa      	ldr	r2, [r7, #12]
 80052f0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80052f2:	683b      	ldr	r3, [r7, #0]
 80052f4:	685a      	ldr	r2, [r3, #4]
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	697a      	ldr	r2, [r7, #20]
 80052fe:	621a      	str	r2, [r3, #32]
}
 8005300:	bf00      	nop
 8005302:	371c      	adds	r7, #28
 8005304:	46bd      	mov	sp, r7
 8005306:	f85d 7b04 	ldr.w	r7, [sp], #4
 800530a:	4770      	bx	lr
 800530c:	40010000 	.word	0x40010000

08005310 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005310:	b480      	push	{r7}
 8005312:	b087      	sub	sp, #28
 8005314:	af00      	add	r7, sp, #0
 8005316:	6078      	str	r0, [r7, #4]
 8005318:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	6a1b      	ldr	r3, [r3, #32]
 800531e:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	6a1b      	ldr	r3, [r3, #32]
 8005324:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	685b      	ldr	r3, [r3, #4]
 8005330:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	69db      	ldr	r3, [r3, #28]
 8005336:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005338:	68fb      	ldr	r3, [r7, #12]
 800533a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800533e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005340:	68fb      	ldr	r3, [r7, #12]
 8005342:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005346:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005348:	683b      	ldr	r3, [r7, #0]
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	021b      	lsls	r3, r3, #8
 800534e:	68fa      	ldr	r2, [r7, #12]
 8005350:	4313      	orrs	r3, r2
 8005352:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005354:	693b      	ldr	r3, [r7, #16]
 8005356:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800535a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800535c:	683b      	ldr	r3, [r7, #0]
 800535e:	689b      	ldr	r3, [r3, #8]
 8005360:	031b      	lsls	r3, r3, #12
 8005362:	693a      	ldr	r2, [r7, #16]
 8005364:	4313      	orrs	r3, r2
 8005366:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	4a10      	ldr	r2, [pc, #64]	; (80053ac <TIM_OC4_SetConfig+0x9c>)
 800536c:	4293      	cmp	r3, r2
 800536e:	d109      	bne.n	8005384 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005370:	697b      	ldr	r3, [r7, #20]
 8005372:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005376:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005378:	683b      	ldr	r3, [r7, #0]
 800537a:	695b      	ldr	r3, [r3, #20]
 800537c:	019b      	lsls	r3, r3, #6
 800537e:	697a      	ldr	r2, [r7, #20]
 8005380:	4313      	orrs	r3, r2
 8005382:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	697a      	ldr	r2, [r7, #20]
 8005388:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	68fa      	ldr	r2, [r7, #12]
 800538e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005390:	683b      	ldr	r3, [r7, #0]
 8005392:	685a      	ldr	r2, [r3, #4]
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	693a      	ldr	r2, [r7, #16]
 800539c:	621a      	str	r2, [r3, #32]
}
 800539e:	bf00      	nop
 80053a0:	371c      	adds	r7, #28
 80053a2:	46bd      	mov	sp, r7
 80053a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053a8:	4770      	bx	lr
 80053aa:	bf00      	nop
 80053ac:	40010000 	.word	0x40010000

080053b0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80053b0:	b480      	push	{r7}
 80053b2:	b087      	sub	sp, #28
 80053b4:	af00      	add	r7, sp, #0
 80053b6:	60f8      	str	r0, [r7, #12]
 80053b8:	60b9      	str	r1, [r7, #8]
 80053ba:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80053bc:	68fb      	ldr	r3, [r7, #12]
 80053be:	6a1b      	ldr	r3, [r3, #32]
 80053c0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80053c2:	68fb      	ldr	r3, [r7, #12]
 80053c4:	6a1b      	ldr	r3, [r3, #32]
 80053c6:	f023 0201 	bic.w	r2, r3, #1
 80053ca:	68fb      	ldr	r3, [r7, #12]
 80053cc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80053ce:	68fb      	ldr	r3, [r7, #12]
 80053d0:	699b      	ldr	r3, [r3, #24]
 80053d2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80053d4:	693b      	ldr	r3, [r7, #16]
 80053d6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80053da:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	011b      	lsls	r3, r3, #4
 80053e0:	693a      	ldr	r2, [r7, #16]
 80053e2:	4313      	orrs	r3, r2
 80053e4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80053e6:	697b      	ldr	r3, [r7, #20]
 80053e8:	f023 030a 	bic.w	r3, r3, #10
 80053ec:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80053ee:	697a      	ldr	r2, [r7, #20]
 80053f0:	68bb      	ldr	r3, [r7, #8]
 80053f2:	4313      	orrs	r3, r2
 80053f4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80053f6:	68fb      	ldr	r3, [r7, #12]
 80053f8:	693a      	ldr	r2, [r7, #16]
 80053fa:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80053fc:	68fb      	ldr	r3, [r7, #12]
 80053fe:	697a      	ldr	r2, [r7, #20]
 8005400:	621a      	str	r2, [r3, #32]
}
 8005402:	bf00      	nop
 8005404:	371c      	adds	r7, #28
 8005406:	46bd      	mov	sp, r7
 8005408:	f85d 7b04 	ldr.w	r7, [sp], #4
 800540c:	4770      	bx	lr

0800540e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800540e:	b480      	push	{r7}
 8005410:	b087      	sub	sp, #28
 8005412:	af00      	add	r7, sp, #0
 8005414:	60f8      	str	r0, [r7, #12]
 8005416:	60b9      	str	r1, [r7, #8]
 8005418:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800541a:	68fb      	ldr	r3, [r7, #12]
 800541c:	6a1b      	ldr	r3, [r3, #32]
 800541e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005420:	68fb      	ldr	r3, [r7, #12]
 8005422:	6a1b      	ldr	r3, [r3, #32]
 8005424:	f023 0210 	bic.w	r2, r3, #16
 8005428:	68fb      	ldr	r3, [r7, #12]
 800542a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800542c:	68fb      	ldr	r3, [r7, #12]
 800542e:	699b      	ldr	r3, [r3, #24]
 8005430:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005432:	693b      	ldr	r3, [r7, #16]
 8005434:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005438:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	031b      	lsls	r3, r3, #12
 800543e:	693a      	ldr	r2, [r7, #16]
 8005440:	4313      	orrs	r3, r2
 8005442:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005444:	697b      	ldr	r3, [r7, #20]
 8005446:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800544a:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800544c:	68bb      	ldr	r3, [r7, #8]
 800544e:	011b      	lsls	r3, r3, #4
 8005450:	697a      	ldr	r2, [r7, #20]
 8005452:	4313      	orrs	r3, r2
 8005454:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005456:	68fb      	ldr	r3, [r7, #12]
 8005458:	693a      	ldr	r2, [r7, #16]
 800545a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800545c:	68fb      	ldr	r3, [r7, #12]
 800545e:	697a      	ldr	r2, [r7, #20]
 8005460:	621a      	str	r2, [r3, #32]
}
 8005462:	bf00      	nop
 8005464:	371c      	adds	r7, #28
 8005466:	46bd      	mov	sp, r7
 8005468:	f85d 7b04 	ldr.w	r7, [sp], #4
 800546c:	4770      	bx	lr

0800546e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800546e:	b480      	push	{r7}
 8005470:	b085      	sub	sp, #20
 8005472:	af00      	add	r7, sp, #0
 8005474:	6078      	str	r0, [r7, #4]
 8005476:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	689b      	ldr	r3, [r3, #8]
 800547c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800547e:	68fb      	ldr	r3, [r7, #12]
 8005480:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005484:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005486:	683a      	ldr	r2, [r7, #0]
 8005488:	68fb      	ldr	r3, [r7, #12]
 800548a:	4313      	orrs	r3, r2
 800548c:	f043 0307 	orr.w	r3, r3, #7
 8005490:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	68fa      	ldr	r2, [r7, #12]
 8005496:	609a      	str	r2, [r3, #8]
}
 8005498:	bf00      	nop
 800549a:	3714      	adds	r7, #20
 800549c:	46bd      	mov	sp, r7
 800549e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054a2:	4770      	bx	lr

080054a4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80054a4:	b480      	push	{r7}
 80054a6:	b087      	sub	sp, #28
 80054a8:	af00      	add	r7, sp, #0
 80054aa:	60f8      	str	r0, [r7, #12]
 80054ac:	60b9      	str	r1, [r7, #8]
 80054ae:	607a      	str	r2, [r7, #4]
 80054b0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80054b2:	68fb      	ldr	r3, [r7, #12]
 80054b4:	689b      	ldr	r3, [r3, #8]
 80054b6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80054b8:	697b      	ldr	r3, [r7, #20]
 80054ba:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80054be:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80054c0:	683b      	ldr	r3, [r7, #0]
 80054c2:	021a      	lsls	r2, r3, #8
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	431a      	orrs	r2, r3
 80054c8:	68bb      	ldr	r3, [r7, #8]
 80054ca:	4313      	orrs	r3, r2
 80054cc:	697a      	ldr	r2, [r7, #20]
 80054ce:	4313      	orrs	r3, r2
 80054d0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80054d2:	68fb      	ldr	r3, [r7, #12]
 80054d4:	697a      	ldr	r2, [r7, #20]
 80054d6:	609a      	str	r2, [r3, #8]
}
 80054d8:	bf00      	nop
 80054da:	371c      	adds	r7, #28
 80054dc:	46bd      	mov	sp, r7
 80054de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054e2:	4770      	bx	lr

080054e4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80054e4:	b480      	push	{r7}
 80054e6:	b087      	sub	sp, #28
 80054e8:	af00      	add	r7, sp, #0
 80054ea:	60f8      	str	r0, [r7, #12]
 80054ec:	60b9      	str	r1, [r7, #8]
 80054ee:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80054f0:	68bb      	ldr	r3, [r7, #8]
 80054f2:	f003 031f 	and.w	r3, r3, #31
 80054f6:	2201      	movs	r2, #1
 80054f8:	fa02 f303 	lsl.w	r3, r2, r3
 80054fc:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80054fe:	68fb      	ldr	r3, [r7, #12]
 8005500:	6a1a      	ldr	r2, [r3, #32]
 8005502:	697b      	ldr	r3, [r7, #20]
 8005504:	43db      	mvns	r3, r3
 8005506:	401a      	ands	r2, r3
 8005508:	68fb      	ldr	r3, [r7, #12]
 800550a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800550c:	68fb      	ldr	r3, [r7, #12]
 800550e:	6a1a      	ldr	r2, [r3, #32]
 8005510:	68bb      	ldr	r3, [r7, #8]
 8005512:	f003 031f 	and.w	r3, r3, #31
 8005516:	6879      	ldr	r1, [r7, #4]
 8005518:	fa01 f303 	lsl.w	r3, r1, r3
 800551c:	431a      	orrs	r2, r3
 800551e:	68fb      	ldr	r3, [r7, #12]
 8005520:	621a      	str	r2, [r3, #32]
}
 8005522:	bf00      	nop
 8005524:	371c      	adds	r7, #28
 8005526:	46bd      	mov	sp, r7
 8005528:	f85d 7b04 	ldr.w	r7, [sp], #4
 800552c:	4770      	bx	lr
	...

08005530 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005530:	b480      	push	{r7}
 8005532:	b085      	sub	sp, #20
 8005534:	af00      	add	r7, sp, #0
 8005536:	6078      	str	r0, [r7, #4]
 8005538:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005540:	2b01      	cmp	r3, #1
 8005542:	d101      	bne.n	8005548 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005544:	2302      	movs	r3, #2
 8005546:	e050      	b.n	80055ea <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	2201      	movs	r2, #1
 800554c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	2202      	movs	r2, #2
 8005554:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	681b      	ldr	r3, [r3, #0]
 800555c:	685b      	ldr	r3, [r3, #4]
 800555e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	681b      	ldr	r3, [r3, #0]
 8005564:	689b      	ldr	r3, [r3, #8]
 8005566:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005568:	68fb      	ldr	r3, [r7, #12]
 800556a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800556e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005570:	683b      	ldr	r3, [r7, #0]
 8005572:	681b      	ldr	r3, [r3, #0]
 8005574:	68fa      	ldr	r2, [r7, #12]
 8005576:	4313      	orrs	r3, r2
 8005578:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	681b      	ldr	r3, [r3, #0]
 800557e:	68fa      	ldr	r2, [r7, #12]
 8005580:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	681b      	ldr	r3, [r3, #0]
 8005586:	4a1c      	ldr	r2, [pc, #112]	; (80055f8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8005588:	4293      	cmp	r3, r2
 800558a:	d018      	beq.n	80055be <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	681b      	ldr	r3, [r3, #0]
 8005590:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005594:	d013      	beq.n	80055be <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	681b      	ldr	r3, [r3, #0]
 800559a:	4a18      	ldr	r2, [pc, #96]	; (80055fc <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 800559c:	4293      	cmp	r3, r2
 800559e:	d00e      	beq.n	80055be <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	681b      	ldr	r3, [r3, #0]
 80055a4:	4a16      	ldr	r2, [pc, #88]	; (8005600 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 80055a6:	4293      	cmp	r3, r2
 80055a8:	d009      	beq.n	80055be <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	681b      	ldr	r3, [r3, #0]
 80055ae:	4a15      	ldr	r2, [pc, #84]	; (8005604 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 80055b0:	4293      	cmp	r3, r2
 80055b2:	d004      	beq.n	80055be <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	681b      	ldr	r3, [r3, #0]
 80055b8:	4a13      	ldr	r2, [pc, #76]	; (8005608 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 80055ba:	4293      	cmp	r3, r2
 80055bc:	d10c      	bne.n	80055d8 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80055be:	68bb      	ldr	r3, [r7, #8]
 80055c0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80055c4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80055c6:	683b      	ldr	r3, [r7, #0]
 80055c8:	685b      	ldr	r3, [r3, #4]
 80055ca:	68ba      	ldr	r2, [r7, #8]
 80055cc:	4313      	orrs	r3, r2
 80055ce:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	681b      	ldr	r3, [r3, #0]
 80055d4:	68ba      	ldr	r2, [r7, #8]
 80055d6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	2201      	movs	r2, #1
 80055dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	2200      	movs	r2, #0
 80055e4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80055e8:	2300      	movs	r3, #0
}
 80055ea:	4618      	mov	r0, r3
 80055ec:	3714      	adds	r7, #20
 80055ee:	46bd      	mov	sp, r7
 80055f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055f4:	4770      	bx	lr
 80055f6:	bf00      	nop
 80055f8:	40010000 	.word	0x40010000
 80055fc:	40000400 	.word	0x40000400
 8005600:	40000800 	.word	0x40000800
 8005604:	40000c00 	.word	0x40000c00
 8005608:	40014000 	.word	0x40014000

0800560c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800560c:	b580      	push	{r7, lr}
 800560e:	b082      	sub	sp, #8
 8005610:	af00      	add	r7, sp, #0
 8005612:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	2b00      	cmp	r3, #0
 8005618:	d101      	bne.n	800561e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800561a:	2301      	movs	r3, #1
 800561c:	e042      	b.n	80056a4 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005624:	b2db      	uxtb	r3, r3
 8005626:	2b00      	cmp	r3, #0
 8005628:	d106      	bne.n	8005638 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	2200      	movs	r2, #0
 800562e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005632:	6878      	ldr	r0, [r7, #4]
 8005634:	f7fd f8de 	bl	80027f4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	2224      	movs	r2, #36	; 0x24
 800563c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	681b      	ldr	r3, [r3, #0]
 8005644:	68da      	ldr	r2, [r3, #12]
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	681b      	ldr	r3, [r3, #0]
 800564a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800564e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005650:	6878      	ldr	r0, [r7, #4]
 8005652:	f000 fe55 	bl	8006300 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	681b      	ldr	r3, [r3, #0]
 800565a:	691a      	ldr	r2, [r3, #16]
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	681b      	ldr	r3, [r3, #0]
 8005660:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005664:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	681b      	ldr	r3, [r3, #0]
 800566a:	695a      	ldr	r2, [r3, #20]
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	681b      	ldr	r3, [r3, #0]
 8005670:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005674:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	681b      	ldr	r3, [r3, #0]
 800567a:	68da      	ldr	r2, [r3, #12]
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	681b      	ldr	r3, [r3, #0]
 8005680:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005684:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	2200      	movs	r2, #0
 800568a:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	2220      	movs	r2, #32
 8005690:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	2220      	movs	r2, #32
 8005698:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	2200      	movs	r2, #0
 80056a0:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 80056a2:	2300      	movs	r3, #0
}
 80056a4:	4618      	mov	r0, r3
 80056a6:	3708      	adds	r7, #8
 80056a8:	46bd      	mov	sp, r7
 80056aa:	bd80      	pop	{r7, pc}

080056ac <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80056ac:	b580      	push	{r7, lr}
 80056ae:	b08a      	sub	sp, #40	; 0x28
 80056b0:	af02      	add	r7, sp, #8
 80056b2:	60f8      	str	r0, [r7, #12]
 80056b4:	60b9      	str	r1, [r7, #8]
 80056b6:	603b      	str	r3, [r7, #0]
 80056b8:	4613      	mov	r3, r2
 80056ba:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80056bc:	2300      	movs	r3, #0
 80056be:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80056c0:	68fb      	ldr	r3, [r7, #12]
 80056c2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80056c6:	b2db      	uxtb	r3, r3
 80056c8:	2b20      	cmp	r3, #32
 80056ca:	d175      	bne.n	80057b8 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 80056cc:	68bb      	ldr	r3, [r7, #8]
 80056ce:	2b00      	cmp	r3, #0
 80056d0:	d002      	beq.n	80056d8 <HAL_UART_Transmit+0x2c>
 80056d2:	88fb      	ldrh	r3, [r7, #6]
 80056d4:	2b00      	cmp	r3, #0
 80056d6:	d101      	bne.n	80056dc <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80056d8:	2301      	movs	r3, #1
 80056da:	e06e      	b.n	80057ba <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80056dc:	68fb      	ldr	r3, [r7, #12]
 80056de:	2200      	movs	r2, #0
 80056e0:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80056e2:	68fb      	ldr	r3, [r7, #12]
 80056e4:	2221      	movs	r2, #33	; 0x21
 80056e6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80056ea:	f7fd fb3d 	bl	8002d68 <HAL_GetTick>
 80056ee:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80056f0:	68fb      	ldr	r3, [r7, #12]
 80056f2:	88fa      	ldrh	r2, [r7, #6]
 80056f4:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80056f6:	68fb      	ldr	r3, [r7, #12]
 80056f8:	88fa      	ldrh	r2, [r7, #6]
 80056fa:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80056fc:	68fb      	ldr	r3, [r7, #12]
 80056fe:	689b      	ldr	r3, [r3, #8]
 8005700:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005704:	d108      	bne.n	8005718 <HAL_UART_Transmit+0x6c>
 8005706:	68fb      	ldr	r3, [r7, #12]
 8005708:	691b      	ldr	r3, [r3, #16]
 800570a:	2b00      	cmp	r3, #0
 800570c:	d104      	bne.n	8005718 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800570e:	2300      	movs	r3, #0
 8005710:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005712:	68bb      	ldr	r3, [r7, #8]
 8005714:	61bb      	str	r3, [r7, #24]
 8005716:	e003      	b.n	8005720 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8005718:	68bb      	ldr	r3, [r7, #8]
 800571a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800571c:	2300      	movs	r3, #0
 800571e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005720:	e02e      	b.n	8005780 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005722:	683b      	ldr	r3, [r7, #0]
 8005724:	9300      	str	r3, [sp, #0]
 8005726:	697b      	ldr	r3, [r7, #20]
 8005728:	2200      	movs	r2, #0
 800572a:	2180      	movs	r1, #128	; 0x80
 800572c:	68f8      	ldr	r0, [r7, #12]
 800572e:	f000 fbb7 	bl	8005ea0 <UART_WaitOnFlagUntilTimeout>
 8005732:	4603      	mov	r3, r0
 8005734:	2b00      	cmp	r3, #0
 8005736:	d005      	beq.n	8005744 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8005738:	68fb      	ldr	r3, [r7, #12]
 800573a:	2220      	movs	r2, #32
 800573c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

        return HAL_TIMEOUT;
 8005740:	2303      	movs	r3, #3
 8005742:	e03a      	b.n	80057ba <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8005744:	69fb      	ldr	r3, [r7, #28]
 8005746:	2b00      	cmp	r3, #0
 8005748:	d10b      	bne.n	8005762 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800574a:	69bb      	ldr	r3, [r7, #24]
 800574c:	881b      	ldrh	r3, [r3, #0]
 800574e:	461a      	mov	r2, r3
 8005750:	68fb      	ldr	r3, [r7, #12]
 8005752:	681b      	ldr	r3, [r3, #0]
 8005754:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005758:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800575a:	69bb      	ldr	r3, [r7, #24]
 800575c:	3302      	adds	r3, #2
 800575e:	61bb      	str	r3, [r7, #24]
 8005760:	e007      	b.n	8005772 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8005762:	69fb      	ldr	r3, [r7, #28]
 8005764:	781a      	ldrb	r2, [r3, #0]
 8005766:	68fb      	ldr	r3, [r7, #12]
 8005768:	681b      	ldr	r3, [r3, #0]
 800576a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800576c:	69fb      	ldr	r3, [r7, #28]
 800576e:	3301      	adds	r3, #1
 8005770:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005772:	68fb      	ldr	r3, [r7, #12]
 8005774:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005776:	b29b      	uxth	r3, r3
 8005778:	3b01      	subs	r3, #1
 800577a:	b29a      	uxth	r2, r3
 800577c:	68fb      	ldr	r3, [r7, #12]
 800577e:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8005780:	68fb      	ldr	r3, [r7, #12]
 8005782:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005784:	b29b      	uxth	r3, r3
 8005786:	2b00      	cmp	r3, #0
 8005788:	d1cb      	bne.n	8005722 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800578a:	683b      	ldr	r3, [r7, #0]
 800578c:	9300      	str	r3, [sp, #0]
 800578e:	697b      	ldr	r3, [r7, #20]
 8005790:	2200      	movs	r2, #0
 8005792:	2140      	movs	r1, #64	; 0x40
 8005794:	68f8      	ldr	r0, [r7, #12]
 8005796:	f000 fb83 	bl	8005ea0 <UART_WaitOnFlagUntilTimeout>
 800579a:	4603      	mov	r3, r0
 800579c:	2b00      	cmp	r3, #0
 800579e:	d005      	beq.n	80057ac <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80057a0:	68fb      	ldr	r3, [r7, #12]
 80057a2:	2220      	movs	r2, #32
 80057a4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      return HAL_TIMEOUT;
 80057a8:	2303      	movs	r3, #3
 80057aa:	e006      	b.n	80057ba <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80057ac:	68fb      	ldr	r3, [r7, #12]
 80057ae:	2220      	movs	r2, #32
 80057b0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    return HAL_OK;
 80057b4:	2300      	movs	r3, #0
 80057b6:	e000      	b.n	80057ba <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 80057b8:	2302      	movs	r3, #2
  }
}
 80057ba:	4618      	mov	r0, r3
 80057bc:	3720      	adds	r7, #32
 80057be:	46bd      	mov	sp, r7
 80057c0:	bd80      	pop	{r7, pc}

080057c2 <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80057c2:	b580      	push	{r7, lr}
 80057c4:	b08a      	sub	sp, #40	; 0x28
 80057c6:	af02      	add	r7, sp, #8
 80057c8:	60f8      	str	r0, [r7, #12]
 80057ca:	60b9      	str	r1, [r7, #8]
 80057cc:	603b      	str	r3, [r7, #0]
 80057ce:	4613      	mov	r3, r2
 80057d0:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80057d2:	2300      	movs	r3, #0
 80057d4:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80057d6:	68fb      	ldr	r3, [r7, #12]
 80057d8:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80057dc:	b2db      	uxtb	r3, r3
 80057de:	2b20      	cmp	r3, #32
 80057e0:	f040 8081 	bne.w	80058e6 <HAL_UART_Receive+0x124>
  {
    if ((pData == NULL) || (Size == 0U))
 80057e4:	68bb      	ldr	r3, [r7, #8]
 80057e6:	2b00      	cmp	r3, #0
 80057e8:	d002      	beq.n	80057f0 <HAL_UART_Receive+0x2e>
 80057ea:	88fb      	ldrh	r3, [r7, #6]
 80057ec:	2b00      	cmp	r3, #0
 80057ee:	d101      	bne.n	80057f4 <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 80057f0:	2301      	movs	r3, #1
 80057f2:	e079      	b.n	80058e8 <HAL_UART_Receive+0x126>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80057f4:	68fb      	ldr	r3, [r7, #12]
 80057f6:	2200      	movs	r2, #0
 80057f8:	645a      	str	r2, [r3, #68]	; 0x44
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80057fa:	68fb      	ldr	r3, [r7, #12]
 80057fc:	2222      	movs	r2, #34	; 0x22
 80057fe:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005802:	68fb      	ldr	r3, [r7, #12]
 8005804:	2200      	movs	r2, #0
 8005806:	631a      	str	r2, [r3, #48]	; 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005808:	f7fd faae 	bl	8002d68 <HAL_GetTick>
 800580c:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 800580e:	68fb      	ldr	r3, [r7, #12]
 8005810:	88fa      	ldrh	r2, [r7, #6]
 8005812:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 8005814:	68fb      	ldr	r3, [r7, #12]
 8005816:	88fa      	ldrh	r2, [r7, #6]
 8005818:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800581a:	68fb      	ldr	r3, [r7, #12]
 800581c:	689b      	ldr	r3, [r3, #8]
 800581e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005822:	d108      	bne.n	8005836 <HAL_UART_Receive+0x74>
 8005824:	68fb      	ldr	r3, [r7, #12]
 8005826:	691b      	ldr	r3, [r3, #16]
 8005828:	2b00      	cmp	r3, #0
 800582a:	d104      	bne.n	8005836 <HAL_UART_Receive+0x74>
    {
      pdata8bits  = NULL;
 800582c:	2300      	movs	r3, #0
 800582e:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8005830:	68bb      	ldr	r3, [r7, #8]
 8005832:	61bb      	str	r3, [r7, #24]
 8005834:	e003      	b.n	800583e <HAL_UART_Receive+0x7c>
    }
    else
    {
      pdata8bits  = pData;
 8005836:	68bb      	ldr	r3, [r7, #8]
 8005838:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800583a:	2300      	movs	r3, #0
 800583c:	61bb      	str	r3, [r7, #24]
    }

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 800583e:	e047      	b.n	80058d0 <HAL_UART_Receive+0x10e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8005840:	683b      	ldr	r3, [r7, #0]
 8005842:	9300      	str	r3, [sp, #0]
 8005844:	697b      	ldr	r3, [r7, #20]
 8005846:	2200      	movs	r2, #0
 8005848:	2120      	movs	r1, #32
 800584a:	68f8      	ldr	r0, [r7, #12]
 800584c:	f000 fb28 	bl	8005ea0 <UART_WaitOnFlagUntilTimeout>
 8005850:	4603      	mov	r3, r0
 8005852:	2b00      	cmp	r3, #0
 8005854:	d005      	beq.n	8005862 <HAL_UART_Receive+0xa0>
      {
        huart->RxState = HAL_UART_STATE_READY;
 8005856:	68fb      	ldr	r3, [r7, #12]
 8005858:	2220      	movs	r2, #32
 800585a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        return HAL_TIMEOUT;
 800585e:	2303      	movs	r3, #3
 8005860:	e042      	b.n	80058e8 <HAL_UART_Receive+0x126>
      }
      if (pdata8bits == NULL)
 8005862:	69fb      	ldr	r3, [r7, #28]
 8005864:	2b00      	cmp	r3, #0
 8005866:	d10c      	bne.n	8005882 <HAL_UART_Receive+0xc0>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 8005868:	68fb      	ldr	r3, [r7, #12]
 800586a:	681b      	ldr	r3, [r3, #0]
 800586c:	685b      	ldr	r3, [r3, #4]
 800586e:	b29b      	uxth	r3, r3
 8005870:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005874:	b29a      	uxth	r2, r3
 8005876:	69bb      	ldr	r3, [r7, #24]
 8005878:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 800587a:	69bb      	ldr	r3, [r7, #24]
 800587c:	3302      	adds	r3, #2
 800587e:	61bb      	str	r3, [r7, #24]
 8005880:	e01f      	b.n	80058c2 <HAL_UART_Receive+0x100>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8005882:	68fb      	ldr	r3, [r7, #12]
 8005884:	689b      	ldr	r3, [r3, #8]
 8005886:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800588a:	d007      	beq.n	800589c <HAL_UART_Receive+0xda>
 800588c:	68fb      	ldr	r3, [r7, #12]
 800588e:	689b      	ldr	r3, [r3, #8]
 8005890:	2b00      	cmp	r3, #0
 8005892:	d10a      	bne.n	80058aa <HAL_UART_Receive+0xe8>
 8005894:	68fb      	ldr	r3, [r7, #12]
 8005896:	691b      	ldr	r3, [r3, #16]
 8005898:	2b00      	cmp	r3, #0
 800589a:	d106      	bne.n	80058aa <HAL_UART_Receive+0xe8>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800589c:	68fb      	ldr	r3, [r7, #12]
 800589e:	681b      	ldr	r3, [r3, #0]
 80058a0:	685b      	ldr	r3, [r3, #4]
 80058a2:	b2da      	uxtb	r2, r3
 80058a4:	69fb      	ldr	r3, [r7, #28]
 80058a6:	701a      	strb	r2, [r3, #0]
 80058a8:	e008      	b.n	80058bc <HAL_UART_Receive+0xfa>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80058aa:	68fb      	ldr	r3, [r7, #12]
 80058ac:	681b      	ldr	r3, [r3, #0]
 80058ae:	685b      	ldr	r3, [r3, #4]
 80058b0:	b2db      	uxtb	r3, r3
 80058b2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80058b6:	b2da      	uxtb	r2, r3
 80058b8:	69fb      	ldr	r3, [r7, #28]
 80058ba:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 80058bc:	69fb      	ldr	r3, [r7, #28]
 80058be:	3301      	adds	r3, #1
 80058c0:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 80058c2:	68fb      	ldr	r3, [r7, #12]
 80058c4:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80058c6:	b29b      	uxth	r3, r3
 80058c8:	3b01      	subs	r3, #1
 80058ca:	b29a      	uxth	r2, r3
 80058cc:	68fb      	ldr	r3, [r7, #12]
 80058ce:	85da      	strh	r2, [r3, #46]	; 0x2e
    while (huart->RxXferCount > 0U)
 80058d0:	68fb      	ldr	r3, [r7, #12]
 80058d2:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80058d4:	b29b      	uxth	r3, r3
 80058d6:	2b00      	cmp	r3, #0
 80058d8:	d1b2      	bne.n	8005840 <HAL_UART_Receive+0x7e>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80058da:	68fb      	ldr	r3, [r7, #12]
 80058dc:	2220      	movs	r2, #32
 80058de:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    return HAL_OK;
 80058e2:	2300      	movs	r3, #0
 80058e4:	e000      	b.n	80058e8 <HAL_UART_Receive+0x126>
  }
  else
  {
    return HAL_BUSY;
 80058e6:	2302      	movs	r3, #2
  }
}
 80058e8:	4618      	mov	r0, r3
 80058ea:	3720      	adds	r7, #32
 80058ec:	46bd      	mov	sp, r7
 80058ee:	bd80      	pop	{r7, pc}

080058f0 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80058f0:	b580      	push	{r7, lr}
 80058f2:	b084      	sub	sp, #16
 80058f4:	af00      	add	r7, sp, #0
 80058f6:	60f8      	str	r0, [r7, #12]
 80058f8:	60b9      	str	r1, [r7, #8]
 80058fa:	4613      	mov	r3, r2
 80058fc:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80058fe:	68fb      	ldr	r3, [r7, #12]
 8005900:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8005904:	b2db      	uxtb	r3, r3
 8005906:	2b20      	cmp	r3, #32
 8005908:	d112      	bne.n	8005930 <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 800590a:	68bb      	ldr	r3, [r7, #8]
 800590c:	2b00      	cmp	r3, #0
 800590e:	d002      	beq.n	8005916 <HAL_UART_Receive_IT+0x26>
 8005910:	88fb      	ldrh	r3, [r7, #6]
 8005912:	2b00      	cmp	r3, #0
 8005914:	d101      	bne.n	800591a <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8005916:	2301      	movs	r3, #1
 8005918:	e00b      	b.n	8005932 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800591a:	68fb      	ldr	r3, [r7, #12]
 800591c:	2200      	movs	r2, #0
 800591e:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8005920:	88fb      	ldrh	r3, [r7, #6]
 8005922:	461a      	mov	r2, r3
 8005924:	68b9      	ldr	r1, [r7, #8]
 8005926:	68f8      	ldr	r0, [r7, #12]
 8005928:	f000 fb13 	bl	8005f52 <UART_Start_Receive_IT>
 800592c:	4603      	mov	r3, r0
 800592e:	e000      	b.n	8005932 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 8005930:	2302      	movs	r3, #2
  }
}
 8005932:	4618      	mov	r0, r3
 8005934:	3710      	adds	r7, #16
 8005936:	46bd      	mov	sp, r7
 8005938:	bd80      	pop	{r7, pc}
	...

0800593c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800593c:	b580      	push	{r7, lr}
 800593e:	b0ba      	sub	sp, #232	; 0xe8
 8005940:	af00      	add	r7, sp, #0
 8005942:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	681b      	ldr	r3, [r3, #0]
 8005948:	681b      	ldr	r3, [r3, #0]
 800594a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	681b      	ldr	r3, [r3, #0]
 8005952:	68db      	ldr	r3, [r3, #12]
 8005954:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	681b      	ldr	r3, [r3, #0]
 800595c:	695b      	ldr	r3, [r3, #20]
 800595e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8005962:	2300      	movs	r3, #0
 8005964:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8005968:	2300      	movs	r3, #0
 800596a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800596e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005972:	f003 030f 	and.w	r3, r3, #15
 8005976:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 800597a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800597e:	2b00      	cmp	r3, #0
 8005980:	d10f      	bne.n	80059a2 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005982:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005986:	f003 0320 	and.w	r3, r3, #32
 800598a:	2b00      	cmp	r3, #0
 800598c:	d009      	beq.n	80059a2 <HAL_UART_IRQHandler+0x66>
 800598e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005992:	f003 0320 	and.w	r3, r3, #32
 8005996:	2b00      	cmp	r3, #0
 8005998:	d003      	beq.n	80059a2 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800599a:	6878      	ldr	r0, [r7, #4]
 800599c:	f000 fbf2 	bl	8006184 <UART_Receive_IT>
      return;
 80059a0:	e25b      	b.n	8005e5a <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80059a2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80059a6:	2b00      	cmp	r3, #0
 80059a8:	f000 80de 	beq.w	8005b68 <HAL_UART_IRQHandler+0x22c>
 80059ac:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80059b0:	f003 0301 	and.w	r3, r3, #1
 80059b4:	2b00      	cmp	r3, #0
 80059b6:	d106      	bne.n	80059c6 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80059b8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80059bc:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80059c0:	2b00      	cmp	r3, #0
 80059c2:	f000 80d1 	beq.w	8005b68 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80059c6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80059ca:	f003 0301 	and.w	r3, r3, #1
 80059ce:	2b00      	cmp	r3, #0
 80059d0:	d00b      	beq.n	80059ea <HAL_UART_IRQHandler+0xae>
 80059d2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80059d6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80059da:	2b00      	cmp	r3, #0
 80059dc:	d005      	beq.n	80059ea <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80059e2:	f043 0201 	orr.w	r2, r3, #1
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80059ea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80059ee:	f003 0304 	and.w	r3, r3, #4
 80059f2:	2b00      	cmp	r3, #0
 80059f4:	d00b      	beq.n	8005a0e <HAL_UART_IRQHandler+0xd2>
 80059f6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80059fa:	f003 0301 	and.w	r3, r3, #1
 80059fe:	2b00      	cmp	r3, #0
 8005a00:	d005      	beq.n	8005a0e <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005a06:	f043 0202 	orr.w	r2, r3, #2
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005a0e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005a12:	f003 0302 	and.w	r3, r3, #2
 8005a16:	2b00      	cmp	r3, #0
 8005a18:	d00b      	beq.n	8005a32 <HAL_UART_IRQHandler+0xf6>
 8005a1a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005a1e:	f003 0301 	and.w	r3, r3, #1
 8005a22:	2b00      	cmp	r3, #0
 8005a24:	d005      	beq.n	8005a32 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005a2a:	f043 0204 	orr.w	r2, r3, #4
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8005a32:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005a36:	f003 0308 	and.w	r3, r3, #8
 8005a3a:	2b00      	cmp	r3, #0
 8005a3c:	d011      	beq.n	8005a62 <HAL_UART_IRQHandler+0x126>
 8005a3e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005a42:	f003 0320 	and.w	r3, r3, #32
 8005a46:	2b00      	cmp	r3, #0
 8005a48:	d105      	bne.n	8005a56 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8005a4a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005a4e:	f003 0301 	and.w	r3, r3, #1
 8005a52:	2b00      	cmp	r3, #0
 8005a54:	d005      	beq.n	8005a62 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005a5a:	f043 0208 	orr.w	r2, r3, #8
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005a66:	2b00      	cmp	r3, #0
 8005a68:	f000 81f2 	beq.w	8005e50 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005a6c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005a70:	f003 0320 	and.w	r3, r3, #32
 8005a74:	2b00      	cmp	r3, #0
 8005a76:	d008      	beq.n	8005a8a <HAL_UART_IRQHandler+0x14e>
 8005a78:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005a7c:	f003 0320 	and.w	r3, r3, #32
 8005a80:	2b00      	cmp	r3, #0
 8005a82:	d002      	beq.n	8005a8a <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8005a84:	6878      	ldr	r0, [r7, #4]
 8005a86:	f000 fb7d 	bl	8006184 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	681b      	ldr	r3, [r3, #0]
 8005a8e:	695b      	ldr	r3, [r3, #20]
 8005a90:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005a94:	2b40      	cmp	r3, #64	; 0x40
 8005a96:	bf0c      	ite	eq
 8005a98:	2301      	moveq	r3, #1
 8005a9a:	2300      	movne	r3, #0
 8005a9c:	b2db      	uxtb	r3, r3
 8005a9e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005aa6:	f003 0308 	and.w	r3, r3, #8
 8005aaa:	2b00      	cmp	r3, #0
 8005aac:	d103      	bne.n	8005ab6 <HAL_UART_IRQHandler+0x17a>
 8005aae:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8005ab2:	2b00      	cmp	r3, #0
 8005ab4:	d04f      	beq.n	8005b56 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8005ab6:	6878      	ldr	r0, [r7, #4]
 8005ab8:	f000 fa85 	bl	8005fc6 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	681b      	ldr	r3, [r3, #0]
 8005ac0:	695b      	ldr	r3, [r3, #20]
 8005ac2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005ac6:	2b40      	cmp	r3, #64	; 0x40
 8005ac8:	d141      	bne.n	8005b4e <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	681b      	ldr	r3, [r3, #0]
 8005ace:	3314      	adds	r3, #20
 8005ad0:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ad4:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8005ad8:	e853 3f00 	ldrex	r3, [r3]
 8005adc:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8005ae0:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8005ae4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005ae8:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	681b      	ldr	r3, [r3, #0]
 8005af0:	3314      	adds	r3, #20
 8005af2:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8005af6:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8005afa:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005afe:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8005b02:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8005b06:	e841 2300 	strex	r3, r2, [r1]
 8005b0a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8005b0e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8005b12:	2b00      	cmp	r3, #0
 8005b14:	d1d9      	bne.n	8005aca <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005b1a:	2b00      	cmp	r3, #0
 8005b1c:	d013      	beq.n	8005b46 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005b22:	4a7e      	ldr	r2, [pc, #504]	; (8005d1c <HAL_UART_IRQHandler+0x3e0>)
 8005b24:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005b2a:	4618      	mov	r0, r3
 8005b2c:	f7fd fb7c 	bl	8003228 <HAL_DMA_Abort_IT>
 8005b30:	4603      	mov	r3, r0
 8005b32:	2b00      	cmp	r3, #0
 8005b34:	d016      	beq.n	8005b64 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005b3a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005b3c:	687a      	ldr	r2, [r7, #4]
 8005b3e:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8005b40:	4610      	mov	r0, r2
 8005b42:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005b44:	e00e      	b.n	8005b64 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005b46:	6878      	ldr	r0, [r7, #4]
 8005b48:	f000 f994 	bl	8005e74 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005b4c:	e00a      	b.n	8005b64 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005b4e:	6878      	ldr	r0, [r7, #4]
 8005b50:	f000 f990 	bl	8005e74 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005b54:	e006      	b.n	8005b64 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8005b56:	6878      	ldr	r0, [r7, #4]
 8005b58:	f000 f98c 	bl	8005e74 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	2200      	movs	r2, #0
 8005b60:	645a      	str	r2, [r3, #68]	; 0x44
      }
    }
    return;
 8005b62:	e175      	b.n	8005e50 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005b64:	bf00      	nop
    return;
 8005b66:	e173      	b.n	8005e50 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005b6c:	2b01      	cmp	r3, #1
 8005b6e:	f040 814f 	bne.w	8005e10 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8005b72:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005b76:	f003 0310 	and.w	r3, r3, #16
 8005b7a:	2b00      	cmp	r3, #0
 8005b7c:	f000 8148 	beq.w	8005e10 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8005b80:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005b84:	f003 0310 	and.w	r3, r3, #16
 8005b88:	2b00      	cmp	r3, #0
 8005b8a:	f000 8141 	beq.w	8005e10 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005b8e:	2300      	movs	r3, #0
 8005b90:	60bb      	str	r3, [r7, #8]
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	681b      	ldr	r3, [r3, #0]
 8005b96:	681b      	ldr	r3, [r3, #0]
 8005b98:	60bb      	str	r3, [r7, #8]
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	681b      	ldr	r3, [r3, #0]
 8005b9e:	685b      	ldr	r3, [r3, #4]
 8005ba0:	60bb      	str	r3, [r7, #8]
 8005ba2:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	681b      	ldr	r3, [r3, #0]
 8005ba8:	695b      	ldr	r3, [r3, #20]
 8005baa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005bae:	2b40      	cmp	r3, #64	; 0x40
 8005bb0:	f040 80b6 	bne.w	8005d20 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005bb8:	681b      	ldr	r3, [r3, #0]
 8005bba:	685b      	ldr	r3, [r3, #4]
 8005bbc:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8005bc0:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8005bc4:	2b00      	cmp	r3, #0
 8005bc6:	f000 8145 	beq.w	8005e54 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8005bce:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8005bd2:	429a      	cmp	r2, r3
 8005bd4:	f080 813e 	bcs.w	8005e54 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8005bde:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005be4:	69db      	ldr	r3, [r3, #28]
 8005be6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005bea:	f000 8088 	beq.w	8005cfe <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	681b      	ldr	r3, [r3, #0]
 8005bf2:	330c      	adds	r3, #12
 8005bf4:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005bf8:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8005bfc:	e853 3f00 	ldrex	r3, [r3]
 8005c00:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8005c04:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8005c08:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005c0c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	681b      	ldr	r3, [r3, #0]
 8005c14:	330c      	adds	r3, #12
 8005c16:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8005c1a:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8005c1e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c22:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8005c26:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8005c2a:	e841 2300 	strex	r3, r2, [r1]
 8005c2e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8005c32:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8005c36:	2b00      	cmp	r3, #0
 8005c38:	d1d9      	bne.n	8005bee <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	681b      	ldr	r3, [r3, #0]
 8005c3e:	3314      	adds	r3, #20
 8005c40:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c42:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005c44:	e853 3f00 	ldrex	r3, [r3]
 8005c48:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8005c4a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8005c4c:	f023 0301 	bic.w	r3, r3, #1
 8005c50:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	681b      	ldr	r3, [r3, #0]
 8005c58:	3314      	adds	r3, #20
 8005c5a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8005c5e:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8005c62:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c64:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8005c66:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8005c6a:	e841 2300 	strex	r3, r2, [r1]
 8005c6e:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8005c70:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005c72:	2b00      	cmp	r3, #0
 8005c74:	d1e1      	bne.n	8005c3a <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	681b      	ldr	r3, [r3, #0]
 8005c7a:	3314      	adds	r3, #20
 8005c7c:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c7e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8005c80:	e853 3f00 	ldrex	r3, [r3]
 8005c84:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8005c86:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005c88:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005c8c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	681b      	ldr	r3, [r3, #0]
 8005c94:	3314      	adds	r3, #20
 8005c96:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8005c9a:	66fa      	str	r2, [r7, #108]	; 0x6c
 8005c9c:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c9e:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8005ca0:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8005ca2:	e841 2300 	strex	r3, r2, [r1]
 8005ca6:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8005ca8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8005caa:	2b00      	cmp	r3, #0
 8005cac:	d1e3      	bne.n	8005c76 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	2220      	movs	r2, #32
 8005cb2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	2200      	movs	r2, #0
 8005cba:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	681b      	ldr	r3, [r3, #0]
 8005cc0:	330c      	adds	r3, #12
 8005cc2:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005cc4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005cc6:	e853 3f00 	ldrex	r3, [r3]
 8005cca:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8005ccc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005cce:	f023 0310 	bic.w	r3, r3, #16
 8005cd2:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	681b      	ldr	r3, [r3, #0]
 8005cda:	330c      	adds	r3, #12
 8005cdc:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8005ce0:	65ba      	str	r2, [r7, #88]	; 0x58
 8005ce2:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ce4:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8005ce6:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8005ce8:	e841 2300 	strex	r3, r2, [r1]
 8005cec:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8005cee:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005cf0:	2b00      	cmp	r3, #0
 8005cf2:	d1e3      	bne.n	8005cbc <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005cf8:	4618      	mov	r0, r3
 8005cfa:	f7fd fa25 	bl	8003148 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	2202      	movs	r2, #2
 8005d02:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005d0c:	b29b      	uxth	r3, r3
 8005d0e:	1ad3      	subs	r3, r2, r3
 8005d10:	b29b      	uxth	r3, r3
 8005d12:	4619      	mov	r1, r3
 8005d14:	6878      	ldr	r0, [r7, #4]
 8005d16:	f000 f8b7 	bl	8005e88 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8005d1a:	e09b      	b.n	8005e54 <HAL_UART_IRQHandler+0x518>
 8005d1c:	0800608d 	.word	0x0800608d
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005d28:	b29b      	uxth	r3, r3
 8005d2a:	1ad3      	subs	r3, r2, r3
 8005d2c:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005d34:	b29b      	uxth	r3, r3
 8005d36:	2b00      	cmp	r3, #0
 8005d38:	f000 808e 	beq.w	8005e58 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8005d3c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8005d40:	2b00      	cmp	r3, #0
 8005d42:	f000 8089 	beq.w	8005e58 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	681b      	ldr	r3, [r3, #0]
 8005d4a:	330c      	adds	r3, #12
 8005d4c:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d4e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005d50:	e853 3f00 	ldrex	r3, [r3]
 8005d54:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8005d56:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005d58:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005d5c:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	681b      	ldr	r3, [r3, #0]
 8005d64:	330c      	adds	r3, #12
 8005d66:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8005d6a:	647a      	str	r2, [r7, #68]	; 0x44
 8005d6c:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d6e:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8005d70:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005d72:	e841 2300 	strex	r3, r2, [r1]
 8005d76:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8005d78:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005d7a:	2b00      	cmp	r3, #0
 8005d7c:	d1e3      	bne.n	8005d46 <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	681b      	ldr	r3, [r3, #0]
 8005d82:	3314      	adds	r3, #20
 8005d84:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d88:	e853 3f00 	ldrex	r3, [r3]
 8005d8c:	623b      	str	r3, [r7, #32]
   return(result);
 8005d8e:	6a3b      	ldr	r3, [r7, #32]
 8005d90:	f023 0301 	bic.w	r3, r3, #1
 8005d94:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	681b      	ldr	r3, [r3, #0]
 8005d9c:	3314      	adds	r3, #20
 8005d9e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8005da2:	633a      	str	r2, [r7, #48]	; 0x30
 8005da4:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005da6:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005da8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005daa:	e841 2300 	strex	r3, r2, [r1]
 8005dae:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8005db0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005db2:	2b00      	cmp	r3, #0
 8005db4:	d1e3      	bne.n	8005d7e <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	2220      	movs	r2, #32
 8005dba:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	2200      	movs	r2, #0
 8005dc2:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	681b      	ldr	r3, [r3, #0]
 8005dc8:	330c      	adds	r3, #12
 8005dca:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005dcc:	693b      	ldr	r3, [r7, #16]
 8005dce:	e853 3f00 	ldrex	r3, [r3]
 8005dd2:	60fb      	str	r3, [r7, #12]
   return(result);
 8005dd4:	68fb      	ldr	r3, [r7, #12]
 8005dd6:	f023 0310 	bic.w	r3, r3, #16
 8005dda:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	681b      	ldr	r3, [r3, #0]
 8005de2:	330c      	adds	r3, #12
 8005de4:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8005de8:	61fa      	str	r2, [r7, #28]
 8005dea:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005dec:	69b9      	ldr	r1, [r7, #24]
 8005dee:	69fa      	ldr	r2, [r7, #28]
 8005df0:	e841 2300 	strex	r3, r2, [r1]
 8005df4:	617b      	str	r3, [r7, #20]
   return(result);
 8005df6:	697b      	ldr	r3, [r7, #20]
 8005df8:	2b00      	cmp	r3, #0
 8005dfa:	d1e3      	bne.n	8005dc4 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	2202      	movs	r2, #2
 8005e00:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8005e02:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8005e06:	4619      	mov	r1, r3
 8005e08:	6878      	ldr	r0, [r7, #4]
 8005e0a:	f000 f83d 	bl	8005e88 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8005e0e:	e023      	b.n	8005e58 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8005e10:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005e14:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005e18:	2b00      	cmp	r3, #0
 8005e1a:	d009      	beq.n	8005e30 <HAL_UART_IRQHandler+0x4f4>
 8005e1c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005e20:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005e24:	2b00      	cmp	r3, #0
 8005e26:	d003      	beq.n	8005e30 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8005e28:	6878      	ldr	r0, [r7, #4]
 8005e2a:	f000 f943 	bl	80060b4 <UART_Transmit_IT>
    return;
 8005e2e:	e014      	b.n	8005e5a <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8005e30:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005e34:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005e38:	2b00      	cmp	r3, #0
 8005e3a:	d00e      	beq.n	8005e5a <HAL_UART_IRQHandler+0x51e>
 8005e3c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005e40:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005e44:	2b00      	cmp	r3, #0
 8005e46:	d008      	beq.n	8005e5a <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8005e48:	6878      	ldr	r0, [r7, #4]
 8005e4a:	f000 f983 	bl	8006154 <UART_EndTransmit_IT>
    return;
 8005e4e:	e004      	b.n	8005e5a <HAL_UART_IRQHandler+0x51e>
    return;
 8005e50:	bf00      	nop
 8005e52:	e002      	b.n	8005e5a <HAL_UART_IRQHandler+0x51e>
      return;
 8005e54:	bf00      	nop
 8005e56:	e000      	b.n	8005e5a <HAL_UART_IRQHandler+0x51e>
      return;
 8005e58:	bf00      	nop
  }
}
 8005e5a:	37e8      	adds	r7, #232	; 0xe8
 8005e5c:	46bd      	mov	sp, r7
 8005e5e:	bd80      	pop	{r7, pc}

08005e60 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005e60:	b480      	push	{r7}
 8005e62:	b083      	sub	sp, #12
 8005e64:	af00      	add	r7, sp, #0
 8005e66:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8005e68:	bf00      	nop
 8005e6a:	370c      	adds	r7, #12
 8005e6c:	46bd      	mov	sp, r7
 8005e6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e72:	4770      	bx	lr

08005e74 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005e74:	b480      	push	{r7}
 8005e76:	b083      	sub	sp, #12
 8005e78:	af00      	add	r7, sp, #0
 8005e7a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8005e7c:	bf00      	nop
 8005e7e:	370c      	adds	r7, #12
 8005e80:	46bd      	mov	sp, r7
 8005e82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e86:	4770      	bx	lr

08005e88 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8005e88:	b480      	push	{r7}
 8005e8a:	b083      	sub	sp, #12
 8005e8c:	af00      	add	r7, sp, #0
 8005e8e:	6078      	str	r0, [r7, #4]
 8005e90:	460b      	mov	r3, r1
 8005e92:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8005e94:	bf00      	nop
 8005e96:	370c      	adds	r7, #12
 8005e98:	46bd      	mov	sp, r7
 8005e9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e9e:	4770      	bx	lr

08005ea0 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8005ea0:	b580      	push	{r7, lr}
 8005ea2:	b086      	sub	sp, #24
 8005ea4:	af00      	add	r7, sp, #0
 8005ea6:	60f8      	str	r0, [r7, #12]
 8005ea8:	60b9      	str	r1, [r7, #8]
 8005eaa:	603b      	str	r3, [r7, #0]
 8005eac:	4613      	mov	r3, r2
 8005eae:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005eb0:	e03b      	b.n	8005f2a <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005eb2:	6a3b      	ldr	r3, [r7, #32]
 8005eb4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005eb8:	d037      	beq.n	8005f2a <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005eba:	f7fc ff55 	bl	8002d68 <HAL_GetTick>
 8005ebe:	4602      	mov	r2, r0
 8005ec0:	683b      	ldr	r3, [r7, #0]
 8005ec2:	1ad3      	subs	r3, r2, r3
 8005ec4:	6a3a      	ldr	r2, [r7, #32]
 8005ec6:	429a      	cmp	r2, r3
 8005ec8:	d302      	bcc.n	8005ed0 <UART_WaitOnFlagUntilTimeout+0x30>
 8005eca:	6a3b      	ldr	r3, [r7, #32]
 8005ecc:	2b00      	cmp	r3, #0
 8005ece:	d101      	bne.n	8005ed4 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005ed0:	2303      	movs	r3, #3
 8005ed2:	e03a      	b.n	8005f4a <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005ed4:	68fb      	ldr	r3, [r7, #12]
 8005ed6:	681b      	ldr	r3, [r3, #0]
 8005ed8:	68db      	ldr	r3, [r3, #12]
 8005eda:	f003 0304 	and.w	r3, r3, #4
 8005ede:	2b00      	cmp	r3, #0
 8005ee0:	d023      	beq.n	8005f2a <UART_WaitOnFlagUntilTimeout+0x8a>
 8005ee2:	68bb      	ldr	r3, [r7, #8]
 8005ee4:	2b80      	cmp	r3, #128	; 0x80
 8005ee6:	d020      	beq.n	8005f2a <UART_WaitOnFlagUntilTimeout+0x8a>
 8005ee8:	68bb      	ldr	r3, [r7, #8]
 8005eea:	2b40      	cmp	r3, #64	; 0x40
 8005eec:	d01d      	beq.n	8005f2a <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005eee:	68fb      	ldr	r3, [r7, #12]
 8005ef0:	681b      	ldr	r3, [r3, #0]
 8005ef2:	681b      	ldr	r3, [r3, #0]
 8005ef4:	f003 0308 	and.w	r3, r3, #8
 8005ef8:	2b08      	cmp	r3, #8
 8005efa:	d116      	bne.n	8005f2a <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8005efc:	2300      	movs	r3, #0
 8005efe:	617b      	str	r3, [r7, #20]
 8005f00:	68fb      	ldr	r3, [r7, #12]
 8005f02:	681b      	ldr	r3, [r3, #0]
 8005f04:	681b      	ldr	r3, [r3, #0]
 8005f06:	617b      	str	r3, [r7, #20]
 8005f08:	68fb      	ldr	r3, [r7, #12]
 8005f0a:	681b      	ldr	r3, [r3, #0]
 8005f0c:	685b      	ldr	r3, [r3, #4]
 8005f0e:	617b      	str	r3, [r7, #20]
 8005f10:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005f12:	68f8      	ldr	r0, [r7, #12]
 8005f14:	f000 f857 	bl	8005fc6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005f18:	68fb      	ldr	r3, [r7, #12]
 8005f1a:	2208      	movs	r2, #8
 8005f1c:	645a      	str	r2, [r3, #68]	; 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005f1e:	68fb      	ldr	r3, [r7, #12]
 8005f20:	2200      	movs	r2, #0
 8005f22:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 8005f26:	2301      	movs	r3, #1
 8005f28:	e00f      	b.n	8005f4a <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005f2a:	68fb      	ldr	r3, [r7, #12]
 8005f2c:	681b      	ldr	r3, [r3, #0]
 8005f2e:	681a      	ldr	r2, [r3, #0]
 8005f30:	68bb      	ldr	r3, [r7, #8]
 8005f32:	4013      	ands	r3, r2
 8005f34:	68ba      	ldr	r2, [r7, #8]
 8005f36:	429a      	cmp	r2, r3
 8005f38:	bf0c      	ite	eq
 8005f3a:	2301      	moveq	r3, #1
 8005f3c:	2300      	movne	r3, #0
 8005f3e:	b2db      	uxtb	r3, r3
 8005f40:	461a      	mov	r2, r3
 8005f42:	79fb      	ldrb	r3, [r7, #7]
 8005f44:	429a      	cmp	r2, r3
 8005f46:	d0b4      	beq.n	8005eb2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005f48:	2300      	movs	r3, #0
}
 8005f4a:	4618      	mov	r0, r3
 8005f4c:	3718      	adds	r7, #24
 8005f4e:	46bd      	mov	sp, r7
 8005f50:	bd80      	pop	{r7, pc}

08005f52 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005f52:	b480      	push	{r7}
 8005f54:	b085      	sub	sp, #20
 8005f56:	af00      	add	r7, sp, #0
 8005f58:	60f8      	str	r0, [r7, #12]
 8005f5a:	60b9      	str	r1, [r7, #8]
 8005f5c:	4613      	mov	r3, r2
 8005f5e:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8005f60:	68fb      	ldr	r3, [r7, #12]
 8005f62:	68ba      	ldr	r2, [r7, #8]
 8005f64:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8005f66:	68fb      	ldr	r3, [r7, #12]
 8005f68:	88fa      	ldrh	r2, [r7, #6]
 8005f6a:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 8005f6c:	68fb      	ldr	r3, [r7, #12]
 8005f6e:	88fa      	ldrh	r2, [r7, #6]
 8005f70:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005f72:	68fb      	ldr	r3, [r7, #12]
 8005f74:	2200      	movs	r2, #0
 8005f76:	645a      	str	r2, [r3, #68]	; 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005f78:	68fb      	ldr	r3, [r7, #12]
 8005f7a:	2222      	movs	r2, #34	; 0x22
 8005f7c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8005f80:	68fb      	ldr	r3, [r7, #12]
 8005f82:	691b      	ldr	r3, [r3, #16]
 8005f84:	2b00      	cmp	r3, #0
 8005f86:	d007      	beq.n	8005f98 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8005f88:	68fb      	ldr	r3, [r7, #12]
 8005f8a:	681b      	ldr	r3, [r3, #0]
 8005f8c:	68da      	ldr	r2, [r3, #12]
 8005f8e:	68fb      	ldr	r3, [r7, #12]
 8005f90:	681b      	ldr	r3, [r3, #0]
 8005f92:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005f96:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8005f98:	68fb      	ldr	r3, [r7, #12]
 8005f9a:	681b      	ldr	r3, [r3, #0]
 8005f9c:	695a      	ldr	r2, [r3, #20]
 8005f9e:	68fb      	ldr	r3, [r7, #12]
 8005fa0:	681b      	ldr	r3, [r3, #0]
 8005fa2:	f042 0201 	orr.w	r2, r2, #1
 8005fa6:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8005fa8:	68fb      	ldr	r3, [r7, #12]
 8005faa:	681b      	ldr	r3, [r3, #0]
 8005fac:	68da      	ldr	r2, [r3, #12]
 8005fae:	68fb      	ldr	r3, [r7, #12]
 8005fb0:	681b      	ldr	r3, [r3, #0]
 8005fb2:	f042 0220 	orr.w	r2, r2, #32
 8005fb6:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8005fb8:	2300      	movs	r3, #0
}
 8005fba:	4618      	mov	r0, r3
 8005fbc:	3714      	adds	r7, #20
 8005fbe:	46bd      	mov	sp, r7
 8005fc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fc4:	4770      	bx	lr

08005fc6 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005fc6:	b480      	push	{r7}
 8005fc8:	b095      	sub	sp, #84	; 0x54
 8005fca:	af00      	add	r7, sp, #0
 8005fcc:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	681b      	ldr	r3, [r3, #0]
 8005fd2:	330c      	adds	r3, #12
 8005fd4:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005fd6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005fd8:	e853 3f00 	ldrex	r3, [r3]
 8005fdc:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8005fde:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005fe0:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005fe4:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	681b      	ldr	r3, [r3, #0]
 8005fea:	330c      	adds	r3, #12
 8005fec:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8005fee:	643a      	str	r2, [r7, #64]	; 0x40
 8005ff0:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ff2:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8005ff4:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8005ff6:	e841 2300 	strex	r3, r2, [r1]
 8005ffa:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8005ffc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005ffe:	2b00      	cmp	r3, #0
 8006000:	d1e5      	bne.n	8005fce <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	681b      	ldr	r3, [r3, #0]
 8006006:	3314      	adds	r3, #20
 8006008:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800600a:	6a3b      	ldr	r3, [r7, #32]
 800600c:	e853 3f00 	ldrex	r3, [r3]
 8006010:	61fb      	str	r3, [r7, #28]
   return(result);
 8006012:	69fb      	ldr	r3, [r7, #28]
 8006014:	f023 0301 	bic.w	r3, r3, #1
 8006018:	64bb      	str	r3, [r7, #72]	; 0x48
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	681b      	ldr	r3, [r3, #0]
 800601e:	3314      	adds	r3, #20
 8006020:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006022:	62fa      	str	r2, [r7, #44]	; 0x2c
 8006024:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006026:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006028:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800602a:	e841 2300 	strex	r3, r2, [r1]
 800602e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8006030:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006032:	2b00      	cmp	r3, #0
 8006034:	d1e5      	bne.n	8006002 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800603a:	2b01      	cmp	r3, #1
 800603c:	d119      	bne.n	8006072 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	681b      	ldr	r3, [r3, #0]
 8006042:	330c      	adds	r3, #12
 8006044:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006046:	68fb      	ldr	r3, [r7, #12]
 8006048:	e853 3f00 	ldrex	r3, [r3]
 800604c:	60bb      	str	r3, [r7, #8]
   return(result);
 800604e:	68bb      	ldr	r3, [r7, #8]
 8006050:	f023 0310 	bic.w	r3, r3, #16
 8006054:	647b      	str	r3, [r7, #68]	; 0x44
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	681b      	ldr	r3, [r3, #0]
 800605a:	330c      	adds	r3, #12
 800605c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800605e:	61ba      	str	r2, [r7, #24]
 8006060:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006062:	6979      	ldr	r1, [r7, #20]
 8006064:	69ba      	ldr	r2, [r7, #24]
 8006066:	e841 2300 	strex	r3, r2, [r1]
 800606a:	613b      	str	r3, [r7, #16]
   return(result);
 800606c:	693b      	ldr	r3, [r7, #16]
 800606e:	2b00      	cmp	r3, #0
 8006070:	d1e5      	bne.n	800603e <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	2220      	movs	r2, #32
 8006076:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	2200      	movs	r2, #0
 800607e:	631a      	str	r2, [r3, #48]	; 0x30
}
 8006080:	bf00      	nop
 8006082:	3754      	adds	r7, #84	; 0x54
 8006084:	46bd      	mov	sp, r7
 8006086:	f85d 7b04 	ldr.w	r7, [sp], #4
 800608a:	4770      	bx	lr

0800608c <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800608c:	b580      	push	{r7, lr}
 800608e:	b084      	sub	sp, #16
 8006090:	af00      	add	r7, sp, #0
 8006092:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006098:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800609a:	68fb      	ldr	r3, [r7, #12]
 800609c:	2200      	movs	r2, #0
 800609e:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80060a0:	68fb      	ldr	r3, [r7, #12]
 80060a2:	2200      	movs	r2, #0
 80060a4:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80060a6:	68f8      	ldr	r0, [r7, #12]
 80060a8:	f7ff fee4 	bl	8005e74 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80060ac:	bf00      	nop
 80060ae:	3710      	adds	r7, #16
 80060b0:	46bd      	mov	sp, r7
 80060b2:	bd80      	pop	{r7, pc}

080060b4 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80060b4:	b480      	push	{r7}
 80060b6:	b085      	sub	sp, #20
 80060b8:	af00      	add	r7, sp, #0
 80060ba:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80060c2:	b2db      	uxtb	r3, r3
 80060c4:	2b21      	cmp	r3, #33	; 0x21
 80060c6:	d13e      	bne.n	8006146 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	689b      	ldr	r3, [r3, #8]
 80060cc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80060d0:	d114      	bne.n	80060fc <UART_Transmit_IT+0x48>
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	691b      	ldr	r3, [r3, #16]
 80060d6:	2b00      	cmp	r3, #0
 80060d8:	d110      	bne.n	80060fc <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	6a1b      	ldr	r3, [r3, #32]
 80060de:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80060e0:	68fb      	ldr	r3, [r7, #12]
 80060e2:	881b      	ldrh	r3, [r3, #0]
 80060e4:	461a      	mov	r2, r3
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	681b      	ldr	r3, [r3, #0]
 80060ea:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80060ee:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	6a1b      	ldr	r3, [r3, #32]
 80060f4:	1c9a      	adds	r2, r3, #2
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	621a      	str	r2, [r3, #32]
 80060fa:	e008      	b.n	800610e <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	6a1b      	ldr	r3, [r3, #32]
 8006100:	1c59      	adds	r1, r3, #1
 8006102:	687a      	ldr	r2, [r7, #4]
 8006104:	6211      	str	r1, [r2, #32]
 8006106:	781a      	ldrb	r2, [r3, #0]
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	681b      	ldr	r3, [r3, #0]
 800610c:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8006112:	b29b      	uxth	r3, r3
 8006114:	3b01      	subs	r3, #1
 8006116:	b29b      	uxth	r3, r3
 8006118:	687a      	ldr	r2, [r7, #4]
 800611a:	4619      	mov	r1, r3
 800611c:	84d1      	strh	r1, [r2, #38]	; 0x26
 800611e:	2b00      	cmp	r3, #0
 8006120:	d10f      	bne.n	8006142 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	681b      	ldr	r3, [r3, #0]
 8006126:	68da      	ldr	r2, [r3, #12]
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	681b      	ldr	r3, [r3, #0]
 800612c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006130:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	681b      	ldr	r3, [r3, #0]
 8006136:	68da      	ldr	r2, [r3, #12]
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	681b      	ldr	r3, [r3, #0]
 800613c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006140:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8006142:	2300      	movs	r3, #0
 8006144:	e000      	b.n	8006148 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8006146:	2302      	movs	r3, #2
  }
}
 8006148:	4618      	mov	r0, r3
 800614a:	3714      	adds	r7, #20
 800614c:	46bd      	mov	sp, r7
 800614e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006152:	4770      	bx	lr

08006154 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8006154:	b580      	push	{r7, lr}
 8006156:	b082      	sub	sp, #8
 8006158:	af00      	add	r7, sp, #0
 800615a:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	681b      	ldr	r3, [r3, #0]
 8006160:	68da      	ldr	r2, [r3, #12]
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	681b      	ldr	r3, [r3, #0]
 8006166:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800616a:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	2220      	movs	r2, #32
 8006170:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8006174:	6878      	ldr	r0, [r7, #4]
 8006176:	f7ff fe73 	bl	8005e60 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800617a:	2300      	movs	r3, #0
}
 800617c:	4618      	mov	r0, r3
 800617e:	3708      	adds	r7, #8
 8006180:	46bd      	mov	sp, r7
 8006182:	bd80      	pop	{r7, pc}

08006184 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8006184:	b580      	push	{r7, lr}
 8006186:	b08c      	sub	sp, #48	; 0x30
 8006188:	af00      	add	r7, sp, #0
 800618a:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8006192:	b2db      	uxtb	r3, r3
 8006194:	2b22      	cmp	r3, #34	; 0x22
 8006196:	f040 80ae 	bne.w	80062f6 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	689b      	ldr	r3, [r3, #8]
 800619e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80061a2:	d117      	bne.n	80061d4 <UART_Receive_IT+0x50>
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	691b      	ldr	r3, [r3, #16]
 80061a8:	2b00      	cmp	r3, #0
 80061aa:	d113      	bne.n	80061d4 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80061ac:	2300      	movs	r3, #0
 80061ae:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80061b4:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	681b      	ldr	r3, [r3, #0]
 80061ba:	685b      	ldr	r3, [r3, #4]
 80061bc:	b29b      	uxth	r3, r3
 80061be:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80061c2:	b29a      	uxth	r2, r3
 80061c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80061c6:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80061cc:	1c9a      	adds	r2, r3, #2
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	629a      	str	r2, [r3, #40]	; 0x28
 80061d2:	e026      	b.n	8006222 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80061d8:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 80061da:	2300      	movs	r3, #0
 80061dc:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	689b      	ldr	r3, [r3, #8]
 80061e2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80061e6:	d007      	beq.n	80061f8 <UART_Receive_IT+0x74>
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	689b      	ldr	r3, [r3, #8]
 80061ec:	2b00      	cmp	r3, #0
 80061ee:	d10a      	bne.n	8006206 <UART_Receive_IT+0x82>
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	691b      	ldr	r3, [r3, #16]
 80061f4:	2b00      	cmp	r3, #0
 80061f6:	d106      	bne.n	8006206 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	681b      	ldr	r3, [r3, #0]
 80061fc:	685b      	ldr	r3, [r3, #4]
 80061fe:	b2da      	uxtb	r2, r3
 8006200:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006202:	701a      	strb	r2, [r3, #0]
 8006204:	e008      	b.n	8006218 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	681b      	ldr	r3, [r3, #0]
 800620a:	685b      	ldr	r3, [r3, #4]
 800620c:	b2db      	uxtb	r3, r3
 800620e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006212:	b2da      	uxtb	r2, r3
 8006214:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006216:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800621c:	1c5a      	adds	r2, r3, #1
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006226:	b29b      	uxth	r3, r3
 8006228:	3b01      	subs	r3, #1
 800622a:	b29b      	uxth	r3, r3
 800622c:	687a      	ldr	r2, [r7, #4]
 800622e:	4619      	mov	r1, r3
 8006230:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8006232:	2b00      	cmp	r3, #0
 8006234:	d15d      	bne.n	80062f2 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	681b      	ldr	r3, [r3, #0]
 800623a:	68da      	ldr	r2, [r3, #12]
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	681b      	ldr	r3, [r3, #0]
 8006240:	f022 0220 	bic.w	r2, r2, #32
 8006244:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	681b      	ldr	r3, [r3, #0]
 800624a:	68da      	ldr	r2, [r3, #12]
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	681b      	ldr	r3, [r3, #0]
 8006250:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8006254:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	681b      	ldr	r3, [r3, #0]
 800625a:	695a      	ldr	r2, [r3, #20]
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	681b      	ldr	r3, [r3, #0]
 8006260:	f022 0201 	bic.w	r2, r2, #1
 8006264:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	2220      	movs	r2, #32
 800626a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	2200      	movs	r2, #0
 8006272:	635a      	str	r2, [r3, #52]	; 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006278:	2b01      	cmp	r3, #1
 800627a:	d135      	bne.n	80062e8 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	2200      	movs	r2, #0
 8006280:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	681b      	ldr	r3, [r3, #0]
 8006286:	330c      	adds	r3, #12
 8006288:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800628a:	697b      	ldr	r3, [r7, #20]
 800628c:	e853 3f00 	ldrex	r3, [r3]
 8006290:	613b      	str	r3, [r7, #16]
   return(result);
 8006292:	693b      	ldr	r3, [r7, #16]
 8006294:	f023 0310 	bic.w	r3, r3, #16
 8006298:	627b      	str	r3, [r7, #36]	; 0x24
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	681b      	ldr	r3, [r3, #0]
 800629e:	330c      	adds	r3, #12
 80062a0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80062a2:	623a      	str	r2, [r7, #32]
 80062a4:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80062a6:	69f9      	ldr	r1, [r7, #28]
 80062a8:	6a3a      	ldr	r2, [r7, #32]
 80062aa:	e841 2300 	strex	r3, r2, [r1]
 80062ae:	61bb      	str	r3, [r7, #24]
   return(result);
 80062b0:	69bb      	ldr	r3, [r7, #24]
 80062b2:	2b00      	cmp	r3, #0
 80062b4:	d1e5      	bne.n	8006282 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	681b      	ldr	r3, [r3, #0]
 80062ba:	681b      	ldr	r3, [r3, #0]
 80062bc:	f003 0310 	and.w	r3, r3, #16
 80062c0:	2b10      	cmp	r3, #16
 80062c2:	d10a      	bne.n	80062da <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80062c4:	2300      	movs	r3, #0
 80062c6:	60fb      	str	r3, [r7, #12]
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	681b      	ldr	r3, [r3, #0]
 80062cc:	681b      	ldr	r3, [r3, #0]
 80062ce:	60fb      	str	r3, [r7, #12]
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	681b      	ldr	r3, [r3, #0]
 80062d4:	685b      	ldr	r3, [r3, #4]
 80062d6:	60fb      	str	r3, [r7, #12]
 80062d8:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80062de:	4619      	mov	r1, r3
 80062e0:	6878      	ldr	r0, [r7, #4]
 80062e2:	f7ff fdd1 	bl	8005e88 <HAL_UARTEx_RxEventCallback>
 80062e6:	e002      	b.n	80062ee <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80062e8:	6878      	ldr	r0, [r7, #4]
 80062ea:	f7fb f9cd 	bl	8001688 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80062ee:	2300      	movs	r3, #0
 80062f0:	e002      	b.n	80062f8 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 80062f2:	2300      	movs	r3, #0
 80062f4:	e000      	b.n	80062f8 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 80062f6:	2302      	movs	r3, #2
  }
}
 80062f8:	4618      	mov	r0, r3
 80062fa:	3730      	adds	r7, #48	; 0x30
 80062fc:	46bd      	mov	sp, r7
 80062fe:	bd80      	pop	{r7, pc}

08006300 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006300:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006304:	b0c0      	sub	sp, #256	; 0x100
 8006306:	af00      	add	r7, sp, #0
 8006308:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800630c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006310:	681b      	ldr	r3, [r3, #0]
 8006312:	691b      	ldr	r3, [r3, #16]
 8006314:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8006318:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800631c:	68d9      	ldr	r1, [r3, #12]
 800631e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006322:	681a      	ldr	r2, [r3, #0]
 8006324:	ea40 0301 	orr.w	r3, r0, r1
 8006328:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800632a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800632e:	689a      	ldr	r2, [r3, #8]
 8006330:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006334:	691b      	ldr	r3, [r3, #16]
 8006336:	431a      	orrs	r2, r3
 8006338:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800633c:	695b      	ldr	r3, [r3, #20]
 800633e:	431a      	orrs	r2, r3
 8006340:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006344:	69db      	ldr	r3, [r3, #28]
 8006346:	4313      	orrs	r3, r2
 8006348:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800634c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006350:	681b      	ldr	r3, [r3, #0]
 8006352:	68db      	ldr	r3, [r3, #12]
 8006354:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8006358:	f021 010c 	bic.w	r1, r1, #12
 800635c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006360:	681a      	ldr	r2, [r3, #0]
 8006362:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8006366:	430b      	orrs	r3, r1
 8006368:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800636a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800636e:	681b      	ldr	r3, [r3, #0]
 8006370:	695b      	ldr	r3, [r3, #20]
 8006372:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8006376:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800637a:	6999      	ldr	r1, [r3, #24]
 800637c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006380:	681a      	ldr	r2, [r3, #0]
 8006382:	ea40 0301 	orr.w	r3, r0, r1
 8006386:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8006388:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800638c:	681a      	ldr	r2, [r3, #0]
 800638e:	4b8f      	ldr	r3, [pc, #572]	; (80065cc <UART_SetConfig+0x2cc>)
 8006390:	429a      	cmp	r2, r3
 8006392:	d005      	beq.n	80063a0 <UART_SetConfig+0xa0>
 8006394:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006398:	681a      	ldr	r2, [r3, #0]
 800639a:	4b8d      	ldr	r3, [pc, #564]	; (80065d0 <UART_SetConfig+0x2d0>)
 800639c:	429a      	cmp	r2, r3
 800639e:	d104      	bne.n	80063aa <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80063a0:	f7fd fff2 	bl	8004388 <HAL_RCC_GetPCLK2Freq>
 80063a4:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 80063a8:	e003      	b.n	80063b2 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80063aa:	f7fd ffd9 	bl	8004360 <HAL_RCC_GetPCLK1Freq>
 80063ae:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80063b2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80063b6:	69db      	ldr	r3, [r3, #28]
 80063b8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80063bc:	f040 810c 	bne.w	80065d8 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80063c0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80063c4:	2200      	movs	r2, #0
 80063c6:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 80063ca:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 80063ce:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 80063d2:	4622      	mov	r2, r4
 80063d4:	462b      	mov	r3, r5
 80063d6:	1891      	adds	r1, r2, r2
 80063d8:	65b9      	str	r1, [r7, #88]	; 0x58
 80063da:	415b      	adcs	r3, r3
 80063dc:	65fb      	str	r3, [r7, #92]	; 0x5c
 80063de:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 80063e2:	4621      	mov	r1, r4
 80063e4:	eb12 0801 	adds.w	r8, r2, r1
 80063e8:	4629      	mov	r1, r5
 80063ea:	eb43 0901 	adc.w	r9, r3, r1
 80063ee:	f04f 0200 	mov.w	r2, #0
 80063f2:	f04f 0300 	mov.w	r3, #0
 80063f6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80063fa:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80063fe:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8006402:	4690      	mov	r8, r2
 8006404:	4699      	mov	r9, r3
 8006406:	4623      	mov	r3, r4
 8006408:	eb18 0303 	adds.w	r3, r8, r3
 800640c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8006410:	462b      	mov	r3, r5
 8006412:	eb49 0303 	adc.w	r3, r9, r3
 8006416:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800641a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800641e:	685b      	ldr	r3, [r3, #4]
 8006420:	2200      	movs	r2, #0
 8006422:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8006426:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 800642a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 800642e:	460b      	mov	r3, r1
 8006430:	18db      	adds	r3, r3, r3
 8006432:	653b      	str	r3, [r7, #80]	; 0x50
 8006434:	4613      	mov	r3, r2
 8006436:	eb42 0303 	adc.w	r3, r2, r3
 800643a:	657b      	str	r3, [r7, #84]	; 0x54
 800643c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8006440:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8006444:	f7fa fc28 	bl	8000c98 <__aeabi_uldivmod>
 8006448:	4602      	mov	r2, r0
 800644a:	460b      	mov	r3, r1
 800644c:	4b61      	ldr	r3, [pc, #388]	; (80065d4 <UART_SetConfig+0x2d4>)
 800644e:	fba3 2302 	umull	r2, r3, r3, r2
 8006452:	095b      	lsrs	r3, r3, #5
 8006454:	011c      	lsls	r4, r3, #4
 8006456:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800645a:	2200      	movs	r2, #0
 800645c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8006460:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8006464:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8006468:	4642      	mov	r2, r8
 800646a:	464b      	mov	r3, r9
 800646c:	1891      	adds	r1, r2, r2
 800646e:	64b9      	str	r1, [r7, #72]	; 0x48
 8006470:	415b      	adcs	r3, r3
 8006472:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006474:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8006478:	4641      	mov	r1, r8
 800647a:	eb12 0a01 	adds.w	sl, r2, r1
 800647e:	4649      	mov	r1, r9
 8006480:	eb43 0b01 	adc.w	fp, r3, r1
 8006484:	f04f 0200 	mov.w	r2, #0
 8006488:	f04f 0300 	mov.w	r3, #0
 800648c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8006490:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8006494:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006498:	4692      	mov	sl, r2
 800649a:	469b      	mov	fp, r3
 800649c:	4643      	mov	r3, r8
 800649e:	eb1a 0303 	adds.w	r3, sl, r3
 80064a2:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80064a6:	464b      	mov	r3, r9
 80064a8:	eb4b 0303 	adc.w	r3, fp, r3
 80064ac:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 80064b0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80064b4:	685b      	ldr	r3, [r3, #4]
 80064b6:	2200      	movs	r2, #0
 80064b8:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80064bc:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 80064c0:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 80064c4:	460b      	mov	r3, r1
 80064c6:	18db      	adds	r3, r3, r3
 80064c8:	643b      	str	r3, [r7, #64]	; 0x40
 80064ca:	4613      	mov	r3, r2
 80064cc:	eb42 0303 	adc.w	r3, r2, r3
 80064d0:	647b      	str	r3, [r7, #68]	; 0x44
 80064d2:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80064d6:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 80064da:	f7fa fbdd 	bl	8000c98 <__aeabi_uldivmod>
 80064de:	4602      	mov	r2, r0
 80064e0:	460b      	mov	r3, r1
 80064e2:	4611      	mov	r1, r2
 80064e4:	4b3b      	ldr	r3, [pc, #236]	; (80065d4 <UART_SetConfig+0x2d4>)
 80064e6:	fba3 2301 	umull	r2, r3, r3, r1
 80064ea:	095b      	lsrs	r3, r3, #5
 80064ec:	2264      	movs	r2, #100	; 0x64
 80064ee:	fb02 f303 	mul.w	r3, r2, r3
 80064f2:	1acb      	subs	r3, r1, r3
 80064f4:	00db      	lsls	r3, r3, #3
 80064f6:	f103 0232 	add.w	r2, r3, #50	; 0x32
 80064fa:	4b36      	ldr	r3, [pc, #216]	; (80065d4 <UART_SetConfig+0x2d4>)
 80064fc:	fba3 2302 	umull	r2, r3, r3, r2
 8006500:	095b      	lsrs	r3, r3, #5
 8006502:	005b      	lsls	r3, r3, #1
 8006504:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8006508:	441c      	add	r4, r3
 800650a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800650e:	2200      	movs	r2, #0
 8006510:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8006514:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8006518:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 800651c:	4642      	mov	r2, r8
 800651e:	464b      	mov	r3, r9
 8006520:	1891      	adds	r1, r2, r2
 8006522:	63b9      	str	r1, [r7, #56]	; 0x38
 8006524:	415b      	adcs	r3, r3
 8006526:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006528:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800652c:	4641      	mov	r1, r8
 800652e:	1851      	adds	r1, r2, r1
 8006530:	6339      	str	r1, [r7, #48]	; 0x30
 8006532:	4649      	mov	r1, r9
 8006534:	414b      	adcs	r3, r1
 8006536:	637b      	str	r3, [r7, #52]	; 0x34
 8006538:	f04f 0200 	mov.w	r2, #0
 800653c:	f04f 0300 	mov.w	r3, #0
 8006540:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8006544:	4659      	mov	r1, fp
 8006546:	00cb      	lsls	r3, r1, #3
 8006548:	4651      	mov	r1, sl
 800654a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800654e:	4651      	mov	r1, sl
 8006550:	00ca      	lsls	r2, r1, #3
 8006552:	4610      	mov	r0, r2
 8006554:	4619      	mov	r1, r3
 8006556:	4603      	mov	r3, r0
 8006558:	4642      	mov	r2, r8
 800655a:	189b      	adds	r3, r3, r2
 800655c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8006560:	464b      	mov	r3, r9
 8006562:	460a      	mov	r2, r1
 8006564:	eb42 0303 	adc.w	r3, r2, r3
 8006568:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800656c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006570:	685b      	ldr	r3, [r3, #4]
 8006572:	2200      	movs	r2, #0
 8006574:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8006578:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 800657c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8006580:	460b      	mov	r3, r1
 8006582:	18db      	adds	r3, r3, r3
 8006584:	62bb      	str	r3, [r7, #40]	; 0x28
 8006586:	4613      	mov	r3, r2
 8006588:	eb42 0303 	adc.w	r3, r2, r3
 800658c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800658e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8006592:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8006596:	f7fa fb7f 	bl	8000c98 <__aeabi_uldivmod>
 800659a:	4602      	mov	r2, r0
 800659c:	460b      	mov	r3, r1
 800659e:	4b0d      	ldr	r3, [pc, #52]	; (80065d4 <UART_SetConfig+0x2d4>)
 80065a0:	fba3 1302 	umull	r1, r3, r3, r2
 80065a4:	095b      	lsrs	r3, r3, #5
 80065a6:	2164      	movs	r1, #100	; 0x64
 80065a8:	fb01 f303 	mul.w	r3, r1, r3
 80065ac:	1ad3      	subs	r3, r2, r3
 80065ae:	00db      	lsls	r3, r3, #3
 80065b0:	3332      	adds	r3, #50	; 0x32
 80065b2:	4a08      	ldr	r2, [pc, #32]	; (80065d4 <UART_SetConfig+0x2d4>)
 80065b4:	fba2 2303 	umull	r2, r3, r2, r3
 80065b8:	095b      	lsrs	r3, r3, #5
 80065ba:	f003 0207 	and.w	r2, r3, #7
 80065be:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80065c2:	681b      	ldr	r3, [r3, #0]
 80065c4:	4422      	add	r2, r4
 80065c6:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80065c8:	e106      	b.n	80067d8 <UART_SetConfig+0x4d8>
 80065ca:	bf00      	nop
 80065cc:	40011000 	.word	0x40011000
 80065d0:	40011400 	.word	0x40011400
 80065d4:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80065d8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80065dc:	2200      	movs	r2, #0
 80065de:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 80065e2:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 80065e6:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 80065ea:	4642      	mov	r2, r8
 80065ec:	464b      	mov	r3, r9
 80065ee:	1891      	adds	r1, r2, r2
 80065f0:	6239      	str	r1, [r7, #32]
 80065f2:	415b      	adcs	r3, r3
 80065f4:	627b      	str	r3, [r7, #36]	; 0x24
 80065f6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80065fa:	4641      	mov	r1, r8
 80065fc:	1854      	adds	r4, r2, r1
 80065fe:	4649      	mov	r1, r9
 8006600:	eb43 0501 	adc.w	r5, r3, r1
 8006604:	f04f 0200 	mov.w	r2, #0
 8006608:	f04f 0300 	mov.w	r3, #0
 800660c:	00eb      	lsls	r3, r5, #3
 800660e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006612:	00e2      	lsls	r2, r4, #3
 8006614:	4614      	mov	r4, r2
 8006616:	461d      	mov	r5, r3
 8006618:	4643      	mov	r3, r8
 800661a:	18e3      	adds	r3, r4, r3
 800661c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8006620:	464b      	mov	r3, r9
 8006622:	eb45 0303 	adc.w	r3, r5, r3
 8006626:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800662a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800662e:	685b      	ldr	r3, [r3, #4]
 8006630:	2200      	movs	r2, #0
 8006632:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8006636:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800663a:	f04f 0200 	mov.w	r2, #0
 800663e:	f04f 0300 	mov.w	r3, #0
 8006642:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8006646:	4629      	mov	r1, r5
 8006648:	008b      	lsls	r3, r1, #2
 800664a:	4621      	mov	r1, r4
 800664c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006650:	4621      	mov	r1, r4
 8006652:	008a      	lsls	r2, r1, #2
 8006654:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8006658:	f7fa fb1e 	bl	8000c98 <__aeabi_uldivmod>
 800665c:	4602      	mov	r2, r0
 800665e:	460b      	mov	r3, r1
 8006660:	4b60      	ldr	r3, [pc, #384]	; (80067e4 <UART_SetConfig+0x4e4>)
 8006662:	fba3 2302 	umull	r2, r3, r3, r2
 8006666:	095b      	lsrs	r3, r3, #5
 8006668:	011c      	lsls	r4, r3, #4
 800666a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800666e:	2200      	movs	r2, #0
 8006670:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8006674:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8006678:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 800667c:	4642      	mov	r2, r8
 800667e:	464b      	mov	r3, r9
 8006680:	1891      	adds	r1, r2, r2
 8006682:	61b9      	str	r1, [r7, #24]
 8006684:	415b      	adcs	r3, r3
 8006686:	61fb      	str	r3, [r7, #28]
 8006688:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800668c:	4641      	mov	r1, r8
 800668e:	1851      	adds	r1, r2, r1
 8006690:	6139      	str	r1, [r7, #16]
 8006692:	4649      	mov	r1, r9
 8006694:	414b      	adcs	r3, r1
 8006696:	617b      	str	r3, [r7, #20]
 8006698:	f04f 0200 	mov.w	r2, #0
 800669c:	f04f 0300 	mov.w	r3, #0
 80066a0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80066a4:	4659      	mov	r1, fp
 80066a6:	00cb      	lsls	r3, r1, #3
 80066a8:	4651      	mov	r1, sl
 80066aa:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80066ae:	4651      	mov	r1, sl
 80066b0:	00ca      	lsls	r2, r1, #3
 80066b2:	4610      	mov	r0, r2
 80066b4:	4619      	mov	r1, r3
 80066b6:	4603      	mov	r3, r0
 80066b8:	4642      	mov	r2, r8
 80066ba:	189b      	adds	r3, r3, r2
 80066bc:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80066c0:	464b      	mov	r3, r9
 80066c2:	460a      	mov	r2, r1
 80066c4:	eb42 0303 	adc.w	r3, r2, r3
 80066c8:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80066cc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80066d0:	685b      	ldr	r3, [r3, #4]
 80066d2:	2200      	movs	r2, #0
 80066d4:	67bb      	str	r3, [r7, #120]	; 0x78
 80066d6:	67fa      	str	r2, [r7, #124]	; 0x7c
 80066d8:	f04f 0200 	mov.w	r2, #0
 80066dc:	f04f 0300 	mov.w	r3, #0
 80066e0:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 80066e4:	4649      	mov	r1, r9
 80066e6:	008b      	lsls	r3, r1, #2
 80066e8:	4641      	mov	r1, r8
 80066ea:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80066ee:	4641      	mov	r1, r8
 80066f0:	008a      	lsls	r2, r1, #2
 80066f2:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 80066f6:	f7fa facf 	bl	8000c98 <__aeabi_uldivmod>
 80066fa:	4602      	mov	r2, r0
 80066fc:	460b      	mov	r3, r1
 80066fe:	4611      	mov	r1, r2
 8006700:	4b38      	ldr	r3, [pc, #224]	; (80067e4 <UART_SetConfig+0x4e4>)
 8006702:	fba3 2301 	umull	r2, r3, r3, r1
 8006706:	095b      	lsrs	r3, r3, #5
 8006708:	2264      	movs	r2, #100	; 0x64
 800670a:	fb02 f303 	mul.w	r3, r2, r3
 800670e:	1acb      	subs	r3, r1, r3
 8006710:	011b      	lsls	r3, r3, #4
 8006712:	3332      	adds	r3, #50	; 0x32
 8006714:	4a33      	ldr	r2, [pc, #204]	; (80067e4 <UART_SetConfig+0x4e4>)
 8006716:	fba2 2303 	umull	r2, r3, r2, r3
 800671a:	095b      	lsrs	r3, r3, #5
 800671c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006720:	441c      	add	r4, r3
 8006722:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006726:	2200      	movs	r2, #0
 8006728:	673b      	str	r3, [r7, #112]	; 0x70
 800672a:	677a      	str	r2, [r7, #116]	; 0x74
 800672c:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8006730:	4642      	mov	r2, r8
 8006732:	464b      	mov	r3, r9
 8006734:	1891      	adds	r1, r2, r2
 8006736:	60b9      	str	r1, [r7, #8]
 8006738:	415b      	adcs	r3, r3
 800673a:	60fb      	str	r3, [r7, #12]
 800673c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006740:	4641      	mov	r1, r8
 8006742:	1851      	adds	r1, r2, r1
 8006744:	6039      	str	r1, [r7, #0]
 8006746:	4649      	mov	r1, r9
 8006748:	414b      	adcs	r3, r1
 800674a:	607b      	str	r3, [r7, #4]
 800674c:	f04f 0200 	mov.w	r2, #0
 8006750:	f04f 0300 	mov.w	r3, #0
 8006754:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8006758:	4659      	mov	r1, fp
 800675a:	00cb      	lsls	r3, r1, #3
 800675c:	4651      	mov	r1, sl
 800675e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006762:	4651      	mov	r1, sl
 8006764:	00ca      	lsls	r2, r1, #3
 8006766:	4610      	mov	r0, r2
 8006768:	4619      	mov	r1, r3
 800676a:	4603      	mov	r3, r0
 800676c:	4642      	mov	r2, r8
 800676e:	189b      	adds	r3, r3, r2
 8006770:	66bb      	str	r3, [r7, #104]	; 0x68
 8006772:	464b      	mov	r3, r9
 8006774:	460a      	mov	r2, r1
 8006776:	eb42 0303 	adc.w	r3, r2, r3
 800677a:	66fb      	str	r3, [r7, #108]	; 0x6c
 800677c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006780:	685b      	ldr	r3, [r3, #4]
 8006782:	2200      	movs	r2, #0
 8006784:	663b      	str	r3, [r7, #96]	; 0x60
 8006786:	667a      	str	r2, [r7, #100]	; 0x64
 8006788:	f04f 0200 	mov.w	r2, #0
 800678c:	f04f 0300 	mov.w	r3, #0
 8006790:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8006794:	4649      	mov	r1, r9
 8006796:	008b      	lsls	r3, r1, #2
 8006798:	4641      	mov	r1, r8
 800679a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800679e:	4641      	mov	r1, r8
 80067a0:	008a      	lsls	r2, r1, #2
 80067a2:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 80067a6:	f7fa fa77 	bl	8000c98 <__aeabi_uldivmod>
 80067aa:	4602      	mov	r2, r0
 80067ac:	460b      	mov	r3, r1
 80067ae:	4b0d      	ldr	r3, [pc, #52]	; (80067e4 <UART_SetConfig+0x4e4>)
 80067b0:	fba3 1302 	umull	r1, r3, r3, r2
 80067b4:	095b      	lsrs	r3, r3, #5
 80067b6:	2164      	movs	r1, #100	; 0x64
 80067b8:	fb01 f303 	mul.w	r3, r1, r3
 80067bc:	1ad3      	subs	r3, r2, r3
 80067be:	011b      	lsls	r3, r3, #4
 80067c0:	3332      	adds	r3, #50	; 0x32
 80067c2:	4a08      	ldr	r2, [pc, #32]	; (80067e4 <UART_SetConfig+0x4e4>)
 80067c4:	fba2 2303 	umull	r2, r3, r2, r3
 80067c8:	095b      	lsrs	r3, r3, #5
 80067ca:	f003 020f 	and.w	r2, r3, #15
 80067ce:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80067d2:	681b      	ldr	r3, [r3, #0]
 80067d4:	4422      	add	r2, r4
 80067d6:	609a      	str	r2, [r3, #8]
}
 80067d8:	bf00      	nop
 80067da:	f507 7780 	add.w	r7, r7, #256	; 0x100
 80067de:	46bd      	mov	sp, r7
 80067e0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80067e4:	51eb851f 	.word	0x51eb851f

080067e8 <malloc>:
 80067e8:	4b02      	ldr	r3, [pc, #8]	; (80067f4 <malloc+0xc>)
 80067ea:	4601      	mov	r1, r0
 80067ec:	6818      	ldr	r0, [r3, #0]
 80067ee:	f000 b823 	b.w	8006838 <_malloc_r>
 80067f2:	bf00      	nop
 80067f4:	20000064 	.word	0x20000064

080067f8 <sbrk_aligned>:
 80067f8:	b570      	push	{r4, r5, r6, lr}
 80067fa:	4e0e      	ldr	r6, [pc, #56]	; (8006834 <sbrk_aligned+0x3c>)
 80067fc:	460c      	mov	r4, r1
 80067fe:	6831      	ldr	r1, [r6, #0]
 8006800:	4605      	mov	r5, r0
 8006802:	b911      	cbnz	r1, 800680a <sbrk_aligned+0x12>
 8006804:	f001 fa56 	bl	8007cb4 <_sbrk_r>
 8006808:	6030      	str	r0, [r6, #0]
 800680a:	4621      	mov	r1, r4
 800680c:	4628      	mov	r0, r5
 800680e:	f001 fa51 	bl	8007cb4 <_sbrk_r>
 8006812:	1c43      	adds	r3, r0, #1
 8006814:	d00a      	beq.n	800682c <sbrk_aligned+0x34>
 8006816:	1cc4      	adds	r4, r0, #3
 8006818:	f024 0403 	bic.w	r4, r4, #3
 800681c:	42a0      	cmp	r0, r4
 800681e:	d007      	beq.n	8006830 <sbrk_aligned+0x38>
 8006820:	1a21      	subs	r1, r4, r0
 8006822:	4628      	mov	r0, r5
 8006824:	f001 fa46 	bl	8007cb4 <_sbrk_r>
 8006828:	3001      	adds	r0, #1
 800682a:	d101      	bne.n	8006830 <sbrk_aligned+0x38>
 800682c:	f04f 34ff 	mov.w	r4, #4294967295
 8006830:	4620      	mov	r0, r4
 8006832:	bd70      	pop	{r4, r5, r6, pc}
 8006834:	20000528 	.word	0x20000528

08006838 <_malloc_r>:
 8006838:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800683c:	1ccd      	adds	r5, r1, #3
 800683e:	f025 0503 	bic.w	r5, r5, #3
 8006842:	3508      	adds	r5, #8
 8006844:	2d0c      	cmp	r5, #12
 8006846:	bf38      	it	cc
 8006848:	250c      	movcc	r5, #12
 800684a:	2d00      	cmp	r5, #0
 800684c:	4607      	mov	r7, r0
 800684e:	db01      	blt.n	8006854 <_malloc_r+0x1c>
 8006850:	42a9      	cmp	r1, r5
 8006852:	d905      	bls.n	8006860 <_malloc_r+0x28>
 8006854:	230c      	movs	r3, #12
 8006856:	603b      	str	r3, [r7, #0]
 8006858:	2600      	movs	r6, #0
 800685a:	4630      	mov	r0, r6
 800685c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006860:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8006934 <_malloc_r+0xfc>
 8006864:	f000 f868 	bl	8006938 <__malloc_lock>
 8006868:	f8d8 3000 	ldr.w	r3, [r8]
 800686c:	461c      	mov	r4, r3
 800686e:	bb5c      	cbnz	r4, 80068c8 <_malloc_r+0x90>
 8006870:	4629      	mov	r1, r5
 8006872:	4638      	mov	r0, r7
 8006874:	f7ff ffc0 	bl	80067f8 <sbrk_aligned>
 8006878:	1c43      	adds	r3, r0, #1
 800687a:	4604      	mov	r4, r0
 800687c:	d155      	bne.n	800692a <_malloc_r+0xf2>
 800687e:	f8d8 4000 	ldr.w	r4, [r8]
 8006882:	4626      	mov	r6, r4
 8006884:	2e00      	cmp	r6, #0
 8006886:	d145      	bne.n	8006914 <_malloc_r+0xdc>
 8006888:	2c00      	cmp	r4, #0
 800688a:	d048      	beq.n	800691e <_malloc_r+0xe6>
 800688c:	6823      	ldr	r3, [r4, #0]
 800688e:	4631      	mov	r1, r6
 8006890:	4638      	mov	r0, r7
 8006892:	eb04 0903 	add.w	r9, r4, r3
 8006896:	f001 fa0d 	bl	8007cb4 <_sbrk_r>
 800689a:	4581      	cmp	r9, r0
 800689c:	d13f      	bne.n	800691e <_malloc_r+0xe6>
 800689e:	6821      	ldr	r1, [r4, #0]
 80068a0:	1a6d      	subs	r5, r5, r1
 80068a2:	4629      	mov	r1, r5
 80068a4:	4638      	mov	r0, r7
 80068a6:	f7ff ffa7 	bl	80067f8 <sbrk_aligned>
 80068aa:	3001      	adds	r0, #1
 80068ac:	d037      	beq.n	800691e <_malloc_r+0xe6>
 80068ae:	6823      	ldr	r3, [r4, #0]
 80068b0:	442b      	add	r3, r5
 80068b2:	6023      	str	r3, [r4, #0]
 80068b4:	f8d8 3000 	ldr.w	r3, [r8]
 80068b8:	2b00      	cmp	r3, #0
 80068ba:	d038      	beq.n	800692e <_malloc_r+0xf6>
 80068bc:	685a      	ldr	r2, [r3, #4]
 80068be:	42a2      	cmp	r2, r4
 80068c0:	d12b      	bne.n	800691a <_malloc_r+0xe2>
 80068c2:	2200      	movs	r2, #0
 80068c4:	605a      	str	r2, [r3, #4]
 80068c6:	e00f      	b.n	80068e8 <_malloc_r+0xb0>
 80068c8:	6822      	ldr	r2, [r4, #0]
 80068ca:	1b52      	subs	r2, r2, r5
 80068cc:	d41f      	bmi.n	800690e <_malloc_r+0xd6>
 80068ce:	2a0b      	cmp	r2, #11
 80068d0:	d917      	bls.n	8006902 <_malloc_r+0xca>
 80068d2:	1961      	adds	r1, r4, r5
 80068d4:	42a3      	cmp	r3, r4
 80068d6:	6025      	str	r5, [r4, #0]
 80068d8:	bf18      	it	ne
 80068da:	6059      	strne	r1, [r3, #4]
 80068dc:	6863      	ldr	r3, [r4, #4]
 80068de:	bf08      	it	eq
 80068e0:	f8c8 1000 	streq.w	r1, [r8]
 80068e4:	5162      	str	r2, [r4, r5]
 80068e6:	604b      	str	r3, [r1, #4]
 80068e8:	4638      	mov	r0, r7
 80068ea:	f104 060b 	add.w	r6, r4, #11
 80068ee:	f000 f829 	bl	8006944 <__malloc_unlock>
 80068f2:	f026 0607 	bic.w	r6, r6, #7
 80068f6:	1d23      	adds	r3, r4, #4
 80068f8:	1af2      	subs	r2, r6, r3
 80068fa:	d0ae      	beq.n	800685a <_malloc_r+0x22>
 80068fc:	1b9b      	subs	r3, r3, r6
 80068fe:	50a3      	str	r3, [r4, r2]
 8006900:	e7ab      	b.n	800685a <_malloc_r+0x22>
 8006902:	42a3      	cmp	r3, r4
 8006904:	6862      	ldr	r2, [r4, #4]
 8006906:	d1dd      	bne.n	80068c4 <_malloc_r+0x8c>
 8006908:	f8c8 2000 	str.w	r2, [r8]
 800690c:	e7ec      	b.n	80068e8 <_malloc_r+0xb0>
 800690e:	4623      	mov	r3, r4
 8006910:	6864      	ldr	r4, [r4, #4]
 8006912:	e7ac      	b.n	800686e <_malloc_r+0x36>
 8006914:	4634      	mov	r4, r6
 8006916:	6876      	ldr	r6, [r6, #4]
 8006918:	e7b4      	b.n	8006884 <_malloc_r+0x4c>
 800691a:	4613      	mov	r3, r2
 800691c:	e7cc      	b.n	80068b8 <_malloc_r+0x80>
 800691e:	230c      	movs	r3, #12
 8006920:	603b      	str	r3, [r7, #0]
 8006922:	4638      	mov	r0, r7
 8006924:	f000 f80e 	bl	8006944 <__malloc_unlock>
 8006928:	e797      	b.n	800685a <_malloc_r+0x22>
 800692a:	6025      	str	r5, [r4, #0]
 800692c:	e7dc      	b.n	80068e8 <_malloc_r+0xb0>
 800692e:	605b      	str	r3, [r3, #4]
 8006930:	deff      	udf	#255	; 0xff
 8006932:	bf00      	nop
 8006934:	20000524 	.word	0x20000524

08006938 <__malloc_lock>:
 8006938:	4801      	ldr	r0, [pc, #4]	; (8006940 <__malloc_lock+0x8>)
 800693a:	f001 ba08 	b.w	8007d4e <__retarget_lock_acquire_recursive>
 800693e:	bf00      	nop
 8006940:	2000066c 	.word	0x2000066c

08006944 <__malloc_unlock>:
 8006944:	4801      	ldr	r0, [pc, #4]	; (800694c <__malloc_unlock+0x8>)
 8006946:	f001 ba03 	b.w	8007d50 <__retarget_lock_release_recursive>
 800694a:	bf00      	nop
 800694c:	2000066c 	.word	0x2000066c

08006950 <__cvt>:
 8006950:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006954:	ec55 4b10 	vmov	r4, r5, d0
 8006958:	2d00      	cmp	r5, #0
 800695a:	460e      	mov	r6, r1
 800695c:	4619      	mov	r1, r3
 800695e:	462b      	mov	r3, r5
 8006960:	bfbb      	ittet	lt
 8006962:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8006966:	461d      	movlt	r5, r3
 8006968:	2300      	movge	r3, #0
 800696a:	232d      	movlt	r3, #45	; 0x2d
 800696c:	700b      	strb	r3, [r1, #0]
 800696e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006970:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8006974:	4691      	mov	r9, r2
 8006976:	f023 0820 	bic.w	r8, r3, #32
 800697a:	bfbc      	itt	lt
 800697c:	4622      	movlt	r2, r4
 800697e:	4614      	movlt	r4, r2
 8006980:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8006984:	d005      	beq.n	8006992 <__cvt+0x42>
 8006986:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800698a:	d100      	bne.n	800698e <__cvt+0x3e>
 800698c:	3601      	adds	r6, #1
 800698e:	2102      	movs	r1, #2
 8006990:	e000      	b.n	8006994 <__cvt+0x44>
 8006992:	2103      	movs	r1, #3
 8006994:	ab03      	add	r3, sp, #12
 8006996:	9301      	str	r3, [sp, #4]
 8006998:	ab02      	add	r3, sp, #8
 800699a:	9300      	str	r3, [sp, #0]
 800699c:	ec45 4b10 	vmov	d0, r4, r5
 80069a0:	4653      	mov	r3, sl
 80069a2:	4632      	mov	r2, r6
 80069a4:	f001 fa64 	bl	8007e70 <_dtoa_r>
 80069a8:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 80069ac:	4607      	mov	r7, r0
 80069ae:	d102      	bne.n	80069b6 <__cvt+0x66>
 80069b0:	f019 0f01 	tst.w	r9, #1
 80069b4:	d022      	beq.n	80069fc <__cvt+0xac>
 80069b6:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80069ba:	eb07 0906 	add.w	r9, r7, r6
 80069be:	d110      	bne.n	80069e2 <__cvt+0x92>
 80069c0:	783b      	ldrb	r3, [r7, #0]
 80069c2:	2b30      	cmp	r3, #48	; 0x30
 80069c4:	d10a      	bne.n	80069dc <__cvt+0x8c>
 80069c6:	2200      	movs	r2, #0
 80069c8:	2300      	movs	r3, #0
 80069ca:	4620      	mov	r0, r4
 80069cc:	4629      	mov	r1, r5
 80069ce:	f7fa f883 	bl	8000ad8 <__aeabi_dcmpeq>
 80069d2:	b918      	cbnz	r0, 80069dc <__cvt+0x8c>
 80069d4:	f1c6 0601 	rsb	r6, r6, #1
 80069d8:	f8ca 6000 	str.w	r6, [sl]
 80069dc:	f8da 3000 	ldr.w	r3, [sl]
 80069e0:	4499      	add	r9, r3
 80069e2:	2200      	movs	r2, #0
 80069e4:	2300      	movs	r3, #0
 80069e6:	4620      	mov	r0, r4
 80069e8:	4629      	mov	r1, r5
 80069ea:	f7fa f875 	bl	8000ad8 <__aeabi_dcmpeq>
 80069ee:	b108      	cbz	r0, 80069f4 <__cvt+0xa4>
 80069f0:	f8cd 900c 	str.w	r9, [sp, #12]
 80069f4:	2230      	movs	r2, #48	; 0x30
 80069f6:	9b03      	ldr	r3, [sp, #12]
 80069f8:	454b      	cmp	r3, r9
 80069fa:	d307      	bcc.n	8006a0c <__cvt+0xbc>
 80069fc:	9b03      	ldr	r3, [sp, #12]
 80069fe:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006a00:	1bdb      	subs	r3, r3, r7
 8006a02:	4638      	mov	r0, r7
 8006a04:	6013      	str	r3, [r2, #0]
 8006a06:	b004      	add	sp, #16
 8006a08:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006a0c:	1c59      	adds	r1, r3, #1
 8006a0e:	9103      	str	r1, [sp, #12]
 8006a10:	701a      	strb	r2, [r3, #0]
 8006a12:	e7f0      	b.n	80069f6 <__cvt+0xa6>

08006a14 <__exponent>:
 8006a14:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006a16:	4603      	mov	r3, r0
 8006a18:	2900      	cmp	r1, #0
 8006a1a:	bfb8      	it	lt
 8006a1c:	4249      	neglt	r1, r1
 8006a1e:	f803 2b02 	strb.w	r2, [r3], #2
 8006a22:	bfb4      	ite	lt
 8006a24:	222d      	movlt	r2, #45	; 0x2d
 8006a26:	222b      	movge	r2, #43	; 0x2b
 8006a28:	2909      	cmp	r1, #9
 8006a2a:	7042      	strb	r2, [r0, #1]
 8006a2c:	dd2a      	ble.n	8006a84 <__exponent+0x70>
 8006a2e:	f10d 0207 	add.w	r2, sp, #7
 8006a32:	4617      	mov	r7, r2
 8006a34:	260a      	movs	r6, #10
 8006a36:	4694      	mov	ip, r2
 8006a38:	fb91 f5f6 	sdiv	r5, r1, r6
 8006a3c:	fb06 1415 	mls	r4, r6, r5, r1
 8006a40:	3430      	adds	r4, #48	; 0x30
 8006a42:	f80c 4c01 	strb.w	r4, [ip, #-1]
 8006a46:	460c      	mov	r4, r1
 8006a48:	2c63      	cmp	r4, #99	; 0x63
 8006a4a:	f102 32ff 	add.w	r2, r2, #4294967295
 8006a4e:	4629      	mov	r1, r5
 8006a50:	dcf1      	bgt.n	8006a36 <__exponent+0x22>
 8006a52:	3130      	adds	r1, #48	; 0x30
 8006a54:	f1ac 0402 	sub.w	r4, ip, #2
 8006a58:	f802 1c01 	strb.w	r1, [r2, #-1]
 8006a5c:	1c41      	adds	r1, r0, #1
 8006a5e:	4622      	mov	r2, r4
 8006a60:	42ba      	cmp	r2, r7
 8006a62:	d30a      	bcc.n	8006a7a <__exponent+0x66>
 8006a64:	f10d 0209 	add.w	r2, sp, #9
 8006a68:	eba2 020c 	sub.w	r2, r2, ip
 8006a6c:	42bc      	cmp	r4, r7
 8006a6e:	bf88      	it	hi
 8006a70:	2200      	movhi	r2, #0
 8006a72:	4413      	add	r3, r2
 8006a74:	1a18      	subs	r0, r3, r0
 8006a76:	b003      	add	sp, #12
 8006a78:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006a7a:	f812 5b01 	ldrb.w	r5, [r2], #1
 8006a7e:	f801 5f01 	strb.w	r5, [r1, #1]!
 8006a82:	e7ed      	b.n	8006a60 <__exponent+0x4c>
 8006a84:	2330      	movs	r3, #48	; 0x30
 8006a86:	3130      	adds	r1, #48	; 0x30
 8006a88:	7083      	strb	r3, [r0, #2]
 8006a8a:	70c1      	strb	r1, [r0, #3]
 8006a8c:	1d03      	adds	r3, r0, #4
 8006a8e:	e7f1      	b.n	8006a74 <__exponent+0x60>

08006a90 <_printf_float>:
 8006a90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006a94:	ed2d 8b02 	vpush	{d8}
 8006a98:	b08d      	sub	sp, #52	; 0x34
 8006a9a:	460c      	mov	r4, r1
 8006a9c:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8006aa0:	4616      	mov	r6, r2
 8006aa2:	461f      	mov	r7, r3
 8006aa4:	4605      	mov	r5, r0
 8006aa6:	f001 f8cd 	bl	8007c44 <_localeconv_r>
 8006aaa:	f8d0 a000 	ldr.w	sl, [r0]
 8006aae:	4650      	mov	r0, sl
 8006ab0:	f7f9 fbe6 	bl	8000280 <strlen>
 8006ab4:	2300      	movs	r3, #0
 8006ab6:	930a      	str	r3, [sp, #40]	; 0x28
 8006ab8:	6823      	ldr	r3, [r4, #0]
 8006aba:	9305      	str	r3, [sp, #20]
 8006abc:	f8d8 3000 	ldr.w	r3, [r8]
 8006ac0:	f894 b018 	ldrb.w	fp, [r4, #24]
 8006ac4:	3307      	adds	r3, #7
 8006ac6:	f023 0307 	bic.w	r3, r3, #7
 8006aca:	f103 0208 	add.w	r2, r3, #8
 8006ace:	f8c8 2000 	str.w	r2, [r8]
 8006ad2:	e9d3 8900 	ldrd	r8, r9, [r3]
 8006ad6:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8006ada:	9307      	str	r3, [sp, #28]
 8006adc:	f8cd 8018 	str.w	r8, [sp, #24]
 8006ae0:	ee08 0a10 	vmov	s16, r0
 8006ae4:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 8006ae8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006aec:	4b9e      	ldr	r3, [pc, #632]	; (8006d68 <_printf_float+0x2d8>)
 8006aee:	f04f 32ff 	mov.w	r2, #4294967295
 8006af2:	f7fa f823 	bl	8000b3c <__aeabi_dcmpun>
 8006af6:	bb88      	cbnz	r0, 8006b5c <_printf_float+0xcc>
 8006af8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006afc:	4b9a      	ldr	r3, [pc, #616]	; (8006d68 <_printf_float+0x2d8>)
 8006afe:	f04f 32ff 	mov.w	r2, #4294967295
 8006b02:	f7f9 fffd 	bl	8000b00 <__aeabi_dcmple>
 8006b06:	bb48      	cbnz	r0, 8006b5c <_printf_float+0xcc>
 8006b08:	2200      	movs	r2, #0
 8006b0a:	2300      	movs	r3, #0
 8006b0c:	4640      	mov	r0, r8
 8006b0e:	4649      	mov	r1, r9
 8006b10:	f7f9 ffec 	bl	8000aec <__aeabi_dcmplt>
 8006b14:	b110      	cbz	r0, 8006b1c <_printf_float+0x8c>
 8006b16:	232d      	movs	r3, #45	; 0x2d
 8006b18:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006b1c:	4a93      	ldr	r2, [pc, #588]	; (8006d6c <_printf_float+0x2dc>)
 8006b1e:	4b94      	ldr	r3, [pc, #592]	; (8006d70 <_printf_float+0x2e0>)
 8006b20:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8006b24:	bf94      	ite	ls
 8006b26:	4690      	movls	r8, r2
 8006b28:	4698      	movhi	r8, r3
 8006b2a:	2303      	movs	r3, #3
 8006b2c:	6123      	str	r3, [r4, #16]
 8006b2e:	9b05      	ldr	r3, [sp, #20]
 8006b30:	f023 0304 	bic.w	r3, r3, #4
 8006b34:	6023      	str	r3, [r4, #0]
 8006b36:	f04f 0900 	mov.w	r9, #0
 8006b3a:	9700      	str	r7, [sp, #0]
 8006b3c:	4633      	mov	r3, r6
 8006b3e:	aa0b      	add	r2, sp, #44	; 0x2c
 8006b40:	4621      	mov	r1, r4
 8006b42:	4628      	mov	r0, r5
 8006b44:	f000 f9da 	bl	8006efc <_printf_common>
 8006b48:	3001      	adds	r0, #1
 8006b4a:	f040 8090 	bne.w	8006c6e <_printf_float+0x1de>
 8006b4e:	f04f 30ff 	mov.w	r0, #4294967295
 8006b52:	b00d      	add	sp, #52	; 0x34
 8006b54:	ecbd 8b02 	vpop	{d8}
 8006b58:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006b5c:	4642      	mov	r2, r8
 8006b5e:	464b      	mov	r3, r9
 8006b60:	4640      	mov	r0, r8
 8006b62:	4649      	mov	r1, r9
 8006b64:	f7f9 ffea 	bl	8000b3c <__aeabi_dcmpun>
 8006b68:	b140      	cbz	r0, 8006b7c <_printf_float+0xec>
 8006b6a:	464b      	mov	r3, r9
 8006b6c:	2b00      	cmp	r3, #0
 8006b6e:	bfbc      	itt	lt
 8006b70:	232d      	movlt	r3, #45	; 0x2d
 8006b72:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8006b76:	4a7f      	ldr	r2, [pc, #508]	; (8006d74 <_printf_float+0x2e4>)
 8006b78:	4b7f      	ldr	r3, [pc, #508]	; (8006d78 <_printf_float+0x2e8>)
 8006b7a:	e7d1      	b.n	8006b20 <_printf_float+0x90>
 8006b7c:	6863      	ldr	r3, [r4, #4]
 8006b7e:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8006b82:	9206      	str	r2, [sp, #24]
 8006b84:	1c5a      	adds	r2, r3, #1
 8006b86:	d13f      	bne.n	8006c08 <_printf_float+0x178>
 8006b88:	2306      	movs	r3, #6
 8006b8a:	6063      	str	r3, [r4, #4]
 8006b8c:	9b05      	ldr	r3, [sp, #20]
 8006b8e:	6861      	ldr	r1, [r4, #4]
 8006b90:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8006b94:	2300      	movs	r3, #0
 8006b96:	9303      	str	r3, [sp, #12]
 8006b98:	ab0a      	add	r3, sp, #40	; 0x28
 8006b9a:	e9cd b301 	strd	fp, r3, [sp, #4]
 8006b9e:	ab09      	add	r3, sp, #36	; 0x24
 8006ba0:	ec49 8b10 	vmov	d0, r8, r9
 8006ba4:	9300      	str	r3, [sp, #0]
 8006ba6:	6022      	str	r2, [r4, #0]
 8006ba8:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8006bac:	4628      	mov	r0, r5
 8006bae:	f7ff fecf 	bl	8006950 <__cvt>
 8006bb2:	9b06      	ldr	r3, [sp, #24]
 8006bb4:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006bb6:	2b47      	cmp	r3, #71	; 0x47
 8006bb8:	4680      	mov	r8, r0
 8006bba:	d108      	bne.n	8006bce <_printf_float+0x13e>
 8006bbc:	1cc8      	adds	r0, r1, #3
 8006bbe:	db02      	blt.n	8006bc6 <_printf_float+0x136>
 8006bc0:	6863      	ldr	r3, [r4, #4]
 8006bc2:	4299      	cmp	r1, r3
 8006bc4:	dd41      	ble.n	8006c4a <_printf_float+0x1ba>
 8006bc6:	f1ab 0302 	sub.w	r3, fp, #2
 8006bca:	fa5f fb83 	uxtb.w	fp, r3
 8006bce:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8006bd2:	d820      	bhi.n	8006c16 <_printf_float+0x186>
 8006bd4:	3901      	subs	r1, #1
 8006bd6:	465a      	mov	r2, fp
 8006bd8:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8006bdc:	9109      	str	r1, [sp, #36]	; 0x24
 8006bde:	f7ff ff19 	bl	8006a14 <__exponent>
 8006be2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006be4:	1813      	adds	r3, r2, r0
 8006be6:	2a01      	cmp	r2, #1
 8006be8:	4681      	mov	r9, r0
 8006bea:	6123      	str	r3, [r4, #16]
 8006bec:	dc02      	bgt.n	8006bf4 <_printf_float+0x164>
 8006bee:	6822      	ldr	r2, [r4, #0]
 8006bf0:	07d2      	lsls	r2, r2, #31
 8006bf2:	d501      	bpl.n	8006bf8 <_printf_float+0x168>
 8006bf4:	3301      	adds	r3, #1
 8006bf6:	6123      	str	r3, [r4, #16]
 8006bf8:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8006bfc:	2b00      	cmp	r3, #0
 8006bfe:	d09c      	beq.n	8006b3a <_printf_float+0xaa>
 8006c00:	232d      	movs	r3, #45	; 0x2d
 8006c02:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006c06:	e798      	b.n	8006b3a <_printf_float+0xaa>
 8006c08:	9a06      	ldr	r2, [sp, #24]
 8006c0a:	2a47      	cmp	r2, #71	; 0x47
 8006c0c:	d1be      	bne.n	8006b8c <_printf_float+0xfc>
 8006c0e:	2b00      	cmp	r3, #0
 8006c10:	d1bc      	bne.n	8006b8c <_printf_float+0xfc>
 8006c12:	2301      	movs	r3, #1
 8006c14:	e7b9      	b.n	8006b8a <_printf_float+0xfa>
 8006c16:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8006c1a:	d118      	bne.n	8006c4e <_printf_float+0x1be>
 8006c1c:	2900      	cmp	r1, #0
 8006c1e:	6863      	ldr	r3, [r4, #4]
 8006c20:	dd0b      	ble.n	8006c3a <_printf_float+0x1aa>
 8006c22:	6121      	str	r1, [r4, #16]
 8006c24:	b913      	cbnz	r3, 8006c2c <_printf_float+0x19c>
 8006c26:	6822      	ldr	r2, [r4, #0]
 8006c28:	07d0      	lsls	r0, r2, #31
 8006c2a:	d502      	bpl.n	8006c32 <_printf_float+0x1a2>
 8006c2c:	3301      	adds	r3, #1
 8006c2e:	440b      	add	r3, r1
 8006c30:	6123      	str	r3, [r4, #16]
 8006c32:	65a1      	str	r1, [r4, #88]	; 0x58
 8006c34:	f04f 0900 	mov.w	r9, #0
 8006c38:	e7de      	b.n	8006bf8 <_printf_float+0x168>
 8006c3a:	b913      	cbnz	r3, 8006c42 <_printf_float+0x1b2>
 8006c3c:	6822      	ldr	r2, [r4, #0]
 8006c3e:	07d2      	lsls	r2, r2, #31
 8006c40:	d501      	bpl.n	8006c46 <_printf_float+0x1b6>
 8006c42:	3302      	adds	r3, #2
 8006c44:	e7f4      	b.n	8006c30 <_printf_float+0x1a0>
 8006c46:	2301      	movs	r3, #1
 8006c48:	e7f2      	b.n	8006c30 <_printf_float+0x1a0>
 8006c4a:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8006c4e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006c50:	4299      	cmp	r1, r3
 8006c52:	db05      	blt.n	8006c60 <_printf_float+0x1d0>
 8006c54:	6823      	ldr	r3, [r4, #0]
 8006c56:	6121      	str	r1, [r4, #16]
 8006c58:	07d8      	lsls	r0, r3, #31
 8006c5a:	d5ea      	bpl.n	8006c32 <_printf_float+0x1a2>
 8006c5c:	1c4b      	adds	r3, r1, #1
 8006c5e:	e7e7      	b.n	8006c30 <_printf_float+0x1a0>
 8006c60:	2900      	cmp	r1, #0
 8006c62:	bfd4      	ite	le
 8006c64:	f1c1 0202 	rsble	r2, r1, #2
 8006c68:	2201      	movgt	r2, #1
 8006c6a:	4413      	add	r3, r2
 8006c6c:	e7e0      	b.n	8006c30 <_printf_float+0x1a0>
 8006c6e:	6823      	ldr	r3, [r4, #0]
 8006c70:	055a      	lsls	r2, r3, #21
 8006c72:	d407      	bmi.n	8006c84 <_printf_float+0x1f4>
 8006c74:	6923      	ldr	r3, [r4, #16]
 8006c76:	4642      	mov	r2, r8
 8006c78:	4631      	mov	r1, r6
 8006c7a:	4628      	mov	r0, r5
 8006c7c:	47b8      	blx	r7
 8006c7e:	3001      	adds	r0, #1
 8006c80:	d12c      	bne.n	8006cdc <_printf_float+0x24c>
 8006c82:	e764      	b.n	8006b4e <_printf_float+0xbe>
 8006c84:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8006c88:	f240 80e0 	bls.w	8006e4c <_printf_float+0x3bc>
 8006c8c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006c90:	2200      	movs	r2, #0
 8006c92:	2300      	movs	r3, #0
 8006c94:	f7f9 ff20 	bl	8000ad8 <__aeabi_dcmpeq>
 8006c98:	2800      	cmp	r0, #0
 8006c9a:	d034      	beq.n	8006d06 <_printf_float+0x276>
 8006c9c:	4a37      	ldr	r2, [pc, #220]	; (8006d7c <_printf_float+0x2ec>)
 8006c9e:	2301      	movs	r3, #1
 8006ca0:	4631      	mov	r1, r6
 8006ca2:	4628      	mov	r0, r5
 8006ca4:	47b8      	blx	r7
 8006ca6:	3001      	adds	r0, #1
 8006ca8:	f43f af51 	beq.w	8006b4e <_printf_float+0xbe>
 8006cac:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006cb0:	429a      	cmp	r2, r3
 8006cb2:	db02      	blt.n	8006cba <_printf_float+0x22a>
 8006cb4:	6823      	ldr	r3, [r4, #0]
 8006cb6:	07d8      	lsls	r0, r3, #31
 8006cb8:	d510      	bpl.n	8006cdc <_printf_float+0x24c>
 8006cba:	ee18 3a10 	vmov	r3, s16
 8006cbe:	4652      	mov	r2, sl
 8006cc0:	4631      	mov	r1, r6
 8006cc2:	4628      	mov	r0, r5
 8006cc4:	47b8      	blx	r7
 8006cc6:	3001      	adds	r0, #1
 8006cc8:	f43f af41 	beq.w	8006b4e <_printf_float+0xbe>
 8006ccc:	f04f 0800 	mov.w	r8, #0
 8006cd0:	f104 091a 	add.w	r9, r4, #26
 8006cd4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006cd6:	3b01      	subs	r3, #1
 8006cd8:	4543      	cmp	r3, r8
 8006cda:	dc09      	bgt.n	8006cf0 <_printf_float+0x260>
 8006cdc:	6823      	ldr	r3, [r4, #0]
 8006cde:	079b      	lsls	r3, r3, #30
 8006ce0:	f100 8107 	bmi.w	8006ef2 <_printf_float+0x462>
 8006ce4:	68e0      	ldr	r0, [r4, #12]
 8006ce6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006ce8:	4298      	cmp	r0, r3
 8006cea:	bfb8      	it	lt
 8006cec:	4618      	movlt	r0, r3
 8006cee:	e730      	b.n	8006b52 <_printf_float+0xc2>
 8006cf0:	2301      	movs	r3, #1
 8006cf2:	464a      	mov	r2, r9
 8006cf4:	4631      	mov	r1, r6
 8006cf6:	4628      	mov	r0, r5
 8006cf8:	47b8      	blx	r7
 8006cfa:	3001      	adds	r0, #1
 8006cfc:	f43f af27 	beq.w	8006b4e <_printf_float+0xbe>
 8006d00:	f108 0801 	add.w	r8, r8, #1
 8006d04:	e7e6      	b.n	8006cd4 <_printf_float+0x244>
 8006d06:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006d08:	2b00      	cmp	r3, #0
 8006d0a:	dc39      	bgt.n	8006d80 <_printf_float+0x2f0>
 8006d0c:	4a1b      	ldr	r2, [pc, #108]	; (8006d7c <_printf_float+0x2ec>)
 8006d0e:	2301      	movs	r3, #1
 8006d10:	4631      	mov	r1, r6
 8006d12:	4628      	mov	r0, r5
 8006d14:	47b8      	blx	r7
 8006d16:	3001      	adds	r0, #1
 8006d18:	f43f af19 	beq.w	8006b4e <_printf_float+0xbe>
 8006d1c:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8006d20:	4313      	orrs	r3, r2
 8006d22:	d102      	bne.n	8006d2a <_printf_float+0x29a>
 8006d24:	6823      	ldr	r3, [r4, #0]
 8006d26:	07d9      	lsls	r1, r3, #31
 8006d28:	d5d8      	bpl.n	8006cdc <_printf_float+0x24c>
 8006d2a:	ee18 3a10 	vmov	r3, s16
 8006d2e:	4652      	mov	r2, sl
 8006d30:	4631      	mov	r1, r6
 8006d32:	4628      	mov	r0, r5
 8006d34:	47b8      	blx	r7
 8006d36:	3001      	adds	r0, #1
 8006d38:	f43f af09 	beq.w	8006b4e <_printf_float+0xbe>
 8006d3c:	f04f 0900 	mov.w	r9, #0
 8006d40:	f104 0a1a 	add.w	sl, r4, #26
 8006d44:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006d46:	425b      	negs	r3, r3
 8006d48:	454b      	cmp	r3, r9
 8006d4a:	dc01      	bgt.n	8006d50 <_printf_float+0x2c0>
 8006d4c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006d4e:	e792      	b.n	8006c76 <_printf_float+0x1e6>
 8006d50:	2301      	movs	r3, #1
 8006d52:	4652      	mov	r2, sl
 8006d54:	4631      	mov	r1, r6
 8006d56:	4628      	mov	r0, r5
 8006d58:	47b8      	blx	r7
 8006d5a:	3001      	adds	r0, #1
 8006d5c:	f43f aef7 	beq.w	8006b4e <_printf_float+0xbe>
 8006d60:	f109 0901 	add.w	r9, r9, #1
 8006d64:	e7ee      	b.n	8006d44 <_printf_float+0x2b4>
 8006d66:	bf00      	nop
 8006d68:	7fefffff 	.word	0x7fefffff
 8006d6c:	0800b300 	.word	0x0800b300
 8006d70:	0800b304 	.word	0x0800b304
 8006d74:	0800b308 	.word	0x0800b308
 8006d78:	0800b30c 	.word	0x0800b30c
 8006d7c:	0800b310 	.word	0x0800b310
 8006d80:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006d82:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006d84:	429a      	cmp	r2, r3
 8006d86:	bfa8      	it	ge
 8006d88:	461a      	movge	r2, r3
 8006d8a:	2a00      	cmp	r2, #0
 8006d8c:	4691      	mov	r9, r2
 8006d8e:	dc37      	bgt.n	8006e00 <_printf_float+0x370>
 8006d90:	f04f 0b00 	mov.w	fp, #0
 8006d94:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006d98:	f104 021a 	add.w	r2, r4, #26
 8006d9c:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006d9e:	9305      	str	r3, [sp, #20]
 8006da0:	eba3 0309 	sub.w	r3, r3, r9
 8006da4:	455b      	cmp	r3, fp
 8006da6:	dc33      	bgt.n	8006e10 <_printf_float+0x380>
 8006da8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006dac:	429a      	cmp	r2, r3
 8006dae:	db3b      	blt.n	8006e28 <_printf_float+0x398>
 8006db0:	6823      	ldr	r3, [r4, #0]
 8006db2:	07da      	lsls	r2, r3, #31
 8006db4:	d438      	bmi.n	8006e28 <_printf_float+0x398>
 8006db6:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8006dba:	eba2 0903 	sub.w	r9, r2, r3
 8006dbe:	9b05      	ldr	r3, [sp, #20]
 8006dc0:	1ad2      	subs	r2, r2, r3
 8006dc2:	4591      	cmp	r9, r2
 8006dc4:	bfa8      	it	ge
 8006dc6:	4691      	movge	r9, r2
 8006dc8:	f1b9 0f00 	cmp.w	r9, #0
 8006dcc:	dc35      	bgt.n	8006e3a <_printf_float+0x3aa>
 8006dce:	f04f 0800 	mov.w	r8, #0
 8006dd2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006dd6:	f104 0a1a 	add.w	sl, r4, #26
 8006dda:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006dde:	1a9b      	subs	r3, r3, r2
 8006de0:	eba3 0309 	sub.w	r3, r3, r9
 8006de4:	4543      	cmp	r3, r8
 8006de6:	f77f af79 	ble.w	8006cdc <_printf_float+0x24c>
 8006dea:	2301      	movs	r3, #1
 8006dec:	4652      	mov	r2, sl
 8006dee:	4631      	mov	r1, r6
 8006df0:	4628      	mov	r0, r5
 8006df2:	47b8      	blx	r7
 8006df4:	3001      	adds	r0, #1
 8006df6:	f43f aeaa 	beq.w	8006b4e <_printf_float+0xbe>
 8006dfa:	f108 0801 	add.w	r8, r8, #1
 8006dfe:	e7ec      	b.n	8006dda <_printf_float+0x34a>
 8006e00:	4613      	mov	r3, r2
 8006e02:	4631      	mov	r1, r6
 8006e04:	4642      	mov	r2, r8
 8006e06:	4628      	mov	r0, r5
 8006e08:	47b8      	blx	r7
 8006e0a:	3001      	adds	r0, #1
 8006e0c:	d1c0      	bne.n	8006d90 <_printf_float+0x300>
 8006e0e:	e69e      	b.n	8006b4e <_printf_float+0xbe>
 8006e10:	2301      	movs	r3, #1
 8006e12:	4631      	mov	r1, r6
 8006e14:	4628      	mov	r0, r5
 8006e16:	9205      	str	r2, [sp, #20]
 8006e18:	47b8      	blx	r7
 8006e1a:	3001      	adds	r0, #1
 8006e1c:	f43f ae97 	beq.w	8006b4e <_printf_float+0xbe>
 8006e20:	9a05      	ldr	r2, [sp, #20]
 8006e22:	f10b 0b01 	add.w	fp, fp, #1
 8006e26:	e7b9      	b.n	8006d9c <_printf_float+0x30c>
 8006e28:	ee18 3a10 	vmov	r3, s16
 8006e2c:	4652      	mov	r2, sl
 8006e2e:	4631      	mov	r1, r6
 8006e30:	4628      	mov	r0, r5
 8006e32:	47b8      	blx	r7
 8006e34:	3001      	adds	r0, #1
 8006e36:	d1be      	bne.n	8006db6 <_printf_float+0x326>
 8006e38:	e689      	b.n	8006b4e <_printf_float+0xbe>
 8006e3a:	9a05      	ldr	r2, [sp, #20]
 8006e3c:	464b      	mov	r3, r9
 8006e3e:	4442      	add	r2, r8
 8006e40:	4631      	mov	r1, r6
 8006e42:	4628      	mov	r0, r5
 8006e44:	47b8      	blx	r7
 8006e46:	3001      	adds	r0, #1
 8006e48:	d1c1      	bne.n	8006dce <_printf_float+0x33e>
 8006e4a:	e680      	b.n	8006b4e <_printf_float+0xbe>
 8006e4c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006e4e:	2a01      	cmp	r2, #1
 8006e50:	dc01      	bgt.n	8006e56 <_printf_float+0x3c6>
 8006e52:	07db      	lsls	r3, r3, #31
 8006e54:	d53a      	bpl.n	8006ecc <_printf_float+0x43c>
 8006e56:	2301      	movs	r3, #1
 8006e58:	4642      	mov	r2, r8
 8006e5a:	4631      	mov	r1, r6
 8006e5c:	4628      	mov	r0, r5
 8006e5e:	47b8      	blx	r7
 8006e60:	3001      	adds	r0, #1
 8006e62:	f43f ae74 	beq.w	8006b4e <_printf_float+0xbe>
 8006e66:	ee18 3a10 	vmov	r3, s16
 8006e6a:	4652      	mov	r2, sl
 8006e6c:	4631      	mov	r1, r6
 8006e6e:	4628      	mov	r0, r5
 8006e70:	47b8      	blx	r7
 8006e72:	3001      	adds	r0, #1
 8006e74:	f43f ae6b 	beq.w	8006b4e <_printf_float+0xbe>
 8006e78:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006e7c:	2200      	movs	r2, #0
 8006e7e:	2300      	movs	r3, #0
 8006e80:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 8006e84:	f7f9 fe28 	bl	8000ad8 <__aeabi_dcmpeq>
 8006e88:	b9d8      	cbnz	r0, 8006ec2 <_printf_float+0x432>
 8006e8a:	f10a 33ff 	add.w	r3, sl, #4294967295
 8006e8e:	f108 0201 	add.w	r2, r8, #1
 8006e92:	4631      	mov	r1, r6
 8006e94:	4628      	mov	r0, r5
 8006e96:	47b8      	blx	r7
 8006e98:	3001      	adds	r0, #1
 8006e9a:	d10e      	bne.n	8006eba <_printf_float+0x42a>
 8006e9c:	e657      	b.n	8006b4e <_printf_float+0xbe>
 8006e9e:	2301      	movs	r3, #1
 8006ea0:	4652      	mov	r2, sl
 8006ea2:	4631      	mov	r1, r6
 8006ea4:	4628      	mov	r0, r5
 8006ea6:	47b8      	blx	r7
 8006ea8:	3001      	adds	r0, #1
 8006eaa:	f43f ae50 	beq.w	8006b4e <_printf_float+0xbe>
 8006eae:	f108 0801 	add.w	r8, r8, #1
 8006eb2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006eb4:	3b01      	subs	r3, #1
 8006eb6:	4543      	cmp	r3, r8
 8006eb8:	dcf1      	bgt.n	8006e9e <_printf_float+0x40e>
 8006eba:	464b      	mov	r3, r9
 8006ebc:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8006ec0:	e6da      	b.n	8006c78 <_printf_float+0x1e8>
 8006ec2:	f04f 0800 	mov.w	r8, #0
 8006ec6:	f104 0a1a 	add.w	sl, r4, #26
 8006eca:	e7f2      	b.n	8006eb2 <_printf_float+0x422>
 8006ecc:	2301      	movs	r3, #1
 8006ece:	4642      	mov	r2, r8
 8006ed0:	e7df      	b.n	8006e92 <_printf_float+0x402>
 8006ed2:	2301      	movs	r3, #1
 8006ed4:	464a      	mov	r2, r9
 8006ed6:	4631      	mov	r1, r6
 8006ed8:	4628      	mov	r0, r5
 8006eda:	47b8      	blx	r7
 8006edc:	3001      	adds	r0, #1
 8006ede:	f43f ae36 	beq.w	8006b4e <_printf_float+0xbe>
 8006ee2:	f108 0801 	add.w	r8, r8, #1
 8006ee6:	68e3      	ldr	r3, [r4, #12]
 8006ee8:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8006eea:	1a5b      	subs	r3, r3, r1
 8006eec:	4543      	cmp	r3, r8
 8006eee:	dcf0      	bgt.n	8006ed2 <_printf_float+0x442>
 8006ef0:	e6f8      	b.n	8006ce4 <_printf_float+0x254>
 8006ef2:	f04f 0800 	mov.w	r8, #0
 8006ef6:	f104 0919 	add.w	r9, r4, #25
 8006efa:	e7f4      	b.n	8006ee6 <_printf_float+0x456>

08006efc <_printf_common>:
 8006efc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006f00:	4616      	mov	r6, r2
 8006f02:	4699      	mov	r9, r3
 8006f04:	688a      	ldr	r2, [r1, #8]
 8006f06:	690b      	ldr	r3, [r1, #16]
 8006f08:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006f0c:	4293      	cmp	r3, r2
 8006f0e:	bfb8      	it	lt
 8006f10:	4613      	movlt	r3, r2
 8006f12:	6033      	str	r3, [r6, #0]
 8006f14:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006f18:	4607      	mov	r7, r0
 8006f1a:	460c      	mov	r4, r1
 8006f1c:	b10a      	cbz	r2, 8006f22 <_printf_common+0x26>
 8006f1e:	3301      	adds	r3, #1
 8006f20:	6033      	str	r3, [r6, #0]
 8006f22:	6823      	ldr	r3, [r4, #0]
 8006f24:	0699      	lsls	r1, r3, #26
 8006f26:	bf42      	ittt	mi
 8006f28:	6833      	ldrmi	r3, [r6, #0]
 8006f2a:	3302      	addmi	r3, #2
 8006f2c:	6033      	strmi	r3, [r6, #0]
 8006f2e:	6825      	ldr	r5, [r4, #0]
 8006f30:	f015 0506 	ands.w	r5, r5, #6
 8006f34:	d106      	bne.n	8006f44 <_printf_common+0x48>
 8006f36:	f104 0a19 	add.w	sl, r4, #25
 8006f3a:	68e3      	ldr	r3, [r4, #12]
 8006f3c:	6832      	ldr	r2, [r6, #0]
 8006f3e:	1a9b      	subs	r3, r3, r2
 8006f40:	42ab      	cmp	r3, r5
 8006f42:	dc26      	bgt.n	8006f92 <_printf_common+0x96>
 8006f44:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8006f48:	1e13      	subs	r3, r2, #0
 8006f4a:	6822      	ldr	r2, [r4, #0]
 8006f4c:	bf18      	it	ne
 8006f4e:	2301      	movne	r3, #1
 8006f50:	0692      	lsls	r2, r2, #26
 8006f52:	d42b      	bmi.n	8006fac <_printf_common+0xb0>
 8006f54:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006f58:	4649      	mov	r1, r9
 8006f5a:	4638      	mov	r0, r7
 8006f5c:	47c0      	blx	r8
 8006f5e:	3001      	adds	r0, #1
 8006f60:	d01e      	beq.n	8006fa0 <_printf_common+0xa4>
 8006f62:	6823      	ldr	r3, [r4, #0]
 8006f64:	6922      	ldr	r2, [r4, #16]
 8006f66:	f003 0306 	and.w	r3, r3, #6
 8006f6a:	2b04      	cmp	r3, #4
 8006f6c:	bf02      	ittt	eq
 8006f6e:	68e5      	ldreq	r5, [r4, #12]
 8006f70:	6833      	ldreq	r3, [r6, #0]
 8006f72:	1aed      	subeq	r5, r5, r3
 8006f74:	68a3      	ldr	r3, [r4, #8]
 8006f76:	bf0c      	ite	eq
 8006f78:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006f7c:	2500      	movne	r5, #0
 8006f7e:	4293      	cmp	r3, r2
 8006f80:	bfc4      	itt	gt
 8006f82:	1a9b      	subgt	r3, r3, r2
 8006f84:	18ed      	addgt	r5, r5, r3
 8006f86:	2600      	movs	r6, #0
 8006f88:	341a      	adds	r4, #26
 8006f8a:	42b5      	cmp	r5, r6
 8006f8c:	d11a      	bne.n	8006fc4 <_printf_common+0xc8>
 8006f8e:	2000      	movs	r0, #0
 8006f90:	e008      	b.n	8006fa4 <_printf_common+0xa8>
 8006f92:	2301      	movs	r3, #1
 8006f94:	4652      	mov	r2, sl
 8006f96:	4649      	mov	r1, r9
 8006f98:	4638      	mov	r0, r7
 8006f9a:	47c0      	blx	r8
 8006f9c:	3001      	adds	r0, #1
 8006f9e:	d103      	bne.n	8006fa8 <_printf_common+0xac>
 8006fa0:	f04f 30ff 	mov.w	r0, #4294967295
 8006fa4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006fa8:	3501      	adds	r5, #1
 8006faa:	e7c6      	b.n	8006f3a <_printf_common+0x3e>
 8006fac:	18e1      	adds	r1, r4, r3
 8006fae:	1c5a      	adds	r2, r3, #1
 8006fb0:	2030      	movs	r0, #48	; 0x30
 8006fb2:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8006fb6:	4422      	add	r2, r4
 8006fb8:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8006fbc:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006fc0:	3302      	adds	r3, #2
 8006fc2:	e7c7      	b.n	8006f54 <_printf_common+0x58>
 8006fc4:	2301      	movs	r3, #1
 8006fc6:	4622      	mov	r2, r4
 8006fc8:	4649      	mov	r1, r9
 8006fca:	4638      	mov	r0, r7
 8006fcc:	47c0      	blx	r8
 8006fce:	3001      	adds	r0, #1
 8006fd0:	d0e6      	beq.n	8006fa0 <_printf_common+0xa4>
 8006fd2:	3601      	adds	r6, #1
 8006fd4:	e7d9      	b.n	8006f8a <_printf_common+0x8e>
	...

08006fd8 <_printf_i>:
 8006fd8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006fdc:	7e0f      	ldrb	r7, [r1, #24]
 8006fde:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8006fe0:	2f78      	cmp	r7, #120	; 0x78
 8006fe2:	4691      	mov	r9, r2
 8006fe4:	4680      	mov	r8, r0
 8006fe6:	460c      	mov	r4, r1
 8006fe8:	469a      	mov	sl, r3
 8006fea:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8006fee:	d807      	bhi.n	8007000 <_printf_i+0x28>
 8006ff0:	2f62      	cmp	r7, #98	; 0x62
 8006ff2:	d80a      	bhi.n	800700a <_printf_i+0x32>
 8006ff4:	2f00      	cmp	r7, #0
 8006ff6:	f000 80d4 	beq.w	80071a2 <_printf_i+0x1ca>
 8006ffa:	2f58      	cmp	r7, #88	; 0x58
 8006ffc:	f000 80c0 	beq.w	8007180 <_printf_i+0x1a8>
 8007000:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007004:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8007008:	e03a      	b.n	8007080 <_printf_i+0xa8>
 800700a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800700e:	2b15      	cmp	r3, #21
 8007010:	d8f6      	bhi.n	8007000 <_printf_i+0x28>
 8007012:	a101      	add	r1, pc, #4	; (adr r1, 8007018 <_printf_i+0x40>)
 8007014:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007018:	08007071 	.word	0x08007071
 800701c:	08007085 	.word	0x08007085
 8007020:	08007001 	.word	0x08007001
 8007024:	08007001 	.word	0x08007001
 8007028:	08007001 	.word	0x08007001
 800702c:	08007001 	.word	0x08007001
 8007030:	08007085 	.word	0x08007085
 8007034:	08007001 	.word	0x08007001
 8007038:	08007001 	.word	0x08007001
 800703c:	08007001 	.word	0x08007001
 8007040:	08007001 	.word	0x08007001
 8007044:	08007189 	.word	0x08007189
 8007048:	080070b1 	.word	0x080070b1
 800704c:	08007143 	.word	0x08007143
 8007050:	08007001 	.word	0x08007001
 8007054:	08007001 	.word	0x08007001
 8007058:	080071ab 	.word	0x080071ab
 800705c:	08007001 	.word	0x08007001
 8007060:	080070b1 	.word	0x080070b1
 8007064:	08007001 	.word	0x08007001
 8007068:	08007001 	.word	0x08007001
 800706c:	0800714b 	.word	0x0800714b
 8007070:	682b      	ldr	r3, [r5, #0]
 8007072:	1d1a      	adds	r2, r3, #4
 8007074:	681b      	ldr	r3, [r3, #0]
 8007076:	602a      	str	r2, [r5, #0]
 8007078:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800707c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007080:	2301      	movs	r3, #1
 8007082:	e09f      	b.n	80071c4 <_printf_i+0x1ec>
 8007084:	6820      	ldr	r0, [r4, #0]
 8007086:	682b      	ldr	r3, [r5, #0]
 8007088:	0607      	lsls	r7, r0, #24
 800708a:	f103 0104 	add.w	r1, r3, #4
 800708e:	6029      	str	r1, [r5, #0]
 8007090:	d501      	bpl.n	8007096 <_printf_i+0xbe>
 8007092:	681e      	ldr	r6, [r3, #0]
 8007094:	e003      	b.n	800709e <_printf_i+0xc6>
 8007096:	0646      	lsls	r6, r0, #25
 8007098:	d5fb      	bpl.n	8007092 <_printf_i+0xba>
 800709a:	f9b3 6000 	ldrsh.w	r6, [r3]
 800709e:	2e00      	cmp	r6, #0
 80070a0:	da03      	bge.n	80070aa <_printf_i+0xd2>
 80070a2:	232d      	movs	r3, #45	; 0x2d
 80070a4:	4276      	negs	r6, r6
 80070a6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80070aa:	485a      	ldr	r0, [pc, #360]	; (8007214 <_printf_i+0x23c>)
 80070ac:	230a      	movs	r3, #10
 80070ae:	e012      	b.n	80070d6 <_printf_i+0xfe>
 80070b0:	682b      	ldr	r3, [r5, #0]
 80070b2:	6820      	ldr	r0, [r4, #0]
 80070b4:	1d19      	adds	r1, r3, #4
 80070b6:	6029      	str	r1, [r5, #0]
 80070b8:	0605      	lsls	r5, r0, #24
 80070ba:	d501      	bpl.n	80070c0 <_printf_i+0xe8>
 80070bc:	681e      	ldr	r6, [r3, #0]
 80070be:	e002      	b.n	80070c6 <_printf_i+0xee>
 80070c0:	0641      	lsls	r1, r0, #25
 80070c2:	d5fb      	bpl.n	80070bc <_printf_i+0xe4>
 80070c4:	881e      	ldrh	r6, [r3, #0]
 80070c6:	4853      	ldr	r0, [pc, #332]	; (8007214 <_printf_i+0x23c>)
 80070c8:	2f6f      	cmp	r7, #111	; 0x6f
 80070ca:	bf0c      	ite	eq
 80070cc:	2308      	moveq	r3, #8
 80070ce:	230a      	movne	r3, #10
 80070d0:	2100      	movs	r1, #0
 80070d2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80070d6:	6865      	ldr	r5, [r4, #4]
 80070d8:	60a5      	str	r5, [r4, #8]
 80070da:	2d00      	cmp	r5, #0
 80070dc:	bfa2      	ittt	ge
 80070de:	6821      	ldrge	r1, [r4, #0]
 80070e0:	f021 0104 	bicge.w	r1, r1, #4
 80070e4:	6021      	strge	r1, [r4, #0]
 80070e6:	b90e      	cbnz	r6, 80070ec <_printf_i+0x114>
 80070e8:	2d00      	cmp	r5, #0
 80070ea:	d04b      	beq.n	8007184 <_printf_i+0x1ac>
 80070ec:	4615      	mov	r5, r2
 80070ee:	fbb6 f1f3 	udiv	r1, r6, r3
 80070f2:	fb03 6711 	mls	r7, r3, r1, r6
 80070f6:	5dc7      	ldrb	r7, [r0, r7]
 80070f8:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80070fc:	4637      	mov	r7, r6
 80070fe:	42bb      	cmp	r3, r7
 8007100:	460e      	mov	r6, r1
 8007102:	d9f4      	bls.n	80070ee <_printf_i+0x116>
 8007104:	2b08      	cmp	r3, #8
 8007106:	d10b      	bne.n	8007120 <_printf_i+0x148>
 8007108:	6823      	ldr	r3, [r4, #0]
 800710a:	07de      	lsls	r6, r3, #31
 800710c:	d508      	bpl.n	8007120 <_printf_i+0x148>
 800710e:	6923      	ldr	r3, [r4, #16]
 8007110:	6861      	ldr	r1, [r4, #4]
 8007112:	4299      	cmp	r1, r3
 8007114:	bfde      	ittt	le
 8007116:	2330      	movle	r3, #48	; 0x30
 8007118:	f805 3c01 	strble.w	r3, [r5, #-1]
 800711c:	f105 35ff 	addle.w	r5, r5, #4294967295
 8007120:	1b52      	subs	r2, r2, r5
 8007122:	6122      	str	r2, [r4, #16]
 8007124:	f8cd a000 	str.w	sl, [sp]
 8007128:	464b      	mov	r3, r9
 800712a:	aa03      	add	r2, sp, #12
 800712c:	4621      	mov	r1, r4
 800712e:	4640      	mov	r0, r8
 8007130:	f7ff fee4 	bl	8006efc <_printf_common>
 8007134:	3001      	adds	r0, #1
 8007136:	d14a      	bne.n	80071ce <_printf_i+0x1f6>
 8007138:	f04f 30ff 	mov.w	r0, #4294967295
 800713c:	b004      	add	sp, #16
 800713e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007142:	6823      	ldr	r3, [r4, #0]
 8007144:	f043 0320 	orr.w	r3, r3, #32
 8007148:	6023      	str	r3, [r4, #0]
 800714a:	4833      	ldr	r0, [pc, #204]	; (8007218 <_printf_i+0x240>)
 800714c:	2778      	movs	r7, #120	; 0x78
 800714e:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8007152:	6823      	ldr	r3, [r4, #0]
 8007154:	6829      	ldr	r1, [r5, #0]
 8007156:	061f      	lsls	r7, r3, #24
 8007158:	f851 6b04 	ldr.w	r6, [r1], #4
 800715c:	d402      	bmi.n	8007164 <_printf_i+0x18c>
 800715e:	065f      	lsls	r7, r3, #25
 8007160:	bf48      	it	mi
 8007162:	b2b6      	uxthmi	r6, r6
 8007164:	07df      	lsls	r7, r3, #31
 8007166:	bf48      	it	mi
 8007168:	f043 0320 	orrmi.w	r3, r3, #32
 800716c:	6029      	str	r1, [r5, #0]
 800716e:	bf48      	it	mi
 8007170:	6023      	strmi	r3, [r4, #0]
 8007172:	b91e      	cbnz	r6, 800717c <_printf_i+0x1a4>
 8007174:	6823      	ldr	r3, [r4, #0]
 8007176:	f023 0320 	bic.w	r3, r3, #32
 800717a:	6023      	str	r3, [r4, #0]
 800717c:	2310      	movs	r3, #16
 800717e:	e7a7      	b.n	80070d0 <_printf_i+0xf8>
 8007180:	4824      	ldr	r0, [pc, #144]	; (8007214 <_printf_i+0x23c>)
 8007182:	e7e4      	b.n	800714e <_printf_i+0x176>
 8007184:	4615      	mov	r5, r2
 8007186:	e7bd      	b.n	8007104 <_printf_i+0x12c>
 8007188:	682b      	ldr	r3, [r5, #0]
 800718a:	6826      	ldr	r6, [r4, #0]
 800718c:	6961      	ldr	r1, [r4, #20]
 800718e:	1d18      	adds	r0, r3, #4
 8007190:	6028      	str	r0, [r5, #0]
 8007192:	0635      	lsls	r5, r6, #24
 8007194:	681b      	ldr	r3, [r3, #0]
 8007196:	d501      	bpl.n	800719c <_printf_i+0x1c4>
 8007198:	6019      	str	r1, [r3, #0]
 800719a:	e002      	b.n	80071a2 <_printf_i+0x1ca>
 800719c:	0670      	lsls	r0, r6, #25
 800719e:	d5fb      	bpl.n	8007198 <_printf_i+0x1c0>
 80071a0:	8019      	strh	r1, [r3, #0]
 80071a2:	2300      	movs	r3, #0
 80071a4:	6123      	str	r3, [r4, #16]
 80071a6:	4615      	mov	r5, r2
 80071a8:	e7bc      	b.n	8007124 <_printf_i+0x14c>
 80071aa:	682b      	ldr	r3, [r5, #0]
 80071ac:	1d1a      	adds	r2, r3, #4
 80071ae:	602a      	str	r2, [r5, #0]
 80071b0:	681d      	ldr	r5, [r3, #0]
 80071b2:	6862      	ldr	r2, [r4, #4]
 80071b4:	2100      	movs	r1, #0
 80071b6:	4628      	mov	r0, r5
 80071b8:	f7f9 f812 	bl	80001e0 <memchr>
 80071bc:	b108      	cbz	r0, 80071c2 <_printf_i+0x1ea>
 80071be:	1b40      	subs	r0, r0, r5
 80071c0:	6060      	str	r0, [r4, #4]
 80071c2:	6863      	ldr	r3, [r4, #4]
 80071c4:	6123      	str	r3, [r4, #16]
 80071c6:	2300      	movs	r3, #0
 80071c8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80071cc:	e7aa      	b.n	8007124 <_printf_i+0x14c>
 80071ce:	6923      	ldr	r3, [r4, #16]
 80071d0:	462a      	mov	r2, r5
 80071d2:	4649      	mov	r1, r9
 80071d4:	4640      	mov	r0, r8
 80071d6:	47d0      	blx	sl
 80071d8:	3001      	adds	r0, #1
 80071da:	d0ad      	beq.n	8007138 <_printf_i+0x160>
 80071dc:	6823      	ldr	r3, [r4, #0]
 80071de:	079b      	lsls	r3, r3, #30
 80071e0:	d413      	bmi.n	800720a <_printf_i+0x232>
 80071e2:	68e0      	ldr	r0, [r4, #12]
 80071e4:	9b03      	ldr	r3, [sp, #12]
 80071e6:	4298      	cmp	r0, r3
 80071e8:	bfb8      	it	lt
 80071ea:	4618      	movlt	r0, r3
 80071ec:	e7a6      	b.n	800713c <_printf_i+0x164>
 80071ee:	2301      	movs	r3, #1
 80071f0:	4632      	mov	r2, r6
 80071f2:	4649      	mov	r1, r9
 80071f4:	4640      	mov	r0, r8
 80071f6:	47d0      	blx	sl
 80071f8:	3001      	adds	r0, #1
 80071fa:	d09d      	beq.n	8007138 <_printf_i+0x160>
 80071fc:	3501      	adds	r5, #1
 80071fe:	68e3      	ldr	r3, [r4, #12]
 8007200:	9903      	ldr	r1, [sp, #12]
 8007202:	1a5b      	subs	r3, r3, r1
 8007204:	42ab      	cmp	r3, r5
 8007206:	dcf2      	bgt.n	80071ee <_printf_i+0x216>
 8007208:	e7eb      	b.n	80071e2 <_printf_i+0x20a>
 800720a:	2500      	movs	r5, #0
 800720c:	f104 0619 	add.w	r6, r4, #25
 8007210:	e7f5      	b.n	80071fe <_printf_i+0x226>
 8007212:	bf00      	nop
 8007214:	0800b312 	.word	0x0800b312
 8007218:	0800b323 	.word	0x0800b323

0800721c <_scanf_float>:
 800721c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007220:	b087      	sub	sp, #28
 8007222:	4617      	mov	r7, r2
 8007224:	9303      	str	r3, [sp, #12]
 8007226:	688b      	ldr	r3, [r1, #8]
 8007228:	1e5a      	subs	r2, r3, #1
 800722a:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 800722e:	bf83      	ittte	hi
 8007230:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8007234:	195b      	addhi	r3, r3, r5
 8007236:	9302      	strhi	r3, [sp, #8]
 8007238:	2300      	movls	r3, #0
 800723a:	bf86      	itte	hi
 800723c:	f240 135d 	movwhi	r3, #349	; 0x15d
 8007240:	608b      	strhi	r3, [r1, #8]
 8007242:	9302      	strls	r3, [sp, #8]
 8007244:	680b      	ldr	r3, [r1, #0]
 8007246:	468b      	mov	fp, r1
 8007248:	2500      	movs	r5, #0
 800724a:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 800724e:	f84b 3b1c 	str.w	r3, [fp], #28
 8007252:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8007256:	4680      	mov	r8, r0
 8007258:	460c      	mov	r4, r1
 800725a:	465e      	mov	r6, fp
 800725c:	46aa      	mov	sl, r5
 800725e:	46a9      	mov	r9, r5
 8007260:	9501      	str	r5, [sp, #4]
 8007262:	68a2      	ldr	r2, [r4, #8]
 8007264:	b152      	cbz	r2, 800727c <_scanf_float+0x60>
 8007266:	683b      	ldr	r3, [r7, #0]
 8007268:	781b      	ldrb	r3, [r3, #0]
 800726a:	2b4e      	cmp	r3, #78	; 0x4e
 800726c:	d864      	bhi.n	8007338 <_scanf_float+0x11c>
 800726e:	2b40      	cmp	r3, #64	; 0x40
 8007270:	d83c      	bhi.n	80072ec <_scanf_float+0xd0>
 8007272:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 8007276:	b2c8      	uxtb	r0, r1
 8007278:	280e      	cmp	r0, #14
 800727a:	d93a      	bls.n	80072f2 <_scanf_float+0xd6>
 800727c:	f1b9 0f00 	cmp.w	r9, #0
 8007280:	d003      	beq.n	800728a <_scanf_float+0x6e>
 8007282:	6823      	ldr	r3, [r4, #0]
 8007284:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007288:	6023      	str	r3, [r4, #0]
 800728a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800728e:	f1ba 0f01 	cmp.w	sl, #1
 8007292:	f200 8113 	bhi.w	80074bc <_scanf_float+0x2a0>
 8007296:	455e      	cmp	r6, fp
 8007298:	f200 8105 	bhi.w	80074a6 <_scanf_float+0x28a>
 800729c:	2501      	movs	r5, #1
 800729e:	4628      	mov	r0, r5
 80072a0:	b007      	add	sp, #28
 80072a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80072a6:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 80072aa:	2a0d      	cmp	r2, #13
 80072ac:	d8e6      	bhi.n	800727c <_scanf_float+0x60>
 80072ae:	a101      	add	r1, pc, #4	; (adr r1, 80072b4 <_scanf_float+0x98>)
 80072b0:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 80072b4:	080073f3 	.word	0x080073f3
 80072b8:	0800727d 	.word	0x0800727d
 80072bc:	0800727d 	.word	0x0800727d
 80072c0:	0800727d 	.word	0x0800727d
 80072c4:	08007453 	.word	0x08007453
 80072c8:	0800742b 	.word	0x0800742b
 80072cc:	0800727d 	.word	0x0800727d
 80072d0:	0800727d 	.word	0x0800727d
 80072d4:	08007401 	.word	0x08007401
 80072d8:	0800727d 	.word	0x0800727d
 80072dc:	0800727d 	.word	0x0800727d
 80072e0:	0800727d 	.word	0x0800727d
 80072e4:	0800727d 	.word	0x0800727d
 80072e8:	080073b9 	.word	0x080073b9
 80072ec:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 80072f0:	e7db      	b.n	80072aa <_scanf_float+0x8e>
 80072f2:	290e      	cmp	r1, #14
 80072f4:	d8c2      	bhi.n	800727c <_scanf_float+0x60>
 80072f6:	a001      	add	r0, pc, #4	; (adr r0, 80072fc <_scanf_float+0xe0>)
 80072f8:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 80072fc:	080073ab 	.word	0x080073ab
 8007300:	0800727d 	.word	0x0800727d
 8007304:	080073ab 	.word	0x080073ab
 8007308:	0800743f 	.word	0x0800743f
 800730c:	0800727d 	.word	0x0800727d
 8007310:	08007359 	.word	0x08007359
 8007314:	08007395 	.word	0x08007395
 8007318:	08007395 	.word	0x08007395
 800731c:	08007395 	.word	0x08007395
 8007320:	08007395 	.word	0x08007395
 8007324:	08007395 	.word	0x08007395
 8007328:	08007395 	.word	0x08007395
 800732c:	08007395 	.word	0x08007395
 8007330:	08007395 	.word	0x08007395
 8007334:	08007395 	.word	0x08007395
 8007338:	2b6e      	cmp	r3, #110	; 0x6e
 800733a:	d809      	bhi.n	8007350 <_scanf_float+0x134>
 800733c:	2b60      	cmp	r3, #96	; 0x60
 800733e:	d8b2      	bhi.n	80072a6 <_scanf_float+0x8a>
 8007340:	2b54      	cmp	r3, #84	; 0x54
 8007342:	d077      	beq.n	8007434 <_scanf_float+0x218>
 8007344:	2b59      	cmp	r3, #89	; 0x59
 8007346:	d199      	bne.n	800727c <_scanf_float+0x60>
 8007348:	2d07      	cmp	r5, #7
 800734a:	d197      	bne.n	800727c <_scanf_float+0x60>
 800734c:	2508      	movs	r5, #8
 800734e:	e029      	b.n	80073a4 <_scanf_float+0x188>
 8007350:	2b74      	cmp	r3, #116	; 0x74
 8007352:	d06f      	beq.n	8007434 <_scanf_float+0x218>
 8007354:	2b79      	cmp	r3, #121	; 0x79
 8007356:	e7f6      	b.n	8007346 <_scanf_float+0x12a>
 8007358:	6821      	ldr	r1, [r4, #0]
 800735a:	05c8      	lsls	r0, r1, #23
 800735c:	d51a      	bpl.n	8007394 <_scanf_float+0x178>
 800735e:	9b02      	ldr	r3, [sp, #8]
 8007360:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8007364:	6021      	str	r1, [r4, #0]
 8007366:	f109 0901 	add.w	r9, r9, #1
 800736a:	b11b      	cbz	r3, 8007374 <_scanf_float+0x158>
 800736c:	3b01      	subs	r3, #1
 800736e:	3201      	adds	r2, #1
 8007370:	9302      	str	r3, [sp, #8]
 8007372:	60a2      	str	r2, [r4, #8]
 8007374:	68a3      	ldr	r3, [r4, #8]
 8007376:	3b01      	subs	r3, #1
 8007378:	60a3      	str	r3, [r4, #8]
 800737a:	6923      	ldr	r3, [r4, #16]
 800737c:	3301      	adds	r3, #1
 800737e:	6123      	str	r3, [r4, #16]
 8007380:	687b      	ldr	r3, [r7, #4]
 8007382:	3b01      	subs	r3, #1
 8007384:	2b00      	cmp	r3, #0
 8007386:	607b      	str	r3, [r7, #4]
 8007388:	f340 8084 	ble.w	8007494 <_scanf_float+0x278>
 800738c:	683b      	ldr	r3, [r7, #0]
 800738e:	3301      	adds	r3, #1
 8007390:	603b      	str	r3, [r7, #0]
 8007392:	e766      	b.n	8007262 <_scanf_float+0x46>
 8007394:	eb1a 0f05 	cmn.w	sl, r5
 8007398:	f47f af70 	bne.w	800727c <_scanf_float+0x60>
 800739c:	6822      	ldr	r2, [r4, #0]
 800739e:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 80073a2:	6022      	str	r2, [r4, #0]
 80073a4:	f806 3b01 	strb.w	r3, [r6], #1
 80073a8:	e7e4      	b.n	8007374 <_scanf_float+0x158>
 80073aa:	6822      	ldr	r2, [r4, #0]
 80073ac:	0610      	lsls	r0, r2, #24
 80073ae:	f57f af65 	bpl.w	800727c <_scanf_float+0x60>
 80073b2:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80073b6:	e7f4      	b.n	80073a2 <_scanf_float+0x186>
 80073b8:	f1ba 0f00 	cmp.w	sl, #0
 80073bc:	d10e      	bne.n	80073dc <_scanf_float+0x1c0>
 80073be:	f1b9 0f00 	cmp.w	r9, #0
 80073c2:	d10e      	bne.n	80073e2 <_scanf_float+0x1c6>
 80073c4:	6822      	ldr	r2, [r4, #0]
 80073c6:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 80073ca:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 80073ce:	d108      	bne.n	80073e2 <_scanf_float+0x1c6>
 80073d0:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 80073d4:	6022      	str	r2, [r4, #0]
 80073d6:	f04f 0a01 	mov.w	sl, #1
 80073da:	e7e3      	b.n	80073a4 <_scanf_float+0x188>
 80073dc:	f1ba 0f02 	cmp.w	sl, #2
 80073e0:	d055      	beq.n	800748e <_scanf_float+0x272>
 80073e2:	2d01      	cmp	r5, #1
 80073e4:	d002      	beq.n	80073ec <_scanf_float+0x1d0>
 80073e6:	2d04      	cmp	r5, #4
 80073e8:	f47f af48 	bne.w	800727c <_scanf_float+0x60>
 80073ec:	3501      	adds	r5, #1
 80073ee:	b2ed      	uxtb	r5, r5
 80073f0:	e7d8      	b.n	80073a4 <_scanf_float+0x188>
 80073f2:	f1ba 0f01 	cmp.w	sl, #1
 80073f6:	f47f af41 	bne.w	800727c <_scanf_float+0x60>
 80073fa:	f04f 0a02 	mov.w	sl, #2
 80073fe:	e7d1      	b.n	80073a4 <_scanf_float+0x188>
 8007400:	b97d      	cbnz	r5, 8007422 <_scanf_float+0x206>
 8007402:	f1b9 0f00 	cmp.w	r9, #0
 8007406:	f47f af3c 	bne.w	8007282 <_scanf_float+0x66>
 800740a:	6822      	ldr	r2, [r4, #0]
 800740c:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8007410:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8007414:	f47f af39 	bne.w	800728a <_scanf_float+0x6e>
 8007418:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800741c:	6022      	str	r2, [r4, #0]
 800741e:	2501      	movs	r5, #1
 8007420:	e7c0      	b.n	80073a4 <_scanf_float+0x188>
 8007422:	2d03      	cmp	r5, #3
 8007424:	d0e2      	beq.n	80073ec <_scanf_float+0x1d0>
 8007426:	2d05      	cmp	r5, #5
 8007428:	e7de      	b.n	80073e8 <_scanf_float+0x1cc>
 800742a:	2d02      	cmp	r5, #2
 800742c:	f47f af26 	bne.w	800727c <_scanf_float+0x60>
 8007430:	2503      	movs	r5, #3
 8007432:	e7b7      	b.n	80073a4 <_scanf_float+0x188>
 8007434:	2d06      	cmp	r5, #6
 8007436:	f47f af21 	bne.w	800727c <_scanf_float+0x60>
 800743a:	2507      	movs	r5, #7
 800743c:	e7b2      	b.n	80073a4 <_scanf_float+0x188>
 800743e:	6822      	ldr	r2, [r4, #0]
 8007440:	0591      	lsls	r1, r2, #22
 8007442:	f57f af1b 	bpl.w	800727c <_scanf_float+0x60>
 8007446:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 800744a:	6022      	str	r2, [r4, #0]
 800744c:	f8cd 9004 	str.w	r9, [sp, #4]
 8007450:	e7a8      	b.n	80073a4 <_scanf_float+0x188>
 8007452:	6822      	ldr	r2, [r4, #0]
 8007454:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 8007458:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 800745c:	d006      	beq.n	800746c <_scanf_float+0x250>
 800745e:	0550      	lsls	r0, r2, #21
 8007460:	f57f af0c 	bpl.w	800727c <_scanf_float+0x60>
 8007464:	f1b9 0f00 	cmp.w	r9, #0
 8007468:	f43f af0f 	beq.w	800728a <_scanf_float+0x6e>
 800746c:	0591      	lsls	r1, r2, #22
 800746e:	bf58      	it	pl
 8007470:	9901      	ldrpl	r1, [sp, #4]
 8007472:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8007476:	bf58      	it	pl
 8007478:	eba9 0101 	subpl.w	r1, r9, r1
 800747c:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 8007480:	bf58      	it	pl
 8007482:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8007486:	6022      	str	r2, [r4, #0]
 8007488:	f04f 0900 	mov.w	r9, #0
 800748c:	e78a      	b.n	80073a4 <_scanf_float+0x188>
 800748e:	f04f 0a03 	mov.w	sl, #3
 8007492:	e787      	b.n	80073a4 <_scanf_float+0x188>
 8007494:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8007498:	4639      	mov	r1, r7
 800749a:	4640      	mov	r0, r8
 800749c:	4798      	blx	r3
 800749e:	2800      	cmp	r0, #0
 80074a0:	f43f aedf 	beq.w	8007262 <_scanf_float+0x46>
 80074a4:	e6ea      	b.n	800727c <_scanf_float+0x60>
 80074a6:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80074aa:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80074ae:	463a      	mov	r2, r7
 80074b0:	4640      	mov	r0, r8
 80074b2:	4798      	blx	r3
 80074b4:	6923      	ldr	r3, [r4, #16]
 80074b6:	3b01      	subs	r3, #1
 80074b8:	6123      	str	r3, [r4, #16]
 80074ba:	e6ec      	b.n	8007296 <_scanf_float+0x7a>
 80074bc:	1e6b      	subs	r3, r5, #1
 80074be:	2b06      	cmp	r3, #6
 80074c0:	d825      	bhi.n	800750e <_scanf_float+0x2f2>
 80074c2:	2d02      	cmp	r5, #2
 80074c4:	d836      	bhi.n	8007534 <_scanf_float+0x318>
 80074c6:	455e      	cmp	r6, fp
 80074c8:	f67f aee8 	bls.w	800729c <_scanf_float+0x80>
 80074cc:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80074d0:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80074d4:	463a      	mov	r2, r7
 80074d6:	4640      	mov	r0, r8
 80074d8:	4798      	blx	r3
 80074da:	6923      	ldr	r3, [r4, #16]
 80074dc:	3b01      	subs	r3, #1
 80074de:	6123      	str	r3, [r4, #16]
 80074e0:	e7f1      	b.n	80074c6 <_scanf_float+0x2aa>
 80074e2:	9802      	ldr	r0, [sp, #8]
 80074e4:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80074e8:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 80074ec:	9002      	str	r0, [sp, #8]
 80074ee:	463a      	mov	r2, r7
 80074f0:	4640      	mov	r0, r8
 80074f2:	4798      	blx	r3
 80074f4:	6923      	ldr	r3, [r4, #16]
 80074f6:	3b01      	subs	r3, #1
 80074f8:	6123      	str	r3, [r4, #16]
 80074fa:	f10a 3aff 	add.w	sl, sl, #4294967295
 80074fe:	fa5f fa8a 	uxtb.w	sl, sl
 8007502:	f1ba 0f02 	cmp.w	sl, #2
 8007506:	d1ec      	bne.n	80074e2 <_scanf_float+0x2c6>
 8007508:	3d03      	subs	r5, #3
 800750a:	b2ed      	uxtb	r5, r5
 800750c:	1b76      	subs	r6, r6, r5
 800750e:	6823      	ldr	r3, [r4, #0]
 8007510:	05da      	lsls	r2, r3, #23
 8007512:	d52f      	bpl.n	8007574 <_scanf_float+0x358>
 8007514:	055b      	lsls	r3, r3, #21
 8007516:	d510      	bpl.n	800753a <_scanf_float+0x31e>
 8007518:	455e      	cmp	r6, fp
 800751a:	f67f aebf 	bls.w	800729c <_scanf_float+0x80>
 800751e:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8007522:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8007526:	463a      	mov	r2, r7
 8007528:	4640      	mov	r0, r8
 800752a:	4798      	blx	r3
 800752c:	6923      	ldr	r3, [r4, #16]
 800752e:	3b01      	subs	r3, #1
 8007530:	6123      	str	r3, [r4, #16]
 8007532:	e7f1      	b.n	8007518 <_scanf_float+0x2fc>
 8007534:	46aa      	mov	sl, r5
 8007536:	9602      	str	r6, [sp, #8]
 8007538:	e7df      	b.n	80074fa <_scanf_float+0x2de>
 800753a:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800753e:	6923      	ldr	r3, [r4, #16]
 8007540:	2965      	cmp	r1, #101	; 0x65
 8007542:	f103 33ff 	add.w	r3, r3, #4294967295
 8007546:	f106 35ff 	add.w	r5, r6, #4294967295
 800754a:	6123      	str	r3, [r4, #16]
 800754c:	d00c      	beq.n	8007568 <_scanf_float+0x34c>
 800754e:	2945      	cmp	r1, #69	; 0x45
 8007550:	d00a      	beq.n	8007568 <_scanf_float+0x34c>
 8007552:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8007556:	463a      	mov	r2, r7
 8007558:	4640      	mov	r0, r8
 800755a:	4798      	blx	r3
 800755c:	6923      	ldr	r3, [r4, #16]
 800755e:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8007562:	3b01      	subs	r3, #1
 8007564:	1eb5      	subs	r5, r6, #2
 8007566:	6123      	str	r3, [r4, #16]
 8007568:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800756c:	463a      	mov	r2, r7
 800756e:	4640      	mov	r0, r8
 8007570:	4798      	blx	r3
 8007572:	462e      	mov	r6, r5
 8007574:	6825      	ldr	r5, [r4, #0]
 8007576:	f015 0510 	ands.w	r5, r5, #16
 800757a:	d158      	bne.n	800762e <_scanf_float+0x412>
 800757c:	7035      	strb	r5, [r6, #0]
 800757e:	6823      	ldr	r3, [r4, #0]
 8007580:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8007584:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007588:	d11c      	bne.n	80075c4 <_scanf_float+0x3a8>
 800758a:	9b01      	ldr	r3, [sp, #4]
 800758c:	454b      	cmp	r3, r9
 800758e:	eba3 0209 	sub.w	r2, r3, r9
 8007592:	d124      	bne.n	80075de <_scanf_float+0x3c2>
 8007594:	2200      	movs	r2, #0
 8007596:	4659      	mov	r1, fp
 8007598:	4640      	mov	r0, r8
 800759a:	f002 fd61 	bl	800a060 <_strtod_r>
 800759e:	9b03      	ldr	r3, [sp, #12]
 80075a0:	6821      	ldr	r1, [r4, #0]
 80075a2:	681b      	ldr	r3, [r3, #0]
 80075a4:	f011 0f02 	tst.w	r1, #2
 80075a8:	ec57 6b10 	vmov	r6, r7, d0
 80075ac:	f103 0204 	add.w	r2, r3, #4
 80075b0:	d020      	beq.n	80075f4 <_scanf_float+0x3d8>
 80075b2:	9903      	ldr	r1, [sp, #12]
 80075b4:	600a      	str	r2, [r1, #0]
 80075b6:	681b      	ldr	r3, [r3, #0]
 80075b8:	e9c3 6700 	strd	r6, r7, [r3]
 80075bc:	68e3      	ldr	r3, [r4, #12]
 80075be:	3301      	adds	r3, #1
 80075c0:	60e3      	str	r3, [r4, #12]
 80075c2:	e66c      	b.n	800729e <_scanf_float+0x82>
 80075c4:	9b04      	ldr	r3, [sp, #16]
 80075c6:	2b00      	cmp	r3, #0
 80075c8:	d0e4      	beq.n	8007594 <_scanf_float+0x378>
 80075ca:	9905      	ldr	r1, [sp, #20]
 80075cc:	230a      	movs	r3, #10
 80075ce:	462a      	mov	r2, r5
 80075d0:	3101      	adds	r1, #1
 80075d2:	4640      	mov	r0, r8
 80075d4:	f002 fdcc 	bl	800a170 <_strtol_r>
 80075d8:	9b04      	ldr	r3, [sp, #16]
 80075da:	9e05      	ldr	r6, [sp, #20]
 80075dc:	1ac2      	subs	r2, r0, r3
 80075de:	f204 136f 	addw	r3, r4, #367	; 0x16f
 80075e2:	429e      	cmp	r6, r3
 80075e4:	bf28      	it	cs
 80075e6:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 80075ea:	4912      	ldr	r1, [pc, #72]	; (8007634 <_scanf_float+0x418>)
 80075ec:	4630      	mov	r0, r6
 80075ee:	f000 fa03 	bl	80079f8 <siprintf>
 80075f2:	e7cf      	b.n	8007594 <_scanf_float+0x378>
 80075f4:	f011 0f04 	tst.w	r1, #4
 80075f8:	9903      	ldr	r1, [sp, #12]
 80075fa:	600a      	str	r2, [r1, #0]
 80075fc:	d1db      	bne.n	80075b6 <_scanf_float+0x39a>
 80075fe:	f8d3 8000 	ldr.w	r8, [r3]
 8007602:	ee10 2a10 	vmov	r2, s0
 8007606:	ee10 0a10 	vmov	r0, s0
 800760a:	463b      	mov	r3, r7
 800760c:	4639      	mov	r1, r7
 800760e:	f7f9 fa95 	bl	8000b3c <__aeabi_dcmpun>
 8007612:	b128      	cbz	r0, 8007620 <_scanf_float+0x404>
 8007614:	4808      	ldr	r0, [pc, #32]	; (8007638 <_scanf_float+0x41c>)
 8007616:	f000 fb9d 	bl	8007d54 <nanf>
 800761a:	ed88 0a00 	vstr	s0, [r8]
 800761e:	e7cd      	b.n	80075bc <_scanf_float+0x3a0>
 8007620:	4630      	mov	r0, r6
 8007622:	4639      	mov	r1, r7
 8007624:	f7f9 fae8 	bl	8000bf8 <__aeabi_d2f>
 8007628:	f8c8 0000 	str.w	r0, [r8]
 800762c:	e7c6      	b.n	80075bc <_scanf_float+0x3a0>
 800762e:	2500      	movs	r5, #0
 8007630:	e635      	b.n	800729e <_scanf_float+0x82>
 8007632:	bf00      	nop
 8007634:	0800b334 	.word	0x0800b334
 8007638:	0800b6c5 	.word	0x0800b6c5

0800763c <std>:
 800763c:	2300      	movs	r3, #0
 800763e:	b510      	push	{r4, lr}
 8007640:	4604      	mov	r4, r0
 8007642:	e9c0 3300 	strd	r3, r3, [r0]
 8007646:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800764a:	6083      	str	r3, [r0, #8]
 800764c:	8181      	strh	r1, [r0, #12]
 800764e:	6643      	str	r3, [r0, #100]	; 0x64
 8007650:	81c2      	strh	r2, [r0, #14]
 8007652:	6183      	str	r3, [r0, #24]
 8007654:	4619      	mov	r1, r3
 8007656:	2208      	movs	r2, #8
 8007658:	305c      	adds	r0, #92	; 0x5c
 800765a:	f000 fac5 	bl	8007be8 <memset>
 800765e:	4b0d      	ldr	r3, [pc, #52]	; (8007694 <std+0x58>)
 8007660:	6263      	str	r3, [r4, #36]	; 0x24
 8007662:	4b0d      	ldr	r3, [pc, #52]	; (8007698 <std+0x5c>)
 8007664:	62a3      	str	r3, [r4, #40]	; 0x28
 8007666:	4b0d      	ldr	r3, [pc, #52]	; (800769c <std+0x60>)
 8007668:	62e3      	str	r3, [r4, #44]	; 0x2c
 800766a:	4b0d      	ldr	r3, [pc, #52]	; (80076a0 <std+0x64>)
 800766c:	6323      	str	r3, [r4, #48]	; 0x30
 800766e:	4b0d      	ldr	r3, [pc, #52]	; (80076a4 <std+0x68>)
 8007670:	6224      	str	r4, [r4, #32]
 8007672:	429c      	cmp	r4, r3
 8007674:	d006      	beq.n	8007684 <std+0x48>
 8007676:	f103 0268 	add.w	r2, r3, #104	; 0x68
 800767a:	4294      	cmp	r4, r2
 800767c:	d002      	beq.n	8007684 <std+0x48>
 800767e:	33d0      	adds	r3, #208	; 0xd0
 8007680:	429c      	cmp	r4, r3
 8007682:	d105      	bne.n	8007690 <std+0x54>
 8007684:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8007688:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800768c:	f000 bb5e 	b.w	8007d4c <__retarget_lock_init_recursive>
 8007690:	bd10      	pop	{r4, pc}
 8007692:	bf00      	nop
 8007694:	08007a39 	.word	0x08007a39
 8007698:	08007a5b 	.word	0x08007a5b
 800769c:	08007a93 	.word	0x08007a93
 80076a0:	08007ab7 	.word	0x08007ab7
 80076a4:	2000052c 	.word	0x2000052c

080076a8 <stdio_exit_handler>:
 80076a8:	4a02      	ldr	r2, [pc, #8]	; (80076b4 <stdio_exit_handler+0xc>)
 80076aa:	4903      	ldr	r1, [pc, #12]	; (80076b8 <stdio_exit_handler+0x10>)
 80076ac:	4803      	ldr	r0, [pc, #12]	; (80076bc <stdio_exit_handler+0x14>)
 80076ae:	f000 b869 	b.w	8007784 <_fwalk_sglue>
 80076b2:	bf00      	nop
 80076b4:	2000000c 	.word	0x2000000c
 80076b8:	0800a7b9 	.word	0x0800a7b9
 80076bc:	20000018 	.word	0x20000018

080076c0 <cleanup_stdio>:
 80076c0:	6841      	ldr	r1, [r0, #4]
 80076c2:	4b0c      	ldr	r3, [pc, #48]	; (80076f4 <cleanup_stdio+0x34>)
 80076c4:	4299      	cmp	r1, r3
 80076c6:	b510      	push	{r4, lr}
 80076c8:	4604      	mov	r4, r0
 80076ca:	d001      	beq.n	80076d0 <cleanup_stdio+0x10>
 80076cc:	f003 f874 	bl	800a7b8 <_fflush_r>
 80076d0:	68a1      	ldr	r1, [r4, #8]
 80076d2:	4b09      	ldr	r3, [pc, #36]	; (80076f8 <cleanup_stdio+0x38>)
 80076d4:	4299      	cmp	r1, r3
 80076d6:	d002      	beq.n	80076de <cleanup_stdio+0x1e>
 80076d8:	4620      	mov	r0, r4
 80076da:	f003 f86d 	bl	800a7b8 <_fflush_r>
 80076de:	68e1      	ldr	r1, [r4, #12]
 80076e0:	4b06      	ldr	r3, [pc, #24]	; (80076fc <cleanup_stdio+0x3c>)
 80076e2:	4299      	cmp	r1, r3
 80076e4:	d004      	beq.n	80076f0 <cleanup_stdio+0x30>
 80076e6:	4620      	mov	r0, r4
 80076e8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80076ec:	f003 b864 	b.w	800a7b8 <_fflush_r>
 80076f0:	bd10      	pop	{r4, pc}
 80076f2:	bf00      	nop
 80076f4:	2000052c 	.word	0x2000052c
 80076f8:	20000594 	.word	0x20000594
 80076fc:	200005fc 	.word	0x200005fc

08007700 <global_stdio_init.part.0>:
 8007700:	b510      	push	{r4, lr}
 8007702:	4b0b      	ldr	r3, [pc, #44]	; (8007730 <global_stdio_init.part.0+0x30>)
 8007704:	4c0b      	ldr	r4, [pc, #44]	; (8007734 <global_stdio_init.part.0+0x34>)
 8007706:	4a0c      	ldr	r2, [pc, #48]	; (8007738 <global_stdio_init.part.0+0x38>)
 8007708:	601a      	str	r2, [r3, #0]
 800770a:	4620      	mov	r0, r4
 800770c:	2200      	movs	r2, #0
 800770e:	2104      	movs	r1, #4
 8007710:	f7ff ff94 	bl	800763c <std>
 8007714:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8007718:	2201      	movs	r2, #1
 800771a:	2109      	movs	r1, #9
 800771c:	f7ff ff8e 	bl	800763c <std>
 8007720:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8007724:	2202      	movs	r2, #2
 8007726:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800772a:	2112      	movs	r1, #18
 800772c:	f7ff bf86 	b.w	800763c <std>
 8007730:	20000664 	.word	0x20000664
 8007734:	2000052c 	.word	0x2000052c
 8007738:	080076a9 	.word	0x080076a9

0800773c <__sfp_lock_acquire>:
 800773c:	4801      	ldr	r0, [pc, #4]	; (8007744 <__sfp_lock_acquire+0x8>)
 800773e:	f000 bb06 	b.w	8007d4e <__retarget_lock_acquire_recursive>
 8007742:	bf00      	nop
 8007744:	2000066d 	.word	0x2000066d

08007748 <__sfp_lock_release>:
 8007748:	4801      	ldr	r0, [pc, #4]	; (8007750 <__sfp_lock_release+0x8>)
 800774a:	f000 bb01 	b.w	8007d50 <__retarget_lock_release_recursive>
 800774e:	bf00      	nop
 8007750:	2000066d 	.word	0x2000066d

08007754 <__sinit>:
 8007754:	b510      	push	{r4, lr}
 8007756:	4604      	mov	r4, r0
 8007758:	f7ff fff0 	bl	800773c <__sfp_lock_acquire>
 800775c:	6a23      	ldr	r3, [r4, #32]
 800775e:	b11b      	cbz	r3, 8007768 <__sinit+0x14>
 8007760:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007764:	f7ff bff0 	b.w	8007748 <__sfp_lock_release>
 8007768:	4b04      	ldr	r3, [pc, #16]	; (800777c <__sinit+0x28>)
 800776a:	6223      	str	r3, [r4, #32]
 800776c:	4b04      	ldr	r3, [pc, #16]	; (8007780 <__sinit+0x2c>)
 800776e:	681b      	ldr	r3, [r3, #0]
 8007770:	2b00      	cmp	r3, #0
 8007772:	d1f5      	bne.n	8007760 <__sinit+0xc>
 8007774:	f7ff ffc4 	bl	8007700 <global_stdio_init.part.0>
 8007778:	e7f2      	b.n	8007760 <__sinit+0xc>
 800777a:	bf00      	nop
 800777c:	080076c1 	.word	0x080076c1
 8007780:	20000664 	.word	0x20000664

08007784 <_fwalk_sglue>:
 8007784:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007788:	4607      	mov	r7, r0
 800778a:	4688      	mov	r8, r1
 800778c:	4614      	mov	r4, r2
 800778e:	2600      	movs	r6, #0
 8007790:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007794:	f1b9 0901 	subs.w	r9, r9, #1
 8007798:	d505      	bpl.n	80077a6 <_fwalk_sglue+0x22>
 800779a:	6824      	ldr	r4, [r4, #0]
 800779c:	2c00      	cmp	r4, #0
 800779e:	d1f7      	bne.n	8007790 <_fwalk_sglue+0xc>
 80077a0:	4630      	mov	r0, r6
 80077a2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80077a6:	89ab      	ldrh	r3, [r5, #12]
 80077a8:	2b01      	cmp	r3, #1
 80077aa:	d907      	bls.n	80077bc <_fwalk_sglue+0x38>
 80077ac:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80077b0:	3301      	adds	r3, #1
 80077b2:	d003      	beq.n	80077bc <_fwalk_sglue+0x38>
 80077b4:	4629      	mov	r1, r5
 80077b6:	4638      	mov	r0, r7
 80077b8:	47c0      	blx	r8
 80077ba:	4306      	orrs	r6, r0
 80077bc:	3568      	adds	r5, #104	; 0x68
 80077be:	e7e9      	b.n	8007794 <_fwalk_sglue+0x10>

080077c0 <iprintf>:
 80077c0:	b40f      	push	{r0, r1, r2, r3}
 80077c2:	b507      	push	{r0, r1, r2, lr}
 80077c4:	4906      	ldr	r1, [pc, #24]	; (80077e0 <iprintf+0x20>)
 80077c6:	ab04      	add	r3, sp, #16
 80077c8:	6808      	ldr	r0, [r1, #0]
 80077ca:	f853 2b04 	ldr.w	r2, [r3], #4
 80077ce:	6881      	ldr	r1, [r0, #8]
 80077d0:	9301      	str	r3, [sp, #4]
 80077d2:	f002 fe51 	bl	800a478 <_vfiprintf_r>
 80077d6:	b003      	add	sp, #12
 80077d8:	f85d eb04 	ldr.w	lr, [sp], #4
 80077dc:	b004      	add	sp, #16
 80077de:	4770      	bx	lr
 80077e0:	20000064 	.word	0x20000064

080077e4 <_puts_r>:
 80077e4:	6a03      	ldr	r3, [r0, #32]
 80077e6:	b570      	push	{r4, r5, r6, lr}
 80077e8:	6884      	ldr	r4, [r0, #8]
 80077ea:	4605      	mov	r5, r0
 80077ec:	460e      	mov	r6, r1
 80077ee:	b90b      	cbnz	r3, 80077f4 <_puts_r+0x10>
 80077f0:	f7ff ffb0 	bl	8007754 <__sinit>
 80077f4:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80077f6:	07db      	lsls	r3, r3, #31
 80077f8:	d405      	bmi.n	8007806 <_puts_r+0x22>
 80077fa:	89a3      	ldrh	r3, [r4, #12]
 80077fc:	0598      	lsls	r0, r3, #22
 80077fe:	d402      	bmi.n	8007806 <_puts_r+0x22>
 8007800:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007802:	f000 faa4 	bl	8007d4e <__retarget_lock_acquire_recursive>
 8007806:	89a3      	ldrh	r3, [r4, #12]
 8007808:	0719      	lsls	r1, r3, #28
 800780a:	d513      	bpl.n	8007834 <_puts_r+0x50>
 800780c:	6923      	ldr	r3, [r4, #16]
 800780e:	b18b      	cbz	r3, 8007834 <_puts_r+0x50>
 8007810:	3e01      	subs	r6, #1
 8007812:	68a3      	ldr	r3, [r4, #8]
 8007814:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8007818:	3b01      	subs	r3, #1
 800781a:	60a3      	str	r3, [r4, #8]
 800781c:	b9e9      	cbnz	r1, 800785a <_puts_r+0x76>
 800781e:	2b00      	cmp	r3, #0
 8007820:	da2e      	bge.n	8007880 <_puts_r+0x9c>
 8007822:	4622      	mov	r2, r4
 8007824:	210a      	movs	r1, #10
 8007826:	4628      	mov	r0, r5
 8007828:	f000 f949 	bl	8007abe <__swbuf_r>
 800782c:	3001      	adds	r0, #1
 800782e:	d007      	beq.n	8007840 <_puts_r+0x5c>
 8007830:	250a      	movs	r5, #10
 8007832:	e007      	b.n	8007844 <_puts_r+0x60>
 8007834:	4621      	mov	r1, r4
 8007836:	4628      	mov	r0, r5
 8007838:	f000 f97e 	bl	8007b38 <__swsetup_r>
 800783c:	2800      	cmp	r0, #0
 800783e:	d0e7      	beq.n	8007810 <_puts_r+0x2c>
 8007840:	f04f 35ff 	mov.w	r5, #4294967295
 8007844:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007846:	07da      	lsls	r2, r3, #31
 8007848:	d405      	bmi.n	8007856 <_puts_r+0x72>
 800784a:	89a3      	ldrh	r3, [r4, #12]
 800784c:	059b      	lsls	r3, r3, #22
 800784e:	d402      	bmi.n	8007856 <_puts_r+0x72>
 8007850:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007852:	f000 fa7d 	bl	8007d50 <__retarget_lock_release_recursive>
 8007856:	4628      	mov	r0, r5
 8007858:	bd70      	pop	{r4, r5, r6, pc}
 800785a:	2b00      	cmp	r3, #0
 800785c:	da04      	bge.n	8007868 <_puts_r+0x84>
 800785e:	69a2      	ldr	r2, [r4, #24]
 8007860:	429a      	cmp	r2, r3
 8007862:	dc06      	bgt.n	8007872 <_puts_r+0x8e>
 8007864:	290a      	cmp	r1, #10
 8007866:	d004      	beq.n	8007872 <_puts_r+0x8e>
 8007868:	6823      	ldr	r3, [r4, #0]
 800786a:	1c5a      	adds	r2, r3, #1
 800786c:	6022      	str	r2, [r4, #0]
 800786e:	7019      	strb	r1, [r3, #0]
 8007870:	e7cf      	b.n	8007812 <_puts_r+0x2e>
 8007872:	4622      	mov	r2, r4
 8007874:	4628      	mov	r0, r5
 8007876:	f000 f922 	bl	8007abe <__swbuf_r>
 800787a:	3001      	adds	r0, #1
 800787c:	d1c9      	bne.n	8007812 <_puts_r+0x2e>
 800787e:	e7df      	b.n	8007840 <_puts_r+0x5c>
 8007880:	6823      	ldr	r3, [r4, #0]
 8007882:	250a      	movs	r5, #10
 8007884:	1c5a      	adds	r2, r3, #1
 8007886:	6022      	str	r2, [r4, #0]
 8007888:	701d      	strb	r5, [r3, #0]
 800788a:	e7db      	b.n	8007844 <_puts_r+0x60>

0800788c <puts>:
 800788c:	4b02      	ldr	r3, [pc, #8]	; (8007898 <puts+0xc>)
 800788e:	4601      	mov	r1, r0
 8007890:	6818      	ldr	r0, [r3, #0]
 8007892:	f7ff bfa7 	b.w	80077e4 <_puts_r>
 8007896:	bf00      	nop
 8007898:	20000064 	.word	0x20000064

0800789c <setvbuf>:
 800789c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80078a0:	461d      	mov	r5, r3
 80078a2:	4b54      	ldr	r3, [pc, #336]	; (80079f4 <setvbuf+0x158>)
 80078a4:	681f      	ldr	r7, [r3, #0]
 80078a6:	4604      	mov	r4, r0
 80078a8:	460e      	mov	r6, r1
 80078aa:	4690      	mov	r8, r2
 80078ac:	b127      	cbz	r7, 80078b8 <setvbuf+0x1c>
 80078ae:	6a3b      	ldr	r3, [r7, #32]
 80078b0:	b913      	cbnz	r3, 80078b8 <setvbuf+0x1c>
 80078b2:	4638      	mov	r0, r7
 80078b4:	f7ff ff4e 	bl	8007754 <__sinit>
 80078b8:	f1b8 0f02 	cmp.w	r8, #2
 80078bc:	d006      	beq.n	80078cc <setvbuf+0x30>
 80078be:	f1b8 0f01 	cmp.w	r8, #1
 80078c2:	f200 8094 	bhi.w	80079ee <setvbuf+0x152>
 80078c6:	2d00      	cmp	r5, #0
 80078c8:	f2c0 8091 	blt.w	80079ee <setvbuf+0x152>
 80078cc:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80078ce:	07da      	lsls	r2, r3, #31
 80078d0:	d405      	bmi.n	80078de <setvbuf+0x42>
 80078d2:	89a3      	ldrh	r3, [r4, #12]
 80078d4:	059b      	lsls	r3, r3, #22
 80078d6:	d402      	bmi.n	80078de <setvbuf+0x42>
 80078d8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80078da:	f000 fa38 	bl	8007d4e <__retarget_lock_acquire_recursive>
 80078de:	4621      	mov	r1, r4
 80078e0:	4638      	mov	r0, r7
 80078e2:	f002 ff69 	bl	800a7b8 <_fflush_r>
 80078e6:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80078e8:	b141      	cbz	r1, 80078fc <setvbuf+0x60>
 80078ea:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80078ee:	4299      	cmp	r1, r3
 80078f0:	d002      	beq.n	80078f8 <setvbuf+0x5c>
 80078f2:	4638      	mov	r0, r7
 80078f4:	f001 f8ae 	bl	8008a54 <_free_r>
 80078f8:	2300      	movs	r3, #0
 80078fa:	6363      	str	r3, [r4, #52]	; 0x34
 80078fc:	2300      	movs	r3, #0
 80078fe:	61a3      	str	r3, [r4, #24]
 8007900:	6063      	str	r3, [r4, #4]
 8007902:	89a3      	ldrh	r3, [r4, #12]
 8007904:	0618      	lsls	r0, r3, #24
 8007906:	d503      	bpl.n	8007910 <setvbuf+0x74>
 8007908:	6921      	ldr	r1, [r4, #16]
 800790a:	4638      	mov	r0, r7
 800790c:	f001 f8a2 	bl	8008a54 <_free_r>
 8007910:	89a3      	ldrh	r3, [r4, #12]
 8007912:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
 8007916:	f023 0303 	bic.w	r3, r3, #3
 800791a:	f1b8 0f02 	cmp.w	r8, #2
 800791e:	81a3      	strh	r3, [r4, #12]
 8007920:	d05f      	beq.n	80079e2 <setvbuf+0x146>
 8007922:	ab01      	add	r3, sp, #4
 8007924:	466a      	mov	r2, sp
 8007926:	4621      	mov	r1, r4
 8007928:	4638      	mov	r0, r7
 800792a:	f002 ff6d 	bl	800a808 <__swhatbuf_r>
 800792e:	89a3      	ldrh	r3, [r4, #12]
 8007930:	4318      	orrs	r0, r3
 8007932:	81a0      	strh	r0, [r4, #12]
 8007934:	bb2d      	cbnz	r5, 8007982 <setvbuf+0xe6>
 8007936:	9d00      	ldr	r5, [sp, #0]
 8007938:	4628      	mov	r0, r5
 800793a:	f7fe ff55 	bl	80067e8 <malloc>
 800793e:	4606      	mov	r6, r0
 8007940:	2800      	cmp	r0, #0
 8007942:	d150      	bne.n	80079e6 <setvbuf+0x14a>
 8007944:	f8dd 9000 	ldr.w	r9, [sp]
 8007948:	45a9      	cmp	r9, r5
 800794a:	d13e      	bne.n	80079ca <setvbuf+0x12e>
 800794c:	f04f 35ff 	mov.w	r5, #4294967295
 8007950:	2200      	movs	r2, #0
 8007952:	60a2      	str	r2, [r4, #8]
 8007954:	f104 0247 	add.w	r2, r4, #71	; 0x47
 8007958:	6022      	str	r2, [r4, #0]
 800795a:	6122      	str	r2, [r4, #16]
 800795c:	2201      	movs	r2, #1
 800795e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007962:	6162      	str	r2, [r4, #20]
 8007964:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8007966:	f043 0302 	orr.w	r3, r3, #2
 800796a:	07d1      	lsls	r1, r2, #31
 800796c:	81a3      	strh	r3, [r4, #12]
 800796e:	d404      	bmi.n	800797a <setvbuf+0xde>
 8007970:	059b      	lsls	r3, r3, #22
 8007972:	d402      	bmi.n	800797a <setvbuf+0xde>
 8007974:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007976:	f000 f9eb 	bl	8007d50 <__retarget_lock_release_recursive>
 800797a:	4628      	mov	r0, r5
 800797c:	b003      	add	sp, #12
 800797e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007982:	2e00      	cmp	r6, #0
 8007984:	d0d8      	beq.n	8007938 <setvbuf+0x9c>
 8007986:	6a3b      	ldr	r3, [r7, #32]
 8007988:	b913      	cbnz	r3, 8007990 <setvbuf+0xf4>
 800798a:	4638      	mov	r0, r7
 800798c:	f7ff fee2 	bl	8007754 <__sinit>
 8007990:	f1b8 0f01 	cmp.w	r8, #1
 8007994:	bf08      	it	eq
 8007996:	89a3      	ldrheq	r3, [r4, #12]
 8007998:	6026      	str	r6, [r4, #0]
 800799a:	bf04      	itt	eq
 800799c:	f043 0301 	orreq.w	r3, r3, #1
 80079a0:	81a3      	strheq	r3, [r4, #12]
 80079a2:	89a3      	ldrh	r3, [r4, #12]
 80079a4:	f013 0208 	ands.w	r2, r3, #8
 80079a8:	e9c4 6504 	strd	r6, r5, [r4, #16]
 80079ac:	d01d      	beq.n	80079ea <setvbuf+0x14e>
 80079ae:	07da      	lsls	r2, r3, #31
 80079b0:	bf41      	itttt	mi
 80079b2:	2200      	movmi	r2, #0
 80079b4:	426d      	negmi	r5, r5
 80079b6:	60a2      	strmi	r2, [r4, #8]
 80079b8:	61a5      	strmi	r5, [r4, #24]
 80079ba:	bf58      	it	pl
 80079bc:	60a5      	strpl	r5, [r4, #8]
 80079be:	6e65      	ldr	r5, [r4, #100]	; 0x64
 80079c0:	f015 0501 	ands.w	r5, r5, #1
 80079c4:	d0d4      	beq.n	8007970 <setvbuf+0xd4>
 80079c6:	2500      	movs	r5, #0
 80079c8:	e7d7      	b.n	800797a <setvbuf+0xde>
 80079ca:	4648      	mov	r0, r9
 80079cc:	f7fe ff0c 	bl	80067e8 <malloc>
 80079d0:	4606      	mov	r6, r0
 80079d2:	2800      	cmp	r0, #0
 80079d4:	d0ba      	beq.n	800794c <setvbuf+0xb0>
 80079d6:	89a3      	ldrh	r3, [r4, #12]
 80079d8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80079dc:	81a3      	strh	r3, [r4, #12]
 80079de:	464d      	mov	r5, r9
 80079e0:	e7d1      	b.n	8007986 <setvbuf+0xea>
 80079e2:	2500      	movs	r5, #0
 80079e4:	e7b4      	b.n	8007950 <setvbuf+0xb4>
 80079e6:	46a9      	mov	r9, r5
 80079e8:	e7f5      	b.n	80079d6 <setvbuf+0x13a>
 80079ea:	60a2      	str	r2, [r4, #8]
 80079ec:	e7e7      	b.n	80079be <setvbuf+0x122>
 80079ee:	f04f 35ff 	mov.w	r5, #4294967295
 80079f2:	e7c2      	b.n	800797a <setvbuf+0xde>
 80079f4:	20000064 	.word	0x20000064

080079f8 <siprintf>:
 80079f8:	b40e      	push	{r1, r2, r3}
 80079fa:	b500      	push	{lr}
 80079fc:	b09c      	sub	sp, #112	; 0x70
 80079fe:	ab1d      	add	r3, sp, #116	; 0x74
 8007a00:	9002      	str	r0, [sp, #8]
 8007a02:	9006      	str	r0, [sp, #24]
 8007a04:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8007a08:	4809      	ldr	r0, [pc, #36]	; (8007a30 <siprintf+0x38>)
 8007a0a:	9107      	str	r1, [sp, #28]
 8007a0c:	9104      	str	r1, [sp, #16]
 8007a0e:	4909      	ldr	r1, [pc, #36]	; (8007a34 <siprintf+0x3c>)
 8007a10:	f853 2b04 	ldr.w	r2, [r3], #4
 8007a14:	9105      	str	r1, [sp, #20]
 8007a16:	6800      	ldr	r0, [r0, #0]
 8007a18:	9301      	str	r3, [sp, #4]
 8007a1a:	a902      	add	r1, sp, #8
 8007a1c:	f002 fc04 	bl	800a228 <_svfiprintf_r>
 8007a20:	9b02      	ldr	r3, [sp, #8]
 8007a22:	2200      	movs	r2, #0
 8007a24:	701a      	strb	r2, [r3, #0]
 8007a26:	b01c      	add	sp, #112	; 0x70
 8007a28:	f85d eb04 	ldr.w	lr, [sp], #4
 8007a2c:	b003      	add	sp, #12
 8007a2e:	4770      	bx	lr
 8007a30:	20000064 	.word	0x20000064
 8007a34:	ffff0208 	.word	0xffff0208

08007a38 <__sread>:
 8007a38:	b510      	push	{r4, lr}
 8007a3a:	460c      	mov	r4, r1
 8007a3c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007a40:	f000 f926 	bl	8007c90 <_read_r>
 8007a44:	2800      	cmp	r0, #0
 8007a46:	bfab      	itete	ge
 8007a48:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8007a4a:	89a3      	ldrhlt	r3, [r4, #12]
 8007a4c:	181b      	addge	r3, r3, r0
 8007a4e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8007a52:	bfac      	ite	ge
 8007a54:	6563      	strge	r3, [r4, #84]	; 0x54
 8007a56:	81a3      	strhlt	r3, [r4, #12]
 8007a58:	bd10      	pop	{r4, pc}

08007a5a <__swrite>:
 8007a5a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007a5e:	461f      	mov	r7, r3
 8007a60:	898b      	ldrh	r3, [r1, #12]
 8007a62:	05db      	lsls	r3, r3, #23
 8007a64:	4605      	mov	r5, r0
 8007a66:	460c      	mov	r4, r1
 8007a68:	4616      	mov	r6, r2
 8007a6a:	d505      	bpl.n	8007a78 <__swrite+0x1e>
 8007a6c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007a70:	2302      	movs	r3, #2
 8007a72:	2200      	movs	r2, #0
 8007a74:	f000 f8fa 	bl	8007c6c <_lseek_r>
 8007a78:	89a3      	ldrh	r3, [r4, #12]
 8007a7a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007a7e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007a82:	81a3      	strh	r3, [r4, #12]
 8007a84:	4632      	mov	r2, r6
 8007a86:	463b      	mov	r3, r7
 8007a88:	4628      	mov	r0, r5
 8007a8a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007a8e:	f000 b921 	b.w	8007cd4 <_write_r>

08007a92 <__sseek>:
 8007a92:	b510      	push	{r4, lr}
 8007a94:	460c      	mov	r4, r1
 8007a96:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007a9a:	f000 f8e7 	bl	8007c6c <_lseek_r>
 8007a9e:	1c43      	adds	r3, r0, #1
 8007aa0:	89a3      	ldrh	r3, [r4, #12]
 8007aa2:	bf15      	itete	ne
 8007aa4:	6560      	strne	r0, [r4, #84]	; 0x54
 8007aa6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8007aaa:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8007aae:	81a3      	strheq	r3, [r4, #12]
 8007ab0:	bf18      	it	ne
 8007ab2:	81a3      	strhne	r3, [r4, #12]
 8007ab4:	bd10      	pop	{r4, pc}

08007ab6 <__sclose>:
 8007ab6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007aba:	f000 b8c7 	b.w	8007c4c <_close_r>

08007abe <__swbuf_r>:
 8007abe:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007ac0:	460e      	mov	r6, r1
 8007ac2:	4614      	mov	r4, r2
 8007ac4:	4605      	mov	r5, r0
 8007ac6:	b118      	cbz	r0, 8007ad0 <__swbuf_r+0x12>
 8007ac8:	6a03      	ldr	r3, [r0, #32]
 8007aca:	b90b      	cbnz	r3, 8007ad0 <__swbuf_r+0x12>
 8007acc:	f7ff fe42 	bl	8007754 <__sinit>
 8007ad0:	69a3      	ldr	r3, [r4, #24]
 8007ad2:	60a3      	str	r3, [r4, #8]
 8007ad4:	89a3      	ldrh	r3, [r4, #12]
 8007ad6:	071a      	lsls	r2, r3, #28
 8007ad8:	d525      	bpl.n	8007b26 <__swbuf_r+0x68>
 8007ada:	6923      	ldr	r3, [r4, #16]
 8007adc:	b31b      	cbz	r3, 8007b26 <__swbuf_r+0x68>
 8007ade:	6823      	ldr	r3, [r4, #0]
 8007ae0:	6922      	ldr	r2, [r4, #16]
 8007ae2:	1a98      	subs	r0, r3, r2
 8007ae4:	6963      	ldr	r3, [r4, #20]
 8007ae6:	b2f6      	uxtb	r6, r6
 8007ae8:	4283      	cmp	r3, r0
 8007aea:	4637      	mov	r7, r6
 8007aec:	dc04      	bgt.n	8007af8 <__swbuf_r+0x3a>
 8007aee:	4621      	mov	r1, r4
 8007af0:	4628      	mov	r0, r5
 8007af2:	f002 fe61 	bl	800a7b8 <_fflush_r>
 8007af6:	b9e0      	cbnz	r0, 8007b32 <__swbuf_r+0x74>
 8007af8:	68a3      	ldr	r3, [r4, #8]
 8007afa:	3b01      	subs	r3, #1
 8007afc:	60a3      	str	r3, [r4, #8]
 8007afe:	6823      	ldr	r3, [r4, #0]
 8007b00:	1c5a      	adds	r2, r3, #1
 8007b02:	6022      	str	r2, [r4, #0]
 8007b04:	701e      	strb	r6, [r3, #0]
 8007b06:	6962      	ldr	r2, [r4, #20]
 8007b08:	1c43      	adds	r3, r0, #1
 8007b0a:	429a      	cmp	r2, r3
 8007b0c:	d004      	beq.n	8007b18 <__swbuf_r+0x5a>
 8007b0e:	89a3      	ldrh	r3, [r4, #12]
 8007b10:	07db      	lsls	r3, r3, #31
 8007b12:	d506      	bpl.n	8007b22 <__swbuf_r+0x64>
 8007b14:	2e0a      	cmp	r6, #10
 8007b16:	d104      	bne.n	8007b22 <__swbuf_r+0x64>
 8007b18:	4621      	mov	r1, r4
 8007b1a:	4628      	mov	r0, r5
 8007b1c:	f002 fe4c 	bl	800a7b8 <_fflush_r>
 8007b20:	b938      	cbnz	r0, 8007b32 <__swbuf_r+0x74>
 8007b22:	4638      	mov	r0, r7
 8007b24:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007b26:	4621      	mov	r1, r4
 8007b28:	4628      	mov	r0, r5
 8007b2a:	f000 f805 	bl	8007b38 <__swsetup_r>
 8007b2e:	2800      	cmp	r0, #0
 8007b30:	d0d5      	beq.n	8007ade <__swbuf_r+0x20>
 8007b32:	f04f 37ff 	mov.w	r7, #4294967295
 8007b36:	e7f4      	b.n	8007b22 <__swbuf_r+0x64>

08007b38 <__swsetup_r>:
 8007b38:	b538      	push	{r3, r4, r5, lr}
 8007b3a:	4b2a      	ldr	r3, [pc, #168]	; (8007be4 <__swsetup_r+0xac>)
 8007b3c:	4605      	mov	r5, r0
 8007b3e:	6818      	ldr	r0, [r3, #0]
 8007b40:	460c      	mov	r4, r1
 8007b42:	b118      	cbz	r0, 8007b4c <__swsetup_r+0x14>
 8007b44:	6a03      	ldr	r3, [r0, #32]
 8007b46:	b90b      	cbnz	r3, 8007b4c <__swsetup_r+0x14>
 8007b48:	f7ff fe04 	bl	8007754 <__sinit>
 8007b4c:	89a3      	ldrh	r3, [r4, #12]
 8007b4e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007b52:	0718      	lsls	r0, r3, #28
 8007b54:	d422      	bmi.n	8007b9c <__swsetup_r+0x64>
 8007b56:	06d9      	lsls	r1, r3, #27
 8007b58:	d407      	bmi.n	8007b6a <__swsetup_r+0x32>
 8007b5a:	2309      	movs	r3, #9
 8007b5c:	602b      	str	r3, [r5, #0]
 8007b5e:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8007b62:	81a3      	strh	r3, [r4, #12]
 8007b64:	f04f 30ff 	mov.w	r0, #4294967295
 8007b68:	e034      	b.n	8007bd4 <__swsetup_r+0x9c>
 8007b6a:	0758      	lsls	r0, r3, #29
 8007b6c:	d512      	bpl.n	8007b94 <__swsetup_r+0x5c>
 8007b6e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007b70:	b141      	cbz	r1, 8007b84 <__swsetup_r+0x4c>
 8007b72:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007b76:	4299      	cmp	r1, r3
 8007b78:	d002      	beq.n	8007b80 <__swsetup_r+0x48>
 8007b7a:	4628      	mov	r0, r5
 8007b7c:	f000 ff6a 	bl	8008a54 <_free_r>
 8007b80:	2300      	movs	r3, #0
 8007b82:	6363      	str	r3, [r4, #52]	; 0x34
 8007b84:	89a3      	ldrh	r3, [r4, #12]
 8007b86:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8007b8a:	81a3      	strh	r3, [r4, #12]
 8007b8c:	2300      	movs	r3, #0
 8007b8e:	6063      	str	r3, [r4, #4]
 8007b90:	6923      	ldr	r3, [r4, #16]
 8007b92:	6023      	str	r3, [r4, #0]
 8007b94:	89a3      	ldrh	r3, [r4, #12]
 8007b96:	f043 0308 	orr.w	r3, r3, #8
 8007b9a:	81a3      	strh	r3, [r4, #12]
 8007b9c:	6923      	ldr	r3, [r4, #16]
 8007b9e:	b94b      	cbnz	r3, 8007bb4 <__swsetup_r+0x7c>
 8007ba0:	89a3      	ldrh	r3, [r4, #12]
 8007ba2:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8007ba6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007baa:	d003      	beq.n	8007bb4 <__swsetup_r+0x7c>
 8007bac:	4621      	mov	r1, r4
 8007bae:	4628      	mov	r0, r5
 8007bb0:	f002 fe50 	bl	800a854 <__smakebuf_r>
 8007bb4:	89a0      	ldrh	r0, [r4, #12]
 8007bb6:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007bba:	f010 0301 	ands.w	r3, r0, #1
 8007bbe:	d00a      	beq.n	8007bd6 <__swsetup_r+0x9e>
 8007bc0:	2300      	movs	r3, #0
 8007bc2:	60a3      	str	r3, [r4, #8]
 8007bc4:	6963      	ldr	r3, [r4, #20]
 8007bc6:	425b      	negs	r3, r3
 8007bc8:	61a3      	str	r3, [r4, #24]
 8007bca:	6923      	ldr	r3, [r4, #16]
 8007bcc:	b943      	cbnz	r3, 8007be0 <__swsetup_r+0xa8>
 8007bce:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8007bd2:	d1c4      	bne.n	8007b5e <__swsetup_r+0x26>
 8007bd4:	bd38      	pop	{r3, r4, r5, pc}
 8007bd6:	0781      	lsls	r1, r0, #30
 8007bd8:	bf58      	it	pl
 8007bda:	6963      	ldrpl	r3, [r4, #20]
 8007bdc:	60a3      	str	r3, [r4, #8]
 8007bde:	e7f4      	b.n	8007bca <__swsetup_r+0x92>
 8007be0:	2000      	movs	r0, #0
 8007be2:	e7f7      	b.n	8007bd4 <__swsetup_r+0x9c>
 8007be4:	20000064 	.word	0x20000064

08007be8 <memset>:
 8007be8:	4402      	add	r2, r0
 8007bea:	4603      	mov	r3, r0
 8007bec:	4293      	cmp	r3, r2
 8007bee:	d100      	bne.n	8007bf2 <memset+0xa>
 8007bf0:	4770      	bx	lr
 8007bf2:	f803 1b01 	strb.w	r1, [r3], #1
 8007bf6:	e7f9      	b.n	8007bec <memset+0x4>

08007bf8 <strncmp>:
 8007bf8:	b510      	push	{r4, lr}
 8007bfa:	b16a      	cbz	r2, 8007c18 <strncmp+0x20>
 8007bfc:	3901      	subs	r1, #1
 8007bfe:	1884      	adds	r4, r0, r2
 8007c00:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007c04:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8007c08:	429a      	cmp	r2, r3
 8007c0a:	d103      	bne.n	8007c14 <strncmp+0x1c>
 8007c0c:	42a0      	cmp	r0, r4
 8007c0e:	d001      	beq.n	8007c14 <strncmp+0x1c>
 8007c10:	2a00      	cmp	r2, #0
 8007c12:	d1f5      	bne.n	8007c00 <strncmp+0x8>
 8007c14:	1ad0      	subs	r0, r2, r3
 8007c16:	bd10      	pop	{r4, pc}
 8007c18:	4610      	mov	r0, r2
 8007c1a:	e7fc      	b.n	8007c16 <strncmp+0x1e>

08007c1c <strncpy>:
 8007c1c:	b510      	push	{r4, lr}
 8007c1e:	3901      	subs	r1, #1
 8007c20:	4603      	mov	r3, r0
 8007c22:	b132      	cbz	r2, 8007c32 <strncpy+0x16>
 8007c24:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8007c28:	f803 4b01 	strb.w	r4, [r3], #1
 8007c2c:	3a01      	subs	r2, #1
 8007c2e:	2c00      	cmp	r4, #0
 8007c30:	d1f7      	bne.n	8007c22 <strncpy+0x6>
 8007c32:	441a      	add	r2, r3
 8007c34:	2100      	movs	r1, #0
 8007c36:	4293      	cmp	r3, r2
 8007c38:	d100      	bne.n	8007c3c <strncpy+0x20>
 8007c3a:	bd10      	pop	{r4, pc}
 8007c3c:	f803 1b01 	strb.w	r1, [r3], #1
 8007c40:	e7f9      	b.n	8007c36 <strncpy+0x1a>
	...

08007c44 <_localeconv_r>:
 8007c44:	4800      	ldr	r0, [pc, #0]	; (8007c48 <_localeconv_r+0x4>)
 8007c46:	4770      	bx	lr
 8007c48:	20000158 	.word	0x20000158

08007c4c <_close_r>:
 8007c4c:	b538      	push	{r3, r4, r5, lr}
 8007c4e:	4d06      	ldr	r5, [pc, #24]	; (8007c68 <_close_r+0x1c>)
 8007c50:	2300      	movs	r3, #0
 8007c52:	4604      	mov	r4, r0
 8007c54:	4608      	mov	r0, r1
 8007c56:	602b      	str	r3, [r5, #0]
 8007c58:	f7fa ff79 	bl	8002b4e <_close>
 8007c5c:	1c43      	adds	r3, r0, #1
 8007c5e:	d102      	bne.n	8007c66 <_close_r+0x1a>
 8007c60:	682b      	ldr	r3, [r5, #0]
 8007c62:	b103      	cbz	r3, 8007c66 <_close_r+0x1a>
 8007c64:	6023      	str	r3, [r4, #0]
 8007c66:	bd38      	pop	{r3, r4, r5, pc}
 8007c68:	20000668 	.word	0x20000668

08007c6c <_lseek_r>:
 8007c6c:	b538      	push	{r3, r4, r5, lr}
 8007c6e:	4d07      	ldr	r5, [pc, #28]	; (8007c8c <_lseek_r+0x20>)
 8007c70:	4604      	mov	r4, r0
 8007c72:	4608      	mov	r0, r1
 8007c74:	4611      	mov	r1, r2
 8007c76:	2200      	movs	r2, #0
 8007c78:	602a      	str	r2, [r5, #0]
 8007c7a:	461a      	mov	r2, r3
 8007c7c:	f7fa ff8e 	bl	8002b9c <_lseek>
 8007c80:	1c43      	adds	r3, r0, #1
 8007c82:	d102      	bne.n	8007c8a <_lseek_r+0x1e>
 8007c84:	682b      	ldr	r3, [r5, #0]
 8007c86:	b103      	cbz	r3, 8007c8a <_lseek_r+0x1e>
 8007c88:	6023      	str	r3, [r4, #0]
 8007c8a:	bd38      	pop	{r3, r4, r5, pc}
 8007c8c:	20000668 	.word	0x20000668

08007c90 <_read_r>:
 8007c90:	b538      	push	{r3, r4, r5, lr}
 8007c92:	4d07      	ldr	r5, [pc, #28]	; (8007cb0 <_read_r+0x20>)
 8007c94:	4604      	mov	r4, r0
 8007c96:	4608      	mov	r0, r1
 8007c98:	4611      	mov	r1, r2
 8007c9a:	2200      	movs	r2, #0
 8007c9c:	602a      	str	r2, [r5, #0]
 8007c9e:	461a      	mov	r2, r3
 8007ca0:	f7fa ff1c 	bl	8002adc <_read>
 8007ca4:	1c43      	adds	r3, r0, #1
 8007ca6:	d102      	bne.n	8007cae <_read_r+0x1e>
 8007ca8:	682b      	ldr	r3, [r5, #0]
 8007caa:	b103      	cbz	r3, 8007cae <_read_r+0x1e>
 8007cac:	6023      	str	r3, [r4, #0]
 8007cae:	bd38      	pop	{r3, r4, r5, pc}
 8007cb0:	20000668 	.word	0x20000668

08007cb4 <_sbrk_r>:
 8007cb4:	b538      	push	{r3, r4, r5, lr}
 8007cb6:	4d06      	ldr	r5, [pc, #24]	; (8007cd0 <_sbrk_r+0x1c>)
 8007cb8:	2300      	movs	r3, #0
 8007cba:	4604      	mov	r4, r0
 8007cbc:	4608      	mov	r0, r1
 8007cbe:	602b      	str	r3, [r5, #0]
 8007cc0:	f7fa ff7a 	bl	8002bb8 <_sbrk>
 8007cc4:	1c43      	adds	r3, r0, #1
 8007cc6:	d102      	bne.n	8007cce <_sbrk_r+0x1a>
 8007cc8:	682b      	ldr	r3, [r5, #0]
 8007cca:	b103      	cbz	r3, 8007cce <_sbrk_r+0x1a>
 8007ccc:	6023      	str	r3, [r4, #0]
 8007cce:	bd38      	pop	{r3, r4, r5, pc}
 8007cd0:	20000668 	.word	0x20000668

08007cd4 <_write_r>:
 8007cd4:	b538      	push	{r3, r4, r5, lr}
 8007cd6:	4d07      	ldr	r5, [pc, #28]	; (8007cf4 <_write_r+0x20>)
 8007cd8:	4604      	mov	r4, r0
 8007cda:	4608      	mov	r0, r1
 8007cdc:	4611      	mov	r1, r2
 8007cde:	2200      	movs	r2, #0
 8007ce0:	602a      	str	r2, [r5, #0]
 8007ce2:	461a      	mov	r2, r3
 8007ce4:	f7fa ff17 	bl	8002b16 <_write>
 8007ce8:	1c43      	adds	r3, r0, #1
 8007cea:	d102      	bne.n	8007cf2 <_write_r+0x1e>
 8007cec:	682b      	ldr	r3, [r5, #0]
 8007cee:	b103      	cbz	r3, 8007cf2 <_write_r+0x1e>
 8007cf0:	6023      	str	r3, [r4, #0]
 8007cf2:	bd38      	pop	{r3, r4, r5, pc}
 8007cf4:	20000668 	.word	0x20000668

08007cf8 <__errno>:
 8007cf8:	4b01      	ldr	r3, [pc, #4]	; (8007d00 <__errno+0x8>)
 8007cfa:	6818      	ldr	r0, [r3, #0]
 8007cfc:	4770      	bx	lr
 8007cfe:	bf00      	nop
 8007d00:	20000064 	.word	0x20000064

08007d04 <__libc_init_array>:
 8007d04:	b570      	push	{r4, r5, r6, lr}
 8007d06:	4d0d      	ldr	r5, [pc, #52]	; (8007d3c <__libc_init_array+0x38>)
 8007d08:	4c0d      	ldr	r4, [pc, #52]	; (8007d40 <__libc_init_array+0x3c>)
 8007d0a:	1b64      	subs	r4, r4, r5
 8007d0c:	10a4      	asrs	r4, r4, #2
 8007d0e:	2600      	movs	r6, #0
 8007d10:	42a6      	cmp	r6, r4
 8007d12:	d109      	bne.n	8007d28 <__libc_init_array+0x24>
 8007d14:	4d0b      	ldr	r5, [pc, #44]	; (8007d44 <__libc_init_array+0x40>)
 8007d16:	4c0c      	ldr	r4, [pc, #48]	; (8007d48 <__libc_init_array+0x44>)
 8007d18:	f003 fa6a 	bl	800b1f0 <_init>
 8007d1c:	1b64      	subs	r4, r4, r5
 8007d1e:	10a4      	asrs	r4, r4, #2
 8007d20:	2600      	movs	r6, #0
 8007d22:	42a6      	cmp	r6, r4
 8007d24:	d105      	bne.n	8007d32 <__libc_init_array+0x2e>
 8007d26:	bd70      	pop	{r4, r5, r6, pc}
 8007d28:	f855 3b04 	ldr.w	r3, [r5], #4
 8007d2c:	4798      	blx	r3
 8007d2e:	3601      	adds	r6, #1
 8007d30:	e7ee      	b.n	8007d10 <__libc_init_array+0xc>
 8007d32:	f855 3b04 	ldr.w	r3, [r5], #4
 8007d36:	4798      	blx	r3
 8007d38:	3601      	adds	r6, #1
 8007d3a:	e7f2      	b.n	8007d22 <__libc_init_array+0x1e>
 8007d3c:	0800b730 	.word	0x0800b730
 8007d40:	0800b730 	.word	0x0800b730
 8007d44:	0800b730 	.word	0x0800b730
 8007d48:	0800b734 	.word	0x0800b734

08007d4c <__retarget_lock_init_recursive>:
 8007d4c:	4770      	bx	lr

08007d4e <__retarget_lock_acquire_recursive>:
 8007d4e:	4770      	bx	lr

08007d50 <__retarget_lock_release_recursive>:
 8007d50:	4770      	bx	lr
	...

08007d54 <nanf>:
 8007d54:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8007d5c <nanf+0x8>
 8007d58:	4770      	bx	lr
 8007d5a:	bf00      	nop
 8007d5c:	7fc00000 	.word	0x7fc00000

08007d60 <quorem>:
 8007d60:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007d64:	6903      	ldr	r3, [r0, #16]
 8007d66:	690c      	ldr	r4, [r1, #16]
 8007d68:	42a3      	cmp	r3, r4
 8007d6a:	4607      	mov	r7, r0
 8007d6c:	db7e      	blt.n	8007e6c <quorem+0x10c>
 8007d6e:	3c01      	subs	r4, #1
 8007d70:	f101 0814 	add.w	r8, r1, #20
 8007d74:	f100 0514 	add.w	r5, r0, #20
 8007d78:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007d7c:	9301      	str	r3, [sp, #4]
 8007d7e:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8007d82:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007d86:	3301      	adds	r3, #1
 8007d88:	429a      	cmp	r2, r3
 8007d8a:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8007d8e:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8007d92:	fbb2 f6f3 	udiv	r6, r2, r3
 8007d96:	d331      	bcc.n	8007dfc <quorem+0x9c>
 8007d98:	f04f 0e00 	mov.w	lr, #0
 8007d9c:	4640      	mov	r0, r8
 8007d9e:	46ac      	mov	ip, r5
 8007da0:	46f2      	mov	sl, lr
 8007da2:	f850 2b04 	ldr.w	r2, [r0], #4
 8007da6:	b293      	uxth	r3, r2
 8007da8:	fb06 e303 	mla	r3, r6, r3, lr
 8007dac:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8007db0:	0c1a      	lsrs	r2, r3, #16
 8007db2:	b29b      	uxth	r3, r3
 8007db4:	ebaa 0303 	sub.w	r3, sl, r3
 8007db8:	f8dc a000 	ldr.w	sl, [ip]
 8007dbc:	fa13 f38a 	uxtah	r3, r3, sl
 8007dc0:	fb06 220e 	mla	r2, r6, lr, r2
 8007dc4:	9300      	str	r3, [sp, #0]
 8007dc6:	9b00      	ldr	r3, [sp, #0]
 8007dc8:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8007dcc:	b292      	uxth	r2, r2
 8007dce:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8007dd2:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007dd6:	f8bd 3000 	ldrh.w	r3, [sp]
 8007dda:	4581      	cmp	r9, r0
 8007ddc:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007de0:	f84c 3b04 	str.w	r3, [ip], #4
 8007de4:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8007de8:	d2db      	bcs.n	8007da2 <quorem+0x42>
 8007dea:	f855 300b 	ldr.w	r3, [r5, fp]
 8007dee:	b92b      	cbnz	r3, 8007dfc <quorem+0x9c>
 8007df0:	9b01      	ldr	r3, [sp, #4]
 8007df2:	3b04      	subs	r3, #4
 8007df4:	429d      	cmp	r5, r3
 8007df6:	461a      	mov	r2, r3
 8007df8:	d32c      	bcc.n	8007e54 <quorem+0xf4>
 8007dfa:	613c      	str	r4, [r7, #16]
 8007dfc:	4638      	mov	r0, r7
 8007dfe:	f001 f93b 	bl	8009078 <__mcmp>
 8007e02:	2800      	cmp	r0, #0
 8007e04:	db22      	blt.n	8007e4c <quorem+0xec>
 8007e06:	3601      	adds	r6, #1
 8007e08:	4629      	mov	r1, r5
 8007e0a:	2000      	movs	r0, #0
 8007e0c:	f858 2b04 	ldr.w	r2, [r8], #4
 8007e10:	f8d1 c000 	ldr.w	ip, [r1]
 8007e14:	b293      	uxth	r3, r2
 8007e16:	1ac3      	subs	r3, r0, r3
 8007e18:	0c12      	lsrs	r2, r2, #16
 8007e1a:	fa13 f38c 	uxtah	r3, r3, ip
 8007e1e:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 8007e22:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007e26:	b29b      	uxth	r3, r3
 8007e28:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007e2c:	45c1      	cmp	r9, r8
 8007e2e:	f841 3b04 	str.w	r3, [r1], #4
 8007e32:	ea4f 4022 	mov.w	r0, r2, asr #16
 8007e36:	d2e9      	bcs.n	8007e0c <quorem+0xac>
 8007e38:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007e3c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007e40:	b922      	cbnz	r2, 8007e4c <quorem+0xec>
 8007e42:	3b04      	subs	r3, #4
 8007e44:	429d      	cmp	r5, r3
 8007e46:	461a      	mov	r2, r3
 8007e48:	d30a      	bcc.n	8007e60 <quorem+0x100>
 8007e4a:	613c      	str	r4, [r7, #16]
 8007e4c:	4630      	mov	r0, r6
 8007e4e:	b003      	add	sp, #12
 8007e50:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007e54:	6812      	ldr	r2, [r2, #0]
 8007e56:	3b04      	subs	r3, #4
 8007e58:	2a00      	cmp	r2, #0
 8007e5a:	d1ce      	bne.n	8007dfa <quorem+0x9a>
 8007e5c:	3c01      	subs	r4, #1
 8007e5e:	e7c9      	b.n	8007df4 <quorem+0x94>
 8007e60:	6812      	ldr	r2, [r2, #0]
 8007e62:	3b04      	subs	r3, #4
 8007e64:	2a00      	cmp	r2, #0
 8007e66:	d1f0      	bne.n	8007e4a <quorem+0xea>
 8007e68:	3c01      	subs	r4, #1
 8007e6a:	e7eb      	b.n	8007e44 <quorem+0xe4>
 8007e6c:	2000      	movs	r0, #0
 8007e6e:	e7ee      	b.n	8007e4e <quorem+0xee>

08007e70 <_dtoa_r>:
 8007e70:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007e74:	ed2d 8b04 	vpush	{d8-d9}
 8007e78:	69c5      	ldr	r5, [r0, #28]
 8007e7a:	b093      	sub	sp, #76	; 0x4c
 8007e7c:	ed8d 0b02 	vstr	d0, [sp, #8]
 8007e80:	ec57 6b10 	vmov	r6, r7, d0
 8007e84:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8007e88:	9107      	str	r1, [sp, #28]
 8007e8a:	4604      	mov	r4, r0
 8007e8c:	920a      	str	r2, [sp, #40]	; 0x28
 8007e8e:	930d      	str	r3, [sp, #52]	; 0x34
 8007e90:	b975      	cbnz	r5, 8007eb0 <_dtoa_r+0x40>
 8007e92:	2010      	movs	r0, #16
 8007e94:	f7fe fca8 	bl	80067e8 <malloc>
 8007e98:	4602      	mov	r2, r0
 8007e9a:	61e0      	str	r0, [r4, #28]
 8007e9c:	b920      	cbnz	r0, 8007ea8 <_dtoa_r+0x38>
 8007e9e:	4bae      	ldr	r3, [pc, #696]	; (8008158 <_dtoa_r+0x2e8>)
 8007ea0:	21ef      	movs	r1, #239	; 0xef
 8007ea2:	48ae      	ldr	r0, [pc, #696]	; (800815c <_dtoa_r+0x2ec>)
 8007ea4:	f002 fd64 	bl	800a970 <__assert_func>
 8007ea8:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8007eac:	6005      	str	r5, [r0, #0]
 8007eae:	60c5      	str	r5, [r0, #12]
 8007eb0:	69e3      	ldr	r3, [r4, #28]
 8007eb2:	6819      	ldr	r1, [r3, #0]
 8007eb4:	b151      	cbz	r1, 8007ecc <_dtoa_r+0x5c>
 8007eb6:	685a      	ldr	r2, [r3, #4]
 8007eb8:	604a      	str	r2, [r1, #4]
 8007eba:	2301      	movs	r3, #1
 8007ebc:	4093      	lsls	r3, r2
 8007ebe:	608b      	str	r3, [r1, #8]
 8007ec0:	4620      	mov	r0, r4
 8007ec2:	f000 fe53 	bl	8008b6c <_Bfree>
 8007ec6:	69e3      	ldr	r3, [r4, #28]
 8007ec8:	2200      	movs	r2, #0
 8007eca:	601a      	str	r2, [r3, #0]
 8007ecc:	1e3b      	subs	r3, r7, #0
 8007ece:	bfbb      	ittet	lt
 8007ed0:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8007ed4:	9303      	strlt	r3, [sp, #12]
 8007ed6:	2300      	movge	r3, #0
 8007ed8:	2201      	movlt	r2, #1
 8007eda:	bfac      	ite	ge
 8007edc:	f8c8 3000 	strge.w	r3, [r8]
 8007ee0:	f8c8 2000 	strlt.w	r2, [r8]
 8007ee4:	4b9e      	ldr	r3, [pc, #632]	; (8008160 <_dtoa_r+0x2f0>)
 8007ee6:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8007eea:	ea33 0308 	bics.w	r3, r3, r8
 8007eee:	d11b      	bne.n	8007f28 <_dtoa_r+0xb8>
 8007ef0:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007ef2:	f242 730f 	movw	r3, #9999	; 0x270f
 8007ef6:	6013      	str	r3, [r2, #0]
 8007ef8:	f3c8 0313 	ubfx	r3, r8, #0, #20
 8007efc:	4333      	orrs	r3, r6
 8007efe:	f000 8593 	beq.w	8008a28 <_dtoa_r+0xbb8>
 8007f02:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007f04:	b963      	cbnz	r3, 8007f20 <_dtoa_r+0xb0>
 8007f06:	4b97      	ldr	r3, [pc, #604]	; (8008164 <_dtoa_r+0x2f4>)
 8007f08:	e027      	b.n	8007f5a <_dtoa_r+0xea>
 8007f0a:	4b97      	ldr	r3, [pc, #604]	; (8008168 <_dtoa_r+0x2f8>)
 8007f0c:	9300      	str	r3, [sp, #0]
 8007f0e:	3308      	adds	r3, #8
 8007f10:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8007f12:	6013      	str	r3, [r2, #0]
 8007f14:	9800      	ldr	r0, [sp, #0]
 8007f16:	b013      	add	sp, #76	; 0x4c
 8007f18:	ecbd 8b04 	vpop	{d8-d9}
 8007f1c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007f20:	4b90      	ldr	r3, [pc, #576]	; (8008164 <_dtoa_r+0x2f4>)
 8007f22:	9300      	str	r3, [sp, #0]
 8007f24:	3303      	adds	r3, #3
 8007f26:	e7f3      	b.n	8007f10 <_dtoa_r+0xa0>
 8007f28:	ed9d 7b02 	vldr	d7, [sp, #8]
 8007f2c:	2200      	movs	r2, #0
 8007f2e:	ec51 0b17 	vmov	r0, r1, d7
 8007f32:	eeb0 8a47 	vmov.f32	s16, s14
 8007f36:	eef0 8a67 	vmov.f32	s17, s15
 8007f3a:	2300      	movs	r3, #0
 8007f3c:	f7f8 fdcc 	bl	8000ad8 <__aeabi_dcmpeq>
 8007f40:	4681      	mov	r9, r0
 8007f42:	b160      	cbz	r0, 8007f5e <_dtoa_r+0xee>
 8007f44:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007f46:	2301      	movs	r3, #1
 8007f48:	6013      	str	r3, [r2, #0]
 8007f4a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007f4c:	2b00      	cmp	r3, #0
 8007f4e:	f000 8568 	beq.w	8008a22 <_dtoa_r+0xbb2>
 8007f52:	4b86      	ldr	r3, [pc, #536]	; (800816c <_dtoa_r+0x2fc>)
 8007f54:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8007f56:	6013      	str	r3, [r2, #0]
 8007f58:	3b01      	subs	r3, #1
 8007f5a:	9300      	str	r3, [sp, #0]
 8007f5c:	e7da      	b.n	8007f14 <_dtoa_r+0xa4>
 8007f5e:	aa10      	add	r2, sp, #64	; 0x40
 8007f60:	a911      	add	r1, sp, #68	; 0x44
 8007f62:	4620      	mov	r0, r4
 8007f64:	eeb0 0a48 	vmov.f32	s0, s16
 8007f68:	eef0 0a68 	vmov.f32	s1, s17
 8007f6c:	f001 f99a 	bl	80092a4 <__d2b>
 8007f70:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8007f74:	4682      	mov	sl, r0
 8007f76:	2d00      	cmp	r5, #0
 8007f78:	d07f      	beq.n	800807a <_dtoa_r+0x20a>
 8007f7a:	ee18 3a90 	vmov	r3, s17
 8007f7e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007f82:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 8007f86:	ec51 0b18 	vmov	r0, r1, d8
 8007f8a:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8007f8e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8007f92:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 8007f96:	4619      	mov	r1, r3
 8007f98:	2200      	movs	r2, #0
 8007f9a:	4b75      	ldr	r3, [pc, #468]	; (8008170 <_dtoa_r+0x300>)
 8007f9c:	f7f8 f97c 	bl	8000298 <__aeabi_dsub>
 8007fa0:	a367      	add	r3, pc, #412	; (adr r3, 8008140 <_dtoa_r+0x2d0>)
 8007fa2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007fa6:	f7f8 fb2f 	bl	8000608 <__aeabi_dmul>
 8007faa:	a367      	add	r3, pc, #412	; (adr r3, 8008148 <_dtoa_r+0x2d8>)
 8007fac:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007fb0:	f7f8 f974 	bl	800029c <__adddf3>
 8007fb4:	4606      	mov	r6, r0
 8007fb6:	4628      	mov	r0, r5
 8007fb8:	460f      	mov	r7, r1
 8007fba:	f7f8 fabb 	bl	8000534 <__aeabi_i2d>
 8007fbe:	a364      	add	r3, pc, #400	; (adr r3, 8008150 <_dtoa_r+0x2e0>)
 8007fc0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007fc4:	f7f8 fb20 	bl	8000608 <__aeabi_dmul>
 8007fc8:	4602      	mov	r2, r0
 8007fca:	460b      	mov	r3, r1
 8007fcc:	4630      	mov	r0, r6
 8007fce:	4639      	mov	r1, r7
 8007fd0:	f7f8 f964 	bl	800029c <__adddf3>
 8007fd4:	4606      	mov	r6, r0
 8007fd6:	460f      	mov	r7, r1
 8007fd8:	f7f8 fdc6 	bl	8000b68 <__aeabi_d2iz>
 8007fdc:	2200      	movs	r2, #0
 8007fde:	4683      	mov	fp, r0
 8007fe0:	2300      	movs	r3, #0
 8007fe2:	4630      	mov	r0, r6
 8007fe4:	4639      	mov	r1, r7
 8007fe6:	f7f8 fd81 	bl	8000aec <__aeabi_dcmplt>
 8007fea:	b148      	cbz	r0, 8008000 <_dtoa_r+0x190>
 8007fec:	4658      	mov	r0, fp
 8007fee:	f7f8 faa1 	bl	8000534 <__aeabi_i2d>
 8007ff2:	4632      	mov	r2, r6
 8007ff4:	463b      	mov	r3, r7
 8007ff6:	f7f8 fd6f 	bl	8000ad8 <__aeabi_dcmpeq>
 8007ffa:	b908      	cbnz	r0, 8008000 <_dtoa_r+0x190>
 8007ffc:	f10b 3bff 	add.w	fp, fp, #4294967295
 8008000:	f1bb 0f16 	cmp.w	fp, #22
 8008004:	d857      	bhi.n	80080b6 <_dtoa_r+0x246>
 8008006:	4b5b      	ldr	r3, [pc, #364]	; (8008174 <_dtoa_r+0x304>)
 8008008:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800800c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008010:	ec51 0b18 	vmov	r0, r1, d8
 8008014:	f7f8 fd6a 	bl	8000aec <__aeabi_dcmplt>
 8008018:	2800      	cmp	r0, #0
 800801a:	d04e      	beq.n	80080ba <_dtoa_r+0x24a>
 800801c:	f10b 3bff 	add.w	fp, fp, #4294967295
 8008020:	2300      	movs	r3, #0
 8008022:	930c      	str	r3, [sp, #48]	; 0x30
 8008024:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8008026:	1b5b      	subs	r3, r3, r5
 8008028:	1e5a      	subs	r2, r3, #1
 800802a:	bf45      	ittet	mi
 800802c:	f1c3 0301 	rsbmi	r3, r3, #1
 8008030:	9305      	strmi	r3, [sp, #20]
 8008032:	2300      	movpl	r3, #0
 8008034:	2300      	movmi	r3, #0
 8008036:	9206      	str	r2, [sp, #24]
 8008038:	bf54      	ite	pl
 800803a:	9305      	strpl	r3, [sp, #20]
 800803c:	9306      	strmi	r3, [sp, #24]
 800803e:	f1bb 0f00 	cmp.w	fp, #0
 8008042:	db3c      	blt.n	80080be <_dtoa_r+0x24e>
 8008044:	9b06      	ldr	r3, [sp, #24]
 8008046:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 800804a:	445b      	add	r3, fp
 800804c:	9306      	str	r3, [sp, #24]
 800804e:	2300      	movs	r3, #0
 8008050:	9308      	str	r3, [sp, #32]
 8008052:	9b07      	ldr	r3, [sp, #28]
 8008054:	2b09      	cmp	r3, #9
 8008056:	d868      	bhi.n	800812a <_dtoa_r+0x2ba>
 8008058:	2b05      	cmp	r3, #5
 800805a:	bfc4      	itt	gt
 800805c:	3b04      	subgt	r3, #4
 800805e:	9307      	strgt	r3, [sp, #28]
 8008060:	9b07      	ldr	r3, [sp, #28]
 8008062:	f1a3 0302 	sub.w	r3, r3, #2
 8008066:	bfcc      	ite	gt
 8008068:	2500      	movgt	r5, #0
 800806a:	2501      	movle	r5, #1
 800806c:	2b03      	cmp	r3, #3
 800806e:	f200 8085 	bhi.w	800817c <_dtoa_r+0x30c>
 8008072:	e8df f003 	tbb	[pc, r3]
 8008076:	3b2e      	.short	0x3b2e
 8008078:	5839      	.short	0x5839
 800807a:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800807e:	441d      	add	r5, r3
 8008080:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8008084:	2b20      	cmp	r3, #32
 8008086:	bfc1      	itttt	gt
 8008088:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800808c:	fa08 f803 	lslgt.w	r8, r8, r3
 8008090:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 8008094:	fa26 f303 	lsrgt.w	r3, r6, r3
 8008098:	bfd6      	itet	le
 800809a:	f1c3 0320 	rsble	r3, r3, #32
 800809e:	ea48 0003 	orrgt.w	r0, r8, r3
 80080a2:	fa06 f003 	lslle.w	r0, r6, r3
 80080a6:	f7f8 fa35 	bl	8000514 <__aeabi_ui2d>
 80080aa:	2201      	movs	r2, #1
 80080ac:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 80080b0:	3d01      	subs	r5, #1
 80080b2:	920e      	str	r2, [sp, #56]	; 0x38
 80080b4:	e76f      	b.n	8007f96 <_dtoa_r+0x126>
 80080b6:	2301      	movs	r3, #1
 80080b8:	e7b3      	b.n	8008022 <_dtoa_r+0x1b2>
 80080ba:	900c      	str	r0, [sp, #48]	; 0x30
 80080bc:	e7b2      	b.n	8008024 <_dtoa_r+0x1b4>
 80080be:	9b05      	ldr	r3, [sp, #20]
 80080c0:	eba3 030b 	sub.w	r3, r3, fp
 80080c4:	9305      	str	r3, [sp, #20]
 80080c6:	f1cb 0300 	rsb	r3, fp, #0
 80080ca:	9308      	str	r3, [sp, #32]
 80080cc:	2300      	movs	r3, #0
 80080ce:	930b      	str	r3, [sp, #44]	; 0x2c
 80080d0:	e7bf      	b.n	8008052 <_dtoa_r+0x1e2>
 80080d2:	2300      	movs	r3, #0
 80080d4:	9309      	str	r3, [sp, #36]	; 0x24
 80080d6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80080d8:	2b00      	cmp	r3, #0
 80080da:	dc52      	bgt.n	8008182 <_dtoa_r+0x312>
 80080dc:	2301      	movs	r3, #1
 80080de:	9301      	str	r3, [sp, #4]
 80080e0:	9304      	str	r3, [sp, #16]
 80080e2:	461a      	mov	r2, r3
 80080e4:	920a      	str	r2, [sp, #40]	; 0x28
 80080e6:	e00b      	b.n	8008100 <_dtoa_r+0x290>
 80080e8:	2301      	movs	r3, #1
 80080ea:	e7f3      	b.n	80080d4 <_dtoa_r+0x264>
 80080ec:	2300      	movs	r3, #0
 80080ee:	9309      	str	r3, [sp, #36]	; 0x24
 80080f0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80080f2:	445b      	add	r3, fp
 80080f4:	9301      	str	r3, [sp, #4]
 80080f6:	3301      	adds	r3, #1
 80080f8:	2b01      	cmp	r3, #1
 80080fa:	9304      	str	r3, [sp, #16]
 80080fc:	bfb8      	it	lt
 80080fe:	2301      	movlt	r3, #1
 8008100:	69e0      	ldr	r0, [r4, #28]
 8008102:	2100      	movs	r1, #0
 8008104:	2204      	movs	r2, #4
 8008106:	f102 0614 	add.w	r6, r2, #20
 800810a:	429e      	cmp	r6, r3
 800810c:	d93d      	bls.n	800818a <_dtoa_r+0x31a>
 800810e:	6041      	str	r1, [r0, #4]
 8008110:	4620      	mov	r0, r4
 8008112:	f000 fceb 	bl	8008aec <_Balloc>
 8008116:	9000      	str	r0, [sp, #0]
 8008118:	2800      	cmp	r0, #0
 800811a:	d139      	bne.n	8008190 <_dtoa_r+0x320>
 800811c:	4b16      	ldr	r3, [pc, #88]	; (8008178 <_dtoa_r+0x308>)
 800811e:	4602      	mov	r2, r0
 8008120:	f240 11af 	movw	r1, #431	; 0x1af
 8008124:	e6bd      	b.n	8007ea2 <_dtoa_r+0x32>
 8008126:	2301      	movs	r3, #1
 8008128:	e7e1      	b.n	80080ee <_dtoa_r+0x27e>
 800812a:	2501      	movs	r5, #1
 800812c:	2300      	movs	r3, #0
 800812e:	9307      	str	r3, [sp, #28]
 8008130:	9509      	str	r5, [sp, #36]	; 0x24
 8008132:	f04f 33ff 	mov.w	r3, #4294967295
 8008136:	9301      	str	r3, [sp, #4]
 8008138:	9304      	str	r3, [sp, #16]
 800813a:	2200      	movs	r2, #0
 800813c:	2312      	movs	r3, #18
 800813e:	e7d1      	b.n	80080e4 <_dtoa_r+0x274>
 8008140:	636f4361 	.word	0x636f4361
 8008144:	3fd287a7 	.word	0x3fd287a7
 8008148:	8b60c8b3 	.word	0x8b60c8b3
 800814c:	3fc68a28 	.word	0x3fc68a28
 8008150:	509f79fb 	.word	0x509f79fb
 8008154:	3fd34413 	.word	0x3fd34413
 8008158:	0800b346 	.word	0x0800b346
 800815c:	0800b35d 	.word	0x0800b35d
 8008160:	7ff00000 	.word	0x7ff00000
 8008164:	0800b342 	.word	0x0800b342
 8008168:	0800b339 	.word	0x0800b339
 800816c:	0800b311 	.word	0x0800b311
 8008170:	3ff80000 	.word	0x3ff80000
 8008174:	0800b448 	.word	0x0800b448
 8008178:	0800b3b5 	.word	0x0800b3b5
 800817c:	2301      	movs	r3, #1
 800817e:	9309      	str	r3, [sp, #36]	; 0x24
 8008180:	e7d7      	b.n	8008132 <_dtoa_r+0x2c2>
 8008182:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008184:	9301      	str	r3, [sp, #4]
 8008186:	9304      	str	r3, [sp, #16]
 8008188:	e7ba      	b.n	8008100 <_dtoa_r+0x290>
 800818a:	3101      	adds	r1, #1
 800818c:	0052      	lsls	r2, r2, #1
 800818e:	e7ba      	b.n	8008106 <_dtoa_r+0x296>
 8008190:	69e3      	ldr	r3, [r4, #28]
 8008192:	9a00      	ldr	r2, [sp, #0]
 8008194:	601a      	str	r2, [r3, #0]
 8008196:	9b04      	ldr	r3, [sp, #16]
 8008198:	2b0e      	cmp	r3, #14
 800819a:	f200 80a8 	bhi.w	80082ee <_dtoa_r+0x47e>
 800819e:	2d00      	cmp	r5, #0
 80081a0:	f000 80a5 	beq.w	80082ee <_dtoa_r+0x47e>
 80081a4:	f1bb 0f00 	cmp.w	fp, #0
 80081a8:	dd38      	ble.n	800821c <_dtoa_r+0x3ac>
 80081aa:	4bc0      	ldr	r3, [pc, #768]	; (80084ac <_dtoa_r+0x63c>)
 80081ac:	f00b 020f 	and.w	r2, fp, #15
 80081b0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80081b4:	f41b 7f80 	tst.w	fp, #256	; 0x100
 80081b8:	e9d3 6700 	ldrd	r6, r7, [r3]
 80081bc:	ea4f 182b 	mov.w	r8, fp, asr #4
 80081c0:	d019      	beq.n	80081f6 <_dtoa_r+0x386>
 80081c2:	4bbb      	ldr	r3, [pc, #748]	; (80084b0 <_dtoa_r+0x640>)
 80081c4:	ec51 0b18 	vmov	r0, r1, d8
 80081c8:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80081cc:	f7f8 fb46 	bl	800085c <__aeabi_ddiv>
 80081d0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80081d4:	f008 080f 	and.w	r8, r8, #15
 80081d8:	2503      	movs	r5, #3
 80081da:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 80084b0 <_dtoa_r+0x640>
 80081de:	f1b8 0f00 	cmp.w	r8, #0
 80081e2:	d10a      	bne.n	80081fa <_dtoa_r+0x38a>
 80081e4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80081e8:	4632      	mov	r2, r6
 80081ea:	463b      	mov	r3, r7
 80081ec:	f7f8 fb36 	bl	800085c <__aeabi_ddiv>
 80081f0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80081f4:	e02b      	b.n	800824e <_dtoa_r+0x3de>
 80081f6:	2502      	movs	r5, #2
 80081f8:	e7ef      	b.n	80081da <_dtoa_r+0x36a>
 80081fa:	f018 0f01 	tst.w	r8, #1
 80081fe:	d008      	beq.n	8008212 <_dtoa_r+0x3a2>
 8008200:	4630      	mov	r0, r6
 8008202:	4639      	mov	r1, r7
 8008204:	e9d9 2300 	ldrd	r2, r3, [r9]
 8008208:	f7f8 f9fe 	bl	8000608 <__aeabi_dmul>
 800820c:	3501      	adds	r5, #1
 800820e:	4606      	mov	r6, r0
 8008210:	460f      	mov	r7, r1
 8008212:	ea4f 0868 	mov.w	r8, r8, asr #1
 8008216:	f109 0908 	add.w	r9, r9, #8
 800821a:	e7e0      	b.n	80081de <_dtoa_r+0x36e>
 800821c:	f000 809f 	beq.w	800835e <_dtoa_r+0x4ee>
 8008220:	f1cb 0600 	rsb	r6, fp, #0
 8008224:	4ba1      	ldr	r3, [pc, #644]	; (80084ac <_dtoa_r+0x63c>)
 8008226:	4fa2      	ldr	r7, [pc, #648]	; (80084b0 <_dtoa_r+0x640>)
 8008228:	f006 020f 	and.w	r2, r6, #15
 800822c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008230:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008234:	ec51 0b18 	vmov	r0, r1, d8
 8008238:	f7f8 f9e6 	bl	8000608 <__aeabi_dmul>
 800823c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008240:	1136      	asrs	r6, r6, #4
 8008242:	2300      	movs	r3, #0
 8008244:	2502      	movs	r5, #2
 8008246:	2e00      	cmp	r6, #0
 8008248:	d17e      	bne.n	8008348 <_dtoa_r+0x4d8>
 800824a:	2b00      	cmp	r3, #0
 800824c:	d1d0      	bne.n	80081f0 <_dtoa_r+0x380>
 800824e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008250:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8008254:	2b00      	cmp	r3, #0
 8008256:	f000 8084 	beq.w	8008362 <_dtoa_r+0x4f2>
 800825a:	4b96      	ldr	r3, [pc, #600]	; (80084b4 <_dtoa_r+0x644>)
 800825c:	2200      	movs	r2, #0
 800825e:	4640      	mov	r0, r8
 8008260:	4649      	mov	r1, r9
 8008262:	f7f8 fc43 	bl	8000aec <__aeabi_dcmplt>
 8008266:	2800      	cmp	r0, #0
 8008268:	d07b      	beq.n	8008362 <_dtoa_r+0x4f2>
 800826a:	9b04      	ldr	r3, [sp, #16]
 800826c:	2b00      	cmp	r3, #0
 800826e:	d078      	beq.n	8008362 <_dtoa_r+0x4f2>
 8008270:	9b01      	ldr	r3, [sp, #4]
 8008272:	2b00      	cmp	r3, #0
 8008274:	dd39      	ble.n	80082ea <_dtoa_r+0x47a>
 8008276:	4b90      	ldr	r3, [pc, #576]	; (80084b8 <_dtoa_r+0x648>)
 8008278:	2200      	movs	r2, #0
 800827a:	4640      	mov	r0, r8
 800827c:	4649      	mov	r1, r9
 800827e:	f7f8 f9c3 	bl	8000608 <__aeabi_dmul>
 8008282:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008286:	9e01      	ldr	r6, [sp, #4]
 8008288:	f10b 37ff 	add.w	r7, fp, #4294967295
 800828c:	3501      	adds	r5, #1
 800828e:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8008292:	4628      	mov	r0, r5
 8008294:	f7f8 f94e 	bl	8000534 <__aeabi_i2d>
 8008298:	4642      	mov	r2, r8
 800829a:	464b      	mov	r3, r9
 800829c:	f7f8 f9b4 	bl	8000608 <__aeabi_dmul>
 80082a0:	4b86      	ldr	r3, [pc, #536]	; (80084bc <_dtoa_r+0x64c>)
 80082a2:	2200      	movs	r2, #0
 80082a4:	f7f7 fffa 	bl	800029c <__adddf3>
 80082a8:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 80082ac:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80082b0:	9303      	str	r3, [sp, #12]
 80082b2:	2e00      	cmp	r6, #0
 80082b4:	d158      	bne.n	8008368 <_dtoa_r+0x4f8>
 80082b6:	4b82      	ldr	r3, [pc, #520]	; (80084c0 <_dtoa_r+0x650>)
 80082b8:	2200      	movs	r2, #0
 80082ba:	4640      	mov	r0, r8
 80082bc:	4649      	mov	r1, r9
 80082be:	f7f7 ffeb 	bl	8000298 <__aeabi_dsub>
 80082c2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80082c6:	4680      	mov	r8, r0
 80082c8:	4689      	mov	r9, r1
 80082ca:	f7f8 fc2d 	bl	8000b28 <__aeabi_dcmpgt>
 80082ce:	2800      	cmp	r0, #0
 80082d0:	f040 8296 	bne.w	8008800 <_dtoa_r+0x990>
 80082d4:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 80082d8:	4640      	mov	r0, r8
 80082da:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80082de:	4649      	mov	r1, r9
 80082e0:	f7f8 fc04 	bl	8000aec <__aeabi_dcmplt>
 80082e4:	2800      	cmp	r0, #0
 80082e6:	f040 8289 	bne.w	80087fc <_dtoa_r+0x98c>
 80082ea:	ed8d 8b02 	vstr	d8, [sp, #8]
 80082ee:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80082f0:	2b00      	cmp	r3, #0
 80082f2:	f2c0 814e 	blt.w	8008592 <_dtoa_r+0x722>
 80082f6:	f1bb 0f0e 	cmp.w	fp, #14
 80082fa:	f300 814a 	bgt.w	8008592 <_dtoa_r+0x722>
 80082fe:	4b6b      	ldr	r3, [pc, #428]	; (80084ac <_dtoa_r+0x63c>)
 8008300:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8008304:	e9d3 8900 	ldrd	r8, r9, [r3]
 8008308:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800830a:	2b00      	cmp	r3, #0
 800830c:	f280 80dc 	bge.w	80084c8 <_dtoa_r+0x658>
 8008310:	9b04      	ldr	r3, [sp, #16]
 8008312:	2b00      	cmp	r3, #0
 8008314:	f300 80d8 	bgt.w	80084c8 <_dtoa_r+0x658>
 8008318:	f040 826f 	bne.w	80087fa <_dtoa_r+0x98a>
 800831c:	4b68      	ldr	r3, [pc, #416]	; (80084c0 <_dtoa_r+0x650>)
 800831e:	2200      	movs	r2, #0
 8008320:	4640      	mov	r0, r8
 8008322:	4649      	mov	r1, r9
 8008324:	f7f8 f970 	bl	8000608 <__aeabi_dmul>
 8008328:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800832c:	f7f8 fbf2 	bl	8000b14 <__aeabi_dcmpge>
 8008330:	9e04      	ldr	r6, [sp, #16]
 8008332:	4637      	mov	r7, r6
 8008334:	2800      	cmp	r0, #0
 8008336:	f040 8245 	bne.w	80087c4 <_dtoa_r+0x954>
 800833a:	9d00      	ldr	r5, [sp, #0]
 800833c:	2331      	movs	r3, #49	; 0x31
 800833e:	f805 3b01 	strb.w	r3, [r5], #1
 8008342:	f10b 0b01 	add.w	fp, fp, #1
 8008346:	e241      	b.n	80087cc <_dtoa_r+0x95c>
 8008348:	07f2      	lsls	r2, r6, #31
 800834a:	d505      	bpl.n	8008358 <_dtoa_r+0x4e8>
 800834c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008350:	f7f8 f95a 	bl	8000608 <__aeabi_dmul>
 8008354:	3501      	adds	r5, #1
 8008356:	2301      	movs	r3, #1
 8008358:	1076      	asrs	r6, r6, #1
 800835a:	3708      	adds	r7, #8
 800835c:	e773      	b.n	8008246 <_dtoa_r+0x3d6>
 800835e:	2502      	movs	r5, #2
 8008360:	e775      	b.n	800824e <_dtoa_r+0x3de>
 8008362:	9e04      	ldr	r6, [sp, #16]
 8008364:	465f      	mov	r7, fp
 8008366:	e792      	b.n	800828e <_dtoa_r+0x41e>
 8008368:	9900      	ldr	r1, [sp, #0]
 800836a:	4b50      	ldr	r3, [pc, #320]	; (80084ac <_dtoa_r+0x63c>)
 800836c:	ed9d 7b02 	vldr	d7, [sp, #8]
 8008370:	4431      	add	r1, r6
 8008372:	9102      	str	r1, [sp, #8]
 8008374:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008376:	eeb0 9a47 	vmov.f32	s18, s14
 800837a:	eef0 9a67 	vmov.f32	s19, s15
 800837e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8008382:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8008386:	2900      	cmp	r1, #0
 8008388:	d044      	beq.n	8008414 <_dtoa_r+0x5a4>
 800838a:	494e      	ldr	r1, [pc, #312]	; (80084c4 <_dtoa_r+0x654>)
 800838c:	2000      	movs	r0, #0
 800838e:	f7f8 fa65 	bl	800085c <__aeabi_ddiv>
 8008392:	ec53 2b19 	vmov	r2, r3, d9
 8008396:	f7f7 ff7f 	bl	8000298 <__aeabi_dsub>
 800839a:	9d00      	ldr	r5, [sp, #0]
 800839c:	ec41 0b19 	vmov	d9, r0, r1
 80083a0:	4649      	mov	r1, r9
 80083a2:	4640      	mov	r0, r8
 80083a4:	f7f8 fbe0 	bl	8000b68 <__aeabi_d2iz>
 80083a8:	4606      	mov	r6, r0
 80083aa:	f7f8 f8c3 	bl	8000534 <__aeabi_i2d>
 80083ae:	4602      	mov	r2, r0
 80083b0:	460b      	mov	r3, r1
 80083b2:	4640      	mov	r0, r8
 80083b4:	4649      	mov	r1, r9
 80083b6:	f7f7 ff6f 	bl	8000298 <__aeabi_dsub>
 80083ba:	3630      	adds	r6, #48	; 0x30
 80083bc:	f805 6b01 	strb.w	r6, [r5], #1
 80083c0:	ec53 2b19 	vmov	r2, r3, d9
 80083c4:	4680      	mov	r8, r0
 80083c6:	4689      	mov	r9, r1
 80083c8:	f7f8 fb90 	bl	8000aec <__aeabi_dcmplt>
 80083cc:	2800      	cmp	r0, #0
 80083ce:	d164      	bne.n	800849a <_dtoa_r+0x62a>
 80083d0:	4642      	mov	r2, r8
 80083d2:	464b      	mov	r3, r9
 80083d4:	4937      	ldr	r1, [pc, #220]	; (80084b4 <_dtoa_r+0x644>)
 80083d6:	2000      	movs	r0, #0
 80083d8:	f7f7 ff5e 	bl	8000298 <__aeabi_dsub>
 80083dc:	ec53 2b19 	vmov	r2, r3, d9
 80083e0:	f7f8 fb84 	bl	8000aec <__aeabi_dcmplt>
 80083e4:	2800      	cmp	r0, #0
 80083e6:	f040 80b6 	bne.w	8008556 <_dtoa_r+0x6e6>
 80083ea:	9b02      	ldr	r3, [sp, #8]
 80083ec:	429d      	cmp	r5, r3
 80083ee:	f43f af7c 	beq.w	80082ea <_dtoa_r+0x47a>
 80083f2:	4b31      	ldr	r3, [pc, #196]	; (80084b8 <_dtoa_r+0x648>)
 80083f4:	ec51 0b19 	vmov	r0, r1, d9
 80083f8:	2200      	movs	r2, #0
 80083fa:	f7f8 f905 	bl	8000608 <__aeabi_dmul>
 80083fe:	4b2e      	ldr	r3, [pc, #184]	; (80084b8 <_dtoa_r+0x648>)
 8008400:	ec41 0b19 	vmov	d9, r0, r1
 8008404:	2200      	movs	r2, #0
 8008406:	4640      	mov	r0, r8
 8008408:	4649      	mov	r1, r9
 800840a:	f7f8 f8fd 	bl	8000608 <__aeabi_dmul>
 800840e:	4680      	mov	r8, r0
 8008410:	4689      	mov	r9, r1
 8008412:	e7c5      	b.n	80083a0 <_dtoa_r+0x530>
 8008414:	ec51 0b17 	vmov	r0, r1, d7
 8008418:	f7f8 f8f6 	bl	8000608 <__aeabi_dmul>
 800841c:	9b02      	ldr	r3, [sp, #8]
 800841e:	9d00      	ldr	r5, [sp, #0]
 8008420:	930f      	str	r3, [sp, #60]	; 0x3c
 8008422:	ec41 0b19 	vmov	d9, r0, r1
 8008426:	4649      	mov	r1, r9
 8008428:	4640      	mov	r0, r8
 800842a:	f7f8 fb9d 	bl	8000b68 <__aeabi_d2iz>
 800842e:	4606      	mov	r6, r0
 8008430:	f7f8 f880 	bl	8000534 <__aeabi_i2d>
 8008434:	3630      	adds	r6, #48	; 0x30
 8008436:	4602      	mov	r2, r0
 8008438:	460b      	mov	r3, r1
 800843a:	4640      	mov	r0, r8
 800843c:	4649      	mov	r1, r9
 800843e:	f7f7 ff2b 	bl	8000298 <__aeabi_dsub>
 8008442:	f805 6b01 	strb.w	r6, [r5], #1
 8008446:	9b02      	ldr	r3, [sp, #8]
 8008448:	429d      	cmp	r5, r3
 800844a:	4680      	mov	r8, r0
 800844c:	4689      	mov	r9, r1
 800844e:	f04f 0200 	mov.w	r2, #0
 8008452:	d124      	bne.n	800849e <_dtoa_r+0x62e>
 8008454:	4b1b      	ldr	r3, [pc, #108]	; (80084c4 <_dtoa_r+0x654>)
 8008456:	ec51 0b19 	vmov	r0, r1, d9
 800845a:	f7f7 ff1f 	bl	800029c <__adddf3>
 800845e:	4602      	mov	r2, r0
 8008460:	460b      	mov	r3, r1
 8008462:	4640      	mov	r0, r8
 8008464:	4649      	mov	r1, r9
 8008466:	f7f8 fb5f 	bl	8000b28 <__aeabi_dcmpgt>
 800846a:	2800      	cmp	r0, #0
 800846c:	d173      	bne.n	8008556 <_dtoa_r+0x6e6>
 800846e:	ec53 2b19 	vmov	r2, r3, d9
 8008472:	4914      	ldr	r1, [pc, #80]	; (80084c4 <_dtoa_r+0x654>)
 8008474:	2000      	movs	r0, #0
 8008476:	f7f7 ff0f 	bl	8000298 <__aeabi_dsub>
 800847a:	4602      	mov	r2, r0
 800847c:	460b      	mov	r3, r1
 800847e:	4640      	mov	r0, r8
 8008480:	4649      	mov	r1, r9
 8008482:	f7f8 fb33 	bl	8000aec <__aeabi_dcmplt>
 8008486:	2800      	cmp	r0, #0
 8008488:	f43f af2f 	beq.w	80082ea <_dtoa_r+0x47a>
 800848c:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800848e:	1e6b      	subs	r3, r5, #1
 8008490:	930f      	str	r3, [sp, #60]	; 0x3c
 8008492:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8008496:	2b30      	cmp	r3, #48	; 0x30
 8008498:	d0f8      	beq.n	800848c <_dtoa_r+0x61c>
 800849a:	46bb      	mov	fp, r7
 800849c:	e04a      	b.n	8008534 <_dtoa_r+0x6c4>
 800849e:	4b06      	ldr	r3, [pc, #24]	; (80084b8 <_dtoa_r+0x648>)
 80084a0:	f7f8 f8b2 	bl	8000608 <__aeabi_dmul>
 80084a4:	4680      	mov	r8, r0
 80084a6:	4689      	mov	r9, r1
 80084a8:	e7bd      	b.n	8008426 <_dtoa_r+0x5b6>
 80084aa:	bf00      	nop
 80084ac:	0800b448 	.word	0x0800b448
 80084b0:	0800b420 	.word	0x0800b420
 80084b4:	3ff00000 	.word	0x3ff00000
 80084b8:	40240000 	.word	0x40240000
 80084bc:	401c0000 	.word	0x401c0000
 80084c0:	40140000 	.word	0x40140000
 80084c4:	3fe00000 	.word	0x3fe00000
 80084c8:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 80084cc:	9d00      	ldr	r5, [sp, #0]
 80084ce:	4642      	mov	r2, r8
 80084d0:	464b      	mov	r3, r9
 80084d2:	4630      	mov	r0, r6
 80084d4:	4639      	mov	r1, r7
 80084d6:	f7f8 f9c1 	bl	800085c <__aeabi_ddiv>
 80084da:	f7f8 fb45 	bl	8000b68 <__aeabi_d2iz>
 80084de:	9001      	str	r0, [sp, #4]
 80084e0:	f7f8 f828 	bl	8000534 <__aeabi_i2d>
 80084e4:	4642      	mov	r2, r8
 80084e6:	464b      	mov	r3, r9
 80084e8:	f7f8 f88e 	bl	8000608 <__aeabi_dmul>
 80084ec:	4602      	mov	r2, r0
 80084ee:	460b      	mov	r3, r1
 80084f0:	4630      	mov	r0, r6
 80084f2:	4639      	mov	r1, r7
 80084f4:	f7f7 fed0 	bl	8000298 <__aeabi_dsub>
 80084f8:	9e01      	ldr	r6, [sp, #4]
 80084fa:	9f04      	ldr	r7, [sp, #16]
 80084fc:	3630      	adds	r6, #48	; 0x30
 80084fe:	f805 6b01 	strb.w	r6, [r5], #1
 8008502:	9e00      	ldr	r6, [sp, #0]
 8008504:	1bae      	subs	r6, r5, r6
 8008506:	42b7      	cmp	r7, r6
 8008508:	4602      	mov	r2, r0
 800850a:	460b      	mov	r3, r1
 800850c:	d134      	bne.n	8008578 <_dtoa_r+0x708>
 800850e:	f7f7 fec5 	bl	800029c <__adddf3>
 8008512:	4642      	mov	r2, r8
 8008514:	464b      	mov	r3, r9
 8008516:	4606      	mov	r6, r0
 8008518:	460f      	mov	r7, r1
 800851a:	f7f8 fb05 	bl	8000b28 <__aeabi_dcmpgt>
 800851e:	b9c8      	cbnz	r0, 8008554 <_dtoa_r+0x6e4>
 8008520:	4642      	mov	r2, r8
 8008522:	464b      	mov	r3, r9
 8008524:	4630      	mov	r0, r6
 8008526:	4639      	mov	r1, r7
 8008528:	f7f8 fad6 	bl	8000ad8 <__aeabi_dcmpeq>
 800852c:	b110      	cbz	r0, 8008534 <_dtoa_r+0x6c4>
 800852e:	9b01      	ldr	r3, [sp, #4]
 8008530:	07db      	lsls	r3, r3, #31
 8008532:	d40f      	bmi.n	8008554 <_dtoa_r+0x6e4>
 8008534:	4651      	mov	r1, sl
 8008536:	4620      	mov	r0, r4
 8008538:	f000 fb18 	bl	8008b6c <_Bfree>
 800853c:	2300      	movs	r3, #0
 800853e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8008540:	702b      	strb	r3, [r5, #0]
 8008542:	f10b 0301 	add.w	r3, fp, #1
 8008546:	6013      	str	r3, [r2, #0]
 8008548:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800854a:	2b00      	cmp	r3, #0
 800854c:	f43f ace2 	beq.w	8007f14 <_dtoa_r+0xa4>
 8008550:	601d      	str	r5, [r3, #0]
 8008552:	e4df      	b.n	8007f14 <_dtoa_r+0xa4>
 8008554:	465f      	mov	r7, fp
 8008556:	462b      	mov	r3, r5
 8008558:	461d      	mov	r5, r3
 800855a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800855e:	2a39      	cmp	r2, #57	; 0x39
 8008560:	d106      	bne.n	8008570 <_dtoa_r+0x700>
 8008562:	9a00      	ldr	r2, [sp, #0]
 8008564:	429a      	cmp	r2, r3
 8008566:	d1f7      	bne.n	8008558 <_dtoa_r+0x6e8>
 8008568:	9900      	ldr	r1, [sp, #0]
 800856a:	2230      	movs	r2, #48	; 0x30
 800856c:	3701      	adds	r7, #1
 800856e:	700a      	strb	r2, [r1, #0]
 8008570:	781a      	ldrb	r2, [r3, #0]
 8008572:	3201      	adds	r2, #1
 8008574:	701a      	strb	r2, [r3, #0]
 8008576:	e790      	b.n	800849a <_dtoa_r+0x62a>
 8008578:	4ba3      	ldr	r3, [pc, #652]	; (8008808 <_dtoa_r+0x998>)
 800857a:	2200      	movs	r2, #0
 800857c:	f7f8 f844 	bl	8000608 <__aeabi_dmul>
 8008580:	2200      	movs	r2, #0
 8008582:	2300      	movs	r3, #0
 8008584:	4606      	mov	r6, r0
 8008586:	460f      	mov	r7, r1
 8008588:	f7f8 faa6 	bl	8000ad8 <__aeabi_dcmpeq>
 800858c:	2800      	cmp	r0, #0
 800858e:	d09e      	beq.n	80084ce <_dtoa_r+0x65e>
 8008590:	e7d0      	b.n	8008534 <_dtoa_r+0x6c4>
 8008592:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008594:	2a00      	cmp	r2, #0
 8008596:	f000 80ca 	beq.w	800872e <_dtoa_r+0x8be>
 800859a:	9a07      	ldr	r2, [sp, #28]
 800859c:	2a01      	cmp	r2, #1
 800859e:	f300 80ad 	bgt.w	80086fc <_dtoa_r+0x88c>
 80085a2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80085a4:	2a00      	cmp	r2, #0
 80085a6:	f000 80a5 	beq.w	80086f4 <_dtoa_r+0x884>
 80085aa:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80085ae:	9e08      	ldr	r6, [sp, #32]
 80085b0:	9d05      	ldr	r5, [sp, #20]
 80085b2:	9a05      	ldr	r2, [sp, #20]
 80085b4:	441a      	add	r2, r3
 80085b6:	9205      	str	r2, [sp, #20]
 80085b8:	9a06      	ldr	r2, [sp, #24]
 80085ba:	2101      	movs	r1, #1
 80085bc:	441a      	add	r2, r3
 80085be:	4620      	mov	r0, r4
 80085c0:	9206      	str	r2, [sp, #24]
 80085c2:	f000 fbd3 	bl	8008d6c <__i2b>
 80085c6:	4607      	mov	r7, r0
 80085c8:	b165      	cbz	r5, 80085e4 <_dtoa_r+0x774>
 80085ca:	9b06      	ldr	r3, [sp, #24]
 80085cc:	2b00      	cmp	r3, #0
 80085ce:	dd09      	ble.n	80085e4 <_dtoa_r+0x774>
 80085d0:	42ab      	cmp	r3, r5
 80085d2:	9a05      	ldr	r2, [sp, #20]
 80085d4:	bfa8      	it	ge
 80085d6:	462b      	movge	r3, r5
 80085d8:	1ad2      	subs	r2, r2, r3
 80085da:	9205      	str	r2, [sp, #20]
 80085dc:	9a06      	ldr	r2, [sp, #24]
 80085de:	1aed      	subs	r5, r5, r3
 80085e0:	1ad3      	subs	r3, r2, r3
 80085e2:	9306      	str	r3, [sp, #24]
 80085e4:	9b08      	ldr	r3, [sp, #32]
 80085e6:	b1f3      	cbz	r3, 8008626 <_dtoa_r+0x7b6>
 80085e8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80085ea:	2b00      	cmp	r3, #0
 80085ec:	f000 80a3 	beq.w	8008736 <_dtoa_r+0x8c6>
 80085f0:	2e00      	cmp	r6, #0
 80085f2:	dd10      	ble.n	8008616 <_dtoa_r+0x7a6>
 80085f4:	4639      	mov	r1, r7
 80085f6:	4632      	mov	r2, r6
 80085f8:	4620      	mov	r0, r4
 80085fa:	f000 fc77 	bl	8008eec <__pow5mult>
 80085fe:	4652      	mov	r2, sl
 8008600:	4601      	mov	r1, r0
 8008602:	4607      	mov	r7, r0
 8008604:	4620      	mov	r0, r4
 8008606:	f000 fbc7 	bl	8008d98 <__multiply>
 800860a:	4651      	mov	r1, sl
 800860c:	4680      	mov	r8, r0
 800860e:	4620      	mov	r0, r4
 8008610:	f000 faac 	bl	8008b6c <_Bfree>
 8008614:	46c2      	mov	sl, r8
 8008616:	9b08      	ldr	r3, [sp, #32]
 8008618:	1b9a      	subs	r2, r3, r6
 800861a:	d004      	beq.n	8008626 <_dtoa_r+0x7b6>
 800861c:	4651      	mov	r1, sl
 800861e:	4620      	mov	r0, r4
 8008620:	f000 fc64 	bl	8008eec <__pow5mult>
 8008624:	4682      	mov	sl, r0
 8008626:	2101      	movs	r1, #1
 8008628:	4620      	mov	r0, r4
 800862a:	f000 fb9f 	bl	8008d6c <__i2b>
 800862e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008630:	2b00      	cmp	r3, #0
 8008632:	4606      	mov	r6, r0
 8008634:	f340 8081 	ble.w	800873a <_dtoa_r+0x8ca>
 8008638:	461a      	mov	r2, r3
 800863a:	4601      	mov	r1, r0
 800863c:	4620      	mov	r0, r4
 800863e:	f000 fc55 	bl	8008eec <__pow5mult>
 8008642:	9b07      	ldr	r3, [sp, #28]
 8008644:	2b01      	cmp	r3, #1
 8008646:	4606      	mov	r6, r0
 8008648:	dd7a      	ble.n	8008740 <_dtoa_r+0x8d0>
 800864a:	f04f 0800 	mov.w	r8, #0
 800864e:	6933      	ldr	r3, [r6, #16]
 8008650:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8008654:	6918      	ldr	r0, [r3, #16]
 8008656:	f000 fb3b 	bl	8008cd0 <__hi0bits>
 800865a:	f1c0 0020 	rsb	r0, r0, #32
 800865e:	9b06      	ldr	r3, [sp, #24]
 8008660:	4418      	add	r0, r3
 8008662:	f010 001f 	ands.w	r0, r0, #31
 8008666:	f000 8094 	beq.w	8008792 <_dtoa_r+0x922>
 800866a:	f1c0 0320 	rsb	r3, r0, #32
 800866e:	2b04      	cmp	r3, #4
 8008670:	f340 8085 	ble.w	800877e <_dtoa_r+0x90e>
 8008674:	9b05      	ldr	r3, [sp, #20]
 8008676:	f1c0 001c 	rsb	r0, r0, #28
 800867a:	4403      	add	r3, r0
 800867c:	9305      	str	r3, [sp, #20]
 800867e:	9b06      	ldr	r3, [sp, #24]
 8008680:	4403      	add	r3, r0
 8008682:	4405      	add	r5, r0
 8008684:	9306      	str	r3, [sp, #24]
 8008686:	9b05      	ldr	r3, [sp, #20]
 8008688:	2b00      	cmp	r3, #0
 800868a:	dd05      	ble.n	8008698 <_dtoa_r+0x828>
 800868c:	4651      	mov	r1, sl
 800868e:	461a      	mov	r2, r3
 8008690:	4620      	mov	r0, r4
 8008692:	f000 fc85 	bl	8008fa0 <__lshift>
 8008696:	4682      	mov	sl, r0
 8008698:	9b06      	ldr	r3, [sp, #24]
 800869a:	2b00      	cmp	r3, #0
 800869c:	dd05      	ble.n	80086aa <_dtoa_r+0x83a>
 800869e:	4631      	mov	r1, r6
 80086a0:	461a      	mov	r2, r3
 80086a2:	4620      	mov	r0, r4
 80086a4:	f000 fc7c 	bl	8008fa0 <__lshift>
 80086a8:	4606      	mov	r6, r0
 80086aa:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80086ac:	2b00      	cmp	r3, #0
 80086ae:	d072      	beq.n	8008796 <_dtoa_r+0x926>
 80086b0:	4631      	mov	r1, r6
 80086b2:	4650      	mov	r0, sl
 80086b4:	f000 fce0 	bl	8009078 <__mcmp>
 80086b8:	2800      	cmp	r0, #0
 80086ba:	da6c      	bge.n	8008796 <_dtoa_r+0x926>
 80086bc:	2300      	movs	r3, #0
 80086be:	4651      	mov	r1, sl
 80086c0:	220a      	movs	r2, #10
 80086c2:	4620      	mov	r0, r4
 80086c4:	f000 fa74 	bl	8008bb0 <__multadd>
 80086c8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80086ca:	f10b 3bff 	add.w	fp, fp, #4294967295
 80086ce:	4682      	mov	sl, r0
 80086d0:	2b00      	cmp	r3, #0
 80086d2:	f000 81b0 	beq.w	8008a36 <_dtoa_r+0xbc6>
 80086d6:	2300      	movs	r3, #0
 80086d8:	4639      	mov	r1, r7
 80086da:	220a      	movs	r2, #10
 80086dc:	4620      	mov	r0, r4
 80086de:	f000 fa67 	bl	8008bb0 <__multadd>
 80086e2:	9b01      	ldr	r3, [sp, #4]
 80086e4:	2b00      	cmp	r3, #0
 80086e6:	4607      	mov	r7, r0
 80086e8:	f300 8096 	bgt.w	8008818 <_dtoa_r+0x9a8>
 80086ec:	9b07      	ldr	r3, [sp, #28]
 80086ee:	2b02      	cmp	r3, #2
 80086f0:	dc59      	bgt.n	80087a6 <_dtoa_r+0x936>
 80086f2:	e091      	b.n	8008818 <_dtoa_r+0x9a8>
 80086f4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80086f6:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80086fa:	e758      	b.n	80085ae <_dtoa_r+0x73e>
 80086fc:	9b04      	ldr	r3, [sp, #16]
 80086fe:	1e5e      	subs	r6, r3, #1
 8008700:	9b08      	ldr	r3, [sp, #32]
 8008702:	42b3      	cmp	r3, r6
 8008704:	bfbf      	itttt	lt
 8008706:	9b08      	ldrlt	r3, [sp, #32]
 8008708:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 800870a:	9608      	strlt	r6, [sp, #32]
 800870c:	1af3      	sublt	r3, r6, r3
 800870e:	bfb4      	ite	lt
 8008710:	18d2      	addlt	r2, r2, r3
 8008712:	1b9e      	subge	r6, r3, r6
 8008714:	9b04      	ldr	r3, [sp, #16]
 8008716:	bfbc      	itt	lt
 8008718:	920b      	strlt	r2, [sp, #44]	; 0x2c
 800871a:	2600      	movlt	r6, #0
 800871c:	2b00      	cmp	r3, #0
 800871e:	bfb7      	itett	lt
 8008720:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 8008724:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 8008728:	1a9d      	sublt	r5, r3, r2
 800872a:	2300      	movlt	r3, #0
 800872c:	e741      	b.n	80085b2 <_dtoa_r+0x742>
 800872e:	9e08      	ldr	r6, [sp, #32]
 8008730:	9d05      	ldr	r5, [sp, #20]
 8008732:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8008734:	e748      	b.n	80085c8 <_dtoa_r+0x758>
 8008736:	9a08      	ldr	r2, [sp, #32]
 8008738:	e770      	b.n	800861c <_dtoa_r+0x7ac>
 800873a:	9b07      	ldr	r3, [sp, #28]
 800873c:	2b01      	cmp	r3, #1
 800873e:	dc19      	bgt.n	8008774 <_dtoa_r+0x904>
 8008740:	9b02      	ldr	r3, [sp, #8]
 8008742:	b9bb      	cbnz	r3, 8008774 <_dtoa_r+0x904>
 8008744:	9b03      	ldr	r3, [sp, #12]
 8008746:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800874a:	b99b      	cbnz	r3, 8008774 <_dtoa_r+0x904>
 800874c:	9b03      	ldr	r3, [sp, #12]
 800874e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8008752:	0d1b      	lsrs	r3, r3, #20
 8008754:	051b      	lsls	r3, r3, #20
 8008756:	b183      	cbz	r3, 800877a <_dtoa_r+0x90a>
 8008758:	9b05      	ldr	r3, [sp, #20]
 800875a:	3301      	adds	r3, #1
 800875c:	9305      	str	r3, [sp, #20]
 800875e:	9b06      	ldr	r3, [sp, #24]
 8008760:	3301      	adds	r3, #1
 8008762:	9306      	str	r3, [sp, #24]
 8008764:	f04f 0801 	mov.w	r8, #1
 8008768:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800876a:	2b00      	cmp	r3, #0
 800876c:	f47f af6f 	bne.w	800864e <_dtoa_r+0x7de>
 8008770:	2001      	movs	r0, #1
 8008772:	e774      	b.n	800865e <_dtoa_r+0x7ee>
 8008774:	f04f 0800 	mov.w	r8, #0
 8008778:	e7f6      	b.n	8008768 <_dtoa_r+0x8f8>
 800877a:	4698      	mov	r8, r3
 800877c:	e7f4      	b.n	8008768 <_dtoa_r+0x8f8>
 800877e:	d082      	beq.n	8008686 <_dtoa_r+0x816>
 8008780:	9a05      	ldr	r2, [sp, #20]
 8008782:	331c      	adds	r3, #28
 8008784:	441a      	add	r2, r3
 8008786:	9205      	str	r2, [sp, #20]
 8008788:	9a06      	ldr	r2, [sp, #24]
 800878a:	441a      	add	r2, r3
 800878c:	441d      	add	r5, r3
 800878e:	9206      	str	r2, [sp, #24]
 8008790:	e779      	b.n	8008686 <_dtoa_r+0x816>
 8008792:	4603      	mov	r3, r0
 8008794:	e7f4      	b.n	8008780 <_dtoa_r+0x910>
 8008796:	9b04      	ldr	r3, [sp, #16]
 8008798:	2b00      	cmp	r3, #0
 800879a:	dc37      	bgt.n	800880c <_dtoa_r+0x99c>
 800879c:	9b07      	ldr	r3, [sp, #28]
 800879e:	2b02      	cmp	r3, #2
 80087a0:	dd34      	ble.n	800880c <_dtoa_r+0x99c>
 80087a2:	9b04      	ldr	r3, [sp, #16]
 80087a4:	9301      	str	r3, [sp, #4]
 80087a6:	9b01      	ldr	r3, [sp, #4]
 80087a8:	b963      	cbnz	r3, 80087c4 <_dtoa_r+0x954>
 80087aa:	4631      	mov	r1, r6
 80087ac:	2205      	movs	r2, #5
 80087ae:	4620      	mov	r0, r4
 80087b0:	f000 f9fe 	bl	8008bb0 <__multadd>
 80087b4:	4601      	mov	r1, r0
 80087b6:	4606      	mov	r6, r0
 80087b8:	4650      	mov	r0, sl
 80087ba:	f000 fc5d 	bl	8009078 <__mcmp>
 80087be:	2800      	cmp	r0, #0
 80087c0:	f73f adbb 	bgt.w	800833a <_dtoa_r+0x4ca>
 80087c4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80087c6:	9d00      	ldr	r5, [sp, #0]
 80087c8:	ea6f 0b03 	mvn.w	fp, r3
 80087cc:	f04f 0800 	mov.w	r8, #0
 80087d0:	4631      	mov	r1, r6
 80087d2:	4620      	mov	r0, r4
 80087d4:	f000 f9ca 	bl	8008b6c <_Bfree>
 80087d8:	2f00      	cmp	r7, #0
 80087da:	f43f aeab 	beq.w	8008534 <_dtoa_r+0x6c4>
 80087de:	f1b8 0f00 	cmp.w	r8, #0
 80087e2:	d005      	beq.n	80087f0 <_dtoa_r+0x980>
 80087e4:	45b8      	cmp	r8, r7
 80087e6:	d003      	beq.n	80087f0 <_dtoa_r+0x980>
 80087e8:	4641      	mov	r1, r8
 80087ea:	4620      	mov	r0, r4
 80087ec:	f000 f9be 	bl	8008b6c <_Bfree>
 80087f0:	4639      	mov	r1, r7
 80087f2:	4620      	mov	r0, r4
 80087f4:	f000 f9ba 	bl	8008b6c <_Bfree>
 80087f8:	e69c      	b.n	8008534 <_dtoa_r+0x6c4>
 80087fa:	2600      	movs	r6, #0
 80087fc:	4637      	mov	r7, r6
 80087fe:	e7e1      	b.n	80087c4 <_dtoa_r+0x954>
 8008800:	46bb      	mov	fp, r7
 8008802:	4637      	mov	r7, r6
 8008804:	e599      	b.n	800833a <_dtoa_r+0x4ca>
 8008806:	bf00      	nop
 8008808:	40240000 	.word	0x40240000
 800880c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800880e:	2b00      	cmp	r3, #0
 8008810:	f000 80c8 	beq.w	80089a4 <_dtoa_r+0xb34>
 8008814:	9b04      	ldr	r3, [sp, #16]
 8008816:	9301      	str	r3, [sp, #4]
 8008818:	2d00      	cmp	r5, #0
 800881a:	dd05      	ble.n	8008828 <_dtoa_r+0x9b8>
 800881c:	4639      	mov	r1, r7
 800881e:	462a      	mov	r2, r5
 8008820:	4620      	mov	r0, r4
 8008822:	f000 fbbd 	bl	8008fa0 <__lshift>
 8008826:	4607      	mov	r7, r0
 8008828:	f1b8 0f00 	cmp.w	r8, #0
 800882c:	d05b      	beq.n	80088e6 <_dtoa_r+0xa76>
 800882e:	6879      	ldr	r1, [r7, #4]
 8008830:	4620      	mov	r0, r4
 8008832:	f000 f95b 	bl	8008aec <_Balloc>
 8008836:	4605      	mov	r5, r0
 8008838:	b928      	cbnz	r0, 8008846 <_dtoa_r+0x9d6>
 800883a:	4b83      	ldr	r3, [pc, #524]	; (8008a48 <_dtoa_r+0xbd8>)
 800883c:	4602      	mov	r2, r0
 800883e:	f240 21ef 	movw	r1, #751	; 0x2ef
 8008842:	f7ff bb2e 	b.w	8007ea2 <_dtoa_r+0x32>
 8008846:	693a      	ldr	r2, [r7, #16]
 8008848:	3202      	adds	r2, #2
 800884a:	0092      	lsls	r2, r2, #2
 800884c:	f107 010c 	add.w	r1, r7, #12
 8008850:	300c      	adds	r0, #12
 8008852:	f002 f877 	bl	800a944 <memcpy>
 8008856:	2201      	movs	r2, #1
 8008858:	4629      	mov	r1, r5
 800885a:	4620      	mov	r0, r4
 800885c:	f000 fba0 	bl	8008fa0 <__lshift>
 8008860:	9b00      	ldr	r3, [sp, #0]
 8008862:	3301      	adds	r3, #1
 8008864:	9304      	str	r3, [sp, #16]
 8008866:	e9dd 2300 	ldrd	r2, r3, [sp]
 800886a:	4413      	add	r3, r2
 800886c:	9308      	str	r3, [sp, #32]
 800886e:	9b02      	ldr	r3, [sp, #8]
 8008870:	f003 0301 	and.w	r3, r3, #1
 8008874:	46b8      	mov	r8, r7
 8008876:	9306      	str	r3, [sp, #24]
 8008878:	4607      	mov	r7, r0
 800887a:	9b04      	ldr	r3, [sp, #16]
 800887c:	4631      	mov	r1, r6
 800887e:	3b01      	subs	r3, #1
 8008880:	4650      	mov	r0, sl
 8008882:	9301      	str	r3, [sp, #4]
 8008884:	f7ff fa6c 	bl	8007d60 <quorem>
 8008888:	4641      	mov	r1, r8
 800888a:	9002      	str	r0, [sp, #8]
 800888c:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8008890:	4650      	mov	r0, sl
 8008892:	f000 fbf1 	bl	8009078 <__mcmp>
 8008896:	463a      	mov	r2, r7
 8008898:	9005      	str	r0, [sp, #20]
 800889a:	4631      	mov	r1, r6
 800889c:	4620      	mov	r0, r4
 800889e:	f000 fc07 	bl	80090b0 <__mdiff>
 80088a2:	68c2      	ldr	r2, [r0, #12]
 80088a4:	4605      	mov	r5, r0
 80088a6:	bb02      	cbnz	r2, 80088ea <_dtoa_r+0xa7a>
 80088a8:	4601      	mov	r1, r0
 80088aa:	4650      	mov	r0, sl
 80088ac:	f000 fbe4 	bl	8009078 <__mcmp>
 80088b0:	4602      	mov	r2, r0
 80088b2:	4629      	mov	r1, r5
 80088b4:	4620      	mov	r0, r4
 80088b6:	9209      	str	r2, [sp, #36]	; 0x24
 80088b8:	f000 f958 	bl	8008b6c <_Bfree>
 80088bc:	9b07      	ldr	r3, [sp, #28]
 80088be:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80088c0:	9d04      	ldr	r5, [sp, #16]
 80088c2:	ea43 0102 	orr.w	r1, r3, r2
 80088c6:	9b06      	ldr	r3, [sp, #24]
 80088c8:	4319      	orrs	r1, r3
 80088ca:	d110      	bne.n	80088ee <_dtoa_r+0xa7e>
 80088cc:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 80088d0:	d029      	beq.n	8008926 <_dtoa_r+0xab6>
 80088d2:	9b05      	ldr	r3, [sp, #20]
 80088d4:	2b00      	cmp	r3, #0
 80088d6:	dd02      	ble.n	80088de <_dtoa_r+0xa6e>
 80088d8:	9b02      	ldr	r3, [sp, #8]
 80088da:	f103 0931 	add.w	r9, r3, #49	; 0x31
 80088de:	9b01      	ldr	r3, [sp, #4]
 80088e0:	f883 9000 	strb.w	r9, [r3]
 80088e4:	e774      	b.n	80087d0 <_dtoa_r+0x960>
 80088e6:	4638      	mov	r0, r7
 80088e8:	e7ba      	b.n	8008860 <_dtoa_r+0x9f0>
 80088ea:	2201      	movs	r2, #1
 80088ec:	e7e1      	b.n	80088b2 <_dtoa_r+0xa42>
 80088ee:	9b05      	ldr	r3, [sp, #20]
 80088f0:	2b00      	cmp	r3, #0
 80088f2:	db04      	blt.n	80088fe <_dtoa_r+0xa8e>
 80088f4:	9907      	ldr	r1, [sp, #28]
 80088f6:	430b      	orrs	r3, r1
 80088f8:	9906      	ldr	r1, [sp, #24]
 80088fa:	430b      	orrs	r3, r1
 80088fc:	d120      	bne.n	8008940 <_dtoa_r+0xad0>
 80088fe:	2a00      	cmp	r2, #0
 8008900:	dded      	ble.n	80088de <_dtoa_r+0xa6e>
 8008902:	4651      	mov	r1, sl
 8008904:	2201      	movs	r2, #1
 8008906:	4620      	mov	r0, r4
 8008908:	f000 fb4a 	bl	8008fa0 <__lshift>
 800890c:	4631      	mov	r1, r6
 800890e:	4682      	mov	sl, r0
 8008910:	f000 fbb2 	bl	8009078 <__mcmp>
 8008914:	2800      	cmp	r0, #0
 8008916:	dc03      	bgt.n	8008920 <_dtoa_r+0xab0>
 8008918:	d1e1      	bne.n	80088de <_dtoa_r+0xa6e>
 800891a:	f019 0f01 	tst.w	r9, #1
 800891e:	d0de      	beq.n	80088de <_dtoa_r+0xa6e>
 8008920:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8008924:	d1d8      	bne.n	80088d8 <_dtoa_r+0xa68>
 8008926:	9a01      	ldr	r2, [sp, #4]
 8008928:	2339      	movs	r3, #57	; 0x39
 800892a:	7013      	strb	r3, [r2, #0]
 800892c:	462b      	mov	r3, r5
 800892e:	461d      	mov	r5, r3
 8008930:	3b01      	subs	r3, #1
 8008932:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8008936:	2a39      	cmp	r2, #57	; 0x39
 8008938:	d06c      	beq.n	8008a14 <_dtoa_r+0xba4>
 800893a:	3201      	adds	r2, #1
 800893c:	701a      	strb	r2, [r3, #0]
 800893e:	e747      	b.n	80087d0 <_dtoa_r+0x960>
 8008940:	2a00      	cmp	r2, #0
 8008942:	dd07      	ble.n	8008954 <_dtoa_r+0xae4>
 8008944:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8008948:	d0ed      	beq.n	8008926 <_dtoa_r+0xab6>
 800894a:	9a01      	ldr	r2, [sp, #4]
 800894c:	f109 0301 	add.w	r3, r9, #1
 8008950:	7013      	strb	r3, [r2, #0]
 8008952:	e73d      	b.n	80087d0 <_dtoa_r+0x960>
 8008954:	9b04      	ldr	r3, [sp, #16]
 8008956:	9a08      	ldr	r2, [sp, #32]
 8008958:	f803 9c01 	strb.w	r9, [r3, #-1]
 800895c:	4293      	cmp	r3, r2
 800895e:	d043      	beq.n	80089e8 <_dtoa_r+0xb78>
 8008960:	4651      	mov	r1, sl
 8008962:	2300      	movs	r3, #0
 8008964:	220a      	movs	r2, #10
 8008966:	4620      	mov	r0, r4
 8008968:	f000 f922 	bl	8008bb0 <__multadd>
 800896c:	45b8      	cmp	r8, r7
 800896e:	4682      	mov	sl, r0
 8008970:	f04f 0300 	mov.w	r3, #0
 8008974:	f04f 020a 	mov.w	r2, #10
 8008978:	4641      	mov	r1, r8
 800897a:	4620      	mov	r0, r4
 800897c:	d107      	bne.n	800898e <_dtoa_r+0xb1e>
 800897e:	f000 f917 	bl	8008bb0 <__multadd>
 8008982:	4680      	mov	r8, r0
 8008984:	4607      	mov	r7, r0
 8008986:	9b04      	ldr	r3, [sp, #16]
 8008988:	3301      	adds	r3, #1
 800898a:	9304      	str	r3, [sp, #16]
 800898c:	e775      	b.n	800887a <_dtoa_r+0xa0a>
 800898e:	f000 f90f 	bl	8008bb0 <__multadd>
 8008992:	4639      	mov	r1, r7
 8008994:	4680      	mov	r8, r0
 8008996:	2300      	movs	r3, #0
 8008998:	220a      	movs	r2, #10
 800899a:	4620      	mov	r0, r4
 800899c:	f000 f908 	bl	8008bb0 <__multadd>
 80089a0:	4607      	mov	r7, r0
 80089a2:	e7f0      	b.n	8008986 <_dtoa_r+0xb16>
 80089a4:	9b04      	ldr	r3, [sp, #16]
 80089a6:	9301      	str	r3, [sp, #4]
 80089a8:	9d00      	ldr	r5, [sp, #0]
 80089aa:	4631      	mov	r1, r6
 80089ac:	4650      	mov	r0, sl
 80089ae:	f7ff f9d7 	bl	8007d60 <quorem>
 80089b2:	f100 0930 	add.w	r9, r0, #48	; 0x30
 80089b6:	9b00      	ldr	r3, [sp, #0]
 80089b8:	f805 9b01 	strb.w	r9, [r5], #1
 80089bc:	1aea      	subs	r2, r5, r3
 80089be:	9b01      	ldr	r3, [sp, #4]
 80089c0:	4293      	cmp	r3, r2
 80089c2:	dd07      	ble.n	80089d4 <_dtoa_r+0xb64>
 80089c4:	4651      	mov	r1, sl
 80089c6:	2300      	movs	r3, #0
 80089c8:	220a      	movs	r2, #10
 80089ca:	4620      	mov	r0, r4
 80089cc:	f000 f8f0 	bl	8008bb0 <__multadd>
 80089d0:	4682      	mov	sl, r0
 80089d2:	e7ea      	b.n	80089aa <_dtoa_r+0xb3a>
 80089d4:	9b01      	ldr	r3, [sp, #4]
 80089d6:	2b00      	cmp	r3, #0
 80089d8:	bfc8      	it	gt
 80089da:	461d      	movgt	r5, r3
 80089dc:	9b00      	ldr	r3, [sp, #0]
 80089de:	bfd8      	it	le
 80089e0:	2501      	movle	r5, #1
 80089e2:	441d      	add	r5, r3
 80089e4:	f04f 0800 	mov.w	r8, #0
 80089e8:	4651      	mov	r1, sl
 80089ea:	2201      	movs	r2, #1
 80089ec:	4620      	mov	r0, r4
 80089ee:	f000 fad7 	bl	8008fa0 <__lshift>
 80089f2:	4631      	mov	r1, r6
 80089f4:	4682      	mov	sl, r0
 80089f6:	f000 fb3f 	bl	8009078 <__mcmp>
 80089fa:	2800      	cmp	r0, #0
 80089fc:	dc96      	bgt.n	800892c <_dtoa_r+0xabc>
 80089fe:	d102      	bne.n	8008a06 <_dtoa_r+0xb96>
 8008a00:	f019 0f01 	tst.w	r9, #1
 8008a04:	d192      	bne.n	800892c <_dtoa_r+0xabc>
 8008a06:	462b      	mov	r3, r5
 8008a08:	461d      	mov	r5, r3
 8008a0a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008a0e:	2a30      	cmp	r2, #48	; 0x30
 8008a10:	d0fa      	beq.n	8008a08 <_dtoa_r+0xb98>
 8008a12:	e6dd      	b.n	80087d0 <_dtoa_r+0x960>
 8008a14:	9a00      	ldr	r2, [sp, #0]
 8008a16:	429a      	cmp	r2, r3
 8008a18:	d189      	bne.n	800892e <_dtoa_r+0xabe>
 8008a1a:	f10b 0b01 	add.w	fp, fp, #1
 8008a1e:	2331      	movs	r3, #49	; 0x31
 8008a20:	e796      	b.n	8008950 <_dtoa_r+0xae0>
 8008a22:	4b0a      	ldr	r3, [pc, #40]	; (8008a4c <_dtoa_r+0xbdc>)
 8008a24:	f7ff ba99 	b.w	8007f5a <_dtoa_r+0xea>
 8008a28:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008a2a:	2b00      	cmp	r3, #0
 8008a2c:	f47f aa6d 	bne.w	8007f0a <_dtoa_r+0x9a>
 8008a30:	4b07      	ldr	r3, [pc, #28]	; (8008a50 <_dtoa_r+0xbe0>)
 8008a32:	f7ff ba92 	b.w	8007f5a <_dtoa_r+0xea>
 8008a36:	9b01      	ldr	r3, [sp, #4]
 8008a38:	2b00      	cmp	r3, #0
 8008a3a:	dcb5      	bgt.n	80089a8 <_dtoa_r+0xb38>
 8008a3c:	9b07      	ldr	r3, [sp, #28]
 8008a3e:	2b02      	cmp	r3, #2
 8008a40:	f73f aeb1 	bgt.w	80087a6 <_dtoa_r+0x936>
 8008a44:	e7b0      	b.n	80089a8 <_dtoa_r+0xb38>
 8008a46:	bf00      	nop
 8008a48:	0800b3b5 	.word	0x0800b3b5
 8008a4c:	0800b310 	.word	0x0800b310
 8008a50:	0800b339 	.word	0x0800b339

08008a54 <_free_r>:
 8008a54:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8008a56:	2900      	cmp	r1, #0
 8008a58:	d044      	beq.n	8008ae4 <_free_r+0x90>
 8008a5a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008a5e:	9001      	str	r0, [sp, #4]
 8008a60:	2b00      	cmp	r3, #0
 8008a62:	f1a1 0404 	sub.w	r4, r1, #4
 8008a66:	bfb8      	it	lt
 8008a68:	18e4      	addlt	r4, r4, r3
 8008a6a:	f7fd ff65 	bl	8006938 <__malloc_lock>
 8008a6e:	4a1e      	ldr	r2, [pc, #120]	; (8008ae8 <_free_r+0x94>)
 8008a70:	9801      	ldr	r0, [sp, #4]
 8008a72:	6813      	ldr	r3, [r2, #0]
 8008a74:	b933      	cbnz	r3, 8008a84 <_free_r+0x30>
 8008a76:	6063      	str	r3, [r4, #4]
 8008a78:	6014      	str	r4, [r2, #0]
 8008a7a:	b003      	add	sp, #12
 8008a7c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8008a80:	f7fd bf60 	b.w	8006944 <__malloc_unlock>
 8008a84:	42a3      	cmp	r3, r4
 8008a86:	d908      	bls.n	8008a9a <_free_r+0x46>
 8008a88:	6825      	ldr	r5, [r4, #0]
 8008a8a:	1961      	adds	r1, r4, r5
 8008a8c:	428b      	cmp	r3, r1
 8008a8e:	bf01      	itttt	eq
 8008a90:	6819      	ldreq	r1, [r3, #0]
 8008a92:	685b      	ldreq	r3, [r3, #4]
 8008a94:	1949      	addeq	r1, r1, r5
 8008a96:	6021      	streq	r1, [r4, #0]
 8008a98:	e7ed      	b.n	8008a76 <_free_r+0x22>
 8008a9a:	461a      	mov	r2, r3
 8008a9c:	685b      	ldr	r3, [r3, #4]
 8008a9e:	b10b      	cbz	r3, 8008aa4 <_free_r+0x50>
 8008aa0:	42a3      	cmp	r3, r4
 8008aa2:	d9fa      	bls.n	8008a9a <_free_r+0x46>
 8008aa4:	6811      	ldr	r1, [r2, #0]
 8008aa6:	1855      	adds	r5, r2, r1
 8008aa8:	42a5      	cmp	r5, r4
 8008aaa:	d10b      	bne.n	8008ac4 <_free_r+0x70>
 8008aac:	6824      	ldr	r4, [r4, #0]
 8008aae:	4421      	add	r1, r4
 8008ab0:	1854      	adds	r4, r2, r1
 8008ab2:	42a3      	cmp	r3, r4
 8008ab4:	6011      	str	r1, [r2, #0]
 8008ab6:	d1e0      	bne.n	8008a7a <_free_r+0x26>
 8008ab8:	681c      	ldr	r4, [r3, #0]
 8008aba:	685b      	ldr	r3, [r3, #4]
 8008abc:	6053      	str	r3, [r2, #4]
 8008abe:	440c      	add	r4, r1
 8008ac0:	6014      	str	r4, [r2, #0]
 8008ac2:	e7da      	b.n	8008a7a <_free_r+0x26>
 8008ac4:	d902      	bls.n	8008acc <_free_r+0x78>
 8008ac6:	230c      	movs	r3, #12
 8008ac8:	6003      	str	r3, [r0, #0]
 8008aca:	e7d6      	b.n	8008a7a <_free_r+0x26>
 8008acc:	6825      	ldr	r5, [r4, #0]
 8008ace:	1961      	adds	r1, r4, r5
 8008ad0:	428b      	cmp	r3, r1
 8008ad2:	bf04      	itt	eq
 8008ad4:	6819      	ldreq	r1, [r3, #0]
 8008ad6:	685b      	ldreq	r3, [r3, #4]
 8008ad8:	6063      	str	r3, [r4, #4]
 8008ada:	bf04      	itt	eq
 8008adc:	1949      	addeq	r1, r1, r5
 8008ade:	6021      	streq	r1, [r4, #0]
 8008ae0:	6054      	str	r4, [r2, #4]
 8008ae2:	e7ca      	b.n	8008a7a <_free_r+0x26>
 8008ae4:	b003      	add	sp, #12
 8008ae6:	bd30      	pop	{r4, r5, pc}
 8008ae8:	20000524 	.word	0x20000524

08008aec <_Balloc>:
 8008aec:	b570      	push	{r4, r5, r6, lr}
 8008aee:	69c6      	ldr	r6, [r0, #28]
 8008af0:	4604      	mov	r4, r0
 8008af2:	460d      	mov	r5, r1
 8008af4:	b976      	cbnz	r6, 8008b14 <_Balloc+0x28>
 8008af6:	2010      	movs	r0, #16
 8008af8:	f7fd fe76 	bl	80067e8 <malloc>
 8008afc:	4602      	mov	r2, r0
 8008afe:	61e0      	str	r0, [r4, #28]
 8008b00:	b920      	cbnz	r0, 8008b0c <_Balloc+0x20>
 8008b02:	4b18      	ldr	r3, [pc, #96]	; (8008b64 <_Balloc+0x78>)
 8008b04:	4818      	ldr	r0, [pc, #96]	; (8008b68 <_Balloc+0x7c>)
 8008b06:	216b      	movs	r1, #107	; 0x6b
 8008b08:	f001 ff32 	bl	800a970 <__assert_func>
 8008b0c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008b10:	6006      	str	r6, [r0, #0]
 8008b12:	60c6      	str	r6, [r0, #12]
 8008b14:	69e6      	ldr	r6, [r4, #28]
 8008b16:	68f3      	ldr	r3, [r6, #12]
 8008b18:	b183      	cbz	r3, 8008b3c <_Balloc+0x50>
 8008b1a:	69e3      	ldr	r3, [r4, #28]
 8008b1c:	68db      	ldr	r3, [r3, #12]
 8008b1e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8008b22:	b9b8      	cbnz	r0, 8008b54 <_Balloc+0x68>
 8008b24:	2101      	movs	r1, #1
 8008b26:	fa01 f605 	lsl.w	r6, r1, r5
 8008b2a:	1d72      	adds	r2, r6, #5
 8008b2c:	0092      	lsls	r2, r2, #2
 8008b2e:	4620      	mov	r0, r4
 8008b30:	f001 ff3c 	bl	800a9ac <_calloc_r>
 8008b34:	b160      	cbz	r0, 8008b50 <_Balloc+0x64>
 8008b36:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8008b3a:	e00e      	b.n	8008b5a <_Balloc+0x6e>
 8008b3c:	2221      	movs	r2, #33	; 0x21
 8008b3e:	2104      	movs	r1, #4
 8008b40:	4620      	mov	r0, r4
 8008b42:	f001 ff33 	bl	800a9ac <_calloc_r>
 8008b46:	69e3      	ldr	r3, [r4, #28]
 8008b48:	60f0      	str	r0, [r6, #12]
 8008b4a:	68db      	ldr	r3, [r3, #12]
 8008b4c:	2b00      	cmp	r3, #0
 8008b4e:	d1e4      	bne.n	8008b1a <_Balloc+0x2e>
 8008b50:	2000      	movs	r0, #0
 8008b52:	bd70      	pop	{r4, r5, r6, pc}
 8008b54:	6802      	ldr	r2, [r0, #0]
 8008b56:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8008b5a:	2300      	movs	r3, #0
 8008b5c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8008b60:	e7f7      	b.n	8008b52 <_Balloc+0x66>
 8008b62:	bf00      	nop
 8008b64:	0800b346 	.word	0x0800b346
 8008b68:	0800b3c6 	.word	0x0800b3c6

08008b6c <_Bfree>:
 8008b6c:	b570      	push	{r4, r5, r6, lr}
 8008b6e:	69c6      	ldr	r6, [r0, #28]
 8008b70:	4605      	mov	r5, r0
 8008b72:	460c      	mov	r4, r1
 8008b74:	b976      	cbnz	r6, 8008b94 <_Bfree+0x28>
 8008b76:	2010      	movs	r0, #16
 8008b78:	f7fd fe36 	bl	80067e8 <malloc>
 8008b7c:	4602      	mov	r2, r0
 8008b7e:	61e8      	str	r0, [r5, #28]
 8008b80:	b920      	cbnz	r0, 8008b8c <_Bfree+0x20>
 8008b82:	4b09      	ldr	r3, [pc, #36]	; (8008ba8 <_Bfree+0x3c>)
 8008b84:	4809      	ldr	r0, [pc, #36]	; (8008bac <_Bfree+0x40>)
 8008b86:	218f      	movs	r1, #143	; 0x8f
 8008b88:	f001 fef2 	bl	800a970 <__assert_func>
 8008b8c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008b90:	6006      	str	r6, [r0, #0]
 8008b92:	60c6      	str	r6, [r0, #12]
 8008b94:	b13c      	cbz	r4, 8008ba6 <_Bfree+0x3a>
 8008b96:	69eb      	ldr	r3, [r5, #28]
 8008b98:	6862      	ldr	r2, [r4, #4]
 8008b9a:	68db      	ldr	r3, [r3, #12]
 8008b9c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8008ba0:	6021      	str	r1, [r4, #0]
 8008ba2:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8008ba6:	bd70      	pop	{r4, r5, r6, pc}
 8008ba8:	0800b346 	.word	0x0800b346
 8008bac:	0800b3c6 	.word	0x0800b3c6

08008bb0 <__multadd>:
 8008bb0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008bb4:	690d      	ldr	r5, [r1, #16]
 8008bb6:	4607      	mov	r7, r0
 8008bb8:	460c      	mov	r4, r1
 8008bba:	461e      	mov	r6, r3
 8008bbc:	f101 0c14 	add.w	ip, r1, #20
 8008bc0:	2000      	movs	r0, #0
 8008bc2:	f8dc 3000 	ldr.w	r3, [ip]
 8008bc6:	b299      	uxth	r1, r3
 8008bc8:	fb02 6101 	mla	r1, r2, r1, r6
 8008bcc:	0c1e      	lsrs	r6, r3, #16
 8008bce:	0c0b      	lsrs	r3, r1, #16
 8008bd0:	fb02 3306 	mla	r3, r2, r6, r3
 8008bd4:	b289      	uxth	r1, r1
 8008bd6:	3001      	adds	r0, #1
 8008bd8:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8008bdc:	4285      	cmp	r5, r0
 8008bde:	f84c 1b04 	str.w	r1, [ip], #4
 8008be2:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8008be6:	dcec      	bgt.n	8008bc2 <__multadd+0x12>
 8008be8:	b30e      	cbz	r6, 8008c2e <__multadd+0x7e>
 8008bea:	68a3      	ldr	r3, [r4, #8]
 8008bec:	42ab      	cmp	r3, r5
 8008bee:	dc19      	bgt.n	8008c24 <__multadd+0x74>
 8008bf0:	6861      	ldr	r1, [r4, #4]
 8008bf2:	4638      	mov	r0, r7
 8008bf4:	3101      	adds	r1, #1
 8008bf6:	f7ff ff79 	bl	8008aec <_Balloc>
 8008bfa:	4680      	mov	r8, r0
 8008bfc:	b928      	cbnz	r0, 8008c0a <__multadd+0x5a>
 8008bfe:	4602      	mov	r2, r0
 8008c00:	4b0c      	ldr	r3, [pc, #48]	; (8008c34 <__multadd+0x84>)
 8008c02:	480d      	ldr	r0, [pc, #52]	; (8008c38 <__multadd+0x88>)
 8008c04:	21ba      	movs	r1, #186	; 0xba
 8008c06:	f001 feb3 	bl	800a970 <__assert_func>
 8008c0a:	6922      	ldr	r2, [r4, #16]
 8008c0c:	3202      	adds	r2, #2
 8008c0e:	f104 010c 	add.w	r1, r4, #12
 8008c12:	0092      	lsls	r2, r2, #2
 8008c14:	300c      	adds	r0, #12
 8008c16:	f001 fe95 	bl	800a944 <memcpy>
 8008c1a:	4621      	mov	r1, r4
 8008c1c:	4638      	mov	r0, r7
 8008c1e:	f7ff ffa5 	bl	8008b6c <_Bfree>
 8008c22:	4644      	mov	r4, r8
 8008c24:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8008c28:	3501      	adds	r5, #1
 8008c2a:	615e      	str	r6, [r3, #20]
 8008c2c:	6125      	str	r5, [r4, #16]
 8008c2e:	4620      	mov	r0, r4
 8008c30:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008c34:	0800b3b5 	.word	0x0800b3b5
 8008c38:	0800b3c6 	.word	0x0800b3c6

08008c3c <__s2b>:
 8008c3c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008c40:	460c      	mov	r4, r1
 8008c42:	4615      	mov	r5, r2
 8008c44:	461f      	mov	r7, r3
 8008c46:	2209      	movs	r2, #9
 8008c48:	3308      	adds	r3, #8
 8008c4a:	4606      	mov	r6, r0
 8008c4c:	fb93 f3f2 	sdiv	r3, r3, r2
 8008c50:	2100      	movs	r1, #0
 8008c52:	2201      	movs	r2, #1
 8008c54:	429a      	cmp	r2, r3
 8008c56:	db09      	blt.n	8008c6c <__s2b+0x30>
 8008c58:	4630      	mov	r0, r6
 8008c5a:	f7ff ff47 	bl	8008aec <_Balloc>
 8008c5e:	b940      	cbnz	r0, 8008c72 <__s2b+0x36>
 8008c60:	4602      	mov	r2, r0
 8008c62:	4b19      	ldr	r3, [pc, #100]	; (8008cc8 <__s2b+0x8c>)
 8008c64:	4819      	ldr	r0, [pc, #100]	; (8008ccc <__s2b+0x90>)
 8008c66:	21d3      	movs	r1, #211	; 0xd3
 8008c68:	f001 fe82 	bl	800a970 <__assert_func>
 8008c6c:	0052      	lsls	r2, r2, #1
 8008c6e:	3101      	adds	r1, #1
 8008c70:	e7f0      	b.n	8008c54 <__s2b+0x18>
 8008c72:	9b08      	ldr	r3, [sp, #32]
 8008c74:	6143      	str	r3, [r0, #20]
 8008c76:	2d09      	cmp	r5, #9
 8008c78:	f04f 0301 	mov.w	r3, #1
 8008c7c:	6103      	str	r3, [r0, #16]
 8008c7e:	dd16      	ble.n	8008cae <__s2b+0x72>
 8008c80:	f104 0909 	add.w	r9, r4, #9
 8008c84:	46c8      	mov	r8, r9
 8008c86:	442c      	add	r4, r5
 8008c88:	f818 3b01 	ldrb.w	r3, [r8], #1
 8008c8c:	4601      	mov	r1, r0
 8008c8e:	3b30      	subs	r3, #48	; 0x30
 8008c90:	220a      	movs	r2, #10
 8008c92:	4630      	mov	r0, r6
 8008c94:	f7ff ff8c 	bl	8008bb0 <__multadd>
 8008c98:	45a0      	cmp	r8, r4
 8008c9a:	d1f5      	bne.n	8008c88 <__s2b+0x4c>
 8008c9c:	f1a5 0408 	sub.w	r4, r5, #8
 8008ca0:	444c      	add	r4, r9
 8008ca2:	1b2d      	subs	r5, r5, r4
 8008ca4:	1963      	adds	r3, r4, r5
 8008ca6:	42bb      	cmp	r3, r7
 8008ca8:	db04      	blt.n	8008cb4 <__s2b+0x78>
 8008caa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008cae:	340a      	adds	r4, #10
 8008cb0:	2509      	movs	r5, #9
 8008cb2:	e7f6      	b.n	8008ca2 <__s2b+0x66>
 8008cb4:	f814 3b01 	ldrb.w	r3, [r4], #1
 8008cb8:	4601      	mov	r1, r0
 8008cba:	3b30      	subs	r3, #48	; 0x30
 8008cbc:	220a      	movs	r2, #10
 8008cbe:	4630      	mov	r0, r6
 8008cc0:	f7ff ff76 	bl	8008bb0 <__multadd>
 8008cc4:	e7ee      	b.n	8008ca4 <__s2b+0x68>
 8008cc6:	bf00      	nop
 8008cc8:	0800b3b5 	.word	0x0800b3b5
 8008ccc:	0800b3c6 	.word	0x0800b3c6

08008cd0 <__hi0bits>:
 8008cd0:	0c03      	lsrs	r3, r0, #16
 8008cd2:	041b      	lsls	r3, r3, #16
 8008cd4:	b9d3      	cbnz	r3, 8008d0c <__hi0bits+0x3c>
 8008cd6:	0400      	lsls	r0, r0, #16
 8008cd8:	2310      	movs	r3, #16
 8008cda:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8008cde:	bf04      	itt	eq
 8008ce0:	0200      	lsleq	r0, r0, #8
 8008ce2:	3308      	addeq	r3, #8
 8008ce4:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8008ce8:	bf04      	itt	eq
 8008cea:	0100      	lsleq	r0, r0, #4
 8008cec:	3304      	addeq	r3, #4
 8008cee:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8008cf2:	bf04      	itt	eq
 8008cf4:	0080      	lsleq	r0, r0, #2
 8008cf6:	3302      	addeq	r3, #2
 8008cf8:	2800      	cmp	r0, #0
 8008cfa:	db05      	blt.n	8008d08 <__hi0bits+0x38>
 8008cfc:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8008d00:	f103 0301 	add.w	r3, r3, #1
 8008d04:	bf08      	it	eq
 8008d06:	2320      	moveq	r3, #32
 8008d08:	4618      	mov	r0, r3
 8008d0a:	4770      	bx	lr
 8008d0c:	2300      	movs	r3, #0
 8008d0e:	e7e4      	b.n	8008cda <__hi0bits+0xa>

08008d10 <__lo0bits>:
 8008d10:	6803      	ldr	r3, [r0, #0]
 8008d12:	f013 0207 	ands.w	r2, r3, #7
 8008d16:	d00c      	beq.n	8008d32 <__lo0bits+0x22>
 8008d18:	07d9      	lsls	r1, r3, #31
 8008d1a:	d422      	bmi.n	8008d62 <__lo0bits+0x52>
 8008d1c:	079a      	lsls	r2, r3, #30
 8008d1e:	bf49      	itett	mi
 8008d20:	085b      	lsrmi	r3, r3, #1
 8008d22:	089b      	lsrpl	r3, r3, #2
 8008d24:	6003      	strmi	r3, [r0, #0]
 8008d26:	2201      	movmi	r2, #1
 8008d28:	bf5c      	itt	pl
 8008d2a:	6003      	strpl	r3, [r0, #0]
 8008d2c:	2202      	movpl	r2, #2
 8008d2e:	4610      	mov	r0, r2
 8008d30:	4770      	bx	lr
 8008d32:	b299      	uxth	r1, r3
 8008d34:	b909      	cbnz	r1, 8008d3a <__lo0bits+0x2a>
 8008d36:	0c1b      	lsrs	r3, r3, #16
 8008d38:	2210      	movs	r2, #16
 8008d3a:	b2d9      	uxtb	r1, r3
 8008d3c:	b909      	cbnz	r1, 8008d42 <__lo0bits+0x32>
 8008d3e:	3208      	adds	r2, #8
 8008d40:	0a1b      	lsrs	r3, r3, #8
 8008d42:	0719      	lsls	r1, r3, #28
 8008d44:	bf04      	itt	eq
 8008d46:	091b      	lsreq	r3, r3, #4
 8008d48:	3204      	addeq	r2, #4
 8008d4a:	0799      	lsls	r1, r3, #30
 8008d4c:	bf04      	itt	eq
 8008d4e:	089b      	lsreq	r3, r3, #2
 8008d50:	3202      	addeq	r2, #2
 8008d52:	07d9      	lsls	r1, r3, #31
 8008d54:	d403      	bmi.n	8008d5e <__lo0bits+0x4e>
 8008d56:	085b      	lsrs	r3, r3, #1
 8008d58:	f102 0201 	add.w	r2, r2, #1
 8008d5c:	d003      	beq.n	8008d66 <__lo0bits+0x56>
 8008d5e:	6003      	str	r3, [r0, #0]
 8008d60:	e7e5      	b.n	8008d2e <__lo0bits+0x1e>
 8008d62:	2200      	movs	r2, #0
 8008d64:	e7e3      	b.n	8008d2e <__lo0bits+0x1e>
 8008d66:	2220      	movs	r2, #32
 8008d68:	e7e1      	b.n	8008d2e <__lo0bits+0x1e>
	...

08008d6c <__i2b>:
 8008d6c:	b510      	push	{r4, lr}
 8008d6e:	460c      	mov	r4, r1
 8008d70:	2101      	movs	r1, #1
 8008d72:	f7ff febb 	bl	8008aec <_Balloc>
 8008d76:	4602      	mov	r2, r0
 8008d78:	b928      	cbnz	r0, 8008d86 <__i2b+0x1a>
 8008d7a:	4b05      	ldr	r3, [pc, #20]	; (8008d90 <__i2b+0x24>)
 8008d7c:	4805      	ldr	r0, [pc, #20]	; (8008d94 <__i2b+0x28>)
 8008d7e:	f240 1145 	movw	r1, #325	; 0x145
 8008d82:	f001 fdf5 	bl	800a970 <__assert_func>
 8008d86:	2301      	movs	r3, #1
 8008d88:	6144      	str	r4, [r0, #20]
 8008d8a:	6103      	str	r3, [r0, #16]
 8008d8c:	bd10      	pop	{r4, pc}
 8008d8e:	bf00      	nop
 8008d90:	0800b3b5 	.word	0x0800b3b5
 8008d94:	0800b3c6 	.word	0x0800b3c6

08008d98 <__multiply>:
 8008d98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008d9c:	4691      	mov	r9, r2
 8008d9e:	690a      	ldr	r2, [r1, #16]
 8008da0:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8008da4:	429a      	cmp	r2, r3
 8008da6:	bfb8      	it	lt
 8008da8:	460b      	movlt	r3, r1
 8008daa:	460c      	mov	r4, r1
 8008dac:	bfbc      	itt	lt
 8008dae:	464c      	movlt	r4, r9
 8008db0:	4699      	movlt	r9, r3
 8008db2:	6927      	ldr	r7, [r4, #16]
 8008db4:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8008db8:	68a3      	ldr	r3, [r4, #8]
 8008dba:	6861      	ldr	r1, [r4, #4]
 8008dbc:	eb07 060a 	add.w	r6, r7, sl
 8008dc0:	42b3      	cmp	r3, r6
 8008dc2:	b085      	sub	sp, #20
 8008dc4:	bfb8      	it	lt
 8008dc6:	3101      	addlt	r1, #1
 8008dc8:	f7ff fe90 	bl	8008aec <_Balloc>
 8008dcc:	b930      	cbnz	r0, 8008ddc <__multiply+0x44>
 8008dce:	4602      	mov	r2, r0
 8008dd0:	4b44      	ldr	r3, [pc, #272]	; (8008ee4 <__multiply+0x14c>)
 8008dd2:	4845      	ldr	r0, [pc, #276]	; (8008ee8 <__multiply+0x150>)
 8008dd4:	f44f 71b1 	mov.w	r1, #354	; 0x162
 8008dd8:	f001 fdca 	bl	800a970 <__assert_func>
 8008ddc:	f100 0514 	add.w	r5, r0, #20
 8008de0:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8008de4:	462b      	mov	r3, r5
 8008de6:	2200      	movs	r2, #0
 8008de8:	4543      	cmp	r3, r8
 8008dea:	d321      	bcc.n	8008e30 <__multiply+0x98>
 8008dec:	f104 0314 	add.w	r3, r4, #20
 8008df0:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8008df4:	f109 0314 	add.w	r3, r9, #20
 8008df8:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8008dfc:	9202      	str	r2, [sp, #8]
 8008dfe:	1b3a      	subs	r2, r7, r4
 8008e00:	3a15      	subs	r2, #21
 8008e02:	f022 0203 	bic.w	r2, r2, #3
 8008e06:	3204      	adds	r2, #4
 8008e08:	f104 0115 	add.w	r1, r4, #21
 8008e0c:	428f      	cmp	r7, r1
 8008e0e:	bf38      	it	cc
 8008e10:	2204      	movcc	r2, #4
 8008e12:	9201      	str	r2, [sp, #4]
 8008e14:	9a02      	ldr	r2, [sp, #8]
 8008e16:	9303      	str	r3, [sp, #12]
 8008e18:	429a      	cmp	r2, r3
 8008e1a:	d80c      	bhi.n	8008e36 <__multiply+0x9e>
 8008e1c:	2e00      	cmp	r6, #0
 8008e1e:	dd03      	ble.n	8008e28 <__multiply+0x90>
 8008e20:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8008e24:	2b00      	cmp	r3, #0
 8008e26:	d05b      	beq.n	8008ee0 <__multiply+0x148>
 8008e28:	6106      	str	r6, [r0, #16]
 8008e2a:	b005      	add	sp, #20
 8008e2c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008e30:	f843 2b04 	str.w	r2, [r3], #4
 8008e34:	e7d8      	b.n	8008de8 <__multiply+0x50>
 8008e36:	f8b3 a000 	ldrh.w	sl, [r3]
 8008e3a:	f1ba 0f00 	cmp.w	sl, #0
 8008e3e:	d024      	beq.n	8008e8a <__multiply+0xf2>
 8008e40:	f104 0e14 	add.w	lr, r4, #20
 8008e44:	46a9      	mov	r9, r5
 8008e46:	f04f 0c00 	mov.w	ip, #0
 8008e4a:	f85e 2b04 	ldr.w	r2, [lr], #4
 8008e4e:	f8d9 1000 	ldr.w	r1, [r9]
 8008e52:	fa1f fb82 	uxth.w	fp, r2
 8008e56:	b289      	uxth	r1, r1
 8008e58:	fb0a 110b 	mla	r1, sl, fp, r1
 8008e5c:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8008e60:	f8d9 2000 	ldr.w	r2, [r9]
 8008e64:	4461      	add	r1, ip
 8008e66:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8008e6a:	fb0a c20b 	mla	r2, sl, fp, ip
 8008e6e:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8008e72:	b289      	uxth	r1, r1
 8008e74:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8008e78:	4577      	cmp	r7, lr
 8008e7a:	f849 1b04 	str.w	r1, [r9], #4
 8008e7e:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8008e82:	d8e2      	bhi.n	8008e4a <__multiply+0xb2>
 8008e84:	9a01      	ldr	r2, [sp, #4]
 8008e86:	f845 c002 	str.w	ip, [r5, r2]
 8008e8a:	9a03      	ldr	r2, [sp, #12]
 8008e8c:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8008e90:	3304      	adds	r3, #4
 8008e92:	f1b9 0f00 	cmp.w	r9, #0
 8008e96:	d021      	beq.n	8008edc <__multiply+0x144>
 8008e98:	6829      	ldr	r1, [r5, #0]
 8008e9a:	f104 0c14 	add.w	ip, r4, #20
 8008e9e:	46ae      	mov	lr, r5
 8008ea0:	f04f 0a00 	mov.w	sl, #0
 8008ea4:	f8bc b000 	ldrh.w	fp, [ip]
 8008ea8:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8008eac:	fb09 220b 	mla	r2, r9, fp, r2
 8008eb0:	4452      	add	r2, sl
 8008eb2:	b289      	uxth	r1, r1
 8008eb4:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8008eb8:	f84e 1b04 	str.w	r1, [lr], #4
 8008ebc:	f85c 1b04 	ldr.w	r1, [ip], #4
 8008ec0:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8008ec4:	f8be 1000 	ldrh.w	r1, [lr]
 8008ec8:	fb09 110a 	mla	r1, r9, sl, r1
 8008ecc:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 8008ed0:	4567      	cmp	r7, ip
 8008ed2:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8008ed6:	d8e5      	bhi.n	8008ea4 <__multiply+0x10c>
 8008ed8:	9a01      	ldr	r2, [sp, #4]
 8008eda:	50a9      	str	r1, [r5, r2]
 8008edc:	3504      	adds	r5, #4
 8008ede:	e799      	b.n	8008e14 <__multiply+0x7c>
 8008ee0:	3e01      	subs	r6, #1
 8008ee2:	e79b      	b.n	8008e1c <__multiply+0x84>
 8008ee4:	0800b3b5 	.word	0x0800b3b5
 8008ee8:	0800b3c6 	.word	0x0800b3c6

08008eec <__pow5mult>:
 8008eec:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008ef0:	4615      	mov	r5, r2
 8008ef2:	f012 0203 	ands.w	r2, r2, #3
 8008ef6:	4606      	mov	r6, r0
 8008ef8:	460f      	mov	r7, r1
 8008efa:	d007      	beq.n	8008f0c <__pow5mult+0x20>
 8008efc:	4c25      	ldr	r4, [pc, #148]	; (8008f94 <__pow5mult+0xa8>)
 8008efe:	3a01      	subs	r2, #1
 8008f00:	2300      	movs	r3, #0
 8008f02:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8008f06:	f7ff fe53 	bl	8008bb0 <__multadd>
 8008f0a:	4607      	mov	r7, r0
 8008f0c:	10ad      	asrs	r5, r5, #2
 8008f0e:	d03d      	beq.n	8008f8c <__pow5mult+0xa0>
 8008f10:	69f4      	ldr	r4, [r6, #28]
 8008f12:	b97c      	cbnz	r4, 8008f34 <__pow5mult+0x48>
 8008f14:	2010      	movs	r0, #16
 8008f16:	f7fd fc67 	bl	80067e8 <malloc>
 8008f1a:	4602      	mov	r2, r0
 8008f1c:	61f0      	str	r0, [r6, #28]
 8008f1e:	b928      	cbnz	r0, 8008f2c <__pow5mult+0x40>
 8008f20:	4b1d      	ldr	r3, [pc, #116]	; (8008f98 <__pow5mult+0xac>)
 8008f22:	481e      	ldr	r0, [pc, #120]	; (8008f9c <__pow5mult+0xb0>)
 8008f24:	f240 11b3 	movw	r1, #435	; 0x1b3
 8008f28:	f001 fd22 	bl	800a970 <__assert_func>
 8008f2c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008f30:	6004      	str	r4, [r0, #0]
 8008f32:	60c4      	str	r4, [r0, #12]
 8008f34:	f8d6 801c 	ldr.w	r8, [r6, #28]
 8008f38:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8008f3c:	b94c      	cbnz	r4, 8008f52 <__pow5mult+0x66>
 8008f3e:	f240 2171 	movw	r1, #625	; 0x271
 8008f42:	4630      	mov	r0, r6
 8008f44:	f7ff ff12 	bl	8008d6c <__i2b>
 8008f48:	2300      	movs	r3, #0
 8008f4a:	f8c8 0008 	str.w	r0, [r8, #8]
 8008f4e:	4604      	mov	r4, r0
 8008f50:	6003      	str	r3, [r0, #0]
 8008f52:	f04f 0900 	mov.w	r9, #0
 8008f56:	07eb      	lsls	r3, r5, #31
 8008f58:	d50a      	bpl.n	8008f70 <__pow5mult+0x84>
 8008f5a:	4639      	mov	r1, r7
 8008f5c:	4622      	mov	r2, r4
 8008f5e:	4630      	mov	r0, r6
 8008f60:	f7ff ff1a 	bl	8008d98 <__multiply>
 8008f64:	4639      	mov	r1, r7
 8008f66:	4680      	mov	r8, r0
 8008f68:	4630      	mov	r0, r6
 8008f6a:	f7ff fdff 	bl	8008b6c <_Bfree>
 8008f6e:	4647      	mov	r7, r8
 8008f70:	106d      	asrs	r5, r5, #1
 8008f72:	d00b      	beq.n	8008f8c <__pow5mult+0xa0>
 8008f74:	6820      	ldr	r0, [r4, #0]
 8008f76:	b938      	cbnz	r0, 8008f88 <__pow5mult+0x9c>
 8008f78:	4622      	mov	r2, r4
 8008f7a:	4621      	mov	r1, r4
 8008f7c:	4630      	mov	r0, r6
 8008f7e:	f7ff ff0b 	bl	8008d98 <__multiply>
 8008f82:	6020      	str	r0, [r4, #0]
 8008f84:	f8c0 9000 	str.w	r9, [r0]
 8008f88:	4604      	mov	r4, r0
 8008f8a:	e7e4      	b.n	8008f56 <__pow5mult+0x6a>
 8008f8c:	4638      	mov	r0, r7
 8008f8e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008f92:	bf00      	nop
 8008f94:	0800b510 	.word	0x0800b510
 8008f98:	0800b346 	.word	0x0800b346
 8008f9c:	0800b3c6 	.word	0x0800b3c6

08008fa0 <__lshift>:
 8008fa0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008fa4:	460c      	mov	r4, r1
 8008fa6:	6849      	ldr	r1, [r1, #4]
 8008fa8:	6923      	ldr	r3, [r4, #16]
 8008faa:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8008fae:	68a3      	ldr	r3, [r4, #8]
 8008fb0:	4607      	mov	r7, r0
 8008fb2:	4691      	mov	r9, r2
 8008fb4:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8008fb8:	f108 0601 	add.w	r6, r8, #1
 8008fbc:	42b3      	cmp	r3, r6
 8008fbe:	db0b      	blt.n	8008fd8 <__lshift+0x38>
 8008fc0:	4638      	mov	r0, r7
 8008fc2:	f7ff fd93 	bl	8008aec <_Balloc>
 8008fc6:	4605      	mov	r5, r0
 8008fc8:	b948      	cbnz	r0, 8008fde <__lshift+0x3e>
 8008fca:	4602      	mov	r2, r0
 8008fcc:	4b28      	ldr	r3, [pc, #160]	; (8009070 <__lshift+0xd0>)
 8008fce:	4829      	ldr	r0, [pc, #164]	; (8009074 <__lshift+0xd4>)
 8008fd0:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 8008fd4:	f001 fccc 	bl	800a970 <__assert_func>
 8008fd8:	3101      	adds	r1, #1
 8008fda:	005b      	lsls	r3, r3, #1
 8008fdc:	e7ee      	b.n	8008fbc <__lshift+0x1c>
 8008fde:	2300      	movs	r3, #0
 8008fe0:	f100 0114 	add.w	r1, r0, #20
 8008fe4:	f100 0210 	add.w	r2, r0, #16
 8008fe8:	4618      	mov	r0, r3
 8008fea:	4553      	cmp	r3, sl
 8008fec:	db33      	blt.n	8009056 <__lshift+0xb6>
 8008fee:	6920      	ldr	r0, [r4, #16]
 8008ff0:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8008ff4:	f104 0314 	add.w	r3, r4, #20
 8008ff8:	f019 091f 	ands.w	r9, r9, #31
 8008ffc:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8009000:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8009004:	d02b      	beq.n	800905e <__lshift+0xbe>
 8009006:	f1c9 0e20 	rsb	lr, r9, #32
 800900a:	468a      	mov	sl, r1
 800900c:	2200      	movs	r2, #0
 800900e:	6818      	ldr	r0, [r3, #0]
 8009010:	fa00 f009 	lsl.w	r0, r0, r9
 8009014:	4310      	orrs	r0, r2
 8009016:	f84a 0b04 	str.w	r0, [sl], #4
 800901a:	f853 2b04 	ldr.w	r2, [r3], #4
 800901e:	459c      	cmp	ip, r3
 8009020:	fa22 f20e 	lsr.w	r2, r2, lr
 8009024:	d8f3      	bhi.n	800900e <__lshift+0x6e>
 8009026:	ebac 0304 	sub.w	r3, ip, r4
 800902a:	3b15      	subs	r3, #21
 800902c:	f023 0303 	bic.w	r3, r3, #3
 8009030:	3304      	adds	r3, #4
 8009032:	f104 0015 	add.w	r0, r4, #21
 8009036:	4584      	cmp	ip, r0
 8009038:	bf38      	it	cc
 800903a:	2304      	movcc	r3, #4
 800903c:	50ca      	str	r2, [r1, r3]
 800903e:	b10a      	cbz	r2, 8009044 <__lshift+0xa4>
 8009040:	f108 0602 	add.w	r6, r8, #2
 8009044:	3e01      	subs	r6, #1
 8009046:	4638      	mov	r0, r7
 8009048:	612e      	str	r6, [r5, #16]
 800904a:	4621      	mov	r1, r4
 800904c:	f7ff fd8e 	bl	8008b6c <_Bfree>
 8009050:	4628      	mov	r0, r5
 8009052:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009056:	f842 0f04 	str.w	r0, [r2, #4]!
 800905a:	3301      	adds	r3, #1
 800905c:	e7c5      	b.n	8008fea <__lshift+0x4a>
 800905e:	3904      	subs	r1, #4
 8009060:	f853 2b04 	ldr.w	r2, [r3], #4
 8009064:	f841 2f04 	str.w	r2, [r1, #4]!
 8009068:	459c      	cmp	ip, r3
 800906a:	d8f9      	bhi.n	8009060 <__lshift+0xc0>
 800906c:	e7ea      	b.n	8009044 <__lshift+0xa4>
 800906e:	bf00      	nop
 8009070:	0800b3b5 	.word	0x0800b3b5
 8009074:	0800b3c6 	.word	0x0800b3c6

08009078 <__mcmp>:
 8009078:	b530      	push	{r4, r5, lr}
 800907a:	6902      	ldr	r2, [r0, #16]
 800907c:	690c      	ldr	r4, [r1, #16]
 800907e:	1b12      	subs	r2, r2, r4
 8009080:	d10e      	bne.n	80090a0 <__mcmp+0x28>
 8009082:	f100 0314 	add.w	r3, r0, #20
 8009086:	3114      	adds	r1, #20
 8009088:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800908c:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8009090:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8009094:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8009098:	42a5      	cmp	r5, r4
 800909a:	d003      	beq.n	80090a4 <__mcmp+0x2c>
 800909c:	d305      	bcc.n	80090aa <__mcmp+0x32>
 800909e:	2201      	movs	r2, #1
 80090a0:	4610      	mov	r0, r2
 80090a2:	bd30      	pop	{r4, r5, pc}
 80090a4:	4283      	cmp	r3, r0
 80090a6:	d3f3      	bcc.n	8009090 <__mcmp+0x18>
 80090a8:	e7fa      	b.n	80090a0 <__mcmp+0x28>
 80090aa:	f04f 32ff 	mov.w	r2, #4294967295
 80090ae:	e7f7      	b.n	80090a0 <__mcmp+0x28>

080090b0 <__mdiff>:
 80090b0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80090b4:	460c      	mov	r4, r1
 80090b6:	4606      	mov	r6, r0
 80090b8:	4611      	mov	r1, r2
 80090ba:	4620      	mov	r0, r4
 80090bc:	4690      	mov	r8, r2
 80090be:	f7ff ffdb 	bl	8009078 <__mcmp>
 80090c2:	1e05      	subs	r5, r0, #0
 80090c4:	d110      	bne.n	80090e8 <__mdiff+0x38>
 80090c6:	4629      	mov	r1, r5
 80090c8:	4630      	mov	r0, r6
 80090ca:	f7ff fd0f 	bl	8008aec <_Balloc>
 80090ce:	b930      	cbnz	r0, 80090de <__mdiff+0x2e>
 80090d0:	4b3a      	ldr	r3, [pc, #232]	; (80091bc <__mdiff+0x10c>)
 80090d2:	4602      	mov	r2, r0
 80090d4:	f240 2137 	movw	r1, #567	; 0x237
 80090d8:	4839      	ldr	r0, [pc, #228]	; (80091c0 <__mdiff+0x110>)
 80090da:	f001 fc49 	bl	800a970 <__assert_func>
 80090de:	2301      	movs	r3, #1
 80090e0:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80090e4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80090e8:	bfa4      	itt	ge
 80090ea:	4643      	movge	r3, r8
 80090ec:	46a0      	movge	r8, r4
 80090ee:	4630      	mov	r0, r6
 80090f0:	f8d8 1004 	ldr.w	r1, [r8, #4]
 80090f4:	bfa6      	itte	ge
 80090f6:	461c      	movge	r4, r3
 80090f8:	2500      	movge	r5, #0
 80090fa:	2501      	movlt	r5, #1
 80090fc:	f7ff fcf6 	bl	8008aec <_Balloc>
 8009100:	b920      	cbnz	r0, 800910c <__mdiff+0x5c>
 8009102:	4b2e      	ldr	r3, [pc, #184]	; (80091bc <__mdiff+0x10c>)
 8009104:	4602      	mov	r2, r0
 8009106:	f240 2145 	movw	r1, #581	; 0x245
 800910a:	e7e5      	b.n	80090d8 <__mdiff+0x28>
 800910c:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8009110:	6926      	ldr	r6, [r4, #16]
 8009112:	60c5      	str	r5, [r0, #12]
 8009114:	f104 0914 	add.w	r9, r4, #20
 8009118:	f108 0514 	add.w	r5, r8, #20
 800911c:	f100 0e14 	add.w	lr, r0, #20
 8009120:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8009124:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8009128:	f108 0210 	add.w	r2, r8, #16
 800912c:	46f2      	mov	sl, lr
 800912e:	2100      	movs	r1, #0
 8009130:	f859 3b04 	ldr.w	r3, [r9], #4
 8009134:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8009138:	fa11 f88b 	uxtah	r8, r1, fp
 800913c:	b299      	uxth	r1, r3
 800913e:	0c1b      	lsrs	r3, r3, #16
 8009140:	eba8 0801 	sub.w	r8, r8, r1
 8009144:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8009148:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800914c:	fa1f f888 	uxth.w	r8, r8
 8009150:	1419      	asrs	r1, r3, #16
 8009152:	454e      	cmp	r6, r9
 8009154:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8009158:	f84a 3b04 	str.w	r3, [sl], #4
 800915c:	d8e8      	bhi.n	8009130 <__mdiff+0x80>
 800915e:	1b33      	subs	r3, r6, r4
 8009160:	3b15      	subs	r3, #21
 8009162:	f023 0303 	bic.w	r3, r3, #3
 8009166:	3304      	adds	r3, #4
 8009168:	3415      	adds	r4, #21
 800916a:	42a6      	cmp	r6, r4
 800916c:	bf38      	it	cc
 800916e:	2304      	movcc	r3, #4
 8009170:	441d      	add	r5, r3
 8009172:	4473      	add	r3, lr
 8009174:	469e      	mov	lr, r3
 8009176:	462e      	mov	r6, r5
 8009178:	4566      	cmp	r6, ip
 800917a:	d30e      	bcc.n	800919a <__mdiff+0xea>
 800917c:	f10c 0203 	add.w	r2, ip, #3
 8009180:	1b52      	subs	r2, r2, r5
 8009182:	f022 0203 	bic.w	r2, r2, #3
 8009186:	3d03      	subs	r5, #3
 8009188:	45ac      	cmp	ip, r5
 800918a:	bf38      	it	cc
 800918c:	2200      	movcc	r2, #0
 800918e:	4413      	add	r3, r2
 8009190:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 8009194:	b17a      	cbz	r2, 80091b6 <__mdiff+0x106>
 8009196:	6107      	str	r7, [r0, #16]
 8009198:	e7a4      	b.n	80090e4 <__mdiff+0x34>
 800919a:	f856 8b04 	ldr.w	r8, [r6], #4
 800919e:	fa11 f288 	uxtah	r2, r1, r8
 80091a2:	1414      	asrs	r4, r2, #16
 80091a4:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 80091a8:	b292      	uxth	r2, r2
 80091aa:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 80091ae:	f84e 2b04 	str.w	r2, [lr], #4
 80091b2:	1421      	asrs	r1, r4, #16
 80091b4:	e7e0      	b.n	8009178 <__mdiff+0xc8>
 80091b6:	3f01      	subs	r7, #1
 80091b8:	e7ea      	b.n	8009190 <__mdiff+0xe0>
 80091ba:	bf00      	nop
 80091bc:	0800b3b5 	.word	0x0800b3b5
 80091c0:	0800b3c6 	.word	0x0800b3c6

080091c4 <__ulp>:
 80091c4:	b082      	sub	sp, #8
 80091c6:	ed8d 0b00 	vstr	d0, [sp]
 80091ca:	9a01      	ldr	r2, [sp, #4]
 80091cc:	4b0f      	ldr	r3, [pc, #60]	; (800920c <__ulp+0x48>)
 80091ce:	4013      	ands	r3, r2
 80091d0:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 80091d4:	2b00      	cmp	r3, #0
 80091d6:	dc08      	bgt.n	80091ea <__ulp+0x26>
 80091d8:	425b      	negs	r3, r3
 80091da:	f1b3 7fa0 	cmp.w	r3, #20971520	; 0x1400000
 80091de:	ea4f 5223 	mov.w	r2, r3, asr #20
 80091e2:	da04      	bge.n	80091ee <__ulp+0x2a>
 80091e4:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80091e8:	4113      	asrs	r3, r2
 80091ea:	2200      	movs	r2, #0
 80091ec:	e008      	b.n	8009200 <__ulp+0x3c>
 80091ee:	f1a2 0314 	sub.w	r3, r2, #20
 80091f2:	2b1e      	cmp	r3, #30
 80091f4:	bfda      	itte	le
 80091f6:	f04f 4200 	movle.w	r2, #2147483648	; 0x80000000
 80091fa:	40da      	lsrle	r2, r3
 80091fc:	2201      	movgt	r2, #1
 80091fe:	2300      	movs	r3, #0
 8009200:	4619      	mov	r1, r3
 8009202:	4610      	mov	r0, r2
 8009204:	ec41 0b10 	vmov	d0, r0, r1
 8009208:	b002      	add	sp, #8
 800920a:	4770      	bx	lr
 800920c:	7ff00000 	.word	0x7ff00000

08009210 <__b2d>:
 8009210:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009214:	6906      	ldr	r6, [r0, #16]
 8009216:	f100 0814 	add.w	r8, r0, #20
 800921a:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800921e:	1f37      	subs	r7, r6, #4
 8009220:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8009224:	4610      	mov	r0, r2
 8009226:	f7ff fd53 	bl	8008cd0 <__hi0bits>
 800922a:	f1c0 0320 	rsb	r3, r0, #32
 800922e:	280a      	cmp	r0, #10
 8009230:	600b      	str	r3, [r1, #0]
 8009232:	491b      	ldr	r1, [pc, #108]	; (80092a0 <__b2d+0x90>)
 8009234:	dc15      	bgt.n	8009262 <__b2d+0x52>
 8009236:	f1c0 0c0b 	rsb	ip, r0, #11
 800923a:	fa22 f30c 	lsr.w	r3, r2, ip
 800923e:	45b8      	cmp	r8, r7
 8009240:	ea43 0501 	orr.w	r5, r3, r1
 8009244:	bf34      	ite	cc
 8009246:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800924a:	2300      	movcs	r3, #0
 800924c:	3015      	adds	r0, #21
 800924e:	fa02 f000 	lsl.w	r0, r2, r0
 8009252:	fa23 f30c 	lsr.w	r3, r3, ip
 8009256:	4303      	orrs	r3, r0
 8009258:	461c      	mov	r4, r3
 800925a:	ec45 4b10 	vmov	d0, r4, r5
 800925e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009262:	45b8      	cmp	r8, r7
 8009264:	bf3a      	itte	cc
 8009266:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800926a:	f1a6 0708 	subcc.w	r7, r6, #8
 800926e:	2300      	movcs	r3, #0
 8009270:	380b      	subs	r0, #11
 8009272:	d012      	beq.n	800929a <__b2d+0x8a>
 8009274:	f1c0 0120 	rsb	r1, r0, #32
 8009278:	fa23 f401 	lsr.w	r4, r3, r1
 800927c:	4082      	lsls	r2, r0
 800927e:	4322      	orrs	r2, r4
 8009280:	4547      	cmp	r7, r8
 8009282:	f042 557f 	orr.w	r5, r2, #1069547520	; 0x3fc00000
 8009286:	bf8c      	ite	hi
 8009288:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 800928c:	2200      	movls	r2, #0
 800928e:	4083      	lsls	r3, r0
 8009290:	40ca      	lsrs	r2, r1
 8009292:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 8009296:	4313      	orrs	r3, r2
 8009298:	e7de      	b.n	8009258 <__b2d+0x48>
 800929a:	ea42 0501 	orr.w	r5, r2, r1
 800929e:	e7db      	b.n	8009258 <__b2d+0x48>
 80092a0:	3ff00000 	.word	0x3ff00000

080092a4 <__d2b>:
 80092a4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80092a8:	460f      	mov	r7, r1
 80092aa:	2101      	movs	r1, #1
 80092ac:	ec59 8b10 	vmov	r8, r9, d0
 80092b0:	4616      	mov	r6, r2
 80092b2:	f7ff fc1b 	bl	8008aec <_Balloc>
 80092b6:	4604      	mov	r4, r0
 80092b8:	b930      	cbnz	r0, 80092c8 <__d2b+0x24>
 80092ba:	4602      	mov	r2, r0
 80092bc:	4b24      	ldr	r3, [pc, #144]	; (8009350 <__d2b+0xac>)
 80092be:	4825      	ldr	r0, [pc, #148]	; (8009354 <__d2b+0xb0>)
 80092c0:	f240 310f 	movw	r1, #783	; 0x30f
 80092c4:	f001 fb54 	bl	800a970 <__assert_func>
 80092c8:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80092cc:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80092d0:	bb2d      	cbnz	r5, 800931e <__d2b+0x7a>
 80092d2:	9301      	str	r3, [sp, #4]
 80092d4:	f1b8 0300 	subs.w	r3, r8, #0
 80092d8:	d026      	beq.n	8009328 <__d2b+0x84>
 80092da:	4668      	mov	r0, sp
 80092dc:	9300      	str	r3, [sp, #0]
 80092de:	f7ff fd17 	bl	8008d10 <__lo0bits>
 80092e2:	e9dd 1200 	ldrd	r1, r2, [sp]
 80092e6:	b1e8      	cbz	r0, 8009324 <__d2b+0x80>
 80092e8:	f1c0 0320 	rsb	r3, r0, #32
 80092ec:	fa02 f303 	lsl.w	r3, r2, r3
 80092f0:	430b      	orrs	r3, r1
 80092f2:	40c2      	lsrs	r2, r0
 80092f4:	6163      	str	r3, [r4, #20]
 80092f6:	9201      	str	r2, [sp, #4]
 80092f8:	9b01      	ldr	r3, [sp, #4]
 80092fa:	61a3      	str	r3, [r4, #24]
 80092fc:	2b00      	cmp	r3, #0
 80092fe:	bf14      	ite	ne
 8009300:	2202      	movne	r2, #2
 8009302:	2201      	moveq	r2, #1
 8009304:	6122      	str	r2, [r4, #16]
 8009306:	b1bd      	cbz	r5, 8009338 <__d2b+0x94>
 8009308:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800930c:	4405      	add	r5, r0
 800930e:	603d      	str	r5, [r7, #0]
 8009310:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8009314:	6030      	str	r0, [r6, #0]
 8009316:	4620      	mov	r0, r4
 8009318:	b003      	add	sp, #12
 800931a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800931e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8009322:	e7d6      	b.n	80092d2 <__d2b+0x2e>
 8009324:	6161      	str	r1, [r4, #20]
 8009326:	e7e7      	b.n	80092f8 <__d2b+0x54>
 8009328:	a801      	add	r0, sp, #4
 800932a:	f7ff fcf1 	bl	8008d10 <__lo0bits>
 800932e:	9b01      	ldr	r3, [sp, #4]
 8009330:	6163      	str	r3, [r4, #20]
 8009332:	3020      	adds	r0, #32
 8009334:	2201      	movs	r2, #1
 8009336:	e7e5      	b.n	8009304 <__d2b+0x60>
 8009338:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800933c:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8009340:	6038      	str	r0, [r7, #0]
 8009342:	6918      	ldr	r0, [r3, #16]
 8009344:	f7ff fcc4 	bl	8008cd0 <__hi0bits>
 8009348:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800934c:	e7e2      	b.n	8009314 <__d2b+0x70>
 800934e:	bf00      	nop
 8009350:	0800b3b5 	.word	0x0800b3b5
 8009354:	0800b3c6 	.word	0x0800b3c6

08009358 <__ratio>:
 8009358:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800935c:	4688      	mov	r8, r1
 800935e:	4669      	mov	r1, sp
 8009360:	4681      	mov	r9, r0
 8009362:	f7ff ff55 	bl	8009210 <__b2d>
 8009366:	a901      	add	r1, sp, #4
 8009368:	4640      	mov	r0, r8
 800936a:	ec55 4b10 	vmov	r4, r5, d0
 800936e:	f7ff ff4f 	bl	8009210 <__b2d>
 8009372:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8009376:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800937a:	eba3 0c02 	sub.w	ip, r3, r2
 800937e:	e9dd 3200 	ldrd	r3, r2, [sp]
 8009382:	1a9b      	subs	r3, r3, r2
 8009384:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 8009388:	ec51 0b10 	vmov	r0, r1, d0
 800938c:	2b00      	cmp	r3, #0
 800938e:	bfd6      	itet	le
 8009390:	460a      	movle	r2, r1
 8009392:	462a      	movgt	r2, r5
 8009394:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8009398:	468b      	mov	fp, r1
 800939a:	462f      	mov	r7, r5
 800939c:	bfd4      	ite	le
 800939e:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 80093a2:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 80093a6:	4620      	mov	r0, r4
 80093a8:	ee10 2a10 	vmov	r2, s0
 80093ac:	465b      	mov	r3, fp
 80093ae:	4639      	mov	r1, r7
 80093b0:	f7f7 fa54 	bl	800085c <__aeabi_ddiv>
 80093b4:	ec41 0b10 	vmov	d0, r0, r1
 80093b8:	b003      	add	sp, #12
 80093ba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080093be <__copybits>:
 80093be:	3901      	subs	r1, #1
 80093c0:	b570      	push	{r4, r5, r6, lr}
 80093c2:	1149      	asrs	r1, r1, #5
 80093c4:	6914      	ldr	r4, [r2, #16]
 80093c6:	3101      	adds	r1, #1
 80093c8:	f102 0314 	add.w	r3, r2, #20
 80093cc:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 80093d0:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 80093d4:	1f05      	subs	r5, r0, #4
 80093d6:	42a3      	cmp	r3, r4
 80093d8:	d30c      	bcc.n	80093f4 <__copybits+0x36>
 80093da:	1aa3      	subs	r3, r4, r2
 80093dc:	3b11      	subs	r3, #17
 80093de:	f023 0303 	bic.w	r3, r3, #3
 80093e2:	3211      	adds	r2, #17
 80093e4:	42a2      	cmp	r2, r4
 80093e6:	bf88      	it	hi
 80093e8:	2300      	movhi	r3, #0
 80093ea:	4418      	add	r0, r3
 80093ec:	2300      	movs	r3, #0
 80093ee:	4288      	cmp	r0, r1
 80093f0:	d305      	bcc.n	80093fe <__copybits+0x40>
 80093f2:	bd70      	pop	{r4, r5, r6, pc}
 80093f4:	f853 6b04 	ldr.w	r6, [r3], #4
 80093f8:	f845 6f04 	str.w	r6, [r5, #4]!
 80093fc:	e7eb      	b.n	80093d6 <__copybits+0x18>
 80093fe:	f840 3b04 	str.w	r3, [r0], #4
 8009402:	e7f4      	b.n	80093ee <__copybits+0x30>

08009404 <__any_on>:
 8009404:	f100 0214 	add.w	r2, r0, #20
 8009408:	6900      	ldr	r0, [r0, #16]
 800940a:	114b      	asrs	r3, r1, #5
 800940c:	4298      	cmp	r0, r3
 800940e:	b510      	push	{r4, lr}
 8009410:	db11      	blt.n	8009436 <__any_on+0x32>
 8009412:	dd0a      	ble.n	800942a <__any_on+0x26>
 8009414:	f011 011f 	ands.w	r1, r1, #31
 8009418:	d007      	beq.n	800942a <__any_on+0x26>
 800941a:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800941e:	fa24 f001 	lsr.w	r0, r4, r1
 8009422:	fa00 f101 	lsl.w	r1, r0, r1
 8009426:	428c      	cmp	r4, r1
 8009428:	d10b      	bne.n	8009442 <__any_on+0x3e>
 800942a:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800942e:	4293      	cmp	r3, r2
 8009430:	d803      	bhi.n	800943a <__any_on+0x36>
 8009432:	2000      	movs	r0, #0
 8009434:	bd10      	pop	{r4, pc}
 8009436:	4603      	mov	r3, r0
 8009438:	e7f7      	b.n	800942a <__any_on+0x26>
 800943a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800943e:	2900      	cmp	r1, #0
 8009440:	d0f5      	beq.n	800942e <__any_on+0x2a>
 8009442:	2001      	movs	r0, #1
 8009444:	e7f6      	b.n	8009434 <__any_on+0x30>

08009446 <sulp>:
 8009446:	b570      	push	{r4, r5, r6, lr}
 8009448:	4604      	mov	r4, r0
 800944a:	460d      	mov	r5, r1
 800944c:	ec45 4b10 	vmov	d0, r4, r5
 8009450:	4616      	mov	r6, r2
 8009452:	f7ff feb7 	bl	80091c4 <__ulp>
 8009456:	ec51 0b10 	vmov	r0, r1, d0
 800945a:	b17e      	cbz	r6, 800947c <sulp+0x36>
 800945c:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8009460:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8009464:	2b00      	cmp	r3, #0
 8009466:	dd09      	ble.n	800947c <sulp+0x36>
 8009468:	051b      	lsls	r3, r3, #20
 800946a:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 800946e:	2400      	movs	r4, #0
 8009470:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 8009474:	4622      	mov	r2, r4
 8009476:	462b      	mov	r3, r5
 8009478:	f7f7 f8c6 	bl	8000608 <__aeabi_dmul>
 800947c:	bd70      	pop	{r4, r5, r6, pc}
	...

08009480 <_strtod_l>:
 8009480:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009484:	ed2d 8b02 	vpush	{d8}
 8009488:	b09b      	sub	sp, #108	; 0x6c
 800948a:	4604      	mov	r4, r0
 800948c:	9213      	str	r2, [sp, #76]	; 0x4c
 800948e:	2200      	movs	r2, #0
 8009490:	9216      	str	r2, [sp, #88]	; 0x58
 8009492:	460d      	mov	r5, r1
 8009494:	f04f 0800 	mov.w	r8, #0
 8009498:	f04f 0900 	mov.w	r9, #0
 800949c:	460a      	mov	r2, r1
 800949e:	9215      	str	r2, [sp, #84]	; 0x54
 80094a0:	7811      	ldrb	r1, [r2, #0]
 80094a2:	292b      	cmp	r1, #43	; 0x2b
 80094a4:	d04c      	beq.n	8009540 <_strtod_l+0xc0>
 80094a6:	d83a      	bhi.n	800951e <_strtod_l+0x9e>
 80094a8:	290d      	cmp	r1, #13
 80094aa:	d834      	bhi.n	8009516 <_strtod_l+0x96>
 80094ac:	2908      	cmp	r1, #8
 80094ae:	d834      	bhi.n	800951a <_strtod_l+0x9a>
 80094b0:	2900      	cmp	r1, #0
 80094b2:	d03d      	beq.n	8009530 <_strtod_l+0xb0>
 80094b4:	2200      	movs	r2, #0
 80094b6:	920a      	str	r2, [sp, #40]	; 0x28
 80094b8:	9e15      	ldr	r6, [sp, #84]	; 0x54
 80094ba:	7832      	ldrb	r2, [r6, #0]
 80094bc:	2a30      	cmp	r2, #48	; 0x30
 80094be:	f040 80b4 	bne.w	800962a <_strtod_l+0x1aa>
 80094c2:	7872      	ldrb	r2, [r6, #1]
 80094c4:	f002 02df 	and.w	r2, r2, #223	; 0xdf
 80094c8:	2a58      	cmp	r2, #88	; 0x58
 80094ca:	d170      	bne.n	80095ae <_strtod_l+0x12e>
 80094cc:	9302      	str	r3, [sp, #8]
 80094ce:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80094d0:	9301      	str	r3, [sp, #4]
 80094d2:	ab16      	add	r3, sp, #88	; 0x58
 80094d4:	9300      	str	r3, [sp, #0]
 80094d6:	4a8e      	ldr	r2, [pc, #568]	; (8009710 <_strtod_l+0x290>)
 80094d8:	ab17      	add	r3, sp, #92	; 0x5c
 80094da:	a915      	add	r1, sp, #84	; 0x54
 80094dc:	4620      	mov	r0, r4
 80094de:	f001 fae3 	bl	800aaa8 <__gethex>
 80094e2:	f010 070f 	ands.w	r7, r0, #15
 80094e6:	4605      	mov	r5, r0
 80094e8:	d005      	beq.n	80094f6 <_strtod_l+0x76>
 80094ea:	2f06      	cmp	r7, #6
 80094ec:	d12a      	bne.n	8009544 <_strtod_l+0xc4>
 80094ee:	3601      	adds	r6, #1
 80094f0:	2300      	movs	r3, #0
 80094f2:	9615      	str	r6, [sp, #84]	; 0x54
 80094f4:	930a      	str	r3, [sp, #40]	; 0x28
 80094f6:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80094f8:	2b00      	cmp	r3, #0
 80094fa:	f040 857f 	bne.w	8009ffc <_strtod_l+0xb7c>
 80094fe:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009500:	b1db      	cbz	r3, 800953a <_strtod_l+0xba>
 8009502:	4642      	mov	r2, r8
 8009504:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8009508:	ec43 2b10 	vmov	d0, r2, r3
 800950c:	b01b      	add	sp, #108	; 0x6c
 800950e:	ecbd 8b02 	vpop	{d8}
 8009512:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009516:	2920      	cmp	r1, #32
 8009518:	d1cc      	bne.n	80094b4 <_strtod_l+0x34>
 800951a:	3201      	adds	r2, #1
 800951c:	e7bf      	b.n	800949e <_strtod_l+0x1e>
 800951e:	292d      	cmp	r1, #45	; 0x2d
 8009520:	d1c8      	bne.n	80094b4 <_strtod_l+0x34>
 8009522:	2101      	movs	r1, #1
 8009524:	910a      	str	r1, [sp, #40]	; 0x28
 8009526:	1c51      	adds	r1, r2, #1
 8009528:	9115      	str	r1, [sp, #84]	; 0x54
 800952a:	7852      	ldrb	r2, [r2, #1]
 800952c:	2a00      	cmp	r2, #0
 800952e:	d1c3      	bne.n	80094b8 <_strtod_l+0x38>
 8009530:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8009532:	9515      	str	r5, [sp, #84]	; 0x54
 8009534:	2b00      	cmp	r3, #0
 8009536:	f040 855f 	bne.w	8009ff8 <_strtod_l+0xb78>
 800953a:	4642      	mov	r2, r8
 800953c:	464b      	mov	r3, r9
 800953e:	e7e3      	b.n	8009508 <_strtod_l+0x88>
 8009540:	2100      	movs	r1, #0
 8009542:	e7ef      	b.n	8009524 <_strtod_l+0xa4>
 8009544:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8009546:	b13a      	cbz	r2, 8009558 <_strtod_l+0xd8>
 8009548:	2135      	movs	r1, #53	; 0x35
 800954a:	a818      	add	r0, sp, #96	; 0x60
 800954c:	f7ff ff37 	bl	80093be <__copybits>
 8009550:	9916      	ldr	r1, [sp, #88]	; 0x58
 8009552:	4620      	mov	r0, r4
 8009554:	f7ff fb0a 	bl	8008b6c <_Bfree>
 8009558:	3f01      	subs	r7, #1
 800955a:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800955c:	2f04      	cmp	r7, #4
 800955e:	d806      	bhi.n	800956e <_strtod_l+0xee>
 8009560:	e8df f007 	tbb	[pc, r7]
 8009564:	201d0314 	.word	0x201d0314
 8009568:	14          	.byte	0x14
 8009569:	00          	.byte	0x00
 800956a:	e9dd 8918 	ldrd	r8, r9, [sp, #96]	; 0x60
 800956e:	05e9      	lsls	r1, r5, #23
 8009570:	bf48      	it	mi
 8009572:	f049 4900 	orrmi.w	r9, r9, #2147483648	; 0x80000000
 8009576:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800957a:	0d1b      	lsrs	r3, r3, #20
 800957c:	051b      	lsls	r3, r3, #20
 800957e:	2b00      	cmp	r3, #0
 8009580:	d1b9      	bne.n	80094f6 <_strtod_l+0x76>
 8009582:	f7fe fbb9 	bl	8007cf8 <__errno>
 8009586:	2322      	movs	r3, #34	; 0x22
 8009588:	6003      	str	r3, [r0, #0]
 800958a:	e7b4      	b.n	80094f6 <_strtod_l+0x76>
 800958c:	e9dd 8318 	ldrd	r8, r3, [sp, #96]	; 0x60
 8009590:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8009594:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8009598:	ea43 5902 	orr.w	r9, r3, r2, lsl #20
 800959c:	e7e7      	b.n	800956e <_strtod_l+0xee>
 800959e:	f8df 9178 	ldr.w	r9, [pc, #376]	; 8009718 <_strtod_l+0x298>
 80095a2:	e7e4      	b.n	800956e <_strtod_l+0xee>
 80095a4:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 80095a8:	f04f 38ff 	mov.w	r8, #4294967295
 80095ac:	e7df      	b.n	800956e <_strtod_l+0xee>
 80095ae:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80095b0:	1c5a      	adds	r2, r3, #1
 80095b2:	9215      	str	r2, [sp, #84]	; 0x54
 80095b4:	785b      	ldrb	r3, [r3, #1]
 80095b6:	2b30      	cmp	r3, #48	; 0x30
 80095b8:	d0f9      	beq.n	80095ae <_strtod_l+0x12e>
 80095ba:	2b00      	cmp	r3, #0
 80095bc:	d09b      	beq.n	80094f6 <_strtod_l+0x76>
 80095be:	2301      	movs	r3, #1
 80095c0:	f04f 0a00 	mov.w	sl, #0
 80095c4:	9304      	str	r3, [sp, #16]
 80095c6:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80095c8:	930b      	str	r3, [sp, #44]	; 0x2c
 80095ca:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
 80095ce:	46d3      	mov	fp, sl
 80095d0:	220a      	movs	r2, #10
 80095d2:	9815      	ldr	r0, [sp, #84]	; 0x54
 80095d4:	7806      	ldrb	r6, [r0, #0]
 80095d6:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 80095da:	b2d9      	uxtb	r1, r3
 80095dc:	2909      	cmp	r1, #9
 80095de:	d926      	bls.n	800962e <_strtod_l+0x1ae>
 80095e0:	494c      	ldr	r1, [pc, #304]	; (8009714 <_strtod_l+0x294>)
 80095e2:	2201      	movs	r2, #1
 80095e4:	f7fe fb08 	bl	8007bf8 <strncmp>
 80095e8:	2800      	cmp	r0, #0
 80095ea:	d030      	beq.n	800964e <_strtod_l+0x1ce>
 80095ec:	2000      	movs	r0, #0
 80095ee:	4632      	mov	r2, r6
 80095f0:	9005      	str	r0, [sp, #20]
 80095f2:	465e      	mov	r6, fp
 80095f4:	4603      	mov	r3, r0
 80095f6:	2a65      	cmp	r2, #101	; 0x65
 80095f8:	d001      	beq.n	80095fe <_strtod_l+0x17e>
 80095fa:	2a45      	cmp	r2, #69	; 0x45
 80095fc:	d113      	bne.n	8009626 <_strtod_l+0x1a6>
 80095fe:	b91e      	cbnz	r6, 8009608 <_strtod_l+0x188>
 8009600:	9a04      	ldr	r2, [sp, #16]
 8009602:	4302      	orrs	r2, r0
 8009604:	d094      	beq.n	8009530 <_strtod_l+0xb0>
 8009606:	2600      	movs	r6, #0
 8009608:	9d15      	ldr	r5, [sp, #84]	; 0x54
 800960a:	1c6a      	adds	r2, r5, #1
 800960c:	9215      	str	r2, [sp, #84]	; 0x54
 800960e:	786a      	ldrb	r2, [r5, #1]
 8009610:	2a2b      	cmp	r2, #43	; 0x2b
 8009612:	d074      	beq.n	80096fe <_strtod_l+0x27e>
 8009614:	2a2d      	cmp	r2, #45	; 0x2d
 8009616:	d078      	beq.n	800970a <_strtod_l+0x28a>
 8009618:	f04f 0c00 	mov.w	ip, #0
 800961c:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 8009620:	2909      	cmp	r1, #9
 8009622:	d97f      	bls.n	8009724 <_strtod_l+0x2a4>
 8009624:	9515      	str	r5, [sp, #84]	; 0x54
 8009626:	2700      	movs	r7, #0
 8009628:	e09e      	b.n	8009768 <_strtod_l+0x2e8>
 800962a:	2300      	movs	r3, #0
 800962c:	e7c8      	b.n	80095c0 <_strtod_l+0x140>
 800962e:	f1bb 0f08 	cmp.w	fp, #8
 8009632:	bfd8      	it	le
 8009634:	9909      	ldrle	r1, [sp, #36]	; 0x24
 8009636:	f100 0001 	add.w	r0, r0, #1
 800963a:	bfda      	itte	le
 800963c:	fb02 3301 	mlale	r3, r2, r1, r3
 8009640:	9309      	strle	r3, [sp, #36]	; 0x24
 8009642:	fb02 3a0a 	mlagt	sl, r2, sl, r3
 8009646:	f10b 0b01 	add.w	fp, fp, #1
 800964a:	9015      	str	r0, [sp, #84]	; 0x54
 800964c:	e7c1      	b.n	80095d2 <_strtod_l+0x152>
 800964e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009650:	1c5a      	adds	r2, r3, #1
 8009652:	9215      	str	r2, [sp, #84]	; 0x54
 8009654:	785a      	ldrb	r2, [r3, #1]
 8009656:	f1bb 0f00 	cmp.w	fp, #0
 800965a:	d037      	beq.n	80096cc <_strtod_l+0x24c>
 800965c:	9005      	str	r0, [sp, #20]
 800965e:	465e      	mov	r6, fp
 8009660:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 8009664:	2b09      	cmp	r3, #9
 8009666:	d912      	bls.n	800968e <_strtod_l+0x20e>
 8009668:	2301      	movs	r3, #1
 800966a:	e7c4      	b.n	80095f6 <_strtod_l+0x176>
 800966c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800966e:	1c5a      	adds	r2, r3, #1
 8009670:	9215      	str	r2, [sp, #84]	; 0x54
 8009672:	785a      	ldrb	r2, [r3, #1]
 8009674:	3001      	adds	r0, #1
 8009676:	2a30      	cmp	r2, #48	; 0x30
 8009678:	d0f8      	beq.n	800966c <_strtod_l+0x1ec>
 800967a:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 800967e:	2b08      	cmp	r3, #8
 8009680:	f200 84c1 	bhi.w	800a006 <_strtod_l+0xb86>
 8009684:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009686:	9005      	str	r0, [sp, #20]
 8009688:	2000      	movs	r0, #0
 800968a:	930b      	str	r3, [sp, #44]	; 0x2c
 800968c:	4606      	mov	r6, r0
 800968e:	3a30      	subs	r2, #48	; 0x30
 8009690:	f100 0301 	add.w	r3, r0, #1
 8009694:	d014      	beq.n	80096c0 <_strtod_l+0x240>
 8009696:	9905      	ldr	r1, [sp, #20]
 8009698:	4419      	add	r1, r3
 800969a:	9105      	str	r1, [sp, #20]
 800969c:	4633      	mov	r3, r6
 800969e:	eb00 0c06 	add.w	ip, r0, r6
 80096a2:	210a      	movs	r1, #10
 80096a4:	4563      	cmp	r3, ip
 80096a6:	d113      	bne.n	80096d0 <_strtod_l+0x250>
 80096a8:	1833      	adds	r3, r6, r0
 80096aa:	2b08      	cmp	r3, #8
 80096ac:	f106 0601 	add.w	r6, r6, #1
 80096b0:	4406      	add	r6, r0
 80096b2:	dc1a      	bgt.n	80096ea <_strtod_l+0x26a>
 80096b4:	9909      	ldr	r1, [sp, #36]	; 0x24
 80096b6:	230a      	movs	r3, #10
 80096b8:	fb03 2301 	mla	r3, r3, r1, r2
 80096bc:	9309      	str	r3, [sp, #36]	; 0x24
 80096be:	2300      	movs	r3, #0
 80096c0:	9a15      	ldr	r2, [sp, #84]	; 0x54
 80096c2:	1c51      	adds	r1, r2, #1
 80096c4:	9115      	str	r1, [sp, #84]	; 0x54
 80096c6:	7852      	ldrb	r2, [r2, #1]
 80096c8:	4618      	mov	r0, r3
 80096ca:	e7c9      	b.n	8009660 <_strtod_l+0x1e0>
 80096cc:	4658      	mov	r0, fp
 80096ce:	e7d2      	b.n	8009676 <_strtod_l+0x1f6>
 80096d0:	2b08      	cmp	r3, #8
 80096d2:	f103 0301 	add.w	r3, r3, #1
 80096d6:	dc03      	bgt.n	80096e0 <_strtod_l+0x260>
 80096d8:	9f09      	ldr	r7, [sp, #36]	; 0x24
 80096da:	434f      	muls	r7, r1
 80096dc:	9709      	str	r7, [sp, #36]	; 0x24
 80096de:	e7e1      	b.n	80096a4 <_strtod_l+0x224>
 80096e0:	2b10      	cmp	r3, #16
 80096e2:	bfd8      	it	le
 80096e4:	fb01 fa0a 	mulle.w	sl, r1, sl
 80096e8:	e7dc      	b.n	80096a4 <_strtod_l+0x224>
 80096ea:	2e10      	cmp	r6, #16
 80096ec:	bfdc      	itt	le
 80096ee:	230a      	movle	r3, #10
 80096f0:	fb03 2a0a 	mlale	sl, r3, sl, r2
 80096f4:	e7e3      	b.n	80096be <_strtod_l+0x23e>
 80096f6:	2300      	movs	r3, #0
 80096f8:	9305      	str	r3, [sp, #20]
 80096fa:	2301      	movs	r3, #1
 80096fc:	e780      	b.n	8009600 <_strtod_l+0x180>
 80096fe:	f04f 0c00 	mov.w	ip, #0
 8009702:	1caa      	adds	r2, r5, #2
 8009704:	9215      	str	r2, [sp, #84]	; 0x54
 8009706:	78aa      	ldrb	r2, [r5, #2]
 8009708:	e788      	b.n	800961c <_strtod_l+0x19c>
 800970a:	f04f 0c01 	mov.w	ip, #1
 800970e:	e7f8      	b.n	8009702 <_strtod_l+0x282>
 8009710:	0800b520 	.word	0x0800b520
 8009714:	0800b51c 	.word	0x0800b51c
 8009718:	7ff00000 	.word	0x7ff00000
 800971c:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800971e:	1c51      	adds	r1, r2, #1
 8009720:	9115      	str	r1, [sp, #84]	; 0x54
 8009722:	7852      	ldrb	r2, [r2, #1]
 8009724:	2a30      	cmp	r2, #48	; 0x30
 8009726:	d0f9      	beq.n	800971c <_strtod_l+0x29c>
 8009728:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 800972c:	2908      	cmp	r1, #8
 800972e:	f63f af7a 	bhi.w	8009626 <_strtod_l+0x1a6>
 8009732:	3a30      	subs	r2, #48	; 0x30
 8009734:	9208      	str	r2, [sp, #32]
 8009736:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8009738:	920c      	str	r2, [sp, #48]	; 0x30
 800973a:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800973c:	1c57      	adds	r7, r2, #1
 800973e:	9715      	str	r7, [sp, #84]	; 0x54
 8009740:	7852      	ldrb	r2, [r2, #1]
 8009742:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 8009746:	f1be 0f09 	cmp.w	lr, #9
 800974a:	d938      	bls.n	80097be <_strtod_l+0x33e>
 800974c:	990c      	ldr	r1, [sp, #48]	; 0x30
 800974e:	1a7f      	subs	r7, r7, r1
 8009750:	2f08      	cmp	r7, #8
 8009752:	f644 671f 	movw	r7, #19999	; 0x4e1f
 8009756:	dc03      	bgt.n	8009760 <_strtod_l+0x2e0>
 8009758:	9908      	ldr	r1, [sp, #32]
 800975a:	428f      	cmp	r7, r1
 800975c:	bfa8      	it	ge
 800975e:	460f      	movge	r7, r1
 8009760:	f1bc 0f00 	cmp.w	ip, #0
 8009764:	d000      	beq.n	8009768 <_strtod_l+0x2e8>
 8009766:	427f      	negs	r7, r7
 8009768:	2e00      	cmp	r6, #0
 800976a:	d14f      	bne.n	800980c <_strtod_l+0x38c>
 800976c:	9904      	ldr	r1, [sp, #16]
 800976e:	4301      	orrs	r1, r0
 8009770:	f47f aec1 	bne.w	80094f6 <_strtod_l+0x76>
 8009774:	2b00      	cmp	r3, #0
 8009776:	f47f aedb 	bne.w	8009530 <_strtod_l+0xb0>
 800977a:	2a69      	cmp	r2, #105	; 0x69
 800977c:	d029      	beq.n	80097d2 <_strtod_l+0x352>
 800977e:	dc26      	bgt.n	80097ce <_strtod_l+0x34e>
 8009780:	2a49      	cmp	r2, #73	; 0x49
 8009782:	d026      	beq.n	80097d2 <_strtod_l+0x352>
 8009784:	2a4e      	cmp	r2, #78	; 0x4e
 8009786:	f47f aed3 	bne.w	8009530 <_strtod_l+0xb0>
 800978a:	499b      	ldr	r1, [pc, #620]	; (80099f8 <_strtod_l+0x578>)
 800978c:	a815      	add	r0, sp, #84	; 0x54
 800978e:	f001 fbcb 	bl	800af28 <__match>
 8009792:	2800      	cmp	r0, #0
 8009794:	f43f aecc 	beq.w	8009530 <_strtod_l+0xb0>
 8009798:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800979a:	781b      	ldrb	r3, [r3, #0]
 800979c:	2b28      	cmp	r3, #40	; 0x28
 800979e:	d12f      	bne.n	8009800 <_strtod_l+0x380>
 80097a0:	4996      	ldr	r1, [pc, #600]	; (80099fc <_strtod_l+0x57c>)
 80097a2:	aa18      	add	r2, sp, #96	; 0x60
 80097a4:	a815      	add	r0, sp, #84	; 0x54
 80097a6:	f001 fbd3 	bl	800af50 <__hexnan>
 80097aa:	2805      	cmp	r0, #5
 80097ac:	d128      	bne.n	8009800 <_strtod_l+0x380>
 80097ae:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80097b0:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 80097b4:	f043 49ff 	orr.w	r9, r3, #2139095040	; 0x7f800000
 80097b8:	f449 09e0 	orr.w	r9, r9, #7340032	; 0x700000
 80097bc:	e69b      	b.n	80094f6 <_strtod_l+0x76>
 80097be:	9f08      	ldr	r7, [sp, #32]
 80097c0:	210a      	movs	r1, #10
 80097c2:	fb01 2107 	mla	r1, r1, r7, r2
 80097c6:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
 80097ca:	9208      	str	r2, [sp, #32]
 80097cc:	e7b5      	b.n	800973a <_strtod_l+0x2ba>
 80097ce:	2a6e      	cmp	r2, #110	; 0x6e
 80097d0:	e7d9      	b.n	8009786 <_strtod_l+0x306>
 80097d2:	498b      	ldr	r1, [pc, #556]	; (8009a00 <_strtod_l+0x580>)
 80097d4:	a815      	add	r0, sp, #84	; 0x54
 80097d6:	f001 fba7 	bl	800af28 <__match>
 80097da:	2800      	cmp	r0, #0
 80097dc:	f43f aea8 	beq.w	8009530 <_strtod_l+0xb0>
 80097e0:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80097e2:	4988      	ldr	r1, [pc, #544]	; (8009a04 <_strtod_l+0x584>)
 80097e4:	3b01      	subs	r3, #1
 80097e6:	a815      	add	r0, sp, #84	; 0x54
 80097e8:	9315      	str	r3, [sp, #84]	; 0x54
 80097ea:	f001 fb9d 	bl	800af28 <__match>
 80097ee:	b910      	cbnz	r0, 80097f6 <_strtod_l+0x376>
 80097f0:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80097f2:	3301      	adds	r3, #1
 80097f4:	9315      	str	r3, [sp, #84]	; 0x54
 80097f6:	f8df 921c 	ldr.w	r9, [pc, #540]	; 8009a14 <_strtod_l+0x594>
 80097fa:	f04f 0800 	mov.w	r8, #0
 80097fe:	e67a      	b.n	80094f6 <_strtod_l+0x76>
 8009800:	4881      	ldr	r0, [pc, #516]	; (8009a08 <_strtod_l+0x588>)
 8009802:	f001 f8ad 	bl	800a960 <nan>
 8009806:	ec59 8b10 	vmov	r8, r9, d0
 800980a:	e674      	b.n	80094f6 <_strtod_l+0x76>
 800980c:	9b05      	ldr	r3, [sp, #20]
 800980e:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009810:	1afb      	subs	r3, r7, r3
 8009812:	f1bb 0f00 	cmp.w	fp, #0
 8009816:	bf08      	it	eq
 8009818:	46b3      	moveq	fp, r6
 800981a:	2e10      	cmp	r6, #16
 800981c:	9308      	str	r3, [sp, #32]
 800981e:	4635      	mov	r5, r6
 8009820:	bfa8      	it	ge
 8009822:	2510      	movge	r5, #16
 8009824:	f7f6 fe76 	bl	8000514 <__aeabi_ui2d>
 8009828:	2e09      	cmp	r6, #9
 800982a:	4680      	mov	r8, r0
 800982c:	4689      	mov	r9, r1
 800982e:	dd13      	ble.n	8009858 <_strtod_l+0x3d8>
 8009830:	4b76      	ldr	r3, [pc, #472]	; (8009a0c <_strtod_l+0x58c>)
 8009832:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 8009836:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 800983a:	f7f6 fee5 	bl	8000608 <__aeabi_dmul>
 800983e:	4680      	mov	r8, r0
 8009840:	4650      	mov	r0, sl
 8009842:	4689      	mov	r9, r1
 8009844:	f7f6 fe66 	bl	8000514 <__aeabi_ui2d>
 8009848:	4602      	mov	r2, r0
 800984a:	460b      	mov	r3, r1
 800984c:	4640      	mov	r0, r8
 800984e:	4649      	mov	r1, r9
 8009850:	f7f6 fd24 	bl	800029c <__adddf3>
 8009854:	4680      	mov	r8, r0
 8009856:	4689      	mov	r9, r1
 8009858:	2e0f      	cmp	r6, #15
 800985a:	dc38      	bgt.n	80098ce <_strtod_l+0x44e>
 800985c:	9b08      	ldr	r3, [sp, #32]
 800985e:	2b00      	cmp	r3, #0
 8009860:	f43f ae49 	beq.w	80094f6 <_strtod_l+0x76>
 8009864:	dd24      	ble.n	80098b0 <_strtod_l+0x430>
 8009866:	2b16      	cmp	r3, #22
 8009868:	dc0b      	bgt.n	8009882 <_strtod_l+0x402>
 800986a:	4968      	ldr	r1, [pc, #416]	; (8009a0c <_strtod_l+0x58c>)
 800986c:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8009870:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009874:	4642      	mov	r2, r8
 8009876:	464b      	mov	r3, r9
 8009878:	f7f6 fec6 	bl	8000608 <__aeabi_dmul>
 800987c:	4680      	mov	r8, r0
 800987e:	4689      	mov	r9, r1
 8009880:	e639      	b.n	80094f6 <_strtod_l+0x76>
 8009882:	9a08      	ldr	r2, [sp, #32]
 8009884:	f1c6 0325 	rsb	r3, r6, #37	; 0x25
 8009888:	4293      	cmp	r3, r2
 800988a:	db20      	blt.n	80098ce <_strtod_l+0x44e>
 800988c:	4c5f      	ldr	r4, [pc, #380]	; (8009a0c <_strtod_l+0x58c>)
 800988e:	f1c6 060f 	rsb	r6, r6, #15
 8009892:	eb04 01c6 	add.w	r1, r4, r6, lsl #3
 8009896:	4642      	mov	r2, r8
 8009898:	464b      	mov	r3, r9
 800989a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800989e:	f7f6 feb3 	bl	8000608 <__aeabi_dmul>
 80098a2:	9b08      	ldr	r3, [sp, #32]
 80098a4:	1b9e      	subs	r6, r3, r6
 80098a6:	eb04 04c6 	add.w	r4, r4, r6, lsl #3
 80098aa:	e9d4 2300 	ldrd	r2, r3, [r4]
 80098ae:	e7e3      	b.n	8009878 <_strtod_l+0x3f8>
 80098b0:	9b08      	ldr	r3, [sp, #32]
 80098b2:	3316      	adds	r3, #22
 80098b4:	db0b      	blt.n	80098ce <_strtod_l+0x44e>
 80098b6:	9b05      	ldr	r3, [sp, #20]
 80098b8:	1bdf      	subs	r7, r3, r7
 80098ba:	4b54      	ldr	r3, [pc, #336]	; (8009a0c <_strtod_l+0x58c>)
 80098bc:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 80098c0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80098c4:	4640      	mov	r0, r8
 80098c6:	4649      	mov	r1, r9
 80098c8:	f7f6 ffc8 	bl	800085c <__aeabi_ddiv>
 80098cc:	e7d6      	b.n	800987c <_strtod_l+0x3fc>
 80098ce:	9b08      	ldr	r3, [sp, #32]
 80098d0:	1b75      	subs	r5, r6, r5
 80098d2:	441d      	add	r5, r3
 80098d4:	2d00      	cmp	r5, #0
 80098d6:	dd70      	ble.n	80099ba <_strtod_l+0x53a>
 80098d8:	f015 030f 	ands.w	r3, r5, #15
 80098dc:	d00a      	beq.n	80098f4 <_strtod_l+0x474>
 80098de:	494b      	ldr	r1, [pc, #300]	; (8009a0c <_strtod_l+0x58c>)
 80098e0:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80098e4:	4642      	mov	r2, r8
 80098e6:	464b      	mov	r3, r9
 80098e8:	e9d1 0100 	ldrd	r0, r1, [r1]
 80098ec:	f7f6 fe8c 	bl	8000608 <__aeabi_dmul>
 80098f0:	4680      	mov	r8, r0
 80098f2:	4689      	mov	r9, r1
 80098f4:	f035 050f 	bics.w	r5, r5, #15
 80098f8:	d04d      	beq.n	8009996 <_strtod_l+0x516>
 80098fa:	f5b5 7f9a 	cmp.w	r5, #308	; 0x134
 80098fe:	dd22      	ble.n	8009946 <_strtod_l+0x4c6>
 8009900:	2500      	movs	r5, #0
 8009902:	46ab      	mov	fp, r5
 8009904:	9509      	str	r5, [sp, #36]	; 0x24
 8009906:	9505      	str	r5, [sp, #20]
 8009908:	2322      	movs	r3, #34	; 0x22
 800990a:	f8df 9108 	ldr.w	r9, [pc, #264]	; 8009a14 <_strtod_l+0x594>
 800990e:	6023      	str	r3, [r4, #0]
 8009910:	f04f 0800 	mov.w	r8, #0
 8009914:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009916:	2b00      	cmp	r3, #0
 8009918:	f43f aded 	beq.w	80094f6 <_strtod_l+0x76>
 800991c:	9916      	ldr	r1, [sp, #88]	; 0x58
 800991e:	4620      	mov	r0, r4
 8009920:	f7ff f924 	bl	8008b6c <_Bfree>
 8009924:	9905      	ldr	r1, [sp, #20]
 8009926:	4620      	mov	r0, r4
 8009928:	f7ff f920 	bl	8008b6c <_Bfree>
 800992c:	4659      	mov	r1, fp
 800992e:	4620      	mov	r0, r4
 8009930:	f7ff f91c 	bl	8008b6c <_Bfree>
 8009934:	9909      	ldr	r1, [sp, #36]	; 0x24
 8009936:	4620      	mov	r0, r4
 8009938:	f7ff f918 	bl	8008b6c <_Bfree>
 800993c:	4629      	mov	r1, r5
 800993e:	4620      	mov	r0, r4
 8009940:	f7ff f914 	bl	8008b6c <_Bfree>
 8009944:	e5d7      	b.n	80094f6 <_strtod_l+0x76>
 8009946:	4b32      	ldr	r3, [pc, #200]	; (8009a10 <_strtod_l+0x590>)
 8009948:	9304      	str	r3, [sp, #16]
 800994a:	2300      	movs	r3, #0
 800994c:	112d      	asrs	r5, r5, #4
 800994e:	4640      	mov	r0, r8
 8009950:	4649      	mov	r1, r9
 8009952:	469a      	mov	sl, r3
 8009954:	2d01      	cmp	r5, #1
 8009956:	dc21      	bgt.n	800999c <_strtod_l+0x51c>
 8009958:	b10b      	cbz	r3, 800995e <_strtod_l+0x4de>
 800995a:	4680      	mov	r8, r0
 800995c:	4689      	mov	r9, r1
 800995e:	492c      	ldr	r1, [pc, #176]	; (8009a10 <_strtod_l+0x590>)
 8009960:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
 8009964:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 8009968:	4642      	mov	r2, r8
 800996a:	464b      	mov	r3, r9
 800996c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009970:	f7f6 fe4a 	bl	8000608 <__aeabi_dmul>
 8009974:	4b27      	ldr	r3, [pc, #156]	; (8009a14 <_strtod_l+0x594>)
 8009976:	460a      	mov	r2, r1
 8009978:	400b      	ands	r3, r1
 800997a:	4927      	ldr	r1, [pc, #156]	; (8009a18 <_strtod_l+0x598>)
 800997c:	428b      	cmp	r3, r1
 800997e:	4680      	mov	r8, r0
 8009980:	d8be      	bhi.n	8009900 <_strtod_l+0x480>
 8009982:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 8009986:	428b      	cmp	r3, r1
 8009988:	bf86      	itte	hi
 800998a:	f8df 9090 	ldrhi.w	r9, [pc, #144]	; 8009a1c <_strtod_l+0x59c>
 800998e:	f04f 38ff 	movhi.w	r8, #4294967295
 8009992:	f102 7954 	addls.w	r9, r2, #55574528	; 0x3500000
 8009996:	2300      	movs	r3, #0
 8009998:	9304      	str	r3, [sp, #16]
 800999a:	e07b      	b.n	8009a94 <_strtod_l+0x614>
 800999c:	07ea      	lsls	r2, r5, #31
 800999e:	d505      	bpl.n	80099ac <_strtod_l+0x52c>
 80099a0:	9b04      	ldr	r3, [sp, #16]
 80099a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80099a6:	f7f6 fe2f 	bl	8000608 <__aeabi_dmul>
 80099aa:	2301      	movs	r3, #1
 80099ac:	9a04      	ldr	r2, [sp, #16]
 80099ae:	3208      	adds	r2, #8
 80099b0:	f10a 0a01 	add.w	sl, sl, #1
 80099b4:	106d      	asrs	r5, r5, #1
 80099b6:	9204      	str	r2, [sp, #16]
 80099b8:	e7cc      	b.n	8009954 <_strtod_l+0x4d4>
 80099ba:	d0ec      	beq.n	8009996 <_strtod_l+0x516>
 80099bc:	426d      	negs	r5, r5
 80099be:	f015 020f 	ands.w	r2, r5, #15
 80099c2:	d00a      	beq.n	80099da <_strtod_l+0x55a>
 80099c4:	4b11      	ldr	r3, [pc, #68]	; (8009a0c <_strtod_l+0x58c>)
 80099c6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80099ca:	4640      	mov	r0, r8
 80099cc:	4649      	mov	r1, r9
 80099ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80099d2:	f7f6 ff43 	bl	800085c <__aeabi_ddiv>
 80099d6:	4680      	mov	r8, r0
 80099d8:	4689      	mov	r9, r1
 80099da:	112d      	asrs	r5, r5, #4
 80099dc:	d0db      	beq.n	8009996 <_strtod_l+0x516>
 80099de:	2d1f      	cmp	r5, #31
 80099e0:	dd1e      	ble.n	8009a20 <_strtod_l+0x5a0>
 80099e2:	2500      	movs	r5, #0
 80099e4:	46ab      	mov	fp, r5
 80099e6:	9509      	str	r5, [sp, #36]	; 0x24
 80099e8:	9505      	str	r5, [sp, #20]
 80099ea:	2322      	movs	r3, #34	; 0x22
 80099ec:	f04f 0800 	mov.w	r8, #0
 80099f0:	f04f 0900 	mov.w	r9, #0
 80099f4:	6023      	str	r3, [r4, #0]
 80099f6:	e78d      	b.n	8009914 <_strtod_l+0x494>
 80099f8:	0800b30d 	.word	0x0800b30d
 80099fc:	0800b534 	.word	0x0800b534
 8009a00:	0800b305 	.word	0x0800b305
 8009a04:	0800b33c 	.word	0x0800b33c
 8009a08:	0800b6c5 	.word	0x0800b6c5
 8009a0c:	0800b448 	.word	0x0800b448
 8009a10:	0800b420 	.word	0x0800b420
 8009a14:	7ff00000 	.word	0x7ff00000
 8009a18:	7ca00000 	.word	0x7ca00000
 8009a1c:	7fefffff 	.word	0x7fefffff
 8009a20:	f015 0310 	ands.w	r3, r5, #16
 8009a24:	bf18      	it	ne
 8009a26:	236a      	movne	r3, #106	; 0x6a
 8009a28:	f8df a3a0 	ldr.w	sl, [pc, #928]	; 8009dcc <_strtod_l+0x94c>
 8009a2c:	9304      	str	r3, [sp, #16]
 8009a2e:	4640      	mov	r0, r8
 8009a30:	4649      	mov	r1, r9
 8009a32:	2300      	movs	r3, #0
 8009a34:	07ea      	lsls	r2, r5, #31
 8009a36:	d504      	bpl.n	8009a42 <_strtod_l+0x5c2>
 8009a38:	e9da 2300 	ldrd	r2, r3, [sl]
 8009a3c:	f7f6 fde4 	bl	8000608 <__aeabi_dmul>
 8009a40:	2301      	movs	r3, #1
 8009a42:	106d      	asrs	r5, r5, #1
 8009a44:	f10a 0a08 	add.w	sl, sl, #8
 8009a48:	d1f4      	bne.n	8009a34 <_strtod_l+0x5b4>
 8009a4a:	b10b      	cbz	r3, 8009a50 <_strtod_l+0x5d0>
 8009a4c:	4680      	mov	r8, r0
 8009a4e:	4689      	mov	r9, r1
 8009a50:	9b04      	ldr	r3, [sp, #16]
 8009a52:	b1bb      	cbz	r3, 8009a84 <_strtod_l+0x604>
 8009a54:	f3c9 520a 	ubfx	r2, r9, #20, #11
 8009a58:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8009a5c:	2b00      	cmp	r3, #0
 8009a5e:	4649      	mov	r1, r9
 8009a60:	dd10      	ble.n	8009a84 <_strtod_l+0x604>
 8009a62:	2b1f      	cmp	r3, #31
 8009a64:	f340 811e 	ble.w	8009ca4 <_strtod_l+0x824>
 8009a68:	2b34      	cmp	r3, #52	; 0x34
 8009a6a:	bfde      	ittt	le
 8009a6c:	f04f 33ff 	movle.w	r3, #4294967295
 8009a70:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 8009a74:	4093      	lslle	r3, r2
 8009a76:	f04f 0800 	mov.w	r8, #0
 8009a7a:	bfcc      	ite	gt
 8009a7c:	f04f 795c 	movgt.w	r9, #57671680	; 0x3700000
 8009a80:	ea03 0901 	andle.w	r9, r3, r1
 8009a84:	2200      	movs	r2, #0
 8009a86:	2300      	movs	r3, #0
 8009a88:	4640      	mov	r0, r8
 8009a8a:	4649      	mov	r1, r9
 8009a8c:	f7f7 f824 	bl	8000ad8 <__aeabi_dcmpeq>
 8009a90:	2800      	cmp	r0, #0
 8009a92:	d1a6      	bne.n	80099e2 <_strtod_l+0x562>
 8009a94:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009a96:	9300      	str	r3, [sp, #0]
 8009a98:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8009a9a:	4633      	mov	r3, r6
 8009a9c:	465a      	mov	r2, fp
 8009a9e:	4620      	mov	r0, r4
 8009aa0:	f7ff f8cc 	bl	8008c3c <__s2b>
 8009aa4:	9009      	str	r0, [sp, #36]	; 0x24
 8009aa6:	2800      	cmp	r0, #0
 8009aa8:	f43f af2a 	beq.w	8009900 <_strtod_l+0x480>
 8009aac:	9a08      	ldr	r2, [sp, #32]
 8009aae:	9b05      	ldr	r3, [sp, #20]
 8009ab0:	2a00      	cmp	r2, #0
 8009ab2:	eba3 0307 	sub.w	r3, r3, r7
 8009ab6:	bfa8      	it	ge
 8009ab8:	2300      	movge	r3, #0
 8009aba:	930c      	str	r3, [sp, #48]	; 0x30
 8009abc:	2500      	movs	r5, #0
 8009abe:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8009ac2:	9312      	str	r3, [sp, #72]	; 0x48
 8009ac4:	46ab      	mov	fp, r5
 8009ac6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009ac8:	4620      	mov	r0, r4
 8009aca:	6859      	ldr	r1, [r3, #4]
 8009acc:	f7ff f80e 	bl	8008aec <_Balloc>
 8009ad0:	9005      	str	r0, [sp, #20]
 8009ad2:	2800      	cmp	r0, #0
 8009ad4:	f43f af18 	beq.w	8009908 <_strtod_l+0x488>
 8009ad8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009ada:	691a      	ldr	r2, [r3, #16]
 8009adc:	3202      	adds	r2, #2
 8009ade:	f103 010c 	add.w	r1, r3, #12
 8009ae2:	0092      	lsls	r2, r2, #2
 8009ae4:	300c      	adds	r0, #12
 8009ae6:	f000 ff2d 	bl	800a944 <memcpy>
 8009aea:	ec49 8b10 	vmov	d0, r8, r9
 8009aee:	aa18      	add	r2, sp, #96	; 0x60
 8009af0:	a917      	add	r1, sp, #92	; 0x5c
 8009af2:	4620      	mov	r0, r4
 8009af4:	f7ff fbd6 	bl	80092a4 <__d2b>
 8009af8:	ec49 8b18 	vmov	d8, r8, r9
 8009afc:	9016      	str	r0, [sp, #88]	; 0x58
 8009afe:	2800      	cmp	r0, #0
 8009b00:	f43f af02 	beq.w	8009908 <_strtod_l+0x488>
 8009b04:	2101      	movs	r1, #1
 8009b06:	4620      	mov	r0, r4
 8009b08:	f7ff f930 	bl	8008d6c <__i2b>
 8009b0c:	4683      	mov	fp, r0
 8009b0e:	2800      	cmp	r0, #0
 8009b10:	f43f aefa 	beq.w	8009908 <_strtod_l+0x488>
 8009b14:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 8009b16:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8009b18:	2e00      	cmp	r6, #0
 8009b1a:	bfab      	itete	ge
 8009b1c:	9b0c      	ldrge	r3, [sp, #48]	; 0x30
 8009b1e:	9b12      	ldrlt	r3, [sp, #72]	; 0x48
 8009b20:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 8009b22:	f8dd a030 	ldrlt.w	sl, [sp, #48]	; 0x30
 8009b26:	bfac      	ite	ge
 8009b28:	eb06 0a03 	addge.w	sl, r6, r3
 8009b2c:	1b9f      	sublt	r7, r3, r6
 8009b2e:	9b04      	ldr	r3, [sp, #16]
 8009b30:	1af6      	subs	r6, r6, r3
 8009b32:	4416      	add	r6, r2
 8009b34:	4ba0      	ldr	r3, [pc, #640]	; (8009db8 <_strtod_l+0x938>)
 8009b36:	3e01      	subs	r6, #1
 8009b38:	429e      	cmp	r6, r3
 8009b3a:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8009b3e:	f280 80c4 	bge.w	8009cca <_strtod_l+0x84a>
 8009b42:	1b9b      	subs	r3, r3, r6
 8009b44:	2b1f      	cmp	r3, #31
 8009b46:	eba2 0203 	sub.w	r2, r2, r3
 8009b4a:	f04f 0101 	mov.w	r1, #1
 8009b4e:	f300 80b0 	bgt.w	8009cb2 <_strtod_l+0x832>
 8009b52:	fa01 f303 	lsl.w	r3, r1, r3
 8009b56:	930e      	str	r3, [sp, #56]	; 0x38
 8009b58:	2300      	movs	r3, #0
 8009b5a:	930d      	str	r3, [sp, #52]	; 0x34
 8009b5c:	eb0a 0602 	add.w	r6, sl, r2
 8009b60:	9b04      	ldr	r3, [sp, #16]
 8009b62:	45b2      	cmp	sl, r6
 8009b64:	4417      	add	r7, r2
 8009b66:	441f      	add	r7, r3
 8009b68:	4653      	mov	r3, sl
 8009b6a:	bfa8      	it	ge
 8009b6c:	4633      	movge	r3, r6
 8009b6e:	42bb      	cmp	r3, r7
 8009b70:	bfa8      	it	ge
 8009b72:	463b      	movge	r3, r7
 8009b74:	2b00      	cmp	r3, #0
 8009b76:	bfc2      	ittt	gt
 8009b78:	1af6      	subgt	r6, r6, r3
 8009b7a:	1aff      	subgt	r7, r7, r3
 8009b7c:	ebaa 0a03 	subgt.w	sl, sl, r3
 8009b80:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009b82:	2b00      	cmp	r3, #0
 8009b84:	dd17      	ble.n	8009bb6 <_strtod_l+0x736>
 8009b86:	4659      	mov	r1, fp
 8009b88:	461a      	mov	r2, r3
 8009b8a:	4620      	mov	r0, r4
 8009b8c:	f7ff f9ae 	bl	8008eec <__pow5mult>
 8009b90:	4683      	mov	fp, r0
 8009b92:	2800      	cmp	r0, #0
 8009b94:	f43f aeb8 	beq.w	8009908 <_strtod_l+0x488>
 8009b98:	4601      	mov	r1, r0
 8009b9a:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8009b9c:	4620      	mov	r0, r4
 8009b9e:	f7ff f8fb 	bl	8008d98 <__multiply>
 8009ba2:	900b      	str	r0, [sp, #44]	; 0x2c
 8009ba4:	2800      	cmp	r0, #0
 8009ba6:	f43f aeaf 	beq.w	8009908 <_strtod_l+0x488>
 8009baa:	9916      	ldr	r1, [sp, #88]	; 0x58
 8009bac:	4620      	mov	r0, r4
 8009bae:	f7fe ffdd 	bl	8008b6c <_Bfree>
 8009bb2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009bb4:	9316      	str	r3, [sp, #88]	; 0x58
 8009bb6:	2e00      	cmp	r6, #0
 8009bb8:	f300 808c 	bgt.w	8009cd4 <_strtod_l+0x854>
 8009bbc:	9b08      	ldr	r3, [sp, #32]
 8009bbe:	2b00      	cmp	r3, #0
 8009bc0:	dd08      	ble.n	8009bd4 <_strtod_l+0x754>
 8009bc2:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8009bc4:	9905      	ldr	r1, [sp, #20]
 8009bc6:	4620      	mov	r0, r4
 8009bc8:	f7ff f990 	bl	8008eec <__pow5mult>
 8009bcc:	9005      	str	r0, [sp, #20]
 8009bce:	2800      	cmp	r0, #0
 8009bd0:	f43f ae9a 	beq.w	8009908 <_strtod_l+0x488>
 8009bd4:	2f00      	cmp	r7, #0
 8009bd6:	dd08      	ble.n	8009bea <_strtod_l+0x76a>
 8009bd8:	9905      	ldr	r1, [sp, #20]
 8009bda:	463a      	mov	r2, r7
 8009bdc:	4620      	mov	r0, r4
 8009bde:	f7ff f9df 	bl	8008fa0 <__lshift>
 8009be2:	9005      	str	r0, [sp, #20]
 8009be4:	2800      	cmp	r0, #0
 8009be6:	f43f ae8f 	beq.w	8009908 <_strtod_l+0x488>
 8009bea:	f1ba 0f00 	cmp.w	sl, #0
 8009bee:	dd08      	ble.n	8009c02 <_strtod_l+0x782>
 8009bf0:	4659      	mov	r1, fp
 8009bf2:	4652      	mov	r2, sl
 8009bf4:	4620      	mov	r0, r4
 8009bf6:	f7ff f9d3 	bl	8008fa0 <__lshift>
 8009bfa:	4683      	mov	fp, r0
 8009bfc:	2800      	cmp	r0, #0
 8009bfe:	f43f ae83 	beq.w	8009908 <_strtod_l+0x488>
 8009c02:	9a05      	ldr	r2, [sp, #20]
 8009c04:	9916      	ldr	r1, [sp, #88]	; 0x58
 8009c06:	4620      	mov	r0, r4
 8009c08:	f7ff fa52 	bl	80090b0 <__mdiff>
 8009c0c:	4605      	mov	r5, r0
 8009c0e:	2800      	cmp	r0, #0
 8009c10:	f43f ae7a 	beq.w	8009908 <_strtod_l+0x488>
 8009c14:	68c3      	ldr	r3, [r0, #12]
 8009c16:	930b      	str	r3, [sp, #44]	; 0x2c
 8009c18:	2300      	movs	r3, #0
 8009c1a:	60c3      	str	r3, [r0, #12]
 8009c1c:	4659      	mov	r1, fp
 8009c1e:	f7ff fa2b 	bl	8009078 <__mcmp>
 8009c22:	2800      	cmp	r0, #0
 8009c24:	da60      	bge.n	8009ce8 <_strtod_l+0x868>
 8009c26:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009c28:	ea53 0308 	orrs.w	r3, r3, r8
 8009c2c:	f040 8084 	bne.w	8009d38 <_strtod_l+0x8b8>
 8009c30:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8009c34:	2b00      	cmp	r3, #0
 8009c36:	d17f      	bne.n	8009d38 <_strtod_l+0x8b8>
 8009c38:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8009c3c:	0d1b      	lsrs	r3, r3, #20
 8009c3e:	051b      	lsls	r3, r3, #20
 8009c40:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8009c44:	d978      	bls.n	8009d38 <_strtod_l+0x8b8>
 8009c46:	696b      	ldr	r3, [r5, #20]
 8009c48:	b913      	cbnz	r3, 8009c50 <_strtod_l+0x7d0>
 8009c4a:	692b      	ldr	r3, [r5, #16]
 8009c4c:	2b01      	cmp	r3, #1
 8009c4e:	dd73      	ble.n	8009d38 <_strtod_l+0x8b8>
 8009c50:	4629      	mov	r1, r5
 8009c52:	2201      	movs	r2, #1
 8009c54:	4620      	mov	r0, r4
 8009c56:	f7ff f9a3 	bl	8008fa0 <__lshift>
 8009c5a:	4659      	mov	r1, fp
 8009c5c:	4605      	mov	r5, r0
 8009c5e:	f7ff fa0b 	bl	8009078 <__mcmp>
 8009c62:	2800      	cmp	r0, #0
 8009c64:	dd68      	ble.n	8009d38 <_strtod_l+0x8b8>
 8009c66:	9904      	ldr	r1, [sp, #16]
 8009c68:	4a54      	ldr	r2, [pc, #336]	; (8009dbc <_strtod_l+0x93c>)
 8009c6a:	464b      	mov	r3, r9
 8009c6c:	2900      	cmp	r1, #0
 8009c6e:	f000 8084 	beq.w	8009d7a <_strtod_l+0x8fa>
 8009c72:	ea02 0109 	and.w	r1, r2, r9
 8009c76:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8009c7a:	dc7e      	bgt.n	8009d7a <_strtod_l+0x8fa>
 8009c7c:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8009c80:	f77f aeb3 	ble.w	80099ea <_strtod_l+0x56a>
 8009c84:	4b4e      	ldr	r3, [pc, #312]	; (8009dc0 <_strtod_l+0x940>)
 8009c86:	4640      	mov	r0, r8
 8009c88:	4649      	mov	r1, r9
 8009c8a:	2200      	movs	r2, #0
 8009c8c:	f7f6 fcbc 	bl	8000608 <__aeabi_dmul>
 8009c90:	4b4a      	ldr	r3, [pc, #296]	; (8009dbc <_strtod_l+0x93c>)
 8009c92:	400b      	ands	r3, r1
 8009c94:	4680      	mov	r8, r0
 8009c96:	4689      	mov	r9, r1
 8009c98:	2b00      	cmp	r3, #0
 8009c9a:	f47f ae3f 	bne.w	800991c <_strtod_l+0x49c>
 8009c9e:	2322      	movs	r3, #34	; 0x22
 8009ca0:	6023      	str	r3, [r4, #0]
 8009ca2:	e63b      	b.n	800991c <_strtod_l+0x49c>
 8009ca4:	f04f 32ff 	mov.w	r2, #4294967295
 8009ca8:	fa02 f303 	lsl.w	r3, r2, r3
 8009cac:	ea03 0808 	and.w	r8, r3, r8
 8009cb0:	e6e8      	b.n	8009a84 <_strtod_l+0x604>
 8009cb2:	f1c6 467f 	rsb	r6, r6, #4278190080	; 0xff000000
 8009cb6:	f506 067f 	add.w	r6, r6, #16711680	; 0xff0000
 8009cba:	f506 467b 	add.w	r6, r6, #64256	; 0xfb00
 8009cbe:	36e2      	adds	r6, #226	; 0xe2
 8009cc0:	fa01 f306 	lsl.w	r3, r1, r6
 8009cc4:	e9cd 310d 	strd	r3, r1, [sp, #52]	; 0x34
 8009cc8:	e748      	b.n	8009b5c <_strtod_l+0x6dc>
 8009cca:	2100      	movs	r1, #0
 8009ccc:	2301      	movs	r3, #1
 8009cce:	e9cd 130d 	strd	r1, r3, [sp, #52]	; 0x34
 8009cd2:	e743      	b.n	8009b5c <_strtod_l+0x6dc>
 8009cd4:	9916      	ldr	r1, [sp, #88]	; 0x58
 8009cd6:	4632      	mov	r2, r6
 8009cd8:	4620      	mov	r0, r4
 8009cda:	f7ff f961 	bl	8008fa0 <__lshift>
 8009cde:	9016      	str	r0, [sp, #88]	; 0x58
 8009ce0:	2800      	cmp	r0, #0
 8009ce2:	f47f af6b 	bne.w	8009bbc <_strtod_l+0x73c>
 8009ce6:	e60f      	b.n	8009908 <_strtod_l+0x488>
 8009ce8:	46ca      	mov	sl, r9
 8009cea:	d171      	bne.n	8009dd0 <_strtod_l+0x950>
 8009cec:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8009cee:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8009cf2:	b352      	cbz	r2, 8009d4a <_strtod_l+0x8ca>
 8009cf4:	4a33      	ldr	r2, [pc, #204]	; (8009dc4 <_strtod_l+0x944>)
 8009cf6:	4293      	cmp	r3, r2
 8009cf8:	d12a      	bne.n	8009d50 <_strtod_l+0x8d0>
 8009cfa:	9b04      	ldr	r3, [sp, #16]
 8009cfc:	4641      	mov	r1, r8
 8009cfe:	b1fb      	cbz	r3, 8009d40 <_strtod_l+0x8c0>
 8009d00:	4b2e      	ldr	r3, [pc, #184]	; (8009dbc <_strtod_l+0x93c>)
 8009d02:	ea09 0303 	and.w	r3, r9, r3
 8009d06:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8009d0a:	f04f 32ff 	mov.w	r2, #4294967295
 8009d0e:	d81a      	bhi.n	8009d46 <_strtod_l+0x8c6>
 8009d10:	0d1b      	lsrs	r3, r3, #20
 8009d12:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8009d16:	fa02 f303 	lsl.w	r3, r2, r3
 8009d1a:	4299      	cmp	r1, r3
 8009d1c:	d118      	bne.n	8009d50 <_strtod_l+0x8d0>
 8009d1e:	4b2a      	ldr	r3, [pc, #168]	; (8009dc8 <_strtod_l+0x948>)
 8009d20:	459a      	cmp	sl, r3
 8009d22:	d102      	bne.n	8009d2a <_strtod_l+0x8aa>
 8009d24:	3101      	adds	r1, #1
 8009d26:	f43f adef 	beq.w	8009908 <_strtod_l+0x488>
 8009d2a:	4b24      	ldr	r3, [pc, #144]	; (8009dbc <_strtod_l+0x93c>)
 8009d2c:	ea0a 0303 	and.w	r3, sl, r3
 8009d30:	f503 1980 	add.w	r9, r3, #1048576	; 0x100000
 8009d34:	f04f 0800 	mov.w	r8, #0
 8009d38:	9b04      	ldr	r3, [sp, #16]
 8009d3a:	2b00      	cmp	r3, #0
 8009d3c:	d1a2      	bne.n	8009c84 <_strtod_l+0x804>
 8009d3e:	e5ed      	b.n	800991c <_strtod_l+0x49c>
 8009d40:	f04f 33ff 	mov.w	r3, #4294967295
 8009d44:	e7e9      	b.n	8009d1a <_strtod_l+0x89a>
 8009d46:	4613      	mov	r3, r2
 8009d48:	e7e7      	b.n	8009d1a <_strtod_l+0x89a>
 8009d4a:	ea53 0308 	orrs.w	r3, r3, r8
 8009d4e:	d08a      	beq.n	8009c66 <_strtod_l+0x7e6>
 8009d50:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009d52:	b1e3      	cbz	r3, 8009d8e <_strtod_l+0x90e>
 8009d54:	ea13 0f0a 	tst.w	r3, sl
 8009d58:	d0ee      	beq.n	8009d38 <_strtod_l+0x8b8>
 8009d5a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009d5c:	9a04      	ldr	r2, [sp, #16]
 8009d5e:	4640      	mov	r0, r8
 8009d60:	4649      	mov	r1, r9
 8009d62:	b1c3      	cbz	r3, 8009d96 <_strtod_l+0x916>
 8009d64:	f7ff fb6f 	bl	8009446 <sulp>
 8009d68:	4602      	mov	r2, r0
 8009d6a:	460b      	mov	r3, r1
 8009d6c:	ec51 0b18 	vmov	r0, r1, d8
 8009d70:	f7f6 fa94 	bl	800029c <__adddf3>
 8009d74:	4680      	mov	r8, r0
 8009d76:	4689      	mov	r9, r1
 8009d78:	e7de      	b.n	8009d38 <_strtod_l+0x8b8>
 8009d7a:	4013      	ands	r3, r2
 8009d7c:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8009d80:	ea6f 5913 	mvn.w	r9, r3, lsr #20
 8009d84:	ea6f 5909 	mvn.w	r9, r9, lsl #20
 8009d88:	f04f 38ff 	mov.w	r8, #4294967295
 8009d8c:	e7d4      	b.n	8009d38 <_strtod_l+0x8b8>
 8009d8e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009d90:	ea13 0f08 	tst.w	r3, r8
 8009d94:	e7e0      	b.n	8009d58 <_strtod_l+0x8d8>
 8009d96:	f7ff fb56 	bl	8009446 <sulp>
 8009d9a:	4602      	mov	r2, r0
 8009d9c:	460b      	mov	r3, r1
 8009d9e:	ec51 0b18 	vmov	r0, r1, d8
 8009da2:	f7f6 fa79 	bl	8000298 <__aeabi_dsub>
 8009da6:	2200      	movs	r2, #0
 8009da8:	2300      	movs	r3, #0
 8009daa:	4680      	mov	r8, r0
 8009dac:	4689      	mov	r9, r1
 8009dae:	f7f6 fe93 	bl	8000ad8 <__aeabi_dcmpeq>
 8009db2:	2800      	cmp	r0, #0
 8009db4:	d0c0      	beq.n	8009d38 <_strtod_l+0x8b8>
 8009db6:	e618      	b.n	80099ea <_strtod_l+0x56a>
 8009db8:	fffffc02 	.word	0xfffffc02
 8009dbc:	7ff00000 	.word	0x7ff00000
 8009dc0:	39500000 	.word	0x39500000
 8009dc4:	000fffff 	.word	0x000fffff
 8009dc8:	7fefffff 	.word	0x7fefffff
 8009dcc:	0800b548 	.word	0x0800b548
 8009dd0:	4659      	mov	r1, fp
 8009dd2:	4628      	mov	r0, r5
 8009dd4:	f7ff fac0 	bl	8009358 <__ratio>
 8009dd8:	ec57 6b10 	vmov	r6, r7, d0
 8009ddc:	ee10 0a10 	vmov	r0, s0
 8009de0:	2200      	movs	r2, #0
 8009de2:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8009de6:	4639      	mov	r1, r7
 8009de8:	f7f6 fe8a 	bl	8000b00 <__aeabi_dcmple>
 8009dec:	2800      	cmp	r0, #0
 8009dee:	d071      	beq.n	8009ed4 <_strtod_l+0xa54>
 8009df0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009df2:	2b00      	cmp	r3, #0
 8009df4:	d17c      	bne.n	8009ef0 <_strtod_l+0xa70>
 8009df6:	f1b8 0f00 	cmp.w	r8, #0
 8009dfa:	d15a      	bne.n	8009eb2 <_strtod_l+0xa32>
 8009dfc:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8009e00:	2b00      	cmp	r3, #0
 8009e02:	d15d      	bne.n	8009ec0 <_strtod_l+0xa40>
 8009e04:	4b90      	ldr	r3, [pc, #576]	; (800a048 <_strtod_l+0xbc8>)
 8009e06:	2200      	movs	r2, #0
 8009e08:	4630      	mov	r0, r6
 8009e0a:	4639      	mov	r1, r7
 8009e0c:	f7f6 fe6e 	bl	8000aec <__aeabi_dcmplt>
 8009e10:	2800      	cmp	r0, #0
 8009e12:	d15c      	bne.n	8009ece <_strtod_l+0xa4e>
 8009e14:	4630      	mov	r0, r6
 8009e16:	4639      	mov	r1, r7
 8009e18:	4b8c      	ldr	r3, [pc, #560]	; (800a04c <_strtod_l+0xbcc>)
 8009e1a:	2200      	movs	r2, #0
 8009e1c:	f7f6 fbf4 	bl	8000608 <__aeabi_dmul>
 8009e20:	4606      	mov	r6, r0
 8009e22:	460f      	mov	r7, r1
 8009e24:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
 8009e28:	9606      	str	r6, [sp, #24]
 8009e2a:	9307      	str	r3, [sp, #28]
 8009e2c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8009e30:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 8009e34:	4b86      	ldr	r3, [pc, #536]	; (800a050 <_strtod_l+0xbd0>)
 8009e36:	ea0a 0303 	and.w	r3, sl, r3
 8009e3a:	930d      	str	r3, [sp, #52]	; 0x34
 8009e3c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8009e3e:	4b85      	ldr	r3, [pc, #532]	; (800a054 <_strtod_l+0xbd4>)
 8009e40:	429a      	cmp	r2, r3
 8009e42:	f040 8090 	bne.w	8009f66 <_strtod_l+0xae6>
 8009e46:	f1aa 7954 	sub.w	r9, sl, #55574528	; 0x3500000
 8009e4a:	ec49 8b10 	vmov	d0, r8, r9
 8009e4e:	f7ff f9b9 	bl	80091c4 <__ulp>
 8009e52:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8009e56:	ec51 0b10 	vmov	r0, r1, d0
 8009e5a:	f7f6 fbd5 	bl	8000608 <__aeabi_dmul>
 8009e5e:	4642      	mov	r2, r8
 8009e60:	464b      	mov	r3, r9
 8009e62:	f7f6 fa1b 	bl	800029c <__adddf3>
 8009e66:	460b      	mov	r3, r1
 8009e68:	4979      	ldr	r1, [pc, #484]	; (800a050 <_strtod_l+0xbd0>)
 8009e6a:	4a7b      	ldr	r2, [pc, #492]	; (800a058 <_strtod_l+0xbd8>)
 8009e6c:	4019      	ands	r1, r3
 8009e6e:	4291      	cmp	r1, r2
 8009e70:	4680      	mov	r8, r0
 8009e72:	d944      	bls.n	8009efe <_strtod_l+0xa7e>
 8009e74:	ee18 2a90 	vmov	r2, s17
 8009e78:	4b78      	ldr	r3, [pc, #480]	; (800a05c <_strtod_l+0xbdc>)
 8009e7a:	429a      	cmp	r2, r3
 8009e7c:	d104      	bne.n	8009e88 <_strtod_l+0xa08>
 8009e7e:	ee18 3a10 	vmov	r3, s16
 8009e82:	3301      	adds	r3, #1
 8009e84:	f43f ad40 	beq.w	8009908 <_strtod_l+0x488>
 8009e88:	f8df 91d0 	ldr.w	r9, [pc, #464]	; 800a05c <_strtod_l+0xbdc>
 8009e8c:	f04f 38ff 	mov.w	r8, #4294967295
 8009e90:	9916      	ldr	r1, [sp, #88]	; 0x58
 8009e92:	4620      	mov	r0, r4
 8009e94:	f7fe fe6a 	bl	8008b6c <_Bfree>
 8009e98:	9905      	ldr	r1, [sp, #20]
 8009e9a:	4620      	mov	r0, r4
 8009e9c:	f7fe fe66 	bl	8008b6c <_Bfree>
 8009ea0:	4659      	mov	r1, fp
 8009ea2:	4620      	mov	r0, r4
 8009ea4:	f7fe fe62 	bl	8008b6c <_Bfree>
 8009ea8:	4629      	mov	r1, r5
 8009eaa:	4620      	mov	r0, r4
 8009eac:	f7fe fe5e 	bl	8008b6c <_Bfree>
 8009eb0:	e609      	b.n	8009ac6 <_strtod_l+0x646>
 8009eb2:	f1b8 0f01 	cmp.w	r8, #1
 8009eb6:	d103      	bne.n	8009ec0 <_strtod_l+0xa40>
 8009eb8:	f1b9 0f00 	cmp.w	r9, #0
 8009ebc:	f43f ad95 	beq.w	80099ea <_strtod_l+0x56a>
 8009ec0:	ed9f 7b55 	vldr	d7, [pc, #340]	; 800a018 <_strtod_l+0xb98>
 8009ec4:	4f60      	ldr	r7, [pc, #384]	; (800a048 <_strtod_l+0xbc8>)
 8009ec6:	ed8d 7b06 	vstr	d7, [sp, #24]
 8009eca:	2600      	movs	r6, #0
 8009ecc:	e7ae      	b.n	8009e2c <_strtod_l+0x9ac>
 8009ece:	4f5f      	ldr	r7, [pc, #380]	; (800a04c <_strtod_l+0xbcc>)
 8009ed0:	2600      	movs	r6, #0
 8009ed2:	e7a7      	b.n	8009e24 <_strtod_l+0x9a4>
 8009ed4:	4b5d      	ldr	r3, [pc, #372]	; (800a04c <_strtod_l+0xbcc>)
 8009ed6:	4630      	mov	r0, r6
 8009ed8:	4639      	mov	r1, r7
 8009eda:	2200      	movs	r2, #0
 8009edc:	f7f6 fb94 	bl	8000608 <__aeabi_dmul>
 8009ee0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009ee2:	4606      	mov	r6, r0
 8009ee4:	460f      	mov	r7, r1
 8009ee6:	2b00      	cmp	r3, #0
 8009ee8:	d09c      	beq.n	8009e24 <_strtod_l+0x9a4>
 8009eea:	e9cd 6706 	strd	r6, r7, [sp, #24]
 8009eee:	e79d      	b.n	8009e2c <_strtod_l+0x9ac>
 8009ef0:	ed9f 7b4b 	vldr	d7, [pc, #300]	; 800a020 <_strtod_l+0xba0>
 8009ef4:	ed8d 7b06 	vstr	d7, [sp, #24]
 8009ef8:	ec57 6b17 	vmov	r6, r7, d7
 8009efc:	e796      	b.n	8009e2c <_strtod_l+0x9ac>
 8009efe:	f103 7954 	add.w	r9, r3, #55574528	; 0x3500000
 8009f02:	9b04      	ldr	r3, [sp, #16]
 8009f04:	46ca      	mov	sl, r9
 8009f06:	2b00      	cmp	r3, #0
 8009f08:	d1c2      	bne.n	8009e90 <_strtod_l+0xa10>
 8009f0a:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8009f0e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8009f10:	0d1b      	lsrs	r3, r3, #20
 8009f12:	051b      	lsls	r3, r3, #20
 8009f14:	429a      	cmp	r2, r3
 8009f16:	d1bb      	bne.n	8009e90 <_strtod_l+0xa10>
 8009f18:	4630      	mov	r0, r6
 8009f1a:	4639      	mov	r1, r7
 8009f1c:	f7f6 fed4 	bl	8000cc8 <__aeabi_d2lz>
 8009f20:	f7f6 fb44 	bl	80005ac <__aeabi_l2d>
 8009f24:	4602      	mov	r2, r0
 8009f26:	460b      	mov	r3, r1
 8009f28:	4630      	mov	r0, r6
 8009f2a:	4639      	mov	r1, r7
 8009f2c:	f7f6 f9b4 	bl	8000298 <__aeabi_dsub>
 8009f30:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8009f32:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8009f36:	ea43 0308 	orr.w	r3, r3, r8
 8009f3a:	4313      	orrs	r3, r2
 8009f3c:	4606      	mov	r6, r0
 8009f3e:	460f      	mov	r7, r1
 8009f40:	d054      	beq.n	8009fec <_strtod_l+0xb6c>
 8009f42:	a339      	add	r3, pc, #228	; (adr r3, 800a028 <_strtod_l+0xba8>)
 8009f44:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f48:	f7f6 fdd0 	bl	8000aec <__aeabi_dcmplt>
 8009f4c:	2800      	cmp	r0, #0
 8009f4e:	f47f ace5 	bne.w	800991c <_strtod_l+0x49c>
 8009f52:	a337      	add	r3, pc, #220	; (adr r3, 800a030 <_strtod_l+0xbb0>)
 8009f54:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f58:	4630      	mov	r0, r6
 8009f5a:	4639      	mov	r1, r7
 8009f5c:	f7f6 fde4 	bl	8000b28 <__aeabi_dcmpgt>
 8009f60:	2800      	cmp	r0, #0
 8009f62:	d095      	beq.n	8009e90 <_strtod_l+0xa10>
 8009f64:	e4da      	b.n	800991c <_strtod_l+0x49c>
 8009f66:	9b04      	ldr	r3, [sp, #16]
 8009f68:	b333      	cbz	r3, 8009fb8 <_strtod_l+0xb38>
 8009f6a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009f6c:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8009f70:	d822      	bhi.n	8009fb8 <_strtod_l+0xb38>
 8009f72:	a331      	add	r3, pc, #196	; (adr r3, 800a038 <_strtod_l+0xbb8>)
 8009f74:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f78:	4630      	mov	r0, r6
 8009f7a:	4639      	mov	r1, r7
 8009f7c:	f7f6 fdc0 	bl	8000b00 <__aeabi_dcmple>
 8009f80:	b1a0      	cbz	r0, 8009fac <_strtod_l+0xb2c>
 8009f82:	4639      	mov	r1, r7
 8009f84:	4630      	mov	r0, r6
 8009f86:	f7f6 fe17 	bl	8000bb8 <__aeabi_d2uiz>
 8009f8a:	2801      	cmp	r0, #1
 8009f8c:	bf38      	it	cc
 8009f8e:	2001      	movcc	r0, #1
 8009f90:	f7f6 fac0 	bl	8000514 <__aeabi_ui2d>
 8009f94:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009f96:	4606      	mov	r6, r0
 8009f98:	460f      	mov	r7, r1
 8009f9a:	bb23      	cbnz	r3, 8009fe6 <_strtod_l+0xb66>
 8009f9c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8009fa0:	9010      	str	r0, [sp, #64]	; 0x40
 8009fa2:	9311      	str	r3, [sp, #68]	; 0x44
 8009fa4:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8009fa8:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 8009fac:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009fae:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8009fb0:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 8009fb4:	1a9b      	subs	r3, r3, r2
 8009fb6:	930f      	str	r3, [sp, #60]	; 0x3c
 8009fb8:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8009fbc:	eeb0 0a48 	vmov.f32	s0, s16
 8009fc0:	eef0 0a68 	vmov.f32	s1, s17
 8009fc4:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 8009fc8:	f7ff f8fc 	bl	80091c4 <__ulp>
 8009fcc:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8009fd0:	ec53 2b10 	vmov	r2, r3, d0
 8009fd4:	f7f6 fb18 	bl	8000608 <__aeabi_dmul>
 8009fd8:	ec53 2b18 	vmov	r2, r3, d8
 8009fdc:	f7f6 f95e 	bl	800029c <__adddf3>
 8009fe0:	4680      	mov	r8, r0
 8009fe2:	4689      	mov	r9, r1
 8009fe4:	e78d      	b.n	8009f02 <_strtod_l+0xa82>
 8009fe6:	e9cd 6710 	strd	r6, r7, [sp, #64]	; 0x40
 8009fea:	e7db      	b.n	8009fa4 <_strtod_l+0xb24>
 8009fec:	a314      	add	r3, pc, #80	; (adr r3, 800a040 <_strtod_l+0xbc0>)
 8009fee:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009ff2:	f7f6 fd7b 	bl	8000aec <__aeabi_dcmplt>
 8009ff6:	e7b3      	b.n	8009f60 <_strtod_l+0xae0>
 8009ff8:	2300      	movs	r3, #0
 8009ffa:	930a      	str	r3, [sp, #40]	; 0x28
 8009ffc:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8009ffe:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800a000:	6013      	str	r3, [r2, #0]
 800a002:	f7ff ba7c 	b.w	80094fe <_strtod_l+0x7e>
 800a006:	2a65      	cmp	r2, #101	; 0x65
 800a008:	f43f ab75 	beq.w	80096f6 <_strtod_l+0x276>
 800a00c:	2a45      	cmp	r2, #69	; 0x45
 800a00e:	f43f ab72 	beq.w	80096f6 <_strtod_l+0x276>
 800a012:	2301      	movs	r3, #1
 800a014:	f7ff bbaa 	b.w	800976c <_strtod_l+0x2ec>
 800a018:	00000000 	.word	0x00000000
 800a01c:	bff00000 	.word	0xbff00000
 800a020:	00000000 	.word	0x00000000
 800a024:	3ff00000 	.word	0x3ff00000
 800a028:	94a03595 	.word	0x94a03595
 800a02c:	3fdfffff 	.word	0x3fdfffff
 800a030:	35afe535 	.word	0x35afe535
 800a034:	3fe00000 	.word	0x3fe00000
 800a038:	ffc00000 	.word	0xffc00000
 800a03c:	41dfffff 	.word	0x41dfffff
 800a040:	94a03595 	.word	0x94a03595
 800a044:	3fcfffff 	.word	0x3fcfffff
 800a048:	3ff00000 	.word	0x3ff00000
 800a04c:	3fe00000 	.word	0x3fe00000
 800a050:	7ff00000 	.word	0x7ff00000
 800a054:	7fe00000 	.word	0x7fe00000
 800a058:	7c9fffff 	.word	0x7c9fffff
 800a05c:	7fefffff 	.word	0x7fefffff

0800a060 <_strtod_r>:
 800a060:	4b01      	ldr	r3, [pc, #4]	; (800a068 <_strtod_r+0x8>)
 800a062:	f7ff ba0d 	b.w	8009480 <_strtod_l>
 800a066:	bf00      	nop
 800a068:	20000068 	.word	0x20000068

0800a06c <_strtol_l.constprop.0>:
 800a06c:	2b01      	cmp	r3, #1
 800a06e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a072:	d001      	beq.n	800a078 <_strtol_l.constprop.0+0xc>
 800a074:	2b24      	cmp	r3, #36	; 0x24
 800a076:	d906      	bls.n	800a086 <_strtol_l.constprop.0+0x1a>
 800a078:	f7fd fe3e 	bl	8007cf8 <__errno>
 800a07c:	2316      	movs	r3, #22
 800a07e:	6003      	str	r3, [r0, #0]
 800a080:	2000      	movs	r0, #0
 800a082:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a086:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 800a16c <_strtol_l.constprop.0+0x100>
 800a08a:	460d      	mov	r5, r1
 800a08c:	462e      	mov	r6, r5
 800a08e:	f815 4b01 	ldrb.w	r4, [r5], #1
 800a092:	f81c 7004 	ldrb.w	r7, [ip, r4]
 800a096:	f017 0708 	ands.w	r7, r7, #8
 800a09a:	d1f7      	bne.n	800a08c <_strtol_l.constprop.0+0x20>
 800a09c:	2c2d      	cmp	r4, #45	; 0x2d
 800a09e:	d132      	bne.n	800a106 <_strtol_l.constprop.0+0x9a>
 800a0a0:	782c      	ldrb	r4, [r5, #0]
 800a0a2:	2701      	movs	r7, #1
 800a0a4:	1cb5      	adds	r5, r6, #2
 800a0a6:	2b00      	cmp	r3, #0
 800a0a8:	d05b      	beq.n	800a162 <_strtol_l.constprop.0+0xf6>
 800a0aa:	2b10      	cmp	r3, #16
 800a0ac:	d109      	bne.n	800a0c2 <_strtol_l.constprop.0+0x56>
 800a0ae:	2c30      	cmp	r4, #48	; 0x30
 800a0b0:	d107      	bne.n	800a0c2 <_strtol_l.constprop.0+0x56>
 800a0b2:	782c      	ldrb	r4, [r5, #0]
 800a0b4:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 800a0b8:	2c58      	cmp	r4, #88	; 0x58
 800a0ba:	d14d      	bne.n	800a158 <_strtol_l.constprop.0+0xec>
 800a0bc:	786c      	ldrb	r4, [r5, #1]
 800a0be:	2310      	movs	r3, #16
 800a0c0:	3502      	adds	r5, #2
 800a0c2:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 800a0c6:	f108 38ff 	add.w	r8, r8, #4294967295
 800a0ca:	f04f 0e00 	mov.w	lr, #0
 800a0ce:	fbb8 f9f3 	udiv	r9, r8, r3
 800a0d2:	4676      	mov	r6, lr
 800a0d4:	fb03 8a19 	mls	sl, r3, r9, r8
 800a0d8:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 800a0dc:	f1bc 0f09 	cmp.w	ip, #9
 800a0e0:	d816      	bhi.n	800a110 <_strtol_l.constprop.0+0xa4>
 800a0e2:	4664      	mov	r4, ip
 800a0e4:	42a3      	cmp	r3, r4
 800a0e6:	dd24      	ble.n	800a132 <_strtol_l.constprop.0+0xc6>
 800a0e8:	f1be 3fff 	cmp.w	lr, #4294967295
 800a0ec:	d008      	beq.n	800a100 <_strtol_l.constprop.0+0x94>
 800a0ee:	45b1      	cmp	r9, r6
 800a0f0:	d31c      	bcc.n	800a12c <_strtol_l.constprop.0+0xc0>
 800a0f2:	d101      	bne.n	800a0f8 <_strtol_l.constprop.0+0x8c>
 800a0f4:	45a2      	cmp	sl, r4
 800a0f6:	db19      	blt.n	800a12c <_strtol_l.constprop.0+0xc0>
 800a0f8:	fb06 4603 	mla	r6, r6, r3, r4
 800a0fc:	f04f 0e01 	mov.w	lr, #1
 800a100:	f815 4b01 	ldrb.w	r4, [r5], #1
 800a104:	e7e8      	b.n	800a0d8 <_strtol_l.constprop.0+0x6c>
 800a106:	2c2b      	cmp	r4, #43	; 0x2b
 800a108:	bf04      	itt	eq
 800a10a:	782c      	ldrbeq	r4, [r5, #0]
 800a10c:	1cb5      	addeq	r5, r6, #2
 800a10e:	e7ca      	b.n	800a0a6 <_strtol_l.constprop.0+0x3a>
 800a110:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 800a114:	f1bc 0f19 	cmp.w	ip, #25
 800a118:	d801      	bhi.n	800a11e <_strtol_l.constprop.0+0xb2>
 800a11a:	3c37      	subs	r4, #55	; 0x37
 800a11c:	e7e2      	b.n	800a0e4 <_strtol_l.constprop.0+0x78>
 800a11e:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 800a122:	f1bc 0f19 	cmp.w	ip, #25
 800a126:	d804      	bhi.n	800a132 <_strtol_l.constprop.0+0xc6>
 800a128:	3c57      	subs	r4, #87	; 0x57
 800a12a:	e7db      	b.n	800a0e4 <_strtol_l.constprop.0+0x78>
 800a12c:	f04f 3eff 	mov.w	lr, #4294967295
 800a130:	e7e6      	b.n	800a100 <_strtol_l.constprop.0+0x94>
 800a132:	f1be 3fff 	cmp.w	lr, #4294967295
 800a136:	d105      	bne.n	800a144 <_strtol_l.constprop.0+0xd8>
 800a138:	2322      	movs	r3, #34	; 0x22
 800a13a:	6003      	str	r3, [r0, #0]
 800a13c:	4646      	mov	r6, r8
 800a13e:	b942      	cbnz	r2, 800a152 <_strtol_l.constprop.0+0xe6>
 800a140:	4630      	mov	r0, r6
 800a142:	e79e      	b.n	800a082 <_strtol_l.constprop.0+0x16>
 800a144:	b107      	cbz	r7, 800a148 <_strtol_l.constprop.0+0xdc>
 800a146:	4276      	negs	r6, r6
 800a148:	2a00      	cmp	r2, #0
 800a14a:	d0f9      	beq.n	800a140 <_strtol_l.constprop.0+0xd4>
 800a14c:	f1be 0f00 	cmp.w	lr, #0
 800a150:	d000      	beq.n	800a154 <_strtol_l.constprop.0+0xe8>
 800a152:	1e69      	subs	r1, r5, #1
 800a154:	6011      	str	r1, [r2, #0]
 800a156:	e7f3      	b.n	800a140 <_strtol_l.constprop.0+0xd4>
 800a158:	2430      	movs	r4, #48	; 0x30
 800a15a:	2b00      	cmp	r3, #0
 800a15c:	d1b1      	bne.n	800a0c2 <_strtol_l.constprop.0+0x56>
 800a15e:	2308      	movs	r3, #8
 800a160:	e7af      	b.n	800a0c2 <_strtol_l.constprop.0+0x56>
 800a162:	2c30      	cmp	r4, #48	; 0x30
 800a164:	d0a5      	beq.n	800a0b2 <_strtol_l.constprop.0+0x46>
 800a166:	230a      	movs	r3, #10
 800a168:	e7ab      	b.n	800a0c2 <_strtol_l.constprop.0+0x56>
 800a16a:	bf00      	nop
 800a16c:	0800b571 	.word	0x0800b571

0800a170 <_strtol_r>:
 800a170:	f7ff bf7c 	b.w	800a06c <_strtol_l.constprop.0>

0800a174 <__ssputs_r>:
 800a174:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a178:	688e      	ldr	r6, [r1, #8]
 800a17a:	461f      	mov	r7, r3
 800a17c:	42be      	cmp	r6, r7
 800a17e:	680b      	ldr	r3, [r1, #0]
 800a180:	4682      	mov	sl, r0
 800a182:	460c      	mov	r4, r1
 800a184:	4690      	mov	r8, r2
 800a186:	d82c      	bhi.n	800a1e2 <__ssputs_r+0x6e>
 800a188:	898a      	ldrh	r2, [r1, #12]
 800a18a:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800a18e:	d026      	beq.n	800a1de <__ssputs_r+0x6a>
 800a190:	6965      	ldr	r5, [r4, #20]
 800a192:	6909      	ldr	r1, [r1, #16]
 800a194:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800a198:	eba3 0901 	sub.w	r9, r3, r1
 800a19c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800a1a0:	1c7b      	adds	r3, r7, #1
 800a1a2:	444b      	add	r3, r9
 800a1a4:	106d      	asrs	r5, r5, #1
 800a1a6:	429d      	cmp	r5, r3
 800a1a8:	bf38      	it	cc
 800a1aa:	461d      	movcc	r5, r3
 800a1ac:	0553      	lsls	r3, r2, #21
 800a1ae:	d527      	bpl.n	800a200 <__ssputs_r+0x8c>
 800a1b0:	4629      	mov	r1, r5
 800a1b2:	f7fc fb41 	bl	8006838 <_malloc_r>
 800a1b6:	4606      	mov	r6, r0
 800a1b8:	b360      	cbz	r0, 800a214 <__ssputs_r+0xa0>
 800a1ba:	6921      	ldr	r1, [r4, #16]
 800a1bc:	464a      	mov	r2, r9
 800a1be:	f000 fbc1 	bl	800a944 <memcpy>
 800a1c2:	89a3      	ldrh	r3, [r4, #12]
 800a1c4:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800a1c8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a1cc:	81a3      	strh	r3, [r4, #12]
 800a1ce:	6126      	str	r6, [r4, #16]
 800a1d0:	6165      	str	r5, [r4, #20]
 800a1d2:	444e      	add	r6, r9
 800a1d4:	eba5 0509 	sub.w	r5, r5, r9
 800a1d8:	6026      	str	r6, [r4, #0]
 800a1da:	60a5      	str	r5, [r4, #8]
 800a1dc:	463e      	mov	r6, r7
 800a1de:	42be      	cmp	r6, r7
 800a1e0:	d900      	bls.n	800a1e4 <__ssputs_r+0x70>
 800a1e2:	463e      	mov	r6, r7
 800a1e4:	6820      	ldr	r0, [r4, #0]
 800a1e6:	4632      	mov	r2, r6
 800a1e8:	4641      	mov	r1, r8
 800a1ea:	f000 fb6f 	bl	800a8cc <memmove>
 800a1ee:	68a3      	ldr	r3, [r4, #8]
 800a1f0:	1b9b      	subs	r3, r3, r6
 800a1f2:	60a3      	str	r3, [r4, #8]
 800a1f4:	6823      	ldr	r3, [r4, #0]
 800a1f6:	4433      	add	r3, r6
 800a1f8:	6023      	str	r3, [r4, #0]
 800a1fa:	2000      	movs	r0, #0
 800a1fc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a200:	462a      	mov	r2, r5
 800a202:	f000 ff52 	bl	800b0aa <_realloc_r>
 800a206:	4606      	mov	r6, r0
 800a208:	2800      	cmp	r0, #0
 800a20a:	d1e0      	bne.n	800a1ce <__ssputs_r+0x5a>
 800a20c:	6921      	ldr	r1, [r4, #16]
 800a20e:	4650      	mov	r0, sl
 800a210:	f7fe fc20 	bl	8008a54 <_free_r>
 800a214:	230c      	movs	r3, #12
 800a216:	f8ca 3000 	str.w	r3, [sl]
 800a21a:	89a3      	ldrh	r3, [r4, #12]
 800a21c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a220:	81a3      	strh	r3, [r4, #12]
 800a222:	f04f 30ff 	mov.w	r0, #4294967295
 800a226:	e7e9      	b.n	800a1fc <__ssputs_r+0x88>

0800a228 <_svfiprintf_r>:
 800a228:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a22c:	4698      	mov	r8, r3
 800a22e:	898b      	ldrh	r3, [r1, #12]
 800a230:	061b      	lsls	r3, r3, #24
 800a232:	b09d      	sub	sp, #116	; 0x74
 800a234:	4607      	mov	r7, r0
 800a236:	460d      	mov	r5, r1
 800a238:	4614      	mov	r4, r2
 800a23a:	d50e      	bpl.n	800a25a <_svfiprintf_r+0x32>
 800a23c:	690b      	ldr	r3, [r1, #16]
 800a23e:	b963      	cbnz	r3, 800a25a <_svfiprintf_r+0x32>
 800a240:	2140      	movs	r1, #64	; 0x40
 800a242:	f7fc faf9 	bl	8006838 <_malloc_r>
 800a246:	6028      	str	r0, [r5, #0]
 800a248:	6128      	str	r0, [r5, #16]
 800a24a:	b920      	cbnz	r0, 800a256 <_svfiprintf_r+0x2e>
 800a24c:	230c      	movs	r3, #12
 800a24e:	603b      	str	r3, [r7, #0]
 800a250:	f04f 30ff 	mov.w	r0, #4294967295
 800a254:	e0d0      	b.n	800a3f8 <_svfiprintf_r+0x1d0>
 800a256:	2340      	movs	r3, #64	; 0x40
 800a258:	616b      	str	r3, [r5, #20]
 800a25a:	2300      	movs	r3, #0
 800a25c:	9309      	str	r3, [sp, #36]	; 0x24
 800a25e:	2320      	movs	r3, #32
 800a260:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800a264:	f8cd 800c 	str.w	r8, [sp, #12]
 800a268:	2330      	movs	r3, #48	; 0x30
 800a26a:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 800a410 <_svfiprintf_r+0x1e8>
 800a26e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800a272:	f04f 0901 	mov.w	r9, #1
 800a276:	4623      	mov	r3, r4
 800a278:	469a      	mov	sl, r3
 800a27a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a27e:	b10a      	cbz	r2, 800a284 <_svfiprintf_r+0x5c>
 800a280:	2a25      	cmp	r2, #37	; 0x25
 800a282:	d1f9      	bne.n	800a278 <_svfiprintf_r+0x50>
 800a284:	ebba 0b04 	subs.w	fp, sl, r4
 800a288:	d00b      	beq.n	800a2a2 <_svfiprintf_r+0x7a>
 800a28a:	465b      	mov	r3, fp
 800a28c:	4622      	mov	r2, r4
 800a28e:	4629      	mov	r1, r5
 800a290:	4638      	mov	r0, r7
 800a292:	f7ff ff6f 	bl	800a174 <__ssputs_r>
 800a296:	3001      	adds	r0, #1
 800a298:	f000 80a9 	beq.w	800a3ee <_svfiprintf_r+0x1c6>
 800a29c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a29e:	445a      	add	r2, fp
 800a2a0:	9209      	str	r2, [sp, #36]	; 0x24
 800a2a2:	f89a 3000 	ldrb.w	r3, [sl]
 800a2a6:	2b00      	cmp	r3, #0
 800a2a8:	f000 80a1 	beq.w	800a3ee <_svfiprintf_r+0x1c6>
 800a2ac:	2300      	movs	r3, #0
 800a2ae:	f04f 32ff 	mov.w	r2, #4294967295
 800a2b2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a2b6:	f10a 0a01 	add.w	sl, sl, #1
 800a2ba:	9304      	str	r3, [sp, #16]
 800a2bc:	9307      	str	r3, [sp, #28]
 800a2be:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800a2c2:	931a      	str	r3, [sp, #104]	; 0x68
 800a2c4:	4654      	mov	r4, sl
 800a2c6:	2205      	movs	r2, #5
 800a2c8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a2cc:	4850      	ldr	r0, [pc, #320]	; (800a410 <_svfiprintf_r+0x1e8>)
 800a2ce:	f7f5 ff87 	bl	80001e0 <memchr>
 800a2d2:	9a04      	ldr	r2, [sp, #16]
 800a2d4:	b9d8      	cbnz	r0, 800a30e <_svfiprintf_r+0xe6>
 800a2d6:	06d0      	lsls	r0, r2, #27
 800a2d8:	bf44      	itt	mi
 800a2da:	2320      	movmi	r3, #32
 800a2dc:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a2e0:	0711      	lsls	r1, r2, #28
 800a2e2:	bf44      	itt	mi
 800a2e4:	232b      	movmi	r3, #43	; 0x2b
 800a2e6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a2ea:	f89a 3000 	ldrb.w	r3, [sl]
 800a2ee:	2b2a      	cmp	r3, #42	; 0x2a
 800a2f0:	d015      	beq.n	800a31e <_svfiprintf_r+0xf6>
 800a2f2:	9a07      	ldr	r2, [sp, #28]
 800a2f4:	4654      	mov	r4, sl
 800a2f6:	2000      	movs	r0, #0
 800a2f8:	f04f 0c0a 	mov.w	ip, #10
 800a2fc:	4621      	mov	r1, r4
 800a2fe:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a302:	3b30      	subs	r3, #48	; 0x30
 800a304:	2b09      	cmp	r3, #9
 800a306:	d94d      	bls.n	800a3a4 <_svfiprintf_r+0x17c>
 800a308:	b1b0      	cbz	r0, 800a338 <_svfiprintf_r+0x110>
 800a30a:	9207      	str	r2, [sp, #28]
 800a30c:	e014      	b.n	800a338 <_svfiprintf_r+0x110>
 800a30e:	eba0 0308 	sub.w	r3, r0, r8
 800a312:	fa09 f303 	lsl.w	r3, r9, r3
 800a316:	4313      	orrs	r3, r2
 800a318:	9304      	str	r3, [sp, #16]
 800a31a:	46a2      	mov	sl, r4
 800a31c:	e7d2      	b.n	800a2c4 <_svfiprintf_r+0x9c>
 800a31e:	9b03      	ldr	r3, [sp, #12]
 800a320:	1d19      	adds	r1, r3, #4
 800a322:	681b      	ldr	r3, [r3, #0]
 800a324:	9103      	str	r1, [sp, #12]
 800a326:	2b00      	cmp	r3, #0
 800a328:	bfbb      	ittet	lt
 800a32a:	425b      	neglt	r3, r3
 800a32c:	f042 0202 	orrlt.w	r2, r2, #2
 800a330:	9307      	strge	r3, [sp, #28]
 800a332:	9307      	strlt	r3, [sp, #28]
 800a334:	bfb8      	it	lt
 800a336:	9204      	strlt	r2, [sp, #16]
 800a338:	7823      	ldrb	r3, [r4, #0]
 800a33a:	2b2e      	cmp	r3, #46	; 0x2e
 800a33c:	d10c      	bne.n	800a358 <_svfiprintf_r+0x130>
 800a33e:	7863      	ldrb	r3, [r4, #1]
 800a340:	2b2a      	cmp	r3, #42	; 0x2a
 800a342:	d134      	bne.n	800a3ae <_svfiprintf_r+0x186>
 800a344:	9b03      	ldr	r3, [sp, #12]
 800a346:	1d1a      	adds	r2, r3, #4
 800a348:	681b      	ldr	r3, [r3, #0]
 800a34a:	9203      	str	r2, [sp, #12]
 800a34c:	2b00      	cmp	r3, #0
 800a34e:	bfb8      	it	lt
 800a350:	f04f 33ff 	movlt.w	r3, #4294967295
 800a354:	3402      	adds	r4, #2
 800a356:	9305      	str	r3, [sp, #20]
 800a358:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 800a420 <_svfiprintf_r+0x1f8>
 800a35c:	7821      	ldrb	r1, [r4, #0]
 800a35e:	2203      	movs	r2, #3
 800a360:	4650      	mov	r0, sl
 800a362:	f7f5 ff3d 	bl	80001e0 <memchr>
 800a366:	b138      	cbz	r0, 800a378 <_svfiprintf_r+0x150>
 800a368:	9b04      	ldr	r3, [sp, #16]
 800a36a:	eba0 000a 	sub.w	r0, r0, sl
 800a36e:	2240      	movs	r2, #64	; 0x40
 800a370:	4082      	lsls	r2, r0
 800a372:	4313      	orrs	r3, r2
 800a374:	3401      	adds	r4, #1
 800a376:	9304      	str	r3, [sp, #16]
 800a378:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a37c:	4825      	ldr	r0, [pc, #148]	; (800a414 <_svfiprintf_r+0x1ec>)
 800a37e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800a382:	2206      	movs	r2, #6
 800a384:	f7f5 ff2c 	bl	80001e0 <memchr>
 800a388:	2800      	cmp	r0, #0
 800a38a:	d038      	beq.n	800a3fe <_svfiprintf_r+0x1d6>
 800a38c:	4b22      	ldr	r3, [pc, #136]	; (800a418 <_svfiprintf_r+0x1f0>)
 800a38e:	bb1b      	cbnz	r3, 800a3d8 <_svfiprintf_r+0x1b0>
 800a390:	9b03      	ldr	r3, [sp, #12]
 800a392:	3307      	adds	r3, #7
 800a394:	f023 0307 	bic.w	r3, r3, #7
 800a398:	3308      	adds	r3, #8
 800a39a:	9303      	str	r3, [sp, #12]
 800a39c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a39e:	4433      	add	r3, r6
 800a3a0:	9309      	str	r3, [sp, #36]	; 0x24
 800a3a2:	e768      	b.n	800a276 <_svfiprintf_r+0x4e>
 800a3a4:	fb0c 3202 	mla	r2, ip, r2, r3
 800a3a8:	460c      	mov	r4, r1
 800a3aa:	2001      	movs	r0, #1
 800a3ac:	e7a6      	b.n	800a2fc <_svfiprintf_r+0xd4>
 800a3ae:	2300      	movs	r3, #0
 800a3b0:	3401      	adds	r4, #1
 800a3b2:	9305      	str	r3, [sp, #20]
 800a3b4:	4619      	mov	r1, r3
 800a3b6:	f04f 0c0a 	mov.w	ip, #10
 800a3ba:	4620      	mov	r0, r4
 800a3bc:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a3c0:	3a30      	subs	r2, #48	; 0x30
 800a3c2:	2a09      	cmp	r2, #9
 800a3c4:	d903      	bls.n	800a3ce <_svfiprintf_r+0x1a6>
 800a3c6:	2b00      	cmp	r3, #0
 800a3c8:	d0c6      	beq.n	800a358 <_svfiprintf_r+0x130>
 800a3ca:	9105      	str	r1, [sp, #20]
 800a3cc:	e7c4      	b.n	800a358 <_svfiprintf_r+0x130>
 800a3ce:	fb0c 2101 	mla	r1, ip, r1, r2
 800a3d2:	4604      	mov	r4, r0
 800a3d4:	2301      	movs	r3, #1
 800a3d6:	e7f0      	b.n	800a3ba <_svfiprintf_r+0x192>
 800a3d8:	ab03      	add	r3, sp, #12
 800a3da:	9300      	str	r3, [sp, #0]
 800a3dc:	462a      	mov	r2, r5
 800a3de:	4b0f      	ldr	r3, [pc, #60]	; (800a41c <_svfiprintf_r+0x1f4>)
 800a3e0:	a904      	add	r1, sp, #16
 800a3e2:	4638      	mov	r0, r7
 800a3e4:	f7fc fb54 	bl	8006a90 <_printf_float>
 800a3e8:	1c42      	adds	r2, r0, #1
 800a3ea:	4606      	mov	r6, r0
 800a3ec:	d1d6      	bne.n	800a39c <_svfiprintf_r+0x174>
 800a3ee:	89ab      	ldrh	r3, [r5, #12]
 800a3f0:	065b      	lsls	r3, r3, #25
 800a3f2:	f53f af2d 	bmi.w	800a250 <_svfiprintf_r+0x28>
 800a3f6:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a3f8:	b01d      	add	sp, #116	; 0x74
 800a3fa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a3fe:	ab03      	add	r3, sp, #12
 800a400:	9300      	str	r3, [sp, #0]
 800a402:	462a      	mov	r2, r5
 800a404:	4b05      	ldr	r3, [pc, #20]	; (800a41c <_svfiprintf_r+0x1f4>)
 800a406:	a904      	add	r1, sp, #16
 800a408:	4638      	mov	r0, r7
 800a40a:	f7fc fde5 	bl	8006fd8 <_printf_i>
 800a40e:	e7eb      	b.n	800a3e8 <_svfiprintf_r+0x1c0>
 800a410:	0800b671 	.word	0x0800b671
 800a414:	0800b67b 	.word	0x0800b67b
 800a418:	08006a91 	.word	0x08006a91
 800a41c:	0800a175 	.word	0x0800a175
 800a420:	0800b677 	.word	0x0800b677

0800a424 <__sfputc_r>:
 800a424:	6893      	ldr	r3, [r2, #8]
 800a426:	3b01      	subs	r3, #1
 800a428:	2b00      	cmp	r3, #0
 800a42a:	b410      	push	{r4}
 800a42c:	6093      	str	r3, [r2, #8]
 800a42e:	da08      	bge.n	800a442 <__sfputc_r+0x1e>
 800a430:	6994      	ldr	r4, [r2, #24]
 800a432:	42a3      	cmp	r3, r4
 800a434:	db01      	blt.n	800a43a <__sfputc_r+0x16>
 800a436:	290a      	cmp	r1, #10
 800a438:	d103      	bne.n	800a442 <__sfputc_r+0x1e>
 800a43a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a43e:	f7fd bb3e 	b.w	8007abe <__swbuf_r>
 800a442:	6813      	ldr	r3, [r2, #0]
 800a444:	1c58      	adds	r0, r3, #1
 800a446:	6010      	str	r0, [r2, #0]
 800a448:	7019      	strb	r1, [r3, #0]
 800a44a:	4608      	mov	r0, r1
 800a44c:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a450:	4770      	bx	lr

0800a452 <__sfputs_r>:
 800a452:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a454:	4606      	mov	r6, r0
 800a456:	460f      	mov	r7, r1
 800a458:	4614      	mov	r4, r2
 800a45a:	18d5      	adds	r5, r2, r3
 800a45c:	42ac      	cmp	r4, r5
 800a45e:	d101      	bne.n	800a464 <__sfputs_r+0x12>
 800a460:	2000      	movs	r0, #0
 800a462:	e007      	b.n	800a474 <__sfputs_r+0x22>
 800a464:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a468:	463a      	mov	r2, r7
 800a46a:	4630      	mov	r0, r6
 800a46c:	f7ff ffda 	bl	800a424 <__sfputc_r>
 800a470:	1c43      	adds	r3, r0, #1
 800a472:	d1f3      	bne.n	800a45c <__sfputs_r+0xa>
 800a474:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800a478 <_vfiprintf_r>:
 800a478:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a47c:	460d      	mov	r5, r1
 800a47e:	b09d      	sub	sp, #116	; 0x74
 800a480:	4614      	mov	r4, r2
 800a482:	4698      	mov	r8, r3
 800a484:	4606      	mov	r6, r0
 800a486:	b118      	cbz	r0, 800a490 <_vfiprintf_r+0x18>
 800a488:	6a03      	ldr	r3, [r0, #32]
 800a48a:	b90b      	cbnz	r3, 800a490 <_vfiprintf_r+0x18>
 800a48c:	f7fd f962 	bl	8007754 <__sinit>
 800a490:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a492:	07d9      	lsls	r1, r3, #31
 800a494:	d405      	bmi.n	800a4a2 <_vfiprintf_r+0x2a>
 800a496:	89ab      	ldrh	r3, [r5, #12]
 800a498:	059a      	lsls	r2, r3, #22
 800a49a:	d402      	bmi.n	800a4a2 <_vfiprintf_r+0x2a>
 800a49c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a49e:	f7fd fc56 	bl	8007d4e <__retarget_lock_acquire_recursive>
 800a4a2:	89ab      	ldrh	r3, [r5, #12]
 800a4a4:	071b      	lsls	r3, r3, #28
 800a4a6:	d501      	bpl.n	800a4ac <_vfiprintf_r+0x34>
 800a4a8:	692b      	ldr	r3, [r5, #16]
 800a4aa:	b99b      	cbnz	r3, 800a4d4 <_vfiprintf_r+0x5c>
 800a4ac:	4629      	mov	r1, r5
 800a4ae:	4630      	mov	r0, r6
 800a4b0:	f7fd fb42 	bl	8007b38 <__swsetup_r>
 800a4b4:	b170      	cbz	r0, 800a4d4 <_vfiprintf_r+0x5c>
 800a4b6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a4b8:	07dc      	lsls	r4, r3, #31
 800a4ba:	d504      	bpl.n	800a4c6 <_vfiprintf_r+0x4e>
 800a4bc:	f04f 30ff 	mov.w	r0, #4294967295
 800a4c0:	b01d      	add	sp, #116	; 0x74
 800a4c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a4c6:	89ab      	ldrh	r3, [r5, #12]
 800a4c8:	0598      	lsls	r0, r3, #22
 800a4ca:	d4f7      	bmi.n	800a4bc <_vfiprintf_r+0x44>
 800a4cc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a4ce:	f7fd fc3f 	bl	8007d50 <__retarget_lock_release_recursive>
 800a4d2:	e7f3      	b.n	800a4bc <_vfiprintf_r+0x44>
 800a4d4:	2300      	movs	r3, #0
 800a4d6:	9309      	str	r3, [sp, #36]	; 0x24
 800a4d8:	2320      	movs	r3, #32
 800a4da:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800a4de:	f8cd 800c 	str.w	r8, [sp, #12]
 800a4e2:	2330      	movs	r3, #48	; 0x30
 800a4e4:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 800a698 <_vfiprintf_r+0x220>
 800a4e8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800a4ec:	f04f 0901 	mov.w	r9, #1
 800a4f0:	4623      	mov	r3, r4
 800a4f2:	469a      	mov	sl, r3
 800a4f4:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a4f8:	b10a      	cbz	r2, 800a4fe <_vfiprintf_r+0x86>
 800a4fa:	2a25      	cmp	r2, #37	; 0x25
 800a4fc:	d1f9      	bne.n	800a4f2 <_vfiprintf_r+0x7a>
 800a4fe:	ebba 0b04 	subs.w	fp, sl, r4
 800a502:	d00b      	beq.n	800a51c <_vfiprintf_r+0xa4>
 800a504:	465b      	mov	r3, fp
 800a506:	4622      	mov	r2, r4
 800a508:	4629      	mov	r1, r5
 800a50a:	4630      	mov	r0, r6
 800a50c:	f7ff ffa1 	bl	800a452 <__sfputs_r>
 800a510:	3001      	adds	r0, #1
 800a512:	f000 80a9 	beq.w	800a668 <_vfiprintf_r+0x1f0>
 800a516:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a518:	445a      	add	r2, fp
 800a51a:	9209      	str	r2, [sp, #36]	; 0x24
 800a51c:	f89a 3000 	ldrb.w	r3, [sl]
 800a520:	2b00      	cmp	r3, #0
 800a522:	f000 80a1 	beq.w	800a668 <_vfiprintf_r+0x1f0>
 800a526:	2300      	movs	r3, #0
 800a528:	f04f 32ff 	mov.w	r2, #4294967295
 800a52c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a530:	f10a 0a01 	add.w	sl, sl, #1
 800a534:	9304      	str	r3, [sp, #16]
 800a536:	9307      	str	r3, [sp, #28]
 800a538:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800a53c:	931a      	str	r3, [sp, #104]	; 0x68
 800a53e:	4654      	mov	r4, sl
 800a540:	2205      	movs	r2, #5
 800a542:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a546:	4854      	ldr	r0, [pc, #336]	; (800a698 <_vfiprintf_r+0x220>)
 800a548:	f7f5 fe4a 	bl	80001e0 <memchr>
 800a54c:	9a04      	ldr	r2, [sp, #16]
 800a54e:	b9d8      	cbnz	r0, 800a588 <_vfiprintf_r+0x110>
 800a550:	06d1      	lsls	r1, r2, #27
 800a552:	bf44      	itt	mi
 800a554:	2320      	movmi	r3, #32
 800a556:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a55a:	0713      	lsls	r3, r2, #28
 800a55c:	bf44      	itt	mi
 800a55e:	232b      	movmi	r3, #43	; 0x2b
 800a560:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a564:	f89a 3000 	ldrb.w	r3, [sl]
 800a568:	2b2a      	cmp	r3, #42	; 0x2a
 800a56a:	d015      	beq.n	800a598 <_vfiprintf_r+0x120>
 800a56c:	9a07      	ldr	r2, [sp, #28]
 800a56e:	4654      	mov	r4, sl
 800a570:	2000      	movs	r0, #0
 800a572:	f04f 0c0a 	mov.w	ip, #10
 800a576:	4621      	mov	r1, r4
 800a578:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a57c:	3b30      	subs	r3, #48	; 0x30
 800a57e:	2b09      	cmp	r3, #9
 800a580:	d94d      	bls.n	800a61e <_vfiprintf_r+0x1a6>
 800a582:	b1b0      	cbz	r0, 800a5b2 <_vfiprintf_r+0x13a>
 800a584:	9207      	str	r2, [sp, #28]
 800a586:	e014      	b.n	800a5b2 <_vfiprintf_r+0x13a>
 800a588:	eba0 0308 	sub.w	r3, r0, r8
 800a58c:	fa09 f303 	lsl.w	r3, r9, r3
 800a590:	4313      	orrs	r3, r2
 800a592:	9304      	str	r3, [sp, #16]
 800a594:	46a2      	mov	sl, r4
 800a596:	e7d2      	b.n	800a53e <_vfiprintf_r+0xc6>
 800a598:	9b03      	ldr	r3, [sp, #12]
 800a59a:	1d19      	adds	r1, r3, #4
 800a59c:	681b      	ldr	r3, [r3, #0]
 800a59e:	9103      	str	r1, [sp, #12]
 800a5a0:	2b00      	cmp	r3, #0
 800a5a2:	bfbb      	ittet	lt
 800a5a4:	425b      	neglt	r3, r3
 800a5a6:	f042 0202 	orrlt.w	r2, r2, #2
 800a5aa:	9307      	strge	r3, [sp, #28]
 800a5ac:	9307      	strlt	r3, [sp, #28]
 800a5ae:	bfb8      	it	lt
 800a5b0:	9204      	strlt	r2, [sp, #16]
 800a5b2:	7823      	ldrb	r3, [r4, #0]
 800a5b4:	2b2e      	cmp	r3, #46	; 0x2e
 800a5b6:	d10c      	bne.n	800a5d2 <_vfiprintf_r+0x15a>
 800a5b8:	7863      	ldrb	r3, [r4, #1]
 800a5ba:	2b2a      	cmp	r3, #42	; 0x2a
 800a5bc:	d134      	bne.n	800a628 <_vfiprintf_r+0x1b0>
 800a5be:	9b03      	ldr	r3, [sp, #12]
 800a5c0:	1d1a      	adds	r2, r3, #4
 800a5c2:	681b      	ldr	r3, [r3, #0]
 800a5c4:	9203      	str	r2, [sp, #12]
 800a5c6:	2b00      	cmp	r3, #0
 800a5c8:	bfb8      	it	lt
 800a5ca:	f04f 33ff 	movlt.w	r3, #4294967295
 800a5ce:	3402      	adds	r4, #2
 800a5d0:	9305      	str	r3, [sp, #20]
 800a5d2:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 800a6a8 <_vfiprintf_r+0x230>
 800a5d6:	7821      	ldrb	r1, [r4, #0]
 800a5d8:	2203      	movs	r2, #3
 800a5da:	4650      	mov	r0, sl
 800a5dc:	f7f5 fe00 	bl	80001e0 <memchr>
 800a5e0:	b138      	cbz	r0, 800a5f2 <_vfiprintf_r+0x17a>
 800a5e2:	9b04      	ldr	r3, [sp, #16]
 800a5e4:	eba0 000a 	sub.w	r0, r0, sl
 800a5e8:	2240      	movs	r2, #64	; 0x40
 800a5ea:	4082      	lsls	r2, r0
 800a5ec:	4313      	orrs	r3, r2
 800a5ee:	3401      	adds	r4, #1
 800a5f0:	9304      	str	r3, [sp, #16]
 800a5f2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a5f6:	4829      	ldr	r0, [pc, #164]	; (800a69c <_vfiprintf_r+0x224>)
 800a5f8:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800a5fc:	2206      	movs	r2, #6
 800a5fe:	f7f5 fdef 	bl	80001e0 <memchr>
 800a602:	2800      	cmp	r0, #0
 800a604:	d03f      	beq.n	800a686 <_vfiprintf_r+0x20e>
 800a606:	4b26      	ldr	r3, [pc, #152]	; (800a6a0 <_vfiprintf_r+0x228>)
 800a608:	bb1b      	cbnz	r3, 800a652 <_vfiprintf_r+0x1da>
 800a60a:	9b03      	ldr	r3, [sp, #12]
 800a60c:	3307      	adds	r3, #7
 800a60e:	f023 0307 	bic.w	r3, r3, #7
 800a612:	3308      	adds	r3, #8
 800a614:	9303      	str	r3, [sp, #12]
 800a616:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a618:	443b      	add	r3, r7
 800a61a:	9309      	str	r3, [sp, #36]	; 0x24
 800a61c:	e768      	b.n	800a4f0 <_vfiprintf_r+0x78>
 800a61e:	fb0c 3202 	mla	r2, ip, r2, r3
 800a622:	460c      	mov	r4, r1
 800a624:	2001      	movs	r0, #1
 800a626:	e7a6      	b.n	800a576 <_vfiprintf_r+0xfe>
 800a628:	2300      	movs	r3, #0
 800a62a:	3401      	adds	r4, #1
 800a62c:	9305      	str	r3, [sp, #20]
 800a62e:	4619      	mov	r1, r3
 800a630:	f04f 0c0a 	mov.w	ip, #10
 800a634:	4620      	mov	r0, r4
 800a636:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a63a:	3a30      	subs	r2, #48	; 0x30
 800a63c:	2a09      	cmp	r2, #9
 800a63e:	d903      	bls.n	800a648 <_vfiprintf_r+0x1d0>
 800a640:	2b00      	cmp	r3, #0
 800a642:	d0c6      	beq.n	800a5d2 <_vfiprintf_r+0x15a>
 800a644:	9105      	str	r1, [sp, #20]
 800a646:	e7c4      	b.n	800a5d2 <_vfiprintf_r+0x15a>
 800a648:	fb0c 2101 	mla	r1, ip, r1, r2
 800a64c:	4604      	mov	r4, r0
 800a64e:	2301      	movs	r3, #1
 800a650:	e7f0      	b.n	800a634 <_vfiprintf_r+0x1bc>
 800a652:	ab03      	add	r3, sp, #12
 800a654:	9300      	str	r3, [sp, #0]
 800a656:	462a      	mov	r2, r5
 800a658:	4b12      	ldr	r3, [pc, #72]	; (800a6a4 <_vfiprintf_r+0x22c>)
 800a65a:	a904      	add	r1, sp, #16
 800a65c:	4630      	mov	r0, r6
 800a65e:	f7fc fa17 	bl	8006a90 <_printf_float>
 800a662:	4607      	mov	r7, r0
 800a664:	1c78      	adds	r0, r7, #1
 800a666:	d1d6      	bne.n	800a616 <_vfiprintf_r+0x19e>
 800a668:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a66a:	07d9      	lsls	r1, r3, #31
 800a66c:	d405      	bmi.n	800a67a <_vfiprintf_r+0x202>
 800a66e:	89ab      	ldrh	r3, [r5, #12]
 800a670:	059a      	lsls	r2, r3, #22
 800a672:	d402      	bmi.n	800a67a <_vfiprintf_r+0x202>
 800a674:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a676:	f7fd fb6b 	bl	8007d50 <__retarget_lock_release_recursive>
 800a67a:	89ab      	ldrh	r3, [r5, #12]
 800a67c:	065b      	lsls	r3, r3, #25
 800a67e:	f53f af1d 	bmi.w	800a4bc <_vfiprintf_r+0x44>
 800a682:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a684:	e71c      	b.n	800a4c0 <_vfiprintf_r+0x48>
 800a686:	ab03      	add	r3, sp, #12
 800a688:	9300      	str	r3, [sp, #0]
 800a68a:	462a      	mov	r2, r5
 800a68c:	4b05      	ldr	r3, [pc, #20]	; (800a6a4 <_vfiprintf_r+0x22c>)
 800a68e:	a904      	add	r1, sp, #16
 800a690:	4630      	mov	r0, r6
 800a692:	f7fc fca1 	bl	8006fd8 <_printf_i>
 800a696:	e7e4      	b.n	800a662 <_vfiprintf_r+0x1ea>
 800a698:	0800b671 	.word	0x0800b671
 800a69c:	0800b67b 	.word	0x0800b67b
 800a6a0:	08006a91 	.word	0x08006a91
 800a6a4:	0800a453 	.word	0x0800a453
 800a6a8:	0800b677 	.word	0x0800b677

0800a6ac <__sflush_r>:
 800a6ac:	898a      	ldrh	r2, [r1, #12]
 800a6ae:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a6b2:	4605      	mov	r5, r0
 800a6b4:	0710      	lsls	r0, r2, #28
 800a6b6:	460c      	mov	r4, r1
 800a6b8:	d458      	bmi.n	800a76c <__sflush_r+0xc0>
 800a6ba:	684b      	ldr	r3, [r1, #4]
 800a6bc:	2b00      	cmp	r3, #0
 800a6be:	dc05      	bgt.n	800a6cc <__sflush_r+0x20>
 800a6c0:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800a6c2:	2b00      	cmp	r3, #0
 800a6c4:	dc02      	bgt.n	800a6cc <__sflush_r+0x20>
 800a6c6:	2000      	movs	r0, #0
 800a6c8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a6cc:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800a6ce:	2e00      	cmp	r6, #0
 800a6d0:	d0f9      	beq.n	800a6c6 <__sflush_r+0x1a>
 800a6d2:	2300      	movs	r3, #0
 800a6d4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800a6d8:	682f      	ldr	r7, [r5, #0]
 800a6da:	6a21      	ldr	r1, [r4, #32]
 800a6dc:	602b      	str	r3, [r5, #0]
 800a6de:	d032      	beq.n	800a746 <__sflush_r+0x9a>
 800a6e0:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800a6e2:	89a3      	ldrh	r3, [r4, #12]
 800a6e4:	075a      	lsls	r2, r3, #29
 800a6e6:	d505      	bpl.n	800a6f4 <__sflush_r+0x48>
 800a6e8:	6863      	ldr	r3, [r4, #4]
 800a6ea:	1ac0      	subs	r0, r0, r3
 800a6ec:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800a6ee:	b10b      	cbz	r3, 800a6f4 <__sflush_r+0x48>
 800a6f0:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800a6f2:	1ac0      	subs	r0, r0, r3
 800a6f4:	2300      	movs	r3, #0
 800a6f6:	4602      	mov	r2, r0
 800a6f8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800a6fa:	6a21      	ldr	r1, [r4, #32]
 800a6fc:	4628      	mov	r0, r5
 800a6fe:	47b0      	blx	r6
 800a700:	1c43      	adds	r3, r0, #1
 800a702:	89a3      	ldrh	r3, [r4, #12]
 800a704:	d106      	bne.n	800a714 <__sflush_r+0x68>
 800a706:	6829      	ldr	r1, [r5, #0]
 800a708:	291d      	cmp	r1, #29
 800a70a:	d82b      	bhi.n	800a764 <__sflush_r+0xb8>
 800a70c:	4a29      	ldr	r2, [pc, #164]	; (800a7b4 <__sflush_r+0x108>)
 800a70e:	410a      	asrs	r2, r1
 800a710:	07d6      	lsls	r6, r2, #31
 800a712:	d427      	bmi.n	800a764 <__sflush_r+0xb8>
 800a714:	2200      	movs	r2, #0
 800a716:	6062      	str	r2, [r4, #4]
 800a718:	04d9      	lsls	r1, r3, #19
 800a71a:	6922      	ldr	r2, [r4, #16]
 800a71c:	6022      	str	r2, [r4, #0]
 800a71e:	d504      	bpl.n	800a72a <__sflush_r+0x7e>
 800a720:	1c42      	adds	r2, r0, #1
 800a722:	d101      	bne.n	800a728 <__sflush_r+0x7c>
 800a724:	682b      	ldr	r3, [r5, #0]
 800a726:	b903      	cbnz	r3, 800a72a <__sflush_r+0x7e>
 800a728:	6560      	str	r0, [r4, #84]	; 0x54
 800a72a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a72c:	602f      	str	r7, [r5, #0]
 800a72e:	2900      	cmp	r1, #0
 800a730:	d0c9      	beq.n	800a6c6 <__sflush_r+0x1a>
 800a732:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a736:	4299      	cmp	r1, r3
 800a738:	d002      	beq.n	800a740 <__sflush_r+0x94>
 800a73a:	4628      	mov	r0, r5
 800a73c:	f7fe f98a 	bl	8008a54 <_free_r>
 800a740:	2000      	movs	r0, #0
 800a742:	6360      	str	r0, [r4, #52]	; 0x34
 800a744:	e7c0      	b.n	800a6c8 <__sflush_r+0x1c>
 800a746:	2301      	movs	r3, #1
 800a748:	4628      	mov	r0, r5
 800a74a:	47b0      	blx	r6
 800a74c:	1c41      	adds	r1, r0, #1
 800a74e:	d1c8      	bne.n	800a6e2 <__sflush_r+0x36>
 800a750:	682b      	ldr	r3, [r5, #0]
 800a752:	2b00      	cmp	r3, #0
 800a754:	d0c5      	beq.n	800a6e2 <__sflush_r+0x36>
 800a756:	2b1d      	cmp	r3, #29
 800a758:	d001      	beq.n	800a75e <__sflush_r+0xb2>
 800a75a:	2b16      	cmp	r3, #22
 800a75c:	d101      	bne.n	800a762 <__sflush_r+0xb6>
 800a75e:	602f      	str	r7, [r5, #0]
 800a760:	e7b1      	b.n	800a6c6 <__sflush_r+0x1a>
 800a762:	89a3      	ldrh	r3, [r4, #12]
 800a764:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a768:	81a3      	strh	r3, [r4, #12]
 800a76a:	e7ad      	b.n	800a6c8 <__sflush_r+0x1c>
 800a76c:	690f      	ldr	r7, [r1, #16]
 800a76e:	2f00      	cmp	r7, #0
 800a770:	d0a9      	beq.n	800a6c6 <__sflush_r+0x1a>
 800a772:	0793      	lsls	r3, r2, #30
 800a774:	680e      	ldr	r6, [r1, #0]
 800a776:	bf08      	it	eq
 800a778:	694b      	ldreq	r3, [r1, #20]
 800a77a:	600f      	str	r7, [r1, #0]
 800a77c:	bf18      	it	ne
 800a77e:	2300      	movne	r3, #0
 800a780:	eba6 0807 	sub.w	r8, r6, r7
 800a784:	608b      	str	r3, [r1, #8]
 800a786:	f1b8 0f00 	cmp.w	r8, #0
 800a78a:	dd9c      	ble.n	800a6c6 <__sflush_r+0x1a>
 800a78c:	6a21      	ldr	r1, [r4, #32]
 800a78e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800a790:	4643      	mov	r3, r8
 800a792:	463a      	mov	r2, r7
 800a794:	4628      	mov	r0, r5
 800a796:	47b0      	blx	r6
 800a798:	2800      	cmp	r0, #0
 800a79a:	dc06      	bgt.n	800a7aa <__sflush_r+0xfe>
 800a79c:	89a3      	ldrh	r3, [r4, #12]
 800a79e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a7a2:	81a3      	strh	r3, [r4, #12]
 800a7a4:	f04f 30ff 	mov.w	r0, #4294967295
 800a7a8:	e78e      	b.n	800a6c8 <__sflush_r+0x1c>
 800a7aa:	4407      	add	r7, r0
 800a7ac:	eba8 0800 	sub.w	r8, r8, r0
 800a7b0:	e7e9      	b.n	800a786 <__sflush_r+0xda>
 800a7b2:	bf00      	nop
 800a7b4:	dfbffffe 	.word	0xdfbffffe

0800a7b8 <_fflush_r>:
 800a7b8:	b538      	push	{r3, r4, r5, lr}
 800a7ba:	690b      	ldr	r3, [r1, #16]
 800a7bc:	4605      	mov	r5, r0
 800a7be:	460c      	mov	r4, r1
 800a7c0:	b913      	cbnz	r3, 800a7c8 <_fflush_r+0x10>
 800a7c2:	2500      	movs	r5, #0
 800a7c4:	4628      	mov	r0, r5
 800a7c6:	bd38      	pop	{r3, r4, r5, pc}
 800a7c8:	b118      	cbz	r0, 800a7d2 <_fflush_r+0x1a>
 800a7ca:	6a03      	ldr	r3, [r0, #32]
 800a7cc:	b90b      	cbnz	r3, 800a7d2 <_fflush_r+0x1a>
 800a7ce:	f7fc ffc1 	bl	8007754 <__sinit>
 800a7d2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a7d6:	2b00      	cmp	r3, #0
 800a7d8:	d0f3      	beq.n	800a7c2 <_fflush_r+0xa>
 800a7da:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800a7dc:	07d0      	lsls	r0, r2, #31
 800a7de:	d404      	bmi.n	800a7ea <_fflush_r+0x32>
 800a7e0:	0599      	lsls	r1, r3, #22
 800a7e2:	d402      	bmi.n	800a7ea <_fflush_r+0x32>
 800a7e4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a7e6:	f7fd fab2 	bl	8007d4e <__retarget_lock_acquire_recursive>
 800a7ea:	4628      	mov	r0, r5
 800a7ec:	4621      	mov	r1, r4
 800a7ee:	f7ff ff5d 	bl	800a6ac <__sflush_r>
 800a7f2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800a7f4:	07da      	lsls	r2, r3, #31
 800a7f6:	4605      	mov	r5, r0
 800a7f8:	d4e4      	bmi.n	800a7c4 <_fflush_r+0xc>
 800a7fa:	89a3      	ldrh	r3, [r4, #12]
 800a7fc:	059b      	lsls	r3, r3, #22
 800a7fe:	d4e1      	bmi.n	800a7c4 <_fflush_r+0xc>
 800a800:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a802:	f7fd faa5 	bl	8007d50 <__retarget_lock_release_recursive>
 800a806:	e7dd      	b.n	800a7c4 <_fflush_r+0xc>

0800a808 <__swhatbuf_r>:
 800a808:	b570      	push	{r4, r5, r6, lr}
 800a80a:	460c      	mov	r4, r1
 800a80c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a810:	2900      	cmp	r1, #0
 800a812:	b096      	sub	sp, #88	; 0x58
 800a814:	4615      	mov	r5, r2
 800a816:	461e      	mov	r6, r3
 800a818:	da0d      	bge.n	800a836 <__swhatbuf_r+0x2e>
 800a81a:	89a3      	ldrh	r3, [r4, #12]
 800a81c:	f013 0f80 	tst.w	r3, #128	; 0x80
 800a820:	f04f 0100 	mov.w	r1, #0
 800a824:	bf0c      	ite	eq
 800a826:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 800a82a:	2340      	movne	r3, #64	; 0x40
 800a82c:	2000      	movs	r0, #0
 800a82e:	6031      	str	r1, [r6, #0]
 800a830:	602b      	str	r3, [r5, #0]
 800a832:	b016      	add	sp, #88	; 0x58
 800a834:	bd70      	pop	{r4, r5, r6, pc}
 800a836:	466a      	mov	r2, sp
 800a838:	f000 f862 	bl	800a900 <_fstat_r>
 800a83c:	2800      	cmp	r0, #0
 800a83e:	dbec      	blt.n	800a81a <__swhatbuf_r+0x12>
 800a840:	9901      	ldr	r1, [sp, #4]
 800a842:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 800a846:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 800a84a:	4259      	negs	r1, r3
 800a84c:	4159      	adcs	r1, r3
 800a84e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a852:	e7eb      	b.n	800a82c <__swhatbuf_r+0x24>

0800a854 <__smakebuf_r>:
 800a854:	898b      	ldrh	r3, [r1, #12]
 800a856:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800a858:	079d      	lsls	r5, r3, #30
 800a85a:	4606      	mov	r6, r0
 800a85c:	460c      	mov	r4, r1
 800a85e:	d507      	bpl.n	800a870 <__smakebuf_r+0x1c>
 800a860:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800a864:	6023      	str	r3, [r4, #0]
 800a866:	6123      	str	r3, [r4, #16]
 800a868:	2301      	movs	r3, #1
 800a86a:	6163      	str	r3, [r4, #20]
 800a86c:	b002      	add	sp, #8
 800a86e:	bd70      	pop	{r4, r5, r6, pc}
 800a870:	ab01      	add	r3, sp, #4
 800a872:	466a      	mov	r2, sp
 800a874:	f7ff ffc8 	bl	800a808 <__swhatbuf_r>
 800a878:	9900      	ldr	r1, [sp, #0]
 800a87a:	4605      	mov	r5, r0
 800a87c:	4630      	mov	r0, r6
 800a87e:	f7fb ffdb 	bl	8006838 <_malloc_r>
 800a882:	b948      	cbnz	r0, 800a898 <__smakebuf_r+0x44>
 800a884:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a888:	059a      	lsls	r2, r3, #22
 800a88a:	d4ef      	bmi.n	800a86c <__smakebuf_r+0x18>
 800a88c:	f023 0303 	bic.w	r3, r3, #3
 800a890:	f043 0302 	orr.w	r3, r3, #2
 800a894:	81a3      	strh	r3, [r4, #12]
 800a896:	e7e3      	b.n	800a860 <__smakebuf_r+0xc>
 800a898:	89a3      	ldrh	r3, [r4, #12]
 800a89a:	6020      	str	r0, [r4, #0]
 800a89c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a8a0:	81a3      	strh	r3, [r4, #12]
 800a8a2:	9b00      	ldr	r3, [sp, #0]
 800a8a4:	6163      	str	r3, [r4, #20]
 800a8a6:	9b01      	ldr	r3, [sp, #4]
 800a8a8:	6120      	str	r0, [r4, #16]
 800a8aa:	b15b      	cbz	r3, 800a8c4 <__smakebuf_r+0x70>
 800a8ac:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a8b0:	4630      	mov	r0, r6
 800a8b2:	f000 f837 	bl	800a924 <_isatty_r>
 800a8b6:	b128      	cbz	r0, 800a8c4 <__smakebuf_r+0x70>
 800a8b8:	89a3      	ldrh	r3, [r4, #12]
 800a8ba:	f023 0303 	bic.w	r3, r3, #3
 800a8be:	f043 0301 	orr.w	r3, r3, #1
 800a8c2:	81a3      	strh	r3, [r4, #12]
 800a8c4:	89a3      	ldrh	r3, [r4, #12]
 800a8c6:	431d      	orrs	r5, r3
 800a8c8:	81a5      	strh	r5, [r4, #12]
 800a8ca:	e7cf      	b.n	800a86c <__smakebuf_r+0x18>

0800a8cc <memmove>:
 800a8cc:	4288      	cmp	r0, r1
 800a8ce:	b510      	push	{r4, lr}
 800a8d0:	eb01 0402 	add.w	r4, r1, r2
 800a8d4:	d902      	bls.n	800a8dc <memmove+0x10>
 800a8d6:	4284      	cmp	r4, r0
 800a8d8:	4623      	mov	r3, r4
 800a8da:	d807      	bhi.n	800a8ec <memmove+0x20>
 800a8dc:	1e43      	subs	r3, r0, #1
 800a8de:	42a1      	cmp	r1, r4
 800a8e0:	d008      	beq.n	800a8f4 <memmove+0x28>
 800a8e2:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a8e6:	f803 2f01 	strb.w	r2, [r3, #1]!
 800a8ea:	e7f8      	b.n	800a8de <memmove+0x12>
 800a8ec:	4402      	add	r2, r0
 800a8ee:	4601      	mov	r1, r0
 800a8f0:	428a      	cmp	r2, r1
 800a8f2:	d100      	bne.n	800a8f6 <memmove+0x2a>
 800a8f4:	bd10      	pop	{r4, pc}
 800a8f6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800a8fa:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800a8fe:	e7f7      	b.n	800a8f0 <memmove+0x24>

0800a900 <_fstat_r>:
 800a900:	b538      	push	{r3, r4, r5, lr}
 800a902:	4d07      	ldr	r5, [pc, #28]	; (800a920 <_fstat_r+0x20>)
 800a904:	2300      	movs	r3, #0
 800a906:	4604      	mov	r4, r0
 800a908:	4608      	mov	r0, r1
 800a90a:	4611      	mov	r1, r2
 800a90c:	602b      	str	r3, [r5, #0]
 800a90e:	f7f8 f92a 	bl	8002b66 <_fstat>
 800a912:	1c43      	adds	r3, r0, #1
 800a914:	d102      	bne.n	800a91c <_fstat_r+0x1c>
 800a916:	682b      	ldr	r3, [r5, #0]
 800a918:	b103      	cbz	r3, 800a91c <_fstat_r+0x1c>
 800a91a:	6023      	str	r3, [r4, #0]
 800a91c:	bd38      	pop	{r3, r4, r5, pc}
 800a91e:	bf00      	nop
 800a920:	20000668 	.word	0x20000668

0800a924 <_isatty_r>:
 800a924:	b538      	push	{r3, r4, r5, lr}
 800a926:	4d06      	ldr	r5, [pc, #24]	; (800a940 <_isatty_r+0x1c>)
 800a928:	2300      	movs	r3, #0
 800a92a:	4604      	mov	r4, r0
 800a92c:	4608      	mov	r0, r1
 800a92e:	602b      	str	r3, [r5, #0]
 800a930:	f7f8 f929 	bl	8002b86 <_isatty>
 800a934:	1c43      	adds	r3, r0, #1
 800a936:	d102      	bne.n	800a93e <_isatty_r+0x1a>
 800a938:	682b      	ldr	r3, [r5, #0]
 800a93a:	b103      	cbz	r3, 800a93e <_isatty_r+0x1a>
 800a93c:	6023      	str	r3, [r4, #0]
 800a93e:	bd38      	pop	{r3, r4, r5, pc}
 800a940:	20000668 	.word	0x20000668

0800a944 <memcpy>:
 800a944:	440a      	add	r2, r1
 800a946:	4291      	cmp	r1, r2
 800a948:	f100 33ff 	add.w	r3, r0, #4294967295
 800a94c:	d100      	bne.n	800a950 <memcpy+0xc>
 800a94e:	4770      	bx	lr
 800a950:	b510      	push	{r4, lr}
 800a952:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a956:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a95a:	4291      	cmp	r1, r2
 800a95c:	d1f9      	bne.n	800a952 <memcpy+0xe>
 800a95e:	bd10      	pop	{r4, pc}

0800a960 <nan>:
 800a960:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800a968 <nan+0x8>
 800a964:	4770      	bx	lr
 800a966:	bf00      	nop
 800a968:	00000000 	.word	0x00000000
 800a96c:	7ff80000 	.word	0x7ff80000

0800a970 <__assert_func>:
 800a970:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800a972:	4614      	mov	r4, r2
 800a974:	461a      	mov	r2, r3
 800a976:	4b09      	ldr	r3, [pc, #36]	; (800a99c <__assert_func+0x2c>)
 800a978:	681b      	ldr	r3, [r3, #0]
 800a97a:	4605      	mov	r5, r0
 800a97c:	68d8      	ldr	r0, [r3, #12]
 800a97e:	b14c      	cbz	r4, 800a994 <__assert_func+0x24>
 800a980:	4b07      	ldr	r3, [pc, #28]	; (800a9a0 <__assert_func+0x30>)
 800a982:	9100      	str	r1, [sp, #0]
 800a984:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800a988:	4906      	ldr	r1, [pc, #24]	; (800a9a4 <__assert_func+0x34>)
 800a98a:	462b      	mov	r3, r5
 800a98c:	f000 fbca 	bl	800b124 <fiprintf>
 800a990:	f000 fbda 	bl	800b148 <abort>
 800a994:	4b04      	ldr	r3, [pc, #16]	; (800a9a8 <__assert_func+0x38>)
 800a996:	461c      	mov	r4, r3
 800a998:	e7f3      	b.n	800a982 <__assert_func+0x12>
 800a99a:	bf00      	nop
 800a99c:	20000064 	.word	0x20000064
 800a9a0:	0800b68a 	.word	0x0800b68a
 800a9a4:	0800b697 	.word	0x0800b697
 800a9a8:	0800b6c5 	.word	0x0800b6c5

0800a9ac <_calloc_r>:
 800a9ac:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800a9ae:	fba1 2402 	umull	r2, r4, r1, r2
 800a9b2:	b94c      	cbnz	r4, 800a9c8 <_calloc_r+0x1c>
 800a9b4:	4611      	mov	r1, r2
 800a9b6:	9201      	str	r2, [sp, #4]
 800a9b8:	f7fb ff3e 	bl	8006838 <_malloc_r>
 800a9bc:	9a01      	ldr	r2, [sp, #4]
 800a9be:	4605      	mov	r5, r0
 800a9c0:	b930      	cbnz	r0, 800a9d0 <_calloc_r+0x24>
 800a9c2:	4628      	mov	r0, r5
 800a9c4:	b003      	add	sp, #12
 800a9c6:	bd30      	pop	{r4, r5, pc}
 800a9c8:	220c      	movs	r2, #12
 800a9ca:	6002      	str	r2, [r0, #0]
 800a9cc:	2500      	movs	r5, #0
 800a9ce:	e7f8      	b.n	800a9c2 <_calloc_r+0x16>
 800a9d0:	4621      	mov	r1, r4
 800a9d2:	f7fd f909 	bl	8007be8 <memset>
 800a9d6:	e7f4      	b.n	800a9c2 <_calloc_r+0x16>

0800a9d8 <rshift>:
 800a9d8:	6903      	ldr	r3, [r0, #16]
 800a9da:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800a9de:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800a9e2:	ea4f 1261 	mov.w	r2, r1, asr #5
 800a9e6:	f100 0414 	add.w	r4, r0, #20
 800a9ea:	dd45      	ble.n	800aa78 <rshift+0xa0>
 800a9ec:	f011 011f 	ands.w	r1, r1, #31
 800a9f0:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800a9f4:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800a9f8:	d10c      	bne.n	800aa14 <rshift+0x3c>
 800a9fa:	f100 0710 	add.w	r7, r0, #16
 800a9fe:	4629      	mov	r1, r5
 800aa00:	42b1      	cmp	r1, r6
 800aa02:	d334      	bcc.n	800aa6e <rshift+0x96>
 800aa04:	1a9b      	subs	r3, r3, r2
 800aa06:	009b      	lsls	r3, r3, #2
 800aa08:	1eea      	subs	r2, r5, #3
 800aa0a:	4296      	cmp	r6, r2
 800aa0c:	bf38      	it	cc
 800aa0e:	2300      	movcc	r3, #0
 800aa10:	4423      	add	r3, r4
 800aa12:	e015      	b.n	800aa40 <rshift+0x68>
 800aa14:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800aa18:	f1c1 0820 	rsb	r8, r1, #32
 800aa1c:	40cf      	lsrs	r7, r1
 800aa1e:	f105 0e04 	add.w	lr, r5, #4
 800aa22:	46a1      	mov	r9, r4
 800aa24:	4576      	cmp	r6, lr
 800aa26:	46f4      	mov	ip, lr
 800aa28:	d815      	bhi.n	800aa56 <rshift+0x7e>
 800aa2a:	1a9a      	subs	r2, r3, r2
 800aa2c:	0092      	lsls	r2, r2, #2
 800aa2e:	3a04      	subs	r2, #4
 800aa30:	3501      	adds	r5, #1
 800aa32:	42ae      	cmp	r6, r5
 800aa34:	bf38      	it	cc
 800aa36:	2200      	movcc	r2, #0
 800aa38:	18a3      	adds	r3, r4, r2
 800aa3a:	50a7      	str	r7, [r4, r2]
 800aa3c:	b107      	cbz	r7, 800aa40 <rshift+0x68>
 800aa3e:	3304      	adds	r3, #4
 800aa40:	1b1a      	subs	r2, r3, r4
 800aa42:	42a3      	cmp	r3, r4
 800aa44:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800aa48:	bf08      	it	eq
 800aa4a:	2300      	moveq	r3, #0
 800aa4c:	6102      	str	r2, [r0, #16]
 800aa4e:	bf08      	it	eq
 800aa50:	6143      	streq	r3, [r0, #20]
 800aa52:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800aa56:	f8dc c000 	ldr.w	ip, [ip]
 800aa5a:	fa0c fc08 	lsl.w	ip, ip, r8
 800aa5e:	ea4c 0707 	orr.w	r7, ip, r7
 800aa62:	f849 7b04 	str.w	r7, [r9], #4
 800aa66:	f85e 7b04 	ldr.w	r7, [lr], #4
 800aa6a:	40cf      	lsrs	r7, r1
 800aa6c:	e7da      	b.n	800aa24 <rshift+0x4c>
 800aa6e:	f851 cb04 	ldr.w	ip, [r1], #4
 800aa72:	f847 cf04 	str.w	ip, [r7, #4]!
 800aa76:	e7c3      	b.n	800aa00 <rshift+0x28>
 800aa78:	4623      	mov	r3, r4
 800aa7a:	e7e1      	b.n	800aa40 <rshift+0x68>

0800aa7c <__hexdig_fun>:
 800aa7c:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 800aa80:	2b09      	cmp	r3, #9
 800aa82:	d802      	bhi.n	800aa8a <__hexdig_fun+0xe>
 800aa84:	3820      	subs	r0, #32
 800aa86:	b2c0      	uxtb	r0, r0
 800aa88:	4770      	bx	lr
 800aa8a:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800aa8e:	2b05      	cmp	r3, #5
 800aa90:	d801      	bhi.n	800aa96 <__hexdig_fun+0x1a>
 800aa92:	3847      	subs	r0, #71	; 0x47
 800aa94:	e7f7      	b.n	800aa86 <__hexdig_fun+0xa>
 800aa96:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800aa9a:	2b05      	cmp	r3, #5
 800aa9c:	d801      	bhi.n	800aaa2 <__hexdig_fun+0x26>
 800aa9e:	3827      	subs	r0, #39	; 0x27
 800aaa0:	e7f1      	b.n	800aa86 <__hexdig_fun+0xa>
 800aaa2:	2000      	movs	r0, #0
 800aaa4:	4770      	bx	lr
	...

0800aaa8 <__gethex>:
 800aaa8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aaac:	4617      	mov	r7, r2
 800aaae:	680a      	ldr	r2, [r1, #0]
 800aab0:	b085      	sub	sp, #20
 800aab2:	f102 0b02 	add.w	fp, r2, #2
 800aab6:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 800aaba:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 800aabe:	4681      	mov	r9, r0
 800aac0:	468a      	mov	sl, r1
 800aac2:	9302      	str	r3, [sp, #8]
 800aac4:	32fe      	adds	r2, #254	; 0xfe
 800aac6:	eb02 030b 	add.w	r3, r2, fp
 800aaca:	46d8      	mov	r8, fp
 800aacc:	f81b 0b01 	ldrb.w	r0, [fp], #1
 800aad0:	9301      	str	r3, [sp, #4]
 800aad2:	2830      	cmp	r0, #48	; 0x30
 800aad4:	d0f7      	beq.n	800aac6 <__gethex+0x1e>
 800aad6:	f7ff ffd1 	bl	800aa7c <__hexdig_fun>
 800aada:	4604      	mov	r4, r0
 800aadc:	2800      	cmp	r0, #0
 800aade:	d138      	bne.n	800ab52 <__gethex+0xaa>
 800aae0:	49a7      	ldr	r1, [pc, #668]	; (800ad80 <__gethex+0x2d8>)
 800aae2:	2201      	movs	r2, #1
 800aae4:	4640      	mov	r0, r8
 800aae6:	f7fd f887 	bl	8007bf8 <strncmp>
 800aaea:	4606      	mov	r6, r0
 800aaec:	2800      	cmp	r0, #0
 800aaee:	d169      	bne.n	800abc4 <__gethex+0x11c>
 800aaf0:	f898 0001 	ldrb.w	r0, [r8, #1]
 800aaf4:	465d      	mov	r5, fp
 800aaf6:	f7ff ffc1 	bl	800aa7c <__hexdig_fun>
 800aafa:	2800      	cmp	r0, #0
 800aafc:	d064      	beq.n	800abc8 <__gethex+0x120>
 800aafe:	465a      	mov	r2, fp
 800ab00:	7810      	ldrb	r0, [r2, #0]
 800ab02:	2830      	cmp	r0, #48	; 0x30
 800ab04:	4690      	mov	r8, r2
 800ab06:	f102 0201 	add.w	r2, r2, #1
 800ab0a:	d0f9      	beq.n	800ab00 <__gethex+0x58>
 800ab0c:	f7ff ffb6 	bl	800aa7c <__hexdig_fun>
 800ab10:	2301      	movs	r3, #1
 800ab12:	fab0 f480 	clz	r4, r0
 800ab16:	0964      	lsrs	r4, r4, #5
 800ab18:	465e      	mov	r6, fp
 800ab1a:	9301      	str	r3, [sp, #4]
 800ab1c:	4642      	mov	r2, r8
 800ab1e:	4615      	mov	r5, r2
 800ab20:	3201      	adds	r2, #1
 800ab22:	7828      	ldrb	r0, [r5, #0]
 800ab24:	f7ff ffaa 	bl	800aa7c <__hexdig_fun>
 800ab28:	2800      	cmp	r0, #0
 800ab2a:	d1f8      	bne.n	800ab1e <__gethex+0x76>
 800ab2c:	4994      	ldr	r1, [pc, #592]	; (800ad80 <__gethex+0x2d8>)
 800ab2e:	2201      	movs	r2, #1
 800ab30:	4628      	mov	r0, r5
 800ab32:	f7fd f861 	bl	8007bf8 <strncmp>
 800ab36:	b978      	cbnz	r0, 800ab58 <__gethex+0xb0>
 800ab38:	b946      	cbnz	r6, 800ab4c <__gethex+0xa4>
 800ab3a:	1c6e      	adds	r6, r5, #1
 800ab3c:	4632      	mov	r2, r6
 800ab3e:	4615      	mov	r5, r2
 800ab40:	3201      	adds	r2, #1
 800ab42:	7828      	ldrb	r0, [r5, #0]
 800ab44:	f7ff ff9a 	bl	800aa7c <__hexdig_fun>
 800ab48:	2800      	cmp	r0, #0
 800ab4a:	d1f8      	bne.n	800ab3e <__gethex+0x96>
 800ab4c:	1b73      	subs	r3, r6, r5
 800ab4e:	009e      	lsls	r6, r3, #2
 800ab50:	e004      	b.n	800ab5c <__gethex+0xb4>
 800ab52:	2400      	movs	r4, #0
 800ab54:	4626      	mov	r6, r4
 800ab56:	e7e1      	b.n	800ab1c <__gethex+0x74>
 800ab58:	2e00      	cmp	r6, #0
 800ab5a:	d1f7      	bne.n	800ab4c <__gethex+0xa4>
 800ab5c:	782b      	ldrb	r3, [r5, #0]
 800ab5e:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800ab62:	2b50      	cmp	r3, #80	; 0x50
 800ab64:	d13d      	bne.n	800abe2 <__gethex+0x13a>
 800ab66:	786b      	ldrb	r3, [r5, #1]
 800ab68:	2b2b      	cmp	r3, #43	; 0x2b
 800ab6a:	d02f      	beq.n	800abcc <__gethex+0x124>
 800ab6c:	2b2d      	cmp	r3, #45	; 0x2d
 800ab6e:	d031      	beq.n	800abd4 <__gethex+0x12c>
 800ab70:	1c69      	adds	r1, r5, #1
 800ab72:	f04f 0b00 	mov.w	fp, #0
 800ab76:	7808      	ldrb	r0, [r1, #0]
 800ab78:	f7ff ff80 	bl	800aa7c <__hexdig_fun>
 800ab7c:	1e42      	subs	r2, r0, #1
 800ab7e:	b2d2      	uxtb	r2, r2
 800ab80:	2a18      	cmp	r2, #24
 800ab82:	d82e      	bhi.n	800abe2 <__gethex+0x13a>
 800ab84:	f1a0 0210 	sub.w	r2, r0, #16
 800ab88:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800ab8c:	f7ff ff76 	bl	800aa7c <__hexdig_fun>
 800ab90:	f100 3cff 	add.w	ip, r0, #4294967295
 800ab94:	fa5f fc8c 	uxtb.w	ip, ip
 800ab98:	f1bc 0f18 	cmp.w	ip, #24
 800ab9c:	d91d      	bls.n	800abda <__gethex+0x132>
 800ab9e:	f1bb 0f00 	cmp.w	fp, #0
 800aba2:	d000      	beq.n	800aba6 <__gethex+0xfe>
 800aba4:	4252      	negs	r2, r2
 800aba6:	4416      	add	r6, r2
 800aba8:	f8ca 1000 	str.w	r1, [sl]
 800abac:	b1dc      	cbz	r4, 800abe6 <__gethex+0x13e>
 800abae:	9b01      	ldr	r3, [sp, #4]
 800abb0:	2b00      	cmp	r3, #0
 800abb2:	bf14      	ite	ne
 800abb4:	f04f 0800 	movne.w	r8, #0
 800abb8:	f04f 0806 	moveq.w	r8, #6
 800abbc:	4640      	mov	r0, r8
 800abbe:	b005      	add	sp, #20
 800abc0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800abc4:	4645      	mov	r5, r8
 800abc6:	4626      	mov	r6, r4
 800abc8:	2401      	movs	r4, #1
 800abca:	e7c7      	b.n	800ab5c <__gethex+0xb4>
 800abcc:	f04f 0b00 	mov.w	fp, #0
 800abd0:	1ca9      	adds	r1, r5, #2
 800abd2:	e7d0      	b.n	800ab76 <__gethex+0xce>
 800abd4:	f04f 0b01 	mov.w	fp, #1
 800abd8:	e7fa      	b.n	800abd0 <__gethex+0x128>
 800abda:	230a      	movs	r3, #10
 800abdc:	fb03 0002 	mla	r0, r3, r2, r0
 800abe0:	e7d0      	b.n	800ab84 <__gethex+0xdc>
 800abe2:	4629      	mov	r1, r5
 800abe4:	e7e0      	b.n	800aba8 <__gethex+0x100>
 800abe6:	eba5 0308 	sub.w	r3, r5, r8
 800abea:	3b01      	subs	r3, #1
 800abec:	4621      	mov	r1, r4
 800abee:	2b07      	cmp	r3, #7
 800abf0:	dc0a      	bgt.n	800ac08 <__gethex+0x160>
 800abf2:	4648      	mov	r0, r9
 800abf4:	f7fd ff7a 	bl	8008aec <_Balloc>
 800abf8:	4604      	mov	r4, r0
 800abfa:	b940      	cbnz	r0, 800ac0e <__gethex+0x166>
 800abfc:	4b61      	ldr	r3, [pc, #388]	; (800ad84 <__gethex+0x2dc>)
 800abfe:	4602      	mov	r2, r0
 800ac00:	21e4      	movs	r1, #228	; 0xe4
 800ac02:	4861      	ldr	r0, [pc, #388]	; (800ad88 <__gethex+0x2e0>)
 800ac04:	f7ff feb4 	bl	800a970 <__assert_func>
 800ac08:	3101      	adds	r1, #1
 800ac0a:	105b      	asrs	r3, r3, #1
 800ac0c:	e7ef      	b.n	800abee <__gethex+0x146>
 800ac0e:	f100 0a14 	add.w	sl, r0, #20
 800ac12:	2300      	movs	r3, #0
 800ac14:	495a      	ldr	r1, [pc, #360]	; (800ad80 <__gethex+0x2d8>)
 800ac16:	f8cd a004 	str.w	sl, [sp, #4]
 800ac1a:	469b      	mov	fp, r3
 800ac1c:	45a8      	cmp	r8, r5
 800ac1e:	d342      	bcc.n	800aca6 <__gethex+0x1fe>
 800ac20:	9801      	ldr	r0, [sp, #4]
 800ac22:	f840 bb04 	str.w	fp, [r0], #4
 800ac26:	eba0 000a 	sub.w	r0, r0, sl
 800ac2a:	1080      	asrs	r0, r0, #2
 800ac2c:	6120      	str	r0, [r4, #16]
 800ac2e:	ea4f 1840 	mov.w	r8, r0, lsl #5
 800ac32:	4658      	mov	r0, fp
 800ac34:	f7fe f84c 	bl	8008cd0 <__hi0bits>
 800ac38:	683d      	ldr	r5, [r7, #0]
 800ac3a:	eba8 0000 	sub.w	r0, r8, r0
 800ac3e:	42a8      	cmp	r0, r5
 800ac40:	dd59      	ble.n	800acf6 <__gethex+0x24e>
 800ac42:	eba0 0805 	sub.w	r8, r0, r5
 800ac46:	4641      	mov	r1, r8
 800ac48:	4620      	mov	r0, r4
 800ac4a:	f7fe fbdb 	bl	8009404 <__any_on>
 800ac4e:	4683      	mov	fp, r0
 800ac50:	b1b8      	cbz	r0, 800ac82 <__gethex+0x1da>
 800ac52:	f108 33ff 	add.w	r3, r8, #4294967295
 800ac56:	1159      	asrs	r1, r3, #5
 800ac58:	f003 021f 	and.w	r2, r3, #31
 800ac5c:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800ac60:	f04f 0b01 	mov.w	fp, #1
 800ac64:	fa0b f202 	lsl.w	r2, fp, r2
 800ac68:	420a      	tst	r2, r1
 800ac6a:	d00a      	beq.n	800ac82 <__gethex+0x1da>
 800ac6c:	455b      	cmp	r3, fp
 800ac6e:	dd06      	ble.n	800ac7e <__gethex+0x1d6>
 800ac70:	f1a8 0102 	sub.w	r1, r8, #2
 800ac74:	4620      	mov	r0, r4
 800ac76:	f7fe fbc5 	bl	8009404 <__any_on>
 800ac7a:	2800      	cmp	r0, #0
 800ac7c:	d138      	bne.n	800acf0 <__gethex+0x248>
 800ac7e:	f04f 0b02 	mov.w	fp, #2
 800ac82:	4641      	mov	r1, r8
 800ac84:	4620      	mov	r0, r4
 800ac86:	f7ff fea7 	bl	800a9d8 <rshift>
 800ac8a:	4446      	add	r6, r8
 800ac8c:	68bb      	ldr	r3, [r7, #8]
 800ac8e:	42b3      	cmp	r3, r6
 800ac90:	da41      	bge.n	800ad16 <__gethex+0x26e>
 800ac92:	4621      	mov	r1, r4
 800ac94:	4648      	mov	r0, r9
 800ac96:	f7fd ff69 	bl	8008b6c <_Bfree>
 800ac9a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800ac9c:	2300      	movs	r3, #0
 800ac9e:	6013      	str	r3, [r2, #0]
 800aca0:	f04f 08a3 	mov.w	r8, #163	; 0xa3
 800aca4:	e78a      	b.n	800abbc <__gethex+0x114>
 800aca6:	f815 2d01 	ldrb.w	r2, [r5, #-1]!
 800acaa:	2a2e      	cmp	r2, #46	; 0x2e
 800acac:	d014      	beq.n	800acd8 <__gethex+0x230>
 800acae:	2b20      	cmp	r3, #32
 800acb0:	d106      	bne.n	800acc0 <__gethex+0x218>
 800acb2:	9b01      	ldr	r3, [sp, #4]
 800acb4:	f843 bb04 	str.w	fp, [r3], #4
 800acb8:	f04f 0b00 	mov.w	fp, #0
 800acbc:	9301      	str	r3, [sp, #4]
 800acbe:	465b      	mov	r3, fp
 800acc0:	7828      	ldrb	r0, [r5, #0]
 800acc2:	9303      	str	r3, [sp, #12]
 800acc4:	f7ff feda 	bl	800aa7c <__hexdig_fun>
 800acc8:	9b03      	ldr	r3, [sp, #12]
 800acca:	f000 000f 	and.w	r0, r0, #15
 800acce:	4098      	lsls	r0, r3
 800acd0:	ea4b 0b00 	orr.w	fp, fp, r0
 800acd4:	3304      	adds	r3, #4
 800acd6:	e7a1      	b.n	800ac1c <__gethex+0x174>
 800acd8:	45a8      	cmp	r8, r5
 800acda:	d8e8      	bhi.n	800acae <__gethex+0x206>
 800acdc:	2201      	movs	r2, #1
 800acde:	4628      	mov	r0, r5
 800ace0:	9303      	str	r3, [sp, #12]
 800ace2:	f7fc ff89 	bl	8007bf8 <strncmp>
 800ace6:	4926      	ldr	r1, [pc, #152]	; (800ad80 <__gethex+0x2d8>)
 800ace8:	9b03      	ldr	r3, [sp, #12]
 800acea:	2800      	cmp	r0, #0
 800acec:	d1df      	bne.n	800acae <__gethex+0x206>
 800acee:	e795      	b.n	800ac1c <__gethex+0x174>
 800acf0:	f04f 0b03 	mov.w	fp, #3
 800acf4:	e7c5      	b.n	800ac82 <__gethex+0x1da>
 800acf6:	da0b      	bge.n	800ad10 <__gethex+0x268>
 800acf8:	eba5 0800 	sub.w	r8, r5, r0
 800acfc:	4621      	mov	r1, r4
 800acfe:	4642      	mov	r2, r8
 800ad00:	4648      	mov	r0, r9
 800ad02:	f7fe f94d 	bl	8008fa0 <__lshift>
 800ad06:	eba6 0608 	sub.w	r6, r6, r8
 800ad0a:	4604      	mov	r4, r0
 800ad0c:	f100 0a14 	add.w	sl, r0, #20
 800ad10:	f04f 0b00 	mov.w	fp, #0
 800ad14:	e7ba      	b.n	800ac8c <__gethex+0x1e4>
 800ad16:	687b      	ldr	r3, [r7, #4]
 800ad18:	42b3      	cmp	r3, r6
 800ad1a:	dd73      	ble.n	800ae04 <__gethex+0x35c>
 800ad1c:	1b9e      	subs	r6, r3, r6
 800ad1e:	42b5      	cmp	r5, r6
 800ad20:	dc34      	bgt.n	800ad8c <__gethex+0x2e4>
 800ad22:	68fb      	ldr	r3, [r7, #12]
 800ad24:	2b02      	cmp	r3, #2
 800ad26:	d023      	beq.n	800ad70 <__gethex+0x2c8>
 800ad28:	2b03      	cmp	r3, #3
 800ad2a:	d025      	beq.n	800ad78 <__gethex+0x2d0>
 800ad2c:	2b01      	cmp	r3, #1
 800ad2e:	d115      	bne.n	800ad5c <__gethex+0x2b4>
 800ad30:	42b5      	cmp	r5, r6
 800ad32:	d113      	bne.n	800ad5c <__gethex+0x2b4>
 800ad34:	2d01      	cmp	r5, #1
 800ad36:	d10b      	bne.n	800ad50 <__gethex+0x2a8>
 800ad38:	9a02      	ldr	r2, [sp, #8]
 800ad3a:	687b      	ldr	r3, [r7, #4]
 800ad3c:	6013      	str	r3, [r2, #0]
 800ad3e:	2301      	movs	r3, #1
 800ad40:	6123      	str	r3, [r4, #16]
 800ad42:	f8ca 3000 	str.w	r3, [sl]
 800ad46:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800ad48:	f04f 0862 	mov.w	r8, #98	; 0x62
 800ad4c:	601c      	str	r4, [r3, #0]
 800ad4e:	e735      	b.n	800abbc <__gethex+0x114>
 800ad50:	1e69      	subs	r1, r5, #1
 800ad52:	4620      	mov	r0, r4
 800ad54:	f7fe fb56 	bl	8009404 <__any_on>
 800ad58:	2800      	cmp	r0, #0
 800ad5a:	d1ed      	bne.n	800ad38 <__gethex+0x290>
 800ad5c:	4621      	mov	r1, r4
 800ad5e:	4648      	mov	r0, r9
 800ad60:	f7fd ff04 	bl	8008b6c <_Bfree>
 800ad64:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800ad66:	2300      	movs	r3, #0
 800ad68:	6013      	str	r3, [r2, #0]
 800ad6a:	f04f 0850 	mov.w	r8, #80	; 0x50
 800ad6e:	e725      	b.n	800abbc <__gethex+0x114>
 800ad70:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800ad72:	2b00      	cmp	r3, #0
 800ad74:	d1f2      	bne.n	800ad5c <__gethex+0x2b4>
 800ad76:	e7df      	b.n	800ad38 <__gethex+0x290>
 800ad78:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800ad7a:	2b00      	cmp	r3, #0
 800ad7c:	d1dc      	bne.n	800ad38 <__gethex+0x290>
 800ad7e:	e7ed      	b.n	800ad5c <__gethex+0x2b4>
 800ad80:	0800b51c 	.word	0x0800b51c
 800ad84:	0800b3b5 	.word	0x0800b3b5
 800ad88:	0800b6c6 	.word	0x0800b6c6
 800ad8c:	f106 38ff 	add.w	r8, r6, #4294967295
 800ad90:	f1bb 0f00 	cmp.w	fp, #0
 800ad94:	d133      	bne.n	800adfe <__gethex+0x356>
 800ad96:	f1b8 0f00 	cmp.w	r8, #0
 800ad9a:	d004      	beq.n	800ada6 <__gethex+0x2fe>
 800ad9c:	4641      	mov	r1, r8
 800ad9e:	4620      	mov	r0, r4
 800ada0:	f7fe fb30 	bl	8009404 <__any_on>
 800ada4:	4683      	mov	fp, r0
 800ada6:	ea4f 1268 	mov.w	r2, r8, asr #5
 800adaa:	2301      	movs	r3, #1
 800adac:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800adb0:	f008 081f 	and.w	r8, r8, #31
 800adb4:	fa03 f308 	lsl.w	r3, r3, r8
 800adb8:	4213      	tst	r3, r2
 800adba:	4631      	mov	r1, r6
 800adbc:	4620      	mov	r0, r4
 800adbe:	bf18      	it	ne
 800adc0:	f04b 0b02 	orrne.w	fp, fp, #2
 800adc4:	1bad      	subs	r5, r5, r6
 800adc6:	f7ff fe07 	bl	800a9d8 <rshift>
 800adca:	687e      	ldr	r6, [r7, #4]
 800adcc:	f04f 0802 	mov.w	r8, #2
 800add0:	f1bb 0f00 	cmp.w	fp, #0
 800add4:	d04a      	beq.n	800ae6c <__gethex+0x3c4>
 800add6:	68fb      	ldr	r3, [r7, #12]
 800add8:	2b02      	cmp	r3, #2
 800adda:	d016      	beq.n	800ae0a <__gethex+0x362>
 800addc:	2b03      	cmp	r3, #3
 800adde:	d018      	beq.n	800ae12 <__gethex+0x36a>
 800ade0:	2b01      	cmp	r3, #1
 800ade2:	d109      	bne.n	800adf8 <__gethex+0x350>
 800ade4:	f01b 0f02 	tst.w	fp, #2
 800ade8:	d006      	beq.n	800adf8 <__gethex+0x350>
 800adea:	f8da 3000 	ldr.w	r3, [sl]
 800adee:	ea4b 0b03 	orr.w	fp, fp, r3
 800adf2:	f01b 0f01 	tst.w	fp, #1
 800adf6:	d10f      	bne.n	800ae18 <__gethex+0x370>
 800adf8:	f048 0810 	orr.w	r8, r8, #16
 800adfc:	e036      	b.n	800ae6c <__gethex+0x3c4>
 800adfe:	f04f 0b01 	mov.w	fp, #1
 800ae02:	e7d0      	b.n	800ada6 <__gethex+0x2fe>
 800ae04:	f04f 0801 	mov.w	r8, #1
 800ae08:	e7e2      	b.n	800add0 <__gethex+0x328>
 800ae0a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800ae0c:	f1c3 0301 	rsb	r3, r3, #1
 800ae10:	930f      	str	r3, [sp, #60]	; 0x3c
 800ae12:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800ae14:	2b00      	cmp	r3, #0
 800ae16:	d0ef      	beq.n	800adf8 <__gethex+0x350>
 800ae18:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800ae1c:	f104 0214 	add.w	r2, r4, #20
 800ae20:	ea4f 038b 	mov.w	r3, fp, lsl #2
 800ae24:	9301      	str	r3, [sp, #4]
 800ae26:	eb02 008b 	add.w	r0, r2, fp, lsl #2
 800ae2a:	2300      	movs	r3, #0
 800ae2c:	4694      	mov	ip, r2
 800ae2e:	f852 1b04 	ldr.w	r1, [r2], #4
 800ae32:	f1b1 3fff 	cmp.w	r1, #4294967295
 800ae36:	d01e      	beq.n	800ae76 <__gethex+0x3ce>
 800ae38:	3101      	adds	r1, #1
 800ae3a:	f8cc 1000 	str.w	r1, [ip]
 800ae3e:	f1b8 0f02 	cmp.w	r8, #2
 800ae42:	f104 0214 	add.w	r2, r4, #20
 800ae46:	d13d      	bne.n	800aec4 <__gethex+0x41c>
 800ae48:	683b      	ldr	r3, [r7, #0]
 800ae4a:	3b01      	subs	r3, #1
 800ae4c:	42ab      	cmp	r3, r5
 800ae4e:	d10b      	bne.n	800ae68 <__gethex+0x3c0>
 800ae50:	1169      	asrs	r1, r5, #5
 800ae52:	2301      	movs	r3, #1
 800ae54:	f005 051f 	and.w	r5, r5, #31
 800ae58:	fa03 f505 	lsl.w	r5, r3, r5
 800ae5c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800ae60:	421d      	tst	r5, r3
 800ae62:	bf18      	it	ne
 800ae64:	f04f 0801 	movne.w	r8, #1
 800ae68:	f048 0820 	orr.w	r8, r8, #32
 800ae6c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800ae6e:	601c      	str	r4, [r3, #0]
 800ae70:	9b02      	ldr	r3, [sp, #8]
 800ae72:	601e      	str	r6, [r3, #0]
 800ae74:	e6a2      	b.n	800abbc <__gethex+0x114>
 800ae76:	4290      	cmp	r0, r2
 800ae78:	f842 3c04 	str.w	r3, [r2, #-4]
 800ae7c:	d8d6      	bhi.n	800ae2c <__gethex+0x384>
 800ae7e:	68a2      	ldr	r2, [r4, #8]
 800ae80:	4593      	cmp	fp, r2
 800ae82:	db17      	blt.n	800aeb4 <__gethex+0x40c>
 800ae84:	6861      	ldr	r1, [r4, #4]
 800ae86:	4648      	mov	r0, r9
 800ae88:	3101      	adds	r1, #1
 800ae8a:	f7fd fe2f 	bl	8008aec <_Balloc>
 800ae8e:	4682      	mov	sl, r0
 800ae90:	b918      	cbnz	r0, 800ae9a <__gethex+0x3f2>
 800ae92:	4b1b      	ldr	r3, [pc, #108]	; (800af00 <__gethex+0x458>)
 800ae94:	4602      	mov	r2, r0
 800ae96:	2184      	movs	r1, #132	; 0x84
 800ae98:	e6b3      	b.n	800ac02 <__gethex+0x15a>
 800ae9a:	6922      	ldr	r2, [r4, #16]
 800ae9c:	3202      	adds	r2, #2
 800ae9e:	f104 010c 	add.w	r1, r4, #12
 800aea2:	0092      	lsls	r2, r2, #2
 800aea4:	300c      	adds	r0, #12
 800aea6:	f7ff fd4d 	bl	800a944 <memcpy>
 800aeaa:	4621      	mov	r1, r4
 800aeac:	4648      	mov	r0, r9
 800aeae:	f7fd fe5d 	bl	8008b6c <_Bfree>
 800aeb2:	4654      	mov	r4, sl
 800aeb4:	6922      	ldr	r2, [r4, #16]
 800aeb6:	1c51      	adds	r1, r2, #1
 800aeb8:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 800aebc:	6121      	str	r1, [r4, #16]
 800aebe:	2101      	movs	r1, #1
 800aec0:	6151      	str	r1, [r2, #20]
 800aec2:	e7bc      	b.n	800ae3e <__gethex+0x396>
 800aec4:	6921      	ldr	r1, [r4, #16]
 800aec6:	4559      	cmp	r1, fp
 800aec8:	dd0b      	ble.n	800aee2 <__gethex+0x43a>
 800aeca:	2101      	movs	r1, #1
 800aecc:	4620      	mov	r0, r4
 800aece:	f7ff fd83 	bl	800a9d8 <rshift>
 800aed2:	68bb      	ldr	r3, [r7, #8]
 800aed4:	3601      	adds	r6, #1
 800aed6:	42b3      	cmp	r3, r6
 800aed8:	f6ff aedb 	blt.w	800ac92 <__gethex+0x1ea>
 800aedc:	f04f 0801 	mov.w	r8, #1
 800aee0:	e7c2      	b.n	800ae68 <__gethex+0x3c0>
 800aee2:	f015 051f 	ands.w	r5, r5, #31
 800aee6:	d0f9      	beq.n	800aedc <__gethex+0x434>
 800aee8:	9b01      	ldr	r3, [sp, #4]
 800aeea:	441a      	add	r2, r3
 800aeec:	f1c5 0520 	rsb	r5, r5, #32
 800aef0:	f852 0c04 	ldr.w	r0, [r2, #-4]
 800aef4:	f7fd feec 	bl	8008cd0 <__hi0bits>
 800aef8:	42a8      	cmp	r0, r5
 800aefa:	dbe6      	blt.n	800aeca <__gethex+0x422>
 800aefc:	e7ee      	b.n	800aedc <__gethex+0x434>
 800aefe:	bf00      	nop
 800af00:	0800b3b5 	.word	0x0800b3b5

0800af04 <L_shift>:
 800af04:	f1c2 0208 	rsb	r2, r2, #8
 800af08:	0092      	lsls	r2, r2, #2
 800af0a:	b570      	push	{r4, r5, r6, lr}
 800af0c:	f1c2 0620 	rsb	r6, r2, #32
 800af10:	6843      	ldr	r3, [r0, #4]
 800af12:	6804      	ldr	r4, [r0, #0]
 800af14:	fa03 f506 	lsl.w	r5, r3, r6
 800af18:	432c      	orrs	r4, r5
 800af1a:	40d3      	lsrs	r3, r2
 800af1c:	6004      	str	r4, [r0, #0]
 800af1e:	f840 3f04 	str.w	r3, [r0, #4]!
 800af22:	4288      	cmp	r0, r1
 800af24:	d3f4      	bcc.n	800af10 <L_shift+0xc>
 800af26:	bd70      	pop	{r4, r5, r6, pc}

0800af28 <__match>:
 800af28:	b530      	push	{r4, r5, lr}
 800af2a:	6803      	ldr	r3, [r0, #0]
 800af2c:	3301      	adds	r3, #1
 800af2e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800af32:	b914      	cbnz	r4, 800af3a <__match+0x12>
 800af34:	6003      	str	r3, [r0, #0]
 800af36:	2001      	movs	r0, #1
 800af38:	bd30      	pop	{r4, r5, pc}
 800af3a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800af3e:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800af42:	2d19      	cmp	r5, #25
 800af44:	bf98      	it	ls
 800af46:	3220      	addls	r2, #32
 800af48:	42a2      	cmp	r2, r4
 800af4a:	d0f0      	beq.n	800af2e <__match+0x6>
 800af4c:	2000      	movs	r0, #0
 800af4e:	e7f3      	b.n	800af38 <__match+0x10>

0800af50 <__hexnan>:
 800af50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800af54:	680b      	ldr	r3, [r1, #0]
 800af56:	6801      	ldr	r1, [r0, #0]
 800af58:	115e      	asrs	r6, r3, #5
 800af5a:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800af5e:	f013 031f 	ands.w	r3, r3, #31
 800af62:	b087      	sub	sp, #28
 800af64:	bf18      	it	ne
 800af66:	3604      	addne	r6, #4
 800af68:	2500      	movs	r5, #0
 800af6a:	1f37      	subs	r7, r6, #4
 800af6c:	4682      	mov	sl, r0
 800af6e:	4690      	mov	r8, r2
 800af70:	9301      	str	r3, [sp, #4]
 800af72:	f846 5c04 	str.w	r5, [r6, #-4]
 800af76:	46b9      	mov	r9, r7
 800af78:	463c      	mov	r4, r7
 800af7a:	9502      	str	r5, [sp, #8]
 800af7c:	46ab      	mov	fp, r5
 800af7e:	784a      	ldrb	r2, [r1, #1]
 800af80:	1c4b      	adds	r3, r1, #1
 800af82:	9303      	str	r3, [sp, #12]
 800af84:	b342      	cbz	r2, 800afd8 <__hexnan+0x88>
 800af86:	4610      	mov	r0, r2
 800af88:	9105      	str	r1, [sp, #20]
 800af8a:	9204      	str	r2, [sp, #16]
 800af8c:	f7ff fd76 	bl	800aa7c <__hexdig_fun>
 800af90:	2800      	cmp	r0, #0
 800af92:	d14f      	bne.n	800b034 <__hexnan+0xe4>
 800af94:	9a04      	ldr	r2, [sp, #16]
 800af96:	9905      	ldr	r1, [sp, #20]
 800af98:	2a20      	cmp	r2, #32
 800af9a:	d818      	bhi.n	800afce <__hexnan+0x7e>
 800af9c:	9b02      	ldr	r3, [sp, #8]
 800af9e:	459b      	cmp	fp, r3
 800afa0:	dd13      	ble.n	800afca <__hexnan+0x7a>
 800afa2:	454c      	cmp	r4, r9
 800afa4:	d206      	bcs.n	800afb4 <__hexnan+0x64>
 800afa6:	2d07      	cmp	r5, #7
 800afa8:	dc04      	bgt.n	800afb4 <__hexnan+0x64>
 800afaa:	462a      	mov	r2, r5
 800afac:	4649      	mov	r1, r9
 800afae:	4620      	mov	r0, r4
 800afb0:	f7ff ffa8 	bl	800af04 <L_shift>
 800afb4:	4544      	cmp	r4, r8
 800afb6:	d950      	bls.n	800b05a <__hexnan+0x10a>
 800afb8:	2300      	movs	r3, #0
 800afba:	f1a4 0904 	sub.w	r9, r4, #4
 800afbe:	f844 3c04 	str.w	r3, [r4, #-4]
 800afc2:	f8cd b008 	str.w	fp, [sp, #8]
 800afc6:	464c      	mov	r4, r9
 800afc8:	461d      	mov	r5, r3
 800afca:	9903      	ldr	r1, [sp, #12]
 800afcc:	e7d7      	b.n	800af7e <__hexnan+0x2e>
 800afce:	2a29      	cmp	r2, #41	; 0x29
 800afd0:	d155      	bne.n	800b07e <__hexnan+0x12e>
 800afd2:	3102      	adds	r1, #2
 800afd4:	f8ca 1000 	str.w	r1, [sl]
 800afd8:	f1bb 0f00 	cmp.w	fp, #0
 800afdc:	d04f      	beq.n	800b07e <__hexnan+0x12e>
 800afde:	454c      	cmp	r4, r9
 800afe0:	d206      	bcs.n	800aff0 <__hexnan+0xa0>
 800afe2:	2d07      	cmp	r5, #7
 800afe4:	dc04      	bgt.n	800aff0 <__hexnan+0xa0>
 800afe6:	462a      	mov	r2, r5
 800afe8:	4649      	mov	r1, r9
 800afea:	4620      	mov	r0, r4
 800afec:	f7ff ff8a 	bl	800af04 <L_shift>
 800aff0:	4544      	cmp	r4, r8
 800aff2:	d934      	bls.n	800b05e <__hexnan+0x10e>
 800aff4:	f1a8 0204 	sub.w	r2, r8, #4
 800aff8:	4623      	mov	r3, r4
 800affa:	f853 1b04 	ldr.w	r1, [r3], #4
 800affe:	f842 1f04 	str.w	r1, [r2, #4]!
 800b002:	429f      	cmp	r7, r3
 800b004:	d2f9      	bcs.n	800affa <__hexnan+0xaa>
 800b006:	1b3b      	subs	r3, r7, r4
 800b008:	f023 0303 	bic.w	r3, r3, #3
 800b00c:	3304      	adds	r3, #4
 800b00e:	3e03      	subs	r6, #3
 800b010:	3401      	adds	r4, #1
 800b012:	42a6      	cmp	r6, r4
 800b014:	bf38      	it	cc
 800b016:	2304      	movcc	r3, #4
 800b018:	4443      	add	r3, r8
 800b01a:	2200      	movs	r2, #0
 800b01c:	f843 2b04 	str.w	r2, [r3], #4
 800b020:	429f      	cmp	r7, r3
 800b022:	d2fb      	bcs.n	800b01c <__hexnan+0xcc>
 800b024:	683b      	ldr	r3, [r7, #0]
 800b026:	b91b      	cbnz	r3, 800b030 <__hexnan+0xe0>
 800b028:	4547      	cmp	r7, r8
 800b02a:	d126      	bne.n	800b07a <__hexnan+0x12a>
 800b02c:	2301      	movs	r3, #1
 800b02e:	603b      	str	r3, [r7, #0]
 800b030:	2005      	movs	r0, #5
 800b032:	e025      	b.n	800b080 <__hexnan+0x130>
 800b034:	3501      	adds	r5, #1
 800b036:	2d08      	cmp	r5, #8
 800b038:	f10b 0b01 	add.w	fp, fp, #1
 800b03c:	dd06      	ble.n	800b04c <__hexnan+0xfc>
 800b03e:	4544      	cmp	r4, r8
 800b040:	d9c3      	bls.n	800afca <__hexnan+0x7a>
 800b042:	2300      	movs	r3, #0
 800b044:	f844 3c04 	str.w	r3, [r4, #-4]
 800b048:	2501      	movs	r5, #1
 800b04a:	3c04      	subs	r4, #4
 800b04c:	6822      	ldr	r2, [r4, #0]
 800b04e:	f000 000f 	and.w	r0, r0, #15
 800b052:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800b056:	6020      	str	r0, [r4, #0]
 800b058:	e7b7      	b.n	800afca <__hexnan+0x7a>
 800b05a:	2508      	movs	r5, #8
 800b05c:	e7b5      	b.n	800afca <__hexnan+0x7a>
 800b05e:	9b01      	ldr	r3, [sp, #4]
 800b060:	2b00      	cmp	r3, #0
 800b062:	d0df      	beq.n	800b024 <__hexnan+0xd4>
 800b064:	f1c3 0320 	rsb	r3, r3, #32
 800b068:	f04f 32ff 	mov.w	r2, #4294967295
 800b06c:	40da      	lsrs	r2, r3
 800b06e:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800b072:	4013      	ands	r3, r2
 800b074:	f846 3c04 	str.w	r3, [r6, #-4]
 800b078:	e7d4      	b.n	800b024 <__hexnan+0xd4>
 800b07a:	3f04      	subs	r7, #4
 800b07c:	e7d2      	b.n	800b024 <__hexnan+0xd4>
 800b07e:	2004      	movs	r0, #4
 800b080:	b007      	add	sp, #28
 800b082:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800b086 <__ascii_mbtowc>:
 800b086:	b082      	sub	sp, #8
 800b088:	b901      	cbnz	r1, 800b08c <__ascii_mbtowc+0x6>
 800b08a:	a901      	add	r1, sp, #4
 800b08c:	b142      	cbz	r2, 800b0a0 <__ascii_mbtowc+0x1a>
 800b08e:	b14b      	cbz	r3, 800b0a4 <__ascii_mbtowc+0x1e>
 800b090:	7813      	ldrb	r3, [r2, #0]
 800b092:	600b      	str	r3, [r1, #0]
 800b094:	7812      	ldrb	r2, [r2, #0]
 800b096:	1e10      	subs	r0, r2, #0
 800b098:	bf18      	it	ne
 800b09a:	2001      	movne	r0, #1
 800b09c:	b002      	add	sp, #8
 800b09e:	4770      	bx	lr
 800b0a0:	4610      	mov	r0, r2
 800b0a2:	e7fb      	b.n	800b09c <__ascii_mbtowc+0x16>
 800b0a4:	f06f 0001 	mvn.w	r0, #1
 800b0a8:	e7f8      	b.n	800b09c <__ascii_mbtowc+0x16>

0800b0aa <_realloc_r>:
 800b0aa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b0ae:	4680      	mov	r8, r0
 800b0b0:	4614      	mov	r4, r2
 800b0b2:	460e      	mov	r6, r1
 800b0b4:	b921      	cbnz	r1, 800b0c0 <_realloc_r+0x16>
 800b0b6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b0ba:	4611      	mov	r1, r2
 800b0bc:	f7fb bbbc 	b.w	8006838 <_malloc_r>
 800b0c0:	b92a      	cbnz	r2, 800b0ce <_realloc_r+0x24>
 800b0c2:	f7fd fcc7 	bl	8008a54 <_free_r>
 800b0c6:	4625      	mov	r5, r4
 800b0c8:	4628      	mov	r0, r5
 800b0ca:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b0ce:	f000 f842 	bl	800b156 <_malloc_usable_size_r>
 800b0d2:	4284      	cmp	r4, r0
 800b0d4:	4607      	mov	r7, r0
 800b0d6:	d802      	bhi.n	800b0de <_realloc_r+0x34>
 800b0d8:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800b0dc:	d812      	bhi.n	800b104 <_realloc_r+0x5a>
 800b0de:	4621      	mov	r1, r4
 800b0e0:	4640      	mov	r0, r8
 800b0e2:	f7fb fba9 	bl	8006838 <_malloc_r>
 800b0e6:	4605      	mov	r5, r0
 800b0e8:	2800      	cmp	r0, #0
 800b0ea:	d0ed      	beq.n	800b0c8 <_realloc_r+0x1e>
 800b0ec:	42bc      	cmp	r4, r7
 800b0ee:	4622      	mov	r2, r4
 800b0f0:	4631      	mov	r1, r6
 800b0f2:	bf28      	it	cs
 800b0f4:	463a      	movcs	r2, r7
 800b0f6:	f7ff fc25 	bl	800a944 <memcpy>
 800b0fa:	4631      	mov	r1, r6
 800b0fc:	4640      	mov	r0, r8
 800b0fe:	f7fd fca9 	bl	8008a54 <_free_r>
 800b102:	e7e1      	b.n	800b0c8 <_realloc_r+0x1e>
 800b104:	4635      	mov	r5, r6
 800b106:	e7df      	b.n	800b0c8 <_realloc_r+0x1e>

0800b108 <__ascii_wctomb>:
 800b108:	b149      	cbz	r1, 800b11e <__ascii_wctomb+0x16>
 800b10a:	2aff      	cmp	r2, #255	; 0xff
 800b10c:	bf85      	ittet	hi
 800b10e:	238a      	movhi	r3, #138	; 0x8a
 800b110:	6003      	strhi	r3, [r0, #0]
 800b112:	700a      	strbls	r2, [r1, #0]
 800b114:	f04f 30ff 	movhi.w	r0, #4294967295
 800b118:	bf98      	it	ls
 800b11a:	2001      	movls	r0, #1
 800b11c:	4770      	bx	lr
 800b11e:	4608      	mov	r0, r1
 800b120:	4770      	bx	lr
	...

0800b124 <fiprintf>:
 800b124:	b40e      	push	{r1, r2, r3}
 800b126:	b503      	push	{r0, r1, lr}
 800b128:	4601      	mov	r1, r0
 800b12a:	ab03      	add	r3, sp, #12
 800b12c:	4805      	ldr	r0, [pc, #20]	; (800b144 <fiprintf+0x20>)
 800b12e:	f853 2b04 	ldr.w	r2, [r3], #4
 800b132:	6800      	ldr	r0, [r0, #0]
 800b134:	9301      	str	r3, [sp, #4]
 800b136:	f7ff f99f 	bl	800a478 <_vfiprintf_r>
 800b13a:	b002      	add	sp, #8
 800b13c:	f85d eb04 	ldr.w	lr, [sp], #4
 800b140:	b003      	add	sp, #12
 800b142:	4770      	bx	lr
 800b144:	20000064 	.word	0x20000064

0800b148 <abort>:
 800b148:	b508      	push	{r3, lr}
 800b14a:	2006      	movs	r0, #6
 800b14c:	f000 f834 	bl	800b1b8 <raise>
 800b150:	2001      	movs	r0, #1
 800b152:	f7f7 fcb9 	bl	8002ac8 <_exit>

0800b156 <_malloc_usable_size_r>:
 800b156:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b15a:	1f18      	subs	r0, r3, #4
 800b15c:	2b00      	cmp	r3, #0
 800b15e:	bfbc      	itt	lt
 800b160:	580b      	ldrlt	r3, [r1, r0]
 800b162:	18c0      	addlt	r0, r0, r3
 800b164:	4770      	bx	lr

0800b166 <_raise_r>:
 800b166:	291f      	cmp	r1, #31
 800b168:	b538      	push	{r3, r4, r5, lr}
 800b16a:	4604      	mov	r4, r0
 800b16c:	460d      	mov	r5, r1
 800b16e:	d904      	bls.n	800b17a <_raise_r+0x14>
 800b170:	2316      	movs	r3, #22
 800b172:	6003      	str	r3, [r0, #0]
 800b174:	f04f 30ff 	mov.w	r0, #4294967295
 800b178:	bd38      	pop	{r3, r4, r5, pc}
 800b17a:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 800b17c:	b112      	cbz	r2, 800b184 <_raise_r+0x1e>
 800b17e:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800b182:	b94b      	cbnz	r3, 800b198 <_raise_r+0x32>
 800b184:	4620      	mov	r0, r4
 800b186:	f000 f831 	bl	800b1ec <_getpid_r>
 800b18a:	462a      	mov	r2, r5
 800b18c:	4601      	mov	r1, r0
 800b18e:	4620      	mov	r0, r4
 800b190:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b194:	f000 b818 	b.w	800b1c8 <_kill_r>
 800b198:	2b01      	cmp	r3, #1
 800b19a:	d00a      	beq.n	800b1b2 <_raise_r+0x4c>
 800b19c:	1c59      	adds	r1, r3, #1
 800b19e:	d103      	bne.n	800b1a8 <_raise_r+0x42>
 800b1a0:	2316      	movs	r3, #22
 800b1a2:	6003      	str	r3, [r0, #0]
 800b1a4:	2001      	movs	r0, #1
 800b1a6:	e7e7      	b.n	800b178 <_raise_r+0x12>
 800b1a8:	2400      	movs	r4, #0
 800b1aa:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800b1ae:	4628      	mov	r0, r5
 800b1b0:	4798      	blx	r3
 800b1b2:	2000      	movs	r0, #0
 800b1b4:	e7e0      	b.n	800b178 <_raise_r+0x12>
	...

0800b1b8 <raise>:
 800b1b8:	4b02      	ldr	r3, [pc, #8]	; (800b1c4 <raise+0xc>)
 800b1ba:	4601      	mov	r1, r0
 800b1bc:	6818      	ldr	r0, [r3, #0]
 800b1be:	f7ff bfd2 	b.w	800b166 <_raise_r>
 800b1c2:	bf00      	nop
 800b1c4:	20000064 	.word	0x20000064

0800b1c8 <_kill_r>:
 800b1c8:	b538      	push	{r3, r4, r5, lr}
 800b1ca:	4d07      	ldr	r5, [pc, #28]	; (800b1e8 <_kill_r+0x20>)
 800b1cc:	2300      	movs	r3, #0
 800b1ce:	4604      	mov	r4, r0
 800b1d0:	4608      	mov	r0, r1
 800b1d2:	4611      	mov	r1, r2
 800b1d4:	602b      	str	r3, [r5, #0]
 800b1d6:	f7f7 fc67 	bl	8002aa8 <_kill>
 800b1da:	1c43      	adds	r3, r0, #1
 800b1dc:	d102      	bne.n	800b1e4 <_kill_r+0x1c>
 800b1de:	682b      	ldr	r3, [r5, #0]
 800b1e0:	b103      	cbz	r3, 800b1e4 <_kill_r+0x1c>
 800b1e2:	6023      	str	r3, [r4, #0]
 800b1e4:	bd38      	pop	{r3, r4, r5, pc}
 800b1e6:	bf00      	nop
 800b1e8:	20000668 	.word	0x20000668

0800b1ec <_getpid_r>:
 800b1ec:	f7f7 bc54 	b.w	8002a98 <_getpid>

0800b1f0 <_init>:
 800b1f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b1f2:	bf00      	nop
 800b1f4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b1f6:	bc08      	pop	{r3}
 800b1f8:	469e      	mov	lr, r3
 800b1fa:	4770      	bx	lr

0800b1fc <_fini>:
 800b1fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b1fe:	bf00      	nop
 800b200:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b202:	bc08      	pop	{r3}
 800b204:	469e      	mov	lr, r3
 800b206:	4770      	bx	lr
