
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.018099                       # Number of seconds simulated
sim_ticks                                 18099184500                       # Number of ticks simulated
final_tick                                18235962500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  80407                       # Simulator instruction rate (inst/s)
host_op_rate                                   151236                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               52404742                       # Simulator tick rate (ticks/s)
host_mem_usage                                 794920                       # Number of bytes of host memory used
host_seconds                                   345.37                       # Real time elapsed on the host
sim_insts                                    27770408                       # Number of instructions simulated
sim_ops                                      52232821                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus.inst         6464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data       174464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             180928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst         6464                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          6464                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::switch_cpus.inst          101                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data         2726                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                2827                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst       357143                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data      9639329                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total               9996472                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst       357143                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           357143                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst       357143                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data      9639329                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total              9996472                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        2827                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      2827                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 180928                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  180928                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               148                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               160                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               146                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               189                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               256                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               259                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               257                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               256                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               263                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               217                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              128                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              135                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              128                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              128                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               97                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               60                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   18099097000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  2827                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    2784                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      38                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          217                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    821.677419                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   696.818191                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   329.499153                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127            7      3.23%      3.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           14      6.45%      9.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           12      5.53%     15.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           19      8.76%     23.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            4      1.84%     25.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            4      1.84%     27.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            3      1.38%     29.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            5      2.30%     31.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          149     68.66%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          217                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                     10511000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                63517250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   14135000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                      3718.08                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                22468.08                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        10.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     10.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.08                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.08                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     2601                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 92.01                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                    6402227.45                       # Average gap between requests
system.mem_ctrls.pageHitRate                    92.01                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                   952560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                   519750                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                12604800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy           1181893440                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            492863040                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy          10424967000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy            12113800590                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            669.437001                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE  17341908250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     604240000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     149370500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                   657720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                   358875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                 8938800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy           1181893440                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            467845740                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy          10446912000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy            12106606575                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            669.039442                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE  17379346750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     604240000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     112626750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.workload.num_syscalls                    4                       # Number of system calls
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.dcache.tags.replacements            220838                       # number of replacements
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            10064106                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            221350                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             45.466935                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data     0.653909                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::switch_cpus.data   511.346091                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.001277                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::switch_cpus.data     0.998723                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          155                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          357                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          20780450                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         20780450                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::switch_cpus.data      6556256                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         6556256                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data      3500185                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        3500185                       # number of WriteReq hits
system.cpu.dcache.demand_hits::switch_cpus.data     10056441                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         10056441                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data     10056441                       # number of overall hits
system.cpu.dcache.overall_hits::total        10056441                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data       215027                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        215027                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data         8338                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         8338                       # number of WriteReq misses
system.cpu.dcache.demand_misses::switch_cpus.data       223365                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         223365                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data       223365                       # number of overall misses
system.cpu.dcache.overall_misses::total        223365                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data   2781792750                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   2781792750                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data    276907750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    276907750                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data   3058700500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   3058700500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data   3058700500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   3058700500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data      6771283                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      6771283                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data      3508523                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      3508523                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data     10279806                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     10279806                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data     10279806                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     10279806                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.031756                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.031756                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.002376                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.002376                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.021729                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.021729                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.021729                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.021729                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 12936.946290                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 12936.946290                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 33210.332214                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 33210.332214                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 13693.732232                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 13693.732232                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 13693.732232                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 13693.732232                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs           23                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    11.500000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks       220838                       # number of writebacks
system.cpu.dcache.writebacks::total            220838                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data         2527                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         2527                       # number of ReadReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data         2527                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         2527                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data         2527                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         2527                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data       212500                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       212500                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data         8338                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         8338                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data       220838                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       220838                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data       220838                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       220838                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data   2445332250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2445332250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data    263140250                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    263140250                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data   2708472500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   2708472500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data   2708472500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   2708472500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.031383                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.031383                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.002376                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002376                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.021483                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.021483                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.021483                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.021483                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 11507.445882                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 11507.445882                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 31559.156872                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 31559.156872                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 12264.521957                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 12264.521957                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 12264.521957                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 12264.521957                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements                14                       # number of replacements
system.cpu.icache.tags.tagsinuse           176.017675                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             7082651                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               281                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          25205.163701                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   174.997127                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::switch_cpus.inst     1.020548                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.341791                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.001993                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.343785                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          267                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          104                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          163                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.521484                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          13867637                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         13867637                       # Number of data accesses
system.cpu.icache.ReadReq_hits::switch_cpus.inst      6933624                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         6933624                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst      6933624                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          6933624                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst      6933624                       # number of overall hits
system.cpu.icache.overall_hits::total         6933624                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst          142                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           142                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst          142                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            142                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst          142                       # number of overall misses
system.cpu.icache.overall_misses::total           142                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst      9824250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      9824250                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst      9824250                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      9824250                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst      9824250                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      9824250                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst      6933766                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      6933766                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst      6933766                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      6933766                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst      6933766                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      6933766                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.000020                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000020                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.000020                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000020                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.000020                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000020                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 69184.859155                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 69184.859155                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 69184.859155                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 69184.859155                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 69184.859155                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 69184.859155                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst           36                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           36                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst           36                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           36                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst           36                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           36                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst          106                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          106                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst          106                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          106                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst          106                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          106                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst      7764500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      7764500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst      7764500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      7764500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst      7764500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      7764500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.000015                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000015                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.000015                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000015                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.000015                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000015                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst        73250                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total        73250                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst        73250                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total        73250                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst        73250                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total        73250                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.l2.tags.replacements                         0                       # number of replacements
system.l2.tags.tagsinuse                  4494.397428                       # Cycle average of tags in use
system.l2.tags.total_refs                      429673                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      4177                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                    102.866411                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     4259.373904                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst               186                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data                48                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst     1.019230                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data     0.004294                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.259972                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.011353                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.002930                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.000062                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.274316                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4177                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          277                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         3216                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          382                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          302                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.254944                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   3545461                       # Number of tag accesses
system.l2.tags.data_accesses                  3545461                       # Number of data accesses
system.l2.ReadReq_hits::switch_cpus.inst            4                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus.data       212479                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  212483                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks           220838                       # number of Writeback hits
system.l2.Writeback_hits::total                220838                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus.data         5633                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  5633                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.inst             4                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data        218112                       # number of demand (read+write) hits
system.l2.demand_hits::total                   218116                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst            4                       # number of overall hits
system.l2.overall_hits::switch_cpus.data       218112                       # number of overall hits
system.l2.overall_hits::total                  218116                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst          102                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data           21                       # number of ReadReq misses
system.l2.ReadReq_misses::total                   123                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus.data         2705                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                2705                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst          102                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data         2726                       # number of demand (read+write) misses
system.l2.demand_misses::total                   2828                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst          102                       # number of overall misses
system.l2.overall_misses::switch_cpus.data         2726                       # number of overall misses
system.l2.overall_misses::total                  2828                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst      7617000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data      1630250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total         9247250                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data    195655750                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     195655750                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst      7617000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data    197286000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        204903000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst      7617000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data    197286000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       204903000                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst          106                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data       212500                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              212606                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks       220838                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total            220838                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data         8338                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              8338                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst          106                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data       220838                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               220944                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst          106                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data       220838                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              220944                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst     0.962264                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.000099                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.000579                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.324418                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.324418                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.962264                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.012344                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.012800                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.962264                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.012344                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.012800                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 74676.470588                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 77630.952381                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 75180.894309                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 72331.146026                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 72331.146026                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 74676.470588                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 72371.973588                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 72455.091938                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 74676.470588                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 72371.973588                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 72455.091938                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.ReadReq_mshr_misses::switch_cpus.inst          102                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data           21                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total              123                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data         2705                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           2705                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst          102                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data         2726                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              2828                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst          102                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data         2726                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             2828                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst      6355500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data      1368250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total      7723750                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data    161843250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    161843250                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst      6355500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data    163211500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    169567000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst      6355500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data    163211500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    169567000                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.962264                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.000099                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.000579                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.324418                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.324418                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.962264                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.012344                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.012800                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.962264                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.012344                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.012800                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 62308.823529                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 65154.761905                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 62794.715447                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 59831.146026                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 59831.146026                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 62308.823529                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 59872.157007                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 59960.042433                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 62308.823529                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 59872.157007                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 59960.042433                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                 122                       # Transaction distribution
system.membus.trans_dist::ReadResp                122                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2705                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2705                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         5654                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total         5654                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   5654                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       180928                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       180928                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  180928                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples              2827                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    2827    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                2827                       # Request fanout histogram
system.membus.reqLayer2.occupancy             2853500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           14895000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups         3600749                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted      3600749                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect        22883                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups      3578034                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits         3577251                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     99.978116                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS              97                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect           27                       # Number of incorrect RAS predictions.
system.switch_cpus.numCycles                 36198369                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles      6958184                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts               28290555                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches             3600749                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches      3577348                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles              29207032                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles           46491                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.MiscStallCycles           37                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles          440                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus.fetch.CacheLines           6933766                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes           505                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples     36188944                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.469324                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.520162                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         24288904     67.12%     67.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1          2280995      6.30%     73.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           887762      2.45%     75.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3          1626047      4.49%     80.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           868558      2.40%     82.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           905798      2.50%     85.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6          2981231      8.24%     93.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           449176      1.24%     94.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          1900473      5.25%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     36188944                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.099473                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                0.781542                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles          2199182                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles      27361470                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles            231331                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles       6373709                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles          23245                       # Number of cycles decode is squashing
system.switch_cpus.decode.DecodedInsts       52442083                       # Number of instructions handled by decode
system.switch_cpus.rename.SquashCycles          23245                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles          4232285                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles         7736820                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles           53                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles           4542128                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles      19654406                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts       52206276                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents            83                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents       19014090                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.SQFullEvents         552379                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.RenamedOperands     72809886                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups     117806578                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups     79437233                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups           66                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps      72526223                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps           283663                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts            6                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts            6                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts          35226574                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads     10218770                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      3509677                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads      6818995                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      3396331                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded           52106236                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded           38                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued          52042541                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued           45                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined        97626                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined       247852                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved           34                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples     36188944                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.438078                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.281325                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     10609116     29.32%     29.32% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1     10793405     29.83%     59.14% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      5571917     15.40%     74.54% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      7119092     19.67%     94.21% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      1840285      5.09%     99.30% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       172169      0.48%     99.77% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6        54743      0.15%     99.92% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7        28153      0.08%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8           64      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     36188944                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           20983     99.93%     99.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     99.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     99.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     99.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     99.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     99.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     99.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     99.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     99.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     99.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     99.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     99.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     99.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     99.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     99.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     99.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     99.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     99.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     99.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     99.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     99.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     99.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     99.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     99.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     99.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     99.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     99.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     99.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     99.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead             13      0.06%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite             2      0.01%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass        22966      0.04%      0.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      34963609     67.18%     67.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult      3375075      6.49%     73.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             7      0.00%     73.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd           14      0.00%     73.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     73.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     73.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     73.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     73.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     73.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     73.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     73.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     73.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     73.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     73.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     73.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     73.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     73.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     73.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     73.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     73.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     73.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     73.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     73.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     73.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     73.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     73.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     10172126     19.55%     93.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      3508744      6.74%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       52042541                       # Type of FU issued
system.switch_cpus.iq.rate                   1.437704                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt               20998                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.000403                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads    140295020                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes     52204146                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     52018317                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads           49                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes           80                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses           16                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses       52040548                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses              25                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads      3397890                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads        70854                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses           10                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation          327                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores         1154                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles          23245                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles         2599494                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles        217451                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts     52106274                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts        10965                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts      10218770                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts      3509677                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts            9                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents          80750                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents            27                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents          327                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect        22560                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect          414                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts        22974                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts      52038602                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts      10169190                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts         3939                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_refs             13677889                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches          3532174                       # Number of branches executed
system.switch_cpus.iew.exec_stores            3508699                       # Number of stores executed
system.switch_cpus.iew.exec_rate             1.437595                       # Inst execution rate
system.switch_cpus.iew.wb_sent               52018502                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count              52018333                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers          33408759                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers          45313653                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               1.437035                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.737278                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts        97636                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls            4                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts        22920                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples     36163583                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.438150                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.710182                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     19013433     52.58%     52.58% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      3388673      9.37%     61.95% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2        26729      0.07%     62.02% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3      6839585     18.91%     80.93% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      6731149     18.61%     99.55% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5         2947      0.01%     99.55% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6        67011      0.19%     99.74% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        46083      0.13%     99.87% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8        47973      0.13%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     36163583                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts     27670407                       # Number of instructions committed
system.switch_cpus.commit.committedOps       52008648                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs               13656439                       # Number of memory references committed
system.switch_cpus.commit.loads              10147916                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.branches            3531168                       # Number of branches committed
system.switch_cpus.commit.fp_insts                  8                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts          51985982                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls           40                       # Number of function calls committed.
system.switch_cpus.commit.op_class_0::No_OpClass        22661      0.04%      0.04% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     34954535     67.21%     67.25% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult      3375000      6.49%     73.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            7      0.00%     73.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            6      0.00%     73.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     73.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     73.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     73.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     73.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     73.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     73.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     73.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     73.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     73.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     73.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     73.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     73.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     73.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     73.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     73.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     73.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     73.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     73.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     73.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     73.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     73.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     73.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     73.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead     10147916     19.51%     93.25% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite      3508523      6.75%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     52008648                       # Class of committed instruction
system.switch_cpus.commit.bw_lim_events         47973                       # number cycles where commit BW limit reached
system.switch_cpus.rob.rob_reads             88221894                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           104237947                       # The number of ROB writes
system.switch_cpus.timesIdled                      86                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                    9425                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts            27670407                       # Number of Instructions Simulated
system.switch_cpus.committedOps              52008648                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.308198                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.308198                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       0.764410                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.764410                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads         79150005                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        48329633                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads                28                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes               14                       # number of floating regfile writes
system.switch_cpus.cc_regfile_reads          17570057                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         24208636                       # number of cc regfile writes
system.switch_cpus.misc_regfile_reads        20742450                       # number of misc regfile reads
system.tol2bus.trans_dist::ReadReq             212606                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp            212605                       # Transaction distribution
system.tol2bus.trans_dist::Writeback           220838                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             8338                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            8338                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          211                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       662514                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                662725                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side         6720                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     28267264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               28273984                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples           441782                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   3                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 441782    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             441782                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          441729000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            177000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         331889500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.8                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
