LIBRARY IEEE;
use IEEE.std_logic_1164.all;

Entity mux8_1 IS
PORT (

a,b,c,d,e,f,g,h:in std_logic_vector(3 downto 0);
sel :in std_logic_vector(2 downto 0);
s :out std_logic_vector(3 downto 0)
);

end mux8_1;
architecture arq_mux8_1 of mux8_1 is
begin

with sel select
	s <=
	a when "000",
	b when "001",
	c when "002",
	d when "003",
	e when "004",
	f when "005",
	g when "006",
	h when "007",
	"000" when OTHERS;

end arq_mux8_1;