$version Generated by VerilatedVcd $end
$date Fri Feb 14 11:24:25 2020
 $end
$timescale   1ns $end

 $scope module TOP $end
  $var wire  1 % clock $end
  $var wire 32 ( io_ins_in [31:0] $end
  $var wire 32 * io_ins_out [31:0] $end
  $var wire 32 ' io_pc_in [31:0] $end
  $var wire 32 ) io_pc_out [31:0] $end
  $var wire  1 & reset $end
  $scope module blankReg $end
   $var wire  1 % clock $end
   $var wire 32 ( io_ins_in [31:0] $end
   $var wire 32 * io_ins_out [31:0] $end
   $var wire 32 ' io_pc_in [31:0] $end
   $var wire 32 ) io_pc_out [31:0] $end
   $var wire 32 $ reg_ins [31:0] $end
   $var wire 32 # reg_pc [31:0] $end
   $var wire  1 & reset $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
b00000000000000000000000000000000 #
b00000000000000000000000000000000 $
0%
1&
b00000000000000000000000000000000 '
b00000000000000000000000000000000 (
b00000000000000000000000000000000 )
b00000000000000000000000000000000 *
#1
1%
#2
0%
#3
1%
#4
0%
#5
1%
#6
0%
#7
1%
#8
0%
#9
1%
#10
0%
0&
#11
1%
