CoreGen has not been configured with any user repositories.
CoreGen has been configured with the following Xilinx repositories:
 - 'C:\Xilinx\13.2\ISE_DS\ISE\coregen\' [reloaded]
INFO:sim - Generating component instance 'Imem' of
   'xilinx.com:ip:blk_mem_gen:6.1' from
   'C:\Xilinx\13.2\ISE_DS\ISE\coregen\ip\xilinx\primary\com\xilinx\ip\blk_mem_ge
   n_v6_1\component.xml'.
Resolving generics for 'Imem'...
Applying external generics to 'Imem'...
Delivering associated files for 'Imem'...
WARNING:sim - Can't find 'Verilog' synthesis view; using general synthesis view
Delivering EJava files for 'Imem'...
Generating implementation netlist for 'Imem'...
INFO:sim - Pre-processing HDL files for 'Imem'...
Running synthesis for 'Imem'
Writing VEO instantiation template for 'Imem'...
Writing Verilog behavioral simulation model for 'Imem'...
Delivered 2 files into directory C:/Users/Joao/Dropbox/UM/Embedded 2/AULA
pipeline pratica/Pipe_v4/ipcore_dir/tmp/_cg/Imem
Generating ASY schematic symbol...
Generating SYM schematic symbol for 'Imem'...
Generating metadata file...
Generating metadata file...
Generating ISE project...
Generating README file...
Generating FLIST file...
INFO:sim - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'Imem'.
