INFO: [XSIM 43-3496] Using init file passed via -initfile option "/opt/tool/xilinx/vivado2018_03/Vivado/2018.3/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /opt/tool/xilinx/vivado2018_03/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_cnna_top glbl -prj cnna.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile /opt/tool/xilinx/vivado2018_03/Vivado/2018.3/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s cnna -debug wave 
Multi-threading is on. Using 46 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/cqiu/work/prj/AIPrj/hlsProject/CNNAHLSPrj/CNNAHLSProject/HLS102CNNA190716a/ipcodeCNNA190716a/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/cqiu/work/prj/AIPrj/hlsProject/CNNAHLSPrj/CNNAHLSProject/HLS102CNNA190716a/ipcodeCNNA190716a/solution1/sim/verilog/AESL_axi_master_FOUT_DDR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_FOUT_DDR
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/cqiu/work/prj/AIPrj/hlsProject/CNNAHLSPrj/CNNAHLSProject/HLS102CNNA190716a/ipcodeCNNA190716a/solution1/sim/verilog/cnna_mul_mul_26s_15ns_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnna_mul_mul_26s_15ns_32_1_1_DSP48_1
INFO: [VRFC 10-311] analyzing module cnna_mul_mul_26s_15ns_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/cqiu/work/prj/AIPrj/hlsProject/CNNAHLSPrj/CNNAHLSProject/HLS102CNNA190716a/ipcodeCNNA190716a/solution1/sim/verilog/AESL_axi_slave_axilite.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_axilite
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/cqiu/work/prj/AIPrj/hlsProject/CNNAHLSPrj/CNNAHLSProject/HLS102CNNA190716a/ipcodeCNNA190716a/solution1/sim/verilog/cnna_mul_mul_10ns_16s_26_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnna_mul_mul_10ns_16s_26_1_1_DSP48_2
INFO: [VRFC 10-311] analyzing module cnna_mul_mul_10ns_16s_26_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/cqiu/work/prj/AIPrj/hlsProject/CNNAHLSPrj/CNNAHLSProject/HLS102CNNA190716a/ipcodeCNNA190716a/solution1/sim/verilog/loadImageFromDRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module loadImageFromDRAM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/cqiu/work/prj/AIPrj/hlsProject/CNNAHLSPrj/CNNAHLSProject/HLS102CNNA190716a/ipcodeCNNA190716a/solution1/sim/verilog/cnna_WEIGHTS_DDR_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnna_WEIGHTS_DDR_m_axi
INFO: [VRFC 10-311] analyzing module cnna_WEIGHTS_DDR_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module cnna_WEIGHTS_DDR_m_axi_fifo
INFO: [VRFC 10-311] analyzing module cnna_WEIGHTS_DDR_m_axi_buffer
INFO: [VRFC 10-311] analyzing module cnna_WEIGHTS_DDR_m_axi_decoder
INFO: [VRFC 10-311] analyzing module cnna_WEIGHTS_DDR_m_axi_throttl
INFO: [VRFC 10-311] analyzing module cnna_WEIGHTS_DDR_m_axi_read
INFO: [VRFC 10-311] analyzing module cnna_WEIGHTS_DDR_m_axi_write
INFO: [VRFC 10-2458] undeclared symbol data_valid, assumed default net type wire [/home/cqiu/work/prj/AIPrj/hlsProject/CNNAHLSPrj/CNNAHLSProject/HLS102CNNA190716a/ipcodeCNNA190716a/solution1/sim/verilog/cnna_WEIGHTS_DDR_m_axi.v:2241]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/cqiu/work/prj/AIPrj/hlsProject/CNNAHLSPrj/CNNAHLSProject/HLS102CNNA190716a/ipcodeCNNA190716a/solution1/sim/verilog/cnna.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnna
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/cqiu/work/prj/AIPrj/hlsProject/CNNAHLSPrj/CNNAHLSProject/HLS102CNNA190716a/ipcodeCNNA190716a/solution1/sim/verilog/loadBiasFromDRAM_wbufTmp_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module loadBiasFromDRAM_wbufTmp_V_ram
INFO: [VRFC 10-311] analyzing module loadBiasFromDRAM_wbufTmp_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/cqiu/work/prj/AIPrj/hlsProject/CNNAHLSPrj/CNNAHLSProject/HLS102CNNA190716a/ipcodeCNNA190716a/solution1/sim/verilog/AESL_axi_master_WEIGHTS_DDR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_WEIGHTS_DDR
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/cqiu/work/prj/AIPrj/hlsProject/CNNAHLSPrj/CNNAHLSProject/HLS102CNNA190716a/ipcodeCNNA190716a/solution1/sim/verilog/cnna_axilite_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnna_axilite_s_axi
INFO: [VRFC 10-311] analyzing module cnna_axilite_s_axi_ram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/cqiu/work/prj/AIPrj/hlsProject/CNNAHLSPrj/CNNAHLSProject/HLS102CNNA190716a/ipcodeCNNA190716a/solution1/sim/verilog/testAxiProcess.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testAxiProcess
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/cqiu/work/prj/AIPrj/hlsProject/CNNAHLSPrj/CNNAHLSProject/HLS102CNNA190716a/ipcodeCNNA190716a/solution1/sim/verilog/cnna_FIN_DDR_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnna_FIN_DDR_m_axi
INFO: [VRFC 10-311] analyzing module cnna_FIN_DDR_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module cnna_FIN_DDR_m_axi_fifo
INFO: [VRFC 10-311] analyzing module cnna_FIN_DDR_m_axi_buffer
INFO: [VRFC 10-311] analyzing module cnna_FIN_DDR_m_axi_decoder
INFO: [VRFC 10-311] analyzing module cnna_FIN_DDR_m_axi_throttl
INFO: [VRFC 10-311] analyzing module cnna_FIN_DDR_m_axi_read
INFO: [VRFC 10-311] analyzing module cnna_FIN_DDR_m_axi_write
INFO: [VRFC 10-2458] undeclared symbol data_valid, assumed default net type wire [/home/cqiu/work/prj/AIPrj/hlsProject/CNNAHLSPrj/CNNAHLSProject/HLS102CNNA190716a/ipcodeCNNA190716a/solution1/sim/verilog/cnna_FIN_DDR_m_axi.v:2241]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/cqiu/work/prj/AIPrj/hlsProject/CNNAHLSPrj/CNNAHLSProject/HLS102CNNA190716a/ipcodeCNNA190716a/solution1/sim/verilog/cnna_FOUT_DDR_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnna_FOUT_DDR_m_axi
INFO: [VRFC 10-311] analyzing module cnna_FOUT_DDR_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module cnna_FOUT_DDR_m_axi_fifo
INFO: [VRFC 10-311] analyzing module cnna_FOUT_DDR_m_axi_buffer
INFO: [VRFC 10-311] analyzing module cnna_FOUT_DDR_m_axi_decoder
INFO: [VRFC 10-311] analyzing module cnna_FOUT_DDR_m_axi_throttl
INFO: [VRFC 10-311] analyzing module cnna_FOUT_DDR_m_axi_read
INFO: [VRFC 10-311] analyzing module cnna_FOUT_DDR_m_axi_write
INFO: [VRFC 10-2458] undeclared symbol data_valid, assumed default net type wire [/home/cqiu/work/prj/AIPrj/hlsProject/CNNAHLSPrj/CNNAHLSProject/HLS102CNNA190716a/ipcodeCNNA190716a/solution1/sim/verilog/cnna_FOUT_DDR_m_axi.v:2241]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/cqiu/work/prj/AIPrj/hlsProject/CNNAHLSPrj/CNNAHLSProject/HLS102CNNA190716a/ipcodeCNNA190716a/solution1/sim/verilog/cnna_bbuf0_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnna_bbuf0_V_ram
INFO: [VRFC 10-311] analyzing module cnna_bbuf0_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/cqiu/work/prj/AIPrj/hlsProject/CNNAHLSPrj/CNNAHLSProject/HLS102CNNA190716a/ipcodeCNNA190716a/solution1/sim/verilog/loadBiasFromDRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module loadBiasFromDRAM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/cqiu/work/prj/AIPrj/hlsProject/CNNAHLSPrj/CNNAHLSProject/HLS102CNNA190716a/ipcodeCNNA190716a/solution1/sim/verilog/cnna_mul_mul_15ns_26s_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnna_mul_mul_15ns_26s_32_1_1_DSP48_0
INFO: [VRFC 10-311] analyzing module cnna_mul_mul_15ns_26s_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/cqiu/work/prj/AIPrj/hlsProject/CNNAHLSPrj/CNNAHLSProject/HLS102CNNA190716a/ipcodeCNNA190716a/solution1/sim/verilog/testAxiProcess_ibuf0_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testAxiProcess_ibuf0_V_ram
INFO: [VRFC 10-311] analyzing module testAxiProcess_ibuf0_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/cqiu/work/prj/AIPrj/hlsProject/CNNAHLSPrj/CNNAHLSProject/HLS102CNNA190716a/ipcodeCNNA190716a/solution1/sim/verilog/cnna.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_cnna_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/cqiu/work/prj/AIPrj/hlsProject/CNNAHLSPrj/CNNAHLSProject/HLS102CNNA190716a/ipcodeCNNA190716a/solution1/sim/verilog/AESL_axi_master_FIN_DDR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_FIN_DDR
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/cqiu/work/prj/AIPrj/hlsProject/CNNAHLSPrj/CNNAHLSProject/HLS102CNNA190716a/ipcodeCNNA190716a/solution1/sim/verilog/testUnLoadImage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testUnLoadImage
Starting static elaboration
WARNING: [VRFC 10-3645] port 'layer_name_address0' remains unconnected for this instance [/home/cqiu/work/prj/AIPrj/hlsProject/CNNAHLSPrj/CNNAHLSProject/HLS102CNNA190716a/ipcodeCNNA190716a/solution1/sim/verilog/cnna.v:725]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cnna_bbuf0_V_ram
Compiling module xil_defaultlib.cnna_bbuf0_V(DataWidth=128,Addre...
Compiling module xil_defaultlib.cnna_axilite_s_axi_ram(DEPTH=3)
Compiling module xil_defaultlib.cnna_axilite_s_axi
Compiling module xil_defaultlib.cnna_WEIGHTS_DDR_m_axi_throttl(D...
Compiling module xil_defaultlib.cnna_WEIGHTS_DDR_m_axi_reg_slice...
Compiling module xil_defaultlib.cnna_WEIGHTS_DDR_m_axi_fifo(DATA...
Compiling module xil_defaultlib.cnna_WEIGHTS_DDR_m_axi_buffer(DA...
Compiling module xil_defaultlib.cnna_WEIGHTS_DDR_m_axi_fifo(DEPT...
Compiling module xil_defaultlib.cnna_WEIGHTS_DDR_m_axi_fifo(DATA...
Compiling module xil_defaultlib.cnna_WEIGHTS_DDR_m_axi_fifo(DATA...
Compiling module xil_defaultlib.cnna_WEIGHTS_DDR_m_axi_write(NUM...
Compiling module xil_defaultlib.cnna_WEIGHTS_DDR_m_axi_buffer(DA...
Compiling module xil_defaultlib.cnna_WEIGHTS_DDR_m_axi_reg_slice...
Compiling module xil_defaultlib.cnna_WEIGHTS_DDR_m_axi_read(NUM_...
Compiling module xil_defaultlib.cnna_WEIGHTS_DDR_m_axi(NUM_READ_...
Compiling module xil_defaultlib.cnna_FIN_DDR_m_axi_throttl(DATA_...
Compiling module xil_defaultlib.cnna_FIN_DDR_m_axi_reg_slice(N=6...
Compiling module xil_defaultlib.cnna_FIN_DDR_m_axi_fifo(DATA_BIT...
Compiling module xil_defaultlib.cnna_FIN_DDR_m_axi_buffer(DATA_W...
Compiling module xil_defaultlib.cnna_FIN_DDR_m_axi_fifo(DEPTH=5,...
Compiling module xil_defaultlib.cnna_FIN_DDR_m_axi_fifo(DATA_BIT...
Compiling module xil_defaultlib.cnna_FIN_DDR_m_axi_fifo(DATA_BIT...
Compiling module xil_defaultlib.cnna_FIN_DDR_m_axi_write(NUM_WRI...
Compiling module xil_defaultlib.cnna_FIN_DDR_m_axi_buffer(DATA_W...
Compiling module xil_defaultlib.cnna_FIN_DDR_m_axi_reg_slice(N=1...
Compiling module xil_defaultlib.cnna_FIN_DDR_m_axi_read(NUM_READ...
Compiling module xil_defaultlib.cnna_FIN_DDR_m_axi(NUM_READ_OUTS...
Compiling module xil_defaultlib.cnna_FOUT_DDR_m_axi_throttl(DATA...
Compiling module xil_defaultlib.cnna_FOUT_DDR_m_axi_reg_slice(N=...
Compiling module xil_defaultlib.cnna_FOUT_DDR_m_axi_fifo(DATA_BI...
Compiling module xil_defaultlib.cnna_FOUT_DDR_m_axi_buffer(DATA_...
Compiling module xil_defaultlib.cnna_FOUT_DDR_m_axi_fifo(DEPTH=5...
Compiling module xil_defaultlib.cnna_FOUT_DDR_m_axi_fifo(DATA_BI...
Compiling module xil_defaultlib.cnna_FOUT_DDR_m_axi_fifo(DATA_BI...
Compiling module xil_defaultlib.cnna_FOUT_DDR_m_axi_write(NUM_WR...
Compiling module xil_defaultlib.cnna_FOUT_DDR_m_axi_buffer(DATA_...
Compiling module xil_defaultlib.cnna_FOUT_DDR_m_axi_reg_slice(N=...
Compiling module xil_defaultlib.cnna_FOUT_DDR_m_axi_read(NUM_REA...
Compiling module xil_defaultlib.cnna_FOUT_DDR_m_axi(NUM_READ_OUT...
Compiling module xil_defaultlib.testAxiProcess_ibuf0_V_ram
Compiling module xil_defaultlib.testAxiProcess_ibuf0_V(DataWidth...
Compiling module xil_defaultlib.cnna_mul_mul_15ns_26s_32_1_1_DSP...
Compiling module xil_defaultlib.cnna_mul_mul_15ns_26s_32_1_1(ID=...
Compiling module xil_defaultlib.loadImageFromDRAM
Compiling module xil_defaultlib.cnna_mul_mul_26s_15ns_32_1_1_DSP...
Compiling module xil_defaultlib.cnna_mul_mul_26s_15ns_32_1_1(ID=...
Compiling module xil_defaultlib.testUnLoadImage
Compiling module xil_defaultlib.cnna_mul_mul_10ns_16s_26_1_1_DSP...
Compiling module xil_defaultlib.cnna_mul_mul_10ns_16s_26_1_1(ID=...
Compiling module xil_defaultlib.testAxiProcess
Compiling module xil_defaultlib.loadBiasFromDRAM_wbufTmp_V_ram
Compiling module xil_defaultlib.loadBiasFromDRAM_wbufTmp_V(DataW...
Compiling module xil_defaultlib.loadBiasFromDRAM
Compiling module xil_defaultlib.cnna
Compiling module xil_defaultlib.AESL_axi_master_WEIGHTS_DDR
Compiling module xil_defaultlib.AESL_axi_master_FIN_DDR
Compiling module xil_defaultlib.AESL_axi_master_FOUT_DDR
Compiling module xil_defaultlib.AESL_axi_slave_axilite
Compiling module xil_defaultlib.apatb_cnna_top
Compiling module work.glbl
Built simulation snapshot cnna
