{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1509292399654 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1509292399659 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 29 13:53:19 2017 " "Processing started: Sun Oct 29 13:53:19 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1509292399659 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509292399659 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off exercise12 -c exercise12 " "Command: quartus_map --read_settings_files=on --write_settings_files=off exercise12 -c exercise12" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509292399660 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1509292399869 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1509292399869 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "exercise12.sv(57) " "Verilog HDL warning at exercise12.sv(57): extended using \"x\" or \"z\"" {  } { { "exercise12.sv" "" { Text "/home/roni/Documents/UFU/AOC2/Livro/Pronto/Capitulo5/exercises/exercise12/exercise12.sv" 57 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1509292412894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exercise12.sv 1 1 " "Found 1 design units, including 1 entities, in source file exercise12.sv" { { "Info" "ISGN_ENTITY_NAME" "1 exercise12 " "Found entity 1: exercise12" {  } { { "exercise12.sv" "" { Text "/home/roni/Documents/UFU/AOC2/Livro/Pronto/Capitulo5/exercises/exercise12/exercise12.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509292412896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509292412896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu32.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu32.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu32 " "Found entity 1: alu32" {  } { { "alu32.sv" "" { Text "/home/roni/Documents/UFU/AOC2/Livro/Pronto/Capitulo5/exercises/exercise12/alu32.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509292412897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509292412897 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "exercise12 " "Elaborating entity \"exercise12\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1509292412949 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "25 0 10000 exercise12.sv(34) " "Verilog HDL warning at exercise12.sv(34): number of words (25) in memory file does not match the number of elements in the address range \[0:10000\]" {  } { { "exercise12.sv" "" { Text "/home/roni/Documents/UFU/AOC2/Livro/Pronto/Capitulo5/exercises/exercise12/exercise12.sv" 34 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1509292413229 "|exercise12"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "104 101 test_alu32.tv(1) " "Verilog HDL assignment warning at test_alu32.tv(1): truncated value with size 104 to match size of target (101)" {  } { { "test_alu32.tv" "" { Text "/home/roni/Documents/UFU/AOC2/Livro/Pronto/Capitulo5/exercises/exercise12/test_alu32.tv" 1 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1509292413229 "|exercise12"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "104 101 test_alu32.tv(2) " "Verilog HDL assignment warning at test_alu32.tv(2): truncated value with size 104 to match size of target (101)" {  } { { "test_alu32.tv" "" { Text "/home/roni/Documents/UFU/AOC2/Livro/Pronto/Capitulo5/exercises/exercise12/test_alu32.tv" 2 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1509292413229 "|exercise12"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "104 101 test_alu32.tv(3) " "Verilog HDL assignment warning at test_alu32.tv(3): truncated value with size 104 to match size of target (101)" {  } { { "test_alu32.tv" "" { Text "/home/roni/Documents/UFU/AOC2/Livro/Pronto/Capitulo5/exercises/exercise12/test_alu32.tv" 3 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1509292413229 "|exercise12"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "104 101 test_alu32.tv(4) " "Verilog HDL assignment warning at test_alu32.tv(4): truncated value with size 104 to match size of target (101)" {  } { { "test_alu32.tv" "" { Text "/home/roni/Documents/UFU/AOC2/Livro/Pronto/Capitulo5/exercises/exercise12/test_alu32.tv" 4 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1509292413229 "|exercise12"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "104 101 test_alu32.tv(5) " "Verilog HDL assignment warning at test_alu32.tv(5): truncated value with size 104 to match size of target (101)" {  } { { "test_alu32.tv" "" { Text "/home/roni/Documents/UFU/AOC2/Livro/Pronto/Capitulo5/exercises/exercise12/test_alu32.tv" 5 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1509292413229 "|exercise12"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "104 101 test_alu32.tv(6) " "Verilog HDL assignment warning at test_alu32.tv(6): truncated value with size 104 to match size of target (101)" {  } { { "test_alu32.tv" "" { Text "/home/roni/Documents/UFU/AOC2/Livro/Pronto/Capitulo5/exercises/exercise12/test_alu32.tv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1509292413229 "|exercise12"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "104 101 test_alu32.tv(7) " "Verilog HDL assignment warning at test_alu32.tv(7): truncated value with size 104 to match size of target (101)" {  } { { "test_alu32.tv" "" { Text "/home/roni/Documents/UFU/AOC2/Livro/Pronto/Capitulo5/exercises/exercise12/test_alu32.tv" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1509292413229 "|exercise12"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "104 101 test_alu32.tv(8) " "Verilog HDL assignment warning at test_alu32.tv(8): truncated value with size 104 to match size of target (101)" {  } { { "test_alu32.tv" "" { Text "/home/roni/Documents/UFU/AOC2/Livro/Pronto/Capitulo5/exercises/exercise12/test_alu32.tv" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1509292413229 "|exercise12"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "104 101 test_alu32.tv(9) " "Verilog HDL assignment warning at test_alu32.tv(9): truncated value with size 104 to match size of target (101)" {  } { { "test_alu32.tv" "" { Text "/home/roni/Documents/UFU/AOC2/Livro/Pronto/Capitulo5/exercises/exercise12/test_alu32.tv" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1509292413229 "|exercise12"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "104 101 test_alu32.tv(10) " "Verilog HDL assignment warning at test_alu32.tv(10): truncated value with size 104 to match size of target (101)" {  } { { "test_alu32.tv" "" { Text "/home/roni/Documents/UFU/AOC2/Livro/Pronto/Capitulo5/exercises/exercise12/test_alu32.tv" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1509292413229 "|exercise12"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "104 101 test_alu32.tv(11) " "Verilog HDL assignment warning at test_alu32.tv(11): truncated value with size 104 to match size of target (101)" {  } { { "test_alu32.tv" "" { Text "/home/roni/Documents/UFU/AOC2/Livro/Pronto/Capitulo5/exercises/exercise12/test_alu32.tv" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1509292413229 "|exercise12"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "104 101 test_alu32.tv(12) " "Verilog HDL assignment warning at test_alu32.tv(12): truncated value with size 104 to match size of target (101)" {  } { { "test_alu32.tv" "" { Text "/home/roni/Documents/UFU/AOC2/Livro/Pronto/Capitulo5/exercises/exercise12/test_alu32.tv" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1509292413229 "|exercise12"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "104 101 test_alu32.tv(13) " "Verilog HDL assignment warning at test_alu32.tv(13): truncated value with size 104 to match size of target (101)" {  } { { "test_alu32.tv" "" { Text "/home/roni/Documents/UFU/AOC2/Livro/Pronto/Capitulo5/exercises/exercise12/test_alu32.tv" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1509292413229 "|exercise12"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "104 101 test_alu32.tv(14) " "Verilog HDL assignment warning at test_alu32.tv(14): truncated value with size 104 to match size of target (101)" {  } { { "test_alu32.tv" "" { Text "/home/roni/Documents/UFU/AOC2/Livro/Pronto/Capitulo5/exercises/exercise12/test_alu32.tv" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1509292413229 "|exercise12"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "104 101 test_alu32.tv(15) " "Verilog HDL assignment warning at test_alu32.tv(15): truncated value with size 104 to match size of target (101)" {  } { { "test_alu32.tv" "" { Text "/home/roni/Documents/UFU/AOC2/Livro/Pronto/Capitulo5/exercises/exercise12/test_alu32.tv" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1509292413229 "|exercise12"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "104 101 test_alu32.tv(16) " "Verilog HDL assignment warning at test_alu32.tv(16): truncated value with size 104 to match size of target (101)" {  } { { "test_alu32.tv" "" { Text "/home/roni/Documents/UFU/AOC2/Livro/Pronto/Capitulo5/exercises/exercise12/test_alu32.tv" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1509292413230 "|exercise12"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "104 101 test_alu32.tv(17) " "Verilog HDL assignment warning at test_alu32.tv(17): truncated value with size 104 to match size of target (101)" {  } { { "test_alu32.tv" "" { Text "/home/roni/Documents/UFU/AOC2/Livro/Pronto/Capitulo5/exercises/exercise12/test_alu32.tv" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1509292413230 "|exercise12"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "104 101 test_alu32.tv(18) " "Verilog HDL assignment warning at test_alu32.tv(18): truncated value with size 104 to match size of target (101)" {  } { { "test_alu32.tv" "" { Text "/home/roni/Documents/UFU/AOC2/Livro/Pronto/Capitulo5/exercises/exercise12/test_alu32.tv" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1509292413230 "|exercise12"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "104 101 test_alu32.tv(19) " "Verilog HDL assignment warning at test_alu32.tv(19): truncated value with size 104 to match size of target (101)" {  } { { "test_alu32.tv" "" { Text "/home/roni/Documents/UFU/AOC2/Livro/Pronto/Capitulo5/exercises/exercise12/test_alu32.tv" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1509292413230 "|exercise12"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "104 101 test_alu32.tv(20) " "Verilog HDL assignment warning at test_alu32.tv(20): truncated value with size 104 to match size of target (101)" {  } { { "test_alu32.tv" "" { Text "/home/roni/Documents/UFU/AOC2/Livro/Pronto/Capitulo5/exercises/exercise12/test_alu32.tv" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1509292413230 "|exercise12"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "104 101 test_alu32.tv(21) " "Verilog HDL assignment warning at test_alu32.tv(21): truncated value with size 104 to match size of target (101)" {  } { { "test_alu32.tv" "" { Text "/home/roni/Documents/UFU/AOC2/Livro/Pronto/Capitulo5/exercises/exercise12/test_alu32.tv" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1509292413230 "|exercise12"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "104 101 test_alu32.tv(22) " "Verilog HDL assignment warning at test_alu32.tv(22): truncated value with size 104 to match size of target (101)" {  } { { "test_alu32.tv" "" { Text "/home/roni/Documents/UFU/AOC2/Livro/Pronto/Capitulo5/exercises/exercise12/test_alu32.tv" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1509292413230 "|exercise12"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "104 101 test_alu32.tv(23) " "Verilog HDL assignment warning at test_alu32.tv(23): truncated value with size 104 to match size of target (101)" {  } { { "test_alu32.tv" "" { Text "/home/roni/Documents/UFU/AOC2/Livro/Pronto/Capitulo5/exercises/exercise12/test_alu32.tv" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1509292413230 "|exercise12"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "104 101 test_alu32.tv(24) " "Verilog HDL assignment warning at test_alu32.tv(24): truncated value with size 104 to match size of target (101)" {  } { { "test_alu32.tv" "" { Text "/home/roni/Documents/UFU/AOC2/Livro/Pronto/Capitulo5/exercises/exercise12/test_alu32.tv" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1509292413230 "|exercise12"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "104 101 test_alu32.tv(25) " "Verilog HDL assignment warning at test_alu32.tv(25): truncated value with size 104 to match size of target (101)" {  } { { "test_alu32.tv" "" { Text "/home/roni/Documents/UFU/AOC2/Livro/Pronto/Capitulo5/exercises/exercise12/test_alu32.tv" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1509292413230 "|exercise12"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "testvectors.data_a 0 exercise12.sv(17) " "Net \"testvectors.data_a\" at exercise12.sv(17) has no driver or initial value, using a default initial value '0'" {  } { { "exercise12.sv" "" { Text "/home/roni/Documents/UFU/AOC2/Livro/Pronto/Capitulo5/exercises/exercise12/exercise12.sv" 17 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1509292434484 "|exercise12"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "testvectors.waddr_a 0 exercise12.sv(17) " "Net \"testvectors.waddr_a\" at exercise12.sv(17) has no driver or initial value, using a default initial value '0'" {  } { { "exercise12.sv" "" { Text "/home/roni/Documents/UFU/AOC2/Livro/Pronto/Capitulo5/exercises/exercise12/exercise12.sv" 17 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1509292434484 "|exercise12"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "testvectors.we_a 0 exercise12.sv(17) " "Net \"testvectors.we_a\" at exercise12.sv(17) has no driver or initial value, using a default initial value '0'" {  } { { "exercise12.sv" "" { Text "/home/roni/Documents/UFU/AOC2/Livro/Pronto/Capitulo5/exercises/exercise12/exercise12.sv" 17 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1509292434487 "|exercise12"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu32 alu32:uut " "Elaborating entity \"alu32\" for hierarchy \"alu32:uut\"" {  } { { "exercise12.sv" "uut" { Text "/home/roni/Documents/UFU/AOC2/Livro/Pronto/Capitulo5/exercises/exercise12/exercise12.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509292434576 ""}
{ "Error" "ESGN_EMPTY_TOP_PARTITION" "" "Can't synthesize current design -- Top partition does not contain any logic" {  } {  } 0 12061 "Can't synthesize current design -- Top partition does not contain any logic" 0 0 "Analysis & Synthesis" 0 -1 1509292434940 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  30 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 30 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "1151 " "Peak virtual memory: 1151 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1509292434982 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Oct 29 13:53:54 2017 " "Processing ended: Sun Oct 29 13:53:54 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1509292434982 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:35 " "Elapsed time: 00:00:35" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1509292434982 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:56 " "Total CPU time (on all processors): 00:00:56" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1509292434982 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1509292434982 ""}
