

Microchip MPLAB XC8 Assembler V2.36 build 20220127204148 
                                                                                               Tue Nov 22 11:41:10 2022

Microchip MPLAB XC8 C Compiler v2.36 (Free license) build 20220127204148 Og1 
     1                           	processor	18F47K42
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     6                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	text0,global,reloc=2,class=CODE,delta=1
     8                           	psect	text1,global,reloc=2,class=CODE,delta=1
     9                           	psect	text2,global,reloc=2,class=CODE,delta=1
    10                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
    11                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    12                           	psect	idloc,global,abs,ovrld,class=IDLOC,space=5,delta=1,noexec
    13                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    14  0000                     
    15                           ; Generated 06/04/2022 GMT
    16                           ; 
    17                           ; Copyright Â© 2022, Microchip Technology Inc. and its subsidiaries ("Microchip")
    18                           ; All rights reserved.
    19                           ; 
    20                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    21                           ; 
    22                           ; Redistribution and use in source and binary forms, with or without modification, are
    23                           ; permitted provided that the following conditions are met:
    24                           ; 
    25                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    26                           ;        conditions and the following disclaimer.
    27                           ; 
    28                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    29                           ;        of conditions and the following disclaimer in the documentation and/or other
    30                           ;        materials provided with the distribution. Publication is not required when
    31                           ;        this file is used in an embedded application.
    32                           ; 
    33                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    34                           ;        software without specific prior written permission.
    35                           ; 
    36                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    37                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    38                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    39                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    40                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    41                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    42                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    43                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    44                           ; 
    45                           ; 
    46                           ; Code-generator required, PIC18F47K42 Definitions
    47                           ; 
    48                           ; SFR Addresses
    49  0000                     _LATDbits	set	16317
    50  0000                     _PIR3bits	set	14755
    51  0000                     _ANSELB	set	14928
    52  0000                     _WPUB	set	14929
    53  0000                     _ANSELC	set	14944
    54  0000                     _TRISC	set	16324
    55  0000                     _TRISD	set	16325
    56  0000                     _ANSELD	set	14960
    57  0000                     _LATC	set	16316
    58  0000                     _TRISB	set	16323
    59  0000                     _LATD	set	16317
    60  0000                     _TMR0L	set	16310
    61  0000                     _TMR0H	set	16311
    62  0000                     _T0CON0bits	set	16312
    63  0000                     _LATB	set	16315
    64  0000                     _T0CON1bits	set	16313
    65                           
    66                           ; #config settings
    67                           
    68                           	psect	cinit
    69  01FF60                     __pcinit:
    70                           	callstack 0
    71  01FF60                     start_initialization:
    72                           	callstack 0
    73  01FF60                     __initialization:
    74                           	callstack 0
    75  01FF60                     end_of_initialization:
    76                           	callstack 0
    77  01FF60                     __end_of__initialization:
    78                           	callstack 0
    79  01FF60  0100               	movlb	0
    80  01FF62  EFD8  F0FF         	goto	_main	;jump to C main() function
    81                           
    82                           	psect	cstackCOMRAM
    83  000001                     __pcstackCOMRAM:
    84                           	callstack 0
    85  000001                     ??_main:
    86                           
    87                           ; 1 bytes @ 0x0
    88  000001                     	ds	1
    89                           
    90 ;;
    91 ;;Main: autosize = 0, tempsize = 1, incstack = 0, save=0
    92 ;;
    93 ;; *************** function _main *****************
    94 ;; Defined at:
    95 ;;		line 88 in file "timer0.c"
    96 ;; Parameters:    Size  Location     Type
    97 ;;		None
    98 ;; Auto vars:     Size  Location     Type
    99 ;;		None
   100 ;; Return value:  Size  Location     Type
   101 ;;                  1    wreg      void 
   102 ;; Registers used:
   103 ;;		wreg, status,2, status,0, cstack
   104 ;; Tracked objects:
   105 ;;		On entry : 0/0
   106 ;;		On exit  : 0/0
   107 ;;		Unchanged: 0/0
   108 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK1
      +1  BANK12  BANK13  BANK14  BANK15  BANK16  BANK17  BANK18  BANK19  BANK20  BANK21  BANK22  BANK23  BANK24  BANK25  BANK2
      +6  BANK27  BANK28  BANK29  BANK30  BANK31
   109 ;;      Params:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   110 ;;      Locals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   111 ;;      Temps:          1       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   112 ;;      Totals:         1       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   113 ;;Total ram usage:        1 bytes
   114 ;; Hardware stack levels required when called: 1
   115 ;; This function calls:
   116 ;;		_InitPorts
   117 ;;		_InitTimer0
   118 ;; This function is called by:
   119 ;;		Startup code after reset
   120 ;; This function uses a non-reentrant model
   121 ;;
   122                           
   123                           	psect	text0
   124  01FFB0                     __ptext0:
   125                           	callstack 0
   126  01FFB0                     _main:
   127                           	callstack 30
   128  01FFB0                     
   129                           ;timer0.c: 90:     InitPorts();
   130  01FFB0  ECC3  F0FF         	call	_InitPorts	;wreg free
   131                           
   132                           ;timer0.c: 91:     InitTimer0();
   133  01FFB4  ECB3  F0FF         	call	_InitTimer0	;wreg free
   134  01FFB8                     l739:
   135                           
   136                           ;timer0.c: 96:         if(PIR3bits.TMR0IF) {
   137  01FFB8  0139               	movlb	57	; () banked
   138  01FFBA  AFA3               	btfss	163,7,b	;volatile
   139  01FFBC  EFE2  F0FF         	goto	u11
   140  01FFC0  EFE4  F0FF         	goto	u10
   141  01FFC4                     u11:
   142  01FFC4  EFDC  F0FF         	goto	l739
   143  01FFC8                     u10:
   144  01FFC8                     
   145                           ; BSR set to: 57
   146                           ;timer0.c: 98:             TMR0H = 0x8A;
   147  01FFC8  0E8A               	movlw	138
   148  01FFCA  6EB7               	movwf	183,c	;volatile
   149                           
   150                           ;timer0.c: 99:             TMR0L = 0xD0;
   151  01FFCC  0ED0               	movlw	208
   152  01FFCE  6EB6               	movwf	182,c	;volatile
   153  01FFD0                     
   154                           ; BSR set to: 57
   155                           ;timer0.c: 101:              LATC = ~LATC;
   156  01FFD0  1EBC               	comf	188,f,c	;volatile
   157  01FFD2                     
   158                           ; BSR set to: 57
   159                           ;timer0.c: 103:              LATDbits.LATD0 = ~LATDbits.LATD0;
   160  01FFD2  B0BD               	btfsc	189,0,c	;volatile
   161  01FFD4  EFEE  F0FF         	goto	u21
   162  01FFD8  EFF1  F0FF         	goto	u20
   163  01FFDC                     u21:
   164  01FFDC  0E01               	movlw	1
   165  01FFDE  EFF2  F0FF         	goto	u26
   166  01FFE2                     u20:
   167  01FFE2  0E00               	movlw	0
   168  01FFE4                     u26:
   169  01FFE4  0AFF               	xorlw	255
   170  01FFE6  6E01               	movwf	??_main^0,c
   171  01FFE8  50BD               	movf	189,w,c	;volatile
   172  01FFEA  1801               	xorwf	??_main^0,w,c
   173  01FFEC  0BFE               	andlw	-2
   174  01FFEE  1801               	xorwf	??_main^0,w,c
   175  01FFF0  6EBD               	movwf	189,c	;volatile
   176  01FFF2                     
   177                           ; BSR set to: 57
   178                           ;timer0.c: 104:        PIR3bits.TMR0IF = 0;
   179  01FFF2  9FA3               	bcf	163,7,b	;volatile
   180  01FFF4  EFDC  F0FF         	goto	l739
   181  01FFF8  EFFE  F0FF         	goto	start
   182  01FFFC                     __end_of_main:
   183                           	callstack 0
   184                           
   185 ;; *************** function _InitTimer0 *****************
   186 ;; Defined at:
   187 ;;		line 73 in file "timer0.c"
   188 ;; Parameters:    Size  Location     Type
   189 ;;		None
   190 ;; Auto vars:     Size  Location     Type
   191 ;;		None
   192 ;; Return value:  Size  Location     Type
   193 ;;                  1    wreg      void 
   194 ;; Registers used:
   195 ;;		wreg, status,2
   196 ;; Tracked objects:
   197 ;;		On entry : 0/0
   198 ;;		On exit  : 0/0
   199 ;;		Unchanged: 0/0
   200 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK1
      +1  BANK12  BANK13  BANK14  BANK15  BANK16  BANK17  BANK18  BANK19  BANK20  BANK21  BANK22  BANK23  BANK24  BANK25  BANK2
      +6  BANK27  BANK28  BANK29  BANK30  BANK31
   201 ;;      Params:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   202 ;;      Locals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   203 ;;      Temps:          0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   204 ;;      Totals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   205 ;;Total ram usage:        0 bytes
   206 ;; Hardware stack levels used: 1
   207 ;; This function calls:
   208 ;;		Nothing
   209 ;; This function is called by:
   210 ;;		_main
   211 ;; This function uses a non-reentrant model
   212 ;;
   213                           
   214                           	psect	text1
   215  01FF66                     __ptext1:
   216                           	callstack 0
   217  01FF66                     _InitTimer0:
   218                           	callstack 30
   219  01FF66                     
   220                           ;timer0.c: 75:     T0CON0bits.MD16 = 1;
   221  01FF66  88B8               	bsf	184,4,c	;volatile
   222  01FF68                     
   223                           ;timer0.c: 76:     T0CON0bits.OUTPS = 0b0000;
   224  01FF68  0EF0               	movlw	-16
   225  01FF6A  16B8               	andwf	184,f,c	;volatile
   226                           
   227                           ;timer0.c: 78:     T0CON1bits.CS = 0b010;
   228  01FF6C  50B9               	movf	185,w,c	;volatile
   229  01FF6E  0B1F               	andlw	-225
   230  01FF70  0940               	iorlw	64
   231  01FF72  6EB9               	movwf	185,c	;volatile
   232  01FF74                     
   233                           ;timer0.c: 79:     T0CON1bits.ASYNC = 1;
   234  01FF74  88B9               	bsf	185,4,c	;volatile
   235                           
   236                           ;timer0.c: 80:     T0CON1bits.CKPS = 0b0110;
   237  01FF76  50B9               	movf	185,w,c	;volatile
   238  01FF78  0BF0               	andlw	-16
   239  01FF7A  0906               	iorlw	6
   240  01FF7C  6EB9               	movwf	185,c	;volatile
   241  01FF7E                     
   242                           ;timer0.c: 82:     PIR3bits.TMR0IF = 0;
   243  01FF7E  0139               	movlb	57	; () banked
   244  01FF80  9FA3               	bcf	163,7,b	;volatile
   245  01FF82                     
   246                           ; BSR set to: 57
   247                           ;timer0.c: 84:     T0CON0bits.EN = 1;
   248  01FF82  8EB8               	bsf	184,7,c	;volatile
   249  01FF84                     
   250                           ; BSR set to: 57
   251  01FF84  0012               	return		;funcret
   252  01FF86                     __end_of_InitTimer0:
   253                           	callstack 0
   254                           
   255 ;; *************** function _InitPorts *****************
   256 ;; Defined at:
   257 ;;		line 57 in file "timer0.c"
   258 ;; Parameters:    Size  Location     Type
   259 ;;		None
   260 ;; Auto vars:     Size  Location     Type
   261 ;;		None
   262 ;; Return value:  Size  Location     Type
   263 ;;                  1    wreg      void 
   264 ;; Registers used:
   265 ;;		wreg, status,2
   266 ;; Tracked objects:
   267 ;;		On entry : 0/0
   268 ;;		On exit  : 0/0
   269 ;;		Unchanged: 0/0
   270 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK1
      +1  BANK12  BANK13  BANK14  BANK15  BANK16  BANK17  BANK18  BANK19  BANK20  BANK21  BANK22  BANK23  BANK24  BANK25  BANK2
      +6  BANK27  BANK28  BANK29  BANK30  BANK31
   271 ;;      Params:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   272 ;;      Locals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   273 ;;      Temps:          0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   274 ;;      Totals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   275 ;;Total ram usage:        0 bytes
   276 ;; Hardware stack levels used: 1
   277 ;; This function calls:
   278 ;;		Nothing
   279 ;; This function is called by:
   280 ;;		_main
   281 ;; This function uses a non-reentrant model
   282 ;;
   283                           
   284                           	psect	text2
   285  01FF86                     __ptext2:
   286                           	callstack 0
   287  01FF86                     _InitPorts:
   288                           	callstack 30
   289  01FF86                     
   290                           ;timer0.c: 59:     TRISC = 0x00;
   291  01FF86  0E00               	movlw	0
   292  01FF88  6EC4               	movwf	196,c	;volatile
   293                           
   294                           ;timer0.c: 60:     ANSELC = 0x00;
   295  01FF8A  0E00               	movlw	0
   296  01FF8C  013A               	movlb	58	; () banked
   297  01FF8E  6F60               	movwf	96,b	;volatile
   298                           
   299                           ;timer0.c: 61:     LATC = 0x00;
   300  01FF90  0E00               	movlw	0
   301  01FF92  6EBC               	movwf	188,c	;volatile
   302                           
   303                           ;timer0.c: 63:     TRISD = 0x00;
   304  01FF94  0E00               	movlw	0
   305  01FF96  6EC5               	movwf	197,c	;volatile
   306                           
   307                           ;timer0.c: 64:     ANSELD = 0x00;
   308  01FF98  0E00               	movlw	0
   309  01FF9A  6F70               	movwf	112,b	;volatile
   310                           
   311                           ;timer0.c: 65:     LATD = 0x00;
   312  01FF9C  0E00               	movlw	0
   313  01FF9E  6EBD               	movwf	189,c	;volatile
   314  01FFA0                     
   315                           ; BSR set to: 58
   316                           ;timer0.c: 67:     TRISB = 0xff;
   317  01FFA0  68C3               	setf	195,c	;volatile
   318                           
   319                           ;timer0.c: 68:     WPUB = 0x07;
   320  01FFA2  0E07               	movlw	7
   321  01FFA4  6F51               	movwf	81,b	;volatile
   322                           
   323                           ;timer0.c: 69:     ANSELB = 0x00;
   324  01FFA6  0E00               	movlw	0
   325  01FFA8  6F50               	movwf	80,b	;volatile
   326                           
   327                           ;timer0.c: 70:     LATB = 0x00;
   328  01FFAA  0E00               	movlw	0
   329  01FFAC  6EBB               	movwf	187,c	;volatile
   330  01FFAE                     
   331                           ; BSR set to: 58
   332  01FFAE  0012               	return		;funcret
   333  01FFB0                     __end_of_InitPorts:
   334                           	callstack 0
   335  0000                     
   336                           	psect	rparam
   337  0000                     
   338                           	psect	idloc
   339                           
   340                           ;Config register IDLOC0 @ 0x200000
   341                           ;	unspecified, using default values
   342  200000                     	org	2097152
   343  200000  0FFF               	dw	4095
   344                           
   345                           ;Config register IDLOC1 @ 0x200002
   346                           ;	unspecified, using default values
   347  200002                     	org	2097154
   348  200002  0FFF               	dw	4095
   349                           
   350                           ;Config register IDLOC2 @ 0x200004
   351                           ;	unspecified, using default values
   352  200004                     	org	2097156
   353  200004  0FFF               	dw	4095
   354                           
   355                           ;Config register IDLOC3 @ 0x200006
   356                           ;	unspecified, using default values
   357  200006                     	org	2097158
   358  200006  0FFF               	dw	4095
   359                           
   360                           ;Config register IDLOC4 @ 0x200008
   361                           ;	unspecified, using default values
   362  200008                     	org	2097160
   363  200008  0FFF               	dw	4095
   364                           
   365                           ;Config register IDLOC5 @ 0x20000A
   366                           ;	unspecified, using default values
   367  20000A                     	org	2097162
   368  20000A  0FFF               	dw	4095
   369                           
   370                           ;Config register IDLOC6 @ 0x20000C
   371                           ;	unspecified, using default values
   372  20000C                     	org	2097164
   373  20000C  0FFF               	dw	4095
   374                           
   375                           ;Config register IDLOC7 @ 0x20000E
   376                           ;	unspecified, using default values
   377  20000E                     	org	2097166
   378  20000E  0FFF               	dw	4095
   379                           
   380                           	psect	config
   381                           
   382                           ;Config register CONFIG1L @ 0x300000
   383                           ;	External Oscillator Selection
   384                           ;	FEXTOSC = HS, HS (crystal oscillator) above 8 MHz; PFM set to high power
   385                           ;	Reset Oscillator Selection
   386                           ;	RSTOSC = EXTOSC, EXTOSC operating per FEXTOSC bits (device manufacturing default)
   387  300000                     	org	3145728
   388  300000  FA                 	db	250
   389                           
   390                           ;Config register CONFIG1H @ 0x300001
   391                           ;	Clock out Enable bit
   392                           ;	CLKOUTEN = OFF, CLKOUT function is disabled
   393                           ;	PRLOCKED One-Way Set Enable bit
   394                           ;	PR1WAY = ON, PRLOCK bit can be cleared and set only once
   395                           ;	Clock Switch Enable bit
   396                           ;	CSWEN = ON, Writing to NOSC and NDIV is allowed
   397                           ;	Fail-Safe Clock Monitor Enable bit
   398                           ;	FCMEN = ON, Fail-Safe Clock Monitor enabled
   399  300001                     	org	3145729
   400  300001  FF                 	db	255
   401                           
   402                           ;Config register CONFIG2L @ 0x300002
   403                           ;	MCLR Enable bit
   404                           ;	MCLRE = EXTMCLR, If LVP = 0, MCLR pin is MCLR; If LVP = 1, RE3 pin function is MCLR
   405                           ;	Power-up timer selection bits
   406                           ;	PWRTS = PWRT_OFF, PWRT is disabled
   407                           ;	Multi-vector enable bit
   408                           ;	MVECEN = ON, Multi-vector enabled, Vector table used for interrupts
   409                           ;	IVTLOCK bit One-way set enable bit
   410                           ;	IVT1WAY = ON, IVTLOCK bit can be cleared and set only once
   411                           ;	Low Power BOR Enable bit
   412                           ;	LPBOREN = OFF, ULPBOR disabled
   413                           ;	Brown-out Reset Enable bits
   414                           ;	BOREN = SBORDIS, Brown-out Reset enabled , SBOREN bit is ignored
   415  300002                     	org	3145730
   416  300002  FF                 	db	255
   417                           
   418                           ;Config register CONFIG2H @ 0x300003
   419                           ;	Brown-out Reset Voltage Selection bits
   420                           ;	BORV = VBOR_2P45, Brown-out Reset Voltage (VBOR) set to 2.45V
   421                           ;	ZCD Disable bit
   422                           ;	ZCD = OFF, ZCD disabled. ZCD can be enabled by setting the ZCDSEN bit of ZCDCON
   423                           ;	PPSLOCK bit One-Way Set Enable bit
   424                           ;	PPS1WAY = ON, PPSLOCK bit can be cleared and set only once; PPS registers remain locke
      +                          d after one clear/set cycle
   425                           ;	Stack Full/Underflow Reset Enable bit
   426                           ;	STVREN = ON, Stack full/underflow will cause Reset
   427                           ;	Debugger Enable bit
   428                           ;	DEBUG = OFF, Background debugger disabled
   429                           ;	Extended Instruction Set Enable bit
   430                           ;	XINST = OFF, Extended Instruction Set and Indexed Addressing Mode disabled
   431  300003                     	org	3145731
   432  300003  FF                 	db	255
   433                           
   434                           ;Config register CONFIG3L @ 0x300004
   435                           ;	WDT Period selection bits
   436                           ;	WDTCPS = WDTCPS_31, Divider ratio 1:65536; software control of WDTPS
   437                           ;	WDT operating mode
   438                           ;	WDTE = OFF, WDT Disabled; SWDTEN is ignored
   439  300004                     	org	3145732
   440  300004  9F                 	db	159
   441                           
   442                           ;Config register CONFIG3H @ 0x300005
   443                           ;	WDT Window Select bits
   444                           ;	WDTCWS = WDTCWS_7, window always open (100%); software control; keyed access not requi
      +                          red
   445                           ;	WDT input clock selector
   446                           ;	WDTCCS = SC, Software Control
   447  300005                     	org	3145733
   448  300005  FF                 	db	255
   449                           
   450                           ;Config register CONFIG4L @ 0x300006
   451                           ;	Boot Block Size selection bits
   452                           ;	BBSIZE = BBSIZE_512, Boot Block size is 512 words
   453                           ;	Boot Block enable bit
   454                           ;	BBEN = OFF, Boot block disabled
   455                           ;	Storage Area Flash enable bit
   456                           ;	SAFEN = OFF, SAF disabled
   457                           ;	Application Block write protection bit
   458                           ;	WRTAPP = OFF, Application Block not write protected
   459  300006                     	org	3145734
   460  300006  FF                 	db	255
   461                           
   462                           ;Config register CONFIG4H @ 0x300007
   463                           ;	Boot Block Write Protection bit
   464                           ;	WRTB = OFF, Boot Block not write-protected
   465                           ;	Configuration Register Write Protection bit
   466                           ;	WRTC = OFF, Configuration registers not write-protected
   467                           ;	Data EEPROM Write Protection bit
   468                           ;	WRTD = OFF, Data EEPROM not write-protected
   469                           ;	SAF Write protection bit
   470                           ;	WRTSAF = OFF, SAF not Write Protected
   471                           ;	Low Voltage Programming Enable bit
   472                           ;	LVP = ON, Low voltage programming enabled. MCLR/VPP pin function is MCLR. MCLRE config
      +                          uration bit is ignored
   473  300007                     	org	3145735
   474  300007  FF                 	db	255
   475                           
   476                           ;Config register CONFIG5L @ 0x300008
   477                           ;	PFM and Data EEPROM Code Protection bit
   478                           ;	CP = OFF, PFM and Data EEPROM code protection disabled
   479  300008                     	org	3145736
   480  300008  FF                 	db	255
   481                           
   482                           ;Config register CONFIG5H @ 0x300009
   483                           ;	unspecified, using default values
   484  300009                     	org	3145737
   485  300009  FF                 	db	255
   486                           tosu	equ	0x3FFF
   487                           tosh	equ	0x3FFE
   488                           tosl	equ	0x3FFD
   489                           stkptr	equ	0x3FFC
   490                           pclatu	equ	0x3FFB
   491                           pclath	equ	0x3FFA
   492                           pcl	equ	0x3FF9
   493                           tblptru	equ	0x3FF8
   494                           tblptrh	equ	0x3FF7
   495                           tblptrl	equ	0x3FF6
   496                           tablat	equ	0x3FF5
   497                           prodh	equ	0x3FF4
   498                           prodl	equ	0x3FF3
   499                           indf0	equ	0x3FEF
   500                           postinc0	equ	0x3FEE
   501                           postdec0	equ	0x3FED
   502                           preinc0	equ	0x3FEC
   503                           plusw0	equ	0x3FEB
   504                           fsr0h	equ	0x3FEA
   505                           fsr0l	equ	0x3FE9
   506                           wreg	equ	0x3FE8
   507                           indf1	equ	0x3FE7
   508                           postinc1	equ	0x3FE6
   509                           postdec1	equ	0x3FE5
   510                           preinc1	equ	0x3FE4
   511                           plusw1	equ	0x3FE3
   512                           fsr1h	equ	0x3FE2
   513                           fsr1l	equ	0x3FE1
   514                           bsr	equ	0x3FE0
   515                           indf2	equ	0x3FDF
   516                           postinc2	equ	0x3FDE
   517                           postdec2	equ	0x3FDD
   518                           preinc2	equ	0x3FDC
   519                           plusw2	equ	0x3FDB
   520                           fsr2h	equ	0x3FDA
   521                           fsr2l	equ	0x3FD9
   522                           status	equ	0x3FD8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM           95      1       1
    BANK0           160      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0
    BANK6           256      0       0
    BANK7           256      0       0
    BANK8           256      0       0
    BANK9           256      0       0
    BANK10          256      0       0
    BANK11          256      0       0
    BANK12          256      0       0
    BANK13          256      0       0
    BANK14          256      0       0
    BANK15          256      0       0
    BANK16          256      0       0
    BANK17          256      0       0
    BANK18          256      0       0
    BANK19          256      0       0
    BANK20          256      0       0
    BANK21          256      0       0
    BANK22          256      0       0
    BANK23          256      0       0
    BANK24          256      0       0
    BANK25          256      0       0
    BANK26          256      0       0
    BANK27          256      0       0
    BANK28          256      0       0
    BANK29          256      0       0
    BANK30          256      0       0
    BANK31          256      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Critical Paths under _main in BANK8

    None.

Critical Paths under _main in BANK9

    None.

Critical Paths under _main in BANK10

    None.

Critical Paths under _main in BANK11

    None.

Critical Paths under _main in BANK12

    None.

Critical Paths under _main in BANK13

    None.

Critical Paths under _main in BANK14

    None.

Critical Paths under _main in BANK15

    None.

Critical Paths under _main in BANK16

    None.

Critical Paths under _main in BANK17

    None.

Critical Paths under _main in BANK18

    None.

Critical Paths under _main in BANK19

    None.

Critical Paths under _main in BANK20

    None.

Critical Paths under _main in BANK21

    None.

Critical Paths under _main in BANK22

    None.

Critical Paths under _main in BANK23

    None.

Critical Paths under _main in BANK24

    None.

Critical Paths under _main in BANK25

    None.

Critical Paths under _main in BANK26

    None.

Critical Paths under _main in BANK27

    None.

Critical Paths under _main in BANK28

    None.

Critical Paths under _main in BANK29

    None.

Critical Paths under _main in BANK30

    None.

Critical Paths under _main in BANK31

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 1     1      0       0
                                              0 COMRAM     1     1      0
                          _InitPorts
                         _InitTimer0
 ---------------------------------------------------------------------------------
 (1) _InitTimer0                                           0     0      0       0
 ---------------------------------------------------------------------------------
 (1) _InitPorts                                            0     0      0       0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 1
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)
   _InitPorts
   _InitTimer0

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BITCOMRAM           5F      0       0       0        0.0%
EEDATA             400      0       0       0        0.0%
NULL                 0      0       0       0        0.0%
CODE                 0      0       0       0        0.0%
COMRAM              5F      1       1       1        1.1%
STACK                0      0       0       2        0.0%
DATA                 0      0       0       3        0.0%
BITBANK0            A0      0       0       4        0.0%
BANK0               A0      0       0       5        0.0%
BITBANK1           100      0       0       6        0.0%
BANK1              100      0       0       7        0.0%
BITBANK2           100      0       0       8        0.0%
BANK2              100      0       0       9        0.0%
BITBANK3           100      0       0      10        0.0%
BANK3              100      0       0      11        0.0%
BITBANK4           100      0       0      12        0.0%
BANK4              100      0       0      13        0.0%
BITBANK5           100      0       0      14        0.0%
BANK5              100      0       0      15        0.0%
BITBANK6           100      0       0      16        0.0%
BANK6              100      0       0      17        0.0%
BITBANK7           100      0       0      18        0.0%
BANK7              100      0       0      19        0.0%
BITBANK8           100      0       0      20        0.0%
BANK8              100      0       0      21        0.0%
BITBANK9           100      0       0      22        0.0%
BANK9              100      0       0      23        0.0%
BITBANK10          100      0       0      24        0.0%
BANK10             100      0       0      25        0.0%
BITBANK11          100      0       0      26        0.0%
BANK11             100      0       0      27        0.0%
BITBANK12          100      0       0      28        0.0%
BANK12             100      0       0      29        0.0%
BITBANK13          100      0       0      30        0.0%
BANK13             100      0       0      31        0.0%
BITBANK14          100      0       0      32        0.0%
BANK14             100      0       0      33        0.0%
BITBANK15          100      0       0      34        0.0%
BANK15             100      0       0      35        0.0%
BITBANK16          100      0       0      36        0.0%
BANK16             100      0       0      37        0.0%
BITBANK17          100      0       0      38        0.0%
BANK17             100      0       0      39        0.0%
BITBANK18          100      0       0      40        0.0%
BANK18             100      0       0      41        0.0%
BITBANK19          100      0       0      42        0.0%
BANK19             100      0       0      43        0.0%
BITBANK20          100      0       0      44        0.0%
BANK20             100      0       0      45        0.0%
BITBANK21          100      0       0      46        0.0%
BANK21             100      0       0      47        0.0%
BITBANK22          100      0       0      48        0.0%
BANK22             100      0       0      49        0.0%
BITBANK23          100      0       0      50        0.0%
BANK23             100      0       0      51        0.0%
BITBANK24          100      0       0      52        0.0%
BANK24             100      0       0      53        0.0%
BITBANK25          100      0       0      54        0.0%
BANK25             100      0       0      55        0.0%
BITBANK26          100      0       0      56        0.0%
BANK26             100      0       0      57        0.0%
BITBANK27          100      0       0      58        0.0%
BANK27             100      0       0      59        0.0%
BITBANK28          100      0       0      60        0.0%
BANK28             100      0       0      61        0.0%
BITBANK29          100      0       0      62        0.0%
BANK29             100      0       0      63        0.0%
BITBANK30          100      0       0      64        0.0%
BANK30             100      0       0      65        0.0%
BITBANK31          100      0       0      66        0.0%
BANK31             100      0       0      67        0.0%
BITBIGSFRh          3A      0       0      68        0.0%
BITBIGSFRlhh         5      0       0      69        0.0%
BITBIGSFRlhlhh       1      0       0      70        0.0%
BITBIGSFRlhlhl     545      0       0      71        0.0%
BITBIGSFRlhll        F      0       0      72        0.0%
BITBIGSFRllh         E      0       0      73        0.0%
BITBIGSFRlllh       AC      0       0      74        0.0%
BITBIGSFRllll      1A3      0       0      75        0.0%
ABS                  0      0       0      76        0.0%
BIGRAM            1FFF      0       0      77        0.0%
BIGSFR               0      0       0     200        0.0%
BITSFR_8             0      0       0     200        0.0%
SFR_8                0      0       0     200        0.0%
BITSFR_7             0      0       0     200        0.0%
SFR_7                0      0       0     200        0.0%
BITSFR_6             0      0       0     200        0.0%
SFR_6                0      0       0     200        0.0%
BITSFR_5             0      0       0     200        0.0%
SFR_5                0      0       0     200        0.0%
BITSFR_4             0      0       0     200        0.0%
SFR_4                0      0       0     200        0.0%
BITSFR_3             0      0       0     200        0.0%
SFR_3                0      0       0     200        0.0%
BITSFR_2             0      0       0     200        0.0%
SFR_2                0      0       0     200        0.0%
BITSFR_1             0      0       0     200        0.0%
SFR_1                0      0       0     200        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%


Microchip Technology PIC18 Macro Assembler V2.36 build 20220127204148 
Symbol Table                                                                                   Tue Nov 22 11:41:10 2022

                     l35 FFAE                       l38 FF84                       u10 FFC8  
                     u11 FFC4                       u20 FFE2                       u21 FFDC  
                     u26 FFE4                      l723 FF86                      l731 FF74  
                    l725 FFA0                      l733 FF7E                      l741 FFC8  
                    l735 FF82                      l727 FF66                      l743 FFD0  
                    l729 FF68                      l745 FFD2                      l737 FFB0  
                    l747 FFF2                      l739 FFB8                     _LATB 003FBB  
                   _LATC 003FBC                     _LATD 003FBD                     _WPUB 003A51  
                   _main FFB0                     start FFFC             ___param_bank 000000  
                  ?_main 0001                    _TMR0H 003FB7                    _TMR0L 003FB6  
                  _TRISB 003FC3                    _TRISC 003FC4                    _TRISD 003FC5  
        __initialization FF60               _InitTimer0 FF66             __end_of_main FFFC  
                 ??_main 0001            __activetblptr 000000                   _ANSELB 003A50  
                 _ANSELC 003A60                   _ANSELD 003A70                   isa$std 000001  
             __accesstop 0060  __end_of__initialization FF60            ___rparam_used 000001  
         __pcstackCOMRAM 0001              ?_InitTimer0 0001        __end_of_InitPorts FFB0  
                __Hparam 0000                  __Lparam 0000                  __pcinit FF60  
                __ramtop 2000                  __ptext0 FFB0                  __ptext1 FF66  
                __ptext2 FF86     end_of_initialization FF60             ??_InitTimer0 0001  
    start_initialization FF60                _InitPorts FF86       __end_of_InitTimer0 FF86  
             ?_InitPorts 0001                 _LATDbits 003FBD                 _PIR3bits 0039A3  
            ??_InitPorts 0001                 __Hrparam 0000                 __Lrparam 0000  
             _T0CON0bits 003FB8               _T0CON1bits 003FB9                 isa$xinst 000000  
