<!doctype html>
<html>
    <meta charset="utf-8">
    <title>Syllabus</title>
    <link href="styles.css" rel="stylesheet" type="text/css">
    <link href='https://fonts.googleapis.com/css?family=Roboto:400,700,500' rel='stylesheet' type='text/css'>
</html>
<body>
    <div class='card'>
<h2 align="center">FUNDAMENTALS OF CMOS VLSI</h2>
<p align="center" class="Syllabus_Code"><strong>Subject Code: 10EC56</strong><br />
<h2 align="center">PART – A</h2>
<h3>UNIT - 1</h3>
<p><strong>BASIC  MOS TECHNOLOGY: </strong>Integrated circuit’s era. Enhancement and depletion mode MOS  transistors. nMOS fabrication. CMOS fabrication. Thermal aspects of processing.  BiCMOS technology. Production of E-beam masks. <strong>3 Hours</strong><br />
  <strong>MOS  TRANSISTOR THEORY: </strong>Introduction, MOS Device Design Equations, The Complementary CMOS  Inverter – DC Characteristics, Static Load MOS Inverters, The Differential  Inverter, The Transmission Gate,<br />
  Tristate  Inverter<strong>. 4 Hours</strong></p>
<h3>UNIT - 2</h3>
<p><strong>CIRCUIT  DESIGN PROCESSES: </strong>MOS layers. Stick diagrams. Design rules and layout – lambda-based  design and other rules. Examples. Layout diagrams. Symbolic diagrams. Tutorial  exercises. <strong>4 Hours</strong><br />
  Basic  Physical Design of Simple logic gates. <strong>3 Hours</strong></p>
<h3>UNIT - 3</h3>
<p><strong>CMOS  LOGIC STRUCTURES: </strong>CMOS Complementary Logic, Bi CMOS Logic, Pseudo-nMOS Logic,  Dynamic CMOS Logic, Clocked CMOS Logic, Pass Transistor Logic, CMOS Domino  Logic Cascaded Voltage Switch<br />
  Logic  (CVSL). <strong>6 Hours</strong></p>
<h3>UNIT - 4</h3>
<p><strong>BASIC  CIRCUIT CONCEPTS: </strong>Sheet resistance. Area capacitances. Capacitance calculations. The  delay unit. Inverter delays. Driving capacitive loads. Propagation delays.  Wiring capacitances. <strong>3 Hours</strong><br />
  <strong>SCALING  OF MOS CIRCUITS: </strong>Scaling models and factors. Limits on scaling. Limits due to  current density and noise. <strong>3 Hours</strong></p>
        
    </div>
    <div class='card'>
<h2 align="center">PART – B</h2>
<h3>UNIT - 5</h3>
<p><strong>CMOS  SUBSYSTEM DESIGN: </strong>Architectural issues. Switch logic. Gate logic. Design examples –  combinational logic. Clocked circuits. Other system considerations. <strong>5 Hours</strong><br />
  Clocking  Strategies <strong>2 Hours</strong></p>
<h3>UNIT - 6</h3>
<p><strong>CMOS  SUBSYSTEM DESIGN PROCESSES: </strong>General considerations. Process  illustration. ALU subsystem. Adders. Multipliers. <strong>6 Hours</strong></p>
<h3>UNIT - 7</h3>
<p><strong>MEMORY,  REGISTERS AND CLOCK: </strong>Timing considerations. Memory elements. Memory cell arrays. <strong>6  Hours</strong></p>
<h3>UNIT - 8</h3>
<p><strong>TESTABILITY: </strong>Performance parameters. Layout issues. I/O pads. Real estate.  System delays. Ground rules for design. Test and testability. <strong>7 Hours</strong></p>
    
    </div>
    <div class='card'>
<h4>TEXT BOOKS:</h4>
<p>1. <strong>CMOS  VLSI Design – A Circuits and Systems Perspective. 3</strong><strong>rd</strong><strong> </strong><strong>Edition.  N.H. Weste and David Harris. Addison-Wesley, 2005. (Refer to </strong>http://www.cmosvlsi.com<strong>).</strong><br />
  2. <strong>Principles  of CMOS VLSI Design: A Systems Perspective</strong>, Neil H. E. Weste, K. Eshragian,  and ??? 3rd edition, Pearson Education (Asia) Pvt. Ltd., 200?. (Shift  to the latest edition.).<br />
  3. <strong>Basic  VLSI Design </strong>- Douglas A. Pucknell &amp; Kamran Eshraghian, PHI 3rd Edition  (original Edition – 1994), 2005.</p>
<h4>REFERENCE BOOKS:</h4>
<p>1.  R. Jacob Baker. CMOS Circuit Design, Layout and Simulation. John Wiley India  Pvt. Ltd, 2008.<br />
  2. <strong>Fundamentals  of Semiconductor Devices</strong>, M. K. Achuthan and K. N. Bhat, Tata McGraw-Hill  Publishing Company Limited, New Delhi, 2007.<br />
  3. <strong>CMOS  Digital Integrated Circuits: Analysis and Design</strong>, Sung- Mo Kang &amp; Yusuf  Leblebici, 3rd Edition, Tata McGraw-Hill Publishing Company Ltd., New Delhi,  2007.<br />
  4. <strong>Analysis  and Design of Digital Integrated Circuits </strong>- D.A Hodges, H.G Jackson and R.A  Saleh. 3rd Edition, Tata McGraw-Hill Publishing Company Limited, New Delhi,  2007.</p> 
    
    </div>

</body>