
*** Running vivado
    with args -log midterm_matrix_multiplication_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source midterm_matrix_multiplication_0_0.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source midterm_matrix_multiplication_0_0.tcl -notrace
Command: synth_design -top midterm_matrix_multiplication_0_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020-clg484'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020-clg484'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11332 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 359.895 ; gain = 75.531
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'midterm_matrix_multiplication_0_0' [c:/Users/shlab_81/Desktop/midterm/midterm.srcs/sources_1/bd/midterm/ip/midterm_matrix_multiplication_0_0/synth/midterm_matrix_multiplication_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'matrix_multiplication_v1_0' [c:/Users/shlab_81/Desktop/midterm/midterm.srcs/sources_1/bd/midterm/ipshared/4905/hdl/matrix_multiplication_v1_0.v:4]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'matrix_multiplication_v1_0_S00_AXI' [c:/Users/shlab_81/Desktop/midterm/midterm.srcs/sources_1/bd/midterm/ipshared/4905/hdl/matrix_multiplication_v1_0_S00_AXI.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 2 - type: integer 
	Parameter S_MAIN_WAIT bound to: 0 - type: integer 
	Parameter S_MAIN_START bound to: 1 - type: integer 
	Parameter S_MAIN_ONE bound to: 2 - type: integer 
	Parameter S_MAIN_TWO bound to: 3 - type: integer 
	Parameter S_MAIN_SEND bound to: 4 - type: integer 
	Parameter S_MAIN_CLEAR bound to: 5 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [c:/Users/shlab_81/Desktop/midterm/midterm.srcs/sources_1/bd/midterm/ipshared/4905/hdl/matrix_multiplication_v1_0_S00_AXI.v:107]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [c:/Users/shlab_81/Desktop/midterm/midterm.srcs/sources_1/bd/midterm/ipshared/4905/hdl/matrix_multiplication_v1_0_S00_AXI.v:108]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [c:/Users/shlab_81/Desktop/midterm/midterm.srcs/sources_1/bd/midterm/ipshared/4905/hdl/matrix_multiplication_v1_0_S00_AXI.v:109]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [c:/Users/shlab_81/Desktop/midterm/midterm.srcs/sources_1/bd/midterm/ipshared/4905/hdl/matrix_multiplication_v1_0_S00_AXI.v:110]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [c:/Users/shlab_81/Desktop/midterm/midterm.srcs/sources_1/bd/midterm/ipshared/4905/hdl/matrix_multiplication_v1_0_S00_AXI.v:111]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [c:/Users/shlab_81/Desktop/midterm/midterm.srcs/sources_1/bd/midterm/ipshared/4905/hdl/matrix_multiplication_v1_0_S00_AXI.v:112]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [c:/Users/shlab_81/Desktop/midterm/midterm.srcs/sources_1/bd/midterm/ipshared/4905/hdl/matrix_multiplication_v1_0_S00_AXI.v:134]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [c:/Users/shlab_81/Desktop/midterm/midterm.srcs/sources_1/bd/midterm/ipshared/4905/hdl/matrix_multiplication_v1_0_S00_AXI.v:143]
WARNING: [Synth 8-6014] Unused sequential element byte_index was removed.  [c:/Users/shlab_81/Desktop/midterm/midterm.srcs/sources_1/bd/midterm/ipshared/4905/hdl/matrix_multiplication_v1_0_S00_AXI.v:268]
INFO: [Synth 8-256] done synthesizing module 'matrix_multiplication_v1_0_S00_AXI' (1#1) [c:/Users/shlab_81/Desktop/midterm/midterm.srcs/sources_1/bd/midterm/ipshared/4905/hdl/matrix_multiplication_v1_0_S00_AXI.v:4]
INFO: [Synth 8-256] done synthesizing module 'matrix_multiplication_v1_0' (2#1) [c:/Users/shlab_81/Desktop/midterm/midterm.srcs/sources_1/bd/midterm/ipshared/4905/hdl/matrix_multiplication_v1_0.v:4]
INFO: [Synth 8-256] done synthesizing module 'midterm_matrix_multiplication_0_0' (3#1) [c:/Users/shlab_81/Desktop/midterm/midterm.srcs/sources_1/bd/midterm/ip/midterm_matrix_multiplication_0_0/synth/midterm_matrix_multiplication_0_0.v:57]
WARNING: [Synth 8-3331] design matrix_multiplication_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design matrix_multiplication_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design matrix_multiplication_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design matrix_multiplication_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design matrix_multiplication_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design matrix_multiplication_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 399.469 ; gain = 115.105
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 399.469 ; gain = 115.105
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 714.297 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 714.297 ; gain = 429.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 714.297 ; gain = 429.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 714.297 ; gain = 429.934
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "ansx" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element ansx_reg was removed.  [c:/Users/shlab_81/Desktop/midterm/midterm.srcs/sources_1/bd/midterm/ipshared/4905/hdl/matrix_multiplication_v1_0_S00_AXI.v:169]
WARNING: [Synth 8-6014] Unused sequential element ansy_reg was removed.  [c:/Users/shlab_81/Desktop/midterm/midterm.srcs/sources_1/bd/midterm/ipshared/4905/hdl/matrix_multiplication_v1_0_S00_AXI.v:170]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 714.297 ; gain = 429.934
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 7     
	               17 Bit    Registers := 2     
	                5 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 13    
	   7 Input     32 Bit        Muxes := 6     
	   2 Input      8 Bit        Muxes := 24    
	   2 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module matrix_multiplication_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 7     
	               17 Bit    Registers := 2     
	                5 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 13    
	   7 Input     32 Bit        Muxes := 6     
	   2 Input      8 Bit        Muxes := 24    
	   2 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element ansx_reg was removed.  [c:/Users/shlab_81/Desktop/midterm/midterm.srcs/sources_1/bd/midterm/ipshared/4905/hdl/matrix_multiplication_v1_0_S00_AXI.v:169]
WARNING: [Synth 8-6014] Unused sequential element ansy_reg was removed.  [c:/Users/shlab_81/Desktop/midterm/midterm.srcs/sources_1/bd/midterm/ipshared/4905/hdl/matrix_multiplication_v1_0_S00_AXI.v:170]
DSP Report: Generating DSP ansx_reg1, operation Mode is: A*(B:0xff).
DSP Report: operator ansx_reg1 is absorbed into DSP ansx_reg1.
DSP Report: Generating DSP ansx_reg, operation Mode is: C+A*(B:0x43).
DSP Report: register ansx_reg is absorbed into DSP ansx_reg.
DSP Report: operator ansx_reg0 is absorbed into DSP ansx_reg.
DSP Report: operator ansx_reg1 is absorbed into DSP ansx_reg.
DSP Report: Generating DSP ansy_reg, operation Mode is: C+A*(B:0x59).
DSP Report: register ansy_reg is absorbed into DSP ansy_reg.
DSP Report: operator ansy_reg0 is absorbed into DSP ansy_reg.
DSP Report: operator ansy_reg1 is absorbed into DSP ansy_reg.
WARNING: [Synth 8-3331] design matrix_multiplication_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design matrix_multiplication_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design matrix_multiplication_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design matrix_multiplication_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design matrix_multiplication_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design matrix_multiplication_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
INFO: [Synth 8-3886] merging instance 'inst/matrix_multiplication_v1_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'inst/matrix_multiplication_v1_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/matrix_multiplication_v1_0_S00_AXI_inst /\axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/matrix_multiplication_v1_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'inst/matrix_multiplication_v1_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/matrix_multiplication_v1_0_S00_AXI_inst /\axi_bresp_reg[1] )
WARNING: [Synth 8-3332] Sequential element (axi_bresp_reg[1]) is unused and will be removed from module matrix_multiplication_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (axi_awaddr_reg[1]) is unused and will be removed from module matrix_multiplication_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (axi_awaddr_reg[0]) is unused and will be removed from module matrix_multiplication_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (axi_araddr_reg[1]) is unused and will be removed from module matrix_multiplication_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (axi_araddr_reg[0]) is unused and will be removed from module matrix_multiplication_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (axi_rresp_reg[1]) is unused and will be removed from module matrix_multiplication_v1_0_S00_AXI.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 714.297 ; gain = 429.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+-----------------------------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                        | DSP Mapping  | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------------------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|matrix_multiplication_v1_0_S00_AXI | A*(B:0xff)   | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|matrix_multiplication_v1_0_S00_AXI | C+A*(B:0x43) | 17     | 7      | 17     | -      | 17     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|matrix_multiplication_v1_0_S00_AXI | C+A*(B:0x59) | 17     | 7      | 17     | -      | 17     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
+-----------------------------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 750.691 ; gain = 466.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 750.691 ; gain = 466.328
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:32 ; elapsed = 00:00:32 . Memory (MB): peak = 774.871 ; gain = 490.508
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 774.871 ; gain = 490.508
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 774.871 ; gain = 490.508
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 774.871 ; gain = 490.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 774.871 ; gain = 490.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 774.871 ; gain = 490.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 774.871 ; gain = 490.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |DSP48E1   |     1|
|2     |DSP48E1_1 |     2|
|3     |LUT1      |     4|
|4     |LUT2      |     1|
|5     |LUT3      |     5|
|6     |LUT4      |    77|
|7     |LUT5      |    70|
|8     |LUT6      |   168|
|9     |FDRE      |   238|
|10    |FDSE      |     3|
+------+----------+------+

Report Instance Areas: 
+------+--------------------------------------------+-----------------------------------+------+
|      |Instance                                    |Module                             |Cells |
+------+--------------------------------------------+-----------------------------------+------+
|1     |top                                         |                                   |   569|
|2     |  inst                                      |matrix_multiplication_v1_0         |   569|
|3     |    matrix_multiplication_v1_0_S00_AXI_inst |matrix_multiplication_v1_0_S00_AXI |   565|
+------+--------------------------------------------+-----------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 774.871 ; gain = 490.508
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 16 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 774.871 ; gain = 175.680
Synthesis Optimization Complete : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 774.871 ; gain = 490.508
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

29 Infos, 23 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 774.871 ; gain = 494.137
INFO: [Common 17-1381] The checkpoint 'C:/Users/shlab_81/Desktop/midterm/midterm.runs/midterm_matrix_multiplication_0_0_synth_1/midterm_matrix_multiplication_0_0.dcp' has been generated.
