#! /home/verba/oss-cad-suite/bin/vvp
:ivl_version "13.0 (devel)" "(s20250103-25-g99580cd05)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/home/verba/oss-cad-suite/lib/ivl/system.vpi";
:vpi_module "/home/verba/oss-cad-suite/lib/ivl/vhdl_sys.vpi";
:vpi_module "/home/verba/oss-cad-suite/lib/ivl/vhdl_textio.vpi";
:vpi_module "/home/verba/oss-cad-suite/lib/ivl/v2005_math.vpi";
:vpi_module "/home/verba/oss-cad-suite/lib/ivl/va_math.vpi";
S_0x55557238c660 .scope module, "tb" "tb" 2 3;
 .timescale -9 -12;
P_0x555572370860 .param/l "BIT_TIME" 1 2 19, +C4<00000000000000011001011011100110>;
P_0x5555723708a0 .param/l "CLK_PERIOD" 1 2 18, +C4<00000000000000000000000000101000>;
L_0x7feb90d34018 .functor BUFT 1, C4<00000000000000000010010110000000>, C4<0>, C4<0>, C4<0>;
v0x5555723be2e0_0 .net "baudrate", 31 0, L_0x7feb90d34018;  1 drivers
v0x5555723be3c0_0 .var "clk", 0 0;
v0x5555723be460_0 .var "data", 7 0;
v0x5555723be500_0 .net "ready", 0 0, v0x5555723bdc40_0;  1 drivers
v0x5555723be5a0_0 .var "rst", 0 0;
v0x5555723be640_0 .net "uart_tx", 0 0, v0x5555723bdf80_0;  1 drivers
v0x5555723be710_0 .var "valid", 0 0;
E_0x55557234bf30 .event anyedge, v0x5555723bdf80_0;
E_0x55557236ebc0 .event anyedge, v0x5555723bdc40_0;
S_0x55557234ad40 .scope task, "check_bit" "check_bit" 2 97, 2 97 0, S_0x55557238c660;
 .timescale -9 -12;
v0x555572376290_0 .var "bit_num", 2 0;
v0x5555723bc760_0 .var "expected", 0 0;
TD_tb.check_bit ;
    %load/vec4 v0x5555723be640_0;
    %load/vec4 v0x5555723bc760_0;
    %cmp/e;
    %jmp/0xz  T_0.0, 6;
    %vpi_call 2 102 "$display", "[%0t] \320\221\320\270\321\202 %0d: %b (\320\272\320\276\321\200\321\200\320\265\320\272\321\202\320\275\320\276)", $time, v0x555572376290_0, v0x5555723be640_0 {0 0 0};
    %jmp T_0.1;
T_0.0 ;
    %vpi_call 2 104 "$error", "\320\221\320\270\321\202 %0d: \320\276\320\266\320\270\320\264\320\260\320\273\320\276\321\201\321\214 %b, \320\277\320\276\320\273\321\203\321\207\320\265\320\275\320\276 %b", v0x555572376290_0, v0x5555723bc760_0, v0x5555723be640_0 {0 0 0};
T_0.1 ;
    %end;
S_0x5555723bc820 .scope module, "uart_inst" "uart_tx" 2 22, 3 1 0, S_0x55557238c660;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 8 "data";
    .port_info 3 /INPUT 32 "baudrate";
    .port_info 4 /INPUT 1 "valid";
    .port_info 5 /INPUT 1 "parity_en";
    .port_info 6 /INPUT 1 "parity_type";
    .port_info 7 /OUTPUT 1 "ready";
    .port_info 8 /OUTPUT 1 "tx";
P_0x5555723bca20 .param/l "DATA_BITS" 1 3 20, C4<010>;
P_0x5555723bca60 .param/l "IDLE" 1 3 18, C4<000>;
P_0x5555723bcaa0 .param/l "PARITY_BIT" 1 3 21, C4<011>;
P_0x5555723bcae0 .param/l "START_BIT" 1 3 19, C4<001>;
P_0x5555723bcb20 .param/l "STOP_BIT" 1 3 22, C4<100>;
L_0x55557237ec60 .functor NOT 1, L_0x5555723ce870, C4<0>, C4<0>, C4<0>;
L_0x55557239b1f0 .functor BUFT 1, L_0x55557237ec60, C4<0>, C4<0>, C4<0>;
v0x5555723bce10_0 .net *"_ivl_1", 0 0, L_0x5555723ce870;  1 drivers
v0x5555723bcef0_0 .net/2u *"_ivl_10", 31 0, L_0x5555723cea80;  1 drivers
L_0x7feb90d340a8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x5555723bcfd0_0 .net/2u *"_ivl_12", 31 0, L_0x7feb90d340a8;  1 drivers
v0x5555723bd090_0 .net *"_ivl_2", 0 0, L_0x55557237ec60;  1 drivers
v0x5555723bd170_0 .net *"_ivl_5", 0 0, L_0x5555723ce9b0;  1 drivers
L_0x7feb90d34060 .functor BUFT 1, C4<00000001011111010111100001000000>, C4<0>, C4<0>, C4<0>;
v0x5555723bd280_0 .net/2u *"_ivl_8", 31 0, L_0x7feb90d34060;  1 drivers
v0x5555723bd360_0 .var "baud_counter", 31 0;
v0x5555723bd440_0 .net "baud_limit", 31 0, L_0x5555723cebd0;  1 drivers
v0x5555723bd520_0 .var "baud_tick", 0 0;
v0x5555723bd5e0_0 .net "baudrate", 31 0, L_0x7feb90d34018;  alias, 1 drivers
v0x5555723bd6c0_0 .var "bit_count", 2 0;
v0x5555723bd7a0_0 .net "clk", 0 0, v0x5555723be3c0_0;  1 drivers
v0x5555723bd860_0 .net "data", 7 0, v0x5555723be460_0;  1 drivers
v0x5555723bd940_0 .net "final_parity", 0 0, L_0x55557239b1f0;  1 drivers
v0x5555723bda00_0 .var "parity_bit", 0 0;
L_0x7feb90d340f0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5555723bdac0_0 .net "parity_en", 0 0, L_0x7feb90d340f0;  1 drivers
L_0x7feb90d34138 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5555723bdb80_0 .net "parity_type", 0 0, L_0x7feb90d34138;  1 drivers
v0x5555723bdc40_0 .var "ready", 0 0;
v0x5555723bdd00_0 .net "rst", 0 0, v0x5555723be5a0_0;  1 drivers
v0x5555723bddc0_0 .var "shift_reg", 7 0;
v0x5555723bdea0_0 .var "state", 2 0;
v0x5555723bdf80_0 .var "tx", 0 0;
v0x5555723be040_0 .net "valid", 0 0, v0x5555723be710_0;  1 drivers
v0x5555723be100_0 .var "valid_prev", 0 0;
E_0x55557239c8e0 .event posedge, v0x5555723bdd00_0, v0x5555723bd7a0_0;
L_0x5555723ce870 .reduce/xor v0x5555723be460_0;
L_0x5555723ce9b0 .reduce/xor v0x5555723be460_0;
L_0x5555723cea80 .arith/div 32, L_0x7feb90d34060, L_0x7feb90d34018;
L_0x5555723cebd0 .arith/sub 32, L_0x5555723cea80, L_0x7feb90d340a8;
    .scope S_0x5555723bc820;
T_1 ;
    %wait E_0x55557239c8e0;
    %load/vec4 v0x5555723bdd00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5555723bdea0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5555723bdf80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5555723bdc40_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5555723bddc0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5555723bd6c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555723bd520_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5555723bd360_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555723be100_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x5555723bdea0_0;
    %cmpi/ne 0, 0, 3;
    %jmp/0xz  T_1.2, 4;
    %load/vec4 v0x5555723bd360_0;
    %load/vec4 v0x5555723bd440_0;
    %cmp/e;
    %jmp/0xz  T_1.4, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5555723bd360_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5555723bd520_0, 0;
    %jmp T_1.5;
T_1.4 ;
    %load/vec4 v0x5555723bd360_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x5555723bd360_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555723bd520_0, 0;
T_1.5 ;
    %jmp T_1.3;
T_1.2 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5555723bd360_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5555723bd520_0, 0;
T_1.3 ;
    %load/vec4 v0x5555723bdea0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_1.10, 6;
    %jmp T_1.11;
T_1.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5555723bdf80_0, 0;
    %load/vec4 v0x5555723bdc40_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.14, 9;
    %load/vec4 v0x5555723be040_0;
    %and;
T_1.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.12, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x5555723bdea0_0, 0;
    %load/vec4 v0x5555723bd860_0;
    %assign/vec4 v0x5555723bddc0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5555723bd360_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555723bdc40_0, 0;
    %load/vec4 v0x5555723bd940_0;
    %assign/vec4 v0x5555723bda00_0, 0;
T_1.12 ;
    %jmp T_1.11;
T_1.7 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555723bdf80_0, 0;
    %load/vec4 v0x5555723bd360_0;
    %load/vec4 v0x5555723bd440_0;
    %cmp/e;
    %jmp/0xz  T_1.15, 4;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x5555723bdea0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5555723bd360_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5555723bd6c0_0, 0;
T_1.15 ;
    %jmp T_1.11;
T_1.8 ;
    %load/vec4 v0x5555723bddc0_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0x5555723bdf80_0, 0;
    %load/vec4 v0x5555723bd360_0;
    %load/vec4 v0x5555723bd440_0;
    %cmp/e;
    %jmp/0xz  T_1.17, 4;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x5555723bddc0_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5555723bddc0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5555723bd360_0, 0;
    %load/vec4 v0x5555723bd6c0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x5555723bd6c0_0, 0;
    %load/vec4 v0x5555723bd6c0_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_1.19, 4;
    %load/vec4 v0x5555723bdac0_0;
    %flag_set/vec4 8;
    %jmp/0 T_1.21, 8;
    %pushi/vec4 3, 0, 3;
    %jmp/1 T_1.22, 8;
T_1.21 ; End of true expr.
    %pushi/vec4 4, 0, 3;
    %jmp/0 T_1.22, 8;
 ; End of false expr.
    %blend;
T_1.22;
    %assign/vec4 v0x5555723bdea0_0, 0;
T_1.19 ;
    %jmp T_1.18;
T_1.17 ;
    %load/vec4 v0x5555723bd360_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x5555723bd360_0, 0;
T_1.18 ;
    %jmp T_1.11;
T_1.9 ;
    %load/vec4 v0x5555723bda00_0;
    %assign/vec4 v0x5555723bdf80_0, 0;
    %load/vec4 v0x5555723bd360_0;
    %load/vec4 v0x5555723bd440_0;
    %cmp/e;
    %jmp/0xz  T_1.23, 4;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x5555723bdea0_0, 0;
T_1.23 ;
    %jmp T_1.11;
T_1.10 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5555723bdf80_0, 0;
    %load/vec4 v0x5555723bd360_0;
    %load/vec4 v0x5555723bd440_0;
    %cmp/e;
    %jmp/0xz  T_1.25, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5555723bd360_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5555723bdea0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5555723bdc40_0, 0;
T_1.25 ;
    %jmp T_1.11;
T_1.11 ;
    %pop/vec4 1;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x55557238c660;
T_2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555723be5a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555723be3c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555723be710_0, 0, 1;
    %pushi/vec4 109, 0, 8;
    %store/vec4 v0x5555723be460_0, 0, 8;
    %end;
    .thread T_2;
    .scope S_0x55557238c660;
T_3 ;
    %delay 20000, 0;
    %load/vec4 v0x5555723be3c0_0;
    %inv;
    %store/vec4 v0x5555723be3c0_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0x55557238c660;
T_4 ;
    %vpi_call 2 39 "$dumpfile", "waves.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55557238c660 {0 0 0};
    %vpi_call 2 43 "$display", "=== \320\235\320\260\321\207\320\260\320\273\320\276 \321\202\320\265\321\201\321\202\320\260 UART \320\277\320\265\321\200\320\265\320\264\320\260\321\202\321\207\320\270\320\272\320\260 ===" {0 0 0};
    %delay 100000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555723be5a0_0, 0, 1;
    %vpi_call 2 47 "$display", "[%0t] \320\241\320\261\321\200\320\276\321\201 \321\201\320\275\321\217\321\202", $time {0 0 0};
T_4.0 ;
    %load/vec4 v0x5555723be500_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_4.1, 6;
    %wait E_0x55557236ebc0;
    %jmp T_4.0;
T_4.1 ;
    %vpi_call 2 51 "$display", "[%0t] \320\243\321\201\321\202\321\200\320\276\320\271\321\201\321\202\320\262\320\276 \320\263\320\276\321\202\320\276\320\262\320\276 \320\272 \320\277\320\265\321\200\320\265\320\264\320\260\321\207\320\265", $time {0 0 0};
    %vpi_call 2 54 "$display", "[%0t] \320\235\320\260\321\207\320\260\320\273\320\276 \320\277\320\265\321\200\320\265\320\264\320\260\321\207\320\270 \321\201\320\270\320\274\320\262\320\276\320\273\320\260 'A' (0x41)", $time {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555723be710_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555723be710_0, 0, 1;
    %vpi_call 2 59 "$display", "\320\236\320\266\320\270\320\264\320\260\320\265\320\274\320\260\321\217 \320\277\320\276\321\201\320\273\320\265\320\264\320\276\320\262\320\260\321\202\320\265\320\273\321\214\320\275\320\276\321\201\321\202\321\214 (LSB first):" {0 0 0};
    %vpi_call 2 60 "$display", "\320\241\321\202\320\260\321\200\321\202(0) 1 0 0 0 0 0 1 0 \320\247\321\221\321\202\320\275\320\276\321\201\321\202\321\214(1) \320\241\321\202\320\276\320\277(1)" {0 0 0};
T_4.2 ;
    %load/vec4 v0x5555723be640_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_4.3, 6;
    %wait E_0x55557234bf30;
    %jmp T_4.2;
T_4.3 ;
    %vpi_call 2 64 "$display", "[%0t] \320\241\321\202\320\260\321\200\321\202-\320\261\320\270\321\202 \320\276\320\261\320\275\320\260\321\200\321\203\320\266\320\265\320\275", $time {0 0 0};
    %delay 156249000, 0;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x555572376290_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555723bc760_0, 0, 1;
    %fork TD_tb.check_bit, S_0x55557234ad40;
    %join;
    %delay 104166000, 0;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x555572376290_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555723bc760_0, 0, 1;
    %fork TD_tb.check_bit, S_0x55557234ad40;
    %join;
    %delay 104166000, 0;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x555572376290_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555723bc760_0, 0, 1;
    %fork TD_tb.check_bit, S_0x55557234ad40;
    %join;
    %delay 104166000, 0;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x555572376290_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555723bc760_0, 0, 1;
    %fork TD_tb.check_bit, S_0x55557234ad40;
    %join;
    %delay 104166000, 0;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x555572376290_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555723bc760_0, 0, 1;
    %fork TD_tb.check_bit, S_0x55557234ad40;
    %join;
    %delay 104166000, 0;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x555572376290_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555723bc760_0, 0, 1;
    %fork TD_tb.check_bit, S_0x55557234ad40;
    %join;
    %delay 104166000, 0;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x555572376290_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555723bc760_0, 0, 1;
    %fork TD_tb.check_bit, S_0x55557234ad40;
    %join;
    %delay 104166000, 0;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x555572376290_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555723bc760_0, 0, 1;
    %fork TD_tb.check_bit, S_0x55557234ad40;
    %join;
    %delay 104166000, 0;
    %load/vec4 v0x5555723be640_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_4.4, 4;
    %vpi_call 2 79 "$display", "[%0t] \320\221\320\270\321\202 \321\207\321\221\321\202\320\275\320\276\321\201\321\202\320\270 \320\272\320\276\321\200\321\200\320\265\320\272\321\202\320\265\320\275 (1)", $time {0 0 0};
    %jmp T_4.5;
T_4.4 ;
    %vpi_call 2 81 "$error", "\320\236\321\210\320\270\320\261\320\272\320\260 \320\261\320\270\321\202\320\260 \321\207\321\221\321\202\320\275\320\276\321\201\321\202\320\270!" {0 0 0};
T_4.5 ;
    %delay 104166000, 0;
    %load/vec4 v0x5555723be640_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_4.6, 4;
    %vpi_call 2 86 "$display", "[%0t] \320\241\321\202\320\276\320\277-\320\261\320\270\321\202 \320\272\320\276\321\200\321\200\320\265\320\272\321\202\320\265\320\275", $time {0 0 0};
    %jmp T_4.7;
T_4.6 ;
    %vpi_call 2 88 "$error", "\320\236\321\210\320\270\320\261\320\272\320\260 \321\201\321\202\320\276\320\277-\320\261\320\270\321\202\320\260!" {0 0 0};
T_4.7 ;
    %delay 100000000, 0;
    %vpi_call 2 92 "$display", "=== \320\242\320\265\321\201\321\202 \320\267\320\260\320\262\320\265\321\200\321\210\321\221\320\275 \321\203\321\201\320\277\320\265\321\210\320\275\320\276 ===" {0 0 0};
    %vpi_call 2 93 "$finish" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tb.v";
    "uart_tx.v";
