<?xml version="1.0" encoding="UTF-8"?>
<probeData version="2" minor="1">
  <probeset name="EDA_PROBESET" active="true">
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="system_i/ADC_0/inst/ADC_v1_0_S00_AXI_inst/adc_i/data_byte[7]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="16"/>
      </probeOptions>
      <nets>
        <net name="system_i/ADC_0/inst/ADC_v1_0_S00_AXI_inst/adc_i/slv_reg0_reg[15][15]"/>
        <net name="system_i/ADC_0/inst/ADC_v1_0_S00_AXI_inst/adc_i/slv_reg0_reg[15][14]"/>
        <net name="system_i/ADC_0/inst/ADC_v1_0_S00_AXI_inst/adc_i/slv_reg0_reg[15][13]"/>
        <net name="system_i/ADC_0/inst/ADC_v1_0_S00_AXI_inst/adc_i/slv_reg0_reg[15][12]"/>
        <net name="system_i/ADC_0/inst/ADC_v1_0_S00_AXI_inst/adc_i/slv_reg0_reg[15][11]"/>
        <net name="system_i/ADC_0/inst/ADC_v1_0_S00_AXI_inst/adc_i/slv_reg0_reg[15][10]"/>
        <net name="system_i/ADC_0/inst/ADC_v1_0_S00_AXI_inst/adc_i/slv_reg0_reg[15][9]"/>
        <net name="system_i/ADC_0/inst/ADC_v1_0_S00_AXI_inst/adc_i/slv_reg0_reg[15][8]"/>
        <net name="system_i/ADC_0/inst/ADC_v1_0_S00_AXI_inst/adc_i/slv_reg0_reg[15][7]"/>
        <net name="system_i/ADC_0/inst/ADC_v1_0_S00_AXI_inst/adc_i/slv_reg0_reg[15][6]"/>
        <net name="system_i/ADC_0/inst/ADC_v1_0_S00_AXI_inst/adc_i/slv_reg0_reg[15][5]"/>
        <net name="system_i/ADC_0/inst/ADC_v1_0_S00_AXI_inst/adc_i/slv_reg0_reg[15][4]"/>
        <net name="system_i/ADC_0/inst/ADC_v1_0_S00_AXI_inst/adc_i/slv_reg0_reg[15][3]"/>
        <net name="system_i/ADC_0/inst/ADC_v1_0_S00_AXI_inst/adc_i/slv_reg0_reg[15][2]"/>
        <net name="system_i/ADC_0/inst/ADC_v1_0_S00_AXI_inst/adc_i/slv_reg0_reg[15][1]"/>
        <net name="system_i/ADC_0/inst/ADC_v1_0_S00_AXI_inst/adc_i/slv_reg0_reg[15][0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="2"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="system_i/ADC_0/inst/ADC_v1_0_S00_AXI_inst/adc_i/spi_master_i/ADC_MISO"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="3"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="system_i/ADC_0/inst/ADC_v1_0_S00_AXI_inst/adc_i/spi_master_i/ADC_reset"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="u_ila_1"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="system_i/ADC_0/inst/ADC_v1_0_S00_AXI_inst/adc_i/spi_master_i/ADC_Clk_2Mhz"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="u_ila_1"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="system_i/ADC_0/inst/ADC_v1_0_S00_AXI_inst/adc_i/spi_master_i/ADC_MOSI"/>
      </nets>
    </probe>
  </probeset>
</probeData>
