HelpInfo,C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\html,fpgahelp.qhc,errormessages.mp,C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin\mbin\assistant
Implementation;Synthesis;RootName:cyq_74HC165
Implementation;Synthesis|| MT530 ||@W:Found inferred clock cyq_74HC165|CP which controls 8 sequential elements including Q[7]. This clock has no specified timing constraint which may adversely impact design performance. ||cyq_74HC165.srr(110);liberoaction://cross_probe/hdl/file/'E:\3122008883\J3122008883_test3\synthesis\cyq_74HC165.srr'/linenumber/110||cyq_fsm1.v(11);liberoaction://cross_probe/hdl/file/'e:\3122008883\j3122008883_test3\hdl\cyq_fsm1.v'/linenumber/11
Implementation;Synthesis|| MT420 ||@W:Found inferred clock cyq_74HC165|CP with period 10.00ns. Please declare a user-defined clock on object "p:CP"||cyq_74HC165.srr(237);liberoaction://cross_probe/hdl/file/'E:\3122008883\J3122008883_test3\synthesis\cyq_74HC165.srr'/linenumber/237||null;null
Implementation;Synthesis|| MT320 ||@N: This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.||cyq_74HC165.srr(253);liberoaction://cross_probe/hdl/file/'E:\3122008883\J3122008883_test3\synthesis\cyq_74HC165.srr'/linenumber/253||null;null
Implementation;Synthesis|| MT322 ||@N: Clock constraints include only register-to-register paths associated with each individual clock.||cyq_74HC165.srr(255);liberoaction://cross_probe/hdl/file/'E:\3122008883\J3122008883_test3\synthesis\cyq_74HC165.srr'/linenumber/255||null;null
