<dec f='llvm/llvm/include/llvm/CodeGen/SelectionDAG.h' l='1860' type='const llvm::APInt * llvm::SelectionDAG::getValidMinimumShiftAmountConstant(llvm::SDValue V, const llvm::APInt &amp; DemandedElts) const'/>
<doc f='llvm/llvm/include/llvm/CodeGen/SelectionDAG.h' l='1857'>/// If a SHL/SRA/SRL node \p V has constant shift amounts that are all less
  /// than the element bit-width of the shift node, return the minimum value.</doc>
<def f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAG.cpp' l='2606' ll='2633' type='const llvm::APInt * llvm::SelectionDAG::getValidMinimumShiftAmountConstant(llvm::SDValue V, const llvm::APInt &amp; DemandedElts) const'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAG.cpp' l='3008' u='c' c='_ZNK4llvm12SelectionDAG16computeKnownBitsENS_7SDValueERKNS_5APIntEj'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAG.cpp' l='3018' u='c' c='_ZNK4llvm12SelectionDAG16computeKnownBitsENS_7SDValueERKNS_5APIntEj'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAG.cpp' l='3683' u='c' c='_ZNK4llvm12SelectionDAG18ComputeNumSignBitsENS_7SDValueERKNS_5APIntEj'/>
