

================================================================
== Vivado HLS Report for 'max_pool_2'
================================================================
* Date:           Mon Aug  5 20:00:01 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cnn
* Solution:       mp_2_fp4
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    17.357|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  1603|  1603|  1603|  1603|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------------------+------+------+----------+-----------+-----------+------+----------+
        |                                      |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |               Loop Name              |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------------------+------+------+----------+-----------+-----------+------+----------+
        |- Filter_Loop_Col_Loop_Pool_Row_Loop  |  1601|  1601|         4|          2|          1|   800|    yes   |
        +--------------------------------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      0|       0|    581|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      0|      66|    239|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    210|    -|
|Register         |        -|      -|     259|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     325|   1030|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+----+-----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E| FF | LUT | URAM|
    +--------------------------+----------------------+---------+-------+----+-----+-----+
    |cnn_fcmp_32ns_32neOg_U21  |cnn_fcmp_32ns_32neOg  |        0|      0|  66|  239|    0|
    +--------------------------+----------------------+---------+-------+----+-----+-----+
    |Total                     |                      |        0|      0|  66|  239|    0|
    +--------------------------+----------------------+---------+-------+----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |mul_ln29_fu_493_p2       |     *    |      0|  0|  13|           4|           4|
    |add_ln10_fu_245_p2       |     +    |      0|  0|  14|          10|           1|
    |add_ln13_1_fu_574_p2     |     +    |      0|  0|  15|           7|           1|
    |add_ln16_fu_549_p2       |     +    |      0|  0|  15|           5|           1|
    |add_ln29_1_fu_513_p2     |     +    |      0|  0|  12|          12|          12|
    |add_ln29_2_fu_524_p2     |     +    |      0|  0|  15|           8|           8|
    |add_ln29_3_fu_538_p2     |     +    |      0|  0|  12|          12|          12|
    |add_ln29_fu_499_p2       |     +    |      0|  0|  15|           8|           8|
    |add_ln36_1_fu_707_p2     |     +    |      0|  0|  15|           6|           6|
    |add_ln36_2_fu_721_p2     |     +    |      0|  0|  14|          10|          10|
    |add_ln36_fu_604_p2       |     +    |      0|  0|  15|           6|           6|
    |c_fu_407_p2              |     +    |      0|  0|  12|           1|           3|
    |f_fu_251_p2              |     +    |      0|  0|  15|           1|           5|
    |i_fu_483_p2              |     +    |      0|  0|  13|           4|           4|
    |mpr_fu_563_p2            |     +    |      0|  0|  10|           1|           2|
    |r_fu_329_p2              |     +    |      0|  0|  12|           1|           3|
    |and_ln13_fu_401_p2       |    and   |      0|  0|   2|           1|           1|
    |and_ln29_1_fu_686_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln29_2_fu_797_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln29_3_fu_803_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln29_4_fu_311_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln29_5_fu_323_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln29_fu_680_p2       |    and   |      0|  0|   2|           1|           1|
    |icmp_ln10_fu_239_p2      |   icmp   |      0|  0|  13|          10|           9|
    |icmp_ln13_fu_257_p2      |   icmp   |      0|  0|  11|           7|           6|
    |icmp_ln16_fu_317_p2      |   icmp   |      0|  0|  11|           5|           4|
    |icmp_ln20_1_fu_699_p2    |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln20_fu_305_p2      |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln29_1_fu_650_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln29_2_fu_662_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln29_3_fu_668_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln29_4_fu_761_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln29_5_fu_767_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln29_6_fu_779_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln29_7_fu_785_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln29_fu_644_p2      |   icmp   |      0|  0|  11|           8|           2|
    |or_ln13_1_fu_395_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln13_fu_335_p2        |    or    |      0|  0|   2|           1|           1|
    |or_ln16_1_fu_419_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln16_fu_413_p2        |    or    |      0|  0|   2|           1|           1|
    |or_ln27_1_fu_453_p2      |    or    |      0|  0|   4|           4|           1|
    |or_ln27_fu_233_p2        |    or    |      0|  0|   4|           4|           1|
    |or_ln29_1_fu_674_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln29_2_fu_773_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln29_3_fu_791_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln29_fu_656_p2        |    or    |      0|  0|   2|           1|           1|
    |max_pool_out_d0          |  select  |      0|  0|  32|           1|          32|
    |select_ln13_1_fu_357_p3  |  select  |      0|  0|   4|           1|           4|
    |select_ln13_2_fu_365_p3  |  select  |      0|  0|   3|           1|           3|
    |select_ln13_3_fu_373_p3  |  select  |      0|  0|   4|           1|           1|
    |select_ln13_4_fu_381_p3  |  select  |      0|  0|   4|           1|           1|
    |select_ln13_5_fu_580_p3  |  select  |      0|  0|   7|           1|           1|
    |select_ln13_fu_341_p3    |  select  |      0|  0|   3|           1|           1|
    |select_ln16_1_fu_425_p3  |  select  |      0|  0|   2|           1|           1|
    |select_ln16_2_fu_441_p3  |  select  |      0|  0|   4|           1|           4|
    |select_ln16_3_fu_459_p3  |  select  |      0|  0|   4|           1|           4|
    |select_ln16_4_fu_471_p3  |  select  |      0|  0|   3|           1|           3|
    |select_ln16_5_fu_568_p3  |  select  |      0|  0|   5|           1|           1|
    |select_ln16_fu_555_p3    |  select  |      0|  0|  32|           1|          24|
    |select_ln29_2_fu_263_p3  |  select  |      0|  0|   3|           1|           1|
    |select_ln29_3_fu_271_p3  |  select  |      0|  0|   5|           1|           5|
    |select_ln29_4_fu_291_p3  |  select  |      0|  0|   4|           1|           1|
    |select_ln29_fu_692_p3    |  select  |      0|  0|  32|           1|          32|
    |ap_enable_pp0            |    xor   |      0|  0|   2|           1|           2|
    |xor_ln13_fu_389_p2       |    xor   |      0|  0|   2|           1|           2|
    |xor_ln29_fu_299_p2       |    xor   |      0|  0|   2|           1|           2|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 581|         289|         265|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------+----+-----------+-----+-----------+
    |                    Name                   | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                  |  27|          5|    1|          5|
    |ap_enable_reg_pp0_iter1                    |   9|          2|    1|          2|
    |ap_phi_mux_c_0_phi_fu_190_p4               |   9|          2|    3|          6|
    |ap_phi_mux_f_0_phi_fu_145_p4               |   9|          2|    5|         10|
    |ap_phi_mux_indvar_flatten22_phi_fu_156_p4  |   9|          2|    7|         14|
    |ap_phi_mux_indvar_flatten59_phi_fu_134_p4  |   9|          2|   10|         20|
    |ap_phi_mux_indvar_flatten_phi_fu_179_p4    |   9|          2|    5|         10|
    |ap_phi_mux_max_0_phi_fu_201_p4             |   9|          2|   32|         64|
    |ap_phi_mux_mpr_0_phi_fu_213_p4             |   9|          2|    2|          4|
    |ap_phi_mux_r_0_phi_fu_168_p4               |   9|          2|    3|          6|
    |c_0_reg_186                                |   9|          2|    3|          6|
    |f_0_reg_141                                |   9|          2|    5|         10|
    |grp_fu_220_p0                              |  15|          3|   32|         96|
    |grp_fu_220_p1                              |  15|          3|   32|         96|
    |indvar_flatten22_reg_152                   |   9|          2|    7|         14|
    |indvar_flatten59_reg_130                   |   9|          2|   10|         20|
    |indvar_flatten_reg_175                     |   9|          2|    5|         10|
    |max_0_reg_197                              |   9|          2|   32|         64|
    |mpr_0_reg_209                              |   9|          2|    2|          4|
    |r_0_reg_164                                |   9|          2|    3|          6|
    +-------------------------------------------+----+-----------+-----+-----------+
    |Total                                      | 210|         45|  200|        467|
    +-------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |add_ln10_reg_824                 |  10|   0|   10|          0|
    |add_ln16_reg_878                 |   5|   0|    5|          0|
    |add_ln36_2_reg_931               |  10|   0|   10|          0|
    |ap_CS_fsm                        |   4|   0|    4|          0|
    |ap_enable_reg_pp0_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1          |   1|   0|    1|          0|
    |c_0_reg_186                      |   3|   0|    3|          0|
    |conv_2_out_load_1_reg_897        |  32|   0|   32|          0|
    |conv_2_out_load_reg_890          |  32|   0|   32|          0|
    |f_0_reg_141                      |   5|   0|    5|          0|
    |icmp_ln10_reg_820                |   1|   0|    1|          0|
    |icmp_ln10_reg_820_pp0_iter1_reg  |   1|   0|    1|          0|
    |icmp_ln13_reg_829                |   1|   0|    1|          0|
    |icmp_ln20_1_reg_927              |   1|   0|    1|          0|
    |indvar_flatten22_reg_152         |   7|   0|    7|          0|
    |indvar_flatten59_reg_130         |  10|   0|   10|          0|
    |indvar_flatten_reg_175           |   5|   0|    5|          0|
    |max_0_reg_197                    |  32|   0|   32|          0|
    |mpr_0_reg_209                    |   2|   0|    2|          0|
    |mpr_reg_904                      |   2|   0|    2|          0|
    |or_ln13_reg_840                  |   1|   0|    1|          0|
    |or_ln16_1_reg_852                |   1|   0|    1|          0|
    |r_0_reg_164                      |   3|   0|    3|          0|
    |select_ln13_2_reg_845            |   3|   0|    3|          0|
    |select_ln13_5_reg_915            |   7|   0|    7|          0|
    |select_ln16_1_reg_857            |   2|   0|    2|          0|
    |select_ln16_4_reg_862            |   3|   0|    3|          0|
    |select_ln16_5_reg_910            |   5|   0|    5|          0|
    |select_ln16_reg_883              |  32|   0|   32|          0|
    |select_ln29_3_reg_834            |   5|   0|    5|          0|
    |select_ln29_reg_920              |  32|   0|   32|          0|
    +---------------------------------+----+----+-----+-----------+
    |Total                            | 259|   0|  259|          0|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs |  max_pool_2  | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs |  max_pool_2  | return value |
|ap_start               |  in |    1| ap_ctrl_hs |  max_pool_2  | return value |
|ap_done                | out |    1| ap_ctrl_hs |  max_pool_2  | return value |
|ap_idle                | out |    1| ap_ctrl_hs |  max_pool_2  | return value |
|ap_ready               | out |    1| ap_ctrl_hs |  max_pool_2  | return value |
|max_pool_out_address0  | out |    9|  ap_memory | max_pool_out |     array    |
|max_pool_out_ce0       | out |    1|  ap_memory | max_pool_out |     array    |
|max_pool_out_we0       | out |    1|  ap_memory | max_pool_out |     array    |
|max_pool_out_d0        | out |   32|  ap_memory | max_pool_out |     array    |
|conv_2_out_address0    | out |   11|  ap_memory |  conv_2_out  |     array    |
|conv_2_out_ce0         | out |    1|  ap_memory |  conv_2_out  |     array    |
|conv_2_out_q0          |  in |   32|  ap_memory |  conv_2_out  |     array    |
|conv_2_out_address1    | out |   11|  ap_memory |  conv_2_out  |     array    |
|conv_2_out_ce1         | out |    1|  ap_memory |  conv_2_out  |     array    |
|conv_2_out_q1          |  in |   32|  ap_memory |  conv_2_out  |     array    |
+-----------------------+-----+-----+------------+--------------+--------------+

