-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
-- Version: 2021.2
-- Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity myproject_axi_decision_function_7 is
port (
    ap_ready : OUT STD_LOGIC;
    p_read1 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read2 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read3 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read4 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read5 : IN STD_LOGIC_VECTOR (31 downto 0);
    ap_return : OUT STD_LOGIC_VECTOR (31 downto 0) );
end;


architecture behav of myproject_axi_decision_function_7 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_15D2D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000010101110100101101";
    constant ap_const_lv32_D70F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000001101011100001111";
    constant ap_const_lv32_E978 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000001110100101111000";
    constant ap_const_lv32_FFFEF2C4 : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111101111001011000100";
    constant ap_const_lv32_1F9F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000001111110011111";
    constant ap_const_lv32_FFFF5EB0 : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111110101111010110000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv3_4 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv3_5 : STD_LOGIC_VECTOR (2 downto 0) := "101";
    constant ap_const_lv3_6 : STD_LOGIC_VECTOR (2 downto 0) := "110";
    constant ap_const_lv32_FFFFD943 : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111101100101000011";
    constant ap_const_lv32_3EDC : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000011111011011100";
    constant ap_const_lv32_FFFFDA89 : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111101101010001001";
    constant ap_const_lv32_FFFFFE8E : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111010001110";
    constant ap_const_lv32_7955 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000111100101010101";
    constant ap_const_lv32_7B4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000011110110100";
    constant ap_const_lv32_A4FD : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000001010010011111101";
    constant ap_const_logic_0 : STD_LOGIC := '0';

attribute shreg_extract : string;
    signal comparison_fu_90_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal comparison_13_fu_96_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal comparison_14_fu_102_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal activation_16_fu_126_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln195_6_fu_144_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal comparison_15_fu_108_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal activation_17_fu_132_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal comparison_16_fu_114_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln195_fu_138_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln193_fu_162_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal comparison_17_fu_120_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln193_18_fu_174_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal activation_fu_150_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal activation_18_fu_156_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln208_7_fu_192_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln208_fu_186_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln208_fu_198_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal or_ln208_8_fu_202_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal activation_19_fu_168_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln208_fu_208_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln208_11_fu_222_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal or_ln208_9_fu_216_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln208_3_fu_230_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal or_ln208_10_fu_234_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal activation_20_fu_180_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln208_12_fu_240_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal or_ln208_11_fu_248_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln208_13_fu_254_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal agg_result_fu_270_p8 : STD_LOGIC_VECTOR (2 downto 0);
    signal agg_result_fu_270_p9 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_ce_reg : STD_LOGIC;

    component myproject_axi_mux_73_32_1_1_x6 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        din5_WIDTH : INTEGER;
        din6_WIDTH : INTEGER;
        din7_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        din2 : IN STD_LOGIC_VECTOR (31 downto 0);
        din3 : IN STD_LOGIC_VECTOR (31 downto 0);
        din4 : IN STD_LOGIC_VECTOR (31 downto 0);
        din5 : IN STD_LOGIC_VECTOR (31 downto 0);
        din6 : IN STD_LOGIC_VECTOR (31 downto 0);
        din7 : IN STD_LOGIC_VECTOR (2 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;



begin
    mux_73_32_1_1_x6_U319 : component myproject_axi_mux_73_32_1_1_x6
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 32,
        din5_WIDTH => 32,
        din6_WIDTH => 32,
        din7_WIDTH => 3,
        dout_WIDTH => 32)
    port map (
        din0 => ap_const_lv32_FFFFD943,
        din1 => ap_const_lv32_3EDC,
        din2 => ap_const_lv32_FFFFDA89,
        din3 => ap_const_lv32_FFFFFE8E,
        din4 => ap_const_lv32_7955,
        din5 => ap_const_lv32_7B4,
        din6 => ap_const_lv32_A4FD,
        din7 => agg_result_fu_270_p8,
        dout => agg_result_fu_270_p9);




    activation_16_fu_126_p2 <= (comparison_fu_90_p2 xor ap_const_lv1_1);
    activation_17_fu_132_p2 <= (comparison_fu_90_p2 and comparison_13_fu_96_p2);
    activation_18_fu_156_p2 <= (comparison_15_fu_108_p2 and activation_17_fu_132_p2);
    activation_19_fu_168_p2 <= (comparison_fu_90_p2 and and_ln193_fu_162_p2);
    activation_20_fu_180_p2 <= (comparison_14_fu_102_p2 and and_ln193_18_fu_174_p2);
    activation_fu_150_p2 <= (xor_ln195_6_fu_144_p2 and activation_16_fu_126_p2);
    agg_result_fu_270_p8 <= 
        select_ln208_13_fu_254_p3 when (or_ln208_11_fu_248_p2(0) = '1') else 
        ap_const_lv3_6;
    and_ln193_18_fu_174_p2 <= (comparison_17_fu_120_p2 and activation_16_fu_126_p2);
    and_ln193_fu_162_p2 <= (xor_ln195_fu_138_p2 and comparison_16_fu_114_p2);
    ap_ready <= ap_const_logic_1;
    ap_return <= agg_result_fu_270_p9;
    comparison_13_fu_96_p2 <= "1" when (signed(p_read5) < signed(ap_const_lv32_D70F)) else "0";
    comparison_14_fu_102_p2 <= "1" when (signed(p_read2) < signed(ap_const_lv32_E978)) else "0";
    comparison_15_fu_108_p2 <= "1" when (signed(p_read1) < signed(ap_const_lv32_FFFEF2C4)) else "0";
    comparison_16_fu_114_p2 <= "1" when (signed(p_read2) < signed(ap_const_lv32_1F9F)) else "0";
    comparison_17_fu_120_p2 <= "1" when (signed(p_read4) < signed(ap_const_lv32_FFFF5EB0)) else "0";
    comparison_fu_90_p2 <= "1" when (signed(p_read3) < signed(ap_const_lv32_15D2D)) else "0";
    or_ln208_10_fu_234_p2 <= (comparison_fu_90_p2 or activation_fu_150_p2);
    or_ln208_11_fu_248_p2 <= (or_ln208_10_fu_234_p2 or activation_20_fu_180_p2);
    or_ln208_7_fu_192_p2 <= (comparison_fu_90_p2 or comparison_14_fu_102_p2);
    or_ln208_8_fu_202_p2 <= (activation_fu_150_p2 or activation_17_fu_132_p2);
    or_ln208_9_fu_216_p2 <= (or_ln208_8_fu_202_p2 or activation_19_fu_168_p2);
    or_ln208_fu_186_p2 <= (activation_fu_150_p2 or activation_18_fu_156_p2);
    select_ln208_11_fu_222_p3 <= 
        select_ln208_fu_208_p3 when (or_ln208_8_fu_202_p2(0) = '1') else 
        ap_const_lv2_3;
    select_ln208_12_fu_240_p3 <= 
        zext_ln208_3_fu_230_p1 when (or_ln208_9_fu_216_p2(0) = '1') else 
        ap_const_lv3_4;
    select_ln208_13_fu_254_p3 <= 
        select_ln208_12_fu_240_p3 when (or_ln208_10_fu_234_p2(0) = '1') else 
        ap_const_lv3_5;
    select_ln208_fu_208_p3 <= 
        zext_ln208_fu_198_p1 when (or_ln208_fu_186_p2(0) = '1') else 
        ap_const_lv2_2;
    xor_ln195_6_fu_144_p2 <= (comparison_14_fu_102_p2 xor ap_const_lv1_1);
    xor_ln195_fu_138_p2 <= (comparison_13_fu_96_p2 xor ap_const_lv1_1);
    zext_ln208_3_fu_230_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln208_11_fu_222_p3),3));
    zext_ln208_fu_198_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln208_7_fu_192_p2),2));
end behav;
