{
    "ViewList": [
        {
            "access": "RO",
            "address": 4020,
            "alloc": 4020,
            "length": 1,
            "name": "Dirty",
            "type": "c_ushort",
            "varname": "FPGA_version.Dirty",
            "varwrite": "NULL"
        },
        {
            "access": "RO",
            "address": 4001,
            "alloc": 4001,
            "length": 2,
            "name": "Hash",
            "type": "c_uint",
            "varname": "M3_version.Hash",
            "varwrite": "NULL"
        }
    ]
}