--**********************************************************
-- Experiment 6 - 4.2(c)
--	Author: C. A. Snyder
--			  M. Bbela
--			  B. Rutledge
--	
--	File:	zero_fsm.vhd
--
--	Design units:
--		ENTITY zero_fsm
--		ARCHITECTURE fsm_arch
--
--	Purpose: hold the states for the zero counting circuit  
--
--	Library/Package:
--		ieee.std_logic_1164
--		ieee.std_logic_unsigned
--
--	Software/Version:
--		Simulated by: Altera Quartus v13.0
--		Synthesized by: Altera Quartus v13.0
--
--	Revisiom History:
--		Version 1.0:
--		Date: 10/26/2015
--		Comments: Original
--**********************************************************

LIBRARY ieee;
USE ieee.std_logic_1164.ALL;
USE ieee.std_logic_unsigned.ALL; 

ENTITY IS 
	PORT(
		fsm_clk, fsm_start, fsm_reset: IN  std_logic;
	)