{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1649764235483 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Design Assistant Quartus Prime " "Running Quartus Prime Design Assistant" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1649764235498 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 12 19:50:34 2022 " "Processing started: Tue Apr 12 19:50:34 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1649764235498 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Assistant" 0 -1 1649764235498 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_drc au_filter -c au_filter " "Command: quartus_drc au_filter -c au_filter" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Assistant" 0 -1 1649764235498 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Assistant" 0 -1 1649764236761 ""}
{ "Info" "ISTA_SDC_FOUND" "au_filter.sdc " "Reading SDC File: 'au_filter.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Design Assistant" 0 -1 1649764236895 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "au_filter.sdc 48 i2s_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\] pin " "Ignored filter at au_filter.sdc(48): i2s_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\] could not be matched with a pin" {  } { { "D:/qq/fpga_learning/li/fpga/au_filter/prj/au_filter.sdc" "" { Text "D:/qq/fpga_learning/li/fpga/au_filter/prj/au_filter.sdc" 48 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1649764236901 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "au_filter.sdc 48 i2s_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] pin " "Ignored filter at au_filter.sdc(48): i2s_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] could not be matched with a pin" {  } { { "D:/qq/fpga_learning/li/fpga/au_filter/prj/au_filter.sdc" "" { Text "D:/qq/fpga_learning/li/fpga/au_filter/prj/au_filter.sdc" 48 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1649764236901 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock au_filter.sdc 48 Argument <targets> is an empty collection " "Ignored create_generated_clock at au_filter.sdc(48): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name \{i2s_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} -source \[get_pins \{i2s_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\}\] -duty_cycle 50/1 -multiply_by 32 -divide_by 625 -master_clock \{sys_clk\} \[get_pins \{i2s_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]  " "create_generated_clock -name \{i2s_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} -source \[get_pins \{i2s_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\}\] -duty_cycle 50/1 -multiply_by 32 -divide_by 625 -master_clock \{sys_clk\} \[get_pins \{i2s_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] " {  } { { "D:/qq/fpga_learning/li/fpga/au_filter/prj/au_filter.sdc" "" { Text "D:/qq/fpga_learning/li/fpga/au_filter/prj/au_filter.sdc" 48 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1649764236902 ""}  } { { "D:/qq/fpga_learning/li/fpga/au_filter/prj/au_filter.sdc" "" { Text "D:/qq/fpga_learning/li/fpga/au_filter/prj/au_filter.sdc" 48 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1649764236902 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock au_filter.sdc 48 Argument -source is an empty collection " "Ignored create_generated_clock at au_filter.sdc(48): Argument -source is an empty collection" {  } { { "D:/qq/fpga_learning/li/fpga/au_filter/prj/au_filter.sdc" "" { Text "D:/qq/fpga_learning/li/fpga/au_filter/prj/au_filter.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1649764236902 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "au_filter.sdc 49 i2s_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] pin " "Ignored filter at au_filter.sdc(49): i2s_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] could not be matched with a pin" {  } { { "D:/qq/fpga_learning/li/fpga/au_filter/prj/au_filter.sdc" "" { Text "D:/qq/fpga_learning/li/fpga/au_filter/prj/au_filter.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1649764236902 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock au_filter.sdc 49 Argument <targets> is an empty collection " "Ignored create_generated_clock at au_filter.sdc(49): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name \{i2s_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} -source \[get_pins \{i2s_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\}\] -duty_cycle 50/1 -multiply_by 1 -divide_by 1250 -master_clock \{sys_clk\} \[get_pins \{i2s_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\]  " "create_generated_clock -name \{i2s_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} -source \[get_pins \{i2s_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\}\] -duty_cycle 50/1 -multiply_by 1 -divide_by 1250 -master_clock \{sys_clk\} \[get_pins \{i2s_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] " {  } { { "D:/qq/fpga_learning/li/fpga/au_filter/prj/au_filter.sdc" "" { Text "D:/qq/fpga_learning/li/fpga/au_filter/prj/au_filter.sdc" 49 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1649764236902 ""}  } { { "D:/qq/fpga_learning/li/fpga/au_filter/prj/au_filter.sdc" "" { Text "D:/qq/fpga_learning/li/fpga/au_filter/prj/au_filter.sdc" 49 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1649764236902 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock au_filter.sdc 49 Argument -source is an empty collection " "Ignored create_generated_clock at au_filter.sdc(49): Argument -source is an empty collection" {  } { { "D:/qq/fpga_learning/li/fpga/au_filter/prj/au_filter.sdc" "" { Text "D:/qq/fpga_learning/li/fpga/au_filter/prj/au_filter.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1649764236902 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "bclk " "Node: bclk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register i2s:i2s_inst\|receive_left_data\[23\] bclk " "Register i2s:i2s_inst\|receive_left_data\[23\] is being clocked by bclk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1649764236913 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Design Assistant" 0 -1 1649764236913 "|au_filter|bclk"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sys_clk (Rise) sys_clk (Rise) setup and hold " "From sys_clk (Rise) to sys_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1649764236917 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Design Assistant" 0 -1 1649764236917 ""}
{ "Critical Warning" "WDRC_CLOCK_SPINES" "Rule C105: Clock signal should be a global signal 25 1 " "(High) Rule C105: Clock signal should be a global signal. (Reporting threshold:25). Found 1 node(s) related to this rule." { { "Info" "IDRC_RULE_TURNED_OFF_CLK_SPINES" "25 " "The following clocks all contain more than 25 fanouts. You can either change the following clock signals to global signals, or adjust the reporting threshold in the Design Assistant Settings page." {  } {  } 0 308076 "The following clocks all contain more than %1!d! fanouts. You can either change the following clock signals to global signals, or adjust the reporting threshold in the Design Assistant Settings page." 0 0 "Design Software" 0 -1 1649764237020 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " bclk " "Node  \"bclk\"" {  } { { "../rtl/au_filter.v" "" { Text "D:/qq/fpga_learning/li/fpga/au_filter/rtl/au_filter.v" 7 0 0 } } { "temporary_test_loc" "" { Generic "D:/qq/fpga_learning/li/fpga/au_filter/prj/" { { 0 { 0 ""} 0 101 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1649764237020 ""}  } {  } 1 308042 "(High) %1!s!. (Reporting threshold:%2!d!). Found %3!d! node(s) related to this rule." 0 0 "Design Assistant" 0 -1 1649764237020 ""}
{ "Warning" "WDRC_EXTERNAL_RESET" "Rule R102: External reset signals should be synchronized using two cascaded registers 1 " "(Medium) Rule R102: External reset signals should be synchronized using two cascaded registers. Found 1 node(s) related to this rule." { { "Warning" "WDRC_NODES_WARNING" " sys_rst " "Node  \"sys_rst\"" {  } { { "../rtl/au_filter.v" "" { Text "D:/qq/fpga_learning/li/fpga/au_filter/rtl/au_filter.v" 5 0 0 } } { "temporary_test_loc" "" { Generic "D:/qq/fpga_learning/li/fpga/au_filter/prj/" { { 0 { 0 ""} 0 100 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1649764237021 ""}  } {  } 0 308023 "(Medium) %1!s!. Found %2!d! node(s) related to this rule." 0 0 "Design Assistant" 0 -1 1649764237021 ""}
{ "Warning" "WDRC_SYNZER_IN_ALL_SIGNAL_BTW_ASYNC_CLK_DOMAIN" "Rule D102: Multiple data bits that are transferred across asynchronous clock domains are synchronized, but not all bits may be aligned in the receiving clock domain 2 1 " "(Medium) Rule D102: Multiple data bits that are transferred across asynchronous clock domains are synchronized, but not all bits may be aligned in the receiving clock domain. (Value defined:2). Found 1 asynchronous clock domain interface structure(s) related to this rule." { { "Warning" "WDRC_NODES_WARNING" " i2s:i2s_inst\|receive_left_data (Bus) " "Node  \"i2s:i2s_inst\|receive_left_data (Bus)\"" {  } { { "../rtl/i2s/i2s.v" "" { Text "D:/qq/fpga_learning/li/fpga/au_filter/rtl/i2s/i2s.v" 76 -1 0 } } { "temporary_test_loc" "" { Generic "D:/qq/fpga_learning/li/fpga/au_filter/prj/" { { 0 { 0 ""} 0 554 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1649764237021 ""}  } {  } 0 308071 "(Medium) %1!s!. (Value defined:%2!d!). Found %3!d! asynchronous clock domain interface structure(s) related to this rule." 0 0 "Design Assistant" 0 -1 1649764237021 ""}
{ "Info" "IDRC_HIGH_FANOUT" "Rule T101: Nodes with more than the specified number of fan-outs 30 4 " "(Information) Rule T101: Nodes with more than the specified number of fan-outs. (Value defined:30). Found 4 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " FirIP:FirIP_inst\|fir:fir_inst\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|dspba_delay:d_u0_m0_wo0_compute_q_18\|delay_signals\[0\]\[0\] " "Node  \"FirIP:FirIP_inst\|fir:fir_inst\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|dspba_delay:d_u0_m0_wo0_compute_q_18\|delay_signals\[0\]\[0\]\"" {  } { { "ipcore/fir/fir/dspba_library.vhd" "" { Text "D:/qq/fpga_learning/li/fpga/au_filter/prj/ipcore/fir/fir/dspba_library.vhd" 47 -1 0 } } { "temporary_test_loc" "" { Generic "D:/qq/fpga_learning/li/fpga/au_filter/prj/" { { 0 { 0 ""} 0 876 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1649764237022 ""} { "Info" "IDRC_NODES_INFO" " sys_rst~inputclkctrl " "Node  \"sys_rst~inputclkctrl\"" {  } { { "../rtl/au_filter.v" "" { Text "D:/qq/fpga_learning/li/fpga/au_filter/rtl/au_filter.v" 5 0 0 } } { "temporary_test_loc" "" { Generic "D:/qq/fpga_learning/li/fpga/au_filter/prj/" { { 0 { 0 ""} 0 2210 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1649764237022 ""} { "Info" "IDRC_NODES_INFO" " sys_clk~inputclkctrl " "Node  \"sys_clk~inputclkctrl\"" {  } { { "../rtl/au_filter.v" "" { Text "D:/qq/fpga_learning/li/fpga/au_filter/rtl/au_filter.v" 4 0 0 } } { "temporary_test_loc" "" { Generic "D:/qq/fpga_learning/li/fpga/au_filter/prj/" { { 0 { 0 ""} 0 2211 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1649764237022 ""} { "Info" "IDRC_NODES_INFO" " FirIP:FirIP_inst\|fir:fir_inst\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|\\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c\[10\] " "Node  \"FirIP:FirIP_inst\|fir:fir_inst\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|\\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c\[10\]\"" {  } { { "temporary_test_loc" "" { Generic "D:/qq/fpga_learning/li/fpga/au_filter/prj/" { { 0 { 0 ""} 0 489 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1649764237022 ""}  } {  } 0 308046 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "Design Assistant" 0 -1 1649764237022 ""}
{ "Info" "IDRC_TOP_FANOUT" "Rule T102: Top nodes with the highest number of fan-outs 50 50 " "(Information) Rule T102: Top nodes with the highest number of fan-outs. (Value defined:50). Found 50 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " sys_clk~inputclkctrl " "Node  \"sys_clk~inputclkctrl\"" {  } { { "../rtl/au_filter.v" "" { Text "D:/qq/fpga_learning/li/fpga/au_filter/rtl/au_filter.v" 4 0 0 } } { "temporary_test_loc" "" { Generic "D:/qq/fpga_learning/li/fpga/au_filter/prj/" { { 0 { 0 ""} 0 2211 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1649764237024 ""} { "Info" "IDRC_NODES_INFO" " sys_rst~inputclkctrl " "Node  \"sys_rst~inputclkctrl\"" {  } { { "../rtl/au_filter.v" "" { Text "D:/qq/fpga_learning/li/fpga/au_filter/rtl/au_filter.v" 5 0 0 } } { "temporary_test_loc" "" { Generic "D:/qq/fpga_learning/li/fpga/au_filter/prj/" { { 0 { 0 ""} 0 2210 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1649764237024 ""} { "Info" "IDRC_NODES_INFO" " FirIP:FirIP_inst\|fir:fir_inst\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|\\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c\[10\] " "Node  \"FirIP:FirIP_inst\|fir:fir_inst\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|\\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c\[10\]\"" {  } { { "temporary_test_loc" "" { Generic "D:/qq/fpga_learning/li/fpga/au_filter/prj/" { { 0 { 0 ""} 0 489 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1649764237024 ""} { "Info" "IDRC_NODES_INFO" " FirIP:FirIP_inst\|fir:fir_inst\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|dspba_delay:d_u0_m0_wo0_compute_q_18\|delay_signals\[0\]\[0\] " "Node  \"FirIP:FirIP_inst\|fir:fir_inst\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|dspba_delay:d_u0_m0_wo0_compute_q_18\|delay_signals\[0\]\[0\]\"" {  } { { "ipcore/fir/fir/dspba_library.vhd" "" { Text "D:/qq/fpga_learning/li/fpga/au_filter/prj/ipcore/fir/fir/dspba_library.vhd" 47 -1 0 } } { "temporary_test_loc" "" { Generic "D:/qq/fpga_learning/li/fpga/au_filter/prj/" { { 0 { 0 ""} 0 876 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1649764237024 ""} { "Info" "IDRC_NODES_INFO" " i2s:i2s_inst\|left_data\[0\]~0 " "Node  \"i2s:i2s_inst\|left_data\[0\]~0\"" {  } { { "../rtl/i2s/i2s.v" "" { Text "D:/qq/fpga_learning/li/fpga/au_filter/rtl/i2s/i2s.v" 45 -1 0 } } { "temporary_test_loc" "" { Generic "D:/qq/fpga_learning/li/fpga/au_filter/prj/" { { 0 { 0 ""} 0 1221 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1649764237024 ""} { "Info" "IDRC_NODES_INFO" " i2s:i2s_inst\|Equal0~1 " "Node  \"i2s:i2s_inst\|Equal0~1\"" {  } { { "../rtl/i2s/i2s.v" "" { Text "D:/qq/fpga_learning/li/fpga/au_filter/rtl/i2s/i2s.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "D:/qq/fpga_learning/li/fpga/au_filter/prj/" { { 0 { 0 ""} 0 1219 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1649764237024 ""} { "Info" "IDRC_NODES_INFO" " FirIP:FirIP_inst\|fir:fir_inst\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid " "Node  \"FirIP:FirIP_inst\|fir:fir_inst\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\|data_valid\"" {  } { { "ipcore/fir/fir/auk_dspip_avalon_streaming_source_hpfir.vhd" "" { Text "D:/qq/fpga_learning/li/fpga/au_filter/prj/ipcore/fir/fir/auk_dspip_avalon_streaming_source_hpfir.vhd" 448 -1 0 } } { "temporary_test_loc" "" { Generic "D:/qq/fpga_learning/li/fpga/au_filter/prj/" { { 0 { 0 ""} 0 523 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1649764237024 ""} { "Info" "IDRC_NODES_INFO" " FirIP_all:FirIP_all_inst\|fir_all:fir_all_inst\|fir_all_0002:fir_all_inst\|fir_all_0002_ast:fir_all_0002_ast_inst\|fir_all_0002_rtl_core:\\real_passthrough:hpfircore_core\|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_15\|delay_signals\[0\]\[0\] " "Node  \"FirIP_all:FirIP_all_inst\|fir_all:fir_all_inst\|fir_all_0002:fir_all_inst\|fir_all_0002_ast:fir_all_0002_ast_inst\|fir_all_0002_rtl_core:\\real_passthrough:hpfircore_core\|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_15\|delay_signals\[0\]\[0\]\"" {  } { { "ipcore/fir_all/fir_all/dspba_library.vhd" "" { Text "D:/qq/fpga_learning/li/fpga/au_filter/prj/ipcore/fir_all/fir_all/dspba_library.vhd" 47 -1 0 } } { "temporary_test_loc" "" { Generic "D:/qq/fpga_learning/li/fpga/au_filter/prj/" { { 0 { 0 ""} 0 149 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1649764237024 ""} { "Info" "IDRC_NODES_INFO" " FirIP:FirIP_inst\|fir:fir_inst\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|dspba_delay:d_u0_m0_wo0_compute_q_17\|delay_signals\[0\]\[0\] " "Node  \"FirIP:FirIP_inst\|fir:fir_inst\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|dspba_delay:d_u0_m0_wo0_compute_q_17\|delay_signals\[0\]\[0\]\"" {  } { { "ipcore/fir/fir/dspba_library.vhd" "" { Text "D:/qq/fpga_learning/li/fpga/au_filter/prj/ipcore/fir/fir/dspba_library.vhd" 47 -1 0 } } { "temporary_test_loc" "" { Generic "D:/qq/fpga_learning/li/fpga/au_filter/prj/" { { 0 { 0 ""} 0 464 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1649764237024 ""} { "Info" "IDRC_NODES_INFO" " i2s:i2s_inst\|ws_d1 " "Node  \"i2s:i2s_inst\|ws_d1\"" {  } { { "../rtl/i2s/i2s.v" "" { Text "D:/qq/fpga_learning/li/fpga/au_filter/rtl/i2s/i2s.v" 31 -1 0 } } { "temporary_test_loc" "" { Generic "D:/qq/fpga_learning/li/fpga/au_filter/prj/" { { 0 { 0 ""} 0 587 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1649764237024 ""} { "Info" "IDRC_NODES_INFO" " FirIP:FirIP_inst\|fir:fir_inst\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|u0_m0_wo0_run_enableQ~1 " "Node  \"FirIP:FirIP_inst\|fir:fir_inst\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|u0_m0_wo0_run_enableQ~1\"" {  } { { "ipcore/fir/fir/fir_0002_rtl_core.vhd" "" { Text "D:/qq/fpga_learning/li/fpga/au_filter/prj/ipcore/fir/fir/fir_0002_rtl_core.vhd" 60 -1 0 } } { "temporary_test_loc" "" { Generic "D:/qq/fpga_learning/li/fpga/au_filter/prj/" { { 0 { 0 ""} 0 1263 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1649764237024 ""} { "Info" "IDRC_NODES_INFO" " FirIP:FirIP_inst\|fir:fir_inst\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|\\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c\[0\]~0 " "Node  \"FirIP:FirIP_inst\|fir:fir_inst\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|\\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c\[0\]~0\"" {  } { { "temporary_test_loc" "" { Generic "D:/qq/fpga_learning/li/fpga/au_filter/prj/" { { 0 { 0 ""} 0 1073 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1649764237024 ""} { "Info" "IDRC_NODES_INFO" " FirIP_all:FirIP_all_inst\|fir_all:fir_all_inst\|fir_all_0002:fir_all_inst\|fir_all_0002_ast:fir_all_0002_ast_inst\|fir_all_0002_rtl_core:\\real_passthrough:hpfircore_core\|u0_m0_wo0_ca0_i\[0\]~0 " "Node  \"FirIP_all:FirIP_all_inst\|fir_all:fir_all_inst\|fir_all_0002:fir_all_inst\|fir_all_0002_ast:fir_all_0002_ast_inst\|fir_all_0002_rtl_core:\\real_passthrough:hpfircore_core\|u0_m0_wo0_ca0_i\[0\]~0\"" {  } { { "ipcore/fir_all/fir_all/fir_all_0002_rtl_core.vhd" "" { Text "D:/qq/fpga_learning/li/fpga/au_filter/prj/ipcore/fir_all/fir_all/fir_all_0002_rtl_core.vhd" 423 -1 0 } } { "temporary_test_loc" "" { Generic "D:/qq/fpga_learning/li/fpga/au_filter/prj/" { { 0 { 0 ""} 0 1108 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1649764237024 ""} { "Info" "IDRC_NODES_INFO" " FirIP_all:FirIP_all_inst\|fir_all:fir_all_inst\|fir_all_0002:fir_all_inst\|fir_all_0002_ast:fir_all_0002_ast_inst\|fir_all_0002_rtl_core:\\real_passthrough:hpfircore_core\|u0_m0_wo0_wi0_r0_ra0_count0_inner_i\[0\]~1 " "Node  \"FirIP_all:FirIP_all_inst\|fir_all:fir_all_inst\|fir_all_0002:fir_all_inst\|fir_all_0002_ast:fir_all_0002_ast_inst\|fir_all_0002_rtl_core:\\real_passthrough:hpfircore_core\|u0_m0_wo0_wi0_r0_ra0_count0_inner_i\[0\]~1\"" {  } { { "ipcore/fir_all/fir_all/fir_all_0002_rtl_core.vhd" "" { Text "D:/qq/fpga_learning/li/fpga/au_filter/prj/ipcore/fir_all/fir_all/fir_all_0002_rtl_core.vhd" 296 -1 0 } } { "temporary_test_loc" "" { Generic "D:/qq/fpga_learning/li/fpga/au_filter/prj/" { { 0 { 0 ""} 0 1187 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1649764237024 ""} { "Info" "IDRC_NODES_INFO" " FirIP_all:FirIP_all_inst\|fir_all:fir_all_inst\|fir_all_0002:fir_all_inst\|fir_all_0002_ast:fir_all_0002_ast_inst\|fir_all_0002_rtl_core:\\real_passthrough:hpfircore_core\|u0_m0_wo0_wi0_r0_ra0_count1_i\[0\]~0 " "Node  \"FirIP_all:FirIP_all_inst\|fir_all:fir_all_inst\|fir_all_0002:fir_all_inst\|fir_all_0002_ast:fir_all_0002_ast_inst\|fir_all_0002_rtl_core:\\real_passthrough:hpfircore_core\|u0_m0_wo0_wi0_r0_ra0_count1_i\[0\]~0\"" {  } { { "ipcore/fir_all/fir_all/fir_all_0002_rtl_core.vhd" "" { Text "D:/qq/fpga_learning/li/fpga/au_filter/prj/ipcore/fir_all/fir_all/fir_all_0002_rtl_core.vhd" 243 -1 0 } } { "temporary_test_loc" "" { Generic "D:/qq/fpga_learning/li/fpga/au_filter/prj/" { { 0 { 0 ""} 0 1147 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1649764237024 ""} { "Info" "IDRC_NODES_INFO" " FirIP:FirIP_inst\|fir:fir_inst\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|\\u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c\[0\]~0 " "Node  \"FirIP:FirIP_inst\|fir:fir_inst\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|\\u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c\[0\]~0\"" {  } { { "temporary_test_loc" "" { Generic "D:/qq/fpga_learning/li/fpga/au_filter/prj/" { { 0 { 0 ""} 0 1066 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1649764237024 ""} { "Info" "IDRC_NODES_INFO" " FirIP_all:FirIP_all_inst\|fir_all:fir_all_inst\|fir_all_0002:fir_all_inst\|fir_all_0002_ast:fir_all_0002_ast_inst\|fir_all_0002_rtl_core:\\real_passthrough:hpfircore_core\|u0_m0_wo0_wi0_r0_ra0_count0_clkproc~0 " "Node  \"FirIP_all:FirIP_all_inst\|fir_all:fir_all_inst\|fir_all_0002:fir_all_inst\|fir_all_0002_ast:fir_all_0002_ast_inst\|fir_all_0002_rtl_core:\\real_passthrough:hpfircore_core\|u0_m0_wo0_wi0_r0_ra0_count0_clkproc~0\"" {  } { { "temporary_test_loc" "" { Generic "D:/qq/fpga_learning/li/fpga/au_filter/prj/" { { 0 { 0 ""} 0 1129 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1649764237024 ""} { "Info" "IDRC_NODES_INFO" " Equal1~0 " "Node  \"Equal1~0\"" {  } { { "../rtl/au_filter.v" "" { Text "D:/qq/fpga_learning/li/fpga/au_filter/rtl/au_filter.v" 54 -1 0 } } { "temporary_test_loc" "" { Generic "D:/qq/fpga_learning/li/fpga/au_filter/prj/" { { 0 { 0 ""} 0 1188 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1649764237024 ""} { "Info" "IDRC_NODES_INFO" " FirIP_all:FirIP_all_inst\|fir_all:fir_all_inst\|fir_all_0002:fir_all_inst\|fir_all_0002_ast:fir_all_0002_ast_inst\|fir_all_0002_rtl_core:\\real_passthrough:hpfircore_core\|lpm_mult:u0_m0_wo0_mtree_mult1_0_im0_component\|mult_9eu:auto_generated\|result\[33\] " "Node  \"FirIP_all:FirIP_all_inst\|fir_all:fir_all_inst\|fir_all_0002:fir_all_inst\|fir_all_0002_ast:fir_all_0002_ast_inst\|fir_all_0002_rtl_core:\\real_passthrough:hpfircore_core\|lpm_mult:u0_m0_wo0_mtree_mult1_0_im0_component\|mult_9eu:auto_generated\|result\[33\]\"" {  } { { "db/mult_9eu.tdf" "" { Text "D:/qq/fpga_learning/li/fpga/au_filter/prj/db/mult_9eu.tdf" 34 2 0 } } { "temporary_test_loc" "" { Generic "D:/qq/fpga_learning/li/fpga/au_filter/prj/" { { 0 { 0 ""} 0 692 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1649764237024 ""} { "Info" "IDRC_NODES_INFO" " Equal1~2 " "Node  \"Equal1~2\"" {  } { { "../rtl/au_filter.v" "" { Text "D:/qq/fpga_learning/li/fpga/au_filter/rtl/au_filter.v" 54 -1 0 } } { "temporary_test_loc" "" { Generic "D:/qq/fpga_learning/li/fpga/au_filter/prj/" { { 0 { 0 ""} 0 1190 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1649764237024 ""} { "Info" "IDRC_NODES_INFO" " Equal1~1 " "Node  \"Equal1~1\"" {  } { { "../rtl/au_filter.v" "" { Text "D:/qq/fpga_learning/li/fpga/au_filter/rtl/au_filter.v" 54 -1 0 } } { "temporary_test_loc" "" { Generic "D:/qq/fpga_learning/li/fpga/au_filter/prj/" { { 0 { 0 ""} 0 1189 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1649764237024 ""} { "Info" "IDRC_NODES_INFO" " FirIP:FirIP_inst\|fir:fir_inst\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|u0_m0_wo0_run_count\[1\] " "Node  \"FirIP:FirIP_inst\|fir:fir_inst\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|u0_m0_wo0_run_count\[1\]\"" {  } { { "ipcore/fir/fir/fir_0002_rtl_core.vhd" "" { Text "D:/qq/fpga_learning/li/fpga/au_filter/prj/ipcore/fir/fir/fir_0002_rtl_core.vhd" 156 -1 0 } } { "temporary_test_loc" "" { Generic "D:/qq/fpga_learning/li/fpga/au_filter/prj/" { { 0 { 0 ""} 0 487 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1649764237024 ""} { "Info" "IDRC_NODES_INFO" " FirIP:FirIP_inst\|fir:fir_inst\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|dspba_delay:d_u0_m0_wo0_memread_q_14\|delay_signals\[0\]\[0\] " "Node  \"FirIP:FirIP_inst\|fir:fir_inst\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|dspba_delay:d_u0_m0_wo0_memread_q_14\|delay_signals\[0\]\[0\]\"" {  } { { "ipcore/fir/fir/dspba_library.vhd" "" { Text "D:/qq/fpga_learning/li/fpga/au_filter/prj/ipcore/fir/fir/dspba_library.vhd" 47 -1 0 } } { "temporary_test_loc" "" { Generic "D:/qq/fpga_learning/li/fpga/au_filter/prj/" { { 0 { 0 ""} 0 873 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1649764237024 ""} { "Info" "IDRC_NODES_INFO" " FirIP:FirIP_inst\|fir:fir_inst\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|u0_m0_wo0_aseq_eq " "Node  \"FirIP:FirIP_inst\|fir:fir_inst\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|u0_m0_wo0_aseq_eq\"" {  } { { "ipcore/fir/fir/fir_0002_rtl_core.vhd" "" { Text "D:/qq/fpga_learning/li/fpga/au_filter/prj/ipcore/fir/fir/fir_0002_rtl_core.vhd" 99 -1 0 } } { "temporary_test_loc" "" { Generic "D:/qq/fpga_learning/li/fpga/au_filter/prj/" { { 0 { 0 ""} 0 518 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1649764237024 ""} { "Info" "IDRC_NODES_INFO" " FirIP:FirIP_inst\|fir:fir_inst\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|u0_m0_wo0_oseq_eq " "Node  \"FirIP:FirIP_inst\|fir:fir_inst\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|u0_m0_wo0_oseq_eq\"" {  } { { "ipcore/fir/fir/fir_0002_rtl_core.vhd" "" { Text "D:/qq/fpga_learning/li/fpga/au_filter/prj/ipcore/fir/fir/fir_0002_rtl_core.vhd" 106 -1 0 } } { "temporary_test_loc" "" { Generic "D:/qq/fpga_learning/li/fpga/au_filter/prj/" { { 0 { 0 ""} 0 522 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1649764237024 ""} { "Info" "IDRC_NODES_INFO" " FirIP:FirIP_inst\|fir:fir_inst\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|\\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c\[8\] " "Node  \"FirIP:FirIP_inst\|fir:fir_inst\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|\\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c\[8\]\"" {  } { { "temporary_test_loc" "" { Generic "D:/qq/fpga_learning/li/fpga/au_filter/prj/" { { 0 { 0 ""} 0 491 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1649764237024 ""} { "Info" "IDRC_NODES_INFO" " FirIP:FirIP_inst\|fir:fir_inst\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|\\u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c\[8\] " "Node  \"FirIP:FirIP_inst\|fir:fir_inst\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|\\u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c\[8\]\"" {  } { { "temporary_test_loc" "" { Generic "D:/qq/fpga_learning/li/fpga/au_filter/prj/" { { 0 { 0 ""} 0 503 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1649764237024 ""} { "Info" "IDRC_NODES_INFO" " FirIP_all:FirIP_all_inst\|fir_all:fir_all_inst\|fir_all_0002:fir_all_inst\|fir_all_0002_ast:fir_all_0002_ast_inst\|fir_all_0002_rtl_core:\\real_passthrough:hpfircore_core\|u0_m0_wo0_wi0_r0_ra0_count0_inner_i\[8\] " "Node  \"FirIP_all:FirIP_all_inst\|fir_all:fir_all_inst\|fir_all_0002:fir_all_inst\|fir_all_0002_ast:fir_all_0002_ast_inst\|fir_all_0002_rtl_core:\\real_passthrough:hpfircore_core\|u0_m0_wo0_wi0_r0_ra0_count0_inner_i\[8\]\"" {  } { { "ipcore/fir_all/fir_all/fir_all_0002_rtl_core.vhd" "" { Text "D:/qq/fpga_learning/li/fpga/au_filter/prj/ipcore/fir_all/fir_all/fir_all_0002_rtl_core.vhd" 296 -1 0 } } { "temporary_test_loc" "" { Generic "D:/qq/fpga_learning/li/fpga/au_filter/prj/" { { 0 { 0 ""} 0 187 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1649764237024 ""} { "Info" "IDRC_NODES_INFO" " FirIP:FirIP_inst\|fir:fir_inst\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|\\u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c\[10\] " "Node  \"FirIP:FirIP_inst\|fir:fir_inst\|fir_0002:fir_inst\|fir_0002_ast:fir_0002_ast_inst\|fir_0002_rtl_core:\\real_passthrough:hpfircore_core\|\\u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c\[10\]\"" {  } { { "temporary_test_loc" "" { Generic "D:/qq/fpga_learning/li/fpga/au_filter/prj/" { { 0 { 0 ""} 0 501 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1649764237024 ""} { "Info" "IDRC_NODES_INFO" " FirIP_all:FirIP_all_inst\|fir_all:fir_all_inst\|fir_all_0002:fir_all_inst\|fir_all_0002_ast:fir_all_0002_ast_inst\|fir_all_0002_rtl_core:\\real_passthrough:hpfircore_core\|u0_m0_wo0_ca0_i\[8\] " "Node  \"FirIP_all:FirIP_all_inst\|fir_all:fir_all_inst\|fir_all_0002:fir_all_inst\|fir_all_0002_ast:fir_all_0002_ast_inst\|fir_all_0002_rtl_core:\\real_passthrough:hpfircore_core\|u0_m0_wo0_ca0_i\[8\]\"" {  } { { "ipcore/fir_all/fir_all/fir_all_0002_rtl_core.vhd" "" { Text "D:/qq/fpga_learning/li/fpga/au_filter/prj/ipcore/fir_all/fir_all/fir_all_0002_rtl_core.vhd" 423 -1 0 } } { "temporary_test_loc" "" { Generic "D:/qq/fpga_learning/li/fpga/au_filter/prj/" { { 0 { 0 ""} 0 223 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1649764237024 ""} { "Info" "IDRC_REPORT_TRUNCATE_MESSAGE" "30 " "Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." {  } {  } 0 308002 "Truncated list of Design Assistant messages to %1!d! messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." 0 0 "Design Software" 0 -1 1649764237024 ""}  } {  } 0 308044 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "Design Assistant" 0 -1 1649764237024 ""}
{ "Info" "IDRC_REPORT_HEALTH_POST_FITTER" "54 3 " "Design Assistant information: finished post-fitting analysis of current design -- generated 54 information messages and 3 warning messages" {  } {  } 2 308007 "Design Assistant information: finished post-fitting analysis of current design -- generated %1!d! information messages and %2!d! warning messages" 0 0 "Design Assistant" 0 -1 1649764237027 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Design Assistant 0 s 17 s Quartus Prime " "Quartus Prime Design Assistant was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4635 " "Peak virtual memory: 4635 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1649764237062 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 12 19:50:37 2022 " "Processing ended: Tue Apr 12 19:50:37 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1649764237062 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1649764237062 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1649764237062 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Assistant" 0 -1 1649764237062 ""}
