{
  "Header": {
    "Copyright": "Copyright (c) 2001 - 2025 Intel Corporation. All rights reserved.",
    "Info": "Performance Monitoring Events for Intel(R) Grand Ridge Base Transceiver Station Family - V1.10",
    "DatePublished": "08/28/2025",
    "Version": "1.10",
    "Legend": ""
  },
  "Events": [
    {
      "Unit": "B2CMI",
      "EventCode": "0x24",
      "UMask": "0x08",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000001",
      "EventName": "UNC_B2CMI_IMC_READS.TO_DDR_AS_MEM",
      "BriefDescription": "Counts reads to 1lm non persistent memory regions",
      "PublicDescription": "Counts reads to 1lm non persistent memory regions",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "B2CMI",
      "EventCode": "0x25",
      "UMask": "0x20",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000001",
      "EventName": "UNC_B2CMI_IMC_WRITES.TO_DDR_AS_MEM",
      "BriefDescription": "DDR - All Channels",
      "PublicDescription": "DDR - All Channels",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "B2CMI",
      "EventCode": "0x40",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_B2CMI_WR_TRACKER_INSERTS.CH0",
      "BriefDescription": "Write Tracker Inserts : Channel 0",
      "PublicDescription": "Write Tracker Inserts : Channel 0",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "B2CMI",
      "EventCode": "0x54",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_B2CMI_PREFCAM_OCCUPANCY.CH0",
      "BriefDescription": "Prefetch CAM Occupancy : Channel 0",
      "PublicDescription": "Prefetch CAM Occupancy : Channel 0",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "B2CMI",
      "EventCode": "0x56",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_B2CMI_PREFCAM_INSERTS.CH0_XPT",
      "BriefDescription": "Prefetch CAM Inserts : XPT - Ch 0",
      "PublicDescription": "Prefetch CAM Inserts : XPT - Ch 0",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x11",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_CHA_RxC_OCCUPANCY.IRQ",
      "BriefDescription": "Ingress (from CMS) Occupancy : IRQ : Counts number of entries in the specified Ingress queue in each cycle.",
      "PublicDescription": "Ingress (from CMS) Occupancy : IRQ",
      "Counter": "0",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x13",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_CHA_RxC_INSERTS.IRQ",
      "BriefDescription": "Ingress (from CMS) Allocations : IRQ : Counts number of allocations per cycle into the specified Ingress queue.",
      "PublicDescription": "Ingress (from CMS) Allocations : IRQ",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x34",
      "UMask": "0xFF",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00001BC8",
      "EventName": "UNC_CHA_LLC_LOOKUP.RFO",
      "BriefDescription": "Cache Lookups: All RFO and RFO Prefetches",
      "PublicDescription": "Cache Lookups : All RFOs - Demand and Prefetches",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x34",
      "UMask": "0xFF",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00001BC1",
      "EventName": "UNC_CHA_LLC_LOOKUP.DATA_RD",
      "BriefDescription": "Cache Lookups: Read Requests and Read Prefetches",
      "PublicDescription": "Counts the number of times the LLC was accessed - this includes code, data, prefetches and hints coming from L2.  This has numerous filters available.  Note the non-standard filtering equation.  This event will count requests that lookup the cache multiple times with multiple increments.  One must ALWAYS set umask bit 0 and select a state or states to match.  Otherwise, the event will count nothing.   CHAFilter0[24:21,17] bits correspond to [FMESI] state. Read transactions",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x34",
      "UMask": "0xFF",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00001BD0",
      "EventName": "UNC_CHA_LLC_LOOKUP.CODE",
      "BriefDescription": "Cache Lookups: CRd Requests",
      "PublicDescription": "Cache Lookups : CRd Requests",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x34",
      "UMask": "0xFF",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000BDF",
      "EventName": "UNC_CHA_LLC_LOOKUP.LOCALLY_HOMED_ADDRESS",
      "BriefDescription": "Cache Lookups: All Requests to Locally Homed Memory",
      "PublicDescription": "Cache Lookups : Transactions homed locally",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x34",
      "UMask": "0xFF",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x000019C1",
      "EventName": "UNC_CHA_LLC_LOOKUP.LOCAL_DATA_RD",
      "BriefDescription": "Cache Lookups: Read Requests and Read Prefetches to Locally Homed Memory",
      "PublicDescription": "Counts the number of times the LLC was accessed - this includes code, data, prefetches and hints coming from L2.  This has numerous filters available.  Note the non-standard filtering equation.  This event will count requests that lookup the cache multiple times with multiple increments.  One must ALWAYS set umask bit 0 and select a state or states to match.  Otherwise, the event will count nothing.   CHAFilter0[24:21,17] bits correspond to [FMESI] state. Read transactions",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x34",
      "UMask": "0xFF",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x000019C8",
      "EventName": "UNC_CHA_LLC_LOOKUP.LOCAL_RFO",
      "BriefDescription": "Cache Lookups: RFO Requests and RFO Prefetches to Locally Homed Memory",
      "PublicDescription": "Cache Lookups : RFO Requests",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x34",
      "UMask": "0xFF",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x000019D0",
      "EventName": "UNC_CHA_LLC_LOOKUP.LOCAL_CODE",
      "BriefDescription": "Cache Lookups: Code Read Requests and Code Read Prefetches to Locally Homed Memory",
      "PublicDescription": "Cache Lookups : CRd Requests",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x34",
      "UMask": "0xFF",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00001841",
      "EventName": "UNC_CHA_LLC_LOOKUP.LOCAL_DMND_DATA_RD",
      "BriefDescription": "Cache Lookups: Read Requests to Locally Homed Memory",
      "PublicDescription": "Counts the number of times the LLC was accessed - this includes code, data, prefetches and hints coming from L2.  This has numerous filters available.  Note the non-standard filtering equation.  This event will count requests that lookup the cache multiple times with multiple increments.  One must ALWAYS set umask bit 0 and select a state or states to match.  Otherwise, the event will count nothing.   CHAFilter0[24:21,17] bits correspond to [FMESI] state. Read transactions",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x34",
      "UMask": "0xFF",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00001848",
      "EventName": "UNC_CHA_LLC_LOOKUP.LOCAL_DMND_RFO",
      "BriefDescription": "Cache Lookups: RFO Requests to Locally Homed Memory",
      "PublicDescription": "Cache Lookups : RFO Requests",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x34",
      "UMask": "0xFF",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00001850",
      "EventName": "UNC_CHA_LLC_LOOKUP.LOCAL_DMND_CODE",
      "BriefDescription": "Cache Lookups: Code Read Requests to Locally Homed Memory",
      "PublicDescription": "Cache Lookups : CRd Requests",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x34",
      "UMask": "0xFF",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00001981",
      "EventName": "UNC_CHA_LLC_LOOKUP.LOCAL_PF_DATA_RD",
      "BriefDescription": "Cache Lookups: Read Prefetches to Locally Homed Memory",
      "PublicDescription": "Counts the number of times the LLC was accessed - this includes code, data, prefetches and hints coming from L2.  This has numerous filters available.  Note the non-standard filtering equation.  This event will count requests that lookup the cache multiple times with multiple increments.  One must ALWAYS set umask bit 0 and select a state or states to match.  Otherwise, the event will count nothing.   CHAFilter0[24:21,17] bits correspond to [FMESI] state. Read transactions",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x34",
      "UMask": "0xFF",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00001908",
      "EventName": "UNC_CHA_LLC_LOOKUP.LOCAL_PF_RFO",
      "BriefDescription": "Cache Lookups: RFO Prefetches to Locally Homed Memory",
      "PublicDescription": "Cache Lookups : RFO Requests",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x34",
      "UMask": "0xFF",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00001910",
      "EventName": "UNC_CHA_LLC_LOOKUP.LOCAL_PF_CODE",
      "BriefDescription": "Cache Lookups: Code Prefetches to Locally Homed Memory",
      "PublicDescription": "Cache Lookups : CRd Requests",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x34",
      "UMask": "0xFF",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x0000189D",
      "EventName": "UNC_CHA_LLC_LOOKUP.LOCAL_LLC_PF",
      "BriefDescription": "Cache Lookups: LLC Prefetch Requests to Locally Homed Memory",
      "PublicDescription": "Counts the number of times the LLC was accessed - this includes code, data, prefetches and hints coming from L2.  This has numerous filters available.  Note the non-standard filtering equation.  This event will count requests that lookup the cache multiple times with multiple increments.  One must ALWAYS set umask bit 0 and select a state or states to match.  Otherwise, the event will count nothing.   CHAFilter0[24:21,17] bits correspond to [FMESI] state. Read transactions",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x34",
      "UMask": "0xFF",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x0000199D",
      "EventName": "UNC_CHA_LLC_LOOKUP.LOCAL_PF",
      "BriefDescription": "Cache Lookups: All Prefetches to Locally Homed Memory",
      "PublicDescription": "Counts the number of times the LLC was accessed - this includes code, data, prefetches and hints coming from L2.  This has numerous filters available.  Note the non-standard filtering equation.  This event will count requests that lookup the cache multiple times with multiple increments.  One must ALWAYS set umask bit 0 and select a state or states to match.  Otherwise, the event will count nothing.   CHAFilter0[24:21,17] bits correspond to [FMESI] state. Read transactions",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x34",
      "UMask": "0xFF",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00001FC1",
      "EventName": "UNC_CHA_LLC_LOOKUP.DATA_READ_ALL",
      "BriefDescription": "Cache Lookups: Read Requests, Read Prefetches, and Snoops",
      "PublicDescription": "Cache Lookups : Data Reads",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x34",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00001FC1",
      "EventName": "UNC_CHA_LLC_LOOKUP.DATA_READ_MISS",
      "BriefDescription": "Cache Lookups: Read Requests, Read Prefetches, and Snoops which miss the Cache",
      "PublicDescription": "Cache Lookups : Data Read Misses",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x34",
      "UMask": "0xFF",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000841",
      "EventName": "UNC_CHA_LLC_LOOKUP.DATA_READ_LOCAL",
      "BriefDescription": "Cache Lookups: Read Requests to Locally Homed Memory",
      "PublicDescription": "Cache Lookups : Demand Data Reads, Core and LLC prefetches",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x34",
      "UMask": "0xFF",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000842",
      "EventName": "UNC_CHA_LLC_LOOKUP.WRITE_LOCAL",
      "BriefDescription": "Cache Lookups: Writes to Locally Homed Memory (includes writebacks from L1/L2)",
      "PublicDescription": "Cache Lookups : Writes",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x34",
      "UMask": "0xFF",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x000009C8",
      "EventName": "UNC_CHA_LLC_LOOKUP.RFO_LOCAL",
      "BriefDescription": "Cache Lookups: RFO Requests and RFO Prefetches to Locally Homed Memory",
      "PublicDescription": "Cache Lookups : Locally HOMed RFOs - Demand and Prefetches",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x35",
      "UMask": "0xFF",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00C001FF",
      "EventName": "UNC_CHA_TOR_INSERTS.ALL",
      "BriefDescription": "All TOR Inserts",
      "PublicDescription": "TOR Inserts : All",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x35",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00C001FF",
      "EventName": "UNC_CHA_TOR_INSERTS.IA",
      "BriefDescription": "All locally initiated requests from IA Cores",
      "PublicDescription": "TOR Inserts : All requests from iA Cores",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x35",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00C001FD",
      "EventName": "UNC_CHA_TOR_INSERTS.IA_HIT",
      "BriefDescription": "All locally initiated requests from IA Cores which hit the cache",
      "PublicDescription": "TOR Inserts : All requests from iA Cores that Hit the LLC",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x35",
      "UMask": "0x04",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00C001FF",
      "EventName": "UNC_CHA_TOR_INSERTS.IO",
      "BriefDescription": "All TOR inserts from local IO devices",
      "PublicDescription": "TOR Inserts : All requests from IO Devices",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x35",
      "UMask": "0x04",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00C001FD",
      "EventName": "UNC_CHA_TOR_INSERTS.IO_HIT",
      "BriefDescription": "All TOR inserts from local IO devices which hit the cache",
      "PublicDescription": "TOR Inserts : All requests from IO Devices that hit the LLC",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x35",
      "UMask": "0x04",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00C001FE",
      "EventName": "UNC_CHA_TOR_INSERTS.IO_MISS",
      "BriefDescription": "All TOR inserts from local IO devices which miss the cache",
      "PublicDescription": "TOR Inserts : All requests from IO Devices that missed the LLC",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x35",
      "UMask": "0x04",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00C000FF",
      "EventName": "UNC_CHA_TOR_INSERTS.LOC_IO",
      "BriefDescription": "All from Local IO",
      "PublicDescription": "TOR Inserts : All from Local IO",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x35",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00C000FF",
      "EventName": "UNC_CHA_TOR_INSERTS.LOC_IA",
      "BriefDescription": "All from Local iA",
      "PublicDescription": "TOR Inserts : All from Local iA",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x35",
      "UMask": "0x05",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00C000FF",
      "EventName": "UNC_CHA_TOR_INSERTS.LOC_ALL",
      "BriefDescription": "All locally initiated requests",
      "PublicDescription": "TOR Inserts : All from Local iA and IO",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x36",
      "UMask": "0xFF",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00C001FF",
      "EventName": "UNC_CHA_TOR_OCCUPANCY.ALL",
      "BriefDescription": "Occupancy for all TOR entries",
      "PublicDescription": "TOR Occupancy : All",
      "Counter": "0",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x36",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00C001FF",
      "EventName": "UNC_CHA_TOR_OCCUPANCY.IA",
      "BriefDescription": "TOR Occupancy for All locally initiated requests from IA Cores",
      "PublicDescription": "TOR Occupancy : All requests from iA Cores",
      "Counter": "0",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x36",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00C001FD",
      "EventName": "UNC_CHA_TOR_OCCUPANCY.IA_HIT",
      "BriefDescription": "TOR Occupancy for All locally initiated requests from IA Cores which hit the cache",
      "PublicDescription": "TOR Occupancy : All requests from iA Cores that Hit the LLC",
      "Counter": "0",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x36",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00C001FE",
      "EventName": "UNC_CHA_TOR_OCCUPANCY.IA_MISS",
      "BriefDescription": "TOR Occupancy for All locally initiated requests from IA Cores which miss the cache",
      "PublicDescription": "TOR Occupancy : All requests from iA Cores that Missed the LLC",
      "Counter": "0",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x36",
      "UMask": "0x04",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00C001FF",
      "EventName": "UNC_CHA_TOR_OCCUPANCY.IO",
      "BriefDescription": "TOR Occupancy for All TOR inserts from local IO devices",
      "PublicDescription": "TOR Occupancy : All requests from IO Devices",
      "Counter": "0",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x36",
      "UMask": "0x04",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00C001FD",
      "EventName": "UNC_CHA_TOR_OCCUPANCY.IO_HIT",
      "BriefDescription": "TOR Occupancy for All TOR inserts from local IO devices which hit the cache",
      "PublicDescription": "TOR Occupancy : All requests from IO Devices that hit the LLC",
      "Counter": "0",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x36",
      "UMask": "0x04",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00C001FE",
      "EventName": "UNC_CHA_TOR_OCCUPANCY.IO_MISS",
      "BriefDescription": "TOR Occupancy for All TOR inserts from local IO devices which miss the cache",
      "PublicDescription": "TOR Occupancy : All requests from IO Devices that missed the LLC",
      "Counter": "0",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x36",
      "UMask": "0x04",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00C000FF",
      "EventName": "UNC_CHA_TOR_OCCUPANCY.LOC_IO",
      "BriefDescription": "TOR Occupancy for All from Local IO",
      "PublicDescription": "TOR Occupancy : All from Local IO",
      "Counter": "0",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x36",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00C000FF",
      "EventName": "UNC_CHA_TOR_OCCUPANCY.LOC_IA",
      "BriefDescription": "TOR Occupancy for All from Local iA",
      "PublicDescription": "TOR Occupancy : All from Local iA",
      "Counter": "0",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x36",
      "UMask": "0x05",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00C000FF",
      "EventName": "UNC_CHA_TOR_OCCUPANCY.LOC_ALL",
      "BriefDescription": "TOR Occupancy for All locally initiated requests",
      "PublicDescription": "TOR Occupancy : All from Local iA and IO",
      "Counter": "0",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x36",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00C827FD",
      "EventName": "UNC_CHA_TOR_OCCUPANCY.IA_HIT_DRD_OPT",
      "BriefDescription": "TOR Occupancy for Data read opt from local IA that hit the cache",
      "PublicDescription": "TOR Occupancy : DRd_Opts issued by iA Cores that hit the LLC",
      "Counter": "0",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x36",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00C8A7FD",
      "EventName": "UNC_CHA_TOR_OCCUPANCY.IA_HIT_DRD_OPT_PREF",
      "BriefDescription": "TOR Occupancy for Data read opt prefetch from local IA that hit the cache",
      "PublicDescription": "TOR Occupancy : DRd_Opt_Prefs issued by iA Cores that hit the LLC",
      "Counter": "0",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x36",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00C827FE",
      "EventName": "UNC_CHA_TOR_OCCUPANCY.IA_MISS_DRD_OPT",
      "BriefDescription": "TOR Occupancy for Data read opt from local IA that miss the cache",
      "PublicDescription": "TOR Occupancy : DRd_Opt issued by iA Cores that missed the LLC",
      "Counter": "0",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x36",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00C8A7FE",
      "EventName": "UNC_CHA_TOR_OCCUPANCY.IA_MISS_DRD_OPT_PREF",
      "BriefDescription": "TOR Occupancy for Data read opt prefetch from local IA that miss the cache",
      "PublicDescription": "TOR Occupancy : DRd_Opt_Prefs issued by iA Cores that missed the LLC",
      "Counter": "0",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x36",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00C8A7FF",
      "EventName": "UNC_CHA_TOR_OCCUPANCY.IA_DRD_OPT_PREF",
      "BriefDescription": "TOR Occupancy for Data read opt prefetch from local IA that miss the cache",
      "PublicDescription": "TOR Occupancy : DRd_Opt_Prefs issued by iA Cores",
      "Counter": "0",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x37",
      "UMask": "0x10",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_CHA_LLC_VICTIMS.IO",
      "BriefDescription": "Lines Victimized : IO traffic : Counts the number of lines that were victimized on a fill.  This can be filtered by the state that the line was in.",
      "PublicDescription": "Lines Victimized : IO traffic",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x37",
      "UMask": "0x20",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_CHA_LLC_VICTIMS.IA",
      "BriefDescription": "Lines Victimized : IA traffic : Counts the number of lines that were victimized on a fill.  This can be filtered by the state that the line was in.",
      "PublicDescription": "Lines Victimized : IA traffic",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x37",
      "UMask": "0x0F",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000020",
      "EventName": "UNC_CHA_LLC_VICTIMS.LOCAL_ALL",
      "BriefDescription": "Counts the number of lines that were victimized on a fill.  This can be filtered by the state that the line was in.",
      "PublicDescription": "Lines Victimized : Local - All Lines",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x37",
      "UMask": "0x0F",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_CHA_LLC_VICTIMS.ALL",
      "BriefDescription": "Counts the number of lines that were victimized on a fill.  This can be filtered by the state that the line was in.",
      "PublicDescription": "Lines Victimized : All Lines Victimized",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x37",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_CHA_LLC_VICTIMS.TOTAL_M",
      "BriefDescription": "Counts the number of lines that were victimized on a fill.  This can be filtered by the state that the line was in.",
      "PublicDescription": "Lines Victimized : Lines in M state",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x37",
      "UMask": "0x02",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_CHA_LLC_VICTIMS.TOTAL_E",
      "BriefDescription": "Counts the number of lines that were victimized on a fill.  This can be filtered by the state that the line was in.",
      "PublicDescription": "Lines Victimized : Lines in E state",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x37",
      "UMask": "0x04",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_CHA_LLC_VICTIMS.TOTAL_S",
      "BriefDescription": "Counts the number of lines that were victimized on a fill.  This can be filtered by the state that the line was in.",
      "PublicDescription": "Lines Victimized : Lines in S State",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x55",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_CHA_OSB.LOCAL_INVITOE",
      "BriefDescription": "OSB Snoop Broadcast : Local InvItoE : Count of OSB snoop broadcasts. Counts by 1 per request causing OSB snoops to be broadcast. Does not count all the snoops generated by OSB.",
      "PublicDescription": "OSB Snoop Broadcast : Local InvItoE",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x55",
      "UMask": "0x02",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_CHA_OSB.LOCAL_READ",
      "BriefDescription": "OSB Snoop Broadcast : Local Rd : Count of OSB snoop broadcasts. Counts by 1 per request causing OSB snoops to be broadcast. Does not count all the snoops generated by OSB.",
      "PublicDescription": "OSB Snoop Broadcast : Local Rd",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x55",
      "UMask": "0x20",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_CHA_OSB.OFF_PWRHEURISTIC",
      "BriefDescription": "OSB Snoop Broadcast : Off : Count of OSB snoop broadcasts. Counts by 1 per request causing OSB snoops to be broadcast. Does not count all the snoops generated by OSB.",
      "PublicDescription": "OSB Snoop Broadcast : Off",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x5b",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_CHA_IMC_WRITES_COUNT.FULL",
      "BriefDescription": "Counts when a normal (Non-Isochronous) full line write is issued from the CHA to the any of the memory controller channels.",
      "PublicDescription": "Counts when a normal (Non-Isochronous) full line write is issued from the CHA to the any of the memory controller channels.",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x5b",
      "UMask": "0x02",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_CHA_IMC_WRITES_COUNT.PARTIAL",
      "BriefDescription": "CHA to iMC Full Line Writes Issued : Partial Non-ISOCH : Counts the total number of full line writes issued from the HA into the memory controller.",
      "PublicDescription": "CHA to iMC Full Line Writes Issued : Partial Non-ISOCH",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x5b",
      "UMask": "0x04",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_CHA_IMC_WRITES_COUNT.FULL_PRIORITY",
      "BriefDescription": "CHA to iMC Full Line Writes Issued : ISOCH Full Line : Counts the total number of full line writes issued from the HA into the memory controller.",
      "PublicDescription": "CHA to iMC Full Line Writes Issued : ISOCH Full Line",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x5b",
      "UMask": "0x08",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_CHA_IMC_WRITES_COUNT.PARTIAL_PRIORITY",
      "BriefDescription": "CHA to iMC Full Line Writes Issued : ISOCH Partial : Counts the total number of full line writes issued from the HA into the memory controller.",
      "PublicDescription": "CHA to iMC Full Line Writes Issued : ISOCH Partial",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IMC",
      "EventCode": "0x01",
      "UMask": "0x00",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_M_HCLOCKTICKS",
      "BriefDescription": "Number of DRAM HCLK clock cycles while the event is enabled",
      "PublicDescription": "DRAM Clockticks",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IMC",
      "EventCode": "0x02",
      "UMask": "0xF1",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_M_ACT_COUNT.RD",
      "BriefDescription": "DRAM Activate Count : Read transaction on Page Empty or Page Miss : Counts the number of DRAM Activate commands sent on this channel.  Activate commands are issued to open up a page on the DRAM devices so that it can be read or written to with a CAS.  One can calculate the number of Page Misses by subtracting the number of Page Miss precharges from the number of Activates.",
      "PublicDescription": "DRAM Activate Count : Read transaction on Page Empty or Page Miss",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IMC",
      "EventCode": "0x02",
      "UMask": "0xF2",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_M_ACT_COUNT.WR",
      "BriefDescription": "DRAM Activate Count : Write transaction on Page Empty or Page Miss : Counts the number of DRAM Activate commands sent on this channel.  Activate commands are issued to open up a page on the DRAM devices so that it can be read or written to with a CAS.  One can calculate the number of Page Misses by subtracting the number of Page Miss precharges from the number of Activates.",
      "PublicDescription": "DRAM Activate Count : Write transaction on Page Empty or Page Miss",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IMC",
      "EventCode": "0x02",
      "UMask": "0xF4",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_M_ACT_COUNT.UFILL",
      "BriefDescription": "DRAM Activate Count : Underfill Read transaction on Page Empty or Page Miss : Counts the number of DRAM Activate commands sent on this channel.  Activate commands are issued to open up a page on the DRAM devices so that it can be read or written to with a CAS.  One can calculate the number of Page Misses by subtracting the number of Page Miss precharges from the number of Activates.",
      "PublicDescription": "DRAM Activate Count : Underfill Read transaction on Page Empty or Page Miss",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IMC",
      "EventCode": "0x03",
      "UMask": "0xF1",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_M_PRE_COUNT.RD",
      "BriefDescription": "DRAM Precharge commands. : Counts the number of DRAM Precharge commands sent on this channel.",
      "PublicDescription": "DRAM Precharge commands.",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IMC",
      "EventCode": "0x03",
      "UMask": "0xF2",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_M_PRE_COUNT.WR",
      "BriefDescription": "DRAM Precharge commands. : Counts the number of DRAM Precharge commands sent on this channel.",
      "PublicDescription": "DRAM Precharge commands.",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IMC",
      "EventCode": "0x03",
      "UMask": "0xF4",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_M_PRE_COUNT.UFILL",
      "BriefDescription": "DRAM Precharge commands. : Counts the number of DRAM Precharge commands sent on this channel.",
      "PublicDescription": "DRAM Precharge commands.",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IMC",
      "EventCode": "0x05",
      "UMask": "0xE0",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_M_CAS_COUNT_SCH0.WR_PRE",
      "BriefDescription": "CAS count for SubChannel 0 auto-precharge writes",
      "PublicDescription": "CAS count for SubChannel 0 auto-precharge writes",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IMC",
      "EventCode": "0x05",
      "UMask": "0xD0",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_M_CAS_COUNT_SCH0.WR_NONPRE",
      "BriefDescription": "CAS count for SubChannel 0 regular writes",
      "PublicDescription": "CAS count for SubChannel 0 regular writes",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IMC",
      "EventCode": "0x06",
      "UMask": "0xE0",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_M_CAS_COUNT_SCH1.WR_PRE",
      "BriefDescription": "CAS count for SubChannel 1 auto-precharge writes",
      "PublicDescription": "CAS count for SubChannel 1 auto-precharge writes",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IMC",
      "EventCode": "0x06",
      "UMask": "0xD0",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_M_CAS_COUNT_SCH1.WR_NONPRE",
      "BriefDescription": "CAS count for SubChannel 1 regular writes",
      "PublicDescription": "CAS count for SubChannel 1 regular writes",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IMC",
      "EventCode": "0x10",
      "UMask": "0x50",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_M_RPQ_INSERTS.PCH0",
      "BriefDescription": "Read Pending Queue Allocations : Counts the number of allocations into the Read Pending Queue.  This queue is used to schedule reads out to the memory controller and to track the requests.  Requests allocate into the RPQ soon after they enter the memory controller, and need credits for an entry in this buffer before being sent from the HA to the iMC.  They deallocate after the CAS command has been issued to memory.  This includes both ISOCH and non-ISOCH requests.",
      "PublicDescription": "Read Pending Queue Allocations",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IMC",
      "EventCode": "0x10",
      "UMask": "0xA0",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_M_RPQ_INSERTS.PCH1",
      "BriefDescription": "Read Pending Queue Allocations : Counts the number of allocations into the Read Pending Queue.  This queue is used to schedule reads out to the memory controller and to track the requests.  Requests allocate into the RPQ soon after they enter the memory controller, and need credits for an entry in this buffer before being sent from the HA to the iMC.  They deallocate after the CAS command has been issued to memory.  This includes both ISOCH and non-ISOCH requests.",
      "PublicDescription": "Read Pending Queue Allocations",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IMC",
      "EventCode": "0x22",
      "UMask": "0x50",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_M_WPQ_INSERTS.PCH0",
      "BriefDescription": "Write Pending Queue Allocations",
      "PublicDescription": "Write Pending Queue Allocations",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IMC",
      "EventCode": "0x22",
      "UMask": "0xA0",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_M_WPQ_INSERTS.PCH1",
      "BriefDescription": "Write Pending Queue Allocations",
      "PublicDescription": "Write Pending Queue Allocations",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IMC",
      "EventCode": "0x17",
      "UMask": "0x40",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_M_RDB_INSERTS.SCH0",
      "BriefDescription": "Read buffer inserts on subchannel 0",
      "PublicDescription": "Read buffer inserts on subchannel 0",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IMC",
      "EventCode": "0x17",
      "UMask": "0x80",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_M_RDB_INSERTS.SCH1",
      "BriefDescription": "Read buffer inserts on subchannel 1",
      "PublicDescription": "Read buffer inserts on subchannel 1",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IMC",
      "EventCode": "0x46",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_M_POWER_THROTTLE_CYCLES.BW_SLOT0",
      "BriefDescription": "UNC_M_POWER_THROTTLE_CYCLES.BW_SLOT0",
      "PublicDescription": "UNC_M_POWER_THROTTLE_CYCLES.BW_SLOT0",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IMC",
      "EventCode": "0x46",
      "UMask": "0x02",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_M_POWER_THROTTLE_CYCLES.BW_SLOT1",
      "BriefDescription": "UNC_M_POWER_THROTTLE_CYCLES.BW_SLOT1",
      "PublicDescription": "UNC_M_POWER_THROTTLE_CYCLES.BW_SLOT1",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IIO",
      "EventCode": "0x83",
      "UMask": "0x02",
      "PortMask": "0x001",
      "FCMask": "0x07",
      "UMaskExt": "0x00070010",
      "EventName": "UNC_IIO_DATA_REQ_OF_CPU.PEER_WRITE.PART0",
      "BriefDescription": "Data requested of the CPU : Card writing to another Card (same or different stack)",
      "PublicDescription": "Data requested of the CPU : Card writing to another Card (same or different stack)",
      "Counter": "0,1",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IIO",
      "EventCode": "0x84",
      "UMask": "0x02",
      "PortMask": "0x001",
      "FCMask": "0x07",
      "UMaskExt": "0x00070010",
      "EventName": "UNC_IIO_TXN_REQ_OF_CPU.PEER_WRITE.PART0",
      "BriefDescription": "Number Transactions requested of the CPU : Card writing to another Card (same or different stack)",
      "PublicDescription": "Number Transactions requested of the CPU : Card writing to another Card (same or different stack)",
      "Counter": "0,1",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IIO",
      "EventCode": "0xC0",
      "UMask": "0x04",
      "PortMask": "0x001",
      "FCMask": "0x07",
      "UMaskExt": "0x00070010",
      "EventName": "UNC_IIO_DATA_REQ_BY_CPU.MEM_READ.PART0",
      "BriefDescription": "Data requested by the CPU : Core reporting completion of Card read from Core DRAM",
      "PublicDescription": "Data requested by the CPU : Core reporting completion of Card read from Core DRAM",
      "Counter": "2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IIO",
      "EventCode": "0xC2",
      "UMask": "0x04",
      "PortMask": "0x001",
      "FCMask": "0x07",
      "UMaskExt": "0x00070010",
      "EventName": "UNC_IIO_COMP_BUF_INSERTS.CMPD.PART0",
      "BriefDescription": "PCIE Completion Buffer Inserts.  Counts once per 64 byte read issued from this PCIE device.",
      "PublicDescription": "PCIE Completion Buffer Inserts.  Counts once per 64 byte read issued from this PCIE device.",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IIO",
      "EventCode": "0xC2",
      "UMask": "0x04",
      "PortMask": "0x002",
      "FCMask": "0x07",
      "UMaskExt": "0x00070020",
      "EventName": "UNC_IIO_COMP_BUF_INSERTS.CMPD.PART1",
      "BriefDescription": "PCIE Completion Buffer Inserts.  Counts once per 64 byte read issued from this PCIE device.",
      "PublicDescription": "PCIE Completion Buffer Inserts.  Counts once per 64 byte read issued from this PCIE device.",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IIO",
      "EventCode": "0xC2",
      "UMask": "0x04",
      "PortMask": "0x004",
      "FCMask": "0x07",
      "UMaskExt": "0x00070040",
      "EventName": "UNC_IIO_COMP_BUF_INSERTS.CMPD.PART2",
      "BriefDescription": "PCIE Completion Buffer Inserts.  Counts once per 64 byte read issued from this PCIE device.",
      "PublicDescription": "PCIE Completion Buffer Inserts.  Counts once per 64 byte read issued from this PCIE device.",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IIO",
      "EventCode": "0xC2",
      "UMask": "0x04",
      "PortMask": "0x008",
      "FCMask": "0x07",
      "UMaskExt": "0x00070080",
      "EventName": "UNC_IIO_COMP_BUF_INSERTS.CMPD.PART3",
      "BriefDescription": "PCIE Completion Buffer Inserts.  Counts once per 64 byte read issued from this PCIE device.",
      "PublicDescription": "PCIE Completion Buffer Inserts.  Counts once per 64 byte read issued from this PCIE device.",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IIO",
      "EventCode": "0xC2",
      "UMask": "0x04",
      "PortMask": "0x010",
      "FCMask": "0x07",
      "UMaskExt": "0x00070100",
      "EventName": "UNC_IIO_COMP_BUF_INSERTS.CMPD.PART4",
      "BriefDescription": "PCIE Completion Buffer Inserts.  Counts once per 64 byte read issued from this PCIE device.",
      "PublicDescription": "PCIE Completion Buffer Inserts.  Counts once per 64 byte read issued from this PCIE device.",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IIO",
      "EventCode": "0xC2",
      "UMask": "0x04",
      "PortMask": "0x020",
      "FCMask": "0x07",
      "UMaskExt": "0x00070200",
      "EventName": "UNC_IIO_COMP_BUF_INSERTS.CMPD.PART5",
      "BriefDescription": "PCIE Completion Buffer Inserts.  Counts once per 64 byte read issued from this PCIE device.",
      "PublicDescription": "PCIE Completion Buffer Inserts.  Counts once per 64 byte read issued from this PCIE device.",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IIO",
      "EventCode": "0xC2",
      "UMask": "0x04",
      "PortMask": "0x040",
      "FCMask": "0x07",
      "UMaskExt": "0x00070400",
      "EventName": "UNC_IIO_COMP_BUF_INSERTS.CMPD.PART6",
      "BriefDescription": "PCIE Completion Buffer Inserts.  Counts once per 64 byte read issued from this PCIE device.",
      "PublicDescription": "PCIE Completion Buffer Inserts.  Counts once per 64 byte read issued from this PCIE device.",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IIO",
      "EventCode": "0xC2",
      "UMask": "0x04",
      "PortMask": "0x080",
      "FCMask": "0x07",
      "UMaskExt": "0x00070800",
      "EventName": "UNC_IIO_COMP_BUF_INSERTS.CMPD.PART7",
      "BriefDescription": "PCIE Completion Buffer Inserts.  Counts once per 64 byte read issued from this PCIE device.",
      "PublicDescription": "PCIE Completion Buffer Inserts.  Counts once per 64 byte read issued from this PCIE device.",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IIO",
      "EventCode": "0xC2",
      "UMask": "0x04",
      "PortMask": "0x0FF",
      "FCMask": "0x07",
      "UMaskExt": "0x00070FF0",
      "EventName": "UNC_IIO_COMP_BUF_INSERTS.CMPD.ALL_PARTS",
      "BriefDescription": "PCIE Completion Buffer Inserts.  Counts once per 64 byte read issued from this PCIE device.",
      "PublicDescription": "PCIE Completion Buffer Inserts.  Counts once per 64 byte read issued from this PCIE device.",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IIO",
      "EventCode": "0x40",
      "UMask": "0x04",
      "PortMask": "0x000",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_IIO_IOMMU0.4K_HITS",
      "BriefDescription": "IOTLB Hits to a 4K Page",
      "PublicDescription": "IOTLB Hits to a 4K Page",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IIO",
      "EventCode": "0x40",
      "UMask": "0x08",
      "PortMask": "0x000",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_IIO_IOMMU0.2M_HITS",
      "BriefDescription": "IOTLB Hits to a 2M Page",
      "PublicDescription": "IOTLB Hits to a 2M Page",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IIO",
      "EventCode": "0x40",
      "UMask": "0x10",
      "PortMask": "0x000",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_IIO_IOMMU0.1G_HITS",
      "BriefDescription": "IOTLB Hits to a 1G Page",
      "PublicDescription": "IOTLB Hits to a 1G Page",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IIO",
      "EventCode": "0x40",
      "UMask": "0x40",
      "PortMask": "0x000",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_IIO_IOMMU0.CTXT_CACHE_LOOKUPS",
      "BriefDescription": "Context cache lookups",
      "PublicDescription": "Context cache lookups",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IIO",
      "EventCode": "0x40",
      "UMask": "0x80",
      "PortMask": "0x000",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_IIO_IOMMU0.CTXT_CACHE_HITS",
      "BriefDescription": "Context cache hits",
      "PublicDescription": "Context cache hits",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IIO",
      "EventCode": "0x41",
      "UMask": "0xC0",
      "PortMask": "0x000",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_IIO_IOMMU1.NUM_MEM_ACCESSES",
      "BriefDescription": "IOMMU memory access (both low and high priority)",
      "PublicDescription": "IOMMU memory access (both low and high priority)",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IRP",
      "EventCode": "0x0F",
      "UMask": "0x04",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_I_CACHE_TOTAL_OCCUPANCY.MEM",
      "BriefDescription": "Total Write Cache Occupancy : Mem",
      "PublicDescription": "Total Write Cache Occupancy : Mem",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IRP",
      "EventCode": "0x12",
      "UMask": "0x71",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_I_SNOOP_RESP.ALL_MISS",
      "BriefDescription": "Snoop miss responses",
      "PublicDescription": "Snoop miss responses",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IRP",
      "EventCode": "0x12",
      "UMask": "0x72",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_I_SNOOP_RESP.ALL_HIT_I",
      "BriefDescription": "Snoop Hit I responses",
      "PublicDescription": "Snoop Hit I responses",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IRP",
      "EventCode": "0x12",
      "UMask": "0x74",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_I_SNOOP_RESP.ALL_HIT_ES",
      "BriefDescription": "Snoop Hit E/S responses",
      "PublicDescription": "Snoop Hit E/S responses",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IRP",
      "EventCode": "0x12",
      "UMask": "0x78",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_I_SNOOP_RESP.ALL_HIT_M",
      "BriefDescription": "Snoop Hit M responses",
      "PublicDescription": "Snoop Hit M responses",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IRP",
      "EventCode": "0x19",
      "UMask": "0x00",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_I_FAF_OCCUPANCY",
      "BriefDescription": "FAF occupancy",
      "PublicDescription": "FAF occupancy",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IRP",
      "EventCode": "0x1E",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_I_MISC0.FAST_REQ",
      "BriefDescription": "Counts Timeouts - Set 0 : Fastpath Requests",
      "PublicDescription": "Counts Timeouts - Set 0 : Fastpath Requests",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IRP",
      "EventCode": "0x1E",
      "UMask": "0x02",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_I_MISC0.FAST_REJ",
      "BriefDescription": "Counts Timeouts - Set 0 : Fastpath Rejects",
      "PublicDescription": "Counts Timeouts - Set 0 : Fastpath Rejects",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IRP",
      "EventCode": "0x1F",
      "UMask": "0x10",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_I_MISC1.LOST_FWD",
      "BriefDescription": "Misc Events - Set 1 : Lost Forward : Snoop pulled away ownership before a write was committed",
      "PublicDescription": "Misc Events - Set 1 : Lost Forward : Snoop pulled away ownership before a write was committed",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IIO",
      "EventCode": "0xD5",
      "UMask": "0x01",
      "PortMask": "0x001",
      "FCMask": "0x07",
      "UMaskExt": "0x00070010",
      "EventName": "UNC_IIO_COMP_BUF_OCCUPANCY.CMPD.PART0",
      "BriefDescription": "Count of allocations in the completion buffer",
      "PublicDescription": "Count of allocations in the completion buffer",
      "Counter": "2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IIO",
      "EventCode": "0xD5",
      "UMask": "0x02",
      "PortMask": "0x002",
      "FCMask": "0x07",
      "UMaskExt": "0x00070020",
      "EventName": "UNC_IIO_COMP_BUF_OCCUPANCY.CMPD.PART1",
      "BriefDescription": "Count of allocations in the completion buffer",
      "PublicDescription": "Count of allocations in the completion buffer",
      "Counter": "2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IIO",
      "EventCode": "0xD5",
      "UMask": "0x04",
      "PortMask": "0x004",
      "FCMask": "0x07",
      "UMaskExt": "0x00070040",
      "EventName": "UNC_IIO_COMP_BUF_OCCUPANCY.CMPD.PART2",
      "BriefDescription": "Count of allocations in the completion buffer",
      "PublicDescription": "Count of allocations in the completion buffer",
      "Counter": "2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IIO",
      "EventCode": "0xD5",
      "UMask": "0x08",
      "PortMask": "0x008",
      "FCMask": "0x07",
      "UMaskExt": "0x00070080",
      "EventName": "UNC_IIO_COMP_BUF_OCCUPANCY.CMPD.PART3",
      "BriefDescription": "Count of allocations in the completion buffer",
      "PublicDescription": "Count of allocations in the completion buffer",
      "Counter": "2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IIO",
      "EventCode": "0xD5",
      "UMask": "0x10",
      "PortMask": "0x010",
      "FCMask": "0x07",
      "UMaskExt": "0x00070100",
      "EventName": "UNC_IIO_COMP_BUF_OCCUPANCY.CMPD.PART4",
      "BriefDescription": "Count of allocations in the completion buffer",
      "PublicDescription": "Count of allocations in the completion buffer",
      "Counter": "2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IIO",
      "EventCode": "0xD5",
      "UMask": "0x20",
      "PortMask": "0x020",
      "FCMask": "0x07",
      "UMaskExt": "0x00070200",
      "EventName": "UNC_IIO_COMP_BUF_OCCUPANCY.CMPD.PART5",
      "BriefDescription": "Count of allocations in the completion buffer",
      "PublicDescription": "Count of allocations in the completion buffer",
      "Counter": "2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IIO",
      "EventCode": "0xD5",
      "UMask": "0x40",
      "PortMask": "0x040",
      "FCMask": "0x07",
      "UMaskExt": "0x00070400",
      "EventName": "UNC_IIO_COMP_BUF_OCCUPANCY.CMPD.PART6",
      "BriefDescription": "Count of allocations in the completion buffer",
      "PublicDescription": "Count of allocations in the completion buffer",
      "Counter": "2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IIO",
      "EventCode": "0xD5",
      "UMask": "0x80",
      "PortMask": "0x080",
      "FCMask": "0x07",
      "UMaskExt": "0x00070800",
      "EventName": "UNC_IIO_COMP_BUF_OCCUPANCY.CMPD.PART7",
      "BriefDescription": "Count of allocations in the completion buffer",
      "PublicDescription": "Count of allocations in the completion buffer",
      "Counter": "2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IIO",
      "EventCode": "0xD5",
      "UMask": "0xFF",
      "PortMask": "0x0FF",
      "FCMask": "0x07",
      "UMaskExt": "0x00070FF0",
      "EventName": "UNC_IIO_COMP_BUF_OCCUPANCY.CMPD.ALL_PARTS",
      "BriefDescription": "Count of allocations in the completion buffer",
      "PublicDescription": "Count of allocations in the completion buffer",
      "Counter": "2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHACMS",
      "EventCode": "0x34",
      "UMask": "0x00",
      "PortMask": "0x000",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_CHACMS_RING_SRC_THRTL",
      "BriefDescription": "Counts the number of cycles FAST trigger is received from the global FAST distress wire.",
      "PublicDescription": "Counts the number of cycles FAST trigger is received from the global FAST distress wire.",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IIO",
      "EventCode": "0x83",
      "UMask": "0x02",
      "PortMask": "0x002",
      "FCMask": "0x07",
      "UMaskExt": "0x00070020",
      "EventName": "UNC_IIO_DATA_REQ_OF_CPU.PEER_WRITE.PART1",
      "BriefDescription": "Data requested of the CPU : Card writing to another Card (same or different stack)",
      "PublicDescription": "Data requested of the CPU : Card writing to another Card (same or different stack)",
      "Counter": "0,1",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IIO",
      "EventCode": "0x83",
      "UMask": "0x02",
      "PortMask": "0x004",
      "FCMask": "0x07",
      "UMaskExt": "0x00070040",
      "EventName": "UNC_IIO_DATA_REQ_OF_CPU.PEER_WRITE.PART2",
      "BriefDescription": "Data requested of the CPU : Card writing to another Card (same or different stack)",
      "PublicDescription": "Data requested of the CPU : Card writing to another Card (same or different stack)",
      "Counter": "0,1",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IIO",
      "EventCode": "0x83",
      "UMask": "0x02",
      "PortMask": "0x008",
      "FCMask": "0x07",
      "UMaskExt": "0x00070080",
      "EventName": "UNC_IIO_DATA_REQ_OF_CPU.PEER_WRITE.PART3",
      "BriefDescription": "Data requested of the CPU : Card writing to another Card (same or different stack)",
      "PublicDescription": "Data requested of the CPU : Card writing to another Card (same or different stack)",
      "Counter": "0,1",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IIO",
      "EventCode": "0x83",
      "UMask": "0x02",
      "PortMask": "0x010",
      "FCMask": "0x07",
      "UMaskExt": "0x00070100",
      "EventName": "UNC_IIO_DATA_REQ_OF_CPU.PEER_WRITE.PART4",
      "BriefDescription": "Data requested of the CPU : Card writing to another Card (same or different stack)",
      "PublicDescription": "Data requested of the CPU : Card writing to another Card (same or different stack)",
      "Counter": "0,1",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IIO",
      "EventCode": "0x83",
      "UMask": "0x02",
      "PortMask": "0x020",
      "FCMask": "0x07",
      "UMaskExt": "0x00070200",
      "EventName": "UNC_IIO_DATA_REQ_OF_CPU.PEER_WRITE.PART5",
      "BriefDescription": "Data requested of the CPU : Card writing to another Card (same or different stack)",
      "PublicDescription": "Data requested of the CPU : Card writing to another Card (same or different stack)",
      "Counter": "0,1",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IIO",
      "EventCode": "0x83",
      "UMask": "0x02",
      "PortMask": "0x040",
      "FCMask": "0x07",
      "UMaskExt": "0x00070400",
      "EventName": "UNC_IIO_DATA_REQ_OF_CPU.PEER_WRITE.PART6",
      "BriefDescription": "Data requested of the CPU : Card writing to another Card (same or different stack)",
      "PublicDescription": "Data requested of the CPU : Card writing to another Card (same or different stack)",
      "Counter": "0,1",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IIO",
      "EventCode": "0x83",
      "UMask": "0x02",
      "PortMask": "0x080",
      "FCMask": "0x07",
      "UMaskExt": "0x00070800",
      "EventName": "UNC_IIO_DATA_REQ_OF_CPU.PEER_WRITE.PART7",
      "BriefDescription": "Data requested of the CPU : Card writing to another Card (same or different stack)",
      "PublicDescription": "Data requested of the CPU : Card writing to another Card (same or different stack)",
      "Counter": "0,1",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IIO",
      "EventCode": "0x84",
      "UMask": "0x02",
      "PortMask": "0x002",
      "FCMask": "0x07",
      "UMaskExt": "0x00070020",
      "EventName": "UNC_IIO_TXN_REQ_OF_CPU.PEER_WRITE.PART1",
      "BriefDescription": "Number Transactions requested of the CPU : Card writing to another Card (same or different stack)",
      "PublicDescription": "Number Transactions requested of the CPU : Card writing to another Card (same or different stack)",
      "Counter": "0,1",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IIO",
      "EventCode": "0x84",
      "UMask": "0x02",
      "PortMask": "0x004",
      "FCMask": "0x07",
      "UMaskExt": "0x00070040",
      "EventName": "UNC_IIO_TXN_REQ_OF_CPU.PEER_WRITE.PART2",
      "BriefDescription": "Number Transactions requested of the CPU : Card writing to another Card (same or different stack)",
      "PublicDescription": "Number Transactions requested of the CPU : Card writing to another Card (same or different stack)",
      "Counter": "0,1",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IIO",
      "EventCode": "0x84",
      "UMask": "0x02",
      "PortMask": "0x008",
      "FCMask": "0x07",
      "UMaskExt": "0x00070080",
      "EventName": "UNC_IIO_TXN_REQ_OF_CPU.PEER_WRITE.PART3",
      "BriefDescription": "Number Transactions requested of the CPU : Card writing to another Card (same or different stack)",
      "PublicDescription": "Number Transactions requested of the CPU : Card writing to another Card (same or different stack)",
      "Counter": "0,1",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IIO",
      "EventCode": "0x84",
      "UMask": "0x02",
      "PortMask": "0x010",
      "FCMask": "0x07",
      "UMaskExt": "0x00070100",
      "EventName": "UNC_IIO_TXN_REQ_OF_CPU.PEER_WRITE.PART4",
      "BriefDescription": "Number Transactions requested of the CPU : Card writing to another Card (same or different stack)",
      "PublicDescription": "Number Transactions requested of the CPU : Card writing to another Card (same or different stack)",
      "Counter": "0,1",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IIO",
      "EventCode": "0x84",
      "UMask": "0x02",
      "PortMask": "0x020",
      "FCMask": "0x07",
      "UMaskExt": "0x00070200",
      "EventName": "UNC_IIO_TXN_REQ_OF_CPU.PEER_WRITE.PART5",
      "BriefDescription": "Number Transactions requested of the CPU : Card writing to another Card (same or different stack)",
      "PublicDescription": "Number Transactions requested of the CPU : Card writing to another Card (same or different stack)",
      "Counter": "0,1",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IIO",
      "EventCode": "0x84",
      "UMask": "0x02",
      "PortMask": "0x040",
      "FCMask": "0x07",
      "UMaskExt": "0x00070400",
      "EventName": "UNC_IIO_TXN_REQ_OF_CPU.PEER_WRITE.PART6",
      "BriefDescription": "Number Transactions requested of the CPU : Card writing to another Card (same or different stack)",
      "PublicDescription": "Number Transactions requested of the CPU : Card writing to another Card (same or different stack)",
      "Counter": "0,1",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IIO",
      "EventCode": "0x84",
      "UMask": "0x02",
      "PortMask": "0x080",
      "FCMask": "0x07",
      "UMaskExt": "0x00070800",
      "EventName": "UNC_IIO_TXN_REQ_OF_CPU.PEER_WRITE.PART7",
      "BriefDescription": "Number Transactions requested of the CPU : Card writing to another Card (same or different stack)",
      "PublicDescription": "Number Transactions requested of the CPU : Card writing to another Card (same or different stack)",
      "Counter": "0,1",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IIO",
      "EventCode": "0xC0",
      "UMask": "0x04",
      "PortMask": "0x002",
      "FCMask": "0x07",
      "UMaskExt": "0x00070020",
      "EventName": "UNC_IIO_DATA_REQ_BY_CPU.MEM_READ.PART1",
      "BriefDescription": "Data requested by the CPU : Core reporting completion of Card read from Core DRAM",
      "PublicDescription": "Data requested by the CPU : Core reporting completion of Card read from Core DRAM",
      "Counter": "2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IIO",
      "EventCode": "0xC0",
      "UMask": "0x04",
      "PortMask": "0x004",
      "FCMask": "0x07",
      "UMaskExt": "0x00070040",
      "EventName": "UNC_IIO_DATA_REQ_BY_CPU.MEM_READ.PART2",
      "BriefDescription": "Data requested by the CPU : Core reporting completion of Card read from Core DRAM",
      "PublicDescription": "Data requested by the CPU : Core reporting completion of Card read from Core DRAM",
      "Counter": "2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IIO",
      "EventCode": "0xC0",
      "UMask": "0x04",
      "PortMask": "0x008",
      "FCMask": "0x07",
      "UMaskExt": "0x00070080",
      "EventName": "UNC_IIO_DATA_REQ_BY_CPU.MEM_READ.PART3",
      "BriefDescription": "Data requested by the CPU : Core reporting completion of Card read from Core DRAM",
      "PublicDescription": "Data requested by the CPU : Core reporting completion of Card read from Core DRAM",
      "Counter": "2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IIO",
      "EventCode": "0xC0",
      "UMask": "0x04",
      "PortMask": "0x010",
      "FCMask": "0x07",
      "UMaskExt": "0x00070100",
      "EventName": "UNC_IIO_DATA_REQ_BY_CPU.MEM_READ.PART4",
      "BriefDescription": "Data requested by the CPU : Core reporting completion of Card read from Core DRAM",
      "PublicDescription": "Data requested by the CPU : Core reporting completion of Card read from Core DRAM",
      "Counter": "2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IIO",
      "EventCode": "0xC0",
      "UMask": "0x04",
      "PortMask": "0x020",
      "FCMask": "0x07",
      "UMaskExt": "0x00070200",
      "EventName": "UNC_IIO_DATA_REQ_BY_CPU.MEM_READ.PART5",
      "BriefDescription": "Data requested by the CPU : Core reporting completion of Card read from Core DRAM",
      "PublicDescription": "Data requested by the CPU : Core reporting completion of Card read from Core DRAM",
      "Counter": "2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IIO",
      "EventCode": "0xC0",
      "UMask": "0x04",
      "PortMask": "0x040",
      "FCMask": "0x07",
      "UMaskExt": "0x00070400",
      "EventName": "UNC_IIO_DATA_REQ_BY_CPU.MEM_READ.PART6",
      "BriefDescription": "Data requested by the CPU : Core reporting completion of Card read from Core DRAM",
      "PublicDescription": "Data requested by the CPU : Core reporting completion of Card read from Core DRAM",
      "Counter": "2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IIO",
      "EventCode": "0xC0",
      "UMask": "0x04",
      "PortMask": "0x080",
      "FCMask": "0x07",
      "UMaskExt": "0x00070800",
      "EventName": "UNC_IIO_DATA_REQ_BY_CPU.MEM_READ.PART7",
      "BriefDescription": "Data requested by the CPU : Core reporting completion of Card read from Core DRAM",
      "PublicDescription": "Data requested by the CPU : Core reporting completion of Card read from Core DRAM",
      "Counter": "2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IIO",
      "EventCode": "0x40",
      "UMask": "0x01",
      "PortMask": "0x000",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_IIO_IOMMU0.FIRST_LOOKUPS",
      "BriefDescription": "IOTLB lookups first",
      "PublicDescription": "IOTLB lookups first",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IIO",
      "EventCode": "0x40",
      "UMask": "0x20",
      "PortMask": "0x000",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_IIO_IOMMU0.MISSES",
      "BriefDescription": "IOTLB Fills (same as IOTLB miss)",
      "PublicDescription": "IOTLB Fills (same as IOTLB miss)",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IIO",
      "EventCode": "0x41",
      "UMask": "0x04",
      "PortMask": "0x000",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_IIO_IOMMU1.SLPWC_1G_HITS",
      "BriefDescription": "Second Level Page Walk Cache Hit to a 1G page",
      "PublicDescription": "Second Level Page Walk Cache Hit to a 1G page",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IIO",
      "EventCode": "0x41",
      "UMask": "0x08",
      "PortMask": "0x000",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_IIO_IOMMU1.SLPWC_512G_HITS",
      "BriefDescription": "Second Level Page Walk Cache Hit to a 512G page",
      "PublicDescription": "Second Level Page Walk Cache Hit to a 512G page",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IIO",
      "EventCode": "0x41",
      "UMask": "0x10",
      "PortMask": "0x000",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_IIO_IOMMU1.SLPWC_256T_HITS",
      "BriefDescription": "Second Level Page Walk Cache Hit to a 256T page",
      "PublicDescription": "Second Level Page Walk Cache Hit to a 256T page",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x37",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000020",
      "EventName": "UNC_CHA_LLC_VICTIMS.LOCAL_M",
      "BriefDescription": "Lines Victimized : Counts the number of lines that were victimized on a fill.  This can be filtered by the state that the line was in.",
      "PublicDescription": "Lines Victimized : Local - Lines in M State",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x37",
      "UMask": "0x02",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000020",
      "EventName": "UNC_CHA_LLC_VICTIMS.LOCAL_E",
      "BriefDescription": "Lines Victimized : Counts the number of lines that were victimized on a fill.  This can be filtered by the state that the line was in.",
      "PublicDescription": "Lines Victimized : Local - Lines in E State",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x37",
      "UMask": "0x04",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000020",
      "EventName": "UNC_CHA_LLC_VICTIMS.LOCAL_S",
      "BriefDescription": "Lines Victimized : Counts the number of lines that were victimized on a fill.  This can be filtered by the state that the line was in.",
      "PublicDescription": "Lines Victimized : Local - Lines in S State",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x37",
      "UMask": "0x08",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000020",
      "EventName": "UNC_CHA_LLC_VICTIMS.LOCAL_F",
      "BriefDescription": "Lines Victimized : Counts the number of lines that were victimized on a fill.  This can be filtered by the state that the line was in.",
      "PublicDescription": "Lines Victimized : Local - Lines in F State",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IMC",
      "EventCode": "0x47",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_M_POWERDOWN_CYCLES.SCH0_RANK0",
      "BriefDescription": "# of cycles a given rank is in Power Down Mode",
      "PublicDescription": "-",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IMC",
      "EventCode": "0x47",
      "UMask": "0x02",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_M_POWERDOWN_CYCLES.SCH0_RANK1",
      "BriefDescription": "# of cycles a given rank is in Power Down Mode",
      "PublicDescription": "-",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IMC",
      "EventCode": "0x47",
      "UMask": "0x04",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_M_POWERDOWN_CYCLES.SCH0_RANK2",
      "BriefDescription": "# of cycles a given rank is in Power Down Mode",
      "PublicDescription": "-",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IMC",
      "EventCode": "0x47",
      "UMask": "0x08",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_M_POWERDOWN_CYCLES.SCH0_RANK3",
      "BriefDescription": "# of cycles a given rank is in Power Down Mode",
      "PublicDescription": "-",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IMC",
      "EventCode": "0x47",
      "UMask": "0x10",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_M_POWERDOWN_CYCLES.SCH1_RANK0",
      "BriefDescription": "# of cycles a given rank is in Power Down Mode",
      "PublicDescription": "-",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IMC",
      "EventCode": "0x47",
      "UMask": "0x20",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_M_POWERDOWN_CYCLES.SCH1_RANK1",
      "BriefDescription": "# of cycles a given rank is in Power Down Mode",
      "PublicDescription": "-",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IMC",
      "EventCode": "0x47",
      "UMask": "0x40",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_M_POWERDOWN_CYCLES.SCH1_RANK2",
      "BriefDescription": "# of cycles a given rank is in Power Down Mode",
      "PublicDescription": "-",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IMC",
      "EventCode": "0x47",
      "UMask": "0x80",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_M_POWERDOWN_CYCLES.SCH1_RANK3",
      "BriefDescription": "# of cycles a given rank is in Power Down Mode",
      "PublicDescription": "-",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IMC",
      "EventCode": "0x88",
      "UMask": "0x00",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_M_POWER_CHANNEL_PPD_CYCLES",
      "BriefDescription": "# of cycles a given rank is in Power Down Mode and all pages are closed",
      "PublicDescription": "-",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IMC",
      "EventCode": "0x46",
      "UMask": "0x04",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_M_POWER_THROTTLE_CYCLES.RAPLBLK",
      "BriefDescription": "RAPL is throttling",
      "PublicDescription": "-",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IMC",
      "EventCode": "0x46",
      "UMask": "0x08",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_M_POWER_THROTTLE_CYCLES.MR4BLKEN",
      "BriefDescription": "MR4 temp reading is throttling",
      "PublicDescription": "-",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IMC",
      "EventCode": "0x89",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_M_POWER_CRITICAL_THROTTLE_CYCLES.SLOT0",
      "BriefDescription": "# of cycles Throttling at Critical level on specified DIMM and throttle level is zero.",
      "PublicDescription": "-",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IMC",
      "EventCode": "0x89",
      "UMask": "0x02",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_M_POWER_CRITICAL_THROTTLE_CYCLES.SLOT1",
      "BriefDescription": "# of cycles Throttling at Critical level on specified DIMM and throttle level is zero.",
      "PublicDescription": "-",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IMC",
      "EventCode": "0x8b",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_M_THROTTLE_LOW_CYCLES.SLOT0",
      "BriefDescription": "# of cycles Throttling at Normal level on specified DIMM",
      "PublicDescription": "-",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IMC",
      "EventCode": "0x8b",
      "UMask": "0x02",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_M_THROTTLE_LOW_CYCLES.SLOT1",
      "BriefDescription": "# of cycles Throttling at Normal level on specified DIMM",
      "PublicDescription": "-",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IMC",
      "EventCode": "0x8c",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_M_THROTTLE_MID_CYCLES.SLOT0",
      "BriefDescription": "# of cycles Throttling at Mid level on specified DIMM",
      "PublicDescription": "-",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IMC",
      "EventCode": "0x8c",
      "UMask": "0x02",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_M_THROTTLE_MID_CYCLES.SLOT1",
      "BriefDescription": "# of cycles Throttling at Mid level on specified DIMM",
      "PublicDescription": "-",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IMC",
      "EventCode": "0x8d",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_M_THROTTLE_HIGH_CYCLES.SLOT0",
      "BriefDescription": "# of cycles Throttling at High level on specified DIMM",
      "PublicDescription": "-",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IMC",
      "EventCode": "0x8d",
      "UMask": "0x02",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_M_THROTTLE_HIGH_CYCLES.SLOT1",
      "BriefDescription": "# of cycles Throttling at High level on specified DIMM",
      "PublicDescription": "-",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IMC",
      "EventCode": "0x8e",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_M_THROTTLE_CRIT_CYCLES.SLOT0",
      "BriefDescription": "# of cycles Throttling at Critical level on specified DIMM",
      "PublicDescription": "-",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IMC",
      "EventCode": "0x8e",
      "UMask": "0x02",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_M_THROTTLE_CRIT_CYCLES.SLOT1",
      "BriefDescription": "# of cycles Throttling at Critical level on specified DIMM",
      "PublicDescription": "-",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IMC",
      "EventCode": "0xA6",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_M_PDC_MR4ACTIVE_CYCLES.SCH0_DIMM0",
      "BriefDescription": "# of cycles MR4 MRRs was triggered/running",
      "PublicDescription": "-",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IMC",
      "EventCode": "0xA6",
      "UMask": "0x02",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_M_PDC_MR4ACTIVE_CYCLES.SCH0_DIMM1",
      "BriefDescription": "# of cycles MR4 MRRs was triggered/running",
      "PublicDescription": "-",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IMC",
      "EventCode": "0xA6",
      "UMask": "0x04",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_M_PDC_MR4ACTIVE_CYCLES.SCH1_DIMM0",
      "BriefDescription": "# of cycles MR4 MRRs was triggered/running",
      "PublicDescription": "-",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IMC",
      "EventCode": "0xA6",
      "UMask": "0x08",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_M_PDC_MR4ACTIVE_CYCLES.SCH1_DIMM1",
      "BriefDescription": "# of cycles MR4 MRRs was triggered/running",
      "PublicDescription": "-",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IMC",
      "EventCode": "0xA7",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_M_MR4_2XREF_CYCLES.SCH0_DIMM0",
      "BriefDescription": "# of cycles MR4 temp readings forced 2x refresh",
      "PublicDescription": "-",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IMC",
      "EventCode": "0xA7",
      "UMask": "0x02",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_M_MR4_2XREF_CYCLES.SCH0_DIMM1",
      "BriefDescription": "# of cycles MR4 temp readings forced 2x refresh",
      "PublicDescription": "-",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IMC",
      "EventCode": "0xA7",
      "UMask": "0x04",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_M_MR4_2XREF_CYCLES.SCH1_DIMM0",
      "BriefDescription": "# of cycles MR4 temp readings forced 2x refresh",
      "PublicDescription": "-",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IMC",
      "EventCode": "0xA7",
      "UMask": "0x08",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_M_MR4_2XREF_CYCLES.SCH1_DIMM1",
      "BriefDescription": "# of cycles MR4 temp readings forced 2x refresh",
      "PublicDescription": "-",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IIO",
      "EventCode": "0x42",
      "UMask": "0x00",
      "PortMask": "0x000",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_IIO_PWT_OCCUPANCY",
      "BriefDescription": "All 9 bits of Page Walk Tracker Occupancy",
      "PublicDescription": "All 9 bits of Page Walk Tracker Occupancy",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IIO",
      "EventCode": "0x8e",
      "UMask": "0x01",
      "PortMask": "0x0FF",
      "FCMask": "0x07",
      "UMaskExt": "0x00070FF0",
      "EventName": "UNC_IIO_NUM_REQ_OF_CPU_BY_TGT.MSGB",
      "BriefDescription": "-",
      "PublicDescription": "-",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IIO",
      "EventCode": "0x8e",
      "UMask": "0x02",
      "PortMask": "0x0FF",
      "FCMask": "0x07",
      "UMaskExt": "0x00070FF0",
      "EventName": "UNC_IIO_NUM_REQ_OF_CPU_BY_TGT.MCAST",
      "BriefDescription": "-",
      "PublicDescription": "-",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IIO",
      "EventCode": "0x8e",
      "UMask": "0x04",
      "PortMask": "0x0FF",
      "FCMask": "0x07",
      "UMaskExt": "0x00070FF0",
      "EventName": "UNC_IIO_NUM_REQ_OF_CPU_BY_TGT.UBOX",
      "BriefDescription": "-",
      "PublicDescription": "-",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IIO",
      "EventCode": "0x8e",
      "UMask": "0x08",
      "PortMask": "0x0FF",
      "FCMask": "0x07",
      "UMaskExt": "0x00070FF0",
      "EventName": "UNC_IIO_NUM_REQ_OF_CPU_BY_TGT.MEM",
      "BriefDescription": "-",
      "PublicDescription": "-",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IIO",
      "EventCode": "0x8e",
      "UMask": "0x20",
      "PortMask": "0x0FF",
      "FCMask": "0x07",
      "UMaskExt": "0x00070FF0",
      "EventName": "UNC_IIO_NUM_REQ_OF_CPU_BY_TGT.LOC_P2P",
      "BriefDescription": "-",
      "PublicDescription": "-",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IIO",
      "EventCode": "0x8e",
      "UMask": "0x40",
      "PortMask": "0x0FF",
      "FCMask": "0x07",
      "UMaskExt": "0x00070FF0",
      "EventName": "UNC_IIO_NUM_REQ_OF_CPU_BY_TGT.CONFINED_P2P",
      "BriefDescription": "-",
      "PublicDescription": "-",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IIO",
      "EventCode": "0x8e",
      "UMask": "0x80",
      "PortMask": "0x0FF",
      "FCMask": "0x07",
      "UMaskExt": "0x00070FF0",
      "EventName": "UNC_IIO_NUM_REQ_OF_CPU_BY_TGT.ABORT",
      "BriefDescription": "-",
      "PublicDescription": "-",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    }
  ]
}