# SystemVerilog
SystemVerilog of syntax and Practices
