|BeamForming
CLK_50MHz => CLK_50MHz.IN2
reset => reset.IN3
pdm_clk <= pdm_clk.DB_MAX_OUTPUT_PORT_TYPE
pdm_data[0] => pdm_data[0].IN1
pdm_data[1] => pdm_data[1].IN1
pdm_data[2] => pdm_data[2].IN1
pdm_data[3] => pdm_data[3].IN1
pdm_data[4] => pdm_data[4].IN1
pdm_data[5] => pdm_data[5].IN1
beam_angle[0] => beam_angle[0].IN1
beam_angle[1] => beam_angle[1].IN1
beam_angle[2] => beam_angle[2].IN1
beam_angle[3] => beam_angle[3].IN1
beam_angle[4] => beam_angle[4].IN1
beam_angle[5] => beam_angle[5].IN1
beam_angle[6] => beam_angle[6].IN1
beam_angle[7] => beam_angle[7].IN1
beam_angle[8] => beam_angle[8].IN1
beam_angle[9] => beam_angle[9].IN1
beam_angle[10] => beam_angle[10].IN1
beam_enable => beam_enable.IN1
pcm_data[0] <= pcm_data.DB_MAX_OUTPUT_PORT_TYPE
pcm_data[1] <= pcm_data.DB_MAX_OUTPUT_PORT_TYPE
pcm_data[2] <= pcm_data.DB_MAX_OUTPUT_PORT_TYPE
pcm_data[3] <= pcm_data.DB_MAX_OUTPUT_PORT_TYPE
pcm_data[4] <= pcm_data.DB_MAX_OUTPUT_PORT_TYPE
pcm_data[5] <= pcm_data.DB_MAX_OUTPUT_PORT_TYPE
pcm_data[6] <= pcm_data.DB_MAX_OUTPUT_PORT_TYPE
pcm_data[7] <= pcm_data.DB_MAX_OUTPUT_PORT_TYPE
pcm_data[8] <= pcm_data.DB_MAX_OUTPUT_PORT_TYPE
pcm_data[9] <= pcm_data.DB_MAX_OUTPUT_PORT_TYPE
pcm_data[10] <= pcm_data.DB_MAX_OUTPUT_PORT_TYPE
pcm_data[11] <= pcm_data.DB_MAX_OUTPUT_PORT_TYPE
pcm_data[12] <= pcm_data.DB_MAX_OUTPUT_PORT_TYPE
pcm_data[13] <= pcm_data.DB_MAX_OUTPUT_PORT_TYPE
pcm_data[14] <= pcm_data.DB_MAX_OUTPUT_PORT_TYPE
pcm_data[15] <= pcm_data.DB_MAX_OUTPUT_PORT_TYPE
pcm_valid <= pcm_valid.DB_MAX_OUTPUT_PORT_TYPE
doa_estimate[0] <= doa_estimate[0].DB_MAX_OUTPUT_PORT_TYPE
doa_estimate[1] <= doa_estimate[1].DB_MAX_OUTPUT_PORT_TYPE
doa_estimate[2] <= doa_estimate[2].DB_MAX_OUTPUT_PORT_TYPE
doa_estimate[3] <= doa_estimate[3].DB_MAX_OUTPUT_PORT_TYPE
doa_estimate[4] <= doa_estimate[4].DB_MAX_OUTPUT_PORT_TYPE
doa_estimate[5] <= doa_estimate[5].DB_MAX_OUTPUT_PORT_TYPE
doa_estimate[6] <= doa_estimate[6].DB_MAX_OUTPUT_PORT_TYPE
doa_estimate[7] <= doa_estimate[7].DB_MAX_OUTPUT_PORT_TYPE
doa_estimate[8] <= doa_estimate[8].DB_MAX_OUTPUT_PORT_TYPE
doa_estimate[9] <= doa_estimate[9].DB_MAX_OUTPUT_PORT_TYPE
doa_estimate[10] <= doa_estimate[10].DB_MAX_OUTPUT_PORT_TYPE
doa_valid <= doa_valid.DB_MAX_OUTPUT_PORT_TYPE
led_status[0] <= <GND>
led_status[1] <= <GND>
led_status[2] <= <GND>
led_status[3] <= <GND>
led_status[4] <= <GND>
seg[0] <= DOA_Display:display_inst.seg
seg[1] <= DOA_Display:display_inst.seg
seg[2] <= DOA_Display:display_inst.seg
seg[3] <= DOA_Display:display_inst.seg
seg[4] <= DOA_Display:display_inst.seg
seg[5] <= DOA_Display:display_inst.seg
seg[6] <= DOA_Display:display_inst.seg
an[0] <= DOA_Display:display_inst.an
an[1] <= DOA_Display:display_inst.an
an[2] <= DOA_Display:display_inst.an
an[3] <= DOA_Display:display_inst.an


|BeamForming|pll_3M2Hz:pll_inst
areset => areset.IN1
inclk0 => sub_wire1[0].IN1
c0 <= altpll:altpll_component.clk
locked <= altpll:altpll_component.locked


|BeamForming|pll_3M2Hz:pll_inst|altpll:altpll_component
inclk[0] => pll_3M2Hz_altpll:auto_generated.inclk[0]
inclk[1] => pll_3M2Hz_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => pll_3M2Hz_altpll:auto_generated.areset
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= pll_3M2Hz_altpll:auto_generated.locked
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|BeamForming|pll_3M2Hz:pll_inst|altpll:altpll_component|pll_3M2Hz_altpll:auto_generated
areset => pll_lock_sync.ACLR
areset => pll1.ARESET
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1
locked <= locked.DB_MAX_OUTPUT_PORT_TYPE


|BeamForming|DOA_Display:display_inst
clk => digit_sel[0].CLK
clk => digit_sel[1].CLK
clk => refresh_counter[0].CLK
clk => refresh_counter[1].CLK
clk => refresh_counter[2].CLK
clk => refresh_counter[3].CLK
clk => refresh_counter[4].CLK
clk => refresh_counter[5].CLK
clk => refresh_counter[6].CLK
clk => refresh_counter[7].CLK
clk => refresh_counter[8].CLK
clk => refresh_counter[9].CLK
clk => refresh_counter[10].CLK
clk => refresh_counter[11].CLK
clk => refresh_counter[12].CLK
clk => refresh_counter[13].CLK
clk => refresh_counter[14].CLK
clk => refresh_counter[15].CLK
clk => refresh_counter[16].CLK
clk => refresh_counter[17].CLK
clk => refresh_counter[18].CLK
clk => refresh_counter[19].CLK
clk => display_value[4].CLK
clk => display_value[5].CLK
clk => display_value[6].CLK
clk => display_value[7].CLK
clk => display_value[8].CLK
clk => display_value[9].CLK
clk => display_value[10].CLK
clk => display_value[11].CLK
clk => display_value[12].CLK
clk => display_value[13].CLK
clk => display_value[14].CLK
clk => display_value[15].CLK
clk => degrees[0].CLK
clk => degrees[1].CLK
clk => degrees[2].CLK
clk => degrees[3].CLK
clk => degrees[4].CLK
clk => degrees[5].CLK
clk => degrees[6].CLK
clk => degrees[7].CLK
clk => degrees[8].CLK
reset => display_value.OUTPUTSELECT
reset => display_value.OUTPUTSELECT
reset => display_value.OUTPUTSELECT
reset => display_value.OUTPUTSELECT
reset => display_value.OUTPUTSELECT
reset => display_value.OUTPUTSELECT
reset => display_value.OUTPUTSELECT
reset => display_value.OUTPUTSELECT
reset => display_value.OUTPUTSELECT
reset => display_value.OUTPUTSELECT
reset => display_value.OUTPUTSELECT
reset => display_value.OUTPUTSELECT
reset => refresh_counter.OUTPUTSELECT
reset => refresh_counter.OUTPUTSELECT
reset => refresh_counter.OUTPUTSELECT
reset => refresh_counter.OUTPUTSELECT
reset => refresh_counter.OUTPUTSELECT
reset => refresh_counter.OUTPUTSELECT
reset => refresh_counter.OUTPUTSELECT
reset => refresh_counter.OUTPUTSELECT
reset => refresh_counter.OUTPUTSELECT
reset => refresh_counter.OUTPUTSELECT
reset => refresh_counter.OUTPUTSELECT
reset => refresh_counter.OUTPUTSELECT
reset => refresh_counter.OUTPUTSELECT
reset => refresh_counter.OUTPUTSELECT
reset => refresh_counter.OUTPUTSELECT
reset => refresh_counter.OUTPUTSELECT
reset => refresh_counter.OUTPUTSELECT
reset => refresh_counter.OUTPUTSELECT
reset => refresh_counter.OUTPUTSELECT
reset => refresh_counter.OUTPUTSELECT
reset => digit_sel.OUTPUTSELECT
reset => digit_sel.OUTPUTSELECT
doa_angle[0] => Mult0.IN19
doa_angle[1] => Mult0.IN18
doa_angle[2] => Mult0.IN17
doa_angle[3] => Mult0.IN16
doa_angle[4] => Mult0.IN15
doa_angle[5] => Mult0.IN14
doa_angle[6] => Mult0.IN13
doa_angle[7] => Mult0.IN12
doa_angle[8] => Mult0.IN11
doa_angle[9] => Mult0.IN10
doa_angle[10] => Mult0.IN9
beam_enable => Mux3.IN3
beam_enable => Mux4.IN3
beam_enable => Mux1.IN3
beam_enable => Mux2.IN3
beam_enable => Mux6.IN3
doa_valid => display_value.OUTPUTSELECT
doa_valid => display_value.OUTPUTSELECT
doa_valid => display_value.OUTPUTSELECT
doa_valid => display_value.OUTPUTSELECT
doa_valid => display_value.OUTPUTSELECT
doa_valid => display_value.OUTPUTSELECT
doa_valid => display_value.OUTPUTSELECT
doa_valid => display_value.OUTPUTSELECT
doa_valid => display_value.OUTPUTSELECT
doa_valid => display_value.OUTPUTSELECT
doa_valid => display_value.OUTPUTSELECT
doa_valid => display_value.OUTPUTSELECT
doa_valid => degrees[0].ENA
doa_valid => degrees[1].ENA
doa_valid => degrees[2].ENA
doa_valid => degrees[3].ENA
doa_valid => degrees[4].ENA
doa_valid => degrees[5].ENA
doa_valid => degrees[6].ENA
doa_valid => degrees[7].ENA
doa_valid => degrees[8].ENA
seg[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
seg[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
seg[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
seg[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
seg[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
seg[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
seg[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
an[0] <= Decoder6.DB_MAX_OUTPUT_PORT_TYPE
an[1] <= Decoder6.DB_MAX_OUTPUT_PORT_TYPE
an[2] <= Decoder6.DB_MAX_OUTPUT_PORT_TYPE
an[3] <= Decoder6.DB_MAX_OUTPUT_PORT_TYPE


|BeamForming|CIC:proc_chain[0].cic_inst
in_error[0] => in_error[0].IN1
in_error[1] => in_error[1].IN1
in_valid => in_valid.IN1
in_ready <= CIC_cic_ii_0:cic_ii_0.in_ready
in_data[0] => in_data[0].IN1
in_data[1] => in_data[1].IN1
out_data[0] <= CIC_cic_ii_0:cic_ii_0.out_data
out_data[1] <= CIC_cic_ii_0:cic_ii_0.out_data
out_data[2] <= CIC_cic_ii_0:cic_ii_0.out_data
out_data[3] <= CIC_cic_ii_0:cic_ii_0.out_data
out_data[4] <= CIC_cic_ii_0:cic_ii_0.out_data
out_data[5] <= CIC_cic_ii_0:cic_ii_0.out_data
out_data[6] <= CIC_cic_ii_0:cic_ii_0.out_data
out_data[7] <= CIC_cic_ii_0:cic_ii_0.out_data
out_error[0] <= CIC_cic_ii_0:cic_ii_0.out_error
out_error[1] <= CIC_cic_ii_0:cic_ii_0.out_error
out_valid <= CIC_cic_ii_0:cic_ii_0.out_valid
out_ready => out_ready.IN1
clk => clk.IN1
reset_n => reset_n.IN1


|BeamForming|CIC:proc_chain[0].cic_inst|CIC_cic_ii_0:cic_ii_0
in_data[0] => alt_cic_core:core.in_data[0][0]
in_data[1] => alt_cic_core:core.in_data[0][1]
out_ready => alt_cic_core:core.out_ready
in_valid => alt_cic_core:core.in_valid
clk => alt_cic_core:core.clk
clken => alt_cic_core:core.clken
reset_n => alt_cic_core:core.reset_n
in_ready <= alt_cic_core:core.in_ready
in_error[0] => alt_cic_core:core.in_error[0]
in_error[1] => alt_cic_core:core.in_error[1]
out_error[0] <= alt_cic_core:core.out_error[0]
out_error[1] <= alt_cic_core:core.out_error[1]
out_data[0] <= alt_cic_core:core.out_data[0][0]
out_data[1] <= alt_cic_core:core.out_data[0][1]
out_data[2] <= alt_cic_core:core.out_data[0][2]
out_data[3] <= alt_cic_core:core.out_data[0][3]
out_data[4] <= alt_cic_core:core.out_data[0][4]
out_data[5] <= alt_cic_core:core.out_data[0][5]
out_data[6] <= alt_cic_core:core.out_data[0][6]
out_data[7] <= alt_cic_core:core.out_data[0][7]
out_valid <= alt_cic_core:core.out_valid


|BeamForming|CIC:proc_chain[0].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core
clk => clk.IN3
clken => clken.IN1
reset_n => reset_n.IN3
rate[0] => alt_cic_dec_siso:dec_one.rate[0]
rate[1] => alt_cic_dec_siso:dec_one.rate[1]
rate[2] => alt_cic_dec_siso:dec_one.rate[2]
rate[3] => alt_cic_dec_siso:dec_one.rate[3]
rate[4] => alt_cic_dec_siso:dec_one.rate[4]
rate[5] => alt_cic_dec_siso:dec_one.rate[5]
in_startofpacket => in_startofpacket.IN1
in_endofpacket => in_endofpacket.IN1
in_data[0][0] => in_data_vector[0].IN1
in_data[0][1] => in_data_vector[1].IN1
in_ready <= auk_dspip_avalon_streaming_sink:input_sink.at_sink_ready
in_valid => in_valid.IN1
out_channel[0] <= auk_dspip_avalon_streaming_source:output_source_0.at_source_channel
out_startofpacket <= auk_dspip_avalon_streaming_source:output_source_0.at_source_sop
out_endofpacket <= auk_dspip_avalon_streaming_source:output_source_0.at_source_eop
in_error[0] => in_error[0].IN1
in_error[1] => in_error[1].IN1
out_error[0] <= auk_dspip_avalon_streaming_source:output_source_0.at_source_error
out_error[1] <= auk_dspip_avalon_streaming_source:output_source_0.at_source_error
out_ready => out_ready.IN1
out_data[0][0] <= auk_dspip_avalon_streaming_source:output_source_0.at_source_data
out_data[0][1] <= auk_dspip_avalon_streaming_source:output_source_0.at_source_data
out_data[0][2] <= auk_dspip_avalon_streaming_source:output_source_0.at_source_data
out_data[0][3] <= auk_dspip_avalon_streaming_source:output_source_0.at_source_data
out_data[0][4] <= auk_dspip_avalon_streaming_source:output_source_0.at_source_data
out_data[0][5] <= auk_dspip_avalon_streaming_source:output_source_0.at_source_data
out_data[0][6] <= auk_dspip_avalon_streaming_source:output_source_0.at_source_data
out_data[0][7] <= auk_dspip_avalon_streaming_source:output_source_0.at_source_data
out_valid <= auk_dspip_avalon_streaming_source:output_source_0.at_source_valid


|BeamForming|CIC:proc_chain[0].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink
clk => scfifo:sink_FIFO.clock
clk => data_valid~reg0.CLK
reset_n => scfifo:sink_FIFO.sclr
data[0] <= scfifo:sink_FIFO.q[0]
data[1] <= scfifo:sink_FIFO.q[1]
data_valid <= data_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
sink_ready_ctrl => scfifo:sink_FIFO.rdreq
sink_ready_ctrl => data_valid~reg0.DATAIN
sink_stall <= scfifo:sink_FIFO.almost_empty
packet_error[0] <= at_sink_error[0].DB_MAX_OUTPUT_PORT_TYPE
packet_error[1] <= at_sink_error[1].DB_MAX_OUTPUT_PORT_TYPE
send_sop <= scfifo:sink_FIFO.q[3]
send_eop <= scfifo:sink_FIFO.q[2]
at_sink_ready <= scfifo:sink_FIFO.full
at_sink_valid => scfifo:sink_FIFO.wrreq
at_sink_data[0] => scfifo:sink_FIFO.data[0]
at_sink_data[1] => scfifo:sink_FIFO.data[1]
at_sink_sop => scfifo:sink_FIFO.data[3]
at_sink_eop => scfifo:sink_FIFO.data[2]
at_sink_error[0] => packet_error[0].DATAIN
at_sink_error[1] => packet_error[1].DATAIN


|BeamForming|CIC:proc_chain[0].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO
data[0] => scfifo_rd71:auto_generated.data[0]
data[1] => scfifo_rd71:auto_generated.data[1]
data[2] => scfifo_rd71:auto_generated.data[2]
data[3] => scfifo_rd71:auto_generated.data[3]
q[0] <= scfifo_rd71:auto_generated.q[0]
q[1] <= scfifo_rd71:auto_generated.q[1]
q[2] <= scfifo_rd71:auto_generated.q[2]
q[3] <= scfifo_rd71:auto_generated.q[3]
wrreq => scfifo_rd71:auto_generated.wrreq
rdreq => scfifo_rd71:auto_generated.rdreq
clock => scfifo_rd71:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => scfifo_rd71:auto_generated.sclr
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= <GND>
full <= scfifo_rd71:auto_generated.full
almost_full <= <GND>
almost_empty <= scfifo_rd71:auto_generated.almost_empty
usedw[0] <= <GND>
usedw[1] <= <GND>
usedw[2] <= <GND>


|BeamForming|CIC:proc_chain[0].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_rd71:auto_generated
almost_empty <= almost_empty.DB_MAX_OUTPUT_PORT_TYPE
clock => a_dpfifo_cjv:dpfifo.clock
clock => dffe_nae.CLK
data[0] => a_dpfifo_cjv:dpfifo.data[0]
data[1] => a_dpfifo_cjv:dpfifo.data[1]
data[2] => a_dpfifo_cjv:dpfifo.data[2]
data[3] => a_dpfifo_cjv:dpfifo.data[3]
full <= a_dpfifo_cjv:dpfifo.full
q[0] <= a_dpfifo_cjv:dpfifo.q[0]
q[1] <= a_dpfifo_cjv:dpfifo.q[1]
q[2] <= a_dpfifo_cjv:dpfifo.q[2]
q[3] <= a_dpfifo_cjv:dpfifo.q[3]
rdreq => a_dpfifo_cjv:dpfifo.rreq
rdreq => _.IN1
rdreq => _.IN0
sclr => a_dpfifo_cjv:dpfifo.sclr
sclr => _.IN0
sclr => _.IN0
wrreq => a_dpfifo_cjv:dpfifo.wreq
wrreq => _.IN0
wrreq => _.IN1


|BeamForming|CIC:proc_chain[0].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_rd71:auto_generated|a_dpfifo_cjv:dpfifo
clock => altsyncram_b4h1:FIFOram.clock0
clock => altsyncram_b4h1:FIFOram.clock1
clock => cntr_r9b:rd_ptr_msb.clock
clock => cntr_8a7:usedw_counter.clock
clock => cntr_s9b:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => wrreq_delay.CLK
data[0] => altsyncram_b4h1:FIFOram.data_a[0]
data[1] => altsyncram_b4h1:FIFOram.data_a[1]
data[2] => altsyncram_b4h1:FIFOram.data_a[2]
data[3] => altsyncram_b4h1:FIFOram.data_a[3]
full <= full_dff.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_b4h1:FIFOram.q_b[0]
q[1] <= altsyncram_b4h1:FIFOram.q_b[1]
q[2] <= altsyncram_b4h1:FIFOram.q_b[2]
q[3] <= altsyncram_b4h1:FIFOram.q_b[3]
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => cntr_r9b:rd_ptr_msb.sclr
sclr => cntr_8a7:usedw_counter.sclr
sclr => cntr_s9b:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
usedw[0] <= cntr_8a7:usedw_counter.q[0]
usedw[1] <= cntr_8a7:usedw_counter.q[1]
usedw[2] <= cntr_8a7:usedw_counter.q[2]
wreq => valid_wreq.IN0


|BeamForming|CIC:proc_chain[0].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_rd71:auto_generated|a_dpfifo_cjv:dpfifo|altsyncram_b4h1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE


|BeamForming|CIC:proc_chain[0].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_rd71:auto_generated|a_dpfifo_cjv:dpfifo|cmpr_gs8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1


|BeamForming|CIC:proc_chain[0].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_rd71:auto_generated|a_dpfifo_cjv:dpfifo|cmpr_gs8:two_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1


|BeamForming|CIC:proc_chain[0].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_rd71:auto_generated|a_dpfifo_cjv:dpfifo|cntr_r9b:rd_ptr_msb
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|BeamForming|CIC:proc_chain[0].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_rd71:auto_generated|a_dpfifo_cjv:dpfifo|cntr_8a7:usedw_counter
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB


|BeamForming|CIC:proc_chain[0].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_rd71:auto_generated|a_dpfifo_cjv:dpfifo|cntr_s9b:wr_ptr
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|BeamForming|CIC:proc_chain[0].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0
clk => scfifo:source_FIFO.clock
clk => source_valid_s.CLK
reset_n => source_valid_s.OUTPUTSELECT
reset_n => scfifo:source_FIFO.sclr
data[0] => scfifo:source_FIFO.data[0]
data[1] => scfifo:source_FIFO.data[1]
data[2] => scfifo:source_FIFO.data[2]
data[3] => scfifo:source_FIFO.data[3]
data[4] => scfifo:source_FIFO.data[4]
data[5] => scfifo:source_FIFO.data[5]
data[6] => scfifo:source_FIFO.data[6]
data[7] => scfifo:source_FIFO.data[7]
data_count[0] => scfifo:source_FIFO.data[8]
source_valid_ctrl => scfifo:source_FIFO.wrreq
source_stall <= scfifo:source_FIFO.almost_full
packet_error[0] => at_source_error[0].DATAIN
packet_error[1] => at_source_error[1].DATAIN
at_source_ready => source_fifo_rdreq.IN1
at_source_valid <= source_valid_s.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[0] <= scfifo:source_FIFO.q[0]
at_source_data[1] <= scfifo:source_FIFO.q[1]
at_source_data[2] <= scfifo:source_FIFO.q[2]
at_source_data[3] <= scfifo:source_FIFO.q[3]
at_source_data[4] <= scfifo:source_FIFO.q[4]
at_source_data[5] <= scfifo:source_FIFO.q[5]
at_source_data[6] <= scfifo:source_FIFO.q[6]
at_source_data[7] <= scfifo:source_FIFO.q[7]
at_source_channel[0] <= scfifo:source_FIFO.q[8]
at_source_error[0] <= packet_error[0].DB_MAX_OUTPUT_PORT_TYPE
at_source_error[1] <= packet_error[1].DB_MAX_OUTPUT_PORT_TYPE
at_source_sop <= scfifo:source_FIFO.q[8]
at_source_eop <= scfifo:source_FIFO.q[8]


|BeamForming|CIC:proc_chain[0].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO
data[0] => scfifo_tg71:auto_generated.data[0]
data[1] => scfifo_tg71:auto_generated.data[1]
data[2] => scfifo_tg71:auto_generated.data[2]
data[3] => scfifo_tg71:auto_generated.data[3]
data[4] => scfifo_tg71:auto_generated.data[4]
data[5] => scfifo_tg71:auto_generated.data[5]
data[6] => scfifo_tg71:auto_generated.data[6]
data[7] => scfifo_tg71:auto_generated.data[7]
data[8] => scfifo_tg71:auto_generated.data[8]
q[0] <= scfifo_tg71:auto_generated.q[0]
q[1] <= scfifo_tg71:auto_generated.q[1]
q[2] <= scfifo_tg71:auto_generated.q[2]
q[3] <= scfifo_tg71:auto_generated.q[3]
q[4] <= scfifo_tg71:auto_generated.q[4]
q[5] <= scfifo_tg71:auto_generated.q[5]
q[6] <= scfifo_tg71:auto_generated.q[6]
q[7] <= scfifo_tg71:auto_generated.q[7]
q[8] <= scfifo_tg71:auto_generated.q[8]
wrreq => scfifo_tg71:auto_generated.wrreq
rdreq => scfifo_tg71:auto_generated.rdreq
clock => scfifo_tg71:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => scfifo_tg71:auto_generated.sclr
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= scfifo_tg71:auto_generated.empty
full <= <GND>
almost_full <= scfifo_tg71:auto_generated.almost_full
almost_empty <= <GND>
usedw[0] <= <GND>
usedw[1] <= <GND>
usedw[2] <= <GND>
usedw[3] <= <GND>
usedw[4] <= <GND>


|BeamForming|CIC:proc_chain[0].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_tg71:auto_generated
almost_full <= dffe_af.DB_MAX_OUTPUT_PORT_TYPE
clock => a_dpfifo_qov:dpfifo.clock
clock => dffe_af.CLK
data[0] => a_dpfifo_qov:dpfifo.data[0]
data[1] => a_dpfifo_qov:dpfifo.data[1]
data[2] => a_dpfifo_qov:dpfifo.data[2]
data[3] => a_dpfifo_qov:dpfifo.data[3]
data[4] => a_dpfifo_qov:dpfifo.data[4]
data[5] => a_dpfifo_qov:dpfifo.data[5]
data[6] => a_dpfifo_qov:dpfifo.data[6]
data[7] => a_dpfifo_qov:dpfifo.data[7]
data[8] => a_dpfifo_qov:dpfifo.data[8]
empty <= a_dpfifo_qov:dpfifo.empty
q[0] <= a_dpfifo_qov:dpfifo.q[0]
q[1] <= a_dpfifo_qov:dpfifo.q[1]
q[2] <= a_dpfifo_qov:dpfifo.q[2]
q[3] <= a_dpfifo_qov:dpfifo.q[3]
q[4] <= a_dpfifo_qov:dpfifo.q[4]
q[5] <= a_dpfifo_qov:dpfifo.q[5]
q[6] <= a_dpfifo_qov:dpfifo.q[6]
q[7] <= a_dpfifo_qov:dpfifo.q[7]
q[8] <= a_dpfifo_qov:dpfifo.q[8]
rdreq => a_dpfifo_qov:dpfifo.rreq
rdreq => _.IN1
rdreq => _.IN0
sclr => a_dpfifo_qov:dpfifo.sclr
sclr => _.IN0
sclr => _.IN0
wrreq => a_dpfifo_qov:dpfifo.wreq
wrreq => _.IN0
wrreq => _.IN1


|BeamForming|CIC:proc_chain[0].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_tg71:auto_generated|a_dpfifo_qov:dpfifo
clock => altsyncram_j7h1:FIFOram.clock0
clock => altsyncram_j7h1:FIFOram.clock1
clock => cntr_t9b:rd_ptr_msb.clock
clock => cntr_aa7:usedw_counter.clock
clock => cntr_u9b:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[4].CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => wrreq_delay.CLK
data[0] => altsyncram_j7h1:FIFOram.data_a[0]
data[1] => altsyncram_j7h1:FIFOram.data_a[1]
data[2] => altsyncram_j7h1:FIFOram.data_a[2]
data[3] => altsyncram_j7h1:FIFOram.data_a[3]
data[4] => altsyncram_j7h1:FIFOram.data_a[4]
data[5] => altsyncram_j7h1:FIFOram.data_a[5]
data[6] => altsyncram_j7h1:FIFOram.data_a[6]
data[7] => altsyncram_j7h1:FIFOram.data_a[7]
data[8] => altsyncram_j7h1:FIFOram.data_a[8]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_j7h1:FIFOram.q_b[0]
q[1] <= altsyncram_j7h1:FIFOram.q_b[1]
q[2] <= altsyncram_j7h1:FIFOram.q_b[2]
q[3] <= altsyncram_j7h1:FIFOram.q_b[3]
q[4] <= altsyncram_j7h1:FIFOram.q_b[4]
q[5] <= altsyncram_j7h1:FIFOram.q_b[5]
q[6] <= altsyncram_j7h1:FIFOram.q_b[6]
q[7] <= altsyncram_j7h1:FIFOram.q_b[7]
q[8] <= altsyncram_j7h1:FIFOram.q_b[8]
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => cntr_t9b:rd_ptr_msb.sclr
sclr => cntr_aa7:usedw_counter.sclr
sclr => cntr_u9b:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
usedw[0] <= cntr_aa7:usedw_counter.q[0]
usedw[1] <= cntr_aa7:usedw_counter.q[1]
usedw[2] <= cntr_aa7:usedw_counter.q[2]
usedw[3] <= cntr_aa7:usedw_counter.q[3]
usedw[4] <= cntr_aa7:usedw_counter.q[4]
wreq => valid_wreq.IN0


|BeamForming|CIC:proc_chain[0].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_tg71:auto_generated|a_dpfifo_qov:dpfifo|altsyncram_j7h1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE


|BeamForming|CIC:proc_chain[0].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_tg71:auto_generated|a_dpfifo_qov:dpfifo|cmpr_is8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|BeamForming|CIC:proc_chain[0].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_tg71:auto_generated|a_dpfifo_qov:dpfifo|cmpr_is8:two_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|BeamForming|CIC:proc_chain[0].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_tg71:auto_generated|a_dpfifo_qov:dpfifo|cntr_t9b:rd_ptr_msb
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|BeamForming|CIC:proc_chain[0].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_tg71:auto_generated|a_dpfifo_qov:dpfifo|cntr_aa7:usedw_counter
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB


|BeamForming|CIC:proc_chain[0].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_tg71:auto_generated|a_dpfifo_qov:dpfifo|cntr_u9b:wr_ptr
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|BeamForming|CIC:proc_chain[0].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller
clk => auk_dspip_avalon_streaming_small_fifo:ready_FIFO.clock
clk => stall_reg.CLK
clk_en => ready_fifo_wrreq.IN1
clk_en => ready_fifo_rdreq.IN1
clk_en => stall_w_pipelined_2.IN1
reset_n => stall_reg.OUTPUTSELECT
reset_n => auk_dspip_avalon_streaming_small_fifo:ready_FIFO.sclr
reset_n => reset_design.DATAIN
ready => auk_dspip_avalon_streaming_small_fifo:ready_FIFO.data[0]
ready => sink_ready_ctrl_w.DATAA
sink_packet_error[0] => source_packet_error[0].DATAIN
sink_packet_error[1] => source_packet_error[1].DATAIN
sink_stall => stall_w.IN0
source_stall => stall_w.IN1
valid => source_valid_ctrl.IN1
reset_design <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
sink_ready_ctrl <= sink_ready_ctrl_w.DB_MAX_OUTPUT_PORT_TYPE
source_packet_error[0] <= sink_packet_error[0].DB_MAX_OUTPUT_PORT_TYPE
source_packet_error[1] <= sink_packet_error[1].DB_MAX_OUTPUT_PORT_TYPE
source_valid_ctrl <= source_valid_ctrl.DB_MAX_OUTPUT_PORT_TYPE
stall <= stall_reg.DB_MAX_OUTPUT_PORT_TYPE


|BeamForming|CIC:proc_chain[0].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO
clock => fifo_usedw[0].CLK
clock => fifo_usedw[1].CLK
clock => fifo_usedw[2].CLK
clock => rd_addr_ptr[0].CLK
clock => rd_addr_ptr[1].CLK
clock => rd_addr_ptr[2].CLK
clock => fifo_array[0][0].CLK
clock => fifo_array[1][0].CLK
clock => fifo_array[2][0].CLK
clock => fifo_array[3][0].CLK
clock => fifo_array[4][0].CLK
clock => fifo_array[5][0].CLK
clock => wr_addr_ptr[0].CLK
clock => wr_addr_ptr[1].CLK
clock => wr_addr_ptr[2].CLK
data[0] => fifo_array.DATAB
data[0] => fifo_array.DATAB
data[0] => fifo_array.DATAB
data[0] => fifo_array.DATAB
data[0] => fifo_array.DATAB
data[0] => fifo_array.DATAB
empty <= Equal2.DB_MAX_OUTPUT_PORT_TYPE
full <= Equal3.DB_MAX_OUTPUT_PORT_TYPE
almost_full <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
rdreq => fifo_read.IN1
rdreq => usedw_process.IN1
rdreq => usedw_process.IN1
sclr => wr_addr_ptr.OUTPUTSELECT
sclr => wr_addr_ptr.OUTPUTSELECT
sclr => wr_addr_ptr.OUTPUTSELECT
sclr => fifo_array.OUTPUTSELECT
sclr => fifo_array.OUTPUTSELECT
sclr => fifo_array.OUTPUTSELECT
sclr => fifo_array.OUTPUTSELECT
sclr => fifo_array.OUTPUTSELECT
sclr => fifo_array.OUTPUTSELECT
sclr => rd_addr_ptr.OUTPUTSELECT
sclr => rd_addr_ptr.OUTPUTSELECT
sclr => rd_addr_ptr.OUTPUTSELECT
sclr => fifo_usedw.OUTPUTSELECT
sclr => fifo_usedw.OUTPUTSELECT
sclr => fifo_usedw.OUTPUTSELECT
usedw[0] <= fifo_usedw[0].DB_MAX_OUTPUT_PORT_TYPE
usedw[1] <= fifo_usedw[1].DB_MAX_OUTPUT_PORT_TYPE
usedw[2] <= fifo_usedw[2].DB_MAX_OUTPUT_PORT_TYPE
wrreq => usedw_process.IN1
wrreq => usedw_process.IN1


|BeamForming|CIC:proc_chain[0].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one
clk => clk.IN13
reset => reset.IN13
ena => ena.IN8
rate[0] => ~NO_FANOUT~
rate[1] => ~NO_FANOUT~
rate[2] => ~NO_FANOUT~
rate[3] => ~NO_FANOUT~
rate[4] => ~NO_FANOUT~
rate[5] => ~NO_FANOUT~
din[0][0] => integrator[0].din_temp[0].IN1
din[0][1] => integrator[0].din_temp[1].IN21
dout_valid <= always2.DB_MAX_OUTPUT_PORT_TYPE
channel_out[0] <= counter_module:channel_out_int_inst.counter_out
channel_out[-1] <= counter_module:channel_out_int_inst.counter_out
dout[0][0] <= auk_dspip_differentiator:differentiate_stages[3].auk_dsp_diff.dout
dout[0][1] <= auk_dspip_differentiator:differentiate_stages[3].auk_dsp_diff.dout
dout[0][2] <= auk_dspip_differentiator:differentiate_stages[3].auk_dsp_diff.dout
dout[0][3] <= auk_dspip_differentiator:differentiate_stages[3].auk_dsp_diff.dout
dout[0][4] <= auk_dspip_differentiator:differentiate_stages[3].auk_dsp_diff.dout
dout[0][5] <= auk_dspip_differentiator:differentiate_stages[3].auk_dsp_diff.dout
dout[0][6] <= auk_dspip_differentiator:differentiate_stages[3].auk_dsp_diff.dout
dout[0][7] <= auk_dspip_differentiator:differentiate_stages[3].auk_dsp_diff.dout
din_ready <= <VCC>


|BeamForming|CIC:proc_chain[0].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[0].integration
clk => auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.clk
reset => auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.reset
ena => auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.enable
din[0] => Add0.IN22
din[1] => Add0.IN21
din[2] => Add0.IN20
din[3] => Add0.IN19
din[4] => Add0.IN18
din[5] => Add0.IN17
din[6] => Add0.IN16
din[7] => Add0.IN15
din[8] => Add0.IN14
din[9] => Add0.IN13
din[10] => Add0.IN12
din[11] => Add0.IN11
din[12] => Add0.IN10
din[13] => Add0.IN9
din[14] => Add0.IN8
din[15] => Add0.IN7
din[16] => Add0.IN6
din[17] => Add0.IN5
din[18] => Add0.IN4
din[19] => Add0.IN3
din[20] => Add0.IN2
din[21] => Add0.IN1
dout[0] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[0]
dout[1] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[1]
dout[2] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[2]
dout[3] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[3]
dout[4] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[4]
dout[5] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[5]
dout[6] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[6]
dout[7] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[7]
dout[8] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[8]
dout[9] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[9]
dout[10] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[10]
dout[11] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[11]
dout[12] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[12]
dout[13] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[13]
dout[14] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[14]
dout[15] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[15]
dout[16] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[16]
dout[17] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[17]
dout[18] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[18]
dout[19] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[19]
dout[20] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[20]
dout[21] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[21]


|BeamForming|CIC:proc_chain[0].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
clk => \register_fifo:fifo_data[0][17].CLK
clk => \register_fifo:fifo_data[0][18].CLK
clk => \register_fifo:fifo_data[0][19].CLK
clk => \register_fifo:fifo_data[0][20].CLK
clk => \register_fifo:fifo_data[0][21].CLK
reset => \register_fifo:fifo_data[0][0].ACLR
reset => \register_fifo:fifo_data[0][1].ACLR
reset => \register_fifo:fifo_data[0][2].ACLR
reset => \register_fifo:fifo_data[0][3].ACLR
reset => \register_fifo:fifo_data[0][4].ACLR
reset => \register_fifo:fifo_data[0][5].ACLR
reset => \register_fifo:fifo_data[0][6].ACLR
reset => \register_fifo:fifo_data[0][7].ACLR
reset => \register_fifo:fifo_data[0][8].ACLR
reset => \register_fifo:fifo_data[0][9].ACLR
reset => \register_fifo:fifo_data[0][10].ACLR
reset => \register_fifo:fifo_data[0][11].ACLR
reset => \register_fifo:fifo_data[0][12].ACLR
reset => \register_fifo:fifo_data[0][13].ACLR
reset => \register_fifo:fifo_data[0][14].ACLR
reset => \register_fifo:fifo_data[0][15].ACLR
reset => \register_fifo:fifo_data[0][16].ACLR
reset => \register_fifo:fifo_data[0][17].ACLR
reset => \register_fifo:fifo_data[0][18].ACLR
reset => \register_fifo:fifo_data[0][19].ACLR
reset => \register_fifo:fifo_data[0][20].ACLR
reset => \register_fifo:fifo_data[0][21].ACLR
enable => \register_fifo:fifo_data[0][21].ENA
enable => \register_fifo:fifo_data[0][20].ENA
enable => \register_fifo:fifo_data[0][19].ENA
enable => \register_fifo:fifo_data[0][18].ENA
enable => \register_fifo:fifo_data[0][17].ENA
enable => \register_fifo:fifo_data[0][16].ENA
enable => \register_fifo:fifo_data[0][15].ENA
enable => \register_fifo:fifo_data[0][14].ENA
enable => \register_fifo:fifo_data[0][13].ENA
enable => \register_fifo:fifo_data[0][12].ENA
enable => \register_fifo:fifo_data[0][11].ENA
enable => \register_fifo:fifo_data[0][10].ENA
enable => \register_fifo:fifo_data[0][9].ENA
enable => \register_fifo:fifo_data[0][8].ENA
enable => \register_fifo:fifo_data[0][7].ENA
enable => \register_fifo:fifo_data[0][6].ENA
enable => \register_fifo:fifo_data[0][5].ENA
enable => \register_fifo:fifo_data[0][4].ENA
enable => \register_fifo:fifo_data[0][3].ENA
enable => \register_fifo:fifo_data[0][2].ENA
enable => \register_fifo:fifo_data[0][1].ENA
enable => \register_fifo:fifo_data[0][0].ENA
datain[0] => \register_fifo:fifo_data[0][0].DATAIN
datain[1] => \register_fifo:fifo_data[0][1].DATAIN
datain[2] => \register_fifo:fifo_data[0][2].DATAIN
datain[3] => \register_fifo:fifo_data[0][3].DATAIN
datain[4] => \register_fifo:fifo_data[0][4].DATAIN
datain[5] => \register_fifo:fifo_data[0][5].DATAIN
datain[6] => \register_fifo:fifo_data[0][6].DATAIN
datain[7] => \register_fifo:fifo_data[0][7].DATAIN
datain[8] => \register_fifo:fifo_data[0][8].DATAIN
datain[9] => \register_fifo:fifo_data[0][9].DATAIN
datain[10] => \register_fifo:fifo_data[0][10].DATAIN
datain[11] => \register_fifo:fifo_data[0][11].DATAIN
datain[12] => \register_fifo:fifo_data[0][12].DATAIN
datain[13] => \register_fifo:fifo_data[0][13].DATAIN
datain[14] => \register_fifo:fifo_data[0][14].DATAIN
datain[15] => \register_fifo:fifo_data[0][15].DATAIN
datain[16] => \register_fifo:fifo_data[0][16].DATAIN
datain[17] => \register_fifo:fifo_data[0][17].DATAIN
datain[18] => \register_fifo:fifo_data[0][18].DATAIN
datain[19] => \register_fifo:fifo_data[0][19].DATAIN
datain[20] => \register_fifo:fifo_data[0][20].DATAIN
datain[21] => \register_fifo:fifo_data[0][21].DATAIN
dataout[0] <= \register_fifo:fifo_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[0][16].DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= \register_fifo:fifo_data[0][17].DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= \register_fifo:fifo_data[0][18].DB_MAX_OUTPUT_PORT_TYPE
dataout[19] <= \register_fifo:fifo_data[0][19].DB_MAX_OUTPUT_PORT_TYPE
dataout[20] <= \register_fifo:fifo_data[0][20].DB_MAX_OUTPUT_PORT_TYPE
dataout[21] <= \register_fifo:fifo_data[0][21].DB_MAX_OUTPUT_PORT_TYPE


|BeamForming|CIC:proc_chain[0].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[1].integration
clk => auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.clk
reset => auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.reset
ena => auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.enable
din[0] => Add0.IN22
din[1] => Add0.IN21
din[2] => Add0.IN20
din[3] => Add0.IN19
din[4] => Add0.IN18
din[5] => Add0.IN17
din[6] => Add0.IN16
din[7] => Add0.IN15
din[8] => Add0.IN14
din[9] => Add0.IN13
din[10] => Add0.IN12
din[11] => Add0.IN11
din[12] => Add0.IN10
din[13] => Add0.IN9
din[14] => Add0.IN8
din[15] => Add0.IN7
din[16] => Add0.IN6
din[17] => Add0.IN5
din[18] => Add0.IN4
din[19] => Add0.IN3
din[20] => Add0.IN2
din[21] => Add0.IN1
dout[0] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[0]
dout[1] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[1]
dout[2] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[2]
dout[3] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[3]
dout[4] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[4]
dout[5] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[5]
dout[6] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[6]
dout[7] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[7]
dout[8] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[8]
dout[9] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[9]
dout[10] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[10]
dout[11] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[11]
dout[12] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[12]
dout[13] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[13]
dout[14] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[14]
dout[15] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[15]
dout[16] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[16]
dout[17] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[17]
dout[18] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[18]
dout[19] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[19]
dout[20] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[20]
dout[21] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[21]


|BeamForming|CIC:proc_chain[0].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
clk => \register_fifo:fifo_data[0][17].CLK
clk => \register_fifo:fifo_data[0][18].CLK
clk => \register_fifo:fifo_data[0][19].CLK
clk => \register_fifo:fifo_data[0][20].CLK
clk => \register_fifo:fifo_data[0][21].CLK
reset => \register_fifo:fifo_data[0][0].ACLR
reset => \register_fifo:fifo_data[0][1].ACLR
reset => \register_fifo:fifo_data[0][2].ACLR
reset => \register_fifo:fifo_data[0][3].ACLR
reset => \register_fifo:fifo_data[0][4].ACLR
reset => \register_fifo:fifo_data[0][5].ACLR
reset => \register_fifo:fifo_data[0][6].ACLR
reset => \register_fifo:fifo_data[0][7].ACLR
reset => \register_fifo:fifo_data[0][8].ACLR
reset => \register_fifo:fifo_data[0][9].ACLR
reset => \register_fifo:fifo_data[0][10].ACLR
reset => \register_fifo:fifo_data[0][11].ACLR
reset => \register_fifo:fifo_data[0][12].ACLR
reset => \register_fifo:fifo_data[0][13].ACLR
reset => \register_fifo:fifo_data[0][14].ACLR
reset => \register_fifo:fifo_data[0][15].ACLR
reset => \register_fifo:fifo_data[0][16].ACLR
reset => \register_fifo:fifo_data[0][17].ACLR
reset => \register_fifo:fifo_data[0][18].ACLR
reset => \register_fifo:fifo_data[0][19].ACLR
reset => \register_fifo:fifo_data[0][20].ACLR
reset => \register_fifo:fifo_data[0][21].ACLR
enable => \register_fifo:fifo_data[0][21].ENA
enable => \register_fifo:fifo_data[0][20].ENA
enable => \register_fifo:fifo_data[0][19].ENA
enable => \register_fifo:fifo_data[0][18].ENA
enable => \register_fifo:fifo_data[0][17].ENA
enable => \register_fifo:fifo_data[0][16].ENA
enable => \register_fifo:fifo_data[0][15].ENA
enable => \register_fifo:fifo_data[0][14].ENA
enable => \register_fifo:fifo_data[0][13].ENA
enable => \register_fifo:fifo_data[0][12].ENA
enable => \register_fifo:fifo_data[0][11].ENA
enable => \register_fifo:fifo_data[0][10].ENA
enable => \register_fifo:fifo_data[0][9].ENA
enable => \register_fifo:fifo_data[0][8].ENA
enable => \register_fifo:fifo_data[0][7].ENA
enable => \register_fifo:fifo_data[0][6].ENA
enable => \register_fifo:fifo_data[0][5].ENA
enable => \register_fifo:fifo_data[0][4].ENA
enable => \register_fifo:fifo_data[0][3].ENA
enable => \register_fifo:fifo_data[0][2].ENA
enable => \register_fifo:fifo_data[0][1].ENA
enable => \register_fifo:fifo_data[0][0].ENA
datain[0] => \register_fifo:fifo_data[0][0].DATAIN
datain[1] => \register_fifo:fifo_data[0][1].DATAIN
datain[2] => \register_fifo:fifo_data[0][2].DATAIN
datain[3] => \register_fifo:fifo_data[0][3].DATAIN
datain[4] => \register_fifo:fifo_data[0][4].DATAIN
datain[5] => \register_fifo:fifo_data[0][5].DATAIN
datain[6] => \register_fifo:fifo_data[0][6].DATAIN
datain[7] => \register_fifo:fifo_data[0][7].DATAIN
datain[8] => \register_fifo:fifo_data[0][8].DATAIN
datain[9] => \register_fifo:fifo_data[0][9].DATAIN
datain[10] => \register_fifo:fifo_data[0][10].DATAIN
datain[11] => \register_fifo:fifo_data[0][11].DATAIN
datain[12] => \register_fifo:fifo_data[0][12].DATAIN
datain[13] => \register_fifo:fifo_data[0][13].DATAIN
datain[14] => \register_fifo:fifo_data[0][14].DATAIN
datain[15] => \register_fifo:fifo_data[0][15].DATAIN
datain[16] => \register_fifo:fifo_data[0][16].DATAIN
datain[17] => \register_fifo:fifo_data[0][17].DATAIN
datain[18] => \register_fifo:fifo_data[0][18].DATAIN
datain[19] => \register_fifo:fifo_data[0][19].DATAIN
datain[20] => \register_fifo:fifo_data[0][20].DATAIN
datain[21] => \register_fifo:fifo_data[0][21].DATAIN
dataout[0] <= \register_fifo:fifo_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[0][16].DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= \register_fifo:fifo_data[0][17].DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= \register_fifo:fifo_data[0][18].DB_MAX_OUTPUT_PORT_TYPE
dataout[19] <= \register_fifo:fifo_data[0][19].DB_MAX_OUTPUT_PORT_TYPE
dataout[20] <= \register_fifo:fifo_data[0][20].DB_MAX_OUTPUT_PORT_TYPE
dataout[21] <= \register_fifo:fifo_data[0][21].DB_MAX_OUTPUT_PORT_TYPE


|BeamForming|CIC:proc_chain[0].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[2].integration
clk => auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.clk
reset => auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.reset
ena => auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.enable
din[0] => Add0.IN22
din[1] => Add0.IN21
din[2] => Add0.IN20
din[3] => Add0.IN19
din[4] => Add0.IN18
din[5] => Add0.IN17
din[6] => Add0.IN16
din[7] => Add0.IN15
din[8] => Add0.IN14
din[9] => Add0.IN13
din[10] => Add0.IN12
din[11] => Add0.IN11
din[12] => Add0.IN10
din[13] => Add0.IN9
din[14] => Add0.IN8
din[15] => Add0.IN7
din[16] => Add0.IN6
din[17] => Add0.IN5
din[18] => Add0.IN4
din[19] => Add0.IN3
din[20] => Add0.IN2
din[21] => Add0.IN1
dout[0] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[0]
dout[1] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[1]
dout[2] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[2]
dout[3] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[3]
dout[4] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[4]
dout[5] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[5]
dout[6] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[6]
dout[7] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[7]
dout[8] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[8]
dout[9] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[9]
dout[10] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[10]
dout[11] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[11]
dout[12] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[12]
dout[13] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[13]
dout[14] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[14]
dout[15] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[15]
dout[16] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[16]
dout[17] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[17]
dout[18] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[18]
dout[19] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[19]
dout[20] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[20]
dout[21] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[21]


|BeamForming|CIC:proc_chain[0].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
clk => \register_fifo:fifo_data[0][17].CLK
clk => \register_fifo:fifo_data[0][18].CLK
clk => \register_fifo:fifo_data[0][19].CLK
clk => \register_fifo:fifo_data[0][20].CLK
clk => \register_fifo:fifo_data[0][21].CLK
reset => \register_fifo:fifo_data[0][0].ACLR
reset => \register_fifo:fifo_data[0][1].ACLR
reset => \register_fifo:fifo_data[0][2].ACLR
reset => \register_fifo:fifo_data[0][3].ACLR
reset => \register_fifo:fifo_data[0][4].ACLR
reset => \register_fifo:fifo_data[0][5].ACLR
reset => \register_fifo:fifo_data[0][6].ACLR
reset => \register_fifo:fifo_data[0][7].ACLR
reset => \register_fifo:fifo_data[0][8].ACLR
reset => \register_fifo:fifo_data[0][9].ACLR
reset => \register_fifo:fifo_data[0][10].ACLR
reset => \register_fifo:fifo_data[0][11].ACLR
reset => \register_fifo:fifo_data[0][12].ACLR
reset => \register_fifo:fifo_data[0][13].ACLR
reset => \register_fifo:fifo_data[0][14].ACLR
reset => \register_fifo:fifo_data[0][15].ACLR
reset => \register_fifo:fifo_data[0][16].ACLR
reset => \register_fifo:fifo_data[0][17].ACLR
reset => \register_fifo:fifo_data[0][18].ACLR
reset => \register_fifo:fifo_data[0][19].ACLR
reset => \register_fifo:fifo_data[0][20].ACLR
reset => \register_fifo:fifo_data[0][21].ACLR
enable => \register_fifo:fifo_data[0][21].ENA
enable => \register_fifo:fifo_data[0][20].ENA
enable => \register_fifo:fifo_data[0][19].ENA
enable => \register_fifo:fifo_data[0][18].ENA
enable => \register_fifo:fifo_data[0][17].ENA
enable => \register_fifo:fifo_data[0][16].ENA
enable => \register_fifo:fifo_data[0][15].ENA
enable => \register_fifo:fifo_data[0][14].ENA
enable => \register_fifo:fifo_data[0][13].ENA
enable => \register_fifo:fifo_data[0][12].ENA
enable => \register_fifo:fifo_data[0][11].ENA
enable => \register_fifo:fifo_data[0][10].ENA
enable => \register_fifo:fifo_data[0][9].ENA
enable => \register_fifo:fifo_data[0][8].ENA
enable => \register_fifo:fifo_data[0][7].ENA
enable => \register_fifo:fifo_data[0][6].ENA
enable => \register_fifo:fifo_data[0][5].ENA
enable => \register_fifo:fifo_data[0][4].ENA
enable => \register_fifo:fifo_data[0][3].ENA
enable => \register_fifo:fifo_data[0][2].ENA
enable => \register_fifo:fifo_data[0][1].ENA
enable => \register_fifo:fifo_data[0][0].ENA
datain[0] => \register_fifo:fifo_data[0][0].DATAIN
datain[1] => \register_fifo:fifo_data[0][1].DATAIN
datain[2] => \register_fifo:fifo_data[0][2].DATAIN
datain[3] => \register_fifo:fifo_data[0][3].DATAIN
datain[4] => \register_fifo:fifo_data[0][4].DATAIN
datain[5] => \register_fifo:fifo_data[0][5].DATAIN
datain[6] => \register_fifo:fifo_data[0][6].DATAIN
datain[7] => \register_fifo:fifo_data[0][7].DATAIN
datain[8] => \register_fifo:fifo_data[0][8].DATAIN
datain[9] => \register_fifo:fifo_data[0][9].DATAIN
datain[10] => \register_fifo:fifo_data[0][10].DATAIN
datain[11] => \register_fifo:fifo_data[0][11].DATAIN
datain[12] => \register_fifo:fifo_data[0][12].DATAIN
datain[13] => \register_fifo:fifo_data[0][13].DATAIN
datain[14] => \register_fifo:fifo_data[0][14].DATAIN
datain[15] => \register_fifo:fifo_data[0][15].DATAIN
datain[16] => \register_fifo:fifo_data[0][16].DATAIN
datain[17] => \register_fifo:fifo_data[0][17].DATAIN
datain[18] => \register_fifo:fifo_data[0][18].DATAIN
datain[19] => \register_fifo:fifo_data[0][19].DATAIN
datain[20] => \register_fifo:fifo_data[0][20].DATAIN
datain[21] => \register_fifo:fifo_data[0][21].DATAIN
dataout[0] <= \register_fifo:fifo_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[0][16].DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= \register_fifo:fifo_data[0][17].DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= \register_fifo:fifo_data[0][18].DB_MAX_OUTPUT_PORT_TYPE
dataout[19] <= \register_fifo:fifo_data[0][19].DB_MAX_OUTPUT_PORT_TYPE
dataout[20] <= \register_fifo:fifo_data[0][20].DB_MAX_OUTPUT_PORT_TYPE
dataout[21] <= \register_fifo:fifo_data[0][21].DB_MAX_OUTPUT_PORT_TYPE


|BeamForming|CIC:proc_chain[0].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[3].integration
clk => auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.clk
reset => auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.reset
ena => auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.enable
din[0] => Add0.IN22
din[1] => Add0.IN21
din[2] => Add0.IN20
din[3] => Add0.IN19
din[4] => Add0.IN18
din[5] => Add0.IN17
din[6] => Add0.IN16
din[7] => Add0.IN15
din[8] => Add0.IN14
din[9] => Add0.IN13
din[10] => Add0.IN12
din[11] => Add0.IN11
din[12] => Add0.IN10
din[13] => Add0.IN9
din[14] => Add0.IN8
din[15] => Add0.IN7
din[16] => Add0.IN6
din[17] => Add0.IN5
din[18] => Add0.IN4
din[19] => Add0.IN3
din[20] => Add0.IN2
din[21] => Add0.IN1
dout[0] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[0]
dout[1] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[1]
dout[2] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[2]
dout[3] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[3]
dout[4] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[4]
dout[5] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[5]
dout[6] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[6]
dout[7] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[7]
dout[8] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[8]
dout[9] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[9]
dout[10] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[10]
dout[11] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[11]
dout[12] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[12]
dout[13] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[13]
dout[14] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[14]
dout[15] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[15]
dout[16] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[16]
dout[17] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[17]
dout[18] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[18]
dout[19] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[19]
dout[20] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[20]
dout[21] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[21]


|BeamForming|CIC:proc_chain[0].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[3].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
clk => \register_fifo:fifo_data[0][17].CLK
clk => \register_fifo:fifo_data[0][18].CLK
clk => \register_fifo:fifo_data[0][19].CLK
clk => \register_fifo:fifo_data[0][20].CLK
clk => \register_fifo:fifo_data[0][21].CLK
reset => \register_fifo:fifo_data[0][0].ACLR
reset => \register_fifo:fifo_data[0][1].ACLR
reset => \register_fifo:fifo_data[0][2].ACLR
reset => \register_fifo:fifo_data[0][3].ACLR
reset => \register_fifo:fifo_data[0][4].ACLR
reset => \register_fifo:fifo_data[0][5].ACLR
reset => \register_fifo:fifo_data[0][6].ACLR
reset => \register_fifo:fifo_data[0][7].ACLR
reset => \register_fifo:fifo_data[0][8].ACLR
reset => \register_fifo:fifo_data[0][9].ACLR
reset => \register_fifo:fifo_data[0][10].ACLR
reset => \register_fifo:fifo_data[0][11].ACLR
reset => \register_fifo:fifo_data[0][12].ACLR
reset => \register_fifo:fifo_data[0][13].ACLR
reset => \register_fifo:fifo_data[0][14].ACLR
reset => \register_fifo:fifo_data[0][15].ACLR
reset => \register_fifo:fifo_data[0][16].ACLR
reset => \register_fifo:fifo_data[0][17].ACLR
reset => \register_fifo:fifo_data[0][18].ACLR
reset => \register_fifo:fifo_data[0][19].ACLR
reset => \register_fifo:fifo_data[0][20].ACLR
reset => \register_fifo:fifo_data[0][21].ACLR
enable => \register_fifo:fifo_data[0][21].ENA
enable => \register_fifo:fifo_data[0][20].ENA
enable => \register_fifo:fifo_data[0][19].ENA
enable => \register_fifo:fifo_data[0][18].ENA
enable => \register_fifo:fifo_data[0][17].ENA
enable => \register_fifo:fifo_data[0][16].ENA
enable => \register_fifo:fifo_data[0][15].ENA
enable => \register_fifo:fifo_data[0][14].ENA
enable => \register_fifo:fifo_data[0][13].ENA
enable => \register_fifo:fifo_data[0][12].ENA
enable => \register_fifo:fifo_data[0][11].ENA
enable => \register_fifo:fifo_data[0][10].ENA
enable => \register_fifo:fifo_data[0][9].ENA
enable => \register_fifo:fifo_data[0][8].ENA
enable => \register_fifo:fifo_data[0][7].ENA
enable => \register_fifo:fifo_data[0][6].ENA
enable => \register_fifo:fifo_data[0][5].ENA
enable => \register_fifo:fifo_data[0][4].ENA
enable => \register_fifo:fifo_data[0][3].ENA
enable => \register_fifo:fifo_data[0][2].ENA
enable => \register_fifo:fifo_data[0][1].ENA
enable => \register_fifo:fifo_data[0][0].ENA
datain[0] => \register_fifo:fifo_data[0][0].DATAIN
datain[1] => \register_fifo:fifo_data[0][1].DATAIN
datain[2] => \register_fifo:fifo_data[0][2].DATAIN
datain[3] => \register_fifo:fifo_data[0][3].DATAIN
datain[4] => \register_fifo:fifo_data[0][4].DATAIN
datain[5] => \register_fifo:fifo_data[0][5].DATAIN
datain[6] => \register_fifo:fifo_data[0][6].DATAIN
datain[7] => \register_fifo:fifo_data[0][7].DATAIN
datain[8] => \register_fifo:fifo_data[0][8].DATAIN
datain[9] => \register_fifo:fifo_data[0][9].DATAIN
datain[10] => \register_fifo:fifo_data[0][10].DATAIN
datain[11] => \register_fifo:fifo_data[0][11].DATAIN
datain[12] => \register_fifo:fifo_data[0][12].DATAIN
datain[13] => \register_fifo:fifo_data[0][13].DATAIN
datain[14] => \register_fifo:fifo_data[0][14].DATAIN
datain[15] => \register_fifo:fifo_data[0][15].DATAIN
datain[16] => \register_fifo:fifo_data[0][16].DATAIN
datain[17] => \register_fifo:fifo_data[0][17].DATAIN
datain[18] => \register_fifo:fifo_data[0][18].DATAIN
datain[19] => \register_fifo:fifo_data[0][19].DATAIN
datain[20] => \register_fifo:fifo_data[0][20].DATAIN
datain[21] => \register_fifo:fifo_data[0][21].DATAIN
dataout[0] <= \register_fifo:fifo_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[0][16].DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= \register_fifo:fifo_data[0][17].DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= \register_fifo:fifo_data[0][18].DB_MAX_OUTPUT_PORT_TYPE
dataout[19] <= \register_fifo:fifo_data[0][19].DB_MAX_OUTPUT_PORT_TYPE
dataout[20] <= \register_fifo:fifo_data[0][20].DB_MAX_OUTPUT_PORT_TYPE
dataout[21] <= \register_fifo:fifo_data[0][21].DB_MAX_OUTPUT_PORT_TYPE


|BeamForming|CIC:proc_chain[0].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_downsample:vrc_en_0.first_dsample
clk => clk.IN2
ena => ena.IN1
reset => reset.IN2
din[0] => dout[0].DATAIN
din[1] => dout[1].DATAIN
din[2] => dout[2].DATAIN
din[3] => dout[3].DATAIN
din[4] => dout[4].DATAIN
din[5] => dout[5].DATAIN
din[6] => dout[6].DATAIN
din[7] => dout[7].DATAIN
din[8] => dout[8].DATAIN
din[9] => dout[9].DATAIN
din[10] => dout[10].DATAIN
din[11] => dout[11].DATAIN
din[12] => dout[12].DATAIN
din[13] => dout[13].DATAIN
din[14] => dout[14].DATAIN
din[15] => dout[15].DATAIN
din[16] => dout[16].DATAIN
din[17] => dout[17].DATAIN
din[18] => dout[18].DATAIN
din[19] => dout[19].DATAIN
din[20] => dout[20].DATAIN
din[21] => dout[21].DATAIN
dout[0] <= din[0].DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= din[1].DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= din[2].DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= din[3].DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= din[4].DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= din[5].DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= din[6].DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= din[7].DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= din[8].DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= din[9].DB_MAX_OUTPUT_PORT_TYPE
dout[10] <= din[10].DB_MAX_OUTPUT_PORT_TYPE
dout[11] <= din[11].DB_MAX_OUTPUT_PORT_TYPE
dout[12] <= din[12].DB_MAX_OUTPUT_PORT_TYPE
dout[13] <= din[13].DB_MAX_OUTPUT_PORT_TYPE
dout[14] <= din[14].DB_MAX_OUTPUT_PORT_TYPE
dout[15] <= din[15].DB_MAX_OUTPUT_PORT_TYPE
dout[16] <= din[16].DB_MAX_OUTPUT_PORT_TYPE
dout[17] <= din[17].DB_MAX_OUTPUT_PORT_TYPE
dout[18] <= din[18].DB_MAX_OUTPUT_PORT_TYPE
dout[19] <= din[19].DB_MAX_OUTPUT_PORT_TYPE
dout[20] <= din[20].DB_MAX_OUTPUT_PORT_TYPE
dout[21] <= din[21].DB_MAX_OUTPUT_PORT_TYPE
dout_valid <= dout_valid.DB_MAX_OUTPUT_PORT_TYPE


|BeamForming|CIC:proc_chain[0].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_downsample:vrc_en_0.first_dsample|counter_module:counter_fs_inst
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => count[5].CLK
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
counter_max[0] => Equal0.IN5
counter_max[1] => Equal0.IN4
counter_max[2] => Equal0.IN3
counter_max[3] => Equal0.IN2
counter_max[4] => Equal0.IN1
counter_max[5] => Equal0.IN0
counter_out[0] <= count[0].DB_MAX_OUTPUT_PORT_TYPE
counter_out[1] <= count[1].DB_MAX_OUTPUT_PORT_TYPE
counter_out[2] <= count[2].DB_MAX_OUTPUT_PORT_TYPE
counter_out[3] <= count[3].DB_MAX_OUTPUT_PORT_TYPE
counter_out[4] <= count[4].DB_MAX_OUTPUT_PORT_TYPE
counter_out[5] <= count[5].DB_MAX_OUTPUT_PORT_TYPE


|BeamForming|CIC:proc_chain[0].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_downsample:vrc_en_0.first_dsample|counter_module:counter_ch_inst
clk => count[0].CLK
clken => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
counter_max[0] => always0.IN1
counter_out[0] <= count[0].DB_MAX_OUTPUT_PORT_TYPE


|BeamForming|CIC:proc_chain[0].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator
clk => scfifo:buffer_FIFO.clock
data[0] => scfifo:buffer_FIFO.data[0]
data[1] => scfifo:buffer_FIFO.data[1]
data[2] => scfifo:buffer_FIFO.data[2]
data[3] => scfifo:buffer_FIFO.data[3]
data[4] => scfifo:buffer_FIFO.data[4]
data[5] => scfifo:buffer_FIFO.data[5]
data[6] => scfifo:buffer_FIFO.data[6]
data[7] => scfifo:buffer_FIFO.data[7]
data[8] => scfifo:buffer_FIFO.data[8]
data[9] => scfifo:buffer_FIFO.data[9]
data[10] => scfifo:buffer_FIFO.data[10]
data[11] => scfifo:buffer_FIFO.data[11]
data[12] => scfifo:buffer_FIFO.data[12]
data[13] => scfifo:buffer_FIFO.data[13]
data[14] => scfifo:buffer_FIFO.data[14]
data[15] => scfifo:buffer_FIFO.data[15]
data[16] => scfifo:buffer_FIFO.data[16]
data[17] => scfifo:buffer_FIFO.data[17]
data[18] => scfifo:buffer_FIFO.data[18]
data[19] => scfifo:buffer_FIFO.data[19]
data[20] => scfifo:buffer_FIFO.data[20]
data[21] => scfifo:buffer_FIFO.data[21]
clr => scfifo:buffer_FIFO.sclr
wrreq => scfifo:buffer_FIFO.wrreq
rdreq => scfifo:buffer_FIFO.rdreq
q[0] <= scfifo:buffer_FIFO.q[0]
q[1] <= scfifo:buffer_FIFO.q[1]
q[2] <= scfifo:buffer_FIFO.q[2]
q[3] <= scfifo:buffer_FIFO.q[3]
q[4] <= scfifo:buffer_FIFO.q[4]
q[5] <= scfifo:buffer_FIFO.q[5]
q[6] <= scfifo:buffer_FIFO.q[6]
q[7] <= scfifo:buffer_FIFO.q[7]
q[8] <= scfifo:buffer_FIFO.q[8]
q[9] <= scfifo:buffer_FIFO.q[9]
q[10] <= scfifo:buffer_FIFO.q[10]
q[11] <= scfifo:buffer_FIFO.q[11]
q[12] <= scfifo:buffer_FIFO.q[12]
q[13] <= scfifo:buffer_FIFO.q[13]
q[14] <= scfifo:buffer_FIFO.q[14]
q[15] <= scfifo:buffer_FIFO.q[15]
q[16] <= scfifo:buffer_FIFO.q[16]
q[17] <= scfifo:buffer_FIFO.q[17]
q[18] <= scfifo:buffer_FIFO.q[18]
q[19] <= scfifo:buffer_FIFO.q[19]
q[20] <= scfifo:buffer_FIFO.q[20]
q[21] <= scfifo:buffer_FIFO.q[21]


|BeamForming|CIC:proc_chain[0].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO
data[0] => scfifo_gm51:auto_generated.data[0]
data[1] => scfifo_gm51:auto_generated.data[1]
data[2] => scfifo_gm51:auto_generated.data[2]
data[3] => scfifo_gm51:auto_generated.data[3]
data[4] => scfifo_gm51:auto_generated.data[4]
data[5] => scfifo_gm51:auto_generated.data[5]
data[6] => scfifo_gm51:auto_generated.data[6]
data[7] => scfifo_gm51:auto_generated.data[7]
data[8] => scfifo_gm51:auto_generated.data[8]
data[9] => scfifo_gm51:auto_generated.data[9]
data[10] => scfifo_gm51:auto_generated.data[10]
data[11] => scfifo_gm51:auto_generated.data[11]
data[12] => scfifo_gm51:auto_generated.data[12]
data[13] => scfifo_gm51:auto_generated.data[13]
data[14] => scfifo_gm51:auto_generated.data[14]
data[15] => scfifo_gm51:auto_generated.data[15]
data[16] => scfifo_gm51:auto_generated.data[16]
data[17] => scfifo_gm51:auto_generated.data[17]
data[18] => scfifo_gm51:auto_generated.data[18]
data[19] => scfifo_gm51:auto_generated.data[19]
data[20] => scfifo_gm51:auto_generated.data[20]
data[21] => scfifo_gm51:auto_generated.data[21]
q[0] <= scfifo_gm51:auto_generated.q[0]
q[1] <= scfifo_gm51:auto_generated.q[1]
q[2] <= scfifo_gm51:auto_generated.q[2]
q[3] <= scfifo_gm51:auto_generated.q[3]
q[4] <= scfifo_gm51:auto_generated.q[4]
q[5] <= scfifo_gm51:auto_generated.q[5]
q[6] <= scfifo_gm51:auto_generated.q[6]
q[7] <= scfifo_gm51:auto_generated.q[7]
q[8] <= scfifo_gm51:auto_generated.q[8]
q[9] <= scfifo_gm51:auto_generated.q[9]
q[10] <= scfifo_gm51:auto_generated.q[10]
q[11] <= scfifo_gm51:auto_generated.q[11]
q[12] <= scfifo_gm51:auto_generated.q[12]
q[13] <= scfifo_gm51:auto_generated.q[13]
q[14] <= scfifo_gm51:auto_generated.q[14]
q[15] <= scfifo_gm51:auto_generated.q[15]
q[16] <= scfifo_gm51:auto_generated.q[16]
q[17] <= scfifo_gm51:auto_generated.q[17]
q[18] <= scfifo_gm51:auto_generated.q[18]
q[19] <= scfifo_gm51:auto_generated.q[19]
q[20] <= scfifo_gm51:auto_generated.q[20]
q[21] <= scfifo_gm51:auto_generated.q[21]
wrreq => scfifo_gm51:auto_generated.wrreq
rdreq => scfifo_gm51:auto_generated.rdreq
clock => scfifo_gm51:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => scfifo_gm51:auto_generated.sclr
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= <GND>
full <= <GND>
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= <GND>
usedw[1] <= <GND>


|BeamForming|CIC:proc_chain[0].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_gm51:auto_generated
clock => a_dpfifo_rju:dpfifo.clock
data[0] => a_dpfifo_rju:dpfifo.data[0]
data[1] => a_dpfifo_rju:dpfifo.data[1]
data[2] => a_dpfifo_rju:dpfifo.data[2]
data[3] => a_dpfifo_rju:dpfifo.data[3]
data[4] => a_dpfifo_rju:dpfifo.data[4]
data[5] => a_dpfifo_rju:dpfifo.data[5]
data[6] => a_dpfifo_rju:dpfifo.data[6]
data[7] => a_dpfifo_rju:dpfifo.data[7]
data[8] => a_dpfifo_rju:dpfifo.data[8]
data[9] => a_dpfifo_rju:dpfifo.data[9]
data[10] => a_dpfifo_rju:dpfifo.data[10]
data[11] => a_dpfifo_rju:dpfifo.data[11]
data[12] => a_dpfifo_rju:dpfifo.data[12]
data[13] => a_dpfifo_rju:dpfifo.data[13]
data[14] => a_dpfifo_rju:dpfifo.data[14]
data[15] => a_dpfifo_rju:dpfifo.data[15]
data[16] => a_dpfifo_rju:dpfifo.data[16]
data[17] => a_dpfifo_rju:dpfifo.data[17]
data[18] => a_dpfifo_rju:dpfifo.data[18]
data[19] => a_dpfifo_rju:dpfifo.data[19]
data[20] => a_dpfifo_rju:dpfifo.data[20]
data[21] => a_dpfifo_rju:dpfifo.data[21]
q[0] <= a_dpfifo_rju:dpfifo.q[0]
q[1] <= a_dpfifo_rju:dpfifo.q[1]
q[2] <= a_dpfifo_rju:dpfifo.q[2]
q[3] <= a_dpfifo_rju:dpfifo.q[3]
q[4] <= a_dpfifo_rju:dpfifo.q[4]
q[5] <= a_dpfifo_rju:dpfifo.q[5]
q[6] <= a_dpfifo_rju:dpfifo.q[6]
q[7] <= a_dpfifo_rju:dpfifo.q[7]
q[8] <= a_dpfifo_rju:dpfifo.q[8]
q[9] <= a_dpfifo_rju:dpfifo.q[9]
q[10] <= a_dpfifo_rju:dpfifo.q[10]
q[11] <= a_dpfifo_rju:dpfifo.q[11]
q[12] <= a_dpfifo_rju:dpfifo.q[12]
q[13] <= a_dpfifo_rju:dpfifo.q[13]
q[14] <= a_dpfifo_rju:dpfifo.q[14]
q[15] <= a_dpfifo_rju:dpfifo.q[15]
q[16] <= a_dpfifo_rju:dpfifo.q[16]
q[17] <= a_dpfifo_rju:dpfifo.q[17]
q[18] <= a_dpfifo_rju:dpfifo.q[18]
q[19] <= a_dpfifo_rju:dpfifo.q[19]
q[20] <= a_dpfifo_rju:dpfifo.q[20]
q[21] <= a_dpfifo_rju:dpfifo.q[21]
rdreq => a_dpfifo_rju:dpfifo.rreq
sclr => a_dpfifo_rju:dpfifo.sclr
wrreq => a_dpfifo_rju:dpfifo.wreq


|BeamForming|CIC:proc_chain[0].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_gm51:auto_generated|a_dpfifo_rju:dpfifo
clock => altsyncram_17h1:FIFOram.clock0
clock => altsyncram_17h1:FIFOram.clock1
clock => cntr_q9b:rd_ptr_msb.clock
clock => cntr_7a7:usedw_counter.clock
clock => cntr_r9b:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => wrreq_delay.CLK
data[0] => altsyncram_17h1:FIFOram.data_a[0]
data[1] => altsyncram_17h1:FIFOram.data_a[1]
data[2] => altsyncram_17h1:FIFOram.data_a[2]
data[3] => altsyncram_17h1:FIFOram.data_a[3]
data[4] => altsyncram_17h1:FIFOram.data_a[4]
data[5] => altsyncram_17h1:FIFOram.data_a[5]
data[6] => altsyncram_17h1:FIFOram.data_a[6]
data[7] => altsyncram_17h1:FIFOram.data_a[7]
data[8] => altsyncram_17h1:FIFOram.data_a[8]
data[9] => altsyncram_17h1:FIFOram.data_a[9]
data[10] => altsyncram_17h1:FIFOram.data_a[10]
data[11] => altsyncram_17h1:FIFOram.data_a[11]
data[12] => altsyncram_17h1:FIFOram.data_a[12]
data[13] => altsyncram_17h1:FIFOram.data_a[13]
data[14] => altsyncram_17h1:FIFOram.data_a[14]
data[15] => altsyncram_17h1:FIFOram.data_a[15]
data[16] => altsyncram_17h1:FIFOram.data_a[16]
data[17] => altsyncram_17h1:FIFOram.data_a[17]
data[18] => altsyncram_17h1:FIFOram.data_a[18]
data[19] => altsyncram_17h1:FIFOram.data_a[19]
data[20] => altsyncram_17h1:FIFOram.data_a[20]
data[21] => altsyncram_17h1:FIFOram.data_a[21]
q[0] <= altsyncram_17h1:FIFOram.q_b[0]
q[1] <= altsyncram_17h1:FIFOram.q_b[1]
q[2] <= altsyncram_17h1:FIFOram.q_b[2]
q[3] <= altsyncram_17h1:FIFOram.q_b[3]
q[4] <= altsyncram_17h1:FIFOram.q_b[4]
q[5] <= altsyncram_17h1:FIFOram.q_b[5]
q[6] <= altsyncram_17h1:FIFOram.q_b[6]
q[7] <= altsyncram_17h1:FIFOram.q_b[7]
q[8] <= altsyncram_17h1:FIFOram.q_b[8]
q[9] <= altsyncram_17h1:FIFOram.q_b[9]
q[10] <= altsyncram_17h1:FIFOram.q_b[10]
q[11] <= altsyncram_17h1:FIFOram.q_b[11]
q[12] <= altsyncram_17h1:FIFOram.q_b[12]
q[13] <= altsyncram_17h1:FIFOram.q_b[13]
q[14] <= altsyncram_17h1:FIFOram.q_b[14]
q[15] <= altsyncram_17h1:FIFOram.q_b[15]
q[16] <= altsyncram_17h1:FIFOram.q_b[16]
q[17] <= altsyncram_17h1:FIFOram.q_b[17]
q[18] <= altsyncram_17h1:FIFOram.q_b[18]
q[19] <= altsyncram_17h1:FIFOram.q_b[19]
q[20] <= altsyncram_17h1:FIFOram.q_b[20]
q[21] <= altsyncram_17h1:FIFOram.q_b[21]
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => cntr_q9b:rd_ptr_msb.sclr
sclr => cntr_7a7:usedw_counter.sclr
sclr => cntr_r9b:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
wreq => valid_wreq.IN0


|BeamForming|CIC:proc_chain[0].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_gm51:auto_generated|a_dpfifo_rju:dpfifo|altsyncram_17h1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
clocken1 => ram_block1a9.ENA1
clocken1 => ram_block1a10.ENA1
clocken1 => ram_block1a11.ENA1
clocken1 => ram_block1a12.ENA1
clocken1 => ram_block1a13.ENA1
clocken1 => ram_block1a14.ENA1
clocken1 => ram_block1a15.ENA1
clocken1 => ram_block1a16.ENA1
clocken1 => ram_block1a17.ENA1
clocken1 => ram_block1a18.ENA1
clocken1 => ram_block1a19.ENA1
clocken1 => ram_block1a20.ENA1
clocken1 => ram_block1a21.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE


|BeamForming|CIC:proc_chain[0].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_gm51:auto_generated|a_dpfifo_rju:dpfifo|cmpr_fs8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => aneb_result_wire[0].IN0
dataa[1] => aneb_result_wire[0].IN0
datab[0] => aneb_result_wire[0].IN1
datab[1] => aneb_result_wire[0].IN1


|BeamForming|CIC:proc_chain[0].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_gm51:auto_generated|a_dpfifo_rju:dpfifo|cmpr_fs8:two_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => aneb_result_wire[0].IN0
dataa[1] => aneb_result_wire[0].IN0
datab[0] => aneb_result_wire[0].IN1
datab[1] => aneb_result_wire[0].IN1


|BeamForming|CIC:proc_chain[0].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_gm51:auto_generated|a_dpfifo_rju:dpfifo|cntr_q9b:rd_ptr_msb
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|BeamForming|CIC:proc_chain[0].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_gm51:auto_generated|a_dpfifo_rju:dpfifo|cntr_7a7:usedw_counter
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB


|BeamForming|CIC:proc_chain[0].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_gm51:auto_generated|a_dpfifo_rju:dpfifo|cntr_r9b:wr_ptr
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|BeamForming|CIC:proc_chain[0].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:latency_cnt_inst
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
counter_max[0] => Equal0.IN3
counter_max[1] => Equal0.IN2
counter_max[2] => Equal0.IN1
counter_max[3] => Equal0.IN0
counter_out[0] <= count[0].DB_MAX_OUTPUT_PORT_TYPE
counter_out[1] <= count[1].DB_MAX_OUTPUT_PORT_TYPE
counter_out[2] <= count[2].DB_MAX_OUTPUT_PORT_TYPE
counter_out[3] <= count[3].DB_MAX_OUTPUT_PORT_TYPE


|BeamForming|CIC:proc_chain[0].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:channel_out_int_inst
clk => count[0].CLK
clk => count[-1].CLK
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
counter_max[0] => Equal0.IN1
counter_max[-1] => Equal0.IN0
counter_out[0] <= count[0].DB_MAX_OUTPUT_PORT_TYPE
counter_out[-1] <= count[-1].DB_MAX_OUTPUT_PORT_TYPE


|BeamForming|CIC:proc_chain[0].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:rate_cnt_inst
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => count[5].CLK
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
counter_max[0] => Equal0.IN5
counter_max[1] => Equal0.IN4
counter_max[2] => Equal0.IN3
counter_max[3] => Equal0.IN2
counter_max[4] => Equal0.IN1
counter_max[5] => Equal0.IN0
counter_out[0] <= count[0].DB_MAX_OUTPUT_PORT_TYPE
counter_out[1] <= count[1].DB_MAX_OUTPUT_PORT_TYPE
counter_out[2] <= count[2].DB_MAX_OUTPUT_PORT_TYPE
counter_out[3] <= count[3].DB_MAX_OUTPUT_PORT_TYPE
counter_out[4] <= count[4].DB_MAX_OUTPUT_PORT_TYPE
counter_out[5] <= count[5].DB_MAX_OUTPUT_PORT_TYPE


|BeamForming|CIC:proc_chain[0].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[0].auk_dsp_diff
clk => auk_dspip_delay:glogic:u0.clk
clk => dout_valid~reg0.CLK
clk => dout[0]~reg0.CLK
clk => dout[1]~reg0.CLK
clk => dout[2]~reg0.CLK
clk => dout[3]~reg0.CLK
clk => dout[4]~reg0.CLK
clk => dout[5]~reg0.CLK
clk => dout[6]~reg0.CLK
clk => dout[7]~reg0.CLK
clk => dout[8]~reg0.CLK
clk => dout[9]~reg0.CLK
clk => dout[10]~reg0.CLK
clk => dout[11]~reg0.CLK
clk => dout[12]~reg0.CLK
clk => dout[13]~reg0.CLK
clk => dout[14]~reg0.CLK
clk => dout[15]~reg0.CLK
clk => dout[16]~reg0.CLK
clk => dout[17]~reg0.CLK
clk => dout[18]~reg0.CLK
clk => dout[19]~reg0.CLK
clk => dout[20]~reg0.CLK
clk => dout[21]~reg0.CLK
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout_valid.OUTPUTSELECT
reset => auk_dspip_delay:glogic:u0.reset
ena => ena_and_valid.IN0
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout_valid.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout_valid.DATAB
din_valid => ena_and_valid.IN1
din[0] => Add0.IN44
din[0] => auk_dspip_delay:glogic:u0.datain[0]
din[1] => Add0.IN43
din[1] => auk_dspip_delay:glogic:u0.datain[1]
din[2] => Add0.IN42
din[2] => auk_dspip_delay:glogic:u0.datain[2]
din[3] => Add0.IN41
din[3] => auk_dspip_delay:glogic:u0.datain[3]
din[4] => Add0.IN40
din[4] => auk_dspip_delay:glogic:u0.datain[4]
din[5] => Add0.IN39
din[5] => auk_dspip_delay:glogic:u0.datain[5]
din[6] => Add0.IN38
din[6] => auk_dspip_delay:glogic:u0.datain[6]
din[7] => Add0.IN37
din[7] => auk_dspip_delay:glogic:u0.datain[7]
din[8] => Add0.IN36
din[8] => auk_dspip_delay:glogic:u0.datain[8]
din[9] => Add0.IN35
din[9] => auk_dspip_delay:glogic:u0.datain[9]
din[10] => Add0.IN34
din[10] => auk_dspip_delay:glogic:u0.datain[10]
din[11] => Add0.IN33
din[11] => auk_dspip_delay:glogic:u0.datain[11]
din[12] => Add0.IN32
din[12] => auk_dspip_delay:glogic:u0.datain[12]
din[13] => Add0.IN31
din[13] => auk_dspip_delay:glogic:u0.datain[13]
din[14] => Add0.IN30
din[14] => auk_dspip_delay:glogic:u0.datain[14]
din[15] => Add0.IN29
din[15] => auk_dspip_delay:glogic:u0.datain[15]
din[16] => Add0.IN28
din[16] => auk_dspip_delay:glogic:u0.datain[16]
din[17] => Add0.IN27
din[17] => auk_dspip_delay:glogic:u0.datain[17]
din[18] => Add0.IN26
din[18] => auk_dspip_delay:glogic:u0.datain[18]
din[19] => Add0.IN25
din[19] => auk_dspip_delay:glogic:u0.datain[19]
din[20] => Add0.IN24
din[20] => auk_dspip_delay:glogic:u0.datain[20]
din[21] => Add0.IN23
din[21] => auk_dspip_delay:glogic:u0.datain[21]
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= dout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= dout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[10] <= dout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[11] <= dout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[12] <= dout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[13] <= dout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[14] <= dout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[15] <= dout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[16] <= dout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[17] <= dout[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[18] <= dout[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[19] <= dout[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[20] <= dout[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[21] <= dout[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout_valid <= dout_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE


|BeamForming|CIC:proc_chain[0].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
clk => \register_fifo:fifo_data[0][17].CLK
clk => \register_fifo:fifo_data[0][18].CLK
clk => \register_fifo:fifo_data[0][19].CLK
clk => \register_fifo:fifo_data[0][20].CLK
clk => \register_fifo:fifo_data[0][21].CLK
reset => \register_fifo:fifo_data[0][0].ACLR
reset => \register_fifo:fifo_data[0][1].ACLR
reset => \register_fifo:fifo_data[0][2].ACLR
reset => \register_fifo:fifo_data[0][3].ACLR
reset => \register_fifo:fifo_data[0][4].ACLR
reset => \register_fifo:fifo_data[0][5].ACLR
reset => \register_fifo:fifo_data[0][6].ACLR
reset => \register_fifo:fifo_data[0][7].ACLR
reset => \register_fifo:fifo_data[0][8].ACLR
reset => \register_fifo:fifo_data[0][9].ACLR
reset => \register_fifo:fifo_data[0][10].ACLR
reset => \register_fifo:fifo_data[0][11].ACLR
reset => \register_fifo:fifo_data[0][12].ACLR
reset => \register_fifo:fifo_data[0][13].ACLR
reset => \register_fifo:fifo_data[0][14].ACLR
reset => \register_fifo:fifo_data[0][15].ACLR
reset => \register_fifo:fifo_data[0][16].ACLR
reset => \register_fifo:fifo_data[0][17].ACLR
reset => \register_fifo:fifo_data[0][18].ACLR
reset => \register_fifo:fifo_data[0][19].ACLR
reset => \register_fifo:fifo_data[0][20].ACLR
reset => \register_fifo:fifo_data[0][21].ACLR
enable => \register_fifo:fifo_data[0][21].ENA
enable => \register_fifo:fifo_data[0][20].ENA
enable => \register_fifo:fifo_data[0][19].ENA
enable => \register_fifo:fifo_data[0][18].ENA
enable => \register_fifo:fifo_data[0][17].ENA
enable => \register_fifo:fifo_data[0][16].ENA
enable => \register_fifo:fifo_data[0][15].ENA
enable => \register_fifo:fifo_data[0][14].ENA
enable => \register_fifo:fifo_data[0][13].ENA
enable => \register_fifo:fifo_data[0][12].ENA
enable => \register_fifo:fifo_data[0][11].ENA
enable => \register_fifo:fifo_data[0][10].ENA
enable => \register_fifo:fifo_data[0][9].ENA
enable => \register_fifo:fifo_data[0][8].ENA
enable => \register_fifo:fifo_data[0][7].ENA
enable => \register_fifo:fifo_data[0][6].ENA
enable => \register_fifo:fifo_data[0][5].ENA
enable => \register_fifo:fifo_data[0][4].ENA
enable => \register_fifo:fifo_data[0][3].ENA
enable => \register_fifo:fifo_data[0][2].ENA
enable => \register_fifo:fifo_data[0][1].ENA
enable => \register_fifo:fifo_data[0][0].ENA
datain[0] => \register_fifo:fifo_data[0][0].DATAIN
datain[1] => \register_fifo:fifo_data[0][1].DATAIN
datain[2] => \register_fifo:fifo_data[0][2].DATAIN
datain[3] => \register_fifo:fifo_data[0][3].DATAIN
datain[4] => \register_fifo:fifo_data[0][4].DATAIN
datain[5] => \register_fifo:fifo_data[0][5].DATAIN
datain[6] => \register_fifo:fifo_data[0][6].DATAIN
datain[7] => \register_fifo:fifo_data[0][7].DATAIN
datain[8] => \register_fifo:fifo_data[0][8].DATAIN
datain[9] => \register_fifo:fifo_data[0][9].DATAIN
datain[10] => \register_fifo:fifo_data[0][10].DATAIN
datain[11] => \register_fifo:fifo_data[0][11].DATAIN
datain[12] => \register_fifo:fifo_data[0][12].DATAIN
datain[13] => \register_fifo:fifo_data[0][13].DATAIN
datain[14] => \register_fifo:fifo_data[0][14].DATAIN
datain[15] => \register_fifo:fifo_data[0][15].DATAIN
datain[16] => \register_fifo:fifo_data[0][16].DATAIN
datain[17] => \register_fifo:fifo_data[0][17].DATAIN
datain[18] => \register_fifo:fifo_data[0][18].DATAIN
datain[19] => \register_fifo:fifo_data[0][19].DATAIN
datain[20] => \register_fifo:fifo_data[0][20].DATAIN
datain[21] => \register_fifo:fifo_data[0][21].DATAIN
dataout[0] <= \register_fifo:fifo_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[0][16].DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= \register_fifo:fifo_data[0][17].DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= \register_fifo:fifo_data[0][18].DB_MAX_OUTPUT_PORT_TYPE
dataout[19] <= \register_fifo:fifo_data[0][19].DB_MAX_OUTPUT_PORT_TYPE
dataout[20] <= \register_fifo:fifo_data[0][20].DB_MAX_OUTPUT_PORT_TYPE
dataout[21] <= \register_fifo:fifo_data[0][21].DB_MAX_OUTPUT_PORT_TYPE


|BeamForming|CIC:proc_chain[0].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[1].auk_dsp_diff
clk => auk_dspip_delay:glogic:u0.clk
clk => dout_valid~reg0.CLK
clk => dout[0]~reg0.CLK
clk => dout[1]~reg0.CLK
clk => dout[2]~reg0.CLK
clk => dout[3]~reg0.CLK
clk => dout[4]~reg0.CLK
clk => dout[5]~reg0.CLK
clk => dout[6]~reg0.CLK
clk => dout[7]~reg0.CLK
clk => dout[8]~reg0.CLK
clk => dout[9]~reg0.CLK
clk => dout[10]~reg0.CLK
clk => dout[11]~reg0.CLK
clk => dout[12]~reg0.CLK
clk => dout[13]~reg0.CLK
clk => dout[14]~reg0.CLK
clk => dout[15]~reg0.CLK
clk => dout[16]~reg0.CLK
clk => dout[17]~reg0.CLK
clk => dout[18]~reg0.CLK
clk => dout[19]~reg0.CLK
clk => dout[20]~reg0.CLK
clk => dout[21]~reg0.CLK
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout_valid.OUTPUTSELECT
reset => auk_dspip_delay:glogic:u0.reset
ena => ena_and_valid.IN0
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout_valid.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout_valid.DATAB
din_valid => ena_and_valid.IN1
din[0] => Add0.IN44
din[0] => auk_dspip_delay:glogic:u0.datain[0]
din[1] => Add0.IN43
din[1] => auk_dspip_delay:glogic:u0.datain[1]
din[2] => Add0.IN42
din[2] => auk_dspip_delay:glogic:u0.datain[2]
din[3] => Add0.IN41
din[3] => auk_dspip_delay:glogic:u0.datain[3]
din[4] => Add0.IN40
din[4] => auk_dspip_delay:glogic:u0.datain[4]
din[5] => Add0.IN39
din[5] => auk_dspip_delay:glogic:u0.datain[5]
din[6] => Add0.IN38
din[6] => auk_dspip_delay:glogic:u0.datain[6]
din[7] => Add0.IN37
din[7] => auk_dspip_delay:glogic:u0.datain[7]
din[8] => Add0.IN36
din[8] => auk_dspip_delay:glogic:u0.datain[8]
din[9] => Add0.IN35
din[9] => auk_dspip_delay:glogic:u0.datain[9]
din[10] => Add0.IN34
din[10] => auk_dspip_delay:glogic:u0.datain[10]
din[11] => Add0.IN33
din[11] => auk_dspip_delay:glogic:u0.datain[11]
din[12] => Add0.IN32
din[12] => auk_dspip_delay:glogic:u0.datain[12]
din[13] => Add0.IN31
din[13] => auk_dspip_delay:glogic:u0.datain[13]
din[14] => Add0.IN30
din[14] => auk_dspip_delay:glogic:u0.datain[14]
din[15] => Add0.IN29
din[15] => auk_dspip_delay:glogic:u0.datain[15]
din[16] => Add0.IN28
din[16] => auk_dspip_delay:glogic:u0.datain[16]
din[17] => Add0.IN27
din[17] => auk_dspip_delay:glogic:u0.datain[17]
din[18] => Add0.IN26
din[18] => auk_dspip_delay:glogic:u0.datain[18]
din[19] => Add0.IN25
din[19] => auk_dspip_delay:glogic:u0.datain[19]
din[20] => Add0.IN24
din[20] => auk_dspip_delay:glogic:u0.datain[20]
din[21] => Add0.IN23
din[21] => auk_dspip_delay:glogic:u0.datain[21]
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= dout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= dout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[10] <= dout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[11] <= dout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[12] <= dout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[13] <= dout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[14] <= dout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[15] <= dout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[16] <= dout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[17] <= dout[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[18] <= dout[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[19] <= dout[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[20] <= dout[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[21] <= dout[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout_valid <= dout_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE


|BeamForming|CIC:proc_chain[0].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
clk => \register_fifo:fifo_data[0][17].CLK
clk => \register_fifo:fifo_data[0][18].CLK
clk => \register_fifo:fifo_data[0][19].CLK
clk => \register_fifo:fifo_data[0][20].CLK
clk => \register_fifo:fifo_data[0][21].CLK
reset => \register_fifo:fifo_data[0][0].ACLR
reset => \register_fifo:fifo_data[0][1].ACLR
reset => \register_fifo:fifo_data[0][2].ACLR
reset => \register_fifo:fifo_data[0][3].ACLR
reset => \register_fifo:fifo_data[0][4].ACLR
reset => \register_fifo:fifo_data[0][5].ACLR
reset => \register_fifo:fifo_data[0][6].ACLR
reset => \register_fifo:fifo_data[0][7].ACLR
reset => \register_fifo:fifo_data[0][8].ACLR
reset => \register_fifo:fifo_data[0][9].ACLR
reset => \register_fifo:fifo_data[0][10].ACLR
reset => \register_fifo:fifo_data[0][11].ACLR
reset => \register_fifo:fifo_data[0][12].ACLR
reset => \register_fifo:fifo_data[0][13].ACLR
reset => \register_fifo:fifo_data[0][14].ACLR
reset => \register_fifo:fifo_data[0][15].ACLR
reset => \register_fifo:fifo_data[0][16].ACLR
reset => \register_fifo:fifo_data[0][17].ACLR
reset => \register_fifo:fifo_data[0][18].ACLR
reset => \register_fifo:fifo_data[0][19].ACLR
reset => \register_fifo:fifo_data[0][20].ACLR
reset => \register_fifo:fifo_data[0][21].ACLR
enable => \register_fifo:fifo_data[0][21].ENA
enable => \register_fifo:fifo_data[0][20].ENA
enable => \register_fifo:fifo_data[0][19].ENA
enable => \register_fifo:fifo_data[0][18].ENA
enable => \register_fifo:fifo_data[0][17].ENA
enable => \register_fifo:fifo_data[0][16].ENA
enable => \register_fifo:fifo_data[0][15].ENA
enable => \register_fifo:fifo_data[0][14].ENA
enable => \register_fifo:fifo_data[0][13].ENA
enable => \register_fifo:fifo_data[0][12].ENA
enable => \register_fifo:fifo_data[0][11].ENA
enable => \register_fifo:fifo_data[0][10].ENA
enable => \register_fifo:fifo_data[0][9].ENA
enable => \register_fifo:fifo_data[0][8].ENA
enable => \register_fifo:fifo_data[0][7].ENA
enable => \register_fifo:fifo_data[0][6].ENA
enable => \register_fifo:fifo_data[0][5].ENA
enable => \register_fifo:fifo_data[0][4].ENA
enable => \register_fifo:fifo_data[0][3].ENA
enable => \register_fifo:fifo_data[0][2].ENA
enable => \register_fifo:fifo_data[0][1].ENA
enable => \register_fifo:fifo_data[0][0].ENA
datain[0] => \register_fifo:fifo_data[0][0].DATAIN
datain[1] => \register_fifo:fifo_data[0][1].DATAIN
datain[2] => \register_fifo:fifo_data[0][2].DATAIN
datain[3] => \register_fifo:fifo_data[0][3].DATAIN
datain[4] => \register_fifo:fifo_data[0][4].DATAIN
datain[5] => \register_fifo:fifo_data[0][5].DATAIN
datain[6] => \register_fifo:fifo_data[0][6].DATAIN
datain[7] => \register_fifo:fifo_data[0][7].DATAIN
datain[8] => \register_fifo:fifo_data[0][8].DATAIN
datain[9] => \register_fifo:fifo_data[0][9].DATAIN
datain[10] => \register_fifo:fifo_data[0][10].DATAIN
datain[11] => \register_fifo:fifo_data[0][11].DATAIN
datain[12] => \register_fifo:fifo_data[0][12].DATAIN
datain[13] => \register_fifo:fifo_data[0][13].DATAIN
datain[14] => \register_fifo:fifo_data[0][14].DATAIN
datain[15] => \register_fifo:fifo_data[0][15].DATAIN
datain[16] => \register_fifo:fifo_data[0][16].DATAIN
datain[17] => \register_fifo:fifo_data[0][17].DATAIN
datain[18] => \register_fifo:fifo_data[0][18].DATAIN
datain[19] => \register_fifo:fifo_data[0][19].DATAIN
datain[20] => \register_fifo:fifo_data[0][20].DATAIN
datain[21] => \register_fifo:fifo_data[0][21].DATAIN
dataout[0] <= \register_fifo:fifo_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[0][16].DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= \register_fifo:fifo_data[0][17].DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= \register_fifo:fifo_data[0][18].DB_MAX_OUTPUT_PORT_TYPE
dataout[19] <= \register_fifo:fifo_data[0][19].DB_MAX_OUTPUT_PORT_TYPE
dataout[20] <= \register_fifo:fifo_data[0][20].DB_MAX_OUTPUT_PORT_TYPE
dataout[21] <= \register_fifo:fifo_data[0][21].DB_MAX_OUTPUT_PORT_TYPE


|BeamForming|CIC:proc_chain[0].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[2].auk_dsp_diff
clk => auk_dspip_delay:glogic:u0.clk
clk => dout_valid~reg0.CLK
clk => dout[0]~reg0.CLK
clk => dout[1]~reg0.CLK
clk => dout[2]~reg0.CLK
clk => dout[3]~reg0.CLK
clk => dout[4]~reg0.CLK
clk => dout[5]~reg0.CLK
clk => dout[6]~reg0.CLK
clk => dout[7]~reg0.CLK
clk => dout[8]~reg0.CLK
clk => dout[9]~reg0.CLK
clk => dout[10]~reg0.CLK
clk => dout[11]~reg0.CLK
clk => dout[12]~reg0.CLK
clk => dout[13]~reg0.CLK
clk => dout[14]~reg0.CLK
clk => dout[15]~reg0.CLK
clk => dout[16]~reg0.CLK
clk => dout[17]~reg0.CLK
clk => dout[18]~reg0.CLK
clk => dout[19]~reg0.CLK
clk => dout[20]~reg0.CLK
clk => dout[21]~reg0.CLK
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout_valid.OUTPUTSELECT
reset => auk_dspip_delay:glogic:u0.reset
ena => ena_and_valid.IN0
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout_valid.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout_valid.DATAB
din_valid => ena_and_valid.IN1
din[0] => Add0.IN44
din[0] => auk_dspip_delay:glogic:u0.datain[0]
din[1] => Add0.IN43
din[1] => auk_dspip_delay:glogic:u0.datain[1]
din[2] => Add0.IN42
din[2] => auk_dspip_delay:glogic:u0.datain[2]
din[3] => Add0.IN41
din[3] => auk_dspip_delay:glogic:u0.datain[3]
din[4] => Add0.IN40
din[4] => auk_dspip_delay:glogic:u0.datain[4]
din[5] => Add0.IN39
din[5] => auk_dspip_delay:glogic:u0.datain[5]
din[6] => Add0.IN38
din[6] => auk_dspip_delay:glogic:u0.datain[6]
din[7] => Add0.IN37
din[7] => auk_dspip_delay:glogic:u0.datain[7]
din[8] => Add0.IN36
din[8] => auk_dspip_delay:glogic:u0.datain[8]
din[9] => Add0.IN35
din[9] => auk_dspip_delay:glogic:u0.datain[9]
din[10] => Add0.IN34
din[10] => auk_dspip_delay:glogic:u0.datain[10]
din[11] => Add0.IN33
din[11] => auk_dspip_delay:glogic:u0.datain[11]
din[12] => Add0.IN32
din[12] => auk_dspip_delay:glogic:u0.datain[12]
din[13] => Add0.IN31
din[13] => auk_dspip_delay:glogic:u0.datain[13]
din[14] => Add0.IN30
din[14] => auk_dspip_delay:glogic:u0.datain[14]
din[15] => Add0.IN29
din[15] => auk_dspip_delay:glogic:u0.datain[15]
din[16] => Add0.IN28
din[16] => auk_dspip_delay:glogic:u0.datain[16]
din[17] => Add0.IN27
din[17] => auk_dspip_delay:glogic:u0.datain[17]
din[18] => Add0.IN26
din[18] => auk_dspip_delay:glogic:u0.datain[18]
din[19] => Add0.IN25
din[19] => auk_dspip_delay:glogic:u0.datain[19]
din[20] => Add0.IN24
din[20] => auk_dspip_delay:glogic:u0.datain[20]
din[21] => Add0.IN23
din[21] => auk_dspip_delay:glogic:u0.datain[21]
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= dout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= dout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[10] <= dout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[11] <= dout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[12] <= dout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[13] <= dout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[14] <= dout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[15] <= dout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[16] <= dout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[17] <= dout[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[18] <= dout[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[19] <= dout[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[20] <= dout[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[21] <= dout[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout_valid <= dout_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE


|BeamForming|CIC:proc_chain[0].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
clk => \register_fifo:fifo_data[0][17].CLK
clk => \register_fifo:fifo_data[0][18].CLK
clk => \register_fifo:fifo_data[0][19].CLK
clk => \register_fifo:fifo_data[0][20].CLK
clk => \register_fifo:fifo_data[0][21].CLK
reset => \register_fifo:fifo_data[0][0].ACLR
reset => \register_fifo:fifo_data[0][1].ACLR
reset => \register_fifo:fifo_data[0][2].ACLR
reset => \register_fifo:fifo_data[0][3].ACLR
reset => \register_fifo:fifo_data[0][4].ACLR
reset => \register_fifo:fifo_data[0][5].ACLR
reset => \register_fifo:fifo_data[0][6].ACLR
reset => \register_fifo:fifo_data[0][7].ACLR
reset => \register_fifo:fifo_data[0][8].ACLR
reset => \register_fifo:fifo_data[0][9].ACLR
reset => \register_fifo:fifo_data[0][10].ACLR
reset => \register_fifo:fifo_data[0][11].ACLR
reset => \register_fifo:fifo_data[0][12].ACLR
reset => \register_fifo:fifo_data[0][13].ACLR
reset => \register_fifo:fifo_data[0][14].ACLR
reset => \register_fifo:fifo_data[0][15].ACLR
reset => \register_fifo:fifo_data[0][16].ACLR
reset => \register_fifo:fifo_data[0][17].ACLR
reset => \register_fifo:fifo_data[0][18].ACLR
reset => \register_fifo:fifo_data[0][19].ACLR
reset => \register_fifo:fifo_data[0][20].ACLR
reset => \register_fifo:fifo_data[0][21].ACLR
enable => \register_fifo:fifo_data[0][21].ENA
enable => \register_fifo:fifo_data[0][20].ENA
enable => \register_fifo:fifo_data[0][19].ENA
enable => \register_fifo:fifo_data[0][18].ENA
enable => \register_fifo:fifo_data[0][17].ENA
enable => \register_fifo:fifo_data[0][16].ENA
enable => \register_fifo:fifo_data[0][15].ENA
enable => \register_fifo:fifo_data[0][14].ENA
enable => \register_fifo:fifo_data[0][13].ENA
enable => \register_fifo:fifo_data[0][12].ENA
enable => \register_fifo:fifo_data[0][11].ENA
enable => \register_fifo:fifo_data[0][10].ENA
enable => \register_fifo:fifo_data[0][9].ENA
enable => \register_fifo:fifo_data[0][8].ENA
enable => \register_fifo:fifo_data[0][7].ENA
enable => \register_fifo:fifo_data[0][6].ENA
enable => \register_fifo:fifo_data[0][5].ENA
enable => \register_fifo:fifo_data[0][4].ENA
enable => \register_fifo:fifo_data[0][3].ENA
enable => \register_fifo:fifo_data[0][2].ENA
enable => \register_fifo:fifo_data[0][1].ENA
enable => \register_fifo:fifo_data[0][0].ENA
datain[0] => \register_fifo:fifo_data[0][0].DATAIN
datain[1] => \register_fifo:fifo_data[0][1].DATAIN
datain[2] => \register_fifo:fifo_data[0][2].DATAIN
datain[3] => \register_fifo:fifo_data[0][3].DATAIN
datain[4] => \register_fifo:fifo_data[0][4].DATAIN
datain[5] => \register_fifo:fifo_data[0][5].DATAIN
datain[6] => \register_fifo:fifo_data[0][6].DATAIN
datain[7] => \register_fifo:fifo_data[0][7].DATAIN
datain[8] => \register_fifo:fifo_data[0][8].DATAIN
datain[9] => \register_fifo:fifo_data[0][9].DATAIN
datain[10] => \register_fifo:fifo_data[0][10].DATAIN
datain[11] => \register_fifo:fifo_data[0][11].DATAIN
datain[12] => \register_fifo:fifo_data[0][12].DATAIN
datain[13] => \register_fifo:fifo_data[0][13].DATAIN
datain[14] => \register_fifo:fifo_data[0][14].DATAIN
datain[15] => \register_fifo:fifo_data[0][15].DATAIN
datain[16] => \register_fifo:fifo_data[0][16].DATAIN
datain[17] => \register_fifo:fifo_data[0][17].DATAIN
datain[18] => \register_fifo:fifo_data[0][18].DATAIN
datain[19] => \register_fifo:fifo_data[0][19].DATAIN
datain[20] => \register_fifo:fifo_data[0][20].DATAIN
datain[21] => \register_fifo:fifo_data[0][21].DATAIN
dataout[0] <= \register_fifo:fifo_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[0][16].DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= \register_fifo:fifo_data[0][17].DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= \register_fifo:fifo_data[0][18].DB_MAX_OUTPUT_PORT_TYPE
dataout[19] <= \register_fifo:fifo_data[0][19].DB_MAX_OUTPUT_PORT_TYPE
dataout[20] <= \register_fifo:fifo_data[0][20].DB_MAX_OUTPUT_PORT_TYPE
dataout[21] <= \register_fifo:fifo_data[0][21].DB_MAX_OUTPUT_PORT_TYPE


|BeamForming|CIC:proc_chain[0].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[3].auk_dsp_diff
clk => auk_dspip_delay:glogic:u0.clk
clk => dout_valid~reg0.CLK
clk => dout[0]~reg0.CLK
clk => dout[1]~reg0.CLK
clk => dout[2]~reg0.CLK
clk => dout[3]~reg0.CLK
clk => dout[4]~reg0.CLK
clk => dout[5]~reg0.CLK
clk => dout[6]~reg0.CLK
clk => dout[7]~reg0.CLK
clk => dout[8]~reg0.CLK
clk => dout[9]~reg0.CLK
clk => dout[10]~reg0.CLK
clk => dout[11]~reg0.CLK
clk => dout[12]~reg0.CLK
clk => dout[13]~reg0.CLK
clk => dout[14]~reg0.CLK
clk => dout[15]~reg0.CLK
clk => dout[16]~reg0.CLK
clk => dout[17]~reg0.CLK
clk => dout[18]~reg0.CLK
clk => dout[19]~reg0.CLK
clk => dout[20]~reg0.CLK
clk => dout[21]~reg0.CLK
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout_valid.OUTPUTSELECT
reset => auk_dspip_delay:glogic:u0.reset
ena => ena_and_valid.IN0
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout_valid.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout_valid.DATAB
din_valid => ena_and_valid.IN1
din[0] => Add0.IN44
din[0] => auk_dspip_delay:glogic:u0.datain[0]
din[1] => Add0.IN43
din[1] => auk_dspip_delay:glogic:u0.datain[1]
din[2] => Add0.IN42
din[2] => auk_dspip_delay:glogic:u0.datain[2]
din[3] => Add0.IN41
din[3] => auk_dspip_delay:glogic:u0.datain[3]
din[4] => Add0.IN40
din[4] => auk_dspip_delay:glogic:u0.datain[4]
din[5] => Add0.IN39
din[5] => auk_dspip_delay:glogic:u0.datain[5]
din[6] => Add0.IN38
din[6] => auk_dspip_delay:glogic:u0.datain[6]
din[7] => Add0.IN37
din[7] => auk_dspip_delay:glogic:u0.datain[7]
din[8] => Add0.IN36
din[8] => auk_dspip_delay:glogic:u0.datain[8]
din[9] => Add0.IN35
din[9] => auk_dspip_delay:glogic:u0.datain[9]
din[10] => Add0.IN34
din[10] => auk_dspip_delay:glogic:u0.datain[10]
din[11] => Add0.IN33
din[11] => auk_dspip_delay:glogic:u0.datain[11]
din[12] => Add0.IN32
din[12] => auk_dspip_delay:glogic:u0.datain[12]
din[13] => Add0.IN31
din[13] => auk_dspip_delay:glogic:u0.datain[13]
din[14] => Add0.IN30
din[14] => auk_dspip_delay:glogic:u0.datain[14]
din[15] => Add0.IN29
din[15] => auk_dspip_delay:glogic:u0.datain[15]
din[16] => Add0.IN28
din[16] => auk_dspip_delay:glogic:u0.datain[16]
din[17] => Add0.IN27
din[17] => auk_dspip_delay:glogic:u0.datain[17]
din[18] => Add0.IN26
din[18] => auk_dspip_delay:glogic:u0.datain[18]
din[19] => Add0.IN25
din[19] => auk_dspip_delay:glogic:u0.datain[19]
din[20] => Add0.IN24
din[20] => auk_dspip_delay:glogic:u0.datain[20]
din[21] => Add0.IN23
din[21] => auk_dspip_delay:glogic:u0.datain[21]
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= dout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= dout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[10] <= dout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[11] <= dout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[12] <= dout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[13] <= dout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[14] <= dout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[15] <= dout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[16] <= dout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[17] <= dout[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[18] <= dout[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[19] <= dout[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[20] <= dout[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[21] <= dout[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout_valid <= dout_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE


|BeamForming|CIC:proc_chain[0].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[3].auk_dsp_diff|auk_dspip_delay:\glogic:u0
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
clk => \register_fifo:fifo_data[0][17].CLK
clk => \register_fifo:fifo_data[0][18].CLK
clk => \register_fifo:fifo_data[0][19].CLK
clk => \register_fifo:fifo_data[0][20].CLK
clk => \register_fifo:fifo_data[0][21].CLK
reset => \register_fifo:fifo_data[0][0].ACLR
reset => \register_fifo:fifo_data[0][1].ACLR
reset => \register_fifo:fifo_data[0][2].ACLR
reset => \register_fifo:fifo_data[0][3].ACLR
reset => \register_fifo:fifo_data[0][4].ACLR
reset => \register_fifo:fifo_data[0][5].ACLR
reset => \register_fifo:fifo_data[0][6].ACLR
reset => \register_fifo:fifo_data[0][7].ACLR
reset => \register_fifo:fifo_data[0][8].ACLR
reset => \register_fifo:fifo_data[0][9].ACLR
reset => \register_fifo:fifo_data[0][10].ACLR
reset => \register_fifo:fifo_data[0][11].ACLR
reset => \register_fifo:fifo_data[0][12].ACLR
reset => \register_fifo:fifo_data[0][13].ACLR
reset => \register_fifo:fifo_data[0][14].ACLR
reset => \register_fifo:fifo_data[0][15].ACLR
reset => \register_fifo:fifo_data[0][16].ACLR
reset => \register_fifo:fifo_data[0][17].ACLR
reset => \register_fifo:fifo_data[0][18].ACLR
reset => \register_fifo:fifo_data[0][19].ACLR
reset => \register_fifo:fifo_data[0][20].ACLR
reset => \register_fifo:fifo_data[0][21].ACLR
enable => \register_fifo:fifo_data[0][21].ENA
enable => \register_fifo:fifo_data[0][20].ENA
enable => \register_fifo:fifo_data[0][19].ENA
enable => \register_fifo:fifo_data[0][18].ENA
enable => \register_fifo:fifo_data[0][17].ENA
enable => \register_fifo:fifo_data[0][16].ENA
enable => \register_fifo:fifo_data[0][15].ENA
enable => \register_fifo:fifo_data[0][14].ENA
enable => \register_fifo:fifo_data[0][13].ENA
enable => \register_fifo:fifo_data[0][12].ENA
enable => \register_fifo:fifo_data[0][11].ENA
enable => \register_fifo:fifo_data[0][10].ENA
enable => \register_fifo:fifo_data[0][9].ENA
enable => \register_fifo:fifo_data[0][8].ENA
enable => \register_fifo:fifo_data[0][7].ENA
enable => \register_fifo:fifo_data[0][6].ENA
enable => \register_fifo:fifo_data[0][5].ENA
enable => \register_fifo:fifo_data[0][4].ENA
enable => \register_fifo:fifo_data[0][3].ENA
enable => \register_fifo:fifo_data[0][2].ENA
enable => \register_fifo:fifo_data[0][1].ENA
enable => \register_fifo:fifo_data[0][0].ENA
datain[0] => \register_fifo:fifo_data[0][0].DATAIN
datain[1] => \register_fifo:fifo_data[0][1].DATAIN
datain[2] => \register_fifo:fifo_data[0][2].DATAIN
datain[3] => \register_fifo:fifo_data[0][3].DATAIN
datain[4] => \register_fifo:fifo_data[0][4].DATAIN
datain[5] => \register_fifo:fifo_data[0][5].DATAIN
datain[6] => \register_fifo:fifo_data[0][6].DATAIN
datain[7] => \register_fifo:fifo_data[0][7].DATAIN
datain[8] => \register_fifo:fifo_data[0][8].DATAIN
datain[9] => \register_fifo:fifo_data[0][9].DATAIN
datain[10] => \register_fifo:fifo_data[0][10].DATAIN
datain[11] => \register_fifo:fifo_data[0][11].DATAIN
datain[12] => \register_fifo:fifo_data[0][12].DATAIN
datain[13] => \register_fifo:fifo_data[0][13].DATAIN
datain[14] => \register_fifo:fifo_data[0][14].DATAIN
datain[15] => \register_fifo:fifo_data[0][15].DATAIN
datain[16] => \register_fifo:fifo_data[0][16].DATAIN
datain[17] => \register_fifo:fifo_data[0][17].DATAIN
datain[18] => \register_fifo:fifo_data[0][18].DATAIN
datain[19] => \register_fifo:fifo_data[0][19].DATAIN
datain[20] => \register_fifo:fifo_data[0][20].DATAIN
datain[21] => \register_fifo:fifo_data[0][21].DATAIN
dataout[0] <= \register_fifo:fifo_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[0][16].DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= \register_fifo:fifo_data[0][17].DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= \register_fifo:fifo_data[0][18].DB_MAX_OUTPUT_PORT_TYPE
dataout[19] <= \register_fifo:fifo_data[0][19].DB_MAX_OUTPUT_PORT_TYPE
dataout[20] <= \register_fifo:fifo_data[0][20].DB_MAX_OUTPUT_PORT_TYPE
dataout[21] <= \register_fifo:fifo_data[0][21].DB_MAX_OUTPUT_PORT_TYPE


|BeamForming|LOW_PASS_FIR:proc_chain[0].fir_inst
clk => clk.IN1
reset_n => reset_n.IN1
ast_sink_data[0] => ast_sink_data[0].IN1
ast_sink_data[1] => ast_sink_data[1].IN1
ast_sink_data[2] => ast_sink_data[2].IN1
ast_sink_data[3] => ast_sink_data[3].IN1
ast_sink_data[4] => ast_sink_data[4].IN1
ast_sink_data[5] => ast_sink_data[5].IN1
ast_sink_data[6] => ast_sink_data[6].IN1
ast_sink_data[7] => ast_sink_data[7].IN1
ast_sink_valid => ast_sink_valid.IN1
ast_sink_error[0] => ast_sink_error[0].IN1
ast_sink_error[1] => ast_sink_error[1].IN1
ast_source_data[0] <= LOW_PASS_FIR_0002:low_pass_fir_inst.ast_source_data
ast_source_data[1] <= LOW_PASS_FIR_0002:low_pass_fir_inst.ast_source_data
ast_source_data[2] <= LOW_PASS_FIR_0002:low_pass_fir_inst.ast_source_data
ast_source_data[3] <= LOW_PASS_FIR_0002:low_pass_fir_inst.ast_source_data
ast_source_data[4] <= LOW_PASS_FIR_0002:low_pass_fir_inst.ast_source_data
ast_source_data[5] <= LOW_PASS_FIR_0002:low_pass_fir_inst.ast_source_data
ast_source_data[6] <= LOW_PASS_FIR_0002:low_pass_fir_inst.ast_source_data
ast_source_data[7] <= LOW_PASS_FIR_0002:low_pass_fir_inst.ast_source_data
ast_source_data[8] <= LOW_PASS_FIR_0002:low_pass_fir_inst.ast_source_data
ast_source_data[9] <= LOW_PASS_FIR_0002:low_pass_fir_inst.ast_source_data
ast_source_data[10] <= LOW_PASS_FIR_0002:low_pass_fir_inst.ast_source_data
ast_source_data[11] <= LOW_PASS_FIR_0002:low_pass_fir_inst.ast_source_data
ast_source_data[12] <= LOW_PASS_FIR_0002:low_pass_fir_inst.ast_source_data
ast_source_data[13] <= LOW_PASS_FIR_0002:low_pass_fir_inst.ast_source_data
ast_source_data[14] <= LOW_PASS_FIR_0002:low_pass_fir_inst.ast_source_data
ast_source_data[15] <= LOW_PASS_FIR_0002:low_pass_fir_inst.ast_source_data
ast_source_data[16] <= LOW_PASS_FIR_0002:low_pass_fir_inst.ast_source_data
ast_source_data[17] <= LOW_PASS_FIR_0002:low_pass_fir_inst.ast_source_data
ast_source_data[18] <= LOW_PASS_FIR_0002:low_pass_fir_inst.ast_source_data
ast_source_data[19] <= LOW_PASS_FIR_0002:low_pass_fir_inst.ast_source_data
ast_source_data[20] <= LOW_PASS_FIR_0002:low_pass_fir_inst.ast_source_data
ast_source_data[21] <= LOW_PASS_FIR_0002:low_pass_fir_inst.ast_source_data
ast_source_data[22] <= LOW_PASS_FIR_0002:low_pass_fir_inst.ast_source_data
ast_source_data[23] <= LOW_PASS_FIR_0002:low_pass_fir_inst.ast_source_data
ast_source_data[24] <= LOW_PASS_FIR_0002:low_pass_fir_inst.ast_source_data
ast_source_data[25] <= LOW_PASS_FIR_0002:low_pass_fir_inst.ast_source_data
ast_source_valid <= LOW_PASS_FIR_0002:low_pass_fir_inst.ast_source_valid
ast_source_error[0] <= LOW_PASS_FIR_0002:low_pass_fir_inst.ast_source_error
ast_source_error[1] <= LOW_PASS_FIR_0002:low_pass_fir_inst.ast_source_error


|BeamForming|LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst
clk => LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst.clk
reset_n => LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst.reset_n
ast_sink_data[0] => LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst.ast_sink_data[0]
ast_sink_data[1] => LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst.ast_sink_data[1]
ast_sink_data[2] => LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst.ast_sink_data[2]
ast_sink_data[3] => LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst.ast_sink_data[3]
ast_sink_data[4] => LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst.ast_sink_data[4]
ast_sink_data[5] => LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst.ast_sink_data[5]
ast_sink_data[6] => LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst.ast_sink_data[6]
ast_sink_data[7] => LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst.ast_sink_data[7]
ast_sink_valid => LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst.ast_sink_valid
ast_sink_error[0] => LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst.ast_sink_error[0]
ast_sink_error[1] => LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst.ast_sink_error[1]
ast_source_data[0] <= LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst.ast_source_data[0]
ast_source_data[1] <= LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst.ast_source_data[1]
ast_source_data[2] <= LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst.ast_source_data[2]
ast_source_data[3] <= LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst.ast_source_data[3]
ast_source_data[4] <= LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst.ast_source_data[4]
ast_source_data[5] <= LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst.ast_source_data[5]
ast_source_data[6] <= LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst.ast_source_data[6]
ast_source_data[7] <= LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst.ast_source_data[7]
ast_source_data[8] <= LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst.ast_source_data[8]
ast_source_data[9] <= LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst.ast_source_data[9]
ast_source_data[10] <= LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst.ast_source_data[10]
ast_source_data[11] <= LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst.ast_source_data[11]
ast_source_data[12] <= LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst.ast_source_data[12]
ast_source_data[13] <= LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst.ast_source_data[13]
ast_source_data[14] <= LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst.ast_source_data[14]
ast_source_data[15] <= LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst.ast_source_data[15]
ast_source_data[16] <= LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst.ast_source_data[16]
ast_source_data[17] <= LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst.ast_source_data[17]
ast_source_data[18] <= LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst.ast_source_data[18]
ast_source_data[19] <= LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst.ast_source_data[19]
ast_source_data[20] <= LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst.ast_source_data[20]
ast_source_data[21] <= LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst.ast_source_data[21]
ast_source_data[22] <= LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst.ast_source_data[22]
ast_source_data[23] <= LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst.ast_source_data[23]
ast_source_data[24] <= LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst.ast_source_data[24]
ast_source_data[25] <= LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst.ast_source_data[25]
ast_source_valid <= LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst.ast_source_valid
ast_source_error[0] <= LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst.ast_source_error[0]
ast_source_error[1] <= LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst.ast_source_error[1]


|BeamForming|LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst
clk => auk_dspip_avalon_streaming_sink_hpfir:sink.clk
clk => auk_dspip_avalon_streaming_source_hpfir:source.clk
clk => auk_dspip_avalon_streaming_controller_hpfir:intf_ctrl.clk
clk => LOW_PASS_FIR_0002_rtl_core:real_passthrough:hpfircore_core.clk
clk => auk_dspip_roundsat_hpfir:real_passthrough:gen_outp_blk:0:outp_blk.clk
reset_n => auk_dspip_avalon_streaming_sink_hpfir:sink.reset_n
reset_n => auk_dspip_avalon_streaming_source_hpfir:source.reset_n
reset_n => auk_dspip_avalon_streaming_controller_hpfir:intf_ctrl.reset_n
reset_n => auk_dspip_roundsat_hpfir:real_passthrough:gen_outp_blk:0:outp_blk.reset_n
ast_sink_ready <= auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_ready
ast_source_data[0] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[0]
ast_source_data[1] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[1]
ast_source_data[2] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[2]
ast_source_data[3] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[3]
ast_source_data[4] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[4]
ast_source_data[5] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[5]
ast_source_data[6] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[6]
ast_source_data[7] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[7]
ast_source_data[8] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[8]
ast_source_data[9] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[9]
ast_source_data[10] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[10]
ast_source_data[11] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[11]
ast_source_data[12] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[12]
ast_source_data[13] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[13]
ast_source_data[14] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[14]
ast_source_data[15] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[15]
ast_source_data[16] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[16]
ast_source_data[17] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[17]
ast_source_data[18] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[18]
ast_source_data[19] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[19]
ast_source_data[20] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[20]
ast_source_data[21] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[21]
ast_source_data[22] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[22]
ast_source_data[23] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[23]
ast_source_data[24] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[24]
ast_source_data[25] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[25]
ast_sink_data[0] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[0]
ast_sink_data[1] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[1]
ast_sink_data[2] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[2]
ast_sink_data[3] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[3]
ast_sink_data[4] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[4]
ast_sink_data[5] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[5]
ast_sink_data[6] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[6]
ast_sink_data[7] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[7]
ast_sink_valid => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_valid
ast_source_valid <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_valid
ast_source_ready => auk_dspip_avalon_streaming_source_hpfir:source.at_source_ready
ast_source_eop <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_eop
ast_source_sop <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_sop
ast_source_channel[0] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_channel[0]
ast_sink_eop => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_eop
ast_sink_sop => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_sop
ast_sink_error[0] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_error[0]
ast_sink_error[1] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_error[1]
ast_source_error[0] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_error[0]
ast_source_error[1] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_error[1]


|BeamForming|LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink
clk => packet_error_s[0].CLK
clk => packet_error_s[1].CLK
clk => sink_state~1.DATAIN
reset_n => packet_error_s[0].ACLR
reset_n => packet_error_s[1].ACLR
reset_n => sink_state~3.DATAIN
data[0] <= at_sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
data[1] <= at_sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
data[2] <= at_sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
data[3] <= at_sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
data[4] <= at_sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
data[5] <= at_sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
data[6] <= at_sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
data[7] <= at_sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
data_valid[0] <= at_sink_valid.DB_MAX_OUTPUT_PORT_TYPE
sink_ready_ctrl => sink_comb_update_1.IN0
sink_ready_ctrl => sink_comb_update_1.IN0
sink_ready_ctrl => at_sink_ready.DATAIN
sink_ready_ctrl => sink_comb_update_1.IN0
sink_ready_ctrl => sink_comb_update_1.IN0
packet_error[0] <= packet_error_s[0].DB_MAX_OUTPUT_PORT_TYPE
packet_error[1] <= packet_error_s[1].DB_MAX_OUTPUT_PORT_TYPE
at_sink_ready <= sink_ready_ctrl.DB_MAX_OUTPUT_PORT_TYPE
at_sink_valid => at_sink_error_int.OUTPUTSELECT
at_sink_valid => sink_comb_update_1.IN1
at_sink_valid => sink_comb_update_1.IN1
at_sink_valid => data_valid[0].DATAIN
at_sink_valid => sink_comb_update_1.IN1
at_sink_valid => sink_comb_update_1.IN1
at_sink_data[0] => data[0].DATAIN
at_sink_data[1] => data[1].DATAIN
at_sink_data[2] => data[2].DATAIN
at_sink_data[3] => data[3].DATAIN
at_sink_data[4] => data[4].DATAIN
at_sink_data[5] => data[5].DATAIN
at_sink_data[6] => data[6].DATAIN
at_sink_data[7] => data[7].DATAIN
at_sink_sop => ~NO_FANOUT~
at_sink_eop => ~NO_FANOUT~
at_sink_error[0] => at_sink_error_int.DATAB
at_sink_error[1] => ~NO_FANOUT~


|BeamForming|LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source
clk => at_source_eop_s.CLK
clk => at_source_sop_s.CLK
clk => at_source_error_s[0].CLK
clk => at_source_error_s[1].CLK
clk => data_valid.CLK
clk => data_out[0].CLK
clk => data_out[1].CLK
clk => data_out[2].CLK
clk => data_out[3].CLK
clk => data_out[4].CLK
clk => data_out[5].CLK
clk => data_out[6].CLK
clk => data_out[7].CLK
clk => data_out[8].CLK
clk => data_out[9].CLK
clk => data_out[10].CLK
clk => data_out[11].CLK
clk => data_out[12].CLK
clk => data_out[13].CLK
clk => data_out[14].CLK
clk => data_out[15].CLK
clk => data_out[16].CLK
clk => data_out[17].CLK
clk => data_out[18].CLK
clk => data_out[19].CLK
clk => data_out[20].CLK
clk => data_out[21].CLK
clk => data_out[22].CLK
clk => data_out[23].CLK
clk => data_out[24].CLK
clk => data_out[25].CLK
reset_n => at_source_eop_s.ACLR
reset_n => at_source_sop_s.ACLR
reset_n => at_source_error_s[0].ACLR
reset_n => at_source_error_s[1].ACLR
reset_n => data_valid.ACLR
reset_n => data_out[0].ACLR
reset_n => data_out[1].ACLR
reset_n => data_out[2].ACLR
reset_n => data_out[3].ACLR
reset_n => data_out[4].ACLR
reset_n => data_out[5].ACLR
reset_n => data_out[6].ACLR
reset_n => data_out[7].ACLR
reset_n => data_out[8].ACLR
reset_n => data_out[9].ACLR
reset_n => data_out[10].ACLR
reset_n => data_out[11].ACLR
reset_n => data_out[12].ACLR
reset_n => data_out[13].ACLR
reset_n => data_out[14].ACLR
reset_n => data_out[15].ACLR
reset_n => data_out[16].ACLR
reset_n => data_out[17].ACLR
reset_n => data_out[18].ACLR
reset_n => data_out[19].ACLR
reset_n => data_out[20].ACLR
reset_n => data_out[21].ACLR
reset_n => data_out[22].ACLR
reset_n => data_out[23].ACLR
reset_n => data_out[24].ACLR
reset_n => data_out[25].ACLR
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_in[18] => data_out[18].DATAIN
data_in[19] => data_out[19].DATAIN
data_in[20] => data_out[20].DATAIN
data_in[21] => data_out[21].DATAIN
data_in[22] => data_out[22].DATAIN
data_in[23] => data_out[23].DATAIN
data_in[24] => data_out[24].DATAIN
data_in[25] => data_out[25].DATAIN
data_count[0] => ~NO_FANOUT~
source_valid_ctrl => data_valid.DATAIN
source_stall <= <GND>
packet_error[0] => at_source_error_s[0].DATAIN
packet_error[1] => ~NO_FANOUT~
at_source_ready => ~NO_FANOUT~
at_source_valid <= data_valid.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[0] <= data_out[0].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[1] <= data_out[1].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[2] <= data_out[2].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[3] <= data_out[3].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[4] <= data_out[4].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[5] <= data_out[5].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[6] <= data_out[6].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[7] <= data_out[7].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[8] <= data_out[8].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[9] <= data_out[9].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[10] <= data_out[10].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[11] <= data_out[11].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[12] <= data_out[12].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[13] <= data_out[13].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[14] <= data_out[14].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[15] <= data_out[15].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[16] <= data_out[16].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[17] <= data_out[17].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[18] <= data_out[18].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[19] <= data_out[19].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[20] <= data_out[20].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[21] <= data_out[21].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[22] <= data_out[22].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[23] <= data_out[23].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[24] <= data_out[24].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[25] <= data_out[25].DB_MAX_OUTPUT_PORT_TYPE
at_source_channel[0] <= <GND>
at_source_error[0] <= at_source_error_s[0].DB_MAX_OUTPUT_PORT_TYPE
at_source_error[1] <= at_source_error_s[1].DB_MAX_OUTPUT_PORT_TYPE
at_source_sop <= at_source_sop_s.DB_MAX_OUTPUT_PORT_TYPE
at_source_eop <= at_source_eop_s.DB_MAX_OUTPUT_PORT_TYPE


|BeamForming|LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|auk_dspip_avalon_streaming_controller_hpfir:intf_ctrl
clk => ~NO_FANOUT~
reset_n => reset_design.DATAIN
sink_packet_error[0] => source_packet_error[0].DATAIN
sink_packet_error[1] => source_packet_error[1].DATAIN
source_stall => stall.DATAIN
source_stall => sink_ready_ctrl.DATAIN
valid => source_valid_ctrl.DATAIN
reset_design <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
sink_ready_ctrl <= source_stall.DB_MAX_OUTPUT_PORT_TYPE
source_packet_error[0] <= sink_packet_error[0].DB_MAX_OUTPUT_PORT_TYPE
source_packet_error[1] <= sink_packet_error[1].DB_MAX_OUTPUT_PORT_TYPE
source_valid_ctrl <= valid.DB_MAX_OUTPUT_PORT_TYPE
stall <= source_stall.DB_MAX_OUTPUT_PORT_TYPE


|BeamForming|LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core
xIn_v[0] => Mux0.IN9
xIn_v[0] => Mux1.IN9
xIn_v[0] => dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13.xin[0]
xIn_c[0] => ~NO_FANOUT~
xIn_c[1] => ~NO_FANOUT~
xIn_c[2] => ~NO_FANOUT~
xIn_c[3] => ~NO_FANOUT~
xIn_c[4] => ~NO_FANOUT~
xIn_c[5] => ~NO_FANOUT~
xIn_c[6] => ~NO_FANOUT~
xIn_c[7] => ~NO_FANOUT~
xIn_0[0] => dspba_delay:d_xIn_0_13.xin[0]
xIn_0[1] => dspba_delay:d_xIn_0_13.xin[1]
xIn_0[2] => dspba_delay:d_xIn_0_13.xin[2]
xIn_0[3] => dspba_delay:d_xIn_0_13.xin[3]
xIn_0[4] => dspba_delay:d_xIn_0_13.xin[4]
xIn_0[5] => dspba_delay:d_xIn_0_13.xin[5]
xIn_0[6] => dspba_delay:d_xIn_0_13.xin[6]
xIn_0[7] => dspba_delay:d_xIn_0_13.xin[7]
xOut_v[0] <= u0_m0_wo0_oseq_gated_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
xOut_c[0] <= <GND>
xOut_c[1] <= <GND>
xOut_c[2] <= <GND>
xOut_c[3] <= <GND>
xOut_c[4] <= <GND>
xOut_c[5] <= <GND>
xOut_c[6] <= <GND>
xOut_c[7] <= <GND>
xOut_0[0] <= u0_m0_wo0_accum_o[0].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[1] <= u0_m0_wo0_accum_o[1].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[2] <= u0_m0_wo0_accum_o[2].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[3] <= u0_m0_wo0_accum_o[3].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[4] <= u0_m0_wo0_accum_o[4].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[5] <= u0_m0_wo0_accum_o[5].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[6] <= u0_m0_wo0_accum_o[6].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[7] <= u0_m0_wo0_accum_o[7].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[8] <= u0_m0_wo0_accum_o[8].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[9] <= u0_m0_wo0_accum_o[9].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[10] <= u0_m0_wo0_accum_o[10].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[11] <= u0_m0_wo0_accum_o[11].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[12] <= u0_m0_wo0_accum_o[12].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[13] <= u0_m0_wo0_accum_o[13].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[14] <= u0_m0_wo0_accum_o[14].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[15] <= u0_m0_wo0_accum_o[15].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[16] <= u0_m0_wo0_accum_o[16].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[17] <= u0_m0_wo0_accum_o[17].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[18] <= u0_m0_wo0_accum_o[18].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[19] <= u0_m0_wo0_accum_o[19].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[20] <= u0_m0_wo0_accum_o[20].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[21] <= u0_m0_wo0_accum_o[21].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[22] <= u0_m0_wo0_accum_o[22].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[23] <= u0_m0_wo0_accum_o[23].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[24] <= u0_m0_wo0_accum_o[24].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[25] <= u0_m0_wo0_accum_o[25].DB_MAX_OUTPUT_PORT_TYPE
clk => dspba_delay:u0_m0_wo0_memread.clk
clk => u0_m0_wo0_oseq_gated_reg_q[0].CLK
clk => u0_m0_wo0_oseq_eq.CLK
clk => u0_m0_wo0_oseq_q[0].CLK
clk => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[0].CLK
clk => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[1].CLK
clk => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[2].CLK
clk => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[3].CLK
clk => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[4].CLK
clk => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[5].CLK
clk => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[6].CLK
clk => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[7].CLK
clk => u0_m0_wo0_accum_o[0].CLK
clk => u0_m0_wo0_accum_o[1].CLK
clk => u0_m0_wo0_accum_o[2].CLK
clk => u0_m0_wo0_accum_o[3].CLK
clk => u0_m0_wo0_accum_o[4].CLK
clk => u0_m0_wo0_accum_o[5].CLK
clk => u0_m0_wo0_accum_o[6].CLK
clk => u0_m0_wo0_accum_o[7].CLK
clk => u0_m0_wo0_accum_o[8].CLK
clk => u0_m0_wo0_accum_o[9].CLK
clk => u0_m0_wo0_accum_o[10].CLK
clk => u0_m0_wo0_accum_o[11].CLK
clk => u0_m0_wo0_accum_o[12].CLK
clk => u0_m0_wo0_accum_o[13].CLK
clk => u0_m0_wo0_accum_o[14].CLK
clk => u0_m0_wo0_accum_o[15].CLK
clk => u0_m0_wo0_accum_o[16].CLK
clk => u0_m0_wo0_accum_o[17].CLK
clk => u0_m0_wo0_accum_o[18].CLK
clk => u0_m0_wo0_accum_o[19].CLK
clk => u0_m0_wo0_accum_o[20].CLK
clk => u0_m0_wo0_accum_o[21].CLK
clk => u0_m0_wo0_accum_o[22].CLK
clk => u0_m0_wo0_accum_o[23].CLK
clk => u0_m0_wo0_accum_o[24].CLK
clk => u0_m0_wo0_accum_o[25].CLK
clk => u0_m0_wo0_cm0_q[0].CLK
clk => u0_m0_wo0_cm0_q[1].CLK
clk => u0_m0_wo0_cm0_q[2].CLK
clk => u0_m0_wo0_cm0_q[3].CLK
clk => u0_m0_wo0_cm0_q[4].CLK
clk => u0_m0_wo0_cm0_q[5].CLK
clk => u0_m0_wo0_cm0_q[6].CLK
clk => u0_m0_wo0_cm0_q[7].CLK
clk => u0_m0_wo0_cm0_q[8].CLK
clk => u0_m0_wo0_cm0_q[9].CLK
clk => u0_m0_wo0_cm0_q[10].CLK
clk => u0_m0_wo0_cm0_q[11].CLK
clk => u0_m0_wo0_ca0_eq.CLK
clk => u0_m0_wo0_ca0_i[0].CLK
clk => u0_m0_wo0_ca0_i[1].CLK
clk => u0_m0_wo0_ca0_i[2].CLK
clk => u0_m0_wo0_ca0_i[3].CLK
clk => u0_m0_wo0_ca0_i[4].CLK
clk => u0_m0_wo0_ca0_i[5].CLK
clk => u0_m0_wo0_wi0_r0_wa0_i[0].CLK
clk => u0_m0_wo0_wi0_r0_wa0_i[1].CLK
clk => u0_m0_wo0_wi0_r0_wa0_i[2].CLK
clk => u0_m0_wo0_wi0_r0_wa0_i[3].CLK
clk => u0_m0_wo0_wi0_r0_wa0_i[4].CLK
clk => u0_m0_wo0_wi0_r0_wa0_i[5].CLK
clk => u0_m0_wo0_wi0_r0_ra0_add_0_0_o[0].CLK
clk => u0_m0_wo0_wi0_r0_ra0_add_0_0_o[1].CLK
clk => u0_m0_wo0_wi0_r0_ra0_add_0_0_o[2].CLK
clk => u0_m0_wo0_wi0_r0_ra0_add_0_0_o[3].CLK
clk => u0_m0_wo0_wi0_r0_ra0_add_0_0_o[4].CLK
clk => u0_m0_wo0_wi0_r0_ra0_add_0_0_o[5].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count0_i[0].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count0_i[1].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count0_i[2].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count0_i[3].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count0_i[4].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count0_i[5].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[0].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[1].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[2].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[3].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[4].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[5].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[6].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[0].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[1].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[2].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[3].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[4].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[5].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[6].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_eq.CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_i[0].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_i[1].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_i[2].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_i[3].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_i[4].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_i[5].CLK
clk => u0_m0_wo0_aseq_eq.CLK
clk => u0_m0_wo0_aseq_q[0].CLK
clk => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[0].CLK
clk => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[1].CLK
clk => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[2].CLK
clk => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[3].CLK
clk => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[4].CLK
clk => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[5].CLK
clk => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[6].CLK
clk => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[7].CLK
clk => u0_m0_wo0_run_count[0].CLK
clk => u0_m0_wo0_run_count[1].CLK
clk => u0_m0_wo0_run_enableQ[0].CLK
clk => u0_m0_wo0_run_q[0].CLK
clk => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[0].CLK
clk => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[1].CLK
clk => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[2].CLK
clk => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[3].CLK
clk => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[4].CLK
clk => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[5].CLK
clk => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[6].CLK
clk => dspba_delay:u0_m0_wo0_compute.clk
clk => dspba_delay:d_u0_m0_wo0_compute_q_14.clk
clk => dspba_delay:d_u0_m0_wo0_compute_q_15.clk
clk => dspba_delay:d_xIn_0_13.clk
clk => dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13.clk
clk => altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem.clock0
clk => LPM_MULT:u0_m0_wo0_mtree_mult1_0_component.CLOCK
areset => dspba_delay:u0_m0_wo0_memread.aclr
areset => u0_m0_wo0_oseq_gated_reg_q[0].ACLR
areset => u0_m0_wo0_oseq_eq.ACLR
areset => u0_m0_wo0_oseq_q[0].ACLR
areset => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[0].ACLR
areset => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[1].ACLR
areset => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[2].PRESET
areset => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[3].ACLR
areset => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[4].ACLR
areset => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[5].PRESET
areset => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[6].ACLR
areset => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[7].ACLR
areset => u0_m0_wo0_accum_o[0].ACLR
areset => u0_m0_wo0_accum_o[1].ACLR
areset => u0_m0_wo0_accum_o[2].ACLR
areset => u0_m0_wo0_accum_o[3].ACLR
areset => u0_m0_wo0_accum_o[4].ACLR
areset => u0_m0_wo0_accum_o[5].ACLR
areset => u0_m0_wo0_accum_o[6].ACLR
areset => u0_m0_wo0_accum_o[7].ACLR
areset => u0_m0_wo0_accum_o[8].ACLR
areset => u0_m0_wo0_accum_o[9].ACLR
areset => u0_m0_wo0_accum_o[10].ACLR
areset => u0_m0_wo0_accum_o[11].ACLR
areset => u0_m0_wo0_accum_o[12].ACLR
areset => u0_m0_wo0_accum_o[13].ACLR
areset => u0_m0_wo0_accum_o[14].ACLR
areset => u0_m0_wo0_accum_o[15].ACLR
areset => u0_m0_wo0_accum_o[16].ACLR
areset => u0_m0_wo0_accum_o[17].ACLR
areset => u0_m0_wo0_accum_o[18].ACLR
areset => u0_m0_wo0_accum_o[19].ACLR
areset => u0_m0_wo0_accum_o[20].ACLR
areset => u0_m0_wo0_accum_o[21].ACLR
areset => u0_m0_wo0_accum_o[22].ACLR
areset => u0_m0_wo0_accum_o[23].ACLR
areset => u0_m0_wo0_accum_o[24].ACLR
areset => u0_m0_wo0_accum_o[25].ACLR
areset => u0_m0_wo0_cm0_q[0].ACLR
areset => u0_m0_wo0_cm0_q[1].ACLR
areset => u0_m0_wo0_cm0_q[2].ACLR
areset => u0_m0_wo0_cm0_q[3].ACLR
areset => u0_m0_wo0_cm0_q[4].PRESET
areset => u0_m0_wo0_cm0_q[5].ACLR
areset => u0_m0_wo0_cm0_q[6].ACLR
areset => u0_m0_wo0_cm0_q[7].PRESET
areset => u0_m0_wo0_cm0_q[8].ACLR
areset => u0_m0_wo0_cm0_q[9].ACLR
areset => u0_m0_wo0_cm0_q[10].ACLR
areset => u0_m0_wo0_cm0_q[11].ACLR
areset => u0_m0_wo0_ca0_eq.ACLR
areset => u0_m0_wo0_ca0_i[0].ACLR
areset => u0_m0_wo0_ca0_i[1].ACLR
areset => u0_m0_wo0_ca0_i[2].ACLR
areset => u0_m0_wo0_ca0_i[3].ACLR
areset => u0_m0_wo0_ca0_i[4].ACLR
areset => u0_m0_wo0_ca0_i[5].ACLR
areset => u0_m0_wo0_wi0_r0_wa0_i[0].PRESET
areset => u0_m0_wo0_wi0_r0_wa0_i[1].ACLR
areset => u0_m0_wo0_wi0_r0_wa0_i[2].ACLR
areset => u0_m0_wo0_wi0_r0_wa0_i[3].PRESET
areset => u0_m0_wo0_wi0_r0_wa0_i[4].ACLR
areset => u0_m0_wo0_wi0_r0_wa0_i[5].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_add_0_0_o[0].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_add_0_0_o[1].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_add_0_0_o[2].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_add_0_0_o[3].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_add_0_0_o[4].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_add_0_0_o[5].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count0_i[0].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count0_i[1].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count0_i[2].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count0_i[3].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count0_i[4].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count0_i[5].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[0].PRESET
areset => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[1].PRESET
areset => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[2].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[3].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[4].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[5].PRESET
areset => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[6].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[0].PRESET
areset => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[1].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[2].PRESET
areset => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[3].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[4].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[5].PRESET
areset => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[6].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count1_eq.ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count1_i[0].PRESET
areset => u0_m0_wo0_wi0_r0_ra0_count1_i[1].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count1_i[2].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count1_i[3].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count1_i[4].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count1_i[5].ACLR
areset => u0_m0_wo0_aseq_eq.ACLR
areset => u0_m0_wo0_aseq_q[0].ACLR
areset => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[0].ACLR
areset => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[1].ACLR
areset => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[2].ACLR
areset => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[3].ACLR
areset => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[4].ACLR
areset => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[5].ACLR
areset => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[6].ACLR
areset => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[7].ACLR
areset => u0_m0_wo0_run_count[0].ACLR
areset => u0_m0_wo0_run_count[1].ACLR
areset => u0_m0_wo0_run_enableQ[0].ACLR
areset => u0_m0_wo0_run_q[0].ACLR
areset => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[0].PRESET
areset => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[1].PRESET
areset => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[2].ACLR
areset => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[3].ACLR
areset => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[4].ACLR
areset => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[5].PRESET
areset => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[6].ACLR
areset => dspba_delay:u0_m0_wo0_compute.aclr
areset => dspba_delay:d_u0_m0_wo0_compute_q_14.aclr
areset => dspba_delay:d_u0_m0_wo0_compute_q_15.aclr
areset => dspba_delay:d_xIn_0_13.aclr
areset => dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13.aclr
areset => LPM_MULT:u0_m0_wo0_mtree_mult1_0_component.ACLR


|BeamForming|LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_memread
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|BeamForming|LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_compute
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|BeamForming|LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_14
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|BeamForming|LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_15
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|BeamForming|LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_13
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[1][1].CLK
clk => delay_signals[1][2].CLK
clk => delay_signals[1][3].CLK
clk => delay_signals[1][4].CLK
clk => delay_signals[1][5].CLK
clk => delay_signals[1][6].CLK
clk => delay_signals[1][7].CLK
clk => delay_signals[2][0].CLK
clk => delay_signals[2][1].CLK
clk => delay_signals[2][2].CLK
clk => delay_signals[2][3].CLK
clk => delay_signals[2][4].CLK
clk => delay_signals[2][5].CLK
clk => delay_signals[2][6].CLK
clk => delay_signals[2][7].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[1][1].ACLR
aclr => delay_signals[1][2].ACLR
aclr => delay_signals[1][3].ACLR
aclr => delay_signals[1][4].ACLR
aclr => delay_signals[1][5].ACLR
aclr => delay_signals[1][6].ACLR
aclr => delay_signals[1][7].ACLR
aclr => delay_signals[2][0].ACLR
aclr => delay_signals[2][1].ACLR
aclr => delay_signals[2][2].ACLR
aclr => delay_signals[2][3].ACLR
aclr => delay_signals[2][4].ACLR
aclr => delay_signals[2][5].ACLR
aclr => delay_signals[2][6].ACLR
aclr => delay_signals[2][7].ACLR
ena => delay_signals[2][7].ENA
ena => delay_signals[2][6].ENA
ena => delay_signals[2][5].ENA
ena => delay_signals[2][4].ENA
ena => delay_signals[2][3].ENA
ena => delay_signals[2][2].ENA
ena => delay_signals[2][1].ENA
ena => delay_signals[2][0].ENA
ena => delay_signals[1][7].ENA
ena => delay_signals[1][6].ENA
ena => delay_signals[1][5].ENA
ena => delay_signals[1][4].ENA
ena => delay_signals[1][3].ENA
ena => delay_signals[1][2].ENA
ena => delay_signals[1][1].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[2][0].DATAIN
xin[1] => delay_signals[2][1].DATAIN
xin[2] => delay_signals[2][2].DATAIN
xin[3] => delay_signals[2][3].DATAIN
xin[4] => delay_signals[2][4].DATAIN
xin[5] => delay_signals[2][5].DATAIN
xin[6] => delay_signals[2][6].DATAIN
xin[7] => delay_signals[2][7].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE


|BeamForming|LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[2][0].ACLR
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[2][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|BeamForming|LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem
wren_a => altsyncram_2jn3:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_2jn3:auto_generated.data_a[0]
data_a[1] => altsyncram_2jn3:auto_generated.data_a[1]
data_a[2] => altsyncram_2jn3:auto_generated.data_a[2]
data_a[3] => altsyncram_2jn3:auto_generated.data_a[3]
data_a[4] => altsyncram_2jn3:auto_generated.data_a[4]
data_a[5] => altsyncram_2jn3:auto_generated.data_a[5]
data_a[6] => altsyncram_2jn3:auto_generated.data_a[6]
data_a[7] => altsyncram_2jn3:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
address_a[0] => altsyncram_2jn3:auto_generated.address_a[0]
address_a[1] => altsyncram_2jn3:auto_generated.address_a[1]
address_a[2] => altsyncram_2jn3:auto_generated.address_a[2]
address_a[3] => altsyncram_2jn3:auto_generated.address_a[3]
address_a[4] => altsyncram_2jn3:auto_generated.address_a[4]
address_a[5] => altsyncram_2jn3:auto_generated.address_a[5]
address_b[0] => altsyncram_2jn3:auto_generated.address_b[0]
address_b[1] => altsyncram_2jn3:auto_generated.address_b[1]
address_b[2] => altsyncram_2jn3:auto_generated.address_b[2]
address_b[3] => altsyncram_2jn3:auto_generated.address_b[3]
address_b[4] => altsyncram_2jn3:auto_generated.address_b[4]
address_b[5] => altsyncram_2jn3:auto_generated.address_b[5]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_2jn3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_b[0] <= altsyncram_2jn3:auto_generated.q_b[0]
q_b[1] <= altsyncram_2jn3:auto_generated.q_b[1]
q_b[2] <= altsyncram_2jn3:auto_generated.q_b[2]
q_b[3] <= altsyncram_2jn3:auto_generated.q_b[3]
q_b[4] <= altsyncram_2jn3:auto_generated.q_b[4]
q_b[5] <= altsyncram_2jn3:auto_generated.q_b[5]
q_b[6] <= altsyncram_2jn3:auto_generated.q_b[6]
q_b[7] <= altsyncram_2jn3:auto_generated.q_b[7]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|BeamForming|LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem|altsyncram_2jn3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0


|BeamForming|LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo0_mtree_mult1_0_component
dataa[0] => mult_fcu:auto_generated.dataa[0]
dataa[1] => mult_fcu:auto_generated.dataa[1]
dataa[2] => mult_fcu:auto_generated.dataa[2]
dataa[3] => mult_fcu:auto_generated.dataa[3]
dataa[4] => mult_fcu:auto_generated.dataa[4]
dataa[5] => mult_fcu:auto_generated.dataa[5]
dataa[6] => mult_fcu:auto_generated.dataa[6]
dataa[7] => mult_fcu:auto_generated.dataa[7]
dataa[8] => mult_fcu:auto_generated.dataa[8]
dataa[9] => mult_fcu:auto_generated.dataa[9]
dataa[10] => mult_fcu:auto_generated.dataa[10]
dataa[11] => mult_fcu:auto_generated.dataa[11]
datab[0] => mult_fcu:auto_generated.datab[0]
datab[1] => mult_fcu:auto_generated.datab[1]
datab[2] => mult_fcu:auto_generated.datab[2]
datab[3] => mult_fcu:auto_generated.datab[3]
datab[4] => mult_fcu:auto_generated.datab[4]
datab[5] => mult_fcu:auto_generated.datab[5]
datab[6] => mult_fcu:auto_generated.datab[6]
datab[7] => mult_fcu:auto_generated.datab[7]
sum[0] => ~NO_FANOUT~
aclr => mult_fcu:auto_generated.aclr
sclr => ~NO_FANOUT~
clock => mult_fcu:auto_generated.clock
clken => ~NO_FANOUT~
result[0] <= mult_fcu:auto_generated.result[0]
result[1] <= mult_fcu:auto_generated.result[1]
result[2] <= mult_fcu:auto_generated.result[2]
result[3] <= mult_fcu:auto_generated.result[3]
result[4] <= mult_fcu:auto_generated.result[4]
result[5] <= mult_fcu:auto_generated.result[5]
result[6] <= mult_fcu:auto_generated.result[6]
result[7] <= mult_fcu:auto_generated.result[7]
result[8] <= mult_fcu:auto_generated.result[8]
result[9] <= mult_fcu:auto_generated.result[9]
result[10] <= mult_fcu:auto_generated.result[10]
result[11] <= mult_fcu:auto_generated.result[11]
result[12] <= mult_fcu:auto_generated.result[12]
result[13] <= mult_fcu:auto_generated.result[13]
result[14] <= mult_fcu:auto_generated.result[14]
result[15] <= mult_fcu:auto_generated.result[15]
result[16] <= mult_fcu:auto_generated.result[16]
result[17] <= mult_fcu:auto_generated.result[17]
result[18] <= mult_fcu:auto_generated.result[18]
result[19] <= mult_fcu:auto_generated.result[19]


|BeamForming|LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo0_mtree_mult1_0_component|mult_fcu:auto_generated
aclr => mac_mult1.ACLR
aclr => mac_out2.ACLR
clock => mac_mult1.CLK
clock => mac_out2.CLK
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[11] => mac_mult1.DATAA11
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
datab[7] => mac_mult1.DATAB7
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15
result[16] <= mac_out2.DATAOUT16
result[17] <= mac_out2.DATAOUT17
result[18] <= mac_out2.DATAOUT18
result[19] <= mac_out2.DATAOUT19


|BeamForming|LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|auk_dspip_roundsat_hpfir:\real_passthrough:gen_outp_blk:0:outp_blk
clk => ~NO_FANOUT~
reset_n => ~NO_FANOUT~
enable => valid.DATAIN
datain[0] => dataout[0].DATAIN
datain[1] => dataout[1].DATAIN
datain[2] => dataout[2].DATAIN
datain[3] => dataout[3].DATAIN
datain[4] => dataout[4].DATAIN
datain[5] => dataout[5].DATAIN
datain[6] => dataout[6].DATAIN
datain[7] => dataout[7].DATAIN
datain[8] => dataout[8].DATAIN
datain[9] => dataout[9].DATAIN
datain[10] => dataout[10].DATAIN
datain[11] => dataout[11].DATAIN
datain[12] => dataout[12].DATAIN
datain[13] => dataout[13].DATAIN
datain[14] => dataout[14].DATAIN
datain[15] => dataout[15].DATAIN
datain[16] => dataout[16].DATAIN
datain[17] => dataout[17].DATAIN
datain[18] => dataout[18].DATAIN
datain[19] => dataout[19].DATAIN
datain[20] => dataout[20].DATAIN
datain[21] => dataout[21].DATAIN
datain[22] => dataout[22].DATAIN
datain[23] => dataout[23].DATAIN
datain[24] => dataout[24].DATAIN
datain[25] => dataout[25].DATAIN
valid <= enable.DB_MAX_OUTPUT_PORT_TYPE
dataout[0] <= datain[0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= datain[1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= datain[2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= datain[3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= datain[4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= datain[5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= datain[6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= datain[7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= datain[8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= datain[9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= datain[10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= datain[11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= datain[12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= datain[13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= datain[14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= datain[15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= datain[16].DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= datain[17].DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= datain[18].DB_MAX_OUTPUT_PORT_TYPE
dataout[19] <= datain[19].DB_MAX_OUTPUT_PORT_TYPE
dataout[20] <= datain[20].DB_MAX_OUTPUT_PORT_TYPE
dataout[21] <= datain[21].DB_MAX_OUTPUT_PORT_TYPE
dataout[22] <= datain[22].DB_MAX_OUTPUT_PORT_TYPE
dataout[23] <= datain[23].DB_MAX_OUTPUT_PORT_TYPE
dataout[24] <= datain[24].DB_MAX_OUTPUT_PORT_TYPE
dataout[25] <= datain[25].DB_MAX_OUTPUT_PORT_TYPE


|BeamForming|CIC:proc_chain[1].cic_inst
in_error[0] => in_error[0].IN1
in_error[1] => in_error[1].IN1
in_valid => in_valid.IN1
in_ready <= CIC_cic_ii_0:cic_ii_0.in_ready
in_data[0] => in_data[0].IN1
in_data[1] => in_data[1].IN1
out_data[0] <= CIC_cic_ii_0:cic_ii_0.out_data
out_data[1] <= CIC_cic_ii_0:cic_ii_0.out_data
out_data[2] <= CIC_cic_ii_0:cic_ii_0.out_data
out_data[3] <= CIC_cic_ii_0:cic_ii_0.out_data
out_data[4] <= CIC_cic_ii_0:cic_ii_0.out_data
out_data[5] <= CIC_cic_ii_0:cic_ii_0.out_data
out_data[6] <= CIC_cic_ii_0:cic_ii_0.out_data
out_data[7] <= CIC_cic_ii_0:cic_ii_0.out_data
out_error[0] <= CIC_cic_ii_0:cic_ii_0.out_error
out_error[1] <= CIC_cic_ii_0:cic_ii_0.out_error
out_valid <= CIC_cic_ii_0:cic_ii_0.out_valid
out_ready => out_ready.IN1
clk => clk.IN1
reset_n => reset_n.IN1


|BeamForming|CIC:proc_chain[1].cic_inst|CIC_cic_ii_0:cic_ii_0
in_data[0] => alt_cic_core:core.in_data[0][0]
in_data[1] => alt_cic_core:core.in_data[0][1]
out_ready => alt_cic_core:core.out_ready
in_valid => alt_cic_core:core.in_valid
clk => alt_cic_core:core.clk
clken => alt_cic_core:core.clken
reset_n => alt_cic_core:core.reset_n
in_ready <= alt_cic_core:core.in_ready
in_error[0] => alt_cic_core:core.in_error[0]
in_error[1] => alt_cic_core:core.in_error[1]
out_error[0] <= alt_cic_core:core.out_error[0]
out_error[1] <= alt_cic_core:core.out_error[1]
out_data[0] <= alt_cic_core:core.out_data[0][0]
out_data[1] <= alt_cic_core:core.out_data[0][1]
out_data[2] <= alt_cic_core:core.out_data[0][2]
out_data[3] <= alt_cic_core:core.out_data[0][3]
out_data[4] <= alt_cic_core:core.out_data[0][4]
out_data[5] <= alt_cic_core:core.out_data[0][5]
out_data[6] <= alt_cic_core:core.out_data[0][6]
out_data[7] <= alt_cic_core:core.out_data[0][7]
out_valid <= alt_cic_core:core.out_valid


|BeamForming|CIC:proc_chain[1].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core
clk => clk.IN3
clken => clken.IN1
reset_n => reset_n.IN3
rate[0] => alt_cic_dec_siso:dec_one.rate[0]
rate[1] => alt_cic_dec_siso:dec_one.rate[1]
rate[2] => alt_cic_dec_siso:dec_one.rate[2]
rate[3] => alt_cic_dec_siso:dec_one.rate[3]
rate[4] => alt_cic_dec_siso:dec_one.rate[4]
rate[5] => alt_cic_dec_siso:dec_one.rate[5]
in_startofpacket => in_startofpacket.IN1
in_endofpacket => in_endofpacket.IN1
in_data[0][0] => in_data_vector[0].IN1
in_data[0][1] => in_data_vector[1].IN1
in_ready <= auk_dspip_avalon_streaming_sink:input_sink.at_sink_ready
in_valid => in_valid.IN1
out_channel[0] <= auk_dspip_avalon_streaming_source:output_source_0.at_source_channel
out_startofpacket <= auk_dspip_avalon_streaming_source:output_source_0.at_source_sop
out_endofpacket <= auk_dspip_avalon_streaming_source:output_source_0.at_source_eop
in_error[0] => in_error[0].IN1
in_error[1] => in_error[1].IN1
out_error[0] <= auk_dspip_avalon_streaming_source:output_source_0.at_source_error
out_error[1] <= auk_dspip_avalon_streaming_source:output_source_0.at_source_error
out_ready => out_ready.IN1
out_data[0][0] <= auk_dspip_avalon_streaming_source:output_source_0.at_source_data
out_data[0][1] <= auk_dspip_avalon_streaming_source:output_source_0.at_source_data
out_data[0][2] <= auk_dspip_avalon_streaming_source:output_source_0.at_source_data
out_data[0][3] <= auk_dspip_avalon_streaming_source:output_source_0.at_source_data
out_data[0][4] <= auk_dspip_avalon_streaming_source:output_source_0.at_source_data
out_data[0][5] <= auk_dspip_avalon_streaming_source:output_source_0.at_source_data
out_data[0][6] <= auk_dspip_avalon_streaming_source:output_source_0.at_source_data
out_data[0][7] <= auk_dspip_avalon_streaming_source:output_source_0.at_source_data
out_valid <= auk_dspip_avalon_streaming_source:output_source_0.at_source_valid


|BeamForming|CIC:proc_chain[1].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink
clk => scfifo:sink_FIFO.clock
clk => data_valid~reg0.CLK
reset_n => scfifo:sink_FIFO.sclr
data[0] <= scfifo:sink_FIFO.q[0]
data[1] <= scfifo:sink_FIFO.q[1]
data_valid <= data_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
sink_ready_ctrl => scfifo:sink_FIFO.rdreq
sink_ready_ctrl => data_valid~reg0.DATAIN
sink_stall <= scfifo:sink_FIFO.almost_empty
packet_error[0] <= at_sink_error[0].DB_MAX_OUTPUT_PORT_TYPE
packet_error[1] <= at_sink_error[1].DB_MAX_OUTPUT_PORT_TYPE
send_sop <= scfifo:sink_FIFO.q[3]
send_eop <= scfifo:sink_FIFO.q[2]
at_sink_ready <= scfifo:sink_FIFO.full
at_sink_valid => scfifo:sink_FIFO.wrreq
at_sink_data[0] => scfifo:sink_FIFO.data[0]
at_sink_data[1] => scfifo:sink_FIFO.data[1]
at_sink_sop => scfifo:sink_FIFO.data[3]
at_sink_eop => scfifo:sink_FIFO.data[2]
at_sink_error[0] => packet_error[0].DATAIN
at_sink_error[1] => packet_error[1].DATAIN


|BeamForming|CIC:proc_chain[1].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO
data[0] => scfifo_rd71:auto_generated.data[0]
data[1] => scfifo_rd71:auto_generated.data[1]
data[2] => scfifo_rd71:auto_generated.data[2]
data[3] => scfifo_rd71:auto_generated.data[3]
q[0] <= scfifo_rd71:auto_generated.q[0]
q[1] <= scfifo_rd71:auto_generated.q[1]
q[2] <= scfifo_rd71:auto_generated.q[2]
q[3] <= scfifo_rd71:auto_generated.q[3]
wrreq => scfifo_rd71:auto_generated.wrreq
rdreq => scfifo_rd71:auto_generated.rdreq
clock => scfifo_rd71:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => scfifo_rd71:auto_generated.sclr
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= <GND>
full <= scfifo_rd71:auto_generated.full
almost_full <= <GND>
almost_empty <= scfifo_rd71:auto_generated.almost_empty
usedw[0] <= <GND>
usedw[1] <= <GND>
usedw[2] <= <GND>


|BeamForming|CIC:proc_chain[1].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_rd71:auto_generated
almost_empty <= almost_empty.DB_MAX_OUTPUT_PORT_TYPE
clock => a_dpfifo_cjv:dpfifo.clock
clock => dffe_nae.CLK
data[0] => a_dpfifo_cjv:dpfifo.data[0]
data[1] => a_dpfifo_cjv:dpfifo.data[1]
data[2] => a_dpfifo_cjv:dpfifo.data[2]
data[3] => a_dpfifo_cjv:dpfifo.data[3]
full <= a_dpfifo_cjv:dpfifo.full
q[0] <= a_dpfifo_cjv:dpfifo.q[0]
q[1] <= a_dpfifo_cjv:dpfifo.q[1]
q[2] <= a_dpfifo_cjv:dpfifo.q[2]
q[3] <= a_dpfifo_cjv:dpfifo.q[3]
rdreq => a_dpfifo_cjv:dpfifo.rreq
rdreq => _.IN1
rdreq => _.IN0
sclr => a_dpfifo_cjv:dpfifo.sclr
sclr => _.IN0
sclr => _.IN0
wrreq => a_dpfifo_cjv:dpfifo.wreq
wrreq => _.IN0
wrreq => _.IN1


|BeamForming|CIC:proc_chain[1].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_rd71:auto_generated|a_dpfifo_cjv:dpfifo
clock => altsyncram_b4h1:FIFOram.clock0
clock => altsyncram_b4h1:FIFOram.clock1
clock => cntr_r9b:rd_ptr_msb.clock
clock => cntr_8a7:usedw_counter.clock
clock => cntr_s9b:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => wrreq_delay.CLK
data[0] => altsyncram_b4h1:FIFOram.data_a[0]
data[1] => altsyncram_b4h1:FIFOram.data_a[1]
data[2] => altsyncram_b4h1:FIFOram.data_a[2]
data[3] => altsyncram_b4h1:FIFOram.data_a[3]
full <= full_dff.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_b4h1:FIFOram.q_b[0]
q[1] <= altsyncram_b4h1:FIFOram.q_b[1]
q[2] <= altsyncram_b4h1:FIFOram.q_b[2]
q[3] <= altsyncram_b4h1:FIFOram.q_b[3]
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => cntr_r9b:rd_ptr_msb.sclr
sclr => cntr_8a7:usedw_counter.sclr
sclr => cntr_s9b:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
usedw[0] <= cntr_8a7:usedw_counter.q[0]
usedw[1] <= cntr_8a7:usedw_counter.q[1]
usedw[2] <= cntr_8a7:usedw_counter.q[2]
wreq => valid_wreq.IN0


|BeamForming|CIC:proc_chain[1].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_rd71:auto_generated|a_dpfifo_cjv:dpfifo|altsyncram_b4h1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE


|BeamForming|CIC:proc_chain[1].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_rd71:auto_generated|a_dpfifo_cjv:dpfifo|cmpr_gs8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1


|BeamForming|CIC:proc_chain[1].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_rd71:auto_generated|a_dpfifo_cjv:dpfifo|cmpr_gs8:two_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1


|BeamForming|CIC:proc_chain[1].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_rd71:auto_generated|a_dpfifo_cjv:dpfifo|cntr_r9b:rd_ptr_msb
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|BeamForming|CIC:proc_chain[1].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_rd71:auto_generated|a_dpfifo_cjv:dpfifo|cntr_8a7:usedw_counter
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB


|BeamForming|CIC:proc_chain[1].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_rd71:auto_generated|a_dpfifo_cjv:dpfifo|cntr_s9b:wr_ptr
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|BeamForming|CIC:proc_chain[1].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0
clk => scfifo:source_FIFO.clock
clk => source_valid_s.CLK
reset_n => source_valid_s.OUTPUTSELECT
reset_n => scfifo:source_FIFO.sclr
data[0] => scfifo:source_FIFO.data[0]
data[1] => scfifo:source_FIFO.data[1]
data[2] => scfifo:source_FIFO.data[2]
data[3] => scfifo:source_FIFO.data[3]
data[4] => scfifo:source_FIFO.data[4]
data[5] => scfifo:source_FIFO.data[5]
data[6] => scfifo:source_FIFO.data[6]
data[7] => scfifo:source_FIFO.data[7]
data_count[0] => scfifo:source_FIFO.data[8]
source_valid_ctrl => scfifo:source_FIFO.wrreq
source_stall <= scfifo:source_FIFO.almost_full
packet_error[0] => at_source_error[0].DATAIN
packet_error[1] => at_source_error[1].DATAIN
at_source_ready => source_fifo_rdreq.IN1
at_source_valid <= source_valid_s.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[0] <= scfifo:source_FIFO.q[0]
at_source_data[1] <= scfifo:source_FIFO.q[1]
at_source_data[2] <= scfifo:source_FIFO.q[2]
at_source_data[3] <= scfifo:source_FIFO.q[3]
at_source_data[4] <= scfifo:source_FIFO.q[4]
at_source_data[5] <= scfifo:source_FIFO.q[5]
at_source_data[6] <= scfifo:source_FIFO.q[6]
at_source_data[7] <= scfifo:source_FIFO.q[7]
at_source_channel[0] <= scfifo:source_FIFO.q[8]
at_source_error[0] <= packet_error[0].DB_MAX_OUTPUT_PORT_TYPE
at_source_error[1] <= packet_error[1].DB_MAX_OUTPUT_PORT_TYPE
at_source_sop <= scfifo:source_FIFO.q[8]
at_source_eop <= scfifo:source_FIFO.q[8]


|BeamForming|CIC:proc_chain[1].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO
data[0] => scfifo_tg71:auto_generated.data[0]
data[1] => scfifo_tg71:auto_generated.data[1]
data[2] => scfifo_tg71:auto_generated.data[2]
data[3] => scfifo_tg71:auto_generated.data[3]
data[4] => scfifo_tg71:auto_generated.data[4]
data[5] => scfifo_tg71:auto_generated.data[5]
data[6] => scfifo_tg71:auto_generated.data[6]
data[7] => scfifo_tg71:auto_generated.data[7]
data[8] => scfifo_tg71:auto_generated.data[8]
q[0] <= scfifo_tg71:auto_generated.q[0]
q[1] <= scfifo_tg71:auto_generated.q[1]
q[2] <= scfifo_tg71:auto_generated.q[2]
q[3] <= scfifo_tg71:auto_generated.q[3]
q[4] <= scfifo_tg71:auto_generated.q[4]
q[5] <= scfifo_tg71:auto_generated.q[5]
q[6] <= scfifo_tg71:auto_generated.q[6]
q[7] <= scfifo_tg71:auto_generated.q[7]
q[8] <= scfifo_tg71:auto_generated.q[8]
wrreq => scfifo_tg71:auto_generated.wrreq
rdreq => scfifo_tg71:auto_generated.rdreq
clock => scfifo_tg71:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => scfifo_tg71:auto_generated.sclr
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= scfifo_tg71:auto_generated.empty
full <= <GND>
almost_full <= scfifo_tg71:auto_generated.almost_full
almost_empty <= <GND>
usedw[0] <= <GND>
usedw[1] <= <GND>
usedw[2] <= <GND>
usedw[3] <= <GND>
usedw[4] <= <GND>


|BeamForming|CIC:proc_chain[1].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_tg71:auto_generated
almost_full <= dffe_af.DB_MAX_OUTPUT_PORT_TYPE
clock => a_dpfifo_qov:dpfifo.clock
clock => dffe_af.CLK
data[0] => a_dpfifo_qov:dpfifo.data[0]
data[1] => a_dpfifo_qov:dpfifo.data[1]
data[2] => a_dpfifo_qov:dpfifo.data[2]
data[3] => a_dpfifo_qov:dpfifo.data[3]
data[4] => a_dpfifo_qov:dpfifo.data[4]
data[5] => a_dpfifo_qov:dpfifo.data[5]
data[6] => a_dpfifo_qov:dpfifo.data[6]
data[7] => a_dpfifo_qov:dpfifo.data[7]
data[8] => a_dpfifo_qov:dpfifo.data[8]
empty <= a_dpfifo_qov:dpfifo.empty
q[0] <= a_dpfifo_qov:dpfifo.q[0]
q[1] <= a_dpfifo_qov:dpfifo.q[1]
q[2] <= a_dpfifo_qov:dpfifo.q[2]
q[3] <= a_dpfifo_qov:dpfifo.q[3]
q[4] <= a_dpfifo_qov:dpfifo.q[4]
q[5] <= a_dpfifo_qov:dpfifo.q[5]
q[6] <= a_dpfifo_qov:dpfifo.q[6]
q[7] <= a_dpfifo_qov:dpfifo.q[7]
q[8] <= a_dpfifo_qov:dpfifo.q[8]
rdreq => a_dpfifo_qov:dpfifo.rreq
rdreq => _.IN1
rdreq => _.IN0
sclr => a_dpfifo_qov:dpfifo.sclr
sclr => _.IN0
sclr => _.IN0
wrreq => a_dpfifo_qov:dpfifo.wreq
wrreq => _.IN0
wrreq => _.IN1


|BeamForming|CIC:proc_chain[1].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_tg71:auto_generated|a_dpfifo_qov:dpfifo
clock => altsyncram_j7h1:FIFOram.clock0
clock => altsyncram_j7h1:FIFOram.clock1
clock => cntr_t9b:rd_ptr_msb.clock
clock => cntr_aa7:usedw_counter.clock
clock => cntr_u9b:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[4].CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => wrreq_delay.CLK
data[0] => altsyncram_j7h1:FIFOram.data_a[0]
data[1] => altsyncram_j7h1:FIFOram.data_a[1]
data[2] => altsyncram_j7h1:FIFOram.data_a[2]
data[3] => altsyncram_j7h1:FIFOram.data_a[3]
data[4] => altsyncram_j7h1:FIFOram.data_a[4]
data[5] => altsyncram_j7h1:FIFOram.data_a[5]
data[6] => altsyncram_j7h1:FIFOram.data_a[6]
data[7] => altsyncram_j7h1:FIFOram.data_a[7]
data[8] => altsyncram_j7h1:FIFOram.data_a[8]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_j7h1:FIFOram.q_b[0]
q[1] <= altsyncram_j7h1:FIFOram.q_b[1]
q[2] <= altsyncram_j7h1:FIFOram.q_b[2]
q[3] <= altsyncram_j7h1:FIFOram.q_b[3]
q[4] <= altsyncram_j7h1:FIFOram.q_b[4]
q[5] <= altsyncram_j7h1:FIFOram.q_b[5]
q[6] <= altsyncram_j7h1:FIFOram.q_b[6]
q[7] <= altsyncram_j7h1:FIFOram.q_b[7]
q[8] <= altsyncram_j7h1:FIFOram.q_b[8]
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => cntr_t9b:rd_ptr_msb.sclr
sclr => cntr_aa7:usedw_counter.sclr
sclr => cntr_u9b:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
usedw[0] <= cntr_aa7:usedw_counter.q[0]
usedw[1] <= cntr_aa7:usedw_counter.q[1]
usedw[2] <= cntr_aa7:usedw_counter.q[2]
usedw[3] <= cntr_aa7:usedw_counter.q[3]
usedw[4] <= cntr_aa7:usedw_counter.q[4]
wreq => valid_wreq.IN0


|BeamForming|CIC:proc_chain[1].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_tg71:auto_generated|a_dpfifo_qov:dpfifo|altsyncram_j7h1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE


|BeamForming|CIC:proc_chain[1].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_tg71:auto_generated|a_dpfifo_qov:dpfifo|cmpr_is8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|BeamForming|CIC:proc_chain[1].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_tg71:auto_generated|a_dpfifo_qov:dpfifo|cmpr_is8:two_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|BeamForming|CIC:proc_chain[1].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_tg71:auto_generated|a_dpfifo_qov:dpfifo|cntr_t9b:rd_ptr_msb
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|BeamForming|CIC:proc_chain[1].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_tg71:auto_generated|a_dpfifo_qov:dpfifo|cntr_aa7:usedw_counter
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB


|BeamForming|CIC:proc_chain[1].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_tg71:auto_generated|a_dpfifo_qov:dpfifo|cntr_u9b:wr_ptr
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|BeamForming|CIC:proc_chain[1].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller
clk => auk_dspip_avalon_streaming_small_fifo:ready_FIFO.clock
clk => stall_reg.CLK
clk_en => ready_fifo_wrreq.IN1
clk_en => ready_fifo_rdreq.IN1
clk_en => stall_w_pipelined_2.IN1
reset_n => stall_reg.OUTPUTSELECT
reset_n => auk_dspip_avalon_streaming_small_fifo:ready_FIFO.sclr
reset_n => reset_design.DATAIN
ready => auk_dspip_avalon_streaming_small_fifo:ready_FIFO.data[0]
ready => sink_ready_ctrl_w.DATAA
sink_packet_error[0] => source_packet_error[0].DATAIN
sink_packet_error[1] => source_packet_error[1].DATAIN
sink_stall => stall_w.IN0
source_stall => stall_w.IN1
valid => source_valid_ctrl.IN1
reset_design <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
sink_ready_ctrl <= sink_ready_ctrl_w.DB_MAX_OUTPUT_PORT_TYPE
source_packet_error[0] <= sink_packet_error[0].DB_MAX_OUTPUT_PORT_TYPE
source_packet_error[1] <= sink_packet_error[1].DB_MAX_OUTPUT_PORT_TYPE
source_valid_ctrl <= source_valid_ctrl.DB_MAX_OUTPUT_PORT_TYPE
stall <= stall_reg.DB_MAX_OUTPUT_PORT_TYPE


|BeamForming|CIC:proc_chain[1].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO
clock => fifo_usedw[0].CLK
clock => fifo_usedw[1].CLK
clock => fifo_usedw[2].CLK
clock => rd_addr_ptr[0].CLK
clock => rd_addr_ptr[1].CLK
clock => rd_addr_ptr[2].CLK
clock => fifo_array[0][0].CLK
clock => fifo_array[1][0].CLK
clock => fifo_array[2][0].CLK
clock => fifo_array[3][0].CLK
clock => fifo_array[4][0].CLK
clock => fifo_array[5][0].CLK
clock => wr_addr_ptr[0].CLK
clock => wr_addr_ptr[1].CLK
clock => wr_addr_ptr[2].CLK
data[0] => fifo_array.DATAB
data[0] => fifo_array.DATAB
data[0] => fifo_array.DATAB
data[0] => fifo_array.DATAB
data[0] => fifo_array.DATAB
data[0] => fifo_array.DATAB
empty <= Equal2.DB_MAX_OUTPUT_PORT_TYPE
full <= Equal3.DB_MAX_OUTPUT_PORT_TYPE
almost_full <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
rdreq => fifo_read.IN1
rdreq => usedw_process.IN1
rdreq => usedw_process.IN1
sclr => wr_addr_ptr.OUTPUTSELECT
sclr => wr_addr_ptr.OUTPUTSELECT
sclr => wr_addr_ptr.OUTPUTSELECT
sclr => fifo_array.OUTPUTSELECT
sclr => fifo_array.OUTPUTSELECT
sclr => fifo_array.OUTPUTSELECT
sclr => fifo_array.OUTPUTSELECT
sclr => fifo_array.OUTPUTSELECT
sclr => fifo_array.OUTPUTSELECT
sclr => rd_addr_ptr.OUTPUTSELECT
sclr => rd_addr_ptr.OUTPUTSELECT
sclr => rd_addr_ptr.OUTPUTSELECT
sclr => fifo_usedw.OUTPUTSELECT
sclr => fifo_usedw.OUTPUTSELECT
sclr => fifo_usedw.OUTPUTSELECT
usedw[0] <= fifo_usedw[0].DB_MAX_OUTPUT_PORT_TYPE
usedw[1] <= fifo_usedw[1].DB_MAX_OUTPUT_PORT_TYPE
usedw[2] <= fifo_usedw[2].DB_MAX_OUTPUT_PORT_TYPE
wrreq => usedw_process.IN1
wrreq => usedw_process.IN1


|BeamForming|CIC:proc_chain[1].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one
clk => clk.IN13
reset => reset.IN13
ena => ena.IN8
rate[0] => ~NO_FANOUT~
rate[1] => ~NO_FANOUT~
rate[2] => ~NO_FANOUT~
rate[3] => ~NO_FANOUT~
rate[4] => ~NO_FANOUT~
rate[5] => ~NO_FANOUT~
din[0][0] => integrator[0].din_temp[0].IN1
din[0][1] => integrator[0].din_temp[1].IN21
dout_valid <= always2.DB_MAX_OUTPUT_PORT_TYPE
channel_out[0] <= counter_module:channel_out_int_inst.counter_out
channel_out[-1] <= counter_module:channel_out_int_inst.counter_out
dout[0][0] <= auk_dspip_differentiator:differentiate_stages[3].auk_dsp_diff.dout
dout[0][1] <= auk_dspip_differentiator:differentiate_stages[3].auk_dsp_diff.dout
dout[0][2] <= auk_dspip_differentiator:differentiate_stages[3].auk_dsp_diff.dout
dout[0][3] <= auk_dspip_differentiator:differentiate_stages[3].auk_dsp_diff.dout
dout[0][4] <= auk_dspip_differentiator:differentiate_stages[3].auk_dsp_diff.dout
dout[0][5] <= auk_dspip_differentiator:differentiate_stages[3].auk_dsp_diff.dout
dout[0][6] <= auk_dspip_differentiator:differentiate_stages[3].auk_dsp_diff.dout
dout[0][7] <= auk_dspip_differentiator:differentiate_stages[3].auk_dsp_diff.dout
din_ready <= <VCC>


|BeamForming|CIC:proc_chain[1].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[0].integration
clk => auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.clk
reset => auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.reset
ena => auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.enable
din[0] => Add0.IN22
din[1] => Add0.IN21
din[2] => Add0.IN20
din[3] => Add0.IN19
din[4] => Add0.IN18
din[5] => Add0.IN17
din[6] => Add0.IN16
din[7] => Add0.IN15
din[8] => Add0.IN14
din[9] => Add0.IN13
din[10] => Add0.IN12
din[11] => Add0.IN11
din[12] => Add0.IN10
din[13] => Add0.IN9
din[14] => Add0.IN8
din[15] => Add0.IN7
din[16] => Add0.IN6
din[17] => Add0.IN5
din[18] => Add0.IN4
din[19] => Add0.IN3
din[20] => Add0.IN2
din[21] => Add0.IN1
dout[0] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[0]
dout[1] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[1]
dout[2] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[2]
dout[3] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[3]
dout[4] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[4]
dout[5] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[5]
dout[6] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[6]
dout[7] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[7]
dout[8] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[8]
dout[9] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[9]
dout[10] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[10]
dout[11] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[11]
dout[12] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[12]
dout[13] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[13]
dout[14] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[14]
dout[15] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[15]
dout[16] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[16]
dout[17] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[17]
dout[18] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[18]
dout[19] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[19]
dout[20] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[20]
dout[21] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[21]


|BeamForming|CIC:proc_chain[1].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
clk => \register_fifo:fifo_data[0][17].CLK
clk => \register_fifo:fifo_data[0][18].CLK
clk => \register_fifo:fifo_data[0][19].CLK
clk => \register_fifo:fifo_data[0][20].CLK
clk => \register_fifo:fifo_data[0][21].CLK
reset => \register_fifo:fifo_data[0][0].ACLR
reset => \register_fifo:fifo_data[0][1].ACLR
reset => \register_fifo:fifo_data[0][2].ACLR
reset => \register_fifo:fifo_data[0][3].ACLR
reset => \register_fifo:fifo_data[0][4].ACLR
reset => \register_fifo:fifo_data[0][5].ACLR
reset => \register_fifo:fifo_data[0][6].ACLR
reset => \register_fifo:fifo_data[0][7].ACLR
reset => \register_fifo:fifo_data[0][8].ACLR
reset => \register_fifo:fifo_data[0][9].ACLR
reset => \register_fifo:fifo_data[0][10].ACLR
reset => \register_fifo:fifo_data[0][11].ACLR
reset => \register_fifo:fifo_data[0][12].ACLR
reset => \register_fifo:fifo_data[0][13].ACLR
reset => \register_fifo:fifo_data[0][14].ACLR
reset => \register_fifo:fifo_data[0][15].ACLR
reset => \register_fifo:fifo_data[0][16].ACLR
reset => \register_fifo:fifo_data[0][17].ACLR
reset => \register_fifo:fifo_data[0][18].ACLR
reset => \register_fifo:fifo_data[0][19].ACLR
reset => \register_fifo:fifo_data[0][20].ACLR
reset => \register_fifo:fifo_data[0][21].ACLR
enable => \register_fifo:fifo_data[0][21].ENA
enable => \register_fifo:fifo_data[0][20].ENA
enable => \register_fifo:fifo_data[0][19].ENA
enable => \register_fifo:fifo_data[0][18].ENA
enable => \register_fifo:fifo_data[0][17].ENA
enable => \register_fifo:fifo_data[0][16].ENA
enable => \register_fifo:fifo_data[0][15].ENA
enable => \register_fifo:fifo_data[0][14].ENA
enable => \register_fifo:fifo_data[0][13].ENA
enable => \register_fifo:fifo_data[0][12].ENA
enable => \register_fifo:fifo_data[0][11].ENA
enable => \register_fifo:fifo_data[0][10].ENA
enable => \register_fifo:fifo_data[0][9].ENA
enable => \register_fifo:fifo_data[0][8].ENA
enable => \register_fifo:fifo_data[0][7].ENA
enable => \register_fifo:fifo_data[0][6].ENA
enable => \register_fifo:fifo_data[0][5].ENA
enable => \register_fifo:fifo_data[0][4].ENA
enable => \register_fifo:fifo_data[0][3].ENA
enable => \register_fifo:fifo_data[0][2].ENA
enable => \register_fifo:fifo_data[0][1].ENA
enable => \register_fifo:fifo_data[0][0].ENA
datain[0] => \register_fifo:fifo_data[0][0].DATAIN
datain[1] => \register_fifo:fifo_data[0][1].DATAIN
datain[2] => \register_fifo:fifo_data[0][2].DATAIN
datain[3] => \register_fifo:fifo_data[0][3].DATAIN
datain[4] => \register_fifo:fifo_data[0][4].DATAIN
datain[5] => \register_fifo:fifo_data[0][5].DATAIN
datain[6] => \register_fifo:fifo_data[0][6].DATAIN
datain[7] => \register_fifo:fifo_data[0][7].DATAIN
datain[8] => \register_fifo:fifo_data[0][8].DATAIN
datain[9] => \register_fifo:fifo_data[0][9].DATAIN
datain[10] => \register_fifo:fifo_data[0][10].DATAIN
datain[11] => \register_fifo:fifo_data[0][11].DATAIN
datain[12] => \register_fifo:fifo_data[0][12].DATAIN
datain[13] => \register_fifo:fifo_data[0][13].DATAIN
datain[14] => \register_fifo:fifo_data[0][14].DATAIN
datain[15] => \register_fifo:fifo_data[0][15].DATAIN
datain[16] => \register_fifo:fifo_data[0][16].DATAIN
datain[17] => \register_fifo:fifo_data[0][17].DATAIN
datain[18] => \register_fifo:fifo_data[0][18].DATAIN
datain[19] => \register_fifo:fifo_data[0][19].DATAIN
datain[20] => \register_fifo:fifo_data[0][20].DATAIN
datain[21] => \register_fifo:fifo_data[0][21].DATAIN
dataout[0] <= \register_fifo:fifo_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[0][16].DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= \register_fifo:fifo_data[0][17].DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= \register_fifo:fifo_data[0][18].DB_MAX_OUTPUT_PORT_TYPE
dataout[19] <= \register_fifo:fifo_data[0][19].DB_MAX_OUTPUT_PORT_TYPE
dataout[20] <= \register_fifo:fifo_data[0][20].DB_MAX_OUTPUT_PORT_TYPE
dataout[21] <= \register_fifo:fifo_data[0][21].DB_MAX_OUTPUT_PORT_TYPE


|BeamForming|CIC:proc_chain[1].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[1].integration
clk => auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.clk
reset => auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.reset
ena => auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.enable
din[0] => Add0.IN22
din[1] => Add0.IN21
din[2] => Add0.IN20
din[3] => Add0.IN19
din[4] => Add0.IN18
din[5] => Add0.IN17
din[6] => Add0.IN16
din[7] => Add0.IN15
din[8] => Add0.IN14
din[9] => Add0.IN13
din[10] => Add0.IN12
din[11] => Add0.IN11
din[12] => Add0.IN10
din[13] => Add0.IN9
din[14] => Add0.IN8
din[15] => Add0.IN7
din[16] => Add0.IN6
din[17] => Add0.IN5
din[18] => Add0.IN4
din[19] => Add0.IN3
din[20] => Add0.IN2
din[21] => Add0.IN1
dout[0] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[0]
dout[1] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[1]
dout[2] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[2]
dout[3] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[3]
dout[4] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[4]
dout[5] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[5]
dout[6] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[6]
dout[7] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[7]
dout[8] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[8]
dout[9] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[9]
dout[10] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[10]
dout[11] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[11]
dout[12] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[12]
dout[13] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[13]
dout[14] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[14]
dout[15] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[15]
dout[16] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[16]
dout[17] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[17]
dout[18] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[18]
dout[19] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[19]
dout[20] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[20]
dout[21] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[21]


|BeamForming|CIC:proc_chain[1].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
clk => \register_fifo:fifo_data[0][17].CLK
clk => \register_fifo:fifo_data[0][18].CLK
clk => \register_fifo:fifo_data[0][19].CLK
clk => \register_fifo:fifo_data[0][20].CLK
clk => \register_fifo:fifo_data[0][21].CLK
reset => \register_fifo:fifo_data[0][0].ACLR
reset => \register_fifo:fifo_data[0][1].ACLR
reset => \register_fifo:fifo_data[0][2].ACLR
reset => \register_fifo:fifo_data[0][3].ACLR
reset => \register_fifo:fifo_data[0][4].ACLR
reset => \register_fifo:fifo_data[0][5].ACLR
reset => \register_fifo:fifo_data[0][6].ACLR
reset => \register_fifo:fifo_data[0][7].ACLR
reset => \register_fifo:fifo_data[0][8].ACLR
reset => \register_fifo:fifo_data[0][9].ACLR
reset => \register_fifo:fifo_data[0][10].ACLR
reset => \register_fifo:fifo_data[0][11].ACLR
reset => \register_fifo:fifo_data[0][12].ACLR
reset => \register_fifo:fifo_data[0][13].ACLR
reset => \register_fifo:fifo_data[0][14].ACLR
reset => \register_fifo:fifo_data[0][15].ACLR
reset => \register_fifo:fifo_data[0][16].ACLR
reset => \register_fifo:fifo_data[0][17].ACLR
reset => \register_fifo:fifo_data[0][18].ACLR
reset => \register_fifo:fifo_data[0][19].ACLR
reset => \register_fifo:fifo_data[0][20].ACLR
reset => \register_fifo:fifo_data[0][21].ACLR
enable => \register_fifo:fifo_data[0][21].ENA
enable => \register_fifo:fifo_data[0][20].ENA
enable => \register_fifo:fifo_data[0][19].ENA
enable => \register_fifo:fifo_data[0][18].ENA
enable => \register_fifo:fifo_data[0][17].ENA
enable => \register_fifo:fifo_data[0][16].ENA
enable => \register_fifo:fifo_data[0][15].ENA
enable => \register_fifo:fifo_data[0][14].ENA
enable => \register_fifo:fifo_data[0][13].ENA
enable => \register_fifo:fifo_data[0][12].ENA
enable => \register_fifo:fifo_data[0][11].ENA
enable => \register_fifo:fifo_data[0][10].ENA
enable => \register_fifo:fifo_data[0][9].ENA
enable => \register_fifo:fifo_data[0][8].ENA
enable => \register_fifo:fifo_data[0][7].ENA
enable => \register_fifo:fifo_data[0][6].ENA
enable => \register_fifo:fifo_data[0][5].ENA
enable => \register_fifo:fifo_data[0][4].ENA
enable => \register_fifo:fifo_data[0][3].ENA
enable => \register_fifo:fifo_data[0][2].ENA
enable => \register_fifo:fifo_data[0][1].ENA
enable => \register_fifo:fifo_data[0][0].ENA
datain[0] => \register_fifo:fifo_data[0][0].DATAIN
datain[1] => \register_fifo:fifo_data[0][1].DATAIN
datain[2] => \register_fifo:fifo_data[0][2].DATAIN
datain[3] => \register_fifo:fifo_data[0][3].DATAIN
datain[4] => \register_fifo:fifo_data[0][4].DATAIN
datain[5] => \register_fifo:fifo_data[0][5].DATAIN
datain[6] => \register_fifo:fifo_data[0][6].DATAIN
datain[7] => \register_fifo:fifo_data[0][7].DATAIN
datain[8] => \register_fifo:fifo_data[0][8].DATAIN
datain[9] => \register_fifo:fifo_data[0][9].DATAIN
datain[10] => \register_fifo:fifo_data[0][10].DATAIN
datain[11] => \register_fifo:fifo_data[0][11].DATAIN
datain[12] => \register_fifo:fifo_data[0][12].DATAIN
datain[13] => \register_fifo:fifo_data[0][13].DATAIN
datain[14] => \register_fifo:fifo_data[0][14].DATAIN
datain[15] => \register_fifo:fifo_data[0][15].DATAIN
datain[16] => \register_fifo:fifo_data[0][16].DATAIN
datain[17] => \register_fifo:fifo_data[0][17].DATAIN
datain[18] => \register_fifo:fifo_data[0][18].DATAIN
datain[19] => \register_fifo:fifo_data[0][19].DATAIN
datain[20] => \register_fifo:fifo_data[0][20].DATAIN
datain[21] => \register_fifo:fifo_data[0][21].DATAIN
dataout[0] <= \register_fifo:fifo_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[0][16].DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= \register_fifo:fifo_data[0][17].DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= \register_fifo:fifo_data[0][18].DB_MAX_OUTPUT_PORT_TYPE
dataout[19] <= \register_fifo:fifo_data[0][19].DB_MAX_OUTPUT_PORT_TYPE
dataout[20] <= \register_fifo:fifo_data[0][20].DB_MAX_OUTPUT_PORT_TYPE
dataout[21] <= \register_fifo:fifo_data[0][21].DB_MAX_OUTPUT_PORT_TYPE


|BeamForming|CIC:proc_chain[1].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[2].integration
clk => auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.clk
reset => auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.reset
ena => auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.enable
din[0] => Add0.IN22
din[1] => Add0.IN21
din[2] => Add0.IN20
din[3] => Add0.IN19
din[4] => Add0.IN18
din[5] => Add0.IN17
din[6] => Add0.IN16
din[7] => Add0.IN15
din[8] => Add0.IN14
din[9] => Add0.IN13
din[10] => Add0.IN12
din[11] => Add0.IN11
din[12] => Add0.IN10
din[13] => Add0.IN9
din[14] => Add0.IN8
din[15] => Add0.IN7
din[16] => Add0.IN6
din[17] => Add0.IN5
din[18] => Add0.IN4
din[19] => Add0.IN3
din[20] => Add0.IN2
din[21] => Add0.IN1
dout[0] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[0]
dout[1] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[1]
dout[2] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[2]
dout[3] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[3]
dout[4] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[4]
dout[5] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[5]
dout[6] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[6]
dout[7] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[7]
dout[8] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[8]
dout[9] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[9]
dout[10] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[10]
dout[11] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[11]
dout[12] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[12]
dout[13] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[13]
dout[14] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[14]
dout[15] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[15]
dout[16] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[16]
dout[17] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[17]
dout[18] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[18]
dout[19] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[19]
dout[20] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[20]
dout[21] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[21]


|BeamForming|CIC:proc_chain[1].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
clk => \register_fifo:fifo_data[0][17].CLK
clk => \register_fifo:fifo_data[0][18].CLK
clk => \register_fifo:fifo_data[0][19].CLK
clk => \register_fifo:fifo_data[0][20].CLK
clk => \register_fifo:fifo_data[0][21].CLK
reset => \register_fifo:fifo_data[0][0].ACLR
reset => \register_fifo:fifo_data[0][1].ACLR
reset => \register_fifo:fifo_data[0][2].ACLR
reset => \register_fifo:fifo_data[0][3].ACLR
reset => \register_fifo:fifo_data[0][4].ACLR
reset => \register_fifo:fifo_data[0][5].ACLR
reset => \register_fifo:fifo_data[0][6].ACLR
reset => \register_fifo:fifo_data[0][7].ACLR
reset => \register_fifo:fifo_data[0][8].ACLR
reset => \register_fifo:fifo_data[0][9].ACLR
reset => \register_fifo:fifo_data[0][10].ACLR
reset => \register_fifo:fifo_data[0][11].ACLR
reset => \register_fifo:fifo_data[0][12].ACLR
reset => \register_fifo:fifo_data[0][13].ACLR
reset => \register_fifo:fifo_data[0][14].ACLR
reset => \register_fifo:fifo_data[0][15].ACLR
reset => \register_fifo:fifo_data[0][16].ACLR
reset => \register_fifo:fifo_data[0][17].ACLR
reset => \register_fifo:fifo_data[0][18].ACLR
reset => \register_fifo:fifo_data[0][19].ACLR
reset => \register_fifo:fifo_data[0][20].ACLR
reset => \register_fifo:fifo_data[0][21].ACLR
enable => \register_fifo:fifo_data[0][21].ENA
enable => \register_fifo:fifo_data[0][20].ENA
enable => \register_fifo:fifo_data[0][19].ENA
enable => \register_fifo:fifo_data[0][18].ENA
enable => \register_fifo:fifo_data[0][17].ENA
enable => \register_fifo:fifo_data[0][16].ENA
enable => \register_fifo:fifo_data[0][15].ENA
enable => \register_fifo:fifo_data[0][14].ENA
enable => \register_fifo:fifo_data[0][13].ENA
enable => \register_fifo:fifo_data[0][12].ENA
enable => \register_fifo:fifo_data[0][11].ENA
enable => \register_fifo:fifo_data[0][10].ENA
enable => \register_fifo:fifo_data[0][9].ENA
enable => \register_fifo:fifo_data[0][8].ENA
enable => \register_fifo:fifo_data[0][7].ENA
enable => \register_fifo:fifo_data[0][6].ENA
enable => \register_fifo:fifo_data[0][5].ENA
enable => \register_fifo:fifo_data[0][4].ENA
enable => \register_fifo:fifo_data[0][3].ENA
enable => \register_fifo:fifo_data[0][2].ENA
enable => \register_fifo:fifo_data[0][1].ENA
enable => \register_fifo:fifo_data[0][0].ENA
datain[0] => \register_fifo:fifo_data[0][0].DATAIN
datain[1] => \register_fifo:fifo_data[0][1].DATAIN
datain[2] => \register_fifo:fifo_data[0][2].DATAIN
datain[3] => \register_fifo:fifo_data[0][3].DATAIN
datain[4] => \register_fifo:fifo_data[0][4].DATAIN
datain[5] => \register_fifo:fifo_data[0][5].DATAIN
datain[6] => \register_fifo:fifo_data[0][6].DATAIN
datain[7] => \register_fifo:fifo_data[0][7].DATAIN
datain[8] => \register_fifo:fifo_data[0][8].DATAIN
datain[9] => \register_fifo:fifo_data[0][9].DATAIN
datain[10] => \register_fifo:fifo_data[0][10].DATAIN
datain[11] => \register_fifo:fifo_data[0][11].DATAIN
datain[12] => \register_fifo:fifo_data[0][12].DATAIN
datain[13] => \register_fifo:fifo_data[0][13].DATAIN
datain[14] => \register_fifo:fifo_data[0][14].DATAIN
datain[15] => \register_fifo:fifo_data[0][15].DATAIN
datain[16] => \register_fifo:fifo_data[0][16].DATAIN
datain[17] => \register_fifo:fifo_data[0][17].DATAIN
datain[18] => \register_fifo:fifo_data[0][18].DATAIN
datain[19] => \register_fifo:fifo_data[0][19].DATAIN
datain[20] => \register_fifo:fifo_data[0][20].DATAIN
datain[21] => \register_fifo:fifo_data[0][21].DATAIN
dataout[0] <= \register_fifo:fifo_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[0][16].DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= \register_fifo:fifo_data[0][17].DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= \register_fifo:fifo_data[0][18].DB_MAX_OUTPUT_PORT_TYPE
dataout[19] <= \register_fifo:fifo_data[0][19].DB_MAX_OUTPUT_PORT_TYPE
dataout[20] <= \register_fifo:fifo_data[0][20].DB_MAX_OUTPUT_PORT_TYPE
dataout[21] <= \register_fifo:fifo_data[0][21].DB_MAX_OUTPUT_PORT_TYPE


|BeamForming|CIC:proc_chain[1].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[3].integration
clk => auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.clk
reset => auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.reset
ena => auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.enable
din[0] => Add0.IN22
din[1] => Add0.IN21
din[2] => Add0.IN20
din[3] => Add0.IN19
din[4] => Add0.IN18
din[5] => Add0.IN17
din[6] => Add0.IN16
din[7] => Add0.IN15
din[8] => Add0.IN14
din[9] => Add0.IN13
din[10] => Add0.IN12
din[11] => Add0.IN11
din[12] => Add0.IN10
din[13] => Add0.IN9
din[14] => Add0.IN8
din[15] => Add0.IN7
din[16] => Add0.IN6
din[17] => Add0.IN5
din[18] => Add0.IN4
din[19] => Add0.IN3
din[20] => Add0.IN2
din[21] => Add0.IN1
dout[0] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[0]
dout[1] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[1]
dout[2] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[2]
dout[3] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[3]
dout[4] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[4]
dout[5] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[5]
dout[6] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[6]
dout[7] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[7]
dout[8] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[8]
dout[9] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[9]
dout[10] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[10]
dout[11] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[11]
dout[12] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[12]
dout[13] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[13]
dout[14] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[14]
dout[15] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[15]
dout[16] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[16]
dout[17] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[17]
dout[18] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[18]
dout[19] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[19]
dout[20] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[20]
dout[21] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[21]


|BeamForming|CIC:proc_chain[1].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[3].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
clk => \register_fifo:fifo_data[0][17].CLK
clk => \register_fifo:fifo_data[0][18].CLK
clk => \register_fifo:fifo_data[0][19].CLK
clk => \register_fifo:fifo_data[0][20].CLK
clk => \register_fifo:fifo_data[0][21].CLK
reset => \register_fifo:fifo_data[0][0].ACLR
reset => \register_fifo:fifo_data[0][1].ACLR
reset => \register_fifo:fifo_data[0][2].ACLR
reset => \register_fifo:fifo_data[0][3].ACLR
reset => \register_fifo:fifo_data[0][4].ACLR
reset => \register_fifo:fifo_data[0][5].ACLR
reset => \register_fifo:fifo_data[0][6].ACLR
reset => \register_fifo:fifo_data[0][7].ACLR
reset => \register_fifo:fifo_data[0][8].ACLR
reset => \register_fifo:fifo_data[0][9].ACLR
reset => \register_fifo:fifo_data[0][10].ACLR
reset => \register_fifo:fifo_data[0][11].ACLR
reset => \register_fifo:fifo_data[0][12].ACLR
reset => \register_fifo:fifo_data[0][13].ACLR
reset => \register_fifo:fifo_data[0][14].ACLR
reset => \register_fifo:fifo_data[0][15].ACLR
reset => \register_fifo:fifo_data[0][16].ACLR
reset => \register_fifo:fifo_data[0][17].ACLR
reset => \register_fifo:fifo_data[0][18].ACLR
reset => \register_fifo:fifo_data[0][19].ACLR
reset => \register_fifo:fifo_data[0][20].ACLR
reset => \register_fifo:fifo_data[0][21].ACLR
enable => \register_fifo:fifo_data[0][21].ENA
enable => \register_fifo:fifo_data[0][20].ENA
enable => \register_fifo:fifo_data[0][19].ENA
enable => \register_fifo:fifo_data[0][18].ENA
enable => \register_fifo:fifo_data[0][17].ENA
enable => \register_fifo:fifo_data[0][16].ENA
enable => \register_fifo:fifo_data[0][15].ENA
enable => \register_fifo:fifo_data[0][14].ENA
enable => \register_fifo:fifo_data[0][13].ENA
enable => \register_fifo:fifo_data[0][12].ENA
enable => \register_fifo:fifo_data[0][11].ENA
enable => \register_fifo:fifo_data[0][10].ENA
enable => \register_fifo:fifo_data[0][9].ENA
enable => \register_fifo:fifo_data[0][8].ENA
enable => \register_fifo:fifo_data[0][7].ENA
enable => \register_fifo:fifo_data[0][6].ENA
enable => \register_fifo:fifo_data[0][5].ENA
enable => \register_fifo:fifo_data[0][4].ENA
enable => \register_fifo:fifo_data[0][3].ENA
enable => \register_fifo:fifo_data[0][2].ENA
enable => \register_fifo:fifo_data[0][1].ENA
enable => \register_fifo:fifo_data[0][0].ENA
datain[0] => \register_fifo:fifo_data[0][0].DATAIN
datain[1] => \register_fifo:fifo_data[0][1].DATAIN
datain[2] => \register_fifo:fifo_data[0][2].DATAIN
datain[3] => \register_fifo:fifo_data[0][3].DATAIN
datain[4] => \register_fifo:fifo_data[0][4].DATAIN
datain[5] => \register_fifo:fifo_data[0][5].DATAIN
datain[6] => \register_fifo:fifo_data[0][6].DATAIN
datain[7] => \register_fifo:fifo_data[0][7].DATAIN
datain[8] => \register_fifo:fifo_data[0][8].DATAIN
datain[9] => \register_fifo:fifo_data[0][9].DATAIN
datain[10] => \register_fifo:fifo_data[0][10].DATAIN
datain[11] => \register_fifo:fifo_data[0][11].DATAIN
datain[12] => \register_fifo:fifo_data[0][12].DATAIN
datain[13] => \register_fifo:fifo_data[0][13].DATAIN
datain[14] => \register_fifo:fifo_data[0][14].DATAIN
datain[15] => \register_fifo:fifo_data[0][15].DATAIN
datain[16] => \register_fifo:fifo_data[0][16].DATAIN
datain[17] => \register_fifo:fifo_data[0][17].DATAIN
datain[18] => \register_fifo:fifo_data[0][18].DATAIN
datain[19] => \register_fifo:fifo_data[0][19].DATAIN
datain[20] => \register_fifo:fifo_data[0][20].DATAIN
datain[21] => \register_fifo:fifo_data[0][21].DATAIN
dataout[0] <= \register_fifo:fifo_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[0][16].DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= \register_fifo:fifo_data[0][17].DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= \register_fifo:fifo_data[0][18].DB_MAX_OUTPUT_PORT_TYPE
dataout[19] <= \register_fifo:fifo_data[0][19].DB_MAX_OUTPUT_PORT_TYPE
dataout[20] <= \register_fifo:fifo_data[0][20].DB_MAX_OUTPUT_PORT_TYPE
dataout[21] <= \register_fifo:fifo_data[0][21].DB_MAX_OUTPUT_PORT_TYPE


|BeamForming|CIC:proc_chain[1].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_downsample:vrc_en_0.first_dsample
clk => clk.IN2
ena => ena.IN1
reset => reset.IN2
din[0] => dout[0].DATAIN
din[1] => dout[1].DATAIN
din[2] => dout[2].DATAIN
din[3] => dout[3].DATAIN
din[4] => dout[4].DATAIN
din[5] => dout[5].DATAIN
din[6] => dout[6].DATAIN
din[7] => dout[7].DATAIN
din[8] => dout[8].DATAIN
din[9] => dout[9].DATAIN
din[10] => dout[10].DATAIN
din[11] => dout[11].DATAIN
din[12] => dout[12].DATAIN
din[13] => dout[13].DATAIN
din[14] => dout[14].DATAIN
din[15] => dout[15].DATAIN
din[16] => dout[16].DATAIN
din[17] => dout[17].DATAIN
din[18] => dout[18].DATAIN
din[19] => dout[19].DATAIN
din[20] => dout[20].DATAIN
din[21] => dout[21].DATAIN
dout[0] <= din[0].DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= din[1].DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= din[2].DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= din[3].DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= din[4].DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= din[5].DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= din[6].DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= din[7].DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= din[8].DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= din[9].DB_MAX_OUTPUT_PORT_TYPE
dout[10] <= din[10].DB_MAX_OUTPUT_PORT_TYPE
dout[11] <= din[11].DB_MAX_OUTPUT_PORT_TYPE
dout[12] <= din[12].DB_MAX_OUTPUT_PORT_TYPE
dout[13] <= din[13].DB_MAX_OUTPUT_PORT_TYPE
dout[14] <= din[14].DB_MAX_OUTPUT_PORT_TYPE
dout[15] <= din[15].DB_MAX_OUTPUT_PORT_TYPE
dout[16] <= din[16].DB_MAX_OUTPUT_PORT_TYPE
dout[17] <= din[17].DB_MAX_OUTPUT_PORT_TYPE
dout[18] <= din[18].DB_MAX_OUTPUT_PORT_TYPE
dout[19] <= din[19].DB_MAX_OUTPUT_PORT_TYPE
dout[20] <= din[20].DB_MAX_OUTPUT_PORT_TYPE
dout[21] <= din[21].DB_MAX_OUTPUT_PORT_TYPE
dout_valid <= dout_valid.DB_MAX_OUTPUT_PORT_TYPE


|BeamForming|CIC:proc_chain[1].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_downsample:vrc_en_0.first_dsample|counter_module:counter_fs_inst
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => count[5].CLK
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
counter_max[0] => Equal0.IN5
counter_max[1] => Equal0.IN4
counter_max[2] => Equal0.IN3
counter_max[3] => Equal0.IN2
counter_max[4] => Equal0.IN1
counter_max[5] => Equal0.IN0
counter_out[0] <= count[0].DB_MAX_OUTPUT_PORT_TYPE
counter_out[1] <= count[1].DB_MAX_OUTPUT_PORT_TYPE
counter_out[2] <= count[2].DB_MAX_OUTPUT_PORT_TYPE
counter_out[3] <= count[3].DB_MAX_OUTPUT_PORT_TYPE
counter_out[4] <= count[4].DB_MAX_OUTPUT_PORT_TYPE
counter_out[5] <= count[5].DB_MAX_OUTPUT_PORT_TYPE


|BeamForming|CIC:proc_chain[1].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_downsample:vrc_en_0.first_dsample|counter_module:counter_ch_inst
clk => count[0].CLK
clken => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
counter_max[0] => always0.IN1
counter_out[0] <= count[0].DB_MAX_OUTPUT_PORT_TYPE


|BeamForming|CIC:proc_chain[1].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator
clk => scfifo:buffer_FIFO.clock
data[0] => scfifo:buffer_FIFO.data[0]
data[1] => scfifo:buffer_FIFO.data[1]
data[2] => scfifo:buffer_FIFO.data[2]
data[3] => scfifo:buffer_FIFO.data[3]
data[4] => scfifo:buffer_FIFO.data[4]
data[5] => scfifo:buffer_FIFO.data[5]
data[6] => scfifo:buffer_FIFO.data[6]
data[7] => scfifo:buffer_FIFO.data[7]
data[8] => scfifo:buffer_FIFO.data[8]
data[9] => scfifo:buffer_FIFO.data[9]
data[10] => scfifo:buffer_FIFO.data[10]
data[11] => scfifo:buffer_FIFO.data[11]
data[12] => scfifo:buffer_FIFO.data[12]
data[13] => scfifo:buffer_FIFO.data[13]
data[14] => scfifo:buffer_FIFO.data[14]
data[15] => scfifo:buffer_FIFO.data[15]
data[16] => scfifo:buffer_FIFO.data[16]
data[17] => scfifo:buffer_FIFO.data[17]
data[18] => scfifo:buffer_FIFO.data[18]
data[19] => scfifo:buffer_FIFO.data[19]
data[20] => scfifo:buffer_FIFO.data[20]
data[21] => scfifo:buffer_FIFO.data[21]
clr => scfifo:buffer_FIFO.sclr
wrreq => scfifo:buffer_FIFO.wrreq
rdreq => scfifo:buffer_FIFO.rdreq
q[0] <= scfifo:buffer_FIFO.q[0]
q[1] <= scfifo:buffer_FIFO.q[1]
q[2] <= scfifo:buffer_FIFO.q[2]
q[3] <= scfifo:buffer_FIFO.q[3]
q[4] <= scfifo:buffer_FIFO.q[4]
q[5] <= scfifo:buffer_FIFO.q[5]
q[6] <= scfifo:buffer_FIFO.q[6]
q[7] <= scfifo:buffer_FIFO.q[7]
q[8] <= scfifo:buffer_FIFO.q[8]
q[9] <= scfifo:buffer_FIFO.q[9]
q[10] <= scfifo:buffer_FIFO.q[10]
q[11] <= scfifo:buffer_FIFO.q[11]
q[12] <= scfifo:buffer_FIFO.q[12]
q[13] <= scfifo:buffer_FIFO.q[13]
q[14] <= scfifo:buffer_FIFO.q[14]
q[15] <= scfifo:buffer_FIFO.q[15]
q[16] <= scfifo:buffer_FIFO.q[16]
q[17] <= scfifo:buffer_FIFO.q[17]
q[18] <= scfifo:buffer_FIFO.q[18]
q[19] <= scfifo:buffer_FIFO.q[19]
q[20] <= scfifo:buffer_FIFO.q[20]
q[21] <= scfifo:buffer_FIFO.q[21]


|BeamForming|CIC:proc_chain[1].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO
data[0] => scfifo_gm51:auto_generated.data[0]
data[1] => scfifo_gm51:auto_generated.data[1]
data[2] => scfifo_gm51:auto_generated.data[2]
data[3] => scfifo_gm51:auto_generated.data[3]
data[4] => scfifo_gm51:auto_generated.data[4]
data[5] => scfifo_gm51:auto_generated.data[5]
data[6] => scfifo_gm51:auto_generated.data[6]
data[7] => scfifo_gm51:auto_generated.data[7]
data[8] => scfifo_gm51:auto_generated.data[8]
data[9] => scfifo_gm51:auto_generated.data[9]
data[10] => scfifo_gm51:auto_generated.data[10]
data[11] => scfifo_gm51:auto_generated.data[11]
data[12] => scfifo_gm51:auto_generated.data[12]
data[13] => scfifo_gm51:auto_generated.data[13]
data[14] => scfifo_gm51:auto_generated.data[14]
data[15] => scfifo_gm51:auto_generated.data[15]
data[16] => scfifo_gm51:auto_generated.data[16]
data[17] => scfifo_gm51:auto_generated.data[17]
data[18] => scfifo_gm51:auto_generated.data[18]
data[19] => scfifo_gm51:auto_generated.data[19]
data[20] => scfifo_gm51:auto_generated.data[20]
data[21] => scfifo_gm51:auto_generated.data[21]
q[0] <= scfifo_gm51:auto_generated.q[0]
q[1] <= scfifo_gm51:auto_generated.q[1]
q[2] <= scfifo_gm51:auto_generated.q[2]
q[3] <= scfifo_gm51:auto_generated.q[3]
q[4] <= scfifo_gm51:auto_generated.q[4]
q[5] <= scfifo_gm51:auto_generated.q[5]
q[6] <= scfifo_gm51:auto_generated.q[6]
q[7] <= scfifo_gm51:auto_generated.q[7]
q[8] <= scfifo_gm51:auto_generated.q[8]
q[9] <= scfifo_gm51:auto_generated.q[9]
q[10] <= scfifo_gm51:auto_generated.q[10]
q[11] <= scfifo_gm51:auto_generated.q[11]
q[12] <= scfifo_gm51:auto_generated.q[12]
q[13] <= scfifo_gm51:auto_generated.q[13]
q[14] <= scfifo_gm51:auto_generated.q[14]
q[15] <= scfifo_gm51:auto_generated.q[15]
q[16] <= scfifo_gm51:auto_generated.q[16]
q[17] <= scfifo_gm51:auto_generated.q[17]
q[18] <= scfifo_gm51:auto_generated.q[18]
q[19] <= scfifo_gm51:auto_generated.q[19]
q[20] <= scfifo_gm51:auto_generated.q[20]
q[21] <= scfifo_gm51:auto_generated.q[21]
wrreq => scfifo_gm51:auto_generated.wrreq
rdreq => scfifo_gm51:auto_generated.rdreq
clock => scfifo_gm51:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => scfifo_gm51:auto_generated.sclr
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= <GND>
full <= <GND>
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= <GND>
usedw[1] <= <GND>


|BeamForming|CIC:proc_chain[1].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_gm51:auto_generated
clock => a_dpfifo_rju:dpfifo.clock
data[0] => a_dpfifo_rju:dpfifo.data[0]
data[1] => a_dpfifo_rju:dpfifo.data[1]
data[2] => a_dpfifo_rju:dpfifo.data[2]
data[3] => a_dpfifo_rju:dpfifo.data[3]
data[4] => a_dpfifo_rju:dpfifo.data[4]
data[5] => a_dpfifo_rju:dpfifo.data[5]
data[6] => a_dpfifo_rju:dpfifo.data[6]
data[7] => a_dpfifo_rju:dpfifo.data[7]
data[8] => a_dpfifo_rju:dpfifo.data[8]
data[9] => a_dpfifo_rju:dpfifo.data[9]
data[10] => a_dpfifo_rju:dpfifo.data[10]
data[11] => a_dpfifo_rju:dpfifo.data[11]
data[12] => a_dpfifo_rju:dpfifo.data[12]
data[13] => a_dpfifo_rju:dpfifo.data[13]
data[14] => a_dpfifo_rju:dpfifo.data[14]
data[15] => a_dpfifo_rju:dpfifo.data[15]
data[16] => a_dpfifo_rju:dpfifo.data[16]
data[17] => a_dpfifo_rju:dpfifo.data[17]
data[18] => a_dpfifo_rju:dpfifo.data[18]
data[19] => a_dpfifo_rju:dpfifo.data[19]
data[20] => a_dpfifo_rju:dpfifo.data[20]
data[21] => a_dpfifo_rju:dpfifo.data[21]
q[0] <= a_dpfifo_rju:dpfifo.q[0]
q[1] <= a_dpfifo_rju:dpfifo.q[1]
q[2] <= a_dpfifo_rju:dpfifo.q[2]
q[3] <= a_dpfifo_rju:dpfifo.q[3]
q[4] <= a_dpfifo_rju:dpfifo.q[4]
q[5] <= a_dpfifo_rju:dpfifo.q[5]
q[6] <= a_dpfifo_rju:dpfifo.q[6]
q[7] <= a_dpfifo_rju:dpfifo.q[7]
q[8] <= a_dpfifo_rju:dpfifo.q[8]
q[9] <= a_dpfifo_rju:dpfifo.q[9]
q[10] <= a_dpfifo_rju:dpfifo.q[10]
q[11] <= a_dpfifo_rju:dpfifo.q[11]
q[12] <= a_dpfifo_rju:dpfifo.q[12]
q[13] <= a_dpfifo_rju:dpfifo.q[13]
q[14] <= a_dpfifo_rju:dpfifo.q[14]
q[15] <= a_dpfifo_rju:dpfifo.q[15]
q[16] <= a_dpfifo_rju:dpfifo.q[16]
q[17] <= a_dpfifo_rju:dpfifo.q[17]
q[18] <= a_dpfifo_rju:dpfifo.q[18]
q[19] <= a_dpfifo_rju:dpfifo.q[19]
q[20] <= a_dpfifo_rju:dpfifo.q[20]
q[21] <= a_dpfifo_rju:dpfifo.q[21]
rdreq => a_dpfifo_rju:dpfifo.rreq
sclr => a_dpfifo_rju:dpfifo.sclr
wrreq => a_dpfifo_rju:dpfifo.wreq


|BeamForming|CIC:proc_chain[1].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_gm51:auto_generated|a_dpfifo_rju:dpfifo
clock => altsyncram_17h1:FIFOram.clock0
clock => altsyncram_17h1:FIFOram.clock1
clock => cntr_q9b:rd_ptr_msb.clock
clock => cntr_7a7:usedw_counter.clock
clock => cntr_r9b:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => wrreq_delay.CLK
data[0] => altsyncram_17h1:FIFOram.data_a[0]
data[1] => altsyncram_17h1:FIFOram.data_a[1]
data[2] => altsyncram_17h1:FIFOram.data_a[2]
data[3] => altsyncram_17h1:FIFOram.data_a[3]
data[4] => altsyncram_17h1:FIFOram.data_a[4]
data[5] => altsyncram_17h1:FIFOram.data_a[5]
data[6] => altsyncram_17h1:FIFOram.data_a[6]
data[7] => altsyncram_17h1:FIFOram.data_a[7]
data[8] => altsyncram_17h1:FIFOram.data_a[8]
data[9] => altsyncram_17h1:FIFOram.data_a[9]
data[10] => altsyncram_17h1:FIFOram.data_a[10]
data[11] => altsyncram_17h1:FIFOram.data_a[11]
data[12] => altsyncram_17h1:FIFOram.data_a[12]
data[13] => altsyncram_17h1:FIFOram.data_a[13]
data[14] => altsyncram_17h1:FIFOram.data_a[14]
data[15] => altsyncram_17h1:FIFOram.data_a[15]
data[16] => altsyncram_17h1:FIFOram.data_a[16]
data[17] => altsyncram_17h1:FIFOram.data_a[17]
data[18] => altsyncram_17h1:FIFOram.data_a[18]
data[19] => altsyncram_17h1:FIFOram.data_a[19]
data[20] => altsyncram_17h1:FIFOram.data_a[20]
data[21] => altsyncram_17h1:FIFOram.data_a[21]
q[0] <= altsyncram_17h1:FIFOram.q_b[0]
q[1] <= altsyncram_17h1:FIFOram.q_b[1]
q[2] <= altsyncram_17h1:FIFOram.q_b[2]
q[3] <= altsyncram_17h1:FIFOram.q_b[3]
q[4] <= altsyncram_17h1:FIFOram.q_b[4]
q[5] <= altsyncram_17h1:FIFOram.q_b[5]
q[6] <= altsyncram_17h1:FIFOram.q_b[6]
q[7] <= altsyncram_17h1:FIFOram.q_b[7]
q[8] <= altsyncram_17h1:FIFOram.q_b[8]
q[9] <= altsyncram_17h1:FIFOram.q_b[9]
q[10] <= altsyncram_17h1:FIFOram.q_b[10]
q[11] <= altsyncram_17h1:FIFOram.q_b[11]
q[12] <= altsyncram_17h1:FIFOram.q_b[12]
q[13] <= altsyncram_17h1:FIFOram.q_b[13]
q[14] <= altsyncram_17h1:FIFOram.q_b[14]
q[15] <= altsyncram_17h1:FIFOram.q_b[15]
q[16] <= altsyncram_17h1:FIFOram.q_b[16]
q[17] <= altsyncram_17h1:FIFOram.q_b[17]
q[18] <= altsyncram_17h1:FIFOram.q_b[18]
q[19] <= altsyncram_17h1:FIFOram.q_b[19]
q[20] <= altsyncram_17h1:FIFOram.q_b[20]
q[21] <= altsyncram_17h1:FIFOram.q_b[21]
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => cntr_q9b:rd_ptr_msb.sclr
sclr => cntr_7a7:usedw_counter.sclr
sclr => cntr_r9b:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
wreq => valid_wreq.IN0


|BeamForming|CIC:proc_chain[1].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_gm51:auto_generated|a_dpfifo_rju:dpfifo|altsyncram_17h1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
clocken1 => ram_block1a9.ENA1
clocken1 => ram_block1a10.ENA1
clocken1 => ram_block1a11.ENA1
clocken1 => ram_block1a12.ENA1
clocken1 => ram_block1a13.ENA1
clocken1 => ram_block1a14.ENA1
clocken1 => ram_block1a15.ENA1
clocken1 => ram_block1a16.ENA1
clocken1 => ram_block1a17.ENA1
clocken1 => ram_block1a18.ENA1
clocken1 => ram_block1a19.ENA1
clocken1 => ram_block1a20.ENA1
clocken1 => ram_block1a21.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE


|BeamForming|CIC:proc_chain[1].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_gm51:auto_generated|a_dpfifo_rju:dpfifo|cmpr_fs8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => aneb_result_wire[0].IN0
dataa[1] => aneb_result_wire[0].IN0
datab[0] => aneb_result_wire[0].IN1
datab[1] => aneb_result_wire[0].IN1


|BeamForming|CIC:proc_chain[1].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_gm51:auto_generated|a_dpfifo_rju:dpfifo|cmpr_fs8:two_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => aneb_result_wire[0].IN0
dataa[1] => aneb_result_wire[0].IN0
datab[0] => aneb_result_wire[0].IN1
datab[1] => aneb_result_wire[0].IN1


|BeamForming|CIC:proc_chain[1].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_gm51:auto_generated|a_dpfifo_rju:dpfifo|cntr_q9b:rd_ptr_msb
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|BeamForming|CIC:proc_chain[1].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_gm51:auto_generated|a_dpfifo_rju:dpfifo|cntr_7a7:usedw_counter
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB


|BeamForming|CIC:proc_chain[1].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_gm51:auto_generated|a_dpfifo_rju:dpfifo|cntr_r9b:wr_ptr
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|BeamForming|CIC:proc_chain[1].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:latency_cnt_inst
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
counter_max[0] => Equal0.IN3
counter_max[1] => Equal0.IN2
counter_max[2] => Equal0.IN1
counter_max[3] => Equal0.IN0
counter_out[0] <= count[0].DB_MAX_OUTPUT_PORT_TYPE
counter_out[1] <= count[1].DB_MAX_OUTPUT_PORT_TYPE
counter_out[2] <= count[2].DB_MAX_OUTPUT_PORT_TYPE
counter_out[3] <= count[3].DB_MAX_OUTPUT_PORT_TYPE


|BeamForming|CIC:proc_chain[1].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:channel_out_int_inst
clk => count[0].CLK
clk => count[-1].CLK
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
counter_max[0] => Equal0.IN1
counter_max[-1] => Equal0.IN0
counter_out[0] <= count[0].DB_MAX_OUTPUT_PORT_TYPE
counter_out[-1] <= count[-1].DB_MAX_OUTPUT_PORT_TYPE


|BeamForming|CIC:proc_chain[1].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:rate_cnt_inst
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => count[5].CLK
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
counter_max[0] => Equal0.IN5
counter_max[1] => Equal0.IN4
counter_max[2] => Equal0.IN3
counter_max[3] => Equal0.IN2
counter_max[4] => Equal0.IN1
counter_max[5] => Equal0.IN0
counter_out[0] <= count[0].DB_MAX_OUTPUT_PORT_TYPE
counter_out[1] <= count[1].DB_MAX_OUTPUT_PORT_TYPE
counter_out[2] <= count[2].DB_MAX_OUTPUT_PORT_TYPE
counter_out[3] <= count[3].DB_MAX_OUTPUT_PORT_TYPE
counter_out[4] <= count[4].DB_MAX_OUTPUT_PORT_TYPE
counter_out[5] <= count[5].DB_MAX_OUTPUT_PORT_TYPE


|BeamForming|CIC:proc_chain[1].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[0].auk_dsp_diff
clk => auk_dspip_delay:glogic:u0.clk
clk => dout_valid~reg0.CLK
clk => dout[0]~reg0.CLK
clk => dout[1]~reg0.CLK
clk => dout[2]~reg0.CLK
clk => dout[3]~reg0.CLK
clk => dout[4]~reg0.CLK
clk => dout[5]~reg0.CLK
clk => dout[6]~reg0.CLK
clk => dout[7]~reg0.CLK
clk => dout[8]~reg0.CLK
clk => dout[9]~reg0.CLK
clk => dout[10]~reg0.CLK
clk => dout[11]~reg0.CLK
clk => dout[12]~reg0.CLK
clk => dout[13]~reg0.CLK
clk => dout[14]~reg0.CLK
clk => dout[15]~reg0.CLK
clk => dout[16]~reg0.CLK
clk => dout[17]~reg0.CLK
clk => dout[18]~reg0.CLK
clk => dout[19]~reg0.CLK
clk => dout[20]~reg0.CLK
clk => dout[21]~reg0.CLK
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout_valid.OUTPUTSELECT
reset => auk_dspip_delay:glogic:u0.reset
ena => ena_and_valid.IN0
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout_valid.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout_valid.DATAB
din_valid => ena_and_valid.IN1
din[0] => Add0.IN44
din[0] => auk_dspip_delay:glogic:u0.datain[0]
din[1] => Add0.IN43
din[1] => auk_dspip_delay:glogic:u0.datain[1]
din[2] => Add0.IN42
din[2] => auk_dspip_delay:glogic:u0.datain[2]
din[3] => Add0.IN41
din[3] => auk_dspip_delay:glogic:u0.datain[3]
din[4] => Add0.IN40
din[4] => auk_dspip_delay:glogic:u0.datain[4]
din[5] => Add0.IN39
din[5] => auk_dspip_delay:glogic:u0.datain[5]
din[6] => Add0.IN38
din[6] => auk_dspip_delay:glogic:u0.datain[6]
din[7] => Add0.IN37
din[7] => auk_dspip_delay:glogic:u0.datain[7]
din[8] => Add0.IN36
din[8] => auk_dspip_delay:glogic:u0.datain[8]
din[9] => Add0.IN35
din[9] => auk_dspip_delay:glogic:u0.datain[9]
din[10] => Add0.IN34
din[10] => auk_dspip_delay:glogic:u0.datain[10]
din[11] => Add0.IN33
din[11] => auk_dspip_delay:glogic:u0.datain[11]
din[12] => Add0.IN32
din[12] => auk_dspip_delay:glogic:u0.datain[12]
din[13] => Add0.IN31
din[13] => auk_dspip_delay:glogic:u0.datain[13]
din[14] => Add0.IN30
din[14] => auk_dspip_delay:glogic:u0.datain[14]
din[15] => Add0.IN29
din[15] => auk_dspip_delay:glogic:u0.datain[15]
din[16] => Add0.IN28
din[16] => auk_dspip_delay:glogic:u0.datain[16]
din[17] => Add0.IN27
din[17] => auk_dspip_delay:glogic:u0.datain[17]
din[18] => Add0.IN26
din[18] => auk_dspip_delay:glogic:u0.datain[18]
din[19] => Add0.IN25
din[19] => auk_dspip_delay:glogic:u0.datain[19]
din[20] => Add0.IN24
din[20] => auk_dspip_delay:glogic:u0.datain[20]
din[21] => Add0.IN23
din[21] => auk_dspip_delay:glogic:u0.datain[21]
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= dout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= dout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[10] <= dout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[11] <= dout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[12] <= dout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[13] <= dout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[14] <= dout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[15] <= dout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[16] <= dout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[17] <= dout[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[18] <= dout[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[19] <= dout[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[20] <= dout[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[21] <= dout[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout_valid <= dout_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE


|BeamForming|CIC:proc_chain[1].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
clk => \register_fifo:fifo_data[0][17].CLK
clk => \register_fifo:fifo_data[0][18].CLK
clk => \register_fifo:fifo_data[0][19].CLK
clk => \register_fifo:fifo_data[0][20].CLK
clk => \register_fifo:fifo_data[0][21].CLK
reset => \register_fifo:fifo_data[0][0].ACLR
reset => \register_fifo:fifo_data[0][1].ACLR
reset => \register_fifo:fifo_data[0][2].ACLR
reset => \register_fifo:fifo_data[0][3].ACLR
reset => \register_fifo:fifo_data[0][4].ACLR
reset => \register_fifo:fifo_data[0][5].ACLR
reset => \register_fifo:fifo_data[0][6].ACLR
reset => \register_fifo:fifo_data[0][7].ACLR
reset => \register_fifo:fifo_data[0][8].ACLR
reset => \register_fifo:fifo_data[0][9].ACLR
reset => \register_fifo:fifo_data[0][10].ACLR
reset => \register_fifo:fifo_data[0][11].ACLR
reset => \register_fifo:fifo_data[0][12].ACLR
reset => \register_fifo:fifo_data[0][13].ACLR
reset => \register_fifo:fifo_data[0][14].ACLR
reset => \register_fifo:fifo_data[0][15].ACLR
reset => \register_fifo:fifo_data[0][16].ACLR
reset => \register_fifo:fifo_data[0][17].ACLR
reset => \register_fifo:fifo_data[0][18].ACLR
reset => \register_fifo:fifo_data[0][19].ACLR
reset => \register_fifo:fifo_data[0][20].ACLR
reset => \register_fifo:fifo_data[0][21].ACLR
enable => \register_fifo:fifo_data[0][21].ENA
enable => \register_fifo:fifo_data[0][20].ENA
enable => \register_fifo:fifo_data[0][19].ENA
enable => \register_fifo:fifo_data[0][18].ENA
enable => \register_fifo:fifo_data[0][17].ENA
enable => \register_fifo:fifo_data[0][16].ENA
enable => \register_fifo:fifo_data[0][15].ENA
enable => \register_fifo:fifo_data[0][14].ENA
enable => \register_fifo:fifo_data[0][13].ENA
enable => \register_fifo:fifo_data[0][12].ENA
enable => \register_fifo:fifo_data[0][11].ENA
enable => \register_fifo:fifo_data[0][10].ENA
enable => \register_fifo:fifo_data[0][9].ENA
enable => \register_fifo:fifo_data[0][8].ENA
enable => \register_fifo:fifo_data[0][7].ENA
enable => \register_fifo:fifo_data[0][6].ENA
enable => \register_fifo:fifo_data[0][5].ENA
enable => \register_fifo:fifo_data[0][4].ENA
enable => \register_fifo:fifo_data[0][3].ENA
enable => \register_fifo:fifo_data[0][2].ENA
enable => \register_fifo:fifo_data[0][1].ENA
enable => \register_fifo:fifo_data[0][0].ENA
datain[0] => \register_fifo:fifo_data[0][0].DATAIN
datain[1] => \register_fifo:fifo_data[0][1].DATAIN
datain[2] => \register_fifo:fifo_data[0][2].DATAIN
datain[3] => \register_fifo:fifo_data[0][3].DATAIN
datain[4] => \register_fifo:fifo_data[0][4].DATAIN
datain[5] => \register_fifo:fifo_data[0][5].DATAIN
datain[6] => \register_fifo:fifo_data[0][6].DATAIN
datain[7] => \register_fifo:fifo_data[0][7].DATAIN
datain[8] => \register_fifo:fifo_data[0][8].DATAIN
datain[9] => \register_fifo:fifo_data[0][9].DATAIN
datain[10] => \register_fifo:fifo_data[0][10].DATAIN
datain[11] => \register_fifo:fifo_data[0][11].DATAIN
datain[12] => \register_fifo:fifo_data[0][12].DATAIN
datain[13] => \register_fifo:fifo_data[0][13].DATAIN
datain[14] => \register_fifo:fifo_data[0][14].DATAIN
datain[15] => \register_fifo:fifo_data[0][15].DATAIN
datain[16] => \register_fifo:fifo_data[0][16].DATAIN
datain[17] => \register_fifo:fifo_data[0][17].DATAIN
datain[18] => \register_fifo:fifo_data[0][18].DATAIN
datain[19] => \register_fifo:fifo_data[0][19].DATAIN
datain[20] => \register_fifo:fifo_data[0][20].DATAIN
datain[21] => \register_fifo:fifo_data[0][21].DATAIN
dataout[0] <= \register_fifo:fifo_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[0][16].DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= \register_fifo:fifo_data[0][17].DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= \register_fifo:fifo_data[0][18].DB_MAX_OUTPUT_PORT_TYPE
dataout[19] <= \register_fifo:fifo_data[0][19].DB_MAX_OUTPUT_PORT_TYPE
dataout[20] <= \register_fifo:fifo_data[0][20].DB_MAX_OUTPUT_PORT_TYPE
dataout[21] <= \register_fifo:fifo_data[0][21].DB_MAX_OUTPUT_PORT_TYPE


|BeamForming|CIC:proc_chain[1].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[1].auk_dsp_diff
clk => auk_dspip_delay:glogic:u0.clk
clk => dout_valid~reg0.CLK
clk => dout[0]~reg0.CLK
clk => dout[1]~reg0.CLK
clk => dout[2]~reg0.CLK
clk => dout[3]~reg0.CLK
clk => dout[4]~reg0.CLK
clk => dout[5]~reg0.CLK
clk => dout[6]~reg0.CLK
clk => dout[7]~reg0.CLK
clk => dout[8]~reg0.CLK
clk => dout[9]~reg0.CLK
clk => dout[10]~reg0.CLK
clk => dout[11]~reg0.CLK
clk => dout[12]~reg0.CLK
clk => dout[13]~reg0.CLK
clk => dout[14]~reg0.CLK
clk => dout[15]~reg0.CLK
clk => dout[16]~reg0.CLK
clk => dout[17]~reg0.CLK
clk => dout[18]~reg0.CLK
clk => dout[19]~reg0.CLK
clk => dout[20]~reg0.CLK
clk => dout[21]~reg0.CLK
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout_valid.OUTPUTSELECT
reset => auk_dspip_delay:glogic:u0.reset
ena => ena_and_valid.IN0
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout_valid.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout_valid.DATAB
din_valid => ena_and_valid.IN1
din[0] => Add0.IN44
din[0] => auk_dspip_delay:glogic:u0.datain[0]
din[1] => Add0.IN43
din[1] => auk_dspip_delay:glogic:u0.datain[1]
din[2] => Add0.IN42
din[2] => auk_dspip_delay:glogic:u0.datain[2]
din[3] => Add0.IN41
din[3] => auk_dspip_delay:glogic:u0.datain[3]
din[4] => Add0.IN40
din[4] => auk_dspip_delay:glogic:u0.datain[4]
din[5] => Add0.IN39
din[5] => auk_dspip_delay:glogic:u0.datain[5]
din[6] => Add0.IN38
din[6] => auk_dspip_delay:glogic:u0.datain[6]
din[7] => Add0.IN37
din[7] => auk_dspip_delay:glogic:u0.datain[7]
din[8] => Add0.IN36
din[8] => auk_dspip_delay:glogic:u0.datain[8]
din[9] => Add0.IN35
din[9] => auk_dspip_delay:glogic:u0.datain[9]
din[10] => Add0.IN34
din[10] => auk_dspip_delay:glogic:u0.datain[10]
din[11] => Add0.IN33
din[11] => auk_dspip_delay:glogic:u0.datain[11]
din[12] => Add0.IN32
din[12] => auk_dspip_delay:glogic:u0.datain[12]
din[13] => Add0.IN31
din[13] => auk_dspip_delay:glogic:u0.datain[13]
din[14] => Add0.IN30
din[14] => auk_dspip_delay:glogic:u0.datain[14]
din[15] => Add0.IN29
din[15] => auk_dspip_delay:glogic:u0.datain[15]
din[16] => Add0.IN28
din[16] => auk_dspip_delay:glogic:u0.datain[16]
din[17] => Add0.IN27
din[17] => auk_dspip_delay:glogic:u0.datain[17]
din[18] => Add0.IN26
din[18] => auk_dspip_delay:glogic:u0.datain[18]
din[19] => Add0.IN25
din[19] => auk_dspip_delay:glogic:u0.datain[19]
din[20] => Add0.IN24
din[20] => auk_dspip_delay:glogic:u0.datain[20]
din[21] => Add0.IN23
din[21] => auk_dspip_delay:glogic:u0.datain[21]
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= dout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= dout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[10] <= dout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[11] <= dout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[12] <= dout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[13] <= dout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[14] <= dout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[15] <= dout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[16] <= dout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[17] <= dout[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[18] <= dout[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[19] <= dout[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[20] <= dout[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[21] <= dout[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout_valid <= dout_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE


|BeamForming|CIC:proc_chain[1].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
clk => \register_fifo:fifo_data[0][17].CLK
clk => \register_fifo:fifo_data[0][18].CLK
clk => \register_fifo:fifo_data[0][19].CLK
clk => \register_fifo:fifo_data[0][20].CLK
clk => \register_fifo:fifo_data[0][21].CLK
reset => \register_fifo:fifo_data[0][0].ACLR
reset => \register_fifo:fifo_data[0][1].ACLR
reset => \register_fifo:fifo_data[0][2].ACLR
reset => \register_fifo:fifo_data[0][3].ACLR
reset => \register_fifo:fifo_data[0][4].ACLR
reset => \register_fifo:fifo_data[0][5].ACLR
reset => \register_fifo:fifo_data[0][6].ACLR
reset => \register_fifo:fifo_data[0][7].ACLR
reset => \register_fifo:fifo_data[0][8].ACLR
reset => \register_fifo:fifo_data[0][9].ACLR
reset => \register_fifo:fifo_data[0][10].ACLR
reset => \register_fifo:fifo_data[0][11].ACLR
reset => \register_fifo:fifo_data[0][12].ACLR
reset => \register_fifo:fifo_data[0][13].ACLR
reset => \register_fifo:fifo_data[0][14].ACLR
reset => \register_fifo:fifo_data[0][15].ACLR
reset => \register_fifo:fifo_data[0][16].ACLR
reset => \register_fifo:fifo_data[0][17].ACLR
reset => \register_fifo:fifo_data[0][18].ACLR
reset => \register_fifo:fifo_data[0][19].ACLR
reset => \register_fifo:fifo_data[0][20].ACLR
reset => \register_fifo:fifo_data[0][21].ACLR
enable => \register_fifo:fifo_data[0][21].ENA
enable => \register_fifo:fifo_data[0][20].ENA
enable => \register_fifo:fifo_data[0][19].ENA
enable => \register_fifo:fifo_data[0][18].ENA
enable => \register_fifo:fifo_data[0][17].ENA
enable => \register_fifo:fifo_data[0][16].ENA
enable => \register_fifo:fifo_data[0][15].ENA
enable => \register_fifo:fifo_data[0][14].ENA
enable => \register_fifo:fifo_data[0][13].ENA
enable => \register_fifo:fifo_data[0][12].ENA
enable => \register_fifo:fifo_data[0][11].ENA
enable => \register_fifo:fifo_data[0][10].ENA
enable => \register_fifo:fifo_data[0][9].ENA
enable => \register_fifo:fifo_data[0][8].ENA
enable => \register_fifo:fifo_data[0][7].ENA
enable => \register_fifo:fifo_data[0][6].ENA
enable => \register_fifo:fifo_data[0][5].ENA
enable => \register_fifo:fifo_data[0][4].ENA
enable => \register_fifo:fifo_data[0][3].ENA
enable => \register_fifo:fifo_data[0][2].ENA
enable => \register_fifo:fifo_data[0][1].ENA
enable => \register_fifo:fifo_data[0][0].ENA
datain[0] => \register_fifo:fifo_data[0][0].DATAIN
datain[1] => \register_fifo:fifo_data[0][1].DATAIN
datain[2] => \register_fifo:fifo_data[0][2].DATAIN
datain[3] => \register_fifo:fifo_data[0][3].DATAIN
datain[4] => \register_fifo:fifo_data[0][4].DATAIN
datain[5] => \register_fifo:fifo_data[0][5].DATAIN
datain[6] => \register_fifo:fifo_data[0][6].DATAIN
datain[7] => \register_fifo:fifo_data[0][7].DATAIN
datain[8] => \register_fifo:fifo_data[0][8].DATAIN
datain[9] => \register_fifo:fifo_data[0][9].DATAIN
datain[10] => \register_fifo:fifo_data[0][10].DATAIN
datain[11] => \register_fifo:fifo_data[0][11].DATAIN
datain[12] => \register_fifo:fifo_data[0][12].DATAIN
datain[13] => \register_fifo:fifo_data[0][13].DATAIN
datain[14] => \register_fifo:fifo_data[0][14].DATAIN
datain[15] => \register_fifo:fifo_data[0][15].DATAIN
datain[16] => \register_fifo:fifo_data[0][16].DATAIN
datain[17] => \register_fifo:fifo_data[0][17].DATAIN
datain[18] => \register_fifo:fifo_data[0][18].DATAIN
datain[19] => \register_fifo:fifo_data[0][19].DATAIN
datain[20] => \register_fifo:fifo_data[0][20].DATAIN
datain[21] => \register_fifo:fifo_data[0][21].DATAIN
dataout[0] <= \register_fifo:fifo_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[0][16].DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= \register_fifo:fifo_data[0][17].DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= \register_fifo:fifo_data[0][18].DB_MAX_OUTPUT_PORT_TYPE
dataout[19] <= \register_fifo:fifo_data[0][19].DB_MAX_OUTPUT_PORT_TYPE
dataout[20] <= \register_fifo:fifo_data[0][20].DB_MAX_OUTPUT_PORT_TYPE
dataout[21] <= \register_fifo:fifo_data[0][21].DB_MAX_OUTPUT_PORT_TYPE


|BeamForming|CIC:proc_chain[1].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[2].auk_dsp_diff
clk => auk_dspip_delay:glogic:u0.clk
clk => dout_valid~reg0.CLK
clk => dout[0]~reg0.CLK
clk => dout[1]~reg0.CLK
clk => dout[2]~reg0.CLK
clk => dout[3]~reg0.CLK
clk => dout[4]~reg0.CLK
clk => dout[5]~reg0.CLK
clk => dout[6]~reg0.CLK
clk => dout[7]~reg0.CLK
clk => dout[8]~reg0.CLK
clk => dout[9]~reg0.CLK
clk => dout[10]~reg0.CLK
clk => dout[11]~reg0.CLK
clk => dout[12]~reg0.CLK
clk => dout[13]~reg0.CLK
clk => dout[14]~reg0.CLK
clk => dout[15]~reg0.CLK
clk => dout[16]~reg0.CLK
clk => dout[17]~reg0.CLK
clk => dout[18]~reg0.CLK
clk => dout[19]~reg0.CLK
clk => dout[20]~reg0.CLK
clk => dout[21]~reg0.CLK
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout_valid.OUTPUTSELECT
reset => auk_dspip_delay:glogic:u0.reset
ena => ena_and_valid.IN0
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout_valid.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout_valid.DATAB
din_valid => ena_and_valid.IN1
din[0] => Add0.IN44
din[0] => auk_dspip_delay:glogic:u0.datain[0]
din[1] => Add0.IN43
din[1] => auk_dspip_delay:glogic:u0.datain[1]
din[2] => Add0.IN42
din[2] => auk_dspip_delay:glogic:u0.datain[2]
din[3] => Add0.IN41
din[3] => auk_dspip_delay:glogic:u0.datain[3]
din[4] => Add0.IN40
din[4] => auk_dspip_delay:glogic:u0.datain[4]
din[5] => Add0.IN39
din[5] => auk_dspip_delay:glogic:u0.datain[5]
din[6] => Add0.IN38
din[6] => auk_dspip_delay:glogic:u0.datain[6]
din[7] => Add0.IN37
din[7] => auk_dspip_delay:glogic:u0.datain[7]
din[8] => Add0.IN36
din[8] => auk_dspip_delay:glogic:u0.datain[8]
din[9] => Add0.IN35
din[9] => auk_dspip_delay:glogic:u0.datain[9]
din[10] => Add0.IN34
din[10] => auk_dspip_delay:glogic:u0.datain[10]
din[11] => Add0.IN33
din[11] => auk_dspip_delay:glogic:u0.datain[11]
din[12] => Add0.IN32
din[12] => auk_dspip_delay:glogic:u0.datain[12]
din[13] => Add0.IN31
din[13] => auk_dspip_delay:glogic:u0.datain[13]
din[14] => Add0.IN30
din[14] => auk_dspip_delay:glogic:u0.datain[14]
din[15] => Add0.IN29
din[15] => auk_dspip_delay:glogic:u0.datain[15]
din[16] => Add0.IN28
din[16] => auk_dspip_delay:glogic:u0.datain[16]
din[17] => Add0.IN27
din[17] => auk_dspip_delay:glogic:u0.datain[17]
din[18] => Add0.IN26
din[18] => auk_dspip_delay:glogic:u0.datain[18]
din[19] => Add0.IN25
din[19] => auk_dspip_delay:glogic:u0.datain[19]
din[20] => Add0.IN24
din[20] => auk_dspip_delay:glogic:u0.datain[20]
din[21] => Add0.IN23
din[21] => auk_dspip_delay:glogic:u0.datain[21]
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= dout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= dout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[10] <= dout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[11] <= dout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[12] <= dout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[13] <= dout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[14] <= dout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[15] <= dout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[16] <= dout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[17] <= dout[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[18] <= dout[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[19] <= dout[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[20] <= dout[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[21] <= dout[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout_valid <= dout_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE


|BeamForming|CIC:proc_chain[1].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
clk => \register_fifo:fifo_data[0][17].CLK
clk => \register_fifo:fifo_data[0][18].CLK
clk => \register_fifo:fifo_data[0][19].CLK
clk => \register_fifo:fifo_data[0][20].CLK
clk => \register_fifo:fifo_data[0][21].CLK
reset => \register_fifo:fifo_data[0][0].ACLR
reset => \register_fifo:fifo_data[0][1].ACLR
reset => \register_fifo:fifo_data[0][2].ACLR
reset => \register_fifo:fifo_data[0][3].ACLR
reset => \register_fifo:fifo_data[0][4].ACLR
reset => \register_fifo:fifo_data[0][5].ACLR
reset => \register_fifo:fifo_data[0][6].ACLR
reset => \register_fifo:fifo_data[0][7].ACLR
reset => \register_fifo:fifo_data[0][8].ACLR
reset => \register_fifo:fifo_data[0][9].ACLR
reset => \register_fifo:fifo_data[0][10].ACLR
reset => \register_fifo:fifo_data[0][11].ACLR
reset => \register_fifo:fifo_data[0][12].ACLR
reset => \register_fifo:fifo_data[0][13].ACLR
reset => \register_fifo:fifo_data[0][14].ACLR
reset => \register_fifo:fifo_data[0][15].ACLR
reset => \register_fifo:fifo_data[0][16].ACLR
reset => \register_fifo:fifo_data[0][17].ACLR
reset => \register_fifo:fifo_data[0][18].ACLR
reset => \register_fifo:fifo_data[0][19].ACLR
reset => \register_fifo:fifo_data[0][20].ACLR
reset => \register_fifo:fifo_data[0][21].ACLR
enable => \register_fifo:fifo_data[0][21].ENA
enable => \register_fifo:fifo_data[0][20].ENA
enable => \register_fifo:fifo_data[0][19].ENA
enable => \register_fifo:fifo_data[0][18].ENA
enable => \register_fifo:fifo_data[0][17].ENA
enable => \register_fifo:fifo_data[0][16].ENA
enable => \register_fifo:fifo_data[0][15].ENA
enable => \register_fifo:fifo_data[0][14].ENA
enable => \register_fifo:fifo_data[0][13].ENA
enable => \register_fifo:fifo_data[0][12].ENA
enable => \register_fifo:fifo_data[0][11].ENA
enable => \register_fifo:fifo_data[0][10].ENA
enable => \register_fifo:fifo_data[0][9].ENA
enable => \register_fifo:fifo_data[0][8].ENA
enable => \register_fifo:fifo_data[0][7].ENA
enable => \register_fifo:fifo_data[0][6].ENA
enable => \register_fifo:fifo_data[0][5].ENA
enable => \register_fifo:fifo_data[0][4].ENA
enable => \register_fifo:fifo_data[0][3].ENA
enable => \register_fifo:fifo_data[0][2].ENA
enable => \register_fifo:fifo_data[0][1].ENA
enable => \register_fifo:fifo_data[0][0].ENA
datain[0] => \register_fifo:fifo_data[0][0].DATAIN
datain[1] => \register_fifo:fifo_data[0][1].DATAIN
datain[2] => \register_fifo:fifo_data[0][2].DATAIN
datain[3] => \register_fifo:fifo_data[0][3].DATAIN
datain[4] => \register_fifo:fifo_data[0][4].DATAIN
datain[5] => \register_fifo:fifo_data[0][5].DATAIN
datain[6] => \register_fifo:fifo_data[0][6].DATAIN
datain[7] => \register_fifo:fifo_data[0][7].DATAIN
datain[8] => \register_fifo:fifo_data[0][8].DATAIN
datain[9] => \register_fifo:fifo_data[0][9].DATAIN
datain[10] => \register_fifo:fifo_data[0][10].DATAIN
datain[11] => \register_fifo:fifo_data[0][11].DATAIN
datain[12] => \register_fifo:fifo_data[0][12].DATAIN
datain[13] => \register_fifo:fifo_data[0][13].DATAIN
datain[14] => \register_fifo:fifo_data[0][14].DATAIN
datain[15] => \register_fifo:fifo_data[0][15].DATAIN
datain[16] => \register_fifo:fifo_data[0][16].DATAIN
datain[17] => \register_fifo:fifo_data[0][17].DATAIN
datain[18] => \register_fifo:fifo_data[0][18].DATAIN
datain[19] => \register_fifo:fifo_data[0][19].DATAIN
datain[20] => \register_fifo:fifo_data[0][20].DATAIN
datain[21] => \register_fifo:fifo_data[0][21].DATAIN
dataout[0] <= \register_fifo:fifo_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[0][16].DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= \register_fifo:fifo_data[0][17].DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= \register_fifo:fifo_data[0][18].DB_MAX_OUTPUT_PORT_TYPE
dataout[19] <= \register_fifo:fifo_data[0][19].DB_MAX_OUTPUT_PORT_TYPE
dataout[20] <= \register_fifo:fifo_data[0][20].DB_MAX_OUTPUT_PORT_TYPE
dataout[21] <= \register_fifo:fifo_data[0][21].DB_MAX_OUTPUT_PORT_TYPE


|BeamForming|CIC:proc_chain[1].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[3].auk_dsp_diff
clk => auk_dspip_delay:glogic:u0.clk
clk => dout_valid~reg0.CLK
clk => dout[0]~reg0.CLK
clk => dout[1]~reg0.CLK
clk => dout[2]~reg0.CLK
clk => dout[3]~reg0.CLK
clk => dout[4]~reg0.CLK
clk => dout[5]~reg0.CLK
clk => dout[6]~reg0.CLK
clk => dout[7]~reg0.CLK
clk => dout[8]~reg0.CLK
clk => dout[9]~reg0.CLK
clk => dout[10]~reg0.CLK
clk => dout[11]~reg0.CLK
clk => dout[12]~reg0.CLK
clk => dout[13]~reg0.CLK
clk => dout[14]~reg0.CLK
clk => dout[15]~reg0.CLK
clk => dout[16]~reg0.CLK
clk => dout[17]~reg0.CLK
clk => dout[18]~reg0.CLK
clk => dout[19]~reg0.CLK
clk => dout[20]~reg0.CLK
clk => dout[21]~reg0.CLK
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout_valid.OUTPUTSELECT
reset => auk_dspip_delay:glogic:u0.reset
ena => ena_and_valid.IN0
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout_valid.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout_valid.DATAB
din_valid => ena_and_valid.IN1
din[0] => Add0.IN44
din[0] => auk_dspip_delay:glogic:u0.datain[0]
din[1] => Add0.IN43
din[1] => auk_dspip_delay:glogic:u0.datain[1]
din[2] => Add0.IN42
din[2] => auk_dspip_delay:glogic:u0.datain[2]
din[3] => Add0.IN41
din[3] => auk_dspip_delay:glogic:u0.datain[3]
din[4] => Add0.IN40
din[4] => auk_dspip_delay:glogic:u0.datain[4]
din[5] => Add0.IN39
din[5] => auk_dspip_delay:glogic:u0.datain[5]
din[6] => Add0.IN38
din[6] => auk_dspip_delay:glogic:u0.datain[6]
din[7] => Add0.IN37
din[7] => auk_dspip_delay:glogic:u0.datain[7]
din[8] => Add0.IN36
din[8] => auk_dspip_delay:glogic:u0.datain[8]
din[9] => Add0.IN35
din[9] => auk_dspip_delay:glogic:u0.datain[9]
din[10] => Add0.IN34
din[10] => auk_dspip_delay:glogic:u0.datain[10]
din[11] => Add0.IN33
din[11] => auk_dspip_delay:glogic:u0.datain[11]
din[12] => Add0.IN32
din[12] => auk_dspip_delay:glogic:u0.datain[12]
din[13] => Add0.IN31
din[13] => auk_dspip_delay:glogic:u0.datain[13]
din[14] => Add0.IN30
din[14] => auk_dspip_delay:glogic:u0.datain[14]
din[15] => Add0.IN29
din[15] => auk_dspip_delay:glogic:u0.datain[15]
din[16] => Add0.IN28
din[16] => auk_dspip_delay:glogic:u0.datain[16]
din[17] => Add0.IN27
din[17] => auk_dspip_delay:glogic:u0.datain[17]
din[18] => Add0.IN26
din[18] => auk_dspip_delay:glogic:u0.datain[18]
din[19] => Add0.IN25
din[19] => auk_dspip_delay:glogic:u0.datain[19]
din[20] => Add0.IN24
din[20] => auk_dspip_delay:glogic:u0.datain[20]
din[21] => Add0.IN23
din[21] => auk_dspip_delay:glogic:u0.datain[21]
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= dout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= dout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[10] <= dout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[11] <= dout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[12] <= dout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[13] <= dout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[14] <= dout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[15] <= dout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[16] <= dout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[17] <= dout[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[18] <= dout[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[19] <= dout[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[20] <= dout[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[21] <= dout[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout_valid <= dout_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE


|BeamForming|CIC:proc_chain[1].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[3].auk_dsp_diff|auk_dspip_delay:\glogic:u0
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
clk => \register_fifo:fifo_data[0][17].CLK
clk => \register_fifo:fifo_data[0][18].CLK
clk => \register_fifo:fifo_data[0][19].CLK
clk => \register_fifo:fifo_data[0][20].CLK
clk => \register_fifo:fifo_data[0][21].CLK
reset => \register_fifo:fifo_data[0][0].ACLR
reset => \register_fifo:fifo_data[0][1].ACLR
reset => \register_fifo:fifo_data[0][2].ACLR
reset => \register_fifo:fifo_data[0][3].ACLR
reset => \register_fifo:fifo_data[0][4].ACLR
reset => \register_fifo:fifo_data[0][5].ACLR
reset => \register_fifo:fifo_data[0][6].ACLR
reset => \register_fifo:fifo_data[0][7].ACLR
reset => \register_fifo:fifo_data[0][8].ACLR
reset => \register_fifo:fifo_data[0][9].ACLR
reset => \register_fifo:fifo_data[0][10].ACLR
reset => \register_fifo:fifo_data[0][11].ACLR
reset => \register_fifo:fifo_data[0][12].ACLR
reset => \register_fifo:fifo_data[0][13].ACLR
reset => \register_fifo:fifo_data[0][14].ACLR
reset => \register_fifo:fifo_data[0][15].ACLR
reset => \register_fifo:fifo_data[0][16].ACLR
reset => \register_fifo:fifo_data[0][17].ACLR
reset => \register_fifo:fifo_data[0][18].ACLR
reset => \register_fifo:fifo_data[0][19].ACLR
reset => \register_fifo:fifo_data[0][20].ACLR
reset => \register_fifo:fifo_data[0][21].ACLR
enable => \register_fifo:fifo_data[0][21].ENA
enable => \register_fifo:fifo_data[0][20].ENA
enable => \register_fifo:fifo_data[0][19].ENA
enable => \register_fifo:fifo_data[0][18].ENA
enable => \register_fifo:fifo_data[0][17].ENA
enable => \register_fifo:fifo_data[0][16].ENA
enable => \register_fifo:fifo_data[0][15].ENA
enable => \register_fifo:fifo_data[0][14].ENA
enable => \register_fifo:fifo_data[0][13].ENA
enable => \register_fifo:fifo_data[0][12].ENA
enable => \register_fifo:fifo_data[0][11].ENA
enable => \register_fifo:fifo_data[0][10].ENA
enable => \register_fifo:fifo_data[0][9].ENA
enable => \register_fifo:fifo_data[0][8].ENA
enable => \register_fifo:fifo_data[0][7].ENA
enable => \register_fifo:fifo_data[0][6].ENA
enable => \register_fifo:fifo_data[0][5].ENA
enable => \register_fifo:fifo_data[0][4].ENA
enable => \register_fifo:fifo_data[0][3].ENA
enable => \register_fifo:fifo_data[0][2].ENA
enable => \register_fifo:fifo_data[0][1].ENA
enable => \register_fifo:fifo_data[0][0].ENA
datain[0] => \register_fifo:fifo_data[0][0].DATAIN
datain[1] => \register_fifo:fifo_data[0][1].DATAIN
datain[2] => \register_fifo:fifo_data[0][2].DATAIN
datain[3] => \register_fifo:fifo_data[0][3].DATAIN
datain[4] => \register_fifo:fifo_data[0][4].DATAIN
datain[5] => \register_fifo:fifo_data[0][5].DATAIN
datain[6] => \register_fifo:fifo_data[0][6].DATAIN
datain[7] => \register_fifo:fifo_data[0][7].DATAIN
datain[8] => \register_fifo:fifo_data[0][8].DATAIN
datain[9] => \register_fifo:fifo_data[0][9].DATAIN
datain[10] => \register_fifo:fifo_data[0][10].DATAIN
datain[11] => \register_fifo:fifo_data[0][11].DATAIN
datain[12] => \register_fifo:fifo_data[0][12].DATAIN
datain[13] => \register_fifo:fifo_data[0][13].DATAIN
datain[14] => \register_fifo:fifo_data[0][14].DATAIN
datain[15] => \register_fifo:fifo_data[0][15].DATAIN
datain[16] => \register_fifo:fifo_data[0][16].DATAIN
datain[17] => \register_fifo:fifo_data[0][17].DATAIN
datain[18] => \register_fifo:fifo_data[0][18].DATAIN
datain[19] => \register_fifo:fifo_data[0][19].DATAIN
datain[20] => \register_fifo:fifo_data[0][20].DATAIN
datain[21] => \register_fifo:fifo_data[0][21].DATAIN
dataout[0] <= \register_fifo:fifo_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[0][16].DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= \register_fifo:fifo_data[0][17].DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= \register_fifo:fifo_data[0][18].DB_MAX_OUTPUT_PORT_TYPE
dataout[19] <= \register_fifo:fifo_data[0][19].DB_MAX_OUTPUT_PORT_TYPE
dataout[20] <= \register_fifo:fifo_data[0][20].DB_MAX_OUTPUT_PORT_TYPE
dataout[21] <= \register_fifo:fifo_data[0][21].DB_MAX_OUTPUT_PORT_TYPE


|BeamForming|LOW_PASS_FIR:proc_chain[1].fir_inst
clk => clk.IN1
reset_n => reset_n.IN1
ast_sink_data[0] => ast_sink_data[0].IN1
ast_sink_data[1] => ast_sink_data[1].IN1
ast_sink_data[2] => ast_sink_data[2].IN1
ast_sink_data[3] => ast_sink_data[3].IN1
ast_sink_data[4] => ast_sink_data[4].IN1
ast_sink_data[5] => ast_sink_data[5].IN1
ast_sink_data[6] => ast_sink_data[6].IN1
ast_sink_data[7] => ast_sink_data[7].IN1
ast_sink_valid => ast_sink_valid.IN1
ast_sink_error[0] => ast_sink_error[0].IN1
ast_sink_error[1] => ast_sink_error[1].IN1
ast_source_data[0] <= LOW_PASS_FIR_0002:low_pass_fir_inst.ast_source_data
ast_source_data[1] <= LOW_PASS_FIR_0002:low_pass_fir_inst.ast_source_data
ast_source_data[2] <= LOW_PASS_FIR_0002:low_pass_fir_inst.ast_source_data
ast_source_data[3] <= LOW_PASS_FIR_0002:low_pass_fir_inst.ast_source_data
ast_source_data[4] <= LOW_PASS_FIR_0002:low_pass_fir_inst.ast_source_data
ast_source_data[5] <= LOW_PASS_FIR_0002:low_pass_fir_inst.ast_source_data
ast_source_data[6] <= LOW_PASS_FIR_0002:low_pass_fir_inst.ast_source_data
ast_source_data[7] <= LOW_PASS_FIR_0002:low_pass_fir_inst.ast_source_data
ast_source_data[8] <= LOW_PASS_FIR_0002:low_pass_fir_inst.ast_source_data
ast_source_data[9] <= LOW_PASS_FIR_0002:low_pass_fir_inst.ast_source_data
ast_source_data[10] <= LOW_PASS_FIR_0002:low_pass_fir_inst.ast_source_data
ast_source_data[11] <= LOW_PASS_FIR_0002:low_pass_fir_inst.ast_source_data
ast_source_data[12] <= LOW_PASS_FIR_0002:low_pass_fir_inst.ast_source_data
ast_source_data[13] <= LOW_PASS_FIR_0002:low_pass_fir_inst.ast_source_data
ast_source_data[14] <= LOW_PASS_FIR_0002:low_pass_fir_inst.ast_source_data
ast_source_data[15] <= LOW_PASS_FIR_0002:low_pass_fir_inst.ast_source_data
ast_source_data[16] <= LOW_PASS_FIR_0002:low_pass_fir_inst.ast_source_data
ast_source_data[17] <= LOW_PASS_FIR_0002:low_pass_fir_inst.ast_source_data
ast_source_data[18] <= LOW_PASS_FIR_0002:low_pass_fir_inst.ast_source_data
ast_source_data[19] <= LOW_PASS_FIR_0002:low_pass_fir_inst.ast_source_data
ast_source_data[20] <= LOW_PASS_FIR_0002:low_pass_fir_inst.ast_source_data
ast_source_data[21] <= LOW_PASS_FIR_0002:low_pass_fir_inst.ast_source_data
ast_source_data[22] <= LOW_PASS_FIR_0002:low_pass_fir_inst.ast_source_data
ast_source_data[23] <= LOW_PASS_FIR_0002:low_pass_fir_inst.ast_source_data
ast_source_data[24] <= LOW_PASS_FIR_0002:low_pass_fir_inst.ast_source_data
ast_source_data[25] <= LOW_PASS_FIR_0002:low_pass_fir_inst.ast_source_data
ast_source_valid <= LOW_PASS_FIR_0002:low_pass_fir_inst.ast_source_valid
ast_source_error[0] <= LOW_PASS_FIR_0002:low_pass_fir_inst.ast_source_error
ast_source_error[1] <= LOW_PASS_FIR_0002:low_pass_fir_inst.ast_source_error


|BeamForming|LOW_PASS_FIR:proc_chain[1].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst
clk => LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst.clk
reset_n => LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst.reset_n
ast_sink_data[0] => LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst.ast_sink_data[0]
ast_sink_data[1] => LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst.ast_sink_data[1]
ast_sink_data[2] => LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst.ast_sink_data[2]
ast_sink_data[3] => LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst.ast_sink_data[3]
ast_sink_data[4] => LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst.ast_sink_data[4]
ast_sink_data[5] => LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst.ast_sink_data[5]
ast_sink_data[6] => LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst.ast_sink_data[6]
ast_sink_data[7] => LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst.ast_sink_data[7]
ast_sink_valid => LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst.ast_sink_valid
ast_sink_error[0] => LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst.ast_sink_error[0]
ast_sink_error[1] => LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst.ast_sink_error[1]
ast_source_data[0] <= LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst.ast_source_data[0]
ast_source_data[1] <= LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst.ast_source_data[1]
ast_source_data[2] <= LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst.ast_source_data[2]
ast_source_data[3] <= LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst.ast_source_data[3]
ast_source_data[4] <= LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst.ast_source_data[4]
ast_source_data[5] <= LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst.ast_source_data[5]
ast_source_data[6] <= LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst.ast_source_data[6]
ast_source_data[7] <= LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst.ast_source_data[7]
ast_source_data[8] <= LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst.ast_source_data[8]
ast_source_data[9] <= LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst.ast_source_data[9]
ast_source_data[10] <= LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst.ast_source_data[10]
ast_source_data[11] <= LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst.ast_source_data[11]
ast_source_data[12] <= LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst.ast_source_data[12]
ast_source_data[13] <= LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst.ast_source_data[13]
ast_source_data[14] <= LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst.ast_source_data[14]
ast_source_data[15] <= LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst.ast_source_data[15]
ast_source_data[16] <= LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst.ast_source_data[16]
ast_source_data[17] <= LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst.ast_source_data[17]
ast_source_data[18] <= LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst.ast_source_data[18]
ast_source_data[19] <= LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst.ast_source_data[19]
ast_source_data[20] <= LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst.ast_source_data[20]
ast_source_data[21] <= LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst.ast_source_data[21]
ast_source_data[22] <= LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst.ast_source_data[22]
ast_source_data[23] <= LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst.ast_source_data[23]
ast_source_data[24] <= LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst.ast_source_data[24]
ast_source_data[25] <= LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst.ast_source_data[25]
ast_source_valid <= LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst.ast_source_valid
ast_source_error[0] <= LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst.ast_source_error[0]
ast_source_error[1] <= LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst.ast_source_error[1]


|BeamForming|LOW_PASS_FIR:proc_chain[1].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst
clk => auk_dspip_avalon_streaming_sink_hpfir:sink.clk
clk => auk_dspip_avalon_streaming_source_hpfir:source.clk
clk => auk_dspip_avalon_streaming_controller_hpfir:intf_ctrl.clk
clk => LOW_PASS_FIR_0002_rtl_core:real_passthrough:hpfircore_core.clk
clk => auk_dspip_roundsat_hpfir:real_passthrough:gen_outp_blk:0:outp_blk.clk
reset_n => auk_dspip_avalon_streaming_sink_hpfir:sink.reset_n
reset_n => auk_dspip_avalon_streaming_source_hpfir:source.reset_n
reset_n => auk_dspip_avalon_streaming_controller_hpfir:intf_ctrl.reset_n
reset_n => auk_dspip_roundsat_hpfir:real_passthrough:gen_outp_blk:0:outp_blk.reset_n
ast_sink_ready <= auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_ready
ast_source_data[0] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[0]
ast_source_data[1] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[1]
ast_source_data[2] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[2]
ast_source_data[3] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[3]
ast_source_data[4] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[4]
ast_source_data[5] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[5]
ast_source_data[6] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[6]
ast_source_data[7] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[7]
ast_source_data[8] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[8]
ast_source_data[9] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[9]
ast_source_data[10] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[10]
ast_source_data[11] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[11]
ast_source_data[12] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[12]
ast_source_data[13] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[13]
ast_source_data[14] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[14]
ast_source_data[15] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[15]
ast_source_data[16] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[16]
ast_source_data[17] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[17]
ast_source_data[18] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[18]
ast_source_data[19] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[19]
ast_source_data[20] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[20]
ast_source_data[21] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[21]
ast_source_data[22] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[22]
ast_source_data[23] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[23]
ast_source_data[24] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[24]
ast_source_data[25] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[25]
ast_sink_data[0] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[0]
ast_sink_data[1] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[1]
ast_sink_data[2] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[2]
ast_sink_data[3] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[3]
ast_sink_data[4] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[4]
ast_sink_data[5] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[5]
ast_sink_data[6] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[6]
ast_sink_data[7] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[7]
ast_sink_valid => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_valid
ast_source_valid <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_valid
ast_source_ready => auk_dspip_avalon_streaming_source_hpfir:source.at_source_ready
ast_source_eop <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_eop
ast_source_sop <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_sop
ast_source_channel[0] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_channel[0]
ast_sink_eop => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_eop
ast_sink_sop => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_sop
ast_sink_error[0] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_error[0]
ast_sink_error[1] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_error[1]
ast_source_error[0] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_error[0]
ast_source_error[1] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_error[1]


|BeamForming|LOW_PASS_FIR:proc_chain[1].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink
clk => packet_error_s[0].CLK
clk => packet_error_s[1].CLK
clk => sink_state~1.DATAIN
reset_n => packet_error_s[0].ACLR
reset_n => packet_error_s[1].ACLR
reset_n => sink_state~3.DATAIN
data[0] <= at_sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
data[1] <= at_sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
data[2] <= at_sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
data[3] <= at_sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
data[4] <= at_sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
data[5] <= at_sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
data[6] <= at_sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
data[7] <= at_sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
data_valid[0] <= at_sink_valid.DB_MAX_OUTPUT_PORT_TYPE
sink_ready_ctrl => sink_comb_update_1.IN0
sink_ready_ctrl => sink_comb_update_1.IN0
sink_ready_ctrl => at_sink_ready.DATAIN
sink_ready_ctrl => sink_comb_update_1.IN0
sink_ready_ctrl => sink_comb_update_1.IN0
packet_error[0] <= packet_error_s[0].DB_MAX_OUTPUT_PORT_TYPE
packet_error[1] <= packet_error_s[1].DB_MAX_OUTPUT_PORT_TYPE
at_sink_ready <= sink_ready_ctrl.DB_MAX_OUTPUT_PORT_TYPE
at_sink_valid => at_sink_error_int.OUTPUTSELECT
at_sink_valid => sink_comb_update_1.IN1
at_sink_valid => sink_comb_update_1.IN1
at_sink_valid => data_valid[0].DATAIN
at_sink_valid => sink_comb_update_1.IN1
at_sink_valid => sink_comb_update_1.IN1
at_sink_data[0] => data[0].DATAIN
at_sink_data[1] => data[1].DATAIN
at_sink_data[2] => data[2].DATAIN
at_sink_data[3] => data[3].DATAIN
at_sink_data[4] => data[4].DATAIN
at_sink_data[5] => data[5].DATAIN
at_sink_data[6] => data[6].DATAIN
at_sink_data[7] => data[7].DATAIN
at_sink_sop => ~NO_FANOUT~
at_sink_eop => ~NO_FANOUT~
at_sink_error[0] => at_sink_error_int.DATAB
at_sink_error[1] => ~NO_FANOUT~


|BeamForming|LOW_PASS_FIR:proc_chain[1].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source
clk => at_source_eop_s.CLK
clk => at_source_sop_s.CLK
clk => at_source_error_s[0].CLK
clk => at_source_error_s[1].CLK
clk => data_valid.CLK
clk => data_out[0].CLK
clk => data_out[1].CLK
clk => data_out[2].CLK
clk => data_out[3].CLK
clk => data_out[4].CLK
clk => data_out[5].CLK
clk => data_out[6].CLK
clk => data_out[7].CLK
clk => data_out[8].CLK
clk => data_out[9].CLK
clk => data_out[10].CLK
clk => data_out[11].CLK
clk => data_out[12].CLK
clk => data_out[13].CLK
clk => data_out[14].CLK
clk => data_out[15].CLK
clk => data_out[16].CLK
clk => data_out[17].CLK
clk => data_out[18].CLK
clk => data_out[19].CLK
clk => data_out[20].CLK
clk => data_out[21].CLK
clk => data_out[22].CLK
clk => data_out[23].CLK
clk => data_out[24].CLK
clk => data_out[25].CLK
reset_n => at_source_eop_s.ACLR
reset_n => at_source_sop_s.ACLR
reset_n => at_source_error_s[0].ACLR
reset_n => at_source_error_s[1].ACLR
reset_n => data_valid.ACLR
reset_n => data_out[0].ACLR
reset_n => data_out[1].ACLR
reset_n => data_out[2].ACLR
reset_n => data_out[3].ACLR
reset_n => data_out[4].ACLR
reset_n => data_out[5].ACLR
reset_n => data_out[6].ACLR
reset_n => data_out[7].ACLR
reset_n => data_out[8].ACLR
reset_n => data_out[9].ACLR
reset_n => data_out[10].ACLR
reset_n => data_out[11].ACLR
reset_n => data_out[12].ACLR
reset_n => data_out[13].ACLR
reset_n => data_out[14].ACLR
reset_n => data_out[15].ACLR
reset_n => data_out[16].ACLR
reset_n => data_out[17].ACLR
reset_n => data_out[18].ACLR
reset_n => data_out[19].ACLR
reset_n => data_out[20].ACLR
reset_n => data_out[21].ACLR
reset_n => data_out[22].ACLR
reset_n => data_out[23].ACLR
reset_n => data_out[24].ACLR
reset_n => data_out[25].ACLR
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_in[18] => data_out[18].DATAIN
data_in[19] => data_out[19].DATAIN
data_in[20] => data_out[20].DATAIN
data_in[21] => data_out[21].DATAIN
data_in[22] => data_out[22].DATAIN
data_in[23] => data_out[23].DATAIN
data_in[24] => data_out[24].DATAIN
data_in[25] => data_out[25].DATAIN
data_count[0] => ~NO_FANOUT~
source_valid_ctrl => data_valid.DATAIN
source_stall <= <GND>
packet_error[0] => at_source_error_s[0].DATAIN
packet_error[1] => ~NO_FANOUT~
at_source_ready => ~NO_FANOUT~
at_source_valid <= data_valid.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[0] <= data_out[0].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[1] <= data_out[1].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[2] <= data_out[2].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[3] <= data_out[3].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[4] <= data_out[4].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[5] <= data_out[5].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[6] <= data_out[6].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[7] <= data_out[7].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[8] <= data_out[8].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[9] <= data_out[9].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[10] <= data_out[10].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[11] <= data_out[11].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[12] <= data_out[12].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[13] <= data_out[13].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[14] <= data_out[14].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[15] <= data_out[15].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[16] <= data_out[16].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[17] <= data_out[17].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[18] <= data_out[18].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[19] <= data_out[19].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[20] <= data_out[20].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[21] <= data_out[21].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[22] <= data_out[22].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[23] <= data_out[23].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[24] <= data_out[24].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[25] <= data_out[25].DB_MAX_OUTPUT_PORT_TYPE
at_source_channel[0] <= <GND>
at_source_error[0] <= at_source_error_s[0].DB_MAX_OUTPUT_PORT_TYPE
at_source_error[1] <= at_source_error_s[1].DB_MAX_OUTPUT_PORT_TYPE
at_source_sop <= at_source_sop_s.DB_MAX_OUTPUT_PORT_TYPE
at_source_eop <= at_source_eop_s.DB_MAX_OUTPUT_PORT_TYPE


|BeamForming|LOW_PASS_FIR:proc_chain[1].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|auk_dspip_avalon_streaming_controller_hpfir:intf_ctrl
clk => ~NO_FANOUT~
reset_n => reset_design.DATAIN
sink_packet_error[0] => source_packet_error[0].DATAIN
sink_packet_error[1] => source_packet_error[1].DATAIN
source_stall => stall.DATAIN
source_stall => sink_ready_ctrl.DATAIN
valid => source_valid_ctrl.DATAIN
reset_design <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
sink_ready_ctrl <= source_stall.DB_MAX_OUTPUT_PORT_TYPE
source_packet_error[0] <= sink_packet_error[0].DB_MAX_OUTPUT_PORT_TYPE
source_packet_error[1] <= sink_packet_error[1].DB_MAX_OUTPUT_PORT_TYPE
source_valid_ctrl <= valid.DB_MAX_OUTPUT_PORT_TYPE
stall <= source_stall.DB_MAX_OUTPUT_PORT_TYPE


|BeamForming|LOW_PASS_FIR:proc_chain[1].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core
xIn_v[0] => Mux0.IN9
xIn_v[0] => Mux1.IN9
xIn_v[0] => dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13.xin[0]
xIn_c[0] => ~NO_FANOUT~
xIn_c[1] => ~NO_FANOUT~
xIn_c[2] => ~NO_FANOUT~
xIn_c[3] => ~NO_FANOUT~
xIn_c[4] => ~NO_FANOUT~
xIn_c[5] => ~NO_FANOUT~
xIn_c[6] => ~NO_FANOUT~
xIn_c[7] => ~NO_FANOUT~
xIn_0[0] => dspba_delay:d_xIn_0_13.xin[0]
xIn_0[1] => dspba_delay:d_xIn_0_13.xin[1]
xIn_0[2] => dspba_delay:d_xIn_0_13.xin[2]
xIn_0[3] => dspba_delay:d_xIn_0_13.xin[3]
xIn_0[4] => dspba_delay:d_xIn_0_13.xin[4]
xIn_0[5] => dspba_delay:d_xIn_0_13.xin[5]
xIn_0[6] => dspba_delay:d_xIn_0_13.xin[6]
xIn_0[7] => dspba_delay:d_xIn_0_13.xin[7]
xOut_v[0] <= u0_m0_wo0_oseq_gated_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
xOut_c[0] <= <GND>
xOut_c[1] <= <GND>
xOut_c[2] <= <GND>
xOut_c[3] <= <GND>
xOut_c[4] <= <GND>
xOut_c[5] <= <GND>
xOut_c[6] <= <GND>
xOut_c[7] <= <GND>
xOut_0[0] <= u0_m0_wo0_accum_o[0].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[1] <= u0_m0_wo0_accum_o[1].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[2] <= u0_m0_wo0_accum_o[2].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[3] <= u0_m0_wo0_accum_o[3].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[4] <= u0_m0_wo0_accum_o[4].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[5] <= u0_m0_wo0_accum_o[5].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[6] <= u0_m0_wo0_accum_o[6].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[7] <= u0_m0_wo0_accum_o[7].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[8] <= u0_m0_wo0_accum_o[8].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[9] <= u0_m0_wo0_accum_o[9].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[10] <= u0_m0_wo0_accum_o[10].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[11] <= u0_m0_wo0_accum_o[11].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[12] <= u0_m0_wo0_accum_o[12].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[13] <= u0_m0_wo0_accum_o[13].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[14] <= u0_m0_wo0_accum_o[14].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[15] <= u0_m0_wo0_accum_o[15].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[16] <= u0_m0_wo0_accum_o[16].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[17] <= u0_m0_wo0_accum_o[17].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[18] <= u0_m0_wo0_accum_o[18].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[19] <= u0_m0_wo0_accum_o[19].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[20] <= u0_m0_wo0_accum_o[20].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[21] <= u0_m0_wo0_accum_o[21].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[22] <= u0_m0_wo0_accum_o[22].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[23] <= u0_m0_wo0_accum_o[23].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[24] <= u0_m0_wo0_accum_o[24].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[25] <= u0_m0_wo0_accum_o[25].DB_MAX_OUTPUT_PORT_TYPE
clk => dspba_delay:u0_m0_wo0_memread.clk
clk => u0_m0_wo0_oseq_gated_reg_q[0].CLK
clk => u0_m0_wo0_oseq_eq.CLK
clk => u0_m0_wo0_oseq_q[0].CLK
clk => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[0].CLK
clk => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[1].CLK
clk => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[2].CLK
clk => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[3].CLK
clk => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[4].CLK
clk => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[5].CLK
clk => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[6].CLK
clk => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[7].CLK
clk => u0_m0_wo0_accum_o[0].CLK
clk => u0_m0_wo0_accum_o[1].CLK
clk => u0_m0_wo0_accum_o[2].CLK
clk => u0_m0_wo0_accum_o[3].CLK
clk => u0_m0_wo0_accum_o[4].CLK
clk => u0_m0_wo0_accum_o[5].CLK
clk => u0_m0_wo0_accum_o[6].CLK
clk => u0_m0_wo0_accum_o[7].CLK
clk => u0_m0_wo0_accum_o[8].CLK
clk => u0_m0_wo0_accum_o[9].CLK
clk => u0_m0_wo0_accum_o[10].CLK
clk => u0_m0_wo0_accum_o[11].CLK
clk => u0_m0_wo0_accum_o[12].CLK
clk => u0_m0_wo0_accum_o[13].CLK
clk => u0_m0_wo0_accum_o[14].CLK
clk => u0_m0_wo0_accum_o[15].CLK
clk => u0_m0_wo0_accum_o[16].CLK
clk => u0_m0_wo0_accum_o[17].CLK
clk => u0_m0_wo0_accum_o[18].CLK
clk => u0_m0_wo0_accum_o[19].CLK
clk => u0_m0_wo0_accum_o[20].CLK
clk => u0_m0_wo0_accum_o[21].CLK
clk => u0_m0_wo0_accum_o[22].CLK
clk => u0_m0_wo0_accum_o[23].CLK
clk => u0_m0_wo0_accum_o[24].CLK
clk => u0_m0_wo0_accum_o[25].CLK
clk => u0_m0_wo0_cm0_q[0].CLK
clk => u0_m0_wo0_cm0_q[1].CLK
clk => u0_m0_wo0_cm0_q[2].CLK
clk => u0_m0_wo0_cm0_q[3].CLK
clk => u0_m0_wo0_cm0_q[4].CLK
clk => u0_m0_wo0_cm0_q[5].CLK
clk => u0_m0_wo0_cm0_q[6].CLK
clk => u0_m0_wo0_cm0_q[7].CLK
clk => u0_m0_wo0_cm0_q[8].CLK
clk => u0_m0_wo0_cm0_q[9].CLK
clk => u0_m0_wo0_cm0_q[10].CLK
clk => u0_m0_wo0_cm0_q[11].CLK
clk => u0_m0_wo0_ca0_eq.CLK
clk => u0_m0_wo0_ca0_i[0].CLK
clk => u0_m0_wo0_ca0_i[1].CLK
clk => u0_m0_wo0_ca0_i[2].CLK
clk => u0_m0_wo0_ca0_i[3].CLK
clk => u0_m0_wo0_ca0_i[4].CLK
clk => u0_m0_wo0_ca0_i[5].CLK
clk => u0_m0_wo0_wi0_r0_wa0_i[0].CLK
clk => u0_m0_wo0_wi0_r0_wa0_i[1].CLK
clk => u0_m0_wo0_wi0_r0_wa0_i[2].CLK
clk => u0_m0_wo0_wi0_r0_wa0_i[3].CLK
clk => u0_m0_wo0_wi0_r0_wa0_i[4].CLK
clk => u0_m0_wo0_wi0_r0_wa0_i[5].CLK
clk => u0_m0_wo0_wi0_r0_ra0_add_0_0_o[0].CLK
clk => u0_m0_wo0_wi0_r0_ra0_add_0_0_o[1].CLK
clk => u0_m0_wo0_wi0_r0_ra0_add_0_0_o[2].CLK
clk => u0_m0_wo0_wi0_r0_ra0_add_0_0_o[3].CLK
clk => u0_m0_wo0_wi0_r0_ra0_add_0_0_o[4].CLK
clk => u0_m0_wo0_wi0_r0_ra0_add_0_0_o[5].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count0_i[0].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count0_i[1].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count0_i[2].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count0_i[3].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count0_i[4].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count0_i[5].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[0].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[1].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[2].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[3].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[4].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[5].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[6].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[0].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[1].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[2].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[3].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[4].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[5].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[6].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_eq.CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_i[0].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_i[1].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_i[2].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_i[3].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_i[4].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_i[5].CLK
clk => u0_m0_wo0_aseq_eq.CLK
clk => u0_m0_wo0_aseq_q[0].CLK
clk => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[0].CLK
clk => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[1].CLK
clk => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[2].CLK
clk => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[3].CLK
clk => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[4].CLK
clk => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[5].CLK
clk => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[6].CLK
clk => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[7].CLK
clk => u0_m0_wo0_run_count[0].CLK
clk => u0_m0_wo0_run_count[1].CLK
clk => u0_m0_wo0_run_enableQ[0].CLK
clk => u0_m0_wo0_run_q[0].CLK
clk => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[0].CLK
clk => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[1].CLK
clk => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[2].CLK
clk => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[3].CLK
clk => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[4].CLK
clk => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[5].CLK
clk => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[6].CLK
clk => dspba_delay:u0_m0_wo0_compute.clk
clk => dspba_delay:d_u0_m0_wo0_compute_q_14.clk
clk => dspba_delay:d_u0_m0_wo0_compute_q_15.clk
clk => dspba_delay:d_xIn_0_13.clk
clk => dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13.clk
clk => altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem.clock0
clk => LPM_MULT:u0_m0_wo0_mtree_mult1_0_component.CLOCK
areset => dspba_delay:u0_m0_wo0_memread.aclr
areset => u0_m0_wo0_oseq_gated_reg_q[0].ACLR
areset => u0_m0_wo0_oseq_eq.ACLR
areset => u0_m0_wo0_oseq_q[0].ACLR
areset => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[0].ACLR
areset => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[1].ACLR
areset => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[2].PRESET
areset => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[3].ACLR
areset => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[4].ACLR
areset => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[5].PRESET
areset => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[6].ACLR
areset => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[7].ACLR
areset => u0_m0_wo0_accum_o[0].ACLR
areset => u0_m0_wo0_accum_o[1].ACLR
areset => u0_m0_wo0_accum_o[2].ACLR
areset => u0_m0_wo0_accum_o[3].ACLR
areset => u0_m0_wo0_accum_o[4].ACLR
areset => u0_m0_wo0_accum_o[5].ACLR
areset => u0_m0_wo0_accum_o[6].ACLR
areset => u0_m0_wo0_accum_o[7].ACLR
areset => u0_m0_wo0_accum_o[8].ACLR
areset => u0_m0_wo0_accum_o[9].ACLR
areset => u0_m0_wo0_accum_o[10].ACLR
areset => u0_m0_wo0_accum_o[11].ACLR
areset => u0_m0_wo0_accum_o[12].ACLR
areset => u0_m0_wo0_accum_o[13].ACLR
areset => u0_m0_wo0_accum_o[14].ACLR
areset => u0_m0_wo0_accum_o[15].ACLR
areset => u0_m0_wo0_accum_o[16].ACLR
areset => u0_m0_wo0_accum_o[17].ACLR
areset => u0_m0_wo0_accum_o[18].ACLR
areset => u0_m0_wo0_accum_o[19].ACLR
areset => u0_m0_wo0_accum_o[20].ACLR
areset => u0_m0_wo0_accum_o[21].ACLR
areset => u0_m0_wo0_accum_o[22].ACLR
areset => u0_m0_wo0_accum_o[23].ACLR
areset => u0_m0_wo0_accum_o[24].ACLR
areset => u0_m0_wo0_accum_o[25].ACLR
areset => u0_m0_wo0_cm0_q[0].ACLR
areset => u0_m0_wo0_cm0_q[1].ACLR
areset => u0_m0_wo0_cm0_q[2].ACLR
areset => u0_m0_wo0_cm0_q[3].ACLR
areset => u0_m0_wo0_cm0_q[4].PRESET
areset => u0_m0_wo0_cm0_q[5].ACLR
areset => u0_m0_wo0_cm0_q[6].ACLR
areset => u0_m0_wo0_cm0_q[7].PRESET
areset => u0_m0_wo0_cm0_q[8].ACLR
areset => u0_m0_wo0_cm0_q[9].ACLR
areset => u0_m0_wo0_cm0_q[10].ACLR
areset => u0_m0_wo0_cm0_q[11].ACLR
areset => u0_m0_wo0_ca0_eq.ACLR
areset => u0_m0_wo0_ca0_i[0].ACLR
areset => u0_m0_wo0_ca0_i[1].ACLR
areset => u0_m0_wo0_ca0_i[2].ACLR
areset => u0_m0_wo0_ca0_i[3].ACLR
areset => u0_m0_wo0_ca0_i[4].ACLR
areset => u0_m0_wo0_ca0_i[5].ACLR
areset => u0_m0_wo0_wi0_r0_wa0_i[0].PRESET
areset => u0_m0_wo0_wi0_r0_wa0_i[1].ACLR
areset => u0_m0_wo0_wi0_r0_wa0_i[2].ACLR
areset => u0_m0_wo0_wi0_r0_wa0_i[3].PRESET
areset => u0_m0_wo0_wi0_r0_wa0_i[4].ACLR
areset => u0_m0_wo0_wi0_r0_wa0_i[5].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_add_0_0_o[0].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_add_0_0_o[1].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_add_0_0_o[2].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_add_0_0_o[3].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_add_0_0_o[4].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_add_0_0_o[5].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count0_i[0].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count0_i[1].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count0_i[2].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count0_i[3].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count0_i[4].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count0_i[5].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[0].PRESET
areset => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[1].PRESET
areset => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[2].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[3].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[4].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[5].PRESET
areset => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[6].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[0].PRESET
areset => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[1].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[2].PRESET
areset => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[3].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[4].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[5].PRESET
areset => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[6].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count1_eq.ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count1_i[0].PRESET
areset => u0_m0_wo0_wi0_r0_ra0_count1_i[1].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count1_i[2].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count1_i[3].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count1_i[4].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count1_i[5].ACLR
areset => u0_m0_wo0_aseq_eq.ACLR
areset => u0_m0_wo0_aseq_q[0].ACLR
areset => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[0].ACLR
areset => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[1].ACLR
areset => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[2].ACLR
areset => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[3].ACLR
areset => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[4].ACLR
areset => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[5].ACLR
areset => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[6].ACLR
areset => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[7].ACLR
areset => u0_m0_wo0_run_count[0].ACLR
areset => u0_m0_wo0_run_count[1].ACLR
areset => u0_m0_wo0_run_enableQ[0].ACLR
areset => u0_m0_wo0_run_q[0].ACLR
areset => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[0].PRESET
areset => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[1].PRESET
areset => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[2].ACLR
areset => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[3].ACLR
areset => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[4].ACLR
areset => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[5].PRESET
areset => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[6].ACLR
areset => dspba_delay:u0_m0_wo0_compute.aclr
areset => dspba_delay:d_u0_m0_wo0_compute_q_14.aclr
areset => dspba_delay:d_u0_m0_wo0_compute_q_15.aclr
areset => dspba_delay:d_xIn_0_13.aclr
areset => dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13.aclr
areset => LPM_MULT:u0_m0_wo0_mtree_mult1_0_component.ACLR


|BeamForming|LOW_PASS_FIR:proc_chain[1].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_memread
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|BeamForming|LOW_PASS_FIR:proc_chain[1].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_compute
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|BeamForming|LOW_PASS_FIR:proc_chain[1].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_14
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|BeamForming|LOW_PASS_FIR:proc_chain[1].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_15
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|BeamForming|LOW_PASS_FIR:proc_chain[1].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_13
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[1][1].CLK
clk => delay_signals[1][2].CLK
clk => delay_signals[1][3].CLK
clk => delay_signals[1][4].CLK
clk => delay_signals[1][5].CLK
clk => delay_signals[1][6].CLK
clk => delay_signals[1][7].CLK
clk => delay_signals[2][0].CLK
clk => delay_signals[2][1].CLK
clk => delay_signals[2][2].CLK
clk => delay_signals[2][3].CLK
clk => delay_signals[2][4].CLK
clk => delay_signals[2][5].CLK
clk => delay_signals[2][6].CLK
clk => delay_signals[2][7].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[1][1].ACLR
aclr => delay_signals[1][2].ACLR
aclr => delay_signals[1][3].ACLR
aclr => delay_signals[1][4].ACLR
aclr => delay_signals[1][5].ACLR
aclr => delay_signals[1][6].ACLR
aclr => delay_signals[1][7].ACLR
aclr => delay_signals[2][0].ACLR
aclr => delay_signals[2][1].ACLR
aclr => delay_signals[2][2].ACLR
aclr => delay_signals[2][3].ACLR
aclr => delay_signals[2][4].ACLR
aclr => delay_signals[2][5].ACLR
aclr => delay_signals[2][6].ACLR
aclr => delay_signals[2][7].ACLR
ena => delay_signals[2][7].ENA
ena => delay_signals[2][6].ENA
ena => delay_signals[2][5].ENA
ena => delay_signals[2][4].ENA
ena => delay_signals[2][3].ENA
ena => delay_signals[2][2].ENA
ena => delay_signals[2][1].ENA
ena => delay_signals[2][0].ENA
ena => delay_signals[1][7].ENA
ena => delay_signals[1][6].ENA
ena => delay_signals[1][5].ENA
ena => delay_signals[1][4].ENA
ena => delay_signals[1][3].ENA
ena => delay_signals[1][2].ENA
ena => delay_signals[1][1].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[2][0].DATAIN
xin[1] => delay_signals[2][1].DATAIN
xin[2] => delay_signals[2][2].DATAIN
xin[3] => delay_signals[2][3].DATAIN
xin[4] => delay_signals[2][4].DATAIN
xin[5] => delay_signals[2][5].DATAIN
xin[6] => delay_signals[2][6].DATAIN
xin[7] => delay_signals[2][7].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE


|BeamForming|LOW_PASS_FIR:proc_chain[1].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[2][0].ACLR
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[2][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|BeamForming|LOW_PASS_FIR:proc_chain[1].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem
wren_a => altsyncram_2jn3:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_2jn3:auto_generated.data_a[0]
data_a[1] => altsyncram_2jn3:auto_generated.data_a[1]
data_a[2] => altsyncram_2jn3:auto_generated.data_a[2]
data_a[3] => altsyncram_2jn3:auto_generated.data_a[3]
data_a[4] => altsyncram_2jn3:auto_generated.data_a[4]
data_a[5] => altsyncram_2jn3:auto_generated.data_a[5]
data_a[6] => altsyncram_2jn3:auto_generated.data_a[6]
data_a[7] => altsyncram_2jn3:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
address_a[0] => altsyncram_2jn3:auto_generated.address_a[0]
address_a[1] => altsyncram_2jn3:auto_generated.address_a[1]
address_a[2] => altsyncram_2jn3:auto_generated.address_a[2]
address_a[3] => altsyncram_2jn3:auto_generated.address_a[3]
address_a[4] => altsyncram_2jn3:auto_generated.address_a[4]
address_a[5] => altsyncram_2jn3:auto_generated.address_a[5]
address_b[0] => altsyncram_2jn3:auto_generated.address_b[0]
address_b[1] => altsyncram_2jn3:auto_generated.address_b[1]
address_b[2] => altsyncram_2jn3:auto_generated.address_b[2]
address_b[3] => altsyncram_2jn3:auto_generated.address_b[3]
address_b[4] => altsyncram_2jn3:auto_generated.address_b[4]
address_b[5] => altsyncram_2jn3:auto_generated.address_b[5]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_2jn3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_b[0] <= altsyncram_2jn3:auto_generated.q_b[0]
q_b[1] <= altsyncram_2jn3:auto_generated.q_b[1]
q_b[2] <= altsyncram_2jn3:auto_generated.q_b[2]
q_b[3] <= altsyncram_2jn3:auto_generated.q_b[3]
q_b[4] <= altsyncram_2jn3:auto_generated.q_b[4]
q_b[5] <= altsyncram_2jn3:auto_generated.q_b[5]
q_b[6] <= altsyncram_2jn3:auto_generated.q_b[6]
q_b[7] <= altsyncram_2jn3:auto_generated.q_b[7]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|BeamForming|LOW_PASS_FIR:proc_chain[1].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem|altsyncram_2jn3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0


|BeamForming|LOW_PASS_FIR:proc_chain[1].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo0_mtree_mult1_0_component
dataa[0] => mult_fcu:auto_generated.dataa[0]
dataa[1] => mult_fcu:auto_generated.dataa[1]
dataa[2] => mult_fcu:auto_generated.dataa[2]
dataa[3] => mult_fcu:auto_generated.dataa[3]
dataa[4] => mult_fcu:auto_generated.dataa[4]
dataa[5] => mult_fcu:auto_generated.dataa[5]
dataa[6] => mult_fcu:auto_generated.dataa[6]
dataa[7] => mult_fcu:auto_generated.dataa[7]
dataa[8] => mult_fcu:auto_generated.dataa[8]
dataa[9] => mult_fcu:auto_generated.dataa[9]
dataa[10] => mult_fcu:auto_generated.dataa[10]
dataa[11] => mult_fcu:auto_generated.dataa[11]
datab[0] => mult_fcu:auto_generated.datab[0]
datab[1] => mult_fcu:auto_generated.datab[1]
datab[2] => mult_fcu:auto_generated.datab[2]
datab[3] => mult_fcu:auto_generated.datab[3]
datab[4] => mult_fcu:auto_generated.datab[4]
datab[5] => mult_fcu:auto_generated.datab[5]
datab[6] => mult_fcu:auto_generated.datab[6]
datab[7] => mult_fcu:auto_generated.datab[7]
sum[0] => ~NO_FANOUT~
aclr => mult_fcu:auto_generated.aclr
sclr => ~NO_FANOUT~
clock => mult_fcu:auto_generated.clock
clken => ~NO_FANOUT~
result[0] <= mult_fcu:auto_generated.result[0]
result[1] <= mult_fcu:auto_generated.result[1]
result[2] <= mult_fcu:auto_generated.result[2]
result[3] <= mult_fcu:auto_generated.result[3]
result[4] <= mult_fcu:auto_generated.result[4]
result[5] <= mult_fcu:auto_generated.result[5]
result[6] <= mult_fcu:auto_generated.result[6]
result[7] <= mult_fcu:auto_generated.result[7]
result[8] <= mult_fcu:auto_generated.result[8]
result[9] <= mult_fcu:auto_generated.result[9]
result[10] <= mult_fcu:auto_generated.result[10]
result[11] <= mult_fcu:auto_generated.result[11]
result[12] <= mult_fcu:auto_generated.result[12]
result[13] <= mult_fcu:auto_generated.result[13]
result[14] <= mult_fcu:auto_generated.result[14]
result[15] <= mult_fcu:auto_generated.result[15]
result[16] <= mult_fcu:auto_generated.result[16]
result[17] <= mult_fcu:auto_generated.result[17]
result[18] <= mult_fcu:auto_generated.result[18]
result[19] <= mult_fcu:auto_generated.result[19]


|BeamForming|LOW_PASS_FIR:proc_chain[1].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo0_mtree_mult1_0_component|mult_fcu:auto_generated
aclr => mac_mult1.ACLR
aclr => mac_out2.ACLR
clock => mac_mult1.CLK
clock => mac_out2.CLK
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[11] => mac_mult1.DATAA11
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
datab[7] => mac_mult1.DATAB7
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15
result[16] <= mac_out2.DATAOUT16
result[17] <= mac_out2.DATAOUT17
result[18] <= mac_out2.DATAOUT18
result[19] <= mac_out2.DATAOUT19


|BeamForming|LOW_PASS_FIR:proc_chain[1].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|auk_dspip_roundsat_hpfir:\real_passthrough:gen_outp_blk:0:outp_blk
clk => ~NO_FANOUT~
reset_n => ~NO_FANOUT~
enable => valid.DATAIN
datain[0] => dataout[0].DATAIN
datain[1] => dataout[1].DATAIN
datain[2] => dataout[2].DATAIN
datain[3] => dataout[3].DATAIN
datain[4] => dataout[4].DATAIN
datain[5] => dataout[5].DATAIN
datain[6] => dataout[6].DATAIN
datain[7] => dataout[7].DATAIN
datain[8] => dataout[8].DATAIN
datain[9] => dataout[9].DATAIN
datain[10] => dataout[10].DATAIN
datain[11] => dataout[11].DATAIN
datain[12] => dataout[12].DATAIN
datain[13] => dataout[13].DATAIN
datain[14] => dataout[14].DATAIN
datain[15] => dataout[15].DATAIN
datain[16] => dataout[16].DATAIN
datain[17] => dataout[17].DATAIN
datain[18] => dataout[18].DATAIN
datain[19] => dataout[19].DATAIN
datain[20] => dataout[20].DATAIN
datain[21] => dataout[21].DATAIN
datain[22] => dataout[22].DATAIN
datain[23] => dataout[23].DATAIN
datain[24] => dataout[24].DATAIN
datain[25] => dataout[25].DATAIN
valid <= enable.DB_MAX_OUTPUT_PORT_TYPE
dataout[0] <= datain[0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= datain[1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= datain[2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= datain[3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= datain[4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= datain[5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= datain[6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= datain[7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= datain[8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= datain[9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= datain[10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= datain[11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= datain[12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= datain[13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= datain[14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= datain[15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= datain[16].DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= datain[17].DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= datain[18].DB_MAX_OUTPUT_PORT_TYPE
dataout[19] <= datain[19].DB_MAX_OUTPUT_PORT_TYPE
dataout[20] <= datain[20].DB_MAX_OUTPUT_PORT_TYPE
dataout[21] <= datain[21].DB_MAX_OUTPUT_PORT_TYPE
dataout[22] <= datain[22].DB_MAX_OUTPUT_PORT_TYPE
dataout[23] <= datain[23].DB_MAX_OUTPUT_PORT_TYPE
dataout[24] <= datain[24].DB_MAX_OUTPUT_PORT_TYPE
dataout[25] <= datain[25].DB_MAX_OUTPUT_PORT_TYPE


|BeamForming|CIC:proc_chain[2].cic_inst
in_error[0] => in_error[0].IN1
in_error[1] => in_error[1].IN1
in_valid => in_valid.IN1
in_ready <= CIC_cic_ii_0:cic_ii_0.in_ready
in_data[0] => in_data[0].IN1
in_data[1] => in_data[1].IN1
out_data[0] <= CIC_cic_ii_0:cic_ii_0.out_data
out_data[1] <= CIC_cic_ii_0:cic_ii_0.out_data
out_data[2] <= CIC_cic_ii_0:cic_ii_0.out_data
out_data[3] <= CIC_cic_ii_0:cic_ii_0.out_data
out_data[4] <= CIC_cic_ii_0:cic_ii_0.out_data
out_data[5] <= CIC_cic_ii_0:cic_ii_0.out_data
out_data[6] <= CIC_cic_ii_0:cic_ii_0.out_data
out_data[7] <= CIC_cic_ii_0:cic_ii_0.out_data
out_error[0] <= CIC_cic_ii_0:cic_ii_0.out_error
out_error[1] <= CIC_cic_ii_0:cic_ii_0.out_error
out_valid <= CIC_cic_ii_0:cic_ii_0.out_valid
out_ready => out_ready.IN1
clk => clk.IN1
reset_n => reset_n.IN1


|BeamForming|CIC:proc_chain[2].cic_inst|CIC_cic_ii_0:cic_ii_0
in_data[0] => alt_cic_core:core.in_data[0][0]
in_data[1] => alt_cic_core:core.in_data[0][1]
out_ready => alt_cic_core:core.out_ready
in_valid => alt_cic_core:core.in_valid
clk => alt_cic_core:core.clk
clken => alt_cic_core:core.clken
reset_n => alt_cic_core:core.reset_n
in_ready <= alt_cic_core:core.in_ready
in_error[0] => alt_cic_core:core.in_error[0]
in_error[1] => alt_cic_core:core.in_error[1]
out_error[0] <= alt_cic_core:core.out_error[0]
out_error[1] <= alt_cic_core:core.out_error[1]
out_data[0] <= alt_cic_core:core.out_data[0][0]
out_data[1] <= alt_cic_core:core.out_data[0][1]
out_data[2] <= alt_cic_core:core.out_data[0][2]
out_data[3] <= alt_cic_core:core.out_data[0][3]
out_data[4] <= alt_cic_core:core.out_data[0][4]
out_data[5] <= alt_cic_core:core.out_data[0][5]
out_data[6] <= alt_cic_core:core.out_data[0][6]
out_data[7] <= alt_cic_core:core.out_data[0][7]
out_valid <= alt_cic_core:core.out_valid


|BeamForming|CIC:proc_chain[2].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core
clk => clk.IN3
clken => clken.IN1
reset_n => reset_n.IN3
rate[0] => alt_cic_dec_siso:dec_one.rate[0]
rate[1] => alt_cic_dec_siso:dec_one.rate[1]
rate[2] => alt_cic_dec_siso:dec_one.rate[2]
rate[3] => alt_cic_dec_siso:dec_one.rate[3]
rate[4] => alt_cic_dec_siso:dec_one.rate[4]
rate[5] => alt_cic_dec_siso:dec_one.rate[5]
in_startofpacket => in_startofpacket.IN1
in_endofpacket => in_endofpacket.IN1
in_data[0][0] => in_data_vector[0].IN1
in_data[0][1] => in_data_vector[1].IN1
in_ready <= auk_dspip_avalon_streaming_sink:input_sink.at_sink_ready
in_valid => in_valid.IN1
out_channel[0] <= auk_dspip_avalon_streaming_source:output_source_0.at_source_channel
out_startofpacket <= auk_dspip_avalon_streaming_source:output_source_0.at_source_sop
out_endofpacket <= auk_dspip_avalon_streaming_source:output_source_0.at_source_eop
in_error[0] => in_error[0].IN1
in_error[1] => in_error[1].IN1
out_error[0] <= auk_dspip_avalon_streaming_source:output_source_0.at_source_error
out_error[1] <= auk_dspip_avalon_streaming_source:output_source_0.at_source_error
out_ready => out_ready.IN1
out_data[0][0] <= auk_dspip_avalon_streaming_source:output_source_0.at_source_data
out_data[0][1] <= auk_dspip_avalon_streaming_source:output_source_0.at_source_data
out_data[0][2] <= auk_dspip_avalon_streaming_source:output_source_0.at_source_data
out_data[0][3] <= auk_dspip_avalon_streaming_source:output_source_0.at_source_data
out_data[0][4] <= auk_dspip_avalon_streaming_source:output_source_0.at_source_data
out_data[0][5] <= auk_dspip_avalon_streaming_source:output_source_0.at_source_data
out_data[0][6] <= auk_dspip_avalon_streaming_source:output_source_0.at_source_data
out_data[0][7] <= auk_dspip_avalon_streaming_source:output_source_0.at_source_data
out_valid <= auk_dspip_avalon_streaming_source:output_source_0.at_source_valid


|BeamForming|CIC:proc_chain[2].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink
clk => scfifo:sink_FIFO.clock
clk => data_valid~reg0.CLK
reset_n => scfifo:sink_FIFO.sclr
data[0] <= scfifo:sink_FIFO.q[0]
data[1] <= scfifo:sink_FIFO.q[1]
data_valid <= data_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
sink_ready_ctrl => scfifo:sink_FIFO.rdreq
sink_ready_ctrl => data_valid~reg0.DATAIN
sink_stall <= scfifo:sink_FIFO.almost_empty
packet_error[0] <= at_sink_error[0].DB_MAX_OUTPUT_PORT_TYPE
packet_error[1] <= at_sink_error[1].DB_MAX_OUTPUT_PORT_TYPE
send_sop <= scfifo:sink_FIFO.q[3]
send_eop <= scfifo:sink_FIFO.q[2]
at_sink_ready <= scfifo:sink_FIFO.full
at_sink_valid => scfifo:sink_FIFO.wrreq
at_sink_data[0] => scfifo:sink_FIFO.data[0]
at_sink_data[1] => scfifo:sink_FIFO.data[1]
at_sink_sop => scfifo:sink_FIFO.data[3]
at_sink_eop => scfifo:sink_FIFO.data[2]
at_sink_error[0] => packet_error[0].DATAIN
at_sink_error[1] => packet_error[1].DATAIN


|BeamForming|CIC:proc_chain[2].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO
data[0] => scfifo_rd71:auto_generated.data[0]
data[1] => scfifo_rd71:auto_generated.data[1]
data[2] => scfifo_rd71:auto_generated.data[2]
data[3] => scfifo_rd71:auto_generated.data[3]
q[0] <= scfifo_rd71:auto_generated.q[0]
q[1] <= scfifo_rd71:auto_generated.q[1]
q[2] <= scfifo_rd71:auto_generated.q[2]
q[3] <= scfifo_rd71:auto_generated.q[3]
wrreq => scfifo_rd71:auto_generated.wrreq
rdreq => scfifo_rd71:auto_generated.rdreq
clock => scfifo_rd71:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => scfifo_rd71:auto_generated.sclr
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= <GND>
full <= scfifo_rd71:auto_generated.full
almost_full <= <GND>
almost_empty <= scfifo_rd71:auto_generated.almost_empty
usedw[0] <= <GND>
usedw[1] <= <GND>
usedw[2] <= <GND>


|BeamForming|CIC:proc_chain[2].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_rd71:auto_generated
almost_empty <= almost_empty.DB_MAX_OUTPUT_PORT_TYPE
clock => a_dpfifo_cjv:dpfifo.clock
clock => dffe_nae.CLK
data[0] => a_dpfifo_cjv:dpfifo.data[0]
data[1] => a_dpfifo_cjv:dpfifo.data[1]
data[2] => a_dpfifo_cjv:dpfifo.data[2]
data[3] => a_dpfifo_cjv:dpfifo.data[3]
full <= a_dpfifo_cjv:dpfifo.full
q[0] <= a_dpfifo_cjv:dpfifo.q[0]
q[1] <= a_dpfifo_cjv:dpfifo.q[1]
q[2] <= a_dpfifo_cjv:dpfifo.q[2]
q[3] <= a_dpfifo_cjv:dpfifo.q[3]
rdreq => a_dpfifo_cjv:dpfifo.rreq
rdreq => _.IN1
rdreq => _.IN0
sclr => a_dpfifo_cjv:dpfifo.sclr
sclr => _.IN0
sclr => _.IN0
wrreq => a_dpfifo_cjv:dpfifo.wreq
wrreq => _.IN0
wrreq => _.IN1


|BeamForming|CIC:proc_chain[2].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_rd71:auto_generated|a_dpfifo_cjv:dpfifo
clock => altsyncram_b4h1:FIFOram.clock0
clock => altsyncram_b4h1:FIFOram.clock1
clock => cntr_r9b:rd_ptr_msb.clock
clock => cntr_8a7:usedw_counter.clock
clock => cntr_s9b:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => wrreq_delay.CLK
data[0] => altsyncram_b4h1:FIFOram.data_a[0]
data[1] => altsyncram_b4h1:FIFOram.data_a[1]
data[2] => altsyncram_b4h1:FIFOram.data_a[2]
data[3] => altsyncram_b4h1:FIFOram.data_a[3]
full <= full_dff.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_b4h1:FIFOram.q_b[0]
q[1] <= altsyncram_b4h1:FIFOram.q_b[1]
q[2] <= altsyncram_b4h1:FIFOram.q_b[2]
q[3] <= altsyncram_b4h1:FIFOram.q_b[3]
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => cntr_r9b:rd_ptr_msb.sclr
sclr => cntr_8a7:usedw_counter.sclr
sclr => cntr_s9b:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
usedw[0] <= cntr_8a7:usedw_counter.q[0]
usedw[1] <= cntr_8a7:usedw_counter.q[1]
usedw[2] <= cntr_8a7:usedw_counter.q[2]
wreq => valid_wreq.IN0


|BeamForming|CIC:proc_chain[2].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_rd71:auto_generated|a_dpfifo_cjv:dpfifo|altsyncram_b4h1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE


|BeamForming|CIC:proc_chain[2].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_rd71:auto_generated|a_dpfifo_cjv:dpfifo|cmpr_gs8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1


|BeamForming|CIC:proc_chain[2].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_rd71:auto_generated|a_dpfifo_cjv:dpfifo|cmpr_gs8:two_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1


|BeamForming|CIC:proc_chain[2].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_rd71:auto_generated|a_dpfifo_cjv:dpfifo|cntr_r9b:rd_ptr_msb
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|BeamForming|CIC:proc_chain[2].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_rd71:auto_generated|a_dpfifo_cjv:dpfifo|cntr_8a7:usedw_counter
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB


|BeamForming|CIC:proc_chain[2].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_rd71:auto_generated|a_dpfifo_cjv:dpfifo|cntr_s9b:wr_ptr
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|BeamForming|CIC:proc_chain[2].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0
clk => scfifo:source_FIFO.clock
clk => source_valid_s.CLK
reset_n => source_valid_s.OUTPUTSELECT
reset_n => scfifo:source_FIFO.sclr
data[0] => scfifo:source_FIFO.data[0]
data[1] => scfifo:source_FIFO.data[1]
data[2] => scfifo:source_FIFO.data[2]
data[3] => scfifo:source_FIFO.data[3]
data[4] => scfifo:source_FIFO.data[4]
data[5] => scfifo:source_FIFO.data[5]
data[6] => scfifo:source_FIFO.data[6]
data[7] => scfifo:source_FIFO.data[7]
data_count[0] => scfifo:source_FIFO.data[8]
source_valid_ctrl => scfifo:source_FIFO.wrreq
source_stall <= scfifo:source_FIFO.almost_full
packet_error[0] => at_source_error[0].DATAIN
packet_error[1] => at_source_error[1].DATAIN
at_source_ready => source_fifo_rdreq.IN1
at_source_valid <= source_valid_s.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[0] <= scfifo:source_FIFO.q[0]
at_source_data[1] <= scfifo:source_FIFO.q[1]
at_source_data[2] <= scfifo:source_FIFO.q[2]
at_source_data[3] <= scfifo:source_FIFO.q[3]
at_source_data[4] <= scfifo:source_FIFO.q[4]
at_source_data[5] <= scfifo:source_FIFO.q[5]
at_source_data[6] <= scfifo:source_FIFO.q[6]
at_source_data[7] <= scfifo:source_FIFO.q[7]
at_source_channel[0] <= scfifo:source_FIFO.q[8]
at_source_error[0] <= packet_error[0].DB_MAX_OUTPUT_PORT_TYPE
at_source_error[1] <= packet_error[1].DB_MAX_OUTPUT_PORT_TYPE
at_source_sop <= scfifo:source_FIFO.q[8]
at_source_eop <= scfifo:source_FIFO.q[8]


|BeamForming|CIC:proc_chain[2].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO
data[0] => scfifo_tg71:auto_generated.data[0]
data[1] => scfifo_tg71:auto_generated.data[1]
data[2] => scfifo_tg71:auto_generated.data[2]
data[3] => scfifo_tg71:auto_generated.data[3]
data[4] => scfifo_tg71:auto_generated.data[4]
data[5] => scfifo_tg71:auto_generated.data[5]
data[6] => scfifo_tg71:auto_generated.data[6]
data[7] => scfifo_tg71:auto_generated.data[7]
data[8] => scfifo_tg71:auto_generated.data[8]
q[0] <= scfifo_tg71:auto_generated.q[0]
q[1] <= scfifo_tg71:auto_generated.q[1]
q[2] <= scfifo_tg71:auto_generated.q[2]
q[3] <= scfifo_tg71:auto_generated.q[3]
q[4] <= scfifo_tg71:auto_generated.q[4]
q[5] <= scfifo_tg71:auto_generated.q[5]
q[6] <= scfifo_tg71:auto_generated.q[6]
q[7] <= scfifo_tg71:auto_generated.q[7]
q[8] <= scfifo_tg71:auto_generated.q[8]
wrreq => scfifo_tg71:auto_generated.wrreq
rdreq => scfifo_tg71:auto_generated.rdreq
clock => scfifo_tg71:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => scfifo_tg71:auto_generated.sclr
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= scfifo_tg71:auto_generated.empty
full <= <GND>
almost_full <= scfifo_tg71:auto_generated.almost_full
almost_empty <= <GND>
usedw[0] <= <GND>
usedw[1] <= <GND>
usedw[2] <= <GND>
usedw[3] <= <GND>
usedw[4] <= <GND>


|BeamForming|CIC:proc_chain[2].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_tg71:auto_generated
almost_full <= dffe_af.DB_MAX_OUTPUT_PORT_TYPE
clock => a_dpfifo_qov:dpfifo.clock
clock => dffe_af.CLK
data[0] => a_dpfifo_qov:dpfifo.data[0]
data[1] => a_dpfifo_qov:dpfifo.data[1]
data[2] => a_dpfifo_qov:dpfifo.data[2]
data[3] => a_dpfifo_qov:dpfifo.data[3]
data[4] => a_dpfifo_qov:dpfifo.data[4]
data[5] => a_dpfifo_qov:dpfifo.data[5]
data[6] => a_dpfifo_qov:dpfifo.data[6]
data[7] => a_dpfifo_qov:dpfifo.data[7]
data[8] => a_dpfifo_qov:dpfifo.data[8]
empty <= a_dpfifo_qov:dpfifo.empty
q[0] <= a_dpfifo_qov:dpfifo.q[0]
q[1] <= a_dpfifo_qov:dpfifo.q[1]
q[2] <= a_dpfifo_qov:dpfifo.q[2]
q[3] <= a_dpfifo_qov:dpfifo.q[3]
q[4] <= a_dpfifo_qov:dpfifo.q[4]
q[5] <= a_dpfifo_qov:dpfifo.q[5]
q[6] <= a_dpfifo_qov:dpfifo.q[6]
q[7] <= a_dpfifo_qov:dpfifo.q[7]
q[8] <= a_dpfifo_qov:dpfifo.q[8]
rdreq => a_dpfifo_qov:dpfifo.rreq
rdreq => _.IN1
rdreq => _.IN0
sclr => a_dpfifo_qov:dpfifo.sclr
sclr => _.IN0
sclr => _.IN0
wrreq => a_dpfifo_qov:dpfifo.wreq
wrreq => _.IN0
wrreq => _.IN1


|BeamForming|CIC:proc_chain[2].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_tg71:auto_generated|a_dpfifo_qov:dpfifo
clock => altsyncram_j7h1:FIFOram.clock0
clock => altsyncram_j7h1:FIFOram.clock1
clock => cntr_t9b:rd_ptr_msb.clock
clock => cntr_aa7:usedw_counter.clock
clock => cntr_u9b:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[4].CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => wrreq_delay.CLK
data[0] => altsyncram_j7h1:FIFOram.data_a[0]
data[1] => altsyncram_j7h1:FIFOram.data_a[1]
data[2] => altsyncram_j7h1:FIFOram.data_a[2]
data[3] => altsyncram_j7h1:FIFOram.data_a[3]
data[4] => altsyncram_j7h1:FIFOram.data_a[4]
data[5] => altsyncram_j7h1:FIFOram.data_a[5]
data[6] => altsyncram_j7h1:FIFOram.data_a[6]
data[7] => altsyncram_j7h1:FIFOram.data_a[7]
data[8] => altsyncram_j7h1:FIFOram.data_a[8]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_j7h1:FIFOram.q_b[0]
q[1] <= altsyncram_j7h1:FIFOram.q_b[1]
q[2] <= altsyncram_j7h1:FIFOram.q_b[2]
q[3] <= altsyncram_j7h1:FIFOram.q_b[3]
q[4] <= altsyncram_j7h1:FIFOram.q_b[4]
q[5] <= altsyncram_j7h1:FIFOram.q_b[5]
q[6] <= altsyncram_j7h1:FIFOram.q_b[6]
q[7] <= altsyncram_j7h1:FIFOram.q_b[7]
q[8] <= altsyncram_j7h1:FIFOram.q_b[8]
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => cntr_t9b:rd_ptr_msb.sclr
sclr => cntr_aa7:usedw_counter.sclr
sclr => cntr_u9b:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
usedw[0] <= cntr_aa7:usedw_counter.q[0]
usedw[1] <= cntr_aa7:usedw_counter.q[1]
usedw[2] <= cntr_aa7:usedw_counter.q[2]
usedw[3] <= cntr_aa7:usedw_counter.q[3]
usedw[4] <= cntr_aa7:usedw_counter.q[4]
wreq => valid_wreq.IN0


|BeamForming|CIC:proc_chain[2].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_tg71:auto_generated|a_dpfifo_qov:dpfifo|altsyncram_j7h1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE


|BeamForming|CIC:proc_chain[2].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_tg71:auto_generated|a_dpfifo_qov:dpfifo|cmpr_is8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|BeamForming|CIC:proc_chain[2].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_tg71:auto_generated|a_dpfifo_qov:dpfifo|cmpr_is8:two_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|BeamForming|CIC:proc_chain[2].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_tg71:auto_generated|a_dpfifo_qov:dpfifo|cntr_t9b:rd_ptr_msb
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|BeamForming|CIC:proc_chain[2].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_tg71:auto_generated|a_dpfifo_qov:dpfifo|cntr_aa7:usedw_counter
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB


|BeamForming|CIC:proc_chain[2].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_tg71:auto_generated|a_dpfifo_qov:dpfifo|cntr_u9b:wr_ptr
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|BeamForming|CIC:proc_chain[2].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller
clk => auk_dspip_avalon_streaming_small_fifo:ready_FIFO.clock
clk => stall_reg.CLK
clk_en => ready_fifo_wrreq.IN1
clk_en => ready_fifo_rdreq.IN1
clk_en => stall_w_pipelined_2.IN1
reset_n => stall_reg.OUTPUTSELECT
reset_n => auk_dspip_avalon_streaming_small_fifo:ready_FIFO.sclr
reset_n => reset_design.DATAIN
ready => auk_dspip_avalon_streaming_small_fifo:ready_FIFO.data[0]
ready => sink_ready_ctrl_w.DATAA
sink_packet_error[0] => source_packet_error[0].DATAIN
sink_packet_error[1] => source_packet_error[1].DATAIN
sink_stall => stall_w.IN0
source_stall => stall_w.IN1
valid => source_valid_ctrl.IN1
reset_design <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
sink_ready_ctrl <= sink_ready_ctrl_w.DB_MAX_OUTPUT_PORT_TYPE
source_packet_error[0] <= sink_packet_error[0].DB_MAX_OUTPUT_PORT_TYPE
source_packet_error[1] <= sink_packet_error[1].DB_MAX_OUTPUT_PORT_TYPE
source_valid_ctrl <= source_valid_ctrl.DB_MAX_OUTPUT_PORT_TYPE
stall <= stall_reg.DB_MAX_OUTPUT_PORT_TYPE


|BeamForming|CIC:proc_chain[2].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO
clock => fifo_usedw[0].CLK
clock => fifo_usedw[1].CLK
clock => fifo_usedw[2].CLK
clock => rd_addr_ptr[0].CLK
clock => rd_addr_ptr[1].CLK
clock => rd_addr_ptr[2].CLK
clock => fifo_array[0][0].CLK
clock => fifo_array[1][0].CLK
clock => fifo_array[2][0].CLK
clock => fifo_array[3][0].CLK
clock => fifo_array[4][0].CLK
clock => fifo_array[5][0].CLK
clock => wr_addr_ptr[0].CLK
clock => wr_addr_ptr[1].CLK
clock => wr_addr_ptr[2].CLK
data[0] => fifo_array.DATAB
data[0] => fifo_array.DATAB
data[0] => fifo_array.DATAB
data[0] => fifo_array.DATAB
data[0] => fifo_array.DATAB
data[0] => fifo_array.DATAB
empty <= Equal2.DB_MAX_OUTPUT_PORT_TYPE
full <= Equal3.DB_MAX_OUTPUT_PORT_TYPE
almost_full <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
rdreq => fifo_read.IN1
rdreq => usedw_process.IN1
rdreq => usedw_process.IN1
sclr => wr_addr_ptr.OUTPUTSELECT
sclr => wr_addr_ptr.OUTPUTSELECT
sclr => wr_addr_ptr.OUTPUTSELECT
sclr => fifo_array.OUTPUTSELECT
sclr => fifo_array.OUTPUTSELECT
sclr => fifo_array.OUTPUTSELECT
sclr => fifo_array.OUTPUTSELECT
sclr => fifo_array.OUTPUTSELECT
sclr => fifo_array.OUTPUTSELECT
sclr => rd_addr_ptr.OUTPUTSELECT
sclr => rd_addr_ptr.OUTPUTSELECT
sclr => rd_addr_ptr.OUTPUTSELECT
sclr => fifo_usedw.OUTPUTSELECT
sclr => fifo_usedw.OUTPUTSELECT
sclr => fifo_usedw.OUTPUTSELECT
usedw[0] <= fifo_usedw[0].DB_MAX_OUTPUT_PORT_TYPE
usedw[1] <= fifo_usedw[1].DB_MAX_OUTPUT_PORT_TYPE
usedw[2] <= fifo_usedw[2].DB_MAX_OUTPUT_PORT_TYPE
wrreq => usedw_process.IN1
wrreq => usedw_process.IN1


|BeamForming|CIC:proc_chain[2].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one
clk => clk.IN13
reset => reset.IN13
ena => ena.IN8
rate[0] => ~NO_FANOUT~
rate[1] => ~NO_FANOUT~
rate[2] => ~NO_FANOUT~
rate[3] => ~NO_FANOUT~
rate[4] => ~NO_FANOUT~
rate[5] => ~NO_FANOUT~
din[0][0] => integrator[0].din_temp[0].IN1
din[0][1] => integrator[0].din_temp[1].IN21
dout_valid <= always2.DB_MAX_OUTPUT_PORT_TYPE
channel_out[0] <= counter_module:channel_out_int_inst.counter_out
channel_out[-1] <= counter_module:channel_out_int_inst.counter_out
dout[0][0] <= auk_dspip_differentiator:differentiate_stages[3].auk_dsp_diff.dout
dout[0][1] <= auk_dspip_differentiator:differentiate_stages[3].auk_dsp_diff.dout
dout[0][2] <= auk_dspip_differentiator:differentiate_stages[3].auk_dsp_diff.dout
dout[0][3] <= auk_dspip_differentiator:differentiate_stages[3].auk_dsp_diff.dout
dout[0][4] <= auk_dspip_differentiator:differentiate_stages[3].auk_dsp_diff.dout
dout[0][5] <= auk_dspip_differentiator:differentiate_stages[3].auk_dsp_diff.dout
dout[0][6] <= auk_dspip_differentiator:differentiate_stages[3].auk_dsp_diff.dout
dout[0][7] <= auk_dspip_differentiator:differentiate_stages[3].auk_dsp_diff.dout
din_ready <= <VCC>


|BeamForming|CIC:proc_chain[2].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[0].integration
clk => auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.clk
reset => auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.reset
ena => auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.enable
din[0] => Add0.IN22
din[1] => Add0.IN21
din[2] => Add0.IN20
din[3] => Add0.IN19
din[4] => Add0.IN18
din[5] => Add0.IN17
din[6] => Add0.IN16
din[7] => Add0.IN15
din[8] => Add0.IN14
din[9] => Add0.IN13
din[10] => Add0.IN12
din[11] => Add0.IN11
din[12] => Add0.IN10
din[13] => Add0.IN9
din[14] => Add0.IN8
din[15] => Add0.IN7
din[16] => Add0.IN6
din[17] => Add0.IN5
din[18] => Add0.IN4
din[19] => Add0.IN3
din[20] => Add0.IN2
din[21] => Add0.IN1
dout[0] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[0]
dout[1] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[1]
dout[2] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[2]
dout[3] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[3]
dout[4] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[4]
dout[5] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[5]
dout[6] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[6]
dout[7] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[7]
dout[8] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[8]
dout[9] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[9]
dout[10] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[10]
dout[11] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[11]
dout[12] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[12]
dout[13] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[13]
dout[14] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[14]
dout[15] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[15]
dout[16] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[16]
dout[17] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[17]
dout[18] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[18]
dout[19] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[19]
dout[20] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[20]
dout[21] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[21]


|BeamForming|CIC:proc_chain[2].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
clk => \register_fifo:fifo_data[0][17].CLK
clk => \register_fifo:fifo_data[0][18].CLK
clk => \register_fifo:fifo_data[0][19].CLK
clk => \register_fifo:fifo_data[0][20].CLK
clk => \register_fifo:fifo_data[0][21].CLK
reset => \register_fifo:fifo_data[0][0].ACLR
reset => \register_fifo:fifo_data[0][1].ACLR
reset => \register_fifo:fifo_data[0][2].ACLR
reset => \register_fifo:fifo_data[0][3].ACLR
reset => \register_fifo:fifo_data[0][4].ACLR
reset => \register_fifo:fifo_data[0][5].ACLR
reset => \register_fifo:fifo_data[0][6].ACLR
reset => \register_fifo:fifo_data[0][7].ACLR
reset => \register_fifo:fifo_data[0][8].ACLR
reset => \register_fifo:fifo_data[0][9].ACLR
reset => \register_fifo:fifo_data[0][10].ACLR
reset => \register_fifo:fifo_data[0][11].ACLR
reset => \register_fifo:fifo_data[0][12].ACLR
reset => \register_fifo:fifo_data[0][13].ACLR
reset => \register_fifo:fifo_data[0][14].ACLR
reset => \register_fifo:fifo_data[0][15].ACLR
reset => \register_fifo:fifo_data[0][16].ACLR
reset => \register_fifo:fifo_data[0][17].ACLR
reset => \register_fifo:fifo_data[0][18].ACLR
reset => \register_fifo:fifo_data[0][19].ACLR
reset => \register_fifo:fifo_data[0][20].ACLR
reset => \register_fifo:fifo_data[0][21].ACLR
enable => \register_fifo:fifo_data[0][21].ENA
enable => \register_fifo:fifo_data[0][20].ENA
enable => \register_fifo:fifo_data[0][19].ENA
enable => \register_fifo:fifo_data[0][18].ENA
enable => \register_fifo:fifo_data[0][17].ENA
enable => \register_fifo:fifo_data[0][16].ENA
enable => \register_fifo:fifo_data[0][15].ENA
enable => \register_fifo:fifo_data[0][14].ENA
enable => \register_fifo:fifo_data[0][13].ENA
enable => \register_fifo:fifo_data[0][12].ENA
enable => \register_fifo:fifo_data[0][11].ENA
enable => \register_fifo:fifo_data[0][10].ENA
enable => \register_fifo:fifo_data[0][9].ENA
enable => \register_fifo:fifo_data[0][8].ENA
enable => \register_fifo:fifo_data[0][7].ENA
enable => \register_fifo:fifo_data[0][6].ENA
enable => \register_fifo:fifo_data[0][5].ENA
enable => \register_fifo:fifo_data[0][4].ENA
enable => \register_fifo:fifo_data[0][3].ENA
enable => \register_fifo:fifo_data[0][2].ENA
enable => \register_fifo:fifo_data[0][1].ENA
enable => \register_fifo:fifo_data[0][0].ENA
datain[0] => \register_fifo:fifo_data[0][0].DATAIN
datain[1] => \register_fifo:fifo_data[0][1].DATAIN
datain[2] => \register_fifo:fifo_data[0][2].DATAIN
datain[3] => \register_fifo:fifo_data[0][3].DATAIN
datain[4] => \register_fifo:fifo_data[0][4].DATAIN
datain[5] => \register_fifo:fifo_data[0][5].DATAIN
datain[6] => \register_fifo:fifo_data[0][6].DATAIN
datain[7] => \register_fifo:fifo_data[0][7].DATAIN
datain[8] => \register_fifo:fifo_data[0][8].DATAIN
datain[9] => \register_fifo:fifo_data[0][9].DATAIN
datain[10] => \register_fifo:fifo_data[0][10].DATAIN
datain[11] => \register_fifo:fifo_data[0][11].DATAIN
datain[12] => \register_fifo:fifo_data[0][12].DATAIN
datain[13] => \register_fifo:fifo_data[0][13].DATAIN
datain[14] => \register_fifo:fifo_data[0][14].DATAIN
datain[15] => \register_fifo:fifo_data[0][15].DATAIN
datain[16] => \register_fifo:fifo_data[0][16].DATAIN
datain[17] => \register_fifo:fifo_data[0][17].DATAIN
datain[18] => \register_fifo:fifo_data[0][18].DATAIN
datain[19] => \register_fifo:fifo_data[0][19].DATAIN
datain[20] => \register_fifo:fifo_data[0][20].DATAIN
datain[21] => \register_fifo:fifo_data[0][21].DATAIN
dataout[0] <= \register_fifo:fifo_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[0][16].DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= \register_fifo:fifo_data[0][17].DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= \register_fifo:fifo_data[0][18].DB_MAX_OUTPUT_PORT_TYPE
dataout[19] <= \register_fifo:fifo_data[0][19].DB_MAX_OUTPUT_PORT_TYPE
dataout[20] <= \register_fifo:fifo_data[0][20].DB_MAX_OUTPUT_PORT_TYPE
dataout[21] <= \register_fifo:fifo_data[0][21].DB_MAX_OUTPUT_PORT_TYPE


|BeamForming|CIC:proc_chain[2].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[1].integration
clk => auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.clk
reset => auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.reset
ena => auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.enable
din[0] => Add0.IN22
din[1] => Add0.IN21
din[2] => Add0.IN20
din[3] => Add0.IN19
din[4] => Add0.IN18
din[5] => Add0.IN17
din[6] => Add0.IN16
din[7] => Add0.IN15
din[8] => Add0.IN14
din[9] => Add0.IN13
din[10] => Add0.IN12
din[11] => Add0.IN11
din[12] => Add0.IN10
din[13] => Add0.IN9
din[14] => Add0.IN8
din[15] => Add0.IN7
din[16] => Add0.IN6
din[17] => Add0.IN5
din[18] => Add0.IN4
din[19] => Add0.IN3
din[20] => Add0.IN2
din[21] => Add0.IN1
dout[0] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[0]
dout[1] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[1]
dout[2] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[2]
dout[3] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[3]
dout[4] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[4]
dout[5] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[5]
dout[6] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[6]
dout[7] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[7]
dout[8] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[8]
dout[9] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[9]
dout[10] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[10]
dout[11] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[11]
dout[12] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[12]
dout[13] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[13]
dout[14] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[14]
dout[15] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[15]
dout[16] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[16]
dout[17] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[17]
dout[18] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[18]
dout[19] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[19]
dout[20] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[20]
dout[21] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[21]


|BeamForming|CIC:proc_chain[2].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
clk => \register_fifo:fifo_data[0][17].CLK
clk => \register_fifo:fifo_data[0][18].CLK
clk => \register_fifo:fifo_data[0][19].CLK
clk => \register_fifo:fifo_data[0][20].CLK
clk => \register_fifo:fifo_data[0][21].CLK
reset => \register_fifo:fifo_data[0][0].ACLR
reset => \register_fifo:fifo_data[0][1].ACLR
reset => \register_fifo:fifo_data[0][2].ACLR
reset => \register_fifo:fifo_data[0][3].ACLR
reset => \register_fifo:fifo_data[0][4].ACLR
reset => \register_fifo:fifo_data[0][5].ACLR
reset => \register_fifo:fifo_data[0][6].ACLR
reset => \register_fifo:fifo_data[0][7].ACLR
reset => \register_fifo:fifo_data[0][8].ACLR
reset => \register_fifo:fifo_data[0][9].ACLR
reset => \register_fifo:fifo_data[0][10].ACLR
reset => \register_fifo:fifo_data[0][11].ACLR
reset => \register_fifo:fifo_data[0][12].ACLR
reset => \register_fifo:fifo_data[0][13].ACLR
reset => \register_fifo:fifo_data[0][14].ACLR
reset => \register_fifo:fifo_data[0][15].ACLR
reset => \register_fifo:fifo_data[0][16].ACLR
reset => \register_fifo:fifo_data[0][17].ACLR
reset => \register_fifo:fifo_data[0][18].ACLR
reset => \register_fifo:fifo_data[0][19].ACLR
reset => \register_fifo:fifo_data[0][20].ACLR
reset => \register_fifo:fifo_data[0][21].ACLR
enable => \register_fifo:fifo_data[0][21].ENA
enable => \register_fifo:fifo_data[0][20].ENA
enable => \register_fifo:fifo_data[0][19].ENA
enable => \register_fifo:fifo_data[0][18].ENA
enable => \register_fifo:fifo_data[0][17].ENA
enable => \register_fifo:fifo_data[0][16].ENA
enable => \register_fifo:fifo_data[0][15].ENA
enable => \register_fifo:fifo_data[0][14].ENA
enable => \register_fifo:fifo_data[0][13].ENA
enable => \register_fifo:fifo_data[0][12].ENA
enable => \register_fifo:fifo_data[0][11].ENA
enable => \register_fifo:fifo_data[0][10].ENA
enable => \register_fifo:fifo_data[0][9].ENA
enable => \register_fifo:fifo_data[0][8].ENA
enable => \register_fifo:fifo_data[0][7].ENA
enable => \register_fifo:fifo_data[0][6].ENA
enable => \register_fifo:fifo_data[0][5].ENA
enable => \register_fifo:fifo_data[0][4].ENA
enable => \register_fifo:fifo_data[0][3].ENA
enable => \register_fifo:fifo_data[0][2].ENA
enable => \register_fifo:fifo_data[0][1].ENA
enable => \register_fifo:fifo_data[0][0].ENA
datain[0] => \register_fifo:fifo_data[0][0].DATAIN
datain[1] => \register_fifo:fifo_data[0][1].DATAIN
datain[2] => \register_fifo:fifo_data[0][2].DATAIN
datain[3] => \register_fifo:fifo_data[0][3].DATAIN
datain[4] => \register_fifo:fifo_data[0][4].DATAIN
datain[5] => \register_fifo:fifo_data[0][5].DATAIN
datain[6] => \register_fifo:fifo_data[0][6].DATAIN
datain[7] => \register_fifo:fifo_data[0][7].DATAIN
datain[8] => \register_fifo:fifo_data[0][8].DATAIN
datain[9] => \register_fifo:fifo_data[0][9].DATAIN
datain[10] => \register_fifo:fifo_data[0][10].DATAIN
datain[11] => \register_fifo:fifo_data[0][11].DATAIN
datain[12] => \register_fifo:fifo_data[0][12].DATAIN
datain[13] => \register_fifo:fifo_data[0][13].DATAIN
datain[14] => \register_fifo:fifo_data[0][14].DATAIN
datain[15] => \register_fifo:fifo_data[0][15].DATAIN
datain[16] => \register_fifo:fifo_data[0][16].DATAIN
datain[17] => \register_fifo:fifo_data[0][17].DATAIN
datain[18] => \register_fifo:fifo_data[0][18].DATAIN
datain[19] => \register_fifo:fifo_data[0][19].DATAIN
datain[20] => \register_fifo:fifo_data[0][20].DATAIN
datain[21] => \register_fifo:fifo_data[0][21].DATAIN
dataout[0] <= \register_fifo:fifo_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[0][16].DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= \register_fifo:fifo_data[0][17].DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= \register_fifo:fifo_data[0][18].DB_MAX_OUTPUT_PORT_TYPE
dataout[19] <= \register_fifo:fifo_data[0][19].DB_MAX_OUTPUT_PORT_TYPE
dataout[20] <= \register_fifo:fifo_data[0][20].DB_MAX_OUTPUT_PORT_TYPE
dataout[21] <= \register_fifo:fifo_data[0][21].DB_MAX_OUTPUT_PORT_TYPE


|BeamForming|CIC:proc_chain[2].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[2].integration
clk => auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.clk
reset => auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.reset
ena => auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.enable
din[0] => Add0.IN22
din[1] => Add0.IN21
din[2] => Add0.IN20
din[3] => Add0.IN19
din[4] => Add0.IN18
din[5] => Add0.IN17
din[6] => Add0.IN16
din[7] => Add0.IN15
din[8] => Add0.IN14
din[9] => Add0.IN13
din[10] => Add0.IN12
din[11] => Add0.IN11
din[12] => Add0.IN10
din[13] => Add0.IN9
din[14] => Add0.IN8
din[15] => Add0.IN7
din[16] => Add0.IN6
din[17] => Add0.IN5
din[18] => Add0.IN4
din[19] => Add0.IN3
din[20] => Add0.IN2
din[21] => Add0.IN1
dout[0] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[0]
dout[1] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[1]
dout[2] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[2]
dout[3] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[3]
dout[4] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[4]
dout[5] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[5]
dout[6] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[6]
dout[7] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[7]
dout[8] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[8]
dout[9] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[9]
dout[10] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[10]
dout[11] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[11]
dout[12] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[12]
dout[13] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[13]
dout[14] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[14]
dout[15] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[15]
dout[16] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[16]
dout[17] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[17]
dout[18] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[18]
dout[19] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[19]
dout[20] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[20]
dout[21] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[21]


|BeamForming|CIC:proc_chain[2].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
clk => \register_fifo:fifo_data[0][17].CLK
clk => \register_fifo:fifo_data[0][18].CLK
clk => \register_fifo:fifo_data[0][19].CLK
clk => \register_fifo:fifo_data[0][20].CLK
clk => \register_fifo:fifo_data[0][21].CLK
reset => \register_fifo:fifo_data[0][0].ACLR
reset => \register_fifo:fifo_data[0][1].ACLR
reset => \register_fifo:fifo_data[0][2].ACLR
reset => \register_fifo:fifo_data[0][3].ACLR
reset => \register_fifo:fifo_data[0][4].ACLR
reset => \register_fifo:fifo_data[0][5].ACLR
reset => \register_fifo:fifo_data[0][6].ACLR
reset => \register_fifo:fifo_data[0][7].ACLR
reset => \register_fifo:fifo_data[0][8].ACLR
reset => \register_fifo:fifo_data[0][9].ACLR
reset => \register_fifo:fifo_data[0][10].ACLR
reset => \register_fifo:fifo_data[0][11].ACLR
reset => \register_fifo:fifo_data[0][12].ACLR
reset => \register_fifo:fifo_data[0][13].ACLR
reset => \register_fifo:fifo_data[0][14].ACLR
reset => \register_fifo:fifo_data[0][15].ACLR
reset => \register_fifo:fifo_data[0][16].ACLR
reset => \register_fifo:fifo_data[0][17].ACLR
reset => \register_fifo:fifo_data[0][18].ACLR
reset => \register_fifo:fifo_data[0][19].ACLR
reset => \register_fifo:fifo_data[0][20].ACLR
reset => \register_fifo:fifo_data[0][21].ACLR
enable => \register_fifo:fifo_data[0][21].ENA
enable => \register_fifo:fifo_data[0][20].ENA
enable => \register_fifo:fifo_data[0][19].ENA
enable => \register_fifo:fifo_data[0][18].ENA
enable => \register_fifo:fifo_data[0][17].ENA
enable => \register_fifo:fifo_data[0][16].ENA
enable => \register_fifo:fifo_data[0][15].ENA
enable => \register_fifo:fifo_data[0][14].ENA
enable => \register_fifo:fifo_data[0][13].ENA
enable => \register_fifo:fifo_data[0][12].ENA
enable => \register_fifo:fifo_data[0][11].ENA
enable => \register_fifo:fifo_data[0][10].ENA
enable => \register_fifo:fifo_data[0][9].ENA
enable => \register_fifo:fifo_data[0][8].ENA
enable => \register_fifo:fifo_data[0][7].ENA
enable => \register_fifo:fifo_data[0][6].ENA
enable => \register_fifo:fifo_data[0][5].ENA
enable => \register_fifo:fifo_data[0][4].ENA
enable => \register_fifo:fifo_data[0][3].ENA
enable => \register_fifo:fifo_data[0][2].ENA
enable => \register_fifo:fifo_data[0][1].ENA
enable => \register_fifo:fifo_data[0][0].ENA
datain[0] => \register_fifo:fifo_data[0][0].DATAIN
datain[1] => \register_fifo:fifo_data[0][1].DATAIN
datain[2] => \register_fifo:fifo_data[0][2].DATAIN
datain[3] => \register_fifo:fifo_data[0][3].DATAIN
datain[4] => \register_fifo:fifo_data[0][4].DATAIN
datain[5] => \register_fifo:fifo_data[0][5].DATAIN
datain[6] => \register_fifo:fifo_data[0][6].DATAIN
datain[7] => \register_fifo:fifo_data[0][7].DATAIN
datain[8] => \register_fifo:fifo_data[0][8].DATAIN
datain[9] => \register_fifo:fifo_data[0][9].DATAIN
datain[10] => \register_fifo:fifo_data[0][10].DATAIN
datain[11] => \register_fifo:fifo_data[0][11].DATAIN
datain[12] => \register_fifo:fifo_data[0][12].DATAIN
datain[13] => \register_fifo:fifo_data[0][13].DATAIN
datain[14] => \register_fifo:fifo_data[0][14].DATAIN
datain[15] => \register_fifo:fifo_data[0][15].DATAIN
datain[16] => \register_fifo:fifo_data[0][16].DATAIN
datain[17] => \register_fifo:fifo_data[0][17].DATAIN
datain[18] => \register_fifo:fifo_data[0][18].DATAIN
datain[19] => \register_fifo:fifo_data[0][19].DATAIN
datain[20] => \register_fifo:fifo_data[0][20].DATAIN
datain[21] => \register_fifo:fifo_data[0][21].DATAIN
dataout[0] <= \register_fifo:fifo_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[0][16].DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= \register_fifo:fifo_data[0][17].DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= \register_fifo:fifo_data[0][18].DB_MAX_OUTPUT_PORT_TYPE
dataout[19] <= \register_fifo:fifo_data[0][19].DB_MAX_OUTPUT_PORT_TYPE
dataout[20] <= \register_fifo:fifo_data[0][20].DB_MAX_OUTPUT_PORT_TYPE
dataout[21] <= \register_fifo:fifo_data[0][21].DB_MAX_OUTPUT_PORT_TYPE


|BeamForming|CIC:proc_chain[2].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[3].integration
clk => auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.clk
reset => auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.reset
ena => auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.enable
din[0] => Add0.IN22
din[1] => Add0.IN21
din[2] => Add0.IN20
din[3] => Add0.IN19
din[4] => Add0.IN18
din[5] => Add0.IN17
din[6] => Add0.IN16
din[7] => Add0.IN15
din[8] => Add0.IN14
din[9] => Add0.IN13
din[10] => Add0.IN12
din[11] => Add0.IN11
din[12] => Add0.IN10
din[13] => Add0.IN9
din[14] => Add0.IN8
din[15] => Add0.IN7
din[16] => Add0.IN6
din[17] => Add0.IN5
din[18] => Add0.IN4
din[19] => Add0.IN3
din[20] => Add0.IN2
din[21] => Add0.IN1
dout[0] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[0]
dout[1] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[1]
dout[2] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[2]
dout[3] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[3]
dout[4] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[4]
dout[5] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[5]
dout[6] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[6]
dout[7] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[7]
dout[8] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[8]
dout[9] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[9]
dout[10] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[10]
dout[11] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[11]
dout[12] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[12]
dout[13] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[13]
dout[14] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[14]
dout[15] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[15]
dout[16] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[16]
dout[17] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[17]
dout[18] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[18]
dout[19] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[19]
dout[20] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[20]
dout[21] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[21]


|BeamForming|CIC:proc_chain[2].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[3].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
clk => \register_fifo:fifo_data[0][17].CLK
clk => \register_fifo:fifo_data[0][18].CLK
clk => \register_fifo:fifo_data[0][19].CLK
clk => \register_fifo:fifo_data[0][20].CLK
clk => \register_fifo:fifo_data[0][21].CLK
reset => \register_fifo:fifo_data[0][0].ACLR
reset => \register_fifo:fifo_data[0][1].ACLR
reset => \register_fifo:fifo_data[0][2].ACLR
reset => \register_fifo:fifo_data[0][3].ACLR
reset => \register_fifo:fifo_data[0][4].ACLR
reset => \register_fifo:fifo_data[0][5].ACLR
reset => \register_fifo:fifo_data[0][6].ACLR
reset => \register_fifo:fifo_data[0][7].ACLR
reset => \register_fifo:fifo_data[0][8].ACLR
reset => \register_fifo:fifo_data[0][9].ACLR
reset => \register_fifo:fifo_data[0][10].ACLR
reset => \register_fifo:fifo_data[0][11].ACLR
reset => \register_fifo:fifo_data[0][12].ACLR
reset => \register_fifo:fifo_data[0][13].ACLR
reset => \register_fifo:fifo_data[0][14].ACLR
reset => \register_fifo:fifo_data[0][15].ACLR
reset => \register_fifo:fifo_data[0][16].ACLR
reset => \register_fifo:fifo_data[0][17].ACLR
reset => \register_fifo:fifo_data[0][18].ACLR
reset => \register_fifo:fifo_data[0][19].ACLR
reset => \register_fifo:fifo_data[0][20].ACLR
reset => \register_fifo:fifo_data[0][21].ACLR
enable => \register_fifo:fifo_data[0][21].ENA
enable => \register_fifo:fifo_data[0][20].ENA
enable => \register_fifo:fifo_data[0][19].ENA
enable => \register_fifo:fifo_data[0][18].ENA
enable => \register_fifo:fifo_data[0][17].ENA
enable => \register_fifo:fifo_data[0][16].ENA
enable => \register_fifo:fifo_data[0][15].ENA
enable => \register_fifo:fifo_data[0][14].ENA
enable => \register_fifo:fifo_data[0][13].ENA
enable => \register_fifo:fifo_data[0][12].ENA
enable => \register_fifo:fifo_data[0][11].ENA
enable => \register_fifo:fifo_data[0][10].ENA
enable => \register_fifo:fifo_data[0][9].ENA
enable => \register_fifo:fifo_data[0][8].ENA
enable => \register_fifo:fifo_data[0][7].ENA
enable => \register_fifo:fifo_data[0][6].ENA
enable => \register_fifo:fifo_data[0][5].ENA
enable => \register_fifo:fifo_data[0][4].ENA
enable => \register_fifo:fifo_data[0][3].ENA
enable => \register_fifo:fifo_data[0][2].ENA
enable => \register_fifo:fifo_data[0][1].ENA
enable => \register_fifo:fifo_data[0][0].ENA
datain[0] => \register_fifo:fifo_data[0][0].DATAIN
datain[1] => \register_fifo:fifo_data[0][1].DATAIN
datain[2] => \register_fifo:fifo_data[0][2].DATAIN
datain[3] => \register_fifo:fifo_data[0][3].DATAIN
datain[4] => \register_fifo:fifo_data[0][4].DATAIN
datain[5] => \register_fifo:fifo_data[0][5].DATAIN
datain[6] => \register_fifo:fifo_data[0][6].DATAIN
datain[7] => \register_fifo:fifo_data[0][7].DATAIN
datain[8] => \register_fifo:fifo_data[0][8].DATAIN
datain[9] => \register_fifo:fifo_data[0][9].DATAIN
datain[10] => \register_fifo:fifo_data[0][10].DATAIN
datain[11] => \register_fifo:fifo_data[0][11].DATAIN
datain[12] => \register_fifo:fifo_data[0][12].DATAIN
datain[13] => \register_fifo:fifo_data[0][13].DATAIN
datain[14] => \register_fifo:fifo_data[0][14].DATAIN
datain[15] => \register_fifo:fifo_data[0][15].DATAIN
datain[16] => \register_fifo:fifo_data[0][16].DATAIN
datain[17] => \register_fifo:fifo_data[0][17].DATAIN
datain[18] => \register_fifo:fifo_data[0][18].DATAIN
datain[19] => \register_fifo:fifo_data[0][19].DATAIN
datain[20] => \register_fifo:fifo_data[0][20].DATAIN
datain[21] => \register_fifo:fifo_data[0][21].DATAIN
dataout[0] <= \register_fifo:fifo_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[0][16].DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= \register_fifo:fifo_data[0][17].DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= \register_fifo:fifo_data[0][18].DB_MAX_OUTPUT_PORT_TYPE
dataout[19] <= \register_fifo:fifo_data[0][19].DB_MAX_OUTPUT_PORT_TYPE
dataout[20] <= \register_fifo:fifo_data[0][20].DB_MAX_OUTPUT_PORT_TYPE
dataout[21] <= \register_fifo:fifo_data[0][21].DB_MAX_OUTPUT_PORT_TYPE


|BeamForming|CIC:proc_chain[2].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_downsample:vrc_en_0.first_dsample
clk => clk.IN2
ena => ena.IN1
reset => reset.IN2
din[0] => dout[0].DATAIN
din[1] => dout[1].DATAIN
din[2] => dout[2].DATAIN
din[3] => dout[3].DATAIN
din[4] => dout[4].DATAIN
din[5] => dout[5].DATAIN
din[6] => dout[6].DATAIN
din[7] => dout[7].DATAIN
din[8] => dout[8].DATAIN
din[9] => dout[9].DATAIN
din[10] => dout[10].DATAIN
din[11] => dout[11].DATAIN
din[12] => dout[12].DATAIN
din[13] => dout[13].DATAIN
din[14] => dout[14].DATAIN
din[15] => dout[15].DATAIN
din[16] => dout[16].DATAIN
din[17] => dout[17].DATAIN
din[18] => dout[18].DATAIN
din[19] => dout[19].DATAIN
din[20] => dout[20].DATAIN
din[21] => dout[21].DATAIN
dout[0] <= din[0].DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= din[1].DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= din[2].DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= din[3].DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= din[4].DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= din[5].DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= din[6].DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= din[7].DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= din[8].DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= din[9].DB_MAX_OUTPUT_PORT_TYPE
dout[10] <= din[10].DB_MAX_OUTPUT_PORT_TYPE
dout[11] <= din[11].DB_MAX_OUTPUT_PORT_TYPE
dout[12] <= din[12].DB_MAX_OUTPUT_PORT_TYPE
dout[13] <= din[13].DB_MAX_OUTPUT_PORT_TYPE
dout[14] <= din[14].DB_MAX_OUTPUT_PORT_TYPE
dout[15] <= din[15].DB_MAX_OUTPUT_PORT_TYPE
dout[16] <= din[16].DB_MAX_OUTPUT_PORT_TYPE
dout[17] <= din[17].DB_MAX_OUTPUT_PORT_TYPE
dout[18] <= din[18].DB_MAX_OUTPUT_PORT_TYPE
dout[19] <= din[19].DB_MAX_OUTPUT_PORT_TYPE
dout[20] <= din[20].DB_MAX_OUTPUT_PORT_TYPE
dout[21] <= din[21].DB_MAX_OUTPUT_PORT_TYPE
dout_valid <= dout_valid.DB_MAX_OUTPUT_PORT_TYPE


|BeamForming|CIC:proc_chain[2].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_downsample:vrc_en_0.first_dsample|counter_module:counter_fs_inst
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => count[5].CLK
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
counter_max[0] => Equal0.IN5
counter_max[1] => Equal0.IN4
counter_max[2] => Equal0.IN3
counter_max[3] => Equal0.IN2
counter_max[4] => Equal0.IN1
counter_max[5] => Equal0.IN0
counter_out[0] <= count[0].DB_MAX_OUTPUT_PORT_TYPE
counter_out[1] <= count[1].DB_MAX_OUTPUT_PORT_TYPE
counter_out[2] <= count[2].DB_MAX_OUTPUT_PORT_TYPE
counter_out[3] <= count[3].DB_MAX_OUTPUT_PORT_TYPE
counter_out[4] <= count[4].DB_MAX_OUTPUT_PORT_TYPE
counter_out[5] <= count[5].DB_MAX_OUTPUT_PORT_TYPE


|BeamForming|CIC:proc_chain[2].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_downsample:vrc_en_0.first_dsample|counter_module:counter_ch_inst
clk => count[0].CLK
clken => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
counter_max[0] => always0.IN1
counter_out[0] <= count[0].DB_MAX_OUTPUT_PORT_TYPE


|BeamForming|CIC:proc_chain[2].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator
clk => scfifo:buffer_FIFO.clock
data[0] => scfifo:buffer_FIFO.data[0]
data[1] => scfifo:buffer_FIFO.data[1]
data[2] => scfifo:buffer_FIFO.data[2]
data[3] => scfifo:buffer_FIFO.data[3]
data[4] => scfifo:buffer_FIFO.data[4]
data[5] => scfifo:buffer_FIFO.data[5]
data[6] => scfifo:buffer_FIFO.data[6]
data[7] => scfifo:buffer_FIFO.data[7]
data[8] => scfifo:buffer_FIFO.data[8]
data[9] => scfifo:buffer_FIFO.data[9]
data[10] => scfifo:buffer_FIFO.data[10]
data[11] => scfifo:buffer_FIFO.data[11]
data[12] => scfifo:buffer_FIFO.data[12]
data[13] => scfifo:buffer_FIFO.data[13]
data[14] => scfifo:buffer_FIFO.data[14]
data[15] => scfifo:buffer_FIFO.data[15]
data[16] => scfifo:buffer_FIFO.data[16]
data[17] => scfifo:buffer_FIFO.data[17]
data[18] => scfifo:buffer_FIFO.data[18]
data[19] => scfifo:buffer_FIFO.data[19]
data[20] => scfifo:buffer_FIFO.data[20]
data[21] => scfifo:buffer_FIFO.data[21]
clr => scfifo:buffer_FIFO.sclr
wrreq => scfifo:buffer_FIFO.wrreq
rdreq => scfifo:buffer_FIFO.rdreq
q[0] <= scfifo:buffer_FIFO.q[0]
q[1] <= scfifo:buffer_FIFO.q[1]
q[2] <= scfifo:buffer_FIFO.q[2]
q[3] <= scfifo:buffer_FIFO.q[3]
q[4] <= scfifo:buffer_FIFO.q[4]
q[5] <= scfifo:buffer_FIFO.q[5]
q[6] <= scfifo:buffer_FIFO.q[6]
q[7] <= scfifo:buffer_FIFO.q[7]
q[8] <= scfifo:buffer_FIFO.q[8]
q[9] <= scfifo:buffer_FIFO.q[9]
q[10] <= scfifo:buffer_FIFO.q[10]
q[11] <= scfifo:buffer_FIFO.q[11]
q[12] <= scfifo:buffer_FIFO.q[12]
q[13] <= scfifo:buffer_FIFO.q[13]
q[14] <= scfifo:buffer_FIFO.q[14]
q[15] <= scfifo:buffer_FIFO.q[15]
q[16] <= scfifo:buffer_FIFO.q[16]
q[17] <= scfifo:buffer_FIFO.q[17]
q[18] <= scfifo:buffer_FIFO.q[18]
q[19] <= scfifo:buffer_FIFO.q[19]
q[20] <= scfifo:buffer_FIFO.q[20]
q[21] <= scfifo:buffer_FIFO.q[21]


|BeamForming|CIC:proc_chain[2].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO
data[0] => scfifo_gm51:auto_generated.data[0]
data[1] => scfifo_gm51:auto_generated.data[1]
data[2] => scfifo_gm51:auto_generated.data[2]
data[3] => scfifo_gm51:auto_generated.data[3]
data[4] => scfifo_gm51:auto_generated.data[4]
data[5] => scfifo_gm51:auto_generated.data[5]
data[6] => scfifo_gm51:auto_generated.data[6]
data[7] => scfifo_gm51:auto_generated.data[7]
data[8] => scfifo_gm51:auto_generated.data[8]
data[9] => scfifo_gm51:auto_generated.data[9]
data[10] => scfifo_gm51:auto_generated.data[10]
data[11] => scfifo_gm51:auto_generated.data[11]
data[12] => scfifo_gm51:auto_generated.data[12]
data[13] => scfifo_gm51:auto_generated.data[13]
data[14] => scfifo_gm51:auto_generated.data[14]
data[15] => scfifo_gm51:auto_generated.data[15]
data[16] => scfifo_gm51:auto_generated.data[16]
data[17] => scfifo_gm51:auto_generated.data[17]
data[18] => scfifo_gm51:auto_generated.data[18]
data[19] => scfifo_gm51:auto_generated.data[19]
data[20] => scfifo_gm51:auto_generated.data[20]
data[21] => scfifo_gm51:auto_generated.data[21]
q[0] <= scfifo_gm51:auto_generated.q[0]
q[1] <= scfifo_gm51:auto_generated.q[1]
q[2] <= scfifo_gm51:auto_generated.q[2]
q[3] <= scfifo_gm51:auto_generated.q[3]
q[4] <= scfifo_gm51:auto_generated.q[4]
q[5] <= scfifo_gm51:auto_generated.q[5]
q[6] <= scfifo_gm51:auto_generated.q[6]
q[7] <= scfifo_gm51:auto_generated.q[7]
q[8] <= scfifo_gm51:auto_generated.q[8]
q[9] <= scfifo_gm51:auto_generated.q[9]
q[10] <= scfifo_gm51:auto_generated.q[10]
q[11] <= scfifo_gm51:auto_generated.q[11]
q[12] <= scfifo_gm51:auto_generated.q[12]
q[13] <= scfifo_gm51:auto_generated.q[13]
q[14] <= scfifo_gm51:auto_generated.q[14]
q[15] <= scfifo_gm51:auto_generated.q[15]
q[16] <= scfifo_gm51:auto_generated.q[16]
q[17] <= scfifo_gm51:auto_generated.q[17]
q[18] <= scfifo_gm51:auto_generated.q[18]
q[19] <= scfifo_gm51:auto_generated.q[19]
q[20] <= scfifo_gm51:auto_generated.q[20]
q[21] <= scfifo_gm51:auto_generated.q[21]
wrreq => scfifo_gm51:auto_generated.wrreq
rdreq => scfifo_gm51:auto_generated.rdreq
clock => scfifo_gm51:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => scfifo_gm51:auto_generated.sclr
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= <GND>
full <= <GND>
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= <GND>
usedw[1] <= <GND>


|BeamForming|CIC:proc_chain[2].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_gm51:auto_generated
clock => a_dpfifo_rju:dpfifo.clock
data[0] => a_dpfifo_rju:dpfifo.data[0]
data[1] => a_dpfifo_rju:dpfifo.data[1]
data[2] => a_dpfifo_rju:dpfifo.data[2]
data[3] => a_dpfifo_rju:dpfifo.data[3]
data[4] => a_dpfifo_rju:dpfifo.data[4]
data[5] => a_dpfifo_rju:dpfifo.data[5]
data[6] => a_dpfifo_rju:dpfifo.data[6]
data[7] => a_dpfifo_rju:dpfifo.data[7]
data[8] => a_dpfifo_rju:dpfifo.data[8]
data[9] => a_dpfifo_rju:dpfifo.data[9]
data[10] => a_dpfifo_rju:dpfifo.data[10]
data[11] => a_dpfifo_rju:dpfifo.data[11]
data[12] => a_dpfifo_rju:dpfifo.data[12]
data[13] => a_dpfifo_rju:dpfifo.data[13]
data[14] => a_dpfifo_rju:dpfifo.data[14]
data[15] => a_dpfifo_rju:dpfifo.data[15]
data[16] => a_dpfifo_rju:dpfifo.data[16]
data[17] => a_dpfifo_rju:dpfifo.data[17]
data[18] => a_dpfifo_rju:dpfifo.data[18]
data[19] => a_dpfifo_rju:dpfifo.data[19]
data[20] => a_dpfifo_rju:dpfifo.data[20]
data[21] => a_dpfifo_rju:dpfifo.data[21]
q[0] <= a_dpfifo_rju:dpfifo.q[0]
q[1] <= a_dpfifo_rju:dpfifo.q[1]
q[2] <= a_dpfifo_rju:dpfifo.q[2]
q[3] <= a_dpfifo_rju:dpfifo.q[3]
q[4] <= a_dpfifo_rju:dpfifo.q[4]
q[5] <= a_dpfifo_rju:dpfifo.q[5]
q[6] <= a_dpfifo_rju:dpfifo.q[6]
q[7] <= a_dpfifo_rju:dpfifo.q[7]
q[8] <= a_dpfifo_rju:dpfifo.q[8]
q[9] <= a_dpfifo_rju:dpfifo.q[9]
q[10] <= a_dpfifo_rju:dpfifo.q[10]
q[11] <= a_dpfifo_rju:dpfifo.q[11]
q[12] <= a_dpfifo_rju:dpfifo.q[12]
q[13] <= a_dpfifo_rju:dpfifo.q[13]
q[14] <= a_dpfifo_rju:dpfifo.q[14]
q[15] <= a_dpfifo_rju:dpfifo.q[15]
q[16] <= a_dpfifo_rju:dpfifo.q[16]
q[17] <= a_dpfifo_rju:dpfifo.q[17]
q[18] <= a_dpfifo_rju:dpfifo.q[18]
q[19] <= a_dpfifo_rju:dpfifo.q[19]
q[20] <= a_dpfifo_rju:dpfifo.q[20]
q[21] <= a_dpfifo_rju:dpfifo.q[21]
rdreq => a_dpfifo_rju:dpfifo.rreq
sclr => a_dpfifo_rju:dpfifo.sclr
wrreq => a_dpfifo_rju:dpfifo.wreq


|BeamForming|CIC:proc_chain[2].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_gm51:auto_generated|a_dpfifo_rju:dpfifo
clock => altsyncram_17h1:FIFOram.clock0
clock => altsyncram_17h1:FIFOram.clock1
clock => cntr_q9b:rd_ptr_msb.clock
clock => cntr_7a7:usedw_counter.clock
clock => cntr_r9b:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => wrreq_delay.CLK
data[0] => altsyncram_17h1:FIFOram.data_a[0]
data[1] => altsyncram_17h1:FIFOram.data_a[1]
data[2] => altsyncram_17h1:FIFOram.data_a[2]
data[3] => altsyncram_17h1:FIFOram.data_a[3]
data[4] => altsyncram_17h1:FIFOram.data_a[4]
data[5] => altsyncram_17h1:FIFOram.data_a[5]
data[6] => altsyncram_17h1:FIFOram.data_a[6]
data[7] => altsyncram_17h1:FIFOram.data_a[7]
data[8] => altsyncram_17h1:FIFOram.data_a[8]
data[9] => altsyncram_17h1:FIFOram.data_a[9]
data[10] => altsyncram_17h1:FIFOram.data_a[10]
data[11] => altsyncram_17h1:FIFOram.data_a[11]
data[12] => altsyncram_17h1:FIFOram.data_a[12]
data[13] => altsyncram_17h1:FIFOram.data_a[13]
data[14] => altsyncram_17h1:FIFOram.data_a[14]
data[15] => altsyncram_17h1:FIFOram.data_a[15]
data[16] => altsyncram_17h1:FIFOram.data_a[16]
data[17] => altsyncram_17h1:FIFOram.data_a[17]
data[18] => altsyncram_17h1:FIFOram.data_a[18]
data[19] => altsyncram_17h1:FIFOram.data_a[19]
data[20] => altsyncram_17h1:FIFOram.data_a[20]
data[21] => altsyncram_17h1:FIFOram.data_a[21]
q[0] <= altsyncram_17h1:FIFOram.q_b[0]
q[1] <= altsyncram_17h1:FIFOram.q_b[1]
q[2] <= altsyncram_17h1:FIFOram.q_b[2]
q[3] <= altsyncram_17h1:FIFOram.q_b[3]
q[4] <= altsyncram_17h1:FIFOram.q_b[4]
q[5] <= altsyncram_17h1:FIFOram.q_b[5]
q[6] <= altsyncram_17h1:FIFOram.q_b[6]
q[7] <= altsyncram_17h1:FIFOram.q_b[7]
q[8] <= altsyncram_17h1:FIFOram.q_b[8]
q[9] <= altsyncram_17h1:FIFOram.q_b[9]
q[10] <= altsyncram_17h1:FIFOram.q_b[10]
q[11] <= altsyncram_17h1:FIFOram.q_b[11]
q[12] <= altsyncram_17h1:FIFOram.q_b[12]
q[13] <= altsyncram_17h1:FIFOram.q_b[13]
q[14] <= altsyncram_17h1:FIFOram.q_b[14]
q[15] <= altsyncram_17h1:FIFOram.q_b[15]
q[16] <= altsyncram_17h1:FIFOram.q_b[16]
q[17] <= altsyncram_17h1:FIFOram.q_b[17]
q[18] <= altsyncram_17h1:FIFOram.q_b[18]
q[19] <= altsyncram_17h1:FIFOram.q_b[19]
q[20] <= altsyncram_17h1:FIFOram.q_b[20]
q[21] <= altsyncram_17h1:FIFOram.q_b[21]
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => cntr_q9b:rd_ptr_msb.sclr
sclr => cntr_7a7:usedw_counter.sclr
sclr => cntr_r9b:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
wreq => valid_wreq.IN0


|BeamForming|CIC:proc_chain[2].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_gm51:auto_generated|a_dpfifo_rju:dpfifo|altsyncram_17h1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
clocken1 => ram_block1a9.ENA1
clocken1 => ram_block1a10.ENA1
clocken1 => ram_block1a11.ENA1
clocken1 => ram_block1a12.ENA1
clocken1 => ram_block1a13.ENA1
clocken1 => ram_block1a14.ENA1
clocken1 => ram_block1a15.ENA1
clocken1 => ram_block1a16.ENA1
clocken1 => ram_block1a17.ENA1
clocken1 => ram_block1a18.ENA1
clocken1 => ram_block1a19.ENA1
clocken1 => ram_block1a20.ENA1
clocken1 => ram_block1a21.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE


|BeamForming|CIC:proc_chain[2].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_gm51:auto_generated|a_dpfifo_rju:dpfifo|cmpr_fs8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => aneb_result_wire[0].IN0
dataa[1] => aneb_result_wire[0].IN0
datab[0] => aneb_result_wire[0].IN1
datab[1] => aneb_result_wire[0].IN1


|BeamForming|CIC:proc_chain[2].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_gm51:auto_generated|a_dpfifo_rju:dpfifo|cmpr_fs8:two_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => aneb_result_wire[0].IN0
dataa[1] => aneb_result_wire[0].IN0
datab[0] => aneb_result_wire[0].IN1
datab[1] => aneb_result_wire[0].IN1


|BeamForming|CIC:proc_chain[2].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_gm51:auto_generated|a_dpfifo_rju:dpfifo|cntr_q9b:rd_ptr_msb
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|BeamForming|CIC:proc_chain[2].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_gm51:auto_generated|a_dpfifo_rju:dpfifo|cntr_7a7:usedw_counter
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB


|BeamForming|CIC:proc_chain[2].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_gm51:auto_generated|a_dpfifo_rju:dpfifo|cntr_r9b:wr_ptr
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|BeamForming|CIC:proc_chain[2].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:latency_cnt_inst
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
counter_max[0] => Equal0.IN3
counter_max[1] => Equal0.IN2
counter_max[2] => Equal0.IN1
counter_max[3] => Equal0.IN0
counter_out[0] <= count[0].DB_MAX_OUTPUT_PORT_TYPE
counter_out[1] <= count[1].DB_MAX_OUTPUT_PORT_TYPE
counter_out[2] <= count[2].DB_MAX_OUTPUT_PORT_TYPE
counter_out[3] <= count[3].DB_MAX_OUTPUT_PORT_TYPE


|BeamForming|CIC:proc_chain[2].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:channel_out_int_inst
clk => count[0].CLK
clk => count[-1].CLK
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
counter_max[0] => Equal0.IN1
counter_max[-1] => Equal0.IN0
counter_out[0] <= count[0].DB_MAX_OUTPUT_PORT_TYPE
counter_out[-1] <= count[-1].DB_MAX_OUTPUT_PORT_TYPE


|BeamForming|CIC:proc_chain[2].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:rate_cnt_inst
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => count[5].CLK
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
counter_max[0] => Equal0.IN5
counter_max[1] => Equal0.IN4
counter_max[2] => Equal0.IN3
counter_max[3] => Equal0.IN2
counter_max[4] => Equal0.IN1
counter_max[5] => Equal0.IN0
counter_out[0] <= count[0].DB_MAX_OUTPUT_PORT_TYPE
counter_out[1] <= count[1].DB_MAX_OUTPUT_PORT_TYPE
counter_out[2] <= count[2].DB_MAX_OUTPUT_PORT_TYPE
counter_out[3] <= count[3].DB_MAX_OUTPUT_PORT_TYPE
counter_out[4] <= count[4].DB_MAX_OUTPUT_PORT_TYPE
counter_out[5] <= count[5].DB_MAX_OUTPUT_PORT_TYPE


|BeamForming|CIC:proc_chain[2].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[0].auk_dsp_diff
clk => auk_dspip_delay:glogic:u0.clk
clk => dout_valid~reg0.CLK
clk => dout[0]~reg0.CLK
clk => dout[1]~reg0.CLK
clk => dout[2]~reg0.CLK
clk => dout[3]~reg0.CLK
clk => dout[4]~reg0.CLK
clk => dout[5]~reg0.CLK
clk => dout[6]~reg0.CLK
clk => dout[7]~reg0.CLK
clk => dout[8]~reg0.CLK
clk => dout[9]~reg0.CLK
clk => dout[10]~reg0.CLK
clk => dout[11]~reg0.CLK
clk => dout[12]~reg0.CLK
clk => dout[13]~reg0.CLK
clk => dout[14]~reg0.CLK
clk => dout[15]~reg0.CLK
clk => dout[16]~reg0.CLK
clk => dout[17]~reg0.CLK
clk => dout[18]~reg0.CLK
clk => dout[19]~reg0.CLK
clk => dout[20]~reg0.CLK
clk => dout[21]~reg0.CLK
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout_valid.OUTPUTSELECT
reset => auk_dspip_delay:glogic:u0.reset
ena => ena_and_valid.IN0
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout_valid.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout_valid.DATAB
din_valid => ena_and_valid.IN1
din[0] => Add0.IN44
din[0] => auk_dspip_delay:glogic:u0.datain[0]
din[1] => Add0.IN43
din[1] => auk_dspip_delay:glogic:u0.datain[1]
din[2] => Add0.IN42
din[2] => auk_dspip_delay:glogic:u0.datain[2]
din[3] => Add0.IN41
din[3] => auk_dspip_delay:glogic:u0.datain[3]
din[4] => Add0.IN40
din[4] => auk_dspip_delay:glogic:u0.datain[4]
din[5] => Add0.IN39
din[5] => auk_dspip_delay:glogic:u0.datain[5]
din[6] => Add0.IN38
din[6] => auk_dspip_delay:glogic:u0.datain[6]
din[7] => Add0.IN37
din[7] => auk_dspip_delay:glogic:u0.datain[7]
din[8] => Add0.IN36
din[8] => auk_dspip_delay:glogic:u0.datain[8]
din[9] => Add0.IN35
din[9] => auk_dspip_delay:glogic:u0.datain[9]
din[10] => Add0.IN34
din[10] => auk_dspip_delay:glogic:u0.datain[10]
din[11] => Add0.IN33
din[11] => auk_dspip_delay:glogic:u0.datain[11]
din[12] => Add0.IN32
din[12] => auk_dspip_delay:glogic:u0.datain[12]
din[13] => Add0.IN31
din[13] => auk_dspip_delay:glogic:u0.datain[13]
din[14] => Add0.IN30
din[14] => auk_dspip_delay:glogic:u0.datain[14]
din[15] => Add0.IN29
din[15] => auk_dspip_delay:glogic:u0.datain[15]
din[16] => Add0.IN28
din[16] => auk_dspip_delay:glogic:u0.datain[16]
din[17] => Add0.IN27
din[17] => auk_dspip_delay:glogic:u0.datain[17]
din[18] => Add0.IN26
din[18] => auk_dspip_delay:glogic:u0.datain[18]
din[19] => Add0.IN25
din[19] => auk_dspip_delay:glogic:u0.datain[19]
din[20] => Add0.IN24
din[20] => auk_dspip_delay:glogic:u0.datain[20]
din[21] => Add0.IN23
din[21] => auk_dspip_delay:glogic:u0.datain[21]
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= dout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= dout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[10] <= dout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[11] <= dout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[12] <= dout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[13] <= dout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[14] <= dout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[15] <= dout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[16] <= dout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[17] <= dout[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[18] <= dout[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[19] <= dout[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[20] <= dout[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[21] <= dout[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout_valid <= dout_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE


|BeamForming|CIC:proc_chain[2].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
clk => \register_fifo:fifo_data[0][17].CLK
clk => \register_fifo:fifo_data[0][18].CLK
clk => \register_fifo:fifo_data[0][19].CLK
clk => \register_fifo:fifo_data[0][20].CLK
clk => \register_fifo:fifo_data[0][21].CLK
reset => \register_fifo:fifo_data[0][0].ACLR
reset => \register_fifo:fifo_data[0][1].ACLR
reset => \register_fifo:fifo_data[0][2].ACLR
reset => \register_fifo:fifo_data[0][3].ACLR
reset => \register_fifo:fifo_data[0][4].ACLR
reset => \register_fifo:fifo_data[0][5].ACLR
reset => \register_fifo:fifo_data[0][6].ACLR
reset => \register_fifo:fifo_data[0][7].ACLR
reset => \register_fifo:fifo_data[0][8].ACLR
reset => \register_fifo:fifo_data[0][9].ACLR
reset => \register_fifo:fifo_data[0][10].ACLR
reset => \register_fifo:fifo_data[0][11].ACLR
reset => \register_fifo:fifo_data[0][12].ACLR
reset => \register_fifo:fifo_data[0][13].ACLR
reset => \register_fifo:fifo_data[0][14].ACLR
reset => \register_fifo:fifo_data[0][15].ACLR
reset => \register_fifo:fifo_data[0][16].ACLR
reset => \register_fifo:fifo_data[0][17].ACLR
reset => \register_fifo:fifo_data[0][18].ACLR
reset => \register_fifo:fifo_data[0][19].ACLR
reset => \register_fifo:fifo_data[0][20].ACLR
reset => \register_fifo:fifo_data[0][21].ACLR
enable => \register_fifo:fifo_data[0][21].ENA
enable => \register_fifo:fifo_data[0][20].ENA
enable => \register_fifo:fifo_data[0][19].ENA
enable => \register_fifo:fifo_data[0][18].ENA
enable => \register_fifo:fifo_data[0][17].ENA
enable => \register_fifo:fifo_data[0][16].ENA
enable => \register_fifo:fifo_data[0][15].ENA
enable => \register_fifo:fifo_data[0][14].ENA
enable => \register_fifo:fifo_data[0][13].ENA
enable => \register_fifo:fifo_data[0][12].ENA
enable => \register_fifo:fifo_data[0][11].ENA
enable => \register_fifo:fifo_data[0][10].ENA
enable => \register_fifo:fifo_data[0][9].ENA
enable => \register_fifo:fifo_data[0][8].ENA
enable => \register_fifo:fifo_data[0][7].ENA
enable => \register_fifo:fifo_data[0][6].ENA
enable => \register_fifo:fifo_data[0][5].ENA
enable => \register_fifo:fifo_data[0][4].ENA
enable => \register_fifo:fifo_data[0][3].ENA
enable => \register_fifo:fifo_data[0][2].ENA
enable => \register_fifo:fifo_data[0][1].ENA
enable => \register_fifo:fifo_data[0][0].ENA
datain[0] => \register_fifo:fifo_data[0][0].DATAIN
datain[1] => \register_fifo:fifo_data[0][1].DATAIN
datain[2] => \register_fifo:fifo_data[0][2].DATAIN
datain[3] => \register_fifo:fifo_data[0][3].DATAIN
datain[4] => \register_fifo:fifo_data[0][4].DATAIN
datain[5] => \register_fifo:fifo_data[0][5].DATAIN
datain[6] => \register_fifo:fifo_data[0][6].DATAIN
datain[7] => \register_fifo:fifo_data[0][7].DATAIN
datain[8] => \register_fifo:fifo_data[0][8].DATAIN
datain[9] => \register_fifo:fifo_data[0][9].DATAIN
datain[10] => \register_fifo:fifo_data[0][10].DATAIN
datain[11] => \register_fifo:fifo_data[0][11].DATAIN
datain[12] => \register_fifo:fifo_data[0][12].DATAIN
datain[13] => \register_fifo:fifo_data[0][13].DATAIN
datain[14] => \register_fifo:fifo_data[0][14].DATAIN
datain[15] => \register_fifo:fifo_data[0][15].DATAIN
datain[16] => \register_fifo:fifo_data[0][16].DATAIN
datain[17] => \register_fifo:fifo_data[0][17].DATAIN
datain[18] => \register_fifo:fifo_data[0][18].DATAIN
datain[19] => \register_fifo:fifo_data[0][19].DATAIN
datain[20] => \register_fifo:fifo_data[0][20].DATAIN
datain[21] => \register_fifo:fifo_data[0][21].DATAIN
dataout[0] <= \register_fifo:fifo_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[0][16].DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= \register_fifo:fifo_data[0][17].DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= \register_fifo:fifo_data[0][18].DB_MAX_OUTPUT_PORT_TYPE
dataout[19] <= \register_fifo:fifo_data[0][19].DB_MAX_OUTPUT_PORT_TYPE
dataout[20] <= \register_fifo:fifo_data[0][20].DB_MAX_OUTPUT_PORT_TYPE
dataout[21] <= \register_fifo:fifo_data[0][21].DB_MAX_OUTPUT_PORT_TYPE


|BeamForming|CIC:proc_chain[2].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[1].auk_dsp_diff
clk => auk_dspip_delay:glogic:u0.clk
clk => dout_valid~reg0.CLK
clk => dout[0]~reg0.CLK
clk => dout[1]~reg0.CLK
clk => dout[2]~reg0.CLK
clk => dout[3]~reg0.CLK
clk => dout[4]~reg0.CLK
clk => dout[5]~reg0.CLK
clk => dout[6]~reg0.CLK
clk => dout[7]~reg0.CLK
clk => dout[8]~reg0.CLK
clk => dout[9]~reg0.CLK
clk => dout[10]~reg0.CLK
clk => dout[11]~reg0.CLK
clk => dout[12]~reg0.CLK
clk => dout[13]~reg0.CLK
clk => dout[14]~reg0.CLK
clk => dout[15]~reg0.CLK
clk => dout[16]~reg0.CLK
clk => dout[17]~reg0.CLK
clk => dout[18]~reg0.CLK
clk => dout[19]~reg0.CLK
clk => dout[20]~reg0.CLK
clk => dout[21]~reg0.CLK
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout_valid.OUTPUTSELECT
reset => auk_dspip_delay:glogic:u0.reset
ena => ena_and_valid.IN0
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout_valid.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout_valid.DATAB
din_valid => ena_and_valid.IN1
din[0] => Add0.IN44
din[0] => auk_dspip_delay:glogic:u0.datain[0]
din[1] => Add0.IN43
din[1] => auk_dspip_delay:glogic:u0.datain[1]
din[2] => Add0.IN42
din[2] => auk_dspip_delay:glogic:u0.datain[2]
din[3] => Add0.IN41
din[3] => auk_dspip_delay:glogic:u0.datain[3]
din[4] => Add0.IN40
din[4] => auk_dspip_delay:glogic:u0.datain[4]
din[5] => Add0.IN39
din[5] => auk_dspip_delay:glogic:u0.datain[5]
din[6] => Add0.IN38
din[6] => auk_dspip_delay:glogic:u0.datain[6]
din[7] => Add0.IN37
din[7] => auk_dspip_delay:glogic:u0.datain[7]
din[8] => Add0.IN36
din[8] => auk_dspip_delay:glogic:u0.datain[8]
din[9] => Add0.IN35
din[9] => auk_dspip_delay:glogic:u0.datain[9]
din[10] => Add0.IN34
din[10] => auk_dspip_delay:glogic:u0.datain[10]
din[11] => Add0.IN33
din[11] => auk_dspip_delay:glogic:u0.datain[11]
din[12] => Add0.IN32
din[12] => auk_dspip_delay:glogic:u0.datain[12]
din[13] => Add0.IN31
din[13] => auk_dspip_delay:glogic:u0.datain[13]
din[14] => Add0.IN30
din[14] => auk_dspip_delay:glogic:u0.datain[14]
din[15] => Add0.IN29
din[15] => auk_dspip_delay:glogic:u0.datain[15]
din[16] => Add0.IN28
din[16] => auk_dspip_delay:glogic:u0.datain[16]
din[17] => Add0.IN27
din[17] => auk_dspip_delay:glogic:u0.datain[17]
din[18] => Add0.IN26
din[18] => auk_dspip_delay:glogic:u0.datain[18]
din[19] => Add0.IN25
din[19] => auk_dspip_delay:glogic:u0.datain[19]
din[20] => Add0.IN24
din[20] => auk_dspip_delay:glogic:u0.datain[20]
din[21] => Add0.IN23
din[21] => auk_dspip_delay:glogic:u0.datain[21]
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= dout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= dout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[10] <= dout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[11] <= dout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[12] <= dout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[13] <= dout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[14] <= dout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[15] <= dout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[16] <= dout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[17] <= dout[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[18] <= dout[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[19] <= dout[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[20] <= dout[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[21] <= dout[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout_valid <= dout_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE


|BeamForming|CIC:proc_chain[2].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
clk => \register_fifo:fifo_data[0][17].CLK
clk => \register_fifo:fifo_data[0][18].CLK
clk => \register_fifo:fifo_data[0][19].CLK
clk => \register_fifo:fifo_data[0][20].CLK
clk => \register_fifo:fifo_data[0][21].CLK
reset => \register_fifo:fifo_data[0][0].ACLR
reset => \register_fifo:fifo_data[0][1].ACLR
reset => \register_fifo:fifo_data[0][2].ACLR
reset => \register_fifo:fifo_data[0][3].ACLR
reset => \register_fifo:fifo_data[0][4].ACLR
reset => \register_fifo:fifo_data[0][5].ACLR
reset => \register_fifo:fifo_data[0][6].ACLR
reset => \register_fifo:fifo_data[0][7].ACLR
reset => \register_fifo:fifo_data[0][8].ACLR
reset => \register_fifo:fifo_data[0][9].ACLR
reset => \register_fifo:fifo_data[0][10].ACLR
reset => \register_fifo:fifo_data[0][11].ACLR
reset => \register_fifo:fifo_data[0][12].ACLR
reset => \register_fifo:fifo_data[0][13].ACLR
reset => \register_fifo:fifo_data[0][14].ACLR
reset => \register_fifo:fifo_data[0][15].ACLR
reset => \register_fifo:fifo_data[0][16].ACLR
reset => \register_fifo:fifo_data[0][17].ACLR
reset => \register_fifo:fifo_data[0][18].ACLR
reset => \register_fifo:fifo_data[0][19].ACLR
reset => \register_fifo:fifo_data[0][20].ACLR
reset => \register_fifo:fifo_data[0][21].ACLR
enable => \register_fifo:fifo_data[0][21].ENA
enable => \register_fifo:fifo_data[0][20].ENA
enable => \register_fifo:fifo_data[0][19].ENA
enable => \register_fifo:fifo_data[0][18].ENA
enable => \register_fifo:fifo_data[0][17].ENA
enable => \register_fifo:fifo_data[0][16].ENA
enable => \register_fifo:fifo_data[0][15].ENA
enable => \register_fifo:fifo_data[0][14].ENA
enable => \register_fifo:fifo_data[0][13].ENA
enable => \register_fifo:fifo_data[0][12].ENA
enable => \register_fifo:fifo_data[0][11].ENA
enable => \register_fifo:fifo_data[0][10].ENA
enable => \register_fifo:fifo_data[0][9].ENA
enable => \register_fifo:fifo_data[0][8].ENA
enable => \register_fifo:fifo_data[0][7].ENA
enable => \register_fifo:fifo_data[0][6].ENA
enable => \register_fifo:fifo_data[0][5].ENA
enable => \register_fifo:fifo_data[0][4].ENA
enable => \register_fifo:fifo_data[0][3].ENA
enable => \register_fifo:fifo_data[0][2].ENA
enable => \register_fifo:fifo_data[0][1].ENA
enable => \register_fifo:fifo_data[0][0].ENA
datain[0] => \register_fifo:fifo_data[0][0].DATAIN
datain[1] => \register_fifo:fifo_data[0][1].DATAIN
datain[2] => \register_fifo:fifo_data[0][2].DATAIN
datain[3] => \register_fifo:fifo_data[0][3].DATAIN
datain[4] => \register_fifo:fifo_data[0][4].DATAIN
datain[5] => \register_fifo:fifo_data[0][5].DATAIN
datain[6] => \register_fifo:fifo_data[0][6].DATAIN
datain[7] => \register_fifo:fifo_data[0][7].DATAIN
datain[8] => \register_fifo:fifo_data[0][8].DATAIN
datain[9] => \register_fifo:fifo_data[0][9].DATAIN
datain[10] => \register_fifo:fifo_data[0][10].DATAIN
datain[11] => \register_fifo:fifo_data[0][11].DATAIN
datain[12] => \register_fifo:fifo_data[0][12].DATAIN
datain[13] => \register_fifo:fifo_data[0][13].DATAIN
datain[14] => \register_fifo:fifo_data[0][14].DATAIN
datain[15] => \register_fifo:fifo_data[0][15].DATAIN
datain[16] => \register_fifo:fifo_data[0][16].DATAIN
datain[17] => \register_fifo:fifo_data[0][17].DATAIN
datain[18] => \register_fifo:fifo_data[0][18].DATAIN
datain[19] => \register_fifo:fifo_data[0][19].DATAIN
datain[20] => \register_fifo:fifo_data[0][20].DATAIN
datain[21] => \register_fifo:fifo_data[0][21].DATAIN
dataout[0] <= \register_fifo:fifo_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[0][16].DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= \register_fifo:fifo_data[0][17].DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= \register_fifo:fifo_data[0][18].DB_MAX_OUTPUT_PORT_TYPE
dataout[19] <= \register_fifo:fifo_data[0][19].DB_MAX_OUTPUT_PORT_TYPE
dataout[20] <= \register_fifo:fifo_data[0][20].DB_MAX_OUTPUT_PORT_TYPE
dataout[21] <= \register_fifo:fifo_data[0][21].DB_MAX_OUTPUT_PORT_TYPE


|BeamForming|CIC:proc_chain[2].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[2].auk_dsp_diff
clk => auk_dspip_delay:glogic:u0.clk
clk => dout_valid~reg0.CLK
clk => dout[0]~reg0.CLK
clk => dout[1]~reg0.CLK
clk => dout[2]~reg0.CLK
clk => dout[3]~reg0.CLK
clk => dout[4]~reg0.CLK
clk => dout[5]~reg0.CLK
clk => dout[6]~reg0.CLK
clk => dout[7]~reg0.CLK
clk => dout[8]~reg0.CLK
clk => dout[9]~reg0.CLK
clk => dout[10]~reg0.CLK
clk => dout[11]~reg0.CLK
clk => dout[12]~reg0.CLK
clk => dout[13]~reg0.CLK
clk => dout[14]~reg0.CLK
clk => dout[15]~reg0.CLK
clk => dout[16]~reg0.CLK
clk => dout[17]~reg0.CLK
clk => dout[18]~reg0.CLK
clk => dout[19]~reg0.CLK
clk => dout[20]~reg0.CLK
clk => dout[21]~reg0.CLK
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout_valid.OUTPUTSELECT
reset => auk_dspip_delay:glogic:u0.reset
ena => ena_and_valid.IN0
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout_valid.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout_valid.DATAB
din_valid => ena_and_valid.IN1
din[0] => Add0.IN44
din[0] => auk_dspip_delay:glogic:u0.datain[0]
din[1] => Add0.IN43
din[1] => auk_dspip_delay:glogic:u0.datain[1]
din[2] => Add0.IN42
din[2] => auk_dspip_delay:glogic:u0.datain[2]
din[3] => Add0.IN41
din[3] => auk_dspip_delay:glogic:u0.datain[3]
din[4] => Add0.IN40
din[4] => auk_dspip_delay:glogic:u0.datain[4]
din[5] => Add0.IN39
din[5] => auk_dspip_delay:glogic:u0.datain[5]
din[6] => Add0.IN38
din[6] => auk_dspip_delay:glogic:u0.datain[6]
din[7] => Add0.IN37
din[7] => auk_dspip_delay:glogic:u0.datain[7]
din[8] => Add0.IN36
din[8] => auk_dspip_delay:glogic:u0.datain[8]
din[9] => Add0.IN35
din[9] => auk_dspip_delay:glogic:u0.datain[9]
din[10] => Add0.IN34
din[10] => auk_dspip_delay:glogic:u0.datain[10]
din[11] => Add0.IN33
din[11] => auk_dspip_delay:glogic:u0.datain[11]
din[12] => Add0.IN32
din[12] => auk_dspip_delay:glogic:u0.datain[12]
din[13] => Add0.IN31
din[13] => auk_dspip_delay:glogic:u0.datain[13]
din[14] => Add0.IN30
din[14] => auk_dspip_delay:glogic:u0.datain[14]
din[15] => Add0.IN29
din[15] => auk_dspip_delay:glogic:u0.datain[15]
din[16] => Add0.IN28
din[16] => auk_dspip_delay:glogic:u0.datain[16]
din[17] => Add0.IN27
din[17] => auk_dspip_delay:glogic:u0.datain[17]
din[18] => Add0.IN26
din[18] => auk_dspip_delay:glogic:u0.datain[18]
din[19] => Add0.IN25
din[19] => auk_dspip_delay:glogic:u0.datain[19]
din[20] => Add0.IN24
din[20] => auk_dspip_delay:glogic:u0.datain[20]
din[21] => Add0.IN23
din[21] => auk_dspip_delay:glogic:u0.datain[21]
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= dout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= dout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[10] <= dout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[11] <= dout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[12] <= dout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[13] <= dout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[14] <= dout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[15] <= dout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[16] <= dout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[17] <= dout[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[18] <= dout[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[19] <= dout[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[20] <= dout[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[21] <= dout[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout_valid <= dout_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE


|BeamForming|CIC:proc_chain[2].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
clk => \register_fifo:fifo_data[0][17].CLK
clk => \register_fifo:fifo_data[0][18].CLK
clk => \register_fifo:fifo_data[0][19].CLK
clk => \register_fifo:fifo_data[0][20].CLK
clk => \register_fifo:fifo_data[0][21].CLK
reset => \register_fifo:fifo_data[0][0].ACLR
reset => \register_fifo:fifo_data[0][1].ACLR
reset => \register_fifo:fifo_data[0][2].ACLR
reset => \register_fifo:fifo_data[0][3].ACLR
reset => \register_fifo:fifo_data[0][4].ACLR
reset => \register_fifo:fifo_data[0][5].ACLR
reset => \register_fifo:fifo_data[0][6].ACLR
reset => \register_fifo:fifo_data[0][7].ACLR
reset => \register_fifo:fifo_data[0][8].ACLR
reset => \register_fifo:fifo_data[0][9].ACLR
reset => \register_fifo:fifo_data[0][10].ACLR
reset => \register_fifo:fifo_data[0][11].ACLR
reset => \register_fifo:fifo_data[0][12].ACLR
reset => \register_fifo:fifo_data[0][13].ACLR
reset => \register_fifo:fifo_data[0][14].ACLR
reset => \register_fifo:fifo_data[0][15].ACLR
reset => \register_fifo:fifo_data[0][16].ACLR
reset => \register_fifo:fifo_data[0][17].ACLR
reset => \register_fifo:fifo_data[0][18].ACLR
reset => \register_fifo:fifo_data[0][19].ACLR
reset => \register_fifo:fifo_data[0][20].ACLR
reset => \register_fifo:fifo_data[0][21].ACLR
enable => \register_fifo:fifo_data[0][21].ENA
enable => \register_fifo:fifo_data[0][20].ENA
enable => \register_fifo:fifo_data[0][19].ENA
enable => \register_fifo:fifo_data[0][18].ENA
enable => \register_fifo:fifo_data[0][17].ENA
enable => \register_fifo:fifo_data[0][16].ENA
enable => \register_fifo:fifo_data[0][15].ENA
enable => \register_fifo:fifo_data[0][14].ENA
enable => \register_fifo:fifo_data[0][13].ENA
enable => \register_fifo:fifo_data[0][12].ENA
enable => \register_fifo:fifo_data[0][11].ENA
enable => \register_fifo:fifo_data[0][10].ENA
enable => \register_fifo:fifo_data[0][9].ENA
enable => \register_fifo:fifo_data[0][8].ENA
enable => \register_fifo:fifo_data[0][7].ENA
enable => \register_fifo:fifo_data[0][6].ENA
enable => \register_fifo:fifo_data[0][5].ENA
enable => \register_fifo:fifo_data[0][4].ENA
enable => \register_fifo:fifo_data[0][3].ENA
enable => \register_fifo:fifo_data[0][2].ENA
enable => \register_fifo:fifo_data[0][1].ENA
enable => \register_fifo:fifo_data[0][0].ENA
datain[0] => \register_fifo:fifo_data[0][0].DATAIN
datain[1] => \register_fifo:fifo_data[0][1].DATAIN
datain[2] => \register_fifo:fifo_data[0][2].DATAIN
datain[3] => \register_fifo:fifo_data[0][3].DATAIN
datain[4] => \register_fifo:fifo_data[0][4].DATAIN
datain[5] => \register_fifo:fifo_data[0][5].DATAIN
datain[6] => \register_fifo:fifo_data[0][6].DATAIN
datain[7] => \register_fifo:fifo_data[0][7].DATAIN
datain[8] => \register_fifo:fifo_data[0][8].DATAIN
datain[9] => \register_fifo:fifo_data[0][9].DATAIN
datain[10] => \register_fifo:fifo_data[0][10].DATAIN
datain[11] => \register_fifo:fifo_data[0][11].DATAIN
datain[12] => \register_fifo:fifo_data[0][12].DATAIN
datain[13] => \register_fifo:fifo_data[0][13].DATAIN
datain[14] => \register_fifo:fifo_data[0][14].DATAIN
datain[15] => \register_fifo:fifo_data[0][15].DATAIN
datain[16] => \register_fifo:fifo_data[0][16].DATAIN
datain[17] => \register_fifo:fifo_data[0][17].DATAIN
datain[18] => \register_fifo:fifo_data[0][18].DATAIN
datain[19] => \register_fifo:fifo_data[0][19].DATAIN
datain[20] => \register_fifo:fifo_data[0][20].DATAIN
datain[21] => \register_fifo:fifo_data[0][21].DATAIN
dataout[0] <= \register_fifo:fifo_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[0][16].DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= \register_fifo:fifo_data[0][17].DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= \register_fifo:fifo_data[0][18].DB_MAX_OUTPUT_PORT_TYPE
dataout[19] <= \register_fifo:fifo_data[0][19].DB_MAX_OUTPUT_PORT_TYPE
dataout[20] <= \register_fifo:fifo_data[0][20].DB_MAX_OUTPUT_PORT_TYPE
dataout[21] <= \register_fifo:fifo_data[0][21].DB_MAX_OUTPUT_PORT_TYPE


|BeamForming|CIC:proc_chain[2].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[3].auk_dsp_diff
clk => auk_dspip_delay:glogic:u0.clk
clk => dout_valid~reg0.CLK
clk => dout[0]~reg0.CLK
clk => dout[1]~reg0.CLK
clk => dout[2]~reg0.CLK
clk => dout[3]~reg0.CLK
clk => dout[4]~reg0.CLK
clk => dout[5]~reg0.CLK
clk => dout[6]~reg0.CLK
clk => dout[7]~reg0.CLK
clk => dout[8]~reg0.CLK
clk => dout[9]~reg0.CLK
clk => dout[10]~reg0.CLK
clk => dout[11]~reg0.CLK
clk => dout[12]~reg0.CLK
clk => dout[13]~reg0.CLK
clk => dout[14]~reg0.CLK
clk => dout[15]~reg0.CLK
clk => dout[16]~reg0.CLK
clk => dout[17]~reg0.CLK
clk => dout[18]~reg0.CLK
clk => dout[19]~reg0.CLK
clk => dout[20]~reg0.CLK
clk => dout[21]~reg0.CLK
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout_valid.OUTPUTSELECT
reset => auk_dspip_delay:glogic:u0.reset
ena => ena_and_valid.IN0
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout_valid.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout_valid.DATAB
din_valid => ena_and_valid.IN1
din[0] => Add0.IN44
din[0] => auk_dspip_delay:glogic:u0.datain[0]
din[1] => Add0.IN43
din[1] => auk_dspip_delay:glogic:u0.datain[1]
din[2] => Add0.IN42
din[2] => auk_dspip_delay:glogic:u0.datain[2]
din[3] => Add0.IN41
din[3] => auk_dspip_delay:glogic:u0.datain[3]
din[4] => Add0.IN40
din[4] => auk_dspip_delay:glogic:u0.datain[4]
din[5] => Add0.IN39
din[5] => auk_dspip_delay:glogic:u0.datain[5]
din[6] => Add0.IN38
din[6] => auk_dspip_delay:glogic:u0.datain[6]
din[7] => Add0.IN37
din[7] => auk_dspip_delay:glogic:u0.datain[7]
din[8] => Add0.IN36
din[8] => auk_dspip_delay:glogic:u0.datain[8]
din[9] => Add0.IN35
din[9] => auk_dspip_delay:glogic:u0.datain[9]
din[10] => Add0.IN34
din[10] => auk_dspip_delay:glogic:u0.datain[10]
din[11] => Add0.IN33
din[11] => auk_dspip_delay:glogic:u0.datain[11]
din[12] => Add0.IN32
din[12] => auk_dspip_delay:glogic:u0.datain[12]
din[13] => Add0.IN31
din[13] => auk_dspip_delay:glogic:u0.datain[13]
din[14] => Add0.IN30
din[14] => auk_dspip_delay:glogic:u0.datain[14]
din[15] => Add0.IN29
din[15] => auk_dspip_delay:glogic:u0.datain[15]
din[16] => Add0.IN28
din[16] => auk_dspip_delay:glogic:u0.datain[16]
din[17] => Add0.IN27
din[17] => auk_dspip_delay:glogic:u0.datain[17]
din[18] => Add0.IN26
din[18] => auk_dspip_delay:glogic:u0.datain[18]
din[19] => Add0.IN25
din[19] => auk_dspip_delay:glogic:u0.datain[19]
din[20] => Add0.IN24
din[20] => auk_dspip_delay:glogic:u0.datain[20]
din[21] => Add0.IN23
din[21] => auk_dspip_delay:glogic:u0.datain[21]
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= dout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= dout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[10] <= dout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[11] <= dout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[12] <= dout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[13] <= dout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[14] <= dout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[15] <= dout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[16] <= dout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[17] <= dout[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[18] <= dout[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[19] <= dout[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[20] <= dout[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[21] <= dout[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout_valid <= dout_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE


|BeamForming|CIC:proc_chain[2].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[3].auk_dsp_diff|auk_dspip_delay:\glogic:u0
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
clk => \register_fifo:fifo_data[0][17].CLK
clk => \register_fifo:fifo_data[0][18].CLK
clk => \register_fifo:fifo_data[0][19].CLK
clk => \register_fifo:fifo_data[0][20].CLK
clk => \register_fifo:fifo_data[0][21].CLK
reset => \register_fifo:fifo_data[0][0].ACLR
reset => \register_fifo:fifo_data[0][1].ACLR
reset => \register_fifo:fifo_data[0][2].ACLR
reset => \register_fifo:fifo_data[0][3].ACLR
reset => \register_fifo:fifo_data[0][4].ACLR
reset => \register_fifo:fifo_data[0][5].ACLR
reset => \register_fifo:fifo_data[0][6].ACLR
reset => \register_fifo:fifo_data[0][7].ACLR
reset => \register_fifo:fifo_data[0][8].ACLR
reset => \register_fifo:fifo_data[0][9].ACLR
reset => \register_fifo:fifo_data[0][10].ACLR
reset => \register_fifo:fifo_data[0][11].ACLR
reset => \register_fifo:fifo_data[0][12].ACLR
reset => \register_fifo:fifo_data[0][13].ACLR
reset => \register_fifo:fifo_data[0][14].ACLR
reset => \register_fifo:fifo_data[0][15].ACLR
reset => \register_fifo:fifo_data[0][16].ACLR
reset => \register_fifo:fifo_data[0][17].ACLR
reset => \register_fifo:fifo_data[0][18].ACLR
reset => \register_fifo:fifo_data[0][19].ACLR
reset => \register_fifo:fifo_data[0][20].ACLR
reset => \register_fifo:fifo_data[0][21].ACLR
enable => \register_fifo:fifo_data[0][21].ENA
enable => \register_fifo:fifo_data[0][20].ENA
enable => \register_fifo:fifo_data[0][19].ENA
enable => \register_fifo:fifo_data[0][18].ENA
enable => \register_fifo:fifo_data[0][17].ENA
enable => \register_fifo:fifo_data[0][16].ENA
enable => \register_fifo:fifo_data[0][15].ENA
enable => \register_fifo:fifo_data[0][14].ENA
enable => \register_fifo:fifo_data[0][13].ENA
enable => \register_fifo:fifo_data[0][12].ENA
enable => \register_fifo:fifo_data[0][11].ENA
enable => \register_fifo:fifo_data[0][10].ENA
enable => \register_fifo:fifo_data[0][9].ENA
enable => \register_fifo:fifo_data[0][8].ENA
enable => \register_fifo:fifo_data[0][7].ENA
enable => \register_fifo:fifo_data[0][6].ENA
enable => \register_fifo:fifo_data[0][5].ENA
enable => \register_fifo:fifo_data[0][4].ENA
enable => \register_fifo:fifo_data[0][3].ENA
enable => \register_fifo:fifo_data[0][2].ENA
enable => \register_fifo:fifo_data[0][1].ENA
enable => \register_fifo:fifo_data[0][0].ENA
datain[0] => \register_fifo:fifo_data[0][0].DATAIN
datain[1] => \register_fifo:fifo_data[0][1].DATAIN
datain[2] => \register_fifo:fifo_data[0][2].DATAIN
datain[3] => \register_fifo:fifo_data[0][3].DATAIN
datain[4] => \register_fifo:fifo_data[0][4].DATAIN
datain[5] => \register_fifo:fifo_data[0][5].DATAIN
datain[6] => \register_fifo:fifo_data[0][6].DATAIN
datain[7] => \register_fifo:fifo_data[0][7].DATAIN
datain[8] => \register_fifo:fifo_data[0][8].DATAIN
datain[9] => \register_fifo:fifo_data[0][9].DATAIN
datain[10] => \register_fifo:fifo_data[0][10].DATAIN
datain[11] => \register_fifo:fifo_data[0][11].DATAIN
datain[12] => \register_fifo:fifo_data[0][12].DATAIN
datain[13] => \register_fifo:fifo_data[0][13].DATAIN
datain[14] => \register_fifo:fifo_data[0][14].DATAIN
datain[15] => \register_fifo:fifo_data[0][15].DATAIN
datain[16] => \register_fifo:fifo_data[0][16].DATAIN
datain[17] => \register_fifo:fifo_data[0][17].DATAIN
datain[18] => \register_fifo:fifo_data[0][18].DATAIN
datain[19] => \register_fifo:fifo_data[0][19].DATAIN
datain[20] => \register_fifo:fifo_data[0][20].DATAIN
datain[21] => \register_fifo:fifo_data[0][21].DATAIN
dataout[0] <= \register_fifo:fifo_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[0][16].DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= \register_fifo:fifo_data[0][17].DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= \register_fifo:fifo_data[0][18].DB_MAX_OUTPUT_PORT_TYPE
dataout[19] <= \register_fifo:fifo_data[0][19].DB_MAX_OUTPUT_PORT_TYPE
dataout[20] <= \register_fifo:fifo_data[0][20].DB_MAX_OUTPUT_PORT_TYPE
dataout[21] <= \register_fifo:fifo_data[0][21].DB_MAX_OUTPUT_PORT_TYPE


|BeamForming|LOW_PASS_FIR:proc_chain[2].fir_inst
clk => clk.IN1
reset_n => reset_n.IN1
ast_sink_data[0] => ast_sink_data[0].IN1
ast_sink_data[1] => ast_sink_data[1].IN1
ast_sink_data[2] => ast_sink_data[2].IN1
ast_sink_data[3] => ast_sink_data[3].IN1
ast_sink_data[4] => ast_sink_data[4].IN1
ast_sink_data[5] => ast_sink_data[5].IN1
ast_sink_data[6] => ast_sink_data[6].IN1
ast_sink_data[7] => ast_sink_data[7].IN1
ast_sink_valid => ast_sink_valid.IN1
ast_sink_error[0] => ast_sink_error[0].IN1
ast_sink_error[1] => ast_sink_error[1].IN1
ast_source_data[0] <= LOW_PASS_FIR_0002:low_pass_fir_inst.ast_source_data
ast_source_data[1] <= LOW_PASS_FIR_0002:low_pass_fir_inst.ast_source_data
ast_source_data[2] <= LOW_PASS_FIR_0002:low_pass_fir_inst.ast_source_data
ast_source_data[3] <= LOW_PASS_FIR_0002:low_pass_fir_inst.ast_source_data
ast_source_data[4] <= LOW_PASS_FIR_0002:low_pass_fir_inst.ast_source_data
ast_source_data[5] <= LOW_PASS_FIR_0002:low_pass_fir_inst.ast_source_data
ast_source_data[6] <= LOW_PASS_FIR_0002:low_pass_fir_inst.ast_source_data
ast_source_data[7] <= LOW_PASS_FIR_0002:low_pass_fir_inst.ast_source_data
ast_source_data[8] <= LOW_PASS_FIR_0002:low_pass_fir_inst.ast_source_data
ast_source_data[9] <= LOW_PASS_FIR_0002:low_pass_fir_inst.ast_source_data
ast_source_data[10] <= LOW_PASS_FIR_0002:low_pass_fir_inst.ast_source_data
ast_source_data[11] <= LOW_PASS_FIR_0002:low_pass_fir_inst.ast_source_data
ast_source_data[12] <= LOW_PASS_FIR_0002:low_pass_fir_inst.ast_source_data
ast_source_data[13] <= LOW_PASS_FIR_0002:low_pass_fir_inst.ast_source_data
ast_source_data[14] <= LOW_PASS_FIR_0002:low_pass_fir_inst.ast_source_data
ast_source_data[15] <= LOW_PASS_FIR_0002:low_pass_fir_inst.ast_source_data
ast_source_data[16] <= LOW_PASS_FIR_0002:low_pass_fir_inst.ast_source_data
ast_source_data[17] <= LOW_PASS_FIR_0002:low_pass_fir_inst.ast_source_data
ast_source_data[18] <= LOW_PASS_FIR_0002:low_pass_fir_inst.ast_source_data
ast_source_data[19] <= LOW_PASS_FIR_0002:low_pass_fir_inst.ast_source_data
ast_source_data[20] <= LOW_PASS_FIR_0002:low_pass_fir_inst.ast_source_data
ast_source_data[21] <= LOW_PASS_FIR_0002:low_pass_fir_inst.ast_source_data
ast_source_data[22] <= LOW_PASS_FIR_0002:low_pass_fir_inst.ast_source_data
ast_source_data[23] <= LOW_PASS_FIR_0002:low_pass_fir_inst.ast_source_data
ast_source_data[24] <= LOW_PASS_FIR_0002:low_pass_fir_inst.ast_source_data
ast_source_data[25] <= LOW_PASS_FIR_0002:low_pass_fir_inst.ast_source_data
ast_source_valid <= LOW_PASS_FIR_0002:low_pass_fir_inst.ast_source_valid
ast_source_error[0] <= LOW_PASS_FIR_0002:low_pass_fir_inst.ast_source_error
ast_source_error[1] <= LOW_PASS_FIR_0002:low_pass_fir_inst.ast_source_error


|BeamForming|LOW_PASS_FIR:proc_chain[2].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst
clk => LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst.clk
reset_n => LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst.reset_n
ast_sink_data[0] => LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst.ast_sink_data[0]
ast_sink_data[1] => LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst.ast_sink_data[1]
ast_sink_data[2] => LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst.ast_sink_data[2]
ast_sink_data[3] => LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst.ast_sink_data[3]
ast_sink_data[4] => LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst.ast_sink_data[4]
ast_sink_data[5] => LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst.ast_sink_data[5]
ast_sink_data[6] => LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst.ast_sink_data[6]
ast_sink_data[7] => LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst.ast_sink_data[7]
ast_sink_valid => LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst.ast_sink_valid
ast_sink_error[0] => LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst.ast_sink_error[0]
ast_sink_error[1] => LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst.ast_sink_error[1]
ast_source_data[0] <= LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst.ast_source_data[0]
ast_source_data[1] <= LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst.ast_source_data[1]
ast_source_data[2] <= LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst.ast_source_data[2]
ast_source_data[3] <= LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst.ast_source_data[3]
ast_source_data[4] <= LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst.ast_source_data[4]
ast_source_data[5] <= LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst.ast_source_data[5]
ast_source_data[6] <= LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst.ast_source_data[6]
ast_source_data[7] <= LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst.ast_source_data[7]
ast_source_data[8] <= LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst.ast_source_data[8]
ast_source_data[9] <= LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst.ast_source_data[9]
ast_source_data[10] <= LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst.ast_source_data[10]
ast_source_data[11] <= LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst.ast_source_data[11]
ast_source_data[12] <= LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst.ast_source_data[12]
ast_source_data[13] <= LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst.ast_source_data[13]
ast_source_data[14] <= LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst.ast_source_data[14]
ast_source_data[15] <= LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst.ast_source_data[15]
ast_source_data[16] <= LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst.ast_source_data[16]
ast_source_data[17] <= LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst.ast_source_data[17]
ast_source_data[18] <= LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst.ast_source_data[18]
ast_source_data[19] <= LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst.ast_source_data[19]
ast_source_data[20] <= LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst.ast_source_data[20]
ast_source_data[21] <= LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst.ast_source_data[21]
ast_source_data[22] <= LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst.ast_source_data[22]
ast_source_data[23] <= LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst.ast_source_data[23]
ast_source_data[24] <= LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst.ast_source_data[24]
ast_source_data[25] <= LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst.ast_source_data[25]
ast_source_valid <= LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst.ast_source_valid
ast_source_error[0] <= LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst.ast_source_error[0]
ast_source_error[1] <= LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst.ast_source_error[1]


|BeamForming|LOW_PASS_FIR:proc_chain[2].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst
clk => auk_dspip_avalon_streaming_sink_hpfir:sink.clk
clk => auk_dspip_avalon_streaming_source_hpfir:source.clk
clk => auk_dspip_avalon_streaming_controller_hpfir:intf_ctrl.clk
clk => LOW_PASS_FIR_0002_rtl_core:real_passthrough:hpfircore_core.clk
clk => auk_dspip_roundsat_hpfir:real_passthrough:gen_outp_blk:0:outp_blk.clk
reset_n => auk_dspip_avalon_streaming_sink_hpfir:sink.reset_n
reset_n => auk_dspip_avalon_streaming_source_hpfir:source.reset_n
reset_n => auk_dspip_avalon_streaming_controller_hpfir:intf_ctrl.reset_n
reset_n => auk_dspip_roundsat_hpfir:real_passthrough:gen_outp_blk:0:outp_blk.reset_n
ast_sink_ready <= auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_ready
ast_source_data[0] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[0]
ast_source_data[1] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[1]
ast_source_data[2] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[2]
ast_source_data[3] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[3]
ast_source_data[4] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[4]
ast_source_data[5] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[5]
ast_source_data[6] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[6]
ast_source_data[7] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[7]
ast_source_data[8] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[8]
ast_source_data[9] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[9]
ast_source_data[10] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[10]
ast_source_data[11] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[11]
ast_source_data[12] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[12]
ast_source_data[13] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[13]
ast_source_data[14] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[14]
ast_source_data[15] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[15]
ast_source_data[16] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[16]
ast_source_data[17] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[17]
ast_source_data[18] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[18]
ast_source_data[19] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[19]
ast_source_data[20] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[20]
ast_source_data[21] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[21]
ast_source_data[22] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[22]
ast_source_data[23] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[23]
ast_source_data[24] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[24]
ast_source_data[25] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[25]
ast_sink_data[0] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[0]
ast_sink_data[1] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[1]
ast_sink_data[2] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[2]
ast_sink_data[3] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[3]
ast_sink_data[4] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[4]
ast_sink_data[5] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[5]
ast_sink_data[6] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[6]
ast_sink_data[7] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[7]
ast_sink_valid => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_valid
ast_source_valid <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_valid
ast_source_ready => auk_dspip_avalon_streaming_source_hpfir:source.at_source_ready
ast_source_eop <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_eop
ast_source_sop <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_sop
ast_source_channel[0] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_channel[0]
ast_sink_eop => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_eop
ast_sink_sop => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_sop
ast_sink_error[0] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_error[0]
ast_sink_error[1] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_error[1]
ast_source_error[0] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_error[0]
ast_source_error[1] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_error[1]


|BeamForming|LOW_PASS_FIR:proc_chain[2].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink
clk => packet_error_s[0].CLK
clk => packet_error_s[1].CLK
clk => sink_state~1.DATAIN
reset_n => packet_error_s[0].ACLR
reset_n => packet_error_s[1].ACLR
reset_n => sink_state~3.DATAIN
data[0] <= at_sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
data[1] <= at_sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
data[2] <= at_sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
data[3] <= at_sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
data[4] <= at_sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
data[5] <= at_sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
data[6] <= at_sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
data[7] <= at_sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
data_valid[0] <= at_sink_valid.DB_MAX_OUTPUT_PORT_TYPE
sink_ready_ctrl => sink_comb_update_1.IN0
sink_ready_ctrl => sink_comb_update_1.IN0
sink_ready_ctrl => at_sink_ready.DATAIN
sink_ready_ctrl => sink_comb_update_1.IN0
sink_ready_ctrl => sink_comb_update_1.IN0
packet_error[0] <= packet_error_s[0].DB_MAX_OUTPUT_PORT_TYPE
packet_error[1] <= packet_error_s[1].DB_MAX_OUTPUT_PORT_TYPE
at_sink_ready <= sink_ready_ctrl.DB_MAX_OUTPUT_PORT_TYPE
at_sink_valid => at_sink_error_int.OUTPUTSELECT
at_sink_valid => sink_comb_update_1.IN1
at_sink_valid => sink_comb_update_1.IN1
at_sink_valid => data_valid[0].DATAIN
at_sink_valid => sink_comb_update_1.IN1
at_sink_valid => sink_comb_update_1.IN1
at_sink_data[0] => data[0].DATAIN
at_sink_data[1] => data[1].DATAIN
at_sink_data[2] => data[2].DATAIN
at_sink_data[3] => data[3].DATAIN
at_sink_data[4] => data[4].DATAIN
at_sink_data[5] => data[5].DATAIN
at_sink_data[6] => data[6].DATAIN
at_sink_data[7] => data[7].DATAIN
at_sink_sop => ~NO_FANOUT~
at_sink_eop => ~NO_FANOUT~
at_sink_error[0] => at_sink_error_int.DATAB
at_sink_error[1] => ~NO_FANOUT~


|BeamForming|LOW_PASS_FIR:proc_chain[2].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source
clk => at_source_eop_s.CLK
clk => at_source_sop_s.CLK
clk => at_source_error_s[0].CLK
clk => at_source_error_s[1].CLK
clk => data_valid.CLK
clk => data_out[0].CLK
clk => data_out[1].CLK
clk => data_out[2].CLK
clk => data_out[3].CLK
clk => data_out[4].CLK
clk => data_out[5].CLK
clk => data_out[6].CLK
clk => data_out[7].CLK
clk => data_out[8].CLK
clk => data_out[9].CLK
clk => data_out[10].CLK
clk => data_out[11].CLK
clk => data_out[12].CLK
clk => data_out[13].CLK
clk => data_out[14].CLK
clk => data_out[15].CLK
clk => data_out[16].CLK
clk => data_out[17].CLK
clk => data_out[18].CLK
clk => data_out[19].CLK
clk => data_out[20].CLK
clk => data_out[21].CLK
clk => data_out[22].CLK
clk => data_out[23].CLK
clk => data_out[24].CLK
clk => data_out[25].CLK
reset_n => at_source_eop_s.ACLR
reset_n => at_source_sop_s.ACLR
reset_n => at_source_error_s[0].ACLR
reset_n => at_source_error_s[1].ACLR
reset_n => data_valid.ACLR
reset_n => data_out[0].ACLR
reset_n => data_out[1].ACLR
reset_n => data_out[2].ACLR
reset_n => data_out[3].ACLR
reset_n => data_out[4].ACLR
reset_n => data_out[5].ACLR
reset_n => data_out[6].ACLR
reset_n => data_out[7].ACLR
reset_n => data_out[8].ACLR
reset_n => data_out[9].ACLR
reset_n => data_out[10].ACLR
reset_n => data_out[11].ACLR
reset_n => data_out[12].ACLR
reset_n => data_out[13].ACLR
reset_n => data_out[14].ACLR
reset_n => data_out[15].ACLR
reset_n => data_out[16].ACLR
reset_n => data_out[17].ACLR
reset_n => data_out[18].ACLR
reset_n => data_out[19].ACLR
reset_n => data_out[20].ACLR
reset_n => data_out[21].ACLR
reset_n => data_out[22].ACLR
reset_n => data_out[23].ACLR
reset_n => data_out[24].ACLR
reset_n => data_out[25].ACLR
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_in[18] => data_out[18].DATAIN
data_in[19] => data_out[19].DATAIN
data_in[20] => data_out[20].DATAIN
data_in[21] => data_out[21].DATAIN
data_in[22] => data_out[22].DATAIN
data_in[23] => data_out[23].DATAIN
data_in[24] => data_out[24].DATAIN
data_in[25] => data_out[25].DATAIN
data_count[0] => ~NO_FANOUT~
source_valid_ctrl => data_valid.DATAIN
source_stall <= <GND>
packet_error[0] => at_source_error_s[0].DATAIN
packet_error[1] => ~NO_FANOUT~
at_source_ready => ~NO_FANOUT~
at_source_valid <= data_valid.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[0] <= data_out[0].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[1] <= data_out[1].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[2] <= data_out[2].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[3] <= data_out[3].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[4] <= data_out[4].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[5] <= data_out[5].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[6] <= data_out[6].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[7] <= data_out[7].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[8] <= data_out[8].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[9] <= data_out[9].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[10] <= data_out[10].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[11] <= data_out[11].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[12] <= data_out[12].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[13] <= data_out[13].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[14] <= data_out[14].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[15] <= data_out[15].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[16] <= data_out[16].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[17] <= data_out[17].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[18] <= data_out[18].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[19] <= data_out[19].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[20] <= data_out[20].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[21] <= data_out[21].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[22] <= data_out[22].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[23] <= data_out[23].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[24] <= data_out[24].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[25] <= data_out[25].DB_MAX_OUTPUT_PORT_TYPE
at_source_channel[0] <= <GND>
at_source_error[0] <= at_source_error_s[0].DB_MAX_OUTPUT_PORT_TYPE
at_source_error[1] <= at_source_error_s[1].DB_MAX_OUTPUT_PORT_TYPE
at_source_sop <= at_source_sop_s.DB_MAX_OUTPUT_PORT_TYPE
at_source_eop <= at_source_eop_s.DB_MAX_OUTPUT_PORT_TYPE


|BeamForming|LOW_PASS_FIR:proc_chain[2].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|auk_dspip_avalon_streaming_controller_hpfir:intf_ctrl
clk => ~NO_FANOUT~
reset_n => reset_design.DATAIN
sink_packet_error[0] => source_packet_error[0].DATAIN
sink_packet_error[1] => source_packet_error[1].DATAIN
source_stall => stall.DATAIN
source_stall => sink_ready_ctrl.DATAIN
valid => source_valid_ctrl.DATAIN
reset_design <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
sink_ready_ctrl <= source_stall.DB_MAX_OUTPUT_PORT_TYPE
source_packet_error[0] <= sink_packet_error[0].DB_MAX_OUTPUT_PORT_TYPE
source_packet_error[1] <= sink_packet_error[1].DB_MAX_OUTPUT_PORT_TYPE
source_valid_ctrl <= valid.DB_MAX_OUTPUT_PORT_TYPE
stall <= source_stall.DB_MAX_OUTPUT_PORT_TYPE


|BeamForming|LOW_PASS_FIR:proc_chain[2].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core
xIn_v[0] => Mux0.IN9
xIn_v[0] => Mux1.IN9
xIn_v[0] => dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13.xin[0]
xIn_c[0] => ~NO_FANOUT~
xIn_c[1] => ~NO_FANOUT~
xIn_c[2] => ~NO_FANOUT~
xIn_c[3] => ~NO_FANOUT~
xIn_c[4] => ~NO_FANOUT~
xIn_c[5] => ~NO_FANOUT~
xIn_c[6] => ~NO_FANOUT~
xIn_c[7] => ~NO_FANOUT~
xIn_0[0] => dspba_delay:d_xIn_0_13.xin[0]
xIn_0[1] => dspba_delay:d_xIn_0_13.xin[1]
xIn_0[2] => dspba_delay:d_xIn_0_13.xin[2]
xIn_0[3] => dspba_delay:d_xIn_0_13.xin[3]
xIn_0[4] => dspba_delay:d_xIn_0_13.xin[4]
xIn_0[5] => dspba_delay:d_xIn_0_13.xin[5]
xIn_0[6] => dspba_delay:d_xIn_0_13.xin[6]
xIn_0[7] => dspba_delay:d_xIn_0_13.xin[7]
xOut_v[0] <= u0_m0_wo0_oseq_gated_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
xOut_c[0] <= <GND>
xOut_c[1] <= <GND>
xOut_c[2] <= <GND>
xOut_c[3] <= <GND>
xOut_c[4] <= <GND>
xOut_c[5] <= <GND>
xOut_c[6] <= <GND>
xOut_c[7] <= <GND>
xOut_0[0] <= u0_m0_wo0_accum_o[0].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[1] <= u0_m0_wo0_accum_o[1].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[2] <= u0_m0_wo0_accum_o[2].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[3] <= u0_m0_wo0_accum_o[3].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[4] <= u0_m0_wo0_accum_o[4].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[5] <= u0_m0_wo0_accum_o[5].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[6] <= u0_m0_wo0_accum_o[6].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[7] <= u0_m0_wo0_accum_o[7].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[8] <= u0_m0_wo0_accum_o[8].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[9] <= u0_m0_wo0_accum_o[9].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[10] <= u0_m0_wo0_accum_o[10].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[11] <= u0_m0_wo0_accum_o[11].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[12] <= u0_m0_wo0_accum_o[12].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[13] <= u0_m0_wo0_accum_o[13].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[14] <= u0_m0_wo0_accum_o[14].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[15] <= u0_m0_wo0_accum_o[15].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[16] <= u0_m0_wo0_accum_o[16].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[17] <= u0_m0_wo0_accum_o[17].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[18] <= u0_m0_wo0_accum_o[18].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[19] <= u0_m0_wo0_accum_o[19].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[20] <= u0_m0_wo0_accum_o[20].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[21] <= u0_m0_wo0_accum_o[21].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[22] <= u0_m0_wo0_accum_o[22].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[23] <= u0_m0_wo0_accum_o[23].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[24] <= u0_m0_wo0_accum_o[24].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[25] <= u0_m0_wo0_accum_o[25].DB_MAX_OUTPUT_PORT_TYPE
clk => dspba_delay:u0_m0_wo0_memread.clk
clk => u0_m0_wo0_oseq_gated_reg_q[0].CLK
clk => u0_m0_wo0_oseq_eq.CLK
clk => u0_m0_wo0_oseq_q[0].CLK
clk => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[0].CLK
clk => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[1].CLK
clk => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[2].CLK
clk => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[3].CLK
clk => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[4].CLK
clk => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[5].CLK
clk => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[6].CLK
clk => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[7].CLK
clk => u0_m0_wo0_accum_o[0].CLK
clk => u0_m0_wo0_accum_o[1].CLK
clk => u0_m0_wo0_accum_o[2].CLK
clk => u0_m0_wo0_accum_o[3].CLK
clk => u0_m0_wo0_accum_o[4].CLK
clk => u0_m0_wo0_accum_o[5].CLK
clk => u0_m0_wo0_accum_o[6].CLK
clk => u0_m0_wo0_accum_o[7].CLK
clk => u0_m0_wo0_accum_o[8].CLK
clk => u0_m0_wo0_accum_o[9].CLK
clk => u0_m0_wo0_accum_o[10].CLK
clk => u0_m0_wo0_accum_o[11].CLK
clk => u0_m0_wo0_accum_o[12].CLK
clk => u0_m0_wo0_accum_o[13].CLK
clk => u0_m0_wo0_accum_o[14].CLK
clk => u0_m0_wo0_accum_o[15].CLK
clk => u0_m0_wo0_accum_o[16].CLK
clk => u0_m0_wo0_accum_o[17].CLK
clk => u0_m0_wo0_accum_o[18].CLK
clk => u0_m0_wo0_accum_o[19].CLK
clk => u0_m0_wo0_accum_o[20].CLK
clk => u0_m0_wo0_accum_o[21].CLK
clk => u0_m0_wo0_accum_o[22].CLK
clk => u0_m0_wo0_accum_o[23].CLK
clk => u0_m0_wo0_accum_o[24].CLK
clk => u0_m0_wo0_accum_o[25].CLK
clk => u0_m0_wo0_cm0_q[0].CLK
clk => u0_m0_wo0_cm0_q[1].CLK
clk => u0_m0_wo0_cm0_q[2].CLK
clk => u0_m0_wo0_cm0_q[3].CLK
clk => u0_m0_wo0_cm0_q[4].CLK
clk => u0_m0_wo0_cm0_q[5].CLK
clk => u0_m0_wo0_cm0_q[6].CLK
clk => u0_m0_wo0_cm0_q[7].CLK
clk => u0_m0_wo0_cm0_q[8].CLK
clk => u0_m0_wo0_cm0_q[9].CLK
clk => u0_m0_wo0_cm0_q[10].CLK
clk => u0_m0_wo0_cm0_q[11].CLK
clk => u0_m0_wo0_ca0_eq.CLK
clk => u0_m0_wo0_ca0_i[0].CLK
clk => u0_m0_wo0_ca0_i[1].CLK
clk => u0_m0_wo0_ca0_i[2].CLK
clk => u0_m0_wo0_ca0_i[3].CLK
clk => u0_m0_wo0_ca0_i[4].CLK
clk => u0_m0_wo0_ca0_i[5].CLK
clk => u0_m0_wo0_wi0_r0_wa0_i[0].CLK
clk => u0_m0_wo0_wi0_r0_wa0_i[1].CLK
clk => u0_m0_wo0_wi0_r0_wa0_i[2].CLK
clk => u0_m0_wo0_wi0_r0_wa0_i[3].CLK
clk => u0_m0_wo0_wi0_r0_wa0_i[4].CLK
clk => u0_m0_wo0_wi0_r0_wa0_i[5].CLK
clk => u0_m0_wo0_wi0_r0_ra0_add_0_0_o[0].CLK
clk => u0_m0_wo0_wi0_r0_ra0_add_0_0_o[1].CLK
clk => u0_m0_wo0_wi0_r0_ra0_add_0_0_o[2].CLK
clk => u0_m0_wo0_wi0_r0_ra0_add_0_0_o[3].CLK
clk => u0_m0_wo0_wi0_r0_ra0_add_0_0_o[4].CLK
clk => u0_m0_wo0_wi0_r0_ra0_add_0_0_o[5].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count0_i[0].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count0_i[1].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count0_i[2].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count0_i[3].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count0_i[4].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count0_i[5].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[0].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[1].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[2].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[3].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[4].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[5].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[6].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[0].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[1].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[2].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[3].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[4].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[5].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[6].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_eq.CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_i[0].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_i[1].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_i[2].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_i[3].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_i[4].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_i[5].CLK
clk => u0_m0_wo0_aseq_eq.CLK
clk => u0_m0_wo0_aseq_q[0].CLK
clk => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[0].CLK
clk => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[1].CLK
clk => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[2].CLK
clk => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[3].CLK
clk => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[4].CLK
clk => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[5].CLK
clk => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[6].CLK
clk => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[7].CLK
clk => u0_m0_wo0_run_count[0].CLK
clk => u0_m0_wo0_run_count[1].CLK
clk => u0_m0_wo0_run_enableQ[0].CLK
clk => u0_m0_wo0_run_q[0].CLK
clk => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[0].CLK
clk => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[1].CLK
clk => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[2].CLK
clk => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[3].CLK
clk => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[4].CLK
clk => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[5].CLK
clk => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[6].CLK
clk => dspba_delay:u0_m0_wo0_compute.clk
clk => dspba_delay:d_u0_m0_wo0_compute_q_14.clk
clk => dspba_delay:d_u0_m0_wo0_compute_q_15.clk
clk => dspba_delay:d_xIn_0_13.clk
clk => dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13.clk
clk => altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem.clock0
clk => LPM_MULT:u0_m0_wo0_mtree_mult1_0_component.CLOCK
areset => dspba_delay:u0_m0_wo0_memread.aclr
areset => u0_m0_wo0_oseq_gated_reg_q[0].ACLR
areset => u0_m0_wo0_oseq_eq.ACLR
areset => u0_m0_wo0_oseq_q[0].ACLR
areset => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[0].ACLR
areset => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[1].ACLR
areset => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[2].PRESET
areset => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[3].ACLR
areset => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[4].ACLR
areset => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[5].PRESET
areset => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[6].ACLR
areset => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[7].ACLR
areset => u0_m0_wo0_accum_o[0].ACLR
areset => u0_m0_wo0_accum_o[1].ACLR
areset => u0_m0_wo0_accum_o[2].ACLR
areset => u0_m0_wo0_accum_o[3].ACLR
areset => u0_m0_wo0_accum_o[4].ACLR
areset => u0_m0_wo0_accum_o[5].ACLR
areset => u0_m0_wo0_accum_o[6].ACLR
areset => u0_m0_wo0_accum_o[7].ACLR
areset => u0_m0_wo0_accum_o[8].ACLR
areset => u0_m0_wo0_accum_o[9].ACLR
areset => u0_m0_wo0_accum_o[10].ACLR
areset => u0_m0_wo0_accum_o[11].ACLR
areset => u0_m0_wo0_accum_o[12].ACLR
areset => u0_m0_wo0_accum_o[13].ACLR
areset => u0_m0_wo0_accum_o[14].ACLR
areset => u0_m0_wo0_accum_o[15].ACLR
areset => u0_m0_wo0_accum_o[16].ACLR
areset => u0_m0_wo0_accum_o[17].ACLR
areset => u0_m0_wo0_accum_o[18].ACLR
areset => u0_m0_wo0_accum_o[19].ACLR
areset => u0_m0_wo0_accum_o[20].ACLR
areset => u0_m0_wo0_accum_o[21].ACLR
areset => u0_m0_wo0_accum_o[22].ACLR
areset => u0_m0_wo0_accum_o[23].ACLR
areset => u0_m0_wo0_accum_o[24].ACLR
areset => u0_m0_wo0_accum_o[25].ACLR
areset => u0_m0_wo0_cm0_q[0].ACLR
areset => u0_m0_wo0_cm0_q[1].ACLR
areset => u0_m0_wo0_cm0_q[2].ACLR
areset => u0_m0_wo0_cm0_q[3].ACLR
areset => u0_m0_wo0_cm0_q[4].PRESET
areset => u0_m0_wo0_cm0_q[5].ACLR
areset => u0_m0_wo0_cm0_q[6].ACLR
areset => u0_m0_wo0_cm0_q[7].PRESET
areset => u0_m0_wo0_cm0_q[8].ACLR
areset => u0_m0_wo0_cm0_q[9].ACLR
areset => u0_m0_wo0_cm0_q[10].ACLR
areset => u0_m0_wo0_cm0_q[11].ACLR
areset => u0_m0_wo0_ca0_eq.ACLR
areset => u0_m0_wo0_ca0_i[0].ACLR
areset => u0_m0_wo0_ca0_i[1].ACLR
areset => u0_m0_wo0_ca0_i[2].ACLR
areset => u0_m0_wo0_ca0_i[3].ACLR
areset => u0_m0_wo0_ca0_i[4].ACLR
areset => u0_m0_wo0_ca0_i[5].ACLR
areset => u0_m0_wo0_wi0_r0_wa0_i[0].PRESET
areset => u0_m0_wo0_wi0_r0_wa0_i[1].ACLR
areset => u0_m0_wo0_wi0_r0_wa0_i[2].ACLR
areset => u0_m0_wo0_wi0_r0_wa0_i[3].PRESET
areset => u0_m0_wo0_wi0_r0_wa0_i[4].ACLR
areset => u0_m0_wo0_wi0_r0_wa0_i[5].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_add_0_0_o[0].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_add_0_0_o[1].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_add_0_0_o[2].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_add_0_0_o[3].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_add_0_0_o[4].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_add_0_0_o[5].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count0_i[0].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count0_i[1].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count0_i[2].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count0_i[3].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count0_i[4].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count0_i[5].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[0].PRESET
areset => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[1].PRESET
areset => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[2].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[3].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[4].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[5].PRESET
areset => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[6].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[0].PRESET
areset => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[1].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[2].PRESET
areset => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[3].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[4].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[5].PRESET
areset => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[6].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count1_eq.ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count1_i[0].PRESET
areset => u0_m0_wo0_wi0_r0_ra0_count1_i[1].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count1_i[2].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count1_i[3].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count1_i[4].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count1_i[5].ACLR
areset => u0_m0_wo0_aseq_eq.ACLR
areset => u0_m0_wo0_aseq_q[0].ACLR
areset => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[0].ACLR
areset => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[1].ACLR
areset => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[2].ACLR
areset => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[3].ACLR
areset => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[4].ACLR
areset => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[5].ACLR
areset => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[6].ACLR
areset => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[7].ACLR
areset => u0_m0_wo0_run_count[0].ACLR
areset => u0_m0_wo0_run_count[1].ACLR
areset => u0_m0_wo0_run_enableQ[0].ACLR
areset => u0_m0_wo0_run_q[0].ACLR
areset => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[0].PRESET
areset => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[1].PRESET
areset => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[2].ACLR
areset => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[3].ACLR
areset => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[4].ACLR
areset => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[5].PRESET
areset => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[6].ACLR
areset => dspba_delay:u0_m0_wo0_compute.aclr
areset => dspba_delay:d_u0_m0_wo0_compute_q_14.aclr
areset => dspba_delay:d_u0_m0_wo0_compute_q_15.aclr
areset => dspba_delay:d_xIn_0_13.aclr
areset => dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13.aclr
areset => LPM_MULT:u0_m0_wo0_mtree_mult1_0_component.ACLR


|BeamForming|LOW_PASS_FIR:proc_chain[2].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_memread
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|BeamForming|LOW_PASS_FIR:proc_chain[2].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_compute
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|BeamForming|LOW_PASS_FIR:proc_chain[2].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_14
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|BeamForming|LOW_PASS_FIR:proc_chain[2].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_15
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|BeamForming|LOW_PASS_FIR:proc_chain[2].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_13
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[1][1].CLK
clk => delay_signals[1][2].CLK
clk => delay_signals[1][3].CLK
clk => delay_signals[1][4].CLK
clk => delay_signals[1][5].CLK
clk => delay_signals[1][6].CLK
clk => delay_signals[1][7].CLK
clk => delay_signals[2][0].CLK
clk => delay_signals[2][1].CLK
clk => delay_signals[2][2].CLK
clk => delay_signals[2][3].CLK
clk => delay_signals[2][4].CLK
clk => delay_signals[2][5].CLK
clk => delay_signals[2][6].CLK
clk => delay_signals[2][7].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[1][1].ACLR
aclr => delay_signals[1][2].ACLR
aclr => delay_signals[1][3].ACLR
aclr => delay_signals[1][4].ACLR
aclr => delay_signals[1][5].ACLR
aclr => delay_signals[1][6].ACLR
aclr => delay_signals[1][7].ACLR
aclr => delay_signals[2][0].ACLR
aclr => delay_signals[2][1].ACLR
aclr => delay_signals[2][2].ACLR
aclr => delay_signals[2][3].ACLR
aclr => delay_signals[2][4].ACLR
aclr => delay_signals[2][5].ACLR
aclr => delay_signals[2][6].ACLR
aclr => delay_signals[2][7].ACLR
ena => delay_signals[2][7].ENA
ena => delay_signals[2][6].ENA
ena => delay_signals[2][5].ENA
ena => delay_signals[2][4].ENA
ena => delay_signals[2][3].ENA
ena => delay_signals[2][2].ENA
ena => delay_signals[2][1].ENA
ena => delay_signals[2][0].ENA
ena => delay_signals[1][7].ENA
ena => delay_signals[1][6].ENA
ena => delay_signals[1][5].ENA
ena => delay_signals[1][4].ENA
ena => delay_signals[1][3].ENA
ena => delay_signals[1][2].ENA
ena => delay_signals[1][1].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[2][0].DATAIN
xin[1] => delay_signals[2][1].DATAIN
xin[2] => delay_signals[2][2].DATAIN
xin[3] => delay_signals[2][3].DATAIN
xin[4] => delay_signals[2][4].DATAIN
xin[5] => delay_signals[2][5].DATAIN
xin[6] => delay_signals[2][6].DATAIN
xin[7] => delay_signals[2][7].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE


|BeamForming|LOW_PASS_FIR:proc_chain[2].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[2][0].ACLR
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[2][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|BeamForming|LOW_PASS_FIR:proc_chain[2].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem
wren_a => altsyncram_2jn3:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_2jn3:auto_generated.data_a[0]
data_a[1] => altsyncram_2jn3:auto_generated.data_a[1]
data_a[2] => altsyncram_2jn3:auto_generated.data_a[2]
data_a[3] => altsyncram_2jn3:auto_generated.data_a[3]
data_a[4] => altsyncram_2jn3:auto_generated.data_a[4]
data_a[5] => altsyncram_2jn3:auto_generated.data_a[5]
data_a[6] => altsyncram_2jn3:auto_generated.data_a[6]
data_a[7] => altsyncram_2jn3:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
address_a[0] => altsyncram_2jn3:auto_generated.address_a[0]
address_a[1] => altsyncram_2jn3:auto_generated.address_a[1]
address_a[2] => altsyncram_2jn3:auto_generated.address_a[2]
address_a[3] => altsyncram_2jn3:auto_generated.address_a[3]
address_a[4] => altsyncram_2jn3:auto_generated.address_a[4]
address_a[5] => altsyncram_2jn3:auto_generated.address_a[5]
address_b[0] => altsyncram_2jn3:auto_generated.address_b[0]
address_b[1] => altsyncram_2jn3:auto_generated.address_b[1]
address_b[2] => altsyncram_2jn3:auto_generated.address_b[2]
address_b[3] => altsyncram_2jn3:auto_generated.address_b[3]
address_b[4] => altsyncram_2jn3:auto_generated.address_b[4]
address_b[5] => altsyncram_2jn3:auto_generated.address_b[5]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_2jn3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_b[0] <= altsyncram_2jn3:auto_generated.q_b[0]
q_b[1] <= altsyncram_2jn3:auto_generated.q_b[1]
q_b[2] <= altsyncram_2jn3:auto_generated.q_b[2]
q_b[3] <= altsyncram_2jn3:auto_generated.q_b[3]
q_b[4] <= altsyncram_2jn3:auto_generated.q_b[4]
q_b[5] <= altsyncram_2jn3:auto_generated.q_b[5]
q_b[6] <= altsyncram_2jn3:auto_generated.q_b[6]
q_b[7] <= altsyncram_2jn3:auto_generated.q_b[7]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|BeamForming|LOW_PASS_FIR:proc_chain[2].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem|altsyncram_2jn3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0


|BeamForming|LOW_PASS_FIR:proc_chain[2].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo0_mtree_mult1_0_component
dataa[0] => mult_fcu:auto_generated.dataa[0]
dataa[1] => mult_fcu:auto_generated.dataa[1]
dataa[2] => mult_fcu:auto_generated.dataa[2]
dataa[3] => mult_fcu:auto_generated.dataa[3]
dataa[4] => mult_fcu:auto_generated.dataa[4]
dataa[5] => mult_fcu:auto_generated.dataa[5]
dataa[6] => mult_fcu:auto_generated.dataa[6]
dataa[7] => mult_fcu:auto_generated.dataa[7]
dataa[8] => mult_fcu:auto_generated.dataa[8]
dataa[9] => mult_fcu:auto_generated.dataa[9]
dataa[10] => mult_fcu:auto_generated.dataa[10]
dataa[11] => mult_fcu:auto_generated.dataa[11]
datab[0] => mult_fcu:auto_generated.datab[0]
datab[1] => mult_fcu:auto_generated.datab[1]
datab[2] => mult_fcu:auto_generated.datab[2]
datab[3] => mult_fcu:auto_generated.datab[3]
datab[4] => mult_fcu:auto_generated.datab[4]
datab[5] => mult_fcu:auto_generated.datab[5]
datab[6] => mult_fcu:auto_generated.datab[6]
datab[7] => mult_fcu:auto_generated.datab[7]
sum[0] => ~NO_FANOUT~
aclr => mult_fcu:auto_generated.aclr
sclr => ~NO_FANOUT~
clock => mult_fcu:auto_generated.clock
clken => ~NO_FANOUT~
result[0] <= mult_fcu:auto_generated.result[0]
result[1] <= mult_fcu:auto_generated.result[1]
result[2] <= mult_fcu:auto_generated.result[2]
result[3] <= mult_fcu:auto_generated.result[3]
result[4] <= mult_fcu:auto_generated.result[4]
result[5] <= mult_fcu:auto_generated.result[5]
result[6] <= mult_fcu:auto_generated.result[6]
result[7] <= mult_fcu:auto_generated.result[7]
result[8] <= mult_fcu:auto_generated.result[8]
result[9] <= mult_fcu:auto_generated.result[9]
result[10] <= mult_fcu:auto_generated.result[10]
result[11] <= mult_fcu:auto_generated.result[11]
result[12] <= mult_fcu:auto_generated.result[12]
result[13] <= mult_fcu:auto_generated.result[13]
result[14] <= mult_fcu:auto_generated.result[14]
result[15] <= mult_fcu:auto_generated.result[15]
result[16] <= mult_fcu:auto_generated.result[16]
result[17] <= mult_fcu:auto_generated.result[17]
result[18] <= mult_fcu:auto_generated.result[18]
result[19] <= mult_fcu:auto_generated.result[19]


|BeamForming|LOW_PASS_FIR:proc_chain[2].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo0_mtree_mult1_0_component|mult_fcu:auto_generated
aclr => mac_mult1.ACLR
aclr => mac_out2.ACLR
clock => mac_mult1.CLK
clock => mac_out2.CLK
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[11] => mac_mult1.DATAA11
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
datab[7] => mac_mult1.DATAB7
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15
result[16] <= mac_out2.DATAOUT16
result[17] <= mac_out2.DATAOUT17
result[18] <= mac_out2.DATAOUT18
result[19] <= mac_out2.DATAOUT19


|BeamForming|LOW_PASS_FIR:proc_chain[2].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|auk_dspip_roundsat_hpfir:\real_passthrough:gen_outp_blk:0:outp_blk
clk => ~NO_FANOUT~
reset_n => ~NO_FANOUT~
enable => valid.DATAIN
datain[0] => dataout[0].DATAIN
datain[1] => dataout[1].DATAIN
datain[2] => dataout[2].DATAIN
datain[3] => dataout[3].DATAIN
datain[4] => dataout[4].DATAIN
datain[5] => dataout[5].DATAIN
datain[6] => dataout[6].DATAIN
datain[7] => dataout[7].DATAIN
datain[8] => dataout[8].DATAIN
datain[9] => dataout[9].DATAIN
datain[10] => dataout[10].DATAIN
datain[11] => dataout[11].DATAIN
datain[12] => dataout[12].DATAIN
datain[13] => dataout[13].DATAIN
datain[14] => dataout[14].DATAIN
datain[15] => dataout[15].DATAIN
datain[16] => dataout[16].DATAIN
datain[17] => dataout[17].DATAIN
datain[18] => dataout[18].DATAIN
datain[19] => dataout[19].DATAIN
datain[20] => dataout[20].DATAIN
datain[21] => dataout[21].DATAIN
datain[22] => dataout[22].DATAIN
datain[23] => dataout[23].DATAIN
datain[24] => dataout[24].DATAIN
datain[25] => dataout[25].DATAIN
valid <= enable.DB_MAX_OUTPUT_PORT_TYPE
dataout[0] <= datain[0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= datain[1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= datain[2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= datain[3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= datain[4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= datain[5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= datain[6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= datain[7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= datain[8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= datain[9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= datain[10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= datain[11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= datain[12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= datain[13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= datain[14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= datain[15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= datain[16].DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= datain[17].DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= datain[18].DB_MAX_OUTPUT_PORT_TYPE
dataout[19] <= datain[19].DB_MAX_OUTPUT_PORT_TYPE
dataout[20] <= datain[20].DB_MAX_OUTPUT_PORT_TYPE
dataout[21] <= datain[21].DB_MAX_OUTPUT_PORT_TYPE
dataout[22] <= datain[22].DB_MAX_OUTPUT_PORT_TYPE
dataout[23] <= datain[23].DB_MAX_OUTPUT_PORT_TYPE
dataout[24] <= datain[24].DB_MAX_OUTPUT_PORT_TYPE
dataout[25] <= datain[25].DB_MAX_OUTPUT_PORT_TYPE


|BeamForming|CIC:proc_chain[3].cic_inst
in_error[0] => in_error[0].IN1
in_error[1] => in_error[1].IN1
in_valid => in_valid.IN1
in_ready <= CIC_cic_ii_0:cic_ii_0.in_ready
in_data[0] => in_data[0].IN1
in_data[1] => in_data[1].IN1
out_data[0] <= CIC_cic_ii_0:cic_ii_0.out_data
out_data[1] <= CIC_cic_ii_0:cic_ii_0.out_data
out_data[2] <= CIC_cic_ii_0:cic_ii_0.out_data
out_data[3] <= CIC_cic_ii_0:cic_ii_0.out_data
out_data[4] <= CIC_cic_ii_0:cic_ii_0.out_data
out_data[5] <= CIC_cic_ii_0:cic_ii_0.out_data
out_data[6] <= CIC_cic_ii_0:cic_ii_0.out_data
out_data[7] <= CIC_cic_ii_0:cic_ii_0.out_data
out_error[0] <= CIC_cic_ii_0:cic_ii_0.out_error
out_error[1] <= CIC_cic_ii_0:cic_ii_0.out_error
out_valid <= CIC_cic_ii_0:cic_ii_0.out_valid
out_ready => out_ready.IN1
clk => clk.IN1
reset_n => reset_n.IN1


|BeamForming|CIC:proc_chain[3].cic_inst|CIC_cic_ii_0:cic_ii_0
in_data[0] => alt_cic_core:core.in_data[0][0]
in_data[1] => alt_cic_core:core.in_data[0][1]
out_ready => alt_cic_core:core.out_ready
in_valid => alt_cic_core:core.in_valid
clk => alt_cic_core:core.clk
clken => alt_cic_core:core.clken
reset_n => alt_cic_core:core.reset_n
in_ready <= alt_cic_core:core.in_ready
in_error[0] => alt_cic_core:core.in_error[0]
in_error[1] => alt_cic_core:core.in_error[1]
out_error[0] <= alt_cic_core:core.out_error[0]
out_error[1] <= alt_cic_core:core.out_error[1]
out_data[0] <= alt_cic_core:core.out_data[0][0]
out_data[1] <= alt_cic_core:core.out_data[0][1]
out_data[2] <= alt_cic_core:core.out_data[0][2]
out_data[3] <= alt_cic_core:core.out_data[0][3]
out_data[4] <= alt_cic_core:core.out_data[0][4]
out_data[5] <= alt_cic_core:core.out_data[0][5]
out_data[6] <= alt_cic_core:core.out_data[0][6]
out_data[7] <= alt_cic_core:core.out_data[0][7]
out_valid <= alt_cic_core:core.out_valid


|BeamForming|CIC:proc_chain[3].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core
clk => clk.IN3
clken => clken.IN1
reset_n => reset_n.IN3
rate[0] => alt_cic_dec_siso:dec_one.rate[0]
rate[1] => alt_cic_dec_siso:dec_one.rate[1]
rate[2] => alt_cic_dec_siso:dec_one.rate[2]
rate[3] => alt_cic_dec_siso:dec_one.rate[3]
rate[4] => alt_cic_dec_siso:dec_one.rate[4]
rate[5] => alt_cic_dec_siso:dec_one.rate[5]
in_startofpacket => in_startofpacket.IN1
in_endofpacket => in_endofpacket.IN1
in_data[0][0] => in_data_vector[0].IN1
in_data[0][1] => in_data_vector[1].IN1
in_ready <= auk_dspip_avalon_streaming_sink:input_sink.at_sink_ready
in_valid => in_valid.IN1
out_channel[0] <= auk_dspip_avalon_streaming_source:output_source_0.at_source_channel
out_startofpacket <= auk_dspip_avalon_streaming_source:output_source_0.at_source_sop
out_endofpacket <= auk_dspip_avalon_streaming_source:output_source_0.at_source_eop
in_error[0] => in_error[0].IN1
in_error[1] => in_error[1].IN1
out_error[0] <= auk_dspip_avalon_streaming_source:output_source_0.at_source_error
out_error[1] <= auk_dspip_avalon_streaming_source:output_source_0.at_source_error
out_ready => out_ready.IN1
out_data[0][0] <= auk_dspip_avalon_streaming_source:output_source_0.at_source_data
out_data[0][1] <= auk_dspip_avalon_streaming_source:output_source_0.at_source_data
out_data[0][2] <= auk_dspip_avalon_streaming_source:output_source_0.at_source_data
out_data[0][3] <= auk_dspip_avalon_streaming_source:output_source_0.at_source_data
out_data[0][4] <= auk_dspip_avalon_streaming_source:output_source_0.at_source_data
out_data[0][5] <= auk_dspip_avalon_streaming_source:output_source_0.at_source_data
out_data[0][6] <= auk_dspip_avalon_streaming_source:output_source_0.at_source_data
out_data[0][7] <= auk_dspip_avalon_streaming_source:output_source_0.at_source_data
out_valid <= auk_dspip_avalon_streaming_source:output_source_0.at_source_valid


|BeamForming|CIC:proc_chain[3].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink
clk => scfifo:sink_FIFO.clock
clk => data_valid~reg0.CLK
reset_n => scfifo:sink_FIFO.sclr
data[0] <= scfifo:sink_FIFO.q[0]
data[1] <= scfifo:sink_FIFO.q[1]
data_valid <= data_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
sink_ready_ctrl => scfifo:sink_FIFO.rdreq
sink_ready_ctrl => data_valid~reg0.DATAIN
sink_stall <= scfifo:sink_FIFO.almost_empty
packet_error[0] <= at_sink_error[0].DB_MAX_OUTPUT_PORT_TYPE
packet_error[1] <= at_sink_error[1].DB_MAX_OUTPUT_PORT_TYPE
send_sop <= scfifo:sink_FIFO.q[3]
send_eop <= scfifo:sink_FIFO.q[2]
at_sink_ready <= scfifo:sink_FIFO.full
at_sink_valid => scfifo:sink_FIFO.wrreq
at_sink_data[0] => scfifo:sink_FIFO.data[0]
at_sink_data[1] => scfifo:sink_FIFO.data[1]
at_sink_sop => scfifo:sink_FIFO.data[3]
at_sink_eop => scfifo:sink_FIFO.data[2]
at_sink_error[0] => packet_error[0].DATAIN
at_sink_error[1] => packet_error[1].DATAIN


|BeamForming|CIC:proc_chain[3].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO
data[0] => scfifo_rd71:auto_generated.data[0]
data[1] => scfifo_rd71:auto_generated.data[1]
data[2] => scfifo_rd71:auto_generated.data[2]
data[3] => scfifo_rd71:auto_generated.data[3]
q[0] <= scfifo_rd71:auto_generated.q[0]
q[1] <= scfifo_rd71:auto_generated.q[1]
q[2] <= scfifo_rd71:auto_generated.q[2]
q[3] <= scfifo_rd71:auto_generated.q[3]
wrreq => scfifo_rd71:auto_generated.wrreq
rdreq => scfifo_rd71:auto_generated.rdreq
clock => scfifo_rd71:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => scfifo_rd71:auto_generated.sclr
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= <GND>
full <= scfifo_rd71:auto_generated.full
almost_full <= <GND>
almost_empty <= scfifo_rd71:auto_generated.almost_empty
usedw[0] <= <GND>
usedw[1] <= <GND>
usedw[2] <= <GND>


|BeamForming|CIC:proc_chain[3].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_rd71:auto_generated
almost_empty <= almost_empty.DB_MAX_OUTPUT_PORT_TYPE
clock => a_dpfifo_cjv:dpfifo.clock
clock => dffe_nae.CLK
data[0] => a_dpfifo_cjv:dpfifo.data[0]
data[1] => a_dpfifo_cjv:dpfifo.data[1]
data[2] => a_dpfifo_cjv:dpfifo.data[2]
data[3] => a_dpfifo_cjv:dpfifo.data[3]
full <= a_dpfifo_cjv:dpfifo.full
q[0] <= a_dpfifo_cjv:dpfifo.q[0]
q[1] <= a_dpfifo_cjv:dpfifo.q[1]
q[2] <= a_dpfifo_cjv:dpfifo.q[2]
q[3] <= a_dpfifo_cjv:dpfifo.q[3]
rdreq => a_dpfifo_cjv:dpfifo.rreq
rdreq => _.IN1
rdreq => _.IN0
sclr => a_dpfifo_cjv:dpfifo.sclr
sclr => _.IN0
sclr => _.IN0
wrreq => a_dpfifo_cjv:dpfifo.wreq
wrreq => _.IN0
wrreq => _.IN1


|BeamForming|CIC:proc_chain[3].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_rd71:auto_generated|a_dpfifo_cjv:dpfifo
clock => altsyncram_b4h1:FIFOram.clock0
clock => altsyncram_b4h1:FIFOram.clock1
clock => cntr_r9b:rd_ptr_msb.clock
clock => cntr_8a7:usedw_counter.clock
clock => cntr_s9b:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => wrreq_delay.CLK
data[0] => altsyncram_b4h1:FIFOram.data_a[0]
data[1] => altsyncram_b4h1:FIFOram.data_a[1]
data[2] => altsyncram_b4h1:FIFOram.data_a[2]
data[3] => altsyncram_b4h1:FIFOram.data_a[3]
full <= full_dff.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_b4h1:FIFOram.q_b[0]
q[1] <= altsyncram_b4h1:FIFOram.q_b[1]
q[2] <= altsyncram_b4h1:FIFOram.q_b[2]
q[3] <= altsyncram_b4h1:FIFOram.q_b[3]
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => cntr_r9b:rd_ptr_msb.sclr
sclr => cntr_8a7:usedw_counter.sclr
sclr => cntr_s9b:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
usedw[0] <= cntr_8a7:usedw_counter.q[0]
usedw[1] <= cntr_8a7:usedw_counter.q[1]
usedw[2] <= cntr_8a7:usedw_counter.q[2]
wreq => valid_wreq.IN0


|BeamForming|CIC:proc_chain[3].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_rd71:auto_generated|a_dpfifo_cjv:dpfifo|altsyncram_b4h1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE


|BeamForming|CIC:proc_chain[3].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_rd71:auto_generated|a_dpfifo_cjv:dpfifo|cmpr_gs8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1


|BeamForming|CIC:proc_chain[3].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_rd71:auto_generated|a_dpfifo_cjv:dpfifo|cmpr_gs8:two_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1


|BeamForming|CIC:proc_chain[3].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_rd71:auto_generated|a_dpfifo_cjv:dpfifo|cntr_r9b:rd_ptr_msb
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|BeamForming|CIC:proc_chain[3].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_rd71:auto_generated|a_dpfifo_cjv:dpfifo|cntr_8a7:usedw_counter
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB


|BeamForming|CIC:proc_chain[3].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_rd71:auto_generated|a_dpfifo_cjv:dpfifo|cntr_s9b:wr_ptr
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|BeamForming|CIC:proc_chain[3].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0
clk => scfifo:source_FIFO.clock
clk => source_valid_s.CLK
reset_n => source_valid_s.OUTPUTSELECT
reset_n => scfifo:source_FIFO.sclr
data[0] => scfifo:source_FIFO.data[0]
data[1] => scfifo:source_FIFO.data[1]
data[2] => scfifo:source_FIFO.data[2]
data[3] => scfifo:source_FIFO.data[3]
data[4] => scfifo:source_FIFO.data[4]
data[5] => scfifo:source_FIFO.data[5]
data[6] => scfifo:source_FIFO.data[6]
data[7] => scfifo:source_FIFO.data[7]
data_count[0] => scfifo:source_FIFO.data[8]
source_valid_ctrl => scfifo:source_FIFO.wrreq
source_stall <= scfifo:source_FIFO.almost_full
packet_error[0] => at_source_error[0].DATAIN
packet_error[1] => at_source_error[1].DATAIN
at_source_ready => source_fifo_rdreq.IN1
at_source_valid <= source_valid_s.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[0] <= scfifo:source_FIFO.q[0]
at_source_data[1] <= scfifo:source_FIFO.q[1]
at_source_data[2] <= scfifo:source_FIFO.q[2]
at_source_data[3] <= scfifo:source_FIFO.q[3]
at_source_data[4] <= scfifo:source_FIFO.q[4]
at_source_data[5] <= scfifo:source_FIFO.q[5]
at_source_data[6] <= scfifo:source_FIFO.q[6]
at_source_data[7] <= scfifo:source_FIFO.q[7]
at_source_channel[0] <= scfifo:source_FIFO.q[8]
at_source_error[0] <= packet_error[0].DB_MAX_OUTPUT_PORT_TYPE
at_source_error[1] <= packet_error[1].DB_MAX_OUTPUT_PORT_TYPE
at_source_sop <= scfifo:source_FIFO.q[8]
at_source_eop <= scfifo:source_FIFO.q[8]


|BeamForming|CIC:proc_chain[3].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO
data[0] => scfifo_tg71:auto_generated.data[0]
data[1] => scfifo_tg71:auto_generated.data[1]
data[2] => scfifo_tg71:auto_generated.data[2]
data[3] => scfifo_tg71:auto_generated.data[3]
data[4] => scfifo_tg71:auto_generated.data[4]
data[5] => scfifo_tg71:auto_generated.data[5]
data[6] => scfifo_tg71:auto_generated.data[6]
data[7] => scfifo_tg71:auto_generated.data[7]
data[8] => scfifo_tg71:auto_generated.data[8]
q[0] <= scfifo_tg71:auto_generated.q[0]
q[1] <= scfifo_tg71:auto_generated.q[1]
q[2] <= scfifo_tg71:auto_generated.q[2]
q[3] <= scfifo_tg71:auto_generated.q[3]
q[4] <= scfifo_tg71:auto_generated.q[4]
q[5] <= scfifo_tg71:auto_generated.q[5]
q[6] <= scfifo_tg71:auto_generated.q[6]
q[7] <= scfifo_tg71:auto_generated.q[7]
q[8] <= scfifo_tg71:auto_generated.q[8]
wrreq => scfifo_tg71:auto_generated.wrreq
rdreq => scfifo_tg71:auto_generated.rdreq
clock => scfifo_tg71:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => scfifo_tg71:auto_generated.sclr
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= scfifo_tg71:auto_generated.empty
full <= <GND>
almost_full <= scfifo_tg71:auto_generated.almost_full
almost_empty <= <GND>
usedw[0] <= <GND>
usedw[1] <= <GND>
usedw[2] <= <GND>
usedw[3] <= <GND>
usedw[4] <= <GND>


|BeamForming|CIC:proc_chain[3].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_tg71:auto_generated
almost_full <= dffe_af.DB_MAX_OUTPUT_PORT_TYPE
clock => a_dpfifo_qov:dpfifo.clock
clock => dffe_af.CLK
data[0] => a_dpfifo_qov:dpfifo.data[0]
data[1] => a_dpfifo_qov:dpfifo.data[1]
data[2] => a_dpfifo_qov:dpfifo.data[2]
data[3] => a_dpfifo_qov:dpfifo.data[3]
data[4] => a_dpfifo_qov:dpfifo.data[4]
data[5] => a_dpfifo_qov:dpfifo.data[5]
data[6] => a_dpfifo_qov:dpfifo.data[6]
data[7] => a_dpfifo_qov:dpfifo.data[7]
data[8] => a_dpfifo_qov:dpfifo.data[8]
empty <= a_dpfifo_qov:dpfifo.empty
q[0] <= a_dpfifo_qov:dpfifo.q[0]
q[1] <= a_dpfifo_qov:dpfifo.q[1]
q[2] <= a_dpfifo_qov:dpfifo.q[2]
q[3] <= a_dpfifo_qov:dpfifo.q[3]
q[4] <= a_dpfifo_qov:dpfifo.q[4]
q[5] <= a_dpfifo_qov:dpfifo.q[5]
q[6] <= a_dpfifo_qov:dpfifo.q[6]
q[7] <= a_dpfifo_qov:dpfifo.q[7]
q[8] <= a_dpfifo_qov:dpfifo.q[8]
rdreq => a_dpfifo_qov:dpfifo.rreq
rdreq => _.IN1
rdreq => _.IN0
sclr => a_dpfifo_qov:dpfifo.sclr
sclr => _.IN0
sclr => _.IN0
wrreq => a_dpfifo_qov:dpfifo.wreq
wrreq => _.IN0
wrreq => _.IN1


|BeamForming|CIC:proc_chain[3].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_tg71:auto_generated|a_dpfifo_qov:dpfifo
clock => altsyncram_j7h1:FIFOram.clock0
clock => altsyncram_j7h1:FIFOram.clock1
clock => cntr_t9b:rd_ptr_msb.clock
clock => cntr_aa7:usedw_counter.clock
clock => cntr_u9b:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[4].CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => wrreq_delay.CLK
data[0] => altsyncram_j7h1:FIFOram.data_a[0]
data[1] => altsyncram_j7h1:FIFOram.data_a[1]
data[2] => altsyncram_j7h1:FIFOram.data_a[2]
data[3] => altsyncram_j7h1:FIFOram.data_a[3]
data[4] => altsyncram_j7h1:FIFOram.data_a[4]
data[5] => altsyncram_j7h1:FIFOram.data_a[5]
data[6] => altsyncram_j7h1:FIFOram.data_a[6]
data[7] => altsyncram_j7h1:FIFOram.data_a[7]
data[8] => altsyncram_j7h1:FIFOram.data_a[8]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_j7h1:FIFOram.q_b[0]
q[1] <= altsyncram_j7h1:FIFOram.q_b[1]
q[2] <= altsyncram_j7h1:FIFOram.q_b[2]
q[3] <= altsyncram_j7h1:FIFOram.q_b[3]
q[4] <= altsyncram_j7h1:FIFOram.q_b[4]
q[5] <= altsyncram_j7h1:FIFOram.q_b[5]
q[6] <= altsyncram_j7h1:FIFOram.q_b[6]
q[7] <= altsyncram_j7h1:FIFOram.q_b[7]
q[8] <= altsyncram_j7h1:FIFOram.q_b[8]
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => cntr_t9b:rd_ptr_msb.sclr
sclr => cntr_aa7:usedw_counter.sclr
sclr => cntr_u9b:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
usedw[0] <= cntr_aa7:usedw_counter.q[0]
usedw[1] <= cntr_aa7:usedw_counter.q[1]
usedw[2] <= cntr_aa7:usedw_counter.q[2]
usedw[3] <= cntr_aa7:usedw_counter.q[3]
usedw[4] <= cntr_aa7:usedw_counter.q[4]
wreq => valid_wreq.IN0


|BeamForming|CIC:proc_chain[3].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_tg71:auto_generated|a_dpfifo_qov:dpfifo|altsyncram_j7h1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE


|BeamForming|CIC:proc_chain[3].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_tg71:auto_generated|a_dpfifo_qov:dpfifo|cmpr_is8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|BeamForming|CIC:proc_chain[3].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_tg71:auto_generated|a_dpfifo_qov:dpfifo|cmpr_is8:two_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|BeamForming|CIC:proc_chain[3].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_tg71:auto_generated|a_dpfifo_qov:dpfifo|cntr_t9b:rd_ptr_msb
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|BeamForming|CIC:proc_chain[3].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_tg71:auto_generated|a_dpfifo_qov:dpfifo|cntr_aa7:usedw_counter
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB


|BeamForming|CIC:proc_chain[3].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_tg71:auto_generated|a_dpfifo_qov:dpfifo|cntr_u9b:wr_ptr
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|BeamForming|CIC:proc_chain[3].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller
clk => auk_dspip_avalon_streaming_small_fifo:ready_FIFO.clock
clk => stall_reg.CLK
clk_en => ready_fifo_wrreq.IN1
clk_en => ready_fifo_rdreq.IN1
clk_en => stall_w_pipelined_2.IN1
reset_n => stall_reg.OUTPUTSELECT
reset_n => auk_dspip_avalon_streaming_small_fifo:ready_FIFO.sclr
reset_n => reset_design.DATAIN
ready => auk_dspip_avalon_streaming_small_fifo:ready_FIFO.data[0]
ready => sink_ready_ctrl_w.DATAA
sink_packet_error[0] => source_packet_error[0].DATAIN
sink_packet_error[1] => source_packet_error[1].DATAIN
sink_stall => stall_w.IN0
source_stall => stall_w.IN1
valid => source_valid_ctrl.IN1
reset_design <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
sink_ready_ctrl <= sink_ready_ctrl_w.DB_MAX_OUTPUT_PORT_TYPE
source_packet_error[0] <= sink_packet_error[0].DB_MAX_OUTPUT_PORT_TYPE
source_packet_error[1] <= sink_packet_error[1].DB_MAX_OUTPUT_PORT_TYPE
source_valid_ctrl <= source_valid_ctrl.DB_MAX_OUTPUT_PORT_TYPE
stall <= stall_reg.DB_MAX_OUTPUT_PORT_TYPE


|BeamForming|CIC:proc_chain[3].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO
clock => fifo_usedw[0].CLK
clock => fifo_usedw[1].CLK
clock => fifo_usedw[2].CLK
clock => rd_addr_ptr[0].CLK
clock => rd_addr_ptr[1].CLK
clock => rd_addr_ptr[2].CLK
clock => fifo_array[0][0].CLK
clock => fifo_array[1][0].CLK
clock => fifo_array[2][0].CLK
clock => fifo_array[3][0].CLK
clock => fifo_array[4][0].CLK
clock => fifo_array[5][0].CLK
clock => wr_addr_ptr[0].CLK
clock => wr_addr_ptr[1].CLK
clock => wr_addr_ptr[2].CLK
data[0] => fifo_array.DATAB
data[0] => fifo_array.DATAB
data[0] => fifo_array.DATAB
data[0] => fifo_array.DATAB
data[0] => fifo_array.DATAB
data[0] => fifo_array.DATAB
empty <= Equal2.DB_MAX_OUTPUT_PORT_TYPE
full <= Equal3.DB_MAX_OUTPUT_PORT_TYPE
almost_full <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
rdreq => fifo_read.IN1
rdreq => usedw_process.IN1
rdreq => usedw_process.IN1
sclr => wr_addr_ptr.OUTPUTSELECT
sclr => wr_addr_ptr.OUTPUTSELECT
sclr => wr_addr_ptr.OUTPUTSELECT
sclr => fifo_array.OUTPUTSELECT
sclr => fifo_array.OUTPUTSELECT
sclr => fifo_array.OUTPUTSELECT
sclr => fifo_array.OUTPUTSELECT
sclr => fifo_array.OUTPUTSELECT
sclr => fifo_array.OUTPUTSELECT
sclr => rd_addr_ptr.OUTPUTSELECT
sclr => rd_addr_ptr.OUTPUTSELECT
sclr => rd_addr_ptr.OUTPUTSELECT
sclr => fifo_usedw.OUTPUTSELECT
sclr => fifo_usedw.OUTPUTSELECT
sclr => fifo_usedw.OUTPUTSELECT
usedw[0] <= fifo_usedw[0].DB_MAX_OUTPUT_PORT_TYPE
usedw[1] <= fifo_usedw[1].DB_MAX_OUTPUT_PORT_TYPE
usedw[2] <= fifo_usedw[2].DB_MAX_OUTPUT_PORT_TYPE
wrreq => usedw_process.IN1
wrreq => usedw_process.IN1


|BeamForming|CIC:proc_chain[3].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one
clk => clk.IN13
reset => reset.IN13
ena => ena.IN8
rate[0] => ~NO_FANOUT~
rate[1] => ~NO_FANOUT~
rate[2] => ~NO_FANOUT~
rate[3] => ~NO_FANOUT~
rate[4] => ~NO_FANOUT~
rate[5] => ~NO_FANOUT~
din[0][0] => integrator[0].din_temp[0].IN1
din[0][1] => integrator[0].din_temp[1].IN21
dout_valid <= always2.DB_MAX_OUTPUT_PORT_TYPE
channel_out[0] <= counter_module:channel_out_int_inst.counter_out
channel_out[-1] <= counter_module:channel_out_int_inst.counter_out
dout[0][0] <= auk_dspip_differentiator:differentiate_stages[3].auk_dsp_diff.dout
dout[0][1] <= auk_dspip_differentiator:differentiate_stages[3].auk_dsp_diff.dout
dout[0][2] <= auk_dspip_differentiator:differentiate_stages[3].auk_dsp_diff.dout
dout[0][3] <= auk_dspip_differentiator:differentiate_stages[3].auk_dsp_diff.dout
dout[0][4] <= auk_dspip_differentiator:differentiate_stages[3].auk_dsp_diff.dout
dout[0][5] <= auk_dspip_differentiator:differentiate_stages[3].auk_dsp_diff.dout
dout[0][6] <= auk_dspip_differentiator:differentiate_stages[3].auk_dsp_diff.dout
dout[0][7] <= auk_dspip_differentiator:differentiate_stages[3].auk_dsp_diff.dout
din_ready <= <VCC>


|BeamForming|CIC:proc_chain[3].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[0].integration
clk => auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.clk
reset => auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.reset
ena => auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.enable
din[0] => Add0.IN22
din[1] => Add0.IN21
din[2] => Add0.IN20
din[3] => Add0.IN19
din[4] => Add0.IN18
din[5] => Add0.IN17
din[6] => Add0.IN16
din[7] => Add0.IN15
din[8] => Add0.IN14
din[9] => Add0.IN13
din[10] => Add0.IN12
din[11] => Add0.IN11
din[12] => Add0.IN10
din[13] => Add0.IN9
din[14] => Add0.IN8
din[15] => Add0.IN7
din[16] => Add0.IN6
din[17] => Add0.IN5
din[18] => Add0.IN4
din[19] => Add0.IN3
din[20] => Add0.IN2
din[21] => Add0.IN1
dout[0] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[0]
dout[1] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[1]
dout[2] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[2]
dout[3] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[3]
dout[4] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[4]
dout[5] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[5]
dout[6] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[6]
dout[7] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[7]
dout[8] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[8]
dout[9] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[9]
dout[10] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[10]
dout[11] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[11]
dout[12] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[12]
dout[13] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[13]
dout[14] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[14]
dout[15] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[15]
dout[16] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[16]
dout[17] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[17]
dout[18] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[18]
dout[19] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[19]
dout[20] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[20]
dout[21] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[21]


|BeamForming|CIC:proc_chain[3].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
clk => \register_fifo:fifo_data[0][17].CLK
clk => \register_fifo:fifo_data[0][18].CLK
clk => \register_fifo:fifo_data[0][19].CLK
clk => \register_fifo:fifo_data[0][20].CLK
clk => \register_fifo:fifo_data[0][21].CLK
reset => \register_fifo:fifo_data[0][0].ACLR
reset => \register_fifo:fifo_data[0][1].ACLR
reset => \register_fifo:fifo_data[0][2].ACLR
reset => \register_fifo:fifo_data[0][3].ACLR
reset => \register_fifo:fifo_data[0][4].ACLR
reset => \register_fifo:fifo_data[0][5].ACLR
reset => \register_fifo:fifo_data[0][6].ACLR
reset => \register_fifo:fifo_data[0][7].ACLR
reset => \register_fifo:fifo_data[0][8].ACLR
reset => \register_fifo:fifo_data[0][9].ACLR
reset => \register_fifo:fifo_data[0][10].ACLR
reset => \register_fifo:fifo_data[0][11].ACLR
reset => \register_fifo:fifo_data[0][12].ACLR
reset => \register_fifo:fifo_data[0][13].ACLR
reset => \register_fifo:fifo_data[0][14].ACLR
reset => \register_fifo:fifo_data[0][15].ACLR
reset => \register_fifo:fifo_data[0][16].ACLR
reset => \register_fifo:fifo_data[0][17].ACLR
reset => \register_fifo:fifo_data[0][18].ACLR
reset => \register_fifo:fifo_data[0][19].ACLR
reset => \register_fifo:fifo_data[0][20].ACLR
reset => \register_fifo:fifo_data[0][21].ACLR
enable => \register_fifo:fifo_data[0][21].ENA
enable => \register_fifo:fifo_data[0][20].ENA
enable => \register_fifo:fifo_data[0][19].ENA
enable => \register_fifo:fifo_data[0][18].ENA
enable => \register_fifo:fifo_data[0][17].ENA
enable => \register_fifo:fifo_data[0][16].ENA
enable => \register_fifo:fifo_data[0][15].ENA
enable => \register_fifo:fifo_data[0][14].ENA
enable => \register_fifo:fifo_data[0][13].ENA
enable => \register_fifo:fifo_data[0][12].ENA
enable => \register_fifo:fifo_data[0][11].ENA
enable => \register_fifo:fifo_data[0][10].ENA
enable => \register_fifo:fifo_data[0][9].ENA
enable => \register_fifo:fifo_data[0][8].ENA
enable => \register_fifo:fifo_data[0][7].ENA
enable => \register_fifo:fifo_data[0][6].ENA
enable => \register_fifo:fifo_data[0][5].ENA
enable => \register_fifo:fifo_data[0][4].ENA
enable => \register_fifo:fifo_data[0][3].ENA
enable => \register_fifo:fifo_data[0][2].ENA
enable => \register_fifo:fifo_data[0][1].ENA
enable => \register_fifo:fifo_data[0][0].ENA
datain[0] => \register_fifo:fifo_data[0][0].DATAIN
datain[1] => \register_fifo:fifo_data[0][1].DATAIN
datain[2] => \register_fifo:fifo_data[0][2].DATAIN
datain[3] => \register_fifo:fifo_data[0][3].DATAIN
datain[4] => \register_fifo:fifo_data[0][4].DATAIN
datain[5] => \register_fifo:fifo_data[0][5].DATAIN
datain[6] => \register_fifo:fifo_data[0][6].DATAIN
datain[7] => \register_fifo:fifo_data[0][7].DATAIN
datain[8] => \register_fifo:fifo_data[0][8].DATAIN
datain[9] => \register_fifo:fifo_data[0][9].DATAIN
datain[10] => \register_fifo:fifo_data[0][10].DATAIN
datain[11] => \register_fifo:fifo_data[0][11].DATAIN
datain[12] => \register_fifo:fifo_data[0][12].DATAIN
datain[13] => \register_fifo:fifo_data[0][13].DATAIN
datain[14] => \register_fifo:fifo_data[0][14].DATAIN
datain[15] => \register_fifo:fifo_data[0][15].DATAIN
datain[16] => \register_fifo:fifo_data[0][16].DATAIN
datain[17] => \register_fifo:fifo_data[0][17].DATAIN
datain[18] => \register_fifo:fifo_data[0][18].DATAIN
datain[19] => \register_fifo:fifo_data[0][19].DATAIN
datain[20] => \register_fifo:fifo_data[0][20].DATAIN
datain[21] => \register_fifo:fifo_data[0][21].DATAIN
dataout[0] <= \register_fifo:fifo_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[0][16].DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= \register_fifo:fifo_data[0][17].DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= \register_fifo:fifo_data[0][18].DB_MAX_OUTPUT_PORT_TYPE
dataout[19] <= \register_fifo:fifo_data[0][19].DB_MAX_OUTPUT_PORT_TYPE
dataout[20] <= \register_fifo:fifo_data[0][20].DB_MAX_OUTPUT_PORT_TYPE
dataout[21] <= \register_fifo:fifo_data[0][21].DB_MAX_OUTPUT_PORT_TYPE


|BeamForming|CIC:proc_chain[3].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[1].integration
clk => auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.clk
reset => auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.reset
ena => auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.enable
din[0] => Add0.IN22
din[1] => Add0.IN21
din[2] => Add0.IN20
din[3] => Add0.IN19
din[4] => Add0.IN18
din[5] => Add0.IN17
din[6] => Add0.IN16
din[7] => Add0.IN15
din[8] => Add0.IN14
din[9] => Add0.IN13
din[10] => Add0.IN12
din[11] => Add0.IN11
din[12] => Add0.IN10
din[13] => Add0.IN9
din[14] => Add0.IN8
din[15] => Add0.IN7
din[16] => Add0.IN6
din[17] => Add0.IN5
din[18] => Add0.IN4
din[19] => Add0.IN3
din[20] => Add0.IN2
din[21] => Add0.IN1
dout[0] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[0]
dout[1] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[1]
dout[2] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[2]
dout[3] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[3]
dout[4] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[4]
dout[5] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[5]
dout[6] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[6]
dout[7] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[7]
dout[8] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[8]
dout[9] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[9]
dout[10] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[10]
dout[11] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[11]
dout[12] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[12]
dout[13] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[13]
dout[14] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[14]
dout[15] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[15]
dout[16] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[16]
dout[17] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[17]
dout[18] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[18]
dout[19] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[19]
dout[20] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[20]
dout[21] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[21]


|BeamForming|CIC:proc_chain[3].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
clk => \register_fifo:fifo_data[0][17].CLK
clk => \register_fifo:fifo_data[0][18].CLK
clk => \register_fifo:fifo_data[0][19].CLK
clk => \register_fifo:fifo_data[0][20].CLK
clk => \register_fifo:fifo_data[0][21].CLK
reset => \register_fifo:fifo_data[0][0].ACLR
reset => \register_fifo:fifo_data[0][1].ACLR
reset => \register_fifo:fifo_data[0][2].ACLR
reset => \register_fifo:fifo_data[0][3].ACLR
reset => \register_fifo:fifo_data[0][4].ACLR
reset => \register_fifo:fifo_data[0][5].ACLR
reset => \register_fifo:fifo_data[0][6].ACLR
reset => \register_fifo:fifo_data[0][7].ACLR
reset => \register_fifo:fifo_data[0][8].ACLR
reset => \register_fifo:fifo_data[0][9].ACLR
reset => \register_fifo:fifo_data[0][10].ACLR
reset => \register_fifo:fifo_data[0][11].ACLR
reset => \register_fifo:fifo_data[0][12].ACLR
reset => \register_fifo:fifo_data[0][13].ACLR
reset => \register_fifo:fifo_data[0][14].ACLR
reset => \register_fifo:fifo_data[0][15].ACLR
reset => \register_fifo:fifo_data[0][16].ACLR
reset => \register_fifo:fifo_data[0][17].ACLR
reset => \register_fifo:fifo_data[0][18].ACLR
reset => \register_fifo:fifo_data[0][19].ACLR
reset => \register_fifo:fifo_data[0][20].ACLR
reset => \register_fifo:fifo_data[0][21].ACLR
enable => \register_fifo:fifo_data[0][21].ENA
enable => \register_fifo:fifo_data[0][20].ENA
enable => \register_fifo:fifo_data[0][19].ENA
enable => \register_fifo:fifo_data[0][18].ENA
enable => \register_fifo:fifo_data[0][17].ENA
enable => \register_fifo:fifo_data[0][16].ENA
enable => \register_fifo:fifo_data[0][15].ENA
enable => \register_fifo:fifo_data[0][14].ENA
enable => \register_fifo:fifo_data[0][13].ENA
enable => \register_fifo:fifo_data[0][12].ENA
enable => \register_fifo:fifo_data[0][11].ENA
enable => \register_fifo:fifo_data[0][10].ENA
enable => \register_fifo:fifo_data[0][9].ENA
enable => \register_fifo:fifo_data[0][8].ENA
enable => \register_fifo:fifo_data[0][7].ENA
enable => \register_fifo:fifo_data[0][6].ENA
enable => \register_fifo:fifo_data[0][5].ENA
enable => \register_fifo:fifo_data[0][4].ENA
enable => \register_fifo:fifo_data[0][3].ENA
enable => \register_fifo:fifo_data[0][2].ENA
enable => \register_fifo:fifo_data[0][1].ENA
enable => \register_fifo:fifo_data[0][0].ENA
datain[0] => \register_fifo:fifo_data[0][0].DATAIN
datain[1] => \register_fifo:fifo_data[0][1].DATAIN
datain[2] => \register_fifo:fifo_data[0][2].DATAIN
datain[3] => \register_fifo:fifo_data[0][3].DATAIN
datain[4] => \register_fifo:fifo_data[0][4].DATAIN
datain[5] => \register_fifo:fifo_data[0][5].DATAIN
datain[6] => \register_fifo:fifo_data[0][6].DATAIN
datain[7] => \register_fifo:fifo_data[0][7].DATAIN
datain[8] => \register_fifo:fifo_data[0][8].DATAIN
datain[9] => \register_fifo:fifo_data[0][9].DATAIN
datain[10] => \register_fifo:fifo_data[0][10].DATAIN
datain[11] => \register_fifo:fifo_data[0][11].DATAIN
datain[12] => \register_fifo:fifo_data[0][12].DATAIN
datain[13] => \register_fifo:fifo_data[0][13].DATAIN
datain[14] => \register_fifo:fifo_data[0][14].DATAIN
datain[15] => \register_fifo:fifo_data[0][15].DATAIN
datain[16] => \register_fifo:fifo_data[0][16].DATAIN
datain[17] => \register_fifo:fifo_data[0][17].DATAIN
datain[18] => \register_fifo:fifo_data[0][18].DATAIN
datain[19] => \register_fifo:fifo_data[0][19].DATAIN
datain[20] => \register_fifo:fifo_data[0][20].DATAIN
datain[21] => \register_fifo:fifo_data[0][21].DATAIN
dataout[0] <= \register_fifo:fifo_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[0][16].DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= \register_fifo:fifo_data[0][17].DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= \register_fifo:fifo_data[0][18].DB_MAX_OUTPUT_PORT_TYPE
dataout[19] <= \register_fifo:fifo_data[0][19].DB_MAX_OUTPUT_PORT_TYPE
dataout[20] <= \register_fifo:fifo_data[0][20].DB_MAX_OUTPUT_PORT_TYPE
dataout[21] <= \register_fifo:fifo_data[0][21].DB_MAX_OUTPUT_PORT_TYPE


|BeamForming|CIC:proc_chain[3].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[2].integration
clk => auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.clk
reset => auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.reset
ena => auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.enable
din[0] => Add0.IN22
din[1] => Add0.IN21
din[2] => Add0.IN20
din[3] => Add0.IN19
din[4] => Add0.IN18
din[5] => Add0.IN17
din[6] => Add0.IN16
din[7] => Add0.IN15
din[8] => Add0.IN14
din[9] => Add0.IN13
din[10] => Add0.IN12
din[11] => Add0.IN11
din[12] => Add0.IN10
din[13] => Add0.IN9
din[14] => Add0.IN8
din[15] => Add0.IN7
din[16] => Add0.IN6
din[17] => Add0.IN5
din[18] => Add0.IN4
din[19] => Add0.IN3
din[20] => Add0.IN2
din[21] => Add0.IN1
dout[0] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[0]
dout[1] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[1]
dout[2] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[2]
dout[3] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[3]
dout[4] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[4]
dout[5] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[5]
dout[6] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[6]
dout[7] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[7]
dout[8] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[8]
dout[9] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[9]
dout[10] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[10]
dout[11] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[11]
dout[12] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[12]
dout[13] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[13]
dout[14] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[14]
dout[15] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[15]
dout[16] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[16]
dout[17] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[17]
dout[18] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[18]
dout[19] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[19]
dout[20] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[20]
dout[21] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[21]


|BeamForming|CIC:proc_chain[3].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
clk => \register_fifo:fifo_data[0][17].CLK
clk => \register_fifo:fifo_data[0][18].CLK
clk => \register_fifo:fifo_data[0][19].CLK
clk => \register_fifo:fifo_data[0][20].CLK
clk => \register_fifo:fifo_data[0][21].CLK
reset => \register_fifo:fifo_data[0][0].ACLR
reset => \register_fifo:fifo_data[0][1].ACLR
reset => \register_fifo:fifo_data[0][2].ACLR
reset => \register_fifo:fifo_data[0][3].ACLR
reset => \register_fifo:fifo_data[0][4].ACLR
reset => \register_fifo:fifo_data[0][5].ACLR
reset => \register_fifo:fifo_data[0][6].ACLR
reset => \register_fifo:fifo_data[0][7].ACLR
reset => \register_fifo:fifo_data[0][8].ACLR
reset => \register_fifo:fifo_data[0][9].ACLR
reset => \register_fifo:fifo_data[0][10].ACLR
reset => \register_fifo:fifo_data[0][11].ACLR
reset => \register_fifo:fifo_data[0][12].ACLR
reset => \register_fifo:fifo_data[0][13].ACLR
reset => \register_fifo:fifo_data[0][14].ACLR
reset => \register_fifo:fifo_data[0][15].ACLR
reset => \register_fifo:fifo_data[0][16].ACLR
reset => \register_fifo:fifo_data[0][17].ACLR
reset => \register_fifo:fifo_data[0][18].ACLR
reset => \register_fifo:fifo_data[0][19].ACLR
reset => \register_fifo:fifo_data[0][20].ACLR
reset => \register_fifo:fifo_data[0][21].ACLR
enable => \register_fifo:fifo_data[0][21].ENA
enable => \register_fifo:fifo_data[0][20].ENA
enable => \register_fifo:fifo_data[0][19].ENA
enable => \register_fifo:fifo_data[0][18].ENA
enable => \register_fifo:fifo_data[0][17].ENA
enable => \register_fifo:fifo_data[0][16].ENA
enable => \register_fifo:fifo_data[0][15].ENA
enable => \register_fifo:fifo_data[0][14].ENA
enable => \register_fifo:fifo_data[0][13].ENA
enable => \register_fifo:fifo_data[0][12].ENA
enable => \register_fifo:fifo_data[0][11].ENA
enable => \register_fifo:fifo_data[0][10].ENA
enable => \register_fifo:fifo_data[0][9].ENA
enable => \register_fifo:fifo_data[0][8].ENA
enable => \register_fifo:fifo_data[0][7].ENA
enable => \register_fifo:fifo_data[0][6].ENA
enable => \register_fifo:fifo_data[0][5].ENA
enable => \register_fifo:fifo_data[0][4].ENA
enable => \register_fifo:fifo_data[0][3].ENA
enable => \register_fifo:fifo_data[0][2].ENA
enable => \register_fifo:fifo_data[0][1].ENA
enable => \register_fifo:fifo_data[0][0].ENA
datain[0] => \register_fifo:fifo_data[0][0].DATAIN
datain[1] => \register_fifo:fifo_data[0][1].DATAIN
datain[2] => \register_fifo:fifo_data[0][2].DATAIN
datain[3] => \register_fifo:fifo_data[0][3].DATAIN
datain[4] => \register_fifo:fifo_data[0][4].DATAIN
datain[5] => \register_fifo:fifo_data[0][5].DATAIN
datain[6] => \register_fifo:fifo_data[0][6].DATAIN
datain[7] => \register_fifo:fifo_data[0][7].DATAIN
datain[8] => \register_fifo:fifo_data[0][8].DATAIN
datain[9] => \register_fifo:fifo_data[0][9].DATAIN
datain[10] => \register_fifo:fifo_data[0][10].DATAIN
datain[11] => \register_fifo:fifo_data[0][11].DATAIN
datain[12] => \register_fifo:fifo_data[0][12].DATAIN
datain[13] => \register_fifo:fifo_data[0][13].DATAIN
datain[14] => \register_fifo:fifo_data[0][14].DATAIN
datain[15] => \register_fifo:fifo_data[0][15].DATAIN
datain[16] => \register_fifo:fifo_data[0][16].DATAIN
datain[17] => \register_fifo:fifo_data[0][17].DATAIN
datain[18] => \register_fifo:fifo_data[0][18].DATAIN
datain[19] => \register_fifo:fifo_data[0][19].DATAIN
datain[20] => \register_fifo:fifo_data[0][20].DATAIN
datain[21] => \register_fifo:fifo_data[0][21].DATAIN
dataout[0] <= \register_fifo:fifo_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[0][16].DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= \register_fifo:fifo_data[0][17].DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= \register_fifo:fifo_data[0][18].DB_MAX_OUTPUT_PORT_TYPE
dataout[19] <= \register_fifo:fifo_data[0][19].DB_MAX_OUTPUT_PORT_TYPE
dataout[20] <= \register_fifo:fifo_data[0][20].DB_MAX_OUTPUT_PORT_TYPE
dataout[21] <= \register_fifo:fifo_data[0][21].DB_MAX_OUTPUT_PORT_TYPE


|BeamForming|CIC:proc_chain[3].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[3].integration
clk => auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.clk
reset => auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.reset
ena => auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.enable
din[0] => Add0.IN22
din[1] => Add0.IN21
din[2] => Add0.IN20
din[3] => Add0.IN19
din[4] => Add0.IN18
din[5] => Add0.IN17
din[6] => Add0.IN16
din[7] => Add0.IN15
din[8] => Add0.IN14
din[9] => Add0.IN13
din[10] => Add0.IN12
din[11] => Add0.IN11
din[12] => Add0.IN10
din[13] => Add0.IN9
din[14] => Add0.IN8
din[15] => Add0.IN7
din[16] => Add0.IN6
din[17] => Add0.IN5
din[18] => Add0.IN4
din[19] => Add0.IN3
din[20] => Add0.IN2
din[21] => Add0.IN1
dout[0] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[0]
dout[1] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[1]
dout[2] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[2]
dout[3] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[3]
dout[4] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[4]
dout[5] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[5]
dout[6] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[6]
dout[7] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[7]
dout[8] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[8]
dout[9] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[9]
dout[10] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[10]
dout[11] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[11]
dout[12] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[12]
dout[13] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[13]
dout[14] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[14]
dout[15] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[15]
dout[16] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[16]
dout[17] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[17]
dout[18] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[18]
dout[19] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[19]
dout[20] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[20]
dout[21] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[21]


|BeamForming|CIC:proc_chain[3].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[3].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
clk => \register_fifo:fifo_data[0][17].CLK
clk => \register_fifo:fifo_data[0][18].CLK
clk => \register_fifo:fifo_data[0][19].CLK
clk => \register_fifo:fifo_data[0][20].CLK
clk => \register_fifo:fifo_data[0][21].CLK
reset => \register_fifo:fifo_data[0][0].ACLR
reset => \register_fifo:fifo_data[0][1].ACLR
reset => \register_fifo:fifo_data[0][2].ACLR
reset => \register_fifo:fifo_data[0][3].ACLR
reset => \register_fifo:fifo_data[0][4].ACLR
reset => \register_fifo:fifo_data[0][5].ACLR
reset => \register_fifo:fifo_data[0][6].ACLR
reset => \register_fifo:fifo_data[0][7].ACLR
reset => \register_fifo:fifo_data[0][8].ACLR
reset => \register_fifo:fifo_data[0][9].ACLR
reset => \register_fifo:fifo_data[0][10].ACLR
reset => \register_fifo:fifo_data[0][11].ACLR
reset => \register_fifo:fifo_data[0][12].ACLR
reset => \register_fifo:fifo_data[0][13].ACLR
reset => \register_fifo:fifo_data[0][14].ACLR
reset => \register_fifo:fifo_data[0][15].ACLR
reset => \register_fifo:fifo_data[0][16].ACLR
reset => \register_fifo:fifo_data[0][17].ACLR
reset => \register_fifo:fifo_data[0][18].ACLR
reset => \register_fifo:fifo_data[0][19].ACLR
reset => \register_fifo:fifo_data[0][20].ACLR
reset => \register_fifo:fifo_data[0][21].ACLR
enable => \register_fifo:fifo_data[0][21].ENA
enable => \register_fifo:fifo_data[0][20].ENA
enable => \register_fifo:fifo_data[0][19].ENA
enable => \register_fifo:fifo_data[0][18].ENA
enable => \register_fifo:fifo_data[0][17].ENA
enable => \register_fifo:fifo_data[0][16].ENA
enable => \register_fifo:fifo_data[0][15].ENA
enable => \register_fifo:fifo_data[0][14].ENA
enable => \register_fifo:fifo_data[0][13].ENA
enable => \register_fifo:fifo_data[0][12].ENA
enable => \register_fifo:fifo_data[0][11].ENA
enable => \register_fifo:fifo_data[0][10].ENA
enable => \register_fifo:fifo_data[0][9].ENA
enable => \register_fifo:fifo_data[0][8].ENA
enable => \register_fifo:fifo_data[0][7].ENA
enable => \register_fifo:fifo_data[0][6].ENA
enable => \register_fifo:fifo_data[0][5].ENA
enable => \register_fifo:fifo_data[0][4].ENA
enable => \register_fifo:fifo_data[0][3].ENA
enable => \register_fifo:fifo_data[0][2].ENA
enable => \register_fifo:fifo_data[0][1].ENA
enable => \register_fifo:fifo_data[0][0].ENA
datain[0] => \register_fifo:fifo_data[0][0].DATAIN
datain[1] => \register_fifo:fifo_data[0][1].DATAIN
datain[2] => \register_fifo:fifo_data[0][2].DATAIN
datain[3] => \register_fifo:fifo_data[0][3].DATAIN
datain[4] => \register_fifo:fifo_data[0][4].DATAIN
datain[5] => \register_fifo:fifo_data[0][5].DATAIN
datain[6] => \register_fifo:fifo_data[0][6].DATAIN
datain[7] => \register_fifo:fifo_data[0][7].DATAIN
datain[8] => \register_fifo:fifo_data[0][8].DATAIN
datain[9] => \register_fifo:fifo_data[0][9].DATAIN
datain[10] => \register_fifo:fifo_data[0][10].DATAIN
datain[11] => \register_fifo:fifo_data[0][11].DATAIN
datain[12] => \register_fifo:fifo_data[0][12].DATAIN
datain[13] => \register_fifo:fifo_data[0][13].DATAIN
datain[14] => \register_fifo:fifo_data[0][14].DATAIN
datain[15] => \register_fifo:fifo_data[0][15].DATAIN
datain[16] => \register_fifo:fifo_data[0][16].DATAIN
datain[17] => \register_fifo:fifo_data[0][17].DATAIN
datain[18] => \register_fifo:fifo_data[0][18].DATAIN
datain[19] => \register_fifo:fifo_data[0][19].DATAIN
datain[20] => \register_fifo:fifo_data[0][20].DATAIN
datain[21] => \register_fifo:fifo_data[0][21].DATAIN
dataout[0] <= \register_fifo:fifo_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[0][16].DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= \register_fifo:fifo_data[0][17].DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= \register_fifo:fifo_data[0][18].DB_MAX_OUTPUT_PORT_TYPE
dataout[19] <= \register_fifo:fifo_data[0][19].DB_MAX_OUTPUT_PORT_TYPE
dataout[20] <= \register_fifo:fifo_data[0][20].DB_MAX_OUTPUT_PORT_TYPE
dataout[21] <= \register_fifo:fifo_data[0][21].DB_MAX_OUTPUT_PORT_TYPE


|BeamForming|CIC:proc_chain[3].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_downsample:vrc_en_0.first_dsample
clk => clk.IN2
ena => ena.IN1
reset => reset.IN2
din[0] => dout[0].DATAIN
din[1] => dout[1].DATAIN
din[2] => dout[2].DATAIN
din[3] => dout[3].DATAIN
din[4] => dout[4].DATAIN
din[5] => dout[5].DATAIN
din[6] => dout[6].DATAIN
din[7] => dout[7].DATAIN
din[8] => dout[8].DATAIN
din[9] => dout[9].DATAIN
din[10] => dout[10].DATAIN
din[11] => dout[11].DATAIN
din[12] => dout[12].DATAIN
din[13] => dout[13].DATAIN
din[14] => dout[14].DATAIN
din[15] => dout[15].DATAIN
din[16] => dout[16].DATAIN
din[17] => dout[17].DATAIN
din[18] => dout[18].DATAIN
din[19] => dout[19].DATAIN
din[20] => dout[20].DATAIN
din[21] => dout[21].DATAIN
dout[0] <= din[0].DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= din[1].DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= din[2].DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= din[3].DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= din[4].DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= din[5].DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= din[6].DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= din[7].DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= din[8].DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= din[9].DB_MAX_OUTPUT_PORT_TYPE
dout[10] <= din[10].DB_MAX_OUTPUT_PORT_TYPE
dout[11] <= din[11].DB_MAX_OUTPUT_PORT_TYPE
dout[12] <= din[12].DB_MAX_OUTPUT_PORT_TYPE
dout[13] <= din[13].DB_MAX_OUTPUT_PORT_TYPE
dout[14] <= din[14].DB_MAX_OUTPUT_PORT_TYPE
dout[15] <= din[15].DB_MAX_OUTPUT_PORT_TYPE
dout[16] <= din[16].DB_MAX_OUTPUT_PORT_TYPE
dout[17] <= din[17].DB_MAX_OUTPUT_PORT_TYPE
dout[18] <= din[18].DB_MAX_OUTPUT_PORT_TYPE
dout[19] <= din[19].DB_MAX_OUTPUT_PORT_TYPE
dout[20] <= din[20].DB_MAX_OUTPUT_PORT_TYPE
dout[21] <= din[21].DB_MAX_OUTPUT_PORT_TYPE
dout_valid <= dout_valid.DB_MAX_OUTPUT_PORT_TYPE


|BeamForming|CIC:proc_chain[3].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_downsample:vrc_en_0.first_dsample|counter_module:counter_fs_inst
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => count[5].CLK
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
counter_max[0] => Equal0.IN5
counter_max[1] => Equal0.IN4
counter_max[2] => Equal0.IN3
counter_max[3] => Equal0.IN2
counter_max[4] => Equal0.IN1
counter_max[5] => Equal0.IN0
counter_out[0] <= count[0].DB_MAX_OUTPUT_PORT_TYPE
counter_out[1] <= count[1].DB_MAX_OUTPUT_PORT_TYPE
counter_out[2] <= count[2].DB_MAX_OUTPUT_PORT_TYPE
counter_out[3] <= count[3].DB_MAX_OUTPUT_PORT_TYPE
counter_out[4] <= count[4].DB_MAX_OUTPUT_PORT_TYPE
counter_out[5] <= count[5].DB_MAX_OUTPUT_PORT_TYPE


|BeamForming|CIC:proc_chain[3].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_downsample:vrc_en_0.first_dsample|counter_module:counter_ch_inst
clk => count[0].CLK
clken => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
counter_max[0] => always0.IN1
counter_out[0] <= count[0].DB_MAX_OUTPUT_PORT_TYPE


|BeamForming|CIC:proc_chain[3].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator
clk => scfifo:buffer_FIFO.clock
data[0] => scfifo:buffer_FIFO.data[0]
data[1] => scfifo:buffer_FIFO.data[1]
data[2] => scfifo:buffer_FIFO.data[2]
data[3] => scfifo:buffer_FIFO.data[3]
data[4] => scfifo:buffer_FIFO.data[4]
data[5] => scfifo:buffer_FIFO.data[5]
data[6] => scfifo:buffer_FIFO.data[6]
data[7] => scfifo:buffer_FIFO.data[7]
data[8] => scfifo:buffer_FIFO.data[8]
data[9] => scfifo:buffer_FIFO.data[9]
data[10] => scfifo:buffer_FIFO.data[10]
data[11] => scfifo:buffer_FIFO.data[11]
data[12] => scfifo:buffer_FIFO.data[12]
data[13] => scfifo:buffer_FIFO.data[13]
data[14] => scfifo:buffer_FIFO.data[14]
data[15] => scfifo:buffer_FIFO.data[15]
data[16] => scfifo:buffer_FIFO.data[16]
data[17] => scfifo:buffer_FIFO.data[17]
data[18] => scfifo:buffer_FIFO.data[18]
data[19] => scfifo:buffer_FIFO.data[19]
data[20] => scfifo:buffer_FIFO.data[20]
data[21] => scfifo:buffer_FIFO.data[21]
clr => scfifo:buffer_FIFO.sclr
wrreq => scfifo:buffer_FIFO.wrreq
rdreq => scfifo:buffer_FIFO.rdreq
q[0] <= scfifo:buffer_FIFO.q[0]
q[1] <= scfifo:buffer_FIFO.q[1]
q[2] <= scfifo:buffer_FIFO.q[2]
q[3] <= scfifo:buffer_FIFO.q[3]
q[4] <= scfifo:buffer_FIFO.q[4]
q[5] <= scfifo:buffer_FIFO.q[5]
q[6] <= scfifo:buffer_FIFO.q[6]
q[7] <= scfifo:buffer_FIFO.q[7]
q[8] <= scfifo:buffer_FIFO.q[8]
q[9] <= scfifo:buffer_FIFO.q[9]
q[10] <= scfifo:buffer_FIFO.q[10]
q[11] <= scfifo:buffer_FIFO.q[11]
q[12] <= scfifo:buffer_FIFO.q[12]
q[13] <= scfifo:buffer_FIFO.q[13]
q[14] <= scfifo:buffer_FIFO.q[14]
q[15] <= scfifo:buffer_FIFO.q[15]
q[16] <= scfifo:buffer_FIFO.q[16]
q[17] <= scfifo:buffer_FIFO.q[17]
q[18] <= scfifo:buffer_FIFO.q[18]
q[19] <= scfifo:buffer_FIFO.q[19]
q[20] <= scfifo:buffer_FIFO.q[20]
q[21] <= scfifo:buffer_FIFO.q[21]


|BeamForming|CIC:proc_chain[3].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO
data[0] => scfifo_gm51:auto_generated.data[0]
data[1] => scfifo_gm51:auto_generated.data[1]
data[2] => scfifo_gm51:auto_generated.data[2]
data[3] => scfifo_gm51:auto_generated.data[3]
data[4] => scfifo_gm51:auto_generated.data[4]
data[5] => scfifo_gm51:auto_generated.data[5]
data[6] => scfifo_gm51:auto_generated.data[6]
data[7] => scfifo_gm51:auto_generated.data[7]
data[8] => scfifo_gm51:auto_generated.data[8]
data[9] => scfifo_gm51:auto_generated.data[9]
data[10] => scfifo_gm51:auto_generated.data[10]
data[11] => scfifo_gm51:auto_generated.data[11]
data[12] => scfifo_gm51:auto_generated.data[12]
data[13] => scfifo_gm51:auto_generated.data[13]
data[14] => scfifo_gm51:auto_generated.data[14]
data[15] => scfifo_gm51:auto_generated.data[15]
data[16] => scfifo_gm51:auto_generated.data[16]
data[17] => scfifo_gm51:auto_generated.data[17]
data[18] => scfifo_gm51:auto_generated.data[18]
data[19] => scfifo_gm51:auto_generated.data[19]
data[20] => scfifo_gm51:auto_generated.data[20]
data[21] => scfifo_gm51:auto_generated.data[21]
q[0] <= scfifo_gm51:auto_generated.q[0]
q[1] <= scfifo_gm51:auto_generated.q[1]
q[2] <= scfifo_gm51:auto_generated.q[2]
q[3] <= scfifo_gm51:auto_generated.q[3]
q[4] <= scfifo_gm51:auto_generated.q[4]
q[5] <= scfifo_gm51:auto_generated.q[5]
q[6] <= scfifo_gm51:auto_generated.q[6]
q[7] <= scfifo_gm51:auto_generated.q[7]
q[8] <= scfifo_gm51:auto_generated.q[8]
q[9] <= scfifo_gm51:auto_generated.q[9]
q[10] <= scfifo_gm51:auto_generated.q[10]
q[11] <= scfifo_gm51:auto_generated.q[11]
q[12] <= scfifo_gm51:auto_generated.q[12]
q[13] <= scfifo_gm51:auto_generated.q[13]
q[14] <= scfifo_gm51:auto_generated.q[14]
q[15] <= scfifo_gm51:auto_generated.q[15]
q[16] <= scfifo_gm51:auto_generated.q[16]
q[17] <= scfifo_gm51:auto_generated.q[17]
q[18] <= scfifo_gm51:auto_generated.q[18]
q[19] <= scfifo_gm51:auto_generated.q[19]
q[20] <= scfifo_gm51:auto_generated.q[20]
q[21] <= scfifo_gm51:auto_generated.q[21]
wrreq => scfifo_gm51:auto_generated.wrreq
rdreq => scfifo_gm51:auto_generated.rdreq
clock => scfifo_gm51:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => scfifo_gm51:auto_generated.sclr
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= <GND>
full <= <GND>
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= <GND>
usedw[1] <= <GND>


|BeamForming|CIC:proc_chain[3].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_gm51:auto_generated
clock => a_dpfifo_rju:dpfifo.clock
data[0] => a_dpfifo_rju:dpfifo.data[0]
data[1] => a_dpfifo_rju:dpfifo.data[1]
data[2] => a_dpfifo_rju:dpfifo.data[2]
data[3] => a_dpfifo_rju:dpfifo.data[3]
data[4] => a_dpfifo_rju:dpfifo.data[4]
data[5] => a_dpfifo_rju:dpfifo.data[5]
data[6] => a_dpfifo_rju:dpfifo.data[6]
data[7] => a_dpfifo_rju:dpfifo.data[7]
data[8] => a_dpfifo_rju:dpfifo.data[8]
data[9] => a_dpfifo_rju:dpfifo.data[9]
data[10] => a_dpfifo_rju:dpfifo.data[10]
data[11] => a_dpfifo_rju:dpfifo.data[11]
data[12] => a_dpfifo_rju:dpfifo.data[12]
data[13] => a_dpfifo_rju:dpfifo.data[13]
data[14] => a_dpfifo_rju:dpfifo.data[14]
data[15] => a_dpfifo_rju:dpfifo.data[15]
data[16] => a_dpfifo_rju:dpfifo.data[16]
data[17] => a_dpfifo_rju:dpfifo.data[17]
data[18] => a_dpfifo_rju:dpfifo.data[18]
data[19] => a_dpfifo_rju:dpfifo.data[19]
data[20] => a_dpfifo_rju:dpfifo.data[20]
data[21] => a_dpfifo_rju:dpfifo.data[21]
q[0] <= a_dpfifo_rju:dpfifo.q[0]
q[1] <= a_dpfifo_rju:dpfifo.q[1]
q[2] <= a_dpfifo_rju:dpfifo.q[2]
q[3] <= a_dpfifo_rju:dpfifo.q[3]
q[4] <= a_dpfifo_rju:dpfifo.q[4]
q[5] <= a_dpfifo_rju:dpfifo.q[5]
q[6] <= a_dpfifo_rju:dpfifo.q[6]
q[7] <= a_dpfifo_rju:dpfifo.q[7]
q[8] <= a_dpfifo_rju:dpfifo.q[8]
q[9] <= a_dpfifo_rju:dpfifo.q[9]
q[10] <= a_dpfifo_rju:dpfifo.q[10]
q[11] <= a_dpfifo_rju:dpfifo.q[11]
q[12] <= a_dpfifo_rju:dpfifo.q[12]
q[13] <= a_dpfifo_rju:dpfifo.q[13]
q[14] <= a_dpfifo_rju:dpfifo.q[14]
q[15] <= a_dpfifo_rju:dpfifo.q[15]
q[16] <= a_dpfifo_rju:dpfifo.q[16]
q[17] <= a_dpfifo_rju:dpfifo.q[17]
q[18] <= a_dpfifo_rju:dpfifo.q[18]
q[19] <= a_dpfifo_rju:dpfifo.q[19]
q[20] <= a_dpfifo_rju:dpfifo.q[20]
q[21] <= a_dpfifo_rju:dpfifo.q[21]
rdreq => a_dpfifo_rju:dpfifo.rreq
sclr => a_dpfifo_rju:dpfifo.sclr
wrreq => a_dpfifo_rju:dpfifo.wreq


|BeamForming|CIC:proc_chain[3].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_gm51:auto_generated|a_dpfifo_rju:dpfifo
clock => altsyncram_17h1:FIFOram.clock0
clock => altsyncram_17h1:FIFOram.clock1
clock => cntr_q9b:rd_ptr_msb.clock
clock => cntr_7a7:usedw_counter.clock
clock => cntr_r9b:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => wrreq_delay.CLK
data[0] => altsyncram_17h1:FIFOram.data_a[0]
data[1] => altsyncram_17h1:FIFOram.data_a[1]
data[2] => altsyncram_17h1:FIFOram.data_a[2]
data[3] => altsyncram_17h1:FIFOram.data_a[3]
data[4] => altsyncram_17h1:FIFOram.data_a[4]
data[5] => altsyncram_17h1:FIFOram.data_a[5]
data[6] => altsyncram_17h1:FIFOram.data_a[6]
data[7] => altsyncram_17h1:FIFOram.data_a[7]
data[8] => altsyncram_17h1:FIFOram.data_a[8]
data[9] => altsyncram_17h1:FIFOram.data_a[9]
data[10] => altsyncram_17h1:FIFOram.data_a[10]
data[11] => altsyncram_17h1:FIFOram.data_a[11]
data[12] => altsyncram_17h1:FIFOram.data_a[12]
data[13] => altsyncram_17h1:FIFOram.data_a[13]
data[14] => altsyncram_17h1:FIFOram.data_a[14]
data[15] => altsyncram_17h1:FIFOram.data_a[15]
data[16] => altsyncram_17h1:FIFOram.data_a[16]
data[17] => altsyncram_17h1:FIFOram.data_a[17]
data[18] => altsyncram_17h1:FIFOram.data_a[18]
data[19] => altsyncram_17h1:FIFOram.data_a[19]
data[20] => altsyncram_17h1:FIFOram.data_a[20]
data[21] => altsyncram_17h1:FIFOram.data_a[21]
q[0] <= altsyncram_17h1:FIFOram.q_b[0]
q[1] <= altsyncram_17h1:FIFOram.q_b[1]
q[2] <= altsyncram_17h1:FIFOram.q_b[2]
q[3] <= altsyncram_17h1:FIFOram.q_b[3]
q[4] <= altsyncram_17h1:FIFOram.q_b[4]
q[5] <= altsyncram_17h1:FIFOram.q_b[5]
q[6] <= altsyncram_17h1:FIFOram.q_b[6]
q[7] <= altsyncram_17h1:FIFOram.q_b[7]
q[8] <= altsyncram_17h1:FIFOram.q_b[8]
q[9] <= altsyncram_17h1:FIFOram.q_b[9]
q[10] <= altsyncram_17h1:FIFOram.q_b[10]
q[11] <= altsyncram_17h1:FIFOram.q_b[11]
q[12] <= altsyncram_17h1:FIFOram.q_b[12]
q[13] <= altsyncram_17h1:FIFOram.q_b[13]
q[14] <= altsyncram_17h1:FIFOram.q_b[14]
q[15] <= altsyncram_17h1:FIFOram.q_b[15]
q[16] <= altsyncram_17h1:FIFOram.q_b[16]
q[17] <= altsyncram_17h1:FIFOram.q_b[17]
q[18] <= altsyncram_17h1:FIFOram.q_b[18]
q[19] <= altsyncram_17h1:FIFOram.q_b[19]
q[20] <= altsyncram_17h1:FIFOram.q_b[20]
q[21] <= altsyncram_17h1:FIFOram.q_b[21]
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => cntr_q9b:rd_ptr_msb.sclr
sclr => cntr_7a7:usedw_counter.sclr
sclr => cntr_r9b:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
wreq => valid_wreq.IN0


|BeamForming|CIC:proc_chain[3].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_gm51:auto_generated|a_dpfifo_rju:dpfifo|altsyncram_17h1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
clocken1 => ram_block1a9.ENA1
clocken1 => ram_block1a10.ENA1
clocken1 => ram_block1a11.ENA1
clocken1 => ram_block1a12.ENA1
clocken1 => ram_block1a13.ENA1
clocken1 => ram_block1a14.ENA1
clocken1 => ram_block1a15.ENA1
clocken1 => ram_block1a16.ENA1
clocken1 => ram_block1a17.ENA1
clocken1 => ram_block1a18.ENA1
clocken1 => ram_block1a19.ENA1
clocken1 => ram_block1a20.ENA1
clocken1 => ram_block1a21.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE


|BeamForming|CIC:proc_chain[3].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_gm51:auto_generated|a_dpfifo_rju:dpfifo|cmpr_fs8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => aneb_result_wire[0].IN0
dataa[1] => aneb_result_wire[0].IN0
datab[0] => aneb_result_wire[0].IN1
datab[1] => aneb_result_wire[0].IN1


|BeamForming|CIC:proc_chain[3].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_gm51:auto_generated|a_dpfifo_rju:dpfifo|cmpr_fs8:two_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => aneb_result_wire[0].IN0
dataa[1] => aneb_result_wire[0].IN0
datab[0] => aneb_result_wire[0].IN1
datab[1] => aneb_result_wire[0].IN1


|BeamForming|CIC:proc_chain[3].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_gm51:auto_generated|a_dpfifo_rju:dpfifo|cntr_q9b:rd_ptr_msb
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|BeamForming|CIC:proc_chain[3].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_gm51:auto_generated|a_dpfifo_rju:dpfifo|cntr_7a7:usedw_counter
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB


|BeamForming|CIC:proc_chain[3].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_gm51:auto_generated|a_dpfifo_rju:dpfifo|cntr_r9b:wr_ptr
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|BeamForming|CIC:proc_chain[3].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:latency_cnt_inst
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
counter_max[0] => Equal0.IN3
counter_max[1] => Equal0.IN2
counter_max[2] => Equal0.IN1
counter_max[3] => Equal0.IN0
counter_out[0] <= count[0].DB_MAX_OUTPUT_PORT_TYPE
counter_out[1] <= count[1].DB_MAX_OUTPUT_PORT_TYPE
counter_out[2] <= count[2].DB_MAX_OUTPUT_PORT_TYPE
counter_out[3] <= count[3].DB_MAX_OUTPUT_PORT_TYPE


|BeamForming|CIC:proc_chain[3].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:channel_out_int_inst
clk => count[0].CLK
clk => count[-1].CLK
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
counter_max[0] => Equal0.IN1
counter_max[-1] => Equal0.IN0
counter_out[0] <= count[0].DB_MAX_OUTPUT_PORT_TYPE
counter_out[-1] <= count[-1].DB_MAX_OUTPUT_PORT_TYPE


|BeamForming|CIC:proc_chain[3].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:rate_cnt_inst
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => count[5].CLK
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
counter_max[0] => Equal0.IN5
counter_max[1] => Equal0.IN4
counter_max[2] => Equal0.IN3
counter_max[3] => Equal0.IN2
counter_max[4] => Equal0.IN1
counter_max[5] => Equal0.IN0
counter_out[0] <= count[0].DB_MAX_OUTPUT_PORT_TYPE
counter_out[1] <= count[1].DB_MAX_OUTPUT_PORT_TYPE
counter_out[2] <= count[2].DB_MAX_OUTPUT_PORT_TYPE
counter_out[3] <= count[3].DB_MAX_OUTPUT_PORT_TYPE
counter_out[4] <= count[4].DB_MAX_OUTPUT_PORT_TYPE
counter_out[5] <= count[5].DB_MAX_OUTPUT_PORT_TYPE


|BeamForming|CIC:proc_chain[3].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[0].auk_dsp_diff
clk => auk_dspip_delay:glogic:u0.clk
clk => dout_valid~reg0.CLK
clk => dout[0]~reg0.CLK
clk => dout[1]~reg0.CLK
clk => dout[2]~reg0.CLK
clk => dout[3]~reg0.CLK
clk => dout[4]~reg0.CLK
clk => dout[5]~reg0.CLK
clk => dout[6]~reg0.CLK
clk => dout[7]~reg0.CLK
clk => dout[8]~reg0.CLK
clk => dout[9]~reg0.CLK
clk => dout[10]~reg0.CLK
clk => dout[11]~reg0.CLK
clk => dout[12]~reg0.CLK
clk => dout[13]~reg0.CLK
clk => dout[14]~reg0.CLK
clk => dout[15]~reg0.CLK
clk => dout[16]~reg0.CLK
clk => dout[17]~reg0.CLK
clk => dout[18]~reg0.CLK
clk => dout[19]~reg0.CLK
clk => dout[20]~reg0.CLK
clk => dout[21]~reg0.CLK
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout_valid.OUTPUTSELECT
reset => auk_dspip_delay:glogic:u0.reset
ena => ena_and_valid.IN0
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout_valid.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout_valid.DATAB
din_valid => ena_and_valid.IN1
din[0] => Add0.IN44
din[0] => auk_dspip_delay:glogic:u0.datain[0]
din[1] => Add0.IN43
din[1] => auk_dspip_delay:glogic:u0.datain[1]
din[2] => Add0.IN42
din[2] => auk_dspip_delay:glogic:u0.datain[2]
din[3] => Add0.IN41
din[3] => auk_dspip_delay:glogic:u0.datain[3]
din[4] => Add0.IN40
din[4] => auk_dspip_delay:glogic:u0.datain[4]
din[5] => Add0.IN39
din[5] => auk_dspip_delay:glogic:u0.datain[5]
din[6] => Add0.IN38
din[6] => auk_dspip_delay:glogic:u0.datain[6]
din[7] => Add0.IN37
din[7] => auk_dspip_delay:glogic:u0.datain[7]
din[8] => Add0.IN36
din[8] => auk_dspip_delay:glogic:u0.datain[8]
din[9] => Add0.IN35
din[9] => auk_dspip_delay:glogic:u0.datain[9]
din[10] => Add0.IN34
din[10] => auk_dspip_delay:glogic:u0.datain[10]
din[11] => Add0.IN33
din[11] => auk_dspip_delay:glogic:u0.datain[11]
din[12] => Add0.IN32
din[12] => auk_dspip_delay:glogic:u0.datain[12]
din[13] => Add0.IN31
din[13] => auk_dspip_delay:glogic:u0.datain[13]
din[14] => Add0.IN30
din[14] => auk_dspip_delay:glogic:u0.datain[14]
din[15] => Add0.IN29
din[15] => auk_dspip_delay:glogic:u0.datain[15]
din[16] => Add0.IN28
din[16] => auk_dspip_delay:glogic:u0.datain[16]
din[17] => Add0.IN27
din[17] => auk_dspip_delay:glogic:u0.datain[17]
din[18] => Add0.IN26
din[18] => auk_dspip_delay:glogic:u0.datain[18]
din[19] => Add0.IN25
din[19] => auk_dspip_delay:glogic:u0.datain[19]
din[20] => Add0.IN24
din[20] => auk_dspip_delay:glogic:u0.datain[20]
din[21] => Add0.IN23
din[21] => auk_dspip_delay:glogic:u0.datain[21]
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= dout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= dout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[10] <= dout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[11] <= dout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[12] <= dout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[13] <= dout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[14] <= dout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[15] <= dout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[16] <= dout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[17] <= dout[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[18] <= dout[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[19] <= dout[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[20] <= dout[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[21] <= dout[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout_valid <= dout_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE


|BeamForming|CIC:proc_chain[3].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
clk => \register_fifo:fifo_data[0][17].CLK
clk => \register_fifo:fifo_data[0][18].CLK
clk => \register_fifo:fifo_data[0][19].CLK
clk => \register_fifo:fifo_data[0][20].CLK
clk => \register_fifo:fifo_data[0][21].CLK
reset => \register_fifo:fifo_data[0][0].ACLR
reset => \register_fifo:fifo_data[0][1].ACLR
reset => \register_fifo:fifo_data[0][2].ACLR
reset => \register_fifo:fifo_data[0][3].ACLR
reset => \register_fifo:fifo_data[0][4].ACLR
reset => \register_fifo:fifo_data[0][5].ACLR
reset => \register_fifo:fifo_data[0][6].ACLR
reset => \register_fifo:fifo_data[0][7].ACLR
reset => \register_fifo:fifo_data[0][8].ACLR
reset => \register_fifo:fifo_data[0][9].ACLR
reset => \register_fifo:fifo_data[0][10].ACLR
reset => \register_fifo:fifo_data[0][11].ACLR
reset => \register_fifo:fifo_data[0][12].ACLR
reset => \register_fifo:fifo_data[0][13].ACLR
reset => \register_fifo:fifo_data[0][14].ACLR
reset => \register_fifo:fifo_data[0][15].ACLR
reset => \register_fifo:fifo_data[0][16].ACLR
reset => \register_fifo:fifo_data[0][17].ACLR
reset => \register_fifo:fifo_data[0][18].ACLR
reset => \register_fifo:fifo_data[0][19].ACLR
reset => \register_fifo:fifo_data[0][20].ACLR
reset => \register_fifo:fifo_data[0][21].ACLR
enable => \register_fifo:fifo_data[0][21].ENA
enable => \register_fifo:fifo_data[0][20].ENA
enable => \register_fifo:fifo_data[0][19].ENA
enable => \register_fifo:fifo_data[0][18].ENA
enable => \register_fifo:fifo_data[0][17].ENA
enable => \register_fifo:fifo_data[0][16].ENA
enable => \register_fifo:fifo_data[0][15].ENA
enable => \register_fifo:fifo_data[0][14].ENA
enable => \register_fifo:fifo_data[0][13].ENA
enable => \register_fifo:fifo_data[0][12].ENA
enable => \register_fifo:fifo_data[0][11].ENA
enable => \register_fifo:fifo_data[0][10].ENA
enable => \register_fifo:fifo_data[0][9].ENA
enable => \register_fifo:fifo_data[0][8].ENA
enable => \register_fifo:fifo_data[0][7].ENA
enable => \register_fifo:fifo_data[0][6].ENA
enable => \register_fifo:fifo_data[0][5].ENA
enable => \register_fifo:fifo_data[0][4].ENA
enable => \register_fifo:fifo_data[0][3].ENA
enable => \register_fifo:fifo_data[0][2].ENA
enable => \register_fifo:fifo_data[0][1].ENA
enable => \register_fifo:fifo_data[0][0].ENA
datain[0] => \register_fifo:fifo_data[0][0].DATAIN
datain[1] => \register_fifo:fifo_data[0][1].DATAIN
datain[2] => \register_fifo:fifo_data[0][2].DATAIN
datain[3] => \register_fifo:fifo_data[0][3].DATAIN
datain[4] => \register_fifo:fifo_data[0][4].DATAIN
datain[5] => \register_fifo:fifo_data[0][5].DATAIN
datain[6] => \register_fifo:fifo_data[0][6].DATAIN
datain[7] => \register_fifo:fifo_data[0][7].DATAIN
datain[8] => \register_fifo:fifo_data[0][8].DATAIN
datain[9] => \register_fifo:fifo_data[0][9].DATAIN
datain[10] => \register_fifo:fifo_data[0][10].DATAIN
datain[11] => \register_fifo:fifo_data[0][11].DATAIN
datain[12] => \register_fifo:fifo_data[0][12].DATAIN
datain[13] => \register_fifo:fifo_data[0][13].DATAIN
datain[14] => \register_fifo:fifo_data[0][14].DATAIN
datain[15] => \register_fifo:fifo_data[0][15].DATAIN
datain[16] => \register_fifo:fifo_data[0][16].DATAIN
datain[17] => \register_fifo:fifo_data[0][17].DATAIN
datain[18] => \register_fifo:fifo_data[0][18].DATAIN
datain[19] => \register_fifo:fifo_data[0][19].DATAIN
datain[20] => \register_fifo:fifo_data[0][20].DATAIN
datain[21] => \register_fifo:fifo_data[0][21].DATAIN
dataout[0] <= \register_fifo:fifo_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[0][16].DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= \register_fifo:fifo_data[0][17].DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= \register_fifo:fifo_data[0][18].DB_MAX_OUTPUT_PORT_TYPE
dataout[19] <= \register_fifo:fifo_data[0][19].DB_MAX_OUTPUT_PORT_TYPE
dataout[20] <= \register_fifo:fifo_data[0][20].DB_MAX_OUTPUT_PORT_TYPE
dataout[21] <= \register_fifo:fifo_data[0][21].DB_MAX_OUTPUT_PORT_TYPE


|BeamForming|CIC:proc_chain[3].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[1].auk_dsp_diff
clk => auk_dspip_delay:glogic:u0.clk
clk => dout_valid~reg0.CLK
clk => dout[0]~reg0.CLK
clk => dout[1]~reg0.CLK
clk => dout[2]~reg0.CLK
clk => dout[3]~reg0.CLK
clk => dout[4]~reg0.CLK
clk => dout[5]~reg0.CLK
clk => dout[6]~reg0.CLK
clk => dout[7]~reg0.CLK
clk => dout[8]~reg0.CLK
clk => dout[9]~reg0.CLK
clk => dout[10]~reg0.CLK
clk => dout[11]~reg0.CLK
clk => dout[12]~reg0.CLK
clk => dout[13]~reg0.CLK
clk => dout[14]~reg0.CLK
clk => dout[15]~reg0.CLK
clk => dout[16]~reg0.CLK
clk => dout[17]~reg0.CLK
clk => dout[18]~reg0.CLK
clk => dout[19]~reg0.CLK
clk => dout[20]~reg0.CLK
clk => dout[21]~reg0.CLK
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout_valid.OUTPUTSELECT
reset => auk_dspip_delay:glogic:u0.reset
ena => ena_and_valid.IN0
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout_valid.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout_valid.DATAB
din_valid => ena_and_valid.IN1
din[0] => Add0.IN44
din[0] => auk_dspip_delay:glogic:u0.datain[0]
din[1] => Add0.IN43
din[1] => auk_dspip_delay:glogic:u0.datain[1]
din[2] => Add0.IN42
din[2] => auk_dspip_delay:glogic:u0.datain[2]
din[3] => Add0.IN41
din[3] => auk_dspip_delay:glogic:u0.datain[3]
din[4] => Add0.IN40
din[4] => auk_dspip_delay:glogic:u0.datain[4]
din[5] => Add0.IN39
din[5] => auk_dspip_delay:glogic:u0.datain[5]
din[6] => Add0.IN38
din[6] => auk_dspip_delay:glogic:u0.datain[6]
din[7] => Add0.IN37
din[7] => auk_dspip_delay:glogic:u0.datain[7]
din[8] => Add0.IN36
din[8] => auk_dspip_delay:glogic:u0.datain[8]
din[9] => Add0.IN35
din[9] => auk_dspip_delay:glogic:u0.datain[9]
din[10] => Add0.IN34
din[10] => auk_dspip_delay:glogic:u0.datain[10]
din[11] => Add0.IN33
din[11] => auk_dspip_delay:glogic:u0.datain[11]
din[12] => Add0.IN32
din[12] => auk_dspip_delay:glogic:u0.datain[12]
din[13] => Add0.IN31
din[13] => auk_dspip_delay:glogic:u0.datain[13]
din[14] => Add0.IN30
din[14] => auk_dspip_delay:glogic:u0.datain[14]
din[15] => Add0.IN29
din[15] => auk_dspip_delay:glogic:u0.datain[15]
din[16] => Add0.IN28
din[16] => auk_dspip_delay:glogic:u0.datain[16]
din[17] => Add0.IN27
din[17] => auk_dspip_delay:glogic:u0.datain[17]
din[18] => Add0.IN26
din[18] => auk_dspip_delay:glogic:u0.datain[18]
din[19] => Add0.IN25
din[19] => auk_dspip_delay:glogic:u0.datain[19]
din[20] => Add0.IN24
din[20] => auk_dspip_delay:glogic:u0.datain[20]
din[21] => Add0.IN23
din[21] => auk_dspip_delay:glogic:u0.datain[21]
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= dout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= dout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[10] <= dout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[11] <= dout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[12] <= dout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[13] <= dout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[14] <= dout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[15] <= dout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[16] <= dout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[17] <= dout[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[18] <= dout[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[19] <= dout[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[20] <= dout[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[21] <= dout[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout_valid <= dout_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE


|BeamForming|CIC:proc_chain[3].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
clk => \register_fifo:fifo_data[0][17].CLK
clk => \register_fifo:fifo_data[0][18].CLK
clk => \register_fifo:fifo_data[0][19].CLK
clk => \register_fifo:fifo_data[0][20].CLK
clk => \register_fifo:fifo_data[0][21].CLK
reset => \register_fifo:fifo_data[0][0].ACLR
reset => \register_fifo:fifo_data[0][1].ACLR
reset => \register_fifo:fifo_data[0][2].ACLR
reset => \register_fifo:fifo_data[0][3].ACLR
reset => \register_fifo:fifo_data[0][4].ACLR
reset => \register_fifo:fifo_data[0][5].ACLR
reset => \register_fifo:fifo_data[0][6].ACLR
reset => \register_fifo:fifo_data[0][7].ACLR
reset => \register_fifo:fifo_data[0][8].ACLR
reset => \register_fifo:fifo_data[0][9].ACLR
reset => \register_fifo:fifo_data[0][10].ACLR
reset => \register_fifo:fifo_data[0][11].ACLR
reset => \register_fifo:fifo_data[0][12].ACLR
reset => \register_fifo:fifo_data[0][13].ACLR
reset => \register_fifo:fifo_data[0][14].ACLR
reset => \register_fifo:fifo_data[0][15].ACLR
reset => \register_fifo:fifo_data[0][16].ACLR
reset => \register_fifo:fifo_data[0][17].ACLR
reset => \register_fifo:fifo_data[0][18].ACLR
reset => \register_fifo:fifo_data[0][19].ACLR
reset => \register_fifo:fifo_data[0][20].ACLR
reset => \register_fifo:fifo_data[0][21].ACLR
enable => \register_fifo:fifo_data[0][21].ENA
enable => \register_fifo:fifo_data[0][20].ENA
enable => \register_fifo:fifo_data[0][19].ENA
enable => \register_fifo:fifo_data[0][18].ENA
enable => \register_fifo:fifo_data[0][17].ENA
enable => \register_fifo:fifo_data[0][16].ENA
enable => \register_fifo:fifo_data[0][15].ENA
enable => \register_fifo:fifo_data[0][14].ENA
enable => \register_fifo:fifo_data[0][13].ENA
enable => \register_fifo:fifo_data[0][12].ENA
enable => \register_fifo:fifo_data[0][11].ENA
enable => \register_fifo:fifo_data[0][10].ENA
enable => \register_fifo:fifo_data[0][9].ENA
enable => \register_fifo:fifo_data[0][8].ENA
enable => \register_fifo:fifo_data[0][7].ENA
enable => \register_fifo:fifo_data[0][6].ENA
enable => \register_fifo:fifo_data[0][5].ENA
enable => \register_fifo:fifo_data[0][4].ENA
enable => \register_fifo:fifo_data[0][3].ENA
enable => \register_fifo:fifo_data[0][2].ENA
enable => \register_fifo:fifo_data[0][1].ENA
enable => \register_fifo:fifo_data[0][0].ENA
datain[0] => \register_fifo:fifo_data[0][0].DATAIN
datain[1] => \register_fifo:fifo_data[0][1].DATAIN
datain[2] => \register_fifo:fifo_data[0][2].DATAIN
datain[3] => \register_fifo:fifo_data[0][3].DATAIN
datain[4] => \register_fifo:fifo_data[0][4].DATAIN
datain[5] => \register_fifo:fifo_data[0][5].DATAIN
datain[6] => \register_fifo:fifo_data[0][6].DATAIN
datain[7] => \register_fifo:fifo_data[0][7].DATAIN
datain[8] => \register_fifo:fifo_data[0][8].DATAIN
datain[9] => \register_fifo:fifo_data[0][9].DATAIN
datain[10] => \register_fifo:fifo_data[0][10].DATAIN
datain[11] => \register_fifo:fifo_data[0][11].DATAIN
datain[12] => \register_fifo:fifo_data[0][12].DATAIN
datain[13] => \register_fifo:fifo_data[0][13].DATAIN
datain[14] => \register_fifo:fifo_data[0][14].DATAIN
datain[15] => \register_fifo:fifo_data[0][15].DATAIN
datain[16] => \register_fifo:fifo_data[0][16].DATAIN
datain[17] => \register_fifo:fifo_data[0][17].DATAIN
datain[18] => \register_fifo:fifo_data[0][18].DATAIN
datain[19] => \register_fifo:fifo_data[0][19].DATAIN
datain[20] => \register_fifo:fifo_data[0][20].DATAIN
datain[21] => \register_fifo:fifo_data[0][21].DATAIN
dataout[0] <= \register_fifo:fifo_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[0][16].DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= \register_fifo:fifo_data[0][17].DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= \register_fifo:fifo_data[0][18].DB_MAX_OUTPUT_PORT_TYPE
dataout[19] <= \register_fifo:fifo_data[0][19].DB_MAX_OUTPUT_PORT_TYPE
dataout[20] <= \register_fifo:fifo_data[0][20].DB_MAX_OUTPUT_PORT_TYPE
dataout[21] <= \register_fifo:fifo_data[0][21].DB_MAX_OUTPUT_PORT_TYPE


|BeamForming|CIC:proc_chain[3].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[2].auk_dsp_diff
clk => auk_dspip_delay:glogic:u0.clk
clk => dout_valid~reg0.CLK
clk => dout[0]~reg0.CLK
clk => dout[1]~reg0.CLK
clk => dout[2]~reg0.CLK
clk => dout[3]~reg0.CLK
clk => dout[4]~reg0.CLK
clk => dout[5]~reg0.CLK
clk => dout[6]~reg0.CLK
clk => dout[7]~reg0.CLK
clk => dout[8]~reg0.CLK
clk => dout[9]~reg0.CLK
clk => dout[10]~reg0.CLK
clk => dout[11]~reg0.CLK
clk => dout[12]~reg0.CLK
clk => dout[13]~reg0.CLK
clk => dout[14]~reg0.CLK
clk => dout[15]~reg0.CLK
clk => dout[16]~reg0.CLK
clk => dout[17]~reg0.CLK
clk => dout[18]~reg0.CLK
clk => dout[19]~reg0.CLK
clk => dout[20]~reg0.CLK
clk => dout[21]~reg0.CLK
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout_valid.OUTPUTSELECT
reset => auk_dspip_delay:glogic:u0.reset
ena => ena_and_valid.IN0
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout_valid.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout_valid.DATAB
din_valid => ena_and_valid.IN1
din[0] => Add0.IN44
din[0] => auk_dspip_delay:glogic:u0.datain[0]
din[1] => Add0.IN43
din[1] => auk_dspip_delay:glogic:u0.datain[1]
din[2] => Add0.IN42
din[2] => auk_dspip_delay:glogic:u0.datain[2]
din[3] => Add0.IN41
din[3] => auk_dspip_delay:glogic:u0.datain[3]
din[4] => Add0.IN40
din[4] => auk_dspip_delay:glogic:u0.datain[4]
din[5] => Add0.IN39
din[5] => auk_dspip_delay:glogic:u0.datain[5]
din[6] => Add0.IN38
din[6] => auk_dspip_delay:glogic:u0.datain[6]
din[7] => Add0.IN37
din[7] => auk_dspip_delay:glogic:u0.datain[7]
din[8] => Add0.IN36
din[8] => auk_dspip_delay:glogic:u0.datain[8]
din[9] => Add0.IN35
din[9] => auk_dspip_delay:glogic:u0.datain[9]
din[10] => Add0.IN34
din[10] => auk_dspip_delay:glogic:u0.datain[10]
din[11] => Add0.IN33
din[11] => auk_dspip_delay:glogic:u0.datain[11]
din[12] => Add0.IN32
din[12] => auk_dspip_delay:glogic:u0.datain[12]
din[13] => Add0.IN31
din[13] => auk_dspip_delay:glogic:u0.datain[13]
din[14] => Add0.IN30
din[14] => auk_dspip_delay:glogic:u0.datain[14]
din[15] => Add0.IN29
din[15] => auk_dspip_delay:glogic:u0.datain[15]
din[16] => Add0.IN28
din[16] => auk_dspip_delay:glogic:u0.datain[16]
din[17] => Add0.IN27
din[17] => auk_dspip_delay:glogic:u0.datain[17]
din[18] => Add0.IN26
din[18] => auk_dspip_delay:glogic:u0.datain[18]
din[19] => Add0.IN25
din[19] => auk_dspip_delay:glogic:u0.datain[19]
din[20] => Add0.IN24
din[20] => auk_dspip_delay:glogic:u0.datain[20]
din[21] => Add0.IN23
din[21] => auk_dspip_delay:glogic:u0.datain[21]
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= dout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= dout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[10] <= dout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[11] <= dout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[12] <= dout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[13] <= dout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[14] <= dout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[15] <= dout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[16] <= dout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[17] <= dout[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[18] <= dout[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[19] <= dout[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[20] <= dout[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[21] <= dout[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout_valid <= dout_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE


|BeamForming|CIC:proc_chain[3].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
clk => \register_fifo:fifo_data[0][17].CLK
clk => \register_fifo:fifo_data[0][18].CLK
clk => \register_fifo:fifo_data[0][19].CLK
clk => \register_fifo:fifo_data[0][20].CLK
clk => \register_fifo:fifo_data[0][21].CLK
reset => \register_fifo:fifo_data[0][0].ACLR
reset => \register_fifo:fifo_data[0][1].ACLR
reset => \register_fifo:fifo_data[0][2].ACLR
reset => \register_fifo:fifo_data[0][3].ACLR
reset => \register_fifo:fifo_data[0][4].ACLR
reset => \register_fifo:fifo_data[0][5].ACLR
reset => \register_fifo:fifo_data[0][6].ACLR
reset => \register_fifo:fifo_data[0][7].ACLR
reset => \register_fifo:fifo_data[0][8].ACLR
reset => \register_fifo:fifo_data[0][9].ACLR
reset => \register_fifo:fifo_data[0][10].ACLR
reset => \register_fifo:fifo_data[0][11].ACLR
reset => \register_fifo:fifo_data[0][12].ACLR
reset => \register_fifo:fifo_data[0][13].ACLR
reset => \register_fifo:fifo_data[0][14].ACLR
reset => \register_fifo:fifo_data[0][15].ACLR
reset => \register_fifo:fifo_data[0][16].ACLR
reset => \register_fifo:fifo_data[0][17].ACLR
reset => \register_fifo:fifo_data[0][18].ACLR
reset => \register_fifo:fifo_data[0][19].ACLR
reset => \register_fifo:fifo_data[0][20].ACLR
reset => \register_fifo:fifo_data[0][21].ACLR
enable => \register_fifo:fifo_data[0][21].ENA
enable => \register_fifo:fifo_data[0][20].ENA
enable => \register_fifo:fifo_data[0][19].ENA
enable => \register_fifo:fifo_data[0][18].ENA
enable => \register_fifo:fifo_data[0][17].ENA
enable => \register_fifo:fifo_data[0][16].ENA
enable => \register_fifo:fifo_data[0][15].ENA
enable => \register_fifo:fifo_data[0][14].ENA
enable => \register_fifo:fifo_data[0][13].ENA
enable => \register_fifo:fifo_data[0][12].ENA
enable => \register_fifo:fifo_data[0][11].ENA
enable => \register_fifo:fifo_data[0][10].ENA
enable => \register_fifo:fifo_data[0][9].ENA
enable => \register_fifo:fifo_data[0][8].ENA
enable => \register_fifo:fifo_data[0][7].ENA
enable => \register_fifo:fifo_data[0][6].ENA
enable => \register_fifo:fifo_data[0][5].ENA
enable => \register_fifo:fifo_data[0][4].ENA
enable => \register_fifo:fifo_data[0][3].ENA
enable => \register_fifo:fifo_data[0][2].ENA
enable => \register_fifo:fifo_data[0][1].ENA
enable => \register_fifo:fifo_data[0][0].ENA
datain[0] => \register_fifo:fifo_data[0][0].DATAIN
datain[1] => \register_fifo:fifo_data[0][1].DATAIN
datain[2] => \register_fifo:fifo_data[0][2].DATAIN
datain[3] => \register_fifo:fifo_data[0][3].DATAIN
datain[4] => \register_fifo:fifo_data[0][4].DATAIN
datain[5] => \register_fifo:fifo_data[0][5].DATAIN
datain[6] => \register_fifo:fifo_data[0][6].DATAIN
datain[7] => \register_fifo:fifo_data[0][7].DATAIN
datain[8] => \register_fifo:fifo_data[0][8].DATAIN
datain[9] => \register_fifo:fifo_data[0][9].DATAIN
datain[10] => \register_fifo:fifo_data[0][10].DATAIN
datain[11] => \register_fifo:fifo_data[0][11].DATAIN
datain[12] => \register_fifo:fifo_data[0][12].DATAIN
datain[13] => \register_fifo:fifo_data[0][13].DATAIN
datain[14] => \register_fifo:fifo_data[0][14].DATAIN
datain[15] => \register_fifo:fifo_data[0][15].DATAIN
datain[16] => \register_fifo:fifo_data[0][16].DATAIN
datain[17] => \register_fifo:fifo_data[0][17].DATAIN
datain[18] => \register_fifo:fifo_data[0][18].DATAIN
datain[19] => \register_fifo:fifo_data[0][19].DATAIN
datain[20] => \register_fifo:fifo_data[0][20].DATAIN
datain[21] => \register_fifo:fifo_data[0][21].DATAIN
dataout[0] <= \register_fifo:fifo_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[0][16].DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= \register_fifo:fifo_data[0][17].DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= \register_fifo:fifo_data[0][18].DB_MAX_OUTPUT_PORT_TYPE
dataout[19] <= \register_fifo:fifo_data[0][19].DB_MAX_OUTPUT_PORT_TYPE
dataout[20] <= \register_fifo:fifo_data[0][20].DB_MAX_OUTPUT_PORT_TYPE
dataout[21] <= \register_fifo:fifo_data[0][21].DB_MAX_OUTPUT_PORT_TYPE


|BeamForming|CIC:proc_chain[3].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[3].auk_dsp_diff
clk => auk_dspip_delay:glogic:u0.clk
clk => dout_valid~reg0.CLK
clk => dout[0]~reg0.CLK
clk => dout[1]~reg0.CLK
clk => dout[2]~reg0.CLK
clk => dout[3]~reg0.CLK
clk => dout[4]~reg0.CLK
clk => dout[5]~reg0.CLK
clk => dout[6]~reg0.CLK
clk => dout[7]~reg0.CLK
clk => dout[8]~reg0.CLK
clk => dout[9]~reg0.CLK
clk => dout[10]~reg0.CLK
clk => dout[11]~reg0.CLK
clk => dout[12]~reg0.CLK
clk => dout[13]~reg0.CLK
clk => dout[14]~reg0.CLK
clk => dout[15]~reg0.CLK
clk => dout[16]~reg0.CLK
clk => dout[17]~reg0.CLK
clk => dout[18]~reg0.CLK
clk => dout[19]~reg0.CLK
clk => dout[20]~reg0.CLK
clk => dout[21]~reg0.CLK
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout_valid.OUTPUTSELECT
reset => auk_dspip_delay:glogic:u0.reset
ena => ena_and_valid.IN0
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout_valid.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout_valid.DATAB
din_valid => ena_and_valid.IN1
din[0] => Add0.IN44
din[0] => auk_dspip_delay:glogic:u0.datain[0]
din[1] => Add0.IN43
din[1] => auk_dspip_delay:glogic:u0.datain[1]
din[2] => Add0.IN42
din[2] => auk_dspip_delay:glogic:u0.datain[2]
din[3] => Add0.IN41
din[3] => auk_dspip_delay:glogic:u0.datain[3]
din[4] => Add0.IN40
din[4] => auk_dspip_delay:glogic:u0.datain[4]
din[5] => Add0.IN39
din[5] => auk_dspip_delay:glogic:u0.datain[5]
din[6] => Add0.IN38
din[6] => auk_dspip_delay:glogic:u0.datain[6]
din[7] => Add0.IN37
din[7] => auk_dspip_delay:glogic:u0.datain[7]
din[8] => Add0.IN36
din[8] => auk_dspip_delay:glogic:u0.datain[8]
din[9] => Add0.IN35
din[9] => auk_dspip_delay:glogic:u0.datain[9]
din[10] => Add0.IN34
din[10] => auk_dspip_delay:glogic:u0.datain[10]
din[11] => Add0.IN33
din[11] => auk_dspip_delay:glogic:u0.datain[11]
din[12] => Add0.IN32
din[12] => auk_dspip_delay:glogic:u0.datain[12]
din[13] => Add0.IN31
din[13] => auk_dspip_delay:glogic:u0.datain[13]
din[14] => Add0.IN30
din[14] => auk_dspip_delay:glogic:u0.datain[14]
din[15] => Add0.IN29
din[15] => auk_dspip_delay:glogic:u0.datain[15]
din[16] => Add0.IN28
din[16] => auk_dspip_delay:glogic:u0.datain[16]
din[17] => Add0.IN27
din[17] => auk_dspip_delay:glogic:u0.datain[17]
din[18] => Add0.IN26
din[18] => auk_dspip_delay:glogic:u0.datain[18]
din[19] => Add0.IN25
din[19] => auk_dspip_delay:glogic:u0.datain[19]
din[20] => Add0.IN24
din[20] => auk_dspip_delay:glogic:u0.datain[20]
din[21] => Add0.IN23
din[21] => auk_dspip_delay:glogic:u0.datain[21]
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= dout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= dout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[10] <= dout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[11] <= dout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[12] <= dout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[13] <= dout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[14] <= dout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[15] <= dout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[16] <= dout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[17] <= dout[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[18] <= dout[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[19] <= dout[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[20] <= dout[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[21] <= dout[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout_valid <= dout_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE


|BeamForming|CIC:proc_chain[3].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[3].auk_dsp_diff|auk_dspip_delay:\glogic:u0
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
clk => \register_fifo:fifo_data[0][17].CLK
clk => \register_fifo:fifo_data[0][18].CLK
clk => \register_fifo:fifo_data[0][19].CLK
clk => \register_fifo:fifo_data[0][20].CLK
clk => \register_fifo:fifo_data[0][21].CLK
reset => \register_fifo:fifo_data[0][0].ACLR
reset => \register_fifo:fifo_data[0][1].ACLR
reset => \register_fifo:fifo_data[0][2].ACLR
reset => \register_fifo:fifo_data[0][3].ACLR
reset => \register_fifo:fifo_data[0][4].ACLR
reset => \register_fifo:fifo_data[0][5].ACLR
reset => \register_fifo:fifo_data[0][6].ACLR
reset => \register_fifo:fifo_data[0][7].ACLR
reset => \register_fifo:fifo_data[0][8].ACLR
reset => \register_fifo:fifo_data[0][9].ACLR
reset => \register_fifo:fifo_data[0][10].ACLR
reset => \register_fifo:fifo_data[0][11].ACLR
reset => \register_fifo:fifo_data[0][12].ACLR
reset => \register_fifo:fifo_data[0][13].ACLR
reset => \register_fifo:fifo_data[0][14].ACLR
reset => \register_fifo:fifo_data[0][15].ACLR
reset => \register_fifo:fifo_data[0][16].ACLR
reset => \register_fifo:fifo_data[0][17].ACLR
reset => \register_fifo:fifo_data[0][18].ACLR
reset => \register_fifo:fifo_data[0][19].ACLR
reset => \register_fifo:fifo_data[0][20].ACLR
reset => \register_fifo:fifo_data[0][21].ACLR
enable => \register_fifo:fifo_data[0][21].ENA
enable => \register_fifo:fifo_data[0][20].ENA
enable => \register_fifo:fifo_data[0][19].ENA
enable => \register_fifo:fifo_data[0][18].ENA
enable => \register_fifo:fifo_data[0][17].ENA
enable => \register_fifo:fifo_data[0][16].ENA
enable => \register_fifo:fifo_data[0][15].ENA
enable => \register_fifo:fifo_data[0][14].ENA
enable => \register_fifo:fifo_data[0][13].ENA
enable => \register_fifo:fifo_data[0][12].ENA
enable => \register_fifo:fifo_data[0][11].ENA
enable => \register_fifo:fifo_data[0][10].ENA
enable => \register_fifo:fifo_data[0][9].ENA
enable => \register_fifo:fifo_data[0][8].ENA
enable => \register_fifo:fifo_data[0][7].ENA
enable => \register_fifo:fifo_data[0][6].ENA
enable => \register_fifo:fifo_data[0][5].ENA
enable => \register_fifo:fifo_data[0][4].ENA
enable => \register_fifo:fifo_data[0][3].ENA
enable => \register_fifo:fifo_data[0][2].ENA
enable => \register_fifo:fifo_data[0][1].ENA
enable => \register_fifo:fifo_data[0][0].ENA
datain[0] => \register_fifo:fifo_data[0][0].DATAIN
datain[1] => \register_fifo:fifo_data[0][1].DATAIN
datain[2] => \register_fifo:fifo_data[0][2].DATAIN
datain[3] => \register_fifo:fifo_data[0][3].DATAIN
datain[4] => \register_fifo:fifo_data[0][4].DATAIN
datain[5] => \register_fifo:fifo_data[0][5].DATAIN
datain[6] => \register_fifo:fifo_data[0][6].DATAIN
datain[7] => \register_fifo:fifo_data[0][7].DATAIN
datain[8] => \register_fifo:fifo_data[0][8].DATAIN
datain[9] => \register_fifo:fifo_data[0][9].DATAIN
datain[10] => \register_fifo:fifo_data[0][10].DATAIN
datain[11] => \register_fifo:fifo_data[0][11].DATAIN
datain[12] => \register_fifo:fifo_data[0][12].DATAIN
datain[13] => \register_fifo:fifo_data[0][13].DATAIN
datain[14] => \register_fifo:fifo_data[0][14].DATAIN
datain[15] => \register_fifo:fifo_data[0][15].DATAIN
datain[16] => \register_fifo:fifo_data[0][16].DATAIN
datain[17] => \register_fifo:fifo_data[0][17].DATAIN
datain[18] => \register_fifo:fifo_data[0][18].DATAIN
datain[19] => \register_fifo:fifo_data[0][19].DATAIN
datain[20] => \register_fifo:fifo_data[0][20].DATAIN
datain[21] => \register_fifo:fifo_data[0][21].DATAIN
dataout[0] <= \register_fifo:fifo_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[0][16].DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= \register_fifo:fifo_data[0][17].DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= \register_fifo:fifo_data[0][18].DB_MAX_OUTPUT_PORT_TYPE
dataout[19] <= \register_fifo:fifo_data[0][19].DB_MAX_OUTPUT_PORT_TYPE
dataout[20] <= \register_fifo:fifo_data[0][20].DB_MAX_OUTPUT_PORT_TYPE
dataout[21] <= \register_fifo:fifo_data[0][21].DB_MAX_OUTPUT_PORT_TYPE


|BeamForming|LOW_PASS_FIR:proc_chain[3].fir_inst
clk => clk.IN1
reset_n => reset_n.IN1
ast_sink_data[0] => ast_sink_data[0].IN1
ast_sink_data[1] => ast_sink_data[1].IN1
ast_sink_data[2] => ast_sink_data[2].IN1
ast_sink_data[3] => ast_sink_data[3].IN1
ast_sink_data[4] => ast_sink_data[4].IN1
ast_sink_data[5] => ast_sink_data[5].IN1
ast_sink_data[6] => ast_sink_data[6].IN1
ast_sink_data[7] => ast_sink_data[7].IN1
ast_sink_valid => ast_sink_valid.IN1
ast_sink_error[0] => ast_sink_error[0].IN1
ast_sink_error[1] => ast_sink_error[1].IN1
ast_source_data[0] <= LOW_PASS_FIR_0002:low_pass_fir_inst.ast_source_data
ast_source_data[1] <= LOW_PASS_FIR_0002:low_pass_fir_inst.ast_source_data
ast_source_data[2] <= LOW_PASS_FIR_0002:low_pass_fir_inst.ast_source_data
ast_source_data[3] <= LOW_PASS_FIR_0002:low_pass_fir_inst.ast_source_data
ast_source_data[4] <= LOW_PASS_FIR_0002:low_pass_fir_inst.ast_source_data
ast_source_data[5] <= LOW_PASS_FIR_0002:low_pass_fir_inst.ast_source_data
ast_source_data[6] <= LOW_PASS_FIR_0002:low_pass_fir_inst.ast_source_data
ast_source_data[7] <= LOW_PASS_FIR_0002:low_pass_fir_inst.ast_source_data
ast_source_data[8] <= LOW_PASS_FIR_0002:low_pass_fir_inst.ast_source_data
ast_source_data[9] <= LOW_PASS_FIR_0002:low_pass_fir_inst.ast_source_data
ast_source_data[10] <= LOW_PASS_FIR_0002:low_pass_fir_inst.ast_source_data
ast_source_data[11] <= LOW_PASS_FIR_0002:low_pass_fir_inst.ast_source_data
ast_source_data[12] <= LOW_PASS_FIR_0002:low_pass_fir_inst.ast_source_data
ast_source_data[13] <= LOW_PASS_FIR_0002:low_pass_fir_inst.ast_source_data
ast_source_data[14] <= LOW_PASS_FIR_0002:low_pass_fir_inst.ast_source_data
ast_source_data[15] <= LOW_PASS_FIR_0002:low_pass_fir_inst.ast_source_data
ast_source_data[16] <= LOW_PASS_FIR_0002:low_pass_fir_inst.ast_source_data
ast_source_data[17] <= LOW_PASS_FIR_0002:low_pass_fir_inst.ast_source_data
ast_source_data[18] <= LOW_PASS_FIR_0002:low_pass_fir_inst.ast_source_data
ast_source_data[19] <= LOW_PASS_FIR_0002:low_pass_fir_inst.ast_source_data
ast_source_data[20] <= LOW_PASS_FIR_0002:low_pass_fir_inst.ast_source_data
ast_source_data[21] <= LOW_PASS_FIR_0002:low_pass_fir_inst.ast_source_data
ast_source_data[22] <= LOW_PASS_FIR_0002:low_pass_fir_inst.ast_source_data
ast_source_data[23] <= LOW_PASS_FIR_0002:low_pass_fir_inst.ast_source_data
ast_source_data[24] <= LOW_PASS_FIR_0002:low_pass_fir_inst.ast_source_data
ast_source_data[25] <= LOW_PASS_FIR_0002:low_pass_fir_inst.ast_source_data
ast_source_valid <= LOW_PASS_FIR_0002:low_pass_fir_inst.ast_source_valid
ast_source_error[0] <= LOW_PASS_FIR_0002:low_pass_fir_inst.ast_source_error
ast_source_error[1] <= LOW_PASS_FIR_0002:low_pass_fir_inst.ast_source_error


|BeamForming|LOW_PASS_FIR:proc_chain[3].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst
clk => LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst.clk
reset_n => LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst.reset_n
ast_sink_data[0] => LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst.ast_sink_data[0]
ast_sink_data[1] => LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst.ast_sink_data[1]
ast_sink_data[2] => LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst.ast_sink_data[2]
ast_sink_data[3] => LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst.ast_sink_data[3]
ast_sink_data[4] => LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst.ast_sink_data[4]
ast_sink_data[5] => LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst.ast_sink_data[5]
ast_sink_data[6] => LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst.ast_sink_data[6]
ast_sink_data[7] => LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst.ast_sink_data[7]
ast_sink_valid => LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst.ast_sink_valid
ast_sink_error[0] => LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst.ast_sink_error[0]
ast_sink_error[1] => LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst.ast_sink_error[1]
ast_source_data[0] <= LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst.ast_source_data[0]
ast_source_data[1] <= LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst.ast_source_data[1]
ast_source_data[2] <= LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst.ast_source_data[2]
ast_source_data[3] <= LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst.ast_source_data[3]
ast_source_data[4] <= LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst.ast_source_data[4]
ast_source_data[5] <= LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst.ast_source_data[5]
ast_source_data[6] <= LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst.ast_source_data[6]
ast_source_data[7] <= LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst.ast_source_data[7]
ast_source_data[8] <= LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst.ast_source_data[8]
ast_source_data[9] <= LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst.ast_source_data[9]
ast_source_data[10] <= LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst.ast_source_data[10]
ast_source_data[11] <= LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst.ast_source_data[11]
ast_source_data[12] <= LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst.ast_source_data[12]
ast_source_data[13] <= LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst.ast_source_data[13]
ast_source_data[14] <= LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst.ast_source_data[14]
ast_source_data[15] <= LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst.ast_source_data[15]
ast_source_data[16] <= LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst.ast_source_data[16]
ast_source_data[17] <= LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst.ast_source_data[17]
ast_source_data[18] <= LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst.ast_source_data[18]
ast_source_data[19] <= LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst.ast_source_data[19]
ast_source_data[20] <= LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst.ast_source_data[20]
ast_source_data[21] <= LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst.ast_source_data[21]
ast_source_data[22] <= LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst.ast_source_data[22]
ast_source_data[23] <= LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst.ast_source_data[23]
ast_source_data[24] <= LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst.ast_source_data[24]
ast_source_data[25] <= LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst.ast_source_data[25]
ast_source_valid <= LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst.ast_source_valid
ast_source_error[0] <= LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst.ast_source_error[0]
ast_source_error[1] <= LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst.ast_source_error[1]


|BeamForming|LOW_PASS_FIR:proc_chain[3].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst
clk => auk_dspip_avalon_streaming_sink_hpfir:sink.clk
clk => auk_dspip_avalon_streaming_source_hpfir:source.clk
clk => auk_dspip_avalon_streaming_controller_hpfir:intf_ctrl.clk
clk => LOW_PASS_FIR_0002_rtl_core:real_passthrough:hpfircore_core.clk
clk => auk_dspip_roundsat_hpfir:real_passthrough:gen_outp_blk:0:outp_blk.clk
reset_n => auk_dspip_avalon_streaming_sink_hpfir:sink.reset_n
reset_n => auk_dspip_avalon_streaming_source_hpfir:source.reset_n
reset_n => auk_dspip_avalon_streaming_controller_hpfir:intf_ctrl.reset_n
reset_n => auk_dspip_roundsat_hpfir:real_passthrough:gen_outp_blk:0:outp_blk.reset_n
ast_sink_ready <= auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_ready
ast_source_data[0] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[0]
ast_source_data[1] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[1]
ast_source_data[2] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[2]
ast_source_data[3] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[3]
ast_source_data[4] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[4]
ast_source_data[5] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[5]
ast_source_data[6] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[6]
ast_source_data[7] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[7]
ast_source_data[8] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[8]
ast_source_data[9] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[9]
ast_source_data[10] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[10]
ast_source_data[11] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[11]
ast_source_data[12] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[12]
ast_source_data[13] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[13]
ast_source_data[14] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[14]
ast_source_data[15] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[15]
ast_source_data[16] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[16]
ast_source_data[17] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[17]
ast_source_data[18] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[18]
ast_source_data[19] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[19]
ast_source_data[20] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[20]
ast_source_data[21] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[21]
ast_source_data[22] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[22]
ast_source_data[23] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[23]
ast_source_data[24] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[24]
ast_source_data[25] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[25]
ast_sink_data[0] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[0]
ast_sink_data[1] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[1]
ast_sink_data[2] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[2]
ast_sink_data[3] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[3]
ast_sink_data[4] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[4]
ast_sink_data[5] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[5]
ast_sink_data[6] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[6]
ast_sink_data[7] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[7]
ast_sink_valid => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_valid
ast_source_valid <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_valid
ast_source_ready => auk_dspip_avalon_streaming_source_hpfir:source.at_source_ready
ast_source_eop <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_eop
ast_source_sop <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_sop
ast_source_channel[0] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_channel[0]
ast_sink_eop => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_eop
ast_sink_sop => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_sop
ast_sink_error[0] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_error[0]
ast_sink_error[1] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_error[1]
ast_source_error[0] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_error[0]
ast_source_error[1] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_error[1]


|BeamForming|LOW_PASS_FIR:proc_chain[3].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink
clk => packet_error_s[0].CLK
clk => packet_error_s[1].CLK
clk => sink_state~1.DATAIN
reset_n => packet_error_s[0].ACLR
reset_n => packet_error_s[1].ACLR
reset_n => sink_state~3.DATAIN
data[0] <= at_sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
data[1] <= at_sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
data[2] <= at_sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
data[3] <= at_sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
data[4] <= at_sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
data[5] <= at_sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
data[6] <= at_sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
data[7] <= at_sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
data_valid[0] <= at_sink_valid.DB_MAX_OUTPUT_PORT_TYPE
sink_ready_ctrl => sink_comb_update_1.IN0
sink_ready_ctrl => sink_comb_update_1.IN0
sink_ready_ctrl => at_sink_ready.DATAIN
sink_ready_ctrl => sink_comb_update_1.IN0
sink_ready_ctrl => sink_comb_update_1.IN0
packet_error[0] <= packet_error_s[0].DB_MAX_OUTPUT_PORT_TYPE
packet_error[1] <= packet_error_s[1].DB_MAX_OUTPUT_PORT_TYPE
at_sink_ready <= sink_ready_ctrl.DB_MAX_OUTPUT_PORT_TYPE
at_sink_valid => at_sink_error_int.OUTPUTSELECT
at_sink_valid => sink_comb_update_1.IN1
at_sink_valid => sink_comb_update_1.IN1
at_sink_valid => data_valid[0].DATAIN
at_sink_valid => sink_comb_update_1.IN1
at_sink_valid => sink_comb_update_1.IN1
at_sink_data[0] => data[0].DATAIN
at_sink_data[1] => data[1].DATAIN
at_sink_data[2] => data[2].DATAIN
at_sink_data[3] => data[3].DATAIN
at_sink_data[4] => data[4].DATAIN
at_sink_data[5] => data[5].DATAIN
at_sink_data[6] => data[6].DATAIN
at_sink_data[7] => data[7].DATAIN
at_sink_sop => ~NO_FANOUT~
at_sink_eop => ~NO_FANOUT~
at_sink_error[0] => at_sink_error_int.DATAB
at_sink_error[1] => ~NO_FANOUT~


|BeamForming|LOW_PASS_FIR:proc_chain[3].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source
clk => at_source_eop_s.CLK
clk => at_source_sop_s.CLK
clk => at_source_error_s[0].CLK
clk => at_source_error_s[1].CLK
clk => data_valid.CLK
clk => data_out[0].CLK
clk => data_out[1].CLK
clk => data_out[2].CLK
clk => data_out[3].CLK
clk => data_out[4].CLK
clk => data_out[5].CLK
clk => data_out[6].CLK
clk => data_out[7].CLK
clk => data_out[8].CLK
clk => data_out[9].CLK
clk => data_out[10].CLK
clk => data_out[11].CLK
clk => data_out[12].CLK
clk => data_out[13].CLK
clk => data_out[14].CLK
clk => data_out[15].CLK
clk => data_out[16].CLK
clk => data_out[17].CLK
clk => data_out[18].CLK
clk => data_out[19].CLK
clk => data_out[20].CLK
clk => data_out[21].CLK
clk => data_out[22].CLK
clk => data_out[23].CLK
clk => data_out[24].CLK
clk => data_out[25].CLK
reset_n => at_source_eop_s.ACLR
reset_n => at_source_sop_s.ACLR
reset_n => at_source_error_s[0].ACLR
reset_n => at_source_error_s[1].ACLR
reset_n => data_valid.ACLR
reset_n => data_out[0].ACLR
reset_n => data_out[1].ACLR
reset_n => data_out[2].ACLR
reset_n => data_out[3].ACLR
reset_n => data_out[4].ACLR
reset_n => data_out[5].ACLR
reset_n => data_out[6].ACLR
reset_n => data_out[7].ACLR
reset_n => data_out[8].ACLR
reset_n => data_out[9].ACLR
reset_n => data_out[10].ACLR
reset_n => data_out[11].ACLR
reset_n => data_out[12].ACLR
reset_n => data_out[13].ACLR
reset_n => data_out[14].ACLR
reset_n => data_out[15].ACLR
reset_n => data_out[16].ACLR
reset_n => data_out[17].ACLR
reset_n => data_out[18].ACLR
reset_n => data_out[19].ACLR
reset_n => data_out[20].ACLR
reset_n => data_out[21].ACLR
reset_n => data_out[22].ACLR
reset_n => data_out[23].ACLR
reset_n => data_out[24].ACLR
reset_n => data_out[25].ACLR
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_in[18] => data_out[18].DATAIN
data_in[19] => data_out[19].DATAIN
data_in[20] => data_out[20].DATAIN
data_in[21] => data_out[21].DATAIN
data_in[22] => data_out[22].DATAIN
data_in[23] => data_out[23].DATAIN
data_in[24] => data_out[24].DATAIN
data_in[25] => data_out[25].DATAIN
data_count[0] => ~NO_FANOUT~
source_valid_ctrl => data_valid.DATAIN
source_stall <= <GND>
packet_error[0] => at_source_error_s[0].DATAIN
packet_error[1] => ~NO_FANOUT~
at_source_ready => ~NO_FANOUT~
at_source_valid <= data_valid.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[0] <= data_out[0].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[1] <= data_out[1].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[2] <= data_out[2].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[3] <= data_out[3].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[4] <= data_out[4].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[5] <= data_out[5].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[6] <= data_out[6].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[7] <= data_out[7].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[8] <= data_out[8].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[9] <= data_out[9].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[10] <= data_out[10].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[11] <= data_out[11].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[12] <= data_out[12].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[13] <= data_out[13].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[14] <= data_out[14].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[15] <= data_out[15].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[16] <= data_out[16].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[17] <= data_out[17].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[18] <= data_out[18].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[19] <= data_out[19].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[20] <= data_out[20].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[21] <= data_out[21].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[22] <= data_out[22].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[23] <= data_out[23].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[24] <= data_out[24].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[25] <= data_out[25].DB_MAX_OUTPUT_PORT_TYPE
at_source_channel[0] <= <GND>
at_source_error[0] <= at_source_error_s[0].DB_MAX_OUTPUT_PORT_TYPE
at_source_error[1] <= at_source_error_s[1].DB_MAX_OUTPUT_PORT_TYPE
at_source_sop <= at_source_sop_s.DB_MAX_OUTPUT_PORT_TYPE
at_source_eop <= at_source_eop_s.DB_MAX_OUTPUT_PORT_TYPE


|BeamForming|LOW_PASS_FIR:proc_chain[3].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|auk_dspip_avalon_streaming_controller_hpfir:intf_ctrl
clk => ~NO_FANOUT~
reset_n => reset_design.DATAIN
sink_packet_error[0] => source_packet_error[0].DATAIN
sink_packet_error[1] => source_packet_error[1].DATAIN
source_stall => stall.DATAIN
source_stall => sink_ready_ctrl.DATAIN
valid => source_valid_ctrl.DATAIN
reset_design <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
sink_ready_ctrl <= source_stall.DB_MAX_OUTPUT_PORT_TYPE
source_packet_error[0] <= sink_packet_error[0].DB_MAX_OUTPUT_PORT_TYPE
source_packet_error[1] <= sink_packet_error[1].DB_MAX_OUTPUT_PORT_TYPE
source_valid_ctrl <= valid.DB_MAX_OUTPUT_PORT_TYPE
stall <= source_stall.DB_MAX_OUTPUT_PORT_TYPE


|BeamForming|LOW_PASS_FIR:proc_chain[3].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core
xIn_v[0] => Mux0.IN9
xIn_v[0] => Mux1.IN9
xIn_v[0] => dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13.xin[0]
xIn_c[0] => ~NO_FANOUT~
xIn_c[1] => ~NO_FANOUT~
xIn_c[2] => ~NO_FANOUT~
xIn_c[3] => ~NO_FANOUT~
xIn_c[4] => ~NO_FANOUT~
xIn_c[5] => ~NO_FANOUT~
xIn_c[6] => ~NO_FANOUT~
xIn_c[7] => ~NO_FANOUT~
xIn_0[0] => dspba_delay:d_xIn_0_13.xin[0]
xIn_0[1] => dspba_delay:d_xIn_0_13.xin[1]
xIn_0[2] => dspba_delay:d_xIn_0_13.xin[2]
xIn_0[3] => dspba_delay:d_xIn_0_13.xin[3]
xIn_0[4] => dspba_delay:d_xIn_0_13.xin[4]
xIn_0[5] => dspba_delay:d_xIn_0_13.xin[5]
xIn_0[6] => dspba_delay:d_xIn_0_13.xin[6]
xIn_0[7] => dspba_delay:d_xIn_0_13.xin[7]
xOut_v[0] <= u0_m0_wo0_oseq_gated_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
xOut_c[0] <= <GND>
xOut_c[1] <= <GND>
xOut_c[2] <= <GND>
xOut_c[3] <= <GND>
xOut_c[4] <= <GND>
xOut_c[5] <= <GND>
xOut_c[6] <= <GND>
xOut_c[7] <= <GND>
xOut_0[0] <= u0_m0_wo0_accum_o[0].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[1] <= u0_m0_wo0_accum_o[1].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[2] <= u0_m0_wo0_accum_o[2].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[3] <= u0_m0_wo0_accum_o[3].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[4] <= u0_m0_wo0_accum_o[4].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[5] <= u0_m0_wo0_accum_o[5].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[6] <= u0_m0_wo0_accum_o[6].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[7] <= u0_m0_wo0_accum_o[7].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[8] <= u0_m0_wo0_accum_o[8].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[9] <= u0_m0_wo0_accum_o[9].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[10] <= u0_m0_wo0_accum_o[10].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[11] <= u0_m0_wo0_accum_o[11].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[12] <= u0_m0_wo0_accum_o[12].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[13] <= u0_m0_wo0_accum_o[13].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[14] <= u0_m0_wo0_accum_o[14].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[15] <= u0_m0_wo0_accum_o[15].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[16] <= u0_m0_wo0_accum_o[16].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[17] <= u0_m0_wo0_accum_o[17].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[18] <= u0_m0_wo0_accum_o[18].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[19] <= u0_m0_wo0_accum_o[19].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[20] <= u0_m0_wo0_accum_o[20].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[21] <= u0_m0_wo0_accum_o[21].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[22] <= u0_m0_wo0_accum_o[22].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[23] <= u0_m0_wo0_accum_o[23].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[24] <= u0_m0_wo0_accum_o[24].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[25] <= u0_m0_wo0_accum_o[25].DB_MAX_OUTPUT_PORT_TYPE
clk => dspba_delay:u0_m0_wo0_memread.clk
clk => u0_m0_wo0_oseq_gated_reg_q[0].CLK
clk => u0_m0_wo0_oseq_eq.CLK
clk => u0_m0_wo0_oseq_q[0].CLK
clk => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[0].CLK
clk => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[1].CLK
clk => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[2].CLK
clk => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[3].CLK
clk => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[4].CLK
clk => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[5].CLK
clk => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[6].CLK
clk => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[7].CLK
clk => u0_m0_wo0_accum_o[0].CLK
clk => u0_m0_wo0_accum_o[1].CLK
clk => u0_m0_wo0_accum_o[2].CLK
clk => u0_m0_wo0_accum_o[3].CLK
clk => u0_m0_wo0_accum_o[4].CLK
clk => u0_m0_wo0_accum_o[5].CLK
clk => u0_m0_wo0_accum_o[6].CLK
clk => u0_m0_wo0_accum_o[7].CLK
clk => u0_m0_wo0_accum_o[8].CLK
clk => u0_m0_wo0_accum_o[9].CLK
clk => u0_m0_wo0_accum_o[10].CLK
clk => u0_m0_wo0_accum_o[11].CLK
clk => u0_m0_wo0_accum_o[12].CLK
clk => u0_m0_wo0_accum_o[13].CLK
clk => u0_m0_wo0_accum_o[14].CLK
clk => u0_m0_wo0_accum_o[15].CLK
clk => u0_m0_wo0_accum_o[16].CLK
clk => u0_m0_wo0_accum_o[17].CLK
clk => u0_m0_wo0_accum_o[18].CLK
clk => u0_m0_wo0_accum_o[19].CLK
clk => u0_m0_wo0_accum_o[20].CLK
clk => u0_m0_wo0_accum_o[21].CLK
clk => u0_m0_wo0_accum_o[22].CLK
clk => u0_m0_wo0_accum_o[23].CLK
clk => u0_m0_wo0_accum_o[24].CLK
clk => u0_m0_wo0_accum_o[25].CLK
clk => u0_m0_wo0_cm0_q[0].CLK
clk => u0_m0_wo0_cm0_q[1].CLK
clk => u0_m0_wo0_cm0_q[2].CLK
clk => u0_m0_wo0_cm0_q[3].CLK
clk => u0_m0_wo0_cm0_q[4].CLK
clk => u0_m0_wo0_cm0_q[5].CLK
clk => u0_m0_wo0_cm0_q[6].CLK
clk => u0_m0_wo0_cm0_q[7].CLK
clk => u0_m0_wo0_cm0_q[8].CLK
clk => u0_m0_wo0_cm0_q[9].CLK
clk => u0_m0_wo0_cm0_q[10].CLK
clk => u0_m0_wo0_cm0_q[11].CLK
clk => u0_m0_wo0_ca0_eq.CLK
clk => u0_m0_wo0_ca0_i[0].CLK
clk => u0_m0_wo0_ca0_i[1].CLK
clk => u0_m0_wo0_ca0_i[2].CLK
clk => u0_m0_wo0_ca0_i[3].CLK
clk => u0_m0_wo0_ca0_i[4].CLK
clk => u0_m0_wo0_ca0_i[5].CLK
clk => u0_m0_wo0_wi0_r0_wa0_i[0].CLK
clk => u0_m0_wo0_wi0_r0_wa0_i[1].CLK
clk => u0_m0_wo0_wi0_r0_wa0_i[2].CLK
clk => u0_m0_wo0_wi0_r0_wa0_i[3].CLK
clk => u0_m0_wo0_wi0_r0_wa0_i[4].CLK
clk => u0_m0_wo0_wi0_r0_wa0_i[5].CLK
clk => u0_m0_wo0_wi0_r0_ra0_add_0_0_o[0].CLK
clk => u0_m0_wo0_wi0_r0_ra0_add_0_0_o[1].CLK
clk => u0_m0_wo0_wi0_r0_ra0_add_0_0_o[2].CLK
clk => u0_m0_wo0_wi0_r0_ra0_add_0_0_o[3].CLK
clk => u0_m0_wo0_wi0_r0_ra0_add_0_0_o[4].CLK
clk => u0_m0_wo0_wi0_r0_ra0_add_0_0_o[5].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count0_i[0].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count0_i[1].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count0_i[2].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count0_i[3].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count0_i[4].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count0_i[5].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[0].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[1].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[2].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[3].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[4].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[5].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[6].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[0].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[1].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[2].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[3].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[4].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[5].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[6].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_eq.CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_i[0].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_i[1].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_i[2].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_i[3].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_i[4].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_i[5].CLK
clk => u0_m0_wo0_aseq_eq.CLK
clk => u0_m0_wo0_aseq_q[0].CLK
clk => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[0].CLK
clk => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[1].CLK
clk => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[2].CLK
clk => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[3].CLK
clk => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[4].CLK
clk => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[5].CLK
clk => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[6].CLK
clk => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[7].CLK
clk => u0_m0_wo0_run_count[0].CLK
clk => u0_m0_wo0_run_count[1].CLK
clk => u0_m0_wo0_run_enableQ[0].CLK
clk => u0_m0_wo0_run_q[0].CLK
clk => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[0].CLK
clk => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[1].CLK
clk => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[2].CLK
clk => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[3].CLK
clk => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[4].CLK
clk => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[5].CLK
clk => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[6].CLK
clk => dspba_delay:u0_m0_wo0_compute.clk
clk => dspba_delay:d_u0_m0_wo0_compute_q_14.clk
clk => dspba_delay:d_u0_m0_wo0_compute_q_15.clk
clk => dspba_delay:d_xIn_0_13.clk
clk => dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13.clk
clk => altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem.clock0
clk => LPM_MULT:u0_m0_wo0_mtree_mult1_0_component.CLOCK
areset => dspba_delay:u0_m0_wo0_memread.aclr
areset => u0_m0_wo0_oseq_gated_reg_q[0].ACLR
areset => u0_m0_wo0_oseq_eq.ACLR
areset => u0_m0_wo0_oseq_q[0].ACLR
areset => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[0].ACLR
areset => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[1].ACLR
areset => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[2].PRESET
areset => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[3].ACLR
areset => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[4].ACLR
areset => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[5].PRESET
areset => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[6].ACLR
areset => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[7].ACLR
areset => u0_m0_wo0_accum_o[0].ACLR
areset => u0_m0_wo0_accum_o[1].ACLR
areset => u0_m0_wo0_accum_o[2].ACLR
areset => u0_m0_wo0_accum_o[3].ACLR
areset => u0_m0_wo0_accum_o[4].ACLR
areset => u0_m0_wo0_accum_o[5].ACLR
areset => u0_m0_wo0_accum_o[6].ACLR
areset => u0_m0_wo0_accum_o[7].ACLR
areset => u0_m0_wo0_accum_o[8].ACLR
areset => u0_m0_wo0_accum_o[9].ACLR
areset => u0_m0_wo0_accum_o[10].ACLR
areset => u0_m0_wo0_accum_o[11].ACLR
areset => u0_m0_wo0_accum_o[12].ACLR
areset => u0_m0_wo0_accum_o[13].ACLR
areset => u0_m0_wo0_accum_o[14].ACLR
areset => u0_m0_wo0_accum_o[15].ACLR
areset => u0_m0_wo0_accum_o[16].ACLR
areset => u0_m0_wo0_accum_o[17].ACLR
areset => u0_m0_wo0_accum_o[18].ACLR
areset => u0_m0_wo0_accum_o[19].ACLR
areset => u0_m0_wo0_accum_o[20].ACLR
areset => u0_m0_wo0_accum_o[21].ACLR
areset => u0_m0_wo0_accum_o[22].ACLR
areset => u0_m0_wo0_accum_o[23].ACLR
areset => u0_m0_wo0_accum_o[24].ACLR
areset => u0_m0_wo0_accum_o[25].ACLR
areset => u0_m0_wo0_cm0_q[0].ACLR
areset => u0_m0_wo0_cm0_q[1].ACLR
areset => u0_m0_wo0_cm0_q[2].ACLR
areset => u0_m0_wo0_cm0_q[3].ACLR
areset => u0_m0_wo0_cm0_q[4].PRESET
areset => u0_m0_wo0_cm0_q[5].ACLR
areset => u0_m0_wo0_cm0_q[6].ACLR
areset => u0_m0_wo0_cm0_q[7].PRESET
areset => u0_m0_wo0_cm0_q[8].ACLR
areset => u0_m0_wo0_cm0_q[9].ACLR
areset => u0_m0_wo0_cm0_q[10].ACLR
areset => u0_m0_wo0_cm0_q[11].ACLR
areset => u0_m0_wo0_ca0_eq.ACLR
areset => u0_m0_wo0_ca0_i[0].ACLR
areset => u0_m0_wo0_ca0_i[1].ACLR
areset => u0_m0_wo0_ca0_i[2].ACLR
areset => u0_m0_wo0_ca0_i[3].ACLR
areset => u0_m0_wo0_ca0_i[4].ACLR
areset => u0_m0_wo0_ca0_i[5].ACLR
areset => u0_m0_wo0_wi0_r0_wa0_i[0].PRESET
areset => u0_m0_wo0_wi0_r0_wa0_i[1].ACLR
areset => u0_m0_wo0_wi0_r0_wa0_i[2].ACLR
areset => u0_m0_wo0_wi0_r0_wa0_i[3].PRESET
areset => u0_m0_wo0_wi0_r0_wa0_i[4].ACLR
areset => u0_m0_wo0_wi0_r0_wa0_i[5].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_add_0_0_o[0].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_add_0_0_o[1].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_add_0_0_o[2].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_add_0_0_o[3].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_add_0_0_o[4].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_add_0_0_o[5].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count0_i[0].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count0_i[1].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count0_i[2].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count0_i[3].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count0_i[4].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count0_i[5].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[0].PRESET
areset => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[1].PRESET
areset => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[2].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[3].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[4].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[5].PRESET
areset => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[6].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[0].PRESET
areset => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[1].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[2].PRESET
areset => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[3].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[4].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[5].PRESET
areset => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[6].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count1_eq.ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count1_i[0].PRESET
areset => u0_m0_wo0_wi0_r0_ra0_count1_i[1].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count1_i[2].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count1_i[3].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count1_i[4].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count1_i[5].ACLR
areset => u0_m0_wo0_aseq_eq.ACLR
areset => u0_m0_wo0_aseq_q[0].ACLR
areset => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[0].ACLR
areset => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[1].ACLR
areset => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[2].ACLR
areset => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[3].ACLR
areset => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[4].ACLR
areset => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[5].ACLR
areset => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[6].ACLR
areset => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[7].ACLR
areset => u0_m0_wo0_run_count[0].ACLR
areset => u0_m0_wo0_run_count[1].ACLR
areset => u0_m0_wo0_run_enableQ[0].ACLR
areset => u0_m0_wo0_run_q[0].ACLR
areset => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[0].PRESET
areset => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[1].PRESET
areset => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[2].ACLR
areset => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[3].ACLR
areset => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[4].ACLR
areset => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[5].PRESET
areset => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[6].ACLR
areset => dspba_delay:u0_m0_wo0_compute.aclr
areset => dspba_delay:d_u0_m0_wo0_compute_q_14.aclr
areset => dspba_delay:d_u0_m0_wo0_compute_q_15.aclr
areset => dspba_delay:d_xIn_0_13.aclr
areset => dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13.aclr
areset => LPM_MULT:u0_m0_wo0_mtree_mult1_0_component.ACLR


|BeamForming|LOW_PASS_FIR:proc_chain[3].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_memread
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|BeamForming|LOW_PASS_FIR:proc_chain[3].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_compute
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|BeamForming|LOW_PASS_FIR:proc_chain[3].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_14
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|BeamForming|LOW_PASS_FIR:proc_chain[3].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_15
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|BeamForming|LOW_PASS_FIR:proc_chain[3].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_13
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[1][1].CLK
clk => delay_signals[1][2].CLK
clk => delay_signals[1][3].CLK
clk => delay_signals[1][4].CLK
clk => delay_signals[1][5].CLK
clk => delay_signals[1][6].CLK
clk => delay_signals[1][7].CLK
clk => delay_signals[2][0].CLK
clk => delay_signals[2][1].CLK
clk => delay_signals[2][2].CLK
clk => delay_signals[2][3].CLK
clk => delay_signals[2][4].CLK
clk => delay_signals[2][5].CLK
clk => delay_signals[2][6].CLK
clk => delay_signals[2][7].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[1][1].ACLR
aclr => delay_signals[1][2].ACLR
aclr => delay_signals[1][3].ACLR
aclr => delay_signals[1][4].ACLR
aclr => delay_signals[1][5].ACLR
aclr => delay_signals[1][6].ACLR
aclr => delay_signals[1][7].ACLR
aclr => delay_signals[2][0].ACLR
aclr => delay_signals[2][1].ACLR
aclr => delay_signals[2][2].ACLR
aclr => delay_signals[2][3].ACLR
aclr => delay_signals[2][4].ACLR
aclr => delay_signals[2][5].ACLR
aclr => delay_signals[2][6].ACLR
aclr => delay_signals[2][7].ACLR
ena => delay_signals[2][7].ENA
ena => delay_signals[2][6].ENA
ena => delay_signals[2][5].ENA
ena => delay_signals[2][4].ENA
ena => delay_signals[2][3].ENA
ena => delay_signals[2][2].ENA
ena => delay_signals[2][1].ENA
ena => delay_signals[2][0].ENA
ena => delay_signals[1][7].ENA
ena => delay_signals[1][6].ENA
ena => delay_signals[1][5].ENA
ena => delay_signals[1][4].ENA
ena => delay_signals[1][3].ENA
ena => delay_signals[1][2].ENA
ena => delay_signals[1][1].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[2][0].DATAIN
xin[1] => delay_signals[2][1].DATAIN
xin[2] => delay_signals[2][2].DATAIN
xin[3] => delay_signals[2][3].DATAIN
xin[4] => delay_signals[2][4].DATAIN
xin[5] => delay_signals[2][5].DATAIN
xin[6] => delay_signals[2][6].DATAIN
xin[7] => delay_signals[2][7].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE


|BeamForming|LOW_PASS_FIR:proc_chain[3].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[2][0].ACLR
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[2][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|BeamForming|LOW_PASS_FIR:proc_chain[3].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem
wren_a => altsyncram_2jn3:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_2jn3:auto_generated.data_a[0]
data_a[1] => altsyncram_2jn3:auto_generated.data_a[1]
data_a[2] => altsyncram_2jn3:auto_generated.data_a[2]
data_a[3] => altsyncram_2jn3:auto_generated.data_a[3]
data_a[4] => altsyncram_2jn3:auto_generated.data_a[4]
data_a[5] => altsyncram_2jn3:auto_generated.data_a[5]
data_a[6] => altsyncram_2jn3:auto_generated.data_a[6]
data_a[7] => altsyncram_2jn3:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
address_a[0] => altsyncram_2jn3:auto_generated.address_a[0]
address_a[1] => altsyncram_2jn3:auto_generated.address_a[1]
address_a[2] => altsyncram_2jn3:auto_generated.address_a[2]
address_a[3] => altsyncram_2jn3:auto_generated.address_a[3]
address_a[4] => altsyncram_2jn3:auto_generated.address_a[4]
address_a[5] => altsyncram_2jn3:auto_generated.address_a[5]
address_b[0] => altsyncram_2jn3:auto_generated.address_b[0]
address_b[1] => altsyncram_2jn3:auto_generated.address_b[1]
address_b[2] => altsyncram_2jn3:auto_generated.address_b[2]
address_b[3] => altsyncram_2jn3:auto_generated.address_b[3]
address_b[4] => altsyncram_2jn3:auto_generated.address_b[4]
address_b[5] => altsyncram_2jn3:auto_generated.address_b[5]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_2jn3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_b[0] <= altsyncram_2jn3:auto_generated.q_b[0]
q_b[1] <= altsyncram_2jn3:auto_generated.q_b[1]
q_b[2] <= altsyncram_2jn3:auto_generated.q_b[2]
q_b[3] <= altsyncram_2jn3:auto_generated.q_b[3]
q_b[4] <= altsyncram_2jn3:auto_generated.q_b[4]
q_b[5] <= altsyncram_2jn3:auto_generated.q_b[5]
q_b[6] <= altsyncram_2jn3:auto_generated.q_b[6]
q_b[7] <= altsyncram_2jn3:auto_generated.q_b[7]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|BeamForming|LOW_PASS_FIR:proc_chain[3].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem|altsyncram_2jn3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0


|BeamForming|LOW_PASS_FIR:proc_chain[3].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo0_mtree_mult1_0_component
dataa[0] => mult_fcu:auto_generated.dataa[0]
dataa[1] => mult_fcu:auto_generated.dataa[1]
dataa[2] => mult_fcu:auto_generated.dataa[2]
dataa[3] => mult_fcu:auto_generated.dataa[3]
dataa[4] => mult_fcu:auto_generated.dataa[4]
dataa[5] => mult_fcu:auto_generated.dataa[5]
dataa[6] => mult_fcu:auto_generated.dataa[6]
dataa[7] => mult_fcu:auto_generated.dataa[7]
dataa[8] => mult_fcu:auto_generated.dataa[8]
dataa[9] => mult_fcu:auto_generated.dataa[9]
dataa[10] => mult_fcu:auto_generated.dataa[10]
dataa[11] => mult_fcu:auto_generated.dataa[11]
datab[0] => mult_fcu:auto_generated.datab[0]
datab[1] => mult_fcu:auto_generated.datab[1]
datab[2] => mult_fcu:auto_generated.datab[2]
datab[3] => mult_fcu:auto_generated.datab[3]
datab[4] => mult_fcu:auto_generated.datab[4]
datab[5] => mult_fcu:auto_generated.datab[5]
datab[6] => mult_fcu:auto_generated.datab[6]
datab[7] => mult_fcu:auto_generated.datab[7]
sum[0] => ~NO_FANOUT~
aclr => mult_fcu:auto_generated.aclr
sclr => ~NO_FANOUT~
clock => mult_fcu:auto_generated.clock
clken => ~NO_FANOUT~
result[0] <= mult_fcu:auto_generated.result[0]
result[1] <= mult_fcu:auto_generated.result[1]
result[2] <= mult_fcu:auto_generated.result[2]
result[3] <= mult_fcu:auto_generated.result[3]
result[4] <= mult_fcu:auto_generated.result[4]
result[5] <= mult_fcu:auto_generated.result[5]
result[6] <= mult_fcu:auto_generated.result[6]
result[7] <= mult_fcu:auto_generated.result[7]
result[8] <= mult_fcu:auto_generated.result[8]
result[9] <= mult_fcu:auto_generated.result[9]
result[10] <= mult_fcu:auto_generated.result[10]
result[11] <= mult_fcu:auto_generated.result[11]
result[12] <= mult_fcu:auto_generated.result[12]
result[13] <= mult_fcu:auto_generated.result[13]
result[14] <= mult_fcu:auto_generated.result[14]
result[15] <= mult_fcu:auto_generated.result[15]
result[16] <= mult_fcu:auto_generated.result[16]
result[17] <= mult_fcu:auto_generated.result[17]
result[18] <= mult_fcu:auto_generated.result[18]
result[19] <= mult_fcu:auto_generated.result[19]


|BeamForming|LOW_PASS_FIR:proc_chain[3].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo0_mtree_mult1_0_component|mult_fcu:auto_generated
aclr => mac_mult1.ACLR
aclr => mac_out2.ACLR
clock => mac_mult1.CLK
clock => mac_out2.CLK
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[11] => mac_mult1.DATAA11
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
datab[7] => mac_mult1.DATAB7
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15
result[16] <= mac_out2.DATAOUT16
result[17] <= mac_out2.DATAOUT17
result[18] <= mac_out2.DATAOUT18
result[19] <= mac_out2.DATAOUT19


|BeamForming|LOW_PASS_FIR:proc_chain[3].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|auk_dspip_roundsat_hpfir:\real_passthrough:gen_outp_blk:0:outp_blk
clk => ~NO_FANOUT~
reset_n => ~NO_FANOUT~
enable => valid.DATAIN
datain[0] => dataout[0].DATAIN
datain[1] => dataout[1].DATAIN
datain[2] => dataout[2].DATAIN
datain[3] => dataout[3].DATAIN
datain[4] => dataout[4].DATAIN
datain[5] => dataout[5].DATAIN
datain[6] => dataout[6].DATAIN
datain[7] => dataout[7].DATAIN
datain[8] => dataout[8].DATAIN
datain[9] => dataout[9].DATAIN
datain[10] => dataout[10].DATAIN
datain[11] => dataout[11].DATAIN
datain[12] => dataout[12].DATAIN
datain[13] => dataout[13].DATAIN
datain[14] => dataout[14].DATAIN
datain[15] => dataout[15].DATAIN
datain[16] => dataout[16].DATAIN
datain[17] => dataout[17].DATAIN
datain[18] => dataout[18].DATAIN
datain[19] => dataout[19].DATAIN
datain[20] => dataout[20].DATAIN
datain[21] => dataout[21].DATAIN
datain[22] => dataout[22].DATAIN
datain[23] => dataout[23].DATAIN
datain[24] => dataout[24].DATAIN
datain[25] => dataout[25].DATAIN
valid <= enable.DB_MAX_OUTPUT_PORT_TYPE
dataout[0] <= datain[0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= datain[1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= datain[2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= datain[3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= datain[4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= datain[5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= datain[6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= datain[7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= datain[8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= datain[9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= datain[10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= datain[11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= datain[12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= datain[13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= datain[14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= datain[15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= datain[16].DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= datain[17].DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= datain[18].DB_MAX_OUTPUT_PORT_TYPE
dataout[19] <= datain[19].DB_MAX_OUTPUT_PORT_TYPE
dataout[20] <= datain[20].DB_MAX_OUTPUT_PORT_TYPE
dataout[21] <= datain[21].DB_MAX_OUTPUT_PORT_TYPE
dataout[22] <= datain[22].DB_MAX_OUTPUT_PORT_TYPE
dataout[23] <= datain[23].DB_MAX_OUTPUT_PORT_TYPE
dataout[24] <= datain[24].DB_MAX_OUTPUT_PORT_TYPE
dataout[25] <= datain[25].DB_MAX_OUTPUT_PORT_TYPE


|BeamForming|CIC:proc_chain[4].cic_inst
in_error[0] => in_error[0].IN1
in_error[1] => in_error[1].IN1
in_valid => in_valid.IN1
in_ready <= CIC_cic_ii_0:cic_ii_0.in_ready
in_data[0] => in_data[0].IN1
in_data[1] => in_data[1].IN1
out_data[0] <= CIC_cic_ii_0:cic_ii_0.out_data
out_data[1] <= CIC_cic_ii_0:cic_ii_0.out_data
out_data[2] <= CIC_cic_ii_0:cic_ii_0.out_data
out_data[3] <= CIC_cic_ii_0:cic_ii_0.out_data
out_data[4] <= CIC_cic_ii_0:cic_ii_0.out_data
out_data[5] <= CIC_cic_ii_0:cic_ii_0.out_data
out_data[6] <= CIC_cic_ii_0:cic_ii_0.out_data
out_data[7] <= CIC_cic_ii_0:cic_ii_0.out_data
out_error[0] <= CIC_cic_ii_0:cic_ii_0.out_error
out_error[1] <= CIC_cic_ii_0:cic_ii_0.out_error
out_valid <= CIC_cic_ii_0:cic_ii_0.out_valid
out_ready => out_ready.IN1
clk => clk.IN1
reset_n => reset_n.IN1


|BeamForming|CIC:proc_chain[4].cic_inst|CIC_cic_ii_0:cic_ii_0
in_data[0] => alt_cic_core:core.in_data[0][0]
in_data[1] => alt_cic_core:core.in_data[0][1]
out_ready => alt_cic_core:core.out_ready
in_valid => alt_cic_core:core.in_valid
clk => alt_cic_core:core.clk
clken => alt_cic_core:core.clken
reset_n => alt_cic_core:core.reset_n
in_ready <= alt_cic_core:core.in_ready
in_error[0] => alt_cic_core:core.in_error[0]
in_error[1] => alt_cic_core:core.in_error[1]
out_error[0] <= alt_cic_core:core.out_error[0]
out_error[1] <= alt_cic_core:core.out_error[1]
out_data[0] <= alt_cic_core:core.out_data[0][0]
out_data[1] <= alt_cic_core:core.out_data[0][1]
out_data[2] <= alt_cic_core:core.out_data[0][2]
out_data[3] <= alt_cic_core:core.out_data[0][3]
out_data[4] <= alt_cic_core:core.out_data[0][4]
out_data[5] <= alt_cic_core:core.out_data[0][5]
out_data[6] <= alt_cic_core:core.out_data[0][6]
out_data[7] <= alt_cic_core:core.out_data[0][7]
out_valid <= alt_cic_core:core.out_valid


|BeamForming|CIC:proc_chain[4].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core
clk => clk.IN3
clken => clken.IN1
reset_n => reset_n.IN3
rate[0] => alt_cic_dec_siso:dec_one.rate[0]
rate[1] => alt_cic_dec_siso:dec_one.rate[1]
rate[2] => alt_cic_dec_siso:dec_one.rate[2]
rate[3] => alt_cic_dec_siso:dec_one.rate[3]
rate[4] => alt_cic_dec_siso:dec_one.rate[4]
rate[5] => alt_cic_dec_siso:dec_one.rate[5]
in_startofpacket => in_startofpacket.IN1
in_endofpacket => in_endofpacket.IN1
in_data[0][0] => in_data_vector[0].IN1
in_data[0][1] => in_data_vector[1].IN1
in_ready <= auk_dspip_avalon_streaming_sink:input_sink.at_sink_ready
in_valid => in_valid.IN1
out_channel[0] <= auk_dspip_avalon_streaming_source:output_source_0.at_source_channel
out_startofpacket <= auk_dspip_avalon_streaming_source:output_source_0.at_source_sop
out_endofpacket <= auk_dspip_avalon_streaming_source:output_source_0.at_source_eop
in_error[0] => in_error[0].IN1
in_error[1] => in_error[1].IN1
out_error[0] <= auk_dspip_avalon_streaming_source:output_source_0.at_source_error
out_error[1] <= auk_dspip_avalon_streaming_source:output_source_0.at_source_error
out_ready => out_ready.IN1
out_data[0][0] <= auk_dspip_avalon_streaming_source:output_source_0.at_source_data
out_data[0][1] <= auk_dspip_avalon_streaming_source:output_source_0.at_source_data
out_data[0][2] <= auk_dspip_avalon_streaming_source:output_source_0.at_source_data
out_data[0][3] <= auk_dspip_avalon_streaming_source:output_source_0.at_source_data
out_data[0][4] <= auk_dspip_avalon_streaming_source:output_source_0.at_source_data
out_data[0][5] <= auk_dspip_avalon_streaming_source:output_source_0.at_source_data
out_data[0][6] <= auk_dspip_avalon_streaming_source:output_source_0.at_source_data
out_data[0][7] <= auk_dspip_avalon_streaming_source:output_source_0.at_source_data
out_valid <= auk_dspip_avalon_streaming_source:output_source_0.at_source_valid


|BeamForming|CIC:proc_chain[4].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink
clk => scfifo:sink_FIFO.clock
clk => data_valid~reg0.CLK
reset_n => scfifo:sink_FIFO.sclr
data[0] <= scfifo:sink_FIFO.q[0]
data[1] <= scfifo:sink_FIFO.q[1]
data_valid <= data_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
sink_ready_ctrl => scfifo:sink_FIFO.rdreq
sink_ready_ctrl => data_valid~reg0.DATAIN
sink_stall <= scfifo:sink_FIFO.almost_empty
packet_error[0] <= at_sink_error[0].DB_MAX_OUTPUT_PORT_TYPE
packet_error[1] <= at_sink_error[1].DB_MAX_OUTPUT_PORT_TYPE
send_sop <= scfifo:sink_FIFO.q[3]
send_eop <= scfifo:sink_FIFO.q[2]
at_sink_ready <= scfifo:sink_FIFO.full
at_sink_valid => scfifo:sink_FIFO.wrreq
at_sink_data[0] => scfifo:sink_FIFO.data[0]
at_sink_data[1] => scfifo:sink_FIFO.data[1]
at_sink_sop => scfifo:sink_FIFO.data[3]
at_sink_eop => scfifo:sink_FIFO.data[2]
at_sink_error[0] => packet_error[0].DATAIN
at_sink_error[1] => packet_error[1].DATAIN


|BeamForming|CIC:proc_chain[4].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO
data[0] => scfifo_rd71:auto_generated.data[0]
data[1] => scfifo_rd71:auto_generated.data[1]
data[2] => scfifo_rd71:auto_generated.data[2]
data[3] => scfifo_rd71:auto_generated.data[3]
q[0] <= scfifo_rd71:auto_generated.q[0]
q[1] <= scfifo_rd71:auto_generated.q[1]
q[2] <= scfifo_rd71:auto_generated.q[2]
q[3] <= scfifo_rd71:auto_generated.q[3]
wrreq => scfifo_rd71:auto_generated.wrreq
rdreq => scfifo_rd71:auto_generated.rdreq
clock => scfifo_rd71:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => scfifo_rd71:auto_generated.sclr
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= <GND>
full <= scfifo_rd71:auto_generated.full
almost_full <= <GND>
almost_empty <= scfifo_rd71:auto_generated.almost_empty
usedw[0] <= <GND>
usedw[1] <= <GND>
usedw[2] <= <GND>


|BeamForming|CIC:proc_chain[4].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_rd71:auto_generated
almost_empty <= almost_empty.DB_MAX_OUTPUT_PORT_TYPE
clock => a_dpfifo_cjv:dpfifo.clock
clock => dffe_nae.CLK
data[0] => a_dpfifo_cjv:dpfifo.data[0]
data[1] => a_dpfifo_cjv:dpfifo.data[1]
data[2] => a_dpfifo_cjv:dpfifo.data[2]
data[3] => a_dpfifo_cjv:dpfifo.data[3]
full <= a_dpfifo_cjv:dpfifo.full
q[0] <= a_dpfifo_cjv:dpfifo.q[0]
q[1] <= a_dpfifo_cjv:dpfifo.q[1]
q[2] <= a_dpfifo_cjv:dpfifo.q[2]
q[3] <= a_dpfifo_cjv:dpfifo.q[3]
rdreq => a_dpfifo_cjv:dpfifo.rreq
rdreq => _.IN1
rdreq => _.IN0
sclr => a_dpfifo_cjv:dpfifo.sclr
sclr => _.IN0
sclr => _.IN0
wrreq => a_dpfifo_cjv:dpfifo.wreq
wrreq => _.IN0
wrreq => _.IN1


|BeamForming|CIC:proc_chain[4].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_rd71:auto_generated|a_dpfifo_cjv:dpfifo
clock => altsyncram_b4h1:FIFOram.clock0
clock => altsyncram_b4h1:FIFOram.clock1
clock => cntr_r9b:rd_ptr_msb.clock
clock => cntr_8a7:usedw_counter.clock
clock => cntr_s9b:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => wrreq_delay.CLK
data[0] => altsyncram_b4h1:FIFOram.data_a[0]
data[1] => altsyncram_b4h1:FIFOram.data_a[1]
data[2] => altsyncram_b4h1:FIFOram.data_a[2]
data[3] => altsyncram_b4h1:FIFOram.data_a[3]
full <= full_dff.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_b4h1:FIFOram.q_b[0]
q[1] <= altsyncram_b4h1:FIFOram.q_b[1]
q[2] <= altsyncram_b4h1:FIFOram.q_b[2]
q[3] <= altsyncram_b4h1:FIFOram.q_b[3]
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => cntr_r9b:rd_ptr_msb.sclr
sclr => cntr_8a7:usedw_counter.sclr
sclr => cntr_s9b:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
usedw[0] <= cntr_8a7:usedw_counter.q[0]
usedw[1] <= cntr_8a7:usedw_counter.q[1]
usedw[2] <= cntr_8a7:usedw_counter.q[2]
wreq => valid_wreq.IN0


|BeamForming|CIC:proc_chain[4].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_rd71:auto_generated|a_dpfifo_cjv:dpfifo|altsyncram_b4h1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE


|BeamForming|CIC:proc_chain[4].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_rd71:auto_generated|a_dpfifo_cjv:dpfifo|cmpr_gs8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1


|BeamForming|CIC:proc_chain[4].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_rd71:auto_generated|a_dpfifo_cjv:dpfifo|cmpr_gs8:two_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1


|BeamForming|CIC:proc_chain[4].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_rd71:auto_generated|a_dpfifo_cjv:dpfifo|cntr_r9b:rd_ptr_msb
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|BeamForming|CIC:proc_chain[4].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_rd71:auto_generated|a_dpfifo_cjv:dpfifo|cntr_8a7:usedw_counter
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB


|BeamForming|CIC:proc_chain[4].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_rd71:auto_generated|a_dpfifo_cjv:dpfifo|cntr_s9b:wr_ptr
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|BeamForming|CIC:proc_chain[4].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0
clk => scfifo:source_FIFO.clock
clk => source_valid_s.CLK
reset_n => source_valid_s.OUTPUTSELECT
reset_n => scfifo:source_FIFO.sclr
data[0] => scfifo:source_FIFO.data[0]
data[1] => scfifo:source_FIFO.data[1]
data[2] => scfifo:source_FIFO.data[2]
data[3] => scfifo:source_FIFO.data[3]
data[4] => scfifo:source_FIFO.data[4]
data[5] => scfifo:source_FIFO.data[5]
data[6] => scfifo:source_FIFO.data[6]
data[7] => scfifo:source_FIFO.data[7]
data_count[0] => scfifo:source_FIFO.data[8]
source_valid_ctrl => scfifo:source_FIFO.wrreq
source_stall <= scfifo:source_FIFO.almost_full
packet_error[0] => at_source_error[0].DATAIN
packet_error[1] => at_source_error[1].DATAIN
at_source_ready => source_fifo_rdreq.IN1
at_source_valid <= source_valid_s.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[0] <= scfifo:source_FIFO.q[0]
at_source_data[1] <= scfifo:source_FIFO.q[1]
at_source_data[2] <= scfifo:source_FIFO.q[2]
at_source_data[3] <= scfifo:source_FIFO.q[3]
at_source_data[4] <= scfifo:source_FIFO.q[4]
at_source_data[5] <= scfifo:source_FIFO.q[5]
at_source_data[6] <= scfifo:source_FIFO.q[6]
at_source_data[7] <= scfifo:source_FIFO.q[7]
at_source_channel[0] <= scfifo:source_FIFO.q[8]
at_source_error[0] <= packet_error[0].DB_MAX_OUTPUT_PORT_TYPE
at_source_error[1] <= packet_error[1].DB_MAX_OUTPUT_PORT_TYPE
at_source_sop <= scfifo:source_FIFO.q[8]
at_source_eop <= scfifo:source_FIFO.q[8]


|BeamForming|CIC:proc_chain[4].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO
data[0] => scfifo_tg71:auto_generated.data[0]
data[1] => scfifo_tg71:auto_generated.data[1]
data[2] => scfifo_tg71:auto_generated.data[2]
data[3] => scfifo_tg71:auto_generated.data[3]
data[4] => scfifo_tg71:auto_generated.data[4]
data[5] => scfifo_tg71:auto_generated.data[5]
data[6] => scfifo_tg71:auto_generated.data[6]
data[7] => scfifo_tg71:auto_generated.data[7]
data[8] => scfifo_tg71:auto_generated.data[8]
q[0] <= scfifo_tg71:auto_generated.q[0]
q[1] <= scfifo_tg71:auto_generated.q[1]
q[2] <= scfifo_tg71:auto_generated.q[2]
q[3] <= scfifo_tg71:auto_generated.q[3]
q[4] <= scfifo_tg71:auto_generated.q[4]
q[5] <= scfifo_tg71:auto_generated.q[5]
q[6] <= scfifo_tg71:auto_generated.q[6]
q[7] <= scfifo_tg71:auto_generated.q[7]
q[8] <= scfifo_tg71:auto_generated.q[8]
wrreq => scfifo_tg71:auto_generated.wrreq
rdreq => scfifo_tg71:auto_generated.rdreq
clock => scfifo_tg71:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => scfifo_tg71:auto_generated.sclr
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= scfifo_tg71:auto_generated.empty
full <= <GND>
almost_full <= scfifo_tg71:auto_generated.almost_full
almost_empty <= <GND>
usedw[0] <= <GND>
usedw[1] <= <GND>
usedw[2] <= <GND>
usedw[3] <= <GND>
usedw[4] <= <GND>


|BeamForming|CIC:proc_chain[4].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_tg71:auto_generated
almost_full <= dffe_af.DB_MAX_OUTPUT_PORT_TYPE
clock => a_dpfifo_qov:dpfifo.clock
clock => dffe_af.CLK
data[0] => a_dpfifo_qov:dpfifo.data[0]
data[1] => a_dpfifo_qov:dpfifo.data[1]
data[2] => a_dpfifo_qov:dpfifo.data[2]
data[3] => a_dpfifo_qov:dpfifo.data[3]
data[4] => a_dpfifo_qov:dpfifo.data[4]
data[5] => a_dpfifo_qov:dpfifo.data[5]
data[6] => a_dpfifo_qov:dpfifo.data[6]
data[7] => a_dpfifo_qov:dpfifo.data[7]
data[8] => a_dpfifo_qov:dpfifo.data[8]
empty <= a_dpfifo_qov:dpfifo.empty
q[0] <= a_dpfifo_qov:dpfifo.q[0]
q[1] <= a_dpfifo_qov:dpfifo.q[1]
q[2] <= a_dpfifo_qov:dpfifo.q[2]
q[3] <= a_dpfifo_qov:dpfifo.q[3]
q[4] <= a_dpfifo_qov:dpfifo.q[4]
q[5] <= a_dpfifo_qov:dpfifo.q[5]
q[6] <= a_dpfifo_qov:dpfifo.q[6]
q[7] <= a_dpfifo_qov:dpfifo.q[7]
q[8] <= a_dpfifo_qov:dpfifo.q[8]
rdreq => a_dpfifo_qov:dpfifo.rreq
rdreq => _.IN1
rdreq => _.IN0
sclr => a_dpfifo_qov:dpfifo.sclr
sclr => _.IN0
sclr => _.IN0
wrreq => a_dpfifo_qov:dpfifo.wreq
wrreq => _.IN0
wrreq => _.IN1


|BeamForming|CIC:proc_chain[4].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_tg71:auto_generated|a_dpfifo_qov:dpfifo
clock => altsyncram_j7h1:FIFOram.clock0
clock => altsyncram_j7h1:FIFOram.clock1
clock => cntr_t9b:rd_ptr_msb.clock
clock => cntr_aa7:usedw_counter.clock
clock => cntr_u9b:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[4].CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => wrreq_delay.CLK
data[0] => altsyncram_j7h1:FIFOram.data_a[0]
data[1] => altsyncram_j7h1:FIFOram.data_a[1]
data[2] => altsyncram_j7h1:FIFOram.data_a[2]
data[3] => altsyncram_j7h1:FIFOram.data_a[3]
data[4] => altsyncram_j7h1:FIFOram.data_a[4]
data[5] => altsyncram_j7h1:FIFOram.data_a[5]
data[6] => altsyncram_j7h1:FIFOram.data_a[6]
data[7] => altsyncram_j7h1:FIFOram.data_a[7]
data[8] => altsyncram_j7h1:FIFOram.data_a[8]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_j7h1:FIFOram.q_b[0]
q[1] <= altsyncram_j7h1:FIFOram.q_b[1]
q[2] <= altsyncram_j7h1:FIFOram.q_b[2]
q[3] <= altsyncram_j7h1:FIFOram.q_b[3]
q[4] <= altsyncram_j7h1:FIFOram.q_b[4]
q[5] <= altsyncram_j7h1:FIFOram.q_b[5]
q[6] <= altsyncram_j7h1:FIFOram.q_b[6]
q[7] <= altsyncram_j7h1:FIFOram.q_b[7]
q[8] <= altsyncram_j7h1:FIFOram.q_b[8]
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => cntr_t9b:rd_ptr_msb.sclr
sclr => cntr_aa7:usedw_counter.sclr
sclr => cntr_u9b:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
usedw[0] <= cntr_aa7:usedw_counter.q[0]
usedw[1] <= cntr_aa7:usedw_counter.q[1]
usedw[2] <= cntr_aa7:usedw_counter.q[2]
usedw[3] <= cntr_aa7:usedw_counter.q[3]
usedw[4] <= cntr_aa7:usedw_counter.q[4]
wreq => valid_wreq.IN0


|BeamForming|CIC:proc_chain[4].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_tg71:auto_generated|a_dpfifo_qov:dpfifo|altsyncram_j7h1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE


|BeamForming|CIC:proc_chain[4].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_tg71:auto_generated|a_dpfifo_qov:dpfifo|cmpr_is8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|BeamForming|CIC:proc_chain[4].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_tg71:auto_generated|a_dpfifo_qov:dpfifo|cmpr_is8:two_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|BeamForming|CIC:proc_chain[4].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_tg71:auto_generated|a_dpfifo_qov:dpfifo|cntr_t9b:rd_ptr_msb
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|BeamForming|CIC:proc_chain[4].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_tg71:auto_generated|a_dpfifo_qov:dpfifo|cntr_aa7:usedw_counter
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB


|BeamForming|CIC:proc_chain[4].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_tg71:auto_generated|a_dpfifo_qov:dpfifo|cntr_u9b:wr_ptr
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|BeamForming|CIC:proc_chain[4].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller
clk => auk_dspip_avalon_streaming_small_fifo:ready_FIFO.clock
clk => stall_reg.CLK
clk_en => ready_fifo_wrreq.IN1
clk_en => ready_fifo_rdreq.IN1
clk_en => stall_w_pipelined_2.IN1
reset_n => stall_reg.OUTPUTSELECT
reset_n => auk_dspip_avalon_streaming_small_fifo:ready_FIFO.sclr
reset_n => reset_design.DATAIN
ready => auk_dspip_avalon_streaming_small_fifo:ready_FIFO.data[0]
ready => sink_ready_ctrl_w.DATAA
sink_packet_error[0] => source_packet_error[0].DATAIN
sink_packet_error[1] => source_packet_error[1].DATAIN
sink_stall => stall_w.IN0
source_stall => stall_w.IN1
valid => source_valid_ctrl.IN1
reset_design <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
sink_ready_ctrl <= sink_ready_ctrl_w.DB_MAX_OUTPUT_PORT_TYPE
source_packet_error[0] <= sink_packet_error[0].DB_MAX_OUTPUT_PORT_TYPE
source_packet_error[1] <= sink_packet_error[1].DB_MAX_OUTPUT_PORT_TYPE
source_valid_ctrl <= source_valid_ctrl.DB_MAX_OUTPUT_PORT_TYPE
stall <= stall_reg.DB_MAX_OUTPUT_PORT_TYPE


|BeamForming|CIC:proc_chain[4].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO
clock => fifo_usedw[0].CLK
clock => fifo_usedw[1].CLK
clock => fifo_usedw[2].CLK
clock => rd_addr_ptr[0].CLK
clock => rd_addr_ptr[1].CLK
clock => rd_addr_ptr[2].CLK
clock => fifo_array[0][0].CLK
clock => fifo_array[1][0].CLK
clock => fifo_array[2][0].CLK
clock => fifo_array[3][0].CLK
clock => fifo_array[4][0].CLK
clock => fifo_array[5][0].CLK
clock => wr_addr_ptr[0].CLK
clock => wr_addr_ptr[1].CLK
clock => wr_addr_ptr[2].CLK
data[0] => fifo_array.DATAB
data[0] => fifo_array.DATAB
data[0] => fifo_array.DATAB
data[0] => fifo_array.DATAB
data[0] => fifo_array.DATAB
data[0] => fifo_array.DATAB
empty <= Equal2.DB_MAX_OUTPUT_PORT_TYPE
full <= Equal3.DB_MAX_OUTPUT_PORT_TYPE
almost_full <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
rdreq => fifo_read.IN1
rdreq => usedw_process.IN1
rdreq => usedw_process.IN1
sclr => wr_addr_ptr.OUTPUTSELECT
sclr => wr_addr_ptr.OUTPUTSELECT
sclr => wr_addr_ptr.OUTPUTSELECT
sclr => fifo_array.OUTPUTSELECT
sclr => fifo_array.OUTPUTSELECT
sclr => fifo_array.OUTPUTSELECT
sclr => fifo_array.OUTPUTSELECT
sclr => fifo_array.OUTPUTSELECT
sclr => fifo_array.OUTPUTSELECT
sclr => rd_addr_ptr.OUTPUTSELECT
sclr => rd_addr_ptr.OUTPUTSELECT
sclr => rd_addr_ptr.OUTPUTSELECT
sclr => fifo_usedw.OUTPUTSELECT
sclr => fifo_usedw.OUTPUTSELECT
sclr => fifo_usedw.OUTPUTSELECT
usedw[0] <= fifo_usedw[0].DB_MAX_OUTPUT_PORT_TYPE
usedw[1] <= fifo_usedw[1].DB_MAX_OUTPUT_PORT_TYPE
usedw[2] <= fifo_usedw[2].DB_MAX_OUTPUT_PORT_TYPE
wrreq => usedw_process.IN1
wrreq => usedw_process.IN1


|BeamForming|CIC:proc_chain[4].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one
clk => clk.IN13
reset => reset.IN13
ena => ena.IN8
rate[0] => ~NO_FANOUT~
rate[1] => ~NO_FANOUT~
rate[2] => ~NO_FANOUT~
rate[3] => ~NO_FANOUT~
rate[4] => ~NO_FANOUT~
rate[5] => ~NO_FANOUT~
din[0][0] => integrator[0].din_temp[0].IN1
din[0][1] => integrator[0].din_temp[1].IN21
dout_valid <= always2.DB_MAX_OUTPUT_PORT_TYPE
channel_out[0] <= counter_module:channel_out_int_inst.counter_out
channel_out[-1] <= counter_module:channel_out_int_inst.counter_out
dout[0][0] <= auk_dspip_differentiator:differentiate_stages[3].auk_dsp_diff.dout
dout[0][1] <= auk_dspip_differentiator:differentiate_stages[3].auk_dsp_diff.dout
dout[0][2] <= auk_dspip_differentiator:differentiate_stages[3].auk_dsp_diff.dout
dout[0][3] <= auk_dspip_differentiator:differentiate_stages[3].auk_dsp_diff.dout
dout[0][4] <= auk_dspip_differentiator:differentiate_stages[3].auk_dsp_diff.dout
dout[0][5] <= auk_dspip_differentiator:differentiate_stages[3].auk_dsp_diff.dout
dout[0][6] <= auk_dspip_differentiator:differentiate_stages[3].auk_dsp_diff.dout
dout[0][7] <= auk_dspip_differentiator:differentiate_stages[3].auk_dsp_diff.dout
din_ready <= <VCC>


|BeamForming|CIC:proc_chain[4].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[0].integration
clk => auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.clk
reset => auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.reset
ena => auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.enable
din[0] => Add0.IN22
din[1] => Add0.IN21
din[2] => Add0.IN20
din[3] => Add0.IN19
din[4] => Add0.IN18
din[5] => Add0.IN17
din[6] => Add0.IN16
din[7] => Add0.IN15
din[8] => Add0.IN14
din[9] => Add0.IN13
din[10] => Add0.IN12
din[11] => Add0.IN11
din[12] => Add0.IN10
din[13] => Add0.IN9
din[14] => Add0.IN8
din[15] => Add0.IN7
din[16] => Add0.IN6
din[17] => Add0.IN5
din[18] => Add0.IN4
din[19] => Add0.IN3
din[20] => Add0.IN2
din[21] => Add0.IN1
dout[0] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[0]
dout[1] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[1]
dout[2] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[2]
dout[3] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[3]
dout[4] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[4]
dout[5] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[5]
dout[6] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[6]
dout[7] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[7]
dout[8] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[8]
dout[9] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[9]
dout[10] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[10]
dout[11] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[11]
dout[12] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[12]
dout[13] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[13]
dout[14] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[14]
dout[15] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[15]
dout[16] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[16]
dout[17] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[17]
dout[18] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[18]
dout[19] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[19]
dout[20] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[20]
dout[21] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[21]


|BeamForming|CIC:proc_chain[4].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
clk => \register_fifo:fifo_data[0][17].CLK
clk => \register_fifo:fifo_data[0][18].CLK
clk => \register_fifo:fifo_data[0][19].CLK
clk => \register_fifo:fifo_data[0][20].CLK
clk => \register_fifo:fifo_data[0][21].CLK
reset => \register_fifo:fifo_data[0][0].ACLR
reset => \register_fifo:fifo_data[0][1].ACLR
reset => \register_fifo:fifo_data[0][2].ACLR
reset => \register_fifo:fifo_data[0][3].ACLR
reset => \register_fifo:fifo_data[0][4].ACLR
reset => \register_fifo:fifo_data[0][5].ACLR
reset => \register_fifo:fifo_data[0][6].ACLR
reset => \register_fifo:fifo_data[0][7].ACLR
reset => \register_fifo:fifo_data[0][8].ACLR
reset => \register_fifo:fifo_data[0][9].ACLR
reset => \register_fifo:fifo_data[0][10].ACLR
reset => \register_fifo:fifo_data[0][11].ACLR
reset => \register_fifo:fifo_data[0][12].ACLR
reset => \register_fifo:fifo_data[0][13].ACLR
reset => \register_fifo:fifo_data[0][14].ACLR
reset => \register_fifo:fifo_data[0][15].ACLR
reset => \register_fifo:fifo_data[0][16].ACLR
reset => \register_fifo:fifo_data[0][17].ACLR
reset => \register_fifo:fifo_data[0][18].ACLR
reset => \register_fifo:fifo_data[0][19].ACLR
reset => \register_fifo:fifo_data[0][20].ACLR
reset => \register_fifo:fifo_data[0][21].ACLR
enable => \register_fifo:fifo_data[0][21].ENA
enable => \register_fifo:fifo_data[0][20].ENA
enable => \register_fifo:fifo_data[0][19].ENA
enable => \register_fifo:fifo_data[0][18].ENA
enable => \register_fifo:fifo_data[0][17].ENA
enable => \register_fifo:fifo_data[0][16].ENA
enable => \register_fifo:fifo_data[0][15].ENA
enable => \register_fifo:fifo_data[0][14].ENA
enable => \register_fifo:fifo_data[0][13].ENA
enable => \register_fifo:fifo_data[0][12].ENA
enable => \register_fifo:fifo_data[0][11].ENA
enable => \register_fifo:fifo_data[0][10].ENA
enable => \register_fifo:fifo_data[0][9].ENA
enable => \register_fifo:fifo_data[0][8].ENA
enable => \register_fifo:fifo_data[0][7].ENA
enable => \register_fifo:fifo_data[0][6].ENA
enable => \register_fifo:fifo_data[0][5].ENA
enable => \register_fifo:fifo_data[0][4].ENA
enable => \register_fifo:fifo_data[0][3].ENA
enable => \register_fifo:fifo_data[0][2].ENA
enable => \register_fifo:fifo_data[0][1].ENA
enable => \register_fifo:fifo_data[0][0].ENA
datain[0] => \register_fifo:fifo_data[0][0].DATAIN
datain[1] => \register_fifo:fifo_data[0][1].DATAIN
datain[2] => \register_fifo:fifo_data[0][2].DATAIN
datain[3] => \register_fifo:fifo_data[0][3].DATAIN
datain[4] => \register_fifo:fifo_data[0][4].DATAIN
datain[5] => \register_fifo:fifo_data[0][5].DATAIN
datain[6] => \register_fifo:fifo_data[0][6].DATAIN
datain[7] => \register_fifo:fifo_data[0][7].DATAIN
datain[8] => \register_fifo:fifo_data[0][8].DATAIN
datain[9] => \register_fifo:fifo_data[0][9].DATAIN
datain[10] => \register_fifo:fifo_data[0][10].DATAIN
datain[11] => \register_fifo:fifo_data[0][11].DATAIN
datain[12] => \register_fifo:fifo_data[0][12].DATAIN
datain[13] => \register_fifo:fifo_data[0][13].DATAIN
datain[14] => \register_fifo:fifo_data[0][14].DATAIN
datain[15] => \register_fifo:fifo_data[0][15].DATAIN
datain[16] => \register_fifo:fifo_data[0][16].DATAIN
datain[17] => \register_fifo:fifo_data[0][17].DATAIN
datain[18] => \register_fifo:fifo_data[0][18].DATAIN
datain[19] => \register_fifo:fifo_data[0][19].DATAIN
datain[20] => \register_fifo:fifo_data[0][20].DATAIN
datain[21] => \register_fifo:fifo_data[0][21].DATAIN
dataout[0] <= \register_fifo:fifo_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[0][16].DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= \register_fifo:fifo_data[0][17].DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= \register_fifo:fifo_data[0][18].DB_MAX_OUTPUT_PORT_TYPE
dataout[19] <= \register_fifo:fifo_data[0][19].DB_MAX_OUTPUT_PORT_TYPE
dataout[20] <= \register_fifo:fifo_data[0][20].DB_MAX_OUTPUT_PORT_TYPE
dataout[21] <= \register_fifo:fifo_data[0][21].DB_MAX_OUTPUT_PORT_TYPE


|BeamForming|CIC:proc_chain[4].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[1].integration
clk => auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.clk
reset => auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.reset
ena => auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.enable
din[0] => Add0.IN22
din[1] => Add0.IN21
din[2] => Add0.IN20
din[3] => Add0.IN19
din[4] => Add0.IN18
din[5] => Add0.IN17
din[6] => Add0.IN16
din[7] => Add0.IN15
din[8] => Add0.IN14
din[9] => Add0.IN13
din[10] => Add0.IN12
din[11] => Add0.IN11
din[12] => Add0.IN10
din[13] => Add0.IN9
din[14] => Add0.IN8
din[15] => Add0.IN7
din[16] => Add0.IN6
din[17] => Add0.IN5
din[18] => Add0.IN4
din[19] => Add0.IN3
din[20] => Add0.IN2
din[21] => Add0.IN1
dout[0] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[0]
dout[1] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[1]
dout[2] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[2]
dout[3] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[3]
dout[4] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[4]
dout[5] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[5]
dout[6] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[6]
dout[7] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[7]
dout[8] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[8]
dout[9] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[9]
dout[10] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[10]
dout[11] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[11]
dout[12] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[12]
dout[13] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[13]
dout[14] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[14]
dout[15] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[15]
dout[16] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[16]
dout[17] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[17]
dout[18] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[18]
dout[19] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[19]
dout[20] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[20]
dout[21] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[21]


|BeamForming|CIC:proc_chain[4].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
clk => \register_fifo:fifo_data[0][17].CLK
clk => \register_fifo:fifo_data[0][18].CLK
clk => \register_fifo:fifo_data[0][19].CLK
clk => \register_fifo:fifo_data[0][20].CLK
clk => \register_fifo:fifo_data[0][21].CLK
reset => \register_fifo:fifo_data[0][0].ACLR
reset => \register_fifo:fifo_data[0][1].ACLR
reset => \register_fifo:fifo_data[0][2].ACLR
reset => \register_fifo:fifo_data[0][3].ACLR
reset => \register_fifo:fifo_data[0][4].ACLR
reset => \register_fifo:fifo_data[0][5].ACLR
reset => \register_fifo:fifo_data[0][6].ACLR
reset => \register_fifo:fifo_data[0][7].ACLR
reset => \register_fifo:fifo_data[0][8].ACLR
reset => \register_fifo:fifo_data[0][9].ACLR
reset => \register_fifo:fifo_data[0][10].ACLR
reset => \register_fifo:fifo_data[0][11].ACLR
reset => \register_fifo:fifo_data[0][12].ACLR
reset => \register_fifo:fifo_data[0][13].ACLR
reset => \register_fifo:fifo_data[0][14].ACLR
reset => \register_fifo:fifo_data[0][15].ACLR
reset => \register_fifo:fifo_data[0][16].ACLR
reset => \register_fifo:fifo_data[0][17].ACLR
reset => \register_fifo:fifo_data[0][18].ACLR
reset => \register_fifo:fifo_data[0][19].ACLR
reset => \register_fifo:fifo_data[0][20].ACLR
reset => \register_fifo:fifo_data[0][21].ACLR
enable => \register_fifo:fifo_data[0][21].ENA
enable => \register_fifo:fifo_data[0][20].ENA
enable => \register_fifo:fifo_data[0][19].ENA
enable => \register_fifo:fifo_data[0][18].ENA
enable => \register_fifo:fifo_data[0][17].ENA
enable => \register_fifo:fifo_data[0][16].ENA
enable => \register_fifo:fifo_data[0][15].ENA
enable => \register_fifo:fifo_data[0][14].ENA
enable => \register_fifo:fifo_data[0][13].ENA
enable => \register_fifo:fifo_data[0][12].ENA
enable => \register_fifo:fifo_data[0][11].ENA
enable => \register_fifo:fifo_data[0][10].ENA
enable => \register_fifo:fifo_data[0][9].ENA
enable => \register_fifo:fifo_data[0][8].ENA
enable => \register_fifo:fifo_data[0][7].ENA
enable => \register_fifo:fifo_data[0][6].ENA
enable => \register_fifo:fifo_data[0][5].ENA
enable => \register_fifo:fifo_data[0][4].ENA
enable => \register_fifo:fifo_data[0][3].ENA
enable => \register_fifo:fifo_data[0][2].ENA
enable => \register_fifo:fifo_data[0][1].ENA
enable => \register_fifo:fifo_data[0][0].ENA
datain[0] => \register_fifo:fifo_data[0][0].DATAIN
datain[1] => \register_fifo:fifo_data[0][1].DATAIN
datain[2] => \register_fifo:fifo_data[0][2].DATAIN
datain[3] => \register_fifo:fifo_data[0][3].DATAIN
datain[4] => \register_fifo:fifo_data[0][4].DATAIN
datain[5] => \register_fifo:fifo_data[0][5].DATAIN
datain[6] => \register_fifo:fifo_data[0][6].DATAIN
datain[7] => \register_fifo:fifo_data[0][7].DATAIN
datain[8] => \register_fifo:fifo_data[0][8].DATAIN
datain[9] => \register_fifo:fifo_data[0][9].DATAIN
datain[10] => \register_fifo:fifo_data[0][10].DATAIN
datain[11] => \register_fifo:fifo_data[0][11].DATAIN
datain[12] => \register_fifo:fifo_data[0][12].DATAIN
datain[13] => \register_fifo:fifo_data[0][13].DATAIN
datain[14] => \register_fifo:fifo_data[0][14].DATAIN
datain[15] => \register_fifo:fifo_data[0][15].DATAIN
datain[16] => \register_fifo:fifo_data[0][16].DATAIN
datain[17] => \register_fifo:fifo_data[0][17].DATAIN
datain[18] => \register_fifo:fifo_data[0][18].DATAIN
datain[19] => \register_fifo:fifo_data[0][19].DATAIN
datain[20] => \register_fifo:fifo_data[0][20].DATAIN
datain[21] => \register_fifo:fifo_data[0][21].DATAIN
dataout[0] <= \register_fifo:fifo_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[0][16].DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= \register_fifo:fifo_data[0][17].DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= \register_fifo:fifo_data[0][18].DB_MAX_OUTPUT_PORT_TYPE
dataout[19] <= \register_fifo:fifo_data[0][19].DB_MAX_OUTPUT_PORT_TYPE
dataout[20] <= \register_fifo:fifo_data[0][20].DB_MAX_OUTPUT_PORT_TYPE
dataout[21] <= \register_fifo:fifo_data[0][21].DB_MAX_OUTPUT_PORT_TYPE


|BeamForming|CIC:proc_chain[4].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[2].integration
clk => auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.clk
reset => auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.reset
ena => auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.enable
din[0] => Add0.IN22
din[1] => Add0.IN21
din[2] => Add0.IN20
din[3] => Add0.IN19
din[4] => Add0.IN18
din[5] => Add0.IN17
din[6] => Add0.IN16
din[7] => Add0.IN15
din[8] => Add0.IN14
din[9] => Add0.IN13
din[10] => Add0.IN12
din[11] => Add0.IN11
din[12] => Add0.IN10
din[13] => Add0.IN9
din[14] => Add0.IN8
din[15] => Add0.IN7
din[16] => Add0.IN6
din[17] => Add0.IN5
din[18] => Add0.IN4
din[19] => Add0.IN3
din[20] => Add0.IN2
din[21] => Add0.IN1
dout[0] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[0]
dout[1] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[1]
dout[2] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[2]
dout[3] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[3]
dout[4] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[4]
dout[5] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[5]
dout[6] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[6]
dout[7] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[7]
dout[8] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[8]
dout[9] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[9]
dout[10] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[10]
dout[11] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[11]
dout[12] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[12]
dout[13] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[13]
dout[14] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[14]
dout[15] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[15]
dout[16] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[16]
dout[17] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[17]
dout[18] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[18]
dout[19] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[19]
dout[20] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[20]
dout[21] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[21]


|BeamForming|CIC:proc_chain[4].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
clk => \register_fifo:fifo_data[0][17].CLK
clk => \register_fifo:fifo_data[0][18].CLK
clk => \register_fifo:fifo_data[0][19].CLK
clk => \register_fifo:fifo_data[0][20].CLK
clk => \register_fifo:fifo_data[0][21].CLK
reset => \register_fifo:fifo_data[0][0].ACLR
reset => \register_fifo:fifo_data[0][1].ACLR
reset => \register_fifo:fifo_data[0][2].ACLR
reset => \register_fifo:fifo_data[0][3].ACLR
reset => \register_fifo:fifo_data[0][4].ACLR
reset => \register_fifo:fifo_data[0][5].ACLR
reset => \register_fifo:fifo_data[0][6].ACLR
reset => \register_fifo:fifo_data[0][7].ACLR
reset => \register_fifo:fifo_data[0][8].ACLR
reset => \register_fifo:fifo_data[0][9].ACLR
reset => \register_fifo:fifo_data[0][10].ACLR
reset => \register_fifo:fifo_data[0][11].ACLR
reset => \register_fifo:fifo_data[0][12].ACLR
reset => \register_fifo:fifo_data[0][13].ACLR
reset => \register_fifo:fifo_data[0][14].ACLR
reset => \register_fifo:fifo_data[0][15].ACLR
reset => \register_fifo:fifo_data[0][16].ACLR
reset => \register_fifo:fifo_data[0][17].ACLR
reset => \register_fifo:fifo_data[0][18].ACLR
reset => \register_fifo:fifo_data[0][19].ACLR
reset => \register_fifo:fifo_data[0][20].ACLR
reset => \register_fifo:fifo_data[0][21].ACLR
enable => \register_fifo:fifo_data[0][21].ENA
enable => \register_fifo:fifo_data[0][20].ENA
enable => \register_fifo:fifo_data[0][19].ENA
enable => \register_fifo:fifo_data[0][18].ENA
enable => \register_fifo:fifo_data[0][17].ENA
enable => \register_fifo:fifo_data[0][16].ENA
enable => \register_fifo:fifo_data[0][15].ENA
enable => \register_fifo:fifo_data[0][14].ENA
enable => \register_fifo:fifo_data[0][13].ENA
enable => \register_fifo:fifo_data[0][12].ENA
enable => \register_fifo:fifo_data[0][11].ENA
enable => \register_fifo:fifo_data[0][10].ENA
enable => \register_fifo:fifo_data[0][9].ENA
enable => \register_fifo:fifo_data[0][8].ENA
enable => \register_fifo:fifo_data[0][7].ENA
enable => \register_fifo:fifo_data[0][6].ENA
enable => \register_fifo:fifo_data[0][5].ENA
enable => \register_fifo:fifo_data[0][4].ENA
enable => \register_fifo:fifo_data[0][3].ENA
enable => \register_fifo:fifo_data[0][2].ENA
enable => \register_fifo:fifo_data[0][1].ENA
enable => \register_fifo:fifo_data[0][0].ENA
datain[0] => \register_fifo:fifo_data[0][0].DATAIN
datain[1] => \register_fifo:fifo_data[0][1].DATAIN
datain[2] => \register_fifo:fifo_data[0][2].DATAIN
datain[3] => \register_fifo:fifo_data[0][3].DATAIN
datain[4] => \register_fifo:fifo_data[0][4].DATAIN
datain[5] => \register_fifo:fifo_data[0][5].DATAIN
datain[6] => \register_fifo:fifo_data[0][6].DATAIN
datain[7] => \register_fifo:fifo_data[0][7].DATAIN
datain[8] => \register_fifo:fifo_data[0][8].DATAIN
datain[9] => \register_fifo:fifo_data[0][9].DATAIN
datain[10] => \register_fifo:fifo_data[0][10].DATAIN
datain[11] => \register_fifo:fifo_data[0][11].DATAIN
datain[12] => \register_fifo:fifo_data[0][12].DATAIN
datain[13] => \register_fifo:fifo_data[0][13].DATAIN
datain[14] => \register_fifo:fifo_data[0][14].DATAIN
datain[15] => \register_fifo:fifo_data[0][15].DATAIN
datain[16] => \register_fifo:fifo_data[0][16].DATAIN
datain[17] => \register_fifo:fifo_data[0][17].DATAIN
datain[18] => \register_fifo:fifo_data[0][18].DATAIN
datain[19] => \register_fifo:fifo_data[0][19].DATAIN
datain[20] => \register_fifo:fifo_data[0][20].DATAIN
datain[21] => \register_fifo:fifo_data[0][21].DATAIN
dataout[0] <= \register_fifo:fifo_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[0][16].DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= \register_fifo:fifo_data[0][17].DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= \register_fifo:fifo_data[0][18].DB_MAX_OUTPUT_PORT_TYPE
dataout[19] <= \register_fifo:fifo_data[0][19].DB_MAX_OUTPUT_PORT_TYPE
dataout[20] <= \register_fifo:fifo_data[0][20].DB_MAX_OUTPUT_PORT_TYPE
dataout[21] <= \register_fifo:fifo_data[0][21].DB_MAX_OUTPUT_PORT_TYPE


|BeamForming|CIC:proc_chain[4].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[3].integration
clk => auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.clk
reset => auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.reset
ena => auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.enable
din[0] => Add0.IN22
din[1] => Add0.IN21
din[2] => Add0.IN20
din[3] => Add0.IN19
din[4] => Add0.IN18
din[5] => Add0.IN17
din[6] => Add0.IN16
din[7] => Add0.IN15
din[8] => Add0.IN14
din[9] => Add0.IN13
din[10] => Add0.IN12
din[11] => Add0.IN11
din[12] => Add0.IN10
din[13] => Add0.IN9
din[14] => Add0.IN8
din[15] => Add0.IN7
din[16] => Add0.IN6
din[17] => Add0.IN5
din[18] => Add0.IN4
din[19] => Add0.IN3
din[20] => Add0.IN2
din[21] => Add0.IN1
dout[0] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[0]
dout[1] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[1]
dout[2] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[2]
dout[3] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[3]
dout[4] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[4]
dout[5] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[5]
dout[6] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[6]
dout[7] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[7]
dout[8] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[8]
dout[9] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[9]
dout[10] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[10]
dout[11] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[11]
dout[12] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[12]
dout[13] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[13]
dout[14] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[14]
dout[15] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[15]
dout[16] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[16]
dout[17] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[17]
dout[18] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[18]
dout[19] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[19]
dout[20] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[20]
dout[21] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[21]


|BeamForming|CIC:proc_chain[4].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[3].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
clk => \register_fifo:fifo_data[0][17].CLK
clk => \register_fifo:fifo_data[0][18].CLK
clk => \register_fifo:fifo_data[0][19].CLK
clk => \register_fifo:fifo_data[0][20].CLK
clk => \register_fifo:fifo_data[0][21].CLK
reset => \register_fifo:fifo_data[0][0].ACLR
reset => \register_fifo:fifo_data[0][1].ACLR
reset => \register_fifo:fifo_data[0][2].ACLR
reset => \register_fifo:fifo_data[0][3].ACLR
reset => \register_fifo:fifo_data[0][4].ACLR
reset => \register_fifo:fifo_data[0][5].ACLR
reset => \register_fifo:fifo_data[0][6].ACLR
reset => \register_fifo:fifo_data[0][7].ACLR
reset => \register_fifo:fifo_data[0][8].ACLR
reset => \register_fifo:fifo_data[0][9].ACLR
reset => \register_fifo:fifo_data[0][10].ACLR
reset => \register_fifo:fifo_data[0][11].ACLR
reset => \register_fifo:fifo_data[0][12].ACLR
reset => \register_fifo:fifo_data[0][13].ACLR
reset => \register_fifo:fifo_data[0][14].ACLR
reset => \register_fifo:fifo_data[0][15].ACLR
reset => \register_fifo:fifo_data[0][16].ACLR
reset => \register_fifo:fifo_data[0][17].ACLR
reset => \register_fifo:fifo_data[0][18].ACLR
reset => \register_fifo:fifo_data[0][19].ACLR
reset => \register_fifo:fifo_data[0][20].ACLR
reset => \register_fifo:fifo_data[0][21].ACLR
enable => \register_fifo:fifo_data[0][21].ENA
enable => \register_fifo:fifo_data[0][20].ENA
enable => \register_fifo:fifo_data[0][19].ENA
enable => \register_fifo:fifo_data[0][18].ENA
enable => \register_fifo:fifo_data[0][17].ENA
enable => \register_fifo:fifo_data[0][16].ENA
enable => \register_fifo:fifo_data[0][15].ENA
enable => \register_fifo:fifo_data[0][14].ENA
enable => \register_fifo:fifo_data[0][13].ENA
enable => \register_fifo:fifo_data[0][12].ENA
enable => \register_fifo:fifo_data[0][11].ENA
enable => \register_fifo:fifo_data[0][10].ENA
enable => \register_fifo:fifo_data[0][9].ENA
enable => \register_fifo:fifo_data[0][8].ENA
enable => \register_fifo:fifo_data[0][7].ENA
enable => \register_fifo:fifo_data[0][6].ENA
enable => \register_fifo:fifo_data[0][5].ENA
enable => \register_fifo:fifo_data[0][4].ENA
enable => \register_fifo:fifo_data[0][3].ENA
enable => \register_fifo:fifo_data[0][2].ENA
enable => \register_fifo:fifo_data[0][1].ENA
enable => \register_fifo:fifo_data[0][0].ENA
datain[0] => \register_fifo:fifo_data[0][0].DATAIN
datain[1] => \register_fifo:fifo_data[0][1].DATAIN
datain[2] => \register_fifo:fifo_data[0][2].DATAIN
datain[3] => \register_fifo:fifo_data[0][3].DATAIN
datain[4] => \register_fifo:fifo_data[0][4].DATAIN
datain[5] => \register_fifo:fifo_data[0][5].DATAIN
datain[6] => \register_fifo:fifo_data[0][6].DATAIN
datain[7] => \register_fifo:fifo_data[0][7].DATAIN
datain[8] => \register_fifo:fifo_data[0][8].DATAIN
datain[9] => \register_fifo:fifo_data[0][9].DATAIN
datain[10] => \register_fifo:fifo_data[0][10].DATAIN
datain[11] => \register_fifo:fifo_data[0][11].DATAIN
datain[12] => \register_fifo:fifo_data[0][12].DATAIN
datain[13] => \register_fifo:fifo_data[0][13].DATAIN
datain[14] => \register_fifo:fifo_data[0][14].DATAIN
datain[15] => \register_fifo:fifo_data[0][15].DATAIN
datain[16] => \register_fifo:fifo_data[0][16].DATAIN
datain[17] => \register_fifo:fifo_data[0][17].DATAIN
datain[18] => \register_fifo:fifo_data[0][18].DATAIN
datain[19] => \register_fifo:fifo_data[0][19].DATAIN
datain[20] => \register_fifo:fifo_data[0][20].DATAIN
datain[21] => \register_fifo:fifo_data[0][21].DATAIN
dataout[0] <= \register_fifo:fifo_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[0][16].DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= \register_fifo:fifo_data[0][17].DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= \register_fifo:fifo_data[0][18].DB_MAX_OUTPUT_PORT_TYPE
dataout[19] <= \register_fifo:fifo_data[0][19].DB_MAX_OUTPUT_PORT_TYPE
dataout[20] <= \register_fifo:fifo_data[0][20].DB_MAX_OUTPUT_PORT_TYPE
dataout[21] <= \register_fifo:fifo_data[0][21].DB_MAX_OUTPUT_PORT_TYPE


|BeamForming|CIC:proc_chain[4].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_downsample:vrc_en_0.first_dsample
clk => clk.IN2
ena => ena.IN1
reset => reset.IN2
din[0] => dout[0].DATAIN
din[1] => dout[1].DATAIN
din[2] => dout[2].DATAIN
din[3] => dout[3].DATAIN
din[4] => dout[4].DATAIN
din[5] => dout[5].DATAIN
din[6] => dout[6].DATAIN
din[7] => dout[7].DATAIN
din[8] => dout[8].DATAIN
din[9] => dout[9].DATAIN
din[10] => dout[10].DATAIN
din[11] => dout[11].DATAIN
din[12] => dout[12].DATAIN
din[13] => dout[13].DATAIN
din[14] => dout[14].DATAIN
din[15] => dout[15].DATAIN
din[16] => dout[16].DATAIN
din[17] => dout[17].DATAIN
din[18] => dout[18].DATAIN
din[19] => dout[19].DATAIN
din[20] => dout[20].DATAIN
din[21] => dout[21].DATAIN
dout[0] <= din[0].DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= din[1].DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= din[2].DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= din[3].DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= din[4].DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= din[5].DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= din[6].DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= din[7].DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= din[8].DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= din[9].DB_MAX_OUTPUT_PORT_TYPE
dout[10] <= din[10].DB_MAX_OUTPUT_PORT_TYPE
dout[11] <= din[11].DB_MAX_OUTPUT_PORT_TYPE
dout[12] <= din[12].DB_MAX_OUTPUT_PORT_TYPE
dout[13] <= din[13].DB_MAX_OUTPUT_PORT_TYPE
dout[14] <= din[14].DB_MAX_OUTPUT_PORT_TYPE
dout[15] <= din[15].DB_MAX_OUTPUT_PORT_TYPE
dout[16] <= din[16].DB_MAX_OUTPUT_PORT_TYPE
dout[17] <= din[17].DB_MAX_OUTPUT_PORT_TYPE
dout[18] <= din[18].DB_MAX_OUTPUT_PORT_TYPE
dout[19] <= din[19].DB_MAX_OUTPUT_PORT_TYPE
dout[20] <= din[20].DB_MAX_OUTPUT_PORT_TYPE
dout[21] <= din[21].DB_MAX_OUTPUT_PORT_TYPE
dout_valid <= dout_valid.DB_MAX_OUTPUT_PORT_TYPE


|BeamForming|CIC:proc_chain[4].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_downsample:vrc_en_0.first_dsample|counter_module:counter_fs_inst
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => count[5].CLK
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
counter_max[0] => Equal0.IN5
counter_max[1] => Equal0.IN4
counter_max[2] => Equal0.IN3
counter_max[3] => Equal0.IN2
counter_max[4] => Equal0.IN1
counter_max[5] => Equal0.IN0
counter_out[0] <= count[0].DB_MAX_OUTPUT_PORT_TYPE
counter_out[1] <= count[1].DB_MAX_OUTPUT_PORT_TYPE
counter_out[2] <= count[2].DB_MAX_OUTPUT_PORT_TYPE
counter_out[3] <= count[3].DB_MAX_OUTPUT_PORT_TYPE
counter_out[4] <= count[4].DB_MAX_OUTPUT_PORT_TYPE
counter_out[5] <= count[5].DB_MAX_OUTPUT_PORT_TYPE


|BeamForming|CIC:proc_chain[4].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_downsample:vrc_en_0.first_dsample|counter_module:counter_ch_inst
clk => count[0].CLK
clken => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
counter_max[0] => always0.IN1
counter_out[0] <= count[0].DB_MAX_OUTPUT_PORT_TYPE


|BeamForming|CIC:proc_chain[4].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator
clk => scfifo:buffer_FIFO.clock
data[0] => scfifo:buffer_FIFO.data[0]
data[1] => scfifo:buffer_FIFO.data[1]
data[2] => scfifo:buffer_FIFO.data[2]
data[3] => scfifo:buffer_FIFO.data[3]
data[4] => scfifo:buffer_FIFO.data[4]
data[5] => scfifo:buffer_FIFO.data[5]
data[6] => scfifo:buffer_FIFO.data[6]
data[7] => scfifo:buffer_FIFO.data[7]
data[8] => scfifo:buffer_FIFO.data[8]
data[9] => scfifo:buffer_FIFO.data[9]
data[10] => scfifo:buffer_FIFO.data[10]
data[11] => scfifo:buffer_FIFO.data[11]
data[12] => scfifo:buffer_FIFO.data[12]
data[13] => scfifo:buffer_FIFO.data[13]
data[14] => scfifo:buffer_FIFO.data[14]
data[15] => scfifo:buffer_FIFO.data[15]
data[16] => scfifo:buffer_FIFO.data[16]
data[17] => scfifo:buffer_FIFO.data[17]
data[18] => scfifo:buffer_FIFO.data[18]
data[19] => scfifo:buffer_FIFO.data[19]
data[20] => scfifo:buffer_FIFO.data[20]
data[21] => scfifo:buffer_FIFO.data[21]
clr => scfifo:buffer_FIFO.sclr
wrreq => scfifo:buffer_FIFO.wrreq
rdreq => scfifo:buffer_FIFO.rdreq
q[0] <= scfifo:buffer_FIFO.q[0]
q[1] <= scfifo:buffer_FIFO.q[1]
q[2] <= scfifo:buffer_FIFO.q[2]
q[3] <= scfifo:buffer_FIFO.q[3]
q[4] <= scfifo:buffer_FIFO.q[4]
q[5] <= scfifo:buffer_FIFO.q[5]
q[6] <= scfifo:buffer_FIFO.q[6]
q[7] <= scfifo:buffer_FIFO.q[7]
q[8] <= scfifo:buffer_FIFO.q[8]
q[9] <= scfifo:buffer_FIFO.q[9]
q[10] <= scfifo:buffer_FIFO.q[10]
q[11] <= scfifo:buffer_FIFO.q[11]
q[12] <= scfifo:buffer_FIFO.q[12]
q[13] <= scfifo:buffer_FIFO.q[13]
q[14] <= scfifo:buffer_FIFO.q[14]
q[15] <= scfifo:buffer_FIFO.q[15]
q[16] <= scfifo:buffer_FIFO.q[16]
q[17] <= scfifo:buffer_FIFO.q[17]
q[18] <= scfifo:buffer_FIFO.q[18]
q[19] <= scfifo:buffer_FIFO.q[19]
q[20] <= scfifo:buffer_FIFO.q[20]
q[21] <= scfifo:buffer_FIFO.q[21]


|BeamForming|CIC:proc_chain[4].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO
data[0] => scfifo_gm51:auto_generated.data[0]
data[1] => scfifo_gm51:auto_generated.data[1]
data[2] => scfifo_gm51:auto_generated.data[2]
data[3] => scfifo_gm51:auto_generated.data[3]
data[4] => scfifo_gm51:auto_generated.data[4]
data[5] => scfifo_gm51:auto_generated.data[5]
data[6] => scfifo_gm51:auto_generated.data[6]
data[7] => scfifo_gm51:auto_generated.data[7]
data[8] => scfifo_gm51:auto_generated.data[8]
data[9] => scfifo_gm51:auto_generated.data[9]
data[10] => scfifo_gm51:auto_generated.data[10]
data[11] => scfifo_gm51:auto_generated.data[11]
data[12] => scfifo_gm51:auto_generated.data[12]
data[13] => scfifo_gm51:auto_generated.data[13]
data[14] => scfifo_gm51:auto_generated.data[14]
data[15] => scfifo_gm51:auto_generated.data[15]
data[16] => scfifo_gm51:auto_generated.data[16]
data[17] => scfifo_gm51:auto_generated.data[17]
data[18] => scfifo_gm51:auto_generated.data[18]
data[19] => scfifo_gm51:auto_generated.data[19]
data[20] => scfifo_gm51:auto_generated.data[20]
data[21] => scfifo_gm51:auto_generated.data[21]
q[0] <= scfifo_gm51:auto_generated.q[0]
q[1] <= scfifo_gm51:auto_generated.q[1]
q[2] <= scfifo_gm51:auto_generated.q[2]
q[3] <= scfifo_gm51:auto_generated.q[3]
q[4] <= scfifo_gm51:auto_generated.q[4]
q[5] <= scfifo_gm51:auto_generated.q[5]
q[6] <= scfifo_gm51:auto_generated.q[6]
q[7] <= scfifo_gm51:auto_generated.q[7]
q[8] <= scfifo_gm51:auto_generated.q[8]
q[9] <= scfifo_gm51:auto_generated.q[9]
q[10] <= scfifo_gm51:auto_generated.q[10]
q[11] <= scfifo_gm51:auto_generated.q[11]
q[12] <= scfifo_gm51:auto_generated.q[12]
q[13] <= scfifo_gm51:auto_generated.q[13]
q[14] <= scfifo_gm51:auto_generated.q[14]
q[15] <= scfifo_gm51:auto_generated.q[15]
q[16] <= scfifo_gm51:auto_generated.q[16]
q[17] <= scfifo_gm51:auto_generated.q[17]
q[18] <= scfifo_gm51:auto_generated.q[18]
q[19] <= scfifo_gm51:auto_generated.q[19]
q[20] <= scfifo_gm51:auto_generated.q[20]
q[21] <= scfifo_gm51:auto_generated.q[21]
wrreq => scfifo_gm51:auto_generated.wrreq
rdreq => scfifo_gm51:auto_generated.rdreq
clock => scfifo_gm51:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => scfifo_gm51:auto_generated.sclr
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= <GND>
full <= <GND>
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= <GND>
usedw[1] <= <GND>


|BeamForming|CIC:proc_chain[4].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_gm51:auto_generated
clock => a_dpfifo_rju:dpfifo.clock
data[0] => a_dpfifo_rju:dpfifo.data[0]
data[1] => a_dpfifo_rju:dpfifo.data[1]
data[2] => a_dpfifo_rju:dpfifo.data[2]
data[3] => a_dpfifo_rju:dpfifo.data[3]
data[4] => a_dpfifo_rju:dpfifo.data[4]
data[5] => a_dpfifo_rju:dpfifo.data[5]
data[6] => a_dpfifo_rju:dpfifo.data[6]
data[7] => a_dpfifo_rju:dpfifo.data[7]
data[8] => a_dpfifo_rju:dpfifo.data[8]
data[9] => a_dpfifo_rju:dpfifo.data[9]
data[10] => a_dpfifo_rju:dpfifo.data[10]
data[11] => a_dpfifo_rju:dpfifo.data[11]
data[12] => a_dpfifo_rju:dpfifo.data[12]
data[13] => a_dpfifo_rju:dpfifo.data[13]
data[14] => a_dpfifo_rju:dpfifo.data[14]
data[15] => a_dpfifo_rju:dpfifo.data[15]
data[16] => a_dpfifo_rju:dpfifo.data[16]
data[17] => a_dpfifo_rju:dpfifo.data[17]
data[18] => a_dpfifo_rju:dpfifo.data[18]
data[19] => a_dpfifo_rju:dpfifo.data[19]
data[20] => a_dpfifo_rju:dpfifo.data[20]
data[21] => a_dpfifo_rju:dpfifo.data[21]
q[0] <= a_dpfifo_rju:dpfifo.q[0]
q[1] <= a_dpfifo_rju:dpfifo.q[1]
q[2] <= a_dpfifo_rju:dpfifo.q[2]
q[3] <= a_dpfifo_rju:dpfifo.q[3]
q[4] <= a_dpfifo_rju:dpfifo.q[4]
q[5] <= a_dpfifo_rju:dpfifo.q[5]
q[6] <= a_dpfifo_rju:dpfifo.q[6]
q[7] <= a_dpfifo_rju:dpfifo.q[7]
q[8] <= a_dpfifo_rju:dpfifo.q[8]
q[9] <= a_dpfifo_rju:dpfifo.q[9]
q[10] <= a_dpfifo_rju:dpfifo.q[10]
q[11] <= a_dpfifo_rju:dpfifo.q[11]
q[12] <= a_dpfifo_rju:dpfifo.q[12]
q[13] <= a_dpfifo_rju:dpfifo.q[13]
q[14] <= a_dpfifo_rju:dpfifo.q[14]
q[15] <= a_dpfifo_rju:dpfifo.q[15]
q[16] <= a_dpfifo_rju:dpfifo.q[16]
q[17] <= a_dpfifo_rju:dpfifo.q[17]
q[18] <= a_dpfifo_rju:dpfifo.q[18]
q[19] <= a_dpfifo_rju:dpfifo.q[19]
q[20] <= a_dpfifo_rju:dpfifo.q[20]
q[21] <= a_dpfifo_rju:dpfifo.q[21]
rdreq => a_dpfifo_rju:dpfifo.rreq
sclr => a_dpfifo_rju:dpfifo.sclr
wrreq => a_dpfifo_rju:dpfifo.wreq


|BeamForming|CIC:proc_chain[4].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_gm51:auto_generated|a_dpfifo_rju:dpfifo
clock => altsyncram_17h1:FIFOram.clock0
clock => altsyncram_17h1:FIFOram.clock1
clock => cntr_q9b:rd_ptr_msb.clock
clock => cntr_7a7:usedw_counter.clock
clock => cntr_r9b:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => wrreq_delay.CLK
data[0] => altsyncram_17h1:FIFOram.data_a[0]
data[1] => altsyncram_17h1:FIFOram.data_a[1]
data[2] => altsyncram_17h1:FIFOram.data_a[2]
data[3] => altsyncram_17h1:FIFOram.data_a[3]
data[4] => altsyncram_17h1:FIFOram.data_a[4]
data[5] => altsyncram_17h1:FIFOram.data_a[5]
data[6] => altsyncram_17h1:FIFOram.data_a[6]
data[7] => altsyncram_17h1:FIFOram.data_a[7]
data[8] => altsyncram_17h1:FIFOram.data_a[8]
data[9] => altsyncram_17h1:FIFOram.data_a[9]
data[10] => altsyncram_17h1:FIFOram.data_a[10]
data[11] => altsyncram_17h1:FIFOram.data_a[11]
data[12] => altsyncram_17h1:FIFOram.data_a[12]
data[13] => altsyncram_17h1:FIFOram.data_a[13]
data[14] => altsyncram_17h1:FIFOram.data_a[14]
data[15] => altsyncram_17h1:FIFOram.data_a[15]
data[16] => altsyncram_17h1:FIFOram.data_a[16]
data[17] => altsyncram_17h1:FIFOram.data_a[17]
data[18] => altsyncram_17h1:FIFOram.data_a[18]
data[19] => altsyncram_17h1:FIFOram.data_a[19]
data[20] => altsyncram_17h1:FIFOram.data_a[20]
data[21] => altsyncram_17h1:FIFOram.data_a[21]
q[0] <= altsyncram_17h1:FIFOram.q_b[0]
q[1] <= altsyncram_17h1:FIFOram.q_b[1]
q[2] <= altsyncram_17h1:FIFOram.q_b[2]
q[3] <= altsyncram_17h1:FIFOram.q_b[3]
q[4] <= altsyncram_17h1:FIFOram.q_b[4]
q[5] <= altsyncram_17h1:FIFOram.q_b[5]
q[6] <= altsyncram_17h1:FIFOram.q_b[6]
q[7] <= altsyncram_17h1:FIFOram.q_b[7]
q[8] <= altsyncram_17h1:FIFOram.q_b[8]
q[9] <= altsyncram_17h1:FIFOram.q_b[9]
q[10] <= altsyncram_17h1:FIFOram.q_b[10]
q[11] <= altsyncram_17h1:FIFOram.q_b[11]
q[12] <= altsyncram_17h1:FIFOram.q_b[12]
q[13] <= altsyncram_17h1:FIFOram.q_b[13]
q[14] <= altsyncram_17h1:FIFOram.q_b[14]
q[15] <= altsyncram_17h1:FIFOram.q_b[15]
q[16] <= altsyncram_17h1:FIFOram.q_b[16]
q[17] <= altsyncram_17h1:FIFOram.q_b[17]
q[18] <= altsyncram_17h1:FIFOram.q_b[18]
q[19] <= altsyncram_17h1:FIFOram.q_b[19]
q[20] <= altsyncram_17h1:FIFOram.q_b[20]
q[21] <= altsyncram_17h1:FIFOram.q_b[21]
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => cntr_q9b:rd_ptr_msb.sclr
sclr => cntr_7a7:usedw_counter.sclr
sclr => cntr_r9b:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
wreq => valid_wreq.IN0


|BeamForming|CIC:proc_chain[4].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_gm51:auto_generated|a_dpfifo_rju:dpfifo|altsyncram_17h1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
clocken1 => ram_block1a9.ENA1
clocken1 => ram_block1a10.ENA1
clocken1 => ram_block1a11.ENA1
clocken1 => ram_block1a12.ENA1
clocken1 => ram_block1a13.ENA1
clocken1 => ram_block1a14.ENA1
clocken1 => ram_block1a15.ENA1
clocken1 => ram_block1a16.ENA1
clocken1 => ram_block1a17.ENA1
clocken1 => ram_block1a18.ENA1
clocken1 => ram_block1a19.ENA1
clocken1 => ram_block1a20.ENA1
clocken1 => ram_block1a21.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE


|BeamForming|CIC:proc_chain[4].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_gm51:auto_generated|a_dpfifo_rju:dpfifo|cmpr_fs8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => aneb_result_wire[0].IN0
dataa[1] => aneb_result_wire[0].IN0
datab[0] => aneb_result_wire[0].IN1
datab[1] => aneb_result_wire[0].IN1


|BeamForming|CIC:proc_chain[4].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_gm51:auto_generated|a_dpfifo_rju:dpfifo|cmpr_fs8:two_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => aneb_result_wire[0].IN0
dataa[1] => aneb_result_wire[0].IN0
datab[0] => aneb_result_wire[0].IN1
datab[1] => aneb_result_wire[0].IN1


|BeamForming|CIC:proc_chain[4].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_gm51:auto_generated|a_dpfifo_rju:dpfifo|cntr_q9b:rd_ptr_msb
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|BeamForming|CIC:proc_chain[4].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_gm51:auto_generated|a_dpfifo_rju:dpfifo|cntr_7a7:usedw_counter
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB


|BeamForming|CIC:proc_chain[4].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_gm51:auto_generated|a_dpfifo_rju:dpfifo|cntr_r9b:wr_ptr
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|BeamForming|CIC:proc_chain[4].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:latency_cnt_inst
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
counter_max[0] => Equal0.IN3
counter_max[1] => Equal0.IN2
counter_max[2] => Equal0.IN1
counter_max[3] => Equal0.IN0
counter_out[0] <= count[0].DB_MAX_OUTPUT_PORT_TYPE
counter_out[1] <= count[1].DB_MAX_OUTPUT_PORT_TYPE
counter_out[2] <= count[2].DB_MAX_OUTPUT_PORT_TYPE
counter_out[3] <= count[3].DB_MAX_OUTPUT_PORT_TYPE


|BeamForming|CIC:proc_chain[4].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:channel_out_int_inst
clk => count[0].CLK
clk => count[-1].CLK
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
counter_max[0] => Equal0.IN1
counter_max[-1] => Equal0.IN0
counter_out[0] <= count[0].DB_MAX_OUTPUT_PORT_TYPE
counter_out[-1] <= count[-1].DB_MAX_OUTPUT_PORT_TYPE


|BeamForming|CIC:proc_chain[4].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:rate_cnt_inst
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => count[5].CLK
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
counter_max[0] => Equal0.IN5
counter_max[1] => Equal0.IN4
counter_max[2] => Equal0.IN3
counter_max[3] => Equal0.IN2
counter_max[4] => Equal0.IN1
counter_max[5] => Equal0.IN0
counter_out[0] <= count[0].DB_MAX_OUTPUT_PORT_TYPE
counter_out[1] <= count[1].DB_MAX_OUTPUT_PORT_TYPE
counter_out[2] <= count[2].DB_MAX_OUTPUT_PORT_TYPE
counter_out[3] <= count[3].DB_MAX_OUTPUT_PORT_TYPE
counter_out[4] <= count[4].DB_MAX_OUTPUT_PORT_TYPE
counter_out[5] <= count[5].DB_MAX_OUTPUT_PORT_TYPE


|BeamForming|CIC:proc_chain[4].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[0].auk_dsp_diff
clk => auk_dspip_delay:glogic:u0.clk
clk => dout_valid~reg0.CLK
clk => dout[0]~reg0.CLK
clk => dout[1]~reg0.CLK
clk => dout[2]~reg0.CLK
clk => dout[3]~reg0.CLK
clk => dout[4]~reg0.CLK
clk => dout[5]~reg0.CLK
clk => dout[6]~reg0.CLK
clk => dout[7]~reg0.CLK
clk => dout[8]~reg0.CLK
clk => dout[9]~reg0.CLK
clk => dout[10]~reg0.CLK
clk => dout[11]~reg0.CLK
clk => dout[12]~reg0.CLK
clk => dout[13]~reg0.CLK
clk => dout[14]~reg0.CLK
clk => dout[15]~reg0.CLK
clk => dout[16]~reg0.CLK
clk => dout[17]~reg0.CLK
clk => dout[18]~reg0.CLK
clk => dout[19]~reg0.CLK
clk => dout[20]~reg0.CLK
clk => dout[21]~reg0.CLK
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout_valid.OUTPUTSELECT
reset => auk_dspip_delay:glogic:u0.reset
ena => ena_and_valid.IN0
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout_valid.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout_valid.DATAB
din_valid => ena_and_valid.IN1
din[0] => Add0.IN44
din[0] => auk_dspip_delay:glogic:u0.datain[0]
din[1] => Add0.IN43
din[1] => auk_dspip_delay:glogic:u0.datain[1]
din[2] => Add0.IN42
din[2] => auk_dspip_delay:glogic:u0.datain[2]
din[3] => Add0.IN41
din[3] => auk_dspip_delay:glogic:u0.datain[3]
din[4] => Add0.IN40
din[4] => auk_dspip_delay:glogic:u0.datain[4]
din[5] => Add0.IN39
din[5] => auk_dspip_delay:glogic:u0.datain[5]
din[6] => Add0.IN38
din[6] => auk_dspip_delay:glogic:u0.datain[6]
din[7] => Add0.IN37
din[7] => auk_dspip_delay:glogic:u0.datain[7]
din[8] => Add0.IN36
din[8] => auk_dspip_delay:glogic:u0.datain[8]
din[9] => Add0.IN35
din[9] => auk_dspip_delay:glogic:u0.datain[9]
din[10] => Add0.IN34
din[10] => auk_dspip_delay:glogic:u0.datain[10]
din[11] => Add0.IN33
din[11] => auk_dspip_delay:glogic:u0.datain[11]
din[12] => Add0.IN32
din[12] => auk_dspip_delay:glogic:u0.datain[12]
din[13] => Add0.IN31
din[13] => auk_dspip_delay:glogic:u0.datain[13]
din[14] => Add0.IN30
din[14] => auk_dspip_delay:glogic:u0.datain[14]
din[15] => Add0.IN29
din[15] => auk_dspip_delay:glogic:u0.datain[15]
din[16] => Add0.IN28
din[16] => auk_dspip_delay:glogic:u0.datain[16]
din[17] => Add0.IN27
din[17] => auk_dspip_delay:glogic:u0.datain[17]
din[18] => Add0.IN26
din[18] => auk_dspip_delay:glogic:u0.datain[18]
din[19] => Add0.IN25
din[19] => auk_dspip_delay:glogic:u0.datain[19]
din[20] => Add0.IN24
din[20] => auk_dspip_delay:glogic:u0.datain[20]
din[21] => Add0.IN23
din[21] => auk_dspip_delay:glogic:u0.datain[21]
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= dout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= dout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[10] <= dout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[11] <= dout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[12] <= dout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[13] <= dout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[14] <= dout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[15] <= dout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[16] <= dout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[17] <= dout[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[18] <= dout[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[19] <= dout[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[20] <= dout[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[21] <= dout[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout_valid <= dout_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE


|BeamForming|CIC:proc_chain[4].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
clk => \register_fifo:fifo_data[0][17].CLK
clk => \register_fifo:fifo_data[0][18].CLK
clk => \register_fifo:fifo_data[0][19].CLK
clk => \register_fifo:fifo_data[0][20].CLK
clk => \register_fifo:fifo_data[0][21].CLK
reset => \register_fifo:fifo_data[0][0].ACLR
reset => \register_fifo:fifo_data[0][1].ACLR
reset => \register_fifo:fifo_data[0][2].ACLR
reset => \register_fifo:fifo_data[0][3].ACLR
reset => \register_fifo:fifo_data[0][4].ACLR
reset => \register_fifo:fifo_data[0][5].ACLR
reset => \register_fifo:fifo_data[0][6].ACLR
reset => \register_fifo:fifo_data[0][7].ACLR
reset => \register_fifo:fifo_data[0][8].ACLR
reset => \register_fifo:fifo_data[0][9].ACLR
reset => \register_fifo:fifo_data[0][10].ACLR
reset => \register_fifo:fifo_data[0][11].ACLR
reset => \register_fifo:fifo_data[0][12].ACLR
reset => \register_fifo:fifo_data[0][13].ACLR
reset => \register_fifo:fifo_data[0][14].ACLR
reset => \register_fifo:fifo_data[0][15].ACLR
reset => \register_fifo:fifo_data[0][16].ACLR
reset => \register_fifo:fifo_data[0][17].ACLR
reset => \register_fifo:fifo_data[0][18].ACLR
reset => \register_fifo:fifo_data[0][19].ACLR
reset => \register_fifo:fifo_data[0][20].ACLR
reset => \register_fifo:fifo_data[0][21].ACLR
enable => \register_fifo:fifo_data[0][21].ENA
enable => \register_fifo:fifo_data[0][20].ENA
enable => \register_fifo:fifo_data[0][19].ENA
enable => \register_fifo:fifo_data[0][18].ENA
enable => \register_fifo:fifo_data[0][17].ENA
enable => \register_fifo:fifo_data[0][16].ENA
enable => \register_fifo:fifo_data[0][15].ENA
enable => \register_fifo:fifo_data[0][14].ENA
enable => \register_fifo:fifo_data[0][13].ENA
enable => \register_fifo:fifo_data[0][12].ENA
enable => \register_fifo:fifo_data[0][11].ENA
enable => \register_fifo:fifo_data[0][10].ENA
enable => \register_fifo:fifo_data[0][9].ENA
enable => \register_fifo:fifo_data[0][8].ENA
enable => \register_fifo:fifo_data[0][7].ENA
enable => \register_fifo:fifo_data[0][6].ENA
enable => \register_fifo:fifo_data[0][5].ENA
enable => \register_fifo:fifo_data[0][4].ENA
enable => \register_fifo:fifo_data[0][3].ENA
enable => \register_fifo:fifo_data[0][2].ENA
enable => \register_fifo:fifo_data[0][1].ENA
enable => \register_fifo:fifo_data[0][0].ENA
datain[0] => \register_fifo:fifo_data[0][0].DATAIN
datain[1] => \register_fifo:fifo_data[0][1].DATAIN
datain[2] => \register_fifo:fifo_data[0][2].DATAIN
datain[3] => \register_fifo:fifo_data[0][3].DATAIN
datain[4] => \register_fifo:fifo_data[0][4].DATAIN
datain[5] => \register_fifo:fifo_data[0][5].DATAIN
datain[6] => \register_fifo:fifo_data[0][6].DATAIN
datain[7] => \register_fifo:fifo_data[0][7].DATAIN
datain[8] => \register_fifo:fifo_data[0][8].DATAIN
datain[9] => \register_fifo:fifo_data[0][9].DATAIN
datain[10] => \register_fifo:fifo_data[0][10].DATAIN
datain[11] => \register_fifo:fifo_data[0][11].DATAIN
datain[12] => \register_fifo:fifo_data[0][12].DATAIN
datain[13] => \register_fifo:fifo_data[0][13].DATAIN
datain[14] => \register_fifo:fifo_data[0][14].DATAIN
datain[15] => \register_fifo:fifo_data[0][15].DATAIN
datain[16] => \register_fifo:fifo_data[0][16].DATAIN
datain[17] => \register_fifo:fifo_data[0][17].DATAIN
datain[18] => \register_fifo:fifo_data[0][18].DATAIN
datain[19] => \register_fifo:fifo_data[0][19].DATAIN
datain[20] => \register_fifo:fifo_data[0][20].DATAIN
datain[21] => \register_fifo:fifo_data[0][21].DATAIN
dataout[0] <= \register_fifo:fifo_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[0][16].DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= \register_fifo:fifo_data[0][17].DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= \register_fifo:fifo_data[0][18].DB_MAX_OUTPUT_PORT_TYPE
dataout[19] <= \register_fifo:fifo_data[0][19].DB_MAX_OUTPUT_PORT_TYPE
dataout[20] <= \register_fifo:fifo_data[0][20].DB_MAX_OUTPUT_PORT_TYPE
dataout[21] <= \register_fifo:fifo_data[0][21].DB_MAX_OUTPUT_PORT_TYPE


|BeamForming|CIC:proc_chain[4].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[1].auk_dsp_diff
clk => auk_dspip_delay:glogic:u0.clk
clk => dout_valid~reg0.CLK
clk => dout[0]~reg0.CLK
clk => dout[1]~reg0.CLK
clk => dout[2]~reg0.CLK
clk => dout[3]~reg0.CLK
clk => dout[4]~reg0.CLK
clk => dout[5]~reg0.CLK
clk => dout[6]~reg0.CLK
clk => dout[7]~reg0.CLK
clk => dout[8]~reg0.CLK
clk => dout[9]~reg0.CLK
clk => dout[10]~reg0.CLK
clk => dout[11]~reg0.CLK
clk => dout[12]~reg0.CLK
clk => dout[13]~reg0.CLK
clk => dout[14]~reg0.CLK
clk => dout[15]~reg0.CLK
clk => dout[16]~reg0.CLK
clk => dout[17]~reg0.CLK
clk => dout[18]~reg0.CLK
clk => dout[19]~reg0.CLK
clk => dout[20]~reg0.CLK
clk => dout[21]~reg0.CLK
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout_valid.OUTPUTSELECT
reset => auk_dspip_delay:glogic:u0.reset
ena => ena_and_valid.IN0
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout_valid.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout_valid.DATAB
din_valid => ena_and_valid.IN1
din[0] => Add0.IN44
din[0] => auk_dspip_delay:glogic:u0.datain[0]
din[1] => Add0.IN43
din[1] => auk_dspip_delay:glogic:u0.datain[1]
din[2] => Add0.IN42
din[2] => auk_dspip_delay:glogic:u0.datain[2]
din[3] => Add0.IN41
din[3] => auk_dspip_delay:glogic:u0.datain[3]
din[4] => Add0.IN40
din[4] => auk_dspip_delay:glogic:u0.datain[4]
din[5] => Add0.IN39
din[5] => auk_dspip_delay:glogic:u0.datain[5]
din[6] => Add0.IN38
din[6] => auk_dspip_delay:glogic:u0.datain[6]
din[7] => Add0.IN37
din[7] => auk_dspip_delay:glogic:u0.datain[7]
din[8] => Add0.IN36
din[8] => auk_dspip_delay:glogic:u0.datain[8]
din[9] => Add0.IN35
din[9] => auk_dspip_delay:glogic:u0.datain[9]
din[10] => Add0.IN34
din[10] => auk_dspip_delay:glogic:u0.datain[10]
din[11] => Add0.IN33
din[11] => auk_dspip_delay:glogic:u0.datain[11]
din[12] => Add0.IN32
din[12] => auk_dspip_delay:glogic:u0.datain[12]
din[13] => Add0.IN31
din[13] => auk_dspip_delay:glogic:u0.datain[13]
din[14] => Add0.IN30
din[14] => auk_dspip_delay:glogic:u0.datain[14]
din[15] => Add0.IN29
din[15] => auk_dspip_delay:glogic:u0.datain[15]
din[16] => Add0.IN28
din[16] => auk_dspip_delay:glogic:u0.datain[16]
din[17] => Add0.IN27
din[17] => auk_dspip_delay:glogic:u0.datain[17]
din[18] => Add0.IN26
din[18] => auk_dspip_delay:glogic:u0.datain[18]
din[19] => Add0.IN25
din[19] => auk_dspip_delay:glogic:u0.datain[19]
din[20] => Add0.IN24
din[20] => auk_dspip_delay:glogic:u0.datain[20]
din[21] => Add0.IN23
din[21] => auk_dspip_delay:glogic:u0.datain[21]
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= dout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= dout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[10] <= dout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[11] <= dout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[12] <= dout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[13] <= dout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[14] <= dout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[15] <= dout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[16] <= dout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[17] <= dout[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[18] <= dout[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[19] <= dout[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[20] <= dout[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[21] <= dout[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout_valid <= dout_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE


|BeamForming|CIC:proc_chain[4].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
clk => \register_fifo:fifo_data[0][17].CLK
clk => \register_fifo:fifo_data[0][18].CLK
clk => \register_fifo:fifo_data[0][19].CLK
clk => \register_fifo:fifo_data[0][20].CLK
clk => \register_fifo:fifo_data[0][21].CLK
reset => \register_fifo:fifo_data[0][0].ACLR
reset => \register_fifo:fifo_data[0][1].ACLR
reset => \register_fifo:fifo_data[0][2].ACLR
reset => \register_fifo:fifo_data[0][3].ACLR
reset => \register_fifo:fifo_data[0][4].ACLR
reset => \register_fifo:fifo_data[0][5].ACLR
reset => \register_fifo:fifo_data[0][6].ACLR
reset => \register_fifo:fifo_data[0][7].ACLR
reset => \register_fifo:fifo_data[0][8].ACLR
reset => \register_fifo:fifo_data[0][9].ACLR
reset => \register_fifo:fifo_data[0][10].ACLR
reset => \register_fifo:fifo_data[0][11].ACLR
reset => \register_fifo:fifo_data[0][12].ACLR
reset => \register_fifo:fifo_data[0][13].ACLR
reset => \register_fifo:fifo_data[0][14].ACLR
reset => \register_fifo:fifo_data[0][15].ACLR
reset => \register_fifo:fifo_data[0][16].ACLR
reset => \register_fifo:fifo_data[0][17].ACLR
reset => \register_fifo:fifo_data[0][18].ACLR
reset => \register_fifo:fifo_data[0][19].ACLR
reset => \register_fifo:fifo_data[0][20].ACLR
reset => \register_fifo:fifo_data[0][21].ACLR
enable => \register_fifo:fifo_data[0][21].ENA
enable => \register_fifo:fifo_data[0][20].ENA
enable => \register_fifo:fifo_data[0][19].ENA
enable => \register_fifo:fifo_data[0][18].ENA
enable => \register_fifo:fifo_data[0][17].ENA
enable => \register_fifo:fifo_data[0][16].ENA
enable => \register_fifo:fifo_data[0][15].ENA
enable => \register_fifo:fifo_data[0][14].ENA
enable => \register_fifo:fifo_data[0][13].ENA
enable => \register_fifo:fifo_data[0][12].ENA
enable => \register_fifo:fifo_data[0][11].ENA
enable => \register_fifo:fifo_data[0][10].ENA
enable => \register_fifo:fifo_data[0][9].ENA
enable => \register_fifo:fifo_data[0][8].ENA
enable => \register_fifo:fifo_data[0][7].ENA
enable => \register_fifo:fifo_data[0][6].ENA
enable => \register_fifo:fifo_data[0][5].ENA
enable => \register_fifo:fifo_data[0][4].ENA
enable => \register_fifo:fifo_data[0][3].ENA
enable => \register_fifo:fifo_data[0][2].ENA
enable => \register_fifo:fifo_data[0][1].ENA
enable => \register_fifo:fifo_data[0][0].ENA
datain[0] => \register_fifo:fifo_data[0][0].DATAIN
datain[1] => \register_fifo:fifo_data[0][1].DATAIN
datain[2] => \register_fifo:fifo_data[0][2].DATAIN
datain[3] => \register_fifo:fifo_data[0][3].DATAIN
datain[4] => \register_fifo:fifo_data[0][4].DATAIN
datain[5] => \register_fifo:fifo_data[0][5].DATAIN
datain[6] => \register_fifo:fifo_data[0][6].DATAIN
datain[7] => \register_fifo:fifo_data[0][7].DATAIN
datain[8] => \register_fifo:fifo_data[0][8].DATAIN
datain[9] => \register_fifo:fifo_data[0][9].DATAIN
datain[10] => \register_fifo:fifo_data[0][10].DATAIN
datain[11] => \register_fifo:fifo_data[0][11].DATAIN
datain[12] => \register_fifo:fifo_data[0][12].DATAIN
datain[13] => \register_fifo:fifo_data[0][13].DATAIN
datain[14] => \register_fifo:fifo_data[0][14].DATAIN
datain[15] => \register_fifo:fifo_data[0][15].DATAIN
datain[16] => \register_fifo:fifo_data[0][16].DATAIN
datain[17] => \register_fifo:fifo_data[0][17].DATAIN
datain[18] => \register_fifo:fifo_data[0][18].DATAIN
datain[19] => \register_fifo:fifo_data[0][19].DATAIN
datain[20] => \register_fifo:fifo_data[0][20].DATAIN
datain[21] => \register_fifo:fifo_data[0][21].DATAIN
dataout[0] <= \register_fifo:fifo_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[0][16].DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= \register_fifo:fifo_data[0][17].DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= \register_fifo:fifo_data[0][18].DB_MAX_OUTPUT_PORT_TYPE
dataout[19] <= \register_fifo:fifo_data[0][19].DB_MAX_OUTPUT_PORT_TYPE
dataout[20] <= \register_fifo:fifo_data[0][20].DB_MAX_OUTPUT_PORT_TYPE
dataout[21] <= \register_fifo:fifo_data[0][21].DB_MAX_OUTPUT_PORT_TYPE


|BeamForming|CIC:proc_chain[4].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[2].auk_dsp_diff
clk => auk_dspip_delay:glogic:u0.clk
clk => dout_valid~reg0.CLK
clk => dout[0]~reg0.CLK
clk => dout[1]~reg0.CLK
clk => dout[2]~reg0.CLK
clk => dout[3]~reg0.CLK
clk => dout[4]~reg0.CLK
clk => dout[5]~reg0.CLK
clk => dout[6]~reg0.CLK
clk => dout[7]~reg0.CLK
clk => dout[8]~reg0.CLK
clk => dout[9]~reg0.CLK
clk => dout[10]~reg0.CLK
clk => dout[11]~reg0.CLK
clk => dout[12]~reg0.CLK
clk => dout[13]~reg0.CLK
clk => dout[14]~reg0.CLK
clk => dout[15]~reg0.CLK
clk => dout[16]~reg0.CLK
clk => dout[17]~reg0.CLK
clk => dout[18]~reg0.CLK
clk => dout[19]~reg0.CLK
clk => dout[20]~reg0.CLK
clk => dout[21]~reg0.CLK
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout_valid.OUTPUTSELECT
reset => auk_dspip_delay:glogic:u0.reset
ena => ena_and_valid.IN0
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout_valid.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout_valid.DATAB
din_valid => ena_and_valid.IN1
din[0] => Add0.IN44
din[0] => auk_dspip_delay:glogic:u0.datain[0]
din[1] => Add0.IN43
din[1] => auk_dspip_delay:glogic:u0.datain[1]
din[2] => Add0.IN42
din[2] => auk_dspip_delay:glogic:u0.datain[2]
din[3] => Add0.IN41
din[3] => auk_dspip_delay:glogic:u0.datain[3]
din[4] => Add0.IN40
din[4] => auk_dspip_delay:glogic:u0.datain[4]
din[5] => Add0.IN39
din[5] => auk_dspip_delay:glogic:u0.datain[5]
din[6] => Add0.IN38
din[6] => auk_dspip_delay:glogic:u0.datain[6]
din[7] => Add0.IN37
din[7] => auk_dspip_delay:glogic:u0.datain[7]
din[8] => Add0.IN36
din[8] => auk_dspip_delay:glogic:u0.datain[8]
din[9] => Add0.IN35
din[9] => auk_dspip_delay:glogic:u0.datain[9]
din[10] => Add0.IN34
din[10] => auk_dspip_delay:glogic:u0.datain[10]
din[11] => Add0.IN33
din[11] => auk_dspip_delay:glogic:u0.datain[11]
din[12] => Add0.IN32
din[12] => auk_dspip_delay:glogic:u0.datain[12]
din[13] => Add0.IN31
din[13] => auk_dspip_delay:glogic:u0.datain[13]
din[14] => Add0.IN30
din[14] => auk_dspip_delay:glogic:u0.datain[14]
din[15] => Add0.IN29
din[15] => auk_dspip_delay:glogic:u0.datain[15]
din[16] => Add0.IN28
din[16] => auk_dspip_delay:glogic:u0.datain[16]
din[17] => Add0.IN27
din[17] => auk_dspip_delay:glogic:u0.datain[17]
din[18] => Add0.IN26
din[18] => auk_dspip_delay:glogic:u0.datain[18]
din[19] => Add0.IN25
din[19] => auk_dspip_delay:glogic:u0.datain[19]
din[20] => Add0.IN24
din[20] => auk_dspip_delay:glogic:u0.datain[20]
din[21] => Add0.IN23
din[21] => auk_dspip_delay:glogic:u0.datain[21]
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= dout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= dout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[10] <= dout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[11] <= dout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[12] <= dout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[13] <= dout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[14] <= dout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[15] <= dout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[16] <= dout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[17] <= dout[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[18] <= dout[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[19] <= dout[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[20] <= dout[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[21] <= dout[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout_valid <= dout_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE


|BeamForming|CIC:proc_chain[4].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
clk => \register_fifo:fifo_data[0][17].CLK
clk => \register_fifo:fifo_data[0][18].CLK
clk => \register_fifo:fifo_data[0][19].CLK
clk => \register_fifo:fifo_data[0][20].CLK
clk => \register_fifo:fifo_data[0][21].CLK
reset => \register_fifo:fifo_data[0][0].ACLR
reset => \register_fifo:fifo_data[0][1].ACLR
reset => \register_fifo:fifo_data[0][2].ACLR
reset => \register_fifo:fifo_data[0][3].ACLR
reset => \register_fifo:fifo_data[0][4].ACLR
reset => \register_fifo:fifo_data[0][5].ACLR
reset => \register_fifo:fifo_data[0][6].ACLR
reset => \register_fifo:fifo_data[0][7].ACLR
reset => \register_fifo:fifo_data[0][8].ACLR
reset => \register_fifo:fifo_data[0][9].ACLR
reset => \register_fifo:fifo_data[0][10].ACLR
reset => \register_fifo:fifo_data[0][11].ACLR
reset => \register_fifo:fifo_data[0][12].ACLR
reset => \register_fifo:fifo_data[0][13].ACLR
reset => \register_fifo:fifo_data[0][14].ACLR
reset => \register_fifo:fifo_data[0][15].ACLR
reset => \register_fifo:fifo_data[0][16].ACLR
reset => \register_fifo:fifo_data[0][17].ACLR
reset => \register_fifo:fifo_data[0][18].ACLR
reset => \register_fifo:fifo_data[0][19].ACLR
reset => \register_fifo:fifo_data[0][20].ACLR
reset => \register_fifo:fifo_data[0][21].ACLR
enable => \register_fifo:fifo_data[0][21].ENA
enable => \register_fifo:fifo_data[0][20].ENA
enable => \register_fifo:fifo_data[0][19].ENA
enable => \register_fifo:fifo_data[0][18].ENA
enable => \register_fifo:fifo_data[0][17].ENA
enable => \register_fifo:fifo_data[0][16].ENA
enable => \register_fifo:fifo_data[0][15].ENA
enable => \register_fifo:fifo_data[0][14].ENA
enable => \register_fifo:fifo_data[0][13].ENA
enable => \register_fifo:fifo_data[0][12].ENA
enable => \register_fifo:fifo_data[0][11].ENA
enable => \register_fifo:fifo_data[0][10].ENA
enable => \register_fifo:fifo_data[0][9].ENA
enable => \register_fifo:fifo_data[0][8].ENA
enable => \register_fifo:fifo_data[0][7].ENA
enable => \register_fifo:fifo_data[0][6].ENA
enable => \register_fifo:fifo_data[0][5].ENA
enable => \register_fifo:fifo_data[0][4].ENA
enable => \register_fifo:fifo_data[0][3].ENA
enable => \register_fifo:fifo_data[0][2].ENA
enable => \register_fifo:fifo_data[0][1].ENA
enable => \register_fifo:fifo_data[0][0].ENA
datain[0] => \register_fifo:fifo_data[0][0].DATAIN
datain[1] => \register_fifo:fifo_data[0][1].DATAIN
datain[2] => \register_fifo:fifo_data[0][2].DATAIN
datain[3] => \register_fifo:fifo_data[0][3].DATAIN
datain[4] => \register_fifo:fifo_data[0][4].DATAIN
datain[5] => \register_fifo:fifo_data[0][5].DATAIN
datain[6] => \register_fifo:fifo_data[0][6].DATAIN
datain[7] => \register_fifo:fifo_data[0][7].DATAIN
datain[8] => \register_fifo:fifo_data[0][8].DATAIN
datain[9] => \register_fifo:fifo_data[0][9].DATAIN
datain[10] => \register_fifo:fifo_data[0][10].DATAIN
datain[11] => \register_fifo:fifo_data[0][11].DATAIN
datain[12] => \register_fifo:fifo_data[0][12].DATAIN
datain[13] => \register_fifo:fifo_data[0][13].DATAIN
datain[14] => \register_fifo:fifo_data[0][14].DATAIN
datain[15] => \register_fifo:fifo_data[0][15].DATAIN
datain[16] => \register_fifo:fifo_data[0][16].DATAIN
datain[17] => \register_fifo:fifo_data[0][17].DATAIN
datain[18] => \register_fifo:fifo_data[0][18].DATAIN
datain[19] => \register_fifo:fifo_data[0][19].DATAIN
datain[20] => \register_fifo:fifo_data[0][20].DATAIN
datain[21] => \register_fifo:fifo_data[0][21].DATAIN
dataout[0] <= \register_fifo:fifo_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[0][16].DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= \register_fifo:fifo_data[0][17].DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= \register_fifo:fifo_data[0][18].DB_MAX_OUTPUT_PORT_TYPE
dataout[19] <= \register_fifo:fifo_data[0][19].DB_MAX_OUTPUT_PORT_TYPE
dataout[20] <= \register_fifo:fifo_data[0][20].DB_MAX_OUTPUT_PORT_TYPE
dataout[21] <= \register_fifo:fifo_data[0][21].DB_MAX_OUTPUT_PORT_TYPE


|BeamForming|CIC:proc_chain[4].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[3].auk_dsp_diff
clk => auk_dspip_delay:glogic:u0.clk
clk => dout_valid~reg0.CLK
clk => dout[0]~reg0.CLK
clk => dout[1]~reg0.CLK
clk => dout[2]~reg0.CLK
clk => dout[3]~reg0.CLK
clk => dout[4]~reg0.CLK
clk => dout[5]~reg0.CLK
clk => dout[6]~reg0.CLK
clk => dout[7]~reg0.CLK
clk => dout[8]~reg0.CLK
clk => dout[9]~reg0.CLK
clk => dout[10]~reg0.CLK
clk => dout[11]~reg0.CLK
clk => dout[12]~reg0.CLK
clk => dout[13]~reg0.CLK
clk => dout[14]~reg0.CLK
clk => dout[15]~reg0.CLK
clk => dout[16]~reg0.CLK
clk => dout[17]~reg0.CLK
clk => dout[18]~reg0.CLK
clk => dout[19]~reg0.CLK
clk => dout[20]~reg0.CLK
clk => dout[21]~reg0.CLK
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout_valid.OUTPUTSELECT
reset => auk_dspip_delay:glogic:u0.reset
ena => ena_and_valid.IN0
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout_valid.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout_valid.DATAB
din_valid => ena_and_valid.IN1
din[0] => Add0.IN44
din[0] => auk_dspip_delay:glogic:u0.datain[0]
din[1] => Add0.IN43
din[1] => auk_dspip_delay:glogic:u0.datain[1]
din[2] => Add0.IN42
din[2] => auk_dspip_delay:glogic:u0.datain[2]
din[3] => Add0.IN41
din[3] => auk_dspip_delay:glogic:u0.datain[3]
din[4] => Add0.IN40
din[4] => auk_dspip_delay:glogic:u0.datain[4]
din[5] => Add0.IN39
din[5] => auk_dspip_delay:glogic:u0.datain[5]
din[6] => Add0.IN38
din[6] => auk_dspip_delay:glogic:u0.datain[6]
din[7] => Add0.IN37
din[7] => auk_dspip_delay:glogic:u0.datain[7]
din[8] => Add0.IN36
din[8] => auk_dspip_delay:glogic:u0.datain[8]
din[9] => Add0.IN35
din[9] => auk_dspip_delay:glogic:u0.datain[9]
din[10] => Add0.IN34
din[10] => auk_dspip_delay:glogic:u0.datain[10]
din[11] => Add0.IN33
din[11] => auk_dspip_delay:glogic:u0.datain[11]
din[12] => Add0.IN32
din[12] => auk_dspip_delay:glogic:u0.datain[12]
din[13] => Add0.IN31
din[13] => auk_dspip_delay:glogic:u0.datain[13]
din[14] => Add0.IN30
din[14] => auk_dspip_delay:glogic:u0.datain[14]
din[15] => Add0.IN29
din[15] => auk_dspip_delay:glogic:u0.datain[15]
din[16] => Add0.IN28
din[16] => auk_dspip_delay:glogic:u0.datain[16]
din[17] => Add0.IN27
din[17] => auk_dspip_delay:glogic:u0.datain[17]
din[18] => Add0.IN26
din[18] => auk_dspip_delay:glogic:u0.datain[18]
din[19] => Add0.IN25
din[19] => auk_dspip_delay:glogic:u0.datain[19]
din[20] => Add0.IN24
din[20] => auk_dspip_delay:glogic:u0.datain[20]
din[21] => Add0.IN23
din[21] => auk_dspip_delay:glogic:u0.datain[21]
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= dout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= dout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[10] <= dout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[11] <= dout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[12] <= dout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[13] <= dout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[14] <= dout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[15] <= dout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[16] <= dout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[17] <= dout[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[18] <= dout[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[19] <= dout[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[20] <= dout[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[21] <= dout[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout_valid <= dout_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE


|BeamForming|CIC:proc_chain[4].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[3].auk_dsp_diff|auk_dspip_delay:\glogic:u0
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
clk => \register_fifo:fifo_data[0][17].CLK
clk => \register_fifo:fifo_data[0][18].CLK
clk => \register_fifo:fifo_data[0][19].CLK
clk => \register_fifo:fifo_data[0][20].CLK
clk => \register_fifo:fifo_data[0][21].CLK
reset => \register_fifo:fifo_data[0][0].ACLR
reset => \register_fifo:fifo_data[0][1].ACLR
reset => \register_fifo:fifo_data[0][2].ACLR
reset => \register_fifo:fifo_data[0][3].ACLR
reset => \register_fifo:fifo_data[0][4].ACLR
reset => \register_fifo:fifo_data[0][5].ACLR
reset => \register_fifo:fifo_data[0][6].ACLR
reset => \register_fifo:fifo_data[0][7].ACLR
reset => \register_fifo:fifo_data[0][8].ACLR
reset => \register_fifo:fifo_data[0][9].ACLR
reset => \register_fifo:fifo_data[0][10].ACLR
reset => \register_fifo:fifo_data[0][11].ACLR
reset => \register_fifo:fifo_data[0][12].ACLR
reset => \register_fifo:fifo_data[0][13].ACLR
reset => \register_fifo:fifo_data[0][14].ACLR
reset => \register_fifo:fifo_data[0][15].ACLR
reset => \register_fifo:fifo_data[0][16].ACLR
reset => \register_fifo:fifo_data[0][17].ACLR
reset => \register_fifo:fifo_data[0][18].ACLR
reset => \register_fifo:fifo_data[0][19].ACLR
reset => \register_fifo:fifo_data[0][20].ACLR
reset => \register_fifo:fifo_data[0][21].ACLR
enable => \register_fifo:fifo_data[0][21].ENA
enable => \register_fifo:fifo_data[0][20].ENA
enable => \register_fifo:fifo_data[0][19].ENA
enable => \register_fifo:fifo_data[0][18].ENA
enable => \register_fifo:fifo_data[0][17].ENA
enable => \register_fifo:fifo_data[0][16].ENA
enable => \register_fifo:fifo_data[0][15].ENA
enable => \register_fifo:fifo_data[0][14].ENA
enable => \register_fifo:fifo_data[0][13].ENA
enable => \register_fifo:fifo_data[0][12].ENA
enable => \register_fifo:fifo_data[0][11].ENA
enable => \register_fifo:fifo_data[0][10].ENA
enable => \register_fifo:fifo_data[0][9].ENA
enable => \register_fifo:fifo_data[0][8].ENA
enable => \register_fifo:fifo_data[0][7].ENA
enable => \register_fifo:fifo_data[0][6].ENA
enable => \register_fifo:fifo_data[0][5].ENA
enable => \register_fifo:fifo_data[0][4].ENA
enable => \register_fifo:fifo_data[0][3].ENA
enable => \register_fifo:fifo_data[0][2].ENA
enable => \register_fifo:fifo_data[0][1].ENA
enable => \register_fifo:fifo_data[0][0].ENA
datain[0] => \register_fifo:fifo_data[0][0].DATAIN
datain[1] => \register_fifo:fifo_data[0][1].DATAIN
datain[2] => \register_fifo:fifo_data[0][2].DATAIN
datain[3] => \register_fifo:fifo_data[0][3].DATAIN
datain[4] => \register_fifo:fifo_data[0][4].DATAIN
datain[5] => \register_fifo:fifo_data[0][5].DATAIN
datain[6] => \register_fifo:fifo_data[0][6].DATAIN
datain[7] => \register_fifo:fifo_data[0][7].DATAIN
datain[8] => \register_fifo:fifo_data[0][8].DATAIN
datain[9] => \register_fifo:fifo_data[0][9].DATAIN
datain[10] => \register_fifo:fifo_data[0][10].DATAIN
datain[11] => \register_fifo:fifo_data[0][11].DATAIN
datain[12] => \register_fifo:fifo_data[0][12].DATAIN
datain[13] => \register_fifo:fifo_data[0][13].DATAIN
datain[14] => \register_fifo:fifo_data[0][14].DATAIN
datain[15] => \register_fifo:fifo_data[0][15].DATAIN
datain[16] => \register_fifo:fifo_data[0][16].DATAIN
datain[17] => \register_fifo:fifo_data[0][17].DATAIN
datain[18] => \register_fifo:fifo_data[0][18].DATAIN
datain[19] => \register_fifo:fifo_data[0][19].DATAIN
datain[20] => \register_fifo:fifo_data[0][20].DATAIN
datain[21] => \register_fifo:fifo_data[0][21].DATAIN
dataout[0] <= \register_fifo:fifo_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[0][16].DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= \register_fifo:fifo_data[0][17].DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= \register_fifo:fifo_data[0][18].DB_MAX_OUTPUT_PORT_TYPE
dataout[19] <= \register_fifo:fifo_data[0][19].DB_MAX_OUTPUT_PORT_TYPE
dataout[20] <= \register_fifo:fifo_data[0][20].DB_MAX_OUTPUT_PORT_TYPE
dataout[21] <= \register_fifo:fifo_data[0][21].DB_MAX_OUTPUT_PORT_TYPE


|BeamForming|LOW_PASS_FIR:proc_chain[4].fir_inst
clk => clk.IN1
reset_n => reset_n.IN1
ast_sink_data[0] => ast_sink_data[0].IN1
ast_sink_data[1] => ast_sink_data[1].IN1
ast_sink_data[2] => ast_sink_data[2].IN1
ast_sink_data[3] => ast_sink_data[3].IN1
ast_sink_data[4] => ast_sink_data[4].IN1
ast_sink_data[5] => ast_sink_data[5].IN1
ast_sink_data[6] => ast_sink_data[6].IN1
ast_sink_data[7] => ast_sink_data[7].IN1
ast_sink_valid => ast_sink_valid.IN1
ast_sink_error[0] => ast_sink_error[0].IN1
ast_sink_error[1] => ast_sink_error[1].IN1
ast_source_data[0] <= LOW_PASS_FIR_0002:low_pass_fir_inst.ast_source_data
ast_source_data[1] <= LOW_PASS_FIR_0002:low_pass_fir_inst.ast_source_data
ast_source_data[2] <= LOW_PASS_FIR_0002:low_pass_fir_inst.ast_source_data
ast_source_data[3] <= LOW_PASS_FIR_0002:low_pass_fir_inst.ast_source_data
ast_source_data[4] <= LOW_PASS_FIR_0002:low_pass_fir_inst.ast_source_data
ast_source_data[5] <= LOW_PASS_FIR_0002:low_pass_fir_inst.ast_source_data
ast_source_data[6] <= LOW_PASS_FIR_0002:low_pass_fir_inst.ast_source_data
ast_source_data[7] <= LOW_PASS_FIR_0002:low_pass_fir_inst.ast_source_data
ast_source_data[8] <= LOW_PASS_FIR_0002:low_pass_fir_inst.ast_source_data
ast_source_data[9] <= LOW_PASS_FIR_0002:low_pass_fir_inst.ast_source_data
ast_source_data[10] <= LOW_PASS_FIR_0002:low_pass_fir_inst.ast_source_data
ast_source_data[11] <= LOW_PASS_FIR_0002:low_pass_fir_inst.ast_source_data
ast_source_data[12] <= LOW_PASS_FIR_0002:low_pass_fir_inst.ast_source_data
ast_source_data[13] <= LOW_PASS_FIR_0002:low_pass_fir_inst.ast_source_data
ast_source_data[14] <= LOW_PASS_FIR_0002:low_pass_fir_inst.ast_source_data
ast_source_data[15] <= LOW_PASS_FIR_0002:low_pass_fir_inst.ast_source_data
ast_source_data[16] <= LOW_PASS_FIR_0002:low_pass_fir_inst.ast_source_data
ast_source_data[17] <= LOW_PASS_FIR_0002:low_pass_fir_inst.ast_source_data
ast_source_data[18] <= LOW_PASS_FIR_0002:low_pass_fir_inst.ast_source_data
ast_source_data[19] <= LOW_PASS_FIR_0002:low_pass_fir_inst.ast_source_data
ast_source_data[20] <= LOW_PASS_FIR_0002:low_pass_fir_inst.ast_source_data
ast_source_data[21] <= LOW_PASS_FIR_0002:low_pass_fir_inst.ast_source_data
ast_source_data[22] <= LOW_PASS_FIR_0002:low_pass_fir_inst.ast_source_data
ast_source_data[23] <= LOW_PASS_FIR_0002:low_pass_fir_inst.ast_source_data
ast_source_data[24] <= LOW_PASS_FIR_0002:low_pass_fir_inst.ast_source_data
ast_source_data[25] <= LOW_PASS_FIR_0002:low_pass_fir_inst.ast_source_data
ast_source_valid <= LOW_PASS_FIR_0002:low_pass_fir_inst.ast_source_valid
ast_source_error[0] <= LOW_PASS_FIR_0002:low_pass_fir_inst.ast_source_error
ast_source_error[1] <= LOW_PASS_FIR_0002:low_pass_fir_inst.ast_source_error


|BeamForming|LOW_PASS_FIR:proc_chain[4].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst
clk => LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst.clk
reset_n => LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst.reset_n
ast_sink_data[0] => LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst.ast_sink_data[0]
ast_sink_data[1] => LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst.ast_sink_data[1]
ast_sink_data[2] => LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst.ast_sink_data[2]
ast_sink_data[3] => LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst.ast_sink_data[3]
ast_sink_data[4] => LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst.ast_sink_data[4]
ast_sink_data[5] => LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst.ast_sink_data[5]
ast_sink_data[6] => LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst.ast_sink_data[6]
ast_sink_data[7] => LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst.ast_sink_data[7]
ast_sink_valid => LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst.ast_sink_valid
ast_sink_error[0] => LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst.ast_sink_error[0]
ast_sink_error[1] => LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst.ast_sink_error[1]
ast_source_data[0] <= LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst.ast_source_data[0]
ast_source_data[1] <= LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst.ast_source_data[1]
ast_source_data[2] <= LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst.ast_source_data[2]
ast_source_data[3] <= LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst.ast_source_data[3]
ast_source_data[4] <= LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst.ast_source_data[4]
ast_source_data[5] <= LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst.ast_source_data[5]
ast_source_data[6] <= LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst.ast_source_data[6]
ast_source_data[7] <= LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst.ast_source_data[7]
ast_source_data[8] <= LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst.ast_source_data[8]
ast_source_data[9] <= LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst.ast_source_data[9]
ast_source_data[10] <= LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst.ast_source_data[10]
ast_source_data[11] <= LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst.ast_source_data[11]
ast_source_data[12] <= LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst.ast_source_data[12]
ast_source_data[13] <= LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst.ast_source_data[13]
ast_source_data[14] <= LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst.ast_source_data[14]
ast_source_data[15] <= LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst.ast_source_data[15]
ast_source_data[16] <= LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst.ast_source_data[16]
ast_source_data[17] <= LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst.ast_source_data[17]
ast_source_data[18] <= LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst.ast_source_data[18]
ast_source_data[19] <= LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst.ast_source_data[19]
ast_source_data[20] <= LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst.ast_source_data[20]
ast_source_data[21] <= LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst.ast_source_data[21]
ast_source_data[22] <= LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst.ast_source_data[22]
ast_source_data[23] <= LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst.ast_source_data[23]
ast_source_data[24] <= LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst.ast_source_data[24]
ast_source_data[25] <= LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst.ast_source_data[25]
ast_source_valid <= LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst.ast_source_valid
ast_source_error[0] <= LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst.ast_source_error[0]
ast_source_error[1] <= LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst.ast_source_error[1]


|BeamForming|LOW_PASS_FIR:proc_chain[4].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst
clk => auk_dspip_avalon_streaming_sink_hpfir:sink.clk
clk => auk_dspip_avalon_streaming_source_hpfir:source.clk
clk => auk_dspip_avalon_streaming_controller_hpfir:intf_ctrl.clk
clk => LOW_PASS_FIR_0002_rtl_core:real_passthrough:hpfircore_core.clk
clk => auk_dspip_roundsat_hpfir:real_passthrough:gen_outp_blk:0:outp_blk.clk
reset_n => auk_dspip_avalon_streaming_sink_hpfir:sink.reset_n
reset_n => auk_dspip_avalon_streaming_source_hpfir:source.reset_n
reset_n => auk_dspip_avalon_streaming_controller_hpfir:intf_ctrl.reset_n
reset_n => auk_dspip_roundsat_hpfir:real_passthrough:gen_outp_blk:0:outp_blk.reset_n
ast_sink_ready <= auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_ready
ast_source_data[0] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[0]
ast_source_data[1] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[1]
ast_source_data[2] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[2]
ast_source_data[3] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[3]
ast_source_data[4] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[4]
ast_source_data[5] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[5]
ast_source_data[6] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[6]
ast_source_data[7] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[7]
ast_source_data[8] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[8]
ast_source_data[9] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[9]
ast_source_data[10] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[10]
ast_source_data[11] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[11]
ast_source_data[12] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[12]
ast_source_data[13] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[13]
ast_source_data[14] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[14]
ast_source_data[15] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[15]
ast_source_data[16] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[16]
ast_source_data[17] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[17]
ast_source_data[18] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[18]
ast_source_data[19] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[19]
ast_source_data[20] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[20]
ast_source_data[21] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[21]
ast_source_data[22] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[22]
ast_source_data[23] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[23]
ast_source_data[24] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[24]
ast_source_data[25] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[25]
ast_sink_data[0] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[0]
ast_sink_data[1] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[1]
ast_sink_data[2] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[2]
ast_sink_data[3] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[3]
ast_sink_data[4] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[4]
ast_sink_data[5] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[5]
ast_sink_data[6] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[6]
ast_sink_data[7] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[7]
ast_sink_valid => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_valid
ast_source_valid <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_valid
ast_source_ready => auk_dspip_avalon_streaming_source_hpfir:source.at_source_ready
ast_source_eop <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_eop
ast_source_sop <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_sop
ast_source_channel[0] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_channel[0]
ast_sink_eop => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_eop
ast_sink_sop => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_sop
ast_sink_error[0] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_error[0]
ast_sink_error[1] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_error[1]
ast_source_error[0] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_error[0]
ast_source_error[1] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_error[1]


|BeamForming|LOW_PASS_FIR:proc_chain[4].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink
clk => packet_error_s[0].CLK
clk => packet_error_s[1].CLK
clk => sink_state~1.DATAIN
reset_n => packet_error_s[0].ACLR
reset_n => packet_error_s[1].ACLR
reset_n => sink_state~3.DATAIN
data[0] <= at_sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
data[1] <= at_sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
data[2] <= at_sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
data[3] <= at_sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
data[4] <= at_sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
data[5] <= at_sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
data[6] <= at_sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
data[7] <= at_sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
data_valid[0] <= at_sink_valid.DB_MAX_OUTPUT_PORT_TYPE
sink_ready_ctrl => sink_comb_update_1.IN0
sink_ready_ctrl => sink_comb_update_1.IN0
sink_ready_ctrl => at_sink_ready.DATAIN
sink_ready_ctrl => sink_comb_update_1.IN0
sink_ready_ctrl => sink_comb_update_1.IN0
packet_error[0] <= packet_error_s[0].DB_MAX_OUTPUT_PORT_TYPE
packet_error[1] <= packet_error_s[1].DB_MAX_OUTPUT_PORT_TYPE
at_sink_ready <= sink_ready_ctrl.DB_MAX_OUTPUT_PORT_TYPE
at_sink_valid => at_sink_error_int.OUTPUTSELECT
at_sink_valid => sink_comb_update_1.IN1
at_sink_valid => sink_comb_update_1.IN1
at_sink_valid => data_valid[0].DATAIN
at_sink_valid => sink_comb_update_1.IN1
at_sink_valid => sink_comb_update_1.IN1
at_sink_data[0] => data[0].DATAIN
at_sink_data[1] => data[1].DATAIN
at_sink_data[2] => data[2].DATAIN
at_sink_data[3] => data[3].DATAIN
at_sink_data[4] => data[4].DATAIN
at_sink_data[5] => data[5].DATAIN
at_sink_data[6] => data[6].DATAIN
at_sink_data[7] => data[7].DATAIN
at_sink_sop => ~NO_FANOUT~
at_sink_eop => ~NO_FANOUT~
at_sink_error[0] => at_sink_error_int.DATAB
at_sink_error[1] => ~NO_FANOUT~


|BeamForming|LOW_PASS_FIR:proc_chain[4].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source
clk => at_source_eop_s.CLK
clk => at_source_sop_s.CLK
clk => at_source_error_s[0].CLK
clk => at_source_error_s[1].CLK
clk => data_valid.CLK
clk => data_out[0].CLK
clk => data_out[1].CLK
clk => data_out[2].CLK
clk => data_out[3].CLK
clk => data_out[4].CLK
clk => data_out[5].CLK
clk => data_out[6].CLK
clk => data_out[7].CLK
clk => data_out[8].CLK
clk => data_out[9].CLK
clk => data_out[10].CLK
clk => data_out[11].CLK
clk => data_out[12].CLK
clk => data_out[13].CLK
clk => data_out[14].CLK
clk => data_out[15].CLK
clk => data_out[16].CLK
clk => data_out[17].CLK
clk => data_out[18].CLK
clk => data_out[19].CLK
clk => data_out[20].CLK
clk => data_out[21].CLK
clk => data_out[22].CLK
clk => data_out[23].CLK
clk => data_out[24].CLK
clk => data_out[25].CLK
reset_n => at_source_eop_s.ACLR
reset_n => at_source_sop_s.ACLR
reset_n => at_source_error_s[0].ACLR
reset_n => at_source_error_s[1].ACLR
reset_n => data_valid.ACLR
reset_n => data_out[0].ACLR
reset_n => data_out[1].ACLR
reset_n => data_out[2].ACLR
reset_n => data_out[3].ACLR
reset_n => data_out[4].ACLR
reset_n => data_out[5].ACLR
reset_n => data_out[6].ACLR
reset_n => data_out[7].ACLR
reset_n => data_out[8].ACLR
reset_n => data_out[9].ACLR
reset_n => data_out[10].ACLR
reset_n => data_out[11].ACLR
reset_n => data_out[12].ACLR
reset_n => data_out[13].ACLR
reset_n => data_out[14].ACLR
reset_n => data_out[15].ACLR
reset_n => data_out[16].ACLR
reset_n => data_out[17].ACLR
reset_n => data_out[18].ACLR
reset_n => data_out[19].ACLR
reset_n => data_out[20].ACLR
reset_n => data_out[21].ACLR
reset_n => data_out[22].ACLR
reset_n => data_out[23].ACLR
reset_n => data_out[24].ACLR
reset_n => data_out[25].ACLR
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_in[18] => data_out[18].DATAIN
data_in[19] => data_out[19].DATAIN
data_in[20] => data_out[20].DATAIN
data_in[21] => data_out[21].DATAIN
data_in[22] => data_out[22].DATAIN
data_in[23] => data_out[23].DATAIN
data_in[24] => data_out[24].DATAIN
data_in[25] => data_out[25].DATAIN
data_count[0] => ~NO_FANOUT~
source_valid_ctrl => data_valid.DATAIN
source_stall <= <GND>
packet_error[0] => at_source_error_s[0].DATAIN
packet_error[1] => ~NO_FANOUT~
at_source_ready => ~NO_FANOUT~
at_source_valid <= data_valid.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[0] <= data_out[0].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[1] <= data_out[1].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[2] <= data_out[2].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[3] <= data_out[3].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[4] <= data_out[4].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[5] <= data_out[5].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[6] <= data_out[6].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[7] <= data_out[7].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[8] <= data_out[8].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[9] <= data_out[9].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[10] <= data_out[10].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[11] <= data_out[11].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[12] <= data_out[12].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[13] <= data_out[13].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[14] <= data_out[14].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[15] <= data_out[15].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[16] <= data_out[16].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[17] <= data_out[17].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[18] <= data_out[18].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[19] <= data_out[19].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[20] <= data_out[20].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[21] <= data_out[21].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[22] <= data_out[22].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[23] <= data_out[23].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[24] <= data_out[24].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[25] <= data_out[25].DB_MAX_OUTPUT_PORT_TYPE
at_source_channel[0] <= <GND>
at_source_error[0] <= at_source_error_s[0].DB_MAX_OUTPUT_PORT_TYPE
at_source_error[1] <= at_source_error_s[1].DB_MAX_OUTPUT_PORT_TYPE
at_source_sop <= at_source_sop_s.DB_MAX_OUTPUT_PORT_TYPE
at_source_eop <= at_source_eop_s.DB_MAX_OUTPUT_PORT_TYPE


|BeamForming|LOW_PASS_FIR:proc_chain[4].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|auk_dspip_avalon_streaming_controller_hpfir:intf_ctrl
clk => ~NO_FANOUT~
reset_n => reset_design.DATAIN
sink_packet_error[0] => source_packet_error[0].DATAIN
sink_packet_error[1] => source_packet_error[1].DATAIN
source_stall => stall.DATAIN
source_stall => sink_ready_ctrl.DATAIN
valid => source_valid_ctrl.DATAIN
reset_design <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
sink_ready_ctrl <= source_stall.DB_MAX_OUTPUT_PORT_TYPE
source_packet_error[0] <= sink_packet_error[0].DB_MAX_OUTPUT_PORT_TYPE
source_packet_error[1] <= sink_packet_error[1].DB_MAX_OUTPUT_PORT_TYPE
source_valid_ctrl <= valid.DB_MAX_OUTPUT_PORT_TYPE
stall <= source_stall.DB_MAX_OUTPUT_PORT_TYPE


|BeamForming|LOW_PASS_FIR:proc_chain[4].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core
xIn_v[0] => Mux0.IN9
xIn_v[0] => Mux1.IN9
xIn_v[0] => dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13.xin[0]
xIn_c[0] => ~NO_FANOUT~
xIn_c[1] => ~NO_FANOUT~
xIn_c[2] => ~NO_FANOUT~
xIn_c[3] => ~NO_FANOUT~
xIn_c[4] => ~NO_FANOUT~
xIn_c[5] => ~NO_FANOUT~
xIn_c[6] => ~NO_FANOUT~
xIn_c[7] => ~NO_FANOUT~
xIn_0[0] => dspba_delay:d_xIn_0_13.xin[0]
xIn_0[1] => dspba_delay:d_xIn_0_13.xin[1]
xIn_0[2] => dspba_delay:d_xIn_0_13.xin[2]
xIn_0[3] => dspba_delay:d_xIn_0_13.xin[3]
xIn_0[4] => dspba_delay:d_xIn_0_13.xin[4]
xIn_0[5] => dspba_delay:d_xIn_0_13.xin[5]
xIn_0[6] => dspba_delay:d_xIn_0_13.xin[6]
xIn_0[7] => dspba_delay:d_xIn_0_13.xin[7]
xOut_v[0] <= u0_m0_wo0_oseq_gated_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
xOut_c[0] <= <GND>
xOut_c[1] <= <GND>
xOut_c[2] <= <GND>
xOut_c[3] <= <GND>
xOut_c[4] <= <GND>
xOut_c[5] <= <GND>
xOut_c[6] <= <GND>
xOut_c[7] <= <GND>
xOut_0[0] <= u0_m0_wo0_accum_o[0].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[1] <= u0_m0_wo0_accum_o[1].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[2] <= u0_m0_wo0_accum_o[2].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[3] <= u0_m0_wo0_accum_o[3].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[4] <= u0_m0_wo0_accum_o[4].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[5] <= u0_m0_wo0_accum_o[5].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[6] <= u0_m0_wo0_accum_o[6].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[7] <= u0_m0_wo0_accum_o[7].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[8] <= u0_m0_wo0_accum_o[8].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[9] <= u0_m0_wo0_accum_o[9].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[10] <= u0_m0_wo0_accum_o[10].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[11] <= u0_m0_wo0_accum_o[11].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[12] <= u0_m0_wo0_accum_o[12].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[13] <= u0_m0_wo0_accum_o[13].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[14] <= u0_m0_wo0_accum_o[14].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[15] <= u0_m0_wo0_accum_o[15].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[16] <= u0_m0_wo0_accum_o[16].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[17] <= u0_m0_wo0_accum_o[17].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[18] <= u0_m0_wo0_accum_o[18].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[19] <= u0_m0_wo0_accum_o[19].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[20] <= u0_m0_wo0_accum_o[20].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[21] <= u0_m0_wo0_accum_o[21].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[22] <= u0_m0_wo0_accum_o[22].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[23] <= u0_m0_wo0_accum_o[23].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[24] <= u0_m0_wo0_accum_o[24].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[25] <= u0_m0_wo0_accum_o[25].DB_MAX_OUTPUT_PORT_TYPE
clk => dspba_delay:u0_m0_wo0_memread.clk
clk => u0_m0_wo0_oseq_gated_reg_q[0].CLK
clk => u0_m0_wo0_oseq_eq.CLK
clk => u0_m0_wo0_oseq_q[0].CLK
clk => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[0].CLK
clk => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[1].CLK
clk => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[2].CLK
clk => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[3].CLK
clk => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[4].CLK
clk => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[5].CLK
clk => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[6].CLK
clk => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[7].CLK
clk => u0_m0_wo0_accum_o[0].CLK
clk => u0_m0_wo0_accum_o[1].CLK
clk => u0_m0_wo0_accum_o[2].CLK
clk => u0_m0_wo0_accum_o[3].CLK
clk => u0_m0_wo0_accum_o[4].CLK
clk => u0_m0_wo0_accum_o[5].CLK
clk => u0_m0_wo0_accum_o[6].CLK
clk => u0_m0_wo0_accum_o[7].CLK
clk => u0_m0_wo0_accum_o[8].CLK
clk => u0_m0_wo0_accum_o[9].CLK
clk => u0_m0_wo0_accum_o[10].CLK
clk => u0_m0_wo0_accum_o[11].CLK
clk => u0_m0_wo0_accum_o[12].CLK
clk => u0_m0_wo0_accum_o[13].CLK
clk => u0_m0_wo0_accum_o[14].CLK
clk => u0_m0_wo0_accum_o[15].CLK
clk => u0_m0_wo0_accum_o[16].CLK
clk => u0_m0_wo0_accum_o[17].CLK
clk => u0_m0_wo0_accum_o[18].CLK
clk => u0_m0_wo0_accum_o[19].CLK
clk => u0_m0_wo0_accum_o[20].CLK
clk => u0_m0_wo0_accum_o[21].CLK
clk => u0_m0_wo0_accum_o[22].CLK
clk => u0_m0_wo0_accum_o[23].CLK
clk => u0_m0_wo0_accum_o[24].CLK
clk => u0_m0_wo0_accum_o[25].CLK
clk => u0_m0_wo0_cm0_q[0].CLK
clk => u0_m0_wo0_cm0_q[1].CLK
clk => u0_m0_wo0_cm0_q[2].CLK
clk => u0_m0_wo0_cm0_q[3].CLK
clk => u0_m0_wo0_cm0_q[4].CLK
clk => u0_m0_wo0_cm0_q[5].CLK
clk => u0_m0_wo0_cm0_q[6].CLK
clk => u0_m0_wo0_cm0_q[7].CLK
clk => u0_m0_wo0_cm0_q[8].CLK
clk => u0_m0_wo0_cm0_q[9].CLK
clk => u0_m0_wo0_cm0_q[10].CLK
clk => u0_m0_wo0_cm0_q[11].CLK
clk => u0_m0_wo0_ca0_eq.CLK
clk => u0_m0_wo0_ca0_i[0].CLK
clk => u0_m0_wo0_ca0_i[1].CLK
clk => u0_m0_wo0_ca0_i[2].CLK
clk => u0_m0_wo0_ca0_i[3].CLK
clk => u0_m0_wo0_ca0_i[4].CLK
clk => u0_m0_wo0_ca0_i[5].CLK
clk => u0_m0_wo0_wi0_r0_wa0_i[0].CLK
clk => u0_m0_wo0_wi0_r0_wa0_i[1].CLK
clk => u0_m0_wo0_wi0_r0_wa0_i[2].CLK
clk => u0_m0_wo0_wi0_r0_wa0_i[3].CLK
clk => u0_m0_wo0_wi0_r0_wa0_i[4].CLK
clk => u0_m0_wo0_wi0_r0_wa0_i[5].CLK
clk => u0_m0_wo0_wi0_r0_ra0_add_0_0_o[0].CLK
clk => u0_m0_wo0_wi0_r0_ra0_add_0_0_o[1].CLK
clk => u0_m0_wo0_wi0_r0_ra0_add_0_0_o[2].CLK
clk => u0_m0_wo0_wi0_r0_ra0_add_0_0_o[3].CLK
clk => u0_m0_wo0_wi0_r0_ra0_add_0_0_o[4].CLK
clk => u0_m0_wo0_wi0_r0_ra0_add_0_0_o[5].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count0_i[0].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count0_i[1].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count0_i[2].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count0_i[3].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count0_i[4].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count0_i[5].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[0].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[1].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[2].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[3].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[4].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[5].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[6].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[0].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[1].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[2].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[3].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[4].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[5].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[6].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_eq.CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_i[0].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_i[1].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_i[2].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_i[3].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_i[4].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_i[5].CLK
clk => u0_m0_wo0_aseq_eq.CLK
clk => u0_m0_wo0_aseq_q[0].CLK
clk => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[0].CLK
clk => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[1].CLK
clk => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[2].CLK
clk => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[3].CLK
clk => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[4].CLK
clk => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[5].CLK
clk => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[6].CLK
clk => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[7].CLK
clk => u0_m0_wo0_run_count[0].CLK
clk => u0_m0_wo0_run_count[1].CLK
clk => u0_m0_wo0_run_enableQ[0].CLK
clk => u0_m0_wo0_run_q[0].CLK
clk => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[0].CLK
clk => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[1].CLK
clk => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[2].CLK
clk => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[3].CLK
clk => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[4].CLK
clk => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[5].CLK
clk => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[6].CLK
clk => dspba_delay:u0_m0_wo0_compute.clk
clk => dspba_delay:d_u0_m0_wo0_compute_q_14.clk
clk => dspba_delay:d_u0_m0_wo0_compute_q_15.clk
clk => dspba_delay:d_xIn_0_13.clk
clk => dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13.clk
clk => altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem.clock0
clk => LPM_MULT:u0_m0_wo0_mtree_mult1_0_component.CLOCK
areset => dspba_delay:u0_m0_wo0_memread.aclr
areset => u0_m0_wo0_oseq_gated_reg_q[0].ACLR
areset => u0_m0_wo0_oseq_eq.ACLR
areset => u0_m0_wo0_oseq_q[0].ACLR
areset => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[0].ACLR
areset => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[1].ACLR
areset => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[2].PRESET
areset => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[3].ACLR
areset => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[4].ACLR
areset => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[5].PRESET
areset => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[6].ACLR
areset => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[7].ACLR
areset => u0_m0_wo0_accum_o[0].ACLR
areset => u0_m0_wo0_accum_o[1].ACLR
areset => u0_m0_wo0_accum_o[2].ACLR
areset => u0_m0_wo0_accum_o[3].ACLR
areset => u0_m0_wo0_accum_o[4].ACLR
areset => u0_m0_wo0_accum_o[5].ACLR
areset => u0_m0_wo0_accum_o[6].ACLR
areset => u0_m0_wo0_accum_o[7].ACLR
areset => u0_m0_wo0_accum_o[8].ACLR
areset => u0_m0_wo0_accum_o[9].ACLR
areset => u0_m0_wo0_accum_o[10].ACLR
areset => u0_m0_wo0_accum_o[11].ACLR
areset => u0_m0_wo0_accum_o[12].ACLR
areset => u0_m0_wo0_accum_o[13].ACLR
areset => u0_m0_wo0_accum_o[14].ACLR
areset => u0_m0_wo0_accum_o[15].ACLR
areset => u0_m0_wo0_accum_o[16].ACLR
areset => u0_m0_wo0_accum_o[17].ACLR
areset => u0_m0_wo0_accum_o[18].ACLR
areset => u0_m0_wo0_accum_o[19].ACLR
areset => u0_m0_wo0_accum_o[20].ACLR
areset => u0_m0_wo0_accum_o[21].ACLR
areset => u0_m0_wo0_accum_o[22].ACLR
areset => u0_m0_wo0_accum_o[23].ACLR
areset => u0_m0_wo0_accum_o[24].ACLR
areset => u0_m0_wo0_accum_o[25].ACLR
areset => u0_m0_wo0_cm0_q[0].ACLR
areset => u0_m0_wo0_cm0_q[1].ACLR
areset => u0_m0_wo0_cm0_q[2].ACLR
areset => u0_m0_wo0_cm0_q[3].ACLR
areset => u0_m0_wo0_cm0_q[4].PRESET
areset => u0_m0_wo0_cm0_q[5].ACLR
areset => u0_m0_wo0_cm0_q[6].ACLR
areset => u0_m0_wo0_cm0_q[7].PRESET
areset => u0_m0_wo0_cm0_q[8].ACLR
areset => u0_m0_wo0_cm0_q[9].ACLR
areset => u0_m0_wo0_cm0_q[10].ACLR
areset => u0_m0_wo0_cm0_q[11].ACLR
areset => u0_m0_wo0_ca0_eq.ACLR
areset => u0_m0_wo0_ca0_i[0].ACLR
areset => u0_m0_wo0_ca0_i[1].ACLR
areset => u0_m0_wo0_ca0_i[2].ACLR
areset => u0_m0_wo0_ca0_i[3].ACLR
areset => u0_m0_wo0_ca0_i[4].ACLR
areset => u0_m0_wo0_ca0_i[5].ACLR
areset => u0_m0_wo0_wi0_r0_wa0_i[0].PRESET
areset => u0_m0_wo0_wi0_r0_wa0_i[1].ACLR
areset => u0_m0_wo0_wi0_r0_wa0_i[2].ACLR
areset => u0_m0_wo0_wi0_r0_wa0_i[3].PRESET
areset => u0_m0_wo0_wi0_r0_wa0_i[4].ACLR
areset => u0_m0_wo0_wi0_r0_wa0_i[5].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_add_0_0_o[0].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_add_0_0_o[1].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_add_0_0_o[2].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_add_0_0_o[3].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_add_0_0_o[4].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_add_0_0_o[5].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count0_i[0].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count0_i[1].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count0_i[2].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count0_i[3].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count0_i[4].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count0_i[5].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[0].PRESET
areset => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[1].PRESET
areset => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[2].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[3].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[4].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[5].PRESET
areset => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[6].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[0].PRESET
areset => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[1].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[2].PRESET
areset => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[3].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[4].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[5].PRESET
areset => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[6].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count1_eq.ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count1_i[0].PRESET
areset => u0_m0_wo0_wi0_r0_ra0_count1_i[1].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count1_i[2].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count1_i[3].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count1_i[4].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count1_i[5].ACLR
areset => u0_m0_wo0_aseq_eq.ACLR
areset => u0_m0_wo0_aseq_q[0].ACLR
areset => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[0].ACLR
areset => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[1].ACLR
areset => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[2].ACLR
areset => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[3].ACLR
areset => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[4].ACLR
areset => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[5].ACLR
areset => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[6].ACLR
areset => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[7].ACLR
areset => u0_m0_wo0_run_count[0].ACLR
areset => u0_m0_wo0_run_count[1].ACLR
areset => u0_m0_wo0_run_enableQ[0].ACLR
areset => u0_m0_wo0_run_q[0].ACLR
areset => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[0].PRESET
areset => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[1].PRESET
areset => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[2].ACLR
areset => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[3].ACLR
areset => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[4].ACLR
areset => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[5].PRESET
areset => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[6].ACLR
areset => dspba_delay:u0_m0_wo0_compute.aclr
areset => dspba_delay:d_u0_m0_wo0_compute_q_14.aclr
areset => dspba_delay:d_u0_m0_wo0_compute_q_15.aclr
areset => dspba_delay:d_xIn_0_13.aclr
areset => dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13.aclr
areset => LPM_MULT:u0_m0_wo0_mtree_mult1_0_component.ACLR


|BeamForming|LOW_PASS_FIR:proc_chain[4].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_memread
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|BeamForming|LOW_PASS_FIR:proc_chain[4].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_compute
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|BeamForming|LOW_PASS_FIR:proc_chain[4].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_14
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|BeamForming|LOW_PASS_FIR:proc_chain[4].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_15
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|BeamForming|LOW_PASS_FIR:proc_chain[4].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_13
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[1][1].CLK
clk => delay_signals[1][2].CLK
clk => delay_signals[1][3].CLK
clk => delay_signals[1][4].CLK
clk => delay_signals[1][5].CLK
clk => delay_signals[1][6].CLK
clk => delay_signals[1][7].CLK
clk => delay_signals[2][0].CLK
clk => delay_signals[2][1].CLK
clk => delay_signals[2][2].CLK
clk => delay_signals[2][3].CLK
clk => delay_signals[2][4].CLK
clk => delay_signals[2][5].CLK
clk => delay_signals[2][6].CLK
clk => delay_signals[2][7].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[1][1].ACLR
aclr => delay_signals[1][2].ACLR
aclr => delay_signals[1][3].ACLR
aclr => delay_signals[1][4].ACLR
aclr => delay_signals[1][5].ACLR
aclr => delay_signals[1][6].ACLR
aclr => delay_signals[1][7].ACLR
aclr => delay_signals[2][0].ACLR
aclr => delay_signals[2][1].ACLR
aclr => delay_signals[2][2].ACLR
aclr => delay_signals[2][3].ACLR
aclr => delay_signals[2][4].ACLR
aclr => delay_signals[2][5].ACLR
aclr => delay_signals[2][6].ACLR
aclr => delay_signals[2][7].ACLR
ena => delay_signals[2][7].ENA
ena => delay_signals[2][6].ENA
ena => delay_signals[2][5].ENA
ena => delay_signals[2][4].ENA
ena => delay_signals[2][3].ENA
ena => delay_signals[2][2].ENA
ena => delay_signals[2][1].ENA
ena => delay_signals[2][0].ENA
ena => delay_signals[1][7].ENA
ena => delay_signals[1][6].ENA
ena => delay_signals[1][5].ENA
ena => delay_signals[1][4].ENA
ena => delay_signals[1][3].ENA
ena => delay_signals[1][2].ENA
ena => delay_signals[1][1].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[2][0].DATAIN
xin[1] => delay_signals[2][1].DATAIN
xin[2] => delay_signals[2][2].DATAIN
xin[3] => delay_signals[2][3].DATAIN
xin[4] => delay_signals[2][4].DATAIN
xin[5] => delay_signals[2][5].DATAIN
xin[6] => delay_signals[2][6].DATAIN
xin[7] => delay_signals[2][7].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE


|BeamForming|LOW_PASS_FIR:proc_chain[4].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[2][0].ACLR
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[2][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|BeamForming|LOW_PASS_FIR:proc_chain[4].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem
wren_a => altsyncram_2jn3:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_2jn3:auto_generated.data_a[0]
data_a[1] => altsyncram_2jn3:auto_generated.data_a[1]
data_a[2] => altsyncram_2jn3:auto_generated.data_a[2]
data_a[3] => altsyncram_2jn3:auto_generated.data_a[3]
data_a[4] => altsyncram_2jn3:auto_generated.data_a[4]
data_a[5] => altsyncram_2jn3:auto_generated.data_a[5]
data_a[6] => altsyncram_2jn3:auto_generated.data_a[6]
data_a[7] => altsyncram_2jn3:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
address_a[0] => altsyncram_2jn3:auto_generated.address_a[0]
address_a[1] => altsyncram_2jn3:auto_generated.address_a[1]
address_a[2] => altsyncram_2jn3:auto_generated.address_a[2]
address_a[3] => altsyncram_2jn3:auto_generated.address_a[3]
address_a[4] => altsyncram_2jn3:auto_generated.address_a[4]
address_a[5] => altsyncram_2jn3:auto_generated.address_a[5]
address_b[0] => altsyncram_2jn3:auto_generated.address_b[0]
address_b[1] => altsyncram_2jn3:auto_generated.address_b[1]
address_b[2] => altsyncram_2jn3:auto_generated.address_b[2]
address_b[3] => altsyncram_2jn3:auto_generated.address_b[3]
address_b[4] => altsyncram_2jn3:auto_generated.address_b[4]
address_b[5] => altsyncram_2jn3:auto_generated.address_b[5]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_2jn3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_b[0] <= altsyncram_2jn3:auto_generated.q_b[0]
q_b[1] <= altsyncram_2jn3:auto_generated.q_b[1]
q_b[2] <= altsyncram_2jn3:auto_generated.q_b[2]
q_b[3] <= altsyncram_2jn3:auto_generated.q_b[3]
q_b[4] <= altsyncram_2jn3:auto_generated.q_b[4]
q_b[5] <= altsyncram_2jn3:auto_generated.q_b[5]
q_b[6] <= altsyncram_2jn3:auto_generated.q_b[6]
q_b[7] <= altsyncram_2jn3:auto_generated.q_b[7]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|BeamForming|LOW_PASS_FIR:proc_chain[4].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem|altsyncram_2jn3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0


|BeamForming|LOW_PASS_FIR:proc_chain[4].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo0_mtree_mult1_0_component
dataa[0] => mult_fcu:auto_generated.dataa[0]
dataa[1] => mult_fcu:auto_generated.dataa[1]
dataa[2] => mult_fcu:auto_generated.dataa[2]
dataa[3] => mult_fcu:auto_generated.dataa[3]
dataa[4] => mult_fcu:auto_generated.dataa[4]
dataa[5] => mult_fcu:auto_generated.dataa[5]
dataa[6] => mult_fcu:auto_generated.dataa[6]
dataa[7] => mult_fcu:auto_generated.dataa[7]
dataa[8] => mult_fcu:auto_generated.dataa[8]
dataa[9] => mult_fcu:auto_generated.dataa[9]
dataa[10] => mult_fcu:auto_generated.dataa[10]
dataa[11] => mult_fcu:auto_generated.dataa[11]
datab[0] => mult_fcu:auto_generated.datab[0]
datab[1] => mult_fcu:auto_generated.datab[1]
datab[2] => mult_fcu:auto_generated.datab[2]
datab[3] => mult_fcu:auto_generated.datab[3]
datab[4] => mult_fcu:auto_generated.datab[4]
datab[5] => mult_fcu:auto_generated.datab[5]
datab[6] => mult_fcu:auto_generated.datab[6]
datab[7] => mult_fcu:auto_generated.datab[7]
sum[0] => ~NO_FANOUT~
aclr => mult_fcu:auto_generated.aclr
sclr => ~NO_FANOUT~
clock => mult_fcu:auto_generated.clock
clken => ~NO_FANOUT~
result[0] <= mult_fcu:auto_generated.result[0]
result[1] <= mult_fcu:auto_generated.result[1]
result[2] <= mult_fcu:auto_generated.result[2]
result[3] <= mult_fcu:auto_generated.result[3]
result[4] <= mult_fcu:auto_generated.result[4]
result[5] <= mult_fcu:auto_generated.result[5]
result[6] <= mult_fcu:auto_generated.result[6]
result[7] <= mult_fcu:auto_generated.result[7]
result[8] <= mult_fcu:auto_generated.result[8]
result[9] <= mult_fcu:auto_generated.result[9]
result[10] <= mult_fcu:auto_generated.result[10]
result[11] <= mult_fcu:auto_generated.result[11]
result[12] <= mult_fcu:auto_generated.result[12]
result[13] <= mult_fcu:auto_generated.result[13]
result[14] <= mult_fcu:auto_generated.result[14]
result[15] <= mult_fcu:auto_generated.result[15]
result[16] <= mult_fcu:auto_generated.result[16]
result[17] <= mult_fcu:auto_generated.result[17]
result[18] <= mult_fcu:auto_generated.result[18]
result[19] <= mult_fcu:auto_generated.result[19]


|BeamForming|LOW_PASS_FIR:proc_chain[4].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo0_mtree_mult1_0_component|mult_fcu:auto_generated
aclr => mac_mult1.ACLR
aclr => mac_out2.ACLR
clock => mac_mult1.CLK
clock => mac_out2.CLK
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[11] => mac_mult1.DATAA11
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
datab[7] => mac_mult1.DATAB7
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15
result[16] <= mac_out2.DATAOUT16
result[17] <= mac_out2.DATAOUT17
result[18] <= mac_out2.DATAOUT18
result[19] <= mac_out2.DATAOUT19


|BeamForming|LOW_PASS_FIR:proc_chain[4].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|auk_dspip_roundsat_hpfir:\real_passthrough:gen_outp_blk:0:outp_blk
clk => ~NO_FANOUT~
reset_n => ~NO_FANOUT~
enable => valid.DATAIN
datain[0] => dataout[0].DATAIN
datain[1] => dataout[1].DATAIN
datain[2] => dataout[2].DATAIN
datain[3] => dataout[3].DATAIN
datain[4] => dataout[4].DATAIN
datain[5] => dataout[5].DATAIN
datain[6] => dataout[6].DATAIN
datain[7] => dataout[7].DATAIN
datain[8] => dataout[8].DATAIN
datain[9] => dataout[9].DATAIN
datain[10] => dataout[10].DATAIN
datain[11] => dataout[11].DATAIN
datain[12] => dataout[12].DATAIN
datain[13] => dataout[13].DATAIN
datain[14] => dataout[14].DATAIN
datain[15] => dataout[15].DATAIN
datain[16] => dataout[16].DATAIN
datain[17] => dataout[17].DATAIN
datain[18] => dataout[18].DATAIN
datain[19] => dataout[19].DATAIN
datain[20] => dataout[20].DATAIN
datain[21] => dataout[21].DATAIN
datain[22] => dataout[22].DATAIN
datain[23] => dataout[23].DATAIN
datain[24] => dataout[24].DATAIN
datain[25] => dataout[25].DATAIN
valid <= enable.DB_MAX_OUTPUT_PORT_TYPE
dataout[0] <= datain[0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= datain[1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= datain[2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= datain[3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= datain[4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= datain[5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= datain[6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= datain[7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= datain[8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= datain[9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= datain[10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= datain[11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= datain[12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= datain[13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= datain[14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= datain[15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= datain[16].DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= datain[17].DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= datain[18].DB_MAX_OUTPUT_PORT_TYPE
dataout[19] <= datain[19].DB_MAX_OUTPUT_PORT_TYPE
dataout[20] <= datain[20].DB_MAX_OUTPUT_PORT_TYPE
dataout[21] <= datain[21].DB_MAX_OUTPUT_PORT_TYPE
dataout[22] <= datain[22].DB_MAX_OUTPUT_PORT_TYPE
dataout[23] <= datain[23].DB_MAX_OUTPUT_PORT_TYPE
dataout[24] <= datain[24].DB_MAX_OUTPUT_PORT_TYPE
dataout[25] <= datain[25].DB_MAX_OUTPUT_PORT_TYPE


|BeamForming|CIC:proc_chain[5].cic_inst
in_error[0] => in_error[0].IN1
in_error[1] => in_error[1].IN1
in_valid => in_valid.IN1
in_ready <= CIC_cic_ii_0:cic_ii_0.in_ready
in_data[0] => in_data[0].IN1
in_data[1] => in_data[1].IN1
out_data[0] <= CIC_cic_ii_0:cic_ii_0.out_data
out_data[1] <= CIC_cic_ii_0:cic_ii_0.out_data
out_data[2] <= CIC_cic_ii_0:cic_ii_0.out_data
out_data[3] <= CIC_cic_ii_0:cic_ii_0.out_data
out_data[4] <= CIC_cic_ii_0:cic_ii_0.out_data
out_data[5] <= CIC_cic_ii_0:cic_ii_0.out_data
out_data[6] <= CIC_cic_ii_0:cic_ii_0.out_data
out_data[7] <= CIC_cic_ii_0:cic_ii_0.out_data
out_error[0] <= CIC_cic_ii_0:cic_ii_0.out_error
out_error[1] <= CIC_cic_ii_0:cic_ii_0.out_error
out_valid <= CIC_cic_ii_0:cic_ii_0.out_valid
out_ready => out_ready.IN1
clk => clk.IN1
reset_n => reset_n.IN1


|BeamForming|CIC:proc_chain[5].cic_inst|CIC_cic_ii_0:cic_ii_0
in_data[0] => alt_cic_core:core.in_data[0][0]
in_data[1] => alt_cic_core:core.in_data[0][1]
out_ready => alt_cic_core:core.out_ready
in_valid => alt_cic_core:core.in_valid
clk => alt_cic_core:core.clk
clken => alt_cic_core:core.clken
reset_n => alt_cic_core:core.reset_n
in_ready <= alt_cic_core:core.in_ready
in_error[0] => alt_cic_core:core.in_error[0]
in_error[1] => alt_cic_core:core.in_error[1]
out_error[0] <= alt_cic_core:core.out_error[0]
out_error[1] <= alt_cic_core:core.out_error[1]
out_data[0] <= alt_cic_core:core.out_data[0][0]
out_data[1] <= alt_cic_core:core.out_data[0][1]
out_data[2] <= alt_cic_core:core.out_data[0][2]
out_data[3] <= alt_cic_core:core.out_data[0][3]
out_data[4] <= alt_cic_core:core.out_data[0][4]
out_data[5] <= alt_cic_core:core.out_data[0][5]
out_data[6] <= alt_cic_core:core.out_data[0][6]
out_data[7] <= alt_cic_core:core.out_data[0][7]
out_valid <= alt_cic_core:core.out_valid


|BeamForming|CIC:proc_chain[5].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core
clk => clk.IN3
clken => clken.IN1
reset_n => reset_n.IN3
rate[0] => alt_cic_dec_siso:dec_one.rate[0]
rate[1] => alt_cic_dec_siso:dec_one.rate[1]
rate[2] => alt_cic_dec_siso:dec_one.rate[2]
rate[3] => alt_cic_dec_siso:dec_one.rate[3]
rate[4] => alt_cic_dec_siso:dec_one.rate[4]
rate[5] => alt_cic_dec_siso:dec_one.rate[5]
in_startofpacket => in_startofpacket.IN1
in_endofpacket => in_endofpacket.IN1
in_data[0][0] => in_data_vector[0].IN1
in_data[0][1] => in_data_vector[1].IN1
in_ready <= auk_dspip_avalon_streaming_sink:input_sink.at_sink_ready
in_valid => in_valid.IN1
out_channel[0] <= auk_dspip_avalon_streaming_source:output_source_0.at_source_channel
out_startofpacket <= auk_dspip_avalon_streaming_source:output_source_0.at_source_sop
out_endofpacket <= auk_dspip_avalon_streaming_source:output_source_0.at_source_eop
in_error[0] => in_error[0].IN1
in_error[1] => in_error[1].IN1
out_error[0] <= auk_dspip_avalon_streaming_source:output_source_0.at_source_error
out_error[1] <= auk_dspip_avalon_streaming_source:output_source_0.at_source_error
out_ready => out_ready.IN1
out_data[0][0] <= auk_dspip_avalon_streaming_source:output_source_0.at_source_data
out_data[0][1] <= auk_dspip_avalon_streaming_source:output_source_0.at_source_data
out_data[0][2] <= auk_dspip_avalon_streaming_source:output_source_0.at_source_data
out_data[0][3] <= auk_dspip_avalon_streaming_source:output_source_0.at_source_data
out_data[0][4] <= auk_dspip_avalon_streaming_source:output_source_0.at_source_data
out_data[0][5] <= auk_dspip_avalon_streaming_source:output_source_0.at_source_data
out_data[0][6] <= auk_dspip_avalon_streaming_source:output_source_0.at_source_data
out_data[0][7] <= auk_dspip_avalon_streaming_source:output_source_0.at_source_data
out_valid <= auk_dspip_avalon_streaming_source:output_source_0.at_source_valid


|BeamForming|CIC:proc_chain[5].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink
clk => scfifo:sink_FIFO.clock
clk => data_valid~reg0.CLK
reset_n => scfifo:sink_FIFO.sclr
data[0] <= scfifo:sink_FIFO.q[0]
data[1] <= scfifo:sink_FIFO.q[1]
data_valid <= data_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
sink_ready_ctrl => scfifo:sink_FIFO.rdreq
sink_ready_ctrl => data_valid~reg0.DATAIN
sink_stall <= scfifo:sink_FIFO.almost_empty
packet_error[0] <= at_sink_error[0].DB_MAX_OUTPUT_PORT_TYPE
packet_error[1] <= at_sink_error[1].DB_MAX_OUTPUT_PORT_TYPE
send_sop <= scfifo:sink_FIFO.q[3]
send_eop <= scfifo:sink_FIFO.q[2]
at_sink_ready <= scfifo:sink_FIFO.full
at_sink_valid => scfifo:sink_FIFO.wrreq
at_sink_data[0] => scfifo:sink_FIFO.data[0]
at_sink_data[1] => scfifo:sink_FIFO.data[1]
at_sink_sop => scfifo:sink_FIFO.data[3]
at_sink_eop => scfifo:sink_FIFO.data[2]
at_sink_error[0] => packet_error[0].DATAIN
at_sink_error[1] => packet_error[1].DATAIN


|BeamForming|CIC:proc_chain[5].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO
data[0] => scfifo_rd71:auto_generated.data[0]
data[1] => scfifo_rd71:auto_generated.data[1]
data[2] => scfifo_rd71:auto_generated.data[2]
data[3] => scfifo_rd71:auto_generated.data[3]
q[0] <= scfifo_rd71:auto_generated.q[0]
q[1] <= scfifo_rd71:auto_generated.q[1]
q[2] <= scfifo_rd71:auto_generated.q[2]
q[3] <= scfifo_rd71:auto_generated.q[3]
wrreq => scfifo_rd71:auto_generated.wrreq
rdreq => scfifo_rd71:auto_generated.rdreq
clock => scfifo_rd71:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => scfifo_rd71:auto_generated.sclr
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= <GND>
full <= scfifo_rd71:auto_generated.full
almost_full <= <GND>
almost_empty <= scfifo_rd71:auto_generated.almost_empty
usedw[0] <= <GND>
usedw[1] <= <GND>
usedw[2] <= <GND>


|BeamForming|CIC:proc_chain[5].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_rd71:auto_generated
almost_empty <= almost_empty.DB_MAX_OUTPUT_PORT_TYPE
clock => a_dpfifo_cjv:dpfifo.clock
clock => dffe_nae.CLK
data[0] => a_dpfifo_cjv:dpfifo.data[0]
data[1] => a_dpfifo_cjv:dpfifo.data[1]
data[2] => a_dpfifo_cjv:dpfifo.data[2]
data[3] => a_dpfifo_cjv:dpfifo.data[3]
full <= a_dpfifo_cjv:dpfifo.full
q[0] <= a_dpfifo_cjv:dpfifo.q[0]
q[1] <= a_dpfifo_cjv:dpfifo.q[1]
q[2] <= a_dpfifo_cjv:dpfifo.q[2]
q[3] <= a_dpfifo_cjv:dpfifo.q[3]
rdreq => a_dpfifo_cjv:dpfifo.rreq
rdreq => _.IN1
rdreq => _.IN0
sclr => a_dpfifo_cjv:dpfifo.sclr
sclr => _.IN0
sclr => _.IN0
wrreq => a_dpfifo_cjv:dpfifo.wreq
wrreq => _.IN0
wrreq => _.IN1


|BeamForming|CIC:proc_chain[5].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_rd71:auto_generated|a_dpfifo_cjv:dpfifo
clock => altsyncram_b4h1:FIFOram.clock0
clock => altsyncram_b4h1:FIFOram.clock1
clock => cntr_r9b:rd_ptr_msb.clock
clock => cntr_8a7:usedw_counter.clock
clock => cntr_s9b:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => wrreq_delay.CLK
data[0] => altsyncram_b4h1:FIFOram.data_a[0]
data[1] => altsyncram_b4h1:FIFOram.data_a[1]
data[2] => altsyncram_b4h1:FIFOram.data_a[2]
data[3] => altsyncram_b4h1:FIFOram.data_a[3]
full <= full_dff.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_b4h1:FIFOram.q_b[0]
q[1] <= altsyncram_b4h1:FIFOram.q_b[1]
q[2] <= altsyncram_b4h1:FIFOram.q_b[2]
q[3] <= altsyncram_b4h1:FIFOram.q_b[3]
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => cntr_r9b:rd_ptr_msb.sclr
sclr => cntr_8a7:usedw_counter.sclr
sclr => cntr_s9b:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
usedw[0] <= cntr_8a7:usedw_counter.q[0]
usedw[1] <= cntr_8a7:usedw_counter.q[1]
usedw[2] <= cntr_8a7:usedw_counter.q[2]
wreq => valid_wreq.IN0


|BeamForming|CIC:proc_chain[5].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_rd71:auto_generated|a_dpfifo_cjv:dpfifo|altsyncram_b4h1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE


|BeamForming|CIC:proc_chain[5].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_rd71:auto_generated|a_dpfifo_cjv:dpfifo|cmpr_gs8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1


|BeamForming|CIC:proc_chain[5].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_rd71:auto_generated|a_dpfifo_cjv:dpfifo|cmpr_gs8:two_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1


|BeamForming|CIC:proc_chain[5].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_rd71:auto_generated|a_dpfifo_cjv:dpfifo|cntr_r9b:rd_ptr_msb
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|BeamForming|CIC:proc_chain[5].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_rd71:auto_generated|a_dpfifo_cjv:dpfifo|cntr_8a7:usedw_counter
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB


|BeamForming|CIC:proc_chain[5].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_rd71:auto_generated|a_dpfifo_cjv:dpfifo|cntr_s9b:wr_ptr
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|BeamForming|CIC:proc_chain[5].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0
clk => scfifo:source_FIFO.clock
clk => source_valid_s.CLK
reset_n => source_valid_s.OUTPUTSELECT
reset_n => scfifo:source_FIFO.sclr
data[0] => scfifo:source_FIFO.data[0]
data[1] => scfifo:source_FIFO.data[1]
data[2] => scfifo:source_FIFO.data[2]
data[3] => scfifo:source_FIFO.data[3]
data[4] => scfifo:source_FIFO.data[4]
data[5] => scfifo:source_FIFO.data[5]
data[6] => scfifo:source_FIFO.data[6]
data[7] => scfifo:source_FIFO.data[7]
data_count[0] => scfifo:source_FIFO.data[8]
source_valid_ctrl => scfifo:source_FIFO.wrreq
source_stall <= scfifo:source_FIFO.almost_full
packet_error[0] => at_source_error[0].DATAIN
packet_error[1] => at_source_error[1].DATAIN
at_source_ready => source_fifo_rdreq.IN1
at_source_valid <= source_valid_s.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[0] <= scfifo:source_FIFO.q[0]
at_source_data[1] <= scfifo:source_FIFO.q[1]
at_source_data[2] <= scfifo:source_FIFO.q[2]
at_source_data[3] <= scfifo:source_FIFO.q[3]
at_source_data[4] <= scfifo:source_FIFO.q[4]
at_source_data[5] <= scfifo:source_FIFO.q[5]
at_source_data[6] <= scfifo:source_FIFO.q[6]
at_source_data[7] <= scfifo:source_FIFO.q[7]
at_source_channel[0] <= scfifo:source_FIFO.q[8]
at_source_error[0] <= packet_error[0].DB_MAX_OUTPUT_PORT_TYPE
at_source_error[1] <= packet_error[1].DB_MAX_OUTPUT_PORT_TYPE
at_source_sop <= scfifo:source_FIFO.q[8]
at_source_eop <= scfifo:source_FIFO.q[8]


|BeamForming|CIC:proc_chain[5].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO
data[0] => scfifo_tg71:auto_generated.data[0]
data[1] => scfifo_tg71:auto_generated.data[1]
data[2] => scfifo_tg71:auto_generated.data[2]
data[3] => scfifo_tg71:auto_generated.data[3]
data[4] => scfifo_tg71:auto_generated.data[4]
data[5] => scfifo_tg71:auto_generated.data[5]
data[6] => scfifo_tg71:auto_generated.data[6]
data[7] => scfifo_tg71:auto_generated.data[7]
data[8] => scfifo_tg71:auto_generated.data[8]
q[0] <= scfifo_tg71:auto_generated.q[0]
q[1] <= scfifo_tg71:auto_generated.q[1]
q[2] <= scfifo_tg71:auto_generated.q[2]
q[3] <= scfifo_tg71:auto_generated.q[3]
q[4] <= scfifo_tg71:auto_generated.q[4]
q[5] <= scfifo_tg71:auto_generated.q[5]
q[6] <= scfifo_tg71:auto_generated.q[6]
q[7] <= scfifo_tg71:auto_generated.q[7]
q[8] <= scfifo_tg71:auto_generated.q[8]
wrreq => scfifo_tg71:auto_generated.wrreq
rdreq => scfifo_tg71:auto_generated.rdreq
clock => scfifo_tg71:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => scfifo_tg71:auto_generated.sclr
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= scfifo_tg71:auto_generated.empty
full <= <GND>
almost_full <= scfifo_tg71:auto_generated.almost_full
almost_empty <= <GND>
usedw[0] <= <GND>
usedw[1] <= <GND>
usedw[2] <= <GND>
usedw[3] <= <GND>
usedw[4] <= <GND>


|BeamForming|CIC:proc_chain[5].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_tg71:auto_generated
almost_full <= dffe_af.DB_MAX_OUTPUT_PORT_TYPE
clock => a_dpfifo_qov:dpfifo.clock
clock => dffe_af.CLK
data[0] => a_dpfifo_qov:dpfifo.data[0]
data[1] => a_dpfifo_qov:dpfifo.data[1]
data[2] => a_dpfifo_qov:dpfifo.data[2]
data[3] => a_dpfifo_qov:dpfifo.data[3]
data[4] => a_dpfifo_qov:dpfifo.data[4]
data[5] => a_dpfifo_qov:dpfifo.data[5]
data[6] => a_dpfifo_qov:dpfifo.data[6]
data[7] => a_dpfifo_qov:dpfifo.data[7]
data[8] => a_dpfifo_qov:dpfifo.data[8]
empty <= a_dpfifo_qov:dpfifo.empty
q[0] <= a_dpfifo_qov:dpfifo.q[0]
q[1] <= a_dpfifo_qov:dpfifo.q[1]
q[2] <= a_dpfifo_qov:dpfifo.q[2]
q[3] <= a_dpfifo_qov:dpfifo.q[3]
q[4] <= a_dpfifo_qov:dpfifo.q[4]
q[5] <= a_dpfifo_qov:dpfifo.q[5]
q[6] <= a_dpfifo_qov:dpfifo.q[6]
q[7] <= a_dpfifo_qov:dpfifo.q[7]
q[8] <= a_dpfifo_qov:dpfifo.q[8]
rdreq => a_dpfifo_qov:dpfifo.rreq
rdreq => _.IN1
rdreq => _.IN0
sclr => a_dpfifo_qov:dpfifo.sclr
sclr => _.IN0
sclr => _.IN0
wrreq => a_dpfifo_qov:dpfifo.wreq
wrreq => _.IN0
wrreq => _.IN1


|BeamForming|CIC:proc_chain[5].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_tg71:auto_generated|a_dpfifo_qov:dpfifo
clock => altsyncram_j7h1:FIFOram.clock0
clock => altsyncram_j7h1:FIFOram.clock1
clock => cntr_t9b:rd_ptr_msb.clock
clock => cntr_aa7:usedw_counter.clock
clock => cntr_u9b:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[4].CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => wrreq_delay.CLK
data[0] => altsyncram_j7h1:FIFOram.data_a[0]
data[1] => altsyncram_j7h1:FIFOram.data_a[1]
data[2] => altsyncram_j7h1:FIFOram.data_a[2]
data[3] => altsyncram_j7h1:FIFOram.data_a[3]
data[4] => altsyncram_j7h1:FIFOram.data_a[4]
data[5] => altsyncram_j7h1:FIFOram.data_a[5]
data[6] => altsyncram_j7h1:FIFOram.data_a[6]
data[7] => altsyncram_j7h1:FIFOram.data_a[7]
data[8] => altsyncram_j7h1:FIFOram.data_a[8]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_j7h1:FIFOram.q_b[0]
q[1] <= altsyncram_j7h1:FIFOram.q_b[1]
q[2] <= altsyncram_j7h1:FIFOram.q_b[2]
q[3] <= altsyncram_j7h1:FIFOram.q_b[3]
q[4] <= altsyncram_j7h1:FIFOram.q_b[4]
q[5] <= altsyncram_j7h1:FIFOram.q_b[5]
q[6] <= altsyncram_j7h1:FIFOram.q_b[6]
q[7] <= altsyncram_j7h1:FIFOram.q_b[7]
q[8] <= altsyncram_j7h1:FIFOram.q_b[8]
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => cntr_t9b:rd_ptr_msb.sclr
sclr => cntr_aa7:usedw_counter.sclr
sclr => cntr_u9b:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
usedw[0] <= cntr_aa7:usedw_counter.q[0]
usedw[1] <= cntr_aa7:usedw_counter.q[1]
usedw[2] <= cntr_aa7:usedw_counter.q[2]
usedw[3] <= cntr_aa7:usedw_counter.q[3]
usedw[4] <= cntr_aa7:usedw_counter.q[4]
wreq => valid_wreq.IN0


|BeamForming|CIC:proc_chain[5].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_tg71:auto_generated|a_dpfifo_qov:dpfifo|altsyncram_j7h1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE


|BeamForming|CIC:proc_chain[5].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_tg71:auto_generated|a_dpfifo_qov:dpfifo|cmpr_is8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|BeamForming|CIC:proc_chain[5].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_tg71:auto_generated|a_dpfifo_qov:dpfifo|cmpr_is8:two_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|BeamForming|CIC:proc_chain[5].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_tg71:auto_generated|a_dpfifo_qov:dpfifo|cntr_t9b:rd_ptr_msb
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|BeamForming|CIC:proc_chain[5].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_tg71:auto_generated|a_dpfifo_qov:dpfifo|cntr_aa7:usedw_counter
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB


|BeamForming|CIC:proc_chain[5].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_tg71:auto_generated|a_dpfifo_qov:dpfifo|cntr_u9b:wr_ptr
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|BeamForming|CIC:proc_chain[5].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller
clk => auk_dspip_avalon_streaming_small_fifo:ready_FIFO.clock
clk => stall_reg.CLK
clk_en => ready_fifo_wrreq.IN1
clk_en => ready_fifo_rdreq.IN1
clk_en => stall_w_pipelined_2.IN1
reset_n => stall_reg.OUTPUTSELECT
reset_n => auk_dspip_avalon_streaming_small_fifo:ready_FIFO.sclr
reset_n => reset_design.DATAIN
ready => auk_dspip_avalon_streaming_small_fifo:ready_FIFO.data[0]
ready => sink_ready_ctrl_w.DATAA
sink_packet_error[0] => source_packet_error[0].DATAIN
sink_packet_error[1] => source_packet_error[1].DATAIN
sink_stall => stall_w.IN0
source_stall => stall_w.IN1
valid => source_valid_ctrl.IN1
reset_design <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
sink_ready_ctrl <= sink_ready_ctrl_w.DB_MAX_OUTPUT_PORT_TYPE
source_packet_error[0] <= sink_packet_error[0].DB_MAX_OUTPUT_PORT_TYPE
source_packet_error[1] <= sink_packet_error[1].DB_MAX_OUTPUT_PORT_TYPE
source_valid_ctrl <= source_valid_ctrl.DB_MAX_OUTPUT_PORT_TYPE
stall <= stall_reg.DB_MAX_OUTPUT_PORT_TYPE


|BeamForming|CIC:proc_chain[5].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO
clock => fifo_usedw[0].CLK
clock => fifo_usedw[1].CLK
clock => fifo_usedw[2].CLK
clock => rd_addr_ptr[0].CLK
clock => rd_addr_ptr[1].CLK
clock => rd_addr_ptr[2].CLK
clock => fifo_array[0][0].CLK
clock => fifo_array[1][0].CLK
clock => fifo_array[2][0].CLK
clock => fifo_array[3][0].CLK
clock => fifo_array[4][0].CLK
clock => fifo_array[5][0].CLK
clock => wr_addr_ptr[0].CLK
clock => wr_addr_ptr[1].CLK
clock => wr_addr_ptr[2].CLK
data[0] => fifo_array.DATAB
data[0] => fifo_array.DATAB
data[0] => fifo_array.DATAB
data[0] => fifo_array.DATAB
data[0] => fifo_array.DATAB
data[0] => fifo_array.DATAB
empty <= Equal2.DB_MAX_OUTPUT_PORT_TYPE
full <= Equal3.DB_MAX_OUTPUT_PORT_TYPE
almost_full <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
rdreq => fifo_read.IN1
rdreq => usedw_process.IN1
rdreq => usedw_process.IN1
sclr => wr_addr_ptr.OUTPUTSELECT
sclr => wr_addr_ptr.OUTPUTSELECT
sclr => wr_addr_ptr.OUTPUTSELECT
sclr => fifo_array.OUTPUTSELECT
sclr => fifo_array.OUTPUTSELECT
sclr => fifo_array.OUTPUTSELECT
sclr => fifo_array.OUTPUTSELECT
sclr => fifo_array.OUTPUTSELECT
sclr => fifo_array.OUTPUTSELECT
sclr => rd_addr_ptr.OUTPUTSELECT
sclr => rd_addr_ptr.OUTPUTSELECT
sclr => rd_addr_ptr.OUTPUTSELECT
sclr => fifo_usedw.OUTPUTSELECT
sclr => fifo_usedw.OUTPUTSELECT
sclr => fifo_usedw.OUTPUTSELECT
usedw[0] <= fifo_usedw[0].DB_MAX_OUTPUT_PORT_TYPE
usedw[1] <= fifo_usedw[1].DB_MAX_OUTPUT_PORT_TYPE
usedw[2] <= fifo_usedw[2].DB_MAX_OUTPUT_PORT_TYPE
wrreq => usedw_process.IN1
wrreq => usedw_process.IN1


|BeamForming|CIC:proc_chain[5].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one
clk => clk.IN13
reset => reset.IN13
ena => ena.IN8
rate[0] => ~NO_FANOUT~
rate[1] => ~NO_FANOUT~
rate[2] => ~NO_FANOUT~
rate[3] => ~NO_FANOUT~
rate[4] => ~NO_FANOUT~
rate[5] => ~NO_FANOUT~
din[0][0] => integrator[0].din_temp[0].IN1
din[0][1] => integrator[0].din_temp[1].IN21
dout_valid <= always2.DB_MAX_OUTPUT_PORT_TYPE
channel_out[0] <= counter_module:channel_out_int_inst.counter_out
channel_out[-1] <= counter_module:channel_out_int_inst.counter_out
dout[0][0] <= auk_dspip_differentiator:differentiate_stages[3].auk_dsp_diff.dout
dout[0][1] <= auk_dspip_differentiator:differentiate_stages[3].auk_dsp_diff.dout
dout[0][2] <= auk_dspip_differentiator:differentiate_stages[3].auk_dsp_diff.dout
dout[0][3] <= auk_dspip_differentiator:differentiate_stages[3].auk_dsp_diff.dout
dout[0][4] <= auk_dspip_differentiator:differentiate_stages[3].auk_dsp_diff.dout
dout[0][5] <= auk_dspip_differentiator:differentiate_stages[3].auk_dsp_diff.dout
dout[0][6] <= auk_dspip_differentiator:differentiate_stages[3].auk_dsp_diff.dout
dout[0][7] <= auk_dspip_differentiator:differentiate_stages[3].auk_dsp_diff.dout
din_ready <= <VCC>


|BeamForming|CIC:proc_chain[5].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[0].integration
clk => auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.clk
reset => auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.reset
ena => auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.enable
din[0] => Add0.IN22
din[1] => Add0.IN21
din[2] => Add0.IN20
din[3] => Add0.IN19
din[4] => Add0.IN18
din[5] => Add0.IN17
din[6] => Add0.IN16
din[7] => Add0.IN15
din[8] => Add0.IN14
din[9] => Add0.IN13
din[10] => Add0.IN12
din[11] => Add0.IN11
din[12] => Add0.IN10
din[13] => Add0.IN9
din[14] => Add0.IN8
din[15] => Add0.IN7
din[16] => Add0.IN6
din[17] => Add0.IN5
din[18] => Add0.IN4
din[19] => Add0.IN3
din[20] => Add0.IN2
din[21] => Add0.IN1
dout[0] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[0]
dout[1] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[1]
dout[2] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[2]
dout[3] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[3]
dout[4] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[4]
dout[5] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[5]
dout[6] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[6]
dout[7] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[7]
dout[8] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[8]
dout[9] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[9]
dout[10] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[10]
dout[11] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[11]
dout[12] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[12]
dout[13] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[13]
dout[14] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[14]
dout[15] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[15]
dout[16] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[16]
dout[17] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[17]
dout[18] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[18]
dout[19] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[19]
dout[20] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[20]
dout[21] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[21]


|BeamForming|CIC:proc_chain[5].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
clk => \register_fifo:fifo_data[0][17].CLK
clk => \register_fifo:fifo_data[0][18].CLK
clk => \register_fifo:fifo_data[0][19].CLK
clk => \register_fifo:fifo_data[0][20].CLK
clk => \register_fifo:fifo_data[0][21].CLK
reset => \register_fifo:fifo_data[0][0].ACLR
reset => \register_fifo:fifo_data[0][1].ACLR
reset => \register_fifo:fifo_data[0][2].ACLR
reset => \register_fifo:fifo_data[0][3].ACLR
reset => \register_fifo:fifo_data[0][4].ACLR
reset => \register_fifo:fifo_data[0][5].ACLR
reset => \register_fifo:fifo_data[0][6].ACLR
reset => \register_fifo:fifo_data[0][7].ACLR
reset => \register_fifo:fifo_data[0][8].ACLR
reset => \register_fifo:fifo_data[0][9].ACLR
reset => \register_fifo:fifo_data[0][10].ACLR
reset => \register_fifo:fifo_data[0][11].ACLR
reset => \register_fifo:fifo_data[0][12].ACLR
reset => \register_fifo:fifo_data[0][13].ACLR
reset => \register_fifo:fifo_data[0][14].ACLR
reset => \register_fifo:fifo_data[0][15].ACLR
reset => \register_fifo:fifo_data[0][16].ACLR
reset => \register_fifo:fifo_data[0][17].ACLR
reset => \register_fifo:fifo_data[0][18].ACLR
reset => \register_fifo:fifo_data[0][19].ACLR
reset => \register_fifo:fifo_data[0][20].ACLR
reset => \register_fifo:fifo_data[0][21].ACLR
enable => \register_fifo:fifo_data[0][21].ENA
enable => \register_fifo:fifo_data[0][20].ENA
enable => \register_fifo:fifo_data[0][19].ENA
enable => \register_fifo:fifo_data[0][18].ENA
enable => \register_fifo:fifo_data[0][17].ENA
enable => \register_fifo:fifo_data[0][16].ENA
enable => \register_fifo:fifo_data[0][15].ENA
enable => \register_fifo:fifo_data[0][14].ENA
enable => \register_fifo:fifo_data[0][13].ENA
enable => \register_fifo:fifo_data[0][12].ENA
enable => \register_fifo:fifo_data[0][11].ENA
enable => \register_fifo:fifo_data[0][10].ENA
enable => \register_fifo:fifo_data[0][9].ENA
enable => \register_fifo:fifo_data[0][8].ENA
enable => \register_fifo:fifo_data[0][7].ENA
enable => \register_fifo:fifo_data[0][6].ENA
enable => \register_fifo:fifo_data[0][5].ENA
enable => \register_fifo:fifo_data[0][4].ENA
enable => \register_fifo:fifo_data[0][3].ENA
enable => \register_fifo:fifo_data[0][2].ENA
enable => \register_fifo:fifo_data[0][1].ENA
enable => \register_fifo:fifo_data[0][0].ENA
datain[0] => \register_fifo:fifo_data[0][0].DATAIN
datain[1] => \register_fifo:fifo_data[0][1].DATAIN
datain[2] => \register_fifo:fifo_data[0][2].DATAIN
datain[3] => \register_fifo:fifo_data[0][3].DATAIN
datain[4] => \register_fifo:fifo_data[0][4].DATAIN
datain[5] => \register_fifo:fifo_data[0][5].DATAIN
datain[6] => \register_fifo:fifo_data[0][6].DATAIN
datain[7] => \register_fifo:fifo_data[0][7].DATAIN
datain[8] => \register_fifo:fifo_data[0][8].DATAIN
datain[9] => \register_fifo:fifo_data[0][9].DATAIN
datain[10] => \register_fifo:fifo_data[0][10].DATAIN
datain[11] => \register_fifo:fifo_data[0][11].DATAIN
datain[12] => \register_fifo:fifo_data[0][12].DATAIN
datain[13] => \register_fifo:fifo_data[0][13].DATAIN
datain[14] => \register_fifo:fifo_data[0][14].DATAIN
datain[15] => \register_fifo:fifo_data[0][15].DATAIN
datain[16] => \register_fifo:fifo_data[0][16].DATAIN
datain[17] => \register_fifo:fifo_data[0][17].DATAIN
datain[18] => \register_fifo:fifo_data[0][18].DATAIN
datain[19] => \register_fifo:fifo_data[0][19].DATAIN
datain[20] => \register_fifo:fifo_data[0][20].DATAIN
datain[21] => \register_fifo:fifo_data[0][21].DATAIN
dataout[0] <= \register_fifo:fifo_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[0][16].DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= \register_fifo:fifo_data[0][17].DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= \register_fifo:fifo_data[0][18].DB_MAX_OUTPUT_PORT_TYPE
dataout[19] <= \register_fifo:fifo_data[0][19].DB_MAX_OUTPUT_PORT_TYPE
dataout[20] <= \register_fifo:fifo_data[0][20].DB_MAX_OUTPUT_PORT_TYPE
dataout[21] <= \register_fifo:fifo_data[0][21].DB_MAX_OUTPUT_PORT_TYPE


|BeamForming|CIC:proc_chain[5].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[1].integration
clk => auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.clk
reset => auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.reset
ena => auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.enable
din[0] => Add0.IN22
din[1] => Add0.IN21
din[2] => Add0.IN20
din[3] => Add0.IN19
din[4] => Add0.IN18
din[5] => Add0.IN17
din[6] => Add0.IN16
din[7] => Add0.IN15
din[8] => Add0.IN14
din[9] => Add0.IN13
din[10] => Add0.IN12
din[11] => Add0.IN11
din[12] => Add0.IN10
din[13] => Add0.IN9
din[14] => Add0.IN8
din[15] => Add0.IN7
din[16] => Add0.IN6
din[17] => Add0.IN5
din[18] => Add0.IN4
din[19] => Add0.IN3
din[20] => Add0.IN2
din[21] => Add0.IN1
dout[0] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[0]
dout[1] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[1]
dout[2] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[2]
dout[3] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[3]
dout[4] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[4]
dout[5] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[5]
dout[6] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[6]
dout[7] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[7]
dout[8] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[8]
dout[9] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[9]
dout[10] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[10]
dout[11] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[11]
dout[12] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[12]
dout[13] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[13]
dout[14] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[14]
dout[15] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[15]
dout[16] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[16]
dout[17] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[17]
dout[18] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[18]
dout[19] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[19]
dout[20] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[20]
dout[21] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[21]


|BeamForming|CIC:proc_chain[5].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
clk => \register_fifo:fifo_data[0][17].CLK
clk => \register_fifo:fifo_data[0][18].CLK
clk => \register_fifo:fifo_data[0][19].CLK
clk => \register_fifo:fifo_data[0][20].CLK
clk => \register_fifo:fifo_data[0][21].CLK
reset => \register_fifo:fifo_data[0][0].ACLR
reset => \register_fifo:fifo_data[0][1].ACLR
reset => \register_fifo:fifo_data[0][2].ACLR
reset => \register_fifo:fifo_data[0][3].ACLR
reset => \register_fifo:fifo_data[0][4].ACLR
reset => \register_fifo:fifo_data[0][5].ACLR
reset => \register_fifo:fifo_data[0][6].ACLR
reset => \register_fifo:fifo_data[0][7].ACLR
reset => \register_fifo:fifo_data[0][8].ACLR
reset => \register_fifo:fifo_data[0][9].ACLR
reset => \register_fifo:fifo_data[0][10].ACLR
reset => \register_fifo:fifo_data[0][11].ACLR
reset => \register_fifo:fifo_data[0][12].ACLR
reset => \register_fifo:fifo_data[0][13].ACLR
reset => \register_fifo:fifo_data[0][14].ACLR
reset => \register_fifo:fifo_data[0][15].ACLR
reset => \register_fifo:fifo_data[0][16].ACLR
reset => \register_fifo:fifo_data[0][17].ACLR
reset => \register_fifo:fifo_data[0][18].ACLR
reset => \register_fifo:fifo_data[0][19].ACLR
reset => \register_fifo:fifo_data[0][20].ACLR
reset => \register_fifo:fifo_data[0][21].ACLR
enable => \register_fifo:fifo_data[0][21].ENA
enable => \register_fifo:fifo_data[0][20].ENA
enable => \register_fifo:fifo_data[0][19].ENA
enable => \register_fifo:fifo_data[0][18].ENA
enable => \register_fifo:fifo_data[0][17].ENA
enable => \register_fifo:fifo_data[0][16].ENA
enable => \register_fifo:fifo_data[0][15].ENA
enable => \register_fifo:fifo_data[0][14].ENA
enable => \register_fifo:fifo_data[0][13].ENA
enable => \register_fifo:fifo_data[0][12].ENA
enable => \register_fifo:fifo_data[0][11].ENA
enable => \register_fifo:fifo_data[0][10].ENA
enable => \register_fifo:fifo_data[0][9].ENA
enable => \register_fifo:fifo_data[0][8].ENA
enable => \register_fifo:fifo_data[0][7].ENA
enable => \register_fifo:fifo_data[0][6].ENA
enable => \register_fifo:fifo_data[0][5].ENA
enable => \register_fifo:fifo_data[0][4].ENA
enable => \register_fifo:fifo_data[0][3].ENA
enable => \register_fifo:fifo_data[0][2].ENA
enable => \register_fifo:fifo_data[0][1].ENA
enable => \register_fifo:fifo_data[0][0].ENA
datain[0] => \register_fifo:fifo_data[0][0].DATAIN
datain[1] => \register_fifo:fifo_data[0][1].DATAIN
datain[2] => \register_fifo:fifo_data[0][2].DATAIN
datain[3] => \register_fifo:fifo_data[0][3].DATAIN
datain[4] => \register_fifo:fifo_data[0][4].DATAIN
datain[5] => \register_fifo:fifo_data[0][5].DATAIN
datain[6] => \register_fifo:fifo_data[0][6].DATAIN
datain[7] => \register_fifo:fifo_data[0][7].DATAIN
datain[8] => \register_fifo:fifo_data[0][8].DATAIN
datain[9] => \register_fifo:fifo_data[0][9].DATAIN
datain[10] => \register_fifo:fifo_data[0][10].DATAIN
datain[11] => \register_fifo:fifo_data[0][11].DATAIN
datain[12] => \register_fifo:fifo_data[0][12].DATAIN
datain[13] => \register_fifo:fifo_data[0][13].DATAIN
datain[14] => \register_fifo:fifo_data[0][14].DATAIN
datain[15] => \register_fifo:fifo_data[0][15].DATAIN
datain[16] => \register_fifo:fifo_data[0][16].DATAIN
datain[17] => \register_fifo:fifo_data[0][17].DATAIN
datain[18] => \register_fifo:fifo_data[0][18].DATAIN
datain[19] => \register_fifo:fifo_data[0][19].DATAIN
datain[20] => \register_fifo:fifo_data[0][20].DATAIN
datain[21] => \register_fifo:fifo_data[0][21].DATAIN
dataout[0] <= \register_fifo:fifo_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[0][16].DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= \register_fifo:fifo_data[0][17].DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= \register_fifo:fifo_data[0][18].DB_MAX_OUTPUT_PORT_TYPE
dataout[19] <= \register_fifo:fifo_data[0][19].DB_MAX_OUTPUT_PORT_TYPE
dataout[20] <= \register_fifo:fifo_data[0][20].DB_MAX_OUTPUT_PORT_TYPE
dataout[21] <= \register_fifo:fifo_data[0][21].DB_MAX_OUTPUT_PORT_TYPE


|BeamForming|CIC:proc_chain[5].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[2].integration
clk => auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.clk
reset => auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.reset
ena => auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.enable
din[0] => Add0.IN22
din[1] => Add0.IN21
din[2] => Add0.IN20
din[3] => Add0.IN19
din[4] => Add0.IN18
din[5] => Add0.IN17
din[6] => Add0.IN16
din[7] => Add0.IN15
din[8] => Add0.IN14
din[9] => Add0.IN13
din[10] => Add0.IN12
din[11] => Add0.IN11
din[12] => Add0.IN10
din[13] => Add0.IN9
din[14] => Add0.IN8
din[15] => Add0.IN7
din[16] => Add0.IN6
din[17] => Add0.IN5
din[18] => Add0.IN4
din[19] => Add0.IN3
din[20] => Add0.IN2
din[21] => Add0.IN1
dout[0] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[0]
dout[1] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[1]
dout[2] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[2]
dout[3] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[3]
dout[4] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[4]
dout[5] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[5]
dout[6] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[6]
dout[7] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[7]
dout[8] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[8]
dout[9] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[9]
dout[10] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[10]
dout[11] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[11]
dout[12] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[12]
dout[13] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[13]
dout[14] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[14]
dout[15] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[15]
dout[16] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[16]
dout[17] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[17]
dout[18] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[18]
dout[19] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[19]
dout[20] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[20]
dout[21] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[21]


|BeamForming|CIC:proc_chain[5].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
clk => \register_fifo:fifo_data[0][17].CLK
clk => \register_fifo:fifo_data[0][18].CLK
clk => \register_fifo:fifo_data[0][19].CLK
clk => \register_fifo:fifo_data[0][20].CLK
clk => \register_fifo:fifo_data[0][21].CLK
reset => \register_fifo:fifo_data[0][0].ACLR
reset => \register_fifo:fifo_data[0][1].ACLR
reset => \register_fifo:fifo_data[0][2].ACLR
reset => \register_fifo:fifo_data[0][3].ACLR
reset => \register_fifo:fifo_data[0][4].ACLR
reset => \register_fifo:fifo_data[0][5].ACLR
reset => \register_fifo:fifo_data[0][6].ACLR
reset => \register_fifo:fifo_data[0][7].ACLR
reset => \register_fifo:fifo_data[0][8].ACLR
reset => \register_fifo:fifo_data[0][9].ACLR
reset => \register_fifo:fifo_data[0][10].ACLR
reset => \register_fifo:fifo_data[0][11].ACLR
reset => \register_fifo:fifo_data[0][12].ACLR
reset => \register_fifo:fifo_data[0][13].ACLR
reset => \register_fifo:fifo_data[0][14].ACLR
reset => \register_fifo:fifo_data[0][15].ACLR
reset => \register_fifo:fifo_data[0][16].ACLR
reset => \register_fifo:fifo_data[0][17].ACLR
reset => \register_fifo:fifo_data[0][18].ACLR
reset => \register_fifo:fifo_data[0][19].ACLR
reset => \register_fifo:fifo_data[0][20].ACLR
reset => \register_fifo:fifo_data[0][21].ACLR
enable => \register_fifo:fifo_data[0][21].ENA
enable => \register_fifo:fifo_data[0][20].ENA
enable => \register_fifo:fifo_data[0][19].ENA
enable => \register_fifo:fifo_data[0][18].ENA
enable => \register_fifo:fifo_data[0][17].ENA
enable => \register_fifo:fifo_data[0][16].ENA
enable => \register_fifo:fifo_data[0][15].ENA
enable => \register_fifo:fifo_data[0][14].ENA
enable => \register_fifo:fifo_data[0][13].ENA
enable => \register_fifo:fifo_data[0][12].ENA
enable => \register_fifo:fifo_data[0][11].ENA
enable => \register_fifo:fifo_data[0][10].ENA
enable => \register_fifo:fifo_data[0][9].ENA
enable => \register_fifo:fifo_data[0][8].ENA
enable => \register_fifo:fifo_data[0][7].ENA
enable => \register_fifo:fifo_data[0][6].ENA
enable => \register_fifo:fifo_data[0][5].ENA
enable => \register_fifo:fifo_data[0][4].ENA
enable => \register_fifo:fifo_data[0][3].ENA
enable => \register_fifo:fifo_data[0][2].ENA
enable => \register_fifo:fifo_data[0][1].ENA
enable => \register_fifo:fifo_data[0][0].ENA
datain[0] => \register_fifo:fifo_data[0][0].DATAIN
datain[1] => \register_fifo:fifo_data[0][1].DATAIN
datain[2] => \register_fifo:fifo_data[0][2].DATAIN
datain[3] => \register_fifo:fifo_data[0][3].DATAIN
datain[4] => \register_fifo:fifo_data[0][4].DATAIN
datain[5] => \register_fifo:fifo_data[0][5].DATAIN
datain[6] => \register_fifo:fifo_data[0][6].DATAIN
datain[7] => \register_fifo:fifo_data[0][7].DATAIN
datain[8] => \register_fifo:fifo_data[0][8].DATAIN
datain[9] => \register_fifo:fifo_data[0][9].DATAIN
datain[10] => \register_fifo:fifo_data[0][10].DATAIN
datain[11] => \register_fifo:fifo_data[0][11].DATAIN
datain[12] => \register_fifo:fifo_data[0][12].DATAIN
datain[13] => \register_fifo:fifo_data[0][13].DATAIN
datain[14] => \register_fifo:fifo_data[0][14].DATAIN
datain[15] => \register_fifo:fifo_data[0][15].DATAIN
datain[16] => \register_fifo:fifo_data[0][16].DATAIN
datain[17] => \register_fifo:fifo_data[0][17].DATAIN
datain[18] => \register_fifo:fifo_data[0][18].DATAIN
datain[19] => \register_fifo:fifo_data[0][19].DATAIN
datain[20] => \register_fifo:fifo_data[0][20].DATAIN
datain[21] => \register_fifo:fifo_data[0][21].DATAIN
dataout[0] <= \register_fifo:fifo_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[0][16].DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= \register_fifo:fifo_data[0][17].DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= \register_fifo:fifo_data[0][18].DB_MAX_OUTPUT_PORT_TYPE
dataout[19] <= \register_fifo:fifo_data[0][19].DB_MAX_OUTPUT_PORT_TYPE
dataout[20] <= \register_fifo:fifo_data[0][20].DB_MAX_OUTPUT_PORT_TYPE
dataout[21] <= \register_fifo:fifo_data[0][21].DB_MAX_OUTPUT_PORT_TYPE


|BeamForming|CIC:proc_chain[5].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[3].integration
clk => auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.clk
reset => auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.reset
ena => auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.enable
din[0] => Add0.IN22
din[1] => Add0.IN21
din[2] => Add0.IN20
din[3] => Add0.IN19
din[4] => Add0.IN18
din[5] => Add0.IN17
din[6] => Add0.IN16
din[7] => Add0.IN15
din[8] => Add0.IN14
din[9] => Add0.IN13
din[10] => Add0.IN12
din[11] => Add0.IN11
din[12] => Add0.IN10
din[13] => Add0.IN9
din[14] => Add0.IN8
din[15] => Add0.IN7
din[16] => Add0.IN6
din[17] => Add0.IN5
din[18] => Add0.IN4
din[19] => Add0.IN3
din[20] => Add0.IN2
din[21] => Add0.IN1
dout[0] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[0]
dout[1] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[1]
dout[2] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[2]
dout[3] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[3]
dout[4] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[4]
dout[5] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[5]
dout[6] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[6]
dout[7] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[7]
dout[8] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[8]
dout[9] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[9]
dout[10] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[10]
dout[11] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[11]
dout[12] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[12]
dout[13] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[13]
dout[14] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[14]
dout[15] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[15]
dout[16] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[16]
dout[17] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[17]
dout[18] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[18]
dout[19] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[19]
dout[20] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[20]
dout[21] <= auk_dspip_delay:glogic:integrator_pipeline_0_generate:u1.dataout[21]


|BeamForming|CIC:proc_chain[5].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_integrator:integrator[3].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
clk => \register_fifo:fifo_data[0][17].CLK
clk => \register_fifo:fifo_data[0][18].CLK
clk => \register_fifo:fifo_data[0][19].CLK
clk => \register_fifo:fifo_data[0][20].CLK
clk => \register_fifo:fifo_data[0][21].CLK
reset => \register_fifo:fifo_data[0][0].ACLR
reset => \register_fifo:fifo_data[0][1].ACLR
reset => \register_fifo:fifo_data[0][2].ACLR
reset => \register_fifo:fifo_data[0][3].ACLR
reset => \register_fifo:fifo_data[0][4].ACLR
reset => \register_fifo:fifo_data[0][5].ACLR
reset => \register_fifo:fifo_data[0][6].ACLR
reset => \register_fifo:fifo_data[0][7].ACLR
reset => \register_fifo:fifo_data[0][8].ACLR
reset => \register_fifo:fifo_data[0][9].ACLR
reset => \register_fifo:fifo_data[0][10].ACLR
reset => \register_fifo:fifo_data[0][11].ACLR
reset => \register_fifo:fifo_data[0][12].ACLR
reset => \register_fifo:fifo_data[0][13].ACLR
reset => \register_fifo:fifo_data[0][14].ACLR
reset => \register_fifo:fifo_data[0][15].ACLR
reset => \register_fifo:fifo_data[0][16].ACLR
reset => \register_fifo:fifo_data[0][17].ACLR
reset => \register_fifo:fifo_data[0][18].ACLR
reset => \register_fifo:fifo_data[0][19].ACLR
reset => \register_fifo:fifo_data[0][20].ACLR
reset => \register_fifo:fifo_data[0][21].ACLR
enable => \register_fifo:fifo_data[0][21].ENA
enable => \register_fifo:fifo_data[0][20].ENA
enable => \register_fifo:fifo_data[0][19].ENA
enable => \register_fifo:fifo_data[0][18].ENA
enable => \register_fifo:fifo_data[0][17].ENA
enable => \register_fifo:fifo_data[0][16].ENA
enable => \register_fifo:fifo_data[0][15].ENA
enable => \register_fifo:fifo_data[0][14].ENA
enable => \register_fifo:fifo_data[0][13].ENA
enable => \register_fifo:fifo_data[0][12].ENA
enable => \register_fifo:fifo_data[0][11].ENA
enable => \register_fifo:fifo_data[0][10].ENA
enable => \register_fifo:fifo_data[0][9].ENA
enable => \register_fifo:fifo_data[0][8].ENA
enable => \register_fifo:fifo_data[0][7].ENA
enable => \register_fifo:fifo_data[0][6].ENA
enable => \register_fifo:fifo_data[0][5].ENA
enable => \register_fifo:fifo_data[0][4].ENA
enable => \register_fifo:fifo_data[0][3].ENA
enable => \register_fifo:fifo_data[0][2].ENA
enable => \register_fifo:fifo_data[0][1].ENA
enable => \register_fifo:fifo_data[0][0].ENA
datain[0] => \register_fifo:fifo_data[0][0].DATAIN
datain[1] => \register_fifo:fifo_data[0][1].DATAIN
datain[2] => \register_fifo:fifo_data[0][2].DATAIN
datain[3] => \register_fifo:fifo_data[0][3].DATAIN
datain[4] => \register_fifo:fifo_data[0][4].DATAIN
datain[5] => \register_fifo:fifo_data[0][5].DATAIN
datain[6] => \register_fifo:fifo_data[0][6].DATAIN
datain[7] => \register_fifo:fifo_data[0][7].DATAIN
datain[8] => \register_fifo:fifo_data[0][8].DATAIN
datain[9] => \register_fifo:fifo_data[0][9].DATAIN
datain[10] => \register_fifo:fifo_data[0][10].DATAIN
datain[11] => \register_fifo:fifo_data[0][11].DATAIN
datain[12] => \register_fifo:fifo_data[0][12].DATAIN
datain[13] => \register_fifo:fifo_data[0][13].DATAIN
datain[14] => \register_fifo:fifo_data[0][14].DATAIN
datain[15] => \register_fifo:fifo_data[0][15].DATAIN
datain[16] => \register_fifo:fifo_data[0][16].DATAIN
datain[17] => \register_fifo:fifo_data[0][17].DATAIN
datain[18] => \register_fifo:fifo_data[0][18].DATAIN
datain[19] => \register_fifo:fifo_data[0][19].DATAIN
datain[20] => \register_fifo:fifo_data[0][20].DATAIN
datain[21] => \register_fifo:fifo_data[0][21].DATAIN
dataout[0] <= \register_fifo:fifo_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[0][16].DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= \register_fifo:fifo_data[0][17].DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= \register_fifo:fifo_data[0][18].DB_MAX_OUTPUT_PORT_TYPE
dataout[19] <= \register_fifo:fifo_data[0][19].DB_MAX_OUTPUT_PORT_TYPE
dataout[20] <= \register_fifo:fifo_data[0][20].DB_MAX_OUTPUT_PORT_TYPE
dataout[21] <= \register_fifo:fifo_data[0][21].DB_MAX_OUTPUT_PORT_TYPE


|BeamForming|CIC:proc_chain[5].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_downsample:vrc_en_0.first_dsample
clk => clk.IN2
ena => ena.IN1
reset => reset.IN2
din[0] => dout[0].DATAIN
din[1] => dout[1].DATAIN
din[2] => dout[2].DATAIN
din[3] => dout[3].DATAIN
din[4] => dout[4].DATAIN
din[5] => dout[5].DATAIN
din[6] => dout[6].DATAIN
din[7] => dout[7].DATAIN
din[8] => dout[8].DATAIN
din[9] => dout[9].DATAIN
din[10] => dout[10].DATAIN
din[11] => dout[11].DATAIN
din[12] => dout[12].DATAIN
din[13] => dout[13].DATAIN
din[14] => dout[14].DATAIN
din[15] => dout[15].DATAIN
din[16] => dout[16].DATAIN
din[17] => dout[17].DATAIN
din[18] => dout[18].DATAIN
din[19] => dout[19].DATAIN
din[20] => dout[20].DATAIN
din[21] => dout[21].DATAIN
dout[0] <= din[0].DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= din[1].DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= din[2].DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= din[3].DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= din[4].DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= din[5].DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= din[6].DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= din[7].DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= din[8].DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= din[9].DB_MAX_OUTPUT_PORT_TYPE
dout[10] <= din[10].DB_MAX_OUTPUT_PORT_TYPE
dout[11] <= din[11].DB_MAX_OUTPUT_PORT_TYPE
dout[12] <= din[12].DB_MAX_OUTPUT_PORT_TYPE
dout[13] <= din[13].DB_MAX_OUTPUT_PORT_TYPE
dout[14] <= din[14].DB_MAX_OUTPUT_PORT_TYPE
dout[15] <= din[15].DB_MAX_OUTPUT_PORT_TYPE
dout[16] <= din[16].DB_MAX_OUTPUT_PORT_TYPE
dout[17] <= din[17].DB_MAX_OUTPUT_PORT_TYPE
dout[18] <= din[18].DB_MAX_OUTPUT_PORT_TYPE
dout[19] <= din[19].DB_MAX_OUTPUT_PORT_TYPE
dout[20] <= din[20].DB_MAX_OUTPUT_PORT_TYPE
dout[21] <= din[21].DB_MAX_OUTPUT_PORT_TYPE
dout_valid <= dout_valid.DB_MAX_OUTPUT_PORT_TYPE


|BeamForming|CIC:proc_chain[5].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_downsample:vrc_en_0.first_dsample|counter_module:counter_fs_inst
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => count[5].CLK
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
counter_max[0] => Equal0.IN5
counter_max[1] => Equal0.IN4
counter_max[2] => Equal0.IN3
counter_max[3] => Equal0.IN2
counter_max[4] => Equal0.IN1
counter_max[5] => Equal0.IN0
counter_out[0] <= count[0].DB_MAX_OUTPUT_PORT_TYPE
counter_out[1] <= count[1].DB_MAX_OUTPUT_PORT_TYPE
counter_out[2] <= count[2].DB_MAX_OUTPUT_PORT_TYPE
counter_out[3] <= count[3].DB_MAX_OUTPUT_PORT_TYPE
counter_out[4] <= count[4].DB_MAX_OUTPUT_PORT_TYPE
counter_out[5] <= count[5].DB_MAX_OUTPUT_PORT_TYPE


|BeamForming|CIC:proc_chain[5].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_downsample:vrc_en_0.first_dsample|counter_module:counter_ch_inst
clk => count[0].CLK
clken => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
counter_max[0] => always0.IN1
counter_out[0] <= count[0].DB_MAX_OUTPUT_PORT_TYPE


|BeamForming|CIC:proc_chain[5].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator
clk => scfifo:buffer_FIFO.clock
data[0] => scfifo:buffer_FIFO.data[0]
data[1] => scfifo:buffer_FIFO.data[1]
data[2] => scfifo:buffer_FIFO.data[2]
data[3] => scfifo:buffer_FIFO.data[3]
data[4] => scfifo:buffer_FIFO.data[4]
data[5] => scfifo:buffer_FIFO.data[5]
data[6] => scfifo:buffer_FIFO.data[6]
data[7] => scfifo:buffer_FIFO.data[7]
data[8] => scfifo:buffer_FIFO.data[8]
data[9] => scfifo:buffer_FIFO.data[9]
data[10] => scfifo:buffer_FIFO.data[10]
data[11] => scfifo:buffer_FIFO.data[11]
data[12] => scfifo:buffer_FIFO.data[12]
data[13] => scfifo:buffer_FIFO.data[13]
data[14] => scfifo:buffer_FIFO.data[14]
data[15] => scfifo:buffer_FIFO.data[15]
data[16] => scfifo:buffer_FIFO.data[16]
data[17] => scfifo:buffer_FIFO.data[17]
data[18] => scfifo:buffer_FIFO.data[18]
data[19] => scfifo:buffer_FIFO.data[19]
data[20] => scfifo:buffer_FIFO.data[20]
data[21] => scfifo:buffer_FIFO.data[21]
clr => scfifo:buffer_FIFO.sclr
wrreq => scfifo:buffer_FIFO.wrreq
rdreq => scfifo:buffer_FIFO.rdreq
q[0] <= scfifo:buffer_FIFO.q[0]
q[1] <= scfifo:buffer_FIFO.q[1]
q[2] <= scfifo:buffer_FIFO.q[2]
q[3] <= scfifo:buffer_FIFO.q[3]
q[4] <= scfifo:buffer_FIFO.q[4]
q[5] <= scfifo:buffer_FIFO.q[5]
q[6] <= scfifo:buffer_FIFO.q[6]
q[7] <= scfifo:buffer_FIFO.q[7]
q[8] <= scfifo:buffer_FIFO.q[8]
q[9] <= scfifo:buffer_FIFO.q[9]
q[10] <= scfifo:buffer_FIFO.q[10]
q[11] <= scfifo:buffer_FIFO.q[11]
q[12] <= scfifo:buffer_FIFO.q[12]
q[13] <= scfifo:buffer_FIFO.q[13]
q[14] <= scfifo:buffer_FIFO.q[14]
q[15] <= scfifo:buffer_FIFO.q[15]
q[16] <= scfifo:buffer_FIFO.q[16]
q[17] <= scfifo:buffer_FIFO.q[17]
q[18] <= scfifo:buffer_FIFO.q[18]
q[19] <= scfifo:buffer_FIFO.q[19]
q[20] <= scfifo:buffer_FIFO.q[20]
q[21] <= scfifo:buffer_FIFO.q[21]


|BeamForming|CIC:proc_chain[5].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO
data[0] => scfifo_gm51:auto_generated.data[0]
data[1] => scfifo_gm51:auto_generated.data[1]
data[2] => scfifo_gm51:auto_generated.data[2]
data[3] => scfifo_gm51:auto_generated.data[3]
data[4] => scfifo_gm51:auto_generated.data[4]
data[5] => scfifo_gm51:auto_generated.data[5]
data[6] => scfifo_gm51:auto_generated.data[6]
data[7] => scfifo_gm51:auto_generated.data[7]
data[8] => scfifo_gm51:auto_generated.data[8]
data[9] => scfifo_gm51:auto_generated.data[9]
data[10] => scfifo_gm51:auto_generated.data[10]
data[11] => scfifo_gm51:auto_generated.data[11]
data[12] => scfifo_gm51:auto_generated.data[12]
data[13] => scfifo_gm51:auto_generated.data[13]
data[14] => scfifo_gm51:auto_generated.data[14]
data[15] => scfifo_gm51:auto_generated.data[15]
data[16] => scfifo_gm51:auto_generated.data[16]
data[17] => scfifo_gm51:auto_generated.data[17]
data[18] => scfifo_gm51:auto_generated.data[18]
data[19] => scfifo_gm51:auto_generated.data[19]
data[20] => scfifo_gm51:auto_generated.data[20]
data[21] => scfifo_gm51:auto_generated.data[21]
q[0] <= scfifo_gm51:auto_generated.q[0]
q[1] <= scfifo_gm51:auto_generated.q[1]
q[2] <= scfifo_gm51:auto_generated.q[2]
q[3] <= scfifo_gm51:auto_generated.q[3]
q[4] <= scfifo_gm51:auto_generated.q[4]
q[5] <= scfifo_gm51:auto_generated.q[5]
q[6] <= scfifo_gm51:auto_generated.q[6]
q[7] <= scfifo_gm51:auto_generated.q[7]
q[8] <= scfifo_gm51:auto_generated.q[8]
q[9] <= scfifo_gm51:auto_generated.q[9]
q[10] <= scfifo_gm51:auto_generated.q[10]
q[11] <= scfifo_gm51:auto_generated.q[11]
q[12] <= scfifo_gm51:auto_generated.q[12]
q[13] <= scfifo_gm51:auto_generated.q[13]
q[14] <= scfifo_gm51:auto_generated.q[14]
q[15] <= scfifo_gm51:auto_generated.q[15]
q[16] <= scfifo_gm51:auto_generated.q[16]
q[17] <= scfifo_gm51:auto_generated.q[17]
q[18] <= scfifo_gm51:auto_generated.q[18]
q[19] <= scfifo_gm51:auto_generated.q[19]
q[20] <= scfifo_gm51:auto_generated.q[20]
q[21] <= scfifo_gm51:auto_generated.q[21]
wrreq => scfifo_gm51:auto_generated.wrreq
rdreq => scfifo_gm51:auto_generated.rdreq
clock => scfifo_gm51:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => scfifo_gm51:auto_generated.sclr
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= <GND>
full <= <GND>
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= <GND>
usedw[1] <= <GND>


|BeamForming|CIC:proc_chain[5].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_gm51:auto_generated
clock => a_dpfifo_rju:dpfifo.clock
data[0] => a_dpfifo_rju:dpfifo.data[0]
data[1] => a_dpfifo_rju:dpfifo.data[1]
data[2] => a_dpfifo_rju:dpfifo.data[2]
data[3] => a_dpfifo_rju:dpfifo.data[3]
data[4] => a_dpfifo_rju:dpfifo.data[4]
data[5] => a_dpfifo_rju:dpfifo.data[5]
data[6] => a_dpfifo_rju:dpfifo.data[6]
data[7] => a_dpfifo_rju:dpfifo.data[7]
data[8] => a_dpfifo_rju:dpfifo.data[8]
data[9] => a_dpfifo_rju:dpfifo.data[9]
data[10] => a_dpfifo_rju:dpfifo.data[10]
data[11] => a_dpfifo_rju:dpfifo.data[11]
data[12] => a_dpfifo_rju:dpfifo.data[12]
data[13] => a_dpfifo_rju:dpfifo.data[13]
data[14] => a_dpfifo_rju:dpfifo.data[14]
data[15] => a_dpfifo_rju:dpfifo.data[15]
data[16] => a_dpfifo_rju:dpfifo.data[16]
data[17] => a_dpfifo_rju:dpfifo.data[17]
data[18] => a_dpfifo_rju:dpfifo.data[18]
data[19] => a_dpfifo_rju:dpfifo.data[19]
data[20] => a_dpfifo_rju:dpfifo.data[20]
data[21] => a_dpfifo_rju:dpfifo.data[21]
q[0] <= a_dpfifo_rju:dpfifo.q[0]
q[1] <= a_dpfifo_rju:dpfifo.q[1]
q[2] <= a_dpfifo_rju:dpfifo.q[2]
q[3] <= a_dpfifo_rju:dpfifo.q[3]
q[4] <= a_dpfifo_rju:dpfifo.q[4]
q[5] <= a_dpfifo_rju:dpfifo.q[5]
q[6] <= a_dpfifo_rju:dpfifo.q[6]
q[7] <= a_dpfifo_rju:dpfifo.q[7]
q[8] <= a_dpfifo_rju:dpfifo.q[8]
q[9] <= a_dpfifo_rju:dpfifo.q[9]
q[10] <= a_dpfifo_rju:dpfifo.q[10]
q[11] <= a_dpfifo_rju:dpfifo.q[11]
q[12] <= a_dpfifo_rju:dpfifo.q[12]
q[13] <= a_dpfifo_rju:dpfifo.q[13]
q[14] <= a_dpfifo_rju:dpfifo.q[14]
q[15] <= a_dpfifo_rju:dpfifo.q[15]
q[16] <= a_dpfifo_rju:dpfifo.q[16]
q[17] <= a_dpfifo_rju:dpfifo.q[17]
q[18] <= a_dpfifo_rju:dpfifo.q[18]
q[19] <= a_dpfifo_rju:dpfifo.q[19]
q[20] <= a_dpfifo_rju:dpfifo.q[20]
q[21] <= a_dpfifo_rju:dpfifo.q[21]
rdreq => a_dpfifo_rju:dpfifo.rreq
sclr => a_dpfifo_rju:dpfifo.sclr
wrreq => a_dpfifo_rju:dpfifo.wreq


|BeamForming|CIC:proc_chain[5].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_gm51:auto_generated|a_dpfifo_rju:dpfifo
clock => altsyncram_17h1:FIFOram.clock0
clock => altsyncram_17h1:FIFOram.clock1
clock => cntr_q9b:rd_ptr_msb.clock
clock => cntr_7a7:usedw_counter.clock
clock => cntr_r9b:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => wrreq_delay.CLK
data[0] => altsyncram_17h1:FIFOram.data_a[0]
data[1] => altsyncram_17h1:FIFOram.data_a[1]
data[2] => altsyncram_17h1:FIFOram.data_a[2]
data[3] => altsyncram_17h1:FIFOram.data_a[3]
data[4] => altsyncram_17h1:FIFOram.data_a[4]
data[5] => altsyncram_17h1:FIFOram.data_a[5]
data[6] => altsyncram_17h1:FIFOram.data_a[6]
data[7] => altsyncram_17h1:FIFOram.data_a[7]
data[8] => altsyncram_17h1:FIFOram.data_a[8]
data[9] => altsyncram_17h1:FIFOram.data_a[9]
data[10] => altsyncram_17h1:FIFOram.data_a[10]
data[11] => altsyncram_17h1:FIFOram.data_a[11]
data[12] => altsyncram_17h1:FIFOram.data_a[12]
data[13] => altsyncram_17h1:FIFOram.data_a[13]
data[14] => altsyncram_17h1:FIFOram.data_a[14]
data[15] => altsyncram_17h1:FIFOram.data_a[15]
data[16] => altsyncram_17h1:FIFOram.data_a[16]
data[17] => altsyncram_17h1:FIFOram.data_a[17]
data[18] => altsyncram_17h1:FIFOram.data_a[18]
data[19] => altsyncram_17h1:FIFOram.data_a[19]
data[20] => altsyncram_17h1:FIFOram.data_a[20]
data[21] => altsyncram_17h1:FIFOram.data_a[21]
q[0] <= altsyncram_17h1:FIFOram.q_b[0]
q[1] <= altsyncram_17h1:FIFOram.q_b[1]
q[2] <= altsyncram_17h1:FIFOram.q_b[2]
q[3] <= altsyncram_17h1:FIFOram.q_b[3]
q[4] <= altsyncram_17h1:FIFOram.q_b[4]
q[5] <= altsyncram_17h1:FIFOram.q_b[5]
q[6] <= altsyncram_17h1:FIFOram.q_b[6]
q[7] <= altsyncram_17h1:FIFOram.q_b[7]
q[8] <= altsyncram_17h1:FIFOram.q_b[8]
q[9] <= altsyncram_17h1:FIFOram.q_b[9]
q[10] <= altsyncram_17h1:FIFOram.q_b[10]
q[11] <= altsyncram_17h1:FIFOram.q_b[11]
q[12] <= altsyncram_17h1:FIFOram.q_b[12]
q[13] <= altsyncram_17h1:FIFOram.q_b[13]
q[14] <= altsyncram_17h1:FIFOram.q_b[14]
q[15] <= altsyncram_17h1:FIFOram.q_b[15]
q[16] <= altsyncram_17h1:FIFOram.q_b[16]
q[17] <= altsyncram_17h1:FIFOram.q_b[17]
q[18] <= altsyncram_17h1:FIFOram.q_b[18]
q[19] <= altsyncram_17h1:FIFOram.q_b[19]
q[20] <= altsyncram_17h1:FIFOram.q_b[20]
q[21] <= altsyncram_17h1:FIFOram.q_b[21]
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => cntr_q9b:rd_ptr_msb.sclr
sclr => cntr_7a7:usedw_counter.sclr
sclr => cntr_r9b:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
wreq => valid_wreq.IN0


|BeamForming|CIC:proc_chain[5].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_gm51:auto_generated|a_dpfifo_rju:dpfifo|altsyncram_17h1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
clocken1 => ram_block1a9.ENA1
clocken1 => ram_block1a10.ENA1
clocken1 => ram_block1a11.ENA1
clocken1 => ram_block1a12.ENA1
clocken1 => ram_block1a13.ENA1
clocken1 => ram_block1a14.ENA1
clocken1 => ram_block1a15.ENA1
clocken1 => ram_block1a16.ENA1
clocken1 => ram_block1a17.ENA1
clocken1 => ram_block1a18.ENA1
clocken1 => ram_block1a19.ENA1
clocken1 => ram_block1a20.ENA1
clocken1 => ram_block1a21.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE


|BeamForming|CIC:proc_chain[5].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_gm51:auto_generated|a_dpfifo_rju:dpfifo|cmpr_fs8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => aneb_result_wire[0].IN0
dataa[1] => aneb_result_wire[0].IN0
datab[0] => aneb_result_wire[0].IN1
datab[1] => aneb_result_wire[0].IN1


|BeamForming|CIC:proc_chain[5].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_gm51:auto_generated|a_dpfifo_rju:dpfifo|cmpr_fs8:two_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => aneb_result_wire[0].IN0
dataa[1] => aneb_result_wire[0].IN0
datab[0] => aneb_result_wire[0].IN1
datab[1] => aneb_result_wire[0].IN1


|BeamForming|CIC:proc_chain[5].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_gm51:auto_generated|a_dpfifo_rju:dpfifo|cntr_q9b:rd_ptr_msb
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|BeamForming|CIC:proc_chain[5].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_gm51:auto_generated|a_dpfifo_rju:dpfifo|cntr_7a7:usedw_counter
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB


|BeamForming|CIC:proc_chain[5].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_gm51:auto_generated|a_dpfifo_rju:dpfifo|cntr_r9b:wr_ptr
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|BeamForming|CIC:proc_chain[5].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:latency_cnt_inst
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
counter_max[0] => Equal0.IN3
counter_max[1] => Equal0.IN2
counter_max[2] => Equal0.IN1
counter_max[3] => Equal0.IN0
counter_out[0] <= count[0].DB_MAX_OUTPUT_PORT_TYPE
counter_out[1] <= count[1].DB_MAX_OUTPUT_PORT_TYPE
counter_out[2] <= count[2].DB_MAX_OUTPUT_PORT_TYPE
counter_out[3] <= count[3].DB_MAX_OUTPUT_PORT_TYPE


|BeamForming|CIC:proc_chain[5].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:channel_out_int_inst
clk => count[0].CLK
clk => count[-1].CLK
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
counter_max[0] => Equal0.IN1
counter_max[-1] => Equal0.IN0
counter_out[0] <= count[0].DB_MAX_OUTPUT_PORT_TYPE
counter_out[-1] <= count[-1].DB_MAX_OUTPUT_PORT_TYPE


|BeamForming|CIC:proc_chain[5].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:rate_cnt_inst
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => count[5].CLK
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
counter_max[0] => Equal0.IN5
counter_max[1] => Equal0.IN4
counter_max[2] => Equal0.IN3
counter_max[3] => Equal0.IN2
counter_max[4] => Equal0.IN1
counter_max[5] => Equal0.IN0
counter_out[0] <= count[0].DB_MAX_OUTPUT_PORT_TYPE
counter_out[1] <= count[1].DB_MAX_OUTPUT_PORT_TYPE
counter_out[2] <= count[2].DB_MAX_OUTPUT_PORT_TYPE
counter_out[3] <= count[3].DB_MAX_OUTPUT_PORT_TYPE
counter_out[4] <= count[4].DB_MAX_OUTPUT_PORT_TYPE
counter_out[5] <= count[5].DB_MAX_OUTPUT_PORT_TYPE


|BeamForming|CIC:proc_chain[5].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[0].auk_dsp_diff
clk => auk_dspip_delay:glogic:u0.clk
clk => dout_valid~reg0.CLK
clk => dout[0]~reg0.CLK
clk => dout[1]~reg0.CLK
clk => dout[2]~reg0.CLK
clk => dout[3]~reg0.CLK
clk => dout[4]~reg0.CLK
clk => dout[5]~reg0.CLK
clk => dout[6]~reg0.CLK
clk => dout[7]~reg0.CLK
clk => dout[8]~reg0.CLK
clk => dout[9]~reg0.CLK
clk => dout[10]~reg0.CLK
clk => dout[11]~reg0.CLK
clk => dout[12]~reg0.CLK
clk => dout[13]~reg0.CLK
clk => dout[14]~reg0.CLK
clk => dout[15]~reg0.CLK
clk => dout[16]~reg0.CLK
clk => dout[17]~reg0.CLK
clk => dout[18]~reg0.CLK
clk => dout[19]~reg0.CLK
clk => dout[20]~reg0.CLK
clk => dout[21]~reg0.CLK
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout_valid.OUTPUTSELECT
reset => auk_dspip_delay:glogic:u0.reset
ena => ena_and_valid.IN0
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout_valid.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout_valid.DATAB
din_valid => ena_and_valid.IN1
din[0] => Add0.IN44
din[0] => auk_dspip_delay:glogic:u0.datain[0]
din[1] => Add0.IN43
din[1] => auk_dspip_delay:glogic:u0.datain[1]
din[2] => Add0.IN42
din[2] => auk_dspip_delay:glogic:u0.datain[2]
din[3] => Add0.IN41
din[3] => auk_dspip_delay:glogic:u0.datain[3]
din[4] => Add0.IN40
din[4] => auk_dspip_delay:glogic:u0.datain[4]
din[5] => Add0.IN39
din[5] => auk_dspip_delay:glogic:u0.datain[5]
din[6] => Add0.IN38
din[6] => auk_dspip_delay:glogic:u0.datain[6]
din[7] => Add0.IN37
din[7] => auk_dspip_delay:glogic:u0.datain[7]
din[8] => Add0.IN36
din[8] => auk_dspip_delay:glogic:u0.datain[8]
din[9] => Add0.IN35
din[9] => auk_dspip_delay:glogic:u0.datain[9]
din[10] => Add0.IN34
din[10] => auk_dspip_delay:glogic:u0.datain[10]
din[11] => Add0.IN33
din[11] => auk_dspip_delay:glogic:u0.datain[11]
din[12] => Add0.IN32
din[12] => auk_dspip_delay:glogic:u0.datain[12]
din[13] => Add0.IN31
din[13] => auk_dspip_delay:glogic:u0.datain[13]
din[14] => Add0.IN30
din[14] => auk_dspip_delay:glogic:u0.datain[14]
din[15] => Add0.IN29
din[15] => auk_dspip_delay:glogic:u0.datain[15]
din[16] => Add0.IN28
din[16] => auk_dspip_delay:glogic:u0.datain[16]
din[17] => Add0.IN27
din[17] => auk_dspip_delay:glogic:u0.datain[17]
din[18] => Add0.IN26
din[18] => auk_dspip_delay:glogic:u0.datain[18]
din[19] => Add0.IN25
din[19] => auk_dspip_delay:glogic:u0.datain[19]
din[20] => Add0.IN24
din[20] => auk_dspip_delay:glogic:u0.datain[20]
din[21] => Add0.IN23
din[21] => auk_dspip_delay:glogic:u0.datain[21]
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= dout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= dout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[10] <= dout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[11] <= dout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[12] <= dout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[13] <= dout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[14] <= dout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[15] <= dout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[16] <= dout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[17] <= dout[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[18] <= dout[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[19] <= dout[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[20] <= dout[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[21] <= dout[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout_valid <= dout_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE


|BeamForming|CIC:proc_chain[5].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
clk => \register_fifo:fifo_data[0][17].CLK
clk => \register_fifo:fifo_data[0][18].CLK
clk => \register_fifo:fifo_data[0][19].CLK
clk => \register_fifo:fifo_data[0][20].CLK
clk => \register_fifo:fifo_data[0][21].CLK
reset => \register_fifo:fifo_data[0][0].ACLR
reset => \register_fifo:fifo_data[0][1].ACLR
reset => \register_fifo:fifo_data[0][2].ACLR
reset => \register_fifo:fifo_data[0][3].ACLR
reset => \register_fifo:fifo_data[0][4].ACLR
reset => \register_fifo:fifo_data[0][5].ACLR
reset => \register_fifo:fifo_data[0][6].ACLR
reset => \register_fifo:fifo_data[0][7].ACLR
reset => \register_fifo:fifo_data[0][8].ACLR
reset => \register_fifo:fifo_data[0][9].ACLR
reset => \register_fifo:fifo_data[0][10].ACLR
reset => \register_fifo:fifo_data[0][11].ACLR
reset => \register_fifo:fifo_data[0][12].ACLR
reset => \register_fifo:fifo_data[0][13].ACLR
reset => \register_fifo:fifo_data[0][14].ACLR
reset => \register_fifo:fifo_data[0][15].ACLR
reset => \register_fifo:fifo_data[0][16].ACLR
reset => \register_fifo:fifo_data[0][17].ACLR
reset => \register_fifo:fifo_data[0][18].ACLR
reset => \register_fifo:fifo_data[0][19].ACLR
reset => \register_fifo:fifo_data[0][20].ACLR
reset => \register_fifo:fifo_data[0][21].ACLR
enable => \register_fifo:fifo_data[0][21].ENA
enable => \register_fifo:fifo_data[0][20].ENA
enable => \register_fifo:fifo_data[0][19].ENA
enable => \register_fifo:fifo_data[0][18].ENA
enable => \register_fifo:fifo_data[0][17].ENA
enable => \register_fifo:fifo_data[0][16].ENA
enable => \register_fifo:fifo_data[0][15].ENA
enable => \register_fifo:fifo_data[0][14].ENA
enable => \register_fifo:fifo_data[0][13].ENA
enable => \register_fifo:fifo_data[0][12].ENA
enable => \register_fifo:fifo_data[0][11].ENA
enable => \register_fifo:fifo_data[0][10].ENA
enable => \register_fifo:fifo_data[0][9].ENA
enable => \register_fifo:fifo_data[0][8].ENA
enable => \register_fifo:fifo_data[0][7].ENA
enable => \register_fifo:fifo_data[0][6].ENA
enable => \register_fifo:fifo_data[0][5].ENA
enable => \register_fifo:fifo_data[0][4].ENA
enable => \register_fifo:fifo_data[0][3].ENA
enable => \register_fifo:fifo_data[0][2].ENA
enable => \register_fifo:fifo_data[0][1].ENA
enable => \register_fifo:fifo_data[0][0].ENA
datain[0] => \register_fifo:fifo_data[0][0].DATAIN
datain[1] => \register_fifo:fifo_data[0][1].DATAIN
datain[2] => \register_fifo:fifo_data[0][2].DATAIN
datain[3] => \register_fifo:fifo_data[0][3].DATAIN
datain[4] => \register_fifo:fifo_data[0][4].DATAIN
datain[5] => \register_fifo:fifo_data[0][5].DATAIN
datain[6] => \register_fifo:fifo_data[0][6].DATAIN
datain[7] => \register_fifo:fifo_data[0][7].DATAIN
datain[8] => \register_fifo:fifo_data[0][8].DATAIN
datain[9] => \register_fifo:fifo_data[0][9].DATAIN
datain[10] => \register_fifo:fifo_data[0][10].DATAIN
datain[11] => \register_fifo:fifo_data[0][11].DATAIN
datain[12] => \register_fifo:fifo_data[0][12].DATAIN
datain[13] => \register_fifo:fifo_data[0][13].DATAIN
datain[14] => \register_fifo:fifo_data[0][14].DATAIN
datain[15] => \register_fifo:fifo_data[0][15].DATAIN
datain[16] => \register_fifo:fifo_data[0][16].DATAIN
datain[17] => \register_fifo:fifo_data[0][17].DATAIN
datain[18] => \register_fifo:fifo_data[0][18].DATAIN
datain[19] => \register_fifo:fifo_data[0][19].DATAIN
datain[20] => \register_fifo:fifo_data[0][20].DATAIN
datain[21] => \register_fifo:fifo_data[0][21].DATAIN
dataout[0] <= \register_fifo:fifo_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[0][16].DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= \register_fifo:fifo_data[0][17].DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= \register_fifo:fifo_data[0][18].DB_MAX_OUTPUT_PORT_TYPE
dataout[19] <= \register_fifo:fifo_data[0][19].DB_MAX_OUTPUT_PORT_TYPE
dataout[20] <= \register_fifo:fifo_data[0][20].DB_MAX_OUTPUT_PORT_TYPE
dataout[21] <= \register_fifo:fifo_data[0][21].DB_MAX_OUTPUT_PORT_TYPE


|BeamForming|CIC:proc_chain[5].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[1].auk_dsp_diff
clk => auk_dspip_delay:glogic:u0.clk
clk => dout_valid~reg0.CLK
clk => dout[0]~reg0.CLK
clk => dout[1]~reg0.CLK
clk => dout[2]~reg0.CLK
clk => dout[3]~reg0.CLK
clk => dout[4]~reg0.CLK
clk => dout[5]~reg0.CLK
clk => dout[6]~reg0.CLK
clk => dout[7]~reg0.CLK
clk => dout[8]~reg0.CLK
clk => dout[9]~reg0.CLK
clk => dout[10]~reg0.CLK
clk => dout[11]~reg0.CLK
clk => dout[12]~reg0.CLK
clk => dout[13]~reg0.CLK
clk => dout[14]~reg0.CLK
clk => dout[15]~reg0.CLK
clk => dout[16]~reg0.CLK
clk => dout[17]~reg0.CLK
clk => dout[18]~reg0.CLK
clk => dout[19]~reg0.CLK
clk => dout[20]~reg0.CLK
clk => dout[21]~reg0.CLK
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout_valid.OUTPUTSELECT
reset => auk_dspip_delay:glogic:u0.reset
ena => ena_and_valid.IN0
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout_valid.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout_valid.DATAB
din_valid => ena_and_valid.IN1
din[0] => Add0.IN44
din[0] => auk_dspip_delay:glogic:u0.datain[0]
din[1] => Add0.IN43
din[1] => auk_dspip_delay:glogic:u0.datain[1]
din[2] => Add0.IN42
din[2] => auk_dspip_delay:glogic:u0.datain[2]
din[3] => Add0.IN41
din[3] => auk_dspip_delay:glogic:u0.datain[3]
din[4] => Add0.IN40
din[4] => auk_dspip_delay:glogic:u0.datain[4]
din[5] => Add0.IN39
din[5] => auk_dspip_delay:glogic:u0.datain[5]
din[6] => Add0.IN38
din[6] => auk_dspip_delay:glogic:u0.datain[6]
din[7] => Add0.IN37
din[7] => auk_dspip_delay:glogic:u0.datain[7]
din[8] => Add0.IN36
din[8] => auk_dspip_delay:glogic:u0.datain[8]
din[9] => Add0.IN35
din[9] => auk_dspip_delay:glogic:u0.datain[9]
din[10] => Add0.IN34
din[10] => auk_dspip_delay:glogic:u0.datain[10]
din[11] => Add0.IN33
din[11] => auk_dspip_delay:glogic:u0.datain[11]
din[12] => Add0.IN32
din[12] => auk_dspip_delay:glogic:u0.datain[12]
din[13] => Add0.IN31
din[13] => auk_dspip_delay:glogic:u0.datain[13]
din[14] => Add0.IN30
din[14] => auk_dspip_delay:glogic:u0.datain[14]
din[15] => Add0.IN29
din[15] => auk_dspip_delay:glogic:u0.datain[15]
din[16] => Add0.IN28
din[16] => auk_dspip_delay:glogic:u0.datain[16]
din[17] => Add0.IN27
din[17] => auk_dspip_delay:glogic:u0.datain[17]
din[18] => Add0.IN26
din[18] => auk_dspip_delay:glogic:u0.datain[18]
din[19] => Add0.IN25
din[19] => auk_dspip_delay:glogic:u0.datain[19]
din[20] => Add0.IN24
din[20] => auk_dspip_delay:glogic:u0.datain[20]
din[21] => Add0.IN23
din[21] => auk_dspip_delay:glogic:u0.datain[21]
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= dout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= dout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[10] <= dout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[11] <= dout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[12] <= dout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[13] <= dout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[14] <= dout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[15] <= dout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[16] <= dout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[17] <= dout[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[18] <= dout[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[19] <= dout[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[20] <= dout[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[21] <= dout[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout_valid <= dout_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE


|BeamForming|CIC:proc_chain[5].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
clk => \register_fifo:fifo_data[0][17].CLK
clk => \register_fifo:fifo_data[0][18].CLK
clk => \register_fifo:fifo_data[0][19].CLK
clk => \register_fifo:fifo_data[0][20].CLK
clk => \register_fifo:fifo_data[0][21].CLK
reset => \register_fifo:fifo_data[0][0].ACLR
reset => \register_fifo:fifo_data[0][1].ACLR
reset => \register_fifo:fifo_data[0][2].ACLR
reset => \register_fifo:fifo_data[0][3].ACLR
reset => \register_fifo:fifo_data[0][4].ACLR
reset => \register_fifo:fifo_data[0][5].ACLR
reset => \register_fifo:fifo_data[0][6].ACLR
reset => \register_fifo:fifo_data[0][7].ACLR
reset => \register_fifo:fifo_data[0][8].ACLR
reset => \register_fifo:fifo_data[0][9].ACLR
reset => \register_fifo:fifo_data[0][10].ACLR
reset => \register_fifo:fifo_data[0][11].ACLR
reset => \register_fifo:fifo_data[0][12].ACLR
reset => \register_fifo:fifo_data[0][13].ACLR
reset => \register_fifo:fifo_data[0][14].ACLR
reset => \register_fifo:fifo_data[0][15].ACLR
reset => \register_fifo:fifo_data[0][16].ACLR
reset => \register_fifo:fifo_data[0][17].ACLR
reset => \register_fifo:fifo_data[0][18].ACLR
reset => \register_fifo:fifo_data[0][19].ACLR
reset => \register_fifo:fifo_data[0][20].ACLR
reset => \register_fifo:fifo_data[0][21].ACLR
enable => \register_fifo:fifo_data[0][21].ENA
enable => \register_fifo:fifo_data[0][20].ENA
enable => \register_fifo:fifo_data[0][19].ENA
enable => \register_fifo:fifo_data[0][18].ENA
enable => \register_fifo:fifo_data[0][17].ENA
enable => \register_fifo:fifo_data[0][16].ENA
enable => \register_fifo:fifo_data[0][15].ENA
enable => \register_fifo:fifo_data[0][14].ENA
enable => \register_fifo:fifo_data[0][13].ENA
enable => \register_fifo:fifo_data[0][12].ENA
enable => \register_fifo:fifo_data[0][11].ENA
enable => \register_fifo:fifo_data[0][10].ENA
enable => \register_fifo:fifo_data[0][9].ENA
enable => \register_fifo:fifo_data[0][8].ENA
enable => \register_fifo:fifo_data[0][7].ENA
enable => \register_fifo:fifo_data[0][6].ENA
enable => \register_fifo:fifo_data[0][5].ENA
enable => \register_fifo:fifo_data[0][4].ENA
enable => \register_fifo:fifo_data[0][3].ENA
enable => \register_fifo:fifo_data[0][2].ENA
enable => \register_fifo:fifo_data[0][1].ENA
enable => \register_fifo:fifo_data[0][0].ENA
datain[0] => \register_fifo:fifo_data[0][0].DATAIN
datain[1] => \register_fifo:fifo_data[0][1].DATAIN
datain[2] => \register_fifo:fifo_data[0][2].DATAIN
datain[3] => \register_fifo:fifo_data[0][3].DATAIN
datain[4] => \register_fifo:fifo_data[0][4].DATAIN
datain[5] => \register_fifo:fifo_data[0][5].DATAIN
datain[6] => \register_fifo:fifo_data[0][6].DATAIN
datain[7] => \register_fifo:fifo_data[0][7].DATAIN
datain[8] => \register_fifo:fifo_data[0][8].DATAIN
datain[9] => \register_fifo:fifo_data[0][9].DATAIN
datain[10] => \register_fifo:fifo_data[0][10].DATAIN
datain[11] => \register_fifo:fifo_data[0][11].DATAIN
datain[12] => \register_fifo:fifo_data[0][12].DATAIN
datain[13] => \register_fifo:fifo_data[0][13].DATAIN
datain[14] => \register_fifo:fifo_data[0][14].DATAIN
datain[15] => \register_fifo:fifo_data[0][15].DATAIN
datain[16] => \register_fifo:fifo_data[0][16].DATAIN
datain[17] => \register_fifo:fifo_data[0][17].DATAIN
datain[18] => \register_fifo:fifo_data[0][18].DATAIN
datain[19] => \register_fifo:fifo_data[0][19].DATAIN
datain[20] => \register_fifo:fifo_data[0][20].DATAIN
datain[21] => \register_fifo:fifo_data[0][21].DATAIN
dataout[0] <= \register_fifo:fifo_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[0][16].DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= \register_fifo:fifo_data[0][17].DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= \register_fifo:fifo_data[0][18].DB_MAX_OUTPUT_PORT_TYPE
dataout[19] <= \register_fifo:fifo_data[0][19].DB_MAX_OUTPUT_PORT_TYPE
dataout[20] <= \register_fifo:fifo_data[0][20].DB_MAX_OUTPUT_PORT_TYPE
dataout[21] <= \register_fifo:fifo_data[0][21].DB_MAX_OUTPUT_PORT_TYPE


|BeamForming|CIC:proc_chain[5].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[2].auk_dsp_diff
clk => auk_dspip_delay:glogic:u0.clk
clk => dout_valid~reg0.CLK
clk => dout[0]~reg0.CLK
clk => dout[1]~reg0.CLK
clk => dout[2]~reg0.CLK
clk => dout[3]~reg0.CLK
clk => dout[4]~reg0.CLK
clk => dout[5]~reg0.CLK
clk => dout[6]~reg0.CLK
clk => dout[7]~reg0.CLK
clk => dout[8]~reg0.CLK
clk => dout[9]~reg0.CLK
clk => dout[10]~reg0.CLK
clk => dout[11]~reg0.CLK
clk => dout[12]~reg0.CLK
clk => dout[13]~reg0.CLK
clk => dout[14]~reg0.CLK
clk => dout[15]~reg0.CLK
clk => dout[16]~reg0.CLK
clk => dout[17]~reg0.CLK
clk => dout[18]~reg0.CLK
clk => dout[19]~reg0.CLK
clk => dout[20]~reg0.CLK
clk => dout[21]~reg0.CLK
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout_valid.OUTPUTSELECT
reset => auk_dspip_delay:glogic:u0.reset
ena => ena_and_valid.IN0
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout_valid.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout_valid.DATAB
din_valid => ena_and_valid.IN1
din[0] => Add0.IN44
din[0] => auk_dspip_delay:glogic:u0.datain[0]
din[1] => Add0.IN43
din[1] => auk_dspip_delay:glogic:u0.datain[1]
din[2] => Add0.IN42
din[2] => auk_dspip_delay:glogic:u0.datain[2]
din[3] => Add0.IN41
din[3] => auk_dspip_delay:glogic:u0.datain[3]
din[4] => Add0.IN40
din[4] => auk_dspip_delay:glogic:u0.datain[4]
din[5] => Add0.IN39
din[5] => auk_dspip_delay:glogic:u0.datain[5]
din[6] => Add0.IN38
din[6] => auk_dspip_delay:glogic:u0.datain[6]
din[7] => Add0.IN37
din[7] => auk_dspip_delay:glogic:u0.datain[7]
din[8] => Add0.IN36
din[8] => auk_dspip_delay:glogic:u0.datain[8]
din[9] => Add0.IN35
din[9] => auk_dspip_delay:glogic:u0.datain[9]
din[10] => Add0.IN34
din[10] => auk_dspip_delay:glogic:u0.datain[10]
din[11] => Add0.IN33
din[11] => auk_dspip_delay:glogic:u0.datain[11]
din[12] => Add0.IN32
din[12] => auk_dspip_delay:glogic:u0.datain[12]
din[13] => Add0.IN31
din[13] => auk_dspip_delay:glogic:u0.datain[13]
din[14] => Add0.IN30
din[14] => auk_dspip_delay:glogic:u0.datain[14]
din[15] => Add0.IN29
din[15] => auk_dspip_delay:glogic:u0.datain[15]
din[16] => Add0.IN28
din[16] => auk_dspip_delay:glogic:u0.datain[16]
din[17] => Add0.IN27
din[17] => auk_dspip_delay:glogic:u0.datain[17]
din[18] => Add0.IN26
din[18] => auk_dspip_delay:glogic:u0.datain[18]
din[19] => Add0.IN25
din[19] => auk_dspip_delay:glogic:u0.datain[19]
din[20] => Add0.IN24
din[20] => auk_dspip_delay:glogic:u0.datain[20]
din[21] => Add0.IN23
din[21] => auk_dspip_delay:glogic:u0.datain[21]
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= dout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= dout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[10] <= dout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[11] <= dout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[12] <= dout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[13] <= dout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[14] <= dout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[15] <= dout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[16] <= dout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[17] <= dout[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[18] <= dout[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[19] <= dout[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[20] <= dout[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[21] <= dout[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout_valid <= dout_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE


|BeamForming|CIC:proc_chain[5].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
clk => \register_fifo:fifo_data[0][17].CLK
clk => \register_fifo:fifo_data[0][18].CLK
clk => \register_fifo:fifo_data[0][19].CLK
clk => \register_fifo:fifo_data[0][20].CLK
clk => \register_fifo:fifo_data[0][21].CLK
reset => \register_fifo:fifo_data[0][0].ACLR
reset => \register_fifo:fifo_data[0][1].ACLR
reset => \register_fifo:fifo_data[0][2].ACLR
reset => \register_fifo:fifo_data[0][3].ACLR
reset => \register_fifo:fifo_data[0][4].ACLR
reset => \register_fifo:fifo_data[0][5].ACLR
reset => \register_fifo:fifo_data[0][6].ACLR
reset => \register_fifo:fifo_data[0][7].ACLR
reset => \register_fifo:fifo_data[0][8].ACLR
reset => \register_fifo:fifo_data[0][9].ACLR
reset => \register_fifo:fifo_data[0][10].ACLR
reset => \register_fifo:fifo_data[0][11].ACLR
reset => \register_fifo:fifo_data[0][12].ACLR
reset => \register_fifo:fifo_data[0][13].ACLR
reset => \register_fifo:fifo_data[0][14].ACLR
reset => \register_fifo:fifo_data[0][15].ACLR
reset => \register_fifo:fifo_data[0][16].ACLR
reset => \register_fifo:fifo_data[0][17].ACLR
reset => \register_fifo:fifo_data[0][18].ACLR
reset => \register_fifo:fifo_data[0][19].ACLR
reset => \register_fifo:fifo_data[0][20].ACLR
reset => \register_fifo:fifo_data[0][21].ACLR
enable => \register_fifo:fifo_data[0][21].ENA
enable => \register_fifo:fifo_data[0][20].ENA
enable => \register_fifo:fifo_data[0][19].ENA
enable => \register_fifo:fifo_data[0][18].ENA
enable => \register_fifo:fifo_data[0][17].ENA
enable => \register_fifo:fifo_data[0][16].ENA
enable => \register_fifo:fifo_data[0][15].ENA
enable => \register_fifo:fifo_data[0][14].ENA
enable => \register_fifo:fifo_data[0][13].ENA
enable => \register_fifo:fifo_data[0][12].ENA
enable => \register_fifo:fifo_data[0][11].ENA
enable => \register_fifo:fifo_data[0][10].ENA
enable => \register_fifo:fifo_data[0][9].ENA
enable => \register_fifo:fifo_data[0][8].ENA
enable => \register_fifo:fifo_data[0][7].ENA
enable => \register_fifo:fifo_data[0][6].ENA
enable => \register_fifo:fifo_data[0][5].ENA
enable => \register_fifo:fifo_data[0][4].ENA
enable => \register_fifo:fifo_data[0][3].ENA
enable => \register_fifo:fifo_data[0][2].ENA
enable => \register_fifo:fifo_data[0][1].ENA
enable => \register_fifo:fifo_data[0][0].ENA
datain[0] => \register_fifo:fifo_data[0][0].DATAIN
datain[1] => \register_fifo:fifo_data[0][1].DATAIN
datain[2] => \register_fifo:fifo_data[0][2].DATAIN
datain[3] => \register_fifo:fifo_data[0][3].DATAIN
datain[4] => \register_fifo:fifo_data[0][4].DATAIN
datain[5] => \register_fifo:fifo_data[0][5].DATAIN
datain[6] => \register_fifo:fifo_data[0][6].DATAIN
datain[7] => \register_fifo:fifo_data[0][7].DATAIN
datain[8] => \register_fifo:fifo_data[0][8].DATAIN
datain[9] => \register_fifo:fifo_data[0][9].DATAIN
datain[10] => \register_fifo:fifo_data[0][10].DATAIN
datain[11] => \register_fifo:fifo_data[0][11].DATAIN
datain[12] => \register_fifo:fifo_data[0][12].DATAIN
datain[13] => \register_fifo:fifo_data[0][13].DATAIN
datain[14] => \register_fifo:fifo_data[0][14].DATAIN
datain[15] => \register_fifo:fifo_data[0][15].DATAIN
datain[16] => \register_fifo:fifo_data[0][16].DATAIN
datain[17] => \register_fifo:fifo_data[0][17].DATAIN
datain[18] => \register_fifo:fifo_data[0][18].DATAIN
datain[19] => \register_fifo:fifo_data[0][19].DATAIN
datain[20] => \register_fifo:fifo_data[0][20].DATAIN
datain[21] => \register_fifo:fifo_data[0][21].DATAIN
dataout[0] <= \register_fifo:fifo_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[0][16].DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= \register_fifo:fifo_data[0][17].DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= \register_fifo:fifo_data[0][18].DB_MAX_OUTPUT_PORT_TYPE
dataout[19] <= \register_fifo:fifo_data[0][19].DB_MAX_OUTPUT_PORT_TYPE
dataout[20] <= \register_fifo:fifo_data[0][20].DB_MAX_OUTPUT_PORT_TYPE
dataout[21] <= \register_fifo:fifo_data[0][21].DB_MAX_OUTPUT_PORT_TYPE


|BeamForming|CIC:proc_chain[5].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[3].auk_dsp_diff
clk => auk_dspip_delay:glogic:u0.clk
clk => dout_valid~reg0.CLK
clk => dout[0]~reg0.CLK
clk => dout[1]~reg0.CLK
clk => dout[2]~reg0.CLK
clk => dout[3]~reg0.CLK
clk => dout[4]~reg0.CLK
clk => dout[5]~reg0.CLK
clk => dout[6]~reg0.CLK
clk => dout[7]~reg0.CLK
clk => dout[8]~reg0.CLK
clk => dout[9]~reg0.CLK
clk => dout[10]~reg0.CLK
clk => dout[11]~reg0.CLK
clk => dout[12]~reg0.CLK
clk => dout[13]~reg0.CLK
clk => dout[14]~reg0.CLK
clk => dout[15]~reg0.CLK
clk => dout[16]~reg0.CLK
clk => dout[17]~reg0.CLK
clk => dout[18]~reg0.CLK
clk => dout[19]~reg0.CLK
clk => dout[20]~reg0.CLK
clk => dout[21]~reg0.CLK
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout.OUTPUTSELECT
reset => dout_valid.OUTPUTSELECT
reset => auk_dspip_delay:glogic:u0.reset
ena => ena_and_valid.IN0
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout.OUTPUTSELECT
ena => dout_valid.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout_valid.DATAB
din_valid => ena_and_valid.IN1
din[0] => Add0.IN44
din[0] => auk_dspip_delay:glogic:u0.datain[0]
din[1] => Add0.IN43
din[1] => auk_dspip_delay:glogic:u0.datain[1]
din[2] => Add0.IN42
din[2] => auk_dspip_delay:glogic:u0.datain[2]
din[3] => Add0.IN41
din[3] => auk_dspip_delay:glogic:u0.datain[3]
din[4] => Add0.IN40
din[4] => auk_dspip_delay:glogic:u0.datain[4]
din[5] => Add0.IN39
din[5] => auk_dspip_delay:glogic:u0.datain[5]
din[6] => Add0.IN38
din[6] => auk_dspip_delay:glogic:u0.datain[6]
din[7] => Add0.IN37
din[7] => auk_dspip_delay:glogic:u0.datain[7]
din[8] => Add0.IN36
din[8] => auk_dspip_delay:glogic:u0.datain[8]
din[9] => Add0.IN35
din[9] => auk_dspip_delay:glogic:u0.datain[9]
din[10] => Add0.IN34
din[10] => auk_dspip_delay:glogic:u0.datain[10]
din[11] => Add0.IN33
din[11] => auk_dspip_delay:glogic:u0.datain[11]
din[12] => Add0.IN32
din[12] => auk_dspip_delay:glogic:u0.datain[12]
din[13] => Add0.IN31
din[13] => auk_dspip_delay:glogic:u0.datain[13]
din[14] => Add0.IN30
din[14] => auk_dspip_delay:glogic:u0.datain[14]
din[15] => Add0.IN29
din[15] => auk_dspip_delay:glogic:u0.datain[15]
din[16] => Add0.IN28
din[16] => auk_dspip_delay:glogic:u0.datain[16]
din[17] => Add0.IN27
din[17] => auk_dspip_delay:glogic:u0.datain[17]
din[18] => Add0.IN26
din[18] => auk_dspip_delay:glogic:u0.datain[18]
din[19] => Add0.IN25
din[19] => auk_dspip_delay:glogic:u0.datain[19]
din[20] => Add0.IN24
din[20] => auk_dspip_delay:glogic:u0.datain[20]
din[21] => Add0.IN23
din[21] => auk_dspip_delay:glogic:u0.datain[21]
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= dout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= dout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[10] <= dout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[11] <= dout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[12] <= dout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[13] <= dout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[14] <= dout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[15] <= dout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[16] <= dout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[17] <= dout[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[18] <= dout[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[19] <= dout[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[20] <= dout[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[21] <= dout[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout_valid <= dout_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE


|BeamForming|CIC:proc_chain[5].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_differentiator:differentiate_stages[3].auk_dsp_diff|auk_dspip_delay:\glogic:u0
clk => \register_fifo:fifo_data[0][0].CLK
clk => \register_fifo:fifo_data[0][1].CLK
clk => \register_fifo:fifo_data[0][2].CLK
clk => \register_fifo:fifo_data[0][3].CLK
clk => \register_fifo:fifo_data[0][4].CLK
clk => \register_fifo:fifo_data[0][5].CLK
clk => \register_fifo:fifo_data[0][6].CLK
clk => \register_fifo:fifo_data[0][7].CLK
clk => \register_fifo:fifo_data[0][8].CLK
clk => \register_fifo:fifo_data[0][9].CLK
clk => \register_fifo:fifo_data[0][10].CLK
clk => \register_fifo:fifo_data[0][11].CLK
clk => \register_fifo:fifo_data[0][12].CLK
clk => \register_fifo:fifo_data[0][13].CLK
clk => \register_fifo:fifo_data[0][14].CLK
clk => \register_fifo:fifo_data[0][15].CLK
clk => \register_fifo:fifo_data[0][16].CLK
clk => \register_fifo:fifo_data[0][17].CLK
clk => \register_fifo:fifo_data[0][18].CLK
clk => \register_fifo:fifo_data[0][19].CLK
clk => \register_fifo:fifo_data[0][20].CLK
clk => \register_fifo:fifo_data[0][21].CLK
reset => \register_fifo:fifo_data[0][0].ACLR
reset => \register_fifo:fifo_data[0][1].ACLR
reset => \register_fifo:fifo_data[0][2].ACLR
reset => \register_fifo:fifo_data[0][3].ACLR
reset => \register_fifo:fifo_data[0][4].ACLR
reset => \register_fifo:fifo_data[0][5].ACLR
reset => \register_fifo:fifo_data[0][6].ACLR
reset => \register_fifo:fifo_data[0][7].ACLR
reset => \register_fifo:fifo_data[0][8].ACLR
reset => \register_fifo:fifo_data[0][9].ACLR
reset => \register_fifo:fifo_data[0][10].ACLR
reset => \register_fifo:fifo_data[0][11].ACLR
reset => \register_fifo:fifo_data[0][12].ACLR
reset => \register_fifo:fifo_data[0][13].ACLR
reset => \register_fifo:fifo_data[0][14].ACLR
reset => \register_fifo:fifo_data[0][15].ACLR
reset => \register_fifo:fifo_data[0][16].ACLR
reset => \register_fifo:fifo_data[0][17].ACLR
reset => \register_fifo:fifo_data[0][18].ACLR
reset => \register_fifo:fifo_data[0][19].ACLR
reset => \register_fifo:fifo_data[0][20].ACLR
reset => \register_fifo:fifo_data[0][21].ACLR
enable => \register_fifo:fifo_data[0][21].ENA
enable => \register_fifo:fifo_data[0][20].ENA
enable => \register_fifo:fifo_data[0][19].ENA
enable => \register_fifo:fifo_data[0][18].ENA
enable => \register_fifo:fifo_data[0][17].ENA
enable => \register_fifo:fifo_data[0][16].ENA
enable => \register_fifo:fifo_data[0][15].ENA
enable => \register_fifo:fifo_data[0][14].ENA
enable => \register_fifo:fifo_data[0][13].ENA
enable => \register_fifo:fifo_data[0][12].ENA
enable => \register_fifo:fifo_data[0][11].ENA
enable => \register_fifo:fifo_data[0][10].ENA
enable => \register_fifo:fifo_data[0][9].ENA
enable => \register_fifo:fifo_data[0][8].ENA
enable => \register_fifo:fifo_data[0][7].ENA
enable => \register_fifo:fifo_data[0][6].ENA
enable => \register_fifo:fifo_data[0][5].ENA
enable => \register_fifo:fifo_data[0][4].ENA
enable => \register_fifo:fifo_data[0][3].ENA
enable => \register_fifo:fifo_data[0][2].ENA
enable => \register_fifo:fifo_data[0][1].ENA
enable => \register_fifo:fifo_data[0][0].ENA
datain[0] => \register_fifo:fifo_data[0][0].DATAIN
datain[1] => \register_fifo:fifo_data[0][1].DATAIN
datain[2] => \register_fifo:fifo_data[0][2].DATAIN
datain[3] => \register_fifo:fifo_data[0][3].DATAIN
datain[4] => \register_fifo:fifo_data[0][4].DATAIN
datain[5] => \register_fifo:fifo_data[0][5].DATAIN
datain[6] => \register_fifo:fifo_data[0][6].DATAIN
datain[7] => \register_fifo:fifo_data[0][7].DATAIN
datain[8] => \register_fifo:fifo_data[0][8].DATAIN
datain[9] => \register_fifo:fifo_data[0][9].DATAIN
datain[10] => \register_fifo:fifo_data[0][10].DATAIN
datain[11] => \register_fifo:fifo_data[0][11].DATAIN
datain[12] => \register_fifo:fifo_data[0][12].DATAIN
datain[13] => \register_fifo:fifo_data[0][13].DATAIN
datain[14] => \register_fifo:fifo_data[0][14].DATAIN
datain[15] => \register_fifo:fifo_data[0][15].DATAIN
datain[16] => \register_fifo:fifo_data[0][16].DATAIN
datain[17] => \register_fifo:fifo_data[0][17].DATAIN
datain[18] => \register_fifo:fifo_data[0][18].DATAIN
datain[19] => \register_fifo:fifo_data[0][19].DATAIN
datain[20] => \register_fifo:fifo_data[0][20].DATAIN
datain[21] => \register_fifo:fifo_data[0][21].DATAIN
dataout[0] <= \register_fifo:fifo_data[0][0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= \register_fifo:fifo_data[0][1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= \register_fifo:fifo_data[0][2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= \register_fifo:fifo_data[0][3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= \register_fifo:fifo_data[0][4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= \register_fifo:fifo_data[0][5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= \register_fifo:fifo_data[0][6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= \register_fifo:fifo_data[0][7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= \register_fifo:fifo_data[0][8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= \register_fifo:fifo_data[0][9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= \register_fifo:fifo_data[0][10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= \register_fifo:fifo_data[0][11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= \register_fifo:fifo_data[0][12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= \register_fifo:fifo_data[0][13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= \register_fifo:fifo_data[0][14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= \register_fifo:fifo_data[0][15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= \register_fifo:fifo_data[0][16].DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= \register_fifo:fifo_data[0][17].DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= \register_fifo:fifo_data[0][18].DB_MAX_OUTPUT_PORT_TYPE
dataout[19] <= \register_fifo:fifo_data[0][19].DB_MAX_OUTPUT_PORT_TYPE
dataout[20] <= \register_fifo:fifo_data[0][20].DB_MAX_OUTPUT_PORT_TYPE
dataout[21] <= \register_fifo:fifo_data[0][21].DB_MAX_OUTPUT_PORT_TYPE


|BeamForming|LOW_PASS_FIR:proc_chain[5].fir_inst
clk => clk.IN1
reset_n => reset_n.IN1
ast_sink_data[0] => ast_sink_data[0].IN1
ast_sink_data[1] => ast_sink_data[1].IN1
ast_sink_data[2] => ast_sink_data[2].IN1
ast_sink_data[3] => ast_sink_data[3].IN1
ast_sink_data[4] => ast_sink_data[4].IN1
ast_sink_data[5] => ast_sink_data[5].IN1
ast_sink_data[6] => ast_sink_data[6].IN1
ast_sink_data[7] => ast_sink_data[7].IN1
ast_sink_valid => ast_sink_valid.IN1
ast_sink_error[0] => ast_sink_error[0].IN1
ast_sink_error[1] => ast_sink_error[1].IN1
ast_source_data[0] <= LOW_PASS_FIR_0002:low_pass_fir_inst.ast_source_data
ast_source_data[1] <= LOW_PASS_FIR_0002:low_pass_fir_inst.ast_source_data
ast_source_data[2] <= LOW_PASS_FIR_0002:low_pass_fir_inst.ast_source_data
ast_source_data[3] <= LOW_PASS_FIR_0002:low_pass_fir_inst.ast_source_data
ast_source_data[4] <= LOW_PASS_FIR_0002:low_pass_fir_inst.ast_source_data
ast_source_data[5] <= LOW_PASS_FIR_0002:low_pass_fir_inst.ast_source_data
ast_source_data[6] <= LOW_PASS_FIR_0002:low_pass_fir_inst.ast_source_data
ast_source_data[7] <= LOW_PASS_FIR_0002:low_pass_fir_inst.ast_source_data
ast_source_data[8] <= LOW_PASS_FIR_0002:low_pass_fir_inst.ast_source_data
ast_source_data[9] <= LOW_PASS_FIR_0002:low_pass_fir_inst.ast_source_data
ast_source_data[10] <= LOW_PASS_FIR_0002:low_pass_fir_inst.ast_source_data
ast_source_data[11] <= LOW_PASS_FIR_0002:low_pass_fir_inst.ast_source_data
ast_source_data[12] <= LOW_PASS_FIR_0002:low_pass_fir_inst.ast_source_data
ast_source_data[13] <= LOW_PASS_FIR_0002:low_pass_fir_inst.ast_source_data
ast_source_data[14] <= LOW_PASS_FIR_0002:low_pass_fir_inst.ast_source_data
ast_source_data[15] <= LOW_PASS_FIR_0002:low_pass_fir_inst.ast_source_data
ast_source_data[16] <= LOW_PASS_FIR_0002:low_pass_fir_inst.ast_source_data
ast_source_data[17] <= LOW_PASS_FIR_0002:low_pass_fir_inst.ast_source_data
ast_source_data[18] <= LOW_PASS_FIR_0002:low_pass_fir_inst.ast_source_data
ast_source_data[19] <= LOW_PASS_FIR_0002:low_pass_fir_inst.ast_source_data
ast_source_data[20] <= LOW_PASS_FIR_0002:low_pass_fir_inst.ast_source_data
ast_source_data[21] <= LOW_PASS_FIR_0002:low_pass_fir_inst.ast_source_data
ast_source_data[22] <= LOW_PASS_FIR_0002:low_pass_fir_inst.ast_source_data
ast_source_data[23] <= LOW_PASS_FIR_0002:low_pass_fir_inst.ast_source_data
ast_source_data[24] <= LOW_PASS_FIR_0002:low_pass_fir_inst.ast_source_data
ast_source_data[25] <= LOW_PASS_FIR_0002:low_pass_fir_inst.ast_source_data
ast_source_valid <= LOW_PASS_FIR_0002:low_pass_fir_inst.ast_source_valid
ast_source_error[0] <= LOW_PASS_FIR_0002:low_pass_fir_inst.ast_source_error
ast_source_error[1] <= LOW_PASS_FIR_0002:low_pass_fir_inst.ast_source_error


|BeamForming|LOW_PASS_FIR:proc_chain[5].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst
clk => LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst.clk
reset_n => LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst.reset_n
ast_sink_data[0] => LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst.ast_sink_data[0]
ast_sink_data[1] => LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst.ast_sink_data[1]
ast_sink_data[2] => LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst.ast_sink_data[2]
ast_sink_data[3] => LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst.ast_sink_data[3]
ast_sink_data[4] => LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst.ast_sink_data[4]
ast_sink_data[5] => LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst.ast_sink_data[5]
ast_sink_data[6] => LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst.ast_sink_data[6]
ast_sink_data[7] => LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst.ast_sink_data[7]
ast_sink_valid => LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst.ast_sink_valid
ast_sink_error[0] => LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst.ast_sink_error[0]
ast_sink_error[1] => LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst.ast_sink_error[1]
ast_source_data[0] <= LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst.ast_source_data[0]
ast_source_data[1] <= LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst.ast_source_data[1]
ast_source_data[2] <= LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst.ast_source_data[2]
ast_source_data[3] <= LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst.ast_source_data[3]
ast_source_data[4] <= LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst.ast_source_data[4]
ast_source_data[5] <= LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst.ast_source_data[5]
ast_source_data[6] <= LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst.ast_source_data[6]
ast_source_data[7] <= LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst.ast_source_data[7]
ast_source_data[8] <= LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst.ast_source_data[8]
ast_source_data[9] <= LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst.ast_source_data[9]
ast_source_data[10] <= LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst.ast_source_data[10]
ast_source_data[11] <= LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst.ast_source_data[11]
ast_source_data[12] <= LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst.ast_source_data[12]
ast_source_data[13] <= LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst.ast_source_data[13]
ast_source_data[14] <= LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst.ast_source_data[14]
ast_source_data[15] <= LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst.ast_source_data[15]
ast_source_data[16] <= LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst.ast_source_data[16]
ast_source_data[17] <= LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst.ast_source_data[17]
ast_source_data[18] <= LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst.ast_source_data[18]
ast_source_data[19] <= LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst.ast_source_data[19]
ast_source_data[20] <= LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst.ast_source_data[20]
ast_source_data[21] <= LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst.ast_source_data[21]
ast_source_data[22] <= LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst.ast_source_data[22]
ast_source_data[23] <= LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst.ast_source_data[23]
ast_source_data[24] <= LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst.ast_source_data[24]
ast_source_data[25] <= LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst.ast_source_data[25]
ast_source_valid <= LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst.ast_source_valid
ast_source_error[0] <= LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst.ast_source_error[0]
ast_source_error[1] <= LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst.ast_source_error[1]


|BeamForming|LOW_PASS_FIR:proc_chain[5].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst
clk => auk_dspip_avalon_streaming_sink_hpfir:sink.clk
clk => auk_dspip_avalon_streaming_source_hpfir:source.clk
clk => auk_dspip_avalon_streaming_controller_hpfir:intf_ctrl.clk
clk => LOW_PASS_FIR_0002_rtl_core:real_passthrough:hpfircore_core.clk
clk => auk_dspip_roundsat_hpfir:real_passthrough:gen_outp_blk:0:outp_blk.clk
reset_n => auk_dspip_avalon_streaming_sink_hpfir:sink.reset_n
reset_n => auk_dspip_avalon_streaming_source_hpfir:source.reset_n
reset_n => auk_dspip_avalon_streaming_controller_hpfir:intf_ctrl.reset_n
reset_n => auk_dspip_roundsat_hpfir:real_passthrough:gen_outp_blk:0:outp_blk.reset_n
ast_sink_ready <= auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_ready
ast_source_data[0] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[0]
ast_source_data[1] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[1]
ast_source_data[2] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[2]
ast_source_data[3] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[3]
ast_source_data[4] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[4]
ast_source_data[5] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[5]
ast_source_data[6] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[6]
ast_source_data[7] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[7]
ast_source_data[8] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[8]
ast_source_data[9] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[9]
ast_source_data[10] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[10]
ast_source_data[11] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[11]
ast_source_data[12] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[12]
ast_source_data[13] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[13]
ast_source_data[14] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[14]
ast_source_data[15] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[15]
ast_source_data[16] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[16]
ast_source_data[17] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[17]
ast_source_data[18] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[18]
ast_source_data[19] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[19]
ast_source_data[20] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[20]
ast_source_data[21] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[21]
ast_source_data[22] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[22]
ast_source_data[23] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[23]
ast_source_data[24] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[24]
ast_source_data[25] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[25]
ast_sink_data[0] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[0]
ast_sink_data[1] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[1]
ast_sink_data[2] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[2]
ast_sink_data[3] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[3]
ast_sink_data[4] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[4]
ast_sink_data[5] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[5]
ast_sink_data[6] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[6]
ast_sink_data[7] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[7]
ast_sink_valid => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_valid
ast_source_valid <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_valid
ast_source_ready => auk_dspip_avalon_streaming_source_hpfir:source.at_source_ready
ast_source_eop <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_eop
ast_source_sop <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_sop
ast_source_channel[0] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_channel[0]
ast_sink_eop => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_eop
ast_sink_sop => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_sop
ast_sink_error[0] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_error[0]
ast_sink_error[1] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_error[1]
ast_source_error[0] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_error[0]
ast_source_error[1] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_error[1]


|BeamForming|LOW_PASS_FIR:proc_chain[5].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink
clk => packet_error_s[0].CLK
clk => packet_error_s[1].CLK
clk => sink_state~1.DATAIN
reset_n => packet_error_s[0].ACLR
reset_n => packet_error_s[1].ACLR
reset_n => sink_state~3.DATAIN
data[0] <= at_sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
data[1] <= at_sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
data[2] <= at_sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
data[3] <= at_sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
data[4] <= at_sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
data[5] <= at_sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
data[6] <= at_sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
data[7] <= at_sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
data_valid[0] <= at_sink_valid.DB_MAX_OUTPUT_PORT_TYPE
sink_ready_ctrl => sink_comb_update_1.IN0
sink_ready_ctrl => sink_comb_update_1.IN0
sink_ready_ctrl => at_sink_ready.DATAIN
sink_ready_ctrl => sink_comb_update_1.IN0
sink_ready_ctrl => sink_comb_update_1.IN0
packet_error[0] <= packet_error_s[0].DB_MAX_OUTPUT_PORT_TYPE
packet_error[1] <= packet_error_s[1].DB_MAX_OUTPUT_PORT_TYPE
at_sink_ready <= sink_ready_ctrl.DB_MAX_OUTPUT_PORT_TYPE
at_sink_valid => at_sink_error_int.OUTPUTSELECT
at_sink_valid => sink_comb_update_1.IN1
at_sink_valid => sink_comb_update_1.IN1
at_sink_valid => data_valid[0].DATAIN
at_sink_valid => sink_comb_update_1.IN1
at_sink_valid => sink_comb_update_1.IN1
at_sink_data[0] => data[0].DATAIN
at_sink_data[1] => data[1].DATAIN
at_sink_data[2] => data[2].DATAIN
at_sink_data[3] => data[3].DATAIN
at_sink_data[4] => data[4].DATAIN
at_sink_data[5] => data[5].DATAIN
at_sink_data[6] => data[6].DATAIN
at_sink_data[7] => data[7].DATAIN
at_sink_sop => ~NO_FANOUT~
at_sink_eop => ~NO_FANOUT~
at_sink_error[0] => at_sink_error_int.DATAB
at_sink_error[1] => ~NO_FANOUT~


|BeamForming|LOW_PASS_FIR:proc_chain[5].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source
clk => at_source_eop_s.CLK
clk => at_source_sop_s.CLK
clk => at_source_error_s[0].CLK
clk => at_source_error_s[1].CLK
clk => data_valid.CLK
clk => data_out[0].CLK
clk => data_out[1].CLK
clk => data_out[2].CLK
clk => data_out[3].CLK
clk => data_out[4].CLK
clk => data_out[5].CLK
clk => data_out[6].CLK
clk => data_out[7].CLK
clk => data_out[8].CLK
clk => data_out[9].CLK
clk => data_out[10].CLK
clk => data_out[11].CLK
clk => data_out[12].CLK
clk => data_out[13].CLK
clk => data_out[14].CLK
clk => data_out[15].CLK
clk => data_out[16].CLK
clk => data_out[17].CLK
clk => data_out[18].CLK
clk => data_out[19].CLK
clk => data_out[20].CLK
clk => data_out[21].CLK
clk => data_out[22].CLK
clk => data_out[23].CLK
clk => data_out[24].CLK
clk => data_out[25].CLK
reset_n => at_source_eop_s.ACLR
reset_n => at_source_sop_s.ACLR
reset_n => at_source_error_s[0].ACLR
reset_n => at_source_error_s[1].ACLR
reset_n => data_valid.ACLR
reset_n => data_out[0].ACLR
reset_n => data_out[1].ACLR
reset_n => data_out[2].ACLR
reset_n => data_out[3].ACLR
reset_n => data_out[4].ACLR
reset_n => data_out[5].ACLR
reset_n => data_out[6].ACLR
reset_n => data_out[7].ACLR
reset_n => data_out[8].ACLR
reset_n => data_out[9].ACLR
reset_n => data_out[10].ACLR
reset_n => data_out[11].ACLR
reset_n => data_out[12].ACLR
reset_n => data_out[13].ACLR
reset_n => data_out[14].ACLR
reset_n => data_out[15].ACLR
reset_n => data_out[16].ACLR
reset_n => data_out[17].ACLR
reset_n => data_out[18].ACLR
reset_n => data_out[19].ACLR
reset_n => data_out[20].ACLR
reset_n => data_out[21].ACLR
reset_n => data_out[22].ACLR
reset_n => data_out[23].ACLR
reset_n => data_out[24].ACLR
reset_n => data_out[25].ACLR
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_in[18] => data_out[18].DATAIN
data_in[19] => data_out[19].DATAIN
data_in[20] => data_out[20].DATAIN
data_in[21] => data_out[21].DATAIN
data_in[22] => data_out[22].DATAIN
data_in[23] => data_out[23].DATAIN
data_in[24] => data_out[24].DATAIN
data_in[25] => data_out[25].DATAIN
data_count[0] => ~NO_FANOUT~
source_valid_ctrl => data_valid.DATAIN
source_stall <= <GND>
packet_error[0] => at_source_error_s[0].DATAIN
packet_error[1] => ~NO_FANOUT~
at_source_ready => ~NO_FANOUT~
at_source_valid <= data_valid.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[0] <= data_out[0].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[1] <= data_out[1].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[2] <= data_out[2].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[3] <= data_out[3].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[4] <= data_out[4].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[5] <= data_out[5].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[6] <= data_out[6].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[7] <= data_out[7].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[8] <= data_out[8].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[9] <= data_out[9].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[10] <= data_out[10].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[11] <= data_out[11].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[12] <= data_out[12].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[13] <= data_out[13].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[14] <= data_out[14].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[15] <= data_out[15].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[16] <= data_out[16].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[17] <= data_out[17].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[18] <= data_out[18].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[19] <= data_out[19].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[20] <= data_out[20].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[21] <= data_out[21].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[22] <= data_out[22].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[23] <= data_out[23].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[24] <= data_out[24].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[25] <= data_out[25].DB_MAX_OUTPUT_PORT_TYPE
at_source_channel[0] <= <GND>
at_source_error[0] <= at_source_error_s[0].DB_MAX_OUTPUT_PORT_TYPE
at_source_error[1] <= at_source_error_s[1].DB_MAX_OUTPUT_PORT_TYPE
at_source_sop <= at_source_sop_s.DB_MAX_OUTPUT_PORT_TYPE
at_source_eop <= at_source_eop_s.DB_MAX_OUTPUT_PORT_TYPE


|BeamForming|LOW_PASS_FIR:proc_chain[5].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|auk_dspip_avalon_streaming_controller_hpfir:intf_ctrl
clk => ~NO_FANOUT~
reset_n => reset_design.DATAIN
sink_packet_error[0] => source_packet_error[0].DATAIN
sink_packet_error[1] => source_packet_error[1].DATAIN
source_stall => stall.DATAIN
source_stall => sink_ready_ctrl.DATAIN
valid => source_valid_ctrl.DATAIN
reset_design <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
sink_ready_ctrl <= source_stall.DB_MAX_OUTPUT_PORT_TYPE
source_packet_error[0] <= sink_packet_error[0].DB_MAX_OUTPUT_PORT_TYPE
source_packet_error[1] <= sink_packet_error[1].DB_MAX_OUTPUT_PORT_TYPE
source_valid_ctrl <= valid.DB_MAX_OUTPUT_PORT_TYPE
stall <= source_stall.DB_MAX_OUTPUT_PORT_TYPE


|BeamForming|LOW_PASS_FIR:proc_chain[5].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core
xIn_v[0] => Mux0.IN9
xIn_v[0] => Mux1.IN9
xIn_v[0] => dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13.xin[0]
xIn_c[0] => ~NO_FANOUT~
xIn_c[1] => ~NO_FANOUT~
xIn_c[2] => ~NO_FANOUT~
xIn_c[3] => ~NO_FANOUT~
xIn_c[4] => ~NO_FANOUT~
xIn_c[5] => ~NO_FANOUT~
xIn_c[6] => ~NO_FANOUT~
xIn_c[7] => ~NO_FANOUT~
xIn_0[0] => dspba_delay:d_xIn_0_13.xin[0]
xIn_0[1] => dspba_delay:d_xIn_0_13.xin[1]
xIn_0[2] => dspba_delay:d_xIn_0_13.xin[2]
xIn_0[3] => dspba_delay:d_xIn_0_13.xin[3]
xIn_0[4] => dspba_delay:d_xIn_0_13.xin[4]
xIn_0[5] => dspba_delay:d_xIn_0_13.xin[5]
xIn_0[6] => dspba_delay:d_xIn_0_13.xin[6]
xIn_0[7] => dspba_delay:d_xIn_0_13.xin[7]
xOut_v[0] <= u0_m0_wo0_oseq_gated_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
xOut_c[0] <= <GND>
xOut_c[1] <= <GND>
xOut_c[2] <= <GND>
xOut_c[3] <= <GND>
xOut_c[4] <= <GND>
xOut_c[5] <= <GND>
xOut_c[6] <= <GND>
xOut_c[7] <= <GND>
xOut_0[0] <= u0_m0_wo0_accum_o[0].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[1] <= u0_m0_wo0_accum_o[1].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[2] <= u0_m0_wo0_accum_o[2].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[3] <= u0_m0_wo0_accum_o[3].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[4] <= u0_m0_wo0_accum_o[4].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[5] <= u0_m0_wo0_accum_o[5].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[6] <= u0_m0_wo0_accum_o[6].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[7] <= u0_m0_wo0_accum_o[7].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[8] <= u0_m0_wo0_accum_o[8].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[9] <= u0_m0_wo0_accum_o[9].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[10] <= u0_m0_wo0_accum_o[10].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[11] <= u0_m0_wo0_accum_o[11].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[12] <= u0_m0_wo0_accum_o[12].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[13] <= u0_m0_wo0_accum_o[13].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[14] <= u0_m0_wo0_accum_o[14].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[15] <= u0_m0_wo0_accum_o[15].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[16] <= u0_m0_wo0_accum_o[16].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[17] <= u0_m0_wo0_accum_o[17].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[18] <= u0_m0_wo0_accum_o[18].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[19] <= u0_m0_wo0_accum_o[19].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[20] <= u0_m0_wo0_accum_o[20].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[21] <= u0_m0_wo0_accum_o[21].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[22] <= u0_m0_wo0_accum_o[22].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[23] <= u0_m0_wo0_accum_o[23].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[24] <= u0_m0_wo0_accum_o[24].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[25] <= u0_m0_wo0_accum_o[25].DB_MAX_OUTPUT_PORT_TYPE
clk => dspba_delay:u0_m0_wo0_memread.clk
clk => u0_m0_wo0_oseq_gated_reg_q[0].CLK
clk => u0_m0_wo0_oseq_eq.CLK
clk => u0_m0_wo0_oseq_q[0].CLK
clk => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[0].CLK
clk => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[1].CLK
clk => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[2].CLK
clk => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[3].CLK
clk => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[4].CLK
clk => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[5].CLK
clk => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[6].CLK
clk => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[7].CLK
clk => u0_m0_wo0_accum_o[0].CLK
clk => u0_m0_wo0_accum_o[1].CLK
clk => u0_m0_wo0_accum_o[2].CLK
clk => u0_m0_wo0_accum_o[3].CLK
clk => u0_m0_wo0_accum_o[4].CLK
clk => u0_m0_wo0_accum_o[5].CLK
clk => u0_m0_wo0_accum_o[6].CLK
clk => u0_m0_wo0_accum_o[7].CLK
clk => u0_m0_wo0_accum_o[8].CLK
clk => u0_m0_wo0_accum_o[9].CLK
clk => u0_m0_wo0_accum_o[10].CLK
clk => u0_m0_wo0_accum_o[11].CLK
clk => u0_m0_wo0_accum_o[12].CLK
clk => u0_m0_wo0_accum_o[13].CLK
clk => u0_m0_wo0_accum_o[14].CLK
clk => u0_m0_wo0_accum_o[15].CLK
clk => u0_m0_wo0_accum_o[16].CLK
clk => u0_m0_wo0_accum_o[17].CLK
clk => u0_m0_wo0_accum_o[18].CLK
clk => u0_m0_wo0_accum_o[19].CLK
clk => u0_m0_wo0_accum_o[20].CLK
clk => u0_m0_wo0_accum_o[21].CLK
clk => u0_m0_wo0_accum_o[22].CLK
clk => u0_m0_wo0_accum_o[23].CLK
clk => u0_m0_wo0_accum_o[24].CLK
clk => u0_m0_wo0_accum_o[25].CLK
clk => u0_m0_wo0_cm0_q[0].CLK
clk => u0_m0_wo0_cm0_q[1].CLK
clk => u0_m0_wo0_cm0_q[2].CLK
clk => u0_m0_wo0_cm0_q[3].CLK
clk => u0_m0_wo0_cm0_q[4].CLK
clk => u0_m0_wo0_cm0_q[5].CLK
clk => u0_m0_wo0_cm0_q[6].CLK
clk => u0_m0_wo0_cm0_q[7].CLK
clk => u0_m0_wo0_cm0_q[8].CLK
clk => u0_m0_wo0_cm0_q[9].CLK
clk => u0_m0_wo0_cm0_q[10].CLK
clk => u0_m0_wo0_cm0_q[11].CLK
clk => u0_m0_wo0_ca0_eq.CLK
clk => u0_m0_wo0_ca0_i[0].CLK
clk => u0_m0_wo0_ca0_i[1].CLK
clk => u0_m0_wo0_ca0_i[2].CLK
clk => u0_m0_wo0_ca0_i[3].CLK
clk => u0_m0_wo0_ca0_i[4].CLK
clk => u0_m0_wo0_ca0_i[5].CLK
clk => u0_m0_wo0_wi0_r0_wa0_i[0].CLK
clk => u0_m0_wo0_wi0_r0_wa0_i[1].CLK
clk => u0_m0_wo0_wi0_r0_wa0_i[2].CLK
clk => u0_m0_wo0_wi0_r0_wa0_i[3].CLK
clk => u0_m0_wo0_wi0_r0_wa0_i[4].CLK
clk => u0_m0_wo0_wi0_r0_wa0_i[5].CLK
clk => u0_m0_wo0_wi0_r0_ra0_add_0_0_o[0].CLK
clk => u0_m0_wo0_wi0_r0_ra0_add_0_0_o[1].CLK
clk => u0_m0_wo0_wi0_r0_ra0_add_0_0_o[2].CLK
clk => u0_m0_wo0_wi0_r0_ra0_add_0_0_o[3].CLK
clk => u0_m0_wo0_wi0_r0_ra0_add_0_0_o[4].CLK
clk => u0_m0_wo0_wi0_r0_ra0_add_0_0_o[5].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count0_i[0].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count0_i[1].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count0_i[2].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count0_i[3].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count0_i[4].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count0_i[5].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[0].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[1].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[2].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[3].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[4].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[5].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[6].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[0].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[1].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[2].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[3].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[4].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[5].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[6].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_eq.CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_i[0].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_i[1].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_i[2].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_i[3].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_i[4].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_i[5].CLK
clk => u0_m0_wo0_aseq_eq.CLK
clk => u0_m0_wo0_aseq_q[0].CLK
clk => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[0].CLK
clk => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[1].CLK
clk => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[2].CLK
clk => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[3].CLK
clk => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[4].CLK
clk => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[5].CLK
clk => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[6].CLK
clk => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[7].CLK
clk => u0_m0_wo0_run_count[0].CLK
clk => u0_m0_wo0_run_count[1].CLK
clk => u0_m0_wo0_run_enableQ[0].CLK
clk => u0_m0_wo0_run_q[0].CLK
clk => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[0].CLK
clk => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[1].CLK
clk => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[2].CLK
clk => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[3].CLK
clk => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[4].CLK
clk => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[5].CLK
clk => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[6].CLK
clk => dspba_delay:u0_m0_wo0_compute.clk
clk => dspba_delay:d_u0_m0_wo0_compute_q_14.clk
clk => dspba_delay:d_u0_m0_wo0_compute_q_15.clk
clk => dspba_delay:d_xIn_0_13.clk
clk => dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13.clk
clk => altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem.clock0
clk => LPM_MULT:u0_m0_wo0_mtree_mult1_0_component.CLOCK
areset => dspba_delay:u0_m0_wo0_memread.aclr
areset => u0_m0_wo0_oseq_gated_reg_q[0].ACLR
areset => u0_m0_wo0_oseq_eq.ACLR
areset => u0_m0_wo0_oseq_q[0].ACLR
areset => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[0].ACLR
areset => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[1].ACLR
areset => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[2].PRESET
areset => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[3].ACLR
areset => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[4].ACLR
areset => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[5].PRESET
areset => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[6].ACLR
areset => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[7].ACLR
areset => u0_m0_wo0_accum_o[0].ACLR
areset => u0_m0_wo0_accum_o[1].ACLR
areset => u0_m0_wo0_accum_o[2].ACLR
areset => u0_m0_wo0_accum_o[3].ACLR
areset => u0_m0_wo0_accum_o[4].ACLR
areset => u0_m0_wo0_accum_o[5].ACLR
areset => u0_m0_wo0_accum_o[6].ACLR
areset => u0_m0_wo0_accum_o[7].ACLR
areset => u0_m0_wo0_accum_o[8].ACLR
areset => u0_m0_wo0_accum_o[9].ACLR
areset => u0_m0_wo0_accum_o[10].ACLR
areset => u0_m0_wo0_accum_o[11].ACLR
areset => u0_m0_wo0_accum_o[12].ACLR
areset => u0_m0_wo0_accum_o[13].ACLR
areset => u0_m0_wo0_accum_o[14].ACLR
areset => u0_m0_wo0_accum_o[15].ACLR
areset => u0_m0_wo0_accum_o[16].ACLR
areset => u0_m0_wo0_accum_o[17].ACLR
areset => u0_m0_wo0_accum_o[18].ACLR
areset => u0_m0_wo0_accum_o[19].ACLR
areset => u0_m0_wo0_accum_o[20].ACLR
areset => u0_m0_wo0_accum_o[21].ACLR
areset => u0_m0_wo0_accum_o[22].ACLR
areset => u0_m0_wo0_accum_o[23].ACLR
areset => u0_m0_wo0_accum_o[24].ACLR
areset => u0_m0_wo0_accum_o[25].ACLR
areset => u0_m0_wo0_cm0_q[0].ACLR
areset => u0_m0_wo0_cm0_q[1].ACLR
areset => u0_m0_wo0_cm0_q[2].ACLR
areset => u0_m0_wo0_cm0_q[3].ACLR
areset => u0_m0_wo0_cm0_q[4].PRESET
areset => u0_m0_wo0_cm0_q[5].ACLR
areset => u0_m0_wo0_cm0_q[6].ACLR
areset => u0_m0_wo0_cm0_q[7].PRESET
areset => u0_m0_wo0_cm0_q[8].ACLR
areset => u0_m0_wo0_cm0_q[9].ACLR
areset => u0_m0_wo0_cm0_q[10].ACLR
areset => u0_m0_wo0_cm0_q[11].ACLR
areset => u0_m0_wo0_ca0_eq.ACLR
areset => u0_m0_wo0_ca0_i[0].ACLR
areset => u0_m0_wo0_ca0_i[1].ACLR
areset => u0_m0_wo0_ca0_i[2].ACLR
areset => u0_m0_wo0_ca0_i[3].ACLR
areset => u0_m0_wo0_ca0_i[4].ACLR
areset => u0_m0_wo0_ca0_i[5].ACLR
areset => u0_m0_wo0_wi0_r0_wa0_i[0].PRESET
areset => u0_m0_wo0_wi0_r0_wa0_i[1].ACLR
areset => u0_m0_wo0_wi0_r0_wa0_i[2].ACLR
areset => u0_m0_wo0_wi0_r0_wa0_i[3].PRESET
areset => u0_m0_wo0_wi0_r0_wa0_i[4].ACLR
areset => u0_m0_wo0_wi0_r0_wa0_i[5].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_add_0_0_o[0].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_add_0_0_o[1].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_add_0_0_o[2].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_add_0_0_o[3].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_add_0_0_o[4].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_add_0_0_o[5].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count0_i[0].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count0_i[1].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count0_i[2].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count0_i[3].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count0_i[4].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count0_i[5].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[0].PRESET
areset => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[1].PRESET
areset => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[2].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[3].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[4].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[5].PRESET
areset => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[6].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[0].PRESET
areset => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[1].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[2].PRESET
areset => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[3].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[4].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[5].PRESET
areset => u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[6].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count1_eq.ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count1_i[0].PRESET
areset => u0_m0_wo0_wi0_r0_ra0_count1_i[1].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count1_i[2].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count1_i[3].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count1_i[4].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count1_i[5].ACLR
areset => u0_m0_wo0_aseq_eq.ACLR
areset => u0_m0_wo0_aseq_q[0].ACLR
areset => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[0].ACLR
areset => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[1].ACLR
areset => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[2].ACLR
areset => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[3].ACLR
areset => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[4].ACLR
areset => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[5].ACLR
areset => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[6].ACLR
areset => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[7].ACLR
areset => u0_m0_wo0_run_count[0].ACLR
areset => u0_m0_wo0_run_count[1].ACLR
areset => u0_m0_wo0_run_enableQ[0].ACLR
areset => u0_m0_wo0_run_q[0].ACLR
areset => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[0].PRESET
areset => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[1].PRESET
areset => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[2].ACLR
areset => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[3].ACLR
areset => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[4].ACLR
areset => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[5].PRESET
areset => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[6].ACLR
areset => dspba_delay:u0_m0_wo0_compute.aclr
areset => dspba_delay:d_u0_m0_wo0_compute_q_14.aclr
areset => dspba_delay:d_u0_m0_wo0_compute_q_15.aclr
areset => dspba_delay:d_xIn_0_13.aclr
areset => dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13.aclr
areset => LPM_MULT:u0_m0_wo0_mtree_mult1_0_component.ACLR


|BeamForming|LOW_PASS_FIR:proc_chain[5].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_memread
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|BeamForming|LOW_PASS_FIR:proc_chain[5].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_compute
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|BeamForming|LOW_PASS_FIR:proc_chain[5].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_14
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|BeamForming|LOW_PASS_FIR:proc_chain[5].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_15
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|BeamForming|LOW_PASS_FIR:proc_chain[5].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_13
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[1][1].CLK
clk => delay_signals[1][2].CLK
clk => delay_signals[1][3].CLK
clk => delay_signals[1][4].CLK
clk => delay_signals[1][5].CLK
clk => delay_signals[1][6].CLK
clk => delay_signals[1][7].CLK
clk => delay_signals[2][0].CLK
clk => delay_signals[2][1].CLK
clk => delay_signals[2][2].CLK
clk => delay_signals[2][3].CLK
clk => delay_signals[2][4].CLK
clk => delay_signals[2][5].CLK
clk => delay_signals[2][6].CLK
clk => delay_signals[2][7].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[1][1].ACLR
aclr => delay_signals[1][2].ACLR
aclr => delay_signals[1][3].ACLR
aclr => delay_signals[1][4].ACLR
aclr => delay_signals[1][5].ACLR
aclr => delay_signals[1][6].ACLR
aclr => delay_signals[1][7].ACLR
aclr => delay_signals[2][0].ACLR
aclr => delay_signals[2][1].ACLR
aclr => delay_signals[2][2].ACLR
aclr => delay_signals[2][3].ACLR
aclr => delay_signals[2][4].ACLR
aclr => delay_signals[2][5].ACLR
aclr => delay_signals[2][6].ACLR
aclr => delay_signals[2][7].ACLR
ena => delay_signals[2][7].ENA
ena => delay_signals[2][6].ENA
ena => delay_signals[2][5].ENA
ena => delay_signals[2][4].ENA
ena => delay_signals[2][3].ENA
ena => delay_signals[2][2].ENA
ena => delay_signals[2][1].ENA
ena => delay_signals[2][0].ENA
ena => delay_signals[1][7].ENA
ena => delay_signals[1][6].ENA
ena => delay_signals[1][5].ENA
ena => delay_signals[1][4].ENA
ena => delay_signals[1][3].ENA
ena => delay_signals[1][2].ENA
ena => delay_signals[1][1].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[2][0].DATAIN
xin[1] => delay_signals[2][1].DATAIN
xin[2] => delay_signals[2][2].DATAIN
xin[3] => delay_signals[2][3].DATAIN
xin[4] => delay_signals[2][4].DATAIN
xin[5] => delay_signals[2][5].DATAIN
xin[6] => delay_signals[2][6].DATAIN
xin[7] => delay_signals[2][7].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE


|BeamForming|LOW_PASS_FIR:proc_chain[5].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[2][0].ACLR
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[2][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|BeamForming|LOW_PASS_FIR:proc_chain[5].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem
wren_a => altsyncram_2jn3:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_2jn3:auto_generated.data_a[0]
data_a[1] => altsyncram_2jn3:auto_generated.data_a[1]
data_a[2] => altsyncram_2jn3:auto_generated.data_a[2]
data_a[3] => altsyncram_2jn3:auto_generated.data_a[3]
data_a[4] => altsyncram_2jn3:auto_generated.data_a[4]
data_a[5] => altsyncram_2jn3:auto_generated.data_a[5]
data_a[6] => altsyncram_2jn3:auto_generated.data_a[6]
data_a[7] => altsyncram_2jn3:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
address_a[0] => altsyncram_2jn3:auto_generated.address_a[0]
address_a[1] => altsyncram_2jn3:auto_generated.address_a[1]
address_a[2] => altsyncram_2jn3:auto_generated.address_a[2]
address_a[3] => altsyncram_2jn3:auto_generated.address_a[3]
address_a[4] => altsyncram_2jn3:auto_generated.address_a[4]
address_a[5] => altsyncram_2jn3:auto_generated.address_a[5]
address_b[0] => altsyncram_2jn3:auto_generated.address_b[0]
address_b[1] => altsyncram_2jn3:auto_generated.address_b[1]
address_b[2] => altsyncram_2jn3:auto_generated.address_b[2]
address_b[3] => altsyncram_2jn3:auto_generated.address_b[3]
address_b[4] => altsyncram_2jn3:auto_generated.address_b[4]
address_b[5] => altsyncram_2jn3:auto_generated.address_b[5]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_2jn3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_b[0] <= altsyncram_2jn3:auto_generated.q_b[0]
q_b[1] <= altsyncram_2jn3:auto_generated.q_b[1]
q_b[2] <= altsyncram_2jn3:auto_generated.q_b[2]
q_b[3] <= altsyncram_2jn3:auto_generated.q_b[3]
q_b[4] <= altsyncram_2jn3:auto_generated.q_b[4]
q_b[5] <= altsyncram_2jn3:auto_generated.q_b[5]
q_b[6] <= altsyncram_2jn3:auto_generated.q_b[6]
q_b[7] <= altsyncram_2jn3:auto_generated.q_b[7]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|BeamForming|LOW_PASS_FIR:proc_chain[5].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem|altsyncram_2jn3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0


|BeamForming|LOW_PASS_FIR:proc_chain[5].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo0_mtree_mult1_0_component
dataa[0] => mult_fcu:auto_generated.dataa[0]
dataa[1] => mult_fcu:auto_generated.dataa[1]
dataa[2] => mult_fcu:auto_generated.dataa[2]
dataa[3] => mult_fcu:auto_generated.dataa[3]
dataa[4] => mult_fcu:auto_generated.dataa[4]
dataa[5] => mult_fcu:auto_generated.dataa[5]
dataa[6] => mult_fcu:auto_generated.dataa[6]
dataa[7] => mult_fcu:auto_generated.dataa[7]
dataa[8] => mult_fcu:auto_generated.dataa[8]
dataa[9] => mult_fcu:auto_generated.dataa[9]
dataa[10] => mult_fcu:auto_generated.dataa[10]
dataa[11] => mult_fcu:auto_generated.dataa[11]
datab[0] => mult_fcu:auto_generated.datab[0]
datab[1] => mult_fcu:auto_generated.datab[1]
datab[2] => mult_fcu:auto_generated.datab[2]
datab[3] => mult_fcu:auto_generated.datab[3]
datab[4] => mult_fcu:auto_generated.datab[4]
datab[5] => mult_fcu:auto_generated.datab[5]
datab[6] => mult_fcu:auto_generated.datab[6]
datab[7] => mult_fcu:auto_generated.datab[7]
sum[0] => ~NO_FANOUT~
aclr => mult_fcu:auto_generated.aclr
sclr => ~NO_FANOUT~
clock => mult_fcu:auto_generated.clock
clken => ~NO_FANOUT~
result[0] <= mult_fcu:auto_generated.result[0]
result[1] <= mult_fcu:auto_generated.result[1]
result[2] <= mult_fcu:auto_generated.result[2]
result[3] <= mult_fcu:auto_generated.result[3]
result[4] <= mult_fcu:auto_generated.result[4]
result[5] <= mult_fcu:auto_generated.result[5]
result[6] <= mult_fcu:auto_generated.result[6]
result[7] <= mult_fcu:auto_generated.result[7]
result[8] <= mult_fcu:auto_generated.result[8]
result[9] <= mult_fcu:auto_generated.result[9]
result[10] <= mult_fcu:auto_generated.result[10]
result[11] <= mult_fcu:auto_generated.result[11]
result[12] <= mult_fcu:auto_generated.result[12]
result[13] <= mult_fcu:auto_generated.result[13]
result[14] <= mult_fcu:auto_generated.result[14]
result[15] <= mult_fcu:auto_generated.result[15]
result[16] <= mult_fcu:auto_generated.result[16]
result[17] <= mult_fcu:auto_generated.result[17]
result[18] <= mult_fcu:auto_generated.result[18]
result[19] <= mult_fcu:auto_generated.result[19]


|BeamForming|LOW_PASS_FIR:proc_chain[5].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|LOW_PASS_FIR_0002_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo0_mtree_mult1_0_component|mult_fcu:auto_generated
aclr => mac_mult1.ACLR
aclr => mac_out2.ACLR
clock => mac_mult1.CLK
clock => mac_out2.CLK
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[11] => mac_mult1.DATAA11
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
datab[7] => mac_mult1.DATAB7
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15
result[16] <= mac_out2.DATAOUT16
result[17] <= mac_out2.DATAOUT17
result[18] <= mac_out2.DATAOUT18
result[19] <= mac_out2.DATAOUT19


|BeamForming|LOW_PASS_FIR:proc_chain[5].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst|auk_dspip_roundsat_hpfir:\real_passthrough:gen_outp_blk:0:outp_blk
clk => ~NO_FANOUT~
reset_n => ~NO_FANOUT~
enable => valid.DATAIN
datain[0] => dataout[0].DATAIN
datain[1] => dataout[1].DATAIN
datain[2] => dataout[2].DATAIN
datain[3] => dataout[3].DATAIN
datain[4] => dataout[4].DATAIN
datain[5] => dataout[5].DATAIN
datain[6] => dataout[6].DATAIN
datain[7] => dataout[7].DATAIN
datain[8] => dataout[8].DATAIN
datain[9] => dataout[9].DATAIN
datain[10] => dataout[10].DATAIN
datain[11] => dataout[11].DATAIN
datain[12] => dataout[12].DATAIN
datain[13] => dataout[13].DATAIN
datain[14] => dataout[14].DATAIN
datain[15] => dataout[15].DATAIN
datain[16] => dataout[16].DATAIN
datain[17] => dataout[17].DATAIN
datain[18] => dataout[18].DATAIN
datain[19] => dataout[19].DATAIN
datain[20] => dataout[20].DATAIN
datain[21] => dataout[21].DATAIN
datain[22] => dataout[22].DATAIN
datain[23] => dataout[23].DATAIN
datain[24] => dataout[24].DATAIN
datain[25] => dataout[25].DATAIN
valid <= enable.DB_MAX_OUTPUT_PORT_TYPE
dataout[0] <= datain[0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= datain[1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= datain[2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= datain[3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= datain[4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= datain[5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= datain[6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= datain[7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= datain[8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= datain[9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= datain[10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= datain[11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= datain[12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= datain[13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= datain[14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= datain[15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= datain[16].DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= datain[17].DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= datain[18].DB_MAX_OUTPUT_PORT_TYPE
dataout[19] <= datain[19].DB_MAX_OUTPUT_PORT_TYPE
dataout[20] <= datain[20].DB_MAX_OUTPUT_PORT_TYPE
dataout[21] <= datain[21].DB_MAX_OUTPUT_PORT_TYPE
dataout[22] <= datain[22].DB_MAX_OUTPUT_PORT_TYPE
dataout[23] <= datain[23].DB_MAX_OUTPUT_PORT_TYPE
dataout[24] <= datain[24].DB_MAX_OUTPUT_PORT_TYPE
dataout[25] <= datain[25].DB_MAX_OUTPUT_PORT_TYPE


|BeamForming|cordic_cos:cordic_inst
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
areset => areset.IN1
c[0] <= cordic_cos_CORDIC_0:cordic_0.c
c[1] <= cordic_cos_CORDIC_0:cordic_0.c
c[2] <= cordic_cos_CORDIC_0:cordic_0.c
c[3] <= cordic_cos_CORDIC_0:cordic_0.c
c[4] <= cordic_cos_CORDIC_0:cordic_0.c
c[5] <= cordic_cos_CORDIC_0:cordic_0.c
c[6] <= cordic_cos_CORDIC_0:cordic_0.c
c[7] <= cordic_cos_CORDIC_0:cordic_0.c
c[8] <= cordic_cos_CORDIC_0:cordic_0.c
c[9] <= cordic_cos_CORDIC_0:cordic_0.c
clk => clk.IN1
s[0] <= cordic_cos_CORDIC_0:cordic_0.s
s[1] <= cordic_cos_CORDIC_0:cordic_0.s
s[2] <= cordic_cos_CORDIC_0:cordic_0.s
s[3] <= cordic_cos_CORDIC_0:cordic_0.s
s[4] <= cordic_cos_CORDIC_0:cordic_0.s
s[5] <= cordic_cos_CORDIC_0:cordic_0.s
s[6] <= cordic_cos_CORDIC_0:cordic_0.s
s[7] <= cordic_cos_CORDIC_0:cordic_0.s
s[8] <= cordic_cos_CORDIC_0:cordic_0.s
s[9] <= cordic_cos_CORDIC_0:cordic_0.s


|BeamForming|cordic_cos:cordic_inst|cordic_cos_CORDIC_0:cordic_0
a[0] => dspba_delay:redist16_xIn_a_1.xin[0]
a[1] => dspba_delay:redist16_xIn_a_1.xin[1]
a[2] => dspba_delay:redist16_xIn_a_1.xin[2]
a[3] => dspba_delay:redist16_xIn_a_1.xin[3]
a[4] => dspba_delay:redist16_xIn_a_1.xin[4]
a[5] => dspba_delay:redist16_xIn_a_1.xin[5]
a[6] => dspba_delay:redist16_xIn_a_1.xin[6]
a[7] => dspba_delay:redist16_xIn_a_1.xin[7]
a[8] => dspba_delay:redist16_xIn_a_1.xin[8]
a[9] => dspba_delay:redist16_xIn_a_1.xin[9]
a[10] => dspba_delay:redist16_xIn_a_1.xin[10]
c[0] <= xPostRR_uid229_sincosTest_q.DB_MAX_OUTPUT_PORT_TYPE
c[1] <= xPostRR_uid229_sincosTest_q.DB_MAX_OUTPUT_PORT_TYPE
c[2] <= xPostRR_uid229_sincosTest_q.DB_MAX_OUTPUT_PORT_TYPE
c[3] <= xPostRR_uid229_sincosTest_q.DB_MAX_OUTPUT_PORT_TYPE
c[4] <= xPostRR_uid229_sincosTest_q.DB_MAX_OUTPUT_PORT_TYPE
c[5] <= xPostRR_uid229_sincosTest_q.DB_MAX_OUTPUT_PORT_TYPE
c[6] <= xPostRR_uid229_sincosTest_q.DB_MAX_OUTPUT_PORT_TYPE
c[7] <= xPostRR_uid229_sincosTest_q.DB_MAX_OUTPUT_PORT_TYPE
c[8] <= xPostRR_uid229_sincosTest_q.DB_MAX_OUTPUT_PORT_TYPE
c[9] <= xPostRR_uid229_sincosTest_q.DB_MAX_OUTPUT_PORT_TYPE
s[0] <= xPostRR_uid230_sincosTest_q.DB_MAX_OUTPUT_PORT_TYPE
s[1] <= xPostRR_uid230_sincosTest_q.DB_MAX_OUTPUT_PORT_TYPE
s[2] <= xPostRR_uid230_sincosTest_q.DB_MAX_OUTPUT_PORT_TYPE
s[3] <= xPostRR_uid230_sincosTest_q.DB_MAX_OUTPUT_PORT_TYPE
s[4] <= xPostRR_uid230_sincosTest_q.DB_MAX_OUTPUT_PORT_TYPE
s[5] <= xPostRR_uid230_sincosTest_q.DB_MAX_OUTPUT_PORT_TYPE
s[6] <= xPostRR_uid230_sincosTest_q.DB_MAX_OUTPUT_PORT_TYPE
s[7] <= xPostRR_uid230_sincosTest_q.DB_MAX_OUTPUT_PORT_TYPE
s[8] <= xPostRR_uid230_sincosTest_q.DB_MAX_OUTPUT_PORT_TYPE
s[9] <= xPostRR_uid230_sincosTest_q.DB_MAX_OUTPUT_PORT_TYPE
clk => dspba_delay:redist16_xIn_a_1.clk
clk => dspba_delay:sinNegCond_uid222_sincosTest_delay.clk
clk => dspba_delay:redist1_sinNegCond_uid222_sincosTest_q_3.clk
clk => dspba_delay:redist11_aip1E_uid98_sincosTest_b_1.clk
clk => dspba_delay:redist4_xMSB_uid188_sincosTest_b_1.clk
clk => dspba_delay:redist5_xMSB_uid169_sincosTest_b_1.clk
clk => dspba_delay:redist6_xMSB_uid150_sincosTest_b_1.clk
clk => dspba_delay:redist7_xMSB_uid131_sincosTest_b_1.clk
clk => dspba_delay:redist8_xMSB_uid115_sincosTest_b_1.clk
clk => dspba_delay:redist12_xMSB_uid83_sincosTest_b_1.clk
clk => dspba_delay:redist13_xMSB_uid67_sincosTest_b_1.clk
clk => dspba_delay:redist14_xMSB_uid51_sincosTest_b_1.clk
clk => dspba_delay:redist10_xip1_5_uid112_sincosTest_b_1.clk
clk => dspba_delay:redist9_yip1_5_uid113_sincosTest_b_1.clk
clk => dspba_delay:redist2_ySumPreRnd_uid211_sincosTest_b_1.clk
clk => dspba_delay:invCosNegCond_uid227_sincosTest_delay.clk
clk => dspba_delay:redist0_invCosNegCond_uid227_sincosTest_q_3.clk
clk => dspba_delay:redist3_xSumPreRnd_uid207_sincosTest_b_1.clk
clk => dspba_delay:redist15_firstQuadrant_uid15_sincosTest_b_3.clk
areset => dspba_delay:redist16_xIn_a_1.aclr
areset => dspba_delay:sinNegCond_uid222_sincosTest_delay.aclr
areset => dspba_delay:redist1_sinNegCond_uid222_sincosTest_q_3.aclr
areset => dspba_delay:redist11_aip1E_uid98_sincosTest_b_1.aclr
areset => dspba_delay:redist4_xMSB_uid188_sincosTest_b_1.aclr
areset => dspba_delay:redist5_xMSB_uid169_sincosTest_b_1.aclr
areset => dspba_delay:redist6_xMSB_uid150_sincosTest_b_1.aclr
areset => dspba_delay:redist7_xMSB_uid131_sincosTest_b_1.aclr
areset => dspba_delay:redist8_xMSB_uid115_sincosTest_b_1.aclr
areset => dspba_delay:redist12_xMSB_uid83_sincosTest_b_1.aclr
areset => dspba_delay:redist13_xMSB_uid67_sincosTest_b_1.aclr
areset => dspba_delay:redist14_xMSB_uid51_sincosTest_b_1.aclr
areset => dspba_delay:redist10_xip1_5_uid112_sincosTest_b_1.aclr
areset => dspba_delay:redist9_yip1_5_uid113_sincosTest_b_1.aclr
areset => dspba_delay:redist2_ySumPreRnd_uid211_sincosTest_b_1.aclr
areset => dspba_delay:invCosNegCond_uid227_sincosTest_delay.aclr
areset => dspba_delay:redist0_invCosNegCond_uid227_sincosTest_q_3.aclr
areset => dspba_delay:redist3_xSumPreRnd_uid207_sincosTest_b_1.aclr
areset => dspba_delay:redist15_firstQuadrant_uid15_sincosTest_b_3.aclr


|BeamForming|cordic_cos:cordic_inst|cordic_cos_CORDIC_0:cordic_0|dspba_delay:redist16_xIn_a_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE


|BeamForming|cordic_cos:cordic_inst|cordic_cos_CORDIC_0:cordic_0|dspba_delay:sinNegCond_uid222_sincosTest_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|BeamForming|cordic_cos:cordic_inst|cordic_cos_CORDIC_0:cordic_0|dspba_delay:redist1_sinNegCond_uid222_sincosTest_q_3
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|BeamForming|cordic_cos:cordic_inst|cordic_cos_CORDIC_0:cordic_0|dspba_delay:redist11_aip1E_uid98_sincosTest_b_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xin[16] => delay_signals[0][16].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE


|BeamForming|cordic_cos:cordic_inst|cordic_cos_CORDIC_0:cordic_0|dspba_delay:redist4_xMSB_uid188_sincosTest_b_1
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|BeamForming|cordic_cos:cordic_inst|cordic_cos_CORDIC_0:cordic_0|dspba_delay:redist5_xMSB_uid169_sincosTest_b_1
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|BeamForming|cordic_cos:cordic_inst|cordic_cos_CORDIC_0:cordic_0|dspba_delay:redist6_xMSB_uid150_sincosTest_b_1
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|BeamForming|cordic_cos:cordic_inst|cordic_cos_CORDIC_0:cordic_0|dspba_delay:redist7_xMSB_uid131_sincosTest_b_1
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|BeamForming|cordic_cos:cordic_inst|cordic_cos_CORDIC_0:cordic_0|dspba_delay:redist8_xMSB_uid115_sincosTest_b_1
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|BeamForming|cordic_cos:cordic_inst|cordic_cos_CORDIC_0:cordic_0|dspba_delay:redist12_xMSB_uid83_sincosTest_b_1
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|BeamForming|cordic_cos:cordic_inst|cordic_cos_CORDIC_0:cordic_0|dspba_delay:redist13_xMSB_uid67_sincosTest_b_1
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|BeamForming|cordic_cos:cordic_inst|cordic_cos_CORDIC_0:cordic_0|dspba_delay:redist14_xMSB_uid51_sincosTest_b_1
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|BeamForming|cordic_cos:cordic_inst|cordic_cos_CORDIC_0:cordic_0|dspba_delay:redist10_xip1_5_uid112_sincosTest_b_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xin[16] => delay_signals[0][16].DATAIN
xin[17] => delay_signals[0][17].DATAIN
xin[18] => delay_signals[0][18].DATAIN
xin[19] => delay_signals[0][19].DATAIN
xin[20] => delay_signals[0][20].DATAIN
xin[21] => delay_signals[0][21].DATAIN
xin[22] => delay_signals[0][22].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE


|BeamForming|cordic_cos:cordic_inst|cordic_cos_CORDIC_0:cordic_0|dspba_delay:redist9_yip1_5_uid113_sincosTest_b_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xin[16] => delay_signals[0][16].DATAIN
xin[17] => delay_signals[0][17].DATAIN
xin[18] => delay_signals[0][18].DATAIN
xin[19] => delay_signals[0][19].DATAIN
xin[20] => delay_signals[0][20].DATAIN
xin[21] => delay_signals[0][21].DATAIN
xin[22] => delay_signals[0][22].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE


|BeamForming|cordic_cos:cordic_inst|cordic_cos_CORDIC_0:cordic_0|dspba_delay:redist2_ySumPreRnd_uid211_sincosTest_b_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE


|BeamForming|cordic_cos:cordic_inst|cordic_cos_CORDIC_0:cordic_0|dspba_delay:invCosNegCond_uid227_sincosTest_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|BeamForming|cordic_cos:cordic_inst|cordic_cos_CORDIC_0:cordic_0|dspba_delay:redist0_invCosNegCond_uid227_sincosTest_q_3
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|BeamForming|cordic_cos:cordic_inst|cordic_cos_CORDIC_0:cordic_0|dspba_delay:redist3_xSumPreRnd_uid207_sincosTest_b_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE


|BeamForming|cordic_cos:cordic_inst|cordic_cos_CORDIC_0:cordic_0|dspba_delay:redist15_firstQuadrant_uid15_sincosTest_b_3
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[2][0].ACLR
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[2][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


