#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Thu Feb 23 13:28:11 2023
# Process ID: 19248
# Current directory: C:/Users/mvbos/Desktop/SoC/SoC_Design/HW2/HW2_part1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11320 C:\Users\mvbos\Desktop\SoC\SoC_Design\HW2\HW2_part1\HW2_part1.xpr
# Log file: C:/Users/mvbos/Desktop/SoC/SoC_Design/HW2/HW2_part1/vivado.log
# Journal file: C:/Users/mvbos/Desktop/SoC/SoC_Design/HW2/HW2_part1\vivado.jou
# Running On: DESKTOP-5C5IMB2, OS: Windows, CPU Frequency: 2592 MHz, CPU Physical cores: 4, Host memory: 12779 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/mvbos/Desktop/SoC/SoC_Design/HW2/HW2_part1/HW2_part1.xpr
update_compile_order -fileset sources_1
copy_run -name impl_1_copy_1 [get_runs impl_1] -parent_run synth_1
set_property board_part digilentinc.com:basys3:part0:1.2 [current_project]
set_property dataflow_viewer_settings "min_width=16"   [current_fileset]
open_bd_design {C:/Users/mvbos/Desktop/SoC/SoC_Design/HW2/HW2_part1/HW2_part1.srcs/sources_1/bd/hw2_part1/hw2_part1.bd}
validate_bd_design
report_ip_status
report_ip_status -name ip_status 
upgrade_ip [get_ips  {hw2_part1_clk_wiz_0_0 hw2_part1_rst_clk_wiz_0_100M_0 hw2_part1_axi_uartlite_0_0}] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips {hw2_part1_clk_wiz_0_0 hw2_part1_rst_clk_wiz_0_100M_0 hw2_part1_axi_uartlite_0_0}] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/mvbos/Desktop/SoC/SoC_Design/HW2/HW2_part1/HW2_part1.srcs/sources_1/bd/hw2_part1/hw2_part1.bd]
startgroup
set_property -dict [list \
  CONFIG.CLKOUT1_JITTER {132.282} \
  CONFIG.CLKOUT1_PHASE_ERROR {95.856} \
  CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {83} \
  CONFIG.MMCM_CLKFBOUT_MULT_F {10.375} \
  CONFIG.MMCM_CLKOUT0_DIVIDE_F {12.500} \
] [get_bd_cells clk_wiz_0]
endgroup
validate_bd_design
save_bd_design
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
launch_runs impl_1_copy_1 -jobs 8
wait_on_run impl_1_copy_1
launch_runs impl_1_copy_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1_copy_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
open_run synth_1 -name synth_1
open_run synth_1 -name synth_1
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
open_bd_design {C:/Users/mvbos/Desktop/SoC/SoC_Design/HW2/HW2_part1/HW2_part1.srcs/sources_1/bd/hw2_part1/hw2_part1.bd}
open_run impl_1
startgroup
place_ports sys_clock W5
set_property is_loc_fixed true [get_ports [list  sys_clock]]
endgroup
startgroup
place_ports reset U18
set_property is_loc_fixed true [get_ports [list  reset]]
endgroup
startgroup
place_ports usb_uart_rxd B18
set_property is_loc_fixed true [get_ports [list  usb_uart_rxd]]
endgroup
save_constraints
reset_run impl_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
open_bd_design {C:/Users/mvbos/Desktop/SoC/SoC_Design/HW2/HW2_part1/HW2_part1.srcs/sources_1/bd/hw2_part1/hw2_part1.bd}
validate_bd_design -force
current_design synth_1
save_bd_design
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
