

================================================================
== Vitis HLS Report for 'track_pss_peak'
================================================================
* Date:           Thu Jun  2 15:25:38 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu28dr-ffvg1517-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  16.30 ns|  8.393 ns|     4.40 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        1|        1|  16.300 ns|  16.300 ns|    1|    1|     none|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 8.39>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i17 %trunc_ln264, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 3 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%p_read_1 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read3" [lte_cell_search.cpp:173->lte_cell_search.cpp:264]   --->   Operation 4 'read' 'p_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%p_read_2 = read i20 @_ssdm_op_Read.ap_auto.i20, i20 %p_read2" [lte_cell_search.cpp:173->lte_cell_search.cpp:264]   --->   Operation 5 'read' 'p_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%p_read_3 = read i20 @_ssdm_op_Read.ap_auto.i20, i20 %p_read1" [lte_cell_search.cpp:173->lte_cell_search.cpp:264]   --->   Operation 6 'read' 'p_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%p_read22 = read i20 @_ssdm_op_Read.ap_auto.i20, i20 %p_read" [lte_cell_search.cpp:173->lte_cell_search.cpp:264]   --->   Operation 7 'read' 'p_read22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (1.83ns)   --->   "%trunc_ln264_read = read i17 @_ssdm_op_Read.ap_fifo.i17P0A, i17 %trunc_ln264" [lte_cell_search.cpp:173->lte_cell_search.cpp:264]   --->   Operation 8 'read' 'trunc_ln264_read' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 17> <Depth = 2> <FIFO>
ST_1 : Operation 9 [1/1] (1.09ns)   --->   "%run = icmp_ne  i17 %trunc_ln264_read, i17 0" [lte_cell_search.cpp:260->lte_cell_search.cpp:259]   --->   Operation 9 'icmp' 'run' <Predicate = true> <Delay = 1.09> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%zext_ln142 = zext i20 %p_read_2" [lte_cell_search.cpp:142->lte_cell_search.cpp:264->lte_cell_search.cpp:259]   --->   Operation 10 'zext' 'zext_ln142' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%zext_ln142_1 = zext i20 %p_read_3" [lte_cell_search.cpp:142->lte_cell_search.cpp:264->lte_cell_search.cpp:259]   --->   Operation 11 'zext' 'zext_ln142_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%zext_ln142_2 = zext i20 %p_read22" [lte_cell_search.cpp:142->lte_cell_search.cpp:264->lte_cell_search.cpp:259]   --->   Operation 12 'zext' 'zext_ln142_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%curr_max_V_load = load i20 %curr_max_V" [lte_cell_search.cpp:259]   --->   Operation 13 'load' 'curr_max_V_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns) (grouped into LUT with out node or_ln183)   --->   "%xor_ln148 = xor i1 %run, i1 1" [lte_cell_search.cpp:148->lte_cell_search.cpp:264->lte_cell_search.cpp:259]   --->   Operation 14 'xor' 'xor_ln148' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.36ns)   --->   "%select_ln148 = select i1 %run, i20 %curr_max_V_load, i20 0" [lte_cell_search.cpp:148->lte_cell_search.cpp:264->lte_cell_search.cpp:259]   --->   Operation 15 'select' 'select_ln148' <Predicate = true> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.99ns)   --->   "%is_valid_0 = icmp_sgt  i32 %zext_ln142_2, i32 %p_read_1" [lte_cell_search.cpp:259]   --->   Operation 16 'icmp' 'is_valid_0' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.99ns)   --->   "%is_valid_1 = icmp_sgt  i32 %zext_ln142_1, i32 %p_read_1" [lte_cell_search.cpp:259]   --->   Operation 17 'icmp' 'is_valid_1' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.99ns)   --->   "%is_valid_2 = icmp_sgt  i32 %zext_ln142, i32 %p_read_1" [lte_cell_search.cpp:259]   --->   Operation 18 'icmp' 'is_valid_2' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (1.07ns)   --->   "%icmp_ln1494 = icmp_ult  i20 %select_ln148, i20 %p_read22" [lte_cell_search.cpp:259]   --->   Operation 19 'icmp' 'icmp_ln1494' <Predicate = true> <Delay = 1.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.28ns)   --->   "%and_ln169 = and i1 %is_valid_0, i1 %icmp_ln1494" [lte_cell_search.cpp:169->lte_cell_search.cpp:264->lte_cell_search.cpp:259]   --->   Operation 20 'and' 'and_ln169' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.36ns)   --->   "%select_ln169 = select i1 %and_ln169, i20 %p_read22, i20 %select_ln148" [lte_cell_search.cpp:169->lte_cell_search.cpp:264->lte_cell_search.cpp:259]   --->   Operation 21 'select' 'select_ln169' <Predicate = true> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (1.07ns)   --->   "%icmp_ln1494_1 = icmp_ult  i20 %select_ln169, i20 %p_read_3" [lte_cell_search.cpp:259]   --->   Operation 22 'icmp' 'icmp_ln1494_1' <Predicate = true> <Delay = 1.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.28ns)   --->   "%and_ln176 = and i1 %is_valid_1, i1 %icmp_ln1494_1" [lte_cell_search.cpp:176->lte_cell_search.cpp:264->lte_cell_search.cpp:259]   --->   Operation 23 'and' 'and_ln176' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln176 = zext i1 %and_ln176" [lte_cell_search.cpp:176->lte_cell_search.cpp:264->lte_cell_search.cpp:259]   --->   Operation 24 'zext' 'zext_ln176' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1494_2)   --->   "%select_ln176 = select i1 %and_ln176, i20 %p_read_3, i20 %select_ln169" [lte_cell_search.cpp:176->lte_cell_search.cpp:264->lte_cell_search.cpp:259]   --->   Operation 25 'select' 'select_ln176' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (1.07ns) (out node of the LUT)   --->   "%icmp_ln1494_2 = icmp_ult  i20 %select_ln176, i20 %p_read_2" [lte_cell_search.cpp:259]   --->   Operation 26 'icmp' 'icmp_ln1494_2' <Predicate = true> <Delay = 1.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.28ns)   --->   "%and_ln183 = and i1 %is_valid_2, i1 %icmp_ln1494_2" [lte_cell_search.cpp:183->lte_cell_search.cpp:264->lte_cell_search.cpp:259]   --->   Operation 27 'and' 'and_ln183' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node or_ln183)   --->   "%or_ln183_2 = or i1 %and_ln169, i1 %xor_ln148" [lte_cell_search.cpp:183->lte_cell_search.cpp:264->lte_cell_search.cpp:259]   --->   Operation 28 'or' 'or_ln183_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.28ns)   --->   "%or_ln183_3 = or i1 %and_ln176, i1 %and_ln183" [lte_cell_search.cpp:183->lte_cell_search.cpp:264->lte_cell_search.cpp:259]   --->   Operation 29 'or' 'or_ln183_3' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln183 = or i1 %or_ln183_3, i1 %or_ln183_2" [lte_cell_search.cpp:183->lte_cell_search.cpp:264->lte_cell_search.cpp:259]   --->   Operation 30 'or' 'or_ln183' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node select_ln183_3)   --->   "%select_ln183 = select i1 %and_ln183, i20 %p_read_2, i20 %p_read_3" [lte_cell_search.cpp:183->lte_cell_search.cpp:264->lte_cell_search.cpp:259]   --->   Operation 31 'select' 'select_ln183' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node select_ln183_3)   --->   "%select_ln183_2 = select i1 %and_ln169, i20 %p_read22, i20 0" [lte_cell_search.cpp:183->lte_cell_search.cpp:264->lte_cell_search.cpp:259]   --->   Operation 32 'select' 'select_ln183_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.36ns) (out node of the LUT)   --->   "%select_ln183_3 = select i1 %or_ln183_3, i20 %select_ln183, i20 %select_ln183_2" [lte_cell_search.cpp:183->lte_cell_search.cpp:264->lte_cell_search.cpp:259]   --->   Operation 33 'select' 'select_ln183_3' <Predicate = true> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node or_ln183_1)   --->   "%or_ln183_4 = or i1 %and_ln169, i1 %and_ln183" [lte_cell_search.cpp:183->lte_cell_search.cpp:264->lte_cell_search.cpp:259]   --->   Operation 34 'or' 'or_ln183_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln183_1 = or i1 %or_ln183_4, i1 %and_ln176" [lte_cell_search.cpp:183->lte_cell_search.cpp:264->lte_cell_search.cpp:259]   --->   Operation 35 'or' 'or_ln183_1' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.17ns)   --->   "%select_ln183_1 = select i1 %and_ln183, i2 2, i2 %zext_ln176" [lte_cell_search.cpp:183->lte_cell_search.cpp:264->lte_cell_search.cpp:259]   --->   Operation 36 'select' 'select_ln183_1' <Predicate = true> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%r_V = bitconcatenate i42 @_ssdm_op_BitConcatenate.i42.i20.i22, i20 %p_read22, i22 0" [lte_cell_search.cpp:259]   --->   Operation 37 'bitconcatenate' 'r_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln1115 = zext i42 %r_V" [lte_cell_search.cpp:259]   --->   Operation 38 'zext' 'zext_ln1115' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (3.56ns)   --->   "%r_V_6 = mul i78 %zext_ln1115, i78 41943040000" [lte_cell_search.cpp:259]   --->   Operation 39 'mul' 'r_V_6' <Predicate = true> <Delay = 3.56> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%ret_V = partselect i12 @_ssdm_op_PartSelect.i12.i78.i32.i32, i78 %r_V_6, i32 66, i32 77" [lte_cell_search.cpp:259]   --->   Operation 40 'partselect' 'ret_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln183 = br i1 %or_ln183_1, void %_ZN8ap_fixedILi40ELi18EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit140.new2.i.i, void %mergeST3.i.i" [lte_cell_search.cpp:183->lte_cell_search.cpp:264->lte_cell_search.cpp:259]   --->   Operation 41 'br' 'br_ln183' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.ap_auto.i17P0A, i17 %peak_id_temp, i17 %trunc_ln264_read" [lte_cell_search.cpp:173->lte_cell_search.cpp:264->lte_cell_search.cpp:259]   --->   Operation 42 'write' 'write_ln173' <Predicate = (or_ln183_1)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%write_ln172 = write void @_ssdm_op_Write.ap_auto.i2P0A, i2 %pss_id_temp, i2 %select_ln183_1" [lte_cell_search.cpp:172->lte_cell_search.cpp:264->lte_cell_search.cpp:259]   --->   Operation 43 'write' 'write_ln172' <Predicate = (or_ln183_1)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN8ap_fixedILi40ELi18EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit140.new2.i.i"   --->   Operation 44 'br' 'br_ln0' <Predicate = (or_ln183_1)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln183 = br i1 %or_ln183, void %.exit, void %mergeST.i.i" [lte_cell_search.cpp:183->lte_cell_search.cpp:264->lte_cell_search.cpp:259]   --->   Operation 45 'br' 'br_ln183' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%store_ln150 = store i20 %select_ln183_3, i20 %curr_max_V" [lte_cell_search.cpp:150->lte_cell_search.cpp:264->lte_cell_search.cpp:259]   --->   Operation 46 'store' 'store_ln150' <Predicate = (or_ln183)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 47 'br' 'br_ln0' <Predicate = (or_ln183)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln534 = zext i17 %trunc_ln264_read" [lte_cell_search.cpp:259]   --->   Operation 48 'zext' 'zext_ln534' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln190_1 = zext i17 %trunc_ln264_read" [lte_cell_search.cpp:190->lte_cell_search.cpp:264->lte_cell_search.cpp:259]   --->   Operation 49 'zext' 'zext_ln190_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%pss_rslt_temp_addr = getelementptr i12 %pss_rslt_temp, i64 0, i64 %zext_ln534" [lte_cell_search.cpp:190->lte_cell_search.cpp:264->lte_cell_search.cpp:259]   --->   Operation 50 'getelementptr' 'pss_rslt_temp_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.87ns)   --->   "%add_ln191 = add i18 %zext_ln190_1, i18 96000" [lte_cell_search.cpp:191->lte_cell_search.cpp:264->lte_cell_search.cpp:259]   --->   Operation 51 'add' 'add_ln191' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln191 = zext i18 %add_ln191" [lte_cell_search.cpp:191->lte_cell_search.cpp:264->lte_cell_search.cpp:259]   --->   Operation 52 'zext' 'zext_ln191' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%pss_rslt_temp_addr_1 = getelementptr i12 %pss_rslt_temp, i64 0, i64 %zext_ln191" [lte_cell_search.cpp:191->lte_cell_search.cpp:264->lte_cell_search.cpp:259]   --->   Operation 53 'getelementptr' 'pss_rslt_temp_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (1.23ns)   --->   "%store_ln190 = store i12 %ret_V, i19 %pss_rslt_temp_addr" [lte_cell_search.cpp:190->lte_cell_search.cpp:264->lte_cell_search.cpp:259]   --->   Operation 54 'store' 'store_ln190' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 288000> <RAM>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%r_V_2 = bitconcatenate i42 @_ssdm_op_BitConcatenate.i42.i20.i22, i20 %p_read_3, i22 0" [lte_cell_search.cpp:259]   --->   Operation 55 'bitconcatenate' 'r_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln1115_1 = zext i42 %r_V_2" [lte_cell_search.cpp:259]   --->   Operation 56 'zext' 'zext_ln1115_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (3.56ns)   --->   "%r_V_7 = mul i78 %zext_ln1115_1, i78 41943040000" [lte_cell_search.cpp:259]   --->   Operation 57 'mul' 'r_V_7' <Predicate = true> <Delay = 3.56> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%ret_V_1 = partselect i12 @_ssdm_op_PartSelect.i12.i78.i32.i32, i78 %r_V_7, i32 66, i32 77" [lte_cell_search.cpp:259]   --->   Operation 58 'partselect' 'ret_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (1.23ns)   --->   "%store_ln191 = store i12 %ret_V_1, i19 %pss_rslt_temp_addr_1" [lte_cell_search.cpp:191->lte_cell_search.cpp:264->lte_cell_search.cpp:259]   --->   Operation 59 'store' 'store_ln191' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 288000> <RAM>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%r_V_4 = bitconcatenate i42 @_ssdm_op_BitConcatenate.i42.i20.i22, i20 %p_read_2, i22 0" [lte_cell_search.cpp:259]   --->   Operation 60 'bitconcatenate' 'r_V_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln1115_2 = zext i42 %r_V_4" [lte_cell_search.cpp:259]   --->   Operation 61 'zext' 'zext_ln1115_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (3.56ns)   --->   "%r_V_8 = mul i78 %zext_ln1115_2, i78 41943040000" [lte_cell_search.cpp:259]   --->   Operation 62 'mul' 'r_V_8' <Predicate = true> <Delay = 3.56> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%ret_V_2 = partselect i12 @_ssdm_op_PartSelect.i12.i78.i32.i32, i78 %r_V_8, i32 66, i32 77" [lte_cell_search.cpp:259]   --->   Operation 63 'partselect' 'ret_V_2' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.12>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln190 = zext i17 %trunc_ln264_read" [lte_cell_search.cpp:190->lte_cell_search.cpp:264->lte_cell_search.cpp:259]   --->   Operation 64 'zext' 'zext_ln190' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.88ns)   --->   "%add_ln192 = add i19 %zext_ln190, i19 192000" [lte_cell_search.cpp:192->lte_cell_search.cpp:264->lte_cell_search.cpp:259]   --->   Operation 65 'add' 'add_ln192' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln192 = zext i19 %add_ln192" [lte_cell_search.cpp:192->lte_cell_search.cpp:264->lte_cell_search.cpp:259]   --->   Operation 66 'zext' 'zext_ln192' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%pss_rslt_temp_addr_2 = getelementptr i12 %pss_rslt_temp, i64 0, i64 %zext_ln192" [lte_cell_search.cpp:192->lte_cell_search.cpp:264->lte_cell_search.cpp:259]   --->   Operation 67 'getelementptr' 'pss_rslt_temp_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (1.23ns)   --->   "%store_ln192 = store i12 %ret_V_2, i19 %pss_rslt_temp_addr_2" [lte_cell_search.cpp:192->lte_cell_search.cpp:264->lte_cell_search.cpp:259]   --->   Operation 68 'store' 'store_ln192' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 288000> <RAM>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%ret_ln259 = ret" [lte_cell_search.cpp:259]   --->   Operation 69 'ret' 'ret_ln259' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ pss_id_temp]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ peak_id_temp]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ trunc_ln264]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ pss_rslt_temp]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ curr_max_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0    (specinterface ) [ 000]
p_read_1             (read          ) [ 000]
p_read_2             (read          ) [ 000]
p_read_3             (read          ) [ 000]
p_read22             (read          ) [ 000]
trunc_ln264_read     (read          ) [ 001]
run                  (icmp          ) [ 000]
zext_ln142           (zext          ) [ 000]
zext_ln142_1         (zext          ) [ 000]
zext_ln142_2         (zext          ) [ 000]
curr_max_V_load      (load          ) [ 000]
xor_ln148            (xor           ) [ 000]
select_ln148         (select        ) [ 000]
is_valid_0           (icmp          ) [ 000]
is_valid_1           (icmp          ) [ 000]
is_valid_2           (icmp          ) [ 000]
icmp_ln1494          (icmp          ) [ 000]
and_ln169            (and           ) [ 000]
select_ln169         (select        ) [ 000]
icmp_ln1494_1        (icmp          ) [ 000]
and_ln176            (and           ) [ 000]
zext_ln176           (zext          ) [ 000]
select_ln176         (select        ) [ 000]
icmp_ln1494_2        (icmp          ) [ 000]
and_ln183            (and           ) [ 000]
or_ln183_2           (or            ) [ 000]
or_ln183_3           (or            ) [ 000]
or_ln183             (or            ) [ 010]
select_ln183         (select        ) [ 000]
select_ln183_2       (select        ) [ 000]
select_ln183_3       (select        ) [ 000]
or_ln183_4           (or            ) [ 000]
or_ln183_1           (or            ) [ 010]
select_ln183_1       (select        ) [ 000]
r_V                  (bitconcatenate) [ 000]
zext_ln1115          (zext          ) [ 000]
r_V_6                (mul           ) [ 000]
ret_V                (partselect    ) [ 000]
br_ln183             (br            ) [ 000]
write_ln173          (write         ) [ 000]
write_ln172          (write         ) [ 000]
br_ln0               (br            ) [ 000]
br_ln183             (br            ) [ 000]
store_ln150          (store         ) [ 000]
br_ln0               (br            ) [ 000]
zext_ln534           (zext          ) [ 000]
zext_ln190_1         (zext          ) [ 000]
pss_rslt_temp_addr   (getelementptr ) [ 000]
add_ln191            (add           ) [ 000]
zext_ln191           (zext          ) [ 000]
pss_rslt_temp_addr_1 (getelementptr ) [ 000]
store_ln190          (store         ) [ 000]
r_V_2                (bitconcatenate) [ 000]
zext_ln1115_1        (zext          ) [ 000]
r_V_7                (mul           ) [ 000]
ret_V_1              (partselect    ) [ 000]
store_ln191          (store         ) [ 000]
r_V_4                (bitconcatenate) [ 000]
zext_ln1115_2        (zext          ) [ 000]
r_V_8                (mul           ) [ 000]
ret_V_2              (partselect    ) [ 001]
zext_ln190           (zext          ) [ 000]
add_ln192            (add           ) [ 000]
zext_ln192           (zext          ) [ 000]
pss_rslt_temp_addr_2 (getelementptr ) [ 000]
store_ln192          (store         ) [ 000]
ret_ln259            (ret           ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_read1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_read2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_read3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read3"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="pss_id_temp">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pss_id_temp"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="peak_id_temp">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="peak_id_temp"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="trunc_ln264">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trunc_ln264"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="pss_rslt_temp">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pss_rslt_temp"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="curr_max_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="curr_max_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i20"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i17P0A"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i42.i20.i22"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i12.i78.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i17P0A"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i2P0A"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1004" name="p_read_1_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="32" slack="0"/>
<pin id="70" dir="0" index="1" bw="32" slack="0"/>
<pin id="71" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_1/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="p_read_2_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="20" slack="0"/>
<pin id="76" dir="0" index="1" bw="20" slack="0"/>
<pin id="77" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_2/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="p_read_3_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="20" slack="0"/>
<pin id="82" dir="0" index="1" bw="20" slack="0"/>
<pin id="83" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_3/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="p_read22_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="20" slack="0"/>
<pin id="88" dir="0" index="1" bw="20" slack="0"/>
<pin id="89" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read22/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="trunc_ln264_read_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="17" slack="0"/>
<pin id="94" dir="0" index="1" bw="17" slack="0"/>
<pin id="95" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="trunc_ln264_read/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="write_ln173_write_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="0" slack="0"/>
<pin id="100" dir="0" index="1" bw="17" slack="0"/>
<pin id="101" dir="0" index="2" bw="17" slack="0"/>
<pin id="102" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln173/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="write_ln172_write_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="0" slack="0"/>
<pin id="108" dir="0" index="1" bw="2" slack="0"/>
<pin id="109" dir="0" index="2" bw="2" slack="0"/>
<pin id="110" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln172/1 "/>
</bind>
</comp>

<comp id="113" class="1004" name="pss_rslt_temp_addr_gep_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="12" slack="0"/>
<pin id="115" dir="0" index="1" bw="1" slack="0"/>
<pin id="116" dir="0" index="2" bw="17" slack="0"/>
<pin id="117" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pss_rslt_temp_addr/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="pss_rslt_temp_addr_1_gep_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="12" slack="0"/>
<pin id="122" dir="0" index="1" bw="1" slack="0"/>
<pin id="123" dir="0" index="2" bw="18" slack="0"/>
<pin id="124" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pss_rslt_temp_addr_1/1 "/>
</bind>
</comp>

<comp id="127" class="1004" name="grp_access_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="19" slack="0"/>
<pin id="129" dir="0" index="1" bw="12" slack="0"/>
<pin id="130" dir="0" index="2" bw="0" slack="0"/>
<pin id="132" dir="0" index="4" bw="19" slack="0"/>
<pin id="133" dir="0" index="5" bw="12" slack="2147483647"/>
<pin id="134" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="131" dir="1" index="3" bw="12" slack="2147483647"/>
<pin id="135" dir="1" index="7" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln190/1 store_ln191/1 store_ln192/2 "/>
</bind>
</comp>

<comp id="138" class="1004" name="pss_rslt_temp_addr_2_gep_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="12" slack="0"/>
<pin id="140" dir="0" index="1" bw="1" slack="0"/>
<pin id="141" dir="0" index="2" bw="19" slack="0"/>
<pin id="142" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pss_rslt_temp_addr_2/2 "/>
</bind>
</comp>

<comp id="146" class="1004" name="run_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="17" slack="0"/>
<pin id="148" dir="0" index="1" bw="1" slack="0"/>
<pin id="149" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="run/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="zext_ln142_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="20" slack="0"/>
<pin id="154" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln142/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="zext_ln142_1_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="20" slack="0"/>
<pin id="158" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln142_1/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="zext_ln142_2_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="20" slack="0"/>
<pin id="162" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln142_2/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="curr_max_V_load_load_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="20" slack="0"/>
<pin id="166" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="curr_max_V_load/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="xor_ln148_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="0"/>
<pin id="170" dir="0" index="1" bw="1" slack="0"/>
<pin id="171" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln148/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="select_ln148_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="0"/>
<pin id="176" dir="0" index="1" bw="20" slack="0"/>
<pin id="177" dir="0" index="2" bw="1" slack="0"/>
<pin id="178" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln148/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="is_valid_0_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="20" slack="0"/>
<pin id="184" dir="0" index="1" bw="32" slack="0"/>
<pin id="185" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="is_valid_0/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="is_valid_1_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="20" slack="0"/>
<pin id="190" dir="0" index="1" bw="32" slack="0"/>
<pin id="191" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="is_valid_1/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="is_valid_2_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="20" slack="0"/>
<pin id="196" dir="0" index="1" bw="32" slack="0"/>
<pin id="197" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="is_valid_2/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="icmp_ln1494_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="20" slack="0"/>
<pin id="202" dir="0" index="1" bw="20" slack="0"/>
<pin id="203" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1494/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="and_ln169_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="0"/>
<pin id="208" dir="0" index="1" bw="1" slack="0"/>
<pin id="209" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln169/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="select_ln169_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="0"/>
<pin id="214" dir="0" index="1" bw="20" slack="0"/>
<pin id="215" dir="0" index="2" bw="20" slack="0"/>
<pin id="216" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln169/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="icmp_ln1494_1_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="20" slack="0"/>
<pin id="222" dir="0" index="1" bw="20" slack="0"/>
<pin id="223" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1494_1/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="and_ln176_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="1" slack="0"/>
<pin id="228" dir="0" index="1" bw="1" slack="0"/>
<pin id="229" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln176/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="zext_ln176_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="1" slack="0"/>
<pin id="234" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln176/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="select_ln176_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="1" slack="0"/>
<pin id="238" dir="0" index="1" bw="20" slack="0"/>
<pin id="239" dir="0" index="2" bw="20" slack="0"/>
<pin id="240" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln176/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="icmp_ln1494_2_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="20" slack="0"/>
<pin id="246" dir="0" index="1" bw="20" slack="0"/>
<pin id="247" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1494_2/1 "/>
</bind>
</comp>

<comp id="250" class="1004" name="and_ln183_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="1" slack="0"/>
<pin id="252" dir="0" index="1" bw="1" slack="0"/>
<pin id="253" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln183/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="or_ln183_2_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="1" slack="0"/>
<pin id="258" dir="0" index="1" bw="1" slack="0"/>
<pin id="259" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln183_2/1 "/>
</bind>
</comp>

<comp id="262" class="1004" name="or_ln183_3_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="1" slack="0"/>
<pin id="264" dir="0" index="1" bw="1" slack="0"/>
<pin id="265" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln183_3/1 "/>
</bind>
</comp>

<comp id="268" class="1004" name="or_ln183_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="1" slack="0"/>
<pin id="270" dir="0" index="1" bw="1" slack="0"/>
<pin id="271" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln183/1 "/>
</bind>
</comp>

<comp id="274" class="1004" name="select_ln183_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="1" slack="0"/>
<pin id="276" dir="0" index="1" bw="20" slack="0"/>
<pin id="277" dir="0" index="2" bw="20" slack="0"/>
<pin id="278" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln183/1 "/>
</bind>
</comp>

<comp id="282" class="1004" name="select_ln183_2_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="1" slack="0"/>
<pin id="284" dir="0" index="1" bw="20" slack="0"/>
<pin id="285" dir="0" index="2" bw="1" slack="0"/>
<pin id="286" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln183_2/1 "/>
</bind>
</comp>

<comp id="290" class="1004" name="select_ln183_3_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="1" slack="0"/>
<pin id="292" dir="0" index="1" bw="20" slack="0"/>
<pin id="293" dir="0" index="2" bw="20" slack="0"/>
<pin id="294" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln183_3/1 "/>
</bind>
</comp>

<comp id="298" class="1004" name="or_ln183_4_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="1" slack="0"/>
<pin id="300" dir="0" index="1" bw="1" slack="0"/>
<pin id="301" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln183_4/1 "/>
</bind>
</comp>

<comp id="304" class="1004" name="or_ln183_1_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="1" slack="0"/>
<pin id="306" dir="0" index="1" bw="1" slack="0"/>
<pin id="307" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln183_1/1 "/>
</bind>
</comp>

<comp id="310" class="1004" name="select_ln183_1_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="1" slack="0"/>
<pin id="312" dir="0" index="1" bw="2" slack="0"/>
<pin id="313" dir="0" index="2" bw="1" slack="0"/>
<pin id="314" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln183_1/1 "/>
</bind>
</comp>

<comp id="319" class="1004" name="r_V_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="42" slack="0"/>
<pin id="321" dir="0" index="1" bw="20" slack="0"/>
<pin id="322" dir="0" index="2" bw="1" slack="0"/>
<pin id="323" dir="1" index="3" bw="42" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="r_V/1 "/>
</bind>
</comp>

<comp id="327" class="1004" name="zext_ln1115_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="42" slack="0"/>
<pin id="329" dir="1" index="1" bw="78" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1115/1 "/>
</bind>
</comp>

<comp id="331" class="1004" name="r_V_6_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="42" slack="0"/>
<pin id="333" dir="0" index="1" bw="37" slack="0"/>
<pin id="334" dir="1" index="2" bw="78" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_6/1 "/>
</bind>
</comp>

<comp id="337" class="1004" name="ret_V_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="12" slack="0"/>
<pin id="339" dir="0" index="1" bw="78" slack="0"/>
<pin id="340" dir="0" index="2" bw="8" slack="0"/>
<pin id="341" dir="0" index="3" bw="8" slack="0"/>
<pin id="342" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="ret_V/1 "/>
</bind>
</comp>

<comp id="348" class="1004" name="store_ln150_store_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="20" slack="0"/>
<pin id="350" dir="0" index="1" bw="20" slack="0"/>
<pin id="351" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln150/1 "/>
</bind>
</comp>

<comp id="354" class="1004" name="zext_ln534_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="17" slack="0"/>
<pin id="356" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln534/1 "/>
</bind>
</comp>

<comp id="359" class="1004" name="zext_ln190_1_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="17" slack="0"/>
<pin id="361" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln190_1/1 "/>
</bind>
</comp>

<comp id="363" class="1004" name="add_ln191_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="17" slack="0"/>
<pin id="365" dir="0" index="1" bw="18" slack="0"/>
<pin id="366" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln191/1 "/>
</bind>
</comp>

<comp id="369" class="1004" name="zext_ln191_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="18" slack="0"/>
<pin id="371" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln191/1 "/>
</bind>
</comp>

<comp id="374" class="1004" name="r_V_2_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="42" slack="0"/>
<pin id="376" dir="0" index="1" bw="20" slack="0"/>
<pin id="377" dir="0" index="2" bw="1" slack="0"/>
<pin id="378" dir="1" index="3" bw="42" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="r_V_2/1 "/>
</bind>
</comp>

<comp id="382" class="1004" name="zext_ln1115_1_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="42" slack="0"/>
<pin id="384" dir="1" index="1" bw="78" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1115_1/1 "/>
</bind>
</comp>

<comp id="386" class="1004" name="r_V_7_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="42" slack="0"/>
<pin id="388" dir="0" index="1" bw="37" slack="0"/>
<pin id="389" dir="1" index="2" bw="78" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_7/1 "/>
</bind>
</comp>

<comp id="392" class="1004" name="ret_V_1_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="12" slack="0"/>
<pin id="394" dir="0" index="1" bw="78" slack="0"/>
<pin id="395" dir="0" index="2" bw="8" slack="0"/>
<pin id="396" dir="0" index="3" bw="8" slack="0"/>
<pin id="397" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="ret_V_1/1 "/>
</bind>
</comp>

<comp id="403" class="1004" name="r_V_4_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="42" slack="0"/>
<pin id="405" dir="0" index="1" bw="20" slack="0"/>
<pin id="406" dir="0" index="2" bw="1" slack="0"/>
<pin id="407" dir="1" index="3" bw="42" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="r_V_4/1 "/>
</bind>
</comp>

<comp id="411" class="1004" name="zext_ln1115_2_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="42" slack="0"/>
<pin id="413" dir="1" index="1" bw="78" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1115_2/1 "/>
</bind>
</comp>

<comp id="415" class="1004" name="r_V_8_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="42" slack="0"/>
<pin id="417" dir="0" index="1" bw="37" slack="0"/>
<pin id="418" dir="1" index="2" bw="78" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_8/1 "/>
</bind>
</comp>

<comp id="421" class="1004" name="ret_V_2_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="12" slack="0"/>
<pin id="423" dir="0" index="1" bw="78" slack="0"/>
<pin id="424" dir="0" index="2" bw="8" slack="0"/>
<pin id="425" dir="0" index="3" bw="8" slack="0"/>
<pin id="426" dir="1" index="4" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="ret_V_2/1 "/>
</bind>
</comp>

<comp id="431" class="1004" name="zext_ln190_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="17" slack="1"/>
<pin id="433" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln190/2 "/>
</bind>
</comp>

<comp id="434" class="1004" name="add_ln192_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="17" slack="0"/>
<pin id="436" dir="0" index="1" bw="19" slack="0"/>
<pin id="437" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln192/2 "/>
</bind>
</comp>

<comp id="440" class="1004" name="zext_ln192_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="19" slack="0"/>
<pin id="442" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln192/2 "/>
</bind>
</comp>

<comp id="445" class="1005" name="trunc_ln264_read_reg_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="17" slack="1"/>
<pin id="447" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln264_read "/>
</bind>
</comp>

<comp id="456" class="1005" name="ret_V_2_reg_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="12" slack="1"/>
<pin id="458" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="72"><net_src comp="32" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="6" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="78"><net_src comp="34" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="4" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="84"><net_src comp="34" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="2" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="90"><net_src comp="34" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="0" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="96"><net_src comp="36" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="12" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="103"><net_src comp="58" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="104"><net_src comp="10" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="105"><net_src comp="92" pin="2"/><net_sink comp="98" pin=2"/></net>

<net id="111"><net_src comp="60" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="112"><net_src comp="8" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="118"><net_src comp="14" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="119"><net_src comp="62" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="125"><net_src comp="14" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="62" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="136"><net_src comp="113" pin="3"/><net_sink comp="127" pin=2"/></net>

<net id="137"><net_src comp="120" pin="3"/><net_sink comp="127" pin=0"/></net>

<net id="143"><net_src comp="14" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="144"><net_src comp="62" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="145"><net_src comp="138" pin="3"/><net_sink comp="127" pin=0"/></net>

<net id="150"><net_src comp="92" pin="2"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="38" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="155"><net_src comp="74" pin="2"/><net_sink comp="152" pin=0"/></net>

<net id="159"><net_src comp="80" pin="2"/><net_sink comp="156" pin=0"/></net>

<net id="163"><net_src comp="86" pin="2"/><net_sink comp="160" pin=0"/></net>

<net id="167"><net_src comp="16" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="172"><net_src comp="146" pin="2"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="40" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="179"><net_src comp="146" pin="2"/><net_sink comp="174" pin=0"/></net>

<net id="180"><net_src comp="164" pin="1"/><net_sink comp="174" pin=1"/></net>

<net id="181"><net_src comp="42" pin="0"/><net_sink comp="174" pin=2"/></net>

<net id="186"><net_src comp="160" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="68" pin="2"/><net_sink comp="182" pin=1"/></net>

<net id="192"><net_src comp="156" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="68" pin="2"/><net_sink comp="188" pin=1"/></net>

<net id="198"><net_src comp="152" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="68" pin="2"/><net_sink comp="194" pin=1"/></net>

<net id="204"><net_src comp="174" pin="3"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="86" pin="2"/><net_sink comp="200" pin=1"/></net>

<net id="210"><net_src comp="182" pin="2"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="200" pin="2"/><net_sink comp="206" pin=1"/></net>

<net id="217"><net_src comp="206" pin="2"/><net_sink comp="212" pin=0"/></net>

<net id="218"><net_src comp="86" pin="2"/><net_sink comp="212" pin=1"/></net>

<net id="219"><net_src comp="174" pin="3"/><net_sink comp="212" pin=2"/></net>

<net id="224"><net_src comp="212" pin="3"/><net_sink comp="220" pin=0"/></net>

<net id="225"><net_src comp="80" pin="2"/><net_sink comp="220" pin=1"/></net>

<net id="230"><net_src comp="188" pin="2"/><net_sink comp="226" pin=0"/></net>

<net id="231"><net_src comp="220" pin="2"/><net_sink comp="226" pin=1"/></net>

<net id="235"><net_src comp="226" pin="2"/><net_sink comp="232" pin=0"/></net>

<net id="241"><net_src comp="226" pin="2"/><net_sink comp="236" pin=0"/></net>

<net id="242"><net_src comp="80" pin="2"/><net_sink comp="236" pin=1"/></net>

<net id="243"><net_src comp="212" pin="3"/><net_sink comp="236" pin=2"/></net>

<net id="248"><net_src comp="236" pin="3"/><net_sink comp="244" pin=0"/></net>

<net id="249"><net_src comp="74" pin="2"/><net_sink comp="244" pin=1"/></net>

<net id="254"><net_src comp="194" pin="2"/><net_sink comp="250" pin=0"/></net>

<net id="255"><net_src comp="244" pin="2"/><net_sink comp="250" pin=1"/></net>

<net id="260"><net_src comp="206" pin="2"/><net_sink comp="256" pin=0"/></net>

<net id="261"><net_src comp="168" pin="2"/><net_sink comp="256" pin=1"/></net>

<net id="266"><net_src comp="226" pin="2"/><net_sink comp="262" pin=0"/></net>

<net id="267"><net_src comp="250" pin="2"/><net_sink comp="262" pin=1"/></net>

<net id="272"><net_src comp="262" pin="2"/><net_sink comp="268" pin=0"/></net>

<net id="273"><net_src comp="256" pin="2"/><net_sink comp="268" pin=1"/></net>

<net id="279"><net_src comp="250" pin="2"/><net_sink comp="274" pin=0"/></net>

<net id="280"><net_src comp="74" pin="2"/><net_sink comp="274" pin=1"/></net>

<net id="281"><net_src comp="80" pin="2"/><net_sink comp="274" pin=2"/></net>

<net id="287"><net_src comp="206" pin="2"/><net_sink comp="282" pin=0"/></net>

<net id="288"><net_src comp="86" pin="2"/><net_sink comp="282" pin=1"/></net>

<net id="289"><net_src comp="42" pin="0"/><net_sink comp="282" pin=2"/></net>

<net id="295"><net_src comp="262" pin="2"/><net_sink comp="290" pin=0"/></net>

<net id="296"><net_src comp="274" pin="3"/><net_sink comp="290" pin=1"/></net>

<net id="297"><net_src comp="282" pin="3"/><net_sink comp="290" pin=2"/></net>

<net id="302"><net_src comp="206" pin="2"/><net_sink comp="298" pin=0"/></net>

<net id="303"><net_src comp="250" pin="2"/><net_sink comp="298" pin=1"/></net>

<net id="308"><net_src comp="298" pin="2"/><net_sink comp="304" pin=0"/></net>

<net id="309"><net_src comp="226" pin="2"/><net_sink comp="304" pin=1"/></net>

<net id="315"><net_src comp="250" pin="2"/><net_sink comp="310" pin=0"/></net>

<net id="316"><net_src comp="44" pin="0"/><net_sink comp="310" pin=1"/></net>

<net id="317"><net_src comp="232" pin="1"/><net_sink comp="310" pin=2"/></net>

<net id="318"><net_src comp="310" pin="3"/><net_sink comp="106" pin=2"/></net>

<net id="324"><net_src comp="46" pin="0"/><net_sink comp="319" pin=0"/></net>

<net id="325"><net_src comp="86" pin="2"/><net_sink comp="319" pin=1"/></net>

<net id="326"><net_src comp="48" pin="0"/><net_sink comp="319" pin=2"/></net>

<net id="330"><net_src comp="319" pin="3"/><net_sink comp="327" pin=0"/></net>

<net id="335"><net_src comp="327" pin="1"/><net_sink comp="331" pin=0"/></net>

<net id="336"><net_src comp="50" pin="0"/><net_sink comp="331" pin=1"/></net>

<net id="343"><net_src comp="52" pin="0"/><net_sink comp="337" pin=0"/></net>

<net id="344"><net_src comp="331" pin="2"/><net_sink comp="337" pin=1"/></net>

<net id="345"><net_src comp="54" pin="0"/><net_sink comp="337" pin=2"/></net>

<net id="346"><net_src comp="56" pin="0"/><net_sink comp="337" pin=3"/></net>

<net id="347"><net_src comp="337" pin="4"/><net_sink comp="127" pin=4"/></net>

<net id="352"><net_src comp="290" pin="3"/><net_sink comp="348" pin=0"/></net>

<net id="353"><net_src comp="16" pin="0"/><net_sink comp="348" pin=1"/></net>

<net id="357"><net_src comp="92" pin="2"/><net_sink comp="354" pin=0"/></net>

<net id="358"><net_src comp="354" pin="1"/><net_sink comp="113" pin=2"/></net>

<net id="362"><net_src comp="92" pin="2"/><net_sink comp="359" pin=0"/></net>

<net id="367"><net_src comp="359" pin="1"/><net_sink comp="363" pin=0"/></net>

<net id="368"><net_src comp="64" pin="0"/><net_sink comp="363" pin=1"/></net>

<net id="372"><net_src comp="363" pin="2"/><net_sink comp="369" pin=0"/></net>

<net id="373"><net_src comp="369" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="379"><net_src comp="46" pin="0"/><net_sink comp="374" pin=0"/></net>

<net id="380"><net_src comp="80" pin="2"/><net_sink comp="374" pin=1"/></net>

<net id="381"><net_src comp="48" pin="0"/><net_sink comp="374" pin=2"/></net>

<net id="385"><net_src comp="374" pin="3"/><net_sink comp="382" pin=0"/></net>

<net id="390"><net_src comp="382" pin="1"/><net_sink comp="386" pin=0"/></net>

<net id="391"><net_src comp="50" pin="0"/><net_sink comp="386" pin=1"/></net>

<net id="398"><net_src comp="52" pin="0"/><net_sink comp="392" pin=0"/></net>

<net id="399"><net_src comp="386" pin="2"/><net_sink comp="392" pin=1"/></net>

<net id="400"><net_src comp="54" pin="0"/><net_sink comp="392" pin=2"/></net>

<net id="401"><net_src comp="56" pin="0"/><net_sink comp="392" pin=3"/></net>

<net id="402"><net_src comp="392" pin="4"/><net_sink comp="127" pin=1"/></net>

<net id="408"><net_src comp="46" pin="0"/><net_sink comp="403" pin=0"/></net>

<net id="409"><net_src comp="74" pin="2"/><net_sink comp="403" pin=1"/></net>

<net id="410"><net_src comp="48" pin="0"/><net_sink comp="403" pin=2"/></net>

<net id="414"><net_src comp="403" pin="3"/><net_sink comp="411" pin=0"/></net>

<net id="419"><net_src comp="411" pin="1"/><net_sink comp="415" pin=0"/></net>

<net id="420"><net_src comp="50" pin="0"/><net_sink comp="415" pin=1"/></net>

<net id="427"><net_src comp="52" pin="0"/><net_sink comp="421" pin=0"/></net>

<net id="428"><net_src comp="415" pin="2"/><net_sink comp="421" pin=1"/></net>

<net id="429"><net_src comp="54" pin="0"/><net_sink comp="421" pin=2"/></net>

<net id="430"><net_src comp="56" pin="0"/><net_sink comp="421" pin=3"/></net>

<net id="438"><net_src comp="431" pin="1"/><net_sink comp="434" pin=0"/></net>

<net id="439"><net_src comp="66" pin="0"/><net_sink comp="434" pin=1"/></net>

<net id="443"><net_src comp="434" pin="2"/><net_sink comp="440" pin=0"/></net>

<net id="444"><net_src comp="440" pin="1"/><net_sink comp="138" pin=2"/></net>

<net id="448"><net_src comp="92" pin="2"/><net_sink comp="445" pin=0"/></net>

<net id="449"><net_src comp="445" pin="1"/><net_sink comp="431" pin=0"/></net>

<net id="459"><net_src comp="421" pin="4"/><net_sink comp="456" pin=0"/></net>

<net id="460"><net_src comp="456" pin="1"/><net_sink comp="127" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: pss_id_temp | {1 }
	Port: peak_id_temp | {1 }
	Port: pss_rslt_temp | {1 2 }
	Port: curr_max_V | {1 }
 - Input state : 
	Port: track_pss_peak : p_read | {1 }
	Port: track_pss_peak : p_read1 | {1 }
	Port: track_pss_peak : p_read2 | {1 }
	Port: track_pss_peak : p_read3 | {1 }
	Port: track_pss_peak : trunc_ln264 | {1 }
	Port: track_pss_peak : curr_max_V | {1 }
  - Chain level:
	State 1
		xor_ln148 : 1
		select_ln148 : 1
		is_valid_0 : 1
		is_valid_1 : 1
		is_valid_2 : 1
		icmp_ln1494 : 2
		and_ln169 : 3
		select_ln169 : 3
		icmp_ln1494_1 : 4
		and_ln176 : 5
		zext_ln176 : 5
		select_ln176 : 5
		icmp_ln1494_2 : 6
		and_ln183 : 7
		or_ln183_2 : 3
		or_ln183_3 : 7
		or_ln183 : 7
		select_ln183 : 7
		select_ln183_2 : 3
		select_ln183_3 : 8
		or_ln183_4 : 7
		or_ln183_1 : 7
		select_ln183_1 : 7
		zext_ln1115 : 1
		r_V_6 : 2
		ret_V : 3
		br_ln183 : 7
		write_ln172 : 8
		br_ln183 : 7
		store_ln150 : 9
		pss_rslt_temp_addr : 1
		add_ln191 : 1
		zext_ln191 : 2
		pss_rslt_temp_addr_1 : 3
		store_ln190 : 4
		zext_ln1115_1 : 1
		r_V_7 : 2
		ret_V_1 : 3
		store_ln191 : 4
		zext_ln1115_2 : 1
		r_V_8 : 2
		ret_V_2 : 3
	State 2
		add_ln192 : 1
		zext_ln192 : 2
		pss_rslt_temp_addr_2 : 3
		store_ln192 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|
| Operation|       Functional Unit       |   DSP   |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|
|          |     select_ln148_fu_174     |    0    |    0    |    19   |
|          |     select_ln169_fu_212     |    0    |    0    |    19   |
|          |     select_ln176_fu_236     |    0    |    0    |    19   |
|  select  |     select_ln183_fu_274     |    0    |    0    |    19   |
|          |    select_ln183_2_fu_282    |    0    |    0    |    19   |
|          |    select_ln183_3_fu_290    |    0    |    0    |    19   |
|          |    select_ln183_1_fu_310    |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|
|          |          run_fu_146         |    0    |    0    |    13   |
|          |      is_valid_0_fu_182      |    0    |    0    |    20   |
|          |      is_valid_1_fu_188      |    0    |    0    |    20   |
|   icmp   |      is_valid_2_fu_194      |    0    |    0    |    20   |
|          |      icmp_ln1494_fu_200     |    0    |    0    |    14   |
|          |     icmp_ln1494_1_fu_220    |    0    |    0    |    14   |
|          |     icmp_ln1494_2_fu_244    |    0    |    0    |    14   |
|----------|-----------------------------|---------|---------|---------|
|          |         r_V_6_fu_331        |    1    |    0    |    22   |
|    mul   |         r_V_7_fu_386        |    1    |    0    |    22   |
|          |         r_V_8_fu_415        |    1    |    0    |    22   |
|----------|-----------------------------|---------|---------|---------|
|    add   |       add_ln191_fu_363      |    0    |    0    |    25   |
|          |       add_ln192_fu_434      |    0    |    0    |    26   |
|----------|-----------------------------|---------|---------|---------|
|          |      or_ln183_2_fu_256      |    0    |    0    |    2    |
|          |      or_ln183_3_fu_262      |    0    |    0    |    2    |
|    or    |       or_ln183_fu_268       |    0    |    0    |    2    |
|          |      or_ln183_4_fu_298      |    0    |    0    |    2    |
|          |      or_ln183_1_fu_304      |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|
|          |       and_ln169_fu_206      |    0    |    0    |    2    |
|    and   |       and_ln176_fu_226      |    0    |    0    |    2    |
|          |       and_ln183_fu_250      |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|
|    xor   |       xor_ln148_fu_168      |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|
|          |     p_read_1_read_fu_68     |    0    |    0    |    0    |
|          |     p_read_2_read_fu_74     |    0    |    0    |    0    |
|   read   |     p_read_3_read_fu_80     |    0    |    0    |    0    |
|          |     p_read22_read_fu_86     |    0    |    0    |    0    |
|          | trunc_ln264_read_read_fu_92 |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   write  |   write_ln173_write_fu_98   |    0    |    0    |    0    |
|          |   write_ln172_write_fu_106  |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |      zext_ln142_fu_152      |    0    |    0    |    0    |
|          |     zext_ln142_1_fu_156     |    0    |    0    |    0    |
|          |     zext_ln142_2_fu_160     |    0    |    0    |    0    |
|          |      zext_ln176_fu_232      |    0    |    0    |    0    |
|          |      zext_ln1115_fu_327     |    0    |    0    |    0    |
|   zext   |      zext_ln534_fu_354      |    0    |    0    |    0    |
|          |     zext_ln190_1_fu_359     |    0    |    0    |    0    |
|          |      zext_ln191_fu_369      |    0    |    0    |    0    |
|          |     zext_ln1115_1_fu_382    |    0    |    0    |    0    |
|          |     zext_ln1115_2_fu_411    |    0    |    0    |    0    |
|          |      zext_ln190_fu_431      |    0    |    0    |    0    |
|          |      zext_ln192_fu_440      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |          r_V_fu_319         |    0    |    0    |    0    |
|bitconcatenate|         r_V_2_fu_374        |    0    |    0    |    0    |
|          |         r_V_4_fu_403        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |         ret_V_fu_337        |    0    |    0    |    0    |
|partselect|        ret_V_1_fu_392       |    0    |    0    |    0    |
|          |        ret_V_2_fu_421       |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   Total  |                             |    3    |    0    |   366   |
|----------|-----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|     ret_V_2_reg_456    |   12   |
|trunc_ln264_read_reg_445|   17   |
+------------------------+--------+
|          Total         |   29   |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_127 |  p0  |   2  |  19  |   38   ||    9    |
| grp_access_fu_127 |  p1  |   2  |  12  |   24   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   62   ||  0.854  ||    18   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |    -   |    0   |   366  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    -   |   18   |
|  Register |    -   |    -   |   29   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |    0   |   29   |   384  |
+-----------+--------+--------+--------+--------+
