
*** Running vivado
    with args -log tlc_fsm_tb.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source tlc_fsm_tb.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source tlc_fsm_tb.tcl -notrace
Command: synth_design -top tlc_fsm_tb -part xc7z010iclg225-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010i'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010i'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 50432 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1343.379 ; gain = 0.000 ; free physical = 1022 ; free virtual = 4752
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'tlc_fsm_tb' [/home/cedar/lab11/tlc_fsm_tb.v:5]
INFO: [Synth 8-6157] synthesizing module 'tlc_fsm' [/home/cedar/lab11/lab11.srcs/sources_1/new/tlc_controller.v:10]
	Parameter Srst bound to: 3'b000 
	Parameter S0 bound to: 3'b001 
	Parameter S1 bound to: 3'b010 
	Parameter S2 bound to: 3'b011 
	Parameter S3 bound to: 3'b100 
	Parameter S4 bound to: 3'b101 
	Parameter S5 bound to: 3'b110 
	Parameter green bound to: 2'b11 
	Parameter yellow bound to: 2'b10 
	Parameter red bound to: 2'b01 
WARNING: [Synth 8-567] referenced signal 'farmSensor' should be on the sensitivity list [/home/cedar/lab11/lab11.srcs/sources_1/new/tlc_controller.v:38]
INFO: [Synth 8-6155] done synthesizing module 'tlc_fsm' (1#1) [/home/cedar/lab11/lab11.srcs/sources_1/new/tlc_controller.v:10]
WARNING: [Synth 8-350] instance 'uut' of module 'tlc_fsm' requires 8 connections, but only 7 given [/home/cedar/lab11/tlc_fsm_tb.v:19]
WARNING: [Synth 8-85] always block has no event control specified [/home/cedar/lab11/tlc_fsm_tb.v:30]
INFO: [Synth 8-6155] done synthesizing module 'tlc_fsm_tb' (2#1) [/home/cedar/lab11/tlc_fsm_tb.v:5]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1364.770 ; gain = 21.391 ; free physical = 1037 ; free virtual = 4768
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin uut:farmSensor to constant 0 [/home/cedar/lab11/tlc_fsm_tb.v:19]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1364.770 ; gain = 21.391 ; free physical = 1037 ; free virtual = 4769
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1364.770 ; gain = 21.391 ; free physical = 1037 ; free virtual = 4768
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010iclg225-1L
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/cedar/lab11/tlc_controller.xdc]
WARNING: [Vivado 12-584] No ports matched 'farmSignal[0]'. [/home/cedar/lab11/tlc_controller.xdc:3]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/cedar/lab11/tlc_controller.xdc:3]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'farmSignal[0]'. [/home/cedar/lab11/tlc_controller.xdc:4]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/cedar/lab11/tlc_controller.xdc:4]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'farmSignal[1]'. [/home/cedar/lab11/tlc_controller.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/cedar/lab11/tlc_controller.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'farmSignal[1]'. [/home/cedar/lab11/tlc_controller.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/cedar/lab11/tlc_controller.xdc:8]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'highwaySignal[0]'. [/home/cedar/lab11/tlc_controller.xdc:11]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/cedar/lab11/tlc_controller.xdc:11]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'highwaySignal[0]'. [/home/cedar/lab11/tlc_controller.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/cedar/lab11/tlc_controller.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'highwaySignal[1]'. [/home/cedar/lab11/tlc_controller.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/cedar/lab11/tlc_controller.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'highwaySignal[1]'. [/home/cedar/lab11/tlc_controller.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/cedar/lab11/tlc_controller.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JB[0]'. [/home/cedar/lab11/tlc_controller.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/cedar/lab11/tlc_controller.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JB[0]'. [/home/cedar/lab11/tlc_controller.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/cedar/lab11/tlc_controller.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JB[1]'. [/home/cedar/lab11/tlc_controller.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/cedar/lab11/tlc_controller.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JB[1]'. [/home/cedar/lab11/tlc_controller.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/cedar/lab11/tlc_controller.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JB[2]'. [/home/cedar/lab11/tlc_controller.xdc:30]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/cedar/lab11/tlc_controller.xdc:30]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JB[2]'. [/home/cedar/lab11/tlc_controller.xdc:31]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/cedar/lab11/tlc_controller.xdc:31]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JB[3]'. [/home/cedar/lab11/tlc_controller.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/cedar/lab11/tlc_controller.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JB[3]'. [/home/cedar/lab11/tlc_controller.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/cedar/lab11/tlc_controller.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Rst'. [/home/cedar/lab11/tlc_controller.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/cedar/lab11/tlc_controller.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Rst'. [/home/cedar/lab11/tlc_controller.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/cedar/lab11/tlc_controller.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Clk'. [/home/cedar/lab11/tlc_controller.xdc:48]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/cedar/lab11/tlc_controller.xdc:48]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Clk'. [/home/cedar/lab11/tlc_controller.xdc:49]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/cedar/lab11/tlc_controller.xdc:49]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Clk'. [/home/cedar/lab11/tlc_controller.xdc:50]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports Clk]'. [/home/cedar/lab11/tlc_controller.xdc:50]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [/home/cedar/lab11/tlc_controller.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1696.441 ; gain = 0.000 ; free physical = 783 ; free virtual = 4519
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1696.441 ; gain = 0.000 ; free physical = 783 ; free virtual = 4519
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.12 . Memory (MB): peak = 1696.441 ; gain = 0.000 ; free physical = 783 ; free virtual = 4519
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1696.441 ; gain = 353.062 ; free physical = 849 ; free virtual = 4585
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010iclg225-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 1696.441 ; gain = 353.062 ; free physical = 849 ; free virtual = 4585
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 1696.441 ; gain = 353.062 ; free physical = 851 ; free virtual = 4587
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'tlc_fsm'
INFO: [Synth 8-5545] ROM "RstCount" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RstCount" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RstCount" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "RstCount" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "farmSignal" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "highwaySignal" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "nextState" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "nextState" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "nextState" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "nextState" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    Srst |                          0000001 |                              000
                      S0 |                          0000010 |                              001
                      S1 |                          0000100 |                              010
                      S2 |                          0001000 |                              011
                      S3 |                          0010000 |                              100
                      S4 |                          0100000 |                              101
                      S5 |                          1000000 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'tlc_fsm'
WARNING: [Synth 8-327] inferring latch for variable 'RstCount_reg' [/home/cedar/lab11/lab11.srcs/sources_1/new/tlc_controller.v:44]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 1696.441 ; gain = 353.062 ; free physical = 846 ; free virtual = 4582
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 1     
+---Registers : 
	               31 Bit    Registers := 1     
+---Muxes : 
	   7 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 6     
	   7 Input      3 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
	   7 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module tlc_fsm_tb 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 1     
+---Registers : 
	               31 Bit    Registers := 1     
Module tlc_fsm 
Detailed RTL Component Info : 
+---Muxes : 
	   7 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 6     
	   7 Input      3 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
	   7 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5545] ROM "uut/nextState" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "uut/nextState" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "uut/nextState" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "uut/nextState" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "uut/RstCount" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "uut/RstCount" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "uut/RstCount" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "uut/RstCount" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
WARNING: [Synth 8-3332] Sequential element (uut/FSM_onehot_state_reg[6]) is unused and will be removed from module tlc_fsm_tb.
WARNING: [Synth 8-3332] Sequential element (uut/FSM_onehot_state_reg[5]) is unused and will be removed from module tlc_fsm_tb.
WARNING: [Synth 8-3332] Sequential element (uut/FSM_onehot_state_reg[4]) is unused and will be removed from module tlc_fsm_tb.
WARNING: [Synth 8-3332] Sequential element (uut/FSM_onehot_state_reg[3]) is unused and will be removed from module tlc_fsm_tb.
WARNING: [Synth 8-3332] Sequential element (uut/FSM_onehot_state_reg[2]) is unused and will be removed from module tlc_fsm_tb.
WARNING: [Synth 8-3332] Sequential element (uut/FSM_onehot_state_reg[1]) is unused and will be removed from module tlc_fsm_tb.
WARNING: [Synth 8-3332] Sequential element (uut/FSM_onehot_state_reg[0]) is unused and will be removed from module tlc_fsm_tb.
WARNING: [Synth 8-3332] Sequential element (uut/RstCount_reg) is unused and will be removed from module tlc_fsm_tb.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 1696.441 ; gain = 353.062 ; free physical = 845 ; free virtual = 4582
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 1696.441 ; gain = 353.062 ; free physical = 725 ; free virtual = 4463
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 1696.441 ; gain = 353.062 ; free physical = 725 ; free virtual = 4463
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 1696.441 ; gain = 353.062 ; free physical = 724 ; free virtual = 4462
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 1696.441 ; gain = 353.062 ; free physical = 723 ; free virtual = 4461
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 1696.441 ; gain = 353.062 ; free physical = 723 ; free virtual = 4461
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 1696.441 ; gain = 353.062 ; free physical = 723 ; free virtual = 4461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 1696.441 ; gain = 353.062 ; free physical = 723 ; free virtual = 4461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 1696.441 ; gain = 353.062 ; free physical = 723 ; free virtual = 4461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 1696.441 ; gain = 353.062 ; free physical = 723 ; free virtual = 4461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     0|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 1696.441 ; gain = 353.062 ; free physical = 723 ; free virtual = 4461
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 9 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1696.441 ; gain = 21.391 ; free physical = 776 ; free virtual = 4514
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 1696.441 ; gain = 353.062 ; free physical = 776 ; free virtual = 4514
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1696.441 ; gain = 0.000 ; free physical = 720 ; free virtual = 4458
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
35 Infos, 35 Warnings, 21 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1696.441 ; gain = 353.172 ; free physical = 774 ; free virtual = 4512
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1696.441 ; gain = 0.000 ; free physical = 774 ; free virtual = 4512
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/cedar/lab11/lab11.runs/synth_1/tlc_fsm_tb.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file tlc_fsm_tb_utilization_synth.rpt -pb tlc_fsm_tb_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Nov 18 11:24:35 2020...
