/* Generated by Yosys 0.18+10 (git sha1 2be6af90e, gcc 11.2.1 -fPIC -Os) */

module fabric_i_ddr_primitive_inst(out, \$auto$hierarchy.cc:1408:execute$2 , \$auto$rs_design_edit.cc:568:execute$423 , \$iopadmap$enable , \$auto$rs_design_edit.cc:568:execute$424 , \$auto$rs_design_edit.cc:568:execute$421 , \$iopadmap$output_data , \$auto$rs_design_edit.cc:568:execute$425 , \$auto$rs_design_edit.cc:568:execute$422 );
  input \$iopadmap$enable ;
  output [1:0] \$iopadmap$output_data ;
  output \$auto$rs_design_edit.cc:568:execute$425 ;
  output \$auto$rs_design_edit.cc:568:execute$423 ;
  input \$auto$hierarchy.cc:1408:execute$2 ;
  output \$auto$rs_design_edit.cc:568:execute$421 ;
  input out;
  output \$auto$rs_design_edit.cc:568:execute$424 ;
  output \$auto$rs_design_edit.cc:568:execute$422 ;
  wire \$iopadmap$enable ;
  wire [1:0] \$iopadmap$output_data ;
  wire \$auto$rs_design_edit.cc:568:execute$425 ;
  wire \$auto$rs_design_edit.cc:568:execute$423 ;
  (* unused_bits = "0" *)
  (* unused_bits = "0" *)
  wire \$auto$hierarchy.cc:1408:execute$2 ;
  wire \$auto$rs_design_edit.cc:568:execute$421 ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/i_ddr_primitive_inst/EDA-2718/./rtl/i_ddr_primitive_inst.v:9.8-9.11" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/i_ddr_primitive_inst/EDA-2718/./rtl/i_ddr_primitive_inst.v:9.8-9.11" *)
  wire out;
  wire \$auto$rs_design_edit.cc:568:execute$424 ;
  wire \$auto$rs_design_edit.cc:568:execute$422 ;
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/16apr/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/i_ddr_primitive_inst/EDA-2718/./rtl/i_ddr_primitive_inst.v:19.3-24.6|/nfs_eda_sw/softwares/Raptor/instl_dir/04_17_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:642.11-642.50" *)
  LATCH \i_ddr_primitive_inst:output_data[0]_118  (
    .D(out),
    .G(\$iopadmap$enable ),
    .Q(\$iopadmap$output_data [0])
  );
  assign \$iopadmap$output_data [1] = 1'h0;
  assign \$auto$rs_design_edit.cc:568:execute$421  = 1'h1;
  assign \$auto$rs_design_edit.cc:568:execute$422  = 1'h1;
  assign \$auto$rs_design_edit.cc:568:execute$423  = 1'h1;
  assign \$auto$rs_design_edit.cc:568:execute$424  = 1'h0;
  assign \$auto$rs_design_edit.cc:568:execute$425  = 1'h1;
endmodule
