# ğŸ“˜ Lecture 1: System-on-Chip (SoC) Design Summary

This document summarizes the key concepts from our first lecture on **System-on-Chip (SoC) design**.
Think of it as a **three-step journey** to transform a design idea into a real physical chip.

---

## ğŸ“ Phase 1: Planning and High-Level Design

* ğŸ”¹ Begin with a **high-level plan** before building anything.
* ğŸ”¹ Use **C programming** to create a simple, working model of the chip.
* ğŸ”¹ This acts like a **blueprint** to validate the design idea before hardware construction.

---

## ğŸ› ï¸ Phase 2: Building with Code

This is where the plan is turned into **hardware code**.

### ğŸ”¹ RTL (Register-Transfer Level)

* Use **Verilog** (hardware description language) to describe the chip.
* This serves as the **â€œsoft copyâ€** of the chip design.

### ğŸ”¹ Breaking It Down

The design consists of three main building blocks:

1. **ğŸ§  Processor (The Brain)**

   * Handles computations and controls the overall system.

2. **âš™ï¸ Peripherals (The Helpers)**

   * Perform specific tasks, like communication with external devices.

3. **ğŸ“¦ Macros (Pre-Made Blocks)**

   * Pre-designed components (e.g., memory blocks) that can be directly reused.

---

## ğŸ—ï¸ Phase 3: The Final Assembly

* ğŸ”¹ **Integration:** Combine processor, peripherals, and macros into one complete design.
* ğŸ”¹ **Physical Checks:**

  * ğŸ“ **Floorplanning** â†’ Place each component correctly on the chip.
  * ğŸ”— **Routing** â†’ Connect components with wires.
* ğŸ”¹ **Final Blueprint:** Export the design as a **GDS II file** (the standard layout format sent to factories for fabrication).

