{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1671133415210 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1671133415230 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 15 14:43:34 2022 " "Processing started: Thu Dec 15 14:43:34 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1671133415230 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671133415230 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cafeMachine -c cafeMachine " "Command: quartus_map --read_settings_files=on --write_settings_files=off cafeMachine -c cafeMachine" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671133415230 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1671133417416 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1671133417416 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "cafeMachine.v(24) " "Verilog HDL information at cafeMachine.v(24): always construct contains both blocking and non-blocking assignments" {  } { { "cafeMachine.v" "" { Text "C:/intelFPGA_lite/18.1/finalattempt2/cafeMachine.v" 24 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1671133447431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cafemachine.v 1 1 " "Found 1 design units, including 1 entities, in source file cafemachine.v" { { "Info" "ISGN_ENTITY_NAME" "1 cafeMachine " "Found entity 1: cafeMachine" {  } { { "cafeMachine.v" "" { Text "C:/intelFPGA_lite/18.1/finalattempt2/cafeMachine.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671133447431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671133447431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cafemachine_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file cafemachine_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 cafeMachine_tb " "Found entity 1: cafeMachine_tb" {  } { { "cafeMachine_tb.v" "" { Text "C:/intelFPGA_lite/18.1/finalattempt2/cafeMachine_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671133447451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671133447451 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cafeMachine " "Elaborating entity \"cafeMachine\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1671133447551 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out cafeMachine.v(33) " "Verilog HDL Always Construct warning at cafeMachine.v(33): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "cafeMachine.v" "" { Text "C:/intelFPGA_lite/18.1/finalattempt2/cafeMachine.v" 33 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1671133447661 "|cafeMachine"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "change cafeMachine.v(33) " "Verilog HDL Always Construct warning at cafeMachine.v(33): inferring latch(es) for variable \"change\", which holds its previous value in one or more paths through the always construct" {  } { { "cafeMachine.v" "" { Text "C:/intelFPGA_lite/18.1/finalattempt2/cafeMachine.v" 33 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1671133447661 "|cafeMachine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "change\[0\] cafeMachine.v(33) " "Inferred latch for \"change\[0\]\" at cafeMachine.v(33)" {  } { { "cafeMachine.v" "" { Text "C:/intelFPGA_lite/18.1/finalattempt2/cafeMachine.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671133447661 "|cafeMachine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "change\[1\] cafeMachine.v(33) " "Inferred latch for \"change\[1\]\" at cafeMachine.v(33)" {  } { { "cafeMachine.v" "" { Text "C:/intelFPGA_lite/18.1/finalattempt2/cafeMachine.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671133447661 "|cafeMachine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "change\[2\] cafeMachine.v(33) " "Inferred latch for \"change\[2\]\" at cafeMachine.v(33)" {  } { { "cafeMachine.v" "" { Text "C:/intelFPGA_lite/18.1/finalattempt2/cafeMachine.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671133447661 "|cafeMachine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "change\[3\] cafeMachine.v(33) " "Inferred latch for \"change\[3\]\" at cafeMachine.v(33)" {  } { { "cafeMachine.v" "" { Text "C:/intelFPGA_lite/18.1/finalattempt2/cafeMachine.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671133447661 "|cafeMachine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "change\[4\] cafeMachine.v(33) " "Inferred latch for \"change\[4\]\" at cafeMachine.v(33)" {  } { { "cafeMachine.v" "" { Text "C:/intelFPGA_lite/18.1/finalattempt2/cafeMachine.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671133447661 "|cafeMachine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out cafeMachine.v(33) " "Inferred latch for \"out\" at cafeMachine.v(33)" {  } { { "cafeMachine.v" "" { Text "C:/intelFPGA_lite/18.1/finalattempt2/cafeMachine.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671133447661 "|cafeMachine"}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "change\[3\]\$latch change\[1\]\$latch " "Duplicate LATCH primitive \"change\[3\]\$latch\" merged with LATCH primitive \"change\[1\]\$latch\"" {  } { { "cafeMachine.v" "" { Text "C:/intelFPGA_lite/18.1/finalattempt2/cafeMachine.v" 33 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1671133448615 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1671133448615 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out\$latch " "Latch out\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr12 " "Ports D and ENA on the latch are fed by the same signal WideOr12" {  } { { "cafeMachine.v" "" { Text "C:/intelFPGA_lite/18.1/finalattempt2/cafeMachine.v" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1671133448615 ""}  } { { "cafeMachine.v" "" { Text "C:/intelFPGA_lite/18.1/finalattempt2/cafeMachine.v" 33 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1671133448615 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "change\[0\]\$latch " "Latch change\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA c_state.s55 " "Ports D and ENA on the latch are fed by the same signal c_state.s55" {  } { { "cafeMachine.v" "" { Text "C:/intelFPGA_lite/18.1/finalattempt2/cafeMachine.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1671133448615 ""}  } { { "cafeMachine.v" "" { Text "C:/intelFPGA_lite/18.1/finalattempt2/cafeMachine.v" 33 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1671133448615 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "change\[1\]\$latch " "Latch change\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA c_state.s60 " "Ports D and ENA on the latch are fed by the same signal c_state.s60" {  } { { "cafeMachine.v" "" { Text "C:/intelFPGA_lite/18.1/finalattempt2/cafeMachine.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1671133448615 ""}  } { { "cafeMachine.v" "" { Text "C:/intelFPGA_lite/18.1/finalattempt2/cafeMachine.v" 33 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1671133448615 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "change\[2\]\$latch " "Latch change\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA c_state.s55 " "Ports D and ENA on the latch are fed by the same signal c_state.s55" {  } { { "cafeMachine.v" "" { Text "C:/intelFPGA_lite/18.1/finalattempt2/cafeMachine.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1671133448615 ""}  } { { "cafeMachine.v" "" { Text "C:/intelFPGA_lite/18.1/finalattempt2/cafeMachine.v" 33 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1671133448615 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "change\[4\]\$latch " "Latch change\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA c_state.s70 " "Ports D and ENA on the latch are fed by the same signal c_state.s70" {  } { { "cafeMachine.v" "" { Text "C:/intelFPGA_lite/18.1/finalattempt2/cafeMachine.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1671133448615 ""}  } { { "cafeMachine.v" "" { Text "C:/intelFPGA_lite/18.1/finalattempt2/cafeMachine.v" 33 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1671133448615 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1671133448825 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1671133449625 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/18.1/finalattempt2/output_files/cafeMachine.map.smsg " "Generated suppressed messages file C:/intelFPGA_lite/18.1/finalattempt2/output_files/cafeMachine.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671133449786 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1671133450056 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671133450056 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "53 " "Implemented 53 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1671133450176 ""} { "Info" "ICUT_CUT_TM_OPINS" "6 " "Implemented 6 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1671133450176 ""} { "Info" "ICUT_CUT_TM_LCELLS" "43 " "Implemented 43 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1671133450176 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1671133450176 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4772 " "Peak virtual memory: 4772 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1671133450255 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 15 14:44:10 2022 " "Processing ended: Thu Dec 15 14:44:10 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1671133450255 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:36 " "Elapsed time: 00:00:36" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1671133450255 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:06 " "Total CPU time (on all processors): 00:01:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1671133450255 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1671133450255 ""}
