#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Tue Nov 30 22:40:42 2021
# Process ID: 21408
# Current directory: D:/projects/adi_hdl/projects/fmcomms2/kcu105
# Command line: vivado.exe -mode batch -source system_project.tcl
# Log file: D:/projects/adi_hdl/projects/fmcomms2/kcu105/vivado.log
# Journal file: D:/projects/adi_hdl/projects/fmcomms2/kcu105\vivado.jou
#-----------------------------------------------------------
source system_project.tcl
# source ../../scripts/adi_env.tcl
## set ad_hdl_dir [file normalize [file join [file dirname [info script]] "../.."]]
## set ad_ghdl_dir [file normalize [file join [file dirname [info script]] "../../../ghdl"]]
## if [info exists ::env(ADI_HDL_DIR)] {
##   set ad_hdl_dir [file normalize $::env(ADI_HDL_DIR)]
## }
## if [info exists ::env(ADI_GHDL_DIR)] {
##   set ad_ghdl_dir [file normalize $::env(ADI_GHDL_DIR)]
## }
## proc get_env_param {name default_value} {
##   if [info exists ::env($name)] {
##     puts "Getting from environment the parameter: $name=$::env($name) "
##     return $::env($name)
##   } else {
##     return $default_value
##   }
## }
# source $ad_hdl_dir/projects/scripts/adi_project_xilinx.tcl
## set required_vivado_version "2021.1"
## if {[info exists ::env(REQUIRED_VIVADO_VERSION)]} {
##   set required_vivado_version $::env(REQUIRED_VIVADO_VERSION)
## } elseif {[info exists REQUIRED_VIVADO_VERSION]} {
##   set required_vivado_version $REQUIRED_VIVADO_VERSION
## }
## if {[info exists ::env(ADI_IGNORE_VERSION_CHECK)]} {
##   set IGNORE_VERSION_CHECK 1
## } elseif {![info exists IGNORE_VERSION_CHECK]} {
##   set IGNORE_VERSION_CHECK 0
## }
## if {[info exists ::env(ADI_USE_OOC_SYNTHESIS)]} {
##   if {[string equal $::env(ADI_USE_OOC_SYNTHESIS) n]} {
##      set ADI_USE_OOC_SYNTHESIS 0
##   } else {
##      set ADI_USE_OOC_SYNTHESIS 1
##   }
## } elseif {![info exists ADI_USE_OOC_SYNTHESIS]} {
##    set ADI_USE_OOC_SYNTHESIS 1
## }
## if {![info exists ::env(ADI_MAX_OOC_JOBS)]} {
##   set ADI_MAX_OOC_JOBS 4
## } else {
##   set ADI_MAX_OOC_JOBS $::env(ADI_MAX_OOC_JOBS)
## }
## set ADI_USE_INCR_COMP 1
## set ADI_POWER_OPTIMIZATION 0
## set p_board "not-applicable"
## set p_device "none"
## set sys_zynq 1
## set p_prcfg_init ""
## set p_prcfg_list ""
## set p_prcfg_status ""
## proc adi_project {project_name {mode 0} {parameter_list {}} } {
## 
##   set device ""
##   set board ""
## 
##   # Determine the device based on the board name
##   if [regexp "_ac701$" $project_name] {
##     set device "xc7a200tfbg676-2"
##     set board [lindex [lsearch -all -inline [get_board_parts] *ac701*] end]
##   }
##   if [regexp "_kc705$" $project_name] {
##     set device "xc7k325tffg900-2"
##     set board [lindex [lsearch -all -inline [get_board_parts] *kc705*] end]
##   }
##   if [regexp "_vc707$" $project_name] {
##     set device "xc7vx485tffg1761-2"
##     set board [lindex [lsearch -all -inline [get_board_parts] *vc707*] end]
##   }
##   if [regexp "_vcu118$" $project_name] {
##     set device "xcvu9p-flga2104-2L-e"
##     set board [lindex [lsearch -all -inline [get_board_parts] *vcu118*] end]
##   }
##   if [regexp "_vcu128$" $project_name] {
##     set device "xcvu37p-fsvh2892-2L-e"
##     set board [lindex [lsearch -all -inline [get_board_parts] *vcu128:part0*] end]
##   }
##   if [regexp "_kcu105$" $project_name] {
##     set device "xcku040-ffva1156-2-e"
##     set board [lindex [lsearch -all -inline [get_board_parts] *kcu105*] end]
##   }
##   if [regexp "_zed$" $project_name] {
##     set device "xc7z020clg484-1"
##     set board [lindex [lsearch -all -inline [get_board_parts] *zed*] end]
##   }
##   if [regexp "_coraz7s$" $project_name] {
##     set device "xc7z007sclg400-1"
##     set board "not-applicable"
##   }
##   if [regexp "_microzed$" $project_name] {
##     set device "xc7z010clg400-1"
##     set board "not-applicable"
##   }
##   if [regexp "_zc702$" $project_name] {
##     set device "xc7z020clg484-1"
##     set board [lindex [lsearch -all -inline [get_board_parts] *zc702*] end]
##   }
##   if [regexp "_zc706$" $project_name] {
##     set device "xc7z045ffg900-2"
##     set board [lindex [lsearch -all -inline [get_board_parts] *zc706*] end]
##   }
##   if [regexp "_mitx045$" $project_name] {
##     set device "xc7z045ffg900-2"
##     set board "not-applicable"
##   }
##   if [regexp "_zcu102$" $project_name] {
##     set device "xczu9eg-ffvb1156-2-e"
##     set board [lindex [lsearch -all -inline [get_board_parts] *zcu102*] end]
##   }
##   if [regexp "_vmk180_es1$" $project_name] {
##     enable_beta_device xcvm*
##     xhub::refresh_catalog [xhub::get_xstores xilinx_board_store]
##     xhub::install [xhub::get_xitems xilinx.com:xilinx_board_store:vmk180_es:*] -quiet
##     set_param board.repoPaths [get_property LOCAL_ROOT_DIR [xhub::get_xstores xilinx_board_store]]
##     set device "xcvm1802-vsva2197-2MP-e-S-es1"
##     set board [lindex [lsearch -all -inline [get_board_parts] *vmk180_es*] end]
##   }
##   if [regexp "_vmk180$" $project_name] {
##     set device "xcvm1802-vsva2197-2MP-e-S"
##     set board [lindex [lsearch -all -inline [get_board_parts] *vmk180*] end]
##   }
##   if [regexp "_vck190$" $project_name] {
##     set device "xcvc1902-vsva2197-2MP-e-S"
##     set board [lindex [lsearch -all -inline [get_board_parts] *vck190*] end]
##   }
##   if [regexp "_vc709$" $project_name] {
##     set device "xc7vx690tffg1761-2"  
##     set board [lindex [lsearch -all -inline [get_board_parts] *vc709*] end]
##   }
## 
##   adi_project_create $project_name $mode $parameter_list $device $board
## }
## proc adi_project_create {project_name mode parameter_list device {board "not-applicable"}}  {
## 
##   global ad_hdl_dir
##   global ad_ghdl_dir
##   global p_board
##   global p_device
##   global sys_zynq
##   global required_vivado_version
##   global IGNORE_VERSION_CHECK
##   global ADI_USE_OOC_SYNTHESIS
##   global ADI_USE_INCR_COMP
## 
##   ## update the value of $p_device only if it was not already updated elsewhere
##   if {$p_device eq "none"} {
##     set p_device $device
##   } 
##   set p_board $board
## 
##   if [regexp "^xc7z" $p_device] {
##     set sys_zynq 1
##   } elseif [regexp "^xczu" $p_device]  {
##     set sys_zynq 2
##   } elseif [regexp "^xcv\[ecmph\]" $p_device]  {
##     set sys_zynq 3
##   } else {
##     set sys_zynq 0
##   }
## 
##   set VIVADO_VERSION [version -short]
##   if {$IGNORE_VERSION_CHECK} {
##     if {[string compare $VIVADO_VERSION $required_vivado_version] != 0} {
##       puts -nonewline "CRITICAL WARNING: vivado version mismatch; "
##       puts -nonewline "expected $required_vivado_version, "
##       puts -nonewline "got $VIVADO_VERSION.\n"
##     }
##   } else {
##     if {[string compare $VIVADO_VERSION $required_vivado_version] != 0} {
##       puts -nonewline "ERROR: vivado version mismatch; "
##       puts -nonewline "expected $required_vivado_version, "
##       puts -nonewline "got $VIVADO_VERSION.\n"
##       puts -nonewline "This ERROR message can be down-graded to CRITICAL WARNING by setting ADI_IGNORE_VERSION_CHECK environment variable to 1. Be aware that ADI will not support you, if you are using a different tool version.\n"
##       exit 2
##     }
##   }
## 
##   if {$mode == 0} {
##     set project_system_dir "./$project_name.srcs/sources_1/bd/system"
##     create_project $project_name . -part $p_device -force
##   } else {
##     set project_system_dir ".srcs/sources_1/bd/system"
##     create_project -in_memory -part $p_device
##   }
## 
##   if {$mode == 1} {
##     file mkdir $project_name.data
##   }
## 
##   if {$p_board ne "not-applicable"} {
##     set_property board_part $p_board [current_project]
##   }
## 
##   set lib_dirs $ad_hdl_dir/library
##   if {$ad_hdl_dir ne $ad_ghdl_dir} {
##     lappend lib_dirs $ad_ghdl_dir/library
##   }
## 
##   # Set a common IP cache for all projects
##   if {$ADI_USE_OOC_SYNTHESIS == 1} {
##     if {[file exists $ad_hdl_dir/ipcache] == 0} {
##       file mkdir $ad_hdl_dir/ipcache
##     }
##     config_ip_cache -import_from_project -use_cache_location $ad_hdl_dir/ipcache
##   }
## 
##   set_property ip_repo_paths $lib_dirs [current_fileset]
##   update_ip_catalog
## 
##   ## Load custom message severity definitions
## 
##   if {![info exists ::env(ADI_DISABLE_MESSAGE_SUPPRESION)]} {
##     source $ad_hdl_dir/projects/scripts/adi_xilinx_msg.tcl
##   }
## 
##   ## In Vivado there is a limit for the number of warnings and errors which are
##   ## displayed by the tool for a particular error or warning; the default value
##   ## of this limit is 100.
##   ## Overrides the default limit to 2000.
##   set_param messaging.defaultLimit 2000
## 
##   # Set parameters of the top level file
##   # Make the same parameters available to system_bd.tcl
##   set proj_params [get_property generic [current_fileset]]
##   foreach {param value} $parameter_list {
##     lappend proj_params $param=$value
##     set ad_project_params($param) $value
##   }
##   set_property generic $proj_params [current_fileset]
## 
##   create_bd_design "system"
##   source system_bd.tcl
## 
##   save_bd_design
##   validate_bd_design
## 
##   if {$ADI_USE_OOC_SYNTHESIS == 1} {
##     set_property synth_checkpoint_mode Hierarchical [get_files  $project_system_dir/system.bd]
##   } else {
##     set_property synth_checkpoint_mode None [get_files  $project_system_dir/system.bd]
##   }
##   generate_target {synthesis implementation} [get_files  $project_system_dir/system.bd]
##   if {$ADI_USE_OOC_SYNTHESIS == 1} {
##     export_ip_user_files -of_objects [get_files  $project_system_dir/system.bd] -no_script -sync -force -quiet
##     create_ip_run [get_files  $project_system_dir/system.bd]
##   }
##   make_wrapper -files [get_files $project_system_dir/system.bd] -top
## 
##   if {$mode == 0} {
##     import_files -force -norecurse -fileset sources_1 $project_system_dir/hdl/system_wrapper.v
##   } else {
##     write_hwdef -file "$project_name.data/$project_name.hwdef"
##   }
## 
##   if {$ADI_USE_INCR_COMP == 1} {
##     if {[file exists ./reference.dcp]} {
##       set_property incremental_checkpoint ./reference.dcp [get_runs impl_1]
##     }
##   }
## 
## }
## proc adi_project_files {project_name project_files} {
## 
##   foreach pfile $project_files {
##     if {[string range $pfile [expr 1 + [string last . $pfile]] end] == "xdc"} {
##       add_files -norecurse -fileset constrs_1 $pfile
##     } else {
##       add_files -norecurse -fileset sources_1 $pfile
##     }
##   }
## 
##   # NOTE: top file name is always system_top
##   set_property top system_top [current_fileset]
## }
## proc adi_project_run {project_name} {
## 
##   global ADI_POWER_OPTIMIZATION
##   global ADI_USE_OOC_SYNTHESIS
##   global ADI_MAX_OOC_JOBS
## 
##   if {$ADI_USE_OOC_SYNTHESIS == 1} {
##     launch_runs -jobs $ADI_MAX_OOC_JOBS system_*_synth_1 synth_1
##   } else {
##     launch_runs synth_1
##   }
##   wait_on_run synth_1
##   open_run synth_1
##   report_timing_summary -file timing_synth.log
## 
##   if {![info exists ::env(ADI_NO_BITSTREAM_COMPRESSION)] && ![info exists ADI_NO_BITSTREAM_COMPRESSION]} {
##     set_property BITSTREAM.GENERAL.COMPRESS TRUE [current_design]
##   }
## 
##   if {$ADI_POWER_OPTIMIZATION == 1} {
##   set_property STEPS.POWER_OPT_DESIGN.IS_ENABLED true [get_runs impl_1]
##   set_property STEPS.POST_PLACE_POWER_OPT_DESIGN.IS_ENABLED true [get_runs impl_1]
##   }
## 
##   set_param board.repoPaths [get_property LOCAL_ROOT_DIR [xhub::get_xstores xilinx_board_store]]
## 
##   launch_runs impl_1 -to_step write_bitstream
##   wait_on_run impl_1
##   open_run impl_1
##   report_timing_summary -warn_on_violation -file timing_impl.log
## 
##   if {[info exists ::env(ADI_GENERATE_UTILIZATION)]} {
##     set csv_file resource_utilization.csv
##     if {[ catch {
##       xilinx::designutils::report_failfast -csv -file $csv_file -transpose -no_header -ignore_pr -quiet
##       set MMCM [llength [get_cells -hierarchical -filter { PRIMITIVE_TYPE =~ *MMCM* }]]
##       set PLL [llength [get_cells -hierarchical -filter { PRIMITIVE_TYPE =~ *PLL* }]]
##       set worst_slack_setup [get_property SLACK [get_timing_paths -setup]]
##       set worst_slack_hold [get_property SLACK [get_timing_paths -hold]]
## 
##       set fileRead [open $csv_file r]
##       set lines [split [read $fileRead] "\n"]
##       set names_line [lindex $lines end-3]
##       set values_line [lindex $lines end-2]
##       close $fileRead
## 
##       set fileWrite [open $csv_file w]
##       puts $fileWrite "$names_line,MMCM*,PLL*,Worst_Setup_Slack,Worst_Hold_Slack"
##       puts $fileWrite "$values_line,$MMCM,$PLL,$worst_slack_setup,$worst_slack_hold"
##       close $fileWrite
##       } issue ] != 0 } {
##         puts "GENERATE_REPORTS: tclapp::xilinx::designutils not installed"
##       }
## 
##       # Define a list of IPs for which to generate report utilization
##       set IP_list {
##         ad_ip_jesd_204_tpl_adc
##         ad_ip_jesd_204_tpl_dac
##         axi_jesd204_rx
##         axi_jesd204_tx
##         jesd204_rx
##         jesd204_tx
##         axi_adxcvr
##         util_adxcvr
##         axi_dmac
##         util_cpack2
##         util_upack2
##       }
## 
##       foreach IP_name $IP_list {
## 	set output_file ${IP_name}_resource_utilization.log
##         file delete $output_file
##         foreach IP_instance [ get_cells -quiet -hierarchical -filter " ORIG_REF_NAME =~ $IP_name || REF_NAME =~ $IP_name " ] {
##           report_utilization -hierarchical -hierarchical_depth 1 -cells $IP_instance -file $output_file -append -quiet
##           report_property $IP_instance -file $output_file -append -quiet
##           set report_file [ open $output_file a ]
##           puts $report_file "\n\n\n"
##           close $report_file
##         }
##       }
##     } else {
##     puts "GENERATE_REPORTS: Resource utilization files won't be generated because ADI_GENERATE_UTILIZATION env var is not set"
##   }
## 
##   if {[info exists ::env(ADI_GENERATE_XPA)]} {
##     set csv_file power_analysis.csv
##     set Layers "8to11"
##     set CapLoad "20"
##     set ToggleRate "15.00000"
##     set StatProb "0.500000"
## 
##     set_load $CapLoad [all_outputs]
##     set_operating_conditions -board_layers $Layers
##     set_switching_activity -default_toggle_rate $ToggleRate
##     set_switching_activity -default_static_probability $StatProb
##     set_switching_activity -type lut -toggle_rate $ToggleRate -static_probability $StatProb -all
##     set_switching_activity -type register -toggle_rate $ToggleRate -static_probability $StatProb -all
##     set_switching_activity -type shift_register -toggle_rate $ToggleRate -static_probability $StatProb -all
##     set_switching_activity -type lut_ram -toggle_rate $ToggleRate -static_probability $StatProb -all
##     set_switching_activity -type bram -toggle_rate $ToggleRate -static_probability $StatProb -all
##     set_switching_activity -type dsp -toggle_rate $ToggleRate -static_probability $StatProb -all
##     set_switching_activity -type gt_rxdata -toggle_rate $ToggleRate -static_probability $StatProb -all
##     set_switching_activity -type gt_txdata -toggle_rate $ToggleRate -static_probability $StatProb -all
##     set_switching_activity -type io_output -toggle_rate $ToggleRate -static_probability $StatProb -all
##     set_switching_activity -type bram_enable -toggle_rate $ToggleRate -static_probability $StatProb -all
##     set_switching_activity -type bram_wr_enable -toggle_rate $ToggleRate -static_probability $StatProb -all
##     set_switching_activity -type io_bidir_enable -toggle_rate $ToggleRate -static_probability $StatProb -all
##     report_power -file $csv_file
## 
##     set fileRead [open $csv_file r]
##     set filecontent [read $fileRead]
##     set input_list [split $filecontent "\n"]
## 
##     set TextList [lsearch -all -inline $input_list "*Total On-Chip Power (W)*"]
##     set on_chip_pwr "[lindex [lindex $TextList 0] 6] W"
##     set TextList [lsearch -all -inline $input_list "*Junction Temperature (C)*"]
##     set junction_temp "[lindex [lindex $TextList 0] 5] *C"
##     close $fileRead
## 
##     set fileWrite [open $csv_file w]
##     puts $fileWrite "On-chip_power,Junction_temp"
##     puts $fileWrite "$on_chip_pwr,$junction_temp"
##     close $fileWrite
##   } else {
##     puts "GENERATE_REPORTS: Power analysis files won't be generated because ADI_GENERATE_XPA env var is not set"
##   }
## 
##   # Look for undefined clocks which do not show up in the timing summary
##   set timing_check [check_timing -override_defaults no_clock -no_header -return_string]
##   if {[regexp { (\d+) register} $timing_check -> num_regs]} {
## 
##     if {[info exist num_regs]} {
##       if {$num_regs > 0} {
##         puts "CRITICAL WARNING: There are $num_regs registers with no clocks !!! See no_clock.log for details."
##         check_timing -override_defaults no_clock -verbose -file no_clock.log
##       }
##     }
## 
##   } else {
##     puts "CRITICAL WARNING: The search for undefined clocks failed !!!"
##   }
## 
##   file mkdir $project_name.sdk
## 
##   set timing_string $[report_timing_summary -return_string]
##   if { [string match "*VIOLATED*" $timing_string] == 1 ||
##        [string match "*Timing constraints are not met*" $timing_string] == 1} {
##     write_hw_platform -fixed -force  -include_bit -file $project_name.sdk/system_top_bad_timing.xsa
##     return -code error [format "ERROR: Timing Constraints NOT met!"]
##   } else {
##     write_hw_platform -fixed -force  -include_bit -file $project_name.sdk/system_top.xsa
##   }
## }
## proc adi_project_synth {project_name prcfg_name hdl_files {xdc_files ""}} {
## 
##   global p_device
## 
##   set p_prefix "$project_name.data/$project_name"
## 
##   if {$prcfg_name eq ""} {
## 
##     read_verilog .srcs/sources_1/bd/system/hdl/system_wrapper.v
##     read_verilog $hdl_files
##     read_xdc $xdc_files
## 
##     synth_design -mode default -top system_top -part $p_device > $p_prefix.synth.rds
##     write_checkpoint -force $p_prefix.synth.dcp
##     close_project
## 
##   } else {
## 
##     create_project -in_memory -part $p_device
##     read_verilog $hdl_files
##     synth_design -mode out_of_context -top "prcfg" -part $p_device > $p_prefix.${prcfg_name}_synth.rds
##     write_checkpoint -force $p_prefix.${prcfg_name}_synth.dcp
##     close_project
##   }
## }
## proc adi_project_impl {project_name prcfg_name {xdc_files ""}} {
## 
##   global p_device
##   global p_prcfg_init
##   global p_prcfg_list
##   global p_prcfg_status
## 
##   set p_prefix "$project_name.data/$project_name"
## 
##   if {$prcfg_name eq "default"} {
##     set p_prcfg_status 0
##     set p_prcfg_list ""
##     set p_prcfg_init "$p_prefix.${prcfg_name}_impl.dcp"
##     file mkdir $project_name.sdk
##   }
## 
##   if {$prcfg_name eq "default"} {
## 
##     open_checkpoint $p_prefix.synth.dcp -part $p_device
##     read_xdc $xdc_files
##     read_checkpoint -cell i_prcfg $p_prefix.${prcfg_name}_synth.dcp
##     set_property HD.RECONFIGURABLE 1 [get_cells i_prcfg]
##     opt_design > $p_prefix.${prcfg_name}_opt.rds
##     write_debug_probes -force $p_prefix.${prcfg_name}_debug_nets.ltx
##     place_design > $p_prefix.${prcfg_name}_place.rds
##     route_design > $p_prefix.${prcfg_name}_route.rds
## 
##   } else {
## 
##     open_checkpoint $p_prefix.default_impl_bb.dcp -part $p_device
##     lock_design -level routing
##     read_checkpoint -cell i_prcfg $p_prefix.${prcfg_name}_synth.dcp
##     read_xdc $xdc_files
##     opt_design > $p_prefix.${prcfg_name}_opt.rds
##     place_design > $p_prefix.${prcfg_name}_place.rds
##     route_design > $p_prefix.${prcfg_name}_route.rds
##   }
## 
##   write_checkpoint -force $p_prefix.${prcfg_name}_impl.dcp
##   report_utilization -pblocks pb_prcfg -file $p_prefix.${prcfg_name}_utilization.rpt
##   report_timing_summary -file $p_prefix.${prcfg_name}_timing_summary.rpt
## 
##   if [expr [get_property SLACK [get_timing_paths]] < 0] {
##     set p_prcfg_status 1
##     puts "CRITICAL WARNING: Timing Constraints NOT met ($prcfg_name)!"
##   }
## 
##   write_checkpoint -force -cell i_prcfg $p_prefix.${prcfg_name}_prcfg_impl.dcp
##   update_design -cell i_prcfg -black_box
##   write_checkpoint -force $p_prefix.${prcfg_name}_impl_bb.dcp
##   open_checkpoint $p_prefix.${prcfg_name}_impl.dcp -part $p_device
##   write_bitstream -force -bin_file -file $p_prefix.${prcfg_name}.bit
##   write_sysdef -hwdef $p_prefix.hwdef -bitfile $p_prefix.${prcfg_name}.bit -file $p_prefix.${prcfg_name}.hdf
##   file copy -force $p_prefix.${prcfg_name}.hdf $project_name.sdk/system_top.${prcfg_name}.hdf
## 
##   if {$prcfg_name ne "default"} {
##     lappend p_prcfg_list "$p_prefix.${prcfg_name}_impl.dcp"
##   }
## 
##   if {$prcfg_name eq "default"} {
##     file copy -force $p_prefix.${prcfg_name}.hdf $project_name.sdk/system_top.hdf
##   }
## }
## proc adi_project_verify {project_name} {
## 
##   # checkpoint for the default design
##   global p_prcfg_init
##   # list of checkpoints with all the PRs integrated into the default design
##   global p_prcfg_list
##   global p_prcfg_status
## 
##   set p_prefix "$project_name.data/$project_name"
## 
##   pr_verify -full_check -initial $p_prcfg_init \
##     -additional $p_prcfg_list \
##     -file $p_prefix.prcfg_verify.log
## 
##   if {$p_prcfg_status == 1} {
##     return -code error [format "ERROR: Timing Constraints NOT met!"]
##   }
## }
# source $ad_hdl_dir/projects/scripts/adi_board.tcl
## package require math
## set sys_cpu_interconnect_index 0
## set sys_hp0_interconnect_index -1
## set sys_hp1_interconnect_index -1
## set sys_hp2_interconnect_index -1
## set sys_hp3_interconnect_index -1
## set sys_mem_interconnect_index -1
## set sys_mem_clk_index 0
## set xcvr_index -1
## set xcvr_tx_index 0
## set xcvr_rx_index 0
## set xcvr_instance NONE
## proc ad_ip_instance {i_ip i_name {i_params {}}} {
## 
##   set cell [create_bd_cell -type ip -vlnv [get_ipdefs -all -filter "VLNV =~ *:${i_ip}:* && \
##     design_tool_contexts =~ *IPI* && UPGRADE_VERSIONS == \"\""] ${i_name}]
##   if {$i_params != {}} {
##     set config {}
##     # Add CONFIG. prefix to all config options
##     foreach {k v} $i_params {
##       lappend config "CONFIG.$k" $v
##     }
##     set_property -dict $config $cell
##   }
## }
## proc ad_ip_parameter {i_name i_param i_value} {
## 
##   set_property ${i_param} ${i_value} [get_bd_cells ${i_name}]
## }
## proc ad_connect_type {p_name} {
## 
##   set m_name ""
## 
##   if {$m_name eq ""} {set m_name [get_bd_intf_pins  -quiet $p_name]}
##   if {$m_name eq ""} {set m_name [get_bd_pins       -quiet $p_name]}
##   if {$m_name eq ""} {set m_name [get_bd_intf_ports -quiet $p_name]}
##   if {$m_name eq ""} {set m_name [get_bd_ports      -quiet $p_name]}
##   if {$m_name eq ""} {set m_name [get_bd_intf_nets  -quiet $p_name]}
##   if {$m_name eq ""} {set m_name [get_bd_nets       -quiet $p_name]}
## 
##   return $m_name
## }
## proc ad_connect_int_class {p_name} {
## 
##   set m_name ""
## 
##   if {$m_name eq ""} {set m_name [get_bd_intf_pins  -quiet $p_name]}
##   if {$m_name eq ""} {set m_name [get_bd_pins       -quiet $p_name]}
##   # All ports can be handled as pins
##   # if {$m_name eq ""} {set m_name [get_bd_intf_ports -quiet $p_name]}
##   # if {$m_name eq ""} {set m_name [get_bd_ports      -quiet $p_name]}
##   if {$m_name eq ""} {set m_name [get_bd_intf_nets  -quiet $p_name]}
##   if {$m_name eq ""} {set m_name [get_bd_nets       -quiet $p_name]}
## 
##   if {!($m_name eq "")} {
##     return [get_property CLASS $m_name]
##   }
## 
##   if {$p_name eq "GND" || $p_name eq "VCC"} {
##     return "const"
##   }
## 
##   return "newnet"
## }
## proc ad_connect_int_get_const {name width} {
##   switch $name {
##     GND {
##       set value 0
##     }
##     VCC {
##       set value [expr (1 << $width) - 1]
##     }
##     default {
##       error "ERROR: ad_connect_int_get_const: Unhandled constant name $name"
##     }
##   }
## 
##   set cell_name "$name\_$width"
## 
##   set cell [get_bd_cells -quiet $cell_name]
##   if {$cell eq ""} {
##     # Create new constant source
##     ad_ip_instance xlconstant $cell_name
##     set cell [get_bd_cells -quiet $cell_name]
##     set_property CONFIG.CONST_WIDTH $width $cell
##     set_property CONFIG.CONST_VAL $value $cell
##   }
## 
##   return $cell
## }
## proc ad_connect_int_width {obj} {
##   if {$obj eq ""} {
##     error "ERROR: ad_connect_int_width: No object provided."
##   }
## 
##   set classname [get_property -quiet CLASS $obj]
##   if {$classname eq ""} {
##     error "ERROR: ad_connect_int_width: Cannot determine width of class-less object: $obj"
##   }
##   if {[string first intf $classname] != -1} {
##     error "ERROR: ad_connect_int_width: Cannot determine width of interface object: $obj ($classname)"
##   }
## 
##   if {([get_property -quiet LEFT $obj] eq "") || ([get_property -quiet RIGHT $obj] eq "")} {
##     return 1
##   }
## 
##   set left [get_property LEFT $obj]
##   set right [get_property RIGHT $obj]
## 
##   set high [::math::max $left $right]
##   set low [::math::min $left $right]
## 
##   return [expr {1 + $high - $low}]
## }
## proc ad_connect {name_a name_b} {
##   set type_a [ad_connect_int_class $name_a]
##   set type_b [ad_connect_int_class $name_b]
## 
##   set obj_a [ad_connect_type $name_a]
##   set obj_b [ad_connect_type $name_b]
## 
##   if {!([string first intf $type_a]+1) != !([string first intf $type_b]+1)} {
##     error "ERROR: ad_connect: Cannot connect non-interface to interface: $name_a ($type_a) <-/-> $name_b ($type_b)"
##   }
## 
##   switch $type_a,$type_b {
##     newnet,newnet {
##       error "ERROR: ad_connect: Cannot create connection between two new nets: $name_a <-/-> $name_b"
##     }
##     const,const {
##       error "ERROR: ad_connect: Cannot connect constant to constant: $name_a <-/-> $name_b"
##     }
##     bd_net,bd_net -
##     bd_intf_net,bd_intf_net {
##       error "ERROR: ad_connect: Cannot connect (intf) net to (intf) net: $name_a ($type_a) <-/-> $name_b ($type_b)"
##     }
##     bd_net,newnet -
##     newnet,bd_net {
##       error "ERROR: ad_connect: Cannot connect existing net to new net: $name_a ($type_a) <-/-> $name_b ($type_b)"
##     }
##     const,newnet -
##     newnet,const {
##       error "ERROR: ad_connect: Cannot connect new network to constant, instead you should connect to the constant directly: $name_a ($type_a) <-/-> $name_b ($type_b)"
##     }
## 
##     bd_pin,bd_pin {
##       connect_bd_net $obj_a $obj_b
##       puts "connect_bd_net $obj_a $obj_b"
##       return
##     }
##     bd_net,bd_pin {
##       connect_bd_net -net $obj_a $obj_b
##       puts "connect_bd_net -net $obj_a $obj_b"
##       return
##     }
##     bd_pin,bd_net {
##       connect_bd_net -net $obj_b $obj_a
##       puts "connect_bd_net -net $obj_b $obj_a"
##       return
##     }
##     bd_pin,newnet {
##       connect_bd_net -net $name_b $obj_a
##       puts "connect_bd_net -net $name_b $obj_a"
##       return
##     }
##     newnet,bd_pin {
##       connect_bd_net -net $name_a $obj_b
##       puts "connect_bd_net -net $name_a $obj_b"
##       return
##     }
##     bd_intf_pin,bd_intf_pin {
##       connect_bd_intf_net $obj_a $obj_b
##       puts "connect_bd_intf_net $obj_a $obj_b"
##       return
##     }
##     const,bd_pin -
##     const,bd_net {
##       # Handled after the switch statement
##     }
##     bd_net,const -
##     bd_pin,const {
##       # Swap vars
##       set tmp $obj_a
##       set obj_a $obj_b
##       set obj_b $tmp
##       set tmp $name_a
##       set name_a $name_b
##       set name_b $tmp
##       # Handled after the switch statement
##     }
##     default {
##       error "ERROR: ad_connect: Cannot connect, case unhandled: $name_a ($type_a) <-/-> $name_b ($type_b)"
##     }
##   }
## 
##   # Continue working on nets that connect to constant. obj_b is the net/pin
##   set width [ad_connect_int_width $obj_b]
##   set cell [ad_connect_int_get_const $name_a $width]
##   connect_bd_net [get_bd_pin $cell/dout] $obj_b
##   puts "connect_bd_net [get_bd_pin $cell/dout] $obj_b"
## }
## proc ad_disconnect {p_name_1 p_name_2} {
## 
##   set m_name_1 [ad_connect_type $p_name_1]
##   set m_name_2 [ad_connect_type $p_name_2]
## 
##   if {[get_property CLASS $m_name_1] eq "bd_net"} {
##     disconnect_bd_net $m_name_1 $m_name_2
##     return
##   }
## 
##   if {[get_property CLASS $m_name_1] eq "bd_port"} {
##     delete_bd_objs -quiet [get_bd_nets -quiet -of_objects \
##       [find_bd_objs -relation connected_to $m_name_1]]
##     delete_bd_objs -quiet $m_name_1
##     return
##   }
## 
##   if {[get_property CLASS $m_name_1] eq "bd_pin"} {
##     delete_bd_objs -quiet [get_bd_nets -quiet -of_objects \
##       [find_bd_objs -relation connected_to $m_name_1]]
##     delete_bd_objs -quiet $m_name_1
##     return
##   }
## }
## proc ad_xcvrcon {u_xcvr a_xcvr a_jesd {lane_map {}} {link_clk {}} {device_clk {}}} {
## 
##   global xcvr_index
##   global xcvr_tx_index
##   global xcvr_rx_index
##   global xcvr_instance
## 
##   set no_of_lanes [get_property CONFIG.NUM_OF_LANES [get_bd_cells $a_xcvr]]
##   set qpll_enable [get_property CONFIG.QPLL_ENABLE [get_bd_cells $a_xcvr]]
##   set tx_or_rx_n [get_property CONFIG.TX_OR_RX_N [get_bd_cells $a_xcvr]]
## 
##   set xcvr_type [get_property CONFIG.XCVR_TYPE [get_bd_cells $u_xcvr]]
## 
##   set link_mode_u [get_property CONFIG.LINK_MODE [get_bd_cells $u_xcvr]]
##   set link_mode_a [get_property CONFIG.LINK_MODE [get_bd_cells $a_xcvr]]
## 
##   if {$link_mode_u != $link_mode_a} {
##      puts "CRITICAL WARNING: LINK_MODE parameter mismatch between $u_xcvr ($link_mode_u) and $a_xcvr ($link_mode_a)"
##   }
##   set link_mode $link_mode_u
## 
##   set jesd204_bd_type [get_property TYPE [get_bd_cells $a_jesd]]
## 
##   if {$jesd204_bd_type == "hier"} {
##     set jesd204_type 0
##   } else {
##     set jesd204_type 1
##   }
## 
##   if {$xcvr_instance ne $u_xcvr} {
##     set xcvr_index [expr ($xcvr_index + 1)]
##     set xcvr_tx_index 0
##     set xcvr_rx_index 0
##     set xcvr_instance $u_xcvr
##   }
## 
##   set txrx "rx"
##   set data_dir "I"
##   set ctrl_dir "O"
##   set index $xcvr_rx_index
## 
##   if {$tx_or_rx_n == 1} {
## 
##     set txrx "tx"
##     set data_dir "O"
##     set ctrl_dir "I"
##     set index $xcvr_tx_index
##   }
## 
##   set m_sysref ${txrx}_sysref_${index}
##   set m_sync ${txrx}_sync_${index}
##   set m_data ${txrx}_data
## 
##   if {$xcvr_index >= 1} {
## 
##     set m_sysref ${txrx}_sysref_${xcvr_index}_${index}
##     set m_sync ${txrx}_sync_${xcvr_index}_${index}
##     set m_data ${txrx}_data_${xcvr_index}
##   }
## 
##   if {$jesd204_type == 0} {
##     set num_of_links [get_property CONFIG.NUM_LINKS [get_bd_cells $a_jesd/$txrx]]
##   } else {
##     set num_of_links 1
##   }
## 
##   create_bd_port -dir I $m_sysref
##   create_bd_port -from [expr $num_of_links - 1] -to 0 -dir ${ctrl_dir} $m_sync
## 
##   set use_2x_clk 0
##   if {$link_clk == {}} {
##     # For 204C modes on GTH a 2x clock is required to drive the PCS
##     # In such case set the xcvr out clock to be the double of the lane rate/66(40)
##     # and use the secondary div2 clock output for the link clock
##     if {$link_mode == 2 && ($xcvr_type == 5 || $xcvr_type == 8)} {
##       set link_clk ${u_xcvr}/${txrx}_out_clk_div2_${index}
##       set link_clk_2x ${u_xcvr}/${txrx}_out_clk_${index}
##       set use_2x_clk 1
##     } else {
##       set link_clk ${u_xcvr}/${txrx}_out_clk_${index}
##     }
##     set rst_gen [regsub -all "/" ${a_jesd}_rstgen "_"]
##     set create_rst_gen 1
##   } else {
##     set rst_gen ${link_clk}_rstgen
##     # Only create one reset gen per clock
##     set create_rst_gen [expr {[get_bd_cells -quiet ${rst_gen}] == {}}]
##   }
## 
##   if {$device_clk == {}} {
##     set device_clk $link_clk
##   } else {
##     set rst_gen ${device_clk}_rstgen
##     # Only create one reset gen per clock
##     set create_rst_gen [expr {[get_bd_cells -quiet ${rst_gen}] == {}}]
##   }
## 
##   if {${create_rst_gen}} {
##     ad_ip_instance proc_sys_reset ${rst_gen}
##     ad_connect ${device_clk} ${rst_gen}/slowest_sync_clk
##     ad_connect sys_cpu_resetn ${rst_gen}/ext_reset_in
##   }
## 
##   for {set n 0} {$n < $no_of_lanes} {incr n} {
## 
##     set m [expr ($n + $index)]
## 
## 
##     if {$lane_map != {}} {
##       set phys_lane [lindex $lane_map $n]
##     } else {
##       set phys_lane $m
##     }
## 
##     if {$tx_or_rx_n == 0} {
##       ad_connect  ${a_xcvr}/up_es_${n} ${u_xcvr}/up_es_${phys_lane}
##       if {$jesd204_type == 0} {
##         if {$link_mode == 1} {
##           ad_connect  ${a_jesd}/phy_en_char_align ${u_xcvr}/${txrx}_calign_${phys_lane}
##         }
##       } else {
##         ad_connect  ${a_jesd}/rxencommaalign_out ${u_xcvr}/${txrx}_calign_${phys_lane}
##       }
##     }
## 
##     if {(($n%4) == 0) && ($qpll_enable == 1)} {
##       ad_connect  ${a_xcvr}/up_cm_${n} ${u_xcvr}/up_cm_${n}
##     }
##     ad_connect  ${a_xcvr}/up_ch_${n} ${u_xcvr}/up_${txrx}_${phys_lane}
##     ad_connect  ${link_clk} ${u_xcvr}/${txrx}_clk_${phys_lane}
##     if {$use_2x_clk == 1} {
##       ad_connect  ${link_clk_2x} ${u_xcvr}/${txrx}_clk_2x_${phys_lane}
##     }
##     if {$phys_lane != {}} {
##       if {$jesd204_type == 0} {
##         ad_connect  ${u_xcvr}/${txrx}_${phys_lane} ${a_jesd}/${txrx}_phy${n}
##       } else {
##         ad_connect  ${u_xcvr}/${txrx}_${phys_lane} ${a_jesd}/gt${n}_${txrx}
##       }
##     }
## 
##     create_bd_port -dir ${data_dir} ${m_data}_${m}_p
##     create_bd_port -dir ${data_dir} ${m_data}_${m}_n
##     ad_connect  ${u_xcvr}/${txrx}_${m}_p ${m_data}_${m}_p
##     ad_connect  ${u_xcvr}/${txrx}_${m}_n ${m_data}_${m}_n
##   }
## 
##   if {$jesd204_type == 0} {
##     ad_connect  ${a_jesd}/sysref $m_sysref
##     if {$link_mode == 1} {
##       ad_connect  ${a_jesd}/sync $m_sync
##     }
##     ad_connect  ${device_clk} ${a_jesd}/device_clk
##     ad_connect  ${link_clk} ${a_jesd}/link_clk
##   } else {
##     ad_connect  ${a_jesd}/${txrx}_sysref $m_sysref
##     ad_connect  ${a_jesd}/${txrx}_sync $m_sync
##     ad_connect  ${device_clk} ${a_jesd}/${txrx}_core_clk
##     ad_connect  ${a_xcvr}/up_status ${a_jesd}/${txrx}_reset_done
##     ad_connect  ${rst_gen}/peripheral_reset ${a_jesd}/${txrx}_reset
##   }
## 
##   if {$tx_or_rx_n == 0} {
##     set xcvr_rx_index [expr ($xcvr_rx_index + $no_of_lanes)]
##   }
## 
##   if {$tx_or_rx_n == 1} {
##     set xcvr_tx_index [expr ($xcvr_tx_index + $no_of_lanes)]
##   }
## }
## proc ad_xcvrpll {m_src m_dst} {
## 
##   foreach p_dst [get_bd_pins -quiet $m_dst] {
##     connect_bd_net [ad_connect_type $m_src] $p_dst
##   }
## }
## proc ad_mem_hp0_interconnect {p_clk p_name} {
## 
##   global sys_zynq
## 
##   if {($sys_zynq != 1 && $sys_zynq != 2) && ($p_name eq "sys_ps7/S_AXI_HP0")} {return}
##   if {$sys_zynq == -1} {ad_mem_hpx_interconnect "SIM" $p_clk $p_name}
##   if {$sys_zynq == 0} {ad_mem_hpx_interconnect "MEM" $p_clk $p_name}
##   if {$sys_zynq == 1} {ad_mem_hpx_interconnect "HP0" $p_clk $p_name}
##   if {$sys_zynq == 2} {ad_mem_hpx_interconnect "HP0" $p_clk $p_name}
##   if {$sys_zynq == 3} {ad_mem_hpx_interconnect "NOC" $p_clk $p_name}
## }
## proc ad_mem_hp1_interconnect {p_clk p_name} {
## 
##   global sys_zynq
## 
##   if {($sys_zynq != 1 && $sys_zynq != 2) && ($p_name eq "sys_ps7/S_AXI_HP1")} {return}
##   if {$sys_zynq == -1} {ad_mem_hpx_interconnect "SIM" $p_clk $p_name}
##   if {$sys_zynq == 0} {ad_mem_hpx_interconnect "MEM" $p_clk $p_name}
##   if {$sys_zynq == 1} {ad_mem_hpx_interconnect "HP1" $p_clk $p_name}
##   if {$sys_zynq == 2} {ad_mem_hpx_interconnect "HP1" $p_clk $p_name}
##   if {$sys_zynq == 3} {ad_mem_hpx_interconnect "NOC" $p_clk $p_name}
## }
## proc ad_mem_hp2_interconnect {p_clk p_name} {
## 
##   global sys_zynq
## 
##   if {($sys_zynq != 1 && $sys_zynq != 2) && ($p_name eq "sys_ps7/S_AXI_HP2")} {return}
##   if {$sys_zynq == -1} {ad_mem_hpx_interconnect "SIM" $p_clk $p_name}
##   if {$sys_zynq == 0} {ad_mem_hpx_interconnect "MEM" $p_clk $p_name}
##   if {$sys_zynq == 1} {ad_mem_hpx_interconnect "HP2" $p_clk $p_name}
##   if {$sys_zynq == 2} {ad_mem_hpx_interconnect "HP2" $p_clk $p_name}
##   if {$sys_zynq == 3} {ad_mem_hpx_interconnect "NOC" $p_clk $p_name}
## }
## proc ad_mem_hp3_interconnect {p_clk p_name} {
## 
##   global sys_zynq
## 
##   if {($sys_zynq != 1 && $sys_zynq != 2) && ($p_name eq "sys_ps7/S_AXI_HP3")} {return}
##   if {$sys_zynq == -1} {ad_mem_hpx_interconnect "SIM" $p_clk $p_name}
##   if {$sys_zynq == 0} {ad_mem_hpx_interconnect "MEM" $p_clk $p_name}
##   if {$sys_zynq == 1} {ad_mem_hpx_interconnect "HP3" $p_clk $p_name}
##   if {$sys_zynq == 2} {ad_mem_hpx_interconnect "HP3" $p_clk $p_name}
##   if {$sys_zynq == 3} {ad_mem_hpx_interconnect "NOC" $p_clk $p_name}
## }
## proc ad_mem_hpx_interconnect {p_sel p_clk p_name} {
## 
##   global sys_zynq
##   global sys_ddr_addr_seg
##   global sys_hp0_interconnect_index
##   global sys_hp1_interconnect_index
##   global sys_hp2_interconnect_index
##   global sys_hp3_interconnect_index
##   global sys_mem_interconnect_index
##   global sys_mem_clk_index
## 
##   set p_name_int $p_name
##   set p_clk_source [get_bd_pins -filter {DIR == O} -of_objects [get_bd_nets $p_clk]]
## 
##   if {$p_sel eq "SIM"} {
##     if {$sys_mem_interconnect_index < 0} {
##       ad_ip_instance smartconnect axi_mem_interconnect
##     }
##     set m_interconnect_index $sys_mem_interconnect_index
##     set m_interconnect_cell [get_bd_cells axi_mem_interconnect]
##     set m_addr_seg [get_bd_addr_segs -of_objects [get_bd_cells ddr_axi_vip]]
##   }
## 
##   if {$p_sel eq "MEM"} {
##     if {$sys_mem_interconnect_index < 0} {
##       ad_ip_instance smartconnect axi_mem_interconnect
##     }
##     set m_interconnect_index $sys_mem_interconnect_index
##     set m_interconnect_cell [get_bd_cells axi_mem_interconnect]
##     set m_addr_seg [get_bd_addr_segs -of_objects [get_bd_cells axi_ddr_cntrl] -filter "USAGE == memory"]
##   }
## 
##   if {($p_sel eq "HP0") && ($sys_zynq == 1)} {
##     if {$sys_hp0_interconnect_index < 0} {
##       set p_name_int sys_ps7/S_AXI_HP0
##       set_property CONFIG.PCW_USE_S_AXI_HP0 {1} [get_bd_cells sys_ps7]
##       ad_ip_instance smartconnect axi_hp0_interconnect
##     }
##     set m_interconnect_index $sys_hp0_interconnect_index
##     set m_interconnect_cell [get_bd_cells axi_hp0_interconnect]
##     set m_addr_seg [get_bd_addr_segs sys_ps7/S_AXI_HP0/HP0_DDR_LOWOCM]
##   }
## 
##   if {($p_sel eq "HP1") && ($sys_zynq == 1)} {
##     if {$sys_hp1_interconnect_index < 0} {
##       set p_name_int sys_ps7/S_AXI_HP1
##       set_property CONFIG.PCW_USE_S_AXI_HP1 {1} [get_bd_cells sys_ps7]
##       ad_ip_instance smartconnect axi_hp1_interconnect
##     }
##     set m_interconnect_index $sys_hp1_interconnect_index
##     set m_interconnect_cell [get_bd_cells axi_hp1_interconnect]
##     set m_addr_seg [get_bd_addr_segs sys_ps7/S_AXI_HP1/HP1_DDR_LOWOCM]
##   }
## 
##   if {($p_sel eq "HP2") && ($sys_zynq == 1)} {
##     if {$sys_hp2_interconnect_index < 0} {
##       set p_name_int sys_ps7/S_AXI_HP2
##       set_property CONFIG.PCW_USE_S_AXI_HP2 {1} [get_bd_cells sys_ps7]
##       ad_ip_instance smartconnect axi_hp2_interconnect
##     }
##     set m_interconnect_index $sys_hp2_interconnect_index
##     set m_interconnect_cell [get_bd_cells axi_hp2_interconnect]
##     set m_addr_seg [get_bd_addr_segs sys_ps7/S_AXI_HP2/HP2_DDR_LOWOCM]
##   }
## 
##   if {($p_sel eq "HP3") && ($sys_zynq == 1)} {
##     if {$sys_hp3_interconnect_index < 0} {
##       set p_name_int sys_ps7/S_AXI_HP3
##       set_property CONFIG.PCW_USE_S_AXI_HP3 {1} [get_bd_cells sys_ps7]
##       ad_ip_instance smartconnect axi_hp3_interconnect
##     }
##     set m_interconnect_index $sys_hp3_interconnect_index
##     set m_interconnect_cell [get_bd_cells axi_hp3_interconnect]
##     set m_addr_seg [get_bd_addr_segs sys_ps7/S_AXI_HP3/HP3_DDR_LOWOCM]
##   }
## 
##   if {($p_sel eq "HP0") && ($sys_zynq == 2)} {
##     if {$sys_hp0_interconnect_index < 0} {
##       set p_name_int sys_ps8/S_AXI_HP0_FPD
##       set_property CONFIG.PSU__USE__S_AXI_GP2 {1} [get_bd_cells sys_ps8]
##       ad_ip_instance smartconnect axi_hp0_interconnect
##     }
##     set m_interconnect_index $sys_hp0_interconnect_index
##     set m_interconnect_cell [get_bd_cells axi_hp0_interconnect]
##     set m_addr_seg [get_bd_addr_segs sys_ps8/SAXIGP2/HP0_DDR_*]
##   }
## 
##   if {($p_sel eq "HP1") && ($sys_zynq == 2)} {
##     if {$sys_hp1_interconnect_index < 0} {
##       set p_name_int sys_ps8/S_AXI_HP1_FPD
##       set_property CONFIG.PSU__USE__S_AXI_GP3 {1} [get_bd_cells sys_ps8]
##       ad_ip_instance smartconnect axi_hp1_interconnect
##     }
##     set m_interconnect_index $sys_hp1_interconnect_index
##     set m_interconnect_cell [get_bd_cells axi_hp1_interconnect]
##     set m_addr_seg [get_bd_addr_segs sys_ps8/SAXIGP3/HP1_DDR_*]
##   }
## 
##   if {($p_sel eq "HP2") && ($sys_zynq == 2)} {
##     if {$sys_hp2_interconnect_index < 0} {
##       set p_name_int sys_ps8/S_AXI_HP2_FPD
##       set_property CONFIG.PSU__USE__S_AXI_GP4 {1} [get_bd_cells sys_ps8]
##       ad_ip_instance smartconnect axi_hp2_interconnect
##     }
##     set m_interconnect_index $sys_hp2_interconnect_index
##     set m_interconnect_cell [get_bd_cells axi_hp2_interconnect]
##     set m_addr_seg [get_bd_addr_segs sys_ps8/SAXIGP4/HP2_DDR_*]
##   }
## 
##   if {($p_sel eq "HP3") && ($sys_zynq == 2)} {
##     if {$sys_hp3_interconnect_index < 0} {
##       set p_name_int sys_ps8/S_AXI_HP3_FPD
##       set_property CONFIG.PSU__USE__S_AXI_GP5 {1} [get_bd_cells sys_ps8]
##       ad_ip_instance smartconnect axi_hp3_interconnect
##     }
##     set m_interconnect_index $sys_hp3_interconnect_index
##     set m_interconnect_cell [get_bd_cells axi_hp3_interconnect]
##     set m_addr_seg [get_bd_addr_segs sys_ps8/SAXIGP5/HP3_DDR_*]
##   }
## 
##   if {$p_sel eq "NOC"} {
##     set m_interconnect_index [get_property CONFIG.NUM_SI [get_bd_cells axi_noc_0]]
##     set m_interconnect_cell [get_bd_cells axi_noc_0]
##     set m_addr_seg [get_bd_addr_segs  axi_noc_0/S[format "%02s" [expr $m_interconnect_index +1]]_AXI/C0_DDR_LOW0]
##     set sys_mem_clk_index [expr [get_property CONFIG.NUM_CLKS [get_bd_cells axi_noc_0]]-1]
##   }
## 
##   set i_str "S$m_interconnect_index"
##   if {$m_interconnect_index < 10} {
##     set i_str "S0$m_interconnect_index"
##   }
## 
##   set m_interconnect_index [expr $m_interconnect_index + 1]
## 
##   set p_intf_name [lrange [split $p_name_int "/"] end end]
##   set p_cell_name [lrange [split $p_name_int "/"] 0 0]
##   set p_intf_clock [get_bd_pins -filter "TYPE == clk && (CONFIG.ASSOCIATED_BUSIF == ${p_intf_name} || \
##     CONFIG.ASSOCIATED_BUSIF =~ ${p_intf_name}:* || CONFIG.ASSOCIATED_BUSIF =~ *:${p_intf_name} || \
##     CONFIG.ASSOCIATED_BUSIF =~ *:${p_intf_name}:*)" -quiet -of_objects [get_bd_cells $p_cell_name]]
##   if {[find_bd_objs -quiet -relation connected_to $p_intf_clock] ne "" ||
##       $p_intf_clock eq $p_clk_source} {
##     set p_intf_clock ""
##   }
## 
##   regsub clk $p_clk resetn p_rst
##   if {[get_bd_nets -quiet $p_rst] eq ""} {
##     set p_rst sys_cpu_resetn
##   }
## 
##   if {$m_interconnect_index == 0} {
##     set_property CONFIG.NUM_MI 1 $m_interconnect_cell
##     set_property CONFIG.NUM_SI 1 $m_interconnect_cell
##     ad_connect $p_rst $m_interconnect_cell/ARESETN
##     ad_connect $p_clk $m_interconnect_cell/ACLK
##     ad_connect $m_interconnect_cell/M00_AXI $p_name_int
##     if {$p_intf_clock ne ""} {
##       ad_connect $p_clk $p_intf_clock
##     }
##   } else {
## 
##     set_property CONFIG.NUM_SI $m_interconnect_index $m_interconnect_cell
##     set clk_index [lsearch [get_bd_nets -of_object [get_bd_pins $m_interconnect_cell/ACLK*]] [get_bd_nets $p_clk]]
##     if { $clk_index == -1 } {
##         incr sys_mem_clk_index
##         set_property CONFIG.NUM_CLKS [expr $sys_mem_clk_index +1] $m_interconnect_cell
##         ad_connect $p_clk $m_interconnect_cell/ACLK$sys_mem_clk_index
##         set asocc_clk_pin  $m_interconnect_cell/ACLK$sys_mem_clk_index
##     } else {
##       set asocc_clk_pin [lindex [get_bd_pins $m_interconnect_cell/ACLK*] $clk_index]
##     }
##     ad_connect $m_interconnect_cell/${i_str}_AXI $p_name_int
##     if {$p_intf_clock ne ""} {
##       ad_connect $p_clk $p_intf_clock
##     }
## 
##     if {$p_sel eq "NOC"} {
##       set_property -dict [list CONFIG.CONNECTIONS {MC_0 { read_bw {1720} write_bw {1720} read_avg_burst {4} write_avg_burst {4}} }] [get_bd_intf_pins /axi_noc_0/${i_str}_AXI]
##       # Add the new bus as associated to the clock pin, append new if other exists
##       set clk_asoc_port [get_property CONFIG.ASSOCIATED_BUSIF [get_bd_pins $asocc_clk_pin]]
##       if {$clk_asoc_port != {}} {
##        set clk_asoc_port ${clk_asoc_port}:
##       }
##       set_property -dict [list CONFIG.ASSOCIATED_BUSIF ${clk_asoc_port}${i_str}_AXI] [get_bd_pins $asocc_clk_pin]
##     }
## 
##     set mem_mapped ""
##     if {$p_sel eq "MEM"} {
##       # Search a DDR segment that is at least 16MB
##       set mem_mapped [get_bd_addr_segs -of [get_bd_addr_spaces -of  [get_bd_intf_pins -filter {NAME=~ *DLMB*} -of [get_bd_cells /sys_mb]]] -regexp -filter {NAME=~ ".*ddr.*" && RANGE=~".*0{6}$"}]
##     }
##     if {$p_sel eq "SIM"} {
##       set mem_mapped [get_bd_addr_segs -of [get_bd_addr_spaces -of  [get_bd_intf_pins -filter {NAME=~ *M_AXI*} -of [get_bd_cells /mng_axi_vip]]] -filter {NAME=~ *DDR* || NAME=~ *ddr*}]
##     }
## 
##     if {$mem_mapped eq ""} {
##       assign_bd_address $m_addr_seg
##     } else {
##       assign_bd_address -offset [get_property OFFSET $mem_mapped] \
##                         -range  [get_property RANGE $mem_mapped] $m_addr_seg
##     }
##   }
## 
##   if {$p_sel eq "SIM"} {set sys_mem_interconnect_index $m_interconnect_index}
##   if {$p_sel eq "MEM"} {set sys_mem_interconnect_index $m_interconnect_index}
##   if {$p_sel eq "HP0"} {set sys_hp0_interconnect_index $m_interconnect_index}
##   if {$p_sel eq "HP1"} {set sys_hp1_interconnect_index $m_interconnect_index}
##   if {$p_sel eq "HP2"} {set sys_hp2_interconnect_index $m_interconnect_index}
##   if {$p_sel eq "HP3"} {set sys_hp3_interconnect_index $m_interconnect_index}
## 
## }
## proc ad_cpu_interconnect {p_address p_name {p_intf_name {}}} {
## 
##   global sys_zynq
##   global sys_cpu_interconnect_index
## 
##   set i_str "M$sys_cpu_interconnect_index"
##   if {$sys_cpu_interconnect_index < 10} {
##     set i_str "M0$sys_cpu_interconnect_index"
##   }
## 
##   set use_smart_connect 1
##   # SmartConnect has higher resource utilization and worse timing closure on older families
##   if {$sys_zynq == 1} {
##     set use_smart_connect 0
##   }
## 
##   if {$sys_cpu_interconnect_index == 0} {
## 
##     if {$use_smart_connect == 1} {
##       ad_ip_instance smartconnect axi_cpu_interconnect [ list \
##         NUM_MI 1 \
##         NUM_SI 1 \
##       ]
##       ad_connect sys_cpu_clk axi_cpu_interconnect/aclk
##       ad_connect sys_cpu_resetn axi_cpu_interconnect/aresetn
##     } else {
##       ad_ip_instance axi_interconnect axi_cpu_interconnect
##       ad_connect sys_cpu_clk axi_cpu_interconnect/ACLK
##       ad_connect sys_cpu_clk axi_cpu_interconnect/S00_ACLK
##       ad_connect sys_cpu_resetn axi_cpu_interconnect/ARESETN
##       ad_connect sys_cpu_resetn axi_cpu_interconnect/S00_ARESETN
##     }
## 
##     if {$sys_zynq == 3} {
##       ad_connect sys_cpu_clk sys_cips/m_axi_fpd_aclk
##       ad_connect axi_cpu_interconnect/S00_AXI sys_cips/M_AXI_FPD
##     }
##     if {$sys_zynq == 2} {
##       ad_connect sys_cpu_clk sys_ps8/maxihpm0_lpd_aclk
##       ad_connect axi_cpu_interconnect/S00_AXI sys_ps8/M_AXI_HPM0_LPD
##     }
##     if {$sys_zynq == 1} {
##       ad_connect sys_cpu_clk sys_ps7/M_AXI_GP0_ACLK
##       ad_connect axi_cpu_interconnect/S00_AXI sys_ps7/M_AXI_GP0
##     }
##     if {$sys_zynq == 0} {
##       ad_connect axi_cpu_interconnect/S00_AXI sys_mb/M_AXI_DP
##     }
##     if {$sys_zynq == -1} {
##       ad_connect axi_cpu_interconnect/S00_AXI mng_axi_vip/M_AXI
##     }
##   }
## 
##   if {$sys_zynq == 3} {
##     set sys_addr_cntrl_space [get_bd_addr_spaces /sys_cips/M_AXI_FPD]
##   }
##   if {$sys_zynq == 2} {
##     set sys_addr_cntrl_space [get_bd_addr_spaces sys_ps8/Data]
##   }
##   if {$sys_zynq == 1} {
##     set sys_addr_cntrl_space [get_bd_addr_spaces sys_ps7/Data]
##   }
##   if {$sys_zynq == 0} {
##     set sys_addr_cntrl_space [get_bd_addr_spaces sys_mb/Data]
##   }
##   if {$sys_zynq == -1} {
##     set sys_addr_cntrl_space [get_bd_addr_spaces mng_axi_vip/Master_AXI]
##   }
## 
##   set sys_cpu_interconnect_index [expr $sys_cpu_interconnect_index + 1]
## 
## 
##   set p_cell [get_bd_cells $p_name]
##   set p_intf [get_bd_intf_pins -filter \
##     "MODE == Slave && VLNV == xilinx.com:interface:aximm_rtl:1.0 && NAME =~ *$p_intf_name*"\
##     -of_objects $p_cell]
## 
##   set p_hier_cell $p_cell
##   set p_hier_intf $p_intf
## 
##   while {$p_hier_intf != "" && [get_property TYPE $p_hier_cell] == "hier"} {
##     set p_hier_intf [find_bd_objs -boundary_type lower \
##       -relation connected_to $p_hier_intf]
##     if {$p_hier_intf != {}} {
##       set p_hier_cell [get_bd_cells -of_objects $p_hier_intf]
##     } else {
##       set p_hier_cell {}
##     }
##   }
## 
##   set p_intf_clock ""
##   set p_intf_reset ""
## 
##   if {$p_hier_cell != {}} {
##     set p_intf_name [lrange [split $p_hier_intf "/"] end end]
## 
##     set p_intf_clock [get_bd_pins -filter "TYPE == clk && \
##       (CONFIG.ASSOCIATED_BUSIF == ${p_intf_name} || \
##       CONFIG.ASSOCIATED_BUSIF =~ ${p_intf_name}:* || \
##       CONFIG.ASSOCIATED_BUSIF =~ *:${p_intf_name} || \
##       CONFIG.ASSOCIATED_BUSIF =~ *:${p_intf_name}:*)" \
##       -quiet -of_objects $p_hier_cell]
##     set p_intf_reset [get_bd_pins -filter "TYPE == rst && \
##       (CONFIG.ASSOCIATED_BUSIF == ${p_intf_name} || \
##        CONFIG.ASSOCIATED_BUSIF =~ ${p_intf_name}:* ||
##        CONFIG.ASSOCIATED_BUSIF =~ *:${p_intf_name} || \
##        CONFIG.ASSOCIATED_BUSIF =~ *:${p_intf_name}:*)" \
##        -quiet -of_objects $p_hier_cell]
## 
##     if {($p_intf_clock ne "") && ($p_intf_reset eq "")} {
##       set p_intf_reset [get_property CONFIG.ASSOCIATED_RESET [get_bd_pins ${p_intf_clock}]]
##       if {$p_intf_reset ne ""} {
##         set p_intf_reset [get_bd_pins -filter "NAME == $p_intf_reset" -of_objects $p_hier_cell]
##       }
##     }
## 
##     # Trace back up
##     set p_hier_cell2 $p_hier_cell
## 
##     while {$p_intf_clock != {} && $p_hier_cell2 != $p_cell && $p_hier_cell2 != {}} {
##       puts $p_intf_clock
##       puts $p_hier_cell2
##       set p_intf_clock [find_bd_objs -boundary_type upper \
##         -relation connected_to $p_intf_clock]
##       if {$p_intf_clock != {}} {
##         set p_intf_clock [get_bd_pins [get_property PATH $p_intf_clock]]
##         set p_hier_cell2 [get_bd_cells -of_objects $p_intf_clock]
##       }
##     }
## 
##     set p_hier_cell2 $p_hier_cell
## 
##     while {$p_intf_reset != {} && $p_hier_cell2 != $p_cell && $p_hier_cell2 != {}} {
##       set p_intf_reset [find_bd_objs -boundary_type upper \
##         -relation connected_to $p_intf_reset]
##       if {$p_intf_reset != {}} {
##         set p_intf_reset [get_bd_pins [get_property PATH $p_intf_reset]]
##         set p_hier_cell2 [get_bd_cells -of_objects $p_intf_reset]
##       }
##     }
##   }
## 
## 
##   if {[find_bd_objs -quiet -relation connected_to $p_intf_clock] ne ""} {
##     set p_intf_clock ""
##   }
##   if {$p_intf_reset ne ""} {
##     if {[find_bd_objs -quiet -relation connected_to $p_intf_reset] ne ""} {
##       set p_intf_reset ""
##     }
##   }
## 
##   set_property CONFIG.NUM_MI $sys_cpu_interconnect_index [get_bd_cells axi_cpu_interconnect]
## 
##   if {$use_smart_connect == 0} {
##     ad_connect sys_cpu_clk axi_cpu_interconnect/${i_str}_ACLK
##     ad_connect sys_cpu_resetn axi_cpu_interconnect/${i_str}_ARESETN
##   }
##   if {$p_intf_clock ne ""} {
##     ad_connect sys_cpu_clk ${p_intf_clock}
##   }
##   if {$p_intf_reset ne ""} {
##     ad_connect sys_cpu_resetn ${p_intf_reset}
##   }
##   ad_connect axi_cpu_interconnect/${i_str}_AXI ${p_intf}
## 
##   set p_seg [get_bd_addr_segs -of [get_bd_addr_spaces -of [get_bd_intf_pins -filter "NAME=~ *${p_intf_name}*" -of $p_hier_cell]]]
##   set p_index 0
##   foreach p_seg_name $p_seg {
##     if {$p_index == 0} {
##       set p_seg_range [get_property range $p_seg_name]
##       if {$p_seg_range < 0x1000} {
##         set p_seg_range 0x1000
##       }
##       if {$sys_zynq == 3} {
##         if {($p_address >= 0x44000000) && ($p_address <= 0x4fffffff)} {
##           # place axi peripherics in A400_0000-AFFF_FFFF range
##           set p_address [expr ($p_address + 0x60000000)]
##         } elseif {($p_address >= 0x70000000) && ($p_address <= 0x7fffffff)} {
##           # place axi peripherics in B000_0000-BFFF_FFFF range
##           set p_address [expr ($p_address + 0x40000000)]
##         } else {
##           error "ERROR: ad_cpu_interconnect : Cannot map ($p_address) to aperture, \
##                 Addess out of range 0x4400_0000 - 0X4FFF_FFFF; 0x7000_0000 - 0X7FFF_FFFF !"
##         }
##       }
##       if {$sys_zynq == 2} {
##         if {($p_address >= 0x40000000) && ($p_address <= 0x4fffffff)} {
##           set p_address [expr ($p_address + 0x40000000)]
##         }
##         if {($p_address >= 0x70000000) && ($p_address <= 0x7fffffff)} {
##           set p_address [expr ($p_address + 0x20000000)]
##         }
##       }
##       create_bd_addr_seg -range $p_seg_range \
##         -offset $p_address $sys_addr_cntrl_space \
##         $p_seg_name "SEG_data_${p_name}"
##     } else {
##       assign_bd_address $p_seg_name
##     }
##     incr p_index
##   }
## }
## proc ad_cpu_interrupt {p_ps_index p_mb_index p_name} {
## 
##   global sys_zynq
## 
##   if {$sys_zynq <= 0} {set p_index_int $p_mb_index}
##   if {$sys_zynq >= 1} {set p_index_int $p_ps_index}
## 
##   set p_index [regsub -all {[^0-9]} $p_index_int ""]
##   set m_index [expr ($p_index - 8)]
## 
##   if {$sys_zynq == 3} {
##    if {$p_index < 0 || $p_index > 15} {
##       error "ERROR: ad_cpu_interrupt : Interrupt index ($p_index) out of range 0-15 "
##     }
##     ad_connect $p_name sys_cips/pl_ps_irq$p_index
##   }
## 
##   if {($sys_zynq == 2) && ($p_index <= 7)} {
##     set p_net [get_bd_nets -of_objects [get_bd_pins sys_concat_intc_0/In$p_index]]
##     set p_pin [get_bd_pins sys_concat_intc_0/In$p_index]
## 
##     puts "disconnect_bd_net $p_net $p_pin"
##     disconnect_bd_net $p_net $p_pin
##     ad_connect sys_concat_intc_0/In$p_index $p_name
##   }
## 
##   if {($sys_zynq == 2) && ($p_index >= 8)} {
##     set p_net [get_bd_nets -of_objects [get_bd_pins sys_concat_intc_1/In$m_index]]
##     set p_pin [get_bd_pins sys_concat_intc_1/In$m_index]
## 
##     puts "disconnect_bd_net $p_net $p_pin"
##     disconnect_bd_net $p_net $p_pin
##     ad_connect sys_concat_intc_1/In$m_index $p_name
##   }
## 
##   if {$sys_zynq <= 1} {
## 
##     set p_net [get_bd_nets -of_objects [get_bd_pins sys_concat_intc/In$p_index]]
##     set p_pin [get_bd_pins sys_concat_intc/In$p_index]
## 
##     puts "disconnect_bd_net $p_net $p_pin"
##     disconnect_bd_net $p_net $p_pin
##     ad_connect sys_concat_intc/In$p_index $p_name
##   }
## }
# adi_project fmcomms2_kcu105
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at C:/Xilinx_/Vivado/2021.1/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.0 available at C:/Xilinx_/Vivado/2021.1/data/boards/board_files/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-z7-10:part0:1.0 available at C:/Xilinx_/Vivado/2021.1/data/boards/board_files/arty-z7-10/A.0/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-z7-20:part0:1.0 available at C:/Xilinx_/Vivado/2021.1/data/boards/board_files/arty-z7-20/A.0/board.xml as part xc7z020clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod-s7-25:part0:1.0 available at C:/Xilinx_/Vivado/2021.1/data/boards/board_files/cmod-s7-25/B.0/board.xml as part xc7s25csga225-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cora-z7-07s:part0:1.0 available at C:/Xilinx_/Vivado/2021.1/data/boards/board_files/cora-z7-07s/B.0/board.xml as part xc7z007sclg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cora-z7-10:part0:1.0 available at C:/Xilinx_/Vivado/2021.1/data/boards/board_files/cora-z7-10/B.0/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:eclypse-z7:part0:1.0 available at C:/Xilinx_/Vivado/2021.1/data/boards/board_files/eclypse-z7/A.0/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:eclypse-z7:part0:1.1 available at C:/Xilinx_/Vivado/2021.1/data/boards/board_files/eclypse-z7/B.0/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx_/Vivado/2021.1/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_3eg:part0:1.0 available at C:/Xilinx_/Vivado/2021.1/data/boards/board_files/genesys-zu-3eg/B.0/board.xml as part xczu3eg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_3eg:part0:1.1 available at C:/Xilinx_/Vivado/2021.1/data/boards/board_files/genesys-zu-3eg/D.0/board.xml as part xczu3eg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_5ev:part0:1.0 available at C:/Xilinx_/Vivado/2021.1/data/boards/board_files/genesys-zu-5ev/C.0/board.xml as part xczu5ev-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx_/Vivado/2021.1/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zedboard:part0:1.0 available at C:/Xilinx_/Vivado/2021.1/data/boards/board_files/zedboard/1.3/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo-z7-10:part0:1.0 available at C:/Xilinx_/Vivado/2021.1/data/boards/board_files/zybo-z7-10/A.0/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo-z7-20:part0:1.0 available at C:/Xilinx_/Vivado/2021.1/data/boards/board_files/zybo-z7-20/A.0/board.xml as part xc7z020clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo:part0:1.0 available at C:/Xilinx_/Vivado/2021.1/data/boards/board_files/zybo/B.3/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo:part0:2.0 available at C:/Xilinx_/Vivado/2021.1/data/boards/board_files/zybo/B.4/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.1 available at C:/Xilinx_/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.1/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.1 available at C:/Xilinx_/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.1/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx_/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260:part0:1.1 available at C:/Xilinx_/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260/1.1/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.0 available at C:/Xilinx_/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.0/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.1 available at C:/Xilinx_/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.1/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx_/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx_/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.0 available at C:/Xilinx_/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.1 available at C:/Xilinx_/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx_/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.1 available at C:/Xilinx_/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.2 available at C:/Xilinx_/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.2/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.3 available at C:/Xilinx_/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx_/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx_/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx_/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx_/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.0 available at C:/Xilinx_/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.1 available at C:/Xilinx_/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx_/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.1 available at C:/Xilinx_/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.2 available at C:/Xilinx_/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.2/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.3 available at C:/Xilinx_/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.3/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc702:part0:1.4 available at C:/Xilinx_/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc702/1.4/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx_/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx_/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx_/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu104:part0:1.1 available at C:/Xilinx_/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu104/1.1/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.4 available at C:/Xilinx_/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.4/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.5 available at C:/Xilinx_/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.5/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.6 available at C:/Xilinx_/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.6/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx_/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx_/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx_/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx_/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx_/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx_/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.0 available at C:/Xilinx_/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.0/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.1 available at C:/Xilinx_/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.1/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.2 available at C:/Xilinx_/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.2/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld_es:part0:1.0 available at C:/Xilinx_/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/es/1.0/board.xml as part xczu58dr-fsvg1517-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx_/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.0 available at C:/Xilinx_/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.0/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.1 available at C:/Xilinx_/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.1/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.2 available at C:/Xilinx_/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.2/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld_es:part0:1.0 available at C:/Xilinx_/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/es/1.0/board.xml as part xczu59dr-ffvf1760-2-i-es1 specified in board_part file is either invalid or not available
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/projects/adi_hdl/library'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/projects/ghdl/library'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx_/Vivado/2021.1/data/ip'.
## set_msg_config -id {Vivado 12-1790} -string "Evaluation features should NOT be used in production systems." -new_severity WARNING
## set_msg_config -id {BD 41-1343} -new_severity WARNING
## set_msg_config -id {BD 41-1306} -new_severity WARNING
## set_msg_config -severity {CRITICAL WARNING} -quiet -id {BD 41-1276} -new_severity ERROR
## set_msg_config -id {IP_Flow 19-3656} -new_severity INFO
## set_msg_config -id {IP_Flow 19-4623} -new_severity INFO
## set_msg_config -id {IP_Flow 19-459} -new_severity INFO
## set_msg_config -id {Synth 8-3331} -new_severity INFO
## set_msg_config -id {Synth 8-2490} -new_severity WARNING
## set_msg_config -id {Designutils 20-3303} -string "HDPYFinalizeIO" -new_severity INFO
## set_msg_config -id {Place 30-73} -string "axi_spi" -new_severity WARNING
## set_msg_config -string "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY" -new_severity WARNING
Wrote  : <D:\projects\adi_hdl\projects\fmcomms2\kcu105\fmcomms2_kcu105.srcs\sources_1\bd\system\system.bd> 
## source $ad_hdl_dir/projects/common/kcu105/kcu105_system_bd.tcl
### create_bd_port -dir I -type rst sys_rst
### create_bd_intf_port -mode Slave -vlnv xilinx.com:interface:diff_clock_rtl:1.0 sys_clk
### create_bd_intf_port -mode Master -vlnv xilinx.com:interface:ddr4_rtl:1.0 c0_ddr4
### create_bd_port -dir I phy_sd
### create_bd_port -dir O -type rst phy_rst_n
### create_bd_intf_port -mode Master -vlnv xilinx.com:interface:mdio_rtl:1.0 mdio
### create_bd_intf_port -mode Master -vlnv xilinx.com:interface:sgmii_rtl:1.0 sgmii
### create_bd_intf_port -mode Slave -vlnv xilinx.com:interface:diff_clock_rtl:1.0 phy_clk
### create_bd_intf_port -mode Master -vlnv xilinx.com:interface:iic_rtl:1.0 iic_main
### create_bd_port -dir I uart_sin
### create_bd_port -dir O uart_sout
### create_bd_port -dir O -from 7 -to 0 spi_csn_o
### create_bd_port -dir I -from 7 -to 0 spi_csn_i
### create_bd_port -dir I spi_clk_i
### create_bd_port -dir O spi_clk_o
### create_bd_port -dir I spi_sdo_i
### create_bd_port -dir O spi_sdo_o
### create_bd_port -dir I spi_sdi_i
### create_bd_port -dir I -from 31 -to 0 gpio0_i
### create_bd_port -dir O -from 31 -to 0 gpio0_o
### create_bd_port -dir O -from 31 -to 0 gpio0_t
### create_bd_port -dir I -from 31 -to 0 gpio1_i
### create_bd_port -dir O -from 31 -to 0 gpio1_o
### create_bd_port -dir O -from 31 -to 0 gpio1_t
### set_property -dict [list CONFIG.POLARITY {ACTIVE_HIGH}] [get_bd_ports sys_rst]
### set_property -dict [list CONFIG.FREQ_HZ {300000000}] [get_bd_intf_ports sys_clk]
### set_property -dict [list CONFIG.FREQ_HZ {625000000}] [get_bd_intf_ports phy_clk]
### ad_ip_instance microblaze sys_mb
### ad_ip_parameter sys_mb CONFIG.G_TEMPLATE_LIST 4
### ad_ip_parameter sys_mb CONFIG.C_DCACHE_FORCE_TAG_LUTRAM 1
WARNING: [BD 41-721] Attempt to set value '1' on disabled parameter 'C_DCACHE_FORCE_TAG_LUTRAM' of cell '/sys_mb' is ignored
### ad_ip_instance lmb_v10 sys_dlmb
### ad_ip_instance lmb_v10 sys_ilmb
### ad_ip_instance lmb_bram_if_cntlr sys_dlmb_cntlr
### ad_ip_parameter sys_dlmb_cntlr CONFIG.C_ECC 0
### ad_ip_instance lmb_bram_if_cntlr sys_ilmb_cntlr
### ad_ip_parameter sys_ilmb_cntlr CONFIG.C_ECC 0
### ad_ip_instance blk_mem_gen sys_lmb_bram
### ad_ip_parameter sys_lmb_bram CONFIG.Memory_Type True_Dual_Port_RAM
### ad_ip_parameter sys_lmb_bram CONFIG.use_bram_block BRAM_Controller
### ad_ip_instance mdm sys_mb_debug
### ad_ip_parameter sys_mb_debug CONFIG.C_USE_UART 1
### ad_ip_instance proc_sys_reset sys_rstgen
### ad_ip_parameter sys_rstgen CONFIG.C_EXT_RST_WIDTH 1
### ad_ip_instance proc_sys_reset sys_200m_rstgen
### ad_ip_parameter sys_200m_rstgen CONFIG.C_EXT_RST_WIDTH 1
### ad_ip_instance ip:ddr4 axi_ddr_cntrl
INFO: [Device 21-403] Loading part xcku040-ffva1156-2-e
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_object /ilmb_cntlr/SLMB/Mem'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_object /second_ilmb_cntlr/SLMB/Mem'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_object /dlmb_cntlr/SLMB/Mem'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_object /second_dlmb_cntlr/SLMB/Mem'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_object /iomodule_0/SLMB/Reg'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_object /iomodule_0/SLMB/IO'
create_bd_cell: Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1332.820 ; gain = 196.766
### ad_ip_parameter axi_ddr_cntrl CONFIG.C0_CLOCK_BOARD_INTERFACE default_sysclk_300
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_object /ilmb_cntlr/SLMB/Mem'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_object /second_ilmb_cntlr/SLMB/Mem'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_object /dlmb_cntlr/SLMB/Mem'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_object /second_dlmb_cntlr/SLMB/Mem'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_object /iomodule_0/SLMB/Reg'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_object /iomodule_0/SLMB/IO'
### ad_ip_parameter axi_ddr_cntrl CONFIG.C0_DDR4_BOARD_INTERFACE ddr4_sdram_DR
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_object /ilmb_cntlr/SLMB/Mem'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_object /second_ilmb_cntlr/SLMB/Mem'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_object /dlmb_cntlr/SLMB/Mem'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_object /second_dlmb_cntlr/SLMB/Mem'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_object /iomodule_0/SLMB/Reg'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_object /iomodule_0/SLMB/IO'
### ad_ip_parameter axi_ddr_cntrl CONFIG.RESET_BOARD_INTERFACE reset
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_object /ilmb_cntlr/SLMB/Mem'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_object /second_ilmb_cntlr/SLMB/Mem'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_object /dlmb_cntlr/SLMB/Mem'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_object /second_dlmb_cntlr/SLMB/Mem'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_object /iomodule_0/SLMB/Reg'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_object /iomodule_0/SLMB/IO'
### ad_ip_parameter axi_ddr_cntrl CONFIG.ADDN_UI_CLKOUT2_FREQ_HZ 200
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_object /ilmb_cntlr/SLMB/Mem'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_object /second_ilmb_cntlr/SLMB/Mem'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_object /dlmb_cntlr/SLMB/Mem'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_object /second_dlmb_cntlr/SLMB/Mem'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_object /iomodule_0/SLMB/Reg'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_object /iomodule_0/SLMB/IO'
### ad_ip_instance proc_sys_reset axi_ddr_cntrl_rstgen
### ad_ip_instance axi_ethernet axi_ethernet
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs eth_buf/S_AXI_2TEMAC/SEG_mac_Reg'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs s_axi/SEG_eth_buf_REG'
### ad_ip_parameter axi_ethernet CONFIG.ETHERNET_BOARD_INTERFACE sgmii_lvds
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] bd_55cd_pcs_pma_0: ARCHITECTURE : kintexu
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] bd_55cd_pcs_pma_0: PART : xcku040-ffva1156-2-e
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] bd_55cd_pcs_pma_0: SPEEDGRADE : -2
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] bd_55cd_pcs_pma_0: Standard : 1000BASEX
Sourcing the elaborate.xit file.
Calling update_contents for BASEX .
Done sourcing the elaborate.xit file.
create_bd_cell: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1404.070 ; gain = 40.148
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs eth_buf/S_AXI_2TEMAC/SEG_mac_Reg'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs s_axi/SEG_eth_buf_REG'
### ad_ip_parameter axi_ethernet CONFIG.MDIO_BOARD_INTERFACE mdio_mdc
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] bd_55cd_pcs_pma_0: ARCHITECTURE : kintexu
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] bd_55cd_pcs_pma_0: PART : xcku040-ffva1156-2-e
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] bd_55cd_pcs_pma_0: SPEEDGRADE : -2
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] bd_55cd_pcs_pma_0: Standard : 1000BASEX
Sourcing the elaborate.xit file.
Calling update_contents for BASEX .
Done sourcing the elaborate.xit file.
create_bd_cell: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1404.074 ; gain = 0.000
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs eth_buf/S_AXI_2TEMAC/SEG_mac_Reg'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs s_axi/SEG_eth_buf_REG'
### ad_ip_parameter axi_ethernet CONFIG.DIFFCLK_BOARD_INTERFACE sgmii_phyclk
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] bd_55cd_pcs_pma_0: ARCHITECTURE : kintexu
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] bd_55cd_pcs_pma_0: PART : xcku040-ffva1156-2-e
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] bd_55cd_pcs_pma_0: SPEEDGRADE : -2
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] bd_55cd_pcs_pma_0: Standard : 1000BASEX
Sourcing the elaborate.xit file.
Calling update_contents for BASEX .
Done sourcing the elaborate.xit file.
create_bd_cell: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1404.074 ; gain = 0.000
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs eth_buf/S_AXI_2TEMAC/SEG_mac_Reg'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs s_axi/SEG_eth_buf_REG'
### ad_ip_parameter axi_ethernet CONFIG.PHYRST_BOARD_INTERFACE phy_reset_out
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] bd_55cd_pcs_pma_0: ARCHITECTURE : kintexu
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] bd_55cd_pcs_pma_0: PART : xcku040-ffva1156-2-e
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] bd_55cd_pcs_pma_0: SPEEDGRADE : -2
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] bd_55cd_pcs_pma_0: Standard : 1000BASEX
Sourcing the elaborate.xit file.
Calling update_contents for BASEX .
Done sourcing the elaborate.xit file.
create_bd_cell: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1404.074 ; gain = 0.000
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs eth_buf/S_AXI_2TEMAC/SEG_mac_Reg'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs s_axi/SEG_eth_buf_REG'
### ad_ip_parameter axi_ethernet CONFIG.TXCSUM Full
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] bd_55cd_pcs_pma_0: ARCHITECTURE : kintexu
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] bd_55cd_pcs_pma_0: PART : xcku040-ffva1156-2-e
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] bd_55cd_pcs_pma_0: SPEEDGRADE : -2
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] bd_55cd_pcs_pma_0: Standard : 1000BASEX
Sourcing the elaborate.xit file.
Calling update_contents for BASEX .
Done sourcing the elaborate.xit file.
create_bd_cell: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1405.992 ; gain = 1.918
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs eth_buf/S_AXI_2TEMAC/SEG_mac_Reg'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs s_axi/SEG_eth_buf_REG'
### ad_ip_parameter axi_ethernet CONFIG.RXCSUM Full
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] bd_55cd_pcs_pma_0: ARCHITECTURE : kintexu
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] bd_55cd_pcs_pma_0: PART : xcku040-ffva1156-2-e
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] bd_55cd_pcs_pma_0: SPEEDGRADE : -2
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] bd_55cd_pcs_pma_0: Standard : 1000BASEX
Sourcing the elaborate.xit file.
Calling update_contents for BASEX .
Done sourcing the elaborate.xit file.
create_bd_cell: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1405.996 ; gain = 0.000
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs eth_buf/S_AXI_2TEMAC/SEG_mac_Reg'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs s_axi/SEG_eth_buf_REG'
### ad_ip_parameter axi_ethernet CONFIG.TXMEM 8k
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] bd_55cd_pcs_pma_0: ARCHITECTURE : kintexu
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] bd_55cd_pcs_pma_0: PART : xcku040-ffva1156-2-e
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] bd_55cd_pcs_pma_0: SPEEDGRADE : -2
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] bd_55cd_pcs_pma_0: Standard : 1000BASEX
Sourcing the elaborate.xit file.
Calling update_contents for BASEX .
Done sourcing the elaborate.xit file.
create_bd_cell: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1406.949 ; gain = 0.953
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs eth_buf/S_AXI_2TEMAC/SEG_mac_Reg'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs s_axi/SEG_eth_buf_REG'
### ad_ip_parameter axi_ethernet CONFIG.RXMEM 8k
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] bd_55cd_pcs_pma_0: ARCHITECTURE : kintexu
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] bd_55cd_pcs_pma_0: PART : xcku040-ffva1156-2-e
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] bd_55cd_pcs_pma_0: SPEEDGRADE : -2
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] bd_55cd_pcs_pma_0: Standard : 1000BASEX
Sourcing the elaborate.xit file.
Calling update_contents for BASEX .
Done sourcing the elaborate.xit file.
create_bd_cell: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1406.965 ; gain = 0.000
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs eth_buf/S_AXI_2TEMAC/SEG_mac_Reg'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs s_axi/SEG_eth_buf_REG'
### ad_ip_instance axi_dma axi_ethernet_dma
### ad_ip_parameter axi_ethernet_dma CONFIG.c_include_mm2s_dre 1
### ad_ip_parameter axi_ethernet_dma CONFIG.c_sg_use_stsapp_length 1
### ad_ip_parameter axi_ethernet_dma CONFIG.c_include_s2mm_dre 1
### ad_ip_instance axi_iic axi_iic_main
### ad_ip_instance axi_uartlite axi_uart
### ad_ip_parameter axi_uart CONFIG.C_BAUDRATE 115200
### ad_ip_instance axi_timer axi_timer
### ad_ip_instance axi_quad_spi axi_spi
### ad_ip_parameter axi_spi CONFIG.C_USE_STARTUP 0
### ad_ip_parameter axi_spi CONFIG.C_NUM_SS_BITS 8
### ad_ip_parameter axi_spi CONFIG.C_SCK_RATIO 8
### ad_ip_instance axi_gpio axi_gpio
### ad_ip_parameter axi_gpio CONFIG.C_IS_DUAL 1
### ad_ip_parameter axi_gpio CONFIG.C_GPIO_WIDTH 32
### ad_ip_parameter axi_gpio CONFIG.C_GPIO2_WIDTH 32
### ad_ip_parameter axi_gpio CONFIG.C_INTERRUPT_PRESENT 1
### ad_ip_instance axi_intc axi_intc
### ad_ip_parameter axi_intc CONFIG.C_HAS_FAST 0
### ad_ip_instance xlconcat sys_concat_intc
### ad_ip_parameter sys_concat_intc CONFIG.NUM_PORTS 16
### ad_connect  sys_rst axi_ddr_cntrl/sys_rst
connect_bd_net /sys_rst /axi_ddr_cntrl/sys_rst
### ad_connect  sys_clk axi_ddr_cntrl/C0_SYS_CLK
connect_bd_intf_net /sys_clk /axi_ddr_cntrl/C0_SYS_CLK
### ad_connect  c0_ddr4 axi_ddr_cntrl/C0_DDR4
connect_bd_intf_net /c0_ddr4 /axi_ddr_cntrl/C0_DDR4
### ad_connect  axi_ddr_cntrl/c0_ddr4_ui_clk_sync_rst sys_rstgen/ext_reset_in
connect_bd_net /axi_ddr_cntrl/c0_ddr4_ui_clk_sync_rst /sys_rstgen/ext_reset_in
### ad_connect  axi_ddr_cntrl/c0_ddr4_ui_clk_sync_rst sys_200m_rstgen/ext_reset_in
connect_bd_net /axi_ddr_cntrl/c0_ddr4_ui_clk_sync_rst /sys_200m_rstgen/ext_reset_in
### ad_connect  axi_ddr_cntrl/c0_ddr4_ui_clk_sync_rst axi_ddr_cntrl_rstgen/ext_reset_in
connect_bd_net /axi_ddr_cntrl/c0_ddr4_ui_clk_sync_rst /axi_ddr_cntrl_rstgen/ext_reset_in
### ad_connect  sys_mem_clk axi_ddr_cntrl/c0_ddr4_ui_clk
connect_bd_net -net sys_mem_clk /axi_ddr_cntrl/c0_ddr4_ui_clk
### ad_connect  sys_mem_clk axi_ddr_cntrl_rstgen/slowest_sync_clk
connect_bd_net -net /sys_mem_clk /axi_ddr_cntrl_rstgen/slowest_sync_clk
### ad_connect  sys_cpu_clk axi_ddr_cntrl/addn_ui_clkout1
connect_bd_net -net sys_cpu_clk /axi_ddr_cntrl/addn_ui_clkout1
### ad_connect  sys_cpu_clk sys_rstgen/slowest_sync_clk
connect_bd_net -net /sys_cpu_clk /sys_rstgen/slowest_sync_clk
### ad_connect  sys_mem_resetn axi_ddr_cntrl_rstgen/peripheral_aresetn
connect_bd_net -net sys_mem_resetn /axi_ddr_cntrl_rstgen/peripheral_aresetn
### ad_connect  sys_mem_resetn axi_ddr_cntrl/c0_ddr4_aresetn
connect_bd_net -net /sys_mem_resetn /axi_ddr_cntrl/c0_ddr4_aresetn
### ad_connect  sys_200m_clk axi_ddr_cntrl/addn_ui_clkout2
connect_bd_net -net sys_200m_clk /axi_ddr_cntrl/addn_ui_clkout2
### ad_connect  sys_200m_clk sys_200m_rstgen/slowest_sync_clk
connect_bd_net -net /sys_200m_clk /sys_200m_rstgen/slowest_sync_clk
### ad_connect  sys_cpu_reset sys_rstgen/peripheral_reset
connect_bd_net -net sys_cpu_reset /sys_rstgen/peripheral_reset
### ad_connect  sys_cpu_resetn sys_rstgen/peripheral_aresetn
connect_bd_net -net sys_cpu_resetn /sys_rstgen/peripheral_aresetn
### ad_connect  sys_200m_reset sys_200m_rstgen/peripheral_reset
connect_bd_net -net sys_200m_reset /sys_200m_rstgen/peripheral_reset
### ad_connect  sys_200m_resetn sys_200m_rstgen/peripheral_aresetn
connect_bd_net -net sys_200m_resetn /sys_200m_rstgen/peripheral_aresetn
### set sys_cpu_clk           [get_bd_nets sys_cpu_clk]
### set sys_dma_clk           [get_bd_nets sys_200m_clk]
### set sys_iodelay_clk       [get_bd_nets sys_200m_clk]
### set sys_cpu_reset         [get_bd_nets sys_cpu_reset]
### set sys_cpu_resetn        [get_bd_nets sys_cpu_resetn]
### set sys_dma_reset         [get_bd_nets sys_200m_reset]
### set sys_dma_resetn        [get_bd_nets sys_200m_resetn]
### set sys_iodelay_reset     [get_bd_nets sys_200m_reset]
### set sys_iodelay_resetn    [get_bd_nets sys_200m_resetn]
### ad_connect  sys_cpu_clk sys_mb/Clk
connect_bd_net -net /sys_cpu_clk /sys_mb/Clk
### ad_connect  sys_cpu_clk sys_dlmb/LMB_Clk
connect_bd_net -net /sys_cpu_clk /sys_dlmb/LMB_Clk
### ad_connect  sys_cpu_clk sys_ilmb/LMB_Clk
connect_bd_net -net /sys_cpu_clk /sys_ilmb/LMB_Clk
### ad_connect  sys_cpu_clk sys_dlmb_cntlr/LMB_Clk
connect_bd_net -net /sys_cpu_clk /sys_dlmb_cntlr/LMB_Clk
### ad_connect  sys_cpu_clk sys_ilmb_cntlr/LMB_Clk
connect_bd_net -net /sys_cpu_clk /sys_ilmb_cntlr/LMB_Clk
### ad_connect  sys_rstgen/mb_reset sys_mb/Reset
connect_bd_net /sys_rstgen/mb_reset /sys_mb/Reset
### ad_connect  sys_rstgen/bus_struct_reset sys_dlmb/SYS_Rst
connect_bd_net /sys_rstgen/bus_struct_reset /sys_dlmb/SYS_Rst
### ad_connect  sys_rstgen/bus_struct_reset sys_ilmb/SYS_Rst
connect_bd_net /sys_rstgen/bus_struct_reset /sys_ilmb/SYS_Rst
### ad_connect  sys_rstgen/bus_struct_reset sys_dlmb_cntlr/LMB_Rst
connect_bd_net /sys_rstgen/bus_struct_reset /sys_dlmb_cntlr/LMB_Rst
### ad_connect  sys_rstgen/bus_struct_reset sys_ilmb_cntlr/LMB_Rst
connect_bd_net /sys_rstgen/bus_struct_reset /sys_ilmb_cntlr/LMB_Rst
### ad_connect  sys_mb/DLMB sys_dlmb/LMB_M
connect_bd_intf_net /sys_mb/DLMB /sys_dlmb/LMB_M
### ad_connect  sys_mb/ILMB sys_ilmb/LMB_M
connect_bd_intf_net /sys_mb/ILMB /sys_ilmb/LMB_M
### ad_connect  sys_dlmb/LMB_Sl_0 sys_dlmb_cntlr/SLMB
connect_bd_intf_net /sys_dlmb/LMB_Sl_0 /sys_dlmb_cntlr/SLMB
### ad_connect  sys_ilmb/LMB_Sl_0 sys_ilmb_cntlr/SLMB
connect_bd_intf_net /sys_ilmb/LMB_Sl_0 /sys_ilmb_cntlr/SLMB
### ad_connect  sys_dlmb_cntlr/BRAM_PORT sys_lmb_bram/BRAM_PORTA
connect_bd_intf_net /sys_dlmb_cntlr/BRAM_PORT /sys_lmb_bram/BRAM_PORTA
### ad_connect  sys_ilmb_cntlr/BRAM_PORT sys_lmb_bram/BRAM_PORTB
connect_bd_intf_net /sys_ilmb_cntlr/BRAM_PORT /sys_lmb_bram/BRAM_PORTB
### ad_connect  sys_mb_debug/Debug_SYS_Rst sys_rstgen/mb_debug_sys_rst
connect_bd_net /sys_mb_debug/Debug_SYS_Rst /sys_rstgen/mb_debug_sys_rst
### ad_connect  sys_mb_debug/MBDEBUG_0 sys_mb/DEBUG
connect_bd_intf_net /sys_mb_debug/MBDEBUG_0 /sys_mb/DEBUG
### ad_connect  axi_intc/interrupt sys_mb/INTERRUPT
connect_bd_intf_net /axi_intc/interrupt /sys_mb/INTERRUPT
### ad_connect  axi_intc/intr sys_concat_intc/dout
connect_bd_net /axi_intc/intr /sys_concat_intc/dout
### ad_connect  sgmii axi_ethernet/sgmii
connect_bd_intf_net /sgmii /axi_ethernet/sgmii
### ad_connect  phy_clk axi_ethernet/lvds_clk
connect_bd_intf_net /phy_clk /axi_ethernet/lvds_clk
### ad_connect  mdio axi_ethernet/mdio
connect_bd_intf_net /mdio /axi_ethernet/mdio
### ad_connect  phy_sd axi_ethernet/signal_detect
connect_bd_net /phy_sd /axi_ethernet/signal_detect
### ad_connect  axi_ethernet/phy_rst_n phy_rst_n
connect_bd_net /axi_ethernet/phy_rst_n /phy_rst_n
### ad_connect  sys_cpu_clk axi_ethernet/axis_clk
connect_bd_net -net /sys_cpu_clk /axi_ethernet/axis_clk
### ad_connect  axi_ethernet/s_axis_txd axi_ethernet_dma/M_AXIS_MM2S
connect_bd_intf_net /axi_ethernet/s_axis_txd /axi_ethernet_dma/M_AXIS_MM2S
### ad_connect  axi_ethernet/s_axis_txc axi_ethernet_dma/M_AXIS_CNTRL
connect_bd_intf_net /axi_ethernet/s_axis_txc /axi_ethernet_dma/M_AXIS_CNTRL
### ad_connect  axi_ethernet/m_axis_rxd axi_ethernet_dma/S_AXIS_S2MM
connect_bd_intf_net /axi_ethernet/m_axis_rxd /axi_ethernet_dma/S_AXIS_S2MM
### ad_connect  axi_ethernet/m_axis_rxs axi_ethernet_dma/S_AXIS_STS
connect_bd_intf_net /axi_ethernet/m_axis_rxs /axi_ethernet_dma/S_AXIS_STS
### ad_connect  axi_ethernet/axi_txd_arstn axi_ethernet_dma/mm2s_prmry_reset_out_n
connect_bd_net /axi_ethernet/axi_txd_arstn /axi_ethernet_dma/mm2s_prmry_reset_out_n
### ad_connect  axi_ethernet/axi_txc_arstn axi_ethernet_dma/mm2s_cntrl_reset_out_n
connect_bd_net /axi_ethernet/axi_txc_arstn /axi_ethernet_dma/mm2s_cntrl_reset_out_n
### ad_connect  axi_ethernet/axi_rxd_arstn axi_ethernet_dma/s2mm_prmry_reset_out_n
connect_bd_net /axi_ethernet/axi_rxd_arstn /axi_ethernet_dma/s2mm_prmry_reset_out_n
### ad_connect  axi_ethernet/axi_rxs_arstn axi_ethernet_dma/s2mm_sts_reset_out_n
connect_bd_net /axi_ethernet/axi_rxs_arstn /axi_ethernet_dma/s2mm_sts_reset_out_n
### ad_connect  iic_main axi_iic_main/iic
connect_bd_intf_net /iic_main /axi_iic_main/IIC
### ad_connect  uart_sin axi_uart/rx
connect_bd_net /uart_sin /axi_uart/rx
### ad_connect  uart_sout axi_uart/tx
connect_bd_net /uart_sout /axi_uart/tx
### ad_connect  spi_csn_i axi_spi/ss_i
connect_bd_net /spi_csn_i /axi_spi/ss_i
### ad_connect  spi_csn_o axi_spi/ss_o
connect_bd_net /spi_csn_o /axi_spi/ss_o
### ad_connect  spi_clk_i axi_spi/sck_i
connect_bd_net /spi_clk_i /axi_spi/sck_i
### ad_connect  spi_clk_o axi_spi/sck_o
connect_bd_net /spi_clk_o /axi_spi/sck_o
### ad_connect  spi_sdo_i axi_spi/io0_i
connect_bd_net /spi_sdo_i /axi_spi/io0_i
### ad_connect  spi_sdo_o axi_spi/io0_o
connect_bd_net /spi_sdo_o /axi_spi/io0_o
### ad_connect  spi_sdi_i axi_spi/io1_i
connect_bd_net /spi_sdi_i /axi_spi/io1_i
### ad_connect  gpio0_i axi_gpio/gpio_io_i
connect_bd_net /gpio0_i /axi_gpio/gpio_io_i
### ad_connect  gpio0_o axi_gpio/gpio_io_o
connect_bd_net /gpio0_o /axi_gpio/gpio_io_o
### ad_connect  gpio0_t axi_gpio/gpio_io_t
connect_bd_net /gpio0_t /axi_gpio/gpio_io_t
### ad_connect  gpio1_i axi_gpio/gpio2_io_i
connect_bd_net /gpio1_i /axi_gpio/gpio2_io_i
### ad_connect  gpio1_o axi_gpio/gpio2_io_o
connect_bd_net /gpio1_o /axi_gpio/gpio2_io_o
### ad_connect  gpio1_t axi_gpio/gpio2_io_t
connect_bd_net /gpio1_t /axi_gpio/gpio2_io_t
### ad_connect  sys_cpu_clk axi_spi/ext_spi_clk
connect_bd_net -net /sys_cpu_clk /axi_spi/ext_spi_clk
### ad_ip_instance axi_sysid axi_sysid_0
### ad_ip_instance sysid_rom rom_sys_0
### ad_connect  axi_sysid_0/rom_addr   	rom_sys_0/rom_addr
connect_bd_net /axi_sysid_0/rom_addr /rom_sys_0/rom_addr
### ad_connect  axi_sysid_0/sys_rom_data   	rom_sys_0/rom_data
connect_bd_net /axi_sysid_0/sys_rom_data /rom_sys_0/rom_data
### ad_connect  sys_cpu_clk                 rom_sys_0/clk
connect_bd_net -net /sys_cpu_clk /rom_sys_0/clk
### ad_connect  sys_concat_intc/In0 axi_timer/interrupt
connect_bd_net /sys_concat_intc/In0 /axi_timer/interrupt
### ad_connect  sys_concat_intc/In1 axi_ethernet/interrupt
connect_bd_net /sys_concat_intc/In1 /axi_ethernet/interrupt
### ad_connect  sys_concat_intc/In2 axi_ethernet_dma/mm2s_introut
connect_bd_net /sys_concat_intc/In2 /axi_ethernet_dma/mm2s_introut
### ad_connect  sys_concat_intc/In3 axi_ethernet_dma/s2mm_introut
connect_bd_net /sys_concat_intc/In3 /axi_ethernet_dma/s2mm_introut
### ad_connect  sys_concat_intc/In4 axi_uart/interrupt
connect_bd_net /sys_concat_intc/In4 /axi_uart/interrupt
### ad_connect  sys_concat_intc/In5 GND
connect_bd_net /GND_1/dout /sys_concat_intc/In5
### ad_connect  sys_concat_intc/In6 GND
connect_bd_net /GND_1/dout /sys_concat_intc/In6
### ad_connect  sys_concat_intc/In7 GND
connect_bd_net /GND_1/dout /sys_concat_intc/In7
### ad_connect  sys_concat_intc/In8 GND
connect_bd_net /GND_1/dout /sys_concat_intc/In8
### ad_connect  sys_concat_intc/In9 axi_iic_main/iic2intc_irpt
connect_bd_net /sys_concat_intc/In9 /axi_iic_main/iic2intc_irpt
### ad_connect  sys_concat_intc/In10 axi_spi/ip2intc_irpt
connect_bd_net /sys_concat_intc/In10 /axi_spi/ip2intc_irpt
### ad_connect  sys_concat_intc/In11 axi_gpio/ip2intc_irpt
connect_bd_net /sys_concat_intc/In11 /axi_gpio/ip2intc_irpt
### ad_connect  sys_concat_intc/In12 GND
connect_bd_net /GND_1/dout /sys_concat_intc/In12
### ad_connect  sys_concat_intc/In13 GND
connect_bd_net /GND_1/dout /sys_concat_intc/In13
### ad_connect  sys_concat_intc/In14 GND
connect_bd_net /GND_1/dout /sys_concat_intc/In14
### ad_connect  sys_concat_intc/In15 GND
connect_bd_net /GND_1/dout /sys_concat_intc/In15
### ad_cpu_interconnect 0x41400000 sys_mb_debug
connect_bd_net -net /sys_cpu_clk /axi_cpu_interconnect/aclk
connect_bd_net -net /sys_cpu_resetn /axi_cpu_interconnect/aresetn
connect_bd_intf_net /axi_cpu_interconnect/S00_AXI /sys_mb/M_AXI_DP
connect_bd_net -net /sys_cpu_clk /sys_mb_debug/S_AXI_ACLK
connect_bd_net -net /sys_cpu_resetn /sys_mb_debug/S_AXI_ARESETN
connect_bd_intf_net /axi_cpu_interconnect/M00_AXI /sys_mb_debug/S_AXI
### ad_cpu_interconnect 0x40E00000 axi_ethernet
connect_bd_net -net /sys_cpu_clk /axi_ethernet/s_axi_lite_clk
connect_bd_net -net /sys_cpu_resetn /axi_ethernet/s_axi_lite_resetn
connect_bd_intf_net /axi_cpu_interconnect/M01_AXI /axi_ethernet/s_axi
### ad_cpu_interconnect 0x41E10000 axi_ethernet_dma
connect_bd_net -net /sys_cpu_clk /axi_ethernet_dma/s_axi_lite_aclk
connect_bd_net -net /sys_cpu_resetn /axi_ethernet_dma/axi_resetn
connect_bd_intf_net /axi_cpu_interconnect/M02_AXI /axi_ethernet_dma/S_AXI_LITE
### ad_cpu_interconnect 0x40600000 axi_uart
connect_bd_net -net /sys_cpu_clk /axi_uart/s_axi_aclk
connect_bd_net -net /sys_cpu_resetn /axi_uart/s_axi_aresetn
connect_bd_intf_net /axi_cpu_interconnect/M03_AXI /axi_uart/S_AXI
### ad_cpu_interconnect 0x41C00000 axi_timer
connect_bd_net -net /sys_cpu_clk /axi_timer/s_axi_aclk
connect_bd_net -net /sys_cpu_resetn /axi_timer/s_axi_aresetn
connect_bd_intf_net /axi_cpu_interconnect/M04_AXI /axi_timer/S_AXI
### ad_cpu_interconnect 0x41200000 axi_intc
connect_bd_net -net /sys_cpu_clk /axi_intc/s_axi_aclk
connect_bd_net -net /sys_cpu_resetn /axi_intc/s_axi_aresetn
connect_bd_intf_net /axi_cpu_interconnect/M05_AXI /axi_intc/s_axi
### ad_cpu_interconnect 0x41600000 axi_iic_main
connect_bd_net -net /sys_cpu_clk /axi_iic_main/s_axi_aclk
connect_bd_net -net /sys_cpu_resetn /axi_iic_main/s_axi_aresetn
connect_bd_intf_net /axi_cpu_interconnect/M06_AXI /axi_iic_main/S_AXI
### ad_cpu_interconnect 0x45000000 axi_sysid_0
connect_bd_net -net /sys_cpu_clk /axi_sysid_0/s_axi_aclk
connect_bd_net -net /sys_cpu_resetn /axi_sysid_0/s_axi_aresetn
connect_bd_intf_net /axi_cpu_interconnect/M07_AXI /axi_sysid_0/s_axi
### ad_cpu_interconnect 0x40000000 axi_gpio
connect_bd_net -net /sys_cpu_clk /axi_gpio/s_axi_aclk
connect_bd_net -net /sys_cpu_resetn /axi_gpio/s_axi_aresetn
connect_bd_intf_net /axi_cpu_interconnect/M08_AXI /axi_gpio/S_AXI
### ad_cpu_interconnect 0x44A70000 axi_spi
connect_bd_net -net /sys_cpu_clk /axi_spi/s_axi_aclk
connect_bd_net -net /sys_cpu_resetn /axi_spi/s_axi_aresetn
connect_bd_intf_net /axi_cpu_interconnect/M09_AXI /axi_spi/AXI_LITE
### ad_mem_hp0_interconnect sys_mem_clk axi_ddr_cntrl/C0_DDR4_S_AXI
connect_bd_net -net /sys_mem_resetn /axi_mem_interconnect/aresetn
connect_bd_net -net /sys_mem_clk /axi_mem_interconnect/aclk
connect_bd_intf_net /axi_mem_interconnect/M00_AXI /axi_ddr_cntrl/C0_DDR4_S_AXI
### ad_mem_hp0_interconnect sys_cpu_clk sys_mb/M_AXI_DC
connect_bd_net -net /sys_cpu_clk /axi_mem_interconnect/aclk1
connect_bd_intf_net /axi_mem_interconnect/S00_AXI /sys_mb/M_AXI_DC
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of /sys_mb/Data -regexp -filter {NAME=~ ".*ddr.*" && RANGE=~".*0{6}$"}'
Slave segment '/axi_ddr_cntrl/C0_DDR4_MEMORY_MAP/C0_DDR4_ADDRESS_BLOCK' is being assigned into address space '/sys_mb/Data' at <0x8000_0000 [ 2G ]>.
### ad_mem_hp0_interconnect sys_cpu_clk sys_mb/M_AXI_IC
connect_bd_intf_net /axi_mem_interconnect/S01_AXI /sys_mb/M_AXI_IC
Slave segment '/axi_ddr_cntrl/C0_DDR4_MEMORY_MAP/C0_DDR4_ADDRESS_BLOCK' is being assigned into address space '/sys_mb/Instruction' at <0x8000_0000 [ 2G ]>.
### ad_mem_hp0_interconnect sys_cpu_clk axi_ethernet_dma/M_AXI_SG
connect_bd_intf_net /axi_mem_interconnect/S02_AXI /axi_ethernet_dma/M_AXI_SG
connect_bd_net -net /sys_cpu_clk /axi_ethernet_dma/m_axi_sg_aclk
Slave segment '/axi_ddr_cntrl/C0_DDR4_MEMORY_MAP/C0_DDR4_ADDRESS_BLOCK' is being assigned into address space '/axi_ethernet_dma/Data_SG' at <0x8000_0000 [ 2G ]>.
### ad_mem_hp0_interconnect sys_cpu_clk axi_ethernet_dma/M_AXI_MM2S
connect_bd_intf_net /axi_mem_interconnect/S03_AXI /axi_ethernet_dma/M_AXI_MM2S
connect_bd_net -net /sys_cpu_clk /axi_ethernet_dma/m_axi_mm2s_aclk
Slave segment '/axi_ddr_cntrl/C0_DDR4_MEMORY_MAP/C0_DDR4_ADDRESS_BLOCK' is being assigned into address space '/axi_ethernet_dma/Data_MM2S' at <0x8000_0000 [ 2G ]>.
### ad_mem_hp0_interconnect sys_cpu_clk axi_ethernet_dma/M_AXI_S2MM
connect_bd_intf_net /axi_mem_interconnect/S04_AXI /axi_ethernet_dma/M_AXI_S2MM
connect_bd_net -net /sys_cpu_clk /axi_ethernet_dma/m_axi_s2mm_aclk
Slave segment '/axi_ddr_cntrl/C0_DDR4_MEMORY_MAP/C0_DDR4_ADDRESS_BLOCK' is being assigned into address space '/axi_ethernet_dma/Data_S2MM' at <0x8000_0000 [ 2G ]>.
### create_bd_addr_seg -range 0x20000 -offset 0x0 [get_bd_addr_spaces sys_mb/Data] \
###   [get_bd_addr_segs sys_dlmb_cntlr/SLMB/Mem] SEG_dlmb_cntlr
### create_bd_addr_seg -range 0x20000 -offset 0x0 [get_bd_addr_spaces sys_mb/Instruction] \
###   [get_bd_addr_segs sys_ilmb_cntlr/SLMB/Mem] SEG_ilmb_cntlr
## source $ad_hdl_dir/projects/common/kcu105/kcu105_system_mig.tcl
### ad_ip_parameter axi_ddr_cntrl CONFIG.C0.ControllerType DDR4_SDRAM
WARNING: [BD 41-721] Attempt to set value 'DDR4_SDRAM' on disabled parameter 'C0.ControllerType' of cell '/axi_ddr_cntrl' is ignored
### ad_ip_parameter axi_ddr_cntrl CONFIG.C0.DDR4_TimePeriod 833
WARNING: [BD 41-721] Attempt to set value '833' on disabled parameter 'C0.DDR4_TimePeriod' of cell '/axi_ddr_cntrl' is ignored
### ad_ip_parameter axi_ddr_cntrl CONFIG.C0.DDR4_InputClockPeriod 3332
WARNING: [BD 41-721] Attempt to set value '3332' on disabled parameter 'C0.DDR4_InputClockPeriod' of cell '/axi_ddr_cntrl' is ignored
### ad_ip_parameter axi_ddr_cntrl CONFIG.C0.DDR4_MemoryPart EDY4016AABG-DR-F
WARNING: [BD 41-721] Attempt to set value 'EDY4016AABG-DR-F' on disabled parameter 'C0.DDR4_MemoryPart' of cell '/axi_ddr_cntrl' is ignored
### ad_ip_parameter axi_ddr_cntrl CONFIG.C0.DDR4_DataWidth 64
WARNING: [BD 41-721] Attempt to set value '64' on disabled parameter 'C0.DDR4_DataWidth' of cell '/axi_ddr_cntrl' is ignored
### ad_ip_parameter axi_ddr_cntrl CONFIG.C0.DDR4_Mem_Add_Map ROW_COLUMN_BANK
### ad_ip_parameter axi_ddr_cntrl CONFIG.C0.DDR4_CasWriteLatency 12
WARNING: [BD 41-721] Attempt to set value '12' on disabled parameter 'C0.DDR4_CasWriteLatency' of cell '/axi_ddr_cntrl' is ignored
### ad_ip_parameter axi_ddr_cntrl CONFIG.Debug_Signal Enable
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_object /ilmb_cntlr/SLMB/Mem'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_object /second_ilmb_cntlr/SLMB/Mem'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_object /dlmb_cntlr/SLMB/Mem'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_object /second_dlmb_cntlr/SLMB/Mem'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_object /iomodule_0/SLMB/Reg'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_object /iomodule_0/SLMB/IO'
### ad_ip_parameter axi_ddr_cntrl CONFIG.C0.DDR4_AxiDataWidth 512
WARNING: [BD 41-721] Attempt to set value '512' on disabled parameter 'C0.DDR4_AxiDataWidth' of cell '/axi_ddr_cntrl' is ignored
### ad_ip_parameter axi_ddr_cntrl CONFIG.ADDN_UI_CLKOUT1_FREQ_HZ 100
### ad_ip_parameter axi_ddr_cntrl CONFIG.ADDN_UI_CLKOUT2_FREQ_HZ 200
## source ../common/fmcomms2_bd.tcl
### create_bd_port -dir I rx_clk_in_p
### create_bd_port -dir I rx_clk_in_n
### create_bd_port -dir I rx_frame_in_p
### create_bd_port -dir I rx_frame_in_n
### create_bd_port -dir I -from 5 -to 0 rx_data_in_p
### create_bd_port -dir I -from 5 -to 0 rx_data_in_n
### create_bd_port -dir O tx_clk_out_p
### create_bd_port -dir O tx_clk_out_n
### create_bd_port -dir O tx_frame_out_p
### create_bd_port -dir O tx_frame_out_n
### create_bd_port -dir O -from 5 -to 0 tx_data_out_p
### create_bd_port -dir O -from 5 -to 0 tx_data_out_n
### create_bd_port -dir O enable
### create_bd_port -dir O txnrx
### create_bd_port -dir I up_enable
### create_bd_port -dir I up_txnrx
### create_bd_port -dir O tdd_sync_o
### create_bd_port -dir I tdd_sync_i
### create_bd_port -dir O tdd_sync_t
### ad_ip_instance axi_ad9361 axi_ad9361
### ad_ip_parameter axi_ad9361 CONFIG.ID 0
### ad_ip_parameter axi_ad9361 CONFIG.DAC_DDS_TYPE 1
### ad_ip_parameter axi_ad9361 CONFIG.DAC_DDS_CORDIC_DW 14
### ad_connect $sys_iodelay_clk axi_ad9361/delay_clk
connect_bd_net -net /sys_200m_clk /axi_ad9361/delay_clk
### ad_connect axi_ad9361/l_clk axi_ad9361/clk
connect_bd_net /axi_ad9361/l_clk /axi_ad9361/clk
### ad_connect rx_clk_in_p axi_ad9361/rx_clk_in_p
connect_bd_net /rx_clk_in_p /axi_ad9361/rx_clk_in_p
### ad_connect rx_clk_in_n axi_ad9361/rx_clk_in_n
connect_bd_net /rx_clk_in_n /axi_ad9361/rx_clk_in_n
### ad_connect rx_frame_in_p axi_ad9361/rx_frame_in_p
connect_bd_net /rx_frame_in_p /axi_ad9361/rx_frame_in_p
### ad_connect rx_frame_in_n axi_ad9361/rx_frame_in_n
connect_bd_net /rx_frame_in_n /axi_ad9361/rx_frame_in_n
### ad_connect rx_data_in_p axi_ad9361/rx_data_in_p
connect_bd_net /rx_data_in_p /axi_ad9361/rx_data_in_p
### ad_connect rx_data_in_n axi_ad9361/rx_data_in_n
connect_bd_net /rx_data_in_n /axi_ad9361/rx_data_in_n
### ad_connect tx_clk_out_p axi_ad9361/tx_clk_out_p
connect_bd_net /tx_clk_out_p /axi_ad9361/tx_clk_out_p
### ad_connect tx_clk_out_n axi_ad9361/tx_clk_out_n
connect_bd_net /tx_clk_out_n /axi_ad9361/tx_clk_out_n
### ad_connect tx_frame_out_p axi_ad9361/tx_frame_out_p
connect_bd_net /tx_frame_out_p /axi_ad9361/tx_frame_out_p
### ad_connect tx_frame_out_n axi_ad9361/tx_frame_out_n
connect_bd_net /tx_frame_out_n /axi_ad9361/tx_frame_out_n
### ad_connect tx_data_out_p axi_ad9361/tx_data_out_p
connect_bd_net /tx_data_out_p /axi_ad9361/tx_data_out_p
### ad_connect tx_data_out_n axi_ad9361/tx_data_out_n
connect_bd_net /tx_data_out_n /axi_ad9361/tx_data_out_n
### ad_connect enable axi_ad9361/enable
connect_bd_net /enable /axi_ad9361/enable
### ad_connect txnrx axi_ad9361/txnrx
connect_bd_net /txnrx /axi_ad9361/txnrx
### ad_connect up_enable axi_ad9361/up_enable
connect_bd_net /up_enable /axi_ad9361/up_enable
### ad_connect up_txnrx axi_ad9361/up_txnrx
connect_bd_net /up_txnrx /axi_ad9361/up_txnrx
### ad_ip_instance util_tdd_sync util_ad9361_tdd_sync
### ad_ip_parameter util_ad9361_tdd_sync CONFIG.TDD_SYNC_PERIOD 10000000
### ad_connect $sys_cpu_clk util_ad9361_tdd_sync/clk
connect_bd_net -net /sys_cpu_clk /util_ad9361_tdd_sync/clk
### ad_connect $sys_cpu_resetn util_ad9361_tdd_sync/rstn
connect_bd_net -net /sys_cpu_resetn /util_ad9361_tdd_sync/rstn
### ad_connect util_ad9361_tdd_sync/sync_out axi_ad9361/tdd_sync
connect_bd_net /util_ad9361_tdd_sync/sync_out /axi_ad9361/tdd_sync
### ad_connect util_ad9361_tdd_sync/sync_mode axi_ad9361/tdd_sync_cntr
connect_bd_net /util_ad9361_tdd_sync/sync_mode /axi_ad9361/tdd_sync_cntr
### ad_connect tdd_sync_t axi_ad9361/tdd_sync_cntr
connect_bd_net /tdd_sync_t /axi_ad9361/tdd_sync_cntr
### ad_connect tdd_sync_o util_ad9361_tdd_sync/sync_out
connect_bd_net /tdd_sync_o /util_ad9361_tdd_sync/sync_out
### ad_connect tdd_sync_i util_ad9361_tdd_sync/sync_in
connect_bd_net /tdd_sync_i /util_ad9361_tdd_sync/sync_in
### ad_ip_instance xlconcat util_ad9361_divclk_sel_concat
WARNING: [BD 41-1753] The name 'util_ad9361_divclk_sel_concat' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
### ad_ip_parameter util_ad9361_divclk_sel_concat CONFIG.NUM_PORTS 2
### ad_connect axi_ad9361/adc_r1_mode util_ad9361_divclk_sel_concat/In0
connect_bd_net /axi_ad9361/adc_r1_mode /util_ad9361_divclk_sel_concat/In0
### ad_connect axi_ad9361/dac_r1_mode util_ad9361_divclk_sel_concat/In1
connect_bd_net /axi_ad9361/dac_r1_mode /util_ad9361_divclk_sel_concat/In1
### ad_ip_instance util_reduced_logic util_ad9361_divclk_sel
### ad_ip_parameter util_ad9361_divclk_sel CONFIG.C_SIZE 2
### ad_connect util_ad9361_divclk_sel_concat/dout util_ad9361_divclk_sel/Op1
connect_bd_net /util_ad9361_divclk_sel_concat/dout /util_ad9361_divclk_sel/Op1
### ad_ip_instance util_clkdiv util_ad9361_divclk
### ad_connect util_ad9361_divclk_sel/Res util_ad9361_divclk/clk_sel
connect_bd_net /util_ad9361_divclk_sel/Res /util_ad9361_divclk/clk_sel
### ad_connect axi_ad9361/l_clk util_ad9361_divclk/clk
connect_bd_net /axi_ad9361/l_clk /util_ad9361_divclk/clk
### ad_ip_instance proc_sys_reset util_ad9361_divclk_reset
### ad_connect sys_rstgen/peripheral_aresetn util_ad9361_divclk_reset/ext_reset_in
connect_bd_net /sys_rstgen/peripheral_aresetn /util_ad9361_divclk_reset/ext_reset_in
### ad_connect util_ad9361_divclk/clk_out util_ad9361_divclk_reset/slowest_sync_clk
connect_bd_net /util_ad9361_divclk/clk_out /util_ad9361_divclk_reset/slowest_sync_clk
### ad_ip_instance util_wfifo util_ad9361_adc_fifo
### ad_ip_parameter util_ad9361_adc_fifo CONFIG.NUM_OF_CHANNELS 4
### ad_ip_parameter util_ad9361_adc_fifo CONFIG.DIN_ADDRESS_WIDTH 4
### ad_ip_parameter util_ad9361_adc_fifo CONFIG.DIN_DATA_WIDTH 16
### ad_ip_parameter util_ad9361_adc_fifo CONFIG.DOUT_DATA_WIDTH 16
### ad_connect axi_ad9361/l_clk util_ad9361_adc_fifo/din_clk
connect_bd_net /axi_ad9361/l_clk /util_ad9361_adc_fifo/din_clk
### ad_connect axi_ad9361/rst util_ad9361_adc_fifo/din_rst
connect_bd_net /axi_ad9361/rst /util_ad9361_adc_fifo/din_rst
### ad_connect util_ad9361_divclk/clk_out util_ad9361_adc_fifo/dout_clk
connect_bd_net /util_ad9361_divclk/clk_out /util_ad9361_adc_fifo/dout_clk
### ad_connect util_ad9361_divclk_reset/peripheral_aresetn util_ad9361_adc_fifo/dout_rstn
connect_bd_net /util_ad9361_divclk_reset/peripheral_aresetn /util_ad9361_adc_fifo/dout_rstn
### ad_connect axi_ad9361/adc_enable_i0 util_ad9361_adc_fifo/din_enable_0
connect_bd_net /axi_ad9361/adc_enable_i0 /util_ad9361_adc_fifo/din_enable_0
### ad_connect axi_ad9361/adc_valid_i0 util_ad9361_adc_fifo/din_valid_0
connect_bd_net /axi_ad9361/adc_valid_i0 /util_ad9361_adc_fifo/din_valid_0
### ad_connect axi_ad9361/adc_data_i0 util_ad9361_adc_fifo/din_data_0
connect_bd_net /axi_ad9361/adc_data_i0 /util_ad9361_adc_fifo/din_data_0
### ad_connect axi_ad9361/adc_enable_q0 util_ad9361_adc_fifo/din_enable_1
connect_bd_net /axi_ad9361/adc_enable_q0 /util_ad9361_adc_fifo/din_enable_1
### ad_connect axi_ad9361/adc_valid_q0 util_ad9361_adc_fifo/din_valid_1
connect_bd_net /axi_ad9361/adc_valid_q0 /util_ad9361_adc_fifo/din_valid_1
### ad_connect axi_ad9361/adc_data_q0 util_ad9361_adc_fifo/din_data_1
connect_bd_net /axi_ad9361/adc_data_q0 /util_ad9361_adc_fifo/din_data_1
### ad_connect axi_ad9361/adc_enable_i1 util_ad9361_adc_fifo/din_enable_2
connect_bd_net /axi_ad9361/adc_enable_i1 /util_ad9361_adc_fifo/din_enable_2
### ad_connect axi_ad9361/adc_valid_i1 util_ad9361_adc_fifo/din_valid_2
connect_bd_net /axi_ad9361/adc_valid_i1 /util_ad9361_adc_fifo/din_valid_2
### ad_connect axi_ad9361/adc_data_i1 util_ad9361_adc_fifo/din_data_2
connect_bd_net /axi_ad9361/adc_data_i1 /util_ad9361_adc_fifo/din_data_2
### ad_connect axi_ad9361/adc_enable_q1 util_ad9361_adc_fifo/din_enable_3
connect_bd_net /axi_ad9361/adc_enable_q1 /util_ad9361_adc_fifo/din_enable_3
### ad_connect axi_ad9361/adc_valid_q1 util_ad9361_adc_fifo/din_valid_3
connect_bd_net /axi_ad9361/adc_valid_q1 /util_ad9361_adc_fifo/din_valid_3
### ad_connect axi_ad9361/adc_data_q1 util_ad9361_adc_fifo/din_data_3
connect_bd_net /axi_ad9361/adc_data_q1 /util_ad9361_adc_fifo/din_data_3
### ad_connect util_ad9361_adc_fifo/din_ovf axi_ad9361/adc_dovf
connect_bd_net /util_ad9361_adc_fifo/din_ovf /axi_ad9361/adc_dovf
### ad_ip_instance util_cpack2 util_ad9361_adc_pack { \
###   NUM_OF_CHANNELS 4 \
###   SAMPLE_DATA_WIDTH 16 \
### }
### ad_connect util_ad9361_divclk/clk_out util_ad9361_adc_pack/clk
connect_bd_net /util_ad9361_divclk/clk_out /util_ad9361_adc_pack/clk
### ad_connect util_ad9361_divclk_reset/peripheral_reset util_ad9361_adc_pack/reset
connect_bd_net /util_ad9361_divclk_reset/peripheral_reset /util_ad9361_adc_pack/reset
### ad_connect util_ad9361_adc_fifo/dout_valid_0 util_ad9361_adc_pack/fifo_wr_en
connect_bd_net /util_ad9361_adc_fifo/dout_valid_0 /util_ad9361_adc_pack/fifo_wr_en
### ad_connect util_ad9361_adc_pack/fifo_wr_overflow util_ad9361_adc_fifo/dout_ovf
connect_bd_net /util_ad9361_adc_pack/fifo_wr_overflow /util_ad9361_adc_fifo/dout_ovf
### for {set i 0} {$i < 4} {incr i} {
###   ad_connect util_ad9361_adc_fifo/dout_enable_$i util_ad9361_adc_pack/enable_$i
###   ad_connect util_ad9361_adc_fifo/dout_data_$i util_ad9361_adc_pack/fifo_wr_data_$i
### }
connect_bd_net /util_ad9361_adc_fifo/dout_enable_0 /util_ad9361_adc_pack/enable_0
connect_bd_net /util_ad9361_adc_fifo/dout_data_0 /util_ad9361_adc_pack/fifo_wr_data_0
connect_bd_net /util_ad9361_adc_fifo/dout_enable_1 /util_ad9361_adc_pack/enable_1
connect_bd_net /util_ad9361_adc_fifo/dout_data_1 /util_ad9361_adc_pack/fifo_wr_data_1
connect_bd_net /util_ad9361_adc_fifo/dout_enable_2 /util_ad9361_adc_pack/enable_2
connect_bd_net /util_ad9361_adc_fifo/dout_data_2 /util_ad9361_adc_pack/fifo_wr_data_2
connect_bd_net /util_ad9361_adc_fifo/dout_enable_3 /util_ad9361_adc_pack/enable_3
connect_bd_net /util_ad9361_adc_fifo/dout_data_3 /util_ad9361_adc_pack/fifo_wr_data_3
### ad_ip_instance axi_dmac axi_ad9361_adc_dma
### ad_ip_parameter axi_ad9361_adc_dma CONFIG.DMA_TYPE_SRC 2
### ad_ip_parameter axi_ad9361_adc_dma CONFIG.DMA_TYPE_DEST 0
### ad_ip_parameter axi_ad9361_adc_dma CONFIG.CYCLIC 0
### ad_ip_parameter axi_ad9361_adc_dma CONFIG.SYNC_TRANSFER_START 1
### ad_ip_parameter axi_ad9361_adc_dma CONFIG.AXI_SLICE_SRC 0
### ad_ip_parameter axi_ad9361_adc_dma CONFIG.AXI_SLICE_DEST 0
### ad_ip_parameter axi_ad9361_adc_dma CONFIG.DMA_2D_TRANSFER 0
### ad_ip_parameter axi_ad9361_adc_dma CONFIG.DMA_DATA_WIDTH_SRC 64
### ad_connect util_ad9361_divclk/clk_out axi_ad9361_adc_dma/fifo_wr_clk
connect_bd_net /util_ad9361_divclk/clk_out /axi_ad9361_adc_dma/fifo_wr_clk
### ad_connect util_ad9361_adc_pack/packed_fifo_wr axi_ad9361_adc_dma/fifo_wr
connect_bd_intf_net /util_ad9361_adc_pack/packed_fifo_wr /axi_ad9361_adc_dma/fifo_wr
### ad_connect $sys_cpu_resetn axi_ad9361_adc_dma/m_dest_axi_aresetn
connect_bd_net -net /sys_cpu_resetn /axi_ad9361_adc_dma/m_dest_axi_aresetn
### ad_ip_instance util_rfifo axi_ad9361_dac_fifo
### ad_ip_parameter axi_ad9361_dac_fifo CONFIG.DIN_DATA_WIDTH 16
### ad_ip_parameter axi_ad9361_dac_fifo CONFIG.DOUT_DATA_WIDTH 16
### ad_ip_parameter axi_ad9361_dac_fifo CONFIG.DIN_ADDRESS_WIDTH 4
### ad_connect axi_ad9361/l_clk axi_ad9361_dac_fifo/dout_clk
connect_bd_net /axi_ad9361/l_clk /axi_ad9361_dac_fifo/dout_clk
### ad_connect axi_ad9361/rst axi_ad9361_dac_fifo/dout_rst
connect_bd_net /axi_ad9361/rst /axi_ad9361_dac_fifo/dout_rst
### ad_connect util_ad9361_divclk/clk_out axi_ad9361_dac_fifo/din_clk
connect_bd_net /util_ad9361_divclk/clk_out /axi_ad9361_dac_fifo/din_clk
### ad_connect util_ad9361_divclk_reset/peripheral_aresetn axi_ad9361_dac_fifo/din_rstn
connect_bd_net /util_ad9361_divclk_reset/peripheral_aresetn /axi_ad9361_dac_fifo/din_rstn
### ad_connect axi_ad9361_dac_fifo/dout_enable_0 axi_ad9361/dac_enable_i0
connect_bd_net /axi_ad9361_dac_fifo/dout_enable_0 /axi_ad9361/dac_enable_i0
### ad_connect axi_ad9361_dac_fifo/dout_valid_0 axi_ad9361/dac_valid_i0
connect_bd_net /axi_ad9361_dac_fifo/dout_valid_0 /axi_ad9361/dac_valid_i0
### ad_connect axi_ad9361_dac_fifo/dout_data_0 axi_ad9361/dac_data_i0
connect_bd_net /axi_ad9361_dac_fifo/dout_data_0 /axi_ad9361/dac_data_i0
### ad_connect axi_ad9361_dac_fifo/dout_enable_1 axi_ad9361/dac_enable_q0
connect_bd_net /axi_ad9361_dac_fifo/dout_enable_1 /axi_ad9361/dac_enable_q0
### ad_connect axi_ad9361_dac_fifo/dout_valid_1 axi_ad9361/dac_valid_q0
connect_bd_net /axi_ad9361_dac_fifo/dout_valid_1 /axi_ad9361/dac_valid_q0
### ad_connect axi_ad9361_dac_fifo/dout_data_1 axi_ad9361/dac_data_q0
connect_bd_net /axi_ad9361_dac_fifo/dout_data_1 /axi_ad9361/dac_data_q0
### ad_connect axi_ad9361_dac_fifo/dout_enable_2 axi_ad9361/dac_enable_i1
connect_bd_net /axi_ad9361_dac_fifo/dout_enable_2 /axi_ad9361/dac_enable_i1
### ad_connect axi_ad9361_dac_fifo/dout_valid_2 axi_ad9361/dac_valid_i1
connect_bd_net /axi_ad9361_dac_fifo/dout_valid_2 /axi_ad9361/dac_valid_i1
### ad_connect axi_ad9361_dac_fifo/dout_data_2 axi_ad9361/dac_data_i1
connect_bd_net /axi_ad9361_dac_fifo/dout_data_2 /axi_ad9361/dac_data_i1
### ad_connect axi_ad9361_dac_fifo/dout_enable_3 axi_ad9361/dac_enable_q1
connect_bd_net /axi_ad9361_dac_fifo/dout_enable_3 /axi_ad9361/dac_enable_q1
### ad_connect axi_ad9361_dac_fifo/dout_valid_3 axi_ad9361/dac_valid_q1
connect_bd_net /axi_ad9361_dac_fifo/dout_valid_3 /axi_ad9361/dac_valid_q1
### ad_connect axi_ad9361_dac_fifo/dout_data_3 axi_ad9361/dac_data_q1
connect_bd_net /axi_ad9361_dac_fifo/dout_data_3 /axi_ad9361/dac_data_q1
### ad_connect axi_ad9361_dac_fifo/dout_unf axi_ad9361/dac_dunf
connect_bd_net /axi_ad9361_dac_fifo/dout_unf /axi_ad9361/dac_dunf
### ad_ip_instance util_upack2 util_ad9361_dac_upack { \
###   NUM_OF_CHANNELS 4 \
###   SAMPLE_DATA_WIDTH 16 \
### }
### ad_connect util_ad9361_divclk/clk_out util_ad9361_dac_upack/clk
connect_bd_net /util_ad9361_divclk/clk_out /util_ad9361_dac_upack/clk
### ad_connect util_ad9361_divclk_reset/peripheral_reset util_ad9361_dac_upack/reset
connect_bd_net /util_ad9361_divclk_reset/peripheral_reset /util_ad9361_dac_upack/reset
### ad_connect util_ad9361_dac_upack/fifo_rd_en axi_ad9361_dac_fifo/din_valid_0
connect_bd_net /util_ad9361_dac_upack/fifo_rd_en /axi_ad9361_dac_fifo/din_valid_0
### ad_connect util_ad9361_dac_upack/fifo_rd_underflow axi_ad9361_dac_fifo/din_unf
connect_bd_net /util_ad9361_dac_upack/fifo_rd_underflow /axi_ad9361_dac_fifo/din_unf
### for {set i 0} {$i < 4} {incr i} {
###   ad_connect util_ad9361_dac_upack/enable_$i axi_ad9361_dac_fifo/din_enable_$i
###   ad_connect util_ad9361_dac_upack/fifo_rd_valid axi_ad9361_dac_fifo/din_valid_in_$i
###   ad_connect util_ad9361_dac_upack/fifo_rd_data_$i axi_ad9361_dac_fifo/din_data_$i
### }
connect_bd_net /util_ad9361_dac_upack/enable_0 /axi_ad9361_dac_fifo/din_enable_0
connect_bd_net /util_ad9361_dac_upack/fifo_rd_valid /axi_ad9361_dac_fifo/din_valid_in_0
connect_bd_net /util_ad9361_dac_upack/fifo_rd_data_0 /axi_ad9361_dac_fifo/din_data_0
connect_bd_net /util_ad9361_dac_upack/enable_1 /axi_ad9361_dac_fifo/din_enable_1
connect_bd_net /util_ad9361_dac_upack/fifo_rd_valid /axi_ad9361_dac_fifo/din_valid_in_1
connect_bd_net /util_ad9361_dac_upack/fifo_rd_data_1 /axi_ad9361_dac_fifo/din_data_1
connect_bd_net /util_ad9361_dac_upack/enable_2 /axi_ad9361_dac_fifo/din_enable_2
connect_bd_net /util_ad9361_dac_upack/fifo_rd_valid /axi_ad9361_dac_fifo/din_valid_in_2
connect_bd_net /util_ad9361_dac_upack/fifo_rd_data_2 /axi_ad9361_dac_fifo/din_data_2
connect_bd_net /util_ad9361_dac_upack/enable_3 /axi_ad9361_dac_fifo/din_enable_3
connect_bd_net /util_ad9361_dac_upack/fifo_rd_valid /axi_ad9361_dac_fifo/din_valid_in_3
connect_bd_net /util_ad9361_dac_upack/fifo_rd_data_3 /axi_ad9361_dac_fifo/din_data_3
### ad_ip_instance axi_dmac axi_ad9361_dac_dma
### ad_ip_parameter axi_ad9361_dac_dma CONFIG.DMA_TYPE_SRC 0
### ad_ip_parameter axi_ad9361_dac_dma CONFIG.DMA_TYPE_DEST 1
### ad_ip_parameter axi_ad9361_dac_dma CONFIG.CYCLIC 1
### ad_ip_parameter axi_ad9361_dac_dma CONFIG.AXI_SLICE_SRC 0
### ad_ip_parameter axi_ad9361_dac_dma CONFIG.AXI_SLICE_DEST 0
### ad_ip_parameter axi_ad9361_dac_dma CONFIG.DMA_2D_TRANSFER 0
### ad_ip_parameter axi_ad9361_dac_dma CONFIG.DMA_DATA_WIDTH_DEST 64
### ad_connect util_ad9361_divclk/clk_out axi_ad9361_dac_dma/m_axis_aclk
connect_bd_net /util_ad9361_divclk/clk_out /axi_ad9361_dac_dma/m_axis_aclk
### ad_connect axi_ad9361_dac_dma/m_axis util_ad9361_dac_upack/s_axis
connect_bd_intf_net /axi_ad9361_dac_dma/m_axis /util_ad9361_dac_upack/s_axis
### ad_connect $sys_cpu_resetn axi_ad9361_dac_dma/m_src_axi_aresetn
connect_bd_net -net /sys_cpu_resetn /axi_ad9361_dac_dma/m_src_axi_aresetn
### ad_cpu_interconnect 0x79020000 axi_ad9361
connect_bd_net -net /sys_cpu_clk /axi_ad9361/s_axi_aclk
connect_bd_net -net /sys_cpu_resetn /axi_ad9361/s_axi_aresetn
connect_bd_intf_net /axi_cpu_interconnect/M10_AXI /axi_ad9361/s_axi
### ad_cpu_interconnect 0x7C400000 axi_ad9361_adc_dma
connect_bd_net -net /sys_cpu_clk /axi_ad9361_adc_dma/s_axi_aclk
connect_bd_net -net /sys_cpu_resetn /axi_ad9361_adc_dma/s_axi_aresetn
connect_bd_intf_net /axi_cpu_interconnect/M11_AXI /axi_ad9361_adc_dma/s_axi
### ad_cpu_interconnect 0x7C420000 axi_ad9361_dac_dma
connect_bd_net -net /sys_cpu_clk /axi_ad9361_dac_dma/s_axi_aclk
connect_bd_net -net /sys_cpu_resetn /axi_ad9361_dac_dma/s_axi_aresetn
connect_bd_intf_net /axi_cpu_interconnect/M12_AXI /axi_ad9361_dac_dma/s_axi
### ad_mem_hp1_interconnect $sys_cpu_clk sys_ps7/S_AXI_HP1
### ad_mem_hp1_interconnect $sys_cpu_clk axi_ad9361_adc_dma/m_dest_axi
connect_bd_intf_net /axi_mem_interconnect/S05_AXI /axi_ad9361_adc_dma/m_dest_axi
connect_bd_net -net /sys_cpu_clk /axi_ad9361_adc_dma/m_dest_axi_aclk
Slave segment '/axi_ddr_cntrl/C0_DDR4_MEMORY_MAP/C0_DDR4_ADDRESS_BLOCK' is being assigned into address space '/axi_ad9361_adc_dma/m_dest_axi' at <0x8000_0000 [ 2G ]>.
### ad_mem_hp2_interconnect $sys_cpu_clk sys_ps7/S_AXI_HP2
### ad_mem_hp2_interconnect $sys_cpu_clk axi_ad9361_dac_dma/m_src_axi
connect_bd_intf_net /axi_mem_interconnect/S06_AXI /axi_ad9361_dac_dma/m_src_axi
connect_bd_net -net /sys_cpu_clk /axi_ad9361_dac_dma/m_src_axi_aclk
Slave segment '/axi_ddr_cntrl/C0_DDR4_MEMORY_MAP/C0_DDR4_ADDRESS_BLOCK' is being assigned into address space '/axi_ad9361_dac_dma/m_src_axi' at <0x8000_0000 [ 2G ]>.
### ad_cpu_interrupt ps-13 mb-12 axi_ad9361_adc_dma/irq
disconnect_bd_net /GND_1_dout /sys_concat_intc/In12
connect_bd_net /sys_concat_intc/In12 /axi_ad9361_adc_dma/irq
### ad_cpu_interrupt ps-12 mb-13 axi_ad9361_dac_dma/irq
disconnect_bd_net /GND_1_dout /sys_concat_intc/In13
connect_bd_net /sys_concat_intc/In13 /axi_ad9361_dac_dma/irq
## source $ad_hdl_dir/projects/scripts/adi_pd.tcl
### proc stringtohex {str blocksize} {
### 
###   binary scan $str H* hex;
###   return [format %0-[expr $blocksize * 2]s $hex];
### }
### proc checksum8bit {hex} {
### 
###   set byte {};
###   set chks 0;
###   for {set i 0} {$i < [string length $hex]} {incr i} {
###     if { ($i+1) % 2 == 0} {
###       append byte [string index $hex $i];
###       set chks [expr $chks + "0x$byte"];
###     } else {
###       set byte [string index $hex $i];
###       }
###   };
###   return [format %0.2x [expr 255 - [expr "0x[string range [format %0.2x $chks] [expr [string length [format %0.2x $chks]] -2] [expr [string length [format %0.2x $chks]] -1]]"] +1]];
### }
### proc hexstr_flip {str} {
### 
###   set line {};
###   set fstr {};
###   set byte {};
###   for {set i 0} {$i < [string length $str]} {incr i} {
###     if {[expr ($i+1) % 8] == 0} {
###       append line [string index $str $i];
###       set line_d $line;
###       set fline {};
###       for {set j 0} {$j < [string length $line]} {incr j} {
###         if {[expr ($j+1) % 2] == 0} {
###           append fline [rev_by_string [append byte [string index $line $j]]];
###         } else {
###           set byte [string index $line $j];
###         }
###       };
###       append fstr [rev_by_string $fline];
###       set line {};
###     } else {
###       append line [string index $str $i];
###     }
###   };
###   return $fstr;
### }
### proc rev_by_string {str} {
### 
###   set rev "";
###   set length [string length $str];
###   for {set i 0} {$i < $length} {incr i} {
###     set rev "[string index $str $i]$rev";
###   };
###   return $rev;
### }
### proc sysid_gen_sys_init_file {{custom_string {}}} {
### 
###   global project_name;
###   if {[info exists project_name]} {
###     puts "project_name: $project_name";
###   } else {
###     set project_name [current_project];
###     puts "project_name: $project_name";
###   }
### 
###   if {[catch {exec git rev-parse HEAD} gitsha_string] != 0} {
###     set gitsha_string 0;
###   }
###   set gitsha_hex [hexstr_flip [stringtohex $gitsha_string 44]];
###   puts "gitsha_string: $gitsha_string";
###   puts "gitsha_hex: $gitsha_hex";
### 
###   set git_clean_string "f";
###   if {$gitsha_string != 0} {
###     if {[catch {exec git status .} gitstat_string] == 0} {
###       if [expr [string match *modified $gitstat_string] == 0] {
###         set git_clean_string "t";
###       }
###     }
###     if {[catch {exec git branch} gitbranch_string] != 0} {
###       set gitbranch_string "";
###     } else {
###       set gitbranch_string [lindex $gitbranch_string [expr [lsearch -exact $gitbranch_string "*"] + 1]];
### 	}
###   } else {
###     set gitbranch_string "";
###   }
### 
###   set git_clean_hex [hexstr_flip [stringtohex $git_clean_string 4]];
###   puts "git_clean_string: $git_clean_string";
###   puts "git_clean_hex: $git_clean_hex";
### 
###   set git_branch_hex [hexstr_flip [stringtohex $gitbranch_string 28]];
###   puts "gitbranch_string: $gitbranch_string";
###   puts "git_branch_hex: $git_branch_hex";
### 
###   set vadj_check_string "vadj";
###   set vadj_check_hex [hexstr_flip [stringtohex $vadj_check_string 4]];
###   puts "vadj_check_string: $vadj_check_string";
###   puts "vadj_check_hex: $vadj_check_hex";
### 
###   set thetime [clock seconds];
###   set timedate_hex [hexstr_flip [stringtohex $thetime 12]];
###   puts "thetime: $thetime";
###   puts "timedate_hex: $timedate_hex";
### 
###   set verh_hex {};
###   set verh_size 448;
### 
###   append verh_hex $git_branch_hex $gitsha_hex $git_clean_hex $vadj_check_hex $timedate_hex;
###   append verh_hex "00000000" [checksum8bit $verh_hex] "000000";
### 
###   set verh_hex [format %0-[expr [expr $verh_size] * 8]s $verh_hex];
###   set table_size 16;
###   set comh_size [expr 8 * $table_size];
###   set comh_ver_hex "00000002";
### 
###   set boardname_string [lindex [split $project_name _] [expr [llength [split $project_name _]] - 1]];
###   set boardname_hex [hexstr_flip [stringtohex $boardname_string 32]];
### 
###   puts "boardname_string: $boardname_string";
###   puts "boardname_hex: $boardname_hex";
### 
###   set projname_string [string trimright [string trimright $project_name $boardname_string] _]
###   set projname_hex [hexstr_flip [stringtohex $projname_string 32]];
### 
###   puts "projname_string: $projname_string";
###   puts "projname_hex: $projname_hex";
### 
###   set custom_hex [hexstr_flip [stringtohex $custom_string 64]];
### 
###   puts "custom_string: $custom_string";
###   puts "custom_hex: $custom_hex";
### 
###   set pr_offset "00000000";
### 
###   set comh_hex {};
###   append comh_hex $comh_ver_hex;
### 
###   set offset $table_size;
###   append comh_hex [format %08s [format %0.2x $offset]];
### 
###   set offset [expr $table_size + $verh_size];
###   append comh_hex [format %08s [format %0.2x $offset]];
### 
###   set offset [expr $offset + [expr [string length $projname_hex] / 8]];
###   append comh_hex [format %08s [format %0.2x $offset]];
### 
###   set offset [expr $offset + [expr [string length $boardname_hex] / 8]];
###   append comh_hex [format %08s [format %0.2x $offset]];
### 
###   set offset $pr_offset;
###   append comh_hex [format %08s $offset];
### 
###   set comh_hex [format %0-[expr [expr $table_size - 2] * 8]s $comh_hex];
###   append comh_hex "00000000" [checksum8bit $comh_hex] "000000";
### 
###   set sys_mem_hex [format %0-[expr 512 * 8]s [concat $comh_hex$verh_hex$projname_hex$boardname_hex$custom_hex]];
### 
###   set sys_mem_file [open "mem_init_sys.txt" "w"];
### 
###   for {set i 0} {$i < [string length $sys_mem_hex]} {incr i} {
###     if { ($i+1) % 8 == 0} {
###       puts $sys_mem_file [string index $sys_mem_hex $i];
###     } else {
###       puts -nonewline $sys_mem_file [string index $sys_mem_hex $i];
###     }
###   };
###   close $sys_mem_file;
### }
### proc sysid_gen_pr_init_file {custom_string} {
### 
###   set custom_hex [stringtohex $custom_string 64];
###   set pr_mem_file [open "mem_init_pr.txt" "w"];
###   for {set i 0} {$i < [string length $custom_hex]} {incr i} {
###     if { ($i+1) % 8 == 0} {
###       puts $pr_mem_file [string index $custom_hex $i];
###     } else {
###       puts -nonewline $pr_mem_file [string index $custom_hex $i];
###     }
###   };
###   close $pr_mem_file;
### }
## ad_ip_parameter axi_sysid_0 CONFIG.ROM_ADDR_BITS 9
## ad_ip_parameter rom_sys_0 CONFIG.PATH_TO_FILE "[pwd]/mem_init_sys.txt"
## ad_ip_parameter rom_sys_0 CONFIG.ROM_ADDR_BITS 9
## sysid_gen_sys_init_file
project_name: fmcomms2_kcu105
gitsha_string: f3efb59f0f492ad53885b56cf17aff8e4ff3f0f2
gitsha_hex: 6665336666393562393466303564613235383833633635626137316665386666336666343266306600000000
git_clean_string: t
git_clean_hex: 00000074
gitbranch_string: main
git_branch_hex: 6e69616d000000000000000000000000000000000000000000000000
vadj_check_string: vadj
vadj_check_hex: 6a646176
thetime: 1638312149
timedate_hex: 383336313132313300003934
boardname_string: kcu105
boardname_hex: 3175636b00003530000000000000000000000000000000000000000000000000
projname_string: fmcomms2
projname_hex: 6f636d6632736d6d000000000000000000000000000000000000000000000000
custom_string: 
custom_hex: 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
## ad_ip_parameter util_ad9361_divclk CONFIG.SIM_DEVICE ULTRASCALE
## ad_ip_parameter axi_ad9361 CONFIG.ADC_INIT_DELAY 11
Wrote  : <D:\projects\adi_hdl\projects\fmcomms2\kcu105\fmcomms2_kcu105.srcs\sources_1\bd\system\system.bd> 
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_object /ilmb_cntlr/SLMB/Mem'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_object /second_ilmb_cntlr/SLMB/Mem'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_object /dlmb_cntlr/SLMB/Mem'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_object /second_dlmb_cntlr/SLMB/Mem'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_object /iomodule_0/SLMB/Reg'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_object /iomodule_0/SLMB/IO'
INFO: [xilinx.com:ip:smartconnect:1.0-1] system_axi_cpu_interconnect_0: SmartConnect system_axi_cpu_interconnect_0 is in Low-Area Mode.
INFO: [xilinx.com:ip:smartconnect:1.0-1] system_axi_mem_interconnect_0: SmartConnect system_axi_mem_interconnect_0 is in High-performance Mode.
INFO: [xilinx.com:ip:microblaze:11.0-16] /sys_mb: Setting D-cache cacheable area base address C_DCACHE_BASEADDR to 0x80000000 and high address C_DCACHE_HIGHADDR to 0xFFFFFFFF.
INFO: [xilinx.com:ip:microblaze:11.0-16] /sys_mb: Setting I-cache cacheable area base address C_ICACHE_BASEADDR to 0x80000000 and high address C_ICACHE_HIGHADDR to 0xFFFFFFFF.
INFO: [xilinx.com:ip:axi_quad_spi:3.2-1] /axi_spi 
                   #######################################################################################
                   INFO: AXI Quad SPI core's AXI Lite Clock and EXT SPI CLK are synchronous to each other.
                   ########################################################################################
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /axi_intc: Property SENSITIVITY = "NULL" for interrupt input 15 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /axi_intc: Property SENSITIVITY = "NULL" for interrupt input 14 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /axi_intc: Property SENSITIVITY = "NULL" for interrupt input 8 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /axi_intc: Property SENSITIVITY = "NULL" for interrupt input 7 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /axi_intc: Property SENSITIVITY = "NULL" for interrupt input 6 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /axi_intc: Property SENSITIVITY = "NULL" for interrupt input 5 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [BD 41-927] Following properties on pin /axi_sysid_0/s_axi_aclk have been updated from connected ip, but BD cell '/axi_sysid_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	PHASE = 0 
Please resolve any mismatches by directly setting properties on BD cell </axi_sysid_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /rom_sys_0/clk have been updated from connected ip, but BD cell '/rom_sys_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	PHASE = 0 
Please resolve any mismatches by directly setting properties on BD cell </rom_sys_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /axi_ad9361/delay_clk have been updated from connected ip, but BD cell '/axi_ad9361' does not accept parameter changes, so they may not be synchronized with cell properties:
	PHASE = 0 
Please resolve any mismatches by directly setting properties on BD cell </axi_ad9361> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /axi_ad9361/s_axi_aclk have been updated from connected ip, but BD cell '/axi_ad9361' does not accept parameter changes, so they may not be synchronized with cell properties:
	PHASE = 0 
Please resolve any mismatches by directly setting properties on BD cell </axi_ad9361> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /util_ad9361_tdd_sync/clk have been updated from connected ip, but BD cell '/util_ad9361_tdd_sync' does not accept parameter changes, so they may not be synchronized with cell properties:
	PHASE = 0 
Please resolve any mismatches by directly setting properties on BD cell </util_ad9361_tdd_sync> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /util_ad9361_adc_fifo/din_rst have been updated from connected ip, but BD cell '/util_ad9361_adc_fifo' does not accept parameter changes, so they may not be synchronized with cell properties:
	POLARITY = ACTIVE_HIGH 
Please resolve any mismatches by directly setting properties on BD cell </util_ad9361_adc_fifo> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /axi_ad9361_dac_fifo/dout_rst have been updated from connected ip, but BD cell '/axi_ad9361_dac_fifo' does not accept parameter changes, so they may not be synchronized with cell properties:
	POLARITY = ACTIVE_HIGH 
Please resolve any mismatches by directly setting properties on BD cell </axi_ad9361_dac_fifo> to completely resolve these warnings.
WARNING: [BD 41-1771] Block interface /axi_ethernet/mdio has associated board param 'MDIO_BOARD_INTERFACE', which is set to board part interface 'mdio_mdc'. This interface is connected to an external interface /mdio, whose name 'mdio' does not match with the board interface name 'mdio_mdc'.
This is a visual-only issue - this interface /axi_ethernet/mdio will be connected to board interface 'mdio_mdc'. If desired, please change the name of this port /mdio manually.
WARNING: [BD 41-1771] Block interface /axi_ethernet/sgmii has associated board param 'ETHERNET_BOARD_INTERFACE', which is set to board part interface 'sgmii_lvds'. This interface is connected to an external interface /sgmii, whose name 'sgmii' does not match with the board interface name 'sgmii_lvds'.
This is a visual-only issue - this interface /axi_ethernet/sgmii will be connected to board interface 'sgmii_lvds'. If desired, please change the name of this port /sgmii manually.
WARNING: [BD 41-1771] Block interface /axi_ethernet/lvds_clk has associated board param 'DIFFCLK_BOARD_INTERFACE', which is set to board part interface 'sgmii_phyclk'. This interface is connected to an external interface /phy_clk, whose name 'phy_clk' does not match with the board interface name 'sgmii_phyclk'.
This is a visual-only issue - this interface /axi_ethernet/lvds_clk will be connected to board interface 'sgmii_phyclk'. If desired, please change the name of this port /phy_clk manually.
validate_bd_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1743.469 ; gain = 278.277
INFO: [BD 41-1662] The design 'system.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [BD 41-1771] Block interface /axi_ethernet/mdio has associated board param 'MDIO_BOARD_INTERFACE', which is set to board part interface 'mdio_mdc'. This interface is connected to an external interface /mdio, whose name 'mdio' does not match with the board interface name 'mdio_mdc'.
This is a visual-only issue - this interface /axi_ethernet/mdio will be connected to board interface 'mdio_mdc'. If desired, please change the name of this port /mdio manually.
WARNING: [BD 41-1771] Block interface /axi_ethernet/sgmii has associated board param 'ETHERNET_BOARD_INTERFACE', which is set to board part interface 'sgmii_lvds'. This interface is connected to an external interface /sgmii, whose name 'sgmii' does not match with the board interface name 'sgmii_lvds'.
This is a visual-only issue - this interface /axi_ethernet/sgmii will be connected to board interface 'sgmii_lvds'. If desired, please change the name of this port /sgmii manually.
WARNING: [BD 41-1771] Block interface /axi_ethernet/lvds_clk has associated board param 'DIFFCLK_BOARD_INTERFACE', which is set to board part interface 'sgmii_phyclk'. This interface is connected to an external interface /phy_clk, whose name 'phy_clk' does not match with the board interface name 'sgmii_phyclk'.
This is a visual-only issue - this interface /axi_ethernet/lvds_clk will be connected to board interface 'sgmii_phyclk'. If desired, please change the name of this port /phy_clk manually.
Wrote  : <D:\projects\adi_hdl\projects\fmcomms2\kcu105\fmcomms2_kcu105.srcs\sources_1\bd\system\system.bd> 
VHDL Output written to : D:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/synth/system.v
VHDL Output written to : D:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/sim/system.v
VHDL Output written to : D:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block sys_mb .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sys_dlmb .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sys_ilmb .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sys_dlmb_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sys_ilmb_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sys_lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sys_mb_debug .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sys_rstgen .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sys_200m_rstgen .
Exporting to file d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/bd_0/hw_handoff/system_axi_ddr_cntrl_0_microblaze_mcs.hwh
Generated Block Design Tcl file d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/bd_0/hw_handoff/system_axi_ddr_cntrl_0_microblaze_mcs_bd.tcl
Generated Hardware Definition File d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/bd_0/synth/system_axi_ddr_cntrl_0_microblaze_mcs.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ddr_cntrl .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ddr_cntrl_rstgen .
WARNING: [IP_Flow 19-650] IP license key 'eth_avb_endpoint@2015.04' is enabled with a Design_Linking license.
WARNING: [IP_Flow 19-650] IP license key 'eth_avb_endpoint@2015.04' is enabled with a Design_Linking license.
WARNING: [IP_Flow 19-650] IP license key 'tri_mode_eth_mac@2015.04' is enabled with a Design_Linking license.
WARNING: [IP_Flow 19-650] IP license key 'tri_mode_eth_mac@2015.04' is enabled with a Design_Linking license.
Exporting to file d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ethernet_0/bd_0/hw_handoff/system_axi_ethernet_0.hwh
Generated Block Design Tcl file d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ethernet_0/bd_0/hw_handoff/system_axi_ethernet_0_bd.tcl
Generated Hardware Definition File d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ethernet_0/bd_0/synth/system_axi_ethernet_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ethernet .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ethernet_dma .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_iic_main .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_uart_0/system_axi_uart_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uart .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_timer_0/system_axi_timer_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_timer .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_spi .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_intc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sys_concat_intc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_sysid_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rom_sys_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block GND_1 .
Exporting to file d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_cpu_interconnect_0/bd_0/hw_handoff/system_axi_cpu_interconnect_0.hwh
Generated Block Design Tcl file d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_cpu_interconnect_0/bd_0/hw_handoff/system_axi_cpu_interconnect_0_bd.tcl
Generated Hardware Definition File d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_cpu_interconnect_0/bd_0/synth/system_axi_cpu_interconnect_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_cpu_interconnect .
Exporting to file d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_mem_interconnect_0/bd_0/hw_handoff/system_axi_mem_interconnect_0.hwh
Generated Block Design Tcl file d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_mem_interconnect_0/bd_0/hw_handoff/system_axi_mem_interconnect_0_bd.tcl
Generated Hardware Definition File d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_mem_interconnect_0/bd_0/synth/system_axi_mem_interconnect_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_interconnect .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ad9361 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ad9361_tdd_sync .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ad9361_divclk_sel_concat .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ad9361_divclk_sel .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ad9361_divclk .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ad9361_divclk_reset .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ad9361_adc_fifo .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ad9361_adc_pack .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ad9361_adc_dma .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ad9361_dac_fifo .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ad9361_dac_upack .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ad9361_dac_dma .
Exporting to file D:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file D:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File D:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/synth/system.hwdef
generate_target: Time (s): cpu = 00:00:32 ; elapsed = 00:00:38 . Memory (MB): peak = 1864.301 ; gain = 120.832
INFO: [Project 1-1716] Could not find the wrapper file ./fmcomms2_kcu105.srcs/sources_1/bd/system/hdl/system_wrapper.v, checking in project .gen location instead.
INFO: [Vivado 12-12391] Found file ./fmcomms2_kcu105.gen/sources_1/bd/system/hdl/system_wrapper.v, importing it to Project
# adi_project_files fmcomms2_kcu105 [list \
#   "system_top.v" \
#   "system_constr.xdc"\
#   "$ad_hdl_dir/library/common/ad_iobuf.v" \
#   "$ad_hdl_dir/projects/common/kcu105/kcu105_system_constr.xdc" \
#   "$ad_hdl_dir/projects/common/kcu105/kcu105_system_lutram_constr.xdc" ]
# set_property strategy Performance_Retiming [get_runs impl_1]
# adi_project_run fmcomms2_kcu105
[Tue Nov 30 22:43:33 2021] Launched system_sys_mb_0_synth_1, system_sys_dlmb_0_synth_1, system_sys_ilmb_0_synth_1, system_sys_dlmb_cntlr_0_synth_1, system_sys_ilmb_cntlr_0_synth_1, system_sys_lmb_bram_0_synth_1, system_sys_mb_debug_0_synth_1, system_sys_rstgen_0_synth_1, system_sys_200m_rstgen_0_synth_1, system_axi_ddr_cntrl_0_synth_1, system_axi_ddr_cntrl_rstgen_0_synth_1, system_axi_ethernet_0_synth_1, bd_55cd_eth_buf_0_synth_1, bd_55cd_mac_0_synth_1, bd_55cd_pcs_pma_0_synth_1, bd_55cd_c_shift_ram_0_0_synth_1, bd_55cd_c_counter_binary_0_0_synth_1, bd_55cd_util_vector_logic_0_0_synth_1, system_axi_ethernet_dma_0_synth_1, system_axi_iic_main_0_synth_1, system_axi_uart_0_synth_1, system_axi_timer_0_synth_1, system_axi_spi_0_synth_1, system_axi_gpio_0_synth_1, system_axi_intc_0_synth_1, system_axi_sysid_0_0_synth_1, system_rom_sys_0_0_synth_1, system_axi_cpu_interconnect_0_synth_1, system_axi_mem_interconnect_0_synth_1, system_axi_ad9361_0_synth_1, system_util_ad9361_tdd_sync_0_synth_1, system_util_ad9361_divclk_sel_0_synth_1, system_util_ad9361_divclk_0_synth_1, system_util_ad9361_divclk_reset_0_synth_1, system_util_ad9361_adc_fifo_0_synth_1, system_util_ad9361_adc_pack_0_synth_1, system_axi_ad9361_adc_dma_0_synth_1, system_axi_ad9361_dac_fifo_0_synth_1, system_util_ad9361_dac_upack_0_synth_1, system_axi_ad9361_dac_dma_0_synth_1...
Run output will be captured here:
system_sys_mb_0_synth_1: D:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.runs/system_sys_mb_0_synth_1/runme.log
system_sys_dlmb_0_synth_1: D:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.runs/system_sys_dlmb_0_synth_1/runme.log
system_sys_ilmb_0_synth_1: D:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.runs/system_sys_ilmb_0_synth_1/runme.log
system_sys_dlmb_cntlr_0_synth_1: D:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.runs/system_sys_dlmb_cntlr_0_synth_1/runme.log
system_sys_ilmb_cntlr_0_synth_1: D:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.runs/system_sys_ilmb_cntlr_0_synth_1/runme.log
system_sys_lmb_bram_0_synth_1: D:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.runs/system_sys_lmb_bram_0_synth_1/runme.log
system_sys_mb_debug_0_synth_1: D:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.runs/system_sys_mb_debug_0_synth_1/runme.log
system_sys_rstgen_0_synth_1: D:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.runs/system_sys_rstgen_0_synth_1/runme.log
system_sys_200m_rstgen_0_synth_1: D:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.runs/system_sys_200m_rstgen_0_synth_1/runme.log
system_axi_ddr_cntrl_0_synth_1: D:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.runs/system_axi_ddr_cntrl_0_synth_1/runme.log
system_axi_ddr_cntrl_rstgen_0_synth_1: D:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.runs/system_axi_ddr_cntrl_rstgen_0_synth_1/runme.log
system_axi_ethernet_0_synth_1: D:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.runs/system_axi_ethernet_0_synth_1/runme.log
bd_55cd_eth_buf_0_synth_1: D:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.runs/bd_55cd_eth_buf_0_synth_1/runme.log
bd_55cd_mac_0_synth_1: D:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.runs/bd_55cd_mac_0_synth_1/runme.log
bd_55cd_pcs_pma_0_synth_1: D:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.runs/bd_55cd_pcs_pma_0_synth_1/runme.log
bd_55cd_c_shift_ram_0_0_synth_1: D:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.runs/bd_55cd_c_shift_ram_0_0_synth_1/runme.log
bd_55cd_c_counter_binary_0_0_synth_1: D:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.runs/bd_55cd_c_counter_binary_0_0_synth_1/runme.log
bd_55cd_util_vector_logic_0_0_synth_1: D:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.runs/bd_55cd_util_vector_logic_0_0_synth_1/runme.log
system_axi_ethernet_dma_0_synth_1: D:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.runs/system_axi_ethernet_dma_0_synth_1/runme.log
system_axi_iic_main_0_synth_1: D:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.runs/system_axi_iic_main_0_synth_1/runme.log
system_axi_uart_0_synth_1: D:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.runs/system_axi_uart_0_synth_1/runme.log
system_axi_timer_0_synth_1: D:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.runs/system_axi_timer_0_synth_1/runme.log
system_axi_spi_0_synth_1: D:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.runs/system_axi_spi_0_synth_1/runme.log
system_axi_gpio_0_synth_1: D:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.runs/system_axi_gpio_0_synth_1/runme.log
system_axi_intc_0_synth_1: D:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.runs/system_axi_intc_0_synth_1/runme.log
system_axi_sysid_0_0_synth_1: D:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.runs/system_axi_sysid_0_0_synth_1/runme.log
system_rom_sys_0_0_synth_1: D:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.runs/system_rom_sys_0_0_synth_1/runme.log
system_axi_cpu_interconnect_0_synth_1: D:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.runs/system_axi_cpu_interconnect_0_synth_1/runme.log
system_axi_mem_interconnect_0_synth_1: D:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.runs/system_axi_mem_interconnect_0_synth_1/runme.log
system_axi_ad9361_0_synth_1: D:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.runs/system_axi_ad9361_0_synth_1/runme.log
system_util_ad9361_tdd_sync_0_synth_1: D:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.runs/system_util_ad9361_tdd_sync_0_synth_1/runme.log
system_util_ad9361_divclk_sel_0_synth_1: D:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.runs/system_util_ad9361_divclk_sel_0_synth_1/runme.log
system_util_ad9361_divclk_0_synth_1: D:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.runs/system_util_ad9361_divclk_0_synth_1/runme.log
system_util_ad9361_divclk_reset_0_synth_1: D:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.runs/system_util_ad9361_divclk_reset_0_synth_1/runme.log
system_util_ad9361_adc_fifo_0_synth_1: D:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.runs/system_util_ad9361_adc_fifo_0_synth_1/runme.log
system_util_ad9361_adc_pack_0_synth_1: D:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.runs/system_util_ad9361_adc_pack_0_synth_1/runme.log
system_axi_ad9361_adc_dma_0_synth_1: D:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.runs/system_axi_ad9361_adc_dma_0_synth_1/runme.log
system_axi_ad9361_dac_fifo_0_synth_1: D:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.runs/system_axi_ad9361_dac_fifo_0_synth_1/runme.log
system_util_ad9361_dac_upack_0_synth_1: D:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.runs/system_util_ad9361_dac_upack_0_synth_1/runme.log
system_axi_ad9361_dac_dma_0_synth_1: D:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.runs/system_axi_ad9361_dac_dma_0_synth_1/runme.log
[Tue Nov 30 22:43:33 2021] Launched system_sys_mb_0_synth_1, system_sys_dlmb_0_synth_1, system_sys_ilmb_0_synth_1, system_sys_dlmb_cntlr_0_synth_1, system_sys_ilmb_cntlr_0_synth_1, system_sys_lmb_bram_0_synth_1, system_sys_mb_debug_0_synth_1, system_sys_rstgen_0_synth_1, system_sys_200m_rstgen_0_synth_1, system_axi_ddr_cntrl_0_synth_1, system_axi_ddr_cntrl_rstgen_0_synth_1, system_axi_ethernet_0_synth_1, system_axi_ethernet_dma_0_synth_1, system_axi_iic_main_0_synth_1, system_axi_uart_0_synth_1, system_axi_timer_0_synth_1, system_axi_spi_0_synth_1, system_axi_gpio_0_synth_1, system_axi_intc_0_synth_1, system_axi_sysid_0_0_synth_1, system_rom_sys_0_0_synth_1, system_axi_cpu_interconnect_0_synth_1, system_axi_mem_interconnect_0_synth_1, system_axi_ad9361_0_synth_1, system_util_ad9361_tdd_sync_0_synth_1, system_util_ad9361_divclk_sel_0_synth_1, system_util_ad9361_divclk_0_synth_1, system_util_ad9361_divclk_reset_0_synth_1, system_util_ad9361_adc_fifo_0_synth_1, system_util_ad9361_adc_pack_0_synth_1, system_axi_ad9361_adc_dma_0_synth_1, system_axi_ad9361_dac_fifo_0_synth_1, system_util_ad9361_dac_upack_0_synth_1, system_axi_ad9361_dac_dma_0_synth_1, synth_1...
Run output will be captured here:
system_sys_mb_0_synth_1: D:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.runs/system_sys_mb_0_synth_1/runme.log
system_sys_dlmb_0_synth_1: D:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.runs/system_sys_dlmb_0_synth_1/runme.log
system_sys_ilmb_0_synth_1: D:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.runs/system_sys_ilmb_0_synth_1/runme.log
system_sys_dlmb_cntlr_0_synth_1: D:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.runs/system_sys_dlmb_cntlr_0_synth_1/runme.log
system_sys_ilmb_cntlr_0_synth_1: D:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.runs/system_sys_ilmb_cntlr_0_synth_1/runme.log
system_sys_lmb_bram_0_synth_1: D:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.runs/system_sys_lmb_bram_0_synth_1/runme.log
system_sys_mb_debug_0_synth_1: D:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.runs/system_sys_mb_debug_0_synth_1/runme.log
system_sys_rstgen_0_synth_1: D:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.runs/system_sys_rstgen_0_synth_1/runme.log
system_sys_200m_rstgen_0_synth_1: D:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.runs/system_sys_200m_rstgen_0_synth_1/runme.log
system_axi_ddr_cntrl_0_synth_1: D:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.runs/system_axi_ddr_cntrl_0_synth_1/runme.log
system_axi_ddr_cntrl_rstgen_0_synth_1: D:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.runs/system_axi_ddr_cntrl_rstgen_0_synth_1/runme.log
system_axi_ethernet_0_synth_1: D:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.runs/system_axi_ethernet_0_synth_1/runme.log
system_axi_ethernet_dma_0_synth_1: D:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.runs/system_axi_ethernet_dma_0_synth_1/runme.log
system_axi_iic_main_0_synth_1: D:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.runs/system_axi_iic_main_0_synth_1/runme.log
system_axi_uart_0_synth_1: D:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.runs/system_axi_uart_0_synth_1/runme.log
system_axi_timer_0_synth_1: D:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.runs/system_axi_timer_0_synth_1/runme.log
system_axi_spi_0_synth_1: D:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.runs/system_axi_spi_0_synth_1/runme.log
system_axi_gpio_0_synth_1: D:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.runs/system_axi_gpio_0_synth_1/runme.log
system_axi_intc_0_synth_1: D:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.runs/system_axi_intc_0_synth_1/runme.log
system_axi_sysid_0_0_synth_1: D:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.runs/system_axi_sysid_0_0_synth_1/runme.log
system_rom_sys_0_0_synth_1: D:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.runs/system_rom_sys_0_0_synth_1/runme.log
system_axi_cpu_interconnect_0_synth_1: D:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.runs/system_axi_cpu_interconnect_0_synth_1/runme.log
system_axi_mem_interconnect_0_synth_1: D:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.runs/system_axi_mem_interconnect_0_synth_1/runme.log
system_axi_ad9361_0_synth_1: D:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.runs/system_axi_ad9361_0_synth_1/runme.log
system_util_ad9361_tdd_sync_0_synth_1: D:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.runs/system_util_ad9361_tdd_sync_0_synth_1/runme.log
system_util_ad9361_divclk_sel_0_synth_1: D:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.runs/system_util_ad9361_divclk_sel_0_synth_1/runme.log
system_util_ad9361_divclk_0_synth_1: D:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.runs/system_util_ad9361_divclk_0_synth_1/runme.log
system_util_ad9361_divclk_reset_0_synth_1: D:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.runs/system_util_ad9361_divclk_reset_0_synth_1/runme.log
system_util_ad9361_adc_fifo_0_synth_1: D:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.runs/system_util_ad9361_adc_fifo_0_synth_1/runme.log
system_util_ad9361_adc_pack_0_synth_1: D:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.runs/system_util_ad9361_adc_pack_0_synth_1/runme.log
system_axi_ad9361_adc_dma_0_synth_1: D:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.runs/system_axi_ad9361_adc_dma_0_synth_1/runme.log
system_axi_ad9361_dac_fifo_0_synth_1: D:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.runs/system_axi_ad9361_dac_fifo_0_synth_1/runme.log
system_util_ad9361_dac_upack_0_synth_1: D:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.runs/system_util_ad9361_dac_upack_0_synth_1/runme.log
system_axi_ad9361_dac_dma_0_synth_1: D:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.runs/system_axi_ad9361_dac_dma_0_synth_1/runme.log
synth_1: D:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1873.625 ; gain = 0.000
[Tue Nov 30 22:43:33 2021] Waiting for synth_1 to finish...

*** Running vivado
    with args -log system_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_top.tcl



****** Vivado v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source system_top.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/projects/adi_hdl/library'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/projects/ghdl/library'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx_/Vivado/2021.1/data/ip'.
add_files: Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1162.262 ; gain = 0.000
Command: synth_design -top system_top -part xcku040-ffva1156-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcku040'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcku040'
INFO: [Device 21-403] Loading part xcku040-ffva1156-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 18700
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1380.113 ; gain = 217.852
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'system_top' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/system_top.v:38]
INFO: [Synth 8-6157] synthesizing module 'ad_iobuf' [D:/projects/adi_hdl/library/common/ad_iobuf.v:38]
	Parameter DATA_WIDTH bound to: 17 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ad_iobuf' (1#1) [D:/projects/adi_hdl/library/common/ad_iobuf.v:38]
INFO: [Synth 8-6157] synthesizing module 'system_wrapper' [D:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.srcs/sources_1/imports/hdl/system_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [C:/Xilinx_/Vivado/2021.1/scripts/rt/data/unisim_comp.v:56188]
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (2#1) [C:/Xilinx_/Vivado/2021.1/scripts/rt/data/unisim_comp.v:56188]
INFO: [Synth 8-6157] synthesizing module 'system' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/synth/system.v:13]
INFO: [Synth 8-6157] synthesizing module 'system_GND_1_0' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_GND_1_0/synth/system_GND_1_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_7_xlconstant' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_7_xlconstant' (3#1) [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'system_GND_1_0' (4#1) [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_GND_1_0/synth/system_GND_1_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'system_axi_ad9361_0' [D:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.runs/synth_1/.Xil/Vivado-5452-DESKTOP-6IT4G6N/realtime/system_axi_ad9361_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_axi_ad9361_0' (5#1) [D:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.runs/synth_1/.Xil/Vivado-5452-DESKTOP-6IT4G6N/realtime/system_axi_ad9361_0_stub.v:6]
WARNING: [Synth 8-7071] port 'dac_sync_out' of module 'system_axi_ad9361_0' is unconnected for instance 'axi_ad9361' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/synth/system.v:883]
WARNING: [Synth 8-7071] port 'gps_pps_irq' of module 'system_axi_ad9361_0' is unconnected for instance 'axi_ad9361' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/synth/system.v:883]
WARNING: [Synth 8-7071] port 'up_dac_gpio_out' of module 'system_axi_ad9361_0' is unconnected for instance 'axi_ad9361' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/synth/system.v:883]
WARNING: [Synth 8-7071] port 'up_adc_gpio_out' of module 'system_axi_ad9361_0' is unconnected for instance 'axi_ad9361' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/synth/system.v:883]
WARNING: [Synth 8-7023] instance 'axi_ad9361' of module 'system_axi_ad9361_0' has 79 connections declared, but only 75 given [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/synth/system.v:883]
INFO: [Synth 8-6157] synthesizing module 'system_axi_ad9361_adc_dma_0' [D:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.runs/synth_1/.Xil/Vivado-5452-DESKTOP-6IT4G6N/realtime/system_axi_ad9361_adc_dma_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_axi_ad9361_adc_dma_0' (6#1) [D:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.runs/synth_1/.Xil/Vivado-5452-DESKTOP-6IT4G6N/realtime/system_axi_ad9361_adc_dma_0_stub.v:6]
WARNING: [Synth 8-7071] port 'fifo_wr_xfer_req' of module 'system_axi_ad9361_adc_dma_0' is unconnected for instance 'axi_ad9361_adc_dma' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/synth/system.v:959]
WARNING: [Synth 8-7023] instance 'axi_ad9361_adc_dma' of module 'system_axi_ad9361_adc_dma_0' has 46 connections declared, but only 45 given [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/synth/system.v:959]
INFO: [Synth 8-6157] synthesizing module 'system_axi_ad9361_dac_dma_0' [D:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.runs/synth_1/.Xil/Vivado-5452-DESKTOP-6IT4G6N/realtime/system_axi_ad9361_dac_dma_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_axi_ad9361_dac_dma_0' (7#1) [D:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.runs/synth_1/.Xil/Vivado-5452-DESKTOP-6IT4G6N/realtime/system_axi_ad9361_dac_dma_0_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axis_strb' of module 'system_axi_ad9361_dac_dma_0' is unconnected for instance 'axi_ad9361_dac_dma' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/synth/system.v:1005]
WARNING: [Synth 8-7071] port 'm_axis_keep' of module 'system_axi_ad9361_dac_dma_0' is unconnected for instance 'axi_ad9361_dac_dma' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/synth/system.v:1005]
WARNING: [Synth 8-7071] port 'm_axis_user' of module 'system_axi_ad9361_dac_dma_0' is unconnected for instance 'axi_ad9361_dac_dma' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/synth/system.v:1005]
WARNING: [Synth 8-7071] port 'm_axis_id' of module 'system_axi_ad9361_dac_dma_0' is unconnected for instance 'axi_ad9361_dac_dma' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/synth/system.v:1005]
WARNING: [Synth 8-7071] port 'm_axis_dest' of module 'system_axi_ad9361_dac_dma_0' is unconnected for instance 'axi_ad9361_dac_dma' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/synth/system.v:1005]
WARNING: [Synth 8-7071] port 'm_axis_last' of module 'system_axi_ad9361_dac_dma_0' is unconnected for instance 'axi_ad9361_dac_dma' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/synth/system.v:1005]
WARNING: [Synth 8-7071] port 'm_axis_xfer_req' of module 'system_axi_ad9361_dac_dma_0' is unconnected for instance 'axi_ad9361_dac_dma' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/synth/system.v:1005]
WARNING: [Synth 8-7023] instance 'axi_ad9361_dac_dma' of module 'system_axi_ad9361_dac_dma_0' has 48 connections declared, but only 41 given [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/synth/system.v:1005]
INFO: [Synth 8-6157] synthesizing module 'system_axi_ad9361_dac_fifo_0' [D:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.runs/synth_1/.Xil/Vivado-5452-DESKTOP-6IT4G6N/realtime/system_axi_ad9361_dac_fifo_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_axi_ad9361_dac_fifo_0' (8#1) [D:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.runs/synth_1/.Xil/Vivado-5452-DESKTOP-6IT4G6N/realtime/system_axi_ad9361_dac_fifo_0_stub.v:6]
WARNING: [Synth 8-7071] port 'din_valid_1' of module 'system_axi_ad9361_dac_fifo_0' is unconnected for instance 'axi_ad9361_dac_fifo' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/synth/system.v:1047]
WARNING: [Synth 8-7071] port 'din_valid_2' of module 'system_axi_ad9361_dac_fifo_0' is unconnected for instance 'axi_ad9361_dac_fifo' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/synth/system.v:1047]
WARNING: [Synth 8-7071] port 'din_valid_3' of module 'system_axi_ad9361_dac_fifo_0' is unconnected for instance 'axi_ad9361_dac_fifo' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/synth/system.v:1047]
WARNING: [Synth 8-7071] port 'dout_valid_out_0' of module 'system_axi_ad9361_dac_fifo_0' is unconnected for instance 'axi_ad9361_dac_fifo' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/synth/system.v:1047]
WARNING: [Synth 8-7071] port 'dout_valid_out_1' of module 'system_axi_ad9361_dac_fifo_0' is unconnected for instance 'axi_ad9361_dac_fifo' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/synth/system.v:1047]
WARNING: [Synth 8-7071] port 'dout_valid_out_2' of module 'system_axi_ad9361_dac_fifo_0' is unconnected for instance 'axi_ad9361_dac_fifo' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/synth/system.v:1047]
WARNING: [Synth 8-7071] port 'dout_valid_out_3' of module 'system_axi_ad9361_dac_fifo_0' is unconnected for instance 'axi_ad9361_dac_fifo' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/synth/system.v:1047]
WARNING: [Synth 8-7023] instance 'axi_ad9361_dac_fifo' of module 'system_axi_ad9361_dac_fifo_0' has 38 connections declared, but only 31 given [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/synth/system.v:1047]
INFO: [Synth 8-6157] synthesizing module 'system_axi_cpu_interconnect_0' [D:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.runs/synth_1/.Xil/Vivado-5452-DESKTOP-6IT4G6N/realtime/system_axi_cpu_interconnect_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_axi_cpu_interconnect_0' (9#1) [D:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.runs/synth_1/.Xil/Vivado-5452-DESKTOP-6IT4G6N/realtime/system_axi_cpu_interconnect_0_stub.v:6]
WARNING: [Synth 8-7071] port 'M00_AXI_awprot' of module 'system_axi_cpu_interconnect_0' is unconnected for instance 'axi_cpu_interconnect' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/synth/system.v:1079]
WARNING: [Synth 8-7071] port 'M00_AXI_arprot' of module 'system_axi_cpu_interconnect_0' is unconnected for instance 'axi_cpu_interconnect' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/synth/system.v:1079]
WARNING: [Synth 8-7071] port 'M01_AXI_awprot' of module 'system_axi_cpu_interconnect_0' is unconnected for instance 'axi_cpu_interconnect' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/synth/system.v:1079]
WARNING: [Synth 8-7071] port 'M01_AXI_arprot' of module 'system_axi_cpu_interconnect_0' is unconnected for instance 'axi_cpu_interconnect' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/synth/system.v:1079]
WARNING: [Synth 8-7071] port 'M02_AXI_awprot' of module 'system_axi_cpu_interconnect_0' is unconnected for instance 'axi_cpu_interconnect' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/synth/system.v:1079]
WARNING: [Synth 8-7071] port 'M02_AXI_wstrb' of module 'system_axi_cpu_interconnect_0' is unconnected for instance 'axi_cpu_interconnect' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/synth/system.v:1079]
WARNING: [Synth 8-7071] port 'M02_AXI_arprot' of module 'system_axi_cpu_interconnect_0' is unconnected for instance 'axi_cpu_interconnect' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/synth/system.v:1079]
WARNING: [Synth 8-7071] port 'M03_AXI_awprot' of module 'system_axi_cpu_interconnect_0' is unconnected for instance 'axi_cpu_interconnect' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/synth/system.v:1079]
WARNING: [Synth 8-7071] port 'M03_AXI_arprot' of module 'system_axi_cpu_interconnect_0' is unconnected for instance 'axi_cpu_interconnect' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/synth/system.v:1079]
WARNING: [Synth 8-7071] port 'M04_AXI_awprot' of module 'system_axi_cpu_interconnect_0' is unconnected for instance 'axi_cpu_interconnect' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/synth/system.v:1079]
WARNING: [Synth 8-7071] port 'M04_AXI_arprot' of module 'system_axi_cpu_interconnect_0' is unconnected for instance 'axi_cpu_interconnect' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/synth/system.v:1079]
WARNING: [Synth 8-7071] port 'M05_AXI_awprot' of module 'system_axi_cpu_interconnect_0' is unconnected for instance 'axi_cpu_interconnect' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/synth/system.v:1079]
WARNING: [Synth 8-7071] port 'M05_AXI_arprot' of module 'system_axi_cpu_interconnect_0' is unconnected for instance 'axi_cpu_interconnect' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/synth/system.v:1079]
WARNING: [Synth 8-7071] port 'M06_AXI_awprot' of module 'system_axi_cpu_interconnect_0' is unconnected for instance 'axi_cpu_interconnect' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/synth/system.v:1079]
WARNING: [Synth 8-7071] port 'M06_AXI_arprot' of module 'system_axi_cpu_interconnect_0' is unconnected for instance 'axi_cpu_interconnect' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/synth/system.v:1079]
WARNING: [Synth 8-7071] port 'M08_AXI_awprot' of module 'system_axi_cpu_interconnect_0' is unconnected for instance 'axi_cpu_interconnect' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/synth/system.v:1079]
WARNING: [Synth 8-7071] port 'M08_AXI_arprot' of module 'system_axi_cpu_interconnect_0' is unconnected for instance 'axi_cpu_interconnect' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/synth/system.v:1079]
WARNING: [Synth 8-7071] port 'M09_AXI_awprot' of module 'system_axi_cpu_interconnect_0' is unconnected for instance 'axi_cpu_interconnect' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/synth/system.v:1079]
WARNING: [Synth 8-7071] port 'M09_AXI_arprot' of module 'system_axi_cpu_interconnect_0' is unconnected for instance 'axi_cpu_interconnect' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/synth/system.v:1079]
WARNING: [Synth 8-7023] instance 'axi_cpu_interconnect' of module 'system_axi_cpu_interconnect_0' has 268 connections declared, but only 249 given [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/synth/system.v:1079]
INFO: [Synth 8-6157] synthesizing module 'system_axi_ddr_cntrl_0' [D:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.runs/synth_1/.Xil/Vivado-5452-DESKTOP-6IT4G6N/realtime/system_axi_ddr_cntrl_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_axi_ddr_cntrl_0' (10#1) [D:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.runs/synth_1/.Xil/Vivado-5452-DESKTOP-6IT4G6N/realtime/system_axi_ddr_cntrl_0_stub.v:6]
WARNING: [Synth 8-7071] port 'c0_init_calib_complete' of module 'system_axi_ddr_cntrl_0' is unconnected for instance 'axi_ddr_cntrl' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/synth/system.v:1329]
WARNING: [Synth 8-7071] port 'dbg_clk' of module 'system_axi_ddr_cntrl_0' is unconnected for instance 'axi_ddr_cntrl' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/synth/system.v:1329]
WARNING: [Synth 8-7071] port 'dbg_rd_data_cmp' of module 'system_axi_ddr_cntrl_0' is unconnected for instance 'axi_ddr_cntrl' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/synth/system.v:1329]
WARNING: [Synth 8-7071] port 'dbg_expected_data' of module 'system_axi_ddr_cntrl_0' is unconnected for instance 'axi_ddr_cntrl' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/synth/system.v:1329]
WARNING: [Synth 8-7071] port 'dbg_cal_seq' of module 'system_axi_ddr_cntrl_0' is unconnected for instance 'axi_ddr_cntrl' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/synth/system.v:1329]
WARNING: [Synth 8-7071] port 'dbg_cal_seq_cnt' of module 'system_axi_ddr_cntrl_0' is unconnected for instance 'axi_ddr_cntrl' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/synth/system.v:1329]
WARNING: [Synth 8-7071] port 'dbg_cal_seq_rd_cnt' of module 'system_axi_ddr_cntrl_0' is unconnected for instance 'axi_ddr_cntrl' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/synth/system.v:1329]
WARNING: [Synth 8-7071] port 'dbg_rd_valid' of module 'system_axi_ddr_cntrl_0' is unconnected for instance 'axi_ddr_cntrl' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/synth/system.v:1329]
WARNING: [Synth 8-7071] port 'dbg_cmp_byte' of module 'system_axi_ddr_cntrl_0' is unconnected for instance 'axi_ddr_cntrl' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/synth/system.v:1329]
WARNING: [Synth 8-7071] port 'dbg_rd_data' of module 'system_axi_ddr_cntrl_0' is unconnected for instance 'axi_ddr_cntrl' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/synth/system.v:1329]
WARNING: [Synth 8-7071] port 'dbg_cplx_config' of module 'system_axi_ddr_cntrl_0' is unconnected for instance 'axi_ddr_cntrl' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/synth/system.v:1329]
WARNING: [Synth 8-7071] port 'dbg_cplx_status' of module 'system_axi_ddr_cntrl_0' is unconnected for instance 'axi_ddr_cntrl' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/synth/system.v:1329]
WARNING: [Synth 8-7071] port 'dbg_io_address' of module 'system_axi_ddr_cntrl_0' is unconnected for instance 'axi_ddr_cntrl' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/synth/system.v:1329]
WARNING: [Synth 8-7071] port 'dbg_pllGate' of module 'system_axi_ddr_cntrl_0' is unconnected for instance 'axi_ddr_cntrl' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/synth/system.v:1329]
WARNING: [Synth 8-7071] port 'dbg_phy2clb_fixdly_rdy_low' of module 'system_axi_ddr_cntrl_0' is unconnected for instance 'axi_ddr_cntrl' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/synth/system.v:1329]
WARNING: [Synth 8-7071] port 'dbg_phy2clb_fixdly_rdy_upp' of module 'system_axi_ddr_cntrl_0' is unconnected for instance 'axi_ddr_cntrl' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/synth/system.v:1329]
WARNING: [Synth 8-7071] port 'dbg_phy2clb_phy_rdy_low' of module 'system_axi_ddr_cntrl_0' is unconnected for instance 'axi_ddr_cntrl' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/synth/system.v:1329]
WARNING: [Synth 8-7071] port 'dbg_phy2clb_phy_rdy_upp' of module 'system_axi_ddr_cntrl_0' is unconnected for instance 'axi_ddr_cntrl' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/synth/system.v:1329]
WARNING: [Synth 8-7071] port 'cal_r0_status' of module 'system_axi_ddr_cntrl_0' is unconnected for instance 'axi_ddr_cntrl' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/synth/system.v:1329]
WARNING: [Synth 8-7071] port 'cal_post_status' of module 'system_axi_ddr_cntrl_0' is unconnected for instance 'axi_ddr_cntrl' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/synth/system.v:1329]
WARNING: [Synth 8-7071] port 'c0_ddr4_s_axi_bid' of module 'system_axi_ddr_cntrl_0' is unconnected for instance 'axi_ddr_cntrl' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/synth/system.v:1329]
WARNING: [Synth 8-7071] port 'c0_ddr4_s_axi_rid' of module 'system_axi_ddr_cntrl_0' is unconnected for instance 'axi_ddr_cntrl' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/synth/system.v:1329]
WARNING: [Synth 8-7071] port 'dbg_bus' of module 'system_axi_ddr_cntrl_0' is unconnected for instance 'axi_ddr_cntrl' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/synth/system.v:1329]
WARNING: [Synth 8-7023] instance 'axi_ddr_cntrl' of module 'system_axi_ddr_cntrl_0' has 80 connections declared, but only 57 given [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/synth/system.v:1329]
INFO: [Synth 8-6157] synthesizing module 'system_axi_ddr_cntrl_rstgen_0' [D:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.runs/synth_1/.Xil/Vivado-5452-DESKTOP-6IT4G6N/realtime/system_axi_ddr_cntrl_rstgen_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_axi_ddr_cntrl_rstgen_0' (11#1) [D:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.runs/synth_1/.Xil/Vivado-5452-DESKTOP-6IT4G6N/realtime/system_axi_ddr_cntrl_rstgen_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'system_axi_ddr_cntrl_rstgen_0' is unconnected for instance 'axi_ddr_cntrl_rstgen' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/synth/system.v:1387]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'system_axi_ddr_cntrl_rstgen_0' is unconnected for instance 'axi_ddr_cntrl_rstgen' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/synth/system.v:1387]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'system_axi_ddr_cntrl_rstgen_0' is unconnected for instance 'axi_ddr_cntrl_rstgen' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/synth/system.v:1387]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'system_axi_ddr_cntrl_rstgen_0' is unconnected for instance 'axi_ddr_cntrl_rstgen' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/synth/system.v:1387]
WARNING: [Synth 8-7023] instance 'axi_ddr_cntrl_rstgen' of module 'system_axi_ddr_cntrl_rstgen_0' has 10 connections declared, but only 6 given [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/synth/system.v:1387]
INFO: [Synth 8-6157] synthesizing module 'system_axi_ethernet_0' [D:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.runs/synth_1/.Xil/Vivado-5452-DESKTOP-6IT4G6N/realtime/system_axi_ethernet_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_axi_ethernet_0' (12#1) [D:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.runs/synth_1/.Xil/Vivado-5452-DESKTOP-6IT4G6N/realtime/system_axi_ethernet_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mac_irq' of module 'system_axi_ethernet_0' is unconnected for instance 'axi_ethernet' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/synth/system.v:1394]
WARNING: [Synth 8-7071] port 'clk125_out' of module 'system_axi_ethernet_0' is unconnected for instance 'axi_ethernet' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/synth/system.v:1394]
WARNING: [Synth 8-7071] port 'clk625_out' of module 'system_axi_ethernet_0' is unconnected for instance 'axi_ethernet' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/synth/system.v:1394]
WARNING: [Synth 8-7071] port 'clk312_out' of module 'system_axi_ethernet_0' is unconnected for instance 'axi_ethernet' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/synth/system.v:1394]
WARNING: [Synth 8-7071] port 'rst_125_out' of module 'system_axi_ethernet_0' is unconnected for instance 'axi_ethernet' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/synth/system.v:1394]
WARNING: [Synth 8-7071] port 'mmcm_locked_out' of module 'system_axi_ethernet_0' is unconnected for instance 'axi_ethernet' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/synth/system.v:1394]
WARNING: [Synth 8-7071] port 'idelay_rdy_out' of module 'system_axi_ethernet_0' is unconnected for instance 'axi_ethernet' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/synth/system.v:1394]
WARNING: [Synth 8-7023] instance 'axi_ethernet' of module 'system_axi_ethernet_0' has 64 connections declared, but only 57 given [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/synth/system.v:1394]
INFO: [Synth 8-6157] synthesizing module 'system_axi_ethernet_dma_0' [D:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.runs/synth_1/.Xil/Vivado-5452-DESKTOP-6IT4G6N/realtime/system_axi_ethernet_dma_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_axi_ethernet_dma_0' (13#1) [D:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.runs/synth_1/.Xil/Vivado-5452-DESKTOP-6IT4G6N/realtime/system_axi_ethernet_dma_0_stub.v:6]
WARNING: [Synth 8-7071] port 'axi_dma_tstvec' of module 'system_axi_ethernet_dma_0' is unconnected for instance 'axi_ethernet_dma' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/synth/system.v:1452]
WARNING: [Synth 8-7023] instance 'axi_ethernet_dma' of module 'system_axi_ethernet_dma_0' has 106 connections declared, but only 105 given [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/synth/system.v:1452]
INFO: [Synth 8-6157] synthesizing module 'system_axi_gpio_0' [D:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.runs/synth_1/.Xil/Vivado-5452-DESKTOP-6IT4G6N/realtime/system_axi_gpio_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_axi_gpio_0' (14#1) [D:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.runs/synth_1/.Xil/Vivado-5452-DESKTOP-6IT4G6N/realtime/system_axi_gpio_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'system_axi_iic_main_0' [D:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.runs/synth_1/.Xil/Vivado-5452-DESKTOP-6IT4G6N/realtime/system_axi_iic_main_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_axi_iic_main_0' (15#1) [D:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.runs/synth_1/.Xil/Vivado-5452-DESKTOP-6IT4G6N/realtime/system_axi_iic_main_0_stub.v:6]
WARNING: [Synth 8-7071] port 'gpo' of module 'system_axi_iic_main_0' is unconnected for instance 'axi_iic_main' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/synth/system.v:1585]
WARNING: [Synth 8-7023] instance 'axi_iic_main' of module 'system_axi_iic_main_0' has 27 connections declared, but only 26 given [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/synth/system.v:1585]
INFO: [Synth 8-6157] synthesizing module 'system_axi_intc_0' [D:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.runs/synth_1/.Xil/Vivado-5452-DESKTOP-6IT4G6N/realtime/system_axi_intc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_axi_intc_0' (16#1) [D:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.runs/synth_1/.Xil/Vivado-5452-DESKTOP-6IT4G6N/realtime/system_axi_intc_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'system_axi_mem_interconnect_0' [D:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.runs/synth_1/.Xil/Vivado-5452-DESKTOP-6IT4G6N/realtime/system_axi_mem_interconnect_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_axi_mem_interconnect_0' (17#1) [D:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.runs/synth_1/.Xil/Vivado-5452-DESKTOP-6IT4G6N/realtime/system_axi_mem_interconnect_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'system_axi_spi_0' [D:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.runs/synth_1/.Xil/Vivado-5452-DESKTOP-6IT4G6N/realtime/system_axi_spi_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_axi_spi_0' (18#1) [D:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.runs/synth_1/.Xil/Vivado-5452-DESKTOP-6IT4G6N/realtime/system_axi_spi_0_stub.v:6]
WARNING: [Synth 8-7071] port 'io0_t' of module 'system_axi_spi_0' is unconnected for instance 'axi_spi' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/synth/system.v:1818]
WARNING: [Synth 8-7071] port 'io1_o' of module 'system_axi_spi_0' is unconnected for instance 'axi_spi' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/synth/system.v:1818]
WARNING: [Synth 8-7071] port 'io1_t' of module 'system_axi_spi_0' is unconnected for instance 'axi_spi' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/synth/system.v:1818]
WARNING: [Synth 8-7071] port 'sck_t' of module 'system_axi_spi_0' is unconnected for instance 'axi_spi' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/synth/system.v:1818]
WARNING: [Synth 8-7071] port 'ss_t' of module 'system_axi_spi_0' is unconnected for instance 'axi_spi' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/synth/system.v:1818]
WARNING: [Synth 8-7023] instance 'axi_spi' of module 'system_axi_spi_0' has 33 connections declared, but only 28 given [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/synth/system.v:1818]
INFO: [Synth 8-6157] synthesizing module 'system_axi_sysid_0_0' [D:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.runs/synth_1/.Xil/Vivado-5452-DESKTOP-6IT4G6N/realtime/system_axi_sysid_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_axi_sysid_0_0' (19#1) [D:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.runs/synth_1/.Xil/Vivado-5452-DESKTOP-6IT4G6N/realtime/system_axi_sysid_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'system_axi_timer_0' [D:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.runs/synth_1/.Xil/Vivado-5452-DESKTOP-6IT4G6N/realtime/system_axi_timer_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_axi_timer_0' (20#1) [D:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.runs/synth_1/.Xil/Vivado-5452-DESKTOP-6IT4G6N/realtime/system_axi_timer_0_stub.v:6]
WARNING: [Synth 8-7071] port 'generateout0' of module 'system_axi_timer_0' is unconnected for instance 'axi_timer' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/synth/system.v:1872]
WARNING: [Synth 8-7071] port 'generateout1' of module 'system_axi_timer_0' is unconnected for instance 'axi_timer' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/synth/system.v:1872]
WARNING: [Synth 8-7071] port 'pwm0' of module 'system_axi_timer_0' is unconnected for instance 'axi_timer' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/synth/system.v:1872]
WARNING: [Synth 8-7023] instance 'axi_timer' of module 'system_axi_timer_0' has 26 connections declared, but only 23 given [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/synth/system.v:1872]
INFO: [Synth 8-6157] synthesizing module 'system_axi_uart_0' [D:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.runs/synth_1/.Xil/Vivado-5452-DESKTOP-6IT4G6N/realtime/system_axi_uart_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_axi_uart_0' (21#1) [D:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.runs/synth_1/.Xil/Vivado-5452-DESKTOP-6IT4G6N/realtime/system_axi_uart_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'system_rom_sys_0_0' [D:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.runs/synth_1/.Xil/Vivado-5452-DESKTOP-6IT4G6N/realtime/system_rom_sys_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_rom_sys_0_0' (22#1) [D:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.runs/synth_1/.Xil/Vivado-5452-DESKTOP-6IT4G6N/realtime/system_rom_sys_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'system_sys_200m_rstgen_0' [D:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.runs/synth_1/.Xil/Vivado-5452-DESKTOP-6IT4G6N/realtime/system_sys_200m_rstgen_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_sys_200m_rstgen_0' (23#1) [D:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.runs/synth_1/.Xil/Vivado-5452-DESKTOP-6IT4G6N/realtime/system_sys_200m_rstgen_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'system_sys_200m_rstgen_0' is unconnected for instance 'sys_200m_rstgen' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/synth/system.v:1923]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'system_sys_200m_rstgen_0' is unconnected for instance 'sys_200m_rstgen' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/synth/system.v:1923]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'system_sys_200m_rstgen_0' is unconnected for instance 'sys_200m_rstgen' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/synth/system.v:1923]
WARNING: [Synth 8-7023] instance 'sys_200m_rstgen' of module 'system_sys_200m_rstgen_0' has 10 connections declared, but only 7 given [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/synth/system.v:1923]
INFO: [Synth 8-6157] synthesizing module 'system_sys_concat_intc_0' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_sys_concat_intc_0/synth/system_sys_concat_intc_0.v:60]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_4_xlconcat' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_4_xlconcat' (24#1) [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'system_sys_concat_intc_0' (25#1) [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_sys_concat_intc_0/synth/system_sys_concat_intc_0.v:60]
INFO: [Synth 8-6157] synthesizing module 'system_sys_dlmb_0' [D:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.runs/synth_1/.Xil/Vivado-5452-DESKTOP-6IT4G6N/realtime/system_sys_dlmb_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_sys_dlmb_0' (26#1) [D:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.runs/synth_1/.Xil/Vivado-5452-DESKTOP-6IT4G6N/realtime/system_sys_dlmb_0_stub.v:6]
WARNING: [Synth 8-7071] port 'LMB_Rst' of module 'system_sys_dlmb_0' is unconnected for instance 'sys_dlmb' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/synth/system.v:1949]
WARNING: [Synth 8-7023] instance 'sys_dlmb' of module 'system_sys_dlmb_0' has 25 connections declared, but only 24 given [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/synth/system.v:1949]
INFO: [Synth 8-6157] synthesizing module 'system_sys_dlmb_cntlr_0' [D:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.runs/synth_1/.Xil/Vivado-5452-DESKTOP-6IT4G6N/realtime/system_sys_dlmb_cntlr_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_sys_dlmb_cntlr_0' (27#1) [D:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.runs/synth_1/.Xil/Vivado-5452-DESKTOP-6IT4G6N/realtime/system_sys_dlmb_cntlr_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'system_sys_ilmb_0' [D:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.runs/synth_1/.Xil/Vivado-5452-DESKTOP-6IT4G6N/realtime/system_sys_ilmb_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_sys_ilmb_0' (28#1) [D:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.runs/synth_1/.Xil/Vivado-5452-DESKTOP-6IT4G6N/realtime/system_sys_ilmb_0_stub.v:6]
WARNING: [Synth 8-7071] port 'LMB_Rst' of module 'system_sys_ilmb_0' is unconnected for instance 'sys_ilmb' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/synth/system.v:1997]
WARNING: [Synth 8-7023] instance 'sys_ilmb' of module 'system_sys_ilmb_0' has 25 connections declared, but only 24 given [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/synth/system.v:1997]
INFO: [Synth 8-6157] synthesizing module 'system_sys_ilmb_cntlr_0' [D:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.runs/synth_1/.Xil/Vivado-5452-DESKTOP-6IT4G6N/realtime/system_sys_ilmb_cntlr_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_sys_ilmb_cntlr_0' (29#1) [D:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.runs/synth_1/.Xil/Vivado-5452-DESKTOP-6IT4G6N/realtime/system_sys_ilmb_cntlr_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'system_sys_lmb_bram_0' [D:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.runs/synth_1/.Xil/Vivado-5452-DESKTOP-6IT4G6N/realtime/system_sys_lmb_bram_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_sys_lmb_bram_0' (30#1) [D:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.runs/synth_1/.Xil/Vivado-5452-DESKTOP-6IT4G6N/realtime/system_sys_lmb_bram_0_stub.v:6]
WARNING: [Synth 8-7071] port 'rsta_busy' of module 'system_sys_lmb_bram_0' is unconnected for instance 'sys_lmb_bram' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/synth/system.v:2043]
WARNING: [Synth 8-7071] port 'rstb_busy' of module 'system_sys_lmb_bram_0' is unconnected for instance 'sys_lmb_bram' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/synth/system.v:2043]
WARNING: [Synth 8-7023] instance 'sys_lmb_bram' of module 'system_sys_lmb_bram_0' has 16 connections declared, but only 14 given [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/synth/system.v:2043]
INFO: [Synth 8-6157] synthesizing module 'system_sys_mb_0' [D:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.runs/synth_1/.Xil/Vivado-5452-DESKTOP-6IT4G6N/realtime/system_sys_mb_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_sys_mb_0' (31#1) [D:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.runs/synth_1/.Xil/Vivado-5452-DESKTOP-6IT4G6N/realtime/system_sys_mb_0_stub.v:6]
WARNING: [Synth 8-7071] port 'Interrupt_Ack' of module 'system_sys_mb_0' is unconnected for instance 'sys_mb' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/synth/system.v:2060]
WARNING: [Synth 8-7071] port 'M_AXI_IC_AWID' of module 'system_sys_mb_0' is unconnected for instance 'sys_mb' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/synth/system.v:2060]
WARNING: [Synth 8-7071] port 'M_AXI_IC_AWADDR' of module 'system_sys_mb_0' is unconnected for instance 'sys_mb' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/synth/system.v:2060]
WARNING: [Synth 8-7071] port 'M_AXI_IC_AWLEN' of module 'system_sys_mb_0' is unconnected for instance 'sys_mb' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/synth/system.v:2060]
WARNING: [Synth 8-7071] port 'M_AXI_IC_AWSIZE' of module 'system_sys_mb_0' is unconnected for instance 'sys_mb' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/synth/system.v:2060]
WARNING: [Synth 8-7071] port 'M_AXI_IC_AWBURST' of module 'system_sys_mb_0' is unconnected for instance 'sys_mb' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/synth/system.v:2060]
WARNING: [Synth 8-7071] port 'M_AXI_IC_AWLOCK' of module 'system_sys_mb_0' is unconnected for instance 'sys_mb' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/synth/system.v:2060]
WARNING: [Synth 8-7071] port 'M_AXI_IC_AWCACHE' of module 'system_sys_mb_0' is unconnected for instance 'sys_mb' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/synth/system.v:2060]
WARNING: [Synth 8-7071] port 'M_AXI_IC_AWPROT' of module 'system_sys_mb_0' is unconnected for instance 'sys_mb' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/synth/system.v:2060]
WARNING: [Synth 8-7071] port 'M_AXI_IC_AWQOS' of module 'system_sys_mb_0' is unconnected for instance 'sys_mb' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/synth/system.v:2060]
WARNING: [Synth 8-7071] port 'M_AXI_IC_AWVALID' of module 'system_sys_mb_0' is unconnected for instance 'sys_mb' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/synth/system.v:2060]
WARNING: [Synth 8-7071] port 'M_AXI_IC_WDATA' of module 'system_sys_mb_0' is unconnected for instance 'sys_mb' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/synth/system.v:2060]
WARNING: [Synth 8-7071] port 'M_AXI_IC_WSTRB' of module 'system_sys_mb_0' is unconnected for instance 'sys_mb' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/synth/system.v:2060]
WARNING: [Synth 8-7071] port 'M_AXI_IC_WLAST' of module 'system_sys_mb_0' is unconnected for instance 'sys_mb' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/synth/system.v:2060]
WARNING: [Synth 8-7071] port 'M_AXI_IC_WVALID' of module 'system_sys_mb_0' is unconnected for instance 'sys_mb' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/synth/system.v:2060]
WARNING: [Synth 8-7071] port 'M_AXI_IC_BREADY' of module 'system_sys_mb_0' is unconnected for instance 'sys_mb' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/synth/system.v:2060]
WARNING: [Synth 8-7071] port 'M_AXI_IC_ARID' of module 'system_sys_mb_0' is unconnected for instance 'sys_mb' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/synth/system.v:2060]
WARNING: [Synth 8-7071] port 'M_AXI_DC_AWID' of module 'system_sys_mb_0' is unconnected for instance 'sys_mb' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/synth/system.v:2060]
WARNING: [Synth 8-7071] port 'M_AXI_DC_ARID' of module 'system_sys_mb_0' is unconnected for instance 'sys_mb' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/synth/system.v:2060]
WARNING: [Synth 8-7023] instance 'sys_mb' of module 'system_sys_mb_0' has 126 connections declared, but only 107 given [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/synth/system.v:2060]
INFO: [Synth 8-6157] synthesizing module 'system_sys_mb_debug_0' [D:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.runs/synth_1/.Xil/Vivado-5452-DESKTOP-6IT4G6N/realtime/system_sys_mb_debug_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_sys_mb_debug_0' (32#1) [D:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.runs/synth_1/.Xil/Vivado-5452-DESKTOP-6IT4G6N/realtime/system_sys_mb_debug_0_stub.v:6]
WARNING: [Synth 8-7071] port 'Interrupt' of module 'system_sys_mb_debug_0' is unconnected for instance 'sys_mb_debug' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/synth/system.v:2168]
WARNING: [Synth 8-7023] instance 'sys_mb_debug' of module 'system_sys_mb_debug_0' has 30 connections declared, but only 29 given [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/synth/system.v:2168]
INFO: [Synth 8-6157] synthesizing module 'system_sys_rstgen_0' [D:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.runs/synth_1/.Xil/Vivado-5452-DESKTOP-6IT4G6N/realtime/system_sys_rstgen_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_sys_rstgen_0' (33#1) [D:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.runs/synth_1/.Xil/Vivado-5452-DESKTOP-6IT4G6N/realtime/system_sys_rstgen_0_stub.v:6]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'system_sys_rstgen_0' is unconnected for instance 'sys_rstgen' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/synth/system.v:2198]
WARNING: [Synth 8-7023] instance 'sys_rstgen' of module 'system_sys_rstgen_0' has 10 connections declared, but only 9 given [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/synth/system.v:2198]
INFO: [Synth 8-6157] synthesizing module 'system_util_ad9361_adc_fifo_0' [D:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.runs/synth_1/.Xil/Vivado-5452-DESKTOP-6IT4G6N/realtime/system_util_ad9361_adc_fifo_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_util_ad9361_adc_fifo_0' (34#1) [D:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.runs/synth_1/.Xil/Vivado-5452-DESKTOP-6IT4G6N/realtime/system_util_ad9361_adc_fifo_0_stub.v:6]
WARNING: [Synth 8-7071] port 'dout_valid_1' of module 'system_util_ad9361_adc_fifo_0' is unconnected for instance 'util_ad9361_adc_fifo' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/synth/system.v:2208]
WARNING: [Synth 8-7071] port 'dout_valid_2' of module 'system_util_ad9361_adc_fifo_0' is unconnected for instance 'util_ad9361_adc_fifo' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/synth/system.v:2208]
WARNING: [Synth 8-7071] port 'dout_valid_3' of module 'system_util_ad9361_adc_fifo_0' is unconnected for instance 'util_ad9361_adc_fifo' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/synth/system.v:2208]
WARNING: [Synth 8-7023] instance 'util_ad9361_adc_fifo' of module 'system_util_ad9361_adc_fifo_0' has 30 connections declared, but only 27 given [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/synth/system.v:2208]
INFO: [Synth 8-6157] synthesizing module 'system_util_ad9361_adc_pack_0' [D:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.runs/synth_1/.Xil/Vivado-5452-DESKTOP-6IT4G6N/realtime/system_util_ad9361_adc_pack_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_util_ad9361_adc_pack_0' (35#1) [D:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.runs/synth_1/.Xil/Vivado-5452-DESKTOP-6IT4G6N/realtime/system_util_ad9361_adc_pack_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'system_util_ad9361_dac_upack_0' [D:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.runs/synth_1/.Xil/Vivado-5452-DESKTOP-6IT4G6N/realtime/system_util_ad9361_dac_upack_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_util_ad9361_dac_upack_0' (36#1) [D:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.runs/synth_1/.Xil/Vivado-5452-DESKTOP-6IT4G6N/realtime/system_util_ad9361_dac_upack_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'system_util_ad9361_divclk_0' [D:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.runs/synth_1/.Xil/Vivado-5452-DESKTOP-6IT4G6N/realtime/system_util_ad9361_divclk_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_util_ad9361_divclk_0' (37#1) [D:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.runs/synth_1/.Xil/Vivado-5452-DESKTOP-6IT4G6N/realtime/system_util_ad9361_divclk_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'system_util_ad9361_divclk_reset_0' [D:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.runs/synth_1/.Xil/Vivado-5452-DESKTOP-6IT4G6N/realtime/system_util_ad9361_divclk_reset_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_util_ad9361_divclk_reset_0' (38#1) [D:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.runs/synth_1/.Xil/Vivado-5452-DESKTOP-6IT4G6N/realtime/system_util_ad9361_divclk_reset_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'system_util_ad9361_divclk_reset_0' is unconnected for instance 'util_ad9361_divclk_reset' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/synth/system.v:2274]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'system_util_ad9361_divclk_reset_0' is unconnected for instance 'util_ad9361_divclk_reset' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/synth/system.v:2274]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'system_util_ad9361_divclk_reset_0' is unconnected for instance 'util_ad9361_divclk_reset' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/synth/system.v:2274]
WARNING: [Synth 8-7023] instance 'util_ad9361_divclk_reset' of module 'system_util_ad9361_divclk_reset_0' has 10 connections declared, but only 7 given [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/synth/system.v:2274]
INFO: [Synth 8-6157] synthesizing module 'system_util_ad9361_divclk_sel_0' [D:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.runs/synth_1/.Xil/Vivado-5452-DESKTOP-6IT4G6N/realtime/system_util_ad9361_divclk_sel_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_util_ad9361_divclk_sel_0' (39#1) [D:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.runs/synth_1/.Xil/Vivado-5452-DESKTOP-6IT4G6N/realtime/system_util_ad9361_divclk_sel_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'system_util_ad9361_divclk_sel_concat_0' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_util_ad9361_divclk_sel_concat_0/synth/system_util_ad9361_divclk_sel_concat_0.v:60]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_4_xlconcat__parameterized0' [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_4_xlconcat__parameterized0' (39#1) [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'system_util_ad9361_divclk_sel_concat_0' (40#1) [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_util_ad9361_divclk_sel_concat_0/synth/system_util_ad9361_divclk_sel_concat_0.v:60]
INFO: [Synth 8-6157] synthesizing module 'system_util_ad9361_tdd_sync_0' [D:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.runs/synth_1/.Xil/Vivado-5452-DESKTOP-6IT4G6N/realtime/system_util_ad9361_tdd_sync_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_util_ad9361_tdd_sync_0' (41#1) [D:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.runs/synth_1/.Xil/Vivado-5452-DESKTOP-6IT4G6N/realtime/system_util_ad9361_tdd_sync_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system' (42#1) [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/synth/system.v:13]
INFO: [Synth 8-6155] done synthesizing module 'system_wrapper' (43#1) [D:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.srcs/sources_1/imports/hdl/system_wrapper.v:12]
INFO: [Synth 8-6155] done synthesizing module 'system_top' (44#1) [d:/projects/adi_hdl/projects/fmcomms2/kcu105/system_top.v:38]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1443.746 ; gain = 281.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1461.637 ; gain = 299.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1461.637 ; gain = 299.375
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.063 . Memory (MB): peak = 1461.637 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_sys_mb_0/system_sys_mb_0/system_sys_mb_0_in_context.xdc] for cell 'i_system_wrapper/system_i/sys_mb'
Finished Parsing XDC File [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_sys_mb_0/system_sys_mb_0/system_sys_mb_0_in_context.xdc] for cell 'i_system_wrapper/system_i/sys_mb'
Parsing XDC File [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_sys_dlmb_0/system_sys_dlmb_0/system_sys_dlmb_0_in_context.xdc] for cell 'i_system_wrapper/system_i/sys_dlmb'
Finished Parsing XDC File [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_sys_dlmb_0/system_sys_dlmb_0/system_sys_dlmb_0_in_context.xdc] for cell 'i_system_wrapper/system_i/sys_dlmb'
Parsing XDC File [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_sys_ilmb_0/system_sys_ilmb_0/system_sys_dlmb_0_in_context.xdc] for cell 'i_system_wrapper/system_i/sys_ilmb'
Finished Parsing XDC File [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_sys_ilmb_0/system_sys_ilmb_0/system_sys_dlmb_0_in_context.xdc] for cell 'i_system_wrapper/system_i/sys_ilmb'
Parsing XDC File [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_sys_dlmb_cntlr_0/system_sys_dlmb_cntlr_0/system_sys_dlmb_cntlr_0_in_context.xdc] for cell 'i_system_wrapper/system_i/sys_dlmb_cntlr'
Finished Parsing XDC File [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_sys_dlmb_cntlr_0/system_sys_dlmb_cntlr_0/system_sys_dlmb_cntlr_0_in_context.xdc] for cell 'i_system_wrapper/system_i/sys_dlmb_cntlr'
Parsing XDC File [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_sys_ilmb_cntlr_0/system_sys_ilmb_cntlr_0/system_sys_ilmb_cntlr_0_in_context.xdc] for cell 'i_system_wrapper/system_i/sys_ilmb_cntlr'
Finished Parsing XDC File [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_sys_ilmb_cntlr_0/system_sys_ilmb_cntlr_0/system_sys_ilmb_cntlr_0_in_context.xdc] for cell 'i_system_wrapper/system_i/sys_ilmb_cntlr'
Parsing XDC File [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_sys_lmb_bram_0/system_sys_lmb_bram_0/system_sys_lmb_bram_0_in_context.xdc] for cell 'i_system_wrapper/system_i/sys_lmb_bram'
Finished Parsing XDC File [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_sys_lmb_bram_0/system_sys_lmb_bram_0/system_sys_lmb_bram_0_in_context.xdc] for cell 'i_system_wrapper/system_i/sys_lmb_bram'
Parsing XDC File [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_sys_mb_debug_0/system_sys_mb_debug_0/system_sys_mb_debug_0_in_context.xdc] for cell 'i_system_wrapper/system_i/sys_mb_debug'
Finished Parsing XDC File [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_sys_mb_debug_0/system_sys_mb_debug_0/system_sys_mb_debug_0_in_context.xdc] for cell 'i_system_wrapper/system_i/sys_mb_debug'
Parsing XDC File [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_sys_rstgen_0/system_sys_rstgen_0/system_sys_rstgen_0_in_context.xdc] for cell 'i_system_wrapper/system_i/sys_rstgen'
Finished Parsing XDC File [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_sys_rstgen_0/system_sys_rstgen_0/system_sys_rstgen_0_in_context.xdc] for cell 'i_system_wrapper/system_i/sys_rstgen'
Parsing XDC File [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_sys_200m_rstgen_0/system_sys_200m_rstgen_0/system_sys_200m_rstgen_0_in_context.xdc] for cell 'i_system_wrapper/system_i/sys_200m_rstgen'
Finished Parsing XDC File [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_sys_200m_rstgen_0/system_sys_200m_rstgen_0/system_sys_200m_rstgen_0_in_context.xdc] for cell 'i_system_wrapper/system_i/sys_200m_rstgen'
Parsing XDC File [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc] for cell 'i_system_wrapper/system_i/axi_ddr_cntrl'
Finished Parsing XDC File [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc] for cell 'i_system_wrapper/system_i/axi_ddr_cntrl'
Parsing XDC File [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_rstgen_0/system_axi_ddr_cntrl_rstgen_0/system_axi_ddr_cntrl_rstgen_0_in_context.xdc] for cell 'i_system_wrapper/system_i/axi_ddr_cntrl_rstgen'
Finished Parsing XDC File [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_rstgen_0/system_axi_ddr_cntrl_rstgen_0/system_axi_ddr_cntrl_rstgen_0_in_context.xdc] for cell 'i_system_wrapper/system_i/axi_ddr_cntrl_rstgen'
Parsing XDC File [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ethernet_0/system_axi_ethernet_0/system_axi_ethernet_0_in_context.xdc] for cell 'i_system_wrapper/system_i/axi_ethernet'
Finished Parsing XDC File [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ethernet_0/system_axi_ethernet_0/system_axi_ethernet_0_in_context.xdc] for cell 'i_system_wrapper/system_i/axi_ethernet'
Parsing XDC File [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ethernet_dma_0/system_axi_ethernet_dma_0/system_axi_ethernet_dma_0_in_context.xdc] for cell 'i_system_wrapper/system_i/axi_ethernet_dma'
Finished Parsing XDC File [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ethernet_dma_0/system_axi_ethernet_dma_0/system_axi_ethernet_dma_0_in_context.xdc] for cell 'i_system_wrapper/system_i/axi_ethernet_dma'
Parsing XDC File [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_iic_main_0/system_axi_iic_main_0/system_axi_iic_main_0_in_context.xdc] for cell 'i_system_wrapper/system_i/axi_iic_main'
Finished Parsing XDC File [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_iic_main_0/system_axi_iic_main_0/system_axi_iic_main_0_in_context.xdc] for cell 'i_system_wrapper/system_i/axi_iic_main'
Parsing XDC File [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_uart_0/system_axi_uart_0/system_axi_uart_0_in_context.xdc] for cell 'i_system_wrapper/system_i/axi_uart'
Finished Parsing XDC File [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_uart_0/system_axi_uart_0/system_axi_uart_0_in_context.xdc] for cell 'i_system_wrapper/system_i/axi_uart'
Parsing XDC File [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_timer_0/system_axi_timer_0/system_axi_timer_0_in_context.xdc] for cell 'i_system_wrapper/system_i/axi_timer'
Finished Parsing XDC File [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_timer_0/system_axi_timer_0/system_axi_timer_0_in_context.xdc] for cell 'i_system_wrapper/system_i/axi_timer'
Parsing XDC File [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_spi_0/system_axi_spi_0/system_axi_spi_0_in_context.xdc] for cell 'i_system_wrapper/system_i/axi_spi'
Finished Parsing XDC File [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_spi_0/system_axi_spi_0/system_axi_spi_0_in_context.xdc] for cell 'i_system_wrapper/system_i/axi_spi'
Parsing XDC File [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_gpio_0/system_axi_gpio_0/system_axi_gpio_0_in_context.xdc] for cell 'i_system_wrapper/system_i/axi_gpio'
Finished Parsing XDC File [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_gpio_0/system_axi_gpio_0/system_axi_gpio_0_in_context.xdc] for cell 'i_system_wrapper/system_i/axi_gpio'
Parsing XDC File [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_intc_0/system_axi_intc_0/system_axi_intc_0_in_context.xdc] for cell 'i_system_wrapper/system_i/axi_intc'
Finished Parsing XDC File [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_intc_0/system_axi_intc_0/system_axi_intc_0_in_context.xdc] for cell 'i_system_wrapper/system_i/axi_intc'
Parsing XDC File [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_sysid_0_0/system_axi_sysid_0_0/system_axi_sysid_0_0_in_context.xdc] for cell 'i_system_wrapper/system_i/axi_sysid_0'
Finished Parsing XDC File [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_sysid_0_0/system_axi_sysid_0_0/system_axi_sysid_0_0_in_context.xdc] for cell 'i_system_wrapper/system_i/axi_sysid_0'
Parsing XDC File [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_rom_sys_0_0/system_rom_sys_0_0/system_rom_sys_0_0_in_context.xdc] for cell 'i_system_wrapper/system_i/rom_sys_0'
Finished Parsing XDC File [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_rom_sys_0_0/system_rom_sys_0_0/system_rom_sys_0_0_in_context.xdc] for cell 'i_system_wrapper/system_i/rom_sys_0'
Parsing XDC File [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_cpu_interconnect_0/system_axi_cpu_interconnect_0/system_axi_cpu_interconnect_0_in_context.xdc] for cell 'i_system_wrapper/system_i/axi_cpu_interconnect'
Finished Parsing XDC File [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_cpu_interconnect_0/system_axi_cpu_interconnect_0/system_axi_cpu_interconnect_0_in_context.xdc] for cell 'i_system_wrapper/system_i/axi_cpu_interconnect'
Parsing XDC File [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_mem_interconnect_0/system_axi_mem_interconnect_0/system_axi_mem_interconnect_0_in_context.xdc] for cell 'i_system_wrapper/system_i/axi_mem_interconnect'
Finished Parsing XDC File [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_mem_interconnect_0/system_axi_mem_interconnect_0/system_axi_mem_interconnect_0_in_context.xdc] for cell 'i_system_wrapper/system_i/axi_mem_interconnect'
Parsing XDC File [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ad9361_0/system_axi_ad9361_0/system_axi_ad9361_0_in_context.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361'
Finished Parsing XDC File [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ad9361_0/system_axi_ad9361_0/system_axi_ad9361_0_in_context.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361'
Parsing XDC File [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_util_ad9361_tdd_sync_0/system_util_ad9361_tdd_sync_0/system_util_ad9361_tdd_sync_0_in_context.xdc] for cell 'i_system_wrapper/system_i/util_ad9361_tdd_sync'
Finished Parsing XDC File [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_util_ad9361_tdd_sync_0/system_util_ad9361_tdd_sync_0/system_util_ad9361_tdd_sync_0_in_context.xdc] for cell 'i_system_wrapper/system_i/util_ad9361_tdd_sync'
Parsing XDC File [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_util_ad9361_divclk_sel_0/system_util_ad9361_divclk_sel_0/system_util_ad9361_divclk_sel_0_in_context.xdc] for cell 'i_system_wrapper/system_i/util_ad9361_divclk_sel'
Finished Parsing XDC File [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_util_ad9361_divclk_sel_0/system_util_ad9361_divclk_sel_0/system_util_ad9361_divclk_sel_0_in_context.xdc] for cell 'i_system_wrapper/system_i/util_ad9361_divclk_sel'
Parsing XDC File [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_util_ad9361_divclk_0/system_util_ad9361_divclk_0/system_util_ad9361_divclk_0_in_context.xdc] for cell 'i_system_wrapper/system_i/util_ad9361_divclk'
Finished Parsing XDC File [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_util_ad9361_divclk_0/system_util_ad9361_divclk_0/system_util_ad9361_divclk_0_in_context.xdc] for cell 'i_system_wrapper/system_i/util_ad9361_divclk'
Parsing XDC File [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_util_ad9361_divclk_reset_0/system_util_ad9361_divclk_reset_0/system_util_ad9361_divclk_reset_0_in_context.xdc] for cell 'i_system_wrapper/system_i/util_ad9361_divclk_reset'
Finished Parsing XDC File [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_util_ad9361_divclk_reset_0/system_util_ad9361_divclk_reset_0/system_util_ad9361_divclk_reset_0_in_context.xdc] for cell 'i_system_wrapper/system_i/util_ad9361_divclk_reset'
Parsing XDC File [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_util_ad9361_adc_fifo_0/system_util_ad9361_adc_fifo_0/system_util_ad9361_adc_fifo_0_in_context.xdc] for cell 'i_system_wrapper/system_i/util_ad9361_adc_fifo'
Finished Parsing XDC File [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_util_ad9361_adc_fifo_0/system_util_ad9361_adc_fifo_0/system_util_ad9361_adc_fifo_0_in_context.xdc] for cell 'i_system_wrapper/system_i/util_ad9361_adc_fifo'
Parsing XDC File [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_util_ad9361_adc_pack_0/system_util_ad9361_adc_pack_0/system_util_ad9361_adc_pack_0_in_context.xdc] for cell 'i_system_wrapper/system_i/util_ad9361_adc_pack'
Finished Parsing XDC File [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_util_ad9361_adc_pack_0/system_util_ad9361_adc_pack_0/system_util_ad9361_adc_pack_0_in_context.xdc] for cell 'i_system_wrapper/system_i/util_ad9361_adc_pack'
Parsing XDC File [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_in_context.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361_adc_dma'
Finished Parsing XDC File [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_in_context.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361_adc_dma'
Parsing XDC File [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ad9361_dac_fifo_0/system_axi_ad9361_dac_fifo_0/system_axi_ad9361_dac_fifo_0_in_context.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361_dac_fifo'
Finished Parsing XDC File [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ad9361_dac_fifo_0/system_axi_ad9361_dac_fifo_0/system_axi_ad9361_dac_fifo_0_in_context.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361_dac_fifo'
Parsing XDC File [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_util_ad9361_dac_upack_0/system_util_ad9361_dac_upack_0/system_util_ad9361_dac_upack_0_in_context.xdc] for cell 'i_system_wrapper/system_i/util_ad9361_dac_upack'
Finished Parsing XDC File [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_util_ad9361_dac_upack_0/system_util_ad9361_dac_upack_0/system_util_ad9361_dac_upack_0_in_context.xdc] for cell 'i_system_wrapper/system_i/util_ad9361_dac_upack'
Parsing XDC File [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_in_context.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361_dac_dma'
Finished Parsing XDC File [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_in_context.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361_dac_dma'
Parsing XDC File [d:/projects/adi_hdl/projects/fmcomms2/kcu105/system_constr.xdc]
Finished Parsing XDC File [d:/projects/adi_hdl/projects/fmcomms2/kcu105/system_constr.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/projects/adi_hdl/projects/fmcomms2/kcu105/system_constr.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [D:/projects/adi_hdl/projects/common/kcu105/kcu105_system_constr.xdc]
Finished Parsing XDC File [D:/projects/adi_hdl/projects/common/kcu105/kcu105_system_constr.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/projects/adi_hdl/projects/common/kcu105/kcu105_system_constr.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [D:/projects/adi_hdl/projects/common/kcu105/kcu105_system_lutram_constr.xdc]
Finished Parsing XDC File [D:/projects/adi_hdl/projects/common/kcu105/kcu105_system_lutram_constr.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/projects/adi_hdl/projects/common/kcu105/kcu105_system_lutram_constr.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [D:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1515.289 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  IOBUF => IOBUF (IBUFCTRL, INBUF, OBUFT): 3 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 1515.289 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'i_system_wrapper/system_i/axi_cpu_interconnect' at clock pin 'aclk' is different from the actual clock period '9.996', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'i_system_wrapper/system_i/axi_ethernet' at clock pin 'axis_clk' is different from the actual clock period '9.996', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'i_system_wrapper/system_i/axi_ethernet_dma' at clock pin 'm_axi_mm2s_aclk' is different from the actual clock period '9.996', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'i_system_wrapper/system_i/axi_gpio' at clock pin 's_axi_aclk' is different from the actual clock period '9.996', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'i_system_wrapper/system_i/axi_iic_main' at clock pin 's_axi_aclk' is different from the actual clock period '9.996', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'i_system_wrapper/system_i/axi_intc' at clock pin 's_axi_aclk' is different from the actual clock period '9.996', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'i_system_wrapper/system_i/axi_spi' at clock pin 'ext_spi_clk' is different from the actual clock period '9.996', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'i_system_wrapper/system_i/axi_timer' at clock pin 's_axi_aclk' is different from the actual clock period '9.996', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'i_system_wrapper/system_i/axi_uart' at clock pin 's_axi_aclk' is different from the actual clock period '9.996', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '5.000' specified during out-of-context synthesis of instance 'i_system_wrapper/system_i/sys_200m_rstgen' at clock pin 'slowest_sync_clk' is different from the actual clock period '4.998', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'i_system_wrapper/system_i/sys_dlmb' at clock pin 'LMB_Clk' is different from the actual clock period '9.996', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'i_system_wrapper/system_i/sys_dlmb_cntlr' at clock pin 'LMB_Clk' is different from the actual clock period '9.996', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'i_system_wrapper/system_i/sys_ilmb' at clock pin 'LMB_Clk' is different from the actual clock period '9.996', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'i_system_wrapper/system_i/sys_ilmb_cntlr' at clock pin 'LMB_Clk' is different from the actual clock period '9.996', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'i_system_wrapper/system_i/sys_lmb_bram' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'i_system_wrapper/system_i/sys_mb' at clock pin 'Clk' is different from the actual clock period '9.996', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'i_system_wrapper/system_i/sys_mb_debug' at clock pin 'S_AXI_ACLK' is different from the actual clock period '9.996', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'i_system_wrapper/system_i/sys_rstgen' at clock pin 'slowest_sync_clk' is different from the actual clock period '9.996', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1515.488 ; gain = 353.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcku040-ffva1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1515.488 ; gain = 353.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_act_n. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_act_n. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_addr[0]. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_addr[0]. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_addr[10]. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_addr[10]. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_addr[11]. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_addr[11]. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_addr[12]. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_addr[12]. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_addr[13]. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_addr[13]. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_addr[14]. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 18).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_addr[14]. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 19).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_addr[15]. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 20).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_addr[15]. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 21).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_addr[16]. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 22).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_addr[16]. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 23).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_addr[1]. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 24).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_addr[1]. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 25).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_addr[2]. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 26).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_addr[2]. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 27).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_addr[3]. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 28).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_addr[3]. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 29).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_addr[4]. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 30).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_addr[4]. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 31).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_addr[5]. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 32).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_addr[5]. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 33).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_addr[6]. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 34).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_addr[6]. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 35).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_addr[7]. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 36).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_addr[7]. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 37).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_addr[8]. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 38).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_addr[8]. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 39).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_addr[9]. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 40).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_addr[9]. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 41).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_ba[0]. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 42).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_ba[0]. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 43).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_ba[1]. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 44).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_ba[1]. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 45).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_bg[0]. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 46).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_bg[0]. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 47).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_ck_n. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 48).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_ck_n. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 49).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_ck_p. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 50).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_ck_p. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 51).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_cke[0]. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 52).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_cke[0]. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 53).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_cs_n[0]. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 54).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_cs_n[0]. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 55).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dm_n[0]. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 56).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dm_n[0]. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 57).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dm_n[1]. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 58).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dm_n[1]. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 59).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dm_n[2]. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 60).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dm_n[2]. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 61).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dm_n[3]. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 62).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dm_n[3]. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 63).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dm_n[4]. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 64).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dm_n[4]. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 65).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dm_n[5]. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 66).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dm_n[5]. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 67).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dm_n[6]. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 68).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dm_n[6]. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 69).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dm_n[7]. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 70).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dm_n[7]. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 71).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dq[0]. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 72).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dq[0]. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 73).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dq[10]. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 74).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dq[10]. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 75).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dq[11]. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 76).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dq[11]. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 77).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dq[12]. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 78).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dq[12]. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 79).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dq[13]. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 80).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dq[13]. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 81).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dq[14]. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 82).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dq[14]. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 83).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dq[15]. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 84).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dq[15]. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 85).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dq[16]. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 86).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dq[16]. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 87).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dq[17]. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 88).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dq[17]. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 89).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dq[18]. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 90).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dq[18]. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 91).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dq[19]. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 92).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dq[19]. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 93).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dq[1]. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 94).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dq[1]. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 95).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dq[20]. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 96).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dq[20]. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 97).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dq[21]. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 98).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dq[21]. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 99).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dq[22]. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 100).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dq[22]. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 101).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dq[23]. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 102).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dq[23]. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 103).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dq[24]. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 104).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dq[24]. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 105).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dq[25]. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 106).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dq[25]. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 107).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dq[26]. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 108).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dq[26]. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 109).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dq[27]. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 110).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dq[27]. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 111).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dq[28]. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 112).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dq[28]. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 113).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dq[29]. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 114).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dq[29]. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 115).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dq[2]. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 116).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dq[2]. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 117).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dq[30]. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 118).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dq[30]. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 119).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dq[31]. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 120).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dq[31]. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 121).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dq[32]. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 122).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dq[32]. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 123).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dq[33]. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 124).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dq[33]. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 125).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dq[34]. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 126).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dq[34]. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 127).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dq[35]. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 128).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dq[35]. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 129).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dq[36]. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 130).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dq[36]. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 131).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dq[37]. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 132).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dq[37]. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 133).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dq[38]. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 134).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dq[38]. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 135).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dq[39]. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 136).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dq[39]. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 137).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dq[3]. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 138).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dq[3]. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 139).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dq[40]. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 140).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dq[40]. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 141).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dq[41]. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 142).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dq[41]. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 143).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dq[42]. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 144).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dq[42]. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 145).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dq[43]. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 146).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dq[43]. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 147).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dq[44]. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 148).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dq[44]. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 149).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dq[45]. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 150).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dq[45]. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 151).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dq[46]. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 152).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dq[46]. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 153).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dq[47]. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 154).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dq[47]. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 155).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dq[48]. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 156).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dq[48]. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 157).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dq[49]. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 158).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dq[49]. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 159).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dq[4]. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 160).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dq[4]. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 161).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dq[50]. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 162).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dq[50]. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 163).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dq[51]. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 164).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dq[51]. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 165).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dq[52]. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 166).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dq[52]. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 167).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dq[53]. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 168).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dq[53]. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 169).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dq[54]. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 170).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dq[54]. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 171).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dq[55]. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 172).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dq[55]. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 173).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dq[56]. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 174).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dq[56]. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 175).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dq[57]. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 176).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dq[57]. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 177).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dq[58]. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 178).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dq[58]. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 179).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dq[59]. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 180).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dq[59]. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 181).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dq[5]. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 182).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dq[5]. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 183).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dq[60]. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 184).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dq[60]. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 185).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dq[61]. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 186).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dq[61]. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 187).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dq[62]. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 188).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dq[62]. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 189).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dq[63]. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 190).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dq[63]. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 191).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dq[6]. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 192).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dq[6]. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 193).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dq[7]. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 194).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dq[7]. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 195).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dq[8]. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 196).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dq[8]. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 197).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dq[9]. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 198).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dq[9]. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 199).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dqs_n[0]. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 200).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dqs_n[0]. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 201).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dqs_n[1]. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 202).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dqs_n[1]. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 203).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dqs_n[2]. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 204).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dqs_n[2]. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 205).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dqs_n[3]. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 206).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dqs_n[3]. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 207).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dqs_n[4]. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 208).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dqs_n[4]. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 209).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dqs_n[5]. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 210).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dqs_n[5]. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 211).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dqs_n[6]. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 212).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dqs_n[6]. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 213).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dqs_n[7]. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 214).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dqs_n[7]. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 215).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dqs_p[0]. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 216).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dqs_p[0]. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 217).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dqs_p[1]. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 218).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dqs_p[1]. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 219).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dqs_p[2]. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 220).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dqs_p[2]. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 221).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dqs_p[3]. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 222).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dqs_p[3]. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 223).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dqs_p[4]. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 224).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dqs_p[4]. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 225).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dqs_p[5]. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 226).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dqs_p[5]. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 227).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dqs_p[6]. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 228).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dqs_p[6]. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 229).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_dqs_p[7]. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 230).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_dqs_p[7]. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 231).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_odt[0]. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 232).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_odt[0]. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 233).
Applied set_property IO_BUFFER_TYPE = NONE for ddr4_reset_n. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 234).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr4_reset_n. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 235).
Applied set_property IO_BUFFER_TYPE = NONE for sys_clk_n. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 236).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clk_n. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 237).
Applied set_property IO_BUFFER_TYPE = NONE for sys_clk_p. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 238).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clk_p. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_in_context.xdc, line 239).
Applied set_property IO_BUFFER_TYPE = NONE for phy_clk_n. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ethernet_0/system_axi_ethernet_0/system_axi_ethernet_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for phy_clk_n. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ethernet_0/system_axi_ethernet_0/system_axi_ethernet_0_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for phy_clk_p. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ethernet_0/system_axi_ethernet_0/system_axi_ethernet_0_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for phy_clk_p. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ethernet_0/system_axi_ethernet_0/system_axi_ethernet_0_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for phy_rx_n. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ethernet_0/system_axi_ethernet_0/system_axi_ethernet_0_in_context.xdc, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for phy_rx_n. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ethernet_0/system_axi_ethernet_0/system_axi_ethernet_0_in_context.xdc, line 10).
Applied set_property IO_BUFFER_TYPE = NONE for phy_rx_p. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ethernet_0/system_axi_ethernet_0/system_axi_ethernet_0_in_context.xdc, line 11).
Applied set_property CLOCK_BUFFER_TYPE = NONE for phy_rx_p. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ethernet_0/system_axi_ethernet_0/system_axi_ethernet_0_in_context.xdc, line 12).
Applied set_property IO_BUFFER_TYPE = NONE for phy_tx_n. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ethernet_0/system_axi_ethernet_0/system_axi_ethernet_0_in_context.xdc, line 13).
Applied set_property CLOCK_BUFFER_TYPE = NONE for phy_tx_n. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ethernet_0/system_axi_ethernet_0/system_axi_ethernet_0_in_context.xdc, line 14).
Applied set_property IO_BUFFER_TYPE = NONE for phy_tx_p. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ethernet_0/system_axi_ethernet_0/system_axi_ethernet_0_in_context.xdc, line 15).
Applied set_property CLOCK_BUFFER_TYPE = NONE for phy_tx_p. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ethernet_0/system_axi_ethernet_0/system_axi_ethernet_0_in_context.xdc, line 16).
Applied set_property IO_BUFFER_TYPE = NONE for enable. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ad9361_0/system_axi_ad9361_0/system_axi_ad9361_0_in_context.xdc, line 1).
Applied set_property CLOCK_BUFFER_TYPE = NONE for enable. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ad9361_0/system_axi_ad9361_0/system_axi_ad9361_0_in_context.xdc, line 2).
Applied set_property IO_BUFFER_TYPE = NONE for rx_clk_in_n. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ad9361_0/system_axi_ad9361_0/system_axi_ad9361_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for rx_clk_in_n. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ad9361_0/system_axi_ad9361_0/system_axi_ad9361_0_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for rx_clk_in_p. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ad9361_0/system_axi_ad9361_0/system_axi_ad9361_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for rx_clk_in_p. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ad9361_0/system_axi_ad9361_0/system_axi_ad9361_0_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for rx_data_in_n[0]. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ad9361_0/system_axi_ad9361_0/system_axi_ad9361_0_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for rx_data_in_n[0]. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ad9361_0/system_axi_ad9361_0/system_axi_ad9361_0_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for rx_data_in_n[1]. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ad9361_0/system_axi_ad9361_0/system_axi_ad9361_0_in_context.xdc, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for rx_data_in_n[1]. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ad9361_0/system_axi_ad9361_0/system_axi_ad9361_0_in_context.xdc, line 10).
Applied set_property IO_BUFFER_TYPE = NONE for rx_data_in_n[2]. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ad9361_0/system_axi_ad9361_0/system_axi_ad9361_0_in_context.xdc, line 11).
Applied set_property CLOCK_BUFFER_TYPE = NONE for rx_data_in_n[2]. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ad9361_0/system_axi_ad9361_0/system_axi_ad9361_0_in_context.xdc, line 12).
Applied set_property IO_BUFFER_TYPE = NONE for rx_data_in_n[3]. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ad9361_0/system_axi_ad9361_0/system_axi_ad9361_0_in_context.xdc, line 13).
Applied set_property CLOCK_BUFFER_TYPE = NONE for rx_data_in_n[3]. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ad9361_0/system_axi_ad9361_0/system_axi_ad9361_0_in_context.xdc, line 14).
Applied set_property IO_BUFFER_TYPE = NONE for rx_data_in_n[4]. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ad9361_0/system_axi_ad9361_0/system_axi_ad9361_0_in_context.xdc, line 15).
Applied set_property CLOCK_BUFFER_TYPE = NONE for rx_data_in_n[4]. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ad9361_0/system_axi_ad9361_0/system_axi_ad9361_0_in_context.xdc, line 16).
Applied set_property IO_BUFFER_TYPE = NONE for rx_data_in_n[5]. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ad9361_0/system_axi_ad9361_0/system_axi_ad9361_0_in_context.xdc, line 17).
Applied set_property CLOCK_BUFFER_TYPE = NONE for rx_data_in_n[5]. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ad9361_0/system_axi_ad9361_0/system_axi_ad9361_0_in_context.xdc, line 18).
Applied set_property IO_BUFFER_TYPE = NONE for rx_data_in_p[0]. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ad9361_0/system_axi_ad9361_0/system_axi_ad9361_0_in_context.xdc, line 19).
Applied set_property CLOCK_BUFFER_TYPE = NONE for rx_data_in_p[0]. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ad9361_0/system_axi_ad9361_0/system_axi_ad9361_0_in_context.xdc, line 20).
Applied set_property IO_BUFFER_TYPE = NONE for rx_data_in_p[1]. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ad9361_0/system_axi_ad9361_0/system_axi_ad9361_0_in_context.xdc, line 21).
Applied set_property CLOCK_BUFFER_TYPE = NONE for rx_data_in_p[1]. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ad9361_0/system_axi_ad9361_0/system_axi_ad9361_0_in_context.xdc, line 22).
Applied set_property IO_BUFFER_TYPE = NONE for rx_data_in_p[2]. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ad9361_0/system_axi_ad9361_0/system_axi_ad9361_0_in_context.xdc, line 23).
Applied set_property CLOCK_BUFFER_TYPE = NONE for rx_data_in_p[2]. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ad9361_0/system_axi_ad9361_0/system_axi_ad9361_0_in_context.xdc, line 24).
Applied set_property IO_BUFFER_TYPE = NONE for rx_data_in_p[3]. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ad9361_0/system_axi_ad9361_0/system_axi_ad9361_0_in_context.xdc, line 25).
Applied set_property CLOCK_BUFFER_TYPE = NONE for rx_data_in_p[3]. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ad9361_0/system_axi_ad9361_0/system_axi_ad9361_0_in_context.xdc, line 26).
Applied set_property IO_BUFFER_TYPE = NONE for rx_data_in_p[4]. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ad9361_0/system_axi_ad9361_0/system_axi_ad9361_0_in_context.xdc, line 27).
Applied set_property CLOCK_BUFFER_TYPE = NONE for rx_data_in_p[4]. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ad9361_0/system_axi_ad9361_0/system_axi_ad9361_0_in_context.xdc, line 28).
Applied set_property IO_BUFFER_TYPE = NONE for rx_data_in_p[5]. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ad9361_0/system_axi_ad9361_0/system_axi_ad9361_0_in_context.xdc, line 29).
Applied set_property CLOCK_BUFFER_TYPE = NONE for rx_data_in_p[5]. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ad9361_0/system_axi_ad9361_0/system_axi_ad9361_0_in_context.xdc, line 30).
Applied set_property IO_BUFFER_TYPE = NONE for rx_frame_in_n. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ad9361_0/system_axi_ad9361_0/system_axi_ad9361_0_in_context.xdc, line 31).
Applied set_property CLOCK_BUFFER_TYPE = NONE for rx_frame_in_n. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ad9361_0/system_axi_ad9361_0/system_axi_ad9361_0_in_context.xdc, line 32).
Applied set_property IO_BUFFER_TYPE = NONE for rx_frame_in_p. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ad9361_0/system_axi_ad9361_0/system_axi_ad9361_0_in_context.xdc, line 33).
Applied set_property CLOCK_BUFFER_TYPE = NONE for rx_frame_in_p. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ad9361_0/system_axi_ad9361_0/system_axi_ad9361_0_in_context.xdc, line 34).
Applied set_property IO_BUFFER_TYPE = NONE for tx_clk_out_n. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ad9361_0/system_axi_ad9361_0/system_axi_ad9361_0_in_context.xdc, line 35).
Applied set_property CLOCK_BUFFER_TYPE = NONE for tx_clk_out_n. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ad9361_0/system_axi_ad9361_0/system_axi_ad9361_0_in_context.xdc, line 36).
Applied set_property IO_BUFFER_TYPE = NONE for tx_clk_out_p. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ad9361_0/system_axi_ad9361_0/system_axi_ad9361_0_in_context.xdc, line 37).
Applied set_property CLOCK_BUFFER_TYPE = NONE for tx_clk_out_p. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ad9361_0/system_axi_ad9361_0/system_axi_ad9361_0_in_context.xdc, line 38).
Applied set_property IO_BUFFER_TYPE = NONE for tx_data_out_n[0]. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ad9361_0/system_axi_ad9361_0/system_axi_ad9361_0_in_context.xdc, line 39).
Applied set_property CLOCK_BUFFER_TYPE = NONE for tx_data_out_n[0]. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ad9361_0/system_axi_ad9361_0/system_axi_ad9361_0_in_context.xdc, line 40).
Applied set_property IO_BUFFER_TYPE = NONE for tx_data_out_n[1]. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ad9361_0/system_axi_ad9361_0/system_axi_ad9361_0_in_context.xdc, line 41).
Applied set_property CLOCK_BUFFER_TYPE = NONE for tx_data_out_n[1]. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ad9361_0/system_axi_ad9361_0/system_axi_ad9361_0_in_context.xdc, line 42).
Applied set_property IO_BUFFER_TYPE = NONE for tx_data_out_n[2]. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ad9361_0/system_axi_ad9361_0/system_axi_ad9361_0_in_context.xdc, line 43).
Applied set_property CLOCK_BUFFER_TYPE = NONE for tx_data_out_n[2]. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ad9361_0/system_axi_ad9361_0/system_axi_ad9361_0_in_context.xdc, line 44).
Applied set_property IO_BUFFER_TYPE = NONE for tx_data_out_n[3]. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ad9361_0/system_axi_ad9361_0/system_axi_ad9361_0_in_context.xdc, line 45).
Applied set_property CLOCK_BUFFER_TYPE = NONE for tx_data_out_n[3]. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ad9361_0/system_axi_ad9361_0/system_axi_ad9361_0_in_context.xdc, line 46).
Applied set_property IO_BUFFER_TYPE = NONE for tx_data_out_n[4]. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ad9361_0/system_axi_ad9361_0/system_axi_ad9361_0_in_context.xdc, line 47).
Applied set_property CLOCK_BUFFER_TYPE = NONE for tx_data_out_n[4]. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ad9361_0/system_axi_ad9361_0/system_axi_ad9361_0_in_context.xdc, line 48).
Applied set_property IO_BUFFER_TYPE = NONE for tx_data_out_n[5]. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ad9361_0/system_axi_ad9361_0/system_axi_ad9361_0_in_context.xdc, line 49).
Applied set_property CLOCK_BUFFER_TYPE = NONE for tx_data_out_n[5]. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ad9361_0/system_axi_ad9361_0/system_axi_ad9361_0_in_context.xdc, line 50).
Applied set_property IO_BUFFER_TYPE = NONE for tx_data_out_p[0]. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ad9361_0/system_axi_ad9361_0/system_axi_ad9361_0_in_context.xdc, line 51).
Applied set_property CLOCK_BUFFER_TYPE = NONE for tx_data_out_p[0]. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ad9361_0/system_axi_ad9361_0/system_axi_ad9361_0_in_context.xdc, line 52).
Applied set_property IO_BUFFER_TYPE = NONE for tx_data_out_p[1]. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ad9361_0/system_axi_ad9361_0/system_axi_ad9361_0_in_context.xdc, line 53).
Applied set_property CLOCK_BUFFER_TYPE = NONE for tx_data_out_p[1]. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ad9361_0/system_axi_ad9361_0/system_axi_ad9361_0_in_context.xdc, line 54).
Applied set_property IO_BUFFER_TYPE = NONE for tx_data_out_p[2]. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ad9361_0/system_axi_ad9361_0/system_axi_ad9361_0_in_context.xdc, line 55).
Applied set_property CLOCK_BUFFER_TYPE = NONE for tx_data_out_p[2]. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ad9361_0/system_axi_ad9361_0/system_axi_ad9361_0_in_context.xdc, line 56).
Applied set_property IO_BUFFER_TYPE = NONE for tx_data_out_p[3]. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ad9361_0/system_axi_ad9361_0/system_axi_ad9361_0_in_context.xdc, line 57).
Applied set_property CLOCK_BUFFER_TYPE = NONE for tx_data_out_p[3]. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ad9361_0/system_axi_ad9361_0/system_axi_ad9361_0_in_context.xdc, line 58).
Applied set_property IO_BUFFER_TYPE = NONE for tx_data_out_p[4]. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ad9361_0/system_axi_ad9361_0/system_axi_ad9361_0_in_context.xdc, line 59).
Applied set_property CLOCK_BUFFER_TYPE = NONE for tx_data_out_p[4]. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ad9361_0/system_axi_ad9361_0/system_axi_ad9361_0_in_context.xdc, line 60).
Applied set_property IO_BUFFER_TYPE = NONE for tx_data_out_p[5]. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ad9361_0/system_axi_ad9361_0/system_axi_ad9361_0_in_context.xdc, line 61).
Applied set_property CLOCK_BUFFER_TYPE = NONE for tx_data_out_p[5]. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ad9361_0/system_axi_ad9361_0/system_axi_ad9361_0_in_context.xdc, line 62).
Applied set_property IO_BUFFER_TYPE = NONE for tx_frame_out_n. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ad9361_0/system_axi_ad9361_0/system_axi_ad9361_0_in_context.xdc, line 63).
Applied set_property CLOCK_BUFFER_TYPE = NONE for tx_frame_out_n. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ad9361_0/system_axi_ad9361_0/system_axi_ad9361_0_in_context.xdc, line 64).
Applied set_property IO_BUFFER_TYPE = NONE for tx_frame_out_p. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ad9361_0/system_axi_ad9361_0/system_axi_ad9361_0_in_context.xdc, line 65).
Applied set_property CLOCK_BUFFER_TYPE = NONE for tx_frame_out_p. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ad9361_0/system_axi_ad9361_0/system_axi_ad9361_0_in_context.xdc, line 66).
Applied set_property IO_BUFFER_TYPE = NONE for txnrx. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ad9361_0/system_axi_ad9361_0/system_axi_ad9361_0_in_context.xdc, line 67).
Applied set_property CLOCK_BUFFER_TYPE = NONE for txnrx. (constraint file  d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ad9361_0/system_axi_ad9361_0/system_axi_ad9361_0_in_context.xdc, line 68).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/sys_mb. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/sys_dlmb. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/sys_ilmb. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/sys_dlmb_cntlr. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/sys_ilmb_cntlr. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/sys_lmb_bram. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/sys_mb_debug. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/sys_rstgen. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/sys_200m_rstgen. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_ddr_cntrl. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_ddr_cntrl_rstgen. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_ethernet. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_ethernet_dma. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_iic_main. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_uart. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_timer. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_spi. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_gpio. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_intc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/sys_concat_intc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_sysid_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/rom_sys_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/GND_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_cpu_interconnect. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_mem_interconnect. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_ad9361. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/util_ad9361_tdd_sync. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/util_ad9361_divclk_sel_concat. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/util_ad9361_divclk_sel. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/util_ad9361_divclk. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/util_ad9361_divclk_reset. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/util_ad9361_adc_fifo. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/util_ad9361_adc_pack. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_ad9361_adc_dma. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_ad9361_dac_fifo. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/util_ad9361_dac_upack. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_ad9361_dac_dma. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1515.488 ; gain = 353.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1515.488 ; gain = 353.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1920 (col length:120)
BRAMs: 1200 (col length: RAMB18 120 RAMB36 60)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1515.488 ; gain = 353.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1645.461 ; gain = 483.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1646.082 ; gain = 483.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1667.059 ; gain = 504.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1671.836 ; gain = 509.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1671.836 ; gain = 509.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1671.836 ; gain = 509.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1671.836 ; gain = 509.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1671.836 ; gain = 509.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1671.836 ; gain = 509.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------------------------+----------+
|      |BlackBox name                     |Instances |
+------+----------------------------------+----------+
|1     |system_axi_ad9361_0               |         1|
|2     |system_axi_ad9361_adc_dma_0       |         1|
|3     |system_axi_ad9361_dac_dma_0       |         1|
|4     |system_axi_ad9361_dac_fifo_0      |         1|
|5     |system_axi_cpu_interconnect_0     |         1|
|6     |system_axi_ddr_cntrl_0            |         1|
|7     |system_axi_ddr_cntrl_rstgen_0     |         1|
|8     |system_axi_ethernet_0             |         1|
|9     |system_axi_ethernet_dma_0         |         1|
|10    |system_axi_gpio_0                 |         1|
|11    |system_axi_iic_main_0             |         1|
|12    |system_axi_intc_0                 |         1|
|13    |system_axi_mem_interconnect_0     |         1|
|14    |system_axi_spi_0                  |         1|
|15    |system_axi_sysid_0_0              |         1|
|16    |system_axi_timer_0                |         1|
|17    |system_axi_uart_0                 |         1|
|18    |system_rom_sys_0_0                |         1|
|19    |system_sys_200m_rstgen_0          |         1|
|20    |system_sys_dlmb_0                 |         1|
|21    |system_sys_dlmb_cntlr_0           |         1|
|22    |system_sys_ilmb_0                 |         1|
|23    |system_sys_ilmb_cntlr_0           |         1|
|24    |system_sys_lmb_bram_0             |         1|
|25    |system_sys_mb_0                   |         1|
|26    |system_sys_mb_debug_0             |         1|
|27    |system_sys_rstgen_0               |         1|
|28    |system_util_ad9361_adc_fifo_0     |         1|
|29    |system_util_ad9361_adc_pack_0     |         1|
|30    |system_util_ad9361_dac_upack_0    |         1|
|31    |system_util_ad9361_divclk_0       |         1|
|32    |system_util_ad9361_divclk_reset_0 |         1|
|33    |system_util_ad9361_divclk_sel_0   |         1|
|34    |system_util_ad9361_tdd_sync_0     |         1|
+------+----------------------------------+----------+

Report Cell Usage: 
+------+--------------------------------+------+
|      |Cell                            |Count |
+------+--------------------------------+------+
|1     |system_axi_ad9361               |     1|
|2     |system_axi_ad9361_adc_dma       |     1|
|3     |system_axi_ad9361_dac_dma       |     1|
|4     |system_axi_ad9361_dac_fifo      |     1|
|5     |system_axi_cpu_interconnect     |     1|
|6     |system_axi_ddr_cntrl            |     1|
|7     |system_axi_ddr_cntrl_rstgen     |     1|
|8     |system_axi_ethernet             |     1|
|9     |system_axi_ethernet_dma         |     1|
|10    |system_axi_gpio                 |     1|
|11    |system_axi_iic_main             |     1|
|12    |system_axi_intc                 |     1|
|13    |system_axi_mem_interconnect     |     1|
|14    |system_axi_spi                  |     1|
|15    |system_axi_sysid_0              |     1|
|16    |system_axi_timer                |     1|
|17    |system_axi_uart                 |     1|
|18    |system_rom_sys_0                |     1|
|19    |system_sys_200m_rstgen          |     1|
|20    |system_sys_dlmb                 |     1|
|21    |system_sys_dlmb_cntlr           |     1|
|22    |system_sys_ilmb                 |     1|
|23    |system_sys_ilmb_cntlr           |     1|
|24    |system_sys_lmb_bram             |     1|
|25    |system_sys_mb                   |     1|
|26    |system_sys_mb_debug             |     1|
|27    |system_sys_rstgen               |     1|
|28    |system_util_ad9361_adc_fifo     |     1|
|29    |system_util_ad9361_adc_pack     |     1|
|30    |system_util_ad9361_dac_upack    |     1|
|31    |system_util_ad9361_divclk       |     1|
|32    |system_util_ad9361_divclk_reset |     1|
|33    |system_util_ad9361_divclk_sel   |     1|
|34    |system_util_ad9361_tdd_sync     |     1|
|35    |IBUF                            |    11|
|36    |IOBUF                           |    20|
|37    |OBUF                            |    14|
+------+--------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1671.836 ; gain = 509.574
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 1671.836 ; gain = 455.723
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1671.836 ; gain = 509.574
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.062 . Memory (MB): peak = 1679.902 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 31 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1721.723 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 31 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 11 instances
  IOBUF => IOBUF (IBUFCTRL, INBUF, OBUFT): 20 instances

Synth Design complete, checksum: 14f82d74
INFO: [Common 17-83] Releasing license: Synthesis
113 Infos, 156 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1721.723 ; gain = 559.461
INFO: [Common 17-1381] The checkpoint 'D:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.runs/synth_1/system_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file system_top_utilization_synth.rpt -pb system_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Nov 30 23:02:47 2021...
[Tue Nov 30 23:02:50 2021] synth_1 finished
wait_on_run: Time (s): cpu = 00:00:13 ; elapsed = 00:19:17 . Memory (MB): peak = 1873.625 ; gain = 0.000
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xcku040-ffva1156-2-e
INFO: [Project 1-454] Reading design checkpoint 'd:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ad9361_0/system_axi_ad9361_0.dcp' for cell 'i_system_wrapper/system_i/axi_ad9361'
INFO: [Project 1-454] Reading design checkpoint 'd:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0.dcp' for cell 'i_system_wrapper/system_i/axi_ad9361_adc_dma'
INFO: [Project 1-454] Reading design checkpoint 'd:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0.dcp' for cell 'i_system_wrapper/system_i/axi_ad9361_dac_dma'
INFO: [Project 1-454] Reading design checkpoint 'd:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ad9361_dac_fifo_0/system_axi_ad9361_dac_fifo_0.dcp' for cell 'i_system_wrapper/system_i/axi_ad9361_dac_fifo'
INFO: [Project 1-454] Reading design checkpoint 'd:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_cpu_interconnect_0/system_axi_cpu_interconnect_0.dcp' for cell 'i_system_wrapper/system_i/axi_cpu_interconnect'
INFO: [Project 1-454] Reading design checkpoint 'd:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0.dcp' for cell 'i_system_wrapper/system_i/axi_ddr_cntrl'
INFO: [Project 1-454] Reading design checkpoint 'd:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_rstgen_0/system_axi_ddr_cntrl_rstgen_0.dcp' for cell 'i_system_wrapper/system_i/axi_ddr_cntrl_rstgen'
INFO: [Project 1-454] Reading design checkpoint 'd:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ethernet_0/system_axi_ethernet_0.dcp' for cell 'i_system_wrapper/system_i/axi_ethernet'
INFO: [Project 1-454] Reading design checkpoint 'd:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ethernet_dma_0/system_axi_ethernet_dma_0.dcp' for cell 'i_system_wrapper/system_i/axi_ethernet_dma'
INFO: [Project 1-454] Reading design checkpoint 'd:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_gpio_0/system_axi_gpio_0.dcp' for cell 'i_system_wrapper/system_i/axi_gpio'
INFO: [Project 1-454] Reading design checkpoint 'd:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_iic_main_0/system_axi_iic_main_0.dcp' for cell 'i_system_wrapper/system_i/axi_iic_main'
INFO: [Project 1-454] Reading design checkpoint 'd:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_intc_0/system_axi_intc_0.dcp' for cell 'i_system_wrapper/system_i/axi_intc'
INFO: [Project 1-454] Reading design checkpoint 'd:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_mem_interconnect_0/system_axi_mem_interconnect_0.dcp' for cell 'i_system_wrapper/system_i/axi_mem_interconnect'
INFO: [Project 1-454] Reading design checkpoint 'd:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_spi_0/system_axi_spi_0.dcp' for cell 'i_system_wrapper/system_i/axi_spi'
INFO: [Project 1-454] Reading design checkpoint 'd:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_sysid_0_0/system_axi_sysid_0_0.dcp' for cell 'i_system_wrapper/system_i/axi_sysid_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_timer_0/system_axi_timer_0.dcp' for cell 'i_system_wrapper/system_i/axi_timer'
INFO: [Project 1-454] Reading design checkpoint 'd:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_uart_0/system_axi_uart_0.dcp' for cell 'i_system_wrapper/system_i/axi_uart'
INFO: [Project 1-454] Reading design checkpoint 'd:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_rom_sys_0_0/system_rom_sys_0_0.dcp' for cell 'i_system_wrapper/system_i/rom_sys_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_sys_200m_rstgen_0/system_sys_200m_rstgen_0.dcp' for cell 'i_system_wrapper/system_i/sys_200m_rstgen'
INFO: [Project 1-454] Reading design checkpoint 'd:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_sys_dlmb_0/system_sys_dlmb_0.dcp' for cell 'i_system_wrapper/system_i/sys_dlmb'
INFO: [Project 1-454] Reading design checkpoint 'd:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_sys_dlmb_cntlr_0/system_sys_dlmb_cntlr_0.dcp' for cell 'i_system_wrapper/system_i/sys_dlmb_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'd:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_sys_ilmb_0/system_sys_ilmb_0.dcp' for cell 'i_system_wrapper/system_i/sys_ilmb'
INFO: [Project 1-454] Reading design checkpoint 'd:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_sys_ilmb_cntlr_0/system_sys_ilmb_cntlr_0.dcp' for cell 'i_system_wrapper/system_i/sys_ilmb_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'd:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_sys_lmb_bram_0/system_sys_lmb_bram_0.dcp' for cell 'i_system_wrapper/system_i/sys_lmb_bram'
INFO: [Project 1-454] Reading design checkpoint 'd:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_sys_mb_0/system_sys_mb_0.dcp' for cell 'i_system_wrapper/system_i/sys_mb'
INFO: [Project 1-454] Reading design checkpoint 'd:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_sys_mb_debug_0/system_sys_mb_debug_0.dcp' for cell 'i_system_wrapper/system_i/sys_mb_debug'
INFO: [Project 1-454] Reading design checkpoint 'd:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_sys_rstgen_0/system_sys_rstgen_0.dcp' for cell 'i_system_wrapper/system_i/sys_rstgen'
INFO: [Project 1-454] Reading design checkpoint 'd:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_util_ad9361_adc_fifo_0/system_util_ad9361_adc_fifo_0.dcp' for cell 'i_system_wrapper/system_i/util_ad9361_adc_fifo'
INFO: [Project 1-454] Reading design checkpoint 'd:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_util_ad9361_adc_pack_0/system_util_ad9361_adc_pack_0.dcp' for cell 'i_system_wrapper/system_i/util_ad9361_adc_pack'
INFO: [Project 1-454] Reading design checkpoint 'd:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_util_ad9361_dac_upack_0/system_util_ad9361_dac_upack_0.dcp' for cell 'i_system_wrapper/system_i/util_ad9361_dac_upack'
INFO: [Project 1-454] Reading design checkpoint 'd:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_util_ad9361_divclk_0/system_util_ad9361_divclk_0.dcp' for cell 'i_system_wrapper/system_i/util_ad9361_divclk'
INFO: [Project 1-454] Reading design checkpoint 'd:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_util_ad9361_divclk_reset_0/system_util_ad9361_divclk_reset_0.dcp' for cell 'i_system_wrapper/system_i/util_ad9361_divclk_reset'
INFO: [Project 1-454] Reading design checkpoint 'd:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_util_ad9361_divclk_sel_0/system_util_ad9361_divclk_sel_0.dcp' for cell 'i_system_wrapper/system_i/util_ad9361_divclk_sel'
INFO: [Project 1-454] Reading design checkpoint 'd:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_util_ad9361_tdd_sync_0/system_util_ad9361_tdd_sync_0.dcp' for cell 'i_system_wrapper/system_i/util_ad9361_tdd_sync'
INFO: [Project 1-454] Reading design checkpoint 'd:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ethernet_0/bd_0/ip/ip_7/bd_55cd_c_counter_binary_0_0.dcp' for cell 'i_system_wrapper/system_i/axi_ethernet/inst/c_counter_binary_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ethernet_0/bd_0/ip/ip_6/bd_55cd_c_shift_ram_0_0.dcp' for cell 'i_system_wrapper/system_i/axi_ethernet/inst/c_shift_ram_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ethernet_0/bd_0/ip/ip_0/bd_55cd_eth_buf_0.dcp' for cell 'i_system_wrapper/system_i/axi_ethernet/inst/eth_buf'
INFO: [Project 1-454] Reading design checkpoint 'd:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ethernet_0/bd_0/ip/ip_1/bd_55cd_mac_0.dcp' for cell 'i_system_wrapper/system_i/axi_ethernet/inst/mac'
INFO: [Project 1-454] Reading design checkpoint 'd:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ethernet_0/bd_0/ip/ip_2/bd_55cd_pcs_pma_0.dcp' for cell 'i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma'
INFO: [Project 1-454] Reading design checkpoint 'd:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ethernet_0/bd_0/ip/ip_9/bd_55cd_util_vector_logic_0_0.dcp' for cell 'i_system_wrapper/system_i/axi_ethernet/inst/util_vector_logic_0'
Netlist sorting complete. Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2380.773 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 3735 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 2 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Shape Builder 18-132] Instance i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST has IOB = TRUE property, but it cannot be placed in an OLOGIC site. i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST 
	to bel OUT_FF. Instance i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST cannot be placed in site BITSLICE_RX_TX_X0Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
INFO: [Chipscope 16-324] Core: i_system_wrapper/system_i/axi_ddr_cntrl UUID: eee73436-17de-5b02-a280-6ecfd14a1583 
Parsing XDC File [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_sys_mb_0/system_sys_mb_0.xdc] for cell 'i_system_wrapper/system_i/sys_mb/U0'
Finished Parsing XDC File [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_sys_mb_0/system_sys_mb_0.xdc] for cell 'i_system_wrapper/system_i/sys_mb/U0'
Parsing XDC File [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_sys_mb_debug_0/system_sys_mb_debug_0.xdc] for cell 'i_system_wrapper/system_i/sys_mb_debug/U0'
INFO: [Timing 38-35] Done setting XDC timing constraints. [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_sys_mb_debug_0/system_sys_mb_debug_0.xdc:50]
get_clocks: Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 3206.547 ; gain = 410.121
Finished Parsing XDC File [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_sys_mb_debug_0/system_sys_mb_debug_0.xdc] for cell 'i_system_wrapper/system_i/sys_mb_debug/U0'
Parsing XDC File [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_sys_rstgen_0/system_sys_rstgen_0_board.xdc] for cell 'i_system_wrapper/system_i/sys_rstgen/U0'
Finished Parsing XDC File [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_sys_rstgen_0/system_sys_rstgen_0_board.xdc] for cell 'i_system_wrapper/system_i/sys_rstgen/U0'
Parsing XDC File [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_sys_rstgen_0/system_sys_rstgen_0.xdc] for cell 'i_system_wrapper/system_i/sys_rstgen/U0'
Finished Parsing XDC File [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_sys_rstgen_0/system_sys_rstgen_0.xdc] for cell 'i_system_wrapper/system_i/sys_rstgen/U0'
Parsing XDC File [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_sys_200m_rstgen_0/system_sys_200m_rstgen_0_board.xdc] for cell 'i_system_wrapper/system_i/sys_200m_rstgen/U0'
Finished Parsing XDC File [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_sys_200m_rstgen_0/system_sys_200m_rstgen_0_board.xdc] for cell 'i_system_wrapper/system_i/sys_200m_rstgen/U0'
Parsing XDC File [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_sys_200m_rstgen_0/system_sys_200m_rstgen_0.xdc] for cell 'i_system_wrapper/system_i/sys_200m_rstgen/U0'
Finished Parsing XDC File [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_sys_200m_rstgen_0/system_sys_200m_rstgen_0.xdc] for cell 'i_system_wrapper/system_i/sys_200m_rstgen/U0'
Parsing XDC File [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/bd_0/ip/ip_0/bd_02d8_microblaze_I_0.xdc] for cell 'i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0'
Finished Parsing XDC File [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/bd_0/ip/ip_0/bd_02d8_microblaze_I_0.xdc] for cell 'i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0'
Parsing XDC File [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/bd_0/ip/ip_1/bd_02d8_rst_0_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0'
Finished Parsing XDC File [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/bd_0/ip/ip_1/bd_02d8_rst_0_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0'
Parsing XDC File [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/bd_0/ip/ip_1/bd_02d8_rst_0_0.xdc] for cell 'i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0'
Finished Parsing XDC File [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/bd_0/ip/ip_1/bd_02d8_rst_0_0.xdc] for cell 'i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0'
Parsing XDC File [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/bd_0/ip/ip_2/bd_02d8_ilmb_0.xdc] for cell 'i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/ilmb/U0'
Finished Parsing XDC File [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/bd_0/ip/ip_2/bd_02d8_ilmb_0.xdc] for cell 'i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/ilmb/U0'
Parsing XDC File [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/bd_0/ip/ip_3/bd_02d8_dlmb_0.xdc] for cell 'i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/dlmb/U0'
Finished Parsing XDC File [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/bd_0/ip/ip_3/bd_02d8_dlmb_0.xdc] for cell 'i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/dlmb/U0'
Parsing XDC File [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/bd_0/ip/ip_10/bd_02d8_iomodule_0_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0'
Finished Parsing XDC File [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/bd_0/ip/ip_10/bd_02d8_iomodule_0_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0'
Parsing XDC File [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/ip_0/system_axi_ddr_cntrl_0_microblaze_mcs_board.xdc] for cell 'i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst'
Finished Parsing XDC File [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/ip_0/system_axi_ddr_cntrl_0_microblaze_mcs_board.xdc] for cell 'i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst'
Parsing XDC File [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/par/system_axi_ddr_cntrl_0.xdc] for cell 'i_system_wrapper/system_i/axi_ddr_cntrl/inst'
Finished Parsing XDC File [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/par/system_axi_ddr_cntrl_0.xdc] for cell 'i_system_wrapper/system_i/axi_ddr_cntrl/inst'
Parsing XDC File [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_rstgen_0/system_axi_ddr_cntrl_rstgen_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_ddr_cntrl_rstgen/U0'
Finished Parsing XDC File [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_rstgen_0/system_axi_ddr_cntrl_rstgen_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_ddr_cntrl_rstgen/U0'
Parsing XDC File [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_rstgen_0/system_axi_ddr_cntrl_rstgen_0.xdc] for cell 'i_system_wrapper/system_i/axi_ddr_cntrl_rstgen/U0'
Finished Parsing XDC File [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_rstgen_0/system_axi_ddr_cntrl_rstgen_0.xdc] for cell 'i_system_wrapper/system_i/axi_ddr_cntrl_rstgen/U0'
Parsing XDC File [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ethernet_0/bd_0/ip/ip_0/bd_55cd_eth_buf_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0'
Finished Parsing XDC File [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ethernet_0/bd_0/ip/ip_0/bd_55cd_eth_buf_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0'
Parsing XDC File [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ethernet_0/bd_0/ip/ip_1/synth/bd_55cd_mac_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_ethernet/inst/mac/inst'
Finished Parsing XDC File [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ethernet_0/bd_0/ip/ip_1/synth/bd_55cd_mac_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_ethernet/inst/mac/inst'
Parsing XDC File [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ethernet_0/bd_0/ip/ip_1/synth/bd_55cd_mac_0.xdc] for cell 'i_system_wrapper/system_i/axi_ethernet/inst/mac/inst'
Finished Parsing XDC File [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ethernet_0/bd_0/ip/ip_1/synth/bd_55cd_mac_0.xdc] for cell 'i_system_wrapper/system_i/axi_ethernet/inst/mac/inst'
Parsing XDC File [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ethernet_0/bd_0/ip/ip_2/bd_55cd_pcs_pma_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst'
Finished Parsing XDC File [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ethernet_0/bd_0/ip/ip_2/bd_55cd_pcs_pma_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst'
Parsing XDC File [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ethernet_0/bd_0/ip/ip_2/synth/bd_55cd_pcs_pma_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst'
Finished Parsing XDC File [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ethernet_0/bd_0/ip/ip_2/synth/bd_55cd_pcs_pma_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst'
Parsing XDC File [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ethernet_0/bd_0/ip/ip_2/synth/bd_55cd_pcs_pma_0.xdc] for cell 'i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst'
Finished Parsing XDC File [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ethernet_0/bd_0/ip/ip_2/synth/bd_55cd_pcs_pma_0.xdc] for cell 'i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst'
Parsing XDC File [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ethernet_0/system_axi_ethernet_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_ethernet/inst'
Finished Parsing XDC File [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ethernet_0/system_axi_ethernet_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_ethernet/inst'
Parsing XDC File [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ethernet_0/synth/system_axi_ethernet_0.xdc] for cell 'i_system_wrapper/system_i/axi_ethernet/inst'
Finished Parsing XDC File [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ethernet_0/synth/system_axi_ethernet_0.xdc] for cell 'i_system_wrapper/system_i/axi_ethernet/inst'
Parsing XDC File [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ethernet_dma_0/system_axi_ethernet_dma_0.xdc] for cell 'i_system_wrapper/system_i/axi_ethernet_dma/U0'
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ethernet_dma_0/system_axi_ethernet_dma_0.xdc:61]
Finished Parsing XDC File [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ethernet_dma_0/system_axi_ethernet_dma_0.xdc] for cell 'i_system_wrapper/system_i/axi_ethernet_dma/U0'
Parsing XDC File [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_iic_main_0/system_axi_iic_main_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_iic_main/U0'
Finished Parsing XDC File [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_iic_main_0/system_axi_iic_main_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_iic_main/U0'
Parsing XDC File [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_uart_0/system_axi_uart_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_uart/U0'
Finished Parsing XDC File [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_uart_0/system_axi_uart_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_uart/U0'
Parsing XDC File [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_uart_0/system_axi_uart_0.xdc] for cell 'i_system_wrapper/system_i/axi_uart/U0'
Finished Parsing XDC File [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_uart_0/system_axi_uart_0.xdc] for cell 'i_system_wrapper/system_i/axi_uart/U0'
Parsing XDC File [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_timer_0/system_axi_timer_0.xdc] for cell 'i_system_wrapper/system_i/axi_timer/U0'
Finished Parsing XDC File [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_timer_0/system_axi_timer_0.xdc] for cell 'i_system_wrapper/system_i/axi_timer/U0'
Parsing XDC File [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_spi_0/system_axi_spi_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_spi/U0'
Finished Parsing XDC File [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_spi_0/system_axi_spi_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_spi/U0'
Parsing XDC File [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_spi_0/system_axi_spi_0.xdc] for cell 'i_system_wrapper/system_i/axi_spi/U0'
Finished Parsing XDC File [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_spi_0/system_axi_spi_0.xdc] for cell 'i_system_wrapper/system_i/axi_spi/U0'
Parsing XDC File [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_gpio_0/system_axi_gpio_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_gpio/U0'
Finished Parsing XDC File [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_gpio_0/system_axi_gpio_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_gpio/U0'
Parsing XDC File [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_gpio_0/system_axi_gpio_0.xdc] for cell 'i_system_wrapper/system_i/axi_gpio/U0'
Finished Parsing XDC File [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_gpio_0/system_axi_gpio_0.xdc] for cell 'i_system_wrapper/system_i/axi_gpio/U0'
Parsing XDC File [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_intc_0/system_axi_intc_0.xdc] for cell 'i_system_wrapper/system_i/axi_intc/U0'
Finished Parsing XDC File [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_intc_0/system_axi_intc_0.xdc] for cell 'i_system_wrapper/system_i/axi_intc/U0'
Parsing XDC File [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_cpu_interconnect_0/bd_0/ip/ip_1/bd_24fc_psr_aclk_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_cpu_interconnect_0/bd_0/ip/ip_1/bd_24fc_psr_aclk_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/inst/clk_map/psr_aclk/U0'
Parsing XDC File [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_cpu_interconnect_0/bd_0/ip/ip_1/bd_24fc_psr_aclk_0.xdc] for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_cpu_interconnect_0/bd_0/ip/ip_1/bd_24fc_psr_aclk_0.xdc] for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/inst/clk_map/psr_aclk/U0'
Parsing XDC File [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_mem_interconnect_0/bd_0/ip/ip_1/bd_518a_psr0_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/inst/clk_map/psr0/U0'
Finished Parsing XDC File [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_mem_interconnect_0/bd_0/ip/ip_1/bd_518a_psr0_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/inst/clk_map/psr0/U0'
Parsing XDC File [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_mem_interconnect_0/bd_0/ip/ip_1/bd_518a_psr0_0.xdc] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/inst/clk_map/psr0/U0'
Finished Parsing XDC File [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_mem_interconnect_0/bd_0/ip/ip_1/bd_518a_psr0_0.xdc] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/inst/clk_map/psr0/U0'
Parsing XDC File [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_mem_interconnect_0/bd_0/ip/ip_2/bd_518a_psr_aclk_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_mem_interconnect_0/bd_0/ip/ip_2/bd_518a_psr_aclk_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/inst/clk_map/psr_aclk/U0'
Parsing XDC File [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_mem_interconnect_0/bd_0/ip/ip_2/bd_518a_psr_aclk_0.xdc] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_mem_interconnect_0/bd_0/ip/ip_2/bd_518a_psr_aclk_0.xdc] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/inst/clk_map/psr_aclk/U0'
Parsing XDC File [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_mem_interconnect_0/bd_0/ip/ip_3/bd_518a_psr_aclk1_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_mem_interconnect_0/bd_0/ip/ip_3/bd_518a_psr_aclk1_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_mem_interconnect_0/bd_0/ip/ip_3/bd_518a_psr_aclk1_0.xdc] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_mem_interconnect_0/bd_0/ip/ip_3/bd_518a_psr_aclk1_0.xdc] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst'
Finished Parsing XDC File [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst'
Parsing XDC File [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst'
Finished Parsing XDC File [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst'
Parsing XDC File [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst'
Finished Parsing XDC File [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst'
Parsing XDC File [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst'
Finished Parsing XDC File [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst'
Parsing XDC File [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst'
Finished Parsing XDC File [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst'
Parsing XDC File [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_util_ad9361_tdd_sync_0/util_tdd_sync_constr.xdc] for cell 'i_system_wrapper/system_i/util_ad9361_tdd_sync/inst'
Finished Parsing XDC File [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_util_ad9361_tdd_sync_0/util_tdd_sync_constr.xdc] for cell 'i_system_wrapper/system_i/util_ad9361_tdd_sync/inst'
Parsing XDC File [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_util_ad9361_divclk_reset_0/system_util_ad9361_divclk_reset_0_board.xdc] for cell 'i_system_wrapper/system_i/util_ad9361_divclk_reset/U0'
Finished Parsing XDC File [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_util_ad9361_divclk_reset_0/system_util_ad9361_divclk_reset_0_board.xdc] for cell 'i_system_wrapper/system_i/util_ad9361_divclk_reset/U0'
Parsing XDC File [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_util_ad9361_divclk_reset_0/system_util_ad9361_divclk_reset_0.xdc] for cell 'i_system_wrapper/system_i/util_ad9361_divclk_reset/U0'
Finished Parsing XDC File [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_util_ad9361_divclk_reset_0/system_util_ad9361_divclk_reset_0.xdc] for cell 'i_system_wrapper/system_i/util_ad9361_divclk_reset/U0'
Parsing XDC File [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_util_ad9361_adc_fifo_0/util_wfifo_constr.xdc] for cell 'i_system_wrapper/system_i/util_ad9361_adc_fifo/inst'
Finished Parsing XDC File [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_util_ad9361_adc_fifo_0/util_wfifo_constr.xdc] for cell 'i_system_wrapper/system_i/util_ad9361_adc_fifo/inst'
Parsing XDC File [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ad9361_dac_fifo_0/util_rfifo_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst'
Finished Parsing XDC File [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ad9361_dac_fifo_0/util_rfifo_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst'
Parsing XDC File [d:/projects/adi_hdl/projects/fmcomms2/kcu105/system_constr.xdc]
WARNING: [Vivado 12-4174] DIFF_TERM is not supported in UltraScale devices.  Automatically translating DIFF_TERM of TRUE to DIFF_TERM_ADV=TERM_100.  Refer to UG571: UltraScale Architecture SelectIO User Guide for more detail. [d:/projects/adi_hdl/projects/fmcomms2/kcu105/system_constr.xdc:5]
WARNING: [Vivado 12-4174] DIFF_TERM is not supported in UltraScale devices.  Automatically translating DIFF_TERM of TRUE to DIFF_TERM_ADV=TERM_100.  Refer to UG571: UltraScale Architecture SelectIO User Guide for more detail. [d:/projects/adi_hdl/projects/fmcomms2/kcu105/system_constr.xdc:6]
WARNING: [Vivado 12-4174] DIFF_TERM is not supported in UltraScale devices.  Automatically translating DIFF_TERM of TRUE to DIFF_TERM_ADV=TERM_100.  Refer to UG571: UltraScale Architecture SelectIO User Guide for more detail. [d:/projects/adi_hdl/projects/fmcomms2/kcu105/system_constr.xdc:7]
WARNING: [Vivado 12-4174] DIFF_TERM is not supported in UltraScale devices.  Automatically translating DIFF_TERM of TRUE to DIFF_TERM_ADV=TERM_100.  Refer to UG571: UltraScale Architecture SelectIO User Guide for more detail. [d:/projects/adi_hdl/projects/fmcomms2/kcu105/system_constr.xdc:8]
WARNING: [Vivado 12-4174] DIFF_TERM is not supported in UltraScale devices.  Automatically translating DIFF_TERM of TRUE to DIFF_TERM_ADV=TERM_100.  Refer to UG571: UltraScale Architecture SelectIO User Guide for more detail. [d:/projects/adi_hdl/projects/fmcomms2/kcu105/system_constr.xdc:9]
WARNING: [Vivado 12-4174] DIFF_TERM is not supported in UltraScale devices.  Automatically translating DIFF_TERM of TRUE to DIFF_TERM_ADV=TERM_100.  Refer to UG571: UltraScale Architecture SelectIO User Guide for more detail. [d:/projects/adi_hdl/projects/fmcomms2/kcu105/system_constr.xdc:10]
WARNING: [Vivado 12-4174] DIFF_TERM is not supported in UltraScale devices.  Automatically translating DIFF_TERM of TRUE to DIFF_TERM_ADV=TERM_100.  Refer to UG571: UltraScale Architecture SelectIO User Guide for more detail. [d:/projects/adi_hdl/projects/fmcomms2/kcu105/system_constr.xdc:11]
WARNING: [Vivado 12-4174] DIFF_TERM is not supported in UltraScale devices.  Automatically translating DIFF_TERM of TRUE to DIFF_TERM_ADV=TERM_100.  Refer to UG571: UltraScale Architecture SelectIO User Guide for more detail. [d:/projects/adi_hdl/projects/fmcomms2/kcu105/system_constr.xdc:12]
WARNING: [Vivado 12-4174] DIFF_TERM is not supported in UltraScale devices.  Automatically translating DIFF_TERM of TRUE to DIFF_TERM_ADV=TERM_100.  Refer to UG571: UltraScale Architecture SelectIO User Guide for more detail. [d:/projects/adi_hdl/projects/fmcomms2/kcu105/system_constr.xdc:13]
WARNING: [Vivado 12-4174] DIFF_TERM is not supported in UltraScale devices.  Automatically translating DIFF_TERM of TRUE to DIFF_TERM_ADV=TERM_100.  Refer to UG571: UltraScale Architecture SelectIO User Guide for more detail. [d:/projects/adi_hdl/projects/fmcomms2/kcu105/system_constr.xdc:14]
WARNING: [Vivado 12-4174] DIFF_TERM is not supported in UltraScale devices.  Automatically translating DIFF_TERM of TRUE to DIFF_TERM_ADV=TERM_100.  Refer to UG571: UltraScale Architecture SelectIO User Guide for more detail. [d:/projects/adi_hdl/projects/fmcomms2/kcu105/system_constr.xdc:15]
WARNING: [Vivado 12-4174] DIFF_TERM is not supported in UltraScale devices.  Automatically translating DIFF_TERM of TRUE to DIFF_TERM_ADV=TERM_100.  Refer to UG571: UltraScale Architecture SelectIO User Guide for more detail. [d:/projects/adi_hdl/projects/fmcomms2/kcu105/system_constr.xdc:16]
WARNING: [Vivado 12-4174] DIFF_TERM is not supported in UltraScale devices.  Automatically translating DIFF_TERM of TRUE to DIFF_TERM_ADV=TERM_100.  Refer to UG571: UltraScale Architecture SelectIO User Guide for more detail. [d:/projects/adi_hdl/projects/fmcomms2/kcu105/system_constr.xdc:17]
WARNING: [Vivado 12-4174] DIFF_TERM is not supported in UltraScale devices.  Automatically translating DIFF_TERM of TRUE to DIFF_TERM_ADV=TERM_100.  Refer to UG571: UltraScale Architecture SelectIO User Guide for more detail. [d:/projects/adi_hdl/projects/fmcomms2/kcu105/system_constr.xdc:18]
WARNING: [Vivado 12-4174] DIFF_TERM is not supported in UltraScale devices.  Automatically translating DIFF_TERM of TRUE to DIFF_TERM_ADV=TERM_100.  Refer to UG571: UltraScale Architecture SelectIO User Guide for more detail. [d:/projects/adi_hdl/projects/fmcomms2/kcu105/system_constr.xdc:19]
WARNING: [Vivado 12-4174] DIFF_TERM is not supported in UltraScale devices.  Automatically translating DIFF_TERM of TRUE to DIFF_TERM_ADV=TERM_100.  Refer to UG571: UltraScale Architecture SelectIO User Guide for more detail. [d:/projects/adi_hdl/projects/fmcomms2/kcu105/system_constr.xdc:20]
Finished Parsing XDC File [d:/projects/adi_hdl/projects/fmcomms2/kcu105/system_constr.xdc]
Parsing XDC File [D:/projects/adi_hdl/projects/common/kcu105/kcu105_system_constr.xdc]
Finished Parsing XDC File [D:/projects/adi_hdl/projects/common/kcu105/kcu105_system_constr.xdc]
Parsing XDC File [D:/projects/adi_hdl/projects/common/kcu105/kcu105_system_lutram_constr.xdc]
Finished Parsing XDC File [D:/projects/adi_hdl/projects/common/kcu105/kcu105_system_lutram_constr.xdc]
Parsing XDC File [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_ddr_cntrl/inst'
Finished Parsing XDC File [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_ddr_cntrl/inst'
Parsing XDC File [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ethernet_0/bd_0/ip/ip_0/synth/bd_55cd_eth_buf_0.xdc] for cell 'i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0'
INFO: [Timing 38-2] Deriving generated clocks [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ethernet_0/bd_0/ip/ip_0/synth/bd_55cd_eth_buf_0.xdc:64]
Finished Parsing XDC File [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ethernet_0/bd_0/ip/ip_0/synth/bd_55cd_eth_buf_0.xdc] for cell 'i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0'
Parsing XDC File [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ethernet_0/bd_0/ip/ip_1/synth/bd_55cd_mac_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_ethernet/inst/mac/inst'
Finished Parsing XDC File [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ethernet_0/bd_0/ip/ip_1/synth/bd_55cd_mac_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_ethernet/inst/mac/inst'
Parsing XDC File [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ethernet_dma_0/system_axi_ethernet_dma_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_ethernet_dma/U0'
Finished Parsing XDC File [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ethernet_dma_0/system_axi_ethernet_dma_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_ethernet_dma/U0'
Parsing XDC File [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_spi_0/system_axi_spi_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_spi/U0'
Finished Parsing XDC File [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_spi_0/system_axi_spi_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_spi/U0'
Parsing XDC File [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_intc_0/system_axi_intc_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_intc/U0'
Finished Parsing XDC File [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_intc_0/system_axi_intc_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_intc/U0'
Parsing XDC File [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ad9361_0/system_axi_ad9361_0_pps_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst'
Finished Parsing XDC File [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ad9361_0/system_axi_ad9361_0_pps_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst'
Parsing XDC File [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_util_ad9361_divclk_0/util_clkdiv_constr.xdc] for cell 'i_system_wrapper/system_i/util_ad9361_divclk/inst'
Finished Parsing XDC File [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_util_ad9361_divclk_0/util_clkdiv_constr.xdc] for cell 'i_system_wrapper/system_i/util_ad9361_divclk/inst'
Parsing XDC File [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361_adc_dma/inst'
Finished Parsing XDC File [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361_adc_dma/inst'
Parsing XDC File [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361_dac_dma/inst'
Finished Parsing XDC File [d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361_dac_dma/inst'
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx_/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx_/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx_/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx_/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx_/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx_/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx_/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx_/Vivado/2021.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Project 1-1714] 324 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell i_system_wrapper/system_i/sys_lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell i_system_wrapper/system_i/sys_lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell i_system_wrapper/system_i/sys_lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell i_system_wrapper/system_i/sys_lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell i_system_wrapper/system_i/sys_lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell i_system_wrapper/system_i/sys_lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell i_system_wrapper/system_i/sys_lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell i_system_wrapper/system_i/sys_lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell i_system_wrapper/system_i/sys_lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell i_system_wrapper/system_i/sys_lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell i_system_wrapper/system_i/sys_lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell i_system_wrapper/system_i/sys_lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell i_system_wrapper/system_i/sys_lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell i_system_wrapper/system_i/sys_lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell i_system_wrapper/system_i/sys_lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell i_system_wrapper/system_i/sys_lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell i_system_wrapper/system_i/sys_lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell i_system_wrapper/system_i/sys_lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell i_system_wrapper/system_i/sys_lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell i_system_wrapper/system_i/sys_lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell i_system_wrapper/system_i/sys_lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell i_system_wrapper/system_i/sys_lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell i_system_wrapper/system_i/sys_lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell i_system_wrapper/system_i/sys_lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell i_system_wrapper/system_i/sys_lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell i_system_wrapper/system_i/sys_lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell i_system_wrapper/system_i/sys_lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell i_system_wrapper/system_i/sys_lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell i_system_wrapper/system_i/sys_lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell i_system_wrapper/system_i/sys_lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell i_system_wrapper/system_i/sys_lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell i_system_wrapper/system_i/sys_lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
WARNING: [Shape Builder 18-132] Instance i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST has IOB = TRUE property, but it cannot be placed in an OLOGIC site. i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST 
	to bel OUT_FF. Instance i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST cannot be placed in site BITSLICE_RX_TX_X0Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
WARNING: [Constraints 18-5572] Instance i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
Generating merged BMM file for the design top 'system_top'...
Generating merged BMM file for the design top 'system_axi_ddr_cntrl_0'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/sw/calibration_0/Debug/calibration_ddr.elf d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/sw/calibration_0/Debug/calibration_ddr.elf d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_sys_mb_0/data/mb_bootloop_le.elf 
INFO: [Project 1-1687] 39 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.101 . Memory (MB): peak = 3258.574 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1284 instances were transformed.
  DSP48E => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 24 instances
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 11 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 11 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 8 instances
  IBUFDS_DIFF_OUT => IBUFDS_DIFF_OUT (DIFFINBUF, IBUFCTRL(x2)): 1 instance 
  IBUFGDS => IBUFDS (DIFFINBUF, IBUFCTRL): 2 instances
  IOBUF => IOBUF (IBUFCTRL, INBUF, OBUFT): 20 instances
  IOBUFDS => IOBUFDS (DIFFINBUF, IBUFCTRL, INV, OBUFT(x2)): 8 instances
  IOBUFE3 => IOBUFE3 (IBUFCTRL, INBUF, OBUFT_DCIEN): 72 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 111 instances
  OBUFDS => OBUFDS: 8 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUF(x2)): 2 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 10 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 245 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 528 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 48 instances
  RAM64M8 => RAM64M8 (RAMD64E(x8)): 15 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 160 instances

open_run: Time (s): cpu = 00:01:27 ; elapsed = 00:01:23 . Memory (MB): peak = 3258.574 ; gain = 1384.949
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-453] Line(s) in the report have been truncated to keep line length below 5000 characters.
report_timing_summary: Time (s): cpu = 00:01:25 ; elapsed = 00:01:00 . Memory (MB): peak = 4774.062 ; gain = 1515.488
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.214 . Memory (MB): peak = 4774.062 ; gain = 0.000
[Tue Nov 30 23:05:44 2021] Launched impl_1...
Run output will be captured here: D:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:52 ; elapsed = 00:00:30 . Memory (MB): peak = 4774.062 ; gain = 0.000
[Tue Nov 30 23:05:44 2021] Waiting for impl_1 to finish...

*** Running vivado
    with args -log system_top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source system_top.tcl -notrace



****** Vivado v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source system_top.tcl -notrace
Command: open_checkpoint D:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.runs/impl_1/system_top.dcp

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 1142.266 ; gain = 6.293
INFO: [Device 21-403] Loading part xcku040-ffva1156-2-e
Netlist sorting complete. Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1491.105 ; gain = 26.305
INFO: [Netlist 29-17] Analyzing 3735 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 2 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.170 . Memory (MB): peak = 2536.738 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.171 . Memory (MB): peak = 2536.738 ; gain = 0.000
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx_/Vivado/2021.1/data/ip'.
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.084 . Memory (MB): peak = 2536.738 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1276 instances were transformed.
  DSP48E => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 24 instances
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 11 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 11 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 8 instances
  IBUFDS_DIFF_OUT => IBUFDS_DIFF_OUT (DIFFINBUF, IBUFCTRL(x2)): 1 instance 
  IBUFGDS => IBUFDS (DIFFINBUF, IBUFCTRL): 2 instances
  IOBUF => IOBUF (IBUFCTRL, INBUF, OBUFT): 20 instances
  IOBUFDS => IOBUFDS (DIFFINBUF, IBUFCTRL, INV, OBUFT(x2)): 8 instances
  IOBUFE3 => IOBUFE3 (IBUFCTRL, INBUF, OBUFT_DCIEN): 72 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 111 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUF(x2)): 2 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 10 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 245 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 528 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 48 instances
  RAM64M8 => RAM64M8 (RAMD64E(x8)): 15 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 160 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2021.1 (64-bit) build 3247384
open_checkpoint: Time (s): cpu = 00:00:49 ; elapsed = 00:00:49 . Memory (MB): peak = 2536.738 ; gain = 1406.301
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/projects/adi_hdl/library'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/projects/ghdl/library'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcku040'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku040'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2536.738 ; gain = 0.000

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 16a0f9db3

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.916 . Memory (MB): peak = 2536.738 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Generate And Synthesize MIG Cores
INFO: [IP_Flow 19-5647] Added synthesis output to IP cache for IP system_axi_ddr_cntrl_0_phy, cache-ID = a06f3fc9852c8be5
get_clocks: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 2760.094 ; gain = 0.000
read_xdc: Time (s): cpu = 00:00:22 ; elapsed = 00:00:15 . Memory (MB): peak = 2771.168 ; gain = 11.074
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.102 . Memory (MB): peak = 2771.168 ; gain = 0.000
Phase 1 Generate And Synthesize MIG Cores | Checksum: 20b65587e

Time (s): cpu = 00:00:46 ; elapsed = 00:01:34 . Memory (MB): peak = 2771.168 ; gain = 72.547

Phase 2 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
get_clocks: Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 2771.168 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.175 . Memory (MB): peak = 2771.168 ; gain = 0.000
Phase 2 Generate And Synthesize Debug Cores | Checksum: d813c53b

Time (s): cpu = 00:01:03 ; elapsed = 00:02:45 . Memory (MB): peak = 2771.168 ; gain = 72.547

Phase 3 Retarget
INFO: [Opt 31-138] Pushed 364 inverter(s) to 10198 load pin(s).
WARNING: [Shape Builder 18-132] Instance i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST has IOB = TRUE property, but it cannot be placed in an OLOGIC site. i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST 
	to bel OUT_FF. Instance i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST cannot be placed in site BITSLICE_RX_TX_X0Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 8cf55fbe

Time (s): cpu = 00:01:18 ; elapsed = 00:02:56 . Memory (MB): peak = 2784.406 ; gain = 85.785
INFO: [Opt 31-389] Phase Retarget created 711 cells and removed 3323 cells
INFO: [Opt 31-1021] In phase Retarget, 400 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 15 inverter(s) to 25 load pin(s).
Phase 4 Constant propagation | Checksum: f602561f

Time (s): cpu = 00:01:20 ; elapsed = 00:02:57 . Memory (MB): peak = 2784.406 ; gain = 85.785
INFO: [Opt 31-389] Phase Constant propagation created 1967 cells and removed 4704 cells
INFO: [Opt 31-1021] In phase Constant propagation, 458 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Sweep
Phase 5 Sweep | Checksum: d31046ea

Time (s): cpu = 00:01:27 ; elapsed = 00:03:05 . Memory (MB): peak = 2784.406 ; gain = 85.785
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 4875 cells
INFO: [Opt 31-1021] In phase Sweep, 2510 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG i_system_wrapper/system_i/sys_mb_debug/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst to drive 42 load(s) on clock net i_system_wrapper/system_i/sys_mb_debug/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFGCE
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 6 BUFG optimization | Checksum: baae6ce8

Time (s): cpu = 00:01:31 ; elapsed = 00:03:09 . Memory (MB): peak = 2784.406 ; gain = 85.785
INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 0 cells.
INFO: [Opt 31-1021] In phase BUFG optimization, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: baae6ce8

Time (s): cpu = 00:01:31 ; elapsed = 00:03:09 . Memory (MB): peak = 2784.406 ; gain = 85.785
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 11435df6b

Time (s): cpu = 00:01:32 ; elapsed = 00:03:10 . Memory (MB): peak = 2784.406 ; gain = 85.785
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 4 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 518 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             711  |            3323  |                                            400  |
|  Constant propagation         |            1967  |            4704  |                                            458  |
|  Sweep                        |               0  |            4875  |                                           2510  |
|  BUFG optimization            |               1  |               0  |                                              1  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               4  |                                            518  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.254 . Memory (MB): peak = 2784.406 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 15f20280c

Time (s): cpu = 00:01:36 ; elapsed = 00:03:13 . Memory (MB): peak = 2784.406 ; gain = 85.785

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Power 33-23] Power model is not available for xiphy_riu_or
INFO: [Power 33-23] Power model is not available for genVref.u_hpio_vref
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 5 BRAM(s) out of a total of 81 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-201] Structural ODC has moved 6 WE to EN ports
Number of BRAM Ports augmented: 2 newly gated: 12 Total Ports: 162
Ending PowerOpt Patch Enables Task | Checksum: 1c48c044f

Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 3696.188 ; gain = 0.000
Ending Power Optimization Task | Checksum: 1c48c044f

Time (s): cpu = 00:01:13 ; elapsed = 00:00:40 . Memory (MB): peak = 3696.188 ; gain = 911.781

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 1bc2440dc

Time (s): cpu = 00:00:27 ; elapsed = 00:00:18 . Memory (MB): peak = 3696.188 ; gain = 0.000
Ending Final Cleanup Task | Checksum: 1bc2440dc

Time (s): cpu = 00:00:30 ; elapsed = 00:00:21 . Memory (MB): peak = 3696.188 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.077 . Memory (MB): peak = 3696.188 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 1bc2440dc

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.077 . Memory (MB): peak = 3696.188 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
60 Infos, 188 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:03:27 ; elapsed = 00:04:21 . Memory (MB): peak = 3696.188 ; gain = 1159.449
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.207 . Memory (MB): peak = 3696.188 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.runs/impl_1/system_top_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:59 ; elapsed = 00:00:33 . Memory (MB): peak = 3696.188 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file system_top_drc_opted.rpt -pb system_top_drc_opted.pb -rpx system_top_drc_opted.rpx
Command: report_drc -file system_top_drc_opted.rpt -pb system_top_drc_opted.pb -rpx system_top_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file D:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.runs/impl_1/system_top_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:01:11 ; elapsed = 00:00:49 . Memory (MB): peak = 4125.902 ; gain = 429.715
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design -directive ExtraPostPlacementOpt
Attempting to get a license for feature 'Implementation' and/or device 'xcku040'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku040'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC REQP-1853] BUFGCE_DIV_cascade_from_clock_buf: Cascaded clock buffers exist in the design with constant CE pin. This may result in large clock skew and timing violations. Cell BUFGCE_DIV i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_0 I pin is driven by another clock buffer i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf.
WARNING: [DRC REQP-1853] BUFGCE_DIV_cascade_from_clock_buf: Cascaded clock buffers exist in the design with constant CE pin. This may result in large clock skew and timing violations. Cell BUFGCE_DIV i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_1 I pin is driven by another clock buffer i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 2 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'ExtraPostPlacementOpt' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.083 . Memory (MB): peak = 4125.902 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 11efb8968

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.168 . Memory (MB): peak = 4125.902 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.081 . Memory (MB): peak = 4125.902 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 183862c80

Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 4125.902 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1a2d64d8c

Time (s): cpu = 00:01:23 ; elapsed = 00:00:59 . Memory (MB): peak = 4125.902 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1a2d64d8c

Time (s): cpu = 00:01:23 ; elapsed = 00:00:59 . Memory (MB): peak = 4125.902 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1a2d64d8c

Time (s): cpu = 00:01:23 ; elapsed = 00:01:00 . Memory (MB): peak = 4125.902 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 16876506c

Time (s): cpu = 00:01:42 ; elapsed = 00:01:11 . Memory (MB): peak = 4125.902 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1e24155eb

Time (s): cpu = 00:01:55 ; elapsed = 00:01:19 . Memory (MB): peak = 4125.902 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 22c29ead1

Time (s): cpu = 00:01:56 ; elapsed = 00:01:19 . Memory (MB): peak = 4125.902 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 9 LUTNM shape to break, 3278 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 8, two critical 1, total 9, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 1418 nets or LUTs. Breaked 9 LUTs, combined 1409 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-76] Pass 1. Identified 4 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_cal. Replicated 7 times.
INFO: [Physopt 32-81] Processed net i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[3]_0[0]. Replicated 7 times.
INFO: [Physopt 32-81] Processed net i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/app_wdf_rdy_r. Replicated 7 times.
INFO: [Physopt 32-81] Processed net i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/app_wdf_rdy_r_copy2. Replicated 5 times.
INFO: [Physopt 32-232] Optimized 4 nets. Created 38 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 4 nets or cells. Created 38 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.351 . Memory (MB): peak = 4125.902 ; gain = 0.000
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-527] Pass 1: Identified 1 candidate cell for BRAM register optimization
INFO: [Physopt 32-666] Processed cell i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/DDR_XSDB_BRAM/mem_inst/gen_mem[0].inst/mem_reg_bram_0. No change.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.069 . Memory (MB): peak = 4125.902 ; gain = 0.000
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.077 . Memory (MB): peak = 4125.902 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            9  |           1409  |                  1418  |           0  |           1  |  00:00:02  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |           38  |              0  |                     4  |           0  |           1  |  00:00:02  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |           47  |           1409  |                  1422  |           0  |           9  |  00:00:04  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: 1b61dc8cb

Time (s): cpu = 00:05:13 ; elapsed = 00:03:18 . Memory (MB): peak = 4125.902 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: 20fecb401

Time (s): cpu = 00:05:17 ; elapsed = 00:03:22 . Memory (MB): peak = 4125.902 ; gain = 0.000
Phase 2 Global Placement | Checksum: 20fecb401

Time (s): cpu = 00:05:17 ; elapsed = 00:03:22 . Memory (MB): peak = 4125.902 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 14ee66353

Time (s): cpu = 00:05:32 ; elapsed = 00:03:30 . Memory (MB): peak = 4125.902 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 26c449022

Time (s): cpu = 00:05:58 ; elapsed = 00:03:46 . Memory (MB): peak = 4125.902 ; gain = 0.000

Phase 3.3 Small Shape DP

Phase 3.3.1 Small Shape Clustering
Phase 3.3.1 Small Shape Clustering | Checksum: 27fe33040

Time (s): cpu = 00:06:35 ; elapsed = 00:04:11 . Memory (MB): peak = 4125.902 ; gain = 0.000

Phase 3.3.2 DP Optimization
Phase 3.3.2 DP Optimization | Checksum: 2771b4861

Time (s): cpu = 00:07:38 ; elapsed = 00:04:48 . Memory (MB): peak = 4125.902 ; gain = 0.000

Phase 3.3.3 Flow Legalize Slice Clusters
Phase 3.3.3 Flow Legalize Slice Clusters | Checksum: 22c13b3bf

Time (s): cpu = 00:07:39 ; elapsed = 00:04:49 . Memory (MB): peak = 4125.902 ; gain = 0.000

Phase 3.3.4 Slice Area Swap
Phase 3.3.4 Slice Area Swap | Checksum: 1cc9a7dc5

Time (s): cpu = 00:07:58 ; elapsed = 00:05:04 . Memory (MB): peak = 4125.902 ; gain = 0.000
Phase 3.3 Small Shape DP | Checksum: 235364285

Time (s): cpu = 00:08:24 ; elapsed = 00:05:18 . Memory (MB): peak = 4125.902 ; gain = 0.000

Phase 3.4 Re-assign LUT pins
Phase 3.4 Re-assign LUT pins | Checksum: 18a3de24d

Time (s): cpu = 00:08:29 ; elapsed = 00:05:25 . Memory (MB): peak = 4125.902 ; gain = 0.000

Phase 3.5 Pipeline Register Optimization
Phase 3.5 Pipeline Register Optimization | Checksum: 1f9bfee3e

Time (s): cpu = 00:08:30 ; elapsed = 00:05:26 . Memory (MB): peak = 4125.902 ; gain = 0.000

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 1924d5b5c

Time (s): cpu = 00:09:49 ; elapsed = 00:06:10 . Memory (MB): peak = 4125.902 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1924d5b5c

Time (s): cpu = 00:09:50 ; elapsed = 00:06:11 . Memory (MB): peak = 4125.902 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1a0686ed9

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.041 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 229c45e3b

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 4175.758 ; gain = 0.000
INFO: [Place 46-35] Processed net i_system_wrapper/system_i/sys_rstgen/U0/peripheral_aresetn[0], inserted BUFG to drive 5440 loads.
INFO: [Place 46-45] Replicated bufg driver i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica
INFO: [Place 46-35] Processed net i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/sync_reset, inserted BUFG to drive 1510 loads.
INFO: [Place 46-45] Replicated bufg driver i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg_replica
INFO: [Place 46-56] BUFG insertion identified 2 candidate nets. Inserted BUFG: 2, Replicated BUFG Driver: 2, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 17ebfcdb7

Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 4175.758 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: fd4379e5

Time (s): cpu = 00:11:33 ; elapsed = 00:07:14 . Memory (MB): peak = 4175.758 ; gain = 49.855

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.292. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1a51e28ea

Time (s): cpu = 00:13:14 ; elapsed = 00:09:00 . Memory (MB): peak = 4175.758 ; gain = 49.855

Time (s): cpu = 00:13:14 ; elapsed = 00:09:00 . Memory (MB): peak = 4175.758 ; gain = 49.855
Phase 4.1 Post Commit Optimization | Checksum: 1a51e28ea

Time (s): cpu = 00:13:15 ; elapsed = 00:09:01 . Memory (MB): peak = 4175.758 ; gain = 49.855
Post Placement Optimization Initialization | Checksum: 239d7d3dc

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.292 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 22a2244b2

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 4175.758 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 20a1e2a7c

Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 4175.758 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.292. For the most accurate timing information please run report_timing.
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.416 . Memory (MB): peak = 4175.758 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 277077d0c

Time (s): cpu = 00:15:14 ; elapsed = 00:10:24 . Memory (MB): peak = 4175.758 ; gain = 49.855

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                8x8|                4x4|
|___________|___________________|___________________|
|      South|                8x8|                8x8|
|___________|___________________|___________________|
|       East|                4x4|                8x8|
|___________|___________________|___________________|
|       West|                4x4|                8x8|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 277077d0c

Time (s): cpu = 00:15:15 ; elapsed = 00:10:25 . Memory (MB): peak = 4175.758 ; gain = 49.855
Phase 4.3 Placer Reporting | Checksum: 277077d0c

Time (s): cpu = 00:15:15 ; elapsed = 00:10:25 . Memory (MB): peak = 4175.758 ; gain = 49.855

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.080 . Memory (MB): peak = 4175.758 ; gain = 0.000

Time (s): cpu = 00:15:15 ; elapsed = 00:10:25 . Memory (MB): peak = 4175.758 ; gain = 49.855
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 20f0fd7e6

Time (s): cpu = 00:15:16 ; elapsed = 00:10:26 . Memory (MB): peak = 4175.758 ; gain = 49.855
Ending Placer Task | Checksum: 15ddad235

Time (s): cpu = 00:15:16 ; elapsed = 00:10:26 . Memory (MB): peak = 4175.758 ; gain = 49.855
INFO: [Common 17-83] Releasing license: Implementation
115 Infos, 190 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:15:30 ; elapsed = 00:10:35 . Memory (MB): peak = 4175.758 ; gain = 49.855
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:26 ; elapsed = 00:00:08 . Memory (MB): peak = 4175.758 ; gain = 0.000
report_design_analysis: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 4175.758 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.runs/impl_1/system_top_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:01:07 ; elapsed = 00:00:38 . Memory (MB): peak = 4175.758 ; gain = 0.000
INFO: [runtcl-4] Executing : report_io -file system_top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.184 . Memory (MB): peak = 4175.758 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file system_top_utilization_placed.rpt -pb system_top_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file system_top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.448 . Memory (MB): peak = 4175.758 ; gain = 0.000
Command: phys_opt_design -directive AlternateFlowWithRetiming
Attempting to get a license for feature 'Implementation' and/or device 'xcku040'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku040'
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: AlternateFlowWithRetiming
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
125 Infos, 190 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:01:18 ; elapsed = 00:00:42 . Memory (MB): peak = 4175.758 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:26 ; elapsed = 00:00:08 . Memory (MB): peak = 4204.781 ; gain = 29.023
INFO: [Common 17-1381] The checkpoint 'D:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.runs/impl_1/system_top_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:57 ; elapsed = 00:00:28 . Memory (MB): peak = 4204.781 ; gain = 29.023
Command: route_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xcku040'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku040'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'Explore'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: c8c0582c ConstDB: 0 ShapeSum: 205b6428 RouteDB: 74bf15e1

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: d9a8721a

Time (s): cpu = 00:01:11 ; elapsed = 00:00:56 . Memory (MB): peak = 4367.914 ; gain = 146.605
Post Restoration Checksum: NetGraph: 7a308015 NumContArr: ea76faa8 Constraints: 456dff5f Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1aa157a1c

Time (s): cpu = 00:01:13 ; elapsed = 00:00:58 . Memory (MB): peak = 4367.914 ; gain = 146.605

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1aa157a1c

Time (s): cpu = 00:01:14 ; elapsed = 00:00:58 . Memory (MB): peak = 4378.512 ; gain = 157.203

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1aa157a1c

Time (s): cpu = 00:01:14 ; elapsed = 00:00:58 . Memory (MB): peak = 4378.512 ; gain = 157.203

Phase 2.4 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.4 Global Clock Net Routing | Checksum: f16a9e6f

Time (s): cpu = 00:01:20 ; elapsed = 00:01:03 . Memory (MB): peak = 4438.586 ; gain = 217.277

Phase 2.5 Update Timing
Phase 2.5 Update Timing | Checksum: 1f5f51dd6

Time (s): cpu = 00:02:43 ; elapsed = 00:01:53 . Memory (MB): peak = 4503.715 ; gain = 282.406
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.438  | TNS=0.000  | WHS=-0.506 | THS=-545.885|


Phase 2.6 Update Timing for Bus Skew

Phase 2.6.1 Update Timing
Phase 2.6.1 Update Timing | Checksum: 1f64a8e1c

Time (s): cpu = 00:04:42 ; elapsed = 00:03:00 . Memory (MB): peak = 4536.785 ; gain = 315.477
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.438  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.6 Update Timing for Bus Skew | Checksum: 11996aaf9

Time (s): cpu = 00:04:42 ; elapsed = 00:03:01 . Memory (MB): peak = 4536.785 ; gain = 315.477
Phase 2 Router Initialization | Checksum: 129effad9

Time (s): cpu = 00:04:42 ; elapsed = 00:03:01 . Memory (MB): peak = 4536.785 ; gain = 315.477

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00540406 %
  Global Horizontal Routing Utilization  = 0.00418134 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 119343
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 106651
  Number of Partially Routed Nets     = 12692
  Number of Node Overlaps             = 0


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 129effad9

Time (s): cpu = 00:04:46 ; elapsed = 00:03:04 . Memory (MB): peak = 4538.691 ; gain = 317.383
Phase 3 Initial Routing | Checksum: 15904d37b

Time (s): cpu = 00:05:39 ; elapsed = 00:03:33 . Memory (MB): peak = 4598.441 ; gain = 377.133

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 19316
 Number of Nodes with overlaps = 1161
 Number of Nodes with overlaps = 133
 Number of Nodes with overlaps = 21
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.135  | TNS=0.000  | WHS=-0.035 | THS=-0.760 |

Phase 4.1 Global Iteration 0 | Checksum: 13e8a99c4

Time (s): cpu = 00:49:46 ; elapsed = 00:35:13 . Memory (MB): peak = 5116.402 ; gain = 895.094

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 91
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.135  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1433e2701

Time (s): cpu = 00:51:00 ; elapsed = 00:36:05 . Memory (MB): peak = 5116.402 ; gain = 895.094

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.135  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 227581cf3

Time (s): cpu = 00:51:19 ; elapsed = 00:36:24 . Memory (MB): peak = 5116.402 ; gain = 895.094
Phase 4 Rip-up And Reroute | Checksum: 227581cf3

Time (s): cpu = 00:51:20 ; elapsed = 00:36:24 . Memory (MB): peak = 5116.402 ; gain = 895.094

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 219f8c7cb

Time (s): cpu = 00:51:50 ; elapsed = 00:36:41 . Memory (MB): peak = 5116.402 ; gain = 895.094
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.135  | TNS=0.000  | WHS=0.024  | THS=0.000  |

Phase 5.1 Delay CleanUp | Checksum: 1b5646fc4

Time (s): cpu = 00:51:50 ; elapsed = 00:36:42 . Memory (MB): peak = 5116.402 ; gain = 895.094

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1b5646fc4

Time (s): cpu = 00:51:50 ; elapsed = 00:36:42 . Memory (MB): peak = 5116.402 ; gain = 895.094
Phase 5 Delay and Skew Optimization | Checksum: 1b5646fc4

Time (s): cpu = 00:51:51 ; elapsed = 00:36:43 . Memory (MB): peak = 5116.402 ; gain = 895.094

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1cf6a781a

Time (s): cpu = 00:52:19 ; elapsed = 00:36:59 . Memory (MB): peak = 5116.402 ; gain = 895.094
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.135  | TNS=0.000  | WHS=0.024  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 267c36d07

Time (s): cpu = 00:52:20 ; elapsed = 00:37:00 . Memory (MB): peak = 5116.402 ; gain = 895.094
Phase 6 Post Hold Fix | Checksum: 267c36d07

Time (s): cpu = 00:52:20 ; elapsed = 00:37:00 . Memory (MB): peak = 5116.402 ; gain = 895.094

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 6.8751 %
  Global Horizontal Routing Utilization  = 5.78453 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1dee6ba24

Time (s): cpu = 00:52:26 ; elapsed = 00:37:05 . Memory (MB): peak = 5116.402 ; gain = 895.094

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1dee6ba24

Time (s): cpu = 00:52:26 ; elapsed = 00:37:05 . Memory (MB): peak = 5116.402 ; gain = 895.094

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1dee6ba24

Time (s): cpu = 00:52:35 ; elapsed = 00:37:14 . Memory (MB): peak = 5116.402 ; gain = 895.094

Phase 10 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=0.135  | TNS=0.000  | WHS=0.024  | THS=0.000  |

Phase 10 Post Router Timing | Checksum: 24a0f0020

Time (s): cpu = 00:53:40 ; elapsed = 00:37:50 . Memory (MB): peak = 5116.402 ; gain = 895.094
INFO: [Route 35-61] The design met the timing requirement.
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:53:40 ; elapsed = 00:37:50 . Memory (MB): peak = 5116.402 ; gain = 895.094

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
144 Infos, 190 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:54:11 ; elapsed = 00:38:06 . Memory (MB): peak = 5116.402 ; gain = 911.621
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:36 ; elapsed = 00:00:11 . Memory (MB): peak = 5116.402 ; gain = 0.000
report_design_analysis: Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 5116.402 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.runs/impl_1/system_top_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:01:15 ; elapsed = 00:00:43 . Memory (MB): peak = 5116.402 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file system_top_drc_routed.rpt -pb system_top_drc_routed.pb -rpx system_top_drc_routed.rpx
Command: report_drc -file system_top_drc_routed.rpt -pb system_top_drc_routed.pb -rpx system_top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file D:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.runs/impl_1/system_top_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:21 ; elapsed = 00:00:11 . Memory (MB): peak = 5116.402 ; gain = 0.000
INFO: [runtcl-4] Executing : report_methodology -file system_top_methodology_drc_routed.rpt -pb system_top_methodology_drc_routed.pb -rpx system_top_methodology_drc_routed.rpx
Command: report_methodology -file system_top_methodology_drc_routed.rpt -pb system_top_methodology_drc_routed.pb -rpx system_top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file D:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.runs/impl_1/system_top_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:01:30 ; elapsed = 00:00:48 . Memory (MB): peak = 5116.402 ; gain = 0.000
INFO: [runtcl-4] Executing : report_power -file system_top_power_routed.rpt -pb system_top_power_summary_routed.pb -rpx system_top_power_routed.rpx
Command: report_power -file system_top_power_routed.rpt -pb system_top_power_summary_routed.pb -rpx system_top_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
156 Infos, 191 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:01:16 ; elapsed = 00:00:42 . Memory (MB): peak = 5116.402 ; gain = 0.000
INFO: [runtcl-4] Executing : report_route_status -file system_top_route_status.rpt -pb system_top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file system_top_timing_summary_routed.rpt -pb system_top_timing_summary_routed.pb -rpx system_top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
WARNING: [Timing 38-453] Line(s) in the report have been truncated to keep line length below 5000 characters.
report_timing_summary: Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 5116.402 ; gain = 0.000
INFO: [runtcl-4] Executing : report_incremental_reuse -file system_top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file system_top_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 5116.402 ; gain = 0.000
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file system_top_bus_skew_routed.rpt -pb system_top_bus_skew_routed.pb -rpx system_top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Memdata 28-167] Found XPM memory block i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block i_system_wrapper/system_i/axi_mem_interconnect/inst/s06_nodes/s06_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the i_system_wrapper/system_i/axi_mem_interconnect/inst/s06_nodes/s06_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block i_system_wrapper/system_i/axi_mem_interconnect/inst/s06_nodes/s06_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the i_system_wrapper/system_i/axi_mem_interconnect/inst/s06_nodes/s06_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block i_system_wrapper/system_i/axi_mem_interconnect/inst/s06_nodes/s06_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the i_system_wrapper/system_i/axi_mem_interconnect/inst/s06_nodes/s06_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block i_system_wrapper/system_i/axi_mem_interconnect/inst/s06_nodes/s06_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the i_system_wrapper/system_i/axi_mem_interconnect/inst/s06_nodes/s06_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block i_system_wrapper/system_i/axi_mem_interconnect/inst/s05_nodes/s05_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the i_system_wrapper/system_i/axi_mem_interconnect/inst/s05_nodes/s05_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block i_system_wrapper/system_i/axi_mem_interconnect/inst/s05_nodes/s05_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the i_system_wrapper/system_i/axi_mem_interconnect/inst/s05_nodes/s05_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block i_system_wrapper/system_i/axi_mem_interconnect/inst/s05_nodes/s05_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the i_system_wrapper/system_i/axi_mem_interconnect/inst/s05_nodes/s05_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block i_system_wrapper/system_i/axi_mem_interconnect/inst/s05_nodes/s05_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the i_system_wrapper/system_i/axi_mem_interconnect/inst/s05_nodes/s05_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block i_system_wrapper/system_i/axi_mem_interconnect/inst/s05_nodes/s05_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the i_system_wrapper/system_i/axi_mem_interconnect/inst/s05_nodes/s05_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block i_system_wrapper/system_i/axi_mem_interconnect/inst/s04_nodes/s04_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the i_system_wrapper/system_i/axi_mem_interconnect/inst/s04_nodes/s04_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block i_system_wrapper/system_i/axi_mem_interconnect/inst/s04_nodes/s04_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the i_system_wrapper/system_i/axi_mem_interconnect/inst/s04_nodes/s04_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block i_system_wrapper/system_i/axi_mem_interconnect/inst/s04_nodes/s04_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the i_system_wrapper/system_i/axi_mem_interconnect/inst/s04_nodes/s04_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block i_system_wrapper/system_i/axi_mem_interconnect/inst/s04_nodes/s04_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the i_system_wrapper/system_i/axi_mem_interconnect/inst/s04_nodes/s04_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block i_system_wrapper/system_i/axi_mem_interconnect/inst/s04_nodes/s04_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the i_system_wrapper/system_i/axi_mem_interconnect/inst/s04_nodes/s04_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block i_system_wrapper/system_i/axi_mem_interconnect/inst/s04_nodes/s04_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the i_system_wrapper/system_i/axi_mem_interconnect/inst/s04_nodes/s04_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block i_system_wrapper/system_i/axi_mem_interconnect/inst/s03_nodes/s03_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the i_system_wrapper/system_i/axi_mem_interconnect/inst/s03_nodes/s03_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block i_system_wrapper/system_i/axi_mem_interconnect/inst/s03_nodes/s03_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the i_system_wrapper/system_i/axi_mem_interconnect/inst/s03_nodes/s03_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block i_system_wrapper/system_i/axi_mem_interconnect/inst/s03_nodes/s03_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the i_system_wrapper/system_i/axi_mem_interconnect/inst/s03_nodes/s03_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block i_system_wrapper/system_i/axi_mem_interconnect/inst/s03_nodes/s03_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the i_system_wrapper/system_i/axi_mem_interconnect/inst/s03_nodes/s03_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_nodes/s02_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_nodes/s02_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_nodes/s02_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_nodes/s02_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_nodes/s02_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_nodes/s02_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_nodes/s02_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_nodes/s02_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_nodes/s02_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_nodes/s02_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_nodes/s02_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_nodes/s02_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_nodes/s02_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_nodes/s02_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_nodes/s02_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_nodes/s02_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_nodes/s02_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_nodes/s02_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_nodes/s02_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_nodes/s02_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_nodes/s01_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_nodes/s01_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_nodes/s01_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_nodes/s01_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_nodes/s01_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_nodes/s01_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_nodes/s01_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_nodes/s01_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_w_node/inst/gen_normal.inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[5].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_w_node/inst/gen_normal.inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[5].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_w_node/inst/gen_normal.inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[4].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_w_node/inst/gen_normal.inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[4].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_w_node/inst/gen_normal.inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[2].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_w_node/inst/gen_normal.inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[2].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_w_node/inst/gen_normal.inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_w_node/inst/gen_normal.inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[3].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[3].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
0INFO: [Memdata 28-208] The XPM instance: <i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_GP_SF.I_S2MM_GP_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <i_system_wrapper/system_i/axi_ethernet_dma>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
0INFO: [Memdata 28-208] The XPM instance: <i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <i_system_wrapper/system_i/axi_ethernet_dma>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-167] Found XPM memory block i_system_wrapper/system_i/axi_ethernet_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the i_system_wrapper/system_i/axi_ethernet_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
00INFO: [Memdata 28-208] The XPM instance: <i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/TX_INTFCE_I/TX_MEM_INTERFACE/TXD_MEM/xpm_memory_base_inst> is part of IP: <i_system_wrapper/system_i/axi_ethernet/inst/eth_buf>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
00INFO: [Memdata 28-208] The XPM instance: <i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/TX_INTFCE_I/TX_MEM_INTERFACE/TXC_MEM/xpm_memory_base_inst> is part of IP: <i_system_wrapper/system_i/axi_ethernet/inst/eth_buf>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
00INFO: [Memdata 28-208] The XPM instance: <i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXS_MEM/xpm_memory_base_inst> is part of IP: <i_system_wrapper/system_i/axi_ethernet/inst/eth_buf>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
00INFO: [Memdata 28-208] The XPM instance: <i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXD_MEM/xpm_memory_base_inst> is part of IP: <i_system_wrapper/system_i/axi_ethernet/inst/eth_buf>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-167] Found XPM memory block i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
write_mem_info: Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 5116.402 ; gain = 0.000
Command: write_bitstream -force system_top.bit
Attempting to get a license for feature 'Implementation' and/or device 'xcku040'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku040'
INFO: [Common 17-83] Releasing license: Implementation
74 Infos, 0 Warnings, 0 Critical Warnings and 1 Errors encountered.
write_bitstream failed
ERROR: [Common 17-69] Command failed: This design contains one or more cells for which bitstream generation is not permitted:
i_system_wrapper/system_i/axi_ethernet/inst/mac/inst/bd_55cd_mac_0_core (<encrypted cellview>)
If a new IP Core license was added, in order for the new license to be picked up, the current netlist needs to be updated by resetting and re-generating the IP output products before bitstream generation.
INFO: [Common 17-206] Exiting Vivado at Wed Dec  1 00:05:55 2021...
[Wed Dec  1 00:05:59 2021] impl_1 finished
WARNING: [Vivado 12-8222] Failed run(s) : 'impl_1'
wait_on_run: Time (s): cpu = 00:00:18 ; elapsed = 01:00:15 . Memory (MB): peak = 4774.062 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 4774.062 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 3582 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 2 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/cal_RESET_n[0]' is not directly connected to top level port. Synthesis is ignored for DRIVE but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/cal_RESET_n[0]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/mmcm_clk_in' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 5266.230 ; gain = 73.613
Restored from archive | CPU: 9.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 5266.230 ; gain = 73.613
Generating merged BMM file for the design top 'system_top'...
Generating merged BMM file for the design top 'system_axi_ddr_cntrl_0'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/sw/calibration_0/Debug/calibration_ddr.elf d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/sw/calibration_0/Debug/calibration_ddr.elf d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.gen/sources_1/bd/system/ip/system_sys_mb_0/data/mb_bootloop_le.elf 
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.101 . Memory (MB): peak = 5272.496 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1252 instances were transformed.
  DSP48E => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 24 instances
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 11 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 11 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 8 instances
  IBUFDS_DIFF_OUT => IBUFDS_DIFF_OUT (DIFFINBUF, IBUFCTRL(x2)): 1 instance 
  IBUFGDS => IBUFDS (DIFFINBUF, IBUFCTRL): 2 instances
  IOBUF => IOBUF (IBUFCTRL, INBUF, OBUFT): 20 instances
  IOBUFDS => IOBUFDS (DIFFINBUF, IBUFCTRL, INV, OBUFT(x2)): 8 instances
  IOBUFE3 => IOBUFE3 (IBUFCTRL, INBUF, OBUFT_DCIEN): 72 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 110 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUF(x2)): 2 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 10 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 236 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 515 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 52 instances
  RAM64M8 => RAM64M8 (RAMD64E(x8)): 9 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 160 instances
  SRLC16E => SRL16E: 1 instance 

open_run: Time (s): cpu = 00:00:50 ; elapsed = 00:00:51 . Memory (MB): peak = 5272.496 ; gain = 498.434
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
WARNING: [Timing 38-453] Line(s) in the report have been truncated to keep line length below 5000 characters.
report_timing_summary: Time (s): cpu = 00:01:12 ; elapsed = 00:00:41 . Memory (MB): peak = 5583.551 ; gain = 311.055
GENERATE_REPORTS: Resource utilization files won't be generated because ADI_GENERATE_UTILIZATION env var is not set
GENERATE_REPORTS: Power analysis files won't be generated because ADI_GENERATE_XPA env var is not set
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
WARNING: [Timing 38-453] Line(s) in the report have been truncated to keep line length below 5000 characters.
report_timing_summary: Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 5596.543 ; gain = 12.992
INFO: [Vivado 12-4895] Creating Hardware Platform: d:/projects/adi_hdl/projects/fmcomms2/kcu105/fmcomms2_kcu105.sdk/system_top.xsa ...
INFO: [Hsi 55-2053] elapsed time for repository (C:/Xilinx_/Vivado/2021.1/data/embeddedsw) loading 1 seconds
ERROR: [Common 17-70] Application Exception: Unable to get BIT file from implementation run. Please ensure implementation has been run all the way through Bitstream generation. Aborting write_hw_platform..
INFO: [Common 17-206] Exiting Vivado at Wed Dec  1 00:07:52 2021...
