<profile>

<section name = "Vitis HLS Report for 'matmul'" level="0">
<item name = "Date">Sun May  8 20:47:07 2022
</item>
<item name = "Version">2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)</item>
<item name = "Project">Radar_Processor</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 6.912 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">488288, 488288, 4.883 ms, 4.883 ms, 488288, 488288, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_73_1_VITIS_LOOP_74_2_VITIS_LOOP_75_3">488286, 488286, 8, 1, 1, 488280, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, 1, -, -, -</column>
<column name="Expression">-, -, 0, 375, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">2, -, 0, 0, -</column>
<column name="Multiplexer">-, -, -, 124, -</column>
<column name="Register">-, -, 704, 192, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">~0, ~0, ~0, 1, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="mac_muladd_6ns_7ns_6ns_11_4_1_U3">mac_muladd_6ns_7ns_6ns_11_4_1, i0 * i1 + i2</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="pulseCanceler_coeff_M_real_V_U">matmul_pulseCanceler_coeff_M_real_V, 2, 0, 0, 0, 1560, 10, 1, 15600</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln73_1_fu_218_p2">+, 0, 0, 26, 19, 1</column>
<column name="add_ln73_fu_298_p2">+, 0, 0, 14, 9, 1</column>
<column name="add_ln74_1_fu_284_p2">+, 0, 0, 12, 12, 1</column>
<column name="add_ln74_fu_318_p2">+, 0, 0, 14, 6, 1</column>
<column name="add_ln75_fu_278_p2">+, 0, 0, 14, 6, 1</column>
<column name="add_ln79_1_fu_366_p2">+, 0, 0, 17, 14, 14</column>
<column name="add_ln79_fu_353_p2">+, 0, 0, 17, 14, 14</column>
<column name="empty_25_fu_407_p2">+, 0, 0, 17, 14, 14</column>
<column name="out_M_imag_d0">+, 0, 0, 39, 32, 32</column>
<column name="out_M_real_d0">+, 0, 0, 39, 32, 32</column>
<column name="and_ln73_fu_248_p2">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln73_fu_224_p2">icmp, 0, 0, 13, 19, 17</column>
<column name="icmp_ln74_fu_230_p2">icmp, 0, 0, 12, 12, 11</column>
<column name="icmp_ln75_fu_242_p2">icmp, 0, 0, 10, 6, 6</column>
<column name="icmp_ln77_fu_378_p2">icmp, 0, 0, 10, 6, 1</column>
<column name="icmp_ln80_fu_272_p2">icmp, 0, 0, 10, 6, 6</column>
<column name="or_ln74_fu_254_p2">or, 0, 0, 2, 1, 1</column>
<column name="select_ln73_1_fu_311_p3">select, 0, 0, 9, 1, 9</column>
<column name="select_ln73_fu_304_p3">select, 0, 0, 6, 1, 1</column>
<column name="select_ln74_1_fu_324_p3">select, 0, 0, 6, 1, 6</column>
<column name="select_ln74_2_fu_290_p3">select, 0, 0, 12, 1, 1</column>
<column name="select_ln74_fu_260_p3">select, 0, 0, 6, 1, 1</column>
<column name="sum_M_imag_V_1_fu_418_p3">select, 0, 0, 32, 1, 1</column>
<column name="sum_M_real_V_1_fu_425_p3">select, 0, 0, 32, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln73_fu_236_p2">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">20, 4, 1, 4</column>
<column name="ap_enable_reg_pp0_iter6">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter7">14, 3, 1, 3</column>
<column name="ap_phi_mux_i_phi_fu_176_p4">9, 2, 9, 18</column>
<column name="ap_phi_mux_j_phi_fu_187_p4">9, 2, 6, 12</column>
<column name="i_reg_172">9, 2, 9, 18</column>
<column name="indvar_flatten19_reg_139">9, 2, 19, 38</column>
<column name="indvar_flatten_reg_150">9, 2, 12, 24</column>
<column name="j_reg_183">9, 2, 6, 12</column>
<column name="k_reg_161">9, 2, 6, 12</column>
<column name="sum_M_imag_V_reg_194">9, 2, 32, 64</column>
<column name="sum_M_real_V_reg_206">9, 2, 32, 64</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln79_reg_536">11, 0, 14, 3</column>
<column name="and_ln73_reg_488">1, 0, 1, 0</column>
<column name="and_ln73_reg_488_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="ap_CS_fsm">3, 0, 3, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter5">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter6">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter7">1, 0, 1, 0</column>
<column name="i_reg_172">9, 0, 9, 0</column>
<column name="icmp_ln73_reg_478">1, 0, 1, 0</column>
<column name="icmp_ln74_reg_482">1, 0, 1, 0</column>
<column name="icmp_ln74_reg_482_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="icmp_ln77_reg_556">1, 0, 1, 0</column>
<column name="icmp_ln80_reg_504">1, 0, 1, 0</column>
<column name="indvar_flatten19_reg_139">19, 0, 19, 0</column>
<column name="indvar_flatten_reg_150">12, 0, 12, 0</column>
<column name="j_reg_183">6, 0, 6, 0</column>
<column name="k_reg_161">6, 0, 6, 0</column>
<column name="mul_ln1115_2_reg_598">40, 0, 40, 0</column>
<column name="mul_ln1115_reg_593">40, 0, 40, 0</column>
<column name="pulseCanceler_coeff_M_real_V_load_reg_572">10, 0, 10, 0</column>
<column name="r_V_2_reg_567">32, 0, 32, 0</column>
<column name="r_V_reg_562">32, 0, 32, 0</column>
<column name="select_ln73_1_reg_518">9, 0, 9, 0</column>
<column name="select_ln74_1_reg_525">6, 0, 6, 0</column>
<column name="select_ln74_reg_493">6, 0, 6, 0</column>
<column name="sum_M_imag_V_reg_194">32, 0, 32, 0</column>
<column name="sum_M_real_V_reg_206">32, 0, 32, 0</column>
<column name="add_ln79_reg_536">64, 32, 14, 3</column>
<column name="icmp_ln73_reg_478">64, 32, 1, 0</column>
<column name="icmp_ln77_reg_556">64, 32, 1, 0</column>
<column name="icmp_ln80_reg_504">64, 32, 1, 0</column>
<column name="select_ln74_1_reg_525">64, 32, 6, 0</column>
<column name="select_ln74_reg_493">64, 32, 6, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, matmul, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, matmul, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, matmul, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, matmul, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, matmul, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, matmul, return value</column>
<column name="grp_fu_1130_p_din0">out, 10, ap_ctrl_hs, matmul, return value</column>
<column name="grp_fu_1130_p_din1">out, 32, ap_ctrl_hs, matmul, return value</column>
<column name="grp_fu_1130_p_dout0">in, 40, ap_ctrl_hs, matmul, return value</column>
<column name="grp_fu_1130_p_ce">out, 1, ap_ctrl_hs, matmul, return value</column>
<column name="grp_fu_1134_p_din0">out, 10, ap_ctrl_hs, matmul, return value</column>
<column name="grp_fu_1134_p_din1">out, 32, ap_ctrl_hs, matmul, return value</column>
<column name="grp_fu_1134_p_dout0">in, 40, ap_ctrl_hs, matmul, return value</column>
<column name="grp_fu_1134_p_ce">out, 1, ap_ctrl_hs, matmul, return value</column>
<column name="a_M_real_address0">out, 14, ap_memory, a_M_real, array</column>
<column name="a_M_real_ce0">out, 1, ap_memory, a_M_real, array</column>
<column name="a_M_real_q0">in, 32, ap_memory, a_M_real, array</column>
<column name="a_M_imag_address0">out, 14, ap_memory, a_M_imag, array</column>
<column name="a_M_imag_ce0">out, 1, ap_memory, a_M_imag, array</column>
<column name="a_M_imag_q0">in, 32, ap_memory, a_M_imag, array</column>
<column name="out_M_real_address0">out, 14, ap_memory, out_M_real, array</column>
<column name="out_M_real_ce0">out, 1, ap_memory, out_M_real, array</column>
<column name="out_M_real_we0">out, 1, ap_memory, out_M_real, array</column>
<column name="out_M_real_d0">out, 32, ap_memory, out_M_real, array</column>
<column name="out_M_imag_address0">out, 14, ap_memory, out_M_imag, array</column>
<column name="out_M_imag_ce0">out, 1, ap_memory, out_M_imag, array</column>
<column name="out_M_imag_we0">out, 1, ap_memory, out_M_imag, array</column>
<column name="out_M_imag_d0">out, 32, ap_memory, out_M_imag, array</column>
</table>
</item>
</section>
</profile>
