--------------------------------------------------------------------------------
Release 14.6 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml dvi_demo.twx dvi_demo.ncd -o dvi_demo.twr dvi_demo.pcf
-ucf dvi_demo.ucf

Design file:              dvi_demo.ncd
Physical constraint file: dvi_demo.pcf
Device,package,speed:     xc6slx9,tqg144,C,-3 (PRODUCTION 1.23 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock RX0_TMDS<3>
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
RX0_TMDS<0> |   -2.904(R)|      FAST  |    6.946(R)|      SLOW  |dvi_rx0/pclkx10   |   0.000|
RX0_TMDS<1> |   -2.959(R)|      FAST  |    7.001(R)|      SLOW  |dvi_rx0/pclkx10   |   0.000|
RX0_TMDS<2> |   -2.904(R)|      FAST  |    6.946(R)|      SLOW  |dvi_rx0/pclkx10   |   0.000|
RX0_TMDSB<0>|   -2.904(R)|      FAST  |    6.945(R)|      SLOW  |dvi_rx0/pclkx10   |   0.000|
RX0_TMDSB<1>|   -2.959(R)|      FAST  |    7.000(R)|      SLOW  |dvi_rx0/pclkx10   |   0.000|
RX0_TMDSB<2>|   -2.904(R)|      FAST  |    6.945(R)|      SLOW  |dvi_rx0/pclkx10   |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock RX0_TMDSB<3>
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
RX0_TMDS<0> |   -2.904(R)|      FAST  |    6.947(R)|      SLOW  |dvi_rx0/pclkx10   |   0.000|
RX0_TMDS<1> |   -2.959(R)|      FAST  |    7.002(R)|      SLOW  |dvi_rx0/pclkx10   |   0.000|
RX0_TMDS<2> |   -2.904(R)|      FAST  |    6.947(R)|      SLOW  |dvi_rx0/pclkx10   |   0.000|
RX0_TMDSB<0>|   -2.904(R)|      FAST  |    6.946(R)|      SLOW  |dvi_rx0/pclkx10   |   0.000|
RX0_TMDSB<1>|   -2.959(R)|      FAST  |    7.001(R)|      SLOW  |dvi_rx0/pclkx10   |   0.000|
RX0_TMDSB<2>|   -2.904(R)|      FAST  |    6.946(R)|      SLOW  |dvi_rx0/pclkx10   |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock clk100
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
CCLK        |    1.286(R)|      SLOW  |    0.878(R)|      SLOW  |CLOCK100          |   0.000|
RST_N       |    1.217(R)|      SLOW  |    0.937(R)|      SLOW  |CLOCK100          |   0.000|
SPI_MOSI    |   -1.037(R)|      FAST  |    2.960(R)|      SLOW  |CLOCK100          |   0.000|
SPI_SCK     |   -1.178(R)|      FAST  |    3.156(R)|      SLOW  |CLOCK100          |   0.000|
SPI_SS      |   -1.321(R)|      FAST  |    3.281(R)|      SLOW  |CLOCK100          |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock CLK_EXT to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
TX0_TMDS<0> |         7.320(R)|      SLOW  |         3.674(R)|      FAST  |tx0_pclkx10       |   0.000|
TX0_TMDS<1> |         7.269(R)|      SLOW  |         3.623(R)|      FAST  |tx0_pclkx10       |   0.000|
TX0_TMDS<2> |         7.320(R)|      SLOW  |         3.674(R)|      FAST  |tx0_pclkx10       |   0.000|
TX0_TMDS<3> |         7.269(R)|      SLOW  |         3.623(R)|      FAST  |tx0_pclkx10       |   0.000|
TX0_TMDSB<0>|         7.362(R)|      SLOW  |         3.690(R)|      FAST  |tx0_pclkx10       |   0.000|
TX0_TMDSB<1>|         7.311(R)|      SLOW  |         3.639(R)|      FAST  |tx0_pclkx10       |   0.000|
TX0_TMDSB<2>|         7.362(R)|      SLOW  |         3.690(R)|      FAST  |tx0_pclkx10       |   0.000|
TX0_TMDSB<3>|         7.311(R)|      SLOW  |         3.639(R)|      FAST  |tx0_pclkx10       |   0.000|
sync_out_1  |        11.392(R)|      SLOW  |         6.410(R)|      FAST  |tx0_pclk          |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock RX0_TMDS<3> to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
TX0_TMDS<0> |        12.627(R)|      SLOW  |         6.877(R)|      FAST  |tx0_pclkx10       |   0.000|
TX0_TMDS<1> |        12.576(R)|      SLOW  |         6.826(R)|      FAST  |tx0_pclkx10       |   0.000|
TX0_TMDS<2> |        12.627(R)|      SLOW  |         6.877(R)|      FAST  |tx0_pclkx10       |   0.000|
TX0_TMDS<3> |        12.576(R)|      SLOW  |         6.826(R)|      FAST  |tx0_pclkx10       |   0.000|
TX0_TMDSB<0>|        12.669(R)|      SLOW  |         6.893(R)|      FAST  |tx0_pclkx10       |   0.000|
TX0_TMDSB<1>|        12.618(R)|      SLOW  |         6.842(R)|      FAST  |tx0_pclkx10       |   0.000|
TX0_TMDSB<2>|        12.669(R)|      SLOW  |         6.893(R)|      FAST  |tx0_pclkx10       |   0.000|
TX0_TMDSB<3>|        12.618(R)|      SLOW  |         6.842(R)|      FAST  |tx0_pclkx10       |   0.000|
sync_out_1  |        18.236(R)|      SLOW  |         9.000(R)|      FAST  |dvi_rx0/pclk      |   0.000|
            |        16.699(R)|      SLOW  |         9.613(R)|      FAST  |tx0_pclk          |   0.000|
sync_out_1B2|        13.914(R)|      SLOW  |         7.929(R)|      FAST  |dvi_rx0/pclk      |   0.000|
test_pin<0> |        13.268(R)|      SLOW  |         7.350(R)|      FAST  |dvi_rx0/pclk      |   0.000|
test_pin<1> |        13.221(R)|      SLOW  |         7.323(R)|      FAST  |dvi_rx0/pclk      |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock RX0_TMDSB<3> to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
TX0_TMDS<0> |        12.628(R)|      SLOW  |         6.877(R)|      FAST  |tx0_pclkx10       |   0.000|
TX0_TMDS<1> |        12.577(R)|      SLOW  |         6.826(R)|      FAST  |tx0_pclkx10       |   0.000|
TX0_TMDS<2> |        12.628(R)|      SLOW  |         6.877(R)|      FAST  |tx0_pclkx10       |   0.000|
TX0_TMDS<3> |        12.577(R)|      SLOW  |         6.826(R)|      FAST  |tx0_pclkx10       |   0.000|
TX0_TMDSB<0>|        12.670(R)|      SLOW  |         6.893(R)|      FAST  |tx0_pclkx10       |   0.000|
TX0_TMDSB<1>|        12.619(R)|      SLOW  |         6.842(R)|      FAST  |tx0_pclkx10       |   0.000|
TX0_TMDSB<2>|        12.670(R)|      SLOW  |         6.893(R)|      FAST  |tx0_pclkx10       |   0.000|
TX0_TMDSB<3>|        12.619(R)|      SLOW  |         6.842(R)|      FAST  |tx0_pclkx10       |   0.000|
sync_out_1  |        18.237(R)|      SLOW  |         9.000(R)|      FAST  |dvi_rx0/pclk      |   0.000|
            |        16.700(R)|      SLOW  |         9.613(R)|      FAST  |tx0_pclk          |   0.000|
sync_out_1B2|        13.915(R)|      SLOW  |         7.929(R)|      FAST  |dvi_rx0/pclk      |   0.000|
test_pin<0> |        13.269(R)|      SLOW  |         7.350(R)|      FAST  |dvi_rx0/pclk      |   0.000|
test_pin<1> |        13.222(R)|      SLOW  |         7.323(R)|      FAST  |dvi_rx0/pclk      |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock clk100 to Pad
------------+-----------------+------------+-----------------+------------+------------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                        | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s)       | Phase  |
------------+-----------------+------------+-----------------+------------+------------------------+--------+
LED<0>      |        12.334(R)|      SLOW  |         6.439(R)|      FAST  |clk25                   |   0.000|
LED<1>      |        12.278(R)|      SLOW  |         6.297(R)|      FAST  |clk25                   |   0.000|
LED<2>      |        12.297(R)|      SLOW  |         6.206(R)|      FAST  |clk25                   |   0.000|
LED<3>      |        12.918(R)|      SLOW  |         6.180(R)|      FAST  |clk25                   |   0.000|
LED<4>      |        12.806(R)|      SLOW  |         6.068(R)|      FAST  |clk25                   |   0.000|
LED<5>      |        12.765(R)|      SLOW  |         6.168(R)|      FAST  |clk25                   |   0.000|
LED<6>      |        13.034(R)|      SLOW  |         6.148(R)|      FAST  |clk25                   |   0.000|
LED<7>      |        13.082(R)|      SLOW  |         6.340(R)|      FAST  |clk25                   |   0.000|
PO_SCL      |        22.493(R)|      SLOW  |        16.218(R)|      FAST  |PROGRAMMABLE_OSC/clk_40m|   0.000|
SPI_MISO    |        13.443(R)|      SLOW  |         7.128(R)|      FAST  |CLOCK100                |   0.000|
UART_TX     |        13.340(R)|      SLOW  |         7.560(R)|      FAST  |CLOCK100                |   0.000|
sync_out_1  |        15.936(R)|      SLOW  |         9.402(R)|      FAST  |clk100_IBUFG            |   0.000|
------------+-----------------+------------+-----------------+------------+------------------------+--------+

Clock sync_in_1 to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
sync_out_2  |        13.841(F)|      SLOW  |         7.680(F)|      FAST  |sync_in_1_inv     |   0.000|
sync_out_2B2|        14.042(F)|      SLOW  |         7.771(F)|      FAST  |sync_in_1_inv     |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock CLK_EXT
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_EXT        |    6.170|    5.693|         |         |
RX0_TMDS<3>    |   11.000|   11.000|         |         |
RX0_TMDSB<3>   |   11.001|   11.001|         |         |
clk100         |   12.032|         |         |         |
sync_in_1      |         |   19.365|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock DDC_SCL
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
DDC_SCL        |    5.885|         |    3.671|         |
DDC_SDA        |    0.393|   -0.664|         |         |
clk100         |    1.494|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock DDC_SDA
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
DDC_SCL        |    0.435|    0.435|         |         |
clk100         |    2.536|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock RX0_TMDS<3>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_EXT        |    6.170|    1.088|         |         |
RX0_TMDS<3>    |   10.369|    6.395|    4.636|    1.258|
RX0_TMDSB<3>   |   10.369|    6.396|    4.636|    1.258|
clk100         |   12.032|         |         |         |
sync_in_1      |   -0.534|   19.365|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock RX0_TMDSB<3>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_EXT        |    6.170|    1.087|         |         |
RX0_TMDS<3>    |   10.369|    6.394|    4.636|    1.258|
RX0_TMDSB<3>   |   10.369|    6.395|    4.636|    1.258|
clk100         |   12.032|         |         |         |
sync_in_1      |   -0.534|   19.365|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk100
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_EXT        |    6.476|         |         |         |
DDC_SCL        |    5.790|    1.471|         |         |
DDC_SDA        |    1.837|    1.837|         |         |
RX0_TMDS<3>    |    6.476|    7.391|         |         |
RX0_TMDSB<3>   |    6.476|    7.391|         |         |
clk100         |    5.470|         |         |         |
sync_in_1      |    0.214|    0.214|         |         |
sync_in_2      |   -0.762|   -0.762|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sync_in_1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sync_in_1      |         |         |    0.223|    0.223|
sync_in_2      |         |         |    0.323|    0.323|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sync_in_2
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sync_in_1      |         |         |    0.132|    0.132|
sync_in_2      |         |         |    0.232|    0.232|
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
SPI_SS         |SPI_MISO       |    9.144|
sync_in_1      |sync_out_1     |    9.377|
sync_in_1      |sync_out_2     |    9.281|
sync_in_1      |sync_out_2B2   |    9.482|
sync_in_1B2    |sync_out_2B2   |    9.035|
sync_in_2B2    |sync_out_2B2   |    8.513|
---------------+---------------+---------+


Analysis completed Fri Oct 12 17:21:28 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4630 MB



