/****************************************************************************\
* Copyright (C) 2020 Infineon Technologies
*
* THIS CODE AND INFORMATION ARE PROVIDED "AS IS" WITHOUT WARRANTY OF ANY
* KIND, EITHER EXPRESSED OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE
* IMPLIED WARRANTIES OF MERCHANTABILITY AND/OR FITNESS FOR A
* PARTICULAR PURPOSE.
*
\****************************************************************************/

#define FN_PINS_SET_RESET_PIN           0x01
#define FN_PINS_GET_OK                  0x02
#define FN_PINS_SET_DMUX                0x03
#define FN_PINS_GET_DMUX                0x03
#define FN_PINS_CONFIGURE_DMUX          0x04
#define FN_PINS_RESET                   0x05
#define FN_PINS_GET_IRQ                 0x06
#define FN_PINS_GET_SPI_RFT             0x07
#define FN_PINS_GET_DETECTIONS			0x08
#define FN_PINS_SET_E_PIN               0x09