Lattice Timing Report -  Setup  and Hold, Version Radiant Software (64-bit) 2024.2.0.3.0

Mon Sep 15 11:05:27 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -html -rpt lab3_sj_impl_1.tws lab3_sj_impl_1_syn.udb -gui -msgset C:/Users/sojayaweera/E155/lab3_sj/promote.xml

-----------------------------------------
Design:          top
Family:          iCE40UP
Device:          iCE40UP5K
Package:         SG48
Performance:     High-Performance_1.2V
Package Status:                     Preliminary    Version 1.5
-----------------------------------------


=====================================================================
                    Table of Contents
=====================================================================
    1  Timing Overview
        1.1  SDC Constraints
        1.2  Constraint Coverage
        1.3  Overall Summary
        1.4  Unconstrained Report
        1.5  Combinational Loop
    2  Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees
        2.1  Clock Summary
        2.2  Endpoint slacks
        2.3  Detailed Report
    3  Hold at Speed Grade M Corner at -40 Degrees
        3.1  Endpoint slacks
        3.2  Detailed Report

=====================================================================
                    End of Table of Contents
=====================================================================

==============================================
1  Timing Overview
==============================================

1.1  SDC Constraints
=====================
create_clock -name {int_osc} -period 41.6667 [get_pins {clocker/hf_osc.osc_inst/CLKHF }] 

1.2  Constraint Coverage
---------------------------
Constraint Coverage: 88.5685%


1.3  Overall Summary
---------------------------
 Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees     Timing Errors: 2 endpoints;  Total Negative Slack: 2.281 ns 
 Hold at Speed Grade M Corner at -40 Degrees                          Timing Errors: 0 endpoints;  Total Negative Slack: 0.000 ns 

1.4  Unconstrained Report
===========================

1.4.1  Unconstrained Start/End Points
--------------------------------------

Clocked but unconstrained timing start points
-------------------------------------------------------------------
         Listing 4 Start Points         |           Type           
-------------------------------------------------------------------
iActive__i0/Q                           |          No required time
iActive__i3/Q                           |          No required time
iActive__i2/Q                           |          No required time
iActive__i1/Q                           |          No required time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing start po |                          
ints                                    |                         4
                                        |                          
-------------------------------------------------------------------

Clocked but unconstrained timing end points
-------------------------------------------------------------------
         Listing 10 End Points          |           Type           
-------------------------------------------------------------------
i0__i0/SR                               |           No arrival time
iActive__i0/SR                          |           No arrival time
iActive__i3/SR                          |           No arrival time
iActive__i2/SR                          |           No arrival time
iActive__i1/SR                          |           No arrival time
i0__i3/SR                               |           No arrival time
clocker/counter_97__i30/SR              |           No arrival time
clocker/counter_97__i29/SR              |           No arrival time
clocker/counter_97__i28/SR              |           No arrival time
clocker/counter_97__i27/SR              |           No arrival time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing end poin |                          
ts                                      |                        48
                                        |                          
-------------------------------------------------------------------

1.4.2  Start/End Points Without Timing Constraints
---------------------------------------------------

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 10 Start or End Points     |           Type           
-------------------------------------------------------------------
reset                                   |                     input
colunstable[3]                          |                     input
colunstable[2]                          |                     input
colunstable[1]                          |                     input
colunstable[0]                          |                     input
sel                                     |                    output
row[3]                                  |                    output
row[2]                                  |                    output
row[1]                                  |                    output
row[0]                                  |                    output
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                        19
                                        |                          
-------------------------------------------------------------------

Nets without clock definition
Define a clock on a top level port or a generated clock on a clock divider pin associated with this net(s).
--------------------------------------------------
There is no instance satisfying reporting criteria



1.5  Combinational Loop
========================
Combinational Loops
-------------------
++++ Loop1
keypad/i467_3_lut_4_lut/A	->	keypad/i467_3_lut_4_lut/Z

++++ Loop2
keypad/i469_3_lut_4_lut/A	->	keypad/i469_3_lut_4_lut/Z

++++ Loop3
keypad/i471_3_lut_4_lut/A	->	keypad/i471_3_lut_4_lut/Z

++++ Loop4
keypad/i465_3_lut_4_lut/A	->	keypad/i465_3_lut_4_lut/Z

===============================================================
2  Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees
===============================================================

2.1  Clock Summary
=======================

2.1.1 Clock "int_osc"
=======================
create_clock -name {int_osc} -period 41.6667 [get_pins {clocker/hf_osc.osc_inst/CLKHF }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
             Clock int_osc              |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From int_osc                           |             Target |          41.667 ns |         24.000 MHz 
                                        | Actual (all paths) |          42.806 ns |         23.361 MHz 
clocker/hf_osc.osc_inst/CLKHF (MPW)     |   (50% duty cycle) |          20.830 ns |         48.008 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing

2.2  Endpoint slacks
=======================
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
cycleflag__i1/D                          |   -1.140 ns 
cycleflag__i0/D                          |   -1.140 ns 
countstart_i0_i11/SP                     |    3.964 ns 
countstart_i0_i12/SP                     |    3.964 ns 
countstart_i0_i18/SP                     |    3.964 ns 
countstart_i0_i13/SP                     |    3.964 ns 
countstart_i0_i14/SP                     |    3.964 ns 
countstart_i0_i15/SP                     |    3.964 ns 
countstart_i0_i16/SP                     |    3.964 ns 
i0__i0/SP                                |    3.964 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|           2 
                                         |             
-------------------------------------------------------

2.3  Detailed Report
=======================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : countstart_i0_i0/Q  (FD1P3XZ)
Path End         : cycleflag__i1/D  (FD1P3XZ)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 21
Delay Ratio      : 77.0% (route), 23.0% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : -1.140 ns  (Failed)


Source Clock Path
Name                                      Cell/Site Name  Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  --------------  ----------------  --------  ---------------------  ------  
clocker/hf_osc.osc_inst/CLKHF             HSOSC_CORE      CLOCK LATENCY        0.000                  0.000  115     
int_osc                                                   NET DELAY            6.225                  6.225  115     
countstart_i0_i0/CK                                       CLOCK PIN            0.000                  6.225  1       


Data Path
Name                                      Cell/Site Name  Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  --------------  ----------------  --------  ---------------------  ------  
countstart_i0_i0/CK->countstart_i0_i0/Q   FD1P3XZ         CK_TO_Q_DELAY        1.391                  7.616  1       
countstart[0]                                             NET DELAY            2.075                  9.691  1       
sub_7_inv_0_i1_1_lut/A->sub_7_inv_0_i1_1_lut/Z
                                          LUT4            A_TO_Z_DELAY         0.477                 10.168  1       
n1_adj_238[0]                                             NET DELAY            2.075                 12.243  1       
add_166_2/C0->add_166_2/CO0               FA2             C0_TO_CO0_DELAY      0.344                 12.587  2       
n4049                                                     NET DELAY            0.280                 12.867  2       
add_166_2/CI1->add_166_2/CO1              FA2             CI1_TO_CO1_DELAY     0.278                 13.145  2       
n2251                                                     NET DELAY            0.280                 13.425  2       
add_166_4/CI0->add_166_4/CO0              FA2             CI0_TO_CO0_DELAY     0.278                 13.703  2       
n4052                                                     NET DELAY            0.280                 13.983  2       
add_166_4/CI1->add_166_4/CO1              FA2             CI1_TO_CO1_DELAY     0.278                 14.261  2       
n2253                                                     NET DELAY            0.280                 14.541  2       
add_166_6/CI0->add_166_6/CO0              FA2             CI0_TO_CO0_DELAY     0.278                 14.819  2       
n4055                                                     NET DELAY            0.280                 15.099  2       
add_166_6/CI1->add_166_6/CO1              FA2             CI1_TO_CO1_DELAY     0.278                 15.377  2       
n2255                                                     NET DELAY            0.280                 15.657  2       
add_166_8/D0->add_166_8/S0                FA2             D0_TO_S0_DELAY       0.477                 16.134  1       
timepassed_N_155[7]                                       NET DELAY            2.075                 18.209  1       
i5_4_lut/D->i5_4_lut/Z                    LUT4            D_TO_Z_DELAY         0.477                 18.686  1       
n12_adj_236                                               NET DELAY            2.075                 20.761  1       
i2_4_lut/D->i2_4_lut/Z                    LUT4            D_TO_Z_DELAY         0.477                 21.238  1       
n2681                                                     NET DELAY            2.075                 23.313  1       
i2_4_lut_adj_8/C->i2_4_lut_adj_8/Z        LUT4            C_TO_Z_DELAY         0.477                 23.790  1       
n2665                                                     NET DELAY            2.075                 25.865  1       
i3_4_lut/A->i3_4_lut/Z                    LUT4            A_TO_Z_DELAY         0.477                 26.342  1       
n2691                                                     NET DELAY            2.075                 28.417  1       
i3_4_lut_adj_9/A->i3_4_lut_adj_9/Z        LUT4            A_TO_Z_DELAY         0.477                 28.894  1       
n2666                                                     NET DELAY            2.075                 30.969  1       
i2_4_lut_adj_10/C->i2_4_lut_adj_10/Z      LUT4            C_TO_Z_DELAY         0.477                 31.446  1       
n2668                                                     NET DELAY            2.075                 33.521  1       
i5_4_lut_adj_11/A->i5_4_lut_adj_11/Z      LUT4            A_TO_Z_DELAY         0.477                 33.998  1       
n15_adj_201                                               NET DELAY            2.075                 36.073  1       
i1_4_lut_adj_12/C->i1_4_lut_adj_12/Z      LUT4            C_TO_Z_DELAY         0.477                 36.550  2       
n905                                                      NET DELAY            2.075                 38.625  2       
i2_3_lut_adj_24/B->i2_3_lut_adj_24/Z      LUT4            B_TO_Z_DELAY         0.477                 39.102  3       
n149                                                      NET DELAY            2.075                 41.177  3       
i415_2_lut/B->i415_2_lut/Z                LUT4            B_TO_Z_DELAY         0.477                 41.654  42      
n537                                                      NET DELAY            2.075                 43.729  42      
i1_4_lut/A->i1_4_lut/Z                    LUT4            A_TO_Z_DELAY         0.477                 44.206  2       
n2884                                                     NET DELAY            2.075                 46.281  2       
i453_4_lut/D->i453_4_lut/Z                LUT4            D_TO_Z_DELAY         0.477                 46.758  1       
n930                                                      NET DELAY            2.075                 48.833  1       
cycleflag__i1/D                                           ENDPOINT             0.000                 48.833  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  --------------  ----------------  --------  ---------------------  ------  
                                                          CONSTRAINT           0.000                 41.666  1       
clocker/hf_osc.osc_inst/CLKHF             HSOSC_CORE      CLOCK LATENCY        0.000                 41.666  115     
int_osc                                                   NET DELAY            6.225                 47.891  115     
cycleflag__i1/CK                                          CLOCK PIN            0.000                 47.891  1       
                                                          Uncertainty       -(0.000)                 47.891  
                                                          Setup time        -(0.199)                 47.692  
----------------------------------------  --------------  ----------------  --------  ---------------------  ------  
Required Time                                                                                        47.692  
Arrival Time                                                                                      -(48.832)  
----------------------------------------  --------------  ----------------  --------  ---------------------  ------  
Path Slack  (Failed)                                                                                 -1.140  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : countstart_i0_i0/Q  (FD1P3XZ)
Path End         : cycleflag__i0/D  (FD1P3XZ)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 21
Delay Ratio      : 77.0% (route), 23.0% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : -1.140 ns  (Failed)


Source Clock Path
Name                                      Cell/Site Name  Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  --------------  ----------------  --------  ---------------------  ------  
clocker/hf_osc.osc_inst/CLKHF             HSOSC_CORE      CLOCK LATENCY        0.000                  0.000  115     
int_osc                                                   NET DELAY            6.225                  6.225  115     
countstart_i0_i0/CK                                       CLOCK PIN            0.000                  6.225  1       


Data Path
Name                                      Cell/Site Name  Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  --------------  ----------------  --------  ---------------------  ------  
countstart_i0_i0/CK->countstart_i0_i0/Q   FD1P3XZ         CK_TO_Q_DELAY        1.391                  7.616  1       
countstart[0]                                             NET DELAY            2.075                  9.691  1       
sub_7_inv_0_i1_1_lut/A->sub_7_inv_0_i1_1_lut/Z
                                          LUT4            A_TO_Z_DELAY         0.477                 10.168  1       
n1_adj_238[0]                                             NET DELAY            2.075                 12.243  1       
add_166_2/C0->add_166_2/CO0               FA2             C0_TO_CO0_DELAY      0.344                 12.587  2       
n4049                                                     NET DELAY            0.280                 12.867  2       
add_166_2/CI1->add_166_2/CO1              FA2             CI1_TO_CO1_DELAY     0.278                 13.145  2       
n2251                                                     NET DELAY            0.280                 13.425  2       
add_166_4/CI0->add_166_4/CO0              FA2             CI0_TO_CO0_DELAY     0.278                 13.703  2       
n4052                                                     NET DELAY            0.280                 13.983  2       
add_166_4/CI1->add_166_4/CO1              FA2             CI1_TO_CO1_DELAY     0.278                 14.261  2       
n2253                                                     NET DELAY            0.280                 14.541  2       
add_166_6/CI0->add_166_6/CO0              FA2             CI0_TO_CO0_DELAY     0.278                 14.819  2       
n4055                                                     NET DELAY            0.280                 15.099  2       
add_166_6/CI1->add_166_6/CO1              FA2             CI1_TO_CO1_DELAY     0.278                 15.377  2       
n2255                                                     NET DELAY            0.280                 15.657  2       
add_166_8/D0->add_166_8/S0                FA2             D0_TO_S0_DELAY       0.477                 16.134  1       
timepassed_N_155[7]                                       NET DELAY            2.075                 18.209  1       
i5_4_lut/D->i5_4_lut/Z                    LUT4            D_TO_Z_DELAY         0.477                 18.686  1       
n12_adj_236                                               NET DELAY            2.075                 20.761  1       
i2_4_lut/D->i2_4_lut/Z                    LUT4            D_TO_Z_DELAY         0.477                 21.238  1       
n2681                                                     NET DELAY            2.075                 23.313  1       
i2_4_lut_adj_8/C->i2_4_lut_adj_8/Z        LUT4            C_TO_Z_DELAY         0.477                 23.790  1       
n2665                                                     NET DELAY            2.075                 25.865  1       
i3_4_lut/A->i3_4_lut/Z                    LUT4            A_TO_Z_DELAY         0.477                 26.342  1       
n2691                                                     NET DELAY            2.075                 28.417  1       
i3_4_lut_adj_9/A->i3_4_lut_adj_9/Z        LUT4            A_TO_Z_DELAY         0.477                 28.894  1       
n2666                                                     NET DELAY            2.075                 30.969  1       
i2_4_lut_adj_10/C->i2_4_lut_adj_10/Z      LUT4            C_TO_Z_DELAY         0.477                 31.446  1       
n2668                                                     NET DELAY            2.075                 33.521  1       
i5_4_lut_adj_11/A->i5_4_lut_adj_11/Z      LUT4            A_TO_Z_DELAY         0.477                 33.998  1       
n15_adj_201                                               NET DELAY            2.075                 36.073  1       
i1_4_lut_adj_12/C->i1_4_lut_adj_12/Z      LUT4            C_TO_Z_DELAY         0.477                 36.550  2       
n905                                                      NET DELAY            2.075                 38.625  2       
i2_3_lut_adj_24/B->i2_3_lut_adj_24/Z      LUT4            B_TO_Z_DELAY         0.477                 39.102  3       
n149                                                      NET DELAY            2.075                 41.177  3       
i415_2_lut/B->i415_2_lut/Z                LUT4            B_TO_Z_DELAY         0.477                 41.654  42      
n537                                                      NET DELAY            2.075                 43.729  42      
i1_4_lut/A->i1_4_lut/Z                    LUT4            A_TO_Z_DELAY         0.477                 44.206  2       
n2884                                                     NET DELAY            2.075                 46.281  2       
i450_4_lut/D->i450_4_lut/Z                LUT4            D_TO_Z_DELAY         0.477                 46.758  1       
n927                                                      NET DELAY            2.075                 48.833  1       
cycleflag__i0/D                                           ENDPOINT             0.000                 48.833  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  --------------  ----------------  --------  ---------------------  ------  
                                                          CONSTRAINT           0.000                 41.666  1       
clocker/hf_osc.osc_inst/CLKHF             HSOSC_CORE      CLOCK LATENCY        0.000                 41.666  115     
int_osc                                                   NET DELAY            6.225                 47.891  115     
cycleflag__i0/CK                                          CLOCK PIN            0.000                 47.891  1       
                                                          Uncertainty       -(0.000)                 47.891  
                                                          Setup time        -(0.199)                 47.692  
----------------------------------------  --------------  ----------------  --------  ---------------------  ------  
Required Time                                                                                        47.692  
Arrival Time                                                                                      -(48.832)  
----------------------------------------  --------------  ----------------  --------  ---------------------  ------  
Path Slack  (Failed)                                                                                 -1.140  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : countstart_i0_i0/Q  (FD1P3XZ)
Path End         : countstart_i0_i11/SP  (FD1P3XZ)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 19
Delay Ratio      : 76.4% (route), 23.6% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 3.963 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name  Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  --------------  ----------------  --------  ---------------------  ------  
clocker/hf_osc.osc_inst/CLKHF             HSOSC_CORE      CLOCK LATENCY        0.000                  0.000  115     
int_osc                                                   NET DELAY            6.225                  6.225  115     
countstart_i0_i0/CK                                       CLOCK PIN            0.000                  6.225  1       


Data Path
Name                                      Cell/Site Name  Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  --------------  ----------------  --------  ---------------------  ------  
countstart_i0_i0/CK->countstart_i0_i0/Q   FD1P3XZ         CK_TO_Q_DELAY        1.391                  7.616  1       
countstart[0]                                             NET DELAY            2.075                  9.691  1       
sub_7_inv_0_i1_1_lut/A->sub_7_inv_0_i1_1_lut/Z
                                          LUT4            A_TO_Z_DELAY         0.477                 10.168  1       
n1_adj_238[0]                                             NET DELAY            2.075                 12.243  1       
add_166_2/C0->add_166_2/CO0               FA2             C0_TO_CO0_DELAY      0.344                 12.587  2       
n4049                                                     NET DELAY            0.280                 12.867  2       
add_166_2/CI1->add_166_2/CO1              FA2             CI1_TO_CO1_DELAY     0.278                 13.145  2       
n2251                                                     NET DELAY            0.280                 13.425  2       
add_166_4/CI0->add_166_4/CO0              FA2             CI0_TO_CO0_DELAY     0.278                 13.703  2       
n4052                                                     NET DELAY            0.280                 13.983  2       
add_166_4/CI1->add_166_4/CO1              FA2             CI1_TO_CO1_DELAY     0.278                 14.261  2       
n2253                                                     NET DELAY            0.280                 14.541  2       
add_166_6/CI0->add_166_6/CO0              FA2             CI0_TO_CO0_DELAY     0.278                 14.819  2       
n4055                                                     NET DELAY            0.280                 15.099  2       
add_166_6/CI1->add_166_6/CO1              FA2             CI1_TO_CO1_DELAY     0.278                 15.377  2       
n2255                                                     NET DELAY            0.280                 15.657  2       
add_166_8/D0->add_166_8/S0                FA2             D0_TO_S0_DELAY       0.477                 16.134  1       
timepassed_N_155[7]                                       NET DELAY            2.075                 18.209  1       
i5_4_lut/D->i5_4_lut/Z                    LUT4            D_TO_Z_DELAY         0.477                 18.686  1       
n12_adj_236                                               NET DELAY            2.075                 20.761  1       
i2_4_lut/D->i2_4_lut/Z                    LUT4            D_TO_Z_DELAY         0.477                 21.238  1       
n2681                                                     NET DELAY            2.075                 23.313  1       
i2_4_lut_adj_8/C->i2_4_lut_adj_8/Z        LUT4            C_TO_Z_DELAY         0.477                 23.790  1       
n2665                                                     NET DELAY            2.075                 25.865  1       
i3_4_lut/A->i3_4_lut/Z                    LUT4            A_TO_Z_DELAY         0.477                 26.342  1       
n2691                                                     NET DELAY            2.075                 28.417  1       
i3_4_lut_adj_9/A->i3_4_lut_adj_9/Z        LUT4            A_TO_Z_DELAY         0.477                 28.894  1       
n2666                                                     NET DELAY            2.075                 30.969  1       
i2_4_lut_adj_10/C->i2_4_lut_adj_10/Z      LUT4            C_TO_Z_DELAY         0.477                 31.446  1       
n2668                                                     NET DELAY            2.075                 33.521  1       
i5_4_lut_adj_11/A->i5_4_lut_adj_11/Z      LUT4            A_TO_Z_DELAY         0.477                 33.998  1       
n15_adj_201                                               NET DELAY            2.075                 36.073  1       
i1_4_lut_adj_12/C->i1_4_lut_adj_12/Z      LUT4            C_TO_Z_DELAY         0.477                 36.550  2       
n905                                                      NET DELAY            2.075                 38.625  2       
i2_3_lut_adj_24/B->i2_3_lut_adj_24/Z      LUT4            B_TO_Z_DELAY         0.477                 39.102  3       
n149                                                      NET DELAY            2.075                 41.177  3       
i415_2_lut/B->i415_2_lut/Z                LUT4            B_TO_Z_DELAY         0.477                 41.654  42      
n537                                                      NET DELAY            2.075                 43.729  42      
countstart_i0_i11/SP                                      ENDPOINT             0.000                 43.729  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  --------------  ----------------  --------  ---------------------  ------  
                                                          CONSTRAINT           0.000                 41.666  1       
clocker/hf_osc.osc_inst/CLKHF             HSOSC_CORE      CLOCK LATENCY        0.000                 41.666  115     
int_osc                                                   NET DELAY            6.225                 47.891  115     
countstart_i0_i11/CK                                      CLOCK PIN            0.000                 47.891  1       
                                                          Uncertainty       -(0.000)                 47.891  
                                                          Setup time        -(0.199)                 47.692  
----------------------------------------  --------------  ----------------  --------  ---------------------  ------  
Required Time                                                                                        47.692  
Arrival Time                                                                                      -(43.728)  
----------------------------------------  --------------  ----------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                  3.963  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : countstart_i0_i0/Q  (FD1P3XZ)
Path End         : countstart_i0_i12/SP  (FD1P3XZ)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 19
Delay Ratio      : 76.4% (route), 23.6% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 3.963 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name  Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  --------------  ----------------  --------  ---------------------  ------  
clocker/hf_osc.osc_inst/CLKHF             HSOSC_CORE      CLOCK LATENCY        0.000                  0.000  115     
int_osc                                                   NET DELAY            6.225                  6.225  115     
countstart_i0_i0/CK                                       CLOCK PIN            0.000                  6.225  1       


Data Path
Name                                      Cell/Site Name  Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  --------------  ----------------  --------  ---------------------  ------  
countstart_i0_i0/CK->countstart_i0_i0/Q   FD1P3XZ         CK_TO_Q_DELAY        1.391                  7.616  1       
countstart[0]                                             NET DELAY            2.075                  9.691  1       
sub_7_inv_0_i1_1_lut/A->sub_7_inv_0_i1_1_lut/Z
                                          LUT4            A_TO_Z_DELAY         0.477                 10.168  1       
n1_adj_238[0]                                             NET DELAY            2.075                 12.243  1       
add_166_2/C0->add_166_2/CO0               FA2             C0_TO_CO0_DELAY      0.344                 12.587  2       
n4049                                                     NET DELAY            0.280                 12.867  2       
add_166_2/CI1->add_166_2/CO1              FA2             CI1_TO_CO1_DELAY     0.278                 13.145  2       
n2251                                                     NET DELAY            0.280                 13.425  2       
add_166_4/CI0->add_166_4/CO0              FA2             CI0_TO_CO0_DELAY     0.278                 13.703  2       
n4052                                                     NET DELAY            0.280                 13.983  2       
add_166_4/CI1->add_166_4/CO1              FA2             CI1_TO_CO1_DELAY     0.278                 14.261  2       
n2253                                                     NET DELAY            0.280                 14.541  2       
add_166_6/CI0->add_166_6/CO0              FA2             CI0_TO_CO0_DELAY     0.278                 14.819  2       
n4055                                                     NET DELAY            0.280                 15.099  2       
add_166_6/CI1->add_166_6/CO1              FA2             CI1_TO_CO1_DELAY     0.278                 15.377  2       
n2255                                                     NET DELAY            0.280                 15.657  2       
add_166_8/D0->add_166_8/S0                FA2             D0_TO_S0_DELAY       0.477                 16.134  1       
timepassed_N_155[7]                                       NET DELAY            2.075                 18.209  1       
i5_4_lut/D->i5_4_lut/Z                    LUT4            D_TO_Z_DELAY         0.477                 18.686  1       
n12_adj_236                                               NET DELAY            2.075                 20.761  1       
i2_4_lut/D->i2_4_lut/Z                    LUT4            D_TO_Z_DELAY         0.477                 21.238  1       
n2681                                                     NET DELAY            2.075                 23.313  1       
i2_4_lut_adj_8/C->i2_4_lut_adj_8/Z        LUT4            C_TO_Z_DELAY         0.477                 23.790  1       
n2665                                                     NET DELAY            2.075                 25.865  1       
i3_4_lut/A->i3_4_lut/Z                    LUT4            A_TO_Z_DELAY         0.477                 26.342  1       
n2691                                                     NET DELAY            2.075                 28.417  1       
i3_4_lut_adj_9/A->i3_4_lut_adj_9/Z        LUT4            A_TO_Z_DELAY         0.477                 28.894  1       
n2666                                                     NET DELAY            2.075                 30.969  1       
i2_4_lut_adj_10/C->i2_4_lut_adj_10/Z      LUT4            C_TO_Z_DELAY         0.477                 31.446  1       
n2668                                                     NET DELAY            2.075                 33.521  1       
i5_4_lut_adj_11/A->i5_4_lut_adj_11/Z      LUT4            A_TO_Z_DELAY         0.477                 33.998  1       
n15_adj_201                                               NET DELAY            2.075                 36.073  1       
i1_4_lut_adj_12/C->i1_4_lut_adj_12/Z      LUT4            C_TO_Z_DELAY         0.477                 36.550  2       
n905                                                      NET DELAY            2.075                 38.625  2       
i2_3_lut_adj_24/B->i2_3_lut_adj_24/Z      LUT4            B_TO_Z_DELAY         0.477                 39.102  3       
n149                                                      NET DELAY            2.075                 41.177  3       
i415_2_lut/B->i415_2_lut/Z                LUT4            B_TO_Z_DELAY         0.477                 41.654  42      
n537                                                      NET DELAY            2.075                 43.729  42      
countstart_i0_i12/SP                                      ENDPOINT             0.000                 43.729  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  --------------  ----------------  --------  ---------------------  ------  
                                                          CONSTRAINT           0.000                 41.666  1       
clocker/hf_osc.osc_inst/CLKHF             HSOSC_CORE      CLOCK LATENCY        0.000                 41.666  115     
int_osc                                                   NET DELAY            6.225                 47.891  115     
countstart_i0_i12/CK                                      CLOCK PIN            0.000                 47.891  1       
                                                          Uncertainty       -(0.000)                 47.891  
                                                          Setup time        -(0.199)                 47.692  
----------------------------------------  --------------  ----------------  --------  ---------------------  ------  
Required Time                                                                                        47.692  
Arrival Time                                                                                      -(43.728)  
----------------------------------------  --------------  ----------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                  3.963  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : countstart_i0_i0/Q  (FD1P3XZ)
Path End         : countstart_i0_i18/SP  (FD1P3XZ)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 19
Delay Ratio      : 76.4% (route), 23.6% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 3.963 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name  Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  --------------  ----------------  --------  ---------------------  ------  
clocker/hf_osc.osc_inst/CLKHF             HSOSC_CORE      CLOCK LATENCY        0.000                  0.000  115     
int_osc                                                   NET DELAY            6.225                  6.225  115     
countstart_i0_i0/CK                                       CLOCK PIN            0.000                  6.225  1       


Data Path
Name                                      Cell/Site Name  Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  --------------  ----------------  --------  ---------------------  ------  
countstart_i0_i0/CK->countstart_i0_i0/Q   FD1P3XZ         CK_TO_Q_DELAY        1.391                  7.616  1       
countstart[0]                                             NET DELAY            2.075                  9.691  1       
sub_7_inv_0_i1_1_lut/A->sub_7_inv_0_i1_1_lut/Z
                                          LUT4            A_TO_Z_DELAY         0.477                 10.168  1       
n1_adj_238[0]                                             NET DELAY            2.075                 12.243  1       
add_166_2/C0->add_166_2/CO0               FA2             C0_TO_CO0_DELAY      0.344                 12.587  2       
n4049                                                     NET DELAY            0.280                 12.867  2       
add_166_2/CI1->add_166_2/CO1              FA2             CI1_TO_CO1_DELAY     0.278                 13.145  2       
n2251                                                     NET DELAY            0.280                 13.425  2       
add_166_4/CI0->add_166_4/CO0              FA2             CI0_TO_CO0_DELAY     0.278                 13.703  2       
n4052                                                     NET DELAY            0.280                 13.983  2       
add_166_4/CI1->add_166_4/CO1              FA2             CI1_TO_CO1_DELAY     0.278                 14.261  2       
n2253                                                     NET DELAY            0.280                 14.541  2       
add_166_6/CI0->add_166_6/CO0              FA2             CI0_TO_CO0_DELAY     0.278                 14.819  2       
n4055                                                     NET DELAY            0.280                 15.099  2       
add_166_6/CI1->add_166_6/CO1              FA2             CI1_TO_CO1_DELAY     0.278                 15.377  2       
n2255                                                     NET DELAY            0.280                 15.657  2       
add_166_8/D0->add_166_8/S0                FA2             D0_TO_S0_DELAY       0.477                 16.134  1       
timepassed_N_155[7]                                       NET DELAY            2.075                 18.209  1       
i5_4_lut/D->i5_4_lut/Z                    LUT4            D_TO_Z_DELAY         0.477                 18.686  1       
n12_adj_236                                               NET DELAY            2.075                 20.761  1       
i2_4_lut/D->i2_4_lut/Z                    LUT4            D_TO_Z_DELAY         0.477                 21.238  1       
n2681                                                     NET DELAY            2.075                 23.313  1       
i2_4_lut_adj_8/C->i2_4_lut_adj_8/Z        LUT4            C_TO_Z_DELAY         0.477                 23.790  1       
n2665                                                     NET DELAY            2.075                 25.865  1       
i3_4_lut/A->i3_4_lut/Z                    LUT4            A_TO_Z_DELAY         0.477                 26.342  1       
n2691                                                     NET DELAY            2.075                 28.417  1       
i3_4_lut_adj_9/A->i3_4_lut_adj_9/Z        LUT4            A_TO_Z_DELAY         0.477                 28.894  1       
n2666                                                     NET DELAY            2.075                 30.969  1       
i2_4_lut_adj_10/C->i2_4_lut_adj_10/Z      LUT4            C_TO_Z_DELAY         0.477                 31.446  1       
n2668                                                     NET DELAY            2.075                 33.521  1       
i5_4_lut_adj_11/A->i5_4_lut_adj_11/Z      LUT4            A_TO_Z_DELAY         0.477                 33.998  1       
n15_adj_201                                               NET DELAY            2.075                 36.073  1       
i1_4_lut_adj_12/C->i1_4_lut_adj_12/Z      LUT4            C_TO_Z_DELAY         0.477                 36.550  2       
n905                                                      NET DELAY            2.075                 38.625  2       
i2_3_lut_adj_24/B->i2_3_lut_adj_24/Z      LUT4            B_TO_Z_DELAY         0.477                 39.102  3       
n149                                                      NET DELAY            2.075                 41.177  3       
i415_2_lut/B->i415_2_lut/Z                LUT4            B_TO_Z_DELAY         0.477                 41.654  42      
n537                                                      NET DELAY            2.075                 43.729  42      
countstart_i0_i18/SP                                      ENDPOINT             0.000                 43.729  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  --------------  ----------------  --------  ---------------------  ------  
                                                          CONSTRAINT           0.000                 41.666  1       
clocker/hf_osc.osc_inst/CLKHF             HSOSC_CORE      CLOCK LATENCY        0.000                 41.666  115     
int_osc                                                   NET DELAY            6.225                 47.891  115     
countstart_i0_i18/CK                                      CLOCK PIN            0.000                 47.891  1       
                                                          Uncertainty       -(0.000)                 47.891  
                                                          Setup time        -(0.199)                 47.692  
----------------------------------------  --------------  ----------------  --------  ---------------------  ------  
Required Time                                                                                        47.692  
Arrival Time                                                                                      -(43.728)  
----------------------------------------  --------------  ----------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                  3.963  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : countstart_i0_i0/Q  (FD1P3XZ)
Path End         : countstart_i0_i13/SP  (FD1P3XZ)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 19
Delay Ratio      : 76.4% (route), 23.6% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 3.963 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name  Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  --------------  ----------------  --------  ---------------------  ------  
clocker/hf_osc.osc_inst/CLKHF             HSOSC_CORE      CLOCK LATENCY        0.000                  0.000  115     
int_osc                                                   NET DELAY            6.225                  6.225  115     
countstart_i0_i0/CK                                       CLOCK PIN            0.000                  6.225  1       


Data Path
Name                                      Cell/Site Name  Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  --------------  ----------------  --------  ---------------------  ------  
countstart_i0_i0/CK->countstart_i0_i0/Q   FD1P3XZ         CK_TO_Q_DELAY        1.391                  7.616  1       
countstart[0]                                             NET DELAY            2.075                  9.691  1       
sub_7_inv_0_i1_1_lut/A->sub_7_inv_0_i1_1_lut/Z
                                          LUT4            A_TO_Z_DELAY         0.477                 10.168  1       
n1_adj_238[0]                                             NET DELAY            2.075                 12.243  1       
add_166_2/C0->add_166_2/CO0               FA2             C0_TO_CO0_DELAY      0.344                 12.587  2       
n4049                                                     NET DELAY            0.280                 12.867  2       
add_166_2/CI1->add_166_2/CO1              FA2             CI1_TO_CO1_DELAY     0.278                 13.145  2       
n2251                                                     NET DELAY            0.280                 13.425  2       
add_166_4/CI0->add_166_4/CO0              FA2             CI0_TO_CO0_DELAY     0.278                 13.703  2       
n4052                                                     NET DELAY            0.280                 13.983  2       
add_166_4/CI1->add_166_4/CO1              FA2             CI1_TO_CO1_DELAY     0.278                 14.261  2       
n2253                                                     NET DELAY            0.280                 14.541  2       
add_166_6/CI0->add_166_6/CO0              FA2             CI0_TO_CO0_DELAY     0.278                 14.819  2       
n4055                                                     NET DELAY            0.280                 15.099  2       
add_166_6/CI1->add_166_6/CO1              FA2             CI1_TO_CO1_DELAY     0.278                 15.377  2       
n2255                                                     NET DELAY            0.280                 15.657  2       
add_166_8/D0->add_166_8/S0                FA2             D0_TO_S0_DELAY       0.477                 16.134  1       
timepassed_N_155[7]                                       NET DELAY            2.075                 18.209  1       
i5_4_lut/D->i5_4_lut/Z                    LUT4            D_TO_Z_DELAY         0.477                 18.686  1       
n12_adj_236                                               NET DELAY            2.075                 20.761  1       
i2_4_lut/D->i2_4_lut/Z                    LUT4            D_TO_Z_DELAY         0.477                 21.238  1       
n2681                                                     NET DELAY            2.075                 23.313  1       
i2_4_lut_adj_8/C->i2_4_lut_adj_8/Z        LUT4            C_TO_Z_DELAY         0.477                 23.790  1       
n2665                                                     NET DELAY            2.075                 25.865  1       
i3_4_lut/A->i3_4_lut/Z                    LUT4            A_TO_Z_DELAY         0.477                 26.342  1       
n2691                                                     NET DELAY            2.075                 28.417  1       
i3_4_lut_adj_9/A->i3_4_lut_adj_9/Z        LUT4            A_TO_Z_DELAY         0.477                 28.894  1       
n2666                                                     NET DELAY            2.075                 30.969  1       
i2_4_lut_adj_10/C->i2_4_lut_adj_10/Z      LUT4            C_TO_Z_DELAY         0.477                 31.446  1       
n2668                                                     NET DELAY            2.075                 33.521  1       
i5_4_lut_adj_11/A->i5_4_lut_adj_11/Z      LUT4            A_TO_Z_DELAY         0.477                 33.998  1       
n15_adj_201                                               NET DELAY            2.075                 36.073  1       
i1_4_lut_adj_12/C->i1_4_lut_adj_12/Z      LUT4            C_TO_Z_DELAY         0.477                 36.550  2       
n905                                                      NET DELAY            2.075                 38.625  2       
i2_3_lut_adj_24/B->i2_3_lut_adj_24/Z      LUT4            B_TO_Z_DELAY         0.477                 39.102  3       
n149                                                      NET DELAY            2.075                 41.177  3       
i415_2_lut/B->i415_2_lut/Z                LUT4            B_TO_Z_DELAY         0.477                 41.654  42      
n537                                                      NET DELAY            2.075                 43.729  42      
countstart_i0_i13/SP                                      ENDPOINT             0.000                 43.729  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  --------------  ----------------  --------  ---------------------  ------  
                                                          CONSTRAINT           0.000                 41.666  1       
clocker/hf_osc.osc_inst/CLKHF             HSOSC_CORE      CLOCK LATENCY        0.000                 41.666  115     
int_osc                                                   NET DELAY            6.225                 47.891  115     
countstart_i0_i13/CK                                      CLOCK PIN            0.000                 47.891  1       
                                                          Uncertainty       -(0.000)                 47.891  
                                                          Setup time        -(0.199)                 47.692  
----------------------------------------  --------------  ----------------  --------  ---------------------  ------  
Required Time                                                                                        47.692  
Arrival Time                                                                                      -(43.728)  
----------------------------------------  --------------  ----------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                  3.963  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : countstart_i0_i0/Q  (FD1P3XZ)
Path End         : countstart_i0_i14/SP  (FD1P3XZ)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 19
Delay Ratio      : 76.4% (route), 23.6% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 3.963 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name  Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  --------------  ----------------  --------  ---------------------  ------  
clocker/hf_osc.osc_inst/CLKHF             HSOSC_CORE      CLOCK LATENCY        0.000                  0.000  115     
int_osc                                                   NET DELAY            6.225                  6.225  115     
countstart_i0_i0/CK                                       CLOCK PIN            0.000                  6.225  1       


Data Path
Name                                      Cell/Site Name  Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  --------------  ----------------  --------  ---------------------  ------  
countstart_i0_i0/CK->countstart_i0_i0/Q   FD1P3XZ         CK_TO_Q_DELAY        1.391                  7.616  1       
countstart[0]                                             NET DELAY            2.075                  9.691  1       
sub_7_inv_0_i1_1_lut/A->sub_7_inv_0_i1_1_lut/Z
                                          LUT4            A_TO_Z_DELAY         0.477                 10.168  1       
n1_adj_238[0]                                             NET DELAY            2.075                 12.243  1       
add_166_2/C0->add_166_2/CO0               FA2             C0_TO_CO0_DELAY      0.344                 12.587  2       
n4049                                                     NET DELAY            0.280                 12.867  2       
add_166_2/CI1->add_166_2/CO1              FA2             CI1_TO_CO1_DELAY     0.278                 13.145  2       
n2251                                                     NET DELAY            0.280                 13.425  2       
add_166_4/CI0->add_166_4/CO0              FA2             CI0_TO_CO0_DELAY     0.278                 13.703  2       
n4052                                                     NET DELAY            0.280                 13.983  2       
add_166_4/CI1->add_166_4/CO1              FA2             CI1_TO_CO1_DELAY     0.278                 14.261  2       
n2253                                                     NET DELAY            0.280                 14.541  2       
add_166_6/CI0->add_166_6/CO0              FA2             CI0_TO_CO0_DELAY     0.278                 14.819  2       
n4055                                                     NET DELAY            0.280                 15.099  2       
add_166_6/CI1->add_166_6/CO1              FA2             CI1_TO_CO1_DELAY     0.278                 15.377  2       
n2255                                                     NET DELAY            0.280                 15.657  2       
add_166_8/D0->add_166_8/S0                FA2             D0_TO_S0_DELAY       0.477                 16.134  1       
timepassed_N_155[7]                                       NET DELAY            2.075                 18.209  1       
i5_4_lut/D->i5_4_lut/Z                    LUT4            D_TO_Z_DELAY         0.477                 18.686  1       
n12_adj_236                                               NET DELAY            2.075                 20.761  1       
i2_4_lut/D->i2_4_lut/Z                    LUT4            D_TO_Z_DELAY         0.477                 21.238  1       
n2681                                                     NET DELAY            2.075                 23.313  1       
i2_4_lut_adj_8/C->i2_4_lut_adj_8/Z        LUT4            C_TO_Z_DELAY         0.477                 23.790  1       
n2665                                                     NET DELAY            2.075                 25.865  1       
i3_4_lut/A->i3_4_lut/Z                    LUT4            A_TO_Z_DELAY         0.477                 26.342  1       
n2691                                                     NET DELAY            2.075                 28.417  1       
i3_4_lut_adj_9/A->i3_4_lut_adj_9/Z        LUT4            A_TO_Z_DELAY         0.477                 28.894  1       
n2666                                                     NET DELAY            2.075                 30.969  1       
i2_4_lut_adj_10/C->i2_4_lut_adj_10/Z      LUT4            C_TO_Z_DELAY         0.477                 31.446  1       
n2668                                                     NET DELAY            2.075                 33.521  1       
i5_4_lut_adj_11/A->i5_4_lut_adj_11/Z      LUT4            A_TO_Z_DELAY         0.477                 33.998  1       
n15_adj_201                                               NET DELAY            2.075                 36.073  1       
i1_4_lut_adj_12/C->i1_4_lut_adj_12/Z      LUT4            C_TO_Z_DELAY         0.477                 36.550  2       
n905                                                      NET DELAY            2.075                 38.625  2       
i2_3_lut_adj_24/B->i2_3_lut_adj_24/Z      LUT4            B_TO_Z_DELAY         0.477                 39.102  3       
n149                                                      NET DELAY            2.075                 41.177  3       
i415_2_lut/B->i415_2_lut/Z                LUT4            B_TO_Z_DELAY         0.477                 41.654  42      
n537                                                      NET DELAY            2.075                 43.729  42      
countstart_i0_i14/SP                                      ENDPOINT             0.000                 43.729  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  --------------  ----------------  --------  ---------------------  ------  
                                                          CONSTRAINT           0.000                 41.666  1       
clocker/hf_osc.osc_inst/CLKHF             HSOSC_CORE      CLOCK LATENCY        0.000                 41.666  115     
int_osc                                                   NET DELAY            6.225                 47.891  115     
countstart_i0_i14/CK                                      CLOCK PIN            0.000                 47.891  1       
                                                          Uncertainty       -(0.000)                 47.891  
                                                          Setup time        -(0.199)                 47.692  
----------------------------------------  --------------  ----------------  --------  ---------------------  ------  
Required Time                                                                                        47.692  
Arrival Time                                                                                      -(43.728)  
----------------------------------------  --------------  ----------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                  3.963  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : countstart_i0_i0/Q  (FD1P3XZ)
Path End         : countstart_i0_i15/SP  (FD1P3XZ)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 19
Delay Ratio      : 76.4% (route), 23.6% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 3.963 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name  Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  --------------  ----------------  --------  ---------------------  ------  
clocker/hf_osc.osc_inst/CLKHF             HSOSC_CORE      CLOCK LATENCY        0.000                  0.000  115     
int_osc                                                   NET DELAY            6.225                  6.225  115     
countstart_i0_i0/CK                                       CLOCK PIN            0.000                  6.225  1       


Data Path
Name                                      Cell/Site Name  Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  --------------  ----------------  --------  ---------------------  ------  
countstart_i0_i0/CK->countstart_i0_i0/Q   FD1P3XZ         CK_TO_Q_DELAY        1.391                  7.616  1       
countstart[0]                                             NET DELAY            2.075                  9.691  1       
sub_7_inv_0_i1_1_lut/A->sub_7_inv_0_i1_1_lut/Z
                                          LUT4            A_TO_Z_DELAY         0.477                 10.168  1       
n1_adj_238[0]                                             NET DELAY            2.075                 12.243  1       
add_166_2/C0->add_166_2/CO0               FA2             C0_TO_CO0_DELAY      0.344                 12.587  2       
n4049                                                     NET DELAY            0.280                 12.867  2       
add_166_2/CI1->add_166_2/CO1              FA2             CI1_TO_CO1_DELAY     0.278                 13.145  2       
n2251                                                     NET DELAY            0.280                 13.425  2       
add_166_4/CI0->add_166_4/CO0              FA2             CI0_TO_CO0_DELAY     0.278                 13.703  2       
n4052                                                     NET DELAY            0.280                 13.983  2       
add_166_4/CI1->add_166_4/CO1              FA2             CI1_TO_CO1_DELAY     0.278                 14.261  2       
n2253                                                     NET DELAY            0.280                 14.541  2       
add_166_6/CI0->add_166_6/CO0              FA2             CI0_TO_CO0_DELAY     0.278                 14.819  2       
n4055                                                     NET DELAY            0.280                 15.099  2       
add_166_6/CI1->add_166_6/CO1              FA2             CI1_TO_CO1_DELAY     0.278                 15.377  2       
n2255                                                     NET DELAY            0.280                 15.657  2       
add_166_8/D0->add_166_8/S0                FA2             D0_TO_S0_DELAY       0.477                 16.134  1       
timepassed_N_155[7]                                       NET DELAY            2.075                 18.209  1       
i5_4_lut/D->i5_4_lut/Z                    LUT4            D_TO_Z_DELAY         0.477                 18.686  1       
n12_adj_236                                               NET DELAY            2.075                 20.761  1       
i2_4_lut/D->i2_4_lut/Z                    LUT4            D_TO_Z_DELAY         0.477                 21.238  1       
n2681                                                     NET DELAY            2.075                 23.313  1       
i2_4_lut_adj_8/C->i2_4_lut_adj_8/Z        LUT4            C_TO_Z_DELAY         0.477                 23.790  1       
n2665                                                     NET DELAY            2.075                 25.865  1       
i3_4_lut/A->i3_4_lut/Z                    LUT4            A_TO_Z_DELAY         0.477                 26.342  1       
n2691                                                     NET DELAY            2.075                 28.417  1       
i3_4_lut_adj_9/A->i3_4_lut_adj_9/Z        LUT4            A_TO_Z_DELAY         0.477                 28.894  1       
n2666                                                     NET DELAY            2.075                 30.969  1       
i2_4_lut_adj_10/C->i2_4_lut_adj_10/Z      LUT4            C_TO_Z_DELAY         0.477                 31.446  1       
n2668                                                     NET DELAY            2.075                 33.521  1       
i5_4_lut_adj_11/A->i5_4_lut_adj_11/Z      LUT4            A_TO_Z_DELAY         0.477                 33.998  1       
n15_adj_201                                               NET DELAY            2.075                 36.073  1       
i1_4_lut_adj_12/C->i1_4_lut_adj_12/Z      LUT4            C_TO_Z_DELAY         0.477                 36.550  2       
n905                                                      NET DELAY            2.075                 38.625  2       
i2_3_lut_adj_24/B->i2_3_lut_adj_24/Z      LUT4            B_TO_Z_DELAY         0.477                 39.102  3       
n149                                                      NET DELAY            2.075                 41.177  3       
i415_2_lut/B->i415_2_lut/Z                LUT4            B_TO_Z_DELAY         0.477                 41.654  42      
n537                                                      NET DELAY            2.075                 43.729  42      
countstart_i0_i15/SP                                      ENDPOINT             0.000                 43.729  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  --------------  ----------------  --------  ---------------------  ------  
                                                          CONSTRAINT           0.000                 41.666  1       
clocker/hf_osc.osc_inst/CLKHF             HSOSC_CORE      CLOCK LATENCY        0.000                 41.666  115     
int_osc                                                   NET DELAY            6.225                 47.891  115     
countstart_i0_i15/CK                                      CLOCK PIN            0.000                 47.891  1       
                                                          Uncertainty       -(0.000)                 47.891  
                                                          Setup time        -(0.199)                 47.692  
----------------------------------------  --------------  ----------------  --------  ---------------------  ------  
Required Time                                                                                        47.692  
Arrival Time                                                                                      -(43.728)  
----------------------------------------  --------------  ----------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                  3.963  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : countstart_i0_i0/Q  (FD1P3XZ)
Path End         : countstart_i0_i16/SP  (FD1P3XZ)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 19
Delay Ratio      : 76.4% (route), 23.6% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 3.963 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name  Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  --------------  ----------------  --------  ---------------------  ------  
clocker/hf_osc.osc_inst/CLKHF             HSOSC_CORE      CLOCK LATENCY        0.000                  0.000  115     
int_osc                                                   NET DELAY            6.225                  6.225  115     
countstart_i0_i0/CK                                       CLOCK PIN            0.000                  6.225  1       


Data Path
Name                                      Cell/Site Name  Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  --------------  ----------------  --------  ---------------------  ------  
countstart_i0_i0/CK->countstart_i0_i0/Q   FD1P3XZ         CK_TO_Q_DELAY        1.391                  7.616  1       
countstart[0]                                             NET DELAY            2.075                  9.691  1       
sub_7_inv_0_i1_1_lut/A->sub_7_inv_0_i1_1_lut/Z
                                          LUT4            A_TO_Z_DELAY         0.477                 10.168  1       
n1_adj_238[0]                                             NET DELAY            2.075                 12.243  1       
add_166_2/C0->add_166_2/CO0               FA2             C0_TO_CO0_DELAY      0.344                 12.587  2       
n4049                                                     NET DELAY            0.280                 12.867  2       
add_166_2/CI1->add_166_2/CO1              FA2             CI1_TO_CO1_DELAY     0.278                 13.145  2       
n2251                                                     NET DELAY            0.280                 13.425  2       
add_166_4/CI0->add_166_4/CO0              FA2             CI0_TO_CO0_DELAY     0.278                 13.703  2       
n4052                                                     NET DELAY            0.280                 13.983  2       
add_166_4/CI1->add_166_4/CO1              FA2             CI1_TO_CO1_DELAY     0.278                 14.261  2       
n2253                                                     NET DELAY            0.280                 14.541  2       
add_166_6/CI0->add_166_6/CO0              FA2             CI0_TO_CO0_DELAY     0.278                 14.819  2       
n4055                                                     NET DELAY            0.280                 15.099  2       
add_166_6/CI1->add_166_6/CO1              FA2             CI1_TO_CO1_DELAY     0.278                 15.377  2       
n2255                                                     NET DELAY            0.280                 15.657  2       
add_166_8/D0->add_166_8/S0                FA2             D0_TO_S0_DELAY       0.477                 16.134  1       
timepassed_N_155[7]                                       NET DELAY            2.075                 18.209  1       
i5_4_lut/D->i5_4_lut/Z                    LUT4            D_TO_Z_DELAY         0.477                 18.686  1       
n12_adj_236                                               NET DELAY            2.075                 20.761  1       
i2_4_lut/D->i2_4_lut/Z                    LUT4            D_TO_Z_DELAY         0.477                 21.238  1       
n2681                                                     NET DELAY            2.075                 23.313  1       
i2_4_lut_adj_8/C->i2_4_lut_adj_8/Z        LUT4            C_TO_Z_DELAY         0.477                 23.790  1       
n2665                                                     NET DELAY            2.075                 25.865  1       
i3_4_lut/A->i3_4_lut/Z                    LUT4            A_TO_Z_DELAY         0.477                 26.342  1       
n2691                                                     NET DELAY            2.075                 28.417  1       
i3_4_lut_adj_9/A->i3_4_lut_adj_9/Z        LUT4            A_TO_Z_DELAY         0.477                 28.894  1       
n2666                                                     NET DELAY            2.075                 30.969  1       
i2_4_lut_adj_10/C->i2_4_lut_adj_10/Z      LUT4            C_TO_Z_DELAY         0.477                 31.446  1       
n2668                                                     NET DELAY            2.075                 33.521  1       
i5_4_lut_adj_11/A->i5_4_lut_adj_11/Z      LUT4            A_TO_Z_DELAY         0.477                 33.998  1       
n15_adj_201                                               NET DELAY            2.075                 36.073  1       
i1_4_lut_adj_12/C->i1_4_lut_adj_12/Z      LUT4            C_TO_Z_DELAY         0.477                 36.550  2       
n905                                                      NET DELAY            2.075                 38.625  2       
i2_3_lut_adj_24/B->i2_3_lut_adj_24/Z      LUT4            B_TO_Z_DELAY         0.477                 39.102  3       
n149                                                      NET DELAY            2.075                 41.177  3       
i415_2_lut/B->i415_2_lut/Z                LUT4            B_TO_Z_DELAY         0.477                 41.654  42      
n537                                                      NET DELAY            2.075                 43.729  42      
countstart_i0_i16/SP                                      ENDPOINT             0.000                 43.729  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  --------------  ----------------  --------  ---------------------  ------  
                                                          CONSTRAINT           0.000                 41.666  1       
clocker/hf_osc.osc_inst/CLKHF             HSOSC_CORE      CLOCK LATENCY        0.000                 41.666  115     
int_osc                                                   NET DELAY            6.225                 47.891  115     
countstart_i0_i16/CK                                      CLOCK PIN            0.000                 47.891  1       
                                                          Uncertainty       -(0.000)                 47.891  
                                                          Setup time        -(0.199)                 47.692  
----------------------------------------  --------------  ----------------  --------  ---------------------  ------  
Required Time                                                                                        47.692  
Arrival Time                                                                                      -(43.728)  
----------------------------------------  --------------  ----------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                  3.963  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : countstart_i0_i0/Q  (FD1P3XZ)
Path End         : i0__i0/SP  (FD1P3XZ)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 19
Delay Ratio      : 76.4% (route), 23.6% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 3.963 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name  Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  --------------  ----------------  --------  ---------------------  ------  
clocker/hf_osc.osc_inst/CLKHF             HSOSC_CORE      CLOCK LATENCY        0.000                  0.000  115     
int_osc                                                   NET DELAY            6.225                  6.225  115     
countstart_i0_i0/CK                                       CLOCK PIN            0.000                  6.225  1       


Data Path
Name                                      Cell/Site Name  Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  --------------  ----------------  --------  ---------------------  ------  
countstart_i0_i0/CK->countstart_i0_i0/Q   FD1P3XZ         CK_TO_Q_DELAY        1.391                  7.616  1       
countstart[0]                                             NET DELAY            2.075                  9.691  1       
sub_7_inv_0_i1_1_lut/A->sub_7_inv_0_i1_1_lut/Z
                                          LUT4            A_TO_Z_DELAY         0.477                 10.168  1       
n1_adj_238[0]                                             NET DELAY            2.075                 12.243  1       
add_166_2/C0->add_166_2/CO0               FA2             C0_TO_CO0_DELAY      0.344                 12.587  2       
n4049                                                     NET DELAY            0.280                 12.867  2       
add_166_2/CI1->add_166_2/CO1              FA2             CI1_TO_CO1_DELAY     0.278                 13.145  2       
n2251                                                     NET DELAY            0.280                 13.425  2       
add_166_4/CI0->add_166_4/CO0              FA2             CI0_TO_CO0_DELAY     0.278                 13.703  2       
n4052                                                     NET DELAY            0.280                 13.983  2       
add_166_4/CI1->add_166_4/CO1              FA2             CI1_TO_CO1_DELAY     0.278                 14.261  2       
n2253                                                     NET DELAY            0.280                 14.541  2       
add_166_6/CI0->add_166_6/CO0              FA2             CI0_TO_CO0_DELAY     0.278                 14.819  2       
n4055                                                     NET DELAY            0.280                 15.099  2       
add_166_6/CI1->add_166_6/CO1              FA2             CI1_TO_CO1_DELAY     0.278                 15.377  2       
n2255                                                     NET DELAY            0.280                 15.657  2       
add_166_8/D0->add_166_8/S0                FA2             D0_TO_S0_DELAY       0.477                 16.134  1       
timepassed_N_155[7]                                       NET DELAY            2.075                 18.209  1       
i5_4_lut/D->i5_4_lut/Z                    LUT4            D_TO_Z_DELAY         0.477                 18.686  1       
n12_adj_236                                               NET DELAY            2.075                 20.761  1       
i2_4_lut/D->i2_4_lut/Z                    LUT4            D_TO_Z_DELAY         0.477                 21.238  1       
n2681                                                     NET DELAY            2.075                 23.313  1       
i2_4_lut_adj_8/C->i2_4_lut_adj_8/Z        LUT4            C_TO_Z_DELAY         0.477                 23.790  1       
n2665                                                     NET DELAY            2.075                 25.865  1       
i3_4_lut/A->i3_4_lut/Z                    LUT4            A_TO_Z_DELAY         0.477                 26.342  1       
n2691                                                     NET DELAY            2.075                 28.417  1       
i3_4_lut_adj_9/A->i3_4_lut_adj_9/Z        LUT4            A_TO_Z_DELAY         0.477                 28.894  1       
n2666                                                     NET DELAY            2.075                 30.969  1       
i2_4_lut_adj_10/C->i2_4_lut_adj_10/Z      LUT4            C_TO_Z_DELAY         0.477                 31.446  1       
n2668                                                     NET DELAY            2.075                 33.521  1       
i5_4_lut_adj_11/A->i5_4_lut_adj_11/Z      LUT4            A_TO_Z_DELAY         0.477                 33.998  1       
n15_adj_201                                               NET DELAY            2.075                 36.073  1       
i1_4_lut_adj_12/C->i1_4_lut_adj_12/Z      LUT4            C_TO_Z_DELAY         0.477                 36.550  2       
n905                                                      NET DELAY            2.075                 38.625  2       
i2_3_lut_adj_24/B->i2_3_lut_adj_24/Z      LUT4            B_TO_Z_DELAY         0.477                 39.102  3       
n149                                                      NET DELAY            2.075                 41.177  3       
i415_2_lut/B->i415_2_lut/Z                LUT4            B_TO_Z_DELAY         0.477                 41.654  42      
n537                                                      NET DELAY            2.075                 43.729  42      
i0__i0/SP                                                 ENDPOINT             0.000                 43.729  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  --------------  ----------------  --------  ---------------------  ------  
                                                          CONSTRAINT           0.000                 41.666  1       
clocker/hf_osc.osc_inst/CLKHF             HSOSC_CORE      CLOCK LATENCY        0.000                 41.666  115     
int_osc                                                   NET DELAY            6.225                 47.891  115     
i0__i0/CK                                                 CLOCK PIN            0.000                 47.891  1       
                                                          Uncertainty       -(0.000)                 47.891  
                                                          Setup time        -(0.199)                 47.692  
----------------------------------------  --------------  ----------------  --------  ---------------------  ------  
Required Time                                                                                        47.692  
Arrival Time                                                                                      -(43.728)  
----------------------------------------  --------------  ----------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                  3.963  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################



===============================================================
3  Hold at Speed Grade M Corner at -40 Degrees
===============================================================

3.1  Endpoint slacks
=======================
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
countstart_i0_i9/D                       |    1.671 ns 
countstart_i0_i10/D                      |    1.671 ns 
countstart_i0_i17/D                      |    1.671 ns 
countstart_i0_i11/D                      |    1.671 ns 
countstart_i0_i12/D                      |    1.671 ns 
countstart_i0_i18/D                      |    1.671 ns 
countstart_i0_i13/D                      |    1.671 ns 
countstart_i0_i14/D                      |    1.671 ns 
countstart_i0_i15/D                      |    1.671 ns 
countstart_i0_i16/D                      |    1.671 ns 
-------------------------------------------------------
                                         |             
Hold # of endpoints with negative slack: |           0 
                                         |             
-------------------------------------------------------

3.2  Detailed Report
=======================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : clocker/counter_97__i9/Q  (FD1P3XZ)
Path End         : countstart_i0_i9/D  (FD1P3XZ)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 1
Delay Ratio      : 16.8% (route), 83.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.671 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name  Delay Name     Incr   Arrival/Required Time  Fanout  
----------------------------------------  --------------  -------------  -----  ---------------------  ------  
clocker/hf_osc.osc_inst/CLKHF             HSOSC_CORE      CLOCK LATENCY  0.000                  0.000  115     
int_osc                                                   NET DELAY      6.225                  6.225  115     
clocker/counter_97__i9/CK                                 CLOCK PIN      0.000                  6.225  1       


Data Path
Name                                      Cell/Site Name  Delay Name     Incr   Arrival/Required Time  Fanout  
----------------------------------------  --------------  -------------  -----  ---------------------  ------  
clocker/counter_97__i9/CK->clocker/counter_97__i9/Q
                                          FD1P3XZ         CK_TO_Q_DELAY  1.391                  7.616  5       
counter[9]                                                NET DELAY      0.280                  7.896  5       
countstart_i0_i9/D                                        ENDPOINT       0.000                  7.896  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Incr   Arrival/Required Time  Fanout  
----------------------------------------  --------------  -------------  -----  ---------------------  ------  
                                                          CONSTRAINT     0.000                  0.000  1       
clocker/hf_osc.osc_inst/CLKHF             HSOSC_CORE      CLOCK LATENCY  0.000                  0.000  115     
int_osc                                                   NET DELAY      6.225                  6.225  115     
countstart_i0_i9/CK                                       CLOCK PIN      0.000                  6.225  1       
                                                          Uncertainty    0.000                  6.225  
                                                          Hold time      0.000                  6.225  
----------------------------------------  --------------  -------------  -----  ---------------------  ------  
Required Time                                                                                  -6.225  
Arrival Time                                                                                    7.896  
----------------------------------------  --------------  -------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                            1.671  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clocker/counter_97__i10/Q  (FD1P3XZ)
Path End         : countstart_i0_i10/D  (FD1P3XZ)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 1
Delay Ratio      : 16.8% (route), 83.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.671 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name  Delay Name     Incr   Arrival/Required Time  Fanout  
----------------------------------------  --------------  -------------  -----  ---------------------  ------  
clocker/hf_osc.osc_inst/CLKHF             HSOSC_CORE      CLOCK LATENCY  0.000                  0.000  115     
int_osc                                                   NET DELAY      6.225                  6.225  115     
clocker/counter_97__i10/CK                                CLOCK PIN      0.000                  6.225  1       


Data Path
Name                                      Cell/Site Name  Delay Name     Incr   Arrival/Required Time  Fanout  
----------------------------------------  --------------  -------------  -----  ---------------------  ------  
clocker/counter_97__i10/CK->clocker/counter_97__i10/Q
                                          FD1P3XZ         CK_TO_Q_DELAY  1.391                  7.616  5       
counter[10]                                               NET DELAY      0.280                  7.896  5       
countstart_i0_i10/D                                       ENDPOINT       0.000                  7.896  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Incr   Arrival/Required Time  Fanout  
----------------------------------------  --------------  -------------  -----  ---------------------  ------  
                                                          CONSTRAINT     0.000                  0.000  1       
clocker/hf_osc.osc_inst/CLKHF             HSOSC_CORE      CLOCK LATENCY  0.000                  0.000  115     
int_osc                                                   NET DELAY      6.225                  6.225  115     
countstart_i0_i10/CK                                      CLOCK PIN      0.000                  6.225  1       
                                                          Uncertainty    0.000                  6.225  
                                                          Hold time      0.000                  6.225  
----------------------------------------  --------------  -------------  -----  ---------------------  ------  
Required Time                                                                                  -6.225  
Arrival Time                                                                                    7.896  
----------------------------------------  --------------  -------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                            1.671  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clocker/counter_97__i17/Q  (FD1P3XZ)
Path End         : countstart_i0_i17/D  (FD1P3XZ)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 1
Delay Ratio      : 16.8% (route), 83.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.671 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name  Delay Name     Incr   Arrival/Required Time  Fanout  
----------------------------------------  --------------  -------------  -----  ---------------------  ------  
clocker/hf_osc.osc_inst/CLKHF             HSOSC_CORE      CLOCK LATENCY  0.000                  0.000  115     
int_osc                                                   NET DELAY      6.225                  6.225  115     
clocker/counter_97__i17/CK                                CLOCK PIN      0.000                  6.225  1       


Data Path
Name                                      Cell/Site Name  Delay Name     Incr   Arrival/Required Time  Fanout  
----------------------------------------  --------------  -------------  -----  ---------------------  ------  
clocker/counter_97__i17/CK->clocker/counter_97__i17/Q
                                          FD1P3XZ         CK_TO_Q_DELAY  1.391                  7.616  5       
counter[17]                                               NET DELAY      0.280                  7.896  5       
countstart_i0_i17/D                                       ENDPOINT       0.000                  7.896  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Incr   Arrival/Required Time  Fanout  
----------------------------------------  --------------  -------------  -----  ---------------------  ------  
                                                          CONSTRAINT     0.000                  0.000  1       
clocker/hf_osc.osc_inst/CLKHF             HSOSC_CORE      CLOCK LATENCY  0.000                  0.000  115     
int_osc                                                   NET DELAY      6.225                  6.225  115     
countstart_i0_i17/CK                                      CLOCK PIN      0.000                  6.225  1       
                                                          Uncertainty    0.000                  6.225  
                                                          Hold time      0.000                  6.225  
----------------------------------------  --------------  -------------  -----  ---------------------  ------  
Required Time                                                                                  -6.225  
Arrival Time                                                                                    7.896  
----------------------------------------  --------------  -------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                            1.671  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clocker/counter_97__i11/Q  (FD1P3XZ)
Path End         : countstart_i0_i11/D  (FD1P3XZ)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 1
Delay Ratio      : 16.8% (route), 83.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.671 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name  Delay Name     Incr   Arrival/Required Time  Fanout  
----------------------------------------  --------------  -------------  -----  ---------------------  ------  
clocker/hf_osc.osc_inst/CLKHF             HSOSC_CORE      CLOCK LATENCY  0.000                  0.000  115     
int_osc                                                   NET DELAY      6.225                  6.225  115     
clocker/counter_97__i11/CK                                CLOCK PIN      0.000                  6.225  1       


Data Path
Name                                      Cell/Site Name  Delay Name     Incr   Arrival/Required Time  Fanout  
----------------------------------------  --------------  -------------  -----  ---------------------  ------  
clocker/counter_97__i11/CK->clocker/counter_97__i11/Q
                                          FD1P3XZ         CK_TO_Q_DELAY  1.391                  7.616  5       
counter[11]                                               NET DELAY      0.280                  7.896  5       
countstart_i0_i11/D                                       ENDPOINT       0.000                  7.896  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Incr   Arrival/Required Time  Fanout  
----------------------------------------  --------------  -------------  -----  ---------------------  ------  
                                                          CONSTRAINT     0.000                  0.000  1       
clocker/hf_osc.osc_inst/CLKHF             HSOSC_CORE      CLOCK LATENCY  0.000                  0.000  115     
int_osc                                                   NET DELAY      6.225                  6.225  115     
countstart_i0_i11/CK                                      CLOCK PIN      0.000                  6.225  1       
                                                          Uncertainty    0.000                  6.225  
                                                          Hold time      0.000                  6.225  
----------------------------------------  --------------  -------------  -----  ---------------------  ------  
Required Time                                                                                  -6.225  
Arrival Time                                                                                    7.896  
----------------------------------------  --------------  -------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                            1.671  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clocker/counter_97__i12/Q  (FD1P3XZ)
Path End         : countstart_i0_i12/D  (FD1P3XZ)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 1
Delay Ratio      : 16.8% (route), 83.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.671 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name  Delay Name     Incr   Arrival/Required Time  Fanout  
----------------------------------------  --------------  -------------  -----  ---------------------  ------  
clocker/hf_osc.osc_inst/CLKHF             HSOSC_CORE      CLOCK LATENCY  0.000                  0.000  115     
int_osc                                                   NET DELAY      6.225                  6.225  115     
clocker/counter_97__i12/CK                                CLOCK PIN      0.000                  6.225  1       


Data Path
Name                                      Cell/Site Name  Delay Name     Incr   Arrival/Required Time  Fanout  
----------------------------------------  --------------  -------------  -----  ---------------------  ------  
clocker/counter_97__i12/CK->clocker/counter_97__i12/Q
                                          FD1P3XZ         CK_TO_Q_DELAY  1.391                  7.616  5       
counter[12]                                               NET DELAY      0.280                  7.896  5       
countstart_i0_i12/D                                       ENDPOINT       0.000                  7.896  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Incr   Arrival/Required Time  Fanout  
----------------------------------------  --------------  -------------  -----  ---------------------  ------  
                                                          CONSTRAINT     0.000                  0.000  1       
clocker/hf_osc.osc_inst/CLKHF             HSOSC_CORE      CLOCK LATENCY  0.000                  0.000  115     
int_osc                                                   NET DELAY      6.225                  6.225  115     
countstart_i0_i12/CK                                      CLOCK PIN      0.000                  6.225  1       
                                                          Uncertainty    0.000                  6.225  
                                                          Hold time      0.000                  6.225  
----------------------------------------  --------------  -------------  -----  ---------------------  ------  
Required Time                                                                                  -6.225  
Arrival Time                                                                                    7.896  
----------------------------------------  --------------  -------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                            1.671  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clocker/counter_97__i18/Q  (FD1P3XZ)
Path End         : countstart_i0_i18/D  (FD1P3XZ)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 1
Delay Ratio      : 16.8% (route), 83.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.671 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name  Delay Name     Incr   Arrival/Required Time  Fanout  
----------------------------------------  --------------  -------------  -----  ---------------------  ------  
clocker/hf_osc.osc_inst/CLKHF             HSOSC_CORE      CLOCK LATENCY  0.000                  0.000  115     
int_osc                                                   NET DELAY      6.225                  6.225  115     
clocker/counter_97__i18/CK                                CLOCK PIN      0.000                  6.225  1       


Data Path
Name                                      Cell/Site Name  Delay Name     Incr   Arrival/Required Time  Fanout  
----------------------------------------  --------------  -------------  -----  ---------------------  ------  
clocker/counter_97__i18/CK->clocker/counter_97__i18/Q
                                          FD1P3XZ         CK_TO_Q_DELAY  1.391                  7.616  11      
sel_c_18                                                  NET DELAY      0.280                  7.896  11      
countstart_i0_i18/D                                       ENDPOINT       0.000                  7.896  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Incr   Arrival/Required Time  Fanout  
----------------------------------------  --------------  -------------  -----  ---------------------  ------  
                                                          CONSTRAINT     0.000                  0.000  1       
clocker/hf_osc.osc_inst/CLKHF             HSOSC_CORE      CLOCK LATENCY  0.000                  0.000  115     
int_osc                                                   NET DELAY      6.225                  6.225  115     
countstart_i0_i18/CK                                      CLOCK PIN      0.000                  6.225  1       
                                                          Uncertainty    0.000                  6.225  
                                                          Hold time      0.000                  6.225  
----------------------------------------  --------------  -------------  -----  ---------------------  ------  
Required Time                                                                                  -6.225  
Arrival Time                                                                                    7.896  
----------------------------------------  --------------  -------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                            1.671  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clocker/counter_97__i13/Q  (FD1P3XZ)
Path End         : countstart_i0_i13/D  (FD1P3XZ)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 1
Delay Ratio      : 16.8% (route), 83.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.671 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name  Delay Name     Incr   Arrival/Required Time  Fanout  
----------------------------------------  --------------  -------------  -----  ---------------------  ------  
clocker/hf_osc.osc_inst/CLKHF             HSOSC_CORE      CLOCK LATENCY  0.000                  0.000  115     
int_osc                                                   NET DELAY      6.225                  6.225  115     
clocker/counter_97__i13/CK                                CLOCK PIN      0.000                  6.225  1       


Data Path
Name                                      Cell/Site Name  Delay Name     Incr   Arrival/Required Time  Fanout  
----------------------------------------  --------------  -------------  -----  ---------------------  ------  
clocker/counter_97__i13/CK->clocker/counter_97__i13/Q
                                          FD1P3XZ         CK_TO_Q_DELAY  1.391                  7.616  5       
counter[13]                                               NET DELAY      0.280                  7.896  5       
countstart_i0_i13/D                                       ENDPOINT       0.000                  7.896  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Incr   Arrival/Required Time  Fanout  
----------------------------------------  --------------  -------------  -----  ---------------------  ------  
                                                          CONSTRAINT     0.000                  0.000  1       
clocker/hf_osc.osc_inst/CLKHF             HSOSC_CORE      CLOCK LATENCY  0.000                  0.000  115     
int_osc                                                   NET DELAY      6.225                  6.225  115     
countstart_i0_i13/CK                                      CLOCK PIN      0.000                  6.225  1       
                                                          Uncertainty    0.000                  6.225  
                                                          Hold time      0.000                  6.225  
----------------------------------------  --------------  -------------  -----  ---------------------  ------  
Required Time                                                                                  -6.225  
Arrival Time                                                                                    7.896  
----------------------------------------  --------------  -------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                            1.671  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clocker/counter_97__i14/Q  (FD1P3XZ)
Path End         : countstart_i0_i14/D  (FD1P3XZ)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 1
Delay Ratio      : 16.8% (route), 83.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.671 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name  Delay Name     Incr   Arrival/Required Time  Fanout  
----------------------------------------  --------------  -------------  -----  ---------------------  ------  
clocker/hf_osc.osc_inst/CLKHF             HSOSC_CORE      CLOCK LATENCY  0.000                  0.000  115     
int_osc                                                   NET DELAY      6.225                  6.225  115     
clocker/counter_97__i14/CK                                CLOCK PIN      0.000                  6.225  1       


Data Path
Name                                      Cell/Site Name  Delay Name     Incr   Arrival/Required Time  Fanout  
----------------------------------------  --------------  -------------  -----  ---------------------  ------  
clocker/counter_97__i14/CK->clocker/counter_97__i14/Q
                                          FD1P3XZ         CK_TO_Q_DELAY  1.391                  7.616  5       
counter[14]                                               NET DELAY      0.280                  7.896  5       
countstart_i0_i14/D                                       ENDPOINT       0.000                  7.896  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Incr   Arrival/Required Time  Fanout  
----------------------------------------  --------------  -------------  -----  ---------------------  ------  
                                                          CONSTRAINT     0.000                  0.000  1       
clocker/hf_osc.osc_inst/CLKHF             HSOSC_CORE      CLOCK LATENCY  0.000                  0.000  115     
int_osc                                                   NET DELAY      6.225                  6.225  115     
countstart_i0_i14/CK                                      CLOCK PIN      0.000                  6.225  1       
                                                          Uncertainty    0.000                  6.225  
                                                          Hold time      0.000                  6.225  
----------------------------------------  --------------  -------------  -----  ---------------------  ------  
Required Time                                                                                  -6.225  
Arrival Time                                                                                    7.896  
----------------------------------------  --------------  -------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                            1.671  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clocker/counter_97__i15/Q  (FD1P3XZ)
Path End         : countstart_i0_i15/D  (FD1P3XZ)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 1
Delay Ratio      : 16.8% (route), 83.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.671 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name  Delay Name     Incr   Arrival/Required Time  Fanout  
----------------------------------------  --------------  -------------  -----  ---------------------  ------  
clocker/hf_osc.osc_inst/CLKHF             HSOSC_CORE      CLOCK LATENCY  0.000                  0.000  115     
int_osc                                                   NET DELAY      6.225                  6.225  115     
clocker/counter_97__i15/CK                                CLOCK PIN      0.000                  6.225  1       


Data Path
Name                                      Cell/Site Name  Delay Name     Incr   Arrival/Required Time  Fanout  
----------------------------------------  --------------  -------------  -----  ---------------------  ------  
clocker/counter_97__i15/CK->clocker/counter_97__i15/Q
                                          FD1P3XZ         CK_TO_Q_DELAY  1.391                  7.616  21      
counter[15]                                               NET DELAY      0.280                  7.896  21      
countstart_i0_i15/D                                       ENDPOINT       0.000                  7.896  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Incr   Arrival/Required Time  Fanout  
----------------------------------------  --------------  -------------  -----  ---------------------  ------  
                                                          CONSTRAINT     0.000                  0.000  1       
clocker/hf_osc.osc_inst/CLKHF             HSOSC_CORE      CLOCK LATENCY  0.000                  0.000  115     
int_osc                                                   NET DELAY      6.225                  6.225  115     
countstart_i0_i15/CK                                      CLOCK PIN      0.000                  6.225  1       
                                                          Uncertainty    0.000                  6.225  
                                                          Hold time      0.000                  6.225  
----------------------------------------  --------------  -------------  -----  ---------------------  ------  
Required Time                                                                                  -6.225  
Arrival Time                                                                                    7.896  
----------------------------------------  --------------  -------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                            1.671  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clocker/counter_97__i16/Q  (FD1P3XZ)
Path End         : countstart_i0_i16/D  (FD1P3XZ)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 1
Delay Ratio      : 16.8% (route), 83.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.671 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name  Delay Name     Incr   Arrival/Required Time  Fanout  
----------------------------------------  --------------  -------------  -----  ---------------------  ------  
clocker/hf_osc.osc_inst/CLKHF             HSOSC_CORE      CLOCK LATENCY  0.000                  0.000  115     
int_osc                                                   NET DELAY      6.225                  6.225  115     
clocker/counter_97__i16/CK                                CLOCK PIN      0.000                  6.225  1       


Data Path
Name                                      Cell/Site Name  Delay Name     Incr   Arrival/Required Time  Fanout  
----------------------------------------  --------------  -------------  -----  ---------------------  ------  
clocker/counter_97__i16/CK->clocker/counter_97__i16/Q
                                          FD1P3XZ         CK_TO_Q_DELAY  1.391                  7.616  24      
counter[16]                                               NET DELAY      0.280                  7.896  24      
countstart_i0_i16/D                                       ENDPOINT       0.000                  7.896  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Incr   Arrival/Required Time  Fanout  
----------------------------------------  --------------  -------------  -----  ---------------------  ------  
                                                          CONSTRAINT     0.000                  0.000  1       
clocker/hf_osc.osc_inst/CLKHF             HSOSC_CORE      CLOCK LATENCY  0.000                  0.000  115     
int_osc                                                   NET DELAY      6.225                  6.225  115     
countstart_i0_i16/CK                                      CLOCK PIN      0.000                  6.225  1       
                                                          Uncertainty    0.000                  6.225  
                                                          Hold time      0.000                  6.225  
----------------------------------------  --------------  -------------  -----  ---------------------  ------  
Required Time                                                                                  -6.225  
Arrival Time                                                                                    7.896  
----------------------------------------  --------------  -------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                            1.671  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################



