{
  "module_name": "dma5_core_regs.h",
  "hash_id": "18ba8989bc4c4bc05723971a7797bbc1e61fa2e6c110af528c8c630b8cf6caaa",
  "original_prompt": "Ingested from linux-6.6.14/drivers/accel/habanalabs/include/gaudi/asic_reg/dma5_core_regs.h",
  "human_readable_source": " \n\n \n\n#ifndef ASIC_REG_DMA5_CORE_REGS_H_\n#define ASIC_REG_DMA5_CORE_REGS_H_\n\n \n\n#define mmDMA5_CORE_CFG_0                                            0x5A0000\n\n#define mmDMA5_CORE_CFG_1                                            0x5A0004\n\n#define mmDMA5_CORE_LBW_MAX_OUTSTAND                                 0x5A0008\n\n#define mmDMA5_CORE_SRC_BASE_LO                                      0x5A0014\n\n#define mmDMA5_CORE_SRC_BASE_HI                                      0x5A0018\n\n#define mmDMA5_CORE_DST_BASE_LO                                      0x5A001C\n\n#define mmDMA5_CORE_DST_BASE_HI                                      0x5A0020\n\n#define mmDMA5_CORE_SRC_TSIZE_1                                      0x5A002C\n\n#define mmDMA5_CORE_SRC_STRIDE_1                                     0x5A0030\n\n#define mmDMA5_CORE_SRC_TSIZE_2                                      0x5A0034\n\n#define mmDMA5_CORE_SRC_STRIDE_2                                     0x5A0038\n\n#define mmDMA5_CORE_SRC_TSIZE_3                                      0x5A003C\n\n#define mmDMA5_CORE_SRC_STRIDE_3                                     0x5A0040\n\n#define mmDMA5_CORE_SRC_TSIZE_4                                      0x5A0044\n\n#define mmDMA5_CORE_SRC_STRIDE_4                                     0x5A0048\n\n#define mmDMA5_CORE_SRC_TSIZE_0                                      0x5A004C\n\n#define mmDMA5_CORE_DST_TSIZE_1                                      0x5A0054\n\n#define mmDMA5_CORE_DST_STRIDE_1                                     0x5A0058\n\n#define mmDMA5_CORE_DST_TSIZE_2                                      0x5A005C\n\n#define mmDMA5_CORE_DST_STRIDE_2                                     0x5A0060\n\n#define mmDMA5_CORE_DST_TSIZE_3                                      0x5A0064\n\n#define mmDMA5_CORE_DST_STRIDE_3                                     0x5A0068\n\n#define mmDMA5_CORE_DST_TSIZE_4                                      0x5A006C\n\n#define mmDMA5_CORE_DST_STRIDE_4                                     0x5A0070\n\n#define mmDMA5_CORE_DST_TSIZE_0                                      0x5A0074\n\n#define mmDMA5_CORE_COMMIT                                           0x5A0078\n\n#define mmDMA5_CORE_WR_COMP_WDATA                                    0x5A007C\n\n#define mmDMA5_CORE_WR_COMP_ADDR_LO                                  0x5A0080\n\n#define mmDMA5_CORE_WR_COMP_ADDR_HI                                  0x5A0084\n\n#define mmDMA5_CORE_WR_COMP_AWUSER_31_11                             0x5A0088\n\n#define mmDMA5_CORE_TE_NUMROWS                                       0x5A0094\n\n#define mmDMA5_CORE_PROT                                             0x5A00B8\n\n#define mmDMA5_CORE_SECURE_PROPS                                     0x5A00F0\n\n#define mmDMA5_CORE_NON_SECURE_PROPS                                 0x5A00F4\n\n#define mmDMA5_CORE_RD_MAX_OUTSTAND                                  0x5A0100\n\n#define mmDMA5_CORE_RD_MAX_SIZE                                      0x5A0104\n\n#define mmDMA5_CORE_RD_ARCACHE                                       0x5A0108\n\n#define mmDMA5_CORE_RD_ARUSER_31_11                                  0x5A0110\n\n#define mmDMA5_CORE_RD_INFLIGHTS                                     0x5A0114\n\n#define mmDMA5_CORE_WR_MAX_OUTSTAND                                  0x5A0120\n\n#define mmDMA5_CORE_WR_MAX_AWID                                      0x5A0124\n\n#define mmDMA5_CORE_WR_AWCACHE                                       0x5A0128\n\n#define mmDMA5_CORE_WR_AWUSER_31_11                                  0x5A0130\n\n#define mmDMA5_CORE_WR_INFLIGHTS                                     0x5A0134\n\n#define mmDMA5_CORE_RD_RATE_LIM_CFG_0                                0x5A0150\n\n#define mmDMA5_CORE_RD_RATE_LIM_CFG_1                                0x5A0154\n\n#define mmDMA5_CORE_WR_RATE_LIM_CFG_0                                0x5A0158\n\n#define mmDMA5_CORE_WR_RATE_LIM_CFG_1                                0x5A015C\n\n#define mmDMA5_CORE_ERR_CFG                                          0x5A0160\n\n#define mmDMA5_CORE_ERR_CAUSE                                        0x5A0164\n\n#define mmDMA5_CORE_ERRMSG_ADDR_LO                                   0x5A0170\n\n#define mmDMA5_CORE_ERRMSG_ADDR_HI                                   0x5A0174\n\n#define mmDMA5_CORE_ERRMSG_WDATA                                     0x5A0178\n\n#define mmDMA5_CORE_STS0                                             0x5A0190\n\n#define mmDMA5_CORE_STS1                                             0x5A0194\n\n#define mmDMA5_CORE_RD_DBGMEM_ADD                                    0x5A0200\n\n#define mmDMA5_CORE_RD_DBGMEM_DATA_WR                                0x5A0204\n\n#define mmDMA5_CORE_RD_DBGMEM_DATA_RD                                0x5A0208\n\n#define mmDMA5_CORE_RD_DBGMEM_CTRL                                   0x5A020C\n\n#define mmDMA5_CORE_RD_DBGMEM_RC                                     0x5A0210\n\n#define mmDMA5_CORE_DBG_HBW_AXI_AR_CNT                               0x5A0220\n\n#define mmDMA5_CORE_DBG_HBW_AXI_AW_CNT                               0x5A0224\n\n#define mmDMA5_CORE_DBG_LBW_AXI_AW_CNT                               0x5A0228\n\n#define mmDMA5_CORE_DBG_DESC_CNT                                     0x5A022C\n\n#define mmDMA5_CORE_DBG_STS                                          0x5A0230\n\n#define mmDMA5_CORE_DBG_RD_DESC_ID                                   0x5A0234\n\n#define mmDMA5_CORE_DBG_WR_DESC_ID                                   0x5A0238\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}