#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20250103-20-g14375567c)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
S_0x5612a60eabf0 .scope module, "testbench" "testbench" 2 2;
 .timescale 0 0;
v0x5612a6118120_0 .net "bus", 15 0, v0x5612a61119c0_0;  1 drivers
v0x5612a6118200_0 .var "clock", 0 0;
v0x5612a61184d0_0 .var "endereco_ext", 15 0;
v0x5612a6118570_0 .var "iin", 15 0;
v0x5612a6118610_0 .var "mem_wr", 0 0;
v0x5612a6118750_0 .var "resetn", 0 0;
S_0x5612a60ea2d0 .scope module, "c" "computador" 2 17, 3 4 0, S_0x5612a60eabf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "resetn";
    .port_info 2 /INPUT 1 "mem_wr";
    .port_info 3 /INPUT 16 "mem_in";
    .port_info 4 /INPUT 16 "endereco_ext";
    .port_info 5 /OUTPUT 16 "bus";
v0x5612a6117960_0 .net "bus", 15 0, v0x5612a61119c0_0;  alias, 1 drivers
v0x5612a6117a40_0 .net "clock", 0 0, v0x5612a6118200_0;  1 drivers
v0x5612a6117b00_0 .net "endereco", 15 0, L_0x5612a612b760;  1 drivers
v0x5612a6117ba0_0 .net "endereco_ext", 15 0, v0x5612a61184d0_0;  1 drivers
v0x5612a6117c40_0 .net "endereco_proc", 15 0, v0x5612a6112150_0;  1 drivers
v0x5612a6117d50_0 .net "iin", 15 0, L_0x5612a612b6a0;  1 drivers
v0x5612a6117e60_0 .net "mem_in", 15 0, v0x5612a6118570_0;  1 drivers
v0x5612a6117f20_0 .net "mem_wr", 0 0, v0x5612a6118610_0;  1 drivers
v0x5612a6117fc0_0 .net "resetn", 0 0, v0x5612a6118750_0;  1 drivers
L_0x5612a612b760 .functor MUXZ 16, v0x5612a6112150_0, v0x5612a61184d0_0, v0x5612a6118610_0, C4<>;
S_0x5612a60ed990 .scope module, "mem" "memoria_de_instrucoes" 3 18, 4 1 0, S_0x5612a60ea2d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "wr_enable";
    .port_info 2 /INPUT 16 "endereco";
    .port_info 3 /INPUT 16 "data_in";
    .port_info 4 /OUTPUT 16 "data_out";
L_0x5612a612b6a0 .functor BUFZ 16, L_0x5612a612b560, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x5612a60ea690_0 .net *"_ivl_0", 15 0, L_0x5612a612b560;  1 drivers
v0x5612a60e9e70_0 .net *"_ivl_2", 17 0, L_0x5612a612b600;  1 drivers
L_0x75c0eb83d5b8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5612a60eeac0_0 .net *"_ivl_5", 1 0, L_0x75c0eb83d5b8;  1 drivers
v0x5612a60d9ad0_0 .net "clock", 0 0, v0x5612a6118200_0;  alias, 1 drivers
v0x5612a60d9dd0_0 .net "data_in", 15 0, v0x5612a6118570_0;  alias, 1 drivers
v0x5612a60d6740_0 .net "data_out", 15 0, L_0x5612a612b6a0;  alias, 1 drivers
v0x5612a60d5d80_0 .net "endereco", 15 0, L_0x5612a612b760;  alias, 1 drivers
v0x5612a610a980 .array "mem_inst", 65535 0, 15 0;
v0x5612a610aa40_0 .net "wr_enable", 0 0, v0x5612a6118610_0;  alias, 1 drivers
E_0x5612a60c9ac0 .event anyedge, v0x5612a60d9ad0_0;
L_0x5612a612b560 .array/port v0x5612a610a980, L_0x5612a612b600;
L_0x5612a612b600 .concat [ 16 2 0 0], L_0x5612a612b760, L_0x75c0eb83d5b8;
S_0x5612a610aba0 .scope module, "p" "processador" 3 17, 5 10 0, S_0x5612a60ea2d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "resetn";
    .port_info 2 /INPUT 16 "iin";
    .port_info 3 /OUTPUT 16 "bus";
    .port_info 4 /OUTPUT 16 "endereco";
v0x5612a6115c30_0 .net "a_reg_enable", 0 0, L_0x5612a60a6c70;  1 drivers
v0x5612a6115d40_0 .net "a_reg_out", 15 0, v0x5612a610b0f0_0;  1 drivers
v0x5612a6115e50_0 .net "alu_op_select", 1 0, L_0x5612a612a290;  1 drivers
v0x5612a6115f40_0 .net "alu_out", 15 0, v0x5612a610c5c0_0;  1 drivers
v0x5612a6116050_0 .net "alu_reg_enable", 0 0, L_0x5612a6129ae0;  1 drivers
v0x5612a6116190_0 .net "alu_reg_out", 15 0, v0x5612a61128c0_0;  1 drivers
v0x5612a61162a0_0 .net "branch_select", 0 0, L_0x5612a612ad20;  1 drivers
v0x5612a6116390_0 .net "bus", 15 0, v0x5612a61119c0_0;  alias, 1 drivers
v0x5612a6116450_0 .net "clear", 0 0, v0x5612a6110190_0;  1 drivers
v0x5612a6116580_0 .net "clock", 0 0, v0x5612a6118200_0;  alias, 1 drivers
v0x5612a6116620_0 .net "endereco", 15 0, v0x5612a6112150_0;  alias, 1 drivers
v0x5612a6116730_0 .net "iin", 15 0, L_0x5612a612b6a0;  alias, 1 drivers
v0x5612a61167f0_0 .net "imm", 15 0, v0x5612a610d0e0_0;  1 drivers
v0x5612a6116890_0 .net "imm_wr_enable", 0 0, L_0x5612a612aaa0;  1 drivers
v0x5612a6116980_0 .net "mux_select", 3 0, v0x5612a61104a0_0;  1 drivers
v0x5612a6116a90_0 .net "pc_in", 15 0, L_0x5612a6128c30;  1 drivers
v0x5612a6116ba0_0 .net "pc_wr_enable", 0 0, L_0x5612a612ab90;  1 drivers
v0x5612a6116da0_0 .net "r0_out", 15 0, v0x5612a6112f10_0;  1 drivers
v0x5612a6116eb0_0 .net "r1_out", 15 0, v0x5612a6113500_0;  1 drivers
v0x5612a6116fc0_0 .net "r2_out", 15 0, v0x5612a6113b40_0;  1 drivers
v0x5612a61170d0_0 .net "r3_out", 15 0, v0x5612a61140f0_0;  1 drivers
v0x5612a61171e0_0 .net "r4_out", 15 0, v0x5612a6114730_0;  1 drivers
v0x5612a61172f0_0 .net "r5_out", 15 0, v0x5612a6114ce0_0;  1 drivers
v0x5612a6117400_0 .net "r6_out", 15 0, v0x5612a6115320_0;  1 drivers
v0x5612a6117510_0 .net "r7_out", 15 0, v0x5612a61159e0_0;  1 drivers
v0x5612a6117620_0 .net "regs_enable", 7 0, L_0x5612a612a830;  1 drivers
v0x5612a61176e0_0 .net "resetn", 0 0, v0x5612a6118750_0;  alias, 1 drivers
v0x5612a61177d0_0 .net "saida_contador", 1 0, v0x5612a610cb80_0;  1 drivers
L_0x5612a6118880 .part L_0x5612a612b6a0, 0, 10;
L_0x5612a612adc0 .part L_0x5612a612b6a0, 7, 9;
L_0x5612a612ae60 .part L_0x5612a612a830, 0, 1;
L_0x5612a612af00 .part L_0x5612a612a830, 1, 1;
L_0x5612a612afa0 .part L_0x5612a612a830, 2, 1;
L_0x5612a612b040 .part L_0x5612a612a830, 3, 1;
L_0x5612a612b120 .part L_0x5612a612a830, 4, 1;
L_0x5612a612b1c0 .part L_0x5612a612a830, 5, 1;
L_0x5612a612b3c0 .part L_0x5612a612a830, 6, 1;
L_0x5612a612b460 .part L_0x5612a612a830, 7, 1;
S_0x5612a610ad50 .scope module, "a" "registrador" 5 50, 6 1 0, S_0x5612a610aba0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "wr_enable";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 16 "entrada_reg";
    .port_info 3 /OUTPUT 16 "saida_reg";
v0x5612a610af70_0 .net "clock", 0 0, v0x5612a6118200_0;  alias, 1 drivers
v0x5612a610b030_0 .net "entrada_reg", 15 0, v0x5612a61119c0_0;  alias, 1 drivers
v0x5612a610b0f0_0 .var "saida_reg", 15 0;
v0x5612a610b1b0_0 .net "wr_enable", 0 0, L_0x5612a60a6c70;  alias, 1 drivers
E_0x5612a60caad0 .event posedge, v0x5612a60d9ad0_0;
S_0x5612a610b320 .scope module, "addr_select" "seletor_de_endereco" 5 31, 7 1 0, S_0x5612a610aba0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "branch_select";
    .port_info 1 /INPUT 16 "reg_teste";
    .port_info 2 /INPUT 16 "imm";
    .port_info 3 /INPUT 16 "pc_out";
    .port_info 4 /OUTPUT 16 "endereco";
L_0x5612a60d8aa0 .functor AND 1, L_0x5612a6128930, L_0x5612a612ad20, C4<1>, C4<1>;
L_0x75c0eb83d018 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5612a610b5d0_0 .net/2u *"_ivl_0", 15 0, L_0x75c0eb83d018;  1 drivers
v0x5612a610b6b0_0 .net *"_ivl_10", 15 0, L_0x5612a6128b90;  1 drivers
v0x5612a610b790_0 .net *"_ivl_2", 0 0, L_0x5612a6128930;  1 drivers
v0x5612a610b860_0 .net *"_ivl_5", 0 0, L_0x5612a60d8aa0;  1 drivers
v0x5612a610b920_0 .net *"_ivl_6", 15 0, L_0x5612a61289d0;  1 drivers
L_0x75c0eb83d060 .functor BUFT 1, C4<0000000000000001>, C4<0>, C4<0>, C4<0>;
v0x5612a610ba50_0 .net/2u *"_ivl_8", 15 0, L_0x75c0eb83d060;  1 drivers
v0x5612a610bb30_0 .net "branch_select", 0 0, L_0x5612a612ad20;  alias, 1 drivers
v0x5612a610bbf0_0 .net "endereco", 15 0, L_0x5612a6128c30;  alias, 1 drivers
v0x5612a610bcd0_0 .net "imm", 15 0, v0x5612a610d0e0_0;  alias, 1 drivers
v0x5612a610be40_0 .net "pc_out", 15 0, v0x5612a6112150_0;  alias, 1 drivers
v0x5612a610bf20_0 .net "reg_teste", 15 0, v0x5612a61119c0_0;  alias, 1 drivers
L_0x5612a6128930 .cmp/eq 16, v0x5612a61119c0_0, L_0x75c0eb83d018;
L_0x5612a61289d0 .arith/sum 16, v0x5612a6112150_0, v0x5612a610d0e0_0;
L_0x5612a6128b90 .arith/sum 16, v0x5612a6112150_0, L_0x75c0eb83d060;
L_0x5612a6128c30 .functor MUXZ 16, L_0x5612a6128b90, L_0x5612a61289d0, L_0x5612a60d8aa0, C4<>;
S_0x5612a610c090 .scope module, "alu" "ula" 5 29, 8 1 0, S_0x5612a610aba0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "A";
    .port_info 1 /INPUT 16 "B";
    .port_info 2 /INPUT 2 "op_select";
    .port_info 3 /OUTPUT 16 "r";
v0x5612a610c300_0 .net "A", 15 0, v0x5612a610b0f0_0;  alias, 1 drivers
v0x5612a610c410_0 .net "B", 15 0, v0x5612a61119c0_0;  alias, 1 drivers
v0x5612a610c500_0 .net "op_select", 1 0, L_0x5612a612a290;  alias, 1 drivers
v0x5612a610c5c0_0 .var "r", 15 0;
E_0x5612a608d220 .event anyedge, v0x5612a610c500_0, v0x5612a610b0f0_0, v0x5612a610b030_0;
S_0x5612a610c750 .scope module, "cont" "contador" 5 25, 9 1 0, S_0x5612a610aba0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "clear";
    .port_info 2 /OUTPUT 2 "saida_cont";
v0x5612a610c990_0 .net "clear", 0 0, v0x5612a6110190_0;  alias, 1 drivers
v0x5612a610ca70_0 .net "clock", 0 0, v0x5612a6118200_0;  alias, 1 drivers
v0x5612a610cb80_0 .var "saida_cont", 1 0;
E_0x5612a60f17d0 .event anyedge, v0x5612a610c990_0;
S_0x5612a610cca0 .scope module, "ext" "extensor" 5 27, 10 1 0, S_0x5612a610aba0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "wr_enable";
    .port_info 2 /INPUT 10 "iin";
    .port_info 3 /OUTPUT 16 "imediato";
v0x5612a610cf60_0 .net "clock", 0 0, v0x5612a6118200_0;  alias, 1 drivers
v0x5612a610d000_0 .net "iin", 9 0, L_0x5612a6118880;  1 drivers
v0x5612a610d0e0_0 .var "imediato", 15 0;
v0x5612a610d1b0_0 .net "wr_enable", 0 0, L_0x5612a612aaa0;  alias, 1 drivers
S_0x5612a610d300 .scope module, "log_ctl" "logica_de_controle" 5 38, 11 3 0, S_0x5612a610aba0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "resetn";
    .port_info 1 /INPUT 2 "counter";
    .port_info 2 /INPUT 9 "iin";
    .port_info 3 /OUTPUT 4 "mux_select";
    .port_info 4 /OUTPUT 8 "regs_enable";
    .port_info 5 /OUTPUT 2 "alu_op_select";
    .port_info 6 /OUTPUT 1 "a_reg_enable";
    .port_info 7 /OUTPUT 1 "alu_reg_enable";
    .port_info 8 /OUTPUT 1 "imm_wr_enable";
    .port_info 9 /OUTPUT 1 "pc_wr_enable";
    .port_info 10 /OUTPUT 1 "branch_select";
    .port_info 11 /OUTPUT 1 "clear";
L_0x5612a60d5c30 .functor OR 1, L_0x5612a6128e60, L_0x5612a6128fa0, C4<0>, C4<0>;
L_0x5612a60b1160 .functor OR 1, L_0x5612a60d5c30, L_0x5612a6129180, C4<0>, C4<0>;
L_0x5612a60a6c70 .functor AND 1, L_0x5612a6128d70, L_0x5612a60b1160, C4<1>, C4<1>;
L_0x5612a6129780 .functor OR 1, L_0x5612a61294e0, L_0x5612a61296e0, C4<0>, C4<0>;
L_0x5612a61299d0 .functor OR 1, L_0x5612a6129780, L_0x5612a6129890, C4<0>, C4<0>;
L_0x5612a6129ae0 .functor AND 1, L_0x5612a61293b0, L_0x5612a61299d0, C4<1>, C4<1>;
L_0x5612a6129e70 .functor OR 1, L_0x5612a6129c30, L_0x5612a6129d20, C4<0>, C4<0>;
L_0x5612a612a020 .functor OR 1, L_0x5612a6129e70, L_0x5612a6129f30, C4<0>, C4<0>;
L_0x5612a612a220 .functor AND 1, L_0x5612a612a420, L_0x5612a612a590, C4<1>, C4<1>;
L_0x75c0eb83d0a8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x5612a610dc40_0 .net/2u *"_ivl_0", 1 0, L_0x75c0eb83d0a8;  1 drivers
v0x5612a610dd20_0 .net *"_ivl_10", 0 0, L_0x5612a6128fa0;  1 drivers
v0x5612a610dde0_0 .net *"_ivl_13", 0 0, L_0x5612a60d5c30;  1 drivers
L_0x75c0eb83d180 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x5612a610de80_0 .net/2u *"_ivl_14", 2 0, L_0x75c0eb83d180;  1 drivers
v0x5612a610df60_0 .net *"_ivl_16", 0 0, L_0x5612a6129180;  1 drivers
v0x5612a610e070_0 .net *"_ivl_19", 0 0, L_0x5612a60b1160;  1 drivers
v0x5612a610e130_0 .net *"_ivl_2", 0 0, L_0x5612a6128d70;  1 drivers
L_0x75c0eb83d1c8 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x5612a610e1f0_0 .net/2u *"_ivl_22", 1 0, L_0x75c0eb83d1c8;  1 drivers
v0x5612a610e2d0_0 .net *"_ivl_24", 0 0, L_0x5612a61293b0;  1 drivers
L_0x75c0eb83d210 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x5612a610e420_0 .net/2u *"_ivl_26", 2 0, L_0x75c0eb83d210;  1 drivers
v0x5612a610e500_0 .net *"_ivl_28", 0 0, L_0x5612a61294e0;  1 drivers
L_0x75c0eb83d258 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x5612a610e5c0_0 .net/2u *"_ivl_30", 2 0, L_0x75c0eb83d258;  1 drivers
v0x5612a610e6a0_0 .net *"_ivl_32", 0 0, L_0x5612a61296e0;  1 drivers
v0x5612a610e760_0 .net *"_ivl_35", 0 0, L_0x5612a6129780;  1 drivers
L_0x75c0eb83d2a0 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x5612a610e820_0 .net/2u *"_ivl_36", 2 0, L_0x75c0eb83d2a0;  1 drivers
v0x5612a610e900_0 .net *"_ivl_38", 0 0, L_0x5612a6129890;  1 drivers
L_0x75c0eb83d0f0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x5612a610e9c0_0 .net/2u *"_ivl_4", 2 0, L_0x75c0eb83d0f0;  1 drivers
v0x5612a610eaa0_0 .net *"_ivl_41", 0 0, L_0x5612a61299d0;  1 drivers
L_0x75c0eb83d2e8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x5612a610eb60_0 .net/2u *"_ivl_44", 2 0, L_0x75c0eb83d2e8;  1 drivers
v0x5612a610ec40_0 .net *"_ivl_46", 0 0, L_0x5612a6129c30;  1 drivers
L_0x75c0eb83d330 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x5612a610ed00_0 .net/2u *"_ivl_48", 2 0, L_0x75c0eb83d330;  1 drivers
v0x5612a610ede0_0 .net *"_ivl_50", 0 0, L_0x5612a6129d20;  1 drivers
v0x5612a610eea0_0 .net *"_ivl_53", 0 0, L_0x5612a6129e70;  1 drivers
L_0x75c0eb83d378 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x5612a610ef60_0 .net/2u *"_ivl_54", 2 0, L_0x75c0eb83d378;  1 drivers
v0x5612a610f040_0 .net *"_ivl_56", 0 0, L_0x5612a6129f30;  1 drivers
v0x5612a610f100_0 .net *"_ivl_59", 0 0, L_0x5612a612a020;  1 drivers
v0x5612a610f1c0_0 .net *"_ivl_6", 0 0, L_0x5612a6128e60;  1 drivers
v0x5612a610f280_0 .net *"_ivl_61", 1 0, L_0x5612a612a180;  1 drivers
L_0x75c0eb83d3c0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x5612a610f360_0 .net/2u *"_ivl_62", 1 0, L_0x75c0eb83d3c0;  1 drivers
L_0x75c0eb83d408 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x5612a610f440_0 .net/2u *"_ivl_66", 1 0, L_0x75c0eb83d408;  1 drivers
v0x5612a610f520_0 .net *"_ivl_68", 0 0, L_0x5612a612a420;  1 drivers
L_0x75c0eb83d450 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x5612a610f5e0_0 .net/2u *"_ivl_70", 2 0, L_0x75c0eb83d450;  1 drivers
v0x5612a610f6c0_0 .net *"_ivl_72", 0 0, L_0x5612a612a590;  1 drivers
v0x5612a610f990_0 .net *"_ivl_75", 0 0, L_0x5612a612a220;  1 drivers
L_0x75c0eb83d498 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5612a610fa50_0 .net/2u *"_ivl_76", 7 0, L_0x75c0eb83d498;  1 drivers
L_0x75c0eb83d138 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x5612a610fb30_0 .net/2u *"_ivl_8", 2 0, L_0x75c0eb83d138;  1 drivers
L_0x75c0eb83d4e0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5612a610fc10_0 .net/2u *"_ivl_80", 1 0, L_0x75c0eb83d4e0;  1 drivers
L_0x75c0eb83d528 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x5612a610fcf0_0 .net/2u *"_ivl_84", 1 0, L_0x75c0eb83d528;  1 drivers
L_0x75c0eb83d570 .functor BUFT 1, C4<110>, C4<0>, C4<0>, C4<0>;
v0x5612a610fdd0_0 .net/2u *"_ivl_88", 2 0, L_0x75c0eb83d570;  1 drivers
v0x5612a610feb0_0 .net "a_reg_enable", 0 0, L_0x5612a60a6c70;  alias, 1 drivers
v0x5612a610ff50_0 .net "alu_op_select", 1 0, L_0x5612a612a290;  alias, 1 drivers
v0x5612a6110020_0 .net "alu_reg_enable", 0 0, L_0x5612a6129ae0;  alias, 1 drivers
v0x5612a61100c0_0 .net "branch_select", 0 0, L_0x5612a612ad20;  alias, 1 drivers
v0x5612a6110190_0 .var "clear", 0 0;
v0x5612a6110260_0 .net "counter", 1 0, v0x5612a610cb80_0;  alias, 1 drivers
v0x5612a6110330_0 .net "iin", 8 0, L_0x5612a612adc0;  1 drivers
v0x5612a61103d0_0 .net "imm_wr_enable", 0 0, L_0x5612a612aaa0;  alias, 1 drivers
v0x5612a61104a0_0 .var "mux_select", 3 0;
v0x5612a6110560_0 .var "opcode", 2 0;
v0x5612a6110640_0 .net "pc_wr_enable", 0 0, L_0x5612a612ab90;  alias, 1 drivers
v0x5612a6110700_0 .net "regs_enable", 7 0, L_0x5612a612a830;  alias, 1 drivers
v0x5612a61107e0_0 .net "regs_select", 7 0, v0x5612a610db00_0;  1 drivers
v0x5612a61108d0_0 .net "resetn", 0 0, v0x5612a6118750_0;  alias, 1 drivers
v0x5612a6110970_0 .var "rx", 2 0;
v0x5612a6110a60_0 .var "ry", 2 0;
E_0x5612a60f1810 .event negedge, v0x5612a61108d0_0;
E_0x5612a610d6b0 .event anyedge, v0x5612a610cb80_0;
L_0x5612a6128d70 .cmp/eq 2, v0x5612a610cb80_0, L_0x75c0eb83d0a8;
L_0x5612a6128e60 .cmp/eq 3, v0x5612a6110560_0, L_0x75c0eb83d0f0;
L_0x5612a6128fa0 .cmp/eq 3, v0x5612a6110560_0, L_0x75c0eb83d138;
L_0x5612a6129180 .cmp/eq 3, v0x5612a6110560_0, L_0x75c0eb83d180;
L_0x5612a61293b0 .cmp/eq 2, v0x5612a610cb80_0, L_0x75c0eb83d1c8;
L_0x5612a61294e0 .cmp/eq 3, v0x5612a6110560_0, L_0x75c0eb83d210;
L_0x5612a61296e0 .cmp/eq 3, v0x5612a6110560_0, L_0x75c0eb83d258;
L_0x5612a6129890 .cmp/eq 3, v0x5612a6110560_0, L_0x75c0eb83d2a0;
L_0x5612a6129c30 .cmp/eq 3, v0x5612a6110560_0, L_0x75c0eb83d2e8;
L_0x5612a6129d20 .cmp/eq 3, v0x5612a6110560_0, L_0x75c0eb83d330;
L_0x5612a6129f30 .cmp/eq 3, v0x5612a6110560_0, L_0x75c0eb83d378;
L_0x5612a612a180 .part v0x5612a6110560_0, 0, 2;
L_0x5612a612a290 .functor MUXZ 2, L_0x75c0eb83d3c0, L_0x5612a612a180, L_0x5612a612a020, C4<>;
L_0x5612a612a420 .cmp/eq 2, v0x5612a610cb80_0, L_0x75c0eb83d408;
L_0x5612a612a590 .cmp/ne 3, v0x5612a6110560_0, L_0x75c0eb83d450;
L_0x5612a612a830 .functor MUXZ 8, L_0x75c0eb83d498, v0x5612a610db00_0, L_0x5612a612a220, C4<>;
L_0x5612a612aaa0 .cmp/eq 2, v0x5612a610cb80_0, L_0x75c0eb83d4e0;
L_0x5612a612ab90 .cmp/eq 2, v0x5612a610cb80_0, L_0x75c0eb83d528;
L_0x5612a612ad20 .cmp/eq 3, v0x5612a6110560_0, L_0x75c0eb83d570;
S_0x5612a610d710 .scope module, "dec" "decodificador" 11 37, 12 1 0, S_0x5612a610d300;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "chave";
    .port_info 1 /OUTPUT 8 "saida";
v0x5612a610da00_0 .net "chave", 2 0, v0x5612a6110970_0;  1 drivers
v0x5612a610db00_0 .var "saida", 7 0;
E_0x5612a610d980 .event anyedge, v0x5612a610da00_0;
S_0x5612a6110ca0 .scope module, "mux" "multiplexador" 5 35, 13 1 0, S_0x5612a610aba0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "select";
    .port_info 1 /INPUT 16 "immediate";
    .port_info 2 /INPUT 16 "r0";
    .port_info 3 /INPUT 16 "r1";
    .port_info 4 /INPUT 16 "r2";
    .port_info 5 /INPUT 16 "r3";
    .port_info 6 /INPUT 16 "r4";
    .port_info 7 /INPUT 16 "r5";
    .port_info 8 /INPUT 16 "r6";
    .port_info 9 /INPUT 16 "r7";
    .port_info 10 /INPUT 16 "r";
    .port_info 11 /OUTPUT 16 "saida";
v0x5612a6111080_0 .net "immediate", 15 0, v0x5612a610d0e0_0;  alias, 1 drivers
v0x5612a61111b0_0 .net "r", 15 0, v0x5612a61128c0_0;  alias, 1 drivers
v0x5612a6111290_0 .net "r0", 15 0, v0x5612a6112f10_0;  alias, 1 drivers
v0x5612a6111350_0 .net "r1", 15 0, v0x5612a6113500_0;  alias, 1 drivers
v0x5612a6111430_0 .net "r2", 15 0, v0x5612a6113b40_0;  alias, 1 drivers
v0x5612a6111560_0 .net "r3", 15 0, v0x5612a61140f0_0;  alias, 1 drivers
v0x5612a6111640_0 .net "r4", 15 0, v0x5612a6114730_0;  alias, 1 drivers
v0x5612a6111720_0 .net "r5", 15 0, v0x5612a6114ce0_0;  alias, 1 drivers
v0x5612a6111800_0 .net "r6", 15 0, v0x5612a6115320_0;  alias, 1 drivers
v0x5612a61118e0_0 .net "r7", 15 0, v0x5612a61159e0_0;  alias, 1 drivers
v0x5612a61119c0_0 .var "saida", 15 0;
v0x5612a6111a80_0 .net "select", 3 0, v0x5612a61104a0_0;  alias, 1 drivers
E_0x5612a6110fc0/0 .event anyedge, v0x5612a61104a0_0, v0x5612a6111290_0, v0x5612a6111350_0, v0x5612a6111430_0;
E_0x5612a6110fc0/1 .event anyedge, v0x5612a6111560_0, v0x5612a6111640_0, v0x5612a6111720_0, v0x5612a6111800_0;
E_0x5612a6110fc0/2 .event anyedge, v0x5612a61118e0_0, v0x5612a610bcd0_0, v0x5612a61111b0_0;
E_0x5612a6110fc0 .event/or E_0x5612a6110fc0/0, E_0x5612a6110fc0/1, E_0x5612a6110fc0/2;
S_0x5612a6111ca0 .scope module, "pc" "contador_de_programa" 5 33, 14 1 0, S_0x5612a610aba0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "wr_enable";
    .port_info 1 /INPUT 16 "pc_in";
    .port_info 2 /INPUT 1 "resetn";
    .port_info 3 /INPUT 1 "clock";
    .port_info 4 /OUTPUT 16 "pc_out";
v0x5612a6111f10_0 .net "clock", 0 0, v0x5612a6118200_0;  alias, 1 drivers
v0x5612a6112060_0 .net "pc_in", 15 0, L_0x5612a6128c30;  alias, 1 drivers
v0x5612a6112150_0 .var "pc_out", 15 0;
v0x5612a6112250_0 .net "resetn", 0 0, v0x5612a6118750_0;  alias, 1 drivers
v0x5612a6112320_0 .net "wr_enable", 0 0, L_0x5612a612ab90;  alias, 1 drivers
S_0x5612a6112410 .scope module, "r" "registrador" 5 51, 6 1 0, S_0x5612a610aba0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "wr_enable";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 16 "entrada_reg";
    .port_info 3 /OUTPUT 16 "saida_reg";
v0x5612a6112710_0 .net "clock", 0 0, v0x5612a6118200_0;  alias, 1 drivers
v0x5612a61127d0_0 .net "entrada_reg", 15 0, v0x5612a610c5c0_0;  alias, 1 drivers
v0x5612a61128c0_0 .var "saida_reg", 15 0;
v0x5612a61129c0_0 .net "wr_enable", 0 0, L_0x5612a6129ae0;  alias, 1 drivers
S_0x5612a6112ae0 .scope module, "r0" "registrador" 5 42, 6 1 0, S_0x5612a610aba0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "wr_enable";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 16 "entrada_reg";
    .port_info 3 /OUTPUT 16 "saida_reg";
v0x5612a6112d00_0 .net "clock", 0 0, v0x5612a6118200_0;  alias, 1 drivers
v0x5612a6112dc0_0 .net "entrada_reg", 15 0, v0x5612a61119c0_0;  alias, 1 drivers
v0x5612a6112f10_0 .var "saida_reg", 15 0;
v0x5612a6113010_0 .net "wr_enable", 0 0, L_0x5612a612ae60;  1 drivers
S_0x5612a6113160 .scope module, "r1" "registrador" 5 43, 6 1 0, S_0x5612a610aba0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "wr_enable";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 16 "entrada_reg";
    .port_info 3 /OUTPUT 16 "saida_reg";
v0x5612a6113380_0 .net "clock", 0 0, v0x5612a6118200_0;  alias, 1 drivers
v0x5612a6113440_0 .net "entrada_reg", 15 0, v0x5612a61119c0_0;  alias, 1 drivers
v0x5612a6113500_0 .var "saida_reg", 15 0;
v0x5612a6113600_0 .net "wr_enable", 0 0, L_0x5612a612af00;  1 drivers
S_0x5612a6113750 .scope module, "r2" "registrador" 5 44, 6 1 0, S_0x5612a610aba0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "wr_enable";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 16 "entrada_reg";
    .port_info 3 /OUTPUT 16 "saida_reg";
v0x5612a61139c0_0 .net "clock", 0 0, v0x5612a6118200_0;  alias, 1 drivers
v0x5612a6113a80_0 .net "entrada_reg", 15 0, v0x5612a61119c0_0;  alias, 1 drivers
v0x5612a6113b40_0 .var "saida_reg", 15 0;
v0x5612a6113c40_0 .net "wr_enable", 0 0, L_0x5612a612afa0;  1 drivers
S_0x5612a6113d90 .scope module, "r3" "registrador" 5 45, 6 1 0, S_0x5612a610aba0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "wr_enable";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 16 "entrada_reg";
    .port_info 3 /OUTPUT 16 "saida_reg";
v0x5612a6113f70_0 .net "clock", 0 0, v0x5612a6118200_0;  alias, 1 drivers
v0x5612a6114030_0 .net "entrada_reg", 15 0, v0x5612a61119c0_0;  alias, 1 drivers
v0x5612a61140f0_0 .var "saida_reg", 15 0;
v0x5612a61141f0_0 .net "wr_enable", 0 0, L_0x5612a612b040;  1 drivers
S_0x5612a6114340 .scope module, "r4" "registrador" 5 46, 6 1 0, S_0x5612a610aba0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "wr_enable";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 16 "entrada_reg";
    .port_info 3 /OUTPUT 16 "saida_reg";
v0x5612a61145b0_0 .net "clock", 0 0, v0x5612a6118200_0;  alias, 1 drivers
v0x5612a6114670_0 .net "entrada_reg", 15 0, v0x5612a61119c0_0;  alias, 1 drivers
v0x5612a6114730_0 .var "saida_reg", 15 0;
v0x5612a6114830_0 .net "wr_enable", 0 0, L_0x5612a612b120;  1 drivers
S_0x5612a6114980 .scope module, "r5" "registrador" 5 47, 6 1 0, S_0x5612a610aba0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "wr_enable";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 16 "entrada_reg";
    .port_info 3 /OUTPUT 16 "saida_reg";
v0x5612a6114b60_0 .net "clock", 0 0, v0x5612a6118200_0;  alias, 1 drivers
v0x5612a6114c20_0 .net "entrada_reg", 15 0, v0x5612a61119c0_0;  alias, 1 drivers
v0x5612a6114ce0_0 .var "saida_reg", 15 0;
v0x5612a6114de0_0 .net "wr_enable", 0 0, L_0x5612a612b1c0;  1 drivers
S_0x5612a6114f30 .scope module, "r6" "registrador" 5 48, 6 1 0, S_0x5612a610aba0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "wr_enable";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 16 "entrada_reg";
    .port_info 3 /OUTPUT 16 "saida_reg";
v0x5612a61151a0_0 .net "clock", 0 0, v0x5612a6118200_0;  alias, 1 drivers
v0x5612a6115260_0 .net "entrada_reg", 15 0, v0x5612a61119c0_0;  alias, 1 drivers
v0x5612a6115320_0 .var "saida_reg", 15 0;
v0x5612a6115420_0 .net "wr_enable", 0 0, L_0x5612a612b3c0;  1 drivers
S_0x5612a6115570 .scope module, "r7" "registrador" 5 49, 6 1 0, S_0x5612a610aba0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "wr_enable";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 16 "entrada_reg";
    .port_info 3 /OUTPUT 16 "saida_reg";
v0x5612a6115860_0 .net "clock", 0 0, v0x5612a6118200_0;  alias, 1 drivers
v0x5612a6115920_0 .net "entrada_reg", 15 0, v0x5612a61119c0_0;  alias, 1 drivers
v0x5612a61159e0_0 .var "saida_reg", 15 0;
v0x5612a6115ae0_0 .net "wr_enable", 0 0, L_0x5612a612b460;  1 drivers
    .scope S_0x5612a610c750;
T_0 ;
    %wait E_0x5612a60f17d0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5612a610cb80_0, 0;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x5612a610c750;
T_1 ;
    %wait E_0x5612a60caad0;
    %load/vec4 v0x5612a610cb80_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x5612a610cb80_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0x5612a610cca0;
T_2 ;
    %wait E_0x5612a60caad0;
    %load/vec4 v0x5612a610d1b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x5612a610d000_0;
    %ix/load 5, 0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5612a610d0e0_0, 4, 5;
    %load/vec4 v0x5612a610d000_0;
    %parti/s 1, 9, 5;
    %replicate 6;
    %ix/load 5, 0, 0;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5612a610d0e0_0, 4, 5;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x5612a610c090;
T_3 ;
    %wait E_0x5612a608d220;
    %load/vec4 v0x5612a610c500_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %jmp T_3.4;
T_3.0 ;
    %load/vec4 v0x5612a610c300_0;
    %load/vec4 v0x5612a610c410_0;
    %add;
    %store/vec4 v0x5612a610c5c0_0, 0, 16;
    %jmp T_3.4;
T_3.1 ;
    %load/vec4 v0x5612a610c300_0;
    %load/vec4 v0x5612a610c410_0;
    %sub;
    %store/vec4 v0x5612a610c5c0_0, 0, 16;
    %jmp T_3.4;
T_3.2 ;
    %load/vec4 v0x5612a610c300_0;
    %load/vec4 v0x5612a610c410_0;
    %and;
    %inv;
    %store/vec4 v0x5612a610c5c0_0, 0, 16;
    %jmp T_3.4;
T_3.3 ;
    %pushi/vec4 0, 65535, 16;
    %store/vec4 v0x5612a610c5c0_0, 0, 16;
    %jmp T_3.4;
T_3.4 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x5612a6111ca0;
T_4 ;
    %wait E_0x5612a60f1810;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5612a6112150_0, 0;
    %jmp T_4;
    .thread T_4;
    .scope S_0x5612a6111ca0;
T_5 ;
    %wait E_0x5612a60caad0;
    %load/vec4 v0x5612a6112320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x5612a6112060_0;
    %assign/vec4 v0x5612a6112150_0, 0;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x5612a6110ca0;
T_6 ;
    %wait E_0x5612a6110fc0;
    %load/vec4 v0x5612a6111a80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 0, 65535, 16;
    %store/vec4 v0x5612a61119c0_0, 0, 16;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v0x5612a6111290_0;
    %store/vec4 v0x5612a61119c0_0, 0, 16;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v0x5612a6111350_0;
    %store/vec4 v0x5612a61119c0_0, 0, 16;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v0x5612a6111430_0;
    %store/vec4 v0x5612a61119c0_0, 0, 16;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v0x5612a6111560_0;
    %store/vec4 v0x5612a61119c0_0, 0, 16;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v0x5612a6111640_0;
    %store/vec4 v0x5612a61119c0_0, 0, 16;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v0x5612a6111720_0;
    %store/vec4 v0x5612a61119c0_0, 0, 16;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v0x5612a6111800_0;
    %store/vec4 v0x5612a61119c0_0, 0, 16;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v0x5612a61118e0_0;
    %store/vec4 v0x5612a61119c0_0, 0, 16;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v0x5612a6111080_0;
    %store/vec4 v0x5612a61119c0_0, 0, 16;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v0x5612a61111b0_0;
    %store/vec4 v0x5612a61119c0_0, 0, 16;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x5612a610d710;
T_7 ;
    %wait E_0x5612a610d980;
    %pushi/vec4 1, 0, 8;
    %ix/getv 4, v0x5612a610da00_0;
    %shiftl 4;
    %store/vec4 v0x5612a610db00_0, 0, 8;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x5612a610d300;
T_8 ;
    %wait E_0x5612a610d6b0;
    %load/vec4 v0x5612a6110260_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %jmp T_8.4;
T_8.0 ;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x5612a61104a0_0, 0;
    %jmp T_8.4;
T_8.1 ;
    %load/vec4 v0x5612a6110330_0;
    %parti/s 3, 6, 4;
    %store/vec4 v0x5612a6110560_0, 0, 3;
    %load/vec4 v0x5612a6110330_0;
    %parti/s 3, 3, 3;
    %store/vec4 v0x5612a6110970_0, 0, 3;
    %load/vec4 v0x5612a6110330_0;
    %parti/s 3, 0, 2;
    %store/vec4 v0x5612a6110a60_0, 0, 3;
    %load/vec4 v0x5612a6110560_0;
    %cmpi/e 3, 0, 3;
    %jmp/0xz  T_8.5, 4;
    %vpi_call 11 71 "$finish" {0 0 0};
T_8.5 ;
    %load/vec4 v0x5612a6110560_0;
    %cmpi/e 0, 0, 3;
    %jmp/1 T_8.10, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x5612a6110560_0;
    %cmpi/e 1, 0, 3;
    %flag_or 4, 8;
T_8.10;
    %jmp/1 T_8.9, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x5612a6110560_0;
    %cmpi/e 2, 0, 3;
    %flag_or 4, 8;
T_8.9;
    %jmp/0xz  T_8.7, 4;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x5612a6110970_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5612a61104a0_0, 0;
T_8.7 ;
    %jmp T_8.4;
T_8.2 ;
    %load/vec4 v0x5612a6110560_0;
    %cmpi/e 0, 0, 3;
    %jmp/1 T_8.14, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x5612a6110560_0;
    %cmpi/e 1, 0, 3;
    %flag_or 4, 8;
T_8.14;
    %jmp/1 T_8.13, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x5612a6110560_0;
    %cmpi/e 2, 0, 3;
    %flag_or 4, 8;
T_8.13;
    %jmp/0xz  T_8.11, 4;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x5612a6110a60_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5612a61104a0_0, 0;
T_8.11 ;
    %jmp T_8.4;
T_8.3 ;
    %load/vec4 v0x5612a6110560_0;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.15, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_8.16, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_8.17, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.18, 6;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x5612a61104a0_0, 0;
    %jmp T_8.20;
T_8.15 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x5612a6110970_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5612a61104a0_0, 0;
    %jmp T_8.20;
T_8.16 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x5612a6110970_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5612a61104a0_0, 0;
    %jmp T_8.20;
T_8.17 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x5612a6110a60_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5612a61104a0_0, 0;
    %jmp T_8.20;
T_8.18 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x5612a61104a0_0, 0;
    %jmp T_8.20;
T_8.20 ;
    %pop/vec4 1;
    %jmp T_8.4;
T_8.4 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x5612a610d300;
T_9 ;
    %wait E_0x5612a60f1810;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5612a6110190_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5612a6110190_0, 0, 1;
    %jmp T_9;
    .thread T_9;
    .scope S_0x5612a6112ae0;
T_10 ;
    %wait E_0x5612a60caad0;
    %load/vec4 v0x5612a6113010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x5612a6112dc0_0;
    %assign/vec4 v0x5612a6112f10_0, 0;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x5612a6113160;
T_11 ;
    %wait E_0x5612a60caad0;
    %load/vec4 v0x5612a6113600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0x5612a6113440_0;
    %assign/vec4 v0x5612a6113500_0, 0;
T_11.0 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x5612a6113750;
T_12 ;
    %wait E_0x5612a60caad0;
    %load/vec4 v0x5612a6113c40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x5612a6113a80_0;
    %assign/vec4 v0x5612a6113b40_0, 0;
T_12.0 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x5612a6113d90;
T_13 ;
    %wait E_0x5612a60caad0;
    %load/vec4 v0x5612a61141f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0x5612a6114030_0;
    %assign/vec4 v0x5612a61140f0_0, 0;
T_13.0 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x5612a6114340;
T_14 ;
    %wait E_0x5612a60caad0;
    %load/vec4 v0x5612a6114830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v0x5612a6114670_0;
    %assign/vec4 v0x5612a6114730_0, 0;
T_14.0 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x5612a6114980;
T_15 ;
    %wait E_0x5612a60caad0;
    %load/vec4 v0x5612a6114de0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %load/vec4 v0x5612a6114c20_0;
    %assign/vec4 v0x5612a6114ce0_0, 0;
T_15.0 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x5612a6114f30;
T_16 ;
    %wait E_0x5612a60caad0;
    %load/vec4 v0x5612a6115420_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %load/vec4 v0x5612a6115260_0;
    %assign/vec4 v0x5612a6115320_0, 0;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x5612a6115570;
T_17 ;
    %wait E_0x5612a60caad0;
    %load/vec4 v0x5612a6115ae0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %load/vec4 v0x5612a6115920_0;
    %assign/vec4 v0x5612a61159e0_0, 0;
T_17.0 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x5612a610ad50;
T_18 ;
    %wait E_0x5612a60caad0;
    %load/vec4 v0x5612a610b1b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %load/vec4 v0x5612a610b030_0;
    %assign/vec4 v0x5612a610b0f0_0, 0;
T_18.0 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x5612a6112410;
T_19 ;
    %wait E_0x5612a60caad0;
    %load/vec4 v0x5612a61129c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %load/vec4 v0x5612a61127d0_0;
    %assign/vec4 v0x5612a61128c0_0, 0;
T_19.0 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x5612a60ed990;
T_20 ;
    %wait E_0x5612a60c9ac0;
    %load/vec4 v0x5612a610aa40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %load/vec4 v0x5612a60d9dd0_0;
    %load/vec4 v0x5612a60d5d80_0;
    %pad/u 18;
    %ix/vec4 4;
    %store/vec4a v0x5612a610a980, 4, 0;
T_20.0 ;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0x5612a60eabf0;
T_21 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5612a6118200_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5612a6118750_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5612a6118610_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5612a61184d0_0, 0, 16;
    %end;
    .thread T_21;
    .scope S_0x5612a60eabf0;
T_22 ;
    %delay 1, 0;
    %load/vec4 v0x5612a6118200_0;
    %nor/r;
    %store/vec4 v0x5612a6118200_0, 0, 1;
    %jmp T_22;
    .thread T_22;
    .scope S_0x5612a60eabf0;
T_23 ;
    %delay 2, 0;
    %load/vec4 v0x5612a61184d0_0;
    %addi 1, 0, 16;
    %store/vec4 v0x5612a61184d0_0, 0, 16;
    %jmp T_23;
    .thread T_23;
    .scope S_0x5612a60eabf0;
T_24 ;
    %vpi_call 2 14 "$dumpfile", "testbench.vcd" {0 0 0};
    %end;
    .thread T_24;
    .scope S_0x5612a60eabf0;
T_25 ;
    %vpi_call 2 15 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5612a60eabf0 {0 0 0};
    %end;
    .thread T_25;
    .scope S_0x5612a60eabf0;
T_26 ;
    %delay 0, 0;
    %pushi/vec4 40960, 0, 16;
    %assign/vec4 v0x5612a6118570_0, 0;
    %delay 2, 0;
    %pushi/vec4 41985, 0, 16;
    %assign/vec4 v0x5612a6118570_0, 0;
    %delay 2, 0;
    %pushi/vec4 43011, 0, 16;
    %assign/vec4 v0x5612a6118570_0, 0;
    %delay 2, 0;
    %pushi/vec4 44036, 0, 16;
    %assign/vec4 v0x5612a6118570_0, 0;
    %delay 2, 0;
    %pushi/vec4 45056, 0, 16;
    %assign/vec4 v0x5612a6118570_0, 0;
    %delay 2, 0;
    %pushi/vec4 52228, 0, 16;
    %assign/vec4 v0x5612a6118570_0, 0;
    %delay 2, 0;
    %pushi/vec4 4352, 0, 16;
    %assign/vec4 v0x5612a6118570_0, 0;
    %delay 2, 0;
    %pushi/vec4 11392, 0, 16;
    %assign/vec4 v0x5612a6118570_0, 0;
    %delay 2, 0;
    %pushi/vec4 50173, 0, 16;
    %assign/vec4 v0x5612a6118570_0, 0;
    %delay 2, 0;
    %pushi/vec4 36864, 0, 16;
    %assign/vec4 v0x5612a6118570_0, 0;
    %delay 2, 0;
    %pushi/vec4 24576, 0, 16;
    %assign/vec4 v0x5612a6118570_0, 0;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5612a6118610_0, 0;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5612a6118750_0, 0;
    %end;
    .thread T_26;
# The file index is used to find the file name in the following table.
:file_names 15;
    "N/A";
    "<interactive>";
    "testbench.v";
    "Fonte//computador.v";
    "Fonte//memoria_de_instrucoes.v";
    "Fonte//processador.v";
    "Fonte//registrador.v";
    "Fonte//seletor_de_endereco.v";
    "Fonte//ula.v";
    "Fonte//contador.v";
    "Fonte//extensor.v";
    "Fonte//logica_de_controle.v";
    "Fonte//decodificador.v";
    "Fonte//multiplexador.v";
    "Fonte//contador_de_programa.v";
