--------------------------------------------------------------------------------
Release 14.6 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\XilinxIse\14.6\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s
4 -n 3 -fastpaths -xml Top_SCPU_IOBUS_App.twx Top_SCPU_IOBUS_App.ncd -o
Top_SCPU_IOBUS_App.twr Top_SCPU_IOBUS_App.pcf -ucf Org_SP3.ucf

Design file:              Top_SCPU_IOBUS_App.ncd
Physical constraint file: Top_SCPU_IOBUS_App.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "clk_50mhz_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 6138 paths analyzed, 477 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.956ns.
--------------------------------------------------------------------------------

Paths for end point U9/counter_30 (SLICE_X67Y14.G1), 12 paths
--------------------------------------------------------------------------------
Slack (setup path):     10.044ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U9/sw_temp_5 (FF)
  Destination:          U9/counter_30 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.945ns (Levels of Logic = 4)
  Clock Path Skew:      -0.011ns (0.058 - 0.069)
  Source Clock:         clk_50mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_50mhz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: U9/sw_temp_5 to U9/counter_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y7.XQ       Tcko                  0.591   U9/sw_temp<5>
                                                       U9/sw_temp_5
    SLICE_X66Y9.F1       net (fanout=1)        0.447   U9/sw_temp<5>
    SLICE_X66Y9.X        Tilo                  0.759   U9/counter_cmp_ne0001113
                                                       U9/counter_cmp_ne0001113
    SLICE_X67Y20.F1      net (fanout=1)        0.913   U9/counter_cmp_ne0001113
    SLICE_X67Y20.X       Tilo                  0.704   U9/counter_cmp_ne0001
                                                       U9/counter_cmp_ne0001164
    SLICE_X54Y30.G3      net (fanout=2)        1.103   U9/counter_cmp_ne0001
    SLICE_X54Y30.Y       Tilo                  0.759   U9/rst_counter<1>
                                                       U9/counter_or00001
    SLICE_X67Y14.G1      net (fanout=64)       3.832   U9/counter_or0000
    SLICE_X67Y14.CLK     Tgck                  0.837   U9/counter<31>
                                                       U9/counter_30_rstpot
                                                       U9/counter_30
    -------------------------------------------------  ---------------------------
    Total                                      9.945ns (3.650ns logic, 6.295ns route)
                                                       (36.7% logic, 63.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.066ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U9/sw_temp_6 (FF)
  Destination:          U9/counter_30 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.926ns (Levels of Logic = 4)
  Clock Path Skew:      -0.008ns (0.058 - 0.066)
  Source Clock:         clk_50mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_50mhz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: U9/sw_temp_6 to U9/counter_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y9.YQ       Tcko                  0.587   U9/sw_temp<7>
                                                       U9/sw_temp_6
    SLICE_X66Y9.F2       net (fanout=1)        0.432   U9/sw_temp<6>
    SLICE_X66Y9.X        Tilo                  0.759   U9/counter_cmp_ne0001113
                                                       U9/counter_cmp_ne0001113
    SLICE_X67Y20.F1      net (fanout=1)        0.913   U9/counter_cmp_ne0001113
    SLICE_X67Y20.X       Tilo                  0.704   U9/counter_cmp_ne0001
                                                       U9/counter_cmp_ne0001164
    SLICE_X54Y30.G3      net (fanout=2)        1.103   U9/counter_cmp_ne0001
    SLICE_X54Y30.Y       Tilo                  0.759   U9/rst_counter<1>
                                                       U9/counter_or00001
    SLICE_X67Y14.G1      net (fanout=64)       3.832   U9/counter_or0000
    SLICE_X67Y14.CLK     Tgck                  0.837   U9/counter<31>
                                                       U9/counter_30_rstpot
                                                       U9/counter_30
    -------------------------------------------------  ---------------------------
    Total                                      9.926ns (3.646ns logic, 6.280ns route)
                                                       (36.7% logic, 63.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.085ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U9/sw_temp_7 (FF)
  Destination:          U9/counter_30 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.907ns (Levels of Logic = 4)
  Clock Path Skew:      -0.008ns (0.058 - 0.066)
  Source Clock:         clk_50mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_50mhz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: U9/sw_temp_7 to U9/counter_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y9.XQ       Tcko                  0.591   U9/sw_temp<7>
                                                       U9/sw_temp_7
    SLICE_X67Y18.F1      net (fanout=1)        0.986   U9/sw_temp<7>
    SLICE_X67Y18.X       Tilo                  0.704   U9/counter_cmp_ne0001146
                                                       U9/counter_cmp_ne0001146
    SLICE_X67Y20.F2      net (fanout=1)        0.391   U9/counter_cmp_ne0001146
    SLICE_X67Y20.X       Tilo                  0.704   U9/counter_cmp_ne0001
                                                       U9/counter_cmp_ne0001164
    SLICE_X54Y30.G3      net (fanout=2)        1.103   U9/counter_cmp_ne0001
    SLICE_X54Y30.Y       Tilo                  0.759   U9/rst_counter<1>
                                                       U9/counter_or00001
    SLICE_X67Y14.G1      net (fanout=64)       3.832   U9/counter_or0000
    SLICE_X67Y14.CLK     Tgck                  0.837   U9/counter<31>
                                                       U9/counter_30_rstpot
                                                       U9/counter_30
    -------------------------------------------------  ---------------------------
    Total                                      9.907ns (3.595ns logic, 6.312ns route)
                                                       (36.3% logic, 63.7% route)

--------------------------------------------------------------------------------

Paths for end point U9/counter_28 (SLICE_X67Y15.G1), 12 paths
--------------------------------------------------------------------------------
Slack (setup path):     10.044ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U9/sw_temp_5 (FF)
  Destination:          U9/counter_28 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.945ns (Levels of Logic = 4)
  Clock Path Skew:      -0.011ns (0.058 - 0.069)
  Source Clock:         clk_50mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_50mhz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: U9/sw_temp_5 to U9/counter_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y7.XQ       Tcko                  0.591   U9/sw_temp<5>
                                                       U9/sw_temp_5
    SLICE_X66Y9.F1       net (fanout=1)        0.447   U9/sw_temp<5>
    SLICE_X66Y9.X        Tilo                  0.759   U9/counter_cmp_ne0001113
                                                       U9/counter_cmp_ne0001113
    SLICE_X67Y20.F1      net (fanout=1)        0.913   U9/counter_cmp_ne0001113
    SLICE_X67Y20.X       Tilo                  0.704   U9/counter_cmp_ne0001
                                                       U9/counter_cmp_ne0001164
    SLICE_X54Y30.G3      net (fanout=2)        1.103   U9/counter_cmp_ne0001
    SLICE_X54Y30.Y       Tilo                  0.759   U9/rst_counter<1>
                                                       U9/counter_or00001
    SLICE_X67Y15.G1      net (fanout=64)       3.832   U9/counter_or0000
    SLICE_X67Y15.CLK     Tgck                  0.837   U9/counter<29>
                                                       U9/counter_28_rstpot
                                                       U9/counter_28
    -------------------------------------------------  ---------------------------
    Total                                      9.945ns (3.650ns logic, 6.295ns route)
                                                       (36.7% logic, 63.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.066ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U9/sw_temp_6 (FF)
  Destination:          U9/counter_28 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.926ns (Levels of Logic = 4)
  Clock Path Skew:      -0.008ns (0.058 - 0.066)
  Source Clock:         clk_50mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_50mhz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: U9/sw_temp_6 to U9/counter_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y9.YQ       Tcko                  0.587   U9/sw_temp<7>
                                                       U9/sw_temp_6
    SLICE_X66Y9.F2       net (fanout=1)        0.432   U9/sw_temp<6>
    SLICE_X66Y9.X        Tilo                  0.759   U9/counter_cmp_ne0001113
                                                       U9/counter_cmp_ne0001113
    SLICE_X67Y20.F1      net (fanout=1)        0.913   U9/counter_cmp_ne0001113
    SLICE_X67Y20.X       Tilo                  0.704   U9/counter_cmp_ne0001
                                                       U9/counter_cmp_ne0001164
    SLICE_X54Y30.G3      net (fanout=2)        1.103   U9/counter_cmp_ne0001
    SLICE_X54Y30.Y       Tilo                  0.759   U9/rst_counter<1>
                                                       U9/counter_or00001
    SLICE_X67Y15.G1      net (fanout=64)       3.832   U9/counter_or0000
    SLICE_X67Y15.CLK     Tgck                  0.837   U9/counter<29>
                                                       U9/counter_28_rstpot
                                                       U9/counter_28
    -------------------------------------------------  ---------------------------
    Total                                      9.926ns (3.646ns logic, 6.280ns route)
                                                       (36.7% logic, 63.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.085ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U9/sw_temp_7 (FF)
  Destination:          U9/counter_28 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.907ns (Levels of Logic = 4)
  Clock Path Skew:      -0.008ns (0.058 - 0.066)
  Source Clock:         clk_50mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_50mhz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: U9/sw_temp_7 to U9/counter_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y9.XQ       Tcko                  0.591   U9/sw_temp<7>
                                                       U9/sw_temp_7
    SLICE_X67Y18.F1      net (fanout=1)        0.986   U9/sw_temp<7>
    SLICE_X67Y18.X       Tilo                  0.704   U9/counter_cmp_ne0001146
                                                       U9/counter_cmp_ne0001146
    SLICE_X67Y20.F2      net (fanout=1)        0.391   U9/counter_cmp_ne0001146
    SLICE_X67Y20.X       Tilo                  0.704   U9/counter_cmp_ne0001
                                                       U9/counter_cmp_ne0001164
    SLICE_X54Y30.G3      net (fanout=2)        1.103   U9/counter_cmp_ne0001
    SLICE_X54Y30.Y       Tilo                  0.759   U9/rst_counter<1>
                                                       U9/counter_or00001
    SLICE_X67Y15.G1      net (fanout=64)       3.832   U9/counter_or0000
    SLICE_X67Y15.CLK     Tgck                  0.837   U9/counter<29>
                                                       U9/counter_28_rstpot
                                                       U9/counter_28
    -------------------------------------------------  ---------------------------
    Total                                      9.907ns (3.595ns logic, 6.312ns route)
                                                       (36.3% logic, 63.7% route)

--------------------------------------------------------------------------------

Paths for end point U9/counter_24 (SLICE_X67Y13.G1), 12 paths
--------------------------------------------------------------------------------
Slack (setup path):     10.062ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U9/sw_temp_5 (FF)
  Destination:          U9/counter_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.929ns (Levels of Logic = 4)
  Clock Path Skew:      -0.009ns (0.003 - 0.012)
  Source Clock:         clk_50mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_50mhz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: U9/sw_temp_5 to U9/counter_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y7.XQ       Tcko                  0.591   U9/sw_temp<5>
                                                       U9/sw_temp_5
    SLICE_X66Y9.F1       net (fanout=1)        0.447   U9/sw_temp<5>
    SLICE_X66Y9.X        Tilo                  0.759   U9/counter_cmp_ne0001113
                                                       U9/counter_cmp_ne0001113
    SLICE_X67Y20.F1      net (fanout=1)        0.913   U9/counter_cmp_ne0001113
    SLICE_X67Y20.X       Tilo                  0.704   U9/counter_cmp_ne0001
                                                       U9/counter_cmp_ne0001164
    SLICE_X54Y30.G3      net (fanout=2)        1.103   U9/counter_cmp_ne0001
    SLICE_X54Y30.Y       Tilo                  0.759   U9/rst_counter<1>
                                                       U9/counter_or00001
    SLICE_X67Y13.G1      net (fanout=64)       3.816   U9/counter_or0000
    SLICE_X67Y13.CLK     Tgck                  0.837   U9/counter<25>
                                                       U9/counter_24_rstpot
                                                       U9/counter_24
    -------------------------------------------------  ---------------------------
    Total                                      9.929ns (3.650ns logic, 6.279ns route)
                                                       (36.8% logic, 63.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.084ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U9/sw_temp_6 (FF)
  Destination:          U9/counter_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.910ns (Levels of Logic = 4)
  Clock Path Skew:      -0.006ns (0.003 - 0.009)
  Source Clock:         clk_50mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_50mhz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: U9/sw_temp_6 to U9/counter_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y9.YQ       Tcko                  0.587   U9/sw_temp<7>
                                                       U9/sw_temp_6
    SLICE_X66Y9.F2       net (fanout=1)        0.432   U9/sw_temp<6>
    SLICE_X66Y9.X        Tilo                  0.759   U9/counter_cmp_ne0001113
                                                       U9/counter_cmp_ne0001113
    SLICE_X67Y20.F1      net (fanout=1)        0.913   U9/counter_cmp_ne0001113
    SLICE_X67Y20.X       Tilo                  0.704   U9/counter_cmp_ne0001
                                                       U9/counter_cmp_ne0001164
    SLICE_X54Y30.G3      net (fanout=2)        1.103   U9/counter_cmp_ne0001
    SLICE_X54Y30.Y       Tilo                  0.759   U9/rst_counter<1>
                                                       U9/counter_or00001
    SLICE_X67Y13.G1      net (fanout=64)       3.816   U9/counter_or0000
    SLICE_X67Y13.CLK     Tgck                  0.837   U9/counter<25>
                                                       U9/counter_24_rstpot
                                                       U9/counter_24
    -------------------------------------------------  ---------------------------
    Total                                      9.910ns (3.646ns logic, 6.264ns route)
                                                       (36.8% logic, 63.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.103ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U9/sw_temp_7 (FF)
  Destination:          U9/counter_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.891ns (Levels of Logic = 4)
  Clock Path Skew:      -0.006ns (0.003 - 0.009)
  Source Clock:         clk_50mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_50mhz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: U9/sw_temp_7 to U9/counter_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y9.XQ       Tcko                  0.591   U9/sw_temp<7>
                                                       U9/sw_temp_7
    SLICE_X67Y18.F1      net (fanout=1)        0.986   U9/sw_temp<7>
    SLICE_X67Y18.X       Tilo                  0.704   U9/counter_cmp_ne0001146
                                                       U9/counter_cmp_ne0001146
    SLICE_X67Y20.F2      net (fanout=1)        0.391   U9/counter_cmp_ne0001146
    SLICE_X67Y20.X       Tilo                  0.704   U9/counter_cmp_ne0001
                                                       U9/counter_cmp_ne0001164
    SLICE_X54Y30.G3      net (fanout=2)        1.103   U9/counter_cmp_ne0001
    SLICE_X54Y30.Y       Tilo                  0.759   U9/rst_counter<1>
                                                       U9/counter_or00001
    SLICE_X67Y13.G1      net (fanout=64)       3.816   U9/counter_or0000
    SLICE_X67Y13.CLK     Tgck                  0.837   U9/counter<25>
                                                       U9/counter_24_rstpot
                                                       U9/counter_24
    -------------------------------------------------  ---------------------------
    Total                                      9.891ns (3.595ns logic, 6.296ns route)
                                                       (36.3% logic, 63.7% route)

--------------------------------------------------------------------------------

Hold Paths: NET "clk_50mhz_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point XLXI_17/U12_1/mod2_reg (SLICE_X48Y59.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.146ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_17/U12_1/mod2_reg (FF)
  Destination:          XLXI_17/U12_1/mod2_reg (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.146ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_50mhz_BUFGP rising at 20.000ns
  Destination Clock:    clk_50mhz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_17/U12_1/mod2_reg to XLXI_17/U12_1/mod2_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y59.YQ      Tcko                  0.522   XLXI_17/U12_1/mod2_reg
                                                       XLXI_17/U12_1/mod2_reg
    SLICE_X48Y59.BY      net (fanout=13)       0.472   XLXI_17/U12_1/mod2_reg
    SLICE_X48Y59.CLK     Tckdi       (-Th)    -0.152   XLXI_17/U12_1/mod2_reg
                                                       XLXI_17/U12_1/mod2_reg
    -------------------------------------------------  ---------------------------
    Total                                      1.146ns (0.674ns logic, 0.472ns route)
                                                       (58.8% logic, 41.2% route)

--------------------------------------------------------------------------------

Paths for end point U9/rst_counter_0 (SLICE_X55Y14.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.333ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U9/rst_counter_0 (FF)
  Destination:          U9/rst_counter_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.333ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_50mhz_BUFGP rising at 20.000ns
  Destination Clock:    clk_50mhz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U9/rst_counter_0 to U9/rst_counter_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y14.XQ      Tcko                  0.473   U9/rst_counter<0>
                                                       U9/rst_counter_0
    SLICE_X55Y14.F4      net (fanout=2)        0.344   U9/rst_counter<0>
    SLICE_X55Y14.CLK     Tckf        (-Th)    -0.516   U9/rst_counter<0>
                                                       U9/rst_counter_0_rstpot
                                                       U9/rst_counter_0
    -------------------------------------------------  ---------------------------
    Total                                      1.333ns (0.989ns logic, 0.344ns route)
                                                       (74.2% logic, 25.8% route)

--------------------------------------------------------------------------------

Paths for end point U9/counter_31 (SLICE_X67Y14.F3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.340ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U9/counter_31 (FF)
  Destination:          U9/counter_31 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.340ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_50mhz_BUFGP rising at 20.000ns
  Destination Clock:    clk_50mhz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U9/counter_31 to U9/counter_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y14.XQ      Tcko                  0.473   U9/counter<31>
                                                       U9/counter_31
    SLICE_X67Y14.F3      net (fanout=3)        0.351   U9/counter<31>
    SLICE_X67Y14.CLK     Tckf        (-Th)    -0.516   U9/counter<31>
                                                       U9/counter_31_rstpot
                                                       U9/counter_31
    -------------------------------------------------  ---------------------------
    Total                                      1.340ns (0.989ns logic, 0.351ns route)
                                                       (73.8% logic, 26.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk_50mhz_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 16.824ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.588ns (Tbpwl)
  Physical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_init.ram/dpram.dp18x18.ram/CLKA
  Logical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_init.ram/dpram.dp18x18.ram.A/CLKA
  Location pin: RAMB16_X0Y4.CLKA
  Clock network: clk_50mhz_BUFGP
--------------------------------------------------------------------------------
Slack: 16.824ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.588ns (Tbpwh)
  Physical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_init.ram/dpram.dp18x18.ram/CLKA
  Logical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_init.ram/dpram.dp18x18.ram.A/CLKA
  Location pin: RAMB16_X0Y4.CLKA
  Clock network: clk_50mhz_BUFGP
--------------------------------------------------------------------------------
Slack: 16.824ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.176ns (314.861MHz) (Tbp)
  Physical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_init.ram/dpram.dp18x18.ram/CLKA
  Logical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_init.ram/dpram.dp18x18.ram.A/CLKA
  Location pin: RAMB16_X0Y4.CLKA
  Clock network: clk_50mhz_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_50mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_50mhz      |    9.956|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 6138 paths, 0 nets, and 818 connections

Design statistics:
   Minimum period:   9.956ns{1}   (Maximum frequency: 100.442MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Nov 03 21:41:46 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 245 MB



