==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7s15ftgb196-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7s15ftgb196-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Skipped source file 'e2f.dat'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'QRscan/QR_scan.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 103.305 ; gain = 45.156
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 103.305 ; gain = 45.156
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 115.293 ; gain = 57.145
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 121.523 ; gain = 63.375
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:20 . Memory (MB): peak = 147.820 ; gain = 89.672
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:20 . Memory (MB): peak = 149.668 ; gain = 91.520
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'QR_scan' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'QR_scan' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 20.643 seconds; current allocated memory: 99.371 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.269 seconds; current allocated memory: 100.150 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'QR_scan' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'QR_scan/imagein_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'QR_scan' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'QR_scan_mul_mul_10ns_10ns_19_1_1' to 'QR_scan_mul_mul_1bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QR_scan_am_submul_10ns_5ns_10ns_19_1_1' to 'QR_scan_am_submulcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QR_scan_am_submul_10ns_4ns_10ns_19_1_1' to 'QR_scan_am_submuldEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'QR_scan_am_submul_10ns_8ns_10ns_19_1_1' to 'QR_scan_am_submuleOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'QR_scan_am_submulcud': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QR_scan_am_submuldEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QR_scan_am_submuleOg': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'QR_scan_mul_mul_1bkb': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'QR_scan'.
INFO: [HLS 200-111]  Elapsed time: 0.418 seconds; current allocated memory: 101.694 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:23 . Memory (MB): peak = 157.465 ; gain = 99.316
INFO: [SYSC 207-301] Generating SystemC RTL for QR_scan.
INFO: [VHDL 208-304] Generating VHDL RTL for QR_scan.
INFO: [VLOG 209-307] Generating Verilog RTL for QR_scan.
INFO: [HLS 200-112] Total elapsed time: 23.557 seconds; peak allocated memory: 101.694 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7s15ftgb196-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

