Timing Analyzer report for hack_the_hill
Sun Sep 29 11:09:47 2024
Quartus Prime Version 23.1std.1 Build 993 05/14/2024 SC Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 850mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 850mV 85C Model Setup Summary
  9. Slow 850mV 85C Model Hold Summary
 10. Slow 850mV 85C Model Recovery Summary
 11. Slow 850mV 85C Model Removal Summary
 12. Slow 850mV 85C Model Minimum Pulse Width Summary
 13. Slow 850mV 85C Model Metastability Summary
 14. Slow 850mV 0C Model Fmax Summary
 15. Slow 850mV 0C Model Setup Summary
 16. Slow 850mV 0C Model Hold Summary
 17. Slow 850mV 0C Model Recovery Summary
 18. Slow 850mV 0C Model Removal Summary
 19. Slow 850mV 0C Model Minimum Pulse Width Summary
 20. Slow 850mV 0C Model Metastability Summary
 21. Fast 850mV 0C Model Setup Summary
 22. Fast 850mV 0C Model Hold Summary
 23. Fast 850mV 0C Model Recovery Summary
 24. Fast 850mV 0C Model Removal Summary
 25. Fast 850mV 0C Model Minimum Pulse Width Summary
 26. Fast 850mV 0C Model Metastability Summary
 27. Multicorner Timing Analysis Summary
 28. Board Trace Model Assignments
 29. Input Transition Times
 30. Signal Integrity Metrics (Slow 900mv 0c Model)
 31. Signal Integrity Metrics (Slow 900mv 85c Model)
 32. Signal Integrity Metrics (Fast 900mv 0c Model)
 33. Setup Transfers
 34. Hold Transfers
 35. Recovery Transfers
 36. Removal Transfers
 37. Report TCCS
 38. Report RSKM
 39. Unconstrained Paths Summary
 40. Clock Status Summary
 41. Unconstrained Input Ports
 42. Unconstrained Output Ports
 43. Unconstrained Input Ports
 44. Unconstrained Output Ports
 45. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2024  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                            ;
+-----------------------+------------------------------------------------------------+
; Quartus Prime Version ; Version 23.1std.1 Build 993 05/14/2024 SC Standard Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                                     ;
; Revision Name         ; hack_the_hill                                              ;
; Device Family         ; Arria V GZ                                                 ;
; Device Name           ; 5AGZME3H2F35C3                                             ;
; Timing Models         ; Final                                                      ;
; Delay Model           ; Combined                                                   ;
; Rise/Fall Delays      ; Enabled                                                    ;
+-----------------------+------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.59        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   6.4%      ;
;     Processor 3            ;   6.1%      ;
;     Processor 4            ;   5.3%      ;
;     Processor 5            ;   3.5%      ;
;     Processor 6            ;   3.4%      ;
;     Processor 7            ;   3.4%      ;
;     Processor 8            ;   3.4%      ;
;     Processor 9            ;   3.4%      ;
;     Processor 10           ;   3.4%      ;
;     Processor 11           ;   3.4%      ;
;     Processor 12           ;   3.4%      ;
;     Processor 13           ;   3.4%      ;
;     Processor 14           ;   3.4%      ;
;     Processor 15           ;   3.4%      ;
;     Processor 16           ;   3.3%      ;
+----------------------------+-------------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; fpga_top.sdc  ; OK     ; Sun Sep 29 11:09:43 2024 ;
; fpga_bot.sdc  ; OK     ; Sun Sep 29 11:09:43 2024 ;
+---------------+--------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------+---------+-------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Name                                                                                                                                                                                               ; Type      ; Period  ; Frequency   ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master                                                                                                                                                                                                   ; Source                                                                                                                                                                                                  ; Targets                                                                                                                                                                                                      ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------+---------+-------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altera_reserved_tck                                                                                                                                                                                      ; Base      ; 100.000 ; 10.0 MHz    ; 0.000 ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                                                                                                                                                          ;                                                                                                                                                                                                         ; { altera_reserved_tck }                                                                                                                                                                                      ;
; clk125_pll|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]                                                                                                                                    ; Generated ; 0.666   ; 1501.5 MHz  ; 0.000 ; 0.333  ; 50.00      ; 2         ; 24          ;       ;        ;           ;            ; false    ; memrefclk_i                                                                                                                                                                                              ; clk125_pll|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin                                                                                                                                   ; { clk125_pll|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0] }                                                                                                                                    ;
; clk125_pll|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk                                                                                                                                  ; Generated ; 3.333   ; 300.03 MHz  ; 0.000 ; 1.666  ; 50.00      ; 5         ; 1           ;       ;        ;           ;            ; false    ; clk125_pll|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]                                                                                                                                    ; clk125_pll|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|vco0ph[0]                                                                                                                              ; { clk125_pll|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk }                                                                                                                                  ;
; clk125_pll|pll_0|altera_pll_i|general[2].gpll~PLL_OUTPUT_COUNTER|divclk                                                                                                                                  ; Generated ; 8.000   ; 125.0 MHz   ; 0.000 ; 4.000  ; 50.00      ; 12        ; 1           ;       ;        ;           ;            ; false    ; clk125_pll|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]                                                                                                                                    ; clk125_pll|pll_0|altera_pll_i|general[2].gpll~PLL_OUTPUT_COUNTER|vco0ph[0]                                                                                                                              ; { clk125_pll|pll_0|altera_pll_i|general[2].gpll~PLL_OUTPUT_COUNTER|divclk }                                                                                                                                  ;
; clk_lvds_i                                                                                                                                                                                               ; Base      ; 6.734   ; 148.5 MHz   ; 0.000 ; 3.367  ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                                                                                                                                                          ;                                                                                                                                                                                                         ; { clk_lvds_i }                                                                                                                                                                                               ;
; egress_refclk_0                                                                                                                                                                                          ; Base      ; 6.734   ; 148.5 MHz   ; 0.000 ; 3.367  ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                                                                                                                                                          ;                                                                                                                                                                                                         ; { egress_refclk_i }                                                                                                                                                                                          ;
; gclk0_148m50_i                                                                                                                                                                                           ; Base      ; 6.734   ; 148.5 MHz   ; 0.000 ; 3.367  ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                                                                                                                                                          ;                                                                                                                                                                                                         ; { gclk0_148m50_i }                                                                                                                                                                                           ;
; gclk1_148m50_i                                                                                                                                                                                           ; Base      ; 6.734   ; 148.5 MHz   ; 0.000 ; 3.367  ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                                                                                                                                                          ;                                                                                                                                                                                                         ; { gclk1_148m50_i }                                                                                                                                                                                           ;
; memrefclk_i                                                                                                                                                                                              ; Base      ; 8.000   ; 125.0 MHz   ; 0.000 ; 4.000  ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                                                                                                                                                          ;                                                                                                                                                                                                         ; { memrefclk_i }                                                                                                                                                                                              ;
; sdi_tx_phy|xcvr_native_avgz_0|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_tx_pcs|wys|txclkout                        ; Generated ; 3.367   ; 297.0 MHz   ; 0.000 ; 1.683  ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; sdi_tx_phy|xcvr_native_avgz_0|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[1] ; sdi_tx_phy|xcvr_native_avgz_0|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_tx_pcs|wys|txpmaclk                       ; { sdi_tx_phy|xcvr_native_avgz_0|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_tx_pcs|wys|txclkout }                        ;
; sdi_tx_phy|xcvr_native_avgz_0|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|cpulse  ; Generated ; 0.841   ; 1189.06 MHz ; 0.000 ; 0.420  ; 50.00      ; 5         ; 1           ;       ;        ;           ;            ; false    ; sdi_tx_phy|xcvr_native_avgz_0|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_plls.gen_tx_plls.tx_plls|pll[0].pll.atx_pll.tx_pll|clk010g                                                           ; sdi_tx_phy|xcvr_native_avgz_0|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|clklcb ; { sdi_tx_phy|xcvr_native_avgz_0|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|cpulse }  ;
; sdi_tx_phy|xcvr_native_avgz_0|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|hfclkp  ; Generated ; 0.168   ; 5952.38 MHz ; 0.000 ; 0.084  ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; sdi_tx_phy|xcvr_native_avgz_0|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_plls.gen_tx_plls.tx_plls|pll[0].pll.atx_pll.tx_pll|clk010g                                                           ; sdi_tx_phy|xcvr_native_avgz_0|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|clklcb ; { sdi_tx_phy|xcvr_native_avgz_0|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|hfclkp }  ;
; sdi_tx_phy|xcvr_native_avgz_0|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkp  ; Generated ; 0.841   ; 1189.06 MHz ; 0.000 ; 0.420  ; 50.00      ; 5         ; 1           ;       ;        ;           ;            ; false    ; sdi_tx_phy|xcvr_native_avgz_0|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_plls.gen_tx_plls.tx_plls|pll[0].pll.atx_pll.tx_pll|clk010g                                                           ; sdi_tx_phy|xcvr_native_avgz_0|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|clklcb ; { sdi_tx_phy|xcvr_native_avgz_0|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkp }  ;
; sdi_tx_phy|xcvr_native_avgz_0|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[0] ; Generated ; 1.683   ; 594.18 MHz  ; 0.000 ; 0.841  ; 50.00      ; 10        ; 1           ;       ;        ;           ;            ; false    ; sdi_tx_phy|xcvr_native_avgz_0|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_plls.gen_tx_plls.tx_plls|pll[0].pll.atx_pll.tx_pll|clk010g                                                           ; sdi_tx_phy|xcvr_native_avgz_0|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|clklcb ; { sdi_tx_phy|xcvr_native_avgz_0|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[0] } ;
; sdi_tx_phy|xcvr_native_avgz_0|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[1] ; Generated ; 3.367   ; 297.0 MHz   ; 0.000 ; 1.683  ; 50.00      ; 20        ; 1           ;       ;        ;           ;            ; false    ; sdi_tx_phy|xcvr_native_avgz_0|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_plls.gen_tx_plls.tx_plls|pll[0].pll.atx_pll.tx_pll|clk010g                                                           ; sdi_tx_phy|xcvr_native_avgz_0|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|clklcb ; { sdi_tx_phy|xcvr_native_avgz_0|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[1] } ;
; sdi_tx_phy|xcvr_native_avgz_0|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[2] ; Generated ; 6.734   ; 148.5 MHz   ; 0.000 ; 3.367  ; 50.00      ; 40        ; 1           ;       ;        ;           ;            ; false    ; sdi_tx_phy|xcvr_native_avgz_0|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_plls.gen_tx_plls.tx_plls|pll[0].pll.atx_pll.tx_pll|clk010g                                                           ; sdi_tx_phy|xcvr_native_avgz_0|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|clklcb ; { sdi_tx_phy|xcvr_native_avgz_0|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[2] } ;
; sdi_tx_phy|xcvr_native_avgz_0|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_plls.gen_tx_plls.tx_plls|pll[0].pll.atx_pll.tx_pll|clk010g                                                           ; Generated ; 0.168   ; 5952.38 MHz ; 0.000 ; 0.084  ; 50.00      ; 1         ; 40          ;       ;        ;           ;            ; false    ; egress_refclk_0                                                                                                                                                                                          ; sdi_tx_phy|xcvr_native_avgz_0|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_plls.gen_tx_plls.tx_plls|pll[0].pll.atx_pll.tx_pll|refclklc                                                         ; { sdi_tx_phy|xcvr_native_avgz_0|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_plls.gen_tx_plls.tx_plls|pll[0].pll.atx_pll.tx_pll|clk010g }                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------+---------+-------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 850mV 85C Model Fmax Summary                                                                                                                                                                                                                                                         ;
+-------------+-----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+
; Fmax        ; Restricted Fmax ; Clock Name                                                                                                                                                                                               ; Note                                           ;
+-------------+-----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+
; 39.63 MHz   ; 39.63 MHz       ; altera_reserved_tck                                                                                                                                                                                      ;                                                ;
; 237.59 MHz  ; 237.59 MHz      ; memrefclk_i                                                                                                                                                                                              ;                                                ;
; 353.73 MHz  ; 353.73 MHz      ; clk125_pll|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk                                                                                                                                  ;                                                ;
; 354.61 MHz  ; 354.61 MHz      ; sdi_tx_phy|xcvr_native_avgz_0|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[1] ;                                                ;
; 366.84 MHz  ; 366.84 MHz      ; clk_lvds_i                                                                                                                                                                                               ;                                                ;
; 868.06 MHz  ; 650.2 MHz       ; clk125_pll|pll_0|altera_pll_i|general[2].gpll~PLL_OUTPUT_COUNTER|divclk                                                                                                                                  ; limit due to minimum period restriction (tmin) ;
; 1086.96 MHz ; 650.2 MHz       ; gclk0_148m50_i                                                                                                                                                                                           ; limit due to minimum period restriction (tmin) ;
+-------------+-----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 850mV 85C Model Setup Summary                                                                                                                                                                                                ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                                                                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; clk125_pll|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk                                                                                                                                  ; 0.506  ; 0.000         ;
; sdi_tx_phy|xcvr_native_avgz_0|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[1] ; 0.547  ; 0.000         ;
; memrefclk_i                                                                                                                                                                                              ; 3.791  ; 0.000         ;
; clk_lvds_i                                                                                                                                                                                               ; 4.008  ; 0.000         ;
; gclk0_148m50_i                                                                                                                                                                                           ; 5.814  ; 0.000         ;
; clk125_pll|pll_0|altera_pll_i|general[2].gpll~PLL_OUTPUT_COUNTER|divclk                                                                                                                                  ; 6.848  ; 0.000         ;
; n/a                                                                                                                                                                                                      ; 13.548 ; 0.000         ;
; altera_reserved_tck                                                                                                                                                                                      ; 37.382 ; 0.000         ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 850mV 85C Model Hold Summary                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                                                                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; altera_reserved_tck                                                                                                                                                                                      ; 0.067  ; 0.000         ;
; clk125_pll|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk                                                                                                                                  ; 0.113  ; 0.000         ;
; clk125_pll|pll_0|altera_pll_i|general[2].gpll~PLL_OUTPUT_COUNTER|divclk                                                                                                                                  ; 0.148  ; 0.000         ;
; clk_lvds_i                                                                                                                                                                                               ; 0.153  ; 0.000         ;
; sdi_tx_phy|xcvr_native_avgz_0|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[1] ; 0.155  ; 0.000         ;
; memrefclk_i                                                                                                                                                                                              ; 0.204  ; 0.000         ;
; gclk0_148m50_i                                                                                                                                                                                           ; 0.250  ; 0.000         ;
; n/a                                                                                                                                                                                                      ; 15.639 ; 0.000         ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------+
; Slow 850mV 85C Model Recovery Summary                                                            ;
+-------------------------------------------------------------------------+--------+---------------+
; Clock                                                                   ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------+--------+---------------+
; clk125_pll|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; 1.679  ; 0.000         ;
; clk_lvds_i                                                              ; 4.918  ; 0.000         ;
; clk125_pll|pll_0|altera_pll_i|general[2].gpll~PLL_OUTPUT_COUNTER|divclk ; 7.142  ; 0.000         ;
; altera_reserved_tck                                                     ; 95.522 ; 0.000         ;
+-------------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------+
; Slow 850mV 85C Model Removal Summary                                                            ;
+-------------------------------------------------------------------------+-------+---------------+
; Clock                                                                   ; Slack ; End Point TNS ;
+-------------------------------------------------------------------------+-------+---------------+
; clk125_pll|pll_0|altera_pll_i|general[2].gpll~PLL_OUTPUT_COUNTER|divclk ; 0.255 ; 0.000         ;
; altera_reserved_tck                                                     ; 0.264 ; 0.000         ;
; clk_lvds_i                                                              ; 0.282 ; 0.000         ;
; clk125_pll|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; 0.483 ; 0.000         ;
+-------------------------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 850mV 85C Model Minimum Pulse Width Summary                                                                                                                                                                                  ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                                                                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; sdi_tx_phy|xcvr_native_avgz_0|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_plls.gen_tx_plls.tx_plls|pll[0].pll.atx_pll.tx_pll|clk010g                                                           ; 0.084  ; 0.000         ;
; clk125_pll|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]                                                                                                                                    ; 0.333  ; 0.000         ;
; clk125_pll|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk                                                                                                                                  ; 0.833  ; 0.000         ;
; sdi_tx_phy|xcvr_native_avgz_0|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[1] ; 0.867  ; 0.000         ;
; clk_lvds_i                                                                                                                                                                                               ; 2.865  ; 0.000         ;
; gclk0_148m50_i                                                                                                                                                                                           ; 2.877  ; 0.000         ;
; egress_refclk_0                                                                                                                                                                                          ; 3.367  ; 0.000         ;
; clk125_pll|pll_0|altera_pll_i|general[2].gpll~PLL_OUTPUT_COUNTER|divclk                                                                                                                                  ; 3.455  ; 0.000         ;
; memrefclk_i                                                                                                                                                                                              ; 3.504  ; 0.000         ;
; altera_reserved_tck                                                                                                                                                                                      ; 49.137 ; 0.000         ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+


----------------------------------------------
; Slow 850mV 85C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 73
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 3.222 ns




+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 850mV 0C Model Fmax Summary                                                                                                                                                                                                                                                          ;
+-------------+-----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+
; Fmax        ; Restricted Fmax ; Clock Name                                                                                                                                                                                               ; Note                                           ;
+-------------+-----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+
; 40.28 MHz   ; 40.28 MHz       ; altera_reserved_tck                                                                                                                                                                                      ;                                                ;
; 260.08 MHz  ; 260.08 MHz      ; memrefclk_i                                                                                                                                                                                              ;                                                ;
; 372.44 MHz  ; 372.44 MHz      ; clk125_pll|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk                                                                                                                                  ;                                                ;
; 379.65 MHz  ; 379.65 MHz      ; clk_lvds_i                                                                                                                                                                                               ;                                                ;
; 387.15 MHz  ; 387.15 MHz      ; sdi_tx_phy|xcvr_native_avgz_0|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[1] ;                                                ;
; 911.58 MHz  ; 650.2 MHz       ; clk125_pll|pll_0|altera_pll_i|general[2].gpll~PLL_OUTPUT_COUNTER|divclk                                                                                                                                  ; limit due to minimum period restriction (tmin) ;
; 1128.67 MHz ; 650.2 MHz       ; gclk0_148m50_i                                                                                                                                                                                           ; limit due to minimum period restriction (tmin) ;
+-------------+-----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 850mV 0C Model Setup Summary                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                                                                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; clk125_pll|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk                                                                                                                                  ; 0.648  ; 0.000         ;
; sdi_tx_phy|xcvr_native_avgz_0|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[1] ; 0.784  ; 0.000         ;
; clk_lvds_i                                                                                                                                                                                               ; 4.100  ; 0.000         ;
; memrefclk_i                                                                                                                                                                                              ; 4.155  ; 0.000         ;
; gclk0_148m50_i                                                                                                                                                                                           ; 5.848  ; 0.000         ;
; clk125_pll|pll_0|altera_pll_i|general[2].gpll~PLL_OUTPUT_COUNTER|divclk                                                                                                                                  ; 6.903  ; 0.000         ;
; n/a                                                                                                                                                                                                      ; 13.549 ; 0.000         ;
; altera_reserved_tck                                                                                                                                                                                      ; 37.587 ; 0.000         ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 850mV 0C Model Hold Summary                                                                                                                                                                                                  ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                                                                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; altera_reserved_tck                                                                                                                                                                                      ; 0.085  ; 0.000         ;
; clk125_pll|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk                                                                                                                                  ; 0.155  ; 0.000         ;
; sdi_tx_phy|xcvr_native_avgz_0|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[1] ; 0.171  ; 0.000         ;
; clk125_pll|pll_0|altera_pll_i|general[2].gpll~PLL_OUTPUT_COUNTER|divclk                                                                                                                                  ; 0.218  ; 0.000         ;
; clk_lvds_i                                                                                                                                                                                               ; 0.233  ; 0.000         ;
; memrefclk_i                                                                                                                                                                                              ; 0.261  ; 0.000         ;
; gclk0_148m50_i                                                                                                                                                                                           ; 0.319  ; 0.000         ;
; n/a                                                                                                                                                                                                      ; 15.664 ; 0.000         ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------+
; Slow 850mV 0C Model Recovery Summary                                                             ;
+-------------------------------------------------------------------------+--------+---------------+
; Clock                                                                   ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------+--------+---------------+
; clk125_pll|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; 1.805  ; 0.000         ;
; clk_lvds_i                                                              ; 5.040  ; 0.000         ;
; clk125_pll|pll_0|altera_pll_i|general[2].gpll~PLL_OUTPUT_COUNTER|divclk ; 7.269  ; 0.000         ;
; altera_reserved_tck                                                     ; 95.799 ; 0.000         ;
+-------------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------+
; Slow 850mV 0C Model Removal Summary                                                             ;
+-------------------------------------------------------------------------+-------+---------------+
; Clock                                                                   ; Slack ; End Point TNS ;
+-------------------------------------------------------------------------+-------+---------------+
; clk125_pll|pll_0|altera_pll_i|general[2].gpll~PLL_OUTPUT_COUNTER|divclk ; 0.305 ; 0.000         ;
; altera_reserved_tck                                                     ; 0.330 ; 0.000         ;
; clk_lvds_i                                                              ; 0.332 ; 0.000         ;
; clk125_pll|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; 0.528 ; 0.000         ;
+-------------------------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 850mV 0C Model Minimum Pulse Width Summary                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                                                                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; sdi_tx_phy|xcvr_native_avgz_0|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_plls.gen_tx_plls.tx_plls|pll[0].pll.atx_pll.tx_pll|clk010g                                                           ; 0.084  ; 0.000         ;
; clk125_pll|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]                                                                                                                                    ; 0.333  ; 0.000         ;
; clk125_pll|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk                                                                                                                                  ; 0.833  ; 0.000         ;
; sdi_tx_phy|xcvr_native_avgz_0|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[1] ; 0.844  ; 0.000         ;
; clk_lvds_i                                                                                                                                                                                               ; 2.864  ; 0.000         ;
; gclk0_148m50_i                                                                                                                                                                                           ; 2.874  ; 0.000         ;
; egress_refclk_0                                                                                                                                                                                          ; 3.367  ; 0.000         ;
; clk125_pll|pll_0|altera_pll_i|general[2].gpll~PLL_OUTPUT_COUNTER|divclk                                                                                                                                  ; 3.448  ; 0.000         ;
; memrefclk_i                                                                                                                                                                                              ; 3.502  ; 0.000         ;
; altera_reserved_tck                                                                                                                                                                                      ; 49.293 ; 0.000         ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+


---------------------------------------------
; Slow 850mV 0C Model Metastability Summary ;
---------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 73
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 3.496 ns




+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 850mV 0C Model Setup Summary                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                                                                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; clk125_pll|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk                                                                                                                                  ; 1.749  ; 0.000         ;
; sdi_tx_phy|xcvr_native_avgz_0|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[1] ; 1.862  ; 0.000         ;
; clk_lvds_i                                                                                                                                                                                               ; 5.499  ; 0.000         ;
; memrefclk_i                                                                                                                                                                                              ; 5.664  ; 0.000         ;
; gclk0_148m50_i                                                                                                                                                                                           ; 6.374  ; 0.000         ;
; clk125_pll|pll_0|altera_pll_i|general[2].gpll~PLL_OUTPUT_COUNTER|divclk                                                                                                                                  ; 7.569  ; 0.000         ;
; n/a                                                                                                                                                                                                      ; 15.847 ; 0.000         ;
; altera_reserved_tck                                                                                                                                                                                      ; 40.388 ; 0.000         ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 850mV 0C Model Hold Summary                                                                                                                                                                                                  ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                                                                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; altera_reserved_tck                                                                                                                                                                                      ; 0.008  ; 0.000         ;
; sdi_tx_phy|xcvr_native_avgz_0|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[1] ; 0.077  ; 0.000         ;
; clk125_pll|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk                                                                                                                                  ; 0.115  ; 0.000         ;
; clk_lvds_i                                                                                                                                                                                               ; 0.125  ; 0.000         ;
; memrefclk_i                                                                                                                                                                                              ; 0.132  ; 0.000         ;
; clk125_pll|pll_0|altera_pll_i|general[2].gpll~PLL_OUTPUT_COUNTER|divclk                                                                                                                                  ; 0.142  ; 0.000         ;
; gclk0_148m50_i                                                                                                                                                                                           ; 0.193  ; 0.000         ;
; n/a                                                                                                                                                                                                      ; 13.649 ; 0.000         ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------+
; Fast 850mV 0C Model Recovery Summary                                                             ;
+-------------------------------------------------------------------------+--------+---------------+
; Clock                                                                   ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------+--------+---------------+
; clk125_pll|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; 2.417  ; 0.000         ;
; clk_lvds_i                                                              ; 5.991  ; 0.000         ;
; clk125_pll|pll_0|altera_pll_i|general[2].gpll~PLL_OUTPUT_COUNTER|divclk ; 7.625  ; 0.000         ;
; altera_reserved_tck                                                     ; 97.249 ; 0.000         ;
+-------------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------+
; Fast 850mV 0C Model Removal Summary                                                             ;
+-------------------------------------------------------------------------+-------+---------------+
; Clock                                                                   ; Slack ; End Point TNS ;
+-------------------------------------------------------------------------+-------+---------------+
; clk125_pll|pll_0|altera_pll_i|general[2].gpll~PLL_OUTPUT_COUNTER|divclk ; 0.186 ; 0.000         ;
; clk_lvds_i                                                              ; 0.202 ; 0.000         ;
; altera_reserved_tck                                                     ; 0.210 ; 0.000         ;
; clk125_pll|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; 0.326 ; 0.000         ;
+-------------------------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 850mV 0C Model Minimum Pulse Width Summary                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                                                                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; sdi_tx_phy|xcvr_native_avgz_0|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_plls.gen_tx_plls.tx_plls|pll[0].pll.atx_pll.tx_pll|clk010g                                                           ; 0.084  ; 0.000         ;
; clk125_pll|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]                                                                                                                                    ; 0.333  ; 0.000         ;
; sdi_tx_phy|xcvr_native_avgz_0|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[1] ; 0.905  ; 0.000         ;
; clk125_pll|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk                                                                                                                                  ; 0.935  ; 0.000         ;
; clk_lvds_i                                                                                                                                                                                               ; 3.097  ; 0.000         ;
; gclk0_148m50_i                                                                                                                                                                                           ; 3.100  ; 0.000         ;
; egress_refclk_0                                                                                                                                                                                          ; 3.367  ; 0.000         ;
; memrefclk_i                                                                                                                                                                                              ; 3.725  ; 0.000         ;
; clk125_pll|pll_0|altera_pll_i|general[2].gpll~PLL_OUTPUT_COUNTER|divclk                                                                                                                                  ; 3.740  ; 0.000         ;
; altera_reserved_tck                                                                                                                                                                                      ; 48.955 ; 0.000         ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+


---------------------------------------------
; Fast 850mV 0C Model Metastability Summary ;
---------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 73
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 4.895 ns




+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+--------+----------+---------+---------------------+
; Clock                                                                                                                                                                                                     ; Setup  ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+--------+----------+---------+---------------------+
; Worst-case Slack                                                                                                                                                                                          ; 0.506  ; 0.008  ; 1.679    ; 0.186   ; 0.084               ;
;  altera_reserved_tck                                                                                                                                                                                      ; 37.382 ; 0.008  ; 95.522   ; 0.210   ; 48.955              ;
;  clk125_pll|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]                                                                                                                                    ; N/A    ; N/A    ; N/A      ; N/A     ; 0.333               ;
;  clk125_pll|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk                                                                                                                                  ; 0.506  ; 0.113  ; 1.679    ; 0.326   ; 0.833               ;
;  clk125_pll|pll_0|altera_pll_i|general[2].gpll~PLL_OUTPUT_COUNTER|divclk                                                                                                                                  ; 6.848  ; 0.142  ; 7.142    ; 0.186   ; 3.448               ;
;  clk_lvds_i                                                                                                                                                                                               ; 4.008  ; 0.125  ; 4.918    ; 0.202   ; 2.864               ;
;  egress_refclk_0                                                                                                                                                                                          ; N/A    ; N/A    ; N/A      ; N/A     ; 3.367               ;
;  gclk0_148m50_i                                                                                                                                                                                           ; 5.814  ; 0.193  ; N/A      ; N/A     ; 2.874               ;
;  memrefclk_i                                                                                                                                                                                              ; 3.791  ; 0.132  ; N/A      ; N/A     ; 3.502               ;
;  n/a                                                                                                                                                                                                      ; 13.548 ; 13.649 ; N/A      ; N/A     ; N/A                 ;
;  sdi_tx_phy|xcvr_native_avgz_0|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[1] ; 0.547  ; 0.077  ; N/A      ; N/A     ; 0.844               ;
;  sdi_tx_phy|xcvr_native_avgz_0|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_plls.gen_tx_plls.tx_plls|pll[0].pll.atx_pll.tx_pll|clk010g                                                           ; N/A    ; N/A    ; N/A      ; N/A     ; 0.084               ;
; Design-wide TNS                                                                                                                                                                                           ; 0.0    ; 0.0    ; 0.0      ; 0.0     ; 0.0                 ;
;  altera_reserved_tck                                                                                                                                                                                      ; 0.000  ; 0.000  ; 0.000    ; 0.000   ; 0.000               ;
;  clk125_pll|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]                                                                                                                                    ; N/A    ; N/A    ; N/A      ; N/A     ; 0.000               ;
;  clk125_pll|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk                                                                                                                                  ; 0.000  ; 0.000  ; 0.000    ; 0.000   ; 0.000               ;
;  clk125_pll|pll_0|altera_pll_i|general[2].gpll~PLL_OUTPUT_COUNTER|divclk                                                                                                                                  ; 0.000  ; 0.000  ; 0.000    ; 0.000   ; 0.000               ;
;  clk_lvds_i                                                                                                                                                                                               ; 0.000  ; 0.000  ; 0.000    ; 0.000   ; 0.000               ;
;  egress_refclk_0                                                                                                                                                                                          ; N/A    ; N/A    ; N/A      ; N/A     ; 0.000               ;
;  gclk0_148m50_i                                                                                                                                                                                           ; 0.000  ; 0.000  ; N/A      ; N/A     ; 0.000               ;
;  memrefclk_i                                                                                                                                                                                              ; 0.000  ; 0.000  ; N/A      ; N/A     ; 0.000               ;
;  n/a                                                                                                                                                                                                      ; 0.000  ; 0.000  ; N/A      ; N/A     ; N/A                 ;
;  sdi_tx_phy|xcvr_native_avgz_0|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[1] ; 0.000  ; 0.000  ; N/A      ; N/A     ; 0.000               ;
;  sdi_tx_phy|xcvr_native_avgz_0|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_plls.gen_tx_plls.tx_plls|pll[0].pll.atx_pll.tx_pll|clk010g                                                           ; N/A    ; N/A    ; N/A      ; N/A     ; 0.000               ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+--------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; dpaclk_sel_o        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vcxo_up_o[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vcxo_up_o[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vcxo_up_o[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vcxo_up_o[3]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vcxo_up_o[4]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vcxo_up_o[5]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vcxo_up_o[6]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vcxo_up_o[7]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vcxo_up_o[8]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vcxo_up_o[9]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vcxo_up_o[10]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vcxo_up_o[11]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vcxo_dn_o[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vcxo_dn_o[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vcxo_dn_o[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vcxo_dn_o[3]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vcxo_dn_o[4]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vcxo_dn_o[5]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vcxo_dn_o[6]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vcxo_dn_o[7]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vcxo_dn_o[8]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vcxo_dn_o[9]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vcxo_dn_o[10]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vcxo_dn_o[11]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vcxo_fs_o[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vcxo_fs_o[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vcxo_fs_o[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vcxo_fs_o[3]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vcxo_fs_o[4]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vcxo_fs_o[5]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vcxo_fs_o[6]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vcxo_fs_o[7]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vcxo_fs_o[8]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vcxo_fs_o[9]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vcxo_fs_o[10]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vcxo_fs_o[11]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; eq_cs_n_o[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; eq_cs_n_o[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; eq_cs_n_o[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; eq_cs_n_o[3]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; eq_cs_n_o[4]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; eq_cs_n_o[5]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; eq_sclk_o           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; eq_din_o            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; cd_slew_o[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; cd_slew_o[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; cd_slew_o[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; cd_slew_o[3]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; cd_slew_o[4]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; cd_slew_o[5]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; cd_mute_sclk_o[0]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; cd_mute_sclk_o[1]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; cd_mute_sclk_o[2]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; cd_mute_sclk_o[3]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; cd_mute_sclk_o[4]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; cd_mute_sclk_o[5]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; cd_cs_n_o[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; cd_cs_n_o[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; cd_cs_n_o[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; cd_cs_n_o[3]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; cd_cs_n_o[4]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; cd_cs_n_o[5]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; cd_din_o            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sig_pres_o[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sig_pres_o[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sig_pres_o[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sig_pres_o[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sig_pres_o[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sig_pres_o[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rx_lock_o[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rx_lock_o[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rx_lock_o[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rx_lock_o[3]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rx_lock_o[4]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rx_lock_o[5]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; altera_reserved_tdo ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+--------------------------------------------------------------------------+
; Input Transition Times                                                   ;
+-----------------------+--------------+-----------------+-----------------+
; Pin                   ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-----------------------+--------------+-----------------+-----------------+
; gclk1_148m50_i        ; LVDS         ; 2000 ps         ; 2000 ps         ;
; clkmux_in_i           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; memrefclk_i           ; LVDS         ; 2000 ps         ; 2000 ps         ;
; egress_refclk_i       ; LVDS         ; 2000 ps         ; 2000 ps         ;
; gblrst_n_i            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk_lvds_i            ; LVDS         ; 2000 ps         ; 2000 ps         ;
; gclk0_148m50_i        ; LVDS         ; 2000 ps         ; 2000 ps         ;
; triga_i[1]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; triga_i[0]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tms   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tck   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tdi   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_ntrst ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; gclk1_148m50_i(n)     ; LVDS         ; 2000 ps         ; 2000 ps         ;
; memrefclk_i(n)        ; LVDS         ; 2000 ps         ; 2000 ps         ;
; egress_refclk_i(n)    ; LVDS         ; 2000 ps         ; 2000 ps         ;
; clk_lvds_i(n)         ; LVDS         ; 2000 ps         ; 2000 ps         ;
; gclk0_148m50_i(n)     ; LVDS         ; 2000 ps         ; 2000 ps         ;
+-----------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 900mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; dpaclk_sel_o        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.4e-08 V                    ; 2.35 V              ; -0.0166 V           ; 0.24 V                               ; 0.076 V                              ; 4.03e-10 s                  ; 4.27e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 9.4e-08 V                   ; 2.35 V             ; -0.0166 V          ; 0.24 V                              ; 0.076 V                             ; 4.03e-10 s                 ; 4.27e-10 s                 ; No                        ; Yes                       ;
; vcxo_up_o[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.42e-08 V                   ; 2.36 V              ; -0.0232 V           ; 0.206 V                              ; 0.161 V                              ; 3.88e-10 s                  ; 3.79e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 9.42e-08 V                  ; 2.36 V             ; -0.0232 V          ; 0.206 V                             ; 0.161 V                             ; 3.88e-10 s                 ; 3.79e-10 s                 ; No                        ; Yes                       ;
; vcxo_up_o[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.4e-08 V                    ; 2.35 V              ; -0.0166 V           ; 0.24 V                               ; 0.076 V                              ; 4.03e-10 s                  ; 4.27e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 9.4e-08 V                   ; 2.35 V             ; -0.0166 V          ; 0.24 V                              ; 0.076 V                             ; 4.03e-10 s                 ; 4.27e-10 s                 ; No                        ; Yes                       ;
; vcxo_up_o[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.42e-08 V                   ; 2.36 V              ; -0.0229 V           ; 0.206 V                              ; 0.161 V                              ; 3.88e-10 s                  ; 3.8e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 9.42e-08 V                  ; 2.36 V             ; -0.0229 V          ; 0.206 V                             ; 0.161 V                             ; 3.88e-10 s                 ; 3.8e-10 s                  ; No                        ; Yes                       ;
; vcxo_up_o[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.4e-08 V                    ; 2.35 V              ; -0.0166 V           ; 0.24 V                               ; 0.076 V                              ; 4.03e-10 s                  ; 4.27e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 9.4e-08 V                   ; 2.35 V             ; -0.0166 V          ; 0.24 V                              ; 0.076 V                             ; 4.03e-10 s                 ; 4.27e-10 s                 ; No                        ; Yes                       ;
; vcxo_up_o[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.5e-08 V                    ; 2.34 V              ; -0.00885 V          ; 0.24 V                               ; 0.078 V                              ; 4.11e-10 s                  ; 4.32e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 9.5e-08 V                   ; 2.34 V             ; -0.00885 V         ; 0.24 V                              ; 0.078 V                             ; 4.11e-10 s                 ; 4.32e-10 s                 ; No                        ; Yes                       ;
; vcxo_up_o[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.42e-08 V                   ; 2.36 V              ; -0.0229 V           ; 0.206 V                              ; 0.161 V                              ; 3.88e-10 s                  ; 3.8e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 9.42e-08 V                  ; 2.36 V             ; -0.0229 V          ; 0.206 V                             ; 0.161 V                             ; 3.88e-10 s                 ; 3.8e-10 s                  ; No                        ; Yes                       ;
; vcxo_up_o[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.42e-08 V                   ; 2.36 V              ; -0.0229 V           ; 0.206 V                              ; 0.161 V                              ; 3.88e-10 s                  ; 3.8e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 9.42e-08 V                  ; 2.36 V             ; -0.0229 V          ; 0.206 V                             ; 0.161 V                             ; 3.88e-10 s                 ; 3.8e-10 s                  ; No                        ; Yes                       ;
; vcxo_up_o[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.4e-08 V                    ; 2.35 V              ; -0.0166 V           ; 0.24 V                               ; 0.076 V                              ; 4.03e-10 s                  ; 4.27e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 9.4e-08 V                   ; 2.35 V             ; -0.0166 V          ; 0.24 V                              ; 0.076 V                             ; 4.03e-10 s                 ; 4.27e-10 s                 ; No                        ; Yes                       ;
; vcxo_up_o[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.42e-08 V                   ; 2.36 V              ; -0.0229 V           ; 0.206 V                              ; 0.161 V                              ; 3.88e-10 s                  ; 3.8e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 9.42e-08 V                  ; 2.36 V             ; -0.0229 V          ; 0.206 V                             ; 0.161 V                             ; 3.88e-10 s                 ; 3.8e-10 s                  ; No                        ; Yes                       ;
; vcxo_up_o[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.4e-08 V                    ; 2.35 V              ; -0.0166 V           ; 0.24 V                               ; 0.076 V                              ; 4.03e-10 s                  ; 4.27e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 9.4e-08 V                   ; 2.35 V             ; -0.0166 V          ; 0.24 V                              ; 0.076 V                             ; 4.03e-10 s                 ; 4.27e-10 s                 ; No                        ; Yes                       ;
; vcxo_up_o[10]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.4e-08 V                    ; 2.35 V              ; -0.0166 V           ; 0.24 V                               ; 0.076 V                              ; 4.03e-10 s                  ; 4.27e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 9.4e-08 V                   ; 2.35 V             ; -0.0166 V          ; 0.24 V                              ; 0.076 V                             ; 4.03e-10 s                 ; 4.27e-10 s                 ; No                        ; Yes                       ;
; vcxo_up_o[11]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.42e-08 V                   ; 2.36 V              ; -0.0229 V           ; 0.206 V                              ; 0.161 V                              ; 3.88e-10 s                  ; 3.8e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 9.42e-08 V                  ; 2.36 V             ; -0.0229 V          ; 0.206 V                             ; 0.161 V                             ; 3.88e-10 s                 ; 3.8e-10 s                  ; No                        ; Yes                       ;
; vcxo_dn_o[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.42e-08 V                   ; 2.36 V              ; -0.0229 V           ; 0.206 V                              ; 0.161 V                              ; 3.88e-10 s                  ; 3.8e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 9.42e-08 V                  ; 2.36 V             ; -0.0229 V          ; 0.206 V                             ; 0.161 V                             ; 3.88e-10 s                 ; 3.8e-10 s                  ; No                        ; Yes                       ;
; vcxo_dn_o[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.5e-08 V                    ; 2.34 V              ; -0.00885 V          ; 0.24 V                               ; 0.078 V                              ; 4.11e-10 s                  ; 4.32e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 9.5e-08 V                   ; 2.34 V             ; -0.00885 V         ; 0.24 V                              ; 0.078 V                             ; 4.11e-10 s                 ; 4.32e-10 s                 ; No                        ; Yes                       ;
; vcxo_dn_o[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.5e-08 V                    ; 2.34 V              ; -0.00885 V          ; 0.24 V                               ; 0.078 V                              ; 4.11e-10 s                  ; 4.32e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 9.5e-08 V                   ; 2.34 V             ; -0.00885 V         ; 0.24 V                              ; 0.078 V                             ; 4.11e-10 s                 ; 4.32e-10 s                 ; No                        ; Yes                       ;
; vcxo_dn_o[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.5e-08 V                    ; 2.34 V              ; -0.00885 V          ; 0.24 V                               ; 0.078 V                              ; 4.11e-10 s                  ; 4.32e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 9.5e-08 V                   ; 2.34 V             ; -0.00885 V         ; 0.24 V                              ; 0.078 V                             ; 4.11e-10 s                 ; 4.32e-10 s                 ; No                        ; Yes                       ;
; vcxo_dn_o[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.4e-08 V                    ; 2.35 V              ; -0.0166 V           ; 0.24 V                               ; 0.076 V                              ; 4.03e-10 s                  ; 4.27e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 9.4e-08 V                   ; 2.35 V             ; -0.0166 V          ; 0.24 V                              ; 0.076 V                             ; 4.03e-10 s                 ; 4.27e-10 s                 ; No                        ; Yes                       ;
; vcxo_dn_o[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.42e-08 V                   ; 2.36 V              ; -0.0232 V           ; 0.206 V                              ; 0.161 V                              ; 3.88e-10 s                  ; 3.79e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 9.42e-08 V                  ; 2.36 V             ; -0.0232 V          ; 0.206 V                             ; 0.161 V                             ; 3.88e-10 s                 ; 3.79e-10 s                 ; No                        ; Yes                       ;
; vcxo_dn_o[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.42e-08 V                   ; 2.36 V              ; -0.0232 V           ; 0.206 V                              ; 0.161 V                              ; 3.88e-10 s                  ; 3.79e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 9.42e-08 V                  ; 2.36 V             ; -0.0232 V          ; 0.206 V                             ; 0.161 V                             ; 3.88e-10 s                 ; 3.79e-10 s                 ; No                        ; Yes                       ;
; vcxo_dn_o[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.42e-08 V                   ; 2.36 V              ; -0.0232 V           ; 0.206 V                              ; 0.161 V                              ; 3.88e-10 s                  ; 3.79e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 9.42e-08 V                  ; 2.36 V             ; -0.0232 V          ; 0.206 V                             ; 0.161 V                             ; 3.88e-10 s                 ; 3.79e-10 s                 ; No                        ; Yes                       ;
; vcxo_dn_o[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.42e-08 V                   ; 2.36 V              ; -0.0232 V           ; 0.206 V                              ; 0.161 V                              ; 3.88e-10 s                  ; 3.79e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 9.42e-08 V                  ; 2.36 V             ; -0.0232 V          ; 0.206 V                             ; 0.161 V                             ; 3.88e-10 s                 ; 3.79e-10 s                 ; No                        ; Yes                       ;
; vcxo_dn_o[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.4e-08 V                    ; 2.35 V              ; -0.0166 V           ; 0.24 V                               ; 0.076 V                              ; 4.03e-10 s                  ; 4.27e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 9.4e-08 V                   ; 2.35 V             ; -0.0166 V          ; 0.24 V                              ; 0.076 V                             ; 4.03e-10 s                 ; 4.27e-10 s                 ; No                        ; Yes                       ;
; vcxo_dn_o[10]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.5e-08 V                    ; 2.34 V              ; -0.00885 V          ; 0.24 V                               ; 0.078 V                              ; 4.11e-10 s                  ; 4.32e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 9.5e-08 V                   ; 2.34 V             ; -0.00885 V         ; 0.24 V                              ; 0.078 V                             ; 4.11e-10 s                 ; 4.32e-10 s                 ; No                        ; Yes                       ;
; vcxo_dn_o[11]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.42e-08 V                   ; 2.36 V              ; -0.0229 V           ; 0.206 V                              ; 0.161 V                              ; 3.88e-10 s                  ; 3.8e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 9.42e-08 V                  ; 2.36 V             ; -0.0229 V          ; 0.206 V                             ; 0.161 V                             ; 3.88e-10 s                 ; 3.8e-10 s                  ; No                        ; Yes                       ;
; vcxo_fs_o[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.42e-08 V                   ; 2.36 V              ; -0.0229 V           ; 0.206 V                              ; 0.161 V                              ; 3.88e-10 s                  ; 3.8e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 9.42e-08 V                  ; 2.36 V             ; -0.0229 V          ; 0.206 V                             ; 0.161 V                             ; 3.88e-10 s                 ; 3.8e-10 s                  ; No                        ; Yes                       ;
; vcxo_fs_o[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.42e-08 V                   ; 2.36 V              ; -0.0232 V           ; 0.206 V                              ; 0.161 V                              ; 3.88e-10 s                  ; 3.79e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 9.42e-08 V                  ; 2.36 V             ; -0.0232 V          ; 0.206 V                             ; 0.161 V                             ; 3.88e-10 s                 ; 3.79e-10 s                 ; No                        ; Yes                       ;
; vcxo_fs_o[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.42e-08 V                   ; 2.36 V              ; -0.0232 V           ; 0.206 V                              ; 0.161 V                              ; 3.88e-10 s                  ; 3.79e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 9.42e-08 V                  ; 2.36 V             ; -0.0232 V          ; 0.206 V                             ; 0.161 V                             ; 3.88e-10 s                 ; 3.79e-10 s                 ; No                        ; Yes                       ;
; vcxo_fs_o[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.42e-08 V                   ; 2.36 V              ; -0.0232 V           ; 0.206 V                              ; 0.161 V                              ; 3.88e-10 s                  ; 3.79e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 9.42e-08 V                  ; 2.36 V             ; -0.0232 V          ; 0.206 V                             ; 0.161 V                             ; 3.88e-10 s                 ; 3.79e-10 s                 ; No                        ; Yes                       ;
; vcxo_fs_o[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.42e-08 V                   ; 2.36 V              ; -0.0232 V           ; 0.206 V                              ; 0.161 V                              ; 3.88e-10 s                  ; 3.79e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 9.42e-08 V                  ; 2.36 V             ; -0.0232 V          ; 0.206 V                             ; 0.161 V                             ; 3.88e-10 s                 ; 3.79e-10 s                 ; No                        ; Yes                       ;
; vcxo_fs_o[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.42e-08 V                   ; 2.36 V              ; -0.0232 V           ; 0.206 V                              ; 0.161 V                              ; 3.88e-10 s                  ; 3.79e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 9.42e-08 V                  ; 2.36 V             ; -0.0232 V          ; 0.206 V                             ; 0.161 V                             ; 3.88e-10 s                 ; 3.79e-10 s                 ; No                        ; Yes                       ;
; vcxo_fs_o[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.5e-08 V                    ; 2.34 V              ; -0.00885 V          ; 0.24 V                               ; 0.078 V                              ; 4.11e-10 s                  ; 4.32e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 9.5e-08 V                   ; 2.34 V             ; -0.00885 V         ; 0.24 V                              ; 0.078 V                             ; 4.11e-10 s                 ; 4.32e-10 s                 ; No                        ; Yes                       ;
; vcxo_fs_o[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.5e-08 V                    ; 2.34 V              ; -0.00885 V          ; 0.24 V                               ; 0.078 V                              ; 4.11e-10 s                  ; 4.32e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 9.5e-08 V                   ; 2.34 V             ; -0.00885 V         ; 0.24 V                              ; 0.078 V                             ; 4.11e-10 s                 ; 4.32e-10 s                 ; No                        ; Yes                       ;
; vcxo_fs_o[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.5e-08 V                    ; 2.34 V              ; -0.00885 V          ; 0.24 V                               ; 0.078 V                              ; 4.11e-10 s                  ; 4.32e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 9.5e-08 V                   ; 2.34 V             ; -0.00885 V         ; 0.24 V                              ; 0.078 V                             ; 4.11e-10 s                 ; 4.32e-10 s                 ; No                        ; Yes                       ;
; vcxo_fs_o[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.5e-08 V                    ; 2.34 V              ; -0.00885 V          ; 0.24 V                               ; 0.078 V                              ; 4.11e-10 s                  ; 4.32e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 9.5e-08 V                   ; 2.34 V             ; -0.00885 V         ; 0.24 V                              ; 0.078 V                             ; 4.11e-10 s                 ; 4.32e-10 s                 ; No                        ; Yes                       ;
; vcxo_fs_o[10]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.42e-08 V                   ; 2.36 V              ; -0.0229 V           ; 0.206 V                              ; 0.161 V                              ; 3.88e-10 s                  ; 3.8e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 9.42e-08 V                  ; 2.36 V             ; -0.0229 V          ; 0.206 V                             ; 0.161 V                             ; 3.88e-10 s                 ; 3.8e-10 s                  ; No                        ; Yes                       ;
; vcxo_fs_o[11]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.42e-08 V                   ; 2.36 V              ; -0.0232 V           ; 0.206 V                              ; 0.161 V                              ; 3.88e-10 s                  ; 3.79e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 9.42e-08 V                  ; 2.36 V             ; -0.0232 V          ; 0.206 V                             ; 0.161 V                             ; 3.88e-10 s                 ; 3.79e-10 s                 ; No                        ; Yes                       ;
; eq_cs_n_o[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.42e-08 V                   ; 2.36 V              ; -0.0229 V           ; 0.206 V                              ; 0.161 V                              ; 3.88e-10 s                  ; 3.8e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 9.42e-08 V                  ; 2.36 V             ; -0.0229 V          ; 0.206 V                             ; 0.161 V                             ; 3.88e-10 s                 ; 3.8e-10 s                  ; No                        ; Yes                       ;
; eq_cs_n_o[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.4e-08 V                    ; 2.35 V              ; -0.0166 V           ; 0.24 V                               ; 0.076 V                              ; 4.03e-10 s                  ; 4.27e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 9.4e-08 V                   ; 2.35 V             ; -0.0166 V          ; 0.24 V                              ; 0.076 V                             ; 4.03e-10 s                 ; 4.27e-10 s                 ; No                        ; Yes                       ;
; eq_cs_n_o[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.5e-08 V                    ; 2.34 V              ; -0.00885 V          ; 0.24 V                               ; 0.078 V                              ; 4.11e-10 s                  ; 4.32e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 9.5e-08 V                   ; 2.34 V             ; -0.00885 V         ; 0.24 V                              ; 0.078 V                             ; 4.11e-10 s                 ; 4.32e-10 s                 ; No                        ; Yes                       ;
; eq_cs_n_o[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.5e-08 V                    ; 2.34 V              ; -0.00885 V          ; 0.24 V                               ; 0.078 V                              ; 4.11e-10 s                  ; 4.32e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 9.5e-08 V                   ; 2.34 V             ; -0.00885 V         ; 0.24 V                              ; 0.078 V                             ; 4.11e-10 s                 ; 4.32e-10 s                 ; No                        ; Yes                       ;
; eq_cs_n_o[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.42e-08 V                   ; 2.36 V              ; -0.0232 V           ; 0.206 V                              ; 0.161 V                              ; 3.88e-10 s                  ; 3.79e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 9.42e-08 V                  ; 2.36 V             ; -0.0232 V          ; 0.206 V                             ; 0.161 V                             ; 3.88e-10 s                 ; 3.79e-10 s                 ; No                        ; Yes                       ;
; eq_cs_n_o[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.4e-08 V                    ; 2.35 V              ; -0.0166 V           ; 0.24 V                               ; 0.076 V                              ; 4.03e-10 s                  ; 4.27e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 9.4e-08 V                   ; 2.35 V             ; -0.0166 V          ; 0.24 V                              ; 0.076 V                             ; 4.03e-10 s                 ; 4.27e-10 s                 ; No                        ; Yes                       ;
; eq_sclk_o           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.42e-08 V                   ; 2.36 V              ; -0.0229 V           ; 0.206 V                              ; 0.161 V                              ; 3.88e-10 s                  ; 3.8e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 9.42e-08 V                  ; 2.36 V             ; -0.0229 V          ; 0.206 V                             ; 0.161 V                             ; 3.88e-10 s                 ; 3.8e-10 s                  ; No                        ; Yes                       ;
; eq_din_o            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.42e-08 V                   ; 2.36 V              ; -0.0232 V           ; 0.206 V                              ; 0.161 V                              ; 3.88e-10 s                  ; 3.79e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 9.42e-08 V                  ; 2.36 V             ; -0.0232 V          ; 0.206 V                             ; 0.161 V                             ; 3.88e-10 s                 ; 3.79e-10 s                 ; No                        ; Yes                       ;
; cd_slew_o[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.4e-08 V                    ; 2.35 V              ; -0.0166 V           ; 0.24 V                               ; 0.076 V                              ; 4.03e-10 s                  ; 4.27e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 9.4e-08 V                   ; 2.35 V             ; -0.0166 V          ; 0.24 V                              ; 0.076 V                             ; 4.03e-10 s                 ; 4.27e-10 s                 ; No                        ; Yes                       ;
; cd_slew_o[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.42e-08 V                   ; 2.36 V              ; -0.0232 V           ; 0.206 V                              ; 0.161 V                              ; 3.88e-10 s                  ; 3.79e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 9.42e-08 V                  ; 2.36 V             ; -0.0232 V          ; 0.206 V                             ; 0.161 V                             ; 3.88e-10 s                 ; 3.79e-10 s                 ; No                        ; Yes                       ;
; cd_slew_o[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.42e-08 V                   ; 2.36 V              ; -0.0232 V           ; 0.206 V                              ; 0.161 V                              ; 3.88e-10 s                  ; 3.79e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 9.42e-08 V                  ; 2.36 V             ; -0.0232 V          ; 0.206 V                             ; 0.161 V                             ; 3.88e-10 s                 ; 3.79e-10 s                 ; No                        ; Yes                       ;
; cd_slew_o[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.4e-08 V                    ; 2.35 V              ; -0.0166 V           ; 0.24 V                               ; 0.076 V                              ; 4.03e-10 s                  ; 4.27e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 9.4e-08 V                   ; 2.35 V             ; -0.0166 V          ; 0.24 V                              ; 0.076 V                             ; 4.03e-10 s                 ; 4.27e-10 s                 ; No                        ; Yes                       ;
; cd_slew_o[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.42e-08 V                   ; 2.36 V              ; -0.0229 V           ; 0.206 V                              ; 0.161 V                              ; 3.88e-10 s                  ; 3.8e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 9.42e-08 V                  ; 2.36 V             ; -0.0229 V          ; 0.206 V                             ; 0.161 V                             ; 3.88e-10 s                 ; 3.8e-10 s                  ; No                        ; Yes                       ;
; cd_slew_o[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.5e-08 V                    ; 2.34 V              ; -0.00885 V          ; 0.24 V                               ; 0.078 V                              ; 4.11e-10 s                  ; 4.32e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 9.5e-08 V                   ; 2.34 V             ; -0.00885 V         ; 0.24 V                              ; 0.078 V                             ; 4.11e-10 s                 ; 4.32e-10 s                 ; No                        ; Yes                       ;
; cd_mute_sclk_o[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.42e-08 V                   ; 2.36 V              ; -0.0229 V           ; 0.206 V                              ; 0.161 V                              ; 3.88e-10 s                  ; 3.8e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 9.42e-08 V                  ; 2.36 V             ; -0.0229 V          ; 0.206 V                             ; 0.161 V                             ; 3.88e-10 s                 ; 3.8e-10 s                  ; No                        ; Yes                       ;
; cd_mute_sclk_o[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.42e-08 V                   ; 2.36 V              ; -0.0229 V           ; 0.206 V                              ; 0.161 V                              ; 3.88e-10 s                  ; 3.8e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 9.42e-08 V                  ; 2.36 V             ; -0.0229 V          ; 0.206 V                             ; 0.161 V                             ; 3.88e-10 s                 ; 3.8e-10 s                  ; No                        ; Yes                       ;
; cd_mute_sclk_o[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.42e-08 V                   ; 2.36 V              ; -0.0229 V           ; 0.206 V                              ; 0.161 V                              ; 3.88e-10 s                  ; 3.8e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 9.42e-08 V                  ; 2.36 V             ; -0.0229 V          ; 0.206 V                             ; 0.161 V                             ; 3.88e-10 s                 ; 3.8e-10 s                  ; No                        ; Yes                       ;
; cd_mute_sclk_o[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.5e-08 V                    ; 2.34 V              ; -0.00885 V          ; 0.24 V                               ; 0.078 V                              ; 4.11e-10 s                  ; 4.32e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 9.5e-08 V                   ; 2.34 V             ; -0.00885 V         ; 0.24 V                              ; 0.078 V                             ; 4.11e-10 s                 ; 4.32e-10 s                 ; No                        ; Yes                       ;
; cd_mute_sclk_o[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.4e-08 V                    ; 2.35 V              ; -0.0166 V           ; 0.24 V                               ; 0.076 V                              ; 4.03e-10 s                  ; 4.27e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 9.4e-08 V                   ; 2.35 V             ; -0.0166 V          ; 0.24 V                              ; 0.076 V                             ; 4.03e-10 s                 ; 4.27e-10 s                 ; No                        ; Yes                       ;
; cd_mute_sclk_o[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.4e-08 V                    ; 2.35 V              ; -0.0166 V           ; 0.24 V                               ; 0.076 V                              ; 4.03e-10 s                  ; 4.27e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 9.4e-08 V                   ; 2.35 V             ; -0.0166 V          ; 0.24 V                              ; 0.076 V                             ; 4.03e-10 s                 ; 4.27e-10 s                 ; No                        ; Yes                       ;
; cd_cs_n_o[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.5e-08 V                    ; 2.34 V              ; -0.00885 V          ; 0.24 V                               ; 0.078 V                              ; 4.11e-10 s                  ; 4.32e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 9.5e-08 V                   ; 2.34 V             ; -0.00885 V         ; 0.24 V                              ; 0.078 V                             ; 4.11e-10 s                 ; 4.32e-10 s                 ; No                        ; Yes                       ;
; cd_cs_n_o[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.4e-08 V                    ; 2.35 V              ; -0.0166 V           ; 0.24 V                               ; 0.076 V                              ; 4.03e-10 s                  ; 4.27e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 9.4e-08 V                   ; 2.35 V             ; -0.0166 V          ; 0.24 V                              ; 0.076 V                             ; 4.03e-10 s                 ; 4.27e-10 s                 ; No                        ; Yes                       ;
; cd_cs_n_o[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.5e-08 V                    ; 2.34 V              ; -0.00885 V          ; 0.24 V                               ; 0.078 V                              ; 4.11e-10 s                  ; 4.32e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 9.5e-08 V                   ; 2.34 V             ; -0.00885 V         ; 0.24 V                              ; 0.078 V                             ; 4.11e-10 s                 ; 4.32e-10 s                 ; No                        ; Yes                       ;
; cd_cs_n_o[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.5e-08 V                    ; 2.34 V              ; -0.00885 V          ; 0.24 V                               ; 0.078 V                              ; 4.11e-10 s                  ; 4.32e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 9.5e-08 V                   ; 2.34 V             ; -0.00885 V         ; 0.24 V                              ; 0.078 V                             ; 4.11e-10 s                 ; 4.32e-10 s                 ; No                        ; Yes                       ;
; cd_cs_n_o[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.42e-08 V                   ; 2.36 V              ; -0.0232 V           ; 0.206 V                              ; 0.161 V                              ; 3.88e-10 s                  ; 3.79e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 9.42e-08 V                  ; 2.36 V             ; -0.0232 V          ; 0.206 V                             ; 0.161 V                             ; 3.88e-10 s                 ; 3.79e-10 s                 ; No                        ; Yes                       ;
; cd_cs_n_o[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.42e-08 V                   ; 2.36 V              ; -0.0232 V           ; 0.206 V                              ; 0.161 V                              ; 3.88e-10 s                  ; 3.79e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 9.42e-08 V                  ; 2.36 V             ; -0.0232 V          ; 0.206 V                             ; 0.161 V                             ; 3.88e-10 s                 ; 3.79e-10 s                 ; No                        ; Yes                       ;
; cd_din_o            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.5e-08 V                    ; 2.34 V              ; -0.00885 V          ; 0.24 V                               ; 0.078 V                              ; 4.11e-10 s                  ; 4.32e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 9.5e-08 V                   ; 2.34 V             ; -0.00885 V         ; 0.24 V                              ; 0.078 V                             ; 4.11e-10 s                 ; 4.32e-10 s                 ; No                        ; Yes                       ;
; sig_pres_o[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.42e-08 V                   ; 2.36 V              ; -0.0232 V           ; 0.206 V                              ; 0.161 V                              ; 3.88e-10 s                  ; 3.79e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 9.42e-08 V                  ; 2.36 V             ; -0.0232 V          ; 0.206 V                             ; 0.161 V                             ; 3.88e-10 s                 ; 3.79e-10 s                 ; No                        ; Yes                       ;
; sig_pres_o[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.42e-08 V                   ; 2.36 V              ; -0.0229 V           ; 0.206 V                              ; 0.161 V                              ; 3.88e-10 s                  ; 3.8e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 9.42e-08 V                  ; 2.36 V             ; -0.0229 V          ; 0.206 V                             ; 0.161 V                             ; 3.88e-10 s                 ; 3.8e-10 s                  ; No                        ; Yes                       ;
; sig_pres_o[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.5e-08 V                    ; 2.34 V              ; -0.00885 V          ; 0.24 V                               ; 0.078 V                              ; 4.11e-10 s                  ; 4.32e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 9.5e-08 V                   ; 2.34 V             ; -0.00885 V         ; 0.24 V                              ; 0.078 V                             ; 4.11e-10 s                 ; 4.32e-10 s                 ; No                        ; Yes                       ;
; sig_pres_o[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.42e-08 V                   ; 2.36 V              ; -0.0229 V           ; 0.206 V                              ; 0.161 V                              ; 3.88e-10 s                  ; 3.8e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 9.42e-08 V                  ; 2.36 V             ; -0.0229 V          ; 0.206 V                             ; 0.161 V                             ; 3.88e-10 s                 ; 3.8e-10 s                  ; No                        ; Yes                       ;
; sig_pres_o[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.42e-08 V                   ; 2.36 V              ; -0.0229 V           ; 0.206 V                              ; 0.161 V                              ; 3.88e-10 s                  ; 3.8e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 9.42e-08 V                  ; 2.36 V             ; -0.0229 V          ; 0.206 V                             ; 0.161 V                             ; 3.88e-10 s                 ; 3.8e-10 s                  ; No                        ; Yes                       ;
; sig_pres_o[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.4e-08 V                    ; 2.35 V              ; -0.0166 V           ; 0.24 V                               ; 0.076 V                              ; 4.03e-10 s                  ; 4.27e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 9.4e-08 V                   ; 2.35 V             ; -0.0166 V          ; 0.24 V                              ; 0.076 V                             ; 4.03e-10 s                 ; 4.27e-10 s                 ; No                        ; Yes                       ;
; rx_lock_o[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.5e-08 V                    ; 2.34 V              ; -0.00885 V          ; 0.24 V                               ; 0.078 V                              ; 4.11e-10 s                  ; 4.32e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 9.5e-08 V                   ; 2.34 V             ; -0.00885 V         ; 0.24 V                              ; 0.078 V                             ; 4.11e-10 s                 ; 4.32e-10 s                 ; No                        ; Yes                       ;
; rx_lock_o[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.4e-08 V                    ; 2.35 V              ; -0.0166 V           ; 0.24 V                               ; 0.076 V                              ; 4.03e-10 s                  ; 4.27e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 9.4e-08 V                   ; 2.35 V             ; -0.0166 V          ; 0.24 V                              ; 0.076 V                             ; 4.03e-10 s                 ; 4.27e-10 s                 ; No                        ; Yes                       ;
; rx_lock_o[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.42e-08 V                   ; 2.36 V              ; -0.0232 V           ; 0.206 V                              ; 0.161 V                              ; 3.88e-10 s                  ; 3.79e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 9.42e-08 V                  ; 2.36 V             ; -0.0232 V          ; 0.206 V                             ; 0.161 V                             ; 3.88e-10 s                 ; 3.79e-10 s                 ; No                        ; Yes                       ;
; rx_lock_o[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.4e-08 V                    ; 2.35 V              ; -0.0166 V           ; 0.24 V                               ; 0.076 V                              ; 4.03e-10 s                  ; 4.27e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 9.4e-08 V                   ; 2.35 V             ; -0.0166 V          ; 0.24 V                              ; 0.076 V                             ; 4.03e-10 s                 ; 4.27e-10 s                 ; No                        ; Yes                       ;
; rx_lock_o[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.42e-08 V                   ; 2.36 V              ; -0.0229 V           ; 0.206 V                              ; 0.161 V                              ; 3.88e-10 s                  ; 3.8e-10 s                   ; No                         ; Yes                        ; 2.32 V                      ; 9.42e-08 V                  ; 2.36 V             ; -0.0229 V          ; 0.206 V                             ; 0.161 V                             ; 3.88e-10 s                 ; 3.8e-10 s                  ; No                        ; Yes                       ;
; rx_lock_o[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.5e-08 V                    ; 2.34 V              ; -0.00885 V          ; 0.24 V                               ; 0.078 V                              ; 4.11e-10 s                  ; 4.32e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 9.5e-08 V                   ; 2.34 V             ; -0.00885 V         ; 0.24 V                              ; 0.078 V                             ; 4.11e-10 s                 ; 4.32e-10 s                 ; No                        ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.88e-08 V                   ; 2.4 V               ; -0.021 V            ; 0.279 V                              ; 0.073 V                              ; 1.7e-10 s                   ; 3.31e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 6.88e-08 V                  ; 2.4 V              ; -0.021 V           ; 0.279 V                             ; 0.073 V                             ; 1.7e-10 s                  ; 3.31e-10 s                 ; No                        ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 900mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; dpaclk_sel_o        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.77e-05 V                   ; 2.34 V              ; -0.0131 V           ; 0.191 V                              ; 0.082 V                              ; 5.09e-10 s                  ; 5.02e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.77e-05 V                  ; 2.34 V             ; -0.0131 V          ; 0.191 V                             ; 0.082 V                             ; 5.09e-10 s                 ; 5.02e-10 s                 ; No                        ; Yes                       ;
; vcxo_up_o[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.77e-05 V                   ; 2.35 V              ; -0.0176 V           ; 0.162 V                              ; 0.138 V                              ; 4.92e-10 s                  ; 4.75e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.77e-05 V                  ; 2.35 V             ; -0.0176 V          ; 0.162 V                             ; 0.138 V                             ; 4.92e-10 s                 ; 4.75e-10 s                 ; No                        ; Yes                       ;
; vcxo_up_o[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.77e-05 V                   ; 2.34 V              ; -0.0131 V           ; 0.191 V                              ; 0.082 V                              ; 5.09e-10 s                  ; 5.02e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.77e-05 V                  ; 2.34 V             ; -0.0131 V          ; 0.191 V                             ; 0.082 V                             ; 5.09e-10 s                 ; 5.02e-10 s                 ; No                        ; Yes                       ;
; vcxo_up_o[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.77e-05 V                   ; 2.35 V              ; -0.0177 V           ; 0.163 V                              ; 0.139 V                              ; 4.92e-10 s                  ; 4.75e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.77e-05 V                  ; 2.35 V             ; -0.0177 V          ; 0.163 V                             ; 0.139 V                             ; 4.92e-10 s                 ; 4.75e-10 s                 ; No                        ; Yes                       ;
; vcxo_up_o[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.77e-05 V                   ; 2.34 V              ; -0.0131 V           ; 0.191 V                              ; 0.082 V                              ; 5.09e-10 s                  ; 5.02e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.77e-05 V                  ; 2.34 V             ; -0.0131 V          ; 0.191 V                             ; 0.082 V                             ; 5.09e-10 s                 ; 5.02e-10 s                 ; No                        ; Yes                       ;
; vcxo_up_o[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.79e-05 V                   ; 2.33 V              ; -0.0063 V           ; 0.191 V                              ; 0.082 V                              ; 5.11e-10 s                  ; 5.06e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.79e-05 V                  ; 2.33 V             ; -0.0063 V          ; 0.191 V                             ; 0.082 V                             ; 5.11e-10 s                 ; 5.06e-10 s                 ; No                        ; Yes                       ;
; vcxo_up_o[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.77e-05 V                   ; 2.35 V              ; -0.0177 V           ; 0.163 V                              ; 0.139 V                              ; 4.92e-10 s                  ; 4.75e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.77e-05 V                  ; 2.35 V             ; -0.0177 V          ; 0.163 V                             ; 0.139 V                             ; 4.92e-10 s                 ; 4.75e-10 s                 ; No                        ; Yes                       ;
; vcxo_up_o[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.77e-05 V                   ; 2.35 V              ; -0.0177 V           ; 0.163 V                              ; 0.139 V                              ; 4.92e-10 s                  ; 4.75e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.77e-05 V                  ; 2.35 V             ; -0.0177 V          ; 0.163 V                             ; 0.139 V                             ; 4.92e-10 s                 ; 4.75e-10 s                 ; No                        ; Yes                       ;
; vcxo_up_o[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.77e-05 V                   ; 2.34 V              ; -0.0131 V           ; 0.191 V                              ; 0.082 V                              ; 5.09e-10 s                  ; 5.02e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.77e-05 V                  ; 2.34 V             ; -0.0131 V          ; 0.191 V                             ; 0.082 V                             ; 5.09e-10 s                 ; 5.02e-10 s                 ; No                        ; Yes                       ;
; vcxo_up_o[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.77e-05 V                   ; 2.35 V              ; -0.0177 V           ; 0.163 V                              ; 0.139 V                              ; 4.92e-10 s                  ; 4.75e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.77e-05 V                  ; 2.35 V             ; -0.0177 V          ; 0.163 V                             ; 0.139 V                             ; 4.92e-10 s                 ; 4.75e-10 s                 ; No                        ; Yes                       ;
; vcxo_up_o[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.77e-05 V                   ; 2.34 V              ; -0.0131 V           ; 0.191 V                              ; 0.082 V                              ; 5.09e-10 s                  ; 5.02e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.77e-05 V                  ; 2.34 V             ; -0.0131 V          ; 0.191 V                             ; 0.082 V                             ; 5.09e-10 s                 ; 5.02e-10 s                 ; No                        ; Yes                       ;
; vcxo_up_o[10]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.77e-05 V                   ; 2.34 V              ; -0.0131 V           ; 0.191 V                              ; 0.082 V                              ; 5.09e-10 s                  ; 5.02e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.77e-05 V                  ; 2.34 V             ; -0.0131 V          ; 0.191 V                             ; 0.082 V                             ; 5.09e-10 s                 ; 5.02e-10 s                 ; No                        ; Yes                       ;
; vcxo_up_o[11]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.77e-05 V                   ; 2.35 V              ; -0.0177 V           ; 0.163 V                              ; 0.139 V                              ; 4.92e-10 s                  ; 4.75e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.77e-05 V                  ; 2.35 V             ; -0.0177 V          ; 0.163 V                             ; 0.139 V                             ; 4.92e-10 s                 ; 4.75e-10 s                 ; No                        ; Yes                       ;
; vcxo_dn_o[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.77e-05 V                   ; 2.35 V              ; -0.0177 V           ; 0.163 V                              ; 0.139 V                              ; 4.92e-10 s                  ; 4.75e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.77e-05 V                  ; 2.35 V             ; -0.0177 V          ; 0.163 V                             ; 0.139 V                             ; 4.92e-10 s                 ; 4.75e-10 s                 ; No                        ; Yes                       ;
; vcxo_dn_o[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.79e-05 V                   ; 2.33 V              ; -0.0063 V           ; 0.191 V                              ; 0.082 V                              ; 5.11e-10 s                  ; 5.06e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.79e-05 V                  ; 2.33 V             ; -0.0063 V          ; 0.191 V                             ; 0.082 V                             ; 5.11e-10 s                 ; 5.06e-10 s                 ; No                        ; Yes                       ;
; vcxo_dn_o[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.79e-05 V                   ; 2.33 V              ; -0.0063 V           ; 0.191 V                              ; 0.082 V                              ; 5.11e-10 s                  ; 5.06e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.79e-05 V                  ; 2.33 V             ; -0.0063 V          ; 0.191 V                             ; 0.082 V                             ; 5.11e-10 s                 ; 5.06e-10 s                 ; No                        ; Yes                       ;
; vcxo_dn_o[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.79e-05 V                   ; 2.33 V              ; -0.0063 V           ; 0.191 V                              ; 0.082 V                              ; 5.11e-10 s                  ; 5.06e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.79e-05 V                  ; 2.33 V             ; -0.0063 V          ; 0.191 V                             ; 0.082 V                             ; 5.11e-10 s                 ; 5.06e-10 s                 ; No                        ; Yes                       ;
; vcxo_dn_o[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.77e-05 V                   ; 2.34 V              ; -0.0131 V           ; 0.191 V                              ; 0.082 V                              ; 5.09e-10 s                  ; 5.02e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.77e-05 V                  ; 2.34 V             ; -0.0131 V          ; 0.191 V                             ; 0.082 V                             ; 5.09e-10 s                 ; 5.02e-10 s                 ; No                        ; Yes                       ;
; vcxo_dn_o[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.77e-05 V                   ; 2.35 V              ; -0.0176 V           ; 0.162 V                              ; 0.138 V                              ; 4.92e-10 s                  ; 4.75e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.77e-05 V                  ; 2.35 V             ; -0.0176 V          ; 0.162 V                             ; 0.138 V                             ; 4.92e-10 s                 ; 4.75e-10 s                 ; No                        ; Yes                       ;
; vcxo_dn_o[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.77e-05 V                   ; 2.35 V              ; -0.0176 V           ; 0.162 V                              ; 0.138 V                              ; 4.92e-10 s                  ; 4.75e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.77e-05 V                  ; 2.35 V             ; -0.0176 V          ; 0.162 V                             ; 0.138 V                             ; 4.92e-10 s                 ; 4.75e-10 s                 ; No                        ; Yes                       ;
; vcxo_dn_o[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.77e-05 V                   ; 2.35 V              ; -0.0176 V           ; 0.162 V                              ; 0.138 V                              ; 4.92e-10 s                  ; 4.75e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.77e-05 V                  ; 2.35 V             ; -0.0176 V          ; 0.162 V                             ; 0.138 V                             ; 4.92e-10 s                 ; 4.75e-10 s                 ; No                        ; Yes                       ;
; vcxo_dn_o[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.77e-05 V                   ; 2.35 V              ; -0.0176 V           ; 0.162 V                              ; 0.138 V                              ; 4.92e-10 s                  ; 4.75e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.77e-05 V                  ; 2.35 V             ; -0.0176 V          ; 0.162 V                             ; 0.138 V                             ; 4.92e-10 s                 ; 4.75e-10 s                 ; No                        ; Yes                       ;
; vcxo_dn_o[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.77e-05 V                   ; 2.34 V              ; -0.0131 V           ; 0.191 V                              ; 0.082 V                              ; 5.09e-10 s                  ; 5.02e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.77e-05 V                  ; 2.34 V             ; -0.0131 V          ; 0.191 V                             ; 0.082 V                             ; 5.09e-10 s                 ; 5.02e-10 s                 ; No                        ; Yes                       ;
; vcxo_dn_o[10]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.79e-05 V                   ; 2.33 V              ; -0.0063 V           ; 0.191 V                              ; 0.082 V                              ; 5.11e-10 s                  ; 5.06e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.79e-05 V                  ; 2.33 V             ; -0.0063 V          ; 0.191 V                             ; 0.082 V                             ; 5.11e-10 s                 ; 5.06e-10 s                 ; No                        ; Yes                       ;
; vcxo_dn_o[11]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.77e-05 V                   ; 2.35 V              ; -0.0177 V           ; 0.163 V                              ; 0.139 V                              ; 4.92e-10 s                  ; 4.75e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.77e-05 V                  ; 2.35 V             ; -0.0177 V          ; 0.163 V                             ; 0.139 V                             ; 4.92e-10 s                 ; 4.75e-10 s                 ; No                        ; Yes                       ;
; vcxo_fs_o[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.77e-05 V                   ; 2.35 V              ; -0.0177 V           ; 0.163 V                              ; 0.139 V                              ; 4.92e-10 s                  ; 4.75e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.77e-05 V                  ; 2.35 V             ; -0.0177 V          ; 0.163 V                             ; 0.139 V                             ; 4.92e-10 s                 ; 4.75e-10 s                 ; No                        ; Yes                       ;
; vcxo_fs_o[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.77e-05 V                   ; 2.35 V              ; -0.0176 V           ; 0.162 V                              ; 0.138 V                              ; 4.92e-10 s                  ; 4.75e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.77e-05 V                  ; 2.35 V             ; -0.0176 V          ; 0.162 V                             ; 0.138 V                             ; 4.92e-10 s                 ; 4.75e-10 s                 ; No                        ; Yes                       ;
; vcxo_fs_o[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.77e-05 V                   ; 2.35 V              ; -0.0176 V           ; 0.162 V                              ; 0.138 V                              ; 4.92e-10 s                  ; 4.75e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.77e-05 V                  ; 2.35 V             ; -0.0176 V          ; 0.162 V                             ; 0.138 V                             ; 4.92e-10 s                 ; 4.75e-10 s                 ; No                        ; Yes                       ;
; vcxo_fs_o[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.77e-05 V                   ; 2.35 V              ; -0.0176 V           ; 0.162 V                              ; 0.138 V                              ; 4.92e-10 s                  ; 4.75e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.77e-05 V                  ; 2.35 V             ; -0.0176 V          ; 0.162 V                             ; 0.138 V                             ; 4.92e-10 s                 ; 4.75e-10 s                 ; No                        ; Yes                       ;
; vcxo_fs_o[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.77e-05 V                   ; 2.35 V              ; -0.0176 V           ; 0.162 V                              ; 0.138 V                              ; 4.92e-10 s                  ; 4.75e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.77e-05 V                  ; 2.35 V             ; -0.0176 V          ; 0.162 V                             ; 0.138 V                             ; 4.92e-10 s                 ; 4.75e-10 s                 ; No                        ; Yes                       ;
; vcxo_fs_o[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.77e-05 V                   ; 2.35 V              ; -0.0176 V           ; 0.162 V                              ; 0.138 V                              ; 4.92e-10 s                  ; 4.75e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.77e-05 V                  ; 2.35 V             ; -0.0176 V          ; 0.162 V                             ; 0.138 V                             ; 4.92e-10 s                 ; 4.75e-10 s                 ; No                        ; Yes                       ;
; vcxo_fs_o[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.79e-05 V                   ; 2.33 V              ; -0.0063 V           ; 0.191 V                              ; 0.082 V                              ; 5.11e-10 s                  ; 5.06e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.79e-05 V                  ; 2.33 V             ; -0.0063 V          ; 0.191 V                             ; 0.082 V                             ; 5.11e-10 s                 ; 5.06e-10 s                 ; No                        ; Yes                       ;
; vcxo_fs_o[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.79e-05 V                   ; 2.33 V              ; -0.0063 V           ; 0.191 V                              ; 0.082 V                              ; 5.11e-10 s                  ; 5.06e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.79e-05 V                  ; 2.33 V             ; -0.0063 V          ; 0.191 V                             ; 0.082 V                             ; 5.11e-10 s                 ; 5.06e-10 s                 ; No                        ; Yes                       ;
; vcxo_fs_o[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.79e-05 V                   ; 2.33 V              ; -0.0063 V           ; 0.191 V                              ; 0.082 V                              ; 5.11e-10 s                  ; 5.06e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.79e-05 V                  ; 2.33 V             ; -0.0063 V          ; 0.191 V                             ; 0.082 V                             ; 5.11e-10 s                 ; 5.06e-10 s                 ; No                        ; Yes                       ;
; vcxo_fs_o[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.79e-05 V                   ; 2.33 V              ; -0.0063 V           ; 0.191 V                              ; 0.082 V                              ; 5.11e-10 s                  ; 5.06e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.79e-05 V                  ; 2.33 V             ; -0.0063 V          ; 0.191 V                             ; 0.082 V                             ; 5.11e-10 s                 ; 5.06e-10 s                 ; No                        ; Yes                       ;
; vcxo_fs_o[10]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.77e-05 V                   ; 2.35 V              ; -0.0177 V           ; 0.163 V                              ; 0.139 V                              ; 4.92e-10 s                  ; 4.75e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.77e-05 V                  ; 2.35 V             ; -0.0177 V          ; 0.163 V                             ; 0.139 V                             ; 4.92e-10 s                 ; 4.75e-10 s                 ; No                        ; Yes                       ;
; vcxo_fs_o[11]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.77e-05 V                   ; 2.35 V              ; -0.0176 V           ; 0.162 V                              ; 0.138 V                              ; 4.92e-10 s                  ; 4.75e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.77e-05 V                  ; 2.35 V             ; -0.0176 V          ; 0.162 V                             ; 0.138 V                             ; 4.92e-10 s                 ; 4.75e-10 s                 ; No                        ; Yes                       ;
; eq_cs_n_o[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.77e-05 V                   ; 2.35 V              ; -0.0177 V           ; 0.163 V                              ; 0.139 V                              ; 4.92e-10 s                  ; 4.75e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.77e-05 V                  ; 2.35 V             ; -0.0177 V          ; 0.163 V                             ; 0.139 V                             ; 4.92e-10 s                 ; 4.75e-10 s                 ; No                        ; Yes                       ;
; eq_cs_n_o[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.77e-05 V                   ; 2.34 V              ; -0.0131 V           ; 0.191 V                              ; 0.082 V                              ; 5.09e-10 s                  ; 5.02e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.77e-05 V                  ; 2.34 V             ; -0.0131 V          ; 0.191 V                             ; 0.082 V                             ; 5.09e-10 s                 ; 5.02e-10 s                 ; No                        ; Yes                       ;
; eq_cs_n_o[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.79e-05 V                   ; 2.33 V              ; -0.0063 V           ; 0.191 V                              ; 0.082 V                              ; 5.11e-10 s                  ; 5.06e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.79e-05 V                  ; 2.33 V             ; -0.0063 V          ; 0.191 V                             ; 0.082 V                             ; 5.11e-10 s                 ; 5.06e-10 s                 ; No                        ; Yes                       ;
; eq_cs_n_o[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.79e-05 V                   ; 2.33 V              ; -0.0063 V           ; 0.191 V                              ; 0.082 V                              ; 5.11e-10 s                  ; 5.06e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.79e-05 V                  ; 2.33 V             ; -0.0063 V          ; 0.191 V                             ; 0.082 V                             ; 5.11e-10 s                 ; 5.06e-10 s                 ; No                        ; Yes                       ;
; eq_cs_n_o[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.77e-05 V                   ; 2.35 V              ; -0.0176 V           ; 0.162 V                              ; 0.138 V                              ; 4.92e-10 s                  ; 4.75e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.77e-05 V                  ; 2.35 V             ; -0.0176 V          ; 0.162 V                             ; 0.138 V                             ; 4.92e-10 s                 ; 4.75e-10 s                 ; No                        ; Yes                       ;
; eq_cs_n_o[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.77e-05 V                   ; 2.34 V              ; -0.0131 V           ; 0.191 V                              ; 0.082 V                              ; 5.09e-10 s                  ; 5.02e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.77e-05 V                  ; 2.34 V             ; -0.0131 V          ; 0.191 V                             ; 0.082 V                             ; 5.09e-10 s                 ; 5.02e-10 s                 ; No                        ; Yes                       ;
; eq_sclk_o           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.77e-05 V                   ; 2.35 V              ; -0.0177 V           ; 0.163 V                              ; 0.139 V                              ; 4.92e-10 s                  ; 4.75e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.77e-05 V                  ; 2.35 V             ; -0.0177 V          ; 0.163 V                             ; 0.139 V                             ; 4.92e-10 s                 ; 4.75e-10 s                 ; No                        ; Yes                       ;
; eq_din_o            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.77e-05 V                   ; 2.35 V              ; -0.0176 V           ; 0.162 V                              ; 0.138 V                              ; 4.92e-10 s                  ; 4.75e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.77e-05 V                  ; 2.35 V             ; -0.0176 V          ; 0.162 V                             ; 0.138 V                             ; 4.92e-10 s                 ; 4.75e-10 s                 ; No                        ; Yes                       ;
; cd_slew_o[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.77e-05 V                   ; 2.34 V              ; -0.0131 V           ; 0.191 V                              ; 0.082 V                              ; 5.09e-10 s                  ; 5.02e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.77e-05 V                  ; 2.34 V             ; -0.0131 V          ; 0.191 V                             ; 0.082 V                             ; 5.09e-10 s                 ; 5.02e-10 s                 ; No                        ; Yes                       ;
; cd_slew_o[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.77e-05 V                   ; 2.35 V              ; -0.0176 V           ; 0.162 V                              ; 0.138 V                              ; 4.92e-10 s                  ; 4.75e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.77e-05 V                  ; 2.35 V             ; -0.0176 V          ; 0.162 V                             ; 0.138 V                             ; 4.92e-10 s                 ; 4.75e-10 s                 ; No                        ; Yes                       ;
; cd_slew_o[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.77e-05 V                   ; 2.35 V              ; -0.0176 V           ; 0.162 V                              ; 0.138 V                              ; 4.92e-10 s                  ; 4.75e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.77e-05 V                  ; 2.35 V             ; -0.0176 V          ; 0.162 V                             ; 0.138 V                             ; 4.92e-10 s                 ; 4.75e-10 s                 ; No                        ; Yes                       ;
; cd_slew_o[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.77e-05 V                   ; 2.34 V              ; -0.0131 V           ; 0.191 V                              ; 0.082 V                              ; 5.09e-10 s                  ; 5.02e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.77e-05 V                  ; 2.34 V             ; -0.0131 V          ; 0.191 V                             ; 0.082 V                             ; 5.09e-10 s                 ; 5.02e-10 s                 ; No                        ; Yes                       ;
; cd_slew_o[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.77e-05 V                   ; 2.35 V              ; -0.0177 V           ; 0.163 V                              ; 0.139 V                              ; 4.92e-10 s                  ; 4.75e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.77e-05 V                  ; 2.35 V             ; -0.0177 V          ; 0.163 V                             ; 0.139 V                             ; 4.92e-10 s                 ; 4.75e-10 s                 ; No                        ; Yes                       ;
; cd_slew_o[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.79e-05 V                   ; 2.33 V              ; -0.0063 V           ; 0.191 V                              ; 0.082 V                              ; 5.11e-10 s                  ; 5.06e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.79e-05 V                  ; 2.33 V             ; -0.0063 V          ; 0.191 V                             ; 0.082 V                             ; 5.11e-10 s                 ; 5.06e-10 s                 ; No                        ; Yes                       ;
; cd_mute_sclk_o[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.77e-05 V                   ; 2.35 V              ; -0.0177 V           ; 0.163 V                              ; 0.139 V                              ; 4.92e-10 s                  ; 4.75e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.77e-05 V                  ; 2.35 V             ; -0.0177 V          ; 0.163 V                             ; 0.139 V                             ; 4.92e-10 s                 ; 4.75e-10 s                 ; No                        ; Yes                       ;
; cd_mute_sclk_o[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.77e-05 V                   ; 2.35 V              ; -0.0177 V           ; 0.163 V                              ; 0.139 V                              ; 4.92e-10 s                  ; 4.75e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.77e-05 V                  ; 2.35 V             ; -0.0177 V          ; 0.163 V                             ; 0.139 V                             ; 4.92e-10 s                 ; 4.75e-10 s                 ; No                        ; Yes                       ;
; cd_mute_sclk_o[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.77e-05 V                   ; 2.35 V              ; -0.0177 V           ; 0.163 V                              ; 0.139 V                              ; 4.92e-10 s                  ; 4.75e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.77e-05 V                  ; 2.35 V             ; -0.0177 V          ; 0.163 V                             ; 0.139 V                             ; 4.92e-10 s                 ; 4.75e-10 s                 ; No                        ; Yes                       ;
; cd_mute_sclk_o[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.79e-05 V                   ; 2.33 V              ; -0.0063 V           ; 0.191 V                              ; 0.082 V                              ; 5.11e-10 s                  ; 5.06e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.79e-05 V                  ; 2.33 V             ; -0.0063 V          ; 0.191 V                             ; 0.082 V                             ; 5.11e-10 s                 ; 5.06e-10 s                 ; No                        ; Yes                       ;
; cd_mute_sclk_o[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.77e-05 V                   ; 2.34 V              ; -0.0131 V           ; 0.191 V                              ; 0.082 V                              ; 5.09e-10 s                  ; 5.02e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.77e-05 V                  ; 2.34 V             ; -0.0131 V          ; 0.191 V                             ; 0.082 V                             ; 5.09e-10 s                 ; 5.02e-10 s                 ; No                        ; Yes                       ;
; cd_mute_sclk_o[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.77e-05 V                   ; 2.34 V              ; -0.0131 V           ; 0.191 V                              ; 0.082 V                              ; 5.09e-10 s                  ; 5.02e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.77e-05 V                  ; 2.34 V             ; -0.0131 V          ; 0.191 V                             ; 0.082 V                             ; 5.09e-10 s                 ; 5.02e-10 s                 ; No                        ; Yes                       ;
; cd_cs_n_o[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.79e-05 V                   ; 2.33 V              ; -0.0063 V           ; 0.191 V                              ; 0.082 V                              ; 5.11e-10 s                  ; 5.06e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.79e-05 V                  ; 2.33 V             ; -0.0063 V          ; 0.191 V                             ; 0.082 V                             ; 5.11e-10 s                 ; 5.06e-10 s                 ; No                        ; Yes                       ;
; cd_cs_n_o[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.77e-05 V                   ; 2.34 V              ; -0.0131 V           ; 0.191 V                              ; 0.082 V                              ; 5.09e-10 s                  ; 5.02e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.77e-05 V                  ; 2.34 V             ; -0.0131 V          ; 0.191 V                             ; 0.082 V                             ; 5.09e-10 s                 ; 5.02e-10 s                 ; No                        ; Yes                       ;
; cd_cs_n_o[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.79e-05 V                   ; 2.33 V              ; -0.0063 V           ; 0.191 V                              ; 0.082 V                              ; 5.11e-10 s                  ; 5.06e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.79e-05 V                  ; 2.33 V             ; -0.0063 V          ; 0.191 V                             ; 0.082 V                             ; 5.11e-10 s                 ; 5.06e-10 s                 ; No                        ; Yes                       ;
; cd_cs_n_o[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.79e-05 V                   ; 2.33 V              ; -0.0063 V           ; 0.191 V                              ; 0.082 V                              ; 5.11e-10 s                  ; 5.06e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.79e-05 V                  ; 2.33 V             ; -0.0063 V          ; 0.191 V                             ; 0.082 V                             ; 5.11e-10 s                 ; 5.06e-10 s                 ; No                        ; Yes                       ;
; cd_cs_n_o[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.77e-05 V                   ; 2.35 V              ; -0.0176 V           ; 0.162 V                              ; 0.138 V                              ; 4.92e-10 s                  ; 4.75e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.77e-05 V                  ; 2.35 V             ; -0.0176 V          ; 0.162 V                             ; 0.138 V                             ; 4.92e-10 s                 ; 4.75e-10 s                 ; No                        ; Yes                       ;
; cd_cs_n_o[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.77e-05 V                   ; 2.35 V              ; -0.0176 V           ; 0.162 V                              ; 0.138 V                              ; 4.92e-10 s                  ; 4.75e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.77e-05 V                  ; 2.35 V             ; -0.0176 V          ; 0.162 V                             ; 0.138 V                             ; 4.92e-10 s                 ; 4.75e-10 s                 ; No                        ; Yes                       ;
; cd_din_o            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.79e-05 V                   ; 2.33 V              ; -0.0063 V           ; 0.191 V                              ; 0.082 V                              ; 5.11e-10 s                  ; 5.06e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.79e-05 V                  ; 2.33 V             ; -0.0063 V          ; 0.191 V                             ; 0.082 V                             ; 5.11e-10 s                 ; 5.06e-10 s                 ; No                        ; Yes                       ;
; sig_pres_o[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.77e-05 V                   ; 2.35 V              ; -0.0176 V           ; 0.162 V                              ; 0.138 V                              ; 4.92e-10 s                  ; 4.75e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.77e-05 V                  ; 2.35 V             ; -0.0176 V          ; 0.162 V                             ; 0.138 V                             ; 4.92e-10 s                 ; 4.75e-10 s                 ; No                        ; Yes                       ;
; sig_pres_o[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.77e-05 V                   ; 2.35 V              ; -0.0177 V           ; 0.163 V                              ; 0.139 V                              ; 4.92e-10 s                  ; 4.75e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.77e-05 V                  ; 2.35 V             ; -0.0177 V          ; 0.163 V                             ; 0.139 V                             ; 4.92e-10 s                 ; 4.75e-10 s                 ; No                        ; Yes                       ;
; sig_pres_o[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.79e-05 V                   ; 2.33 V              ; -0.0063 V           ; 0.191 V                              ; 0.082 V                              ; 5.11e-10 s                  ; 5.06e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.79e-05 V                  ; 2.33 V             ; -0.0063 V          ; 0.191 V                             ; 0.082 V                             ; 5.11e-10 s                 ; 5.06e-10 s                 ; No                        ; Yes                       ;
; sig_pres_o[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.77e-05 V                   ; 2.35 V              ; -0.0177 V           ; 0.163 V                              ; 0.139 V                              ; 4.92e-10 s                  ; 4.75e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.77e-05 V                  ; 2.35 V             ; -0.0177 V          ; 0.163 V                             ; 0.139 V                             ; 4.92e-10 s                 ; 4.75e-10 s                 ; No                        ; Yes                       ;
; sig_pres_o[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.77e-05 V                   ; 2.35 V              ; -0.0177 V           ; 0.163 V                              ; 0.139 V                              ; 4.92e-10 s                  ; 4.75e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.77e-05 V                  ; 2.35 V             ; -0.0177 V          ; 0.163 V                             ; 0.139 V                             ; 4.92e-10 s                 ; 4.75e-10 s                 ; No                        ; Yes                       ;
; sig_pres_o[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.77e-05 V                   ; 2.34 V              ; -0.0131 V           ; 0.191 V                              ; 0.082 V                              ; 5.09e-10 s                  ; 5.02e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.77e-05 V                  ; 2.34 V             ; -0.0131 V          ; 0.191 V                             ; 0.082 V                             ; 5.09e-10 s                 ; 5.02e-10 s                 ; No                        ; Yes                       ;
; rx_lock_o[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.79e-05 V                   ; 2.33 V              ; -0.0063 V           ; 0.191 V                              ; 0.082 V                              ; 5.11e-10 s                  ; 5.06e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.79e-05 V                  ; 2.33 V             ; -0.0063 V          ; 0.191 V                             ; 0.082 V                             ; 5.11e-10 s                 ; 5.06e-10 s                 ; No                        ; Yes                       ;
; rx_lock_o[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.77e-05 V                   ; 2.34 V              ; -0.0131 V           ; 0.191 V                              ; 0.082 V                              ; 5.09e-10 s                  ; 5.02e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.77e-05 V                  ; 2.34 V             ; -0.0131 V          ; 0.191 V                             ; 0.082 V                             ; 5.09e-10 s                 ; 5.02e-10 s                 ; No                        ; Yes                       ;
; rx_lock_o[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.77e-05 V                   ; 2.35 V              ; -0.0176 V           ; 0.162 V                              ; 0.138 V                              ; 4.92e-10 s                  ; 4.75e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.77e-05 V                  ; 2.35 V             ; -0.0176 V          ; 0.162 V                             ; 0.138 V                             ; 4.92e-10 s                 ; 4.75e-10 s                 ; No                        ; Yes                       ;
; rx_lock_o[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.77e-05 V                   ; 2.34 V              ; -0.0131 V           ; 0.191 V                              ; 0.082 V                              ; 5.09e-10 s                  ; 5.02e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.77e-05 V                  ; 2.34 V             ; -0.0131 V          ; 0.191 V                             ; 0.082 V                             ; 5.09e-10 s                 ; 5.02e-10 s                 ; No                        ; Yes                       ;
; rx_lock_o[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.77e-05 V                   ; 2.35 V              ; -0.0177 V           ; 0.163 V                              ; 0.139 V                              ; 4.92e-10 s                  ; 4.75e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.77e-05 V                  ; 2.35 V             ; -0.0177 V          ; 0.163 V                             ; 0.139 V                             ; 4.92e-10 s                 ; 4.75e-10 s                 ; No                        ; Yes                       ;
; rx_lock_o[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.79e-05 V                   ; 2.33 V              ; -0.0063 V           ; 0.191 V                              ; 0.082 V                              ; 5.11e-10 s                  ; 5.06e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.79e-05 V                  ; 2.33 V             ; -0.0063 V          ; 0.191 V                             ; 0.082 V                             ; 5.11e-10 s                 ; 5.06e-10 s                 ; No                        ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.29e-05 V                   ; 2.37 V              ; -0.0149 V           ; 0.145 V                              ; 0.159 V                              ; 2.64e-10 s                  ; 3.73e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.29e-05 V                  ; 2.37 V             ; -0.0149 V          ; 0.145 V                             ; 0.159 V                             ; 2.64e-10 s                 ; 3.73e-10 s                 ; No                        ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 900mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; dpaclk_sel_o        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 1.57e-06 V                   ; 2.81 V              ; -0.0309 V           ; 0.286 V                              ; 0.105 V                              ; 2.8e-10 s                   ; 3.51e-10 s                  ; No                         ; Yes                        ; 2.75 V                      ; 1.57e-06 V                  ; 2.81 V             ; -0.0309 V          ; 0.286 V                             ; 0.105 V                             ; 2.8e-10 s                  ; 3.51e-10 s                 ; No                        ; Yes                       ;
; vcxo_up_o[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 1.57e-06 V                   ; 2.83 V              ; -0.0362 V           ; 0.253 V                              ; 0.082 V                              ; 2.71e-10 s                  ; 2.95e-10 s                  ; No                         ; Yes                        ; 2.75 V                      ; 1.57e-06 V                  ; 2.83 V             ; -0.0362 V          ; 0.253 V                             ; 0.082 V                             ; 2.71e-10 s                 ; 2.95e-10 s                 ; No                        ; Yes                       ;
; vcxo_up_o[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 1.57e-06 V                   ; 2.81 V              ; -0.0309 V           ; 0.286 V                              ; 0.105 V                              ; 2.8e-10 s                   ; 3.51e-10 s                  ; No                         ; Yes                        ; 2.75 V                      ; 1.57e-06 V                  ; 2.81 V             ; -0.0309 V          ; 0.286 V                             ; 0.105 V                             ; 2.8e-10 s                  ; 3.51e-10 s                 ; No                        ; Yes                       ;
; vcxo_up_o[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 1.57e-06 V                   ; 2.83 V              ; -0.0361 V           ; 0.254 V                              ; 0.083 V                              ; 2.72e-10 s                  ; 2.96e-10 s                  ; No                         ; Yes                        ; 2.75 V                      ; 1.57e-06 V                  ; 2.83 V             ; -0.0361 V          ; 0.254 V                             ; 0.083 V                             ; 2.72e-10 s                 ; 2.96e-10 s                 ; No                        ; Yes                       ;
; vcxo_up_o[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 1.57e-06 V                   ; 2.81 V              ; -0.0309 V           ; 0.286 V                              ; 0.105 V                              ; 2.8e-10 s                   ; 3.51e-10 s                  ; No                         ; Yes                        ; 2.75 V                      ; 1.57e-06 V                  ; 2.81 V             ; -0.0309 V          ; 0.286 V                             ; 0.105 V                             ; 2.8e-10 s                  ; 3.51e-10 s                 ; No                        ; Yes                       ;
; vcxo_up_o[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 1.59e-06 V                   ; 2.79 V              ; -0.0191 V           ; 0.287 V                              ; 0.108 V                              ; 2.85e-10 s                  ; 3.52e-10 s                  ; No                         ; Yes                        ; 2.75 V                      ; 1.59e-06 V                  ; 2.79 V             ; -0.0191 V          ; 0.287 V                             ; 0.108 V                             ; 2.85e-10 s                 ; 3.52e-10 s                 ; No                        ; Yes                       ;
; vcxo_up_o[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 1.57e-06 V                   ; 2.83 V              ; -0.0361 V           ; 0.254 V                              ; 0.083 V                              ; 2.72e-10 s                  ; 2.96e-10 s                  ; No                         ; Yes                        ; 2.75 V                      ; 1.57e-06 V                  ; 2.83 V             ; -0.0361 V          ; 0.254 V                             ; 0.083 V                             ; 2.72e-10 s                 ; 2.96e-10 s                 ; No                        ; Yes                       ;
; vcxo_up_o[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 1.57e-06 V                   ; 2.83 V              ; -0.0361 V           ; 0.254 V                              ; 0.083 V                              ; 2.72e-10 s                  ; 2.96e-10 s                  ; No                         ; Yes                        ; 2.75 V                      ; 1.57e-06 V                  ; 2.83 V             ; -0.0361 V          ; 0.254 V                             ; 0.083 V                             ; 2.72e-10 s                 ; 2.96e-10 s                 ; No                        ; Yes                       ;
; vcxo_up_o[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 1.57e-06 V                   ; 2.81 V              ; -0.0309 V           ; 0.286 V                              ; 0.105 V                              ; 2.8e-10 s                   ; 3.51e-10 s                  ; No                         ; Yes                        ; 2.75 V                      ; 1.57e-06 V                  ; 2.81 V             ; -0.0309 V          ; 0.286 V                             ; 0.105 V                             ; 2.8e-10 s                  ; 3.51e-10 s                 ; No                        ; Yes                       ;
; vcxo_up_o[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 1.57e-06 V                   ; 2.83 V              ; -0.0361 V           ; 0.254 V                              ; 0.083 V                              ; 2.72e-10 s                  ; 2.96e-10 s                  ; No                         ; Yes                        ; 2.75 V                      ; 1.57e-06 V                  ; 2.83 V             ; -0.0361 V          ; 0.254 V                             ; 0.083 V                             ; 2.72e-10 s                 ; 2.96e-10 s                 ; No                        ; Yes                       ;
; vcxo_up_o[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 1.57e-06 V                   ; 2.81 V              ; -0.0309 V           ; 0.286 V                              ; 0.105 V                              ; 2.8e-10 s                   ; 3.51e-10 s                  ; No                         ; Yes                        ; 2.75 V                      ; 1.57e-06 V                  ; 2.81 V             ; -0.0309 V          ; 0.286 V                             ; 0.105 V                             ; 2.8e-10 s                  ; 3.51e-10 s                 ; No                        ; Yes                       ;
; vcxo_up_o[10]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 1.57e-06 V                   ; 2.81 V              ; -0.0309 V           ; 0.286 V                              ; 0.105 V                              ; 2.8e-10 s                   ; 3.51e-10 s                  ; No                         ; Yes                        ; 2.75 V                      ; 1.57e-06 V                  ; 2.81 V             ; -0.0309 V          ; 0.286 V                             ; 0.105 V                             ; 2.8e-10 s                  ; 3.51e-10 s                 ; No                        ; Yes                       ;
; vcxo_up_o[11]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 1.57e-06 V                   ; 2.83 V              ; -0.0361 V           ; 0.254 V                              ; 0.083 V                              ; 2.72e-10 s                  ; 2.96e-10 s                  ; No                         ; Yes                        ; 2.75 V                      ; 1.57e-06 V                  ; 2.83 V             ; -0.0361 V          ; 0.254 V                             ; 0.083 V                             ; 2.72e-10 s                 ; 2.96e-10 s                 ; No                        ; Yes                       ;
; vcxo_dn_o[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 1.57e-06 V                   ; 2.83 V              ; -0.0361 V           ; 0.254 V                              ; 0.083 V                              ; 2.72e-10 s                  ; 2.96e-10 s                  ; No                         ; Yes                        ; 2.75 V                      ; 1.57e-06 V                  ; 2.83 V             ; -0.0361 V          ; 0.254 V                             ; 0.083 V                             ; 2.72e-10 s                 ; 2.96e-10 s                 ; No                        ; Yes                       ;
; vcxo_dn_o[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 1.59e-06 V                   ; 2.79 V              ; -0.0191 V           ; 0.287 V                              ; 0.108 V                              ; 2.85e-10 s                  ; 3.52e-10 s                  ; No                         ; Yes                        ; 2.75 V                      ; 1.59e-06 V                  ; 2.79 V             ; -0.0191 V          ; 0.287 V                             ; 0.108 V                             ; 2.85e-10 s                 ; 3.52e-10 s                 ; No                        ; Yes                       ;
; vcxo_dn_o[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 1.59e-06 V                   ; 2.79 V              ; -0.0191 V           ; 0.287 V                              ; 0.108 V                              ; 2.85e-10 s                  ; 3.52e-10 s                  ; No                         ; Yes                        ; 2.75 V                      ; 1.59e-06 V                  ; 2.79 V             ; -0.0191 V          ; 0.287 V                             ; 0.108 V                             ; 2.85e-10 s                 ; 3.52e-10 s                 ; No                        ; Yes                       ;
; vcxo_dn_o[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 1.59e-06 V                   ; 2.79 V              ; -0.0191 V           ; 0.287 V                              ; 0.108 V                              ; 2.85e-10 s                  ; 3.52e-10 s                  ; No                         ; Yes                        ; 2.75 V                      ; 1.59e-06 V                  ; 2.79 V             ; -0.0191 V          ; 0.287 V                             ; 0.108 V                             ; 2.85e-10 s                 ; 3.52e-10 s                 ; No                        ; Yes                       ;
; vcxo_dn_o[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 1.57e-06 V                   ; 2.81 V              ; -0.0309 V           ; 0.286 V                              ; 0.105 V                              ; 2.8e-10 s                   ; 3.51e-10 s                  ; No                         ; Yes                        ; 2.75 V                      ; 1.57e-06 V                  ; 2.81 V             ; -0.0309 V          ; 0.286 V                             ; 0.105 V                             ; 2.8e-10 s                  ; 3.51e-10 s                 ; No                        ; Yes                       ;
; vcxo_dn_o[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 1.57e-06 V                   ; 2.83 V              ; -0.0362 V           ; 0.253 V                              ; 0.082 V                              ; 2.71e-10 s                  ; 2.95e-10 s                  ; No                         ; Yes                        ; 2.75 V                      ; 1.57e-06 V                  ; 2.83 V             ; -0.0362 V          ; 0.253 V                             ; 0.082 V                             ; 2.71e-10 s                 ; 2.95e-10 s                 ; No                        ; Yes                       ;
; vcxo_dn_o[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 1.57e-06 V                   ; 2.83 V              ; -0.0362 V           ; 0.253 V                              ; 0.082 V                              ; 2.71e-10 s                  ; 2.95e-10 s                  ; No                         ; Yes                        ; 2.75 V                      ; 1.57e-06 V                  ; 2.83 V             ; -0.0362 V          ; 0.253 V                             ; 0.082 V                             ; 2.71e-10 s                 ; 2.95e-10 s                 ; No                        ; Yes                       ;
; vcxo_dn_o[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 1.57e-06 V                   ; 2.83 V              ; -0.0362 V           ; 0.253 V                              ; 0.082 V                              ; 2.71e-10 s                  ; 2.95e-10 s                  ; No                         ; Yes                        ; 2.75 V                      ; 1.57e-06 V                  ; 2.83 V             ; -0.0362 V          ; 0.253 V                             ; 0.082 V                             ; 2.71e-10 s                 ; 2.95e-10 s                 ; No                        ; Yes                       ;
; vcxo_dn_o[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 1.57e-06 V                   ; 2.83 V              ; -0.0362 V           ; 0.253 V                              ; 0.082 V                              ; 2.71e-10 s                  ; 2.95e-10 s                  ; No                         ; Yes                        ; 2.75 V                      ; 1.57e-06 V                  ; 2.83 V             ; -0.0362 V          ; 0.253 V                             ; 0.082 V                             ; 2.71e-10 s                 ; 2.95e-10 s                 ; No                        ; Yes                       ;
; vcxo_dn_o[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 1.57e-06 V                   ; 2.81 V              ; -0.0309 V           ; 0.286 V                              ; 0.105 V                              ; 2.8e-10 s                   ; 3.51e-10 s                  ; No                         ; Yes                        ; 2.75 V                      ; 1.57e-06 V                  ; 2.81 V             ; -0.0309 V          ; 0.286 V                             ; 0.105 V                             ; 2.8e-10 s                  ; 3.51e-10 s                 ; No                        ; Yes                       ;
; vcxo_dn_o[10]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 1.59e-06 V                   ; 2.79 V              ; -0.0191 V           ; 0.287 V                              ; 0.108 V                              ; 2.85e-10 s                  ; 3.52e-10 s                  ; No                         ; Yes                        ; 2.75 V                      ; 1.59e-06 V                  ; 2.79 V             ; -0.0191 V          ; 0.287 V                             ; 0.108 V                             ; 2.85e-10 s                 ; 3.52e-10 s                 ; No                        ; Yes                       ;
; vcxo_dn_o[11]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 1.57e-06 V                   ; 2.83 V              ; -0.0361 V           ; 0.254 V                              ; 0.083 V                              ; 2.72e-10 s                  ; 2.96e-10 s                  ; No                         ; Yes                        ; 2.75 V                      ; 1.57e-06 V                  ; 2.83 V             ; -0.0361 V          ; 0.254 V                             ; 0.083 V                             ; 2.72e-10 s                 ; 2.96e-10 s                 ; No                        ; Yes                       ;
; vcxo_fs_o[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 1.57e-06 V                   ; 2.83 V              ; -0.0361 V           ; 0.254 V                              ; 0.083 V                              ; 2.72e-10 s                  ; 2.96e-10 s                  ; No                         ; Yes                        ; 2.75 V                      ; 1.57e-06 V                  ; 2.83 V             ; -0.0361 V          ; 0.254 V                             ; 0.083 V                             ; 2.72e-10 s                 ; 2.96e-10 s                 ; No                        ; Yes                       ;
; vcxo_fs_o[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 1.57e-06 V                   ; 2.83 V              ; -0.0362 V           ; 0.253 V                              ; 0.082 V                              ; 2.71e-10 s                  ; 2.95e-10 s                  ; No                         ; Yes                        ; 2.75 V                      ; 1.57e-06 V                  ; 2.83 V             ; -0.0362 V          ; 0.253 V                             ; 0.082 V                             ; 2.71e-10 s                 ; 2.95e-10 s                 ; No                        ; Yes                       ;
; vcxo_fs_o[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 1.57e-06 V                   ; 2.83 V              ; -0.0362 V           ; 0.253 V                              ; 0.082 V                              ; 2.71e-10 s                  ; 2.95e-10 s                  ; No                         ; Yes                        ; 2.75 V                      ; 1.57e-06 V                  ; 2.83 V             ; -0.0362 V          ; 0.253 V                             ; 0.082 V                             ; 2.71e-10 s                 ; 2.95e-10 s                 ; No                        ; Yes                       ;
; vcxo_fs_o[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 1.57e-06 V                   ; 2.83 V              ; -0.0362 V           ; 0.253 V                              ; 0.082 V                              ; 2.71e-10 s                  ; 2.95e-10 s                  ; No                         ; Yes                        ; 2.75 V                      ; 1.57e-06 V                  ; 2.83 V             ; -0.0362 V          ; 0.253 V                             ; 0.082 V                             ; 2.71e-10 s                 ; 2.95e-10 s                 ; No                        ; Yes                       ;
; vcxo_fs_o[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 1.57e-06 V                   ; 2.83 V              ; -0.0362 V           ; 0.253 V                              ; 0.082 V                              ; 2.71e-10 s                  ; 2.95e-10 s                  ; No                         ; Yes                        ; 2.75 V                      ; 1.57e-06 V                  ; 2.83 V             ; -0.0362 V          ; 0.253 V                             ; 0.082 V                             ; 2.71e-10 s                 ; 2.95e-10 s                 ; No                        ; Yes                       ;
; vcxo_fs_o[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 1.57e-06 V                   ; 2.83 V              ; -0.0362 V           ; 0.253 V                              ; 0.082 V                              ; 2.71e-10 s                  ; 2.95e-10 s                  ; No                         ; Yes                        ; 2.75 V                      ; 1.57e-06 V                  ; 2.83 V             ; -0.0362 V          ; 0.253 V                             ; 0.082 V                             ; 2.71e-10 s                 ; 2.95e-10 s                 ; No                        ; Yes                       ;
; vcxo_fs_o[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 1.59e-06 V                   ; 2.79 V              ; -0.0191 V           ; 0.287 V                              ; 0.108 V                              ; 2.85e-10 s                  ; 3.52e-10 s                  ; No                         ; Yes                        ; 2.75 V                      ; 1.59e-06 V                  ; 2.79 V             ; -0.0191 V          ; 0.287 V                             ; 0.108 V                             ; 2.85e-10 s                 ; 3.52e-10 s                 ; No                        ; Yes                       ;
; vcxo_fs_o[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 1.59e-06 V                   ; 2.79 V              ; -0.0191 V           ; 0.287 V                              ; 0.108 V                              ; 2.85e-10 s                  ; 3.52e-10 s                  ; No                         ; Yes                        ; 2.75 V                      ; 1.59e-06 V                  ; 2.79 V             ; -0.0191 V          ; 0.287 V                             ; 0.108 V                             ; 2.85e-10 s                 ; 3.52e-10 s                 ; No                        ; Yes                       ;
; vcxo_fs_o[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 1.59e-06 V                   ; 2.79 V              ; -0.0191 V           ; 0.287 V                              ; 0.108 V                              ; 2.85e-10 s                  ; 3.52e-10 s                  ; No                         ; Yes                        ; 2.75 V                      ; 1.59e-06 V                  ; 2.79 V             ; -0.0191 V          ; 0.287 V                             ; 0.108 V                             ; 2.85e-10 s                 ; 3.52e-10 s                 ; No                        ; Yes                       ;
; vcxo_fs_o[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 1.59e-06 V                   ; 2.79 V              ; -0.0191 V           ; 0.287 V                              ; 0.108 V                              ; 2.85e-10 s                  ; 3.52e-10 s                  ; No                         ; Yes                        ; 2.75 V                      ; 1.59e-06 V                  ; 2.79 V             ; -0.0191 V          ; 0.287 V                             ; 0.108 V                             ; 2.85e-10 s                 ; 3.52e-10 s                 ; No                        ; Yes                       ;
; vcxo_fs_o[10]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 1.57e-06 V                   ; 2.83 V              ; -0.0361 V           ; 0.254 V                              ; 0.083 V                              ; 2.72e-10 s                  ; 2.96e-10 s                  ; No                         ; Yes                        ; 2.75 V                      ; 1.57e-06 V                  ; 2.83 V             ; -0.0361 V          ; 0.254 V                             ; 0.083 V                             ; 2.72e-10 s                 ; 2.96e-10 s                 ; No                        ; Yes                       ;
; vcxo_fs_o[11]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 1.57e-06 V                   ; 2.83 V              ; -0.0362 V           ; 0.253 V                              ; 0.082 V                              ; 2.71e-10 s                  ; 2.95e-10 s                  ; No                         ; Yes                        ; 2.75 V                      ; 1.57e-06 V                  ; 2.83 V             ; -0.0362 V          ; 0.253 V                             ; 0.082 V                             ; 2.71e-10 s                 ; 2.95e-10 s                 ; No                        ; Yes                       ;
; eq_cs_n_o[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 1.57e-06 V                   ; 2.83 V              ; -0.0361 V           ; 0.254 V                              ; 0.083 V                              ; 2.72e-10 s                  ; 2.96e-10 s                  ; No                         ; Yes                        ; 2.75 V                      ; 1.57e-06 V                  ; 2.83 V             ; -0.0361 V          ; 0.254 V                             ; 0.083 V                             ; 2.72e-10 s                 ; 2.96e-10 s                 ; No                        ; Yes                       ;
; eq_cs_n_o[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 1.57e-06 V                   ; 2.81 V              ; -0.0309 V           ; 0.286 V                              ; 0.105 V                              ; 2.8e-10 s                   ; 3.51e-10 s                  ; No                         ; Yes                        ; 2.75 V                      ; 1.57e-06 V                  ; 2.81 V             ; -0.0309 V          ; 0.286 V                             ; 0.105 V                             ; 2.8e-10 s                  ; 3.51e-10 s                 ; No                        ; Yes                       ;
; eq_cs_n_o[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 1.59e-06 V                   ; 2.79 V              ; -0.0191 V           ; 0.287 V                              ; 0.108 V                              ; 2.85e-10 s                  ; 3.52e-10 s                  ; No                         ; Yes                        ; 2.75 V                      ; 1.59e-06 V                  ; 2.79 V             ; -0.0191 V          ; 0.287 V                             ; 0.108 V                             ; 2.85e-10 s                 ; 3.52e-10 s                 ; No                        ; Yes                       ;
; eq_cs_n_o[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 1.59e-06 V                   ; 2.79 V              ; -0.0191 V           ; 0.287 V                              ; 0.108 V                              ; 2.85e-10 s                  ; 3.52e-10 s                  ; No                         ; Yes                        ; 2.75 V                      ; 1.59e-06 V                  ; 2.79 V             ; -0.0191 V          ; 0.287 V                             ; 0.108 V                             ; 2.85e-10 s                 ; 3.52e-10 s                 ; No                        ; Yes                       ;
; eq_cs_n_o[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 1.57e-06 V                   ; 2.83 V              ; -0.0362 V           ; 0.253 V                              ; 0.082 V                              ; 2.71e-10 s                  ; 2.95e-10 s                  ; No                         ; Yes                        ; 2.75 V                      ; 1.57e-06 V                  ; 2.83 V             ; -0.0362 V          ; 0.253 V                             ; 0.082 V                             ; 2.71e-10 s                 ; 2.95e-10 s                 ; No                        ; Yes                       ;
; eq_cs_n_o[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 1.57e-06 V                   ; 2.81 V              ; -0.0309 V           ; 0.286 V                              ; 0.105 V                              ; 2.8e-10 s                   ; 3.51e-10 s                  ; No                         ; Yes                        ; 2.75 V                      ; 1.57e-06 V                  ; 2.81 V             ; -0.0309 V          ; 0.286 V                             ; 0.105 V                             ; 2.8e-10 s                  ; 3.51e-10 s                 ; No                        ; Yes                       ;
; eq_sclk_o           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 1.57e-06 V                   ; 2.83 V              ; -0.0361 V           ; 0.254 V                              ; 0.083 V                              ; 2.72e-10 s                  ; 2.96e-10 s                  ; No                         ; Yes                        ; 2.75 V                      ; 1.57e-06 V                  ; 2.83 V             ; -0.0361 V          ; 0.254 V                             ; 0.083 V                             ; 2.72e-10 s                 ; 2.96e-10 s                 ; No                        ; Yes                       ;
; eq_din_o            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 1.57e-06 V                   ; 2.83 V              ; -0.0362 V           ; 0.253 V                              ; 0.082 V                              ; 2.71e-10 s                  ; 2.95e-10 s                  ; No                         ; Yes                        ; 2.75 V                      ; 1.57e-06 V                  ; 2.83 V             ; -0.0362 V          ; 0.253 V                             ; 0.082 V                             ; 2.71e-10 s                 ; 2.95e-10 s                 ; No                        ; Yes                       ;
; cd_slew_o[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 1.57e-06 V                   ; 2.81 V              ; -0.0309 V           ; 0.286 V                              ; 0.105 V                              ; 2.8e-10 s                   ; 3.51e-10 s                  ; No                         ; Yes                        ; 2.75 V                      ; 1.57e-06 V                  ; 2.81 V             ; -0.0309 V          ; 0.286 V                             ; 0.105 V                             ; 2.8e-10 s                  ; 3.51e-10 s                 ; No                        ; Yes                       ;
; cd_slew_o[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 1.57e-06 V                   ; 2.83 V              ; -0.0362 V           ; 0.253 V                              ; 0.082 V                              ; 2.71e-10 s                  ; 2.95e-10 s                  ; No                         ; Yes                        ; 2.75 V                      ; 1.57e-06 V                  ; 2.83 V             ; -0.0362 V          ; 0.253 V                             ; 0.082 V                             ; 2.71e-10 s                 ; 2.95e-10 s                 ; No                        ; Yes                       ;
; cd_slew_o[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 1.57e-06 V                   ; 2.83 V              ; -0.0362 V           ; 0.253 V                              ; 0.082 V                              ; 2.71e-10 s                  ; 2.95e-10 s                  ; No                         ; Yes                        ; 2.75 V                      ; 1.57e-06 V                  ; 2.83 V             ; -0.0362 V          ; 0.253 V                             ; 0.082 V                             ; 2.71e-10 s                 ; 2.95e-10 s                 ; No                        ; Yes                       ;
; cd_slew_o[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 1.57e-06 V                   ; 2.81 V              ; -0.0309 V           ; 0.286 V                              ; 0.105 V                              ; 2.8e-10 s                   ; 3.51e-10 s                  ; No                         ; Yes                        ; 2.75 V                      ; 1.57e-06 V                  ; 2.81 V             ; -0.0309 V          ; 0.286 V                             ; 0.105 V                             ; 2.8e-10 s                  ; 3.51e-10 s                 ; No                        ; Yes                       ;
; cd_slew_o[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 1.57e-06 V                   ; 2.83 V              ; -0.0361 V           ; 0.254 V                              ; 0.083 V                              ; 2.72e-10 s                  ; 2.96e-10 s                  ; No                         ; Yes                        ; 2.75 V                      ; 1.57e-06 V                  ; 2.83 V             ; -0.0361 V          ; 0.254 V                             ; 0.083 V                             ; 2.72e-10 s                 ; 2.96e-10 s                 ; No                        ; Yes                       ;
; cd_slew_o[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 1.59e-06 V                   ; 2.79 V              ; -0.0191 V           ; 0.287 V                              ; 0.108 V                              ; 2.85e-10 s                  ; 3.52e-10 s                  ; No                         ; Yes                        ; 2.75 V                      ; 1.59e-06 V                  ; 2.79 V             ; -0.0191 V          ; 0.287 V                             ; 0.108 V                             ; 2.85e-10 s                 ; 3.52e-10 s                 ; No                        ; Yes                       ;
; cd_mute_sclk_o[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 1.57e-06 V                   ; 2.83 V              ; -0.0361 V           ; 0.254 V                              ; 0.083 V                              ; 2.72e-10 s                  ; 2.96e-10 s                  ; No                         ; Yes                        ; 2.75 V                      ; 1.57e-06 V                  ; 2.83 V             ; -0.0361 V          ; 0.254 V                             ; 0.083 V                             ; 2.72e-10 s                 ; 2.96e-10 s                 ; No                        ; Yes                       ;
; cd_mute_sclk_o[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 1.57e-06 V                   ; 2.83 V              ; -0.0361 V           ; 0.254 V                              ; 0.083 V                              ; 2.72e-10 s                  ; 2.96e-10 s                  ; No                         ; Yes                        ; 2.75 V                      ; 1.57e-06 V                  ; 2.83 V             ; -0.0361 V          ; 0.254 V                             ; 0.083 V                             ; 2.72e-10 s                 ; 2.96e-10 s                 ; No                        ; Yes                       ;
; cd_mute_sclk_o[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 1.57e-06 V                   ; 2.83 V              ; -0.0361 V           ; 0.254 V                              ; 0.083 V                              ; 2.72e-10 s                  ; 2.96e-10 s                  ; No                         ; Yes                        ; 2.75 V                      ; 1.57e-06 V                  ; 2.83 V             ; -0.0361 V          ; 0.254 V                             ; 0.083 V                             ; 2.72e-10 s                 ; 2.96e-10 s                 ; No                        ; Yes                       ;
; cd_mute_sclk_o[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 1.59e-06 V                   ; 2.79 V              ; -0.0191 V           ; 0.287 V                              ; 0.108 V                              ; 2.85e-10 s                  ; 3.52e-10 s                  ; No                         ; Yes                        ; 2.75 V                      ; 1.59e-06 V                  ; 2.79 V             ; -0.0191 V          ; 0.287 V                             ; 0.108 V                             ; 2.85e-10 s                 ; 3.52e-10 s                 ; No                        ; Yes                       ;
; cd_mute_sclk_o[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 1.57e-06 V                   ; 2.81 V              ; -0.0309 V           ; 0.286 V                              ; 0.105 V                              ; 2.8e-10 s                   ; 3.51e-10 s                  ; No                         ; Yes                        ; 2.75 V                      ; 1.57e-06 V                  ; 2.81 V             ; -0.0309 V          ; 0.286 V                             ; 0.105 V                             ; 2.8e-10 s                  ; 3.51e-10 s                 ; No                        ; Yes                       ;
; cd_mute_sclk_o[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 1.57e-06 V                   ; 2.81 V              ; -0.0309 V           ; 0.286 V                              ; 0.105 V                              ; 2.8e-10 s                   ; 3.51e-10 s                  ; No                         ; Yes                        ; 2.75 V                      ; 1.57e-06 V                  ; 2.81 V             ; -0.0309 V          ; 0.286 V                             ; 0.105 V                             ; 2.8e-10 s                  ; 3.51e-10 s                 ; No                        ; Yes                       ;
; cd_cs_n_o[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 1.59e-06 V                   ; 2.79 V              ; -0.0191 V           ; 0.287 V                              ; 0.108 V                              ; 2.85e-10 s                  ; 3.52e-10 s                  ; No                         ; Yes                        ; 2.75 V                      ; 1.59e-06 V                  ; 2.79 V             ; -0.0191 V          ; 0.287 V                             ; 0.108 V                             ; 2.85e-10 s                 ; 3.52e-10 s                 ; No                        ; Yes                       ;
; cd_cs_n_o[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 1.57e-06 V                   ; 2.81 V              ; -0.0309 V           ; 0.286 V                              ; 0.105 V                              ; 2.8e-10 s                   ; 3.51e-10 s                  ; No                         ; Yes                        ; 2.75 V                      ; 1.57e-06 V                  ; 2.81 V             ; -0.0309 V          ; 0.286 V                             ; 0.105 V                             ; 2.8e-10 s                  ; 3.51e-10 s                 ; No                        ; Yes                       ;
; cd_cs_n_o[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 1.59e-06 V                   ; 2.79 V              ; -0.0191 V           ; 0.287 V                              ; 0.108 V                              ; 2.85e-10 s                  ; 3.52e-10 s                  ; No                         ; Yes                        ; 2.75 V                      ; 1.59e-06 V                  ; 2.79 V             ; -0.0191 V          ; 0.287 V                             ; 0.108 V                             ; 2.85e-10 s                 ; 3.52e-10 s                 ; No                        ; Yes                       ;
; cd_cs_n_o[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 1.59e-06 V                   ; 2.79 V              ; -0.0191 V           ; 0.287 V                              ; 0.108 V                              ; 2.85e-10 s                  ; 3.52e-10 s                  ; No                         ; Yes                        ; 2.75 V                      ; 1.59e-06 V                  ; 2.79 V             ; -0.0191 V          ; 0.287 V                             ; 0.108 V                             ; 2.85e-10 s                 ; 3.52e-10 s                 ; No                        ; Yes                       ;
; cd_cs_n_o[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 1.57e-06 V                   ; 2.83 V              ; -0.0362 V           ; 0.253 V                              ; 0.082 V                              ; 2.71e-10 s                  ; 2.95e-10 s                  ; No                         ; Yes                        ; 2.75 V                      ; 1.57e-06 V                  ; 2.83 V             ; -0.0362 V          ; 0.253 V                             ; 0.082 V                             ; 2.71e-10 s                 ; 2.95e-10 s                 ; No                        ; Yes                       ;
; cd_cs_n_o[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 1.57e-06 V                   ; 2.83 V              ; -0.0362 V           ; 0.253 V                              ; 0.082 V                              ; 2.71e-10 s                  ; 2.95e-10 s                  ; No                         ; Yes                        ; 2.75 V                      ; 1.57e-06 V                  ; 2.83 V             ; -0.0362 V          ; 0.253 V                             ; 0.082 V                             ; 2.71e-10 s                 ; 2.95e-10 s                 ; No                        ; Yes                       ;
; cd_din_o            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 1.59e-06 V                   ; 2.79 V              ; -0.0191 V           ; 0.287 V                              ; 0.108 V                              ; 2.85e-10 s                  ; 3.52e-10 s                  ; No                         ; Yes                        ; 2.75 V                      ; 1.59e-06 V                  ; 2.79 V             ; -0.0191 V          ; 0.287 V                             ; 0.108 V                             ; 2.85e-10 s                 ; 3.52e-10 s                 ; No                        ; Yes                       ;
; sig_pres_o[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 1.57e-06 V                   ; 2.83 V              ; -0.0362 V           ; 0.253 V                              ; 0.082 V                              ; 2.71e-10 s                  ; 2.95e-10 s                  ; No                         ; Yes                        ; 2.75 V                      ; 1.57e-06 V                  ; 2.83 V             ; -0.0362 V          ; 0.253 V                             ; 0.082 V                             ; 2.71e-10 s                 ; 2.95e-10 s                 ; No                        ; Yes                       ;
; sig_pres_o[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 1.57e-06 V                   ; 2.83 V              ; -0.0361 V           ; 0.254 V                              ; 0.083 V                              ; 2.72e-10 s                  ; 2.96e-10 s                  ; No                         ; Yes                        ; 2.75 V                      ; 1.57e-06 V                  ; 2.83 V             ; -0.0361 V          ; 0.254 V                             ; 0.083 V                             ; 2.72e-10 s                 ; 2.96e-10 s                 ; No                        ; Yes                       ;
; sig_pres_o[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 1.59e-06 V                   ; 2.79 V              ; -0.0191 V           ; 0.287 V                              ; 0.108 V                              ; 2.85e-10 s                  ; 3.52e-10 s                  ; No                         ; Yes                        ; 2.75 V                      ; 1.59e-06 V                  ; 2.79 V             ; -0.0191 V          ; 0.287 V                             ; 0.108 V                             ; 2.85e-10 s                 ; 3.52e-10 s                 ; No                        ; Yes                       ;
; sig_pres_o[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 1.57e-06 V                   ; 2.83 V              ; -0.0361 V           ; 0.254 V                              ; 0.083 V                              ; 2.72e-10 s                  ; 2.96e-10 s                  ; No                         ; Yes                        ; 2.75 V                      ; 1.57e-06 V                  ; 2.83 V             ; -0.0361 V          ; 0.254 V                             ; 0.083 V                             ; 2.72e-10 s                 ; 2.96e-10 s                 ; No                        ; Yes                       ;
; sig_pres_o[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 1.57e-06 V                   ; 2.83 V              ; -0.0361 V           ; 0.254 V                              ; 0.083 V                              ; 2.72e-10 s                  ; 2.96e-10 s                  ; No                         ; Yes                        ; 2.75 V                      ; 1.57e-06 V                  ; 2.83 V             ; -0.0361 V          ; 0.254 V                             ; 0.083 V                             ; 2.72e-10 s                 ; 2.96e-10 s                 ; No                        ; Yes                       ;
; sig_pres_o[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 1.57e-06 V                   ; 2.81 V              ; -0.0309 V           ; 0.286 V                              ; 0.105 V                              ; 2.8e-10 s                   ; 3.51e-10 s                  ; No                         ; Yes                        ; 2.75 V                      ; 1.57e-06 V                  ; 2.81 V             ; -0.0309 V          ; 0.286 V                             ; 0.105 V                             ; 2.8e-10 s                  ; 3.51e-10 s                 ; No                        ; Yes                       ;
; rx_lock_o[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 1.59e-06 V                   ; 2.79 V              ; -0.0191 V           ; 0.287 V                              ; 0.108 V                              ; 2.85e-10 s                  ; 3.52e-10 s                  ; No                         ; Yes                        ; 2.75 V                      ; 1.59e-06 V                  ; 2.79 V             ; -0.0191 V          ; 0.287 V                             ; 0.108 V                             ; 2.85e-10 s                 ; 3.52e-10 s                 ; No                        ; Yes                       ;
; rx_lock_o[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 1.57e-06 V                   ; 2.81 V              ; -0.0309 V           ; 0.286 V                              ; 0.105 V                              ; 2.8e-10 s                   ; 3.51e-10 s                  ; No                         ; Yes                        ; 2.75 V                      ; 1.57e-06 V                  ; 2.81 V             ; -0.0309 V          ; 0.286 V                             ; 0.105 V                             ; 2.8e-10 s                  ; 3.51e-10 s                 ; No                        ; Yes                       ;
; rx_lock_o[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 1.57e-06 V                   ; 2.83 V              ; -0.0362 V           ; 0.253 V                              ; 0.082 V                              ; 2.71e-10 s                  ; 2.95e-10 s                  ; No                         ; Yes                        ; 2.75 V                      ; 1.57e-06 V                  ; 2.83 V             ; -0.0362 V          ; 0.253 V                             ; 0.082 V                             ; 2.71e-10 s                 ; 2.95e-10 s                 ; No                        ; Yes                       ;
; rx_lock_o[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 1.57e-06 V                   ; 2.81 V              ; -0.0309 V           ; 0.286 V                              ; 0.105 V                              ; 2.8e-10 s                   ; 3.51e-10 s                  ; No                         ; Yes                        ; 2.75 V                      ; 1.57e-06 V                  ; 2.81 V             ; -0.0309 V          ; 0.286 V                             ; 0.105 V                             ; 2.8e-10 s                  ; 3.51e-10 s                 ; No                        ; Yes                       ;
; rx_lock_o[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 1.57e-06 V                   ; 2.83 V              ; -0.0361 V           ; 0.254 V                              ; 0.083 V                              ; 2.72e-10 s                  ; 2.96e-10 s                  ; No                         ; Yes                        ; 2.75 V                      ; 1.57e-06 V                  ; 2.83 V             ; -0.0361 V          ; 0.254 V                             ; 0.083 V                             ; 2.72e-10 s                 ; 2.96e-10 s                 ; No                        ; Yes                       ;
; rx_lock_o[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 1.59e-06 V                   ; 2.79 V              ; -0.0191 V           ; 0.287 V                              ; 0.108 V                              ; 2.85e-10 s                  ; 3.52e-10 s                  ; No                         ; Yes                        ; 2.75 V                      ; 1.59e-06 V                  ; 2.79 V             ; -0.0191 V          ; 0.287 V                             ; 0.108 V                             ; 2.85e-10 s                 ; 3.52e-10 s                 ; No                        ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 1.15e-06 V                   ; 2.93 V              ; -0.0354 V           ; 0.293 V                              ; 0.122 V                              ; 1.54e-10 s                  ; 2.52e-10 s                  ; No                         ; Yes                        ; 2.75 V                      ; 1.15e-06 V                  ; 2.93 V             ; -0.0354 V          ; 0.293 V                             ; 0.122 V                             ; 1.54e-10 s                 ; 2.52e-10 s                 ; No                        ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------+----------+
; From Clock                                                                                                                                                                                               ; To Clock                                                                                                                                                                                                 ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------+----------+
; altera_reserved_tck                                                                                                                                                                                      ; altera_reserved_tck                                                                                                                                                                                      ; 21273      ; 2        ; 65       ; 0        ;
; clk125_pll|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk                                                                                                                                  ; altera_reserved_tck                                                                                                                                                                                      ; false path ; 0        ; 0        ; 0        ;
; altera_reserved_tck                                                                                                                                                                                      ; clk125_pll|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk                                                                                                                                  ; false path ; 0        ; 0        ; 0        ;
; clk125_pll|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk                                                                                                                                  ; clk125_pll|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk                                                                                                                                  ; 26094      ; 0        ; 0        ; 0        ;
; clk_lvds_i                                                                                                                                                                                               ; clk125_pll|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk                                                                                                                                  ; false path ; 0        ; 0        ; 0        ;
; gclk0_148m50_i                                                                                                                                                                                           ; clk125_pll|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk                                                                                                                                  ; false path ; 0        ; 0        ; 0        ;
; sdi_tx_phy|xcvr_native_avgz_0|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[1] ; clk125_pll|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk                                                                                                                                  ; false path ; 0        ; 0        ; 0        ;
; clk125_pll|pll_0|altera_pll_i|general[2].gpll~PLL_OUTPUT_COUNTER|divclk                                                                                                                                  ; clk125_pll|pll_0|altera_pll_i|general[2].gpll~PLL_OUTPUT_COUNTER|divclk                                                                                                                                  ; 29         ; 0        ; 0        ; 0        ;
; clk_lvds_i                                                                                                                                                                                               ; clk_lvds_i                                                                                                                                                                                               ; 2088       ; 0        ; 0        ; 0        ;
; gclk0_148m50_i                                                                                                                                                                                           ; gclk0_148m50_i                                                                                                                                                                                           ; 3          ; 0        ; 0        ; 0        ;
; memrefclk_i                                                                                                                                                                                              ; memrefclk_i                                                                                                                                                                                              ; 73         ; 0        ; 0        ; 0        ;
; clk125_pll|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk                                                                                                                                  ; sdi_tx_phy|xcvr_native_avgz_0|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[1] ; false path ; 0        ; 0        ; 0        ;
; clk125_pll|pll_0|altera_pll_i|general[2].gpll~PLL_OUTPUT_COUNTER|divclk                                                                                                                                  ; sdi_tx_phy|xcvr_native_avgz_0|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[1] ; false path ; 0        ; 0        ; 0        ;
; sdi_tx_phy|xcvr_native_avgz_0|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[1] ; sdi_tx_phy|xcvr_native_avgz_0|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[1] ; 5714       ; 0        ; 0        ; 0        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------+----------+
; From Clock                                                                                                                                                                                               ; To Clock                                                                                                                                                                                                 ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------+----------+
; altera_reserved_tck                                                                                                                                                                                      ; altera_reserved_tck                                                                                                                                                                                      ; 21273      ; 2        ; 65       ; 0        ;
; clk125_pll|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk                                                                                                                                  ; altera_reserved_tck                                                                                                                                                                                      ; false path ; 0        ; 0        ; 0        ;
; altera_reserved_tck                                                                                                                                                                                      ; clk125_pll|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk                                                                                                                                  ; false path ; 0        ; 0        ; 0        ;
; clk125_pll|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk                                                                                                                                  ; clk125_pll|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk                                                                                                                                  ; 26094      ; 0        ; 0        ; 0        ;
; clk_lvds_i                                                                                                                                                                                               ; clk125_pll|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk                                                                                                                                  ; false path ; 0        ; 0        ; 0        ;
; gclk0_148m50_i                                                                                                                                                                                           ; clk125_pll|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk                                                                                                                                  ; false path ; 0        ; 0        ; 0        ;
; sdi_tx_phy|xcvr_native_avgz_0|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[1] ; clk125_pll|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk                                                                                                                                  ; false path ; 0        ; 0        ; 0        ;
; clk125_pll|pll_0|altera_pll_i|general[2].gpll~PLL_OUTPUT_COUNTER|divclk                                                                                                                                  ; clk125_pll|pll_0|altera_pll_i|general[2].gpll~PLL_OUTPUT_COUNTER|divclk                                                                                                                                  ; 29         ; 0        ; 0        ; 0        ;
; clk_lvds_i                                                                                                                                                                                               ; clk_lvds_i                                                                                                                                                                                               ; 2088       ; 0        ; 0        ; 0        ;
; gclk0_148m50_i                                                                                                                                                                                           ; gclk0_148m50_i                                                                                                                                                                                           ; 3          ; 0        ; 0        ; 0        ;
; memrefclk_i                                                                                                                                                                                              ; memrefclk_i                                                                                                                                                                                              ; 73         ; 0        ; 0        ; 0        ;
; clk125_pll|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk                                                                                                                                  ; sdi_tx_phy|xcvr_native_avgz_0|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[1] ; false path ; 0        ; 0        ; 0        ;
; clk125_pll|pll_0|altera_pll_i|general[2].gpll~PLL_OUTPUT_COUNTER|divclk                                                                                                                                  ; sdi_tx_phy|xcvr_native_avgz_0|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[1] ; false path ; 0        ; 0        ; 0        ;
; sdi_tx_phy|xcvr_native_avgz_0|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[1] ; sdi_tx_phy|xcvr_native_avgz_0|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[1] ; 5714       ; 0        ; 0        ; 0        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                                                                                                                                                                                               ;
+-------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------+----------+
; From Clock                                                              ; To Clock                                                                                                                                                                                                 ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------+----------+
; altera_reserved_tck                                                     ; altera_reserved_tck                                                                                                                                                                                      ; 1386       ; 0        ; 0        ; 0        ;
; altera_reserved_tck                                                     ; clk125_pll|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk                                                                                                                                  ; false path ; 0        ; 0        ; 0        ;
; clk125_pll|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; clk125_pll|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk                                                                                                                                  ; 69         ; 0        ; 0        ; 0        ;
; clk125_pll|pll_0|altera_pll_i|general[2].gpll~PLL_OUTPUT_COUNTER|divclk ; clk125_pll|pll_0|altera_pll_i|general[2].gpll~PLL_OUTPUT_COUNTER|divclk                                                                                                                                  ; 10         ; 0        ; 0        ; 0        ;
; clk_lvds_i                                                              ; clk_lvds_i                                                                                                                                                                                               ; 14         ; 0        ; 0        ; 0        ;
; memrefclk_i                                                             ; clk_lvds_i                                                                                                                                                                                               ; 2          ; 0        ; 0        ; 0        ;
; clk125_pll|pll_0|altera_pll_i|general[2].gpll~PLL_OUTPUT_COUNTER|divclk ; sdi_tx_phy|xcvr_native_avgz_0|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[1] ; false path ; 0        ; 0        ; 0        ;
+-------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------+----------+
; From Clock                                                              ; To Clock                                                                                                                                                                                                 ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------+----------+
; altera_reserved_tck                                                     ; altera_reserved_tck                                                                                                                                                                                      ; 1386       ; 0        ; 0        ; 0        ;
; altera_reserved_tck                                                     ; clk125_pll|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk                                                                                                                                  ; false path ; 0        ; 0        ; 0        ;
; clk125_pll|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; clk125_pll|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk                                                                                                                                  ; 69         ; 0        ; 0        ; 0        ;
; clk125_pll|pll_0|altera_pll_i|general[2].gpll~PLL_OUTPUT_COUNTER|divclk ; clk125_pll|pll_0|altera_pll_i|general[2].gpll~PLL_OUTPUT_COUNTER|divclk                                                                                                                                  ; 10         ; 0        ; 0        ; 0        ;
; clk_lvds_i                                                              ; clk_lvds_i                                                                                                                                                                                               ; 14         ; 0        ; 0        ; 0        ;
; memrefclk_i                                                             ; clk_lvds_i                                                                                                                                                                                               ; 2          ; 0        ; 0        ; 0        ;
; clk125_pll|pll_0|altera_pll_i|general[2].gpll~PLL_OUTPUT_COUNTER|divclk ; sdi_tx_phy|xcvr_native_avgz_0|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[1] ; false path ; 0        ; 0        ; 0        ;
+-------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 5     ; 5    ;
; Unconstrained Input Ports       ; 4     ; 4    ;
; Unconstrained Input Port Paths  ; 13    ; 13   ;
; Unconstrained Output Ports      ; 19    ; 19   ;
; Unconstrained Output Port Paths ; 19    ; 19   ;
+---------------------------------+-------+------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------+---------------+
; Target                                                                                                                                                                                                   ; Clock                                                                                                                                                                                                    ; Type      ; Status        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------+---------------+
; altera_reserved_tck                                                                                                                                                                                      ; altera_reserved_tck                                                                                                                                                                                      ; Base      ; Constrained   ;
; clk125_pll|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]                                                                                                                                    ; clk125_pll|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]                                                                                                                                    ; Generated ; Constrained   ;
; clk125_pll|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk                                                                                                                                  ; clk125_pll|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk                                                                                                                                  ; Generated ; Constrained   ;
; clk125_pll|pll_0|altera_pll_i|general[2].gpll~PLL_OUTPUT_COUNTER|divclk                                                                                                                                  ; clk125_pll|pll_0|altera_pll_i|general[2].gpll~PLL_OUTPUT_COUNTER|divclk                                                                                                                                  ; Generated ; Constrained   ;
; clk_lvds_i                                                                                                                                                                                               ; clk_lvds_i                                                                                                                                                                                               ; Base      ; Constrained   ;
; egress_refclk_i                                                                                                                                                                                          ; egress_refclk_0                                                                                                                                                                                          ; Base      ; Constrained   ;
; gclk0_148m50_i                                                                                                                                                                                           ; gclk0_148m50_i                                                                                                                                                                                           ; Base      ; Constrained   ;
; gclk1_148m50_i                                                                                                                                                                                           ; gclk1_148m50_i                                                                                                                                                                                           ; Base      ; Constrained   ;
; memrefclk_i                                                                                                                                                                                              ; memrefclk_i                                                                                                                                                                                              ; Base      ; Constrained   ;
; sdi_tx_phy|xcvr_native_avgz_0|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_tx_pcs|wys|txclkout                        ; sdi_tx_phy|xcvr_native_avgz_0|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_tx_pcs|wys|txclkout                        ; Generated ; Constrained   ;
; sdi_tx_phy|xcvr_native_avgz_0|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|cpulse  ; sdi_tx_phy|xcvr_native_avgz_0|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|cpulse  ; Generated ; Constrained   ;
; sdi_tx_phy|xcvr_native_avgz_0|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|hfclkp  ; sdi_tx_phy|xcvr_native_avgz_0|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|hfclkp  ; Generated ; Constrained   ;
; sdi_tx_phy|xcvr_native_avgz_0|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkp  ; sdi_tx_phy|xcvr_native_avgz_0|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkp  ; Generated ; Constrained   ;
; sdi_tx_phy|xcvr_native_avgz_0|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[0] ; sdi_tx_phy|xcvr_native_avgz_0|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[0] ; Generated ; Constrained   ;
; sdi_tx_phy|xcvr_native_avgz_0|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[1] ; sdi_tx_phy|xcvr_native_avgz_0|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[1] ; Generated ; Constrained   ;
; sdi_tx_phy|xcvr_native_avgz_0|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[2] ; sdi_tx_phy|xcvr_native_avgz_0|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[2] ; Generated ; Constrained   ;
; sdi_tx_phy|xcvr_native_avgz_0|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_plls.gen_tx_plls.tx_plls|pll[0].pll.atx_pll.tx_pll|clk010g                                                           ; sdi_tx_phy|xcvr_native_avgz_0|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_plls.gen_tx_plls.tx_plls|pll[0].pll.atx_pll.tx_pll|clk010g                                                           ; Generated ; Constrained   ;
; ultrix_iob:ultrix_iob|ref_select:ref_select_tx|FLOPPED.FLOPPED.ifs_ref_f.vcxo_hd_148m35                                                                                                                  ;                                                                                                                                                                                                          ; Base      ; Unconstrained ;
; ultrix_iob:ultrix_iob|sdi12_tx_hac:sdi12_tx0|sdi12_pfd:sdi12_pfd|refclk_div                                                                                                                              ;                                                                                                                                                                                                          ; Base      ; Unconstrained ;
; ultrix_iob:ultrix_iob|sdi12_tx_hac:sdi12_tx0|sdi12_pfd:sdi12_pfd|vcoclk_div                                                                                                                              ;                                                                                                                                                                                                          ; Base      ; Unconstrained ;
; ultrix_iob:ultrix_iob|tpg_bars:tpg_bars|tx_fvht_d[1]                                                                                                                                                     ;                                                                                                                                                                                                          ; Base      ; Unconstrained ;
; ultrix_iob:ultrix_iob|tpg_bars:tpg_bars|tx_fvht_d[2]                                                                                                                                                     ;                                                                                                                                                                                                          ; Base      ; Unconstrained ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------+---------------+


+----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                          ;
+-------------+--------------------------------------------------------------------------------------+
; Input Port  ; Comment                                                                              ;
+-------------+--------------------------------------------------------------------------------------+
; clkmux_in_i ; Partially constrained                                                                ;
; gblrst_n_i  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triga_i[0]  ; Partially constrained                                                                ;
; triga_i[1]  ; Partially constrained                                                                ;
+-------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                            ;
+---------------+---------------------------------------------------------------------------------------+
; Output Port   ; Comment                                                                               ;
+---------------+---------------------------------------------------------------------------------------+
; dpaclk_sel_o  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vcxo_dn_o[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vcxo_dn_o[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vcxo_dn_o[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vcxo_dn_o[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vcxo_dn_o[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vcxo_dn_o[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vcxo_fs_o[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vcxo_fs_o[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vcxo_fs_o[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vcxo_fs_o[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vcxo_fs_o[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vcxo_fs_o[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vcxo_up_o[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vcxo_up_o[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vcxo_up_o[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vcxo_up_o[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vcxo_up_o[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vcxo_up_o[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------+---------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                          ;
+-------------+--------------------------------------------------------------------------------------+
; Input Port  ; Comment                                                                              ;
+-------------+--------------------------------------------------------------------------------------+
; clkmux_in_i ; Partially constrained                                                                ;
; gblrst_n_i  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; triga_i[0]  ; Partially constrained                                                                ;
; triga_i[1]  ; Partially constrained                                                                ;
+-------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                            ;
+---------------+---------------------------------------------------------------------------------------+
; Output Port   ; Comment                                                                               ;
+---------------+---------------------------------------------------------------------------------------+
; dpaclk_sel_o  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vcxo_dn_o[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vcxo_dn_o[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vcxo_dn_o[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vcxo_dn_o[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vcxo_dn_o[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vcxo_dn_o[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vcxo_fs_o[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vcxo_fs_o[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vcxo_fs_o[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vcxo_fs_o[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vcxo_fs_o[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vcxo_fs_o[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vcxo_up_o[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vcxo_up_o[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vcxo_up_o[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vcxo_up_o[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vcxo_up_o[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vcxo_up_o[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 23.1std.1 Build 993 05/14/2024 SC Standard Edition
    Info: Processing started: Sun Sep 29 11:09:41 2024
Info: Command: quartus_sta hack_the_hill -c hack_the_hill
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): The Timing Analyzer is analyzing 44 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity alt_xcvr_resync
        Info (332166): set regs [get_registers -nowarn *alt_xcvr_resync*sync_r[0]]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
    Info (332165): Entity fifo_cdc_align
        Info (332166): set_net_delay -from [get_registers *w*_x* ] -to [get_registers *w*_cdc*] -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.6
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'fpga_top.sdc'
Info (332104): Reading SDC File: 'fpga_bot.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {sdi_tx_phy|xcvr_native_avgz_0|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_plls.gen_tx_plls.tx_plls|pll[0].pll.atx_pll.tx_pll|refclklc} -multiply_by 40 -duty_cycle 50.00 -name {sdi_tx_phy|xcvr_native_avgz_0|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_plls.gen_tx_plls.tx_plls|pll[0].pll.atx_pll.tx_pll|clk010g} {sdi_tx_phy|xcvr_native_avgz_0|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_plls.gen_tx_plls.tx_plls|pll[0].pll.atx_pll.tx_pll|clk010g}
    Info (332110): create_generated_clock -source {sdi_tx_phy|xcvr_native_avgz_0|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|clklcb} -divide_by 5 -duty_cycle 50.00 -name {sdi_tx_phy|xcvr_native_avgz_0|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|cpulse} {sdi_tx_phy|xcvr_native_avgz_0|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|cpulse}
    Info (332110): create_generated_clock -source {sdi_tx_phy|xcvr_native_avgz_0|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|clklcb} -duty_cycle 50.00 -name {sdi_tx_phy|xcvr_native_avgz_0|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|hfclkp} {sdi_tx_phy|xcvr_native_avgz_0|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|hfclkp}
    Info (332110): create_generated_clock -source {sdi_tx_phy|xcvr_native_avgz_0|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|clklcb} -divide_by 5 -duty_cycle 50.00 -name {sdi_tx_phy|xcvr_native_avgz_0|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkp} {sdi_tx_phy|xcvr_native_avgz_0|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkp}
    Info (332110): create_generated_clock -source {sdi_tx_phy|xcvr_native_avgz_0|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|clklcb} -divide_by 10 -duty_cycle 50.00 -name {sdi_tx_phy|xcvr_native_avgz_0|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[0]} {sdi_tx_phy|xcvr_native_avgz_0|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[0]}
    Info (332110): create_generated_clock -source {sdi_tx_phy|xcvr_native_avgz_0|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|clklcb} -divide_by 20 -duty_cycle 50.00 -name {sdi_tx_phy|xcvr_native_avgz_0|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[1]} {sdi_tx_phy|xcvr_native_avgz_0|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[1]}
    Info (332110): create_generated_clock -source {sdi_tx_phy|xcvr_native_avgz_0|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|clklcb} -divide_by 40 -duty_cycle 50.00 -name {sdi_tx_phy|xcvr_native_avgz_0|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[2]} {sdi_tx_phy|xcvr_native_avgz_0|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[2]}
    Info (332110): create_generated_clock -source {sdi_tx_phy|xcvr_native_avgz_0|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_tx_pcs|wys|txpmaclk} -duty_cycle 50.00 -name {sdi_tx_phy|xcvr_native_avgz_0|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_tx_pcs|wys|txclkout} {sdi_tx_phy|xcvr_native_avgz_0|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_tx_pcs|wys|txclkout}
    Info (332110): create_generated_clock -source {clk125_pll|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin} -divide_by 2 -multiply_by 24 -duty_cycle 50.00 -name {clk125_pll|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]} {clk125_pll|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]}
    Info (332110): create_generated_clock -source {clk125_pll|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|vco0ph[0]} -divide_by 5 -duty_cycle 50.00 -name {clk125_pll|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk} {clk125_pll|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}
    Info (332110): create_generated_clock -source {clk125_pll|pll_0|altera_pll_i|general[2].gpll~PLL_OUTPUT_COUNTER|vco0ph[0]} -divide_by 12 -duty_cycle 50.00 -name {clk125_pll|pll_0|altera_pll_i|general[2].gpll~PLL_OUTPUT_COUNTER|divclk} {clk125_pll|pll_0|altera_pll_i|general[2].gpll~PLL_OUTPUT_COUNTER|divclk}
    Info (332110): set_max_delay -to [get_ports { s5_iob_sdi_tx:sdi_tx_phy|altera_xcvr_native_sv:xcvr_native_avgz_0|sv_xcvr_native:gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[0].inst_sv_pcs_ch|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface|asynchdatain }] 20.000
    Info (332110): set_min_delay -to [get_ports { s5_iob_sdi_tx:sdi_tx_phy|altera_xcvr_native_sv:xcvr_native_avgz_0|sv_xcvr_native:gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[0].inst_sv_pcs_ch|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface|asynchdatain }] -10.000
    Info (332110): set_false_path -from [get_pins { sdi_tx_phy|xcvr_native_avgz_0|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_tx_pld_pcs_interface|pld10gtxclkout~CLKENA0|inclk}]
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332174): Ignored filter at fpga_bot.sdc(80): clk125_pll|pll_0|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk could not be matched with a clock File: C:/Users/25820/Documents/Quartus/hack_the_hill_restored/fpga_bot.sdc Line: 80
Warning (332174): Ignored filter at fpga_bot.sdc(80): clk125_pll|pll_0|altera_pll_i|general[3].gpll~PLL_OUTPUT_COUNTER|divclk could not be matched with a clock File: C:/Users/25820/Documents/Quartus/hack_the_hill_restored/fpga_bot.sdc Line: 80
Warning (332174): Ignored filter at fpga_bot.sdc(80): sdi_rx_phy|*|clkout could not be matched with a clock File: C:/Users/25820/Documents/Quartus/hack_the_hill_restored/fpga_bot.sdc Line: 80
Warning (332174): Ignored filter at fpga_bot.sdc(80): sdi_tx_phy|*|pmatestbussel could not be matched with a clock File: C:/Users/25820/Documents/Quartus/hack_the_hill_restored/fpga_bot.sdc Line: 80
Warning (332054): Assignment set_clock_groups is accepted but has some problems at fpga_bot.sdc(80): Argument -group with value clk125_pll|pll_0|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk   could not match any element of the following types: ( clk ) File: C:/Users/25820/Documents/Quartus/hack_the_hill_restored/fpga_bot.sdc Line: 80
    Info (332050): set_clock_groups -asynchronous \
  -group {altera_reserved_tck \
         } \
  -group {clk125_pll|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0] \
         } \
  -group {clk125_pll|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk \
         } \
  -group {clk125_pll|pll_0|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk \
         } \
  -group {clk125_pll|pll_0|altera_pll_i|general[2].gpll~PLL_OUTPUT_COUNTER|divclk \
         } \
  -group {clk125_pll|pll_0|altera_pll_i|general[3].gpll~PLL_OUTPUT_COUNTER|divclk \
         } \
  -group {egress_refclk_0 \
          sdi_tx_phy|*|txclkout \
          sdi_tx_phy|*|clk010g \
          sdi_tx_phy|*|cpulse \
          sdi_tx_phy|*|hfclkp \
          sdi_tx_phy|*|lfclkp \
          sdi_tx_phy|*|pclk[0] \
          sdi_tx_phy|*|pclk[1] \
          sdi_tx_phy|*|pclk[2] \
          sdi_rx_phy|*|clkout \
         } \
  -group {clk_lvds_i \
         } \
  -group {gclk0_148m50_i \
          gclk1_148m50_i \
         } \
  -group {sdi_tx_phy|*|pmatestbussel } \
 File: C:/Users/25820/Documents/Quartus/hack_the_hill_restored/fpga_bot.sdc Line: 80
Warning (332054): Assignment set_clock_groups is accepted but has some problems at fpga_bot.sdc(80): Argument -group with value clk125_pll|pll_0|altera_pll_i|general[3].gpll~PLL_OUTPUT_COUNTER|divclk   could not match any element of the following types: ( clk ) File: C:/Users/25820/Documents/Quartus/hack_the_hill_restored/fpga_bot.sdc Line: 80
Warning (332054): Assignment set_clock_groups is accepted but has some problems at fpga_bot.sdc(80): Argument -group with value sdi_tx_phy|*|pmatestbussel  could not match any element of the following types: ( clk ) File: C:/Users/25820/Documents/Quartus/hack_the_hill_restored/fpga_bot.sdc Line: 80
Warning (332174): Ignored filter at fpga_bot.sdc(116): global_reset_gen:global_reset_gen|reset_n_o could not be matched with a register File: C:/Users/25820/Documents/Quartus/hack_the_hill_restored/fpga_bot.sdc Line: 116
Warning (332049): Ignored set_false_path at fpga_bot.sdc(116): Argument <from> is an empty collection File: C:/Users/25820/Documents/Quartus/hack_the_hill_restored/fpga_bot.sdc Line: 116
    Info (332050): set_false_path -from [get_registers {global_reset_gen:global_reset_gen|reset_n_o}] File: C:/Users/25820/Documents/Quartus/hack_the_hill_restored/fpga_bot.sdc Line: 116
Warning (332174): Ignored filter at fpga_bot.sdc(127): tpg_top:tpg_top|ifs_sdi_flop:ifs_sdi_flop_tpg|NORMAL.NORMAL.sdi_f.fmt[*] could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/Users/25820/Documents/Quartus/hack_the_hill_restored/fpga_bot.sdc Line: 127
Warning (332049): Ignored set_multicycle_path at fpga_bot.sdc(127): Argument <from> is not an object ID File: C:/Users/25820/Documents/Quartus/hack_the_hill_restored/fpga_bot.sdc Line: 127
    Info (332050): set_multicycle_path -from {tpg_top:tpg_top|ifs_sdi_flop:ifs_sdi_flop_tpg|NORMAL.NORMAL.sdi_f.fmt[*]} -setup 3   File: C:/Users/25820/Documents/Quartus/hack_the_hill_restored/fpga_bot.sdc Line: 127
Warning (332049): Ignored set_multicycle_path at fpga_bot.sdc(128): Argument <from> is not an object ID File: C:/Users/25820/Documents/Quartus/hack_the_hill_restored/fpga_bot.sdc Line: 128
    Info (332050): set_multicycle_path -from {tpg_top:tpg_top|ifs_sdi_flop:ifs_sdi_flop_tpg|NORMAL.NORMAL.sdi_f.fmt[*]} -hold 2   File: C:/Users/25820/Documents/Quartus/hack_the_hill_restored/fpga_bot.sdc Line: 128
Warning (332060): Node: ultrix_iob:ultrix_iob|tpg_bars:tpg_bars|tx_fvht_d[1] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch video_uut:video_uut|signalModifier:image2Modifier|downCounterSetStart:delayer|counter[1]~45 is being clocked by ultrix_iob:ultrix_iob|tpg_bars:tpg_bars|tx_fvht_d[1]
Warning (332060): Node: ultrix_iob:ultrix_iob|tpg_bars:tpg_bars|tx_fvht_d[2] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch video_uut:video_uut|verticalModifier:image1Vmod|downCounterSetStart:delayer|counter[5]~21 is being clocked by ultrix_iob:ultrix_iob|tpg_bars:tpg_bars|tx_fvht_d[2]
Warning (332060): Node: ultrix_iob:ultrix_iob|sdi12_tx_hac:sdi12_tx0|sdi12_pfd:sdi12_pfd|refclk_div was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register ultrix_iob:ultrix_iob|sdi12_tx_hac:sdi12_tx0|sdi12_pfd:sdi12_pfd|up_it is being clocked by ultrix_iob:ultrix_iob|sdi12_tx_hac:sdi12_tx0|sdi12_pfd:sdi12_pfd|refclk_div
Warning (332060): Node: ultrix_iob:ultrix_iob|ref_select:ref_select_tx|FLOPPED.FLOPPED.ifs_ref_f.vcxo_hd_148m35 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register ultrix_iob:ultrix_iob|sdi12_tx_hac:sdi12_tx0|sdi12_pfd:sdi12_pfd|refclk_div is being clocked by ultrix_iob:ultrix_iob|ref_select:ref_select_tx|FLOPPED.FLOPPED.ifs_ref_f.vcxo_hd_148m35
Warning (332060): Node: ultrix_iob:ultrix_iob|sdi12_tx_hac:sdi12_tx0|sdi12_pfd:sdi12_pfd|vcoclk_div was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register ultrix_iob:ultrix_iob|sdi12_tx_hac:sdi12_tx0|sdi12_pfd:sdi12_pfd|dn_it is being clocked by ultrix_iob:ultrix_iob|sdi12_tx_hac:sdi12_tx0|sdi12_pfd:sdi12_pfd|vcoclk_div
Info (332097): The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network.
    Info (332098): From: clk125_pll|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin  to: clk125_pll:clk125_pll|clk125_pll_pll_0:pll_0|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLLFBCLKID
    Info (332098): From: s5_iob_sdi_tx:sdi_tx_phy|altera_xcvr_native_sv:xcvr_native_avgz_0|sv_xcvr_native:gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|sv_pma:inst_sv_pma|sv_tx_pma:tx_pma.sv_tx_pma_inst|sv_tx_pma_ch:tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0  to: s5_iob_sdi_tx:sdi_tx_phy|altera_xcvr_native_sv:xcvr_native_avgz_0|sv_xcvr_native:gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|sv_pma:inst_sv_pma|sv_tx_pma:tx_pma.sv_tx_pma_inst|sv_tx_pma_ch:tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA75
    Info (332098): From: sdi_tx_phy|xcvr_native_avgz_0|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_tx_pcs|wys|txpldclk  to: s5_iob_sdi_tx:sdi_tx_phy|altera_xcvr_native_sv:xcvr_native_avgz_0|sv_xcvr_native:gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[0].inst_sv_pcs_ch|sv_hssi_10g_tx_pcs_rbc:inst_sv_hssi_10g_tx_pcs|syncdatain
    Info (332098): From: sdi_tx_phy|xcvr_native_avgz_0|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_tx_pcs|wys|txpmaclk  to: s5_iob_sdi_tx:sdi_tx_phy|altera_xcvr_native_sv:xcvr_native_avgz_0|sv_xcvr_native:gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[0].inst_sv_pcs_ch|sv_hssi_10g_tx_pcs_rbc:inst_sv_hssi_10g_tx_pcs|wys~SYNC_DATA_REG7
    Info (332098): From: sdi_tx_phy|xcvr_native_avgz_0|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_pma_ser|pclk[1]  to: s5_iob_sdi_tx:sdi_tx_phy|altera_xcvr_native_sv:xcvr_native_avgz_0|sv_xcvr_native:gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|sv_pma:inst_sv_pma|sv_tx_pma:tx_pma.sv_tx_pma_inst|sv_tx_pma_ch:tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 850mV 85C Model
Info (332146): Worst-case setup slack is 0.506
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.506               0.000 clk125_pll|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):     0.547               0.000 sdi_tx_phy|xcvr_native_avgz_0|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[1] 
    Info (332119):     3.791               0.000 memrefclk_i 
    Info (332119):     4.008               0.000 clk_lvds_i 
    Info (332119):     5.814               0.000 gclk0_148m50_i 
    Info (332119):     6.848               0.000 clk125_pll|pll_0|altera_pll_i|general[2].gpll~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):    13.548               0.000 n/a 
    Info (332119):    37.382               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.067
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.067               0.000 altera_reserved_tck 
    Info (332119):     0.113               0.000 clk125_pll|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):     0.148               0.000 clk125_pll|pll_0|altera_pll_i|general[2].gpll~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):     0.153               0.000 clk_lvds_i 
    Info (332119):     0.155               0.000 sdi_tx_phy|xcvr_native_avgz_0|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[1] 
    Info (332119):     0.204               0.000 memrefclk_i 
    Info (332119):     0.250               0.000 gclk0_148m50_i 
    Info (332119):    15.639               0.000 n/a 
Info (332146): Worst-case recovery slack is 1.679
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.679               0.000 clk125_pll|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):     4.918               0.000 clk_lvds_i 
    Info (332119):     7.142               0.000 clk125_pll|pll_0|altera_pll_i|general[2].gpll~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):    95.522               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.255
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.255               0.000 clk125_pll|pll_0|altera_pll_i|general[2].gpll~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):     0.264               0.000 altera_reserved_tck 
    Info (332119):     0.282               0.000 clk_lvds_i 
    Info (332119):     0.483               0.000 clk125_pll|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
Info (332146): Worst-case minimum pulse width slack is 0.084
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.084               0.000 sdi_tx_phy|xcvr_native_avgz_0|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_plls.gen_tx_plls.tx_plls|pll[0].pll.atx_pll.tx_pll|clk010g 
    Info (332119):     0.333               0.000 clk125_pll|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0] 
    Info (332119):     0.833               0.000 clk125_pll|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):     0.867               0.000 sdi_tx_phy|xcvr_native_avgz_0|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[1] 
    Info (332119):     2.865               0.000 clk_lvds_i 
    Info (332119):     2.877               0.000 gclk0_148m50_i 
    Info (332119):     3.367               0.000 egress_refclk_0 
    Info (332119):     3.455               0.000 clk125_pll|pll_0|altera_pll_i|general[2].gpll~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):     3.504               0.000 memrefclk_i 
    Info (332119):    49.137               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 73 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 73
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 3.222 ns
    Info (332114): 
Info: Analyzing Slow 850mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: ultrix_iob:ultrix_iob|tpg_bars:tpg_bars|tx_fvht_d[1] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch video_uut:video_uut|signalModifier:image2Modifier|downCounterSetStart:delayer|counter[1]~45 is being clocked by ultrix_iob:ultrix_iob|tpg_bars:tpg_bars|tx_fvht_d[1]
Warning (332060): Node: ultrix_iob:ultrix_iob|tpg_bars:tpg_bars|tx_fvht_d[2] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch video_uut:video_uut|verticalModifier:image1Vmod|downCounterSetStart:delayer|counter[5]~21 is being clocked by ultrix_iob:ultrix_iob|tpg_bars:tpg_bars|tx_fvht_d[2]
Warning (332060): Node: ultrix_iob:ultrix_iob|sdi12_tx_hac:sdi12_tx0|sdi12_pfd:sdi12_pfd|refclk_div was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register ultrix_iob:ultrix_iob|sdi12_tx_hac:sdi12_tx0|sdi12_pfd:sdi12_pfd|up_it is being clocked by ultrix_iob:ultrix_iob|sdi12_tx_hac:sdi12_tx0|sdi12_pfd:sdi12_pfd|refclk_div
Warning (332060): Node: ultrix_iob:ultrix_iob|ref_select:ref_select_tx|FLOPPED.FLOPPED.ifs_ref_f.vcxo_hd_148m35 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register ultrix_iob:ultrix_iob|sdi12_tx_hac:sdi12_tx0|sdi12_pfd:sdi12_pfd|refclk_div is being clocked by ultrix_iob:ultrix_iob|ref_select:ref_select_tx|FLOPPED.FLOPPED.ifs_ref_f.vcxo_hd_148m35
Warning (332060): Node: ultrix_iob:ultrix_iob|sdi12_tx_hac:sdi12_tx0|sdi12_pfd:sdi12_pfd|vcoclk_div was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register ultrix_iob:ultrix_iob|sdi12_tx_hac:sdi12_tx0|sdi12_pfd:sdi12_pfd|dn_it is being clocked by ultrix_iob:ultrix_iob|sdi12_tx_hac:sdi12_tx0|sdi12_pfd:sdi12_pfd|vcoclk_div
Info (332097): The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network.
    Info (332098): From: clk125_pll|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin  to: clk125_pll:clk125_pll|clk125_pll_pll_0:pll_0|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLLFBCLKID
    Info (332098): From: s5_iob_sdi_tx:sdi_tx_phy|altera_xcvr_native_sv:xcvr_native_avgz_0|sv_xcvr_native:gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|sv_pma:inst_sv_pma|sv_tx_pma:tx_pma.sv_tx_pma_inst|sv_tx_pma_ch:tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0  to: s5_iob_sdi_tx:sdi_tx_phy|altera_xcvr_native_sv:xcvr_native_avgz_0|sv_xcvr_native:gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|sv_pma:inst_sv_pma|sv_tx_pma:tx_pma.sv_tx_pma_inst|sv_tx_pma_ch:tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA75
    Info (332098): From: sdi_tx_phy|xcvr_native_avgz_0|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_tx_pcs|wys|txpldclk  to: s5_iob_sdi_tx:sdi_tx_phy|altera_xcvr_native_sv:xcvr_native_avgz_0|sv_xcvr_native:gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[0].inst_sv_pcs_ch|sv_hssi_10g_tx_pcs_rbc:inst_sv_hssi_10g_tx_pcs|syncdatain
    Info (332098): From: sdi_tx_phy|xcvr_native_avgz_0|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_tx_pcs|wys|txpmaclk  to: s5_iob_sdi_tx:sdi_tx_phy|altera_xcvr_native_sv:xcvr_native_avgz_0|sv_xcvr_native:gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[0].inst_sv_pcs_ch|sv_hssi_10g_tx_pcs_rbc:inst_sv_hssi_10g_tx_pcs|wys~SYNC_DATA_REG7
    Info (332098): From: sdi_tx_phy|xcvr_native_avgz_0|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_pma_ser|pclk[1]  to: s5_iob_sdi_tx:sdi_tx_phy|altera_xcvr_native_sv:xcvr_native_avgz_0|sv_xcvr_native:gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|sv_pma:inst_sv_pma|sv_tx_pma:tx_pma.sv_tx_pma_inst|sv_tx_pma_ch:tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 0.648
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.648               0.000 clk125_pll|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):     0.784               0.000 sdi_tx_phy|xcvr_native_avgz_0|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[1] 
    Info (332119):     4.100               0.000 clk_lvds_i 
    Info (332119):     4.155               0.000 memrefclk_i 
    Info (332119):     5.848               0.000 gclk0_148m50_i 
    Info (332119):     6.903               0.000 clk125_pll|pll_0|altera_pll_i|general[2].gpll~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):    13.549               0.000 n/a 
    Info (332119):    37.587               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.085
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.085               0.000 altera_reserved_tck 
    Info (332119):     0.155               0.000 clk125_pll|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):     0.171               0.000 sdi_tx_phy|xcvr_native_avgz_0|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[1] 
    Info (332119):     0.218               0.000 clk125_pll|pll_0|altera_pll_i|general[2].gpll~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):     0.233               0.000 clk_lvds_i 
    Info (332119):     0.261               0.000 memrefclk_i 
    Info (332119):     0.319               0.000 gclk0_148m50_i 
    Info (332119):    15.664               0.000 n/a 
Info (332146): Worst-case recovery slack is 1.805
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.805               0.000 clk125_pll|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):     5.040               0.000 clk_lvds_i 
    Info (332119):     7.269               0.000 clk125_pll|pll_0|altera_pll_i|general[2].gpll~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):    95.799               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.305
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.305               0.000 clk125_pll|pll_0|altera_pll_i|general[2].gpll~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):     0.330               0.000 altera_reserved_tck 
    Info (332119):     0.332               0.000 clk_lvds_i 
    Info (332119):     0.528               0.000 clk125_pll|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
Info (332146): Worst-case minimum pulse width slack is 0.084
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.084               0.000 sdi_tx_phy|xcvr_native_avgz_0|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_plls.gen_tx_plls.tx_plls|pll[0].pll.atx_pll.tx_pll|clk010g 
    Info (332119):     0.333               0.000 clk125_pll|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0] 
    Info (332119):     0.833               0.000 clk125_pll|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):     0.844               0.000 sdi_tx_phy|xcvr_native_avgz_0|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[1] 
    Info (332119):     2.864               0.000 clk_lvds_i 
    Info (332119):     2.874               0.000 gclk0_148m50_i 
    Info (332119):     3.367               0.000 egress_refclk_0 
    Info (332119):     3.448               0.000 clk125_pll|pll_0|altera_pll_i|general[2].gpll~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):     3.502               0.000 memrefclk_i 
    Info (332119):    49.293               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 73 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 73
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 3.496 ns
    Info (332114): 
Info: Analyzing Fast 850mV 0C Model
Warning (332060): Node: ultrix_iob:ultrix_iob|tpg_bars:tpg_bars|tx_fvht_d[1] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch video_uut:video_uut|signalModifier:image2Modifier|downCounterSetStart:delayer|counter[1]~45 is being clocked by ultrix_iob:ultrix_iob|tpg_bars:tpg_bars|tx_fvht_d[1]
Warning (332060): Node: ultrix_iob:ultrix_iob|tpg_bars:tpg_bars|tx_fvht_d[2] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch video_uut:video_uut|verticalModifier:image1Vmod|downCounterSetStart:delayer|counter[5]~21 is being clocked by ultrix_iob:ultrix_iob|tpg_bars:tpg_bars|tx_fvht_d[2]
Warning (332060): Node: ultrix_iob:ultrix_iob|sdi12_tx_hac:sdi12_tx0|sdi12_pfd:sdi12_pfd|refclk_div was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register ultrix_iob:ultrix_iob|sdi12_tx_hac:sdi12_tx0|sdi12_pfd:sdi12_pfd|up_it is being clocked by ultrix_iob:ultrix_iob|sdi12_tx_hac:sdi12_tx0|sdi12_pfd:sdi12_pfd|refclk_div
Warning (332060): Node: ultrix_iob:ultrix_iob|ref_select:ref_select_tx|FLOPPED.FLOPPED.ifs_ref_f.vcxo_hd_148m35 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register ultrix_iob:ultrix_iob|sdi12_tx_hac:sdi12_tx0|sdi12_pfd:sdi12_pfd|refclk_div is being clocked by ultrix_iob:ultrix_iob|ref_select:ref_select_tx|FLOPPED.FLOPPED.ifs_ref_f.vcxo_hd_148m35
Warning (332060): Node: ultrix_iob:ultrix_iob|sdi12_tx_hac:sdi12_tx0|sdi12_pfd:sdi12_pfd|vcoclk_div was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register ultrix_iob:ultrix_iob|sdi12_tx_hac:sdi12_tx0|sdi12_pfd:sdi12_pfd|dn_it is being clocked by ultrix_iob:ultrix_iob|sdi12_tx_hac:sdi12_tx0|sdi12_pfd:sdi12_pfd|vcoclk_div
Info (332097): The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network.
    Info (332098): From: clk125_pll|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin  to: clk125_pll:clk125_pll|clk125_pll_pll_0:pll_0|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLLFBCLKID
    Info (332098): From: s5_iob_sdi_tx:sdi_tx_phy|altera_xcvr_native_sv:xcvr_native_avgz_0|sv_xcvr_native:gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|sv_pma:inst_sv_pma|sv_tx_pma:tx_pma.sv_tx_pma_inst|sv_tx_pma_ch:tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0  to: s5_iob_sdi_tx:sdi_tx_phy|altera_xcvr_native_sv:xcvr_native_avgz_0|sv_xcvr_native:gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|sv_pma:inst_sv_pma|sv_tx_pma:tx_pma.sv_tx_pma_inst|sv_tx_pma_ch:tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA75
    Info (332098): From: sdi_tx_phy|xcvr_native_avgz_0|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_tx_pcs|wys|txpldclk  to: s5_iob_sdi_tx:sdi_tx_phy|altera_xcvr_native_sv:xcvr_native_avgz_0|sv_xcvr_native:gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[0].inst_sv_pcs_ch|sv_hssi_10g_tx_pcs_rbc:inst_sv_hssi_10g_tx_pcs|syncdatain
    Info (332098): From: sdi_tx_phy|xcvr_native_avgz_0|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pcs|ch[0].inst_sv_pcs_ch|inst_sv_hssi_10g_tx_pcs|wys|txpmaclk  to: s5_iob_sdi_tx:sdi_tx_phy|altera_xcvr_native_sv:xcvr_native_avgz_0|sv_xcvr_native:gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|sv_pcs:inst_sv_pcs|sv_pcs_ch:ch[0].inst_sv_pcs_ch|sv_hssi_10g_tx_pcs_rbc:inst_sv_hssi_10g_tx_pcs|wys~SYNC_DATA_REG7
    Info (332098): From: sdi_tx_phy|xcvr_native_avgz_0|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_pma_ser|pclk[1]  to: s5_iob_sdi_tx:sdi_tx_phy|altera_xcvr_native_sv:xcvr_native_avgz_0|sv_xcvr_native:gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|sv_pma:inst_sv_pma|sv_tx_pma:tx_pma.sv_tx_pma_inst|sv_tx_pma_ch:tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 1.749
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.749               0.000 clk125_pll|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):     1.862               0.000 sdi_tx_phy|xcvr_native_avgz_0|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[1] 
    Info (332119):     5.499               0.000 clk_lvds_i 
    Info (332119):     5.664               0.000 memrefclk_i 
    Info (332119):     6.374               0.000 gclk0_148m50_i 
    Info (332119):     7.569               0.000 clk125_pll|pll_0|altera_pll_i|general[2].gpll~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):    15.847               0.000 n/a 
    Info (332119):    40.388               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.008
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.008               0.000 altera_reserved_tck 
    Info (332119):     0.077               0.000 sdi_tx_phy|xcvr_native_avgz_0|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[1] 
    Info (332119):     0.115               0.000 clk125_pll|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):     0.125               0.000 clk_lvds_i 
    Info (332119):     0.132               0.000 memrefclk_i 
    Info (332119):     0.142               0.000 clk125_pll|pll_0|altera_pll_i|general[2].gpll~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):     0.193               0.000 gclk0_148m50_i 
    Info (332119):    13.649               0.000 n/a 
Info (332146): Worst-case recovery slack is 2.417
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.417               0.000 clk125_pll|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):     5.991               0.000 clk_lvds_i 
    Info (332119):     7.625               0.000 clk125_pll|pll_0|altera_pll_i|general[2].gpll~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):    97.249               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.186
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.186               0.000 clk125_pll|pll_0|altera_pll_i|general[2].gpll~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):     0.202               0.000 clk_lvds_i 
    Info (332119):     0.210               0.000 altera_reserved_tck 
    Info (332119):     0.326               0.000 clk125_pll|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
Info (332146): Worst-case minimum pulse width slack is 0.084
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.084               0.000 sdi_tx_phy|xcvr_native_avgz_0|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_plls.gen_tx_plls.tx_plls|pll[0].pll.atx_pll.tx_pll|clk010g 
    Info (332119):     0.333               0.000 clk125_pll|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0] 
    Info (332119):     0.905               0.000 sdi_tx_phy|xcvr_native_avgz_0|gen_native_inst.xcvr_native_insts[0].gen_bonded_group_native.xcvr_native_inst|inst_sv_pma|tx_pma.sv_tx_pma_inst|tx_pma_insts[0].sv_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[1] 
    Info (332119):     0.935               0.000 clk125_pll|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):     3.097               0.000 clk_lvds_i 
    Info (332119):     3.100               0.000 gclk0_148m50_i 
    Info (332119):     3.367               0.000 egress_refclk_0 
    Info (332119):     3.725               0.000 memrefclk_i 
    Info (332119):     3.740               0.000 clk125_pll|pll_0|altera_pll_i|general[2].gpll~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):    48.955               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 73 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 73
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 4.895 ns
    Info (332114): 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 29 warnings
    Info: Peak virtual memory: 5923 megabytes
    Info: Processing ended: Sun Sep 29 11:09:47 2024
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:06


