[2025-09-24 02:10:14,504] Running step: step_qonnx_to_finn [1/19]
[2025-09-24 02:10:14,507] Running step: step_tidy_up [2/19]
[2025-09-24 02:10:14,618] Running step: step_streamline [3/19]
[2025-09-24 02:10:16,415] /home/dan/Projects/fpga-eeg/extern/finn/deps/qonnx/src/qonnx/transformation/infer_data_layouts.py:127: UserWarning: Assuming 4D input is NCHW
[2025-09-24 02:10:16,415]   warnings.warn("Assuming 4D input is NCHW")
[2025-09-24 02:10:16,426] Running step: step_convert_to_hw [4/19]
[2025-09-24 02:10:16,494] Running step: step_create_dataflow_partition [5/19]
[2025-09-24 02:10:16,506] Running step: step_specialize_layers [6/19]
[2025-09-24 02:10:16,517] Running step: step_target_fps_parallelization [7/19]
[2025-09-24 02:10:16,519] /home/dan/Projects/fpga-eeg/extern/finn/src/finn/transformation/fpgadataflow/set_folding.py:221: UserWarning: SetFolding doesn't know how to handle op_type StreamingMaxPool_hls
[2025-09-24 02:10:16,520]   warnings.warn("SetFolding doesn't know how to handle op_type " + op_type)
[2025-09-24 02:10:16,525] /home/dan/Projects/fpga-eeg/extern/finn/src/finn/custom_op/fpgadataflow/streamingmaxpool.py:139: UserWarning: Estimated latency for layer StreamingMaxPool_hls_0 can be lower than
[2025-09-24 02:10:16,525]              actual latency!
[2025-09-24 02:10:16,525]   warnings.warn(
[2025-09-24 02:10:16,526] /home/dan/Projects/fpga-eeg/extern/finn/src/finn/custom_op/fpgadataflow/streamingmaxpool.py:139: UserWarning: Estimated latency for layer StreamingMaxPool_hls_1 can be lower than
[2025-09-24 02:10:16,527]              actual latency!
[2025-09-24 02:10:16,527]   warnings.warn(
[2025-09-24 02:10:16,528] /home/dan/Projects/fpga-eeg/extern/finn/src/finn/custom_op/fpgadataflow/streamingmaxpool.py:139: UserWarning: Estimated latency for layer StreamingMaxPool_hls_2 can be lower than
[2025-09-24 02:10:16,528]              actual latency!
[2025-09-24 02:10:16,528]   warnings.warn(
[2025-09-24 02:10:16,529] /home/dan/Projects/fpga-eeg/extern/finn/src/finn/custom_op/fpgadataflow/streamingmaxpool.py:139: UserWarning: Estimated latency for layer StreamingMaxPool_hls_3 can be lower than
[2025-09-24 02:10:16,529]              actual latency!
[2025-09-24 02:10:16,529]   warnings.warn(
[2025-09-24 02:10:16,535] Running step: step_apply_folding_config [8/19]
[2025-09-24 02:10:16,536] Running step: step_minimize_bit_width [9/19]
[2025-09-24 02:10:16,584] Running step: step_generate_estimate_reports [10/19]
[2025-09-24 02:10:16,586] Running step: step_hw_codegen [11/19]
[2025-09-24 02:10:25,489] Running step: step_hw_ipgen [12/19]
[2025-09-24 02:12:53,757] Running step: step_set_fifo_depths [13/19]
[2025-09-24 02:12:53,855] /home/dan/Projects/fpga-eeg/extern/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for ConvolutionInputGenerator_rtl_0
[2025-09-24 02:12:53,856]   warnings.warn("Using pre-existing code for %s" % node.name)
[2025-09-24 02:12:53,857] /home/dan/Projects/fpga-eeg/extern/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for MVAU_hls_0
[2025-09-24 02:12:53,857]   warnings.warn("Using pre-existing code for %s" % node.name)
[2025-09-24 02:12:53,858] /home/dan/Projects/fpga-eeg/extern/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingMaxPool_hls_0
[2025-09-24 02:12:53,858]   warnings.warn("Using pre-existing code for %s" % node.name)
[2025-09-24 02:12:53,859] /home/dan/Projects/fpga-eeg/extern/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for Thresholding_rtl_0
[2025-09-24 02:12:53,859]   warnings.warn("Using pre-existing code for %s" % node.name)
[2025-09-24 02:12:53,859] /home/dan/Projects/fpga-eeg/extern/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for ConvolutionInputGenerator_rtl_1
[2025-09-24 02:12:53,859]   warnings.warn("Using pre-existing code for %s" % node.name)
[2025-09-24 02:12:53,861] /home/dan/Projects/fpga-eeg/extern/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for MVAU_hls_1
[2025-09-24 02:12:53,861]   warnings.warn("Using pre-existing code for %s" % node.name)
[2025-09-24 02:12:53,862] /home/dan/Projects/fpga-eeg/extern/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingMaxPool_hls_1
[2025-09-24 02:12:53,862]   warnings.warn("Using pre-existing code for %s" % node.name)
[2025-09-24 02:12:53,862] /home/dan/Projects/fpga-eeg/extern/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for Thresholding_rtl_1
[2025-09-24 02:12:53,862]   warnings.warn("Using pre-existing code for %s" % node.name)
[2025-09-24 02:12:53,863] /home/dan/Projects/fpga-eeg/extern/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for ConvolutionInputGenerator_rtl_2
[2025-09-24 02:12:53,863]   warnings.warn("Using pre-existing code for %s" % node.name)
[2025-09-24 02:12:53,864] /home/dan/Projects/fpga-eeg/extern/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for MVAU_hls_2
[2025-09-24 02:12:53,865]   warnings.warn("Using pre-existing code for %s" % node.name)
[2025-09-24 02:12:53,865] /home/dan/Projects/fpga-eeg/extern/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingMaxPool_hls_2
[2025-09-24 02:12:53,865]   warnings.warn("Using pre-existing code for %s" % node.name)
[2025-09-24 02:12:53,866] /home/dan/Projects/fpga-eeg/extern/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for Thresholding_rtl_2
[2025-09-24 02:12:53,866]   warnings.warn("Using pre-existing code for %s" % node.name)
[2025-09-24 02:12:53,866] /home/dan/Projects/fpga-eeg/extern/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for ConvolutionInputGenerator_rtl_3
[2025-09-24 02:12:53,866]   warnings.warn("Using pre-existing code for %s" % node.name)
[2025-09-24 02:12:53,868] /home/dan/Projects/fpga-eeg/extern/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for MVAU_hls_3
[2025-09-24 02:12:53,868]   warnings.warn("Using pre-existing code for %s" % node.name)
[2025-09-24 02:12:53,869] /home/dan/Projects/fpga-eeg/extern/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingMaxPool_hls_3
[2025-09-24 02:12:53,869]   warnings.warn("Using pre-existing code for %s" % node.name)
[2025-09-24 02:12:53,869] /home/dan/Projects/fpga-eeg/extern/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for Thresholding_rtl_3
[2025-09-24 02:12:53,869]   warnings.warn("Using pre-existing code for %s" % node.name)
[2025-09-24 02:12:53,870] /home/dan/Projects/fpga-eeg/extern/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for MVAU_hls_4
[2025-09-24 02:12:53,870]   warnings.warn("Using pre-existing code for %s" % node.name)
[2025-09-24 02:12:53,908] /home/dan/Projects/fpga-eeg/extern/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:74: UserWarning: Using pre-existing IP for MVAU_hls_4
[2025-09-24 02:12:53,908]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2025-09-24 02:12:53,919] /home/dan/Projects/fpga-eeg/extern/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:74: UserWarning: Using pre-existing IP for StreamingMaxPool_hls_3
[2025-09-24 02:12:53,919]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2025-09-24 02:12:53,924] /home/dan/Projects/fpga-eeg/extern/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:74: UserWarning: Using pre-existing IP for MVAU_hls_3
[2025-09-24 02:12:53,925]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2025-09-24 02:12:53,939] /home/dan/Projects/fpga-eeg/extern/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:74: UserWarning: Using pre-existing IP for StreamingMaxPool_hls_2
[2025-09-24 02:12:53,939]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2025-09-24 02:12:53,943] /home/dan/Projects/fpga-eeg/extern/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:74: UserWarning: Using pre-existing IP for MVAU_hls_2
[2025-09-24 02:12:53,943]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2025-09-24 02:12:53,959] /home/dan/Projects/fpga-eeg/extern/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:74: UserWarning: Using pre-existing IP for StreamingMaxPool_hls_1
[2025-09-24 02:12:53,959]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2025-09-24 02:12:53,963] /home/dan/Projects/fpga-eeg/extern/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:74: UserWarning: Using pre-existing IP for MVAU_hls_1
[2025-09-24 02:12:53,963]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2025-09-24 02:12:53,983] /home/dan/Projects/fpga-eeg/extern/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:74: UserWarning: Using pre-existing IP for StreamingMaxPool_hls_0
[2025-09-24 02:12:53,983]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2025-09-24 02:12:53,989] /home/dan/Projects/fpga-eeg/extern/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:74: UserWarning: Using pre-existing IP for MVAU_hls_0
[2025-09-24 02:12:53,989]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2025-09-24 02:20:14,245] %Warning-MODDUP: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:6764:8: Duplicate declaration of module: 'thresholding'
[2025-09-24 02:20:14,245]  6764 | module thresholding #(
[2025-09-24 02:20:14,245]       |        ^~~~~~~~~~~~
[2025-09-24 02:20:14,245]                  /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:132:8: ... Location of original declaration
[2025-09-24 02:20:14,245]   132 | module thresholding #(
[2025-09-24 02:20:14,245]       |        ^~~~~~~~~~~~
[2025-09-24 02:20:14,245]                  ... For warning description see https://verilator.org/warn/MODDUP?v=4.224
[2025-09-24 02:20:14,245]                  ... Use "/* verilator lint_off MODDUP */" and lint_on around source to disable this message.
[2025-09-24 02:20:14,245] %Warning-MODDUP: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:8917:8: Duplicate declaration of module: 'thresholding'
[2025-09-24 02:20:14,245]  8917 | module thresholding #(
[2025-09-24 02:20:14,245]       |        ^~~~~~~~~~~~
[2025-09-24 02:20:14,245]                  /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:132:8: ... Location of original declaration
[2025-09-24 02:20:14,245]   132 | module thresholding #(
[2025-09-24 02:20:14,245]       |        ^~~~~~~~~~~~
[2025-09-24 02:20:14,245] %Warning-MODDUP: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:9348:8: Duplicate declaration of module: 'dwc'
[2025-09-24 02:20:14,245]  9348 | module dwc #(
[2025-09-24 02:20:14,245]       |        ^~~
[2025-09-24 02:20:14,245]                  /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:8736:8: ... Location of original declaration
[2025-09-24 02:20:14,245]  8736 | module dwc #(
[2025-09-24 02:20:14,245]       |        ^~~
[2025-09-24 02:20:14,245] %Warning-MODDUP: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:10263:8: Duplicate declaration of module: 'dwc'
[2025-09-24 02:20:14,245] 10263 | module dwc #(
[2025-09-24 02:20:14,246]       |        ^~~
[2025-09-24 02:20:14,246]                  /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:8736:8: ... Location of original declaration
[2025-09-24 02:20:14,246]  8736 | module dwc #(
[2025-09-24 02:20:14,246]       |        ^~~
[2025-09-24 02:20:14,246] %Warning-MODDUP: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:16427:8: Duplicate declaration of module: 'swg_controller'
[2025-09-24 02:20:14,246] 16427 | module swg_controller
[2025-09-24 02:20:14,246]       |        ^~~~~~~~~~~~~~
[2025-09-24 02:20:14,246]                  /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:5972:8: ... Location of original declaration
[2025-09-24 02:20:14,246]  5972 | module swg_controller
[2025-09-24 02:20:14,246]       |        ^~~~~~~~~~~~~~
[2025-09-24 02:20:14,246] %Warning-MODDUP: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:16542:8: Duplicate declaration of module: 'swg_cyclic_buffer_addressable'
[2025-09-24 02:20:14,246] 16542 | module swg_cyclic_buffer_addressable #(
[2025-09-24 02:20:14,246]       |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~
[2025-09-24 02:20:14,246]                  /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:6087:8: ... Location of original declaration
[2025-09-24 02:20:14,246]  6087 | module swg_cyclic_buffer_addressable #(
[2025-09-24 02:20:14,246]       |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~
[2025-09-24 02:20:14,246] %Warning-MODDUP: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:16569:8: Duplicate declaration of module: 'swg_reg_buffer'
[2025-09-24 02:20:14,246] 16569 | module swg_reg_buffer
[2025-09-24 02:20:14,246]       |        ^~~~~~~~~~~~~~
[2025-09-24 02:20:14,246]                  /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:6114:8: ... Location of original declaration
[2025-09-24 02:20:14,246]  6114 | module swg_reg_buffer
[2025-09-24 02:20:14,246]       |        ^~~~~~~~~~~~~~
[2025-09-24 02:20:14,246] %Warning-MODDUP: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:16598:8: Duplicate declaration of module: 'swg_ram_buffer'
[2025-09-24 02:20:14,246] 16598 | module swg_ram_buffer
[2025-09-24 02:20:14,246]       |        ^~~~~~~~~~~~~~
[2025-09-24 02:20:14,246]                  /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:6143:8: ... Location of original declaration
[2025-09-24 02:20:14,246]  6143 | module swg_ram_buffer
[2025-09-24 02:20:14,246]       |        ^~~~~~~~~~~~~~
[2025-09-24 02:20:14,246] %Warning-MODDUP: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:19067:8: Duplicate declaration of module: 'dwc'
[2025-09-24 02:20:14,246] 19067 | module dwc #(
[2025-09-24 02:20:14,246]       |        ^~~
[2025-09-24 02:20:14,246]                  /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:8736:8: ... Location of original declaration
[2025-09-24 02:20:14,246]  8736 | module dwc #(
[2025-09-24 02:20:14,246]       |        ^~~
[2025-09-24 02:20:14,246] %Warning-MODDUP: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:20063:8: Duplicate declaration of module: 'dwc_axi'
[2025-09-24 02:20:14,246] 20063 | module dwc_axi #(
[2025-09-24 02:20:14,246]       |        ^~~~~~~
[2025-09-24 02:20:14,246]                  /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:1064:8: ... Location of original declaration
[2025-09-24 02:20:14,246]  1064 | module dwc_axi #(
[2025-09-24 02:20:14,246]       |        ^~~~~~~
[2025-09-24 02:20:14,246] %Warning-MODDUP: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:29312:8: Duplicate declaration of module: 'thresholding_axi'
[2025-09-24 02:20:14,246] 29312 | module thresholding_axi #(
[2025-09-24 02:20:14,246]       |        ^~~~~~~~~~~~~~~~
[2025-09-24 02:20:14,246]                  /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:19870:8: ... Location of original declaration
[2025-09-24 02:20:14,246] 19870 | module thresholding_axi #(
[2025-09-24 02:20:14,246]       |        ^~~~~~~~~~~~~~~~
[2025-09-24 02:20:14,246] %Warning-MODDUP: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:33245:8: Duplicate declaration of module: 'swg_controller'
[2025-09-24 02:20:14,246] 33245 | module swg_controller
[2025-09-24 02:20:14,246]       |        ^~~~~~~~~~~~~~
[2025-09-24 02:20:14,246]                  /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:5972:8: ... Location of original declaration
[2025-09-24 02:20:14,246]  5972 | module swg_controller
[2025-09-24 02:20:14,246]       |        ^~~~~~~~~~~~~~
[2025-09-24 02:20:14,246] %Warning-MODDUP: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:33360:8: Duplicate declaration of module: 'swg_cyclic_buffer_addressable'
[2025-09-24 02:20:14,246] 33360 | module swg_cyclic_buffer_addressable #(
[2025-09-24 02:20:14,246]       |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~
[2025-09-24 02:20:14,246]                  /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:6087:8: ... Location of original declaration
[2025-09-24 02:20:14,246]  6087 | module swg_cyclic_buffer_addressable #(
[2025-09-24 02:20:14,246]       |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~
[2025-09-24 02:20:14,246] %Warning-MODDUP: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:33387:8: Duplicate declaration of module: 'swg_reg_buffer'
[2025-09-24 02:20:14,246] 33387 | module swg_reg_buffer
[2025-09-24 02:20:14,246]       |        ^~~~~~~~~~~~~~
[2025-09-24 02:20:14,246]                  /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:6114:8: ... Location of original declaration
[2025-09-24 02:20:14,246]  6114 | module swg_reg_buffer
[2025-09-24 02:20:14,246]       |        ^~~~~~~~~~~~~~
[2025-09-24 02:20:14,246] %Warning-MODDUP: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:33416:8: Duplicate declaration of module: 'swg_ram_buffer'
[2025-09-24 02:20:14,246] 33416 | module swg_ram_buffer
[2025-09-24 02:20:14,246]       |        ^~~~~~~~~~~~~~
[2025-09-24 02:20:14,246]                  /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:6143:8: ... Location of original declaration
[2025-09-24 02:20:14,246]  6143 | module swg_ram_buffer
[2025-09-24 02:20:14,247]       |        ^~~~~~~~~~~~~~
[2025-09-24 02:20:14,247] %Warning-MODDUP: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:35640:8: Duplicate declaration of module: 'axi4lite_if'
[2025-09-24 02:20:14,247] 35640 | module axi4lite_if
[2025-09-24 02:20:14,247]       |        ^~~~~~~~~~~
[2025-09-24 02:20:14,247]                  /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:16785:8: ... Location of original declaration
[2025-09-24 02:20:14,247] 16785 | module axi4lite_if
[2025-09-24 02:20:14,247]       |        ^~~~~~~~~~~
[2025-09-24 02:20:14,247] %Warning-MODDUP: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:43154:8: Duplicate declaration of module: 'dwc_axi'
[2025-09-24 02:20:14,247] 43154 | module dwc_axi #(
[2025-09-24 02:20:14,247]       |        ^~~~~~~
[2025-09-24 02:20:14,247]                  /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:1064:8: ... Location of original declaration
[2025-09-24 02:20:14,247]  1064 | module dwc_axi #(
[2025-09-24 02:20:14,247]       |        ^~~~~~~
[2025-09-24 02:20:14,247] %Warning-MODDUP: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:43541:8: Duplicate declaration of module: 'thresholding_axi'
[2025-09-24 02:20:14,247] 43541 | module thresholding_axi #(
[2025-09-24 02:20:14,247]       |        ^~~~~~~~~~~~~~~~
[2025-09-24 02:20:14,247]                  /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:19870:8: ... Location of original declaration
[2025-09-24 02:20:14,247] 19870 | module thresholding_axi #(
[2025-09-24 02:20:14,247]       |        ^~~~~~~~~~~~~~~~
[2025-09-24 02:20:14,247] %Warning-MODDUP: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:46382:8: Duplicate declaration of module: 'swg_controller'
[2025-09-24 02:20:14,247] 46382 | module swg_controller
[2025-09-24 02:20:14,247]       |        ^~~~~~~~~~~~~~
[2025-09-24 02:20:14,247]                  /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:5972:8: ... Location of original declaration
[2025-09-24 02:20:14,247]  5972 | module swg_controller
[2025-09-24 02:20:14,247]       |        ^~~~~~~~~~~~~~
[2025-09-24 02:20:14,247] %Warning-MODDUP: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:46497:8: Duplicate declaration of module: 'swg_cyclic_buffer_addressable'
[2025-09-24 02:20:14,247] 46497 | module swg_cyclic_buffer_addressable #(
[2025-09-24 02:20:14,247]       |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~
[2025-09-24 02:20:14,247]                  /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:6087:8: ... Location of original declaration
[2025-09-24 02:20:14,247]  6087 | module swg_cyclic_buffer_addressable #(
[2025-09-24 02:20:14,247]       |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~
[2025-09-24 02:20:14,247] %Warning-MODDUP: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:46524:8: Duplicate declaration of module: 'swg_reg_buffer'
[2025-09-24 02:20:14,247] 46524 | module swg_reg_buffer
[2025-09-24 02:20:14,247]       |        ^~~~~~~~~~~~~~
[2025-09-24 02:20:14,247]                  /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:6114:8: ... Location of original declaration
[2025-09-24 02:20:14,247]  6114 | module swg_reg_buffer
[2025-09-24 02:20:14,247]       |        ^~~~~~~~~~~~~~
[2025-09-24 02:20:14,247] %Warning-MODDUP: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:46553:8: Duplicate declaration of module: 'swg_ram_buffer'
[2025-09-24 02:20:14,247] 46553 | module swg_ram_buffer
[2025-09-24 02:20:14,247]       |        ^~~~~~~~~~~~~~
[2025-09-24 02:20:14,247]                  /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:6143:8: ... Location of original declaration
[2025-09-24 02:20:14,247]  6143 | module swg_ram_buffer
[2025-09-24 02:20:14,247]       |        ^~~~~~~~~~~~~~
[2025-09-24 02:20:14,247] %Warning-MODDUP: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:47132:8: Duplicate declaration of module: 'thresholding_axi'
[2025-09-24 02:20:14,247] 47132 | module thresholding_axi #(
[2025-09-24 02:20:14,247]       |        ^~~~~~~~~~~~~~~~
[2025-09-24 02:20:14,247]                  /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:19870:8: ... Location of original declaration
[2025-09-24 02:20:14,247] 19870 | module thresholding_axi #(
[2025-09-24 02:20:14,247]       |        ^~~~~~~~~~~~~~~~
[2025-09-24 02:20:14,247] %Warning-MODDUP: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:47323:8: Duplicate declaration of module: 'axi4lite_if'
[2025-09-24 02:20:14,247] 47323 | module axi4lite_if
[2025-09-24 02:20:14,247]       |        ^~~~~~~~~~~
[2025-09-24 02:20:14,247]                  /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:16785:8: ... Location of original declaration
[2025-09-24 02:20:14,247] 16785 | module axi4lite_if
[2025-09-24 02:20:14,247]       |        ^~~~~~~~~~~
[2025-09-24 02:20:14,247] %Warning-MODDUP: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:48329:8: Duplicate declaration of module: 'dwc_axi'
[2025-09-24 02:20:14,247] 48329 | module dwc_axi #(
[2025-09-24 02:20:14,247]       |        ^~~~~~~
[2025-09-24 02:20:14,247]                  /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:1064:8: ... Location of original declaration
[2025-09-24 02:20:14,247]  1064 | module dwc_axi #(
[2025-09-24 02:20:14,247]       |        ^~~~~~~
[2025-09-24 02:20:14,247] %Warning-MODDUP: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:48924:8: Duplicate declaration of module: 'axi4lite_if'
[2025-09-24 02:20:14,247] 48924 | module axi4lite_if
[2025-09-24 02:20:14,247]       |        ^~~~~~~~~~~
[2025-09-24 02:20:14,247]                  /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:16785:8: ... Location of original declaration
[2025-09-24 02:20:14,247] 16785 | module axi4lite_if
[2025-09-24 02:20:14,247]       |        ^~~~~~~~~~~
[2025-09-24 02:20:14,247] %Warning-MODDUP: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:49138:8: Duplicate declaration of module: 'axi4lite_if'
[2025-09-24 02:20:14,247] 49138 | module axi4lite_if
[2025-09-24 02:20:14,247]       |        ^~~~~~~~~~~
[2025-09-24 02:20:14,247]                  /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:16785:8: ... Location of original declaration
[2025-09-24 02:20:14,247] 16785 | module axi4lite_if
[2025-09-24 02:20:14,247]       |        ^~~~~~~~~~~
[2025-09-24 02:20:14,247] %Warning-MODDUP: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:51661:8: Duplicate declaration of module: 'thresholding'
[2025-09-24 02:20:14,248] 51661 | module thresholding #(
[2025-09-24 02:20:14,248]       |        ^~~~~~~~~~~~
[2025-09-24 02:20:14,248]                  /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:132:8: ... Location of original declaration
[2025-09-24 02:20:14,248]   132 | module thresholding #(
[2025-09-24 02:20:14,248]       |        ^~~~~~~~~~~~
[2025-09-24 02:20:14,248] %Warning-PINMISSING: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:50539:34: Cell has missing pin: 'awready'
[2025-09-24 02:20:14,248] 50539 |   finn_design_MVAU_hls_0_wstrm_0 MVAU_hls_0_wstrm
[2025-09-24 02:20:14,248]       |                                  ^~~~~~~~~~~~~~~~
[2025-09-24 02:20:14,248] %Warning-PINMISSING: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:50539:34: Cell has missing pin: 'wready'
[2025-09-24 02:20:14,248] 50539 |   finn_design_MVAU_hls_0_wstrm_0 MVAU_hls_0_wstrm
[2025-09-24 02:20:14,248]       |                                  ^~~~~~~~~~~~~~~~
[2025-09-24 02:20:14,248] %Warning-PINMISSING: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:50539:34: Cell has missing pin: 'bvalid'
[2025-09-24 02:20:14,248] 50539 |   finn_design_MVAU_hls_0_wstrm_0 MVAU_hls_0_wstrm
[2025-09-24 02:20:14,248]       |                                  ^~~~~~~~~~~~~~~~
[2025-09-24 02:20:14,248] %Warning-PINMISSING: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:50539:34: Cell has missing pin: 'bresp'
[2025-09-24 02:20:14,248] 50539 |   finn_design_MVAU_hls_0_wstrm_0 MVAU_hls_0_wstrm
[2025-09-24 02:20:14,248]       |                                  ^~~~~~~~~~~~~~~~
[2025-09-24 02:20:14,248] %Warning-PINMISSING: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:50539:34: Cell has missing pin: 'arready'
[2025-09-24 02:20:14,248] 50539 |   finn_design_MVAU_hls_0_wstrm_0 MVAU_hls_0_wstrm
[2025-09-24 02:20:14,248]       |                                  ^~~~~~~~~~~~~~~~
[2025-09-24 02:20:14,248] %Warning-PINMISSING: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:50539:34: Cell has missing pin: 'rvalid'
[2025-09-24 02:20:14,248] 50539 |   finn_design_MVAU_hls_0_wstrm_0 MVAU_hls_0_wstrm
[2025-09-24 02:20:14,248]       |                                  ^~~~~~~~~~~~~~~~
[2025-09-24 02:20:14,248] %Warning-PINMISSING: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:50539:34: Cell has missing pin: 'rresp'
[2025-09-24 02:20:14,248] 50539 |   finn_design_MVAU_hls_0_wstrm_0 MVAU_hls_0_wstrm
[2025-09-24 02:20:14,248]       |                                  ^~~~~~~~~~~~~~~~
[2025-09-24 02:20:14,248] %Warning-PINMISSING: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:50539:34: Cell has missing pin: 'rdata'
[2025-09-24 02:20:14,248] 50539 |   finn_design_MVAU_hls_0_wstrm_0 MVAU_hls_0_wstrm
[2025-09-24 02:20:14,248]       |                                  ^~~~~~~~~~~~~~~~
[2025-09-24 02:20:14,248] %Warning-PINMISSING: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:50608:34: Cell has missing pin: 'awready'
[2025-09-24 02:20:14,248] 50608 |   finn_design_MVAU_hls_1_wstrm_0 MVAU_hls_1_wstrm
[2025-09-24 02:20:14,248]       |                                  ^~~~~~~~~~~~~~~~
[2025-09-24 02:20:14,248] %Warning-PINMISSING: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:50608:34: Cell has missing pin: 'wready'
[2025-09-24 02:20:14,248] 50608 |   finn_design_MVAU_hls_1_wstrm_0 MVAU_hls_1_wstrm
[2025-09-24 02:20:14,248]       |                                  ^~~~~~~~~~~~~~~~
[2025-09-24 02:20:14,248] %Warning-PINMISSING: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:50608:34: Cell has missing pin: 'bvalid'
[2025-09-24 02:20:14,248] 50608 |   finn_design_MVAU_hls_1_wstrm_0 MVAU_hls_1_wstrm
[2025-09-24 02:20:14,248]       |                                  ^~~~~~~~~~~~~~~~
[2025-09-24 02:20:14,248] %Warning-PINMISSING: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:50608:34: Cell has missing pin: 'bresp'
[2025-09-24 02:20:14,248] 50608 |   finn_design_MVAU_hls_1_wstrm_0 MVAU_hls_1_wstrm
[2025-09-24 02:20:14,248]       |                                  ^~~~~~~~~~~~~~~~
[2025-09-24 02:20:14,248] %Warning-PINMISSING: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:50608:34: Cell has missing pin: 'arready'
[2025-09-24 02:20:14,248] 50608 |   finn_design_MVAU_hls_1_wstrm_0 MVAU_hls_1_wstrm
[2025-09-24 02:20:14,248]       |                                  ^~~~~~~~~~~~~~~~
[2025-09-24 02:20:14,248] %Warning-PINMISSING: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:50608:34: Cell has missing pin: 'rvalid'
[2025-09-24 02:20:14,248] 50608 |   finn_design_MVAU_hls_1_wstrm_0 MVAU_hls_1_wstrm
[2025-09-24 02:20:14,248]       |                                  ^~~~~~~~~~~~~~~~
[2025-09-24 02:20:14,248] %Warning-PINMISSING: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:50608:34: Cell has missing pin: 'rresp'
[2025-09-24 02:20:14,248] 50608 |   finn_design_MVAU_hls_1_wstrm_0 MVAU_hls_1_wstrm
[2025-09-24 02:20:14,248]       |                                  ^~~~~~~~~~~~~~~~
[2025-09-24 02:20:14,248] %Warning-PINMISSING: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:50608:34: Cell has missing pin: 'rdata'
[2025-09-24 02:20:14,248] 50608 |   finn_design_MVAU_hls_1_wstrm_0 MVAU_hls_1_wstrm
[2025-09-24 02:20:14,248]       |                                  ^~~~~~~~~~~~~~~~
[2025-09-24 02:20:14,248] %Warning-PINMISSING: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:50677:34: Cell has missing pin: 'awready'
[2025-09-24 02:20:14,248] 50677 |   finn_design_MVAU_hls_2_wstrm_0 MVAU_hls_2_wstrm
[2025-09-24 02:20:14,248]       |                                  ^~~~~~~~~~~~~~~~
[2025-09-24 02:20:14,248] %Warning-PINMISSING: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:50677:34: Cell has missing pin: 'wready'
[2025-09-24 02:20:14,248] 50677 |   finn_design_MVAU_hls_2_wstrm_0 MVAU_hls_2_wstrm
[2025-09-24 02:20:14,248]       |                                  ^~~~~~~~~~~~~~~~
[2025-09-24 02:20:14,248] %Warning-PINMISSING: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:50677:34: Cell has missing pin: 'bvalid'
[2025-09-24 02:20:14,248] 50677 |   finn_design_MVAU_hls_2_wstrm_0 MVAU_hls_2_wstrm
[2025-09-24 02:20:14,248]       |                                  ^~~~~~~~~~~~~~~~
[2025-09-24 02:20:14,248] %Warning-PINMISSING: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:50677:34: Cell has missing pin: 'bresp'
[2025-09-24 02:20:14,248] 50677 |   finn_design_MVAU_hls_2_wstrm_0 MVAU_hls_2_wstrm
[2025-09-24 02:20:14,248]       |                                  ^~~~~~~~~~~~~~~~
[2025-09-24 02:20:14,248] %Warning-PINMISSING: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:50677:34: Cell has missing pin: 'arready'
[2025-09-24 02:20:14,248] 50677 |   finn_design_MVAU_hls_2_wstrm_0 MVAU_hls_2_wstrm
[2025-09-24 02:20:14,248]       |                                  ^~~~~~~~~~~~~~~~
[2025-09-24 02:20:14,248] %Warning-PINMISSING: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:50677:34: Cell has missing pin: 'rvalid'
[2025-09-24 02:20:14,248] 50677 |   finn_design_MVAU_hls_2_wstrm_0 MVAU_hls_2_wstrm
[2025-09-24 02:20:14,248]       |                                  ^~~~~~~~~~~~~~~~
[2025-09-24 02:20:14,248] %Warning-PINMISSING: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:50677:34: Cell has missing pin: 'rresp'
[2025-09-24 02:20:14,248] 50677 |   finn_design_MVAU_hls_2_wstrm_0 MVAU_hls_2_wstrm
[2025-09-24 02:20:14,249]       |                                  ^~~~~~~~~~~~~~~~
[2025-09-24 02:20:14,249] %Warning-PINMISSING: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:50677:34: Cell has missing pin: 'rdata'
[2025-09-24 02:20:14,249] 50677 |   finn_design_MVAU_hls_2_wstrm_0 MVAU_hls_2_wstrm
[2025-09-24 02:20:14,249]       |                                  ^~~~~~~~~~~~~~~~
[2025-09-24 02:20:14,249] %Warning-PINMISSING: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:50746:34: Cell has missing pin: 'awready'
[2025-09-24 02:20:14,249] 50746 |   finn_design_MVAU_hls_3_wstrm_0 MVAU_hls_3_wstrm
[2025-09-24 02:20:14,249]       |                                  ^~~~~~~~~~~~~~~~
[2025-09-24 02:20:14,249] %Warning-PINMISSING: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:50746:34: Cell has missing pin: 'wready'
[2025-09-24 02:20:14,249] 50746 |   finn_design_MVAU_hls_3_wstrm_0 MVAU_hls_3_wstrm
[2025-09-24 02:20:14,249]       |                                  ^~~~~~~~~~~~~~~~
[2025-09-24 02:20:14,249] %Warning-PINMISSING: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:50746:34: Cell has missing pin: 'bvalid'
[2025-09-24 02:20:14,249] 50746 |   finn_design_MVAU_hls_3_wstrm_0 MVAU_hls_3_wstrm
[2025-09-24 02:20:14,249]       |                                  ^~~~~~~~~~~~~~~~
[2025-09-24 02:20:14,249] %Warning-PINMISSING: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:50746:34: Cell has missing pin: 'bresp'
[2025-09-24 02:20:14,249] 50746 |   finn_design_MVAU_hls_3_wstrm_0 MVAU_hls_3_wstrm
[2025-09-24 02:20:14,249]       |                                  ^~~~~~~~~~~~~~~~
[2025-09-24 02:20:14,249] %Warning-PINMISSING: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:50746:34: Cell has missing pin: 'arready'
[2025-09-24 02:20:14,249] 50746 |   finn_design_MVAU_hls_3_wstrm_0 MVAU_hls_3_wstrm
[2025-09-24 02:20:14,249]       |                                  ^~~~~~~~~~~~~~~~
[2025-09-24 02:20:14,249] %Warning-PINMISSING: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:50746:34: Cell has missing pin: 'rvalid'
[2025-09-24 02:20:14,249] 50746 |   finn_design_MVAU_hls_3_wstrm_0 MVAU_hls_3_wstrm
[2025-09-24 02:20:14,249]       |                                  ^~~~~~~~~~~~~~~~
[2025-09-24 02:20:14,249] %Warning-PINMISSING: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:50746:34: Cell has missing pin: 'rresp'
[2025-09-24 02:20:14,249] 50746 |   finn_design_MVAU_hls_3_wstrm_0 MVAU_hls_3_wstrm
[2025-09-24 02:20:14,249]       |                                  ^~~~~~~~~~~~~~~~
[2025-09-24 02:20:14,249] %Warning-PINMISSING: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:50746:34: Cell has missing pin: 'rdata'
[2025-09-24 02:20:14,249] 50746 |   finn_design_MVAU_hls_3_wstrm_0 MVAU_hls_3_wstrm
[2025-09-24 02:20:14,249]       |                                  ^~~~~~~~~~~~~~~~
[2025-09-24 02:20:14,249] %Warning-PINMISSING: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:50815:34: Cell has missing pin: 'awready'
[2025-09-24 02:20:14,249] 50815 |   finn_design_MVAU_hls_4_wstrm_0 MVAU_hls_4_wstrm
[2025-09-24 02:20:14,249]       |                                  ^~~~~~~~~~~~~~~~
[2025-09-24 02:20:14,249] %Warning-PINMISSING: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:50815:34: Cell has missing pin: 'wready'
[2025-09-24 02:20:14,249] 50815 |   finn_design_MVAU_hls_4_wstrm_0 MVAU_hls_4_wstrm
[2025-09-24 02:20:14,249]       |                                  ^~~~~~~~~~~~~~~~
[2025-09-24 02:20:14,249] %Warning-PINMISSING: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:50815:34: Cell has missing pin: 'bvalid'
[2025-09-24 02:20:14,249] 50815 |   finn_design_MVAU_hls_4_wstrm_0 MVAU_hls_4_wstrm
[2025-09-24 02:20:14,249]       |                                  ^~~~~~~~~~~~~~~~
[2025-09-24 02:20:14,249] %Warning-PINMISSING: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:50815:34: Cell has missing pin: 'bresp'
[2025-09-24 02:20:14,249] 50815 |   finn_design_MVAU_hls_4_wstrm_0 MVAU_hls_4_wstrm
[2025-09-24 02:20:14,249]       |                                  ^~~~~~~~~~~~~~~~
[2025-09-24 02:20:14,249] %Warning-PINMISSING: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:50815:34: Cell has missing pin: 'arready'
[2025-09-24 02:20:14,249] 50815 |   finn_design_MVAU_hls_4_wstrm_0 MVAU_hls_4_wstrm
[2025-09-24 02:20:14,249]       |                                  ^~~~~~~~~~~~~~~~
[2025-09-24 02:20:14,249] %Warning-PINMISSING: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:50815:34: Cell has missing pin: 'rvalid'
[2025-09-24 02:20:14,249] 50815 |   finn_design_MVAU_hls_4_wstrm_0 MVAU_hls_4_wstrm
[2025-09-24 02:20:14,249]       |                                  ^~~~~~~~~~~~~~~~
[2025-09-24 02:20:14,249] %Warning-PINMISSING: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:50815:34: Cell has missing pin: 'rresp'
[2025-09-24 02:20:14,249] 50815 |   finn_design_MVAU_hls_4_wstrm_0 MVAU_hls_4_wstrm
[2025-09-24 02:20:14,249]       |                                  ^~~~~~~~~~~~~~~~
[2025-09-24 02:20:14,249] %Warning-PINMISSING: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:50815:34: Cell has missing pin: 'rdata'
[2025-09-24 02:20:14,249] 50815 |   finn_design_MVAU_hls_4_wstrm_0 MVAU_hls_4_wstrm
[2025-09-24 02:20:14,249]       |                                  ^~~~~~~~~~~~~~~~
[2025-09-24 02:20:14,249] %Warning-PINMISSING: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:51201:37: Cell has missing pin: 'count'
[2025-09-24 02:20:14,249] 51201 |   finn_design_StreamingFIFO_rtl_0_0 StreamingFIFO_rtl_0
[2025-09-24 02:20:14,249]       |                                     ^~~~~~~~~~~~~~~~~~~
[2025-09-24 02:20:14,249] %Warning-PINMISSING: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:51211:37: Cell has missing pin: 'count'
[2025-09-24 02:20:14,249] 51211 |   finn_design_StreamingFIFO_rtl_1_0 StreamingFIFO_rtl_1
[2025-09-24 02:20:14,249]       |                                     ^~~~~~~~~~~~~~~~~~~
[2025-09-24 02:20:14,249] %Warning-PINMISSING: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:51221:38: Cell has missing pin: 'count'
[2025-09-24 02:20:14,249] 51221 |   finn_design_StreamingFIFO_rtl_10_0 StreamingFIFO_rtl_10
[2025-09-24 02:20:14,249]       |                                      ^~~~~~~~~~~~~~~~~~~~
[2025-09-24 02:20:14,249] %Warning-PINMISSING: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:51231:38: Cell has missing pin: 'count'
[2025-09-24 02:20:14,249] 51231 |   finn_design_StreamingFIFO_rtl_11_0 StreamingFIFO_rtl_11
[2025-09-24 02:20:14,249]       |                                      ^~~~~~~~~~~~~~~~~~~~
[2025-09-24 02:20:14,249] %Warning-PINMISSING: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:51241:38: Cell has missing pin: 'count'
[2025-09-24 02:20:14,249] 51241 |   finn_design_StreamingFIFO_rtl_12_0 StreamingFIFO_rtl_12
[2025-09-24 02:20:14,249]       |                                      ^~~~~~~~~~~~~~~~~~~~
[2025-09-24 02:20:14,249] %Warning-PINMISSING: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:51251:38: Cell has missing pin: 'count'
[2025-09-24 02:20:14,249] 51251 |   finn_design_StreamingFIFO_rtl_13_0 StreamingFIFO_rtl_13
[2025-09-24 02:20:14,249]       |                                      ^~~~~~~~~~~~~~~~~~~~
[2025-09-24 02:20:14,249] %Warning-PINMISSING: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:51261:38: Cell has missing pin: 'count'
[2025-09-24 02:20:14,249] 51261 |   finn_design_StreamingFIFO_rtl_14_0 StreamingFIFO_rtl_14
[2025-09-24 02:20:14,250]       |                                      ^~~~~~~~~~~~~~~~~~~~
[2025-09-24 02:20:14,250] %Warning-PINMISSING: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:51271:38: Cell has missing pin: 'count'
[2025-09-24 02:20:14,250] 51271 |   finn_design_StreamingFIFO_rtl_15_0 StreamingFIFO_rtl_15
[2025-09-24 02:20:14,250]       |                                      ^~~~~~~~~~~~~~~~~~~~
[2025-09-24 02:20:14,250] %Warning-PINMISSING: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:51281:38: Cell has missing pin: 'count'
[2025-09-24 02:20:14,250] 51281 |   finn_design_StreamingFIFO_rtl_16_0 StreamingFIFO_rtl_16
[2025-09-24 02:20:14,250]       |                                      ^~~~~~~~~~~~~~~~~~~~
[2025-09-24 02:20:14,250] %Warning-PINMISSING: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:51291:38: Cell has missing pin: 'count'
[2025-09-24 02:20:14,250] 51291 |   finn_design_StreamingFIFO_rtl_17_0 StreamingFIFO_rtl_17
[2025-09-24 02:20:14,250]       |                                      ^~~~~~~~~~~~~~~~~~~~
[2025-09-24 02:20:14,250] %Warning-PINMISSING: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:51301:38: Cell has missing pin: 'count'
[2025-09-24 02:20:14,250] 51301 |   finn_design_StreamingFIFO_rtl_18_0 StreamingFIFO_rtl_18
[2025-09-24 02:20:14,250]       |                                      ^~~~~~~~~~~~~~~~~~~~
[2025-09-24 02:20:14,250] %Warning-PINMISSING: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:51311:38: Cell has missing pin: 'count'
[2025-09-24 02:20:14,250] 51311 |   finn_design_StreamingFIFO_rtl_19_0 StreamingFIFO_rtl_19
[2025-09-24 02:20:14,250]       |                                      ^~~~~~~~~~~~~~~~~~~~
[2025-09-24 02:20:14,250] %Warning-PINMISSING: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:51321:37: Cell has missing pin: 'count'
[2025-09-24 02:20:14,250] 51321 |   finn_design_StreamingFIFO_rtl_2_0 StreamingFIFO_rtl_2
[2025-09-24 02:20:14,250]       |                                     ^~~~~~~~~~~~~~~~~~~
[2025-09-24 02:20:14,250] %Warning-PINMISSING: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:51331:38: Cell has missing pin: 'count'
[2025-09-24 02:20:14,250] 51331 |   finn_design_StreamingFIFO_rtl_20_0 StreamingFIFO_rtl_20
[2025-09-24 02:20:14,250]       |                                      ^~~~~~~~~~~~~~~~~~~~
[2025-09-24 02:20:14,250] %Warning-PINMISSING: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:51341:38: Cell has missing pin: 'count'
[2025-09-24 02:20:14,250] 51341 |   finn_design_StreamingFIFO_rtl_21_0 StreamingFIFO_rtl_21
[2025-09-24 02:20:14,250]       |                                      ^~~~~~~~~~~~~~~~~~~~
[2025-09-24 02:20:14,250] %Warning-PINMISSING: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:51351:37: Cell has missing pin: 'count'
[2025-09-24 02:20:14,250] 51351 |   finn_design_StreamingFIFO_rtl_3_0 StreamingFIFO_rtl_3
[2025-09-24 02:20:14,250]       |                                     ^~~~~~~~~~~~~~~~~~~
[2025-09-24 02:20:14,250] %Warning-PINMISSING: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:51361:37: Cell has missing pin: 'count'
[2025-09-24 02:20:14,250] 51361 |   finn_design_StreamingFIFO_rtl_4_0 StreamingFIFO_rtl_4
[2025-09-24 02:20:14,250]       |                                     ^~~~~~~~~~~~~~~~~~~
[2025-09-24 02:20:14,250] %Warning-PINMISSING: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:51371:37: Cell has missing pin: 'count'
[2025-09-24 02:20:14,250] 51371 |   finn_design_StreamingFIFO_rtl_5_0 StreamingFIFO_rtl_5
[2025-09-24 02:20:14,250]       |                                     ^~~~~~~~~~~~~~~~~~~
[2025-09-24 02:20:14,250] %Warning-PINMISSING: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:51381:37: Cell has missing pin: 'count'
[2025-09-24 02:20:14,250] 51381 |   finn_design_StreamingFIFO_rtl_6_0 StreamingFIFO_rtl_6
[2025-09-24 02:20:14,250]       |                                     ^~~~~~~~~~~~~~~~~~~
[2025-09-24 02:20:14,250] %Warning-PINMISSING: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:51391:37: Cell has missing pin: 'count'
[2025-09-24 02:20:14,250] 51391 |   finn_design_StreamingFIFO_rtl_7_0 StreamingFIFO_rtl_7
[2025-09-24 02:20:14,250]       |                                     ^~~~~~~~~~~~~~~~~~~
[2025-09-24 02:20:14,250] %Warning-PINMISSING: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:51401:37: Cell has missing pin: 'count'
[2025-09-24 02:20:14,250] 51401 |   finn_design_StreamingFIFO_rtl_8_0 StreamingFIFO_rtl_8
[2025-09-24 02:20:14,250]       |                                     ^~~~~~~~~~~~~~~~~~~
[2025-09-24 02:20:14,250] %Warning-PINMISSING: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:51411:37: Cell has missing pin: 'count'
[2025-09-24 02:20:14,250] 51411 |   finn_design_StreamingFIFO_rtl_9_0 StreamingFIFO_rtl_9
[2025-09-24 02:20:14,250]       |                                     ^~~~~~~~~~~~~~~~~~~
[2025-09-24 02:20:14,250] %Warning-PINMISSING: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:51457:36: Cell has missing pin: 's_axilite_AWREADY'
[2025-09-24 02:20:14,250] 51457 |   finn_design_Thresholding_rtl_0_0 Thresholding_rtl_0
[2025-09-24 02:20:14,250]       |                                    ^~~~~~~~~~~~~~~~~~
[2025-09-24 02:20:14,250] %Warning-PINMISSING: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:51457:36: Cell has missing pin: 's_axilite_WREADY'
[2025-09-24 02:20:14,250] 51457 |   finn_design_Thresholding_rtl_0_0 Thresholding_rtl_0
[2025-09-24 02:20:14,250]       |                                    ^~~~~~~~~~~~~~~~~~
[2025-09-24 02:20:14,250] %Warning-PINMISSING: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:51457:36: Cell has missing pin: 's_axilite_BVALID'
[2025-09-24 02:20:14,250] 51457 |   finn_design_Thresholding_rtl_0_0 Thresholding_rtl_0
[2025-09-24 02:20:14,250]       |                                    ^~~~~~~~~~~~~~~~~~
[2025-09-24 02:20:14,250] %Warning-PINMISSING: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:51457:36: Cell has missing pin: 's_axilite_BRESP'
[2025-09-24 02:20:14,250] 51457 |   finn_design_Thresholding_rtl_0_0 Thresholding_rtl_0
[2025-09-24 02:20:14,250]       |                                    ^~~~~~~~~~~~~~~~~~
[2025-09-24 02:20:14,250] %Warning-PINMISSING: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:51457:36: Cell has missing pin: 's_axilite_ARREADY'
[2025-09-24 02:20:14,250] 51457 |   finn_design_Thresholding_rtl_0_0 Thresholding_rtl_0
[2025-09-24 02:20:14,250]       |                                    ^~~~~~~~~~~~~~~~~~
[2025-09-24 02:20:14,250] %Warning-PINMISSING: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:51457:36: Cell has missing pin: 's_axilite_RVALID'
[2025-09-24 02:20:14,250] 51457 |   finn_design_Thresholding_rtl_0_0 Thresholding_rtl_0
[2025-09-24 02:20:14,250]       |                                    ^~~~~~~~~~~~~~~~~~
[2025-09-24 02:20:14,250] %Warning-PINMISSING: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:51457:36: Cell has missing pin: 's_axilite_RDATA'
[2025-09-24 02:20:14,250] 51457 |   finn_design_Thresholding_rtl_0_0 Thresholding_rtl_0
[2025-09-24 02:20:14,250]       |                                    ^~~~~~~~~~~~~~~~~~
[2025-09-24 02:20:14,250] %Warning-PINMISSING: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:51457:36: Cell has missing pin: 's_axilite_RRESP'
[2025-09-24 02:20:14,250] 51457 |   finn_design_Thresholding_rtl_0_0 Thresholding_rtl_0
[2025-09-24 02:20:14,250]       |                                    ^~~~~~~~~~~~~~~~~~
[2025-09-24 02:20:14,250] %Warning-PINMISSING: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:51475:36: Cell has missing pin: 's_axilite_AWREADY'
[2025-09-24 02:20:14,250] 51475 |   finn_design_Thresholding_rtl_1_0 Thresholding_rtl_1
[2025-09-24 02:20:14,251]       |                                    ^~~~~~~~~~~~~~~~~~
[2025-09-24 02:20:14,251] %Warning-PINMISSING: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:51475:36: Cell has missing pin: 's_axilite_WREADY'
[2025-09-24 02:20:14,251] 51475 |   finn_design_Thresholding_rtl_1_0 Thresholding_rtl_1
[2025-09-24 02:20:14,251]       |                                    ^~~~~~~~~~~~~~~~~~
[2025-09-24 02:20:14,251] %Warning-PINMISSING: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:51475:36: Cell has missing pin: 's_axilite_BVALID'
[2025-09-24 02:20:14,251] 51475 |   finn_design_Thresholding_rtl_1_0 Thresholding_rtl_1
[2025-09-24 02:20:14,251]       |                                    ^~~~~~~~~~~~~~~~~~
[2025-09-24 02:20:14,251] %Warning-PINMISSING: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:51475:36: Cell has missing pin: 's_axilite_BRESP'
[2025-09-24 02:20:14,251] 51475 |   finn_design_Thresholding_rtl_1_0 Thresholding_rtl_1
[2025-09-24 02:20:14,251]       |                                    ^~~~~~~~~~~~~~~~~~
[2025-09-24 02:20:14,251] %Warning-PINMISSING: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:51475:36: Cell has missing pin: 's_axilite_ARREADY'
[2025-09-24 02:20:14,251] 51475 |   finn_design_Thresholding_rtl_1_0 Thresholding_rtl_1
[2025-09-24 02:20:14,251]       |                                    ^~~~~~~~~~~~~~~~~~
[2025-09-24 02:20:14,251] %Warning-PINMISSING: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:51475:36: Cell has missing pin: 's_axilite_RVALID'
[2025-09-24 02:20:14,251] 51475 |   finn_design_Thresholding_rtl_1_0 Thresholding_rtl_1
[2025-09-24 02:20:14,251]       |                                    ^~~~~~~~~~~~~~~~~~
[2025-09-24 02:20:14,251] %Warning-PINMISSING: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:51475:36: Cell has missing pin: 's_axilite_RDATA'
[2025-09-24 02:20:14,251] 51475 |   finn_design_Thresholding_rtl_1_0 Thresholding_rtl_1
[2025-09-24 02:20:14,251]       |                                    ^~~~~~~~~~~~~~~~~~
[2025-09-24 02:20:14,251] %Warning-PINMISSING: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:51475:36: Cell has missing pin: 's_axilite_RRESP'
[2025-09-24 02:20:14,251] 51475 |   finn_design_Thresholding_rtl_1_0 Thresholding_rtl_1
[2025-09-24 02:20:14,251]       |                                    ^~~~~~~~~~~~~~~~~~
[2025-09-24 02:20:14,251] %Warning-PINMISSING: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:51493:36: Cell has missing pin: 's_axilite_AWREADY'
[2025-09-24 02:20:14,251] 51493 |   finn_design_Thresholding_rtl_2_0 Thresholding_rtl_2
[2025-09-24 02:20:14,251]       |                                    ^~~~~~~~~~~~~~~~~~
[2025-09-24 02:20:14,251] %Warning-PINMISSING: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:51493:36: Cell has missing pin: 's_axilite_WREADY'
[2025-09-24 02:20:14,251] 51493 |   finn_design_Thresholding_rtl_2_0 Thresholding_rtl_2
[2025-09-24 02:20:14,251]       |                                    ^~~~~~~~~~~~~~~~~~
[2025-09-24 02:20:14,251] %Warning-PINMISSING: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:51493:36: Cell has missing pin: 's_axilite_BVALID'
[2025-09-24 02:20:14,251] 51493 |   finn_design_Thresholding_rtl_2_0 Thresholding_rtl_2
[2025-09-24 02:20:14,251]       |                                    ^~~~~~~~~~~~~~~~~~
[2025-09-24 02:20:14,251] %Warning-PINMISSING: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:51493:36: Cell has missing pin: 's_axilite_BRESP'
[2025-09-24 02:20:14,251] 51493 |   finn_design_Thresholding_rtl_2_0 Thresholding_rtl_2
[2025-09-24 02:20:14,251]       |                                    ^~~~~~~~~~~~~~~~~~
[2025-09-24 02:20:14,251] %Warning-PINMISSING: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:51493:36: Cell has missing pin: 's_axilite_ARREADY'
[2025-09-24 02:20:14,251] 51493 |   finn_design_Thresholding_rtl_2_0 Thresholding_rtl_2
[2025-09-24 02:20:14,251]       |                                    ^~~~~~~~~~~~~~~~~~
[2025-09-24 02:20:14,251] %Warning-PINMISSING: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:51493:36: Cell has missing pin: 's_axilite_RVALID'
[2025-09-24 02:20:14,251] 51493 |   finn_design_Thresholding_rtl_2_0 Thresholding_rtl_2
[2025-09-24 02:20:14,251]       |                                    ^~~~~~~~~~~~~~~~~~
[2025-09-24 02:20:14,251] %Warning-PINMISSING: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:51493:36: Cell has missing pin: 's_axilite_RDATA'
[2025-09-24 02:20:14,251] 51493 |   finn_design_Thresholding_rtl_2_0 Thresholding_rtl_2
[2025-09-24 02:20:14,251]       |                                    ^~~~~~~~~~~~~~~~~~
[2025-09-24 02:20:14,251] %Warning-PINMISSING: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:51493:36: Cell has missing pin: 's_axilite_RRESP'
[2025-09-24 02:20:14,251] 51493 |   finn_design_Thresholding_rtl_2_0 Thresholding_rtl_2
[2025-09-24 02:20:14,251]       |                                    ^~~~~~~~~~~~~~~~~~
[2025-09-24 02:20:14,251] %Warning-PINMISSING: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:51511:36: Cell has missing pin: 's_axilite_AWREADY'
[2025-09-24 02:20:14,251] 51511 |   finn_design_Thresholding_rtl_3_0 Thresholding_rtl_3
[2025-09-24 02:20:14,251]       |                                    ^~~~~~~~~~~~~~~~~~
[2025-09-24 02:20:14,251] %Warning-PINMISSING: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:51511:36: Cell has missing pin: 's_axilite_WREADY'
[2025-09-24 02:20:14,251] 51511 |   finn_design_Thresholding_rtl_3_0 Thresholding_rtl_3
[2025-09-24 02:20:14,251]       |                                    ^~~~~~~~~~~~~~~~~~
[2025-09-24 02:20:14,251] %Warning-PINMISSING: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:51511:36: Cell has missing pin: 's_axilite_BVALID'
[2025-09-24 02:20:14,251] 51511 |   finn_design_Thresholding_rtl_3_0 Thresholding_rtl_3
[2025-09-24 02:20:14,251]       |                                    ^~~~~~~~~~~~~~~~~~
[2025-09-24 02:20:14,251] %Warning-PINMISSING: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:51511:36: Cell has missing pin: 's_axilite_BRESP'
[2025-09-24 02:20:14,251] 51511 |   finn_design_Thresholding_rtl_3_0 Thresholding_rtl_3
[2025-09-24 02:20:14,251]       |                                    ^~~~~~~~~~~~~~~~~~
[2025-09-24 02:20:14,251] %Warning-PINMISSING: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:51511:36: Cell has missing pin: 's_axilite_ARREADY'
[2025-09-24 02:20:14,251] 51511 |   finn_design_Thresholding_rtl_3_0 Thresholding_rtl_3
[2025-09-24 02:20:14,251]       |                                    ^~~~~~~~~~~~~~~~~~
[2025-09-24 02:20:14,251] %Warning-PINMISSING: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:51511:36: Cell has missing pin: 's_axilite_RVALID'
[2025-09-24 02:20:14,251] 51511 |   finn_design_Thresholding_rtl_3_0 Thresholding_rtl_3
[2025-09-24 02:20:14,251]       |                                    ^~~~~~~~~~~~~~~~~~
[2025-09-24 02:20:14,251] %Warning-PINMISSING: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:51511:36: Cell has missing pin: 's_axilite_RDATA'
[2025-09-24 02:20:14,251] 51511 |   finn_design_Thresholding_rtl_3_0 Thresholding_rtl_3
[2025-09-24 02:20:14,251]       |                                    ^~~~~~~~~~~~~~~~~~
[2025-09-24 02:20:14,251] %Warning-PINMISSING: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:51511:36: Cell has missing pin: 's_axilite_RRESP'
[2025-09-24 02:20:14,251] 51511 |   finn_design_Thresholding_rtl_3_0 Thresholding_rtl_3
[2025-09-24 02:20:14,251]       |                                    ^~~~~~~~~~~~~~~~~~
[2025-09-24 02:20:14,251] %Warning-TIMESCALEMOD: /home/dan/Projects/fpga-eeg/extern/finn/finn-rtllib/swg/swg_pkg.sv:32:9: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
[2025-09-24 02:20:14,251]    32 | package swg;
[2025-09-24 02:20:14,251]       |         ^~~
[2025-09-24 02:20:14,251]                        /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:645:8: ... Location of module with timescale
[2025-09-24 02:20:14,252]   645 | module MVAU_hls_1_hls_deadlock_idx1_monitor (
[2025-09-24 02:20:14,252]       |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
[2025-09-24 02:20:14,252] %Warning-TIMESCALEMOD: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:35:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
[2025-09-24 02:20:14,252]    35 | module StreamingFIFO_rtl_14(
[2025-09-24 02:20:14,252]       |        ^~~~~~~~~~~~~~~~~~~~
[2025-09-24 02:20:14,252]                        /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:645:8: ... Location of module with timescale
[2025-09-24 02:20:14,252]   645 | module MVAU_hls_1_hls_deadlock_idx1_monitor (
[2025-09-24 02:20:14,252]       |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
[2025-09-24 02:20:14,252] %Warning-TIMESCALEMOD: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:132:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
[2025-09-24 02:20:14,252]   132 | module thresholding #(
[2025-09-24 02:20:14,252]       |        ^~~~~~~~~~~~
[2025-09-24 02:20:14,252]                        /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:645:8: ... Location of module with timescale
[2025-09-24 02:20:14,252]   645 | module MVAU_hls_1_hls_deadlock_idx1_monitor (
[2025-09-24 02:20:14,252]       |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
[2025-09-24 02:20:14,252] %Warning-TIMESCALEMOD: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:512:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
[2025-09-24 02:20:14,252]   512 | module finn_design_Thresholding_rtl_0_0 (
[2025-09-24 02:20:14,252]       |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
[2025-09-24 02:20:14,252]                        /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:645:8: ... Location of module with timescale
[2025-09-24 02:20:14,252]   645 | module MVAU_hls_1_hls_deadlock_idx1_monitor (
[2025-09-24 02:20:14,252]       |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
[2025-09-24 02:20:14,252] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:210:55: Operator ADD expects 32 bits on the LHS, but LHS's VARREF 'DEEP_PIPELINE' generates 1 bits.
[2025-09-24 02:20:14,252]                                                                                           : ... In instance finn_design_wrapper.finn_design_i.Thresholding_rtl_0.inst.core.impl
[2025-09-24 02:20:14,252]   210 |  localparam int unsigned  MAX_PENDING = (DEEP_PIPELINE+1)*N + 3;
[2025-09-24 02:20:14,252]       |                                                       ^
[2025-09-24 02:20:14,252] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:298:25: Logical operator LOGAND expects 1 bit on the LHS, but LHS's VARREF 'DEPTH_TRIGGER_URAM' generates 32 bits.
[2025-09-24 02:20:14,252]                                                                                           : ... In instance finn_design_wrapper.finn_design_i.Thresholding_rtl_0.inst.core.impl
[2025-09-24 02:20:14,252]   298 |      DEPTH_TRIGGER_URAM && (DEPTH >= DEPTH_TRIGGER_URAM)? "ultra" :
[2025-09-24 02:20:14,252]       |                         ^~
[2025-09-24 02:20:14,252] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:299:25: Logical operator LOGAND expects 1 bit on the LHS, but LHS's VARREF 'DEPTH_TRIGGER_BRAM' generates 32 bits.
[2025-09-24 02:20:14,252]                                                                                           : ... In instance finn_design_wrapper.finn_design_i.Thresholding_rtl_0.inst.core.impl
[2025-09-24 02:20:14,252]   299 |      DEPTH_TRIGGER_BRAM && (DEPTH >= DEPTH_TRIGGER_BRAM)? "block" :
[2025-09-24 02:20:14,252]       |                         ^~
[2025-09-24 02:20:14,252] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:301:25: Logical operator LOGAND expects 1 bit on the LHS, but LHS's VARREF 'DEPTH_TRIGGER_BRAM' generates 32 bits.
[2025-09-24 02:20:14,252]                                                                                           : ... In instance finn_design_wrapper.finn_design_i.Thresholding_rtl_0.inst.core.impl
[2025-09-24 02:20:14,252]   301 |      DEPTH_TRIGGER_BRAM && (DEPTH >= 64)? "distributed" : "auto";
[2025-09-24 02:20:14,252]       |                         ^~
[2025-09-24 02:20:14,252] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:37220:11: Operator ASSIGNW expects 27 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-09-24 02:20:14,252]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36.mac_muladd_2s_2s_4s_5_4_1_U3.MVAU_hls_3_mac_muladd_2s_2s_4s_5_4_1_DSP48_0_U
[2025-09-24 02:20:14,252] 37220 | assign a  = $signed(in0);
[2025-09-24 02:20:14,252]       |           ^
[2025-09-24 02:20:14,252] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:37221:11: Operator ASSIGNW expects 18 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-09-24 02:20:14,252]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36.mac_muladd_2s_2s_4s_5_4_1_U3.MVAU_hls_3_mac_muladd_2s_2s_4s_5_4_1_DSP48_0_U
[2025-09-24 02:20:14,252] 37221 | assign b  = $signed(in1);
[2025-09-24 02:20:14,252]       |           ^
[2025-09-24 02:20:14,252] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:37222:11: Operator ASSIGNW expects 48 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-09-24 02:20:14,252]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36.mac_muladd_2s_2s_4s_5_4_1_U3.MVAU_hls_3_mac_muladd_2s_2s_4s_5_4_1_DSP48_0_U
[2025-09-24 02:20:14,252] 37222 | assign c  = $signed(in2);
[2025-09-24 02:20:14,252]       |           ^
[2025-09-24 02:20:14,252] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:37225:19: Operator ADD expects 48 bits on the LHS, but LHS's VARREF 'm_reg' generates 45 bits.
[2025-09-24 02:20:14,252]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36.mac_muladd_2s_2s_4s_5_4_1_U3.MVAU_hls_3_mac_muladd_2s_2s_4s_5_4_1_DSP48_0_U
[2025-09-24 02:20:14,252] 37225 | assign p  = m_reg + c;
[2025-09-24 02:20:14,252]       |                   ^
[2025-09-24 02:20:14,252] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:37236:13: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'p_reg' generates 48 bits.
[2025-09-24 02:20:14,252]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36.mac_muladd_2s_2s_4s_5_4_1_U3.MVAU_hls_3_mac_muladd_2s_2s_4s_5_4_1_DSP48_0_U
[2025-09-24 02:20:14,252] 37236 | assign dout = p_reg;
[2025-09-24 02:20:14,252]       |             ^
[2025-09-24 02:20:14,252] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:33033:11: Operator ASSIGNW expects 27 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-09-24 02:20:14,252]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36.mac_muladd_2s_2s_4s_5_4_1_U4.MVAU_hls_2_mac_muladd_2s_2s_4s_5_4_1_DSP48_0_U
[2025-09-24 02:20:14,252] 33033 | assign a  = $signed(in0);
[2025-09-24 02:20:14,252]       |           ^
[2025-09-24 02:20:14,252] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:33034:11: Operator ASSIGNW expects 18 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-09-24 02:20:14,252]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36.mac_muladd_2s_2s_4s_5_4_1_U4.MVAU_hls_2_mac_muladd_2s_2s_4s_5_4_1_DSP48_0_U
[2025-09-24 02:20:14,252] 33034 | assign b  = $signed(in1);
[2025-09-24 02:20:14,252]       |           ^
[2025-09-24 02:20:14,252] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:33035:11: Operator ASSIGNW expects 48 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-09-24 02:20:14,252]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36.mac_muladd_2s_2s_4s_5_4_1_U4.MVAU_hls_2_mac_muladd_2s_2s_4s_5_4_1_DSP48_0_U
[2025-09-24 02:20:14,252] 33035 | assign c  = $signed(in2);
[2025-09-24 02:20:14,252]       |           ^
[2025-09-24 02:20:14,252] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:33038:19: Operator ADD expects 48 bits on the LHS, but LHS's VARREF 'm_reg' generates 45 bits.
[2025-09-24 02:20:14,252]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36.mac_muladd_2s_2s_4s_5_4_1_U4.MVAU_hls_2_mac_muladd_2s_2s_4s_5_4_1_DSP48_0_U
[2025-09-24 02:20:14,252] 33038 | assign p  = m_reg + c;
[2025-09-24 02:20:14,253]       |                   ^
[2025-09-24 02:20:14,253] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:33049:13: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'p_reg' generates 48 bits.
[2025-09-24 02:20:14,253]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36.mac_muladd_2s_2s_4s_5_4_1_U4.MVAU_hls_2_mac_muladd_2s_2s_4s_5_4_1_DSP48_0_U
[2025-09-24 02:20:14,253] 33049 | assign dout = p_reg;
[2025-09-24 02:20:14,253]       |             ^
[2025-09-24 02:20:14,253] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:11256:11: Operator ASSIGNW expects 27 bits on the Assign RHS, but Assign RHS's SIGNED generates 8 bits.
[2025-09-24 02:20:14,253]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36.mac_muladd_8s_2s_10s_11_4_1_U17.MVAU_hls_0_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_U
[2025-09-24 02:20:14,253] 11256 | assign a  = $signed(in0);
[2025-09-24 02:20:14,253]       |           ^
[2025-09-24 02:20:14,253] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:11257:11: Operator ASSIGNW expects 18 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-09-24 02:20:14,253]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36.mac_muladd_8s_2s_10s_11_4_1_U17.MVAU_hls_0_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_U
[2025-09-24 02:20:14,253] 11257 | assign b  = $signed(in1);
[2025-09-24 02:20:14,253]       |           ^
[2025-09-24 02:20:14,253] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:11258:11: Operator ASSIGNW expects 48 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2025-09-24 02:20:14,253]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36.mac_muladd_8s_2s_10s_11_4_1_U17.MVAU_hls_0_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_U
[2025-09-24 02:20:14,253] 11258 | assign c  = $signed(in2);
[2025-09-24 02:20:14,253]       |           ^
[2025-09-24 02:20:14,253] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:11261:19: Operator ADD expects 48 bits on the LHS, but LHS's VARREF 'm_reg' generates 45 bits.
[2025-09-24 02:20:14,253]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36.mac_muladd_8s_2s_10s_11_4_1_U17.MVAU_hls_0_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_U
[2025-09-24 02:20:14,253] 11261 | assign p  = m_reg + c;
[2025-09-24 02:20:14,253]       |                   ^
[2025-09-24 02:20:14,253] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:11272:13: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'p_reg' generates 48 bits.
[2025-09-24 02:20:14,253]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36.mac_muladd_8s_2s_10s_11_4_1_U17.MVAU_hls_0_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_U
[2025-09-24 02:20:14,253] 11272 | assign dout = p_reg;
[2025-09-24 02:20:14,253]       |             ^
[2025-09-24 02:20:14,253] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:11171:11: Operator ASSIGNW expects 27 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-09-24 02:20:14,253]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36.mac_muladd_2s_2s_5s_5_4_1_U6.MVAU_hls_2_mac_muladd_2s_2s_5s_5_4_1_DSP48_1_U
[2025-09-24 02:20:14,253] 11171 | assign a  = $signed(in0);
[2025-09-24 02:20:14,253]       |           ^
[2025-09-24 02:20:14,253] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:11172:11: Operator ASSIGNW expects 18 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-09-24 02:20:14,253]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36.mac_muladd_2s_2s_5s_5_4_1_U6.MVAU_hls_2_mac_muladd_2s_2s_5s_5_4_1_DSP48_1_U
[2025-09-24 02:20:14,253] 11172 | assign b  = $signed(in1);
[2025-09-24 02:20:14,253]       |           ^
[2025-09-24 02:20:14,253] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:11173:11: Operator ASSIGNW expects 48 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-09-24 02:20:14,253]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36.mac_muladd_2s_2s_5s_5_4_1_U6.MVAU_hls_2_mac_muladd_2s_2s_5s_5_4_1_DSP48_1_U
[2025-09-24 02:20:14,253] 11173 | assign c  = $signed(in2);
[2025-09-24 02:20:14,253]       |           ^
[2025-09-24 02:20:14,253] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:11176:19: Operator ADD expects 48 bits on the LHS, but LHS's VARREF 'm_reg' generates 45 bits.
[2025-09-24 02:20:14,253]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36.mac_muladd_2s_2s_5s_5_4_1_U6.MVAU_hls_2_mac_muladd_2s_2s_5s_5_4_1_DSP48_1_U
[2025-09-24 02:20:14,253] 11176 | assign p  = m_reg + c;
[2025-09-24 02:20:14,253]       |                   ^
[2025-09-24 02:20:14,253] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:11187:13: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'p_reg' generates 48 bits.
[2025-09-24 02:20:14,253]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36.mac_muladd_2s_2s_5s_5_4_1_U6.MVAU_hls_2_mac_muladd_2s_2s_5s_5_4_1_DSP48_1_U
[2025-09-24 02:20:14,253] 11187 | assign dout = p_reg;
[2025-09-24 02:20:14,253]       |             ^
[2025-09-24 02:20:14,253] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:9879:11: Operator ASSIGNW expects 27 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-09-24 02:20:14,253]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36.mac_muladd_2s_2s_4s_5_4_1_U4.MVAU_hls_1_mac_muladd_2s_2s_4s_5_4_1_DSP48_0_U
[2025-09-24 02:20:14,253]  9879 | assign a  = $signed(in0);
[2025-09-24 02:20:14,253]       |           ^
[2025-09-24 02:20:14,253] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:9880:11: Operator ASSIGNW expects 18 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-09-24 02:20:14,253]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36.mac_muladd_2s_2s_4s_5_4_1_U4.MVAU_hls_1_mac_muladd_2s_2s_4s_5_4_1_DSP48_0_U
[2025-09-24 02:20:14,253]  9880 | assign b  = $signed(in1);
[2025-09-24 02:20:14,253]       |           ^
[2025-09-24 02:20:14,253] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:9881:11: Operator ASSIGNW expects 48 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-09-24 02:20:14,253]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36.mac_muladd_2s_2s_4s_5_4_1_U4.MVAU_hls_1_mac_muladd_2s_2s_4s_5_4_1_DSP48_0_U
[2025-09-24 02:20:14,253]  9881 | assign c  = $signed(in2);
[2025-09-24 02:20:14,253]       |           ^
[2025-09-24 02:20:14,253] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:9884:19: Operator ADD expects 48 bits on the LHS, but LHS's VARREF 'm_reg' generates 45 bits.
[2025-09-24 02:20:14,253]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36.mac_muladd_2s_2s_4s_5_4_1_U4.MVAU_hls_1_mac_muladd_2s_2s_4s_5_4_1_DSP48_0_U
[2025-09-24 02:20:14,253]  9884 | assign p  = m_reg + c;
[2025-09-24 02:20:14,253]       |                   ^
[2025-09-24 02:20:14,253] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:9895:13: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'p_reg' generates 48 bits.
[2025-09-24 02:20:14,253]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36.mac_muladd_2s_2s_4s_5_4_1_U4.MVAU_hls_1_mac_muladd_2s_2s_4s_5_4_1_DSP48_0_U
[2025-09-24 02:20:14,253]  9895 | assign dout = p_reg;
[2025-09-24 02:20:14,253]       |             ^
[2025-09-24 02:20:14,253] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:1791:11: Operator ASSIGNW expects 27 bits on the Assign RHS, but Assign RHS's SIGNED generates 8 bits.
[2025-09-24 02:20:14,253]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36.mac_muladd_8s_2s_17s_17_4_1_U31.MVAU_hls_0_mac_muladd_8s_2s_17s_17_4_1_DSP48_1_U
[2025-09-24 02:20:14,254]  1791 | assign a  = $signed(in0);
[2025-09-24 02:20:14,254]       |           ^
[2025-09-24 02:20:14,254] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:1792:11: Operator ASSIGNW expects 18 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-09-24 02:20:14,254]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36.mac_muladd_8s_2s_17s_17_4_1_U31.MVAU_hls_0_mac_muladd_8s_2s_17s_17_4_1_DSP48_1_U
[2025-09-24 02:20:14,254]  1792 | assign b  = $signed(in1);
[2025-09-24 02:20:14,254]       |           ^
[2025-09-24 02:20:14,254] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:1793:11: Operator ASSIGNW expects 48 bits on the Assign RHS, but Assign RHS's SIGNED generates 17 bits.
[2025-09-24 02:20:14,254]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36.mac_muladd_8s_2s_17s_17_4_1_U31.MVAU_hls_0_mac_muladd_8s_2s_17s_17_4_1_DSP48_1_U
[2025-09-24 02:20:14,254]  1793 | assign c  = $signed(in2);
[2025-09-24 02:20:14,254]       |           ^
[2025-09-24 02:20:14,254] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:1796:19: Operator ADD expects 48 bits on the LHS, but LHS's VARREF 'm_reg' generates 45 bits.
[2025-09-24 02:20:14,254]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36.mac_muladd_8s_2s_17s_17_4_1_U31.MVAU_hls_0_mac_muladd_8s_2s_17s_17_4_1_DSP48_1_U
[2025-09-24 02:20:14,254]  1796 | assign p  = m_reg + c;
[2025-09-24 02:20:14,254]       |                   ^
[2025-09-24 02:20:14,254] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:1807:13: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's VARREF 'p_reg' generates 48 bits.
[2025-09-24 02:20:14,254]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36.mac_muladd_8s_2s_17s_17_4_1_U31.MVAU_hls_0_mac_muladd_8s_2s_17s_17_4_1_DSP48_1_U
[2025-09-24 02:20:14,254]  1807 | assign dout = p_reg;
[2025-09-24 02:20:14,254]       |             ^
[2025-09-24 02:20:14,254] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:709:11: Operator ASSIGNW expects 27 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-09-24 02:20:14,254]                                                                                           : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36.mac_muladd_2s_2s_5s_5_4_1_U6.MVAU_hls_1_mac_muladd_2s_2s_5s_5_4_1_DSP48_1_U
[2025-09-24 02:20:14,254]   709 | assign a  = $signed(in0);
[2025-09-24 02:20:14,254]       |           ^
[2025-09-24 02:20:14,254] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:710:11: Operator ASSIGNW expects 18 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-09-24 02:20:14,254]                                                                                           : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36.mac_muladd_2s_2s_5s_5_4_1_U6.MVAU_hls_1_mac_muladd_2s_2s_5s_5_4_1_DSP48_1_U
[2025-09-24 02:20:14,254]   710 | assign b  = $signed(in1);
[2025-09-24 02:20:14,254]       |           ^
[2025-09-24 02:20:14,254] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:711:11: Operator ASSIGNW expects 48 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2025-09-24 02:20:14,254]                                                                                           : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36.mac_muladd_2s_2s_5s_5_4_1_U6.MVAU_hls_1_mac_muladd_2s_2s_5s_5_4_1_DSP48_1_U
[2025-09-24 02:20:14,254]   711 | assign c  = $signed(in2);
[2025-09-24 02:20:14,254]       |           ^
[2025-09-24 02:20:14,254] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:714:19: Operator ADD expects 48 bits on the LHS, but LHS's VARREF 'm_reg' generates 45 bits.
[2025-09-24 02:20:14,254]                                                                                           : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36.mac_muladd_2s_2s_5s_5_4_1_U6.MVAU_hls_1_mac_muladd_2s_2s_5s_5_4_1_DSP48_1_U
[2025-09-24 02:20:14,254]   714 | assign p  = m_reg + c;
[2025-09-24 02:20:14,254]       |                   ^
[2025-09-24 02:20:14,254] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:725:13: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'p_reg' generates 48 bits.
[2025-09-24 02:20:14,254]                                                                                           : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36.mac_muladd_2s_2s_5s_5_4_1_U6.MVAU_hls_1_mac_muladd_2s_2s_5s_5_4_1_DSP48_1_U
[2025-09-24 02:20:14,254]   725 | assign dout = p_reg;
[2025-09-24 02:20:14,254]       |             ^
[2025-09-24 02:20:14,254] %Warning-UNPACKED: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:52306:10: Unsupported: Unpacked struct/union
[2025-09-24 02:20:14,254]                                                                                                : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4_wstrm.inst.core.mem
[2025-09-24 02:20:14,254] 52306 |  typedef struct {
[2025-09-24 02:20:14,254]       |          ^~~~~~
[2025-09-24 02:20:14,254] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:52329:36: Operator ADD expects 32 bits on the LHS, but LHS's SEL generates 9 bits.
[2025-09-24 02:20:14,254]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4_wstrm.inst.core.mem
[2025-09-24 02:20:14,254] 52329 |   assign ptr_nxt.val = ptr_eff.val + (config_ce? 0 : !ptr_eff.lst? 1 : WRAP_INC);
[2025-09-24 02:20:14,254]       |                                    ^
[2025-09-24 02:20:14,254] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:52329:22: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's ADD generates 32 bits.
[2025-09-24 02:20:14,254]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4_wstrm.inst.core.mem
[2025-09-24 02:20:14,254] 52329 |   assign ptr_nxt.val = ptr_eff.val + (config_ce? 0 : !ptr_eff.lst? 1 : WRAP_INC);
[2025-09-24 02:20:14,254]       |                      ^
[2025-09-24 02:20:14,254] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:52334:20: Operator EQ expects 32 bits on the LHS, but LHS's SEL generates 9 bits.
[2025-09-24 02:20:14,254]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4_wstrm.inst.core.mem
[2025-09-24 02:20:14,254] 52334 |        ptr_eff.val == DEPTH-2;
[2025-09-24 02:20:14,254]       |                    ^~
[2025-09-24 02:20:14,254] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:52357:19: Operator PATMEMBER expects 9 bits on the Pattern value, but Pattern value's VARREF 'config_address' generates 32 bits.
[2025-09-24 02:20:14,254]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4_wstrm.inst.core.mem
[2025-09-24 02:20:14,254] 52357 |      Ptr[1] <= '{ val: config_address, lst: 'x };
[2025-09-24 02:20:14,254]       |                   ^~~
[2025-09-24 02:20:14,254] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:16916:27: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'ip_rdata' generates 8 bits.
[2025-09-24 02:20:14,254]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4_wstrm.inst.core.config_if
[2025-09-24 02:20:14,254] 16916 |     assign internal_rdata = ip_rdata;
[2025-09-24 02:20:14,254]       |                           ^
[2025-09-24 02:20:14,254] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:52329:36: Operator ADD expects 32 bits on the LHS, but LHS's SEL generates 17 bits.
[2025-09-24 02:20:14,254]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3_wstrm.inst.core.mem
[2025-09-24 02:20:14,254] 52329 |   assign ptr_nxt.val = ptr_eff.val + (config_ce? 0 : !ptr_eff.lst? 1 : WRAP_INC);
[2025-09-24 02:20:14,254]       |                                    ^
[2025-09-24 02:20:14,254] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:52329:22: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's ADD generates 32 bits.
[2025-09-24 02:20:14,254]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3_wstrm.inst.core.mem
[2025-09-24 02:20:14,254] 52329 |   assign ptr_nxt.val = ptr_eff.val + (config_ce? 0 : !ptr_eff.lst? 1 : WRAP_INC);
[2025-09-24 02:20:14,254]       |                      ^
[2025-09-24 02:20:14,254] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:52334:20: Operator EQ expects 32 bits on the LHS, but LHS's SEL generates 17 bits.
[2025-09-24 02:20:14,254]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3_wstrm.inst.core.mem
[2025-09-24 02:20:14,254] 52334 |        ptr_eff.val == DEPTH-2;
[2025-09-24 02:20:14,254]       |                    ^~
[2025-09-24 02:20:14,255] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:52357:19: Operator PATMEMBER expects 17 bits on the Pattern value, but Pattern value's VARREF 'config_address' generates 32 bits.
[2025-09-24 02:20:14,255]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3_wstrm.inst.core.mem
[2025-09-24 02:20:14,255] 52357 |      Ptr[1] <= '{ val: config_address, lst: 'x };
[2025-09-24 02:20:14,255]       |                   ^~~
[2025-09-24 02:20:14,255] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:52329:36: Operator ADD expects 32 bits on the LHS, but LHS's SEL generates 14 bits.
[2025-09-24 02:20:14,255]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2_wstrm.inst.core.mem
[2025-09-24 02:20:14,255] 52329 |   assign ptr_nxt.val = ptr_eff.val + (config_ce? 0 : !ptr_eff.lst? 1 : WRAP_INC);
[2025-09-24 02:20:14,255]       |                                    ^
[2025-09-24 02:20:14,255] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:52329:22: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's ADD generates 32 bits.
[2025-09-24 02:20:14,255]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2_wstrm.inst.core.mem
[2025-09-24 02:20:14,255] 52329 |   assign ptr_nxt.val = ptr_eff.val + (config_ce? 0 : !ptr_eff.lst? 1 : WRAP_INC);
[2025-09-24 02:20:14,255]       |                      ^
[2025-09-24 02:20:14,255] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:52334:20: Operator EQ expects 32 bits on the LHS, but LHS's SEL generates 14 bits.
[2025-09-24 02:20:14,255]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2_wstrm.inst.core.mem
[2025-09-24 02:20:14,255] 52334 |        ptr_eff.val == DEPTH-2;
[2025-09-24 02:20:14,255]       |                    ^~
[2025-09-24 02:20:14,255] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:52357:19: Operator PATMEMBER expects 14 bits on the Pattern value, but Pattern value's VARREF 'config_address' generates 32 bits.
[2025-09-24 02:20:14,255]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2_wstrm.inst.core.mem
[2025-09-24 02:20:14,255] 52357 |      Ptr[1] <= '{ val: config_address, lst: 'x };
[2025-09-24 02:20:14,255]       |                   ^~~
[2025-09-24 02:20:14,255] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:16916:27: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'ip_rdata' generates 16 bits.
[2025-09-24 02:20:14,255]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2_wstrm.inst.core.config_if
[2025-09-24 02:20:14,255] 16916 |     assign internal_rdata = ip_rdata;
[2025-09-24 02:20:14,255]       |                           ^
[2025-09-24 02:20:14,255] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:52329:36: Operator ADD expects 32 bits on the LHS, but LHS's SEL generates 12 bits.
[2025-09-24 02:20:14,255]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1_wstrm.inst.core.mem
[2025-09-24 02:20:14,255] 52329 |   assign ptr_nxt.val = ptr_eff.val + (config_ce? 0 : !ptr_eff.lst? 1 : WRAP_INC);
[2025-09-24 02:20:14,255]       |                                    ^
[2025-09-24 02:20:14,255] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:52329:22: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's ADD generates 32 bits.
[2025-09-24 02:20:14,255]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1_wstrm.inst.core.mem
[2025-09-24 02:20:14,255] 52329 |   assign ptr_nxt.val = ptr_eff.val + (config_ce? 0 : !ptr_eff.lst? 1 : WRAP_INC);
[2025-09-24 02:20:14,255]       |                      ^
[2025-09-24 02:20:14,255] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:52334:20: Operator EQ expects 32 bits on the LHS, but LHS's SEL generates 12 bits.
[2025-09-24 02:20:14,255]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1_wstrm.inst.core.mem
[2025-09-24 02:20:14,255] 52334 |        ptr_eff.val == DEPTH-2;
[2025-09-24 02:20:14,255]       |                    ^~
[2025-09-24 02:20:14,255] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:52357:19: Operator PATMEMBER expects 12 bits on the Pattern value, but Pattern value's VARREF 'config_address' generates 32 bits.
[2025-09-24 02:20:14,255]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1_wstrm.inst.core.mem
[2025-09-24 02:20:14,255] 52357 |      Ptr[1] <= '{ val: config_address, lst: 'x };
[2025-09-24 02:20:14,255]       |                   ^~~
[2025-09-24 02:20:14,255] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:16922:27: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SHIFTR generates 64 bits.
[2025-09-24 02:20:14,255]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0_wstrm.inst.core.config_if
[2025-09-24 02:20:14,255] 16922 |     assign internal_rdata = ip_rdata >> (internal_rfold*DATA_WIDTH);
[2025-09-24 02:20:14,255]       |                           ^
[2025-09-24 02:20:14,255] %Warning-STMTDLY: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:48835:2: Unsupported: Ignoring delay on this delayed statement.
[2025-09-24 02:20:14,255]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36.flow_control_loop_pipe_sequential_init_U
[2025-09-24 02:20:14,255] 48835 | #0 ap_loop_init_int = 1'b1;
[2025-09-24 02:20:14,255]       |  ^
[2025-09-24 02:20:14,255] %Warning-STMTDLY: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:48836:2: Unsupported: Ignoring delay on this delayed statement.
[2025-09-24 02:20:14,255]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36.flow_control_loop_pipe_sequential_init_U
[2025-09-24 02:20:14,255] 48836 | #0 ap_done_cache = 1'b0;
[2025-09-24 02:20:14,255]       |  ^
[2025-09-24 02:20:14,255] %Warning-STMTDLY: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:35873:2: Unsupported: Ignoring delay on this delayed statement.
[2025-09-24 02:20:14,255]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36.flow_control_loop_pipe_sequential_init_U
[2025-09-24 02:20:14,255] 35873 | #0 ap_loop_init_int = 1'b1;
[2025-09-24 02:20:14,255]       |  ^
[2025-09-24 02:20:14,255] %Warning-STMTDLY: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:35874:2: Unsupported: Ignoring delay on this delayed statement.
[2025-09-24 02:20:14,255]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36.flow_control_loop_pipe_sequential_init_U
[2025-09-24 02:20:14,255] 35874 | #0 ap_done_cache = 1'b0;
[2025-09-24 02:20:14,255]       |  ^
[2025-09-24 02:20:14,255] %Warning-STMTDLY: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:21329:2: Unsupported: Ignoring delay on this delayed statement.
[2025-09-24 02:20:14,255]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36.flow_control_loop_pipe_sequential_init_U
[2025-09-24 02:20:14,255] 21329 | #0 ap_loop_init_int = 1'b1;
[2025-09-24 02:20:14,255]       |  ^
[2025-09-24 02:20:14,255] %Warning-STMTDLY: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:21330:2: Unsupported: Ignoring delay on this delayed statement.
[2025-09-24 02:20:14,255]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36.flow_control_loop_pipe_sequential_init_U
[2025-09-24 02:20:14,255] 21330 | #0 ap_done_cache = 1'b0;
[2025-09-24 02:20:14,255]       |  ^
[2025-09-24 02:20:14,255] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:10861:11: Operator ASSIGNW expects 27 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-09-24 02:20:14,255]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.mac_muladd_2s_2s_16s_16_4_1_U2.MVAU_hls_4_mac_muladd_2s_2s_16s_16_4_1_DSP48_0_U
[2025-09-24 02:20:14,255] 10861 | assign a  = $signed(in0);
[2025-09-24 02:20:14,255]       |           ^
[2025-09-24 02:20:14,255] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:10862:11: Operator ASSIGNW expects 18 bits on the Assign RHS, but Assign RHS's SIGNED generates 2 bits.
[2025-09-24 02:20:14,255]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.mac_muladd_2s_2s_16s_16_4_1_U2.MVAU_hls_4_mac_muladd_2s_2s_16s_16_4_1_DSP48_0_U
[2025-09-24 02:20:14,256] 10862 | assign b  = $signed(in1);
[2025-09-24 02:20:14,256]       |           ^
[2025-09-24 02:20:14,256] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:10863:11: Operator ASSIGNW expects 48 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2025-09-24 02:20:14,256]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.mac_muladd_2s_2s_16s_16_4_1_U2.MVAU_hls_4_mac_muladd_2s_2s_16s_16_4_1_DSP48_0_U
[2025-09-24 02:20:14,256] 10863 | assign c  = $signed(in2);
[2025-09-24 02:20:14,256]       |           ^
[2025-09-24 02:20:14,256] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:10866:19: Operator ADD expects 48 bits on the LHS, but LHS's VARREF 'm_reg' generates 45 bits.
[2025-09-24 02:20:14,256]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.mac_muladd_2s_2s_16s_16_4_1_U2.MVAU_hls_4_mac_muladd_2s_2s_16s_16_4_1_DSP48_0_U
[2025-09-24 02:20:14,256] 10866 | assign p  = m_reg + c;
[2025-09-24 02:20:14,256]       |                   ^
[2025-09-24 02:20:14,256] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:10877:13: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'p_reg' generates 48 bits.
[2025-09-24 02:20:14,256]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.mac_muladd_2s_2s_16s_16_4_1_U2.MVAU_hls_4_mac_muladd_2s_2s_16s_16_4_1_DSP48_0_U
[2025-09-24 02:20:14,256] 10877 | assign dout = p_reg;
[2025-09-24 02:20:14,256]       |             ^
[2025-09-24 02:20:14,256] %Warning-STMTDLY: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:8408:2: Unsupported: Ignoring delay on this delayed statement.
[2025-09-24 02:20:14,256]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36.flow_control_loop_pipe_sequential_init_U
[2025-09-24 02:20:14,256]  8408 | #0 ap_loop_init_int = 1'b1;
[2025-09-24 02:20:14,256]       |  ^
[2025-09-24 02:20:14,256] %Warning-STMTDLY: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:8409:2: Unsupported: Ignoring delay on this delayed statement.
[2025-09-24 02:20:14,256]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36.flow_control_loop_pipe_sequential_init_U
[2025-09-24 02:20:14,256]  8409 | #0 ap_done_cache = 1'b0;
[2025-09-24 02:20:14,256]       |  ^
[2025-09-24 02:20:14,256] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:215:63: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's SUB generates 32 bits.
[2025-09-24 02:20:14,256]                                                                                           : ... In instance finn_design_wrapper.finn_design_i.Thresholding_rtl_3.inst.core.impl
[2025-09-24 02:20:14,256]   215 |   logic signed [$clog2(MAX_PENDING):0]  GuardSem = MAX_PENDING-1;
[2025-09-24 02:20:14,256]       |                                                               ^
[2025-09-24 02:20:14,256] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:218:22: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's SUB generates 32 bits.
[2025-09-24 02:20:14,256]                                                                                           : ... In instance finn_design_wrapper.finn_design_i.Thresholding_rtl_3.inst.core.impl
[2025-09-24 02:20:14,256]   218 |    if(rst)  GuardSem <= MAX_PENDING-1;
[2025-09-24 02:20:14,256]       |                      ^~
[2025-09-24 02:20:14,256] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:263:23: Operator ADD expects 32 bits on the LHS, but LHS's VARREF 'CnlCnt' generates 8 bits.
[2025-09-24 02:20:14,256]                                                                                           : ... In instance finn_design_wrapper.finn_design_i.Thresholding_rtl_3.inst.core.impl
[2025-09-24 02:20:14,256]   263 |      CnlCnt <= CnlCnt + (CnlLst? 1-CF : 1);
[2025-09-24 02:20:14,256]       |                       ^
[2025-09-24 02:20:14,256] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:263:13: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's ADD generates 32 bits.
[2025-09-24 02:20:14,256]                                                                                           : ... In instance finn_design_wrapper.finn_design_i.Thresholding_rtl_3.inst.core.impl
[2025-09-24 02:20:14,256]   263 |      CnlCnt <= CnlCnt + (CnlLst? 1-CF : 1);
[2025-09-24 02:20:14,256]       |             ^~
[2025-09-24 02:20:14,256] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:264:23: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'CnlCnt' generates 8 bits.
[2025-09-24 02:20:14,256]                                                                                           : ... In instance finn_design_wrapper.finn_design_i.Thresholding_rtl_3.inst.core.impl
[2025-09-24 02:20:14,256]   264 |      CnlLst <= CnlCnt == CF-2;
[2025-09-24 02:20:14,256]       |                       ^~
[2025-09-24 02:20:14,256] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:291:29: Operator EQ expects 32 or 2 bits on the LHS, but LHS's SEL generates 1 bits.
[2025-09-24 02:20:14,256]                                                                                           : ... In instance finn_design_wrapper.finn_design_i.Thresholding_rtl_3.inst.core.impl
[2025-09-24 02:20:14,256]   291 |    uwire  cs = (p.ptr[SN:0] == 2**SN-1);
[2025-09-24 02:20:14,256]       |                             ^~
[2025-09-24 02:20:14,256] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:422:17: Operator LTS expects 32 bits on the LHS, but LHS's VARREF 'APtr' generates 4 bits.
[2025-09-24 02:20:14,256]                                                                                           : ... In instance finn_design_wrapper.finn_design_i.Thresholding_rtl_3.inst.core.impl
[2025-09-24 02:20:14,256]   422 |     assert(APtr < $signed(A_DEPTH-1)) else begin
[2025-09-24 02:20:14,256]       |                 ^
[2025-09-24 02:20:14,256] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:426:36: Operator ASSIGNDLY expects 2 bits on the Assign RHS, but Assign RHS's SEL generates 10 bits.
[2025-09-24 02:20:14,256]                                                                                           : ... In instance finn_design_wrapper.finn_design_i.Thresholding_rtl_3.inst.core.impl
[2025-09-24 02:20:14,256]   426 |     foreach(pipe[pe])  ADat[0][pe] <= pipe[pe][N].ptr;
[2025-09-24 02:20:14,256]       |                                    ^~
[2025-09-24 02:20:14,256] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:440:17: Bit extraction of array[5:0] requires 3 bit index, not 4 bits.
[2025-09-24 02:20:14,256]                                                                                           : ... In instance finn_design_wrapper.finn_design_i.Thresholding_rtl_3.inst.core.impl
[2025-09-24 02:20:14,256]   440 |     BDat <= ADat[APtr];
[2025-09-24 02:20:14,256]       |                 ^
[2025-09-24 02:20:14,256] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:447:31: Operator ADD expects 32 bits on the LHS, but LHS's SEL generates 2 bits.
[2025-09-24 02:20:14,256]                                                                                           : ... In instance finn_design_wrapper.finn_design_i.Thresholding_rtl_3.inst.core.impl
[2025-09-24 02:20:14,256]   447 |    assign odat[pe] = BDat[pe] + BIAS;
[2025-09-24 02:20:14,256]       |                               ^
[2025-09-24 02:20:14,256] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:447:20: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's ADD generates 32 bits.
[2025-09-24 02:20:14,256]                                                                                           : ... In instance finn_design_wrapper.finn_design_i.Thresholding_rtl_3.inst.core.impl
[2025-09-24 02:20:14,256]   447 |    assign odat[pe] = BDat[pe] + BIAS;
[2025-09-24 02:20:14,256]       |                    ^
[2025-09-24 02:20:14,256] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:263:23: Operator ADD expects 32 bits on the LHS, but LHS's VARREF 'CnlCnt' generates 7 bits.
[2025-09-24 02:20:14,256]                                                                                           : ... In instance finn_design_wrapper.finn_design_i.Thresholding_rtl_2.inst.core.impl
[2025-09-24 02:20:14,256]   263 |      CnlCnt <= CnlCnt + (CnlLst? 1-CF : 1);
[2025-09-24 02:20:14,256]       |                       ^
[2025-09-24 02:20:14,256] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:263:13: Operator ASSIGNDLY expects 7 bits on the Assign RHS, but Assign RHS's ADD generates 32 bits.
[2025-09-24 02:20:14,256]                                                                                           : ... In instance finn_design_wrapper.finn_design_i.Thresholding_rtl_2.inst.core.impl
[2025-09-24 02:20:14,256]   263 |      CnlCnt <= CnlCnt + (CnlLst? 1-CF : 1);
[2025-09-24 02:20:14,256]       |             ^~
[2025-09-24 02:20:14,256] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:264:23: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'CnlCnt' generates 7 bits.
[2025-09-24 02:20:14,257]                                                                                           : ... In instance finn_design_wrapper.finn_design_i.Thresholding_rtl_2.inst.core.impl
[2025-09-24 02:20:14,257]   264 |      CnlLst <= CnlCnt == CF-2;
[2025-09-24 02:20:14,257]       |                       ^~
[2025-09-24 02:20:14,257] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:426:36: Operator ASSIGNDLY expects 2 bits on the Assign RHS, but Assign RHS's SEL generates 9 bits.
[2025-09-24 02:20:14,257]                                                                                           : ... In instance finn_design_wrapper.finn_design_i.Thresholding_rtl_2.inst.core.impl
[2025-09-24 02:20:14,257]   426 |     foreach(pipe[pe])  ADat[0][pe] <= pipe[pe][N].ptr;
[2025-09-24 02:20:14,257]       |                                    ^~
[2025-09-24 02:20:14,257] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:263:23: Operator ADD expects 32 bits on the LHS, but LHS's VARREF 'CnlCnt' generates 6 bits.
[2025-09-24 02:20:14,257]                                                                                           : ... In instance finn_design_wrapper.finn_design_i.Thresholding_rtl_1.inst.core.impl
[2025-09-24 02:20:14,257]   263 |      CnlCnt <= CnlCnt + (CnlLst? 1-CF : 1);
[2025-09-24 02:20:14,257]       |                       ^
[2025-09-24 02:20:14,257] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:263:13: Operator ASSIGNDLY expects 6 bits on the Assign RHS, but Assign RHS's ADD generates 32 bits.
[2025-09-24 02:20:14,257]                                                                                           : ... In instance finn_design_wrapper.finn_design_i.Thresholding_rtl_1.inst.core.impl
[2025-09-24 02:20:14,257]   263 |      CnlCnt <= CnlCnt + (CnlLst? 1-CF : 1);
[2025-09-24 02:20:14,257]       |             ^~
[2025-09-24 02:20:14,257] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:264:23: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'CnlCnt' generates 6 bits.
[2025-09-24 02:20:14,257]                                                                                           : ... In instance finn_design_wrapper.finn_design_i.Thresholding_rtl_1.inst.core.impl
[2025-09-24 02:20:14,257]   264 |      CnlLst <= CnlCnt == CF-2;
[2025-09-24 02:20:14,257]       |                       ^~
[2025-09-24 02:20:14,257] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:426:36: Operator ASSIGNDLY expects 2 bits on the Assign RHS, but Assign RHS's SEL generates 8 bits.
[2025-09-24 02:20:14,257]                                                                                           : ... In instance finn_design_wrapper.finn_design_i.Thresholding_rtl_1.inst.core.impl
[2025-09-24 02:20:14,257]   426 |     foreach(pipe[pe])  ADat[0][pe] <= pipe[pe][N].ptr;
[2025-09-24 02:20:14,257]       |                                    ^~
[2025-09-24 02:20:14,257] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:263:23: Operator ADD expects 32 bits on the LHS, but LHS's VARREF 'CnlCnt' generates 5 bits.
[2025-09-24 02:20:14,257]                                                                                           : ... In instance finn_design_wrapper.finn_design_i.Thresholding_rtl_0.inst.core.impl
[2025-09-24 02:20:14,257]   263 |      CnlCnt <= CnlCnt + (CnlLst? 1-CF : 1);
[2025-09-24 02:20:14,257]       |                       ^
[2025-09-24 02:20:14,257] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:263:13: Operator ASSIGNDLY expects 5 bits on the Assign RHS, but Assign RHS's ADD generates 32 bits.
[2025-09-24 02:20:14,257]                                                                                           : ... In instance finn_design_wrapper.finn_design_i.Thresholding_rtl_0.inst.core.impl
[2025-09-24 02:20:14,257]   263 |      CnlCnt <= CnlCnt + (CnlLst? 1-CF : 1);
[2025-09-24 02:20:14,257]       |             ^~
[2025-09-24 02:20:14,257] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:264:23: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'CnlCnt' generates 5 bits.
[2025-09-24 02:20:14,257]                                                                                           : ... In instance finn_design_wrapper.finn_design_i.Thresholding_rtl_0.inst.core.impl
[2025-09-24 02:20:14,257]   264 |      CnlLst <= CnlCnt == CF-2;
[2025-09-24 02:20:14,257]       |                       ^~
[2025-09-24 02:20:14,257] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:426:36: Operator ASSIGNDLY expects 2 bits on the Assign RHS, but Assign RHS's SEL generates 7 bits.
[2025-09-24 02:20:14,257]                                                                                           : ... In instance finn_design_wrapper.finn_design_i.Thresholding_rtl_0.inst.core.impl
[2025-09-24 02:20:14,257]   426 |     foreach(pipe[pe])  ADat[0][pe] <= pipe[pe][N].ptr;
[2025-09-24 02:20:14,257]       |                                    ^~
[2025-09-24 02:20:14,257] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:8764:4: Logical operator IF expects 1 bit on the If, but If's MODDIV generates 32 bits.
[2025-09-24 02:20:14,257]                                                                                           : ... In instance finn_design_wrapper.finn_design_i.StreamingDataWidthConverter_rtl_3.inst.impl.core
[2025-09-24 02:20:14,257]  8764 |    if(OBITS % IBITS) begin
[2025-09-24 02:20:14,257]       |    ^~
[2025-09-24 02:20:14,257] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:8774:32: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's SUB generates 32 bits.
[2025-09-24 02:20:14,257]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingDataWidthConverter_rtl_3.inst.impl.core
[2025-09-24 02:20:14,257]  8774 |   logic [$clog2(K):0]  ACnt = K-1;
[2025-09-24 02:20:14,257]       |                                ^
[2025-09-24 02:20:14,257] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:8780:10: Operator ASSIGNDLY expects 2 bits on the Assign RHS, but Assign RHS's SUB generates 32 bits.
[2025-09-24 02:20:14,257]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingDataWidthConverter_rtl_3.inst.impl.core
[2025-09-24 02:20:14,257]  8780 |     ACnt <= K-1;
[2025-09-24 02:20:14,257]       |          ^~
[2025-09-24 02:20:14,257] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:8785:48: Operator COND expects 32 bits on the Conditional False, but Conditional False's VARREF 'ACnt' generates 2 bits.
[2025-09-24 02:20:14,257]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingDataWidthConverter_rtl_3.inst.impl.core
[2025-09-24 02:20:14,257]  8785 |     automatic type(ACnt)  acnt = (ovld && ordy)? K-1 : ACnt;
[2025-09-24 02:20:14,257]       |                                                ^
[2025-09-24 02:20:14,257] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:8785:48: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's COND generates 32 bits.
[2025-09-24 02:20:14,257]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingDataWidthConverter_rtl_3.inst.impl.core
[2025-09-24 02:20:14,257]  8785 |     automatic type(ACnt)  acnt = (ovld && ordy)? K-1 : ACnt;
[2025-09-24 02:20:14,257]       |                                                ^
[2025-09-24 02:20:14,257] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:8774:32: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's SUB generates 32 bits.
[2025-09-24 02:20:14,257]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingDataWidthConverter_rtl_1.inst.impl.core
[2025-09-24 02:20:14,257]  8774 |   logic [$clog2(K):0]  ACnt = K-1;
[2025-09-24 02:20:14,257]       |                                ^
[2025-09-24 02:20:14,257] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:8780:10: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's SUB generates 32 bits.
[2025-09-24 02:20:14,257]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingDataWidthConverter_rtl_1.inst.impl.core
[2025-09-24 02:20:14,257]  8780 |     ACnt <= K-1;
[2025-09-24 02:20:14,257]       |          ^~
[2025-09-24 02:20:14,257] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:8785:48: Operator COND expects 32 bits on the Conditional False, but Conditional False's VARREF 'ACnt' generates 4 bits.
[2025-09-24 02:20:14,257]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingDataWidthConverter_rtl_1.inst.impl.core
[2025-09-24 02:20:14,257]  8785 |     automatic type(ACnt)  acnt = (ovld && ordy)? K-1 : ACnt;
[2025-09-24 02:20:14,257]       |                                                ^
[2025-09-24 02:20:14,257] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:8785:48: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's COND generates 32 bits.
[2025-09-24 02:20:14,258]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingDataWidthConverter_rtl_1.inst.impl.core
[2025-09-24 02:20:14,258]  8785 |     automatic type(ACnt)  acnt = (ovld && ordy)? K-1 : ACnt;
[2025-09-24 02:20:14,258]       |                                                ^
[2025-09-24 02:20:14,258] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:8774:32: Operator ASSIGN expects 6 bits on the Assign RHS, but Assign RHS's SUB generates 32 bits.
[2025-09-24 02:20:14,258]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingDataWidthConverter_rtl_0.inst.impl.core
[2025-09-24 02:20:14,258]  8774 |   logic [$clog2(K):0]  ACnt = K-1;
[2025-09-24 02:20:14,258]       |                                ^
[2025-09-24 02:20:14,258] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:8780:10: Operator ASSIGNDLY expects 6 bits on the Assign RHS, but Assign RHS's SUB generates 32 bits.
[2025-09-24 02:20:14,258]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingDataWidthConverter_rtl_0.inst.impl.core
[2025-09-24 02:20:14,258]  8780 |     ACnt <= K-1;
[2025-09-24 02:20:14,258]       |          ^~
[2025-09-24 02:20:14,258] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:8785:48: Operator COND expects 32 bits on the Conditional False, but Conditional False's VARREF 'ACnt' generates 6 bits.
[2025-09-24 02:20:14,258]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingDataWidthConverter_rtl_0.inst.impl.core
[2025-09-24 02:20:14,258]  8785 |     automatic type(ACnt)  acnt = (ovld && ordy)? K-1 : ACnt;
[2025-09-24 02:20:14,258]       |                                                ^
[2025-09-24 02:20:14,258] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:8785:48: Operator ASSIGN expects 6 bits on the Assign RHS, but Assign RHS's COND generates 32 bits.
[2025-09-24 02:20:14,258]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingDataWidthConverter_rtl_0.inst.impl.core
[2025-09-24 02:20:14,258]  8785 |     automatic type(ACnt)  acnt = (ovld && ordy)? K-1 : ACnt;
[2025-09-24 02:20:14,258]       |                                                ^
[2025-09-24 02:20:14,258] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:7375:4: Output port connection 'ip_addr' expects 11 bits on the pin connection, but pin connection's VARREF 'config_address' generates 32 bits.
[2025-09-24 02:20:14,258]                                                                                           : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4_wstrm.inst.core
[2025-09-24 02:20:14,258]  7375 |   .ip_addr(config_address),
[2025-09-24 02:20:14,258]       |    ^~~~~~~
[2025-09-24 02:20:14,258] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:7375:4: Output port connection 'ip_addr' expects 19 bits on the pin connection, but pin connection's VARREF 'config_address' generates 32 bits.
[2025-09-24 02:20:14,258]                                                                                           : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3_wstrm.inst.core
[2025-09-24 02:20:14,258]  7375 |   .ip_addr(config_address),
[2025-09-24 02:20:14,258]       |    ^~~~~~~
[2025-09-24 02:20:14,258] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:7375:4: Output port connection 'ip_addr' expects 16 bits on the pin connection, but pin connection's VARREF 'config_address' generates 32 bits.
[2025-09-24 02:20:14,258]                                                                                           : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2_wstrm.inst.core
[2025-09-24 02:20:14,258]  7375 |   .ip_addr(config_address),
[2025-09-24 02:20:14,258]       |    ^~~~~~~
[2025-09-24 02:20:14,258] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:7375:4: Output port connection 'ip_addr' expects 14 bits on the pin connection, but pin connection's VARREF 'config_address' generates 32 bits.
[2025-09-24 02:20:14,258]                                                                                           : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1_wstrm.inst.core
[2025-09-24 02:20:14,258]  7375 |   .ip_addr(config_address),
[2025-09-24 02:20:14,258]       |    ^~~~~~~
[2025-09-24 02:20:14,258] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:7375:4: Output port connection 'ip_addr' expects 12 bits on the pin connection, but pin connection's VARREF 'config_address' generates 32 bits.
[2025-09-24 02:20:14,258]                                                                                           : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0_wstrm.inst.core
[2025-09-24 02:20:14,258]  7375 |   .ip_addr(config_address),
[2025-09-24 02:20:14,258]       |    ^~~~~~~
[2025-09-24 02:20:14,258] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:6007:78: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_H_ITERATIONS' generates 32 bits.
[2025-09-24 02:20:14,258]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_3.inst.impl.controller_inst
[2025-09-24 02:20:14,258]  6007 |     logic signed [$clog2(LOOP_H_ITERATIONS   +2)+1-1:0]  Counter_loop_h    = LOOP_H_ITERATIONS;
[2025-09-24 02:20:14,258]       |                                                                              ^~~~~~~~~~~~~~~~~
[2025-09-24 02:20:14,258] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:6008:78: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_W_ITERATIONS' generates 32 bits.
[2025-09-24 02:20:14,258]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_3.inst.impl.controller_inst
[2025-09-24 02:20:14,258]  6008 |     logic signed [$clog2(LOOP_W_ITERATIONS   +2)+1-1:0]  Counter_loop_w    = LOOP_W_ITERATIONS;
[2025-09-24 02:20:14,258]       |                                                                              ^~~~~~~~~~~~~~~~~
[2025-09-24 02:20:14,258] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:6009:78: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_KH_ITERATIONS' generates 32 bits.
[2025-09-24 02:20:14,258]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_3.inst.impl.controller_inst
[2025-09-24 02:20:14,258]  6009 |     logic signed [$clog2(LOOP_KH_ITERATIONS  +2)+1-1:0]  Counter_loop_kh   = LOOP_KH_ITERATIONS;
[2025-09-24 02:20:14,258]       |                                                                              ^~~~~~~~~~~~~~~~~~
[2025-09-24 02:20:14,258] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:6010:78: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_KW_ITERATIONS' generates 32 bits.
[2025-09-24 02:20:14,258]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_3.inst.impl.controller_inst
[2025-09-24 02:20:14,258]  6010 |     logic signed [$clog2(LOOP_KW_ITERATIONS  +2)+1-1:0]  Counter_loop_kw   = LOOP_KW_ITERATIONS;
[2025-09-24 02:20:14,258]       |                                                                              ^~~~~~~~~~~~~~~~~~
[2025-09-24 02:20:14,258] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:6011:78: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_SIMD_ITERATIONS' generates 32 bits.
[2025-09-24 02:20:14,258]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_3.inst.impl.controller_inst
[2025-09-24 02:20:14,258]  6011 |     logic signed [$clog2(LOOP_SIMD_ITERATIONS+2)+1-1:0]  Counter_loop_simd = LOOP_SIMD_ITERATIONS;
[2025-09-24 02:20:14,258]       |                                                                              ^~~~~~~~~~~~~~~~~~~~
[2025-09-24 02:20:14,258] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:6017:41: Operator ASSIGN expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'HEAD_INCR_SIMD' generates 32 bits.
[2025-09-24 02:20:14,258]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_3.inst.impl.controller_inst
[2025-09-24 02:20:14,258]  6017 |             STATE_LOOP_SIMD : addr_incr = HEAD_INCR_SIMD;
[2025-09-24 02:20:14,258]       |                                         ^
[2025-09-24 02:20:14,258] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:6018:41: Operator ASSIGN expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'HEAD_INCR_KW' generates 32 bits.
[2025-09-24 02:20:14,258]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_3.inst.impl.controller_inst
[2025-09-24 02:20:14,258]  6018 |             STATE_LOOP_KW   : addr_incr = HEAD_INCR_KW;
[2025-09-24 02:20:14,258]       |                                         ^
[2025-09-24 02:20:14,258] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:6019:41: Operator ASSIGN expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'HEAD_INCR_KH' generates 32 bits.
[2025-09-24 02:20:14,258]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_3.inst.impl.controller_inst
[2025-09-24 02:20:14,258]  6019 |             STATE_LOOP_KH   : addr_incr = HEAD_INCR_KH;
[2025-09-24 02:20:14,258]       |                                         ^
[2025-09-24 02:20:14,259] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:6020:41: Operator ASSIGN expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'HEAD_INCR_W' generates 32 bits.
[2025-09-24 02:20:14,259]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_3.inst.impl.controller_inst
[2025-09-24 02:20:14,259]  6020 |             STATE_LOOP_W    : addr_incr = HEAD_INCR_W;
[2025-09-24 02:20:14,259]       |                                         ^
[2025-09-24 02:20:14,259] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:6021:41: Operator ASSIGN expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'HEAD_INCR_H' generates 32 bits.
[2025-09-24 02:20:14,259]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_3.inst.impl.controller_inst
[2025-09-24 02:20:14,259]  6021 |             STATE_LOOP_H    : addr_incr = HEAD_INCR_H;
[2025-09-24 02:20:14,259]       |                                         ^
[2025-09-24 02:20:14,259] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:6027:22: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's COND generates 32 bits.
[2025-09-24 02:20:14,259]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_3.inst.impl.controller_inst
[2025-09-24 02:20:14,259]  6027 |     assign tail_incr =
[2025-09-24 02:20:14,259]       |                      ^
[2025-09-24 02:20:14,259] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:6053:31: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_H_ITERATIONS' generates 32 bits.
[2025-09-24 02:20:14,259]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_3.inst.impl.controller_inst
[2025-09-24 02:20:14,259]  6053 |             Counter_loop_h    <= LOOP_H_ITERATIONS;
[2025-09-24 02:20:14,259]       |                               ^~
[2025-09-24 02:20:14,259] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:6054:31: Operator ASSIGNDLY expects 1 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_W_ITERATIONS' generates 32 bits.
[2025-09-24 02:20:14,259]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_3.inst.impl.controller_inst
[2025-09-24 02:20:14,259]  6054 |             Counter_loop_w    <= LOOP_W_ITERATIONS;
[2025-09-24 02:20:14,259]       |                               ^~
[2025-09-24 02:20:14,259] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:6055:31: Operator ASSIGNDLY expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_KH_ITERATIONS' generates 32 bits.
[2025-09-24 02:20:14,259]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_3.inst.impl.controller_inst
[2025-09-24 02:20:14,259]  6055 |             Counter_loop_kh   <= LOOP_KH_ITERATIONS;
[2025-09-24 02:20:14,259]       |                               ^~
[2025-09-24 02:20:14,259] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:6056:31: Operator ASSIGNDLY expects 1 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_KW_ITERATIONS' generates 32 bits.
[2025-09-24 02:20:14,259]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_3.inst.impl.controller_inst
[2025-09-24 02:20:14,259]  6056 |             Counter_loop_kw   <= LOOP_KW_ITERATIONS;
[2025-09-24 02:20:14,259]       |                               ^~
[2025-09-24 02:20:14,259] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:6057:31: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_SIMD_ITERATIONS' generates 32 bits.
[2025-09-24 02:20:14,259]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_3.inst.impl.controller_inst
[2025-09-24 02:20:14,259]  6057 |             Counter_loop_simd <= LOOP_SIMD_ITERATIONS;
[2025-09-24 02:20:14,259]       |                               ^~
[2025-09-24 02:20:14,259] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:6064:39: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_SIMD_ITERATIONS' generates 32 bits.
[2025-09-24 02:20:14,259]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_3.inst.impl.controller_inst
[2025-09-24 02:20:14,259]  6064 |                     Counter_loop_simd <= LOOP_SIMD_ITERATIONS;
[2025-09-24 02:20:14,259]       |                                       ^~
[2025-09-24 02:20:14,259] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:6067:41: Operator ASSIGNDLY expects 1 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_KW_ITERATIONS' generates 32 bits.
[2025-09-24 02:20:14,259]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_3.inst.impl.controller_inst
[2025-09-24 02:20:14,259]  6067 |                         Counter_loop_kw <= LOOP_KW_ITERATIONS;
[2025-09-24 02:20:14,259]       |                                         ^~
[2025-09-24 02:20:14,259] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:6070:45: Operator ASSIGNDLY expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_KH_ITERATIONS' generates 32 bits.
[2025-09-24 02:20:14,259]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_3.inst.impl.controller_inst
[2025-09-24 02:20:14,259]  6070 |                             Counter_loop_kh <= LOOP_KH_ITERATIONS;
[2025-09-24 02:20:14,259]       |                                             ^~
[2025-09-24 02:20:14,259] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:6073:48: Operator ASSIGNDLY expects 1 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_W_ITERATIONS' generates 32 bits.
[2025-09-24 02:20:14,259]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_3.inst.impl.controller_inst
[2025-09-24 02:20:14,259]  6073 |                                 Counter_loop_w <= LOOP_W_ITERATIONS;
[2025-09-24 02:20:14,259]       |                                                ^~
[2025-09-24 02:20:14,259] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:6075:54: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_H_ITERATIONS' generates 32 bits.
[2025-09-24 02:20:14,259]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_3.inst.impl.controller_inst
[2025-09-24 02:20:14,259]  6075 |                                 else  Counter_loop_h <= LOOP_H_ITERATIONS;
[2025-09-24 02:20:14,259]       |                                                      ^~
[2025-09-24 02:20:14,259] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:6007:78: Operator ASSIGN expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_H_ITERATIONS' generates 32 bits.
[2025-09-24 02:20:14,259]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_2.inst.impl.controller_inst
[2025-09-24 02:20:14,259]  6007 |     logic signed [$clog2(LOOP_H_ITERATIONS   +2)+1-1:0]  Counter_loop_h    = LOOP_H_ITERATIONS;
[2025-09-24 02:20:14,259]       |                                                                              ^~~~~~~~~~~~~~~~~
[2025-09-24 02:20:14,259] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:6011:78: Operator ASSIGN expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_SIMD_ITERATIONS' generates 32 bits.
[2025-09-24 02:20:14,259]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_2.inst.impl.controller_inst
[2025-09-24 02:20:14,259]  6011 |     logic signed [$clog2(LOOP_SIMD_ITERATIONS+2)+1-1:0]  Counter_loop_simd = LOOP_SIMD_ITERATIONS;
[2025-09-24 02:20:14,259]       |                                                                              ^~~~~~~~~~~~~~~~~~~~
[2025-09-24 02:20:14,259] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:6017:41: Operator ASSIGN expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'HEAD_INCR_SIMD' generates 32 bits.
[2025-09-24 02:20:14,259]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_2.inst.impl.controller_inst
[2025-09-24 02:20:14,259]  6017 |             STATE_LOOP_SIMD : addr_incr = HEAD_INCR_SIMD;
[2025-09-24 02:20:14,259]       |                                         ^
[2025-09-24 02:20:14,259] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:6018:41: Operator ASSIGN expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'HEAD_INCR_KW' generates 32 bits.
[2025-09-24 02:20:14,259]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_2.inst.impl.controller_inst
[2025-09-24 02:20:14,259]  6018 |             STATE_LOOP_KW   : addr_incr = HEAD_INCR_KW;
[2025-09-24 02:20:14,259]       |                                         ^
[2025-09-24 02:20:14,259] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:6019:41: Operator ASSIGN expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'HEAD_INCR_KH' generates 32 bits.
[2025-09-24 02:20:14,259]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_2.inst.impl.controller_inst
[2025-09-24 02:20:14,259]  6019 |             STATE_LOOP_KH   : addr_incr = HEAD_INCR_KH;
[2025-09-24 02:20:14,259]       |                                         ^
[2025-09-24 02:20:14,260] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:6020:41: Operator ASSIGN expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'HEAD_INCR_W' generates 32 bits.
[2025-09-24 02:20:14,260]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_2.inst.impl.controller_inst
[2025-09-24 02:20:14,260]  6020 |             STATE_LOOP_W    : addr_incr = HEAD_INCR_W;
[2025-09-24 02:20:14,260]       |                                         ^
[2025-09-24 02:20:14,260] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:6021:41: Operator ASSIGN expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'HEAD_INCR_H' generates 32 bits.
[2025-09-24 02:20:14,260]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_2.inst.impl.controller_inst
[2025-09-24 02:20:14,260]  6021 |             STATE_LOOP_H    : addr_incr = HEAD_INCR_H;
[2025-09-24 02:20:14,260]       |                                         ^
[2025-09-24 02:20:14,260] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:6027:22: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's COND generates 32 bits.
[2025-09-24 02:20:14,260]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_2.inst.impl.controller_inst
[2025-09-24 02:20:14,260]  6027 |     assign tail_incr =
[2025-09-24 02:20:14,260]       |                      ^
[2025-09-24 02:20:14,260] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:6053:31: Operator ASSIGNDLY expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_H_ITERATIONS' generates 32 bits.
[2025-09-24 02:20:14,260]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_2.inst.impl.controller_inst
[2025-09-24 02:20:14,260]  6053 |             Counter_loop_h    <= LOOP_H_ITERATIONS;
[2025-09-24 02:20:14,260]       |                               ^~
[2025-09-24 02:20:14,260] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:6057:31: Operator ASSIGNDLY expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_SIMD_ITERATIONS' generates 32 bits.
[2025-09-24 02:20:14,260]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_2.inst.impl.controller_inst
[2025-09-24 02:20:14,260]  6057 |             Counter_loop_simd <= LOOP_SIMD_ITERATIONS;
[2025-09-24 02:20:14,260]       |                               ^~
[2025-09-24 02:20:14,260] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:6064:39: Operator ASSIGNDLY expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_SIMD_ITERATIONS' generates 32 bits.
[2025-09-24 02:20:14,260]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_2.inst.impl.controller_inst
[2025-09-24 02:20:14,260]  6064 |                     Counter_loop_simd <= LOOP_SIMD_ITERATIONS;
[2025-09-24 02:20:14,260]       |                                       ^~
[2025-09-24 02:20:14,260] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:6075:54: Operator ASSIGNDLY expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_H_ITERATIONS' generates 32 bits.
[2025-09-24 02:20:14,260]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_2.inst.impl.controller_inst
[2025-09-24 02:20:14,260]  6075 |                                 else  Counter_loop_h <= LOOP_H_ITERATIONS;
[2025-09-24 02:20:14,260]       |                                                      ^~
[2025-09-24 02:20:14,260] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:6007:78: Operator ASSIGN expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_H_ITERATIONS' generates 32 bits.
[2025-09-24 02:20:14,260]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl.controller_inst
[2025-09-24 02:20:14,260]  6007 |     logic signed [$clog2(LOOP_H_ITERATIONS   +2)+1-1:0]  Counter_loop_h    = LOOP_H_ITERATIONS;
[2025-09-24 02:20:14,260]       |                                                                              ^~~~~~~~~~~~~~~~~
[2025-09-24 02:20:14,260] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:6011:78: Operator ASSIGN expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_SIMD_ITERATIONS' generates 32 bits.
[2025-09-24 02:20:14,260]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl.controller_inst
[2025-09-24 02:20:14,260]  6011 |     logic signed [$clog2(LOOP_SIMD_ITERATIONS+2)+1-1:0]  Counter_loop_simd = LOOP_SIMD_ITERATIONS;
[2025-09-24 02:20:14,260]       |                                                                              ^~~~~~~~~~~~~~~~~~~~
[2025-09-24 02:20:14,260] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:6017:41: Operator ASSIGN expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'HEAD_INCR_SIMD' generates 32 bits.
[2025-09-24 02:20:14,260]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl.controller_inst
[2025-09-24 02:20:14,260]  6017 |             STATE_LOOP_SIMD : addr_incr = HEAD_INCR_SIMD;
[2025-09-24 02:20:14,260]       |                                         ^
[2025-09-24 02:20:14,260] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:6018:41: Operator ASSIGN expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'HEAD_INCR_KW' generates 32 bits.
[2025-09-24 02:20:14,260]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl.controller_inst
[2025-09-24 02:20:14,260]  6018 |             STATE_LOOP_KW   : addr_incr = HEAD_INCR_KW;
[2025-09-24 02:20:14,260]       |                                         ^
[2025-09-24 02:20:14,260] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:6019:41: Operator ASSIGN expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'HEAD_INCR_KH' generates 32 bits.
[2025-09-24 02:20:14,260]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl.controller_inst
[2025-09-24 02:20:14,260]  6019 |             STATE_LOOP_KH   : addr_incr = HEAD_INCR_KH;
[2025-09-24 02:20:14,260]       |                                         ^
[2025-09-24 02:20:14,260] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:6020:41: Operator ASSIGN expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'HEAD_INCR_W' generates 32 bits.
[2025-09-24 02:20:14,260]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl.controller_inst
[2025-09-24 02:20:14,260]  6020 |             STATE_LOOP_W    : addr_incr = HEAD_INCR_W;
[2025-09-24 02:20:14,260]       |                                         ^
[2025-09-24 02:20:14,260] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:6021:41: Operator ASSIGN expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'HEAD_INCR_H' generates 32 bits.
[2025-09-24 02:20:14,260]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl.controller_inst
[2025-09-24 02:20:14,260]  6021 |             STATE_LOOP_H    : addr_incr = HEAD_INCR_H;
[2025-09-24 02:20:14,260]       |                                         ^
[2025-09-24 02:20:14,260] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:6027:22: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's COND generates 32 bits.
[2025-09-24 02:20:14,260]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl.controller_inst
[2025-09-24 02:20:14,260]  6027 |     assign tail_incr =
[2025-09-24 02:20:14,260]       |                      ^
[2025-09-24 02:20:14,260] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:6053:31: Operator ASSIGNDLY expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_H_ITERATIONS' generates 32 bits.
[2025-09-24 02:20:14,260]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl.controller_inst
[2025-09-24 02:20:14,260]  6053 |             Counter_loop_h    <= LOOP_H_ITERATIONS;
[2025-09-24 02:20:14,260]       |                               ^~
[2025-09-24 02:20:14,260] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:6057:31: Operator ASSIGNDLY expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_SIMD_ITERATIONS' generates 32 bits.
[2025-09-24 02:20:14,260]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl.controller_inst
[2025-09-24 02:20:14,260]  6057 |             Counter_loop_simd <= LOOP_SIMD_ITERATIONS;
[2025-09-24 02:20:14,260]       |                               ^~
[2025-09-24 02:20:14,260] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:6064:39: Operator ASSIGNDLY expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_SIMD_ITERATIONS' generates 32 bits.
[2025-09-24 02:20:14,260]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl.controller_inst
[2025-09-24 02:20:14,260]  6064 |                     Counter_loop_simd <= LOOP_SIMD_ITERATIONS;
[2025-09-24 02:20:14,260]       |                                       ^~
[2025-09-24 02:20:14,260] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:6075:54: Operator ASSIGNDLY expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_H_ITERATIONS' generates 32 bits.
[2025-09-24 02:20:14,260]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl.controller_inst
[2025-09-24 02:20:14,260]  6075 |                                 else  Counter_loop_h <= LOOP_H_ITERATIONS;
[2025-09-24 02:20:14,260]       |                                                      ^~
[2025-09-24 02:20:14,260] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:6007:78: Operator ASSIGN expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_H_ITERATIONS' generates 32 bits.
[2025-09-24 02:20:14,261]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_0.inst.impl.controller_inst
[2025-09-24 02:20:14,261]  6007 |     logic signed [$clog2(LOOP_H_ITERATIONS   +2)+1-1:0]  Counter_loop_h    = LOOP_H_ITERATIONS;
[2025-09-24 02:20:14,261]       |                                                                              ^~~~~~~~~~~~~~~~~
[2025-09-24 02:20:14,261] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:6053:31: Operator ASSIGNDLY expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_H_ITERATIONS' generates 32 bits.
[2025-09-24 02:20:14,261]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_0.inst.impl.controller_inst
[2025-09-24 02:20:14,261]  6053 |             Counter_loop_h    <= LOOP_H_ITERATIONS;
[2025-09-24 02:20:14,261]       |                               ^~
[2025-09-24 02:20:14,261] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:6075:54: Operator ASSIGNDLY expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_H_ITERATIONS' generates 32 bits.
[2025-09-24 02:20:14,261]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_0.inst.impl.controller_inst
[2025-09-24 02:20:14,261]  6075 |                                 else  Counter_loop_h <= LOOP_H_ITERATIONS;
[2025-09-24 02:20:14,261]       |                                                      ^~
[2025-09-24 02:20:14,261] %Warning-STMTDLY: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:38638:2: Unsupported: Ignoring delay on this delayed statement.
[2025-09-24 02:20:14,261]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-09-24 02:20:14,261] 38638 | #0 ap_CS_iter0_fsm = 1'd1;
[2025-09-24 02:20:14,261]       |  ^
[2025-09-24 02:20:14,261] %Warning-STMTDLY: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:38639:2: Unsupported: Ignoring delay on this delayed statement.
[2025-09-24 02:20:14,261]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-09-24 02:20:14,261] 38639 | #0 ap_CS_iter1_fsm = 2'd1;
[2025-09-24 02:20:14,261]       |  ^
[2025-09-24 02:20:14,261] %Warning-STMTDLY: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:38640:2: Unsupported: Ignoring delay on this delayed statement.
[2025-09-24 02:20:14,261]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-09-24 02:20:14,261] 38640 | #0 ap_CS_iter2_fsm = 2'd1;
[2025-09-24 02:20:14,261]       |  ^
[2025-09-24 02:20:14,261] %Warning-STMTDLY: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:38641:2: Unsupported: Ignoring delay on this delayed statement.
[2025-09-24 02:20:14,261]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-09-24 02:20:14,261] 38641 | #0 ap_CS_iter3_fsm = 2'd1;
[2025-09-24 02:20:14,261]       |  ^
[2025-09-24 02:20:14,261] %Warning-STMTDLY: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:38642:2: Unsupported: Ignoring delay on this delayed statement.
[2025-09-24 02:20:14,261]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-09-24 02:20:14,261] 38642 | #0 ap_CS_iter4_fsm = 2'd1;
[2025-09-24 02:20:14,261]       |  ^
[2025-09-24 02:20:14,261] %Warning-STMTDLY: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:38643:2: Unsupported: Ignoring delay on this delayed statement.
[2025-09-24 02:20:14,261]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-09-24 02:20:14,261] 38643 | #0 ap_done_reg = 1'b0;
[2025-09-24 02:20:14,261]       |  ^
[2025-09-24 02:20:14,261] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:42698:29: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-09-24 02:20:14,261]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-09-24 02:20:14,261] 42698 |             ap_NS_iter0_fsm = 'bx;
[2025-09-24 02:20:14,261]       |                             ^
[2025-09-24 02:20:14,261] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:42722:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-09-24 02:20:14,261]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-09-24 02:20:14,261] 42722 |             ap_NS_iter1_fsm = 'bx;
[2025-09-24 02:20:14,261]       |                             ^
[2025-09-24 02:20:14,261] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:42746:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-09-24 02:20:14,261]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-09-24 02:20:14,261] 42746 |             ap_NS_iter2_fsm = 'bx;
[2025-09-24 02:20:14,261]       |                             ^
[2025-09-24 02:20:14,261] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:42770:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-09-24 02:20:14,261]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-09-24 02:20:14,261] 42770 |             ap_NS_iter3_fsm = 'bx;
[2025-09-24 02:20:14,261]       |                             ^
[2025-09-24 02:20:14,261] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:42794:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-09-24 02:20:14,261]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-09-24 02:20:14,261] 42794 |             ap_NS_iter4_fsm = 'bx;
[2025-09-24 02:20:14,261]       |                             ^
[2025-09-24 02:20:14,261] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:42849:47: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-09-24 02:20:14,261]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-09-24 02:20:14,261] 42849 | assign ap_phi_reg_pp0_iter0_inElem_1_reg_2838 = 'bx;
[2025-09-24 02:20:14,261]       |                                               ^
[2025-09-24 02:20:14,261] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:42881:30: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'nf_2_reg_10357' generates 32 bits.
[2025-09-24 02:20:14,261]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-09-24 02:20:14,261] 42881 | assign idxprom2_i_fu_7500_p1 = nf_2_reg_10357;
[2025-09-24 02:20:14,261]       |                              ^
[2025-09-24 02:20:14,261] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:42891:20: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_2_fu_7604_p2' generates 2 bits.
[2025-09-24 02:20:14,261]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-09-24 02:20:14,261] 42891 | assign out_V_TDATA = result_V_2_fu_7604_p2;
[2025-09-24 02:20:14,261]       |                    ^
[2025-09-24 02:20:14,261] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:42893:32: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_7500_p1' generates 64 bits.
[2025-09-24 02:20:14,261]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-09-24 02:20:14,261] 42893 | assign p_ZL7threshs_0_address0 = idxprom2_i_fu_7500_p1;
[2025-09-24 02:20:14,261]       |                                ^
[2025-09-24 02:20:14,261] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:42895:32: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_7500_p1' generates 64 bits.
[2025-09-24 02:20:14,261]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-09-24 02:20:14,261] 42895 | assign p_ZL7threshs_1_address0 = idxprom2_i_fu_7500_p1;
[2025-09-24 02:20:14,261]       |                                ^
[2025-09-24 02:20:14,261] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:42897:32: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_7500_p1' generates 64 bits.
[2025-09-24 02:20:14,261]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-09-24 02:20:14,262] 42897 | assign p_ZL7threshs_2_address0 = idxprom2_i_fu_7500_p1;
[2025-09-24 02:20:14,262]       |                                ^
[2025-09-24 02:20:14,262] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:42909:32: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_7620_p3' generates 5 bits.
[2025-09-24 02:20:14,262]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-09-24 02:20:14,262] 42909 | assign sext_ln840_1_fu_7532_p1 = grp_fu_7620_p3;
[2025-09-24 02:20:14,262]       |                                ^
[2025-09-24 02:20:14,262] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:42921:33: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_1_load_reg_10437_pp0_iter3_reg' generates 5 bits.
[2025-09-24 02:20:14,262]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-09-24 02:20:14,262] 42921 | assign zext_ln1039_1_fu_7560_p1 = p_ZL7threshs_1_load_reg_10437_pp0_iter3_reg;
[2025-09-24 02:20:14,262]       |                                 ^
[2025-09-24 02:20:14,262] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:42923:33: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_2_load_reg_10442_pp0_iter3_reg' generates 6 bits.
[2025-09-24 02:20:14,262]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-09-24 02:20:14,262] 42923 | assign zext_ln1039_2_fu_7579_p1 = p_ZL7threshs_2_load_reg_10442_pp0_iter3_reg;
[2025-09-24 02:20:14,262]       |                                 ^
[2025-09-24 02:20:14,262] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:42925:31: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_0_load_reg_10432_pp0_iter3_reg' generates 4 bits.
[2025-09-24 02:20:14,262]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-09-24 02:20:14,262] 42925 | assign zext_ln1039_fu_7541_p1 = p_ZL7threshs_0_load_reg_10432_pp0_iter3_reg;
[2025-09-24 02:20:14,262]       |                               ^
[2025-09-24 02:20:14,262] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:42927:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_1_fu_7588_p2' generates 1 bits.
[2025-09-24 02:20:14,262]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-09-24 02:20:14,262] 42927 | assign zext_ln840_1_fu_7594_p1 = xor_ln1039_1_fu_7588_p2;
[2025-09-24 02:20:14,262]       |                                ^
[2025-09-24 02:20:14,262] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:42929:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_fu_7550_p2' generates 1 bits.
[2025-09-24 02:20:14,262]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-09-24 02:20:14,262] 42929 | assign zext_ln840_2_fu_7556_p1 = result_V_fu_7550_p2;
[2025-09-24 02:20:14,262]       |                                ^
[2025-09-24 02:20:14,262] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:42931:30: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_fu_7569_p2' generates 1 bits.
[2025-09-24 02:20:14,262]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-09-24 02:20:14,262] 42931 | assign zext_ln840_fu_7575_p1 = xor_ln1039_fu_7569_p2;
[2025-09-24 02:20:14,262]       |                              ^
[2025-09-24 02:20:14,262] %Warning-STMTDLY: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:35981:2: Unsupported: Ignoring delay on this delayed statement.
[2025-09-24 02:20:14,262]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_3.inst.grp_StreamingMaxPool_hls_3_Pipeline_VITIS_LOOP_287_7_fu_53.flow_control_loop_pipe_sequential_init_U
[2025-09-24 02:20:14,262] 35981 | #0 ap_loop_init_int = 1'b1;
[2025-09-24 02:20:14,262]       |  ^
[2025-09-24 02:20:14,262] %Warning-STMTDLY: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:35982:2: Unsupported: Ignoring delay on this delayed statement.
[2025-09-24 02:20:14,262]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_3.inst.grp_StreamingMaxPool_hls_3_Pipeline_VITIS_LOOP_287_7_fu_53.flow_control_loop_pipe_sequential_init_U
[2025-09-24 02:20:14,262] 35982 | #0 ap_done_cache = 1'b0;
[2025-09-24 02:20:14,262]       |  ^
[2025-09-24 02:20:14,262] %Warning-STMTDLY: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:35284:2: Unsupported: Ignoring delay on this delayed statement.
[2025-09-24 02:20:14,262]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_hls_0_Pipeline_VITIS_LOOP_287_7_fu_71.flow_control_loop_pipe_sequential_init_U
[2025-09-24 02:20:14,262] 35284 | #0 ap_loop_init_int = 1'b1;
[2025-09-24 02:20:14,262]       |  ^
[2025-09-24 02:20:14,262] %Warning-STMTDLY: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:35285:2: Unsupported: Ignoring delay on this delayed statement.
[2025-09-24 02:20:14,262]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_hls_0_Pipeline_VITIS_LOOP_287_7_fu_71.flow_control_loop_pipe_sequential_init_U
[2025-09-24 02:20:14,262] 35285 | #0 ap_done_cache = 1'b0;
[2025-09-24 02:20:14,262]       |  ^
[2025-09-24 02:20:14,262] %Warning-STMTDLY: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:31115:2: Unsupported: Ignoring delay on this delayed statement.
[2025-09-24 02:20:14,262]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-09-24 02:20:14,262] 31115 | #0 ap_CS_iter0_fsm = 1'd1;
[2025-09-24 02:20:14,262]       |  ^
[2025-09-24 02:20:14,262] %Warning-STMTDLY: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:31116:2: Unsupported: Ignoring delay on this delayed statement.
[2025-09-24 02:20:14,262]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-09-24 02:20:14,262] 31116 | #0 ap_CS_iter1_fsm = 2'd1;
[2025-09-24 02:20:14,262]       |  ^
[2025-09-24 02:20:14,262] %Warning-STMTDLY: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:31117:2: Unsupported: Ignoring delay on this delayed statement.
[2025-09-24 02:20:14,262]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-09-24 02:20:14,262] 31117 | #0 ap_CS_iter2_fsm = 2'd1;
[2025-09-24 02:20:14,262]       |  ^
[2025-09-24 02:20:14,262] %Warning-STMTDLY: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:31118:2: Unsupported: Ignoring delay on this delayed statement.
[2025-09-24 02:20:14,262]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-09-24 02:20:14,262] 31118 | #0 ap_CS_iter3_fsm = 2'd1;
[2025-09-24 02:20:14,262]       |  ^
[2025-09-24 02:20:14,262] %Warning-STMTDLY: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:31119:2: Unsupported: Ignoring delay on this delayed statement.
[2025-09-24 02:20:14,262]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-09-24 02:20:14,262] 31119 | #0 ap_CS_iter4_fsm = 2'd1;
[2025-09-24 02:20:14,262]       |  ^
[2025-09-24 02:20:14,262] %Warning-STMTDLY: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:31120:2: Unsupported: Ignoring delay on this delayed statement.
[2025-09-24 02:20:14,262]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-09-24 02:20:14,262] 31120 | #0 ap_CS_iter5_fsm = 2'd1;
[2025-09-24 02:20:14,262]       |  ^
[2025-09-24 02:20:14,262] %Warning-STMTDLY: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:31121:2: Unsupported: Ignoring delay on this delayed statement.
[2025-09-24 02:20:14,262]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-09-24 02:20:14,262] 31121 | #0 ap_done_reg = 1'b0;
[2025-09-24 02:20:14,262]       |  ^
[2025-09-24 02:20:14,263] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:32429:29: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-09-24 02:20:14,263]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-09-24 02:20:14,263] 32429 |             ap_NS_iter0_fsm = 'bx;
[2025-09-24 02:20:14,263]       |                             ^
[2025-09-24 02:20:14,263] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:32453:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-09-24 02:20:14,263]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-09-24 02:20:14,263] 32453 |             ap_NS_iter1_fsm = 'bx;
[2025-09-24 02:20:14,263]       |                             ^
[2025-09-24 02:20:14,263] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:32477:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-09-24 02:20:14,263]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-09-24 02:20:14,263] 32477 |             ap_NS_iter2_fsm = 'bx;
[2025-09-24 02:20:14,263]       |                             ^
[2025-09-24 02:20:14,263] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:32501:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-09-24 02:20:14,263]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-09-24 02:20:14,263] 32501 |             ap_NS_iter3_fsm = 'bx;
[2025-09-24 02:20:14,263]       |                             ^
[2025-09-24 02:20:14,263] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:32525:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-09-24 02:20:14,263]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-09-24 02:20:14,263] 32525 |             ap_NS_iter4_fsm = 'bx;
[2025-09-24 02:20:14,263]       |                             ^
[2025-09-24 02:20:14,263] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:32549:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-09-24 02:20:14,263]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-09-24 02:20:14,263] 32549 |             ap_NS_iter5_fsm = 'bx;
[2025-09-24 02:20:14,263]       |                             ^
[2025-09-24 02:20:14,263] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:32614:46: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-09-24 02:20:14,263]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-09-24 02:20:14,263] 32614 | assign ap_phi_reg_pp0_iter0_inElem_1_reg_420 = 'bx;
[2025-09-24 02:20:14,263]       |                                              ^
[2025-09-24 02:20:14,263] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:32644:30: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'nf_2_reg_1661' generates 32 bits.
[2025-09-24 02:20:14,263]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-09-24 02:20:14,263] 32644 | assign idxprom2_i_fu_1187_p1 = nf_2_reg_1661;
[2025-09-24 02:20:14,263]       |                              ^
[2025-09-24 02:20:14,263] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:32654:20: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_2_fu_1322_p2' generates 2 bits.
[2025-09-24 02:20:14,263]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-09-24 02:20:14,263] 32654 | assign out_V_TDATA = result_V_2_fu_1322_p2;
[2025-09-24 02:20:14,263]       |                    ^
[2025-09-24 02:20:14,263] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:32656:32: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_1187_p1' generates 64 bits.
[2025-09-24 02:20:14,263]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-09-24 02:20:14,263] 32656 | assign p_ZL7threshs_0_address0 = idxprom2_i_fu_1187_p1;
[2025-09-24 02:20:14,263]       |                                ^
[2025-09-24 02:20:14,263] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:32658:32: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_1187_p1' generates 64 bits.
[2025-09-24 02:20:14,263]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-09-24 02:20:14,263] 32658 | assign p_ZL7threshs_1_address0 = idxprom2_i_fu_1187_p1;
[2025-09-24 02:20:14,263]       |                                ^
[2025-09-24 02:20:14,263] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:32660:32: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_1187_p1' generates 64 bits.
[2025-09-24 02:20:14,263]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-09-24 02:20:14,263] 32660 | assign p_ZL7threshs_2_address0 = idxprom2_i_fu_1187_p1;
[2025-09-24 02:20:14,263]       |                                ^
[2025-09-24 02:20:14,263] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:32674:32: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_reg_1851' generates 5 bits.
[2025-09-24 02:20:14,263]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-09-24 02:20:14,263] 32674 | assign sext_ln840_1_fu_1241_p1 = add_ln840_reg_1851;
[2025-09-24 02:20:14,263]       |                                ^
[2025-09-24 02:20:14,263] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:32676:32: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_1354_p3' generates 5 bits.
[2025-09-24 02:20:14,263]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-09-24 02:20:14,263] 32676 | assign sext_ln840_2_fu_1250_p1 = grp_fu_1354_p3;
[2025-09-24 02:20:14,263]       |                                ^
[2025-09-24 02:20:14,263] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:32688:33: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_1_load_reg_1831_pp0_iter4_reg' generates 4 bits.
[2025-09-24 02:20:14,263]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-09-24 02:20:14,263] 32688 | assign zext_ln1039_1_fu_1278_p1 = p_ZL7threshs_1_load_reg_1831_pp0_iter4_reg;
[2025-09-24 02:20:14,263]       |                                 ^
[2025-09-24 02:20:14,263] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:32690:33: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_2_load_reg_1836_pp0_iter4_reg' generates 5 bits.
[2025-09-24 02:20:14,263]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-09-24 02:20:14,263] 32690 | assign zext_ln1039_2_fu_1297_p1 = p_ZL7threshs_2_load_reg_1836_pp0_iter4_reg;
[2025-09-24 02:20:14,263]       |                                 ^
[2025-09-24 02:20:14,263] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:32692:31: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_0_load_reg_1826_pp0_iter4_reg' generates 3 bits.
[2025-09-24 02:20:14,263]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-09-24 02:20:14,263] 32692 | assign zext_ln1039_fu_1259_p1 = p_ZL7threshs_0_load_reg_1826_pp0_iter4_reg;
[2025-09-24 02:20:14,263]       |                               ^
[2025-09-24 02:20:14,263] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:32694:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_1_fu_1306_p2' generates 1 bits.
[2025-09-24 02:20:14,263]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-09-24 02:20:14,263] 32694 | assign zext_ln840_1_fu_1312_p1 = xor_ln1039_1_fu_1306_p2;
[2025-09-24 02:20:14,263]       |                                ^
[2025-09-24 02:20:14,263] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:32696:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_fu_1268_p2' generates 1 bits.
[2025-09-24 02:20:14,263]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-09-24 02:20:14,263] 32696 | assign zext_ln840_2_fu_1274_p1 = result_V_fu_1268_p2;
[2025-09-24 02:20:14,263]       |                                ^
[2025-09-24 02:20:14,264] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:32698:30: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_fu_1287_p2' generates 1 bits.
[2025-09-24 02:20:14,264]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-09-24 02:20:14,264] 32698 | assign zext_ln840_fu_1293_p1 = xor_ln1039_fu_1287_p2;
[2025-09-24 02:20:14,264]       |                              ^
[2025-09-24 02:20:14,264] %Warning-STMTDLY: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:29849:2: Unsupported: Ignoring delay on this delayed statement.
[2025-09-24 02:20:14,264]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_hls_1_Pipeline_VITIS_LOOP_287_7_fu_71.flow_control_loop_pipe_sequential_init_U
[2025-09-24 02:20:14,264] 29849 | #0 ap_loop_init_int = 1'b1;
[2025-09-24 02:20:14,264]       |  ^
[2025-09-24 02:20:14,264] %Warning-STMTDLY: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:29850:2: Unsupported: Ignoring delay on this delayed statement.
[2025-09-24 02:20:14,264]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_hls_1_Pipeline_VITIS_LOOP_287_7_fu_71.flow_control_loop_pipe_sequential_init_U
[2025-09-24 02:20:14,264] 29850 | #0 ap_done_cache = 1'b0;
[2025-09-24 02:20:14,264]       |  ^
[2025-09-24 02:20:14,264] %Warning-STMTDLY: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:17467:2: Unsupported: Ignoring delay on this delayed statement.
[2025-09-24 02:20:14,264]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-09-24 02:20:14,264] 17467 | #0 ap_CS_iter0_fsm = 1'd1;
[2025-09-24 02:20:14,264]       |  ^
[2025-09-24 02:20:14,264] %Warning-STMTDLY: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:17468:2: Unsupported: Ignoring delay on this delayed statement.
[2025-09-24 02:20:14,264]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-09-24 02:20:14,264] 17468 | #0 ap_CS_iter1_fsm = 2'd1;
[2025-09-24 02:20:14,264]       |  ^
[2025-09-24 02:20:14,264] %Warning-STMTDLY: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:17469:2: Unsupported: Ignoring delay on this delayed statement.
[2025-09-24 02:20:14,264]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-09-24 02:20:14,264] 17469 | #0 ap_CS_iter2_fsm = 2'd1;
[2025-09-24 02:20:14,264]       |  ^
[2025-09-24 02:20:14,264] %Warning-STMTDLY: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:17470:2: Unsupported: Ignoring delay on this delayed statement.
[2025-09-24 02:20:14,264]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-09-24 02:20:14,264] 17470 | #0 ap_CS_iter3_fsm = 2'd1;
[2025-09-24 02:20:14,264]       |  ^
[2025-09-24 02:20:14,264] %Warning-STMTDLY: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:17471:2: Unsupported: Ignoring delay on this delayed statement.
[2025-09-24 02:20:14,264]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-09-24 02:20:14,264] 17471 | #0 ap_CS_iter4_fsm = 2'd1;
[2025-09-24 02:20:14,264]       |  ^
[2025-09-24 02:20:14,264] %Warning-STMTDLY: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:17472:2: Unsupported: Ignoring delay on this delayed statement.
[2025-09-24 02:20:14,264]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-09-24 02:20:14,264] 17472 | #0 ap_done_reg = 1'b0;
[2025-09-24 02:20:14,264]       |  ^
[2025-09-24 02:20:14,264] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:18691:29: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-09-24 02:20:14,264]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-09-24 02:20:14,264] 18691 |             ap_NS_iter0_fsm = 'bx;
[2025-09-24 02:20:14,264]       |                             ^
[2025-09-24 02:20:14,264] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:18715:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-09-24 02:20:14,264]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-09-24 02:20:14,264] 18715 |             ap_NS_iter1_fsm = 'bx;
[2025-09-24 02:20:14,264]       |                             ^
[2025-09-24 02:20:14,264] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:18739:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-09-24 02:20:14,264]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-09-24 02:20:14,264] 18739 |             ap_NS_iter2_fsm = 'bx;
[2025-09-24 02:20:14,264]       |                             ^
[2025-09-24 02:20:14,264] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:18763:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-09-24 02:20:14,264]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-09-24 02:20:14,264] 18763 |             ap_NS_iter3_fsm = 'bx;
[2025-09-24 02:20:14,264]       |                             ^
[2025-09-24 02:20:14,264] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:18787:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-09-24 02:20:14,264]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-09-24 02:20:14,264] 18787 |             ap_NS_iter4_fsm = 'bx;
[2025-09-24 02:20:14,264]       |                             ^
[2025-09-24 02:20:14,264] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:18870:48: Unsized constant being X/Z extended to 248 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-09-24 02:20:14,264]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-09-24 02:20:14,264] 18870 | assign ap_phi_reg_pp0_iter0_inElem_1_reg_454 = 'bx;
[2025-09-24 02:20:14,264]       |                                                ^~~
[2025-09-24 02:20:14,264] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:18902:30: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'nf_2_reg_2304' generates 32 bits.
[2025-09-24 02:20:14,264]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-09-24 02:20:14,264] 18902 | assign idxprom2_i_fu_1511_p1 = nf_2_reg_2304;
[2025-09-24 02:20:14,264]       |                              ^
[2025-09-24 02:20:14,264] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:18910:20: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_2_fu_2008_p2' generates 2 bits.
[2025-09-24 02:20:14,264]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-09-24 02:20:14,264] 18910 | assign out_V_TDATA = result_V_2_fu_2008_p2;
[2025-09-24 02:20:14,264]       |                    ^
[2025-09-24 02:20:14,264] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:18912:32: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_1511_p1' generates 64 bits.
[2025-09-24 02:20:14,264]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-09-24 02:20:14,264] 18912 | assign p_ZL7threshs_0_address0 = idxprom2_i_fu_1511_p1;
[2025-09-24 02:20:14,264]       |                                ^
[2025-09-24 02:20:14,265] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:18914:32: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_1511_p1' generates 64 bits.
[2025-09-24 02:20:14,265]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-09-24 02:20:14,265] 18914 | assign p_ZL7threshs_1_address0 = idxprom2_i_fu_1511_p1;
[2025-09-24 02:20:14,265]       |                                ^
[2025-09-24 02:20:14,265] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:18916:32: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_1511_p1' generates 64 bits.
[2025-09-24 02:20:14,265]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-09-24 02:20:14,265] 18916 | assign p_ZL7threshs_2_address0 = idxprom2_i_fu_1511_p1;
[2025-09-24 02:20:14,265]       |                                ^
[2025-09-24 02:20:14,265] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:18956:33: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_2114_p3' generates 11 bits.
[2025-09-24 02:20:14,265]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-09-24 02:20:14,265] 18956 | assign sext_ln840_10_fu_1816_p1 = grp_fu_2114_p3;
[2025-09-24 02:20:14,265]       |                                 ^
[2025-09-24 02:20:14,265] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:18958:33: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-09-24 02:20:14,265]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-09-24 02:20:14,265] 18958 | assign sext_ln840_11_fu_1825_p1 = $signed(add_ln840_12_fu_1819_p2);
[2025-09-24 02:20:14,265]       |                                 ^
[2025-09-24 02:20:14,265] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:18960:33: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 13 bits.
[2025-09-24 02:20:14,265]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-09-24 02:20:14,265] 18960 | assign sext_ln840_12_fu_1835_p1 = $signed(add_ln840_13_fu_1829_p2);
[2025-09-24 02:20:14,265]       |                                 ^
[2025-09-24 02:20:14,265] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:18962:33: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_2024_p3' generates 11 bits.
[2025-09-24 02:20:14,265]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-09-24 02:20:14,265] 18962 | assign sext_ln840_13_fu_1845_p1 = grp_fu_2024_p3;
[2025-09-24 02:20:14,265]       |                                 ^
[2025-09-24 02:20:14,265] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:18964:33: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_2033_p3' generates 11 bits.
[2025-09-24 02:20:14,265]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-09-24 02:20:14,265] 18964 | assign sext_ln840_14_fu_1848_p1 = grp_fu_2033_p3;
[2025-09-24 02:20:14,265]       |                                 ^
[2025-09-24 02:20:14,265] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:18966:33: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-09-24 02:20:14,265]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-09-24 02:20:14,265] 18966 | assign sext_ln840_15_fu_1857_p1 = $signed(add_ln840_17_fu_1851_p2);
[2025-09-24 02:20:14,265]       |                                 ^
[2025-09-24 02:20:14,265] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:18968:33: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_2042_p3' generates 11 bits.
[2025-09-24 02:20:14,265]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-09-24 02:20:14,265] 18968 | assign sext_ln840_16_fu_1861_p1 = grp_fu_2042_p3;
[2025-09-24 02:20:14,265]       |                                 ^
[2025-09-24 02:20:14,265] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:18970:33: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_2051_p3' generates 11 bits.
[2025-09-24 02:20:14,265]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-09-24 02:20:14,265] 18970 | assign sext_ln840_17_fu_1864_p1 = grp_fu_2051_p3;
[2025-09-24 02:20:14,265]       |                                 ^
[2025-09-24 02:20:14,265] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:18972:33: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-09-24 02:20:14,265]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-09-24 02:20:14,265] 18972 | assign sext_ln840_18_fu_1873_p1 = $signed(add_ln840_20_fu_1867_p2);
[2025-09-24 02:20:14,265]       |                                 ^
[2025-09-24 02:20:14,265] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:18974:33: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's SIGNED generates 13 bits.
[2025-09-24 02:20:14,265]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-09-24 02:20:14,265] 18974 | assign sext_ln840_19_fu_1883_p1 = $signed(add_ln840_21_fu_1877_p2);
[2025-09-24 02:20:14,265]       |                                 ^
[2025-09-24 02:20:14,265] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:18976:33: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_2060_p3' generates 11 bits.
[2025-09-24 02:20:14,265]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-09-24 02:20:14,265] 18976 | assign sext_ln840_20_fu_1887_p1 = grp_fu_2060_p3;
[2025-09-24 02:20:14,265]       |                                 ^
[2025-09-24 02:20:14,265] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:18978:33: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_2069_p3' generates 11 bits.
[2025-09-24 02:20:14,265]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-09-24 02:20:14,265] 18978 | assign sext_ln840_21_fu_1890_p1 = grp_fu_2069_p3;
[2025-09-24 02:20:14,265]       |                                 ^
[2025-09-24 02:20:14,265] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:18980:33: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-09-24 02:20:14,265]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-09-24 02:20:14,265] 18980 | assign sext_ln840_22_fu_1899_p1 = $signed(add_ln840_24_fu_1893_p2);
[2025-09-24 02:20:14,265]       |                                 ^
[2025-09-24 02:20:14,265] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:18982:33: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_2078_p3' generates 11 bits.
[2025-09-24 02:20:14,265]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-09-24 02:20:14,265] 18982 | assign sext_ln840_23_fu_1903_p1 = grp_fu_2078_p3;
[2025-09-24 02:20:14,265]       |                                 ^
[2025-09-24 02:20:14,265] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:18984:33: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_2159_p3' generates 11 bits.
[2025-09-24 02:20:14,265]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-09-24 02:20:14,265] 18984 | assign sext_ln840_24_fu_1906_p1 = grp_fu_2159_p3;
[2025-09-24 02:20:14,265]       |                                 ^
[2025-09-24 02:20:14,265] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:18986:33: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-09-24 02:20:14,265]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-09-24 02:20:14,265] 18986 | assign sext_ln840_25_fu_1915_p1 = $signed(add_ln840_27_fu_1909_p2);
[2025-09-24 02:20:14,265]       |                                 ^
[2025-09-24 02:20:14,265] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:18988:33: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's SIGNED generates 13 bits.
[2025-09-24 02:20:14,265]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-09-24 02:20:14,266] 18988 | assign sext_ln840_26_fu_1925_p1 = $signed(add_ln840_28_fu_1919_p2);
[2025-09-24 02:20:14,266]       |                                 ^
[2025-09-24 02:20:14,266] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:18990:33: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2025-09-24 02:20:14,266]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-09-24 02:20:14,266] 18990 | assign sext_ln840_27_fu_1935_p1 = $signed(add_ln840_29_fu_1929_p2);
[2025-09-24 02:20:14,266]       |                                 ^
[2025-09-24 02:20:14,266] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:18992:32: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_2141_p3' generates 11 bits.
[2025-09-24 02:20:14,266]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-09-24 02:20:14,266] 18992 | assign sext_ln840_2_fu_1767_p1 = grp_fu_2141_p3;
[2025-09-24 02:20:14,266]       |                                ^
[2025-09-24 02:20:14,266] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:18994:32: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_2123_p3' generates 11 bits.
[2025-09-24 02:20:14,266]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-09-24 02:20:14,266] 18994 | assign sext_ln840_3_fu_1775_p1 = grp_fu_2123_p3;
[2025-09-24 02:20:14,266]       |                                ^
[2025-09-24 02:20:14,266] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:18996:32: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_2132_p3' generates 11 bits.
[2025-09-24 02:20:14,266]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-09-24 02:20:14,266] 18996 | assign sext_ln840_4_fu_1778_p1 = grp_fu_2132_p3;
[2025-09-24 02:20:14,266]       |                                ^
[2025-09-24 02:20:14,266] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:18998:32: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-09-24 02:20:14,266]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-09-24 02:20:14,266] 18998 | assign sext_ln840_5_fu_1787_p1 = $signed(add_ln840_5_fu_1781_p2);
[2025-09-24 02:20:14,266]       |                                ^
[2025-09-24 02:20:14,266] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:19000:32: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_2087_p3' generates 11 bits.
[2025-09-24 02:20:14,266]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-09-24 02:20:14,266] 19000 | assign sext_ln840_6_fu_1797_p1 = grp_fu_2087_p3;
[2025-09-24 02:20:14,266]       |                                ^
[2025-09-24 02:20:14,266] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:19002:32: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_2096_p3' generates 11 bits.
[2025-09-24 02:20:14,266]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-09-24 02:20:14,266] 19002 | assign sext_ln840_7_fu_1800_p1 = grp_fu_2096_p3;
[2025-09-24 02:20:14,266]       |                                ^
[2025-09-24 02:20:14,266] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:19004:32: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2025-09-24 02:20:14,266]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-09-24 02:20:14,266] 19004 | assign sext_ln840_8_fu_1809_p1 = $signed(add_ln840_9_fu_1803_p2);
[2025-09-24 02:20:14,266]       |                                ^
[2025-09-24 02:20:14,266] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:19006:32: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_2105_p3' generates 11 bits.
[2025-09-24 02:20:14,266]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-09-24 02:20:14,266] 19006 | assign sext_ln840_9_fu_1813_p1 = grp_fu_2105_p3;
[2025-09-24 02:20:14,266]       |                                ^
[2025-09-24 02:20:14,266] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:19018:33: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_1_load_reg_2767_pp0_iter3_reg' generates 1 bits.
[2025-09-24 02:20:14,266]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-09-24 02:20:14,266] 19018 | assign zext_ln1039_1_fu_1964_p1 = p_ZL7threshs_1_load_reg_2767_pp0_iter3_reg;
[2025-09-24 02:20:14,266]       |                                 ^
[2025-09-24 02:20:14,266] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:19020:33: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_2_load_reg_2772_pp0_iter3_reg' generates 1 bits.
[2025-09-24 02:20:14,266]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-09-24 02:20:14,266] 19020 | assign zext_ln1039_2_fu_1983_p1 = p_ZL7threshs_2_load_reg_2772_pp0_iter3_reg;
[2025-09-24 02:20:14,266]       |                                 ^
[2025-09-24 02:20:14,266] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:19022:31: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_0_load_reg_2762_pp0_iter3_reg' generates 1 bits.
[2025-09-24 02:20:14,266]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-09-24 02:20:14,266] 19022 | assign zext_ln1039_fu_1945_p1 = p_ZL7threshs_0_load_reg_2762_pp0_iter3_reg;
[2025-09-24 02:20:14,266]       |                               ^
[2025-09-24 02:20:14,266] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:19024:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_1_fu_1992_p2' generates 1 bits.
[2025-09-24 02:20:14,266]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-09-24 02:20:14,266] 19024 | assign zext_ln840_1_fu_1998_p1 = xor_ln1039_1_fu_1992_p2;
[2025-09-24 02:20:14,266]       |                                ^
[2025-09-24 02:20:14,266] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:19026:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_fu_1954_p2' generates 1 bits.
[2025-09-24 02:20:14,266]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-09-24 02:20:14,266] 19026 | assign zext_ln840_2_fu_1960_p1 = result_V_fu_1954_p2;
[2025-09-24 02:20:14,266]       |                                ^
[2025-09-24 02:20:14,266] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:19028:30: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_fu_1973_p2' generates 1 bits.
[2025-09-24 02:20:14,266]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-09-24 02:20:14,266] 19028 | assign zext_ln840_fu_1979_p1 = xor_ln1039_fu_1973_p2;
[2025-09-24 02:20:14,266]       |                              ^
[2025-09-24 02:20:14,266] %Warning-STMTDLY: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:13613:2: Unsupported: Ignoring delay on this delayed statement.
[2025-09-24 02:20:14,266]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-09-24 02:20:14,266] 13613 | #0 ap_CS_iter0_fsm = 1'd1;
[2025-09-24 02:20:14,266]       |  ^
[2025-09-24 02:20:14,266] %Warning-STMTDLY: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:13614:2: Unsupported: Ignoring delay on this delayed statement.
[2025-09-24 02:20:14,266]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-09-24 02:20:14,266] 13614 | #0 ap_CS_iter1_fsm = 2'd1;
[2025-09-24 02:20:14,266]       |  ^
[2025-09-24 02:20:14,266] %Warning-STMTDLY: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:13615:2: Unsupported: Ignoring delay on this delayed statement.
[2025-09-24 02:20:14,266]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-09-24 02:20:14,266] 13615 | #0 ap_CS_iter2_fsm = 2'd1;
[2025-09-24 02:20:14,267]       |  ^
[2025-09-24 02:20:14,267] %Warning-STMTDLY: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:13616:2: Unsupported: Ignoring delay on this delayed statement.
[2025-09-24 02:20:14,267]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-09-24 02:20:14,267] 13616 | #0 ap_CS_iter3_fsm = 2'd1;
[2025-09-24 02:20:14,267]       |  ^
[2025-09-24 02:20:14,267] %Warning-STMTDLY: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:13617:2: Unsupported: Ignoring delay on this delayed statement.
[2025-09-24 02:20:14,267]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-09-24 02:20:14,267] 13617 | #0 ap_CS_iter4_fsm = 2'd1;
[2025-09-24 02:20:14,267]       |  ^
[2025-09-24 02:20:14,267] %Warning-STMTDLY: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:13618:2: Unsupported: Ignoring delay on this delayed statement.
[2025-09-24 02:20:14,267]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-09-24 02:20:14,267] 13618 | #0 ap_CS_iter5_fsm = 2'd1;
[2025-09-24 02:20:14,267]       |  ^
[2025-09-24 02:20:14,267] %Warning-STMTDLY: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:13619:2: Unsupported: Ignoring delay on this delayed statement.
[2025-09-24 02:20:14,267]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-09-24 02:20:14,267] 13619 | #0 ap_done_reg = 1'b0;
[2025-09-24 02:20:14,267]       |  ^
[2025-09-24 02:20:14,267] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:15692:29: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-09-24 02:20:14,267]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-09-24 02:20:14,267] 15692 |             ap_NS_iter0_fsm = 'bx;
[2025-09-24 02:20:14,267]       |                             ^
[2025-09-24 02:20:14,267] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:15716:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-09-24 02:20:14,267]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-09-24 02:20:14,267] 15716 |             ap_NS_iter1_fsm = 'bx;
[2025-09-24 02:20:14,267]       |                             ^
[2025-09-24 02:20:14,267] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:15740:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-09-24 02:20:14,267]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-09-24 02:20:14,267] 15740 |             ap_NS_iter2_fsm = 'bx;
[2025-09-24 02:20:14,267]       |                             ^
[2025-09-24 02:20:14,267] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:15764:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-09-24 02:20:14,267]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-09-24 02:20:14,267] 15764 |             ap_NS_iter3_fsm = 'bx;
[2025-09-24 02:20:14,267]       |                             ^
[2025-09-24 02:20:14,267] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:15788:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-09-24 02:20:14,267]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-09-24 02:20:14,267] 15788 |             ap_NS_iter4_fsm = 'bx;
[2025-09-24 02:20:14,267]       |                             ^
[2025-09-24 02:20:14,267] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:15812:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-09-24 02:20:14,267]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-09-24 02:20:14,267] 15812 |             ap_NS_iter5_fsm = 'bx;
[2025-09-24 02:20:14,267]       |                             ^
[2025-09-24 02:20:14,267] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:15877:46: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-09-24 02:20:14,267]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-09-24 02:20:14,267] 15877 | assign ap_phi_reg_pp0_iter0_inElem_1_reg_690 = 'bx;
[2025-09-24 02:20:14,267]       |                                              ^
[2025-09-24 02:20:14,267] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:15907:30: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'nf_2_reg_2745' generates 32 bits.
[2025-09-24 02:20:14,267]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-09-24 02:20:14,267] 15907 | assign idxprom2_i_fu_1997_p1 = nf_2_reg_2745;
[2025-09-24 02:20:14,267]       |                              ^
[2025-09-24 02:20:14,267] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:15917:20: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_2_fu_2136_p2' generates 2 bits.
[2025-09-24 02:20:14,267]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-09-24 02:20:14,267] 15917 | assign out_V_TDATA = result_V_2_fu_2136_p2;
[2025-09-24 02:20:14,267]       |                    ^
[2025-09-24 02:20:14,267] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:15919:32: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_1997_p1' generates 64 bits.
[2025-09-24 02:20:14,267]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-09-24 02:20:14,267] 15919 | assign p_ZL7threshs_0_address0 = idxprom2_i_fu_1997_p1;
[2025-09-24 02:20:14,267]       |                                ^
[2025-09-24 02:20:14,267] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:15921:32: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_1997_p1' generates 64 bits.
[2025-09-24 02:20:14,267]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-09-24 02:20:14,267] 15921 | assign p_ZL7threshs_1_address0 = idxprom2_i_fu_1997_p1;
[2025-09-24 02:20:14,267]       |                                ^
[2025-09-24 02:20:14,267] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:15923:32: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_1997_p1' generates 64 bits.
[2025-09-24 02:20:14,267]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-09-24 02:20:14,267] 15923 | assign p_ZL7threshs_2_address0 = idxprom2_i_fu_1997_p1;
[2025-09-24 02:20:14,267]       |                                ^
[2025-09-24 02:20:14,267] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:15937:31: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2025-09-24 02:20:14,267]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-09-24 02:20:14,267] 15937 | assign sext_ln1039_fu_2107_p1 = $signed(p_ZL7threshs_2_load_reg_2965_pp0_iter4_reg);
[2025-09-24 02:20:14,267]       |                               ^
[2025-09-24 02:20:14,267] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:15939:32: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln840_reg_2980' generates 5 bits.
[2025-09-24 02:20:14,267]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-09-24 02:20:14,267] 15939 | assign sext_ln840_1_fu_2051_p1 = add_ln840_reg_2980;
[2025-09-24 02:20:14,267]       |                                ^
[2025-09-24 02:20:14,267] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:15941:32: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_2168_p3' generates 5 bits.
[2025-09-24 02:20:14,268]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-09-24 02:20:14,268] 15941 | assign sext_ln840_2_fu_2060_p1 = grp_fu_2168_p3;
[2025-09-24 02:20:14,268]       |                                ^
[2025-09-24 02:20:14,268] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:15953:33: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_1_load_reg_2960_pp0_iter4_reg' generates 5 bits.
[2025-09-24 02:20:14,268]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-09-24 02:20:14,268] 15953 | assign zext_ln1039_1_fu_2088_p1 = p_ZL7threshs_1_load_reg_2960_pp0_iter4_reg;
[2025-09-24 02:20:14,268]       |                                 ^
[2025-09-24 02:20:14,268] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:15955:33: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 5 bits.
[2025-09-24 02:20:14,268]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-09-24 02:20:14,268] 15955 | assign zext_ln1039_2_fu_2110_p1 = $unsigned(sext_ln1039_fu_2107_p1);
[2025-09-24 02:20:14,268]       |                                 ^
[2025-09-24 02:20:14,268] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:15957:31: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_0_load_reg_2955_pp0_iter4_reg' generates 3 bits.
[2025-09-24 02:20:14,268]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-09-24 02:20:14,268] 15957 | assign zext_ln1039_fu_2069_p1 = p_ZL7threshs_0_load_reg_2955_pp0_iter4_reg;
[2025-09-24 02:20:14,268]       |                               ^
[2025-09-24 02:20:14,268] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:15959:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_1_fu_2120_p2' generates 1 bits.
[2025-09-24 02:20:14,268]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-09-24 02:20:14,268] 15959 | assign zext_ln840_1_fu_2126_p1 = xor_ln1039_1_fu_2120_p2;
[2025-09-24 02:20:14,268]       |                                ^
[2025-09-24 02:20:14,268] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:15961:32: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'result_V_fu_2078_p2' generates 1 bits.
[2025-09-24 02:20:14,268]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-09-24 02:20:14,268] 15961 | assign zext_ln840_2_fu_2084_p1 = result_V_fu_2078_p2;
[2025-09-24 02:20:14,268]       |                                ^
[2025-09-24 02:20:14,268] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:15963:30: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln1039_fu_2097_p2' generates 1 bits.
[2025-09-24 02:20:14,268]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_36
[2025-09-24 02:20:14,268] 15963 | assign zext_ln840_fu_2103_p1 = xor_ln1039_fu_2097_p2;
[2025-09-24 02:20:14,268]       |                              ^
[2025-09-24 02:20:14,268] %Warning-STMTDLY: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:11089:2: Unsupported: Ignoring delay on this delayed statement.
[2025-09-24 02:20:14,268]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.flow_control_loop_pipe_no_ap_cont_U
[2025-09-24 02:20:14,268] 11089 | #0 ap_loop_init = 1'b1;
[2025-09-24 02:20:14,268]       |  ^
[2025-09-24 02:20:14,268] %Warning-STMTDLY: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:11090:2: Unsupported: Ignoring delay on this delayed statement.
[2025-09-24 02:20:14,268]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst.flow_control_loop_pipe_no_ap_cont_U
[2025-09-24 02:20:14,268] 11090 | #0 ap_done_cache = 1'b0;
[2025-09-24 02:20:14,268]       |  ^
[2025-09-24 02:20:14,268] %Warning-STMTDLY: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:1470:2: Unsupported: Ignoring delay on this delayed statement.
[2025-09-24 02:20:14,268]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_2.inst.grp_StreamingMaxPool_hls_2_Pipeline_VITIS_LOOP_287_7_fu_71.flow_control_loop_pipe_sequential_init_U
[2025-09-24 02:20:14,268]  1470 | #0 ap_loop_init_int = 1'b1;
[2025-09-24 02:20:14,268]       |  ^
[2025-09-24 02:20:14,268] %Warning-STMTDLY: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:1471:2: Unsupported: Ignoring delay on this delayed statement.
[2025-09-24 02:20:14,268]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_2.inst.grp_StreamingMaxPool_hls_2_Pipeline_VITIS_LOOP_287_7_fu_71.flow_control_loop_pipe_sequential_init_U
[2025-09-24 02:20:14,268]  1471 | #0 ap_done_cache = 1'b0;
[2025-09-24 02:20:14,268]       |  ^
[2025-09-24 02:20:14,268] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:20023:48: Output port connection 'odat' expects 2 bits on the pin connection, but pin connection's VARREF 'm_axis_tdata' generates 8 bits.
[2025-09-24 02:20:14,268]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.Thresholding_rtl_3.inst.core
[2025-09-24 02:20:14,268] 20023 |   .ordy(m_axis_tready), .ovld(m_axis_tvalid), .odat(m_axis_tdata)
[2025-09-24 02:20:14,268]       |                                                ^~~~
[2025-09-24 02:20:14,268] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:8232:21: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-09-24 02:20:14,268]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_8.inst.impl
[2025-09-24 02:20:14,268]  8232 |         srlo_       <=  'bx;
[2025-09-24 02:20:14,268]       |                     ^~
[2025-09-24 02:20:14,268] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:8235:21: Operator ASSIGNDLY expects 14 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-09-24 02:20:14,268]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_8.inst.impl
[2025-09-24 02:20:14,268]  8235 |         addr_       <=  'bx;
[2025-09-24 02:20:14,268]       |                     ^~
[2025-09-24 02:20:14,268] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:8248:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-09-24 02:20:14,268]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_8.inst.impl
[2025-09-24 02:20:14,268]  8248 |    srlo_       <= 'bx;
[2025-09-24 02:20:14,268]       |                ^~
[2025-09-24 02:20:14,268] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:8258:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-09-24 02:20:14,268]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_8.inst.impl
[2025-09-24 02:20:14,268]  8258 |    srlo_       <= 'bx;
[2025-09-24 02:20:14,268]       |                ^~
[2025-09-24 02:20:14,268] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:8272:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-09-24 02:20:14,268]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_8.inst.impl
[2025-09-24 02:20:14,268]  8272 |    srlo_       <= 'bx;
[2025-09-24 02:20:14,268]       |                ^~
[2025-09-24 02:20:14,268] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:8279:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-09-24 02:20:14,268]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_8.inst.impl
[2025-09-24 02:20:14,268]  8279 |    srlo_       <= 'bx;
[2025-09-24 02:20:14,268]       |                ^~
[2025-09-24 02:20:14,268] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:8292:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-09-24 02:20:14,268]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_8.inst.impl
[2025-09-24 02:20:14,268]  8292 |    srlo_       <= 'bx;
[2025-09-24 02:20:14,269]       |                ^~
[2025-09-24 02:20:14,269] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:8310:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-09-24 02:20:14,269]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_8.inst.impl
[2025-09-24 02:20:14,269]  8310 |    srlo_       <= 'bx;
[2025-09-24 02:20:14,269]       |                ^~
[2025-09-24 02:20:14,269] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:8324:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-09-24 02:20:14,269]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_8.inst.impl
[2025-09-24 02:20:14,269]  8324 |    srlo_       <= 'bx;
[2025-09-24 02:20:14,269]       |                ^~
[2025-09-24 02:20:14,269] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:8341:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-09-24 02:20:14,269]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_8.inst.impl
[2025-09-24 02:20:14,269]  8341 |    srlo_       <=  'bx;
[2025-09-24 02:20:14,269]       |                ^~
[2025-09-24 02:20:14,269] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:8344:16: Operator ASSIGNDLY expects 14 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-09-24 02:20:14,269]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_8.inst.impl
[2025-09-24 02:20:14,269]  8344 |    addr_       <=  'bx;
[2025-09-24 02:20:14,269]       |                ^~
[2025-09-24 02:20:14,269] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:8232:21: Operator ASSIGNDLY expects 16 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-09-24 02:20:14,269]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_7.inst.impl
[2025-09-24 02:20:14,269]  8232 |         srlo_       <=  'bx;
[2025-09-24 02:20:14,269]       |                     ^~
[2025-09-24 02:20:14,269] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:8248:16: Operator ASSIGNDLY expects 16 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-09-24 02:20:14,269]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_7.inst.impl
[2025-09-24 02:20:14,269]  8248 |    srlo_       <= 'bx;
[2025-09-24 02:20:14,269]       |                ^~
[2025-09-24 02:20:14,269] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:8258:16: Operator ASSIGNDLY expects 16 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-09-24 02:20:14,269]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_7.inst.impl
[2025-09-24 02:20:14,269]  8258 |    srlo_       <= 'bx;
[2025-09-24 02:20:14,269]       |                ^~
[2025-09-24 02:20:14,269] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:8272:16: Operator ASSIGNDLY expects 16 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-09-24 02:20:14,269]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_7.inst.impl
[2025-09-24 02:20:14,269]  8272 |    srlo_       <= 'bx;
[2025-09-24 02:20:14,269]       |                ^~
[2025-09-24 02:20:14,269] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:8279:16: Operator ASSIGNDLY expects 16 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-09-24 02:20:14,269]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_7.inst.impl
[2025-09-24 02:20:14,269]  8279 |    srlo_       <= 'bx;
[2025-09-24 02:20:14,269]       |                ^~
[2025-09-24 02:20:14,269] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:8292:16: Operator ASSIGNDLY expects 16 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-09-24 02:20:14,269]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_7.inst.impl
[2025-09-24 02:20:14,269]  8292 |    srlo_       <= 'bx;
[2025-09-24 02:20:14,269]       |                ^~
[2025-09-24 02:20:14,269] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:8310:16: Operator ASSIGNDLY expects 16 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-09-24 02:20:14,269]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_7.inst.impl
[2025-09-24 02:20:14,269]  8310 |    srlo_       <= 'bx;
[2025-09-24 02:20:14,269]       |                ^~
[2025-09-24 02:20:14,269] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:8324:16: Operator ASSIGNDLY expects 16 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-09-24 02:20:14,269]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_7.inst.impl
[2025-09-24 02:20:14,269]  8324 |    srlo_       <= 'bx;
[2025-09-24 02:20:14,269]       |                ^~
[2025-09-24 02:20:14,269] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:8341:16: Operator ASSIGNDLY expects 16 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-09-24 02:20:14,269]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_7.inst.impl
[2025-09-24 02:20:14,269]  8341 |    srlo_       <=  'bx;
[2025-09-24 02:20:14,269]       |                ^~
[2025-09-24 02:20:14,269] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:8235:21: Operator ASSIGNDLY expects 16 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-09-24 02:20:14,269]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_6.inst.impl
[2025-09-24 02:20:14,269]  8235 |         addr_       <=  'bx;
[2025-09-24 02:20:14,269]       |                     ^~
[2025-09-24 02:20:14,269] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:8344:16: Operator ASSIGNDLY expects 16 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-09-24 02:20:14,269]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_6.inst.impl
[2025-09-24 02:20:14,269]  8344 |    addr_       <=  'bx;
[2025-09-24 02:20:14,269]       |                ^~
[2025-09-24 02:20:14,269] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:8235:21: Operator ASSIGNDLY expects 13 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-09-24 02:20:14,269]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_4.inst.impl
[2025-09-24 02:20:14,269]  8235 |         addr_       <=  'bx;
[2025-09-24 02:20:14,269]       |                     ^~
[2025-09-24 02:20:14,269] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:8344:16: Operator ASSIGNDLY expects 13 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-09-24 02:20:14,269]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_4.inst.impl
[2025-09-24 02:20:14,269]  8344 |    addr_       <=  'bx;
[2025-09-24 02:20:14,269]       |                ^~
[2025-09-24 02:20:14,269] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:8235:21: Operator ASSIGNDLY expects 15 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-09-24 02:20:14,269]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_3.inst.impl
[2025-09-24 02:20:14,269]  8235 |         addr_       <=  'bx;
[2025-09-24 02:20:14,269]       |                     ^~
[2025-09-24 02:20:14,269] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:8344:16: Operator ASSIGNDLY expects 15 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-09-24 02:20:14,270]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_3.inst.impl
[2025-09-24 02:20:14,270]  8344 |    addr_       <=  'bx;
[2025-09-24 02:20:14,270]       |                ^~
[2025-09-24 02:20:14,270] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:8167:54: Operator EQ expects 32 or 2 bits on the LHS, but LHS's VARREF 'addr_' generates 1 bits.
[2025-09-24 02:20:14,270]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_21.inst.impl
[2025-09-24 02:20:14,270]  8167 |    assign addr_full_ = (state_==state_more) && (addr_==depth-2);
[2025-09-24 02:20:14,270]       |                                                      ^~
[2025-09-24 02:20:14,270] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:8224:10: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's SUB generates 32 or 2 bits.
[2025-09-24 02:20:14,270]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_21.inst.impl
[2025-09-24 02:20:14,270]  8224 |   for (a_=depth-2; a_>0; a_=a_-1) begin
[2025-09-24 02:20:14,270]       |          ^
[2025-09-24 02:20:14,270] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:8235:21: Operator ASSIGNDLY expects 1 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-09-24 02:20:14,270]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_21.inst.impl
[2025-09-24 02:20:14,270]  8235 |         addr_       <=  'bx;
[2025-09-24 02:20:14,270]       |                     ^~
[2025-09-24 02:20:14,270] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:8344:16: Operator ASSIGNDLY expects 1 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-09-24 02:20:14,270]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_21.inst.impl
[2025-09-24 02:20:14,270]  8344 |    addr_       <=  'bx;
[2025-09-24 02:20:14,270]       |                ^~
[2025-09-24 02:20:14,270] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:8232:25: Unsized constant being X/Z extended to 248 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-09-24 02:20:14,270]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_2.inst.impl
[2025-09-24 02:20:14,270]  8232 |         srlo_       <=  'bx;
[2025-09-24 02:20:14,270]       |                         ^~~
[2025-09-24 02:20:14,270] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:8248:19: Unsized constant being X/Z extended to 248 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-09-24 02:20:14,270]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_2.inst.impl
[2025-09-24 02:20:14,270]  8248 |    srlo_       <= 'bx;
[2025-09-24 02:20:14,270]       |                   ^~~
[2025-09-24 02:20:14,270] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:8258:19: Unsized constant being X/Z extended to 248 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-09-24 02:20:14,270]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_2.inst.impl
[2025-09-24 02:20:14,270]  8258 |    srlo_       <= 'bx;
[2025-09-24 02:20:14,270]       |                   ^~~
[2025-09-24 02:20:14,270] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:8272:19: Unsized constant being X/Z extended to 248 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-09-24 02:20:14,270]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_2.inst.impl
[2025-09-24 02:20:14,270]  8272 |    srlo_       <= 'bx;
[2025-09-24 02:20:14,270]       |                   ^~~
[2025-09-24 02:20:14,270] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:8279:19: Unsized constant being X/Z extended to 248 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-09-24 02:20:14,270]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_2.inst.impl
[2025-09-24 02:20:14,270]  8279 |    srlo_       <= 'bx;
[2025-09-24 02:20:14,270]       |                   ^~~
[2025-09-24 02:20:14,270] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:8292:19: Unsized constant being X/Z extended to 248 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-09-24 02:20:14,270]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_2.inst.impl
[2025-09-24 02:20:14,270]  8292 |    srlo_       <= 'bx;
[2025-09-24 02:20:14,270]       |                   ^~~
[2025-09-24 02:20:14,270] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:8310:19: Unsized constant being X/Z extended to 248 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-09-24 02:20:14,270]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_2.inst.impl
[2025-09-24 02:20:14,270]  8310 |    srlo_       <= 'bx;
[2025-09-24 02:20:14,270]       |                   ^~~
[2025-09-24 02:20:14,270] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:8324:19: Unsized constant being X/Z extended to 248 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-09-24 02:20:14,270]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_2.inst.impl
[2025-09-24 02:20:14,270]  8324 |    srlo_       <= 'bx;
[2025-09-24 02:20:14,270]       |                   ^~~
[2025-09-24 02:20:14,270] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:8341:20: Unsized constant being X/Z extended to 248 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
[2025-09-24 02:20:14,270]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_2.inst.impl
[2025-09-24 02:20:14,270]  8341 |    srlo_       <=  'bx;
[2025-09-24 02:20:14,270]       |                    ^~~
[2025-09-24 02:20:14,270] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:8235:21: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-09-24 02:20:14,270]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_19.inst.impl
[2025-09-24 02:20:14,270]  8235 |         addr_       <=  'bx;
[2025-09-24 02:20:14,270]       |                     ^~
[2025-09-24 02:20:14,270] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:8344:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-09-24 02:20:14,270]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_19.inst.impl
[2025-09-24 02:20:14,270]  8344 |    addr_       <=  'bx;
[2025-09-24 02:20:14,270]       |                ^~
[2025-09-24 02:20:14,270] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:8235:21: Operator ASSIGNDLY expects 10 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-09-24 02:20:14,270]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_18.inst.impl
[2025-09-24 02:20:14,270]  8235 |         addr_       <=  'bx;
[2025-09-24 02:20:14,270]       |                     ^~
[2025-09-24 02:20:14,270] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:8344:16: Operator ASSIGNDLY expects 10 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-09-24 02:20:14,270]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_18.inst.impl
[2025-09-24 02:20:14,270]  8344 |    addr_       <=  'bx;
[2025-09-24 02:20:14,270]       |                ^~
[2025-09-24 02:20:14,270] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:8235:21: Operator ASSIGNDLY expects 12 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-09-24 02:20:14,270]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_17.inst.impl
[2025-09-24 02:20:14,270]  8235 |         addr_       <=  'bx;
[2025-09-24 02:20:14,271]       |                     ^~
[2025-09-24 02:20:14,271] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:8344:16: Operator ASSIGNDLY expects 12 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-09-24 02:20:14,271]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_17.inst.impl
[2025-09-24 02:20:14,271]  8344 |    addr_       <=  'bx;
[2025-09-24 02:20:14,271]       |                ^~
[2025-09-24 02:20:14,271] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:8235:21: Operator ASSIGNDLY expects 11 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-09-24 02:20:14,271]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_14.inst.impl
[2025-09-24 02:20:14,271]  8235 |         addr_       <=  'bx;
[2025-09-24 02:20:14,271]       |                     ^~
[2025-09-24 02:20:14,271] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:8344:16: Operator ASSIGNDLY expects 11 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-09-24 02:20:14,271]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_14.inst.impl
[2025-09-24 02:20:14,271]  8344 |    addr_       <=  'bx;
[2025-09-24 02:20:14,271]       |                ^~
[2025-09-24 02:20:14,271] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:8235:21: Operator ASSIGNDLY expects 20 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-09-24 02:20:14,271]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_1.inst.impl
[2025-09-24 02:20:14,271]  8235 |         addr_       <=  'bx;
[2025-09-24 02:20:14,271]       |                     ^~
[2025-09-24 02:20:14,271] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:8344:16: Operator ASSIGNDLY expects 20 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-09-24 02:20:14,271]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_1.inst.impl
[2025-09-24 02:20:14,271]  8344 |    addr_       <=  'bx;
[2025-09-24 02:20:14,271]       |                ^~
[2025-09-24 02:20:14,271] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:28504:48: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Newest_buffered_elem' generates 12 bits.
[2025-09-24 02:20:14,271]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_3.inst.impl
[2025-09-24 02:20:14,271] 28504 |     uwire  reading_done = Newest_buffered_elem == LAST_READ_ELEM;
[2025-09-24 02:20:14,271]       |                                                ^~
[2025-09-24 02:20:14,271] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:28508:48: Operator SUB expects 32 bits on the LHS, but LHS's VARREF 'Newest_buffered_elem' generates 12 bits.
[2025-09-24 02:20:14,271]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_3.inst.impl
[2025-09-24 02:20:14,271] 28508 |                 $signed(((Newest_buffered_elem - (BUF_ELEM_TOTAL - 1)))) < $signed(First_elem_next_window) &&
[2025-09-24 02:20:14,271]       |                                                ^
[2025-09-24 02:20:14,271] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:28508:74: Operator LTS expects 32 bits on the RHS, but RHS's SIGNED generates 12 bits.
[2025-09-24 02:20:14,271]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_3.inst.impl
[2025-09-24 02:20:14,271] 28508 |                 $signed(((Newest_buffered_elem - (BUF_ELEM_TOTAL - 1)))) < $signed(First_elem_next_window) &&
[2025-09-24 02:20:14,271]       |                                                                          ^
[2025-09-24 02:20:14,271] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:28509:48: Operator SUB expects 32 bits on the LHS, but LHS's VARREF 'Newest_buffered_elem' generates 12 bits.
[2025-09-24 02:20:14,271]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_3.inst.impl
[2025-09-24 02:20:14,271] 28509 |                 $signed(((Newest_buffered_elem - (BUF_ELEM_TOTAL - 1)))) < $signed(Current_elem)
[2025-09-24 02:20:14,271]       |                                                ^
[2025-09-24 02:20:14,271] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:28509:74: Operator LTS expects 32 bits on the RHS, but RHS's SIGNED generates 12 bits.
[2025-09-24 02:20:14,271]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_3.inst.impl
[2025-09-24 02:20:14,271] 28509 |                 $signed(((Newest_buffered_elem - (BUF_ELEM_TOTAL - 1)))) < $signed(Current_elem)
[2025-09-24 02:20:14,271]       |                                                                          ^
[2025-09-24 02:20:14,271] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:28516:37: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'Window_buffer_read_addr_reg' generates 11 bits.
[2025-09-24 02:20:14,271]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_3.inst.impl
[2025-09-24 02:20:14,271] 28516 |     assign  window_buffer_read_addr = Window_buffer_read_addr_reg;
[2025-09-24 02:20:14,271]       |                                     ^
[2025-09-24 02:20:14,271] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:28542:79: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Window_buffer_write_addr_reg' generates 10 bits.
[2025-09-24 02:20:14,271]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_3.inst.impl
[2025-09-24 02:20:14,271] 28542 |                 Window_buffer_write_addr_reg <= (Window_buffer_write_addr_reg == BUF_ELEM_TOTAL-1)? 0 : Window_buffer_write_addr_reg + 1;
[2025-09-24 02:20:14,271]       |                                                                               ^~
[2025-09-24 02:20:14,271] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:28545:42: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Newest_buffered_elem' generates 12 bits.
[2025-09-24 02:20:14,271]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_3.inst.impl
[2025-09-24 02:20:14,271] 28545 |                 if (Newest_buffered_elem == LAST_READ_ELEM-1) begin
[2025-09-24 02:20:14,271]       |                                          ^~
[2025-09-24 02:20:14,271] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:28549:43: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Newest_buffered_elem' generates 12 bits.
[2025-09-24 02:20:14,271]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_3.inst.impl
[2025-09-24 02:20:14,271] 28549 |                 if ((Newest_buffered_elem == LAST_READ_ELEM-1) && Writing_done) begin
[2025-09-24 02:20:14,271]       |                                           ^~
[2025-09-24 02:20:14,271] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:28568:25: Operator GTES expects 32 bits on the LHS, but LHS's VARREF 'ra' generates 12 bits.
[2025-09-24 02:20:14,271]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_3.inst.impl
[2025-09-24 02:20:14,271] 28568 |                     (ra >= BUF_ELEM_TOTAL)? -BUF_ELEM_TOTAL :
[2025-09-24 02:20:14,271]       |                         ^~
[2025-09-24 02:20:14,271] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:28568:43: Operator ASSIGN expects 11 bits on the Assign RHS, but Assign RHS's COND generates 32 bits.
[2025-09-24 02:20:14,271]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_3.inst.impl
[2025-09-24 02:20:14,271] 28568 |                     (ra >= BUF_ELEM_TOTAL)? -BUF_ELEM_TOTAL :
[2025-09-24 02:20:14,271]       |                                           ^
[2025-09-24 02:20:14,271] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:28570:45: Operator ASSIGNDLY expects 11 bits on the Assign RHS, but Assign RHS's ADD generates 12 bits.
[2025-09-24 02:20:14,271]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_3.inst.impl
[2025-09-24 02:20:14,271] 28570 |                 Window_buffer_read_addr_reg <= ra + ra_correct;
[2025-09-24 02:20:14,271]       |                                             ^~
[2025-09-24 02:20:14,271] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:28573:59: Operator NEQ expects 32 bits on the LHS, but LHS's VARREF 'Position_in_window' generates 10 bits.
[2025-09-24 02:20:14,271]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_3.inst.impl
[2025-09-24 02:20:14,271] 28573 |                 Position_in_window <= (Position_in_window != ELEM_PER_WINDOW - 1)? Position_in_window+1 : 0;
[2025-09-24 02:20:14,271]       |                                                           ^~
[2025-09-24 02:20:14,272] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:28580:34: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Current_elem' generates 12 bits.
[2025-09-24 02:20:14,272]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_3.inst.impl
[2025-09-24 02:20:14,272] 28580 |                 if (Current_elem == LAST_WRITE_ELEM)
[2025-09-24 02:20:14,272]       |                                  ^~
[2025-09-24 02:20:14,272] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:28597:71: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Newest_buffered_elem' generates 12 bits.
[2025-09-24 02:20:14,272]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_3.inst.impl
[2025-09-24 02:20:14,272] 28597 |                 if (reading_done || (read_ok && (Newest_buffered_elem == LAST_READ_ELEM - 1))) begin
[2025-09-24 02:20:14,272]       |                                                                       ^~
[2025-09-24 02:20:14,272] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:11832:48: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Newest_buffered_elem' generates 13 bits.
[2025-09-24 02:20:14,272]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_2.inst.impl
[2025-09-24 02:20:14,272] 11832 |     uwire  reading_done = Newest_buffered_elem == LAST_READ_ELEM;
[2025-09-24 02:20:14,272]       |                                                ^~
[2025-09-24 02:20:14,272] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:11836:48: Operator SUB expects 32 bits on the LHS, but LHS's VARREF 'Newest_buffered_elem' generates 13 bits.
[2025-09-24 02:20:14,272]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_2.inst.impl
[2025-09-24 02:20:14,272] 11836 |                 $signed(((Newest_buffered_elem - (BUF_ELEM_TOTAL - 1)))) < $signed(First_elem_next_window) &&
[2025-09-24 02:20:14,272]       |                                                ^
[2025-09-24 02:20:14,272] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:11836:74: Operator LTS expects 32 bits on the RHS, but RHS's SIGNED generates 13 bits.
[2025-09-24 02:20:14,272]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_2.inst.impl
[2025-09-24 02:20:14,272] 11836 |                 $signed(((Newest_buffered_elem - (BUF_ELEM_TOTAL - 1)))) < $signed(First_elem_next_window) &&
[2025-09-24 02:20:14,272]       |                                                                          ^
[2025-09-24 02:20:14,272] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:11837:48: Operator SUB expects 32 bits on the LHS, but LHS's VARREF 'Newest_buffered_elem' generates 13 bits.
[2025-09-24 02:20:14,272]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_2.inst.impl
[2025-09-24 02:20:14,272] 11837 |                 $signed(((Newest_buffered_elem - (BUF_ELEM_TOTAL - 1)))) < $signed(Current_elem)
[2025-09-24 02:20:14,272]       |                                                ^
[2025-09-24 02:20:14,272] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:11837:74: Operator LTS expects 32 bits on the RHS, but RHS's SIGNED generates 13 bits.
[2025-09-24 02:20:14,272]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_2.inst.impl
[2025-09-24 02:20:14,272] 11837 |                 $signed(((Newest_buffered_elem - (BUF_ELEM_TOTAL - 1)))) < $signed(Current_elem)
[2025-09-24 02:20:14,272]       |                                                                          ^
[2025-09-24 02:20:14,272] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:11844:37: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'Window_buffer_read_addr_reg' generates 10 bits.
[2025-09-24 02:20:14,272]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_2.inst.impl
[2025-09-24 02:20:14,272] 11844 |     assign  window_buffer_read_addr = Window_buffer_read_addr_reg;
[2025-09-24 02:20:14,272]       |                                     ^
[2025-09-24 02:20:14,272] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:11870:79: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Window_buffer_write_addr_reg' generates 9 bits.
[2025-09-24 02:20:14,272]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_2.inst.impl
[2025-09-24 02:20:14,272] 11870 |                 Window_buffer_write_addr_reg <= (Window_buffer_write_addr_reg == BUF_ELEM_TOTAL-1)? 0 : Window_buffer_write_addr_reg + 1;
[2025-09-24 02:20:14,272]       |                                                                               ^~
[2025-09-24 02:20:14,272] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:11873:42: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Newest_buffered_elem' generates 13 bits.
[2025-09-24 02:20:14,272]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_2.inst.impl
[2025-09-24 02:20:14,272] 11873 |                 if (Newest_buffered_elem == LAST_READ_ELEM-1) begin
[2025-09-24 02:20:14,272]       |                                          ^~
[2025-09-24 02:20:14,272] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:11877:43: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Newest_buffered_elem' generates 13 bits.
[2025-09-24 02:20:14,272]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_2.inst.impl
[2025-09-24 02:20:14,272] 11877 |                 if ((Newest_buffered_elem == LAST_READ_ELEM-1) && Writing_done) begin
[2025-09-24 02:20:14,272]       |                                           ^~
[2025-09-24 02:20:14,272] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:11896:25: Operator GTES expects 32 bits on the LHS, but LHS's VARREF 'ra' generates 11 bits.
[2025-09-24 02:20:14,272]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_2.inst.impl
[2025-09-24 02:20:14,272] 11896 |                     (ra >= BUF_ELEM_TOTAL)? -BUF_ELEM_TOTAL :
[2025-09-24 02:20:14,272]       |                         ^~
[2025-09-24 02:20:14,272] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:11896:43: Operator ASSIGN expects 10 bits on the Assign RHS, but Assign RHS's COND generates 32 bits.
[2025-09-24 02:20:14,272]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_2.inst.impl
[2025-09-24 02:20:14,272] 11896 |                     (ra >= BUF_ELEM_TOTAL)? -BUF_ELEM_TOTAL :
[2025-09-24 02:20:14,272]       |                                           ^
[2025-09-24 02:20:14,272] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:11898:45: Operator ASSIGNDLY expects 10 bits on the Assign RHS, but Assign RHS's ADD generates 11 bits.
[2025-09-24 02:20:14,272]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_2.inst.impl
[2025-09-24 02:20:14,272] 11898 |                 Window_buffer_read_addr_reg <= ra + ra_correct;
[2025-09-24 02:20:14,272]       |                                             ^~
[2025-09-24 02:20:14,272] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:11901:59: Operator NEQ expects 32 bits on the LHS, but LHS's VARREF 'Position_in_window' generates 9 bits.
[2025-09-24 02:20:14,272]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_2.inst.impl
[2025-09-24 02:20:14,272] 11901 |                 Position_in_window <= (Position_in_window != ELEM_PER_WINDOW - 1)? Position_in_window+1 : 0;
[2025-09-24 02:20:14,272]       |                                                           ^~
[2025-09-24 02:20:14,272] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:11905:70: Operator ADD expects 13 bits on the RHS, but RHS's VARREF 'tail_incr' generates 10 bits.
[2025-09-24 02:20:14,272]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_2.inst.impl
[2025-09-24 02:20:14,272] 11905 |                     First_elem_next_window <= First_elem_next_window + tail_incr;
[2025-09-24 02:20:14,272]       |                                                                      ^
[2025-09-24 02:20:14,272] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:11911:59: Operator ADD expects 13 bits on the RHS, but RHS's VARREF 'addr_incr' generates 10 bits.
[2025-09-24 02:20:14,272]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_2.inst.impl
[2025-09-24 02:20:14,272] 11911 |                     Current_elem <= $signed(Current_elem) + addr_incr;
[2025-09-24 02:20:14,272]       |                                                           ^
[2025-09-24 02:20:14,272] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:11908:34: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Current_elem' generates 13 bits.
[2025-09-24 02:20:14,272]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_2.inst.impl
[2025-09-24 02:20:14,272] 11908 |                 if (Current_elem == LAST_WRITE_ELEM)
[2025-09-24 02:20:14,273]       |                                  ^~
[2025-09-24 02:20:14,273] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:11925:71: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Newest_buffered_elem' generates 13 bits.
[2025-09-24 02:20:14,273]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_2.inst.impl
[2025-09-24 02:20:14,273] 11925 |                 if (reading_done || (read_ok && (Newest_buffered_elem == LAST_READ_ELEM - 1))) begin
[2025-09-24 02:20:14,273]       |                                                                       ^~
[2025-09-24 02:20:14,273] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:20617:48: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Newest_buffered_elem' generates 14 bits.
[2025-09-24 02:20:14,273]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl
[2025-09-24 02:20:14,273] 20617 |     uwire  reading_done = Newest_buffered_elem == LAST_READ_ELEM;
[2025-09-24 02:20:14,273]       |                                                ^~
[2025-09-24 02:20:14,273] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:20621:48: Operator SUB expects 32 bits on the LHS, but LHS's VARREF 'Newest_buffered_elem' generates 14 bits.
[2025-09-24 02:20:14,273]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl
[2025-09-24 02:20:14,273] 20621 |                 $signed(((Newest_buffered_elem - (BUF_ELEM_TOTAL - 1)))) < $signed(First_elem_next_window) &&
[2025-09-24 02:20:14,273]       |                                                ^
[2025-09-24 02:20:14,273] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:20621:74: Operator LTS expects 32 bits on the RHS, but RHS's SIGNED generates 14 bits.
[2025-09-24 02:20:14,273]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl
[2025-09-24 02:20:14,273] 20621 |                 $signed(((Newest_buffered_elem - (BUF_ELEM_TOTAL - 1)))) < $signed(First_elem_next_window) &&
[2025-09-24 02:20:14,273]       |                                                                          ^
[2025-09-24 02:20:14,273] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:20622:48: Operator SUB expects 32 bits on the LHS, but LHS's VARREF 'Newest_buffered_elem' generates 14 bits.
[2025-09-24 02:20:14,273]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl
[2025-09-24 02:20:14,273] 20622 |                 $signed(((Newest_buffered_elem - (BUF_ELEM_TOTAL - 1)))) < $signed(Current_elem)
[2025-09-24 02:20:14,273]       |                                                ^
[2025-09-24 02:20:14,273] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:20622:74: Operator LTS expects 32 bits on the RHS, but RHS's SIGNED generates 14 bits.
[2025-09-24 02:20:14,273]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl
[2025-09-24 02:20:14,273] 20622 |                 $signed(((Newest_buffered_elem - (BUF_ELEM_TOTAL - 1)))) < $signed(Current_elem)
[2025-09-24 02:20:14,273]       |                                                                          ^
[2025-09-24 02:20:14,273] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:20629:37: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'Window_buffer_read_addr_reg' generates 9 bits.
[2025-09-24 02:20:14,273]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl
[2025-09-24 02:20:14,273] 20629 |     assign  window_buffer_read_addr = Window_buffer_read_addr_reg;
[2025-09-24 02:20:14,273]       |                                     ^
[2025-09-24 02:20:14,273] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:20655:79: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Window_buffer_write_addr_reg' generates 8 bits.
[2025-09-24 02:20:14,273]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl
[2025-09-24 02:20:14,273] 20655 |                 Window_buffer_write_addr_reg <= (Window_buffer_write_addr_reg == BUF_ELEM_TOTAL-1)? 0 : Window_buffer_write_addr_reg + 1;
[2025-09-24 02:20:14,273]       |                                                                               ^~
[2025-09-24 02:20:14,273] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:20658:42: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Newest_buffered_elem' generates 14 bits.
[2025-09-24 02:20:14,273]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl
[2025-09-24 02:20:14,273] 20658 |                 if (Newest_buffered_elem == LAST_READ_ELEM-1) begin
[2025-09-24 02:20:14,273]       |                                          ^~
[2025-09-24 02:20:14,273] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:20662:43: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Newest_buffered_elem' generates 14 bits.
[2025-09-24 02:20:14,273]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl
[2025-09-24 02:20:14,273] 20662 |                 if ((Newest_buffered_elem == LAST_READ_ELEM-1) && Writing_done) begin
[2025-09-24 02:20:14,273]       |                                           ^~
[2025-09-24 02:20:14,273] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:20681:25: Operator GTES expects 32 bits on the LHS, but LHS's VARREF 'ra' generates 10 bits.
[2025-09-24 02:20:14,273]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl
[2025-09-24 02:20:14,273] 20681 |                     (ra >= BUF_ELEM_TOTAL)? -BUF_ELEM_TOTAL :
[2025-09-24 02:20:14,273]       |                         ^~
[2025-09-24 02:20:14,273] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:20681:43: Operator ASSIGN expects 9 bits on the Assign RHS, but Assign RHS's COND generates 32 bits.
[2025-09-24 02:20:14,273]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl
[2025-09-24 02:20:14,273] 20681 |                     (ra >= BUF_ELEM_TOTAL)? -BUF_ELEM_TOTAL :
[2025-09-24 02:20:14,273]       |                                           ^
[2025-09-24 02:20:14,273] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:20683:45: Operator ASSIGNDLY expects 9 bits on the Assign RHS, but Assign RHS's ADD generates 10 bits.
[2025-09-24 02:20:14,273]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl
[2025-09-24 02:20:14,273] 20683 |                 Window_buffer_read_addr_reg <= ra + ra_correct;
[2025-09-24 02:20:14,273]       |                                             ^~
[2025-09-24 02:20:14,273] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:20686:59: Operator NEQ expects 32 bits on the LHS, but LHS's VARREF 'Position_in_window' generates 8 bits.
[2025-09-24 02:20:14,273]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl
[2025-09-24 02:20:14,273] 20686 |                 Position_in_window <= (Position_in_window != ELEM_PER_WINDOW - 1)? Position_in_window+1 : 0;
[2025-09-24 02:20:14,273]       |                                                           ^~
[2025-09-24 02:20:14,273] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:20690:70: Operator ADD expects 14 bits on the RHS, but RHS's VARREF 'tail_incr' generates 9 bits.
[2025-09-24 02:20:14,273]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl
[2025-09-24 02:20:14,273] 20690 |                     First_elem_next_window <= First_elem_next_window + tail_incr;
[2025-09-24 02:20:14,273]       |                                                                      ^
[2025-09-24 02:20:14,273] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:20696:59: Operator ADD expects 14 bits on the RHS, but RHS's VARREF 'addr_incr' generates 9 bits.
[2025-09-24 02:20:14,273]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl
[2025-09-24 02:20:14,273] 20696 |                     Current_elem <= $signed(Current_elem) + addr_incr;
[2025-09-24 02:20:14,273]       |                                                           ^
[2025-09-24 02:20:14,273] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:20693:34: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Current_elem' generates 14 bits.
[2025-09-24 02:20:14,273]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl
[2025-09-24 02:20:14,273] 20693 |                 if (Current_elem == LAST_WRITE_ELEM)
[2025-09-24 02:20:14,273]       |                                  ^~
[2025-09-24 02:20:14,273] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:20710:71: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Newest_buffered_elem' generates 14 bits.
[2025-09-24 02:20:14,273]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl
[2025-09-24 02:20:14,273] 20710 |                 if (reading_done || (read_ok && (Newest_buffered_elem == LAST_READ_ELEM - 1))) begin
[2025-09-24 02:20:14,274]       |                                                                       ^~
[2025-09-24 02:20:14,274] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:7861:48: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Newest_buffered_elem' generates 17 bits.
[2025-09-24 02:20:14,274]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_0.inst.impl
[2025-09-24 02:20:14,274]  7861 |     uwire  reading_done = Newest_buffered_elem == LAST_READ_ELEM;
[2025-09-24 02:20:14,274]       |                                                ^~
[2025-09-24 02:20:14,274] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:7865:48: Operator SUB expects 32 bits on the LHS, but LHS's VARREF 'Newest_buffered_elem' generates 17 bits.
[2025-09-24 02:20:14,274]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_0.inst.impl
[2025-09-24 02:20:14,274]  7865 |                 $signed(((Newest_buffered_elem - (BUF_ELEM_TOTAL - 1)))) < $signed(First_elem_next_window) &&
[2025-09-24 02:20:14,274]       |                                                ^
[2025-09-24 02:20:14,274] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:7865:74: Operator LTS expects 32 bits on the RHS, but RHS's SIGNED generates 17 bits.
[2025-09-24 02:20:14,274]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_0.inst.impl
[2025-09-24 02:20:14,274]  7865 |                 $signed(((Newest_buffered_elem - (BUF_ELEM_TOTAL - 1)))) < $signed(First_elem_next_window) &&
[2025-09-24 02:20:14,274]       |                                                                          ^
[2025-09-24 02:20:14,274] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:7866:48: Operator SUB expects 32 bits on the LHS, but LHS's VARREF 'Newest_buffered_elem' generates 17 bits.
[2025-09-24 02:20:14,274]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_0.inst.impl
[2025-09-24 02:20:14,274]  7866 |                 $signed(((Newest_buffered_elem - (BUF_ELEM_TOTAL - 1)))) < $signed(Current_elem)
[2025-09-24 02:20:14,274]       |                                                ^
[2025-09-24 02:20:14,274] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:7866:74: Operator LTS expects 32 bits on the RHS, but RHS's SIGNED generates 17 bits.
[2025-09-24 02:20:14,274]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_0.inst.impl
[2025-09-24 02:20:14,274]  7866 |                 $signed(((Newest_buffered_elem - (BUF_ELEM_TOTAL - 1)))) < $signed(Current_elem)
[2025-09-24 02:20:14,274]       |                                                                          ^
[2025-09-24 02:20:14,274] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:7873:37: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'Window_buffer_read_addr_reg' generates 11 bits.
[2025-09-24 02:20:14,274]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_0.inst.impl
[2025-09-24 02:20:14,274]  7873 |     assign  window_buffer_read_addr = Window_buffer_read_addr_reg;
[2025-09-24 02:20:14,274]       |                                     ^
[2025-09-24 02:20:14,274] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:7899:79: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Window_buffer_write_addr_reg' generates 10 bits.
[2025-09-24 02:20:14,274]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_0.inst.impl
[2025-09-24 02:20:14,274]  7899 |                 Window_buffer_write_addr_reg <= (Window_buffer_write_addr_reg == BUF_ELEM_TOTAL-1)? 0 : Window_buffer_write_addr_reg + 1;
[2025-09-24 02:20:14,274]       |                                                                               ^~
[2025-09-24 02:20:14,274] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:7902:42: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Newest_buffered_elem' generates 17 bits.
[2025-09-24 02:20:14,274]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_0.inst.impl
[2025-09-24 02:20:14,274]  7902 |                 if (Newest_buffered_elem == LAST_READ_ELEM-1) begin
[2025-09-24 02:20:14,274]       |                                          ^~
[2025-09-24 02:20:14,274] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:7906:43: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Newest_buffered_elem' generates 17 bits.
[2025-09-24 02:20:14,274]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_0.inst.impl
[2025-09-24 02:20:14,274]  7906 |                 if ((Newest_buffered_elem == LAST_READ_ELEM-1) && Writing_done) begin
[2025-09-24 02:20:14,274]       |                                           ^~
[2025-09-24 02:20:14,274] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:7925:25: Operator GTES expects 32 bits on the LHS, but LHS's VARREF 'ra' generates 12 bits.
[2025-09-24 02:20:14,274]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_0.inst.impl
[2025-09-24 02:20:14,274]  7925 |                     (ra >= BUF_ELEM_TOTAL)? -BUF_ELEM_TOTAL :
[2025-09-24 02:20:14,274]       |                         ^~
[2025-09-24 02:20:14,274] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:7925:43: Operator ASSIGN expects 11 bits on the Assign RHS, but Assign RHS's COND generates 32 bits.
[2025-09-24 02:20:14,274]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_0.inst.impl
[2025-09-24 02:20:14,274]  7925 |                     (ra >= BUF_ELEM_TOTAL)? -BUF_ELEM_TOTAL :
[2025-09-24 02:20:14,274]       |                                           ^
[2025-09-24 02:20:14,274] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:7927:45: Operator ASSIGNDLY expects 11 bits on the Assign RHS, but Assign RHS's ADD generates 12 bits.
[2025-09-24 02:20:14,274]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_0.inst.impl
[2025-09-24 02:20:14,274]  7927 |                 Window_buffer_read_addr_reg <= ra + ra_correct;
[2025-09-24 02:20:14,274]       |                                             ^~
[2025-09-24 02:20:14,274] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:7930:59: Operator NEQ expects 32 bits on the LHS, but LHS's VARREF 'Position_in_window' generates 10 bits.
[2025-09-24 02:20:14,274]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_0.inst.impl
[2025-09-24 02:20:14,274]  7930 |                 Position_in_window <= (Position_in_window != ELEM_PER_WINDOW - 1)? Position_in_window+1 : 0;
[2025-09-24 02:20:14,274]       |                                                           ^~
[2025-09-24 02:20:14,274] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:7934:70: Operator ADD expects 17 bits on the RHS, but RHS's VARREF 'tail_incr' generates 11 bits.
[2025-09-24 02:20:14,274]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_0.inst.impl
[2025-09-24 02:20:14,274]  7934 |                     First_elem_next_window <= First_elem_next_window + tail_incr;
[2025-09-24 02:20:14,274]       |                                                                      ^
[2025-09-24 02:20:14,274] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:7940:59: Operator ADD expects 17 bits on the RHS, but RHS's VARREF 'addr_incr' generates 11 bits.
[2025-09-24 02:20:14,274]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_0.inst.impl
[2025-09-24 02:20:14,274]  7940 |                     Current_elem <= $signed(Current_elem) + addr_incr;
[2025-09-24 02:20:14,274]       |                                                           ^
[2025-09-24 02:20:14,274] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:7937:34: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Current_elem' generates 17 bits.
[2025-09-24 02:20:14,274]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_0.inst.impl
[2025-09-24 02:20:14,274]  7937 |                 if (Current_elem == LAST_WRITE_ELEM)
[2025-09-24 02:20:14,274]       |                                  ^~
[2025-09-24 02:20:14,274] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:7954:71: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Newest_buffered_elem' generates 17 bits.
[2025-09-24 02:20:14,274]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_0.inst.impl
[2025-09-24 02:20:14,274]  7954 |                 if (reading_done || (read_ok && (Newest_buffered_elem == LAST_READ_ELEM - 1))) begin
[2025-09-24 02:20:14,274]       |                                                                       ^~
[2025-09-24 02:20:14,274] %Warning-STMTDLY: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:52505:2: Unsupported: Ignoring delay on this delayed statement.
[2025-09-24 02:20:14,274]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_hls_1_Pipeline_VITIS_LOOP_287_7_fu_71
[2025-09-24 02:20:14,274] 52505 | #0 ap_CS_iter0_fsm = 1'd1;
[2025-09-24 02:20:14,274]       |  ^
[2025-09-24 02:20:14,275] %Warning-STMTDLY: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:52506:2: Unsupported: Ignoring delay on this delayed statement.
[2025-09-24 02:20:14,275]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_hls_1_Pipeline_VITIS_LOOP_287_7_fu_71
[2025-09-24 02:20:14,275] 52506 | #0 ap_CS_iter1_fsm = 2'd1;
[2025-09-24 02:20:14,275]       |  ^
[2025-09-24 02:20:14,275] %Warning-STMTDLY: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:52507:2: Unsupported: Ignoring delay on this delayed statement.
[2025-09-24 02:20:14,275]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_hls_1_Pipeline_VITIS_LOOP_287_7_fu_71
[2025-09-24 02:20:14,275] 52507 | #0 ap_done_reg = 1'b0;
[2025-09-24 02:20:14,275]       |  ^
[2025-09-24 02:20:14,275] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:52671:29: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-09-24 02:20:14,275]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_hls_1_Pipeline_VITIS_LOOP_287_7_fu_71
[2025-09-24 02:20:14,275] 52671 |             ap_NS_iter0_fsm = 'bx;
[2025-09-24 02:20:14,275]       |                             ^
[2025-09-24 02:20:14,275] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:52695:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-09-24 02:20:14,275]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_hls_1_Pipeline_VITIS_LOOP_287_7_fu_71
[2025-09-24 02:20:14,275] 52695 |             ap_NS_iter1_fsm = 'bx;
[2025-09-24 02:20:14,275]       |                             ^
[2025-09-24 02:20:14,275] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:52726:23: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln287_fu_87_p1' generates 64 bits.
[2025-09-24 02:20:14,275]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_hls_1_Pipeline_VITIS_LOOP_287_7_fu_71
[2025-09-24 02:20:14,275] 52726 | assign buf_V_address0 = zext_ln287_fu_87_p1;
[2025-09-24 02:20:14,275]       |                       ^
[2025-09-24 02:20:14,275] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:52734:20: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'buf_V_q0' generates 2 bits.
[2025-09-24 02:20:14,275]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_hls_1_Pipeline_VITIS_LOOP_287_7_fu_71
[2025-09-24 02:20:14,275] 52734 | assign out_V_TDATA = buf_V_q0;
[2025-09-24 02:20:14,275]       |                    ^
[2025-09-24 02:20:14,275] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:52736:28: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'ap_sig_allocacmp_ch_1' generates 6 bits.
[2025-09-24 02:20:14,275]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_hls_1_Pipeline_VITIS_LOOP_287_7_fu_71
[2025-09-24 02:20:14,275] 52736 | assign zext_ln287_fu_87_p1 = ap_sig_allocacmp_ch_1;
[2025-09-24 02:20:14,275]       |                            ^
[2025-09-24 02:20:14,275] %Warning-STMTDLY: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:46782:2: Unsupported: Ignoring delay on this delayed statement.
[2025-09-24 02:20:14,275]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_hls_1_Pipeline_VITIS_LOOP_269_4_VITIS_LOOP_271_5_fu_64
[2025-09-24 02:20:14,275] 46782 | #0 ap_CS_iter0_fsm = 1'd1;
[2025-09-24 02:20:14,275]       |  ^
[2025-09-24 02:20:14,275] %Warning-STMTDLY: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:46783:2: Unsupported: Ignoring delay on this delayed statement.
[2025-09-24 02:20:14,275]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_hls_1_Pipeline_VITIS_LOOP_269_4_VITIS_LOOP_271_5_fu_64
[2025-09-24 02:20:14,275] 46783 | #0 ap_CS_iter1_fsm = 2'd1;
[2025-09-24 02:20:14,275]       |  ^
[2025-09-24 02:20:14,275] %Warning-STMTDLY: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:46784:2: Unsupported: Ignoring delay on this delayed statement.
[2025-09-24 02:20:14,275]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_hls_1_Pipeline_VITIS_LOOP_269_4_VITIS_LOOP_271_5_fu_64
[2025-09-24 02:20:14,275] 46784 | #0 ap_CS_iter2_fsm = 2'd1;
[2025-09-24 02:20:14,275]       |  ^
[2025-09-24 02:20:14,275] %Warning-STMTDLY: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:46785:2: Unsupported: Ignoring delay on this delayed statement.
[2025-09-24 02:20:14,275]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_hls_1_Pipeline_VITIS_LOOP_269_4_VITIS_LOOP_271_5_fu_64
[2025-09-24 02:20:14,275] 46785 | #0 ap_done_reg = 1'b0;
[2025-09-24 02:20:14,275]       |  ^
[2025-09-24 02:20:14,275] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:46874:28: Operator ASSIGNDLY expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln271_fu_130_p1' generates 64 bits.
[2025-09-24 02:20:14,275]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_hls_1_Pipeline_VITIS_LOOP_269_4_VITIS_LOOP_271_5_fu_64
[2025-09-24 02:20:14,275] 46874 |         buf_V_addr_reg_175 <= zext_ln271_fu_130_p1;
[2025-09-24 02:20:14,275]       |                            ^~
[2025-09-24 02:20:14,275] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:46989:29: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-09-24 02:20:14,275]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_hls_1_Pipeline_VITIS_LOOP_269_4_VITIS_LOOP_271_5_fu_64
[2025-09-24 02:20:14,275] 46989 |             ap_NS_iter0_fsm = 'bx;
[2025-09-24 02:20:14,275]       |                             ^
[2025-09-24 02:20:14,275] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:47011:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-09-24 02:20:14,275]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_hls_1_Pipeline_VITIS_LOOP_269_4_VITIS_LOOP_271_5_fu_64
[2025-09-24 02:20:14,275] 47011 |             ap_NS_iter1_fsm = 'bx;
[2025-09-24 02:20:14,275]       |                             ^
[2025-09-24 02:20:14,275] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:47035:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-09-24 02:20:14,275]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_hls_1_Pipeline_VITIS_LOOP_269_4_VITIS_LOOP_271_5_fu_64
[2025-09-24 02:20:14,275] 47035 |             ap_NS_iter2_fsm = 'bx;
[2025-09-24 02:20:14,275]       |                             ^
[2025-09-24 02:20:14,275] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:47070:23: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln271_fu_130_p1' generates 64 bits.
[2025-09-24 02:20:14,275]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_hls_1_Pipeline_VITIS_LOOP_269_4_VITIS_LOOP_271_5_fu_64
[2025-09-24 02:20:14,275] 47070 | assign buf_V_address1 = zext_ln271_fu_130_p1;
[2025-09-24 02:20:14,275]       |                       ^
[2025-09-24 02:20:14,275] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:47086:29: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'select_ln266_fu_122_p3' generates 6 bits.
[2025-09-24 02:20:14,275]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_hls_1_Pipeline_VITIS_LOOP_269_4_VITIS_LOOP_271_5_fu_64
[2025-09-24 02:20:14,275] 47086 | assign zext_ln271_fu_130_p1 = select_ln266_fu_122_p3;
[2025-09-24 02:20:14,275]       |                             ^
[2025-09-24 02:20:14,275] %Warning-STMTDLY: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:33715:2: Unsupported: Ignoring delay on this delayed statement.
[2025-09-24 02:20:14,275]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst
[2025-09-24 02:20:14,275] 33715 | #0 grp_Matrix_Vector_Activate_Stream_Batch_fu_36_ap_start_reg = 1'b0;
[2025-09-24 02:20:14,276]       |  ^
[2025-09-24 02:20:14,276] %Warning-STMTDLY: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:33716:2: Unsupported: Ignoring delay on this delayed statement.
[2025-09-24 02:20:14,276]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst
[2025-09-24 02:20:14,276] 33716 | #0 ap_CS_fsm = 4'd1;
[2025-09-24 02:20:14,276]       |  ^
[2025-09-24 02:20:14,276] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:33858:23: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-09-24 02:20:14,276]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_1.MVAU_hls_1.inst
[2025-09-24 02:20:14,276] 33858 |             ap_NS_fsm = 'bx;
[2025-09-24 02:20:14,276]       |                       ^
[2025-09-24 02:20:14,276] %Warning-STMTDLY: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:29986:2: Unsupported: Ignoring delay on this delayed statement.
[2025-09-24 02:20:14,276]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst
[2025-09-24 02:20:14,276] 29986 | #0 grp_Matrix_Vector_Activate_Stream_Batch_fu_36_ap_start_reg = 1'b0;
[2025-09-24 02:20:14,276]       |  ^
[2025-09-24 02:20:14,276] %Warning-STMTDLY: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:29987:2: Unsupported: Ignoring delay on this delayed statement.
[2025-09-24 02:20:14,276]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst
[2025-09-24 02:20:14,276] 29987 | #0 ap_CS_fsm = 4'd1;
[2025-09-24 02:20:14,276]       |  ^
[2025-09-24 02:20:14,276] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:30129:23: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-09-24 02:20:14,276]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_2.MVAU_hls_2.inst
[2025-09-24 02:20:14,276] 30129 |             ap_NS_fsm = 'bx;
[2025-09-24 02:20:14,276]       |                       ^
[2025-09-24 02:20:14,276] %Warning-STMTDLY: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:29653:2: Unsupported: Ignoring delay on this delayed statement.
[2025-09-24 02:20:14,276]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_2.inst.grp_StreamingMaxPool_hls_2_Pipeline_VITIS_LOOP_257_1_fu_58
[2025-09-24 02:20:14,276] 29653 | #0 ap_CS_fsm = 1'd1;
[2025-09-24 02:20:14,276]       |  ^
[2025-09-24 02:20:14,276] %Warning-STMTDLY: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:29654:2: Unsupported: Ignoring delay on this delayed statement.
[2025-09-24 02:20:14,276]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_2.inst.grp_StreamingMaxPool_hls_2_Pipeline_VITIS_LOOP_257_1_fu_58
[2025-09-24 02:20:14,276] 29654 | #0 ap_done_reg = 1'b0;
[2025-09-24 02:20:14,276]       |  ^
[2025-09-24 02:20:14,276] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:29772:23: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-09-24 02:20:14,276]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_2.inst.grp_StreamingMaxPool_hls_2_Pipeline_VITIS_LOOP_257_1_fu_58
[2025-09-24 02:20:14,276] 29772 |             ap_NS_fsm = 'bx;
[2025-09-24 02:20:14,276]       |                       ^
[2025-09-24 02:20:14,276] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:29787:23: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln257_fu_68_p1' generates 64 bits.
[2025-09-24 02:20:14,276]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_2.inst.grp_StreamingMaxPool_hls_2_Pipeline_VITIS_LOOP_257_1_fu_58
[2025-09-24 02:20:14,276] 29787 | assign buf_V_address0 = zext_ln257_fu_68_p1;
[2025-09-24 02:20:14,276]       |                       ^
[2025-09-24 02:20:14,276] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:29793:28: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'ap_sig_allocacmp_ch_2' generates 7 bits.
[2025-09-24 02:20:14,276]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_2.inst.grp_StreamingMaxPool_hls_2_Pipeline_VITIS_LOOP_257_1_fu_58
[2025-09-24 02:20:14,276] 29793 | assign zext_ln257_fu_68_p1 = ap_sig_allocacmp_ch_2;
[2025-09-24 02:20:14,276]       |                            ^
[2025-09-24 02:20:14,276] %Warning-STMTDLY: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:26684:2: Unsupported: Ignoring delay on this delayed statement.
[2025-09-24 02:20:14,276]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_3.inst.grp_StreamingMaxPool_hls_3_Pipeline_VITIS_LOOP_257_1_fu_40
[2025-09-24 02:20:14,276] 26684 | #0 ap_CS_fsm = 1'd1;
[2025-09-24 02:20:14,276]       |  ^
[2025-09-24 02:20:14,276] %Warning-STMTDLY: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:26685:2: Unsupported: Ignoring delay on this delayed statement.
[2025-09-24 02:20:14,276]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_3.inst.grp_StreamingMaxPool_hls_3_Pipeline_VITIS_LOOP_257_1_fu_40
[2025-09-24 02:20:14,276] 26685 | #0 ap_done_reg = 1'b0;
[2025-09-24 02:20:14,276]       |  ^
[2025-09-24 02:20:14,276] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:26803:23: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-09-24 02:20:14,276]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_3.inst.grp_StreamingMaxPool_hls_3_Pipeline_VITIS_LOOP_257_1_fu_40
[2025-09-24 02:20:14,276] 26803 |             ap_NS_fsm = 'bx;
[2025-09-24 02:20:14,276]       |                       ^
[2025-09-24 02:20:14,276] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:26818:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln257_fu_68_p1' generates 64 bits.
[2025-09-24 02:20:14,276]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_3.inst.grp_StreamingMaxPool_hls_3_Pipeline_VITIS_LOOP_257_1_fu_40
[2025-09-24 02:20:14,276] 26818 | assign buf_V_address0 = zext_ln257_fu_68_p1;
[2025-09-24 02:20:14,276]       |                       ^
[2025-09-24 02:20:14,276] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:26824:28: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'ap_sig_allocacmp_ch_2' generates 8 bits.
[2025-09-24 02:20:14,276]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_3.inst.grp_StreamingMaxPool_hls_3_Pipeline_VITIS_LOOP_257_1_fu_40
[2025-09-24 02:20:14,276] 26824 | assign zext_ln257_fu_68_p1 = ap_sig_allocacmp_ch_2;
[2025-09-24 02:20:14,276]       |                            ^
[2025-09-24 02:20:14,276] %Warning-STMTDLY: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:23857:2: Unsupported: Ignoring delay on this delayed statement.
[2025-09-24 02:20:14,276]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_hls_0_Pipeline_VITIS_LOOP_257_1_fu_58
[2025-09-24 02:20:14,276] 23857 | #0 ap_CS_fsm = 1'd1;
[2025-09-24 02:20:14,276]       |  ^
[2025-09-24 02:20:14,276] %Warning-STMTDLY: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:23858:2: Unsupported: Ignoring delay on this delayed statement.
[2025-09-24 02:20:14,276]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_hls_0_Pipeline_VITIS_LOOP_257_1_fu_58
[2025-09-24 02:20:14,276] 23858 | #0 ap_done_reg = 1'b0;
[2025-09-24 02:20:14,276]       |  ^
[2025-09-24 02:20:14,276] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:23976:23: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-09-24 02:20:14,276]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_hls_0_Pipeline_VITIS_LOOP_257_1_fu_58
[2025-09-24 02:20:14,276] 23976 |             ap_NS_fsm = 'bx;
[2025-09-24 02:20:14,277]       |                       ^
[2025-09-24 02:20:14,277] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:23991:23: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln257_fu_68_p1' generates 64 bits.
[2025-09-24 02:20:14,277]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_hls_0_Pipeline_VITIS_LOOP_257_1_fu_58
[2025-09-24 02:20:14,277] 23991 | assign buf_V_address0 = zext_ln257_fu_68_p1;
[2025-09-24 02:20:14,277]       |                       ^
[2025-09-24 02:20:14,277] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:23997:28: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'ap_sig_allocacmp_ch_2' generates 5 bits.
[2025-09-24 02:20:14,277]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_hls_0_Pipeline_VITIS_LOOP_257_1_fu_58
[2025-09-24 02:20:14,277] 23997 | assign zext_ln257_fu_68_p1 = ap_sig_allocacmp_ch_2;
[2025-09-24 02:20:14,277]       |                            ^
[2025-09-24 02:20:14,277] %Warning-STMTDLY: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:21745:2: Unsupported: Ignoring delay on this delayed statement.
[2025-09-24 02:20:14,277]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_3.inst.grp_StreamingMaxPool_hls_3_Pipeline_VITIS_LOOP_269_4_VITIS_LOOP_271_5_fu_46
[2025-09-24 02:20:14,277] 21745 | #0 ap_CS_iter0_fsm = 1'd1;
[2025-09-24 02:20:14,277]       |  ^
[2025-09-24 02:20:14,277] %Warning-STMTDLY: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:21746:2: Unsupported: Ignoring delay on this delayed statement.
[2025-09-24 02:20:14,277]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_3.inst.grp_StreamingMaxPool_hls_3_Pipeline_VITIS_LOOP_269_4_VITIS_LOOP_271_5_fu_46
[2025-09-24 02:20:14,277] 21746 | #0 ap_CS_iter1_fsm = 2'd1;
[2025-09-24 02:20:14,277]       |  ^
[2025-09-24 02:20:14,277] %Warning-STMTDLY: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:21747:2: Unsupported: Ignoring delay on this delayed statement.
[2025-09-24 02:20:14,277]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_3.inst.grp_StreamingMaxPool_hls_3_Pipeline_VITIS_LOOP_269_4_VITIS_LOOP_271_5_fu_46
[2025-09-24 02:20:14,277] 21747 | #0 ap_CS_iter2_fsm = 2'd1;
[2025-09-24 02:20:14,277]       |  ^
[2025-09-24 02:20:14,277] %Warning-STMTDLY: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:21748:2: Unsupported: Ignoring delay on this delayed statement.
[2025-09-24 02:20:14,277]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_3.inst.grp_StreamingMaxPool_hls_3_Pipeline_VITIS_LOOP_269_4_VITIS_LOOP_271_5_fu_46
[2025-09-24 02:20:14,277] 21748 | #0 ap_done_reg = 1'b0;
[2025-09-24 02:20:14,277]       |  ^
[2025-09-24 02:20:14,277] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:21837:28: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln271_fu_130_p1' generates 64 bits.
[2025-09-24 02:20:14,277]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_3.inst.grp_StreamingMaxPool_hls_3_Pipeline_VITIS_LOOP_269_4_VITIS_LOOP_271_5_fu_46
[2025-09-24 02:20:14,277] 21837 |         buf_V_addr_reg_175 <= zext_ln271_fu_130_p1;
[2025-09-24 02:20:14,277]       |                            ^~
[2025-09-24 02:20:14,277] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:21952:29: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-09-24 02:20:14,277]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_3.inst.grp_StreamingMaxPool_hls_3_Pipeline_VITIS_LOOP_269_4_VITIS_LOOP_271_5_fu_46
[2025-09-24 02:20:14,277] 21952 |             ap_NS_iter0_fsm = 'bx;
[2025-09-24 02:20:14,277]       |                             ^
[2025-09-24 02:20:14,277] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:21974:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-09-24 02:20:14,277]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_3.inst.grp_StreamingMaxPool_hls_3_Pipeline_VITIS_LOOP_269_4_VITIS_LOOP_271_5_fu_46
[2025-09-24 02:20:14,277] 21974 |             ap_NS_iter1_fsm = 'bx;
[2025-09-24 02:20:14,277]       |                             ^
[2025-09-24 02:20:14,277] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:21998:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-09-24 02:20:14,277]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_3.inst.grp_StreamingMaxPool_hls_3_Pipeline_VITIS_LOOP_269_4_VITIS_LOOP_271_5_fu_46
[2025-09-24 02:20:14,277] 21998 |             ap_NS_iter2_fsm = 'bx;
[2025-09-24 02:20:14,277]       |                             ^
[2025-09-24 02:20:14,277] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:22033:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln271_fu_130_p1' generates 64 bits.
[2025-09-24 02:20:14,277]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_3.inst.grp_StreamingMaxPool_hls_3_Pipeline_VITIS_LOOP_269_4_VITIS_LOOP_271_5_fu_46
[2025-09-24 02:20:14,277] 22033 | assign buf_V_address1 = zext_ln271_fu_130_p1;
[2025-09-24 02:20:14,277]       |                       ^
[2025-09-24 02:20:14,277] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:22049:29: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'select_ln269_fu_122_p3' generates 8 bits.
[2025-09-24 02:20:14,277]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_3.inst.grp_StreamingMaxPool_hls_3_Pipeline_VITIS_LOOP_269_4_VITIS_LOOP_271_5_fu_46
[2025-09-24 02:20:14,277] 22049 | assign zext_ln271_fu_130_p1 = select_ln269_fu_122_p3;
[2025-09-24 02:20:14,277]       |                             ^
[2025-09-24 02:20:14,277] %Warning-STMTDLY: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:21466:2: Unsupported: Ignoring delay on this delayed statement.
[2025-09-24 02:20:14,277]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst
[2025-09-24 02:20:14,277] 21466 | #0 grp_Matrix_Vector_Activate_Stream_Batch_fu_36_ap_start_reg = 1'b0;
[2025-09-24 02:20:14,277]       |  ^
[2025-09-24 02:20:14,277] %Warning-STMTDLY: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:21467:2: Unsupported: Ignoring delay on this delayed statement.
[2025-09-24 02:20:14,277]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst
[2025-09-24 02:20:14,277] 21467 | #0 ap_CS_fsm = 4'd1;
[2025-09-24 02:20:14,277]       |  ^
[2025-09-24 02:20:14,277] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:21609:23: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-09-24 02:20:14,277]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst
[2025-09-24 02:20:14,277] 21609 |             ap_NS_fsm = 'bx;
[2025-09-24 02:20:14,277]       |                       ^
[2025-09-24 02:20:14,277] %Warning-STMTDLY: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:12722:2: Unsupported: Ignoring delay on this delayed statement.
[2025-09-24 02:20:14,277]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_hls_0_Pipeline_VITIS_LOOP_269_4_VITIS_LOOP_271_5_fu_64
[2025-09-24 02:20:14,277] 12722 | #0 ap_CS_iter0_fsm = 1'd1;
[2025-09-24 02:20:14,277]       |  ^
[2025-09-24 02:20:14,277] %Warning-STMTDLY: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:12723:2: Unsupported: Ignoring delay on this delayed statement.
[2025-09-24 02:20:14,277]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_hls_0_Pipeline_VITIS_LOOP_269_4_VITIS_LOOP_271_5_fu_64
[2025-09-24 02:20:14,277] 12723 | #0 ap_CS_iter1_fsm = 2'd1;
[2025-09-24 02:20:14,277]       |  ^
[2025-09-24 02:20:14,277] %Warning-STMTDLY: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:12724:2: Unsupported: Ignoring delay on this delayed statement.
[2025-09-24 02:20:14,277]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_hls_0_Pipeline_VITIS_LOOP_269_4_VITIS_LOOP_271_5_fu_64
[2025-09-24 02:20:14,277] 12724 | #0 ap_CS_iter2_fsm = 2'd1;
[2025-09-24 02:20:14,278]       |  ^
[2025-09-24 02:20:14,278] %Warning-STMTDLY: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:12725:2: Unsupported: Ignoring delay on this delayed statement.
[2025-09-24 02:20:14,278]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_hls_0_Pipeline_VITIS_LOOP_269_4_VITIS_LOOP_271_5_fu_64
[2025-09-24 02:20:14,278] 12725 | #0 ap_done_reg = 1'b0;
[2025-09-24 02:20:14,278]       |  ^
[2025-09-24 02:20:14,278] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:12814:28: Operator ASSIGNDLY expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln271_fu_130_p1' generates 64 bits.
[2025-09-24 02:20:14,278]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_hls_0_Pipeline_VITIS_LOOP_269_4_VITIS_LOOP_271_5_fu_64
[2025-09-24 02:20:14,278] 12814 |         buf_V_addr_reg_175 <= zext_ln271_fu_130_p1;
[2025-09-24 02:20:14,278]       |                            ^~
[2025-09-24 02:20:14,278] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:12929:29: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-09-24 02:20:14,278]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_hls_0_Pipeline_VITIS_LOOP_269_4_VITIS_LOOP_271_5_fu_64
[2025-09-24 02:20:14,278] 12929 |             ap_NS_iter0_fsm = 'bx;
[2025-09-24 02:20:14,278]       |                             ^
[2025-09-24 02:20:14,278] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:12951:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-09-24 02:20:14,278]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_hls_0_Pipeline_VITIS_LOOP_269_4_VITIS_LOOP_271_5_fu_64
[2025-09-24 02:20:14,278] 12951 |             ap_NS_iter1_fsm = 'bx;
[2025-09-24 02:20:14,278]       |                             ^
[2025-09-24 02:20:14,278] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:12975:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-09-24 02:20:14,278]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_hls_0_Pipeline_VITIS_LOOP_269_4_VITIS_LOOP_271_5_fu_64
[2025-09-24 02:20:14,278] 12975 |             ap_NS_iter2_fsm = 'bx;
[2025-09-24 02:20:14,278]       |                             ^
[2025-09-24 02:20:14,278] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:13010:23: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln271_fu_130_p1' generates 64 bits.
[2025-09-24 02:20:14,278]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_hls_0_Pipeline_VITIS_LOOP_269_4_VITIS_LOOP_271_5_fu_64
[2025-09-24 02:20:14,278] 13010 | assign buf_V_address1 = zext_ln271_fu_130_p1;
[2025-09-24 02:20:14,278]       |                       ^
[2025-09-24 02:20:14,278] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:13026:29: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'select_ln266_fu_122_p3' generates 5 bits.
[2025-09-24 02:20:14,278]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_hls_0_Pipeline_VITIS_LOOP_269_4_VITIS_LOOP_271_5_fu_64
[2025-09-24 02:20:14,278] 13026 | assign zext_ln271_fu_130_p1 = select_ln266_fu_122_p3;
[2025-09-24 02:20:14,278]       |                             ^
[2025-09-24 02:20:14,278] %Warning-STMTDLY: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:12026:2: Unsupported: Ignoring delay on this delayed statement.
[2025-09-24 02:20:14,278]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_hls_0_Pipeline_VITIS_LOOP_287_7_fu_71
[2025-09-24 02:20:14,278] 12026 | #0 ap_CS_iter0_fsm = 1'd1;
[2025-09-24 02:20:14,278]       |  ^
[2025-09-24 02:20:14,278] %Warning-STMTDLY: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:12027:2: Unsupported: Ignoring delay on this delayed statement.
[2025-09-24 02:20:14,278]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_hls_0_Pipeline_VITIS_LOOP_287_7_fu_71
[2025-09-24 02:20:14,278] 12027 | #0 ap_CS_iter1_fsm = 2'd1;
[2025-09-24 02:20:14,278]       |  ^
[2025-09-24 02:20:14,278] %Warning-STMTDLY: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:12028:2: Unsupported: Ignoring delay on this delayed statement.
[2025-09-24 02:20:14,278]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_hls_0_Pipeline_VITIS_LOOP_287_7_fu_71
[2025-09-24 02:20:14,278] 12028 | #0 ap_done_reg = 1'b0;
[2025-09-24 02:20:14,278]       |  ^
[2025-09-24 02:20:14,278] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:12192:29: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-09-24 02:20:14,278]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_hls_0_Pipeline_VITIS_LOOP_287_7_fu_71
[2025-09-24 02:20:14,278] 12192 |             ap_NS_iter0_fsm = 'bx;
[2025-09-24 02:20:14,278]       |                             ^
[2025-09-24 02:20:14,278] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:12216:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-09-24 02:20:14,278]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_hls_0_Pipeline_VITIS_LOOP_287_7_fu_71
[2025-09-24 02:20:14,278] 12216 |             ap_NS_iter1_fsm = 'bx;
[2025-09-24 02:20:14,278]       |                             ^
[2025-09-24 02:20:14,278] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:12247:23: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln287_fu_87_p1' generates 64 bits.
[2025-09-24 02:20:14,278]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_hls_0_Pipeline_VITIS_LOOP_287_7_fu_71
[2025-09-24 02:20:14,278] 12247 | assign buf_V_address0 = zext_ln287_fu_87_p1;
[2025-09-24 02:20:14,278]       |                       ^
[2025-09-24 02:20:14,278] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:12255:20: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'buf_V_q0' generates 2 bits.
[2025-09-24 02:20:14,278]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_hls_0_Pipeline_VITIS_LOOP_287_7_fu_71
[2025-09-24 02:20:14,278] 12255 | assign out_V_TDATA = buf_V_q0;
[2025-09-24 02:20:14,278]       |                    ^
[2025-09-24 02:20:14,278] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:12257:28: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'ap_sig_allocacmp_ch_1' generates 5 bits.
[2025-09-24 02:20:14,278]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst.grp_StreamingMaxPool_hls_0_Pipeline_VITIS_LOOP_287_7_fu_71
[2025-09-24 02:20:14,278] 12257 | assign zext_ln287_fu_87_p1 = ap_sig_allocacmp_ch_1;
[2025-09-24 02:20:14,278]       |                            ^
[2025-09-24 02:20:14,278] %Warning-STMTDLY: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:10689:2: Unsupported: Ignoring delay on this delayed statement.
[2025-09-24 02:20:14,278]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_hls_1_Pipeline_VITIS_LOOP_257_1_fu_58
[2025-09-24 02:20:14,278] 10689 | #0 ap_CS_fsm = 1'd1;
[2025-09-24 02:20:14,278]       |  ^
[2025-09-24 02:20:14,278] %Warning-STMTDLY: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:10690:2: Unsupported: Ignoring delay on this delayed statement.
[2025-09-24 02:20:14,278]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_hls_1_Pipeline_VITIS_LOOP_257_1_fu_58
[2025-09-24 02:20:14,278] 10690 | #0 ap_done_reg = 1'b0;
[2025-09-24 02:20:14,278]       |  ^
[2025-09-24 02:20:14,278] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:10808:23: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-09-24 02:20:14,278]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_hls_1_Pipeline_VITIS_LOOP_257_1_fu_58
[2025-09-24 02:20:14,279] 10808 |             ap_NS_fsm = 'bx;
[2025-09-24 02:20:14,279]       |                       ^
[2025-09-24 02:20:14,279] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:10823:23: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln257_fu_68_p1' generates 64 bits.
[2025-09-24 02:20:14,279]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_hls_1_Pipeline_VITIS_LOOP_257_1_fu_58
[2025-09-24 02:20:14,279] 10823 | assign buf_V_address0 = zext_ln257_fu_68_p1;
[2025-09-24 02:20:14,279]       |                       ^
[2025-09-24 02:20:14,279] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:10829:28: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'ap_sig_allocacmp_ch_2' generates 6 bits.
[2025-09-24 02:20:14,279]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst.grp_StreamingMaxPool_hls_1_Pipeline_VITIS_LOOP_257_1_fu_58
[2025-09-24 02:20:14,279] 10829 | assign zext_ln257_fu_68_p1 = ap_sig_allocacmp_ch_2;
[2025-09-24 02:20:14,279]       |                            ^
[2025-09-24 02:20:14,279] %Warning-STMTDLY: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:9681:2: Unsupported: Ignoring delay on this delayed statement.
[2025-09-24 02:20:14,279]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst
[2025-09-24 02:20:14,279]  9681 | #0 grp_Matrix_Vector_Activate_Stream_Batch_fu_36_ap_start_reg = 1'b0;
[2025-09-24 02:20:14,279]       |  ^
[2025-09-24 02:20:14,279] %Warning-STMTDLY: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:9682:2: Unsupported: Ignoring delay on this delayed statement.
[2025-09-24 02:20:14,279]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst
[2025-09-24 02:20:14,279]  9682 | #0 ap_CS_fsm = 4'd1;
[2025-09-24 02:20:14,279]       |  ^
[2025-09-24 02:20:14,279] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:9824:23: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-09-24 02:20:14,279]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_3.MVAU_hls_3.inst
[2025-09-24 02:20:14,279]  9824 |             ap_NS_fsm = 'bx;
[2025-09-24 02:20:14,279]       |                       ^
[2025-09-24 02:20:14,279] %Warning-STMTDLY: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:7494:2: Unsupported: Ignoring delay on this delayed statement.
[2025-09-24 02:20:14,279]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_3.inst.grp_StreamingMaxPool_hls_3_Pipeline_VITIS_LOOP_287_7_fu_53
[2025-09-24 02:20:14,279]  7494 | #0 ap_CS_iter0_fsm = 1'd1;
[2025-09-24 02:20:14,279]       |  ^
[2025-09-24 02:20:14,279] %Warning-STMTDLY: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:7495:2: Unsupported: Ignoring delay on this delayed statement.
[2025-09-24 02:20:14,279]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_3.inst.grp_StreamingMaxPool_hls_3_Pipeline_VITIS_LOOP_287_7_fu_53
[2025-09-24 02:20:14,279]  7495 | #0 ap_CS_iter1_fsm = 2'd1;
[2025-09-24 02:20:14,279]       |  ^
[2025-09-24 02:20:14,279] %Warning-STMTDLY: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:7496:2: Unsupported: Ignoring delay on this delayed statement.
[2025-09-24 02:20:14,279]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_3.inst.grp_StreamingMaxPool_hls_3_Pipeline_VITIS_LOOP_287_7_fu_53
[2025-09-24 02:20:14,279]  7496 | #0 ap_done_reg = 1'b0;
[2025-09-24 02:20:14,279]       |  ^
[2025-09-24 02:20:14,279] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:7660:29: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-09-24 02:20:14,279]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_3.inst.grp_StreamingMaxPool_hls_3_Pipeline_VITIS_LOOP_287_7_fu_53
[2025-09-24 02:20:14,279]  7660 |             ap_NS_iter0_fsm = 'bx;
[2025-09-24 02:20:14,279]       |                             ^
[2025-09-24 02:20:14,279] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:7684:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-09-24 02:20:14,279]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_3.inst.grp_StreamingMaxPool_hls_3_Pipeline_VITIS_LOOP_287_7_fu_53
[2025-09-24 02:20:14,279]  7684 |             ap_NS_iter1_fsm = 'bx;
[2025-09-24 02:20:14,279]       |                             ^
[2025-09-24 02:20:14,279] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:7715:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln287_fu_87_p1' generates 64 bits.
[2025-09-24 02:20:14,279]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_3.inst.grp_StreamingMaxPool_hls_3_Pipeline_VITIS_LOOP_287_7_fu_53
[2025-09-24 02:20:14,279]  7715 | assign buf_V_address0 = zext_ln287_fu_87_p1;
[2025-09-24 02:20:14,279]       |                       ^
[2025-09-24 02:20:14,279] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:7723:20: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'buf_V_q0' generates 2 bits.
[2025-09-24 02:20:14,279]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_3.inst.grp_StreamingMaxPool_hls_3_Pipeline_VITIS_LOOP_287_7_fu_53
[2025-09-24 02:20:14,279]  7723 | assign out_V_TDATA = buf_V_q0;
[2025-09-24 02:20:14,279]       |                    ^
[2025-09-24 02:20:14,279] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:7725:28: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'ap_sig_allocacmp_ch_1' generates 8 bits.
[2025-09-24 02:20:14,279]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_3.inst.grp_StreamingMaxPool_hls_3_Pipeline_VITIS_LOOP_287_7_fu_53
[2025-09-24 02:20:14,279]  7725 | assign zext_ln287_fu_87_p1 = ap_sig_allocacmp_ch_1;
[2025-09-24 02:20:14,279]       |                            ^
[2025-09-24 02:20:14,279] %Warning-STMTDLY: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:3053:2: Unsupported: Ignoring delay on this delayed statement.
[2025-09-24 02:20:14,279]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst
[2025-09-24 02:20:14,279]  3053 | #0 ap_CS_iter0_fsm = 1'd1;
[2025-09-24 02:20:14,279]       |  ^
[2025-09-24 02:20:14,279] %Warning-STMTDLY: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:3054:2: Unsupported: Ignoring delay on this delayed statement.
[2025-09-24 02:20:14,279]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst
[2025-09-24 02:20:14,279]  3054 | #0 ap_CS_iter1_fsm = 2'd1;
[2025-09-24 02:20:14,279]       |  ^
[2025-09-24 02:20:14,279] %Warning-STMTDLY: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:3055:2: Unsupported: Ignoring delay on this delayed statement.
[2025-09-24 02:20:14,279]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst
[2025-09-24 02:20:14,279]  3055 | #0 ap_CS_iter2_fsm = 2'd1;
[2025-09-24 02:20:14,279]       |  ^
[2025-09-24 02:20:14,279] %Warning-STMTDLY: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:3056:2: Unsupported: Ignoring delay on this delayed statement.
[2025-09-24 02:20:14,279]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst
[2025-09-24 02:20:14,279]  3056 | #0 ap_CS_iter4_fsm = 2'd1;
[2025-09-24 02:20:14,279]       |  ^
[2025-09-24 02:20:14,279] %Warning-STMTDLY: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:3057:2: Unsupported: Ignoring delay on this delayed statement.
[2025-09-24 02:20:14,279]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst
[2025-09-24 02:20:14,280]  3057 | #0 ap_CS_iter3_fsm = 2'd1;
[2025-09-24 02:20:14,280]       |  ^
[2025-09-24 02:20:14,280] %Warning-STMTDLY: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:3058:2: Unsupported: Ignoring delay on this delayed statement.
[2025-09-24 02:20:14,280]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst
[2025-09-24 02:20:14,280]  3058 | #0 ap_CS_iter5_fsm = 2'd1;
[2025-09-24 02:20:14,280]       |  ^
[2025-09-24 02:20:14,280] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:5052:29: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-09-24 02:20:14,280]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst
[2025-09-24 02:20:14,280]  5052 |             ap_NS_iter0_fsm = 'bx;
[2025-09-24 02:20:14,280]       |                             ^
[2025-09-24 02:20:14,280] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:5076:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-09-24 02:20:14,280]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst
[2025-09-24 02:20:14,280]  5076 |             ap_NS_iter1_fsm = 'bx;
[2025-09-24 02:20:14,280]       |                             ^
[2025-09-24 02:20:14,280] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:5100:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-09-24 02:20:14,280]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst
[2025-09-24 02:20:14,280]  5100 |             ap_NS_iter2_fsm = 'bx;
[2025-09-24 02:20:14,280]       |                             ^
[2025-09-24 02:20:14,280] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:5124:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-09-24 02:20:14,280]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst
[2025-09-24 02:20:14,280]  5124 |             ap_NS_iter3_fsm = 'bx;
[2025-09-24 02:20:14,280]       |                             ^
[2025-09-24 02:20:14,280] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:5148:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-09-24 02:20:14,280]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst
[2025-09-24 02:20:14,280]  5148 |             ap_NS_iter4_fsm = 'bx;
[2025-09-24 02:20:14,280]       |                             ^
[2025-09-24 02:20:14,280] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:5161:33: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ap_ST_iter0_fsm_state1' generates 1 bits.
[2025-09-24 02:20:14,280]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst
[2025-09-24 02:20:14,280]  5161 |                 ap_NS_iter5_fsm = ap_ST_iter0_fsm_state1;
[2025-09-24 02:20:14,280]       |                                 ^
[2025-09-24 02:20:14,280] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:5174:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-09-24 02:20:14,280]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst
[2025-09-24 02:20:14,280]  5174 |             ap_NS_iter5_fsm = 'bx;
[2025-09-24 02:20:14,280]       |                             ^
[2025-09-24 02:20:14,280] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:5227:47: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-09-24 02:20:14,280]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_4.MVAU_hls_4.inst
[2025-09-24 02:20:14,280]  5227 | assign ap_phi_reg_pp0_iter0_inElem_1_reg_1289 = 'bx;
[2025-09-24 02:20:14,280]       |                                               ^
[2025-09-24 02:20:14,280] %Warning-STMTDLY: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:2383:2: Unsupported: Ignoring delay on this delayed statement.
[2025-09-24 02:20:14,280]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_2.inst.grp_StreamingMaxPool_hls_2_Pipeline_VITIS_LOOP_269_4_VITIS_LOOP_271_5_fu_64
[2025-09-24 02:20:14,280]  2383 | #0 ap_CS_iter0_fsm = 1'd1;
[2025-09-24 02:20:14,280]       |  ^
[2025-09-24 02:20:14,280] %Warning-STMTDLY: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:2384:2: Unsupported: Ignoring delay on this delayed statement.
[2025-09-24 02:20:14,280]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_2.inst.grp_StreamingMaxPool_hls_2_Pipeline_VITIS_LOOP_269_4_VITIS_LOOP_271_5_fu_64
[2025-09-24 02:20:14,280]  2384 | #0 ap_CS_iter1_fsm = 2'd1;
[2025-09-24 02:20:14,280]       |  ^
[2025-09-24 02:20:14,280] %Warning-STMTDLY: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:2385:2: Unsupported: Ignoring delay on this delayed statement.
[2025-09-24 02:20:14,280]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_2.inst.grp_StreamingMaxPool_hls_2_Pipeline_VITIS_LOOP_269_4_VITIS_LOOP_271_5_fu_64
[2025-09-24 02:20:14,280]  2385 | #0 ap_CS_iter2_fsm = 2'd1;
[2025-09-24 02:20:14,280]       |  ^
[2025-09-24 02:20:14,280] %Warning-STMTDLY: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:2386:2: Unsupported: Ignoring delay on this delayed statement.
[2025-09-24 02:20:14,280]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_2.inst.grp_StreamingMaxPool_hls_2_Pipeline_VITIS_LOOP_269_4_VITIS_LOOP_271_5_fu_64
[2025-09-24 02:20:14,280]  2386 | #0 ap_done_reg = 1'b0;
[2025-09-24 02:20:14,280]       |  ^
[2025-09-24 02:20:14,280] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:2475:28: Operator ASSIGNDLY expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln271_fu_130_p1' generates 64 bits.
[2025-09-24 02:20:14,280]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_2.inst.grp_StreamingMaxPool_hls_2_Pipeline_VITIS_LOOP_269_4_VITIS_LOOP_271_5_fu_64
[2025-09-24 02:20:14,280]  2475 |         buf_V_addr_reg_175 <= zext_ln271_fu_130_p1;
[2025-09-24 02:20:14,280]       |                            ^~
[2025-09-24 02:20:14,280] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:2590:29: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-09-24 02:20:14,280]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_2.inst.grp_StreamingMaxPool_hls_2_Pipeline_VITIS_LOOP_269_4_VITIS_LOOP_271_5_fu_64
[2025-09-24 02:20:14,280]  2590 |             ap_NS_iter0_fsm = 'bx;
[2025-09-24 02:20:14,280]       |                             ^
[2025-09-24 02:20:14,280] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:2612:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-09-24 02:20:14,280]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_2.inst.grp_StreamingMaxPool_hls_2_Pipeline_VITIS_LOOP_269_4_VITIS_LOOP_271_5_fu_64
[2025-09-24 02:20:14,280]  2612 |             ap_NS_iter1_fsm = 'bx;
[2025-09-24 02:20:14,280]       |                             ^
[2025-09-24 02:20:14,280] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:2636:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-09-24 02:20:14,280]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_2.inst.grp_StreamingMaxPool_hls_2_Pipeline_VITIS_LOOP_269_4_VITIS_LOOP_271_5_fu_64
[2025-09-24 02:20:14,280]  2636 |             ap_NS_iter2_fsm = 'bx;
[2025-09-24 02:20:14,280]       |                             ^
[2025-09-24 02:20:14,280] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:2671:23: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln271_fu_130_p1' generates 64 bits.
[2025-09-24 02:20:14,280]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_2.inst.grp_StreamingMaxPool_hls_2_Pipeline_VITIS_LOOP_269_4_VITIS_LOOP_271_5_fu_64
[2025-09-24 02:20:14,281]  2671 | assign buf_V_address1 = zext_ln271_fu_130_p1;
[2025-09-24 02:20:14,281]       |                       ^
[2025-09-24 02:20:14,281] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:2687:29: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'select_ln266_fu_122_p3' generates 7 bits.
[2025-09-24 02:20:14,281]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_2.inst.grp_StreamingMaxPool_hls_2_Pipeline_VITIS_LOOP_269_4_VITIS_LOOP_271_5_fu_64
[2025-09-24 02:20:14,281]  2687 | assign zext_ln271_fu_130_p1 = select_ln266_fu_122_p3;
[2025-09-24 02:20:14,281]       |                             ^
[2025-09-24 02:20:14,281] %Warning-STMTDLY: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:1183:2: Unsupported: Ignoring delay on this delayed statement.
[2025-09-24 02:20:14,281]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_2.inst.grp_StreamingMaxPool_hls_2_Pipeline_VITIS_LOOP_287_7_fu_71
[2025-09-24 02:20:14,281]  1183 | #0 ap_CS_iter0_fsm = 1'd1;
[2025-09-24 02:20:14,281]       |  ^
[2025-09-24 02:20:14,281] %Warning-STMTDLY: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:1184:2: Unsupported: Ignoring delay on this delayed statement.
[2025-09-24 02:20:14,281]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_2.inst.grp_StreamingMaxPool_hls_2_Pipeline_VITIS_LOOP_287_7_fu_71
[2025-09-24 02:20:14,281]  1184 | #0 ap_CS_iter1_fsm = 2'd1;
[2025-09-24 02:20:14,281]       |  ^
[2025-09-24 02:20:14,281] %Warning-STMTDLY: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:1185:2: Unsupported: Ignoring delay on this delayed statement.
[2025-09-24 02:20:14,281]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_2.inst.grp_StreamingMaxPool_hls_2_Pipeline_VITIS_LOOP_287_7_fu_71
[2025-09-24 02:20:14,281]  1185 | #0 ap_done_reg = 1'b0;
[2025-09-24 02:20:14,281]       |  ^
[2025-09-24 02:20:14,281] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:1349:29: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-09-24 02:20:14,281]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_2.inst.grp_StreamingMaxPool_hls_2_Pipeline_VITIS_LOOP_287_7_fu_71
[2025-09-24 02:20:14,281]  1349 |             ap_NS_iter0_fsm = 'bx;
[2025-09-24 02:20:14,281]       |                             ^
[2025-09-24 02:20:14,281] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:1373:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-09-24 02:20:14,281]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_2.inst.grp_StreamingMaxPool_hls_2_Pipeline_VITIS_LOOP_287_7_fu_71
[2025-09-24 02:20:14,281]  1373 |             ap_NS_iter1_fsm = 'bx;
[2025-09-24 02:20:14,281]       |                             ^
[2025-09-24 02:20:14,281] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:1404:23: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln287_fu_87_p1' generates 64 bits.
[2025-09-24 02:20:14,281]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_2.inst.grp_StreamingMaxPool_hls_2_Pipeline_VITIS_LOOP_287_7_fu_71
[2025-09-24 02:20:14,281]  1404 | assign buf_V_address0 = zext_ln287_fu_87_p1;
[2025-09-24 02:20:14,281]       |                       ^
[2025-09-24 02:20:14,281] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:1412:20: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'buf_V_q0' generates 2 bits.
[2025-09-24 02:20:14,281]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_2.inst.grp_StreamingMaxPool_hls_2_Pipeline_VITIS_LOOP_287_7_fu_71
[2025-09-24 02:20:14,281]  1412 | assign out_V_TDATA = buf_V_q0;
[2025-09-24 02:20:14,281]       |                    ^
[2025-09-24 02:20:14,281] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:1414:28: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'ap_sig_allocacmp_ch_1' generates 7 bits.
[2025-09-24 02:20:14,281]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_2.inst.grp_StreamingMaxPool_hls_2_Pipeline_VITIS_LOOP_287_7_fu_71
[2025-09-24 02:20:14,281]  1414 | assign zext_ln287_fu_87_p1 = ap_sig_allocacmp_ch_1;
[2025-09-24 02:20:14,281]       |                            ^
[2025-09-24 02:20:14,281] %Warning-STMTDLY: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:26254:2: Unsupported: Ignoring delay on this delayed statement.
[2025-09-24 02:20:14,281]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst
[2025-09-24 02:20:14,281] 26254 | #0 grp_StreamingMaxPool_hls_1_Pipeline_VITIS_LOOP_257_1_fu_58_ap_start_reg = 1'b0;
[2025-09-24 02:20:14,281]       |  ^
[2025-09-24 02:20:14,281] %Warning-STMTDLY: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:26255:2: Unsupported: Ignoring delay on this delayed statement.
[2025-09-24 02:20:14,281]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst
[2025-09-24 02:20:14,281] 26255 | #0 ap_CS_fsm = 8'd1;
[2025-09-24 02:20:14,281]       |  ^
[2025-09-24 02:20:14,281] %Warning-STMTDLY: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:26256:2: Unsupported: Ignoring delay on this delayed statement.
[2025-09-24 02:20:14,281]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst
[2025-09-24 02:20:14,281] 26256 | #0 grp_StreamingMaxPool_hls_1_Pipeline_VITIS_LOOP_269_4_VITIS_LOOP_271_5_fu_64_ap_start_reg = 1'b0;
[2025-09-24 02:20:14,281]       |  ^
[2025-09-24 02:20:14,281] %Warning-STMTDLY: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:26257:2: Unsupported: Ignoring delay on this delayed statement.
[2025-09-24 02:20:14,281]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst
[2025-09-24 02:20:14,281] 26257 | #0 grp_StreamingMaxPool_hls_1_Pipeline_VITIS_LOOP_287_7_fu_71_ap_start_reg = 1'b0;
[2025-09-24 02:20:14,281]       |  ^
[2025-09-24 02:20:14,281] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:26454:24: Operator ASSIGN expects 6 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-09-24 02:20:14,281]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst
[2025-09-24 02:20:14,281] 26454 |         buf_V_address0 = 'bx;
[2025-09-24 02:20:14,281]       |                        ^
[2025-09-24 02:20:14,281] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:26486:18: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-09-24 02:20:14,281]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst
[2025-09-24 02:20:14,281] 26486 |         buf_V_d0 = 'bx;
[2025-09-24 02:20:14,281]       |                  ^
[2025-09-24 02:20:14,281] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:26557:23: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-09-24 02:20:14,281]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_1.inst
[2025-09-24 02:20:14,281] 26557 |             ap_NS_fsm = 'bx;
[2025-09-24 02:20:14,281]       |                       ^
[2025-09-24 02:20:14,281] %Warning-STMTDLY: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:24113:2: Unsupported: Ignoring delay on this delayed statement.
[2025-09-24 02:20:14,281]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_3.inst
[2025-09-24 02:20:14,281] 24113 | #0 grp_StreamingMaxPool_hls_3_Pipeline_VITIS_LOOP_257_1_fu_40_ap_start_reg = 1'b0;
[2025-09-24 02:20:14,281]       |  ^
[2025-09-24 02:20:14,281] %Warning-STMTDLY: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:24114:2: Unsupported: Ignoring delay on this delayed statement.
[2025-09-24 02:20:14,281]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_3.inst
[2025-09-24 02:20:14,282] 24114 | #0 ap_CS_fsm = 8'd1;
[2025-09-24 02:20:14,282]       |  ^
[2025-09-24 02:20:14,282] %Warning-STMTDLY: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:24115:2: Unsupported: Ignoring delay on this delayed statement.
[2025-09-24 02:20:14,282]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_3.inst
[2025-09-24 02:20:14,282] 24115 | #0 grp_StreamingMaxPool_hls_3_Pipeline_VITIS_LOOP_269_4_VITIS_LOOP_271_5_fu_46_ap_start_reg = 1'b0;
[2025-09-24 02:20:14,282]       |  ^
[2025-09-24 02:20:14,282] %Warning-STMTDLY: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:24116:2: Unsupported: Ignoring delay on this delayed statement.
[2025-09-24 02:20:14,282]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_3.inst
[2025-09-24 02:20:14,282] 24116 | #0 grp_StreamingMaxPool_hls_3_Pipeline_VITIS_LOOP_287_7_fu_53_ap_start_reg = 1'b0;
[2025-09-24 02:20:14,282]       |  ^
[2025-09-24 02:20:14,282] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:24305:24: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-09-24 02:20:14,282]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_3.inst
[2025-09-24 02:20:14,282] 24305 |         buf_V_address0 = 'bx;
[2025-09-24 02:20:14,282]       |                        ^
[2025-09-24 02:20:14,282] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:24337:18: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-09-24 02:20:14,282]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_3.inst
[2025-09-24 02:20:14,282] 24337 |         buf_V_d0 = 'bx;
[2025-09-24 02:20:14,282]       |                  ^
[2025-09-24 02:20:14,282] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:24404:23: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-09-24 02:20:14,282]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_3.inst
[2025-09-24 02:20:14,282] 24404 |             ap_NS_fsm = 'bx;
[2025-09-24 02:20:14,282]       |                       ^
[2025-09-24 02:20:14,282] %Warning-STMTDLY: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:22826:2: Unsupported: Ignoring delay on this delayed statement.
[2025-09-24 02:20:14,282]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_2.inst
[2025-09-24 02:20:14,282] 22826 | #0 grp_StreamingMaxPool_hls_2_Pipeline_VITIS_LOOP_257_1_fu_58_ap_start_reg = 1'b0;
[2025-09-24 02:20:14,282]       |  ^
[2025-09-24 02:20:14,282] %Warning-STMTDLY: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:22827:2: Unsupported: Ignoring delay on this delayed statement.
[2025-09-24 02:20:14,282]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_2.inst
[2025-09-24 02:20:14,282] 22827 | #0 ap_CS_fsm = 8'd1;
[2025-09-24 02:20:14,282]       |  ^
[2025-09-24 02:20:14,282] %Warning-STMTDLY: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:22828:2: Unsupported: Ignoring delay on this delayed statement.
[2025-09-24 02:20:14,282]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_2.inst
[2025-09-24 02:20:14,282] 22828 | #0 grp_StreamingMaxPool_hls_2_Pipeline_VITIS_LOOP_269_4_VITIS_LOOP_271_5_fu_64_ap_start_reg = 1'b0;
[2025-09-24 02:20:14,282]       |  ^
[2025-09-24 02:20:14,282] %Warning-STMTDLY: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:22829:2: Unsupported: Ignoring delay on this delayed statement.
[2025-09-24 02:20:14,282]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_2.inst
[2025-09-24 02:20:14,282] 22829 | #0 grp_StreamingMaxPool_hls_2_Pipeline_VITIS_LOOP_287_7_fu_71_ap_start_reg = 1'b0;
[2025-09-24 02:20:14,282]       |  ^
[2025-09-24 02:20:14,282] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:23026:24: Operator ASSIGN expects 7 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-09-24 02:20:14,282]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_2.inst
[2025-09-24 02:20:14,282] 23026 |         buf_V_address0 = 'bx;
[2025-09-24 02:20:14,282]       |                        ^
[2025-09-24 02:20:14,282] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:23058:18: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-09-24 02:20:14,282]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_2.inst
[2025-09-24 02:20:14,282] 23058 |         buf_V_d0 = 'bx;
[2025-09-24 02:20:14,282]       |                  ^
[2025-09-24 02:20:14,282] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:23129:23: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-09-24 02:20:14,282]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_2.inst
[2025-09-24 02:20:14,282] 23129 |             ap_NS_fsm = 'bx;
[2025-09-24 02:20:14,282]       |                       ^
[2025-09-24 02:20:14,282] %Warning-STMTDLY: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:5398:2: Unsupported: Ignoring delay on this delayed statement.
[2025-09-24 02:20:14,282]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst
[2025-09-24 02:20:14,282]  5398 | #0 grp_StreamingMaxPool_hls_0_Pipeline_VITIS_LOOP_257_1_fu_58_ap_start_reg = 1'b0;
[2025-09-24 02:20:14,282]       |  ^
[2025-09-24 02:20:14,282] %Warning-STMTDLY: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:5399:2: Unsupported: Ignoring delay on this delayed statement.
[2025-09-24 02:20:14,282]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst
[2025-09-24 02:20:14,282]  5399 | #0 ap_CS_fsm = 8'd1;
[2025-09-24 02:20:14,282]       |  ^
[2025-09-24 02:20:14,282] %Warning-STMTDLY: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:5400:2: Unsupported: Ignoring delay on this delayed statement.
[2025-09-24 02:20:14,282]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst
[2025-09-24 02:20:14,282]  5400 | #0 grp_StreamingMaxPool_hls_0_Pipeline_VITIS_LOOP_269_4_VITIS_LOOP_271_5_fu_64_ap_start_reg = 1'b0;
[2025-09-24 02:20:14,282]       |  ^
[2025-09-24 02:20:14,282] %Warning-STMTDLY: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:5401:2: Unsupported: Ignoring delay on this delayed statement.
[2025-09-24 02:20:14,282]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst
[2025-09-24 02:20:14,282]  5401 | #0 grp_StreamingMaxPool_hls_0_Pipeline_VITIS_LOOP_287_7_fu_71_ap_start_reg = 1'b0;
[2025-09-24 02:20:14,282]       |  ^
[2025-09-24 02:20:14,282] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:5598:24: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-09-24 02:20:14,282]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst
[2025-09-24 02:20:14,282]  5598 |         buf_V_address0 = 'bx;
[2025-09-24 02:20:14,282]       |                        ^
[2025-09-24 02:20:14,283] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:5630:18: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-09-24 02:20:14,283]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst
[2025-09-24 02:20:14,283]  5630 |         buf_V_d0 = 'bx;
[2025-09-24 02:20:14,283]       |                  ^
[2025-09-24 02:20:14,283] %Warning-WIDTH: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:5701:23: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2025-09-24 02:20:14,283]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingMaxPool_hls_0.inst
[2025-09-24 02:20:14,283]  5701 |             ap_NS_fsm = 'bx;
[2025-09-24 02:20:14,283]       |                       ^
[2025-09-24 02:20:14,283] %Warning-CASEINCOMPLETE: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:6015:16: Case values incompletely covered (example pattern 0x6)
[2025-09-24 02:20:14,283]  6015 |         unique case (State)
[2025-09-24 02:20:14,283]       |                ^~~~
[2025-09-24 02:20:14,283] %Warning-COMBDLY: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:8232:21: Non-blocking assignment '<=' in combinational logic process
[2025-09-24 02:20:14,283]                                                                                              : ... This will be executed as a blocking assignment '='!
[2025-09-24 02:20:14,283]  8232 |         srlo_       <=  'bx;
[2025-09-24 02:20:14,283]       |                     ^~
[2025-09-24 02:20:14,283]                   *** See https://verilator.org/warn/COMBDLY before disabling this,
[2025-09-24 02:20:14,283]                   else you may end up with different sim results.
[2025-09-24 02:20:14,283] %Warning-COMBDLY: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:8233:21: Non-blocking assignment '<=' in combinational logic process
[2025-09-24 02:20:14,283]                                                                                              : ... This will be executed as a blocking assignment '='!
[2025-09-24 02:20:14,283]  8233 |         shift_en_o_ <= 1'bx;
[2025-09-24 02:20:14,283]       |                     ^~
[2025-09-24 02:20:14,283] %Warning-COMBDLY: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:8234:21: Non-blocking assignment '<=' in combinational logic process
[2025-09-24 02:20:14,283]                                                                                              : ... This will be executed as a blocking assignment '='!
[2025-09-24 02:20:14,283]  8234 |         shift_en_   <= 1'bx;
[2025-09-24 02:20:14,283]       |                     ^~
[2025-09-24 02:20:14,283] %Warning-COMBDLY: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:8235:21: Non-blocking assignment '<=' in combinational logic process
[2025-09-24 02:20:14,283]                                                                                              : ... This will be executed as a blocking assignment '='!
[2025-09-24 02:20:14,283]  8235 |         addr_       <=  'bx;
[2025-09-24 02:20:14,283]       |                     ^~
[2025-09-24 02:20:14,283] %Warning-COMBDLY: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:8236:21: Non-blocking assignment '<=' in combinational logic process
[2025-09-24 02:20:14,283]                                                                                              : ... This will be executed as a blocking assignment '='!
[2025-09-24 02:20:14,283]  8236 |         state_      <= 2'bx;
[2025-09-24 02:20:14,283]       |                     ^~
[2025-09-24 02:20:14,283] %Warning-COMBDLY: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:8241:16: Non-blocking assignment '<=' in combinational logic process
[2025-09-24 02:20:14,283]                                                                                              : ... This will be executed as a blocking assignment '='!
[2025-09-24 02:20:14,283]  8241 |    srlo_       <= i_d;
[2025-09-24 02:20:14,283]       |                ^~
[2025-09-24 02:20:14,283] %Warning-COMBDLY: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:8242:16: Non-blocking assignment '<=' in combinational logic process
[2025-09-24 02:20:14,283]                                                                                              : ... This will be executed as a blocking assignment '='!
[2025-09-24 02:20:14,283]  8242 |    shift_en_o_ <= 1;
[2025-09-24 02:20:14,283]       |                ^~
[2025-09-24 02:20:14,283] %Warning-COMBDLY: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:8243:16: Non-blocking assignment '<=' in combinational logic process
[2025-09-24 02:20:14,283]                                                                                              : ... This will be executed as a blocking assignment '='!
[2025-09-24 02:20:14,283]  8243 |    shift_en_   <= 1'bx;
[2025-09-24 02:20:14,283]       |                ^~
[2025-09-24 02:20:14,283] %Warning-COMBDLY: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:8244:16: Non-blocking assignment '<=' in combinational logic process
[2025-09-24 02:20:14,283]                                                                                              : ... This will be executed as a blocking assignment '='!
[2025-09-24 02:20:14,283]  8244 |    addr_       <= 0;
[2025-09-24 02:20:14,283]       |                ^~
[2025-09-24 02:20:14,283] %Warning-COMBDLY: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:8245:16: Non-blocking assignment '<=' in combinational logic process
[2025-09-24 02:20:14,283]                                                                                              : ... This will be executed as a blocking assignment '='!
[2025-09-24 02:20:14,283]  8245 |    state_      <= state_one;
[2025-09-24 02:20:14,283]       |                ^~
[2025-09-24 02:20:14,283] %Warning-COMBDLY: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:8248:16: Non-blocking assignment '<=' in combinational logic process
[2025-09-24 02:20:14,283]                                                                                              : ... This will be executed as a blocking assignment '='!
[2025-09-24 02:20:14,283]  8248 |    srlo_       <= 'bx;
[2025-09-24 02:20:14,283]       |                ^~
[2025-09-24 02:20:14,283] %Warning-COMBDLY: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:8249:16: Non-blocking assignment '<=' in combinational logic process
[2025-09-24 02:20:14,283]                                                                                              : ... This will be executed as a blocking assignment '='!
[2025-09-24 02:20:14,283]  8249 |    shift_en_o_ <= 0;
[2025-09-24 02:20:14,283]       |                ^~
[2025-09-24 02:20:14,283] %Warning-COMBDLY: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:8250:16: Non-blocking assignment '<=' in combinational logic process
[2025-09-24 02:20:14,283]                                                                                              : ... This will be executed as a blocking assignment '='!
[2025-09-24 02:20:14,283]  8250 |    shift_en_   <= 1'bx;
[2025-09-24 02:20:14,283]       |                ^~
[2025-09-24 02:20:14,283] %Warning-COMBDLY: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:8251:16: Non-blocking assignment '<=' in combinational logic process
[2025-09-24 02:20:14,283]                                                                                              : ... This will be executed as a blocking assignment '='!
[2025-09-24 02:20:14,283]  8251 |    addr_       <= 0;
[2025-09-24 02:20:14,283]       |                ^~
[2025-09-24 02:20:14,284] %Warning-COMBDLY: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:8252:16: Non-blocking assignment '<=' in combinational logic process
[2025-09-24 02:20:14,284]                                                                                              : ... This will be executed as a blocking assignment '='!
[2025-09-24 02:20:14,284]  8252 |    state_      <= state_empty;
[2025-09-24 02:20:14,284]       |                ^~
[2025-09-24 02:20:14,284] %Warning-COMBDLY: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:8258:16: Non-blocking assignment '<=' in combinational logic process
[2025-09-24 02:20:14,284]                                                                                              : ... This will be executed as a blocking assignment '='!
[2025-09-24 02:20:14,284]  8258 |    srlo_       <= 'bx;
[2025-09-24 02:20:14,284]       |                ^~
[2025-09-24 02:20:14,284] %Warning-COMBDLY: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:8259:16: Non-blocking assignment '<=' in combinational logic process
[2025-09-24 02:20:14,284]                                                                                              : ... This will be executed as a blocking assignment '='!
[2025-09-24 02:20:14,284]  8259 |    shift_en_o_ <= 0;
[2025-09-24 02:20:14,284]       |                ^~
[2025-09-24 02:20:14,284] %Warning-COMBDLY: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:8260:16: Non-blocking assignment '<=' in combinational logic process
[2025-09-24 02:20:14,284]                                                                                              : ... This will be executed as a blocking assignment '='!
[2025-09-24 02:20:14,284]  8260 |    shift_en_   <= 1;
[2025-09-24 02:20:14,284]       |                ^~
[2025-09-24 02:20:14,284] %Warning-COMBDLY: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:8261:16: Non-blocking assignment '<=' in combinational logic process
[2025-09-24 02:20:14,284]                                                                                              : ... This will be executed as a blocking assignment '='!
[2025-09-24 02:20:14,284]  8261 |    addr_       <= 0;
[2025-09-24 02:20:14,284]       |                ^~
[2025-09-24 02:20:14,284] %Warning-COMBDLY: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:8262:16: Non-blocking assignment '<=' in combinational logic process
[2025-09-24 02:20:14,284]                                                                                              : ... This will be executed as a blocking assignment '='!
[2025-09-24 02:20:14,284]  8262 |    state_      <= state_more;
[2025-09-24 02:20:14,284]       |                ^~
[2025-09-24 02:20:14,284] %Warning-COMBDLY: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:8265:16: Non-blocking assignment '<=' in combinational logic process
[2025-09-24 02:20:14,284]                                                                                              : ... This will be executed as a blocking assignment '='!
[2025-09-24 02:20:14,284]  8265 |    srlo_       <= i_d;
[2025-09-24 02:20:14,284]       |                ^~
[2025-09-24 02:20:14,284] %Warning-COMBDLY: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:8266:16: Non-blocking assignment '<=' in combinational logic process
[2025-09-24 02:20:14,284]                                                                                              : ... This will be executed as a blocking assignment '='!
[2025-09-24 02:20:14,284]  8266 |    shift_en_o_ <= 1;
[2025-09-24 02:20:14,284]       |                ^~
[2025-09-24 02:20:14,284] %Warning-COMBDLY: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:8267:16: Non-blocking assignment '<=' in combinational logic process
[2025-09-24 02:20:14,284]                                                                                              : ... This will be executed as a blocking assignment '='!
[2025-09-24 02:20:14,284]  8267 |    shift_en_   <= 1;
[2025-09-24 02:20:14,284]       |                ^~
[2025-09-24 02:20:14,284] %Warning-COMBDLY: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:8268:16: Non-blocking assignment '<=' in combinational logic process
[2025-09-24 02:20:14,284]                                                                                              : ... This will be executed as a blocking assignment '='!
[2025-09-24 02:20:14,284]  8268 |    addr_       <= 0;
[2025-09-24 02:20:14,284]       |                ^~
[2025-09-24 02:20:14,284] %Warning-COMBDLY: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:8269:16: Non-blocking assignment '<=' in combinational logic process
[2025-09-24 02:20:14,284]                                                                                              : ... This will be executed as a blocking assignment '='!
[2025-09-24 02:20:14,284]  8269 |    state_      <= state_one;
[2025-09-24 02:20:14,284]       |                ^~
[2025-09-24 02:20:14,284] %Warning-COMBDLY: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:8272:16: Non-blocking assignment '<=' in combinational logic process
[2025-09-24 02:20:14,284]                                                                                              : ... This will be executed as a blocking assignment '='!
[2025-09-24 02:20:14,284]  8272 |    srlo_       <= 'bx;
[2025-09-24 02:20:14,284]       |                ^~
[2025-09-24 02:20:14,284] %Warning-COMBDLY: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:8273:16: Non-blocking assignment '<=' in combinational logic process
[2025-09-24 02:20:14,284]                                                                                              : ... This will be executed as a blocking assignment '='!
[2025-09-24 02:20:14,284]  8273 |    shift_en_o_ <= 0;
[2025-09-24 02:20:14,284]       |                ^~
[2025-09-24 02:20:14,284] %Warning-COMBDLY: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:8274:16: Non-blocking assignment '<=' in combinational logic process
[2025-09-24 02:20:14,284]                                                                                              : ... This will be executed as a blocking assignment '='!
[2025-09-24 02:20:14,284]  8274 |    shift_en_   <= 1'bx;
[2025-09-24 02:20:14,284]       |                ^~
[2025-09-24 02:20:14,284] %Warning-COMBDLY: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:8275:16: Non-blocking assignment '<=' in combinational logic process
[2025-09-24 02:20:14,284]                                                                                              : ... This will be executed as a blocking assignment '='!
[2025-09-24 02:20:14,284]  8275 |    addr_       <= 0;
[2025-09-24 02:20:14,284]       |                ^~
[2025-09-24 02:20:14,284] %Warning-COMBDLY: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:8276:16: Non-blocking assignment '<=' in combinational logic process
[2025-09-24 02:20:14,284]                                                                                              : ... This will be executed as a blocking assignment '='!
[2025-09-24 02:20:14,284]  8276 |    state_      <= state_one;
[2025-09-24 02:20:14,284]       |                ^~
[2025-09-24 02:20:14,284] %Warning-COMBDLY: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:8279:16: Non-blocking assignment '<=' in combinational logic process
[2025-09-24 02:20:14,284]                                                                                              : ... This will be executed as a blocking assignment '='!
[2025-09-24 02:20:14,284]  8279 |    srlo_       <= 'bx;
[2025-09-24 02:20:14,284]       |                ^~
[2025-09-24 02:20:14,284] %Warning-COMBDLY: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:8280:16: Non-blocking assignment '<=' in combinational logic process
[2025-09-24 02:20:14,284]                                                                                              : ... This will be executed as a blocking assignment '='!
[2025-09-24 02:20:14,285]  8280 |    shift_en_o_ <= 0;
[2025-09-24 02:20:14,285]       |                ^~
[2025-09-24 02:20:14,285] %Warning-COMBDLY: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:8281:16: Non-blocking assignment '<=' in combinational logic process
[2025-09-24 02:20:14,285]                                                                                              : ... This will be executed as a blocking assignment '='!
[2025-09-24 02:20:14,285]  8281 |    shift_en_   <= 1'bx;
[2025-09-24 02:20:14,285]       |                ^~
[2025-09-24 02:20:14,285] %Warning-COMBDLY: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:8282:16: Non-blocking assignment '<=' in combinational logic process
[2025-09-24 02:20:14,285]                                                                                              : ... This will be executed as a blocking assignment '='!
[2025-09-24 02:20:14,285]  8282 |    addr_       <= 0;
[2025-09-24 02:20:14,285]       |                ^~
[2025-09-24 02:20:14,285] %Warning-COMBDLY: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:8283:16: Non-blocking assignment '<=' in combinational logic process
[2025-09-24 02:20:14,285]                                                                                              : ... This will be executed as a blocking assignment '='!
[2025-09-24 02:20:14,285]  8283 |    state_      <= state_empty;
[2025-09-24 02:20:14,285]       |                ^~
[2025-09-24 02:20:14,285] %Warning-COMBDLY: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:8292:16: Non-blocking assignment '<=' in combinational logic process
[2025-09-24 02:20:14,285]                                                                                              : ... This will be executed as a blocking assignment '='!
[2025-09-24 02:20:14,285]  8292 |    srlo_       <= 'bx;
[2025-09-24 02:20:14,285]       |                ^~
[2025-09-24 02:20:14,285] %Warning-COMBDLY: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:8293:16: Non-blocking assignment '<=' in combinational logic process
[2025-09-24 02:20:14,285]                                                                                              : ... This will be executed as a blocking assignment '='!
[2025-09-24 02:20:14,285]  8293 |    shift_en_o_ <= 0;
[2025-09-24 02:20:14,285]       |                ^~
[2025-09-24 02:20:14,285] %Warning-COMBDLY: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:8294:16: Non-blocking assignment '<=' in combinational logic process
[2025-09-24 02:20:14,285]                                                                                              : ... This will be executed as a blocking assignment '='!
[2025-09-24 02:20:14,285]  8294 |    shift_en_   <= 0;
[2025-09-24 02:20:14,285]       |                ^~
[2025-09-24 02:20:14,285] %Warning-COMBDLY: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:8295:16: Non-blocking assignment '<=' in combinational logic process
[2025-09-24 02:20:14,285]                                                                                              : ... This will be executed as a blocking assignment '='!
[2025-09-24 02:20:14,285]  8295 |    addr_       <= addr;
[2025-09-24 02:20:14,285]       |                ^~
[2025-09-24 02:20:14,285] %Warning-COMBDLY: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:8296:16: Non-blocking assignment '<=' in combinational logic process
[2025-09-24 02:20:14,285]                                                                                              : ... This will be executed as a blocking assignment '='!
[2025-09-24 02:20:14,285]  8296 |    state_      <= state_more;
[2025-09-24 02:20:14,285]       |                ^~
[2025-09-24 02:20:14,285] %Warning-COMBDLY: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:8299:16: Non-blocking assignment '<=' in combinational logic process
[2025-09-24 02:20:14,285]                                                                                              : ... This will be executed as a blocking assignment '='!
[2025-09-24 02:20:14,285]  8299 |    srlo_       <= srl[addr];
[2025-09-24 02:20:14,285]       |                ^~
[2025-09-24 02:20:14,285] %Warning-COMBDLY: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:8300:16: Non-blocking assignment '<=' in combinational logic process
[2025-09-24 02:20:14,285]                                                                                              : ... This will be executed as a blocking assignment '='!
[2025-09-24 02:20:14,285]  8300 |    shift_en_o_ <= 1;
[2025-09-24 02:20:14,285]       |                ^~
[2025-09-24 02:20:14,285] %Warning-COMBDLY: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:8301:16: Non-blocking assignment '<=' in combinational logic process
[2025-09-24 02:20:14,285]                                                                                              : ... This will be executed as a blocking assignment '='!
[2025-09-24 02:20:14,285]  8301 |    shift_en_   <= 0;
[2025-09-24 02:20:14,285]       |                ^~
[2025-09-24 02:20:14,285] %Warning-COMBDLY: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:8304:16: Non-blocking assignment '<=' in combinational logic process
[2025-09-24 02:20:14,285]                                                                                              : ... This will be executed as a blocking assignment '='!
[2025-09-24 02:20:14,285]  8304 |    addr_       <= addr_zero_ ? 0         : addr-1;
[2025-09-24 02:20:14,285]       |                ^~
[2025-09-24 02:20:14,285] %Warning-COMBDLY: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:8305:16: Non-blocking assignment '<=' in combinational logic process
[2025-09-24 02:20:14,285]                                                                                              : ... This will be executed as a blocking assignment '='!
[2025-09-24 02:20:14,285]  8305 |    state_      <= addr_zero_ ? state_one : state_more;
[2025-09-24 02:20:14,285]       |                ^~
[2025-09-24 02:20:14,285] %Warning-COMBDLY: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:8310:16: Non-blocking assignment '<=' in combinational logic process
[2025-09-24 02:20:14,285]                                                                                              : ... This will be executed as a blocking assignment '='!
[2025-09-24 02:20:14,285]  8310 |    srlo_       <= 'bx;
[2025-09-24 02:20:14,285]       |                ^~
[2025-09-24 02:20:14,285] %Warning-COMBDLY: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:8311:16: Non-blocking assignment '<=' in combinational logic process
[2025-09-24 02:20:14,285]                                                                                              : ... This will be executed as a blocking assignment '='!
[2025-09-24 02:20:14,285]  8311 |    shift_en_o_ <= 0;
[2025-09-24 02:20:14,285]       |                ^~
[2025-09-24 02:20:14,285] %Warning-COMBDLY: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:8312:16: Non-blocking assignment '<=' in combinational logic process
[2025-09-24 02:20:14,285]                                                                                              : ... This will be executed as a blocking assignment '='!
[2025-09-24 02:20:14,285]  8312 |    shift_en_   <= 1;
[2025-09-24 02:20:14,285]       |                ^~
[2025-09-24 02:20:14,285] %Warning-COMBDLY: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:8313:16: Non-blocking assignment '<=' in combinational logic process
[2025-09-24 02:20:14,285]                                                                                              : ... This will be executed as a blocking assignment '='!
[2025-09-24 02:20:14,285]  8313 |    addr_       <= addr+1;
[2025-09-24 02:20:14,285]       |                ^~
[2025-09-24 02:20:14,286] %Warning-COMBDLY: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:8314:16: Non-blocking assignment '<=' in combinational logic process
[2025-09-24 02:20:14,286]                                                                                              : ... This will be executed as a blocking assignment '='!
[2025-09-24 02:20:14,286]  8314 |    state_      <= state_more;
[2025-09-24 02:20:14,286]       |                ^~
[2025-09-24 02:20:14,286] %Warning-COMBDLY: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:8317:16: Non-blocking assignment '<=' in combinational logic process
[2025-09-24 02:20:14,286]                                                                                              : ... This will be executed as a blocking assignment '='!
[2025-09-24 02:20:14,286]  8317 |    srlo_       <= srl[addr];
[2025-09-24 02:20:14,286]       |                ^~
[2025-09-24 02:20:14,286] %Warning-COMBDLY: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:8318:16: Non-blocking assignment '<=' in combinational logic process
[2025-09-24 02:20:14,286]                                                                                              : ... This will be executed as a blocking assignment '='!
[2025-09-24 02:20:14,286]  8318 |    shift_en_o_ <= 1;
[2025-09-24 02:20:14,286]       |                ^~
[2025-09-24 02:20:14,286] %Warning-COMBDLY: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:8319:16: Non-blocking assignment '<=' in combinational logic process
[2025-09-24 02:20:14,286]                                                                                              : ... This will be executed as a blocking assignment '='!
[2025-09-24 02:20:14,286]  8319 |    shift_en_   <= 1;
[2025-09-24 02:20:14,286]       |                ^~
[2025-09-24 02:20:14,286] %Warning-COMBDLY: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:8320:16: Non-blocking assignment '<=' in combinational logic process
[2025-09-24 02:20:14,286]                                                                                              : ... This will be executed as a blocking assignment '='!
[2025-09-24 02:20:14,286]  8320 |    addr_       <= addr;
[2025-09-24 02:20:14,286]       |                ^~
[2025-09-24 02:20:14,286] %Warning-COMBDLY: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:8321:16: Non-blocking assignment '<=' in combinational logic process
[2025-09-24 02:20:14,286]                                                                                              : ... This will be executed as a blocking assignment '='!
[2025-09-24 02:20:14,286]  8321 |    state_      <= state_more;
[2025-09-24 02:20:14,286]       |                ^~
[2025-09-24 02:20:14,286] %Warning-COMBDLY: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:8324:16: Non-blocking assignment '<=' in combinational logic process
[2025-09-24 02:20:14,286]                                                                                              : ... This will be executed as a blocking assignment '='!
[2025-09-24 02:20:14,286]  8324 |    srlo_       <= 'bx;
[2025-09-24 02:20:14,286]       |                ^~
[2025-09-24 02:20:14,286] %Warning-COMBDLY: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:8325:16: Non-blocking assignment '<=' in combinational logic process
[2025-09-24 02:20:14,286]                                                                                              : ... This will be executed as a blocking assignment '='!
[2025-09-24 02:20:14,286]  8325 |    shift_en_o_ <= 0;
[2025-09-24 02:20:14,286]       |                ^~
[2025-09-24 02:20:14,286] %Warning-COMBDLY: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:8326:16: Non-blocking assignment '<=' in combinational logic process
[2025-09-24 02:20:14,286]                                                                                              : ... This will be executed as a blocking assignment '='!
[2025-09-24 02:20:14,286]  8326 |    shift_en_   <= 0;
[2025-09-24 02:20:14,286]       |                ^~
[2025-09-24 02:20:14,286] %Warning-COMBDLY: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:8327:16: Non-blocking assignment '<=' in combinational logic process
[2025-09-24 02:20:14,286]                                                                                              : ... This will be executed as a blocking assignment '='!
[2025-09-24 02:20:14,286]  8327 |    addr_       <= addr;
[2025-09-24 02:20:14,286]       |                ^~
[2025-09-24 02:20:14,286] %Warning-COMBDLY: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:8328:16: Non-blocking assignment '<=' in combinational logic process
[2025-09-24 02:20:14,286]                                                                                              : ... This will be executed as a blocking assignment '='!
[2025-09-24 02:20:14,286]  8328 |    state_      <= state_more;
[2025-09-24 02:20:14,286]       |                ^~
[2025-09-24 02:20:14,286] %Warning-COMBDLY: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:8331:16: Non-blocking assignment '<=' in combinational logic process
[2025-09-24 02:20:14,286]                                                                                              : ... This will be executed as a blocking assignment '='!
[2025-09-24 02:20:14,286]  8331 |    srlo_       <= srl[addr];
[2025-09-24 02:20:14,286]       |                ^~
[2025-09-24 02:20:14,286] %Warning-COMBDLY: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:8332:16: Non-blocking assignment '<=' in combinational logic process
[2025-09-24 02:20:14,286]                                                                                              : ... This will be executed as a blocking assignment '='!
[2025-09-24 02:20:14,286]  8332 |    shift_en_o_ <= 1;
[2025-09-24 02:20:14,286]       |                ^~
[2025-09-24 02:20:14,286] %Warning-COMBDLY: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:8333:16: Non-blocking assignment '<=' in combinational logic process
[2025-09-24 02:20:14,286]                                                                                              : ... This will be executed as a blocking assignment '='!
[2025-09-24 02:20:14,286]  8333 |    shift_en_   <= 0;
[2025-09-24 02:20:14,286]       |                ^~
[2025-09-24 02:20:14,286] %Warning-COMBDLY: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:8334:16: Non-blocking assignment '<=' in combinational logic process
[2025-09-24 02:20:14,286]                                                                                              : ... This will be executed as a blocking assignment '='!
[2025-09-24 02:20:14,286]  8334 |    addr_       <= addr_zero_ ? 0         : addr-1;
[2025-09-24 02:20:14,286]       |                ^~
[2025-09-24 02:20:14,286] %Warning-COMBDLY: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:8335:16: Non-blocking assignment '<=' in combinational logic process
[2025-09-24 02:20:14,286]                                                                                              : ... This will be executed as a blocking assignment '='!
[2025-09-24 02:20:14,286]  8335 |    state_      <= addr_zero_ ? state_one : state_more;
[2025-09-24 02:20:14,286]       |                ^~
[2025-09-24 02:20:14,286] %Warning-COMBDLY: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:8341:16: Non-blocking assignment '<=' in combinational logic process
[2025-09-24 02:20:14,286]                                                                                              : ... This will be executed as a blocking assignment '='!
[2025-09-24 02:20:14,286]  8341 |    srlo_       <=  'bx;
[2025-09-24 02:20:14,286]       |                ^~
[2025-09-24 02:20:14,286] %Warning-COMBDLY: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:8342:16: Non-blocking assignment '<=' in combinational logic process
[2025-09-24 02:20:14,286]                                                                                              : ... This will be executed as a blocking assignment '='!
[2025-09-24 02:20:14,287]  8342 |    shift_en_o_ <= 1'bx;
[2025-09-24 02:20:14,287]       |                ^~
[2025-09-24 02:20:14,287] %Warning-COMBDLY: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:8343:16: Non-blocking assignment '<=' in combinational logic process
[2025-09-24 02:20:14,287]                                                                                              : ... This will be executed as a blocking assignment '='!
[2025-09-24 02:20:14,287]  8343 |    shift_en_   <= 1'bx;
[2025-09-24 02:20:14,287]       |                ^~
[2025-09-24 02:20:14,287] %Warning-COMBDLY: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:8344:16: Non-blocking assignment '<=' in combinational logic process
[2025-09-24 02:20:14,287]                                                                                              : ... This will be executed as a blocking assignment '='!
[2025-09-24 02:20:14,287]  8344 |    addr_       <=  'bx;
[2025-09-24 02:20:14,287]       |                ^~
[2025-09-24 02:20:14,287] %Warning-COMBDLY: /tmp/finn_dev_dan/vivado_stitch_proj_3vz4kaxw/finn_design_wrapper.v:8345:16: Non-blocking assignment '<=' in combinational logic process
[2025-09-24 02:20:14,287]                                                                                              : ... This will be executed as a blocking assignment '='!
[2025-09-24 02:20:14,287]  8345 |    state_      <= 2'bx;
[2025-09-24 02:20:14,287]       |                ^~
[2025-09-24 02:20:15,570] make: Entering directory '/tmp/finn_dev_dan/verilator_fifosim_hwacequj'
[2025-09-24 02:20:15,570] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     --std=c++11  -DVL_THREADED -std=gnu++17 -Os -c -o verilator_fifosim.o verilator_fifosim.cpp
[2025-09-24 02:20:15,570] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     --std=c++11  -DVL_THREADED -std=gnu++17 -Os -c -o verilated.o /usr/local/share/verilator/include/verilated.cpp
[2025-09-24 02:20:15,570] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     --std=c++11  -DVL_THREADED -std=gnu++17 -Os -c -o verilated_threads.o /usr/local/share/verilator/include/verilated_threads.cpp
[2025-09-24 02:20:15,570] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     --std=c++11  -DVL_THREADED -std=gnu++17 -Os -c -o Vfinn_design_wrapper.o Vfinn_design_wrapper.cpp
[2025-09-24 02:20:15,570] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     --std=c++11  -DVL_THREADED -std=gnu++17 -Os -c -o Vfinn_design_wrapper___024root__DepSet_h13beed7b__0.o Vfinn_design_wrapper___024root__DepSet_h13beed7b__0.cpp
[2025-09-24 02:20:15,570] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     --std=c++11  -DVL_THREADED -std=gnu++17 -Os -c -o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__0.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__0.cpp
[2025-09-24 02:20:15,570] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     --std=c++11  -DVL_THREADED -std=gnu++17 -Os -c -o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__1.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__1.cpp
[2025-09-24 02:20:15,570] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     --std=c++11  -DVL_THREADED -std=gnu++17 -Os -c -o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__2.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__2.cpp
[2025-09-24 02:20:15,570] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     --std=c++11  -DVL_THREADED -std=gnu++17 -Os -c -o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__3.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__3.cpp
[2025-09-24 02:20:15,570] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     --std=c++11  -DVL_THREADED -std=gnu++17 -Os -c -o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__4.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__4.cpp
[2025-09-24 02:20:15,570] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     --std=c++11  -DVL_THREADED -std=gnu++17 -Os -c -o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__5.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__5.cpp
[2025-09-24 02:20:15,570] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     --std=c++11  -DVL_THREADED -std=gnu++17  -c -o Vfinn_design_wrapper__ConstPool_0.o Vfinn_design_wrapper__ConstPool_0.cpp
[2025-09-24 02:20:15,570] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     --std=c++11  -DVL_THREADED -std=gnu++17  -c -o Vfinn_design_wrapper___024root__Slow.o Vfinn_design_wrapper___024root__Slow.cpp
[2025-09-24 02:20:15,570] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     --std=c++11  -DVL_THREADED -std=gnu++17  -c -o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__0__Slow.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__0__Slow.cpp
[2025-09-24 02:20:15,570] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     --std=c++11  -DVL_THREADED -std=gnu++17  -c -o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__1__Slow.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__1__Slow.cpp
[2025-09-24 02:20:15,570] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     --std=c++11  -DVL_THREADED -std=gnu++17  -c -o Vfinn_design_wrapper__Syms.o Vfinn_design_wrapper__Syms.cpp
[2025-09-24 02:20:15,570] echo "" > Vfinn_design_wrapper__ALL.verilator_deplist.tmp
[2025-09-24 02:20:15,570] Archive ar -rcs Vfinn_design_wrapper__ALL.a Vfinn_design_wrapper.o Vfinn_design_wrapper___024root__DepSet_h13beed7b__0.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__0.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__1.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__2.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__3.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__4.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__5.o Vfinn_design_wrapper__ConstPool_0.o Vfinn_design_wrapper___024root__Slow.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__0__Slow.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__1__Slow.o Vfinn_design_wrapper__Syms.o
[2025-09-24 02:20:15,570] g++    verilator_fifosim.o verilated.o verilated_threads.o Vfinn_design_wrapper__ALL.a    -pthread -lpthread -latomic   -o Vfinn_design_wrapper
[2025-09-24 02:20:15,570] rm Vfinn_design_wrapper__ALL.verilator_deplist.tmp
[2025-09-24 02:20:15,570] make: Leaving directory '/tmp/finn_dev_dan/verilator_fifosim_hwacequj'
[2025-09-24 02:28:46,125] Simulation starting
[2025-09-24 02:28:46,125] Number of inputs to write 124000
[2025-09-24 02:28:46,125] Number of outputs to expect 4
[2025-09-24 02:28:46,125] No-output timeout clock cycles 100000000
[2025-09-24 02:28:46,125] Elapsed iters 1000 inps 999 outs 0
[2025-09-24 02:28:46,125] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,125] Elapsed iters 2000 inps 1999 outs 0
[2025-09-24 02:28:46,125] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,125] Elapsed iters 3000 inps 2999 outs 0
[2025-09-24 02:28:46,125] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,125] Elapsed iters 4000 inps 3999 outs 0
[2025-09-24 02:28:46,125] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,125] Elapsed iters 5000 inps 4999 outs 0
[2025-09-24 02:28:46,125] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,125] Elapsed iters 6000 inps 5999 outs 0
[2025-09-24 02:28:46,125] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,125] Elapsed iters 7000 inps 6999 outs 0
[2025-09-24 02:28:46,125] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,125] Elapsed iters 8000 inps 7999 outs 0
[2025-09-24 02:28:46,125] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,125] Elapsed iters 9000 inps 8999 outs 0
[2025-09-24 02:28:46,125] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,125] Elapsed iters 10000 inps 9999 outs 0
[2025-09-24 02:28:46,125] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,125] Elapsed iters 11000 inps 10999 outs 0
[2025-09-24 02:28:46,125] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,125] Elapsed iters 12000 inps 11999 outs 0
[2025-09-24 02:28:46,125] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,125] Elapsed iters 13000 inps 12999 outs 0
[2025-09-24 02:28:46,125] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,125] Elapsed iters 14000 inps 13999 outs 0
[2025-09-24 02:28:46,125] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,125] Elapsed iters 15000 inps 14999 outs 0
[2025-09-24 02:28:46,125] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,125] Elapsed iters 16000 inps 15999 outs 0
[2025-09-24 02:28:46,125] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,125] Elapsed iters 17000 inps 16999 outs 0
[2025-09-24 02:28:46,125] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,125] Elapsed iters 18000 inps 17999 outs 0
[2025-09-24 02:28:46,125] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,125] Elapsed iters 19000 inps 18999 outs 0
[2025-09-24 02:28:46,125] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,125] Elapsed iters 20000 inps 19999 outs 0
[2025-09-24 02:28:46,125] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,125] Elapsed iters 21000 inps 20999 outs 0
[2025-09-24 02:28:46,125] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,125] Elapsed iters 22000 inps 21999 outs 0
[2025-09-24 02:28:46,125] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,125] Elapsed iters 23000 inps 22999 outs 0
[2025-09-24 02:28:46,126] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,126] Elapsed iters 24000 inps 23999 outs 0
[2025-09-24 02:28:46,126] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,126] Elapsed iters 25000 inps 24999 outs 0
[2025-09-24 02:28:46,126] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,126] Elapsed iters 26000 inps 25999 outs 0
[2025-09-24 02:28:46,126] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,126] Elapsed iters 27000 inps 26999 outs 0
[2025-09-24 02:28:46,126] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,126] Elapsed iters 28000 inps 27999 outs 0
[2025-09-24 02:28:46,126] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,126] Elapsed iters 29000 inps 28999 outs 0
[2025-09-24 02:28:46,126] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,126] Elapsed iters 30000 inps 29999 outs 0
[2025-09-24 02:28:46,126] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,126] Elapsed iters 31000 inps 30999 outs 0
[2025-09-24 02:28:46,126] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,126] Elapsed iters 32000 inps 31999 outs 0
[2025-09-24 02:28:46,126] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,126] Elapsed iters 33000 inps 32999 outs 0
[2025-09-24 02:28:46,126] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,126] Elapsed iters 34000 inps 33999 outs 0
[2025-09-24 02:28:46,126] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,126] Elapsed iters 35000 inps 34999 outs 0
[2025-09-24 02:28:46,126] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,126] Elapsed iters 36000 inps 35999 outs 0
[2025-09-24 02:28:46,126] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,126] Elapsed iters 37000 inps 36999 outs 0
[2025-09-24 02:28:46,126] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,126] Elapsed iters 38000 inps 37999 outs 0
[2025-09-24 02:28:46,126] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,126] Elapsed iters 39000 inps 38999 outs 0
[2025-09-24 02:28:46,126] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,126] Elapsed iters 40000 inps 39999 outs 0
[2025-09-24 02:28:46,126] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,126] Elapsed iters 41000 inps 40999 outs 0
[2025-09-24 02:28:46,126] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,126] Elapsed iters 42000 inps 41999 outs 0
[2025-09-24 02:28:46,126] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,126] Elapsed iters 43000 inps 42999 outs 0
[2025-09-24 02:28:46,126] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,126] Elapsed iters 44000 inps 43999 outs 0
[2025-09-24 02:28:46,126] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,126] Elapsed iters 45000 inps 44999 outs 0
[2025-09-24 02:28:46,126] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,126] Elapsed iters 46000 inps 45999 outs 0
[2025-09-24 02:28:46,126] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,126] Elapsed iters 47000 inps 46999 outs 0
[2025-09-24 02:28:46,126] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,126] Elapsed iters 48000 inps 47999 outs 0
[2025-09-24 02:28:46,126] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,126] Elapsed iters 49000 inps 48999 outs 0
[2025-09-24 02:28:46,126] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,126] Elapsed iters 50000 inps 49999 outs 0
[2025-09-24 02:28:46,126] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,126] Elapsed iters 51000 inps 50999 outs 0
[2025-09-24 02:28:46,126] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,126] Elapsed iters 52000 inps 51999 outs 0
[2025-09-24 02:28:46,126] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,126] Elapsed iters 53000 inps 52999 outs 0
[2025-09-24 02:28:46,126] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,126] Elapsed iters 54000 inps 53999 outs 0
[2025-09-24 02:28:46,126] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,126] Elapsed iters 55000 inps 54999 outs 0
[2025-09-24 02:28:46,126] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,126] Elapsed iters 56000 inps 55999 outs 0
[2025-09-24 02:28:46,126] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,126] Elapsed iters 57000 inps 56999 outs 0
[2025-09-24 02:28:46,126] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,126] Elapsed iters 58000 inps 57999 outs 0
[2025-09-24 02:28:46,126] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,127] Elapsed iters 59000 inps 58999 outs 0
[2025-09-24 02:28:46,127] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,127] Elapsed iters 60000 inps 59999 outs 0
[2025-09-24 02:28:46,127] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,127] Elapsed iters 61000 inps 60999 outs 0
[2025-09-24 02:28:46,127] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,127] Elapsed iters 62000 inps 61999 outs 0
[2025-09-24 02:28:46,127] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,127] Elapsed iters 63000 inps 62999 outs 0
[2025-09-24 02:28:46,127] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,127] Elapsed iters 64000 inps 63999 outs 0
[2025-09-24 02:28:46,127] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,127] Elapsed iters 65000 inps 64999 outs 0
[2025-09-24 02:28:46,127] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,127] Elapsed iters 66000 inps 65999 outs 0
[2025-09-24 02:28:46,127] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,127] Elapsed iters 67000 inps 66999 outs 0
[2025-09-24 02:28:46,127] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,127] Elapsed iters 68000 inps 67999 outs 0
[2025-09-24 02:28:46,127] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,127] Elapsed iters 69000 inps 68999 outs 0
[2025-09-24 02:28:46,127] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,127] Elapsed iters 70000 inps 69999 outs 0
[2025-09-24 02:28:46,127] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,127] Elapsed iters 71000 inps 70493 outs 0
[2025-09-24 02:28:46,127] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,127] Elapsed iters 72000 inps 70569 outs 0
[2025-09-24 02:28:46,127] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,127] Elapsed iters 73000 inps 70679 outs 0
[2025-09-24 02:28:46,127] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,127] Elapsed iters 74000 inps 70803 outs 0
[2025-09-24 02:28:46,127] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,127] Elapsed iters 75000 inps 70927 outs 0
[2025-09-24 02:28:46,127] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,127] Elapsed iters 76000 inps 71051 outs 0
[2025-09-24 02:28:46,127] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,127] Elapsed iters 77000 inps 71113 outs 0
[2025-09-24 02:28:46,127] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,127] Elapsed iters 78000 inps 71237 outs 0
[2025-09-24 02:28:46,127] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,127] Elapsed iters 79000 inps 71361 outs 0
[2025-09-24 02:28:46,127] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,127] Elapsed iters 80000 inps 71485 outs 0
[2025-09-24 02:28:46,127] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,127] Elapsed iters 81000 inps 71609 outs 0
[2025-09-24 02:28:46,127] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,127] Elapsed iters 82000 inps 71671 outs 0
[2025-09-24 02:28:46,127] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,127] Elapsed iters 83000 inps 71795 outs 0
[2025-09-24 02:28:46,127] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,127] Elapsed iters 84000 inps 71919 outs 0
[2025-09-24 02:28:46,127] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,127] Elapsed iters 85000 inps 72043 outs 0
[2025-09-24 02:28:46,127] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,127] Elapsed iters 86000 inps 72167 outs 0
[2025-09-24 02:28:46,127] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,127] Elapsed iters 87000 inps 72229 outs 0
[2025-09-24 02:28:46,127] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,127] Elapsed iters 88000 inps 72353 outs 0
[2025-09-24 02:28:46,127] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,127] Elapsed iters 89000 inps 72477 outs 0
[2025-09-24 02:28:46,127] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,127] Elapsed iters 90000 inps 72601 outs 0
[2025-09-24 02:28:46,127] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,127] Elapsed iters 91000 inps 72705 outs 0
[2025-09-24 02:28:46,127] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,127] Elapsed iters 92000 inps 72787 outs 0
[2025-09-24 02:28:46,127] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,127] Elapsed iters 93000 inps 72911 outs 0
[2025-09-24 02:28:46,127] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,127] Elapsed iters 94000 inps 73035 outs 0
[2025-09-24 02:28:46,127] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,128] Elapsed iters 95000 inps 73159 outs 0
[2025-09-24 02:28:46,128] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,128] Elapsed iters 96000 inps 73241 outs 0
[2025-09-24 02:28:46,128] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,128] Elapsed iters 97000 inps 73345 outs 0
[2025-09-24 02:28:46,128] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,128] Elapsed iters 98000 inps 73469 outs 0
[2025-09-24 02:28:46,128] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,128] Elapsed iters 99000 inps 73593 outs 0
[2025-09-24 02:28:46,128] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,128] Elapsed iters 100000 inps 73717 outs 0
[2025-09-24 02:28:46,128] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,128] Elapsed iters 101000 inps 73779 outs 0
[2025-09-24 02:28:46,128] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,128] Elapsed iters 102000 inps 73903 outs 0
[2025-09-24 02:28:46,128] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,128] Elapsed iters 103000 inps 74027 outs 0
[2025-09-24 02:28:46,128] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,128] Elapsed iters 104000 inps 74151 outs 0
[2025-09-24 02:28:46,128] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,128] Elapsed iters 105000 inps 74275 outs 0
[2025-09-24 02:28:46,128] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,128] Elapsed iters 106000 inps 74337 outs 0
[2025-09-24 02:28:46,128] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,128] Elapsed iters 107000 inps 74461 outs 0
[2025-09-24 02:28:46,128] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,128] Elapsed iters 108000 inps 74585 outs 0
[2025-09-24 02:28:46,128] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,128] Elapsed iters 109000 inps 74709 outs 0
[2025-09-24 02:28:46,128] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,128] Elapsed iters 110000 inps 74833 outs 0
[2025-09-24 02:28:46,128] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,128] Elapsed iters 111000 inps 74895 outs 0
[2025-09-24 02:28:46,128] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,128] Elapsed iters 112000 inps 75019 outs 0
[2025-09-24 02:28:46,128] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,128] Elapsed iters 113000 inps 75143 outs 0
[2025-09-24 02:28:46,128] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,128] Elapsed iters 114000 inps 75267 outs 0
[2025-09-24 02:28:46,128] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,128] Elapsed iters 115000 inps 75377 outs 0
[2025-09-24 02:28:46,128] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,128] Elapsed iters 116000 inps 75453 outs 0
[2025-09-24 02:28:46,128] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,128] Elapsed iters 117000 inps 75577 outs 0
[2025-09-24 02:28:46,128] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,128] Elapsed iters 118000 inps 75701 outs 0
[2025-09-24 02:28:46,128] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,128] Elapsed iters 119000 inps 75825 outs 0
[2025-09-24 02:28:46,128] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,128] Elapsed iters 120000 inps 75913 outs 0
[2025-09-24 02:28:46,128] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,128] Elapsed iters 121000 inps 76011 outs 0
[2025-09-24 02:28:46,128] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,128] Elapsed iters 122000 inps 76135 outs 0
[2025-09-24 02:28:46,128] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,128] Elapsed iters 123000 inps 76259 outs 0
[2025-09-24 02:28:46,128] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,128] Elapsed iters 124000 inps 76383 outs 0
[2025-09-24 02:28:46,128] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,128] Elapsed iters 125000 inps 76449 outs 0
[2025-09-24 02:28:46,128] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,128] Elapsed iters 126000 inps 76569 outs 0
[2025-09-24 02:28:46,128] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,128] Elapsed iters 127000 inps 76693 outs 0
[2025-09-24 02:28:46,128] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,128] Elapsed iters 128000 inps 76817 outs 0
[2025-09-24 02:28:46,128] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,128] Elapsed iters 129000 inps 76941 outs 0
[2025-09-24 02:28:46,128] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,128] Elapsed iters 130000 inps 77003 outs 0
[2025-09-24 02:28:46,128] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,129] Elapsed iters 131000 inps 77127 outs 0
[2025-09-24 02:28:46,129] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,129] Elapsed iters 132000 inps 77251 outs 0
[2025-09-24 02:28:46,129] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,129] Elapsed iters 133000 inps 77375 outs 0
[2025-09-24 02:28:46,129] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,129] Elapsed iters 134000 inps 77499 outs 0
[2025-09-24 02:28:46,129] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,129] Elapsed iters 135000 inps 77561 outs 0
[2025-09-24 02:28:46,129] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,129] Elapsed iters 136000 inps 77685 outs 0
[2025-09-24 02:28:46,129] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,129] Elapsed iters 137000 inps 77809 outs 0
[2025-09-24 02:28:46,129] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,129] Elapsed iters 138000 inps 77933 outs 0
[2025-09-24 02:28:46,129] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,129] Elapsed iters 139000 inps 78049 outs 0
[2025-09-24 02:28:46,129] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,129] Elapsed iters 140000 inps 78119 outs 0
[2025-09-24 02:28:46,129] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,129] Elapsed iters 141000 inps 78243 outs 0
[2025-09-24 02:28:46,129] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,129] Elapsed iters 142000 inps 78367 outs 0
[2025-09-24 02:28:46,129] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,129] Elapsed iters 143000 inps 78491 outs 0
[2025-09-24 02:28:46,129] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,129] Elapsed iters 144000 inps 78585 outs 0
[2025-09-24 02:28:46,129] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,129] Elapsed iters 145000 inps 78677 outs 0
[2025-09-24 02:28:46,129] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,129] Elapsed iters 146000 inps 78801 outs 0
[2025-09-24 02:28:46,129] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,129] Elapsed iters 147000 inps 78925 outs 0
[2025-09-24 02:28:46,129] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,129] Elapsed iters 148000 inps 79049 outs 0
[2025-09-24 02:28:46,129] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,129] Elapsed iters 149000 inps 79121 outs 0
[2025-09-24 02:28:46,129] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,129] Elapsed iters 150000 inps 79235 outs 0
[2025-09-24 02:28:46,129] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,129] Elapsed iters 151000 inps 79359 outs 0
[2025-09-24 02:28:46,129] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,129] Elapsed iters 152000 inps 79483 outs 0
[2025-09-24 02:28:46,129] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,129] Elapsed iters 153000 inps 79607 outs 0
[2025-09-24 02:28:46,129] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,129] Elapsed iters 154000 inps 79669 outs 0
[2025-09-24 02:28:46,129] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,129] Elapsed iters 155000 inps 79793 outs 0
[2025-09-24 02:28:46,129] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,129] Elapsed iters 156000 inps 79917 outs 0
[2025-09-24 02:28:46,129] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,129] Elapsed iters 157000 inps 80041 outs 0
[2025-09-24 02:28:46,129] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,129] Elapsed iters 158000 inps 80165 outs 0
[2025-09-24 02:28:46,129] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,129] Elapsed iters 159000 inps 80227 outs 0
[2025-09-24 02:28:46,129] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,129] Elapsed iters 160000 inps 80351 outs 0
[2025-09-24 02:28:46,129] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,129] Elapsed iters 161000 inps 80475 outs 0
[2025-09-24 02:28:46,129] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,129] Elapsed iters 162000 inps 80599 outs 0
[2025-09-24 02:28:46,129] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,129] Elapsed iters 163000 inps 80721 outs 0
[2025-09-24 02:28:46,129] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,129] Elapsed iters 164000 inps 80785 outs 0
[2025-09-24 02:28:46,129] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,129] Elapsed iters 165000 inps 80909 outs 0
[2025-09-24 02:28:46,129] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,129] Elapsed iters 166000 inps 81033 outs 0
[2025-09-24 02:28:46,129] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,130] Elapsed iters 167000 inps 81157 outs 0
[2025-09-24 02:28:46,130] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,130] Elapsed iters 168000 inps 81257 outs 0
[2025-09-24 02:28:46,130] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,130] Elapsed iters 169000 inps 81343 outs 0
[2025-09-24 02:28:46,130] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,130] Elapsed iters 170000 inps 81467 outs 0
[2025-09-24 02:28:46,130] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,130] Elapsed iters 171000 inps 81591 outs 0
[2025-09-24 02:28:46,130] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,130] Elapsed iters 172000 inps 81715 outs 0
[2025-09-24 02:28:46,130] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,130] Elapsed iters 173000 inps 81793 outs 0
[2025-09-24 02:28:46,130] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,130] Elapsed iters 174000 inps 81901 outs 0
[2025-09-24 02:28:46,130] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,130] Elapsed iters 175000 inps 82025 outs 0
[2025-09-24 02:28:46,130] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,130] Elapsed iters 176000 inps 82149 outs 0
[2025-09-24 02:28:46,130] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,130] Elapsed iters 177000 inps 82273 outs 0
[2025-09-24 02:28:46,130] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,130] Elapsed iters 178000 inps 82335 outs 0
[2025-09-24 02:28:46,130] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,130] Elapsed iters 179000 inps 82459 outs 0
[2025-09-24 02:28:46,130] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,130] Elapsed iters 180000 inps 82583 outs 0
[2025-09-24 02:28:46,130] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,130] Elapsed iters 181000 inps 82707 outs 0
[2025-09-24 02:28:46,130] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,130] Elapsed iters 182000 inps 82831 outs 0
[2025-09-24 02:28:46,130] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,130] Elapsed iters 183000 inps 82893 outs 0
[2025-09-24 02:28:46,130] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,130] Elapsed iters 184000 inps 83017 outs 0
[2025-09-24 02:28:46,130] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,130] Elapsed iters 185000 inps 83141 outs 0
[2025-09-24 02:28:46,130] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,130] Elapsed iters 186000 inps 83265 outs 0
[2025-09-24 02:28:46,130] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,130] Elapsed iters 187000 inps 83389 outs 0
[2025-09-24 02:28:46,130] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,130] Elapsed iters 188000 inps 83451 outs 0
[2025-09-24 02:28:46,130] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,130] Elapsed iters 189000 inps 83575 outs 0
[2025-09-24 02:28:46,130] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,130] Elapsed iters 190000 inps 83699 outs 0
[2025-09-24 02:28:46,130] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,130] Elapsed iters 191000 inps 83823 outs 0
[2025-09-24 02:28:46,130] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,130] Elapsed iters 192000 inps 83929 outs 0
[2025-09-24 02:28:46,130] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,130] Elapsed iters 193000 inps 84009 outs 0
[2025-09-24 02:28:46,130] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,130] Elapsed iters 194000 inps 84133 outs 0
[2025-09-24 02:28:46,130] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,130] Elapsed iters 195000 inps 84257 outs 0
[2025-09-24 02:28:46,130] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,130] Elapsed iters 196000 inps 84381 outs 0
[2025-09-24 02:28:46,130] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,130] Elapsed iters 197000 inps 84465 outs 0
[2025-09-24 02:28:46,130] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,130] Elapsed iters 198000 inps 84567 outs 0
[2025-09-24 02:28:46,130] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,130] Elapsed iters 199000 inps 84691 outs 0
[2025-09-24 02:28:46,130] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,131] Elapsed iters 200000 inps 84815 outs 0
[2025-09-24 02:28:46,131] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,131] Elapsed iters 201000 inps 84939 outs 0
[2025-09-24 02:28:46,131] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,131] Elapsed iters 202000 inps 85001 outs 0
[2025-09-24 02:28:46,131] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,131] Elapsed iters 203000 inps 85125 outs 0
[2025-09-24 02:28:46,131] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,131] Elapsed iters 204000 inps 85249 outs 0
[2025-09-24 02:28:46,131] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,131] Elapsed iters 205000 inps 85373 outs 0
[2025-09-24 02:28:46,131] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,131] Elapsed iters 206000 inps 85497 outs 0
[2025-09-24 02:28:46,131] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,131] Elapsed iters 207000 inps 85559 outs 0
[2025-09-24 02:28:46,131] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,131] Elapsed iters 208000 inps 85683 outs 0
[2025-09-24 02:28:46,131] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,131] Elapsed iters 209000 inps 85807 outs 0
[2025-09-24 02:28:46,131] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,131] Elapsed iters 210000 inps 85931 outs 0
[2025-09-24 02:28:46,131] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,131] Elapsed iters 211000 inps 86055 outs 0
[2025-09-24 02:28:46,131] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,131] Elapsed iters 212000 inps 86117 outs 0
[2025-09-24 02:28:46,131] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,131] Elapsed iters 213000 inps 86241 outs 0
[2025-09-24 02:28:46,131] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,131] Elapsed iters 214000 inps 86365 outs 0
[2025-09-24 02:28:46,131] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,131] Elapsed iters 215000 inps 86489 outs 0
[2025-09-24 02:28:46,131] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,131] Elapsed iters 216000 inps 86601 outs 0
[2025-09-24 02:28:46,131] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,131] Elapsed iters 217000 inps 86675 outs 0
[2025-09-24 02:28:46,131] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,131] Elapsed iters 218000 inps 86799 outs 0
[2025-09-24 02:28:46,131] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,131] Elapsed iters 219000 inps 86923 outs 0
[2025-09-24 02:28:46,131] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,131] Elapsed iters 220000 inps 87047 outs 0
[2025-09-24 02:28:46,131] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,131] Elapsed iters 221000 inps 87137 outs 0
[2025-09-24 02:28:46,131] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,131] Elapsed iters 222000 inps 87233 outs 0
[2025-09-24 02:28:46,131] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,131] Elapsed iters 223000 inps 87357 outs 0
[2025-09-24 02:28:46,131] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,131] Elapsed iters 224000 inps 87481 outs 0
[2025-09-24 02:28:46,131] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,131] Elapsed iters 225000 inps 87605 outs 0
[2025-09-24 02:28:46,131] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,131] Elapsed iters 226000 inps 87673 outs 0
[2025-09-24 02:28:46,131] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,131] Elapsed iters 227000 inps 87791 outs 0
[2025-09-24 02:28:46,131] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,131] Elapsed iters 228000 inps 87915 outs 0
[2025-09-24 02:28:46,131] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,131] Elapsed iters 229000 inps 88039 outs 0
[2025-09-24 02:28:46,131] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,131] Elapsed iters 230000 inps 88163 outs 0
[2025-09-24 02:28:46,131] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,131] Elapsed iters 231000 inps 88225 outs 0
[2025-09-24 02:28:46,131] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,131] Elapsed iters 232000 inps 88349 outs 0
[2025-09-24 02:28:46,132] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,132] Elapsed iters 233000 inps 88473 outs 0
[2025-09-24 02:28:46,132] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,132] Elapsed iters 234000 inps 88597 outs 0
[2025-09-24 02:28:46,132] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,132] Elapsed iters 235000 inps 88721 outs 0
[2025-09-24 02:28:46,132] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,132] Elapsed iters 236000 inps 88783 outs 0
[2025-09-24 02:28:46,132] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,132] Elapsed iters 237000 inps 88907 outs 0
[2025-09-24 02:28:46,132] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,132] Elapsed iters 238000 inps 89031 outs 0
[2025-09-24 02:28:46,132] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,132] Elapsed iters 239000 inps 89155 outs 0
[2025-09-24 02:28:46,132] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,132] Elapsed iters 240000 inps 89273 outs 0
[2025-09-24 02:28:46,132] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,132] Elapsed iters 241000 inps 89341 outs 0
[2025-09-24 02:28:46,132] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,132] Elapsed iters 242000 inps 89465 outs 0
[2025-09-24 02:28:46,132] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,132] Elapsed iters 243000 inps 89589 outs 0
[2025-09-24 02:28:46,132] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,132] Elapsed iters 244000 inps 89713 outs 0
[2025-09-24 02:28:46,132] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,132] Elapsed iters 245000 inps 89809 outs 0
[2025-09-24 02:28:46,132] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,132] Elapsed iters 246000 inps 89899 outs 0
[2025-09-24 02:28:46,132] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,132] Elapsed iters 247000 inps 90023 outs 0
[2025-09-24 02:28:46,132] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,132] Elapsed iters 248000 inps 90147 outs 0
[2025-09-24 02:28:46,132] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,132] Elapsed iters 249000 inps 90271 outs 0
[2025-09-24 02:28:46,132] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,132] Elapsed iters 250000 inps 90345 outs 0
[2025-09-24 02:28:46,132] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,132] Elapsed iters 251000 inps 90457 outs 0
[2025-09-24 02:28:46,132] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,132] Elapsed iters 252000 inps 90581 outs 0
[2025-09-24 02:28:46,132] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,132] Elapsed iters 253000 inps 90705 outs 0
[2025-09-24 02:28:46,132] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,132] Elapsed iters 254000 inps 90829 outs 0
[2025-09-24 02:28:46,132] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,132] Elapsed iters 255000 inps 90891 outs 0
[2025-09-24 02:28:46,132] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,132] Elapsed iters 256000 inps 91015 outs 0
[2025-09-24 02:28:46,132] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,132] Elapsed iters 257000 inps 91139 outs 0
[2025-09-24 02:28:46,132] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,132] Elapsed iters 258000 inps 91263 outs 0
[2025-09-24 02:28:46,132] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,132] Elapsed iters 259000 inps 91387 outs 0
[2025-09-24 02:28:46,132] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,132] Elapsed iters 260000 inps 91449 outs 0
[2025-09-24 02:28:46,132] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,132] Elapsed iters 261000 inps 91573 outs 0
[2025-09-24 02:28:46,132] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,132] Elapsed iters 262000 inps 91697 outs 0
[2025-09-24 02:28:46,132] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,132] Elapsed iters 263000 inps 91821 outs 0
[2025-09-24 02:28:46,132] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,133] Elapsed iters 264000 inps 91945 outs 0
[2025-09-24 02:28:46,133] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,133] Elapsed iters 265000 inps 92007 outs 0
[2025-09-24 02:28:46,133] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,133] Elapsed iters 266000 inps 92131 outs 0
[2025-09-24 02:28:46,133] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,133] Elapsed iters 267000 inps 92255 outs 0
[2025-09-24 02:28:46,133] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,133] Elapsed iters 268000 inps 92379 outs 0
[2025-09-24 02:28:46,133] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,133] Elapsed iters 269000 inps 92481 outs 0
[2025-09-24 02:28:46,133] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,133] Elapsed iters 270000 inps 92565 outs 0
[2025-09-24 02:28:46,133] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,133] Elapsed iters 271000 inps 92689 outs 0
[2025-09-24 02:28:46,133] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,133] Elapsed iters 272000 inps 92813 outs 0
[2025-09-24 02:28:46,133] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,133] Elapsed iters 273000 inps 92937 outs 0
[2025-09-24 02:28:46,133] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,133] Elapsed iters 274000 inps 93017 outs 0
[2025-09-24 02:28:46,133] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,133] Elapsed iters 275000 inps 93123 outs 0
[2025-09-24 02:28:46,133] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,133] Elapsed iters 276000 inps 93247 outs 0
[2025-09-24 02:28:46,133] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,133] Elapsed iters 277000 inps 93371 outs 0
[2025-09-24 02:28:46,133] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,133] Elapsed iters 278000 inps 93495 outs 0
[2025-09-24 02:28:46,133] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,133] Elapsed iters 279000 inps 93557 outs 0
[2025-09-24 02:28:46,133] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,133] Elapsed iters 280000 inps 93681 outs 0
[2025-09-24 02:28:46,133] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,133] Elapsed iters 281000 inps 93805 outs 0
[2025-09-24 02:28:46,133] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,133] Elapsed iters 282000 inps 93929 outs 0
[2025-09-24 02:28:46,133] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,133] Elapsed iters 283000 inps 94053 outs 0
[2025-09-24 02:28:46,133] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,133] Elapsed iters 284000 inps 94115 outs 0
[2025-09-24 02:28:46,133] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,133] Elapsed iters 285000 inps 94239 outs 0
[2025-09-24 02:28:46,133] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,133] Elapsed iters 286000 inps 94363 outs 0
[2025-09-24 02:28:46,133] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,133] Elapsed iters 287000 inps 94487 outs 0
[2025-09-24 02:28:46,133] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,133] Elapsed iters 288000 inps 94611 outs 0
[2025-09-24 02:28:46,133] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,133] Elapsed iters 289000 inps 94673 outs 0
[2025-09-24 02:28:46,133] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,133] Elapsed iters 290000 inps 94797 outs 0
[2025-09-24 02:28:46,133] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,133] Elapsed iters 291000 inps 94921 outs 0
[2025-09-24 02:28:46,133] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,133] Elapsed iters 292000 inps 95045 outs 0
[2025-09-24 02:28:46,133] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,133] Elapsed iters 293000 inps 95153 outs 0
[2025-09-24 02:28:46,133] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,133] Elapsed iters 294000 inps 95231 outs 0
[2025-09-24 02:28:46,133] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,133] Elapsed iters 295000 inps 95355 outs 0
[2025-09-24 02:28:46,133] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,133] Elapsed iters 296000 inps 95479 outs 0
[2025-09-24 02:28:46,133] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,133] Elapsed iters 297000 inps 95603 outs 0
[2025-09-24 02:28:46,133] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,133] Elapsed iters 298000 inps 95689 outs 0
[2025-09-24 02:28:46,134] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,134] Elapsed iters 299000 inps 95789 outs 0
[2025-09-24 02:28:46,134] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,134] Elapsed iters 300000 inps 95913 outs 0
[2025-09-24 02:28:46,134] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,134] Elapsed iters 301000 inps 96037 outs 0
[2025-09-24 02:28:46,134] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,134] Elapsed iters 302000 inps 96161 outs 0
[2025-09-24 02:28:46,134] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,134] Elapsed iters 303000 inps 96225 outs 0
[2025-09-24 02:28:46,134] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,134] Elapsed iters 304000 inps 96347 outs 0
[2025-09-24 02:28:46,134] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,134] Elapsed iters 305000 inps 96471 outs 0
[2025-09-24 02:28:46,134] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,134] Elapsed iters 306000 inps 96595 outs 0
[2025-09-24 02:28:46,134] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,134] Elapsed iters 307000 inps 96719 outs 0
[2025-09-24 02:28:46,134] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,134] Elapsed iters 308000 inps 96781 outs 0
[2025-09-24 02:28:46,134] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,134] Elapsed iters 309000 inps 96905 outs 0
[2025-09-24 02:28:46,134] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,134] Elapsed iters 310000 inps 97029 outs 0
[2025-09-24 02:28:46,134] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,134] Elapsed iters 311000 inps 97153 outs 0
[2025-09-24 02:28:46,134] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,134] Elapsed iters 312000 inps 97277 outs 0
[2025-09-24 02:28:46,134] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,134] Elapsed iters 313000 inps 97339 outs 0
[2025-09-24 02:28:46,134] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,134] Elapsed iters 314000 inps 97463 outs 0
[2025-09-24 02:28:46,134] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,134] Elapsed iters 315000 inps 97587 outs 0
[2025-09-24 02:28:46,134] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,134] Elapsed iters 316000 inps 97711 outs 0
[2025-09-24 02:28:46,134] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,134] Elapsed iters 317000 inps 97825 outs 0
[2025-09-24 02:28:46,134] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,134] Elapsed iters 318000 inps 97897 outs 0
[2025-09-24 02:28:46,134] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,134] Elapsed iters 319000 inps 98021 outs 0
[2025-09-24 02:28:46,134] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,134] Elapsed iters 320000 inps 98145 outs 0
[2025-09-24 02:28:46,134] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,134] Elapsed iters 321000 inps 98269 outs 0
[2025-09-24 02:28:46,134] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,134] Elapsed iters 322000 inps 98361 outs 0
[2025-09-24 02:28:46,134] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,134] Elapsed iters 323000 inps 98455 outs 0
[2025-09-24 02:28:46,134] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,134] Elapsed iters 324000 inps 98579 outs 0
[2025-09-24 02:28:46,134] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,134] Elapsed iters 325000 inps 98703 outs 0
[2025-09-24 02:28:46,134] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,134] Elapsed iters 326000 inps 98827 outs 0
[2025-09-24 02:28:46,134] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,134] Elapsed iters 327000 inps 98897 outs 0
[2025-09-24 02:28:46,134] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,134] Elapsed iters 328000 inps 99013 outs 0
[2025-09-24 02:28:46,134] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,134] Elapsed iters 329000 inps 99137 outs 0
[2025-09-24 02:28:46,134] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,134] Elapsed iters 330000 inps 99261 outs 0
[2025-09-24 02:28:46,134] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,134] Elapsed iters 331000 inps 99385 outs 0
[2025-09-24 02:28:46,135] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,135] Elapsed iters 332000 inps 99447 outs 0
[2025-09-24 02:28:46,135] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,135] Elapsed iters 333000 inps 99571 outs 0
[2025-09-24 02:28:46,135] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,135] Elapsed iters 334000 inps 99695 outs 0
[2025-09-24 02:28:46,135] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,135] Elapsed iters 335000 inps 99819 outs 0
[2025-09-24 02:28:46,135] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,135] Elapsed iters 336000 inps 99943 outs 0
[2025-09-24 02:28:46,135] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,135] Elapsed iters 337000 inps 100005 outs 0
[2025-09-24 02:28:46,135] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,135] Elapsed iters 338000 inps 100129 outs 0
[2025-09-24 02:28:46,135] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,135] Elapsed iters 339000 inps 100253 outs 0
[2025-09-24 02:28:46,135] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,135] Elapsed iters 340000 inps 100377 outs 0
[2025-09-24 02:28:46,135] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,135] Elapsed iters 341000 inps 100497 outs 0
[2025-09-24 02:28:46,135] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,135] Elapsed iters 342000 inps 100563 outs 0
[2025-09-24 02:28:46,135] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,135] Elapsed iters 343000 inps 100687 outs 0
[2025-09-24 02:28:46,135] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,135] Elapsed iters 344000 inps 100811 outs 0
[2025-09-24 02:28:46,135] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,135] Elapsed iters 345000 inps 100935 outs 0
[2025-09-24 02:28:46,135] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,135] Elapsed iters 346000 inps 101033 outs 0
[2025-09-24 02:28:46,135] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,135] Elapsed iters 347000 inps 101121 outs 0
[2025-09-24 02:28:46,135] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,135] Elapsed iters 348000 inps 101245 outs 0
[2025-09-24 02:28:46,135] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,135] Elapsed iters 349000 inps 101369 outs 0
[2025-09-24 02:28:46,135] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,135] Elapsed iters 350000 inps 101493 outs 0
[2025-09-24 02:28:46,135] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,135] Elapsed iters 351000 inps 101569 outs 0
[2025-09-24 02:28:46,135] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,135] Elapsed iters 352000 inps 101679 outs 0
[2025-09-24 02:28:46,135] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,135] Elapsed iters 353000 inps 101803 outs 0
[2025-09-24 02:28:46,135] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,135] Elapsed iters 354000 inps 101927 outs 0
[2025-09-24 02:28:46,135] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,135] Elapsed iters 355000 inps 102051 outs 0
[2025-09-24 02:28:46,135] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,135] Elapsed iters 356000 inps 102113 outs 0
[2025-09-24 02:28:46,135] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,135] Elapsed iters 357000 inps 102237 outs 0
[2025-09-24 02:28:46,135] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,135] Elapsed iters 358000 inps 102361 outs 0
[2025-09-24 02:28:46,135] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,135] Elapsed iters 359000 inps 102485 outs 0
[2025-09-24 02:28:46,135] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,135] Elapsed iters 360000 inps 102609 outs 0
[2025-09-24 02:28:46,135] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,135] Elapsed iters 361000 inps 102671 outs 0
[2025-09-24 02:28:46,135] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,135] Elapsed iters 362000 inps 102795 outs 0
[2025-09-24 02:28:46,135] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,135] Elapsed iters 363000 inps 102919 outs 0
[2025-09-24 02:28:46,135] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,135] Elapsed iters 364000 inps 103043 outs 0
[2025-09-24 02:28:46,135] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,136] Elapsed iters 365000 inps 103167 outs 0
[2025-09-24 02:28:46,136] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,136] Elapsed iters 366000 inps 103229 outs 0
[2025-09-24 02:28:46,136] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,136] Elapsed iters 367000 inps 103353 outs 0
[2025-09-24 02:28:46,136] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,136] Elapsed iters 368000 inps 103477 outs 0
[2025-09-24 02:28:46,136] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,136] Elapsed iters 369000 inps 103601 outs 0
[2025-09-24 02:28:46,136] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,136] Elapsed iters 370000 inps 103705 outs 0
[2025-09-24 02:28:46,136] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,136] Elapsed iters 371000 inps 103787 outs 0
[2025-09-24 02:28:46,136] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,136] Elapsed iters 372000 inps 103911 outs 0
[2025-09-24 02:28:46,136] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,136] Elapsed iters 373000 inps 104035 outs 0
[2025-09-24 02:28:46,136] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,136] Elapsed iters 374000 inps 104159 outs 0
[2025-09-24 02:28:46,136] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,136] Elapsed iters 375000 inps 104241 outs 0
[2025-09-24 02:28:46,136] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,136] Elapsed iters 376000 inps 104345 outs 0
[2025-09-24 02:28:46,136] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,136] Elapsed iters 377000 inps 104469 outs 0
[2025-09-24 02:28:46,136] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,136] Elapsed iters 378000 inps 104593 outs 0
[2025-09-24 02:28:46,136] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,136] Elapsed iters 379000 inps 104717 outs 0
[2025-09-24 02:28:46,136] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,136] Elapsed iters 380000 inps 104779 outs 0
[2025-09-24 02:28:46,136] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,136] Elapsed iters 381000 inps 104903 outs 0
[2025-09-24 02:28:46,136] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,136] Elapsed iters 382000 inps 105027 outs 0
[2025-09-24 02:28:46,136] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,136] Elapsed iters 383000 inps 105151 outs 0
[2025-09-24 02:28:46,136] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,136] Elapsed iters 384000 inps 105275 outs 0
[2025-09-24 02:28:46,136] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,136] Elapsed iters 385000 inps 105337 outs 0
[2025-09-24 02:28:46,136] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,136] Elapsed iters 386000 inps 105461 outs 0
[2025-09-24 02:28:46,136] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,136] Elapsed iters 387000 inps 105585 outs 0
[2025-09-24 02:28:46,136] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,136] Elapsed iters 388000 inps 105709 outs 0
[2025-09-24 02:28:46,136] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,136] Elapsed iters 389000 inps 105833 outs 0
[2025-09-24 02:28:46,136] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,136] Elapsed iters 390000 inps 105895 outs 0
[2025-09-24 02:28:46,136] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,136] Elapsed iters 391000 inps 106019 outs 0
[2025-09-24 02:28:46,136] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,136] Elapsed iters 392000 inps 106143 outs 0
[2025-09-24 02:28:46,136] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,136] Elapsed iters 393000 inps 106267 outs 0
[2025-09-24 02:28:46,136] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,136] Elapsed iters 394000 inps 106377 outs 0
[2025-09-24 02:28:46,136] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,136] Elapsed iters 395000 inps 106453 outs 0
[2025-09-24 02:28:46,136] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,136] Elapsed iters 396000 inps 106577 outs 0
[2025-09-24 02:28:46,136] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,136] Elapsed iters 397000 inps 106701 outs 0
[2025-09-24 02:28:46,136] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,136] Elapsed iters 398000 inps 106825 outs 0
[2025-09-24 02:28:46,137] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,137] Elapsed iters 399000 inps 106913 outs 0
[2025-09-24 02:28:46,137] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,137] Elapsed iters 400000 inps 107011 outs 0
[2025-09-24 02:28:46,137] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,137] Elapsed iters 401000 inps 107135 outs 0
[2025-09-24 02:28:46,137] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,137] Elapsed iters 402000 inps 107259 outs 0
[2025-09-24 02:28:46,137] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,137] Elapsed iters 403000 inps 107383 outs 0
[2025-09-24 02:28:46,137] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,137] Elapsed iters 404000 inps 107449 outs 0
[2025-09-24 02:28:46,137] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,137] Elapsed iters 405000 inps 107569 outs 0
[2025-09-24 02:28:46,137] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,137] Elapsed iters 406000 inps 107693 outs 0
[2025-09-24 02:28:46,137] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,137] Elapsed iters 407000 inps 107817 outs 0
[2025-09-24 02:28:46,137] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,137] Elapsed iters 408000 inps 107941 outs 0
[2025-09-24 02:28:46,137] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,137] Elapsed iters 409000 inps 108003 outs 0
[2025-09-24 02:28:46,137] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,137] Elapsed iters 410000 inps 108127 outs 0
[2025-09-24 02:28:46,137] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,137] Elapsed iters 411000 inps 108251 outs 0
[2025-09-24 02:28:46,137] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,137] Elapsed iters 412000 inps 108375 outs 0
[2025-09-24 02:28:46,137] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,137] Elapsed iters 413000 inps 108499 outs 0
[2025-09-24 02:28:46,137] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,137] Elapsed iters 414000 inps 108561 outs 0
[2025-09-24 02:28:46,137] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,137] Elapsed iters 415000 inps 108685 outs 0
[2025-09-24 02:28:46,137] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,137] Elapsed iters 416000 inps 108809 outs 0
[2025-09-24 02:28:46,137] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,137] Elapsed iters 417000 inps 108933 outs 0
[2025-09-24 02:28:46,137] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,137] Elapsed iters 418000 inps 109049 outs 0
[2025-09-24 02:28:46,137] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,137] Elapsed iters 419000 inps 109119 outs 0
[2025-09-24 02:28:46,137] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,137] Elapsed iters 420000 inps 109243 outs 0
[2025-09-24 02:28:46,137] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,137] Elapsed iters 421000 inps 109367 outs 0
[2025-09-24 02:28:46,137] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,137] Elapsed iters 422000 inps 109491 outs 0
[2025-09-24 02:28:46,137] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,137] Elapsed iters 423000 inps 109585 outs 0
[2025-09-24 02:28:46,137] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,137] Elapsed iters 424000 inps 109677 outs 0
[2025-09-24 02:28:46,137] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,137] Elapsed iters 425000 inps 109801 outs 0
[2025-09-24 02:28:46,137] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,137] Elapsed iters 426000 inps 109925 outs 0
[2025-09-24 02:28:46,137] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,137] Elapsed iters 427000 inps 110049 outs 0
[2025-09-24 02:28:46,137] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,137] Elapsed iters 428000 inps 110121 outs 0
[2025-09-24 02:28:46,137] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,137] Elapsed iters 429000 inps 110235 outs 0
[2025-09-24 02:28:46,137] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,137] Elapsed iters 430000 inps 110359 outs 0
[2025-09-24 02:28:46,137] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,137] Elapsed iters 431000 inps 110483 outs 0
[2025-09-24 02:28:46,137] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,138] Elapsed iters 432000 inps 110607 outs 0
[2025-09-24 02:28:46,138] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,138] Elapsed iters 433000 inps 110669 outs 0
[2025-09-24 02:28:46,138] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,138] Elapsed iters 434000 inps 110793 outs 0
[2025-09-24 02:28:46,138] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,138] Elapsed iters 435000 inps 110917 outs 0
[2025-09-24 02:28:46,138] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,138] Elapsed iters 436000 inps 111041 outs 0
[2025-09-24 02:28:46,138] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,138] Elapsed iters 437000 inps 111165 outs 0
[2025-09-24 02:28:46,138] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,138] Elapsed iters 438000 inps 111227 outs 0
[2025-09-24 02:28:46,138] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,138] Elapsed iters 439000 inps 111351 outs 0
[2025-09-24 02:28:46,138] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,138] Elapsed iters 440000 inps 111475 outs 0
[2025-09-24 02:28:46,138] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,138] Elapsed iters 441000 inps 111599 outs 0
[2025-09-24 02:28:46,138] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,138] Elapsed iters 442000 inps 111721 outs 0
[2025-09-24 02:28:46,138] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,138] Elapsed iters 443000 inps 111785 outs 0
[2025-09-24 02:28:46,138] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,138] Elapsed iters 444000 inps 111909 outs 0
[2025-09-24 02:28:46,138] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,138] Elapsed iters 445000 inps 112033 outs 0
[2025-09-24 02:28:46,138] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,138] Elapsed iters 446000 inps 112157 outs 0
[2025-09-24 02:28:46,138] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,138] Elapsed iters 447000 inps 112257 outs 0
[2025-09-24 02:28:46,138] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,138] Elapsed iters 448000 inps 112343 outs 0
[2025-09-24 02:28:46,138] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,138] Elapsed iters 449000 inps 112467 outs 0
[2025-09-24 02:28:46,138] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,138] Elapsed iters 450000 inps 112591 outs 0
[2025-09-24 02:28:46,138] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,138] Elapsed iters 451000 inps 112715 outs 0
[2025-09-24 02:28:46,138] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,138] Elapsed iters 452000 inps 112793 outs 0
[2025-09-24 02:28:46,138] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,138] Elapsed iters 453000 inps 112901 outs 0
[2025-09-24 02:28:46,138] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,138] Elapsed iters 454000 inps 113025 outs 0
[2025-09-24 02:28:46,138] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,138] Elapsed iters 455000 inps 113149 outs 0
[2025-09-24 02:28:46,138] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,138] Elapsed iters 456000 inps 113273 outs 0
[2025-09-24 02:28:46,138] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,138] Elapsed iters 457000 inps 113335 outs 0
[2025-09-24 02:28:46,138] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,138] Elapsed iters 458000 inps 113459 outs 0
[2025-09-24 02:28:46,138] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,138] Elapsed iters 459000 inps 113583 outs 0
[2025-09-24 02:28:46,138] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,138] Elapsed iters 460000 inps 113707 outs 0
[2025-09-24 02:28:46,138] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,138] Elapsed iters 461000 inps 113831 outs 0
[2025-09-24 02:28:46,138] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,138] Elapsed iters 462000 inps 113893 outs 0
[2025-09-24 02:28:46,138] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,138] Elapsed iters 463000 inps 114017 outs 0
[2025-09-24 02:28:46,138] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,138] Elapsed iters 464000 inps 114141 outs 0
[2025-09-24 02:28:46,138] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,138] Elapsed iters 465000 inps 114265 outs 0
[2025-09-24 02:28:46,138] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,139] Elapsed iters 466000 inps 114389 outs 0
[2025-09-24 02:28:46,139] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,139] Elapsed iters 467000 inps 114451 outs 0
[2025-09-24 02:28:46,139] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,139] Elapsed iters 468000 inps 114575 outs 0
[2025-09-24 02:28:46,139] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,139] Elapsed iters 469000 inps 114699 outs 0
[2025-09-24 02:28:46,139] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,139] Elapsed iters 470000 inps 114823 outs 0
[2025-09-24 02:28:46,139] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,139] Elapsed iters 471000 inps 114929 outs 0
[2025-09-24 02:28:46,139] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,139] Elapsed iters 472000 inps 115009 outs 0
[2025-09-24 02:28:46,139] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,139] Elapsed iters 473000 inps 115133 outs 0
[2025-09-24 02:28:46,139] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,139] Elapsed iters 474000 inps 115257 outs 0
[2025-09-24 02:28:46,139] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,139] Elapsed iters 475000 inps 115381 outs 0
[2025-09-24 02:28:46,139] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,139] Elapsed iters 476000 inps 115465 outs 0
[2025-09-24 02:28:46,139] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,139] Elapsed iters 477000 inps 115567 outs 0
[2025-09-24 02:28:46,139] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,139] Elapsed iters 478000 inps 115691 outs 0
[2025-09-24 02:28:46,139] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,139] Elapsed iters 479000 inps 115815 outs 0
[2025-09-24 02:28:46,139] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,139] Elapsed iters 480000 inps 115939 outs 0
[2025-09-24 02:28:46,139] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,139] Elapsed iters 481000 inps 116001 outs 0
[2025-09-24 02:28:46,139] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,139] Elapsed iters 482000 inps 116125 outs 0
[2025-09-24 02:28:46,139] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,139] Elapsed iters 483000 inps 116249 outs 0
[2025-09-24 02:28:46,139] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,139] Elapsed iters 484000 inps 116373 outs 0
[2025-09-24 02:28:46,139] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,139] Elapsed iters 485000 inps 116497 outs 0
[2025-09-24 02:28:46,139] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,139] Elapsed iters 486000 inps 116559 outs 0
[2025-09-24 02:28:46,139] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,139] Elapsed iters 487000 inps 116683 outs 0
[2025-09-24 02:28:46,139] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,139] Elapsed iters 488000 inps 116807 outs 0
[2025-09-24 02:28:46,139] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,139] Elapsed iters 489000 inps 116931 outs 0
[2025-09-24 02:28:46,139] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,139] Elapsed iters 490000 inps 117055 outs 0
[2025-09-24 02:28:46,139] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,139] Elapsed iters 491000 inps 117117 outs 0
[2025-09-24 02:28:46,139] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,139] Elapsed iters 492000 inps 117241 outs 0
[2025-09-24 02:28:46,139] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,139] Elapsed iters 493000 inps 117365 outs 0
[2025-09-24 02:28:46,139] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,139] Elapsed iters 494000 inps 117489 outs 0
[2025-09-24 02:28:46,139] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,139] Elapsed iters 495000 inps 117601 outs 0
[2025-09-24 02:28:46,139] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,139] Elapsed iters 496000 inps 117675 outs 0
[2025-09-24 02:28:46,139] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,139] Elapsed iters 497000 inps 117799 outs 0
[2025-09-24 02:28:46,140] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,140] Elapsed iters 498000 inps 117923 outs 0
[2025-09-24 02:28:46,140] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,140] Elapsed iters 499000 inps 118047 outs 0
[2025-09-24 02:28:46,140] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,140] Elapsed iters 500000 inps 118137 outs 0
[2025-09-24 02:28:46,140] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,140] Elapsed iters 501000 inps 118233 outs 0
[2025-09-24 02:28:46,140] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,140] Elapsed iters 502000 inps 118357 outs 0
[2025-09-24 02:28:46,140] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,140] Elapsed iters 503000 inps 118481 outs 0
[2025-09-24 02:28:46,140] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,140] Elapsed iters 504000 inps 118605 outs 0
[2025-09-24 02:28:46,140] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,140] Elapsed iters 505000 inps 118673 outs 0
[2025-09-24 02:28:46,140] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,140] Elapsed iters 506000 inps 118791 outs 0
[2025-09-24 02:28:46,140] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,140] Elapsed iters 507000 inps 118915 outs 0
[2025-09-24 02:28:46,140] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,140] Elapsed iters 508000 inps 119039 outs 0
[2025-09-24 02:28:46,140] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,140] Elapsed iters 509000 inps 119163 outs 0
[2025-09-24 02:28:46,140] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,140] Elapsed iters 510000 inps 119225 outs 0
[2025-09-24 02:28:46,140] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,140] Elapsed iters 511000 inps 119349 outs 0
[2025-09-24 02:28:46,140] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,140] Elapsed iters 512000 inps 119473 outs 0
[2025-09-24 02:28:46,140] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,140] Elapsed iters 513000 inps 119597 outs 0
[2025-09-24 02:28:46,140] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,140] Elapsed iters 514000 inps 119721 outs 0
[2025-09-24 02:28:46,140] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,140] Elapsed iters 515000 inps 119783 outs 0
[2025-09-24 02:28:46,140] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,140] Elapsed iters 516000 inps 119907 outs 0
[2025-09-24 02:28:46,140] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,140] Elapsed iters 517000 inps 120031 outs 0
[2025-09-24 02:28:46,140] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,140] Elapsed iters 518000 inps 120155 outs 0
[2025-09-24 02:28:46,140] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,140] Elapsed iters 519000 inps 120273 outs 0
[2025-09-24 02:28:46,140] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,140] Elapsed iters 520000 inps 120341 outs 0
[2025-09-24 02:28:46,140] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,140] Elapsed iters 521000 inps 120465 outs 0
[2025-09-24 02:28:46,140] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,140] Elapsed iters 522000 inps 120589 outs 0
[2025-09-24 02:28:46,140] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,140] Elapsed iters 523000 inps 120713 outs 0
[2025-09-24 02:28:46,140] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,140] Elapsed iters 524000 inps 120809 outs 0
[2025-09-24 02:28:46,140] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,140] Elapsed iters 525000 inps 120899 outs 0
[2025-09-24 02:28:46,140] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,140] Elapsed iters 526000 inps 121023 outs 0
[2025-09-24 02:28:46,140] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,140] Elapsed iters 527000 inps 121147 outs 0
[2025-09-24 02:28:46,140] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,140] Elapsed iters 528000 inps 121271 outs 0
[2025-09-24 02:28:46,140] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,140] Elapsed iters 529000 inps 121345 outs 0
[2025-09-24 02:28:46,140] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,141] Elapsed iters 530000 inps 121457 outs 0
[2025-09-24 02:28:46,141] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,141] Elapsed iters 531000 inps 121581 outs 0
[2025-09-24 02:28:46,141] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,141] Elapsed iters 532000 inps 121705 outs 0
[2025-09-24 02:28:46,141] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,141] Elapsed iters 533000 inps 121829 outs 0
[2025-09-24 02:28:46,141] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,141] Elapsed iters 534000 inps 121891 outs 0
[2025-09-24 02:28:46,141] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,141] Elapsed iters 535000 inps 122015 outs 0
[2025-09-24 02:28:46,141] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,141] Elapsed iters 536000 inps 122139 outs 0
[2025-09-24 02:28:46,141] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,141] Elapsed iters 537000 inps 122263 outs 0
[2025-09-24 02:28:46,141] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,141] Elapsed iters 538000 inps 122387 outs 0
[2025-09-24 02:28:46,141] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,141] Elapsed iters 539000 inps 122449 outs 0
[2025-09-24 02:28:46,141] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,141] Elapsed iters 540000 inps 122573 outs 0
[2025-09-24 02:28:46,141] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,141] Elapsed iters 541000 inps 122697 outs 0
[2025-09-24 02:28:46,141] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,141] Elapsed iters 542000 inps 122821 outs 0
[2025-09-24 02:28:46,141] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,141] Elapsed iters 543000 inps 122945 outs 0
[2025-09-24 02:28:46,141] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,141] Elapsed iters 544000 inps 123007 outs 0
[2025-09-24 02:28:46,141] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,141] Elapsed iters 545000 inps 123131 outs 0
[2025-09-24 02:28:46,141] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,141] Elapsed iters 546000 inps 123255 outs 0
[2025-09-24 02:28:46,141] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,141] Elapsed iters 547000 inps 123379 outs 0
[2025-09-24 02:28:46,141] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,141] Elapsed iters 548000 inps 123481 outs 0
[2025-09-24 02:28:46,141] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,141] Elapsed iters 549000 inps 123565 outs 0
[2025-09-24 02:28:46,141] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,141] Elapsed iters 550000 inps 123689 outs 0
[2025-09-24 02:28:46,141] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,141] Elapsed iters 551000 inps 123813 outs 0
[2025-09-24 02:28:46,141] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,141] Elapsed iters 552000 inps 123937 outs 0
[2025-09-24 02:28:46,141] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,141] Elapsed iters 553000 inps 123999 outs 0
[2025-09-24 02:28:46,141] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,141] All inputs written at cycle 553540
[2025-09-24 02:28:46,141] Elapsed iters 554000 inps 124000 outs 0
[2025-09-24 02:28:46,141] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,141] Elapsed iters 555000 inps 124000 outs 0
[2025-09-24 02:28:46,141] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,141] Elapsed iters 556000 inps 124000 outs 0
[2025-09-24 02:28:46,141] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,141] Elapsed iters 557000 inps 124000 outs 0
[2025-09-24 02:28:46,141] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,141] Elapsed iters 558000 inps 124000 outs 0
[2025-09-24 02:28:46,141] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,141] Elapsed iters 559000 inps 124000 outs 0
[2025-09-24 02:28:46,141] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,141] Elapsed iters 560000 inps 124000 outs 0
[2025-09-24 02:28:46,141] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,141] Elapsed iters 561000 inps 124000 outs 0
[2025-09-24 02:28:46,141] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,142] Elapsed iters 562000 inps 124000 outs 0
[2025-09-24 02:28:46,142] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,142] Elapsed iters 563000 inps 124000 outs 0
[2025-09-24 02:28:46,142] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,142] Elapsed iters 564000 inps 124000 outs 0
[2025-09-24 02:28:46,142] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,142] Elapsed iters 565000 inps 124000 outs 0
[2025-09-24 02:28:46,142] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,142] Elapsed iters 566000 inps 124000 outs 0
[2025-09-24 02:28:46,142] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,142] Elapsed iters 567000 inps 124000 outs 0
[2025-09-24 02:28:46,142] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,142] Elapsed iters 568000 inps 124000 outs 0
[2025-09-24 02:28:46,142] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,142] Elapsed iters 569000 inps 124000 outs 0
[2025-09-24 02:28:46,142] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,142] Elapsed iters 570000 inps 124000 outs 0
[2025-09-24 02:28:46,142] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,142] Elapsed iters 571000 inps 124000 outs 0
[2025-09-24 02:28:46,142] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,142] Elapsed iters 572000 inps 124000 outs 0
[2025-09-24 02:28:46,142] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,142] Elapsed iters 573000 inps 124000 outs 0
[2025-09-24 02:28:46,142] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,142] Elapsed iters 574000 inps 124000 outs 0
[2025-09-24 02:28:46,142] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,142] Elapsed iters 575000 inps 124000 outs 0
[2025-09-24 02:28:46,142] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,142] Elapsed iters 576000 inps 124000 outs 0
[2025-09-24 02:28:46,142] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,142] Elapsed iters 577000 inps 124000 outs 0
[2025-09-24 02:28:46,142] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,142] Elapsed iters 578000 inps 124000 outs 0
[2025-09-24 02:28:46,142] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,142] Elapsed iters 579000 inps 124000 outs 0
[2025-09-24 02:28:46,142] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,142] Elapsed iters 580000 inps 124000 outs 0
[2025-09-24 02:28:46,142] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,142] Elapsed iters 581000 inps 124000 outs 0
[2025-09-24 02:28:46,142] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,142] Elapsed iters 582000 inps 124000 outs 0
[2025-09-24 02:28:46,142] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,142] Elapsed iters 583000 inps 124000 outs 0
[2025-09-24 02:28:46,142] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,142] Elapsed iters 584000 inps 124000 outs 0
[2025-09-24 02:28:46,142] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,142] Elapsed iters 585000 inps 124000 outs 0
[2025-09-24 02:28:46,142] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,142] Elapsed iters 586000 inps 124000 outs 0
[2025-09-24 02:28:46,142] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,142] Elapsed iters 587000 inps 124000 outs 0
[2025-09-24 02:28:46,142] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,142] Elapsed iters 588000 inps 124000 outs 0
[2025-09-24 02:28:46,142] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,142] Elapsed iters 589000 inps 124000 outs 0
[2025-09-24 02:28:46,142] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,142] Elapsed iters 590000 inps 124000 outs 0
[2025-09-24 02:28:46,142] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,142] Elapsed iters 591000 inps 124000 outs 0
[2025-09-24 02:28:46,142] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,142] Elapsed iters 592000 inps 124000 outs 0
[2025-09-24 02:28:46,142] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,143] Elapsed iters 593000 inps 124000 outs 0
[2025-09-24 02:28:46,143] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,143] Elapsed iters 594000 inps 124000 outs 0
[2025-09-24 02:28:46,143] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,143] Elapsed iters 595000 inps 124000 outs 0
[2025-09-24 02:28:46,143] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,143] Elapsed iters 596000 inps 124000 outs 0
[2025-09-24 02:28:46,143] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,143] Elapsed iters 597000 inps 124000 outs 0
[2025-09-24 02:28:46,143] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,143] Elapsed iters 598000 inps 124000 outs 0
[2025-09-24 02:28:46,143] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,143] Elapsed iters 599000 inps 124000 outs 0
[2025-09-24 02:28:46,143] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,143] Elapsed iters 600000 inps 124000 outs 0
[2025-09-24 02:28:46,143] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,143] Elapsed iters 601000 inps 124000 outs 0
[2025-09-24 02:28:46,143] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,143] Elapsed iters 602000 inps 124000 outs 0
[2025-09-24 02:28:46,143] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,143] Elapsed iters 603000 inps 124000 outs 0
[2025-09-24 02:28:46,143] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,143] Elapsed iters 604000 inps 124000 outs 0
[2025-09-24 02:28:46,143] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,143] Elapsed iters 605000 inps 124000 outs 0
[2025-09-24 02:28:46,143] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,143] Elapsed iters 606000 inps 124000 outs 0
[2025-09-24 02:28:46,143] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,143] Elapsed iters 607000 inps 124000 outs 0
[2025-09-24 02:28:46,143] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,143] Elapsed iters 608000 inps 124000 outs 0
[2025-09-24 02:28:46,143] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,143] Elapsed iters 609000 inps 124000 outs 0
[2025-09-24 02:28:46,143] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,143] Elapsed iters 610000 inps 124000 outs 0
[2025-09-24 02:28:46,143] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,143] Elapsed iters 611000 inps 124000 outs 0
[2025-09-24 02:28:46,143] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,143] Elapsed iters 612000 inps 124000 outs 0
[2025-09-24 02:28:46,143] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,143] Elapsed iters 613000 inps 124000 outs 0
[2025-09-24 02:28:46,143] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,143] Elapsed iters 614000 inps 124000 outs 0
[2025-09-24 02:28:46,143] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,143] Elapsed iters 615000 inps 124000 outs 0
[2025-09-24 02:28:46,143] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,143] Elapsed iters 616000 inps 124000 outs 0
[2025-09-24 02:28:46,143] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,143] Elapsed iters 617000 inps 124000 outs 0
[2025-09-24 02:28:46,143] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,143] Elapsed iters 618000 inps 124000 outs 0
[2025-09-24 02:28:46,143] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,143] Elapsed iters 619000 inps 124000 outs 0
[2025-09-24 02:28:46,143] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,143] Elapsed iters 620000 inps 124000 outs 0
[2025-09-24 02:28:46,143] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,143] Elapsed iters 621000 inps 124000 outs 0
[2025-09-24 02:28:46,143] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,143] Elapsed iters 622000 inps 124000 outs 0
[2025-09-24 02:28:46,143] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,143] Elapsed iters 623000 inps 124000 outs 0
[2025-09-24 02:28:46,143] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,143] Elapsed iters 624000 inps 124000 outs 0
[2025-09-24 02:28:46,144] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,144] Elapsed iters 625000 inps 124000 outs 0
[2025-09-24 02:28:46,144] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,144] Elapsed iters 626000 inps 124000 outs 0
[2025-09-24 02:28:46,144] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,144] Elapsed iters 627000 inps 124000 outs 0
[2025-09-24 02:28:46,144] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,144] Elapsed iters 628000 inps 124000 outs 0
[2025-09-24 02:28:46,144] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,144] Elapsed iters 629000 inps 124000 outs 0
[2025-09-24 02:28:46,144] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,144] Elapsed iters 630000 inps 124000 outs 0
[2025-09-24 02:28:46,144] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,144] Elapsed iters 631000 inps 124000 outs 0
[2025-09-24 02:28:46,144] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,144] Elapsed iters 632000 inps 124000 outs 0
[2025-09-24 02:28:46,144] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,144] Elapsed iters 633000 inps 124000 outs 0
[2025-09-24 02:28:46,144] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,144] Elapsed iters 634000 inps 124000 outs 0
[2025-09-24 02:28:46,144] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,144] Elapsed iters 635000 inps 124000 outs 0
[2025-09-24 02:28:46,144] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,144] Elapsed iters 636000 inps 124000 outs 0
[2025-09-24 02:28:46,144] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,144] Elapsed iters 637000 inps 124000 outs 0
[2025-09-24 02:28:46,144] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,144] Elapsed iters 638000 inps 124000 outs 0
[2025-09-24 02:28:46,144] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,144] Elapsed iters 639000 inps 124000 outs 0
[2025-09-24 02:28:46,144] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,144] Elapsed iters 640000 inps 124000 outs 0
[2025-09-24 02:28:46,144] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,144] Elapsed iters 641000 inps 124000 outs 0
[2025-09-24 02:28:46,144] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,144] Elapsed iters 642000 inps 124000 outs 0
[2025-09-24 02:28:46,144] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,144] Elapsed iters 643000 inps 124000 outs 0
[2025-09-24 02:28:46,144] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,144] Elapsed iters 644000 inps 124000 outs 0
[2025-09-24 02:28:46,144] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,144] Elapsed iters 645000 inps 124000 outs 0
[2025-09-24 02:28:46,144] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,144] Elapsed iters 646000 inps 124000 outs 0
[2025-09-24 02:28:46,144] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,144] Elapsed iters 647000 inps 124000 outs 0
[2025-09-24 02:28:46,144] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,144] Elapsed iters 648000 inps 124000 outs 0
[2025-09-24 02:28:46,144] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,144] Elapsed iters 649000 inps 124000 outs 0
[2025-09-24 02:28:46,144] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,144] Elapsed iters 650000 inps 124000 outs 0
[2025-09-24 02:28:46,144] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,144] Elapsed iters 651000 inps 124000 outs 0
[2025-09-24 02:28:46,144] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,144] Elapsed iters 652000 inps 124000 outs 0
[2025-09-24 02:28:46,144] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,144] Elapsed iters 653000 inps 124000 outs 0
[2025-09-24 02:28:46,144] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,144] Elapsed iters 654000 inps 124000 outs 0
[2025-09-24 02:28:46,144] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,144] Elapsed iters 655000 inps 124000 outs 0
[2025-09-24 02:28:46,144] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,145] Elapsed iters 656000 inps 124000 outs 0
[2025-09-24 02:28:46,145] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,145] Elapsed iters 657000 inps 124000 outs 0
[2025-09-24 02:28:46,145] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,145] Elapsed iters 658000 inps 124000 outs 0
[2025-09-24 02:28:46,145] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,145] Elapsed iters 659000 inps 124000 outs 0
[2025-09-24 02:28:46,145] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,145] Elapsed iters 660000 inps 124000 outs 0
[2025-09-24 02:28:46,145] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,145] Elapsed iters 661000 inps 124000 outs 0
[2025-09-24 02:28:46,145] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,145] Elapsed iters 662000 inps 124000 outs 0
[2025-09-24 02:28:46,145] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,145] Elapsed iters 663000 inps 124000 outs 0
[2025-09-24 02:28:46,145] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,145] Elapsed iters 664000 inps 124000 outs 0
[2025-09-24 02:28:46,145] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,145] Elapsed iters 665000 inps 124000 outs 0
[2025-09-24 02:28:46,145] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,145] Elapsed iters 666000 inps 124000 outs 0
[2025-09-24 02:28:46,145] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,145] Elapsed iters 667000 inps 124000 outs 0
[2025-09-24 02:28:46,145] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,145] Elapsed iters 668000 inps 124000 outs 0
[2025-09-24 02:28:46,145] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,145] Elapsed iters 669000 inps 124000 outs 0
[2025-09-24 02:28:46,145] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,145] Elapsed iters 670000 inps 124000 outs 0
[2025-09-24 02:28:46,145] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,145] Elapsed iters 671000 inps 124000 outs 0
[2025-09-24 02:28:46,145] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,145] Elapsed iters 672000 inps 124000 outs 0
[2025-09-24 02:28:46,145] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,145] Elapsed iters 673000 inps 124000 outs 0
[2025-09-24 02:28:46,145] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,145] Elapsed iters 674000 inps 124000 outs 0
[2025-09-24 02:28:46,145] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,145] Elapsed iters 675000 inps 124000 outs 0
[2025-09-24 02:28:46,145] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,145] Elapsed iters 676000 inps 124000 outs 0
[2025-09-24 02:28:46,145] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,145] Elapsed iters 677000 inps 124000 outs 0
[2025-09-24 02:28:46,145] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,145] Elapsed iters 678000 inps 124000 outs 0
[2025-09-24 02:28:46,145] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,145] Elapsed iters 679000 inps 124000 outs 0
[2025-09-24 02:28:46,145] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,145] Elapsed iters 680000 inps 124000 outs 0
[2025-09-24 02:28:46,145] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,145] Elapsed iters 681000 inps 124000 outs 0
[2025-09-24 02:28:46,145] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,145] Elapsed iters 682000 inps 124000 outs 0
[2025-09-24 02:28:46,145] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,145] Elapsed iters 683000 inps 124000 outs 0
[2025-09-24 02:28:46,145] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,145] Elapsed iters 684000 inps 124000 outs 0
[2025-09-24 02:28:46,145] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,145] Elapsed iters 685000 inps 124000 outs 0
[2025-09-24 02:28:46,145] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,145] Elapsed iters 686000 inps 124000 outs 0
[2025-09-24 02:28:46,145] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,145] Elapsed iters 687000 inps 124000 outs 0
[2025-09-24 02:28:46,146] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,146] Elapsed iters 688000 inps 124000 outs 0
[2025-09-24 02:28:46,146] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,146] Elapsed iters 689000 inps 124000 outs 0
[2025-09-24 02:28:46,146] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,146] Elapsed iters 690000 inps 124000 outs 0
[2025-09-24 02:28:46,146] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,146] Elapsed iters 691000 inps 124000 outs 0
[2025-09-24 02:28:46,146] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,146] Elapsed iters 692000 inps 124000 outs 0
[2025-09-24 02:28:46,146] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,146] Elapsed iters 693000 inps 124000 outs 0
[2025-09-24 02:28:46,146] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,146] Elapsed iters 694000 inps 124000 outs 0
[2025-09-24 02:28:46,146] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,146] Elapsed iters 695000 inps 124000 outs 0
[2025-09-24 02:28:46,146] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,146] Elapsed iters 696000 inps 124000 outs 0
[2025-09-24 02:28:46,146] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,146] Elapsed iters 697000 inps 124000 outs 0
[2025-09-24 02:28:46,146] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,146] Elapsed iters 698000 inps 124000 outs 0
[2025-09-24 02:28:46,146] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,146] Elapsed iters 699000 inps 124000 outs 0
[2025-09-24 02:28:46,146] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,146] Elapsed iters 700000 inps 124000 outs 0
[2025-09-24 02:28:46,146] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,146] Elapsed iters 701000 inps 124000 outs 0
[2025-09-24 02:28:46,146] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,146] Elapsed iters 702000 inps 124000 outs 0
[2025-09-24 02:28:46,146] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,146] Elapsed iters 703000 inps 124000 outs 0
[2025-09-24 02:28:46,146] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,146] Elapsed iters 704000 inps 124000 outs 0
[2025-09-24 02:28:46,146] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,146] Elapsed iters 705000 inps 124000 outs 0
[2025-09-24 02:28:46,146] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,146] Elapsed iters 706000 inps 124000 outs 0
[2025-09-24 02:28:46,146] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,146] Elapsed iters 707000 inps 124000 outs 0
[2025-09-24 02:28:46,146] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,146] Elapsed iters 708000 inps 124000 outs 0
[2025-09-24 02:28:46,146] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,146] Elapsed iters 709000 inps 124000 outs 0
[2025-09-24 02:28:46,146] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,146] Elapsed iters 710000 inps 124000 outs 0
[2025-09-24 02:28:46,146] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,146] Elapsed iters 711000 inps 124000 outs 0
[2025-09-24 02:28:46,146] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,146] Elapsed iters 712000 inps 124000 outs 0
[2025-09-24 02:28:46,146] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,146] Elapsed iters 713000 inps 124000 outs 0
[2025-09-24 02:28:46,146] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,146] Elapsed iters 714000 inps 124000 outs 0
[2025-09-24 02:28:46,146] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,146] Elapsed iters 715000 inps 124000 outs 0
[2025-09-24 02:28:46,146] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,146] Elapsed iters 716000 inps 124000 outs 0
[2025-09-24 02:28:46,146] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,146] Elapsed iters 717000 inps 124000 outs 0
[2025-09-24 02:28:46,146] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,146] Elapsed iters 718000 inps 124000 outs 0
[2025-09-24 02:28:46,146] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,147] Elapsed iters 719000 inps 124000 outs 0
[2025-09-24 02:28:46,147] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,147] Elapsed iters 720000 inps 124000 outs 0
[2025-09-24 02:28:46,147] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,147] Elapsed iters 721000 inps 124000 outs 0
[2025-09-24 02:28:46,147] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,147] Elapsed iters 722000 inps 124000 outs 0
[2025-09-24 02:28:46,147] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,147] Elapsed iters 723000 inps 124000 outs 0
[2025-09-24 02:28:46,147] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,147] Elapsed iters 724000 inps 124000 outs 0
[2025-09-24 02:28:46,147] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,147] Elapsed iters 725000 inps 124000 outs 0
[2025-09-24 02:28:46,147] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,147] Elapsed iters 726000 inps 124000 outs 0
[2025-09-24 02:28:46,147] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,147] Elapsed iters 727000 inps 124000 outs 0
[2025-09-24 02:28:46,147] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,147] Elapsed iters 728000 inps 124000 outs 0
[2025-09-24 02:28:46,147] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,147] Elapsed iters 729000 inps 124000 outs 0
[2025-09-24 02:28:46,147] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,147] Elapsed iters 730000 inps 124000 outs 0
[2025-09-24 02:28:46,147] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,147] Elapsed iters 731000 inps 124000 outs 0
[2025-09-24 02:28:46,147] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,147] Elapsed iters 732000 inps 124000 outs 0
[2025-09-24 02:28:46,147] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,147] Elapsed iters 733000 inps 124000 outs 0
[2025-09-24 02:28:46,147] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,147] Elapsed iters 734000 inps 124000 outs 0
[2025-09-24 02:28:46,147] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,147] Elapsed iters 735000 inps 124000 outs 0
[2025-09-24 02:28:46,147] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,147] Elapsed iters 736000 inps 124000 outs 0
[2025-09-24 02:28:46,147] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,147] Elapsed iters 737000 inps 124000 outs 0
[2025-09-24 02:28:46,147] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,147] Elapsed iters 738000 inps 124000 outs 0
[2025-09-24 02:28:46,147] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,147] Elapsed iters 739000 inps 124000 outs 0
[2025-09-24 02:28:46,147] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,147] Elapsed iters 740000 inps 124000 outs 0
[2025-09-24 02:28:46,147] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,147] Elapsed iters 741000 inps 124000 outs 0
[2025-09-24 02:28:46,147] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,147] Elapsed iters 742000 inps 124000 outs 0
[2025-09-24 02:28:46,147] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,147] Elapsed iters 743000 inps 124000 outs 0
[2025-09-24 02:28:46,147] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,147] Elapsed iters 744000 inps 124000 outs 0
[2025-09-24 02:28:46,147] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,147] Elapsed iters 745000 inps 124000 outs 0
[2025-09-24 02:28:46,147] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,147] Elapsed iters 746000 inps 124000 outs 0
[2025-09-24 02:28:46,147] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,147] Elapsed iters 747000 inps 124000 outs 0
[2025-09-24 02:28:46,147] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,147] Elapsed iters 748000 inps 124000 outs 0
[2025-09-24 02:28:46,147] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,147] Elapsed iters 749000 inps 124000 outs 0
[2025-09-24 02:28:46,147] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,147] Elapsed iters 750000 inps 124000 outs 0
[2025-09-24 02:28:46,148] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,148] Elapsed iters 751000 inps 124000 outs 0
[2025-09-24 02:28:46,148] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,148] Elapsed iters 752000 inps 124000 outs 0
[2025-09-24 02:28:46,148] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,148] Elapsed iters 753000 inps 124000 outs 0
[2025-09-24 02:28:46,148] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,148] Elapsed iters 754000 inps 124000 outs 0
[2025-09-24 02:28:46,148] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,148] Elapsed iters 755000 inps 124000 outs 0
[2025-09-24 02:28:46,148] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,148] Elapsed iters 756000 inps 124000 outs 0
[2025-09-24 02:28:46,148] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,148] Elapsed iters 757000 inps 124000 outs 0
[2025-09-24 02:28:46,148] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,148] Elapsed iters 758000 inps 124000 outs 0
[2025-09-24 02:28:46,148] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,148] Elapsed iters 759000 inps 124000 outs 0
[2025-09-24 02:28:46,148] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,148] Elapsed iters 760000 inps 124000 outs 0
[2025-09-24 02:28:46,148] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,148] Elapsed iters 761000 inps 124000 outs 0
[2025-09-24 02:28:46,148] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,148] Elapsed iters 762000 inps 124000 outs 0
[2025-09-24 02:28:46,148] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,148] Elapsed iters 763000 inps 124000 outs 0
[2025-09-24 02:28:46,148] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,148] Elapsed iters 764000 inps 124000 outs 0
[2025-09-24 02:28:46,148] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,148] Elapsed iters 765000 inps 124000 outs 0
[2025-09-24 02:28:46,148] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,148] Elapsed iters 766000 inps 124000 outs 0
[2025-09-24 02:28:46,148] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,148] Elapsed iters 767000 inps 124000 outs 0
[2025-09-24 02:28:46,148] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,148] Elapsed iters 768000 inps 124000 outs 0
[2025-09-24 02:28:46,148] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,148] Elapsed iters 769000 inps 124000 outs 0
[2025-09-24 02:28:46,148] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,148] Elapsed iters 770000 inps 124000 outs 0
[2025-09-24 02:28:46,148] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,148] Elapsed iters 771000 inps 124000 outs 0
[2025-09-24 02:28:46,148] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,148] Elapsed iters 772000 inps 124000 outs 0
[2025-09-24 02:28:46,148] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,148] Elapsed iters 773000 inps 124000 outs 0
[2025-09-24 02:28:46,148] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,148] Elapsed iters 774000 inps 124000 outs 0
[2025-09-24 02:28:46,148] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,148] Elapsed iters 775000 inps 124000 outs 0
[2025-09-24 02:28:46,148] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,148] Elapsed iters 776000 inps 124000 outs 0
[2025-09-24 02:28:46,148] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,148] Elapsed iters 777000 inps 124000 outs 0
[2025-09-24 02:28:46,148] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,148] Elapsed iters 778000 inps 124000 outs 0
[2025-09-24 02:28:46,148] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,148] Elapsed iters 779000 inps 124000 outs 0
[2025-09-24 02:28:46,148] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,148] Elapsed iters 780000 inps 124000 outs 0
[2025-09-24 02:28:46,148] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,148] Elapsed iters 781000 inps 124000 outs 0
[2025-09-24 02:28:46,149] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,149] Elapsed iters 782000 inps 124000 outs 0
[2025-09-24 02:28:46,149] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,149] Elapsed iters 783000 inps 124000 outs 0
[2025-09-24 02:28:46,149] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,149] Elapsed iters 784000 inps 124000 outs 0
[2025-09-24 02:28:46,149] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,149] Elapsed iters 785000 inps 124000 outs 0
[2025-09-24 02:28:46,149] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,149] Elapsed iters 786000 inps 124000 outs 0
[2025-09-24 02:28:46,149] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,149] Elapsed iters 787000 inps 124000 outs 0
[2025-09-24 02:28:46,149] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,149] Elapsed iters 788000 inps 124000 outs 0
[2025-09-24 02:28:46,149] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,149] Elapsed iters 789000 inps 124000 outs 0
[2025-09-24 02:28:46,149] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,149] Elapsed iters 790000 inps 124000 outs 0
[2025-09-24 02:28:46,149] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,149] Elapsed iters 791000 inps 124000 outs 0
[2025-09-24 02:28:46,149] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,149] Elapsed iters 792000 inps 124000 outs 0
[2025-09-24 02:28:46,149] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,149] Elapsed iters 793000 inps 124000 outs 0
[2025-09-24 02:28:46,149] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,149] Elapsed iters 794000 inps 124000 outs 0
[2025-09-24 02:28:46,149] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,149] Elapsed iters 795000 inps 124000 outs 0
[2025-09-24 02:28:46,149] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,149] Elapsed iters 796000 inps 124000 outs 0
[2025-09-24 02:28:46,149] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,149] Elapsed iters 797000 inps 124000 outs 0
[2025-09-24 02:28:46,149] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,149] Elapsed iters 798000 inps 124000 outs 0
[2025-09-24 02:28:46,149] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,149] Elapsed iters 799000 inps 124000 outs 0
[2025-09-24 02:28:46,149] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,149] Elapsed iters 800000 inps 124000 outs 0
[2025-09-24 02:28:46,149] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,149] Elapsed iters 801000 inps 124000 outs 0
[2025-09-24 02:28:46,149] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,149] Elapsed iters 802000 inps 124000 outs 0
[2025-09-24 02:28:46,149] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,149] Elapsed iters 803000 inps 124000 outs 0
[2025-09-24 02:28:46,149] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,149] Elapsed iters 804000 inps 124000 outs 0
[2025-09-24 02:28:46,149] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,149] Elapsed iters 805000 inps 124000 outs 0
[2025-09-24 02:28:46,149] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,149] Elapsed iters 806000 inps 124000 outs 0
[2025-09-24 02:28:46,149] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,149] Elapsed iters 807000 inps 124000 outs 0
[2025-09-24 02:28:46,149] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,149] Elapsed iters 808000 inps 124000 outs 0
[2025-09-24 02:28:46,149] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,149] Elapsed iters 809000 inps 124000 outs 0
[2025-09-24 02:28:46,149] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,149] Elapsed iters 810000 inps 124000 outs 0
[2025-09-24 02:28:46,149] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,149] Elapsed iters 811000 inps 124000 outs 0
[2025-09-24 02:28:46,150] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,150] Elapsed iters 812000 inps 124000 outs 0
[2025-09-24 02:28:46,150] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,150] Elapsed iters 813000 inps 124000 outs 0
[2025-09-24 02:28:46,150] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,150] Elapsed iters 814000 inps 124000 outs 0
[2025-09-24 02:28:46,150] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,150] Elapsed iters 815000 inps 124000 outs 0
[2025-09-24 02:28:46,150] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,150] Elapsed iters 816000 inps 124000 outs 0
[2025-09-24 02:28:46,150] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,150] Elapsed iters 817000 inps 124000 outs 0
[2025-09-24 02:28:46,150] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,150] Elapsed iters 818000 inps 124000 outs 0
[2025-09-24 02:28:46,150] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,150] Elapsed iters 819000 inps 124000 outs 0
[2025-09-24 02:28:46,150] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,150] Elapsed iters 820000 inps 124000 outs 0
[2025-09-24 02:28:46,150] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,150] Elapsed iters 821000 inps 124000 outs 0
[2025-09-24 02:28:46,150] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,150] Elapsed iters 822000 inps 124000 outs 0
[2025-09-24 02:28:46,150] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,150] Elapsed iters 823000 inps 124000 outs 0
[2025-09-24 02:28:46,150] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,150] Elapsed iters 824000 inps 124000 outs 0
[2025-09-24 02:28:46,150] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,150] Elapsed iters 825000 inps 124000 outs 0
[2025-09-24 02:28:46,150] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,150] Elapsed iters 826000 inps 124000 outs 0
[2025-09-24 02:28:46,150] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,150] Elapsed iters 827000 inps 124000 outs 0
[2025-09-24 02:28:46,150] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,150] Elapsed iters 828000 inps 124000 outs 0
[2025-09-24 02:28:46,150] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,150] Elapsed iters 829000 inps 124000 outs 0
[2025-09-24 02:28:46,150] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,150] Elapsed iters 830000 inps 124000 outs 0
[2025-09-24 02:28:46,150] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,150] Elapsed iters 831000 inps 124000 outs 0
[2025-09-24 02:28:46,150] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,150] Elapsed iters 832000 inps 124000 outs 0
[2025-09-24 02:28:46,150] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,150] Elapsed iters 833000 inps 124000 outs 0
[2025-09-24 02:28:46,150] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,150] Elapsed iters 834000 inps 124000 outs 0
[2025-09-24 02:28:46,150] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,150] Elapsed iters 835000 inps 124000 outs 0
[2025-09-24 02:28:46,150] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,150] Elapsed iters 836000 inps 124000 outs 0
[2025-09-24 02:28:46,150] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,150] Elapsed iters 837000 inps 124000 outs 0
[2025-09-24 02:28:46,150] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,150] Elapsed iters 838000 inps 124000 outs 0
[2025-09-24 02:28:46,150] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,150] Elapsed iters 839000 inps 124000 outs 0
[2025-09-24 02:28:46,150] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,150] Elapsed iters 840000 inps 124000 outs 0
[2025-09-24 02:28:46,150] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,150] Elapsed iters 841000 inps 124000 outs 0
[2025-09-24 02:28:46,151] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,151] Elapsed iters 842000 inps 124000 outs 0
[2025-09-24 02:28:46,151] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,151] Elapsed iters 843000 inps 124000 outs 0
[2025-09-24 02:28:46,151] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,151] Elapsed iters 844000 inps 124000 outs 0
[2025-09-24 02:28:46,151] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,151] Elapsed iters 845000 inps 124000 outs 0
[2025-09-24 02:28:46,151] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,151] Elapsed iters 846000 inps 124000 outs 0
[2025-09-24 02:28:46,151] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,151] Elapsed iters 847000 inps 124000 outs 0
[2025-09-24 02:28:46,151] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,151] Elapsed iters 848000 inps 124000 outs 0
[2025-09-24 02:28:46,151] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,151] Elapsed iters 849000 inps 124000 outs 0
[2025-09-24 02:28:46,151] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,151] Elapsed iters 850000 inps 124000 outs 0
[2025-09-24 02:28:46,151] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,151] Elapsed iters 851000 inps 124000 outs 0
[2025-09-24 02:28:46,151] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,151] Elapsed iters 852000 inps 124000 outs 0
[2025-09-24 02:28:46,151] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,151] Elapsed iters 853000 inps 124000 outs 0
[2025-09-24 02:28:46,151] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,151] Elapsed iters 854000 inps 124000 outs 0
[2025-09-24 02:28:46,151] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,151] Elapsed iters 855000 inps 124000 outs 0
[2025-09-24 02:28:46,151] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,151] Elapsed iters 856000 inps 124000 outs 0
[2025-09-24 02:28:46,151] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,151] Elapsed iters 857000 inps 124000 outs 0
[2025-09-24 02:28:46,151] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,151] Elapsed iters 858000 inps 124000 outs 0
[2025-09-24 02:28:46,151] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,151] Elapsed iters 859000 inps 124000 outs 0
[2025-09-24 02:28:46,151] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,151] Elapsed iters 860000 inps 124000 outs 0
[2025-09-24 02:28:46,151] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,151] Elapsed iters 861000 inps 124000 outs 0
[2025-09-24 02:28:46,151] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,151] Elapsed iters 862000 inps 124000 outs 0
[2025-09-24 02:28:46,151] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,151] Elapsed iters 863000 inps 124000 outs 0
[2025-09-24 02:28:46,151] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,151] Elapsed iters 864000 inps 124000 outs 0
[2025-09-24 02:28:46,151] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,151] Elapsed iters 865000 inps 124000 outs 0
[2025-09-24 02:28:46,151] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,151] Elapsed iters 866000 inps 124000 outs 0
[2025-09-24 02:28:46,151] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,151] Elapsed iters 867000 inps 124000 outs 0
[2025-09-24 02:28:46,151] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,151] Elapsed iters 868000 inps 124000 outs 0
[2025-09-24 02:28:46,151] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,151] Elapsed iters 869000 inps 124000 outs 0
[2025-09-24 02:28:46,151] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,151] Elapsed iters 870000 inps 124000 outs 0
[2025-09-24 02:28:46,151] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,151] Elapsed iters 871000 inps 124000 outs 0
[2025-09-24 02:28:46,151] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,152] Elapsed iters 872000 inps 124000 outs 0
[2025-09-24 02:28:46,152] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,152] Elapsed iters 873000 inps 124000 outs 0
[2025-09-24 02:28:46,152] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,152] Elapsed iters 874000 inps 124000 outs 0
[2025-09-24 02:28:46,152] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,152] Elapsed iters 875000 inps 124000 outs 0
[2025-09-24 02:28:46,152] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,152] Elapsed iters 876000 inps 124000 outs 2
[2025-09-24 02:28:46,152] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,152] Elapsed iters 877000 inps 124000 outs 2
[2025-09-24 02:28:46,152] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,152] Elapsed iters 878000 inps 124000 outs 2
[2025-09-24 02:28:46,152] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,152] Elapsed iters 879000 inps 124000 outs 2
[2025-09-24 02:28:46,152] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,152] Elapsed iters 880000 inps 124000 outs 2
[2025-09-24 02:28:46,152] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,152] Elapsed iters 881000 inps 124000 outs 2
[2025-09-24 02:28:46,152] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,152] Elapsed iters 882000 inps 124000 outs 2
[2025-09-24 02:28:46,152] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,152] Elapsed iters 883000 inps 124000 outs 2
[2025-09-24 02:28:46,152] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,152] Elapsed iters 884000 inps 124000 outs 2
[2025-09-24 02:28:46,152] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,152] Elapsed iters 885000 inps 124000 outs 2
[2025-09-24 02:28:46,152] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,152] Elapsed iters 886000 inps 124000 outs 2
[2025-09-24 02:28:46,152] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,152] Elapsed iters 887000 inps 124000 outs 2
[2025-09-24 02:28:46,152] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,152] Elapsed iters 888000 inps 124000 outs 2
[2025-09-24 02:28:46,152] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,152] Elapsed iters 889000 inps 124000 outs 2
[2025-09-24 02:28:46,152] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,152] Elapsed iters 890000 inps 124000 outs 2
[2025-09-24 02:28:46,152] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,152] Elapsed iters 891000 inps 124000 outs 2
[2025-09-24 02:28:46,152] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,152] Elapsed iters 892000 inps 124000 outs 2
[2025-09-24 02:28:46,152] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,152] Elapsed iters 893000 inps 124000 outs 2
[2025-09-24 02:28:46,152] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,152] Elapsed iters 894000 inps 124000 outs 2
[2025-09-24 02:28:46,152] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,152] Elapsed iters 895000 inps 124000 outs 2
[2025-09-24 02:28:46,152] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,152] Elapsed iters 896000 inps 124000 outs 2
[2025-09-24 02:28:46,152] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,152] Elapsed iters 897000 inps 124000 outs 2
[2025-09-24 02:28:46,152] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,152] Elapsed iters 898000 inps 124000 outs 2
[2025-09-24 02:28:46,152] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,152] Elapsed iters 899000 inps 124000 outs 2
[2025-09-24 02:28:46,152] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,152] Elapsed iters 900000 inps 124000 outs 2
[2025-09-24 02:28:46,152] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,152] Elapsed iters 901000 inps 124000 outs 2
[2025-09-24 02:28:46,152] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,153] Elapsed iters 902000 inps 124000 outs 2
[2025-09-24 02:28:46,153] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,153] Elapsed iters 903000 inps 124000 outs 2
[2025-09-24 02:28:46,153] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,153] Elapsed iters 904000 inps 124000 outs 2
[2025-09-24 02:28:46,153] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,153] Elapsed iters 905000 inps 124000 outs 2
[2025-09-24 02:28:46,153] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,153] Elapsed iters 906000 inps 124000 outs 2
[2025-09-24 02:28:46,153] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,153] Elapsed iters 907000 inps 124000 outs 2
[2025-09-24 02:28:46,153] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,153] Elapsed iters 908000 inps 124000 outs 2
[2025-09-24 02:28:46,153] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,153] Elapsed iters 909000 inps 124000 outs 2
[2025-09-24 02:28:46,153] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,153] Elapsed iters 910000 inps 124000 outs 2
[2025-09-24 02:28:46,153] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,153] Elapsed iters 911000 inps 124000 outs 2
[2025-09-24 02:28:46,153] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,153] Elapsed iters 912000 inps 124000 outs 2
[2025-09-24 02:28:46,153] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,153] Elapsed iters 913000 inps 124000 outs 2
[2025-09-24 02:28:46,153] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,153] Elapsed iters 914000 inps 124000 outs 2
[2025-09-24 02:28:46,153] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,153] Elapsed iters 915000 inps 124000 outs 2
[2025-09-24 02:28:46,153] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,153] Elapsed iters 916000 inps 124000 outs 2
[2025-09-24 02:28:46,153] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,153] Elapsed iters 917000 inps 124000 outs 2
[2025-09-24 02:28:46,153] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,153] Elapsed iters 918000 inps 124000 outs 2
[2025-09-24 02:28:46,153] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,153] Elapsed iters 919000 inps 124000 outs 2
[2025-09-24 02:28:46,153] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,153] Elapsed iters 920000 inps 124000 outs 2
[2025-09-24 02:28:46,153] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,153] Elapsed iters 921000 inps 124000 outs 2
[2025-09-24 02:28:46,153] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,153] Elapsed iters 922000 inps 124000 outs 2
[2025-09-24 02:28:46,153] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,153] Elapsed iters 923000 inps 124000 outs 2
[2025-09-24 02:28:46,153] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,153] Elapsed iters 924000 inps 124000 outs 2
[2025-09-24 02:28:46,153] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,153] Elapsed iters 925000 inps 124000 outs 2
[2025-09-24 02:28:46,153] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,153] Elapsed iters 926000 inps 124000 outs 2
[2025-09-24 02:28:46,153] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,153] Elapsed iters 927000 inps 124000 outs 2
[2025-09-24 02:28:46,153] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,153] Elapsed iters 928000 inps 124000 outs 2
[2025-09-24 02:28:46,153] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,153] Elapsed iters 929000 inps 124000 outs 2
[2025-09-24 02:28:46,153] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,153] Elapsed iters 930000 inps 124000 outs 2
[2025-09-24 02:28:46,153] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,153] Elapsed iters 931000 inps 124000 outs 2
[2025-09-24 02:28:46,153] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,154] Elapsed iters 932000 inps 124000 outs 2
[2025-09-24 02:28:46,154] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,154] Elapsed iters 933000 inps 124000 outs 2
[2025-09-24 02:28:46,154] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,154] Elapsed iters 934000 inps 124000 outs 2
[2025-09-24 02:28:46,154] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,154] Elapsed iters 935000 inps 124000 outs 2
[2025-09-24 02:28:46,154] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,154] Elapsed iters 936000 inps 124000 outs 2
[2025-09-24 02:28:46,154] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,154] Elapsed iters 937000 inps 124000 outs 2
[2025-09-24 02:28:46,154] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,154] Elapsed iters 938000 inps 124000 outs 2
[2025-09-24 02:28:46,154] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,154] Elapsed iters 939000 inps 124000 outs 2
[2025-09-24 02:28:46,154] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,154] Elapsed iters 940000 inps 124000 outs 2
[2025-09-24 02:28:46,154] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,154] Elapsed iters 941000 inps 124000 outs 2
[2025-09-24 02:28:46,154] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,154] Elapsed iters 942000 inps 124000 outs 2
[2025-09-24 02:28:46,154] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,154] Elapsed iters 943000 inps 124000 outs 2
[2025-09-24 02:28:46,154] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,154] Elapsed iters 944000 inps 124000 outs 2
[2025-09-24 02:28:46,154] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,154] Elapsed iters 945000 inps 124000 outs 2
[2025-09-24 02:28:46,154] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,154] Elapsed iters 946000 inps 124000 outs 2
[2025-09-24 02:28:46,154] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,154] Elapsed iters 947000 inps 124000 outs 2
[2025-09-24 02:28:46,154] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,154] Elapsed iters 948000 inps 124000 outs 2
[2025-09-24 02:28:46,154] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,154] Elapsed iters 949000 inps 124000 outs 2
[2025-09-24 02:28:46,154] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,154] Elapsed iters 950000 inps 124000 outs 2
[2025-09-24 02:28:46,154] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,154] Elapsed iters 951000 inps 124000 outs 2
[2025-09-24 02:28:46,154] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,154] Elapsed iters 952000 inps 124000 outs 2
[2025-09-24 02:28:46,154] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,154] Elapsed iters 953000 inps 124000 outs 2
[2025-09-24 02:28:46,154] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,154] Elapsed iters 954000 inps 124000 outs 2
[2025-09-24 02:28:46,154] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,154] Elapsed iters 955000 inps 124000 outs 2
[2025-09-24 02:28:46,154] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,154] Elapsed iters 956000 inps 124000 outs 2
[2025-09-24 02:28:46,154] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,154] Elapsed iters 957000 inps 124000 outs 2
[2025-09-24 02:28:46,154] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,154] Elapsed iters 958000 inps 124000 outs 2
[2025-09-24 02:28:46,154] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,154] Elapsed iters 959000 inps 124000 outs 2
[2025-09-24 02:28:46,154] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,154] Elapsed iters 960000 inps 124000 outs 2
[2025-09-24 02:28:46,154] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,154] Elapsed iters 961000 inps 124000 outs 2
[2025-09-24 02:28:46,155] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,155] Elapsed iters 962000 inps 124000 outs 2
[2025-09-24 02:28:46,155] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,155] Elapsed iters 963000 inps 124000 outs 2
[2025-09-24 02:28:46,155] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,155] Elapsed iters 964000 inps 124000 outs 2
[2025-09-24 02:28:46,155] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,155] Elapsed iters 965000 inps 124000 outs 2
[2025-09-24 02:28:46,155] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,155] Elapsed iters 966000 inps 124000 outs 2
[2025-09-24 02:28:46,155] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,155] Elapsed iters 967000 inps 124000 outs 2
[2025-09-24 02:28:46,155] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,155] Elapsed iters 968000 inps 124000 outs 2
[2025-09-24 02:28:46,155] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,155] Elapsed iters 969000 inps 124000 outs 2
[2025-09-24 02:28:46,155] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,155] Elapsed iters 970000 inps 124000 outs 2
[2025-09-24 02:28:46,155] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,155] Elapsed iters 971000 inps 124000 outs 2
[2025-09-24 02:28:46,155] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,155] Elapsed iters 972000 inps 124000 outs 2
[2025-09-24 02:28:46,155] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,155] Elapsed iters 973000 inps 124000 outs 2
[2025-09-24 02:28:46,155] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,155] Elapsed iters 974000 inps 124000 outs 2
[2025-09-24 02:28:46,155] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,155] Elapsed iters 975000 inps 124000 outs 2
[2025-09-24 02:28:46,155] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,155] Elapsed iters 976000 inps 124000 outs 2
[2025-09-24 02:28:46,155] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,155] Elapsed iters 977000 inps 124000 outs 2
[2025-09-24 02:28:46,155] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,155] Elapsed iters 978000 inps 124000 outs 2
[2025-09-24 02:28:46,155] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,155] Elapsed iters 979000 inps 124000 outs 2
[2025-09-24 02:28:46,155] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,155] Elapsed iters 980000 inps 124000 outs 2
[2025-09-24 02:28:46,155] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,155] Elapsed iters 981000 inps 124000 outs 2
[2025-09-24 02:28:46,155] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,155] Elapsed iters 982000 inps 124000 outs 2
[2025-09-24 02:28:46,155] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,155] Elapsed iters 983000 inps 124000 outs 2
[2025-09-24 02:28:46,155] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,155] Elapsed iters 984000 inps 124000 outs 2
[2025-09-24 02:28:46,155] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,155] Elapsed iters 985000 inps 124000 outs 2
[2025-09-24 02:28:46,155] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,155] Elapsed iters 986000 inps 124000 outs 2
[2025-09-24 02:28:46,155] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,155] Elapsed iters 987000 inps 124000 outs 2
[2025-09-24 02:28:46,155] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,155] Elapsed iters 988000 inps 124000 outs 2
[2025-09-24 02:28:46,155] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,155] Elapsed iters 989000 inps 124000 outs 2
[2025-09-24 02:28:46,155] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,155] Elapsed iters 990000 inps 124000 outs 2
[2025-09-24 02:28:46,155] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,156] Elapsed iters 991000 inps 124000 outs 2
[2025-09-24 02:28:46,156] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,156] Elapsed iters 992000 inps 124000 outs 2
[2025-09-24 02:28:46,156] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,156] Elapsed iters 993000 inps 124000 outs 2
[2025-09-24 02:28:46,156] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,156] Elapsed iters 994000 inps 124000 outs 2
[2025-09-24 02:28:46,156] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,156] Elapsed iters 995000 inps 124000 outs 2
[2025-09-24 02:28:46,156] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,156] Elapsed iters 996000 inps 124000 outs 2
[2025-09-24 02:28:46,156] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,156] Elapsed iters 997000 inps 124000 outs 2
[2025-09-24 02:28:46,156] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,156] Elapsed iters 998000 inps 124000 outs 2
[2025-09-24 02:28:46,156] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,156] Elapsed iters 999000 inps 124000 outs 2
[2025-09-24 02:28:46,156] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,156] Elapsed iters 1000000 inps 124000 outs 2
[2025-09-24 02:28:46,156] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,156] Elapsed iters 1001000 inps 124000 outs 2
[2025-09-24 02:28:46,156] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,156] Elapsed iters 1002000 inps 124000 outs 2
[2025-09-24 02:28:46,156] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,156] Elapsed iters 1003000 inps 124000 outs 2
[2025-09-24 02:28:46,156] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,156] Elapsed iters 1004000 inps 124000 outs 2
[2025-09-24 02:28:46,156] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,156] Elapsed iters 1005000 inps 124000 outs 2
[2025-09-24 02:28:46,156] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,156] Elapsed iters 1006000 inps 124000 outs 2
[2025-09-24 02:28:46,156] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,156] Elapsed iters 1007000 inps 124000 outs 2
[2025-09-24 02:28:46,156] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,156] Elapsed iters 1008000 inps 124000 outs 2
[2025-09-24 02:28:46,156] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,156] Elapsed iters 1009000 inps 124000 outs 2
[2025-09-24 02:28:46,156] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,156] Elapsed iters 1010000 inps 124000 outs 2
[2025-09-24 02:28:46,156] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,156] Elapsed iters 1011000 inps 124000 outs 2
[2025-09-24 02:28:46,156] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,156] Elapsed iters 1012000 inps 124000 outs 2
[2025-09-24 02:28:46,156] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,156] Elapsed iters 1013000 inps 124000 outs 2
[2025-09-24 02:28:46,156] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,156] Elapsed iters 1014000 inps 124000 outs 2
[2025-09-24 02:28:46,156] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,156] Elapsed iters 1015000 inps 124000 outs 2
[2025-09-24 02:28:46,156] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,156] Elapsed iters 1016000 inps 124000 outs 2
[2025-09-24 02:28:46,156] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,156] Elapsed iters 1017000 inps 124000 outs 2
[2025-09-24 02:28:46,156] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,156] Elapsed iters 1018000 inps 124000 outs 2
[2025-09-24 02:28:46,156] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,156] Elapsed iters 1019000 inps 124000 outs 2
[2025-09-24 02:28:46,156] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,156] Elapsed iters 1020000 inps 124000 outs 2
[2025-09-24 02:28:46,156] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,157] Elapsed iters 1021000 inps 124000 outs 2
[2025-09-24 02:28:46,157] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,157] Elapsed iters 1022000 inps 124000 outs 2
[2025-09-24 02:28:46,157] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,157] Elapsed iters 1023000 inps 124000 outs 2
[2025-09-24 02:28:46,157] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,157] Elapsed iters 1024000 inps 124000 outs 2
[2025-09-24 02:28:46,157] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,157] Elapsed iters 1025000 inps 124000 outs 2
[2025-09-24 02:28:46,157] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,157] Elapsed iters 1026000 inps 124000 outs 2
[2025-09-24 02:28:46,157] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,157] Elapsed iters 1027000 inps 124000 outs 2
[2025-09-24 02:28:46,157] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,157] Elapsed iters 1028000 inps 124000 outs 2
[2025-09-24 02:28:46,157] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,157] Elapsed iters 1029000 inps 124000 outs 2
[2025-09-24 02:28:46,157] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,157] Elapsed iters 1030000 inps 124000 outs 2
[2025-09-24 02:28:46,157] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,157] Elapsed iters 1031000 inps 124000 outs 2
[2025-09-24 02:28:46,157] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,157] Elapsed iters 1032000 inps 124000 outs 2
[2025-09-24 02:28:46,157] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,157] Elapsed iters 1033000 inps 124000 outs 2
[2025-09-24 02:28:46,157] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,157] Elapsed iters 1034000 inps 124000 outs 2
[2025-09-24 02:28:46,157] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,157] Elapsed iters 1035000 inps 124000 outs 2
[2025-09-24 02:28:46,157] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,157] Elapsed iters 1036000 inps 124000 outs 2
[2025-09-24 02:28:46,157] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,157] Elapsed iters 1037000 inps 124000 outs 2
[2025-09-24 02:28:46,157] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,157] Elapsed iters 1038000 inps 124000 outs 2
[2025-09-24 02:28:46,157] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,157] Elapsed iters 1039000 inps 124000 outs 2
[2025-09-24 02:28:46,157] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,157] Elapsed iters 1040000 inps 124000 outs 2
[2025-09-24 02:28:46,157] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,157] Elapsed iters 1041000 inps 124000 outs 2
[2025-09-24 02:28:46,157] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,157] Elapsed iters 1042000 inps 124000 outs 2
[2025-09-24 02:28:46,157] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,157] Elapsed iters 1043000 inps 124000 outs 2
[2025-09-24 02:28:46,157] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,157] Elapsed iters 1044000 inps 124000 outs 2
[2025-09-24 02:28:46,157] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,157] Elapsed iters 1045000 inps 124000 outs 2
[2025-09-24 02:28:46,157] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,157] Elapsed iters 1046000 inps 124000 outs 2
[2025-09-24 02:28:46,157] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,157] Elapsed iters 1047000 inps 124000 outs 2
[2025-09-24 02:28:46,157] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,157] Elapsed iters 1048000 inps 124000 outs 2
[2025-09-24 02:28:46,157] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,157] Elapsed iters 1049000 inps 124000 outs 2
[2025-09-24 02:28:46,157] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,157] Elapsed iters 1050000 inps 124000 outs 2
[2025-09-24 02:28:46,158] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,158] Elapsed iters 1051000 inps 124000 outs 2
[2025-09-24 02:28:46,158] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,158] Elapsed iters 1052000 inps 124000 outs 2
[2025-09-24 02:28:46,158] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,158] Elapsed iters 1053000 inps 124000 outs 2
[2025-09-24 02:28:46,158] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,158] Elapsed iters 1054000 inps 124000 outs 2
[2025-09-24 02:28:46,158] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,158] Elapsed iters 1055000 inps 124000 outs 2
[2025-09-24 02:28:46,158] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,158] Elapsed iters 1056000 inps 124000 outs 2
[2025-09-24 02:28:46,158] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,158] Elapsed iters 1057000 inps 124000 outs 2
[2025-09-24 02:28:46,158] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,158] Elapsed iters 1058000 inps 124000 outs 2
[2025-09-24 02:28:46,158] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,158] Elapsed iters 1059000 inps 124000 outs 2
[2025-09-24 02:28:46,158] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,158] Elapsed iters 1060000 inps 124000 outs 2
[2025-09-24 02:28:46,158] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,158] Elapsed iters 1061000 inps 124000 outs 2
[2025-09-24 02:28:46,158] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,158] Elapsed iters 1062000 inps 124000 outs 2
[2025-09-24 02:28:46,158] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,158] Elapsed iters 1063000 inps 124000 outs 2
[2025-09-24 02:28:46,158] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,158] Elapsed iters 1064000 inps 124000 outs 2
[2025-09-24 02:28:46,158] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,158] Elapsed iters 1065000 inps 124000 outs 2
[2025-09-24 02:28:46,158] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,158] Elapsed iters 1066000 inps 124000 outs 2
[2025-09-24 02:28:46,158] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,158] Elapsed iters 1067000 inps 124000 outs 2
[2025-09-24 02:28:46,158] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,158] Elapsed iters 1068000 inps 124000 outs 2
[2025-09-24 02:28:46,158] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,158] Elapsed iters 1069000 inps 124000 outs 2
[2025-09-24 02:28:46,158] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,158] Elapsed iters 1070000 inps 124000 outs 2
[2025-09-24 02:28:46,158] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,158] Elapsed iters 1071000 inps 124000 outs 2
[2025-09-24 02:28:46,158] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,158] Elapsed iters 1072000 inps 124000 outs 2
[2025-09-24 02:28:46,158] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,158] Elapsed iters 1073000 inps 124000 outs 2
[2025-09-24 02:28:46,158] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,158] Elapsed iters 1074000 inps 124000 outs 2
[2025-09-24 02:28:46,158] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,158] Elapsed iters 1075000 inps 124000 outs 2
[2025-09-24 02:28:46,158] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,158] Elapsed iters 1076000 inps 124000 outs 2
[2025-09-24 02:28:46,158] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,158] Elapsed iters 1077000 inps 124000 outs 2
[2025-09-24 02:28:46,158] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,158] Elapsed iters 1078000 inps 124000 outs 2
[2025-09-24 02:28:46,158] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,158] Elapsed iters 1079000 inps 124000 outs 2
[2025-09-24 02:28:46,159] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,159] Elapsed iters 1080000 inps 124000 outs 2
[2025-09-24 02:28:46,159] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,159] Elapsed iters 1081000 inps 124000 outs 2
[2025-09-24 02:28:46,159] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,159] Elapsed iters 1082000 inps 124000 outs 2
[2025-09-24 02:28:46,159] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,159] Elapsed iters 1083000 inps 124000 outs 2
[2025-09-24 02:28:46,159] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,159] Elapsed iters 1084000 inps 124000 outs 2
[2025-09-24 02:28:46,159] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,159] Elapsed iters 1085000 inps 124000 outs 2
[2025-09-24 02:28:46,159] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,159] Elapsed iters 1086000 inps 124000 outs 2
[2025-09-24 02:28:46,159] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,159] Elapsed iters 1087000 inps 124000 outs 2
[2025-09-24 02:28:46,159] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,159] Elapsed iters 1088000 inps 124000 outs 2
[2025-09-24 02:28:46,159] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,159] Elapsed iters 1089000 inps 124000 outs 2
[2025-09-24 02:28:46,159] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,159] Elapsed iters 1090000 inps 124000 outs 2
[2025-09-24 02:28:46,159] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,159] Elapsed iters 1091000 inps 124000 outs 2
[2025-09-24 02:28:46,159] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,159] Elapsed iters 1092000 inps 124000 outs 2
[2025-09-24 02:28:46,159] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,159] Elapsed iters 1093000 inps 124000 outs 2
[2025-09-24 02:28:46,159] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,159] Elapsed iters 1094000 inps 124000 outs 2
[2025-09-24 02:28:46,159] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,159] Elapsed iters 1095000 inps 124000 outs 2
[2025-09-24 02:28:46,159] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,159] Elapsed iters 1096000 inps 124000 outs 2
[2025-09-24 02:28:46,159] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,159] Elapsed iters 1097000 inps 124000 outs 2
[2025-09-24 02:28:46,159] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,159] Elapsed iters 1098000 inps 124000 outs 2
[2025-09-24 02:28:46,159] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,159] Elapsed iters 1099000 inps 124000 outs 2
[2025-09-24 02:28:46,159] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,159] Elapsed iters 1100000 inps 124000 outs 2
[2025-09-24 02:28:46,159] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,159] Elapsed iters 1101000 inps 124000 outs 2
[2025-09-24 02:28:46,159] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,159] Elapsed iters 1102000 inps 124000 outs 2
[2025-09-24 02:28:46,159] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,159] Elapsed iters 1103000 inps 124000 outs 2
[2025-09-24 02:28:46,159] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,159] Elapsed iters 1104000 inps 124000 outs 2
[2025-09-24 02:28:46,159] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,159] Elapsed iters 1105000 inps 124000 outs 2
[2025-09-24 02:28:46,159] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,159] Elapsed iters 1106000 inps 124000 outs 2
[2025-09-24 02:28:46,159] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,159] Elapsed iters 1107000 inps 124000 outs 2
[2025-09-24 02:28:46,159] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,159] Elapsed iters 1108000 inps 124000 outs 2
[2025-09-24 02:28:46,159] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,160] Elapsed iters 1109000 inps 124000 outs 2
[2025-09-24 02:28:46,160] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,160] Elapsed iters 1110000 inps 124000 outs 2
[2025-09-24 02:28:46,160] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,160] Elapsed iters 1111000 inps 124000 outs 2
[2025-09-24 02:28:46,160] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,160] Elapsed iters 1112000 inps 124000 outs 2
[2025-09-24 02:28:46,160] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,160] Elapsed iters 1113000 inps 124000 outs 2
[2025-09-24 02:28:46,160] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,160] Elapsed iters 1114000 inps 124000 outs 2
[2025-09-24 02:28:46,160] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,160] Elapsed iters 1115000 inps 124000 outs 2
[2025-09-24 02:28:46,160] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,160] Elapsed iters 1116000 inps 124000 outs 2
[2025-09-24 02:28:46,160] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,160] Elapsed iters 1117000 inps 124000 outs 2
[2025-09-24 02:28:46,160] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,160] Elapsed iters 1118000 inps 124000 outs 2
[2025-09-24 02:28:46,160] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,160] Elapsed iters 1119000 inps 124000 outs 2
[2025-09-24 02:28:46,160] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,160] Elapsed iters 1120000 inps 124000 outs 2
[2025-09-24 02:28:46,160] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,160] Elapsed iters 1121000 inps 124000 outs 2
[2025-09-24 02:28:46,160] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,160] Elapsed iters 1122000 inps 124000 outs 2
[2025-09-24 02:28:46,160] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,160] Elapsed iters 1123000 inps 124000 outs 2
[2025-09-24 02:28:46,160] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,160] Elapsed iters 1124000 inps 124000 outs 2
[2025-09-24 02:28:46,160] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,160] Elapsed iters 1125000 inps 124000 outs 2
[2025-09-24 02:28:46,160] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,160] Elapsed iters 1126000 inps 124000 outs 2
[2025-09-24 02:28:46,160] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,160] Elapsed iters 1127000 inps 124000 outs 2
[2025-09-24 02:28:46,160] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,160] Elapsed iters 1128000 inps 124000 outs 2
[2025-09-24 02:28:46,160] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,160] Elapsed iters 1129000 inps 124000 outs 2
[2025-09-24 02:28:46,160] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,160] Elapsed iters 1130000 inps 124000 outs 2
[2025-09-24 02:28:46,160] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,160] Elapsed iters 1131000 inps 124000 outs 2
[2025-09-24 02:28:46,160] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,160] Elapsed iters 1132000 inps 124000 outs 2
[2025-09-24 02:28:46,160] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,160] Elapsed iters 1133000 inps 124000 outs 2
[2025-09-24 02:28:46,160] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,160] Elapsed iters 1134000 inps 124000 outs 2
[2025-09-24 02:28:46,160] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,160] Elapsed iters 1135000 inps 124000 outs 2
[2025-09-24 02:28:46,160] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,160] Elapsed iters 1136000 inps 124000 outs 2
[2025-09-24 02:28:46,160] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,160] Elapsed iters 1137000 inps 124000 outs 2
[2025-09-24 02:28:46,161] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,161] Elapsed iters 1138000 inps 124000 outs 2
[2025-09-24 02:28:46,161] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,161] Elapsed iters 1139000 inps 124000 outs 2
[2025-09-24 02:28:46,161] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,161] Elapsed iters 1140000 inps 124000 outs 2
[2025-09-24 02:28:46,161] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,161] Elapsed iters 1141000 inps 124000 outs 2
[2025-09-24 02:28:46,161] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,161] Elapsed iters 1142000 inps 124000 outs 2
[2025-09-24 02:28:46,161] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,161] Elapsed iters 1143000 inps 124000 outs 2
[2025-09-24 02:28:46,161] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,161] Elapsed iters 1144000 inps 124000 outs 2
[2025-09-24 02:28:46,161] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,161] Elapsed iters 1145000 inps 124000 outs 2
[2025-09-24 02:28:46,161] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,161] Elapsed iters 1146000 inps 124000 outs 2
[2025-09-24 02:28:46,161] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,161] Elapsed iters 1147000 inps 124000 outs 2
[2025-09-24 02:28:46,161] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,161] Elapsed iters 1148000 inps 124000 outs 2
[2025-09-24 02:28:46,161] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,161] Elapsed iters 1149000 inps 124000 outs 2
[2025-09-24 02:28:46,161] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,161] Elapsed iters 1150000 inps 124000 outs 2
[2025-09-24 02:28:46,161] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,161] Elapsed iters 1151000 inps 124000 outs 2
[2025-09-24 02:28:46,161] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,161] Elapsed iters 1152000 inps 124000 outs 2
[2025-09-24 02:28:46,161] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,161] Elapsed iters 1153000 inps 124000 outs 2
[2025-09-24 02:28:46,161] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,161] Elapsed iters 1154000 inps 124000 outs 2
[2025-09-24 02:28:46,161] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,161] Elapsed iters 1155000 inps 124000 outs 2
[2025-09-24 02:28:46,161] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,161] Elapsed iters 1156000 inps 124000 outs 2
[2025-09-24 02:28:46,161] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,161] Elapsed iters 1157000 inps 124000 outs 2
[2025-09-24 02:28:46,161] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,161] Elapsed iters 1158000 inps 124000 outs 2
[2025-09-24 02:28:46,161] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,161] Elapsed iters 1159000 inps 124000 outs 2
[2025-09-24 02:28:46,161] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,161] Elapsed iters 1160000 inps 124000 outs 2
[2025-09-24 02:28:46,161] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,161] Elapsed iters 1161000 inps 124000 outs 2
[2025-09-24 02:28:46,161] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,161] Elapsed iters 1162000 inps 124000 outs 2
[2025-09-24 02:28:46,161] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,161] Elapsed iters 1163000 inps 124000 outs 2
[2025-09-24 02:28:46,161] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,161] Elapsed iters 1164000 inps 124000 outs 2
[2025-09-24 02:28:46,161] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,162] Elapsed iters 1165000 inps 124000 outs 2
[2025-09-24 02:28:46,162] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,162] Elapsed iters 1166000 inps 124000 outs 2
[2025-09-24 02:28:46,162] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,162] Elapsed iters 1167000 inps 124000 outs 2
[2025-09-24 02:28:46,162] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,162] Elapsed iters 1168000 inps 124000 outs 2
[2025-09-24 02:28:46,162] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,162] Elapsed iters 1169000 inps 124000 outs 2
[2025-09-24 02:28:46,162] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,162] Elapsed iters 1170000 inps 124000 outs 2
[2025-09-24 02:28:46,162] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,162] Elapsed iters 1171000 inps 124000 outs 2
[2025-09-24 02:28:46,162] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,162] Elapsed iters 1172000 inps 124000 outs 2
[2025-09-24 02:28:46,162] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,162] Elapsed iters 1173000 inps 124000 outs 2
[2025-09-24 02:28:46,162] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,162] Elapsed iters 1174000 inps 124000 outs 2
[2025-09-24 02:28:46,162] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,162] Elapsed iters 1175000 inps 124000 outs 2
[2025-09-24 02:28:46,162] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,162] Elapsed iters 1176000 inps 124000 outs 2
[2025-09-24 02:28:46,162] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,162] Elapsed iters 1177000 inps 124000 outs 2
[2025-09-24 02:28:46,162] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,162] Elapsed iters 1178000 inps 124000 outs 2
[2025-09-24 02:28:46,162] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,162] Elapsed iters 1179000 inps 124000 outs 2
[2025-09-24 02:28:46,162] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,162] Elapsed iters 1180000 inps 124000 outs 2
[2025-09-24 02:28:46,162] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,162] Elapsed iters 1181000 inps 124000 outs 2
[2025-09-24 02:28:46,162] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,162] Elapsed iters 1182000 inps 124000 outs 2
[2025-09-24 02:28:46,162] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,162] Elapsed iters 1183000 inps 124000 outs 2
[2025-09-24 02:28:46,162] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,162] Elapsed iters 1184000 inps 124000 outs 2
[2025-09-24 02:28:46,162] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,162] Elapsed iters 1185000 inps 124000 outs 2
[2025-09-24 02:28:46,162] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,162] Elapsed iters 1186000 inps 124000 outs 2
[2025-09-24 02:28:46,162] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,162] Elapsed iters 1187000 inps 124000 outs 2
[2025-09-24 02:28:46,162] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,162] Elapsed iters 1188000 inps 124000 outs 2
[2025-09-24 02:28:46,162] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,162] Elapsed iters 1189000 inps 124000 outs 2
[2025-09-24 02:28:46,162] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,162] Elapsed iters 1190000 inps 124000 outs 2
[2025-09-24 02:28:46,162] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,162] Elapsed iters 1191000 inps 124000 outs 2
[2025-09-24 02:28:46,162] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,162] Elapsed iters 1192000 inps 124000 outs 2
[2025-09-24 02:28:46,162] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,162] Elapsed iters 1193000 inps 124000 outs 2
[2025-09-24 02:28:46,162] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,163] Elapsed iters 1194000 inps 124000 outs 2
[2025-09-24 02:28:46,163] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,163] Elapsed iters 1195000 inps 124000 outs 2
[2025-09-24 02:28:46,163] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,163] Elapsed iters 1196000 inps 124000 outs 2
[2025-09-24 02:28:46,163] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,163] Elapsed iters 1197000 inps 124000 outs 2
[2025-09-24 02:28:46,163] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,163] Elapsed iters 1198000 inps 124000 outs 2
[2025-09-24 02:28:46,163] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,163] Elapsed iters 1199000 inps 124000 outs 2
[2025-09-24 02:28:46,163] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,163] Elapsed iters 1200000 inps 124000 outs 2
[2025-09-24 02:28:46,163] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,163] Elapsed iters 1201000 inps 124000 outs 2
[2025-09-24 02:28:46,163] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,163] Elapsed iters 1202000 inps 124000 outs 2
[2025-09-24 02:28:46,163] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,163] Elapsed iters 1203000 inps 124000 outs 2
[2025-09-24 02:28:46,163] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,163] Elapsed iters 1204000 inps 124000 outs 2
[2025-09-24 02:28:46,163] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,163] Elapsed iters 1205000 inps 124000 outs 2
[2025-09-24 02:28:46,163] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,163] Elapsed iters 1206000 inps 124000 outs 2
[2025-09-24 02:28:46,163] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,163] Elapsed iters 1207000 inps 124000 outs 2
[2025-09-24 02:28:46,163] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,163] Elapsed iters 1208000 inps 124000 outs 2
[2025-09-24 02:28:46,163] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,163] Elapsed iters 1209000 inps 124000 outs 2
[2025-09-24 02:28:46,163] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,163] Elapsed iters 1210000 inps 124000 outs 2
[2025-09-24 02:28:46,163] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,163] Elapsed iters 1211000 inps 124000 outs 2
[2025-09-24 02:28:46,163] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,163] Elapsed iters 1212000 inps 124000 outs 2
[2025-09-24 02:28:46,163] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,163] Elapsed iters 1213000 inps 124000 outs 2
[2025-09-24 02:28:46,163] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,163] Elapsed iters 1214000 inps 124000 outs 2
[2025-09-24 02:28:46,163] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,163] Elapsed iters 1215000 inps 124000 outs 2
[2025-09-24 02:28:46,163] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,163] Elapsed iters 1216000 inps 124000 outs 2
[2025-09-24 02:28:46,163] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,163] Elapsed iters 1217000 inps 124000 outs 2
[2025-09-24 02:28:46,163] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,163] Elapsed iters 1218000 inps 124000 outs 2
[2025-09-24 02:28:46,163] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,163] Elapsed iters 1219000 inps 124000 outs 2
[2025-09-24 02:28:46,163] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,163] Elapsed iters 1220000 inps 124000 outs 2
[2025-09-24 02:28:46,163] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,163] Elapsed iters 1221000 inps 124000 outs 2
[2025-09-24 02:28:46,163] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,163] Elapsed iters 1222000 inps 124000 outs 2
[2025-09-24 02:28:46,163] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,164] Elapsed iters 1223000 inps 124000 outs 2
[2025-09-24 02:28:46,164] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,164] Elapsed iters 1224000 inps 124000 outs 2
[2025-09-24 02:28:46,164] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,164] Elapsed iters 1225000 inps 124000 outs 2
[2025-09-24 02:28:46,164] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,164] Elapsed iters 1226000 inps 124000 outs 2
[2025-09-24 02:28:46,164] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,164] Elapsed iters 1227000 inps 124000 outs 2
[2025-09-24 02:28:46,164] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,164] Elapsed iters 1228000 inps 124000 outs 2
[2025-09-24 02:28:46,164] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,164] Elapsed iters 1229000 inps 124000 outs 2
[2025-09-24 02:28:46,164] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,164] Elapsed iters 1230000 inps 124000 outs 2
[2025-09-24 02:28:46,164] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,164] Elapsed iters 1231000 inps 124000 outs 2
[2025-09-24 02:28:46,164] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,164] Elapsed iters 1232000 inps 124000 outs 2
[2025-09-24 02:28:46,164] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,164] Elapsed iters 1233000 inps 124000 outs 2
[2025-09-24 02:28:46,164] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,164] Elapsed iters 1234000 inps 124000 outs 2
[2025-09-24 02:28:46,164] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,164] Elapsed iters 1235000 inps 124000 outs 2
[2025-09-24 02:28:46,164] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,164] Elapsed iters 1236000 inps 124000 outs 2
[2025-09-24 02:28:46,164] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,164] Elapsed iters 1237000 inps 124000 outs 2
[2025-09-24 02:28:46,164] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,164] Elapsed iters 1238000 inps 124000 outs 2
[2025-09-24 02:28:46,164] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,164] Elapsed iters 1239000 inps 124000 outs 2
[2025-09-24 02:28:46,164] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,164] Elapsed iters 1240000 inps 124000 outs 2
[2025-09-24 02:28:46,164] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,164] Elapsed iters 1241000 inps 124000 outs 2
[2025-09-24 02:28:46,164] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,164] Elapsed iters 1242000 inps 124000 outs 2
[2025-09-24 02:28:46,164] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,164] Elapsed iters 1243000 inps 124000 outs 2
[2025-09-24 02:28:46,164] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,164] Elapsed iters 1244000 inps 124000 outs 2
[2025-09-24 02:28:46,164] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,164] Elapsed iters 1245000 inps 124000 outs 2
[2025-09-24 02:28:46,164] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,164] Elapsed iters 1246000 inps 124000 outs 2
[2025-09-24 02:28:46,164] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,164] Elapsed iters 1247000 inps 124000 outs 2
[2025-09-24 02:28:46,164] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,164] Elapsed iters 1248000 inps 124000 outs 2
[2025-09-24 02:28:46,164] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,164] Elapsed iters 1249000 inps 124000 outs 2
[2025-09-24 02:28:46,164] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,164] Elapsed iters 1250000 inps 124000 outs 2
[2025-09-24 02:28:46,164] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,164] Elapsed iters 1251000 inps 124000 outs 2
[2025-09-24 02:28:46,165] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,165] Elapsed iters 1252000 inps 124000 outs 2
[2025-09-24 02:28:46,165] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,165] Elapsed iters 1253000 inps 124000 outs 2
[2025-09-24 02:28:46,165] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,165] Elapsed iters 1254000 inps 124000 outs 2
[2025-09-24 02:28:46,165] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,165] Elapsed iters 1255000 inps 124000 outs 2
[2025-09-24 02:28:46,165] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,165] Elapsed iters 1256000 inps 124000 outs 2
[2025-09-24 02:28:46,165] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,165] Elapsed iters 1257000 inps 124000 outs 2
[2025-09-24 02:28:46,165] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,165] Elapsed iters 1258000 inps 124000 outs 2
[2025-09-24 02:28:46,165] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,165] Elapsed iters 1259000 inps 124000 outs 2
[2025-09-24 02:28:46,165] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,165] Elapsed iters 1260000 inps 124000 outs 2
[2025-09-24 02:28:46,165] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,165] Elapsed iters 1261000 inps 124000 outs 2
[2025-09-24 02:28:46,165] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,165] Elapsed iters 1262000 inps 124000 outs 2
[2025-09-24 02:28:46,165] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,165] Elapsed iters 1263000 inps 124000 outs 2
[2025-09-24 02:28:46,165] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,165] Elapsed iters 1264000 inps 124000 outs 2
[2025-09-24 02:28:46,165] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,165] Elapsed iters 1265000 inps 124000 outs 2
[2025-09-24 02:28:46,165] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,165] Elapsed iters 1266000 inps 124000 outs 2
[2025-09-24 02:28:46,165] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,165] Elapsed iters 1267000 inps 124000 outs 2
[2025-09-24 02:28:46,165] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,165] Elapsed iters 1268000 inps 124000 outs 2
[2025-09-24 02:28:46,165] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,165] Elapsed iters 1269000 inps 124000 outs 2
[2025-09-24 02:28:46,165] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,165] Elapsed iters 1270000 inps 124000 outs 2
[2025-09-24 02:28:46,165] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,165] Elapsed iters 1271000 inps 124000 outs 2
[2025-09-24 02:28:46,165] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,165] Elapsed iters 1272000 inps 124000 outs 2
[2025-09-24 02:28:46,165] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,165] Elapsed iters 1273000 inps 124000 outs 2
[2025-09-24 02:28:46,165] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,165] Elapsed iters 1274000 inps 124000 outs 2
[2025-09-24 02:28:46,165] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,165] Elapsed iters 1275000 inps 124000 outs 2
[2025-09-24 02:28:46,165] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,165] Elapsed iters 1276000 inps 124000 outs 2
[2025-09-24 02:28:46,165] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,165] Elapsed iters 1277000 inps 124000 outs 2
[2025-09-24 02:28:46,165] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,165] Elapsed iters 1278000 inps 124000 outs 2
[2025-09-24 02:28:46,165] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,165] Elapsed iters 1279000 inps 124000 outs 2
[2025-09-24 02:28:46,165] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,166] Elapsed iters 1280000 inps 124000 outs 2
[2025-09-24 02:28:46,166] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,166] Elapsed iters 1281000 inps 124000 outs 2
[2025-09-24 02:28:46,166] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,166] Elapsed iters 1282000 inps 124000 outs 2
[2025-09-24 02:28:46,166] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,166] Elapsed iters 1283000 inps 124000 outs 2
[2025-09-24 02:28:46,166] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,166] Elapsed iters 1284000 inps 124000 outs 2
[2025-09-24 02:28:46,166] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,166] Elapsed iters 1285000 inps 124000 outs 2
[2025-09-24 02:28:46,166] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,166] Elapsed iters 1286000 inps 124000 outs 2
[2025-09-24 02:28:46,166] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,166] Elapsed iters 1287000 inps 124000 outs 2
[2025-09-24 02:28:46,166] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,166] Elapsed iters 1288000 inps 124000 outs 2
[2025-09-24 02:28:46,166] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,166] Elapsed iters 1289000 inps 124000 outs 2
[2025-09-24 02:28:46,166] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,166] Elapsed iters 1290000 inps 124000 outs 2
[2025-09-24 02:28:46,166] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,166] Elapsed iters 1291000 inps 124000 outs 2
[2025-09-24 02:28:46,166] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,166] Elapsed iters 1292000 inps 124000 outs 2
[2025-09-24 02:28:46,166] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,166] Elapsed iters 1293000 inps 124000 outs 2
[2025-09-24 02:28:46,166] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,166] Elapsed iters 1294000 inps 124000 outs 2
[2025-09-24 02:28:46,166] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,166] Elapsed iters 1295000 inps 124000 outs 2
[2025-09-24 02:28:46,166] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,166] Elapsed iters 1296000 inps 124000 outs 2
[2025-09-24 02:28:46,166] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,166] Elapsed iters 1297000 inps 124000 outs 2
[2025-09-24 02:28:46,166] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,166] Elapsed iters 1298000 inps 124000 outs 2
[2025-09-24 02:28:46,166] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,166] Elapsed iters 1299000 inps 124000 outs 2
[2025-09-24 02:28:46,166] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,166] Elapsed iters 1300000 inps 124000 outs 2
[2025-09-24 02:28:46,166] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,166] Elapsed iters 1301000 inps 124000 outs 2
[2025-09-24 02:28:46,166] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,166] Elapsed iters 1302000 inps 124000 outs 2
[2025-09-24 02:28:46,166] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,166] Elapsed iters 1303000 inps 124000 outs 2
[2025-09-24 02:28:46,166] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,166] Elapsed iters 1304000 inps 124000 outs 2
[2025-09-24 02:28:46,166] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,166] Elapsed iters 1305000 inps 124000 outs 2
[2025-09-24 02:28:46,166] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,166] Elapsed iters 1306000 inps 124000 outs 2
[2025-09-24 02:28:46,166] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,166] Elapsed iters 1307000 inps 124000 outs 2
[2025-09-24 02:28:46,166] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,166] Elapsed iters 1308000 inps 124000 outs 2
[2025-09-24 02:28:46,166] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,167] Elapsed iters 1309000 inps 124000 outs 2
[2025-09-24 02:28:46,167] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,167] Elapsed iters 1310000 inps 124000 outs 2
[2025-09-24 02:28:46,167] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,167] Elapsed iters 1311000 inps 124000 outs 2
[2025-09-24 02:28:46,167] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,167] Elapsed iters 1312000 inps 124000 outs 2
[2025-09-24 02:28:46,167] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,167] Elapsed iters 1313000 inps 124000 outs 2
[2025-09-24 02:28:46,167] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,167] Elapsed iters 1314000 inps 124000 outs 2
[2025-09-24 02:28:46,167] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,167] Elapsed iters 1315000 inps 124000 outs 2
[2025-09-24 02:28:46,167] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,167] Elapsed iters 1316000 inps 124000 outs 2
[2025-09-24 02:28:46,167] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,167] Elapsed iters 1317000 inps 124000 outs 2
[2025-09-24 02:28:46,167] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,167] Elapsed iters 1318000 inps 124000 outs 2
[2025-09-24 02:28:46,167] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,167] Elapsed iters 1319000 inps 124000 outs 2
[2025-09-24 02:28:46,167] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,167] Elapsed iters 1320000 inps 124000 outs 2
[2025-09-24 02:28:46,167] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,167] Elapsed iters 1321000 inps 124000 outs 2
[2025-09-24 02:28:46,167] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,167] Elapsed iters 1322000 inps 124000 outs 2
[2025-09-24 02:28:46,167] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,167] Elapsed iters 1323000 inps 124000 outs 2
[2025-09-24 02:28:46,167] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,167] Elapsed iters 1324000 inps 124000 outs 2
[2025-09-24 02:28:46,167] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,167] Elapsed iters 1325000 inps 124000 outs 2
[2025-09-24 02:28:46,167] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,167] Elapsed iters 1326000 inps 124000 outs 2
[2025-09-24 02:28:46,167] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,167] Elapsed iters 1327000 inps 124000 outs 2
[2025-09-24 02:28:46,167] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,167] Elapsed iters 1328000 inps 124000 outs 2
[2025-09-24 02:28:46,167] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,167] Elapsed iters 1329000 inps 124000 outs 2
[2025-09-24 02:28:46,167] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,167] Elapsed iters 1330000 inps 124000 outs 2
[2025-09-24 02:28:46,167] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,167] Elapsed iters 1331000 inps 124000 outs 2
[2025-09-24 02:28:46,167] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,167] Elapsed iters 1332000 inps 124000 outs 2
[2025-09-24 02:28:46,167] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,167] Elapsed iters 1333000 inps 124000 outs 2
[2025-09-24 02:28:46,167] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,167] Elapsed iters 1334000 inps 124000 outs 2
[2025-09-24 02:28:46,167] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,167] Elapsed iters 1335000 inps 124000 outs 2
[2025-09-24 02:28:46,167] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,167] Elapsed iters 1336000 inps 124000 outs 2
[2025-09-24 02:28:46,167] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,167] Elapsed iters 1337000 inps 124000 outs 2
[2025-09-24 02:28:46,167] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,168] Elapsed iters 1338000 inps 124000 outs 2
[2025-09-24 02:28:46,168] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,168] Elapsed iters 1339000 inps 124000 outs 2
[2025-09-24 02:28:46,168] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,168] Elapsed iters 1340000 inps 124000 outs 2
[2025-09-24 02:28:46,168] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,168] Elapsed iters 1341000 inps 124000 outs 2
[2025-09-24 02:28:46,168] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,168] Elapsed iters 1342000 inps 124000 outs 2
[2025-09-24 02:28:46,168] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,168] Elapsed iters 1343000 inps 124000 outs 2
[2025-09-24 02:28:46,168] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,168] Elapsed iters 1344000 inps 124000 outs 2
[2025-09-24 02:28:46,168] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,168] Elapsed iters 1345000 inps 124000 outs 2
[2025-09-24 02:28:46,168] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,168] Elapsed iters 1346000 inps 124000 outs 2
[2025-09-24 02:28:46,168] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,168] Elapsed iters 1347000 inps 124000 outs 2
[2025-09-24 02:28:46,168] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,168] Elapsed iters 1348000 inps 124000 outs 2
[2025-09-24 02:28:46,168] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,168] Elapsed iters 1349000 inps 124000 outs 2
[2025-09-24 02:28:46,168] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,168] Elapsed iters 1350000 inps 124000 outs 2
[2025-09-24 02:28:46,168] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,168] Elapsed iters 1351000 inps 124000 outs 2
[2025-09-24 02:28:46,168] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,168] Elapsed iters 1352000 inps 124000 outs 2
[2025-09-24 02:28:46,168] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,168] Elapsed iters 1353000 inps 124000 outs 2
[2025-09-24 02:28:46,168] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,168] Elapsed iters 1354000 inps 124000 outs 2
[2025-09-24 02:28:46,168] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,168] Elapsed iters 1355000 inps 124000 outs 2
[2025-09-24 02:28:46,168] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,168] Elapsed iters 1356000 inps 124000 outs 2
[2025-09-24 02:28:46,168] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,168] Elapsed iters 1357000 inps 124000 outs 2
[2025-09-24 02:28:46,168] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,168] Elapsed iters 1358000 inps 124000 outs 2
[2025-09-24 02:28:46,168] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,168] Elapsed iters 1359000 inps 124000 outs 2
[2025-09-24 02:28:46,168] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,168] Elapsed iters 1360000 inps 124000 outs 2
[2025-09-24 02:28:46,168] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,168] Elapsed iters 1361000 inps 124000 outs 2
[2025-09-24 02:28:46,168] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,168] Elapsed iters 1362000 inps 124000 outs 2
[2025-09-24 02:28:46,168] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,168] Elapsed iters 1363000 inps 124000 outs 2
[2025-09-24 02:28:46,168] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,168] Elapsed iters 1364000 inps 124000 outs 2
[2025-09-24 02:28:46,168] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,168] Elapsed iters 1365000 inps 124000 outs 2
[2025-09-24 02:28:46,168] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,168] Elapsed iters 1366000 inps 124000 outs 2
[2025-09-24 02:28:46,168] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,169] Elapsed iters 1367000 inps 124000 outs 2
[2025-09-24 02:28:46,169] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,169] Elapsed iters 1368000 inps 124000 outs 2
[2025-09-24 02:28:46,169] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,169] Elapsed iters 1369000 inps 124000 outs 2
[2025-09-24 02:28:46,169] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,169] Elapsed iters 1370000 inps 124000 outs 2
[2025-09-24 02:28:46,169] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,169] Elapsed iters 1371000 inps 124000 outs 2
[2025-09-24 02:28:46,169] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,169] Elapsed iters 1372000 inps 124000 outs 2
[2025-09-24 02:28:46,169] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,169] Elapsed iters 1373000 inps 124000 outs 2
[2025-09-24 02:28:46,169] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,169] Elapsed iters 1374000 inps 124000 outs 2
[2025-09-24 02:28:46,169] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,169] Elapsed iters 1375000 inps 124000 outs 2
[2025-09-24 02:28:46,169] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,169] Elapsed iters 1376000 inps 124000 outs 2
[2025-09-24 02:28:46,169] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,169] Elapsed iters 1377000 inps 124000 outs 2
[2025-09-24 02:28:46,169] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,169] Elapsed iters 1378000 inps 124000 outs 2
[2025-09-24 02:28:46,169] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,169] Elapsed iters 1379000 inps 124000 outs 2
[2025-09-24 02:28:46,169] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,169] Elapsed iters 1380000 inps 124000 outs 2
[2025-09-24 02:28:46,169] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,169] Elapsed iters 1381000 inps 124000 outs 2
[2025-09-24 02:28:46,169] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,169] Elapsed iters 1382000 inps 124000 outs 2
[2025-09-24 02:28:46,169] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,169] Elapsed iters 1383000 inps 124000 outs 2
[2025-09-24 02:28:46,169] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,169] Elapsed iters 1384000 inps 124000 outs 2
[2025-09-24 02:28:46,169] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,169] Elapsed iters 1385000 inps 124000 outs 2
[2025-09-24 02:28:46,169] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,169] Elapsed iters 1386000 inps 124000 outs 2
[2025-09-24 02:28:46,169] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,169] Elapsed iters 1387000 inps 124000 outs 2
[2025-09-24 02:28:46,169] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,169] Elapsed iters 1388000 inps 124000 outs 2
[2025-09-24 02:28:46,169] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,169] Elapsed iters 1389000 inps 124000 outs 2
[2025-09-24 02:28:46,169] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,169] Elapsed iters 1390000 inps 124000 outs 2
[2025-09-24 02:28:46,169] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,169] Elapsed iters 1391000 inps 124000 outs 2
[2025-09-24 02:28:46,169] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,169] Elapsed iters 1392000 inps 124000 outs 2
[2025-09-24 02:28:46,169] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,169] Elapsed iters 1393000 inps 124000 outs 2
[2025-09-24 02:28:46,169] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,169] Elapsed iters 1394000 inps 124000 outs 2
[2025-09-24 02:28:46,169] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,169] Elapsed iters 1395000 inps 124000 outs 2
[2025-09-24 02:28:46,169] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,170] Elapsed iters 1396000 inps 124000 outs 2
[2025-09-24 02:28:46,170] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,170] Elapsed iters 1397000 inps 124000 outs 2
[2025-09-24 02:28:46,170] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,170] Elapsed iters 1398000 inps 124000 outs 2
[2025-09-24 02:28:46,170] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,170] Elapsed iters 1399000 inps 124000 outs 2
[2025-09-24 02:28:46,170] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,170] Elapsed iters 1400000 inps 124000 outs 2
[2025-09-24 02:28:46,170] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,170] Elapsed iters 1401000 inps 124000 outs 2
[2025-09-24 02:28:46,170] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,170] Elapsed iters 1402000 inps 124000 outs 2
[2025-09-24 02:28:46,170] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,170] Elapsed iters 1403000 inps 124000 outs 2
[2025-09-24 02:28:46,170] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,170] Elapsed iters 1404000 inps 124000 outs 2
[2025-09-24 02:28:46,170] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,170] Elapsed iters 1405000 inps 124000 outs 2
[2025-09-24 02:28:46,170] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,170] Elapsed iters 1406000 inps 124000 outs 2
[2025-09-24 02:28:46,170] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,170] Elapsed iters 1407000 inps 124000 outs 2
[2025-09-24 02:28:46,170] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,170] Elapsed iters 1408000 inps 124000 outs 2
[2025-09-24 02:28:46,170] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,170] Elapsed iters 1409000 inps 124000 outs 2
[2025-09-24 02:28:46,170] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,170] Elapsed iters 1410000 inps 124000 outs 2
[2025-09-24 02:28:46,170] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,170] Elapsed iters 1411000 inps 124000 outs 2
[2025-09-24 02:28:46,170] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,170] Elapsed iters 1412000 inps 124000 outs 2
[2025-09-24 02:28:46,170] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,170] Elapsed iters 1413000 inps 124000 outs 2
[2025-09-24 02:28:46,170] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,170] Elapsed iters 1414000 inps 124000 outs 2
[2025-09-24 02:28:46,170] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,170] Elapsed iters 1415000 inps 124000 outs 2
[2025-09-24 02:28:46,170] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,170] Elapsed iters 1416000 inps 124000 outs 2
[2025-09-24 02:28:46,170] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,170] Elapsed iters 1417000 inps 124000 outs 2
[2025-09-24 02:28:46,170] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,170] Elapsed iters 1418000 inps 124000 outs 2
[2025-09-24 02:28:46,170] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,170] Elapsed iters 1419000 inps 124000 outs 2
[2025-09-24 02:28:46,170] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,170] Elapsed iters 1420000 inps 124000 outs 2
[2025-09-24 02:28:46,170] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,170] Elapsed iters 1421000 inps 124000 outs 2
[2025-09-24 02:28:46,170] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,170] Elapsed iters 1422000 inps 124000 outs 2
[2025-09-24 02:28:46,170] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,170] Elapsed iters 1423000 inps 124000 outs 2
[2025-09-24 02:28:46,170] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,170] Elapsed iters 1424000 inps 124000 outs 2
[2025-09-24 02:28:46,170] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,171] Elapsed iters 1425000 inps 124000 outs 2
[2025-09-24 02:28:46,171] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,171] Elapsed iters 1426000 inps 124000 outs 2
[2025-09-24 02:28:46,171] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,171] Elapsed iters 1427000 inps 124000 outs 2
[2025-09-24 02:28:46,171] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,171] Elapsed iters 1428000 inps 124000 outs 2
[2025-09-24 02:28:46,171] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,171] Elapsed iters 1429000 inps 124000 outs 3
[2025-09-24 02:28:46,171] Elapsed since last report = 0[s]
[2025-09-24 02:28:46,171] Simulation finished
[2025-09-24 02:28:46,171] Number of inputs consumed 124000
[2025-09-24 02:28:46,171] Number of outputs produced 4
[2025-09-24 02:28:46,171] Number of clock cycles 1429169
[2025-09-24 02:28:46,202] /home/dan/Projects/fpga-eeg/extern/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for ConvolutionInputGenerator_rtl_0
[2025-09-24 02:28:46,202]   warnings.warn("Using pre-existing code for %s" % node.name)
[2025-09-24 02:28:46,203] /home/dan/Projects/fpga-eeg/extern/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingDataWidthConverter_rtl_0
[2025-09-24 02:28:46,203]   warnings.warn("Using pre-existing code for %s" % node.name)
[2025-09-24 02:28:46,204] /home/dan/Projects/fpga-eeg/extern/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for MVAU_hls_0
[2025-09-24 02:28:46,204]   warnings.warn("Using pre-existing code for %s" % node.name)
[2025-09-24 02:28:46,205] /home/dan/Projects/fpga-eeg/extern/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingMaxPool_hls_0
[2025-09-24 02:28:46,205]   warnings.warn("Using pre-existing code for %s" % node.name)
[2025-09-24 02:28:46,205] /home/dan/Projects/fpga-eeg/extern/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for Thresholding_rtl_0
[2025-09-24 02:28:46,205]   warnings.warn("Using pre-existing code for %s" % node.name)
[2025-09-24 02:28:46,206] /home/dan/Projects/fpga-eeg/extern/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for ConvolutionInputGenerator_rtl_1
[2025-09-24 02:28:46,206]   warnings.warn("Using pre-existing code for %s" % node.name)
[2025-09-24 02:28:46,207] /home/dan/Projects/fpga-eeg/extern/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingDataWidthConverter_rtl_1
[2025-09-24 02:28:46,207]   warnings.warn("Using pre-existing code for %s" % node.name)
[2025-09-24 02:28:46,208] /home/dan/Projects/fpga-eeg/extern/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for MVAU_hls_1
[2025-09-24 02:28:46,208]   warnings.warn("Using pre-existing code for %s" % node.name)
[2025-09-24 02:28:46,208] /home/dan/Projects/fpga-eeg/extern/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingMaxPool_hls_1
[2025-09-24 02:28:46,208]   warnings.warn("Using pre-existing code for %s" % node.name)
[2025-09-24 02:28:46,209] /home/dan/Projects/fpga-eeg/extern/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for Thresholding_rtl_1
[2025-09-24 02:28:46,209]   warnings.warn("Using pre-existing code for %s" % node.name)
[2025-09-24 02:28:46,210] /home/dan/Projects/fpga-eeg/extern/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for ConvolutionInputGenerator_rtl_2
[2025-09-24 02:28:46,210]   warnings.warn("Using pre-existing code for %s" % node.name)
[2025-09-24 02:28:46,210] /home/dan/Projects/fpga-eeg/extern/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingDataWidthConverter_rtl_2
[2025-09-24 02:28:46,210]   warnings.warn("Using pre-existing code for %s" % node.name)
[2025-09-24 02:28:46,211] /home/dan/Projects/fpga-eeg/extern/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for MVAU_hls_2
[2025-09-24 02:28:46,211]   warnings.warn("Using pre-existing code for %s" % node.name)
[2025-09-24 02:28:46,212] /home/dan/Projects/fpga-eeg/extern/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingMaxPool_hls_2
[2025-09-24 02:28:46,212]   warnings.warn("Using pre-existing code for %s" % node.name)
[2025-09-24 02:28:46,212] /home/dan/Projects/fpga-eeg/extern/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for Thresholding_rtl_2
[2025-09-24 02:28:46,212]   warnings.warn("Using pre-existing code for %s" % node.name)
[2025-09-24 02:28:46,213] /home/dan/Projects/fpga-eeg/extern/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for ConvolutionInputGenerator_rtl_3
[2025-09-24 02:28:46,213]   warnings.warn("Using pre-existing code for %s" % node.name)
[2025-09-24 02:28:46,214] /home/dan/Projects/fpga-eeg/extern/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingDataWidthConverter_rtl_3
[2025-09-24 02:28:46,214]   warnings.warn("Using pre-existing code for %s" % node.name)
[2025-09-24 02:28:46,214] /home/dan/Projects/fpga-eeg/extern/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for MVAU_hls_3
[2025-09-24 02:28:46,214]   warnings.warn("Using pre-existing code for %s" % node.name)
[2025-09-24 02:28:46,215] /home/dan/Projects/fpga-eeg/extern/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingMaxPool_hls_3
[2025-09-24 02:28:46,215]   warnings.warn("Using pre-existing code for %s" % node.name)
[2025-09-24 02:28:46,216] /home/dan/Projects/fpga-eeg/extern/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for Thresholding_rtl_3
[2025-09-24 02:28:46,216]   warnings.warn("Using pre-existing code for %s" % node.name)
[2025-09-24 02:28:46,216] /home/dan/Projects/fpga-eeg/extern/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for MVAU_hls_4
[2025-09-24 02:28:46,216]   warnings.warn("Using pre-existing code for %s" % node.name)
[2025-09-24 02:28:46,255] /home/dan/Projects/fpga-eeg/extern/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:74: UserWarning: Using pre-existing IP for MVAU_hls_4
[2025-09-24 02:28:46,255]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2025-09-24 02:28:46,264] /home/dan/Projects/fpga-eeg/extern/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:74: UserWarning: Using pre-existing IP for StreamingMaxPool_hls_3
[2025-09-24 02:28:46,264]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2025-09-24 02:28:46,268] /home/dan/Projects/fpga-eeg/extern/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:74: UserWarning: Using pre-existing IP for MVAU_hls_3
[2025-09-24 02:28:46,269]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2025-09-24 02:28:46,282] /home/dan/Projects/fpga-eeg/extern/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:74: UserWarning: Using pre-existing IP for StreamingMaxPool_hls_2
[2025-09-24 02:28:46,282]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2025-09-24 02:28:46,286] /home/dan/Projects/fpga-eeg/extern/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:74: UserWarning: Using pre-existing IP for MVAU_hls_2
[2025-09-24 02:28:46,286]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2025-09-24 02:28:46,301] /home/dan/Projects/fpga-eeg/extern/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:74: UserWarning: Using pre-existing IP for StreamingMaxPool_hls_1
[2025-09-24 02:28:46,301]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2025-09-24 02:28:46,305] /home/dan/Projects/fpga-eeg/extern/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:74: UserWarning: Using pre-existing IP for MVAU_hls_1
[2025-09-24 02:28:46,305]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2025-09-24 02:28:46,319] /home/dan/Projects/fpga-eeg/extern/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:74: UserWarning: Using pre-existing IP for StreamingMaxPool_hls_0
[2025-09-24 02:28:46,320]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2025-09-24 02:28:46,323] /home/dan/Projects/fpga-eeg/extern/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:74: UserWarning: Using pre-existing IP for MVAU_hls_0
[2025-09-24 02:28:46,323]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2025-09-24 02:28:46,348] Running step: step_create_stitched_ip [14/19]
[2025-09-24 02:28:46,351] Running step: step_measure_rtlsim_performance [15/19]
[2025-09-24 02:28:46,354] Running step: step_out_of_context_synthesis [16/19]
[2025-09-24 02:28:46,357] Running step: step_synthesize_bitfile [17/19]
[2025-09-24 02:28:46,499] /home/dan/Projects/fpga-eeg/extern/finn/src/finn/transformation/fpgadataflow/floorplan.py:107: UserWarning: 45 nodes have no entry in the provided floorplan, SLR was set to -1
[2025-09-24 02:28:46,499]   warnings.warn(
[2025-09-24 02:29:54,647] /home/dan/Projects/fpga-eeg/extern/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_StreamingFIFO_rtl_0
[2025-09-24 02:29:54,647]   warnings.warn("Using pre-existing code for %s" % node.name)
[2025-09-24 02:29:54,647] /home/dan/Projects/fpga-eeg/extern/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_ConvolutionInputGenerator_rtl_0
[2025-09-24 02:29:54,647]   warnings.warn("Using pre-existing code for %s" % node.name)
[2025-09-24 02:29:54,647] /home/dan/Projects/fpga-eeg/extern/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_StreamingFIFO_rtl_1
[2025-09-24 02:29:54,647]   warnings.warn("Using pre-existing code for %s" % node.name)
[2025-09-24 02:29:54,648] /home/dan/Projects/fpga-eeg/extern/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_StreamingDataWidthConverter_rtl_0
[2025-09-24 02:29:54,648]   warnings.warn("Using pre-existing code for %s" % node.name)
[2025-09-24 02:29:54,648] /home/dan/Projects/fpga-eeg/extern/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_StreamingFIFO_rtl_2
[2025-09-24 02:29:54,648]   warnings.warn("Using pre-existing code for %s" % node.name)
[2025-09-24 02:29:54,648] /home/dan/Projects/fpga-eeg/extern/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_MVAU_hls_0
[2025-09-24 02:29:54,648]   warnings.warn("Using pre-existing code for %s" % node.name)
[2025-09-24 02:29:54,648] /home/dan/Projects/fpga-eeg/extern/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_StreamingFIFO_rtl_3
[2025-09-24 02:29:54,648]   warnings.warn("Using pre-existing code for %s" % node.name)
[2025-09-24 02:29:54,648] /home/dan/Projects/fpga-eeg/extern/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_StreamingMaxPool_hls_0
[2025-09-24 02:29:54,648]   warnings.warn("Using pre-existing code for %s" % node.name)
[2025-09-24 02:29:54,648] /home/dan/Projects/fpga-eeg/extern/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_StreamingFIFO_rtl_4
[2025-09-24 02:29:54,648]   warnings.warn("Using pre-existing code for %s" % node.name)
[2025-09-24 02:29:54,648] /home/dan/Projects/fpga-eeg/extern/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_Thresholding_rtl_0
[2025-09-24 02:29:54,648]   warnings.warn("Using pre-existing code for %s" % node.name)
[2025-09-24 02:29:54,649] /home/dan/Projects/fpga-eeg/extern/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_StreamingFIFO_rtl_5
[2025-09-24 02:29:54,649]   warnings.warn("Using pre-existing code for %s" % node.name)
[2025-09-24 02:29:54,649] /home/dan/Projects/fpga-eeg/extern/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_ConvolutionInputGenerator_rtl_1
[2025-09-24 02:29:54,649]   warnings.warn("Using pre-existing code for %s" % node.name)
[2025-09-24 02:29:54,649] /home/dan/Projects/fpga-eeg/extern/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_StreamingFIFO_rtl_6
[2025-09-24 02:29:54,649]   warnings.warn("Using pre-existing code for %s" % node.name)
[2025-09-24 02:29:54,649] /home/dan/Projects/fpga-eeg/extern/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_StreamingDataWidthConverter_rtl_1
[2025-09-24 02:29:54,649]   warnings.warn("Using pre-existing code for %s" % node.name)
[2025-09-24 02:29:54,649] /home/dan/Projects/fpga-eeg/extern/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_StreamingFIFO_rtl_7
[2025-09-24 02:29:54,649]   warnings.warn("Using pre-existing code for %s" % node.name)
[2025-09-24 02:29:54,649] /home/dan/Projects/fpga-eeg/extern/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_MVAU_hls_1
[2025-09-24 02:29:54,649]   warnings.warn("Using pre-existing code for %s" % node.name)
[2025-09-24 02:29:54,649] /home/dan/Projects/fpga-eeg/extern/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_StreamingFIFO_rtl_8
[2025-09-24 02:29:54,649]   warnings.warn("Using pre-existing code for %s" % node.name)
[2025-09-24 02:29:54,649] /home/dan/Projects/fpga-eeg/extern/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_StreamingMaxPool_hls_1
[2025-09-24 02:29:54,649]   warnings.warn("Using pre-existing code for %s" % node.name)
[2025-09-24 02:29:54,649] /home/dan/Projects/fpga-eeg/extern/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_StreamingFIFO_rtl_9
[2025-09-24 02:29:54,649]   warnings.warn("Using pre-existing code for %s" % node.name)
[2025-09-24 02:29:54,650] /home/dan/Projects/fpga-eeg/extern/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_Thresholding_rtl_1
[2025-09-24 02:29:54,650]   warnings.warn("Using pre-existing code for %s" % node.name)
[2025-09-24 02:29:54,650] /home/dan/Projects/fpga-eeg/extern/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_StreamingFIFO_rtl_10
[2025-09-24 02:29:54,650]   warnings.warn("Using pre-existing code for %s" % node.name)
[2025-09-24 02:29:54,650] /home/dan/Projects/fpga-eeg/extern/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_ConvolutionInputGenerator_rtl_2
[2025-09-24 02:29:54,650]   warnings.warn("Using pre-existing code for %s" % node.name)
[2025-09-24 02:29:54,650] /home/dan/Projects/fpga-eeg/extern/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_StreamingFIFO_rtl_11
[2025-09-24 02:29:54,650]   warnings.warn("Using pre-existing code for %s" % node.name)
[2025-09-24 02:29:54,650] /home/dan/Projects/fpga-eeg/extern/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_StreamingDataWidthConverter_rtl_2
[2025-09-24 02:29:54,650]   warnings.warn("Using pre-existing code for %s" % node.name)
[2025-09-24 02:29:54,650] /home/dan/Projects/fpga-eeg/extern/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_StreamingFIFO_rtl_12
[2025-09-24 02:29:54,650]   warnings.warn("Using pre-existing code for %s" % node.name)
[2025-09-24 02:29:54,650] /home/dan/Projects/fpga-eeg/extern/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_MVAU_hls_2
[2025-09-24 02:29:54,650]   warnings.warn("Using pre-existing code for %s" % node.name)
[2025-09-24 02:29:54,650] /home/dan/Projects/fpga-eeg/extern/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_StreamingFIFO_rtl_13
[2025-09-24 02:29:54,650]   warnings.warn("Using pre-existing code for %s" % node.name)
[2025-09-24 02:29:54,651] /home/dan/Projects/fpga-eeg/extern/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_StreamingMaxPool_hls_2
[2025-09-24 02:29:54,651]   warnings.warn("Using pre-existing code for %s" % node.name)
[2025-09-24 02:29:54,651] /home/dan/Projects/fpga-eeg/extern/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_StreamingFIFO_rtl_14
[2025-09-24 02:29:54,651]   warnings.warn("Using pre-existing code for %s" % node.name)
[2025-09-24 02:29:54,651] /home/dan/Projects/fpga-eeg/extern/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_Thresholding_rtl_2
[2025-09-24 02:29:54,651]   warnings.warn("Using pre-existing code for %s" % node.name)
[2025-09-24 02:29:54,651] /home/dan/Projects/fpga-eeg/extern/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_StreamingFIFO_rtl_15
[2025-09-24 02:29:54,651]   warnings.warn("Using pre-existing code for %s" % node.name)
[2025-09-24 02:29:54,651] /home/dan/Projects/fpga-eeg/extern/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_ConvolutionInputGenerator_rtl_3
[2025-09-24 02:29:54,651]   warnings.warn("Using pre-existing code for %s" % node.name)
[2025-09-24 02:29:54,651] /home/dan/Projects/fpga-eeg/extern/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_StreamingFIFO_rtl_16
[2025-09-24 02:29:54,651]   warnings.warn("Using pre-existing code for %s" % node.name)
[2025-09-24 02:29:54,651] /home/dan/Projects/fpga-eeg/extern/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_StreamingDataWidthConverter_rtl_3
[2025-09-24 02:29:54,651]   warnings.warn("Using pre-existing code for %s" % node.name)
[2025-09-24 02:29:54,651] /home/dan/Projects/fpga-eeg/extern/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_StreamingFIFO_rtl_17
[2025-09-24 02:29:54,651]   warnings.warn("Using pre-existing code for %s" % node.name)
[2025-09-24 02:29:54,651] /home/dan/Projects/fpga-eeg/extern/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_MVAU_hls_3
[2025-09-24 02:29:54,651]   warnings.warn("Using pre-existing code for %s" % node.name)
[2025-09-24 02:29:54,652] /home/dan/Projects/fpga-eeg/extern/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_StreamingFIFO_rtl_18
[2025-09-24 02:29:54,652]   warnings.warn("Using pre-existing code for %s" % node.name)
[2025-09-24 02:29:54,652] /home/dan/Projects/fpga-eeg/extern/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_StreamingMaxPool_hls_3
[2025-09-24 02:29:54,652]   warnings.warn("Using pre-existing code for %s" % node.name)
[2025-09-24 02:29:54,652] /home/dan/Projects/fpga-eeg/extern/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_StreamingFIFO_rtl_19
[2025-09-24 02:29:54,652]   warnings.warn("Using pre-existing code for %s" % node.name)
[2025-09-24 02:29:54,652] /home/dan/Projects/fpga-eeg/extern/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_Thresholding_rtl_3
[2025-09-24 02:29:54,652]   warnings.warn("Using pre-existing code for %s" % node.name)
[2025-09-24 02:29:54,652] /home/dan/Projects/fpga-eeg/extern/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_StreamingFIFO_rtl_20
[2025-09-24 02:29:54,652]   warnings.warn("Using pre-existing code for %s" % node.name)
[2025-09-24 02:29:54,652] /home/dan/Projects/fpga-eeg/extern/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_MVAU_hls_4
[2025-09-24 02:29:54,652]   warnings.warn("Using pre-existing code for %s" % node.name)
[2025-09-24 02:29:54,652] /home/dan/Projects/fpga-eeg/extern/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_StreamingFIFO_rtl_21
[2025-09-24 02:29:54,652]   warnings.warn("Using pre-existing code for %s" % node.name)
[2025-09-24 02:29:54,689] /home/dan/Projects/fpga-eeg/extern/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:74: UserWarning: Using pre-existing IP for StreamingDataflowPartition_1_MVAU_hls_4
[2025-09-24 02:29:54,689]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2025-09-24 02:29:54,697] /home/dan/Projects/fpga-eeg/extern/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:74: UserWarning: Using pre-existing IP for StreamingDataflowPartition_1_StreamingMaxPool_hls_3
[2025-09-24 02:29:54,697]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2025-09-24 02:29:54,701] /home/dan/Projects/fpga-eeg/extern/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:74: UserWarning: Using pre-existing IP for StreamingDataflowPartition_1_MVAU_hls_3
[2025-09-24 02:29:54,701]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2025-09-24 02:29:54,717] /home/dan/Projects/fpga-eeg/extern/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:74: UserWarning: Using pre-existing IP for StreamingDataflowPartition_1_StreamingMaxPool_hls_2
[2025-09-24 02:29:54,717]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2025-09-24 02:29:54,722] /home/dan/Projects/fpga-eeg/extern/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:74: UserWarning: Using pre-existing IP for StreamingDataflowPartition_1_MVAU_hls_2
[2025-09-24 02:29:54,722]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2025-09-24 02:29:54,735] /home/dan/Projects/fpga-eeg/extern/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:74: UserWarning: Using pre-existing IP for StreamingDataflowPartition_1_StreamingMaxPool_hls_1
[2025-09-24 02:29:54,736]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2025-09-24 02:29:54,739] /home/dan/Projects/fpga-eeg/extern/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:74: UserWarning: Using pre-existing IP for StreamingDataflowPartition_1_MVAU_hls_1
[2025-09-24 02:29:54,739]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2025-09-24 02:29:54,754] /home/dan/Projects/fpga-eeg/extern/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:74: UserWarning: Using pre-existing IP for StreamingDataflowPartition_1_StreamingMaxPool_hls_0
[2025-09-24 02:29:54,754]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2025-09-24 02:29:54,758] /home/dan/Projects/fpga-eeg/extern/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:74: UserWarning: Using pre-existing IP for StreamingDataflowPartition_1_MVAU_hls_0
[2025-09-24 02:29:54,758]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2025-09-24 02:29:54,856] /home/dan/Projects/fpga-eeg/extern/finn/src/finn/custom_op/fpgadataflow/rtl/streamingfifo_rtl.py:70: UserWarning: StreamingDataflowPartition_1_StreamingFIFO_rtl_17: rounding-up FIFO depth from 1348 to 2048 for impl_style=vivado
[2025-09-24 02:29:54,856]   warnings.warn(
[2025-09-24 08:31:13,395] Bitfile written into output2/bitfile
[2025-09-24 08:31:13,411] Running step: step_make_pynq_driver [18/19]
[2025-09-24 08:31:17,475] creating output2/driver
[2025-09-24 08:31:17,476] creating output2/driver/finn
[2025-09-24 08:31:17,476] creating output2/driver/finn/util
[2025-09-24 08:31:17,477] copying /tmp/finn_dev_dan/pynq_driver_xlei_9dz/finn/util/data_packing.py -> output2/driver/finn/util
[2025-09-24 08:31:17,478] copying /tmp/finn_dev_dan/pynq_driver_xlei_9dz/finn/util/__init__.py -> output2/driver/finn/util
[2025-09-24 08:31:17,478] copying /tmp/finn_dev_dan/pynq_driver_xlei_9dz/validate.py -> output2/driver
[2025-09-24 08:31:17,478] copying /tmp/finn_dev_dan/pynq_driver_xlei_9dz/driver.py -> output2/driver
[2025-09-24 08:31:17,478] copying /tmp/finn_dev_dan/pynq_driver_xlei_9dz/driver_base.py -> output2/driver
[2025-09-24 08:31:17,478] creating output2/driver/runtime_weights
[2025-09-24 08:31:17,478] creating output2/driver/qonnx
[2025-09-24 08:31:17,478] creating output2/driver/qonnx/util
[2025-09-24 08:31:17,479] copying /tmp/finn_dev_dan/pynq_driver_xlei_9dz/qonnx/util/basic.py -> output2/driver/qonnx/util
[2025-09-24 08:31:17,479] copying /tmp/finn_dev_dan/pynq_driver_xlei_9dz/qonnx/util/__init__.py -> output2/driver/qonnx/util
[2025-09-24 08:31:17,479] creating output2/driver/qonnx/core
[2025-09-24 08:31:17,479] copying /tmp/finn_dev_dan/pynq_driver_xlei_9dz/qonnx/core/__init__.py -> output2/driver/qonnx/core
[2025-09-24 08:31:17,479] copying /tmp/finn_dev_dan/pynq_driver_xlei_9dz/qonnx/core/datatype.py -> output2/driver/qonnx/core
[2025-09-24 08:31:17,479] PYNQ Python driver written into output2/driver
[2025-09-24 08:31:17,479] Running step: step_deployment_package [19/19]
[2025-09-24 08:31:17,480] creating output2/deploy/bitfile
[2025-09-24 08:31:17,480] copying output2/bitfile/finn-accel.bit -> output2/deploy/bitfile
[2025-09-24 08:31:17,493] copying output2/bitfile/finn-accel.hwh -> output2/deploy/bitfile
[2025-09-24 08:31:17,494] creating output2/deploy/driver
[2025-09-24 08:31:17,494] creating output2/deploy/driver/finn
[2025-09-24 08:31:17,494] creating output2/deploy/driver/finn/util
[2025-09-24 08:31:17,494] copying output2/driver/finn/util/data_packing.py -> output2/deploy/driver/finn/util
[2025-09-24 08:31:17,494] copying output2/driver/finn/util/__init__.py -> output2/deploy/driver/finn/util
[2025-09-24 08:31:17,494] copying output2/driver/validate.py -> output2/deploy/driver
[2025-09-24 08:31:17,495] copying output2/driver/driver.py -> output2/deploy/driver
[2025-09-24 08:31:17,495] copying output2/driver/driver_base.py -> output2/deploy/driver
[2025-09-24 08:31:17,495] creating output2/deploy/driver/runtime_weights
[2025-09-24 08:31:17,495] creating output2/deploy/driver/qonnx
[2025-09-24 08:31:17,495] creating output2/deploy/driver/qonnx/util
[2025-09-24 08:31:17,495] copying output2/driver/qonnx/util/basic.py -> output2/deploy/driver/qonnx/util
[2025-09-24 08:31:17,495] copying output2/driver/qonnx/util/__init__.py -> output2/deploy/driver/qonnx/util
[2025-09-24 08:31:17,495] creating output2/deploy/driver/qonnx/core
[2025-09-24 08:31:17,495] copying output2/driver/qonnx/core/__init__.py -> output2/deploy/driver/qonnx/core
[2025-09-24 08:31:17,495] copying output2/driver/qonnx/core/datatype.py -> output2/deploy/driver/qonnx/core
[2025-09-24 10:03:38,475] handle_msg[db770473-514f-4abb-96ee-f4212a6a3641]({'header': {'date': datetime.datetime(2025, 9, 24, 10, 3, 38, 440000, tzinfo=tzutc()), 'msg_id': 'eff2826b-3e01-4bc6-a727-b2ac58b20cb5', 'msg_type': 'comm_msg', 'session': 'b8cb07e6-3c60-483c-9dc6-93c0711bbb1f', 'username': '', 'subshell_id': None, 'version': '5.2'}, 'msg_id': 'eff2826b-3e01-4bc6-a727-b2ac58b20cb5', 'msg_type': 'comm_msg', 'parent_header': {}, 'metadata': {}, 'content': {'comm_id': 'db770473-514f-4abb-96ee-f4212a6a3641', 'data': {'method': 'request_states'}}, 'buffers': []})
[2025-09-24 10:03:38,533] handle_close[db770473-514f-4abb-96ee-f4212a6a3641]({'header': {'date': datetime.datetime(2025, 9, 24, 10, 3, 38, 530000, tzinfo=tzutc()), 'msg_id': '5eb39d65-0f64-4fa4-b9bb-9ba3437d7959', 'msg_type': 'comm_close', 'session': 'b8cb07e6-3c60-483c-9dc6-93c0711bbb1f', 'username': '', 'subshell_id': None, 'version': '5.2'}, 'msg_id': '5eb39d65-0f64-4fa4-b9bb-9ba3437d7959', 'msg_type': 'comm_close', 'parent_header': {}, 'metadata': {}, 'content': {'comm_id': 'db770473-514f-4abb-96ee-f4212a6a3641', 'data': {}}, 'buffers': []})
