Information: Reading file cv32e40p_controller_corev_cluster_tb.vcd to annotate toggle rates on the design...
Information: Reading vcd file '/home/cslect/kldowney/midterm-team-9/sim/cv32e40p_controller_corev_cluster_tb.vcd'
Error: No activity is available in the VCD file for the given time interval for power calculation. (PWR-255)
Error: No switching activity has been annotated.  (PSW-130)
****************************************
Report : Switching Activity
	-list_not_annotated
Design : cv32e40p_controller_COREV_CLUSTER
Version: T-2022.03-SP3
Date   : Sat May 31 22:28:06 2025
****************************************

 Switching Activity Overview Statistics for "cv32e40p_controller_COREV_CLUSTER"
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  From Activity     From         From         From             From            From                                                            Not
Object Type       File (%)          SSA (%)      SSA Force (%) SSA Force (%)   SCA (%)         Clock (%)       Default (%)     Propagated(%)   Implied(%)      Annotated(%)  Total
                                                 Annotated    Implied                                                                                                        
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 Nets             0(0.00%)          0(0.00%)     0(0.00%)     0(0.00%)         0(0.00%)        1(0.11%)        300(33.19%)     545(60.29%)     58(6.42%)       0(0.00%)      904
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Nets Driven by
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Primary Input     0(0.00%)          0(0.00%)     0(0.00%)     0(0.00%)         0(0.00%)        1(0.33%)        300(99.67%)     0(0.00%)        0(0.00%)        0(0.00%)      301
Tri-State         0(0%)             0(0%)        0(0%)        0(0%)            0(0%)           0(0%)           0(0%)           0(0%)           0(0%)           0(0%)         0
Black Box         0(0%)             0(0%)        0(0%)        0(0%)            0(0%)           0(0%)           0(0%)           0(0%)           0(0%)           0(0%)         0
Sequential        0(0.00%)          0(0.00%)     0(0.00%)     0(0.00%)         0(0.00%)        0(0.00%)        0(0.00%)        25(100.00%)     0(0.00%)        0(0.00%)      25
Combinational     0(0.00%)          0(0.00%)     0(0.00%)     0(0.00%)         0(0.00%)        0(0.00%)        0(0.00%)        520(89.97%)     58(10.03%)      0(0.00%)      578
Memory            0(0%)             0(0%)        0(0%)        0(0%)            0(0%)           0(0%)           0(0%)           0(0%)           0(0%)           0(0%)         0
Clock Gate        0(0%)             0(0%)        0(0%)        0(0%)            0(0%)           0(0%)           0(0%)           0(0%)           0(0%)           0(0%)         0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 Static Probability Overview Statistics for "cv32e40p_controller_COREV_CLUSTER"
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  From Activity     From         From         From             From            From                                                            Not
Object Type       File (%)          SSA (%)      SSA Force (%) SSA Force (%)   SCA (%)         Clock (%)       Default (%)     Propagated(%)   Implied(%)      Annotated(%)  Total
                                                 Annotated    Implied                                                                                                        
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 Nets             0(0.00%)          0(0.00%)     0(0.00%)     0(0.00%)         0(0.00%)        1(0.11%)        300(33.19%)     545(60.29%)     58(6.42%)       0(0.00%)      904
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Nets Driven by
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Primary Input     0(0.00%)          0(0.00%)     0(0.00%)     0(0.00%)         0(0.00%)        1(0.33%)        300(99.67%)     0(0.00%)        0(0.00%)        0(0.00%)      301
Tri-State         0(0%)             0(0%)        0(0%)        0(0%)            0(0%)           0(0%)           0(0%)           0(0%)           0(0%)           0(0%)         0
Black Box         0(0%)             0(0%)        0(0%)        0(0%)            0(0%)           0(0%)           0(0%)           0(0%)           0(0%)           0(0%)         0
Sequential        0(0.00%)          0(0.00%)     0(0.00%)     0(0.00%)         0(0.00%)        0(0.00%)        0(0.00%)        25(100.00%)     0(0.00%)        0(0.00%)      25
Combinational     0(0.00%)          0(0.00%)     0(0.00%)     0(0.00%)         0(0.00%)        0(0.00%)        0(0.00%)        520(89.97%)     58(10.03%)      0(0.00%)      578
Memory            0(0%)             0(0%)        0(0%)        0(0%)            0(0%)           0(0%)           0(0%)           0(0%)           0(0%)           0(0%)         0
Clock Gate        0(0%)             0(0%)        0(0%)        0(0%)            0(0%)           0(0%)           0(0%)           0(0%)           0(0%)           0(0%)         0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


List of nonannotated nets :
	n9
	hwlp_start_addr_i[6]
	n115
	n23
	hwlp_start_addr_i[5]
	n148
	n126
	n152
	hwlp_start_addr_i[4]
	n138
	n169
	hwlp_start_addr_i[3]
	n177
	n196
	hwlp_start_addr_i[2]
	n331
	hwlp_start_addr_i[1]
	n233
	pc_set_o
	hwlp_start_addr_i[0]
	n249
	pc_mux_o[1]
	hwlp_end_addr_i[63]
	n283
	csr_save_cause_o
	hwlp_end_addr_i[62]
	n337
	load_stall_o
	hwlp_end_addr_i[61]
	n338
	N663
	hwlp_end_addr_i[60]
	N50
	N614
	hwlp_end_addr_i[59]
	N54
	N186
	hwlp_end_addr_i[58]
	N59
	n90
	hwlp_end_addr_i[57]
	N254
	n124
	N514
	hwlp_end_addr_i[56]
	n333
	N723
	hwlp_end_addr_i[55]
	deassert_we_o
	N729
	hwlp_end_addr_i[54]
	halt_if_o
	hwlp_end_addr_i[53]
	N753
	N665
	N677
	hwlp_end_addr_i[52]
	N616
	hwlp_end_addr_i[51]
	N669
	n122
	hwlp_end_addr_i[50]
	N626
	n339
	hwlp_end_addr_i[49]
	N624
	N685
	hwlp_end_addr_i[48]
	N615
	N667
	hwlp_end_addr_i[47]
	N611
	N618
	hwlp_end_addr_i[46]
	N602
	operand_a_fw_mux_sel_o[0]
	n98
	hwlp_end_addr_i[45]
	N527
	N686
	N518
	hwlp_end_addr_i[44]
	N111
	N668
	hwlp_end_addr_i[43]
	N371
	N123
	N620
	hwlp_end_addr_i[42]
	n5
	N127
	n96
	hwlp_end_addr_i[41]
	n33
	N131
	n139
	hwlp_end_addr_i[40]
	n34
	debug_req_pending
	n151
	hwlp_end_addr_i[39]
	n41
	N177
	n191
	hwlp_end_addr_i[38]
	n42
	N687
	hwlp_end_addr_i[37]
	n43
	N253
	N670
	hwlp_end_addr_i[36]
	n50
	N255
	N623
	hwlp_end_addr_i[35]
	n64
	n8
	hwlp_end_addr_i[34]
	n66
	n136
	hwlp_end_addr_i[33]
	n86
	N521
	n144
	hwlp_end_addr_i[32]
	n89
	N529
	n163
	hwlp_end_addr_i[31]
	n95
	n188
	hwlp_end_addr_i[30]
	n108
	N325
	N568
	hwlp_end_addr_i[29]
	n109
	N688
	N572
	hwlp_end_addr_i[28]
	n110
	N576
	N671
	hwlp_end_addr_i[27]
	n113
	N625
	hwlp_end_addr_i[26]
	n149
	n94
	hwlp_end_addr_i[25]
	n168
	N710
	n134
	n170
	hwlp_end_addr_i[24]
	N711
	n143
	hwlp_end_addr_i[23]
	n230
	n159
	hwlp_end_addr_i[22]
	n240
	N722
	jump_done
	hwlp_end_addr_i[21]
	n341
	N731
	N689
	hwlp_end_addr_i[20]
	data_err_ack_o
	N734
	N672
	hwlp_end_addr_i[19]
	csr_restore_mret_id_o
	N741
	N627
	hwlp_end_addr_i[18]
	csr_restore_uret_id_o
	N742
	n93
	hwlp_end_addr_i[17]
	csr_restore_dret_id_o
	N744
	n133
	hwlp_end_addr_i[16]
	N58
	n141
	debug_mode_n
	hwlp_end_addr_i[15]
	n158
	wfi_active
	hwlp_end_addr_i[14]
	N561
	hwlp_end_addr_i[13]
	N189
	N690
	N495
	hwlp_end_addr_i[12]
	N673
	N519
	hwlp_end_addr_i[11]
	N418
	N630
	hwlp_end_addr_i[10]
	N528
	N361
	n91
	hwlp_end_addr_i[9]
	N730
	N339
	n121
	hwlp_end_addr_i[8]
	N666
	N171
	n234
	hwlp_end_addr_i[7]
	N664
	n1
	ctrl_fsm_ns[1]
	hwlp_end_addr_i[6]
	N660
	N700
	hwlp_end_addr_i[5]
	N656
	N691
	n44
	hwlp_end_addr_i[4]
	N628
	N674
	n47
	hwlp_end_addr_i[3]
	N622
	N632
	hwlp_end_addr_i[2]
	N608
	ctrl_fsm_ns[2]
	hwlp_end_addr_i[1]
	N603
	ctrl_fsm_ns[0]
	hwlp_end_addr_i[0]
	N256
	N699
	hwlp_counter_i[63]
	n13
	n197
	N692
	hwlp_counter_i[62]
	n19
	n198
	N675
	hwlp_counter_i[61]
	n22
	n199
	N634
	hwlp_counter_i[60]
	n27
	n201
	N701
	hwlp_counter_i[59]
	n28
	n202
	N693
	hwlp_counter_i[58]
	n29
	n203
	N676
	hwlp_counter_i[57]
	n32
	n243
	N636
	hwlp_counter_i[56]
	n61
	N702
	n248
	hwlp_counter_i[55]
	n63
	n253
	N678
	hwlp_counter_i[54]
	n71
	n255
	N638
	hwlp_counter_i[53]
	n99
	n250
	hwlp_counter_i[52]
	n101
	N679
	n278
	hwlp_counter_i[51]
	n102
	n281
	N640
	hwlp_counter_i[50]
	n107
	n195
	n284
	hwlp_counter_i[49]
	n116
	n342
	n286
	hwlp_counter_i[48]
	n142
	n287
	N582
	n162
	hwlp_counter_i[47]
	n288
	N643
	n167
	hwlp_counter_i[46]
	n289
	n258
	hwlp_counter_i[45]
	n173
	n290
	N645
	n176
	hwlp_counter_i[44]
	n291
	n75
	n179
	hwlp_counter_i[43]
	operand_b_fw_mux_sel_o[1]
	n77
	hwlp_counter_i[42]
	n254
	operand_b_fw_mux_sel_o[0]
	n79
	hwlp_counter_i[41]
	n279
	n194
	N92
	hwlp_counter_i[40]
	n280
	N93
	N647
	hwlp_counter_i[39]
	n285
	N99
	n74
	is_decoding_o
	hwlp_counter_i[38]
	N100
	n76
	hwlp_counter_i[37]
	debug_cause_o[2]
	N103
	N649
	hwlp_counter_i[36]
	debug_csr_save_o
	N104
	debug_fsm_ns[2]
	hwlp_counter_i[35]
	csr_save_ex_o
	N107
	debug_fsm_ns[1]
	perf_pipeline_stall_o
	hwlp_counter_i[34]
	N108
	debug_fsm_ns[0]
	hwlp_counter_i[33]
	N444
	N115
	N651
	hwlp_counter_i[32]
	N493
	N118
	n257
	hwlp_counter_i[31]
	N683
	N119
	n193
	hwlp_counter_i[30]
	N662
	N122
	hwlp_counter_i[29]
	N657
	N126
	hwlp_counter_i[28]
	N641
	N130
	hwlp_counter_i[27]
	N639
	N134
	hwlp_counter_i[26]
	N637
	N135
	hwlp_counter_i[25]
	N635
	N138
	hwlp_counter_i[24]
	N633
	N142
	hwlp_counter_i[23]
	N631
	N143
	hwlp_counter_i[22]
	N629
	N146
	hwlp_counter_i[21]
	N609
	N163
	hwlp_counter_i[20]
	N604
	N180
	hwlp_counter_i[19]
	N257
	N340
	hwlp_counter_i[18]
	N182
	N375
	hwlp_counter_i[17]
	n16
	N377
	hwlp_counter_i[16]
	n30
	N508
	hwlp_counter_i[15]
	n36
	N520
	clk_ungated_i
	hwlp_counter_i[14]
	n40
	rst_n
	N560
	hwlp_counter_i[13]
	n51
	fetch_enable_i
	N566
	hwlp_counter_i[12]
	n69
	is_fetch_failed_i
	N715
	hwlp_counter_i[11]
	n78
	N716
	illegal_insn_i
	hwlp_counter_i[10]
	n83
	N721
	ecall_insn_i
	hwlp_counter_i[9]
	n84
	N727
	mret_insn_i
	hwlp_counter_i[8]
	n87
	uret_insn_i
	N732
	hwlp_counter_i[7]
	n88
	N735
	dret_insn_i
	hwlp_counter_i[6]
	n97
	N737
	mret_dec_i
	hwlp_counter_i[5]
	n104
	N743
	uret_dec_i
	hwlp_counter_i[4]
	n106
	dret_dec_i
	N747
	hwlp_counter_i[3]
	n125
	N748
	wfi_i
	hwlp_counter_i[2]
	n127
	N749
	ebrk_insn_i
	hwlp_counter_i[1]
	n128
	fencei_insn_i
	N751
	hwlp_counter_i[0]
	n132
	csr_status_i
	N522
	n147
	N509
	n160
	N368
	instr_valid_i
	n174
	N172
	n185
	data_req_ex_i
	n4
	n186
	data_we_ex_i
	n7
	data_misaligned_i
	n239
	pc_id_i[31]
	n45
	data_load_event_i
	n241
	pc_id_i[30]
	n46
	data_err_i
	n330
	pc_id_i[29]
	n49
	n336
	mult_multicycle_i
	pc_id_i[28]
	n118
	pc_mux_o[0]
	apu_en_i
	pc_id_i[27]
	n131
	apu_read_dep_i
	irq_ack_o
	n182
	pc_id_i[26]
	apu_read_dep_for_jalr_i
	csr_save_if_o
	pc_id_i[25]
	n200
	apu_write_dep_i
	N466
	pc_id_i[24]
	n231
	N530
	branch_taken_ex_i
	pc_id_i[23]
	n235
	ctrl_transfer_insn_in_id_i[1]
	N531
	pc_id_i[22]
	n236
	N738
	ctrl_transfer_insn_in_id_i[0]
	pc_id_i[21]
	n237
	N684
	ctrl_transfer_insn_in_dec_i[1]
	pc_id_i[20]
	n242
	ctrl_transfer_insn_in_dec_i[0]
	N658
	pc_id_i[19]
	n246
	irq_req_ctrl_i
	N642
	pc_id_i[18]
	n256
	irq_sec_ctrl_i
	N606
	pc_id_i[17]
	n259
	irq_id_ctrl_i[4]
	N258
	pc_id_i[16]
	n275
	irq_id_ctrl_i[3]
	N183
	pc_id_i[15]
	n282
	irq_id_ctrl_i[2]
	n10
	pc_id_i[14]
	apu_stall_o
	irq_id_ctrl_i[1]
	n12
	pc_id_i[13]
	wake_from_sleep_o
	irq_id_ctrl_i[0]
	n17
	operand_a_fw_mux_sel_o[1]
	pc_id_i[12]
	irq_wu_ctrl_i
	n38
	pc_id_i[11]
	operand_c_fw_mux_sel_o[1]
	current_priv_lvl_i[1]
	n52
	pc_id_i[10]
	operand_c_fw_mux_sel_o[0]
	current_priv_lvl_i[0]
	n55
	pc_id_i[9]
	jump_in_dec
	debug_mode_o
	n57
	ebrk_force_debug_mode
	pc_id_i[8]
	debug_req_i
	n65
	N96
	pc_id_i[7]
	debug_single_step_i
	n70
	N101
	pc_id_i[6]
	debug_ebreakm_i
	n80
	pc_id_i[5]
	N105
	debug_ebreaku_i
	n82
	N112
	pc_id_i[4]
	trigger_match_i
	n92
	N116
	pc_id_i[3]
	debug_havereset_o
	n123
	N124
	pc_id_i[2]
	n178
	debug_running_o
	pc_id_i[1]
	N132
	n187
	debug_halted_o
	N136
	pc_id_i[0]
	n190
	regfile_we_id_i
	hwlp_start_addr_i[63]
	N139
	regfile_alu_waddr_id_i[5]
	n260
	hwlp_start_addr_i[62]
	N144
	regfile_alu_waddr_id_i[4]
	n277
	hwlp_start_addr_i[61]
	N161
	n332
	regfile_alu_waddr_id_i[3]
	N176
	hwlp_start_addr_i[60]
	n334
	regfile_alu_waddr_id_i[2]
	hwlp_start_addr_i[59]
	N378
	regfile_alu_waddr_id_i[1]
	n335
	hwlp_start_addr_i[58]
	N427
	n340
	regfile_alu_waddr_id_i[0]
	hwlp_start_addr_i[57]
	N510
	regfile_we_ex_i
	ctrl_busy_o
	N523
	hwlp_start_addr_i[56]
	instr_req_o
	regfile_waddr_ex_i[5]
	N534
	hwlp_start_addr_i[55]
	regfile_waddr_ex_i[4]
	exc_pc_mux_o[1]
	hwlp_start_addr_i[54]
	N564
	regfile_waddr_ex_i[3]
	exc_pc_mux_o[0]
	hwlp_start_addr_i[53]
	N733
	trap_addr_mux_o[0]
	regfile_waddr_ex_i[2]
	N745
	hwlp_start_addr_i[52]
	regfile_waddr_ex_i[1]
	irq_id_o[3]
	hwlp_start_addr_i[51]
	N750
	regfile_waddr_ex_i[0]
	irq_id_o[2]
	hwlp_start_addr_i[50]
	N752
	irq_id_o[1]
	regfile_we_wb_i
	hwlp_start_addr_i[49]
	N652
	irq_id_o[0]
	regfile_alu_we_fw_i
	hwlp_start_addr_i[48]
	N601
	debug_cause_o[1]
	reg_d_ex_is_reg_a_i
	hwlp_start_addr_i[47]
	N579
	reg_d_ex_is_reg_b_i
	csr_save_id_o
	N512
	hwlp_start_addr_i[46]
	reg_d_ex_is_reg_c_i
	csr_cause_o[5]
	hwlp_start_addr_i[45]
	N369
	reg_d_wb_is_reg_a_i
	csr_cause_o[4]
	hwlp_start_addr_i[44]
	n6
	csr_irq_sec_o
	reg_d_wb_is_reg_b_i
	hwlp_start_addr_i[43]
	n100
	reg_d_wb_is_reg_c_i
	N739
	hwlp_start_addr_i[42]
	n137
	reg_d_alu_is_reg_a_i
	N659
	hwlp_start_addr_i[41]
	n153
	reg_d_alu_is_reg_b_i
	N610
	n192
	hwlp_start_addr_i[40]
	reg_d_alu_is_reg_c_i
	N184
	hwlp_start_addr_i[39]
	n238
	id_ready_i
	n14
	hwlp_start_addr_i[38]
	n244
	n24
	id_valid_i
	hwlp_start_addr_i[37]
	n245
	n25
	ex_valid_i
	hwlp_start_addr_i[36]
	n252
	wb_ready_i
	n56
	hwlp_start_addr_i[35]
	debug_p_elw_no_sleep_o
	jump_done_q
	n85
	hwlp_start_addr_i[34]
	debug_wfi_no_sleep_o
	illegal_insn_q
	n103
	hwlp_start_addr_i[33]
	jr_stall_o
	debug_req_entry_q
	n129
	hwlp_start_addr_i[32]
	N30
	debug_force_wakeup_q
	n135
	hwlp_start_addr_i[31]
	N51
	N88
	n145
	hwlp_start_addr_i[30]
	N53
	n157
	N90
	hwlp_start_addr_i[29]
	N97
	n183
	N91
	N113
	hwlp_start_addr_i[28]
	n189
	data_err_q
	N140
	hwlp_start_addr_i[27]
	N408
	n232
	N155
	hwlp_start_addr_i[26]
	N441
	n247
	hwlp_start_addr_i[25]
	N513
	debug_req_q
	n251
	hwlp_start_addr_i[24]
	N516
	pc_mux_o[2]
	N567
	hwlp_start_addr_i[23]
	N725
	N571
	irq_id_o[4]
	N728
	hwlp_start_addr_i[22]
	exc_cause_o[4]
	N575
	hwlp_start_addr_i[21]
	N650
	N724
	exc_cause_o[3]
	hwlp_start_addr_i[20]
	N648
	n37
	exc_cause_o[2]
	hwlp_start_addr_i[19]
	N646
	n140
	exc_cause_o[1]
	hwlp_start_addr_i[18]
	N621
	ctrl_fsm_cs[3]
	exc_cause_o[0]
	hwlp_start_addr_i[17]
	N617
	ctrl_fsm_cs[2]
	debug_cause_o[0]
	hwlp_start_addr_i[16]
	N607
	ctrl_fsm_cs[1]
	csr_cause_o[3]
	hwlp_start_addr_i[15]
	N605
	ctrl_fsm_cs[0]
	csr_cause_o[2]
	hwlp_start_addr_i[14]
	N370
	csr_cause_o[1]
	hwlp_start_addr_i[13]
	N282
	csr_cause_o[0]
	hwlp_start_addr_i[12]
	N192
	halt_id_o
	hwlp_start_addr_i[11]
	N181
	N740
	hwlp_start_addr_i[10]
	n3
	N661
	hwlp_start_addr_i[9]
	n11
	N612
	hwlp_start_addr_i[8]
	n18
	N185
	hwlp_start_addr_i[7]
	n105

845 nets with no annotation
1
