Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Sat Aug 16 04:48:38 2025
| Host         : acclnode01 running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_utilization -slr -file slr_util_placed.rpt -pb slr_util_placed.pb
| Design       : level0_wrapper
| Device       : xcu280-fsvh2892-2L-e
| Speed File   : -2L
| Design State : Fully Placed
------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. SLR Connectivity
2. SLR Connectivity Matrix
3. SLR CLB Logic and Dedicated Block Utilization
4. SLR IO Utilization

1. SLR Connectivity
-------------------

+----------------------------------+-------+-------+-----------+-------+
|                                  |  Used | Fixed | Available | Util% |
+----------------------------------+-------+-------+-----------+-------+
| SLR2 <-> SLR1                    |  5703 |       |     23040 | 24.75 |
|   SLR1 -> SLR2                   |  2883 |       |           | 12.51 |
|     Using TX_REG only            |     0 |     0 |           |       |
|     Using RX_REG only            |     0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |     0 |     0 |           |       |
|   SLR2 -> SLR1                   |  2820 |       |           | 12.24 |
|     Using TX_REG only            |     0 |     0 |           |       |
|     Using RX_REG only            |     0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |     0 |     0 |           |       |
| SLR1 <-> SLR0                    |  8991 |       |     23040 | 39.02 |
|   SLR0 -> SLR1                   |  4120 |       |           | 17.88 |
|     Using TX_REG only            |     0 |     0 |           |       |
|     Using RX_REG only            |     0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |     0 |     0 |           |       |
|   SLR1 -> SLR0                   |  4871 |       |           | 21.14 |
|     Using TX_REG only            |     0 |     0 |           |       |
|     Using RX_REG only            |     0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |     0 |     0 |           |       |
+----------------------------------+-------+-------+-----------+-------+
| Total SLLs Used                  | 14694 |       |           |       |
+----------------------------------+-------+-------+-----------+-------+


2. SLR Connectivity Matrix
--------------------------

+-----------+------+------+------+
| FROM \ TO | SLR2 | SLR1 | SLR0 |
+-----------+------+------+------+
| SLR2      |    0 | 2673 |  147 |
| SLR1      | 2780 |    0 | 4724 |
| SLR0      |  103 | 4017 |    0 |
+-----------+------+------+------+


3. SLR CLB Logic and Dedicated Block Utilization
------------------------------------------------

+----------------------------+--------+--------+--------+--------+--------+--------+
|          Site Type         |  SLR0  |  SLR1  |  SLR2  | SLR0 % | SLR1 % | SLR2 % |
+----------------------------+--------+--------+--------+--------+--------+--------+
| CLB                        |  53537 |  52761 |  50790 |  97.41 |  97.71 |  94.06 |
|   CLBL                     |  28255 |  28152 |  27152 |  96.50 |  96.15 |  92.73 |
|   CLBM                     |  25282 |  24609 |  23638 |  98.45 |  99.55 |  95.62 |
| CLB LUTs                   | 256882 | 295505 | 242688 |  58.42 |  68.40 |  56.18 |
|   LUT as Logic             | 233900 | 270285 | 221559 |  53.20 |  62.57 |  51.29 |
|     using O5 output only   |   1709 |   1277 |    928 |   0.39 |   0.30 |   0.21 |
|     using O6 output only   | 137211 | 174624 | 123682 |  31.21 |  40.42 |  28.63 |
|     using O5 and O6        |  94980 |  94384 |  96949 |  21.60 |  21.85 |  22.44 |
|   LUT as Memory            |  22982 |  25220 |  21129 |  11.19 |  12.75 |  10.68 |
|     LUT as Distributed RAM |   5622 |   7850 |   4964 |   2.74 |   3.97 |   2.51 |
|       using O5 output only |      0 |      0 |      0 |   0.00 |   0.00 |   0.00 |
|       using O6 output only |    244 |    386 |      4 |   0.12 |   0.20 |  <0.01 |
|       using O5 and O6      |   5378 |   7464 |   4960 |   2.62 |   3.77 |   2.51 |
|     LUT as Shift Register  |  17360 |  17370 |  16165 |   8.45 |   8.78 |   8.17 |
|       using O5 output only |      0 |      2 |      0 |   0.00 |  <0.01 |   0.00 |
|       using O6 output only |   2328 |   2918 |   1811 |   1.13 |   1.48 |   0.92 |
|       using O5 and O6      |  15032 |  14450 |  14354 |   7.32 |   7.31 |   7.26 |
| CLB Registers              | 454785 | 475191 | 427628 |  51.72 |  55.00 |  49.49 |
| CARRY8                     |  11197 |  11544 |  10927 |  20.37 |  21.38 |  20.24 |
| F7 Muxes                   |   1253 |   1903 |    467 |   0.57 |   0.88 |   0.22 |
| F8 Muxes                   |    147 |    335 |     15 |   0.13 |   0.31 |   0.01 |
| F9 Muxes                   |      0 |      0 |      0 |   0.00 |   0.00 |   0.00 |
| Block RAM Tile             |  409.5 |  441.5 |    266 |  60.94 |  65.70 |  39.58 |
|   RAMB36/FIFO              |    408 |    440 |    266 |  60.71 |  65.48 |  39.58 |
|   RAMB18                   |      3 |      3 |      0 |   0.22 |   0.22 |   0.00 |
| URAM                       |      0 |      0 |      0 |   0.00 |   0.00 |   0.00 |
| DSPs                       |   1783 |   1786 |   1787 |  61.91 |  58.14 |  58.17 |
| Unique Control Sets        |   7886 |   9600 |   6960 |   7.17 |   8.89 |   6.44 |
+----------------------------+--------+--------+--------+--------+--------+--------+
* Note: Available Control Sets based on CLB Registers / 8


4. SLR IO Utilization
---------------------

+-----------+-----------+---------+------------+----------+------------+----------+-----+
| SLR Index | Used IOBs | (%)IOBs | Used IPADs | (%)IPADs | Used OPADs | (%)OPADs | GTs |
+-----------+-----------+---------+------------+----------+------------+----------+-----+
| SLR2      |        15 |    7.21 |          0 |     0.00 |          0 |     0.00 |   0 |
| SLR1      |         0 |    0.00 |          0 |     0.00 |          0 |     0.00 |   0 |
| SLR0      |         1 |    0.48 |          0 |     0.00 |          0 |     0.00 |  16 |
+-----------+-----------+---------+------------+----------+------------+----------+-----+
| Total     |        16 |         |          0 |          |          0 |          |  16 |
+-----------+-----------+---------+------------+----------+------------+----------+-----+


