
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.105561                       # Number of seconds simulated
sim_ticks                                105560692299                       # Number of ticks simulated
final_tick                               632662755207                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 173786                       # Simulator instruction rate (inst/s)
host_op_rate                                   219033                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2084817                       # Simulator tick rate (ticks/s)
host_mem_usage                               67340372                       # Number of bytes of host memory used
host_seconds                                 50633.06                       # Real time elapsed on the host
sim_insts                                  8799310458                       # Number of instructions simulated
sim_ops                                   11090310729                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         4736                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1942016                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         5120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      3282304                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         5120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1394944                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         4224                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data      1994624                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         4864                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data      1955840                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         4864                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data      2918912                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         5120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data      3293184                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         4864                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data      2901248                       # Number of bytes read from this memory
system.physmem.bytes_read::total             19721984                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         4736                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         4224                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           38912                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      5638656                       # Number of bytes written to this memory
system.physmem.bytes_written::total           5638656                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           37                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        15172                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           40                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        25643                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           40                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        10898                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           33                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data        15583                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           38                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data        15280                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           38                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data        22804                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           40                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data        25728                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           38                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data        22666                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                154078                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           44052                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                44052                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        44865                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     18397151                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        48503                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     31093998                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        48503                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     13214616                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        40015                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     18895518                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst        46078                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data     18528109                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst        46078                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data     27651505                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst        48503                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data     31197067                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst        46078                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data     27484170                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               186830757                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        44865                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        48503                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        48503                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        40015                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst        46078                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst        46078                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst        48503                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst        46078                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             368622                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          53416247                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               53416247                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          53416247                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        44865                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     18397151                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        48503                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     31093998                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        48503                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     13214616                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        40015                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     18895518                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst        46078                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data     18528109                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst        46078                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data     27651505                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst        48503                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data     31197067                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst        46078                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data     27484170                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              240247003                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  52                       # Number of system calls
system.switch_cpus0.numCycles               253143148                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        20681260                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     16956535                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2022925                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      8564113                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8084753                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2123648                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        90979                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    197406373                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             117571273                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           20681260                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     10208401                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             25859926                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5739232                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       6084104                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         12159981                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      2008051                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    233035176                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.616903                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.968478                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       207175250     88.90%     88.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2802171      1.20%     90.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         3233085      1.39%     91.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         1780979      0.76%     92.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2069045      0.89%     93.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1127095      0.48%     93.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          767812      0.33%     93.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2007663      0.86%     94.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        12072076      5.18%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    233035176                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.081698                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.464446                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       195818908                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      7701426                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         25654378                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       194567                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3665891                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3360181                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred        18882                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     143530778                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        94175                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3665891                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       196121468                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        2722282                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      4123414                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         25558964                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       843151                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     143445675                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          218                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        219227                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       393947                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    199345392                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    667950341                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    667950341                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    170291694                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        29053676                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        37558                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        20948                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          2254584                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     13688443                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7465846                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       196549                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1658011                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         143235085                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        37637                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        135382631                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       187556                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     17870722                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     41309391                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         4189                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    233035176                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.580954                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.270297                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    175997754     75.52%     75.52% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     22935588      9.84%     85.37% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12322609      5.29%     90.65% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8537721      3.66%     94.32% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7462010      3.20%     97.52% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3824171      1.64%     99.16% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       914445      0.39%     99.55% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       593927      0.25%     99.81% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       446951      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    233035176                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          35310     12.07%     12.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     12.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     12.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     12.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     12.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     12.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     12.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     12.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     12.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     12.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     12.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     12.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     12.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     12.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     12.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     12.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     12.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     12.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     12.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     12.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     12.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     12.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     12.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     12.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     12.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     12.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     12.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     12.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        125812     43.01%     55.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       131409     44.92%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    113314560     83.70%     83.70% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2119387      1.57%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16584      0.01%     85.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     12519612      9.25%     94.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7412488      5.48%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     135382631                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.534807                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             292531                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.002161                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    504280524                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    161144706                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    133146795                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     135675162                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       342630                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2404762                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          869                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation         1266                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       165176                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads         8293                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            9                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3665891                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        2226869                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       145078                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    143272844                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        57890                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     13688443                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7465846                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        20931                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        102510                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            3                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents         1266                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1172253                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1135954                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2308207                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    133396473                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     11756402                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1986157                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                  122                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            19167087                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        18665966                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7410685                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.526961                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             133148838                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            133146795                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         79135808                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        207281483                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.525974                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.381779                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122687893                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     20586196                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33448                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2034767                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    229369285                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.534892                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.354071                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    179256850     78.15%     78.15% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     23236284     10.13%     88.28% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      9736735      4.25%     92.53% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      5855221      2.55%     95.08% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      4050200      1.77%     96.85% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      2617792      1.14%     97.99% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1356969      0.59%     98.58% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1092970      0.48%     99.06% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2166264      0.94%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    229369285                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122687893                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18584351                       # Number of memory references committed
system.switch_cpus0.commit.loads             11283681                       # Number of loads committed
system.switch_cpus0.commit.membars              16688                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17558822                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110607966                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2496074                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2166264                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           370476434                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          290214155                       # The number of ROB writes
system.switch_cpus0.timesIdled                3021951                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               20107972                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122687893                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.531431                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.531431                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.395033                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.395033                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       601754844                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      184788218                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      133957266                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33416                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  26                       # Number of system calls
system.switch_cpus1.numCycles               253143148                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        19754142                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     17824639                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1035058                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      7430242                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         7065959                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         1092375                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        45817                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    209394839                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             124310219                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           19754142                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      8158334                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             24580722                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        3246827                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       4722032                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12018636                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1040507                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    240883547                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.605452                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.933787                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       216302825     89.80%     89.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          877395      0.36%     90.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         1793464      0.74%     90.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          751092      0.31%     91.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         4089764      1.70%     92.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         3632474      1.51%     94.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          706508      0.29%     94.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1474820      0.61%     95.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        11255205      4.67%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    240883547                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.078035                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.491067                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       208261076                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5868541                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         24490921                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        77561                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       2185443                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      1734395                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          511                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     145774933                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         2799                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       2185443                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       208469860                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        4146278                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1065276                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         24371706                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       644977                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     145699146                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          106                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        274300                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       234842                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents         3179                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    171047065                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    686295008                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    686295008                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    151843561                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        19203484                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        16909                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         8530                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          1635253                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     34388914                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores     17397704                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       158714                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       843679                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         145416739                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        16962                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        139864546                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        72523                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     11130728                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     26671884                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           76                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    240883547                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.580631                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.378288                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    191229444     79.39%     79.39% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     14833916      6.16%     85.54% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12210780      5.07%     90.61% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      5277986      2.19%     92.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      6689056      2.78%     95.58% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      6488620      2.69%     98.28% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3682184      1.53%     99.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       289804      0.12%     99.92% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       181757      0.08%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    240883547                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         354147     11.08%     11.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead       2763221     86.42%     97.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        80070      2.50%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     87730004     62.72%     62.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1221992      0.87%     63.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     63.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     63.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     63.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     63.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         8377      0.01%     63.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     63.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     33544294     23.98%     87.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite     17359879     12.41%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     139864546                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.552512                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            3197438                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.022861                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    523882600                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    156567986                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    138674324                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     143061984                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       250959                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      1313754                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          554                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation         3564                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       103649                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads        12394                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       2185443                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        3785781                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       181642                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    145433787                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts         1329                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     34388914                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts     17397704                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         8532                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents        124194                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           59                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents         3564                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       603860                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       610099                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      1213959                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    138887124                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     33429557                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       977422                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                   86                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            50788000                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        18196761                       # Number of branches executed
system.switch_cpus1.iew.exec_stores          17358443                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.548651                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             138678790                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            138674324                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         74885282                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        147527431                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.547810                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.507602                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    112705351                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    132447463                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     13000277                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        16886                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1057783                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    238698104                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.554874                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.378745                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    190699583     79.89%     79.89% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     17492872      7.33%     87.22% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8216360      3.44%     90.66% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      8127560      3.40%     94.07% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      2209895      0.93%     94.99% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      9461958      3.96%     98.96% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       706996      0.30%     99.25% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       515195      0.22%     99.47% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      1267685      0.53%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    238698104                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    112705351                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     132447463                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              50369215                       # Number of memory references committed
system.switch_cpus1.commit.loads             33075160                       # Number of loads committed
system.switch_cpus1.commit.membars               8430                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17490190                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        117777857                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      1282915                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      1267685                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           382877821                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          293081117                       # The number of ROB writes
system.switch_cpus1.timesIdled                4595147                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               12259601                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          112705351                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            132447463                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    112705351                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.246061                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.246061                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.445224                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.445224                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       686643555                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      161029402                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      173610038                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         16860                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                  54                       # Number of system calls
system.switch_cpus2.numCycles               253143141                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        20944159                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     17137683                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2043575                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      8607114                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         8238464                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2163801                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        93301                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    201592595                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             117147926                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           20944159                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     10402265                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             24451698                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        5587226                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       4423808                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         12333436                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      2045686                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    233985140                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.614736                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.957658                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       209533442     89.55%     89.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         1143307      0.49%     90.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         1813267      0.77%     90.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         2450222      1.05%     91.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2520984      1.08%     92.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2134314      0.91%     93.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1192066      0.51%     94.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         1769704      0.76%     95.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        11427834      4.88%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    233985140                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.082736                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.462773                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       199540102                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      6493605                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         24408224                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        26539                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       3516668                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      3447143                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          371                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     143731244                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1936                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       3516668                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       200089335                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1362939                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      3876437                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         23892400                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      1247359                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     143679890                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents          162                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        170045                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       544001                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    200493534                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    668430183                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    668430183                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    173813996                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        26679538                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        35566                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        18478                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          3733806                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     13437288                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      7289037                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        85914                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1783752                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         143501724                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        35696                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        136266924                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        18608                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     15874065                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     38015953                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         1235                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    233985140                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.582374                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.272947                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0    176282541     75.34%     75.34% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     23763065     10.16%     85.50% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     12018541      5.14%     90.63% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      9049566      3.87%     94.50% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      7114514      3.04%     97.54% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      2875256      1.23%     98.77% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      1813058      0.77%     99.54% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       943397      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       125202      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    233985140                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          26054     11.54%     11.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         82904     36.73%     48.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       116771     51.73%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    114605299     84.10%     84.10% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2036229      1.49%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        17084      0.01%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     12342225      9.06%     94.67% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7266087      5.33%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     136266924                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.538300                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             225729                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.001657                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    506763325                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    159412046                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    134227212                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     136492653                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       278541                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      2145647                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          121                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          565                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       105698                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       3516668                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles        1079304                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles       121469                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    143537562                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        57747                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     13437288                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      7289037                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        18482                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents        102905                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            7                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          565                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1188728                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1149092                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2337820                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    134390897                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     11616944                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      1876027                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                  142                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            18882746                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        19096589                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7265802                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.530889                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             134227476                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            134227212                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         77055032                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        207627629                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.530242                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.371121                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    101322322                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    124675942                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     18861635                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        34461                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2069430                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    230468472                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.540967                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.389323                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0    179293701     77.80%     77.80% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     25381773     11.01%     88.81% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      9569548      4.15%     92.96% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4568088      1.98%     94.94% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3865083      1.68%     96.62% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      2208264      0.96%     97.58% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1917297      0.83%     98.41% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       872369      0.38%     98.79% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2792349      1.21%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    230468472                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    101322322                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     124675942                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18474980                       # Number of memory references committed
system.switch_cpus2.commit.loads             11291641                       # Number of loads committed
system.switch_cpus2.commit.membars              17192                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          17978530                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        112331450                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2567335                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      2792349                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           371212998                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          290591885                       # The number of ROB writes
system.switch_cpus2.timesIdled                3052723                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles               19158001                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          101322322                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            124675942                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    101322322                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.498395                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.498395                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.400257                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.400257                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       604869800                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      186972602                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      133257473                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         34430                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                  25                       # Number of system calls
system.switch_cpus3.numCycles               253143148                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        19297079                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     17218395                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      1534614                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups     12732720                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits        12565979                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         1159638                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        46329                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles    203684754                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             109572024                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           19297079                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     13725617                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             24417718                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        5035630                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       2930862                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.MiscStallCycles            3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus3.fetch.PendingTrapStallCycles            8                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines         12321520                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes      1506700                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples    234525693                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.523620                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.766637                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0       210107975     89.59%     89.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         3716347      1.58%     91.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         1880917      0.80%     91.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         3672251      1.57%     93.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         1182061      0.50%     94.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         3398927      1.45%     95.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          537916      0.23%     95.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7          877254      0.37%     96.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         9152045      3.90%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total    234525693                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.076230                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.432846                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles       201257079                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      5404993                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         24369744                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        19611                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       3474265                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      1835544                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred        18084                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     122609489                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts        34163                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       3474265                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles       201529596                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles        3223349                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      1350390                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         24120161                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       827926                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     122440242                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          158                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents         95385                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       659533                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands    160500299                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    554939465                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    554939465                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    130194569                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        30305697                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        16462                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         8326                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          1805177                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     22027069                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      3597512                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        23526                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       821036                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         121801975                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        16517                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        114064335                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        74149                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     21946792                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     44933709                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved          108                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples    234525693                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.486362                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.099049                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0    184502387     78.67%     78.67% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     15794226      6.73%     85.40% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     16685889      7.11%     92.52% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      9730308      4.15%     96.67% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      5005114      2.13%     98.80% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      1253414      0.53%     99.34% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      1490107      0.64%     99.97% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        34745      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        29503      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    234525693                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu         191945     57.47%     57.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     57.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     57.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     57.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     57.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     57.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     57.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     57.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     57.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     57.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     57.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     57.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     57.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     57.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     57.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     57.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     57.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     57.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     57.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     57.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     57.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     57.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     57.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     57.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     57.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     57.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     57.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     57.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         77377     23.17%     80.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        64655     19.36%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     89478948     78.45%     78.45% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       896353      0.79%     79.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     79.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     79.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     79.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     79.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         8138      0.01%     79.24% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     79.24% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.24% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.24% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     20113080     17.63%     96.87% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      3567816      3.13%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     114064335                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.450592                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             333977                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.002928                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    463062487                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    143765587                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    111174447                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     114398312                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        89887                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      4465319                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          110                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          309                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores        87873                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       3474265                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles        2156969                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles       102202                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    121818576                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts         4909                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     22027069                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      3597512                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         8321                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         40635                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents         1944                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          309                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1033841                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       594437                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      1628278                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    112615729                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     19827077                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      1448604                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                   84                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            23394719                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        17116803                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           3567642                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.444870                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             111198713                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            111174447                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         67261274                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        146663933                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.439176                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.458608                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     88548503                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     99718964                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     22104069                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        16409                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      1524957                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples    231051428                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.431588                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.302408                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0    193907149     83.92%     83.92% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     14603136      6.32%     90.24% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      9373430      4.06%     94.30% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      2952654      1.28%     95.58% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      4894044      2.12%     97.70% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       954488      0.41%     98.11% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       607083      0.26%     98.37% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       555660      0.24%     98.61% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      3203784      1.39%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total    231051428                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     88548503                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      99718964                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              21071389                       # Number of memory references committed
system.switch_cpus3.commit.loads             17561750                       # Number of loads committed
system.switch_cpus3.commit.membars               8188                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          15297424                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         87153718                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      1249296                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      3203784                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           349670352                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          247123075                       # The number of ROB writes
system.switch_cpus3.timesIdled                4518209                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles               18617455                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           88548503                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             99718964                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     88548503                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.858808                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.858808                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.349796                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.349796                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       523392056                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      144886598                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      130156876                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         16392                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                  52                       # Number of system calls
system.switch_cpus4.numCycles               253143148                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups        20669678                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted     16954311                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect      2026477                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups      8566839                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits         8083205                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS         2120390                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect        91036                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles    197348438                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts             117478192                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches           20669678                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches     10203595                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles             25848281                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles        5746087                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles       6122748                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.CacheLines         12158518                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes      2011353                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples    233007586                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.616514                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.967809                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0       207159305     88.91%     88.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1         2799151      1.20%     90.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2         3242491      1.39%     91.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3         1779853      0.76%     92.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4         2068149      0.89%     93.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5         1127865      0.48%     93.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6          764607      0.33%     93.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7         2000184      0.86%     94.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8        12065981      5.18%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total    233007586                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.081652                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.464078                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles       195766128                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles      7735405                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles         25643033                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles       193813                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles       3669201                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved      3351001                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred        18919                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts     143421040                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts        94131                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles       3669201                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles       196068342                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles        2767450                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles      4110376                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles         25547195                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles       845016                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts     143334465                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents          203                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents        222019                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents       393290                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.RenamedOperands    199203822                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups    667426772                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups    667426772                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps    170155391                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps        29048425                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts        37590                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts        20988                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts          2255692                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads     13686582                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores      7453291                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads       195912                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores      1647561                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded         143121233                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded        37676                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued        135263886                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued       187003                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined     17865575                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined     41312809                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved         4254                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples    233007586                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.580513                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.269844                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0    176006238     75.54%     75.54% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1     22935027      9.84%     85.38% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2     12314243      5.28%     90.66% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3      8522762      3.66%     94.32% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4      7455479      3.20%     97.52% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5      3820030      1.64%     99.16% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6       912809      0.39%     99.55% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7       594817      0.26%     99.81% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8       446181      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total    233007586                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu          35635     12.10%     12.10% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     12.10% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     12.10% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     12.10% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     12.10% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     12.10% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     12.10% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     12.10% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     12.10% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     12.10% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     12.10% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     12.10% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     12.10% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     12.10% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     12.10% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     12.10% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     12.10% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     12.10% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     12.10% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     12.10% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     12.10% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     12.10% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     12.10% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     12.10% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     12.10% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     12.10% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     12.10% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.10% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     12.10% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead        127058     43.13%     55.22% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite       131911     44.78%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu    113223789     83.71%     83.71% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult      2116863      1.56%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc        16571      0.01%     85.28% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     85.28% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead     12505436      9.25%     94.53% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite      7401227      5.47%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total     135263886                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.534338                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt             294604                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.002178                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads    504016965                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes    161025765                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses    133029176                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses     135558490                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads       342317                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads      2411892                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses          801                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation         1283                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores       158419                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads         8285                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles       3669201                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles        2274509                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles       146306                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts    143159029                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts        57363                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts     13686582                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts      7453291                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts        20981                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents        102430                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents            1                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents         1283                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect      1175469                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect      1138107                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts      2313576                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts    133278090                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts     11745724                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts      1985796                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                  120                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs            19145197                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches        18647676                       # Number of branches executed
system.switch_cpus4.iew.exec_stores           7399473                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.526493                       # Inst execution rate
system.switch_cpus4.iew.wb_sent             133031242                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count            133029176                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers         79079254                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers        207126723                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.525510                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.381792                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts     99920025                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps    122589848                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts     20570530                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls        33422                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts      2038229                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples    229338385                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.534537                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.353658                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0    179262046     78.16%     78.16% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1     23223657     10.13%     88.29% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2      9728136      4.24%     92.53% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3      5848215      2.55%     95.08% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4      4049950      1.77%     96.85% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5      2612890      1.14%     97.99% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6      1357202      0.59%     98.58% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7      1092500      0.48%     99.06% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8      2163789      0.94%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total    229338385                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts     99920025                       # Number of instructions committed
system.switch_cpus4.commit.committedOps     122589848                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs              18569562                       # Number of memory references committed
system.switch_cpus4.commit.loads             11274690                       # Number of loads committed
system.switch_cpus4.commit.membars              16674                       # Number of memory barriers committed
system.switch_cpus4.commit.branches          17544794                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts        110519592                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls      2494092                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events      2163789                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads           370334298                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes          289990035                       # The number of ROB writes
system.switch_cpus4.timesIdled                3023905                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles               20135562                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts           99920025                       # Number of Instructions Simulated
system.switch_cpus4.committedOps            122589848                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total     99920025                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.533458                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.533458                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.394717                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.394717                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads       601222651                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes      184639771                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads      133845113                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes         33392                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                  51                       # Number of system calls
system.switch_cpus5.numCycles               253143148                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups        20603285                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted     16849772                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect      2009034                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups      8566223                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits         8132908                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS         2120458                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect        89326                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles    199957802                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts             116916249                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches           20603285                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches     10253366                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles             24504033                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles        5837375                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles       3421635                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.CacheLines         12293535                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes      2025728                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples    231667670                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.616661                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     1.968244                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0       207163637     89.42%     89.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1         1331122      0.57%     90.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2         2099950      0.91%     90.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3         3340074      1.44%     92.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4         1383668      0.60%     92.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5         1546362      0.67%     93.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6         1652270      0.71%     94.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7         1075711      0.46%     94.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8        12074876      5.21%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total    231667670                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.081390                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.461858                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles       198147652                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles      5246026                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles         24428201                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles        62046                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles       3783744                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved      3378576                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred          458                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts     142775174                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         2960                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles       3783744                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles       198448803                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles        1676783                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles      2710068                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles         24193590                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles       854669                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts     142696227                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents        19430                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents        244922                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents       324504                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.FullRegisterEvents        30188                       # Number of times there has been no free registers
system.switch_cpus5.rename.RenamedOperands    198108552                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups    663828620                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups    663828620                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps    169186646                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps        28921890                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts        36152                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts        19791                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts          2601840                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads     13595952                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores      7308614                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads       220183                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores      1661337                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded         142501114                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded        36249                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued        134873419                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued       166132                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined     18059049                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined     40221254                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved         3254                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples    231667670                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.582185                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.274065                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0    174806013     75.46%     75.46% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1     22821046      9.85%     85.31% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2     12476963      5.39%     90.69% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3      8506230      3.67%     94.36% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4      7958073      3.44%     97.80% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5      2289869      0.99%     98.79% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6      1785947      0.77%     99.56% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7       605794      0.26%     99.82% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8       417735      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total    231667670                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu          31439     12.47%     12.47% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead         98078     38.89%     51.36% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite       122669     48.64%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu    112981999     83.77%     83.77% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult      2133622      1.58%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc        16359      0.01%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead     12467384      9.24%     94.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite      7274055      5.39%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total     134873419                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.532795                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt             252186                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.001870                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads    501832826                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes    160597907                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses    132707539                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses     135125605                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads       405513                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads      2429559                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses          286                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation         1524                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores       210066                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads         8389                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles       3783744                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles        1146953                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles       120405                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts    142537504                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts        59448                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts     13595952                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts      7308614                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts        19767                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents         88432                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents           34                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents         1524                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect      1175649                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect      1145298                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts      2320947                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts    132956643                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts     11723792                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts      1916776                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                  141                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs            18996237                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches        18706545                       # Number of branches executed
system.switch_cpus5.iew.exec_stores           7272445                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.525223                       # Inst execution rate
system.switch_cpus5.iew.wb_sent             132708518                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count            132707539                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers         77590564                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers        202725518                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.524239                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.382737                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts     99379288                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps    121813492                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts     20724200                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls        32995                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts      2051688                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples    227883926                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.534542                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.388145                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0    178427349     78.30%     78.30% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1     23953278     10.51%     88.81% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2      9326151      4.09%     92.90% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3      5021377      2.20%     95.10% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4      3763247      1.65%     96.76% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5      2100443      0.92%     97.68% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6      1294563      0.57%     98.25% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7      1158944      0.51%     98.75% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8      2838574      1.25%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total    227883926                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts     99379288                       # Number of instructions committed
system.switch_cpus5.commit.committedOps     121813492                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs              18264936                       # Number of memory references committed
system.switch_cpus5.commit.loads             11166390                       # Number of loads committed
system.switch_cpus5.commit.membars              16462                       # Number of memory barriers committed
system.switch_cpus5.commit.branches          17485721                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts        109763136                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls      2474600                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events      2838574                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads           367582381                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes          288859355                       # The number of ROB writes
system.switch_cpus5.timesIdled                3221085                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles               21475478                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts           99379288                       # Number of Instructions Simulated
system.switch_cpus5.committedOps            121813492                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total     99379288                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.547243                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.547243                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.392581                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.392581                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads       599580985                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes      183955215                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads      133165940                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes         32964                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                  26                       # Number of system calls
system.switch_cpus6.numCycles               253143148                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups        19747087                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted     17818017                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect      1037005                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups      7603695                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits         7065518                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS         1091888                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect        45861                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles    209352995                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts             124252662                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches           19747087                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches      8157406                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles             24572251                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles        3249423                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles       4716569                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.CacheLines         12018478                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes      1042407                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples    240828327                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.605329                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     1.933546                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0       216256076     89.80%     89.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1          877133      0.36%     90.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2         1794343      0.75%     90.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3          750502      0.31%     91.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4         4087793      1.70%     92.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5         3633455      1.51%     94.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6          706431      0.29%     94.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7         1474760      0.61%     95.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8        11247834      4.67%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total    240828327                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.078008                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.490840                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles       208221175                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles      5861258                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles         24482175                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles        77715                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles       2185999                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved      1733878                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred          513                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts     145711561                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts         2808                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles       2185999                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles       208430030                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles        4136787                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles      1066398                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles         24362962                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles       646144                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts     145636338                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents           94                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents        274507                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents       235007                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.FullRegisterEvents         3580                       # Number of times there has been no free registers
system.switch_cpus6.rename.RenamedOperands    170983165                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups    685993845                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups    685993845                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps    151771721                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps        19211424                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts        16910                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts         8536                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts          1636208                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads     34375408                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores     17389513                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads       158585                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores       844312                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded         145352233                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded        16963                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued        139817323                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued        71103                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined     11117490                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined     26575384                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved           85                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples    240828327                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.580568                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.378167                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0    191185127     79.39%     79.39% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1     14834325      6.16%     85.55% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2     12209036      5.07%     90.62% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3      5276628      2.19%     92.81% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4      6685806      2.78%     95.58% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5      6485146      2.69%     98.28% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6      3681316      1.53%     99.80% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7       289352      0.12%     99.92% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8       181591      0.08%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total    240828327                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu         354417     11.09%     11.09% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead       2762485     86.41%     97.50% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite        80027      2.50%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu     87708024     62.73%     62.73% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult      1220941      0.87%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc         8373      0.01%     63.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     63.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead     33528100     23.98%     87.59% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite     17351885     12.41%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total     139817323                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.552325                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt            3196929                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.022865                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads    523731005                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes    156490271                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses    138626141                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses     143014252                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads       251113                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads      1315985                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses          562                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation         3591                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores       103690                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads        12384                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles       2185999                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles        3775328                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles       181018                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts    145369279                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts         1366                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts     34375408                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts     17389513                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts         8537                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents        123467                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents           58                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents         3591                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect       605212                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect       611157                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts      1216369                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts    138837465                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts     33413959                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts       979858                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                   83                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs            50764400                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches        18191530                       # Number of branches executed
system.switch_cpus6.iew.exec_stores          17350441                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.548454                       # Inst execution rate
system.switch_cpus6.iew.wb_sent             138630597                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count            138626141                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers         74866740                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers        147491828                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.547620                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.507599                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts    112652013                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps    132384763                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts     12998671                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls        16878                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts      1059812                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples    238642328                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.554741                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.378582                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0    190664788     79.90%     79.90% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1     17486548      7.33%     87.22% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2      8213081      3.44%     90.66% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3      8122467      3.40%     94.07% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4      2209358      0.93%     94.99% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5      9457302      3.96%     98.96% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6       707187      0.30%     99.25% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7       515188      0.22%     99.47% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8      1266409      0.53%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total    238642328                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts    112652013                       # Number of instructions committed
system.switch_cpus6.commit.committedOps     132384763                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs              50345241                       # Number of memory references committed
system.switch_cpus6.commit.loads             33059421                       # Number of loads committed
system.switch_cpus6.commit.membars               8426                       # Number of memory barriers committed
system.switch_cpus6.commit.branches          17481938                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts        117722077                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls      1282308                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events      1266409                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads           382759015                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes          292953065                       # The number of ROB writes
system.switch_cpus6.timesIdled                4595783                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles               12314821                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts          112652013                       # Number of Instructions Simulated
system.switch_cpus6.committedOps            132384763                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total    112652013                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.247125                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.247125                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.445013                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.445013                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads       686394658                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes      160978965                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads      173530918                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes         16852                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                  51                       # Number of system calls
system.switch_cpus7.numCycles               253143148                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups        20598541                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted     16844654                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect      2010635                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups      8578025                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits         8133734                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS         2120929                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect        89386                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles    199986787                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts             116872763                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches           20598541                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches     10254663                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles             24497626                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles        5833958                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles       3428261                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.CacheLines         12295138                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes      2026679                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples    231691832                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.616371                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.967780                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0       207194206     89.43%     89.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1         1330889      0.57%     90.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2         2099912      0.91%     90.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3         3342839      1.44%     92.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4         1381795      0.60%     92.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5         1546949      0.67%     93.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6         1649789      0.71%     94.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7         1075302      0.46%     94.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8        12070151      5.21%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total    231691832                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.081371                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.461686                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles       198174861                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles      5254568                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles         24421756                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles        61951                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles       3778695                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved      3378614                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred          465                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts     142722567                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         3007                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles       3778695                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles       198476963                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles        1675734                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles      2717271                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles         24185506                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles       857650                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts     142642915                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents        19116                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents        245503                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents       325279                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.FullRegisterEvents        30228                       # Number of times there has been no free registers
system.switch_cpus7.rename.RenamedOperands    198041364                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups    663563100                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups    663563100                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps    169188763                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps        28852565                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts        36270                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts        19907                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts          2609303                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads     13590181                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores      7307704                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads       220684                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores      1657629                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded         142449575                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded        36368                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued        134867760                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued       165217                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined     18000937                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined     39975420                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved         3372                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples    231691832                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.582100                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.273933                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0    174828075     75.46%     75.46% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1     22819615      9.85%     85.31% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2     12486914      5.39%     90.70% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3      8505264      3.67%     94.37% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4      7952670      3.43%     97.80% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5      2288355      0.99%     98.79% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6      1787788      0.77%     99.56% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7       605866      0.26%     99.82% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8       417285      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total    231691832                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu          31489     12.47%     12.47% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead         98140     38.87%     51.34% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite       122838     48.66%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu    112980650     83.77%     83.77% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult      2132299      1.58%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc        16359      0.01%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead     12465510      9.24%     94.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite      7272942      5.39%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total     134867760                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.532773                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt             252467                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.001872                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads    501845031                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes    160488381                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses    132699270                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses     135120227                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads       406390                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads      2423635                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses          325                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation         1530                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores       209067                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads         8436                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles       3778695                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles        1145571                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles       120228                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts    142486082                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts        58445                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts     13590181                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts      7307704                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts        19888                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents         88418                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents           29                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents         1530                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect      1176377                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect      1145042                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts      2321419                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts    132947096                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts     11724590                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts      1920659                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                  139                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs            18995791                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches        18708403                       # Number of branches executed
system.switch_cpus7.iew.exec_stores           7271201                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.525185                       # Inst execution rate
system.switch_cpus7.iew.wb_sent             132700351                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count            132699270                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers         77589373                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers        202693140                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.524206                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.382792                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts     99380518                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps    121815011                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts     20671263                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls        32996                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts      2053299                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples    227913137                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.534480                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.388060                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0    178456981     78.30%     78.30% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1     23951692     10.51%     88.81% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2      9325340      4.09%     92.90% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3      5023308      2.20%     95.11% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4      3762659      1.65%     96.76% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5      2102036      0.92%     97.68% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6      1294047      0.57%     98.25% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7      1158975      0.51%     98.75% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8      2838099      1.25%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total    227913137                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts     99380518                       # Number of instructions committed
system.switch_cpus7.commit.committedOps     121815011                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs              18265180                       # Number of memory references committed
system.switch_cpus7.commit.loads             11166543                       # Number of loads committed
system.switch_cpus7.commit.membars              16462                       # Number of memory barriers committed
system.switch_cpus7.commit.branches          17485945                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts        109764489                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls      2474625                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events      2838099                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads           367560649                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes          288751459                       # The number of ROB writes
system.switch_cpus7.timesIdled                3222106                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles               21451316                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts           99380518                       # Number of Instructions Simulated
system.switch_cpus7.committedOps            121815011                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total     99380518                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.547211                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.547211                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.392586                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.392586                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads       599543015                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes      183943520                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads      133123357                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes         32966                       # number of misc regfile writes
system.l2.replacements                         154098                       # number of replacements
system.l2.tagsinuse                      32765.266992                       # Cycle average of tags in use
system.l2.total_refs                          2188095                       # Total number of references to valid blocks.
system.l2.sampled_refs                         186863                       # Sample count of references to valid blocks.
system.l2.avg_refs                          11.709621                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           186.717390                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      5.861171                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   2564.039103                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      6.331665                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   4306.007738                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst      7.633338                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   1892.868651                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst      5.651452                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data   2536.578606                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.inst      6.011222                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.data   2577.385650                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.inst      6.759290                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.data   3114.392601                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.inst      7.075816                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.data   4345.994786                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.inst      6.344308                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.data   3109.746117                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data            988.483554                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           1108.010081                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data            764.720233                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data           1003.394786                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu4.data            945.293204                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu5.data           1079.329121                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu6.data           1085.286412                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu7.data           1105.350696                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.005698                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000179                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.078248                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000193                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.131409                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000233                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.057766                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000172                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.077410                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.inst     0.000183                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.data     0.078656                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.inst     0.000206                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.data     0.095044                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.inst     0.000216                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.data     0.132629                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.inst     0.000194                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.data     0.094902                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.030166                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.033814                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.023337                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.030621                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu4.data             0.028848                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu5.data             0.032939                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu6.data             0.033120                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu7.data             0.033733                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999917                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data        40612                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        55304                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        30387                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data        39577                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.data        40450                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.data        49511                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.data        55164                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.data        49521                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  360535                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks           124376                       # number of Writeback hits
system.l2.Writeback_hits::total                124376                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data          156                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data           78                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data          149                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data           71                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus4.data          156                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus5.data          135                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus6.data           78                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus7.data          134                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   957                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data        40768                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        55382                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        30536                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data        39648                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.data        40606                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.data        49646                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.data        55242                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.data        49655                       # number of demand (read+write) hits
system.l2.demand_hits::total                   361492                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data        40768                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        55382                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        30536                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data        39648                       # number of overall hits
system.l2.overall_hits::switch_cpus4.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus4.data        40606                       # number of overall hits
system.l2.overall_hits::switch_cpus5.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus5.data        49646                       # number of overall hits
system.l2.overall_hits::switch_cpus6.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus6.data        55242                       # number of overall hits
system.l2.overall_hits::switch_cpus7.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus7.data        49655                       # number of overall hits
system.l2.overall_hits::total                  361492                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           37                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        15169                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           40                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        25643                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           40                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data        10898                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           33                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data        15583                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.inst           38                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.data        15274                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.inst           38                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.data        22804                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.inst           40                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.data        25728                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.inst           38                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.data        22666                       # number of ReadReq misses
system.l2.ReadReq_misses::total                154069                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus0.data            3                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus4.data            6                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   9                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           37                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        15172                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           40                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        25643                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           40                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data        10898                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           33                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data        15583                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.inst           38                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.data        15280                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.inst           38                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.data        22804                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.inst           40                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.data        25728                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.inst           38                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.data        22666                       # number of demand (read+write) misses
system.l2.demand_misses::total                 154078                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           37                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        15172                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           40                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        25643                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           40                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data        10898                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           33                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data        15583                       # number of overall misses
system.l2.overall_misses::switch_cpus4.inst           38                       # number of overall misses
system.l2.overall_misses::switch_cpus4.data        15280                       # number of overall misses
system.l2.overall_misses::switch_cpus5.inst           38                       # number of overall misses
system.l2.overall_misses::switch_cpus5.data        22804                       # number of overall misses
system.l2.overall_misses::switch_cpus6.inst           40                       # number of overall misses
system.l2.overall_misses::switch_cpus6.data        25728                       # number of overall misses
system.l2.overall_misses::switch_cpus7.inst           38                       # number of overall misses
system.l2.overall_misses::switch_cpus7.data        22666                       # number of overall misses
system.l2.overall_misses::total                154078                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      5644538                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data   2507971059                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      5918581                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data   4185789109                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      6148924                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data   1786051218                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      4981001                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data   2546234352                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.inst      5664793                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.data   2526681424                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.inst      5794507                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.data   3753303185                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.inst      6153585                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.data   4201362688                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.inst      5727282                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.data   3729086620                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total     25282512866                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus0.data       487227                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus4.data       994514                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       1481741                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      5644538                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data   2508458286                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      5918581                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data   4185789109                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      6148924                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data   1786051218                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      4981001                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data   2546234352                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.inst      5664793                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.data   2527675938                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.inst      5794507                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.data   3753303185                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.inst      6153585                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.data   4201362688                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.inst      5727282                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.data   3729086620                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      25283994607                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      5644538                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data   2508458286                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      5918581                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data   4185789109                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      6148924                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data   1786051218                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      4981001                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data   2546234352                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.inst      5664793                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.data   2527675938                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.inst      5794507                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.data   3753303185                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.inst      6153585                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.data   4201362688                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.inst      5727282                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.data   3729086620                       # number of overall miss cycles
system.l2.overall_miss_latency::total     25283994607                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           38                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        55781                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           41                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        80947                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           42                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        41285                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           34                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data        55160                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.inst           39                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.data        55724                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.inst           39                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.data        72315                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.inst           41                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.data        80892                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.inst           39                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.data        72187                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              514604                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks       124376                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total            124376                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data          159                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data           78                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data          149                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data           71                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus4.data          162                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus5.data          135                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus6.data           78                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus7.data          134                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               966                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           38                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        55940                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           41                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        81025                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           42                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        41434                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           34                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data        55231                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.inst           39                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.data        55886                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.inst           39                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.data        72450                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.inst           41                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.data        80970                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.inst           39                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.data        72321                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               515570                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           38                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        55940                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           41                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        81025                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           42                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        41434                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           34                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data        55231                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.inst           39                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.data        55886                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.inst           39                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.data        72450                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.inst           41                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.data        80970                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.inst           39                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.data        72321                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              515570                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.973684                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.271938                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.975610                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.316788                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.952381                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.263970                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.970588                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.282505                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.inst     0.974359                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.data     0.274101                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.inst     0.974359                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.data     0.315343                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.inst     0.975610                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.data     0.318054                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.inst     0.974359                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.data     0.313990                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.299393                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.018868                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus4.data     0.037037                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.009317                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.973684                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.271219                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.975610                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.316483                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.952381                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.263021                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.970588                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.282142                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.inst     0.974359                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.data     0.273414                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.inst     0.974359                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.data     0.314755                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.inst     0.975610                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.data     0.317747                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.inst     0.974359                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.data     0.313408                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.298850                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.973684                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.271219                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.975610                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.316483                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.952381                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.263021                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.970588                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.282142                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.inst     0.974359                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.data     0.273414                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.inst     0.974359                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.data     0.314755                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.inst     0.975610                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.data     0.317747                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.inst     0.974359                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.data     0.313408                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.298850                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 152555.081081                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 165335.292966                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 147964.525000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 163233.206294                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 153723.100000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 163887.981097                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 150939.424242                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 163398.212924                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.inst 149073.500000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.data 165423.688883                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.inst 152487.026316                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.data 164589.685362                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.inst 153839.625000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.data 163299.233831                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.inst 150717.947368                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.data 164523.366275                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 164098.636754                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus0.data       162409                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus4.data 165752.333333                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 164637.888889                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 152555.081081                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 165334.714342                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 147964.525000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 163233.206294                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 153723.100000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 163887.981097                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 150939.424242                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 163398.212924                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.inst 149073.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.data 165423.817932                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.inst 152487.026316                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.data 164589.685362                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.inst 153839.625000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.data 163299.233831                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.inst 150717.947368                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.data 164523.366275                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 164098.668252                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 152555.081081                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 165334.714342                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 147964.525000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 163233.206294                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 153723.100000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 163887.981097                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 150939.424242                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 163398.212924                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.inst 149073.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.data 165423.817932                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.inst 152487.026316                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.data 164589.685362                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.inst 153839.625000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.data 163299.233831                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.inst 150717.947368                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.data 164523.366275                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 164098.668252                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                44052                       # number of writebacks
system.l2.writebacks::total                     44052                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           37                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        15169                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           40                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        25643                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           40                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data        10898                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           33                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data        15583                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.inst           38                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.data        15274                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.inst           38                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.data        22804                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.inst           40                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.data        25728                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.inst           38                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.data        22666                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total           154069                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus0.data            3                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus4.data            6                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              9                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           37                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        15172                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           40                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        25643                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           40                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data        10898                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           33                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data        15583                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.inst           38                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.data        15280                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.inst           38                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.data        22804                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.inst           40                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.data        25728                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.inst           38                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.data        22666                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            154078                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           37                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        15172                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           40                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        25643                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           40                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data        10898                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           33                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data        15583                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.inst           38                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.data        15280                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.inst           38                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.data        22804                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.inst           40                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.data        25728                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.inst           38                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.data        22666                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           154078                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      3492808                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data   1624397177                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      3588099                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data   2692723284                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      3818577                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data   1151341854                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      3057240                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data   1638248241                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.inst      3453542                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.data   1636966667                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.inst      3584883                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.data   2425122599                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.inst      3825407                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.data   2703331944                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.inst      3514368                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.data   2408984122                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total  16309450812                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus0.data       312456                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus4.data       646033                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       958489                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      3492808                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data   1624709633                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      3588099                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data   2692723284                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      3818577                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data   1151341854                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      3057240                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data   1638248241                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.inst      3453542                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.data   1637612700                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.inst      3584883                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.data   2425122599                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.inst      3825407                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.data   2703331944                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.inst      3514368                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.data   2408984122                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  16310409301                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      3492808                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data   1624709633                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      3588099                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data   2692723284                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      3818577                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data   1151341854                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      3057240                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data   1638248241                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.inst      3453542                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.data   1637612700                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.inst      3584883                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.data   2425122599                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.inst      3825407                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.data   2703331944                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.inst      3514368                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.data   2408984122                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  16310409301                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.973684                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.271938                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.975610                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.316788                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.952381                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.263970                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.970588                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.282505                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.974359                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.data     0.274101                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.974359                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.data     0.315343                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.975610                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.data     0.318054                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.974359                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.data     0.313990                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.299393                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus0.data     0.018868                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus4.data     0.037037                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.009317                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.973684                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.271219                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.975610                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.316483                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.952381                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.263021                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.970588                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.282142                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.inst     0.974359                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.data     0.273414                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.inst     0.974359                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.data     0.314755                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.inst     0.975610                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.data     0.317747                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.inst     0.974359                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.data     0.313408                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.298850                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.973684                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.271219                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.975610                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.316483                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.952381                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.263021                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.970588                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.282142                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.inst     0.974359                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.data     0.273414                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.inst     0.974359                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.data     0.314755                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.inst     0.975610                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.data     0.317747                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.inst     0.974359                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.data     0.313408                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.298850                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 94400.216216                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 107086.635704                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 89702.475000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 105008.122451                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 95464.425000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 105647.077812                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 92643.636364                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 105130.478149                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 90882.684211                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 107173.410174                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 94339.026316                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 106346.369014                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 95635.175000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 105073.536381                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 92483.368421                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 106281.837201                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 105858.094828                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data       104152                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus4.data 107672.166667                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 106498.777778                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 94400.216216                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 107086.055431                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 89702.475000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 105008.122451                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 95464.425000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 105647.077812                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 92643.636364                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 105130.478149                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.inst 90882.684211                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.data 107173.606021                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.inst 94339.026316                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.data 106346.369014                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.inst 95635.175000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.data 105073.536381                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.inst 92483.368421                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.data 106281.837201                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 105858.132251                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 94400.216216                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 107086.055431                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 89702.475000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 105008.122451                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 95464.425000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 105647.077812                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 92643.636364                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 105130.478149                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.inst 90882.684211                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.data 107173.606021                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.inst 94339.026316                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.data 106346.369014                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.inst 95635.175000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.data 105073.536381                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.inst 92483.368421                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.data 106281.837201                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 105858.132251                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               518.392708                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1012168026                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   520                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1946476.973077                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    36.392708                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          482                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.058322                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.772436                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.830758                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     12159934                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       12159934                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     12159934                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        12159934                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     12159934                       # number of overall hits
system.cpu0.icache.overall_hits::total       12159934                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           47                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           47                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           47                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            47                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           47                       # number of overall misses
system.cpu0.icache.overall_misses::total           47                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      7585385                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      7585385                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      7585385                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      7585385                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      7585385                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      7585385                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     12159981                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     12159981                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     12159981                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     12159981                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     12159981                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     12159981                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000004                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000004                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 161391.170213                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 161391.170213                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 161391.170213                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 161391.170213                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 161391.170213                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 161391.170213                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            9                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            9                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            9                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           38                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           38                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           38                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           38                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           38                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           38                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      6207625                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      6207625                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      6207625                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      6207625                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      6207625                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      6207625                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 163358.552632                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 163358.552632                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 163358.552632                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 163358.552632                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 163358.552632                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 163358.552632                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 55940                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               172660885                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 56196                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               3072.476422                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   233.808759                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    22.191241                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.913315                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.086685                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      8581169                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        8581169                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7261079                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7261079                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17669                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17669                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16708                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16708                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     15842248                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        15842248                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     15842248                       # number of overall hits
system.cpu0.dcache.overall_hits::total       15842248                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       191411                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       191411                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data         3801                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         3801                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       195212                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        195212                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       195212                       # number of overall misses
system.cpu0.dcache.overall_misses::total       195212                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  23466910624                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  23466910624                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data    483856965                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    483856965                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  23950767589                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  23950767589                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  23950767589                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  23950767589                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      8772580                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      8772580                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7264880                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7264880                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17669                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17669                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16708                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16708                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     16037460                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     16037460                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     16037460                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     16037460                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.021819                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.021819                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000523                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000523                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.012172                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.012172                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.012172                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.012172                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 122599.592625                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 122599.592625                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 127297.280979                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 127297.280979                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 122691.061969                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 122691.061969                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 122691.061969                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 122691.061969                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       102408                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets       102408                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        22000                       # number of writebacks
system.cpu0.dcache.writebacks::total            22000                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       135630                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       135630                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data         3642                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         3642                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       139272                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       139272                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       139272                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       139272                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        55781                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        55781                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data          159                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total          159                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        55940                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        55940                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        55940                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        55940                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   5359245274                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   5359245274                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data     10825090                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     10825090                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   5370070364                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   5370070364                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   5370070364                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   5370070364                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.006359                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.006359                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.003488                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.003488                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.003488                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.003488                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 96076.536348                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 96076.536348                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 68082.327044                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 68082.327044                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 95996.967537                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 95996.967537                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 95996.967537                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 95996.967537                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     3                       # number of replacements
system.cpu1.icache.tagsinuse               579.707071                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1041601361                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   584                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1783563.974315                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    39.232516                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst   540.474555                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.062873                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.866145                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.929018                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12018580                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12018580                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12018580                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12018580                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12018580                       # number of overall hits
system.cpu1.icache.overall_hits::total       12018580                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           56                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           56                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           56                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            56                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           56                       # number of overall misses
system.cpu1.icache.overall_misses::total           56                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      8288556                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      8288556                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      8288556                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      8288556                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      8288556                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      8288556                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12018636                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12018636                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12018636                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12018636                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12018636                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12018636                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000005                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000005                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 148009.928571                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 148009.928571                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 148009.928571                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 148009.928571                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 148009.928571                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 148009.928571                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           15                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           15                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           15                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           41                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           41                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           41                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           41                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           41                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           41                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      6393361                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      6393361                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      6393361                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      6393361                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      6393361                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      6393361                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 155935.634146                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 155935.634146                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 155935.634146                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 155935.634146                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 155935.634146                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 155935.634146                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 81025                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               450390187                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 81281                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               5541.149678                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   111.908445                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data   144.091555                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.437142                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.562858                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     31552385                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       31552385                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data     17276693                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      17276693                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         8435                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         8435                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         8430                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         8430                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     48829078                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        48829078                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     48829078                       # number of overall hits
system.cpu1.dcache.overall_hits::total       48829078                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       284240                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       284240                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          260                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          260                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       284500                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        284500                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       284500                       # number of overall misses
system.cpu1.dcache.overall_misses::total       284500                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  31971986928                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  31971986928                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data     22693914                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     22693914                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  31994680842                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  31994680842                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  31994680842                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  31994680842                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     31836625                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     31836625                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data     17276953                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     17276953                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         8435                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         8435                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         8430                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         8430                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     49113578                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     49113578                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     49113578                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     49113578                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.008928                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.008928                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000015                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000015                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005793                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005793                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005793                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005793                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 112482.363242                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 112482.363242                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 87284.284615                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 87284.284615                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 112459.335121                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 112459.335121                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 112459.335121                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 112459.335121                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        20188                       # number of writebacks
system.cpu1.dcache.writebacks::total            20188                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       203293                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       203293                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          182                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          182                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       203475                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       203475                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       203475                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       203475                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        80947                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        80947                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           78                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           78                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        81025                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        81025                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        81025                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        81025                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   8261536832                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   8261536832                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      5518127                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      5518127                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   8267054959                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   8267054959                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   8267054959                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   8267054959                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002543                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002543                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.001650                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001650                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.001650                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001650                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 102061.062572                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 102061.062572                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 70745.217949                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 70745.217949                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 102030.915878                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 102030.915878                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 102030.915878                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 102030.915878                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               516.108319                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1011029219                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   517                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1955569.088975                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    41.108319                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          475                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.065879                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.761218                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.827097                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     12333384                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       12333384                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     12333384                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        12333384                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     12333384                       # number of overall hits
system.cpu2.icache.overall_hits::total       12333384                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           52                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           52                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           52                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            52                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           52                       # number of overall misses
system.cpu2.icache.overall_misses::total           52                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      8059130                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      8059130                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      8059130                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      8059130                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      8059130                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      8059130                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     12333436                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     12333436                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     12333436                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     12333436                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     12333436                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     12333436                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000004                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000004                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 154983.269231                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 154983.269231                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 154983.269231                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 154983.269231                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 154983.269231                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 154983.269231                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           10                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           10                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           10                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           42                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           42                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           42                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           42                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           42                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           42                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      6650845                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      6650845                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      6650845                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      6650845                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      6650845                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      6650845                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 158353.452381                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 158353.452381                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 158353.452381                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 158353.452381                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 158353.452381                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 158353.452381                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 41434                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               166573826                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 41690                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               3995.534325                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   233.359837                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    22.640163                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.911562                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.088438                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      8493230                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        8493230                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7149406                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7149406                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        18349                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        18349                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        17215                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        17215                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     15642636                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        15642636                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     15642636                       # number of overall hits
system.cpu2.dcache.overall_hits::total       15642636                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       132835                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       132835                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          865                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          865                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       133700                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        133700                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       133700                       # number of overall misses
system.cpu2.dcache.overall_misses::total       133700                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  15352567093                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  15352567093                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data     73696539                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total     73696539                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  15426263632                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  15426263632                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  15426263632                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  15426263632                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      8626065                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      8626065                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7150271                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7150271                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        18349                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        18349                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        17215                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        17215                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     15776336                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     15776336                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     15776336                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     15776336                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.015399                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.015399                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000121                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000121                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.008475                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.008475                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.008475                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.008475                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 115576.219317                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 115576.219317                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 85198.310983                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 85198.310983                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 115379.683111                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 115379.683111                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 115379.683111                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 115379.683111                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         8951                       # number of writebacks
system.cpu2.dcache.writebacks::total             8951                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        91550                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        91550                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data          716                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          716                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        92266                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        92266                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        92266                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        92266                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        41285                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        41285                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data          149                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total          149                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        41434                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        41434                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        41434                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        41434                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   3902408077                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   3902408077                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data      9775526                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      9775526                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   3912183603                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   3912183603                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   3912183603                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   3912183603                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.004786                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.004786                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002626                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002626                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002626                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002626                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 94523.630302                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 94523.630302                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 65607.557047                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 65607.557047                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 94419.645774                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 94419.645774                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 94419.645774                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 94419.645774                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     1                       # number of replacements
system.cpu3.icache.tagsinuse               558.586412                       # Cycle average of tags in use
system.cpu3.icache.total_refs               931018660                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   561                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1659569.803922                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    32.553288                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst   526.033124                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.052169                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.843002                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.895171                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     12321477                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       12321477                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     12321477                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        12321477                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     12321477                       # number of overall hits
system.cpu3.icache.overall_hits::total       12321477                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           43                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           43                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           43                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            43                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           43                       # number of overall misses
system.cpu3.icache.overall_misses::total           43                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      6411287                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      6411287                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      6411287                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      6411287                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      6411287                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      6411287                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     12321520                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     12321520                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     12321520                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     12321520                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     12321520                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     12321520                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000003                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000003                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000003                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000003                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000003                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000003                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 149099.697674                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 149099.697674                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 149099.697674                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 149099.697674                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 149099.697674                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 149099.697674                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            9                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            9                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            9                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           34                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           34                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           34                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           34                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           34                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           34                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      5351919                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      5351919                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      5351919                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      5351919                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      5351919                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      5351919                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 157409.382353                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 157409.382353                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 157409.382353                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 157409.382353                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 157409.382353                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 157409.382353                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 55231                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               224685805                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 55487                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               4049.341377                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   203.247783                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    52.752217                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.793937                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.206063                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data     18107084                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       18107084                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      3492725                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       3492725                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         8246                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         8246                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         8196                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         8196                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     21599809                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        21599809                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     21599809                       # number of overall hits
system.cpu3.dcache.overall_hits::total       21599809                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       188080                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       188080                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          343                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          343                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       188423                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        188423                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       188423                       # number of overall misses
system.cpu3.dcache.overall_misses::total       188423                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data  20235651947                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  20235651947                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data     30052785                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     30052785                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data  20265704732                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  20265704732                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data  20265704732                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  20265704732                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data     18295164                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     18295164                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      3493068                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      3493068                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         8246                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         8246                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         8196                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         8196                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     21788232                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     21788232                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     21788232                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     21788232                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.010280                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.010280                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000098                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000098                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.008648                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.008648                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.008648                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.008648                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 107590.663266                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 107590.663266                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 87617.448980                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 87617.448980                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 107554.304581                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 107554.304581                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 107554.304581                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 107554.304581                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         7084                       # number of writebacks
system.cpu3.dcache.writebacks::total             7084                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data       132920                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       132920                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          272                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          272                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data       133192                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       133192                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data       133192                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       133192                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        55160                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        55160                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data           71                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           71                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        55231                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        55231                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        55231                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        55231                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   5325537653                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   5325537653                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data      4731284                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      4731284                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   5330268937                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   5330268937                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   5330268937                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   5330268937                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.003015                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.003015                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000020                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000020                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002535                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002535                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002535                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002535                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 96547.093057                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 96547.093057                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 66637.802817                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 66637.802817                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 96508.644366                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 96508.644366                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 96508.644366                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 96508.644366                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     0                       # number of replacements
system.cpu4.icache.tagsinuse               519.118048                       # Cycle average of tags in use
system.cpu4.icache.total_refs              1012166562                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   521                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1942738.122841                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    37.118048                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst          482                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.059484                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.772436                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.831920                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst     12158470                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total       12158470                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst     12158470                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total        12158470                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst     12158470                       # number of overall hits
system.cpu4.icache.overall_hits::total       12158470                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           48                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           48                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           48                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            48                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           48                       # number of overall misses
system.cpu4.icache.overall_misses::total           48                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst      7671877                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total      7671877                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst      7671877                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total      7671877                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst      7671877                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total      7671877                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst     12158518                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total     12158518                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst     12158518                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total     12158518                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst     12158518                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total     12158518                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000004                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000004                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 159830.770833                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 159830.770833                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 159830.770833                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 159830.770833                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 159830.770833                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 159830.770833                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst            9                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst            9                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst            9                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           39                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           39                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           39                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           39                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           39                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst      6286416                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total      6286416                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst      6286416                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total      6286416                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst      6286416                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total      6286416                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 161190.153846                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 161190.153846                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 161190.153846                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 161190.153846                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 161190.153846                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 161190.153846                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                 55886                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               172646324                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                 56142                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs               3075.172313                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   233.809052                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data    22.190948                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.913317                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.086683                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data      8572351                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total        8572351                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data      7255296                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total       7255296                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data        17721                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total        17721                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data        16696                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total        16696                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data     15827647                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total        15827647                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data     15827647                       # number of overall hits
system.cpu4.dcache.overall_hits::total       15827647                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data       191934                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total       191934                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data         3808                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total         3808                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data       195742                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total        195742                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data       195742                       # number of overall misses
system.cpu4.dcache.overall_misses::total       195742                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data  23548783930                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total  23548783930                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data    482163114                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total    482163114                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data  24030947044                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total  24030947044                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data  24030947044                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total  24030947044                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data      8764285                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total      8764285                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data      7259104                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total      7259104                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data        17721                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total        17721                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data        16696                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total        16696                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data     16023389                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total     16023389                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data     16023389                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total     16023389                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.021900                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.021900                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000525                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000525                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.012216                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.012216                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.012216                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.012216                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 122692.091709                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 122692.091709                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 126618.464811                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 126618.464811                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 122768.476076                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 122768.476076                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 122768.476076                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 122768.476076                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks        21726                       # number of writebacks
system.cpu4.dcache.writebacks::total            21726                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data       136210                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total       136210                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data         3646                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total         3646                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data       139856                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total       139856                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data       139856                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total       139856                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data        55724                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total        55724                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data          162                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total          162                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data        55886                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total        55886                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data        55886                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total        55886                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data   5368699057                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total   5368699057                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data     11426879                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total     11426879                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data   5380125936                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total   5380125936                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data   5380125936                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total   5380125936                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.006358                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.006358                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.003488                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.003488                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.003488                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.003488                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 96344.466603                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 96344.466603                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data 70536.290123                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 70536.290123                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 96269.654940                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 96269.654940                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 96269.654940                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 96269.654940                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     0                       # number of replacements
system.cpu5.icache.tagsinuse               527.286862                       # Cycle average of tags in use
system.cpu5.icache.total_refs              1016751530                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   529                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              1922025.576560                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    37.286862                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst          490                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.059755                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.785256                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.845011                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst     12293485                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total       12293485                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst     12293485                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total        12293485                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst     12293485                       # number of overall hits
system.cpu5.icache.overall_hits::total       12293485                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           50                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           50                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           50                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            50                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           50                       # number of overall misses
system.cpu5.icache.overall_misses::total           50                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst      7749144                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total      7749144                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst      7749144                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total      7749144                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst      7749144                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total      7749144                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst     12293535                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total     12293535                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst     12293535                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total     12293535                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst     12293535                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total     12293535                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000004                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000004                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 154982.880000                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 154982.880000                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 154982.880000                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 154982.880000                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 154982.880000                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 154982.880000                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst           11                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst           11                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst           11                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           39                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           39                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           39                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           39                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           39                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst      6249483                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total      6249483                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst      6249483                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total      6249483                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst      6249483                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total      6249483                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 160243.153846                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 160243.153846                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 160243.153846                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 160243.153846                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 160243.153846                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 160243.153846                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                 72450                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               181288668                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                 72706                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs               2493.448519                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   234.170707                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data    21.829293                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.914729                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.085271                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data      8528115                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total        8528115                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data      7064434                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total       7064434                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data        19572                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total        19572                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data        16482                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total        16482                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data     15592549                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total        15592549                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data     15592549                       # number of overall hits
system.cpu5.dcache.overall_hits::total       15592549                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data       183168                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total       183168                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data          813                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total          813                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data       183981                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total        183981                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data       183981                       # number of overall misses
system.cpu5.dcache.overall_misses::total       183981                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data  20978153839                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total  20978153839                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data     69230588                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total     69230588                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data  21047384427                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total  21047384427                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data  21047384427                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total  21047384427                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data      8711283                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total      8711283                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data      7065247                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total      7065247                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data        19572                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total        19572                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data        16482                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total        16482                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data     15776530                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total     15776530                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data     15776530                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total     15776530                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.021027                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.021027                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.000115                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000115                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.011662                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.011662                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.011662                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.011662                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 114529.578524                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 114529.578524                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 85154.474785                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 85154.474785                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 114399.771862                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 114399.771862                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 114399.771862                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 114399.771862                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks        12025                       # number of writebacks
system.cpu5.dcache.writebacks::total            12025                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data       110853                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total       110853                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data          678                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total          678                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data       111531                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total       111531                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data       111531                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total       111531                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data        72315                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total        72315                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data          135                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total          135                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data        72450                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total        72450                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data        72450                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total        72450                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data   7262511102                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total   7262511102                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data      8934585                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total      8934585                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data   7271445687                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total   7271445687                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data   7271445687                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total   7271445687                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.008301                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.008301                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.004592                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.004592                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.004592                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.004592                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 100428.833603                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 100428.833603                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data 66182.111111                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 66182.111111                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 100365.019834                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 100365.019834                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 100365.019834                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 100365.019834                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     2                       # number of replacements
system.cpu6.icache.tagsinuse               580.309972                       # Cycle average of tags in use
system.cpu6.icache.total_refs              1041601203                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   584                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              1783563.703767                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    39.273701                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst   541.036270                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.062939                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.867045                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.929984                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst     12018422                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total       12018422                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst     12018422                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total        12018422                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst     12018422                       # number of overall hits
system.cpu6.icache.overall_hits::total       12018422                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           56                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           56                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           56                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            56                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           56                       # number of overall misses
system.cpu6.icache.overall_misses::total           56                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst      9030193                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total      9030193                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst      9030193                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total      9030193                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst      9030193                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total      9030193                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst     12018478                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total     12018478                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst     12018478                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total     12018478                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst     12018478                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total     12018478                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000005                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000005                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 161253.446429                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 161253.446429                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 161253.446429                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 161253.446429                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 161253.446429                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 161253.446429                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst           15                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst           15                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst           15                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           41                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           41                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           41                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           41                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           41                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           41                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst      6876367                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total      6876367                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst      6876367                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total      6876367                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst      6876367                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total      6876367                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 167716.268293                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 167716.268293                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 167716.268293                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 167716.268293                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 167716.268293                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 167716.268293                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                 80970                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               450367159                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                 81226                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs               5544.618213                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   111.908379                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data   144.091621                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.437142                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.562858                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data     31537585                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total       31537585                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data     17268466                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total      17268466                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data         8438                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total         8438                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data         8426                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total         8426                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data     48806051                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total        48806051                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data     48806051                       # number of overall hits
system.cpu6.dcache.overall_hits::total       48806051                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data       283884                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total       283884                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data          260                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total          260                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data       284144                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total        284144                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data       284144                       # number of overall misses
system.cpu6.dcache.overall_misses::total       284144                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data  31958591909                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total  31958591909                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data     22780468                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total     22780468                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data  31981372377                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total  31981372377                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data  31981372377                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total  31981372377                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data     31821469                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total     31821469                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data     17268726                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total     17268726                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data         8438                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total         8438                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data         8426                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total         8426                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data     49090195                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total     49090195                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data     49090195                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total     49090195                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.008921                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.008921                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.000015                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000015                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.005788                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.005788                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.005788                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.005788                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 112576.235043                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 112576.235043                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 87617.184615                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 87617.184615                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 112553.396788                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 112553.396788                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 112553.396788                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 112553.396788                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks        20465                       # number of writebacks
system.cpu6.dcache.writebacks::total            20465                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data       202992                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total       202992                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data          182                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total          182                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data       203174                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total       203174                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data       203174                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total       203174                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data        80892                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total        80892                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data           78                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total           78                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data        80970                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total        80970                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data        80970                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total        80970                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data   8270238018                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total   8270238018                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data      5564102                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total      5564102                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data   8275802120                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total   8275802120                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data   8275802120                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total   8275802120                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.002542                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.002542                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.001649                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.001649                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.001649                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.001649                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 102238.021288                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 102238.021288                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data 71334.641026                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 71334.641026                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 102208.251451                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 102208.251451                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 102208.251451                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 102208.251451                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     0                       # number of replacements
system.cpu7.icache.tagsinuse               527.188410                       # Cycle average of tags in use
system.cpu7.icache.total_refs              1016753134                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   529                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              1922028.608696                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    37.188410                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst          490                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.059597                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.785256                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.844853                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst     12295089                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total       12295089                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst     12295089                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total        12295089                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst     12295089                       # number of overall hits
system.cpu7.icache.overall_hits::total       12295089                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           49                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           49                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           49                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            49                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           49                       # number of overall misses
system.cpu7.icache.overall_misses::total           49                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst      7693855                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total      7693855                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst      7693855                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total      7693855                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst      7693855                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total      7693855                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst     12295138                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total     12295138                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst     12295138                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total     12295138                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst     12295138                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total     12295138                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000004                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000004                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 157017.448980                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 157017.448980                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 157017.448980                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 157017.448980                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 157017.448980                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 157017.448980                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst           10                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst           10                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst           10                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           39                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           39                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           39                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           39                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           39                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst      6241755                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total      6241755                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst      6241755                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total      6241755                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst      6241755                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total      6241755                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst       160045                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total       160045                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst       160045                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total       160045                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst       160045                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total       160045                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                 72321                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               181288466                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                 72577                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs               2497.877647                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   234.170776                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data    21.829224                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.914730                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.085270                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data      8527693                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total        8527693                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data      7064531                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total       7064531                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data        19694                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total        19694                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data        16483                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total        16483                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data     15592224                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total        15592224                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data     15592224                       # number of overall hits
system.cpu7.dcache.overall_hits::total       15592224                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data       183304                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total       183304                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data          805                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total          805                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data       184109                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total        184109                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data       184109                       # number of overall misses
system.cpu7.dcache.overall_misses::total       184109                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data  20972334459                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total  20972334459                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data     68623506                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total     68623506                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data  21040957965                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total  21040957965                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data  21040957965                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total  21040957965                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data      8710997                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total      8710997                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data      7065336                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total      7065336                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data        19694                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total        19694                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data        16483                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total        16483                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data     15776333                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total     15776333                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data     15776333                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total     15776333                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.021043                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.021043                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.000114                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000114                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.011670                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.011670                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.011670                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.011670                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 114412.857652                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 114412.857652                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 85246.591304                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 85246.591304                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 114285.330782                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 114285.330782                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 114285.330782                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 114285.330782                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks        11937                       # number of writebacks
system.cpu7.dcache.writebacks::total            11937                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data       111117                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total       111117                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data          671                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total          671                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data       111788                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total       111788                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data       111788                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total       111788                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data        72187                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total        72187                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data          134                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total          134                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data        72321                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total        72321                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data        72321                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total        72321                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data   7236426370                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total   7236426370                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data      8897384                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total      8897384                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data   7245323754                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total   7245323754                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data   7245323754                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total   7245323754                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.008287                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.008287                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.004584                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.004584                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.004584                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.004584                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 100245.561805                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 100245.561805                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data 66398.388060                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 66398.388060                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 100182.848052                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 100182.848052                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 100182.848052                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 100182.848052                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
