// ==============================================================
// Generated by Vitis HLS v2024.1.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module Infeasi_Res_S2_Compute_Dual_Infeasibility_stage2 (
        m_axi_gmem5_AWVALID,
        m_axi_gmem5_AWREADY,
        m_axi_gmem5_AWADDR,
        m_axi_gmem5_AWID,
        m_axi_gmem5_AWLEN,
        m_axi_gmem5_AWSIZE,
        m_axi_gmem5_AWBURST,
        m_axi_gmem5_AWLOCK,
        m_axi_gmem5_AWCACHE,
        m_axi_gmem5_AWPROT,
        m_axi_gmem5_AWQOS,
        m_axi_gmem5_AWREGION,
        m_axi_gmem5_AWUSER,
        m_axi_gmem5_WVALID,
        m_axi_gmem5_WREADY,
        m_axi_gmem5_WDATA,
        m_axi_gmem5_WSTRB,
        m_axi_gmem5_WLAST,
        m_axi_gmem5_WID,
        m_axi_gmem5_WUSER,
        m_axi_gmem5_ARVALID,
        m_axi_gmem5_ARREADY,
        m_axi_gmem5_ARADDR,
        m_axi_gmem5_ARID,
        m_axi_gmem5_ARLEN,
        m_axi_gmem5_ARSIZE,
        m_axi_gmem5_ARBURST,
        m_axi_gmem5_ARLOCK,
        m_axi_gmem5_ARCACHE,
        m_axi_gmem5_ARPROT,
        m_axi_gmem5_ARQOS,
        m_axi_gmem5_ARREGION,
        m_axi_gmem5_ARUSER,
        m_axi_gmem5_RVALID,
        m_axi_gmem5_RREADY,
        m_axi_gmem5_RDATA,
        m_axi_gmem5_RLAST,
        m_axi_gmem5_RID,
        m_axi_gmem5_RFIFONUM,
        m_axi_gmem5_RUSER,
        m_axi_gmem5_RRESP,
        m_axi_gmem5_BVALID,
        m_axi_gmem5_BREADY,
        m_axi_gmem5_BRESP,
        m_axi_gmem5_BID,
        m_axi_gmem5_BUSER,
        x,
        m_axi_gmem6_AWVALID,
        m_axi_gmem6_AWREADY,
        m_axi_gmem6_AWADDR,
        m_axi_gmem6_AWID,
        m_axi_gmem6_AWLEN,
        m_axi_gmem6_AWSIZE,
        m_axi_gmem6_AWBURST,
        m_axi_gmem6_AWLOCK,
        m_axi_gmem6_AWCACHE,
        m_axi_gmem6_AWPROT,
        m_axi_gmem6_AWQOS,
        m_axi_gmem6_AWREGION,
        m_axi_gmem6_AWUSER,
        m_axi_gmem6_WVALID,
        m_axi_gmem6_WREADY,
        m_axi_gmem6_WDATA,
        m_axi_gmem6_WSTRB,
        m_axi_gmem6_WLAST,
        m_axi_gmem6_WID,
        m_axi_gmem6_WUSER,
        m_axi_gmem6_ARVALID,
        m_axi_gmem6_ARREADY,
        m_axi_gmem6_ARADDR,
        m_axi_gmem6_ARID,
        m_axi_gmem6_ARLEN,
        m_axi_gmem6_ARSIZE,
        m_axi_gmem6_ARBURST,
        m_axi_gmem6_ARLOCK,
        m_axi_gmem6_ARCACHE,
        m_axi_gmem6_ARPROT,
        m_axi_gmem6_ARQOS,
        m_axi_gmem6_ARREGION,
        m_axi_gmem6_ARUSER,
        m_axi_gmem6_RVALID,
        m_axi_gmem6_RREADY,
        m_axi_gmem6_RDATA,
        m_axi_gmem6_RLAST,
        m_axi_gmem6_RID,
        m_axi_gmem6_RFIFONUM,
        m_axi_gmem6_RUSER,
        m_axi_gmem6_RRESP,
        m_axi_gmem6_BVALID,
        m_axi_gmem6_BREADY,
        m_axi_gmem6_BRESP,
        m_axi_gmem6_BID,
        m_axi_gmem6_BUSER,
        ax,
        m_axi_gmem8_AWVALID,
        m_axi_gmem8_AWREADY,
        m_axi_gmem8_AWADDR,
        m_axi_gmem8_AWID,
        m_axi_gmem8_AWLEN,
        m_axi_gmem8_AWSIZE,
        m_axi_gmem8_AWBURST,
        m_axi_gmem8_AWLOCK,
        m_axi_gmem8_AWCACHE,
        m_axi_gmem8_AWPROT,
        m_axi_gmem8_AWQOS,
        m_axi_gmem8_AWREGION,
        m_axi_gmem8_AWUSER,
        m_axi_gmem8_WVALID,
        m_axi_gmem8_WREADY,
        m_axi_gmem8_WDATA,
        m_axi_gmem8_WSTRB,
        m_axi_gmem8_WLAST,
        m_axi_gmem8_WID,
        m_axi_gmem8_WUSER,
        m_axi_gmem8_ARVALID,
        m_axi_gmem8_ARREADY,
        m_axi_gmem8_ARADDR,
        m_axi_gmem8_ARID,
        m_axi_gmem8_ARLEN,
        m_axi_gmem8_ARSIZE,
        m_axi_gmem8_ARBURST,
        m_axi_gmem8_ARLOCK,
        m_axi_gmem8_ARCACHE,
        m_axi_gmem8_ARPROT,
        m_axi_gmem8_ARQOS,
        m_axi_gmem8_ARREGION,
        m_axi_gmem8_ARUSER,
        m_axi_gmem8_RVALID,
        m_axi_gmem8_RREADY,
        m_axi_gmem8_RDATA,
        m_axi_gmem8_RLAST,
        m_axi_gmem8_RID,
        m_axi_gmem8_RFIFONUM,
        m_axi_gmem8_RUSER,
        m_axi_gmem8_RRESP,
        m_axi_gmem8_BVALID,
        m_axi_gmem8_BREADY,
        m_axi_gmem8_BRESP,
        m_axi_gmem8_BID,
        m_axi_gmem8_BUSER,
        rowScale,
        m_axi_gmem7_AWVALID,
        m_axi_gmem7_AWREADY,
        m_axi_gmem7_AWADDR,
        m_axi_gmem7_AWID,
        m_axi_gmem7_AWLEN,
        m_axi_gmem7_AWSIZE,
        m_axi_gmem7_AWBURST,
        m_axi_gmem7_AWLOCK,
        m_axi_gmem7_AWCACHE,
        m_axi_gmem7_AWPROT,
        m_axi_gmem7_AWQOS,
        m_axi_gmem7_AWREGION,
        m_axi_gmem7_AWUSER,
        m_axi_gmem7_WVALID,
        m_axi_gmem7_WREADY,
        m_axi_gmem7_WDATA,
        m_axi_gmem7_WSTRB,
        m_axi_gmem7_WLAST,
        m_axi_gmem7_WID,
        m_axi_gmem7_WUSER,
        m_axi_gmem7_ARVALID,
        m_axi_gmem7_ARREADY,
        m_axi_gmem7_ARADDR,
        m_axi_gmem7_ARID,
        m_axi_gmem7_ARLEN,
        m_axi_gmem7_ARSIZE,
        m_axi_gmem7_ARBURST,
        m_axi_gmem7_ARLOCK,
        m_axi_gmem7_ARCACHE,
        m_axi_gmem7_ARPROT,
        m_axi_gmem7_ARQOS,
        m_axi_gmem7_ARREGION,
        m_axi_gmem7_ARUSER,
        m_axi_gmem7_RVALID,
        m_axi_gmem7_RREADY,
        m_axi_gmem7_RDATA,
        m_axi_gmem7_RLAST,
        m_axi_gmem7_RID,
        m_axi_gmem7_RFIFONUM,
        m_axi_gmem7_RUSER,
        m_axi_gmem7_RRESP,
        m_axi_gmem7_BVALID,
        m_axi_gmem7_BREADY,
        m_axi_gmem7_BRESP,
        m_axi_gmem7_BID,
        m_axi_gmem7_BUSER,
        colScale1,
        m_axi_gmem9_AWVALID,
        m_axi_gmem9_AWREADY,
        m_axi_gmem9_AWADDR,
        m_axi_gmem9_AWID,
        m_axi_gmem9_AWLEN,
        m_axi_gmem9_AWSIZE,
        m_axi_gmem9_AWBURST,
        m_axi_gmem9_AWLOCK,
        m_axi_gmem9_AWCACHE,
        m_axi_gmem9_AWPROT,
        m_axi_gmem9_AWQOS,
        m_axi_gmem9_AWREGION,
        m_axi_gmem9_AWUSER,
        m_axi_gmem9_WVALID,
        m_axi_gmem9_WREADY,
        m_axi_gmem9_WDATA,
        m_axi_gmem9_WSTRB,
        m_axi_gmem9_WLAST,
        m_axi_gmem9_WID,
        m_axi_gmem9_WUSER,
        m_axi_gmem9_ARVALID,
        m_axi_gmem9_ARREADY,
        m_axi_gmem9_ARADDR,
        m_axi_gmem9_ARID,
        m_axi_gmem9_ARLEN,
        m_axi_gmem9_ARSIZE,
        m_axi_gmem9_ARBURST,
        m_axi_gmem9_ARLOCK,
        m_axi_gmem9_ARCACHE,
        m_axi_gmem9_ARPROT,
        m_axi_gmem9_ARQOS,
        m_axi_gmem9_ARREGION,
        m_axi_gmem9_ARUSER,
        m_axi_gmem9_RVALID,
        m_axi_gmem9_RREADY,
        m_axi_gmem9_RDATA,
        m_axi_gmem9_RLAST,
        m_axi_gmem9_RID,
        m_axi_gmem9_RFIFONUM,
        m_axi_gmem9_RUSER,
        m_axi_gmem9_RRESP,
        m_axi_gmem9_BVALID,
        m_axi_gmem9_BREADY,
        m_axi_gmem9_BRESP,
        m_axi_gmem9_BID,
        m_axi_gmem9_BUSER,
        hasLower,
        m_axi_gmem10_AWVALID,
        m_axi_gmem10_AWREADY,
        m_axi_gmem10_AWADDR,
        m_axi_gmem10_AWID,
        m_axi_gmem10_AWLEN,
        m_axi_gmem10_AWSIZE,
        m_axi_gmem10_AWBURST,
        m_axi_gmem10_AWLOCK,
        m_axi_gmem10_AWCACHE,
        m_axi_gmem10_AWPROT,
        m_axi_gmem10_AWQOS,
        m_axi_gmem10_AWREGION,
        m_axi_gmem10_AWUSER,
        m_axi_gmem10_WVALID,
        m_axi_gmem10_WREADY,
        m_axi_gmem10_WDATA,
        m_axi_gmem10_WSTRB,
        m_axi_gmem10_WLAST,
        m_axi_gmem10_WID,
        m_axi_gmem10_WUSER,
        m_axi_gmem10_ARVALID,
        m_axi_gmem10_ARREADY,
        m_axi_gmem10_ARADDR,
        m_axi_gmem10_ARID,
        m_axi_gmem10_ARLEN,
        m_axi_gmem10_ARSIZE,
        m_axi_gmem10_ARBURST,
        m_axi_gmem10_ARLOCK,
        m_axi_gmem10_ARCACHE,
        m_axi_gmem10_ARPROT,
        m_axi_gmem10_ARQOS,
        m_axi_gmem10_ARREGION,
        m_axi_gmem10_ARUSER,
        m_axi_gmem10_RVALID,
        m_axi_gmem10_RREADY,
        m_axi_gmem10_RDATA,
        m_axi_gmem10_RLAST,
        m_axi_gmem10_RID,
        m_axi_gmem10_RFIFONUM,
        m_axi_gmem10_RUSER,
        m_axi_gmem10_RRESP,
        m_axi_gmem10_BVALID,
        m_axi_gmem10_BREADY,
        m_axi_gmem10_BRESP,
        m_axi_gmem10_BID,
        m_axi_gmem10_BUSER,
        hasUpper,
        p_read,
        p_read1,
        ifScaled,
        problem_nEqs,
        inverse_pScale,
        dDualInfeasRes_din,
        dDualInfeasRes_full_n,
        dDualInfeasRes_write,
        ap_clk,
        ap_rst,
        inverse_pScale_ap_vld,
        ap_start,
        x_ap_vld,
        p_read1_ap_vld,
        ax_ap_vld,
        p_read_ap_vld,
        rowScale_ap_vld,
        problem_nEqs_ap_vld,
        ifScaled_ap_vld,
        hasLower_ap_vld,
        hasUpper_ap_vld,
        colScale1_ap_vld,
        ap_done,
        ap_ready,
        ap_idle,
        ap_continue
);


output   m_axi_gmem5_AWVALID;
input   m_axi_gmem5_AWREADY;
output  [63:0] m_axi_gmem5_AWADDR;
output  [0:0] m_axi_gmem5_AWID;
output  [31:0] m_axi_gmem5_AWLEN;
output  [2:0] m_axi_gmem5_AWSIZE;
output  [1:0] m_axi_gmem5_AWBURST;
output  [1:0] m_axi_gmem5_AWLOCK;
output  [3:0] m_axi_gmem5_AWCACHE;
output  [2:0] m_axi_gmem5_AWPROT;
output  [3:0] m_axi_gmem5_AWQOS;
output  [3:0] m_axi_gmem5_AWREGION;
output  [0:0] m_axi_gmem5_AWUSER;
output   m_axi_gmem5_WVALID;
input   m_axi_gmem5_WREADY;
output  [511:0] m_axi_gmem5_WDATA;
output  [63:0] m_axi_gmem5_WSTRB;
output   m_axi_gmem5_WLAST;
output  [0:0] m_axi_gmem5_WID;
output  [0:0] m_axi_gmem5_WUSER;
output   m_axi_gmem5_ARVALID;
input   m_axi_gmem5_ARREADY;
output  [63:0] m_axi_gmem5_ARADDR;
output  [0:0] m_axi_gmem5_ARID;
output  [31:0] m_axi_gmem5_ARLEN;
output  [2:0] m_axi_gmem5_ARSIZE;
output  [1:0] m_axi_gmem5_ARBURST;
output  [1:0] m_axi_gmem5_ARLOCK;
output  [3:0] m_axi_gmem5_ARCACHE;
output  [2:0] m_axi_gmem5_ARPROT;
output  [3:0] m_axi_gmem5_ARQOS;
output  [3:0] m_axi_gmem5_ARREGION;
output  [0:0] m_axi_gmem5_ARUSER;
input   m_axi_gmem5_RVALID;
output   m_axi_gmem5_RREADY;
input  [511:0] m_axi_gmem5_RDATA;
input   m_axi_gmem5_RLAST;
input  [0:0] m_axi_gmem5_RID;
input  [12:0] m_axi_gmem5_RFIFONUM;
input  [0:0] m_axi_gmem5_RUSER;
input  [1:0] m_axi_gmem5_RRESP;
input   m_axi_gmem5_BVALID;
output   m_axi_gmem5_BREADY;
input  [1:0] m_axi_gmem5_BRESP;
input  [0:0] m_axi_gmem5_BID;
input  [0:0] m_axi_gmem5_BUSER;
input  [63:0] x;
output   m_axi_gmem6_AWVALID;
input   m_axi_gmem6_AWREADY;
output  [63:0] m_axi_gmem6_AWADDR;
output  [0:0] m_axi_gmem6_AWID;
output  [31:0] m_axi_gmem6_AWLEN;
output  [2:0] m_axi_gmem6_AWSIZE;
output  [1:0] m_axi_gmem6_AWBURST;
output  [1:0] m_axi_gmem6_AWLOCK;
output  [3:0] m_axi_gmem6_AWCACHE;
output  [2:0] m_axi_gmem6_AWPROT;
output  [3:0] m_axi_gmem6_AWQOS;
output  [3:0] m_axi_gmem6_AWREGION;
output  [0:0] m_axi_gmem6_AWUSER;
output   m_axi_gmem6_WVALID;
input   m_axi_gmem6_WREADY;
output  [511:0] m_axi_gmem6_WDATA;
output  [63:0] m_axi_gmem6_WSTRB;
output   m_axi_gmem6_WLAST;
output  [0:0] m_axi_gmem6_WID;
output  [0:0] m_axi_gmem6_WUSER;
output   m_axi_gmem6_ARVALID;
input   m_axi_gmem6_ARREADY;
output  [63:0] m_axi_gmem6_ARADDR;
output  [0:0] m_axi_gmem6_ARID;
output  [31:0] m_axi_gmem6_ARLEN;
output  [2:0] m_axi_gmem6_ARSIZE;
output  [1:0] m_axi_gmem6_ARBURST;
output  [1:0] m_axi_gmem6_ARLOCK;
output  [3:0] m_axi_gmem6_ARCACHE;
output  [2:0] m_axi_gmem6_ARPROT;
output  [3:0] m_axi_gmem6_ARQOS;
output  [3:0] m_axi_gmem6_ARREGION;
output  [0:0] m_axi_gmem6_ARUSER;
input   m_axi_gmem6_RVALID;
output   m_axi_gmem6_RREADY;
input  [511:0] m_axi_gmem6_RDATA;
input   m_axi_gmem6_RLAST;
input  [0:0] m_axi_gmem6_RID;
input  [12:0] m_axi_gmem6_RFIFONUM;
input  [0:0] m_axi_gmem6_RUSER;
input  [1:0] m_axi_gmem6_RRESP;
input   m_axi_gmem6_BVALID;
output   m_axi_gmem6_BREADY;
input  [1:0] m_axi_gmem6_BRESP;
input  [0:0] m_axi_gmem6_BID;
input  [0:0] m_axi_gmem6_BUSER;
input  [63:0] ax;
output   m_axi_gmem8_AWVALID;
input   m_axi_gmem8_AWREADY;
output  [63:0] m_axi_gmem8_AWADDR;
output  [0:0] m_axi_gmem8_AWID;
output  [31:0] m_axi_gmem8_AWLEN;
output  [2:0] m_axi_gmem8_AWSIZE;
output  [1:0] m_axi_gmem8_AWBURST;
output  [1:0] m_axi_gmem8_AWLOCK;
output  [3:0] m_axi_gmem8_AWCACHE;
output  [2:0] m_axi_gmem8_AWPROT;
output  [3:0] m_axi_gmem8_AWQOS;
output  [3:0] m_axi_gmem8_AWREGION;
output  [0:0] m_axi_gmem8_AWUSER;
output   m_axi_gmem8_WVALID;
input   m_axi_gmem8_WREADY;
output  [511:0] m_axi_gmem8_WDATA;
output  [63:0] m_axi_gmem8_WSTRB;
output   m_axi_gmem8_WLAST;
output  [0:0] m_axi_gmem8_WID;
output  [0:0] m_axi_gmem8_WUSER;
output   m_axi_gmem8_ARVALID;
input   m_axi_gmem8_ARREADY;
output  [63:0] m_axi_gmem8_ARADDR;
output  [0:0] m_axi_gmem8_ARID;
output  [31:0] m_axi_gmem8_ARLEN;
output  [2:0] m_axi_gmem8_ARSIZE;
output  [1:0] m_axi_gmem8_ARBURST;
output  [1:0] m_axi_gmem8_ARLOCK;
output  [3:0] m_axi_gmem8_ARCACHE;
output  [2:0] m_axi_gmem8_ARPROT;
output  [3:0] m_axi_gmem8_ARQOS;
output  [3:0] m_axi_gmem8_ARREGION;
output  [0:0] m_axi_gmem8_ARUSER;
input   m_axi_gmem8_RVALID;
output   m_axi_gmem8_RREADY;
input  [511:0] m_axi_gmem8_RDATA;
input   m_axi_gmem8_RLAST;
input  [0:0] m_axi_gmem8_RID;
input  [12:0] m_axi_gmem8_RFIFONUM;
input  [0:0] m_axi_gmem8_RUSER;
input  [1:0] m_axi_gmem8_RRESP;
input   m_axi_gmem8_BVALID;
output   m_axi_gmem8_BREADY;
input  [1:0] m_axi_gmem8_BRESP;
input  [0:0] m_axi_gmem8_BID;
input  [0:0] m_axi_gmem8_BUSER;
input  [63:0] rowScale;
output   m_axi_gmem7_AWVALID;
input   m_axi_gmem7_AWREADY;
output  [63:0] m_axi_gmem7_AWADDR;
output  [0:0] m_axi_gmem7_AWID;
output  [31:0] m_axi_gmem7_AWLEN;
output  [2:0] m_axi_gmem7_AWSIZE;
output  [1:0] m_axi_gmem7_AWBURST;
output  [1:0] m_axi_gmem7_AWLOCK;
output  [3:0] m_axi_gmem7_AWCACHE;
output  [2:0] m_axi_gmem7_AWPROT;
output  [3:0] m_axi_gmem7_AWQOS;
output  [3:0] m_axi_gmem7_AWREGION;
output  [0:0] m_axi_gmem7_AWUSER;
output   m_axi_gmem7_WVALID;
input   m_axi_gmem7_WREADY;
output  [511:0] m_axi_gmem7_WDATA;
output  [63:0] m_axi_gmem7_WSTRB;
output   m_axi_gmem7_WLAST;
output  [0:0] m_axi_gmem7_WID;
output  [0:0] m_axi_gmem7_WUSER;
output   m_axi_gmem7_ARVALID;
input   m_axi_gmem7_ARREADY;
output  [63:0] m_axi_gmem7_ARADDR;
output  [0:0] m_axi_gmem7_ARID;
output  [31:0] m_axi_gmem7_ARLEN;
output  [2:0] m_axi_gmem7_ARSIZE;
output  [1:0] m_axi_gmem7_ARBURST;
output  [1:0] m_axi_gmem7_ARLOCK;
output  [3:0] m_axi_gmem7_ARCACHE;
output  [2:0] m_axi_gmem7_ARPROT;
output  [3:0] m_axi_gmem7_ARQOS;
output  [3:0] m_axi_gmem7_ARREGION;
output  [0:0] m_axi_gmem7_ARUSER;
input   m_axi_gmem7_RVALID;
output   m_axi_gmem7_RREADY;
input  [511:0] m_axi_gmem7_RDATA;
input   m_axi_gmem7_RLAST;
input  [0:0] m_axi_gmem7_RID;
input  [12:0] m_axi_gmem7_RFIFONUM;
input  [0:0] m_axi_gmem7_RUSER;
input  [1:0] m_axi_gmem7_RRESP;
input   m_axi_gmem7_BVALID;
output   m_axi_gmem7_BREADY;
input  [1:0] m_axi_gmem7_BRESP;
input  [0:0] m_axi_gmem7_BID;
input  [0:0] m_axi_gmem7_BUSER;
input  [63:0] colScale1;
output   m_axi_gmem9_AWVALID;
input   m_axi_gmem9_AWREADY;
output  [63:0] m_axi_gmem9_AWADDR;
output  [0:0] m_axi_gmem9_AWID;
output  [31:0] m_axi_gmem9_AWLEN;
output  [2:0] m_axi_gmem9_AWSIZE;
output  [1:0] m_axi_gmem9_AWBURST;
output  [1:0] m_axi_gmem9_AWLOCK;
output  [3:0] m_axi_gmem9_AWCACHE;
output  [2:0] m_axi_gmem9_AWPROT;
output  [3:0] m_axi_gmem9_AWQOS;
output  [3:0] m_axi_gmem9_AWREGION;
output  [0:0] m_axi_gmem9_AWUSER;
output   m_axi_gmem9_WVALID;
input   m_axi_gmem9_WREADY;
output  [511:0] m_axi_gmem9_WDATA;
output  [63:0] m_axi_gmem9_WSTRB;
output   m_axi_gmem9_WLAST;
output  [0:0] m_axi_gmem9_WID;
output  [0:0] m_axi_gmem9_WUSER;
output   m_axi_gmem9_ARVALID;
input   m_axi_gmem9_ARREADY;
output  [63:0] m_axi_gmem9_ARADDR;
output  [0:0] m_axi_gmem9_ARID;
output  [31:0] m_axi_gmem9_ARLEN;
output  [2:0] m_axi_gmem9_ARSIZE;
output  [1:0] m_axi_gmem9_ARBURST;
output  [1:0] m_axi_gmem9_ARLOCK;
output  [3:0] m_axi_gmem9_ARCACHE;
output  [2:0] m_axi_gmem9_ARPROT;
output  [3:0] m_axi_gmem9_ARQOS;
output  [3:0] m_axi_gmem9_ARREGION;
output  [0:0] m_axi_gmem9_ARUSER;
input   m_axi_gmem9_RVALID;
output   m_axi_gmem9_RREADY;
input  [511:0] m_axi_gmem9_RDATA;
input   m_axi_gmem9_RLAST;
input  [0:0] m_axi_gmem9_RID;
input  [12:0] m_axi_gmem9_RFIFONUM;
input  [0:0] m_axi_gmem9_RUSER;
input  [1:0] m_axi_gmem9_RRESP;
input   m_axi_gmem9_BVALID;
output   m_axi_gmem9_BREADY;
input  [1:0] m_axi_gmem9_BRESP;
input  [0:0] m_axi_gmem9_BID;
input  [0:0] m_axi_gmem9_BUSER;
input  [63:0] hasLower;
output   m_axi_gmem10_AWVALID;
input   m_axi_gmem10_AWREADY;
output  [63:0] m_axi_gmem10_AWADDR;
output  [0:0] m_axi_gmem10_AWID;
output  [31:0] m_axi_gmem10_AWLEN;
output  [2:0] m_axi_gmem10_AWSIZE;
output  [1:0] m_axi_gmem10_AWBURST;
output  [1:0] m_axi_gmem10_AWLOCK;
output  [3:0] m_axi_gmem10_AWCACHE;
output  [2:0] m_axi_gmem10_AWPROT;
output  [3:0] m_axi_gmem10_AWQOS;
output  [3:0] m_axi_gmem10_AWREGION;
output  [0:0] m_axi_gmem10_AWUSER;
output   m_axi_gmem10_WVALID;
input   m_axi_gmem10_WREADY;
output  [511:0] m_axi_gmem10_WDATA;
output  [63:0] m_axi_gmem10_WSTRB;
output   m_axi_gmem10_WLAST;
output  [0:0] m_axi_gmem10_WID;
output  [0:0] m_axi_gmem10_WUSER;
output   m_axi_gmem10_ARVALID;
input   m_axi_gmem10_ARREADY;
output  [63:0] m_axi_gmem10_ARADDR;
output  [0:0] m_axi_gmem10_ARID;
output  [31:0] m_axi_gmem10_ARLEN;
output  [2:0] m_axi_gmem10_ARSIZE;
output  [1:0] m_axi_gmem10_ARBURST;
output  [1:0] m_axi_gmem10_ARLOCK;
output  [3:0] m_axi_gmem10_ARCACHE;
output  [2:0] m_axi_gmem10_ARPROT;
output  [3:0] m_axi_gmem10_ARQOS;
output  [3:0] m_axi_gmem10_ARREGION;
output  [0:0] m_axi_gmem10_ARUSER;
input   m_axi_gmem10_RVALID;
output   m_axi_gmem10_RREADY;
input  [511:0] m_axi_gmem10_RDATA;
input   m_axi_gmem10_RLAST;
input  [0:0] m_axi_gmem10_RID;
input  [12:0] m_axi_gmem10_RFIFONUM;
input  [0:0] m_axi_gmem10_RUSER;
input  [1:0] m_axi_gmem10_RRESP;
input   m_axi_gmem10_BVALID;
output   m_axi_gmem10_BREADY;
input  [1:0] m_axi_gmem10_BRESP;
input  [0:0] m_axi_gmem10_BID;
input  [0:0] m_axi_gmem10_BUSER;
input  [63:0] hasUpper;
input  [31:0] p_read;
input  [31:0] p_read1;
input  [31:0] ifScaled;
input  [31:0] problem_nEqs;
input  [63:0] inverse_pScale;
output  [63:0] dDualInfeasRes_din;
input   dDualInfeasRes_full_n;
output   dDualInfeasRes_write;
input   ap_clk;
input   ap_rst;
input   inverse_pScale_ap_vld;
input   ap_start;
input   x_ap_vld;
input   p_read1_ap_vld;
input   ax_ap_vld;
input   p_read_ap_vld;
input   rowScale_ap_vld;
input   problem_nEqs_ap_vld;
input   ifScaled_ap_vld;
input   hasLower_ap_vld;
input   hasUpper_ap_vld;
input   colScale1_ap_vld;
output   ap_done;
output   ap_ready;
output   ap_idle;
input   ap_continue;

wire    entry_proc31_U0_ap_start;
wire    entry_proc31_U0_start_full_n;
wire    entry_proc31_U0_ap_done;
wire    entry_proc31_U0_ap_continue;
wire    entry_proc31_U0_ap_idle;
wire    entry_proc31_U0_ap_ready;
wire    entry_proc31_U0_start_out;
wire    entry_proc31_U0_start_write;
wire   [63:0] entry_proc31_U0_inverse_pScale_c_din;
wire    entry_proc31_U0_inverse_pScale_c_write;
wire   [63:0] entry_proc31_U0_inverse_pScale_c1_din;
wire    entry_proc31_U0_inverse_pScale_c1_write;
wire    loadDDR_data_18_U0_ap_start;
wire    loadDDR_data_18_U0_ap_done;
wire    loadDDR_data_18_U0_ap_continue;
wire    loadDDR_data_18_U0_ap_idle;
wire    loadDDR_data_18_U0_ap_ready;
wire    loadDDR_data_18_U0_m_axi_gmem5_AWVALID;
wire   [63:0] loadDDR_data_18_U0_m_axi_gmem5_AWADDR;
wire   [0:0] loadDDR_data_18_U0_m_axi_gmem5_AWID;
wire   [31:0] loadDDR_data_18_U0_m_axi_gmem5_AWLEN;
wire   [2:0] loadDDR_data_18_U0_m_axi_gmem5_AWSIZE;
wire   [1:0] loadDDR_data_18_U0_m_axi_gmem5_AWBURST;
wire   [1:0] loadDDR_data_18_U0_m_axi_gmem5_AWLOCK;
wire   [3:0] loadDDR_data_18_U0_m_axi_gmem5_AWCACHE;
wire   [2:0] loadDDR_data_18_U0_m_axi_gmem5_AWPROT;
wire   [3:0] loadDDR_data_18_U0_m_axi_gmem5_AWQOS;
wire   [3:0] loadDDR_data_18_U0_m_axi_gmem5_AWREGION;
wire   [0:0] loadDDR_data_18_U0_m_axi_gmem5_AWUSER;
wire    loadDDR_data_18_U0_m_axi_gmem5_WVALID;
wire   [511:0] loadDDR_data_18_U0_m_axi_gmem5_WDATA;
wire   [63:0] loadDDR_data_18_U0_m_axi_gmem5_WSTRB;
wire    loadDDR_data_18_U0_m_axi_gmem5_WLAST;
wire   [0:0] loadDDR_data_18_U0_m_axi_gmem5_WID;
wire   [0:0] loadDDR_data_18_U0_m_axi_gmem5_WUSER;
wire    loadDDR_data_18_U0_m_axi_gmem5_ARVALID;
wire   [63:0] loadDDR_data_18_U0_m_axi_gmem5_ARADDR;
wire   [0:0] loadDDR_data_18_U0_m_axi_gmem5_ARID;
wire   [31:0] loadDDR_data_18_U0_m_axi_gmem5_ARLEN;
wire   [2:0] loadDDR_data_18_U0_m_axi_gmem5_ARSIZE;
wire   [1:0] loadDDR_data_18_U0_m_axi_gmem5_ARBURST;
wire   [1:0] loadDDR_data_18_U0_m_axi_gmem5_ARLOCK;
wire   [3:0] loadDDR_data_18_U0_m_axi_gmem5_ARCACHE;
wire   [2:0] loadDDR_data_18_U0_m_axi_gmem5_ARPROT;
wire   [3:0] loadDDR_data_18_U0_m_axi_gmem5_ARQOS;
wire   [3:0] loadDDR_data_18_U0_m_axi_gmem5_ARREGION;
wire   [0:0] loadDDR_data_18_U0_m_axi_gmem5_ARUSER;
wire    loadDDR_data_18_U0_m_axi_gmem5_RREADY;
wire    loadDDR_data_18_U0_m_axi_gmem5_BREADY;
wire   [511:0] loadDDR_data_18_U0_primalInfeasRay_fifo_i_din;
wire    loadDDR_data_18_U0_primalInfeasRay_fifo_i_write;
wire   [31:0] loadDDR_data_18_U0_nCols_assign_c_din;
wire    loadDDR_data_18_U0_nCols_assign_c_write;
wire    loadDDR_data_19_U0_ap_start;
wire    loadDDR_data_19_U0_ap_done;
wire    loadDDR_data_19_U0_ap_continue;
wire    loadDDR_data_19_U0_ap_idle;
wire    loadDDR_data_19_U0_ap_ready;
wire    loadDDR_data_19_U0_m_axi_gmem6_AWVALID;
wire   [63:0] loadDDR_data_19_U0_m_axi_gmem6_AWADDR;
wire   [0:0] loadDDR_data_19_U0_m_axi_gmem6_AWID;
wire   [31:0] loadDDR_data_19_U0_m_axi_gmem6_AWLEN;
wire   [2:0] loadDDR_data_19_U0_m_axi_gmem6_AWSIZE;
wire   [1:0] loadDDR_data_19_U0_m_axi_gmem6_AWBURST;
wire   [1:0] loadDDR_data_19_U0_m_axi_gmem6_AWLOCK;
wire   [3:0] loadDDR_data_19_U0_m_axi_gmem6_AWCACHE;
wire   [2:0] loadDDR_data_19_U0_m_axi_gmem6_AWPROT;
wire   [3:0] loadDDR_data_19_U0_m_axi_gmem6_AWQOS;
wire   [3:0] loadDDR_data_19_U0_m_axi_gmem6_AWREGION;
wire   [0:0] loadDDR_data_19_U0_m_axi_gmem6_AWUSER;
wire    loadDDR_data_19_U0_m_axi_gmem6_WVALID;
wire   [511:0] loadDDR_data_19_U0_m_axi_gmem6_WDATA;
wire   [63:0] loadDDR_data_19_U0_m_axi_gmem6_WSTRB;
wire    loadDDR_data_19_U0_m_axi_gmem6_WLAST;
wire   [0:0] loadDDR_data_19_U0_m_axi_gmem6_WID;
wire   [0:0] loadDDR_data_19_U0_m_axi_gmem6_WUSER;
wire    loadDDR_data_19_U0_m_axi_gmem6_ARVALID;
wire   [63:0] loadDDR_data_19_U0_m_axi_gmem6_ARADDR;
wire   [0:0] loadDDR_data_19_U0_m_axi_gmem6_ARID;
wire   [31:0] loadDDR_data_19_U0_m_axi_gmem6_ARLEN;
wire   [2:0] loadDDR_data_19_U0_m_axi_gmem6_ARSIZE;
wire   [1:0] loadDDR_data_19_U0_m_axi_gmem6_ARBURST;
wire   [1:0] loadDDR_data_19_U0_m_axi_gmem6_ARLOCK;
wire   [3:0] loadDDR_data_19_U0_m_axi_gmem6_ARCACHE;
wire   [2:0] loadDDR_data_19_U0_m_axi_gmem6_ARPROT;
wire   [3:0] loadDDR_data_19_U0_m_axi_gmem6_ARQOS;
wire   [3:0] loadDDR_data_19_U0_m_axi_gmem6_ARREGION;
wire   [0:0] loadDDR_data_19_U0_m_axi_gmem6_ARUSER;
wire    loadDDR_data_19_U0_m_axi_gmem6_RREADY;
wire    loadDDR_data_19_U0_m_axi_gmem6_BREADY;
wire   [511:0] loadDDR_data_19_U0_primalINfeasConstr_fifo_i_din;
wire    loadDDR_data_19_U0_primalINfeasConstr_fifo_i_write;
wire   [31:0] loadDDR_data_19_U0_nRows_assign_c_din;
wire    loadDDR_data_19_U0_nRows_assign_c_write;
wire    scaleVector_2out_U0_ap_start;
wire    scaleVector_2out_U0_ap_done;
wire    scaleVector_2out_U0_ap_continue;
wire    scaleVector_2out_U0_ap_idle;
wire    scaleVector_2out_U0_ap_ready;
wire    scaleVector_2out_U0_inverse_pScale_read;
wire    scaleVector_2out_U0_primalInfeasRay_fifo_i_read;
wire   [511:0] scaleVector_2out_U0_primalInfeasRay_SVfifo_lb_i_din;
wire    scaleVector_2out_U0_primalInfeasRay_SVfifo_lb_i_write;
wire   [511:0] scaleVector_2out_U0_primalInfeasRay_SVfifo_ub_i_din;
wire    scaleVector_2out_U0_primalInfeasRay_SVfifo_ub_i_write;
wire    scaleVector_2out_U0_nCols_assign_read;
wire    scaleVector_1_U0_ap_start;
wire    scaleVector_1_U0_ap_done;
wire    scaleVector_1_U0_ap_continue;
wire    scaleVector_1_U0_ap_idle;
wire    scaleVector_1_U0_ap_ready;
wire    scaleVector_1_U0_inverse_pScale_read;
wire    scaleVector_1_U0_primalINfeasConstr_fifo_i_read;
wire   [511:0] scaleVector_1_U0_primalInfeasConstr_SVfifo_i_din;
wire    scaleVector_1_U0_primalInfeasConstr_SVfifo_i_write;
wire    scaleVector_1_U0_nRows_assign_read;
wire    Primal_Constr_U0_primalInfeasConstr_SVfifo_i_read;
wire    Primal_Constr_U0_m_axi_gmem8_AWVALID;
wire   [63:0] Primal_Constr_U0_m_axi_gmem8_AWADDR;
wire   [0:0] Primal_Constr_U0_m_axi_gmem8_AWID;
wire   [31:0] Primal_Constr_U0_m_axi_gmem8_AWLEN;
wire   [2:0] Primal_Constr_U0_m_axi_gmem8_AWSIZE;
wire   [1:0] Primal_Constr_U0_m_axi_gmem8_AWBURST;
wire   [1:0] Primal_Constr_U0_m_axi_gmem8_AWLOCK;
wire   [3:0] Primal_Constr_U0_m_axi_gmem8_AWCACHE;
wire   [2:0] Primal_Constr_U0_m_axi_gmem8_AWPROT;
wire   [3:0] Primal_Constr_U0_m_axi_gmem8_AWQOS;
wire   [3:0] Primal_Constr_U0_m_axi_gmem8_AWREGION;
wire   [0:0] Primal_Constr_U0_m_axi_gmem8_AWUSER;
wire    Primal_Constr_U0_m_axi_gmem8_WVALID;
wire   [511:0] Primal_Constr_U0_m_axi_gmem8_WDATA;
wire   [63:0] Primal_Constr_U0_m_axi_gmem8_WSTRB;
wire    Primal_Constr_U0_m_axi_gmem8_WLAST;
wire   [0:0] Primal_Constr_U0_m_axi_gmem8_WID;
wire   [0:0] Primal_Constr_U0_m_axi_gmem8_WUSER;
wire    Primal_Constr_U0_m_axi_gmem8_ARVALID;
wire   [63:0] Primal_Constr_U0_m_axi_gmem8_ARADDR;
wire   [0:0] Primal_Constr_U0_m_axi_gmem8_ARID;
wire   [31:0] Primal_Constr_U0_m_axi_gmem8_ARLEN;
wire   [2:0] Primal_Constr_U0_m_axi_gmem8_ARSIZE;
wire   [1:0] Primal_Constr_U0_m_axi_gmem8_ARBURST;
wire   [1:0] Primal_Constr_U0_m_axi_gmem8_ARLOCK;
wire   [3:0] Primal_Constr_U0_m_axi_gmem8_ARCACHE;
wire   [2:0] Primal_Constr_U0_m_axi_gmem8_ARPROT;
wire   [3:0] Primal_Constr_U0_m_axi_gmem8_ARQOS;
wire   [3:0] Primal_Constr_U0_m_axi_gmem8_ARREGION;
wire   [0:0] Primal_Constr_U0_m_axi_gmem8_ARUSER;
wire    Primal_Constr_U0_m_axi_gmem8_RREADY;
wire    Primal_Constr_U0_m_axi_gmem8_BREADY;
wire   [63:0] Primal_Constr_U0_pConstrResSq_i;
wire    Primal_Constr_U0_ap_start;
wire    Primal_Constr_U0_pConstrResSq_i_ap_vld;
wire    Primal_Constr_U0_ap_done;
wire    Primal_Constr_U0_ap_ready;
wire    Primal_Constr_U0_ap_idle;
wire    Primal_Constr_U0_ap_continue;
wire    pConstrResSq_full_n;
wire    Primal_Bound_U0_primalInfeasRay_SVfifo_lb_i_read;
wire    Primal_Bound_U0_primalInfeasRay_SVfifo_ub_i_read;
wire    Primal_Bound_U0_m_axi_gmem9_AWVALID;
wire   [63:0] Primal_Bound_U0_m_axi_gmem9_AWADDR;
wire   [0:0] Primal_Bound_U0_m_axi_gmem9_AWID;
wire   [31:0] Primal_Bound_U0_m_axi_gmem9_AWLEN;
wire   [2:0] Primal_Bound_U0_m_axi_gmem9_AWSIZE;
wire   [1:0] Primal_Bound_U0_m_axi_gmem9_AWBURST;
wire   [1:0] Primal_Bound_U0_m_axi_gmem9_AWLOCK;
wire   [3:0] Primal_Bound_U0_m_axi_gmem9_AWCACHE;
wire   [2:0] Primal_Bound_U0_m_axi_gmem9_AWPROT;
wire   [3:0] Primal_Bound_U0_m_axi_gmem9_AWQOS;
wire   [3:0] Primal_Bound_U0_m_axi_gmem9_AWREGION;
wire   [0:0] Primal_Bound_U0_m_axi_gmem9_AWUSER;
wire    Primal_Bound_U0_m_axi_gmem9_WVALID;
wire   [511:0] Primal_Bound_U0_m_axi_gmem9_WDATA;
wire   [63:0] Primal_Bound_U0_m_axi_gmem9_WSTRB;
wire    Primal_Bound_U0_m_axi_gmem9_WLAST;
wire   [0:0] Primal_Bound_U0_m_axi_gmem9_WID;
wire   [0:0] Primal_Bound_U0_m_axi_gmem9_WUSER;
wire    Primal_Bound_U0_m_axi_gmem9_ARVALID;
wire   [63:0] Primal_Bound_U0_m_axi_gmem9_ARADDR;
wire   [0:0] Primal_Bound_U0_m_axi_gmem9_ARID;
wire   [31:0] Primal_Bound_U0_m_axi_gmem9_ARLEN;
wire   [2:0] Primal_Bound_U0_m_axi_gmem9_ARSIZE;
wire   [1:0] Primal_Bound_U0_m_axi_gmem9_ARBURST;
wire   [1:0] Primal_Bound_U0_m_axi_gmem9_ARLOCK;
wire   [3:0] Primal_Bound_U0_m_axi_gmem9_ARCACHE;
wire   [2:0] Primal_Bound_U0_m_axi_gmem9_ARPROT;
wire   [3:0] Primal_Bound_U0_m_axi_gmem9_ARQOS;
wire   [3:0] Primal_Bound_U0_m_axi_gmem9_ARREGION;
wire   [0:0] Primal_Bound_U0_m_axi_gmem9_ARUSER;
wire    Primal_Bound_U0_m_axi_gmem9_RREADY;
wire    Primal_Bound_U0_m_axi_gmem9_BREADY;
wire    Primal_Bound_U0_m_axi_gmem10_AWVALID;
wire   [63:0] Primal_Bound_U0_m_axi_gmem10_AWADDR;
wire   [0:0] Primal_Bound_U0_m_axi_gmem10_AWID;
wire   [31:0] Primal_Bound_U0_m_axi_gmem10_AWLEN;
wire   [2:0] Primal_Bound_U0_m_axi_gmem10_AWSIZE;
wire   [1:0] Primal_Bound_U0_m_axi_gmem10_AWBURST;
wire   [1:0] Primal_Bound_U0_m_axi_gmem10_AWLOCK;
wire   [3:0] Primal_Bound_U0_m_axi_gmem10_AWCACHE;
wire   [2:0] Primal_Bound_U0_m_axi_gmem10_AWPROT;
wire   [3:0] Primal_Bound_U0_m_axi_gmem10_AWQOS;
wire   [3:0] Primal_Bound_U0_m_axi_gmem10_AWREGION;
wire   [0:0] Primal_Bound_U0_m_axi_gmem10_AWUSER;
wire    Primal_Bound_U0_m_axi_gmem10_WVALID;
wire   [511:0] Primal_Bound_U0_m_axi_gmem10_WDATA;
wire   [63:0] Primal_Bound_U0_m_axi_gmem10_WSTRB;
wire    Primal_Bound_U0_m_axi_gmem10_WLAST;
wire   [0:0] Primal_Bound_U0_m_axi_gmem10_WID;
wire   [0:0] Primal_Bound_U0_m_axi_gmem10_WUSER;
wire    Primal_Bound_U0_m_axi_gmem10_ARVALID;
wire   [63:0] Primal_Bound_U0_m_axi_gmem10_ARADDR;
wire   [0:0] Primal_Bound_U0_m_axi_gmem10_ARID;
wire   [31:0] Primal_Bound_U0_m_axi_gmem10_ARLEN;
wire   [2:0] Primal_Bound_U0_m_axi_gmem10_ARSIZE;
wire   [1:0] Primal_Bound_U0_m_axi_gmem10_ARBURST;
wire   [1:0] Primal_Bound_U0_m_axi_gmem10_ARLOCK;
wire   [3:0] Primal_Bound_U0_m_axi_gmem10_ARCACHE;
wire   [2:0] Primal_Bound_U0_m_axi_gmem10_ARPROT;
wire   [3:0] Primal_Bound_U0_m_axi_gmem10_ARQOS;
wire   [3:0] Primal_Bound_U0_m_axi_gmem10_ARREGION;
wire   [0:0] Primal_Bound_U0_m_axi_gmem10_ARUSER;
wire    Primal_Bound_U0_m_axi_gmem10_RREADY;
wire    Primal_Bound_U0_m_axi_gmem10_BREADY;
wire    Primal_Bound_U0_m_axi_gmem7_AWVALID;
wire   [63:0] Primal_Bound_U0_m_axi_gmem7_AWADDR;
wire   [0:0] Primal_Bound_U0_m_axi_gmem7_AWID;
wire   [31:0] Primal_Bound_U0_m_axi_gmem7_AWLEN;
wire   [2:0] Primal_Bound_U0_m_axi_gmem7_AWSIZE;
wire   [1:0] Primal_Bound_U0_m_axi_gmem7_AWBURST;
wire   [1:0] Primal_Bound_U0_m_axi_gmem7_AWLOCK;
wire   [3:0] Primal_Bound_U0_m_axi_gmem7_AWCACHE;
wire   [2:0] Primal_Bound_U0_m_axi_gmem7_AWPROT;
wire   [3:0] Primal_Bound_U0_m_axi_gmem7_AWQOS;
wire   [3:0] Primal_Bound_U0_m_axi_gmem7_AWREGION;
wire   [0:0] Primal_Bound_U0_m_axi_gmem7_AWUSER;
wire    Primal_Bound_U0_m_axi_gmem7_WVALID;
wire   [511:0] Primal_Bound_U0_m_axi_gmem7_WDATA;
wire   [63:0] Primal_Bound_U0_m_axi_gmem7_WSTRB;
wire    Primal_Bound_U0_m_axi_gmem7_WLAST;
wire   [0:0] Primal_Bound_U0_m_axi_gmem7_WID;
wire   [0:0] Primal_Bound_U0_m_axi_gmem7_WUSER;
wire    Primal_Bound_U0_m_axi_gmem7_ARVALID;
wire   [63:0] Primal_Bound_U0_m_axi_gmem7_ARADDR;
wire   [0:0] Primal_Bound_U0_m_axi_gmem7_ARID;
wire   [31:0] Primal_Bound_U0_m_axi_gmem7_ARLEN;
wire   [2:0] Primal_Bound_U0_m_axi_gmem7_ARSIZE;
wire   [1:0] Primal_Bound_U0_m_axi_gmem7_ARBURST;
wire   [1:0] Primal_Bound_U0_m_axi_gmem7_ARLOCK;
wire   [3:0] Primal_Bound_U0_m_axi_gmem7_ARCACHE;
wire   [2:0] Primal_Bound_U0_m_axi_gmem7_ARPROT;
wire   [3:0] Primal_Bound_U0_m_axi_gmem7_ARQOS;
wire   [3:0] Primal_Bound_U0_m_axi_gmem7_ARREGION;
wire   [0:0] Primal_Bound_U0_m_axi_gmem7_ARUSER;
wire    Primal_Bound_U0_m_axi_gmem7_RREADY;
wire    Primal_Bound_U0_m_axi_gmem7_BREADY;
wire   [63:0] Primal_Bound_U0_pBoundUbResSq_i;
wire   [63:0] Primal_Bound_U0_pBoundLbResSq_i;
wire    Primal_Bound_U0_ap_start;
wire    Primal_Bound_U0_pBoundLbResSq_i_ap_vld;
wire    Primal_Bound_U0_pBoundUbResSq_i_ap_vld;
wire    Primal_Bound_U0_ap_done;
wire    Primal_Bound_U0_ap_ready;
wire    Primal_Bound_U0_ap_idle;
wire    Primal_Bound_U0_ap_continue;
wire    ap_channel_done_pBoundLbResSq;
wire    pBoundLbResSq_full_n;
reg    ap_sync_reg_channel_write_pBoundLbResSq;
wire    ap_sync_channel_write_pBoundLbResSq;
wire    ap_channel_done_pBoundUbResSq;
wire    pBoundUbResSq_full_n;
reg    ap_sync_reg_channel_write_pBoundUbResSq;
wire    ap_sync_channel_write_pBoundUbResSq;
wire    add3_Sqrt_U0_ap_start;
wire    add3_Sqrt_U0_ap_done;
wire    add3_Sqrt_U0_ap_continue;
wire    add3_Sqrt_U0_ap_idle;
wire    add3_Sqrt_U0_ap_ready;
wire   [63:0] add3_Sqrt_U0_dDualInfeasRes_din;
wire    add3_Sqrt_U0_dDualInfeasRes_write;
wire    inverse_pScale_c_full_n;
wire   [63:0] inverse_pScale_c_dout;
wire   [2:0] inverse_pScale_c_num_data_valid;
wire   [2:0] inverse_pScale_c_fifo_cap;
wire    inverse_pScale_c_empty_n;
wire    inverse_pScale_c1_full_n;
wire   [63:0] inverse_pScale_c1_dout;
wire   [2:0] inverse_pScale_c1_num_data_valid;
wire   [2:0] inverse_pScale_c1_fifo_cap;
wire    inverse_pScale_c1_empty_n;
wire    primalInfeasRay_fifo_i_full_n;
wire   [511:0] primalInfeasRay_fifo_i_dout;
wire   [2:0] primalInfeasRay_fifo_i_num_data_valid;
wire   [2:0] primalInfeasRay_fifo_i_fifo_cap;
wire    primalInfeasRay_fifo_i_empty_n;
wire    nCols_assign_c_full_n;
wire   [31:0] nCols_assign_c_dout;
wire   [2:0] nCols_assign_c_num_data_valid;
wire   [2:0] nCols_assign_c_fifo_cap;
wire    nCols_assign_c_empty_n;
wire    primalINfeasConstr_fifo_i_full_n;
wire   [511:0] primalINfeasConstr_fifo_i_dout;
wire   [2:0] primalINfeasConstr_fifo_i_num_data_valid;
wire   [2:0] primalINfeasConstr_fifo_i_fifo_cap;
wire    primalINfeasConstr_fifo_i_empty_n;
wire    nRows_assign_c_full_n;
wire   [31:0] nRows_assign_c_dout;
wire   [2:0] nRows_assign_c_num_data_valid;
wire   [2:0] nRows_assign_c_fifo_cap;
wire    nRows_assign_c_empty_n;
wire    primalInfeasRay_SVfifo_lb_i_full_n;
wire   [511:0] primalInfeasRay_SVfifo_lb_i_dout;
wire   [2:0] primalInfeasRay_SVfifo_lb_i_num_data_valid;
wire   [2:0] primalInfeasRay_SVfifo_lb_i_fifo_cap;
wire    primalInfeasRay_SVfifo_lb_i_empty_n;
wire    primalInfeasRay_SVfifo_ub_i_full_n;
wire   [511:0] primalInfeasRay_SVfifo_ub_i_dout;
wire   [2:0] primalInfeasRay_SVfifo_ub_i_num_data_valid;
wire   [2:0] primalInfeasRay_SVfifo_ub_i_fifo_cap;
wire    primalInfeasRay_SVfifo_ub_i_empty_n;
wire    primalInfeasConstr_SVfifo_i_full_n;
wire   [511:0] primalInfeasConstr_SVfifo_i_dout;
wire   [2:0] primalInfeasConstr_SVfifo_i_num_data_valid;
wire   [2:0] primalInfeasConstr_SVfifo_i_fifo_cap;
wire    primalInfeasConstr_SVfifo_i_empty_n;
wire   [63:0] pConstrResSq_dout;
wire   [2:0] pConstrResSq_num_data_valid;
wire   [2:0] pConstrResSq_fifo_cap;
wire    pConstrResSq_empty_n;
wire   [63:0] pBoundUbResSq_dout;
wire   [2:0] pBoundUbResSq_num_data_valid;
wire   [2:0] pBoundUbResSq_fifo_cap;
wire    pBoundUbResSq_empty_n;
wire   [63:0] pBoundLbResSq_dout;
wire   [2:0] pBoundLbResSq_num_data_valid;
wire   [2:0] pBoundLbResSq_fifo_cap;
wire    pBoundLbResSq_empty_n;
wire    ap_sync_ready;
reg    ap_sync_reg_entry_proc31_U0_ap_ready;
wire    ap_sync_entry_proc31_U0_ap_ready;
reg    ap_sync_reg_loadDDR_data_18_U0_ap_ready;
wire    ap_sync_loadDDR_data_18_U0_ap_ready;
reg    ap_sync_reg_loadDDR_data_19_U0_ap_ready;
wire    ap_sync_loadDDR_data_19_U0_ap_ready;
reg    ap_sync_reg_Primal_Constr_U0_ap_ready;
wire    ap_sync_Primal_Constr_U0_ap_ready;
reg    ap_sync_reg_Primal_Bound_U0_ap_ready;
wire    ap_sync_Primal_Bound_U0_ap_ready;
wire   [0:0] start_for_scaleVector_2out_U0_din;
wire    start_for_scaleVector_2out_U0_full_n;
wire   [0:0] start_for_scaleVector_2out_U0_dout;
wire    start_for_scaleVector_2out_U0_empty_n;
wire   [0:0] start_for_scaleVector_1_U0_din;
wire    start_for_scaleVector_1_U0_full_n;
wire   [0:0] start_for_scaleVector_1_U0_dout;
wire    start_for_scaleVector_1_U0_empty_n;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_sync_reg_channel_write_pBoundLbResSq = 1'b0;
#0 ap_sync_reg_channel_write_pBoundUbResSq = 1'b0;
#0 ap_sync_reg_entry_proc31_U0_ap_ready = 1'b0;
#0 ap_sync_reg_loadDDR_data_18_U0_ap_ready = 1'b0;
#0 ap_sync_reg_loadDDR_data_19_U0_ap_ready = 1'b0;
#0 ap_sync_reg_Primal_Constr_U0_ap_ready = 1'b0;
#0 ap_sync_reg_Primal_Bound_U0_ap_ready = 1'b0;
end

Infeasi_Res_S2_entry_proc31 entry_proc31_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(entry_proc31_U0_ap_start),
    .start_full_n(entry_proc31_U0_start_full_n),
    .ap_done(entry_proc31_U0_ap_done),
    .ap_continue(entry_proc31_U0_ap_continue),
    .ap_idle(entry_proc31_U0_ap_idle),
    .ap_ready(entry_proc31_U0_ap_ready),
    .start_out(entry_proc31_U0_start_out),
    .start_write(entry_proc31_U0_start_write),
    .inverse_pScale(inverse_pScale),
    .inverse_pScale_c_din(entry_proc31_U0_inverse_pScale_c_din),
    .inverse_pScale_c_num_data_valid(inverse_pScale_c_num_data_valid),
    .inverse_pScale_c_fifo_cap(inverse_pScale_c_fifo_cap),
    .inverse_pScale_c_full_n(inverse_pScale_c_full_n),
    .inverse_pScale_c_write(entry_proc31_U0_inverse_pScale_c_write),
    .inverse_pScale_c1_din(entry_proc31_U0_inverse_pScale_c1_din),
    .inverse_pScale_c1_num_data_valid(inverse_pScale_c1_num_data_valid),
    .inverse_pScale_c1_fifo_cap(inverse_pScale_c1_fifo_cap),
    .inverse_pScale_c1_full_n(inverse_pScale_c1_full_n),
    .inverse_pScale_c1_write(entry_proc31_U0_inverse_pScale_c1_write)
);

Infeasi_Res_S2_loadDDR_data_18 loadDDR_data_18_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(loadDDR_data_18_U0_ap_start),
    .ap_done(loadDDR_data_18_U0_ap_done),
    .ap_continue(loadDDR_data_18_U0_ap_continue),
    .ap_idle(loadDDR_data_18_U0_ap_idle),
    .ap_ready(loadDDR_data_18_U0_ap_ready),
    .m_axi_gmem5_AWVALID(loadDDR_data_18_U0_m_axi_gmem5_AWVALID),
    .m_axi_gmem5_AWREADY(1'b0),
    .m_axi_gmem5_AWADDR(loadDDR_data_18_U0_m_axi_gmem5_AWADDR),
    .m_axi_gmem5_AWID(loadDDR_data_18_U0_m_axi_gmem5_AWID),
    .m_axi_gmem5_AWLEN(loadDDR_data_18_U0_m_axi_gmem5_AWLEN),
    .m_axi_gmem5_AWSIZE(loadDDR_data_18_U0_m_axi_gmem5_AWSIZE),
    .m_axi_gmem5_AWBURST(loadDDR_data_18_U0_m_axi_gmem5_AWBURST),
    .m_axi_gmem5_AWLOCK(loadDDR_data_18_U0_m_axi_gmem5_AWLOCK),
    .m_axi_gmem5_AWCACHE(loadDDR_data_18_U0_m_axi_gmem5_AWCACHE),
    .m_axi_gmem5_AWPROT(loadDDR_data_18_U0_m_axi_gmem5_AWPROT),
    .m_axi_gmem5_AWQOS(loadDDR_data_18_U0_m_axi_gmem5_AWQOS),
    .m_axi_gmem5_AWREGION(loadDDR_data_18_U0_m_axi_gmem5_AWREGION),
    .m_axi_gmem5_AWUSER(loadDDR_data_18_U0_m_axi_gmem5_AWUSER),
    .m_axi_gmem5_WVALID(loadDDR_data_18_U0_m_axi_gmem5_WVALID),
    .m_axi_gmem5_WREADY(1'b0),
    .m_axi_gmem5_WDATA(loadDDR_data_18_U0_m_axi_gmem5_WDATA),
    .m_axi_gmem5_WSTRB(loadDDR_data_18_U0_m_axi_gmem5_WSTRB),
    .m_axi_gmem5_WLAST(loadDDR_data_18_U0_m_axi_gmem5_WLAST),
    .m_axi_gmem5_WID(loadDDR_data_18_U0_m_axi_gmem5_WID),
    .m_axi_gmem5_WUSER(loadDDR_data_18_U0_m_axi_gmem5_WUSER),
    .m_axi_gmem5_ARVALID(loadDDR_data_18_U0_m_axi_gmem5_ARVALID),
    .m_axi_gmem5_ARREADY(m_axi_gmem5_ARREADY),
    .m_axi_gmem5_ARADDR(loadDDR_data_18_U0_m_axi_gmem5_ARADDR),
    .m_axi_gmem5_ARID(loadDDR_data_18_U0_m_axi_gmem5_ARID),
    .m_axi_gmem5_ARLEN(loadDDR_data_18_U0_m_axi_gmem5_ARLEN),
    .m_axi_gmem5_ARSIZE(loadDDR_data_18_U0_m_axi_gmem5_ARSIZE),
    .m_axi_gmem5_ARBURST(loadDDR_data_18_U0_m_axi_gmem5_ARBURST),
    .m_axi_gmem5_ARLOCK(loadDDR_data_18_U0_m_axi_gmem5_ARLOCK),
    .m_axi_gmem5_ARCACHE(loadDDR_data_18_U0_m_axi_gmem5_ARCACHE),
    .m_axi_gmem5_ARPROT(loadDDR_data_18_U0_m_axi_gmem5_ARPROT),
    .m_axi_gmem5_ARQOS(loadDDR_data_18_U0_m_axi_gmem5_ARQOS),
    .m_axi_gmem5_ARREGION(loadDDR_data_18_U0_m_axi_gmem5_ARREGION),
    .m_axi_gmem5_ARUSER(loadDDR_data_18_U0_m_axi_gmem5_ARUSER),
    .m_axi_gmem5_RVALID(m_axi_gmem5_RVALID),
    .m_axi_gmem5_RREADY(loadDDR_data_18_U0_m_axi_gmem5_RREADY),
    .m_axi_gmem5_RDATA(m_axi_gmem5_RDATA),
    .m_axi_gmem5_RLAST(m_axi_gmem5_RLAST),
    .m_axi_gmem5_RID(m_axi_gmem5_RID),
    .m_axi_gmem5_RFIFONUM(m_axi_gmem5_RFIFONUM),
    .m_axi_gmem5_RUSER(m_axi_gmem5_RUSER),
    .m_axi_gmem5_RRESP(m_axi_gmem5_RRESP),
    .m_axi_gmem5_BVALID(1'b0),
    .m_axi_gmem5_BREADY(loadDDR_data_18_U0_m_axi_gmem5_BREADY),
    .m_axi_gmem5_BRESP(2'd0),
    .m_axi_gmem5_BID(1'd0),
    .m_axi_gmem5_BUSER(1'd0),
    .x(x),
    .primalInfeasRay_fifo_i_din(loadDDR_data_18_U0_primalInfeasRay_fifo_i_din),
    .primalInfeasRay_fifo_i_num_data_valid(primalInfeasRay_fifo_i_num_data_valid),
    .primalInfeasRay_fifo_i_fifo_cap(primalInfeasRay_fifo_i_fifo_cap),
    .primalInfeasRay_fifo_i_full_n(primalInfeasRay_fifo_i_full_n),
    .primalInfeasRay_fifo_i_write(loadDDR_data_18_U0_primalInfeasRay_fifo_i_write),
    .p_read(p_read1),
    .nCols_assign_c_din(loadDDR_data_18_U0_nCols_assign_c_din),
    .nCols_assign_c_num_data_valid(nCols_assign_c_num_data_valid),
    .nCols_assign_c_fifo_cap(nCols_assign_c_fifo_cap),
    .nCols_assign_c_full_n(nCols_assign_c_full_n),
    .nCols_assign_c_write(loadDDR_data_18_U0_nCols_assign_c_write)
);

Infeasi_Res_S2_loadDDR_data_19 loadDDR_data_19_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(loadDDR_data_19_U0_ap_start),
    .ap_done(loadDDR_data_19_U0_ap_done),
    .ap_continue(loadDDR_data_19_U0_ap_continue),
    .ap_idle(loadDDR_data_19_U0_ap_idle),
    .ap_ready(loadDDR_data_19_U0_ap_ready),
    .m_axi_gmem6_AWVALID(loadDDR_data_19_U0_m_axi_gmem6_AWVALID),
    .m_axi_gmem6_AWREADY(1'b0),
    .m_axi_gmem6_AWADDR(loadDDR_data_19_U0_m_axi_gmem6_AWADDR),
    .m_axi_gmem6_AWID(loadDDR_data_19_U0_m_axi_gmem6_AWID),
    .m_axi_gmem6_AWLEN(loadDDR_data_19_U0_m_axi_gmem6_AWLEN),
    .m_axi_gmem6_AWSIZE(loadDDR_data_19_U0_m_axi_gmem6_AWSIZE),
    .m_axi_gmem6_AWBURST(loadDDR_data_19_U0_m_axi_gmem6_AWBURST),
    .m_axi_gmem6_AWLOCK(loadDDR_data_19_U0_m_axi_gmem6_AWLOCK),
    .m_axi_gmem6_AWCACHE(loadDDR_data_19_U0_m_axi_gmem6_AWCACHE),
    .m_axi_gmem6_AWPROT(loadDDR_data_19_U0_m_axi_gmem6_AWPROT),
    .m_axi_gmem6_AWQOS(loadDDR_data_19_U0_m_axi_gmem6_AWQOS),
    .m_axi_gmem6_AWREGION(loadDDR_data_19_U0_m_axi_gmem6_AWREGION),
    .m_axi_gmem6_AWUSER(loadDDR_data_19_U0_m_axi_gmem6_AWUSER),
    .m_axi_gmem6_WVALID(loadDDR_data_19_U0_m_axi_gmem6_WVALID),
    .m_axi_gmem6_WREADY(1'b0),
    .m_axi_gmem6_WDATA(loadDDR_data_19_U0_m_axi_gmem6_WDATA),
    .m_axi_gmem6_WSTRB(loadDDR_data_19_U0_m_axi_gmem6_WSTRB),
    .m_axi_gmem6_WLAST(loadDDR_data_19_U0_m_axi_gmem6_WLAST),
    .m_axi_gmem6_WID(loadDDR_data_19_U0_m_axi_gmem6_WID),
    .m_axi_gmem6_WUSER(loadDDR_data_19_U0_m_axi_gmem6_WUSER),
    .m_axi_gmem6_ARVALID(loadDDR_data_19_U0_m_axi_gmem6_ARVALID),
    .m_axi_gmem6_ARREADY(m_axi_gmem6_ARREADY),
    .m_axi_gmem6_ARADDR(loadDDR_data_19_U0_m_axi_gmem6_ARADDR),
    .m_axi_gmem6_ARID(loadDDR_data_19_U0_m_axi_gmem6_ARID),
    .m_axi_gmem6_ARLEN(loadDDR_data_19_U0_m_axi_gmem6_ARLEN),
    .m_axi_gmem6_ARSIZE(loadDDR_data_19_U0_m_axi_gmem6_ARSIZE),
    .m_axi_gmem6_ARBURST(loadDDR_data_19_U0_m_axi_gmem6_ARBURST),
    .m_axi_gmem6_ARLOCK(loadDDR_data_19_U0_m_axi_gmem6_ARLOCK),
    .m_axi_gmem6_ARCACHE(loadDDR_data_19_U0_m_axi_gmem6_ARCACHE),
    .m_axi_gmem6_ARPROT(loadDDR_data_19_U0_m_axi_gmem6_ARPROT),
    .m_axi_gmem6_ARQOS(loadDDR_data_19_U0_m_axi_gmem6_ARQOS),
    .m_axi_gmem6_ARREGION(loadDDR_data_19_U0_m_axi_gmem6_ARREGION),
    .m_axi_gmem6_ARUSER(loadDDR_data_19_U0_m_axi_gmem6_ARUSER),
    .m_axi_gmem6_RVALID(m_axi_gmem6_RVALID),
    .m_axi_gmem6_RREADY(loadDDR_data_19_U0_m_axi_gmem6_RREADY),
    .m_axi_gmem6_RDATA(m_axi_gmem6_RDATA),
    .m_axi_gmem6_RLAST(m_axi_gmem6_RLAST),
    .m_axi_gmem6_RID(m_axi_gmem6_RID),
    .m_axi_gmem6_RFIFONUM(m_axi_gmem6_RFIFONUM),
    .m_axi_gmem6_RUSER(m_axi_gmem6_RUSER),
    .m_axi_gmem6_RRESP(m_axi_gmem6_RRESP),
    .m_axi_gmem6_BVALID(1'b0),
    .m_axi_gmem6_BREADY(loadDDR_data_19_U0_m_axi_gmem6_BREADY),
    .m_axi_gmem6_BRESP(2'd0),
    .m_axi_gmem6_BID(1'd0),
    .m_axi_gmem6_BUSER(1'd0),
    .ax(ax),
    .primalINfeasConstr_fifo_i_din(loadDDR_data_19_U0_primalINfeasConstr_fifo_i_din),
    .primalINfeasConstr_fifo_i_num_data_valid(primalINfeasConstr_fifo_i_num_data_valid),
    .primalINfeasConstr_fifo_i_fifo_cap(primalINfeasConstr_fifo_i_fifo_cap),
    .primalINfeasConstr_fifo_i_full_n(primalINfeasConstr_fifo_i_full_n),
    .primalINfeasConstr_fifo_i_write(loadDDR_data_19_U0_primalINfeasConstr_fifo_i_write),
    .p_read(p_read),
    .nRows_assign_c_din(loadDDR_data_19_U0_nRows_assign_c_din),
    .nRows_assign_c_num_data_valid(nRows_assign_c_num_data_valid),
    .nRows_assign_c_fifo_cap(nRows_assign_c_fifo_cap),
    .nRows_assign_c_full_n(nRows_assign_c_full_n),
    .nRows_assign_c_write(loadDDR_data_19_U0_nRows_assign_c_write)
);

Infeasi_Res_S2_scaleVector_2out scaleVector_2out_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(scaleVector_2out_U0_ap_start),
    .ap_done(scaleVector_2out_U0_ap_done),
    .ap_continue(scaleVector_2out_U0_ap_continue),
    .ap_idle(scaleVector_2out_U0_ap_idle),
    .ap_ready(scaleVector_2out_U0_ap_ready),
    .inverse_pScale_dout(inverse_pScale_c1_dout),
    .inverse_pScale_num_data_valid(inverse_pScale_c1_num_data_valid),
    .inverse_pScale_fifo_cap(inverse_pScale_c1_fifo_cap),
    .inverse_pScale_empty_n(inverse_pScale_c1_empty_n),
    .inverse_pScale_read(scaleVector_2out_U0_inverse_pScale_read),
    .primalInfeasRay_fifo_i_dout(primalInfeasRay_fifo_i_dout),
    .primalInfeasRay_fifo_i_num_data_valid(primalInfeasRay_fifo_i_num_data_valid),
    .primalInfeasRay_fifo_i_fifo_cap(primalInfeasRay_fifo_i_fifo_cap),
    .primalInfeasRay_fifo_i_empty_n(primalInfeasRay_fifo_i_empty_n),
    .primalInfeasRay_fifo_i_read(scaleVector_2out_U0_primalInfeasRay_fifo_i_read),
    .primalInfeasRay_SVfifo_lb_i_din(scaleVector_2out_U0_primalInfeasRay_SVfifo_lb_i_din),
    .primalInfeasRay_SVfifo_lb_i_num_data_valid(primalInfeasRay_SVfifo_lb_i_num_data_valid),
    .primalInfeasRay_SVfifo_lb_i_fifo_cap(primalInfeasRay_SVfifo_lb_i_fifo_cap),
    .primalInfeasRay_SVfifo_lb_i_full_n(primalInfeasRay_SVfifo_lb_i_full_n),
    .primalInfeasRay_SVfifo_lb_i_write(scaleVector_2out_U0_primalInfeasRay_SVfifo_lb_i_write),
    .primalInfeasRay_SVfifo_ub_i_din(scaleVector_2out_U0_primalInfeasRay_SVfifo_ub_i_din),
    .primalInfeasRay_SVfifo_ub_i_num_data_valid(primalInfeasRay_SVfifo_ub_i_num_data_valid),
    .primalInfeasRay_SVfifo_ub_i_fifo_cap(primalInfeasRay_SVfifo_ub_i_fifo_cap),
    .primalInfeasRay_SVfifo_ub_i_full_n(primalInfeasRay_SVfifo_ub_i_full_n),
    .primalInfeasRay_SVfifo_ub_i_write(scaleVector_2out_U0_primalInfeasRay_SVfifo_ub_i_write),
    .nCols_assign_dout(nCols_assign_c_dout),
    .nCols_assign_num_data_valid(nCols_assign_c_num_data_valid),
    .nCols_assign_fifo_cap(nCols_assign_c_fifo_cap),
    .nCols_assign_empty_n(nCols_assign_c_empty_n),
    .nCols_assign_read(scaleVector_2out_U0_nCols_assign_read)
);

Infeasi_Res_S2_scaleVector_1 scaleVector_1_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(scaleVector_1_U0_ap_start),
    .ap_done(scaleVector_1_U0_ap_done),
    .ap_continue(scaleVector_1_U0_ap_continue),
    .ap_idle(scaleVector_1_U0_ap_idle),
    .ap_ready(scaleVector_1_U0_ap_ready),
    .inverse_pScale_dout(inverse_pScale_c_dout),
    .inverse_pScale_num_data_valid(inverse_pScale_c_num_data_valid),
    .inverse_pScale_fifo_cap(inverse_pScale_c_fifo_cap),
    .inverse_pScale_empty_n(inverse_pScale_c_empty_n),
    .inverse_pScale_read(scaleVector_1_U0_inverse_pScale_read),
    .primalINfeasConstr_fifo_i_dout(primalINfeasConstr_fifo_i_dout),
    .primalINfeasConstr_fifo_i_num_data_valid(primalINfeasConstr_fifo_i_num_data_valid),
    .primalINfeasConstr_fifo_i_fifo_cap(primalINfeasConstr_fifo_i_fifo_cap),
    .primalINfeasConstr_fifo_i_empty_n(primalINfeasConstr_fifo_i_empty_n),
    .primalINfeasConstr_fifo_i_read(scaleVector_1_U0_primalINfeasConstr_fifo_i_read),
    .primalInfeasConstr_SVfifo_i_din(scaleVector_1_U0_primalInfeasConstr_SVfifo_i_din),
    .primalInfeasConstr_SVfifo_i_num_data_valid(primalInfeasConstr_SVfifo_i_num_data_valid),
    .primalInfeasConstr_SVfifo_i_fifo_cap(primalInfeasConstr_SVfifo_i_fifo_cap),
    .primalInfeasConstr_SVfifo_i_full_n(primalInfeasConstr_SVfifo_i_full_n),
    .primalInfeasConstr_SVfifo_i_write(scaleVector_1_U0_primalInfeasConstr_SVfifo_i_write),
    .nRows_assign_dout(nRows_assign_c_dout),
    .nRows_assign_num_data_valid(nRows_assign_c_num_data_valid),
    .nRows_assign_fifo_cap(nRows_assign_c_fifo_cap),
    .nRows_assign_empty_n(nRows_assign_c_empty_n),
    .nRows_assign_read(scaleVector_1_U0_nRows_assign_read)
);

Infeasi_Res_S2_Primal_Constr Primal_Constr_U0(
    .primalInfeasConstr_SVfifo_i_dout(primalInfeasConstr_SVfifo_i_dout),
    .primalInfeasConstr_SVfifo_i_empty_n(primalInfeasConstr_SVfifo_i_empty_n),
    .primalInfeasConstr_SVfifo_i_read(Primal_Constr_U0_primalInfeasConstr_SVfifo_i_read),
    .m_axi_gmem8_AWVALID(Primal_Constr_U0_m_axi_gmem8_AWVALID),
    .m_axi_gmem8_AWREADY(1'b0),
    .m_axi_gmem8_AWADDR(Primal_Constr_U0_m_axi_gmem8_AWADDR),
    .m_axi_gmem8_AWID(Primal_Constr_U0_m_axi_gmem8_AWID),
    .m_axi_gmem8_AWLEN(Primal_Constr_U0_m_axi_gmem8_AWLEN),
    .m_axi_gmem8_AWSIZE(Primal_Constr_U0_m_axi_gmem8_AWSIZE),
    .m_axi_gmem8_AWBURST(Primal_Constr_U0_m_axi_gmem8_AWBURST),
    .m_axi_gmem8_AWLOCK(Primal_Constr_U0_m_axi_gmem8_AWLOCK),
    .m_axi_gmem8_AWCACHE(Primal_Constr_U0_m_axi_gmem8_AWCACHE),
    .m_axi_gmem8_AWPROT(Primal_Constr_U0_m_axi_gmem8_AWPROT),
    .m_axi_gmem8_AWQOS(Primal_Constr_U0_m_axi_gmem8_AWQOS),
    .m_axi_gmem8_AWREGION(Primal_Constr_U0_m_axi_gmem8_AWREGION),
    .m_axi_gmem8_AWUSER(Primal_Constr_U0_m_axi_gmem8_AWUSER),
    .m_axi_gmem8_WVALID(Primal_Constr_U0_m_axi_gmem8_WVALID),
    .m_axi_gmem8_WREADY(1'b0),
    .m_axi_gmem8_WDATA(Primal_Constr_U0_m_axi_gmem8_WDATA),
    .m_axi_gmem8_WSTRB(Primal_Constr_U0_m_axi_gmem8_WSTRB),
    .m_axi_gmem8_WLAST(Primal_Constr_U0_m_axi_gmem8_WLAST),
    .m_axi_gmem8_WID(Primal_Constr_U0_m_axi_gmem8_WID),
    .m_axi_gmem8_WUSER(Primal_Constr_U0_m_axi_gmem8_WUSER),
    .m_axi_gmem8_ARVALID(Primal_Constr_U0_m_axi_gmem8_ARVALID),
    .m_axi_gmem8_ARREADY(m_axi_gmem8_ARREADY),
    .m_axi_gmem8_ARADDR(Primal_Constr_U0_m_axi_gmem8_ARADDR),
    .m_axi_gmem8_ARID(Primal_Constr_U0_m_axi_gmem8_ARID),
    .m_axi_gmem8_ARLEN(Primal_Constr_U0_m_axi_gmem8_ARLEN),
    .m_axi_gmem8_ARSIZE(Primal_Constr_U0_m_axi_gmem8_ARSIZE),
    .m_axi_gmem8_ARBURST(Primal_Constr_U0_m_axi_gmem8_ARBURST),
    .m_axi_gmem8_ARLOCK(Primal_Constr_U0_m_axi_gmem8_ARLOCK),
    .m_axi_gmem8_ARCACHE(Primal_Constr_U0_m_axi_gmem8_ARCACHE),
    .m_axi_gmem8_ARPROT(Primal_Constr_U0_m_axi_gmem8_ARPROT),
    .m_axi_gmem8_ARQOS(Primal_Constr_U0_m_axi_gmem8_ARQOS),
    .m_axi_gmem8_ARREGION(Primal_Constr_U0_m_axi_gmem8_ARREGION),
    .m_axi_gmem8_ARUSER(Primal_Constr_U0_m_axi_gmem8_ARUSER),
    .m_axi_gmem8_RVALID(m_axi_gmem8_RVALID),
    .m_axi_gmem8_RREADY(Primal_Constr_U0_m_axi_gmem8_RREADY),
    .m_axi_gmem8_RDATA(m_axi_gmem8_RDATA),
    .m_axi_gmem8_RLAST(m_axi_gmem8_RLAST),
    .m_axi_gmem8_RID(m_axi_gmem8_RID),
    .m_axi_gmem8_RFIFONUM(m_axi_gmem8_RFIFONUM),
    .m_axi_gmem8_RUSER(m_axi_gmem8_RUSER),
    .m_axi_gmem8_RRESP(m_axi_gmem8_RRESP),
    .m_axi_gmem8_BVALID(1'b0),
    .m_axi_gmem8_BREADY(Primal_Constr_U0_m_axi_gmem8_BREADY),
    .m_axi_gmem8_BRESP(2'd0),
    .m_axi_gmem8_BID(1'd0),
    .m_axi_gmem8_BUSER(1'd0),
    .rowScale(rowScale),
    .problem_nEqs(problem_nEqs),
    .p_read(p_read),
    .ifScaled(ifScaled),
    .pConstrResSq_i(Primal_Constr_U0_pConstrResSq_i),
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .problem_nEqs_ap_vld(problem_nEqs_ap_vld),
    .p_read_ap_vld(p_read_ap_vld),
    .ap_start(Primal_Constr_U0_ap_start),
    .rowScale_ap_vld(rowScale_ap_vld),
    .pConstrResSq_i_ap_vld(Primal_Constr_U0_pConstrResSq_i_ap_vld),
    .ifScaled_ap_vld(ifScaled_ap_vld),
    .ap_done(Primal_Constr_U0_ap_done),
    .ap_ready(Primal_Constr_U0_ap_ready),
    .ap_idle(Primal_Constr_U0_ap_idle),
    .ap_continue(Primal_Constr_U0_ap_continue)
);

Infeasi_Res_S2_Primal_Bound Primal_Bound_U0(
    .primalInfeasRay_SVfifo_lb_i_dout(primalInfeasRay_SVfifo_lb_i_dout),
    .primalInfeasRay_SVfifo_lb_i_empty_n(primalInfeasRay_SVfifo_lb_i_empty_n),
    .primalInfeasRay_SVfifo_lb_i_read(Primal_Bound_U0_primalInfeasRay_SVfifo_lb_i_read),
    .primalInfeasRay_SVfifo_ub_i_dout(primalInfeasRay_SVfifo_ub_i_dout),
    .primalInfeasRay_SVfifo_ub_i_empty_n(primalInfeasRay_SVfifo_ub_i_empty_n),
    .primalInfeasRay_SVfifo_ub_i_read(Primal_Bound_U0_primalInfeasRay_SVfifo_ub_i_read),
    .m_axi_gmem9_AWVALID(Primal_Bound_U0_m_axi_gmem9_AWVALID),
    .m_axi_gmem9_AWREADY(1'b0),
    .m_axi_gmem9_AWADDR(Primal_Bound_U0_m_axi_gmem9_AWADDR),
    .m_axi_gmem9_AWID(Primal_Bound_U0_m_axi_gmem9_AWID),
    .m_axi_gmem9_AWLEN(Primal_Bound_U0_m_axi_gmem9_AWLEN),
    .m_axi_gmem9_AWSIZE(Primal_Bound_U0_m_axi_gmem9_AWSIZE),
    .m_axi_gmem9_AWBURST(Primal_Bound_U0_m_axi_gmem9_AWBURST),
    .m_axi_gmem9_AWLOCK(Primal_Bound_U0_m_axi_gmem9_AWLOCK),
    .m_axi_gmem9_AWCACHE(Primal_Bound_U0_m_axi_gmem9_AWCACHE),
    .m_axi_gmem9_AWPROT(Primal_Bound_U0_m_axi_gmem9_AWPROT),
    .m_axi_gmem9_AWQOS(Primal_Bound_U0_m_axi_gmem9_AWQOS),
    .m_axi_gmem9_AWREGION(Primal_Bound_U0_m_axi_gmem9_AWREGION),
    .m_axi_gmem9_AWUSER(Primal_Bound_U0_m_axi_gmem9_AWUSER),
    .m_axi_gmem9_WVALID(Primal_Bound_U0_m_axi_gmem9_WVALID),
    .m_axi_gmem9_WREADY(1'b0),
    .m_axi_gmem9_WDATA(Primal_Bound_U0_m_axi_gmem9_WDATA),
    .m_axi_gmem9_WSTRB(Primal_Bound_U0_m_axi_gmem9_WSTRB),
    .m_axi_gmem9_WLAST(Primal_Bound_U0_m_axi_gmem9_WLAST),
    .m_axi_gmem9_WID(Primal_Bound_U0_m_axi_gmem9_WID),
    .m_axi_gmem9_WUSER(Primal_Bound_U0_m_axi_gmem9_WUSER),
    .m_axi_gmem9_ARVALID(Primal_Bound_U0_m_axi_gmem9_ARVALID),
    .m_axi_gmem9_ARREADY(m_axi_gmem9_ARREADY),
    .m_axi_gmem9_ARADDR(Primal_Bound_U0_m_axi_gmem9_ARADDR),
    .m_axi_gmem9_ARID(Primal_Bound_U0_m_axi_gmem9_ARID),
    .m_axi_gmem9_ARLEN(Primal_Bound_U0_m_axi_gmem9_ARLEN),
    .m_axi_gmem9_ARSIZE(Primal_Bound_U0_m_axi_gmem9_ARSIZE),
    .m_axi_gmem9_ARBURST(Primal_Bound_U0_m_axi_gmem9_ARBURST),
    .m_axi_gmem9_ARLOCK(Primal_Bound_U0_m_axi_gmem9_ARLOCK),
    .m_axi_gmem9_ARCACHE(Primal_Bound_U0_m_axi_gmem9_ARCACHE),
    .m_axi_gmem9_ARPROT(Primal_Bound_U0_m_axi_gmem9_ARPROT),
    .m_axi_gmem9_ARQOS(Primal_Bound_U0_m_axi_gmem9_ARQOS),
    .m_axi_gmem9_ARREGION(Primal_Bound_U0_m_axi_gmem9_ARREGION),
    .m_axi_gmem9_ARUSER(Primal_Bound_U0_m_axi_gmem9_ARUSER),
    .m_axi_gmem9_RVALID(m_axi_gmem9_RVALID),
    .m_axi_gmem9_RREADY(Primal_Bound_U0_m_axi_gmem9_RREADY),
    .m_axi_gmem9_RDATA(m_axi_gmem9_RDATA),
    .m_axi_gmem9_RLAST(m_axi_gmem9_RLAST),
    .m_axi_gmem9_RID(m_axi_gmem9_RID),
    .m_axi_gmem9_RFIFONUM(m_axi_gmem9_RFIFONUM),
    .m_axi_gmem9_RUSER(m_axi_gmem9_RUSER),
    .m_axi_gmem9_RRESP(m_axi_gmem9_RRESP),
    .m_axi_gmem9_BVALID(1'b0),
    .m_axi_gmem9_BREADY(Primal_Bound_U0_m_axi_gmem9_BREADY),
    .m_axi_gmem9_BRESP(2'd0),
    .m_axi_gmem9_BID(1'd0),
    .m_axi_gmem9_BUSER(1'd0),
    .hasLower(hasLower),
    .m_axi_gmem10_AWVALID(Primal_Bound_U0_m_axi_gmem10_AWVALID),
    .m_axi_gmem10_AWREADY(1'b0),
    .m_axi_gmem10_AWADDR(Primal_Bound_U0_m_axi_gmem10_AWADDR),
    .m_axi_gmem10_AWID(Primal_Bound_U0_m_axi_gmem10_AWID),
    .m_axi_gmem10_AWLEN(Primal_Bound_U0_m_axi_gmem10_AWLEN),
    .m_axi_gmem10_AWSIZE(Primal_Bound_U0_m_axi_gmem10_AWSIZE),
    .m_axi_gmem10_AWBURST(Primal_Bound_U0_m_axi_gmem10_AWBURST),
    .m_axi_gmem10_AWLOCK(Primal_Bound_U0_m_axi_gmem10_AWLOCK),
    .m_axi_gmem10_AWCACHE(Primal_Bound_U0_m_axi_gmem10_AWCACHE),
    .m_axi_gmem10_AWPROT(Primal_Bound_U0_m_axi_gmem10_AWPROT),
    .m_axi_gmem10_AWQOS(Primal_Bound_U0_m_axi_gmem10_AWQOS),
    .m_axi_gmem10_AWREGION(Primal_Bound_U0_m_axi_gmem10_AWREGION),
    .m_axi_gmem10_AWUSER(Primal_Bound_U0_m_axi_gmem10_AWUSER),
    .m_axi_gmem10_WVALID(Primal_Bound_U0_m_axi_gmem10_WVALID),
    .m_axi_gmem10_WREADY(1'b0),
    .m_axi_gmem10_WDATA(Primal_Bound_U0_m_axi_gmem10_WDATA),
    .m_axi_gmem10_WSTRB(Primal_Bound_U0_m_axi_gmem10_WSTRB),
    .m_axi_gmem10_WLAST(Primal_Bound_U0_m_axi_gmem10_WLAST),
    .m_axi_gmem10_WID(Primal_Bound_U0_m_axi_gmem10_WID),
    .m_axi_gmem10_WUSER(Primal_Bound_U0_m_axi_gmem10_WUSER),
    .m_axi_gmem10_ARVALID(Primal_Bound_U0_m_axi_gmem10_ARVALID),
    .m_axi_gmem10_ARREADY(m_axi_gmem10_ARREADY),
    .m_axi_gmem10_ARADDR(Primal_Bound_U0_m_axi_gmem10_ARADDR),
    .m_axi_gmem10_ARID(Primal_Bound_U0_m_axi_gmem10_ARID),
    .m_axi_gmem10_ARLEN(Primal_Bound_U0_m_axi_gmem10_ARLEN),
    .m_axi_gmem10_ARSIZE(Primal_Bound_U0_m_axi_gmem10_ARSIZE),
    .m_axi_gmem10_ARBURST(Primal_Bound_U0_m_axi_gmem10_ARBURST),
    .m_axi_gmem10_ARLOCK(Primal_Bound_U0_m_axi_gmem10_ARLOCK),
    .m_axi_gmem10_ARCACHE(Primal_Bound_U0_m_axi_gmem10_ARCACHE),
    .m_axi_gmem10_ARPROT(Primal_Bound_U0_m_axi_gmem10_ARPROT),
    .m_axi_gmem10_ARQOS(Primal_Bound_U0_m_axi_gmem10_ARQOS),
    .m_axi_gmem10_ARREGION(Primal_Bound_U0_m_axi_gmem10_ARREGION),
    .m_axi_gmem10_ARUSER(Primal_Bound_U0_m_axi_gmem10_ARUSER),
    .m_axi_gmem10_RVALID(m_axi_gmem10_RVALID),
    .m_axi_gmem10_RREADY(Primal_Bound_U0_m_axi_gmem10_RREADY),
    .m_axi_gmem10_RDATA(m_axi_gmem10_RDATA),
    .m_axi_gmem10_RLAST(m_axi_gmem10_RLAST),
    .m_axi_gmem10_RID(m_axi_gmem10_RID),
    .m_axi_gmem10_RFIFONUM(m_axi_gmem10_RFIFONUM),
    .m_axi_gmem10_RUSER(m_axi_gmem10_RUSER),
    .m_axi_gmem10_RRESP(m_axi_gmem10_RRESP),
    .m_axi_gmem10_BVALID(1'b0),
    .m_axi_gmem10_BREADY(Primal_Bound_U0_m_axi_gmem10_BREADY),
    .m_axi_gmem10_BRESP(2'd0),
    .m_axi_gmem10_BID(1'd0),
    .m_axi_gmem10_BUSER(1'd0),
    .hasUpper(hasUpper),
    .m_axi_gmem7_AWVALID(Primal_Bound_U0_m_axi_gmem7_AWVALID),
    .m_axi_gmem7_AWREADY(1'b0),
    .m_axi_gmem7_AWADDR(Primal_Bound_U0_m_axi_gmem7_AWADDR),
    .m_axi_gmem7_AWID(Primal_Bound_U0_m_axi_gmem7_AWID),
    .m_axi_gmem7_AWLEN(Primal_Bound_U0_m_axi_gmem7_AWLEN),
    .m_axi_gmem7_AWSIZE(Primal_Bound_U0_m_axi_gmem7_AWSIZE),
    .m_axi_gmem7_AWBURST(Primal_Bound_U0_m_axi_gmem7_AWBURST),
    .m_axi_gmem7_AWLOCK(Primal_Bound_U0_m_axi_gmem7_AWLOCK),
    .m_axi_gmem7_AWCACHE(Primal_Bound_U0_m_axi_gmem7_AWCACHE),
    .m_axi_gmem7_AWPROT(Primal_Bound_U0_m_axi_gmem7_AWPROT),
    .m_axi_gmem7_AWQOS(Primal_Bound_U0_m_axi_gmem7_AWQOS),
    .m_axi_gmem7_AWREGION(Primal_Bound_U0_m_axi_gmem7_AWREGION),
    .m_axi_gmem7_AWUSER(Primal_Bound_U0_m_axi_gmem7_AWUSER),
    .m_axi_gmem7_WVALID(Primal_Bound_U0_m_axi_gmem7_WVALID),
    .m_axi_gmem7_WREADY(1'b0),
    .m_axi_gmem7_WDATA(Primal_Bound_U0_m_axi_gmem7_WDATA),
    .m_axi_gmem7_WSTRB(Primal_Bound_U0_m_axi_gmem7_WSTRB),
    .m_axi_gmem7_WLAST(Primal_Bound_U0_m_axi_gmem7_WLAST),
    .m_axi_gmem7_WID(Primal_Bound_U0_m_axi_gmem7_WID),
    .m_axi_gmem7_WUSER(Primal_Bound_U0_m_axi_gmem7_WUSER),
    .m_axi_gmem7_ARVALID(Primal_Bound_U0_m_axi_gmem7_ARVALID),
    .m_axi_gmem7_ARREADY(m_axi_gmem7_ARREADY),
    .m_axi_gmem7_ARADDR(Primal_Bound_U0_m_axi_gmem7_ARADDR),
    .m_axi_gmem7_ARID(Primal_Bound_U0_m_axi_gmem7_ARID),
    .m_axi_gmem7_ARLEN(Primal_Bound_U0_m_axi_gmem7_ARLEN),
    .m_axi_gmem7_ARSIZE(Primal_Bound_U0_m_axi_gmem7_ARSIZE),
    .m_axi_gmem7_ARBURST(Primal_Bound_U0_m_axi_gmem7_ARBURST),
    .m_axi_gmem7_ARLOCK(Primal_Bound_U0_m_axi_gmem7_ARLOCK),
    .m_axi_gmem7_ARCACHE(Primal_Bound_U0_m_axi_gmem7_ARCACHE),
    .m_axi_gmem7_ARPROT(Primal_Bound_U0_m_axi_gmem7_ARPROT),
    .m_axi_gmem7_ARQOS(Primal_Bound_U0_m_axi_gmem7_ARQOS),
    .m_axi_gmem7_ARREGION(Primal_Bound_U0_m_axi_gmem7_ARREGION),
    .m_axi_gmem7_ARUSER(Primal_Bound_U0_m_axi_gmem7_ARUSER),
    .m_axi_gmem7_RVALID(m_axi_gmem7_RVALID),
    .m_axi_gmem7_RREADY(Primal_Bound_U0_m_axi_gmem7_RREADY),
    .m_axi_gmem7_RDATA(m_axi_gmem7_RDATA),
    .m_axi_gmem7_RLAST(m_axi_gmem7_RLAST),
    .m_axi_gmem7_RID(m_axi_gmem7_RID),
    .m_axi_gmem7_RFIFONUM(m_axi_gmem7_RFIFONUM),
    .m_axi_gmem7_RUSER(m_axi_gmem7_RUSER),
    .m_axi_gmem7_RRESP(m_axi_gmem7_RRESP),
    .m_axi_gmem7_BVALID(1'b0),
    .m_axi_gmem7_BREADY(Primal_Bound_U0_m_axi_gmem7_BREADY),
    .m_axi_gmem7_BRESP(2'd0),
    .m_axi_gmem7_BID(1'd0),
    .m_axi_gmem7_BUSER(1'd0),
    .colScale1(colScale1),
    .p_read(p_read1),
    .pBoundUbResSq_i(Primal_Bound_U0_pBoundUbResSq_i),
    .pBoundLbResSq_i(Primal_Bound_U0_pBoundLbResSq_i),
    .ifScaled(ifScaled),
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .p_read_ap_vld(p_read1_ap_vld),
    .ap_start(Primal_Bound_U0_ap_start),
    .hasLower_ap_vld(hasLower_ap_vld),
    .hasUpper_ap_vld(hasUpper_ap_vld),
    .colScale1_ap_vld(colScale1_ap_vld),
    .pBoundLbResSq_i_ap_vld(Primal_Bound_U0_pBoundLbResSq_i_ap_vld),
    .pBoundUbResSq_i_ap_vld(Primal_Bound_U0_pBoundUbResSq_i_ap_vld),
    .ifScaled_ap_vld(ifScaled_ap_vld),
    .ap_done(Primal_Bound_U0_ap_done),
    .ap_ready(Primal_Bound_U0_ap_ready),
    .ap_idle(Primal_Bound_U0_ap_idle),
    .ap_continue(Primal_Bound_U0_ap_continue)
);

Infeasi_Res_S2_add3_Sqrt add3_Sqrt_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(add3_Sqrt_U0_ap_start),
    .ap_done(add3_Sqrt_U0_ap_done),
    .ap_continue(add3_Sqrt_U0_ap_continue),
    .ap_idle(add3_Sqrt_U0_ap_idle),
    .ap_ready(add3_Sqrt_U0_ap_ready),
    .data0(pConstrResSq_dout),
    .data1(pBoundUbResSq_dout),
    .data2(pBoundLbResSq_dout),
    .dDualInfeasRes_din(add3_Sqrt_U0_dDualInfeasRes_din),
    .dDualInfeasRes_num_data_valid(3'd0),
    .dDualInfeasRes_fifo_cap(3'd0),
    .dDualInfeasRes_full_n(dDualInfeasRes_full_n),
    .dDualInfeasRes_write(add3_Sqrt_U0_dDualInfeasRes_write)
);

Infeasi_Res_S2_fifo_w64_d3_S_x inverse_pScale_c_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(entry_proc31_U0_inverse_pScale_c_din),
    .if_full_n(inverse_pScale_c_full_n),
    .if_write(entry_proc31_U0_inverse_pScale_c_write),
    .if_dout(inverse_pScale_c_dout),
    .if_num_data_valid(inverse_pScale_c_num_data_valid),
    .if_fifo_cap(inverse_pScale_c_fifo_cap),
    .if_empty_n(inverse_pScale_c_empty_n),
    .if_read(scaleVector_1_U0_inverse_pScale_read)
);

Infeasi_Res_S2_fifo_w64_d3_S_x inverse_pScale_c1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(entry_proc31_U0_inverse_pScale_c1_din),
    .if_full_n(inverse_pScale_c1_full_n),
    .if_write(entry_proc31_U0_inverse_pScale_c1_write),
    .if_dout(inverse_pScale_c1_dout),
    .if_num_data_valid(inverse_pScale_c1_num_data_valid),
    .if_fifo_cap(inverse_pScale_c1_fifo_cap),
    .if_empty_n(inverse_pScale_c1_empty_n),
    .if_read(scaleVector_2out_U0_inverse_pScale_read)
);

Infeasi_Res_S2_fifo_w512_d2_S_x0 primalInfeasRay_fifo_i_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(loadDDR_data_18_U0_primalInfeasRay_fifo_i_din),
    .if_full_n(primalInfeasRay_fifo_i_full_n),
    .if_write(loadDDR_data_18_U0_primalInfeasRay_fifo_i_write),
    .if_dout(primalInfeasRay_fifo_i_dout),
    .if_num_data_valid(primalInfeasRay_fifo_i_num_data_valid),
    .if_fifo_cap(primalInfeasRay_fifo_i_fifo_cap),
    .if_empty_n(primalInfeasRay_fifo_i_empty_n),
    .if_read(scaleVector_2out_U0_primalInfeasRay_fifo_i_read)
);

Infeasi_Res_S2_fifo_w32_d2_S_x3 nCols_assign_c_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(loadDDR_data_18_U0_nCols_assign_c_din),
    .if_full_n(nCols_assign_c_full_n),
    .if_write(loadDDR_data_18_U0_nCols_assign_c_write),
    .if_dout(nCols_assign_c_dout),
    .if_num_data_valid(nCols_assign_c_num_data_valid),
    .if_fifo_cap(nCols_assign_c_fifo_cap),
    .if_empty_n(nCols_assign_c_empty_n),
    .if_read(scaleVector_2out_U0_nCols_assign_read)
);

Infeasi_Res_S2_fifo_w512_d2_S_x0 primalINfeasConstr_fifo_i_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(loadDDR_data_19_U0_primalINfeasConstr_fifo_i_din),
    .if_full_n(primalINfeasConstr_fifo_i_full_n),
    .if_write(loadDDR_data_19_U0_primalINfeasConstr_fifo_i_write),
    .if_dout(primalINfeasConstr_fifo_i_dout),
    .if_num_data_valid(primalINfeasConstr_fifo_i_num_data_valid),
    .if_fifo_cap(primalINfeasConstr_fifo_i_fifo_cap),
    .if_empty_n(primalINfeasConstr_fifo_i_empty_n),
    .if_read(scaleVector_1_U0_primalINfeasConstr_fifo_i_read)
);

Infeasi_Res_S2_fifo_w32_d2_S_x3 nRows_assign_c_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(loadDDR_data_19_U0_nRows_assign_c_din),
    .if_full_n(nRows_assign_c_full_n),
    .if_write(loadDDR_data_19_U0_nRows_assign_c_write),
    .if_dout(nRows_assign_c_dout),
    .if_num_data_valid(nRows_assign_c_num_data_valid),
    .if_fifo_cap(nRows_assign_c_fifo_cap),
    .if_empty_n(nRows_assign_c_empty_n),
    .if_read(scaleVector_1_U0_nRows_assign_read)
);

Infeasi_Res_S2_fifo_w512_d2_S_x0 primalInfeasRay_SVfifo_lb_i_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(scaleVector_2out_U0_primalInfeasRay_SVfifo_lb_i_din),
    .if_full_n(primalInfeasRay_SVfifo_lb_i_full_n),
    .if_write(scaleVector_2out_U0_primalInfeasRay_SVfifo_lb_i_write),
    .if_dout(primalInfeasRay_SVfifo_lb_i_dout),
    .if_num_data_valid(primalInfeasRay_SVfifo_lb_i_num_data_valid),
    .if_fifo_cap(primalInfeasRay_SVfifo_lb_i_fifo_cap),
    .if_empty_n(primalInfeasRay_SVfifo_lb_i_empty_n),
    .if_read(Primal_Bound_U0_primalInfeasRay_SVfifo_lb_i_read)
);

Infeasi_Res_S2_fifo_w512_d2_S_x0 primalInfeasRay_SVfifo_ub_i_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(scaleVector_2out_U0_primalInfeasRay_SVfifo_ub_i_din),
    .if_full_n(primalInfeasRay_SVfifo_ub_i_full_n),
    .if_write(scaleVector_2out_U0_primalInfeasRay_SVfifo_ub_i_write),
    .if_dout(primalInfeasRay_SVfifo_ub_i_dout),
    .if_num_data_valid(primalInfeasRay_SVfifo_ub_i_num_data_valid),
    .if_fifo_cap(primalInfeasRay_SVfifo_ub_i_fifo_cap),
    .if_empty_n(primalInfeasRay_SVfifo_ub_i_empty_n),
    .if_read(Primal_Bound_U0_primalInfeasRay_SVfifo_ub_i_read)
);

Infeasi_Res_S2_fifo_w512_d2_S_x0 primalInfeasConstr_SVfifo_i_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(scaleVector_1_U0_primalInfeasConstr_SVfifo_i_din),
    .if_full_n(primalInfeasConstr_SVfifo_i_full_n),
    .if_write(scaleVector_1_U0_primalInfeasConstr_SVfifo_i_write),
    .if_dout(primalInfeasConstr_SVfifo_i_dout),
    .if_num_data_valid(primalInfeasConstr_SVfifo_i_num_data_valid),
    .if_fifo_cap(primalInfeasConstr_SVfifo_i_fifo_cap),
    .if_empty_n(primalInfeasConstr_SVfifo_i_empty_n),
    .if_read(Primal_Constr_U0_primalInfeasConstr_SVfifo_i_read)
);

Infeasi_Res_S2_fifo_w64_d2_S pConstrResSq_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Primal_Constr_U0_pConstrResSq_i),
    .if_full_n(pConstrResSq_full_n),
    .if_write(Primal_Constr_U0_ap_done),
    .if_dout(pConstrResSq_dout),
    .if_num_data_valid(pConstrResSq_num_data_valid),
    .if_fifo_cap(pConstrResSq_fifo_cap),
    .if_empty_n(pConstrResSq_empty_n),
    .if_read(add3_Sqrt_U0_ap_ready)
);

Infeasi_Res_S2_fifo_w64_d2_S pBoundUbResSq_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Primal_Bound_U0_pBoundUbResSq_i),
    .if_full_n(pBoundUbResSq_full_n),
    .if_write(ap_channel_done_pBoundUbResSq),
    .if_dout(pBoundUbResSq_dout),
    .if_num_data_valid(pBoundUbResSq_num_data_valid),
    .if_fifo_cap(pBoundUbResSq_fifo_cap),
    .if_empty_n(pBoundUbResSq_empty_n),
    .if_read(add3_Sqrt_U0_ap_ready)
);

Infeasi_Res_S2_fifo_w64_d2_S pBoundLbResSq_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Primal_Bound_U0_pBoundLbResSq_i),
    .if_full_n(pBoundLbResSq_full_n),
    .if_write(ap_channel_done_pBoundLbResSq),
    .if_dout(pBoundLbResSq_dout),
    .if_num_data_valid(pBoundLbResSq_num_data_valid),
    .if_fifo_cap(pBoundLbResSq_fifo_cap),
    .if_empty_n(pBoundLbResSq_empty_n),
    .if_read(add3_Sqrt_U0_ap_ready)
);

Infeasi_Res_S2_start_for_scaleVector_2out_U0 start_for_scaleVector_2out_U0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_scaleVector_2out_U0_din),
    .if_full_n(start_for_scaleVector_2out_U0_full_n),
    .if_write(entry_proc31_U0_start_write),
    .if_dout(start_for_scaleVector_2out_U0_dout),
    .if_empty_n(start_for_scaleVector_2out_U0_empty_n),
    .if_read(scaleVector_2out_U0_ap_ready)
);

Infeasi_Res_S2_start_for_scaleVector_1_U0 start_for_scaleVector_1_U0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_scaleVector_1_U0_din),
    .if_full_n(start_for_scaleVector_1_U0_full_n),
    .if_write(entry_proc31_U0_start_write),
    .if_dout(start_for_scaleVector_1_U0_dout),
    .if_empty_n(start_for_scaleVector_1_U0_empty_n),
    .if_read(scaleVector_1_U0_ap_ready)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_Primal_Bound_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_Primal_Bound_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_Primal_Bound_U0_ap_ready <= ap_sync_Primal_Bound_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_Primal_Constr_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_Primal_Constr_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_Primal_Constr_U0_ap_ready <= ap_sync_Primal_Constr_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_pBoundLbResSq <= 1'b0;
    end else begin
        if (((Primal_Bound_U0_ap_done & Primal_Bound_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_pBoundLbResSq <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_pBoundLbResSq <= ap_sync_channel_write_pBoundLbResSq;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_pBoundUbResSq <= 1'b0;
    end else begin
        if (((Primal_Bound_U0_ap_done & Primal_Bound_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_pBoundUbResSq <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_pBoundUbResSq <= ap_sync_channel_write_pBoundUbResSq;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_entry_proc31_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_entry_proc31_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_entry_proc31_U0_ap_ready <= ap_sync_entry_proc31_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_loadDDR_data_18_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_loadDDR_data_18_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_loadDDR_data_18_U0_ap_ready <= ap_sync_loadDDR_data_18_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_loadDDR_data_19_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_loadDDR_data_19_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_loadDDR_data_19_U0_ap_ready <= ap_sync_loadDDR_data_19_U0_ap_ready;
        end
    end
end

assign Primal_Bound_U0_ap_continue = (ap_sync_channel_write_pBoundUbResSq & ap_sync_channel_write_pBoundLbResSq);

assign Primal_Bound_U0_ap_start = ((ap_sync_reg_Primal_Bound_U0_ap_ready ^ 1'b1) & ap_start);

assign Primal_Constr_U0_ap_continue = pConstrResSq_full_n;

assign Primal_Constr_U0_ap_start = ((ap_sync_reg_Primal_Constr_U0_ap_ready ^ 1'b1) & ap_start);

assign add3_Sqrt_U0_ap_continue = ap_continue;

assign add3_Sqrt_U0_ap_start = (pConstrResSq_empty_n & pBoundUbResSq_empty_n & pBoundLbResSq_empty_n);

assign ap_channel_done_pBoundLbResSq = ((ap_sync_reg_channel_write_pBoundLbResSq ^ 1'b1) & Primal_Bound_U0_ap_done);

assign ap_channel_done_pBoundUbResSq = ((ap_sync_reg_channel_write_pBoundUbResSq ^ 1'b1) & Primal_Bound_U0_ap_done);

assign ap_done = add3_Sqrt_U0_ap_done;

assign ap_idle = (scaleVector_2out_U0_ap_idle & scaleVector_1_U0_ap_idle & loadDDR_data_19_U0_ap_idle & loadDDR_data_18_U0_ap_idle & (pBoundUbResSq_empty_n ^ 1'b1) & (pConstrResSq_empty_n ^ 1'b1) & (pBoundLbResSq_empty_n ^ 1'b1) & entry_proc31_U0_ap_idle & add3_Sqrt_U0_ap_idle & Primal_Constr_U0_ap_idle & Primal_Bound_U0_ap_idle);

assign ap_ready = ap_sync_ready;

assign ap_sync_Primal_Bound_U0_ap_ready = (ap_sync_reg_Primal_Bound_U0_ap_ready | Primal_Bound_U0_ap_ready);

assign ap_sync_Primal_Constr_U0_ap_ready = (ap_sync_reg_Primal_Constr_U0_ap_ready | Primal_Constr_U0_ap_ready);

assign ap_sync_channel_write_pBoundLbResSq = ((pBoundLbResSq_full_n & ap_channel_done_pBoundLbResSq) | ap_sync_reg_channel_write_pBoundLbResSq);

assign ap_sync_channel_write_pBoundUbResSq = ((pBoundUbResSq_full_n & ap_channel_done_pBoundUbResSq) | ap_sync_reg_channel_write_pBoundUbResSq);

assign ap_sync_entry_proc31_U0_ap_ready = (entry_proc31_U0_ap_ready | ap_sync_reg_entry_proc31_U0_ap_ready);

assign ap_sync_loadDDR_data_18_U0_ap_ready = (loadDDR_data_18_U0_ap_ready | ap_sync_reg_loadDDR_data_18_U0_ap_ready);

assign ap_sync_loadDDR_data_19_U0_ap_ready = (loadDDR_data_19_U0_ap_ready | ap_sync_reg_loadDDR_data_19_U0_ap_ready);

assign ap_sync_ready = (ap_sync_loadDDR_data_19_U0_ap_ready & ap_sync_loadDDR_data_18_U0_ap_ready & ap_sync_entry_proc31_U0_ap_ready & ap_sync_Primal_Constr_U0_ap_ready & ap_sync_Primal_Bound_U0_ap_ready);

assign dDualInfeasRes_din = add3_Sqrt_U0_dDualInfeasRes_din;

assign dDualInfeasRes_write = add3_Sqrt_U0_dDualInfeasRes_write;

assign entry_proc31_U0_ap_continue = 1'b1;

assign entry_proc31_U0_ap_start = ((ap_sync_reg_entry_proc31_U0_ap_ready ^ 1'b1) & ap_start);

assign entry_proc31_U0_start_full_n = (start_for_scaleVector_2out_U0_full_n & start_for_scaleVector_1_U0_full_n);

assign loadDDR_data_18_U0_ap_continue = 1'b1;

assign loadDDR_data_18_U0_ap_start = ((ap_sync_reg_loadDDR_data_18_U0_ap_ready ^ 1'b1) & ap_start);

assign loadDDR_data_19_U0_ap_continue = 1'b1;

assign loadDDR_data_19_U0_ap_start = ((ap_sync_reg_loadDDR_data_19_U0_ap_ready ^ 1'b1) & ap_start);

assign m_axi_gmem10_ARADDR = Primal_Bound_U0_m_axi_gmem10_ARADDR;

assign m_axi_gmem10_ARBURST = Primal_Bound_U0_m_axi_gmem10_ARBURST;

assign m_axi_gmem10_ARCACHE = Primal_Bound_U0_m_axi_gmem10_ARCACHE;

assign m_axi_gmem10_ARID = Primal_Bound_U0_m_axi_gmem10_ARID;

assign m_axi_gmem10_ARLEN = Primal_Bound_U0_m_axi_gmem10_ARLEN;

assign m_axi_gmem10_ARLOCK = Primal_Bound_U0_m_axi_gmem10_ARLOCK;

assign m_axi_gmem10_ARPROT = Primal_Bound_U0_m_axi_gmem10_ARPROT;

assign m_axi_gmem10_ARQOS = Primal_Bound_U0_m_axi_gmem10_ARQOS;

assign m_axi_gmem10_ARREGION = Primal_Bound_U0_m_axi_gmem10_ARREGION;

assign m_axi_gmem10_ARSIZE = Primal_Bound_U0_m_axi_gmem10_ARSIZE;

assign m_axi_gmem10_ARUSER = Primal_Bound_U0_m_axi_gmem10_ARUSER;

assign m_axi_gmem10_ARVALID = Primal_Bound_U0_m_axi_gmem10_ARVALID;

assign m_axi_gmem10_AWADDR = 64'd0;

assign m_axi_gmem10_AWBURST = 2'd0;

assign m_axi_gmem10_AWCACHE = 4'd0;

assign m_axi_gmem10_AWID = 1'd0;

assign m_axi_gmem10_AWLEN = 32'd0;

assign m_axi_gmem10_AWLOCK = 2'd0;

assign m_axi_gmem10_AWPROT = 3'd0;

assign m_axi_gmem10_AWQOS = 4'd0;

assign m_axi_gmem10_AWREGION = 4'd0;

assign m_axi_gmem10_AWSIZE = 3'd0;

assign m_axi_gmem10_AWUSER = 1'd0;

assign m_axi_gmem10_AWVALID = 1'b0;

assign m_axi_gmem10_BREADY = 1'b0;

assign m_axi_gmem10_RREADY = Primal_Bound_U0_m_axi_gmem10_RREADY;

assign m_axi_gmem10_WDATA = 512'd0;

assign m_axi_gmem10_WID = 1'd0;

assign m_axi_gmem10_WLAST = 1'b0;

assign m_axi_gmem10_WSTRB = 64'd0;

assign m_axi_gmem10_WUSER = 1'd0;

assign m_axi_gmem10_WVALID = 1'b0;

assign m_axi_gmem5_ARADDR = loadDDR_data_18_U0_m_axi_gmem5_ARADDR;

assign m_axi_gmem5_ARBURST = loadDDR_data_18_U0_m_axi_gmem5_ARBURST;

assign m_axi_gmem5_ARCACHE = loadDDR_data_18_U0_m_axi_gmem5_ARCACHE;

assign m_axi_gmem5_ARID = loadDDR_data_18_U0_m_axi_gmem5_ARID;

assign m_axi_gmem5_ARLEN = loadDDR_data_18_U0_m_axi_gmem5_ARLEN;

assign m_axi_gmem5_ARLOCK = loadDDR_data_18_U0_m_axi_gmem5_ARLOCK;

assign m_axi_gmem5_ARPROT = loadDDR_data_18_U0_m_axi_gmem5_ARPROT;

assign m_axi_gmem5_ARQOS = loadDDR_data_18_U0_m_axi_gmem5_ARQOS;

assign m_axi_gmem5_ARREGION = loadDDR_data_18_U0_m_axi_gmem5_ARREGION;

assign m_axi_gmem5_ARSIZE = loadDDR_data_18_U0_m_axi_gmem5_ARSIZE;

assign m_axi_gmem5_ARUSER = loadDDR_data_18_U0_m_axi_gmem5_ARUSER;

assign m_axi_gmem5_ARVALID = loadDDR_data_18_U0_m_axi_gmem5_ARVALID;

assign m_axi_gmem5_AWADDR = 64'd0;

assign m_axi_gmem5_AWBURST = 2'd0;

assign m_axi_gmem5_AWCACHE = 4'd0;

assign m_axi_gmem5_AWID = 1'd0;

assign m_axi_gmem5_AWLEN = 32'd0;

assign m_axi_gmem5_AWLOCK = 2'd0;

assign m_axi_gmem5_AWPROT = 3'd0;

assign m_axi_gmem5_AWQOS = 4'd0;

assign m_axi_gmem5_AWREGION = 4'd0;

assign m_axi_gmem5_AWSIZE = 3'd0;

assign m_axi_gmem5_AWUSER = 1'd0;

assign m_axi_gmem5_AWVALID = 1'b0;

assign m_axi_gmem5_BREADY = 1'b0;

assign m_axi_gmem5_RREADY = loadDDR_data_18_U0_m_axi_gmem5_RREADY;

assign m_axi_gmem5_WDATA = 512'd0;

assign m_axi_gmem5_WID = 1'd0;

assign m_axi_gmem5_WLAST = 1'b0;

assign m_axi_gmem5_WSTRB = 64'd0;

assign m_axi_gmem5_WUSER = 1'd0;

assign m_axi_gmem5_WVALID = 1'b0;

assign m_axi_gmem6_ARADDR = loadDDR_data_19_U0_m_axi_gmem6_ARADDR;

assign m_axi_gmem6_ARBURST = loadDDR_data_19_U0_m_axi_gmem6_ARBURST;

assign m_axi_gmem6_ARCACHE = loadDDR_data_19_U0_m_axi_gmem6_ARCACHE;

assign m_axi_gmem6_ARID = loadDDR_data_19_U0_m_axi_gmem6_ARID;

assign m_axi_gmem6_ARLEN = loadDDR_data_19_U0_m_axi_gmem6_ARLEN;

assign m_axi_gmem6_ARLOCK = loadDDR_data_19_U0_m_axi_gmem6_ARLOCK;

assign m_axi_gmem6_ARPROT = loadDDR_data_19_U0_m_axi_gmem6_ARPROT;

assign m_axi_gmem6_ARQOS = loadDDR_data_19_U0_m_axi_gmem6_ARQOS;

assign m_axi_gmem6_ARREGION = loadDDR_data_19_U0_m_axi_gmem6_ARREGION;

assign m_axi_gmem6_ARSIZE = loadDDR_data_19_U0_m_axi_gmem6_ARSIZE;

assign m_axi_gmem6_ARUSER = loadDDR_data_19_U0_m_axi_gmem6_ARUSER;

assign m_axi_gmem6_ARVALID = loadDDR_data_19_U0_m_axi_gmem6_ARVALID;

assign m_axi_gmem6_AWADDR = 64'd0;

assign m_axi_gmem6_AWBURST = 2'd0;

assign m_axi_gmem6_AWCACHE = 4'd0;

assign m_axi_gmem6_AWID = 1'd0;

assign m_axi_gmem6_AWLEN = 32'd0;

assign m_axi_gmem6_AWLOCK = 2'd0;

assign m_axi_gmem6_AWPROT = 3'd0;

assign m_axi_gmem6_AWQOS = 4'd0;

assign m_axi_gmem6_AWREGION = 4'd0;

assign m_axi_gmem6_AWSIZE = 3'd0;

assign m_axi_gmem6_AWUSER = 1'd0;

assign m_axi_gmem6_AWVALID = 1'b0;

assign m_axi_gmem6_BREADY = 1'b0;

assign m_axi_gmem6_RREADY = loadDDR_data_19_U0_m_axi_gmem6_RREADY;

assign m_axi_gmem6_WDATA = 512'd0;

assign m_axi_gmem6_WID = 1'd0;

assign m_axi_gmem6_WLAST = 1'b0;

assign m_axi_gmem6_WSTRB = 64'd0;

assign m_axi_gmem6_WUSER = 1'd0;

assign m_axi_gmem6_WVALID = 1'b0;

assign m_axi_gmem7_ARADDR = Primal_Bound_U0_m_axi_gmem7_ARADDR;

assign m_axi_gmem7_ARBURST = Primal_Bound_U0_m_axi_gmem7_ARBURST;

assign m_axi_gmem7_ARCACHE = Primal_Bound_U0_m_axi_gmem7_ARCACHE;

assign m_axi_gmem7_ARID = Primal_Bound_U0_m_axi_gmem7_ARID;

assign m_axi_gmem7_ARLEN = Primal_Bound_U0_m_axi_gmem7_ARLEN;

assign m_axi_gmem7_ARLOCK = Primal_Bound_U0_m_axi_gmem7_ARLOCK;

assign m_axi_gmem7_ARPROT = Primal_Bound_U0_m_axi_gmem7_ARPROT;

assign m_axi_gmem7_ARQOS = Primal_Bound_U0_m_axi_gmem7_ARQOS;

assign m_axi_gmem7_ARREGION = Primal_Bound_U0_m_axi_gmem7_ARREGION;

assign m_axi_gmem7_ARSIZE = Primal_Bound_U0_m_axi_gmem7_ARSIZE;

assign m_axi_gmem7_ARUSER = Primal_Bound_U0_m_axi_gmem7_ARUSER;

assign m_axi_gmem7_ARVALID = Primal_Bound_U0_m_axi_gmem7_ARVALID;

assign m_axi_gmem7_AWADDR = 64'd0;

assign m_axi_gmem7_AWBURST = 2'd0;

assign m_axi_gmem7_AWCACHE = 4'd0;

assign m_axi_gmem7_AWID = 1'd0;

assign m_axi_gmem7_AWLEN = 32'd0;

assign m_axi_gmem7_AWLOCK = 2'd0;

assign m_axi_gmem7_AWPROT = 3'd0;

assign m_axi_gmem7_AWQOS = 4'd0;

assign m_axi_gmem7_AWREGION = 4'd0;

assign m_axi_gmem7_AWSIZE = 3'd0;

assign m_axi_gmem7_AWUSER = 1'd0;

assign m_axi_gmem7_AWVALID = 1'b0;

assign m_axi_gmem7_BREADY = 1'b0;

assign m_axi_gmem7_RREADY = Primal_Bound_U0_m_axi_gmem7_RREADY;

assign m_axi_gmem7_WDATA = 512'd0;

assign m_axi_gmem7_WID = 1'd0;

assign m_axi_gmem7_WLAST = 1'b0;

assign m_axi_gmem7_WSTRB = 64'd0;

assign m_axi_gmem7_WUSER = 1'd0;

assign m_axi_gmem7_WVALID = 1'b0;

assign m_axi_gmem8_ARADDR = Primal_Constr_U0_m_axi_gmem8_ARADDR;

assign m_axi_gmem8_ARBURST = Primal_Constr_U0_m_axi_gmem8_ARBURST;

assign m_axi_gmem8_ARCACHE = Primal_Constr_U0_m_axi_gmem8_ARCACHE;

assign m_axi_gmem8_ARID = Primal_Constr_U0_m_axi_gmem8_ARID;

assign m_axi_gmem8_ARLEN = Primal_Constr_U0_m_axi_gmem8_ARLEN;

assign m_axi_gmem8_ARLOCK = Primal_Constr_U0_m_axi_gmem8_ARLOCK;

assign m_axi_gmem8_ARPROT = Primal_Constr_U0_m_axi_gmem8_ARPROT;

assign m_axi_gmem8_ARQOS = Primal_Constr_U0_m_axi_gmem8_ARQOS;

assign m_axi_gmem8_ARREGION = Primal_Constr_U0_m_axi_gmem8_ARREGION;

assign m_axi_gmem8_ARSIZE = Primal_Constr_U0_m_axi_gmem8_ARSIZE;

assign m_axi_gmem8_ARUSER = Primal_Constr_U0_m_axi_gmem8_ARUSER;

assign m_axi_gmem8_ARVALID = Primal_Constr_U0_m_axi_gmem8_ARVALID;

assign m_axi_gmem8_AWADDR = 64'd0;

assign m_axi_gmem8_AWBURST = 2'd0;

assign m_axi_gmem8_AWCACHE = 4'd0;

assign m_axi_gmem8_AWID = 1'd0;

assign m_axi_gmem8_AWLEN = 32'd0;

assign m_axi_gmem8_AWLOCK = 2'd0;

assign m_axi_gmem8_AWPROT = 3'd0;

assign m_axi_gmem8_AWQOS = 4'd0;

assign m_axi_gmem8_AWREGION = 4'd0;

assign m_axi_gmem8_AWSIZE = 3'd0;

assign m_axi_gmem8_AWUSER = 1'd0;

assign m_axi_gmem8_AWVALID = 1'b0;

assign m_axi_gmem8_BREADY = 1'b0;

assign m_axi_gmem8_RREADY = Primal_Constr_U0_m_axi_gmem8_RREADY;

assign m_axi_gmem8_WDATA = 512'd0;

assign m_axi_gmem8_WID = 1'd0;

assign m_axi_gmem8_WLAST = 1'b0;

assign m_axi_gmem8_WSTRB = 64'd0;

assign m_axi_gmem8_WUSER = 1'd0;

assign m_axi_gmem8_WVALID = 1'b0;

assign m_axi_gmem9_ARADDR = Primal_Bound_U0_m_axi_gmem9_ARADDR;

assign m_axi_gmem9_ARBURST = Primal_Bound_U0_m_axi_gmem9_ARBURST;

assign m_axi_gmem9_ARCACHE = Primal_Bound_U0_m_axi_gmem9_ARCACHE;

assign m_axi_gmem9_ARID = Primal_Bound_U0_m_axi_gmem9_ARID;

assign m_axi_gmem9_ARLEN = Primal_Bound_U0_m_axi_gmem9_ARLEN;

assign m_axi_gmem9_ARLOCK = Primal_Bound_U0_m_axi_gmem9_ARLOCK;

assign m_axi_gmem9_ARPROT = Primal_Bound_U0_m_axi_gmem9_ARPROT;

assign m_axi_gmem9_ARQOS = Primal_Bound_U0_m_axi_gmem9_ARQOS;

assign m_axi_gmem9_ARREGION = Primal_Bound_U0_m_axi_gmem9_ARREGION;

assign m_axi_gmem9_ARSIZE = Primal_Bound_U0_m_axi_gmem9_ARSIZE;

assign m_axi_gmem9_ARUSER = Primal_Bound_U0_m_axi_gmem9_ARUSER;

assign m_axi_gmem9_ARVALID = Primal_Bound_U0_m_axi_gmem9_ARVALID;

assign m_axi_gmem9_AWADDR = 64'd0;

assign m_axi_gmem9_AWBURST = 2'd0;

assign m_axi_gmem9_AWCACHE = 4'd0;

assign m_axi_gmem9_AWID = 1'd0;

assign m_axi_gmem9_AWLEN = 32'd0;

assign m_axi_gmem9_AWLOCK = 2'd0;

assign m_axi_gmem9_AWPROT = 3'd0;

assign m_axi_gmem9_AWQOS = 4'd0;

assign m_axi_gmem9_AWREGION = 4'd0;

assign m_axi_gmem9_AWSIZE = 3'd0;

assign m_axi_gmem9_AWUSER = 1'd0;

assign m_axi_gmem9_AWVALID = 1'b0;

assign m_axi_gmem9_BREADY = 1'b0;

assign m_axi_gmem9_RREADY = Primal_Bound_U0_m_axi_gmem9_RREADY;

assign m_axi_gmem9_WDATA = 512'd0;

assign m_axi_gmem9_WID = 1'd0;

assign m_axi_gmem9_WLAST = 1'b0;

assign m_axi_gmem9_WSTRB = 64'd0;

assign m_axi_gmem9_WUSER = 1'd0;

assign m_axi_gmem9_WVALID = 1'b0;

assign scaleVector_1_U0_ap_continue = 1'b1;

assign scaleVector_1_U0_ap_start = start_for_scaleVector_1_U0_empty_n;

assign scaleVector_2out_U0_ap_continue = 1'b1;

assign scaleVector_2out_U0_ap_start = start_for_scaleVector_2out_U0_empty_n;

assign start_for_scaleVector_1_U0_din = 1'b1;

assign start_for_scaleVector_2out_U0_din = 1'b1;

endmodule //Infeasi_Res_S2_Compute_Dual_Infeasibility_stage2
