--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 1
-n 3 -fastpaths -xml OEXP01_MUX.twx OEXP01_MUX.ncd -o OEXP01_MUX.twr
OEXP01_MUX.pcf -ucf Exp02.ucf

Design file:              OEXP01_MUX.ncd
Physical constraint file: OEXP01_MUX.pcf
Device,package,speed:     xc7k160t,ffg676,C,-1 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 8742 paths analyzed, 965 endpoints analyzed, 1 failing endpoint
 1 timing error detected. (1 setup error, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.142ns.
--------------------------------------------------------------------------------

Paths for end point U6/MM2/buffer_39 (SLICE_X59Y57.B5), 40 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.071ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_37/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/MM2/buffer_39 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.972ns (Levels of Logic = 6)
  Clock Path Skew:      -0.064ns (0.650 - 0.714)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_37/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/MM2/buffer_39
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y10.DOADO13 Trcko_DOA             2.080   XLXI_37/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       XLXI_37/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X60Y54.B6      net (fanout=1)        0.623   XLXN_275<13>
    SLICE_X60Y54.B       Tilo                  0.053   U7/LED<11>
                                                       XLXI_34/Mmux_Cpu_data4bus51
    SLICE_X59Y54.B6      net (fanout=2)        0.249   Data_in<13>
    SLICE_X59Y54.B       Tilo                  0.053   U5/MUX1_DispData/Mmux_O7
                                                       U5/MUX1_DispData/Mmux_O51
    SLICE_X59Y54.A4      net (fanout=1)        0.302   U5/MUX1_DispData/Mmux_O5
    SLICE_X59Y54.A       Tilo                  0.053   U5/MUX1_DispData/Mmux_O7
                                                       U5/MUX1_DispData/Mmux_O52
    SLICE_X59Y55.C4      net (fanout=11)       0.619   Disp_num<13>
    SLICE_X59Y55.C       Tilo                  0.053   U6/M/Mmux_o28
                                                       U6/M/Mmux_o331
    SLICE_X59Y57.D4      net (fanout=1)        0.517   U6/M/Mmux_o33
    SLICE_X59Y57.D       Tilo                  0.053   U6/MM2/buffer<7>
                                                       U6/M/Mmux_o332
    SLICE_X59Y57.B5      net (fanout=1)        0.298   U6/SEGMENT<39>
    SLICE_X59Y57.CLK     Tas                   0.019   U6/MM2/buffer<7>
                                                       U6/MM2/buffer_39_rstpot
                                                       U6/MM2/buffer_39
    -------------------------------------------------  ---------------------------
    Total                                      4.972ns (2.364ns logic, 2.608ns route)
                                                       (47.5% logic, 52.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.185ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_37/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/MM2/buffer_39 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.716ns (Levels of Logic = 6)
  Clock Path Skew:      -0.064ns (0.650 - 0.714)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_37/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/MM2/buffer_39
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y10.DOADO15 Trcko_DOA             2.080   XLXI_37/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       XLXI_37/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X61Y54.C6      net (fanout=1)        0.494   XLXN_275<15>
    SLICE_X61Y54.C       Tilo                  0.053   U6/MM2/buffer<38>
                                                       XLXI_34/Mmux_Cpu_data4bus71
    SLICE_X59Y54.D6      net (fanout=2)        0.248   Data_in<15>
    SLICE_X59Y54.D       Tilo                  0.053   U5/MUX1_DispData/Mmux_O7
                                                       U5/MUX1_DispData/Mmux_O71
    SLICE_X59Y54.C5      net (fanout=1)        0.194   U5/MUX1_DispData/Mmux_O7
    SLICE_X59Y54.C       Tilo                  0.053   U5/MUX1_DispData/Mmux_O7
                                                       U5/MUX1_DispData/Mmux_O72
    SLICE_X59Y55.C2      net (fanout=10)       0.601   Disp_num<15>
    SLICE_X59Y55.C       Tilo                  0.053   U6/M/Mmux_o28
                                                       U6/M/Mmux_o331
    SLICE_X59Y57.D4      net (fanout=1)        0.517   U6/M/Mmux_o33
    SLICE_X59Y57.D       Tilo                  0.053   U6/MM2/buffer<7>
                                                       U6/M/Mmux_o332
    SLICE_X59Y57.B5      net (fanout=1)        0.298   U6/SEGMENT<39>
    SLICE_X59Y57.CLK     Tas                   0.019   U6/MM2/buffer<7>
                                                       U6/MM2/buffer_39_rstpot
                                                       U6/MM2/buffer_39
    -------------------------------------------------  ---------------------------
    Total                                      4.716ns (2.364ns logic, 2.352ns route)
                                                       (50.1% logic, 49.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.191ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_37/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/MM2/buffer_39 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.710ns (Levels of Logic = 6)
  Clock Path Skew:      -0.064ns (0.650 - 0.714)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_37/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/MM2/buffer_39
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y10.DOADO14 Trcko_DOA             2.080   XLXI_37/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       XLXI_37/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X61Y52.D6      net (fanout=1)        0.394   XLXN_275<14>
    SLICE_X61Y52.D       Tilo                  0.053   Data_in<14>
                                                       XLXI_34/Mmux_Cpu_data4bus61
    SLICE_X60Y55.B6      net (fanout=2)        0.358   Data_in<14>
    SLICE_X60Y55.B       Tilo                  0.053   Data_in<30>
                                                       U5/MUX1_DispData/Mmux_O61
    SLICE_X60Y55.A4      net (fanout=1)        0.309   U5/MUX1_DispData/Mmux_O6
    SLICE_X60Y55.A       Tilo                  0.053   Data_in<30>
                                                       U5/MUX1_DispData/Mmux_O62
    SLICE_X59Y55.C5      net (fanout=10)       0.470   Disp_num<14>
    SLICE_X59Y55.C       Tilo                  0.053   U6/M/Mmux_o28
                                                       U6/M/Mmux_o331
    SLICE_X59Y57.D4      net (fanout=1)        0.517   U6/M/Mmux_o33
    SLICE_X59Y57.D       Tilo                  0.053   U6/MM2/buffer<7>
                                                       U6/M/Mmux_o332
    SLICE_X59Y57.B5      net (fanout=1)        0.298   U6/SEGMENT<39>
    SLICE_X59Y57.CLK     Tas                   0.019   U6/MM2/buffer<7>
                                                       U6/MM2/buffer_39_rstpot
                                                       U6/MM2/buffer_39
    -------------------------------------------------  ---------------------------
    Total                                      4.710ns (2.364ns logic, 2.346ns route)
                                                       (50.2% logic, 49.8% route)

--------------------------------------------------------------------------------

Paths for end point U6/MM2/buffer_43 (SLICE_X65Y57.B5), 39 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.021ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_37/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/MM2/buffer_43 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.884ns (Levels of Logic = 6)
  Clock Path Skew:      -0.060ns (0.654 - 0.714)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_37/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/MM2/buffer_43
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y10.DOADO11 Trcko_DOA             2.080   XLXI_37/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       XLXI_37/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X63Y54.A6      net (fanout=1)        0.428   XLXN_275<11>
    SLICE_X63Y54.A       Tilo                  0.053   U5/MUX1_DispData/Mmux_O31
                                                       XLXI_34/Mmux_Cpu_data4bus31
    SLICE_X63Y56.B6      net (fanout=2)        0.356   Data_in<11>
    SLICE_X63Y56.B       Tilo                  0.053   U5/MUX1_DispData/Mmux_O19
                                                       U5/MUX1_DispData/Mmux_O31
    SLICE_X63Y56.A4      net (fanout=1)        0.302   U5/MUX1_DispData/Mmux_O3
    SLICE_X63Y56.A       Tilo                  0.053   U5/MUX1_DispData/Mmux_O19
                                                       U5/MUX1_DispData/Mmux_O32
    SLICE_X63Y55.D5      net (fanout=8)        0.484   Disp_num<11>
    SLICE_X63Y55.D       Tilo                  0.053   U6/MM2/buffer<24>
                                                       U6/M/Mmux_o381
    SLICE_X65Y57.D4      net (fanout=1)        0.652   U6/M/Mmux_o38
    SLICE_X65Y57.D       Tilo                  0.053   U6/MM2/buffer<11>
                                                       U6/M/Mmux_o382
    SLICE_X65Y57.B5      net (fanout=1)        0.298   U6/SEGMENT<43>
    SLICE_X65Y57.CLK     Tas                   0.019   U6/MM2/buffer<11>
                                                       U6/MM2/buffer_43_rstpot
                                                       U6/MM2/buffer_43
    -------------------------------------------------  ---------------------------
    Total                                      4.884ns (2.364ns logic, 2.520ns route)
                                                       (48.4% logic, 51.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.050ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_37/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/MM2/buffer_43 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.855ns (Levels of Logic = 6)
  Clock Path Skew:      -0.060ns (0.654 - 0.714)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_37/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/MM2/buffer_43
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y10.DOADO10 Trcko_DOA             2.080   XLXI_37/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       XLXI_37/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X63Y53.C6      net (fanout=1)        0.532   XLXN_275<10>
    SLICE_X63Y53.C       Tilo                  0.053   U5/disp_data<11>
                                                       XLXI_34/Mmux_Cpu_data4bus21
    SLICE_X62Y55.B6      net (fanout=2)        0.260   Data_in<10>
    SLICE_X62Y55.B       Tilo                  0.053   Data_in<25>
                                                       U5/MUX1_DispData/Mmux_O21
    SLICE_X62Y55.A4      net (fanout=1)        0.319   U5/MUX1_DispData/Mmux_O2
    SLICE_X62Y55.A       Tilo                  0.053   Data_in<25>
                                                       U5/MUX1_DispData/Mmux_O22
    SLICE_X63Y55.D4      net (fanout=9)        0.430   Disp_num<10>
    SLICE_X63Y55.D       Tilo                  0.053   U6/MM2/buffer<24>
                                                       U6/M/Mmux_o381
    SLICE_X65Y57.D4      net (fanout=1)        0.652   U6/M/Mmux_o38
    SLICE_X65Y57.D       Tilo                  0.053   U6/MM2/buffer<11>
                                                       U6/M/Mmux_o382
    SLICE_X65Y57.B5      net (fanout=1)        0.298   U6/SEGMENT<43>
    SLICE_X65Y57.CLK     Tas                   0.019   U6/MM2/buffer<11>
                                                       U6/MM2/buffer_43_rstpot
                                                       U6/MM2/buffer_43
    -------------------------------------------------  ---------------------------
    Total                                      4.855ns (2.364ns logic, 2.491ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.050ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_37/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/MM2/buffer_43 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.855ns (Levels of Logic = 6)
  Clock Path Skew:      -0.060ns (0.654 - 0.714)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_37/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/MM2/buffer_43
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y10.DOADO8  Trcko_DOA             2.080   XLXI_37/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       XLXI_37/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X63Y52.D6      net (fanout=1)        0.448   XLXN_275<8>
    SLICE_X63Y52.D       Tilo                  0.053   Data_in<8>
                                                       XLXI_34/Mmux_Cpu_data4bus311
    SLICE_X63Y54.D5      net (fanout=2)        0.317   Data_in<8>
    SLICE_X63Y54.D       Tilo                  0.053   U5/MUX1_DispData/Mmux_O31
                                                       U5/MUX1_DispData/Mmux_O311
    SLICE_X63Y54.C5      net (fanout=1)        0.194   U5/MUX1_DispData/Mmux_O31
    SLICE_X63Y54.C       Tilo                  0.053   U5/MUX1_DispData/Mmux_O31
                                                       U5/MUX1_DispData/Mmux_O312
    SLICE_X63Y55.D3      net (fanout=8)        0.582   Disp_num<8>
    SLICE_X63Y55.D       Tilo                  0.053   U6/MM2/buffer<24>
                                                       U6/M/Mmux_o381
    SLICE_X65Y57.D4      net (fanout=1)        0.652   U6/M/Mmux_o38
    SLICE_X65Y57.D       Tilo                  0.053   U6/MM2/buffer<11>
                                                       U6/M/Mmux_o382
    SLICE_X65Y57.B5      net (fanout=1)        0.298   U6/SEGMENT<43>
    SLICE_X65Y57.CLK     Tas                   0.019   U6/MM2/buffer<11>
                                                       U6/MM2/buffer_43_rstpot
                                                       U6/MM2/buffer_43
    -------------------------------------------------  ---------------------------
    Total                                      4.855ns (2.364ns logic, 2.491ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------

Paths for end point U6/MM2/buffer_12 (SLICE_X63Y59.B5), 35 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.039ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_37/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/MM2/buffer_12 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.865ns (Levels of Logic = 6)
  Clock Path Skew:      -0.061ns (0.653 - 0.714)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_37/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/MM2/buffer_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y10.DOADO25 Trcko_DOA             2.080   XLXI_37/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       XLXI_37/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X62Y55.D6      net (fanout=1)        0.639   XLXN_275<25>
    SLICE_X62Y55.D       Tilo                  0.053   Data_in<25>
                                                       XLXI_34/Mmux_Cpu_data4bus181
    SLICE_X63Y58.D6      net (fanout=2)        0.402   Data_in<25>
    SLICE_X63Y58.D       Tilo                  0.053   U5/MUX1_DispData/Mmux_O18
                                                       U5/MUX1_DispData/Mmux_O181
    SLICE_X63Y58.C5      net (fanout=1)        0.194   U5/MUX1_DispData/Mmux_O18
    SLICE_X63Y58.C       Tilo                  0.053   U5/MUX1_DispData/Mmux_O18
                                                       U5/MUX1_DispData/Mmux_O182
    SLICE_X62Y58.D2      net (fanout=11)       0.496   Disp_num<25>
    SLICE_X62Y58.D       Tilo                  0.053   U6/MM2/buffer<10>
                                                       U6/M/Mmux_o41
    SLICE_X63Y59.C3      net (fanout=1)        0.451   U6/M/Mmux_o4
    SLICE_X63Y59.CMUX    Tilo                  0.178   U6/MM2/buffer<12>
                                                       U6/M/Mmux_o42
    SLICE_X63Y59.B5      net (fanout=1)        0.194   U6/SEGMENT<12>
    SLICE_X63Y59.CLK     Tas                   0.019   U6/MM2/buffer<12>
                                                       U6/MM2/buffer_12_rstpot
                                                       U6/MM2/buffer_12
    -------------------------------------------------  ---------------------------
    Total                                      4.865ns (2.489ns logic, 2.376ns route)
                                                       (51.2% logic, 48.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.131ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_37/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/MM2/buffer_12 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.773ns (Levels of Logic = 6)
  Clock Path Skew:      -0.061ns (0.653 - 0.714)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_37/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/MM2/buffer_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y10.DOADO27 Trcko_DOA             2.080   XLXI_37/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       XLXI_37/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X61Y55.D6      net (fanout=1)        0.400   XLXN_275<27>
    SLICE_X61Y55.D       Tilo                  0.053   Data_in<27>
                                                       XLXI_34/Mmux_Cpu_data4bus201
    SLICE_X61Y56.D6      net (fanout=2)        0.286   Data_in<27>
    SLICE_X61Y56.D       Tilo                  0.053   U5/cpu_blink<0>
                                                       U5/MUX1_DispData/Mmux_O201
    SLICE_X61Y56.C5      net (fanout=1)        0.194   U5/MUX1_DispData/Mmux_O20
    SLICE_X61Y56.C       Tilo                  0.053   U5/cpu_blink<0>
                                                       U5/MUX1_DispData/Mmux_O202
    SLICE_X62Y58.D4      net (fanout=11)       0.759   Disp_num<27>
    SLICE_X62Y58.D       Tilo                  0.053   U6/MM2/buffer<10>
                                                       U6/M/Mmux_o41
    SLICE_X63Y59.C3      net (fanout=1)        0.451   U6/M/Mmux_o4
    SLICE_X63Y59.CMUX    Tilo                  0.178   U6/MM2/buffer<12>
                                                       U6/M/Mmux_o42
    SLICE_X63Y59.B5      net (fanout=1)        0.194   U6/SEGMENT<12>
    SLICE_X63Y59.CLK     Tas                   0.019   U6/MM2/buffer<12>
                                                       U6/MM2/buffer_12_rstpot
                                                       U6/MM2/buffer_12
    -------------------------------------------------  ---------------------------
    Total                                      4.773ns (2.489ns logic, 2.284ns route)
                                                       (52.1% logic, 47.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.137ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_37/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/MM2/buffer_12 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.767ns (Levels of Logic = 6)
  Clock Path Skew:      -0.061ns (0.653 - 0.714)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_37/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/MM2/buffer_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y10.DOADO24 Trcko_DOA             2.080   XLXI_37/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       XLXI_37/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X61Y53.A6      net (fanout=1)        0.507   XLXN_275<24>
    SLICE_X61Y53.A       Tilo                  0.053   U6/M/Mmux_o15
                                                       XLXI_34/Mmux_Cpu_data4bus171
    SLICE_X63Y58.B5      net (fanout=2)        0.495   Data_in<24>
    SLICE_X63Y58.B       Tilo                  0.053   U5/MUX1_DispData/Mmux_O18
                                                       U5/MUX1_DispData/Mmux_O171
    SLICE_X63Y58.A4      net (fanout=1)        0.302   U5/MUX1_DispData/Mmux_O17
    SLICE_X63Y58.A       Tilo                  0.053   U5/MUX1_DispData/Mmux_O18
                                                       U5/MUX1_DispData/Mmux_O172
    SLICE_X62Y58.D6      net (fanout=10)       0.329   Disp_num<24>
    SLICE_X62Y58.D       Tilo                  0.053   U6/MM2/buffer<10>
                                                       U6/M/Mmux_o41
    SLICE_X63Y59.C3      net (fanout=1)        0.451   U6/M/Mmux_o4
    SLICE_X63Y59.CMUX    Tilo                  0.178   U6/MM2/buffer<12>
                                                       U6/M/Mmux_o42
    SLICE_X63Y59.B5      net (fanout=1)        0.194   U6/SEGMENT<12>
    SLICE_X63Y59.CLK     Tas                   0.019   U6/MM2/buffer<12>
                                                       U6/MM2/buffer_12_rstpot
                                                       U6/MM2/buffer_12
    -------------------------------------------------  ---------------------------
    Total                                      4.767ns (2.489ns logic, 2.278ns route)
                                                       (52.2% logic, 47.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point U6/MM2/buffer_31 (SLICE_X58Y49.C6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.020ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/MM2/buffer_32 (FF)
  Destination:          U6/MM2/buffer_31 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.285ns (Levels of Logic = 1)
  Clock Path Skew:      0.265ns (0.745 - 0.480)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/MM2/buffer_32 to U6/MM2/buffer_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y58.BQ      Tcko                  0.100   SEGDT_OBUF
                                                       U6/MM2/buffer_32
    SLICE_X58Y49.C6      net (fanout=2)        0.244   U6/MM2/buffer<32>
    SLICE_X58Y49.CLK     Tah         (-Th)     0.059   U6/MM2/buffer<31>
                                                       U6/MM2/buffer_31_rstpot
                                                       U6/MM2/buffer_31
    -------------------------------------------------  ---------------------------
    Total                                      0.285ns (0.041ns logic, 0.244ns route)
                                                       (14.4% logic, 85.6% route)

--------------------------------------------------------------------------------

Paths for end point U6/MM2/buffer_27 (SLICE_X61Y48.C6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.022ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/MM2/buffer_28 (FF)
  Destination:          U6/MM2/buffer_27 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.285ns (Levels of Logic = 1)
  Clock Path Skew:      0.263ns (0.746 - 0.483)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/MM2/buffer_28 to U6/MM2/buffer_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y51.AQ      Tcko                  0.100   U6/MM2/buffer<28>
                                                       U6/MM2/buffer_28
    SLICE_X61Y48.C6      net (fanout=2)        0.218   U6/MM2/buffer<28>
    SLICE_X61Y48.CLK     Tah         (-Th)     0.033   U6/MM2/buffer<27>
                                                       U6/MM2/buffer_27_rstpot
                                                       U6/MM2/buffer_27
    -------------------------------------------------  ---------------------------
    Total                                      0.285ns (0.067ns logic, 0.218ns route)
                                                       (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------

Paths for end point U6/MM2/buffer_23 (SLICE_X60Y49.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.035ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/MM2/buffer_24 (FF)
  Destination:          U6/MM2/buffer_23 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.295ns (Levels of Logic = 1)
  Clock Path Skew:      0.260ns (0.746 - 0.486)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/MM2/buffer_24 to U6/MM2/buffer_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y55.BQ      Tcko                  0.100   U6/MM2/buffer<24>
                                                       U6/MM2/buffer_24
    SLICE_X60Y49.B6      net (fanout=2)        0.227   U6/MM2/buffer<24>
    SLICE_X60Y49.CLK     Tah         (-Th)     0.032   U6/MM2/buffer<23>
                                                       U6/MM2/buffer_23_rstpot
                                                       U6/MM2/buffer_23
    -------------------------------------------------  ---------------------------
    Total                                      0.295ns (0.068ns logic, 0.227ns route)
                                                       (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.817ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.183ns (458.085MHz) (Trper_CLKA)
  Physical resource: XLXI_37/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Logical resource: XLXI_37/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X3Y10.CLKARDCLKL
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------
Slack: 7.817ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.183ns (458.085MHz) (Trper_CLKA)
  Physical resource: XLXI_37/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Logical resource: XLXI_37/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Location pin: RAMB36_X3Y10.CLKARDCLKU
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------
Slack: 7.817ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.183ns (458.085MHz) (Trper_CLKB)
  Physical resource: XLXI_37/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Logical resource: XLXI_37/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Location pin: RAMB36_X3Y10.CLKBWRCLKL
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------


1 constraint not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_100mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_100mhz     |    5.804|    5.071|         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 1  Score: 71  (Setup/Max: 71, Hold: 0)

Constraints cover 8742 paths, 0 nets, and 1985 connections

Design statistics:
   Minimum period:  10.142ns{1}   (Maximum frequency:  98.600MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon May 27 16:24:01 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 794 MB



