git clone --depth 1 --no-tags https://github.com/adithi-su/Mixed-signal-RISCV-based-SoC.git f:/verilog_sva_gh_scraper/data/full_repos/497927910
git clone --depth 1 --no-tags https://github.com/phymooc/learn-verification.git f:/verilog_sva_gh_scraper/data/full_repos/507849359
git clone --depth 1 --no-tags https://github.com/kosmalex/SnakeSV.git f:/verilog_sva_gh_scraper/data/full_repos/499248585
git clone --depth 1 --no-tags https://github.com/chavanvx/chavanvx.git f:/verilog_sva_gh_scraper/data/full_repos/506494616
git clone --depth 1 --no-tags https://github.com/Jian404/FPGA-Component.git f:/verilog_sva_gh_scraper/data/full_repos/531373867
git clone --depth 1 --no-tags https://github.com/pAuLocordero222/Proyecto1_Verificacion.git f:/verilog_sva_gh_scraper/data/full_repos/529470984
git clone --depth 1 --no-tags https://github.com/Pradyumna1312/Simple-Problems-with-Verification.git f:/verilog_sva_gh_scraper/data/full_repos/534330145
git clone --depth 1 --no-tags https://github.com/SA-GPGPU/RISCV-based-debug_unit.git f:/verilog_sva_gh_scraper/data/full_repos/534646310
git clone --depth 1 --no-tags https://github.com/AllahWasya/System-Verilog-coding.git f:/verilog_sva_gh_scraper/data/full_repos/495684579
git clone --depth 1 --no-tags https://github.com/AndersonLLeite/ULA-em-SystemVerilog.git f:/verilog_sva_gh_scraper/data/full_repos/506690488
git clone --depth 1 --no-tags https://github.com/talinham/ECE4305.git f:/verilog_sva_gh_scraper/data/full_repos/506391957
git clone --depth 1 --no-tags https://github.com/tdextrous/sha256.git f:/verilog_sva_gh_scraper/data/full_repos/507491661
git clone --depth 1 --no-tags https://github.com/RonanLc/Neuromorphic-system-interface.git f:/verilog_sva_gh_scraper/data/full_repos/493195354
git clone --depth 1 --no-tags https://github.com/cse140l-sp22/Lab4-Starter-Code.git f:/verilog_sva_gh_scraper/data/full_repos/492930845
git clone --depth 1 --no-tags https://github.com/AlfredoAndrade14/LOAC.git f:/verilog_sva_gh_scraper/data/full_repos/498350067
git clone --depth 1 --no-tags https://github.com/Jian-Wuyou/CS21-HDL-Project.git f:/verilog_sva_gh_scraper/data/full_repos/498796904
git clone --depth 1 --no-tags https://github.com/shawn110285/opentitan_fpga_a7.git f:/verilog_sva_gh_scraper/data/full_repos/497231123
git clone --depth 1 --no-tags https://github.com/Granp4sso/bourbon-ristretto-32-riscv.git f:/verilog_sva_gh_scraper/data/full_repos/497277055
git clone --depth 1 --no-tags https://github.com/jlazear/stupid_toy_loader.git f:/verilog_sva_gh_scraper/data/full_repos/491699810
git clone --depth 1 --no-tags https://github.com/ce323/project-IBMinator.git f:/verilog_sva_gh_scraper/data/full_repos/494312885
git clone --depth 1 --no-tags https://github.com/SinceNight/IC.git f:/verilog_sva_gh_scraper/data/full_repos/494333678
git clone --depth 1 --no-tags https://github.com/BIueMan/Space-Invaders-in-VHDL.git f:/verilog_sva_gh_scraper/data/full_repos/496192479
git clone --depth 1 --no-tags https://github.com/a29712049/blocking-and-nonblocking.git f:/verilog_sva_gh_scraper/data/full_repos/507740247
git clone --depth 1 --no-tags https://github.com/mfkiwl/veriRISCV.git f:/verilog_sva_gh_scraper/data/full_repos/512557023
git clone --depth 1 --no-tags https://github.com/amiteshkr63/UART_Controller_Design_Verification_VLSI.git f:/verilog_sva_gh_scraper/data/full_repos/511503360
git clone --depth 1 --no-tags https://github.com/asd392229/hw5.git f:/verilog_sva_gh_scraper/data/full_repos/492670930
git clone --depth 1 --no-tags https://github.com/GReX-Telescope/gateware.git f:/verilog_sva_gh_scraper/data/full_repos/504250194
git clone --depth 1 --no-tags https://github.com/Anshuman0029/Task3_SIT329.git f:/verilog_sva_gh_scraper/data/full_repos/519728750
git clone --depth 1 --no-tags https://github.com/ladiasnk/Digital-Low-Level-Hardware-Systems-2-Semester-Assignment.git f:/verilog_sva_gh_scraper/data/full_repos/518566732
git clone --depth 1 --no-tags https://github.com/aastha0603/vending_machine.git f:/verilog_sva_gh_scraper/data/full_repos/513129375
git clone --depth 1 --no-tags https://github.com/sram1619/myriscv.git f:/verilog_sva_gh_scraper/data/full_repos/522148604
git clone --depth 1 --no-tags https://github.com/cleissom/Xnorator.git f:/verilog_sva_gh_scraper/data/full_repos/519102010
git clone --depth 1 --no-tags https://github.com/Buildyourdreams0816/Training-for-I2C-Verification.git f:/verilog_sva_gh_scraper/data/full_repos/520061703
git clone --depth 1 --no-tags https://github.com/Aditi-Dhibar/Vending-machine.git f:/verilog_sva_gh_scraper/data/full_repos/524990508
git clone --depth 1 --no-tags https://github.com/phamngocson1408/NPU1.git f:/verilog_sva_gh_scraper/data/full_repos/525665501
git clone --depth 1 --no-tags https://github.com/Brughy/generic_mulaw_sv.git f:/verilog_sva_gh_scraper/data/full_repos/523305320
git clone --depth 1 --no-tags https://github.com/romantitovmephi/Generic-building-blocks.git f:/verilog_sva_gh_scraper/data/full_repos/514056041
git clone --depth 1 --no-tags https://github.com/Boccolarg/PULPino_BRAM.git f:/verilog_sva_gh_scraper/data/full_repos/517749923
git clone --depth 1 --no-tags https://github.com/Faisalawan11/Lab-14-SV-using-Virtual-Interface.git f:/verilog_sva_gh_scraper/data/full_repos/515257750
git clone --depth 1 --no-tags https://github.com/Mandrews277/FPGA-HDMI-Project.git f:/verilog_sva_gh_scraper/data/full_repos/534396630
git clone --depth 1 --no-tags https://github.com/haosenli/fpga-abstract-animations.git f:/verilog_sva_gh_scraper/data/full_repos/531277105
git clone --depth 1 --no-tags https://github.com/rednazer/ece554_miniproject.git f:/verilog_sva_gh_scraper/data/full_repos/534404387
git clone --depth 1 --no-tags https://github.com/karthik-kaushik/Image-compression.git f:/verilog_sva_gh_scraper/data/full_repos/524800087
git clone --depth 1 --no-tags https://github.com/DonMaestro/UART.git f:/verilog_sva_gh_scraper/data/full_repos/527912251
git clone --depth 1 --no-tags https://github.com/amepila/Practica1_DisenoDigital.git f:/verilog_sva_gh_scraper/data/full_repos/539722699
git clone --depth 1 --no-tags https://github.com/Willysan23/DecGray-Bin-Dec.git f:/verilog_sva_gh_scraper/data/full_repos/539688148
git clone --depth 1 --no-tags https://github.com/IasonC/16RISC-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/540904147
git clone --depth 1 --no-tags https://github.com/manp-git/DynPath.git f:/verilog_sva_gh_scraper/data/full_repos/538051175
git clone --depth 1 --no-tags https://github.com/Yuan-Mao/bsg_fifo_1r1w_rolly.git f:/verilog_sva_gh_scraper/data/full_repos/537893465
git clone --depth 1 --no-tags https://github.com/Kinox2000/Proyecto1-VFCI.git f:/verilog_sva_gh_scraper/data/full_repos/534832712
git clone --depth 1 --no-tags https://github.com/JoseA4718/Diseno-Digital-HDL.git f:/verilog_sva_gh_scraper/data/full_repos/540243749
git clone --depth 1 --no-tags https://github.com/MuntasirBabul/rtl.git f:/verilog_sva_gh_scraper/data/full_repos/511114560
git clone --depth 1 --no-tags https://github.com/sujankumarMN/MIT.git f:/verilog_sva_gh_scraper/data/full_repos/539932241
git clone --depth 1 --no-tags https://github.com/connorjlink/hardware.git f:/verilog_sva_gh_scraper/data/full_repos/524248723
git clone --depth 1 --no-tags https://github.com/Alszp/HDLbits.git f:/verilog_sva_gh_scraper/data/full_repos/491602593
git clone --depth 1 --no-tags https://github.com/AlexNguyenJJ/ece111-hw7.git f:/verilog_sva_gh_scraper/data/full_repos/497390873
git clone --depth 1 --no-tags https://github.com/EngRaff92/RISCV_MYTH_SV.git f:/verilog_sva_gh_scraper/data/full_repos/499222494
git clone --depth 1 --no-tags https://github.com/tsanyi0119/Hw05.git f:/verilog_sva_gh_scraper/data/full_repos/492516059
git clone --depth 1 --no-tags https://github.com/PierfrancescoBigliazzi/Hardware-and-Embedded-Security-Project.git f:/verilog_sva_gh_scraper/data/full_repos/492269008
git clone --depth 1 --no-tags https://github.com/Ziboooo/32bit_multiplier_IEEEstandard-.git f:/verilog_sva_gh_scraper/data/full_repos/491617823
git clone --depth 1 --no-tags https://github.com/ICHSU1998/2022_Spring_NCKU_DIC.git f:/verilog_sva_gh_scraper/data/full_repos/496986423
git clone --depth 1 --no-tags https://github.com/YazanMPSUT/FPUPipelineArch2.git f:/verilog_sva_gh_scraper/data/full_repos/498073240
git clone --depth 1 --no-tags https://github.com/Furqan-Lamp/Ibex-Core-Verification-Environment.git f:/verilog_sva_gh_scraper/data/full_repos/497986722
git clone --depth 1 --no-tags https://github.com/crystal-lptang/Handshake.git f:/verilog_sva_gh_scraper/data/full_repos/497543920
git clone --depth 1 --no-tags https://github.com/subhradip096/UART-Design-using-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/510066867
git clone --depth 1 --no-tags https://github.com/fcaspe/sump_zybo.git f:/verilog_sva_gh_scraper/data/full_repos/509605127
git clone --depth 1 --no-tags https://github.com/jugszy/One_hot-to-Thermometer-in-Verilog-HDL.git f:/verilog_sva_gh_scraper/data/full_repos/502135072
git clone --depth 1 --no-tags https://github.com/sisaphilip/FIR.git f:/verilog_sva_gh_scraper/data/full_repos/504192230
git clone --depth 1 --no-tags https://github.com/jeras/UHDM-tests.git f:/verilog_sva_gh_scraper/data/full_repos/519627880
git clone --depth 1 --no-tags https://github.com/MinhTran0911/Stopwatch_DE10.git f:/verilog_sva_gh_scraper/data/full_repos/519541371
git clone --depth 1 --no-tags https://github.com/visionvlsi/sv_by_self.git f:/verilog_sva_gh_scraper/data/full_repos/521896766
git clone --depth 1 --no-tags https://github.com/spunky404/Verilog_Practicals.git f:/verilog_sva_gh_scraper/data/full_repos/521183137
git clone --depth 1 --no-tags https://github.com/Angelaangie-ai/ECE-211-Final-Project.git f:/verilog_sva_gh_scraper/data/full_repos/522275651
git clone --depth 1 --no-tags https://github.com/carlzhang4/chisel_rps.git f:/verilog_sva_gh_scraper/data/full_repos/508680879
git clone --depth 1 --no-tags https://github.com/sus-ziti-uni-hd/VerilogModules.git f:/verilog_sva_gh_scraper/data/full_repos/509398276
git clone --depth 1 --no-tags https://github.com/YehorKrapovnytskyi/verification_ips.git f:/verilog_sva_gh_scraper/data/full_repos/509129386
git clone --depth 1 --no-tags https://github.com/MidhunNair43/counter_dectection_UVM.git f:/verilog_sva_gh_scraper/data/full_repos/517516093
git clone --depth 1 --no-tags https://github.com/mitshine/S-R-Latch---UVM.git f:/verilog_sva_gh_scraper/data/full_repos/523681192
git clone --depth 1 --no-tags https://github.com/szhao2095/pulp_soc.git f:/verilog_sva_gh_scraper/data/full_repos/513626886
git clone --depth 1 --no-tags https://github.com/rabeea247/AHB_lite-Project-Part_1.git f:/verilog_sva_gh_scraper/data/full_repos/514879014
git clone --depth 1 --no-tags https://github.com/LoesterFranco/ArmleoCPU-1.git f:/verilog_sva_gh_scraper/data/full_repos/525065081
git clone --depth 1 --no-tags https://github.com/hadizadeh-ali/UT_Computer_Architecture.git f:/verilog_sva_gh_scraper/data/full_repos/505727465
git clone --depth 1 --no-tags https://github.com/MelikaMinaei/Digital-Systems-CA-1.git f:/verilog_sva_gh_scraper/data/full_repos/504977136
git clone --depth 1 --no-tags https://github.com/MohamedAhmed412000/Digital-Verification-Codes.git f:/verilog_sva_gh_scraper/data/full_repos/505114888
git clone --depth 1 --no-tags https://github.com/somayamansourrr/UVM-ALU-Verification.git f:/verilog_sva_gh_scraper/data/full_repos/530124302
git clone --depth 1 --no-tags https://github.com/alosktx/irun_test_dpi.git f:/verilog_sva_gh_scraper/data/full_repos/529316976
git clone --depth 1 --no-tags https://github.com/UandersonSilva/oo_testbenches.git f:/verilog_sva_gh_scraper/data/full_repos/527031673
git clone --depth 1 --no-tags https://github.com/dansdeor/billiard.git f:/verilog_sva_gh_scraper/data/full_repos/526558601
git clone --depth 1 --no-tags https://github.com/hari-haran05/Hi-Five_CPU.git f:/verilog_sva_gh_scraper/data/full_repos/525539682
git clone --depth 1 --no-tags https://github.com/kanuar/systemverilog_mux2-1.git f:/verilog_sva_gh_scraper/data/full_repos/537303198
git clone --depth 1 --no-tags https://github.com/Narinder788/Task3.1.git f:/verilog_sva_gh_scraper/data/full_repos/537396133
git clone --depth 1 --no-tags https://github.com/naveen0215/linux_course.git f:/verilog_sva_gh_scraper/data/full_repos/536493366
git clone --depth 1 --no-tags https://github.com/symmetryyyyy/pulp-testbench.git f:/verilog_sva_gh_scraper/data/full_repos/534216647
git clone --depth 1 --no-tags https://github.com/jayeshsuyal/UART.git f:/verilog_sva_gh_scraper/data/full_repos/534347787
git clone --depth 1 --no-tags https://github.com/jayeshsuyal/APB_RAM_AXI3.git f:/verilog_sva_gh_scraper/data/full_repos/534349153
git clone --depth 1 --no-tags https://github.com/brmanuel/sha256-pipelined.git f:/verilog_sva_gh_scraper/data/full_repos/535341481
git clone --depth 1 --no-tags https://github.com/shangfucheng/LFSR_ISA_Design.git f:/verilog_sva_gh_scraper/data/full_repos/532470335
git clone --depth 1 --no-tags https://github.com/shubham-sai47/Posit_Adder_Multiplier.git f:/verilog_sva_gh_scraper/data/full_repos/530572299
git clone --depth 1 --no-tags https://github.com/brandoonward/Rainman-Game.git f:/verilog_sva_gh_scraper/data/full_repos/494111640
git clone --depth 1 --no-tags https://github.com/ihatedebug/HSD.git f:/verilog_sva_gh_scraper/data/full_repos/496901333
