================================================================================ 
Commit: 1a977027528185056721d4612ef2503a75aa4a61 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 10 11:59:02 2024 +0530 
-------------------------------------------------------------------------------- 
Added Doxygen folder and License file for ARLS 4485_81 label.

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Smbus/Smm/SmbusArpDisabled.c
ClientOneSiliconPkg/IpBlock/Smbus/Smm/SmbusEntry.c
ClientOneSiliconPkg/IpBlock/Smbus/Smm/SmbusSmm.h
ClientOneSiliconPkg/IpBlock/Smbus/Smm/SmbusSmm.inf
ClientOneSiliconPkg/IpBlock/Smbus/Smm/SmbusTraditionalMm.c
ClientOneSiliconPkg/Pch/Include/Protocol/SmmSmbus.h
ClientOneSiliconPkg/Product/MeteorLake/EarlyDevices/Readme.md
ClientOneSiliconPkg/SiPkg.dec
Doxygen/BoardApi.chm
Doxygen/FspApi.chm
Doxygen/MeteorLake_FSP_Integration_Guide.chm
Doxygen/MeteorLake_FSP_Integration_Guide.pdf
Doxygen/PlatApi.chm
Doxygen/SiPkgApi.chm
LICENSE.txt
MeteorLakeBoardPkg/CapsuleUpdateConfig/.gitignore
MeteorLakeBoardPkg/Features/CapsuleUpdate/Tools/CapsuleGenerate/Ucode/.gitignore

================================================================================ 
Commit: 57f14932e67cd8d53aa8b44135ded21aec6845f7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 10 11:46:23 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_arrowlake_s_program_platform_Daily Daily Updating Version/ID: MeteorLake_4485_81

Hsd-es-id: N/A"
Original commit date: Sun Dec 1 21:30:01 2024 -0800
Original commit hash: e3fffe67c78f3741a73195fe2ba427cddd8c4ca8

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: f8de81c204e73cb29d1c5f8b19d6774b1e04823c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 10 11:46:20 2024 +0530 
-------------------------------------------------------------------------------- 
Enable DLRM setup menu by default

[Feature Description]
Enable DLRM setup meny by default

Package/Module:PlatSamplePkg

[Impacted Platform]
S, Hx, H

Hsd-es-id: 14023990877
Original commit date: Fri Nov 29 11:59:59 2024 -0800
Change-Id: Ida3fac5b27e1b6fac304c1b9fc687474301d3591
Original commit hash: 967c525b2e8a59a88612efe031f31e5f7065568e

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Setup/AcpiSetup.hfr

================================================================================ 
Commit: 7c7eb92ac314d6fda152932f609a86fa8a37b0f3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 10 11:46:16 2024 +0530 
-------------------------------------------------------------------------------- 
Adjust RPMC release build flash map

[Feature Description]
Adjust RPMC release build flash map:
PostMemFv size: Reduce 0x10000
PreMemFv size: Increase 0x10000

Package/Module: MeteorLakeBoardPkg

[Impacted Platform]
S

Hsd-es-id: 14023995092
Original commit date: Sun Dec 1 20:12:39 2024 -0800
Change-Id: I8b6680d1db980cf4d89064e404404e1761429c8a
Original commit hash: c8f70614636ed79db9fc3525bce16b365ceadbc1

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Include/Fdf/FlashMapIncludeRpmc.fdf

================================================================================ 
Commit: 4fee044516973b24851f499054bac4aa017c3696 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 10 11:46:12 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_arrowlake_s_program_platform_Daily Daily Updating Version/ID: MeteorLake_4485_80

Hsd-es-id: N/A"
Original commit date: Sun Dec 1 18:58:09 2024 -0800
Original commit hash: a38e79702e07dbb09f5664d2f911b52673694d3a

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: f2171aa1863c81d5b0e4dd90fa54cbc98a45790a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 10 11:46:09 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_4485_00

Hsd-es-id: N/A"
Original commit date: Fri Nov 29 20:31:19 2024 -0800
Change-Id: I28a4d335c2674abca9271d32aae9f8b932f9da40
Original commit hash: a8dd8e76bc1c5ee58dba1e9509748ddd3707f0ee

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: b0630f2393241f7b181dfa446d11aac079d70a82 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 10 11:46:05 2024 +0530 
-------------------------------------------------------------------------------- 
[PCH] Add _L6E method in ACPI to handle PCH GPIO SCI event

[Feature Description]
Introduce a method _L6E to handle SCIs that are being generated from
PCH PMC during all the devices in D0 state.

Package/Module:ClientOneSiliconPkg, BoardPkg

[Impacted Platform]
S

Hsd-es-id: 14023965291
Original commit date: Mon Nov 25 16:11:03 2024 -0800
Change-Id: Ie0ba8846b4c10bc184b6a04fdd7b6cae4064868d
Original commit hash: aeb13c73342865a4a2d3d0df7fb2288706645348

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/Include/AcpiTables/Pch/PchGpeSsdt.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/Gpe.asl

================================================================================ 
Commit: 895a80c80ca79cff1b00f62bc5418a139b4d2814 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 10 11:46:01 2024 +0530 
-------------------------------------------------------------------------------- 
[PCH] Correct GPIO PID for TCSS

[Issue Description]
AUX_BIAS_GPIO stays low after plugging external monitor in bypass
mode.

[Resolution]
In order to route SB cycle from TCSS to PCH, a particular
SB PID needs to be programmed into IOM.

Package/Module: ClientOneSiliconPkg/Tcss

[Impacted Platform]
ARL-S

Hsd-es-id: 18040523446
Original commit date: Thu Nov 7 12:36:58 2024 +0100
Change-Id: Idab9b8181e772b61c8651cc15b98bec171fb9bf5
Original commit hash: fb78f37cf9d830b30427fbd194c82f5e9871b86a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/IncludePrivate/Register/MtlPchSbPortIds.h
ClientOneSiliconPkg/Fru/MtlSoc/Tcss/Library/PeiTcssInitFruLib/PeiTcssInitFruLib.c

================================================================================ 
Commit: db0cdfb087feb25e0e74b365b06df660e2137e83 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 10 11:45:58 2024 +0530 
-------------------------------------------------------------------------------- 
[PCH] Hide Foxville setup options if there is no onboard device

[Issue Description]
Showing Foxville setup option might mislead end-user to use
it to control Foxville AIC card. But the setup option is
only used for onboard Foxville device with dedicated Gpio
assigned to it.

[Resolution]
Hide the setup options if there is no onboard Foxville on
the RVP.

Also remove the incorrect code in default patching condition:
ARLHx does not have Foxville onbaord. No need to enable
FoxvilleLanSupport for it.

Package/Module: MeteorLakeBoardPkg

[Impacted Platform]
ARLS/Hx

Hsd-es-id: 16025660741
Original commit date: Mon Nov 11 17:38:39 2024 +0800
Change-Id: Ic72e4715dc7248cd1cdab556426dc851764d39d4
Original commit hash: b6129af7650b1a45857f53d324163570cc2bb208

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
MeteorLakePlatSamplePkg/Include/OemSetup.h
MeteorLakePlatSamplePkg/Setup/PchSetup.c
MeteorLakePlatSamplePkg/Setup/PchSetup.hfr
MeteorLakePlatSamplePkg/Setup/Setup.inf

================================================================================ 
Commit: ca5a9bf0afd04c7ea2599551c279ee86dd50f4ee 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 10 11:45:54 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_arrowlake_s_program_platform_Daily Daily Updating Version/ID: MeteorLake_4454_92

Hsd-es-id: N/A"
Original commit date: Sat Nov 30 09:17:37 2024 -0800
Original commit hash: f7b7d8b9a204e207f080bd7c961232e477d6e010

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 279eb22df8523332f6972978fe665eeab8d43db4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 10 11:45:50 2024 +0530 
-------------------------------------------------------------------------------- 
[PCH][SOC I/O] Moving SPI DMA Firmware Shadow Ppi to Memory

[Feature Description]
SPI DMA architecture doesn't allow SPI Flash to be accessed while
SPI DMA is in progress. SPI DMA based FirmwareVolumeShadow is installed
in Pre-mem PEI phase by SpiInit as part of SiInitPreMem PEIM. FvReportPei
invokes FirmwareVolumeShadow to copy FVs from Flash to Memory. But the
FirmwareVolumeShadow Ppi code exists in Flash, causing the SPI DMA to
execute from Flash. in-effect causing SPI fetch instructions while waiting
for SPI DMA to complete. Causing a hang 2-3 times in 15k cycles.

To mitigate this hang scenario, it will need to execute from Memory while
SPI DMA is in progress. This implementation uses PeiServicesRegisterForShadow
API to register SiInitPreMem PEIM for copy when memory is available.
This causes a re-entry for SiInitPreMem which re-installs the SPI DMA
base FirmwareVolumeShadow from SPI Flash to Memory. It executes from
Memory instead of SPI Flash when SPI DMA is executing.
This code assumes that the re-entry of SiInitPremem happens before FvReportPei
executes. EDKII implemention of PeiDispatcher executes re-entry PEIM modules
before any other PEIM modules.

Package/Module: ClientOneSiliconPkg/Product/MeteorLake/SiInit/Pei/SiInitPreMem

[Impacted Platform]
ALL

Hsd-es-id: 14023693822
Original commit date: Tue Jul 16 13:59:49 2024 -0700
Change-Id: Ic5546a133c74c92541b1af136182147575039921
Original commit hash: ebf1c2b077f39362c5b67f5cae3c0458515125c0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Spi/LibraryPrivate/PeiSpiDmaLib/PeiSpiDma.c
ClientOneSiliconPkg/IpBlock/Spi/LibraryPrivate/PeiSpiDmaLib/PeiSpiDmaLib.inf
ClientOneSiliconPkg/IpBlock/Spi/LibraryPrivate/PeiSpiDmaLib/PeiSpiDmaReg.c
ClientOneSiliconPkg/Product/MeteorLake/SiInit/Pei/SiInitPreMem.c
ClientOneSiliconPkg/Product/MeteorLake/SiInit/Pei/SiInitPreMem.inf
ClientOneSiliconPkg/Product/MeteorLake/SiInit/Pei/SiInitPreMemFsp.inf
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: e63f3a0964a0fa3722b17b21e0e2c6005e7e8c5e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 10 11:45:47 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_arrowlake_s_program_platform_Daily Daily Updating Version/ID: MeteorLake_4454_91

Hsd-es-id: N/A"
Original commit date: Sat Nov 30 05:09:16 2024 -0800
Original commit hash: 1dd957c8e4a45cae386bc3f6d06b69ed2c336c13

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: acc9ba573607786d5d15cce97b354eb6cf1fd6ef 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 10 11:45:43 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.6.81

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Mon Nov 25 09:18:07 2024 +0800
Change-Id: Iebb2d25cd802597e3d1d13eb2f573a3d2f11cfeb
Original commit hash: 1b87fb00c62b036464eb6c3c58322b1622b89538

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 1f0d915ca548cfd2b963b3f1fda118fd72fd9e36 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 10 11:45:40 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL-S ARL-HX | DDR5] CA CTLE Update

[Feature Description]
Apply CA CTLE = 2 for the vendor for all ARL-S and ARL-HX 2R CSODIMM
in 1SPC 6400, regardless of ECC or non-ECC

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
S, HX

Hsd-es-id: 14023949499
Original commit date: Fri Nov 22 20:21:20 2024 +0800
Change-Id: I168360fdade95a8e00ffcd7ab4f2ca9b48743a7b
Original commit hash: 556656725de0dac22960801fcd04d8687bf1fb90

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c

================================================================================ 
Commit: 2dcd3f228864e788aeba710b440359ab160489f8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 10 11:45:36 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.6.80

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Nov 22 09:53:42 2024 +0800
Change-Id: I08e210668db92e8d192bf6414ff1335ea10780bf
Original commit hash: faa44a81d1a920f96b001666ba36a46939749f98

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: c4485bdca8c5d2eef2f657b5c16befc5704b72d8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 10 11:45:32 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL ARL | DDR5] DDR5 CS Training Byte Phase Alignment Update

[Issue Description]
The current CS per-byte cycle alignment method can fail in corner
cases where the a byte eye center is within 96 PI ticks of the
byte 0 center but offset enough to result in a no-eye found condition
for the composite eye.

[Resolution]
Changed the CS clock cycle alignment method to align the bytes based
on the composite eye width. The byte 0 eye is used as the initial
composite eye. Each following byte is then either pushed out or pulled
in iteratively and the composite eye margin is calculated for each
clock phase offset. The clock phase offset that has the largest width
composite eye is selected as the final offset.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
DDR5

Hsd-es-id: 14023853649
Original commit date: Wed Nov 6 16:44:24 2024 -0800
Change-Id: I3aec7197f6e9c4a712d7342c7ad020d814a10544
Original commit hash: 3deacdafcce1a81059e4c830c38cabc7e13c095c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommandTraining.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c

================================================================================ 
Commit: a14a7c78d0eba6c383b43ab31b1800aaa247b298 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 10 11:45:28 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.6.79

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Nov 22 09:53:19 2024 +0800
Change-Id: If227b3db7fe5f865a5a365a77021d0366cbf7ffb
Original commit hash: b284204538ff259f4448eda412511f87add76a2e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 84d41625f5b7b7aaa99d8fac191b55e60cd7bd86 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 10 11:45:24 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL-HX ARL-S | DDR5] Update Ca Ctle

[Feature Description]
Update Ca Ctle per vendor
Revert Ca Ctle for 1R
Applies only for 1SPC 2R CKD DIMM

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ARL-S, ARL-HX

Hsd-es-id: 14023931940
Original commit date: Wed Oct 30 15:36:47 2024 +0800
Change-Id: I28cdfc3d5c9237ce4bc62b88154c019cd4c1a88d
Original commit hash: e24e4d3b26030009d0877c4f094cdb1ceace8bf7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c

================================================================================ 
Commit: 7abba3b934dbf2468695c9443bd7b867736cd888 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 10 11:45:20 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.6.78

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Nov 22 09:51:18 2024 +0800
Change-Id: Ida151e2fa3a092ca6ea86b09fd3520126f6aa900
Original commit hash: 98c54e12af7d1d892df5d684a6e392f79087d314

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: e2e2f91e587ce927c26239853d8e488a4034dbb3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 10 11:45:17 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL-S | LP5 DDR5] Reduce ARL-S Code Size

[Issue Description]
ARL-S doesn't have enough space

[Resolution]
Remove Desktop (MC, PHY) support as it is not needed

Package/Module: ClientOneSiliconPkg\IpBlock\MemoryInit\Mtl

[Impacted Platform]
S

Hsd-es-id: 13012532061
Original commit date: Thu Nov 14 12:45:38 2024 -0800
Change-Id: I283053d5a412fc0a2e3f550be3590f742307a9fc
Original commit hash: 34034d5b48f642e41ab4a5595b68280f5e2fef4b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Mc/MrcMcApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Mc/MrcMcConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Pma/MrcPmaApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcTurnAround.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c

================================================================================ 
Commit: 7a28d53c21553a37ea154b7cacd8b49a640be118 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 10 11:45:12 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.6.77

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Nov 22 09:51:02 2024 +0800
Change-Id: I8ba9ab078d1e3c4c465ef063c6401daaa0ee16c6
Original commit hash: 8cc4396427a62c46074f74fc9a4403b6ec133f36

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: aa18f73f32bf23b2b4b92c2c681bc7d24fb11e46 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 10 11:45:09 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL-S | DDR5] TAT tWRWR update for 2DPC 1R1R and 1DPC 2R CKD

[Issue Description]
Memtest failure observed when TAT safe mode is removed

[Resolution]
- Set minimum 17 for tWRWR
- Remove SafeMode[5] Different Rank TA for 2DPC

Package/Module: ClientOneSiliconPkg\IpBlock\MemoryInit\Mtl

[Impacted Platform]
S

Hsd-es-id: 14023880645
Original commit date: Tue Nov 12 21:47:10 2024 +0800
Change-Id: I388111a78e65dbd5e0feaea0d0869550c1c5b40b
Original commit hash: 3ac32962eefce95a5611c61bbb41df42b8edd8cb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcTurnAround.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c

================================================================================ 
Commit: fbcb893a20274de7f79add7ebaebdddc724a3570 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 10 11:45:05 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.6.76

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Nov 22 09:49:58 2024 +0800
Change-Id: Ic7a7b041ce7b5c007343fdff29fa6d8a7b1b6213
Original commit hash: fb657f0312a71669e93bbc7853f5f8740a34da39

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 35b7e8803fb5db9e1c05f793629c402f1f895852 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 10 11:45:01 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL-S | DDR5] 2DPC 2R2R will hang on power on

[Feature Description]
Update RttParkDqs for 2R2R from 80 to 48

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
S

Hsd-es-id: 15017132215
Original commit date: Tue Oct 15 13:11:24 2024 +0800
Change-Id: I2384f93e7808ae0a1e95131a99fab2452b5340b6
Original commit hash: f0c06ad45237ef64f9d6d6b207fcd498ff725ae7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c

================================================================================ 
Commit: e288d9921c12a7dd904bb11ee1ce9866e5c4266c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 10 11:44:58 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.6.75

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Nov 22 09:49:41 2024 +0800
Change-Id: Id2e79c9114f923fa6166c9edab2b68c627fca559
Original commit hash: 1f68e5833e46d13bf6ed25a2581ce39c2beeb8ef

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: a49a43f1fe462052fa8862baa96ca845c37fa77f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 10 11:44:54 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL | DDR5] Update NumChannel calculation when building SMBIOS Hob

[Feature Description]
Update MemoryBusWidthDdr5 to support 4 sub-channels per DIMM

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
All DDR5

Hsd-es-id: 14023920707
Original commit date: Tue Nov 19 10:40:05 2024 +0800
Change-Id: I49a1d9a51570eb13af72b62389375e1daa4fb647
Original commit hash: 4de238ff5c71d145e248fe890a2db8b8efa9b926

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c

================================================================================ 
Commit: dd122f399b761ff8e6d8eb6bde7c4e78fb30bba7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 10 11:44:50 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.6.74

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Nov 22 09:48:30 2024 +0800
Change-Id: I3a8de2e737f4ca1626afd923b60968b360db4e09
Original commit hash: b8bbcbce69c63348536aa6c9be0160aa2ca611da

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 677302350533ed40d00e3e2f1a00c1c3f3ea2ec9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 10 11:44:47 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL-S ARL-HX | DDR5] 2DPC FreqLimitMask check update

[Issue Description]
The DimmCapacity is per channel, but the DIMM size check is
total DIMM size (2 sub-channels per DIMM)

[Resolution]
Multiply 2 for the per channel DimmCapacity to check with the
total DIMM size
Add debug prints for the FreqLimitMask settings

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
S, HX

Hsd-es-id: 14023912425
Original commit date: Tue Nov 19 14:01:43 2024 +0800
Change-Id: I6e6f4ba6af2f5e7980ca8977dca3d2719bb3edd2
Original commit hash: 57c87458cec8da29eab5bd29262ac22492537dad

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Pma/MrcPmaApi.c

================================================================================ 
Commit: fbf3fddcf94c85ec5f19fbd486d12a5fb922c7b2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 10 11:44:43 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.6.73

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Nov 22 09:46:53 2024 +0800
Change-Id: I8dcbe678cfc85abb5e1e2c18047da1e2367c654f
Original commit hash: 11eac91998c5e8e0c78af266c519b528b44fcef7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 20c6afa78d6995decdae848c64d7199cad9c6237 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 10 11:44:39 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL | DDR5] Set MR22 to 0x2 for specific vendors

[Feature Description]
Experimentation was performed to figure out what the value of MR22
should be set to for multiple vendors

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
H

Hsd-es-id: 14023558109
Original commit date: Fri Sep 27 07:40:09 2024 -0700
Change-Id: I1d783804357b4eeacac9d7d2f6da57b9c1b81b51
Original commit hash: 387525d83918125cc79a23d59450cde401f38105

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c

================================================================================ 
Commit: c150d9f3905e31982e6b521bdf60748f88d0fdd1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 10 11:44:33 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.6.72

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Nov 22 09:33:53 2024 +0800
Change-Id: I79f09ac0f53c98a7c6f91d0c5a5bad02a0371a4d
Original commit hash: accf0766f946baffed8fd2106b8da6c6207ec0be

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: b3ef33560ada44de7d8a449b793764a768e17603 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 10 11:44:29 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL-S ARL-HX | DDR5] Fix Code Analysis issue

[Issue Description]
Issue flagged where condition is always TRUE due to array is used
for checking

[Resolution]
Use single BOOLEAN knob instead of array when setting CaTxEq and CtlTxEq

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
S

Hsd-es-id: 14023922470
Original commit date: Tue Nov 19 18:25:41 2024 +0800
Change-Id: I713c21cdbd8b913e4c42a9e7733a9f410c1e604f
Original commit hash: 0ace3d03ec7047ad664b3ed35c9c5130ed8bb11b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c

================================================================================ 
Commit: 69044aa7f87b2cdf5ea5de3c8bbf1d0ecd06f30f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 10 11:44:25 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.6.71

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Wed Nov 13 14:29:03 2024 +0800
Change-Id: I2ac12f231a82ecb7ac9d2f55dd85956318493251
Original commit hash: 37042b0d60cd8110d25d517ebe8cfda2c27825ab

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 815ead62b420d628cff33fd2e00087b34cba4cc2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 10 11:44:21 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL-S ARL-HX | DDR5] Ca/Ctl TxEq Init value for 6400

[Issue Description]
Low margin observed in ECT EarlyCaTraining when running on
frequency 6400 G2/G4

[Resolution]
Change Ca/CtlTxEq Init value to 15

Package/Module: ClientOneSiliconPkg\IpBlock\MemoryInit\Mtl

[Impacted Platform]
S/HX 6400 2R DIMM only

Hsd-es-id: 14023875071
Original commit date: Tue Nov 12 18:17:18 2024 +0800
Change-Id: Ia89d1cb48b4281e6d2989aca057e0302435a3763
Original commit hash: 729ad88b5f3745bcf0cdcc127b1006062f0a0ebc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c

================================================================================ 
Commit: c9552d21d9f53ea426b930fdddb86696b775d740 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 10 11:44:17 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.6.70

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Wed Nov 13 14:28:44 2024 +0800
Change-Id: Iad2b339f087bf0663d5760e71204bacfa7ee4f0c
Original commit hash: 662e480b121d46beb13ca380aff3cefe70e1eb28

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 342e45c742eb89f5c72b11ca0bc9a4255252c02a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 10 11:44:14 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL | DDR5] Programming of final CLK and CS is skipped for SAGV 1-3

[Issue Description]
Programming of final CLK and CS is skipped for SAGV 1-3
causing CLK and CS is not updated based on CA shift in SAGV 1-3

[Resolution]
Remove skipping of SAGV1-3 when programming CLK and CS

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL DDR5

Hsd-es-id: 16025841802
Original commit date: Wed Oct 23 09:42:33 2024 +0800
Change-Id: I01e3bef0a3c09dadbea206d576bbf95002510066
Original commit hash: 072d2f1a075f78da3c2418921d1ecafe5c5edbc9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c

================================================================================ 
Commit: 38177819a94e3389cd8c204a36fee820c1a0c36b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 10 11:44:09 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.6.69

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Wed Nov 13 14:28:30 2024 +0800
Change-Id: I8c396eaf1eed77d538b25d3404eb3dbe38729f9b
Original commit hash: dbaa4a4d5c521a23f86a882bb7d403e8bacd3644

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 652eec6b02aafaf5d9badc359a98a56b8c32a0fb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 10 11:44:06 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL-S ARL-HX | DDR5] Mrc2CkdDimmShifts causing ClkGrpPi asymmetry

[Issue Description]
Mrc2CkdDimmShifts
- shift based on CLK delta, which does not relate to CA eye delta
- CompositeCaCenter is not updated when CS/CLK are already updated
  based on CaShift
CS and CLK has already been shifted when calculating IdealCaCenter,
thus Mrc2CkdDimmShifts is redundant

[Resolution]
Revert Mrc2CkdDimmShifts and related code

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
S/HX 2DPC

Hsd-es-id: 16025841814
Original commit date: Tue Oct 22 15:44:22 2024 +0800
Change-Id: I848ba28e81f9e900de15fd737eca75ec29f3154b
Original commit hash: 43901fc32e4d842e8b08d76b12b74a1379787df4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTrainingPrivate.h

================================================================================ 
Commit: 8e70f61eb9d3dce9f08e5eb7f20993c3a47ee1d3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 10 11:44:02 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.6.68

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Wed Nov 13 14:28:15 2024 +0800
Change-Id: Iec0534a17ec94a9588486d80d08beba5eee8533d
Original commit hash: 622ad57e5478a154e9ca56d5dd0cae1d2b9b6dc0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 99c4dec0c87d6dd9710744fd7c1077f4f3b9fcbf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 10 11:43:58 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL] EarlyReadMpr Speckle on left sweep causing 0 on right edge

[Issue Description]
When there is speckle on R1, R2, R3, the right edge will show 0,
causing Center is calculated wrongly

Root Cause:
This is due to when changing the sweep direction, MrcCopyMem only
update CurrentPassingStartBit/CurrentPassingEndBit of R0 based on
LargestPassingStartBit/LargestPassingEndBit

[Resolution]
Update CurrentPassingStartBit/CurrentPassingEndBit per rank

Package/Module: ClientOneSiliconPkg\IpBlock\MemoryInit\Mtl

[Impacted Platform]
ALL

Hsd-es-id: 15017013576
Original commit date: Tue Oct 29 21:49:27 2024 +0800
Change-Id: If6c6dd46acd3d20017ded0c3b639a17249b31008
Original commit hash: 98de019f3bb54526434e063a780c1c5898fb99fc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c

================================================================================ 
Commit: 666116f31e783410404aadbced8a9c0d4edaa234 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 10 11:43:55 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.6.67

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Wed Nov 13 14:28:00 2024 +0800
Change-Id: I4b4a8e1b4aa05e6d7a66db70730b2a36b18c26fd
Original commit hash: 8272ff79693da71acee68d9e6febaee70cdede17

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: ee6cc46bd14dc99291805bb6560edae5970c4e7e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 10 11:43:51 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL | DDR5] PiToCkdScale Warning Message

[Issue Description]
Observing warning message due to the possible range for pishift
is too small (even value) when the PiStep is 4

[Resolution]
Reduce the PiStep to 2 during EarlyCS sweep in PiToCkdScale
Add 2 ticks tolerance to handle rounding error
(1 pi tick from left edge and 1 pi tick from right edge)

Additional Changes:
Override ValidRankMask due to duplicate EarlyCS sweep because
EarlyCsTrainSweep1D will loop all Ranks where MrcDdr5PiToCkdScale
already loop DIMM

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
All DDR5 with CKD

Hsd-es-id: 15016900340
Original commit date: Thu Sep 19 14:15:05 2024 +0800
Change-Id: I817f5c3608f0bf2436ffefd24141adec124b4c37
Original commit hash: 5a0d48f04fd32b7bbb3e31543eb7ca868a900b56

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommandTraining.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c

================================================================================ 
Commit: 238f06200bd1159ad902772db20749f1b895c9fb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 10 11:43:48 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.6.66

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Wed Nov 13 14:27:44 2024 +0800
Change-Id: Ib2f1a7f3a62fb557f55db65d2d9af1ad04327ef6
Original commit hash: 6ec34abc474a0d4857394c47ec985a6ea0986182

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: f860ddaf4f5b076fa7399e108fb246bfa3d209a3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 10 11:43:44 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL-S | DDR5] MRC_SAFE_VCC_CLK_IOG Removal

[Feature Description]
Set MrcSafeMode[2] MRC_SAFE_VCC_CLK_IOG to 0.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
S

Hsd-es-id: 15016583698
Original commit date: Wed Aug 7 10:51:56 2024 +0800
Change-Id: Ia08727a3b7ef957ac8ef03242f64d7644b627334
Original commit hash: aaea08d43088823138327bb5901d1066e7062d70

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 69b3e8c977f56da048c55a3ff21ffdf2b70208fd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 10 11:43:40 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.6.65

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Wed Nov 13 14:27:24 2024 +0800
Change-Id: I12f0295f4874e209e0b058c86a1bf2a8dc1590ba
Original commit hash: 1e0432ff94d61ae9a03b45c4642c68d0b765ebf9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 1697be74e02caf3e81898fd6142a77a73b8f5778 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 10 11:43:37 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL-S | DDR5] Add guardband for VccClk

[Feature Description]
Add guardband 50mV for ARL-S

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
S

Hsd-es-id: 14023553629
Original commit date: Fri Sep 27 10:04:00 2024 +0800
Change-Id: I8fe8b5ab4f996d952f2576837b9ddf23955058bf
Original commit hash: 0124cfea40a88cf19e3879d678d3f96a21618b26

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: f88e451ead8be7d3dd44b810826013cd89b5e50e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 10 11:43:33 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_arrowlake_s_program_platform_Daily Daily Updating Version/ID: MeteorLake_4454_90

Hsd-es-id: N/A"
Original commit date: Wed Nov 27 13:40:40 2024 -0800
Original commit hash: 261aaf69f296f29cf41544e71e3873c749bc2c2a

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 4630e260cdbc3c1431ec093c13b9bf1864e0aef4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 10 11:43:29 2024 +0530 
-------------------------------------------------------------------------------- 
[PCH] Correction of description for SMI handler.

[Issue Description]
Description is detailing non-existing flow in the
code.

[Resolution]
To prevent misunderstanding, parts of description
that are not relevant, have been removed.

Package/Module:
ClientOneSiliconPkg

[Impacted Platform]
ALL.

Hsd-es-id: 14023923798
Original commit date: Thu Nov 21 13:10:31 2024 +0100
Change-Id: Ief8bd9b738a80e1310bbc4ca603d803139660630
Original commit hash: 052eac9f03b8ccce5f74a50b7d2e84454dacd4bb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/Smm/PchPcieSmm.c

================================================================================ 
Commit: 79e44f8fa1e42a9f6927fdf59115c4b775b6e07f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 10 11:43:23 2024 +0530 
-------------------------------------------------------------------------------- 
Remove BuildDefaultDataHobForRecoveryVariable()

[Issue Description]
This function is not needed and would cause assertion in
PeiVariable PEIM instead.

[Resolution]
1. Remove BuildDefaultDataHobForRecoveryVariable()
2. Clean up MultiPlatSupportLib by this chance since
it's not used now.

Package/Module: MeteorLakeBoardPkg

[Impacted Platform]
MTL/ARL

Hsd-es-id: 15016856665
Original commit date: Mon Nov 25 14:56:24 2024 +0800
Change-Id: I809ce8bbc4f9f6e5a753332f85323f1735fba9e7
Original commit hash: 06426647c89fcb8dfe847e74e5c930e085a24b2f

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Features/Setup/Include/Library/UefiVariableDefaultHobLib.h
MeteorLakeBoardPkg/Features/Setup/Library/PeiUefiVariableDefaultHobLib/PeiUefiVariableDefaultHobLib.c
MeteorLakeBoardPkg/Features/Setup/Library/PeiUefiVariableDefaultHobLib/PeiUefiVariableDefaultHobLib.inf
MeteorLakePlatSamplePkg/Include/Library/MultiPlatSupportLib.h
MeteorLakePlatSamplePkg/Library/PeiMultiPlatSupportLib/InternalCommonLib.c
MeteorLakePlatSamplePkg/Library/PeiMultiPlatSupportLib/PeiMultiPlatSupportLib.c
MeteorLakePlatSamplePkg/Library/PeiMultiPlatSupportLib/PeiMultiPlatSupportLib.inf
MeteorLakePlatSamplePkg/Library/PeiMultiPlatSupportLib/PeiMultiPlatSupportLibOptSize.c
MeteorLakePlatSamplePkg/Library/PeiMultiPlatSupportLib/PeiMultiPlatSupportLibOptSize.inf

================================================================================ 
Commit: a7aa42eb5627256b528a29c3c339f0e3a9b1af1c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 10 11:43:17 2024 +0530 
-------------------------------------------------------------------------------- 
Support FDO for TXT flows

[Issue Description]
TXT is not compatible with FDO and causes LT reset, so disabling TXT when FDO is set

[Resolution]
Disabling TXT when FDO is set

Package/Module:PeiTxtLib

[Impacted Platform]
ARL, MTL

Hsd-es-id: 15017029403
Original commit date: Mon Nov 18 13:01:24 2024 -0800
Change-Id: I2ee28081668053d825d9cedcf181c1c24fc116cb
Original commit hash: 32a26d69c2cc946ac099bdd7feebbe0cc80e0adf

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Txt/LibraryPrivate/PeiTxtLib/TxtPei.c

================================================================================ 
Commit: 121fa9c10f836eee01716e6d7a260b174cccf1f9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 10 11:43:10 2024 +0530 
-------------------------------------------------------------------------------- 
ACPI EC Event Queue Handling across LIFO and FIFO ordering

[Feature Description]
BIOS to handle compatibility for ACPI Driver change for ACPI EC Event
Queue Handling across LIFO and FIFO ordering.

Package/Module:EcFeaturePkg

[Impacted Platform]
S

Hsd-es-id: 14023745441
Original commit date: Tue Oct 15 21:14:50 2024 -0700
Change-Id: I29185ba18e3fcdbdcb1480b53c3fd602b6b6b61b
Original commit hash: 4981e79d06f1b4c449f949efae07cf8a027d5113

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Ec/EcFeaturePkg/AcpiTables/EcSsdt/EcBase.asl
Features/Ec/EcFeaturePkg/AcpiTables/EcSsdt/EcNvs.asl
MeteorLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
MeteorLakePlatSamplePkg/Include/SetupVariable.h
MeteorLakePlatSamplePkg/Setup/PchSetup.hfr
MeteorLakePlatSamplePkg/Setup/PchSetup.uni

================================================================================ 
Commit: 668e7b08085b922a10320092ebb1b5da0306a22c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 10 11:43:03 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_arrowlake_s_program_platform_Daily Daily Updating Version/ID: MeteorLake_4454_89

Hsd-es-id: N/A"
Original commit date: Wed Nov 27 12:04:35 2024 -0800
Original commit hash: b30598273335431628a39fd57f9f7d27f5687cdd

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 6dd5b3295be3d3f0be1ab950b1c5d501c16d1292 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 10 11:42:38 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_arrowlake_s_program_platform_Daily Daily Updating Version/ID: MeteorLake_4454_88

Hsd-es-id: N/A"
Original commit date: Tue Nov 19 23:28:49 2024 -0800
Original commit hash: e15b3fe95afe35535464870f62c3c5cc058af7c1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Smbus/Smm/SmbusArpDisabled.c
ClientOneSiliconPkg/IpBlock/Smbus/Smm/SmbusEntry.c
ClientOneSiliconPkg/IpBlock/Smbus/Smm/SmbusSmm.h
ClientOneSiliconPkg/IpBlock/Smbus/Smm/SmbusSmm.inf
ClientOneSiliconPkg/IpBlock/Smbus/Smm/SmbusTraditionalMm.c
ClientOneSiliconPkg/Pch/Include/Protocol/SmmSmbus.h
ClientOneSiliconPkg/Product/MeteorLake/EarlyDevices/Readme.md
ClientOneSiliconPkg/SiPkg.dec
Doxygen/BoardApi.chm
Doxygen/FspApi.chm
Doxygen/MeteorLake_FSP_Integration_Guide.chm
Doxygen/MeteorLake_FSP_Integration_Guide.pdf
Doxygen/PlatApi.chm
Doxygen/SiPkgApi.chm
LICENSE.txt
MeteorLakeBoardPkg/Acpi/AcpiTables/Facs/Facs.act
MeteorLakeBoardPkg/Acpi/AcpiTables/Fadt/Fadt6.3.act
MeteorLakeBoardPkg/Acpi/AcpiTables/Hpet/Hpet.act
MeteorLakeBoardPkg/Acpi/AcpiTables/Madt/Madt.act
MeteorLakeBoardPkg/Acpi/AcpiTables/Mcfg/Mcfg.act
MeteorLakeBoardPkg/CapsuleUpdateConfig/.gitignore
MeteorLakeBoardPkg/Features/CapsuleUpdate/Tools/CapsuleGenerate/Ucode/.gitignore
