<dec f='llvm/build/lib/Target/Hexagon/HexagonGenInstrInfo.inc' l='2187' type='2172'/>
<use f='llvm/build/lib/Target/Hexagon/HexagonGenAsmMatcher.inc' l='9790'/>
<use f='llvm/build/lib/Target/Hexagon/HexagonGenAsmMatcher.inc' l='9959'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonBitSimplify.cpp' l='528' c='_ZN12_GLOBAL__N_118HexagonBitSimplify18getUsedBitsInStoreEjRN4llvm9BitVectorEt'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonConstExtenders.cpp' l='848' c='_ZNK12_GLOBAL__N_121HexagonConstExtenders14isRegOffOpcodeEj'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonConstExtenders.cpp' l='941' u='r' c='_ZNK12_GLOBAL__N_121HexagonConstExtenders15getRegOffOpcodeEj'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonConstExtenders.cpp' l='1023' u='r' c='_ZNK12_GLOBAL__N_121HexagonConstExtenders23getDirectRegReplacementEj'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonInstrInfo.cpp' l='320' c='_ZNK4llvm16HexagonInstrInfo18isStoreToStackSlotERKNS_12MachineInstrERi'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonInstrInfo.cpp' l='2838' c='_ZNK4llvm16HexagonInstrInfo13isValidOffsetEjiPKNS_18TargetRegisterInfoEb'/>
<use f='llvm/build/lib/Target/Hexagon/HexagonGenMCCodeEmitter.inc' l='5300' c='_ZNK4llvm20HexagonMCCodeEmitter21getBinaryCodeForInstrERKNS_6MCInstERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE'/>
