# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../ece383_hw4.srcs/sources_1/new/base5_counter.vhd" \
"../../../../ece383_hw4.srcs/sources_1/new/top_hw4.vhd" \
"../../../../ece383_hw4.srcs/sources_1/new/top_hw4_tb.vhd" \

# Do not sort compile order
nosort
