git clone --depth 1 --no-tags https://github.com/victorlb25/cl2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/154717946
git clone --depth 1 --no-tags https://github.com/luiscameroo/fpga_audiovisualizer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/153966281
git clone --depth 1 --no-tags https://github.com/snxiong/Adder-Subtractor-5-bit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/154922403
git clone --depth 1 --no-tags https://github.com/ruddha21/RTL-design-codes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/155448424
git clone --depth 1 --no-tags https://github.com/ishaanthakur/Heart-Rate-Monitor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/157135695
git clone --depth 1 --no-tags https://github.com/DarkPalladium/Codificador-Morse.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/156712378
git clone --depth 1 --no-tags https://github.com/eomwonju/2017_LogicCircuitDesign.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/157215883
git clone --depth 1 --no-tags https://github.com/DanNicolau/fpga-daw.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/157060420
git clone --depth 1 --no-tags https://github.com/SyahX/risc-v.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/157566365
git clone --depth 1 --no-tags https://github.com/Krohnis/Verilog-Computer-Organizations.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/154278820
git clone --depth 1 --no-tags https://github.com/DiyaJ/Processor-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/154309939
git clone --depth 1 --no-tags https://github.com/matthewying/git_ignore.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/154236584
git clone --depth 1 --no-tags https://github.com/alti21/Processor_MicroArchitecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/154874664
git clone --depth 1 --no-tags https://github.com/jasonsu0211230/single_cycle_cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/156044399
git clone --depth 1 --no-tags https://github.com/liuyh73/ECOP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/156070259
git clone --depth 1 --no-tags https://github.com/AdDraw/Hard_Video_Processing.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/156971787
git clone --depth 1 --no-tags https://github.com/mayawarrier/raycast-3D-CycloneFPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/157034059
git clone --depth 1 --no-tags https://github.com/jiawenqi11/ab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/155877123
git clone --depth 1 --no-tags https://github.com/lifeishard/DE2-Synthesizer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/155902722
git clone --depth 1 --no-tags https://github.com/Erkin97-zz/MIPS-design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/155959307
git clone --depth 1 --no-tags https://github.com/quinnmagendanz/risc_processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/155919751
git clone --depth 1 --no-tags https://github.com/taoluezhou/test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/156859967
git clone --depth 1 --no-tags https://github.com/Double-oxygeN/lab_6.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/156845434
git clone --depth 1 --no-tags https://github.com/ie700723/Examen_2_CornejoLara.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/156876304
git clone --depth 1 --no-tags https://github.com/shishu8385/spi_core.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/154424341
git clone --depth 1 --no-tags https://github.com/ramk94/SimpleBOT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/153023217
git clone --depth 1 --no-tags https://github.com/NIanBeIx/Mojo-FPGA-16-bits-ALU-in-Lucid.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/155435315
git clone --depth 1 --no-tags https://github.com/chiayewken/16-Bit-ALU-on-Mojo-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/155423721
git clone --depth 1 --no-tags https://github.com/oliverschwartz/circuitry.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/155645635
git clone --depth 1 --no-tags https://github.com/kevin-gadek/fp_mul.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/155634881
git clone --depth 1 --no-tags https://github.com/kgonz224/CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/155467968
git clone --depth 1 --no-tags https://github.com/ewesterhoff/Lab4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/156151939
git clone --depth 1 --no-tags https://github.com/yjiang0929/Lab4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/156141839
git clone --depth 1 --no-tags https://github.com/Ali-Omrani/Computer-Architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/156513965
git clone --depth 1 --no-tags https://github.com/joshuabae/ELEC-326.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/156609477
git clone --depth 1 --no-tags https://github.com/Pejoicen/extra.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/157377062
git clone --depth 1 --no-tags https://github.com/BeeBeansTechnologies/SiTCP_Sample_Code_for_AC701_SFP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/157175910
git clone --depth 1 --no-tags https://github.com/parthsagar2010/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/157473963
git clone --depth 1 --no-tags https://github.com/Daniel-International/Project3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/157606875
git clone --depth 1 --no-tags https://github.com/Fabio752/VERI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/157547194
git clone --depth 1 --no-tags https://github.com/EmilyBlues/ComputerOrganizationLab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/152713850
git clone --depth 1 --no-tags https://github.com/zohashazaib/lab08.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/153429210
git clone --depth 1 --no-tags https://github.com/yuteno/ReservoirComputingVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/153725271
git clone --depth 1 --no-tags https://github.com/MatheusNascimentoti99/Control_MatrizLed.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/155022870
git clone --depth 1 --no-tags https://github.com/rplante97/ECE473-MIPS-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/155118053
git clone --depth 1 --no-tags https://github.com/franciscotis/Microarquitetura.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/153649533
git clone --depth 1 --no-tags https://github.com/tonggege001/DigitalCircuitsCourseDesign.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/153983944
git clone --depth 1 --no-tags https://github.com/TruongLQ/thanhnv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/154988274
git clone --depth 1 --no-tags https://github.com/aparajits/LD_lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/155057169
git clone --depth 1 --no-tags https://github.com/billybobozhu/16alu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/155261438
git clone --depth 1 --no-tags https://github.com/Xyro0-k/simple_mips_cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/156965540
git clone --depth 1 --no-tags https://github.com/FujiiNoritsugu/Ogaki_Mini_Maker_Faire_2018.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/155620449
git clone --depth 1 --no-tags https://github.com/noteisenheim/best-ca-project-eva.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/157570595
git clone --depth 1 --no-tags https://github.com/Keb-L/EE371_Lab4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/155917762
git clone --depth 1 --no-tags https://github.com/tssu123/Monero-Phase2_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/156184933
git clone --depth 1 --no-tags https://github.com/ariarostami/eecs151-proj.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/153866663
git clone --depth 1 --no-tags https://github.com/HunterBook/Lab1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/154562717
git clone --depth 1 --no-tags https://github.com/FurlanV/MIPS-PIPELINE-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/155642567
git clone --depth 1 --no-tags https://github.com/ThatOtherMikeGuy/StopWatch-DigitalSystemProject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/155596699
git clone --depth 1 --no-tags https://github.com/cpebud/CECS301_Lab5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/154255479
git clone --depth 1 --no-tags https://github.com/carlosjosetam/TP_TEST_PHELMA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/154319812
git clone --depth 1 --no-tags https://github.com/codearpit07/DigitalClock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/156628962
git clone --depth 1 --no-tags https://github.com/lyudchik/SiFO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/152752188
git clone --depth 1 --no-tags https://github.com/NJnisarg/COA_ASSIGNMENTS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/152973863
git clone --depth 1 --no-tags https://github.com/millionvoid/ComputerOrganizationPrinciples.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/153043072
git clone --depth 1 --no-tags https://github.com/BeeBeansTechnologies/SiTCP_Netlist_for_Spartan7.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/157169400
git clone --depth 1 --no-tags https://github.com/BeeBeansTechnologies/SiTCP_Sample_Code_for_KC705_SFP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/157175698
git clone --depth 1 --no-tags https://github.com/liushiqi/FinalElec.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/157305338
git clone --depth 1 --no-tags https://github.com/j1m5s3/ADS_18.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/157038994
git clone --depth 1 --no-tags https://github.com/shanthanu9/GCD-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/157504653
git clone --depth 1 --no-tags https://github.com/DCLab2018team03/lab2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/157493629
git clone --depth 1 --no-tags https://github.com/eigenform/metagecko.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/157609086
git clone --depth 1 --no-tags https://github.com/jerry-jho/idvr.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/157550807
git clone --depth 1 --no-tags https://github.com/himanshushkl691/Logic_Design_Memory_Chips.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/153957863
git clone --depth 1 --no-tags https://github.com/ChrisPVille/raisin64-nexys4ddr.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/155005690
git clone --depth 1 --no-tags https://github.com/nooshin-taghavi/CAD-CA1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/155000217
git clone --depth 1 --no-tags https://github.com/tventura97/Digital-System-Design-Labs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/155120439
git clone --depth 1 --no-tags https://github.com/himanshushkl691/Expression_Memory_Chip.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/155112683
git clone --depth 1 --no-tags https://github.com/teezhiyao/1D_ALU_CI03_7.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/154459081
git clone --depth 1 --no-tags https://github.com/cdbm/ProjetoHardwareCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/154860096
git clone --depth 1 --no-tags https://github.com/cyon13/aria.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/157372975
git clone --depth 1 --no-tags https://github.com/DfX-NYUAD/3D-SM-Attack.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/156495002
git clone --depth 1 --no-tags https://github.com/YohnWang/dearv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/157069977
git clone --depth 1 --no-tags https://github.com/Bry1811/Verificacion_Funcional.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/155771702
git clone --depth 1 --no-tags https://github.com/chestnut1208/CPU-54.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/155714943
git clone --depth 1 --no-tags https://github.com/mfaisal97/Pegasus.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/155557492
git clone --depth 1 --no-tags https://github.com/ThatOtherMikeGuy/MicroPTest1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/155595664
git clone --depth 1 --no-tags https://github.com/zsylov/synchronized_asychronous_reset.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/155504596
git clone --depth 1 --no-tags https://github.com/markoizhou/inclinometer_cpld.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/156230225
git clone --depth 1 --no-tags https://github.com/Yamin-Friedman/logic_cad.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/156206192
git clone --depth 1 --no-tags https://github.com/GaryNotGay/BUAA_CS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/154352170
git clone --depth 1 --no-tags https://github.com/GlennChia/comp_struct_ALU16.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/155199135
git clone --depth 1 --no-tags https://github.com/harshgo/fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/156012506
git clone --depth 1 --no-tags https://github.com/sdcioc/temperature_map.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/156127916
git clone --depth 1 --no-tags https://github.com/joo-ji/Alarm-Clock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/156506242
git clone --depth 1 --no-tags https://github.com/andrewlaugit/Escape-the-Maze.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/156625671
git clone --depth 1 --no-tags https://github.com/diCharles/Examen2_CharlesSuarezDiego.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/156871201
git clone --depth 1 --no-tags https://github.com/zohashazaib/RISC_5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/156519190
git clone --depth 1 --no-tags https://github.com/rmoral45/Arquitectura2018.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/153626877
