#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Wed Aug 14 14:53:56 2019
# Process ID: 2240
# Current directory: D:/01_Xilinx_FPGA/LedRun
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent120520 D:\01_Xilinx_FPGA\LedRun\LedRun.xpr
# Log file: D:/01_Xilinx_FPGA/LedRun/vivado.log
# Journal file: D:/01_Xilinx_FPGA/LedRun\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/01_Xilinx_FPGA/LedRun/LedRun.xpr
update_compile_order -fileset sources_1
open_bd_design {D:/01_Xilinx_FPGA/LedRun/LedRun.srcs/sources_1/bd/LedRun/LedRun.bd}
regenerate_bd_layout
open_run impl_1
set_property OFFCHIP_TERM FP_VTT_50 [get_ports [list {gpio_led_tri_o[7]} {gpio_led_tri_o[6]} {gpio_led_tri_o[5]} {gpio_led_tri_o[4]} {gpio_led_tri_o[3]} {gpio_led_tri_o[2]} {gpio_led_tri_o[1]} {gpio_led_tri_o[0]}]]
place_ports {gpio_led_tri_o[0]} L16
place_ports {gpio_led_tri_o[1]} J11
place_ports {gpio_led_tri_o[2]} K11
place_ports {gpio_led_tri_o[3]} L11
place_ports {gpio_led_tri_o[4]} L12
place_ports {gpio_led_tri_o[5]} L13
place_ports {gpio_led_tri_o[6]} L15
place_ports {gpio_led_tri_o[7]} K16
place_ports pwm0_0 A21
place_ports pwm0_0 L17
open_bd_design {D:/01_Xilinx_FPGA/LedRun/LedRun.srcs/sources_1/bd/LedRun/LedRun.bd}
startgroup
set_property package_pin "" [get_ports [list  pwm0_0]]
place_ports iic_rtl_0_scl_io L17
endgroup
set_property package_pin "" [get_ports [list  pwm0_0]]
place_ports iic_rtl_0_scl_io A18
place_ports iic_rtl_0_sda_io A20
place_ports uart_rtl_0_rxd A21
place_ports uart_rtl_0_txd A22
place_ports uart_rtl_1_rxd B19
place_ports uart_rtl_1_txd B22
place_ports pwm0_0 L17
set_property OFFCHIP_TERM FP_VTT_50 [get_ports [list iic_rtl_0_scl_io]]
set_property OFFCHIP_TERM (Multiple) [get_ports [list uart_rtl_0_rxd uart_rtl_0_txd]]
set_property OFFCHIP_TERM NONE [get_ports [list iic_rtl_0_scl_io]]
set_property OFFCHIP_TERM NONE [get_ports [list iic_rtl_0_sda_io]]
open_bd_design {D:/01_Xilinx_FPGA/LedRun/LedRun.srcs/sources_1/bd/LedRun/LedRun.bd}
open_bd_design {D:/01_Xilinx_FPGA/LedRun/LedRun.srcs/sources_1/bd/LedRun/LedRun.bd}
open_bd_design {D:/01_Xilinx_FPGA/LedRun/LedRun.srcs/sources_1/bd/LedRun/LedRun.bd}
set_property OFFCHIP_TERM NONE [get_ports [list uart_rtl_0_rxd uart_rtl_0_txd]]
set_property OFFCHIP_TERM NONE [get_ports [list uart_rtl_1_rxd uart_rtl_1_txd]]
set_property OFFCHIP_TERM NONE [get_ports [list {gpio_led_tri_o[7]} {gpio_led_tri_o[6]} {gpio_led_tri_o[5]} {gpio_led_tri_o[4]} {gpio_led_tri_o[3]} {gpio_led_tri_o[2]} {gpio_led_tri_o[1]} {gpio_led_tri_o[0]}]]
set_property OFFCHIP_TERM NONE [get_ports [list pwm0_0]]
save_constraints
open_bd_design {D:/01_Xilinx_FPGA/LedRun/LedRun.srcs/sources_1/bd/LedRun/LedRun.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_quad_spi:3.2 axi_quad_spi_0
endgroup
set_property location {6 2037 1456} [get_bd_cells axi_quad_spi_0]
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins axi_quad_spi_0/SPI_0]
endgroup
startgroup
set_property -dict [list CONFIG.NUM_PORTS {7}] [get_bd_cells xlconcat_0]
endgroup
connect_bd_net [get_bd_pins xlconcat_0/In5] [get_bd_pins axi_quad_spi_0/ip2intc_irpt]
undo
undo
undo
undo
undo
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
reset_run synth_1
