// Seed: 2078580841
module module_0 (
    input tri id_0,
    input supply1 id_1,
    input tri0 id_2,
    input wor id_3,
    output supply0 id_4
);
endmodule
module module_1 (
    input wor id_0,
    input supply1 id_1,
    input supply1 id_2,
    input tri id_3,
    input supply0 id_4,
    input wand id_5,
    output uwire id_6,
    output tri0 id_7,
    input wand id_8,
    input supply0 id_9,
    input supply0 id_10,
    output wor id_11,
    output uwire id_12,
    input uwire id_13,
    input wire id_14,
    output uwire id_15,
    output tri0 id_16,
    output tri0 id_17
);
  wire id_19;
  wire id_20;
  module_0(
      id_5, id_1, id_5, id_4, id_6
  );
  wire id_21;
  assign id_7 = 1 == id_0;
endmodule
