synthesis:  version Radiant Software (64-bit) 3.2.0.18.0

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2022 Lattice Semiconductor Corporation,  All rights reserved.
Fri Nov 18 17:10:59 2022


Command Line:  C:\lscc\radiant\3.2\ispfpga\bin\nt64\synthesis.exe -f FFT_fft_lattice.synproj -gui -msgset C:/Users/bsimpkins/Documents/Harmonizer-main/fpga_code/promote.xml 

Synthesis options:
The -a option is iCE40UP.
The -t option is SG48.
The -sp option is High-Performance_1.2V.
The -p option is iCE40UP5K.
                                                          


##########################################################


### Lattice Family     : iCE40UP


### Device             : iCE40UP5K


### Package            : SG48


### Performance Grade  : High-Performance_1.2V


                                                         


INFO - synthesis: User-Selected Strategy Settings
Optimization goal = Area
Top-level module name = fft_controller.
Target frequency = 200.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true
DSP utilization = 100.000000 %
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1


Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output HDL file name = FFT_fft.vm.
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-path C:/Users/bsimpkins/Documents/Harmonizer-main/fpga_code (searchpath added)
-path C:/Users/bsimpkins/Documents/Harmonizer-main/fpga_code/fft (searchpath added)
-path C:/lscc/radiant/3.2/ispfpga/ice40tp/data (searchpath added)
Mixed language design
Verilog design file = C:/lscc/radiant/3.2/ip/pmi/pmi_iCE40UP.v
Verilog design file = C:/Users/bsimpkins/Documents/Harmonizer-main/fpga_code/address_gen.sv
Verilog design file = C:/Users/bsimpkins/Documents/Harmonizer-main/fpga_code/fft_controller.sv
Verilog design file = C:/Users/bsimpkins/Documents/Harmonizer-main/fpga_code/memory_units.sv
Verilog design file = C:/Users/bsimpkins/Documents/Harmonizer-main/fpga_code/multiplication.sv
Verilog design file = C:/Users/bsimpkins/Documents/Harmonizer-main/fpga_code/spi.sv
VHDL library = pmi
VHDL design file = C:/lscc/radiant/3.2/ip/pmi/pmi_iCE40UP.vhd
WARNING - synthesis: Unexpected file name extension for Verilog file c:/users/bsimpkins/documents/harmonizer-main/fpga_code/address_gen.sv.
WARNING - synthesis: Unexpected file name extension for Verilog file c:/users/bsimpkins/documents/harmonizer-main/fpga_code/fft_controller.sv.
WARNING - synthesis: Unexpected file name extension for Verilog file c:/users/bsimpkins/documents/harmonizer-main/fpga_code/memory_units.sv.
WARNING - synthesis: Unexpected file name extension for Verilog file c:/users/bsimpkins/documents/harmonizer-main/fpga_code/multiplication.sv.
WARNING - synthesis: Unexpected file name extension for Verilog file c:/users/bsimpkins/documents/harmonizer-main/fpga_code/spi.sv.
The -r option is OFF. [ Remove LOC Properties is OFF. ]
Compile design.
Compile Design Begin
Analyzing Verilog file c:/lscc/radiant/3.2/ip/pmi/pmi_ice40up.v. VERI-1482
INFO - synthesis: c:/lscc/radiant/3.2/ip/pmi/pmi_ice40up.v(1): analyzing included file c:/lscc/radiant/3.2/ip/pmi/pmi_addsub.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/3.2/ip/pmi/pmi_addsub.v(40): analyzing included file c:/lscc/radiant/3.2/ip/pmi/../common/adder_subtractor/rtl/lscc_add_sub.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/3.2/ip/pmi/pmi_ice40up.v(2): analyzing included file c:/lscc/radiant/3.2/ip/pmi/pmi_add.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/3.2/ip/pmi/pmi_add.v(50): analyzing included file c:/lscc/radiant/3.2/ip/pmi/../common/adder/rtl/lscc_adder.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/3.2/ip/pmi/pmi_ice40up.v(3): analyzing included file c:/lscc/radiant/3.2/ip/pmi/pmi_complex_mult.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/3.2/ip/pmi/pmi_complex_mult.v(52): analyzing included file c:/lscc/radiant/3.2/ip/pmi/../common/complex_mult/rtl/lscc_complex_mult.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/3.2/ip/pmi/pmi_ice40up.v(4): analyzing included file c:/lscc/radiant/3.2/ip/pmi/pmi_counter.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/3.2/ip/pmi/pmi_counter.v(39): analyzing included file c:/lscc/radiant/3.2/ip/pmi/../common/counter/rtl/lscc_cntr.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/3.2/ip/pmi/pmi_ice40up.v(5): analyzing included file c:/lscc/radiant/3.2/ip/pmi/pmi_fifo.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/3.2/ip/pmi/pmi_fifo.v(44): analyzing included file c:/lscc/radiant/3.2/ip/pmi/../avant/fifo/rtl/lscc_fifo.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/3.2/ip/pmi/pmi_ice40up.v(6): analyzing included file c:/lscc/radiant/3.2/ip/pmi/pmi_fifo_dc.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/3.2/ip/pmi/pmi_fifo_dc.v(47): analyzing included file c:/lscc/radiant/3.2/ip/pmi/../avant/fifo_dc/rtl/lscc_fifo_dc.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/3.2/ip/pmi/pmi_ice40up.v(7): analyzing included file c:/lscc/radiant/3.2/ip/pmi/pmi_mac.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/3.2/ip/pmi/pmi_mac.v(52): analyzing included file c:/lscc/radiant/3.2/ip/pmi/../common/mult_accumulate/rtl/lscc_mult_accumulate.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/3.2/ip/pmi/pmi_ice40up.v(8): analyzing included file c:/lscc/radiant/3.2/ip/pmi/pmi_multaddsubsum.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/3.2/ip/pmi/pmi_multaddsubsum.v(53): analyzing included file c:/lscc/radiant/3.2/ip/pmi/../common/mult_add_sub_sum/rtl/lscc_mult_add_sub_sum.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/3.2/ip/pmi/pmi_ice40up.v(9): analyzing included file c:/lscc/radiant/3.2/ip/pmi/pmi_multaddsub.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/3.2/ip/pmi/pmi_multaddsub.v(52): analyzing included file c:/lscc/radiant/3.2/ip/pmi/../common/mult_add_sub/rtl/lscc_mult_add_sub.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/3.2/ip/pmi/pmi_ice40up.v(10): analyzing included file c:/lscc/radiant/3.2/ip/pmi/pmi_mult.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/3.2/ip/pmi/pmi_mult.v(51): analyzing included file c:/lscc/radiant/3.2/ip/pmi/../common/multiplier/rtl/lscc_multiplier.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/3.2/ip/pmi/pmi_ice40up.v(11): analyzing included file c:/lscc/radiant/3.2/ip/pmi/pmi_ram_dp.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/3.2/ip/pmi/pmi_ram_dp.v(48): analyzing included file c:/lscc/radiant/3.2/ip/pmi/../avant/ram_dp/rtl/lscc_ram_dp.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/3.2/ip/pmi/pmi_ice40up.v(12): analyzing included file c:/lscc/radiant/3.2/ip/pmi/pmi_ram_dq.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/3.2/ip/pmi/pmi_ram_dq.v(45): analyzing included file c:/lscc/radiant/3.2/ip/pmi/../avant/ram_dq/rtl/lscc_ram_dq.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/3.2/ip/pmi/pmi_ice40up.v(13): analyzing included file c:/lscc/radiant/3.2/ip/pmi/pmi_rom.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/3.2/ip/pmi/pmi_rom.v(45): analyzing included file c:/lscc/radiant/3.2/ip/pmi/../avant/rom/rtl/lscc_rom.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/3.2/ip/pmi/pmi_ice40up.v(14): analyzing included file c:/lscc/radiant/3.2/ip/pmi/pmi_sub.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/3.2/ip/pmi/pmi_sub.v(50): analyzing included file c:/lscc/radiant/3.2/ip/pmi/../common/subtractor/rtl/lscc_subtractor.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/3.2/ip/pmi/pmi_ice40up.v(15): analyzing included file c:/lscc/radiant/3.2/ip/pmi/pmi_ram_dp_be.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/3.2/ip/pmi/pmi_ram_dp_be.v(49): analyzing included file c:/lscc/radiant/3.2/ip/pmi/../avant/ram_dp/rtl/lscc_ram_dp.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/3.2/ip/pmi/pmi_ice40up.v(16): analyzing included file c:/lscc/radiant/3.2/ip/pmi/pmi_ram_dq_be.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/3.2/ip/pmi/pmi_ram_dq_be.v(45): analyzing included file c:/lscc/radiant/3.2/ip/pmi/../avant/ram_dq/rtl/lscc_ram_dq.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/3.2/ip/pmi/pmi_ice40up.v(17): analyzing included file c:/lscc/radiant/3.2/ip/pmi/pmi_dsp.v. VERI-1328
Analyzing Verilog file c:/users/bsimpkins/documents/harmonizer-main/fpga_code/address_gen.sv. VERI-1482
Analyzing Verilog file c:/users/bsimpkins/documents/harmonizer-main/fpga_code/fft_controller.sv. VERI-1482
Analyzing Verilog file c:/users/bsimpkins/documents/harmonizer-main/fpga_code/memory_units.sv. VERI-1482
Analyzing Verilog file c:/users/bsimpkins/documents/harmonizer-main/fpga_code/multiplication.sv. VERI-1482
Analyzing Verilog file c:/users/bsimpkins/documents/harmonizer-main/fpga_code/spi.sv. VERI-1482
Analyzing VHDL file c:/lscc/radiant/3.2/ip/pmi/pmi_ice40up.vhd. VHDL-1481
Analyzing VHDL file c:/lscc/radiant/3.2/ip/pmi/pmi_ice40up.vhd

INFO - synthesis: c:/lscc/radiant/3.2/ip/pmi/pmi_ice40up.vhd(4): analyzing package components. VHDL-1014
INFO - synthesis: The default VHDL library search path is now "C:/Users/bsimpkins/Documents/Harmonizer-main/fpga_code/fft". VHDL-1504
Top module language type = Verilog.
Top module name (Verilog, mixed language): fft_controller
INFO - synthesis: c:/users/bsimpkins/documents/harmonizer-main/fpga_code/fft_controller.sv(2): compiling module fft_controller. VERI-1018
WARNING - synthesis: c:/users/bsimpkins/documents/harmonizer-main/fpga_code/fft_controller.sv(17): expression size 32 truncated to fit in target size 2. VERI-1209
INFO - synthesis: c:/users/bsimpkins/documents/harmonizer-main/fpga_code/fft_controller.sv(87): compiling module fft_counter. VERI-1018
WARNING - synthesis: c:/users/bsimpkins/documents/harmonizer-main/fpga_code/fft_controller.sv(36): expression size 32 truncated to fit in target size 8. VERI-1209
INFO - synthesis: c:/users/bsimpkins/documents/harmonizer-main/fpga_code/address_gen.sv(3): compiling module agu. VERI-1018
INFO - synthesis: c:/users/bsimpkins/documents/harmonizer-main/fpga_code/address_gen.sv(76): compiling module reverse_bits. VERI-1018
INFO - synthesis: c:/users/bsimpkins/documents/harmonizer-main/fpga_code/address_gen.sv(42): compiling module processing_agu. VERI-1018
WARNING - synthesis: c:/users/bsimpkins/documents/harmonizer-main/fpga_code/address_gen.sv(60): expression size 32 truncated to fit in target size 6. VERI-1209
WARNING - synthesis: c:/users/bsimpkins/documents/harmonizer-main/fpga_code/address_gen.sv(70): expression size 6 truncated to fit in target size 5. VERI-1209
INFO - synthesis: c:/users/bsimpkins/documents/harmonizer-main/fpga_code/memory_units.sv(4): compiling module ram. VERI-1018
INFO - synthesis: c:/users/bsimpkins/documents/harmonizer-main/fpga_code/memory_units.sv(22): compiling module twiddle_rom. VERI-1018
WARNING - synthesis: c:/users/bsimpkins/documents/harmonizer-main/fpga_code/memory_units.sv(27): net mem does not have a driver. VDB-1002
INFO - synthesis: c:/users/bsimpkins/documents/harmonizer-main/fpga_code/multiplication.sv(2): compiling module butterfly_unit. VERI-1018
INFO - synthesis: c:/users/bsimpkins/documents/harmonizer-main/fpga_code/multiplication.sv(36): compiling module complex_multiplier. VERI-1018
INFO - synthesis: c:/users/bsimpkins/documents/harmonizer-main/fpga_code/multiplication.sv(70): compiling module multiplier. VERI-1018
                                                         


### Number of Logic Cells: 5280


### Number of RAM Blocks: 30


### Number of DSP Blocks: 8


### Number of PLLs: 1


### Number of IO Pins: 61


##########################################################


                                                         


WARNING - synthesis: c:/users/bsimpkins/documents/harmonizer-main/fpga_code/memory_units.sv(27): ram mem_original_ramnet has no write-port on it. VDB-1038



######## Found 4 RTL RAMs in the design.
######## Mapping RTL RAM \ram0_a/mem to 2 EBR blocks in PSEUDO_DUAL_PORT Mode

######## Mapping RTL RAM \ram0_b/mem to 2 EBR blocks in PSEUDO_DUAL_PORT Mode

######## Mapping RTL RAM \ram1_a/mem to 2 EBR blocks in PSEUDO_DUAL_PORT Mode

######## Mapping RTL RAM \ram1_b/mem to 2 EBR blocks in PSEUDO_DUAL_PORT Mode

Mapped 4 multiplier(s)



################### Begin Area Report (fft_controller)######################
Number of register bits => 21 of 5280 (0 % )
EBR_B => 10
CCU2 => 95
FD1P3XZ => 21
IB => 18
LUT4 => 321
MAC16 => 4
OB => 9
################### End Area Report ##################
Number of odd-length carry chains : 1
Number of even-length carry chains : 12

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 3
  Net : ram_clk, loads : 78
  Net : slow_clk, loads : 1
  Net : clk_c, loads : 0
Clock Enable Nets
Number of Clock Enables: 0
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : load_c, loads : 109
  Net : counter/fft_level[0], loads : 80
  Net : counter/reset_c, loads : 21
  Net : done_c, loads : 17
  Net : counter/fft_level[1], loads : 14
  Net : counter/butterfly_iter[0], loads : 13
  Net : counter/fft_level[2], loads : 10
  Net : n23_2, loads : 9
  Net : counter/butterfly_iter[1], loads : 8
  Net : address_generator/standard_logic/mask_shift[1], loads : 8
################### End Clock Report ##################

Peak Memory Usage: 89 MB

--------------------------------------------------------------
Total CPU Time: 1 secs 
Total REAL Time: 5 secs 
--------------------------------------------------------------
