
HotIron.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b978  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000298  0800ba84  0800ba84  0001ba84  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800bd1c  0800bd1c  00020210  2**0
                  CONTENTS
  4 .ARM          00000000  0800bd1c  0800bd1c  00020210  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800bd1c  0800bd1c  00020210  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800bd1c  0800bd1c  0001bd1c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800bd20  0800bd20  0001bd20  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000210  20000000  0800bd24  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000013ec  20000210  0800bf34  00020210  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200015fc  0800bf34  000215fc  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020210  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001b9ee  00000000  00000000  00020239  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003d89  00000000  00000000  0003bc27  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001340  00000000  00000000  0003f9b0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001188  00000000  00000000  00040cf0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001b4df  00000000  00000000  00041e78  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000177e0  00000000  00000000  0005d357  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008fbb7  00000000  00000000  00074b37  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  001046ee  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000052ec  00000000  00000000  00104744  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000210 	.word	0x20000210
 8000128:	00000000 	.word	0x00000000
 800012c:	0800ba6c 	.word	0x0800ba6c

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000214 	.word	0x20000214
 8000148:	0800ba6c 	.word	0x0800ba6c

0800014c <delay_init>:
#include "main.h"

TIM_HandleTypeDef * htim;

void delay_init(TIM_HandleTypeDef * htim_i)
{
 800014c:	b580      	push	{r7, lr}
 800014e:	b082      	sub	sp, #8
 8000150:	af00      	add	r7, sp, #0
 8000152:	6078      	str	r0, [r7, #4]
	htim = htim_i;
 8000154:	4a05      	ldr	r2, [pc, #20]	; (800016c <delay_init+0x20>)
 8000156:	687b      	ldr	r3, [r7, #4]
 8000158:	6013      	str	r3, [r2, #0]
	HAL_TIM_Base_Start(htim);
 800015a:	4b04      	ldr	r3, [pc, #16]	; (800016c <delay_init+0x20>)
 800015c:	681b      	ldr	r3, [r3, #0]
 800015e:	4618      	mov	r0, r3
 8000160:	f005 fc34 	bl	80059cc <HAL_TIM_Base_Start>
}
 8000164:	bf00      	nop
 8000166:	3708      	adds	r7, #8
 8000168:	46bd      	mov	sp, r7
 800016a:	bd80      	pop	{r7, pc}
 800016c:	20000510 	.word	0x20000510

08000170 <delay_us>:

// delays for us count
void delay_us(uint16_t us)
{
 8000170:	b480      	push	{r7}
 8000172:	b083      	sub	sp, #12
 8000174:	af00      	add	r7, sp, #0
 8000176:	4603      	mov	r3, r0
 8000178:	80fb      	strh	r3, [r7, #6]
	__HAL_TIM_SET_COUNTER(htim,0);
 800017a:	4b0a      	ldr	r3, [pc, #40]	; (80001a4 <delay_us+0x34>)
 800017c:	681b      	ldr	r3, [r3, #0]
 800017e:	681b      	ldr	r3, [r3, #0]
 8000180:	2200      	movs	r2, #0
 8000182:	625a      	str	r2, [r3, #36]	; 0x24
	while ((uint16_t)__HAL_TIM_GET_COUNTER(htim) < us);
 8000184:	bf00      	nop
 8000186:	4b07      	ldr	r3, [pc, #28]	; (80001a4 <delay_us+0x34>)
 8000188:	681b      	ldr	r3, [r3, #0]
 800018a:	681b      	ldr	r3, [r3, #0]
 800018c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800018e:	b29b      	uxth	r3, r3
 8000190:	88fa      	ldrh	r2, [r7, #6]
 8000192:	429a      	cmp	r2, r3
 8000194:	d8f7      	bhi.n	8000186 <delay_us+0x16>
}
 8000196:	bf00      	nop
 8000198:	bf00      	nop
 800019a:	370c      	adds	r7, #12
 800019c:	46bd      	mov	sp, r7
 800019e:	bc80      	pop	{r7}
 80001a0:	4770      	bx	lr
 80001a2:	bf00      	nop
 80001a4:	20000510 	.word	0x20000510

080001a8 <lcd_create>:
 */
LCD_HandleTypeDef lcd_create(
		LCD_PortType port[], LCD_PinType pin[],
		LCD_PortType rs_port, LCD_PinType rs_pin,
		LCD_PortType en_port, LCD_PinType en_pin, LCD_ModeTypeDef mode)
{
 80001a8:	b5b0      	push	{r4, r5, r7, lr}
 80001aa:	b08a      	sub	sp, #40	; 0x28
 80001ac:	af00      	add	r7, sp, #0
 80001ae:	60f8      	str	r0, [r7, #12]
 80001b0:	60b9      	str	r1, [r7, #8]
 80001b2:	607a      	str	r2, [r7, #4]
 80001b4:	603b      	str	r3, [r7, #0]
	LCD_HandleTypeDef lcd;

	lcd.mode = mode;
 80001b6:	f897 3044 	ldrb.w	r3, [r7, #68]	; 0x44
 80001ba:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26

	lcd.en_pin = en_pin;
 80001be:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 80001c2:	84bb      	strh	r3, [r7, #36]	; 0x24
	lcd.en_port = en_port;
 80001c4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80001c6:	623b      	str	r3, [r7, #32]

	lcd.rs_pin = rs_pin;
 80001c8:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 80001ca:	83bb      	strh	r3, [r7, #28]
	lcd.rs_port = rs_port;
 80001cc:	683b      	ldr	r3, [r7, #0]
 80001ce:	61bb      	str	r3, [r7, #24]

	lcd.data_pin = pin;
 80001d0:	687b      	ldr	r3, [r7, #4]
 80001d2:	617b      	str	r3, [r7, #20]
	lcd.data_port = port;
 80001d4:	68bb      	ldr	r3, [r7, #8]
 80001d6:	613b      	str	r3, [r7, #16]

	delay_us(20000); // Display needs about 10ms to start, so you should provide delay
 80001d8:	f644 6020 	movw	r0, #20000	; 0x4e20
 80001dc:	f7ff ffc8 	bl	8000170 <delay_us>

	lcd_init(&lcd);
 80001e0:	f107 0310 	add.w	r3, r7, #16
 80001e4:	4618      	mov	r0, r3
 80001e6:	f000 f80f 	bl	8000208 <lcd_init>

	return lcd;
 80001ea:	68fb      	ldr	r3, [r7, #12]
 80001ec:	461d      	mov	r5, r3
 80001ee:	f107 0410 	add.w	r4, r7, #16
 80001f2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80001f4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80001f6:	e894 0003 	ldmia.w	r4, {r0, r1}
 80001fa:	e885 0003 	stmia.w	r5, {r0, r1}
}
 80001fe:	68f8      	ldr	r0, [r7, #12]
 8000200:	3728      	adds	r7, #40	; 0x28
 8000202:	46bd      	mov	sp, r7
 8000204:	bdb0      	pop	{r4, r5, r7, pc}
	...

08000208 <lcd_init>:

/**
 * Initialize 16x2-lcd without cursor
 */
void lcd_init(LCD_HandleTypeDef * lcd)
{
 8000208:	b580      	push	{r7, lr}
 800020a:	b082      	sub	sp, #8
 800020c:	af00      	add	r7, sp, #0
 800020e:	6078      	str	r0, [r7, #4]
	if(lcd->mode == LCD_4_BIT_MODE)
 8000210:	687b      	ldr	r3, [r7, #4]
 8000212:	7d9b      	ldrb	r3, [r3, #22]
 8000214:	2b00      	cmp	r3, #0
 8000216:	d10f      	bne.n	8000238 <lcd_init+0x30>
	{
			lcd_write_command(lcd, 0x33);
 8000218:	2133      	movs	r1, #51	; 0x33
 800021a:	6878      	ldr	r0, [r7, #4]
 800021c:	f000 f8d4 	bl	80003c8 <lcd_write_command>
			lcd_write_command(lcd, 0x32);
 8000220:	2132      	movs	r1, #50	; 0x32
 8000222:	6878      	ldr	r0, [r7, #4]
 8000224:	f000 f8d0 	bl	80003c8 <lcd_write_command>
			lcd_write_command(lcd, FUNCTION_SET | OPT_N);				// 4-bit mode
 8000228:	2128      	movs	r1, #40	; 0x28
 800022a:	6878      	ldr	r0, [r7, #4]
 800022c:	f000 f8cc 	bl	80003c8 <lcd_write_command>
			lcd_8line_mode = false;
 8000230:	4b0d      	ldr	r3, [pc, #52]	; (8000268 <lcd_init+0x60>)
 8000232:	2200      	movs	r2, #0
 8000234:	701a      	strb	r2, [r3, #0]
 8000236:	e006      	b.n	8000246 <lcd_init+0x3e>
	}
	else
	{
		lcd_write_command(lcd, FUNCTION_SET | OPT_DL | OPT_N);
 8000238:	2138      	movs	r1, #56	; 0x38
 800023a:	6878      	ldr	r0, [r7, #4]
 800023c:	f000 f8c4 	bl	80003c8 <lcd_write_command>
		lcd_8line_mode = true;
 8000240:	4b09      	ldr	r3, [pc, #36]	; (8000268 <lcd_init+0x60>)
 8000242:	2201      	movs	r2, #1
 8000244:	701a      	strb	r2, [r3, #0]
	}


	lcd_clear(lcd);											// Clear screen
 8000246:	6878      	ldr	r0, [r7, #4]
 8000248:	f000 f88c 	bl	8000364 <lcd_clear>
	lcd_mode(lcd, LCD_ENABLE, CURSOR_DISABLE, NO_BLINK);
 800024c:	2300      	movs	r3, #0
 800024e:	2200      	movs	r2, #0
 8000250:	2101      	movs	r1, #1
 8000252:	6878      	ldr	r0, [r7, #4]
 8000254:	f000 f80a 	bl	800026c <lcd_mode>
	lcd_write_command(lcd, ENTRY_MODE_SET | OPT_INC);			// Increment cursor
 8000258:	2106      	movs	r1, #6
 800025a:	6878      	ldr	r0, [r7, #4]
 800025c:	f000 f8b4 	bl	80003c8 <lcd_write_command>
}
 8000260:	bf00      	nop
 8000262:	3708      	adds	r7, #8
 8000264:	46bd      	mov	sp, r7
 8000266:	bd80      	pop	{r7, pc}
 8000268:	20000000 	.word	0x20000000

0800026c <lcd_mode>:

/**
 * Set display & cursor mode
 */
void lcd_mode(LCD_HandleTypeDef * lcd, LCD_ONOFF state, LCD_CURSOR cursor, LCD_BLINK blink)
{
 800026c:	b580      	push	{r7, lr}
 800026e:	b082      	sub	sp, #8
 8000270:	af00      	add	r7, sp, #0
 8000272:	6078      	str	r0, [r7, #4]
 8000274:	4608      	mov	r0, r1
 8000276:	4611      	mov	r1, r2
 8000278:	461a      	mov	r2, r3
 800027a:	4603      	mov	r3, r0
 800027c:	70fb      	strb	r3, [r7, #3]
 800027e:	460b      	mov	r3, r1
 8000280:	70bb      	strb	r3, [r7, #2]
 8000282:	4613      	mov	r3, r2
 8000284:	707b      	strb	r3, [r7, #1]
	lcd_write_command(lcd, DISPLAY_ON_OFF_CONTROL |
								 (state ?OPT_D:0) |
 8000286:	78fb      	ldrb	r3, [r7, #3]
 8000288:	2b00      	cmp	r3, #0
 800028a:	d001      	beq.n	8000290 <lcd_mode+0x24>
 800028c:	220c      	movs	r2, #12
 800028e:	e000      	b.n	8000292 <lcd_mode+0x26>
 8000290:	2208      	movs	r2, #8
 8000292:	78bb      	ldrb	r3, [r7, #2]
 8000294:	2b00      	cmp	r3, #0
 8000296:	d001      	beq.n	800029c <lcd_mode+0x30>
 8000298:	2302      	movs	r3, #2
 800029a:	e000      	b.n	800029e <lcd_mode+0x32>
 800029c:	2300      	movs	r3, #0
 800029e:	4313      	orrs	r3, r2
 80002a0:	b25a      	sxtb	r2, r3
								 (cursor?OPT_C:0) |
								 (blink ?OPT_B:0));
 80002a2:	787b      	ldrb	r3, [r7, #1]
 80002a4:	2b00      	cmp	r3, #0
 80002a6:	bf14      	ite	ne
 80002a8:	2301      	movne	r3, #1
 80002aa:	2300      	moveq	r3, #0
 80002ac:	b2db      	uxtb	r3, r3
 80002ae:	b25b      	sxtb	r3, r3
								 (cursor?OPT_C:0) |
 80002b0:	4313      	orrs	r3, r2
 80002b2:	b25b      	sxtb	r3, r3
	lcd_write_command(lcd, DISPLAY_ON_OFF_CONTROL |
 80002b4:	b2db      	uxtb	r3, r3
 80002b6:	4619      	mov	r1, r3
 80002b8:	6878      	ldr	r0, [r7, #4]
 80002ba:	f000 f885 	bl	80003c8 <lcd_write_command>
}
 80002be:	bf00      	nop
 80002c0:	3708      	adds	r7, #8
 80002c2:	46bd      	mov	sp, r7
 80002c4:	bd80      	pop	{r7, pc}

080002c6 <lcd_out>:

/**
 * Write a string on the current position
 */
void lcd_out(LCD_HandleTypeDef * lcd, uint8_t * arr, uint8_t length)
{
 80002c6:	b580      	push	{r7, lr}
 80002c8:	b086      	sub	sp, #24
 80002ca:	af00      	add	r7, sp, #0
 80002cc:	60f8      	str	r0, [r7, #12]
 80002ce:	60b9      	str	r1, [r7, #8]
 80002d0:	4613      	mov	r3, r2
 80002d2:	71fb      	strb	r3, [r7, #7]
	for (int i = 0; i < length; i++)
 80002d4:	2300      	movs	r3, #0
 80002d6:	617b      	str	r3, [r7, #20]
 80002d8:	e00a      	b.n	80002f0 <lcd_out+0x2a>
	{
		lcd_write_data(lcd, arr[i]);
 80002da:	697b      	ldr	r3, [r7, #20]
 80002dc:	68ba      	ldr	r2, [r7, #8]
 80002de:	4413      	add	r3, r2
 80002e0:	781b      	ldrb	r3, [r3, #0]
 80002e2:	4619      	mov	r1, r3
 80002e4:	68f8      	ldr	r0, [r7, #12]
 80002e6:	f000 f8a9 	bl	800043c <lcd_write_data>
	for (int i = 0; i < length; i++)
 80002ea:	697b      	ldr	r3, [r7, #20]
 80002ec:	3301      	adds	r3, #1
 80002ee:	617b      	str	r3, [r7, #20]
 80002f0:	79fb      	ldrb	r3, [r7, #7]
 80002f2:	697a      	ldr	r2, [r7, #20]
 80002f4:	429a      	cmp	r2, r3
 80002f6:	dbf0      	blt.n	80002da <lcd_out+0x14>
	}
}
 80002f8:	bf00      	nop
 80002fa:	bf00      	nop
 80002fc:	3718      	adds	r7, #24
 80002fe:	46bd      	mov	sp, r7
 8000300:	bd80      	pop	{r7, pc}

08000302 <lcd_string>:

/**
 * Write a string on the current position
 */
void lcd_string(LCD_HandleTypeDef * lcd, char * string)
{
 8000302:	b580      	push	{r7, lr}
 8000304:	b082      	sub	sp, #8
 8000306:	af00      	add	r7, sp, #0
 8000308:	6078      	str	r0, [r7, #4]
 800030a:	6039      	str	r1, [r7, #0]
	while (*string)
 800030c:	e007      	b.n	800031e <lcd_string+0x1c>
	{
		lcd_write_data(lcd, (uint8_t)*(string++));
 800030e:	683b      	ldr	r3, [r7, #0]
 8000310:	1c5a      	adds	r2, r3, #1
 8000312:	603a      	str	r2, [r7, #0]
 8000314:	781b      	ldrb	r3, [r3, #0]
 8000316:	4619      	mov	r1, r3
 8000318:	6878      	ldr	r0, [r7, #4]
 800031a:	f000 f88f 	bl	800043c <lcd_write_data>
	while (*string)
 800031e:	683b      	ldr	r3, [r7, #0]
 8000320:	781b      	ldrb	r3, [r3, #0]
 8000322:	2b00      	cmp	r3, #0
 8000324:	d1f3      	bne.n	800030e <lcd_string+0xc>
	}
}
 8000326:	bf00      	nop
 8000328:	bf00      	nop
 800032a:	3708      	adds	r7, #8
 800032c:	46bd      	mov	sp, r7
 800032e:	bd80      	pop	{r7, pc}

08000330 <lcd_set_xy>:

/**
 * Set the cursor position
 */
void lcd_set_xy(LCD_HandleTypeDef * lcd, uint8_t x, uint8_t y)
{
 8000330:	b580      	push	{r7, lr}
 8000332:	b082      	sub	sp, #8
 8000334:	af00      	add	r7, sp, #0
 8000336:	6078      	str	r0, [r7, #4]
 8000338:	460b      	mov	r3, r1
 800033a:	70fb      	strb	r3, [r7, #3]
 800033c:	4613      	mov	r3, r2
 800033e:	70bb      	strb	r3, [r7, #2]
	#ifdef LCD20xN
	lcd_write_command(lcd, SET_DDRAM_ADDR + ROW_20[y] + x);
	#endif

	#ifdef LCD16xN
	lcd_write_command(lcd, SET_DDRAM_ADDR + ROW_16[y] + x);
 8000340:	78bb      	ldrb	r3, [r7, #2]
 8000342:	4a07      	ldr	r2, [pc, #28]	; (8000360 <lcd_set_xy+0x30>)
 8000344:	5cd2      	ldrb	r2, [r2, r3]
 8000346:	78fb      	ldrb	r3, [r7, #3]
 8000348:	4413      	add	r3, r2
 800034a:	b2db      	uxtb	r3, r3
 800034c:	3b80      	subs	r3, #128	; 0x80
 800034e:	b2db      	uxtb	r3, r3
 8000350:	4619      	mov	r1, r3
 8000352:	6878      	ldr	r0, [r7, #4]
 8000354:	f000 f838 	bl	80003c8 <lcd_write_command>
	#endif
}
 8000358:	bf00      	nop
 800035a:	3708      	adds	r7, #8
 800035c:	46bd      	mov	sp, r7
 800035e:	bd80      	pop	{r7, pc}
 8000360:	0800bcb8 	.word	0x0800bcb8

08000364 <lcd_clear>:

/**
 * Clear the screen
 */
void lcd_clear(LCD_HandleTypeDef * lcd) {
 8000364:	b580      	push	{r7, lr}
 8000366:	b082      	sub	sp, #8
 8000368:	af00      	add	r7, sp, #0
 800036a:	6078      	str	r0, [r7, #4]
	lcd_write_command(lcd, CLEAR_DISPLAY);
 800036c:	2101      	movs	r1, #1
 800036e:	6878      	ldr	r0, [r7, #4]
 8000370:	f000 f82a 	bl	80003c8 <lcd_write_command>
	delay_us(maxi_delay);
 8000374:	f240 50dc 	movw	r0, #1500	; 0x5dc
 8000378:	f7ff fefa 	bl	8000170 <delay_us>
}
 800037c:	bf00      	nop
 800037e:	3708      	adds	r7, #8
 8000380:	46bd      	mov	sp, r7
 8000382:	bd80      	pop	{r7, pc}

08000384 <lcd_define_chars>:
	}
	lcd_write_command(lcd, SET_DDRAM_ADDR);
}

// load all 8 chars
void lcd_define_chars(LCD_HandleTypeDef * lcd, uint8_t bitmap[]){
 8000384:	b580      	push	{r7, lr}
 8000386:	b084      	sub	sp, #16
 8000388:	af00      	add	r7, sp, #0
 800038a:	6078      	str	r0, [r7, #4]
 800038c:	6039      	str	r1, [r7, #0]
	lcd_write_command(lcd, SETCGRAM_ADDR);
 800038e:	2140      	movs	r1, #64	; 0x40
 8000390:	6878      	ldr	r0, [r7, #4]
 8000392:	f000 f819 	bl	80003c8 <lcd_write_command>
	for(uint8_t i=0;i<64;++i){
 8000396:	2300      	movs	r3, #0
 8000398:	73fb      	strb	r3, [r7, #15]
 800039a:	e00a      	b.n	80003b2 <lcd_define_chars+0x2e>
		lcd_write_data(lcd, bitmap[i]);
 800039c:	7bfb      	ldrb	r3, [r7, #15]
 800039e:	683a      	ldr	r2, [r7, #0]
 80003a0:	4413      	add	r3, r2
 80003a2:	781b      	ldrb	r3, [r3, #0]
 80003a4:	4619      	mov	r1, r3
 80003a6:	6878      	ldr	r0, [r7, #4]
 80003a8:	f000 f848 	bl	800043c <lcd_write_data>
	for(uint8_t i=0;i<64;++i){
 80003ac:	7bfb      	ldrb	r3, [r7, #15]
 80003ae:	3301      	adds	r3, #1
 80003b0:	73fb      	strb	r3, [r7, #15]
 80003b2:	7bfb      	ldrb	r3, [r7, #15]
 80003b4:	2b3f      	cmp	r3, #63	; 0x3f
 80003b6:	d9f1      	bls.n	800039c <lcd_define_chars+0x18>
	}
	lcd_write_command(lcd, SET_DDRAM_ADDR);
 80003b8:	2180      	movs	r1, #128	; 0x80
 80003ba:	6878      	ldr	r0, [r7, #4]
 80003bc:	f000 f804 	bl	80003c8 <lcd_write_command>
}
 80003c0:	bf00      	nop
 80003c2:	3710      	adds	r7, #16
 80003c4:	46bd      	mov	sp, r7
 80003c6:	bd80      	pop	{r7, pc}

080003c8 <lcd_write_command>:

/**
 * Write a byte to the command register
 */
void lcd_write_command(LCD_HandleTypeDef * lcd, uint8_t command)
{
 80003c8:	b580      	push	{r7, lr}
 80003ca:	b082      	sub	sp, #8
 80003cc:	af00      	add	r7, sp, #0
 80003ce:	6078      	str	r0, [r7, #4]
 80003d0:	460b      	mov	r3, r1
 80003d2:	70fb      	strb	r3, [r7, #3]
	HAL_GPIO_WritePin(lcd->rs_port, lcd->rs_pin, LCD_COMMAND_REG);		// Write to command register
 80003d4:	687b      	ldr	r3, [r7, #4]
 80003d6:	6898      	ldr	r0, [r3, #8]
 80003d8:	687b      	ldr	r3, [r7, #4]
 80003da:	899b      	ldrh	r3, [r3, #12]
 80003dc:	2200      	movs	r2, #0
 80003de:	4619      	mov	r1, r3
 80003e0:	f002 fe43 	bl	800306a <HAL_GPIO_WritePin>

	if(lcd->mode == LCD_4_BIT_MODE)
 80003e4:	687b      	ldr	r3, [r7, #4]
 80003e6:	7d9b      	ldrb	r3, [r3, #22]
 80003e8:	2b00      	cmp	r3, #0
 80003ea:	d118      	bne.n	800041e <lcd_write_command+0x56>
	{
		lcd_write(lcd, (command >> 4), LCD_NIB);
 80003ec:	78fb      	ldrb	r3, [r7, #3]
 80003ee:	091b      	lsrs	r3, r3, #4
 80003f0:	b2db      	uxtb	r3, r3
 80003f2:	2204      	movs	r2, #4
 80003f4:	4619      	mov	r1, r3
 80003f6:	6878      	ldr	r0, [r7, #4]
 80003f8:	f000 f85a 	bl	80004b0 <lcd_write>
		if (lcd_8line_mode) delay_us(mini_delay);
 80003fc:	4b0e      	ldr	r3, [pc, #56]	; (8000438 <lcd_write_command+0x70>)
 80003fe:	781b      	ldrb	r3, [r3, #0]
 8000400:	2b00      	cmp	r3, #0
 8000402:	d002      	beq.n	800040a <lcd_write_command+0x42>
 8000404:	202a      	movs	r0, #42	; 0x2a
 8000406:	f7ff feb3 	bl	8000170 <delay_us>
		lcd_write(lcd, command & 0x0F, LCD_NIB);
 800040a:	78fb      	ldrb	r3, [r7, #3]
 800040c:	f003 030f 	and.w	r3, r3, #15
 8000410:	b2db      	uxtb	r3, r3
 8000412:	2204      	movs	r2, #4
 8000414:	4619      	mov	r1, r3
 8000416:	6878      	ldr	r0, [r7, #4]
 8000418:	f000 f84a 	bl	80004b0 <lcd_write>
 800041c:	e005      	b.n	800042a <lcd_write_command+0x62>
	}
	else
	{
		lcd_write(lcd, command, LCD_BYTE);
 800041e:	78fb      	ldrb	r3, [r7, #3]
 8000420:	2208      	movs	r2, #8
 8000422:	4619      	mov	r1, r3
 8000424:	6878      	ldr	r0, [r7, #4]
 8000426:	f000 f843 	bl	80004b0 <lcd_write>
	}
	delay_us(mini_delay);
 800042a:	202a      	movs	r0, #42	; 0x2a
 800042c:	f7ff fea0 	bl	8000170 <delay_us>
}
 8000430:	bf00      	nop
 8000432:	3708      	adds	r7, #8
 8000434:	46bd      	mov	sp, r7
 8000436:	bd80      	pop	{r7, pc}
 8000438:	20000000 	.word	0x20000000

0800043c <lcd_write_data>:

/**
 * Write a byte to the data register
 */
void lcd_write_data(LCD_HandleTypeDef * lcd, uint8_t data)
{
 800043c:	b580      	push	{r7, lr}
 800043e:	b082      	sub	sp, #8
 8000440:	af00      	add	r7, sp, #0
 8000442:	6078      	str	r0, [r7, #4]
 8000444:	460b      	mov	r3, r1
 8000446:	70fb      	strb	r3, [r7, #3]
	HAL_GPIO_WritePin(lcd->rs_port, lcd->rs_pin, LCD_DATA_REG);			// Write to data register
 8000448:	687b      	ldr	r3, [r7, #4]
 800044a:	6898      	ldr	r0, [r3, #8]
 800044c:	687b      	ldr	r3, [r7, #4]
 800044e:	899b      	ldrh	r3, [r3, #12]
 8000450:	2201      	movs	r2, #1
 8000452:	4619      	mov	r1, r3
 8000454:	f002 fe09 	bl	800306a <HAL_GPIO_WritePin>

	if(lcd->mode == LCD_4_BIT_MODE)
 8000458:	687b      	ldr	r3, [r7, #4]
 800045a:	7d9b      	ldrb	r3, [r3, #22]
 800045c:	2b00      	cmp	r3, #0
 800045e:	d118      	bne.n	8000492 <lcd_write_data+0x56>
	{
		lcd_write(lcd, data >> 4, LCD_NIB);
 8000460:	78fb      	ldrb	r3, [r7, #3]
 8000462:	091b      	lsrs	r3, r3, #4
 8000464:	b2db      	uxtb	r3, r3
 8000466:	2204      	movs	r2, #4
 8000468:	4619      	mov	r1, r3
 800046a:	6878      	ldr	r0, [r7, #4]
 800046c:	f000 f820 	bl	80004b0 <lcd_write>
		if (lcd_8line_mode) delay_us(mini_delay);
 8000470:	4b0e      	ldr	r3, [pc, #56]	; (80004ac <lcd_write_data+0x70>)
 8000472:	781b      	ldrb	r3, [r3, #0]
 8000474:	2b00      	cmp	r3, #0
 8000476:	d002      	beq.n	800047e <lcd_write_data+0x42>
 8000478:	202a      	movs	r0, #42	; 0x2a
 800047a:	f7ff fe79 	bl	8000170 <delay_us>
		lcd_write(lcd, data & 0x0F, LCD_NIB);
 800047e:	78fb      	ldrb	r3, [r7, #3]
 8000480:	f003 030f 	and.w	r3, r3, #15
 8000484:	b2db      	uxtb	r3, r3
 8000486:	2204      	movs	r2, #4
 8000488:	4619      	mov	r1, r3
 800048a:	6878      	ldr	r0, [r7, #4]
 800048c:	f000 f810 	bl	80004b0 <lcd_write>
 8000490:	e005      	b.n	800049e <lcd_write_data+0x62>
	}
	else
	{
		lcd_write(lcd, data, LCD_BYTE);
 8000492:	78fb      	ldrb	r3, [r7, #3]
 8000494:	2208      	movs	r2, #8
 8000496:	4619      	mov	r1, r3
 8000498:	6878      	ldr	r0, [r7, #4]
 800049a:	f000 f809 	bl	80004b0 <lcd_write>
	}
	delay_us(mini_delay);
 800049e:	202a      	movs	r0, #42	; 0x2a
 80004a0:	f7ff fe66 	bl	8000170 <delay_us>
}
 80004a4:	bf00      	nop
 80004a6:	3708      	adds	r7, #8
 80004a8:	46bd      	mov	sp, r7
 80004aa:	bd80      	pop	{r7, pc}
 80004ac:	20000000 	.word	0x20000000

080004b0 <lcd_write>:

/**
 * Set len bits on the bus and toggle the enable line
 */
void lcd_write(LCD_HandleTypeDef * lcd, uint8_t data, uint8_t len)
{
 80004b0:	b580      	push	{r7, lr}
 80004b2:	b084      	sub	sp, #16
 80004b4:	af00      	add	r7, sp, #0
 80004b6:	6078      	str	r0, [r7, #4]
 80004b8:	460b      	mov	r3, r1
 80004ba:	70fb      	strb	r3, [r7, #3]
 80004bc:	4613      	mov	r3, r2
 80004be:	70bb      	strb	r3, [r7, #2]
	for(uint8_t i = 0; i < len; i++)
 80004c0:	2300      	movs	r3, #0
 80004c2:	73fb      	strb	r3, [r7, #15]
 80004c4:	e019      	b.n	80004fa <lcd_write+0x4a>
	{
		HAL_GPIO_WritePin(lcd->data_port[i], lcd->data_pin[i], (data >> i) & 0x01);
 80004c6:	687b      	ldr	r3, [r7, #4]
 80004c8:	681a      	ldr	r2, [r3, #0]
 80004ca:	7bfb      	ldrb	r3, [r7, #15]
 80004cc:	009b      	lsls	r3, r3, #2
 80004ce:	4413      	add	r3, r2
 80004d0:	6818      	ldr	r0, [r3, #0]
 80004d2:	687b      	ldr	r3, [r7, #4]
 80004d4:	685a      	ldr	r2, [r3, #4]
 80004d6:	7bfb      	ldrb	r3, [r7, #15]
 80004d8:	005b      	lsls	r3, r3, #1
 80004da:	4413      	add	r3, r2
 80004dc:	8819      	ldrh	r1, [r3, #0]
 80004de:	78fa      	ldrb	r2, [r7, #3]
 80004e0:	7bfb      	ldrb	r3, [r7, #15]
 80004e2:	fa42 f303 	asr.w	r3, r2, r3
 80004e6:	b2db      	uxtb	r3, r3
 80004e8:	f003 0301 	and.w	r3, r3, #1
 80004ec:	b2db      	uxtb	r3, r3
 80004ee:	461a      	mov	r2, r3
 80004f0:	f002 fdbb 	bl	800306a <HAL_GPIO_WritePin>
	for(uint8_t i = 0; i < len; i++)
 80004f4:	7bfb      	ldrb	r3, [r7, #15]
 80004f6:	3301      	adds	r3, #1
 80004f8:	73fb      	strb	r3, [r7, #15]
 80004fa:	7bfa      	ldrb	r2, [r7, #15]
 80004fc:	78bb      	ldrb	r3, [r7, #2]
 80004fe:	429a      	cmp	r2, r3
 8000500:	d3e1      	bcc.n	80004c6 <lcd_write+0x16>
	}

	HAL_GPIO_WritePin(lcd->en_port, lcd->en_pin, 1);
 8000502:	687b      	ldr	r3, [r7, #4]
 8000504:	6918      	ldr	r0, [r3, #16]
 8000506:	687b      	ldr	r3, [r7, #4]
 8000508:	8a9b      	ldrh	r3, [r3, #20]
 800050a:	2201      	movs	r2, #1
 800050c:	4619      	mov	r1, r3
 800050e:	f002 fdac 	bl	800306a <HAL_GPIO_WritePin>
	DELAY_US(1);
 8000512:	2001      	movs	r0, #1
 8000514:	f7ff fe2c 	bl	8000170 <delay_us>
	HAL_GPIO_WritePin(lcd->en_port, lcd->en_pin, 0); 		// Data receive on falling edge
 8000518:	687b      	ldr	r3, [r7, #4]
 800051a:	6918      	ldr	r0, [r3, #16]
 800051c:	687b      	ldr	r3, [r7, #4]
 800051e:	8a9b      	ldrh	r3, [r3, #20]
 8000520:	2200      	movs	r2, #0
 8000522:	4619      	mov	r1, r3
 8000524:	f002 fda1 	bl	800306a <HAL_GPIO_WritePin>
	DELAY_US(1);
 8000528:	2001      	movs	r0, #1
 800052a:	f7ff fe21 	bl	8000170 <delay_us>
}
 800052e:	bf00      	nop
 8000530:	3710      	adds	r7, #16
 8000532:	46bd      	mov	sp, r7
 8000534:	bd80      	pop	{r7, pc}
	...

08000538 <int2string>:
/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */


void int2string(uint32_t digit, uint8_t * buf, uint8_t len)
{
 8000538:	b480      	push	{r7}
 800053a:	b087      	sub	sp, #28
 800053c:	af00      	add	r7, sp, #0
 800053e:	60f8      	str	r0, [r7, #12]
 8000540:	60b9      	str	r1, [r7, #8]
 8000542:	4613      	mov	r3, r2
 8000544:	71fb      	strb	r3, [r7, #7]
	for (int i = len - 1; i >= 0; i--)
 8000546:	79fb      	ldrb	r3, [r7, #7]
 8000548:	3b01      	subs	r3, #1
 800054a:	617b      	str	r3, [r7, #20]
 800054c:	e027      	b.n	800059e <int2string+0x66>
	{
		if (digit || (i == (len-1)))
 800054e:	68fb      	ldr	r3, [r7, #12]
 8000550:	2b00      	cmp	r3, #0
 8000552:	d104      	bne.n	800055e <int2string+0x26>
 8000554:	79fb      	ldrb	r3, [r7, #7]
 8000556:	3b01      	subs	r3, #1
 8000558:	697a      	ldr	r2, [r7, #20]
 800055a:	429a      	cmp	r2, r3
 800055c:	d117      	bne.n	800058e <int2string+0x56>
		{
			buf[i] = digit % 10 + '0';
 800055e:	68f9      	ldr	r1, [r7, #12]
 8000560:	4b13      	ldr	r3, [pc, #76]	; (80005b0 <int2string+0x78>)
 8000562:	fba3 2301 	umull	r2, r3, r3, r1
 8000566:	08da      	lsrs	r2, r3, #3
 8000568:	4613      	mov	r3, r2
 800056a:	009b      	lsls	r3, r3, #2
 800056c:	4413      	add	r3, r2
 800056e:	005b      	lsls	r3, r3, #1
 8000570:	1aca      	subs	r2, r1, r3
 8000572:	b2d2      	uxtb	r2, r2
 8000574:	697b      	ldr	r3, [r7, #20]
 8000576:	68b9      	ldr	r1, [r7, #8]
 8000578:	440b      	add	r3, r1
 800057a:	3230      	adds	r2, #48	; 0x30
 800057c:	b2d2      	uxtb	r2, r2
 800057e:	701a      	strb	r2, [r3, #0]
			digit /= 10;
 8000580:	68fb      	ldr	r3, [r7, #12]
 8000582:	4a0b      	ldr	r2, [pc, #44]	; (80005b0 <int2string+0x78>)
 8000584:	fba2 2303 	umull	r2, r3, r2, r3
 8000588:	08db      	lsrs	r3, r3, #3
 800058a:	60fb      	str	r3, [r7, #12]
 800058c:	e004      	b.n	8000598 <int2string+0x60>
		}
		else
			buf[i] = ' ';
 800058e:	697b      	ldr	r3, [r7, #20]
 8000590:	68ba      	ldr	r2, [r7, #8]
 8000592:	4413      	add	r3, r2
 8000594:	2220      	movs	r2, #32
 8000596:	701a      	strb	r2, [r3, #0]
	for (int i = len - 1; i >= 0; i--)
 8000598:	697b      	ldr	r3, [r7, #20]
 800059a:	3b01      	subs	r3, #1
 800059c:	617b      	str	r3, [r7, #20]
 800059e:	697b      	ldr	r3, [r7, #20]
 80005a0:	2b00      	cmp	r3, #0
 80005a2:	dad4      	bge.n	800054e <int2string+0x16>
	}
}
 80005a4:	bf00      	nop
 80005a6:	bf00      	nop
 80005a8:	371c      	adds	r7, #28
 80005aa:	46bd      	mov	sp, r7
 80005ac:	bc80      	pop	{r7}
 80005ae:	4770      	bx	lr
 80005b0:	cccccccd 	.word	0xcccccccd

080005b4 <int2time>:
 * converts int to time string
 * @param time - time in msec
 * @param buf - provide buffer for 5 positions
 */
char * int2time(uint32_t time, uint8_t * buf)
{
 80005b4:	b580      	push	{r7, lr}
 80005b6:	b082      	sub	sp, #8
 80005b8:	af00      	add	r7, sp, #0
 80005ba:	6078      	str	r0, [r7, #4]
 80005bc:	6039      	str	r1, [r7, #0]
	time /= 1000; // convert msec to sec
 80005be:	687b      	ldr	r3, [r7, #4]
 80005c0:	4a33      	ldr	r2, [pc, #204]	; (8000690 <int2time+0xdc>)
 80005c2:	fba2 2303 	umull	r2, r3, r2, r3
 80005c6:	099b      	lsrs	r3, r3, #6
 80005c8:	607b      	str	r3, [r7, #4]
	buf[4] = '\0';
 80005ca:	683b      	ldr	r3, [r7, #0]
 80005cc:	3304      	adds	r3, #4
 80005ce:	2200      	movs	r2, #0
 80005d0:	701a      	strb	r2, [r3, #0]
	if (time >= 600)
 80005d2:	687b      	ldr	r3, [r7, #4]
 80005d4:	f5b3 7f16 	cmp.w	r3, #600	; 0x258
 80005d8:	d31e      	bcc.n	8000618 <int2time+0x64>
	{
		// display time in minutes
		buf[3] = 'm';
 80005da:	683b      	ldr	r3, [r7, #0]
 80005dc:	3303      	adds	r3, #3
 80005de:	226d      	movs	r2, #109	; 0x6d
 80005e0:	701a      	strb	r2, [r3, #0]
		time /= 60;
 80005e2:	687b      	ldr	r3, [r7, #4]
 80005e4:	4a2b      	ldr	r2, [pc, #172]	; (8000694 <int2time+0xe0>)
 80005e6:	fba2 2303 	umull	r2, r3, r2, r3
 80005ea:	095b      	lsrs	r3, r3, #5
 80005ec:	607b      	str	r3, [r7, #4]
		if (time >= 999)
 80005ee:	687b      	ldr	r3, [r7, #4]
 80005f0:	f240 32e6 	movw	r2, #998	; 0x3e6
 80005f4:	4293      	cmp	r3, r2
 80005f6:	d909      	bls.n	800060c <int2time+0x58>
		{
			global_error |= errTIMEOUT;
 80005f8:	4b27      	ldr	r3, [pc, #156]	; (8000698 <int2time+0xe4>)
 80005fa:	781b      	ldrb	r3, [r3, #0]
 80005fc:	f043 0320 	orr.w	r3, r3, #32
 8000600:	b2da      	uxtb	r2, r3
 8000602:	4b25      	ldr	r3, [pc, #148]	; (8000698 <int2time+0xe4>)
 8000604:	701a      	strb	r2, [r3, #0]
			time = 999;
 8000606:	f240 33e7 	movw	r3, #999	; 0x3e7
 800060a:	607b      	str	r3, [r7, #4]
		}
		int2string(time, buf, 3);
 800060c:	2203      	movs	r2, #3
 800060e:	6839      	ldr	r1, [r7, #0]
 8000610:	6878      	ldr	r0, [r7, #4]
 8000612:	f7ff ff91 	bl	8000538 <int2string>
 8000616:	e035      	b.n	8000684 <int2time+0xd0>
	} else
	{
		buf[1] = ':';
 8000618:	683b      	ldr	r3, [r7, #0]
 800061a:	3301      	adds	r3, #1
 800061c:	223a      	movs	r2, #58	; 0x3a
 800061e:	701a      	strb	r2, [r3, #0]
		buf[3] = time % 10 + '0';
 8000620:	6879      	ldr	r1, [r7, #4]
 8000622:	4b1e      	ldr	r3, [pc, #120]	; (800069c <int2time+0xe8>)
 8000624:	fba3 2301 	umull	r2, r3, r3, r1
 8000628:	08da      	lsrs	r2, r3, #3
 800062a:	4613      	mov	r3, r2
 800062c:	009b      	lsls	r3, r3, #2
 800062e:	4413      	add	r3, r2
 8000630:	005b      	lsls	r3, r3, #1
 8000632:	1aca      	subs	r2, r1, r3
 8000634:	b2d2      	uxtb	r2, r2
 8000636:	683b      	ldr	r3, [r7, #0]
 8000638:	3303      	adds	r3, #3
 800063a:	3230      	adds	r2, #48	; 0x30
 800063c:	b2d2      	uxtb	r2, r2
 800063e:	701a      	strb	r2, [r3, #0]
		time /= 10;
 8000640:	687b      	ldr	r3, [r7, #4]
 8000642:	4a16      	ldr	r2, [pc, #88]	; (800069c <int2time+0xe8>)
 8000644:	fba2 2303 	umull	r2, r3, r2, r3
 8000648:	08db      	lsrs	r3, r3, #3
 800064a:	607b      	str	r3, [r7, #4]
		buf[2] = time % 6 + '0';
 800064c:	6879      	ldr	r1, [r7, #4]
 800064e:	4b14      	ldr	r3, [pc, #80]	; (80006a0 <int2time+0xec>)
 8000650:	fba3 2301 	umull	r2, r3, r3, r1
 8000654:	089a      	lsrs	r2, r3, #2
 8000656:	4613      	mov	r3, r2
 8000658:	005b      	lsls	r3, r3, #1
 800065a:	4413      	add	r3, r2
 800065c:	005b      	lsls	r3, r3, #1
 800065e:	1aca      	subs	r2, r1, r3
 8000660:	b2d2      	uxtb	r2, r2
 8000662:	683b      	ldr	r3, [r7, #0]
 8000664:	3302      	adds	r3, #2
 8000666:	3230      	adds	r2, #48	; 0x30
 8000668:	b2d2      	uxtb	r2, r2
 800066a:	701a      	strb	r2, [r3, #0]
		time /= 6;
 800066c:	687b      	ldr	r3, [r7, #4]
 800066e:	4a0c      	ldr	r2, [pc, #48]	; (80006a0 <int2time+0xec>)
 8000670:	fba2 2303 	umull	r2, r3, r2, r3
 8000674:	089b      	lsrs	r3, r3, #2
 8000676:	607b      	str	r3, [r7, #4]
		buf[0] = time + '0';
 8000678:	687b      	ldr	r3, [r7, #4]
 800067a:	b2db      	uxtb	r3, r3
 800067c:	3330      	adds	r3, #48	; 0x30
 800067e:	b2da      	uxtb	r2, r3
 8000680:	683b      	ldr	r3, [r7, #0]
 8000682:	701a      	strb	r2, [r3, #0]
	}
	return (char *)buf;
 8000684:	683b      	ldr	r3, [r7, #0]
}
 8000686:	4618      	mov	r0, r3
 8000688:	3708      	adds	r7, #8
 800068a:	46bd      	mov	sp, r7
 800068c:	bd80      	pop	{r7, pc}
 800068e:	bf00      	nop
 8000690:	10624dd3 	.word	0x10624dd3
 8000694:	88888889 	.word	0x88888889
 8000698:	2000022c 	.word	0x2000022c
 800069c:	cccccccd 	.word	0xcccccccd
 80006a0:	aaaaaaab 	.word	0xaaaaaaab

080006a4 <init_lcd>:
	scGRAD = 223, // Â° symbol
	scDOT = 0xA5, // big dot in the middle
};

void init_lcd(void)
{
 80006a4:	b5b0      	push	{r4, r5, r7, lr}
 80006a6:	b09a      	sub	sp, #104	; 0x68
 80006a8:	af04      	add	r7, sp, #16
	  lcd = lcd_create(ports, pins,
 80006aa:	4c25      	ldr	r4, [pc, #148]	; (8000740 <init_lcd+0x9c>)
 80006ac:	4638      	mov	r0, r7
 80006ae:	2300      	movs	r3, #0
 80006b0:	9303      	str	r3, [sp, #12]
 80006b2:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80006b6:	9302      	str	r3, [sp, #8]
 80006b8:	4b22      	ldr	r3, [pc, #136]	; (8000744 <init_lcd+0xa0>)
 80006ba:	9301      	str	r3, [sp, #4]
 80006bc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80006c0:	9300      	str	r3, [sp, #0]
 80006c2:	4b20      	ldr	r3, [pc, #128]	; (8000744 <init_lcd+0xa0>)
 80006c4:	4a20      	ldr	r2, [pc, #128]	; (8000748 <init_lcd+0xa4>)
 80006c6:	4921      	ldr	r1, [pc, #132]	; (800074c <init_lcd+0xa8>)
 80006c8:	f7ff fd6e 	bl	80001a8 <lcd_create>
 80006cc:	4625      	mov	r5, r4
 80006ce:	463c      	mov	r4, r7
 80006d0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80006d2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80006d4:	e894 0003 	ldmia.w	r4, {r0, r1}
 80006d8:	e885 0003 	stmia.w	r5, {r0, r1}
						hd_E_GPIO_Port, hd_E_Pin,
						LCD_4_BIT_MODE);

	  /* load symbols */

	  uint8_t symbols [] = {
 80006dc:	4b1c      	ldr	r3, [pc, #112]	; (8000750 <init_lcd+0xac>)
 80006de:	f107 0418 	add.w	r4, r7, #24
 80006e2:	461d      	mov	r5, r3
 80006e4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80006e6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80006e8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80006ea:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80006ec:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80006ee:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80006f0:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 80006f4:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
//			  	  	  	  	0x0, 0xe, 0x11, 0x15, 0x11, 0xe, 0x0, 0x0, // OFF
//			  	  	  	  	0x0, 0x4, 0x15, 0x15, 0x11, 0xe, 0x0, 0x0, // ON
//							0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x15, 0x0,   // ellips
//							0x0, 0x0, 0xa, 0x1f, 0xe, 0x4, 0x0, 0x0, // heart
	  };
	  lcd_define_chars(&lcd, symbols);
 80006f8:	f107 0318 	add.w	r3, r7, #24
 80006fc:	4619      	mov	r1, r3
 80006fe:	4810      	ldr	r0, [pc, #64]	; (8000740 <init_lcd+0x9c>)
 8000700:	f7ff fe40 	bl	8000384 <lcd_define_chars>
	  lcd_set_xy(&lcd, 0, 0);
 8000704:	2200      	movs	r2, #0
 8000706:	2100      	movs	r1, #0
 8000708:	480d      	ldr	r0, [pc, #52]	; (8000740 <init_lcd+0x9c>)
 800070a:	f7ff fe11 	bl	8000330 <lcd_set_xy>
	  lcd_string(&lcd, "Maksim Jeskevic ");
 800070e:	4911      	ldr	r1, [pc, #68]	; (8000754 <init_lcd+0xb0>)
 8000710:	480b      	ldr	r0, [pc, #44]	; (8000740 <init_lcd+0x9c>)
 8000712:	f7ff fdf6 	bl	8000302 <lcd_string>
	  lcd_set_xy(&lcd, 0, 1);
 8000716:	2201      	movs	r2, #1
 8000718:	2100      	movs	r1, #0
 800071a:	4809      	ldr	r0, [pc, #36]	; (8000740 <init_lcd+0x9c>)
 800071c:	f7ff fe08 	bl	8000330 <lcd_set_xy>
	  lcd_string(&lcd, "         2021 08");
 8000720:	490d      	ldr	r1, [pc, #52]	; (8000758 <init_lcd+0xb4>)
 8000722:	4807      	ldr	r0, [pc, #28]	; (8000740 <init_lcd+0x9c>)
 8000724:	f7ff fded 	bl	8000302 <lcd_string>
	  HAL_Delay(1500);
 8000728:	f240 50dc 	movw	r0, #1500	; 0x5dc
 800072c:	f002 f9d0 	bl	8002ad0 <HAL_Delay>
	  lcd_clear(&lcd);
 8000730:	4803      	ldr	r0, [pc, #12]	; (8000740 <init_lcd+0x9c>)
 8000732:	f7ff fe17 	bl	8000364 <lcd_clear>
}
 8000736:	bf00      	nop
 8000738:	3758      	adds	r7, #88	; 0x58
 800073a:	46bd      	mov	sp, r7
 800073c:	bdb0      	pop	{r4, r5, r7, pc}
 800073e:	bf00      	nop
 8000740:	20000514 	.word	0x20000514
 8000744:	40010c00 	.word	0x40010c00
 8000748:	20000014 	.word	0x20000014
 800074c:	20000004 	.word	0x20000004
 8000750:	0800baac 	.word	0x0800baac
 8000754:	0800ba84 	.word	0x0800ba84
 8000758:	0800ba98 	.word	0x0800ba98

0800075c <do_button>:

void do_button(void)
{
 800075c:	b580      	push	{r7, lr}
 800075e:	b082      	sub	sp, #8
 8000760:	af00      	add	r7, sp, #0
	const uint32_t time_for_long_press = 1000;
 8000762:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000766:	607b      	str	r3, [r7, #4]
	static uint32_t last_time = 0;
	static bool last_button = false;
	static uint32_t but_time = 0;
	if (HAL_GetTick() - last_time < 20)
 8000768:	f002 f9a8 	bl	8002abc <HAL_GetTick>
 800076c:	4602      	mov	r2, r0
 800076e:	4b1f      	ldr	r3, [pc, #124]	; (80007ec <do_button+0x90>)
 8000770:	681b      	ldr	r3, [r3, #0]
 8000772:	1ad3      	subs	r3, r2, r3
 8000774:	2b13      	cmp	r3, #19
 8000776:	d935      	bls.n	80007e4 <do_button+0x88>
		return;
	button.pressed = !HAL_GPIO_ReadPin(enc_s_GPIO_Port, enc_s_Pin);
 8000778:	2108      	movs	r1, #8
 800077a:	481d      	ldr	r0, [pc, #116]	; (80007f0 <do_button+0x94>)
 800077c:	f002 fc5e 	bl	800303c <HAL_GPIO_ReadPin>
 8000780:	4603      	mov	r3, r0
 8000782:	2b00      	cmp	r3, #0
 8000784:	bf0c      	ite	eq
 8000786:	2301      	moveq	r3, #1
 8000788:	2300      	movne	r3, #0
 800078a:	b2da      	uxtb	r2, r3
 800078c:	4b19      	ldr	r3, [pc, #100]	; (80007f4 <do_button+0x98>)
 800078e:	701a      	strb	r2, [r3, #0]
	if (button.pressed)
 8000790:	4b18      	ldr	r3, [pc, #96]	; (80007f4 <do_button+0x98>)
 8000792:	781b      	ldrb	r3, [r3, #0]
 8000794:	2b00      	cmp	r3, #0
 8000796:	d018      	beq.n	80007ca <do_button+0x6e>
	{
		if (!last_button)
 8000798:	4b17      	ldr	r3, [pc, #92]	; (80007f8 <do_button+0x9c>)
 800079a:	781b      	ldrb	r3, [r3, #0]
 800079c:	f083 0301 	eor.w	r3, r3, #1
 80007a0:	b2db      	uxtb	r3, r3
 80007a2:	2b00      	cmp	r3, #0
 80007a4:	d004      	beq.n	80007b0 <do_button+0x54>
			but_time = HAL_GetTick();
 80007a6:	f002 f989 	bl	8002abc <HAL_GetTick>
 80007aa:	4603      	mov	r3, r0
 80007ac:	4a13      	ldr	r2, [pc, #76]	; (80007fc <do_button+0xa0>)
 80007ae:	6013      	str	r3, [r2, #0]
		if (HAL_GetTick() - but_time > time_for_long_press)
 80007b0:	f002 f984 	bl	8002abc <HAL_GetTick>
 80007b4:	4602      	mov	r2, r0
 80007b6:	4b11      	ldr	r3, [pc, #68]	; (80007fc <do_button+0xa0>)
 80007b8:	681b      	ldr	r3, [r3, #0]
 80007ba:	1ad3      	subs	r3, r2, r3
 80007bc:	687a      	ldr	r2, [r7, #4]
 80007be:	429a      	cmp	r2, r3
 80007c0:	d206      	bcs.n	80007d0 <do_button+0x74>
			button.long_press = true;
 80007c2:	4b0c      	ldr	r3, [pc, #48]	; (80007f4 <do_button+0x98>)
 80007c4:	2201      	movs	r2, #1
 80007c6:	705a      	strb	r2, [r3, #1]
 80007c8:	e002      	b.n	80007d0 <do_button+0x74>
	}
	else
		button.long_press = false;
 80007ca:	4b0a      	ldr	r3, [pc, #40]	; (80007f4 <do_button+0x98>)
 80007cc:	2200      	movs	r2, #0
 80007ce:	705a      	strb	r2, [r3, #1]
	last_button = button.pressed;
 80007d0:	4b08      	ldr	r3, [pc, #32]	; (80007f4 <do_button+0x98>)
 80007d2:	781a      	ldrb	r2, [r3, #0]
 80007d4:	4b08      	ldr	r3, [pc, #32]	; (80007f8 <do_button+0x9c>)
 80007d6:	701a      	strb	r2, [r3, #0]

	last_time = HAL_GetTick();
 80007d8:	f002 f970 	bl	8002abc <HAL_GetTick>
 80007dc:	4603      	mov	r3, r0
 80007de:	4a03      	ldr	r2, [pc, #12]	; (80007ec <do_button+0x90>)
 80007e0:	6013      	str	r3, [r2, #0]
 80007e2:	e000      	b.n	80007e6 <do_button+0x8a>
		return;
 80007e4:	bf00      	nop
}
 80007e6:	3708      	adds	r7, #8
 80007e8:	46bd      	mov	sp, r7
 80007ea:	bd80      	pop	{r7, pc}
 80007ec:	20000244 	.word	0x20000244
 80007f0:	40010c00 	.word	0x40010c00
 80007f4:	20000230 	.word	0x20000230
 80007f8:	20000248 	.word	0x20000248
 80007fc:	2000024c 	.word	0x2000024c

08000800 <do_blink>:

void do_blink(void)
{
 8000800:	b580      	push	{r7, lr}
 8000802:	af00      	add	r7, sp, #0
	static uint32_t last_time = 0;
	if (HAL_GetTick() - last_time < 500)
 8000804:	f002 f95a 	bl	8002abc <HAL_GetTick>
 8000808:	4602      	mov	r2, r0
 800080a:	4b09      	ldr	r3, [pc, #36]	; (8000830 <do_blink+0x30>)
 800080c:	681b      	ldr	r3, [r3, #0]
 800080e:	1ad3      	subs	r3, r2, r3
 8000810:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8000814:	d30a      	bcc.n	800082c <do_blink+0x2c>
		return;
	last_time = HAL_GetTick();
 8000816:	f002 f951 	bl	8002abc <HAL_GetTick>
 800081a:	4603      	mov	r3, r0
 800081c:	4a04      	ldr	r2, [pc, #16]	; (8000830 <do_blink+0x30>)
 800081e:	6013      	str	r3, [r2, #0]
	HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
 8000820:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000824:	4803      	ldr	r0, [pc, #12]	; (8000834 <do_blink+0x34>)
 8000826:	f002 fc38 	bl	800309a <HAL_GPIO_TogglePin>
 800082a:	e000      	b.n	800082e <do_blink+0x2e>
		return;
 800082c:	bf00      	nop
}
 800082e:	bd80      	pop	{r7, pc}
 8000830:	20000250 	.word	0x20000250
 8000834:	40011000 	.word	0x40011000

08000838 <get_max6675>:
/**
 * read temperature from max6675
 * and check for validity
 */
void get_max6675(void)
{
 8000838:	b580      	push	{r7, lr}
 800083a:	b082      	sub	sp, #8
 800083c:	af00      	add	r7, sp, #0
	uint16_t data;
	HAL_SPI_ReceiveOnly(&hspi1, (uint8_t*)(&data), 1, 100);
 800083e:	1db9      	adds	r1, r7, #6
 8000840:	2364      	movs	r3, #100	; 0x64
 8000842:	2201      	movs	r2, #1
 8000844:	4810      	ldr	r0, [pc, #64]	; (8000888 <get_max6675+0x50>)
 8000846:	f001 fdd5 	bl	80023f4 <HAL_SPI_ReceiveOnly>

	MAX6675.data_valid = !(data & 0b110);
 800084a:	88fb      	ldrh	r3, [r7, #6]
 800084c:	f003 0306 	and.w	r3, r3, #6
 8000850:	2b00      	cmp	r3, #0
 8000852:	bf0c      	ite	eq
 8000854:	2301      	moveq	r3, #1
 8000856:	2300      	movne	r3, #0
 8000858:	b2da      	uxtb	r2, r3
 800085a:	4b0c      	ldr	r3, [pc, #48]	; (800088c <get_max6675+0x54>)
 800085c:	709a      	strb	r2, [r3, #2]
	MAX6675.temperature = data >> 3;
 800085e:	88fb      	ldrh	r3, [r7, #6]
 8000860:	08db      	lsrs	r3, r3, #3
 8000862:	b29a      	uxth	r2, r3
 8000864:	4b09      	ldr	r3, [pc, #36]	; (800088c <get_max6675+0x54>)
 8000866:	801a      	strh	r2, [r3, #0]
	if (!(MAX6675.data_valid))
 8000868:	4b08      	ldr	r3, [pc, #32]	; (800088c <get_max6675+0x54>)
 800086a:	789b      	ldrb	r3, [r3, #2]
 800086c:	f083 0301 	eor.w	r3, r3, #1
 8000870:	b2db      	uxtb	r3, r3
 8000872:	2b00      	cmp	r3, #0
 8000874:	d003      	beq.n	800087e <get_max6675+0x46>
		MAX6675.temperature = 0xfff;
 8000876:	4b05      	ldr	r3, [pc, #20]	; (800088c <get_max6675+0x54>)
 8000878:	f640 72ff 	movw	r2, #4095	; 0xfff
 800087c:	801a      	strh	r2, [r3, #0]
}
 800087e:	bf00      	nop
 8000880:	3708      	adds	r7, #8
 8000882:	46bd      	mov	sp, r7
 8000884:	bd80      	pop	{r7, pc}
 8000886:	bf00      	nop
 8000888:	200005c8 	.word	0x200005c8
 800088c:	20000234 	.word	0x20000234

08000890 <ascii_max6675>:

void ascii_max6675(void)
{
 8000890:	b480      	push	{r7}
 8000892:	b085      	sub	sp, #20
 8000894:	af00      	add	r7, sp, #0
	if (MAX6675.data_valid)
 8000896:	4b39      	ldr	r3, [pc, #228]	; (800097c <ascii_max6675+0xec>)
 8000898:	789b      	ldrb	r3, [r3, #2]
 800089a:	2b00      	cmp	r3, #0
 800089c:	d05a      	beq.n	8000954 <ascii_max6675+0xc4>
		{
			uint32_t digit = 25*(MAX6675.temperature&0b11);
 800089e:	4b37      	ldr	r3, [pc, #220]	; (800097c <ascii_max6675+0xec>)
 80008a0:	881b      	ldrh	r3, [r3, #0]
 80008a2:	f003 0203 	and.w	r2, r3, #3
 80008a6:	4613      	mov	r3, r2
 80008a8:	009b      	lsls	r3, r3, #2
 80008aa:	4413      	add	r3, r2
 80008ac:	009a      	lsls	r2, r3, #2
 80008ae:	4413      	add	r3, r2
 80008b0:	60fb      	str	r3, [r7, #12]
			digit += (MAX6675.temperature>>2)*1000;
 80008b2:	4b32      	ldr	r3, [pc, #200]	; (800097c <ascii_max6675+0xec>)
 80008b4:	881b      	ldrh	r3, [r3, #0]
 80008b6:	089b      	lsrs	r3, r3, #2
 80008b8:	b29b      	uxth	r3, r3
 80008ba:	461a      	mov	r2, r3
 80008bc:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80008c0:	fb03 f302 	mul.w	r3, r3, r2
 80008c4:	461a      	mov	r2, r3
 80008c6:	68fb      	ldr	r3, [r7, #12]
 80008c8:	4413      	add	r3, r2
 80008ca:	60fb      	str	r3, [r7, #12]
			int8_t i = 6;
 80008cc:	2306      	movs	r3, #6
 80008ce:	72fb      	strb	r3, [r7, #11]
			while (digit)
 80008d0:	e01b      	b.n	800090a <ascii_max6675+0x7a>
			{
				MAX6675.ascii[i--] = '0' + digit%10;
 80008d2:	68f9      	ldr	r1, [r7, #12]
 80008d4:	4b2a      	ldr	r3, [pc, #168]	; (8000980 <ascii_max6675+0xf0>)
 80008d6:	fba3 2301 	umull	r2, r3, r3, r1
 80008da:	08da      	lsrs	r2, r3, #3
 80008dc:	4613      	mov	r3, r2
 80008de:	009b      	lsls	r3, r3, #2
 80008e0:	4413      	add	r3, r2
 80008e2:	005b      	lsls	r3, r3, #1
 80008e4:	1aca      	subs	r2, r1, r3
 80008e6:	b2d3      	uxtb	r3, r2
 80008e8:	f997 100b 	ldrsb.w	r1, [r7, #11]
 80008ec:	b2ca      	uxtb	r2, r1
 80008ee:	3a01      	subs	r2, #1
 80008f0:	b2d2      	uxtb	r2, r2
 80008f2:	72fa      	strb	r2, [r7, #11]
 80008f4:	3330      	adds	r3, #48	; 0x30
 80008f6:	b2da      	uxtb	r2, r3
 80008f8:	4b20      	ldr	r3, [pc, #128]	; (800097c <ascii_max6675+0xec>)
 80008fa:	440b      	add	r3, r1
 80008fc:	70da      	strb	r2, [r3, #3]
				digit /= 10;
 80008fe:	68fb      	ldr	r3, [r7, #12]
 8000900:	4a1f      	ldr	r2, [pc, #124]	; (8000980 <ascii_max6675+0xf0>)
 8000902:	fba2 2303 	umull	r2, r3, r2, r3
 8000906:	08db      	lsrs	r3, r3, #3
 8000908:	60fb      	str	r3, [r7, #12]
			while (digit)
 800090a:	68fb      	ldr	r3, [r7, #12]
 800090c:	2b00      	cmp	r3, #0
 800090e:	d1e0      	bne.n	80008d2 <ascii_max6675+0x42>
			}
			while (i >= 0)
 8000910:	e018      	b.n	8000944 <ascii_max6675+0xb4>
			{
				if (i > 2)
 8000912:	f997 300b 	ldrsb.w	r3, [r7, #11]
 8000916:	2b02      	cmp	r3, #2
 8000918:	dd0a      	ble.n	8000930 <ascii_max6675+0xa0>
					MAX6675.ascii[i--] = '0';
 800091a:	f997 200b 	ldrsb.w	r2, [r7, #11]
 800091e:	b2d3      	uxtb	r3, r2
 8000920:	3b01      	subs	r3, #1
 8000922:	b2db      	uxtb	r3, r3
 8000924:	72fb      	strb	r3, [r7, #11]
 8000926:	4b15      	ldr	r3, [pc, #84]	; (800097c <ascii_max6675+0xec>)
 8000928:	4413      	add	r3, r2
 800092a:	2230      	movs	r2, #48	; 0x30
 800092c:	70da      	strb	r2, [r3, #3]
 800092e:	e009      	b.n	8000944 <ascii_max6675+0xb4>
				else
					MAX6675.ascii[i--] = ' ';
 8000930:	f997 200b 	ldrsb.w	r2, [r7, #11]
 8000934:	b2d3      	uxtb	r3, r2
 8000936:	3b01      	subs	r3, #1
 8000938:	b2db      	uxtb	r3, r3
 800093a:	72fb      	strb	r3, [r7, #11]
 800093c:	4b0f      	ldr	r3, [pc, #60]	; (800097c <ascii_max6675+0xec>)
 800093e:	4413      	add	r3, r2
 8000940:	2220      	movs	r2, #32
 8000942:	70da      	strb	r2, [r3, #3]
			while (i >= 0)
 8000944:	f997 300b 	ldrsb.w	r3, [r7, #11]
 8000948:	2b00      	cmp	r3, #0
 800094a:	dae2      	bge.n	8000912 <ascii_max6675+0x82>
			}
			MAX6675.ascii[4] = '.';
 800094c:	4b0b      	ldr	r3, [pc, #44]	; (800097c <ascii_max6675+0xec>)
 800094e:	222e      	movs	r2, #46	; 0x2e
 8000950:	71da      	strb	r2, [r3, #7]
		else
		{
			for (int i = 0; i < sizeof(MAX6675); i ++)
				MAX6675.ascii[i] = 'x';
		}
}
 8000952:	e00e      	b.n	8000972 <ascii_max6675+0xe2>
			for (int i = 0; i < sizeof(MAX6675); i ++)
 8000954:	2300      	movs	r3, #0
 8000956:	607b      	str	r3, [r7, #4]
 8000958:	e008      	b.n	800096c <ascii_max6675+0xdc>
				MAX6675.ascii[i] = 'x';
 800095a:	4a08      	ldr	r2, [pc, #32]	; (800097c <ascii_max6675+0xec>)
 800095c:	687b      	ldr	r3, [r7, #4]
 800095e:	4413      	add	r3, r2
 8000960:	3303      	adds	r3, #3
 8000962:	2278      	movs	r2, #120	; 0x78
 8000964:	701a      	strb	r2, [r3, #0]
			for (int i = 0; i < sizeof(MAX6675); i ++)
 8000966:	687b      	ldr	r3, [r7, #4]
 8000968:	3301      	adds	r3, #1
 800096a:	607b      	str	r3, [r7, #4]
 800096c:	687b      	ldr	r3, [r7, #4]
 800096e:	2b09      	cmp	r3, #9
 8000970:	d9f3      	bls.n	800095a <ascii_max6675+0xca>
}
 8000972:	bf00      	nop
 8000974:	3714      	adds	r7, #20
 8000976:	46bd      	mov	sp, r7
 8000978:	bc80      	pop	{r7}
 800097a:	4770      	bx	lr
 800097c:	20000234 	.word	0x20000234
 8000980:	cccccccd 	.word	0xcccccccd

08000984 <do_usb>:

void do_usb(void)
{
 8000984:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000986:	b0bf      	sub	sp, #252	; 0xfc
 8000988:	af08      	add	r7, sp, #32
	if (!tick)
 800098a:	4b26      	ldr	r3, [pc, #152]	; (8000a24 <do_usb+0xa0>)
 800098c:	781b      	ldrb	r3, [r3, #0]
 800098e:	f083 0301 	eor.w	r3, r3, #1
 8000992:	b2db      	uxtb	r3, r3
 8000994:	2b00      	cmp	r3, #0
 8000996:	d140      	bne.n	8000a1a <do_usb+0x96>
		return;
	tick = false; // sync with ticks
 8000998:	4b22      	ldr	r3, [pc, #136]	; (8000a24 <do_usb+0xa0>)
 800099a:	2200      	movs	r2, #0
 800099c:	701a      	strb	r2, [r3, #0]

	uint8_t buf[200];
	uint16_t n = snprintf((char*)buf, 200,
			"Tick: %lu; PV: %u.%02u; SP: %u; PWM: %u; P: %li; I: %li; D: %li\r",
						HAL_GetTick()/1000,
 800099e:	f002 f88d 	bl	8002abc <HAL_GetTick>
 80009a2:	4603      	mov	r3, r0
	uint16_t n = snprintf((char*)buf, 200,
 80009a4:	4a20      	ldr	r2, [pc, #128]	; (8000a28 <do_usb+0xa4>)
 80009a6:	fba2 2303 	umull	r2, r3, r2, r3
 80009aa:	099d      	lsrs	r5, r3, #6
						MAX6675.temperature>>2,
 80009ac:	4b1f      	ldr	r3, [pc, #124]	; (8000a2c <do_usb+0xa8>)
 80009ae:	881b      	ldrh	r3, [r3, #0]
	uint16_t n = snprintf((char*)buf, 200,
 80009b0:	089b      	lsrs	r3, r3, #2
 80009b2:	b29b      	uxth	r3, r3
 80009b4:	461e      	mov	r6, r3
						((MAX6675.temperature)&0b11)*25,
 80009b6:	4b1d      	ldr	r3, [pc, #116]	; (8000a2c <do_usb+0xa8>)
 80009b8:	881b      	ldrh	r3, [r3, #0]
 80009ba:	f003 0203 	and.w	r2, r3, #3
	uint16_t n = snprintf((char*)buf, 200,
 80009be:	4613      	mov	r3, r2
 80009c0:	009b      	lsls	r3, r3, #2
 80009c2:	4413      	add	r3, r2
 80009c4:	009a      	lsls	r2, r3, #2
 80009c6:	4413      	add	r3, r2
 80009c8:	4a19      	ldr	r2, [pc, #100]	; (8000a30 <do_usb+0xac>)
 80009ca:	8812      	ldrh	r2, [r2, #0]
 80009cc:	607a      	str	r2, [r7, #4]
 80009ce:	4a19      	ldr	r2, [pc, #100]	; (8000a34 <do_usb+0xb0>)
 80009d0:	8812      	ldrh	r2, [r2, #0]
 80009d2:	603a      	str	r2, [r7, #0]
 80009d4:	4a18      	ldr	r2, [pc, #96]	; (8000a38 <do_usb+0xb4>)
 80009d6:	6812      	ldr	r2, [r2, #0]
 80009d8:	4917      	ldr	r1, [pc, #92]	; (8000a38 <do_usb+0xb4>)
 80009da:	6849      	ldr	r1, [r1, #4]
 80009dc:	4816      	ldr	r0, [pc, #88]	; (8000a38 <do_usb+0xb4>)
 80009de:	6880      	ldr	r0, [r0, #8]
 80009e0:	f107 040c 	add.w	r4, r7, #12
 80009e4:	9006      	str	r0, [sp, #24]
 80009e6:	9105      	str	r1, [sp, #20]
 80009e8:	9204      	str	r2, [sp, #16]
 80009ea:	6839      	ldr	r1, [r7, #0]
 80009ec:	9103      	str	r1, [sp, #12]
 80009ee:	687a      	ldr	r2, [r7, #4]
 80009f0:	9202      	str	r2, [sp, #8]
 80009f2:	9301      	str	r3, [sp, #4]
 80009f4:	9600      	str	r6, [sp, #0]
 80009f6:	462b      	mov	r3, r5
 80009f8:	4a10      	ldr	r2, [pc, #64]	; (8000a3c <do_usb+0xb8>)
 80009fa:	21c8      	movs	r1, #200	; 0xc8
 80009fc:	4620      	mov	r0, r4
 80009fe:	f00a fbe7 	bl	800b1d0 <sniprintf>
 8000a02:	4603      	mov	r3, r0
 8000a04:	f8a7 30d6 	strh.w	r3, [r7, #214]	; 0xd6
						temperature_SP,
						pwm_value,
						PID.P,
						PID.I,
						PID.D);
	CDC_Transmit_FS(buf, n);
 8000a08:	f8b7 20d6 	ldrh.w	r2, [r7, #214]	; 0xd6
 8000a0c:	f107 030c 	add.w	r3, r7, #12
 8000a10:	4611      	mov	r1, r2
 8000a12:	4618      	mov	r0, r3
 8000a14:	f009 ffcc 	bl	800a9b0 <CDC_Transmit_FS>
 8000a18:	e000      	b.n	8000a1c <do_usb+0x98>
		return;
 8000a1a:	bf00      	nop
}
 8000a1c:	37dc      	adds	r7, #220	; 0xdc
 8000a1e:	46bd      	mov	sp, r7
 8000a20:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000a22:	bf00      	nop
 8000a24:	20000242 	.word	0x20000242
 8000a28:	10624dd3 	.word	0x10624dd3
 8000a2c:	20000234 	.word	0x20000234
 8000a30:	20000240 	.word	0x20000240
 8000a34:	2000023e 	.word	0x2000023e
 8000a38:	2000052c 	.word	0x2000052c
 8000a3c:	0800baec 	.word	0x0800baec

08000a40 <lcd_mini_clear.8508>:

	/**
	 * clears left part of the display
	 */
	void lcd_mini_clear(LCD_HandleTypeDef * lcd)
	{
 8000a40:	b580      	push	{r7, lr}
 8000a42:	b082      	sub	sp, #8
 8000a44:	af00      	add	r7, sp, #0
 8000a46:	6078      	str	r0, [r7, #4]
 8000a48:	f8c7 c000 	str.w	ip, [r7]
		lcd_mode(lcd, ENABLE, CURSOR_DISABLE, NO_BLINK);
 8000a4c:	2300      	movs	r3, #0
 8000a4e:	2200      	movs	r2, #0
 8000a50:	2101      	movs	r1, #1
 8000a52:	6878      	ldr	r0, [r7, #4]
 8000a54:	f7ff fc0a 	bl	800026c <lcd_mode>
		lcd_set_xy(lcd, 0, 0);
 8000a58:	2200      	movs	r2, #0
 8000a5a:	2100      	movs	r1, #0
 8000a5c:	6878      	ldr	r0, [r7, #4]
 8000a5e:	f7ff fc67 	bl	8000330 <lcd_set_xy>
		lcd_string(lcd, "            ");
 8000a62:	4908      	ldr	r1, [pc, #32]	; (8000a84 <lcd_mini_clear.8508+0x44>)
 8000a64:	6878      	ldr	r0, [r7, #4]
 8000a66:	f7ff fc4c 	bl	8000302 <lcd_string>
		lcd_set_xy(lcd, 0, 1);
 8000a6a:	2201      	movs	r2, #1
 8000a6c:	2100      	movs	r1, #0
 8000a6e:	6878      	ldr	r0, [r7, #4]
 8000a70:	f7ff fc5e 	bl	8000330 <lcd_set_xy>
		lcd_string(lcd, "            ");
 8000a74:	4903      	ldr	r1, [pc, #12]	; (8000a84 <lcd_mini_clear.8508+0x44>)
 8000a76:	6878      	ldr	r0, [r7, #4]
 8000a78:	f7ff fc43 	bl	8000302 <lcd_string>
	}
 8000a7c:	bf00      	nop
 8000a7e:	3708      	adds	r7, #8
 8000a80:	46bd      	mov	sp, r7
 8000a82:	bd80      	pop	{r7, pc}
 8000a84:	0800bb30 	.word	0x0800bb30

08000a88 <do_interface>:
{
 8000a88:	b580      	push	{r7, lr}
 8000a8a:	b084      	sub	sp, #16
 8000a8c:	af00      	add	r7, sp, #0
void do_interface(void)
 8000a8e:	f107 0318 	add.w	r3, r7, #24
 8000a92:	603b      	str	r3, [r7, #0]
	if (first_time)
 8000a94:	4ba7      	ldr	r3, [pc, #668]	; (8000d34 <do_interface+0x2ac>)
 8000a96:	781b      	ldrb	r3, [r3, #0]
 8000a98:	2b00      	cmp	r3, #0
 8000a9a:	d01f      	beq.n	8000adc <do_interface+0x54>
		max_steps = sizeof(steps_default)/sizeof(steps_default[0]);
 8000a9c:	4ba6      	ldr	r3, [pc, #664]	; (8000d38 <do_interface+0x2b0>)
 8000a9e:	2201      	movs	r2, #1
 8000aa0:	701a      	strb	r2, [r3, #0]
		for (int i = 0; i < max_steps; i ++)
 8000aa2:	2300      	movs	r3, #0
 8000aa4:	60fb      	str	r3, [r7, #12]
 8000aa6:	e010      	b.n	8000aca <do_interface+0x42>
			steps[i].temp = steps_default[i].temp;
 8000aa8:	4aa4      	ldr	r2, [pc, #656]	; (8000d3c <do_interface+0x2b4>)
 8000aaa:	68fb      	ldr	r3, [r7, #12]
 8000aac:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 8000ab0:	49a3      	ldr	r1, [pc, #652]	; (8000d40 <do_interface+0x2b8>)
 8000ab2:	68fb      	ldr	r3, [r7, #12]
 8000ab4:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
			steps[i].time = steps_default[i].time;
 8000ab8:	221e      	movs	r2, #30
 8000aba:	49a1      	ldr	r1, [pc, #644]	; (8000d40 <do_interface+0x2b8>)
 8000abc:	68fb      	ldr	r3, [r7, #12]
 8000abe:	00db      	lsls	r3, r3, #3
 8000ac0:	440b      	add	r3, r1
 8000ac2:	605a      	str	r2, [r3, #4]
		for (int i = 0; i < max_steps; i ++)
 8000ac4:	68fb      	ldr	r3, [r7, #12]
 8000ac6:	3301      	adds	r3, #1
 8000ac8:	60fb      	str	r3, [r7, #12]
 8000aca:	4b9b      	ldr	r3, [pc, #620]	; (8000d38 <do_interface+0x2b0>)
 8000acc:	781b      	ldrb	r3, [r3, #0]
 8000ace:	461a      	mov	r2, r3
 8000ad0:	68fb      	ldr	r3, [r7, #12]
 8000ad2:	4293      	cmp	r3, r2
 8000ad4:	dbe8      	blt.n	8000aa8 <do_interface+0x20>
		first_time = false;
 8000ad6:	4b97      	ldr	r3, [pc, #604]	; (8000d34 <do_interface+0x2ac>)
 8000ad8:	2200      	movs	r2, #0
 8000ada:	701a      	strb	r2, [r3, #0]
	/**
	 * this happens every 100 ms
	 */
	static uint32_t last_time = 0;
	static bool last_button = false;
	if (HAL_GetTick() - last_time < 100)
 8000adc:	f001 ffee 	bl	8002abc <HAL_GetTick>
 8000ae0:	4602      	mov	r2, r0
 8000ae2:	4b98      	ldr	r3, [pc, #608]	; (8000d44 <do_interface+0x2bc>)
 8000ae4:	681b      	ldr	r3, [r3, #0]
 8000ae6:	1ad3      	subs	r3, r2, r3
 8000ae8:	2b63      	cmp	r3, #99	; 0x63
 8000aea:	f240 8338 	bls.w	800115e <do_interface+0x6d6>
		return;
	last_time = HAL_GetTick();
 8000aee:	f001 ffe5 	bl	8002abc <HAL_GetTick>
 8000af2:	4603      	mov	r3, r0
 8000af4:	4a93      	ldr	r2, [pc, #588]	; (8000d44 <do_interface+0x2bc>)
 8000af6:	6013      	str	r3, [r2, #0]

	/*** Right always visible section ***/

	int32_t dT=((int32_t)temperature_SP)-((int32_t)(MAX6675.temperature>>2));
 8000af8:	4b93      	ldr	r3, [pc, #588]	; (8000d48 <do_interface+0x2c0>)
 8000afa:	881b      	ldrh	r3, [r3, #0]
 8000afc:	461a      	mov	r2, r3
 8000afe:	4b93      	ldr	r3, [pc, #588]	; (8000d4c <do_interface+0x2c4>)
 8000b00:	881b      	ldrh	r3, [r3, #0]
 8000b02:	089b      	lsrs	r3, r3, #2
 8000b04:	b29b      	uxth	r3, r3
 8000b06:	1ad3      	subs	r3, r2, r3
 8000b08:	60bb      	str	r3, [r7, #8]

	lcd_set_xy(&lcd, 12, 0);
 8000b0a:	2200      	movs	r2, #0
 8000b0c:	210c      	movs	r1, #12
 8000b0e:	4890      	ldr	r0, [pc, #576]	; (8000d50 <do_interface+0x2c8>)
 8000b10:	f7ff fc0e 	bl	8000330 <lcd_set_xy>
	if (MAX6675.data_valid)
 8000b14:	4b8d      	ldr	r3, [pc, #564]	; (8000d4c <do_interface+0x2c4>)
 8000b16:	789b      	ldrb	r3, [r3, #2]
 8000b18:	2b00      	cmp	r3, #0
 8000b1a:	d00a      	beq.n	8000b32 <do_interface+0xaa>
	{
		lcd_out(&lcd, MAX6675.ascii+1, 3);
 8000b1c:	4b8d      	ldr	r3, [pc, #564]	; (8000d54 <do_interface+0x2cc>)
 8000b1e:	2203      	movs	r2, #3
 8000b20:	4619      	mov	r1, r3
 8000b22:	488b      	ldr	r0, [pc, #556]	; (8000d50 <do_interface+0x2c8>)
 8000b24:	f7ff fbcf 	bl	80002c6 <lcd_out>
		lcd_write_data(&lcd, scGRAD);
 8000b28:	21df      	movs	r1, #223	; 0xdf
 8000b2a:	4889      	ldr	r0, [pc, #548]	; (8000d50 <do_interface+0x2c8>)
 8000b2c:	f7ff fc86 	bl	800043c <lcd_write_data>
 8000b30:	e00c      	b.n	8000b4c <do_interface+0xc4>
	}
	else
	{
		lcd_string(&lcd, "___");
 8000b32:	4989      	ldr	r1, [pc, #548]	; (8000d58 <do_interface+0x2d0>)
 8000b34:	4886      	ldr	r0, [pc, #536]	; (8000d50 <do_interface+0x2c8>)
 8000b36:	f7ff fbe4 	bl	8000302 <lcd_string>
		temperature_SP = 0;
 8000b3a:	4b83      	ldr	r3, [pc, #524]	; (8000d48 <do_interface+0x2c0>)
 8000b3c:	2200      	movs	r2, #0
 8000b3e:	801a      	strh	r2, [r3, #0]
		global_error = errMAX6675_invalid;
 8000b40:	4b86      	ldr	r3, [pc, #536]	; (8000d5c <do_interface+0x2d4>)
 8000b42:	2210      	movs	r2, #16
 8000b44:	701a      	strb	r2, [r3, #0]
		ui_state = uiMALFUNCTION;
 8000b46:	4b86      	ldr	r3, [pc, #536]	; (8000d60 <do_interface+0x2d8>)
 8000b48:	2209      	movs	r2, #9
 8000b4a:	701a      	strb	r2, [r3, #0]
	}

	lcd_set_xy(&lcd, 12, 1);
 8000b4c:	2201      	movs	r2, #1
 8000b4e:	210c      	movs	r1, #12
 8000b50:	487f      	ldr	r0, [pc, #508]	; (8000d50 <do_interface+0x2c8>)
 8000b52:	f7ff fbed 	bl	8000330 <lcd_set_xy>
	// first symbol
	lcd_write_data(&lcd, ' ');
 8000b56:	2120      	movs	r1, #32
 8000b58:	487d      	ldr	r0, [pc, #500]	; (8000d50 <do_interface+0x2c8>)
 8000b5a:	f7ff fc6f 	bl	800043c <lcd_write_data>
	// second symbol
	if (button.pressed)
 8000b5e:	4b81      	ldr	r3, [pc, #516]	; (8000d64 <do_interface+0x2dc>)
 8000b60:	781b      	ldrb	r3, [r3, #0]
 8000b62:	2b00      	cmp	r3, #0
 8000b64:	d004      	beq.n	8000b70 <do_interface+0xe8>
		lcd_write_data(&lcd, scDOT);
 8000b66:	21a5      	movs	r1, #165	; 0xa5
 8000b68:	4879      	ldr	r0, [pc, #484]	; (8000d50 <do_interface+0x2c8>)
 8000b6a:	f7ff fc67 	bl	800043c <lcd_write_data>
 8000b6e:	e003      	b.n	8000b78 <do_interface+0xf0>
	else
		lcd_write_data(&lcd, ' ');
 8000b70:	2120      	movs	r1, #32
 8000b72:	4877      	ldr	r0, [pc, #476]	; (8000d50 <do_interface+0x2c8>)
 8000b74:	f7ff fc62 	bl	800043c <lcd_write_data>
	// third symbol
	if (!MAX6675.data_valid)
 8000b78:	4b74      	ldr	r3, [pc, #464]	; (8000d4c <do_interface+0x2c4>)
 8000b7a:	789b      	ldrb	r3, [r3, #2]
 8000b7c:	f083 0301 	eor.w	r3, r3, #1
 8000b80:	b2db      	uxtb	r3, r3
 8000b82:	2b00      	cmp	r3, #0
 8000b84:	d004      	beq.n	8000b90 <do_interface+0x108>
		lcd_write_data(&lcd, ' ');
 8000b86:	2120      	movs	r1, #32
 8000b88:	4871      	ldr	r0, [pc, #452]	; (8000d50 <do_interface+0x2c8>)
 8000b8a:	f7ff fc57 	bl	800043c <lcd_write_data>
 8000b8e:	e04e      	b.n	8000c2e <do_interface+0x1a6>
	else
	{
		if ((temperature_SP == 0) && (MAX6675.temperature < (HOT_TEMP<<2)))
 8000b90:	4b6d      	ldr	r3, [pc, #436]	; (8000d48 <do_interface+0x2c0>)
 8000b92:	881b      	ldrh	r3, [r3, #0]
 8000b94:	2b00      	cmp	r3, #0
 8000b96:	d108      	bne.n	8000baa <do_interface+0x122>
 8000b98:	4b6c      	ldr	r3, [pc, #432]	; (8000d4c <do_interface+0x2c4>)
 8000b9a:	881b      	ldrh	r3, [r3, #0]
 8000b9c:	2b9f      	cmp	r3, #159	; 0x9f
 8000b9e:	d804      	bhi.n	8000baa <do_interface+0x122>
			lcd_write_data(&lcd, '-');
 8000ba0:	212d      	movs	r1, #45	; 0x2d
 8000ba2:	486b      	ldr	r0, [pc, #428]	; (8000d50 <do_interface+0x2c8>)
 8000ba4:	f7ff fc4a 	bl	800043c <lcd_write_data>
 8000ba8:	e041      	b.n	8000c2e <do_interface+0x1a6>
		else if (((pwm_value + 9)/10)*3 > ticktack)
 8000baa:	4b6f      	ldr	r3, [pc, #444]	; (8000d68 <do_interface+0x2e0>)
 8000bac:	881b      	ldrh	r3, [r3, #0]
 8000bae:	3309      	adds	r3, #9
 8000bb0:	4a6e      	ldr	r2, [pc, #440]	; (8000d6c <do_interface+0x2e4>)
 8000bb2:	fb82 1203 	smull	r1, r2, r2, r3
 8000bb6:	1092      	asrs	r2, r2, #2
 8000bb8:	17db      	asrs	r3, r3, #31
 8000bba:	1ad2      	subs	r2, r2, r3
 8000bbc:	4613      	mov	r3, r2
 8000bbe:	005b      	lsls	r3, r3, #1
 8000bc0:	4413      	add	r3, r2
 8000bc2:	4a6b      	ldr	r2, [pc, #428]	; (8000d70 <do_interface+0x2e8>)
 8000bc4:	7812      	ldrb	r2, [r2, #0]
 8000bc6:	4293      	cmp	r3, r2
 8000bc8:	dd10      	ble.n	8000bec <do_interface+0x164>
		{
			if ((STEP_TEMP > dT) && (dT > -STEP_TEMP))
 8000bca:	68bb      	ldr	r3, [r7, #8]
 8000bcc:	2b04      	cmp	r3, #4
 8000bce:	dc08      	bgt.n	8000be2 <do_interface+0x15a>
 8000bd0:	68bb      	ldr	r3, [r7, #8]
 8000bd2:	f113 0f04 	cmn.w	r3, #4
 8000bd6:	db04      	blt.n	8000be2 <do_interface+0x15a>
				lcd_write_data(&lcd, ccUPEQ);
 8000bd8:	2102      	movs	r1, #2
 8000bda:	485d      	ldr	r0, [pc, #372]	; (8000d50 <do_interface+0x2c8>)
 8000bdc:	f7ff fc2e 	bl	800043c <lcd_write_data>
 8000be0:	e025      	b.n	8000c2e <do_interface+0x1a6>
			else
				lcd_write_data(&lcd, ccUP);
 8000be2:	2103      	movs	r1, #3
 8000be4:	485a      	ldr	r0, [pc, #360]	; (8000d50 <do_interface+0x2c8>)
 8000be6:	f7ff fc29 	bl	800043c <lcd_write_data>
 8000bea:	e020      	b.n	8000c2e <do_interface+0x1a6>
		}
		else if (dT >= STEP_TEMP)
 8000bec:	68bb      	ldr	r3, [r7, #8]
 8000bee:	2b04      	cmp	r3, #4
 8000bf0:	dd04      	ble.n	8000bfc <do_interface+0x174>
			lcd_write_data(&lcd, '^');
 8000bf2:	215e      	movs	r1, #94	; 0x5e
 8000bf4:	4856      	ldr	r0, [pc, #344]	; (8000d50 <do_interface+0x2c8>)
 8000bf6:	f7ff fc21 	bl	800043c <lcd_write_data>
 8000bfa:	e018      	b.n	8000c2e <do_interface+0x1a6>
		else if ((STEP_TEMP > dT) && (dT > -STEP_TEMP))
 8000bfc:	68bb      	ldr	r3, [r7, #8]
 8000bfe:	2b04      	cmp	r3, #4
 8000c00:	dc08      	bgt.n	8000c14 <do_interface+0x18c>
 8000c02:	68bb      	ldr	r3, [r7, #8]
 8000c04:	f113 0f04 	cmn.w	r3, #4
 8000c08:	db04      	blt.n	8000c14 <do_interface+0x18c>
		{
			lcd_write_data(&lcd, '=');
 8000c0a:	213d      	movs	r1, #61	; 0x3d
 8000c0c:	4850      	ldr	r0, [pc, #320]	; (8000d50 <do_interface+0x2c8>)
 8000c0e:	f7ff fc15 	bl	800043c <lcd_write_data>
 8000c12:	e00c      	b.n	8000c2e <do_interface+0x1a6>
		}
		else if (dT <= -STEP_TEMP)
 8000c14:	68bb      	ldr	r3, [r7, #8]
 8000c16:	f113 0f04 	cmn.w	r3, #4
 8000c1a:	da04      	bge.n	8000c26 <do_interface+0x19e>
			lcd_write_data(&lcd, ccDOWN);
 8000c1c:	2101      	movs	r1, #1
 8000c1e:	484c      	ldr	r0, [pc, #304]	; (8000d50 <do_interface+0x2c8>)
 8000c20:	f7ff fc0c 	bl	800043c <lcd_write_data>
 8000c24:	e003      	b.n	8000c2e <do_interface+0x1a6>
		else
			lcd_write_data(&lcd, '?'); // should never happen
 8000c26:	213f      	movs	r1, #63	; 0x3f
 8000c28:	4849      	ldr	r0, [pc, #292]	; (8000d50 <do_interface+0x2c8>)
 8000c2a:	f7ff fc07 	bl	800043c <lcd_write_data>

	}
	// last symbol
	if ((MAX6675.temperature > (HOT_TEMP<<2)) || (!MAX6675.data_valid))
 8000c2e:	4b47      	ldr	r3, [pc, #284]	; (8000d4c <do_interface+0x2c4>)
 8000c30:	881b      	ldrh	r3, [r3, #0]
 8000c32:	2ba0      	cmp	r3, #160	; 0xa0
 8000c34:	d806      	bhi.n	8000c44 <do_interface+0x1bc>
 8000c36:	4b45      	ldr	r3, [pc, #276]	; (8000d4c <do_interface+0x2c4>)
 8000c38:	789b      	ldrb	r3, [r3, #2]
 8000c3a:	f083 0301 	eor.w	r3, r3, #1
 8000c3e:	b2db      	uxtb	r3, r3
 8000c40:	2b00      	cmp	r3, #0
 8000c42:	d00d      	beq.n	8000c60 <do_interface+0x1d8>
	{
		if (ticktack < 5)
 8000c44:	4b4a      	ldr	r3, [pc, #296]	; (8000d70 <do_interface+0x2e8>)
 8000c46:	781b      	ldrb	r3, [r3, #0]
 8000c48:	2b04      	cmp	r3, #4
 8000c4a:	d804      	bhi.n	8000c56 <do_interface+0x1ce>
			lcd_write_data(&lcd, ccHOT);
 8000c4c:	2104      	movs	r1, #4
 8000c4e:	4840      	ldr	r0, [pc, #256]	; (8000d50 <do_interface+0x2c8>)
 8000c50:	f7ff fbf4 	bl	800043c <lcd_write_data>
		if (ticktack < 5)
 8000c54:	e011      	b.n	8000c7a <do_interface+0x1f2>
		else
			lcd_write_data(&lcd, ccHOTmirror);
 8000c56:	2105      	movs	r1, #5
 8000c58:	483d      	ldr	r0, [pc, #244]	; (8000d50 <do_interface+0x2c8>)
 8000c5a:	f7ff fbef 	bl	800043c <lcd_write_data>
		if (ticktack < 5)
 8000c5e:	e00c      	b.n	8000c7a <do_interface+0x1f2>
	}
	else
	{
		if (ticktack < 5)
 8000c60:	4b43      	ldr	r3, [pc, #268]	; (8000d70 <do_interface+0x2e8>)
 8000c62:	781b      	ldrb	r3, [r3, #0]
 8000c64:	2b04      	cmp	r3, #4
 8000c66:	d804      	bhi.n	8000c72 <do_interface+0x1ea>
			lcd_write_data(&lcd, ccDOT);
 8000c68:	2107      	movs	r1, #7
 8000c6a:	4839      	ldr	r0, [pc, #228]	; (8000d50 <do_interface+0x2c8>)
 8000c6c:	f7ff fbe6 	bl	800043c <lcd_write_data>
 8000c70:	e003      	b.n	8000c7a <do_interface+0x1f2>
		else
			lcd_write_data(&lcd, ' ');
 8000c72:	2120      	movs	r1, #32
 8000c74:	4836      	ldr	r0, [pc, #216]	; (8000d50 <do_interface+0x2c8>)
 8000c76:	f7ff fbe1 	bl	800043c <lcd_write_data>
	}
	if (++ticktack > 9)
 8000c7a:	4b3d      	ldr	r3, [pc, #244]	; (8000d70 <do_interface+0x2e8>)
 8000c7c:	781b      	ldrb	r3, [r3, #0]
 8000c7e:	3301      	adds	r3, #1
 8000c80:	b2da      	uxtb	r2, r3
 8000c82:	4b3b      	ldr	r3, [pc, #236]	; (8000d70 <do_interface+0x2e8>)
 8000c84:	701a      	strb	r2, [r3, #0]
 8000c86:	4b3a      	ldr	r3, [pc, #232]	; (8000d70 <do_interface+0x2e8>)
 8000c88:	781b      	ldrb	r3, [r3, #0]
 8000c8a:	2b09      	cmp	r3, #9
 8000c8c:	d902      	bls.n	8000c94 <do_interface+0x20c>
		ticktack = 0;
 8000c8e:	4b38      	ldr	r3, [pc, #224]	; (8000d70 <do_interface+0x2e8>)
 8000c90:	2200      	movs	r2, #0
 8000c92:	701a      	strb	r2, [r3, #0]

	/* Check errors --------------------------------------------*/

	if (MAX6675.temperature > ((MAX_TEMP + 2*STEP_TEMP)<<2))
 8000c94:	4b2d      	ldr	r3, [pc, #180]	; (8000d4c <do_interface+0x2c4>)
 8000c96:	881b      	ldrh	r3, [r3, #0]
 8000c98:	f5b3 6f8c 	cmp.w	r3, #1120	; 0x460
 8000c9c:	d909      	bls.n	8000cb2 <do_interface+0x22a>
	{
		temperature_SP = 0;
 8000c9e:	4b2a      	ldr	r3, [pc, #168]	; (8000d48 <do_interface+0x2c0>)
 8000ca0:	2200      	movs	r2, #0
 8000ca2:	801a      	strh	r2, [r3, #0]
		global_error |= errTEMP_PV;
 8000ca4:	4b2d      	ldr	r3, [pc, #180]	; (8000d5c <do_interface+0x2d4>)
 8000ca6:	781b      	ldrb	r3, [r3, #0]
 8000ca8:	f043 0302 	orr.w	r3, r3, #2
 8000cac:	b2da      	uxtb	r2, r3
 8000cae:	4b2b      	ldr	r3, [pc, #172]	; (8000d5c <do_interface+0x2d4>)
 8000cb0:	701a      	strb	r2, [r3, #0]
	}

	if (temperature_SP > MAX_TEMP)
 8000cb2:	4b25      	ldr	r3, [pc, #148]	; (8000d48 <do_interface+0x2c0>)
 8000cb4:	881b      	ldrh	r3, [r3, #0]
 8000cb6:	f5b3 7f87 	cmp.w	r3, #270	; 0x10e
 8000cba:	d909      	bls.n	8000cd0 <do_interface+0x248>
	{
		temperature_SP = 0;
 8000cbc:	4b22      	ldr	r3, [pc, #136]	; (8000d48 <do_interface+0x2c0>)
 8000cbe:	2200      	movs	r2, #0
 8000cc0:	801a      	strh	r2, [r3, #0]
		global_error |= errTEMP_SP;
 8000cc2:	4b26      	ldr	r3, [pc, #152]	; (8000d5c <do_interface+0x2d4>)
 8000cc4:	781b      	ldrb	r3, [r3, #0]
 8000cc6:	f043 0301 	orr.w	r3, r3, #1
 8000cca:	b2da      	uxtb	r2, r3
 8000ccc:	4b23      	ldr	r3, [pc, #140]	; (8000d5c <do_interface+0x2d4>)
 8000cce:	701a      	strb	r2, [r3, #0]
	static uint32_t last_SP = 0xffff; // not realistic value, to be immediately replaced
	static uint32_t time_dT = 0;
	static bool check_heater = false;
	static uint32_t heater_timeout = 20;

	if (temperature_SP != last_SP) // user changed T
 8000cd0:	4b1d      	ldr	r3, [pc, #116]	; (8000d48 <do_interface+0x2c0>)
 8000cd2:	881b      	ldrh	r3, [r3, #0]
 8000cd4:	461a      	mov	r2, r3
 8000cd6:	4b27      	ldr	r3, [pc, #156]	; (8000d74 <do_interface+0x2ec>)
 8000cd8:	681b      	ldr	r3, [r3, #0]
 8000cda:	429a      	cmp	r2, r3
 8000cdc:	d01b      	beq.n	8000d16 <do_interface+0x28e>
	{
		if (dT >= 20) // T diff is more than 20 grad
 8000cde:	68bb      	ldr	r3, [r7, #8]
 8000ce0:	2b13      	cmp	r3, #19
 8000ce2:	dd14      	ble.n	8000d0e <do_interface+0x286>
		{
			check_heater = true;
 8000ce4:	4b24      	ldr	r3, [pc, #144]	; (8000d78 <do_interface+0x2f0>)
 8000ce6:	2201      	movs	r2, #1
 8000ce8:	701a      	strb	r2, [r3, #0]
			last_dT = dT; // save value
 8000cea:	4a24      	ldr	r2, [pc, #144]	; (8000d7c <do_interface+0x2f4>)
 8000cec:	68bb      	ldr	r3, [r7, #8]
 8000cee:	6013      	str	r3, [r2, #0]
			time_dT = HAL_GetTick(); // start timer
 8000cf0:	f001 fee4 	bl	8002abc <HAL_GetTick>
 8000cf4:	4603      	mov	r3, r0
 8000cf6:	4a22      	ldr	r2, [pc, #136]	; (8000d80 <do_interface+0x2f8>)
 8000cf8:	6013      	str	r3, [r2, #0]
			heater_timeout = 120;
 8000cfa:	4b22      	ldr	r3, [pc, #136]	; (8000d84 <do_interface+0x2fc>)
 8000cfc:	2278      	movs	r2, #120	; 0x78
 8000cfe:	601a      	str	r2, [r3, #0]
			if (dT >= 50)
 8000d00:	68bb      	ldr	r3, [r7, #8]
 8000d02:	2b31      	cmp	r3, #49	; 0x31
 8000d04:	dd55      	ble.n	8000db2 <do_interface+0x32a>
				heater_timeout = 20; // if diff 50 grad, react faster
 8000d06:	4b1f      	ldr	r3, [pc, #124]	; (8000d84 <do_interface+0x2fc>)
 8000d08:	2214      	movs	r2, #20
 8000d0a:	601a      	str	r2, [r3, #0]
 8000d0c:	e051      	b.n	8000db2 <do_interface+0x32a>
		}
		else
			check_heater = false;
 8000d0e:	4b1a      	ldr	r3, [pc, #104]	; (8000d78 <do_interface+0x2f0>)
 8000d10:	2200      	movs	r2, #0
 8000d12:	701a      	strb	r2, [r3, #0]
 8000d14:	e04d      	b.n	8000db2 <do_interface+0x32a>
	}
	else if (check_heater)
 8000d16:	4b18      	ldr	r3, [pc, #96]	; (8000d78 <do_interface+0x2f0>)
 8000d18:	781b      	ldrb	r3, [r3, #0]
 8000d1a:	2b00      	cmp	r3, #0
 8000d1c:	d049      	beq.n	8000db2 <do_interface+0x32a>
	{
		if (last_dT - dT > 5) // temperature changed more than 5 grad, ok!
 8000d1e:	4b17      	ldr	r3, [pc, #92]	; (8000d7c <do_interface+0x2f4>)
 8000d20:	681a      	ldr	r2, [r3, #0]
 8000d22:	68bb      	ldr	r3, [r7, #8]
 8000d24:	1ad3      	subs	r3, r2, r3
 8000d26:	2b05      	cmp	r3, #5
 8000d28:	dd2e      	ble.n	8000d88 <do_interface+0x300>
			check_heater = false;
 8000d2a:	4b13      	ldr	r3, [pc, #76]	; (8000d78 <do_interface+0x2f0>)
 8000d2c:	2200      	movs	r2, #0
 8000d2e:	701a      	strb	r2, [r3, #0]
 8000d30:	e03f      	b.n	8000db2 <do_interface+0x32a>
 8000d32:	bf00      	nop
 8000d34:	2000001c 	.word	0x2000001c
 8000d38:	2000001d 	.word	0x2000001d
 8000d3c:	0800bcbc 	.word	0x0800bcbc
 8000d40:	20000254 	.word	0x20000254
 8000d44:	2000029c 	.word	0x2000029c
 8000d48:	20000240 	.word	0x20000240
 8000d4c:	20000234 	.word	0x20000234
 8000d50:	20000514 	.word	0x20000514
 8000d54:	20000238 	.word	0x20000238
 8000d58:	0800bb40 	.word	0x0800bb40
 8000d5c:	2000022c 	.word	0x2000022c
 8000d60:	20000243 	.word	0x20000243
 8000d64:	20000230 	.word	0x20000230
 8000d68:	2000023e 	.word	0x2000023e
 8000d6c:	66666667 	.word	0x66666667
 8000d70:	2000022d 	.word	0x2000022d
 8000d74:	20000020 	.word	0x20000020
 8000d78:	200002a0 	.word	0x200002a0
 8000d7c:	200002a4 	.word	0x200002a4
 8000d80:	200002a8 	.word	0x200002a8
 8000d84:	20000024 	.word	0x20000024
		else if (HAL_GetTick() - time_dT > heater_timeout*1024) // timeout, go in error
 8000d88:	f001 fe98 	bl	8002abc <HAL_GetTick>
 8000d8c:	4602      	mov	r2, r0
 8000d8e:	4bb7      	ldr	r3, [pc, #732]	; (800106c <do_interface+0x5e4>)
 8000d90:	681b      	ldr	r3, [r3, #0]
 8000d92:	1ad2      	subs	r2, r2, r3
 8000d94:	4bb6      	ldr	r3, [pc, #728]	; (8001070 <do_interface+0x5e8>)
 8000d96:	681b      	ldr	r3, [r3, #0]
 8000d98:	029b      	lsls	r3, r3, #10
 8000d9a:	429a      	cmp	r2, r3
 8000d9c:	d909      	bls.n	8000db2 <do_interface+0x32a>
		{
			check_heater = false;
 8000d9e:	4bb5      	ldr	r3, [pc, #724]	; (8001074 <do_interface+0x5ec>)
 8000da0:	2200      	movs	r2, #0
 8000da2:	701a      	strb	r2, [r3, #0]
			global_error |= errHEATER;
 8000da4:	4bb4      	ldr	r3, [pc, #720]	; (8001078 <do_interface+0x5f0>)
 8000da6:	781b      	ldrb	r3, [r3, #0]
 8000da8:	f043 0304 	orr.w	r3, r3, #4
 8000dac:	b2da      	uxtb	r2, r3
 8000dae:	4bb2      	ldr	r3, [pc, #712]	; (8001078 <do_interface+0x5f0>)
 8000db0:	701a      	strb	r2, [r3, #0]
		}
	}
	last_SP = temperature_SP;
 8000db2:	4bb2      	ldr	r3, [pc, #712]	; (800107c <do_interface+0x5f4>)
 8000db4:	881b      	ldrh	r3, [r3, #0]
 8000db6:	461a      	mov	r2, r3
 8000db8:	4bb1      	ldr	r3, [pc, #708]	; (8001080 <do_interface+0x5f8>)
 8000dba:	601a      	str	r2, [r3, #0]

	/************************************/

	uint8_t enc_val = (encoder_value>>1)&0b1;
 8000dbc:	4bb1      	ldr	r3, [pc, #708]	; (8001084 <do_interface+0x5fc>)
 8000dbe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000dc0:	085b      	lsrs	r3, r3, #1
 8000dc2:	b2db      	uxtb	r3, r3
 8000dc4:	f003 0301 	and.w	r3, r3, #1
 8000dc8:	71fb      	strb	r3, [r7, #7]


	if (button.long_press)
 8000dca:	4baf      	ldr	r3, [pc, #700]	; (8001088 <do_interface+0x600>)
 8000dcc:	785b      	ldrb	r3, [r3, #1]
 8000dce:	2b00      	cmp	r3, #0
 8000dd0:	d008      	beq.n	8000de4 <do_interface+0x35c>
	{
		ui_state = uiLONG_PRESS;
 8000dd2:	4bae      	ldr	r3, [pc, #696]	; (800108c <do_interface+0x604>)
 8000dd4:	2201      	movs	r2, #1
 8000dd6:	701a      	strb	r2, [r3, #0]
		temperature_SP = 0;
 8000dd8:	4ba8      	ldr	r3, [pc, #672]	; (800107c <do_interface+0x5f4>)
 8000dda:	2200      	movs	r2, #0
 8000ddc:	801a      	strh	r2, [r3, #0]
		global_error = errOK;
 8000dde:	4ba6      	ldr	r3, [pc, #664]	; (8001078 <do_interface+0x5f0>)
 8000de0:	2200      	movs	r2, #0
 8000de2:	701a      	strb	r2, [r3, #0]
	}

	if (global_error)
 8000de4:	4ba4      	ldr	r3, [pc, #656]	; (8001078 <do_interface+0x5f0>)
 8000de6:	781b      	ldrb	r3, [r3, #0]
 8000de8:	2b00      	cmp	r3, #0
 8000dea:	d002      	beq.n	8000df2 <do_interface+0x36a>
		ui_state = uiMALFUNCTION;
 8000dec:	4ba7      	ldr	r3, [pc, #668]	; (800108c <do_interface+0x604>)
 8000dee:	2209      	movs	r2, #9
 8000df0:	701a      	strb	r2, [r3, #0]

	switch(ui_state)
 8000df2:	4ba6      	ldr	r3, [pc, #664]	; (800108c <do_interface+0x604>)
 8000df4:	781b      	ldrb	r3, [r3, #0]
 8000df6:	2b09      	cmp	r3, #9
 8000df8:	f200 81a0 	bhi.w	800113c <do_interface+0x6b4>
 8000dfc:	a201      	add	r2, pc, #4	; (adr r2, 8000e04 <do_interface+0x37c>)
 8000dfe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000e02:	bf00      	nop
 8000e04:	08000e2d 	.word	0x08000e2d
 8000e08:	08000eab 	.word	0x08000eab
 8000e0c:	08000ef3 	.word	0x08000ef3
 8000e10:	08000f49 	.word	0x08000f49
 8000e14:	08000fa3 	.word	0x08000fa3
 8000e18:	08000fd1 	.word	0x08000fd1
 8000e1c:	08000fdd 	.word	0x08000fdd
 8000e20:	08001001 	.word	0x08001001
 8000e24:	0800101d 	.word	0x0800101d
 8000e28:	08001029 	.word	0x08001029
	{
	case uiSTART:
		lcd_set_xy(&lcd, 0, 0);
 8000e2c:	2200      	movs	r2, #0
 8000e2e:	2100      	movs	r1, #0
 8000e30:	4897      	ldr	r0, [pc, #604]	; (8001090 <do_interface+0x608>)
 8000e32:	f7ff fa7d 	bl	8000330 <lcd_set_xy>
		lcd_string(&lcd, "Long press  ");
 8000e36:	4997      	ldr	r1, [pc, #604]	; (8001094 <do_interface+0x60c>)
 8000e38:	4895      	ldr	r0, [pc, #596]	; (8001090 <do_interface+0x608>)
 8000e3a:	f7ff fa62 	bl	8000302 <lcd_string>
		lcd_set_xy(&lcd, 0, 1);
 8000e3e:	2201      	movs	r2, #1
 8000e40:	2100      	movs	r1, #0
 8000e42:	4893      	ldr	r0, [pc, #588]	; (8001090 <do_interface+0x608>)
 8000e44:	f7ff fa74 	bl	8000330 <lcd_set_xy>
		lcd_string(&lcd, "T=0&reset  ");
 8000e48:	4993      	ldr	r1, [pc, #588]	; (8001098 <do_interface+0x610>)
 8000e4a:	4891      	ldr	r0, [pc, #580]	; (8001090 <do_interface+0x608>)
 8000e4c:	f7ff fa59 	bl	8000302 <lcd_string>
		lcd_write_data(&lcd, ccENTER);
 8000e50:	2100      	movs	r1, #0
 8000e52:	488f      	ldr	r0, [pc, #572]	; (8001090 <do_interface+0x608>)
 8000e54:	f7ff faf2 	bl	800043c <lcd_write_data>
		lcd_set_xy(&lcd, 11, 1);
 8000e58:	2201      	movs	r2, #1
 8000e5a:	210b      	movs	r1, #11
 8000e5c:	488c      	ldr	r0, [pc, #560]	; (8001090 <do_interface+0x608>)
 8000e5e:	f7ff fa67 	bl	8000330 <lcd_set_xy>
		lcd_mode(&lcd, ENABLE, (ticktack < 5), NO_BLINK);
 8000e62:	4b8e      	ldr	r3, [pc, #568]	; (800109c <do_interface+0x614>)
 8000e64:	781b      	ldrb	r3, [r3, #0]
 8000e66:	2b04      	cmp	r3, #4
 8000e68:	bf94      	ite	ls
 8000e6a:	2301      	movls	r3, #1
 8000e6c:	2300      	movhi	r3, #0
 8000e6e:	b2db      	uxtb	r3, r3
 8000e70:	461a      	mov	r2, r3
 8000e72:	2300      	movs	r3, #0
 8000e74:	2101      	movs	r1, #1
 8000e76:	4886      	ldr	r0, [pc, #536]	; (8001090 <do_interface+0x608>)
 8000e78:	f7ff f9f8 	bl	800026c <lcd_mode>
		if (!button.pressed && last_button)
 8000e7c:	4b82      	ldr	r3, [pc, #520]	; (8001088 <do_interface+0x600>)
 8000e7e:	781b      	ldrb	r3, [r3, #0]
 8000e80:	f083 0301 	eor.w	r3, r3, #1
 8000e84:	b2db      	uxtb	r3, r3
 8000e86:	2b00      	cmp	r3, #0
 8000e88:	f000 815f 	beq.w	800114a <do_interface+0x6c2>
 8000e8c:	4b84      	ldr	r3, [pc, #528]	; (80010a0 <do_interface+0x618>)
 8000e8e:	781b      	ldrb	r3, [r3, #0]
 8000e90:	2b00      	cmp	r3, #0
 8000e92:	f000 815a 	beq.w	800114a <do_interface+0x6c2>
		{
			lcd_mode(&lcd, ENABLE, CURSOR_DISABLE, NO_BLINK);
 8000e96:	2300      	movs	r3, #0
 8000e98:	2200      	movs	r2, #0
 8000e9a:	2101      	movs	r1, #1
 8000e9c:	487c      	ldr	r0, [pc, #496]	; (8001090 <do_interface+0x608>)
 8000e9e:	f7ff f9e5 	bl	800026c <lcd_mode>
			ui_state = uiMENUenter;
 8000ea2:	4b7a      	ldr	r3, [pc, #488]	; (800108c <do_interface+0x604>)
 8000ea4:	2202      	movs	r2, #2
 8000ea6:	701a      	strb	r2, [r3, #0]
		}
		break;
 8000ea8:	e14f      	b.n	800114a <do_interface+0x6c2>
	case uiLONG_PRESS:
		lcd_mode(&lcd, ENABLE, CURSOR_DISABLE, NO_BLINK);
 8000eaa:	2300      	movs	r3, #0
 8000eac:	2200      	movs	r2, #0
 8000eae:	2101      	movs	r1, #1
 8000eb0:	4877      	ldr	r0, [pc, #476]	; (8001090 <do_interface+0x608>)
 8000eb2:	f7ff f9db 	bl	800026c <lcd_mode>
		lcd_set_xy(&lcd, 0, 0);
 8000eb6:	2200      	movs	r2, #0
 8000eb8:	2100      	movs	r1, #0
 8000eba:	4875      	ldr	r0, [pc, #468]	; (8001090 <do_interface+0x608>)
 8000ebc:	f7ff fa38 	bl	8000330 <lcd_set_xy>
		lcd_string(&lcd, "T set to 0  ");
 8000ec0:	4978      	ldr	r1, [pc, #480]	; (80010a4 <do_interface+0x61c>)
 8000ec2:	4873      	ldr	r0, [pc, #460]	; (8001090 <do_interface+0x608>)
 8000ec4:	f7ff fa1d 	bl	8000302 <lcd_string>
		lcd_set_xy(&lcd, 0, 1);
 8000ec8:	2201      	movs	r2, #1
 8000eca:	2100      	movs	r1, #0
 8000ecc:	4870      	ldr	r0, [pc, #448]	; (8001090 <do_interface+0x608>)
 8000ece:	f7ff fa2f 	bl	8000330 <lcd_set_xy>
		lcd_string(&lcd, "err. cleared");
 8000ed2:	4975      	ldr	r1, [pc, #468]	; (80010a8 <do_interface+0x620>)
 8000ed4:	486e      	ldr	r0, [pc, #440]	; (8001090 <do_interface+0x608>)
 8000ed6:	f7ff fa14 	bl	8000302 <lcd_string>
		if (!button.pressed)
 8000eda:	4b6b      	ldr	r3, [pc, #428]	; (8001088 <do_interface+0x600>)
 8000edc:	781b      	ldrb	r3, [r3, #0]
 8000ede:	f083 0301 	eor.w	r3, r3, #1
 8000ee2:	b2db      	uxtb	r3, r3
 8000ee4:	2b00      	cmp	r3, #0
 8000ee6:	f000 8132 	beq.w	800114e <do_interface+0x6c6>
			ui_state = uiMENUenter;
 8000eea:	4b68      	ldr	r3, [pc, #416]	; (800108c <do_interface+0x604>)
 8000eec:	2202      	movs	r2, #2
 8000eee:	701a      	strb	r2, [r3, #0]
		break;
 8000ef0:	e12d      	b.n	800114e <do_interface+0x6c6>
	case uiMENUenter:
		lcd_mini_clear(&lcd);
 8000ef2:	463b      	mov	r3, r7
 8000ef4:	469c      	mov	ip, r3
 8000ef6:	4866      	ldr	r0, [pc, #408]	; (8001090 <do_interface+0x608>)
 8000ef8:	f7ff fda2 	bl	8000a40 <lcd_mini_clear.8508>
		lcd_set_xy(&lcd, 0, 0);
 8000efc:	2200      	movs	r2, #0
 8000efe:	2100      	movs	r1, #0
 8000f00:	4863      	ldr	r0, [pc, #396]	; (8001090 <do_interface+0x608>)
 8000f02:	f7ff fa15 	bl	8000330 <lcd_set_xy>
		lcd_string(&lcd, " Profile");
 8000f06:	4969      	ldr	r1, [pc, #420]	; (80010ac <do_interface+0x624>)
 8000f08:	4861      	ldr	r0, [pc, #388]	; (8001090 <do_interface+0x608>)
 8000f0a:	f7ff f9fa 	bl	8000302 <lcd_string>
		lcd_set_xy(&lcd, 0, 1);
 8000f0e:	2201      	movs	r2, #1
 8000f10:	2100      	movs	r1, #0
 8000f12:	485f      	ldr	r0, [pc, #380]	; (8001090 <do_interface+0x608>)
 8000f14:	f7ff fa0c 	bl	8000330 <lcd_set_xy>
		lcd_string(&lcd, " Heatplate");
 8000f18:	4965      	ldr	r1, [pc, #404]	; (80010b0 <do_interface+0x628>)
 8000f1a:	485d      	ldr	r0, [pc, #372]	; (8001090 <do_interface+0x608>)
 8000f1c:	f7ff f9f1 	bl	8000302 <lcd_string>
		lcd_set_xy(&lcd, 0, (encoder_value>>1)&0b1);
 8000f20:	4b58      	ldr	r3, [pc, #352]	; (8001084 <do_interface+0x5fc>)
 8000f22:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000f24:	085b      	lsrs	r3, r3, #1
 8000f26:	b2db      	uxtb	r3, r3
 8000f28:	f003 0301 	and.w	r3, r3, #1
 8000f2c:	b2db      	uxtb	r3, r3
 8000f2e:	461a      	mov	r2, r3
 8000f30:	2100      	movs	r1, #0
 8000f32:	4857      	ldr	r0, [pc, #348]	; (8001090 <do_interface+0x608>)
 8000f34:	f7ff f9fc 	bl	8000330 <lcd_set_xy>
		lcd_write_data(&lcd, scAR);
 8000f38:	217e      	movs	r1, #126	; 0x7e
 8000f3a:	4855      	ldr	r0, [pc, #340]	; (8001090 <do_interface+0x608>)
 8000f3c:	f7ff fa7e 	bl	800043c <lcd_write_data>
		ui_state = uiMENU;
 8000f40:	4b52      	ldr	r3, [pc, #328]	; (800108c <do_interface+0x604>)
 8000f42:	2203      	movs	r2, #3
 8000f44:	701a      	strb	r2, [r3, #0]
		break;
 8000f46:	e105      	b.n	8001154 <do_interface+0x6cc>
	case uiMENU:
		lcd_set_xy(&lcd, 0, enc_val);
 8000f48:	79fb      	ldrb	r3, [r7, #7]
 8000f4a:	461a      	mov	r2, r3
 8000f4c:	2100      	movs	r1, #0
 8000f4e:	4850      	ldr	r0, [pc, #320]	; (8001090 <do_interface+0x608>)
 8000f50:	f7ff f9ee 	bl	8000330 <lcd_set_xy>
		lcd_write_data(&lcd, scAR);
 8000f54:	217e      	movs	r1, #126	; 0x7e
 8000f56:	484e      	ldr	r0, [pc, #312]	; (8001090 <do_interface+0x608>)
 8000f58:	f7ff fa70 	bl	800043c <lcd_write_data>
		lcd_set_xy(&lcd, 0, 1 - enc_val);
 8000f5c:	79fb      	ldrb	r3, [r7, #7]
 8000f5e:	f1c3 0301 	rsb	r3, r3, #1
 8000f62:	b2db      	uxtb	r3, r3
 8000f64:	461a      	mov	r2, r3
 8000f66:	2100      	movs	r1, #0
 8000f68:	4849      	ldr	r0, [pc, #292]	; (8001090 <do_interface+0x608>)
 8000f6a:	f7ff f9e1 	bl	8000330 <lcd_set_xy>
		lcd_write_data(&lcd, ' ');
 8000f6e:	2120      	movs	r1, #32
 8000f70:	4847      	ldr	r0, [pc, #284]	; (8001090 <do_interface+0x608>)
 8000f72:	f7ff fa63 	bl	800043c <lcd_write_data>
		if (!button.pressed && last_button)
 8000f76:	4b44      	ldr	r3, [pc, #272]	; (8001088 <do_interface+0x600>)
 8000f78:	781b      	ldrb	r3, [r3, #0]
 8000f7a:	f083 0301 	eor.w	r3, r3, #1
 8000f7e:	b2db      	uxtb	r3, r3
 8000f80:	2b00      	cmp	r3, #0
 8000f82:	f000 80e6 	beq.w	8001152 <do_interface+0x6ca>
 8000f86:	4b46      	ldr	r3, [pc, #280]	; (80010a0 <do_interface+0x618>)
 8000f88:	781b      	ldrb	r3, [r3, #0]
 8000f8a:	2b00      	cmp	r3, #0
 8000f8c:	f000 80e1 	beq.w	8001152 <do_interface+0x6ca>
		{
			ui_state = enc_val?uiHEATPLATEenter:uiSETTINGSenter;
 8000f90:	79fb      	ldrb	r3, [r7, #7]
 8000f92:	2b00      	cmp	r3, #0
 8000f94:	d001      	beq.n	8000f9a <do_interface+0x512>
 8000f96:	2204      	movs	r2, #4
 8000f98:	e000      	b.n	8000f9c <do_interface+0x514>
 8000f9a:	2206      	movs	r2, #6
 8000f9c:	4b3b      	ldr	r3, [pc, #236]	; (800108c <do_interface+0x604>)
 8000f9e:	701a      	strb	r2, [r3, #0]
		}
		break;
 8000fa0:	e0d7      	b.n	8001152 <do_interface+0x6ca>
	case uiHEATPLATEenter:
		lcd_mini_clear(&lcd);
 8000fa2:	463b      	mov	r3, r7
 8000fa4:	469c      	mov	ip, r3
 8000fa6:	483a      	ldr	r0, [pc, #232]	; (8001090 <do_interface+0x608>)
 8000fa8:	f7ff fd4a 	bl	8000a40 <lcd_mini_clear.8508>
		lcd_set_xy(&lcd, 0, 1);
 8000fac:	2201      	movs	r2, #1
 8000fae:	2100      	movs	r1, #0
 8000fb0:	4837      	ldr	r0, [pc, #220]	; (8001090 <do_interface+0x608>)
 8000fb2:	f7ff f9bd 	bl	8000330 <lcd_set_xy>
		lcd_string(&lcd, "Heatplate   ");
 8000fb6:	493f      	ldr	r1, [pc, #252]	; (80010b4 <do_interface+0x62c>)
 8000fb8:	4835      	ldr	r0, [pc, #212]	; (8001090 <do_interface+0x608>)
 8000fba:	f7ff f9a2 	bl	8000302 <lcd_string>
		heatplate(true);
 8000fbe:	463b      	mov	r3, r7
 8000fc0:	469c      	mov	ip, r3
 8000fc2:	2001      	movs	r0, #1
 8000fc4:	f000 f978 	bl	80012b8 <heatplate.8522>
		ui_state = uiHEATPLATE;
 8000fc8:	4b30      	ldr	r3, [pc, #192]	; (800108c <do_interface+0x604>)
 8000fca:	2205      	movs	r2, #5
 8000fcc:	701a      	strb	r2, [r3, #0]
		break;
 8000fce:	e0c1      	b.n	8001154 <do_interface+0x6cc>
	case uiHEATPLATE:
		heatplate(false);
 8000fd0:	463b      	mov	r3, r7
 8000fd2:	469c      	mov	ip, r3
 8000fd4:	2000      	movs	r0, #0
 8000fd6:	f000 f96f 	bl	80012b8 <heatplate.8522>
		break;
 8000fda:	e0bb      	b.n	8001154 <do_interface+0x6cc>
	case uiSETTINGSenter:
		lcd_mini_clear(&lcd);
 8000fdc:	463b      	mov	r3, r7
 8000fde:	469c      	mov	ip, r3
 8000fe0:	482b      	ldr	r0, [pc, #172]	; (8001090 <do_interface+0x608>)
 8000fe2:	f7ff fd2d 	bl	8000a40 <lcd_mini_clear.8508>
		lcd_set_xy(&lcd, 0, 0);
 8000fe6:	2200      	movs	r2, #0
 8000fe8:	2100      	movs	r1, #0
 8000fea:	4829      	ldr	r0, [pc, #164]	; (8001090 <do_interface+0x608>)
 8000fec:	f7ff f9a0 	bl	8000330 <lcd_set_xy>
		lcd_string(&lcd, "SETTINGS");
 8000ff0:	4931      	ldr	r1, [pc, #196]	; (80010b8 <do_interface+0x630>)
 8000ff2:	4827      	ldr	r0, [pc, #156]	; (8001090 <do_interface+0x608>)
 8000ff4:	f7ff f985 	bl	8000302 <lcd_string>
		ui_state = uiSETTINGS;
 8000ff8:	4b24      	ldr	r3, [pc, #144]	; (800108c <do_interface+0x604>)
 8000ffa:	2207      	movs	r2, #7
 8000ffc:	701a      	strb	r2, [r3, #0]
		break;
 8000ffe:	e0a9      	b.n	8001154 <do_interface+0x6cc>
	case uiSETTINGS:
		lcd_mini_clear(&lcd);
 8001000:	463b      	mov	r3, r7
 8001002:	469c      	mov	ip, r3
 8001004:	4822      	ldr	r0, [pc, #136]	; (8001090 <do_interface+0x608>)
 8001006:	f7ff fd1b 	bl	8000a40 <lcd_mini_clear.8508>
//		lcd_set_xy(&lcd, 0, 0);
//		lcd_string(&lcd, "REFLOW");
		ui_state = uiREFLOW;
 800100a:	4b20      	ldr	r3, [pc, #128]	; (800108c <do_interface+0x604>)
 800100c:	2208      	movs	r2, #8
 800100e:	701a      	strb	r2, [r3, #0]
		do_reflow(true);
 8001010:	463b      	mov	r3, r7
 8001012:	469c      	mov	ip, r3
 8001014:	2001      	movs	r0, #1
 8001016:	f000 fa05 	bl	8001424 <do_reflow.8531>
		break;
 800101a:	e09b      	b.n	8001154 <do_interface+0x6cc>
	case uiREFLOW:
		do_reflow(false);
 800101c:	463b      	mov	r3, r7
 800101e:	469c      	mov	ip, r3
 8001020:	2000      	movs	r0, #0
 8001022:	f000 f9ff 	bl	8001424 <do_reflow.8531>
		break;
 8001026:	e095      	b.n	8001154 <do_interface+0x6cc>
	case uiMALFUNCTION: // just check errors
		temperature_SP = 0;
 8001028:	4b14      	ldr	r3, [pc, #80]	; (800107c <do_interface+0x5f4>)
 800102a:	2200      	movs	r2, #0
 800102c:	801a      	strh	r2, [r3, #0]
		lcd_mode(&lcd, ENABLE, CURSOR_DISABLE, NO_BLINK);
 800102e:	2300      	movs	r3, #0
 8001030:	2200      	movs	r2, #0
 8001032:	2101      	movs	r1, #1
 8001034:	4816      	ldr	r0, [pc, #88]	; (8001090 <do_interface+0x608>)
 8001036:	f7ff f919 	bl	800026c <lcd_mode>
		lcd_set_xy(&lcd, 0, 0);
 800103a:	2200      	movs	r2, #0
 800103c:	2100      	movs	r1, #0
 800103e:	4814      	ldr	r0, [pc, #80]	; (8001090 <do_interface+0x608>)
 8001040:	f7ff f976 	bl	8000330 <lcd_set_xy>
		lcd_string(&lcd, " * Error! * ");
 8001044:	491d      	ldr	r1, [pc, #116]	; (80010bc <do_interface+0x634>)
 8001046:	4812      	ldr	r0, [pc, #72]	; (8001090 <do_interface+0x608>)
 8001048:	f7ff f95b 	bl	8000302 <lcd_string>
		lcd_set_xy(&lcd, 0, 1);
 800104c:	2201      	movs	r2, #1
 800104e:	2100      	movs	r1, #0
 8001050:	480f      	ldr	r0, [pc, #60]	; (8001090 <do_interface+0x608>)
 8001052:	f7ff f96d 	bl	8000330 <lcd_set_xy>
		if (global_error & errMAX6675_invalid)
 8001056:	4b08      	ldr	r3, [pc, #32]	; (8001078 <do_interface+0x5f0>)
 8001058:	781b      	ldrb	r3, [r3, #0]
 800105a:	f003 0310 	and.w	r3, r3, #16
 800105e:	2b00      	cmp	r3, #0
 8001060:	d030      	beq.n	80010c4 <do_interface+0x63c>
			lcd_string(&lcd, "Temp. Sensor");
 8001062:	4917      	ldr	r1, [pc, #92]	; (80010c0 <do_interface+0x638>)
 8001064:	480a      	ldr	r0, [pc, #40]	; (8001090 <do_interface+0x608>)
 8001066:	f7ff f94c 	bl	8000302 <lcd_string>
		else if (global_error & errTIMEOUT)
			lcd_string(&lcd, "timeout     ");
		else
			lcd_string(&lcd, "fatal error ");

		break;
 800106a:	e073      	b.n	8001154 <do_interface+0x6cc>
 800106c:	200002a8 	.word	0x200002a8
 8001070:	20000024 	.word	0x20000024
 8001074:	200002a0 	.word	0x200002a0
 8001078:	2000022c 	.word	0x2000022c
 800107c:	20000240 	.word	0x20000240
 8001080:	20000020 	.word	0x20000020
 8001084:	40000400 	.word	0x40000400
 8001088:	20000230 	.word	0x20000230
 800108c:	20000243 	.word	0x20000243
 8001090:	20000514 	.word	0x20000514
 8001094:	0800bb44 	.word	0x0800bb44
 8001098:	0800bb54 	.word	0x0800bb54
 800109c:	2000022d 	.word	0x2000022d
 80010a0:	200002ac 	.word	0x200002ac
 80010a4:	0800bb60 	.word	0x0800bb60
 80010a8:	0800bb70 	.word	0x0800bb70
 80010ac:	0800bb80 	.word	0x0800bb80
 80010b0:	0800bb8c 	.word	0x0800bb8c
 80010b4:	0800bb98 	.word	0x0800bb98
 80010b8:	0800bba8 	.word	0x0800bba8
 80010bc:	0800bbb4 	.word	0x0800bbb4
 80010c0:	0800bbc4 	.word	0x0800bbc4
		else if (global_error & errTEMP_SP)
 80010c4:	4b28      	ldr	r3, [pc, #160]	; (8001168 <do_interface+0x6e0>)
 80010c6:	781b      	ldrb	r3, [r3, #0]
 80010c8:	f003 0301 	and.w	r3, r3, #1
 80010cc:	2b00      	cmp	r3, #0
 80010ce:	d004      	beq.n	80010da <do_interface+0x652>
			lcd_string(&lcd, "SP too high ");
 80010d0:	4926      	ldr	r1, [pc, #152]	; (800116c <do_interface+0x6e4>)
 80010d2:	4827      	ldr	r0, [pc, #156]	; (8001170 <do_interface+0x6e8>)
 80010d4:	f7ff f915 	bl	8000302 <lcd_string>
		break;
 80010d8:	e03c      	b.n	8001154 <do_interface+0x6cc>
		else if (global_error & errTEMP_PV)
 80010da:	4b23      	ldr	r3, [pc, #140]	; (8001168 <do_interface+0x6e0>)
 80010dc:	781b      	ldrb	r3, [r3, #0]
 80010de:	f003 0302 	and.w	r3, r3, #2
 80010e2:	2b00      	cmp	r3, #0
 80010e4:	d004      	beq.n	80010f0 <do_interface+0x668>
			lcd_string(&lcd, "T too high  ");
 80010e6:	4923      	ldr	r1, [pc, #140]	; (8001174 <do_interface+0x6ec>)
 80010e8:	4821      	ldr	r0, [pc, #132]	; (8001170 <do_interface+0x6e8>)
 80010ea:	f7ff f90a 	bl	8000302 <lcd_string>
		break;
 80010ee:	e031      	b.n	8001154 <do_interface+0x6cc>
		else if (global_error & errHEATER)
 80010f0:	4b1d      	ldr	r3, [pc, #116]	; (8001168 <do_interface+0x6e0>)
 80010f2:	781b      	ldrb	r3, [r3, #0]
 80010f4:	f003 0304 	and.w	r3, r3, #4
 80010f8:	2b00      	cmp	r3, #0
 80010fa:	d004      	beq.n	8001106 <do_interface+0x67e>
			lcd_string(&lcd, "heater power");
 80010fc:	491e      	ldr	r1, [pc, #120]	; (8001178 <do_interface+0x6f0>)
 80010fe:	481c      	ldr	r0, [pc, #112]	; (8001170 <do_interface+0x6e8>)
 8001100:	f7ff f8ff 	bl	8000302 <lcd_string>
		break;
 8001104:	e026      	b.n	8001154 <do_interface+0x6cc>
		else if (global_error & errI_LIMIT)
 8001106:	4b18      	ldr	r3, [pc, #96]	; (8001168 <do_interface+0x6e0>)
 8001108:	781b      	ldrb	r3, [r3, #0]
 800110a:	f003 0308 	and.w	r3, r3, #8
 800110e:	2b00      	cmp	r3, #0
 8001110:	d004      	beq.n	800111c <do_interface+0x694>
			lcd_string(&lcd, "heater limit");
 8001112:	491a      	ldr	r1, [pc, #104]	; (800117c <do_interface+0x6f4>)
 8001114:	4816      	ldr	r0, [pc, #88]	; (8001170 <do_interface+0x6e8>)
 8001116:	f7ff f8f4 	bl	8000302 <lcd_string>
		break;
 800111a:	e01b      	b.n	8001154 <do_interface+0x6cc>
		else if (global_error & errTIMEOUT)
 800111c:	4b12      	ldr	r3, [pc, #72]	; (8001168 <do_interface+0x6e0>)
 800111e:	781b      	ldrb	r3, [r3, #0]
 8001120:	f003 0320 	and.w	r3, r3, #32
 8001124:	2b00      	cmp	r3, #0
 8001126:	d004      	beq.n	8001132 <do_interface+0x6aa>
			lcd_string(&lcd, "timeout     ");
 8001128:	4915      	ldr	r1, [pc, #84]	; (8001180 <do_interface+0x6f8>)
 800112a:	4811      	ldr	r0, [pc, #68]	; (8001170 <do_interface+0x6e8>)
 800112c:	f7ff f8e9 	bl	8000302 <lcd_string>
		break;
 8001130:	e010      	b.n	8001154 <do_interface+0x6cc>
			lcd_string(&lcd, "fatal error ");
 8001132:	4914      	ldr	r1, [pc, #80]	; (8001184 <do_interface+0x6fc>)
 8001134:	480e      	ldr	r0, [pc, #56]	; (8001170 <do_interface+0x6e8>)
 8001136:	f7ff f8e4 	bl	8000302 <lcd_string>
		break;
 800113a:	e00b      	b.n	8001154 <do_interface+0x6cc>
	default:
		global_error = errFATAL;
 800113c:	4b0a      	ldr	r3, [pc, #40]	; (8001168 <do_interface+0x6e0>)
 800113e:	2240      	movs	r2, #64	; 0x40
 8001140:	701a      	strb	r2, [r3, #0]
		ui_state = uiMALFUNCTION;
 8001142:	4b11      	ldr	r3, [pc, #68]	; (8001188 <do_interface+0x700>)
 8001144:	2209      	movs	r2, #9
 8001146:	701a      	strb	r2, [r3, #0]
		break;
 8001148:	e004      	b.n	8001154 <do_interface+0x6cc>
		break;
 800114a:	bf00      	nop
 800114c:	e002      	b.n	8001154 <do_interface+0x6cc>
		break;
 800114e:	bf00      	nop
 8001150:	e000      	b.n	8001154 <do_interface+0x6cc>
		break;
 8001152:	bf00      	nop
	}
	last_button = button.pressed;
 8001154:	4b0d      	ldr	r3, [pc, #52]	; (800118c <do_interface+0x704>)
 8001156:	781a      	ldrb	r2, [r3, #0]
 8001158:	4b0d      	ldr	r3, [pc, #52]	; (8001190 <do_interface+0x708>)
 800115a:	701a      	strb	r2, [r3, #0]
 800115c:	e000      	b.n	8001160 <do_interface+0x6d8>
		return;
 800115e:	bf00      	nop
}
 8001160:	3710      	adds	r7, #16
 8001162:	46bd      	mov	sp, r7
 8001164:	bd80      	pop	{r7, pc}
 8001166:	bf00      	nop
 8001168:	2000022c 	.word	0x2000022c
 800116c:	0800bbd4 	.word	0x0800bbd4
 8001170:	20000514 	.word	0x20000514
 8001174:	0800bbe4 	.word	0x0800bbe4
 8001178:	0800bbf4 	.word	0x0800bbf4
 800117c:	0800bc04 	.word	0x0800bc04
 8001180:	0800bc14 	.word	0x0800bc14
 8001184:	0800bc24 	.word	0x0800bc24
 8001188:	20000243 	.word	0x20000243
 800118c:	20000230 	.word	0x20000230
 8001190:	200002ac 	.word	0x200002ac

08001194 <change_temperature.8512>:
	{
 8001194:	b480      	push	{r7}
 8001196:	b087      	sub	sp, #28
 8001198:	af00      	add	r7, sp, #0
 800119a:	60f8      	str	r0, [r7, #12]
 800119c:	60b9      	str	r1, [r7, #8]
 800119e:	f8c7 c004 	str.w	ip, [r7, #4]
		int32_t temp = (int32_t)t; // to avoid zero-cross
 80011a2:	68fb      	ldr	r3, [r7, #12]
 80011a4:	617b      	str	r3, [r7, #20]
		temp = (temp / STEP_TEMP) * STEP_TEMP; // round for more beauty
 80011a6:	697b      	ldr	r3, [r7, #20]
 80011a8:	4a11      	ldr	r2, [pc, #68]	; (80011f0 <change_temperature.8512+0x5c>)
 80011aa:	fb82 1203 	smull	r1, r2, r2, r3
 80011ae:	1052      	asrs	r2, r2, #1
 80011b0:	17db      	asrs	r3, r3, #31
 80011b2:	1ad2      	subs	r2, r2, r3
 80011b4:	4613      	mov	r3, r2
 80011b6:	009b      	lsls	r3, r3, #2
 80011b8:	4413      	add	r3, r2
 80011ba:	617b      	str	r3, [r7, #20]
		temp += (diff>>1)*STEP_TEMP;
 80011bc:	68bb      	ldr	r3, [r7, #8]
 80011be:	105a      	asrs	r2, r3, #1
 80011c0:	4613      	mov	r3, r2
 80011c2:	009b      	lsls	r3, r3, #2
 80011c4:	4413      	add	r3, r2
 80011c6:	697a      	ldr	r2, [r7, #20]
 80011c8:	4413      	add	r3, r2
 80011ca:	617b      	str	r3, [r7, #20]
		if (temp < 0)
 80011cc:	697b      	ldr	r3, [r7, #20]
 80011ce:	2b00      	cmp	r3, #0
 80011d0:	da01      	bge.n	80011d6 <change_temperature.8512+0x42>
			temp = 0;
 80011d2:	2300      	movs	r3, #0
 80011d4:	617b      	str	r3, [r7, #20]
		if (temp > MAX_TEMP)
 80011d6:	697b      	ldr	r3, [r7, #20]
 80011d8:	f5b3 7f87 	cmp.w	r3, #270	; 0x10e
 80011dc:	dd02      	ble.n	80011e4 <change_temperature.8512+0x50>
			temp = MAX_TEMP;
 80011de:	f44f 7387 	mov.w	r3, #270	; 0x10e
 80011e2:	617b      	str	r3, [r7, #20]
		return (uint32_t)temp;
 80011e4:	697b      	ldr	r3, [r7, #20]
	}
 80011e6:	4618      	mov	r0, r3
 80011e8:	371c      	adds	r7, #28
 80011ea:	46bd      	mov	sp, r7
 80011ec:	bc80      	pop	{r7}
 80011ee:	4770      	bx	lr
 80011f0:	66666667 	.word	0x66666667

080011f4 <change_time.8517>:
	{
 80011f4:	b480      	push	{r7}
 80011f6:	b087      	sub	sp, #28
 80011f8:	af00      	add	r7, sp, #0
 80011fa:	60f8      	str	r0, [r7, #12]
 80011fc:	60b9      	str	r1, [r7, #8]
 80011fe:	f8c7 c004 	str.w	ip, [r7, #4]
		int32_t temp = (int32_t)t; // to avoid zero-cross
 8001202:	68fb      	ldr	r3, [r7, #12]
 8001204:	617b      	str	r3, [r7, #20]
		int32_t step = 5; // how much to change the time in seconds
 8001206:	2305      	movs	r3, #5
 8001208:	613b      	str	r3, [r7, #16]
		if (t < 60)
 800120a:	68fb      	ldr	r3, [r7, #12]
 800120c:	2b3b      	cmp	r3, #59	; 0x3b
 800120e:	d802      	bhi.n	8001216 <change_time.8517+0x22>
			step = 5;
 8001210:	2305      	movs	r3, #5
 8001212:	613b      	str	r3, [r7, #16]
 8001214:	e02d      	b.n	8001272 <change_time.8517+0x7e>
		else if (t < 120)
 8001216:	68fb      	ldr	r3, [r7, #12]
 8001218:	2b77      	cmp	r3, #119	; 0x77
 800121a:	d802      	bhi.n	8001222 <change_time.8517+0x2e>
			step = 10;
 800121c:	230a      	movs	r3, #10
 800121e:	613b      	str	r3, [r7, #16]
 8001220:	e027      	b.n	8001272 <change_time.8517+0x7e>
		else if (t < 300)
 8001222:	68fb      	ldr	r3, [r7, #12]
 8001224:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 8001228:	d202      	bcs.n	8001230 <change_time.8517+0x3c>
			step = 20;
 800122a:	2314      	movs	r3, #20
 800122c:	613b      	str	r3, [r7, #16]
 800122e:	e020      	b.n	8001272 <change_time.8517+0x7e>
		else if (t < 600)
 8001230:	68fb      	ldr	r3, [r7, #12]
 8001232:	f5b3 7f16 	cmp.w	r3, #600	; 0x258
 8001236:	d202      	bcs.n	800123e <change_time.8517+0x4a>
			step = 30;
 8001238:	231e      	movs	r3, #30
 800123a:	613b      	str	r3, [r7, #16]
 800123c:	e019      	b.n	8001272 <change_time.8517+0x7e>
		else if (t < 1200)
 800123e:	68fb      	ldr	r3, [r7, #12]
 8001240:	f5b3 6f96 	cmp.w	r3, #1200	; 0x4b0
 8001244:	d202      	bcs.n	800124c <change_time.8517+0x58>
			step = 60;
 8001246:	233c      	movs	r3, #60	; 0x3c
 8001248:	613b      	str	r3, [r7, #16]
 800124a:	e012      	b.n	8001272 <change_time.8517+0x7e>
		else if (t < 3600)
 800124c:	68fb      	ldr	r3, [r7, #12]
 800124e:	f5b3 6f61 	cmp.w	r3, #3600	; 0xe10
 8001252:	d203      	bcs.n	800125c <change_time.8517+0x68>
			step = 300;
 8001254:	f44f 7396 	mov.w	r3, #300	; 0x12c
 8001258:	613b      	str	r3, [r7, #16]
 800125a:	e00a      	b.n	8001272 <change_time.8517+0x7e>
		else if (t < 7200)
 800125c:	68fb      	ldr	r3, [r7, #12]
 800125e:	f5b3 5fe1 	cmp.w	r3, #7200	; 0x1c20
 8001262:	d203      	bcs.n	800126c <change_time.8517+0x78>
			step = 600;
 8001264:	f44f 7316 	mov.w	r3, #600	; 0x258
 8001268:	613b      	str	r3, [r7, #16]
 800126a:	e002      	b.n	8001272 <change_time.8517+0x7e>
			step = 1800;
 800126c:	f44f 63e1 	mov.w	r3, #1800	; 0x708
 8001270:	613b      	str	r3, [r7, #16]
		temp = (temp / step) * step; // round
 8001272:	697a      	ldr	r2, [r7, #20]
 8001274:	693b      	ldr	r3, [r7, #16]
 8001276:	fb92 f2f3 	sdiv	r2, r2, r3
 800127a:	693b      	ldr	r3, [r7, #16]
 800127c:	fb02 f303 	mul.w	r3, r2, r3
 8001280:	617b      	str	r3, [r7, #20]
		temp += (diff>>1)*step;
 8001282:	68bb      	ldr	r3, [r7, #8]
 8001284:	105b      	asrs	r3, r3, #1
 8001286:	693a      	ldr	r2, [r7, #16]
 8001288:	fb02 f303 	mul.w	r3, r2, r3
 800128c:	697a      	ldr	r2, [r7, #20]
 800128e:	4413      	add	r3, r2
 8001290:	617b      	str	r3, [r7, #20]
		if (temp < 5)
 8001292:	697b      	ldr	r3, [r7, #20]
 8001294:	2b04      	cmp	r3, #4
 8001296:	dc01      	bgt.n	800129c <change_time.8517+0xa8>
			temp = 5;
 8001298:	2305      	movs	r3, #5
 800129a:	617b      	str	r3, [r7, #20]
		if (temp > 900*60)
 800129c:	697b      	ldr	r3, [r7, #20]
 800129e:	f24d 22f0 	movw	r2, #54000	; 0xd2f0
 80012a2:	4293      	cmp	r3, r2
 80012a4:	dd02      	ble.n	80012ac <change_time.8517+0xb8>
			temp = 900*60;
 80012a6:	f24d 23f0 	movw	r3, #54000	; 0xd2f0
 80012aa:	617b      	str	r3, [r7, #20]
		return (uint32_t)temp;
 80012ac:	697b      	ldr	r3, [r7, #20]
	}
 80012ae:	4618      	mov	r0, r3
 80012b0:	371c      	adds	r7, #28
 80012b2:	46bd      	mov	sp, r7
 80012b4:	bc80      	pop	{r7}
 80012b6:	4770      	bx	lr

080012b8 <heatplate.8522>:
	{
 80012b8:	b580      	push	{r7, lr}
 80012ba:	b086      	sub	sp, #24
 80012bc:	af00      	add	r7, sp, #0
 80012be:	4603      	mov	r3, r0
 80012c0:	71fb      	strb	r3, [r7, #7]
 80012c2:	f8c7 c000 	str.w	ip, [r7]
		if (reset)
 80012c6:	79fb      	ldrb	r3, [r7, #7]
 80012c8:	2b00      	cmp	r3, #0
 80012ca:	d00d      	beq.n	80012e8 <heatplate.8522+0x30>
			last_encoder = encoder_value;
 80012cc:	4b4c      	ldr	r3, [pc, #304]	; (8001400 <heatplate.8522+0x148>)
 80012ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80012d0:	b29a      	uxth	r2, r3
 80012d2:	4b4c      	ldr	r3, [pc, #304]	; (8001404 <heatplate.8522+0x14c>)
 80012d4:	801a      	strh	r2, [r3, #0]
			diff = 0;
 80012d6:	4b4c      	ldr	r3, [pc, #304]	; (8001408 <heatplate.8522+0x150>)
 80012d8:	2200      	movs	r2, #0
 80012da:	801a      	strh	r2, [r3, #0]
			last_time = HAL_GetTick();
 80012dc:	f001 fbee 	bl	8002abc <HAL_GetTick>
 80012e0:	4603      	mov	r3, r0
 80012e2:	4a4a      	ldr	r2, [pc, #296]	; (800140c <heatplate.8522+0x154>)
 80012e4:	6013      	str	r3, [r2, #0]
 80012e6:	e087      	b.n	80013f8 <heatplate.8522+0x140>
		diff-=(int16_t)(encoder_value - last_encoder);
 80012e8:	4b45      	ldr	r3, [pc, #276]	; (8001400 <heatplate.8522+0x148>)
 80012ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80012ec:	b29a      	uxth	r2, r3
 80012ee:	4b45      	ldr	r3, [pc, #276]	; (8001404 <heatplate.8522+0x14c>)
 80012f0:	881b      	ldrh	r3, [r3, #0]
 80012f2:	1ad3      	subs	r3, r2, r3
 80012f4:	b29b      	uxth	r3, r3
 80012f6:	b219      	sxth	r1, r3
 80012f8:	4b43      	ldr	r3, [pc, #268]	; (8001408 <heatplate.8522+0x150>)
 80012fa:	881b      	ldrh	r3, [r3, #0]
 80012fc:	b21b      	sxth	r3, r3
 80012fe:	b29a      	uxth	r2, r3
 8001300:	b28b      	uxth	r3, r1
 8001302:	1ad3      	subs	r3, r2, r3
 8001304:	b29b      	uxth	r3, r3
 8001306:	b21a      	sxth	r2, r3
 8001308:	4b3f      	ldr	r3, [pc, #252]	; (8001408 <heatplate.8522+0x150>)
 800130a:	801a      	strh	r2, [r3, #0]
		last_encoder = encoder_value;
 800130c:	4b3c      	ldr	r3, [pc, #240]	; (8001400 <heatplate.8522+0x148>)
 800130e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001310:	b29a      	uxth	r2, r3
 8001312:	4b3c      	ldr	r3, [pc, #240]	; (8001404 <heatplate.8522+0x14c>)
 8001314:	801a      	strh	r2, [r3, #0]
		if (diff < 0)
 8001316:	4b3c      	ldr	r3, [pc, #240]	; (8001408 <heatplate.8522+0x150>)
 8001318:	881b      	ldrh	r3, [r3, #0]
 800131a:	b21b      	sxth	r3, r3
 800131c:	2b00      	cmp	r3, #0
 800131e:	da02      	bge.n	8001326 <heatplate.8522+0x6e>
			diff = 0;
 8001320:	4b39      	ldr	r3, [pc, #228]	; (8001408 <heatplate.8522+0x150>)
 8001322:	2200      	movs	r2, #0
 8001324:	801a      	strh	r2, [r3, #0]
		if (diff > upper_limit)
 8001326:	4b38      	ldr	r3, [pc, #224]	; (8001408 <heatplate.8522+0x150>)
 8001328:	881b      	ldrh	r3, [r3, #0]
 800132a:	b21b      	sxth	r3, r3
 800132c:	461a      	mov	r2, r3
 800132e:	4b38      	ldr	r3, [pc, #224]	; (8001410 <heatplate.8522+0x158>)
 8001330:	881b      	ldrh	r3, [r3, #0]
 8001332:	429a      	cmp	r2, r3
 8001334:	dd04      	ble.n	8001340 <heatplate.8522+0x88>
			diff = upper_limit; // between 0*2 and MAX_TEMP*2
 8001336:	4b36      	ldr	r3, [pc, #216]	; (8001410 <heatplate.8522+0x158>)
 8001338:	881b      	ldrh	r3, [r3, #0]
 800133a:	b21a      	sxth	r2, r3
 800133c:	4b32      	ldr	r3, [pc, #200]	; (8001408 <heatplate.8522+0x150>)
 800133e:	801a      	strh	r2, [r3, #0]
		if (button.pressed)
 8001340:	4b34      	ldr	r3, [pc, #208]	; (8001414 <heatplate.8522+0x15c>)
 8001342:	781b      	ldrb	r3, [r3, #0]
 8001344:	2b00      	cmp	r3, #0
 8001346:	d002      	beq.n	800134e <heatplate.8522+0x96>
			diff = 0;
 8001348:	4b2f      	ldr	r3, [pc, #188]	; (8001408 <heatplate.8522+0x150>)
 800134a:	2200      	movs	r2, #0
 800134c:	801a      	strh	r2, [r3, #0]
		tbuf[0] = '+';
 800134e:	232b      	movs	r3, #43	; 0x2b
 8001350:	743b      	strb	r3, [r7, #16]
		int2time(HAL_GetTick() - last_time, tbuf+1);
 8001352:	f001 fbb3 	bl	8002abc <HAL_GetTick>
 8001356:	4602      	mov	r2, r0
 8001358:	4b2c      	ldr	r3, [pc, #176]	; (800140c <heatplate.8522+0x154>)
 800135a:	681b      	ldr	r3, [r3, #0]
 800135c:	1ad2      	subs	r2, r2, r3
 800135e:	f107 0310 	add.w	r3, r7, #16
 8001362:	3301      	adds	r3, #1
 8001364:	4619      	mov	r1, r3
 8001366:	4610      	mov	r0, r2
 8001368:	f7ff f924 	bl	80005b4 <int2time>
		lcd_set_xy(&lcd, 0, 0);
 800136c:	2200      	movs	r2, #0
 800136e:	2100      	movs	r1, #0
 8001370:	4829      	ldr	r0, [pc, #164]	; (8001418 <heatplate.8522+0x160>)
 8001372:	f7fe ffdd 	bl	8000330 <lcd_set_xy>
		lcd_string(&lcd, (char*)tbuf);
 8001376:	f107 0310 	add.w	r3, r7, #16
 800137a:	4619      	mov	r1, r3
 800137c:	4826      	ldr	r0, [pc, #152]	; (8001418 <heatplate.8522+0x160>)
 800137e:	f7fe ffc0 	bl	8000302 <lcd_string>
		temperature_SP = STEP_TEMP*(diff>>1);
 8001382:	4b21      	ldr	r3, [pc, #132]	; (8001408 <heatplate.8522+0x150>)
 8001384:	881b      	ldrh	r3, [r3, #0]
 8001386:	b21b      	sxth	r3, r3
 8001388:	105b      	asrs	r3, r3, #1
 800138a:	b21b      	sxth	r3, r3
 800138c:	b29b      	uxth	r3, r3
 800138e:	461a      	mov	r2, r3
 8001390:	0092      	lsls	r2, r2, #2
 8001392:	4413      	add	r3, r2
 8001394:	b29a      	uxth	r2, r3
 8001396:	4b21      	ldr	r3, [pc, #132]	; (800141c <heatplate.8522+0x164>)
 8001398:	801a      	strh	r2, [r3, #0]
		int2string(temperature_SP, buf, sizeof(buf));
 800139a:	4b20      	ldr	r3, [pc, #128]	; (800141c <heatplate.8522+0x164>)
 800139c:	881b      	ldrh	r3, [r3, #0]
 800139e:	4618      	mov	r0, r3
 80013a0:	f107 030c 	add.w	r3, r7, #12
 80013a4:	2203      	movs	r2, #3
 80013a6:	4619      	mov	r1, r3
 80013a8:	f7ff f8c6 	bl	8000538 <int2string>
		lcd_set_xy(&lcd, 7, 0);
 80013ac:	2200      	movs	r2, #0
 80013ae:	2107      	movs	r1, #7
 80013b0:	4819      	ldr	r0, [pc, #100]	; (8001418 <heatplate.8522+0x160>)
 80013b2:	f7fe ffbd 	bl	8000330 <lcd_set_xy>
		lcd_out(&lcd, buf, sizeof(buf));
 80013b6:	f107 030c 	add.w	r3, r7, #12
 80013ba:	2203      	movs	r2, #3
 80013bc:	4619      	mov	r1, r3
 80013be:	4816      	ldr	r0, [pc, #88]	; (8001418 <heatplate.8522+0x160>)
 80013c0:	f7fe ff81 	bl	80002c6 <lcd_out>
		lcd_write_data(&lcd, scGRAD); // grad
 80013c4:	21df      	movs	r1, #223	; 0xdf
 80013c6:	4814      	ldr	r0, [pc, #80]	; (8001418 <heatplate.8522+0x160>)
 80013c8:	f7ff f838 	bl	800043c <lcd_write_data>
		lcd_write_data(&lcd, scAR); // arrow right
 80013cc:	217e      	movs	r1, #126	; 0x7e
 80013ce:	4812      	ldr	r0, [pc, #72]	; (8001418 <heatplate.8522+0x160>)
 80013d0:	f7ff f834 	bl	800043c <lcd_write_data>
		lcd_set_xy(&lcd, 9, 0);
 80013d4:	2200      	movs	r2, #0
 80013d6:	2109      	movs	r1, #9
 80013d8:	480f      	ldr	r0, [pc, #60]	; (8001418 <heatplate.8522+0x160>)
 80013da:	f7fe ffa9 	bl	8000330 <lcd_set_xy>
		lcd_mode(&lcd, ENABLE, (ticktack < 5), NO_BLINK);
 80013de:	4b10      	ldr	r3, [pc, #64]	; (8001420 <heatplate.8522+0x168>)
 80013e0:	781b      	ldrb	r3, [r3, #0]
 80013e2:	2b04      	cmp	r3, #4
 80013e4:	bf94      	ite	ls
 80013e6:	2301      	movls	r3, #1
 80013e8:	2300      	movhi	r3, #0
 80013ea:	b2db      	uxtb	r3, r3
 80013ec:	461a      	mov	r2, r3
 80013ee:	2300      	movs	r3, #0
 80013f0:	2101      	movs	r1, #1
 80013f2:	4809      	ldr	r0, [pc, #36]	; (8001418 <heatplate.8522+0x160>)
 80013f4:	f7fe ff3a 	bl	800026c <lcd_mode>
	}
 80013f8:	3718      	adds	r7, #24
 80013fa:	46bd      	mov	sp, r7
 80013fc:	bd80      	pop	{r7, pc}
 80013fe:	bf00      	nop
 8001400:	40000400 	.word	0x40000400
 8001404:	200002ae 	.word	0x200002ae
 8001408:	200002b0 	.word	0x200002b0
 800140c:	200002b4 	.word	0x200002b4
 8001410:	0800bcc4 	.word	0x0800bcc4
 8001414:	20000230 	.word	0x20000230
 8001418:	20000514 	.word	0x20000514
 800141c:	20000240 	.word	0x20000240
 8001420:	2000022d 	.word	0x2000022d

08001424 <do_reflow.8531>:
	{
 8001424:	b5b0      	push	{r4, r5, r7, lr}
 8001426:	b088      	sub	sp, #32
 8001428:	af00      	add	r7, sp, #0
 800142a:	4603      	mov	r3, r0
 800142c:	71fb      	strb	r3, [r7, #7]
 800142e:	4664      	mov	r4, ip
 8001430:	f8c7 c000 	str.w	ip, [r7]
		if (reset)
 8001434:	79fb      	ldrb	r3, [r7, #7]
 8001436:	2b00      	cmp	r3, #0
 8001438:	d008      	beq.n	800144c <do_reflow.8531+0x28>
			last_time = HAL_GetTick();
 800143a:	f001 fb3f 	bl	8002abc <HAL_GetTick>
 800143e:	4603      	mov	r3, r0
 8001440:	4a85      	ldr	r2, [pc, #532]	; (8001658 <do_reflow.8531+0x234>)
 8001442:	6013      	str	r3, [r2, #0]
			pos = 0;
 8001444:	4b85      	ldr	r3, [pc, #532]	; (800165c <do_reflow.8531+0x238>)
 8001446:	2200      	movs	r2, #0
 8001448:	701a      	strb	r2, [r3, #0]
			return;
 800144a:	e2c6      	b.n	80019da <do_reflow.8531+0x5b6>
		int32_t dt = ((int32_t)(temperature_SP<<2)) -
 800144c:	4b84      	ldr	r3, [pc, #528]	; (8001660 <do_reflow.8531+0x23c>)
 800144e:	881b      	ldrh	r3, [r3, #0]
 8001450:	009b      	lsls	r3, r3, #2
					 ((int32_t)MAX6675.temperature);
 8001452:	4a84      	ldr	r2, [pc, #528]	; (8001664 <do_reflow.8531+0x240>)
 8001454:	8812      	ldrh	r2, [r2, #0]
		int32_t dt = ((int32_t)(temperature_SP<<2)) -
 8001456:	1a9b      	subs	r3, r3, r2
 8001458:	61fb      	str	r3, [r7, #28]
		if (pos >= (2*max_steps))
 800145a:	4b80      	ldr	r3, [pc, #512]	; (800165c <do_reflow.8531+0x238>)
 800145c:	781b      	ldrb	r3, [r3, #0]
 800145e:	b2db      	uxtb	r3, r3
 8001460:	461a      	mov	r2, r3
 8001462:	4b81      	ldr	r3, [pc, #516]	; (8001668 <do_reflow.8531+0x244>)
 8001464:	781b      	ldrb	r3, [r3, #0]
 8001466:	005b      	lsls	r3, r3, #1
 8001468:	429a      	cmp	r2, r3
 800146a:	db2c      	blt.n	80014c6 <do_reflow.8531+0xa2>
			lcd_mode(&lcd, ENABLE, CURSOR_DISABLE, NO_BLINK);
 800146c:	2300      	movs	r3, #0
 800146e:	2200      	movs	r2, #0
 8001470:	2101      	movs	r1, #1
 8001472:	487e      	ldr	r0, [pc, #504]	; (800166c <do_reflow.8531+0x248>)
 8001474:	f7fe fefa 	bl	800026c <lcd_mode>
			temperature_SP = 0;
 8001478:	4b79      	ldr	r3, [pc, #484]	; (8001660 <do_reflow.8531+0x23c>)
 800147a:	2200      	movs	r2, #0
 800147c:	801a      	strh	r2, [r3, #0]
			lcd_set_xy(&lcd, 0, 0);
 800147e:	2200      	movs	r2, #0
 8001480:	2100      	movs	r1, #0
 8001482:	487a      	ldr	r0, [pc, #488]	; (800166c <do_reflow.8531+0x248>)
 8001484:	f7fe ff54 	bl	8000330 <lcd_set_xy>
			lcd_string(&lcd, "Cooldown    ");
 8001488:	4979      	ldr	r1, [pc, #484]	; (8001670 <do_reflow.8531+0x24c>)
 800148a:	4878      	ldr	r0, [pc, #480]	; (800166c <do_reflow.8531+0x248>)
 800148c:	f7fe ff39 	bl	8000302 <lcd_string>
			lcd_set_xy(&lcd, 0, 1);
 8001490:	2201      	movs	r2, #1
 8001492:	2100      	movs	r1, #0
 8001494:	4875      	ldr	r0, [pc, #468]	; (800166c <do_reflow.8531+0x248>)
 8001496:	f7fe ff4b 	bl	8000330 <lcd_set_xy>
			lcd_string(&lcd, "       +");
 800149a:	4976      	ldr	r1, [pc, #472]	; (8001674 <do_reflow.8531+0x250>)
 800149c:	4873      	ldr	r0, [pc, #460]	; (800166c <do_reflow.8531+0x248>)
 800149e:	f7fe ff30 	bl	8000302 <lcd_string>
			lcd_string(&lcd, int2time(HAL_GetTick() - last_time, time_buf));
 80014a2:	f001 fb0b 	bl	8002abc <HAL_GetTick>
 80014a6:	4602      	mov	r2, r0
 80014a8:	4b6b      	ldr	r3, [pc, #428]	; (8001658 <do_reflow.8531+0x234>)
 80014aa:	681b      	ldr	r3, [r3, #0]
 80014ac:	1ad3      	subs	r3, r2, r3
 80014ae:	f107 0210 	add.w	r2, r7, #16
 80014b2:	4611      	mov	r1, r2
 80014b4:	4618      	mov	r0, r3
 80014b6:	f7ff f87d 	bl	80005b4 <int2time>
 80014ba:	4603      	mov	r3, r0
 80014bc:	4619      	mov	r1, r3
 80014be:	486b      	ldr	r0, [pc, #428]	; (800166c <do_reflow.8531+0x248>)
 80014c0:	f7fe ff1f 	bl	8000302 <lcd_string>
			return;
 80014c4:	e289      	b.n	80019da <do_reflow.8531+0x5b6>
		if (pos%2 == 0)
 80014c6:	4b65      	ldr	r3, [pc, #404]	; (800165c <do_reflow.8531+0x238>)
 80014c8:	781b      	ldrb	r3, [r3, #0]
 80014ca:	b2db      	uxtb	r3, r3
 80014cc:	f003 0301 	and.w	r3, r3, #1
 80014d0:	b2db      	uxtb	r3, r3
 80014d2:	2b00      	cmp	r3, #0
 80014d4:	d154      	bne.n	8001580 <do_reflow.8531+0x15c>
			temperature_SP = steps[pos>>1].temp;
 80014d6:	4b61      	ldr	r3, [pc, #388]	; (800165c <do_reflow.8531+0x238>)
 80014d8:	781b      	ldrb	r3, [r3, #0]
 80014da:	b2db      	uxtb	r3, r3
 80014dc:	085b      	lsrs	r3, r3, #1
 80014de:	b2db      	uxtb	r3, r3
 80014e0:	461a      	mov	r2, r3
 80014e2:	4b65      	ldr	r3, [pc, #404]	; (8001678 <do_reflow.8531+0x254>)
 80014e4:	f853 3032 	ldr.w	r3, [r3, r2, lsl #3]
 80014e8:	b29a      	uxth	r2, r3
 80014ea:	4b5d      	ldr	r3, [pc, #372]	; (8001660 <do_reflow.8531+0x23c>)
 80014ec:	801a      	strh	r2, [r3, #0]
			time_buf[0] = '+';
 80014ee:	232b      	movs	r3, #43	; 0x2b
 80014f0:	743b      	strb	r3, [r7, #16]
			int2time(HAL_GetTick() - last_time, time_buf+1);
 80014f2:	f001 fae3 	bl	8002abc <HAL_GetTick>
 80014f6:	4602      	mov	r2, r0
 80014f8:	4b57      	ldr	r3, [pc, #348]	; (8001658 <do_reflow.8531+0x234>)
 80014fa:	681b      	ldr	r3, [r3, #0]
 80014fc:	1ad2      	subs	r2, r2, r3
 80014fe:	f107 0310 	add.w	r3, r7, #16
 8001502:	3301      	adds	r3, #1
 8001504:	4619      	mov	r1, r3
 8001506:	4610      	mov	r0, r2
 8001508:	f7ff f854 	bl	80005b4 <int2time>
			lcd_set_xy(&lcd, 0, 1);
 800150c:	2201      	movs	r2, #1
 800150e:	2100      	movs	r1, #0
 8001510:	4856      	ldr	r0, [pc, #344]	; (800166c <do_reflow.8531+0x248>)
 8001512:	f7fe ff0d 	bl	8000330 <lcd_set_xy>
			lcd_string(&lcd, "goto");
 8001516:	4959      	ldr	r1, [pc, #356]	; (800167c <do_reflow.8531+0x258>)
 8001518:	4854      	ldr	r0, [pc, #336]	; (800166c <do_reflow.8531+0x248>)
 800151a:	f7fe fef2 	bl	8000302 <lcd_string>
			if ((dt > -(4<<2)) && (dt < (4<<2)))
 800151e:	69fb      	ldr	r3, [r7, #28]
 8001520:	f113 0f0f 	cmn.w	r3, #15
 8001524:	db26      	blt.n	8001574 <do_reflow.8531+0x150>
 8001526:	69fb      	ldr	r3, [r7, #28]
 8001528:	2b0f      	cmp	r3, #15
 800152a:	dc23      	bgt.n	8001574 <do_reflow.8531+0x150>
				if (HAL_GetTick() - check_time > 5000) // we should be at least 5 sec in range
 800152c:	f001 fac6 	bl	8002abc <HAL_GetTick>
 8001530:	4602      	mov	r2, r0
 8001532:	4b53      	ldr	r3, [pc, #332]	; (8001680 <do_reflow.8531+0x25c>)
 8001534:	681b      	ldr	r3, [r3, #0]
 8001536:	1ad3      	subs	r3, r2, r3
 8001538:	f241 3288 	movw	r2, #5000	; 0x1388
 800153c:	4293      	cmp	r3, r2
 800153e:	f240 80a6 	bls.w	800168e <do_reflow.8531+0x26a>
					last_time = HAL_GetTick();
 8001542:	f001 fabb 	bl	8002abc <HAL_GetTick>
 8001546:	4603      	mov	r3, r0
 8001548:	4a43      	ldr	r2, [pc, #268]	; (8001658 <do_reflow.8531+0x234>)
 800154a:	6013      	str	r3, [r2, #0]
					pos++;
 800154c:	4b43      	ldr	r3, [pc, #268]	; (800165c <do_reflow.8531+0x238>)
 800154e:	781b      	ldrb	r3, [r3, #0]
 8001550:	b2db      	uxtb	r3, r3
 8001552:	3301      	adds	r3, #1
 8001554:	b2da      	uxtb	r2, r3
 8001556:	4b41      	ldr	r3, [pc, #260]	; (800165c <do_reflow.8531+0x238>)
 8001558:	701a      	strb	r2, [r3, #0]
					temperature_SP = steps[pos>>1].temp;
 800155a:	4b40      	ldr	r3, [pc, #256]	; (800165c <do_reflow.8531+0x238>)
 800155c:	781b      	ldrb	r3, [r3, #0]
 800155e:	b2db      	uxtb	r3, r3
 8001560:	085b      	lsrs	r3, r3, #1
 8001562:	b2db      	uxtb	r3, r3
 8001564:	461a      	mov	r2, r3
 8001566:	4b44      	ldr	r3, [pc, #272]	; (8001678 <do_reflow.8531+0x254>)
 8001568:	f853 3032 	ldr.w	r3, [r3, r2, lsl #3]
 800156c:	b29a      	uxth	r2, r3
 800156e:	4b3c      	ldr	r3, [pc, #240]	; (8001660 <do_reflow.8531+0x23c>)
 8001570:	801a      	strh	r2, [r3, #0]
				if (HAL_GetTick() - check_time > 5000) // we should be at least 5 sec in range
 8001572:	e08c      	b.n	800168e <do_reflow.8531+0x26a>
				check_time = HAL_GetTick();
 8001574:	f001 faa2 	bl	8002abc <HAL_GetTick>
 8001578:	4603      	mov	r3, r0
 800157a:	4a41      	ldr	r2, [pc, #260]	; (8001680 <do_reflow.8531+0x25c>)
 800157c:	6013      	str	r3, [r2, #0]
 800157e:	e086      	b.n	800168e <do_reflow.8531+0x26a>
			temperature_SP = steps[pos>>1].temp;
 8001580:	4b36      	ldr	r3, [pc, #216]	; (800165c <do_reflow.8531+0x238>)
 8001582:	781b      	ldrb	r3, [r3, #0]
 8001584:	b2db      	uxtb	r3, r3
 8001586:	085b      	lsrs	r3, r3, #1
 8001588:	b2db      	uxtb	r3, r3
 800158a:	461a      	mov	r2, r3
 800158c:	4b3a      	ldr	r3, [pc, #232]	; (8001678 <do_reflow.8531+0x254>)
 800158e:	f853 3032 	ldr.w	r3, [r3, r2, lsl #3]
 8001592:	b29a      	uxth	r2, r3
 8001594:	4b32      	ldr	r3, [pc, #200]	; (8001660 <do_reflow.8531+0x23c>)
 8001596:	801a      	strh	r2, [r3, #0]
			time_buf[0] = '-';
 8001598:	232d      	movs	r3, #45	; 0x2d
 800159a:	743b      	strb	r3, [r7, #16]
			int2time(last_time + steps[pos>>1].time*1000 - HAL_GetTick()+500, time_buf+1);
 800159c:	4b2f      	ldr	r3, [pc, #188]	; (800165c <do_reflow.8531+0x238>)
 800159e:	781b      	ldrb	r3, [r3, #0]
 80015a0:	b2db      	uxtb	r3, r3
 80015a2:	085b      	lsrs	r3, r3, #1
 80015a4:	b2db      	uxtb	r3, r3
 80015a6:	4a34      	ldr	r2, [pc, #208]	; (8001678 <do_reflow.8531+0x254>)
 80015a8:	00db      	lsls	r3, r3, #3
 80015aa:	4413      	add	r3, r2
 80015ac:	685b      	ldr	r3, [r3, #4]
 80015ae:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80015b2:	fb02 f203 	mul.w	r2, r2, r3
 80015b6:	4b28      	ldr	r3, [pc, #160]	; (8001658 <do_reflow.8531+0x234>)
 80015b8:	681b      	ldr	r3, [r3, #0]
 80015ba:	18d5      	adds	r5, r2, r3
 80015bc:	f001 fa7e 	bl	8002abc <HAL_GetTick>
 80015c0:	4603      	mov	r3, r0
 80015c2:	1aeb      	subs	r3, r5, r3
 80015c4:	f503 72fa 	add.w	r2, r3, #500	; 0x1f4
 80015c8:	f107 0310 	add.w	r3, r7, #16
 80015cc:	3301      	adds	r3, #1
 80015ce:	4619      	mov	r1, r3
 80015d0:	4610      	mov	r0, r2
 80015d2:	f7fe ffef 	bl	80005b4 <int2time>
			lcd_set_xy(&lcd, 0, 1);
 80015d6:	2201      	movs	r2, #1
 80015d8:	2100      	movs	r1, #0
 80015da:	4824      	ldr	r0, [pc, #144]	; (800166c <do_reflow.8531+0x248>)
 80015dc:	f7fe fea8 	bl	8000330 <lcd_set_xy>
			lcd_string(&lcd, "hold");
 80015e0:	4928      	ldr	r1, [pc, #160]	; (8001684 <do_reflow.8531+0x260>)
 80015e2:	4822      	ldr	r0, [pc, #136]	; (800166c <do_reflow.8531+0x248>)
 80015e4:	f7fe fe8d 	bl	8000302 <lcd_string>
			if (HAL_GetTick() - last_time > steps[pos>>1].time*1000)
 80015e8:	f001 fa68 	bl	8002abc <HAL_GetTick>
 80015ec:	4602      	mov	r2, r0
 80015ee:	4b1a      	ldr	r3, [pc, #104]	; (8001658 <do_reflow.8531+0x234>)
 80015f0:	681b      	ldr	r3, [r3, #0]
 80015f2:	1ad2      	subs	r2, r2, r3
 80015f4:	4b19      	ldr	r3, [pc, #100]	; (800165c <do_reflow.8531+0x238>)
 80015f6:	781b      	ldrb	r3, [r3, #0]
 80015f8:	b2db      	uxtb	r3, r3
 80015fa:	085b      	lsrs	r3, r3, #1
 80015fc:	b2db      	uxtb	r3, r3
 80015fe:	491e      	ldr	r1, [pc, #120]	; (8001678 <do_reflow.8531+0x254>)
 8001600:	00db      	lsls	r3, r3, #3
 8001602:	440b      	add	r3, r1
 8001604:	685b      	ldr	r3, [r3, #4]
 8001606:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 800160a:	fb01 f303 	mul.w	r3, r1, r3
 800160e:	429a      	cmp	r2, r3
 8001610:	d93d      	bls.n	800168e <do_reflow.8531+0x26a>
				last_time = HAL_GetTick();
 8001612:	f001 fa53 	bl	8002abc <HAL_GetTick>
 8001616:	4603      	mov	r3, r0
 8001618:	4a0f      	ldr	r2, [pc, #60]	; (8001658 <do_reflow.8531+0x234>)
 800161a:	6013      	str	r3, [r2, #0]
				pos++;
 800161c:	4b0f      	ldr	r3, [pc, #60]	; (800165c <do_reflow.8531+0x238>)
 800161e:	781b      	ldrb	r3, [r3, #0]
 8001620:	b2db      	uxtb	r3, r3
 8001622:	3301      	adds	r3, #1
 8001624:	b2da      	uxtb	r2, r3
 8001626:	4b0d      	ldr	r3, [pc, #52]	; (800165c <do_reflow.8531+0x238>)
 8001628:	701a      	strb	r2, [r3, #0]
				if (pos < (2*max_steps))
 800162a:	4b0c      	ldr	r3, [pc, #48]	; (800165c <do_reflow.8531+0x238>)
 800162c:	781b      	ldrb	r3, [r3, #0]
 800162e:	b2db      	uxtb	r3, r3
 8001630:	461a      	mov	r2, r3
 8001632:	4b0d      	ldr	r3, [pc, #52]	; (8001668 <do_reflow.8531+0x244>)
 8001634:	781b      	ldrb	r3, [r3, #0]
 8001636:	005b      	lsls	r3, r3, #1
 8001638:	429a      	cmp	r2, r3
 800163a:	da25      	bge.n	8001688 <do_reflow.8531+0x264>
					temperature_SP = steps[pos>>1].temp;
 800163c:	4b07      	ldr	r3, [pc, #28]	; (800165c <do_reflow.8531+0x238>)
 800163e:	781b      	ldrb	r3, [r3, #0]
 8001640:	b2db      	uxtb	r3, r3
 8001642:	085b      	lsrs	r3, r3, #1
 8001644:	b2db      	uxtb	r3, r3
 8001646:	461a      	mov	r2, r3
 8001648:	4b0b      	ldr	r3, [pc, #44]	; (8001678 <do_reflow.8531+0x254>)
 800164a:	f853 3032 	ldr.w	r3, [r3, r2, lsl #3]
 800164e:	b29a      	uxth	r2, r3
 8001650:	4b03      	ldr	r3, [pc, #12]	; (8001660 <do_reflow.8531+0x23c>)
 8001652:	801a      	strh	r2, [r3, #0]
 8001654:	e01b      	b.n	800168e <do_reflow.8531+0x26a>
 8001656:	bf00      	nop
 8001658:	200002b8 	.word	0x200002b8
 800165c:	200002bc 	.word	0x200002bc
 8001660:	20000240 	.word	0x20000240
 8001664:	20000234 	.word	0x20000234
 8001668:	2000001d 	.word	0x2000001d
 800166c:	20000514 	.word	0x20000514
 8001670:	0800bc34 	.word	0x0800bc34
 8001674:	0800bc44 	.word	0x0800bc44
 8001678:	20000254 	.word	0x20000254
 800167c:	0800bc50 	.word	0x0800bc50
 8001680:	200002c0 	.word	0x200002c0
 8001684:	0800bc58 	.word	0x0800bc58
					temperature_SP = 0;
 8001688:	4b95      	ldr	r3, [pc, #596]	; (80018e0 <do_reflow.8531+0x4bc>)
 800168a:	2200      	movs	r2, #0
 800168c:	801a      	strh	r2, [r3, #0]
		lcd_set_xy(&lcd, 0, 0);
 800168e:	2200      	movs	r2, #0
 8001690:	2100      	movs	r1, #0
 8001692:	4894      	ldr	r0, [pc, #592]	; (80018e4 <do_reflow.8531+0x4c0>)
 8001694:	f7fe fe4c 	bl	8000330 <lcd_set_xy>
		lcd_write_data(&lcd, '#');
 8001698:	2123      	movs	r1, #35	; 0x23
 800169a:	4892      	ldr	r0, [pc, #584]	; (80018e4 <do_reflow.8531+0x4c0>)
 800169c:	f7fe fece 	bl	800043c <lcd_write_data>
		lcd_write_data(&lcd, (pos>>1)+'1');
 80016a0:	4b91      	ldr	r3, [pc, #580]	; (80018e8 <do_reflow.8531+0x4c4>)
 80016a2:	781b      	ldrb	r3, [r3, #0]
 80016a4:	b2db      	uxtb	r3, r3
 80016a6:	085b      	lsrs	r3, r3, #1
 80016a8:	b2db      	uxtb	r3, r3
 80016aa:	3331      	adds	r3, #49	; 0x31
 80016ac:	b2db      	uxtb	r3, r3
 80016ae:	4619      	mov	r1, r3
 80016b0:	488c      	ldr	r0, [pc, #560]	; (80018e4 <do_reflow.8531+0x4c0>)
 80016b2:	f7fe fec3 	bl	800043c <lcd_write_data>
		lcd_write_data(&lcd, '/');
 80016b6:	212f      	movs	r1, #47	; 0x2f
 80016b8:	488a      	ldr	r0, [pc, #552]	; (80018e4 <do_reflow.8531+0x4c0>)
 80016ba:	f7fe febf 	bl	800043c <lcd_write_data>
		lcd_write_data(&lcd, max_steps + '0');
 80016be:	4b8b      	ldr	r3, [pc, #556]	; (80018ec <do_reflow.8531+0x4c8>)
 80016c0:	781b      	ldrb	r3, [r3, #0]
 80016c2:	3330      	adds	r3, #48	; 0x30
 80016c4:	b2db      	uxtb	r3, r3
 80016c6:	4619      	mov	r1, r3
 80016c8:	4886      	ldr	r0, [pc, #536]	; (80018e4 <do_reflow.8531+0x4c0>)
 80016ca:	f7fe feb7 	bl	800043c <lcd_write_data>
		lcd_set_xy(&lcd, 7, 1);
 80016ce:	2201      	movs	r2, #1
 80016d0:	2107      	movs	r1, #7
 80016d2:	4884      	ldr	r0, [pc, #528]	; (80018e4 <do_reflow.8531+0x4c0>)
 80016d4:	f7fe fe2c 	bl	8000330 <lcd_set_xy>
		lcd_string(&lcd, (char*)time_buf);
 80016d8:	f107 0310 	add.w	r3, r7, #16
 80016dc:	4619      	mov	r1, r3
 80016de:	4881      	ldr	r0, [pc, #516]	; (80018e4 <do_reflow.8531+0x4c0>)
 80016e0:	f7fe fe0f 	bl	8000302 <lcd_string>
		int2string(temperature_SP, buf, sizeof(buf));
 80016e4:	4b7e      	ldr	r3, [pc, #504]	; (80018e0 <do_reflow.8531+0x4bc>)
 80016e6:	881b      	ldrh	r3, [r3, #0]
 80016e8:	4618      	mov	r0, r3
 80016ea:	f107 030c 	add.w	r3, r7, #12
 80016ee:	2203      	movs	r2, #3
 80016f0:	4619      	mov	r1, r3
 80016f2:	f7fe ff21 	bl	8000538 <int2string>
		lcd_set_xy(&lcd, 7, 0);
 80016f6:	2200      	movs	r2, #0
 80016f8:	2107      	movs	r1, #7
 80016fa:	487a      	ldr	r0, [pc, #488]	; (80018e4 <do_reflow.8531+0x4c0>)
 80016fc:	f7fe fe18 	bl	8000330 <lcd_set_xy>
		lcd_out(&lcd, buf, sizeof(buf));
 8001700:	f107 030c 	add.w	r3, r7, #12
 8001704:	2203      	movs	r2, #3
 8001706:	4619      	mov	r1, r3
 8001708:	4876      	ldr	r0, [pc, #472]	; (80018e4 <do_reflow.8531+0x4c0>)
 800170a:	f7fe fddc 	bl	80002c6 <lcd_out>
		lcd_write_data(&lcd, scGRAD); // grad
 800170e:	21df      	movs	r1, #223	; 0xdf
 8001710:	4874      	ldr	r0, [pc, #464]	; (80018e4 <do_reflow.8531+0x4c0>)
 8001712:	f7fe fe93 	bl	800043c <lcd_write_data>
		lcd_write_data(&lcd, scAR); // arrow right
 8001716:	217e      	movs	r1, #126	; 0x7e
 8001718:	4872      	ldr	r0, [pc, #456]	; (80018e4 <do_reflow.8531+0x4c0>)
 800171a:	f7fe fe8f 	bl	800043c <lcd_write_data>
		lcd_set_xy(&lcd, 9, 0);
 800171e:	2200      	movs	r2, #0
 8001720:	2109      	movs	r1, #9
 8001722:	4870      	ldr	r0, [pc, #448]	; (80018e4 <do_reflow.8531+0x4c0>)
 8001724:	f7fe fe04 	bl	8000330 <lcd_set_xy>
		if (last_pos != pos)
 8001728:	4b71      	ldr	r3, [pc, #452]	; (80018f0 <do_reflow.8531+0x4cc>)
 800172a:	781a      	ldrb	r2, [r3, #0]
 800172c:	4b6e      	ldr	r3, [pc, #440]	; (80018e8 <do_reflow.8531+0x4c4>)
 800172e:	781b      	ldrb	r3, [r3, #0]
 8001730:	b2db      	uxtb	r3, r3
 8001732:	429a      	cmp	r2, r3
 8001734:	d002      	beq.n	800173c <do_reflow.8531+0x318>
			rf_ui_state = 0;
 8001736:	4b6f      	ldr	r3, [pc, #444]	; (80018f4 <do_reflow.8531+0x4d0>)
 8001738:	2200      	movs	r2, #0
 800173a:	701a      	strb	r2, [r3, #0]
		last_pos = pos;
 800173c:	4b6a      	ldr	r3, [pc, #424]	; (80018e8 <do_reflow.8531+0x4c4>)
 800173e:	781b      	ldrb	r3, [r3, #0]
 8001740:	b2da      	uxtb	r2, r3
 8001742:	4b6b      	ldr	r3, [pc, #428]	; (80018f0 <do_reflow.8531+0x4cc>)
 8001744:	701a      	strb	r2, [r3, #0]
		diff-=(int16_t)(encoder_value - last_encoder);
 8001746:	4b6c      	ldr	r3, [pc, #432]	; (80018f8 <do_reflow.8531+0x4d4>)
 8001748:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800174a:	b29a      	uxth	r2, r3
 800174c:	4b6b      	ldr	r3, [pc, #428]	; (80018fc <do_reflow.8531+0x4d8>)
 800174e:	881b      	ldrh	r3, [r3, #0]
 8001750:	1ad3      	subs	r3, r2, r3
 8001752:	b29b      	uxth	r3, r3
 8001754:	b219      	sxth	r1, r3
 8001756:	4b6a      	ldr	r3, [pc, #424]	; (8001900 <do_reflow.8531+0x4dc>)
 8001758:	881b      	ldrh	r3, [r3, #0]
 800175a:	b21b      	sxth	r3, r3
 800175c:	b29a      	uxth	r2, r3
 800175e:	b28b      	uxth	r3, r1
 8001760:	1ad3      	subs	r3, r2, r3
 8001762:	b29b      	uxth	r3, r3
 8001764:	b21a      	sxth	r2, r3
 8001766:	4b66      	ldr	r3, [pc, #408]	; (8001900 <do_reflow.8531+0x4dc>)
 8001768:	801a      	strh	r2, [r3, #0]
		switch (rf_ui_state)
 800176a:	4b62      	ldr	r3, [pc, #392]	; (80018f4 <do_reflow.8531+0x4d0>)
 800176c:	781b      	ldrb	r3, [r3, #0]
 800176e:	2b04      	cmp	r3, #4
 8001770:	f200 811c 	bhi.w	80019ac <do_reflow.8531+0x588>
 8001774:	a201      	add	r2, pc, #4	; (adr r2, 800177c <do_reflow.8531+0x358>)
 8001776:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800177a:	bf00      	nop
 800177c:	08001791 	.word	0x08001791
 8001780:	0800179f 	.word	0x0800179f
 8001784:	0800180b 	.word	0x0800180b
 8001788:	08001885 	.word	0x08001885
 800178c:	08001915 	.word	0x08001915
			diff = 0;
 8001790:	4b5b      	ldr	r3, [pc, #364]	; (8001900 <do_reflow.8531+0x4dc>)
 8001792:	2200      	movs	r2, #0
 8001794:	801a      	strh	r2, [r3, #0]
			rf_ui_state = 1;
 8001796:	4b57      	ldr	r3, [pc, #348]	; (80018f4 <do_reflow.8531+0x4d0>)
 8001798:	2201      	movs	r2, #1
 800179a:	701a      	strb	r2, [r3, #0]
			break;
 800179c:	e111      	b.n	80019c2 <do_reflow.8531+0x59e>
			lcd_set_xy(&lcd, 9, 0);
 800179e:	2200      	movs	r2, #0
 80017a0:	2109      	movs	r1, #9
 80017a2:	4850      	ldr	r0, [pc, #320]	; (80018e4 <do_reflow.8531+0x4c0>)
 80017a4:	f7fe fdc4 	bl	8000330 <lcd_set_xy>
			lcd_mode(&lcd, ENABLE, (ticktack < 5), NO_BLINK);
 80017a8:	4b56      	ldr	r3, [pc, #344]	; (8001904 <do_reflow.8531+0x4e0>)
 80017aa:	781b      	ldrb	r3, [r3, #0]
 80017ac:	2b04      	cmp	r3, #4
 80017ae:	bf94      	ite	ls
 80017b0:	2301      	movls	r3, #1
 80017b2:	2300      	movhi	r3, #0
 80017b4:	b2db      	uxtb	r3, r3
 80017b6:	461a      	mov	r2, r3
 80017b8:	2300      	movs	r3, #0
 80017ba:	2101      	movs	r1, #1
 80017bc:	4849      	ldr	r0, [pc, #292]	; (80018e4 <do_reflow.8531+0x4c0>)
 80017be:	f7fe fd55 	bl	800026c <lcd_mode>
			if (((encoder_value & 0b10) != (last_encoder & 0b10)) && (pos&0b1))
 80017c2:	4b4d      	ldr	r3, [pc, #308]	; (80018f8 <do_reflow.8531+0x4d4>)
 80017c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80017c6:	4a4d      	ldr	r2, [pc, #308]	; (80018fc <do_reflow.8531+0x4d8>)
 80017c8:	8812      	ldrh	r2, [r2, #0]
 80017ca:	4053      	eors	r3, r2
 80017cc:	f003 0302 	and.w	r3, r3, #2
 80017d0:	2b00      	cmp	r3, #0
 80017d2:	d009      	beq.n	80017e8 <do_reflow.8531+0x3c4>
 80017d4:	4b44      	ldr	r3, [pc, #272]	; (80018e8 <do_reflow.8531+0x4c4>)
 80017d6:	781b      	ldrb	r3, [r3, #0]
 80017d8:	b2db      	uxtb	r3, r3
 80017da:	f003 0301 	and.w	r3, r3, #1
 80017de:	2b00      	cmp	r3, #0
 80017e0:	d002      	beq.n	80017e8 <do_reflow.8531+0x3c4>
				rf_ui_state = 3;
 80017e2:	4b44      	ldr	r3, [pc, #272]	; (80018f4 <do_reflow.8531+0x4d0>)
 80017e4:	2203      	movs	r2, #3
 80017e6:	701a      	strb	r2, [r3, #0]
			if ((last_button) && (!button.pressed))
 80017e8:	4b47      	ldr	r3, [pc, #284]	; (8001908 <do_reflow.8531+0x4e4>)
 80017ea:	781b      	ldrb	r3, [r3, #0]
 80017ec:	2b00      	cmp	r3, #0
 80017ee:	f000 80e1 	beq.w	80019b4 <do_reflow.8531+0x590>
 80017f2:	4b46      	ldr	r3, [pc, #280]	; (800190c <do_reflow.8531+0x4e8>)
 80017f4:	781b      	ldrb	r3, [r3, #0]
 80017f6:	f083 0301 	eor.w	r3, r3, #1
 80017fa:	b2db      	uxtb	r3, r3
 80017fc:	2b00      	cmp	r3, #0
 80017fe:	f000 80d9 	beq.w	80019b4 <do_reflow.8531+0x590>
				rf_ui_state = 2;
 8001802:	4b3c      	ldr	r3, [pc, #240]	; (80018f4 <do_reflow.8531+0x4d0>)
 8001804:	2202      	movs	r2, #2
 8001806:	701a      	strb	r2, [r3, #0]
			break;
 8001808:	e0d4      	b.n	80019b4 <do_reflow.8531+0x590>
			if (diff)
 800180a:	4b3d      	ldr	r3, [pc, #244]	; (8001900 <do_reflow.8531+0x4dc>)
 800180c:	881b      	ldrh	r3, [r3, #0]
 800180e:	b21b      	sxth	r3, r3
 8001810:	2b00      	cmp	r3, #0
 8001812:	d01b      	beq.n	800184c <do_reflow.8531+0x428>
				steps[pos>>1].temp = change_temperature(steps[pos>>1].temp, diff);
 8001814:	4b34      	ldr	r3, [pc, #208]	; (80018e8 <do_reflow.8531+0x4c4>)
 8001816:	781b      	ldrb	r3, [r3, #0]
 8001818:	b2db      	uxtb	r3, r3
 800181a:	085b      	lsrs	r3, r3, #1
 800181c:	b2db      	uxtb	r3, r3
 800181e:	461a      	mov	r2, r3
 8001820:	4b3b      	ldr	r3, [pc, #236]	; (8001910 <do_reflow.8531+0x4ec>)
 8001822:	f853 3032 	ldr.w	r3, [r3, r2, lsl #3]
 8001826:	461a      	mov	r2, r3
 8001828:	4b35      	ldr	r3, [pc, #212]	; (8001900 <do_reflow.8531+0x4dc>)
 800182a:	881b      	ldrh	r3, [r3, #0]
 800182c:	b21b      	sxth	r3, r3
 800182e:	46a4      	mov	ip, r4
 8001830:	4619      	mov	r1, r3
 8001832:	4610      	mov	r0, r2
 8001834:	f7ff fcae 	bl	8001194 <change_temperature.8512>
 8001838:	4601      	mov	r1, r0
 800183a:	4b2b      	ldr	r3, [pc, #172]	; (80018e8 <do_reflow.8531+0x4c4>)
 800183c:	781b      	ldrb	r3, [r3, #0]
 800183e:	b2db      	uxtb	r3, r3
 8001840:	085b      	lsrs	r3, r3, #1
 8001842:	b2db      	uxtb	r3, r3
 8001844:	461a      	mov	r2, r3
 8001846:	4b32      	ldr	r3, [pc, #200]	; (8001910 <do_reflow.8531+0x4ec>)
 8001848:	f843 1032 	str.w	r1, [r3, r2, lsl #3]
			lcd_set_xy(&lcd, 9, 0);
 800184c:	2200      	movs	r2, #0
 800184e:	2109      	movs	r1, #9
 8001850:	4824      	ldr	r0, [pc, #144]	; (80018e4 <do_reflow.8531+0x4c0>)
 8001852:	f7fe fd6d 	bl	8000330 <lcd_set_xy>
			lcd_mode(&lcd, ENABLE, CURSOR_DISABLE, BLINK);
 8001856:	2301      	movs	r3, #1
 8001858:	2200      	movs	r2, #0
 800185a:	2101      	movs	r1, #1
 800185c:	4821      	ldr	r0, [pc, #132]	; (80018e4 <do_reflow.8531+0x4c0>)
 800185e:	f7fe fd05 	bl	800026c <lcd_mode>
			if ((last_button) && (!button.pressed))
 8001862:	4b29      	ldr	r3, [pc, #164]	; (8001908 <do_reflow.8531+0x4e4>)
 8001864:	781b      	ldrb	r3, [r3, #0]
 8001866:	2b00      	cmp	r3, #0
 8001868:	f000 80a6 	beq.w	80019b8 <do_reflow.8531+0x594>
 800186c:	4b27      	ldr	r3, [pc, #156]	; (800190c <do_reflow.8531+0x4e8>)
 800186e:	781b      	ldrb	r3, [r3, #0]
 8001870:	f083 0301 	eor.w	r3, r3, #1
 8001874:	b2db      	uxtb	r3, r3
 8001876:	2b00      	cmp	r3, #0
 8001878:	f000 809e 	beq.w	80019b8 <do_reflow.8531+0x594>
				rf_ui_state = 1;
 800187c:	4b1d      	ldr	r3, [pc, #116]	; (80018f4 <do_reflow.8531+0x4d0>)
 800187e:	2201      	movs	r2, #1
 8001880:	701a      	strb	r2, [r3, #0]
			break;
 8001882:	e099      	b.n	80019b8 <do_reflow.8531+0x594>
			lcd_set_xy(&lcd, 11, 1);
 8001884:	2201      	movs	r2, #1
 8001886:	210b      	movs	r1, #11
 8001888:	4816      	ldr	r0, [pc, #88]	; (80018e4 <do_reflow.8531+0x4c0>)
 800188a:	f7fe fd51 	bl	8000330 <lcd_set_xy>
			lcd_mode(&lcd, ENABLE, (ticktack < 5), NO_BLINK);
 800188e:	4b1d      	ldr	r3, [pc, #116]	; (8001904 <do_reflow.8531+0x4e0>)
 8001890:	781b      	ldrb	r3, [r3, #0]
 8001892:	2b04      	cmp	r3, #4
 8001894:	bf94      	ite	ls
 8001896:	2301      	movls	r3, #1
 8001898:	2300      	movhi	r3, #0
 800189a:	b2db      	uxtb	r3, r3
 800189c:	461a      	mov	r2, r3
 800189e:	2300      	movs	r3, #0
 80018a0:	2101      	movs	r1, #1
 80018a2:	4810      	ldr	r0, [pc, #64]	; (80018e4 <do_reflow.8531+0x4c0>)
 80018a4:	f7fe fce2 	bl	800026c <lcd_mode>
			if ((encoder_value & 0b10) != (last_encoder & 0b10))
 80018a8:	4b13      	ldr	r3, [pc, #76]	; (80018f8 <do_reflow.8531+0x4d4>)
 80018aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80018ac:	4a13      	ldr	r2, [pc, #76]	; (80018fc <do_reflow.8531+0x4d8>)
 80018ae:	8812      	ldrh	r2, [r2, #0]
 80018b0:	4053      	eors	r3, r2
 80018b2:	f003 0302 	and.w	r3, r3, #2
 80018b6:	2b00      	cmp	r3, #0
 80018b8:	d002      	beq.n	80018c0 <do_reflow.8531+0x49c>
				rf_ui_state = 1;
 80018ba:	4b0e      	ldr	r3, [pc, #56]	; (80018f4 <do_reflow.8531+0x4d0>)
 80018bc:	2201      	movs	r2, #1
 80018be:	701a      	strb	r2, [r3, #0]
			if ((last_button) && (!button.pressed))
 80018c0:	4b11      	ldr	r3, [pc, #68]	; (8001908 <do_reflow.8531+0x4e4>)
 80018c2:	781b      	ldrb	r3, [r3, #0]
 80018c4:	2b00      	cmp	r3, #0
 80018c6:	d079      	beq.n	80019bc <do_reflow.8531+0x598>
 80018c8:	4b10      	ldr	r3, [pc, #64]	; (800190c <do_reflow.8531+0x4e8>)
 80018ca:	781b      	ldrb	r3, [r3, #0]
 80018cc:	f083 0301 	eor.w	r3, r3, #1
 80018d0:	b2db      	uxtb	r3, r3
 80018d2:	2b00      	cmp	r3, #0
 80018d4:	d072      	beq.n	80019bc <do_reflow.8531+0x598>
				rf_ui_state = 4;
 80018d6:	4b07      	ldr	r3, [pc, #28]	; (80018f4 <do_reflow.8531+0x4d0>)
 80018d8:	2204      	movs	r2, #4
 80018da:	701a      	strb	r2, [r3, #0]
			break;
 80018dc:	e06e      	b.n	80019bc <do_reflow.8531+0x598>
 80018de:	bf00      	nop
 80018e0:	20000240 	.word	0x20000240
 80018e4:	20000514 	.word	0x20000514
 80018e8:	200002bc 	.word	0x200002bc
 80018ec:	2000001d 	.word	0x2000001d
 80018f0:	200002c4 	.word	0x200002c4
 80018f4:	200002c5 	.word	0x200002c5
 80018f8:	40000400 	.word	0x40000400
 80018fc:	200002c6 	.word	0x200002c6
 8001900:	200002c8 	.word	0x200002c8
 8001904:	2000022d 	.word	0x2000022d
 8001908:	200002ca 	.word	0x200002ca
 800190c:	20000230 	.word	0x20000230
 8001910:	20000254 	.word	0x20000254
			if (diff)
 8001914:	4b32      	ldr	r3, [pc, #200]	; (80019e0 <do_reflow.8531+0x5bc>)
 8001916:	881b      	ldrh	r3, [r3, #0]
 8001918:	b21b      	sxth	r3, r3
 800191a:	2b00      	cmp	r3, #0
 800191c:	d02c      	beq.n	8001978 <do_reflow.8531+0x554>
				uint32_t tmp = (HAL_GetTick() - last_time)/1000;
 800191e:	f001 f8cd 	bl	8002abc <HAL_GetTick>
 8001922:	4602      	mov	r2, r0
 8001924:	4b2f      	ldr	r3, [pc, #188]	; (80019e4 <do_reflow.8531+0x5c0>)
 8001926:	681b      	ldr	r3, [r3, #0]
 8001928:	1ad3      	subs	r3, r2, r3
 800192a:	4a2f      	ldr	r2, [pc, #188]	; (80019e8 <do_reflow.8531+0x5c4>)
 800192c:	fba2 2303 	umull	r2, r3, r2, r3
 8001930:	099b      	lsrs	r3, r3, #6
 8001932:	61bb      	str	r3, [r7, #24]
				steps[pos>>1].time = 1 + tmp + change_time(steps[pos>>1].time - tmp + 2, diff);
 8001934:	4b2d      	ldr	r3, [pc, #180]	; (80019ec <do_reflow.8531+0x5c8>)
 8001936:	781b      	ldrb	r3, [r3, #0]
 8001938:	b2db      	uxtb	r3, r3
 800193a:	085b      	lsrs	r3, r3, #1
 800193c:	b2db      	uxtb	r3, r3
 800193e:	4a2c      	ldr	r2, [pc, #176]	; (80019f0 <do_reflow.8531+0x5cc>)
 8001940:	00db      	lsls	r3, r3, #3
 8001942:	4413      	add	r3, r2
 8001944:	685a      	ldr	r2, [r3, #4]
 8001946:	69bb      	ldr	r3, [r7, #24]
 8001948:	1ad3      	subs	r3, r2, r3
 800194a:	3302      	adds	r3, #2
 800194c:	4a24      	ldr	r2, [pc, #144]	; (80019e0 <do_reflow.8531+0x5bc>)
 800194e:	8812      	ldrh	r2, [r2, #0]
 8001950:	b212      	sxth	r2, r2
 8001952:	46a4      	mov	ip, r4
 8001954:	4611      	mov	r1, r2
 8001956:	4618      	mov	r0, r3
 8001958:	f7ff fc4c 	bl	80011f4 <change_time.8517>
 800195c:	4602      	mov	r2, r0
 800195e:	69bb      	ldr	r3, [r7, #24]
 8001960:	4413      	add	r3, r2
 8001962:	4a22      	ldr	r2, [pc, #136]	; (80019ec <do_reflow.8531+0x5c8>)
 8001964:	7812      	ldrb	r2, [r2, #0]
 8001966:	b2d2      	uxtb	r2, r2
 8001968:	0852      	lsrs	r2, r2, #1
 800196a:	b2d2      	uxtb	r2, r2
 800196c:	4610      	mov	r0, r2
 800196e:	1c5a      	adds	r2, r3, #1
 8001970:	491f      	ldr	r1, [pc, #124]	; (80019f0 <do_reflow.8531+0x5cc>)
 8001972:	00c3      	lsls	r3, r0, #3
 8001974:	440b      	add	r3, r1
 8001976:	605a      	str	r2, [r3, #4]
			lcd_set_xy(&lcd, 11, 1);
 8001978:	2201      	movs	r2, #1
 800197a:	210b      	movs	r1, #11
 800197c:	481d      	ldr	r0, [pc, #116]	; (80019f4 <do_reflow.8531+0x5d0>)
 800197e:	f7fe fcd7 	bl	8000330 <lcd_set_xy>
			lcd_mode(&lcd, ENABLE, CURSOR_DISABLE, BLINK);
 8001982:	2301      	movs	r3, #1
 8001984:	2200      	movs	r2, #0
 8001986:	2101      	movs	r1, #1
 8001988:	481a      	ldr	r0, [pc, #104]	; (80019f4 <do_reflow.8531+0x5d0>)
 800198a:	f7fe fc6f 	bl	800026c <lcd_mode>
			if ((last_button) && (!button.pressed))
 800198e:	4b1a      	ldr	r3, [pc, #104]	; (80019f8 <do_reflow.8531+0x5d4>)
 8001990:	781b      	ldrb	r3, [r3, #0]
 8001992:	2b00      	cmp	r3, #0
 8001994:	d014      	beq.n	80019c0 <do_reflow.8531+0x59c>
 8001996:	4b19      	ldr	r3, [pc, #100]	; (80019fc <do_reflow.8531+0x5d8>)
 8001998:	781b      	ldrb	r3, [r3, #0]
 800199a:	f083 0301 	eor.w	r3, r3, #1
 800199e:	b2db      	uxtb	r3, r3
 80019a0:	2b00      	cmp	r3, #0
 80019a2:	d00d      	beq.n	80019c0 <do_reflow.8531+0x59c>
				rf_ui_state = 3;
 80019a4:	4b16      	ldr	r3, [pc, #88]	; (8001a00 <do_reflow.8531+0x5dc>)
 80019a6:	2203      	movs	r2, #3
 80019a8:	701a      	strb	r2, [r3, #0]
			break;
 80019aa:	e009      	b.n	80019c0 <do_reflow.8531+0x59c>
			rf_ui_state = 0;
 80019ac:	4b14      	ldr	r3, [pc, #80]	; (8001a00 <do_reflow.8531+0x5dc>)
 80019ae:	2200      	movs	r2, #0
 80019b0:	701a      	strb	r2, [r3, #0]
			break;
 80019b2:	e006      	b.n	80019c2 <do_reflow.8531+0x59e>
			break;
 80019b4:	bf00      	nop
 80019b6:	e004      	b.n	80019c2 <do_reflow.8531+0x59e>
			break;
 80019b8:	bf00      	nop
 80019ba:	e002      	b.n	80019c2 <do_reflow.8531+0x59e>
			break;
 80019bc:	bf00      	nop
 80019be:	e000      	b.n	80019c2 <do_reflow.8531+0x59e>
			break;
 80019c0:	bf00      	nop
		diff = 0;
 80019c2:	4b07      	ldr	r3, [pc, #28]	; (80019e0 <do_reflow.8531+0x5bc>)
 80019c4:	2200      	movs	r2, #0
 80019c6:	801a      	strh	r2, [r3, #0]
		last_encoder = encoder_value;
 80019c8:	4b0e      	ldr	r3, [pc, #56]	; (8001a04 <do_reflow.8531+0x5e0>)
 80019ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80019cc:	b29a      	uxth	r2, r3
 80019ce:	4b0e      	ldr	r3, [pc, #56]	; (8001a08 <do_reflow.8531+0x5e4>)
 80019d0:	801a      	strh	r2, [r3, #0]
		last_button = button.pressed;
 80019d2:	4b0a      	ldr	r3, [pc, #40]	; (80019fc <do_reflow.8531+0x5d8>)
 80019d4:	781a      	ldrb	r2, [r3, #0]
 80019d6:	4b08      	ldr	r3, [pc, #32]	; (80019f8 <do_reflow.8531+0x5d4>)
 80019d8:	701a      	strb	r2, [r3, #0]
	}
 80019da:	3720      	adds	r7, #32
 80019dc:	46bd      	mov	sp, r7
 80019de:	bdb0      	pop	{r4, r5, r7, pc}
 80019e0:	200002c8 	.word	0x200002c8
 80019e4:	200002b8 	.word	0x200002b8
 80019e8:	10624dd3 	.word	0x10624dd3
 80019ec:	200002bc 	.word	0x200002bc
 80019f0:	20000254 	.word	0x20000254
 80019f4:	20000514 	.word	0x20000514
 80019f8:	200002ca 	.word	0x200002ca
 80019fc:	20000230 	.word	0x20000230
 8001a00:	200002c5 	.word	0x200002c5
 8001a04:	40000400 	.word	0x40000400
 8001a08:	200002c6 	.word	0x200002c6

08001a0c <deltaT.8582>:
	static const int32_t I=0.00153*32768;
	static const int32_t D=10*32768;
	static const int32_t limit_top=25*4/0.00153; // max 25% of PWM

	int32_t deltaT(uint16_t PV)
	{
 8001a0c:	b480      	push	{r7}
 8001a0e:	b087      	sub	sp, #28
 8001a10:	af00      	add	r7, sp, #0
 8001a12:	4603      	mov	r3, r0
 8001a14:	80fb      	strh	r3, [r7, #6]
 8001a16:	f8c7 c000 	str.w	ip, [r7]
#define size 4
		static int32_t arr[size];
		static bool first_time = true;
		if (first_time)
 8001a1a:	4b1c      	ldr	r3, [pc, #112]	; (8001a8c <deltaT.8582+0x80>)
 8001a1c:	781b      	ldrb	r3, [r3, #0]
 8001a1e:	2b00      	cmp	r3, #0
 8001a20:	d010      	beq.n	8001a44 <deltaT.8582+0x38>
		{
			first_time = false;
 8001a22:	4b1a      	ldr	r3, [pc, #104]	; (8001a8c <deltaT.8582+0x80>)
 8001a24:	2200      	movs	r2, #0
 8001a26:	701a      	strb	r2, [r3, #0]
			for (int i = 0; i < size; i++)
 8001a28:	2300      	movs	r3, #0
 8001a2a:	617b      	str	r3, [r7, #20]
 8001a2c:	e007      	b.n	8001a3e <deltaT.8582+0x32>
				arr[i] = PV;
 8001a2e:	88fa      	ldrh	r2, [r7, #6]
 8001a30:	4917      	ldr	r1, [pc, #92]	; (8001a90 <deltaT.8582+0x84>)
 8001a32:	697b      	ldr	r3, [r7, #20]
 8001a34:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
			for (int i = 0; i < size; i++)
 8001a38:	697b      	ldr	r3, [r7, #20]
 8001a3a:	3301      	adds	r3, #1
 8001a3c:	617b      	str	r3, [r7, #20]
 8001a3e:	697b      	ldr	r3, [r7, #20]
 8001a40:	2b03      	cmp	r3, #3
 8001a42:	ddf4      	ble.n	8001a2e <deltaT.8582+0x22>
		}
		int32_t temp = arr[0];
 8001a44:	4b12      	ldr	r3, [pc, #72]	; (8001a90 <deltaT.8582+0x84>)
 8001a46:	681b      	ldr	r3, [r3, #0]
 8001a48:	60fb      	str	r3, [r7, #12]
		for (int i = 1; i < size; i++)
 8001a4a:	2301      	movs	r3, #1
 8001a4c:	613b      	str	r3, [r7, #16]
 8001a4e:	e00b      	b.n	8001a68 <deltaT.8582+0x5c>
			arr[i-1] = arr[i];
 8001a50:	693b      	ldr	r3, [r7, #16]
 8001a52:	3b01      	subs	r3, #1
 8001a54:	490e      	ldr	r1, [pc, #56]	; (8001a90 <deltaT.8582+0x84>)
 8001a56:	693a      	ldr	r2, [r7, #16]
 8001a58:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8001a5c:	490c      	ldr	r1, [pc, #48]	; (8001a90 <deltaT.8582+0x84>)
 8001a5e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		for (int i = 1; i < size; i++)
 8001a62:	693b      	ldr	r3, [r7, #16]
 8001a64:	3301      	adds	r3, #1
 8001a66:	613b      	str	r3, [r7, #16]
 8001a68:	693b      	ldr	r3, [r7, #16]
 8001a6a:	2b03      	cmp	r3, #3
 8001a6c:	ddf0      	ble.n	8001a50 <deltaT.8582+0x44>
		arr[size-1] = PV;
 8001a6e:	88fb      	ldrh	r3, [r7, #6]
 8001a70:	4a07      	ldr	r2, [pc, #28]	; (8001a90 <deltaT.8582+0x84>)
 8001a72:	60d3      	str	r3, [r2, #12]
		return (temp - PV)/size;
 8001a74:	88fb      	ldrh	r3, [r7, #6]
 8001a76:	68fa      	ldr	r2, [r7, #12]
 8001a78:	1ad3      	subs	r3, r2, r3
 8001a7a:	2b00      	cmp	r3, #0
 8001a7c:	da00      	bge.n	8001a80 <deltaT.8582+0x74>
 8001a7e:	3303      	adds	r3, #3
 8001a80:	109b      	asrs	r3, r3, #2
	}
 8001a82:	4618      	mov	r0, r3
 8001a84:	371c      	adds	r7, #28
 8001a86:	46bd      	mov	sp, r7
 8001a88:	bc80      	pop	{r7}
 8001a8a:	4770      	bx	lr
 8001a8c:	2000002c 	.word	0x2000002c
 8001a90:	200002d0 	.word	0x200002d0

08001a94 <pid>:
{
 8001a94:	b580      	push	{r7, lr}
 8001a96:	b088      	sub	sp, #32
 8001a98:	af00      	add	r7, sp, #0
 8001a9a:	4603      	mov	r3, r0
 8001a9c:	460a      	mov	r2, r1
 8001a9e:	80fb      	strh	r3, [r7, #6]
 8001aa0:	4613      	mov	r3, r2
 8001aa2:	80bb      	strh	r3, [r7, #4]
uint8_t pid(uint16_t PV, uint16_t SP)
 8001aa4:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001aa8:	60bb      	str	r3, [r7, #8]

	static int32_t integral = 0;
	static int32_t last_PV = -1;
	if (last_PV < 0)
 8001aaa:	4b58      	ldr	r3, [pc, #352]	; (8001c0c <pid+0x178>)
 8001aac:	681b      	ldr	r3, [r3, #0]
 8001aae:	2b00      	cmp	r3, #0
 8001ab0:	da02      	bge.n	8001ab8 <pid+0x24>
		last_PV = PV; // first time, init this thing to avoid jump
 8001ab2:	88fb      	ldrh	r3, [r7, #6]
 8001ab4:	4a55      	ldr	r2, [pc, #340]	; (8001c0c <pid+0x178>)
 8001ab6:	6013      	str	r3, [r2, #0]

	int32_t error = SP-PV;
 8001ab8:	88ba      	ldrh	r2, [r7, #4]
 8001aba:	88fb      	ldrh	r3, [r7, #6]
 8001abc:	1ad3      	subs	r3, r2, r3
 8001abe:	617b      	str	r3, [r7, #20]
	int32_t p = error * P;
 8001ac0:	4b53      	ldr	r3, [pc, #332]	; (8001c10 <pid+0x17c>)
 8001ac2:	681a      	ldr	r2, [r3, #0]
 8001ac4:	697b      	ldr	r3, [r7, #20]
 8001ac6:	fb02 f303 	mul.w	r3, r2, r3
 8001aca:	613b      	str	r3, [r7, #16]
	if (error > 0)
 8001acc:	697b      	ldr	r3, [r7, #20]
 8001ace:	2b00      	cmp	r3, #0
 8001ad0:	dd10      	ble.n	8001af4 <pid+0x60>
	{
		integral += error;
 8001ad2:	4b50      	ldr	r3, [pc, #320]	; (8001c14 <pid+0x180>)
 8001ad4:	681a      	ldr	r2, [r3, #0]
 8001ad6:	697b      	ldr	r3, [r7, #20]
 8001ad8:	4413      	add	r3, r2
 8001ada:	4a4e      	ldr	r2, [pc, #312]	; (8001c14 <pid+0x180>)
 8001adc:	6013      	str	r3, [r2, #0]
		if (error < 4*4) // almost here, but we need some boost
 8001ade:	697b      	ldr	r3, [r7, #20]
 8001ae0:	2b0f      	cmp	r3, #15
 8001ae2:	dc1d      	bgt.n	8001b20 <pid+0x8c>
			integral += error*8;
 8001ae4:	697b      	ldr	r3, [r7, #20]
 8001ae6:	00da      	lsls	r2, r3, #3
 8001ae8:	4b4a      	ldr	r3, [pc, #296]	; (8001c14 <pid+0x180>)
 8001aea:	681b      	ldr	r3, [r3, #0]
 8001aec:	4413      	add	r3, r2
 8001aee:	4a49      	ldr	r2, [pc, #292]	; (8001c14 <pid+0x180>)
 8001af0:	6013      	str	r3, [r2, #0]
 8001af2:	e015      	b.n	8001b20 <pid+0x8c>
	}
	else
	{
		integral += error/4; // cool down is slower
 8001af4:	697b      	ldr	r3, [r7, #20]
 8001af6:	2b00      	cmp	r3, #0
 8001af8:	da00      	bge.n	8001afc <pid+0x68>
 8001afa:	3303      	adds	r3, #3
 8001afc:	109b      	asrs	r3, r3, #2
 8001afe:	461a      	mov	r2, r3
 8001b00:	4b44      	ldr	r3, [pc, #272]	; (8001c14 <pid+0x180>)
 8001b02:	681b      	ldr	r3, [r3, #0]
 8001b04:	4413      	add	r3, r2
 8001b06:	4a43      	ldr	r2, [pc, #268]	; (8001c14 <pid+0x180>)
 8001b08:	6013      	str	r3, [r2, #0]
		if (error > -4*4)
 8001b0a:	697b      	ldr	r3, [r7, #20]
 8001b0c:	f113 0f0f 	cmn.w	r3, #15
 8001b10:	db06      	blt.n	8001b20 <pid+0x8c>
			integral += error*16; // almost here, we need boost!
 8001b12:	697b      	ldr	r3, [r7, #20]
 8001b14:	011a      	lsls	r2, r3, #4
 8001b16:	4b3f      	ldr	r3, [pc, #252]	; (8001c14 <pid+0x180>)
 8001b18:	681b      	ldr	r3, [r3, #0]
 8001b1a:	4413      	add	r3, r2
 8001b1c:	4a3d      	ldr	r2, [pc, #244]	; (8001c14 <pid+0x180>)
 8001b1e:	6013      	str	r3, [r2, #0]
	}
	if (integral > limit_top)
 8001b20:	4b3c      	ldr	r3, [pc, #240]	; (8001c14 <pid+0x180>)
 8001b22:	681a      	ldr	r2, [r3, #0]
 8001b24:	4b3c      	ldr	r3, [pc, #240]	; (8001c18 <pid+0x184>)
 8001b26:	681b      	ldr	r3, [r3, #0]
 8001b28:	429a      	cmp	r2, r3
 8001b2a:	dd0d      	ble.n	8001b48 <pid+0xb4>
	{
		global_error |= errI_LIMIT;
 8001b2c:	4b3b      	ldr	r3, [pc, #236]	; (8001c1c <pid+0x188>)
 8001b2e:	781b      	ldrb	r3, [r3, #0]
 8001b30:	f043 0308 	orr.w	r3, r3, #8
 8001b34:	b2da      	uxtb	r2, r3
 8001b36:	4b39      	ldr	r3, [pc, #228]	; (8001c1c <pid+0x188>)
 8001b38:	701a      	strb	r2, [r3, #0]
		temperature_SP = 0;
 8001b3a:	4b39      	ldr	r3, [pc, #228]	; (8001c20 <pid+0x18c>)
 8001b3c:	2200      	movs	r2, #0
 8001b3e:	801a      	strh	r2, [r3, #0]
		integral = limit_top;
 8001b40:	4b35      	ldr	r3, [pc, #212]	; (8001c18 <pid+0x184>)
 8001b42:	681b      	ldr	r3, [r3, #0]
 8001b44:	4a33      	ldr	r2, [pc, #204]	; (8001c14 <pid+0x180>)
 8001b46:	6013      	str	r3, [r2, #0]
	}
	if (integral < 0)
 8001b48:	4b32      	ldr	r3, [pc, #200]	; (8001c14 <pid+0x180>)
 8001b4a:	681b      	ldr	r3, [r3, #0]
 8001b4c:	2b00      	cmp	r3, #0
 8001b4e:	da02      	bge.n	8001b56 <pid+0xc2>
		integral = 0;
 8001b50:	4b30      	ldr	r3, [pc, #192]	; (8001c14 <pid+0x180>)
 8001b52:	2200      	movs	r2, #0
 8001b54:	601a      	str	r2, [r3, #0]
	int32_t i = integral * I;
 8001b56:	4b2f      	ldr	r3, [pc, #188]	; (8001c14 <pid+0x180>)
 8001b58:	681b      	ldr	r3, [r3, #0]
 8001b5a:	4a32      	ldr	r2, [pc, #200]	; (8001c24 <pid+0x190>)
 8001b5c:	6812      	ldr	r2, [r2, #0]
 8001b5e:	fb02 f303 	mul.w	r3, r2, r3
 8001b62:	60fb      	str	r3, [r7, #12]
	/* signal is noisy, but slow, I use additional filter for D */
	//int32_t d = (last_PV - PV)*D;
	int32_t d = deltaT(PV)*D;
 8001b64:	88fb      	ldrh	r3, [r7, #6]
 8001b66:	f107 0208 	add.w	r2, r7, #8
 8001b6a:	4694      	mov	ip, r2
 8001b6c:	4618      	mov	r0, r3
 8001b6e:	f7ff ff4d 	bl	8001a0c <deltaT.8582>
 8001b72:	4602      	mov	r2, r0
 8001b74:	4b2c      	ldr	r3, [pc, #176]	; (8001c28 <pid+0x194>)
 8001b76:	681b      	ldr	r3, [r3, #0]
 8001b78:	fb03 f302 	mul.w	r3, r3, r2
 8001b7c:	61fb      	str	r3, [r7, #28]
	if (d > 0)
 8001b7e:	69fb      	ldr	r3, [r7, #28]
 8001b80:	2b00      	cmp	r3, #0
 8001b82:	dd01      	ble.n	8001b88 <pid+0xf4>
		d = 0;
 8001b84:	2300      	movs	r3, #0
 8001b86:	61fb      	str	r3, [r7, #28]
	last_PV = PV;
 8001b88:	88fb      	ldrh	r3, [r7, #6]
 8001b8a:	4a20      	ldr	r2, [pc, #128]	; (8001c0c <pid+0x178>)
 8001b8c:	6013      	str	r3, [r2, #0]
	int32_t out = (p+i+d)/4/32768;
 8001b8e:	693a      	ldr	r2, [r7, #16]
 8001b90:	68fb      	ldr	r3, [r7, #12]
 8001b92:	441a      	add	r2, r3
 8001b94:	69fb      	ldr	r3, [r7, #28]
 8001b96:	4413      	add	r3, r2
 8001b98:	2b00      	cmp	r3, #0
 8001b9a:	da03      	bge.n	8001ba4 <pid+0x110>
 8001b9c:	f503 33ff 	add.w	r3, r3, #130560	; 0x1fe00
 8001ba0:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 8001ba4:	145b      	asrs	r3, r3, #17
 8001ba6:	61bb      	str	r3, [r7, #24]
	if (out > 100)
 8001ba8:	69bb      	ldr	r3, [r7, #24]
 8001baa:	2b64      	cmp	r3, #100	; 0x64
 8001bac:	dd01      	ble.n	8001bb2 <pid+0x11e>
		out = 100;
 8001bae:	2364      	movs	r3, #100	; 0x64
 8001bb0:	61bb      	str	r3, [r7, #24]
	if (out < 0)
 8001bb2:	69bb      	ldr	r3, [r7, #24]
 8001bb4:	2b00      	cmp	r3, #0
 8001bb6:	da01      	bge.n	8001bbc <pid+0x128>
		out = 0;
 8001bb8:	2300      	movs	r3, #0
 8001bba:	61bb      	str	r3, [r7, #24]

	PID.P = p/4/32768;
 8001bbc:	693b      	ldr	r3, [r7, #16]
 8001bbe:	2b00      	cmp	r3, #0
 8001bc0:	da03      	bge.n	8001bca <pid+0x136>
 8001bc2:	f503 33ff 	add.w	r3, r3, #130560	; 0x1fe00
 8001bc6:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 8001bca:	145b      	asrs	r3, r3, #17
 8001bcc:	461a      	mov	r2, r3
 8001bce:	4b17      	ldr	r3, [pc, #92]	; (8001c2c <pid+0x198>)
 8001bd0:	601a      	str	r2, [r3, #0]
	PID.I = i/4/32768;
 8001bd2:	68fb      	ldr	r3, [r7, #12]
 8001bd4:	2b00      	cmp	r3, #0
 8001bd6:	da03      	bge.n	8001be0 <pid+0x14c>
 8001bd8:	f503 33ff 	add.w	r3, r3, #130560	; 0x1fe00
 8001bdc:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 8001be0:	145b      	asrs	r3, r3, #17
 8001be2:	461a      	mov	r2, r3
 8001be4:	4b11      	ldr	r3, [pc, #68]	; (8001c2c <pid+0x198>)
 8001be6:	605a      	str	r2, [r3, #4]
	PID.D = d/4/32768;
 8001be8:	69fb      	ldr	r3, [r7, #28]
 8001bea:	2b00      	cmp	r3, #0
 8001bec:	da03      	bge.n	8001bf6 <pid+0x162>
 8001bee:	f503 33ff 	add.w	r3, r3, #130560	; 0x1fe00
 8001bf2:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 8001bf6:	145b      	asrs	r3, r3, #17
 8001bf8:	461a      	mov	r2, r3
 8001bfa:	4b0c      	ldr	r3, [pc, #48]	; (8001c2c <pid+0x198>)
 8001bfc:	609a      	str	r2, [r3, #8]

	return out;
 8001bfe:	69bb      	ldr	r3, [r7, #24]
 8001c00:	b2db      	uxtb	r3, r3
}
 8001c02:	4618      	mov	r0, r3
 8001c04:	3720      	adds	r7, #32
 8001c06:	46bd      	mov	sp, r7
 8001c08:	bd80      	pop	{r7, pc}
 8001c0a:	bf00      	nop
 8001c0c:	20000028 	.word	0x20000028
 8001c10:	0800bcc8 	.word	0x0800bcc8
 8001c14:	200002cc 	.word	0x200002cc
 8001c18:	0800bccc 	.word	0x0800bccc
 8001c1c:	2000022c 	.word	0x2000022c
 8001c20:	20000240 	.word	0x20000240
 8001c24:	0800bcd0 	.word	0x0800bcd0
 8001c28:	0800bcd4 	.word	0x0800bcd4
 8001c2c:	2000052c 	.word	0x2000052c

08001c30 <HAL_TIM_OC_DelayElapsedCallback>:
/**
 * here happens two interrupts, at 998ms (for pid update)
 * and also at ~500ms (for second temperature update
 */
void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef* htim)
{
 8001c30:	b580      	push	{r7, lr}
 8001c32:	b084      	sub	sp, #16
 8001c34:	af00      	add	r7, sp, #0
 8001c36:	6078      	str	r0, [r7, #4]
	get_max6675();
 8001c38:	f7fe fdfe 	bl	8000838 <get_max6675>
	if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_2)
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	7f1b      	ldrb	r3, [r3, #28]
 8001c40:	2b02      	cmp	r3, #2
 8001c42:	d125      	bne.n	8001c90 <HAL_TIM_OC_DelayElapsedCallback+0x60>
	{
		if (!(MAX6675.data_valid))
 8001c44:	4b15      	ldr	r3, [pc, #84]	; (8001c9c <HAL_TIM_OC_DelayElapsedCallback+0x6c>)
 8001c46:	789b      	ldrb	r3, [r3, #2]
 8001c48:	f083 0301 	eor.w	r3, r3, #1
 8001c4c:	b2db      	uxtb	r3, r3
 8001c4e:	2b00      	cmp	r3, #0
 8001c50:	d002      	beq.n	8001c58 <HAL_TIM_OC_DelayElapsedCallback+0x28>
			temperature_SP = 0;
 8001c52:	4b13      	ldr	r3, [pc, #76]	; (8001ca0 <HAL_TIM_OC_DelayElapsedCallback+0x70>)
 8001c54:	2200      	movs	r2, #0
 8001c56:	801a      	strh	r2, [r3, #0]
		pwm_value = pid(MAX6675.temperature, temperature_SP<<2);
 8001c58:	4b10      	ldr	r3, [pc, #64]	; (8001c9c <HAL_TIM_OC_DelayElapsedCallback+0x6c>)
 8001c5a:	881a      	ldrh	r2, [r3, #0]
 8001c5c:	4b10      	ldr	r3, [pc, #64]	; (8001ca0 <HAL_TIM_OC_DelayElapsedCallback+0x70>)
 8001c5e:	881b      	ldrh	r3, [r3, #0]
 8001c60:	009b      	lsls	r3, r3, #2
 8001c62:	b29b      	uxth	r3, r3
 8001c64:	4619      	mov	r1, r3
 8001c66:	4610      	mov	r0, r2
 8001c68:	f7ff ff14 	bl	8001a94 <pid>
 8001c6c:	4603      	mov	r3, r0
 8001c6e:	b29a      	uxth	r2, r3
 8001c70:	4b0c      	ldr	r3, [pc, #48]	; (8001ca4 <HAL_TIM_OC_DelayElapsedCallback+0x74>)
 8001c72:	801a      	strh	r2, [r3, #0]
		uint16_t val = 10*pwm_value;
 8001c74:	4b0b      	ldr	r3, [pc, #44]	; (8001ca4 <HAL_TIM_OC_DelayElapsedCallback+0x74>)
 8001c76:	881b      	ldrh	r3, [r3, #0]
 8001c78:	461a      	mov	r2, r3
 8001c7a:	0092      	lsls	r2, r2, #2
 8001c7c:	4413      	add	r3, r2
 8001c7e:	005b      	lsls	r3, r3, #1
 8001c80:	81fb      	strh	r3, [r7, #14]
		TIM2->CCR1 = val;
 8001c82:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001c86:	89fb      	ldrh	r3, [r7, #14]
 8001c88:	6353      	str	r3, [r2, #52]	; 0x34
		tick = true;
 8001c8a:	4b07      	ldr	r3, [pc, #28]	; (8001ca8 <HAL_TIM_OC_DelayElapsedCallback+0x78>)
 8001c8c:	2201      	movs	r2, #1
 8001c8e:	701a      	strb	r2, [r3, #0]
	}
	ascii_max6675();
 8001c90:	f7fe fdfe 	bl	8000890 <ascii_max6675>
}
 8001c94:	bf00      	nop
 8001c96:	3710      	adds	r7, #16
 8001c98:	46bd      	mov	sp, r7
 8001c9a:	bd80      	pop	{r7, pc}
 8001c9c:	20000234 	.word	0x20000234
 8001ca0:	20000240 	.word	0x20000240
 8001ca4:	2000023e 	.word	0x2000023e
 8001ca8:	20000242 	.word	0x20000242

08001cac <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001cac:	b580      	push	{r7, lr}
 8001cae:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001cb0:	f000 feac 	bl	8002a0c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001cb4:	f000 f846 	bl	8001d44 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001cb8:	f000 fa24 	bl	8002104 <MX_GPIO_Init>
  MX_USB_DEVICE_Init();
 8001cbc:	f008 fdba 	bl	800a834 <MX_USB_DEVICE_Init>
  MX_SPI1_Init();
 8001cc0:	f000 f89c 	bl	8001dfc <MX_SPI1_Init>
  MX_TIM1_Init();
 8001cc4:	f000 f8d2 	bl	8001e6c <MX_TIM1_Init>
  MX_TIM2_Init();
 8001cc8:	f000 f92a 	bl	8001f20 <MX_TIM2_Init>
  MX_TIM3_Init();
 8001ccc:	f000 f9c6 	bl	800205c <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */

  HAL_GPIO_WritePin(USB_EN_GPIO_Port, USB_EN_Pin, 1); // enable USB
 8001cd0:	2201      	movs	r2, #1
 8001cd2:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001cd6:	4817      	ldr	r0, [pc, #92]	; (8001d34 <main+0x88>)
 8001cd8:	f001 f9c7 	bl	800306a <HAL_GPIO_WritePin>
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1); // PWM for output
 8001cdc:	2100      	movs	r1, #0
 8001cde:	4816      	ldr	r0, [pc, #88]	; (8001d38 <main+0x8c>)
 8001ce0:	f003 ffc0 	bl	8005c64 <HAL_TIM_PWM_Start>
  HAL_TIM_Encoder_Start(&htim3, TIM_CHANNEL_ALL); // ENCODER
 8001ce4:	213c      	movs	r1, #60	; 0x3c
 8001ce6:	4815      	ldr	r0, [pc, #84]	; (8001d3c <main+0x90>)
 8001ce8:	f004 f900 	bl	8005eec <HAL_TIM_Encoder_Start>
  TIM2->CCR2 = 998; // timer for PID interrupt + temperature update
 8001cec:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001cf0:	f240 32e6 	movw	r2, #998	; 0x3e6
 8001cf4:	639a      	str	r2, [r3, #56]	; 0x38
  TIM2->CCR3 = 499; // timer for temperature update
 8001cf6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001cfa:	f240 12f3 	movw	r2, #499	; 0x1f3
 8001cfe:	63da      	str	r2, [r3, #60]	; 0x3c
  TIM2->DIER |= TIM_DIER_CC2IE|TIM_DIER_CC3IE; // interrupt enable
 8001d00:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001d04:	68db      	ldr	r3, [r3, #12]
 8001d06:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001d0a:	f043 030c 	orr.w	r3, r3, #12
 8001d0e:	60d3      	str	r3, [r2, #12]
  HAL_TIM_Base_Start_IT(&htim2); // Enable Interrupts
 8001d10:	4809      	ldr	r0, [pc, #36]	; (8001d38 <main+0x8c>)
 8001d12:	f003 fea5 	bl	8005a60 <HAL_TIM_Base_Start_IT>
  delay_init(&htim1); // inits the library for us delay
 8001d16:	480a      	ldr	r0, [pc, #40]	; (8001d40 <main+0x94>)
 8001d18:	f7fe fa18 	bl	800014c <delay_init>
  init_lcd(); // init lcd and load special symbols
 8001d1c:	f7fe fcc2 	bl	80006a4 <init_lcd>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  do_button(); // update button status
 8001d20:	f7fe fd1c 	bl	800075c <do_button>
	  do_blink(); // led heartbeat
 8001d24:	f7fe fd6c 	bl	8000800 <do_blink>
	  do_usb();  // output debug information
 8001d28:	f7fe fe2c 	bl	8000984 <do_usb>
	  do_interface(); // here happens the magic
 8001d2c:	f7fe feac 	bl	8000a88 <do_interface>
	  do_button(); // update button status
 8001d30:	e7f6      	b.n	8001d20 <main+0x74>
 8001d32:	bf00      	nop
 8001d34:	40010800 	.word	0x40010800
 8001d38:	20000620 	.word	0x20000620
 8001d3c:	20000538 	.word	0x20000538
 8001d40:	20000580 	.word	0x20000580

08001d44 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001d44:	b580      	push	{r7, lr}
 8001d46:	b094      	sub	sp, #80	; 0x50
 8001d48:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001d4a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001d4e:	2228      	movs	r2, #40	; 0x28
 8001d50:	2100      	movs	r1, #0
 8001d52:	4618      	mov	r0, r3
 8001d54:	f009 fa34 	bl	800b1c0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001d58:	f107 0314 	add.w	r3, r7, #20
 8001d5c:	2200      	movs	r2, #0
 8001d5e:	601a      	str	r2, [r3, #0]
 8001d60:	605a      	str	r2, [r3, #4]
 8001d62:	609a      	str	r2, [r3, #8]
 8001d64:	60da      	str	r2, [r3, #12]
 8001d66:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001d68:	1d3b      	adds	r3, r7, #4
 8001d6a:	2200      	movs	r2, #0
 8001d6c:	601a      	str	r2, [r3, #0]
 8001d6e:	605a      	str	r2, [r3, #4]
 8001d70:	609a      	str	r2, [r3, #8]
 8001d72:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001d74:	2301      	movs	r3, #1
 8001d76:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001d78:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001d7c:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8001d7e:	2300      	movs	r3, #0
 8001d80:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001d82:	2301      	movs	r3, #1
 8001d84:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001d86:	2302      	movs	r3, #2
 8001d88:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001d8a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001d8e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 8001d90:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8001d94:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001d96:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001d9a:	4618      	mov	r0, r3
 8001d9c:	f002 fe5c 	bl	8004a58 <HAL_RCC_OscConfig>
 8001da0:	4603      	mov	r3, r0
 8001da2:	2b00      	cmp	r3, #0
 8001da4:	d001      	beq.n	8001daa <SystemClock_Config+0x66>
  {
    Error_Handler();
 8001da6:	f000 fa45 	bl	8002234 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001daa:	230f      	movs	r3, #15
 8001dac:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001dae:	2302      	movs	r3, #2
 8001db0:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001db2:	2300      	movs	r3, #0
 8001db4:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001db6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001dba:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001dbc:	2300      	movs	r3, #0
 8001dbe:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8001dc0:	f107 0314 	add.w	r3, r7, #20
 8001dc4:	2101      	movs	r1, #1
 8001dc6:	4618      	mov	r0, r3
 8001dc8:	f003 f8c6 	bl	8004f58 <HAL_RCC_ClockConfig>
 8001dcc:	4603      	mov	r3, r0
 8001dce:	2b00      	cmp	r3, #0
 8001dd0:	d001      	beq.n	8001dd6 <SystemClock_Config+0x92>
  {
    Error_Handler();
 8001dd2:	f000 fa2f 	bl	8002234 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 8001dd6:	2310      	movs	r3, #16
 8001dd8:	607b      	str	r3, [r7, #4]
  PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLL;
 8001dda:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001dde:	613b      	str	r3, [r7, #16]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001de0:	1d3b      	adds	r3, r7, #4
 8001de2:	4618      	mov	r0, r3
 8001de4:	f003 fa20 	bl	8005228 <HAL_RCCEx_PeriphCLKConfig>
 8001de8:	4603      	mov	r3, r0
 8001dea:	2b00      	cmp	r3, #0
 8001dec:	d001      	beq.n	8001df2 <SystemClock_Config+0xae>
  {
    Error_Handler();
 8001dee:	f000 fa21 	bl	8002234 <Error_Handler>
  }
}
 8001df2:	bf00      	nop
 8001df4:	3750      	adds	r7, #80	; 0x50
 8001df6:	46bd      	mov	sp, r7
 8001df8:	bd80      	pop	{r7, pc}
	...

08001dfc <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001dfc:	b580      	push	{r7, lr}
 8001dfe:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001e00:	4b18      	ldr	r3, [pc, #96]	; (8001e64 <MX_SPI1_Init+0x68>)
 8001e02:	4a19      	ldr	r2, [pc, #100]	; (8001e68 <MX_SPI1_Init+0x6c>)
 8001e04:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001e06:	4b17      	ldr	r3, [pc, #92]	; (8001e64 <MX_SPI1_Init+0x68>)
 8001e08:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001e0c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES_RXONLY;
 8001e0e:	4b15      	ldr	r3, [pc, #84]	; (8001e64 <MX_SPI1_Init+0x68>)
 8001e10:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001e14:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_16BIT;
 8001e16:	4b13      	ldr	r3, [pc, #76]	; (8001e64 <MX_SPI1_Init+0x68>)
 8001e18:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001e1c:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001e1e:	4b11      	ldr	r3, [pc, #68]	; (8001e64 <MX_SPI1_Init+0x68>)
 8001e20:	2200      	movs	r2, #0
 8001e22:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001e24:	4b0f      	ldr	r3, [pc, #60]	; (8001e64 <MX_SPI1_Init+0x68>)
 8001e26:	2200      	movs	r2, #0
 8001e28:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_HARD_OUTPUT;
 8001e2a:	4b0e      	ldr	r3, [pc, #56]	; (8001e64 <MX_SPI1_Init+0x68>)
 8001e2c:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 8001e30:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_128;
 8001e32:	4b0c      	ldr	r3, [pc, #48]	; (8001e64 <MX_SPI1_Init+0x68>)
 8001e34:	2230      	movs	r2, #48	; 0x30
 8001e36:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001e38:	4b0a      	ldr	r3, [pc, #40]	; (8001e64 <MX_SPI1_Init+0x68>)
 8001e3a:	2200      	movs	r2, #0
 8001e3c:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001e3e:	4b09      	ldr	r3, [pc, #36]	; (8001e64 <MX_SPI1_Init+0x68>)
 8001e40:	2200      	movs	r2, #0
 8001e42:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001e44:	4b07      	ldr	r3, [pc, #28]	; (8001e64 <MX_SPI1_Init+0x68>)
 8001e46:	2200      	movs	r2, #0
 8001e48:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8001e4a:	4b06      	ldr	r3, [pc, #24]	; (8001e64 <MX_SPI1_Init+0x68>)
 8001e4c:	220a      	movs	r2, #10
 8001e4e:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001e50:	4804      	ldr	r0, [pc, #16]	; (8001e64 <MX_SPI1_Init+0x68>)
 8001e52:	f003 fa9f 	bl	8005394 <HAL_SPI_Init>
 8001e56:	4603      	mov	r3, r0
 8001e58:	2b00      	cmp	r3, #0
 8001e5a:	d001      	beq.n	8001e60 <MX_SPI1_Init+0x64>
  {
    Error_Handler();
 8001e5c:	f000 f9ea 	bl	8002234 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001e60:	bf00      	nop
 8001e62:	bd80      	pop	{r7, pc}
 8001e64:	200005c8 	.word	0x200005c8
 8001e68:	40013000 	.word	0x40013000

08001e6c <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001e6c:	b580      	push	{r7, lr}
 8001e6e:	b086      	sub	sp, #24
 8001e70:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001e72:	f107 0308 	add.w	r3, r7, #8
 8001e76:	2200      	movs	r2, #0
 8001e78:	601a      	str	r2, [r3, #0]
 8001e7a:	605a      	str	r2, [r3, #4]
 8001e7c:	609a      	str	r2, [r3, #8]
 8001e7e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001e80:	463b      	mov	r3, r7
 8001e82:	2200      	movs	r2, #0
 8001e84:	601a      	str	r2, [r3, #0]
 8001e86:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001e88:	4b22      	ldr	r3, [pc, #136]	; (8001f14 <MX_TIM1_Init+0xa8>)
 8001e8a:	4a23      	ldr	r2, [pc, #140]	; (8001f18 <MX_TIM1_Init+0xac>)
 8001e8c:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = HAL_RCC_GetSysClockFreq()/1000000-1;
 8001e8e:	f003 f94d 	bl	800512c <HAL_RCC_GetSysClockFreq>
 8001e92:	4603      	mov	r3, r0
 8001e94:	4a21      	ldr	r2, [pc, #132]	; (8001f1c <MX_TIM1_Init+0xb0>)
 8001e96:	fba2 2303 	umull	r2, r3, r2, r3
 8001e9a:	0c9b      	lsrs	r3, r3, #18
 8001e9c:	3b01      	subs	r3, #1
 8001e9e:	4a1d      	ldr	r2, [pc, #116]	; (8001f14 <MX_TIM1_Init+0xa8>)
 8001ea0:	6053      	str	r3, [r2, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001ea2:	4b1c      	ldr	r3, [pc, #112]	; (8001f14 <MX_TIM1_Init+0xa8>)
 8001ea4:	2200      	movs	r2, #0
 8001ea6:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8001ea8:	4b1a      	ldr	r3, [pc, #104]	; (8001f14 <MX_TIM1_Init+0xa8>)
 8001eaa:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001eae:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001eb0:	4b18      	ldr	r3, [pc, #96]	; (8001f14 <MX_TIM1_Init+0xa8>)
 8001eb2:	2200      	movs	r2, #0
 8001eb4:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001eb6:	4b17      	ldr	r3, [pc, #92]	; (8001f14 <MX_TIM1_Init+0xa8>)
 8001eb8:	2200      	movs	r2, #0
 8001eba:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001ebc:	4b15      	ldr	r3, [pc, #84]	; (8001f14 <MX_TIM1_Init+0xa8>)
 8001ebe:	2200      	movs	r2, #0
 8001ec0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001ec2:	4814      	ldr	r0, [pc, #80]	; (8001f14 <MX_TIM1_Init+0xa8>)
 8001ec4:	f003 fd32 	bl	800592c <HAL_TIM_Base_Init>
 8001ec8:	4603      	mov	r3, r0
 8001eca:	2b00      	cmp	r3, #0
 8001ecc:	d001      	beq.n	8001ed2 <MX_TIM1_Init+0x66>
  {
    Error_Handler();
 8001ece:	f000 f9b1 	bl	8002234 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001ed2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001ed6:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001ed8:	f107 0308 	add.w	r3, r7, #8
 8001edc:	4619      	mov	r1, r3
 8001ede:	480d      	ldr	r0, [pc, #52]	; (8001f14 <MX_TIM1_Init+0xa8>)
 8001ee0:	f004 fab0 	bl	8006444 <HAL_TIM_ConfigClockSource>
 8001ee4:	4603      	mov	r3, r0
 8001ee6:	2b00      	cmp	r3, #0
 8001ee8:	d001      	beq.n	8001eee <MX_TIM1_Init+0x82>
  {
    Error_Handler();
 8001eea:	f000 f9a3 	bl	8002234 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001eee:	2300      	movs	r3, #0
 8001ef0:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001ef2:	2300      	movs	r3, #0
 8001ef4:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001ef6:	463b      	mov	r3, r7
 8001ef8:	4619      	mov	r1, r3
 8001efa:	4806      	ldr	r0, [pc, #24]	; (8001f14 <MX_TIM1_Init+0xa8>)
 8001efc:	f004 fe2e 	bl	8006b5c <HAL_TIMEx_MasterConfigSynchronization>
 8001f00:	4603      	mov	r3, r0
 8001f02:	2b00      	cmp	r3, #0
 8001f04:	d001      	beq.n	8001f0a <MX_TIM1_Init+0x9e>
  {
    Error_Handler();
 8001f06:	f000 f995 	bl	8002234 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8001f0a:	bf00      	nop
 8001f0c:	3718      	adds	r7, #24
 8001f0e:	46bd      	mov	sp, r7
 8001f10:	bd80      	pop	{r7, pc}
 8001f12:	bf00      	nop
 8001f14:	20000580 	.word	0x20000580
 8001f18:	40012c00 	.word	0x40012c00
 8001f1c:	431bde83 	.word	0x431bde83

08001f20 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001f20:	b580      	push	{r7, lr}
 8001f22:	b08e      	sub	sp, #56	; 0x38
 8001f24:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001f26:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001f2a:	2200      	movs	r2, #0
 8001f2c:	601a      	str	r2, [r3, #0]
 8001f2e:	605a      	str	r2, [r3, #4]
 8001f30:	609a      	str	r2, [r3, #8]
 8001f32:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001f34:	f107 0320 	add.w	r3, r7, #32
 8001f38:	2200      	movs	r2, #0
 8001f3a:	601a      	str	r2, [r3, #0]
 8001f3c:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001f3e:	1d3b      	adds	r3, r7, #4
 8001f40:	2200      	movs	r2, #0
 8001f42:	601a      	str	r2, [r3, #0]
 8001f44:	605a      	str	r2, [r3, #4]
 8001f46:	609a      	str	r2, [r3, #8]
 8001f48:	60da      	str	r2, [r3, #12]
 8001f4a:	611a      	str	r2, [r3, #16]
 8001f4c:	615a      	str	r2, [r3, #20]
 8001f4e:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001f50:	4b40      	ldr	r3, [pc, #256]	; (8002054 <MX_TIM2_Init+0x134>)
 8001f52:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001f56:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = HAL_RCC_GetSysClockFreq()/1000-1;
 8001f58:	f003 f8e8 	bl	800512c <HAL_RCC_GetSysClockFreq>
 8001f5c:	4603      	mov	r3, r0
 8001f5e:	4a3e      	ldr	r2, [pc, #248]	; (8002058 <MX_TIM2_Init+0x138>)
 8001f60:	fba2 2303 	umull	r2, r3, r2, r3
 8001f64:	099b      	lsrs	r3, r3, #6
 8001f66:	3b01      	subs	r3, #1
 8001f68:	4a3a      	ldr	r2, [pc, #232]	; (8002054 <MX_TIM2_Init+0x134>)
 8001f6a:	6053      	str	r3, [r2, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001f6c:	4b39      	ldr	r3, [pc, #228]	; (8002054 <MX_TIM2_Init+0x134>)
 8001f6e:	2200      	movs	r2, #0
 8001f70:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 999;
 8001f72:	4b38      	ldr	r3, [pc, #224]	; (8002054 <MX_TIM2_Init+0x134>)
 8001f74:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001f78:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001f7a:	4b36      	ldr	r3, [pc, #216]	; (8002054 <MX_TIM2_Init+0x134>)
 8001f7c:	2200      	movs	r2, #0
 8001f7e:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001f80:	4b34      	ldr	r3, [pc, #208]	; (8002054 <MX_TIM2_Init+0x134>)
 8001f82:	2280      	movs	r2, #128	; 0x80
 8001f84:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001f86:	4833      	ldr	r0, [pc, #204]	; (8002054 <MX_TIM2_Init+0x134>)
 8001f88:	f003 fcd0 	bl	800592c <HAL_TIM_Base_Init>
 8001f8c:	4603      	mov	r3, r0
 8001f8e:	2b00      	cmp	r3, #0
 8001f90:	d001      	beq.n	8001f96 <MX_TIM2_Init+0x76>
  {
    Error_Handler();
 8001f92:	f000 f94f 	bl	8002234 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001f96:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001f9a:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001f9c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001fa0:	4619      	mov	r1, r3
 8001fa2:	482c      	ldr	r0, [pc, #176]	; (8002054 <MX_TIM2_Init+0x134>)
 8001fa4:	f004 fa4e 	bl	8006444 <HAL_TIM_ConfigClockSource>
 8001fa8:	4603      	mov	r3, r0
 8001faa:	2b00      	cmp	r3, #0
 8001fac:	d001      	beq.n	8001fb2 <MX_TIM2_Init+0x92>
  {
    Error_Handler();
 8001fae:	f000 f941 	bl	8002234 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001fb2:	4828      	ldr	r0, [pc, #160]	; (8002054 <MX_TIM2_Init+0x134>)
 8001fb4:	f003 fdfe 	bl	8005bb4 <HAL_TIM_PWM_Init>
 8001fb8:	4603      	mov	r3, r0
 8001fba:	2b00      	cmp	r3, #0
 8001fbc:	d001      	beq.n	8001fc2 <MX_TIM2_Init+0xa2>
  {
    Error_Handler();
 8001fbe:	f000 f939 	bl	8002234 <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim2) != HAL_OK)
 8001fc2:	4824      	ldr	r0, [pc, #144]	; (8002054 <MX_TIM2_Init+0x134>)
 8001fc4:	f003 fd9e 	bl	8005b04 <HAL_TIM_OC_Init>
 8001fc8:	4603      	mov	r3, r0
 8001fca:	2b00      	cmp	r3, #0
 8001fcc:	d001      	beq.n	8001fd2 <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 8001fce:	f000 f931 	bl	8002234 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001fd2:	2300      	movs	r3, #0
 8001fd4:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001fd6:	2300      	movs	r3, #0
 8001fd8:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001fda:	f107 0320 	add.w	r3, r7, #32
 8001fde:	4619      	mov	r1, r3
 8001fe0:	481c      	ldr	r0, [pc, #112]	; (8002054 <MX_TIM2_Init+0x134>)
 8001fe2:	f004 fdbb 	bl	8006b5c <HAL_TIMEx_MasterConfigSynchronization>
 8001fe6:	4603      	mov	r3, r0
 8001fe8:	2b00      	cmp	r3, #0
 8001fea:	d001      	beq.n	8001ff0 <MX_TIM2_Init+0xd0>
  {
    Error_Handler();
 8001fec:	f000 f922 	bl	8002234 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001ff0:	2360      	movs	r3, #96	; 0x60
 8001ff2:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001ff4:	2300      	movs	r3, #0
 8001ff6:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001ff8:	2300      	movs	r3, #0
 8001ffa:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001ffc:	2300      	movs	r3, #0
 8001ffe:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002000:	1d3b      	adds	r3, r7, #4
 8002002:	2200      	movs	r2, #0
 8002004:	4619      	mov	r1, r3
 8002006:	4813      	ldr	r0, [pc, #76]	; (8002054 <MX_TIM2_Init+0x134>)
 8002008:	f004 f95e 	bl	80062c8 <HAL_TIM_PWM_ConfigChannel>
 800200c:	4603      	mov	r3, r0
 800200e:	2b00      	cmp	r3, #0
 8002010:	d001      	beq.n	8002016 <MX_TIM2_Init+0xf6>
  {
    Error_Handler();
 8002012:	f000 f90f 	bl	8002234 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 8002016:	2300      	movs	r3, #0
 8002018:	607b      	str	r3, [r7, #4]
  if (HAL_TIM_OC_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800201a:	1d3b      	adds	r3, r7, #4
 800201c:	2204      	movs	r2, #4
 800201e:	4619      	mov	r1, r3
 8002020:	480c      	ldr	r0, [pc, #48]	; (8002054 <MX_TIM2_Init+0x134>)
 8002022:	f004 f8f9 	bl	8006218 <HAL_TIM_OC_ConfigChannel>
 8002026:	4603      	mov	r3, r0
 8002028:	2b00      	cmp	r3, #0
 800202a:	d001      	beq.n	8002030 <MX_TIM2_Init+0x110>
  {
    Error_Handler();
 800202c:	f000 f902 	bl	8002234 <Error_Handler>
  }
  if (HAL_TIM_OC_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8002030:	1d3b      	adds	r3, r7, #4
 8002032:	2208      	movs	r2, #8
 8002034:	4619      	mov	r1, r3
 8002036:	4807      	ldr	r0, [pc, #28]	; (8002054 <MX_TIM2_Init+0x134>)
 8002038:	f004 f8ee 	bl	8006218 <HAL_TIM_OC_ConfigChannel>
 800203c:	4603      	mov	r3, r0
 800203e:	2b00      	cmp	r3, #0
 8002040:	d001      	beq.n	8002046 <MX_TIM2_Init+0x126>
  {
    Error_Handler();
 8002042:	f000 f8f7 	bl	8002234 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8002046:	4803      	ldr	r0, [pc, #12]	; (8002054 <MX_TIM2_Init+0x134>)
 8002048:	f000 fc12 	bl	8002870 <HAL_TIM_MspPostInit>

}
 800204c:	bf00      	nop
 800204e:	3738      	adds	r7, #56	; 0x38
 8002050:	46bd      	mov	sp, r7
 8002052:	bd80      	pop	{r7, pc}
 8002054:	20000620 	.word	0x20000620
 8002058:	10624dd3 	.word	0x10624dd3

0800205c <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 800205c:	b580      	push	{r7, lr}
 800205e:	b08c      	sub	sp, #48	; 0x30
 8002060:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8002062:	f107 030c 	add.w	r3, r7, #12
 8002066:	2224      	movs	r2, #36	; 0x24
 8002068:	2100      	movs	r1, #0
 800206a:	4618      	mov	r0, r3
 800206c:	f009 f8a8 	bl	800b1c0 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002070:	1d3b      	adds	r3, r7, #4
 8002072:	2200      	movs	r2, #0
 8002074:	601a      	str	r2, [r3, #0]
 8002076:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8002078:	4b20      	ldr	r3, [pc, #128]	; (80020fc <MX_TIM3_Init+0xa0>)
 800207a:	4a21      	ldr	r2, [pc, #132]	; (8002100 <MX_TIM3_Init+0xa4>)
 800207c:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 800207e:	4b1f      	ldr	r3, [pc, #124]	; (80020fc <MX_TIM3_Init+0xa0>)
 8002080:	2200      	movs	r2, #0
 8002082:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002084:	4b1d      	ldr	r3, [pc, #116]	; (80020fc <MX_TIM3_Init+0xa0>)
 8002086:	2200      	movs	r2, #0
 8002088:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 800208a:	4b1c      	ldr	r3, [pc, #112]	; (80020fc <MX_TIM3_Init+0xa0>)
 800208c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002090:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002092:	4b1a      	ldr	r3, [pc, #104]	; (80020fc <MX_TIM3_Init+0xa0>)
 8002094:	2200      	movs	r2, #0
 8002096:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002098:	4b18      	ldr	r3, [pc, #96]	; (80020fc <MX_TIM3_Init+0xa0>)
 800209a:	2280      	movs	r2, #128	; 0x80
 800209c:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 800209e:	2301      	movs	r3, #1
 80020a0:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80020a2:	2300      	movs	r3, #0
 80020a4:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80020a6:	2301      	movs	r3, #1
 80020a8:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80020aa:	2300      	movs	r3, #0
 80020ac:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 10;
 80020ae:	230a      	movs	r3, #10
 80020b0:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80020b2:	2300      	movs	r3, #0
 80020b4:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80020b6:	2301      	movs	r3, #1
 80020b8:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80020ba:	2300      	movs	r3, #0
 80020bc:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 10;
 80020be:	230a      	movs	r3, #10
 80020c0:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 80020c2:	f107 030c 	add.w	r3, r7, #12
 80020c6:	4619      	mov	r1, r3
 80020c8:	480c      	ldr	r0, [pc, #48]	; (80020fc <MX_TIM3_Init+0xa0>)
 80020ca:	f003 fe6d 	bl	8005da8 <HAL_TIM_Encoder_Init>
 80020ce:	4603      	mov	r3, r0
 80020d0:	2b00      	cmp	r3, #0
 80020d2:	d001      	beq.n	80020d8 <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 80020d4:	f000 f8ae 	bl	8002234 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80020d8:	2300      	movs	r3, #0
 80020da:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80020dc:	2300      	movs	r3, #0
 80020de:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80020e0:	1d3b      	adds	r3, r7, #4
 80020e2:	4619      	mov	r1, r3
 80020e4:	4805      	ldr	r0, [pc, #20]	; (80020fc <MX_TIM3_Init+0xa0>)
 80020e6:	f004 fd39 	bl	8006b5c <HAL_TIMEx_MasterConfigSynchronization>
 80020ea:	4603      	mov	r3, r0
 80020ec:	2b00      	cmp	r3, #0
 80020ee:	d001      	beq.n	80020f4 <MX_TIM3_Init+0x98>
  {
    Error_Handler();
 80020f0:	f000 f8a0 	bl	8002234 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80020f4:	bf00      	nop
 80020f6:	3730      	adds	r7, #48	; 0x30
 80020f8:	46bd      	mov	sp, r7
 80020fa:	bd80      	pop	{r7, pc}
 80020fc:	20000538 	.word	0x20000538
 8002100:	40000400 	.word	0x40000400

08002104 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002104:	b580      	push	{r7, lr}
 8002106:	b088      	sub	sp, #32
 8002108:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800210a:	f107 0310 	add.w	r3, r7, #16
 800210e:	2200      	movs	r2, #0
 8002110:	601a      	str	r2, [r3, #0]
 8002112:	605a      	str	r2, [r3, #4]
 8002114:	609a      	str	r2, [r3, #8]
 8002116:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002118:	4b42      	ldr	r3, [pc, #264]	; (8002224 <MX_GPIO_Init+0x120>)
 800211a:	699b      	ldr	r3, [r3, #24]
 800211c:	4a41      	ldr	r2, [pc, #260]	; (8002224 <MX_GPIO_Init+0x120>)
 800211e:	f043 0310 	orr.w	r3, r3, #16
 8002122:	6193      	str	r3, [r2, #24]
 8002124:	4b3f      	ldr	r3, [pc, #252]	; (8002224 <MX_GPIO_Init+0x120>)
 8002126:	699b      	ldr	r3, [r3, #24]
 8002128:	f003 0310 	and.w	r3, r3, #16
 800212c:	60fb      	str	r3, [r7, #12]
 800212e:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002130:	4b3c      	ldr	r3, [pc, #240]	; (8002224 <MX_GPIO_Init+0x120>)
 8002132:	699b      	ldr	r3, [r3, #24]
 8002134:	4a3b      	ldr	r2, [pc, #236]	; (8002224 <MX_GPIO_Init+0x120>)
 8002136:	f043 0320 	orr.w	r3, r3, #32
 800213a:	6193      	str	r3, [r2, #24]
 800213c:	4b39      	ldr	r3, [pc, #228]	; (8002224 <MX_GPIO_Init+0x120>)
 800213e:	699b      	ldr	r3, [r3, #24]
 8002140:	f003 0320 	and.w	r3, r3, #32
 8002144:	60bb      	str	r3, [r7, #8]
 8002146:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002148:	4b36      	ldr	r3, [pc, #216]	; (8002224 <MX_GPIO_Init+0x120>)
 800214a:	699b      	ldr	r3, [r3, #24]
 800214c:	4a35      	ldr	r2, [pc, #212]	; (8002224 <MX_GPIO_Init+0x120>)
 800214e:	f043 0304 	orr.w	r3, r3, #4
 8002152:	6193      	str	r3, [r2, #24]
 8002154:	4b33      	ldr	r3, [pc, #204]	; (8002224 <MX_GPIO_Init+0x120>)
 8002156:	699b      	ldr	r3, [r3, #24]
 8002158:	f003 0304 	and.w	r3, r3, #4
 800215c:	607b      	str	r3, [r7, #4]
 800215e:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002160:	4b30      	ldr	r3, [pc, #192]	; (8002224 <MX_GPIO_Init+0x120>)
 8002162:	699b      	ldr	r3, [r3, #24]
 8002164:	4a2f      	ldr	r2, [pc, #188]	; (8002224 <MX_GPIO_Init+0x120>)
 8002166:	f043 0308 	orr.w	r3, r3, #8
 800216a:	6193      	str	r3, [r2, #24]
 800216c:	4b2d      	ldr	r3, [pc, #180]	; (8002224 <MX_GPIO_Init+0x120>)
 800216e:	699b      	ldr	r3, [r3, #24]
 8002170:	f003 0308 	and.w	r3, r3, #8
 8002174:	603b      	str	r3, [r7, #0]
 8002176:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8002178:	2200      	movs	r2, #0
 800217a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800217e:	482a      	ldr	r0, [pc, #168]	; (8002228 <MX_GPIO_Init+0x124>)
 8002180:	f000 ff73 	bl	800306a <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, hd_7_Pin|hd_6_Pin|hd_RS_Pin|hd_E_Pin
 8002184:	2201      	movs	r2, #1
 8002186:	f44f 417c 	mov.w	r1, #64512	; 0xfc00
 800218a:	4828      	ldr	r0, [pc, #160]	; (800222c <MX_GPIO_Init+0x128>)
 800218c:	f000 ff6d 	bl	800306a <HAL_GPIO_WritePin>
                          |hd_4_Pin|hd_5_Pin, GPIO_PIN_SET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_EN_GPIO_Port, USB_EN_Pin, GPIO_PIN_RESET);
 8002190:	2200      	movs	r2, #0
 8002192:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002196:	4826      	ldr	r0, [pc, #152]	; (8002230 <MX_GPIO_Init+0x12c>)
 8002198:	f000 ff67 	bl	800306a <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, debug_a_Pin|debug_b_Pin, GPIO_PIN_RESET);
 800219c:	2200      	movs	r2, #0
 800219e:	f44f 7140 	mov.w	r1, #768	; 0x300
 80021a2:	4822      	ldr	r0, [pc, #136]	; (800222c <MX_GPIO_Init+0x128>)
 80021a4:	f000 ff61 	bl	800306a <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 80021a8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80021ac:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80021ae:	2301      	movs	r3, #1
 80021b0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021b2:	2300      	movs	r3, #0
 80021b4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80021b6:	2302      	movs	r3, #2
 80021b8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 80021ba:	f107 0310 	add.w	r3, r7, #16
 80021be:	4619      	mov	r1, r3
 80021c0:	4819      	ldr	r0, [pc, #100]	; (8002228 <MX_GPIO_Init+0x124>)
 80021c2:	f000 fdb7 	bl	8002d34 <HAL_GPIO_Init>

  /*Configure GPIO pins : hd_7_Pin hd_6_Pin hd_RS_Pin hd_E_Pin
                           hd_4_Pin hd_5_Pin debug_a_Pin debug_b_Pin */
  GPIO_InitStruct.Pin = hd_7_Pin|hd_6_Pin|hd_RS_Pin|hd_E_Pin
 80021c6:	f44f 437f 	mov.w	r3, #65280	; 0xff00
 80021ca:	613b      	str	r3, [r7, #16]
                          |hd_4_Pin|hd_5_Pin|debug_a_Pin|debug_b_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80021cc:	2301      	movs	r3, #1
 80021ce:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021d0:	2300      	movs	r3, #0
 80021d2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80021d4:	2302      	movs	r3, #2
 80021d6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80021d8:	f107 0310 	add.w	r3, r7, #16
 80021dc:	4619      	mov	r1, r3
 80021de:	4813      	ldr	r0, [pc, #76]	; (800222c <MX_GPIO_Init+0x128>)
 80021e0:	f000 fda8 	bl	8002d34 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_EN_Pin */
  GPIO_InitStruct.Pin = USB_EN_Pin;
 80021e4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80021e8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80021ea:	2301      	movs	r3, #1
 80021ec:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021ee:	2300      	movs	r3, #0
 80021f0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80021f2:	2302      	movs	r3, #2
 80021f4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(USB_EN_GPIO_Port, &GPIO_InitStruct);
 80021f6:	f107 0310 	add.w	r3, r7, #16
 80021fa:	4619      	mov	r1, r3
 80021fc:	480c      	ldr	r0, [pc, #48]	; (8002230 <MX_GPIO_Init+0x12c>)
 80021fe:	f000 fd99 	bl	8002d34 <HAL_GPIO_Init>

  /*Configure GPIO pin : enc_s_Pin */
  GPIO_InitStruct.Pin = enc_s_Pin;
 8002202:	2308      	movs	r3, #8
 8002204:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002206:	2300      	movs	r3, #0
 8002208:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800220a:	2300      	movs	r3, #0
 800220c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(enc_s_GPIO_Port, &GPIO_InitStruct);
 800220e:	f107 0310 	add.w	r3, r7, #16
 8002212:	4619      	mov	r1, r3
 8002214:	4805      	ldr	r0, [pc, #20]	; (800222c <MX_GPIO_Init+0x128>)
 8002216:	f000 fd8d 	bl	8002d34 <HAL_GPIO_Init>

}
 800221a:	bf00      	nop
 800221c:	3720      	adds	r7, #32
 800221e:	46bd      	mov	sp, r7
 8002220:	bd80      	pop	{r7, pc}
 8002222:	bf00      	nop
 8002224:	40021000 	.word	0x40021000
 8002228:	40011000 	.word	0x40011000
 800222c:	40010c00 	.word	0x40010c00
 8002230:	40010800 	.word	0x40010800

08002234 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002234:	b480      	push	{r7}
 8002236:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002238:	b672      	cpsid	i
}
 800223a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800223c:	e7fe      	b.n	800223c <Error_Handler+0x8>
	...

08002240 <SPI_WaitFlagStateUntilTimeout>:
#include "main.h"
#include "spi_rxonly.h"

static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8002240:	b580      	push	{r7, lr}
 8002242:	b088      	sub	sp, #32
 8002244:	af00      	add	r7, sp, #0
 8002246:	60f8      	str	r0, [r7, #12]
 8002248:	60b9      	str	r1, [r7, #8]
 800224a:	603b      	str	r3, [r7, #0]
 800224c:	4613      	mov	r3, r2
 800224e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8002250:	f000 fc34 	bl	8002abc <HAL_GetTick>
 8002254:	4602      	mov	r2, r0
 8002256:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002258:	1a9b      	subs	r3, r3, r2
 800225a:	683a      	ldr	r2, [r7, #0]
 800225c:	4413      	add	r3, r2
 800225e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8002260:	f000 fc2c 	bl	8002abc <HAL_GetTick>
 8002264:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8002266:	4b39      	ldr	r3, [pc, #228]	; (800234c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8002268:	681b      	ldr	r3, [r3, #0]
 800226a:	015b      	lsls	r3, r3, #5
 800226c:	0d1b      	lsrs	r3, r3, #20
 800226e:	69fa      	ldr	r2, [r7, #28]
 8002270:	fb02 f303 	mul.w	r3, r2, r3
 8002274:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8002276:	e054      	b.n	8002322 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8002278:	683b      	ldr	r3, [r7, #0]
 800227a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800227e:	d050      	beq.n	8002322 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8002280:	f000 fc1c 	bl	8002abc <HAL_GetTick>
 8002284:	4602      	mov	r2, r0
 8002286:	69bb      	ldr	r3, [r7, #24]
 8002288:	1ad3      	subs	r3, r2, r3
 800228a:	69fa      	ldr	r2, [r7, #28]
 800228c:	429a      	cmp	r2, r3
 800228e:	d902      	bls.n	8002296 <SPI_WaitFlagStateUntilTimeout+0x56>
 8002290:	69fb      	ldr	r3, [r7, #28]
 8002292:	2b00      	cmp	r3, #0
 8002294:	d13d      	bne.n	8002312 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8002296:	68fb      	ldr	r3, [r7, #12]
 8002298:	681b      	ldr	r3, [r3, #0]
 800229a:	685a      	ldr	r2, [r3, #4]
 800229c:	68fb      	ldr	r3, [r7, #12]
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80022a4:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80022a6:	68fb      	ldr	r3, [r7, #12]
 80022a8:	685b      	ldr	r3, [r3, #4]
 80022aa:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80022ae:	d111      	bne.n	80022d4 <SPI_WaitFlagStateUntilTimeout+0x94>
 80022b0:	68fb      	ldr	r3, [r7, #12]
 80022b2:	689b      	ldr	r3, [r3, #8]
 80022b4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80022b8:	d004      	beq.n	80022c4 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80022ba:	68fb      	ldr	r3, [r7, #12]
 80022bc:	689b      	ldr	r3, [r3, #8]
 80022be:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80022c2:	d107      	bne.n	80022d4 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80022c4:	68fb      	ldr	r3, [r7, #12]
 80022c6:	681b      	ldr	r3, [r3, #0]
 80022c8:	681a      	ldr	r2, [r3, #0]
 80022ca:	68fb      	ldr	r3, [r7, #12]
 80022cc:	681b      	ldr	r3, [r3, #0]
 80022ce:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80022d2:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80022d4:	68fb      	ldr	r3, [r7, #12]
 80022d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80022d8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80022dc:	d10f      	bne.n	80022fe <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80022de:	68fb      	ldr	r3, [r7, #12]
 80022e0:	681b      	ldr	r3, [r3, #0]
 80022e2:	681a      	ldr	r2, [r3, #0]
 80022e4:	68fb      	ldr	r3, [r7, #12]
 80022e6:	681b      	ldr	r3, [r3, #0]
 80022e8:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80022ec:	601a      	str	r2, [r3, #0]
 80022ee:	68fb      	ldr	r3, [r7, #12]
 80022f0:	681b      	ldr	r3, [r3, #0]
 80022f2:	681a      	ldr	r2, [r3, #0]
 80022f4:	68fb      	ldr	r3, [r7, #12]
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80022fc:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80022fe:	68fb      	ldr	r3, [r7, #12]
 8002300:	2201      	movs	r2, #1
 8002302:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8002306:	68fb      	ldr	r3, [r7, #12]
 8002308:	2200      	movs	r2, #0
 800230a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 800230e:	2303      	movs	r3, #3
 8002310:	e017      	b.n	8002342 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8002312:	697b      	ldr	r3, [r7, #20]
 8002314:	2b00      	cmp	r3, #0
 8002316:	d101      	bne.n	800231c <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8002318:	2300      	movs	r3, #0
 800231a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800231c:	697b      	ldr	r3, [r7, #20]
 800231e:	3b01      	subs	r3, #1
 8002320:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8002322:	68fb      	ldr	r3, [r7, #12]
 8002324:	681b      	ldr	r3, [r3, #0]
 8002326:	689a      	ldr	r2, [r3, #8]
 8002328:	68bb      	ldr	r3, [r7, #8]
 800232a:	4013      	ands	r3, r2
 800232c:	68ba      	ldr	r2, [r7, #8]
 800232e:	429a      	cmp	r2, r3
 8002330:	bf0c      	ite	eq
 8002332:	2301      	moveq	r3, #1
 8002334:	2300      	movne	r3, #0
 8002336:	b2db      	uxtb	r3, r3
 8002338:	461a      	mov	r2, r3
 800233a:	79fb      	ldrb	r3, [r7, #7]
 800233c:	429a      	cmp	r2, r3
 800233e:	d19b      	bne.n	8002278 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8002340:	2300      	movs	r3, #0
}
 8002342:	4618      	mov	r0, r3
 8002344:	3720      	adds	r7, #32
 8002346:	46bd      	mov	sp, r7
 8002348:	bd80      	pop	{r7, pc}
 800234a:	bf00      	nop
 800234c:	20000030 	.word	0x20000030

08002350 <SPI_EndRxTransaction>:

static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8002350:	b580      	push	{r7, lr}
 8002352:	b086      	sub	sp, #24
 8002354:	af02      	add	r7, sp, #8
 8002356:	60f8      	str	r0, [r7, #12]
 8002358:	60b9      	str	r1, [r7, #8]
 800235a:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800235c:	68fb      	ldr	r3, [r7, #12]
 800235e:	685b      	ldr	r3, [r3, #4]
 8002360:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002364:	d111      	bne.n	800238a <SPI_EndRxTransaction+0x3a>
 8002366:	68fb      	ldr	r3, [r7, #12]
 8002368:	689b      	ldr	r3, [r3, #8]
 800236a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800236e:	d004      	beq.n	800237a <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8002370:	68fb      	ldr	r3, [r7, #12]
 8002372:	689b      	ldr	r3, [r3, #8]
 8002374:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002378:	d107      	bne.n	800238a <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800237a:	68fb      	ldr	r3, [r7, #12]
 800237c:	681b      	ldr	r3, [r3, #0]
 800237e:	681a      	ldr	r2, [r3, #0]
 8002380:	68fb      	ldr	r3, [r7, #12]
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002388:	601a      	str	r2, [r3, #0]
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY))
 800238a:	68fb      	ldr	r3, [r7, #12]
 800238c:	685b      	ldr	r3, [r3, #4]
 800238e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002392:	d117      	bne.n	80023c4 <SPI_EndRxTransaction+0x74>
 8002394:	68fb      	ldr	r3, [r7, #12]
 8002396:	689b      	ldr	r3, [r3, #8]
 8002398:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800239c:	d112      	bne.n	80023c4 <SPI_EndRxTransaction+0x74>
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	9300      	str	r3, [sp, #0]
 80023a2:	68bb      	ldr	r3, [r7, #8]
 80023a4:	2200      	movs	r2, #0
 80023a6:	2101      	movs	r1, #1
 80023a8:	68f8      	ldr	r0, [r7, #12]
 80023aa:	f7ff ff49 	bl	8002240 <SPI_WaitFlagStateUntilTimeout>
 80023ae:	4603      	mov	r3, r0
 80023b0:	2b00      	cmp	r3, #0
 80023b2:	d01a      	beq.n	80023ea <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80023b4:	68fb      	ldr	r3, [r7, #12]
 80023b6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80023b8:	f043 0220 	orr.w	r2, r3, #32
 80023bc:	68fb      	ldr	r3, [r7, #12]
 80023be:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 80023c0:	2303      	movs	r3, #3
 80023c2:	e013      	b.n	80023ec <SPI_EndRxTransaction+0x9c>
    }
  }
  else
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	9300      	str	r3, [sp, #0]
 80023c8:	68bb      	ldr	r3, [r7, #8]
 80023ca:	2200      	movs	r2, #0
 80023cc:	2180      	movs	r1, #128	; 0x80
 80023ce:	68f8      	ldr	r0, [r7, #12]
 80023d0:	f7ff ff36 	bl	8002240 <SPI_WaitFlagStateUntilTimeout>
 80023d4:	4603      	mov	r3, r0
 80023d6:	2b00      	cmp	r3, #0
 80023d8:	d007      	beq.n	80023ea <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80023da:	68fb      	ldr	r3, [r7, #12]
 80023dc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80023de:	f043 0220 	orr.w	r2, r3, #32
 80023e2:	68fb      	ldr	r3, [r7, #12]
 80023e4:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 80023e6:	2303      	movs	r3, #3
 80023e8:	e000      	b.n	80023ec <SPI_EndRxTransaction+0x9c>
    }
  }
  return HAL_OK;
 80023ea:	2300      	movs	r3, #0
}
 80023ec:	4618      	mov	r0, r3
 80023ee:	3710      	adds	r7, #16
 80023f0:	46bd      	mov	sp, r7
 80023f2:	bd80      	pop	{r7, pc}

080023f4 <HAL_SPI_ReceiveOnly>:

// HAL Receive procedure doesn't work well in RXONLY mode
// (it doesn't know when to stop), so here is quick fix
HAL_StatusTypeDef HAL_SPI_ReceiveOnly(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80023f4:	b580      	push	{r7, lr}
 80023f6:	b08a      	sub	sp, #40	; 0x28
 80023f8:	af02      	add	r7, sp, #8
 80023fa:	60f8      	str	r0, [r7, #12]
 80023fc:	60b9      	str	r1, [r7, #8]
 80023fe:	603b      	str	r3, [r7, #0]
 8002400:	4613      	mov	r3, r2
 8002402:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8002404:	2300      	movs	r3, #0
 8002406:	77fb      	strb	r3, [r7, #31]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8002408:	68fb      	ldr	r3, [r7, #12]
 800240a:	685b      	ldr	r3, [r3, #4]
 800240c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002410:	d112      	bne.n	8002438 <HAL_SPI_ReceiveOnly+0x44>
 8002412:	68fb      	ldr	r3, [r7, #12]
 8002414:	689b      	ldr	r3, [r3, #8]
 8002416:	2b00      	cmp	r3, #0
 8002418:	d10e      	bne.n	8002438 <HAL_SPI_ReceiveOnly+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800241a:	68fb      	ldr	r3, [r7, #12]
 800241c:	2204      	movs	r2, #4
 800241e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8002422:	88fa      	ldrh	r2, [r7, #6]
 8002424:	683b      	ldr	r3, [r7, #0]
 8002426:	9300      	str	r3, [sp, #0]
 8002428:	4613      	mov	r3, r2
 800242a:	68ba      	ldr	r2, [r7, #8]
 800242c:	68b9      	ldr	r1, [r7, #8]
 800242e:	68f8      	ldr	r0, [r7, #12]
 8002430:	f003 f834 	bl	800549c <HAL_SPI_TransmitReceive>
 8002434:	4603      	mov	r3, r0
 8002436:	e110      	b.n	800265a <HAL_SPI_ReceiveOnly+0x266>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002438:	68fb      	ldr	r3, [r7, #12]
 800243a:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800243e:	2b01      	cmp	r3, #1
 8002440:	d101      	bne.n	8002446 <HAL_SPI_ReceiveOnly+0x52>
 8002442:	2302      	movs	r3, #2
 8002444:	e109      	b.n	800265a <HAL_SPI_ReceiveOnly+0x266>
 8002446:	68fb      	ldr	r3, [r7, #12]
 8002448:	2201      	movs	r2, #1
 800244a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800244e:	f000 fb35 	bl	8002abc <HAL_GetTick>
 8002452:	6178      	str	r0, [r7, #20]

  if (hspi->State != HAL_SPI_STATE_READY)
 8002454:	68fb      	ldr	r3, [r7, #12]
 8002456:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800245a:	b2db      	uxtb	r3, r3
 800245c:	2b01      	cmp	r3, #1
 800245e:	d002      	beq.n	8002466 <HAL_SPI_ReceiveOnly+0x72>
  {
    errorcode = HAL_BUSY;
 8002460:	2302      	movs	r3, #2
 8002462:	77fb      	strb	r3, [r7, #31]
    goto error;
 8002464:	e0f0      	b.n	8002648 <HAL_SPI_ReceiveOnly+0x254>
  }

  if ((pData == NULL) || (Size == 0U))
 8002466:	68bb      	ldr	r3, [r7, #8]
 8002468:	2b00      	cmp	r3, #0
 800246a:	d002      	beq.n	8002472 <HAL_SPI_ReceiveOnly+0x7e>
 800246c:	88fb      	ldrh	r3, [r7, #6]
 800246e:	2b00      	cmp	r3, #0
 8002470:	d102      	bne.n	8002478 <HAL_SPI_ReceiveOnly+0x84>
  {
    errorcode = HAL_ERROR;
 8002472:	2301      	movs	r3, #1
 8002474:	77fb      	strb	r3, [r7, #31]
    goto error;
 8002476:	e0e7      	b.n	8002648 <HAL_SPI_ReceiveOnly+0x254>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8002478:	68fb      	ldr	r3, [r7, #12]
 800247a:	2204      	movs	r2, #4
 800247c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002480:	68fb      	ldr	r3, [r7, #12]
 8002482:	2200      	movs	r2, #0
 8002484:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8002486:	68fb      	ldr	r3, [r7, #12]
 8002488:	68ba      	ldr	r2, [r7, #8]
 800248a:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 800248c:	68fb      	ldr	r3, [r7, #12]
 800248e:	88fa      	ldrh	r2, [r7, #6]
 8002490:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8002492:	68fb      	ldr	r3, [r7, #12]
 8002494:	88fa      	ldrh	r2, [r7, #6]
 8002496:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8002498:	68fb      	ldr	r3, [r7, #12]
 800249a:	2200      	movs	r2, #0
 800249c:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 800249e:	68fb      	ldr	r3, [r7, #12]
 80024a0:	2200      	movs	r2, #0
 80024a2:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 80024a4:	68fb      	ldr	r3, [r7, #12]
 80024a6:	2200      	movs	r2, #0
 80024a8:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 80024aa:	68fb      	ldr	r3, [r7, #12]
 80024ac:	2200      	movs	r2, #0
 80024ae:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 80024b0:	68fb      	ldr	r3, [r7, #12]
 80024b2:	2200      	movs	r2, #0
 80024b4:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80024b6:	68fb      	ldr	r3, [r7, #12]
 80024b8:	689b      	ldr	r3, [r3, #8]
 80024ba:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80024be:	d10f      	bne.n	80024e0 <HAL_SPI_ReceiveOnly+0xec>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80024c0:	68fb      	ldr	r3, [r7, #12]
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	681a      	ldr	r2, [r3, #0]
 80024c6:	68fb      	ldr	r3, [r7, #12]
 80024c8:	681b      	ldr	r3, [r3, #0]
 80024ca:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80024ce:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 80024d0:	68fb      	ldr	r3, [r7, #12]
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	681a      	ldr	r2, [r3, #0]
 80024d6:	68fb      	ldr	r3, [r7, #12]
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80024de:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80024e0:	68fb      	ldr	r3, [r7, #12]
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80024ea:	2b40      	cmp	r3, #64	; 0x40
 80024ec:	d007      	beq.n	80024fe <HAL_SPI_ReceiveOnly+0x10a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80024ee:	68fb      	ldr	r3, [r7, #12]
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	681a      	ldr	r2, [r3, #0]
 80024f4:	68fb      	ldr	r3, [r7, #12]
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80024fc:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 80024fe:	68fb      	ldr	r3, [r7, #12]
 8002500:	68db      	ldr	r3, [r3, #12]
 8002502:	2b00      	cmp	r3, #0
 8002504:	f040 8088 	bne.w	8002618 <HAL_SPI_ReceiveOnly+0x224>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8002508:	e02e      	b.n	8002568 <HAL_SPI_ReceiveOnly+0x174>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800250a:	68fb      	ldr	r3, [r7, #12]
 800250c:	681b      	ldr	r3, [r3, #0]
 800250e:	689b      	ldr	r3, [r3, #8]
 8002510:	f003 0301 	and.w	r3, r3, #1
 8002514:	2b01      	cmp	r3, #1
 8002516:	d115      	bne.n	8002544 <HAL_SPI_ReceiveOnly+0x150>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8002518:	68fb      	ldr	r3, [r7, #12]
 800251a:	681b      	ldr	r3, [r3, #0]
 800251c:	f103 020c 	add.w	r2, r3, #12
 8002520:	68fb      	ldr	r3, [r7, #12]
 8002522:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002524:	7812      	ldrb	r2, [r2, #0]
 8002526:	b2d2      	uxtb	r2, r2
 8002528:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800252a:	68fb      	ldr	r3, [r7, #12]
 800252c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800252e:	1c5a      	adds	r2, r3, #1
 8002530:	68fb      	ldr	r3, [r7, #12]
 8002532:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8002534:	68fb      	ldr	r3, [r7, #12]
 8002536:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002538:	b29b      	uxth	r3, r3
 800253a:	3b01      	subs	r3, #1
 800253c:	b29a      	uxth	r2, r3
 800253e:	68fb      	ldr	r3, [r7, #12]
 8002540:	87da      	strh	r2, [r3, #62]	; 0x3e
 8002542:	e011      	b.n	8002568 <HAL_SPI_ReceiveOnly+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002544:	f000 faba 	bl	8002abc <HAL_GetTick>
 8002548:	4602      	mov	r2, r0
 800254a:	697b      	ldr	r3, [r7, #20]
 800254c:	1ad3      	subs	r3, r2, r3
 800254e:	683a      	ldr	r2, [r7, #0]
 8002550:	429a      	cmp	r2, r3
 8002552:	d803      	bhi.n	800255c <HAL_SPI_ReceiveOnly+0x168>
 8002554:	683b      	ldr	r3, [r7, #0]
 8002556:	f1b3 3fff 	cmp.w	r3, #4294967295
 800255a:	d102      	bne.n	8002562 <HAL_SPI_ReceiveOnly+0x16e>
 800255c:	683b      	ldr	r3, [r7, #0]
 800255e:	2b00      	cmp	r3, #0
 8002560:	d102      	bne.n	8002568 <HAL_SPI_ReceiveOnly+0x174>
        {
          errorcode = HAL_TIMEOUT;
 8002562:	2303      	movs	r3, #3
 8002564:	77fb      	strb	r3, [r7, #31]
          goto error;
 8002566:	e06f      	b.n	8002648 <HAL_SPI_ReceiveOnly+0x254>
    while (hspi->RxXferCount > 0U)
 8002568:	68fb      	ldr	r3, [r7, #12]
 800256a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800256c:	b29b      	uxth	r3, r3
 800256e:	2b00      	cmp	r3, #0
 8002570:	d1cb      	bne.n	800250a <HAL_SPI_ReceiveOnly+0x116>
 8002572:	e056      	b.n	8002622 <HAL_SPI_ReceiveOnly+0x22e>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
    	// if RXONLY
    	if ((hspi->Instance->CR1 & SPI_CR1_RXONLY) == SPI_CR1_RXONLY)
 8002574:	68fb      	ldr	r3, [r7, #12]
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800257e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002582:	d11c      	bne.n	80025be <HAL_SPI_ReceiveOnly+0x1ca>
    	{
		  /* Check if the SPI is already enabled */
		  if (((hspi->Instance->CR1 & SPI_CR1_SPE) == SPI_CR1_SPE)
 8002584:	68fb      	ldr	r3, [r7, #12]
 8002586:	681b      	ldr	r3, [r3, #0]
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800258e:	2b40      	cmp	r3, #64	; 0x40
 8002590:	d115      	bne.n	80025be <HAL_SPI_ReceiveOnly+0x1ca>
				  && (hspi->RxXferCount == 1U))
 8002592:	68fb      	ldr	r3, [r7, #12]
 8002594:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002596:	b29b      	uxth	r3, r3
 8002598:	2b01      	cmp	r3, #1
 800259a:	d110      	bne.n	80025be <HAL_SPI_ReceiveOnly+0x1ca>
		  {
			  // delay for ~ 150 cycles (~ SPI clock cycle for Fclk/128
			  // (Page 718 from RM0008 Rev 21)
			  for (int i = 12; i > 0; i--);
 800259c:	230c      	movs	r3, #12
 800259e:	61bb      	str	r3, [r7, #24]
 80025a0:	e002      	b.n	80025a8 <HAL_SPI_ReceiveOnly+0x1b4>
 80025a2:	69bb      	ldr	r3, [r7, #24]
 80025a4:	3b01      	subs	r3, #1
 80025a6:	61bb      	str	r3, [r7, #24]
 80025a8:	69bb      	ldr	r3, [r7, #24]
 80025aa:	2b00      	cmp	r3, #0
 80025ac:	dcf9      	bgt.n	80025a2 <HAL_SPI_ReceiveOnly+0x1ae>
			/* Disable SPI peripheral */
			__HAL_SPI_DISABLE(hspi);
 80025ae:	68fb      	ldr	r3, [r7, #12]
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	681a      	ldr	r2, [r3, #0]
 80025b4:	68fb      	ldr	r3, [r7, #12]
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80025bc:	601a      	str	r2, [r3, #0]
		  }
    	}
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80025be:	68fb      	ldr	r3, [r7, #12]
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	689b      	ldr	r3, [r3, #8]
 80025c4:	f003 0301 	and.w	r3, r3, #1
 80025c8:	2b01      	cmp	r3, #1
 80025ca:	d113      	bne.n	80025f4 <HAL_SPI_ReceiveOnly+0x200>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80025cc:	68fb      	ldr	r3, [r7, #12]
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	68da      	ldr	r2, [r3, #12]
 80025d2:	68fb      	ldr	r3, [r7, #12]
 80025d4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80025d6:	b292      	uxth	r2, r2
 80025d8:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80025da:	68fb      	ldr	r3, [r7, #12]
 80025dc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80025de:	1c9a      	adds	r2, r3, #2
 80025e0:	68fb      	ldr	r3, [r7, #12]
 80025e2:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80025e4:	68fb      	ldr	r3, [r7, #12]
 80025e6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80025e8:	b29b      	uxth	r3, r3
 80025ea:	3b01      	subs	r3, #1
 80025ec:	b29a      	uxth	r2, r3
 80025ee:	68fb      	ldr	r3, [r7, #12]
 80025f0:	87da      	strh	r2, [r3, #62]	; 0x3e
 80025f2:	e011      	b.n	8002618 <HAL_SPI_ReceiveOnly+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80025f4:	f000 fa62 	bl	8002abc <HAL_GetTick>
 80025f8:	4602      	mov	r2, r0
 80025fa:	697b      	ldr	r3, [r7, #20]
 80025fc:	1ad3      	subs	r3, r2, r3
 80025fe:	683a      	ldr	r2, [r7, #0]
 8002600:	429a      	cmp	r2, r3
 8002602:	d803      	bhi.n	800260c <HAL_SPI_ReceiveOnly+0x218>
 8002604:	683b      	ldr	r3, [r7, #0]
 8002606:	f1b3 3fff 	cmp.w	r3, #4294967295
 800260a:	d102      	bne.n	8002612 <HAL_SPI_ReceiveOnly+0x21e>
 800260c:	683b      	ldr	r3, [r7, #0]
 800260e:	2b00      	cmp	r3, #0
 8002610:	d102      	bne.n	8002618 <HAL_SPI_ReceiveOnly+0x224>
        {
          errorcode = HAL_TIMEOUT;
 8002612:	2303      	movs	r3, #3
 8002614:	77fb      	strb	r3, [r7, #31]
          goto error;
 8002616:	e017      	b.n	8002648 <HAL_SPI_ReceiveOnly+0x254>
    while (hspi->RxXferCount > 0U)
 8002618:	68fb      	ldr	r3, [r7, #12]
 800261a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800261c:	b29b      	uxth	r3, r3
 800261e:	2b00      	cmp	r3, #0
 8002620:	d1a8      	bne.n	8002574 <HAL_SPI_ReceiveOnly+0x180>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8002622:	697a      	ldr	r2, [r7, #20]
 8002624:	6839      	ldr	r1, [r7, #0]
 8002626:	68f8      	ldr	r0, [r7, #12]
 8002628:	f7ff fe92 	bl	8002350 <SPI_EndRxTransaction>
 800262c:	4603      	mov	r3, r0
 800262e:	2b00      	cmp	r3, #0
 8002630:	d002      	beq.n	8002638 <HAL_SPI_ReceiveOnly+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002632:	68fb      	ldr	r3, [r7, #12]
 8002634:	2220      	movs	r2, #32
 8002636:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002638:	68fb      	ldr	r3, [r7, #12]
 800263a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800263c:	2b00      	cmp	r3, #0
 800263e:	d002      	beq.n	8002646 <HAL_SPI_ReceiveOnly+0x252>
  {
    errorcode = HAL_ERROR;
 8002640:	2301      	movs	r3, #1
 8002642:	77fb      	strb	r3, [r7, #31]
 8002644:	e000      	b.n	8002648 <HAL_SPI_ReceiveOnly+0x254>
  }

error :
 8002646:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8002648:	68fb      	ldr	r3, [r7, #12]
 800264a:	2201      	movs	r2, #1
 800264c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8002650:	68fb      	ldr	r3, [r7, #12]
 8002652:	2200      	movs	r2, #0
 8002654:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8002658:	7ffb      	ldrb	r3, [r7, #31]
}
 800265a:	4618      	mov	r0, r3
 800265c:	3720      	adds	r7, #32
 800265e:	46bd      	mov	sp, r7
 8002660:	bd80      	pop	{r7, pc}
	...

08002664 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002664:	b480      	push	{r7}
 8002666:	b085      	sub	sp, #20
 8002668:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800266a:	4b15      	ldr	r3, [pc, #84]	; (80026c0 <HAL_MspInit+0x5c>)
 800266c:	699b      	ldr	r3, [r3, #24]
 800266e:	4a14      	ldr	r2, [pc, #80]	; (80026c0 <HAL_MspInit+0x5c>)
 8002670:	f043 0301 	orr.w	r3, r3, #1
 8002674:	6193      	str	r3, [r2, #24]
 8002676:	4b12      	ldr	r3, [pc, #72]	; (80026c0 <HAL_MspInit+0x5c>)
 8002678:	699b      	ldr	r3, [r3, #24]
 800267a:	f003 0301 	and.w	r3, r3, #1
 800267e:	60bb      	str	r3, [r7, #8]
 8002680:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002682:	4b0f      	ldr	r3, [pc, #60]	; (80026c0 <HAL_MspInit+0x5c>)
 8002684:	69db      	ldr	r3, [r3, #28]
 8002686:	4a0e      	ldr	r2, [pc, #56]	; (80026c0 <HAL_MspInit+0x5c>)
 8002688:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800268c:	61d3      	str	r3, [r2, #28]
 800268e:	4b0c      	ldr	r3, [pc, #48]	; (80026c0 <HAL_MspInit+0x5c>)
 8002690:	69db      	ldr	r3, [r3, #28]
 8002692:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002696:	607b      	str	r3, [r7, #4]
 8002698:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800269a:	4b0a      	ldr	r3, [pc, #40]	; (80026c4 <HAL_MspInit+0x60>)
 800269c:	685b      	ldr	r3, [r3, #4]
 800269e:	60fb      	str	r3, [r7, #12]
 80026a0:	68fb      	ldr	r3, [r7, #12]
 80026a2:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80026a6:	60fb      	str	r3, [r7, #12]
 80026a8:	68fb      	ldr	r3, [r7, #12]
 80026aa:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80026ae:	60fb      	str	r3, [r7, #12]
 80026b0:	4a04      	ldr	r2, [pc, #16]	; (80026c4 <HAL_MspInit+0x60>)
 80026b2:	68fb      	ldr	r3, [r7, #12]
 80026b4:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80026b6:	bf00      	nop
 80026b8:	3714      	adds	r7, #20
 80026ba:	46bd      	mov	sp, r7
 80026bc:	bc80      	pop	{r7}
 80026be:	4770      	bx	lr
 80026c0:	40021000 	.word	0x40021000
 80026c4:	40010000 	.word	0x40010000

080026c8 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80026c8:	b580      	push	{r7, lr}
 80026ca:	b088      	sub	sp, #32
 80026cc:	af00      	add	r7, sp, #0
 80026ce:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80026d0:	f107 0310 	add.w	r3, r7, #16
 80026d4:	2200      	movs	r2, #0
 80026d6:	601a      	str	r2, [r3, #0]
 80026d8:	605a      	str	r2, [r3, #4]
 80026da:	609a      	str	r2, [r3, #8]
 80026dc:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI1)
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	4a1b      	ldr	r2, [pc, #108]	; (8002750 <HAL_SPI_MspInit+0x88>)
 80026e4:	4293      	cmp	r3, r2
 80026e6:	d12f      	bne.n	8002748 <HAL_SPI_MspInit+0x80>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80026e8:	4b1a      	ldr	r3, [pc, #104]	; (8002754 <HAL_SPI_MspInit+0x8c>)
 80026ea:	699b      	ldr	r3, [r3, #24]
 80026ec:	4a19      	ldr	r2, [pc, #100]	; (8002754 <HAL_SPI_MspInit+0x8c>)
 80026ee:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80026f2:	6193      	str	r3, [r2, #24]
 80026f4:	4b17      	ldr	r3, [pc, #92]	; (8002754 <HAL_SPI_MspInit+0x8c>)
 80026f6:	699b      	ldr	r3, [r3, #24]
 80026f8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80026fc:	60fb      	str	r3, [r7, #12]
 80026fe:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002700:	4b14      	ldr	r3, [pc, #80]	; (8002754 <HAL_SPI_MspInit+0x8c>)
 8002702:	699b      	ldr	r3, [r3, #24]
 8002704:	4a13      	ldr	r2, [pc, #76]	; (8002754 <HAL_SPI_MspInit+0x8c>)
 8002706:	f043 0304 	orr.w	r3, r3, #4
 800270a:	6193      	str	r3, [r2, #24]
 800270c:	4b11      	ldr	r3, [pc, #68]	; (8002754 <HAL_SPI_MspInit+0x8c>)
 800270e:	699b      	ldr	r3, [r3, #24]
 8002710:	f003 0304 	and.w	r3, r3, #4
 8002714:	60bb      	str	r3, [r7, #8]
 8002716:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA4     ------> SPI1_NSS
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8002718:	2330      	movs	r3, #48	; 0x30
 800271a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800271c:	2302      	movs	r3, #2
 800271e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002720:	2303      	movs	r3, #3
 8002722:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002724:	f107 0310 	add.w	r3, r7, #16
 8002728:	4619      	mov	r1, r3
 800272a:	480b      	ldr	r0, [pc, #44]	; (8002758 <HAL_SPI_MspInit+0x90>)
 800272c:	f000 fb02 	bl	8002d34 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8002730:	2340      	movs	r3, #64	; 0x40
 8002732:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002734:	2300      	movs	r3, #0
 8002736:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002738:	2301      	movs	r3, #1
 800273a:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800273c:	f107 0310 	add.w	r3, r7, #16
 8002740:	4619      	mov	r1, r3
 8002742:	4805      	ldr	r0, [pc, #20]	; (8002758 <HAL_SPI_MspInit+0x90>)
 8002744:	f000 faf6 	bl	8002d34 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8002748:	bf00      	nop
 800274a:	3720      	adds	r7, #32
 800274c:	46bd      	mov	sp, r7
 800274e:	bd80      	pop	{r7, pc}
 8002750:	40013000 	.word	0x40013000
 8002754:	40021000 	.word	0x40021000
 8002758:	40010800 	.word	0x40010800

0800275c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800275c:	b580      	push	{r7, lr}
 800275e:	b084      	sub	sp, #16
 8002760:	af00      	add	r7, sp, #0
 8002762:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	4a16      	ldr	r2, [pc, #88]	; (80027c4 <HAL_TIM_Base_MspInit+0x68>)
 800276a:	4293      	cmp	r3, r2
 800276c:	d10c      	bne.n	8002788 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800276e:	4b16      	ldr	r3, [pc, #88]	; (80027c8 <HAL_TIM_Base_MspInit+0x6c>)
 8002770:	699b      	ldr	r3, [r3, #24]
 8002772:	4a15      	ldr	r2, [pc, #84]	; (80027c8 <HAL_TIM_Base_MspInit+0x6c>)
 8002774:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002778:	6193      	str	r3, [r2, #24]
 800277a:	4b13      	ldr	r3, [pc, #76]	; (80027c8 <HAL_TIM_Base_MspInit+0x6c>)
 800277c:	699b      	ldr	r3, [r3, #24]
 800277e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002782:	60fb      	str	r3, [r7, #12]
 8002784:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8002786:	e018      	b.n	80027ba <HAL_TIM_Base_MspInit+0x5e>
  else if(htim_base->Instance==TIM2)
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002790:	d113      	bne.n	80027ba <HAL_TIM_Base_MspInit+0x5e>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002792:	4b0d      	ldr	r3, [pc, #52]	; (80027c8 <HAL_TIM_Base_MspInit+0x6c>)
 8002794:	69db      	ldr	r3, [r3, #28]
 8002796:	4a0c      	ldr	r2, [pc, #48]	; (80027c8 <HAL_TIM_Base_MspInit+0x6c>)
 8002798:	f043 0301 	orr.w	r3, r3, #1
 800279c:	61d3      	str	r3, [r2, #28]
 800279e:	4b0a      	ldr	r3, [pc, #40]	; (80027c8 <HAL_TIM_Base_MspInit+0x6c>)
 80027a0:	69db      	ldr	r3, [r3, #28]
 80027a2:	f003 0301 	and.w	r3, r3, #1
 80027a6:	60bb      	str	r3, [r7, #8]
 80027a8:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80027aa:	2200      	movs	r2, #0
 80027ac:	2100      	movs	r1, #0
 80027ae:	201c      	movs	r0, #28
 80027b0:	f000 fa89 	bl	8002cc6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80027b4:	201c      	movs	r0, #28
 80027b6:	f000 faa2 	bl	8002cfe <HAL_NVIC_EnableIRQ>
}
 80027ba:	bf00      	nop
 80027bc:	3710      	adds	r7, #16
 80027be:	46bd      	mov	sp, r7
 80027c0:	bd80      	pop	{r7, pc}
 80027c2:	bf00      	nop
 80027c4:	40012c00 	.word	0x40012c00
 80027c8:	40021000 	.word	0x40021000

080027cc <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 80027cc:	b580      	push	{r7, lr}
 80027ce:	b08a      	sub	sp, #40	; 0x28
 80027d0:	af00      	add	r7, sp, #0
 80027d2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80027d4:	f107 0314 	add.w	r3, r7, #20
 80027d8:	2200      	movs	r2, #0
 80027da:	601a      	str	r2, [r3, #0]
 80027dc:	605a      	str	r2, [r3, #4]
 80027de:	609a      	str	r2, [r3, #8]
 80027e0:	60da      	str	r2, [r3, #12]
  if(htim_encoder->Instance==TIM3)
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	4a1e      	ldr	r2, [pc, #120]	; (8002860 <HAL_TIM_Encoder_MspInit+0x94>)
 80027e8:	4293      	cmp	r3, r2
 80027ea:	d135      	bne.n	8002858 <HAL_TIM_Encoder_MspInit+0x8c>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80027ec:	4b1d      	ldr	r3, [pc, #116]	; (8002864 <HAL_TIM_Encoder_MspInit+0x98>)
 80027ee:	69db      	ldr	r3, [r3, #28]
 80027f0:	4a1c      	ldr	r2, [pc, #112]	; (8002864 <HAL_TIM_Encoder_MspInit+0x98>)
 80027f2:	f043 0302 	orr.w	r3, r3, #2
 80027f6:	61d3      	str	r3, [r2, #28]
 80027f8:	4b1a      	ldr	r3, [pc, #104]	; (8002864 <HAL_TIM_Encoder_MspInit+0x98>)
 80027fa:	69db      	ldr	r3, [r3, #28]
 80027fc:	f003 0302 	and.w	r3, r3, #2
 8002800:	613b      	str	r3, [r7, #16]
 8002802:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002804:	4b17      	ldr	r3, [pc, #92]	; (8002864 <HAL_TIM_Encoder_MspInit+0x98>)
 8002806:	699b      	ldr	r3, [r3, #24]
 8002808:	4a16      	ldr	r2, [pc, #88]	; (8002864 <HAL_TIM_Encoder_MspInit+0x98>)
 800280a:	f043 0308 	orr.w	r3, r3, #8
 800280e:	6193      	str	r3, [r2, #24]
 8002810:	4b14      	ldr	r3, [pc, #80]	; (8002864 <HAL_TIM_Encoder_MspInit+0x98>)
 8002812:	699b      	ldr	r3, [r3, #24]
 8002814:	f003 0308 	and.w	r3, r3, #8
 8002818:	60fb      	str	r3, [r7, #12]
 800281a:	68fb      	ldr	r3, [r7, #12]
    /**TIM3 GPIO Configuration
    PB4     ------> TIM3_CH1
    PB5     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = enc_a_Pin|enc_b_Pin;
 800281c:	2330      	movs	r3, #48	; 0x30
 800281e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002820:	2300      	movs	r3, #0
 8002822:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002824:	2300      	movs	r3, #0
 8002826:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002828:	f107 0314 	add.w	r3, r7, #20
 800282c:	4619      	mov	r1, r3
 800282e:	480e      	ldr	r0, [pc, #56]	; (8002868 <HAL_TIM_Encoder_MspInit+0x9c>)
 8002830:	f000 fa80 	bl	8002d34 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_TIM3_PARTIAL();
 8002834:	4b0d      	ldr	r3, [pc, #52]	; (800286c <HAL_TIM_Encoder_MspInit+0xa0>)
 8002836:	685b      	ldr	r3, [r3, #4]
 8002838:	627b      	str	r3, [r7, #36]	; 0x24
 800283a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800283c:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8002840:	627b      	str	r3, [r7, #36]	; 0x24
 8002842:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002844:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8002848:	627b      	str	r3, [r7, #36]	; 0x24
 800284a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800284c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002850:	627b      	str	r3, [r7, #36]	; 0x24
 8002852:	4a06      	ldr	r2, [pc, #24]	; (800286c <HAL_TIM_Encoder_MspInit+0xa0>)
 8002854:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002856:	6053      	str	r3, [r2, #4]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8002858:	bf00      	nop
 800285a:	3728      	adds	r7, #40	; 0x28
 800285c:	46bd      	mov	sp, r7
 800285e:	bd80      	pop	{r7, pc}
 8002860:	40000400 	.word	0x40000400
 8002864:	40021000 	.word	0x40021000
 8002868:	40010c00 	.word	0x40010c00
 800286c:	40010000 	.word	0x40010000

08002870 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002870:	b580      	push	{r7, lr}
 8002872:	b088      	sub	sp, #32
 8002874:	af00      	add	r7, sp, #0
 8002876:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002878:	f107 0310 	add.w	r3, r7, #16
 800287c:	2200      	movs	r2, #0
 800287e:	601a      	str	r2, [r3, #0]
 8002880:	605a      	str	r2, [r3, #4]
 8002882:	609a      	str	r2, [r3, #8]
 8002884:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM2)
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800288e:	d117      	bne.n	80028c0 <HAL_TIM_MspPostInit+0x50>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002890:	4b0d      	ldr	r3, [pc, #52]	; (80028c8 <HAL_TIM_MspPostInit+0x58>)
 8002892:	699b      	ldr	r3, [r3, #24]
 8002894:	4a0c      	ldr	r2, [pc, #48]	; (80028c8 <HAL_TIM_MspPostInit+0x58>)
 8002896:	f043 0304 	orr.w	r3, r3, #4
 800289a:	6193      	str	r3, [r2, #24]
 800289c:	4b0a      	ldr	r3, [pc, #40]	; (80028c8 <HAL_TIM_MspPostInit+0x58>)
 800289e:	699b      	ldr	r3, [r3, #24]
 80028a0:	f003 0304 	and.w	r3, r3, #4
 80028a4:	60fb      	str	r3, [r7, #12]
 80028a6:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PA0-WKUP     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80028a8:	2301      	movs	r3, #1
 80028aa:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80028ac:	2302      	movs	r3, #2
 80028ae:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80028b0:	2302      	movs	r3, #2
 80028b2:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80028b4:	f107 0310 	add.w	r3, r7, #16
 80028b8:	4619      	mov	r1, r3
 80028ba:	4804      	ldr	r0, [pc, #16]	; (80028cc <HAL_TIM_MspPostInit+0x5c>)
 80028bc:	f000 fa3a 	bl	8002d34 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 80028c0:	bf00      	nop
 80028c2:	3720      	adds	r7, #32
 80028c4:	46bd      	mov	sp, r7
 80028c6:	bd80      	pop	{r7, pc}
 80028c8:	40021000 	.word	0x40021000
 80028cc:	40010800 	.word	0x40010800

080028d0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80028d0:	b480      	push	{r7}
 80028d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80028d4:	e7fe      	b.n	80028d4 <NMI_Handler+0x4>

080028d6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80028d6:	b480      	push	{r7}
 80028d8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80028da:	e7fe      	b.n	80028da <HardFault_Handler+0x4>

080028dc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80028dc:	b480      	push	{r7}
 80028de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80028e0:	e7fe      	b.n	80028e0 <MemManage_Handler+0x4>

080028e2 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80028e2:	b480      	push	{r7}
 80028e4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80028e6:	e7fe      	b.n	80028e6 <BusFault_Handler+0x4>

080028e8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80028e8:	b480      	push	{r7}
 80028ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80028ec:	e7fe      	b.n	80028ec <UsageFault_Handler+0x4>

080028ee <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80028ee:	b480      	push	{r7}
 80028f0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80028f2:	bf00      	nop
 80028f4:	46bd      	mov	sp, r7
 80028f6:	bc80      	pop	{r7}
 80028f8:	4770      	bx	lr

080028fa <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80028fa:	b480      	push	{r7}
 80028fc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80028fe:	bf00      	nop
 8002900:	46bd      	mov	sp, r7
 8002902:	bc80      	pop	{r7}
 8002904:	4770      	bx	lr

08002906 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002906:	b480      	push	{r7}
 8002908:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800290a:	bf00      	nop
 800290c:	46bd      	mov	sp, r7
 800290e:	bc80      	pop	{r7}
 8002910:	4770      	bx	lr

08002912 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002912:	b580      	push	{r7, lr}
 8002914:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002916:	f000 f8bf 	bl	8002a98 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800291a:	bf00      	nop
 800291c:	bd80      	pop	{r7, pc}
	...

08002920 <USB_LP_CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles USB low priority or CAN RX0 interrupts.
  */
void USB_LP_CAN1_RX0_IRQHandler(void)
{
 8002920:	b580      	push	{r7, lr}
 8002922:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 0 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 8002924:	4802      	ldr	r0, [pc, #8]	; (8002930 <USB_LP_CAN1_RX0_IRQHandler+0x10>)
 8002926:	f000 fd02 	bl	800332e <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 1 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 1 */
}
 800292a:	bf00      	nop
 800292c:	bd80      	pop	{r7, pc}
 800292e:	bf00      	nop
 8002930:	20001300 	.word	0x20001300

08002934 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8002934:	b580      	push	{r7, lr}
 8002936:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8002938:	4802      	ldr	r0, [pc, #8]	; (8002944 <TIM2_IRQHandler+0x10>)
 800293a:	f003 fb65 	bl	8006008 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800293e:	bf00      	nop
 8002940:	bd80      	pop	{r7, pc}
 8002942:	bf00      	nop
 8002944:	20000620 	.word	0x20000620

08002948 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002948:	b580      	push	{r7, lr}
 800294a:	b086      	sub	sp, #24
 800294c:	af00      	add	r7, sp, #0
 800294e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002950:	4a14      	ldr	r2, [pc, #80]	; (80029a4 <_sbrk+0x5c>)
 8002952:	4b15      	ldr	r3, [pc, #84]	; (80029a8 <_sbrk+0x60>)
 8002954:	1ad3      	subs	r3, r2, r3
 8002956:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002958:	697b      	ldr	r3, [r7, #20]
 800295a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800295c:	4b13      	ldr	r3, [pc, #76]	; (80029ac <_sbrk+0x64>)
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	2b00      	cmp	r3, #0
 8002962:	d102      	bne.n	800296a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002964:	4b11      	ldr	r3, [pc, #68]	; (80029ac <_sbrk+0x64>)
 8002966:	4a12      	ldr	r2, [pc, #72]	; (80029b0 <_sbrk+0x68>)
 8002968:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800296a:	4b10      	ldr	r3, [pc, #64]	; (80029ac <_sbrk+0x64>)
 800296c:	681a      	ldr	r2, [r3, #0]
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	4413      	add	r3, r2
 8002972:	693a      	ldr	r2, [r7, #16]
 8002974:	429a      	cmp	r2, r3
 8002976:	d207      	bcs.n	8002988 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002978:	f008 fbf8 	bl	800b16c <__errno>
 800297c:	4603      	mov	r3, r0
 800297e:	220c      	movs	r2, #12
 8002980:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002982:	f04f 33ff 	mov.w	r3, #4294967295
 8002986:	e009      	b.n	800299c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002988:	4b08      	ldr	r3, [pc, #32]	; (80029ac <_sbrk+0x64>)
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800298e:	4b07      	ldr	r3, [pc, #28]	; (80029ac <_sbrk+0x64>)
 8002990:	681a      	ldr	r2, [r3, #0]
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	4413      	add	r3, r2
 8002996:	4a05      	ldr	r2, [pc, #20]	; (80029ac <_sbrk+0x64>)
 8002998:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800299a:	68fb      	ldr	r3, [r7, #12]
}
 800299c:	4618      	mov	r0, r3
 800299e:	3718      	adds	r7, #24
 80029a0:	46bd      	mov	sp, r7
 80029a2:	bd80      	pop	{r7, pc}
 80029a4:	20005000 	.word	0x20005000
 80029a8:	00000400 	.word	0x00000400
 80029ac:	200002e0 	.word	0x200002e0
 80029b0:	20001600 	.word	0x20001600

080029b4 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80029b4:	b480      	push	{r7}
 80029b6:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80029b8:	bf00      	nop
 80029ba:	46bd      	mov	sp, r7
 80029bc:	bc80      	pop	{r7}
 80029be:	4770      	bx	lr

080029c0 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80029c0:	480c      	ldr	r0, [pc, #48]	; (80029f4 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80029c2:	490d      	ldr	r1, [pc, #52]	; (80029f8 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80029c4:	4a0d      	ldr	r2, [pc, #52]	; (80029fc <LoopFillZerobss+0x1a>)
  movs r3, #0
 80029c6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80029c8:	e002      	b.n	80029d0 <LoopCopyDataInit>

080029ca <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80029ca:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80029cc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80029ce:	3304      	adds	r3, #4

080029d0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80029d0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80029d2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80029d4:	d3f9      	bcc.n	80029ca <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80029d6:	4a0a      	ldr	r2, [pc, #40]	; (8002a00 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80029d8:	4c0a      	ldr	r4, [pc, #40]	; (8002a04 <LoopFillZerobss+0x22>)
  movs r3, #0
 80029da:	2300      	movs	r3, #0
  b LoopFillZerobss
 80029dc:	e001      	b.n	80029e2 <LoopFillZerobss>

080029de <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80029de:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80029e0:	3204      	adds	r2, #4

080029e2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80029e2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80029e4:	d3fb      	bcc.n	80029de <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80029e6:	f7ff ffe5 	bl	80029b4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80029ea:	f008 fbc5 	bl	800b178 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80029ee:	f7ff f95d 	bl	8001cac <main>
  bx lr
 80029f2:	4770      	bx	lr
  ldr r0, =_sdata
 80029f4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80029f8:	20000210 	.word	0x20000210
  ldr r2, =_sidata
 80029fc:	0800bd24 	.word	0x0800bd24
  ldr r2, =_sbss
 8002a00:	20000210 	.word	0x20000210
  ldr r4, =_ebss
 8002a04:	200015fc 	.word	0x200015fc

08002a08 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002a08:	e7fe      	b.n	8002a08 <ADC1_2_IRQHandler>
	...

08002a0c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002a0c:	b580      	push	{r7, lr}
 8002a0e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002a10:	4b08      	ldr	r3, [pc, #32]	; (8002a34 <HAL_Init+0x28>)
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	4a07      	ldr	r2, [pc, #28]	; (8002a34 <HAL_Init+0x28>)
 8002a16:	f043 0310 	orr.w	r3, r3, #16
 8002a1a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002a1c:	2003      	movs	r0, #3
 8002a1e:	f000 f947 	bl	8002cb0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002a22:	2000      	movs	r0, #0
 8002a24:	f000 f808 	bl	8002a38 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002a28:	f7ff fe1c 	bl	8002664 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002a2c:	2300      	movs	r3, #0
}
 8002a2e:	4618      	mov	r0, r3
 8002a30:	bd80      	pop	{r7, pc}
 8002a32:	bf00      	nop
 8002a34:	40022000 	.word	0x40022000

08002a38 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002a38:	b580      	push	{r7, lr}
 8002a3a:	b082      	sub	sp, #8
 8002a3c:	af00      	add	r7, sp, #0
 8002a3e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002a40:	4b12      	ldr	r3, [pc, #72]	; (8002a8c <HAL_InitTick+0x54>)
 8002a42:	681a      	ldr	r2, [r3, #0]
 8002a44:	4b12      	ldr	r3, [pc, #72]	; (8002a90 <HAL_InitTick+0x58>)
 8002a46:	781b      	ldrb	r3, [r3, #0]
 8002a48:	4619      	mov	r1, r3
 8002a4a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002a4e:	fbb3 f3f1 	udiv	r3, r3, r1
 8002a52:	fbb2 f3f3 	udiv	r3, r2, r3
 8002a56:	4618      	mov	r0, r3
 8002a58:	f000 f95f 	bl	8002d1a <HAL_SYSTICK_Config>
 8002a5c:	4603      	mov	r3, r0
 8002a5e:	2b00      	cmp	r3, #0
 8002a60:	d001      	beq.n	8002a66 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002a62:	2301      	movs	r3, #1
 8002a64:	e00e      	b.n	8002a84 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	2b0f      	cmp	r3, #15
 8002a6a:	d80a      	bhi.n	8002a82 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002a6c:	2200      	movs	r2, #0
 8002a6e:	6879      	ldr	r1, [r7, #4]
 8002a70:	f04f 30ff 	mov.w	r0, #4294967295
 8002a74:	f000 f927 	bl	8002cc6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002a78:	4a06      	ldr	r2, [pc, #24]	; (8002a94 <HAL_InitTick+0x5c>)
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002a7e:	2300      	movs	r3, #0
 8002a80:	e000      	b.n	8002a84 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002a82:	2301      	movs	r3, #1
}
 8002a84:	4618      	mov	r0, r3
 8002a86:	3708      	adds	r7, #8
 8002a88:	46bd      	mov	sp, r7
 8002a8a:	bd80      	pop	{r7, pc}
 8002a8c:	20000030 	.word	0x20000030
 8002a90:	20000038 	.word	0x20000038
 8002a94:	20000034 	.word	0x20000034

08002a98 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002a98:	b480      	push	{r7}
 8002a9a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002a9c:	4b05      	ldr	r3, [pc, #20]	; (8002ab4 <HAL_IncTick+0x1c>)
 8002a9e:	781b      	ldrb	r3, [r3, #0]
 8002aa0:	461a      	mov	r2, r3
 8002aa2:	4b05      	ldr	r3, [pc, #20]	; (8002ab8 <HAL_IncTick+0x20>)
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	4413      	add	r3, r2
 8002aa8:	4a03      	ldr	r2, [pc, #12]	; (8002ab8 <HAL_IncTick+0x20>)
 8002aaa:	6013      	str	r3, [r2, #0]
}
 8002aac:	bf00      	nop
 8002aae:	46bd      	mov	sp, r7
 8002ab0:	bc80      	pop	{r7}
 8002ab2:	4770      	bx	lr
 8002ab4:	20000038 	.word	0x20000038
 8002ab8:	20000668 	.word	0x20000668

08002abc <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002abc:	b480      	push	{r7}
 8002abe:	af00      	add	r7, sp, #0
  return uwTick;
 8002ac0:	4b02      	ldr	r3, [pc, #8]	; (8002acc <HAL_GetTick+0x10>)
 8002ac2:	681b      	ldr	r3, [r3, #0]
}
 8002ac4:	4618      	mov	r0, r3
 8002ac6:	46bd      	mov	sp, r7
 8002ac8:	bc80      	pop	{r7}
 8002aca:	4770      	bx	lr
 8002acc:	20000668 	.word	0x20000668

08002ad0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002ad0:	b580      	push	{r7, lr}
 8002ad2:	b084      	sub	sp, #16
 8002ad4:	af00      	add	r7, sp, #0
 8002ad6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002ad8:	f7ff fff0 	bl	8002abc <HAL_GetTick>
 8002adc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002ae2:	68fb      	ldr	r3, [r7, #12]
 8002ae4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002ae8:	d005      	beq.n	8002af6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002aea:	4b0a      	ldr	r3, [pc, #40]	; (8002b14 <HAL_Delay+0x44>)
 8002aec:	781b      	ldrb	r3, [r3, #0]
 8002aee:	461a      	mov	r2, r3
 8002af0:	68fb      	ldr	r3, [r7, #12]
 8002af2:	4413      	add	r3, r2
 8002af4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002af6:	bf00      	nop
 8002af8:	f7ff ffe0 	bl	8002abc <HAL_GetTick>
 8002afc:	4602      	mov	r2, r0
 8002afe:	68bb      	ldr	r3, [r7, #8]
 8002b00:	1ad3      	subs	r3, r2, r3
 8002b02:	68fa      	ldr	r2, [r7, #12]
 8002b04:	429a      	cmp	r2, r3
 8002b06:	d8f7      	bhi.n	8002af8 <HAL_Delay+0x28>
  {
  }
}
 8002b08:	bf00      	nop
 8002b0a:	bf00      	nop
 8002b0c:	3710      	adds	r7, #16
 8002b0e:	46bd      	mov	sp, r7
 8002b10:	bd80      	pop	{r7, pc}
 8002b12:	bf00      	nop
 8002b14:	20000038 	.word	0x20000038

08002b18 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002b18:	b480      	push	{r7}
 8002b1a:	b085      	sub	sp, #20
 8002b1c:	af00      	add	r7, sp, #0
 8002b1e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	f003 0307 	and.w	r3, r3, #7
 8002b26:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002b28:	4b0c      	ldr	r3, [pc, #48]	; (8002b5c <__NVIC_SetPriorityGrouping+0x44>)
 8002b2a:	68db      	ldr	r3, [r3, #12]
 8002b2c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002b2e:	68ba      	ldr	r2, [r7, #8]
 8002b30:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002b34:	4013      	ands	r3, r2
 8002b36:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002b38:	68fb      	ldr	r3, [r7, #12]
 8002b3a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002b3c:	68bb      	ldr	r3, [r7, #8]
 8002b3e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002b40:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002b44:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002b48:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002b4a:	4a04      	ldr	r2, [pc, #16]	; (8002b5c <__NVIC_SetPriorityGrouping+0x44>)
 8002b4c:	68bb      	ldr	r3, [r7, #8]
 8002b4e:	60d3      	str	r3, [r2, #12]
}
 8002b50:	bf00      	nop
 8002b52:	3714      	adds	r7, #20
 8002b54:	46bd      	mov	sp, r7
 8002b56:	bc80      	pop	{r7}
 8002b58:	4770      	bx	lr
 8002b5a:	bf00      	nop
 8002b5c:	e000ed00 	.word	0xe000ed00

08002b60 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002b60:	b480      	push	{r7}
 8002b62:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002b64:	4b04      	ldr	r3, [pc, #16]	; (8002b78 <__NVIC_GetPriorityGrouping+0x18>)
 8002b66:	68db      	ldr	r3, [r3, #12]
 8002b68:	0a1b      	lsrs	r3, r3, #8
 8002b6a:	f003 0307 	and.w	r3, r3, #7
}
 8002b6e:	4618      	mov	r0, r3
 8002b70:	46bd      	mov	sp, r7
 8002b72:	bc80      	pop	{r7}
 8002b74:	4770      	bx	lr
 8002b76:	bf00      	nop
 8002b78:	e000ed00 	.word	0xe000ed00

08002b7c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002b7c:	b480      	push	{r7}
 8002b7e:	b083      	sub	sp, #12
 8002b80:	af00      	add	r7, sp, #0
 8002b82:	4603      	mov	r3, r0
 8002b84:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002b86:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b8a:	2b00      	cmp	r3, #0
 8002b8c:	db0b      	blt.n	8002ba6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002b8e:	79fb      	ldrb	r3, [r7, #7]
 8002b90:	f003 021f 	and.w	r2, r3, #31
 8002b94:	4906      	ldr	r1, [pc, #24]	; (8002bb0 <__NVIC_EnableIRQ+0x34>)
 8002b96:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b9a:	095b      	lsrs	r3, r3, #5
 8002b9c:	2001      	movs	r0, #1
 8002b9e:	fa00 f202 	lsl.w	r2, r0, r2
 8002ba2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002ba6:	bf00      	nop
 8002ba8:	370c      	adds	r7, #12
 8002baa:	46bd      	mov	sp, r7
 8002bac:	bc80      	pop	{r7}
 8002bae:	4770      	bx	lr
 8002bb0:	e000e100 	.word	0xe000e100

08002bb4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002bb4:	b480      	push	{r7}
 8002bb6:	b083      	sub	sp, #12
 8002bb8:	af00      	add	r7, sp, #0
 8002bba:	4603      	mov	r3, r0
 8002bbc:	6039      	str	r1, [r7, #0]
 8002bbe:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002bc0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002bc4:	2b00      	cmp	r3, #0
 8002bc6:	db0a      	blt.n	8002bde <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002bc8:	683b      	ldr	r3, [r7, #0]
 8002bca:	b2da      	uxtb	r2, r3
 8002bcc:	490c      	ldr	r1, [pc, #48]	; (8002c00 <__NVIC_SetPriority+0x4c>)
 8002bce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002bd2:	0112      	lsls	r2, r2, #4
 8002bd4:	b2d2      	uxtb	r2, r2
 8002bd6:	440b      	add	r3, r1
 8002bd8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002bdc:	e00a      	b.n	8002bf4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002bde:	683b      	ldr	r3, [r7, #0]
 8002be0:	b2da      	uxtb	r2, r3
 8002be2:	4908      	ldr	r1, [pc, #32]	; (8002c04 <__NVIC_SetPriority+0x50>)
 8002be4:	79fb      	ldrb	r3, [r7, #7]
 8002be6:	f003 030f 	and.w	r3, r3, #15
 8002bea:	3b04      	subs	r3, #4
 8002bec:	0112      	lsls	r2, r2, #4
 8002bee:	b2d2      	uxtb	r2, r2
 8002bf0:	440b      	add	r3, r1
 8002bf2:	761a      	strb	r2, [r3, #24]
}
 8002bf4:	bf00      	nop
 8002bf6:	370c      	adds	r7, #12
 8002bf8:	46bd      	mov	sp, r7
 8002bfa:	bc80      	pop	{r7}
 8002bfc:	4770      	bx	lr
 8002bfe:	bf00      	nop
 8002c00:	e000e100 	.word	0xe000e100
 8002c04:	e000ed00 	.word	0xe000ed00

08002c08 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002c08:	b480      	push	{r7}
 8002c0a:	b089      	sub	sp, #36	; 0x24
 8002c0c:	af00      	add	r7, sp, #0
 8002c0e:	60f8      	str	r0, [r7, #12]
 8002c10:	60b9      	str	r1, [r7, #8]
 8002c12:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002c14:	68fb      	ldr	r3, [r7, #12]
 8002c16:	f003 0307 	and.w	r3, r3, #7
 8002c1a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002c1c:	69fb      	ldr	r3, [r7, #28]
 8002c1e:	f1c3 0307 	rsb	r3, r3, #7
 8002c22:	2b04      	cmp	r3, #4
 8002c24:	bf28      	it	cs
 8002c26:	2304      	movcs	r3, #4
 8002c28:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002c2a:	69fb      	ldr	r3, [r7, #28]
 8002c2c:	3304      	adds	r3, #4
 8002c2e:	2b06      	cmp	r3, #6
 8002c30:	d902      	bls.n	8002c38 <NVIC_EncodePriority+0x30>
 8002c32:	69fb      	ldr	r3, [r7, #28]
 8002c34:	3b03      	subs	r3, #3
 8002c36:	e000      	b.n	8002c3a <NVIC_EncodePriority+0x32>
 8002c38:	2300      	movs	r3, #0
 8002c3a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002c3c:	f04f 32ff 	mov.w	r2, #4294967295
 8002c40:	69bb      	ldr	r3, [r7, #24]
 8002c42:	fa02 f303 	lsl.w	r3, r2, r3
 8002c46:	43da      	mvns	r2, r3
 8002c48:	68bb      	ldr	r3, [r7, #8]
 8002c4a:	401a      	ands	r2, r3
 8002c4c:	697b      	ldr	r3, [r7, #20]
 8002c4e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002c50:	f04f 31ff 	mov.w	r1, #4294967295
 8002c54:	697b      	ldr	r3, [r7, #20]
 8002c56:	fa01 f303 	lsl.w	r3, r1, r3
 8002c5a:	43d9      	mvns	r1, r3
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002c60:	4313      	orrs	r3, r2
         );
}
 8002c62:	4618      	mov	r0, r3
 8002c64:	3724      	adds	r7, #36	; 0x24
 8002c66:	46bd      	mov	sp, r7
 8002c68:	bc80      	pop	{r7}
 8002c6a:	4770      	bx	lr

08002c6c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002c6c:	b580      	push	{r7, lr}
 8002c6e:	b082      	sub	sp, #8
 8002c70:	af00      	add	r7, sp, #0
 8002c72:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	3b01      	subs	r3, #1
 8002c78:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002c7c:	d301      	bcc.n	8002c82 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002c7e:	2301      	movs	r3, #1
 8002c80:	e00f      	b.n	8002ca2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002c82:	4a0a      	ldr	r2, [pc, #40]	; (8002cac <SysTick_Config+0x40>)
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	3b01      	subs	r3, #1
 8002c88:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002c8a:	210f      	movs	r1, #15
 8002c8c:	f04f 30ff 	mov.w	r0, #4294967295
 8002c90:	f7ff ff90 	bl	8002bb4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002c94:	4b05      	ldr	r3, [pc, #20]	; (8002cac <SysTick_Config+0x40>)
 8002c96:	2200      	movs	r2, #0
 8002c98:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002c9a:	4b04      	ldr	r3, [pc, #16]	; (8002cac <SysTick_Config+0x40>)
 8002c9c:	2207      	movs	r2, #7
 8002c9e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002ca0:	2300      	movs	r3, #0
}
 8002ca2:	4618      	mov	r0, r3
 8002ca4:	3708      	adds	r7, #8
 8002ca6:	46bd      	mov	sp, r7
 8002ca8:	bd80      	pop	{r7, pc}
 8002caa:	bf00      	nop
 8002cac:	e000e010 	.word	0xe000e010

08002cb0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002cb0:	b580      	push	{r7, lr}
 8002cb2:	b082      	sub	sp, #8
 8002cb4:	af00      	add	r7, sp, #0
 8002cb6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002cb8:	6878      	ldr	r0, [r7, #4]
 8002cba:	f7ff ff2d 	bl	8002b18 <__NVIC_SetPriorityGrouping>
}
 8002cbe:	bf00      	nop
 8002cc0:	3708      	adds	r7, #8
 8002cc2:	46bd      	mov	sp, r7
 8002cc4:	bd80      	pop	{r7, pc}

08002cc6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002cc6:	b580      	push	{r7, lr}
 8002cc8:	b086      	sub	sp, #24
 8002cca:	af00      	add	r7, sp, #0
 8002ccc:	4603      	mov	r3, r0
 8002cce:	60b9      	str	r1, [r7, #8]
 8002cd0:	607a      	str	r2, [r7, #4]
 8002cd2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002cd4:	2300      	movs	r3, #0
 8002cd6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002cd8:	f7ff ff42 	bl	8002b60 <__NVIC_GetPriorityGrouping>
 8002cdc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002cde:	687a      	ldr	r2, [r7, #4]
 8002ce0:	68b9      	ldr	r1, [r7, #8]
 8002ce2:	6978      	ldr	r0, [r7, #20]
 8002ce4:	f7ff ff90 	bl	8002c08 <NVIC_EncodePriority>
 8002ce8:	4602      	mov	r2, r0
 8002cea:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002cee:	4611      	mov	r1, r2
 8002cf0:	4618      	mov	r0, r3
 8002cf2:	f7ff ff5f 	bl	8002bb4 <__NVIC_SetPriority>
}
 8002cf6:	bf00      	nop
 8002cf8:	3718      	adds	r7, #24
 8002cfa:	46bd      	mov	sp, r7
 8002cfc:	bd80      	pop	{r7, pc}

08002cfe <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002cfe:	b580      	push	{r7, lr}
 8002d00:	b082      	sub	sp, #8
 8002d02:	af00      	add	r7, sp, #0
 8002d04:	4603      	mov	r3, r0
 8002d06:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002d08:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d0c:	4618      	mov	r0, r3
 8002d0e:	f7ff ff35 	bl	8002b7c <__NVIC_EnableIRQ>
}
 8002d12:	bf00      	nop
 8002d14:	3708      	adds	r7, #8
 8002d16:	46bd      	mov	sp, r7
 8002d18:	bd80      	pop	{r7, pc}

08002d1a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002d1a:	b580      	push	{r7, lr}
 8002d1c:	b082      	sub	sp, #8
 8002d1e:	af00      	add	r7, sp, #0
 8002d20:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002d22:	6878      	ldr	r0, [r7, #4]
 8002d24:	f7ff ffa2 	bl	8002c6c <SysTick_Config>
 8002d28:	4603      	mov	r3, r0
}
 8002d2a:	4618      	mov	r0, r3
 8002d2c:	3708      	adds	r7, #8
 8002d2e:	46bd      	mov	sp, r7
 8002d30:	bd80      	pop	{r7, pc}
	...

08002d34 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002d34:	b480      	push	{r7}
 8002d36:	b08b      	sub	sp, #44	; 0x2c
 8002d38:	af00      	add	r7, sp, #0
 8002d3a:	6078      	str	r0, [r7, #4]
 8002d3c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002d3e:	2300      	movs	r3, #0
 8002d40:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002d42:	2300      	movs	r3, #0
 8002d44:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002d46:	e169      	b.n	800301c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002d48:	2201      	movs	r2, #1
 8002d4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d4c:	fa02 f303 	lsl.w	r3, r2, r3
 8002d50:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002d52:	683b      	ldr	r3, [r7, #0]
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	69fa      	ldr	r2, [r7, #28]
 8002d58:	4013      	ands	r3, r2
 8002d5a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002d5c:	69ba      	ldr	r2, [r7, #24]
 8002d5e:	69fb      	ldr	r3, [r7, #28]
 8002d60:	429a      	cmp	r2, r3
 8002d62:	f040 8158 	bne.w	8003016 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8002d66:	683b      	ldr	r3, [r7, #0]
 8002d68:	685b      	ldr	r3, [r3, #4]
 8002d6a:	4a9a      	ldr	r2, [pc, #616]	; (8002fd4 <HAL_GPIO_Init+0x2a0>)
 8002d6c:	4293      	cmp	r3, r2
 8002d6e:	d05e      	beq.n	8002e2e <HAL_GPIO_Init+0xfa>
 8002d70:	4a98      	ldr	r2, [pc, #608]	; (8002fd4 <HAL_GPIO_Init+0x2a0>)
 8002d72:	4293      	cmp	r3, r2
 8002d74:	d875      	bhi.n	8002e62 <HAL_GPIO_Init+0x12e>
 8002d76:	4a98      	ldr	r2, [pc, #608]	; (8002fd8 <HAL_GPIO_Init+0x2a4>)
 8002d78:	4293      	cmp	r3, r2
 8002d7a:	d058      	beq.n	8002e2e <HAL_GPIO_Init+0xfa>
 8002d7c:	4a96      	ldr	r2, [pc, #600]	; (8002fd8 <HAL_GPIO_Init+0x2a4>)
 8002d7e:	4293      	cmp	r3, r2
 8002d80:	d86f      	bhi.n	8002e62 <HAL_GPIO_Init+0x12e>
 8002d82:	4a96      	ldr	r2, [pc, #600]	; (8002fdc <HAL_GPIO_Init+0x2a8>)
 8002d84:	4293      	cmp	r3, r2
 8002d86:	d052      	beq.n	8002e2e <HAL_GPIO_Init+0xfa>
 8002d88:	4a94      	ldr	r2, [pc, #592]	; (8002fdc <HAL_GPIO_Init+0x2a8>)
 8002d8a:	4293      	cmp	r3, r2
 8002d8c:	d869      	bhi.n	8002e62 <HAL_GPIO_Init+0x12e>
 8002d8e:	4a94      	ldr	r2, [pc, #592]	; (8002fe0 <HAL_GPIO_Init+0x2ac>)
 8002d90:	4293      	cmp	r3, r2
 8002d92:	d04c      	beq.n	8002e2e <HAL_GPIO_Init+0xfa>
 8002d94:	4a92      	ldr	r2, [pc, #584]	; (8002fe0 <HAL_GPIO_Init+0x2ac>)
 8002d96:	4293      	cmp	r3, r2
 8002d98:	d863      	bhi.n	8002e62 <HAL_GPIO_Init+0x12e>
 8002d9a:	4a92      	ldr	r2, [pc, #584]	; (8002fe4 <HAL_GPIO_Init+0x2b0>)
 8002d9c:	4293      	cmp	r3, r2
 8002d9e:	d046      	beq.n	8002e2e <HAL_GPIO_Init+0xfa>
 8002da0:	4a90      	ldr	r2, [pc, #576]	; (8002fe4 <HAL_GPIO_Init+0x2b0>)
 8002da2:	4293      	cmp	r3, r2
 8002da4:	d85d      	bhi.n	8002e62 <HAL_GPIO_Init+0x12e>
 8002da6:	2b12      	cmp	r3, #18
 8002da8:	d82a      	bhi.n	8002e00 <HAL_GPIO_Init+0xcc>
 8002daa:	2b12      	cmp	r3, #18
 8002dac:	d859      	bhi.n	8002e62 <HAL_GPIO_Init+0x12e>
 8002dae:	a201      	add	r2, pc, #4	; (adr r2, 8002db4 <HAL_GPIO_Init+0x80>)
 8002db0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002db4:	08002e2f 	.word	0x08002e2f
 8002db8:	08002e09 	.word	0x08002e09
 8002dbc:	08002e1b 	.word	0x08002e1b
 8002dc0:	08002e5d 	.word	0x08002e5d
 8002dc4:	08002e63 	.word	0x08002e63
 8002dc8:	08002e63 	.word	0x08002e63
 8002dcc:	08002e63 	.word	0x08002e63
 8002dd0:	08002e63 	.word	0x08002e63
 8002dd4:	08002e63 	.word	0x08002e63
 8002dd8:	08002e63 	.word	0x08002e63
 8002ddc:	08002e63 	.word	0x08002e63
 8002de0:	08002e63 	.word	0x08002e63
 8002de4:	08002e63 	.word	0x08002e63
 8002de8:	08002e63 	.word	0x08002e63
 8002dec:	08002e63 	.word	0x08002e63
 8002df0:	08002e63 	.word	0x08002e63
 8002df4:	08002e63 	.word	0x08002e63
 8002df8:	08002e11 	.word	0x08002e11
 8002dfc:	08002e25 	.word	0x08002e25
 8002e00:	4a79      	ldr	r2, [pc, #484]	; (8002fe8 <HAL_GPIO_Init+0x2b4>)
 8002e02:	4293      	cmp	r3, r2
 8002e04:	d013      	beq.n	8002e2e <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8002e06:	e02c      	b.n	8002e62 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002e08:	683b      	ldr	r3, [r7, #0]
 8002e0a:	68db      	ldr	r3, [r3, #12]
 8002e0c:	623b      	str	r3, [r7, #32]
          break;
 8002e0e:	e029      	b.n	8002e64 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002e10:	683b      	ldr	r3, [r7, #0]
 8002e12:	68db      	ldr	r3, [r3, #12]
 8002e14:	3304      	adds	r3, #4
 8002e16:	623b      	str	r3, [r7, #32]
          break;
 8002e18:	e024      	b.n	8002e64 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8002e1a:	683b      	ldr	r3, [r7, #0]
 8002e1c:	68db      	ldr	r3, [r3, #12]
 8002e1e:	3308      	adds	r3, #8
 8002e20:	623b      	str	r3, [r7, #32]
          break;
 8002e22:	e01f      	b.n	8002e64 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002e24:	683b      	ldr	r3, [r7, #0]
 8002e26:	68db      	ldr	r3, [r3, #12]
 8002e28:	330c      	adds	r3, #12
 8002e2a:	623b      	str	r3, [r7, #32]
          break;
 8002e2c:	e01a      	b.n	8002e64 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002e2e:	683b      	ldr	r3, [r7, #0]
 8002e30:	689b      	ldr	r3, [r3, #8]
 8002e32:	2b00      	cmp	r3, #0
 8002e34:	d102      	bne.n	8002e3c <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002e36:	2304      	movs	r3, #4
 8002e38:	623b      	str	r3, [r7, #32]
          break;
 8002e3a:	e013      	b.n	8002e64 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002e3c:	683b      	ldr	r3, [r7, #0]
 8002e3e:	689b      	ldr	r3, [r3, #8]
 8002e40:	2b01      	cmp	r3, #1
 8002e42:	d105      	bne.n	8002e50 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002e44:	2308      	movs	r3, #8
 8002e46:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	69fa      	ldr	r2, [r7, #28]
 8002e4c:	611a      	str	r2, [r3, #16]
          break;
 8002e4e:	e009      	b.n	8002e64 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002e50:	2308      	movs	r3, #8
 8002e52:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	69fa      	ldr	r2, [r7, #28]
 8002e58:	615a      	str	r2, [r3, #20]
          break;
 8002e5a:	e003      	b.n	8002e64 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002e5c:	2300      	movs	r3, #0
 8002e5e:	623b      	str	r3, [r7, #32]
          break;
 8002e60:	e000      	b.n	8002e64 <HAL_GPIO_Init+0x130>
          break;
 8002e62:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002e64:	69bb      	ldr	r3, [r7, #24]
 8002e66:	2bff      	cmp	r3, #255	; 0xff
 8002e68:	d801      	bhi.n	8002e6e <HAL_GPIO_Init+0x13a>
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	e001      	b.n	8002e72 <HAL_GPIO_Init+0x13e>
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	3304      	adds	r3, #4
 8002e72:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002e74:	69bb      	ldr	r3, [r7, #24]
 8002e76:	2bff      	cmp	r3, #255	; 0xff
 8002e78:	d802      	bhi.n	8002e80 <HAL_GPIO_Init+0x14c>
 8002e7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e7c:	009b      	lsls	r3, r3, #2
 8002e7e:	e002      	b.n	8002e86 <HAL_GPIO_Init+0x152>
 8002e80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e82:	3b08      	subs	r3, #8
 8002e84:	009b      	lsls	r3, r3, #2
 8002e86:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002e88:	697b      	ldr	r3, [r7, #20]
 8002e8a:	681a      	ldr	r2, [r3, #0]
 8002e8c:	210f      	movs	r1, #15
 8002e8e:	693b      	ldr	r3, [r7, #16]
 8002e90:	fa01 f303 	lsl.w	r3, r1, r3
 8002e94:	43db      	mvns	r3, r3
 8002e96:	401a      	ands	r2, r3
 8002e98:	6a39      	ldr	r1, [r7, #32]
 8002e9a:	693b      	ldr	r3, [r7, #16]
 8002e9c:	fa01 f303 	lsl.w	r3, r1, r3
 8002ea0:	431a      	orrs	r2, r3
 8002ea2:	697b      	ldr	r3, [r7, #20]
 8002ea4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002ea6:	683b      	ldr	r3, [r7, #0]
 8002ea8:	685b      	ldr	r3, [r3, #4]
 8002eaa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002eae:	2b00      	cmp	r3, #0
 8002eb0:	f000 80b1 	beq.w	8003016 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002eb4:	4b4d      	ldr	r3, [pc, #308]	; (8002fec <HAL_GPIO_Init+0x2b8>)
 8002eb6:	699b      	ldr	r3, [r3, #24]
 8002eb8:	4a4c      	ldr	r2, [pc, #304]	; (8002fec <HAL_GPIO_Init+0x2b8>)
 8002eba:	f043 0301 	orr.w	r3, r3, #1
 8002ebe:	6193      	str	r3, [r2, #24]
 8002ec0:	4b4a      	ldr	r3, [pc, #296]	; (8002fec <HAL_GPIO_Init+0x2b8>)
 8002ec2:	699b      	ldr	r3, [r3, #24]
 8002ec4:	f003 0301 	and.w	r3, r3, #1
 8002ec8:	60bb      	str	r3, [r7, #8]
 8002eca:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002ecc:	4a48      	ldr	r2, [pc, #288]	; (8002ff0 <HAL_GPIO_Init+0x2bc>)
 8002ece:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ed0:	089b      	lsrs	r3, r3, #2
 8002ed2:	3302      	adds	r3, #2
 8002ed4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002ed8:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002eda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002edc:	f003 0303 	and.w	r3, r3, #3
 8002ee0:	009b      	lsls	r3, r3, #2
 8002ee2:	220f      	movs	r2, #15
 8002ee4:	fa02 f303 	lsl.w	r3, r2, r3
 8002ee8:	43db      	mvns	r3, r3
 8002eea:	68fa      	ldr	r2, [r7, #12]
 8002eec:	4013      	ands	r3, r2
 8002eee:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	4a40      	ldr	r2, [pc, #256]	; (8002ff4 <HAL_GPIO_Init+0x2c0>)
 8002ef4:	4293      	cmp	r3, r2
 8002ef6:	d013      	beq.n	8002f20 <HAL_GPIO_Init+0x1ec>
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	4a3f      	ldr	r2, [pc, #252]	; (8002ff8 <HAL_GPIO_Init+0x2c4>)
 8002efc:	4293      	cmp	r3, r2
 8002efe:	d00d      	beq.n	8002f1c <HAL_GPIO_Init+0x1e8>
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	4a3e      	ldr	r2, [pc, #248]	; (8002ffc <HAL_GPIO_Init+0x2c8>)
 8002f04:	4293      	cmp	r3, r2
 8002f06:	d007      	beq.n	8002f18 <HAL_GPIO_Init+0x1e4>
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	4a3d      	ldr	r2, [pc, #244]	; (8003000 <HAL_GPIO_Init+0x2cc>)
 8002f0c:	4293      	cmp	r3, r2
 8002f0e:	d101      	bne.n	8002f14 <HAL_GPIO_Init+0x1e0>
 8002f10:	2303      	movs	r3, #3
 8002f12:	e006      	b.n	8002f22 <HAL_GPIO_Init+0x1ee>
 8002f14:	2304      	movs	r3, #4
 8002f16:	e004      	b.n	8002f22 <HAL_GPIO_Init+0x1ee>
 8002f18:	2302      	movs	r3, #2
 8002f1a:	e002      	b.n	8002f22 <HAL_GPIO_Init+0x1ee>
 8002f1c:	2301      	movs	r3, #1
 8002f1e:	e000      	b.n	8002f22 <HAL_GPIO_Init+0x1ee>
 8002f20:	2300      	movs	r3, #0
 8002f22:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002f24:	f002 0203 	and.w	r2, r2, #3
 8002f28:	0092      	lsls	r2, r2, #2
 8002f2a:	4093      	lsls	r3, r2
 8002f2c:	68fa      	ldr	r2, [r7, #12]
 8002f2e:	4313      	orrs	r3, r2
 8002f30:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002f32:	492f      	ldr	r1, [pc, #188]	; (8002ff0 <HAL_GPIO_Init+0x2bc>)
 8002f34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f36:	089b      	lsrs	r3, r3, #2
 8002f38:	3302      	adds	r3, #2
 8002f3a:	68fa      	ldr	r2, [r7, #12]
 8002f3c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002f40:	683b      	ldr	r3, [r7, #0]
 8002f42:	685b      	ldr	r3, [r3, #4]
 8002f44:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002f48:	2b00      	cmp	r3, #0
 8002f4a:	d006      	beq.n	8002f5a <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002f4c:	4b2d      	ldr	r3, [pc, #180]	; (8003004 <HAL_GPIO_Init+0x2d0>)
 8002f4e:	681a      	ldr	r2, [r3, #0]
 8002f50:	492c      	ldr	r1, [pc, #176]	; (8003004 <HAL_GPIO_Init+0x2d0>)
 8002f52:	69bb      	ldr	r3, [r7, #24]
 8002f54:	4313      	orrs	r3, r2
 8002f56:	600b      	str	r3, [r1, #0]
 8002f58:	e006      	b.n	8002f68 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002f5a:	4b2a      	ldr	r3, [pc, #168]	; (8003004 <HAL_GPIO_Init+0x2d0>)
 8002f5c:	681a      	ldr	r2, [r3, #0]
 8002f5e:	69bb      	ldr	r3, [r7, #24]
 8002f60:	43db      	mvns	r3, r3
 8002f62:	4928      	ldr	r1, [pc, #160]	; (8003004 <HAL_GPIO_Init+0x2d0>)
 8002f64:	4013      	ands	r3, r2
 8002f66:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002f68:	683b      	ldr	r3, [r7, #0]
 8002f6a:	685b      	ldr	r3, [r3, #4]
 8002f6c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002f70:	2b00      	cmp	r3, #0
 8002f72:	d006      	beq.n	8002f82 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002f74:	4b23      	ldr	r3, [pc, #140]	; (8003004 <HAL_GPIO_Init+0x2d0>)
 8002f76:	685a      	ldr	r2, [r3, #4]
 8002f78:	4922      	ldr	r1, [pc, #136]	; (8003004 <HAL_GPIO_Init+0x2d0>)
 8002f7a:	69bb      	ldr	r3, [r7, #24]
 8002f7c:	4313      	orrs	r3, r2
 8002f7e:	604b      	str	r3, [r1, #4]
 8002f80:	e006      	b.n	8002f90 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002f82:	4b20      	ldr	r3, [pc, #128]	; (8003004 <HAL_GPIO_Init+0x2d0>)
 8002f84:	685a      	ldr	r2, [r3, #4]
 8002f86:	69bb      	ldr	r3, [r7, #24]
 8002f88:	43db      	mvns	r3, r3
 8002f8a:	491e      	ldr	r1, [pc, #120]	; (8003004 <HAL_GPIO_Init+0x2d0>)
 8002f8c:	4013      	ands	r3, r2
 8002f8e:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002f90:	683b      	ldr	r3, [r7, #0]
 8002f92:	685b      	ldr	r3, [r3, #4]
 8002f94:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002f98:	2b00      	cmp	r3, #0
 8002f9a:	d006      	beq.n	8002faa <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002f9c:	4b19      	ldr	r3, [pc, #100]	; (8003004 <HAL_GPIO_Init+0x2d0>)
 8002f9e:	689a      	ldr	r2, [r3, #8]
 8002fa0:	4918      	ldr	r1, [pc, #96]	; (8003004 <HAL_GPIO_Init+0x2d0>)
 8002fa2:	69bb      	ldr	r3, [r7, #24]
 8002fa4:	4313      	orrs	r3, r2
 8002fa6:	608b      	str	r3, [r1, #8]
 8002fa8:	e006      	b.n	8002fb8 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002faa:	4b16      	ldr	r3, [pc, #88]	; (8003004 <HAL_GPIO_Init+0x2d0>)
 8002fac:	689a      	ldr	r2, [r3, #8]
 8002fae:	69bb      	ldr	r3, [r7, #24]
 8002fb0:	43db      	mvns	r3, r3
 8002fb2:	4914      	ldr	r1, [pc, #80]	; (8003004 <HAL_GPIO_Init+0x2d0>)
 8002fb4:	4013      	ands	r3, r2
 8002fb6:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002fb8:	683b      	ldr	r3, [r7, #0]
 8002fba:	685b      	ldr	r3, [r3, #4]
 8002fbc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002fc0:	2b00      	cmp	r3, #0
 8002fc2:	d021      	beq.n	8003008 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002fc4:	4b0f      	ldr	r3, [pc, #60]	; (8003004 <HAL_GPIO_Init+0x2d0>)
 8002fc6:	68da      	ldr	r2, [r3, #12]
 8002fc8:	490e      	ldr	r1, [pc, #56]	; (8003004 <HAL_GPIO_Init+0x2d0>)
 8002fca:	69bb      	ldr	r3, [r7, #24]
 8002fcc:	4313      	orrs	r3, r2
 8002fce:	60cb      	str	r3, [r1, #12]
 8002fd0:	e021      	b.n	8003016 <HAL_GPIO_Init+0x2e2>
 8002fd2:	bf00      	nop
 8002fd4:	10320000 	.word	0x10320000
 8002fd8:	10310000 	.word	0x10310000
 8002fdc:	10220000 	.word	0x10220000
 8002fe0:	10210000 	.word	0x10210000
 8002fe4:	10120000 	.word	0x10120000
 8002fe8:	10110000 	.word	0x10110000
 8002fec:	40021000 	.word	0x40021000
 8002ff0:	40010000 	.word	0x40010000
 8002ff4:	40010800 	.word	0x40010800
 8002ff8:	40010c00 	.word	0x40010c00
 8002ffc:	40011000 	.word	0x40011000
 8003000:	40011400 	.word	0x40011400
 8003004:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8003008:	4b0b      	ldr	r3, [pc, #44]	; (8003038 <HAL_GPIO_Init+0x304>)
 800300a:	68da      	ldr	r2, [r3, #12]
 800300c:	69bb      	ldr	r3, [r7, #24]
 800300e:	43db      	mvns	r3, r3
 8003010:	4909      	ldr	r1, [pc, #36]	; (8003038 <HAL_GPIO_Init+0x304>)
 8003012:	4013      	ands	r3, r2
 8003014:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8003016:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003018:	3301      	adds	r3, #1
 800301a:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800301c:	683b      	ldr	r3, [r7, #0]
 800301e:	681a      	ldr	r2, [r3, #0]
 8003020:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003022:	fa22 f303 	lsr.w	r3, r2, r3
 8003026:	2b00      	cmp	r3, #0
 8003028:	f47f ae8e 	bne.w	8002d48 <HAL_GPIO_Init+0x14>
  }
}
 800302c:	bf00      	nop
 800302e:	bf00      	nop
 8003030:	372c      	adds	r7, #44	; 0x2c
 8003032:	46bd      	mov	sp, r7
 8003034:	bc80      	pop	{r7}
 8003036:	4770      	bx	lr
 8003038:	40010400 	.word	0x40010400

0800303c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800303c:	b480      	push	{r7}
 800303e:	b085      	sub	sp, #20
 8003040:	af00      	add	r7, sp, #0
 8003042:	6078      	str	r0, [r7, #4]
 8003044:	460b      	mov	r3, r1
 8003046:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	689a      	ldr	r2, [r3, #8]
 800304c:	887b      	ldrh	r3, [r7, #2]
 800304e:	4013      	ands	r3, r2
 8003050:	2b00      	cmp	r3, #0
 8003052:	d002      	beq.n	800305a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003054:	2301      	movs	r3, #1
 8003056:	73fb      	strb	r3, [r7, #15]
 8003058:	e001      	b.n	800305e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800305a:	2300      	movs	r3, #0
 800305c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800305e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003060:	4618      	mov	r0, r3
 8003062:	3714      	adds	r7, #20
 8003064:	46bd      	mov	sp, r7
 8003066:	bc80      	pop	{r7}
 8003068:	4770      	bx	lr

0800306a <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800306a:	b480      	push	{r7}
 800306c:	b083      	sub	sp, #12
 800306e:	af00      	add	r7, sp, #0
 8003070:	6078      	str	r0, [r7, #4]
 8003072:	460b      	mov	r3, r1
 8003074:	807b      	strh	r3, [r7, #2]
 8003076:	4613      	mov	r3, r2
 8003078:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800307a:	787b      	ldrb	r3, [r7, #1]
 800307c:	2b00      	cmp	r3, #0
 800307e:	d003      	beq.n	8003088 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003080:	887a      	ldrh	r2, [r7, #2]
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8003086:	e003      	b.n	8003090 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8003088:	887b      	ldrh	r3, [r7, #2]
 800308a:	041a      	lsls	r2, r3, #16
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	611a      	str	r2, [r3, #16]
}
 8003090:	bf00      	nop
 8003092:	370c      	adds	r7, #12
 8003094:	46bd      	mov	sp, r7
 8003096:	bc80      	pop	{r7}
 8003098:	4770      	bx	lr

0800309a <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800309a:	b480      	push	{r7}
 800309c:	b085      	sub	sp, #20
 800309e:	af00      	add	r7, sp, #0
 80030a0:	6078      	str	r0, [r7, #4]
 80030a2:	460b      	mov	r3, r1
 80030a4:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	68db      	ldr	r3, [r3, #12]
 80030aa:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80030ac:	887a      	ldrh	r2, [r7, #2]
 80030ae:	68fb      	ldr	r3, [r7, #12]
 80030b0:	4013      	ands	r3, r2
 80030b2:	041a      	lsls	r2, r3, #16
 80030b4:	68fb      	ldr	r3, [r7, #12]
 80030b6:	43d9      	mvns	r1, r3
 80030b8:	887b      	ldrh	r3, [r7, #2]
 80030ba:	400b      	ands	r3, r1
 80030bc:	431a      	orrs	r2, r3
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	611a      	str	r2, [r3, #16]
}
 80030c2:	bf00      	nop
 80030c4:	3714      	adds	r7, #20
 80030c6:	46bd      	mov	sp, r7
 80030c8:	bc80      	pop	{r7}
 80030ca:	4770      	bx	lr

080030cc <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80030cc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80030ce:	b08b      	sub	sp, #44	; 0x2c
 80030d0:	af06      	add	r7, sp, #24
 80030d2:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	2b00      	cmp	r3, #0
 80030d8:	d101      	bne.n	80030de <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80030da:	2301      	movs	r3, #1
 80030dc:	e0fd      	b.n	80032da <HAL_PCD_Init+0x20e>

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	f893 32a9 	ldrb.w	r3, [r3, #681]	; 0x2a9
 80030e4:	b2db      	uxtb	r3, r3
 80030e6:	2b00      	cmp	r3, #0
 80030e8:	d106      	bne.n	80030f8 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	2200      	movs	r2, #0
 80030ee:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80030f2:	6878      	ldr	r0, [r7, #4]
 80030f4:	f007 fd90 	bl	800ac18 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	2203      	movs	r2, #3
 80030fc:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9
    hpcd->Init.dma_enable = 0U;
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	4618      	mov	r0, r3
 8003106:	f003 fdbf 	bl	8006c88 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	603b      	str	r3, [r7, #0]
 8003110:	687e      	ldr	r6, [r7, #4]
 8003112:	466d      	mov	r5, sp
 8003114:	f106 0410 	add.w	r4, r6, #16
 8003118:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800311a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800311c:	6823      	ldr	r3, [r4, #0]
 800311e:	602b      	str	r3, [r5, #0]
 8003120:	1d33      	adds	r3, r6, #4
 8003122:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003124:	6838      	ldr	r0, [r7, #0]
 8003126:	f003 fd89 	bl	8006c3c <USB_CoreInit>
 800312a:	4603      	mov	r3, r0
 800312c:	2b00      	cmp	r3, #0
 800312e:	d005      	beq.n	800313c <HAL_PCD_Init+0x70>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	2202      	movs	r2, #2
 8003134:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9
    return HAL_ERROR;
 8003138:	2301      	movs	r3, #1
 800313a:	e0ce      	b.n	80032da <HAL_PCD_Init+0x20e>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	2100      	movs	r1, #0
 8003142:	4618      	mov	r0, r3
 8003144:	f003 fdba 	bl	8006cbc <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003148:	2300      	movs	r3, #0
 800314a:	73fb      	strb	r3, [r7, #15]
 800314c:	e04c      	b.n	80031e8 <HAL_PCD_Init+0x11c>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 800314e:	7bfb      	ldrb	r3, [r7, #15]
 8003150:	6879      	ldr	r1, [r7, #4]
 8003152:	1c5a      	adds	r2, r3, #1
 8003154:	4613      	mov	r3, r2
 8003156:	009b      	lsls	r3, r3, #2
 8003158:	4413      	add	r3, r2
 800315a:	00db      	lsls	r3, r3, #3
 800315c:	440b      	add	r3, r1
 800315e:	3301      	adds	r3, #1
 8003160:	2201      	movs	r2, #1
 8003162:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8003164:	7bfb      	ldrb	r3, [r7, #15]
 8003166:	6879      	ldr	r1, [r7, #4]
 8003168:	1c5a      	adds	r2, r3, #1
 800316a:	4613      	mov	r3, r2
 800316c:	009b      	lsls	r3, r3, #2
 800316e:	4413      	add	r3, r2
 8003170:	00db      	lsls	r3, r3, #3
 8003172:	440b      	add	r3, r1
 8003174:	7bfa      	ldrb	r2, [r7, #15]
 8003176:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8003178:	7bfa      	ldrb	r2, [r7, #15]
 800317a:	7bfb      	ldrb	r3, [r7, #15]
 800317c:	b298      	uxth	r0, r3
 800317e:	6879      	ldr	r1, [r7, #4]
 8003180:	4613      	mov	r3, r2
 8003182:	009b      	lsls	r3, r3, #2
 8003184:	4413      	add	r3, r2
 8003186:	00db      	lsls	r3, r3, #3
 8003188:	440b      	add	r3, r1
 800318a:	3336      	adds	r3, #54	; 0x36
 800318c:	4602      	mov	r2, r0
 800318e:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8003190:	7bfb      	ldrb	r3, [r7, #15]
 8003192:	6879      	ldr	r1, [r7, #4]
 8003194:	1c5a      	adds	r2, r3, #1
 8003196:	4613      	mov	r3, r2
 8003198:	009b      	lsls	r3, r3, #2
 800319a:	4413      	add	r3, r2
 800319c:	00db      	lsls	r3, r3, #3
 800319e:	440b      	add	r3, r1
 80031a0:	3303      	adds	r3, #3
 80031a2:	2200      	movs	r2, #0
 80031a4:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80031a6:	7bfa      	ldrb	r2, [r7, #15]
 80031a8:	6879      	ldr	r1, [r7, #4]
 80031aa:	4613      	mov	r3, r2
 80031ac:	009b      	lsls	r3, r3, #2
 80031ae:	4413      	add	r3, r2
 80031b0:	00db      	lsls	r3, r3, #3
 80031b2:	440b      	add	r3, r1
 80031b4:	3338      	adds	r3, #56	; 0x38
 80031b6:	2200      	movs	r2, #0
 80031b8:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80031ba:	7bfa      	ldrb	r2, [r7, #15]
 80031bc:	6879      	ldr	r1, [r7, #4]
 80031be:	4613      	mov	r3, r2
 80031c0:	009b      	lsls	r3, r3, #2
 80031c2:	4413      	add	r3, r2
 80031c4:	00db      	lsls	r3, r3, #3
 80031c6:	440b      	add	r3, r1
 80031c8:	333c      	adds	r3, #60	; 0x3c
 80031ca:	2200      	movs	r2, #0
 80031cc:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80031ce:	7bfa      	ldrb	r2, [r7, #15]
 80031d0:	6879      	ldr	r1, [r7, #4]
 80031d2:	4613      	mov	r3, r2
 80031d4:	009b      	lsls	r3, r3, #2
 80031d6:	4413      	add	r3, r2
 80031d8:	00db      	lsls	r3, r3, #3
 80031da:	440b      	add	r3, r1
 80031dc:	3340      	adds	r3, #64	; 0x40
 80031de:	2200      	movs	r2, #0
 80031e0:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80031e2:	7bfb      	ldrb	r3, [r7, #15]
 80031e4:	3301      	adds	r3, #1
 80031e6:	73fb      	strb	r3, [r7, #15]
 80031e8:	7bfa      	ldrb	r2, [r7, #15]
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	685b      	ldr	r3, [r3, #4]
 80031ee:	429a      	cmp	r2, r3
 80031f0:	d3ad      	bcc.n	800314e <HAL_PCD_Init+0x82>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80031f2:	2300      	movs	r3, #0
 80031f4:	73fb      	strb	r3, [r7, #15]
 80031f6:	e044      	b.n	8003282 <HAL_PCD_Init+0x1b6>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80031f8:	7bfa      	ldrb	r2, [r7, #15]
 80031fa:	6879      	ldr	r1, [r7, #4]
 80031fc:	4613      	mov	r3, r2
 80031fe:	009b      	lsls	r3, r3, #2
 8003200:	4413      	add	r3, r2
 8003202:	00db      	lsls	r3, r3, #3
 8003204:	440b      	add	r3, r1
 8003206:	f203 1369 	addw	r3, r3, #361	; 0x169
 800320a:	2200      	movs	r2, #0
 800320c:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 800320e:	7bfa      	ldrb	r2, [r7, #15]
 8003210:	6879      	ldr	r1, [r7, #4]
 8003212:	4613      	mov	r3, r2
 8003214:	009b      	lsls	r3, r3, #2
 8003216:	4413      	add	r3, r2
 8003218:	00db      	lsls	r3, r3, #3
 800321a:	440b      	add	r3, r1
 800321c:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8003220:	7bfa      	ldrb	r2, [r7, #15]
 8003222:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8003224:	7bfa      	ldrb	r2, [r7, #15]
 8003226:	6879      	ldr	r1, [r7, #4]
 8003228:	4613      	mov	r3, r2
 800322a:	009b      	lsls	r3, r3, #2
 800322c:	4413      	add	r3, r2
 800322e:	00db      	lsls	r3, r3, #3
 8003230:	440b      	add	r3, r1
 8003232:	f203 136b 	addw	r3, r3, #363	; 0x16b
 8003236:	2200      	movs	r2, #0
 8003238:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 800323a:	7bfa      	ldrb	r2, [r7, #15]
 800323c:	6879      	ldr	r1, [r7, #4]
 800323e:	4613      	mov	r3, r2
 8003240:	009b      	lsls	r3, r3, #2
 8003242:	4413      	add	r3, r2
 8003244:	00db      	lsls	r3, r3, #3
 8003246:	440b      	add	r3, r1
 8003248:	f503 73bc 	add.w	r3, r3, #376	; 0x178
 800324c:	2200      	movs	r2, #0
 800324e:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8003250:	7bfa      	ldrb	r2, [r7, #15]
 8003252:	6879      	ldr	r1, [r7, #4]
 8003254:	4613      	mov	r3, r2
 8003256:	009b      	lsls	r3, r3, #2
 8003258:	4413      	add	r3, r2
 800325a:	00db      	lsls	r3, r3, #3
 800325c:	440b      	add	r3, r1
 800325e:	f503 73be 	add.w	r3, r3, #380	; 0x17c
 8003262:	2200      	movs	r2, #0
 8003264:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8003266:	7bfa      	ldrb	r2, [r7, #15]
 8003268:	6879      	ldr	r1, [r7, #4]
 800326a:	4613      	mov	r3, r2
 800326c:	009b      	lsls	r3, r3, #2
 800326e:	4413      	add	r3, r2
 8003270:	00db      	lsls	r3, r3, #3
 8003272:	440b      	add	r3, r1
 8003274:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 8003278:	2200      	movs	r2, #0
 800327a:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800327c:	7bfb      	ldrb	r3, [r7, #15]
 800327e:	3301      	adds	r3, #1
 8003280:	73fb      	strb	r3, [r7, #15]
 8003282:	7bfa      	ldrb	r2, [r7, #15]
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	685b      	ldr	r3, [r3, #4]
 8003288:	429a      	cmp	r2, r3
 800328a:	d3b5      	bcc.n	80031f8 <HAL_PCD_Init+0x12c>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	603b      	str	r3, [r7, #0]
 8003292:	687e      	ldr	r6, [r7, #4]
 8003294:	466d      	mov	r5, sp
 8003296:	f106 0410 	add.w	r4, r6, #16
 800329a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800329c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800329e:	6823      	ldr	r3, [r4, #0]
 80032a0:	602b      	str	r3, [r5, #0]
 80032a2:	1d33      	adds	r3, r6, #4
 80032a4:	cb0e      	ldmia	r3, {r1, r2, r3}
 80032a6:	6838      	ldr	r0, [r7, #0]
 80032a8:	f003 fd14 	bl	8006cd4 <USB_DevInit>
 80032ac:	4603      	mov	r3, r0
 80032ae:	2b00      	cmp	r3, #0
 80032b0:	d005      	beq.n	80032be <HAL_PCD_Init+0x1f2>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	2202      	movs	r2, #2
 80032b6:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9
    return HAL_ERROR;
 80032ba:	2301      	movs	r3, #1
 80032bc:	e00d      	b.n	80032da <HAL_PCD_Init+0x20e>
  }

  hpcd->USB_Address = 0U;
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	2200      	movs	r2, #0
 80032c2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hpcd->State = HAL_PCD_STATE_READY;
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	2201      	movs	r2, #1
 80032ca:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9
  (void)USB_DevDisconnect(hpcd->Instance);
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	681b      	ldr	r3, [r3, #0]
 80032d2:	4618      	mov	r0, r3
 80032d4:	f005 fe85 	bl	8008fe2 <USB_DevDisconnect>

  return HAL_OK;
 80032d8:	2300      	movs	r3, #0
}
 80032da:	4618      	mov	r0, r3
 80032dc:	3714      	adds	r7, #20
 80032de:	46bd      	mov	sp, r7
 80032e0:	bdf0      	pop	{r4, r5, r6, r7, pc}

080032e2 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 80032e2:	b580      	push	{r7, lr}
 80032e4:	b082      	sub	sp, #8
 80032e6:	af00      	add	r7, sp, #0
 80032e8:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 80032f0:	2b01      	cmp	r3, #1
 80032f2:	d101      	bne.n	80032f8 <HAL_PCD_Start+0x16>
 80032f4:	2302      	movs	r3, #2
 80032f6:	e016      	b.n	8003326 <HAL_PCD_Start+0x44>
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	2201      	movs	r2, #1
 80032fc:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  __HAL_PCD_ENABLE(hpcd);
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	4618      	mov	r0, r3
 8003306:	f003 fca9 	bl	8006c5c <USB_EnableGlobalInt>

#if defined (USB)
  HAL_PCDEx_SetConnectionState(hpcd, 1U);
 800330a:	2101      	movs	r1, #1
 800330c:	6878      	ldr	r0, [r7, #4]
 800330e:	f007 fef6 	bl	800b0fe <HAL_PCDEx_SetConnectionState>
#endif /* defined (USB) */

  (void)USB_DevConnect(hpcd->Instance);
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	4618      	mov	r0, r3
 8003318:	f005 fe59 	bl	8008fce <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	2200      	movs	r2, #0
 8003320:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 8003324:	2300      	movs	r3, #0
}
 8003326:	4618      	mov	r0, r3
 8003328:	3708      	adds	r7, #8
 800332a:	46bd      	mov	sp, r7
 800332c:	bd80      	pop	{r7, pc}

0800332e <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 800332e:	b580      	push	{r7, lr}
 8003330:	b088      	sub	sp, #32
 8003332:	af00      	add	r7, sp, #0
 8003334:	6078      	str	r0, [r7, #4]
  uint16_t store_ep[8];
  uint8_t i;

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_CTR))
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	4618      	mov	r0, r3
 800333c:	f005 fe5b 	bl	8008ff6 <USB_ReadInterrupts>
 8003340:	4603      	mov	r3, r0
 8003342:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003346:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800334a:	d102      	bne.n	8003352 <HAL_PCD_IRQHandler+0x24>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 800334c:	6878      	ldr	r0, [r7, #4]
 800334e:	f000 fb61 	bl	8003a14 <PCD_EP_ISR_Handler>
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_RESET))
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	4618      	mov	r0, r3
 8003358:	f005 fe4d 	bl	8008ff6 <USB_ReadInterrupts>
 800335c:	4603      	mov	r3, r0
 800335e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003362:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003366:	d112      	bne.n	800338e <HAL_PCD_IRQHandler+0x60>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8003370:	b29a      	uxth	r2, r3
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800337a:	b292      	uxth	r2, r2
 800337c:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 8003380:	6878      	ldr	r0, [r7, #4]
 8003382:	f007 fcc4 	bl	800ad0e <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 8003386:	2100      	movs	r1, #0
 8003388:	6878      	ldr	r0, [r7, #4]
 800338a:	f000 f925 	bl	80035d8 <HAL_PCD_SetAddress>
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_PMAOVR))
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	4618      	mov	r0, r3
 8003394:	f005 fe2f 	bl	8008ff6 <USB_ReadInterrupts>
 8003398:	4603      	mov	r3, r0
 800339a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800339e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80033a2:	d10b      	bne.n	80033bc <HAL_PCD_IRQHandler+0x8e>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80033ac:	b29a      	uxth	r2, r3
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80033b6:	b292      	uxth	r2, r2
 80033b8:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_ERR))
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	4618      	mov	r0, r3
 80033c2:	f005 fe18 	bl	8008ff6 <USB_ReadInterrupts>
 80033c6:	4603      	mov	r3, r0
 80033c8:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80033cc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80033d0:	d10b      	bne.n	80033ea <HAL_PCD_IRQHandler+0xbc>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80033da:	b29a      	uxth	r2, r3
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80033e4:	b292      	uxth	r2, r2
 80033e6:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_WKUP))
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	4618      	mov	r0, r3
 80033f0:	f005 fe01 	bl	8008ff6 <USB_ReadInterrupts>
 80033f4:	4603      	mov	r3, r0
 80033f6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80033fa:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80033fe:	d126      	bne.n	800344e <HAL_PCD_IRQHandler+0x120>
  {
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LP_MODE);
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8003408:	b29a      	uxth	r2, r3
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	f022 0204 	bic.w	r2, r2, #4
 8003412:	b292      	uxth	r2, r2
 8003414:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8003420:	b29a      	uxth	r2, r3
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	f022 0208 	bic.w	r2, r2, #8
 800342a:	b292      	uxth	r2, r2
 800342c:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 8003430:	6878      	ldr	r0, [r7, #4]
 8003432:	f007 fca5 	bl	800ad80 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800343e:	b29a      	uxth	r2, r3
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8003448:	b292      	uxth	r2, r2
 800344a:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_SUSP))
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	4618      	mov	r0, r3
 8003454:	f005 fdcf 	bl	8008ff6 <USB_ReadInterrupts>
 8003458:	4603      	mov	r3, r0
 800345a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800345e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003462:	f040 8084 	bne.w	800356e <HAL_PCD_IRQHandler+0x240>
  {
    /* WA: To Clear Wakeup flag if raised with suspend signal */

    /* Store Endpoint register */
    for (i = 0U; i < 8U; i++)
 8003466:	2300      	movs	r3, #0
 8003468:	77fb      	strb	r3, [r7, #31]
 800346a:	e011      	b.n	8003490 <HAL_PCD_IRQHandler+0x162>
    {
      store_ep[i] = PCD_GET_ENDPOINT(hpcd->Instance, i);
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	461a      	mov	r2, r3
 8003472:	7ffb      	ldrb	r3, [r7, #31]
 8003474:	009b      	lsls	r3, r3, #2
 8003476:	441a      	add	r2, r3
 8003478:	7ffb      	ldrb	r3, [r7, #31]
 800347a:	8812      	ldrh	r2, [r2, #0]
 800347c:	b292      	uxth	r2, r2
 800347e:	005b      	lsls	r3, r3, #1
 8003480:	f107 0120 	add.w	r1, r7, #32
 8003484:	440b      	add	r3, r1
 8003486:	f823 2c14 	strh.w	r2, [r3, #-20]
    for (i = 0U; i < 8U; i++)
 800348a:	7ffb      	ldrb	r3, [r7, #31]
 800348c:	3301      	adds	r3, #1
 800348e:	77fb      	strb	r3, [r7, #31]
 8003490:	7ffb      	ldrb	r3, [r7, #31]
 8003492:	2b07      	cmp	r3, #7
 8003494:	d9ea      	bls.n	800346c <HAL_PCD_IRQHandler+0x13e>
    }

    /* FORCE RESET */
    hpcd->Instance->CNTR |= (uint16_t)(USB_CNTR_FRES);
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 800349e:	b29a      	uxth	r2, r3
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	f042 0201 	orr.w	r2, r2, #1
 80034a8:	b292      	uxth	r2, r2
 80034aa:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

    /* CLEAR RESET */
    hpcd->Instance->CNTR &= (uint16_t)(~USB_CNTR_FRES);
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 80034b6:	b29a      	uxth	r2, r3
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	f022 0201 	bic.w	r2, r2, #1
 80034c0:	b292      	uxth	r2, r2
 80034c2:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

    /* wait for reset flag in ISTR */
    while ((hpcd->Instance->ISTR & USB_ISTR_RESET) == 0U)
 80034c6:	bf00      	nop
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80034d0:	b29b      	uxth	r3, r3
 80034d2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80034d6:	2b00      	cmp	r3, #0
 80034d8:	d0f6      	beq.n	80034c8 <HAL_PCD_IRQHandler+0x19a>
    {
    }

    /* Clear Reset Flag */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80034e2:	b29a      	uxth	r2, r3
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80034ec:	b292      	uxth	r2, r2
 80034ee:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    /* Restore Registre */
    for (i = 0U; i < 8U; i++)
 80034f2:	2300      	movs	r3, #0
 80034f4:	77fb      	strb	r3, [r7, #31]
 80034f6:	e010      	b.n	800351a <HAL_PCD_IRQHandler+0x1ec>
    {
      PCD_SET_ENDPOINT(hpcd->Instance, i, store_ep[i]);
 80034f8:	7ffb      	ldrb	r3, [r7, #31]
 80034fa:	687a      	ldr	r2, [r7, #4]
 80034fc:	6812      	ldr	r2, [r2, #0]
 80034fe:	4611      	mov	r1, r2
 8003500:	7ffa      	ldrb	r2, [r7, #31]
 8003502:	0092      	lsls	r2, r2, #2
 8003504:	440a      	add	r2, r1
 8003506:	005b      	lsls	r3, r3, #1
 8003508:	f107 0120 	add.w	r1, r7, #32
 800350c:	440b      	add	r3, r1
 800350e:	f833 3c14 	ldrh.w	r3, [r3, #-20]
 8003512:	8013      	strh	r3, [r2, #0]
    for (i = 0U; i < 8U; i++)
 8003514:	7ffb      	ldrb	r3, [r7, #31]
 8003516:	3301      	adds	r3, #1
 8003518:	77fb      	strb	r3, [r7, #31]
 800351a:	7ffb      	ldrb	r3, [r7, #31]
 800351c:	2b07      	cmp	r3, #7
 800351e:	d9eb      	bls.n	80034f8 <HAL_PCD_IRQHandler+0x1ca>
    }

    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8003528:	b29a      	uxth	r2, r3
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	f042 0208 	orr.w	r2, r2, #8
 8003532:	b292      	uxth	r2, r2
 8003534:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8003540:	b29a      	uxth	r2, r3
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800354a:	b292      	uxth	r2, r2
 800354c:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LP_MODE;
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8003558:	b29a      	uxth	r2, r3
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	f042 0204 	orr.w	r2, r2, #4
 8003562:	b292      	uxth	r2, r2
 8003564:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 8003568:	6878      	ldr	r0, [r7, #4]
 800356a:	f007 fbef 	bl	800ad4c <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_SOF))
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	4618      	mov	r0, r3
 8003574:	f005 fd3f 	bl	8008ff6 <USB_ReadInterrupts>
 8003578:	4603      	mov	r3, r0
 800357a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800357e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003582:	d10e      	bne.n	80035a2 <HAL_PCD_IRQHandler+0x274>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800358c:	b29a      	uxth	r2, r3
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8003596:	b292      	uxth	r2, r2
 8003598:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 800359c:	6878      	ldr	r0, [r7, #4]
 800359e:	f007 fba8 	bl	800acf2 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_ESOF))
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	4618      	mov	r0, r3
 80035a8:	f005 fd25 	bl	8008ff6 <USB_ReadInterrupts>
 80035ac:	4603      	mov	r3, r0
 80035ae:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80035b2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80035b6:	d10b      	bne.n	80035d0 <HAL_PCD_IRQHandler+0x2a2>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80035c0:	b29a      	uxth	r2, r3
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80035ca:	b292      	uxth	r2, r2
 80035cc:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }
}
 80035d0:	bf00      	nop
 80035d2:	3720      	adds	r7, #32
 80035d4:	46bd      	mov	sp, r7
 80035d6:	bd80      	pop	{r7, pc}

080035d8 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 80035d8:	b580      	push	{r7, lr}
 80035da:	b082      	sub	sp, #8
 80035dc:	af00      	add	r7, sp, #0
 80035de:	6078      	str	r0, [r7, #4]
 80035e0:	460b      	mov	r3, r1
 80035e2:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 80035ea:	2b01      	cmp	r3, #1
 80035ec:	d101      	bne.n	80035f2 <HAL_PCD_SetAddress+0x1a>
 80035ee:	2302      	movs	r3, #2
 80035f0:	e013      	b.n	800361a <HAL_PCD_SetAddress+0x42>
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	2201      	movs	r2, #1
 80035f6:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  hpcd->USB_Address = address;
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	78fa      	ldrb	r2, [r7, #3]
 80035fe:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	78fa      	ldrb	r2, [r7, #3]
 8003608:	4611      	mov	r1, r2
 800360a:	4618      	mov	r0, r3
 800360c:	f005 fccc 	bl	8008fa8 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	2200      	movs	r2, #0
 8003614:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 8003618:	2300      	movs	r3, #0
}
 800361a:	4618      	mov	r0, r3
 800361c:	3708      	adds	r7, #8
 800361e:	46bd      	mov	sp, r7
 8003620:	bd80      	pop	{r7, pc}

08003622 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8003622:	b580      	push	{r7, lr}
 8003624:	b084      	sub	sp, #16
 8003626:	af00      	add	r7, sp, #0
 8003628:	6078      	str	r0, [r7, #4]
 800362a:	4608      	mov	r0, r1
 800362c:	4611      	mov	r1, r2
 800362e:	461a      	mov	r2, r3
 8003630:	4603      	mov	r3, r0
 8003632:	70fb      	strb	r3, [r7, #3]
 8003634:	460b      	mov	r3, r1
 8003636:	803b      	strh	r3, [r7, #0]
 8003638:	4613      	mov	r3, r2
 800363a:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 800363c:	2300      	movs	r3, #0
 800363e:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8003640:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003644:	2b00      	cmp	r3, #0
 8003646:	da0e      	bge.n	8003666 <HAL_PCD_EP_Open+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003648:	78fb      	ldrb	r3, [r7, #3]
 800364a:	f003 0307 	and.w	r3, r3, #7
 800364e:	1c5a      	adds	r2, r3, #1
 8003650:	4613      	mov	r3, r2
 8003652:	009b      	lsls	r3, r3, #2
 8003654:	4413      	add	r3, r2
 8003656:	00db      	lsls	r3, r3, #3
 8003658:	687a      	ldr	r2, [r7, #4]
 800365a:	4413      	add	r3, r2
 800365c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800365e:	68fb      	ldr	r3, [r7, #12]
 8003660:	2201      	movs	r2, #1
 8003662:	705a      	strb	r2, [r3, #1]
 8003664:	e00e      	b.n	8003684 <HAL_PCD_EP_Open+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003666:	78fb      	ldrb	r3, [r7, #3]
 8003668:	f003 0207 	and.w	r2, r3, #7
 800366c:	4613      	mov	r3, r2
 800366e:	009b      	lsls	r3, r3, #2
 8003670:	4413      	add	r3, r2
 8003672:	00db      	lsls	r3, r3, #3
 8003674:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8003678:	687a      	ldr	r2, [r7, #4]
 800367a:	4413      	add	r3, r2
 800367c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800367e:	68fb      	ldr	r3, [r7, #12]
 8003680:	2200      	movs	r2, #0
 8003682:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8003684:	78fb      	ldrb	r3, [r7, #3]
 8003686:	f003 0307 	and.w	r3, r3, #7
 800368a:	b2da      	uxtb	r2, r3
 800368c:	68fb      	ldr	r3, [r7, #12]
 800368e:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8003690:	883a      	ldrh	r2, [r7, #0]
 8003692:	68fb      	ldr	r3, [r7, #12]
 8003694:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 8003696:	68fb      	ldr	r3, [r7, #12]
 8003698:	78ba      	ldrb	r2, [r7, #2]
 800369a:	70da      	strb	r2, [r3, #3]

  if (ep->is_in != 0U)
 800369c:	68fb      	ldr	r3, [r7, #12]
 800369e:	785b      	ldrb	r3, [r3, #1]
 80036a0:	2b00      	cmp	r3, #0
 80036a2:	d004      	beq.n	80036ae <HAL_PCD_EP_Open+0x8c>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 80036a4:	68fb      	ldr	r3, [r7, #12]
 80036a6:	781b      	ldrb	r3, [r3, #0]
 80036a8:	b29a      	uxth	r2, r3
 80036aa:	68fb      	ldr	r3, [r7, #12]
 80036ac:	81da      	strh	r2, [r3, #14]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 80036ae:	78bb      	ldrb	r3, [r7, #2]
 80036b0:	2b02      	cmp	r3, #2
 80036b2:	d102      	bne.n	80036ba <HAL_PCD_EP_Open+0x98>
  {
    ep->data_pid_start = 0U;
 80036b4:	68fb      	ldr	r3, [r7, #12]
 80036b6:	2200      	movs	r2, #0
 80036b8:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 80036c0:	2b01      	cmp	r3, #1
 80036c2:	d101      	bne.n	80036c8 <HAL_PCD_EP_Open+0xa6>
 80036c4:	2302      	movs	r3, #2
 80036c6:	e00e      	b.n	80036e6 <HAL_PCD_EP_Open+0xc4>
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	2201      	movs	r2, #1
 80036cc:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	68f9      	ldr	r1, [r7, #12]
 80036d6:	4618      	mov	r0, r3
 80036d8:	f003 fb1c 	bl	8006d14 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	2200      	movs	r2, #0
 80036e0:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return ret;
 80036e4:	7afb      	ldrb	r3, [r7, #11]
}
 80036e6:	4618      	mov	r0, r3
 80036e8:	3710      	adds	r7, #16
 80036ea:	46bd      	mov	sp, r7
 80036ec:	bd80      	pop	{r7, pc}

080036ee <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80036ee:	b580      	push	{r7, lr}
 80036f0:	b084      	sub	sp, #16
 80036f2:	af00      	add	r7, sp, #0
 80036f4:	6078      	str	r0, [r7, #4]
 80036f6:	460b      	mov	r3, r1
 80036f8:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80036fa:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80036fe:	2b00      	cmp	r3, #0
 8003700:	da0e      	bge.n	8003720 <HAL_PCD_EP_Close+0x32>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003702:	78fb      	ldrb	r3, [r7, #3]
 8003704:	f003 0307 	and.w	r3, r3, #7
 8003708:	1c5a      	adds	r2, r3, #1
 800370a:	4613      	mov	r3, r2
 800370c:	009b      	lsls	r3, r3, #2
 800370e:	4413      	add	r3, r2
 8003710:	00db      	lsls	r3, r3, #3
 8003712:	687a      	ldr	r2, [r7, #4]
 8003714:	4413      	add	r3, r2
 8003716:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003718:	68fb      	ldr	r3, [r7, #12]
 800371a:	2201      	movs	r2, #1
 800371c:	705a      	strb	r2, [r3, #1]
 800371e:	e00e      	b.n	800373e <HAL_PCD_EP_Close+0x50>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003720:	78fb      	ldrb	r3, [r7, #3]
 8003722:	f003 0207 	and.w	r2, r3, #7
 8003726:	4613      	mov	r3, r2
 8003728:	009b      	lsls	r3, r3, #2
 800372a:	4413      	add	r3, r2
 800372c:	00db      	lsls	r3, r3, #3
 800372e:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8003732:	687a      	ldr	r2, [r7, #4]
 8003734:	4413      	add	r3, r2
 8003736:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003738:	68fb      	ldr	r3, [r7, #12]
 800373a:	2200      	movs	r2, #0
 800373c:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 800373e:	78fb      	ldrb	r3, [r7, #3]
 8003740:	f003 0307 	and.w	r3, r3, #7
 8003744:	b2da      	uxtb	r2, r3
 8003746:	68fb      	ldr	r3, [r7, #12]
 8003748:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8003750:	2b01      	cmp	r3, #1
 8003752:	d101      	bne.n	8003758 <HAL_PCD_EP_Close+0x6a>
 8003754:	2302      	movs	r3, #2
 8003756:	e00e      	b.n	8003776 <HAL_PCD_EP_Close+0x88>
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	2201      	movs	r2, #1
 800375c:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	68f9      	ldr	r1, [r7, #12]
 8003766:	4618      	mov	r0, r3
 8003768:	f003 fe3e 	bl	80073e8 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	2200      	movs	r2, #0
 8003770:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  return HAL_OK;
 8003774:	2300      	movs	r3, #0
}
 8003776:	4618      	mov	r0, r3
 8003778:	3710      	adds	r7, #16
 800377a:	46bd      	mov	sp, r7
 800377c:	bd80      	pop	{r7, pc}

0800377e <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800377e:	b580      	push	{r7, lr}
 8003780:	b086      	sub	sp, #24
 8003782:	af00      	add	r7, sp, #0
 8003784:	60f8      	str	r0, [r7, #12]
 8003786:	607a      	str	r2, [r7, #4]
 8003788:	603b      	str	r3, [r7, #0]
 800378a:	460b      	mov	r3, r1
 800378c:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800378e:	7afb      	ldrb	r3, [r7, #11]
 8003790:	f003 0207 	and.w	r2, r3, #7
 8003794:	4613      	mov	r3, r2
 8003796:	009b      	lsls	r3, r3, #2
 8003798:	4413      	add	r3, r2
 800379a:	00db      	lsls	r3, r3, #3
 800379c:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 80037a0:	68fa      	ldr	r2, [r7, #12]
 80037a2:	4413      	add	r3, r2
 80037a4:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80037a6:	697b      	ldr	r3, [r7, #20]
 80037a8:	687a      	ldr	r2, [r7, #4]
 80037aa:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 80037ac:	697b      	ldr	r3, [r7, #20]
 80037ae:	683a      	ldr	r2, [r7, #0]
 80037b0:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 80037b2:	697b      	ldr	r3, [r7, #20]
 80037b4:	2200      	movs	r2, #0
 80037b6:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 80037b8:	697b      	ldr	r3, [r7, #20]
 80037ba:	2200      	movs	r2, #0
 80037bc:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80037be:	7afb      	ldrb	r3, [r7, #11]
 80037c0:	f003 0307 	and.w	r3, r3, #7
 80037c4:	b2da      	uxtb	r2, r3
 80037c6:	697b      	ldr	r3, [r7, #20]
 80037c8:	701a      	strb	r2, [r3, #0]

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80037ca:	7afb      	ldrb	r3, [r7, #11]
 80037cc:	f003 0307 	and.w	r3, r3, #7
 80037d0:	2b00      	cmp	r3, #0
 80037d2:	d106      	bne.n	80037e2 <HAL_PCD_EP_Receive+0x64>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep);
 80037d4:	68fb      	ldr	r3, [r7, #12]
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	6979      	ldr	r1, [r7, #20]
 80037da:	4618      	mov	r0, r3
 80037dc:	f003 fff0 	bl	80077c0 <USB_EPStartXfer>
 80037e0:	e005      	b.n	80037ee <HAL_PCD_EP_Receive+0x70>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep);
 80037e2:	68fb      	ldr	r3, [r7, #12]
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	6979      	ldr	r1, [r7, #20]
 80037e8:	4618      	mov	r0, r3
 80037ea:	f003 ffe9 	bl	80077c0 <USB_EPStartXfer>
  }

  return HAL_OK;
 80037ee:	2300      	movs	r3, #0
}
 80037f0:	4618      	mov	r0, r3
 80037f2:	3718      	adds	r7, #24
 80037f4:	46bd      	mov	sp, r7
 80037f6:	bd80      	pop	{r7, pc}

080037f8 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80037f8:	b480      	push	{r7}
 80037fa:	b083      	sub	sp, #12
 80037fc:	af00      	add	r7, sp, #0
 80037fe:	6078      	str	r0, [r7, #4]
 8003800:	460b      	mov	r3, r1
 8003802:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8003804:	78fb      	ldrb	r3, [r7, #3]
 8003806:	f003 0207 	and.w	r2, r3, #7
 800380a:	6879      	ldr	r1, [r7, #4]
 800380c:	4613      	mov	r3, r2
 800380e:	009b      	lsls	r3, r3, #2
 8003810:	4413      	add	r3, r2
 8003812:	00db      	lsls	r3, r3, #3
 8003814:	440b      	add	r3, r1
 8003816:	f503 73c2 	add.w	r3, r3, #388	; 0x184
 800381a:	681b      	ldr	r3, [r3, #0]
}
 800381c:	4618      	mov	r0, r3
 800381e:	370c      	adds	r7, #12
 8003820:	46bd      	mov	sp, r7
 8003822:	bc80      	pop	{r7}
 8003824:	4770      	bx	lr

08003826 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8003826:	b580      	push	{r7, lr}
 8003828:	b086      	sub	sp, #24
 800382a:	af00      	add	r7, sp, #0
 800382c:	60f8      	str	r0, [r7, #12]
 800382e:	607a      	str	r2, [r7, #4]
 8003830:	603b      	str	r3, [r7, #0]
 8003832:	460b      	mov	r3, r1
 8003834:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003836:	7afb      	ldrb	r3, [r7, #11]
 8003838:	f003 0307 	and.w	r3, r3, #7
 800383c:	1c5a      	adds	r2, r3, #1
 800383e:	4613      	mov	r3, r2
 8003840:	009b      	lsls	r3, r3, #2
 8003842:	4413      	add	r3, r2
 8003844:	00db      	lsls	r3, r3, #3
 8003846:	68fa      	ldr	r2, [r7, #12]
 8003848:	4413      	add	r3, r2
 800384a:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800384c:	697b      	ldr	r3, [r7, #20]
 800384e:	687a      	ldr	r2, [r7, #4]
 8003850:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8003852:	697b      	ldr	r3, [r7, #20]
 8003854:	683a      	ldr	r2, [r7, #0]
 8003856:	619a      	str	r2, [r3, #24]
#if defined (USB)
  ep->xfer_fill_db = 1U;
 8003858:	697b      	ldr	r3, [r7, #20]
 800385a:	2201      	movs	r2, #1
 800385c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  ep->xfer_len_db = len;
 8003860:	697b      	ldr	r3, [r7, #20]
 8003862:	683a      	ldr	r2, [r7, #0]
 8003864:	621a      	str	r2, [r3, #32]
#endif /* defined (USB) */
  ep->xfer_count = 0U;
 8003866:	697b      	ldr	r3, [r7, #20]
 8003868:	2200      	movs	r2, #0
 800386a:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 800386c:	697b      	ldr	r3, [r7, #20]
 800386e:	2201      	movs	r2, #1
 8003870:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003872:	7afb      	ldrb	r3, [r7, #11]
 8003874:	f003 0307 	and.w	r3, r3, #7
 8003878:	b2da      	uxtb	r2, r3
 800387a:	697b      	ldr	r3, [r7, #20]
 800387c:	701a      	strb	r2, [r3, #0]

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800387e:	7afb      	ldrb	r3, [r7, #11]
 8003880:	f003 0307 	and.w	r3, r3, #7
 8003884:	2b00      	cmp	r3, #0
 8003886:	d106      	bne.n	8003896 <HAL_PCD_EP_Transmit+0x70>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep);
 8003888:	68fb      	ldr	r3, [r7, #12]
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	6979      	ldr	r1, [r7, #20]
 800388e:	4618      	mov	r0, r3
 8003890:	f003 ff96 	bl	80077c0 <USB_EPStartXfer>
 8003894:	e005      	b.n	80038a2 <HAL_PCD_EP_Transmit+0x7c>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep);
 8003896:	68fb      	ldr	r3, [r7, #12]
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	6979      	ldr	r1, [r7, #20]
 800389c:	4618      	mov	r0, r3
 800389e:	f003 ff8f 	bl	80077c0 <USB_EPStartXfer>
  }

  return HAL_OK;
 80038a2:	2300      	movs	r3, #0
}
 80038a4:	4618      	mov	r0, r3
 80038a6:	3718      	adds	r7, #24
 80038a8:	46bd      	mov	sp, r7
 80038aa:	bd80      	pop	{r7, pc}

080038ac <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80038ac:	b580      	push	{r7, lr}
 80038ae:	b084      	sub	sp, #16
 80038b0:	af00      	add	r7, sp, #0
 80038b2:	6078      	str	r0, [r7, #4]
 80038b4:	460b      	mov	r3, r1
 80038b6:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 80038b8:	78fb      	ldrb	r3, [r7, #3]
 80038ba:	f003 0207 	and.w	r2, r3, #7
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	685b      	ldr	r3, [r3, #4]
 80038c2:	429a      	cmp	r2, r3
 80038c4:	d901      	bls.n	80038ca <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 80038c6:	2301      	movs	r3, #1
 80038c8:	e04c      	b.n	8003964 <HAL_PCD_EP_SetStall+0xb8>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80038ca:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80038ce:	2b00      	cmp	r3, #0
 80038d0:	da0e      	bge.n	80038f0 <HAL_PCD_EP_SetStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80038d2:	78fb      	ldrb	r3, [r7, #3]
 80038d4:	f003 0307 	and.w	r3, r3, #7
 80038d8:	1c5a      	adds	r2, r3, #1
 80038da:	4613      	mov	r3, r2
 80038dc:	009b      	lsls	r3, r3, #2
 80038de:	4413      	add	r3, r2
 80038e0:	00db      	lsls	r3, r3, #3
 80038e2:	687a      	ldr	r2, [r7, #4]
 80038e4:	4413      	add	r3, r2
 80038e6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80038e8:	68fb      	ldr	r3, [r7, #12]
 80038ea:	2201      	movs	r2, #1
 80038ec:	705a      	strb	r2, [r3, #1]
 80038ee:	e00c      	b.n	800390a <HAL_PCD_EP_SetStall+0x5e>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 80038f0:	78fa      	ldrb	r2, [r7, #3]
 80038f2:	4613      	mov	r3, r2
 80038f4:	009b      	lsls	r3, r3, #2
 80038f6:	4413      	add	r3, r2
 80038f8:	00db      	lsls	r3, r3, #3
 80038fa:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 80038fe:	687a      	ldr	r2, [r7, #4]
 8003900:	4413      	add	r3, r2
 8003902:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003904:	68fb      	ldr	r3, [r7, #12]
 8003906:	2200      	movs	r2, #0
 8003908:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 800390a:	68fb      	ldr	r3, [r7, #12]
 800390c:	2201      	movs	r2, #1
 800390e:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003910:	78fb      	ldrb	r3, [r7, #3]
 8003912:	f003 0307 	and.w	r3, r3, #7
 8003916:	b2da      	uxtb	r2, r3
 8003918:	68fb      	ldr	r3, [r7, #12]
 800391a:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8003922:	2b01      	cmp	r3, #1
 8003924:	d101      	bne.n	800392a <HAL_PCD_EP_SetStall+0x7e>
 8003926:	2302      	movs	r3, #2
 8003928:	e01c      	b.n	8003964 <HAL_PCD_EP_SetStall+0xb8>
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	2201      	movs	r2, #1
 800392e:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	68f9      	ldr	r1, [r7, #12]
 8003938:	4618      	mov	r0, r3
 800393a:	f005 fa38 	bl	8008dae <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800393e:	78fb      	ldrb	r3, [r7, #3]
 8003940:	f003 0307 	and.w	r3, r3, #7
 8003944:	2b00      	cmp	r3, #0
 8003946:	d108      	bne.n	800395a <HAL_PCD_EP_SetStall+0xae>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t *)hpcd->Setup);
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	681a      	ldr	r2, [r3, #0]
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	f503 732c 	add.w	r3, r3, #688	; 0x2b0
 8003952:	4619      	mov	r1, r3
 8003954:	4610      	mov	r0, r2
 8003956:	f005 fb5d 	bl	8009014 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	2200      	movs	r2, #0
 800395e:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 8003962:	2300      	movs	r3, #0
}
 8003964:	4618      	mov	r0, r3
 8003966:	3710      	adds	r7, #16
 8003968:	46bd      	mov	sp, r7
 800396a:	bd80      	pop	{r7, pc}

0800396c <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800396c:	b580      	push	{r7, lr}
 800396e:	b084      	sub	sp, #16
 8003970:	af00      	add	r7, sp, #0
 8003972:	6078      	str	r0, [r7, #4]
 8003974:	460b      	mov	r3, r1
 8003976:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8003978:	78fb      	ldrb	r3, [r7, #3]
 800397a:	f003 020f 	and.w	r2, r3, #15
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	685b      	ldr	r3, [r3, #4]
 8003982:	429a      	cmp	r2, r3
 8003984:	d901      	bls.n	800398a <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8003986:	2301      	movs	r3, #1
 8003988:	e040      	b.n	8003a0c <HAL_PCD_EP_ClrStall+0xa0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800398a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800398e:	2b00      	cmp	r3, #0
 8003990:	da0e      	bge.n	80039b0 <HAL_PCD_EP_ClrStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003992:	78fb      	ldrb	r3, [r7, #3]
 8003994:	f003 0307 	and.w	r3, r3, #7
 8003998:	1c5a      	adds	r2, r3, #1
 800399a:	4613      	mov	r3, r2
 800399c:	009b      	lsls	r3, r3, #2
 800399e:	4413      	add	r3, r2
 80039a0:	00db      	lsls	r3, r3, #3
 80039a2:	687a      	ldr	r2, [r7, #4]
 80039a4:	4413      	add	r3, r2
 80039a6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80039a8:	68fb      	ldr	r3, [r7, #12]
 80039aa:	2201      	movs	r2, #1
 80039ac:	705a      	strb	r2, [r3, #1]
 80039ae:	e00e      	b.n	80039ce <HAL_PCD_EP_ClrStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80039b0:	78fb      	ldrb	r3, [r7, #3]
 80039b2:	f003 0207 	and.w	r2, r3, #7
 80039b6:	4613      	mov	r3, r2
 80039b8:	009b      	lsls	r3, r3, #2
 80039ba:	4413      	add	r3, r2
 80039bc:	00db      	lsls	r3, r3, #3
 80039be:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 80039c2:	687a      	ldr	r2, [r7, #4]
 80039c4:	4413      	add	r3, r2
 80039c6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80039c8:	68fb      	ldr	r3, [r7, #12]
 80039ca:	2200      	movs	r2, #0
 80039cc:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 80039ce:	68fb      	ldr	r3, [r7, #12]
 80039d0:	2200      	movs	r2, #0
 80039d2:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80039d4:	78fb      	ldrb	r3, [r7, #3]
 80039d6:	f003 0307 	and.w	r3, r3, #7
 80039da:	b2da      	uxtb	r2, r3
 80039dc:	68fb      	ldr	r3, [r7, #12]
 80039de:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 80039e6:	2b01      	cmp	r3, #1
 80039e8:	d101      	bne.n	80039ee <HAL_PCD_EP_ClrStall+0x82>
 80039ea:	2302      	movs	r3, #2
 80039ec:	e00e      	b.n	8003a0c <HAL_PCD_EP_ClrStall+0xa0>
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	2201      	movs	r2, #1
 80039f2:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  (void)USB_EPClearStall(hpcd->Instance, ep);
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	68f9      	ldr	r1, [r7, #12]
 80039fc:	4618      	mov	r0, r3
 80039fe:	f005 fa26 	bl	8008e4e <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	2200      	movs	r2, #0
 8003a06:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 8003a0a:	2300      	movs	r3, #0
}
 8003a0c:	4618      	mov	r0, r3
 8003a0e:	3710      	adds	r7, #16
 8003a10:	46bd      	mov	sp, r7
 8003a12:	bd80      	pop	{r7, pc}

08003a14 <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 8003a14:	b580      	push	{r7, lr}
 8003a16:	b08e      	sub	sp, #56	; 0x38
 8003a18:	af00      	add	r7, sp, #0
 8003a1a:	6078      	str	r0, [r7, #4]
  PCD_EPTypeDef *ep;
  uint16_t count, wIstr, wEPVal, TxByteNbre;
  uint8_t epindex;

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8003a1c:	e2ec      	b.n	8003ff8 <PCD_EP_ISR_Handler+0x5e4>
  {
    wIstr = hpcd->Instance->ISTR;
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8003a26:	85fb      	strh	r3, [r7, #46]	; 0x2e

    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 8003a28:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8003a2a:	b2db      	uxtb	r3, r3
 8003a2c:	f003 030f 	and.w	r3, r3, #15
 8003a30:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d

    if (epindex == 0U)
 8003a34:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8003a38:	2b00      	cmp	r3, #0
 8003a3a:	f040 8161 	bne.w	8003d00 <PCD_EP_ISR_Handler+0x2ec>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 8003a3e:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8003a40:	f003 0310 	and.w	r3, r3, #16
 8003a44:	2b00      	cmp	r3, #0
 8003a46:	d152      	bne.n	8003aee <PCD_EP_ISR_Handler+0xda>
      {
        /* DIR = 0 */

        /* DIR = 0 => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	881b      	ldrh	r3, [r3, #0]
 8003a4e:	b29b      	uxth	r3, r3
 8003a50:	f423 43e1 	bic.w	r3, r3, #28800	; 0x7080
 8003a54:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003a58:	81fb      	strh	r3, [r7, #14]
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	681a      	ldr	r2, [r3, #0]
 8003a5e:	89fb      	ldrh	r3, [r7, #14]
 8003a60:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003a64:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003a68:	b29b      	uxth	r3, r3
 8003a6a:	8013      	strh	r3, [r2, #0]
        ep = &hpcd->IN_ep[0];
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	3328      	adds	r3, #40	; 0x28
 8003a70:	627b      	str	r3, [r7, #36]	; 0x24

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	681b      	ldr	r3, [r3, #0]
 8003a76:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003a7a:	b29b      	uxth	r3, r3
 8003a7c:	461a      	mov	r2, r3
 8003a7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a80:	781b      	ldrb	r3, [r3, #0]
 8003a82:	00db      	lsls	r3, r3, #3
 8003a84:	4413      	add	r3, r2
 8003a86:	3302      	adds	r3, #2
 8003a88:	005b      	lsls	r3, r3, #1
 8003a8a:	687a      	ldr	r2, [r7, #4]
 8003a8c:	6812      	ldr	r2, [r2, #0]
 8003a8e:	4413      	add	r3, r2
 8003a90:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8003a94:	881b      	ldrh	r3, [r3, #0]
 8003a96:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8003a9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a9c:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 8003a9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003aa0:	695a      	ldr	r2, [r3, #20]
 8003aa2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003aa4:	69db      	ldr	r3, [r3, #28]
 8003aa6:	441a      	add	r2, r3
 8003aa8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003aaa:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 8003aac:	2100      	movs	r1, #0
 8003aae:	6878      	ldr	r0, [r7, #4]
 8003ab0:	f007 f905 	bl	800acbe <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003aba:	b2db      	uxtb	r3, r3
 8003abc:	2b00      	cmp	r3, #0
 8003abe:	f000 829b 	beq.w	8003ff8 <PCD_EP_ISR_Handler+0x5e4>
 8003ac2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ac4:	699b      	ldr	r3, [r3, #24]
 8003ac6:	2b00      	cmp	r3, #0
 8003ac8:	f040 8296 	bne.w	8003ff8 <PCD_EP_ISR_Handler+0x5e4>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003ad2:	b2db      	uxtb	r3, r3
 8003ad4:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8003ad8:	b2da      	uxtb	r2, r3
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	b292      	uxth	r2, r2
 8003ae0:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
          hpcd->USB_Address = 0U;
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	2200      	movs	r2, #0
 8003ae8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 8003aec:	e284      	b.n	8003ff8 <PCD_EP_ISR_Handler+0x5e4>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8003af4:	627b      	str	r3, [r7, #36]	; 0x24
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	881b      	ldrh	r3, [r3, #0]
 8003afc:	857b      	strh	r3, [r7, #42]	; 0x2a

        if ((wEPVal & USB_EP_SETUP) != 0U)
 8003afe:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8003b00:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003b04:	2b00      	cmp	r3, #0
 8003b06:	d034      	beq.n	8003b72 <PCD_EP_ISR_Handler+0x15e>
        {
          /* Get SETUP Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003b10:	b29b      	uxth	r3, r3
 8003b12:	461a      	mov	r2, r3
 8003b14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b16:	781b      	ldrb	r3, [r3, #0]
 8003b18:	00db      	lsls	r3, r3, #3
 8003b1a:	4413      	add	r3, r2
 8003b1c:	3306      	adds	r3, #6
 8003b1e:	005b      	lsls	r3, r3, #1
 8003b20:	687a      	ldr	r2, [r7, #4]
 8003b22:	6812      	ldr	r2, [r2, #0]
 8003b24:	4413      	add	r3, r2
 8003b26:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8003b2a:	881b      	ldrh	r3, [r3, #0]
 8003b2c:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8003b30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b32:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	6818      	ldr	r0, [r3, #0]
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	f503 712c 	add.w	r1, r3, #688	; 0x2b0
 8003b3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b40:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 8003b42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b44:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8003b46:	b29b      	uxth	r3, r3
 8003b48:	f005 fab4 	bl	80090b4 <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1 */
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	881b      	ldrh	r3, [r3, #0]
 8003b52:	b29a      	uxth	r2, r3
 8003b54:	f640 738f 	movw	r3, #3983	; 0xf8f
 8003b58:	4013      	ands	r3, r2
 8003b5a:	823b      	strh	r3, [r7, #16]
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	8a3a      	ldrh	r2, [r7, #16]
 8003b62:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8003b66:	b292      	uxth	r2, r2
 8003b68:	801a      	strh	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 8003b6a:	6878      	ldr	r0, [r7, #4]
 8003b6c:	f007 f87a 	bl	800ac64 <HAL_PCD_SetupStageCallback>
 8003b70:	e242      	b.n	8003ff8 <PCD_EP_ISR_Handler+0x5e4>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8003b72:	f9b7 302a 	ldrsh.w	r3, [r7, #42]	; 0x2a
 8003b76:	2b00      	cmp	r3, #0
 8003b78:	f280 823e 	bge.w	8003ff8 <PCD_EP_ISR_Handler+0x5e4>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	881b      	ldrh	r3, [r3, #0]
 8003b82:	b29a      	uxth	r2, r3
 8003b84:	f640 738f 	movw	r3, #3983	; 0xf8f
 8003b88:	4013      	ands	r3, r2
 8003b8a:	83bb      	strh	r3, [r7, #28]
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	8bba      	ldrh	r2, [r7, #28]
 8003b92:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8003b96:	b292      	uxth	r2, r2
 8003b98:	801a      	strh	r2, [r3, #0]

          /* Get Control Data OUT Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003ba2:	b29b      	uxth	r3, r3
 8003ba4:	461a      	mov	r2, r3
 8003ba6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ba8:	781b      	ldrb	r3, [r3, #0]
 8003baa:	00db      	lsls	r3, r3, #3
 8003bac:	4413      	add	r3, r2
 8003bae:	3306      	adds	r3, #6
 8003bb0:	005b      	lsls	r3, r3, #1
 8003bb2:	687a      	ldr	r2, [r7, #4]
 8003bb4:	6812      	ldr	r2, [r2, #0]
 8003bb6:	4413      	add	r3, r2
 8003bb8:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8003bbc:	881b      	ldrh	r3, [r3, #0]
 8003bbe:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8003bc2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003bc4:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 8003bc6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003bc8:	69db      	ldr	r3, [r3, #28]
 8003bca:	2b00      	cmp	r3, #0
 8003bcc:	d019      	beq.n	8003c02 <PCD_EP_ISR_Handler+0x1ee>
 8003bce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003bd0:	695b      	ldr	r3, [r3, #20]
 8003bd2:	2b00      	cmp	r3, #0
 8003bd4:	d015      	beq.n	8003c02 <PCD_EP_ISR_Handler+0x1ee>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	6818      	ldr	r0, [r3, #0]
 8003bda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003bdc:	6959      	ldr	r1, [r3, #20]
 8003bde:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003be0:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 8003be2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003be4:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8003be6:	b29b      	uxth	r3, r3
 8003be8:	f005 fa64 	bl	80090b4 <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 8003bec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003bee:	695a      	ldr	r2, [r3, #20]
 8003bf0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003bf2:	69db      	ldr	r3, [r3, #28]
 8003bf4:	441a      	add	r2, r3
 8003bf6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003bf8:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 8003bfa:	2100      	movs	r1, #0
 8003bfc:	6878      	ldr	r0, [r7, #4]
 8003bfe:	f007 f843 	bl	800ac88 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          if ((PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0) & USB_EP_SETUP) == 0U)
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	881b      	ldrh	r3, [r3, #0]
 8003c08:	b29b      	uxth	r3, r3
 8003c0a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003c0e:	2b00      	cmp	r3, #0
 8003c10:	f040 81f2 	bne.w	8003ff8 <PCD_EP_ISR_Handler+0x5e4>
          {
            PCD_SET_EP_RX_CNT(hpcd->Instance, PCD_ENDP0, ep->maxpacket);
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	61bb      	str	r3, [r7, #24]
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003c22:	b29b      	uxth	r3, r3
 8003c24:	461a      	mov	r2, r3
 8003c26:	69bb      	ldr	r3, [r7, #24]
 8003c28:	4413      	add	r3, r2
 8003c2a:	61bb      	str	r3, [r7, #24]
 8003c2c:	69bb      	ldr	r3, [r7, #24]
 8003c2e:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8003c32:	617b      	str	r3, [r7, #20]
 8003c34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c36:	691b      	ldr	r3, [r3, #16]
 8003c38:	2b00      	cmp	r3, #0
 8003c3a:	d112      	bne.n	8003c62 <PCD_EP_ISR_Handler+0x24e>
 8003c3c:	697b      	ldr	r3, [r7, #20]
 8003c3e:	881b      	ldrh	r3, [r3, #0]
 8003c40:	b29b      	uxth	r3, r3
 8003c42:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8003c46:	b29a      	uxth	r2, r3
 8003c48:	697b      	ldr	r3, [r7, #20]
 8003c4a:	801a      	strh	r2, [r3, #0]
 8003c4c:	697b      	ldr	r3, [r7, #20]
 8003c4e:	881b      	ldrh	r3, [r3, #0]
 8003c50:	b29b      	uxth	r3, r3
 8003c52:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003c56:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003c5a:	b29a      	uxth	r2, r3
 8003c5c:	697b      	ldr	r3, [r7, #20]
 8003c5e:	801a      	strh	r2, [r3, #0]
 8003c60:	e02f      	b.n	8003cc2 <PCD_EP_ISR_Handler+0x2ae>
 8003c62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c64:	691b      	ldr	r3, [r3, #16]
 8003c66:	2b3e      	cmp	r3, #62	; 0x3e
 8003c68:	d813      	bhi.n	8003c92 <PCD_EP_ISR_Handler+0x27e>
 8003c6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c6c:	691b      	ldr	r3, [r3, #16]
 8003c6e:	085b      	lsrs	r3, r3, #1
 8003c70:	633b      	str	r3, [r7, #48]	; 0x30
 8003c72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c74:	691b      	ldr	r3, [r3, #16]
 8003c76:	f003 0301 	and.w	r3, r3, #1
 8003c7a:	2b00      	cmp	r3, #0
 8003c7c:	d002      	beq.n	8003c84 <PCD_EP_ISR_Handler+0x270>
 8003c7e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003c80:	3301      	adds	r3, #1
 8003c82:	633b      	str	r3, [r7, #48]	; 0x30
 8003c84:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003c86:	b29b      	uxth	r3, r3
 8003c88:	029b      	lsls	r3, r3, #10
 8003c8a:	b29a      	uxth	r2, r3
 8003c8c:	697b      	ldr	r3, [r7, #20]
 8003c8e:	801a      	strh	r2, [r3, #0]
 8003c90:	e017      	b.n	8003cc2 <PCD_EP_ISR_Handler+0x2ae>
 8003c92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c94:	691b      	ldr	r3, [r3, #16]
 8003c96:	095b      	lsrs	r3, r3, #5
 8003c98:	633b      	str	r3, [r7, #48]	; 0x30
 8003c9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c9c:	691b      	ldr	r3, [r3, #16]
 8003c9e:	f003 031f 	and.w	r3, r3, #31
 8003ca2:	2b00      	cmp	r3, #0
 8003ca4:	d102      	bne.n	8003cac <PCD_EP_ISR_Handler+0x298>
 8003ca6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003ca8:	3b01      	subs	r3, #1
 8003caa:	633b      	str	r3, [r7, #48]	; 0x30
 8003cac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003cae:	b29b      	uxth	r3, r3
 8003cb0:	029b      	lsls	r3, r3, #10
 8003cb2:	b29b      	uxth	r3, r3
 8003cb4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003cb8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003cbc:	b29a      	uxth	r2, r3
 8003cbe:	697b      	ldr	r3, [r7, #20]
 8003cc0:	801a      	strh	r2, [r3, #0]
            PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	881b      	ldrh	r3, [r3, #0]
 8003cc8:	b29b      	uxth	r3, r3
 8003cca:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003cce:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003cd2:	827b      	strh	r3, [r7, #18]
 8003cd4:	8a7b      	ldrh	r3, [r7, #18]
 8003cd6:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 8003cda:	827b      	strh	r3, [r7, #18]
 8003cdc:	8a7b      	ldrh	r3, [r7, #18]
 8003cde:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8003ce2:	827b      	strh	r3, [r7, #18]
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	681a      	ldr	r2, [r3, #0]
 8003ce8:	8a7b      	ldrh	r3, [r7, #18]
 8003cea:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8003cee:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8003cf2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003cf6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003cfa:	b29b      	uxth	r3, r3
 8003cfc:	8013      	strh	r3, [r2, #0]
 8003cfe:	e17b      	b.n	8003ff8 <PCD_EP_ISR_Handler+0x5e4>
    }
    else
    {
      /* Decode and service non control endpoints interrupt */
      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	461a      	mov	r2, r3
 8003d06:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8003d0a:	009b      	lsls	r3, r3, #2
 8003d0c:	4413      	add	r3, r2
 8003d0e:	881b      	ldrh	r3, [r3, #0]
 8003d10:	857b      	strh	r3, [r7, #42]	; 0x2a

      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8003d12:	f9b7 302a 	ldrsh.w	r3, [r7, #42]	; 0x2a
 8003d16:	2b00      	cmp	r3, #0
 8003d18:	f280 80ea 	bge.w	8003ef0 <PCD_EP_ISR_Handler+0x4dc>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	461a      	mov	r2, r3
 8003d22:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8003d26:	009b      	lsls	r3, r3, #2
 8003d28:	4413      	add	r3, r2
 8003d2a:	881b      	ldrh	r3, [r3, #0]
 8003d2c:	b29a      	uxth	r2, r3
 8003d2e:	f640 738f 	movw	r3, #3983	; 0xf8f
 8003d32:	4013      	ands	r3, r2
 8003d34:	853b      	strh	r3, [r7, #40]	; 0x28
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	461a      	mov	r2, r3
 8003d3c:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8003d40:	009b      	lsls	r3, r3, #2
 8003d42:	4413      	add	r3, r2
 8003d44:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 8003d46:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8003d4a:	b292      	uxth	r2, r2
 8003d4c:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 8003d4e:	f897 202d 	ldrb.w	r2, [r7, #45]	; 0x2d
 8003d52:	4613      	mov	r3, r2
 8003d54:	009b      	lsls	r3, r3, #2
 8003d56:	4413      	add	r3, r2
 8003d58:	00db      	lsls	r3, r3, #3
 8003d5a:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8003d5e:	687a      	ldr	r2, [r7, #4]
 8003d60:	4413      	add	r3, r2
 8003d62:	627b      	str	r3, [r7, #36]	; 0x24

        /* OUT Single Buffering */
        if (ep->doublebuffer == 0U)
 8003d64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d66:	7b1b      	ldrb	r3, [r3, #12]
 8003d68:	2b00      	cmp	r3, #0
 8003d6a:	d122      	bne.n	8003db2 <PCD_EP_ISR_Handler+0x39e>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003d74:	b29b      	uxth	r3, r3
 8003d76:	461a      	mov	r2, r3
 8003d78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d7a:	781b      	ldrb	r3, [r3, #0]
 8003d7c:	00db      	lsls	r3, r3, #3
 8003d7e:	4413      	add	r3, r2
 8003d80:	3306      	adds	r3, #6
 8003d82:	005b      	lsls	r3, r3, #1
 8003d84:	687a      	ldr	r2, [r7, #4]
 8003d86:	6812      	ldr	r2, [r2, #0]
 8003d88:	4413      	add	r3, r2
 8003d8a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8003d8e:	881b      	ldrh	r3, [r3, #0]
 8003d90:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003d94:	86fb      	strh	r3, [r7, #54]	; 0x36

          if (count != 0U)
 8003d96:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8003d98:	2b00      	cmp	r3, #0
 8003d9a:	f000 8087 	beq.w	8003eac <PCD_EP_ISR_Handler+0x498>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	6818      	ldr	r0, [r3, #0]
 8003da2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003da4:	6959      	ldr	r1, [r3, #20]
 8003da6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003da8:	88da      	ldrh	r2, [r3, #6]
 8003daa:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8003dac:	f005 f982 	bl	80090b4 <USB_ReadPMA>
 8003db0:	e07c      	b.n	8003eac <PCD_EP_ISR_Handler+0x498>
          }
        }
        else
        {
          /* manage double buffer bulk out */
          if (ep->type == EP_TYPE_BULK)
 8003db2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003db4:	78db      	ldrb	r3, [r3, #3]
 8003db6:	2b02      	cmp	r3, #2
 8003db8:	d108      	bne.n	8003dcc <PCD_EP_ISR_Handler+0x3b8>
          {
            count = HAL_PCD_EP_DB_Receive(hpcd, ep, wEPVal);
 8003dba:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8003dbc:	461a      	mov	r2, r3
 8003dbe:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8003dc0:	6878      	ldr	r0, [r7, #4]
 8003dc2:	f000 f927 	bl	8004014 <HAL_PCD_EP_DB_Receive>
 8003dc6:	4603      	mov	r3, r0
 8003dc8:	86fb      	strh	r3, [r7, #54]	; 0x36
 8003dca:	e06f      	b.n	8003eac <PCD_EP_ISR_Handler+0x498>
          }
          else /* manage double buffer iso out */
          {
            /* free EP OUT Buffer */
            PCD_FreeUserBuffer(hpcd->Instance, ep->num, 0U);
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	461a      	mov	r2, r3
 8003dd2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003dd4:	781b      	ldrb	r3, [r3, #0]
 8003dd6:	009b      	lsls	r3, r3, #2
 8003dd8:	4413      	add	r3, r2
 8003dda:	881b      	ldrh	r3, [r3, #0]
 8003ddc:	b29b      	uxth	r3, r3
 8003dde:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003de2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003de6:	847b      	strh	r3, [r7, #34]	; 0x22
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	461a      	mov	r2, r3
 8003dee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003df0:	781b      	ldrb	r3, [r3, #0]
 8003df2:	009b      	lsls	r3, r3, #2
 8003df4:	441a      	add	r2, r3
 8003df6:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8003df8:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8003dfc:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8003e00:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003e04:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8003e08:	b29b      	uxth	r3, r3
 8003e0a:	8013      	strh	r3, [r2, #0]

            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	461a      	mov	r2, r3
 8003e12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e14:	781b      	ldrb	r3, [r3, #0]
 8003e16:	009b      	lsls	r3, r3, #2
 8003e18:	4413      	add	r3, r2
 8003e1a:	881b      	ldrh	r3, [r3, #0]
 8003e1c:	b29b      	uxth	r3, r3
 8003e1e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003e22:	2b00      	cmp	r3, #0
 8003e24:	d021      	beq.n	8003e6a <PCD_EP_ISR_Handler+0x456>
            {
              /* read from endpoint BUF0Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003e2e:	b29b      	uxth	r3, r3
 8003e30:	461a      	mov	r2, r3
 8003e32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e34:	781b      	ldrb	r3, [r3, #0]
 8003e36:	00db      	lsls	r3, r3, #3
 8003e38:	4413      	add	r3, r2
 8003e3a:	3302      	adds	r3, #2
 8003e3c:	005b      	lsls	r3, r3, #1
 8003e3e:	687a      	ldr	r2, [r7, #4]
 8003e40:	6812      	ldr	r2, [r2, #0]
 8003e42:	4413      	add	r3, r2
 8003e44:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8003e48:	881b      	ldrh	r3, [r3, #0]
 8003e4a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003e4e:	86fb      	strh	r3, [r7, #54]	; 0x36

              if (count != 0U)
 8003e50:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8003e52:	2b00      	cmp	r3, #0
 8003e54:	d02a      	beq.n	8003eac <PCD_EP_ISR_Handler+0x498>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	6818      	ldr	r0, [r3, #0]
 8003e5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e5c:	6959      	ldr	r1, [r3, #20]
 8003e5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e60:	891a      	ldrh	r2, [r3, #8]
 8003e62:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8003e64:	f005 f926 	bl	80090b4 <USB_ReadPMA>
 8003e68:	e020      	b.n	8003eac <PCD_EP_ISR_Handler+0x498>
              }
            }
            else
            {
              /* read from endpoint BUF1Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003e72:	b29b      	uxth	r3, r3
 8003e74:	461a      	mov	r2, r3
 8003e76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e78:	781b      	ldrb	r3, [r3, #0]
 8003e7a:	00db      	lsls	r3, r3, #3
 8003e7c:	4413      	add	r3, r2
 8003e7e:	3306      	adds	r3, #6
 8003e80:	005b      	lsls	r3, r3, #1
 8003e82:	687a      	ldr	r2, [r7, #4]
 8003e84:	6812      	ldr	r2, [r2, #0]
 8003e86:	4413      	add	r3, r2
 8003e88:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8003e8c:	881b      	ldrh	r3, [r3, #0]
 8003e8e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003e92:	86fb      	strh	r3, [r7, #54]	; 0x36

              if (count != 0U)
 8003e94:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8003e96:	2b00      	cmp	r3, #0
 8003e98:	d008      	beq.n	8003eac <PCD_EP_ISR_Handler+0x498>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	6818      	ldr	r0, [r3, #0]
 8003e9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ea0:	6959      	ldr	r1, [r3, #20]
 8003ea2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ea4:	895a      	ldrh	r2, [r3, #10]
 8003ea6:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8003ea8:	f005 f904 	bl	80090b4 <USB_ReadPMA>
              }
            }
          }
        }
        /* multi-packet on the NON control OUT endpoint */
        ep->xfer_count += count;
 8003eac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003eae:	69da      	ldr	r2, [r3, #28]
 8003eb0:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8003eb2:	441a      	add	r2, r3
 8003eb4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003eb6:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 8003eb8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003eba:	695a      	ldr	r2, [r3, #20]
 8003ebc:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8003ebe:	441a      	add	r2, r3
 8003ec0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ec2:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 8003ec4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ec6:	699b      	ldr	r3, [r3, #24]
 8003ec8:	2b00      	cmp	r3, #0
 8003eca:	d004      	beq.n	8003ed6 <PCD_EP_ISR_Handler+0x4c2>
 8003ecc:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 8003ece:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ed0:	691b      	ldr	r3, [r3, #16]
 8003ed2:	429a      	cmp	r2, r3
 8003ed4:	d206      	bcs.n	8003ee4 <PCD_EP_ISR_Handler+0x4d0>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 8003ed6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ed8:	781b      	ldrb	r3, [r3, #0]
 8003eda:	4619      	mov	r1, r3
 8003edc:	6878      	ldr	r0, [r7, #4]
 8003ede:	f006 fed3 	bl	800ac88 <HAL_PCD_DataOutStageCallback>
 8003ee2:	e005      	b.n	8003ef0 <PCD_EP_ISR_Handler+0x4dc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void) USB_EPStartXfer(hpcd->Instance, ep);
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8003eea:	4618      	mov	r0, r3
 8003eec:	f003 fc68 	bl	80077c0 <USB_EPStartXfer>
        }

      }

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 8003ef0:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8003ef2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003ef6:	2b00      	cmp	r3, #0
 8003ef8:	d07e      	beq.n	8003ff8 <PCD_EP_ISR_Handler+0x5e4>
      {
        ep = &hpcd->IN_ep[epindex];
 8003efa:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8003efe:	1c5a      	adds	r2, r3, #1
 8003f00:	4613      	mov	r3, r2
 8003f02:	009b      	lsls	r3, r3, #2
 8003f04:	4413      	add	r3, r2
 8003f06:	00db      	lsls	r3, r3, #3
 8003f08:	687a      	ldr	r2, [r7, #4]
 8003f0a:	4413      	add	r3, r2
 8003f0c:	627b      	str	r3, [r7, #36]	; 0x24

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	681b      	ldr	r3, [r3, #0]
 8003f12:	461a      	mov	r2, r3
 8003f14:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8003f18:	009b      	lsls	r3, r3, #2
 8003f1a:	4413      	add	r3, r2
 8003f1c:	881b      	ldrh	r3, [r3, #0]
 8003f1e:	b29b      	uxth	r3, r3
 8003f20:	f423 43e1 	bic.w	r3, r3, #28800	; 0x7080
 8003f24:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003f28:	843b      	strh	r3, [r7, #32]
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	461a      	mov	r2, r3
 8003f30:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8003f34:	009b      	lsls	r3, r3, #2
 8003f36:	441a      	add	r2, r3
 8003f38:	8c3b      	ldrh	r3, [r7, #32]
 8003f3a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003f3e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003f42:	b29b      	uxth	r3, r3
 8003f44:	8013      	strh	r3, [r2, #0]

        /* Manage all non bulk/isoc transaction Bulk Single Buffer Transaction */
        if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_CTRL) ||
 8003f46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f48:	78db      	ldrb	r3, [r3, #3]
 8003f4a:	2b03      	cmp	r3, #3
 8003f4c:	d00c      	beq.n	8003f68 <PCD_EP_ISR_Handler+0x554>
 8003f4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f50:	78db      	ldrb	r3, [r3, #3]
 8003f52:	2b00      	cmp	r3, #0
 8003f54:	d008      	beq.n	8003f68 <PCD_EP_ISR_Handler+0x554>
           ((ep->type == EP_TYPE_BULK) && ((wEPVal & USB_EP_KIND) == 0U)))
 8003f56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f58:	78db      	ldrb	r3, [r3, #3]
        if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_CTRL) ||
 8003f5a:	2b02      	cmp	r3, #2
 8003f5c:	d146      	bne.n	8003fec <PCD_EP_ISR_Handler+0x5d8>
           ((ep->type == EP_TYPE_BULK) && ((wEPVal & USB_EP_KIND) == 0U)))
 8003f5e:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8003f60:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003f64:	2b00      	cmp	r3, #0
 8003f66:	d141      	bne.n	8003fec <PCD_EP_ISR_Handler+0x5d8>
        {
          /* multi-packet on the NON control IN endpoint */
          TxByteNbre = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003f70:	b29b      	uxth	r3, r3
 8003f72:	461a      	mov	r2, r3
 8003f74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f76:	781b      	ldrb	r3, [r3, #0]
 8003f78:	00db      	lsls	r3, r3, #3
 8003f7a:	4413      	add	r3, r2
 8003f7c:	3302      	adds	r3, #2
 8003f7e:	005b      	lsls	r3, r3, #1
 8003f80:	687a      	ldr	r2, [r7, #4]
 8003f82:	6812      	ldr	r2, [r2, #0]
 8003f84:	4413      	add	r3, r2
 8003f86:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8003f8a:	881b      	ldrh	r3, [r3, #0]
 8003f8c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003f90:	83fb      	strh	r3, [r7, #30]

          if (ep->xfer_len > TxByteNbre)
 8003f92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f94:	699a      	ldr	r2, [r3, #24]
 8003f96:	8bfb      	ldrh	r3, [r7, #30]
 8003f98:	429a      	cmp	r2, r3
 8003f9a:	d906      	bls.n	8003faa <PCD_EP_ISR_Handler+0x596>
          {
            ep->xfer_len -= TxByteNbre;
 8003f9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f9e:	699a      	ldr	r2, [r3, #24]
 8003fa0:	8bfb      	ldrh	r3, [r7, #30]
 8003fa2:	1ad2      	subs	r2, r2, r3
 8003fa4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003fa6:	619a      	str	r2, [r3, #24]
 8003fa8:	e002      	b.n	8003fb0 <PCD_EP_ISR_Handler+0x59c>
          }
          else
          {
            ep->xfer_len = 0U;
 8003faa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003fac:	2200      	movs	r2, #0
 8003fae:	619a      	str	r2, [r3, #24]
          }

          /* Zero Length Packet? */
          if (ep->xfer_len == 0U)
 8003fb0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003fb2:	699b      	ldr	r3, [r3, #24]
 8003fb4:	2b00      	cmp	r3, #0
 8003fb6:	d106      	bne.n	8003fc6 <PCD_EP_ISR_Handler+0x5b2>
          {
            /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, ep->num);
#else
            HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8003fb8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003fba:	781b      	ldrb	r3, [r3, #0]
 8003fbc:	4619      	mov	r1, r3
 8003fbe:	6878      	ldr	r0, [r7, #4]
 8003fc0:	f006 fe7d 	bl	800acbe <HAL_PCD_DataInStageCallback>
 8003fc4:	e018      	b.n	8003ff8 <PCD_EP_ISR_Handler+0x5e4>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          else
          {
            /* Transfer is not yet Done */
            ep->xfer_buff += TxByteNbre;
 8003fc6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003fc8:	695a      	ldr	r2, [r3, #20]
 8003fca:	8bfb      	ldrh	r3, [r7, #30]
 8003fcc:	441a      	add	r2, r3
 8003fce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003fd0:	615a      	str	r2, [r3, #20]
            ep->xfer_count += TxByteNbre;
 8003fd2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003fd4:	69da      	ldr	r2, [r3, #28]
 8003fd6:	8bfb      	ldrh	r3, [r7, #30]
 8003fd8:	441a      	add	r2, r3
 8003fda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003fdc:	61da      	str	r2, [r3, #28]
            (void)USB_EPStartXfer(hpcd->Instance, ep);
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8003fe4:	4618      	mov	r0, r3
 8003fe6:	f003 fbeb 	bl	80077c0 <USB_EPStartXfer>
          if (ep->xfer_len == 0U)
 8003fea:	e005      	b.n	8003ff8 <PCD_EP_ISR_Handler+0x5e4>
          }
        }
        /* Double Buffer Iso/bulk IN (bulk transfer Len > Ep_Mps) */
        else
        {
          (void)HAL_PCD_EP_DB_Transmit(hpcd, ep, wEPVal);
 8003fec:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8003fee:	461a      	mov	r2, r3
 8003ff0:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8003ff2:	6878      	ldr	r0, [r7, #4]
 8003ff4:	f000 f91b 	bl	800422e <HAL_PCD_EP_DB_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8004000:	b29b      	uxth	r3, r3
 8004002:	b21b      	sxth	r3, r3
 8004004:	2b00      	cmp	r3, #0
 8004006:	f6ff ad0a 	blt.w	8003a1e <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }

  return HAL_OK;
 800400a:	2300      	movs	r3, #0
}
 800400c:	4618      	mov	r0, r3
 800400e:	3738      	adds	r7, #56	; 0x38
 8004010:	46bd      	mov	sp, r7
 8004012:	bd80      	pop	{r7, pc}

08004014 <HAL_PCD_EP_DB_Receive>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static uint16_t HAL_PCD_EP_DB_Receive(PCD_HandleTypeDef *hpcd,
                                      PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8004014:	b580      	push	{r7, lr}
 8004016:	b088      	sub	sp, #32
 8004018:	af00      	add	r7, sp, #0
 800401a:	60f8      	str	r0, [r7, #12]
 800401c:	60b9      	str	r1, [r7, #8]
 800401e:	4613      	mov	r3, r2
 8004020:	80fb      	strh	r3, [r7, #6]
  uint16_t count;

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8004022:	88fb      	ldrh	r3, [r7, #6]
 8004024:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004028:	2b00      	cmp	r3, #0
 800402a:	d07e      	beq.n	800412a <HAL_PCD_EP_DB_Receive+0x116>
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 800402c:	68fb      	ldr	r3, [r7, #12]
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004034:	b29b      	uxth	r3, r3
 8004036:	461a      	mov	r2, r3
 8004038:	68bb      	ldr	r3, [r7, #8]
 800403a:	781b      	ldrb	r3, [r3, #0]
 800403c:	00db      	lsls	r3, r3, #3
 800403e:	4413      	add	r3, r2
 8004040:	3302      	adds	r3, #2
 8004042:	005b      	lsls	r3, r3, #1
 8004044:	68fa      	ldr	r2, [r7, #12]
 8004046:	6812      	ldr	r2, [r2, #0]
 8004048:	4413      	add	r3, r2
 800404a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800404e:	881b      	ldrh	r3, [r3, #0]
 8004050:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004054:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 8004056:	68bb      	ldr	r3, [r7, #8]
 8004058:	699a      	ldr	r2, [r3, #24]
 800405a:	8b7b      	ldrh	r3, [r7, #26]
 800405c:	429a      	cmp	r2, r3
 800405e:	d306      	bcc.n	800406e <HAL_PCD_EP_DB_Receive+0x5a>
    {
      ep->xfer_len -= count;
 8004060:	68bb      	ldr	r3, [r7, #8]
 8004062:	699a      	ldr	r2, [r3, #24]
 8004064:	8b7b      	ldrh	r3, [r7, #26]
 8004066:	1ad2      	subs	r2, r2, r3
 8004068:	68bb      	ldr	r3, [r7, #8]
 800406a:	619a      	str	r2, [r3, #24]
 800406c:	e002      	b.n	8004074 <HAL_PCD_EP_DB_Receive+0x60>
    }
    else
    {
      ep->xfer_len = 0U;
 800406e:	68bb      	ldr	r3, [r7, #8]
 8004070:	2200      	movs	r2, #0
 8004072:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8004074:	68bb      	ldr	r3, [r7, #8]
 8004076:	699b      	ldr	r3, [r3, #24]
 8004078:	2b00      	cmp	r3, #0
 800407a:	d123      	bne.n	80040c4 <HAL_PCD_EP_DB_Receive+0xb0>
    {
      /* set NAK to OUT endpoint since double buffer is enabled */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 800407c:	68fb      	ldr	r3, [r7, #12]
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	461a      	mov	r2, r3
 8004082:	68bb      	ldr	r3, [r7, #8]
 8004084:	781b      	ldrb	r3, [r3, #0]
 8004086:	009b      	lsls	r3, r3, #2
 8004088:	4413      	add	r3, r2
 800408a:	881b      	ldrh	r3, [r3, #0]
 800408c:	b29b      	uxth	r3, r3
 800408e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004092:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004096:	833b      	strh	r3, [r7, #24]
 8004098:	8b3b      	ldrh	r3, [r7, #24]
 800409a:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 800409e:	833b      	strh	r3, [r7, #24]
 80040a0:	68fb      	ldr	r3, [r7, #12]
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	461a      	mov	r2, r3
 80040a6:	68bb      	ldr	r3, [r7, #8]
 80040a8:	781b      	ldrb	r3, [r3, #0]
 80040aa:	009b      	lsls	r3, r3, #2
 80040ac:	441a      	add	r2, r3
 80040ae:	8b3b      	ldrh	r3, [r7, #24]
 80040b0:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80040b4:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80040b8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80040bc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80040c0:	b29b      	uxth	r3, r3
 80040c2:	8013      	strh	r3, [r2, #0]
    }

    /* Check if Buffer1 is in blocked sate which requires to toggle */
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 80040c4:	88fb      	ldrh	r3, [r7, #6]
 80040c6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80040ca:	2b00      	cmp	r3, #0
 80040cc:	d01f      	beq.n	800410e <HAL_PCD_EP_DB_Receive+0xfa>
    {
      PCD_FreeUserBuffer(hpcd->Instance, ep->num, 0U);
 80040ce:	68fb      	ldr	r3, [r7, #12]
 80040d0:	681b      	ldr	r3, [r3, #0]
 80040d2:	461a      	mov	r2, r3
 80040d4:	68bb      	ldr	r3, [r7, #8]
 80040d6:	781b      	ldrb	r3, [r3, #0]
 80040d8:	009b      	lsls	r3, r3, #2
 80040da:	4413      	add	r3, r2
 80040dc:	881b      	ldrh	r3, [r3, #0]
 80040de:	b29b      	uxth	r3, r3
 80040e0:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80040e4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80040e8:	82fb      	strh	r3, [r7, #22]
 80040ea:	68fb      	ldr	r3, [r7, #12]
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	461a      	mov	r2, r3
 80040f0:	68bb      	ldr	r3, [r7, #8]
 80040f2:	781b      	ldrb	r3, [r3, #0]
 80040f4:	009b      	lsls	r3, r3, #2
 80040f6:	441a      	add	r2, r3
 80040f8:	8afb      	ldrh	r3, [r7, #22]
 80040fa:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80040fe:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8004102:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004106:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800410a:	b29b      	uxth	r3, r3
 800410c:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 800410e:	8b7b      	ldrh	r3, [r7, #26]
 8004110:	2b00      	cmp	r3, #0
 8004112:	f000 8087 	beq.w	8004224 <HAL_PCD_EP_DB_Receive+0x210>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8004116:	68fb      	ldr	r3, [r7, #12]
 8004118:	6818      	ldr	r0, [r3, #0]
 800411a:	68bb      	ldr	r3, [r7, #8]
 800411c:	6959      	ldr	r1, [r3, #20]
 800411e:	68bb      	ldr	r3, [r7, #8]
 8004120:	891a      	ldrh	r2, [r3, #8]
 8004122:	8b7b      	ldrh	r3, [r7, #26]
 8004124:	f004 ffc6 	bl	80090b4 <USB_ReadPMA>
 8004128:	e07c      	b.n	8004224 <HAL_PCD_EP_DB_Receive+0x210>
  }
  /* Manage Buffer 1 DTOG_RX=0 */
  else
  {
    /* Get count of received data */
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 800412a:	68fb      	ldr	r3, [r7, #12]
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004132:	b29b      	uxth	r3, r3
 8004134:	461a      	mov	r2, r3
 8004136:	68bb      	ldr	r3, [r7, #8]
 8004138:	781b      	ldrb	r3, [r3, #0]
 800413a:	00db      	lsls	r3, r3, #3
 800413c:	4413      	add	r3, r2
 800413e:	3306      	adds	r3, #6
 8004140:	005b      	lsls	r3, r3, #1
 8004142:	68fa      	ldr	r2, [r7, #12]
 8004144:	6812      	ldr	r2, [r2, #0]
 8004146:	4413      	add	r3, r2
 8004148:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800414c:	881b      	ldrh	r3, [r3, #0]
 800414e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004152:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 8004154:	68bb      	ldr	r3, [r7, #8]
 8004156:	699a      	ldr	r2, [r3, #24]
 8004158:	8b7b      	ldrh	r3, [r7, #26]
 800415a:	429a      	cmp	r2, r3
 800415c:	d306      	bcc.n	800416c <HAL_PCD_EP_DB_Receive+0x158>
    {
      ep->xfer_len -= count;
 800415e:	68bb      	ldr	r3, [r7, #8]
 8004160:	699a      	ldr	r2, [r3, #24]
 8004162:	8b7b      	ldrh	r3, [r7, #26]
 8004164:	1ad2      	subs	r2, r2, r3
 8004166:	68bb      	ldr	r3, [r7, #8]
 8004168:	619a      	str	r2, [r3, #24]
 800416a:	e002      	b.n	8004172 <HAL_PCD_EP_DB_Receive+0x15e>
    }
    else
    {
      ep->xfer_len = 0U;
 800416c:	68bb      	ldr	r3, [r7, #8]
 800416e:	2200      	movs	r2, #0
 8004170:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8004172:	68bb      	ldr	r3, [r7, #8]
 8004174:	699b      	ldr	r3, [r3, #24]
 8004176:	2b00      	cmp	r3, #0
 8004178:	d123      	bne.n	80041c2 <HAL_PCD_EP_DB_Receive+0x1ae>
    {
      /* set NAK on the current endpoint */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 800417a:	68fb      	ldr	r3, [r7, #12]
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	461a      	mov	r2, r3
 8004180:	68bb      	ldr	r3, [r7, #8]
 8004182:	781b      	ldrb	r3, [r3, #0]
 8004184:	009b      	lsls	r3, r3, #2
 8004186:	4413      	add	r3, r2
 8004188:	881b      	ldrh	r3, [r3, #0]
 800418a:	b29b      	uxth	r3, r3
 800418c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004190:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004194:	83fb      	strh	r3, [r7, #30]
 8004196:	8bfb      	ldrh	r3, [r7, #30]
 8004198:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 800419c:	83fb      	strh	r3, [r7, #30]
 800419e:	68fb      	ldr	r3, [r7, #12]
 80041a0:	681b      	ldr	r3, [r3, #0]
 80041a2:	461a      	mov	r2, r3
 80041a4:	68bb      	ldr	r3, [r7, #8]
 80041a6:	781b      	ldrb	r3, [r3, #0]
 80041a8:	009b      	lsls	r3, r3, #2
 80041aa:	441a      	add	r2, r3
 80041ac:	8bfb      	ldrh	r3, [r7, #30]
 80041ae:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80041b2:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80041b6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80041ba:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80041be:	b29b      	uxth	r3, r3
 80041c0:	8013      	strh	r3, [r2, #0]
    }

    /*Need to FreeUser Buffer*/
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 80041c2:	88fb      	ldrh	r3, [r7, #6]
 80041c4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80041c8:	2b00      	cmp	r3, #0
 80041ca:	d11f      	bne.n	800420c <HAL_PCD_EP_DB_Receive+0x1f8>
    {
      PCD_FreeUserBuffer(hpcd->Instance, ep->num, 0U);
 80041cc:	68fb      	ldr	r3, [r7, #12]
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	461a      	mov	r2, r3
 80041d2:	68bb      	ldr	r3, [r7, #8]
 80041d4:	781b      	ldrb	r3, [r3, #0]
 80041d6:	009b      	lsls	r3, r3, #2
 80041d8:	4413      	add	r3, r2
 80041da:	881b      	ldrh	r3, [r3, #0]
 80041dc:	b29b      	uxth	r3, r3
 80041de:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80041e2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80041e6:	83bb      	strh	r3, [r7, #28]
 80041e8:	68fb      	ldr	r3, [r7, #12]
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	461a      	mov	r2, r3
 80041ee:	68bb      	ldr	r3, [r7, #8]
 80041f0:	781b      	ldrb	r3, [r3, #0]
 80041f2:	009b      	lsls	r3, r3, #2
 80041f4:	441a      	add	r2, r3
 80041f6:	8bbb      	ldrh	r3, [r7, #28]
 80041f8:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80041fc:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8004200:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004204:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8004208:	b29b      	uxth	r3, r3
 800420a:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 800420c:	8b7b      	ldrh	r3, [r7, #26]
 800420e:	2b00      	cmp	r3, #0
 8004210:	d008      	beq.n	8004224 <HAL_PCD_EP_DB_Receive+0x210>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8004212:	68fb      	ldr	r3, [r7, #12]
 8004214:	6818      	ldr	r0, [r3, #0]
 8004216:	68bb      	ldr	r3, [r7, #8]
 8004218:	6959      	ldr	r1, [r3, #20]
 800421a:	68bb      	ldr	r3, [r7, #8]
 800421c:	895a      	ldrh	r2, [r3, #10]
 800421e:	8b7b      	ldrh	r3, [r7, #26]
 8004220:	f004 ff48 	bl	80090b4 <USB_ReadPMA>
    }
  }

  return count;
 8004224:	8b7b      	ldrh	r3, [r7, #26]
}
 8004226:	4618      	mov	r0, r3
 8004228:	3720      	adds	r7, #32
 800422a:	46bd      	mov	sp, r7
 800422c:	bd80      	pop	{r7, pc}

0800422e <HAL_PCD_EP_DB_Transmit>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static HAL_StatusTypeDef HAL_PCD_EP_DB_Transmit(PCD_HandleTypeDef *hpcd,
                                                PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 800422e:	b580      	push	{r7, lr}
 8004230:	b0a2      	sub	sp, #136	; 0x88
 8004232:	af00      	add	r7, sp, #0
 8004234:	60f8      	str	r0, [r7, #12]
 8004236:	60b9      	str	r1, [r7, #8]
 8004238:	4613      	mov	r3, r2
 800423a:	80fb      	strh	r3, [r7, #6]
  uint32_t len;
  uint16_t TxByteNbre;

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 800423c:	88fb      	ldrh	r3, [r7, #6]
 800423e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004242:	2b00      	cmp	r3, #0
 8004244:	f000 81c7 	beq.w	80045d6 <HAL_PCD_EP_DB_Transmit+0x3a8>
  {
    /* multi-packet on the NON control IN endpoint */
    TxByteNbre = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8004248:	68fb      	ldr	r3, [r7, #12]
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004250:	b29b      	uxth	r3, r3
 8004252:	461a      	mov	r2, r3
 8004254:	68bb      	ldr	r3, [r7, #8]
 8004256:	781b      	ldrb	r3, [r3, #0]
 8004258:	00db      	lsls	r3, r3, #3
 800425a:	4413      	add	r3, r2
 800425c:	3302      	adds	r3, #2
 800425e:	005b      	lsls	r3, r3, #1
 8004260:	68fa      	ldr	r2, [r7, #12]
 8004262:	6812      	ldr	r2, [r2, #0]
 8004264:	4413      	add	r3, r2
 8004266:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800426a:	881b      	ldrh	r3, [r3, #0]
 800426c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004270:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e

    if (ep->xfer_len > TxByteNbre)
 8004274:	68bb      	ldr	r3, [r7, #8]
 8004276:	699a      	ldr	r2, [r3, #24]
 8004278:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 800427c:	429a      	cmp	r2, r3
 800427e:	d907      	bls.n	8004290 <HAL_PCD_EP_DB_Transmit+0x62>
    {
      ep->xfer_len -= TxByteNbre;
 8004280:	68bb      	ldr	r3, [r7, #8]
 8004282:	699a      	ldr	r2, [r3, #24]
 8004284:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8004288:	1ad2      	subs	r2, r2, r3
 800428a:	68bb      	ldr	r3, [r7, #8]
 800428c:	619a      	str	r2, [r3, #24]
 800428e:	e002      	b.n	8004296 <HAL_PCD_EP_DB_Transmit+0x68>
    }
    else
    {
      ep->xfer_len = 0U;
 8004290:	68bb      	ldr	r3, [r7, #8]
 8004292:	2200      	movs	r2, #0
 8004294:	619a      	str	r2, [r3, #24]
    }
    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8004296:	68bb      	ldr	r3, [r7, #8]
 8004298:	699b      	ldr	r3, [r3, #24]
 800429a:	2b00      	cmp	r3, #0
 800429c:	f040 80b9 	bne.w	8004412 <HAL_PCD_EP_DB_Transmit+0x1e4>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80042a0:	68bb      	ldr	r3, [r7, #8]
 80042a2:	785b      	ldrb	r3, [r3, #1]
 80042a4:	2b00      	cmp	r3, #0
 80042a6:	d126      	bne.n	80042f6 <HAL_PCD_EP_DB_Transmit+0xc8>
 80042a8:	68fb      	ldr	r3, [r7, #12]
 80042aa:	681b      	ldr	r3, [r3, #0]
 80042ac:	62bb      	str	r3, [r7, #40]	; 0x28
 80042ae:	68fb      	ldr	r3, [r7, #12]
 80042b0:	681b      	ldr	r3, [r3, #0]
 80042b2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80042b6:	b29b      	uxth	r3, r3
 80042b8:	461a      	mov	r2, r3
 80042ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80042bc:	4413      	add	r3, r2
 80042be:	62bb      	str	r3, [r7, #40]	; 0x28
 80042c0:	68bb      	ldr	r3, [r7, #8]
 80042c2:	781b      	ldrb	r3, [r3, #0]
 80042c4:	011a      	lsls	r2, r3, #4
 80042c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80042c8:	4413      	add	r3, r2
 80042ca:	f203 4304 	addw	r3, r3, #1028	; 0x404
 80042ce:	627b      	str	r3, [r7, #36]	; 0x24
 80042d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80042d2:	881b      	ldrh	r3, [r3, #0]
 80042d4:	b29b      	uxth	r3, r3
 80042d6:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 80042da:	b29a      	uxth	r2, r3
 80042dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80042de:	801a      	strh	r2, [r3, #0]
 80042e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80042e2:	881b      	ldrh	r3, [r3, #0]
 80042e4:	b29b      	uxth	r3, r3
 80042e6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80042ea:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80042ee:	b29a      	uxth	r2, r3
 80042f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80042f2:	801a      	strh	r2, [r3, #0]
 80042f4:	e01a      	b.n	800432c <HAL_PCD_EP_DB_Transmit+0xfe>
 80042f6:	68bb      	ldr	r3, [r7, #8]
 80042f8:	785b      	ldrb	r3, [r3, #1]
 80042fa:	2b01      	cmp	r3, #1
 80042fc:	d116      	bne.n	800432c <HAL_PCD_EP_DB_Transmit+0xfe>
 80042fe:	68fb      	ldr	r3, [r7, #12]
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	633b      	str	r3, [r7, #48]	; 0x30
 8004304:	68fb      	ldr	r3, [r7, #12]
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800430c:	b29b      	uxth	r3, r3
 800430e:	461a      	mov	r2, r3
 8004310:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004312:	4413      	add	r3, r2
 8004314:	633b      	str	r3, [r7, #48]	; 0x30
 8004316:	68bb      	ldr	r3, [r7, #8]
 8004318:	781b      	ldrb	r3, [r3, #0]
 800431a:	011a      	lsls	r2, r3, #4
 800431c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800431e:	4413      	add	r3, r2
 8004320:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8004324:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004326:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004328:	2200      	movs	r2, #0
 800432a:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800432c:	68fb      	ldr	r3, [r7, #12]
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	623b      	str	r3, [r7, #32]
 8004332:	68bb      	ldr	r3, [r7, #8]
 8004334:	785b      	ldrb	r3, [r3, #1]
 8004336:	2b00      	cmp	r3, #0
 8004338:	d126      	bne.n	8004388 <HAL_PCD_EP_DB_Transmit+0x15a>
 800433a:	68fb      	ldr	r3, [r7, #12]
 800433c:	681b      	ldr	r3, [r3, #0]
 800433e:	61bb      	str	r3, [r7, #24]
 8004340:	68fb      	ldr	r3, [r7, #12]
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004348:	b29b      	uxth	r3, r3
 800434a:	461a      	mov	r2, r3
 800434c:	69bb      	ldr	r3, [r7, #24]
 800434e:	4413      	add	r3, r2
 8004350:	61bb      	str	r3, [r7, #24]
 8004352:	68bb      	ldr	r3, [r7, #8]
 8004354:	781b      	ldrb	r3, [r3, #0]
 8004356:	011a      	lsls	r2, r3, #4
 8004358:	69bb      	ldr	r3, [r7, #24]
 800435a:	4413      	add	r3, r2
 800435c:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8004360:	617b      	str	r3, [r7, #20]
 8004362:	697b      	ldr	r3, [r7, #20]
 8004364:	881b      	ldrh	r3, [r3, #0]
 8004366:	b29b      	uxth	r3, r3
 8004368:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800436c:	b29a      	uxth	r2, r3
 800436e:	697b      	ldr	r3, [r7, #20]
 8004370:	801a      	strh	r2, [r3, #0]
 8004372:	697b      	ldr	r3, [r7, #20]
 8004374:	881b      	ldrh	r3, [r3, #0]
 8004376:	b29b      	uxth	r3, r3
 8004378:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800437c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004380:	b29a      	uxth	r2, r3
 8004382:	697b      	ldr	r3, [r7, #20]
 8004384:	801a      	strh	r2, [r3, #0]
 8004386:	e017      	b.n	80043b8 <HAL_PCD_EP_DB_Transmit+0x18a>
 8004388:	68bb      	ldr	r3, [r7, #8]
 800438a:	785b      	ldrb	r3, [r3, #1]
 800438c:	2b01      	cmp	r3, #1
 800438e:	d113      	bne.n	80043b8 <HAL_PCD_EP_DB_Transmit+0x18a>
 8004390:	68fb      	ldr	r3, [r7, #12]
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004398:	b29b      	uxth	r3, r3
 800439a:	461a      	mov	r2, r3
 800439c:	6a3b      	ldr	r3, [r7, #32]
 800439e:	4413      	add	r3, r2
 80043a0:	623b      	str	r3, [r7, #32]
 80043a2:	68bb      	ldr	r3, [r7, #8]
 80043a4:	781b      	ldrb	r3, [r3, #0]
 80043a6:	011a      	lsls	r2, r3, #4
 80043a8:	6a3b      	ldr	r3, [r7, #32]
 80043aa:	4413      	add	r3, r2
 80043ac:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 80043b0:	61fb      	str	r3, [r7, #28]
 80043b2:	69fb      	ldr	r3, [r7, #28]
 80043b4:	2200      	movs	r2, #0
 80043b6:	801a      	strh	r2, [r3, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 80043b8:	68bb      	ldr	r3, [r7, #8]
 80043ba:	781b      	ldrb	r3, [r3, #0]
 80043bc:	4619      	mov	r1, r3
 80043be:	68f8      	ldr	r0, [r7, #12]
 80043c0:	f006 fc7d 	bl	800acbe <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 80043c4:	88fb      	ldrh	r3, [r7, #6]
 80043c6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80043ca:	2b00      	cmp	r3, #0
 80043cc:	f000 82d4 	beq.w	8004978 <HAL_PCD_EP_DB_Transmit+0x74a>
      {
        PCD_FreeUserBuffer(hpcd->Instance, ep->num, 1U);
 80043d0:	68fb      	ldr	r3, [r7, #12]
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	461a      	mov	r2, r3
 80043d6:	68bb      	ldr	r3, [r7, #8]
 80043d8:	781b      	ldrb	r3, [r3, #0]
 80043da:	009b      	lsls	r3, r3, #2
 80043dc:	4413      	add	r3, r2
 80043de:	881b      	ldrh	r3, [r3, #0]
 80043e0:	b29b      	uxth	r3, r3
 80043e2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80043e6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80043ea:	827b      	strh	r3, [r7, #18]
 80043ec:	68fb      	ldr	r3, [r7, #12]
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	461a      	mov	r2, r3
 80043f2:	68bb      	ldr	r3, [r7, #8]
 80043f4:	781b      	ldrb	r3, [r3, #0]
 80043f6:	009b      	lsls	r3, r3, #2
 80043f8:	441a      	add	r2, r3
 80043fa:	8a7b      	ldrh	r3, [r7, #18]
 80043fc:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8004400:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8004404:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8004408:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800440c:	b29b      	uxth	r3, r3
 800440e:	8013      	strh	r3, [r2, #0]
 8004410:	e2b2      	b.n	8004978 <HAL_PCD_EP_DB_Transmit+0x74a>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8004412:	88fb      	ldrh	r3, [r7, #6]
 8004414:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004418:	2b00      	cmp	r3, #0
 800441a:	d021      	beq.n	8004460 <HAL_PCD_EP_DB_Transmit+0x232>
      {
        PCD_FreeUserBuffer(hpcd->Instance, ep->num, 1U);
 800441c:	68fb      	ldr	r3, [r7, #12]
 800441e:	681b      	ldr	r3, [r3, #0]
 8004420:	461a      	mov	r2, r3
 8004422:	68bb      	ldr	r3, [r7, #8]
 8004424:	781b      	ldrb	r3, [r3, #0]
 8004426:	009b      	lsls	r3, r3, #2
 8004428:	4413      	add	r3, r2
 800442a:	881b      	ldrh	r3, [r3, #0]
 800442c:	b29b      	uxth	r3, r3
 800442e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004432:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004436:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
 800443a:	68fb      	ldr	r3, [r7, #12]
 800443c:	681b      	ldr	r3, [r3, #0]
 800443e:	461a      	mov	r2, r3
 8004440:	68bb      	ldr	r3, [r7, #8]
 8004442:	781b      	ldrb	r3, [r3, #0]
 8004444:	009b      	lsls	r3, r3, #2
 8004446:	441a      	add	r2, r3
 8004448:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 800444c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8004450:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8004454:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8004458:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800445c:	b29b      	uxth	r3, r3
 800445e:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8004460:	68bb      	ldr	r3, [r7, #8]
 8004462:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8004466:	2b01      	cmp	r3, #1
 8004468:	f040 8286 	bne.w	8004978 <HAL_PCD_EP_DB_Transmit+0x74a>
      {
        ep->xfer_buff += TxByteNbre;
 800446c:	68bb      	ldr	r3, [r7, #8]
 800446e:	695a      	ldr	r2, [r3, #20]
 8004470:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8004474:	441a      	add	r2, r3
 8004476:	68bb      	ldr	r3, [r7, #8]
 8004478:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxByteNbre;
 800447a:	68bb      	ldr	r3, [r7, #8]
 800447c:	69da      	ldr	r2, [r3, #28]
 800447e:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8004482:	441a      	add	r2, r3
 8004484:	68bb      	ldr	r3, [r7, #8]
 8004486:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8004488:	68bb      	ldr	r3, [r7, #8]
 800448a:	6a1a      	ldr	r2, [r3, #32]
 800448c:	68bb      	ldr	r3, [r7, #8]
 800448e:	691b      	ldr	r3, [r3, #16]
 8004490:	429a      	cmp	r2, r3
 8004492:	d309      	bcc.n	80044a8 <HAL_PCD_EP_DB_Transmit+0x27a>
        {
          len = ep->maxpacket;
 8004494:	68bb      	ldr	r3, [r7, #8]
 8004496:	691b      	ldr	r3, [r3, #16]
 8004498:	653b      	str	r3, [r7, #80]	; 0x50
          ep->xfer_len_db -= len;
 800449a:	68bb      	ldr	r3, [r7, #8]
 800449c:	6a1a      	ldr	r2, [r3, #32]
 800449e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80044a0:	1ad2      	subs	r2, r2, r3
 80044a2:	68bb      	ldr	r3, [r7, #8]
 80044a4:	621a      	str	r2, [r3, #32]
 80044a6:	e015      	b.n	80044d4 <HAL_PCD_EP_DB_Transmit+0x2a6>
        }
        else if (ep->xfer_len_db == 0U)
 80044a8:	68bb      	ldr	r3, [r7, #8]
 80044aa:	6a1b      	ldr	r3, [r3, #32]
 80044ac:	2b00      	cmp	r3, #0
 80044ae:	d107      	bne.n	80044c0 <HAL_PCD_EP_DB_Transmit+0x292>
        {
          len = TxByteNbre;
 80044b0:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 80044b4:	653b      	str	r3, [r7, #80]	; 0x50
          ep->xfer_fill_db = 0U;
 80044b6:	68bb      	ldr	r3, [r7, #8]
 80044b8:	2200      	movs	r2, #0
 80044ba:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 80044be:	e009      	b.n	80044d4 <HAL_PCD_EP_DB_Transmit+0x2a6>
        }
        else
        {
          ep->xfer_fill_db = 0U;
 80044c0:	68bb      	ldr	r3, [r7, #8]
 80044c2:	2200      	movs	r2, #0
 80044c4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
          len = ep->xfer_len_db;
 80044c8:	68bb      	ldr	r3, [r7, #8]
 80044ca:	6a1b      	ldr	r3, [r3, #32]
 80044cc:	653b      	str	r3, [r7, #80]	; 0x50
          ep->xfer_len_db = 0U;
 80044ce:	68bb      	ldr	r3, [r7, #8]
 80044d0:	2200      	movs	r2, #0
 80044d2:	621a      	str	r2, [r3, #32]
        }

        /* Write remaining Data to Buffer */
        /* Set the Double buffer counter for pma buffer1 */
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 80044d4:	68bb      	ldr	r3, [r7, #8]
 80044d6:	785b      	ldrb	r3, [r3, #1]
 80044d8:	2b00      	cmp	r3, #0
 80044da:	d155      	bne.n	8004588 <HAL_PCD_EP_DB_Transmit+0x35a>
 80044dc:	68fb      	ldr	r3, [r7, #12]
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	63bb      	str	r3, [r7, #56]	; 0x38
 80044e2:	68fb      	ldr	r3, [r7, #12]
 80044e4:	681b      	ldr	r3, [r3, #0]
 80044e6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80044ea:	b29b      	uxth	r3, r3
 80044ec:	461a      	mov	r2, r3
 80044ee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80044f0:	4413      	add	r3, r2
 80044f2:	63bb      	str	r3, [r7, #56]	; 0x38
 80044f4:	68bb      	ldr	r3, [r7, #8]
 80044f6:	781b      	ldrb	r3, [r3, #0]
 80044f8:	011a      	lsls	r2, r3, #4
 80044fa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80044fc:	4413      	add	r3, r2
 80044fe:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8004502:	637b      	str	r3, [r7, #52]	; 0x34
 8004504:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004506:	2b00      	cmp	r3, #0
 8004508:	d112      	bne.n	8004530 <HAL_PCD_EP_DB_Transmit+0x302>
 800450a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800450c:	881b      	ldrh	r3, [r3, #0]
 800450e:	b29b      	uxth	r3, r3
 8004510:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8004514:	b29a      	uxth	r2, r3
 8004516:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004518:	801a      	strh	r2, [r3, #0]
 800451a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800451c:	881b      	ldrh	r3, [r3, #0]
 800451e:	b29b      	uxth	r3, r3
 8004520:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004524:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004528:	b29a      	uxth	r2, r3
 800452a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800452c:	801a      	strh	r2, [r3, #0]
 800452e:	e047      	b.n	80045c0 <HAL_PCD_EP_DB_Transmit+0x392>
 8004530:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004532:	2b3e      	cmp	r3, #62	; 0x3e
 8004534:	d811      	bhi.n	800455a <HAL_PCD_EP_DB_Transmit+0x32c>
 8004536:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004538:	085b      	lsrs	r3, r3, #1
 800453a:	64bb      	str	r3, [r7, #72]	; 0x48
 800453c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800453e:	f003 0301 	and.w	r3, r3, #1
 8004542:	2b00      	cmp	r3, #0
 8004544:	d002      	beq.n	800454c <HAL_PCD_EP_DB_Transmit+0x31e>
 8004546:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004548:	3301      	adds	r3, #1
 800454a:	64bb      	str	r3, [r7, #72]	; 0x48
 800454c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800454e:	b29b      	uxth	r3, r3
 8004550:	029b      	lsls	r3, r3, #10
 8004552:	b29a      	uxth	r2, r3
 8004554:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004556:	801a      	strh	r2, [r3, #0]
 8004558:	e032      	b.n	80045c0 <HAL_PCD_EP_DB_Transmit+0x392>
 800455a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800455c:	095b      	lsrs	r3, r3, #5
 800455e:	64bb      	str	r3, [r7, #72]	; 0x48
 8004560:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004562:	f003 031f 	and.w	r3, r3, #31
 8004566:	2b00      	cmp	r3, #0
 8004568:	d102      	bne.n	8004570 <HAL_PCD_EP_DB_Transmit+0x342>
 800456a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800456c:	3b01      	subs	r3, #1
 800456e:	64bb      	str	r3, [r7, #72]	; 0x48
 8004570:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004572:	b29b      	uxth	r3, r3
 8004574:	029b      	lsls	r3, r3, #10
 8004576:	b29b      	uxth	r3, r3
 8004578:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800457c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004580:	b29a      	uxth	r2, r3
 8004582:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004584:	801a      	strh	r2, [r3, #0]
 8004586:	e01b      	b.n	80045c0 <HAL_PCD_EP_DB_Transmit+0x392>
 8004588:	68bb      	ldr	r3, [r7, #8]
 800458a:	785b      	ldrb	r3, [r3, #1]
 800458c:	2b01      	cmp	r3, #1
 800458e:	d117      	bne.n	80045c0 <HAL_PCD_EP_DB_Transmit+0x392>
 8004590:	68fb      	ldr	r3, [r7, #12]
 8004592:	681b      	ldr	r3, [r3, #0]
 8004594:	643b      	str	r3, [r7, #64]	; 0x40
 8004596:	68fb      	ldr	r3, [r7, #12]
 8004598:	681b      	ldr	r3, [r3, #0]
 800459a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800459e:	b29b      	uxth	r3, r3
 80045a0:	461a      	mov	r2, r3
 80045a2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80045a4:	4413      	add	r3, r2
 80045a6:	643b      	str	r3, [r7, #64]	; 0x40
 80045a8:	68bb      	ldr	r3, [r7, #8]
 80045aa:	781b      	ldrb	r3, [r3, #0]
 80045ac:	011a      	lsls	r2, r3, #4
 80045ae:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80045b0:	4413      	add	r3, r2
 80045b2:	f203 4304 	addw	r3, r3, #1028	; 0x404
 80045b6:	63fb      	str	r3, [r7, #60]	; 0x3c
 80045b8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80045ba:	b29a      	uxth	r2, r3
 80045bc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80045be:	801a      	strh	r2, [r3, #0]

        /* Copy user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 80045c0:	68fb      	ldr	r3, [r7, #12]
 80045c2:	6818      	ldr	r0, [r3, #0]
 80045c4:	68bb      	ldr	r3, [r7, #8]
 80045c6:	6959      	ldr	r1, [r3, #20]
 80045c8:	68bb      	ldr	r3, [r7, #8]
 80045ca:	891a      	ldrh	r2, [r3, #8]
 80045cc:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80045ce:	b29b      	uxth	r3, r3
 80045d0:	f004 fd2b 	bl	800902a <USB_WritePMA>
 80045d4:	e1d0      	b.n	8004978 <HAL_PCD_EP_DB_Transmit+0x74a>
    }
  }
  else /* Data Buffer1 ACK received */
  {
    /* multi-packet on the NON control IN endpoint */
    TxByteNbre = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 80045d6:	68fb      	ldr	r3, [r7, #12]
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80045de:	b29b      	uxth	r3, r3
 80045e0:	461a      	mov	r2, r3
 80045e2:	68bb      	ldr	r3, [r7, #8]
 80045e4:	781b      	ldrb	r3, [r3, #0]
 80045e6:	00db      	lsls	r3, r3, #3
 80045e8:	4413      	add	r3, r2
 80045ea:	3306      	adds	r3, #6
 80045ec:	005b      	lsls	r3, r3, #1
 80045ee:	68fa      	ldr	r2, [r7, #12]
 80045f0:	6812      	ldr	r2, [r2, #0]
 80045f2:	4413      	add	r3, r2
 80045f4:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80045f8:	881b      	ldrh	r3, [r3, #0]
 80045fa:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80045fe:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e

    if (ep->xfer_len >= TxByteNbre)
 8004602:	68bb      	ldr	r3, [r7, #8]
 8004604:	699a      	ldr	r2, [r3, #24]
 8004606:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 800460a:	429a      	cmp	r2, r3
 800460c:	d307      	bcc.n	800461e <HAL_PCD_EP_DB_Transmit+0x3f0>
    {
      ep->xfer_len -= TxByteNbre;
 800460e:	68bb      	ldr	r3, [r7, #8]
 8004610:	699a      	ldr	r2, [r3, #24]
 8004612:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8004616:	1ad2      	subs	r2, r2, r3
 8004618:	68bb      	ldr	r3, [r7, #8]
 800461a:	619a      	str	r2, [r3, #24]
 800461c:	e002      	b.n	8004624 <HAL_PCD_EP_DB_Transmit+0x3f6>
    }
    else
    {
      ep->xfer_len = 0U;
 800461e:	68bb      	ldr	r3, [r7, #8]
 8004620:	2200      	movs	r2, #0
 8004622:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8004624:	68bb      	ldr	r3, [r7, #8]
 8004626:	699b      	ldr	r3, [r3, #24]
 8004628:	2b00      	cmp	r3, #0
 800462a:	f040 80c4 	bne.w	80047b6 <HAL_PCD_EP_DB_Transmit+0x588>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800462e:	68bb      	ldr	r3, [r7, #8]
 8004630:	785b      	ldrb	r3, [r3, #1]
 8004632:	2b00      	cmp	r3, #0
 8004634:	d126      	bne.n	8004684 <HAL_PCD_EP_DB_Transmit+0x456>
 8004636:	68fb      	ldr	r3, [r7, #12]
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	66fb      	str	r3, [r7, #108]	; 0x6c
 800463c:	68fb      	ldr	r3, [r7, #12]
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004644:	b29b      	uxth	r3, r3
 8004646:	461a      	mov	r2, r3
 8004648:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800464a:	4413      	add	r3, r2
 800464c:	66fb      	str	r3, [r7, #108]	; 0x6c
 800464e:	68bb      	ldr	r3, [r7, #8]
 8004650:	781b      	ldrb	r3, [r3, #0]
 8004652:	011a      	lsls	r2, r3, #4
 8004654:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004656:	4413      	add	r3, r2
 8004658:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800465c:	66bb      	str	r3, [r7, #104]	; 0x68
 800465e:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8004660:	881b      	ldrh	r3, [r3, #0]
 8004662:	b29b      	uxth	r3, r3
 8004664:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8004668:	b29a      	uxth	r2, r3
 800466a:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800466c:	801a      	strh	r2, [r3, #0]
 800466e:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8004670:	881b      	ldrh	r3, [r3, #0]
 8004672:	b29b      	uxth	r3, r3
 8004674:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004678:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800467c:	b29a      	uxth	r2, r3
 800467e:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8004680:	801a      	strh	r2, [r3, #0]
 8004682:	e01a      	b.n	80046ba <HAL_PCD_EP_DB_Transmit+0x48c>
 8004684:	68bb      	ldr	r3, [r7, #8]
 8004686:	785b      	ldrb	r3, [r3, #1]
 8004688:	2b01      	cmp	r3, #1
 800468a:	d116      	bne.n	80046ba <HAL_PCD_EP_DB_Transmit+0x48c>
 800468c:	68fb      	ldr	r3, [r7, #12]
 800468e:	681b      	ldr	r3, [r3, #0]
 8004690:	677b      	str	r3, [r7, #116]	; 0x74
 8004692:	68fb      	ldr	r3, [r7, #12]
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800469a:	b29b      	uxth	r3, r3
 800469c:	461a      	mov	r2, r3
 800469e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80046a0:	4413      	add	r3, r2
 80046a2:	677b      	str	r3, [r7, #116]	; 0x74
 80046a4:	68bb      	ldr	r3, [r7, #8]
 80046a6:	781b      	ldrb	r3, [r3, #0]
 80046a8:	011a      	lsls	r2, r3, #4
 80046aa:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80046ac:	4413      	add	r3, r2
 80046ae:	f203 4304 	addw	r3, r3, #1028	; 0x404
 80046b2:	673b      	str	r3, [r7, #112]	; 0x70
 80046b4:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80046b6:	2200      	movs	r2, #0
 80046b8:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80046ba:	68fb      	ldr	r3, [r7, #12]
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	67bb      	str	r3, [r7, #120]	; 0x78
 80046c0:	68bb      	ldr	r3, [r7, #8]
 80046c2:	785b      	ldrb	r3, [r3, #1]
 80046c4:	2b00      	cmp	r3, #0
 80046c6:	d12f      	bne.n	8004728 <HAL_PCD_EP_DB_Transmit+0x4fa>
 80046c8:	68fb      	ldr	r3, [r7, #12]
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80046d0:	68fb      	ldr	r3, [r7, #12]
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80046d8:	b29b      	uxth	r3, r3
 80046da:	461a      	mov	r2, r3
 80046dc:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80046e0:	4413      	add	r3, r2
 80046e2:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80046e6:	68bb      	ldr	r3, [r7, #8]
 80046e8:	781b      	ldrb	r3, [r3, #0]
 80046ea:	011a      	lsls	r2, r3, #4
 80046ec:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80046f0:	4413      	add	r3, r2
 80046f2:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 80046f6:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80046fa:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80046fe:	881b      	ldrh	r3, [r3, #0]
 8004700:	b29b      	uxth	r3, r3
 8004702:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8004706:	b29a      	uxth	r2, r3
 8004708:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800470c:	801a      	strh	r2, [r3, #0]
 800470e:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8004712:	881b      	ldrh	r3, [r3, #0]
 8004714:	b29b      	uxth	r3, r3
 8004716:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800471a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800471e:	b29a      	uxth	r2, r3
 8004720:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8004724:	801a      	strh	r2, [r3, #0]
 8004726:	e017      	b.n	8004758 <HAL_PCD_EP_DB_Transmit+0x52a>
 8004728:	68bb      	ldr	r3, [r7, #8]
 800472a:	785b      	ldrb	r3, [r3, #1]
 800472c:	2b01      	cmp	r3, #1
 800472e:	d113      	bne.n	8004758 <HAL_PCD_EP_DB_Transmit+0x52a>
 8004730:	68fb      	ldr	r3, [r7, #12]
 8004732:	681b      	ldr	r3, [r3, #0]
 8004734:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004738:	b29b      	uxth	r3, r3
 800473a:	461a      	mov	r2, r3
 800473c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800473e:	4413      	add	r3, r2
 8004740:	67bb      	str	r3, [r7, #120]	; 0x78
 8004742:	68bb      	ldr	r3, [r7, #8]
 8004744:	781b      	ldrb	r3, [r3, #0]
 8004746:	011a      	lsls	r2, r3, #4
 8004748:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800474a:	4413      	add	r3, r2
 800474c:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8004750:	67fb      	str	r3, [r7, #124]	; 0x7c
 8004752:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8004754:	2200      	movs	r2, #0
 8004756:	801a      	strh	r2, [r3, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8004758:	68bb      	ldr	r3, [r7, #8]
 800475a:	781b      	ldrb	r3, [r3, #0]
 800475c:	4619      	mov	r1, r3
 800475e:	68f8      	ldr	r0, [r7, #12]
 8004760:	f006 faad 	bl	800acbe <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8004764:	88fb      	ldrh	r3, [r7, #6]
 8004766:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800476a:	2b00      	cmp	r3, #0
 800476c:	f040 8104 	bne.w	8004978 <HAL_PCD_EP_DB_Transmit+0x74a>
      {
        PCD_FreeUserBuffer(hpcd->Instance, ep->num, 1U);
 8004770:	68fb      	ldr	r3, [r7, #12]
 8004772:	681b      	ldr	r3, [r3, #0]
 8004774:	461a      	mov	r2, r3
 8004776:	68bb      	ldr	r3, [r7, #8]
 8004778:	781b      	ldrb	r3, [r3, #0]
 800477a:	009b      	lsls	r3, r3, #2
 800477c:	4413      	add	r3, r2
 800477e:	881b      	ldrh	r3, [r3, #0]
 8004780:	b29b      	uxth	r3, r3
 8004782:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004786:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800478a:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
 800478e:	68fb      	ldr	r3, [r7, #12]
 8004790:	681b      	ldr	r3, [r3, #0]
 8004792:	461a      	mov	r2, r3
 8004794:	68bb      	ldr	r3, [r7, #8]
 8004796:	781b      	ldrb	r3, [r3, #0]
 8004798:	009b      	lsls	r3, r3, #2
 800479a:	441a      	add	r2, r3
 800479c:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 80047a0:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80047a4:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80047a8:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80047ac:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80047b0:	b29b      	uxth	r3, r3
 80047b2:	8013      	strh	r3, [r2, #0]
 80047b4:	e0e0      	b.n	8004978 <HAL_PCD_EP_DB_Transmit+0x74a>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 80047b6:	88fb      	ldrh	r3, [r7, #6]
 80047b8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80047bc:	2b00      	cmp	r3, #0
 80047be:	d121      	bne.n	8004804 <HAL_PCD_EP_DB_Transmit+0x5d6>
      {
        PCD_FreeUserBuffer(hpcd->Instance, ep->num, 1U);
 80047c0:	68fb      	ldr	r3, [r7, #12]
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	461a      	mov	r2, r3
 80047c6:	68bb      	ldr	r3, [r7, #8]
 80047c8:	781b      	ldrb	r3, [r3, #0]
 80047ca:	009b      	lsls	r3, r3, #2
 80047cc:	4413      	add	r3, r2
 80047ce:	881b      	ldrh	r3, [r3, #0]
 80047d0:	b29b      	uxth	r3, r3
 80047d2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80047d6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80047da:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
 80047de:	68fb      	ldr	r3, [r7, #12]
 80047e0:	681b      	ldr	r3, [r3, #0]
 80047e2:	461a      	mov	r2, r3
 80047e4:	68bb      	ldr	r3, [r7, #8]
 80047e6:	781b      	ldrb	r3, [r3, #0]
 80047e8:	009b      	lsls	r3, r3, #2
 80047ea:	441a      	add	r2, r3
 80047ec:	f8b7 304c 	ldrh.w	r3, [r7, #76]	; 0x4c
 80047f0:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80047f4:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80047f8:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80047fc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004800:	b29b      	uxth	r3, r3
 8004802:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8004804:	68bb      	ldr	r3, [r7, #8]
 8004806:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800480a:	2b01      	cmp	r3, #1
 800480c:	f040 80b4 	bne.w	8004978 <HAL_PCD_EP_DB_Transmit+0x74a>
      {
        ep->xfer_buff += TxByteNbre;
 8004810:	68bb      	ldr	r3, [r7, #8]
 8004812:	695a      	ldr	r2, [r3, #20]
 8004814:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8004818:	441a      	add	r2, r3
 800481a:	68bb      	ldr	r3, [r7, #8]
 800481c:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxByteNbre;
 800481e:	68bb      	ldr	r3, [r7, #8]
 8004820:	69da      	ldr	r2, [r3, #28]
 8004822:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8004826:	441a      	add	r2, r3
 8004828:	68bb      	ldr	r3, [r7, #8]
 800482a:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 800482c:	68bb      	ldr	r3, [r7, #8]
 800482e:	6a1a      	ldr	r2, [r3, #32]
 8004830:	68bb      	ldr	r3, [r7, #8]
 8004832:	691b      	ldr	r3, [r3, #16]
 8004834:	429a      	cmp	r2, r3
 8004836:	d309      	bcc.n	800484c <HAL_PCD_EP_DB_Transmit+0x61e>
        {
          len = ep->maxpacket;
 8004838:	68bb      	ldr	r3, [r7, #8]
 800483a:	691b      	ldr	r3, [r3, #16]
 800483c:	653b      	str	r3, [r7, #80]	; 0x50
          ep->xfer_len_db -= len;
 800483e:	68bb      	ldr	r3, [r7, #8]
 8004840:	6a1a      	ldr	r2, [r3, #32]
 8004842:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004844:	1ad2      	subs	r2, r2, r3
 8004846:	68bb      	ldr	r3, [r7, #8]
 8004848:	621a      	str	r2, [r3, #32]
 800484a:	e015      	b.n	8004878 <HAL_PCD_EP_DB_Transmit+0x64a>
        }
        else if (ep->xfer_len_db == 0U)
 800484c:	68bb      	ldr	r3, [r7, #8]
 800484e:	6a1b      	ldr	r3, [r3, #32]
 8004850:	2b00      	cmp	r3, #0
 8004852:	d107      	bne.n	8004864 <HAL_PCD_EP_DB_Transmit+0x636>
        {
          len = TxByteNbre;
 8004854:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8004858:	653b      	str	r3, [r7, #80]	; 0x50
          ep->xfer_fill_db = 0U;
 800485a:	68bb      	ldr	r3, [r7, #8]
 800485c:	2200      	movs	r2, #0
 800485e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 8004862:	e009      	b.n	8004878 <HAL_PCD_EP_DB_Transmit+0x64a>
        }
        else
        {
          len = ep->xfer_len_db;
 8004864:	68bb      	ldr	r3, [r7, #8]
 8004866:	6a1b      	ldr	r3, [r3, #32]
 8004868:	653b      	str	r3, [r7, #80]	; 0x50
          ep->xfer_len_db = 0U;
 800486a:	68bb      	ldr	r3, [r7, #8]
 800486c:	2200      	movs	r2, #0
 800486e:	621a      	str	r2, [r3, #32]
          ep->xfer_fill_db = 0;
 8004870:	68bb      	ldr	r3, [r7, #8]
 8004872:	2200      	movs	r2, #0
 8004874:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
        }

        /* Set the Double buffer counter for pmabuffer1 */
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8004878:	68fb      	ldr	r3, [r7, #12]
 800487a:	681b      	ldr	r3, [r3, #0]
 800487c:	667b      	str	r3, [r7, #100]	; 0x64
 800487e:	68bb      	ldr	r3, [r7, #8]
 8004880:	785b      	ldrb	r3, [r3, #1]
 8004882:	2b00      	cmp	r3, #0
 8004884:	d155      	bne.n	8004932 <HAL_PCD_EP_DB_Transmit+0x704>
 8004886:	68fb      	ldr	r3, [r7, #12]
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	65fb      	str	r3, [r7, #92]	; 0x5c
 800488c:	68fb      	ldr	r3, [r7, #12]
 800488e:	681b      	ldr	r3, [r3, #0]
 8004890:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004894:	b29b      	uxth	r3, r3
 8004896:	461a      	mov	r2, r3
 8004898:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800489a:	4413      	add	r3, r2
 800489c:	65fb      	str	r3, [r7, #92]	; 0x5c
 800489e:	68bb      	ldr	r3, [r7, #8]
 80048a0:	781b      	ldrb	r3, [r3, #0]
 80048a2:	011a      	lsls	r2, r3, #4
 80048a4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80048a6:	4413      	add	r3, r2
 80048a8:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 80048ac:	65bb      	str	r3, [r7, #88]	; 0x58
 80048ae:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80048b0:	2b00      	cmp	r3, #0
 80048b2:	d112      	bne.n	80048da <HAL_PCD_EP_DB_Transmit+0x6ac>
 80048b4:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80048b6:	881b      	ldrh	r3, [r3, #0]
 80048b8:	b29b      	uxth	r3, r3
 80048ba:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 80048be:	b29a      	uxth	r2, r3
 80048c0:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80048c2:	801a      	strh	r2, [r3, #0]
 80048c4:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80048c6:	881b      	ldrh	r3, [r3, #0]
 80048c8:	b29b      	uxth	r3, r3
 80048ca:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80048ce:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80048d2:	b29a      	uxth	r2, r3
 80048d4:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80048d6:	801a      	strh	r2, [r3, #0]
 80048d8:	e044      	b.n	8004964 <HAL_PCD_EP_DB_Transmit+0x736>
 80048da:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80048dc:	2b3e      	cmp	r3, #62	; 0x3e
 80048de:	d811      	bhi.n	8004904 <HAL_PCD_EP_DB_Transmit+0x6d6>
 80048e0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80048e2:	085b      	lsrs	r3, r3, #1
 80048e4:	657b      	str	r3, [r7, #84]	; 0x54
 80048e6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80048e8:	f003 0301 	and.w	r3, r3, #1
 80048ec:	2b00      	cmp	r3, #0
 80048ee:	d002      	beq.n	80048f6 <HAL_PCD_EP_DB_Transmit+0x6c8>
 80048f0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80048f2:	3301      	adds	r3, #1
 80048f4:	657b      	str	r3, [r7, #84]	; 0x54
 80048f6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80048f8:	b29b      	uxth	r3, r3
 80048fa:	029b      	lsls	r3, r3, #10
 80048fc:	b29a      	uxth	r2, r3
 80048fe:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004900:	801a      	strh	r2, [r3, #0]
 8004902:	e02f      	b.n	8004964 <HAL_PCD_EP_DB_Transmit+0x736>
 8004904:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004906:	095b      	lsrs	r3, r3, #5
 8004908:	657b      	str	r3, [r7, #84]	; 0x54
 800490a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800490c:	f003 031f 	and.w	r3, r3, #31
 8004910:	2b00      	cmp	r3, #0
 8004912:	d102      	bne.n	800491a <HAL_PCD_EP_DB_Transmit+0x6ec>
 8004914:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004916:	3b01      	subs	r3, #1
 8004918:	657b      	str	r3, [r7, #84]	; 0x54
 800491a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800491c:	b29b      	uxth	r3, r3
 800491e:	029b      	lsls	r3, r3, #10
 8004920:	b29b      	uxth	r3, r3
 8004922:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004926:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800492a:	b29a      	uxth	r2, r3
 800492c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800492e:	801a      	strh	r2, [r3, #0]
 8004930:	e018      	b.n	8004964 <HAL_PCD_EP_DB_Transmit+0x736>
 8004932:	68bb      	ldr	r3, [r7, #8]
 8004934:	785b      	ldrb	r3, [r3, #1]
 8004936:	2b01      	cmp	r3, #1
 8004938:	d114      	bne.n	8004964 <HAL_PCD_EP_DB_Transmit+0x736>
 800493a:	68fb      	ldr	r3, [r7, #12]
 800493c:	681b      	ldr	r3, [r3, #0]
 800493e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004942:	b29b      	uxth	r3, r3
 8004944:	461a      	mov	r2, r3
 8004946:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004948:	4413      	add	r3, r2
 800494a:	667b      	str	r3, [r7, #100]	; 0x64
 800494c:	68bb      	ldr	r3, [r7, #8]
 800494e:	781b      	ldrb	r3, [r3, #0]
 8004950:	011a      	lsls	r2, r3, #4
 8004952:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004954:	4413      	add	r3, r2
 8004956:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800495a:	663b      	str	r3, [r7, #96]	; 0x60
 800495c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800495e:	b29a      	uxth	r2, r3
 8004960:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004962:	801a      	strh	r2, [r3, #0]

        /* Copy the user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 8004964:	68fb      	ldr	r3, [r7, #12]
 8004966:	6818      	ldr	r0, [r3, #0]
 8004968:	68bb      	ldr	r3, [r7, #8]
 800496a:	6959      	ldr	r1, [r3, #20]
 800496c:	68bb      	ldr	r3, [r7, #8]
 800496e:	895a      	ldrh	r2, [r3, #10]
 8004970:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004972:	b29b      	uxth	r3, r3
 8004974:	f004 fb59 	bl	800902a <USB_WritePMA>
      }
    }
  }

  /*enable endpoint IN*/
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 8004978:	68fb      	ldr	r3, [r7, #12]
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	461a      	mov	r2, r3
 800497e:	68bb      	ldr	r3, [r7, #8]
 8004980:	781b      	ldrb	r3, [r3, #0]
 8004982:	009b      	lsls	r3, r3, #2
 8004984:	4413      	add	r3, r2
 8004986:	881b      	ldrh	r3, [r3, #0]
 8004988:	b29b      	uxth	r3, r3
 800498a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800498e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004992:	823b      	strh	r3, [r7, #16]
 8004994:	8a3b      	ldrh	r3, [r7, #16]
 8004996:	f083 0310 	eor.w	r3, r3, #16
 800499a:	823b      	strh	r3, [r7, #16]
 800499c:	8a3b      	ldrh	r3, [r7, #16]
 800499e:	f083 0320 	eor.w	r3, r3, #32
 80049a2:	823b      	strh	r3, [r7, #16]
 80049a4:	68fb      	ldr	r3, [r7, #12]
 80049a6:	681b      	ldr	r3, [r3, #0]
 80049a8:	461a      	mov	r2, r3
 80049aa:	68bb      	ldr	r3, [r7, #8]
 80049ac:	781b      	ldrb	r3, [r3, #0]
 80049ae:	009b      	lsls	r3, r3, #2
 80049b0:	441a      	add	r2, r3
 80049b2:	8a3b      	ldrh	r3, [r7, #16]
 80049b4:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80049b8:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80049bc:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80049c0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80049c4:	b29b      	uxth	r3, r3
 80049c6:	8013      	strh	r3, [r2, #0]

  return HAL_OK;
 80049c8:	2300      	movs	r3, #0
}
 80049ca:	4618      	mov	r0, r3
 80049cc:	3788      	adds	r7, #136	; 0x88
 80049ce:	46bd      	mov	sp, r7
 80049d0:	bd80      	pop	{r7, pc}

080049d2 <HAL_PCDEx_PMAConfig>:
  * @retval HAL status
  */

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd, uint16_t ep_addr,
                                       uint16_t ep_kind, uint32_t pmaadress)
{
 80049d2:	b480      	push	{r7}
 80049d4:	b087      	sub	sp, #28
 80049d6:	af00      	add	r7, sp, #0
 80049d8:	60f8      	str	r0, [r7, #12]
 80049da:	607b      	str	r3, [r7, #4]
 80049dc:	460b      	mov	r3, r1
 80049de:	817b      	strh	r3, [r7, #10]
 80049e0:	4613      	mov	r3, r2
 80049e2:	813b      	strh	r3, [r7, #8]
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 80049e4:	897b      	ldrh	r3, [r7, #10]
 80049e6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80049ea:	b29b      	uxth	r3, r3
 80049ec:	2b00      	cmp	r3, #0
 80049ee:	d00b      	beq.n	8004a08 <HAL_PCDEx_PMAConfig+0x36>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80049f0:	897b      	ldrh	r3, [r7, #10]
 80049f2:	f003 0307 	and.w	r3, r3, #7
 80049f6:	1c5a      	adds	r2, r3, #1
 80049f8:	4613      	mov	r3, r2
 80049fa:	009b      	lsls	r3, r3, #2
 80049fc:	4413      	add	r3, r2
 80049fe:	00db      	lsls	r3, r3, #3
 8004a00:	68fa      	ldr	r2, [r7, #12]
 8004a02:	4413      	add	r3, r2
 8004a04:	617b      	str	r3, [r7, #20]
 8004a06:	e009      	b.n	8004a1c <HAL_PCDEx_PMAConfig+0x4a>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8004a08:	897a      	ldrh	r2, [r7, #10]
 8004a0a:	4613      	mov	r3, r2
 8004a0c:	009b      	lsls	r3, r3, #2
 8004a0e:	4413      	add	r3, r2
 8004a10:	00db      	lsls	r3, r3, #3
 8004a12:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8004a16:	68fa      	ldr	r2, [r7, #12]
 8004a18:	4413      	add	r3, r2
 8004a1a:	617b      	str	r3, [r7, #20]
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 8004a1c:	893b      	ldrh	r3, [r7, #8]
 8004a1e:	2b00      	cmp	r3, #0
 8004a20:	d107      	bne.n	8004a32 <HAL_PCDEx_PMAConfig+0x60>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 8004a22:	697b      	ldr	r3, [r7, #20]
 8004a24:	2200      	movs	r2, #0
 8004a26:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	b29a      	uxth	r2, r3
 8004a2c:	697b      	ldr	r3, [r7, #20]
 8004a2e:	80da      	strh	r2, [r3, #6]
 8004a30:	e00b      	b.n	8004a4a <HAL_PCDEx_PMAConfig+0x78>
  }
  else /* USB_DBL_BUF */
  {
    /* Double Buffer Endpoint */
    ep->doublebuffer = 1U;
 8004a32:	697b      	ldr	r3, [r7, #20]
 8004a34:	2201      	movs	r2, #1
 8004a36:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	b29a      	uxth	r2, r3
 8004a3c:	697b      	ldr	r3, [r7, #20]
 8004a3e:	811a      	strh	r2, [r3, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	0c1b      	lsrs	r3, r3, #16
 8004a44:	b29a      	uxth	r2, r3
 8004a46:	697b      	ldr	r3, [r7, #20]
 8004a48:	815a      	strh	r2, [r3, #10]
  }

  return HAL_OK;
 8004a4a:	2300      	movs	r3, #0
}
 8004a4c:	4618      	mov	r0, r3
 8004a4e:	371c      	adds	r7, #28
 8004a50:	46bd      	mov	sp, r7
 8004a52:	bc80      	pop	{r7}
 8004a54:	4770      	bx	lr
	...

08004a58 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004a58:	b580      	push	{r7, lr}
 8004a5a:	b086      	sub	sp, #24
 8004a5c:	af00      	add	r7, sp, #0
 8004a5e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	2b00      	cmp	r3, #0
 8004a64:	d101      	bne.n	8004a6a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004a66:	2301      	movs	r3, #1
 8004a68:	e26c      	b.n	8004f44 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	681b      	ldr	r3, [r3, #0]
 8004a6e:	f003 0301 	and.w	r3, r3, #1
 8004a72:	2b00      	cmp	r3, #0
 8004a74:	f000 8087 	beq.w	8004b86 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004a78:	4b92      	ldr	r3, [pc, #584]	; (8004cc4 <HAL_RCC_OscConfig+0x26c>)
 8004a7a:	685b      	ldr	r3, [r3, #4]
 8004a7c:	f003 030c 	and.w	r3, r3, #12
 8004a80:	2b04      	cmp	r3, #4
 8004a82:	d00c      	beq.n	8004a9e <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8004a84:	4b8f      	ldr	r3, [pc, #572]	; (8004cc4 <HAL_RCC_OscConfig+0x26c>)
 8004a86:	685b      	ldr	r3, [r3, #4]
 8004a88:	f003 030c 	and.w	r3, r3, #12
 8004a8c:	2b08      	cmp	r3, #8
 8004a8e:	d112      	bne.n	8004ab6 <HAL_RCC_OscConfig+0x5e>
 8004a90:	4b8c      	ldr	r3, [pc, #560]	; (8004cc4 <HAL_RCC_OscConfig+0x26c>)
 8004a92:	685b      	ldr	r3, [r3, #4]
 8004a94:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004a98:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004a9c:	d10b      	bne.n	8004ab6 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004a9e:	4b89      	ldr	r3, [pc, #548]	; (8004cc4 <HAL_RCC_OscConfig+0x26c>)
 8004aa0:	681b      	ldr	r3, [r3, #0]
 8004aa2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004aa6:	2b00      	cmp	r3, #0
 8004aa8:	d06c      	beq.n	8004b84 <HAL_RCC_OscConfig+0x12c>
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	685b      	ldr	r3, [r3, #4]
 8004aae:	2b00      	cmp	r3, #0
 8004ab0:	d168      	bne.n	8004b84 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8004ab2:	2301      	movs	r3, #1
 8004ab4:	e246      	b.n	8004f44 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	685b      	ldr	r3, [r3, #4]
 8004aba:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004abe:	d106      	bne.n	8004ace <HAL_RCC_OscConfig+0x76>
 8004ac0:	4b80      	ldr	r3, [pc, #512]	; (8004cc4 <HAL_RCC_OscConfig+0x26c>)
 8004ac2:	681b      	ldr	r3, [r3, #0]
 8004ac4:	4a7f      	ldr	r2, [pc, #508]	; (8004cc4 <HAL_RCC_OscConfig+0x26c>)
 8004ac6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004aca:	6013      	str	r3, [r2, #0]
 8004acc:	e02e      	b.n	8004b2c <HAL_RCC_OscConfig+0xd4>
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	685b      	ldr	r3, [r3, #4]
 8004ad2:	2b00      	cmp	r3, #0
 8004ad4:	d10c      	bne.n	8004af0 <HAL_RCC_OscConfig+0x98>
 8004ad6:	4b7b      	ldr	r3, [pc, #492]	; (8004cc4 <HAL_RCC_OscConfig+0x26c>)
 8004ad8:	681b      	ldr	r3, [r3, #0]
 8004ada:	4a7a      	ldr	r2, [pc, #488]	; (8004cc4 <HAL_RCC_OscConfig+0x26c>)
 8004adc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004ae0:	6013      	str	r3, [r2, #0]
 8004ae2:	4b78      	ldr	r3, [pc, #480]	; (8004cc4 <HAL_RCC_OscConfig+0x26c>)
 8004ae4:	681b      	ldr	r3, [r3, #0]
 8004ae6:	4a77      	ldr	r2, [pc, #476]	; (8004cc4 <HAL_RCC_OscConfig+0x26c>)
 8004ae8:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004aec:	6013      	str	r3, [r2, #0]
 8004aee:	e01d      	b.n	8004b2c <HAL_RCC_OscConfig+0xd4>
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	685b      	ldr	r3, [r3, #4]
 8004af4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004af8:	d10c      	bne.n	8004b14 <HAL_RCC_OscConfig+0xbc>
 8004afa:	4b72      	ldr	r3, [pc, #456]	; (8004cc4 <HAL_RCC_OscConfig+0x26c>)
 8004afc:	681b      	ldr	r3, [r3, #0]
 8004afe:	4a71      	ldr	r2, [pc, #452]	; (8004cc4 <HAL_RCC_OscConfig+0x26c>)
 8004b00:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004b04:	6013      	str	r3, [r2, #0]
 8004b06:	4b6f      	ldr	r3, [pc, #444]	; (8004cc4 <HAL_RCC_OscConfig+0x26c>)
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	4a6e      	ldr	r2, [pc, #440]	; (8004cc4 <HAL_RCC_OscConfig+0x26c>)
 8004b0c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004b10:	6013      	str	r3, [r2, #0]
 8004b12:	e00b      	b.n	8004b2c <HAL_RCC_OscConfig+0xd4>
 8004b14:	4b6b      	ldr	r3, [pc, #428]	; (8004cc4 <HAL_RCC_OscConfig+0x26c>)
 8004b16:	681b      	ldr	r3, [r3, #0]
 8004b18:	4a6a      	ldr	r2, [pc, #424]	; (8004cc4 <HAL_RCC_OscConfig+0x26c>)
 8004b1a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004b1e:	6013      	str	r3, [r2, #0]
 8004b20:	4b68      	ldr	r3, [pc, #416]	; (8004cc4 <HAL_RCC_OscConfig+0x26c>)
 8004b22:	681b      	ldr	r3, [r3, #0]
 8004b24:	4a67      	ldr	r2, [pc, #412]	; (8004cc4 <HAL_RCC_OscConfig+0x26c>)
 8004b26:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004b2a:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	685b      	ldr	r3, [r3, #4]
 8004b30:	2b00      	cmp	r3, #0
 8004b32:	d013      	beq.n	8004b5c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004b34:	f7fd ffc2 	bl	8002abc <HAL_GetTick>
 8004b38:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004b3a:	e008      	b.n	8004b4e <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004b3c:	f7fd ffbe 	bl	8002abc <HAL_GetTick>
 8004b40:	4602      	mov	r2, r0
 8004b42:	693b      	ldr	r3, [r7, #16]
 8004b44:	1ad3      	subs	r3, r2, r3
 8004b46:	2b64      	cmp	r3, #100	; 0x64
 8004b48:	d901      	bls.n	8004b4e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8004b4a:	2303      	movs	r3, #3
 8004b4c:	e1fa      	b.n	8004f44 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004b4e:	4b5d      	ldr	r3, [pc, #372]	; (8004cc4 <HAL_RCC_OscConfig+0x26c>)
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004b56:	2b00      	cmp	r3, #0
 8004b58:	d0f0      	beq.n	8004b3c <HAL_RCC_OscConfig+0xe4>
 8004b5a:	e014      	b.n	8004b86 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004b5c:	f7fd ffae 	bl	8002abc <HAL_GetTick>
 8004b60:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004b62:	e008      	b.n	8004b76 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004b64:	f7fd ffaa 	bl	8002abc <HAL_GetTick>
 8004b68:	4602      	mov	r2, r0
 8004b6a:	693b      	ldr	r3, [r7, #16]
 8004b6c:	1ad3      	subs	r3, r2, r3
 8004b6e:	2b64      	cmp	r3, #100	; 0x64
 8004b70:	d901      	bls.n	8004b76 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8004b72:	2303      	movs	r3, #3
 8004b74:	e1e6      	b.n	8004f44 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004b76:	4b53      	ldr	r3, [pc, #332]	; (8004cc4 <HAL_RCC_OscConfig+0x26c>)
 8004b78:	681b      	ldr	r3, [r3, #0]
 8004b7a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004b7e:	2b00      	cmp	r3, #0
 8004b80:	d1f0      	bne.n	8004b64 <HAL_RCC_OscConfig+0x10c>
 8004b82:	e000      	b.n	8004b86 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004b84:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	681b      	ldr	r3, [r3, #0]
 8004b8a:	f003 0302 	and.w	r3, r3, #2
 8004b8e:	2b00      	cmp	r3, #0
 8004b90:	d063      	beq.n	8004c5a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8004b92:	4b4c      	ldr	r3, [pc, #304]	; (8004cc4 <HAL_RCC_OscConfig+0x26c>)
 8004b94:	685b      	ldr	r3, [r3, #4]
 8004b96:	f003 030c 	and.w	r3, r3, #12
 8004b9a:	2b00      	cmp	r3, #0
 8004b9c:	d00b      	beq.n	8004bb6 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8004b9e:	4b49      	ldr	r3, [pc, #292]	; (8004cc4 <HAL_RCC_OscConfig+0x26c>)
 8004ba0:	685b      	ldr	r3, [r3, #4]
 8004ba2:	f003 030c 	and.w	r3, r3, #12
 8004ba6:	2b08      	cmp	r3, #8
 8004ba8:	d11c      	bne.n	8004be4 <HAL_RCC_OscConfig+0x18c>
 8004baa:	4b46      	ldr	r3, [pc, #280]	; (8004cc4 <HAL_RCC_OscConfig+0x26c>)
 8004bac:	685b      	ldr	r3, [r3, #4]
 8004bae:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004bb2:	2b00      	cmp	r3, #0
 8004bb4:	d116      	bne.n	8004be4 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004bb6:	4b43      	ldr	r3, [pc, #268]	; (8004cc4 <HAL_RCC_OscConfig+0x26c>)
 8004bb8:	681b      	ldr	r3, [r3, #0]
 8004bba:	f003 0302 	and.w	r3, r3, #2
 8004bbe:	2b00      	cmp	r3, #0
 8004bc0:	d005      	beq.n	8004bce <HAL_RCC_OscConfig+0x176>
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	691b      	ldr	r3, [r3, #16]
 8004bc6:	2b01      	cmp	r3, #1
 8004bc8:	d001      	beq.n	8004bce <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8004bca:	2301      	movs	r3, #1
 8004bcc:	e1ba      	b.n	8004f44 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004bce:	4b3d      	ldr	r3, [pc, #244]	; (8004cc4 <HAL_RCC_OscConfig+0x26c>)
 8004bd0:	681b      	ldr	r3, [r3, #0]
 8004bd2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	695b      	ldr	r3, [r3, #20]
 8004bda:	00db      	lsls	r3, r3, #3
 8004bdc:	4939      	ldr	r1, [pc, #228]	; (8004cc4 <HAL_RCC_OscConfig+0x26c>)
 8004bde:	4313      	orrs	r3, r2
 8004be0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004be2:	e03a      	b.n	8004c5a <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	691b      	ldr	r3, [r3, #16]
 8004be8:	2b00      	cmp	r3, #0
 8004bea:	d020      	beq.n	8004c2e <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004bec:	4b36      	ldr	r3, [pc, #216]	; (8004cc8 <HAL_RCC_OscConfig+0x270>)
 8004bee:	2201      	movs	r2, #1
 8004bf0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004bf2:	f7fd ff63 	bl	8002abc <HAL_GetTick>
 8004bf6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004bf8:	e008      	b.n	8004c0c <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004bfa:	f7fd ff5f 	bl	8002abc <HAL_GetTick>
 8004bfe:	4602      	mov	r2, r0
 8004c00:	693b      	ldr	r3, [r7, #16]
 8004c02:	1ad3      	subs	r3, r2, r3
 8004c04:	2b02      	cmp	r3, #2
 8004c06:	d901      	bls.n	8004c0c <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8004c08:	2303      	movs	r3, #3
 8004c0a:	e19b      	b.n	8004f44 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004c0c:	4b2d      	ldr	r3, [pc, #180]	; (8004cc4 <HAL_RCC_OscConfig+0x26c>)
 8004c0e:	681b      	ldr	r3, [r3, #0]
 8004c10:	f003 0302 	and.w	r3, r3, #2
 8004c14:	2b00      	cmp	r3, #0
 8004c16:	d0f0      	beq.n	8004bfa <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004c18:	4b2a      	ldr	r3, [pc, #168]	; (8004cc4 <HAL_RCC_OscConfig+0x26c>)
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	695b      	ldr	r3, [r3, #20]
 8004c24:	00db      	lsls	r3, r3, #3
 8004c26:	4927      	ldr	r1, [pc, #156]	; (8004cc4 <HAL_RCC_OscConfig+0x26c>)
 8004c28:	4313      	orrs	r3, r2
 8004c2a:	600b      	str	r3, [r1, #0]
 8004c2c:	e015      	b.n	8004c5a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004c2e:	4b26      	ldr	r3, [pc, #152]	; (8004cc8 <HAL_RCC_OscConfig+0x270>)
 8004c30:	2200      	movs	r2, #0
 8004c32:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004c34:	f7fd ff42 	bl	8002abc <HAL_GetTick>
 8004c38:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004c3a:	e008      	b.n	8004c4e <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004c3c:	f7fd ff3e 	bl	8002abc <HAL_GetTick>
 8004c40:	4602      	mov	r2, r0
 8004c42:	693b      	ldr	r3, [r7, #16]
 8004c44:	1ad3      	subs	r3, r2, r3
 8004c46:	2b02      	cmp	r3, #2
 8004c48:	d901      	bls.n	8004c4e <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8004c4a:	2303      	movs	r3, #3
 8004c4c:	e17a      	b.n	8004f44 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004c4e:	4b1d      	ldr	r3, [pc, #116]	; (8004cc4 <HAL_RCC_OscConfig+0x26c>)
 8004c50:	681b      	ldr	r3, [r3, #0]
 8004c52:	f003 0302 	and.w	r3, r3, #2
 8004c56:	2b00      	cmp	r3, #0
 8004c58:	d1f0      	bne.n	8004c3c <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	681b      	ldr	r3, [r3, #0]
 8004c5e:	f003 0308 	and.w	r3, r3, #8
 8004c62:	2b00      	cmp	r3, #0
 8004c64:	d03a      	beq.n	8004cdc <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	699b      	ldr	r3, [r3, #24]
 8004c6a:	2b00      	cmp	r3, #0
 8004c6c:	d019      	beq.n	8004ca2 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004c6e:	4b17      	ldr	r3, [pc, #92]	; (8004ccc <HAL_RCC_OscConfig+0x274>)
 8004c70:	2201      	movs	r2, #1
 8004c72:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004c74:	f7fd ff22 	bl	8002abc <HAL_GetTick>
 8004c78:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004c7a:	e008      	b.n	8004c8e <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004c7c:	f7fd ff1e 	bl	8002abc <HAL_GetTick>
 8004c80:	4602      	mov	r2, r0
 8004c82:	693b      	ldr	r3, [r7, #16]
 8004c84:	1ad3      	subs	r3, r2, r3
 8004c86:	2b02      	cmp	r3, #2
 8004c88:	d901      	bls.n	8004c8e <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8004c8a:	2303      	movs	r3, #3
 8004c8c:	e15a      	b.n	8004f44 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004c8e:	4b0d      	ldr	r3, [pc, #52]	; (8004cc4 <HAL_RCC_OscConfig+0x26c>)
 8004c90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c92:	f003 0302 	and.w	r3, r3, #2
 8004c96:	2b00      	cmp	r3, #0
 8004c98:	d0f0      	beq.n	8004c7c <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8004c9a:	2001      	movs	r0, #1
 8004c9c:	f000 faa6 	bl	80051ec <RCC_Delay>
 8004ca0:	e01c      	b.n	8004cdc <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004ca2:	4b0a      	ldr	r3, [pc, #40]	; (8004ccc <HAL_RCC_OscConfig+0x274>)
 8004ca4:	2200      	movs	r2, #0
 8004ca6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004ca8:	f7fd ff08 	bl	8002abc <HAL_GetTick>
 8004cac:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004cae:	e00f      	b.n	8004cd0 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004cb0:	f7fd ff04 	bl	8002abc <HAL_GetTick>
 8004cb4:	4602      	mov	r2, r0
 8004cb6:	693b      	ldr	r3, [r7, #16]
 8004cb8:	1ad3      	subs	r3, r2, r3
 8004cba:	2b02      	cmp	r3, #2
 8004cbc:	d908      	bls.n	8004cd0 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8004cbe:	2303      	movs	r3, #3
 8004cc0:	e140      	b.n	8004f44 <HAL_RCC_OscConfig+0x4ec>
 8004cc2:	bf00      	nop
 8004cc4:	40021000 	.word	0x40021000
 8004cc8:	42420000 	.word	0x42420000
 8004ccc:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004cd0:	4b9e      	ldr	r3, [pc, #632]	; (8004f4c <HAL_RCC_OscConfig+0x4f4>)
 8004cd2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004cd4:	f003 0302 	and.w	r3, r3, #2
 8004cd8:	2b00      	cmp	r3, #0
 8004cda:	d1e9      	bne.n	8004cb0 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	681b      	ldr	r3, [r3, #0]
 8004ce0:	f003 0304 	and.w	r3, r3, #4
 8004ce4:	2b00      	cmp	r3, #0
 8004ce6:	f000 80a6 	beq.w	8004e36 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004cea:	2300      	movs	r3, #0
 8004cec:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004cee:	4b97      	ldr	r3, [pc, #604]	; (8004f4c <HAL_RCC_OscConfig+0x4f4>)
 8004cf0:	69db      	ldr	r3, [r3, #28]
 8004cf2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004cf6:	2b00      	cmp	r3, #0
 8004cf8:	d10d      	bne.n	8004d16 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004cfa:	4b94      	ldr	r3, [pc, #592]	; (8004f4c <HAL_RCC_OscConfig+0x4f4>)
 8004cfc:	69db      	ldr	r3, [r3, #28]
 8004cfe:	4a93      	ldr	r2, [pc, #588]	; (8004f4c <HAL_RCC_OscConfig+0x4f4>)
 8004d00:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004d04:	61d3      	str	r3, [r2, #28]
 8004d06:	4b91      	ldr	r3, [pc, #580]	; (8004f4c <HAL_RCC_OscConfig+0x4f4>)
 8004d08:	69db      	ldr	r3, [r3, #28]
 8004d0a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004d0e:	60bb      	str	r3, [r7, #8]
 8004d10:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004d12:	2301      	movs	r3, #1
 8004d14:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004d16:	4b8e      	ldr	r3, [pc, #568]	; (8004f50 <HAL_RCC_OscConfig+0x4f8>)
 8004d18:	681b      	ldr	r3, [r3, #0]
 8004d1a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004d1e:	2b00      	cmp	r3, #0
 8004d20:	d118      	bne.n	8004d54 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004d22:	4b8b      	ldr	r3, [pc, #556]	; (8004f50 <HAL_RCC_OscConfig+0x4f8>)
 8004d24:	681b      	ldr	r3, [r3, #0]
 8004d26:	4a8a      	ldr	r2, [pc, #552]	; (8004f50 <HAL_RCC_OscConfig+0x4f8>)
 8004d28:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004d2c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004d2e:	f7fd fec5 	bl	8002abc <HAL_GetTick>
 8004d32:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004d34:	e008      	b.n	8004d48 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004d36:	f7fd fec1 	bl	8002abc <HAL_GetTick>
 8004d3a:	4602      	mov	r2, r0
 8004d3c:	693b      	ldr	r3, [r7, #16]
 8004d3e:	1ad3      	subs	r3, r2, r3
 8004d40:	2b64      	cmp	r3, #100	; 0x64
 8004d42:	d901      	bls.n	8004d48 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8004d44:	2303      	movs	r3, #3
 8004d46:	e0fd      	b.n	8004f44 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004d48:	4b81      	ldr	r3, [pc, #516]	; (8004f50 <HAL_RCC_OscConfig+0x4f8>)
 8004d4a:	681b      	ldr	r3, [r3, #0]
 8004d4c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004d50:	2b00      	cmp	r3, #0
 8004d52:	d0f0      	beq.n	8004d36 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	68db      	ldr	r3, [r3, #12]
 8004d58:	2b01      	cmp	r3, #1
 8004d5a:	d106      	bne.n	8004d6a <HAL_RCC_OscConfig+0x312>
 8004d5c:	4b7b      	ldr	r3, [pc, #492]	; (8004f4c <HAL_RCC_OscConfig+0x4f4>)
 8004d5e:	6a1b      	ldr	r3, [r3, #32]
 8004d60:	4a7a      	ldr	r2, [pc, #488]	; (8004f4c <HAL_RCC_OscConfig+0x4f4>)
 8004d62:	f043 0301 	orr.w	r3, r3, #1
 8004d66:	6213      	str	r3, [r2, #32]
 8004d68:	e02d      	b.n	8004dc6 <HAL_RCC_OscConfig+0x36e>
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	68db      	ldr	r3, [r3, #12]
 8004d6e:	2b00      	cmp	r3, #0
 8004d70:	d10c      	bne.n	8004d8c <HAL_RCC_OscConfig+0x334>
 8004d72:	4b76      	ldr	r3, [pc, #472]	; (8004f4c <HAL_RCC_OscConfig+0x4f4>)
 8004d74:	6a1b      	ldr	r3, [r3, #32]
 8004d76:	4a75      	ldr	r2, [pc, #468]	; (8004f4c <HAL_RCC_OscConfig+0x4f4>)
 8004d78:	f023 0301 	bic.w	r3, r3, #1
 8004d7c:	6213      	str	r3, [r2, #32]
 8004d7e:	4b73      	ldr	r3, [pc, #460]	; (8004f4c <HAL_RCC_OscConfig+0x4f4>)
 8004d80:	6a1b      	ldr	r3, [r3, #32]
 8004d82:	4a72      	ldr	r2, [pc, #456]	; (8004f4c <HAL_RCC_OscConfig+0x4f4>)
 8004d84:	f023 0304 	bic.w	r3, r3, #4
 8004d88:	6213      	str	r3, [r2, #32]
 8004d8a:	e01c      	b.n	8004dc6 <HAL_RCC_OscConfig+0x36e>
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	68db      	ldr	r3, [r3, #12]
 8004d90:	2b05      	cmp	r3, #5
 8004d92:	d10c      	bne.n	8004dae <HAL_RCC_OscConfig+0x356>
 8004d94:	4b6d      	ldr	r3, [pc, #436]	; (8004f4c <HAL_RCC_OscConfig+0x4f4>)
 8004d96:	6a1b      	ldr	r3, [r3, #32]
 8004d98:	4a6c      	ldr	r2, [pc, #432]	; (8004f4c <HAL_RCC_OscConfig+0x4f4>)
 8004d9a:	f043 0304 	orr.w	r3, r3, #4
 8004d9e:	6213      	str	r3, [r2, #32]
 8004da0:	4b6a      	ldr	r3, [pc, #424]	; (8004f4c <HAL_RCC_OscConfig+0x4f4>)
 8004da2:	6a1b      	ldr	r3, [r3, #32]
 8004da4:	4a69      	ldr	r2, [pc, #420]	; (8004f4c <HAL_RCC_OscConfig+0x4f4>)
 8004da6:	f043 0301 	orr.w	r3, r3, #1
 8004daa:	6213      	str	r3, [r2, #32]
 8004dac:	e00b      	b.n	8004dc6 <HAL_RCC_OscConfig+0x36e>
 8004dae:	4b67      	ldr	r3, [pc, #412]	; (8004f4c <HAL_RCC_OscConfig+0x4f4>)
 8004db0:	6a1b      	ldr	r3, [r3, #32]
 8004db2:	4a66      	ldr	r2, [pc, #408]	; (8004f4c <HAL_RCC_OscConfig+0x4f4>)
 8004db4:	f023 0301 	bic.w	r3, r3, #1
 8004db8:	6213      	str	r3, [r2, #32]
 8004dba:	4b64      	ldr	r3, [pc, #400]	; (8004f4c <HAL_RCC_OscConfig+0x4f4>)
 8004dbc:	6a1b      	ldr	r3, [r3, #32]
 8004dbe:	4a63      	ldr	r2, [pc, #396]	; (8004f4c <HAL_RCC_OscConfig+0x4f4>)
 8004dc0:	f023 0304 	bic.w	r3, r3, #4
 8004dc4:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	68db      	ldr	r3, [r3, #12]
 8004dca:	2b00      	cmp	r3, #0
 8004dcc:	d015      	beq.n	8004dfa <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004dce:	f7fd fe75 	bl	8002abc <HAL_GetTick>
 8004dd2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004dd4:	e00a      	b.n	8004dec <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004dd6:	f7fd fe71 	bl	8002abc <HAL_GetTick>
 8004dda:	4602      	mov	r2, r0
 8004ddc:	693b      	ldr	r3, [r7, #16]
 8004dde:	1ad3      	subs	r3, r2, r3
 8004de0:	f241 3288 	movw	r2, #5000	; 0x1388
 8004de4:	4293      	cmp	r3, r2
 8004de6:	d901      	bls.n	8004dec <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8004de8:	2303      	movs	r3, #3
 8004dea:	e0ab      	b.n	8004f44 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004dec:	4b57      	ldr	r3, [pc, #348]	; (8004f4c <HAL_RCC_OscConfig+0x4f4>)
 8004dee:	6a1b      	ldr	r3, [r3, #32]
 8004df0:	f003 0302 	and.w	r3, r3, #2
 8004df4:	2b00      	cmp	r3, #0
 8004df6:	d0ee      	beq.n	8004dd6 <HAL_RCC_OscConfig+0x37e>
 8004df8:	e014      	b.n	8004e24 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004dfa:	f7fd fe5f 	bl	8002abc <HAL_GetTick>
 8004dfe:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004e00:	e00a      	b.n	8004e18 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004e02:	f7fd fe5b 	bl	8002abc <HAL_GetTick>
 8004e06:	4602      	mov	r2, r0
 8004e08:	693b      	ldr	r3, [r7, #16]
 8004e0a:	1ad3      	subs	r3, r2, r3
 8004e0c:	f241 3288 	movw	r2, #5000	; 0x1388
 8004e10:	4293      	cmp	r3, r2
 8004e12:	d901      	bls.n	8004e18 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8004e14:	2303      	movs	r3, #3
 8004e16:	e095      	b.n	8004f44 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004e18:	4b4c      	ldr	r3, [pc, #304]	; (8004f4c <HAL_RCC_OscConfig+0x4f4>)
 8004e1a:	6a1b      	ldr	r3, [r3, #32]
 8004e1c:	f003 0302 	and.w	r3, r3, #2
 8004e20:	2b00      	cmp	r3, #0
 8004e22:	d1ee      	bne.n	8004e02 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8004e24:	7dfb      	ldrb	r3, [r7, #23]
 8004e26:	2b01      	cmp	r3, #1
 8004e28:	d105      	bne.n	8004e36 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004e2a:	4b48      	ldr	r3, [pc, #288]	; (8004f4c <HAL_RCC_OscConfig+0x4f4>)
 8004e2c:	69db      	ldr	r3, [r3, #28]
 8004e2e:	4a47      	ldr	r2, [pc, #284]	; (8004f4c <HAL_RCC_OscConfig+0x4f4>)
 8004e30:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004e34:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	69db      	ldr	r3, [r3, #28]
 8004e3a:	2b00      	cmp	r3, #0
 8004e3c:	f000 8081 	beq.w	8004f42 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004e40:	4b42      	ldr	r3, [pc, #264]	; (8004f4c <HAL_RCC_OscConfig+0x4f4>)
 8004e42:	685b      	ldr	r3, [r3, #4]
 8004e44:	f003 030c 	and.w	r3, r3, #12
 8004e48:	2b08      	cmp	r3, #8
 8004e4a:	d061      	beq.n	8004f10 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	69db      	ldr	r3, [r3, #28]
 8004e50:	2b02      	cmp	r3, #2
 8004e52:	d146      	bne.n	8004ee2 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004e54:	4b3f      	ldr	r3, [pc, #252]	; (8004f54 <HAL_RCC_OscConfig+0x4fc>)
 8004e56:	2200      	movs	r2, #0
 8004e58:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004e5a:	f7fd fe2f 	bl	8002abc <HAL_GetTick>
 8004e5e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004e60:	e008      	b.n	8004e74 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004e62:	f7fd fe2b 	bl	8002abc <HAL_GetTick>
 8004e66:	4602      	mov	r2, r0
 8004e68:	693b      	ldr	r3, [r7, #16]
 8004e6a:	1ad3      	subs	r3, r2, r3
 8004e6c:	2b02      	cmp	r3, #2
 8004e6e:	d901      	bls.n	8004e74 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8004e70:	2303      	movs	r3, #3
 8004e72:	e067      	b.n	8004f44 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004e74:	4b35      	ldr	r3, [pc, #212]	; (8004f4c <HAL_RCC_OscConfig+0x4f4>)
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004e7c:	2b00      	cmp	r3, #0
 8004e7e:	d1f0      	bne.n	8004e62 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	6a1b      	ldr	r3, [r3, #32]
 8004e84:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004e88:	d108      	bne.n	8004e9c <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8004e8a:	4b30      	ldr	r3, [pc, #192]	; (8004f4c <HAL_RCC_OscConfig+0x4f4>)
 8004e8c:	685b      	ldr	r3, [r3, #4]
 8004e8e:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	689b      	ldr	r3, [r3, #8]
 8004e96:	492d      	ldr	r1, [pc, #180]	; (8004f4c <HAL_RCC_OscConfig+0x4f4>)
 8004e98:	4313      	orrs	r3, r2
 8004e9a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004e9c:	4b2b      	ldr	r3, [pc, #172]	; (8004f4c <HAL_RCC_OscConfig+0x4f4>)
 8004e9e:	685b      	ldr	r3, [r3, #4]
 8004ea0:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	6a19      	ldr	r1, [r3, #32]
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004eac:	430b      	orrs	r3, r1
 8004eae:	4927      	ldr	r1, [pc, #156]	; (8004f4c <HAL_RCC_OscConfig+0x4f4>)
 8004eb0:	4313      	orrs	r3, r2
 8004eb2:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004eb4:	4b27      	ldr	r3, [pc, #156]	; (8004f54 <HAL_RCC_OscConfig+0x4fc>)
 8004eb6:	2201      	movs	r2, #1
 8004eb8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004eba:	f7fd fdff 	bl	8002abc <HAL_GetTick>
 8004ebe:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004ec0:	e008      	b.n	8004ed4 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004ec2:	f7fd fdfb 	bl	8002abc <HAL_GetTick>
 8004ec6:	4602      	mov	r2, r0
 8004ec8:	693b      	ldr	r3, [r7, #16]
 8004eca:	1ad3      	subs	r3, r2, r3
 8004ecc:	2b02      	cmp	r3, #2
 8004ece:	d901      	bls.n	8004ed4 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8004ed0:	2303      	movs	r3, #3
 8004ed2:	e037      	b.n	8004f44 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004ed4:	4b1d      	ldr	r3, [pc, #116]	; (8004f4c <HAL_RCC_OscConfig+0x4f4>)
 8004ed6:	681b      	ldr	r3, [r3, #0]
 8004ed8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004edc:	2b00      	cmp	r3, #0
 8004ede:	d0f0      	beq.n	8004ec2 <HAL_RCC_OscConfig+0x46a>
 8004ee0:	e02f      	b.n	8004f42 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004ee2:	4b1c      	ldr	r3, [pc, #112]	; (8004f54 <HAL_RCC_OscConfig+0x4fc>)
 8004ee4:	2200      	movs	r2, #0
 8004ee6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004ee8:	f7fd fde8 	bl	8002abc <HAL_GetTick>
 8004eec:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004eee:	e008      	b.n	8004f02 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004ef0:	f7fd fde4 	bl	8002abc <HAL_GetTick>
 8004ef4:	4602      	mov	r2, r0
 8004ef6:	693b      	ldr	r3, [r7, #16]
 8004ef8:	1ad3      	subs	r3, r2, r3
 8004efa:	2b02      	cmp	r3, #2
 8004efc:	d901      	bls.n	8004f02 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8004efe:	2303      	movs	r3, #3
 8004f00:	e020      	b.n	8004f44 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004f02:	4b12      	ldr	r3, [pc, #72]	; (8004f4c <HAL_RCC_OscConfig+0x4f4>)
 8004f04:	681b      	ldr	r3, [r3, #0]
 8004f06:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004f0a:	2b00      	cmp	r3, #0
 8004f0c:	d1f0      	bne.n	8004ef0 <HAL_RCC_OscConfig+0x498>
 8004f0e:	e018      	b.n	8004f42 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	69db      	ldr	r3, [r3, #28]
 8004f14:	2b01      	cmp	r3, #1
 8004f16:	d101      	bne.n	8004f1c <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8004f18:	2301      	movs	r3, #1
 8004f1a:	e013      	b.n	8004f44 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8004f1c:	4b0b      	ldr	r3, [pc, #44]	; (8004f4c <HAL_RCC_OscConfig+0x4f4>)
 8004f1e:	685b      	ldr	r3, [r3, #4]
 8004f20:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004f22:	68fb      	ldr	r3, [r7, #12]
 8004f24:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	6a1b      	ldr	r3, [r3, #32]
 8004f2c:	429a      	cmp	r2, r3
 8004f2e:	d106      	bne.n	8004f3e <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8004f30:	68fb      	ldr	r3, [r7, #12]
 8004f32:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004f3a:	429a      	cmp	r2, r3
 8004f3c:	d001      	beq.n	8004f42 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8004f3e:	2301      	movs	r3, #1
 8004f40:	e000      	b.n	8004f44 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8004f42:	2300      	movs	r3, #0
}
 8004f44:	4618      	mov	r0, r3
 8004f46:	3718      	adds	r7, #24
 8004f48:	46bd      	mov	sp, r7
 8004f4a:	bd80      	pop	{r7, pc}
 8004f4c:	40021000 	.word	0x40021000
 8004f50:	40007000 	.word	0x40007000
 8004f54:	42420060 	.word	0x42420060

08004f58 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004f58:	b580      	push	{r7, lr}
 8004f5a:	b084      	sub	sp, #16
 8004f5c:	af00      	add	r7, sp, #0
 8004f5e:	6078      	str	r0, [r7, #4]
 8004f60:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	2b00      	cmp	r3, #0
 8004f66:	d101      	bne.n	8004f6c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004f68:	2301      	movs	r3, #1
 8004f6a:	e0d0      	b.n	800510e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004f6c:	4b6a      	ldr	r3, [pc, #424]	; (8005118 <HAL_RCC_ClockConfig+0x1c0>)
 8004f6e:	681b      	ldr	r3, [r3, #0]
 8004f70:	f003 0307 	and.w	r3, r3, #7
 8004f74:	683a      	ldr	r2, [r7, #0]
 8004f76:	429a      	cmp	r2, r3
 8004f78:	d910      	bls.n	8004f9c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004f7a:	4b67      	ldr	r3, [pc, #412]	; (8005118 <HAL_RCC_ClockConfig+0x1c0>)
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	f023 0207 	bic.w	r2, r3, #7
 8004f82:	4965      	ldr	r1, [pc, #404]	; (8005118 <HAL_RCC_ClockConfig+0x1c0>)
 8004f84:	683b      	ldr	r3, [r7, #0]
 8004f86:	4313      	orrs	r3, r2
 8004f88:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004f8a:	4b63      	ldr	r3, [pc, #396]	; (8005118 <HAL_RCC_ClockConfig+0x1c0>)
 8004f8c:	681b      	ldr	r3, [r3, #0]
 8004f8e:	f003 0307 	and.w	r3, r3, #7
 8004f92:	683a      	ldr	r2, [r7, #0]
 8004f94:	429a      	cmp	r2, r3
 8004f96:	d001      	beq.n	8004f9c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8004f98:	2301      	movs	r3, #1
 8004f9a:	e0b8      	b.n	800510e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	f003 0302 	and.w	r3, r3, #2
 8004fa4:	2b00      	cmp	r3, #0
 8004fa6:	d020      	beq.n	8004fea <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	681b      	ldr	r3, [r3, #0]
 8004fac:	f003 0304 	and.w	r3, r3, #4
 8004fb0:	2b00      	cmp	r3, #0
 8004fb2:	d005      	beq.n	8004fc0 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004fb4:	4b59      	ldr	r3, [pc, #356]	; (800511c <HAL_RCC_ClockConfig+0x1c4>)
 8004fb6:	685b      	ldr	r3, [r3, #4]
 8004fb8:	4a58      	ldr	r2, [pc, #352]	; (800511c <HAL_RCC_ClockConfig+0x1c4>)
 8004fba:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8004fbe:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	681b      	ldr	r3, [r3, #0]
 8004fc4:	f003 0308 	and.w	r3, r3, #8
 8004fc8:	2b00      	cmp	r3, #0
 8004fca:	d005      	beq.n	8004fd8 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004fcc:	4b53      	ldr	r3, [pc, #332]	; (800511c <HAL_RCC_ClockConfig+0x1c4>)
 8004fce:	685b      	ldr	r3, [r3, #4]
 8004fd0:	4a52      	ldr	r2, [pc, #328]	; (800511c <HAL_RCC_ClockConfig+0x1c4>)
 8004fd2:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8004fd6:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004fd8:	4b50      	ldr	r3, [pc, #320]	; (800511c <HAL_RCC_ClockConfig+0x1c4>)
 8004fda:	685b      	ldr	r3, [r3, #4]
 8004fdc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	689b      	ldr	r3, [r3, #8]
 8004fe4:	494d      	ldr	r1, [pc, #308]	; (800511c <HAL_RCC_ClockConfig+0x1c4>)
 8004fe6:	4313      	orrs	r3, r2
 8004fe8:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	681b      	ldr	r3, [r3, #0]
 8004fee:	f003 0301 	and.w	r3, r3, #1
 8004ff2:	2b00      	cmp	r3, #0
 8004ff4:	d040      	beq.n	8005078 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	685b      	ldr	r3, [r3, #4]
 8004ffa:	2b01      	cmp	r3, #1
 8004ffc:	d107      	bne.n	800500e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004ffe:	4b47      	ldr	r3, [pc, #284]	; (800511c <HAL_RCC_ClockConfig+0x1c4>)
 8005000:	681b      	ldr	r3, [r3, #0]
 8005002:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005006:	2b00      	cmp	r3, #0
 8005008:	d115      	bne.n	8005036 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800500a:	2301      	movs	r3, #1
 800500c:	e07f      	b.n	800510e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	685b      	ldr	r3, [r3, #4]
 8005012:	2b02      	cmp	r3, #2
 8005014:	d107      	bne.n	8005026 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005016:	4b41      	ldr	r3, [pc, #260]	; (800511c <HAL_RCC_ClockConfig+0x1c4>)
 8005018:	681b      	ldr	r3, [r3, #0]
 800501a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800501e:	2b00      	cmp	r3, #0
 8005020:	d109      	bne.n	8005036 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005022:	2301      	movs	r3, #1
 8005024:	e073      	b.n	800510e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005026:	4b3d      	ldr	r3, [pc, #244]	; (800511c <HAL_RCC_ClockConfig+0x1c4>)
 8005028:	681b      	ldr	r3, [r3, #0]
 800502a:	f003 0302 	and.w	r3, r3, #2
 800502e:	2b00      	cmp	r3, #0
 8005030:	d101      	bne.n	8005036 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005032:	2301      	movs	r3, #1
 8005034:	e06b      	b.n	800510e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005036:	4b39      	ldr	r3, [pc, #228]	; (800511c <HAL_RCC_ClockConfig+0x1c4>)
 8005038:	685b      	ldr	r3, [r3, #4]
 800503a:	f023 0203 	bic.w	r2, r3, #3
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	685b      	ldr	r3, [r3, #4]
 8005042:	4936      	ldr	r1, [pc, #216]	; (800511c <HAL_RCC_ClockConfig+0x1c4>)
 8005044:	4313      	orrs	r3, r2
 8005046:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005048:	f7fd fd38 	bl	8002abc <HAL_GetTick>
 800504c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800504e:	e00a      	b.n	8005066 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005050:	f7fd fd34 	bl	8002abc <HAL_GetTick>
 8005054:	4602      	mov	r2, r0
 8005056:	68fb      	ldr	r3, [r7, #12]
 8005058:	1ad3      	subs	r3, r2, r3
 800505a:	f241 3288 	movw	r2, #5000	; 0x1388
 800505e:	4293      	cmp	r3, r2
 8005060:	d901      	bls.n	8005066 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8005062:	2303      	movs	r3, #3
 8005064:	e053      	b.n	800510e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005066:	4b2d      	ldr	r3, [pc, #180]	; (800511c <HAL_RCC_ClockConfig+0x1c4>)
 8005068:	685b      	ldr	r3, [r3, #4]
 800506a:	f003 020c 	and.w	r2, r3, #12
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	685b      	ldr	r3, [r3, #4]
 8005072:	009b      	lsls	r3, r3, #2
 8005074:	429a      	cmp	r2, r3
 8005076:	d1eb      	bne.n	8005050 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005078:	4b27      	ldr	r3, [pc, #156]	; (8005118 <HAL_RCC_ClockConfig+0x1c0>)
 800507a:	681b      	ldr	r3, [r3, #0]
 800507c:	f003 0307 	and.w	r3, r3, #7
 8005080:	683a      	ldr	r2, [r7, #0]
 8005082:	429a      	cmp	r2, r3
 8005084:	d210      	bcs.n	80050a8 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005086:	4b24      	ldr	r3, [pc, #144]	; (8005118 <HAL_RCC_ClockConfig+0x1c0>)
 8005088:	681b      	ldr	r3, [r3, #0]
 800508a:	f023 0207 	bic.w	r2, r3, #7
 800508e:	4922      	ldr	r1, [pc, #136]	; (8005118 <HAL_RCC_ClockConfig+0x1c0>)
 8005090:	683b      	ldr	r3, [r7, #0]
 8005092:	4313      	orrs	r3, r2
 8005094:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005096:	4b20      	ldr	r3, [pc, #128]	; (8005118 <HAL_RCC_ClockConfig+0x1c0>)
 8005098:	681b      	ldr	r3, [r3, #0]
 800509a:	f003 0307 	and.w	r3, r3, #7
 800509e:	683a      	ldr	r2, [r7, #0]
 80050a0:	429a      	cmp	r2, r3
 80050a2:	d001      	beq.n	80050a8 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80050a4:	2301      	movs	r3, #1
 80050a6:	e032      	b.n	800510e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	681b      	ldr	r3, [r3, #0]
 80050ac:	f003 0304 	and.w	r3, r3, #4
 80050b0:	2b00      	cmp	r3, #0
 80050b2:	d008      	beq.n	80050c6 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80050b4:	4b19      	ldr	r3, [pc, #100]	; (800511c <HAL_RCC_ClockConfig+0x1c4>)
 80050b6:	685b      	ldr	r3, [r3, #4]
 80050b8:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	68db      	ldr	r3, [r3, #12]
 80050c0:	4916      	ldr	r1, [pc, #88]	; (800511c <HAL_RCC_ClockConfig+0x1c4>)
 80050c2:	4313      	orrs	r3, r2
 80050c4:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	681b      	ldr	r3, [r3, #0]
 80050ca:	f003 0308 	and.w	r3, r3, #8
 80050ce:	2b00      	cmp	r3, #0
 80050d0:	d009      	beq.n	80050e6 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80050d2:	4b12      	ldr	r3, [pc, #72]	; (800511c <HAL_RCC_ClockConfig+0x1c4>)
 80050d4:	685b      	ldr	r3, [r3, #4]
 80050d6:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	691b      	ldr	r3, [r3, #16]
 80050de:	00db      	lsls	r3, r3, #3
 80050e0:	490e      	ldr	r1, [pc, #56]	; (800511c <HAL_RCC_ClockConfig+0x1c4>)
 80050e2:	4313      	orrs	r3, r2
 80050e4:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80050e6:	f000 f821 	bl	800512c <HAL_RCC_GetSysClockFreq>
 80050ea:	4602      	mov	r2, r0
 80050ec:	4b0b      	ldr	r3, [pc, #44]	; (800511c <HAL_RCC_ClockConfig+0x1c4>)
 80050ee:	685b      	ldr	r3, [r3, #4]
 80050f0:	091b      	lsrs	r3, r3, #4
 80050f2:	f003 030f 	and.w	r3, r3, #15
 80050f6:	490a      	ldr	r1, [pc, #40]	; (8005120 <HAL_RCC_ClockConfig+0x1c8>)
 80050f8:	5ccb      	ldrb	r3, [r1, r3]
 80050fa:	fa22 f303 	lsr.w	r3, r2, r3
 80050fe:	4a09      	ldr	r2, [pc, #36]	; (8005124 <HAL_RCC_ClockConfig+0x1cc>)
 8005100:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8005102:	4b09      	ldr	r3, [pc, #36]	; (8005128 <HAL_RCC_ClockConfig+0x1d0>)
 8005104:	681b      	ldr	r3, [r3, #0]
 8005106:	4618      	mov	r0, r3
 8005108:	f7fd fc96 	bl	8002a38 <HAL_InitTick>

  return HAL_OK;
 800510c:	2300      	movs	r3, #0
}
 800510e:	4618      	mov	r0, r3
 8005110:	3710      	adds	r7, #16
 8005112:	46bd      	mov	sp, r7
 8005114:	bd80      	pop	{r7, pc}
 8005116:	bf00      	nop
 8005118:	40022000 	.word	0x40022000
 800511c:	40021000 	.word	0x40021000
 8005120:	0800bcd8 	.word	0x0800bcd8
 8005124:	20000030 	.word	0x20000030
 8005128:	20000034 	.word	0x20000034

0800512c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800512c:	b490      	push	{r4, r7}
 800512e:	b08a      	sub	sp, #40	; 0x28
 8005130:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8005132:	4b2a      	ldr	r3, [pc, #168]	; (80051dc <HAL_RCC_GetSysClockFreq+0xb0>)
 8005134:	1d3c      	adds	r4, r7, #4
 8005136:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8005138:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 800513c:	f240 2301 	movw	r3, #513	; 0x201
 8005140:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8005142:	2300      	movs	r3, #0
 8005144:	61fb      	str	r3, [r7, #28]
 8005146:	2300      	movs	r3, #0
 8005148:	61bb      	str	r3, [r7, #24]
 800514a:	2300      	movs	r3, #0
 800514c:	627b      	str	r3, [r7, #36]	; 0x24
 800514e:	2300      	movs	r3, #0
 8005150:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8005152:	2300      	movs	r3, #0
 8005154:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8005156:	4b22      	ldr	r3, [pc, #136]	; (80051e0 <HAL_RCC_GetSysClockFreq+0xb4>)
 8005158:	685b      	ldr	r3, [r3, #4]
 800515a:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800515c:	69fb      	ldr	r3, [r7, #28]
 800515e:	f003 030c 	and.w	r3, r3, #12
 8005162:	2b04      	cmp	r3, #4
 8005164:	d002      	beq.n	800516c <HAL_RCC_GetSysClockFreq+0x40>
 8005166:	2b08      	cmp	r3, #8
 8005168:	d003      	beq.n	8005172 <HAL_RCC_GetSysClockFreq+0x46>
 800516a:	e02d      	b.n	80051c8 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800516c:	4b1d      	ldr	r3, [pc, #116]	; (80051e4 <HAL_RCC_GetSysClockFreq+0xb8>)
 800516e:	623b      	str	r3, [r7, #32]
      break;
 8005170:	e02d      	b.n	80051ce <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8005172:	69fb      	ldr	r3, [r7, #28]
 8005174:	0c9b      	lsrs	r3, r3, #18
 8005176:	f003 030f 	and.w	r3, r3, #15
 800517a:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800517e:	4413      	add	r3, r2
 8005180:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8005184:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8005186:	69fb      	ldr	r3, [r7, #28]
 8005188:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800518c:	2b00      	cmp	r3, #0
 800518e:	d013      	beq.n	80051b8 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8005190:	4b13      	ldr	r3, [pc, #76]	; (80051e0 <HAL_RCC_GetSysClockFreq+0xb4>)
 8005192:	685b      	ldr	r3, [r3, #4]
 8005194:	0c5b      	lsrs	r3, r3, #17
 8005196:	f003 0301 	and.w	r3, r3, #1
 800519a:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800519e:	4413      	add	r3, r2
 80051a0:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80051a4:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80051a6:	697b      	ldr	r3, [r7, #20]
 80051a8:	4a0e      	ldr	r2, [pc, #56]	; (80051e4 <HAL_RCC_GetSysClockFreq+0xb8>)
 80051aa:	fb02 f203 	mul.w	r2, r2, r3
 80051ae:	69bb      	ldr	r3, [r7, #24]
 80051b0:	fbb2 f3f3 	udiv	r3, r2, r3
 80051b4:	627b      	str	r3, [r7, #36]	; 0x24
 80051b6:	e004      	b.n	80051c2 <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80051b8:	697b      	ldr	r3, [r7, #20]
 80051ba:	4a0b      	ldr	r2, [pc, #44]	; (80051e8 <HAL_RCC_GetSysClockFreq+0xbc>)
 80051bc:	fb02 f303 	mul.w	r3, r2, r3
 80051c0:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 80051c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80051c4:	623b      	str	r3, [r7, #32]
      break;
 80051c6:	e002      	b.n	80051ce <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80051c8:	4b06      	ldr	r3, [pc, #24]	; (80051e4 <HAL_RCC_GetSysClockFreq+0xb8>)
 80051ca:	623b      	str	r3, [r7, #32]
      break;
 80051cc:	bf00      	nop
    }
  }
  return sysclockfreq;
 80051ce:	6a3b      	ldr	r3, [r7, #32]
}
 80051d0:	4618      	mov	r0, r3
 80051d2:	3728      	adds	r7, #40	; 0x28
 80051d4:	46bd      	mov	sp, r7
 80051d6:	bc90      	pop	{r4, r7}
 80051d8:	4770      	bx	lr
 80051da:	bf00      	nop
 80051dc:	0800bc60 	.word	0x0800bc60
 80051e0:	40021000 	.word	0x40021000
 80051e4:	007a1200 	.word	0x007a1200
 80051e8:	003d0900 	.word	0x003d0900

080051ec <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80051ec:	b480      	push	{r7}
 80051ee:	b085      	sub	sp, #20
 80051f0:	af00      	add	r7, sp, #0
 80051f2:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80051f4:	4b0a      	ldr	r3, [pc, #40]	; (8005220 <RCC_Delay+0x34>)
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	4a0a      	ldr	r2, [pc, #40]	; (8005224 <RCC_Delay+0x38>)
 80051fa:	fba2 2303 	umull	r2, r3, r2, r3
 80051fe:	0a5b      	lsrs	r3, r3, #9
 8005200:	687a      	ldr	r2, [r7, #4]
 8005202:	fb02 f303 	mul.w	r3, r2, r3
 8005206:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8005208:	bf00      	nop
  }
  while (Delay --);
 800520a:	68fb      	ldr	r3, [r7, #12]
 800520c:	1e5a      	subs	r2, r3, #1
 800520e:	60fa      	str	r2, [r7, #12]
 8005210:	2b00      	cmp	r3, #0
 8005212:	d1f9      	bne.n	8005208 <RCC_Delay+0x1c>
}
 8005214:	bf00      	nop
 8005216:	bf00      	nop
 8005218:	3714      	adds	r7, #20
 800521a:	46bd      	mov	sp, r7
 800521c:	bc80      	pop	{r7}
 800521e:	4770      	bx	lr
 8005220:	20000030 	.word	0x20000030
 8005224:	10624dd3 	.word	0x10624dd3

08005228 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005228:	b580      	push	{r7, lr}
 800522a:	b086      	sub	sp, #24
 800522c:	af00      	add	r7, sp, #0
 800522e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8005230:	2300      	movs	r3, #0
 8005232:	613b      	str	r3, [r7, #16]
 8005234:	2300      	movs	r3, #0
 8005236:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	681b      	ldr	r3, [r3, #0]
 800523c:	f003 0301 	and.w	r3, r3, #1
 8005240:	2b00      	cmp	r3, #0
 8005242:	d07d      	beq.n	8005340 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8005244:	2300      	movs	r3, #0
 8005246:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005248:	4b4f      	ldr	r3, [pc, #316]	; (8005388 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800524a:	69db      	ldr	r3, [r3, #28]
 800524c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005250:	2b00      	cmp	r3, #0
 8005252:	d10d      	bne.n	8005270 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005254:	4b4c      	ldr	r3, [pc, #304]	; (8005388 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005256:	69db      	ldr	r3, [r3, #28]
 8005258:	4a4b      	ldr	r2, [pc, #300]	; (8005388 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800525a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800525e:	61d3      	str	r3, [r2, #28]
 8005260:	4b49      	ldr	r3, [pc, #292]	; (8005388 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005262:	69db      	ldr	r3, [r3, #28]
 8005264:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005268:	60bb      	str	r3, [r7, #8]
 800526a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800526c:	2301      	movs	r3, #1
 800526e:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005270:	4b46      	ldr	r3, [pc, #280]	; (800538c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8005272:	681b      	ldr	r3, [r3, #0]
 8005274:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005278:	2b00      	cmp	r3, #0
 800527a:	d118      	bne.n	80052ae <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800527c:	4b43      	ldr	r3, [pc, #268]	; (800538c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	4a42      	ldr	r2, [pc, #264]	; (800538c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8005282:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005286:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005288:	f7fd fc18 	bl	8002abc <HAL_GetTick>
 800528c:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800528e:	e008      	b.n	80052a2 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005290:	f7fd fc14 	bl	8002abc <HAL_GetTick>
 8005294:	4602      	mov	r2, r0
 8005296:	693b      	ldr	r3, [r7, #16]
 8005298:	1ad3      	subs	r3, r2, r3
 800529a:	2b64      	cmp	r3, #100	; 0x64
 800529c:	d901      	bls.n	80052a2 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 800529e:	2303      	movs	r3, #3
 80052a0:	e06d      	b.n	800537e <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80052a2:	4b3a      	ldr	r3, [pc, #232]	; (800538c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80052a4:	681b      	ldr	r3, [r3, #0]
 80052a6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80052aa:	2b00      	cmp	r3, #0
 80052ac:	d0f0      	beq.n	8005290 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80052ae:	4b36      	ldr	r3, [pc, #216]	; (8005388 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80052b0:	6a1b      	ldr	r3, [r3, #32]
 80052b2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80052b6:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80052b8:	68fb      	ldr	r3, [r7, #12]
 80052ba:	2b00      	cmp	r3, #0
 80052bc:	d02e      	beq.n	800531c <HAL_RCCEx_PeriphCLKConfig+0xf4>
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	685b      	ldr	r3, [r3, #4]
 80052c2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80052c6:	68fa      	ldr	r2, [r7, #12]
 80052c8:	429a      	cmp	r2, r3
 80052ca:	d027      	beq.n	800531c <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80052cc:	4b2e      	ldr	r3, [pc, #184]	; (8005388 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80052ce:	6a1b      	ldr	r3, [r3, #32]
 80052d0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80052d4:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80052d6:	4b2e      	ldr	r3, [pc, #184]	; (8005390 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80052d8:	2201      	movs	r2, #1
 80052da:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80052dc:	4b2c      	ldr	r3, [pc, #176]	; (8005390 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80052de:	2200      	movs	r2, #0
 80052e0:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80052e2:	4a29      	ldr	r2, [pc, #164]	; (8005388 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80052e4:	68fb      	ldr	r3, [r7, #12]
 80052e6:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80052e8:	68fb      	ldr	r3, [r7, #12]
 80052ea:	f003 0301 	and.w	r3, r3, #1
 80052ee:	2b00      	cmp	r3, #0
 80052f0:	d014      	beq.n	800531c <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80052f2:	f7fd fbe3 	bl	8002abc <HAL_GetTick>
 80052f6:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80052f8:	e00a      	b.n	8005310 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80052fa:	f7fd fbdf 	bl	8002abc <HAL_GetTick>
 80052fe:	4602      	mov	r2, r0
 8005300:	693b      	ldr	r3, [r7, #16]
 8005302:	1ad3      	subs	r3, r2, r3
 8005304:	f241 3288 	movw	r2, #5000	; 0x1388
 8005308:	4293      	cmp	r3, r2
 800530a:	d901      	bls.n	8005310 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 800530c:	2303      	movs	r3, #3
 800530e:	e036      	b.n	800537e <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005310:	4b1d      	ldr	r3, [pc, #116]	; (8005388 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005312:	6a1b      	ldr	r3, [r3, #32]
 8005314:	f003 0302 	and.w	r3, r3, #2
 8005318:	2b00      	cmp	r3, #0
 800531a:	d0ee      	beq.n	80052fa <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800531c:	4b1a      	ldr	r3, [pc, #104]	; (8005388 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800531e:	6a1b      	ldr	r3, [r3, #32]
 8005320:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	685b      	ldr	r3, [r3, #4]
 8005328:	4917      	ldr	r1, [pc, #92]	; (8005388 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800532a:	4313      	orrs	r3, r2
 800532c:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800532e:	7dfb      	ldrb	r3, [r7, #23]
 8005330:	2b01      	cmp	r3, #1
 8005332:	d105      	bne.n	8005340 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005334:	4b14      	ldr	r3, [pc, #80]	; (8005388 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005336:	69db      	ldr	r3, [r3, #28]
 8005338:	4a13      	ldr	r2, [pc, #76]	; (8005388 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800533a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800533e:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	681b      	ldr	r3, [r3, #0]
 8005344:	f003 0302 	and.w	r3, r3, #2
 8005348:	2b00      	cmp	r3, #0
 800534a:	d008      	beq.n	800535e <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800534c:	4b0e      	ldr	r3, [pc, #56]	; (8005388 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800534e:	685b      	ldr	r3, [r3, #4]
 8005350:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	689b      	ldr	r3, [r3, #8]
 8005358:	490b      	ldr	r1, [pc, #44]	; (8005388 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800535a:	4313      	orrs	r3, r2
 800535c:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	681b      	ldr	r3, [r3, #0]
 8005362:	f003 0310 	and.w	r3, r3, #16
 8005366:	2b00      	cmp	r3, #0
 8005368:	d008      	beq.n	800537c <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800536a:	4b07      	ldr	r3, [pc, #28]	; (8005388 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800536c:	685b      	ldr	r3, [r3, #4]
 800536e:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	68db      	ldr	r3, [r3, #12]
 8005376:	4904      	ldr	r1, [pc, #16]	; (8005388 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005378:	4313      	orrs	r3, r2
 800537a:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 800537c:	2300      	movs	r3, #0
}
 800537e:	4618      	mov	r0, r3
 8005380:	3718      	adds	r7, #24
 8005382:	46bd      	mov	sp, r7
 8005384:	bd80      	pop	{r7, pc}
 8005386:	bf00      	nop
 8005388:	40021000 	.word	0x40021000
 800538c:	40007000 	.word	0x40007000
 8005390:	42420440 	.word	0x42420440

08005394 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005394:	b580      	push	{r7, lr}
 8005396:	b082      	sub	sp, #8
 8005398:	af00      	add	r7, sp, #0
 800539a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	2b00      	cmp	r3, #0
 80053a0:	d101      	bne.n	80053a6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80053a2:	2301      	movs	r3, #1
 80053a4:	e076      	b.n	8005494 <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80053aa:	2b00      	cmp	r3, #0
 80053ac:	d108      	bne.n	80053c0 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	685b      	ldr	r3, [r3, #4]
 80053b2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80053b6:	d009      	beq.n	80053cc <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	2200      	movs	r2, #0
 80053bc:	61da      	str	r2, [r3, #28]
 80053be:	e005      	b.n	80053cc <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	2200      	movs	r2, #0
 80053c4:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	2200      	movs	r2, #0
 80053ca:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	2200      	movs	r2, #0
 80053d0:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80053d8:	b2db      	uxtb	r3, r3
 80053da:	2b00      	cmp	r3, #0
 80053dc:	d106      	bne.n	80053ec <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	2200      	movs	r2, #0
 80053e2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80053e6:	6878      	ldr	r0, [r7, #4]
 80053e8:	f7fd f96e 	bl	80026c8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	2202      	movs	r2, #2
 80053f0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	681b      	ldr	r3, [r3, #0]
 80053f8:	681a      	ldr	r2, [r3, #0]
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	681b      	ldr	r3, [r3, #0]
 80053fe:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005402:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	685b      	ldr	r3, [r3, #4]
 8005408:	f403 7282 	and.w	r2, r3, #260	; 0x104
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	689b      	ldr	r3, [r3, #8]
 8005410:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8005414:	431a      	orrs	r2, r3
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	68db      	ldr	r3, [r3, #12]
 800541a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800541e:	431a      	orrs	r2, r3
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	691b      	ldr	r3, [r3, #16]
 8005424:	f003 0302 	and.w	r3, r3, #2
 8005428:	431a      	orrs	r2, r3
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	695b      	ldr	r3, [r3, #20]
 800542e:	f003 0301 	and.w	r3, r3, #1
 8005432:	431a      	orrs	r2, r3
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	699b      	ldr	r3, [r3, #24]
 8005438:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800543c:	431a      	orrs	r2, r3
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	69db      	ldr	r3, [r3, #28]
 8005442:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8005446:	431a      	orrs	r2, r3
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	6a1b      	ldr	r3, [r3, #32]
 800544c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005450:	ea42 0103 	orr.w	r1, r2, r3
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005458:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	681b      	ldr	r3, [r3, #0]
 8005460:	430a      	orrs	r2, r1
 8005462:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	699b      	ldr	r3, [r3, #24]
 8005468:	0c1a      	lsrs	r2, r3, #16
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	681b      	ldr	r3, [r3, #0]
 800546e:	f002 0204 	and.w	r2, r2, #4
 8005472:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	681b      	ldr	r3, [r3, #0]
 8005478:	69da      	ldr	r2, [r3, #28]
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	681b      	ldr	r3, [r3, #0]
 800547e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005482:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	2200      	movs	r2, #0
 8005488:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	2201      	movs	r2, #1
 800548e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8005492:	2300      	movs	r3, #0
}
 8005494:	4618      	mov	r0, r3
 8005496:	3708      	adds	r7, #8
 8005498:	46bd      	mov	sp, r7
 800549a:	bd80      	pop	{r7, pc}

0800549c <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 800549c:	b580      	push	{r7, lr}
 800549e:	b08c      	sub	sp, #48	; 0x30
 80054a0:	af00      	add	r7, sp, #0
 80054a2:	60f8      	str	r0, [r7, #12]
 80054a4:	60b9      	str	r1, [r7, #8]
 80054a6:	607a      	str	r2, [r7, #4]
 80054a8:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80054aa:	2301      	movs	r3, #1
 80054ac:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 80054ae:	2300      	movs	r3, #0
 80054b0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80054b4:	68fb      	ldr	r3, [r7, #12]
 80054b6:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80054ba:	2b01      	cmp	r3, #1
 80054bc:	d101      	bne.n	80054c2 <HAL_SPI_TransmitReceive+0x26>
 80054be:	2302      	movs	r3, #2
 80054c0:	e18a      	b.n	80057d8 <HAL_SPI_TransmitReceive+0x33c>
 80054c2:	68fb      	ldr	r3, [r7, #12]
 80054c4:	2201      	movs	r2, #1
 80054c6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80054ca:	f7fd faf7 	bl	8002abc <HAL_GetTick>
 80054ce:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80054d0:	68fb      	ldr	r3, [r7, #12]
 80054d2:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80054d6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 80054da:	68fb      	ldr	r3, [r7, #12]
 80054dc:	685b      	ldr	r3, [r3, #4]
 80054de:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 80054e0:	887b      	ldrh	r3, [r7, #2]
 80054e2:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80054e4:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80054e8:	2b01      	cmp	r3, #1
 80054ea:	d00f      	beq.n	800550c <HAL_SPI_TransmitReceive+0x70>
 80054ec:	69fb      	ldr	r3, [r7, #28]
 80054ee:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80054f2:	d107      	bne.n	8005504 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 80054f4:	68fb      	ldr	r3, [r7, #12]
 80054f6:	689b      	ldr	r3, [r3, #8]
 80054f8:	2b00      	cmp	r3, #0
 80054fa:	d103      	bne.n	8005504 <HAL_SPI_TransmitReceive+0x68>
 80054fc:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8005500:	2b04      	cmp	r3, #4
 8005502:	d003      	beq.n	800550c <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8005504:	2302      	movs	r3, #2
 8005506:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800550a:	e15b      	b.n	80057c4 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800550c:	68bb      	ldr	r3, [r7, #8]
 800550e:	2b00      	cmp	r3, #0
 8005510:	d005      	beq.n	800551e <HAL_SPI_TransmitReceive+0x82>
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	2b00      	cmp	r3, #0
 8005516:	d002      	beq.n	800551e <HAL_SPI_TransmitReceive+0x82>
 8005518:	887b      	ldrh	r3, [r7, #2]
 800551a:	2b00      	cmp	r3, #0
 800551c:	d103      	bne.n	8005526 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 800551e:	2301      	movs	r3, #1
 8005520:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8005524:	e14e      	b.n	80057c4 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8005526:	68fb      	ldr	r3, [r7, #12]
 8005528:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800552c:	b2db      	uxtb	r3, r3
 800552e:	2b04      	cmp	r3, #4
 8005530:	d003      	beq.n	800553a <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8005532:	68fb      	ldr	r3, [r7, #12]
 8005534:	2205      	movs	r2, #5
 8005536:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800553a:	68fb      	ldr	r3, [r7, #12]
 800553c:	2200      	movs	r2, #0
 800553e:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8005540:	68fb      	ldr	r3, [r7, #12]
 8005542:	687a      	ldr	r2, [r7, #4]
 8005544:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8005546:	68fb      	ldr	r3, [r7, #12]
 8005548:	887a      	ldrh	r2, [r7, #2]
 800554a:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 800554c:	68fb      	ldr	r3, [r7, #12]
 800554e:	887a      	ldrh	r2, [r7, #2]
 8005550:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8005552:	68fb      	ldr	r3, [r7, #12]
 8005554:	68ba      	ldr	r2, [r7, #8]
 8005556:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8005558:	68fb      	ldr	r3, [r7, #12]
 800555a:	887a      	ldrh	r2, [r7, #2]
 800555c:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 800555e:	68fb      	ldr	r3, [r7, #12]
 8005560:	887a      	ldrh	r2, [r7, #2]
 8005562:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8005564:	68fb      	ldr	r3, [r7, #12]
 8005566:	2200      	movs	r2, #0
 8005568:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800556a:	68fb      	ldr	r3, [r7, #12]
 800556c:	2200      	movs	r2, #0
 800556e:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005570:	68fb      	ldr	r3, [r7, #12]
 8005572:	681b      	ldr	r3, [r3, #0]
 8005574:	681b      	ldr	r3, [r3, #0]
 8005576:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800557a:	2b40      	cmp	r3, #64	; 0x40
 800557c:	d007      	beq.n	800558e <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800557e:	68fb      	ldr	r3, [r7, #12]
 8005580:	681b      	ldr	r3, [r3, #0]
 8005582:	681a      	ldr	r2, [r3, #0]
 8005584:	68fb      	ldr	r3, [r7, #12]
 8005586:	681b      	ldr	r3, [r3, #0]
 8005588:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800558c:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800558e:	68fb      	ldr	r3, [r7, #12]
 8005590:	68db      	ldr	r3, [r3, #12]
 8005592:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005596:	d178      	bne.n	800568a <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005598:	68fb      	ldr	r3, [r7, #12]
 800559a:	685b      	ldr	r3, [r3, #4]
 800559c:	2b00      	cmp	r3, #0
 800559e:	d002      	beq.n	80055a6 <HAL_SPI_TransmitReceive+0x10a>
 80055a0:	8b7b      	ldrh	r3, [r7, #26]
 80055a2:	2b01      	cmp	r3, #1
 80055a4:	d166      	bne.n	8005674 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80055a6:	68fb      	ldr	r3, [r7, #12]
 80055a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80055aa:	881a      	ldrh	r2, [r3, #0]
 80055ac:	68fb      	ldr	r3, [r7, #12]
 80055ae:	681b      	ldr	r3, [r3, #0]
 80055b0:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80055b2:	68fb      	ldr	r3, [r7, #12]
 80055b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80055b6:	1c9a      	adds	r2, r3, #2
 80055b8:	68fb      	ldr	r3, [r7, #12]
 80055ba:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80055bc:	68fb      	ldr	r3, [r7, #12]
 80055be:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80055c0:	b29b      	uxth	r3, r3
 80055c2:	3b01      	subs	r3, #1
 80055c4:	b29a      	uxth	r2, r3
 80055c6:	68fb      	ldr	r3, [r7, #12]
 80055c8:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80055ca:	e053      	b.n	8005674 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80055cc:	68fb      	ldr	r3, [r7, #12]
 80055ce:	681b      	ldr	r3, [r3, #0]
 80055d0:	689b      	ldr	r3, [r3, #8]
 80055d2:	f003 0302 	and.w	r3, r3, #2
 80055d6:	2b02      	cmp	r3, #2
 80055d8:	d11b      	bne.n	8005612 <HAL_SPI_TransmitReceive+0x176>
 80055da:	68fb      	ldr	r3, [r7, #12]
 80055dc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80055de:	b29b      	uxth	r3, r3
 80055e0:	2b00      	cmp	r3, #0
 80055e2:	d016      	beq.n	8005612 <HAL_SPI_TransmitReceive+0x176>
 80055e4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80055e6:	2b01      	cmp	r3, #1
 80055e8:	d113      	bne.n	8005612 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80055ea:	68fb      	ldr	r3, [r7, #12]
 80055ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80055ee:	881a      	ldrh	r2, [r3, #0]
 80055f0:	68fb      	ldr	r3, [r7, #12]
 80055f2:	681b      	ldr	r3, [r3, #0]
 80055f4:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80055f6:	68fb      	ldr	r3, [r7, #12]
 80055f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80055fa:	1c9a      	adds	r2, r3, #2
 80055fc:	68fb      	ldr	r3, [r7, #12]
 80055fe:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8005600:	68fb      	ldr	r3, [r7, #12]
 8005602:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005604:	b29b      	uxth	r3, r3
 8005606:	3b01      	subs	r3, #1
 8005608:	b29a      	uxth	r2, r3
 800560a:	68fb      	ldr	r3, [r7, #12]
 800560c:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800560e:	2300      	movs	r3, #0
 8005610:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005612:	68fb      	ldr	r3, [r7, #12]
 8005614:	681b      	ldr	r3, [r3, #0]
 8005616:	689b      	ldr	r3, [r3, #8]
 8005618:	f003 0301 	and.w	r3, r3, #1
 800561c:	2b01      	cmp	r3, #1
 800561e:	d119      	bne.n	8005654 <HAL_SPI_TransmitReceive+0x1b8>
 8005620:	68fb      	ldr	r3, [r7, #12]
 8005622:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005624:	b29b      	uxth	r3, r3
 8005626:	2b00      	cmp	r3, #0
 8005628:	d014      	beq.n	8005654 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800562a:	68fb      	ldr	r3, [r7, #12]
 800562c:	681b      	ldr	r3, [r3, #0]
 800562e:	68da      	ldr	r2, [r3, #12]
 8005630:	68fb      	ldr	r3, [r7, #12]
 8005632:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005634:	b292      	uxth	r2, r2
 8005636:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005638:	68fb      	ldr	r3, [r7, #12]
 800563a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800563c:	1c9a      	adds	r2, r3, #2
 800563e:	68fb      	ldr	r3, [r7, #12]
 8005640:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8005642:	68fb      	ldr	r3, [r7, #12]
 8005644:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005646:	b29b      	uxth	r3, r3
 8005648:	3b01      	subs	r3, #1
 800564a:	b29a      	uxth	r2, r3
 800564c:	68fb      	ldr	r3, [r7, #12]
 800564e:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005650:	2301      	movs	r3, #1
 8005652:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8005654:	f7fd fa32 	bl	8002abc <HAL_GetTick>
 8005658:	4602      	mov	r2, r0
 800565a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800565c:	1ad3      	subs	r3, r2, r3
 800565e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005660:	429a      	cmp	r2, r3
 8005662:	d807      	bhi.n	8005674 <HAL_SPI_TransmitReceive+0x1d8>
 8005664:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005666:	f1b3 3fff 	cmp.w	r3, #4294967295
 800566a:	d003      	beq.n	8005674 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 800566c:	2303      	movs	r3, #3
 800566e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8005672:	e0a7      	b.n	80057c4 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005674:	68fb      	ldr	r3, [r7, #12]
 8005676:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005678:	b29b      	uxth	r3, r3
 800567a:	2b00      	cmp	r3, #0
 800567c:	d1a6      	bne.n	80055cc <HAL_SPI_TransmitReceive+0x130>
 800567e:	68fb      	ldr	r3, [r7, #12]
 8005680:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005682:	b29b      	uxth	r3, r3
 8005684:	2b00      	cmp	r3, #0
 8005686:	d1a1      	bne.n	80055cc <HAL_SPI_TransmitReceive+0x130>
 8005688:	e07c      	b.n	8005784 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800568a:	68fb      	ldr	r3, [r7, #12]
 800568c:	685b      	ldr	r3, [r3, #4]
 800568e:	2b00      	cmp	r3, #0
 8005690:	d002      	beq.n	8005698 <HAL_SPI_TransmitReceive+0x1fc>
 8005692:	8b7b      	ldrh	r3, [r7, #26]
 8005694:	2b01      	cmp	r3, #1
 8005696:	d16b      	bne.n	8005770 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005698:	68fb      	ldr	r3, [r7, #12]
 800569a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800569c:	68fb      	ldr	r3, [r7, #12]
 800569e:	681b      	ldr	r3, [r3, #0]
 80056a0:	330c      	adds	r3, #12
 80056a2:	7812      	ldrb	r2, [r2, #0]
 80056a4:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80056a6:	68fb      	ldr	r3, [r7, #12]
 80056a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80056aa:	1c5a      	adds	r2, r3, #1
 80056ac:	68fb      	ldr	r3, [r7, #12]
 80056ae:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80056b0:	68fb      	ldr	r3, [r7, #12]
 80056b2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80056b4:	b29b      	uxth	r3, r3
 80056b6:	3b01      	subs	r3, #1
 80056b8:	b29a      	uxth	r2, r3
 80056ba:	68fb      	ldr	r3, [r7, #12]
 80056bc:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80056be:	e057      	b.n	8005770 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80056c0:	68fb      	ldr	r3, [r7, #12]
 80056c2:	681b      	ldr	r3, [r3, #0]
 80056c4:	689b      	ldr	r3, [r3, #8]
 80056c6:	f003 0302 	and.w	r3, r3, #2
 80056ca:	2b02      	cmp	r3, #2
 80056cc:	d11c      	bne.n	8005708 <HAL_SPI_TransmitReceive+0x26c>
 80056ce:	68fb      	ldr	r3, [r7, #12]
 80056d0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80056d2:	b29b      	uxth	r3, r3
 80056d4:	2b00      	cmp	r3, #0
 80056d6:	d017      	beq.n	8005708 <HAL_SPI_TransmitReceive+0x26c>
 80056d8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80056da:	2b01      	cmp	r3, #1
 80056dc:	d114      	bne.n	8005708 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80056de:	68fb      	ldr	r3, [r7, #12]
 80056e0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80056e2:	68fb      	ldr	r3, [r7, #12]
 80056e4:	681b      	ldr	r3, [r3, #0]
 80056e6:	330c      	adds	r3, #12
 80056e8:	7812      	ldrb	r2, [r2, #0]
 80056ea:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80056ec:	68fb      	ldr	r3, [r7, #12]
 80056ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80056f0:	1c5a      	adds	r2, r3, #1
 80056f2:	68fb      	ldr	r3, [r7, #12]
 80056f4:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80056f6:	68fb      	ldr	r3, [r7, #12]
 80056f8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80056fa:	b29b      	uxth	r3, r3
 80056fc:	3b01      	subs	r3, #1
 80056fe:	b29a      	uxth	r2, r3
 8005700:	68fb      	ldr	r3, [r7, #12]
 8005702:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005704:	2300      	movs	r3, #0
 8005706:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005708:	68fb      	ldr	r3, [r7, #12]
 800570a:	681b      	ldr	r3, [r3, #0]
 800570c:	689b      	ldr	r3, [r3, #8]
 800570e:	f003 0301 	and.w	r3, r3, #1
 8005712:	2b01      	cmp	r3, #1
 8005714:	d119      	bne.n	800574a <HAL_SPI_TransmitReceive+0x2ae>
 8005716:	68fb      	ldr	r3, [r7, #12]
 8005718:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800571a:	b29b      	uxth	r3, r3
 800571c:	2b00      	cmp	r3, #0
 800571e:	d014      	beq.n	800574a <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8005720:	68fb      	ldr	r3, [r7, #12]
 8005722:	681b      	ldr	r3, [r3, #0]
 8005724:	68da      	ldr	r2, [r3, #12]
 8005726:	68fb      	ldr	r3, [r7, #12]
 8005728:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800572a:	b2d2      	uxtb	r2, r2
 800572c:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 800572e:	68fb      	ldr	r3, [r7, #12]
 8005730:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005732:	1c5a      	adds	r2, r3, #1
 8005734:	68fb      	ldr	r3, [r7, #12]
 8005736:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8005738:	68fb      	ldr	r3, [r7, #12]
 800573a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800573c:	b29b      	uxth	r3, r3
 800573e:	3b01      	subs	r3, #1
 8005740:	b29a      	uxth	r2, r3
 8005742:	68fb      	ldr	r3, [r7, #12]
 8005744:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005746:	2301      	movs	r3, #1
 8005748:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800574a:	f7fd f9b7 	bl	8002abc <HAL_GetTick>
 800574e:	4602      	mov	r2, r0
 8005750:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005752:	1ad3      	subs	r3, r2, r3
 8005754:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005756:	429a      	cmp	r2, r3
 8005758:	d803      	bhi.n	8005762 <HAL_SPI_TransmitReceive+0x2c6>
 800575a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800575c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005760:	d102      	bne.n	8005768 <HAL_SPI_TransmitReceive+0x2cc>
 8005762:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005764:	2b00      	cmp	r3, #0
 8005766:	d103      	bne.n	8005770 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8005768:	2303      	movs	r3, #3
 800576a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 800576e:	e029      	b.n	80057c4 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005770:	68fb      	ldr	r3, [r7, #12]
 8005772:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005774:	b29b      	uxth	r3, r3
 8005776:	2b00      	cmp	r3, #0
 8005778:	d1a2      	bne.n	80056c0 <HAL_SPI_TransmitReceive+0x224>
 800577a:	68fb      	ldr	r3, [r7, #12]
 800577c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800577e:	b29b      	uxth	r3, r3
 8005780:	2b00      	cmp	r3, #0
 8005782:	d19d      	bne.n	80056c0 <HAL_SPI_TransmitReceive+0x224>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005784:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005786:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8005788:	68f8      	ldr	r0, [r7, #12]
 800578a:	f000 f8b1 	bl	80058f0 <SPI_EndRxTxTransaction>
 800578e:	4603      	mov	r3, r0
 8005790:	2b00      	cmp	r3, #0
 8005792:	d006      	beq.n	80057a2 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 8005794:	2301      	movs	r3, #1
 8005796:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800579a:	68fb      	ldr	r3, [r7, #12]
 800579c:	2220      	movs	r2, #32
 800579e:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 80057a0:	e010      	b.n	80057c4 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80057a2:	68fb      	ldr	r3, [r7, #12]
 80057a4:	689b      	ldr	r3, [r3, #8]
 80057a6:	2b00      	cmp	r3, #0
 80057a8:	d10b      	bne.n	80057c2 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80057aa:	2300      	movs	r3, #0
 80057ac:	617b      	str	r3, [r7, #20]
 80057ae:	68fb      	ldr	r3, [r7, #12]
 80057b0:	681b      	ldr	r3, [r3, #0]
 80057b2:	68db      	ldr	r3, [r3, #12]
 80057b4:	617b      	str	r3, [r7, #20]
 80057b6:	68fb      	ldr	r3, [r7, #12]
 80057b8:	681b      	ldr	r3, [r3, #0]
 80057ba:	689b      	ldr	r3, [r3, #8]
 80057bc:	617b      	str	r3, [r7, #20]
 80057be:	697b      	ldr	r3, [r7, #20]
 80057c0:	e000      	b.n	80057c4 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 80057c2:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80057c4:	68fb      	ldr	r3, [r7, #12]
 80057c6:	2201      	movs	r2, #1
 80057c8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 80057cc:	68fb      	ldr	r3, [r7, #12]
 80057ce:	2200      	movs	r2, #0
 80057d0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80057d4:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 80057d8:	4618      	mov	r0, r3
 80057da:	3730      	adds	r7, #48	; 0x30
 80057dc:	46bd      	mov	sp, r7
 80057de:	bd80      	pop	{r7, pc}

080057e0 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80057e0:	b580      	push	{r7, lr}
 80057e2:	b088      	sub	sp, #32
 80057e4:	af00      	add	r7, sp, #0
 80057e6:	60f8      	str	r0, [r7, #12]
 80057e8:	60b9      	str	r1, [r7, #8]
 80057ea:	603b      	str	r3, [r7, #0]
 80057ec:	4613      	mov	r3, r2
 80057ee:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80057f0:	f7fd f964 	bl	8002abc <HAL_GetTick>
 80057f4:	4602      	mov	r2, r0
 80057f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80057f8:	1a9b      	subs	r3, r3, r2
 80057fa:	683a      	ldr	r2, [r7, #0]
 80057fc:	4413      	add	r3, r2
 80057fe:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8005800:	f7fd f95c 	bl	8002abc <HAL_GetTick>
 8005804:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8005806:	4b39      	ldr	r3, [pc, #228]	; (80058ec <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8005808:	681b      	ldr	r3, [r3, #0]
 800580a:	015b      	lsls	r3, r3, #5
 800580c:	0d1b      	lsrs	r3, r3, #20
 800580e:	69fa      	ldr	r2, [r7, #28]
 8005810:	fb02 f303 	mul.w	r3, r2, r3
 8005814:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005816:	e054      	b.n	80058c2 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8005818:	683b      	ldr	r3, [r7, #0]
 800581a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800581e:	d050      	beq.n	80058c2 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005820:	f7fd f94c 	bl	8002abc <HAL_GetTick>
 8005824:	4602      	mov	r2, r0
 8005826:	69bb      	ldr	r3, [r7, #24]
 8005828:	1ad3      	subs	r3, r2, r3
 800582a:	69fa      	ldr	r2, [r7, #28]
 800582c:	429a      	cmp	r2, r3
 800582e:	d902      	bls.n	8005836 <SPI_WaitFlagStateUntilTimeout+0x56>
 8005830:	69fb      	ldr	r3, [r7, #28]
 8005832:	2b00      	cmp	r3, #0
 8005834:	d13d      	bne.n	80058b2 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005836:	68fb      	ldr	r3, [r7, #12]
 8005838:	681b      	ldr	r3, [r3, #0]
 800583a:	685a      	ldr	r2, [r3, #4]
 800583c:	68fb      	ldr	r3, [r7, #12]
 800583e:	681b      	ldr	r3, [r3, #0]
 8005840:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8005844:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005846:	68fb      	ldr	r3, [r7, #12]
 8005848:	685b      	ldr	r3, [r3, #4]
 800584a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800584e:	d111      	bne.n	8005874 <SPI_WaitFlagStateUntilTimeout+0x94>
 8005850:	68fb      	ldr	r3, [r7, #12]
 8005852:	689b      	ldr	r3, [r3, #8]
 8005854:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005858:	d004      	beq.n	8005864 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800585a:	68fb      	ldr	r3, [r7, #12]
 800585c:	689b      	ldr	r3, [r3, #8]
 800585e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005862:	d107      	bne.n	8005874 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005864:	68fb      	ldr	r3, [r7, #12]
 8005866:	681b      	ldr	r3, [r3, #0]
 8005868:	681a      	ldr	r2, [r3, #0]
 800586a:	68fb      	ldr	r3, [r7, #12]
 800586c:	681b      	ldr	r3, [r3, #0]
 800586e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005872:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005874:	68fb      	ldr	r3, [r7, #12]
 8005876:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005878:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800587c:	d10f      	bne.n	800589e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800587e:	68fb      	ldr	r3, [r7, #12]
 8005880:	681b      	ldr	r3, [r3, #0]
 8005882:	681a      	ldr	r2, [r3, #0]
 8005884:	68fb      	ldr	r3, [r7, #12]
 8005886:	681b      	ldr	r3, [r3, #0]
 8005888:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800588c:	601a      	str	r2, [r3, #0]
 800588e:	68fb      	ldr	r3, [r7, #12]
 8005890:	681b      	ldr	r3, [r3, #0]
 8005892:	681a      	ldr	r2, [r3, #0]
 8005894:	68fb      	ldr	r3, [r7, #12]
 8005896:	681b      	ldr	r3, [r3, #0]
 8005898:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800589c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800589e:	68fb      	ldr	r3, [r7, #12]
 80058a0:	2201      	movs	r2, #1
 80058a2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80058a6:	68fb      	ldr	r3, [r7, #12]
 80058a8:	2200      	movs	r2, #0
 80058aa:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 80058ae:	2303      	movs	r3, #3
 80058b0:	e017      	b.n	80058e2 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 80058b2:	697b      	ldr	r3, [r7, #20]
 80058b4:	2b00      	cmp	r3, #0
 80058b6:	d101      	bne.n	80058bc <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80058b8:	2300      	movs	r3, #0
 80058ba:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80058bc:	697b      	ldr	r3, [r7, #20]
 80058be:	3b01      	subs	r3, #1
 80058c0:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80058c2:	68fb      	ldr	r3, [r7, #12]
 80058c4:	681b      	ldr	r3, [r3, #0]
 80058c6:	689a      	ldr	r2, [r3, #8]
 80058c8:	68bb      	ldr	r3, [r7, #8]
 80058ca:	4013      	ands	r3, r2
 80058cc:	68ba      	ldr	r2, [r7, #8]
 80058ce:	429a      	cmp	r2, r3
 80058d0:	bf0c      	ite	eq
 80058d2:	2301      	moveq	r3, #1
 80058d4:	2300      	movne	r3, #0
 80058d6:	b2db      	uxtb	r3, r3
 80058d8:	461a      	mov	r2, r3
 80058da:	79fb      	ldrb	r3, [r7, #7]
 80058dc:	429a      	cmp	r2, r3
 80058de:	d19b      	bne.n	8005818 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80058e0:	2300      	movs	r3, #0
}
 80058e2:	4618      	mov	r0, r3
 80058e4:	3720      	adds	r7, #32
 80058e6:	46bd      	mov	sp, r7
 80058e8:	bd80      	pop	{r7, pc}
 80058ea:	bf00      	nop
 80058ec:	20000030 	.word	0x20000030

080058f0 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80058f0:	b580      	push	{r7, lr}
 80058f2:	b086      	sub	sp, #24
 80058f4:	af02      	add	r7, sp, #8
 80058f6:	60f8      	str	r0, [r7, #12]
 80058f8:	60b9      	str	r1, [r7, #8]
 80058fa:	607a      	str	r2, [r7, #4]
  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	9300      	str	r3, [sp, #0]
 8005900:	68bb      	ldr	r3, [r7, #8]
 8005902:	2200      	movs	r2, #0
 8005904:	2180      	movs	r1, #128	; 0x80
 8005906:	68f8      	ldr	r0, [r7, #12]
 8005908:	f7ff ff6a 	bl	80057e0 <SPI_WaitFlagStateUntilTimeout>
 800590c:	4603      	mov	r3, r0
 800590e:	2b00      	cmp	r3, #0
 8005910:	d007      	beq.n	8005922 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005912:	68fb      	ldr	r3, [r7, #12]
 8005914:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005916:	f043 0220 	orr.w	r2, r3, #32
 800591a:	68fb      	ldr	r3, [r7, #12]
 800591c:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 800591e:	2303      	movs	r3, #3
 8005920:	e000      	b.n	8005924 <SPI_EndRxTxTransaction+0x34>
  }
  return HAL_OK;
 8005922:	2300      	movs	r3, #0
}
 8005924:	4618      	mov	r0, r3
 8005926:	3710      	adds	r7, #16
 8005928:	46bd      	mov	sp, r7
 800592a:	bd80      	pop	{r7, pc}

0800592c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800592c:	b580      	push	{r7, lr}
 800592e:	b082      	sub	sp, #8
 8005930:	af00      	add	r7, sp, #0
 8005932:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	2b00      	cmp	r3, #0
 8005938:	d101      	bne.n	800593e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800593a:	2301      	movs	r3, #1
 800593c:	e041      	b.n	80059c2 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005944:	b2db      	uxtb	r3, r3
 8005946:	2b00      	cmp	r3, #0
 8005948:	d106      	bne.n	8005958 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	2200      	movs	r2, #0
 800594e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005952:	6878      	ldr	r0, [r7, #4]
 8005954:	f7fc ff02 	bl	800275c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	2202      	movs	r2, #2
 800595c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	681a      	ldr	r2, [r3, #0]
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	3304      	adds	r3, #4
 8005968:	4619      	mov	r1, r3
 800596a:	4610      	mov	r0, r2
 800596c:	f000 fe52 	bl	8006614 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	2201      	movs	r2, #1
 8005974:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	2201      	movs	r2, #1
 800597c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	2201      	movs	r2, #1
 8005984:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	2201      	movs	r2, #1
 800598c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	2201      	movs	r2, #1
 8005994:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	2201      	movs	r2, #1
 800599c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	2201      	movs	r2, #1
 80059a4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	2201      	movs	r2, #1
 80059ac:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	2201      	movs	r2, #1
 80059b4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	2201      	movs	r2, #1
 80059bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80059c0:	2300      	movs	r3, #0
}
 80059c2:	4618      	mov	r0, r3
 80059c4:	3708      	adds	r7, #8
 80059c6:	46bd      	mov	sp, r7
 80059c8:	bd80      	pop	{r7, pc}
	...

080059cc <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80059cc:	b480      	push	{r7}
 80059ce:	b085      	sub	sp, #20
 80059d0:	af00      	add	r7, sp, #0
 80059d2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80059da:	b2db      	uxtb	r3, r3
 80059dc:	2b01      	cmp	r3, #1
 80059de:	d001      	beq.n	80059e4 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80059e0:	2301      	movs	r3, #1
 80059e2:	e032      	b.n	8005a4a <HAL_TIM_Base_Start+0x7e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	2202      	movs	r2, #2
 80059e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	681b      	ldr	r3, [r3, #0]
 80059f0:	4a18      	ldr	r2, [pc, #96]	; (8005a54 <HAL_TIM_Base_Start+0x88>)
 80059f2:	4293      	cmp	r3, r2
 80059f4:	d00e      	beq.n	8005a14 <HAL_TIM_Base_Start+0x48>
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	681b      	ldr	r3, [r3, #0]
 80059fa:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80059fe:	d009      	beq.n	8005a14 <HAL_TIM_Base_Start+0x48>
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	681b      	ldr	r3, [r3, #0]
 8005a04:	4a14      	ldr	r2, [pc, #80]	; (8005a58 <HAL_TIM_Base_Start+0x8c>)
 8005a06:	4293      	cmp	r3, r2
 8005a08:	d004      	beq.n	8005a14 <HAL_TIM_Base_Start+0x48>
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	681b      	ldr	r3, [r3, #0]
 8005a0e:	4a13      	ldr	r2, [pc, #76]	; (8005a5c <HAL_TIM_Base_Start+0x90>)
 8005a10:	4293      	cmp	r3, r2
 8005a12:	d111      	bne.n	8005a38 <HAL_TIM_Base_Start+0x6c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	681b      	ldr	r3, [r3, #0]
 8005a18:	689b      	ldr	r3, [r3, #8]
 8005a1a:	f003 0307 	and.w	r3, r3, #7
 8005a1e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005a20:	68fb      	ldr	r3, [r7, #12]
 8005a22:	2b06      	cmp	r3, #6
 8005a24:	d010      	beq.n	8005a48 <HAL_TIM_Base_Start+0x7c>
    {
      __HAL_TIM_ENABLE(htim);
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	681b      	ldr	r3, [r3, #0]
 8005a2a:	681a      	ldr	r2, [r3, #0]
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	681b      	ldr	r3, [r3, #0]
 8005a30:	f042 0201 	orr.w	r2, r2, #1
 8005a34:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005a36:	e007      	b.n	8005a48 <HAL_TIM_Base_Start+0x7c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	681b      	ldr	r3, [r3, #0]
 8005a3c:	681a      	ldr	r2, [r3, #0]
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	681b      	ldr	r3, [r3, #0]
 8005a42:	f042 0201 	orr.w	r2, r2, #1
 8005a46:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005a48:	2300      	movs	r3, #0
}
 8005a4a:	4618      	mov	r0, r3
 8005a4c:	3714      	adds	r7, #20
 8005a4e:	46bd      	mov	sp, r7
 8005a50:	bc80      	pop	{r7}
 8005a52:	4770      	bx	lr
 8005a54:	40012c00 	.word	0x40012c00
 8005a58:	40000400 	.word	0x40000400
 8005a5c:	40000800 	.word	0x40000800

08005a60 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005a60:	b480      	push	{r7}
 8005a62:	b085      	sub	sp, #20
 8005a64:	af00      	add	r7, sp, #0
 8005a66:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005a6e:	b2db      	uxtb	r3, r3
 8005a70:	2b01      	cmp	r3, #1
 8005a72:	d001      	beq.n	8005a78 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005a74:	2301      	movs	r3, #1
 8005a76:	e03a      	b.n	8005aee <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	2202      	movs	r2, #2
 8005a7c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	681b      	ldr	r3, [r3, #0]
 8005a84:	68da      	ldr	r2, [r3, #12]
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	681b      	ldr	r3, [r3, #0]
 8005a8a:	f042 0201 	orr.w	r2, r2, #1
 8005a8e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	681b      	ldr	r3, [r3, #0]
 8005a94:	4a18      	ldr	r2, [pc, #96]	; (8005af8 <HAL_TIM_Base_Start_IT+0x98>)
 8005a96:	4293      	cmp	r3, r2
 8005a98:	d00e      	beq.n	8005ab8 <HAL_TIM_Base_Start_IT+0x58>
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	681b      	ldr	r3, [r3, #0]
 8005a9e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005aa2:	d009      	beq.n	8005ab8 <HAL_TIM_Base_Start_IT+0x58>
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	681b      	ldr	r3, [r3, #0]
 8005aa8:	4a14      	ldr	r2, [pc, #80]	; (8005afc <HAL_TIM_Base_Start_IT+0x9c>)
 8005aaa:	4293      	cmp	r3, r2
 8005aac:	d004      	beq.n	8005ab8 <HAL_TIM_Base_Start_IT+0x58>
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	681b      	ldr	r3, [r3, #0]
 8005ab2:	4a13      	ldr	r2, [pc, #76]	; (8005b00 <HAL_TIM_Base_Start_IT+0xa0>)
 8005ab4:	4293      	cmp	r3, r2
 8005ab6:	d111      	bne.n	8005adc <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	681b      	ldr	r3, [r3, #0]
 8005abc:	689b      	ldr	r3, [r3, #8]
 8005abe:	f003 0307 	and.w	r3, r3, #7
 8005ac2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005ac4:	68fb      	ldr	r3, [r7, #12]
 8005ac6:	2b06      	cmp	r3, #6
 8005ac8:	d010      	beq.n	8005aec <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	681b      	ldr	r3, [r3, #0]
 8005ace:	681a      	ldr	r2, [r3, #0]
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	681b      	ldr	r3, [r3, #0]
 8005ad4:	f042 0201 	orr.w	r2, r2, #1
 8005ad8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005ada:	e007      	b.n	8005aec <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	681b      	ldr	r3, [r3, #0]
 8005ae0:	681a      	ldr	r2, [r3, #0]
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	681b      	ldr	r3, [r3, #0]
 8005ae6:	f042 0201 	orr.w	r2, r2, #1
 8005aea:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005aec:	2300      	movs	r3, #0
}
 8005aee:	4618      	mov	r0, r3
 8005af0:	3714      	adds	r7, #20
 8005af2:	46bd      	mov	sp, r7
 8005af4:	bc80      	pop	{r7}
 8005af6:	4770      	bx	lr
 8005af8:	40012c00 	.word	0x40012c00
 8005afc:	40000400 	.word	0x40000400
 8005b00:	40000800 	.word	0x40000800

08005b04 <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 8005b04:	b580      	push	{r7, lr}
 8005b06:	b082      	sub	sp, #8
 8005b08:	af00      	add	r7, sp, #0
 8005b0a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	2b00      	cmp	r3, #0
 8005b10:	d101      	bne.n	8005b16 <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 8005b12:	2301      	movs	r3, #1
 8005b14:	e041      	b.n	8005b9a <HAL_TIM_OC_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005b1c:	b2db      	uxtb	r3, r3
 8005b1e:	2b00      	cmp	r3, #0
 8005b20:	d106      	bne.n	8005b30 <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	2200      	movs	r2, #0
 8005b26:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 8005b2a:	6878      	ldr	r0, [r7, #4]
 8005b2c:	f000 f839 	bl	8005ba2 <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	2202      	movs	r2, #2
 8005b34:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	681a      	ldr	r2, [r3, #0]
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	3304      	adds	r3, #4
 8005b40:	4619      	mov	r1, r3
 8005b42:	4610      	mov	r0, r2
 8005b44:	f000 fd66 	bl	8006614 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	2201      	movs	r2, #1
 8005b4c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	2201      	movs	r2, #1
 8005b54:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	2201      	movs	r2, #1
 8005b5c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	2201      	movs	r2, #1
 8005b64:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	2201      	movs	r2, #1
 8005b6c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	2201      	movs	r2, #1
 8005b74:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	2201      	movs	r2, #1
 8005b7c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	2201      	movs	r2, #1
 8005b84:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	2201      	movs	r2, #1
 8005b8c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	2201      	movs	r2, #1
 8005b94:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005b98:	2300      	movs	r3, #0
}
 8005b9a:	4618      	mov	r0, r3
 8005b9c:	3708      	adds	r7, #8
 8005b9e:	46bd      	mov	sp, r7
 8005ba0:	bd80      	pop	{r7, pc}

08005ba2 <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 8005ba2:	b480      	push	{r7}
 8005ba4:	b083      	sub	sp, #12
 8005ba6:	af00      	add	r7, sp, #0
 8005ba8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 8005baa:	bf00      	nop
 8005bac:	370c      	adds	r7, #12
 8005bae:	46bd      	mov	sp, r7
 8005bb0:	bc80      	pop	{r7}
 8005bb2:	4770      	bx	lr

08005bb4 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005bb4:	b580      	push	{r7, lr}
 8005bb6:	b082      	sub	sp, #8
 8005bb8:	af00      	add	r7, sp, #0
 8005bba:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	2b00      	cmp	r3, #0
 8005bc0:	d101      	bne.n	8005bc6 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005bc2:	2301      	movs	r3, #1
 8005bc4:	e041      	b.n	8005c4a <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005bcc:	b2db      	uxtb	r3, r3
 8005bce:	2b00      	cmp	r3, #0
 8005bd0:	d106      	bne.n	8005be0 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	2200      	movs	r2, #0
 8005bd6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8005bda:	6878      	ldr	r0, [r7, #4]
 8005bdc:	f000 f839 	bl	8005c52 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	2202      	movs	r2, #2
 8005be4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	681a      	ldr	r2, [r3, #0]
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	3304      	adds	r3, #4
 8005bf0:	4619      	mov	r1, r3
 8005bf2:	4610      	mov	r0, r2
 8005bf4:	f000 fd0e 	bl	8006614 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	2201      	movs	r2, #1
 8005bfc:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	2201      	movs	r2, #1
 8005c04:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	2201      	movs	r2, #1
 8005c0c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	2201      	movs	r2, #1
 8005c14:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	2201      	movs	r2, #1
 8005c1c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	2201      	movs	r2, #1
 8005c24:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	2201      	movs	r2, #1
 8005c2c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	2201      	movs	r2, #1
 8005c34:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	2201      	movs	r2, #1
 8005c3c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	2201      	movs	r2, #1
 8005c44:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005c48:	2300      	movs	r3, #0
}
 8005c4a:	4618      	mov	r0, r3
 8005c4c:	3708      	adds	r7, #8
 8005c4e:	46bd      	mov	sp, r7
 8005c50:	bd80      	pop	{r7, pc}

08005c52 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8005c52:	b480      	push	{r7}
 8005c54:	b083      	sub	sp, #12
 8005c56:	af00      	add	r7, sp, #0
 8005c58:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8005c5a:	bf00      	nop
 8005c5c:	370c      	adds	r7, #12
 8005c5e:	46bd      	mov	sp, r7
 8005c60:	bc80      	pop	{r7}
 8005c62:	4770      	bx	lr

08005c64 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005c64:	b580      	push	{r7, lr}
 8005c66:	b084      	sub	sp, #16
 8005c68:	af00      	add	r7, sp, #0
 8005c6a:	6078      	str	r0, [r7, #4]
 8005c6c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8005c6e:	683b      	ldr	r3, [r7, #0]
 8005c70:	2b00      	cmp	r3, #0
 8005c72:	d109      	bne.n	8005c88 <HAL_TIM_PWM_Start+0x24>
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005c7a:	b2db      	uxtb	r3, r3
 8005c7c:	2b01      	cmp	r3, #1
 8005c7e:	bf14      	ite	ne
 8005c80:	2301      	movne	r3, #1
 8005c82:	2300      	moveq	r3, #0
 8005c84:	b2db      	uxtb	r3, r3
 8005c86:	e022      	b.n	8005cce <HAL_TIM_PWM_Start+0x6a>
 8005c88:	683b      	ldr	r3, [r7, #0]
 8005c8a:	2b04      	cmp	r3, #4
 8005c8c:	d109      	bne.n	8005ca2 <HAL_TIM_PWM_Start+0x3e>
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8005c94:	b2db      	uxtb	r3, r3
 8005c96:	2b01      	cmp	r3, #1
 8005c98:	bf14      	ite	ne
 8005c9a:	2301      	movne	r3, #1
 8005c9c:	2300      	moveq	r3, #0
 8005c9e:	b2db      	uxtb	r3, r3
 8005ca0:	e015      	b.n	8005cce <HAL_TIM_PWM_Start+0x6a>
 8005ca2:	683b      	ldr	r3, [r7, #0]
 8005ca4:	2b08      	cmp	r3, #8
 8005ca6:	d109      	bne.n	8005cbc <HAL_TIM_PWM_Start+0x58>
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005cae:	b2db      	uxtb	r3, r3
 8005cb0:	2b01      	cmp	r3, #1
 8005cb2:	bf14      	ite	ne
 8005cb4:	2301      	movne	r3, #1
 8005cb6:	2300      	moveq	r3, #0
 8005cb8:	b2db      	uxtb	r3, r3
 8005cba:	e008      	b.n	8005cce <HAL_TIM_PWM_Start+0x6a>
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005cc2:	b2db      	uxtb	r3, r3
 8005cc4:	2b01      	cmp	r3, #1
 8005cc6:	bf14      	ite	ne
 8005cc8:	2301      	movne	r3, #1
 8005cca:	2300      	moveq	r3, #0
 8005ccc:	b2db      	uxtb	r3, r3
 8005cce:	2b00      	cmp	r3, #0
 8005cd0:	d001      	beq.n	8005cd6 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8005cd2:	2301      	movs	r3, #1
 8005cd4:	e05e      	b.n	8005d94 <HAL_TIM_PWM_Start+0x130>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005cd6:	683b      	ldr	r3, [r7, #0]
 8005cd8:	2b00      	cmp	r3, #0
 8005cda:	d104      	bne.n	8005ce6 <HAL_TIM_PWM_Start+0x82>
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	2202      	movs	r2, #2
 8005ce0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005ce4:	e013      	b.n	8005d0e <HAL_TIM_PWM_Start+0xaa>
 8005ce6:	683b      	ldr	r3, [r7, #0]
 8005ce8:	2b04      	cmp	r3, #4
 8005cea:	d104      	bne.n	8005cf6 <HAL_TIM_PWM_Start+0x92>
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	2202      	movs	r2, #2
 8005cf0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005cf4:	e00b      	b.n	8005d0e <HAL_TIM_PWM_Start+0xaa>
 8005cf6:	683b      	ldr	r3, [r7, #0]
 8005cf8:	2b08      	cmp	r3, #8
 8005cfa:	d104      	bne.n	8005d06 <HAL_TIM_PWM_Start+0xa2>
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	2202      	movs	r2, #2
 8005d00:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005d04:	e003      	b.n	8005d0e <HAL_TIM_PWM_Start+0xaa>
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	2202      	movs	r2, #2
 8005d0a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	681b      	ldr	r3, [r3, #0]
 8005d12:	2201      	movs	r2, #1
 8005d14:	6839      	ldr	r1, [r7, #0]
 8005d16:	4618      	mov	r0, r3
 8005d18:	f000 fefc 	bl	8006b14 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	681b      	ldr	r3, [r3, #0]
 8005d20:	4a1e      	ldr	r2, [pc, #120]	; (8005d9c <HAL_TIM_PWM_Start+0x138>)
 8005d22:	4293      	cmp	r3, r2
 8005d24:	d107      	bne.n	8005d36 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	681b      	ldr	r3, [r3, #0]
 8005d2a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	681b      	ldr	r3, [r3, #0]
 8005d30:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005d34:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	681b      	ldr	r3, [r3, #0]
 8005d3a:	4a18      	ldr	r2, [pc, #96]	; (8005d9c <HAL_TIM_PWM_Start+0x138>)
 8005d3c:	4293      	cmp	r3, r2
 8005d3e:	d00e      	beq.n	8005d5e <HAL_TIM_PWM_Start+0xfa>
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	681b      	ldr	r3, [r3, #0]
 8005d44:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005d48:	d009      	beq.n	8005d5e <HAL_TIM_PWM_Start+0xfa>
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	681b      	ldr	r3, [r3, #0]
 8005d4e:	4a14      	ldr	r2, [pc, #80]	; (8005da0 <HAL_TIM_PWM_Start+0x13c>)
 8005d50:	4293      	cmp	r3, r2
 8005d52:	d004      	beq.n	8005d5e <HAL_TIM_PWM_Start+0xfa>
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	681b      	ldr	r3, [r3, #0]
 8005d58:	4a12      	ldr	r2, [pc, #72]	; (8005da4 <HAL_TIM_PWM_Start+0x140>)
 8005d5a:	4293      	cmp	r3, r2
 8005d5c:	d111      	bne.n	8005d82 <HAL_TIM_PWM_Start+0x11e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	681b      	ldr	r3, [r3, #0]
 8005d62:	689b      	ldr	r3, [r3, #8]
 8005d64:	f003 0307 	and.w	r3, r3, #7
 8005d68:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005d6a:	68fb      	ldr	r3, [r7, #12]
 8005d6c:	2b06      	cmp	r3, #6
 8005d6e:	d010      	beq.n	8005d92 <HAL_TIM_PWM_Start+0x12e>
    {
      __HAL_TIM_ENABLE(htim);
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	681b      	ldr	r3, [r3, #0]
 8005d74:	681a      	ldr	r2, [r3, #0]
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	681b      	ldr	r3, [r3, #0]
 8005d7a:	f042 0201 	orr.w	r2, r2, #1
 8005d7e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005d80:	e007      	b.n	8005d92 <HAL_TIM_PWM_Start+0x12e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	681b      	ldr	r3, [r3, #0]
 8005d86:	681a      	ldr	r2, [r3, #0]
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	681b      	ldr	r3, [r3, #0]
 8005d8c:	f042 0201 	orr.w	r2, r2, #1
 8005d90:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005d92:	2300      	movs	r3, #0
}
 8005d94:	4618      	mov	r0, r3
 8005d96:	3710      	adds	r7, #16
 8005d98:	46bd      	mov	sp, r7
 8005d9a:	bd80      	pop	{r7, pc}
 8005d9c:	40012c00 	.word	0x40012c00
 8005da0:	40000400 	.word	0x40000400
 8005da4:	40000800 	.word	0x40000800

08005da8 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 8005da8:	b580      	push	{r7, lr}
 8005daa:	b086      	sub	sp, #24
 8005dac:	af00      	add	r7, sp, #0
 8005dae:	6078      	str	r0, [r7, #4]
 8005db0:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	2b00      	cmp	r3, #0
 8005db6:	d101      	bne.n	8005dbc <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8005db8:	2301      	movs	r3, #1
 8005dba:	e093      	b.n	8005ee4 <HAL_TIM_Encoder_Init+0x13c>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005dc2:	b2db      	uxtb	r3, r3
 8005dc4:	2b00      	cmp	r3, #0
 8005dc6:	d106      	bne.n	8005dd6 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	2200      	movs	r2, #0
 8005dcc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8005dd0:	6878      	ldr	r0, [r7, #4]
 8005dd2:	f7fc fcfb 	bl	80027cc <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	2202      	movs	r2, #2
 8005dda:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	681b      	ldr	r3, [r3, #0]
 8005de2:	689b      	ldr	r3, [r3, #8]
 8005de4:	687a      	ldr	r2, [r7, #4]
 8005de6:	6812      	ldr	r2, [r2, #0]
 8005de8:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005dec:	f023 0307 	bic.w	r3, r3, #7
 8005df0:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	681a      	ldr	r2, [r3, #0]
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	3304      	adds	r3, #4
 8005dfa:	4619      	mov	r1, r3
 8005dfc:	4610      	mov	r0, r2
 8005dfe:	f000 fc09 	bl	8006614 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	681b      	ldr	r3, [r3, #0]
 8005e06:	689b      	ldr	r3, [r3, #8]
 8005e08:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	681b      	ldr	r3, [r3, #0]
 8005e0e:	699b      	ldr	r3, [r3, #24]
 8005e10:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	681b      	ldr	r3, [r3, #0]
 8005e16:	6a1b      	ldr	r3, [r3, #32]
 8005e18:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8005e1a:	683b      	ldr	r3, [r7, #0]
 8005e1c:	681b      	ldr	r3, [r3, #0]
 8005e1e:	697a      	ldr	r2, [r7, #20]
 8005e20:	4313      	orrs	r3, r2
 8005e22:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8005e24:	693b      	ldr	r3, [r7, #16]
 8005e26:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005e2a:	f023 0303 	bic.w	r3, r3, #3
 8005e2e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8005e30:	683b      	ldr	r3, [r7, #0]
 8005e32:	689a      	ldr	r2, [r3, #8]
 8005e34:	683b      	ldr	r3, [r7, #0]
 8005e36:	699b      	ldr	r3, [r3, #24]
 8005e38:	021b      	lsls	r3, r3, #8
 8005e3a:	4313      	orrs	r3, r2
 8005e3c:	693a      	ldr	r2, [r7, #16]
 8005e3e:	4313      	orrs	r3, r2
 8005e40:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8005e42:	693b      	ldr	r3, [r7, #16]
 8005e44:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8005e48:	f023 030c 	bic.w	r3, r3, #12
 8005e4c:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8005e4e:	693b      	ldr	r3, [r7, #16]
 8005e50:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005e54:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005e58:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8005e5a:	683b      	ldr	r3, [r7, #0]
 8005e5c:	68da      	ldr	r2, [r3, #12]
 8005e5e:	683b      	ldr	r3, [r7, #0]
 8005e60:	69db      	ldr	r3, [r3, #28]
 8005e62:	021b      	lsls	r3, r3, #8
 8005e64:	4313      	orrs	r3, r2
 8005e66:	693a      	ldr	r2, [r7, #16]
 8005e68:	4313      	orrs	r3, r2
 8005e6a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8005e6c:	683b      	ldr	r3, [r7, #0]
 8005e6e:	691b      	ldr	r3, [r3, #16]
 8005e70:	011a      	lsls	r2, r3, #4
 8005e72:	683b      	ldr	r3, [r7, #0]
 8005e74:	6a1b      	ldr	r3, [r3, #32]
 8005e76:	031b      	lsls	r3, r3, #12
 8005e78:	4313      	orrs	r3, r2
 8005e7a:	693a      	ldr	r2, [r7, #16]
 8005e7c:	4313      	orrs	r3, r2
 8005e7e:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8005e80:	68fb      	ldr	r3, [r7, #12]
 8005e82:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8005e86:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8005e88:	683b      	ldr	r3, [r7, #0]
 8005e8a:	685a      	ldr	r2, [r3, #4]
 8005e8c:	683b      	ldr	r3, [r7, #0]
 8005e8e:	695b      	ldr	r3, [r3, #20]
 8005e90:	011b      	lsls	r3, r3, #4
 8005e92:	4313      	orrs	r3, r2
 8005e94:	68fa      	ldr	r2, [r7, #12]
 8005e96:	4313      	orrs	r3, r2
 8005e98:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	681b      	ldr	r3, [r3, #0]
 8005e9e:	697a      	ldr	r2, [r7, #20]
 8005ea0:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	681b      	ldr	r3, [r3, #0]
 8005ea6:	693a      	ldr	r2, [r7, #16]
 8005ea8:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	681b      	ldr	r3, [r3, #0]
 8005eae:	68fa      	ldr	r2, [r7, #12]
 8005eb0:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	2201      	movs	r2, #1
 8005eb6:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	2201      	movs	r2, #1
 8005ebe:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	2201      	movs	r2, #1
 8005ec6:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	2201      	movs	r2, #1
 8005ece:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	2201      	movs	r2, #1
 8005ed6:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	2201      	movs	r2, #1
 8005ede:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005ee2:	2300      	movs	r3, #0
}
 8005ee4:	4618      	mov	r0, r3
 8005ee6:	3718      	adds	r7, #24
 8005ee8:	46bd      	mov	sp, r7
 8005eea:	bd80      	pop	{r7, pc}

08005eec <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005eec:	b580      	push	{r7, lr}
 8005eee:	b084      	sub	sp, #16
 8005ef0:	af00      	add	r7, sp, #0
 8005ef2:	6078      	str	r0, [r7, #4]
 8005ef4:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005efc:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8005f04:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8005f0c:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8005f14:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8005f16:	683b      	ldr	r3, [r7, #0]
 8005f18:	2b00      	cmp	r3, #0
 8005f1a:	d110      	bne.n	8005f3e <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8005f1c:	7bfb      	ldrb	r3, [r7, #15]
 8005f1e:	2b01      	cmp	r3, #1
 8005f20:	d102      	bne.n	8005f28 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8005f22:	7b7b      	ldrb	r3, [r7, #13]
 8005f24:	2b01      	cmp	r3, #1
 8005f26:	d001      	beq.n	8005f2c <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8005f28:	2301      	movs	r3, #1
 8005f2a:	e069      	b.n	8006000 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	2202      	movs	r2, #2
 8005f30:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	2202      	movs	r2, #2
 8005f38:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005f3c:	e031      	b.n	8005fa2 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8005f3e:	683b      	ldr	r3, [r7, #0]
 8005f40:	2b04      	cmp	r3, #4
 8005f42:	d110      	bne.n	8005f66 <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8005f44:	7bbb      	ldrb	r3, [r7, #14]
 8005f46:	2b01      	cmp	r3, #1
 8005f48:	d102      	bne.n	8005f50 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8005f4a:	7b3b      	ldrb	r3, [r7, #12]
 8005f4c:	2b01      	cmp	r3, #1
 8005f4e:	d001      	beq.n	8005f54 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8005f50:	2301      	movs	r3, #1
 8005f52:	e055      	b.n	8006000 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	2202      	movs	r2, #2
 8005f58:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	2202      	movs	r2, #2
 8005f60:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005f64:	e01d      	b.n	8005fa2 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8005f66:	7bfb      	ldrb	r3, [r7, #15]
 8005f68:	2b01      	cmp	r3, #1
 8005f6a:	d108      	bne.n	8005f7e <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8005f6c:	7bbb      	ldrb	r3, [r7, #14]
 8005f6e:	2b01      	cmp	r3, #1
 8005f70:	d105      	bne.n	8005f7e <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8005f72:	7b7b      	ldrb	r3, [r7, #13]
 8005f74:	2b01      	cmp	r3, #1
 8005f76:	d102      	bne.n	8005f7e <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8005f78:	7b3b      	ldrb	r3, [r7, #12]
 8005f7a:	2b01      	cmp	r3, #1
 8005f7c:	d001      	beq.n	8005f82 <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 8005f7e:	2301      	movs	r3, #1
 8005f80:	e03e      	b.n	8006000 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	2202      	movs	r2, #2
 8005f86:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	2202      	movs	r2, #2
 8005f8e:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	2202      	movs	r2, #2
 8005f96:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	2202      	movs	r2, #2
 8005f9e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 8005fa2:	683b      	ldr	r3, [r7, #0]
 8005fa4:	2b00      	cmp	r3, #0
 8005fa6:	d003      	beq.n	8005fb0 <HAL_TIM_Encoder_Start+0xc4>
 8005fa8:	683b      	ldr	r3, [r7, #0]
 8005faa:	2b04      	cmp	r3, #4
 8005fac:	d008      	beq.n	8005fc0 <HAL_TIM_Encoder_Start+0xd4>
 8005fae:	e00f      	b.n	8005fd0 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	681b      	ldr	r3, [r3, #0]
 8005fb4:	2201      	movs	r2, #1
 8005fb6:	2100      	movs	r1, #0
 8005fb8:	4618      	mov	r0, r3
 8005fba:	f000 fdab 	bl	8006b14 <TIM_CCxChannelCmd>
      break;
 8005fbe:	e016      	b.n	8005fee <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	681b      	ldr	r3, [r3, #0]
 8005fc4:	2201      	movs	r2, #1
 8005fc6:	2104      	movs	r1, #4
 8005fc8:	4618      	mov	r0, r3
 8005fca:	f000 fda3 	bl	8006b14 <TIM_CCxChannelCmd>
      break;
 8005fce:	e00e      	b.n	8005fee <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	681b      	ldr	r3, [r3, #0]
 8005fd4:	2201      	movs	r2, #1
 8005fd6:	2100      	movs	r1, #0
 8005fd8:	4618      	mov	r0, r3
 8005fda:	f000 fd9b 	bl	8006b14 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	681b      	ldr	r3, [r3, #0]
 8005fe2:	2201      	movs	r2, #1
 8005fe4:	2104      	movs	r1, #4
 8005fe6:	4618      	mov	r0, r3
 8005fe8:	f000 fd94 	bl	8006b14 <TIM_CCxChannelCmd>
      break;
 8005fec:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	681b      	ldr	r3, [r3, #0]
 8005ff2:	681a      	ldr	r2, [r3, #0]
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	681b      	ldr	r3, [r3, #0]
 8005ff8:	f042 0201 	orr.w	r2, r2, #1
 8005ffc:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8005ffe:	2300      	movs	r3, #0
}
 8006000:	4618      	mov	r0, r3
 8006002:	3710      	adds	r7, #16
 8006004:	46bd      	mov	sp, r7
 8006006:	bd80      	pop	{r7, pc}

08006008 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006008:	b580      	push	{r7, lr}
 800600a:	b082      	sub	sp, #8
 800600c:	af00      	add	r7, sp, #0
 800600e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	681b      	ldr	r3, [r3, #0]
 8006014:	691b      	ldr	r3, [r3, #16]
 8006016:	f003 0302 	and.w	r3, r3, #2
 800601a:	2b02      	cmp	r3, #2
 800601c:	d122      	bne.n	8006064 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	681b      	ldr	r3, [r3, #0]
 8006022:	68db      	ldr	r3, [r3, #12]
 8006024:	f003 0302 	and.w	r3, r3, #2
 8006028:	2b02      	cmp	r3, #2
 800602a:	d11b      	bne.n	8006064 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	681b      	ldr	r3, [r3, #0]
 8006030:	f06f 0202 	mvn.w	r2, #2
 8006034:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	2201      	movs	r2, #1
 800603a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	681b      	ldr	r3, [r3, #0]
 8006040:	699b      	ldr	r3, [r3, #24]
 8006042:	f003 0303 	and.w	r3, r3, #3
 8006046:	2b00      	cmp	r3, #0
 8006048:	d003      	beq.n	8006052 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800604a:	6878      	ldr	r0, [r7, #4]
 800604c:	f000 fac7 	bl	80065de <HAL_TIM_IC_CaptureCallback>
 8006050:	e005      	b.n	800605e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006052:	6878      	ldr	r0, [r7, #4]
 8006054:	f7fb fdec 	bl	8001c30 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006058:	6878      	ldr	r0, [r7, #4]
 800605a:	f000 fac9 	bl	80065f0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	2200      	movs	r2, #0
 8006062:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	681b      	ldr	r3, [r3, #0]
 8006068:	691b      	ldr	r3, [r3, #16]
 800606a:	f003 0304 	and.w	r3, r3, #4
 800606e:	2b04      	cmp	r3, #4
 8006070:	d122      	bne.n	80060b8 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	681b      	ldr	r3, [r3, #0]
 8006076:	68db      	ldr	r3, [r3, #12]
 8006078:	f003 0304 	and.w	r3, r3, #4
 800607c:	2b04      	cmp	r3, #4
 800607e:	d11b      	bne.n	80060b8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	681b      	ldr	r3, [r3, #0]
 8006084:	f06f 0204 	mvn.w	r2, #4
 8006088:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	2202      	movs	r2, #2
 800608e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	681b      	ldr	r3, [r3, #0]
 8006094:	699b      	ldr	r3, [r3, #24]
 8006096:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800609a:	2b00      	cmp	r3, #0
 800609c:	d003      	beq.n	80060a6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800609e:	6878      	ldr	r0, [r7, #4]
 80060a0:	f000 fa9d 	bl	80065de <HAL_TIM_IC_CaptureCallback>
 80060a4:	e005      	b.n	80060b2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80060a6:	6878      	ldr	r0, [r7, #4]
 80060a8:	f7fb fdc2 	bl	8001c30 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80060ac:	6878      	ldr	r0, [r7, #4]
 80060ae:	f000 fa9f 	bl	80065f0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	2200      	movs	r2, #0
 80060b6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	681b      	ldr	r3, [r3, #0]
 80060bc:	691b      	ldr	r3, [r3, #16]
 80060be:	f003 0308 	and.w	r3, r3, #8
 80060c2:	2b08      	cmp	r3, #8
 80060c4:	d122      	bne.n	800610c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	681b      	ldr	r3, [r3, #0]
 80060ca:	68db      	ldr	r3, [r3, #12]
 80060cc:	f003 0308 	and.w	r3, r3, #8
 80060d0:	2b08      	cmp	r3, #8
 80060d2:	d11b      	bne.n	800610c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	681b      	ldr	r3, [r3, #0]
 80060d8:	f06f 0208 	mvn.w	r2, #8
 80060dc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	2204      	movs	r2, #4
 80060e2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	681b      	ldr	r3, [r3, #0]
 80060e8:	69db      	ldr	r3, [r3, #28]
 80060ea:	f003 0303 	and.w	r3, r3, #3
 80060ee:	2b00      	cmp	r3, #0
 80060f0:	d003      	beq.n	80060fa <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80060f2:	6878      	ldr	r0, [r7, #4]
 80060f4:	f000 fa73 	bl	80065de <HAL_TIM_IC_CaptureCallback>
 80060f8:	e005      	b.n	8006106 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80060fa:	6878      	ldr	r0, [r7, #4]
 80060fc:	f7fb fd98 	bl	8001c30 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006100:	6878      	ldr	r0, [r7, #4]
 8006102:	f000 fa75 	bl	80065f0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	2200      	movs	r2, #0
 800610a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	681b      	ldr	r3, [r3, #0]
 8006110:	691b      	ldr	r3, [r3, #16]
 8006112:	f003 0310 	and.w	r3, r3, #16
 8006116:	2b10      	cmp	r3, #16
 8006118:	d122      	bne.n	8006160 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	681b      	ldr	r3, [r3, #0]
 800611e:	68db      	ldr	r3, [r3, #12]
 8006120:	f003 0310 	and.w	r3, r3, #16
 8006124:	2b10      	cmp	r3, #16
 8006126:	d11b      	bne.n	8006160 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	681b      	ldr	r3, [r3, #0]
 800612c:	f06f 0210 	mvn.w	r2, #16
 8006130:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	2208      	movs	r2, #8
 8006136:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	681b      	ldr	r3, [r3, #0]
 800613c:	69db      	ldr	r3, [r3, #28]
 800613e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006142:	2b00      	cmp	r3, #0
 8006144:	d003      	beq.n	800614e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006146:	6878      	ldr	r0, [r7, #4]
 8006148:	f000 fa49 	bl	80065de <HAL_TIM_IC_CaptureCallback>
 800614c:	e005      	b.n	800615a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800614e:	6878      	ldr	r0, [r7, #4]
 8006150:	f7fb fd6e 	bl	8001c30 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006154:	6878      	ldr	r0, [r7, #4]
 8006156:	f000 fa4b 	bl	80065f0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	2200      	movs	r2, #0
 800615e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	681b      	ldr	r3, [r3, #0]
 8006164:	691b      	ldr	r3, [r3, #16]
 8006166:	f003 0301 	and.w	r3, r3, #1
 800616a:	2b01      	cmp	r3, #1
 800616c:	d10e      	bne.n	800618c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	681b      	ldr	r3, [r3, #0]
 8006172:	68db      	ldr	r3, [r3, #12]
 8006174:	f003 0301 	and.w	r3, r3, #1
 8006178:	2b01      	cmp	r3, #1
 800617a:	d107      	bne.n	800618c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	681b      	ldr	r3, [r3, #0]
 8006180:	f06f 0201 	mvn.w	r2, #1
 8006184:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006186:	6878      	ldr	r0, [r7, #4]
 8006188:	f000 fa20 	bl	80065cc <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	681b      	ldr	r3, [r3, #0]
 8006190:	691b      	ldr	r3, [r3, #16]
 8006192:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006196:	2b80      	cmp	r3, #128	; 0x80
 8006198:	d10e      	bne.n	80061b8 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	681b      	ldr	r3, [r3, #0]
 800619e:	68db      	ldr	r3, [r3, #12]
 80061a0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80061a4:	2b80      	cmp	r3, #128	; 0x80
 80061a6:	d107      	bne.n	80061b8 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	681b      	ldr	r3, [r3, #0]
 80061ac:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80061b0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80061b2:	6878      	ldr	r0, [r7, #4]
 80061b4:	f000 fd39 	bl	8006c2a <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	681b      	ldr	r3, [r3, #0]
 80061bc:	691b      	ldr	r3, [r3, #16]
 80061be:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80061c2:	2b40      	cmp	r3, #64	; 0x40
 80061c4:	d10e      	bne.n	80061e4 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	681b      	ldr	r3, [r3, #0]
 80061ca:	68db      	ldr	r3, [r3, #12]
 80061cc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80061d0:	2b40      	cmp	r3, #64	; 0x40
 80061d2:	d107      	bne.n	80061e4 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	681b      	ldr	r3, [r3, #0]
 80061d8:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80061dc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80061de:	6878      	ldr	r0, [r7, #4]
 80061e0:	f000 fa0f 	bl	8006602 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	681b      	ldr	r3, [r3, #0]
 80061e8:	691b      	ldr	r3, [r3, #16]
 80061ea:	f003 0320 	and.w	r3, r3, #32
 80061ee:	2b20      	cmp	r3, #32
 80061f0:	d10e      	bne.n	8006210 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	681b      	ldr	r3, [r3, #0]
 80061f6:	68db      	ldr	r3, [r3, #12]
 80061f8:	f003 0320 	and.w	r3, r3, #32
 80061fc:	2b20      	cmp	r3, #32
 80061fe:	d107      	bne.n	8006210 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	681b      	ldr	r3, [r3, #0]
 8006204:	f06f 0220 	mvn.w	r2, #32
 8006208:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800620a:	6878      	ldr	r0, [r7, #4]
 800620c:	f000 fd04 	bl	8006c18 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006210:	bf00      	nop
 8006212:	3708      	adds	r7, #8
 8006214:	46bd      	mov	sp, r7
 8006216:	bd80      	pop	{r7, pc}

08006218 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 8006218:	b580      	push	{r7, lr}
 800621a:	b084      	sub	sp, #16
 800621c:	af00      	add	r7, sp, #0
 800621e:	60f8      	str	r0, [r7, #12]
 8006220:	60b9      	str	r1, [r7, #8]
 8006222:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006224:	68fb      	ldr	r3, [r7, #12]
 8006226:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800622a:	2b01      	cmp	r3, #1
 800622c:	d101      	bne.n	8006232 <HAL_TIM_OC_ConfigChannel+0x1a>
 800622e:	2302      	movs	r3, #2
 8006230:	e046      	b.n	80062c0 <HAL_TIM_OC_ConfigChannel+0xa8>
 8006232:	68fb      	ldr	r3, [r7, #12]
 8006234:	2201      	movs	r2, #1
 8006236:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	2b0c      	cmp	r3, #12
 800623e:	d839      	bhi.n	80062b4 <HAL_TIM_OC_ConfigChannel+0x9c>
 8006240:	a201      	add	r2, pc, #4	; (adr r2, 8006248 <HAL_TIM_OC_ConfigChannel+0x30>)
 8006242:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006246:	bf00      	nop
 8006248:	0800627d 	.word	0x0800627d
 800624c:	080062b5 	.word	0x080062b5
 8006250:	080062b5 	.word	0x080062b5
 8006254:	080062b5 	.word	0x080062b5
 8006258:	0800628b 	.word	0x0800628b
 800625c:	080062b5 	.word	0x080062b5
 8006260:	080062b5 	.word	0x080062b5
 8006264:	080062b5 	.word	0x080062b5
 8006268:	08006299 	.word	0x08006299
 800626c:	080062b5 	.word	0x080062b5
 8006270:	080062b5 	.word	0x080062b5
 8006274:	080062b5 	.word	0x080062b5
 8006278:	080062a7 	.word	0x080062a7
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800627c:	68fb      	ldr	r3, [r7, #12]
 800627e:	681b      	ldr	r3, [r3, #0]
 8006280:	68b9      	ldr	r1, [r7, #8]
 8006282:	4618      	mov	r0, r3
 8006284:	f000 fa28 	bl	80066d8 <TIM_OC1_SetConfig>
      break;
 8006288:	e015      	b.n	80062b6 <HAL_TIM_OC_ConfigChannel+0x9e>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800628a:	68fb      	ldr	r3, [r7, #12]
 800628c:	681b      	ldr	r3, [r3, #0]
 800628e:	68b9      	ldr	r1, [r7, #8]
 8006290:	4618      	mov	r0, r3
 8006292:	f000 fa87 	bl	80067a4 <TIM_OC2_SetConfig>
      break;
 8006296:	e00e      	b.n	80062b6 <HAL_TIM_OC_ConfigChannel+0x9e>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8006298:	68fb      	ldr	r3, [r7, #12]
 800629a:	681b      	ldr	r3, [r3, #0]
 800629c:	68b9      	ldr	r1, [r7, #8]
 800629e:	4618      	mov	r0, r3
 80062a0:	f000 faea 	bl	8006878 <TIM_OC3_SetConfig>
      break;
 80062a4:	e007      	b.n	80062b6 <HAL_TIM_OC_ConfigChannel+0x9e>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80062a6:	68fb      	ldr	r3, [r7, #12]
 80062a8:	681b      	ldr	r3, [r3, #0]
 80062aa:	68b9      	ldr	r1, [r7, #8]
 80062ac:	4618      	mov	r0, r3
 80062ae:	f000 fb4d 	bl	800694c <TIM_OC4_SetConfig>
      break;
 80062b2:	e000      	b.n	80062b6 <HAL_TIM_OC_ConfigChannel+0x9e>
    }

    default:
      break;
 80062b4:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80062b6:	68fb      	ldr	r3, [r7, #12]
 80062b8:	2200      	movs	r2, #0
 80062ba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80062be:	2300      	movs	r3, #0
}
 80062c0:	4618      	mov	r0, r3
 80062c2:	3710      	adds	r7, #16
 80062c4:	46bd      	mov	sp, r7
 80062c6:	bd80      	pop	{r7, pc}

080062c8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80062c8:	b580      	push	{r7, lr}
 80062ca:	b084      	sub	sp, #16
 80062cc:	af00      	add	r7, sp, #0
 80062ce:	60f8      	str	r0, [r7, #12]
 80062d0:	60b9      	str	r1, [r7, #8]
 80062d2:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80062d4:	68fb      	ldr	r3, [r7, #12]
 80062d6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80062da:	2b01      	cmp	r3, #1
 80062dc:	d101      	bne.n	80062e2 <HAL_TIM_PWM_ConfigChannel+0x1a>
 80062de:	2302      	movs	r3, #2
 80062e0:	e0ac      	b.n	800643c <HAL_TIM_PWM_ConfigChannel+0x174>
 80062e2:	68fb      	ldr	r3, [r7, #12]
 80062e4:	2201      	movs	r2, #1
 80062e6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	2b0c      	cmp	r3, #12
 80062ee:	f200 809f 	bhi.w	8006430 <HAL_TIM_PWM_ConfigChannel+0x168>
 80062f2:	a201      	add	r2, pc, #4	; (adr r2, 80062f8 <HAL_TIM_PWM_ConfigChannel+0x30>)
 80062f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80062f8:	0800632d 	.word	0x0800632d
 80062fc:	08006431 	.word	0x08006431
 8006300:	08006431 	.word	0x08006431
 8006304:	08006431 	.word	0x08006431
 8006308:	0800636d 	.word	0x0800636d
 800630c:	08006431 	.word	0x08006431
 8006310:	08006431 	.word	0x08006431
 8006314:	08006431 	.word	0x08006431
 8006318:	080063af 	.word	0x080063af
 800631c:	08006431 	.word	0x08006431
 8006320:	08006431 	.word	0x08006431
 8006324:	08006431 	.word	0x08006431
 8006328:	080063ef 	.word	0x080063ef
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800632c:	68fb      	ldr	r3, [r7, #12]
 800632e:	681b      	ldr	r3, [r3, #0]
 8006330:	68b9      	ldr	r1, [r7, #8]
 8006332:	4618      	mov	r0, r3
 8006334:	f000 f9d0 	bl	80066d8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8006338:	68fb      	ldr	r3, [r7, #12]
 800633a:	681b      	ldr	r3, [r3, #0]
 800633c:	699a      	ldr	r2, [r3, #24]
 800633e:	68fb      	ldr	r3, [r7, #12]
 8006340:	681b      	ldr	r3, [r3, #0]
 8006342:	f042 0208 	orr.w	r2, r2, #8
 8006346:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8006348:	68fb      	ldr	r3, [r7, #12]
 800634a:	681b      	ldr	r3, [r3, #0]
 800634c:	699a      	ldr	r2, [r3, #24]
 800634e:	68fb      	ldr	r3, [r7, #12]
 8006350:	681b      	ldr	r3, [r3, #0]
 8006352:	f022 0204 	bic.w	r2, r2, #4
 8006356:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8006358:	68fb      	ldr	r3, [r7, #12]
 800635a:	681b      	ldr	r3, [r3, #0]
 800635c:	6999      	ldr	r1, [r3, #24]
 800635e:	68bb      	ldr	r3, [r7, #8]
 8006360:	691a      	ldr	r2, [r3, #16]
 8006362:	68fb      	ldr	r3, [r7, #12]
 8006364:	681b      	ldr	r3, [r3, #0]
 8006366:	430a      	orrs	r2, r1
 8006368:	619a      	str	r2, [r3, #24]
      break;
 800636a:	e062      	b.n	8006432 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800636c:	68fb      	ldr	r3, [r7, #12]
 800636e:	681b      	ldr	r3, [r3, #0]
 8006370:	68b9      	ldr	r1, [r7, #8]
 8006372:	4618      	mov	r0, r3
 8006374:	f000 fa16 	bl	80067a4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8006378:	68fb      	ldr	r3, [r7, #12]
 800637a:	681b      	ldr	r3, [r3, #0]
 800637c:	699a      	ldr	r2, [r3, #24]
 800637e:	68fb      	ldr	r3, [r7, #12]
 8006380:	681b      	ldr	r3, [r3, #0]
 8006382:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006386:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8006388:	68fb      	ldr	r3, [r7, #12]
 800638a:	681b      	ldr	r3, [r3, #0]
 800638c:	699a      	ldr	r2, [r3, #24]
 800638e:	68fb      	ldr	r3, [r7, #12]
 8006390:	681b      	ldr	r3, [r3, #0]
 8006392:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006396:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006398:	68fb      	ldr	r3, [r7, #12]
 800639a:	681b      	ldr	r3, [r3, #0]
 800639c:	6999      	ldr	r1, [r3, #24]
 800639e:	68bb      	ldr	r3, [r7, #8]
 80063a0:	691b      	ldr	r3, [r3, #16]
 80063a2:	021a      	lsls	r2, r3, #8
 80063a4:	68fb      	ldr	r3, [r7, #12]
 80063a6:	681b      	ldr	r3, [r3, #0]
 80063a8:	430a      	orrs	r2, r1
 80063aa:	619a      	str	r2, [r3, #24]
      break;
 80063ac:	e041      	b.n	8006432 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80063ae:	68fb      	ldr	r3, [r7, #12]
 80063b0:	681b      	ldr	r3, [r3, #0]
 80063b2:	68b9      	ldr	r1, [r7, #8]
 80063b4:	4618      	mov	r0, r3
 80063b6:	f000 fa5f 	bl	8006878 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80063ba:	68fb      	ldr	r3, [r7, #12]
 80063bc:	681b      	ldr	r3, [r3, #0]
 80063be:	69da      	ldr	r2, [r3, #28]
 80063c0:	68fb      	ldr	r3, [r7, #12]
 80063c2:	681b      	ldr	r3, [r3, #0]
 80063c4:	f042 0208 	orr.w	r2, r2, #8
 80063c8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80063ca:	68fb      	ldr	r3, [r7, #12]
 80063cc:	681b      	ldr	r3, [r3, #0]
 80063ce:	69da      	ldr	r2, [r3, #28]
 80063d0:	68fb      	ldr	r3, [r7, #12]
 80063d2:	681b      	ldr	r3, [r3, #0]
 80063d4:	f022 0204 	bic.w	r2, r2, #4
 80063d8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80063da:	68fb      	ldr	r3, [r7, #12]
 80063dc:	681b      	ldr	r3, [r3, #0]
 80063de:	69d9      	ldr	r1, [r3, #28]
 80063e0:	68bb      	ldr	r3, [r7, #8]
 80063e2:	691a      	ldr	r2, [r3, #16]
 80063e4:	68fb      	ldr	r3, [r7, #12]
 80063e6:	681b      	ldr	r3, [r3, #0]
 80063e8:	430a      	orrs	r2, r1
 80063ea:	61da      	str	r2, [r3, #28]
      break;
 80063ec:	e021      	b.n	8006432 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80063ee:	68fb      	ldr	r3, [r7, #12]
 80063f0:	681b      	ldr	r3, [r3, #0]
 80063f2:	68b9      	ldr	r1, [r7, #8]
 80063f4:	4618      	mov	r0, r3
 80063f6:	f000 faa9 	bl	800694c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80063fa:	68fb      	ldr	r3, [r7, #12]
 80063fc:	681b      	ldr	r3, [r3, #0]
 80063fe:	69da      	ldr	r2, [r3, #28]
 8006400:	68fb      	ldr	r3, [r7, #12]
 8006402:	681b      	ldr	r3, [r3, #0]
 8006404:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006408:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800640a:	68fb      	ldr	r3, [r7, #12]
 800640c:	681b      	ldr	r3, [r3, #0]
 800640e:	69da      	ldr	r2, [r3, #28]
 8006410:	68fb      	ldr	r3, [r7, #12]
 8006412:	681b      	ldr	r3, [r3, #0]
 8006414:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006418:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800641a:	68fb      	ldr	r3, [r7, #12]
 800641c:	681b      	ldr	r3, [r3, #0]
 800641e:	69d9      	ldr	r1, [r3, #28]
 8006420:	68bb      	ldr	r3, [r7, #8]
 8006422:	691b      	ldr	r3, [r3, #16]
 8006424:	021a      	lsls	r2, r3, #8
 8006426:	68fb      	ldr	r3, [r7, #12]
 8006428:	681b      	ldr	r3, [r3, #0]
 800642a:	430a      	orrs	r2, r1
 800642c:	61da      	str	r2, [r3, #28]
      break;
 800642e:	e000      	b.n	8006432 <HAL_TIM_PWM_ConfigChannel+0x16a>
    }

    default:
      break;
 8006430:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8006432:	68fb      	ldr	r3, [r7, #12]
 8006434:	2200      	movs	r2, #0
 8006436:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800643a:	2300      	movs	r3, #0
}
 800643c:	4618      	mov	r0, r3
 800643e:	3710      	adds	r7, #16
 8006440:	46bd      	mov	sp, r7
 8006442:	bd80      	pop	{r7, pc}

08006444 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006444:	b580      	push	{r7, lr}
 8006446:	b084      	sub	sp, #16
 8006448:	af00      	add	r7, sp, #0
 800644a:	6078      	str	r0, [r7, #4]
 800644c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006454:	2b01      	cmp	r3, #1
 8006456:	d101      	bne.n	800645c <HAL_TIM_ConfigClockSource+0x18>
 8006458:	2302      	movs	r3, #2
 800645a:	e0b3      	b.n	80065c4 <HAL_TIM_ConfigClockSource+0x180>
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	2201      	movs	r2, #1
 8006460:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	2202      	movs	r2, #2
 8006468:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	681b      	ldr	r3, [r3, #0]
 8006470:	689b      	ldr	r3, [r3, #8]
 8006472:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006474:	68fb      	ldr	r3, [r7, #12]
 8006476:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800647a:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800647c:	68fb      	ldr	r3, [r7, #12]
 800647e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006482:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	681b      	ldr	r3, [r3, #0]
 8006488:	68fa      	ldr	r2, [r7, #12]
 800648a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800648c:	683b      	ldr	r3, [r7, #0]
 800648e:	681b      	ldr	r3, [r3, #0]
 8006490:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006494:	d03e      	beq.n	8006514 <HAL_TIM_ConfigClockSource+0xd0>
 8006496:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800649a:	f200 8087 	bhi.w	80065ac <HAL_TIM_ConfigClockSource+0x168>
 800649e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80064a2:	f000 8085 	beq.w	80065b0 <HAL_TIM_ConfigClockSource+0x16c>
 80064a6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80064aa:	d87f      	bhi.n	80065ac <HAL_TIM_ConfigClockSource+0x168>
 80064ac:	2b70      	cmp	r3, #112	; 0x70
 80064ae:	d01a      	beq.n	80064e6 <HAL_TIM_ConfigClockSource+0xa2>
 80064b0:	2b70      	cmp	r3, #112	; 0x70
 80064b2:	d87b      	bhi.n	80065ac <HAL_TIM_ConfigClockSource+0x168>
 80064b4:	2b60      	cmp	r3, #96	; 0x60
 80064b6:	d050      	beq.n	800655a <HAL_TIM_ConfigClockSource+0x116>
 80064b8:	2b60      	cmp	r3, #96	; 0x60
 80064ba:	d877      	bhi.n	80065ac <HAL_TIM_ConfigClockSource+0x168>
 80064bc:	2b50      	cmp	r3, #80	; 0x50
 80064be:	d03c      	beq.n	800653a <HAL_TIM_ConfigClockSource+0xf6>
 80064c0:	2b50      	cmp	r3, #80	; 0x50
 80064c2:	d873      	bhi.n	80065ac <HAL_TIM_ConfigClockSource+0x168>
 80064c4:	2b40      	cmp	r3, #64	; 0x40
 80064c6:	d058      	beq.n	800657a <HAL_TIM_ConfigClockSource+0x136>
 80064c8:	2b40      	cmp	r3, #64	; 0x40
 80064ca:	d86f      	bhi.n	80065ac <HAL_TIM_ConfigClockSource+0x168>
 80064cc:	2b30      	cmp	r3, #48	; 0x30
 80064ce:	d064      	beq.n	800659a <HAL_TIM_ConfigClockSource+0x156>
 80064d0:	2b30      	cmp	r3, #48	; 0x30
 80064d2:	d86b      	bhi.n	80065ac <HAL_TIM_ConfigClockSource+0x168>
 80064d4:	2b20      	cmp	r3, #32
 80064d6:	d060      	beq.n	800659a <HAL_TIM_ConfigClockSource+0x156>
 80064d8:	2b20      	cmp	r3, #32
 80064da:	d867      	bhi.n	80065ac <HAL_TIM_ConfigClockSource+0x168>
 80064dc:	2b00      	cmp	r3, #0
 80064de:	d05c      	beq.n	800659a <HAL_TIM_ConfigClockSource+0x156>
 80064e0:	2b10      	cmp	r3, #16
 80064e2:	d05a      	beq.n	800659a <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 80064e4:	e062      	b.n	80065ac <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	6818      	ldr	r0, [r3, #0]
 80064ea:	683b      	ldr	r3, [r7, #0]
 80064ec:	6899      	ldr	r1, [r3, #8]
 80064ee:	683b      	ldr	r3, [r7, #0]
 80064f0:	685a      	ldr	r2, [r3, #4]
 80064f2:	683b      	ldr	r3, [r7, #0]
 80064f4:	68db      	ldr	r3, [r3, #12]
 80064f6:	f000 faee 	bl	8006ad6 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	681b      	ldr	r3, [r3, #0]
 80064fe:	689b      	ldr	r3, [r3, #8]
 8006500:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006502:	68fb      	ldr	r3, [r7, #12]
 8006504:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8006508:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	681b      	ldr	r3, [r3, #0]
 800650e:	68fa      	ldr	r2, [r7, #12]
 8006510:	609a      	str	r2, [r3, #8]
      break;
 8006512:	e04e      	b.n	80065b2 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	6818      	ldr	r0, [r3, #0]
 8006518:	683b      	ldr	r3, [r7, #0]
 800651a:	6899      	ldr	r1, [r3, #8]
 800651c:	683b      	ldr	r3, [r7, #0]
 800651e:	685a      	ldr	r2, [r3, #4]
 8006520:	683b      	ldr	r3, [r7, #0]
 8006522:	68db      	ldr	r3, [r3, #12]
 8006524:	f000 fad7 	bl	8006ad6 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	681b      	ldr	r3, [r3, #0]
 800652c:	689a      	ldr	r2, [r3, #8]
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	681b      	ldr	r3, [r3, #0]
 8006532:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8006536:	609a      	str	r2, [r3, #8]
      break;
 8006538:	e03b      	b.n	80065b2 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	6818      	ldr	r0, [r3, #0]
 800653e:	683b      	ldr	r3, [r7, #0]
 8006540:	6859      	ldr	r1, [r3, #4]
 8006542:	683b      	ldr	r3, [r7, #0]
 8006544:	68db      	ldr	r3, [r3, #12]
 8006546:	461a      	mov	r2, r3
 8006548:	f000 fa4e 	bl	80069e8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	681b      	ldr	r3, [r3, #0]
 8006550:	2150      	movs	r1, #80	; 0x50
 8006552:	4618      	mov	r0, r3
 8006554:	f000 faa5 	bl	8006aa2 <TIM_ITRx_SetConfig>
      break;
 8006558:	e02b      	b.n	80065b2 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	6818      	ldr	r0, [r3, #0]
 800655e:	683b      	ldr	r3, [r7, #0]
 8006560:	6859      	ldr	r1, [r3, #4]
 8006562:	683b      	ldr	r3, [r7, #0]
 8006564:	68db      	ldr	r3, [r3, #12]
 8006566:	461a      	mov	r2, r3
 8006568:	f000 fa6c 	bl	8006a44 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	681b      	ldr	r3, [r3, #0]
 8006570:	2160      	movs	r1, #96	; 0x60
 8006572:	4618      	mov	r0, r3
 8006574:	f000 fa95 	bl	8006aa2 <TIM_ITRx_SetConfig>
      break;
 8006578:	e01b      	b.n	80065b2 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	6818      	ldr	r0, [r3, #0]
 800657e:	683b      	ldr	r3, [r7, #0]
 8006580:	6859      	ldr	r1, [r3, #4]
 8006582:	683b      	ldr	r3, [r7, #0]
 8006584:	68db      	ldr	r3, [r3, #12]
 8006586:	461a      	mov	r2, r3
 8006588:	f000 fa2e 	bl	80069e8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	681b      	ldr	r3, [r3, #0]
 8006590:	2140      	movs	r1, #64	; 0x40
 8006592:	4618      	mov	r0, r3
 8006594:	f000 fa85 	bl	8006aa2 <TIM_ITRx_SetConfig>
      break;
 8006598:	e00b      	b.n	80065b2 <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	681a      	ldr	r2, [r3, #0]
 800659e:	683b      	ldr	r3, [r7, #0]
 80065a0:	681b      	ldr	r3, [r3, #0]
 80065a2:	4619      	mov	r1, r3
 80065a4:	4610      	mov	r0, r2
 80065a6:	f000 fa7c 	bl	8006aa2 <TIM_ITRx_SetConfig>
        break;
 80065aa:	e002      	b.n	80065b2 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 80065ac:	bf00      	nop
 80065ae:	e000      	b.n	80065b2 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 80065b0:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	2201      	movs	r2, #1
 80065b6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	2200      	movs	r2, #0
 80065be:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80065c2:	2300      	movs	r3, #0
}
 80065c4:	4618      	mov	r0, r3
 80065c6:	3710      	adds	r7, #16
 80065c8:	46bd      	mov	sp, r7
 80065ca:	bd80      	pop	{r7, pc}

080065cc <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80065cc:	b480      	push	{r7}
 80065ce:	b083      	sub	sp, #12
 80065d0:	af00      	add	r7, sp, #0
 80065d2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 80065d4:	bf00      	nop
 80065d6:	370c      	adds	r7, #12
 80065d8:	46bd      	mov	sp, r7
 80065da:	bc80      	pop	{r7}
 80065dc:	4770      	bx	lr

080065de <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80065de:	b480      	push	{r7}
 80065e0:	b083      	sub	sp, #12
 80065e2:	af00      	add	r7, sp, #0
 80065e4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80065e6:	bf00      	nop
 80065e8:	370c      	adds	r7, #12
 80065ea:	46bd      	mov	sp, r7
 80065ec:	bc80      	pop	{r7}
 80065ee:	4770      	bx	lr

080065f0 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80065f0:	b480      	push	{r7}
 80065f2:	b083      	sub	sp, #12
 80065f4:	af00      	add	r7, sp, #0
 80065f6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80065f8:	bf00      	nop
 80065fa:	370c      	adds	r7, #12
 80065fc:	46bd      	mov	sp, r7
 80065fe:	bc80      	pop	{r7}
 8006600:	4770      	bx	lr

08006602 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006602:	b480      	push	{r7}
 8006604:	b083      	sub	sp, #12
 8006606:	af00      	add	r7, sp, #0
 8006608:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800660a:	bf00      	nop
 800660c:	370c      	adds	r7, #12
 800660e:	46bd      	mov	sp, r7
 8006610:	bc80      	pop	{r7}
 8006612:	4770      	bx	lr

08006614 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8006614:	b480      	push	{r7}
 8006616:	b085      	sub	sp, #20
 8006618:	af00      	add	r7, sp, #0
 800661a:	6078      	str	r0, [r7, #4]
 800661c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	681b      	ldr	r3, [r3, #0]
 8006622:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	4a29      	ldr	r2, [pc, #164]	; (80066cc <TIM_Base_SetConfig+0xb8>)
 8006628:	4293      	cmp	r3, r2
 800662a:	d00b      	beq.n	8006644 <TIM_Base_SetConfig+0x30>
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006632:	d007      	beq.n	8006644 <TIM_Base_SetConfig+0x30>
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	4a26      	ldr	r2, [pc, #152]	; (80066d0 <TIM_Base_SetConfig+0xbc>)
 8006638:	4293      	cmp	r3, r2
 800663a:	d003      	beq.n	8006644 <TIM_Base_SetConfig+0x30>
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	4a25      	ldr	r2, [pc, #148]	; (80066d4 <TIM_Base_SetConfig+0xc0>)
 8006640:	4293      	cmp	r3, r2
 8006642:	d108      	bne.n	8006656 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006644:	68fb      	ldr	r3, [r7, #12]
 8006646:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800664a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800664c:	683b      	ldr	r3, [r7, #0]
 800664e:	685b      	ldr	r3, [r3, #4]
 8006650:	68fa      	ldr	r2, [r7, #12]
 8006652:	4313      	orrs	r3, r2
 8006654:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	4a1c      	ldr	r2, [pc, #112]	; (80066cc <TIM_Base_SetConfig+0xb8>)
 800665a:	4293      	cmp	r3, r2
 800665c:	d00b      	beq.n	8006676 <TIM_Base_SetConfig+0x62>
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006664:	d007      	beq.n	8006676 <TIM_Base_SetConfig+0x62>
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	4a19      	ldr	r2, [pc, #100]	; (80066d0 <TIM_Base_SetConfig+0xbc>)
 800666a:	4293      	cmp	r3, r2
 800666c:	d003      	beq.n	8006676 <TIM_Base_SetConfig+0x62>
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	4a18      	ldr	r2, [pc, #96]	; (80066d4 <TIM_Base_SetConfig+0xc0>)
 8006672:	4293      	cmp	r3, r2
 8006674:	d108      	bne.n	8006688 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006676:	68fb      	ldr	r3, [r7, #12]
 8006678:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800667c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800667e:	683b      	ldr	r3, [r7, #0]
 8006680:	68db      	ldr	r3, [r3, #12]
 8006682:	68fa      	ldr	r2, [r7, #12]
 8006684:	4313      	orrs	r3, r2
 8006686:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006688:	68fb      	ldr	r3, [r7, #12]
 800668a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800668e:	683b      	ldr	r3, [r7, #0]
 8006690:	695b      	ldr	r3, [r3, #20]
 8006692:	4313      	orrs	r3, r2
 8006694:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	68fa      	ldr	r2, [r7, #12]
 800669a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800669c:	683b      	ldr	r3, [r7, #0]
 800669e:	689a      	ldr	r2, [r3, #8]
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80066a4:	683b      	ldr	r3, [r7, #0]
 80066a6:	681a      	ldr	r2, [r3, #0]
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	4a07      	ldr	r2, [pc, #28]	; (80066cc <TIM_Base_SetConfig+0xb8>)
 80066b0:	4293      	cmp	r3, r2
 80066b2:	d103      	bne.n	80066bc <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80066b4:	683b      	ldr	r3, [r7, #0]
 80066b6:	691a      	ldr	r2, [r3, #16]
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	2201      	movs	r2, #1
 80066c0:	615a      	str	r2, [r3, #20]
}
 80066c2:	bf00      	nop
 80066c4:	3714      	adds	r7, #20
 80066c6:	46bd      	mov	sp, r7
 80066c8:	bc80      	pop	{r7}
 80066ca:	4770      	bx	lr
 80066cc:	40012c00 	.word	0x40012c00
 80066d0:	40000400 	.word	0x40000400
 80066d4:	40000800 	.word	0x40000800

080066d8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80066d8:	b480      	push	{r7}
 80066da:	b087      	sub	sp, #28
 80066dc:	af00      	add	r7, sp, #0
 80066de:	6078      	str	r0, [r7, #4]
 80066e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	6a1b      	ldr	r3, [r3, #32]
 80066e6:	f023 0201 	bic.w	r2, r3, #1
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	6a1b      	ldr	r3, [r3, #32]
 80066f2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	685b      	ldr	r3, [r3, #4]
 80066f8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	699b      	ldr	r3, [r3, #24]
 80066fe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006700:	68fb      	ldr	r3, [r7, #12]
 8006702:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006706:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006708:	68fb      	ldr	r3, [r7, #12]
 800670a:	f023 0303 	bic.w	r3, r3, #3
 800670e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006710:	683b      	ldr	r3, [r7, #0]
 8006712:	681b      	ldr	r3, [r3, #0]
 8006714:	68fa      	ldr	r2, [r7, #12]
 8006716:	4313      	orrs	r3, r2
 8006718:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800671a:	697b      	ldr	r3, [r7, #20]
 800671c:	f023 0302 	bic.w	r3, r3, #2
 8006720:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8006722:	683b      	ldr	r3, [r7, #0]
 8006724:	689b      	ldr	r3, [r3, #8]
 8006726:	697a      	ldr	r2, [r7, #20]
 8006728:	4313      	orrs	r3, r2
 800672a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	4a1c      	ldr	r2, [pc, #112]	; (80067a0 <TIM_OC1_SetConfig+0xc8>)
 8006730:	4293      	cmp	r3, r2
 8006732:	d10c      	bne.n	800674e <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006734:	697b      	ldr	r3, [r7, #20]
 8006736:	f023 0308 	bic.w	r3, r3, #8
 800673a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800673c:	683b      	ldr	r3, [r7, #0]
 800673e:	68db      	ldr	r3, [r3, #12]
 8006740:	697a      	ldr	r2, [r7, #20]
 8006742:	4313      	orrs	r3, r2
 8006744:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8006746:	697b      	ldr	r3, [r7, #20]
 8006748:	f023 0304 	bic.w	r3, r3, #4
 800674c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	4a13      	ldr	r2, [pc, #76]	; (80067a0 <TIM_OC1_SetConfig+0xc8>)
 8006752:	4293      	cmp	r3, r2
 8006754:	d111      	bne.n	800677a <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8006756:	693b      	ldr	r3, [r7, #16]
 8006758:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800675c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800675e:	693b      	ldr	r3, [r7, #16]
 8006760:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006764:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8006766:	683b      	ldr	r3, [r7, #0]
 8006768:	695b      	ldr	r3, [r3, #20]
 800676a:	693a      	ldr	r2, [r7, #16]
 800676c:	4313      	orrs	r3, r2
 800676e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006770:	683b      	ldr	r3, [r7, #0]
 8006772:	699b      	ldr	r3, [r3, #24]
 8006774:	693a      	ldr	r2, [r7, #16]
 8006776:	4313      	orrs	r3, r2
 8006778:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	693a      	ldr	r2, [r7, #16]
 800677e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	68fa      	ldr	r2, [r7, #12]
 8006784:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006786:	683b      	ldr	r3, [r7, #0]
 8006788:	685a      	ldr	r2, [r3, #4]
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	697a      	ldr	r2, [r7, #20]
 8006792:	621a      	str	r2, [r3, #32]
}
 8006794:	bf00      	nop
 8006796:	371c      	adds	r7, #28
 8006798:	46bd      	mov	sp, r7
 800679a:	bc80      	pop	{r7}
 800679c:	4770      	bx	lr
 800679e:	bf00      	nop
 80067a0:	40012c00 	.word	0x40012c00

080067a4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80067a4:	b480      	push	{r7}
 80067a6:	b087      	sub	sp, #28
 80067a8:	af00      	add	r7, sp, #0
 80067aa:	6078      	str	r0, [r7, #4]
 80067ac:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	6a1b      	ldr	r3, [r3, #32]
 80067b2:	f023 0210 	bic.w	r2, r3, #16
 80067b6:	687b      	ldr	r3, [r7, #4]
 80067b8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	6a1b      	ldr	r3, [r3, #32]
 80067be:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80067c0:	687b      	ldr	r3, [r7, #4]
 80067c2:	685b      	ldr	r3, [r3, #4]
 80067c4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80067c6:	687b      	ldr	r3, [r7, #4]
 80067c8:	699b      	ldr	r3, [r3, #24]
 80067ca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80067cc:	68fb      	ldr	r3, [r7, #12]
 80067ce:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80067d2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80067d4:	68fb      	ldr	r3, [r7, #12]
 80067d6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80067da:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80067dc:	683b      	ldr	r3, [r7, #0]
 80067de:	681b      	ldr	r3, [r3, #0]
 80067e0:	021b      	lsls	r3, r3, #8
 80067e2:	68fa      	ldr	r2, [r7, #12]
 80067e4:	4313      	orrs	r3, r2
 80067e6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80067e8:	697b      	ldr	r3, [r7, #20]
 80067ea:	f023 0320 	bic.w	r3, r3, #32
 80067ee:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80067f0:	683b      	ldr	r3, [r7, #0]
 80067f2:	689b      	ldr	r3, [r3, #8]
 80067f4:	011b      	lsls	r3, r3, #4
 80067f6:	697a      	ldr	r2, [r7, #20]
 80067f8:	4313      	orrs	r3, r2
 80067fa:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	4a1d      	ldr	r2, [pc, #116]	; (8006874 <TIM_OC2_SetConfig+0xd0>)
 8006800:	4293      	cmp	r3, r2
 8006802:	d10d      	bne.n	8006820 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006804:	697b      	ldr	r3, [r7, #20]
 8006806:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800680a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800680c:	683b      	ldr	r3, [r7, #0]
 800680e:	68db      	ldr	r3, [r3, #12]
 8006810:	011b      	lsls	r3, r3, #4
 8006812:	697a      	ldr	r2, [r7, #20]
 8006814:	4313      	orrs	r3, r2
 8006816:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006818:	697b      	ldr	r3, [r7, #20]
 800681a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800681e:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	4a14      	ldr	r2, [pc, #80]	; (8006874 <TIM_OC2_SetConfig+0xd0>)
 8006824:	4293      	cmp	r3, r2
 8006826:	d113      	bne.n	8006850 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006828:	693b      	ldr	r3, [r7, #16]
 800682a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800682e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006830:	693b      	ldr	r3, [r7, #16]
 8006832:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006836:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006838:	683b      	ldr	r3, [r7, #0]
 800683a:	695b      	ldr	r3, [r3, #20]
 800683c:	009b      	lsls	r3, r3, #2
 800683e:	693a      	ldr	r2, [r7, #16]
 8006840:	4313      	orrs	r3, r2
 8006842:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006844:	683b      	ldr	r3, [r7, #0]
 8006846:	699b      	ldr	r3, [r3, #24]
 8006848:	009b      	lsls	r3, r3, #2
 800684a:	693a      	ldr	r2, [r7, #16]
 800684c:	4313      	orrs	r3, r2
 800684e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	693a      	ldr	r2, [r7, #16]
 8006854:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	68fa      	ldr	r2, [r7, #12]
 800685a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800685c:	683b      	ldr	r3, [r7, #0]
 800685e:	685a      	ldr	r2, [r3, #4]
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	697a      	ldr	r2, [r7, #20]
 8006868:	621a      	str	r2, [r3, #32]
}
 800686a:	bf00      	nop
 800686c:	371c      	adds	r7, #28
 800686e:	46bd      	mov	sp, r7
 8006870:	bc80      	pop	{r7}
 8006872:	4770      	bx	lr
 8006874:	40012c00 	.word	0x40012c00

08006878 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006878:	b480      	push	{r7}
 800687a:	b087      	sub	sp, #28
 800687c:	af00      	add	r7, sp, #0
 800687e:	6078      	str	r0, [r7, #4]
 8006880:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006882:	687b      	ldr	r3, [r7, #4]
 8006884:	6a1b      	ldr	r3, [r3, #32]
 8006886:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800688a:	687b      	ldr	r3, [r7, #4]
 800688c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800688e:	687b      	ldr	r3, [r7, #4]
 8006890:	6a1b      	ldr	r3, [r3, #32]
 8006892:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	685b      	ldr	r3, [r3, #4]
 8006898:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800689a:	687b      	ldr	r3, [r7, #4]
 800689c:	69db      	ldr	r3, [r3, #28]
 800689e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80068a0:	68fb      	ldr	r3, [r7, #12]
 80068a2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80068a6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80068a8:	68fb      	ldr	r3, [r7, #12]
 80068aa:	f023 0303 	bic.w	r3, r3, #3
 80068ae:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80068b0:	683b      	ldr	r3, [r7, #0]
 80068b2:	681b      	ldr	r3, [r3, #0]
 80068b4:	68fa      	ldr	r2, [r7, #12]
 80068b6:	4313      	orrs	r3, r2
 80068b8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80068ba:	697b      	ldr	r3, [r7, #20]
 80068bc:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80068c0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80068c2:	683b      	ldr	r3, [r7, #0]
 80068c4:	689b      	ldr	r3, [r3, #8]
 80068c6:	021b      	lsls	r3, r3, #8
 80068c8:	697a      	ldr	r2, [r7, #20]
 80068ca:	4313      	orrs	r3, r2
 80068cc:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	4a1d      	ldr	r2, [pc, #116]	; (8006948 <TIM_OC3_SetConfig+0xd0>)
 80068d2:	4293      	cmp	r3, r2
 80068d4:	d10d      	bne.n	80068f2 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80068d6:	697b      	ldr	r3, [r7, #20]
 80068d8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80068dc:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80068de:	683b      	ldr	r3, [r7, #0]
 80068e0:	68db      	ldr	r3, [r3, #12]
 80068e2:	021b      	lsls	r3, r3, #8
 80068e4:	697a      	ldr	r2, [r7, #20]
 80068e6:	4313      	orrs	r3, r2
 80068e8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80068ea:	697b      	ldr	r3, [r7, #20]
 80068ec:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80068f0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80068f2:	687b      	ldr	r3, [r7, #4]
 80068f4:	4a14      	ldr	r2, [pc, #80]	; (8006948 <TIM_OC3_SetConfig+0xd0>)
 80068f6:	4293      	cmp	r3, r2
 80068f8:	d113      	bne.n	8006922 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80068fa:	693b      	ldr	r3, [r7, #16]
 80068fc:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006900:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006902:	693b      	ldr	r3, [r7, #16]
 8006904:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006908:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800690a:	683b      	ldr	r3, [r7, #0]
 800690c:	695b      	ldr	r3, [r3, #20]
 800690e:	011b      	lsls	r3, r3, #4
 8006910:	693a      	ldr	r2, [r7, #16]
 8006912:	4313      	orrs	r3, r2
 8006914:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006916:	683b      	ldr	r3, [r7, #0]
 8006918:	699b      	ldr	r3, [r3, #24]
 800691a:	011b      	lsls	r3, r3, #4
 800691c:	693a      	ldr	r2, [r7, #16]
 800691e:	4313      	orrs	r3, r2
 8006920:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	693a      	ldr	r2, [r7, #16]
 8006926:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	68fa      	ldr	r2, [r7, #12]
 800692c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800692e:	683b      	ldr	r3, [r7, #0]
 8006930:	685a      	ldr	r2, [r3, #4]
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006936:	687b      	ldr	r3, [r7, #4]
 8006938:	697a      	ldr	r2, [r7, #20]
 800693a:	621a      	str	r2, [r3, #32]
}
 800693c:	bf00      	nop
 800693e:	371c      	adds	r7, #28
 8006940:	46bd      	mov	sp, r7
 8006942:	bc80      	pop	{r7}
 8006944:	4770      	bx	lr
 8006946:	bf00      	nop
 8006948:	40012c00 	.word	0x40012c00

0800694c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800694c:	b480      	push	{r7}
 800694e:	b087      	sub	sp, #28
 8006950:	af00      	add	r7, sp, #0
 8006952:	6078      	str	r0, [r7, #4]
 8006954:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	6a1b      	ldr	r3, [r3, #32]
 800695a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800695e:	687b      	ldr	r3, [r7, #4]
 8006960:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	6a1b      	ldr	r3, [r3, #32]
 8006966:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	685b      	ldr	r3, [r3, #4]
 800696c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800696e:	687b      	ldr	r3, [r7, #4]
 8006970:	69db      	ldr	r3, [r3, #28]
 8006972:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006974:	68fb      	ldr	r3, [r7, #12]
 8006976:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800697a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800697c:	68fb      	ldr	r3, [r7, #12]
 800697e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006982:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006984:	683b      	ldr	r3, [r7, #0]
 8006986:	681b      	ldr	r3, [r3, #0]
 8006988:	021b      	lsls	r3, r3, #8
 800698a:	68fa      	ldr	r2, [r7, #12]
 800698c:	4313      	orrs	r3, r2
 800698e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006990:	693b      	ldr	r3, [r7, #16]
 8006992:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006996:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006998:	683b      	ldr	r3, [r7, #0]
 800699a:	689b      	ldr	r3, [r3, #8]
 800699c:	031b      	lsls	r3, r3, #12
 800699e:	693a      	ldr	r2, [r7, #16]
 80069a0:	4313      	orrs	r3, r2
 80069a2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	4a0f      	ldr	r2, [pc, #60]	; (80069e4 <TIM_OC4_SetConfig+0x98>)
 80069a8:	4293      	cmp	r3, r2
 80069aa:	d109      	bne.n	80069c0 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80069ac:	697b      	ldr	r3, [r7, #20]
 80069ae:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80069b2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80069b4:	683b      	ldr	r3, [r7, #0]
 80069b6:	695b      	ldr	r3, [r3, #20]
 80069b8:	019b      	lsls	r3, r3, #6
 80069ba:	697a      	ldr	r2, [r7, #20]
 80069bc:	4313      	orrs	r3, r2
 80069be:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	697a      	ldr	r2, [r7, #20]
 80069c4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80069c6:	687b      	ldr	r3, [r7, #4]
 80069c8:	68fa      	ldr	r2, [r7, #12]
 80069ca:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80069cc:	683b      	ldr	r3, [r7, #0]
 80069ce:	685a      	ldr	r2, [r3, #4]
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80069d4:	687b      	ldr	r3, [r7, #4]
 80069d6:	693a      	ldr	r2, [r7, #16]
 80069d8:	621a      	str	r2, [r3, #32]
}
 80069da:	bf00      	nop
 80069dc:	371c      	adds	r7, #28
 80069de:	46bd      	mov	sp, r7
 80069e0:	bc80      	pop	{r7}
 80069e2:	4770      	bx	lr
 80069e4:	40012c00 	.word	0x40012c00

080069e8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80069e8:	b480      	push	{r7}
 80069ea:	b087      	sub	sp, #28
 80069ec:	af00      	add	r7, sp, #0
 80069ee:	60f8      	str	r0, [r7, #12]
 80069f0:	60b9      	str	r1, [r7, #8]
 80069f2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80069f4:	68fb      	ldr	r3, [r7, #12]
 80069f6:	6a1b      	ldr	r3, [r3, #32]
 80069f8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80069fa:	68fb      	ldr	r3, [r7, #12]
 80069fc:	6a1b      	ldr	r3, [r3, #32]
 80069fe:	f023 0201 	bic.w	r2, r3, #1
 8006a02:	68fb      	ldr	r3, [r7, #12]
 8006a04:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006a06:	68fb      	ldr	r3, [r7, #12]
 8006a08:	699b      	ldr	r3, [r3, #24]
 8006a0a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006a0c:	693b      	ldr	r3, [r7, #16]
 8006a0e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006a12:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	011b      	lsls	r3, r3, #4
 8006a18:	693a      	ldr	r2, [r7, #16]
 8006a1a:	4313      	orrs	r3, r2
 8006a1c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006a1e:	697b      	ldr	r3, [r7, #20]
 8006a20:	f023 030a 	bic.w	r3, r3, #10
 8006a24:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006a26:	697a      	ldr	r2, [r7, #20]
 8006a28:	68bb      	ldr	r3, [r7, #8]
 8006a2a:	4313      	orrs	r3, r2
 8006a2c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006a2e:	68fb      	ldr	r3, [r7, #12]
 8006a30:	693a      	ldr	r2, [r7, #16]
 8006a32:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006a34:	68fb      	ldr	r3, [r7, #12]
 8006a36:	697a      	ldr	r2, [r7, #20]
 8006a38:	621a      	str	r2, [r3, #32]
}
 8006a3a:	bf00      	nop
 8006a3c:	371c      	adds	r7, #28
 8006a3e:	46bd      	mov	sp, r7
 8006a40:	bc80      	pop	{r7}
 8006a42:	4770      	bx	lr

08006a44 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006a44:	b480      	push	{r7}
 8006a46:	b087      	sub	sp, #28
 8006a48:	af00      	add	r7, sp, #0
 8006a4a:	60f8      	str	r0, [r7, #12]
 8006a4c:	60b9      	str	r1, [r7, #8]
 8006a4e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006a50:	68fb      	ldr	r3, [r7, #12]
 8006a52:	6a1b      	ldr	r3, [r3, #32]
 8006a54:	f023 0210 	bic.w	r2, r3, #16
 8006a58:	68fb      	ldr	r3, [r7, #12]
 8006a5a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006a5c:	68fb      	ldr	r3, [r7, #12]
 8006a5e:	699b      	ldr	r3, [r3, #24]
 8006a60:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006a62:	68fb      	ldr	r3, [r7, #12]
 8006a64:	6a1b      	ldr	r3, [r3, #32]
 8006a66:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006a68:	697b      	ldr	r3, [r7, #20]
 8006a6a:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006a6e:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	031b      	lsls	r3, r3, #12
 8006a74:	697a      	ldr	r2, [r7, #20]
 8006a76:	4313      	orrs	r3, r2
 8006a78:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006a7a:	693b      	ldr	r3, [r7, #16]
 8006a7c:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8006a80:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006a82:	68bb      	ldr	r3, [r7, #8]
 8006a84:	011b      	lsls	r3, r3, #4
 8006a86:	693a      	ldr	r2, [r7, #16]
 8006a88:	4313      	orrs	r3, r2
 8006a8a:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006a8c:	68fb      	ldr	r3, [r7, #12]
 8006a8e:	697a      	ldr	r2, [r7, #20]
 8006a90:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006a92:	68fb      	ldr	r3, [r7, #12]
 8006a94:	693a      	ldr	r2, [r7, #16]
 8006a96:	621a      	str	r2, [r3, #32]
}
 8006a98:	bf00      	nop
 8006a9a:	371c      	adds	r7, #28
 8006a9c:	46bd      	mov	sp, r7
 8006a9e:	bc80      	pop	{r7}
 8006aa0:	4770      	bx	lr

08006aa2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006aa2:	b480      	push	{r7}
 8006aa4:	b085      	sub	sp, #20
 8006aa6:	af00      	add	r7, sp, #0
 8006aa8:	6078      	str	r0, [r7, #4]
 8006aaa:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006aac:	687b      	ldr	r3, [r7, #4]
 8006aae:	689b      	ldr	r3, [r3, #8]
 8006ab0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006ab2:	68fb      	ldr	r3, [r7, #12]
 8006ab4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006ab8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006aba:	683a      	ldr	r2, [r7, #0]
 8006abc:	68fb      	ldr	r3, [r7, #12]
 8006abe:	4313      	orrs	r3, r2
 8006ac0:	f043 0307 	orr.w	r3, r3, #7
 8006ac4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	68fa      	ldr	r2, [r7, #12]
 8006aca:	609a      	str	r2, [r3, #8]
}
 8006acc:	bf00      	nop
 8006ace:	3714      	adds	r7, #20
 8006ad0:	46bd      	mov	sp, r7
 8006ad2:	bc80      	pop	{r7}
 8006ad4:	4770      	bx	lr

08006ad6 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006ad6:	b480      	push	{r7}
 8006ad8:	b087      	sub	sp, #28
 8006ada:	af00      	add	r7, sp, #0
 8006adc:	60f8      	str	r0, [r7, #12]
 8006ade:	60b9      	str	r1, [r7, #8]
 8006ae0:	607a      	str	r2, [r7, #4]
 8006ae2:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006ae4:	68fb      	ldr	r3, [r7, #12]
 8006ae6:	689b      	ldr	r3, [r3, #8]
 8006ae8:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006aea:	697b      	ldr	r3, [r7, #20]
 8006aec:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006af0:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006af2:	683b      	ldr	r3, [r7, #0]
 8006af4:	021a      	lsls	r2, r3, #8
 8006af6:	687b      	ldr	r3, [r7, #4]
 8006af8:	431a      	orrs	r2, r3
 8006afa:	68bb      	ldr	r3, [r7, #8]
 8006afc:	4313      	orrs	r3, r2
 8006afe:	697a      	ldr	r2, [r7, #20]
 8006b00:	4313      	orrs	r3, r2
 8006b02:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006b04:	68fb      	ldr	r3, [r7, #12]
 8006b06:	697a      	ldr	r2, [r7, #20]
 8006b08:	609a      	str	r2, [r3, #8]
}
 8006b0a:	bf00      	nop
 8006b0c:	371c      	adds	r7, #28
 8006b0e:	46bd      	mov	sp, r7
 8006b10:	bc80      	pop	{r7}
 8006b12:	4770      	bx	lr

08006b14 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006b14:	b480      	push	{r7}
 8006b16:	b087      	sub	sp, #28
 8006b18:	af00      	add	r7, sp, #0
 8006b1a:	60f8      	str	r0, [r7, #12]
 8006b1c:	60b9      	str	r1, [r7, #8]
 8006b1e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006b20:	68bb      	ldr	r3, [r7, #8]
 8006b22:	f003 031f 	and.w	r3, r3, #31
 8006b26:	2201      	movs	r2, #1
 8006b28:	fa02 f303 	lsl.w	r3, r2, r3
 8006b2c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8006b2e:	68fb      	ldr	r3, [r7, #12]
 8006b30:	6a1a      	ldr	r2, [r3, #32]
 8006b32:	697b      	ldr	r3, [r7, #20]
 8006b34:	43db      	mvns	r3, r3
 8006b36:	401a      	ands	r2, r3
 8006b38:	68fb      	ldr	r3, [r7, #12]
 8006b3a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006b3c:	68fb      	ldr	r3, [r7, #12]
 8006b3e:	6a1a      	ldr	r2, [r3, #32]
 8006b40:	68bb      	ldr	r3, [r7, #8]
 8006b42:	f003 031f 	and.w	r3, r3, #31
 8006b46:	6879      	ldr	r1, [r7, #4]
 8006b48:	fa01 f303 	lsl.w	r3, r1, r3
 8006b4c:	431a      	orrs	r2, r3
 8006b4e:	68fb      	ldr	r3, [r7, #12]
 8006b50:	621a      	str	r2, [r3, #32]
}
 8006b52:	bf00      	nop
 8006b54:	371c      	adds	r7, #28
 8006b56:	46bd      	mov	sp, r7
 8006b58:	bc80      	pop	{r7}
 8006b5a:	4770      	bx	lr

08006b5c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006b5c:	b480      	push	{r7}
 8006b5e:	b085      	sub	sp, #20
 8006b60:	af00      	add	r7, sp, #0
 8006b62:	6078      	str	r0, [r7, #4]
 8006b64:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006b66:	687b      	ldr	r3, [r7, #4]
 8006b68:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006b6c:	2b01      	cmp	r3, #1
 8006b6e:	d101      	bne.n	8006b74 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006b70:	2302      	movs	r3, #2
 8006b72:	e046      	b.n	8006c02 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	2201      	movs	r2, #1
 8006b78:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006b7c:	687b      	ldr	r3, [r7, #4]
 8006b7e:	2202      	movs	r2, #2
 8006b80:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	681b      	ldr	r3, [r3, #0]
 8006b88:	685b      	ldr	r3, [r3, #4]
 8006b8a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006b8c:	687b      	ldr	r3, [r7, #4]
 8006b8e:	681b      	ldr	r3, [r3, #0]
 8006b90:	689b      	ldr	r3, [r3, #8]
 8006b92:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006b94:	68fb      	ldr	r3, [r7, #12]
 8006b96:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006b9a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006b9c:	683b      	ldr	r3, [r7, #0]
 8006b9e:	681b      	ldr	r3, [r3, #0]
 8006ba0:	68fa      	ldr	r2, [r7, #12]
 8006ba2:	4313      	orrs	r3, r2
 8006ba4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	681b      	ldr	r3, [r3, #0]
 8006baa:	68fa      	ldr	r2, [r7, #12]
 8006bac:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006bae:	687b      	ldr	r3, [r7, #4]
 8006bb0:	681b      	ldr	r3, [r3, #0]
 8006bb2:	4a16      	ldr	r2, [pc, #88]	; (8006c0c <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8006bb4:	4293      	cmp	r3, r2
 8006bb6:	d00e      	beq.n	8006bd6 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	681b      	ldr	r3, [r3, #0]
 8006bbc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006bc0:	d009      	beq.n	8006bd6 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8006bc2:	687b      	ldr	r3, [r7, #4]
 8006bc4:	681b      	ldr	r3, [r3, #0]
 8006bc6:	4a12      	ldr	r2, [pc, #72]	; (8006c10 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8006bc8:	4293      	cmp	r3, r2
 8006bca:	d004      	beq.n	8006bd6 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	681b      	ldr	r3, [r3, #0]
 8006bd0:	4a10      	ldr	r2, [pc, #64]	; (8006c14 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8006bd2:	4293      	cmp	r3, r2
 8006bd4:	d10c      	bne.n	8006bf0 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006bd6:	68bb      	ldr	r3, [r7, #8]
 8006bd8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006bdc:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006bde:	683b      	ldr	r3, [r7, #0]
 8006be0:	685b      	ldr	r3, [r3, #4]
 8006be2:	68ba      	ldr	r2, [r7, #8]
 8006be4:	4313      	orrs	r3, r2
 8006be6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	681b      	ldr	r3, [r3, #0]
 8006bec:	68ba      	ldr	r2, [r7, #8]
 8006bee:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006bf0:	687b      	ldr	r3, [r7, #4]
 8006bf2:	2201      	movs	r2, #1
 8006bf4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006bf8:	687b      	ldr	r3, [r7, #4]
 8006bfa:	2200      	movs	r2, #0
 8006bfc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006c00:	2300      	movs	r3, #0
}
 8006c02:	4618      	mov	r0, r3
 8006c04:	3714      	adds	r7, #20
 8006c06:	46bd      	mov	sp, r7
 8006c08:	bc80      	pop	{r7}
 8006c0a:	4770      	bx	lr
 8006c0c:	40012c00 	.word	0x40012c00
 8006c10:	40000400 	.word	0x40000400
 8006c14:	40000800 	.word	0x40000800

08006c18 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006c18:	b480      	push	{r7}
 8006c1a:	b083      	sub	sp, #12
 8006c1c:	af00      	add	r7, sp, #0
 8006c1e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006c20:	bf00      	nop
 8006c22:	370c      	adds	r7, #12
 8006c24:	46bd      	mov	sp, r7
 8006c26:	bc80      	pop	{r7}
 8006c28:	4770      	bx	lr

08006c2a <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006c2a:	b480      	push	{r7}
 8006c2c:	b083      	sub	sp, #12
 8006c2e:	af00      	add	r7, sp, #0
 8006c30:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006c32:	bf00      	nop
 8006c34:	370c      	adds	r7, #12
 8006c36:	46bd      	mov	sp, r7
 8006c38:	bc80      	pop	{r7}
 8006c3a:	4770      	bx	lr

08006c3c <USB_CoreInit>:
  * @param  cfg pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8006c3c:	b084      	sub	sp, #16
 8006c3e:	b480      	push	{r7}
 8006c40:	b083      	sub	sp, #12
 8006c42:	af00      	add	r7, sp, #0
 8006c44:	6078      	str	r0, [r7, #4]
 8006c46:	f107 0014 	add.w	r0, r7, #20
 8006c4a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 8006c4e:	2300      	movs	r3, #0
}
 8006c50:	4618      	mov	r0, r3
 8006c52:	370c      	adds	r7, #12
 8006c54:	46bd      	mov	sp, r7
 8006c56:	bc80      	pop	{r7}
 8006c58:	b004      	add	sp, #16
 8006c5a:	4770      	bx	lr

08006c5c <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 8006c5c:	b480      	push	{r7}
 8006c5e:	b085      	sub	sp, #20
 8006c60:	af00      	add	r7, sp, #0
 8006c62:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8006c64:	687b      	ldr	r3, [r7, #4]
 8006c66:	2200      	movs	r2, #0
 8006c68:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8006c6c:	f44f 433f 	mov.w	r3, #48896	; 0xbf00
 8006c70:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Set interrupt mask */
  USBx->CNTR = (uint16_t)winterruptmask;
 8006c72:	68fb      	ldr	r3, [r7, #12]
 8006c74:	b29a      	uxth	r2, r3
 8006c76:	687b      	ldr	r3, [r7, #4]
 8006c78:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8006c7c:	2300      	movs	r3, #0
}
 8006c7e:	4618      	mov	r0, r3
 8006c80:	3714      	adds	r7, #20
 8006c82:	46bd      	mov	sp, r7
 8006c84:	bc80      	pop	{r7}
 8006c86:	4770      	bx	lr

08006c88 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 8006c88:	b480      	push	{r7}
 8006c8a:	b085      	sub	sp, #20
 8006c8c:	af00      	add	r7, sp, #0
 8006c8e:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8006c90:	f44f 433f 	mov.w	r3, #48896	; 0xbf00
 8006c94:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 8006c96:	687b      	ldr	r3, [r7, #4]
 8006c98:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8006c9c:	b29a      	uxth	r2, r3
 8006c9e:	68fb      	ldr	r3, [r7, #12]
 8006ca0:	b29b      	uxth	r3, r3
 8006ca2:	43db      	mvns	r3, r3
 8006ca4:	b29b      	uxth	r3, r3
 8006ca6:	4013      	ands	r3, r2
 8006ca8:	b29a      	uxth	r2, r3
 8006caa:	687b      	ldr	r3, [r7, #4]
 8006cac:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8006cb0:	2300      	movs	r3, #0
}
 8006cb2:	4618      	mov	r0, r3
 8006cb4:	3714      	adds	r7, #20
 8006cb6:	46bd      	mov	sp, r7
 8006cb8:	bc80      	pop	{r7}
 8006cba:	4770      	bx	lr

08006cbc <USB_SetCurrentMode>:
  *          This parameter can be one of the these values:
  *            @arg USB_DEVICE_MODE Peripheral mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_TypeDef *USBx, USB_ModeTypeDef mode)
{
 8006cbc:	b480      	push	{r7}
 8006cbe:	b083      	sub	sp, #12
 8006cc0:	af00      	add	r7, sp, #0
 8006cc2:	6078      	str	r0, [r7, #4]
 8006cc4:	460b      	mov	r3, r1
 8006cc6:	70fb      	strb	r3, [r7, #3]

  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 8006cc8:	2300      	movs	r3, #0
}
 8006cca:	4618      	mov	r0, r3
 8006ccc:	370c      	adds	r7, #12
 8006cce:	46bd      	mov	sp, r7
 8006cd0:	bc80      	pop	{r7}
 8006cd2:	4770      	bx	lr

08006cd4 <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8006cd4:	b084      	sub	sp, #16
 8006cd6:	b480      	push	{r7}
 8006cd8:	b083      	sub	sp, #12
 8006cda:	af00      	add	r7, sp, #0
 8006cdc:	6078      	str	r0, [r7, #4]
 8006cde:	f107 0014 	add.w	r0, r7, #20
 8006ce2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	2201      	movs	r2, #1
 8006cea:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 8006cee:	687b      	ldr	r3, [r7, #4]
 8006cf0:	2200      	movs	r2, #0
 8006cf2:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8006cf6:	687b      	ldr	r3, [r7, #4]
 8006cf8:	2200      	movs	r2, #0
 8006cfa:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	2200      	movs	r2, #0
 8006d02:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50

  return HAL_OK;
 8006d06:	2300      	movs	r3, #0
}
 8006d08:	4618      	mov	r0, r3
 8006d0a:	370c      	adds	r7, #12
 8006d0c:	46bd      	mov	sp, r7
 8006d0e:	bc80      	pop	{r7}
 8006d10:	b004      	add	sp, #16
 8006d12:	4770      	bx	lr

08006d14 <USB_ActivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8006d14:	b480      	push	{r7}
 8006d16:	b09b      	sub	sp, #108	; 0x6c
 8006d18:	af00      	add	r7, sp, #0
 8006d1a:	6078      	str	r0, [r7, #4]
 8006d1c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 8006d1e:	2300      	movs	r3, #0
 8006d20:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 8006d24:	687a      	ldr	r2, [r7, #4]
 8006d26:	683b      	ldr	r3, [r7, #0]
 8006d28:	781b      	ldrb	r3, [r3, #0]
 8006d2a:	009b      	lsls	r3, r3, #2
 8006d2c:	4413      	add	r3, r2
 8006d2e:	881b      	ldrh	r3, [r3, #0]
 8006d30:	b29b      	uxth	r3, r3
 8006d32:	f423 43ec 	bic.w	r3, r3, #30208	; 0x7600
 8006d36:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006d3a:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64

  /* initialize Endpoint */
  switch (ep->type)
 8006d3e:	683b      	ldr	r3, [r7, #0]
 8006d40:	78db      	ldrb	r3, [r3, #3]
 8006d42:	2b03      	cmp	r3, #3
 8006d44:	d81f      	bhi.n	8006d86 <USB_ActivateEndpoint+0x72>
 8006d46:	a201      	add	r2, pc, #4	; (adr r2, 8006d4c <USB_ActivateEndpoint+0x38>)
 8006d48:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006d4c:	08006d5d 	.word	0x08006d5d
 8006d50:	08006d79 	.word	0x08006d79
 8006d54:	08006d8f 	.word	0x08006d8f
 8006d58:	08006d6b 	.word	0x08006d6b
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 8006d5c:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 8006d60:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8006d64:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64
      break;
 8006d68:	e012      	b.n	8006d90 <USB_ActivateEndpoint+0x7c>
    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
      break;

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 8006d6a:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 8006d6e:	f443 63c0 	orr.w	r3, r3, #1536	; 0x600
 8006d72:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64
      break;
 8006d76:	e00b      	b.n	8006d90 <USB_ActivateEndpoint+0x7c>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 8006d78:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 8006d7c:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8006d80:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64
      break;
 8006d84:	e004      	b.n	8006d90 <USB_ActivateEndpoint+0x7c>

    default:
      ret = HAL_ERROR;
 8006d86:	2301      	movs	r3, #1
 8006d88:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
      break;
 8006d8c:	e000      	b.n	8006d90 <USB_ActivateEndpoint+0x7c>
      break;
 8006d8e:	bf00      	nop
  }

  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX));
 8006d90:	687a      	ldr	r2, [r7, #4]
 8006d92:	683b      	ldr	r3, [r7, #0]
 8006d94:	781b      	ldrb	r3, [r3, #0]
 8006d96:	009b      	lsls	r3, r3, #2
 8006d98:	441a      	add	r2, r3
 8006d9a:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 8006d9e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006da2:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006da6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006daa:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006dae:	b29b      	uxth	r3, r3
 8006db0:	8013      	strh	r3, [r2, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 8006db2:	687a      	ldr	r2, [r7, #4]
 8006db4:	683b      	ldr	r3, [r7, #0]
 8006db6:	781b      	ldrb	r3, [r3, #0]
 8006db8:	009b      	lsls	r3, r3, #2
 8006dba:	4413      	add	r3, r2
 8006dbc:	881b      	ldrh	r3, [r3, #0]
 8006dbe:	b29b      	uxth	r3, r3
 8006dc0:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006dc4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006dc8:	b29a      	uxth	r2, r3
 8006dca:	683b      	ldr	r3, [r7, #0]
 8006dcc:	781b      	ldrb	r3, [r3, #0]
 8006dce:	b29b      	uxth	r3, r3
 8006dd0:	4313      	orrs	r3, r2
 8006dd2:	f8a7 305e 	strh.w	r3, [r7, #94]	; 0x5e
 8006dd6:	687a      	ldr	r2, [r7, #4]
 8006dd8:	683b      	ldr	r3, [r7, #0]
 8006dda:	781b      	ldrb	r3, [r3, #0]
 8006ddc:	009b      	lsls	r3, r3, #2
 8006dde:	441a      	add	r2, r3
 8006de0:	f8b7 305e 	ldrh.w	r3, [r7, #94]	; 0x5e
 8006de4:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006de8:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006dec:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006df0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006df4:	b29b      	uxth	r3, r3
 8006df6:	8013      	strh	r3, [r2, #0]

  if (ep->doublebuffer == 0U)
 8006df8:	683b      	ldr	r3, [r7, #0]
 8006dfa:	7b1b      	ldrb	r3, [r3, #12]
 8006dfc:	2b00      	cmp	r3, #0
 8006dfe:	f040 8149 	bne.w	8007094 <USB_ActivateEndpoint+0x380>
  {
    if (ep->is_in != 0U)
 8006e02:	683b      	ldr	r3, [r7, #0]
 8006e04:	785b      	ldrb	r3, [r3, #1]
 8006e06:	2b00      	cmp	r3, #0
 8006e08:	f000 8084 	beq.w	8006f14 <USB_ActivateEndpoint+0x200>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8006e0c:	687b      	ldr	r3, [r7, #4]
 8006e0e:	617b      	str	r3, [r7, #20]
 8006e10:	687b      	ldr	r3, [r7, #4]
 8006e12:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006e16:	b29b      	uxth	r3, r3
 8006e18:	461a      	mov	r2, r3
 8006e1a:	697b      	ldr	r3, [r7, #20]
 8006e1c:	4413      	add	r3, r2
 8006e1e:	617b      	str	r3, [r7, #20]
 8006e20:	683b      	ldr	r3, [r7, #0]
 8006e22:	781b      	ldrb	r3, [r3, #0]
 8006e24:	011a      	lsls	r2, r3, #4
 8006e26:	697b      	ldr	r3, [r7, #20]
 8006e28:	4413      	add	r3, r2
 8006e2a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006e2e:	613b      	str	r3, [r7, #16]
 8006e30:	683b      	ldr	r3, [r7, #0]
 8006e32:	88db      	ldrh	r3, [r3, #6]
 8006e34:	085b      	lsrs	r3, r3, #1
 8006e36:	b29b      	uxth	r3, r3
 8006e38:	005b      	lsls	r3, r3, #1
 8006e3a:	b29a      	uxth	r2, r3
 8006e3c:	693b      	ldr	r3, [r7, #16]
 8006e3e:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8006e40:	687a      	ldr	r2, [r7, #4]
 8006e42:	683b      	ldr	r3, [r7, #0]
 8006e44:	781b      	ldrb	r3, [r3, #0]
 8006e46:	009b      	lsls	r3, r3, #2
 8006e48:	4413      	add	r3, r2
 8006e4a:	881b      	ldrh	r3, [r3, #0]
 8006e4c:	81fb      	strh	r3, [r7, #14]
 8006e4e:	89fb      	ldrh	r3, [r7, #14]
 8006e50:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006e54:	2b00      	cmp	r3, #0
 8006e56:	d01b      	beq.n	8006e90 <USB_ActivateEndpoint+0x17c>
 8006e58:	687a      	ldr	r2, [r7, #4]
 8006e5a:	683b      	ldr	r3, [r7, #0]
 8006e5c:	781b      	ldrb	r3, [r3, #0]
 8006e5e:	009b      	lsls	r3, r3, #2
 8006e60:	4413      	add	r3, r2
 8006e62:	881b      	ldrh	r3, [r3, #0]
 8006e64:	b29b      	uxth	r3, r3
 8006e66:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006e6a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006e6e:	81bb      	strh	r3, [r7, #12]
 8006e70:	687a      	ldr	r2, [r7, #4]
 8006e72:	683b      	ldr	r3, [r7, #0]
 8006e74:	781b      	ldrb	r3, [r3, #0]
 8006e76:	009b      	lsls	r3, r3, #2
 8006e78:	441a      	add	r2, r3
 8006e7a:	89bb      	ldrh	r3, [r7, #12]
 8006e7c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006e80:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006e84:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006e88:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8006e8c:	b29b      	uxth	r3, r3
 8006e8e:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8006e90:	683b      	ldr	r3, [r7, #0]
 8006e92:	78db      	ldrb	r3, [r3, #3]
 8006e94:	2b01      	cmp	r3, #1
 8006e96:	d020      	beq.n	8006eda <USB_ActivateEndpoint+0x1c6>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8006e98:	687a      	ldr	r2, [r7, #4]
 8006e9a:	683b      	ldr	r3, [r7, #0]
 8006e9c:	781b      	ldrb	r3, [r3, #0]
 8006e9e:	009b      	lsls	r3, r3, #2
 8006ea0:	4413      	add	r3, r2
 8006ea2:	881b      	ldrh	r3, [r3, #0]
 8006ea4:	b29b      	uxth	r3, r3
 8006ea6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006eaa:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006eae:	813b      	strh	r3, [r7, #8]
 8006eb0:	893b      	ldrh	r3, [r7, #8]
 8006eb2:	f083 0320 	eor.w	r3, r3, #32
 8006eb6:	813b      	strh	r3, [r7, #8]
 8006eb8:	687a      	ldr	r2, [r7, #4]
 8006eba:	683b      	ldr	r3, [r7, #0]
 8006ebc:	781b      	ldrb	r3, [r3, #0]
 8006ebe:	009b      	lsls	r3, r3, #2
 8006ec0:	441a      	add	r2, r3
 8006ec2:	893b      	ldrh	r3, [r7, #8]
 8006ec4:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006ec8:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006ecc:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006ed0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006ed4:	b29b      	uxth	r3, r3
 8006ed6:	8013      	strh	r3, [r2, #0]
 8006ed8:	e27f      	b.n	80073da <USB_ActivateEndpoint+0x6c6>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8006eda:	687a      	ldr	r2, [r7, #4]
 8006edc:	683b      	ldr	r3, [r7, #0]
 8006ede:	781b      	ldrb	r3, [r3, #0]
 8006ee0:	009b      	lsls	r3, r3, #2
 8006ee2:	4413      	add	r3, r2
 8006ee4:	881b      	ldrh	r3, [r3, #0]
 8006ee6:	b29b      	uxth	r3, r3
 8006ee8:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006eec:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006ef0:	817b      	strh	r3, [r7, #10]
 8006ef2:	687a      	ldr	r2, [r7, #4]
 8006ef4:	683b      	ldr	r3, [r7, #0]
 8006ef6:	781b      	ldrb	r3, [r3, #0]
 8006ef8:	009b      	lsls	r3, r3, #2
 8006efa:	441a      	add	r2, r3
 8006efc:	897b      	ldrh	r3, [r7, #10]
 8006efe:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006f02:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006f06:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006f0a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006f0e:	b29b      	uxth	r3, r3
 8006f10:	8013      	strh	r3, [r2, #0]
 8006f12:	e262      	b.n	80073da <USB_ActivateEndpoint+0x6c6>
      }
    }
    else
    {
      /*Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8006f14:	687b      	ldr	r3, [r7, #4]
 8006f16:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006f18:	687b      	ldr	r3, [r7, #4]
 8006f1a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006f1e:	b29b      	uxth	r3, r3
 8006f20:	461a      	mov	r2, r3
 8006f22:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006f24:	4413      	add	r3, r2
 8006f26:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006f28:	683b      	ldr	r3, [r7, #0]
 8006f2a:	781b      	ldrb	r3, [r3, #0]
 8006f2c:	011a      	lsls	r2, r3, #4
 8006f2e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006f30:	4413      	add	r3, r2
 8006f32:	f503 6381 	add.w	r3, r3, #1032	; 0x408
 8006f36:	62bb      	str	r3, [r7, #40]	; 0x28
 8006f38:	683b      	ldr	r3, [r7, #0]
 8006f3a:	88db      	ldrh	r3, [r3, #6]
 8006f3c:	085b      	lsrs	r3, r3, #1
 8006f3e:	b29b      	uxth	r3, r3
 8006f40:	005b      	lsls	r3, r3, #1
 8006f42:	b29a      	uxth	r2, r3
 8006f44:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006f46:	801a      	strh	r2, [r3, #0]

      /*Set the endpoint Receive buffer counter*/
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 8006f48:	687b      	ldr	r3, [r7, #4]
 8006f4a:	627b      	str	r3, [r7, #36]	; 0x24
 8006f4c:	687b      	ldr	r3, [r7, #4]
 8006f4e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006f52:	b29b      	uxth	r3, r3
 8006f54:	461a      	mov	r2, r3
 8006f56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006f58:	4413      	add	r3, r2
 8006f5a:	627b      	str	r3, [r7, #36]	; 0x24
 8006f5c:	683b      	ldr	r3, [r7, #0]
 8006f5e:	781b      	ldrb	r3, [r3, #0]
 8006f60:	011a      	lsls	r2, r3, #4
 8006f62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006f64:	4413      	add	r3, r2
 8006f66:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8006f6a:	623b      	str	r3, [r7, #32]
 8006f6c:	683b      	ldr	r3, [r7, #0]
 8006f6e:	691b      	ldr	r3, [r3, #16]
 8006f70:	2b00      	cmp	r3, #0
 8006f72:	d112      	bne.n	8006f9a <USB_ActivateEndpoint+0x286>
 8006f74:	6a3b      	ldr	r3, [r7, #32]
 8006f76:	881b      	ldrh	r3, [r3, #0]
 8006f78:	b29b      	uxth	r3, r3
 8006f7a:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8006f7e:	b29a      	uxth	r2, r3
 8006f80:	6a3b      	ldr	r3, [r7, #32]
 8006f82:	801a      	strh	r2, [r3, #0]
 8006f84:	6a3b      	ldr	r3, [r7, #32]
 8006f86:	881b      	ldrh	r3, [r3, #0]
 8006f88:	b29b      	uxth	r3, r3
 8006f8a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006f8e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006f92:	b29a      	uxth	r2, r3
 8006f94:	6a3b      	ldr	r3, [r7, #32]
 8006f96:	801a      	strh	r2, [r3, #0]
 8006f98:	e02f      	b.n	8006ffa <USB_ActivateEndpoint+0x2e6>
 8006f9a:	683b      	ldr	r3, [r7, #0]
 8006f9c:	691b      	ldr	r3, [r3, #16]
 8006f9e:	2b3e      	cmp	r3, #62	; 0x3e
 8006fa0:	d813      	bhi.n	8006fca <USB_ActivateEndpoint+0x2b6>
 8006fa2:	683b      	ldr	r3, [r7, #0]
 8006fa4:	691b      	ldr	r3, [r3, #16]
 8006fa6:	085b      	lsrs	r3, r3, #1
 8006fa8:	663b      	str	r3, [r7, #96]	; 0x60
 8006faa:	683b      	ldr	r3, [r7, #0]
 8006fac:	691b      	ldr	r3, [r3, #16]
 8006fae:	f003 0301 	and.w	r3, r3, #1
 8006fb2:	2b00      	cmp	r3, #0
 8006fb4:	d002      	beq.n	8006fbc <USB_ActivateEndpoint+0x2a8>
 8006fb6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8006fb8:	3301      	adds	r3, #1
 8006fba:	663b      	str	r3, [r7, #96]	; 0x60
 8006fbc:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8006fbe:	b29b      	uxth	r3, r3
 8006fc0:	029b      	lsls	r3, r3, #10
 8006fc2:	b29a      	uxth	r2, r3
 8006fc4:	6a3b      	ldr	r3, [r7, #32]
 8006fc6:	801a      	strh	r2, [r3, #0]
 8006fc8:	e017      	b.n	8006ffa <USB_ActivateEndpoint+0x2e6>
 8006fca:	683b      	ldr	r3, [r7, #0]
 8006fcc:	691b      	ldr	r3, [r3, #16]
 8006fce:	095b      	lsrs	r3, r3, #5
 8006fd0:	663b      	str	r3, [r7, #96]	; 0x60
 8006fd2:	683b      	ldr	r3, [r7, #0]
 8006fd4:	691b      	ldr	r3, [r3, #16]
 8006fd6:	f003 031f 	and.w	r3, r3, #31
 8006fda:	2b00      	cmp	r3, #0
 8006fdc:	d102      	bne.n	8006fe4 <USB_ActivateEndpoint+0x2d0>
 8006fde:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8006fe0:	3b01      	subs	r3, #1
 8006fe2:	663b      	str	r3, [r7, #96]	; 0x60
 8006fe4:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8006fe6:	b29b      	uxth	r3, r3
 8006fe8:	029b      	lsls	r3, r3, #10
 8006fea:	b29b      	uxth	r3, r3
 8006fec:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006ff0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006ff4:	b29a      	uxth	r2, r3
 8006ff6:	6a3b      	ldr	r3, [r7, #32]
 8006ff8:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8006ffa:	687a      	ldr	r2, [r7, #4]
 8006ffc:	683b      	ldr	r3, [r7, #0]
 8006ffe:	781b      	ldrb	r3, [r3, #0]
 8007000:	009b      	lsls	r3, r3, #2
 8007002:	4413      	add	r3, r2
 8007004:	881b      	ldrh	r3, [r3, #0]
 8007006:	83fb      	strh	r3, [r7, #30]
 8007008:	8bfb      	ldrh	r3, [r7, #30]
 800700a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800700e:	2b00      	cmp	r3, #0
 8007010:	d01b      	beq.n	800704a <USB_ActivateEndpoint+0x336>
 8007012:	687a      	ldr	r2, [r7, #4]
 8007014:	683b      	ldr	r3, [r7, #0]
 8007016:	781b      	ldrb	r3, [r3, #0]
 8007018:	009b      	lsls	r3, r3, #2
 800701a:	4413      	add	r3, r2
 800701c:	881b      	ldrh	r3, [r3, #0]
 800701e:	b29b      	uxth	r3, r3
 8007020:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007024:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007028:	83bb      	strh	r3, [r7, #28]
 800702a:	687a      	ldr	r2, [r7, #4]
 800702c:	683b      	ldr	r3, [r7, #0]
 800702e:	781b      	ldrb	r3, [r3, #0]
 8007030:	009b      	lsls	r3, r3, #2
 8007032:	441a      	add	r2, r3
 8007034:	8bbb      	ldrh	r3, [r7, #28]
 8007036:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800703a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800703e:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8007042:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007046:	b29b      	uxth	r3, r3
 8007048:	8013      	strh	r3, [r2, #0]

      /* Configure VALID status for the Endpoint*/
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800704a:	687a      	ldr	r2, [r7, #4]
 800704c:	683b      	ldr	r3, [r7, #0]
 800704e:	781b      	ldrb	r3, [r3, #0]
 8007050:	009b      	lsls	r3, r3, #2
 8007052:	4413      	add	r3, r2
 8007054:	881b      	ldrh	r3, [r3, #0]
 8007056:	b29b      	uxth	r3, r3
 8007058:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800705c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007060:	837b      	strh	r3, [r7, #26]
 8007062:	8b7b      	ldrh	r3, [r7, #26]
 8007064:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 8007068:	837b      	strh	r3, [r7, #26]
 800706a:	8b7b      	ldrh	r3, [r7, #26]
 800706c:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8007070:	837b      	strh	r3, [r7, #26]
 8007072:	687a      	ldr	r2, [r7, #4]
 8007074:	683b      	ldr	r3, [r7, #0]
 8007076:	781b      	ldrb	r3, [r3, #0]
 8007078:	009b      	lsls	r3, r3, #2
 800707a:	441a      	add	r2, r3
 800707c:	8b7b      	ldrh	r3, [r7, #26]
 800707e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007082:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007086:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800708a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800708e:	b29b      	uxth	r3, r3
 8007090:	8013      	strh	r3, [r2, #0]
 8007092:	e1a2      	b.n	80073da <USB_ActivateEndpoint+0x6c6>
  }
  /*Double Buffer*/
  else
  {
    /* Set the endpoint as double buffered */
    PCD_SET_EP_DBUF(USBx, ep->num);
 8007094:	687a      	ldr	r2, [r7, #4]
 8007096:	683b      	ldr	r3, [r7, #0]
 8007098:	781b      	ldrb	r3, [r3, #0]
 800709a:	009b      	lsls	r3, r3, #2
 800709c:	4413      	add	r3, r2
 800709e:	881b      	ldrh	r3, [r3, #0]
 80070a0:	b29b      	uxth	r3, r3
 80070a2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80070a6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80070aa:	f8a7 305c 	strh.w	r3, [r7, #92]	; 0x5c
 80070ae:	687a      	ldr	r2, [r7, #4]
 80070b0:	683b      	ldr	r3, [r7, #0]
 80070b2:	781b      	ldrb	r3, [r3, #0]
 80070b4:	009b      	lsls	r3, r3, #2
 80070b6:	441a      	add	r2, r3
 80070b8:	f8b7 305c 	ldrh.w	r3, [r7, #92]	; 0x5c
 80070bc:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80070c0:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80070c4:	f443 4301 	orr.w	r3, r3, #33024	; 0x8100
 80070c8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80070cc:	b29b      	uxth	r3, r3
 80070ce:	8013      	strh	r3, [r2, #0]

    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 80070d0:	687b      	ldr	r3, [r7, #4]
 80070d2:	65bb      	str	r3, [r7, #88]	; 0x58
 80070d4:	687b      	ldr	r3, [r7, #4]
 80070d6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80070da:	b29b      	uxth	r3, r3
 80070dc:	461a      	mov	r2, r3
 80070de:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80070e0:	4413      	add	r3, r2
 80070e2:	65bb      	str	r3, [r7, #88]	; 0x58
 80070e4:	683b      	ldr	r3, [r7, #0]
 80070e6:	781b      	ldrb	r3, [r3, #0]
 80070e8:	011a      	lsls	r2, r3, #4
 80070ea:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80070ec:	4413      	add	r3, r2
 80070ee:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80070f2:	657b      	str	r3, [r7, #84]	; 0x54
 80070f4:	683b      	ldr	r3, [r7, #0]
 80070f6:	891b      	ldrh	r3, [r3, #8]
 80070f8:	085b      	lsrs	r3, r3, #1
 80070fa:	b29b      	uxth	r3, r3
 80070fc:	005b      	lsls	r3, r3, #1
 80070fe:	b29a      	uxth	r2, r3
 8007100:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8007102:	801a      	strh	r2, [r3, #0]
 8007104:	687b      	ldr	r3, [r7, #4]
 8007106:	653b      	str	r3, [r7, #80]	; 0x50
 8007108:	687b      	ldr	r3, [r7, #4]
 800710a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800710e:	b29b      	uxth	r3, r3
 8007110:	461a      	mov	r2, r3
 8007112:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007114:	4413      	add	r3, r2
 8007116:	653b      	str	r3, [r7, #80]	; 0x50
 8007118:	683b      	ldr	r3, [r7, #0]
 800711a:	781b      	ldrb	r3, [r3, #0]
 800711c:	011a      	lsls	r2, r3, #4
 800711e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007120:	4413      	add	r3, r2
 8007122:	f503 6381 	add.w	r3, r3, #1032	; 0x408
 8007126:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007128:	683b      	ldr	r3, [r7, #0]
 800712a:	895b      	ldrh	r3, [r3, #10]
 800712c:	085b      	lsrs	r3, r3, #1
 800712e:	b29b      	uxth	r3, r3
 8007130:	005b      	lsls	r3, r3, #1
 8007132:	b29a      	uxth	r2, r3
 8007134:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007136:	801a      	strh	r2, [r3, #0]

    if (ep->is_in == 0U)
 8007138:	683b      	ldr	r3, [r7, #0]
 800713a:	785b      	ldrb	r3, [r3, #1]
 800713c:	2b00      	cmp	r3, #0
 800713e:	f040 8091 	bne.w	8007264 <USB_ActivateEndpoint+0x550>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8007142:	687a      	ldr	r2, [r7, #4]
 8007144:	683b      	ldr	r3, [r7, #0]
 8007146:	781b      	ldrb	r3, [r3, #0]
 8007148:	009b      	lsls	r3, r3, #2
 800714a:	4413      	add	r3, r2
 800714c:	881b      	ldrh	r3, [r3, #0]
 800714e:	87bb      	strh	r3, [r7, #60]	; 0x3c
 8007150:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8007152:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007156:	2b00      	cmp	r3, #0
 8007158:	d01b      	beq.n	8007192 <USB_ActivateEndpoint+0x47e>
 800715a:	687a      	ldr	r2, [r7, #4]
 800715c:	683b      	ldr	r3, [r7, #0]
 800715e:	781b      	ldrb	r3, [r3, #0]
 8007160:	009b      	lsls	r3, r3, #2
 8007162:	4413      	add	r3, r2
 8007164:	881b      	ldrh	r3, [r3, #0]
 8007166:	b29b      	uxth	r3, r3
 8007168:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800716c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007170:	877b      	strh	r3, [r7, #58]	; 0x3a
 8007172:	687a      	ldr	r2, [r7, #4]
 8007174:	683b      	ldr	r3, [r7, #0]
 8007176:	781b      	ldrb	r3, [r3, #0]
 8007178:	009b      	lsls	r3, r3, #2
 800717a:	441a      	add	r2, r3
 800717c:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 800717e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007182:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007186:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800718a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800718e:	b29b      	uxth	r3, r3
 8007190:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8007192:	687a      	ldr	r2, [r7, #4]
 8007194:	683b      	ldr	r3, [r7, #0]
 8007196:	781b      	ldrb	r3, [r3, #0]
 8007198:	009b      	lsls	r3, r3, #2
 800719a:	4413      	add	r3, r2
 800719c:	881b      	ldrh	r3, [r3, #0]
 800719e:	873b      	strh	r3, [r7, #56]	; 0x38
 80071a0:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 80071a2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80071a6:	2b00      	cmp	r3, #0
 80071a8:	d01b      	beq.n	80071e2 <USB_ActivateEndpoint+0x4ce>
 80071aa:	687a      	ldr	r2, [r7, #4]
 80071ac:	683b      	ldr	r3, [r7, #0]
 80071ae:	781b      	ldrb	r3, [r3, #0]
 80071b0:	009b      	lsls	r3, r3, #2
 80071b2:	4413      	add	r3, r2
 80071b4:	881b      	ldrh	r3, [r3, #0]
 80071b6:	b29b      	uxth	r3, r3
 80071b8:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80071bc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80071c0:	86fb      	strh	r3, [r7, #54]	; 0x36
 80071c2:	687a      	ldr	r2, [r7, #4]
 80071c4:	683b      	ldr	r3, [r7, #0]
 80071c6:	781b      	ldrb	r3, [r3, #0]
 80071c8:	009b      	lsls	r3, r3, #2
 80071ca:	441a      	add	r2, r3
 80071cc:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 80071ce:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80071d2:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80071d6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80071da:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80071de:	b29b      	uxth	r3, r3
 80071e0:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 80071e2:	687a      	ldr	r2, [r7, #4]
 80071e4:	683b      	ldr	r3, [r7, #0]
 80071e6:	781b      	ldrb	r3, [r3, #0]
 80071e8:	009b      	lsls	r3, r3, #2
 80071ea:	4413      	add	r3, r2
 80071ec:	881b      	ldrh	r3, [r3, #0]
 80071ee:	b29b      	uxth	r3, r3
 80071f0:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80071f4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80071f8:	86bb      	strh	r3, [r7, #52]	; 0x34
 80071fa:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 80071fc:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 8007200:	86bb      	strh	r3, [r7, #52]	; 0x34
 8007202:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8007204:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8007208:	86bb      	strh	r3, [r7, #52]	; 0x34
 800720a:	687a      	ldr	r2, [r7, #4]
 800720c:	683b      	ldr	r3, [r7, #0]
 800720e:	781b      	ldrb	r3, [r3, #0]
 8007210:	009b      	lsls	r3, r3, #2
 8007212:	441a      	add	r2, r3
 8007214:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8007216:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800721a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800721e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007222:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007226:	b29b      	uxth	r3, r3
 8007228:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800722a:	687a      	ldr	r2, [r7, #4]
 800722c:	683b      	ldr	r3, [r7, #0]
 800722e:	781b      	ldrb	r3, [r3, #0]
 8007230:	009b      	lsls	r3, r3, #2
 8007232:	4413      	add	r3, r2
 8007234:	881b      	ldrh	r3, [r3, #0]
 8007236:	b29b      	uxth	r3, r3
 8007238:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800723c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007240:	867b      	strh	r3, [r7, #50]	; 0x32
 8007242:	687a      	ldr	r2, [r7, #4]
 8007244:	683b      	ldr	r3, [r7, #0]
 8007246:	781b      	ldrb	r3, [r3, #0]
 8007248:	009b      	lsls	r3, r3, #2
 800724a:	441a      	add	r2, r3
 800724c:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
 800724e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007252:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007256:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800725a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800725e:	b29b      	uxth	r3, r3
 8007260:	8013      	strh	r3, [r2, #0]
 8007262:	e0ba      	b.n	80073da <USB_ActivateEndpoint+0x6c6>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8007264:	687a      	ldr	r2, [r7, #4]
 8007266:	683b      	ldr	r3, [r7, #0]
 8007268:	781b      	ldrb	r3, [r3, #0]
 800726a:	009b      	lsls	r3, r3, #2
 800726c:	4413      	add	r3, r2
 800726e:	881b      	ldrh	r3, [r3, #0]
 8007270:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
 8007274:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 8007278:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800727c:	2b00      	cmp	r3, #0
 800727e:	d01d      	beq.n	80072bc <USB_ActivateEndpoint+0x5a8>
 8007280:	687a      	ldr	r2, [r7, #4]
 8007282:	683b      	ldr	r3, [r7, #0]
 8007284:	781b      	ldrb	r3, [r3, #0]
 8007286:	009b      	lsls	r3, r3, #2
 8007288:	4413      	add	r3, r2
 800728a:	881b      	ldrh	r3, [r3, #0]
 800728c:	b29b      	uxth	r3, r3
 800728e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007292:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007296:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
 800729a:	687a      	ldr	r2, [r7, #4]
 800729c:	683b      	ldr	r3, [r7, #0]
 800729e:	781b      	ldrb	r3, [r3, #0]
 80072a0:	009b      	lsls	r3, r3, #2
 80072a2:	441a      	add	r2, r3
 80072a4:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 80072a8:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80072ac:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80072b0:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80072b4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80072b8:	b29b      	uxth	r3, r3
 80072ba:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80072bc:	687a      	ldr	r2, [r7, #4]
 80072be:	683b      	ldr	r3, [r7, #0]
 80072c0:	781b      	ldrb	r3, [r3, #0]
 80072c2:	009b      	lsls	r3, r3, #2
 80072c4:	4413      	add	r3, r2
 80072c6:	881b      	ldrh	r3, [r3, #0]
 80072c8:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
 80072cc:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 80072d0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80072d4:	2b00      	cmp	r3, #0
 80072d6:	d01d      	beq.n	8007314 <USB_ActivateEndpoint+0x600>
 80072d8:	687a      	ldr	r2, [r7, #4]
 80072da:	683b      	ldr	r3, [r7, #0]
 80072dc:	781b      	ldrb	r3, [r3, #0]
 80072de:	009b      	lsls	r3, r3, #2
 80072e0:	4413      	add	r3, r2
 80072e2:	881b      	ldrh	r3, [r3, #0]
 80072e4:	b29b      	uxth	r3, r3
 80072e6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80072ea:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80072ee:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
 80072f2:	687a      	ldr	r2, [r7, #4]
 80072f4:	683b      	ldr	r3, [r7, #0]
 80072f6:	781b      	ldrb	r3, [r3, #0]
 80072f8:	009b      	lsls	r3, r3, #2
 80072fa:	441a      	add	r2, r3
 80072fc:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 8007300:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007304:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007308:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800730c:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8007310:	b29b      	uxth	r3, r3
 8007312:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8007314:	683b      	ldr	r3, [r7, #0]
 8007316:	78db      	ldrb	r3, [r3, #3]
 8007318:	2b01      	cmp	r3, #1
 800731a:	d024      	beq.n	8007366 <USB_ActivateEndpoint+0x652>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800731c:	687a      	ldr	r2, [r7, #4]
 800731e:	683b      	ldr	r3, [r7, #0]
 8007320:	781b      	ldrb	r3, [r3, #0]
 8007322:	009b      	lsls	r3, r3, #2
 8007324:	4413      	add	r3, r2
 8007326:	881b      	ldrh	r3, [r3, #0]
 8007328:	b29b      	uxth	r3, r3
 800732a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800732e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007332:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
 8007336:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 800733a:	f083 0320 	eor.w	r3, r3, #32
 800733e:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
 8007342:	687a      	ldr	r2, [r7, #4]
 8007344:	683b      	ldr	r3, [r7, #0]
 8007346:	781b      	ldrb	r3, [r3, #0]
 8007348:	009b      	lsls	r3, r3, #2
 800734a:	441a      	add	r2, r3
 800734c:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8007350:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007354:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007358:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800735c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007360:	b29b      	uxth	r3, r3
 8007362:	8013      	strh	r3, [r2, #0]
 8007364:	e01d      	b.n	80073a2 <USB_ActivateEndpoint+0x68e>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8007366:	687a      	ldr	r2, [r7, #4]
 8007368:	683b      	ldr	r3, [r7, #0]
 800736a:	781b      	ldrb	r3, [r3, #0]
 800736c:	009b      	lsls	r3, r3, #2
 800736e:	4413      	add	r3, r2
 8007370:	881b      	ldrh	r3, [r3, #0]
 8007372:	b29b      	uxth	r3, r3
 8007374:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007378:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800737c:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
 8007380:	687a      	ldr	r2, [r7, #4]
 8007382:	683b      	ldr	r3, [r7, #0]
 8007384:	781b      	ldrb	r3, [r3, #0]
 8007386:	009b      	lsls	r3, r3, #2
 8007388:	441a      	add	r2, r3
 800738a:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 800738e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007392:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007396:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800739a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800739e:	b29b      	uxth	r3, r3
 80073a0:	8013      	strh	r3, [r2, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 80073a2:	687a      	ldr	r2, [r7, #4]
 80073a4:	683b      	ldr	r3, [r7, #0]
 80073a6:	781b      	ldrb	r3, [r3, #0]
 80073a8:	009b      	lsls	r3, r3, #2
 80073aa:	4413      	add	r3, r2
 80073ac:	881b      	ldrh	r3, [r3, #0]
 80073ae:	b29b      	uxth	r3, r3
 80073b0:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80073b4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80073b8:	87fb      	strh	r3, [r7, #62]	; 0x3e
 80073ba:	687a      	ldr	r2, [r7, #4]
 80073bc:	683b      	ldr	r3, [r7, #0]
 80073be:	781b      	ldrb	r3, [r3, #0]
 80073c0:	009b      	lsls	r3, r3, #2
 80073c2:	441a      	add	r2, r3
 80073c4:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 80073c6:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80073ca:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80073ce:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80073d2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80073d6:	b29b      	uxth	r3, r3
 80073d8:	8013      	strh	r3, [r2, #0]
    }
  }

  return ret;
 80073da:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 80073de:	4618      	mov	r0, r3
 80073e0:	376c      	adds	r7, #108	; 0x6c
 80073e2:	46bd      	mov	sp, r7
 80073e4:	bc80      	pop	{r7}
 80073e6:	4770      	bx	lr

080073e8 <USB_DeactivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 80073e8:	b480      	push	{r7}
 80073ea:	b08d      	sub	sp, #52	; 0x34
 80073ec:	af00      	add	r7, sp, #0
 80073ee:	6078      	str	r0, [r7, #4]
 80073f0:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 80073f2:	683b      	ldr	r3, [r7, #0]
 80073f4:	7b1b      	ldrb	r3, [r3, #12]
 80073f6:	2b00      	cmp	r3, #0
 80073f8:	f040 808e 	bne.w	8007518 <USB_DeactivateEndpoint+0x130>
  {
    if (ep->is_in != 0U)
 80073fc:	683b      	ldr	r3, [r7, #0]
 80073fe:	785b      	ldrb	r3, [r3, #1]
 8007400:	2b00      	cmp	r3, #0
 8007402:	d044      	beq.n	800748e <USB_DeactivateEndpoint+0xa6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8007404:	687a      	ldr	r2, [r7, #4]
 8007406:	683b      	ldr	r3, [r7, #0]
 8007408:	781b      	ldrb	r3, [r3, #0]
 800740a:	009b      	lsls	r3, r3, #2
 800740c:	4413      	add	r3, r2
 800740e:	881b      	ldrh	r3, [r3, #0]
 8007410:	81bb      	strh	r3, [r7, #12]
 8007412:	89bb      	ldrh	r3, [r7, #12]
 8007414:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007418:	2b00      	cmp	r3, #0
 800741a:	d01b      	beq.n	8007454 <USB_DeactivateEndpoint+0x6c>
 800741c:	687a      	ldr	r2, [r7, #4]
 800741e:	683b      	ldr	r3, [r7, #0]
 8007420:	781b      	ldrb	r3, [r3, #0]
 8007422:	009b      	lsls	r3, r3, #2
 8007424:	4413      	add	r3, r2
 8007426:	881b      	ldrh	r3, [r3, #0]
 8007428:	b29b      	uxth	r3, r3
 800742a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800742e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007432:	817b      	strh	r3, [r7, #10]
 8007434:	687a      	ldr	r2, [r7, #4]
 8007436:	683b      	ldr	r3, [r7, #0]
 8007438:	781b      	ldrb	r3, [r3, #0]
 800743a:	009b      	lsls	r3, r3, #2
 800743c:	441a      	add	r2, r3
 800743e:	897b      	ldrh	r3, [r7, #10]
 8007440:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007444:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007448:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800744c:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8007450:	b29b      	uxth	r3, r3
 8007452:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8007454:	687a      	ldr	r2, [r7, #4]
 8007456:	683b      	ldr	r3, [r7, #0]
 8007458:	781b      	ldrb	r3, [r3, #0]
 800745a:	009b      	lsls	r3, r3, #2
 800745c:	4413      	add	r3, r2
 800745e:	881b      	ldrh	r3, [r3, #0]
 8007460:	b29b      	uxth	r3, r3
 8007462:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007466:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800746a:	813b      	strh	r3, [r7, #8]
 800746c:	687a      	ldr	r2, [r7, #4]
 800746e:	683b      	ldr	r3, [r7, #0]
 8007470:	781b      	ldrb	r3, [r3, #0]
 8007472:	009b      	lsls	r3, r3, #2
 8007474:	441a      	add	r2, r3
 8007476:	893b      	ldrh	r3, [r7, #8]
 8007478:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800747c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007480:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007484:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007488:	b29b      	uxth	r3, r3
 800748a:	8013      	strh	r3, [r2, #0]
 800748c:	e192      	b.n	80077b4 <USB_DeactivateEndpoint+0x3cc>
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800748e:	687a      	ldr	r2, [r7, #4]
 8007490:	683b      	ldr	r3, [r7, #0]
 8007492:	781b      	ldrb	r3, [r3, #0]
 8007494:	009b      	lsls	r3, r3, #2
 8007496:	4413      	add	r3, r2
 8007498:	881b      	ldrh	r3, [r3, #0]
 800749a:	827b      	strh	r3, [r7, #18]
 800749c:	8a7b      	ldrh	r3, [r7, #18]
 800749e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80074a2:	2b00      	cmp	r3, #0
 80074a4:	d01b      	beq.n	80074de <USB_DeactivateEndpoint+0xf6>
 80074a6:	687a      	ldr	r2, [r7, #4]
 80074a8:	683b      	ldr	r3, [r7, #0]
 80074aa:	781b      	ldrb	r3, [r3, #0]
 80074ac:	009b      	lsls	r3, r3, #2
 80074ae:	4413      	add	r3, r2
 80074b0:	881b      	ldrh	r3, [r3, #0]
 80074b2:	b29b      	uxth	r3, r3
 80074b4:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80074b8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80074bc:	823b      	strh	r3, [r7, #16]
 80074be:	687a      	ldr	r2, [r7, #4]
 80074c0:	683b      	ldr	r3, [r7, #0]
 80074c2:	781b      	ldrb	r3, [r3, #0]
 80074c4:	009b      	lsls	r3, r3, #2
 80074c6:	441a      	add	r2, r3
 80074c8:	8a3b      	ldrh	r3, [r7, #16]
 80074ca:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80074ce:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80074d2:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80074d6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80074da:	b29b      	uxth	r3, r3
 80074dc:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 80074de:	687a      	ldr	r2, [r7, #4]
 80074e0:	683b      	ldr	r3, [r7, #0]
 80074e2:	781b      	ldrb	r3, [r3, #0]
 80074e4:	009b      	lsls	r3, r3, #2
 80074e6:	4413      	add	r3, r2
 80074e8:	881b      	ldrh	r3, [r3, #0]
 80074ea:	b29b      	uxth	r3, r3
 80074ec:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80074f0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80074f4:	81fb      	strh	r3, [r7, #14]
 80074f6:	687a      	ldr	r2, [r7, #4]
 80074f8:	683b      	ldr	r3, [r7, #0]
 80074fa:	781b      	ldrb	r3, [r3, #0]
 80074fc:	009b      	lsls	r3, r3, #2
 80074fe:	441a      	add	r2, r3
 8007500:	89fb      	ldrh	r3, [r7, #14]
 8007502:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007506:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800750a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800750e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007512:	b29b      	uxth	r3, r3
 8007514:	8013      	strh	r3, [r2, #0]
 8007516:	e14d      	b.n	80077b4 <USB_DeactivateEndpoint+0x3cc>
    }
  }
  /*Double Buffer*/
  else
  {
    if (ep->is_in == 0U)
 8007518:	683b      	ldr	r3, [r7, #0]
 800751a:	785b      	ldrb	r3, [r3, #1]
 800751c:	2b00      	cmp	r3, #0
 800751e:	f040 80a5 	bne.w	800766c <USB_DeactivateEndpoint+0x284>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8007522:	687a      	ldr	r2, [r7, #4]
 8007524:	683b      	ldr	r3, [r7, #0]
 8007526:	781b      	ldrb	r3, [r3, #0]
 8007528:	009b      	lsls	r3, r3, #2
 800752a:	4413      	add	r3, r2
 800752c:	881b      	ldrh	r3, [r3, #0]
 800752e:	843b      	strh	r3, [r7, #32]
 8007530:	8c3b      	ldrh	r3, [r7, #32]
 8007532:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007536:	2b00      	cmp	r3, #0
 8007538:	d01b      	beq.n	8007572 <USB_DeactivateEndpoint+0x18a>
 800753a:	687a      	ldr	r2, [r7, #4]
 800753c:	683b      	ldr	r3, [r7, #0]
 800753e:	781b      	ldrb	r3, [r3, #0]
 8007540:	009b      	lsls	r3, r3, #2
 8007542:	4413      	add	r3, r2
 8007544:	881b      	ldrh	r3, [r3, #0]
 8007546:	b29b      	uxth	r3, r3
 8007548:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800754c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007550:	83fb      	strh	r3, [r7, #30]
 8007552:	687a      	ldr	r2, [r7, #4]
 8007554:	683b      	ldr	r3, [r7, #0]
 8007556:	781b      	ldrb	r3, [r3, #0]
 8007558:	009b      	lsls	r3, r3, #2
 800755a:	441a      	add	r2, r3
 800755c:	8bfb      	ldrh	r3, [r7, #30]
 800755e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007562:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007566:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800756a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800756e:	b29b      	uxth	r3, r3
 8007570:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8007572:	687a      	ldr	r2, [r7, #4]
 8007574:	683b      	ldr	r3, [r7, #0]
 8007576:	781b      	ldrb	r3, [r3, #0]
 8007578:	009b      	lsls	r3, r3, #2
 800757a:	4413      	add	r3, r2
 800757c:	881b      	ldrh	r3, [r3, #0]
 800757e:	83bb      	strh	r3, [r7, #28]
 8007580:	8bbb      	ldrh	r3, [r7, #28]
 8007582:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007586:	2b00      	cmp	r3, #0
 8007588:	d01b      	beq.n	80075c2 <USB_DeactivateEndpoint+0x1da>
 800758a:	687a      	ldr	r2, [r7, #4]
 800758c:	683b      	ldr	r3, [r7, #0]
 800758e:	781b      	ldrb	r3, [r3, #0]
 8007590:	009b      	lsls	r3, r3, #2
 8007592:	4413      	add	r3, r2
 8007594:	881b      	ldrh	r3, [r3, #0]
 8007596:	b29b      	uxth	r3, r3
 8007598:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800759c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80075a0:	837b      	strh	r3, [r7, #26]
 80075a2:	687a      	ldr	r2, [r7, #4]
 80075a4:	683b      	ldr	r3, [r7, #0]
 80075a6:	781b      	ldrb	r3, [r3, #0]
 80075a8:	009b      	lsls	r3, r3, #2
 80075aa:	441a      	add	r2, r3
 80075ac:	8b7b      	ldrh	r3, [r7, #26]
 80075ae:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80075b2:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80075b6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80075ba:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80075be:	b29b      	uxth	r3, r3
 80075c0:	8013      	strh	r3, [r2, #0]

      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 80075c2:	687a      	ldr	r2, [r7, #4]
 80075c4:	683b      	ldr	r3, [r7, #0]
 80075c6:	781b      	ldrb	r3, [r3, #0]
 80075c8:	009b      	lsls	r3, r3, #2
 80075ca:	4413      	add	r3, r2
 80075cc:	881b      	ldrh	r3, [r3, #0]
 80075ce:	b29b      	uxth	r3, r3
 80075d0:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80075d4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80075d8:	833b      	strh	r3, [r7, #24]
 80075da:	687a      	ldr	r2, [r7, #4]
 80075dc:	683b      	ldr	r3, [r7, #0]
 80075de:	781b      	ldrb	r3, [r3, #0]
 80075e0:	009b      	lsls	r3, r3, #2
 80075e2:	441a      	add	r2, r3
 80075e4:	8b3b      	ldrh	r3, [r7, #24]
 80075e6:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80075ea:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80075ee:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80075f2:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80075f6:	b29b      	uxth	r3, r3
 80075f8:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 80075fa:	687a      	ldr	r2, [r7, #4]
 80075fc:	683b      	ldr	r3, [r7, #0]
 80075fe:	781b      	ldrb	r3, [r3, #0]
 8007600:	009b      	lsls	r3, r3, #2
 8007602:	4413      	add	r3, r2
 8007604:	881b      	ldrh	r3, [r3, #0]
 8007606:	b29b      	uxth	r3, r3
 8007608:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800760c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007610:	82fb      	strh	r3, [r7, #22]
 8007612:	687a      	ldr	r2, [r7, #4]
 8007614:	683b      	ldr	r3, [r7, #0]
 8007616:	781b      	ldrb	r3, [r3, #0]
 8007618:	009b      	lsls	r3, r3, #2
 800761a:	441a      	add	r2, r3
 800761c:	8afb      	ldrh	r3, [r7, #22]
 800761e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007622:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007626:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800762a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800762e:	b29b      	uxth	r3, r3
 8007630:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8007632:	687a      	ldr	r2, [r7, #4]
 8007634:	683b      	ldr	r3, [r7, #0]
 8007636:	781b      	ldrb	r3, [r3, #0]
 8007638:	009b      	lsls	r3, r3, #2
 800763a:	4413      	add	r3, r2
 800763c:	881b      	ldrh	r3, [r3, #0]
 800763e:	b29b      	uxth	r3, r3
 8007640:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007644:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007648:	82bb      	strh	r3, [r7, #20]
 800764a:	687a      	ldr	r2, [r7, #4]
 800764c:	683b      	ldr	r3, [r7, #0]
 800764e:	781b      	ldrb	r3, [r3, #0]
 8007650:	009b      	lsls	r3, r3, #2
 8007652:	441a      	add	r2, r3
 8007654:	8abb      	ldrh	r3, [r7, #20]
 8007656:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800765a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800765e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007662:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007666:	b29b      	uxth	r3, r3
 8007668:	8013      	strh	r3, [r2, #0]
 800766a:	e0a3      	b.n	80077b4 <USB_DeactivateEndpoint+0x3cc>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800766c:	687a      	ldr	r2, [r7, #4]
 800766e:	683b      	ldr	r3, [r7, #0]
 8007670:	781b      	ldrb	r3, [r3, #0]
 8007672:	009b      	lsls	r3, r3, #2
 8007674:	4413      	add	r3, r2
 8007676:	881b      	ldrh	r3, [r3, #0]
 8007678:	85fb      	strh	r3, [r7, #46]	; 0x2e
 800767a:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800767c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007680:	2b00      	cmp	r3, #0
 8007682:	d01b      	beq.n	80076bc <USB_DeactivateEndpoint+0x2d4>
 8007684:	687a      	ldr	r2, [r7, #4]
 8007686:	683b      	ldr	r3, [r7, #0]
 8007688:	781b      	ldrb	r3, [r3, #0]
 800768a:	009b      	lsls	r3, r3, #2
 800768c:	4413      	add	r3, r2
 800768e:	881b      	ldrh	r3, [r3, #0]
 8007690:	b29b      	uxth	r3, r3
 8007692:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007696:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800769a:	85bb      	strh	r3, [r7, #44]	; 0x2c
 800769c:	687a      	ldr	r2, [r7, #4]
 800769e:	683b      	ldr	r3, [r7, #0]
 80076a0:	781b      	ldrb	r3, [r3, #0]
 80076a2:	009b      	lsls	r3, r3, #2
 80076a4:	441a      	add	r2, r3
 80076a6:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 80076a8:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80076ac:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80076b0:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80076b4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80076b8:	b29b      	uxth	r3, r3
 80076ba:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80076bc:	687a      	ldr	r2, [r7, #4]
 80076be:	683b      	ldr	r3, [r7, #0]
 80076c0:	781b      	ldrb	r3, [r3, #0]
 80076c2:	009b      	lsls	r3, r3, #2
 80076c4:	4413      	add	r3, r2
 80076c6:	881b      	ldrh	r3, [r3, #0]
 80076c8:	857b      	strh	r3, [r7, #42]	; 0x2a
 80076ca:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 80076cc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80076d0:	2b00      	cmp	r3, #0
 80076d2:	d01b      	beq.n	800770c <USB_DeactivateEndpoint+0x324>
 80076d4:	687a      	ldr	r2, [r7, #4]
 80076d6:	683b      	ldr	r3, [r7, #0]
 80076d8:	781b      	ldrb	r3, [r3, #0]
 80076da:	009b      	lsls	r3, r3, #2
 80076dc:	4413      	add	r3, r2
 80076de:	881b      	ldrh	r3, [r3, #0]
 80076e0:	b29b      	uxth	r3, r3
 80076e2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80076e6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80076ea:	853b      	strh	r3, [r7, #40]	; 0x28
 80076ec:	687a      	ldr	r2, [r7, #4]
 80076ee:	683b      	ldr	r3, [r7, #0]
 80076f0:	781b      	ldrb	r3, [r3, #0]
 80076f2:	009b      	lsls	r3, r3, #2
 80076f4:	441a      	add	r2, r3
 80076f6:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80076f8:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80076fc:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007700:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007704:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8007708:	b29b      	uxth	r3, r3
 800770a:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 800770c:	687a      	ldr	r2, [r7, #4]
 800770e:	683b      	ldr	r3, [r7, #0]
 8007710:	781b      	ldrb	r3, [r3, #0]
 8007712:	009b      	lsls	r3, r3, #2
 8007714:	4413      	add	r3, r2
 8007716:	881b      	ldrh	r3, [r3, #0]
 8007718:	b29b      	uxth	r3, r3
 800771a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800771e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007722:	84fb      	strh	r3, [r7, #38]	; 0x26
 8007724:	687a      	ldr	r2, [r7, #4]
 8007726:	683b      	ldr	r3, [r7, #0]
 8007728:	781b      	ldrb	r3, [r3, #0]
 800772a:	009b      	lsls	r3, r3, #2
 800772c:	441a      	add	r2, r3
 800772e:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8007730:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007734:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007738:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800773c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007740:	b29b      	uxth	r3, r3
 8007742:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8007744:	687a      	ldr	r2, [r7, #4]
 8007746:	683b      	ldr	r3, [r7, #0]
 8007748:	781b      	ldrb	r3, [r3, #0]
 800774a:	009b      	lsls	r3, r3, #2
 800774c:	4413      	add	r3, r2
 800774e:	881b      	ldrh	r3, [r3, #0]
 8007750:	b29b      	uxth	r3, r3
 8007752:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007756:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800775a:	84bb      	strh	r3, [r7, #36]	; 0x24
 800775c:	687a      	ldr	r2, [r7, #4]
 800775e:	683b      	ldr	r3, [r7, #0]
 8007760:	781b      	ldrb	r3, [r3, #0]
 8007762:	009b      	lsls	r3, r3, #2
 8007764:	441a      	add	r2, r3
 8007766:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8007768:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800776c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007770:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007774:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007778:	b29b      	uxth	r3, r3
 800777a:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800777c:	687a      	ldr	r2, [r7, #4]
 800777e:	683b      	ldr	r3, [r7, #0]
 8007780:	781b      	ldrb	r3, [r3, #0]
 8007782:	009b      	lsls	r3, r3, #2
 8007784:	4413      	add	r3, r2
 8007786:	881b      	ldrh	r3, [r3, #0]
 8007788:	b29b      	uxth	r3, r3
 800778a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800778e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007792:	847b      	strh	r3, [r7, #34]	; 0x22
 8007794:	687a      	ldr	r2, [r7, #4]
 8007796:	683b      	ldr	r3, [r7, #0]
 8007798:	781b      	ldrb	r3, [r3, #0]
 800779a:	009b      	lsls	r3, r3, #2
 800779c:	441a      	add	r2, r3
 800779e:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80077a0:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80077a4:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80077a8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80077ac:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80077b0:	b29b      	uxth	r3, r3
 80077b2:	8013      	strh	r3, [r2, #0]
    }
  }

  return HAL_OK;
 80077b4:	2300      	movs	r3, #0
}
 80077b6:	4618      	mov	r0, r3
 80077b8:	3734      	adds	r7, #52	; 0x34
 80077ba:	46bd      	mov	sp, r7
 80077bc:	bc80      	pop	{r7}
 80077be:	4770      	bx	lr

080077c0 <USB_EPStartXfer>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 80077c0:	b580      	push	{r7, lr}
 80077c2:	b0cc      	sub	sp, #304	; 0x130
 80077c4:	af00      	add	r7, sp, #0
 80077c6:	1d3b      	adds	r3, r7, #4
 80077c8:	6018      	str	r0, [r3, #0]
 80077ca:	463b      	mov	r3, r7
 80077cc:	6019      	str	r1, [r3, #0]
  uint32_t len;
  uint16_t pmabuffer;
  uint16_t wEPVal;

  /* IN endpoint */
  if (ep->is_in == 1U)
 80077ce:	463b      	mov	r3, r7
 80077d0:	681b      	ldr	r3, [r3, #0]
 80077d2:	785b      	ldrb	r3, [r3, #1]
 80077d4:	2b01      	cmp	r3, #1
 80077d6:	f040 872e 	bne.w	8008636 <USB_EPStartXfer+0xe76>
  {
    /*Multi packet transfer*/
    if (ep->xfer_len > ep->maxpacket)
 80077da:	463b      	mov	r3, r7
 80077dc:	681b      	ldr	r3, [r3, #0]
 80077de:	699a      	ldr	r2, [r3, #24]
 80077e0:	463b      	mov	r3, r7
 80077e2:	681b      	ldr	r3, [r3, #0]
 80077e4:	691b      	ldr	r3, [r3, #16]
 80077e6:	429a      	cmp	r2, r3
 80077e8:	d905      	bls.n	80077f6 <USB_EPStartXfer+0x36>
    {
      len = ep->maxpacket;
 80077ea:	463b      	mov	r3, r7
 80077ec:	681b      	ldr	r3, [r3, #0]
 80077ee:	691b      	ldr	r3, [r3, #16]
 80077f0:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
 80077f4:	e004      	b.n	8007800 <USB_EPStartXfer+0x40>
    }
    else
    {
      len = ep->xfer_len;
 80077f6:	463b      	mov	r3, r7
 80077f8:	681b      	ldr	r3, [r3, #0]
 80077fa:	699b      	ldr	r3, [r3, #24]
 80077fc:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 8007800:	463b      	mov	r3, r7
 8007802:	681b      	ldr	r3, [r3, #0]
 8007804:	7b1b      	ldrb	r3, [r3, #12]
 8007806:	2b00      	cmp	r3, #0
 8007808:	d134      	bne.n	8007874 <USB_EPStartXfer+0xb4>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 800780a:	463b      	mov	r3, r7
 800780c:	681b      	ldr	r3, [r3, #0]
 800780e:	6959      	ldr	r1, [r3, #20]
 8007810:	463b      	mov	r3, r7
 8007812:	681b      	ldr	r3, [r3, #0]
 8007814:	88da      	ldrh	r2, [r3, #6]
 8007816:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800781a:	b29b      	uxth	r3, r3
 800781c:	1d38      	adds	r0, r7, #4
 800781e:	6800      	ldr	r0, [r0, #0]
 8007820:	f001 fc03 	bl	800902a <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 8007824:	f107 0310 	add.w	r3, r7, #16
 8007828:	1d3a      	adds	r2, r7, #4
 800782a:	6812      	ldr	r2, [r2, #0]
 800782c:	601a      	str	r2, [r3, #0]
 800782e:	1d3b      	adds	r3, r7, #4
 8007830:	681b      	ldr	r3, [r3, #0]
 8007832:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007836:	b29b      	uxth	r3, r3
 8007838:	4619      	mov	r1, r3
 800783a:	f107 0310 	add.w	r3, r7, #16
 800783e:	f107 0210 	add.w	r2, r7, #16
 8007842:	6812      	ldr	r2, [r2, #0]
 8007844:	440a      	add	r2, r1
 8007846:	601a      	str	r2, [r3, #0]
 8007848:	463b      	mov	r3, r7
 800784a:	681b      	ldr	r3, [r3, #0]
 800784c:	781b      	ldrb	r3, [r3, #0]
 800784e:	011a      	lsls	r2, r3, #4
 8007850:	f107 0310 	add.w	r3, r7, #16
 8007854:	681b      	ldr	r3, [r3, #0]
 8007856:	4413      	add	r3, r2
 8007858:	f203 4204 	addw	r2, r3, #1028	; 0x404
 800785c:	f107 030c 	add.w	r3, r7, #12
 8007860:	601a      	str	r2, [r3, #0]
 8007862:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8007866:	b29a      	uxth	r2, r3
 8007868:	f107 030c 	add.w	r3, r7, #12
 800786c:	681b      	ldr	r3, [r3, #0]
 800786e:	801a      	strh	r2, [r3, #0]
 8007870:	f000 beac 	b.w	80085cc <USB_EPStartXfer+0xe0c>
    }
    else
    {
      /* double buffer bulk management */
      if (ep->type == EP_TYPE_BULK)
 8007874:	463b      	mov	r3, r7
 8007876:	681b      	ldr	r3, [r3, #0]
 8007878:	78db      	ldrb	r3, [r3, #3]
 800787a:	2b02      	cmp	r3, #2
 800787c:	f040 838c 	bne.w	8007f98 <USB_EPStartXfer+0x7d8>
      {
        if (ep->xfer_len_db > ep->maxpacket)
 8007880:	463b      	mov	r3, r7
 8007882:	681b      	ldr	r3, [r3, #0]
 8007884:	6a1a      	ldr	r2, [r3, #32]
 8007886:	463b      	mov	r3, r7
 8007888:	681b      	ldr	r3, [r3, #0]
 800788a:	691b      	ldr	r3, [r3, #16]
 800788c:	429a      	cmp	r2, r3
 800788e:	f240 8330 	bls.w	8007ef2 <USB_EPStartXfer+0x732>
        {
          /* enable double buffer */
          PCD_SET_EP_DBUF(USBx, ep->num);
 8007892:	1d3b      	adds	r3, r7, #4
 8007894:	681a      	ldr	r2, [r3, #0]
 8007896:	463b      	mov	r3, r7
 8007898:	681b      	ldr	r3, [r3, #0]
 800789a:	781b      	ldrb	r3, [r3, #0]
 800789c:	009b      	lsls	r3, r3, #2
 800789e:	4413      	add	r3, r2
 80078a0:	881b      	ldrh	r3, [r3, #0]
 80078a2:	b29b      	uxth	r3, r3
 80078a4:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80078a8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80078ac:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
 80078b0:	1d3b      	adds	r3, r7, #4
 80078b2:	681a      	ldr	r2, [r3, #0]
 80078b4:	463b      	mov	r3, r7
 80078b6:	681b      	ldr	r3, [r3, #0]
 80078b8:	781b      	ldrb	r3, [r3, #0]
 80078ba:	009b      	lsls	r3, r3, #2
 80078bc:	441a      	add	r2, r3
 80078be:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 80078c2:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80078c6:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80078ca:	f443 4301 	orr.w	r3, r3, #33024	; 0x8100
 80078ce:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80078d2:	b29b      	uxth	r3, r3
 80078d4:	8013      	strh	r3, [r2, #0]

          /* each Time to write in PMA xfer_len_db will */
          ep->xfer_len_db -= len;
 80078d6:	463b      	mov	r3, r7
 80078d8:	681b      	ldr	r3, [r3, #0]
 80078da:	6a1a      	ldr	r2, [r3, #32]
 80078dc:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80078e0:	1ad2      	subs	r2, r2, r3
 80078e2:	463b      	mov	r3, r7
 80078e4:	681b      	ldr	r3, [r3, #0]
 80078e6:	621a      	str	r2, [r3, #32]

          /* Fill the two first buffer in the Buffer0 & Buffer1 */
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 80078e8:	1d3b      	adds	r3, r7, #4
 80078ea:	681a      	ldr	r2, [r3, #0]
 80078ec:	463b      	mov	r3, r7
 80078ee:	681b      	ldr	r3, [r3, #0]
 80078f0:	781b      	ldrb	r3, [r3, #0]
 80078f2:	009b      	lsls	r3, r3, #2
 80078f4:	4413      	add	r3, r2
 80078f6:	881b      	ldrh	r3, [r3, #0]
 80078f8:	b29b      	uxth	r3, r3
 80078fa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80078fe:	2b00      	cmp	r3, #0
 8007900:	f000 819e 	beq.w	8007c40 <USB_EPStartXfer+0x480>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8007904:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8007908:	1d3a      	adds	r2, r7, #4
 800790a:	6812      	ldr	r2, [r2, #0]
 800790c:	601a      	str	r2, [r3, #0]
 800790e:	463b      	mov	r3, r7
 8007910:	681b      	ldr	r3, [r3, #0]
 8007912:	785b      	ldrb	r3, [r3, #1]
 8007914:	2b00      	cmp	r3, #0
 8007916:	d17a      	bne.n	8007a0e <USB_EPStartXfer+0x24e>
 8007918:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800791c:	1d3a      	adds	r2, r7, #4
 800791e:	6812      	ldr	r2, [r2, #0]
 8007920:	601a      	str	r2, [r3, #0]
 8007922:	1d3b      	adds	r3, r7, #4
 8007924:	681b      	ldr	r3, [r3, #0]
 8007926:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800792a:	b29b      	uxth	r3, r3
 800792c:	4619      	mov	r1, r3
 800792e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8007932:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8007936:	6812      	ldr	r2, [r2, #0]
 8007938:	440a      	add	r2, r1
 800793a:	601a      	str	r2, [r3, #0]
 800793c:	463b      	mov	r3, r7
 800793e:	681b      	ldr	r3, [r3, #0]
 8007940:	781b      	ldrb	r3, [r3, #0]
 8007942:	011a      	lsls	r2, r3, #4
 8007944:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8007948:	681b      	ldr	r3, [r3, #0]
 800794a:	4413      	add	r3, r2
 800794c:	f203 420c 	addw	r2, r3, #1036	; 0x40c
 8007950:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8007954:	601a      	str	r2, [r3, #0]
 8007956:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800795a:	2b00      	cmp	r3, #0
 800795c:	d11a      	bne.n	8007994 <USB_EPStartXfer+0x1d4>
 800795e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8007962:	681b      	ldr	r3, [r3, #0]
 8007964:	881b      	ldrh	r3, [r3, #0]
 8007966:	b29b      	uxth	r3, r3
 8007968:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800796c:	b29a      	uxth	r2, r3
 800796e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8007972:	681b      	ldr	r3, [r3, #0]
 8007974:	801a      	strh	r2, [r3, #0]
 8007976:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800797a:	681b      	ldr	r3, [r3, #0]
 800797c:	881b      	ldrh	r3, [r3, #0]
 800797e:	b29b      	uxth	r3, r3
 8007980:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007984:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007988:	b29a      	uxth	r2, r3
 800798a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800798e:	681b      	ldr	r3, [r3, #0]
 8007990:	801a      	strh	r2, [r3, #0]
 8007992:	e062      	b.n	8007a5a <USB_EPStartXfer+0x29a>
 8007994:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8007998:	2b3e      	cmp	r3, #62	; 0x3e
 800799a:	d819      	bhi.n	80079d0 <USB_EPStartXfer+0x210>
 800799c:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80079a0:	085b      	lsrs	r3, r3, #1
 80079a2:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
 80079a6:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80079aa:	f003 0301 	and.w	r3, r3, #1
 80079ae:	2b00      	cmp	r3, #0
 80079b0:	d004      	beq.n	80079bc <USB_EPStartXfer+0x1fc>
 80079b2:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 80079b6:	3301      	adds	r3, #1
 80079b8:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
 80079bc:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 80079c0:	b29b      	uxth	r3, r3
 80079c2:	029b      	lsls	r3, r3, #10
 80079c4:	b29a      	uxth	r2, r3
 80079c6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80079ca:	681b      	ldr	r3, [r3, #0]
 80079cc:	801a      	strh	r2, [r3, #0]
 80079ce:	e044      	b.n	8007a5a <USB_EPStartXfer+0x29a>
 80079d0:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80079d4:	095b      	lsrs	r3, r3, #5
 80079d6:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
 80079da:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80079de:	f003 031f 	and.w	r3, r3, #31
 80079e2:	2b00      	cmp	r3, #0
 80079e4:	d104      	bne.n	80079f0 <USB_EPStartXfer+0x230>
 80079e6:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 80079ea:	3b01      	subs	r3, #1
 80079ec:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
 80079f0:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 80079f4:	b29b      	uxth	r3, r3
 80079f6:	029b      	lsls	r3, r3, #10
 80079f8:	b29b      	uxth	r3, r3
 80079fa:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80079fe:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007a02:	b29a      	uxth	r2, r3
 8007a04:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8007a08:	681b      	ldr	r3, [r3, #0]
 8007a0a:	801a      	strh	r2, [r3, #0]
 8007a0c:	e025      	b.n	8007a5a <USB_EPStartXfer+0x29a>
 8007a0e:	463b      	mov	r3, r7
 8007a10:	681b      	ldr	r3, [r3, #0]
 8007a12:	785b      	ldrb	r3, [r3, #1]
 8007a14:	2b01      	cmp	r3, #1
 8007a16:	d120      	bne.n	8007a5a <USB_EPStartXfer+0x29a>
 8007a18:	1d3b      	adds	r3, r7, #4
 8007a1a:	681b      	ldr	r3, [r3, #0]
 8007a1c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007a20:	b29b      	uxth	r3, r3
 8007a22:	4619      	mov	r1, r3
 8007a24:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8007a28:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8007a2c:	6812      	ldr	r2, [r2, #0]
 8007a2e:	440a      	add	r2, r1
 8007a30:	601a      	str	r2, [r3, #0]
 8007a32:	463b      	mov	r3, r7
 8007a34:	681b      	ldr	r3, [r3, #0]
 8007a36:	781b      	ldrb	r3, [r3, #0]
 8007a38:	011a      	lsls	r2, r3, #4
 8007a3a:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8007a3e:	681b      	ldr	r3, [r3, #0]
 8007a40:	4413      	add	r3, r2
 8007a42:	f203 420c 	addw	r2, r3, #1036	; 0x40c
 8007a46:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8007a4a:	601a      	str	r2, [r3, #0]
 8007a4c:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8007a50:	b29a      	uxth	r2, r3
 8007a52:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8007a56:	681b      	ldr	r3, [r3, #0]
 8007a58:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 8007a5a:	463b      	mov	r3, r7
 8007a5c:	681b      	ldr	r3, [r3, #0]
 8007a5e:	895b      	ldrh	r3, [r3, #10]
 8007a60:	f8a7 3096 	strh.w	r3, [r7, #150]	; 0x96

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8007a64:	463b      	mov	r3, r7
 8007a66:	681b      	ldr	r3, [r3, #0]
 8007a68:	6959      	ldr	r1, [r3, #20]
 8007a6a:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8007a6e:	b29b      	uxth	r3, r3
 8007a70:	f8b7 2096 	ldrh.w	r2, [r7, #150]	; 0x96
 8007a74:	1d38      	adds	r0, r7, #4
 8007a76:	6800      	ldr	r0, [r0, #0]
 8007a78:	f001 fad7 	bl	800902a <USB_WritePMA>
            ep->xfer_buff += len;
 8007a7c:	463b      	mov	r3, r7
 8007a7e:	681b      	ldr	r3, [r3, #0]
 8007a80:	695a      	ldr	r2, [r3, #20]
 8007a82:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8007a86:	441a      	add	r2, r3
 8007a88:	463b      	mov	r3, r7
 8007a8a:	681b      	ldr	r3, [r3, #0]
 8007a8c:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 8007a8e:	463b      	mov	r3, r7
 8007a90:	681b      	ldr	r3, [r3, #0]
 8007a92:	6a1a      	ldr	r2, [r3, #32]
 8007a94:	463b      	mov	r3, r7
 8007a96:	681b      	ldr	r3, [r3, #0]
 8007a98:	691b      	ldr	r3, [r3, #16]
 8007a9a:	429a      	cmp	r2, r3
 8007a9c:	d909      	bls.n	8007ab2 <USB_EPStartXfer+0x2f2>
            {
              ep->xfer_len_db -= len;
 8007a9e:	463b      	mov	r3, r7
 8007aa0:	681b      	ldr	r3, [r3, #0]
 8007aa2:	6a1a      	ldr	r2, [r3, #32]
 8007aa4:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8007aa8:	1ad2      	subs	r2, r2, r3
 8007aaa:	463b      	mov	r3, r7
 8007aac:	681b      	ldr	r3, [r3, #0]
 8007aae:	621a      	str	r2, [r3, #32]
 8007ab0:	e008      	b.n	8007ac4 <USB_EPStartXfer+0x304>
            }
            else
            {
              len = ep->xfer_len_db;
 8007ab2:	463b      	mov	r3, r7
 8007ab4:	681b      	ldr	r3, [r3, #0]
 8007ab6:	6a1b      	ldr	r3, [r3, #32]
 8007ab8:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
              ep->xfer_len_db = 0U;
 8007abc:	463b      	mov	r3, r7
 8007abe:	681b      	ldr	r3, [r3, #0]
 8007ac0:	2200      	movs	r2, #0
 8007ac2:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8007ac4:	463b      	mov	r3, r7
 8007ac6:	681b      	ldr	r3, [r3, #0]
 8007ac8:	785b      	ldrb	r3, [r3, #1]
 8007aca:	2b00      	cmp	r3, #0
 8007acc:	d17a      	bne.n	8007bc4 <USB_EPStartXfer+0x404>
 8007ace:	f107 0318 	add.w	r3, r7, #24
 8007ad2:	1d3a      	adds	r2, r7, #4
 8007ad4:	6812      	ldr	r2, [r2, #0]
 8007ad6:	601a      	str	r2, [r3, #0]
 8007ad8:	1d3b      	adds	r3, r7, #4
 8007ada:	681b      	ldr	r3, [r3, #0]
 8007adc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007ae0:	b29b      	uxth	r3, r3
 8007ae2:	4619      	mov	r1, r3
 8007ae4:	f107 0318 	add.w	r3, r7, #24
 8007ae8:	f107 0218 	add.w	r2, r7, #24
 8007aec:	6812      	ldr	r2, [r2, #0]
 8007aee:	440a      	add	r2, r1
 8007af0:	601a      	str	r2, [r3, #0]
 8007af2:	463b      	mov	r3, r7
 8007af4:	681b      	ldr	r3, [r3, #0]
 8007af6:	781b      	ldrb	r3, [r3, #0]
 8007af8:	011a      	lsls	r2, r3, #4
 8007afa:	f107 0318 	add.w	r3, r7, #24
 8007afe:	681b      	ldr	r3, [r3, #0]
 8007b00:	4413      	add	r3, r2
 8007b02:	f203 4204 	addw	r2, r3, #1028	; 0x404
 8007b06:	f107 0314 	add.w	r3, r7, #20
 8007b0a:	601a      	str	r2, [r3, #0]
 8007b0c:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8007b10:	2b00      	cmp	r3, #0
 8007b12:	d11a      	bne.n	8007b4a <USB_EPStartXfer+0x38a>
 8007b14:	f107 0314 	add.w	r3, r7, #20
 8007b18:	681b      	ldr	r3, [r3, #0]
 8007b1a:	881b      	ldrh	r3, [r3, #0]
 8007b1c:	b29b      	uxth	r3, r3
 8007b1e:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8007b22:	b29a      	uxth	r2, r3
 8007b24:	f107 0314 	add.w	r3, r7, #20
 8007b28:	681b      	ldr	r3, [r3, #0]
 8007b2a:	801a      	strh	r2, [r3, #0]
 8007b2c:	f107 0314 	add.w	r3, r7, #20
 8007b30:	681b      	ldr	r3, [r3, #0]
 8007b32:	881b      	ldrh	r3, [r3, #0]
 8007b34:	b29b      	uxth	r3, r3
 8007b36:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007b3a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007b3e:	b29a      	uxth	r2, r3
 8007b40:	f107 0314 	add.w	r3, r7, #20
 8007b44:	681b      	ldr	r3, [r3, #0]
 8007b46:	801a      	strh	r2, [r3, #0]
 8007b48:	e067      	b.n	8007c1a <USB_EPStartXfer+0x45a>
 8007b4a:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8007b4e:	2b3e      	cmp	r3, #62	; 0x3e
 8007b50:	d819      	bhi.n	8007b86 <USB_EPStartXfer+0x3c6>
 8007b52:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8007b56:	085b      	lsrs	r3, r3, #1
 8007b58:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 8007b5c:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8007b60:	f003 0301 	and.w	r3, r3, #1
 8007b64:	2b00      	cmp	r3, #0
 8007b66:	d004      	beq.n	8007b72 <USB_EPStartXfer+0x3b2>
 8007b68:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 8007b6c:	3301      	adds	r3, #1
 8007b6e:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 8007b72:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 8007b76:	b29b      	uxth	r3, r3
 8007b78:	029b      	lsls	r3, r3, #10
 8007b7a:	b29a      	uxth	r2, r3
 8007b7c:	f107 0314 	add.w	r3, r7, #20
 8007b80:	681b      	ldr	r3, [r3, #0]
 8007b82:	801a      	strh	r2, [r3, #0]
 8007b84:	e049      	b.n	8007c1a <USB_EPStartXfer+0x45a>
 8007b86:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8007b8a:	095b      	lsrs	r3, r3, #5
 8007b8c:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 8007b90:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8007b94:	f003 031f 	and.w	r3, r3, #31
 8007b98:	2b00      	cmp	r3, #0
 8007b9a:	d104      	bne.n	8007ba6 <USB_EPStartXfer+0x3e6>
 8007b9c:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 8007ba0:	3b01      	subs	r3, #1
 8007ba2:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 8007ba6:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 8007baa:	b29b      	uxth	r3, r3
 8007bac:	029b      	lsls	r3, r3, #10
 8007bae:	b29b      	uxth	r3, r3
 8007bb0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007bb4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007bb8:	b29a      	uxth	r2, r3
 8007bba:	f107 0314 	add.w	r3, r7, #20
 8007bbe:	681b      	ldr	r3, [r3, #0]
 8007bc0:	801a      	strh	r2, [r3, #0]
 8007bc2:	e02a      	b.n	8007c1a <USB_EPStartXfer+0x45a>
 8007bc4:	463b      	mov	r3, r7
 8007bc6:	681b      	ldr	r3, [r3, #0]
 8007bc8:	785b      	ldrb	r3, [r3, #1]
 8007bca:	2b01      	cmp	r3, #1
 8007bcc:	d125      	bne.n	8007c1a <USB_EPStartXfer+0x45a>
 8007bce:	f107 0320 	add.w	r3, r7, #32
 8007bd2:	1d3a      	adds	r2, r7, #4
 8007bd4:	6812      	ldr	r2, [r2, #0]
 8007bd6:	601a      	str	r2, [r3, #0]
 8007bd8:	1d3b      	adds	r3, r7, #4
 8007bda:	681b      	ldr	r3, [r3, #0]
 8007bdc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007be0:	b29b      	uxth	r3, r3
 8007be2:	4619      	mov	r1, r3
 8007be4:	f107 0320 	add.w	r3, r7, #32
 8007be8:	f107 0220 	add.w	r2, r7, #32
 8007bec:	6812      	ldr	r2, [r2, #0]
 8007bee:	440a      	add	r2, r1
 8007bf0:	601a      	str	r2, [r3, #0]
 8007bf2:	463b      	mov	r3, r7
 8007bf4:	681b      	ldr	r3, [r3, #0]
 8007bf6:	781b      	ldrb	r3, [r3, #0]
 8007bf8:	011a      	lsls	r2, r3, #4
 8007bfa:	f107 0320 	add.w	r3, r7, #32
 8007bfe:	681b      	ldr	r3, [r3, #0]
 8007c00:	4413      	add	r3, r2
 8007c02:	f203 4204 	addw	r2, r3, #1028	; 0x404
 8007c06:	f107 031c 	add.w	r3, r7, #28
 8007c0a:	601a      	str	r2, [r3, #0]
 8007c0c:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8007c10:	b29a      	uxth	r2, r3
 8007c12:	f107 031c 	add.w	r3, r7, #28
 8007c16:	681b      	ldr	r3, [r3, #0]
 8007c18:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 8007c1a:	463b      	mov	r3, r7
 8007c1c:	681b      	ldr	r3, [r3, #0]
 8007c1e:	891b      	ldrh	r3, [r3, #8]
 8007c20:	f8a7 3096 	strh.w	r3, [r7, #150]	; 0x96

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8007c24:	463b      	mov	r3, r7
 8007c26:	681b      	ldr	r3, [r3, #0]
 8007c28:	6959      	ldr	r1, [r3, #20]
 8007c2a:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8007c2e:	b29b      	uxth	r3, r3
 8007c30:	f8b7 2096 	ldrh.w	r2, [r7, #150]	; 0x96
 8007c34:	1d38      	adds	r0, r7, #4
 8007c36:	6800      	ldr	r0, [r0, #0]
 8007c38:	f001 f9f7 	bl	800902a <USB_WritePMA>
 8007c3c:	f000 bcc6 	b.w	80085cc <USB_EPStartXfer+0xe0c>
          }
          else
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8007c40:	463b      	mov	r3, r7
 8007c42:	681b      	ldr	r3, [r3, #0]
 8007c44:	785b      	ldrb	r3, [r3, #1]
 8007c46:	2b00      	cmp	r3, #0
 8007c48:	d164      	bne.n	8007d14 <USB_EPStartXfer+0x554>
 8007c4a:	1d3b      	adds	r3, r7, #4
 8007c4c:	681b      	ldr	r3, [r3, #0]
 8007c4e:	64bb      	str	r3, [r7, #72]	; 0x48
 8007c50:	1d3b      	adds	r3, r7, #4
 8007c52:	681b      	ldr	r3, [r3, #0]
 8007c54:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007c58:	b29b      	uxth	r3, r3
 8007c5a:	461a      	mov	r2, r3
 8007c5c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007c5e:	4413      	add	r3, r2
 8007c60:	64bb      	str	r3, [r7, #72]	; 0x48
 8007c62:	463b      	mov	r3, r7
 8007c64:	681b      	ldr	r3, [r3, #0]
 8007c66:	781b      	ldrb	r3, [r3, #0]
 8007c68:	011a      	lsls	r2, r3, #4
 8007c6a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007c6c:	4413      	add	r3, r2
 8007c6e:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8007c72:	647b      	str	r3, [r7, #68]	; 0x44
 8007c74:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8007c78:	2b00      	cmp	r3, #0
 8007c7a:	d112      	bne.n	8007ca2 <USB_EPStartXfer+0x4e2>
 8007c7c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007c7e:	881b      	ldrh	r3, [r3, #0]
 8007c80:	b29b      	uxth	r3, r3
 8007c82:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8007c86:	b29a      	uxth	r2, r3
 8007c88:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007c8a:	801a      	strh	r2, [r3, #0]
 8007c8c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007c8e:	881b      	ldrh	r3, [r3, #0]
 8007c90:	b29b      	uxth	r3, r3
 8007c92:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007c96:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007c9a:	b29a      	uxth	r2, r3
 8007c9c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007c9e:	801a      	strh	r2, [r3, #0]
 8007ca0:	e057      	b.n	8007d52 <USB_EPStartXfer+0x592>
 8007ca2:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8007ca6:	2b3e      	cmp	r3, #62	; 0x3e
 8007ca8:	d817      	bhi.n	8007cda <USB_EPStartXfer+0x51a>
 8007caa:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8007cae:	085b      	lsrs	r3, r3, #1
 8007cb0:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 8007cb4:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8007cb8:	f003 0301 	and.w	r3, r3, #1
 8007cbc:	2b00      	cmp	r3, #0
 8007cbe:	d004      	beq.n	8007cca <USB_EPStartXfer+0x50a>
 8007cc0:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8007cc4:	3301      	adds	r3, #1
 8007cc6:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 8007cca:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8007cce:	b29b      	uxth	r3, r3
 8007cd0:	029b      	lsls	r3, r3, #10
 8007cd2:	b29a      	uxth	r2, r3
 8007cd4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007cd6:	801a      	strh	r2, [r3, #0]
 8007cd8:	e03b      	b.n	8007d52 <USB_EPStartXfer+0x592>
 8007cda:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8007cde:	095b      	lsrs	r3, r3, #5
 8007ce0:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 8007ce4:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8007ce8:	f003 031f 	and.w	r3, r3, #31
 8007cec:	2b00      	cmp	r3, #0
 8007cee:	d104      	bne.n	8007cfa <USB_EPStartXfer+0x53a>
 8007cf0:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8007cf4:	3b01      	subs	r3, #1
 8007cf6:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 8007cfa:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8007cfe:	b29b      	uxth	r3, r3
 8007d00:	029b      	lsls	r3, r3, #10
 8007d02:	b29b      	uxth	r3, r3
 8007d04:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007d08:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007d0c:	b29a      	uxth	r2, r3
 8007d0e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007d10:	801a      	strh	r2, [r3, #0]
 8007d12:	e01e      	b.n	8007d52 <USB_EPStartXfer+0x592>
 8007d14:	463b      	mov	r3, r7
 8007d16:	681b      	ldr	r3, [r3, #0]
 8007d18:	785b      	ldrb	r3, [r3, #1]
 8007d1a:	2b01      	cmp	r3, #1
 8007d1c:	d119      	bne.n	8007d52 <USB_EPStartXfer+0x592>
 8007d1e:	1d3b      	adds	r3, r7, #4
 8007d20:	681b      	ldr	r3, [r3, #0]
 8007d22:	653b      	str	r3, [r7, #80]	; 0x50
 8007d24:	1d3b      	adds	r3, r7, #4
 8007d26:	681b      	ldr	r3, [r3, #0]
 8007d28:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007d2c:	b29b      	uxth	r3, r3
 8007d2e:	461a      	mov	r2, r3
 8007d30:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007d32:	4413      	add	r3, r2
 8007d34:	653b      	str	r3, [r7, #80]	; 0x50
 8007d36:	463b      	mov	r3, r7
 8007d38:	681b      	ldr	r3, [r3, #0]
 8007d3a:	781b      	ldrb	r3, [r3, #0]
 8007d3c:	011a      	lsls	r2, r3, #4
 8007d3e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007d40:	4413      	add	r3, r2
 8007d42:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8007d46:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007d48:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8007d4c:	b29a      	uxth	r2, r3
 8007d4e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007d50:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 8007d52:	463b      	mov	r3, r7
 8007d54:	681b      	ldr	r3, [r3, #0]
 8007d56:	891b      	ldrh	r3, [r3, #8]
 8007d58:	f8a7 3096 	strh.w	r3, [r7, #150]	; 0x96

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8007d5c:	463b      	mov	r3, r7
 8007d5e:	681b      	ldr	r3, [r3, #0]
 8007d60:	6959      	ldr	r1, [r3, #20]
 8007d62:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8007d66:	b29b      	uxth	r3, r3
 8007d68:	f8b7 2096 	ldrh.w	r2, [r7, #150]	; 0x96
 8007d6c:	1d38      	adds	r0, r7, #4
 8007d6e:	6800      	ldr	r0, [r0, #0]
 8007d70:	f001 f95b 	bl	800902a <USB_WritePMA>
            ep->xfer_buff += len;
 8007d74:	463b      	mov	r3, r7
 8007d76:	681b      	ldr	r3, [r3, #0]
 8007d78:	695a      	ldr	r2, [r3, #20]
 8007d7a:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8007d7e:	441a      	add	r2, r3
 8007d80:	463b      	mov	r3, r7
 8007d82:	681b      	ldr	r3, [r3, #0]
 8007d84:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 8007d86:	463b      	mov	r3, r7
 8007d88:	681b      	ldr	r3, [r3, #0]
 8007d8a:	6a1a      	ldr	r2, [r3, #32]
 8007d8c:	463b      	mov	r3, r7
 8007d8e:	681b      	ldr	r3, [r3, #0]
 8007d90:	691b      	ldr	r3, [r3, #16]
 8007d92:	429a      	cmp	r2, r3
 8007d94:	d909      	bls.n	8007daa <USB_EPStartXfer+0x5ea>
            {
              ep->xfer_len_db -= len;
 8007d96:	463b      	mov	r3, r7
 8007d98:	681b      	ldr	r3, [r3, #0]
 8007d9a:	6a1a      	ldr	r2, [r3, #32]
 8007d9c:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8007da0:	1ad2      	subs	r2, r2, r3
 8007da2:	463b      	mov	r3, r7
 8007da4:	681b      	ldr	r3, [r3, #0]
 8007da6:	621a      	str	r2, [r3, #32]
 8007da8:	e008      	b.n	8007dbc <USB_EPStartXfer+0x5fc>
            }
            else
            {
              len = ep->xfer_len_db;
 8007daa:	463b      	mov	r3, r7
 8007dac:	681b      	ldr	r3, [r3, #0]
 8007dae:	6a1b      	ldr	r3, [r3, #32]
 8007db0:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
              ep->xfer_len_db = 0U;
 8007db4:	463b      	mov	r3, r7
 8007db6:	681b      	ldr	r3, [r3, #0]
 8007db8:	2200      	movs	r2, #0
 8007dba:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8007dbc:	1d3b      	adds	r3, r7, #4
 8007dbe:	681b      	ldr	r3, [r3, #0]
 8007dc0:	643b      	str	r3, [r7, #64]	; 0x40
 8007dc2:	463b      	mov	r3, r7
 8007dc4:	681b      	ldr	r3, [r3, #0]
 8007dc6:	785b      	ldrb	r3, [r3, #1]
 8007dc8:	2b00      	cmp	r3, #0
 8007dca:	d164      	bne.n	8007e96 <USB_EPStartXfer+0x6d6>
 8007dcc:	1d3b      	adds	r3, r7, #4
 8007dce:	681b      	ldr	r3, [r3, #0]
 8007dd0:	63bb      	str	r3, [r7, #56]	; 0x38
 8007dd2:	1d3b      	adds	r3, r7, #4
 8007dd4:	681b      	ldr	r3, [r3, #0]
 8007dd6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007dda:	b29b      	uxth	r3, r3
 8007ddc:	461a      	mov	r2, r3
 8007dde:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007de0:	4413      	add	r3, r2
 8007de2:	63bb      	str	r3, [r7, #56]	; 0x38
 8007de4:	463b      	mov	r3, r7
 8007de6:	681b      	ldr	r3, [r3, #0]
 8007de8:	781b      	ldrb	r3, [r3, #0]
 8007dea:	011a      	lsls	r2, r3, #4
 8007dec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007dee:	4413      	add	r3, r2
 8007df0:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8007df4:	637b      	str	r3, [r7, #52]	; 0x34
 8007df6:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8007dfa:	2b00      	cmp	r3, #0
 8007dfc:	d112      	bne.n	8007e24 <USB_EPStartXfer+0x664>
 8007dfe:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007e00:	881b      	ldrh	r3, [r3, #0]
 8007e02:	b29b      	uxth	r3, r3
 8007e04:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8007e08:	b29a      	uxth	r2, r3
 8007e0a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007e0c:	801a      	strh	r2, [r3, #0]
 8007e0e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007e10:	881b      	ldrh	r3, [r3, #0]
 8007e12:	b29b      	uxth	r3, r3
 8007e14:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007e18:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007e1c:	b29a      	uxth	r2, r3
 8007e1e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007e20:	801a      	strh	r2, [r3, #0]
 8007e22:	e054      	b.n	8007ece <USB_EPStartXfer+0x70e>
 8007e24:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8007e28:	2b3e      	cmp	r3, #62	; 0x3e
 8007e2a:	d817      	bhi.n	8007e5c <USB_EPStartXfer+0x69c>
 8007e2c:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8007e30:	085b      	lsrs	r3, r3, #1
 8007e32:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 8007e36:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8007e3a:	f003 0301 	and.w	r3, r3, #1
 8007e3e:	2b00      	cmp	r3, #0
 8007e40:	d004      	beq.n	8007e4c <USB_EPStartXfer+0x68c>
 8007e42:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 8007e46:	3301      	adds	r3, #1
 8007e48:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 8007e4c:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 8007e50:	b29b      	uxth	r3, r3
 8007e52:	029b      	lsls	r3, r3, #10
 8007e54:	b29a      	uxth	r2, r3
 8007e56:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007e58:	801a      	strh	r2, [r3, #0]
 8007e5a:	e038      	b.n	8007ece <USB_EPStartXfer+0x70e>
 8007e5c:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8007e60:	095b      	lsrs	r3, r3, #5
 8007e62:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 8007e66:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8007e6a:	f003 031f 	and.w	r3, r3, #31
 8007e6e:	2b00      	cmp	r3, #0
 8007e70:	d104      	bne.n	8007e7c <USB_EPStartXfer+0x6bc>
 8007e72:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 8007e76:	3b01      	subs	r3, #1
 8007e78:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 8007e7c:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 8007e80:	b29b      	uxth	r3, r3
 8007e82:	029b      	lsls	r3, r3, #10
 8007e84:	b29b      	uxth	r3, r3
 8007e86:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007e8a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007e8e:	b29a      	uxth	r2, r3
 8007e90:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007e92:	801a      	strh	r2, [r3, #0]
 8007e94:	e01b      	b.n	8007ece <USB_EPStartXfer+0x70e>
 8007e96:	463b      	mov	r3, r7
 8007e98:	681b      	ldr	r3, [r3, #0]
 8007e9a:	785b      	ldrb	r3, [r3, #1]
 8007e9c:	2b01      	cmp	r3, #1
 8007e9e:	d116      	bne.n	8007ece <USB_EPStartXfer+0x70e>
 8007ea0:	1d3b      	adds	r3, r7, #4
 8007ea2:	681b      	ldr	r3, [r3, #0]
 8007ea4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007ea8:	b29b      	uxth	r3, r3
 8007eaa:	461a      	mov	r2, r3
 8007eac:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007eae:	4413      	add	r3, r2
 8007eb0:	643b      	str	r3, [r7, #64]	; 0x40
 8007eb2:	463b      	mov	r3, r7
 8007eb4:	681b      	ldr	r3, [r3, #0]
 8007eb6:	781b      	ldrb	r3, [r3, #0]
 8007eb8:	011a      	lsls	r2, r3, #4
 8007eba:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007ebc:	4413      	add	r3, r2
 8007ebe:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8007ec2:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007ec4:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8007ec8:	b29a      	uxth	r2, r3
 8007eca:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007ecc:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 8007ece:	463b      	mov	r3, r7
 8007ed0:	681b      	ldr	r3, [r3, #0]
 8007ed2:	895b      	ldrh	r3, [r3, #10]
 8007ed4:	f8a7 3096 	strh.w	r3, [r7, #150]	; 0x96

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8007ed8:	463b      	mov	r3, r7
 8007eda:	681b      	ldr	r3, [r3, #0]
 8007edc:	6959      	ldr	r1, [r3, #20]
 8007ede:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8007ee2:	b29b      	uxth	r3, r3
 8007ee4:	f8b7 2096 	ldrh.w	r2, [r7, #150]	; 0x96
 8007ee8:	1d38      	adds	r0, r7, #4
 8007eea:	6800      	ldr	r0, [r0, #0]
 8007eec:	f001 f89d 	bl	800902a <USB_WritePMA>
 8007ef0:	e36c      	b.n	80085cc <USB_EPStartXfer+0xe0c>
          }
        }
        /* auto Switch to single buffer mode when transfer <Mps no need to manage in double buffer */
        else
        {
          len = ep->xfer_len_db;
 8007ef2:	463b      	mov	r3, r7
 8007ef4:	681b      	ldr	r3, [r3, #0]
 8007ef6:	6a1b      	ldr	r3, [r3, #32]
 8007ef8:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c

          /* disable double buffer mode */
          PCD_CLEAR_EP_DBUF(USBx, ep->num);
 8007efc:	1d3b      	adds	r3, r7, #4
 8007efe:	681a      	ldr	r2, [r3, #0]
 8007f00:	463b      	mov	r3, r7
 8007f02:	681b      	ldr	r3, [r3, #0]
 8007f04:	781b      	ldrb	r3, [r3, #0]
 8007f06:	009b      	lsls	r3, r3, #2
 8007f08:	4413      	add	r3, r2
 8007f0a:	881b      	ldrh	r3, [r3, #0]
 8007f0c:	b29b      	uxth	r3, r3
 8007f0e:	f423 43e2 	bic.w	r3, r3, #28928	; 0x7100
 8007f12:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007f16:	f8a7 3062 	strh.w	r3, [r7, #98]	; 0x62
 8007f1a:	1d3b      	adds	r3, r7, #4
 8007f1c:	681a      	ldr	r2, [r3, #0]
 8007f1e:	463b      	mov	r3, r7
 8007f20:	681b      	ldr	r3, [r3, #0]
 8007f22:	781b      	ldrb	r3, [r3, #0]
 8007f24:	009b      	lsls	r3, r3, #2
 8007f26:	441a      	add	r2, r3
 8007f28:	f8b7 3062 	ldrh.w	r3, [r7, #98]	; 0x62
 8007f2c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007f30:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007f34:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007f38:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007f3c:	b29b      	uxth	r3, r3
 8007f3e:	8013      	strh	r3, [r2, #0]

          /* Set Tx count with nbre of byte to be transmitted */
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 8007f40:	1d3b      	adds	r3, r7, #4
 8007f42:	681b      	ldr	r3, [r3, #0]
 8007f44:	65fb      	str	r3, [r7, #92]	; 0x5c
 8007f46:	1d3b      	adds	r3, r7, #4
 8007f48:	681b      	ldr	r3, [r3, #0]
 8007f4a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007f4e:	b29b      	uxth	r3, r3
 8007f50:	461a      	mov	r2, r3
 8007f52:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007f54:	4413      	add	r3, r2
 8007f56:	65fb      	str	r3, [r7, #92]	; 0x5c
 8007f58:	463b      	mov	r3, r7
 8007f5a:	681b      	ldr	r3, [r3, #0]
 8007f5c:	781b      	ldrb	r3, [r3, #0]
 8007f5e:	011a      	lsls	r2, r3, #4
 8007f60:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007f62:	4413      	add	r3, r2
 8007f64:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8007f68:	65bb      	str	r3, [r7, #88]	; 0x58
 8007f6a:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8007f6e:	b29a      	uxth	r2, r3
 8007f70:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8007f72:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 8007f74:	463b      	mov	r3, r7
 8007f76:	681b      	ldr	r3, [r3, #0]
 8007f78:	891b      	ldrh	r3, [r3, #8]
 8007f7a:	f8a7 3096 	strh.w	r3, [r7, #150]	; 0x96

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8007f7e:	463b      	mov	r3, r7
 8007f80:	681b      	ldr	r3, [r3, #0]
 8007f82:	6959      	ldr	r1, [r3, #20]
 8007f84:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8007f88:	b29b      	uxth	r3, r3
 8007f8a:	f8b7 2096 	ldrh.w	r2, [r7, #150]	; 0x96
 8007f8e:	1d38      	adds	r0, r7, #4
 8007f90:	6800      	ldr	r0, [r0, #0]
 8007f92:	f001 f84a 	bl	800902a <USB_WritePMA>
 8007f96:	e319      	b.n	80085cc <USB_EPStartXfer+0xe0c>

      /* manage isochronous double buffer IN mode */
      else
      {
        /* enable double buffer */
        PCD_SET_EP_DBUF(USBx, ep->num);
 8007f98:	1d3b      	adds	r3, r7, #4
 8007f9a:	681a      	ldr	r2, [r3, #0]
 8007f9c:	463b      	mov	r3, r7
 8007f9e:	681b      	ldr	r3, [r3, #0]
 8007fa0:	781b      	ldrb	r3, [r3, #0]
 8007fa2:	009b      	lsls	r3, r3, #2
 8007fa4:	4413      	add	r3, r2
 8007fa6:	881b      	ldrh	r3, [r3, #0]
 8007fa8:	b29b      	uxth	r3, r3
 8007faa:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007fae:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007fb2:	f8a7 30a8 	strh.w	r3, [r7, #168]	; 0xa8
 8007fb6:	1d3b      	adds	r3, r7, #4
 8007fb8:	681a      	ldr	r2, [r3, #0]
 8007fba:	463b      	mov	r3, r7
 8007fbc:	681b      	ldr	r3, [r3, #0]
 8007fbe:	781b      	ldrb	r3, [r3, #0]
 8007fc0:	009b      	lsls	r3, r3, #2
 8007fc2:	441a      	add	r2, r3
 8007fc4:	f8b7 30a8 	ldrh.w	r3, [r7, #168]	; 0xa8
 8007fc8:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007fcc:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007fd0:	f443 4301 	orr.w	r3, r3, #33024	; 0x8100
 8007fd4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007fd8:	b29b      	uxth	r3, r3
 8007fda:	8013      	strh	r3, [r2, #0]

        /* each Time to write in PMA xfer_len_db will */
        ep->xfer_len_db -= len;
 8007fdc:	463b      	mov	r3, r7
 8007fde:	681b      	ldr	r3, [r3, #0]
 8007fe0:	6a1a      	ldr	r2, [r3, #32]
 8007fe2:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8007fe6:	1ad2      	subs	r2, r2, r3
 8007fe8:	463b      	mov	r3, r7
 8007fea:	681b      	ldr	r3, [r3, #0]
 8007fec:	621a      	str	r2, [r3, #32]

        /* Fill the data buffer */
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 8007fee:	1d3b      	adds	r3, r7, #4
 8007ff0:	681a      	ldr	r2, [r3, #0]
 8007ff2:	463b      	mov	r3, r7
 8007ff4:	681b      	ldr	r3, [r3, #0]
 8007ff6:	781b      	ldrb	r3, [r3, #0]
 8007ff8:	009b      	lsls	r3, r3, #2
 8007ffa:	4413      	add	r3, r2
 8007ffc:	881b      	ldrh	r3, [r3, #0]
 8007ffe:	b29b      	uxth	r3, r3
 8008000:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008004:	2b00      	cmp	r3, #0
 8008006:	f000 8162 	beq.w	80082ce <USB_EPStartXfer+0xb0e>
        {
          /* Set the Double buffer counter for pmabuffer1 */
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800800a:	1d3b      	adds	r3, r7, #4
 800800c:	681b      	ldr	r3, [r3, #0]
 800800e:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8008012:	463b      	mov	r3, r7
 8008014:	681b      	ldr	r3, [r3, #0]
 8008016:	785b      	ldrb	r3, [r3, #1]
 8008018:	2b00      	cmp	r3, #0
 800801a:	d164      	bne.n	80080e6 <USB_EPStartXfer+0x926>
 800801c:	1d3b      	adds	r3, r7, #4
 800801e:	681b      	ldr	r3, [r3, #0]
 8008020:	67bb      	str	r3, [r7, #120]	; 0x78
 8008022:	1d3b      	adds	r3, r7, #4
 8008024:	681b      	ldr	r3, [r3, #0]
 8008026:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800802a:	b29b      	uxth	r3, r3
 800802c:	461a      	mov	r2, r3
 800802e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8008030:	4413      	add	r3, r2
 8008032:	67bb      	str	r3, [r7, #120]	; 0x78
 8008034:	463b      	mov	r3, r7
 8008036:	681b      	ldr	r3, [r3, #0]
 8008038:	781b      	ldrb	r3, [r3, #0]
 800803a:	011a      	lsls	r2, r3, #4
 800803c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800803e:	4413      	add	r3, r2
 8008040:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8008044:	677b      	str	r3, [r7, #116]	; 0x74
 8008046:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800804a:	2b00      	cmp	r3, #0
 800804c:	d112      	bne.n	8008074 <USB_EPStartXfer+0x8b4>
 800804e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8008050:	881b      	ldrh	r3, [r3, #0]
 8008052:	b29b      	uxth	r3, r3
 8008054:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8008058:	b29a      	uxth	r2, r3
 800805a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800805c:	801a      	strh	r2, [r3, #0]
 800805e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8008060:	881b      	ldrh	r3, [r3, #0]
 8008062:	b29b      	uxth	r3, r3
 8008064:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008068:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800806c:	b29a      	uxth	r2, r3
 800806e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8008070:	801a      	strh	r2, [r3, #0]
 8008072:	e057      	b.n	8008124 <USB_EPStartXfer+0x964>
 8008074:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8008078:	2b3e      	cmp	r3, #62	; 0x3e
 800807a:	d817      	bhi.n	80080ac <USB_EPStartXfer+0x8ec>
 800807c:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8008080:	085b      	lsrs	r3, r3, #1
 8008082:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
 8008086:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800808a:	f003 0301 	and.w	r3, r3, #1
 800808e:	2b00      	cmp	r3, #0
 8008090:	d004      	beq.n	800809c <USB_EPStartXfer+0x8dc>
 8008092:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
 8008096:	3301      	adds	r3, #1
 8008098:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
 800809c:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
 80080a0:	b29b      	uxth	r3, r3
 80080a2:	029b      	lsls	r3, r3, #10
 80080a4:	b29a      	uxth	r2, r3
 80080a6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80080a8:	801a      	strh	r2, [r3, #0]
 80080aa:	e03b      	b.n	8008124 <USB_EPStartXfer+0x964>
 80080ac:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80080b0:	095b      	lsrs	r3, r3, #5
 80080b2:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
 80080b6:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80080ba:	f003 031f 	and.w	r3, r3, #31
 80080be:	2b00      	cmp	r3, #0
 80080c0:	d104      	bne.n	80080cc <USB_EPStartXfer+0x90c>
 80080c2:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
 80080c6:	3b01      	subs	r3, #1
 80080c8:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
 80080cc:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
 80080d0:	b29b      	uxth	r3, r3
 80080d2:	029b      	lsls	r3, r3, #10
 80080d4:	b29b      	uxth	r3, r3
 80080d6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80080da:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80080de:	b29a      	uxth	r2, r3
 80080e0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80080e2:	801a      	strh	r2, [r3, #0]
 80080e4:	e01e      	b.n	8008124 <USB_EPStartXfer+0x964>
 80080e6:	463b      	mov	r3, r7
 80080e8:	681b      	ldr	r3, [r3, #0]
 80080ea:	785b      	ldrb	r3, [r3, #1]
 80080ec:	2b01      	cmp	r3, #1
 80080ee:	d119      	bne.n	8008124 <USB_EPStartXfer+0x964>
 80080f0:	1d3b      	adds	r3, r7, #4
 80080f2:	681b      	ldr	r3, [r3, #0]
 80080f4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80080f8:	b29b      	uxth	r3, r3
 80080fa:	461a      	mov	r2, r3
 80080fc:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8008100:	4413      	add	r3, r2
 8008102:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8008106:	463b      	mov	r3, r7
 8008108:	681b      	ldr	r3, [r3, #0]
 800810a:	781b      	ldrb	r3, [r3, #0]
 800810c:	011a      	lsls	r2, r3, #4
 800810e:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8008112:	4413      	add	r3, r2
 8008114:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8008118:	67fb      	str	r3, [r7, #124]	; 0x7c
 800811a:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800811e:	b29a      	uxth	r2, r3
 8008120:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8008122:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr1;
 8008124:	463b      	mov	r3, r7
 8008126:	681b      	ldr	r3, [r3, #0]
 8008128:	895b      	ldrh	r3, [r3, #10]
 800812a:	f8a7 3096 	strh.w	r3, [r7, #150]	; 0x96

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800812e:	463b      	mov	r3, r7
 8008130:	681b      	ldr	r3, [r3, #0]
 8008132:	6959      	ldr	r1, [r3, #20]
 8008134:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8008138:	b29b      	uxth	r3, r3
 800813a:	f8b7 2096 	ldrh.w	r2, [r7, #150]	; 0x96
 800813e:	1d38      	adds	r0, r7, #4
 8008140:	6800      	ldr	r0, [r0, #0]
 8008142:	f000 ff72 	bl	800902a <USB_WritePMA>
          ep->xfer_buff += len;
 8008146:	463b      	mov	r3, r7
 8008148:	681b      	ldr	r3, [r3, #0]
 800814a:	695a      	ldr	r2, [r3, #20]
 800814c:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8008150:	441a      	add	r2, r3
 8008152:	463b      	mov	r3, r7
 8008154:	681b      	ldr	r3, [r3, #0]
 8008156:	615a      	str	r2, [r3, #20]

          if (ep->xfer_len_db > ep->maxpacket)
 8008158:	463b      	mov	r3, r7
 800815a:	681b      	ldr	r3, [r3, #0]
 800815c:	6a1a      	ldr	r2, [r3, #32]
 800815e:	463b      	mov	r3, r7
 8008160:	681b      	ldr	r3, [r3, #0]
 8008162:	691b      	ldr	r3, [r3, #16]
 8008164:	429a      	cmp	r2, r3
 8008166:	d909      	bls.n	800817c <USB_EPStartXfer+0x9bc>
          {
            ep->xfer_len_db -= len;
 8008168:	463b      	mov	r3, r7
 800816a:	681b      	ldr	r3, [r3, #0]
 800816c:	6a1a      	ldr	r2, [r3, #32]
 800816e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8008172:	1ad2      	subs	r2, r2, r3
 8008174:	463b      	mov	r3, r7
 8008176:	681b      	ldr	r3, [r3, #0]
 8008178:	621a      	str	r2, [r3, #32]
 800817a:	e008      	b.n	800818e <USB_EPStartXfer+0x9ce>
          }
          else
          {
            len = ep->xfer_len_db;
 800817c:	463b      	mov	r3, r7
 800817e:	681b      	ldr	r3, [r3, #0]
 8008180:	6a1b      	ldr	r3, [r3, #32]
 8008182:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
            ep->xfer_len_db = 0U;
 8008186:	463b      	mov	r3, r7
 8008188:	681b      	ldr	r3, [r3, #0]
 800818a:	2200      	movs	r2, #0
 800818c:	621a      	str	r2, [r3, #32]
          }

          if (len > 0U)
 800818e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8008192:	2b00      	cmp	r3, #0
 8008194:	f000 821a 	beq.w	80085cc <USB_EPStartXfer+0xe0c>
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8008198:	463b      	mov	r3, r7
 800819a:	681b      	ldr	r3, [r3, #0]
 800819c:	785b      	ldrb	r3, [r3, #1]
 800819e:	2b00      	cmp	r3, #0
 80081a0:	d164      	bne.n	800826c <USB_EPStartXfer+0xaac>
 80081a2:	1d3b      	adds	r3, r7, #4
 80081a4:	681b      	ldr	r3, [r3, #0]
 80081a6:	66bb      	str	r3, [r7, #104]	; 0x68
 80081a8:	1d3b      	adds	r3, r7, #4
 80081aa:	681b      	ldr	r3, [r3, #0]
 80081ac:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80081b0:	b29b      	uxth	r3, r3
 80081b2:	461a      	mov	r2, r3
 80081b4:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80081b6:	4413      	add	r3, r2
 80081b8:	66bb      	str	r3, [r7, #104]	; 0x68
 80081ba:	463b      	mov	r3, r7
 80081bc:	681b      	ldr	r3, [r3, #0]
 80081be:	781b      	ldrb	r3, [r3, #0]
 80081c0:	011a      	lsls	r2, r3, #4
 80081c2:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80081c4:	4413      	add	r3, r2
 80081c6:	f203 4304 	addw	r3, r3, #1028	; 0x404
 80081ca:	667b      	str	r3, [r7, #100]	; 0x64
 80081cc:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80081d0:	2b00      	cmp	r3, #0
 80081d2:	d112      	bne.n	80081fa <USB_EPStartXfer+0xa3a>
 80081d4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80081d6:	881b      	ldrh	r3, [r3, #0]
 80081d8:	b29b      	uxth	r3, r3
 80081da:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 80081de:	b29a      	uxth	r2, r3
 80081e0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80081e2:	801a      	strh	r2, [r3, #0]
 80081e4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80081e6:	881b      	ldrh	r3, [r3, #0]
 80081e8:	b29b      	uxth	r3, r3
 80081ea:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80081ee:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80081f2:	b29a      	uxth	r2, r3
 80081f4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80081f6:	801a      	strh	r2, [r3, #0]
 80081f8:	e057      	b.n	80082aa <USB_EPStartXfer+0xaea>
 80081fa:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80081fe:	2b3e      	cmp	r3, #62	; 0x3e
 8008200:	d817      	bhi.n	8008232 <USB_EPStartXfer+0xa72>
 8008202:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8008206:	085b      	lsrs	r3, r3, #1
 8008208:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
 800820c:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8008210:	f003 0301 	and.w	r3, r3, #1
 8008214:	2b00      	cmp	r3, #0
 8008216:	d004      	beq.n	8008222 <USB_EPStartXfer+0xa62>
 8008218:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800821c:	3301      	adds	r3, #1
 800821e:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
 8008222:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8008226:	b29b      	uxth	r3, r3
 8008228:	029b      	lsls	r3, r3, #10
 800822a:	b29a      	uxth	r2, r3
 800822c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800822e:	801a      	strh	r2, [r3, #0]
 8008230:	e03b      	b.n	80082aa <USB_EPStartXfer+0xaea>
 8008232:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8008236:	095b      	lsrs	r3, r3, #5
 8008238:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
 800823c:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8008240:	f003 031f 	and.w	r3, r3, #31
 8008244:	2b00      	cmp	r3, #0
 8008246:	d104      	bne.n	8008252 <USB_EPStartXfer+0xa92>
 8008248:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800824c:	3b01      	subs	r3, #1
 800824e:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
 8008252:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8008256:	b29b      	uxth	r3, r3
 8008258:	029b      	lsls	r3, r3, #10
 800825a:	b29b      	uxth	r3, r3
 800825c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008260:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008264:	b29a      	uxth	r2, r3
 8008266:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8008268:	801a      	strh	r2, [r3, #0]
 800826a:	e01e      	b.n	80082aa <USB_EPStartXfer+0xaea>
 800826c:	463b      	mov	r3, r7
 800826e:	681b      	ldr	r3, [r3, #0]
 8008270:	785b      	ldrb	r3, [r3, #1]
 8008272:	2b01      	cmp	r3, #1
 8008274:	d119      	bne.n	80082aa <USB_EPStartXfer+0xaea>
 8008276:	1d3b      	adds	r3, r7, #4
 8008278:	681b      	ldr	r3, [r3, #0]
 800827a:	673b      	str	r3, [r7, #112]	; 0x70
 800827c:	1d3b      	adds	r3, r7, #4
 800827e:	681b      	ldr	r3, [r3, #0]
 8008280:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008284:	b29b      	uxth	r3, r3
 8008286:	461a      	mov	r2, r3
 8008288:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800828a:	4413      	add	r3, r2
 800828c:	673b      	str	r3, [r7, #112]	; 0x70
 800828e:	463b      	mov	r3, r7
 8008290:	681b      	ldr	r3, [r3, #0]
 8008292:	781b      	ldrb	r3, [r3, #0]
 8008294:	011a      	lsls	r2, r3, #4
 8008296:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8008298:	4413      	add	r3, r2
 800829a:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800829e:	66fb      	str	r3, [r7, #108]	; 0x6c
 80082a0:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80082a4:	b29a      	uxth	r2, r3
 80082a6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80082a8:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 80082aa:	463b      	mov	r3, r7
 80082ac:	681b      	ldr	r3, [r3, #0]
 80082ae:	891b      	ldrh	r3, [r3, #8]
 80082b0:	f8a7 3096 	strh.w	r3, [r7, #150]	; 0x96

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80082b4:	463b      	mov	r3, r7
 80082b6:	681b      	ldr	r3, [r3, #0]
 80082b8:	6959      	ldr	r1, [r3, #20]
 80082ba:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80082be:	b29b      	uxth	r3, r3
 80082c0:	f8b7 2096 	ldrh.w	r2, [r7, #150]	; 0x96
 80082c4:	1d38      	adds	r0, r7, #4
 80082c6:	6800      	ldr	r0, [r0, #0]
 80082c8:	f000 feaf 	bl	800902a <USB_WritePMA>
 80082cc:	e17e      	b.n	80085cc <USB_EPStartXfer+0xe0c>
          }
        }
        else
        {
          /* Set the Double buffer counter for pmabuffer0 */
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 80082ce:	463b      	mov	r3, r7
 80082d0:	681b      	ldr	r3, [r3, #0]
 80082d2:	785b      	ldrb	r3, [r3, #1]
 80082d4:	2b00      	cmp	r3, #0
 80082d6:	d16f      	bne.n	80083b8 <USB_EPStartXfer+0xbf8>
 80082d8:	1d3b      	adds	r3, r7, #4
 80082da:	681b      	ldr	r3, [r3, #0]
 80082dc:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 80082e0:	1d3b      	adds	r3, r7, #4
 80082e2:	681b      	ldr	r3, [r3, #0]
 80082e4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80082e8:	b29b      	uxth	r3, r3
 80082ea:	461a      	mov	r2, r3
 80082ec:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80082f0:	4413      	add	r3, r2
 80082f2:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 80082f6:	463b      	mov	r3, r7
 80082f8:	681b      	ldr	r3, [r3, #0]
 80082fa:	781b      	ldrb	r3, [r3, #0]
 80082fc:	011a      	lsls	r2, r3, #4
 80082fe:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8008302:	4413      	add	r3, r2
 8008304:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8008308:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 800830c:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8008310:	2b00      	cmp	r3, #0
 8008312:	d116      	bne.n	8008342 <USB_EPStartXfer+0xb82>
 8008314:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8008318:	881b      	ldrh	r3, [r3, #0]
 800831a:	b29b      	uxth	r3, r3
 800831c:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8008320:	b29a      	uxth	r2, r3
 8008322:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8008326:	801a      	strh	r2, [r3, #0]
 8008328:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800832c:	881b      	ldrh	r3, [r3, #0]
 800832e:	b29b      	uxth	r3, r3
 8008330:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008334:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008338:	b29a      	uxth	r2, r3
 800833a:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800833e:	801a      	strh	r2, [r3, #0]
 8008340:	e05f      	b.n	8008402 <USB_EPStartXfer+0xc42>
 8008342:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8008346:	2b3e      	cmp	r3, #62	; 0x3e
 8008348:	d818      	bhi.n	800837c <USB_EPStartXfer+0xbbc>
 800834a:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800834e:	085b      	lsrs	r3, r3, #1
 8008350:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
 8008354:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8008358:	f003 0301 	and.w	r3, r3, #1
 800835c:	2b00      	cmp	r3, #0
 800835e:	d004      	beq.n	800836a <USB_EPStartXfer+0xbaa>
 8008360:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8008364:	3301      	adds	r3, #1
 8008366:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
 800836a:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 800836e:	b29b      	uxth	r3, r3
 8008370:	029b      	lsls	r3, r3, #10
 8008372:	b29a      	uxth	r2, r3
 8008374:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8008378:	801a      	strh	r2, [r3, #0]
 800837a:	e042      	b.n	8008402 <USB_EPStartXfer+0xc42>
 800837c:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8008380:	095b      	lsrs	r3, r3, #5
 8008382:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
 8008386:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800838a:	f003 031f 	and.w	r3, r3, #31
 800838e:	2b00      	cmp	r3, #0
 8008390:	d104      	bne.n	800839c <USB_EPStartXfer+0xbdc>
 8008392:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8008396:	3b01      	subs	r3, #1
 8008398:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
 800839c:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 80083a0:	b29b      	uxth	r3, r3
 80083a2:	029b      	lsls	r3, r3, #10
 80083a4:	b29b      	uxth	r3, r3
 80083a6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80083aa:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80083ae:	b29a      	uxth	r2, r3
 80083b0:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80083b4:	801a      	strh	r2, [r3, #0]
 80083b6:	e024      	b.n	8008402 <USB_EPStartXfer+0xc42>
 80083b8:	463b      	mov	r3, r7
 80083ba:	681b      	ldr	r3, [r3, #0]
 80083bc:	785b      	ldrb	r3, [r3, #1]
 80083be:	2b01      	cmp	r3, #1
 80083c0:	d11f      	bne.n	8008402 <USB_EPStartXfer+0xc42>
 80083c2:	1d3b      	adds	r3, r7, #4
 80083c4:	681b      	ldr	r3, [r3, #0]
 80083c6:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 80083ca:	1d3b      	adds	r3, r7, #4
 80083cc:	681b      	ldr	r3, [r3, #0]
 80083ce:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80083d2:	b29b      	uxth	r3, r3
 80083d4:	461a      	mov	r2, r3
 80083d6:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 80083da:	4413      	add	r3, r2
 80083dc:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 80083e0:	463b      	mov	r3, r7
 80083e2:	681b      	ldr	r3, [r3, #0]
 80083e4:	781b      	ldrb	r3, [r3, #0]
 80083e6:	011a      	lsls	r2, r3, #4
 80083e8:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 80083ec:	4413      	add	r3, r2
 80083ee:	f203 4304 	addw	r3, r3, #1028	; 0x404
 80083f2:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 80083f6:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80083fa:	b29a      	uxth	r2, r3
 80083fc:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8008400:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 8008402:	463b      	mov	r3, r7
 8008404:	681b      	ldr	r3, [r3, #0]
 8008406:	891b      	ldrh	r3, [r3, #8]
 8008408:	f8a7 3096 	strh.w	r3, [r7, #150]	; 0x96

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800840c:	463b      	mov	r3, r7
 800840e:	681b      	ldr	r3, [r3, #0]
 8008410:	6959      	ldr	r1, [r3, #20]
 8008412:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8008416:	b29b      	uxth	r3, r3
 8008418:	f8b7 2096 	ldrh.w	r2, [r7, #150]	; 0x96
 800841c:	1d38      	adds	r0, r7, #4
 800841e:	6800      	ldr	r0, [r0, #0]
 8008420:	f000 fe03 	bl	800902a <USB_WritePMA>
          ep->xfer_buff += len;
 8008424:	463b      	mov	r3, r7
 8008426:	681b      	ldr	r3, [r3, #0]
 8008428:	695a      	ldr	r2, [r3, #20]
 800842a:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800842e:	441a      	add	r2, r3
 8008430:	463b      	mov	r3, r7
 8008432:	681b      	ldr	r3, [r3, #0]
 8008434:	615a      	str	r2, [r3, #20]

          if (ep->xfer_len_db > ep->maxpacket)
 8008436:	463b      	mov	r3, r7
 8008438:	681b      	ldr	r3, [r3, #0]
 800843a:	6a1a      	ldr	r2, [r3, #32]
 800843c:	463b      	mov	r3, r7
 800843e:	681b      	ldr	r3, [r3, #0]
 8008440:	691b      	ldr	r3, [r3, #16]
 8008442:	429a      	cmp	r2, r3
 8008444:	d909      	bls.n	800845a <USB_EPStartXfer+0xc9a>
          {
            ep->xfer_len_db -= len;
 8008446:	463b      	mov	r3, r7
 8008448:	681b      	ldr	r3, [r3, #0]
 800844a:	6a1a      	ldr	r2, [r3, #32]
 800844c:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8008450:	1ad2      	subs	r2, r2, r3
 8008452:	463b      	mov	r3, r7
 8008454:	681b      	ldr	r3, [r3, #0]
 8008456:	621a      	str	r2, [r3, #32]
 8008458:	e008      	b.n	800846c <USB_EPStartXfer+0xcac>
          }
          else
          {
            len = ep->xfer_len_db;
 800845a:	463b      	mov	r3, r7
 800845c:	681b      	ldr	r3, [r3, #0]
 800845e:	6a1b      	ldr	r3, [r3, #32]
 8008460:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
            ep->xfer_len_db = 0U;
 8008464:	463b      	mov	r3, r7
 8008466:	681b      	ldr	r3, [r3, #0]
 8008468:	2200      	movs	r2, #0
 800846a:	621a      	str	r2, [r3, #32]
          }

          if (len > 0U)
 800846c:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8008470:	2b00      	cmp	r3, #0
 8008472:	f000 80ab 	beq.w	80085cc <USB_EPStartXfer+0xe0c>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8008476:	1d3b      	adds	r3, r7, #4
 8008478:	681b      	ldr	r3, [r3, #0]
 800847a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800847e:	463b      	mov	r3, r7
 8008480:	681b      	ldr	r3, [r3, #0]
 8008482:	785b      	ldrb	r3, [r3, #1]
 8008484:	2b00      	cmp	r3, #0
 8008486:	d16f      	bne.n	8008568 <USB_EPStartXfer+0xda8>
 8008488:	1d3b      	adds	r3, r7, #4
 800848a:	681b      	ldr	r3, [r3, #0]
 800848c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8008490:	1d3b      	adds	r3, r7, #4
 8008492:	681b      	ldr	r3, [r3, #0]
 8008494:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008498:	b29b      	uxth	r3, r3
 800849a:	461a      	mov	r2, r3
 800849c:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80084a0:	4413      	add	r3, r2
 80084a2:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80084a6:	463b      	mov	r3, r7
 80084a8:	681b      	ldr	r3, [r3, #0]
 80084aa:	781b      	ldrb	r3, [r3, #0]
 80084ac:	011a      	lsls	r2, r3, #4
 80084ae:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80084b2:	4413      	add	r3, r2
 80084b4:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 80084b8:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80084bc:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80084c0:	2b00      	cmp	r3, #0
 80084c2:	d116      	bne.n	80084f2 <USB_EPStartXfer+0xd32>
 80084c4:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80084c8:	881b      	ldrh	r3, [r3, #0]
 80084ca:	b29b      	uxth	r3, r3
 80084cc:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 80084d0:	b29a      	uxth	r2, r3
 80084d2:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80084d6:	801a      	strh	r2, [r3, #0]
 80084d8:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80084dc:	881b      	ldrh	r3, [r3, #0]
 80084de:	b29b      	uxth	r3, r3
 80084e0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80084e4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80084e8:	b29a      	uxth	r2, r3
 80084ea:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80084ee:	801a      	strh	r2, [r3, #0]
 80084f0:	e05b      	b.n	80085aa <USB_EPStartXfer+0xdea>
 80084f2:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80084f6:	2b3e      	cmp	r3, #62	; 0x3e
 80084f8:	d818      	bhi.n	800852c <USB_EPStartXfer+0xd6c>
 80084fa:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80084fe:	085b      	lsrs	r3, r3, #1
 8008500:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 8008504:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8008508:	f003 0301 	and.w	r3, r3, #1
 800850c:	2b00      	cmp	r3, #0
 800850e:	d004      	beq.n	800851a <USB_EPStartXfer+0xd5a>
 8008510:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8008514:	3301      	adds	r3, #1
 8008516:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 800851a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800851e:	b29b      	uxth	r3, r3
 8008520:	029b      	lsls	r3, r3, #10
 8008522:	b29a      	uxth	r2, r3
 8008524:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8008528:	801a      	strh	r2, [r3, #0]
 800852a:	e03e      	b.n	80085aa <USB_EPStartXfer+0xdea>
 800852c:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8008530:	095b      	lsrs	r3, r3, #5
 8008532:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 8008536:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800853a:	f003 031f 	and.w	r3, r3, #31
 800853e:	2b00      	cmp	r3, #0
 8008540:	d104      	bne.n	800854c <USB_EPStartXfer+0xd8c>
 8008542:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8008546:	3b01      	subs	r3, #1
 8008548:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 800854c:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8008550:	b29b      	uxth	r3, r3
 8008552:	029b      	lsls	r3, r3, #10
 8008554:	b29b      	uxth	r3, r3
 8008556:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800855a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800855e:	b29a      	uxth	r2, r3
 8008560:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8008564:	801a      	strh	r2, [r3, #0]
 8008566:	e020      	b.n	80085aa <USB_EPStartXfer+0xdea>
 8008568:	463b      	mov	r3, r7
 800856a:	681b      	ldr	r3, [r3, #0]
 800856c:	785b      	ldrb	r3, [r3, #1]
 800856e:	2b01      	cmp	r3, #1
 8008570:	d11b      	bne.n	80085aa <USB_EPStartXfer+0xdea>
 8008572:	1d3b      	adds	r3, r7, #4
 8008574:	681b      	ldr	r3, [r3, #0]
 8008576:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800857a:	b29b      	uxth	r3, r3
 800857c:	461a      	mov	r2, r3
 800857e:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8008582:	4413      	add	r3, r2
 8008584:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8008588:	463b      	mov	r3, r7
 800858a:	681b      	ldr	r3, [r3, #0]
 800858c:	781b      	ldrb	r3, [r3, #0]
 800858e:	011a      	lsls	r2, r3, #4
 8008590:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8008594:	4413      	add	r3, r2
 8008596:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800859a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 800859e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80085a2:	b29a      	uxth	r2, r3
 80085a4:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80085a8:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 80085aa:	463b      	mov	r3, r7
 80085ac:	681b      	ldr	r3, [r3, #0]
 80085ae:	895b      	ldrh	r3, [r3, #10]
 80085b0:	f8a7 3096 	strh.w	r3, [r7, #150]	; 0x96

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80085b4:	463b      	mov	r3, r7
 80085b6:	681b      	ldr	r3, [r3, #0]
 80085b8:	6959      	ldr	r1, [r3, #20]
 80085ba:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80085be:	b29b      	uxth	r3, r3
 80085c0:	f8b7 2096 	ldrh.w	r2, [r7, #150]	; 0x96
 80085c4:	1d38      	adds	r0, r7, #4
 80085c6:	6800      	ldr	r0, [r0, #0]
 80085c8:	f000 fd2f 	bl	800902a <USB_WritePMA>
          }
        }
      }
    }

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 80085cc:	1d3b      	adds	r3, r7, #4
 80085ce:	681a      	ldr	r2, [r3, #0]
 80085d0:	463b      	mov	r3, r7
 80085d2:	681b      	ldr	r3, [r3, #0]
 80085d4:	781b      	ldrb	r3, [r3, #0]
 80085d6:	009b      	lsls	r3, r3, #2
 80085d8:	4413      	add	r3, r2
 80085da:	881b      	ldrh	r3, [r3, #0]
 80085dc:	b29b      	uxth	r3, r3
 80085de:	f107 020a 	add.w	r2, r7, #10
 80085e2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80085e6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80085ea:	8013      	strh	r3, [r2, #0]
 80085ec:	f107 030a 	add.w	r3, r7, #10
 80085f0:	f107 020a 	add.w	r2, r7, #10
 80085f4:	8812      	ldrh	r2, [r2, #0]
 80085f6:	f082 0210 	eor.w	r2, r2, #16
 80085fa:	801a      	strh	r2, [r3, #0]
 80085fc:	f107 030a 	add.w	r3, r7, #10
 8008600:	f107 020a 	add.w	r2, r7, #10
 8008604:	8812      	ldrh	r2, [r2, #0]
 8008606:	f082 0220 	eor.w	r2, r2, #32
 800860a:	801a      	strh	r2, [r3, #0]
 800860c:	1d3b      	adds	r3, r7, #4
 800860e:	681a      	ldr	r2, [r3, #0]
 8008610:	463b      	mov	r3, r7
 8008612:	681b      	ldr	r3, [r3, #0]
 8008614:	781b      	ldrb	r3, [r3, #0]
 8008616:	009b      	lsls	r3, r3, #2
 8008618:	441a      	add	r2, r3
 800861a:	f107 030a 	add.w	r3, r7, #10
 800861e:	881b      	ldrh	r3, [r3, #0]
 8008620:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8008624:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8008628:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800862c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008630:	b29b      	uxth	r3, r3
 8008632:	8013      	strh	r3, [r2, #0]
 8008634:	e3b5      	b.n	8008da2 <USB_EPStartXfer+0x15e2>
  }
  else /* OUT endpoint */
  {
    if (ep->doublebuffer == 0U)
 8008636:	463b      	mov	r3, r7
 8008638:	681b      	ldr	r3, [r3, #0]
 800863a:	7b1b      	ldrb	r3, [r3, #12]
 800863c:	2b00      	cmp	r3, #0
 800863e:	f040 8090 	bne.w	8008762 <USB_EPStartXfer+0xfa2>
    {
      /* Multi packet transfer */
      if (ep->xfer_len > ep->maxpacket)
 8008642:	463b      	mov	r3, r7
 8008644:	681b      	ldr	r3, [r3, #0]
 8008646:	699a      	ldr	r2, [r3, #24]
 8008648:	463b      	mov	r3, r7
 800864a:	681b      	ldr	r3, [r3, #0]
 800864c:	691b      	ldr	r3, [r3, #16]
 800864e:	429a      	cmp	r2, r3
 8008650:	d90e      	bls.n	8008670 <USB_EPStartXfer+0xeb0>
      {
        len = ep->maxpacket;
 8008652:	463b      	mov	r3, r7
 8008654:	681b      	ldr	r3, [r3, #0]
 8008656:	691b      	ldr	r3, [r3, #16]
 8008658:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
        ep->xfer_len -= len;
 800865c:	463b      	mov	r3, r7
 800865e:	681b      	ldr	r3, [r3, #0]
 8008660:	699a      	ldr	r2, [r3, #24]
 8008662:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8008666:	1ad2      	subs	r2, r2, r3
 8008668:	463b      	mov	r3, r7
 800866a:	681b      	ldr	r3, [r3, #0]
 800866c:	619a      	str	r2, [r3, #24]
 800866e:	e008      	b.n	8008682 <USB_EPStartXfer+0xec2>
      }
      else
      {
        len = ep->xfer_len;
 8008670:	463b      	mov	r3, r7
 8008672:	681b      	ldr	r3, [r3, #0]
 8008674:	699b      	ldr	r3, [r3, #24]
 8008676:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
        ep->xfer_len = 0U;
 800867a:	463b      	mov	r3, r7
 800867c:	681b      	ldr	r3, [r3, #0]
 800867e:	2200      	movs	r2, #0
 8008680:	619a      	str	r2, [r3, #24]
      }
      /* configure and validate Rx endpoint */
      PCD_SET_EP_RX_CNT(USBx, ep->num, len);
 8008682:	1d3b      	adds	r3, r7, #4
 8008684:	681b      	ldr	r3, [r3, #0]
 8008686:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800868a:	1d3b      	adds	r3, r7, #4
 800868c:	681b      	ldr	r3, [r3, #0]
 800868e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008692:	b29b      	uxth	r3, r3
 8008694:	461a      	mov	r2, r3
 8008696:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 800869a:	4413      	add	r3, r2
 800869c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80086a0:	463b      	mov	r3, r7
 80086a2:	681b      	ldr	r3, [r3, #0]
 80086a4:	781b      	ldrb	r3, [r3, #0]
 80086a6:	011a      	lsls	r2, r3, #4
 80086a8:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 80086ac:	4413      	add	r3, r2
 80086ae:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 80086b2:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80086b6:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80086ba:	2b00      	cmp	r3, #0
 80086bc:	d116      	bne.n	80086ec <USB_EPStartXfer+0xf2c>
 80086be:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80086c2:	881b      	ldrh	r3, [r3, #0]
 80086c4:	b29b      	uxth	r3, r3
 80086c6:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 80086ca:	b29a      	uxth	r2, r3
 80086cc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80086d0:	801a      	strh	r2, [r3, #0]
 80086d2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80086d6:	881b      	ldrh	r3, [r3, #0]
 80086d8:	b29b      	uxth	r3, r3
 80086da:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80086de:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80086e2:	b29a      	uxth	r2, r3
 80086e4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80086e8:	801a      	strh	r2, [r3, #0]
 80086ea:	e32c      	b.n	8008d46 <USB_EPStartXfer+0x1586>
 80086ec:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80086f0:	2b3e      	cmp	r3, #62	; 0x3e
 80086f2:	d818      	bhi.n	8008726 <USB_EPStartXfer+0xf66>
 80086f4:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80086f8:	085b      	lsrs	r3, r3, #1
 80086fa:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 80086fe:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8008702:	f003 0301 	and.w	r3, r3, #1
 8008706:	2b00      	cmp	r3, #0
 8008708:	d004      	beq.n	8008714 <USB_EPStartXfer+0xf54>
 800870a:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800870e:	3301      	adds	r3, #1
 8008710:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 8008714:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8008718:	b29b      	uxth	r3, r3
 800871a:	029b      	lsls	r3, r3, #10
 800871c:	b29a      	uxth	r2, r3
 800871e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8008722:	801a      	strh	r2, [r3, #0]
 8008724:	e30f      	b.n	8008d46 <USB_EPStartXfer+0x1586>
 8008726:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800872a:	095b      	lsrs	r3, r3, #5
 800872c:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 8008730:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8008734:	f003 031f 	and.w	r3, r3, #31
 8008738:	2b00      	cmp	r3, #0
 800873a:	d104      	bne.n	8008746 <USB_EPStartXfer+0xf86>
 800873c:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8008740:	3b01      	subs	r3, #1
 8008742:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 8008746:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800874a:	b29b      	uxth	r3, r3
 800874c:	029b      	lsls	r3, r3, #10
 800874e:	b29b      	uxth	r3, r3
 8008750:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008754:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008758:	b29a      	uxth	r2, r3
 800875a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800875e:	801a      	strh	r2, [r3, #0]
 8008760:	e2f1      	b.n	8008d46 <USB_EPStartXfer+0x1586>
    }
    else
    {
      /* First Transfer Coming From HAL_PCD_EP_Receive & From ISR */
      /* Set the Double buffer counter */
      if (ep->type == EP_TYPE_BULK)
 8008762:	463b      	mov	r3, r7
 8008764:	681b      	ldr	r3, [r3, #0]
 8008766:	78db      	ldrb	r3, [r3, #3]
 8008768:	2b02      	cmp	r3, #2
 800876a:	f040 818f 	bne.w	8008a8c <USB_EPStartXfer+0x12cc>
      {
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 800876e:	463b      	mov	r3, r7
 8008770:	681b      	ldr	r3, [r3, #0]
 8008772:	785b      	ldrb	r3, [r3, #1]
 8008774:	2b00      	cmp	r3, #0
 8008776:	d175      	bne.n	8008864 <USB_EPStartXfer+0x10a4>
 8008778:	1d3b      	adds	r3, r7, #4
 800877a:	681b      	ldr	r3, [r3, #0]
 800877c:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8008780:	1d3b      	adds	r3, r7, #4
 8008782:	681b      	ldr	r3, [r3, #0]
 8008784:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008788:	b29b      	uxth	r3, r3
 800878a:	461a      	mov	r2, r3
 800878c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8008790:	4413      	add	r3, r2
 8008792:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8008796:	463b      	mov	r3, r7
 8008798:	681b      	ldr	r3, [r3, #0]
 800879a:	781b      	ldrb	r3, [r3, #0]
 800879c:	011a      	lsls	r2, r3, #4
 800879e:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 80087a2:	4413      	add	r3, r2
 80087a4:	f203 4304 	addw	r3, r3, #1028	; 0x404
 80087a8:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80087ac:	463b      	mov	r3, r7
 80087ae:	681b      	ldr	r3, [r3, #0]
 80087b0:	691b      	ldr	r3, [r3, #16]
 80087b2:	2b00      	cmp	r3, #0
 80087b4:	d116      	bne.n	80087e4 <USB_EPStartXfer+0x1024>
 80087b6:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 80087ba:	881b      	ldrh	r3, [r3, #0]
 80087bc:	b29b      	uxth	r3, r3
 80087be:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 80087c2:	b29a      	uxth	r2, r3
 80087c4:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 80087c8:	801a      	strh	r2, [r3, #0]
 80087ca:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 80087ce:	881b      	ldrh	r3, [r3, #0]
 80087d0:	b29b      	uxth	r3, r3
 80087d2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80087d6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80087da:	b29a      	uxth	r2, r3
 80087dc:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 80087e0:	801a      	strh	r2, [r3, #0]
 80087e2:	e065      	b.n	80088b0 <USB_EPStartXfer+0x10f0>
 80087e4:	463b      	mov	r3, r7
 80087e6:	681b      	ldr	r3, [r3, #0]
 80087e8:	691b      	ldr	r3, [r3, #16]
 80087ea:	2b3e      	cmp	r3, #62	; 0x3e
 80087ec:	d81a      	bhi.n	8008824 <USB_EPStartXfer+0x1064>
 80087ee:	463b      	mov	r3, r7
 80087f0:	681b      	ldr	r3, [r3, #0]
 80087f2:	691b      	ldr	r3, [r3, #16]
 80087f4:	085b      	lsrs	r3, r3, #1
 80087f6:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 80087fa:	463b      	mov	r3, r7
 80087fc:	681b      	ldr	r3, [r3, #0]
 80087fe:	691b      	ldr	r3, [r3, #16]
 8008800:	f003 0301 	and.w	r3, r3, #1
 8008804:	2b00      	cmp	r3, #0
 8008806:	d004      	beq.n	8008812 <USB_EPStartXfer+0x1052>
 8008808:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800880c:	3301      	adds	r3, #1
 800880e:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8008812:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8008816:	b29b      	uxth	r3, r3
 8008818:	029b      	lsls	r3, r3, #10
 800881a:	b29a      	uxth	r2, r3
 800881c:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8008820:	801a      	strh	r2, [r3, #0]
 8008822:	e045      	b.n	80088b0 <USB_EPStartXfer+0x10f0>
 8008824:	463b      	mov	r3, r7
 8008826:	681b      	ldr	r3, [r3, #0]
 8008828:	691b      	ldr	r3, [r3, #16]
 800882a:	095b      	lsrs	r3, r3, #5
 800882c:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8008830:	463b      	mov	r3, r7
 8008832:	681b      	ldr	r3, [r3, #0]
 8008834:	691b      	ldr	r3, [r3, #16]
 8008836:	f003 031f 	and.w	r3, r3, #31
 800883a:	2b00      	cmp	r3, #0
 800883c:	d104      	bne.n	8008848 <USB_EPStartXfer+0x1088>
 800883e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8008842:	3b01      	subs	r3, #1
 8008844:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8008848:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800884c:	b29b      	uxth	r3, r3
 800884e:	029b      	lsls	r3, r3, #10
 8008850:	b29b      	uxth	r3, r3
 8008852:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008856:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800885a:	b29a      	uxth	r2, r3
 800885c:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8008860:	801a      	strh	r2, [r3, #0]
 8008862:	e025      	b.n	80088b0 <USB_EPStartXfer+0x10f0>
 8008864:	463b      	mov	r3, r7
 8008866:	681b      	ldr	r3, [r3, #0]
 8008868:	785b      	ldrb	r3, [r3, #1]
 800886a:	2b01      	cmp	r3, #1
 800886c:	d120      	bne.n	80088b0 <USB_EPStartXfer+0x10f0>
 800886e:	1d3b      	adds	r3, r7, #4
 8008870:	681b      	ldr	r3, [r3, #0]
 8008872:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 8008876:	1d3b      	adds	r3, r7, #4
 8008878:	681b      	ldr	r3, [r3, #0]
 800887a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800887e:	b29b      	uxth	r3, r3
 8008880:	461a      	mov	r2, r3
 8008882:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8008886:	4413      	add	r3, r2
 8008888:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 800888c:	463b      	mov	r3, r7
 800888e:	681b      	ldr	r3, [r3, #0]
 8008890:	781b      	ldrb	r3, [r3, #0]
 8008892:	011a      	lsls	r2, r3, #4
 8008894:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8008898:	4413      	add	r3, r2
 800889a:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800889e:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80088a2:	463b      	mov	r3, r7
 80088a4:	681b      	ldr	r3, [r3, #0]
 80088a6:	691b      	ldr	r3, [r3, #16]
 80088a8:	b29a      	uxth	r2, r3
 80088aa:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 80088ae:	801a      	strh	r2, [r3, #0]
 80088b0:	1d3b      	adds	r3, r7, #4
 80088b2:	681b      	ldr	r3, [r3, #0]
 80088b4:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80088b8:	463b      	mov	r3, r7
 80088ba:	681b      	ldr	r3, [r3, #0]
 80088bc:	785b      	ldrb	r3, [r3, #1]
 80088be:	2b00      	cmp	r3, #0
 80088c0:	d175      	bne.n	80089ae <USB_EPStartXfer+0x11ee>
 80088c2:	1d3b      	adds	r3, r7, #4
 80088c4:	681b      	ldr	r3, [r3, #0]
 80088c6:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 80088ca:	1d3b      	adds	r3, r7, #4
 80088cc:	681b      	ldr	r3, [r3, #0]
 80088ce:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80088d2:	b29b      	uxth	r3, r3
 80088d4:	461a      	mov	r2, r3
 80088d6:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 80088da:	4413      	add	r3, r2
 80088dc:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 80088e0:	463b      	mov	r3, r7
 80088e2:	681b      	ldr	r3, [r3, #0]
 80088e4:	781b      	ldrb	r3, [r3, #0]
 80088e6:	011a      	lsls	r2, r3, #4
 80088e8:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 80088ec:	4413      	add	r3, r2
 80088ee:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 80088f2:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80088f6:	463b      	mov	r3, r7
 80088f8:	681b      	ldr	r3, [r3, #0]
 80088fa:	691b      	ldr	r3, [r3, #16]
 80088fc:	2b00      	cmp	r3, #0
 80088fe:	d116      	bne.n	800892e <USB_EPStartXfer+0x116e>
 8008900:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8008904:	881b      	ldrh	r3, [r3, #0]
 8008906:	b29b      	uxth	r3, r3
 8008908:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800890c:	b29a      	uxth	r2, r3
 800890e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8008912:	801a      	strh	r2, [r3, #0]
 8008914:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8008918:	881b      	ldrh	r3, [r3, #0]
 800891a:	b29b      	uxth	r3, r3
 800891c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008920:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008924:	b29a      	uxth	r2, r3
 8008926:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800892a:	801a      	strh	r2, [r3, #0]
 800892c:	e061      	b.n	80089f2 <USB_EPStartXfer+0x1232>
 800892e:	463b      	mov	r3, r7
 8008930:	681b      	ldr	r3, [r3, #0]
 8008932:	691b      	ldr	r3, [r3, #16]
 8008934:	2b3e      	cmp	r3, #62	; 0x3e
 8008936:	d81a      	bhi.n	800896e <USB_EPStartXfer+0x11ae>
 8008938:	463b      	mov	r3, r7
 800893a:	681b      	ldr	r3, [r3, #0]
 800893c:	691b      	ldr	r3, [r3, #16]
 800893e:	085b      	lsrs	r3, r3, #1
 8008940:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 8008944:	463b      	mov	r3, r7
 8008946:	681b      	ldr	r3, [r3, #0]
 8008948:	691b      	ldr	r3, [r3, #16]
 800894a:	f003 0301 	and.w	r3, r3, #1
 800894e:	2b00      	cmp	r3, #0
 8008950:	d004      	beq.n	800895c <USB_EPStartXfer+0x119c>
 8008952:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 8008956:	3301      	adds	r3, #1
 8008958:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 800895c:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 8008960:	b29b      	uxth	r3, r3
 8008962:	029b      	lsls	r3, r3, #10
 8008964:	b29a      	uxth	r2, r3
 8008966:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800896a:	801a      	strh	r2, [r3, #0]
 800896c:	e041      	b.n	80089f2 <USB_EPStartXfer+0x1232>
 800896e:	463b      	mov	r3, r7
 8008970:	681b      	ldr	r3, [r3, #0]
 8008972:	691b      	ldr	r3, [r3, #16]
 8008974:	095b      	lsrs	r3, r3, #5
 8008976:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 800897a:	463b      	mov	r3, r7
 800897c:	681b      	ldr	r3, [r3, #0]
 800897e:	691b      	ldr	r3, [r3, #16]
 8008980:	f003 031f 	and.w	r3, r3, #31
 8008984:	2b00      	cmp	r3, #0
 8008986:	d104      	bne.n	8008992 <USB_EPStartXfer+0x11d2>
 8008988:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 800898c:	3b01      	subs	r3, #1
 800898e:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 8008992:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 8008996:	b29b      	uxth	r3, r3
 8008998:	029b      	lsls	r3, r3, #10
 800899a:	b29b      	uxth	r3, r3
 800899c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80089a0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80089a4:	b29a      	uxth	r2, r3
 80089a6:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 80089aa:	801a      	strh	r2, [r3, #0]
 80089ac:	e021      	b.n	80089f2 <USB_EPStartXfer+0x1232>
 80089ae:	463b      	mov	r3, r7
 80089b0:	681b      	ldr	r3, [r3, #0]
 80089b2:	785b      	ldrb	r3, [r3, #1]
 80089b4:	2b01      	cmp	r3, #1
 80089b6:	d11c      	bne.n	80089f2 <USB_EPStartXfer+0x1232>
 80089b8:	1d3b      	adds	r3, r7, #4
 80089ba:	681b      	ldr	r3, [r3, #0]
 80089bc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80089c0:	b29b      	uxth	r3, r3
 80089c2:	461a      	mov	r2, r3
 80089c4:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80089c8:	4413      	add	r3, r2
 80089ca:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80089ce:	463b      	mov	r3, r7
 80089d0:	681b      	ldr	r3, [r3, #0]
 80089d2:	781b      	ldrb	r3, [r3, #0]
 80089d4:	011a      	lsls	r2, r3, #4
 80089d6:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80089da:	4413      	add	r3, r2
 80089dc:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 80089e0:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80089e4:	463b      	mov	r3, r7
 80089e6:	681b      	ldr	r3, [r3, #0]
 80089e8:	691b      	ldr	r3, [r3, #16]
 80089ea:	b29a      	uxth	r2, r3
 80089ec:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80089f0:	801a      	strh	r2, [r3, #0]

        /* Coming from ISR */
        if (ep->xfer_count != 0U)
 80089f2:	463b      	mov	r3, r7
 80089f4:	681b      	ldr	r3, [r3, #0]
 80089f6:	69db      	ldr	r3, [r3, #28]
 80089f8:	2b00      	cmp	r3, #0
 80089fa:	f000 81a4 	beq.w	8008d46 <USB_EPStartXfer+0x1586>
        {
          /* update last value to check if there is blocking state */
          wEPVal = PCD_GET_ENDPOINT(USBx, ep->num);
 80089fe:	1d3b      	adds	r3, r7, #4
 8008a00:	681a      	ldr	r2, [r3, #0]
 8008a02:	463b      	mov	r3, r7
 8008a04:	681b      	ldr	r3, [r3, #0]
 8008a06:	781b      	ldrb	r3, [r3, #0]
 8008a08:	009b      	lsls	r3, r3, #2
 8008a0a:	4413      	add	r3, r2
 8008a0c:	881b      	ldrh	r3, [r3, #0]
 8008a0e:	f8a7 30b6 	strh.w	r3, [r7, #182]	; 0xb6

          /*Blocking State */
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 8008a12:	f8b7 30b6 	ldrh.w	r3, [r7, #182]	; 0xb6
 8008a16:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8008a1a:	2b00      	cmp	r3, #0
 8008a1c:	d005      	beq.n	8008a2a <USB_EPStartXfer+0x126a>
 8008a1e:	f8b7 30b6 	ldrh.w	r3, [r7, #182]	; 0xb6
 8008a22:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008a26:	2b00      	cmp	r3, #0
 8008a28:	d10d      	bne.n	8008a46 <USB_EPStartXfer+0x1286>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 8008a2a:	f8b7 30b6 	ldrh.w	r3, [r7, #182]	; 0xb6
 8008a2e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 8008a32:	2b00      	cmp	r3, #0
 8008a34:	f040 8187 	bne.w	8008d46 <USB_EPStartXfer+0x1586>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 8008a38:	f8b7 30b6 	ldrh.w	r3, [r7, #182]	; 0xb6
 8008a3c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008a40:	2b00      	cmp	r3, #0
 8008a42:	f040 8180 	bne.w	8008d46 <USB_EPStartXfer+0x1586>
          {
            PCD_FreeUserBuffer(USBx, ep->num, 0U);
 8008a46:	1d3b      	adds	r3, r7, #4
 8008a48:	681a      	ldr	r2, [r3, #0]
 8008a4a:	463b      	mov	r3, r7
 8008a4c:	681b      	ldr	r3, [r3, #0]
 8008a4e:	781b      	ldrb	r3, [r3, #0]
 8008a50:	009b      	lsls	r3, r3, #2
 8008a52:	4413      	add	r3, r2
 8008a54:	881b      	ldrh	r3, [r3, #0]
 8008a56:	b29b      	uxth	r3, r3
 8008a58:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008a5c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008a60:	f8a7 30b4 	strh.w	r3, [r7, #180]	; 0xb4
 8008a64:	1d3b      	adds	r3, r7, #4
 8008a66:	681a      	ldr	r2, [r3, #0]
 8008a68:	463b      	mov	r3, r7
 8008a6a:	681b      	ldr	r3, [r3, #0]
 8008a6c:	781b      	ldrb	r3, [r3, #0]
 8008a6e:	009b      	lsls	r3, r3, #2
 8008a70:	441a      	add	r2, r3
 8008a72:	f8b7 30b4 	ldrh.w	r3, [r7, #180]	; 0xb4
 8008a76:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8008a7a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8008a7e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8008a82:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8008a86:	b29b      	uxth	r3, r3
 8008a88:	8013      	strh	r3, [r2, #0]
 8008a8a:	e15c      	b.n	8008d46 <USB_EPStartXfer+0x1586>
          }
        }
      }
      /* iso out double */
      else if (ep->type == EP_TYPE_ISOC)
 8008a8c:	463b      	mov	r3, r7
 8008a8e:	681b      	ldr	r3, [r3, #0]
 8008a90:	78db      	ldrb	r3, [r3, #3]
 8008a92:	2b01      	cmp	r3, #1
 8008a94:	f040 8155 	bne.w	8008d42 <USB_EPStartXfer+0x1582>
      {
        /* Multi packet transfer */
        if (ep->xfer_len > ep->maxpacket)
 8008a98:	463b      	mov	r3, r7
 8008a9a:	681b      	ldr	r3, [r3, #0]
 8008a9c:	699a      	ldr	r2, [r3, #24]
 8008a9e:	463b      	mov	r3, r7
 8008aa0:	681b      	ldr	r3, [r3, #0]
 8008aa2:	691b      	ldr	r3, [r3, #16]
 8008aa4:	429a      	cmp	r2, r3
 8008aa6:	d90e      	bls.n	8008ac6 <USB_EPStartXfer+0x1306>
        {
          len = ep->maxpacket;
 8008aa8:	463b      	mov	r3, r7
 8008aaa:	681b      	ldr	r3, [r3, #0]
 8008aac:	691b      	ldr	r3, [r3, #16]
 8008aae:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
          ep->xfer_len -= len;
 8008ab2:	463b      	mov	r3, r7
 8008ab4:	681b      	ldr	r3, [r3, #0]
 8008ab6:	699a      	ldr	r2, [r3, #24]
 8008ab8:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8008abc:	1ad2      	subs	r2, r2, r3
 8008abe:	463b      	mov	r3, r7
 8008ac0:	681b      	ldr	r3, [r3, #0]
 8008ac2:	619a      	str	r2, [r3, #24]
 8008ac4:	e008      	b.n	8008ad8 <USB_EPStartXfer+0x1318>
        }
        else
        {
          len = ep->xfer_len;
 8008ac6:	463b      	mov	r3, r7
 8008ac8:	681b      	ldr	r3, [r3, #0]
 8008aca:	699b      	ldr	r3, [r3, #24]
 8008acc:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
          ep->xfer_len = 0U;
 8008ad0:	463b      	mov	r3, r7
 8008ad2:	681b      	ldr	r3, [r3, #0]
 8008ad4:	2200      	movs	r2, #0
 8008ad6:	619a      	str	r2, [r3, #24]
        }
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, len);
 8008ad8:	463b      	mov	r3, r7
 8008ada:	681b      	ldr	r3, [r3, #0]
 8008adc:	785b      	ldrb	r3, [r3, #1]
 8008ade:	2b00      	cmp	r3, #0
 8008ae0:	d16f      	bne.n	8008bc2 <USB_EPStartXfer+0x1402>
 8008ae2:	1d3b      	adds	r3, r7, #4
 8008ae4:	681b      	ldr	r3, [r3, #0]
 8008ae6:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 8008aea:	1d3b      	adds	r3, r7, #4
 8008aec:	681b      	ldr	r3, [r3, #0]
 8008aee:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008af2:	b29b      	uxth	r3, r3
 8008af4:	461a      	mov	r2, r3
 8008af6:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 8008afa:	4413      	add	r3, r2
 8008afc:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 8008b00:	463b      	mov	r3, r7
 8008b02:	681b      	ldr	r3, [r3, #0]
 8008b04:	781b      	ldrb	r3, [r3, #0]
 8008b06:	011a      	lsls	r2, r3, #4
 8008b08:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 8008b0c:	4413      	add	r3, r2
 8008b0e:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8008b12:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8008b16:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8008b1a:	2b00      	cmp	r3, #0
 8008b1c:	d116      	bne.n	8008b4c <USB_EPStartXfer+0x138c>
 8008b1e:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8008b22:	881b      	ldrh	r3, [r3, #0]
 8008b24:	b29b      	uxth	r3, r3
 8008b26:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8008b2a:	b29a      	uxth	r2, r3
 8008b2c:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8008b30:	801a      	strh	r2, [r3, #0]
 8008b32:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8008b36:	881b      	ldrh	r3, [r3, #0]
 8008b38:	b29b      	uxth	r3, r3
 8008b3a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008b3e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008b42:	b29a      	uxth	r2, r3
 8008b44:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8008b48:	801a      	strh	r2, [r3, #0]
 8008b4a:	e05f      	b.n	8008c0c <USB_EPStartXfer+0x144c>
 8008b4c:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8008b50:	2b3e      	cmp	r3, #62	; 0x3e
 8008b52:	d818      	bhi.n	8008b86 <USB_EPStartXfer+0x13c6>
 8008b54:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8008b58:	085b      	lsrs	r3, r3, #1
 8008b5a:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 8008b5e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8008b62:	f003 0301 	and.w	r3, r3, #1
 8008b66:	2b00      	cmp	r3, #0
 8008b68:	d004      	beq.n	8008b74 <USB_EPStartXfer+0x13b4>
 8008b6a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8008b6e:	3301      	adds	r3, #1
 8008b70:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 8008b74:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8008b78:	b29b      	uxth	r3, r3
 8008b7a:	029b      	lsls	r3, r3, #10
 8008b7c:	b29a      	uxth	r2, r3
 8008b7e:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8008b82:	801a      	strh	r2, [r3, #0]
 8008b84:	e042      	b.n	8008c0c <USB_EPStartXfer+0x144c>
 8008b86:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8008b8a:	095b      	lsrs	r3, r3, #5
 8008b8c:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 8008b90:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8008b94:	f003 031f 	and.w	r3, r3, #31
 8008b98:	2b00      	cmp	r3, #0
 8008b9a:	d104      	bne.n	8008ba6 <USB_EPStartXfer+0x13e6>
 8008b9c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8008ba0:	3b01      	subs	r3, #1
 8008ba2:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 8008ba6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8008baa:	b29b      	uxth	r3, r3
 8008bac:	029b      	lsls	r3, r3, #10
 8008bae:	b29b      	uxth	r3, r3
 8008bb0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008bb4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008bb8:	b29a      	uxth	r2, r3
 8008bba:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8008bbe:	801a      	strh	r2, [r3, #0]
 8008bc0:	e024      	b.n	8008c0c <USB_EPStartXfer+0x144c>
 8008bc2:	463b      	mov	r3, r7
 8008bc4:	681b      	ldr	r3, [r3, #0]
 8008bc6:	785b      	ldrb	r3, [r3, #1]
 8008bc8:	2b01      	cmp	r3, #1
 8008bca:	d11f      	bne.n	8008c0c <USB_EPStartXfer+0x144c>
 8008bcc:	1d3b      	adds	r3, r7, #4
 8008bce:	681b      	ldr	r3, [r3, #0]
 8008bd0:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 8008bd4:	1d3b      	adds	r3, r7, #4
 8008bd6:	681b      	ldr	r3, [r3, #0]
 8008bd8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008bdc:	b29b      	uxth	r3, r3
 8008bde:	461a      	mov	r2, r3
 8008be0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008be4:	4413      	add	r3, r2
 8008be6:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 8008bea:	463b      	mov	r3, r7
 8008bec:	681b      	ldr	r3, [r3, #0]
 8008bee:	781b      	ldrb	r3, [r3, #0]
 8008bf0:	011a      	lsls	r2, r3, #4
 8008bf2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008bf6:	4413      	add	r3, r2
 8008bf8:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8008bfc:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 8008c00:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8008c04:	b29a      	uxth	r2, r3
 8008c06:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 8008c0a:	801a      	strh	r2, [r3, #0]
 8008c0c:	1d3b      	adds	r3, r7, #4
 8008c0e:	681b      	ldr	r3, [r3, #0]
 8008c10:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8008c14:	463b      	mov	r3, r7
 8008c16:	681b      	ldr	r3, [r3, #0]
 8008c18:	785b      	ldrb	r3, [r3, #1]
 8008c1a:	2b00      	cmp	r3, #0
 8008c1c:	d16f      	bne.n	8008cfe <USB_EPStartXfer+0x153e>
 8008c1e:	1d3b      	adds	r3, r7, #4
 8008c20:	681b      	ldr	r3, [r3, #0]
 8008c22:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 8008c26:	1d3b      	adds	r3, r7, #4
 8008c28:	681b      	ldr	r3, [r3, #0]
 8008c2a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008c2e:	b29b      	uxth	r3, r3
 8008c30:	461a      	mov	r2, r3
 8008c32:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8008c36:	4413      	add	r3, r2
 8008c38:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 8008c3c:	463b      	mov	r3, r7
 8008c3e:	681b      	ldr	r3, [r3, #0]
 8008c40:	781b      	ldrb	r3, [r3, #0]
 8008c42:	011a      	lsls	r2, r3, #4
 8008c44:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8008c48:	4413      	add	r3, r2
 8008c4a:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8008c4e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8008c52:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8008c56:	2b00      	cmp	r3, #0
 8008c58:	d116      	bne.n	8008c88 <USB_EPStartXfer+0x14c8>
 8008c5a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8008c5e:	881b      	ldrh	r3, [r3, #0]
 8008c60:	b29b      	uxth	r3, r3
 8008c62:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8008c66:	b29a      	uxth	r2, r3
 8008c68:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8008c6c:	801a      	strh	r2, [r3, #0]
 8008c6e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8008c72:	881b      	ldrh	r3, [r3, #0]
 8008c74:	b29b      	uxth	r3, r3
 8008c76:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008c7a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008c7e:	b29a      	uxth	r2, r3
 8008c80:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8008c84:	801a      	strh	r2, [r3, #0]
 8008c86:	e05e      	b.n	8008d46 <USB_EPStartXfer+0x1586>
 8008c88:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8008c8c:	2b3e      	cmp	r3, #62	; 0x3e
 8008c8e:	d818      	bhi.n	8008cc2 <USB_EPStartXfer+0x1502>
 8008c90:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8008c94:	085b      	lsrs	r3, r3, #1
 8008c96:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 8008c9a:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8008c9e:	f003 0301 	and.w	r3, r3, #1
 8008ca2:	2b00      	cmp	r3, #0
 8008ca4:	d004      	beq.n	8008cb0 <USB_EPStartXfer+0x14f0>
 8008ca6:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8008caa:	3301      	adds	r3, #1
 8008cac:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 8008cb0:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8008cb4:	b29b      	uxth	r3, r3
 8008cb6:	029b      	lsls	r3, r3, #10
 8008cb8:	b29a      	uxth	r2, r3
 8008cba:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8008cbe:	801a      	strh	r2, [r3, #0]
 8008cc0:	e041      	b.n	8008d46 <USB_EPStartXfer+0x1586>
 8008cc2:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8008cc6:	095b      	lsrs	r3, r3, #5
 8008cc8:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 8008ccc:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8008cd0:	f003 031f 	and.w	r3, r3, #31
 8008cd4:	2b00      	cmp	r3, #0
 8008cd6:	d104      	bne.n	8008ce2 <USB_EPStartXfer+0x1522>
 8008cd8:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8008cdc:	3b01      	subs	r3, #1
 8008cde:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 8008ce2:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8008ce6:	b29b      	uxth	r3, r3
 8008ce8:	029b      	lsls	r3, r3, #10
 8008cea:	b29b      	uxth	r3, r3
 8008cec:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008cf0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008cf4:	b29a      	uxth	r2, r3
 8008cf6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8008cfa:	801a      	strh	r2, [r3, #0]
 8008cfc:	e023      	b.n	8008d46 <USB_EPStartXfer+0x1586>
 8008cfe:	463b      	mov	r3, r7
 8008d00:	681b      	ldr	r3, [r3, #0]
 8008d02:	785b      	ldrb	r3, [r3, #1]
 8008d04:	2b01      	cmp	r3, #1
 8008d06:	d11e      	bne.n	8008d46 <USB_EPStartXfer+0x1586>
 8008d08:	1d3b      	adds	r3, r7, #4
 8008d0a:	681b      	ldr	r3, [r3, #0]
 8008d0c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008d10:	b29b      	uxth	r3, r3
 8008d12:	461a      	mov	r2, r3
 8008d14:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008d18:	4413      	add	r3, r2
 8008d1a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8008d1e:	463b      	mov	r3, r7
 8008d20:	681b      	ldr	r3, [r3, #0]
 8008d22:	781b      	ldrb	r3, [r3, #0]
 8008d24:	011a      	lsls	r2, r3, #4
 8008d26:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008d2a:	4413      	add	r3, r2
 8008d2c:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8008d30:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8008d34:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8008d38:	b29a      	uxth	r2, r3
 8008d3a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008d3e:	801a      	strh	r2, [r3, #0]
 8008d40:	e001      	b.n	8008d46 <USB_EPStartXfer+0x1586>
      }
      else
      {
        return HAL_ERROR;
 8008d42:	2301      	movs	r3, #1
 8008d44:	e02e      	b.n	8008da4 <USB_EPStartXfer+0x15e4>
      }
    }

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8008d46:	1d3b      	adds	r3, r7, #4
 8008d48:	681a      	ldr	r2, [r3, #0]
 8008d4a:	463b      	mov	r3, r7
 8008d4c:	681b      	ldr	r3, [r3, #0]
 8008d4e:	781b      	ldrb	r3, [r3, #0]
 8008d50:	009b      	lsls	r3, r3, #2
 8008d52:	4413      	add	r3, r2
 8008d54:	881b      	ldrh	r3, [r3, #0]
 8008d56:	b29b      	uxth	r3, r3
 8008d58:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8008d5c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008d60:	f8a7 30aa 	strh.w	r3, [r7, #170]	; 0xaa
 8008d64:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	; 0xaa
 8008d68:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 8008d6c:	f8a7 30aa 	strh.w	r3, [r7, #170]	; 0xaa
 8008d70:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	; 0xaa
 8008d74:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8008d78:	f8a7 30aa 	strh.w	r3, [r7, #170]	; 0xaa
 8008d7c:	1d3b      	adds	r3, r7, #4
 8008d7e:	681a      	ldr	r2, [r3, #0]
 8008d80:	463b      	mov	r3, r7
 8008d82:	681b      	ldr	r3, [r3, #0]
 8008d84:	781b      	ldrb	r3, [r3, #0]
 8008d86:	009b      	lsls	r3, r3, #2
 8008d88:	441a      	add	r2, r3
 8008d8a:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	; 0xaa
 8008d8e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8008d92:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8008d96:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8008d9a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008d9e:	b29b      	uxth	r3, r3
 8008da0:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 8008da2:	2300      	movs	r3, #0
}
 8008da4:	4618      	mov	r0, r3
 8008da6:	f507 7798 	add.w	r7, r7, #304	; 0x130
 8008daa:	46bd      	mov	sp, r7
 8008dac:	bd80      	pop	{r7, pc}

08008dae <USB_EPSetStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8008dae:	b480      	push	{r7}
 8008db0:	b085      	sub	sp, #20
 8008db2:	af00      	add	r7, sp, #0
 8008db4:	6078      	str	r0, [r7, #4]
 8008db6:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 8008db8:	683b      	ldr	r3, [r7, #0]
 8008dba:	785b      	ldrb	r3, [r3, #1]
 8008dbc:	2b00      	cmp	r3, #0
 8008dbe:	d020      	beq.n	8008e02 <USB_EPSetStall+0x54>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 8008dc0:	687a      	ldr	r2, [r7, #4]
 8008dc2:	683b      	ldr	r3, [r7, #0]
 8008dc4:	781b      	ldrb	r3, [r3, #0]
 8008dc6:	009b      	lsls	r3, r3, #2
 8008dc8:	4413      	add	r3, r2
 8008dca:	881b      	ldrh	r3, [r3, #0]
 8008dcc:	b29b      	uxth	r3, r3
 8008dce:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008dd2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008dd6:	81bb      	strh	r3, [r7, #12]
 8008dd8:	89bb      	ldrh	r3, [r7, #12]
 8008dda:	f083 0310 	eor.w	r3, r3, #16
 8008dde:	81bb      	strh	r3, [r7, #12]
 8008de0:	687a      	ldr	r2, [r7, #4]
 8008de2:	683b      	ldr	r3, [r7, #0]
 8008de4:	781b      	ldrb	r3, [r3, #0]
 8008de6:	009b      	lsls	r3, r3, #2
 8008de8:	441a      	add	r2, r3
 8008dea:	89bb      	ldrh	r3, [r7, #12]
 8008dec:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8008df0:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8008df4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8008df8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008dfc:	b29b      	uxth	r3, r3
 8008dfe:	8013      	strh	r3, [r2, #0]
 8008e00:	e01f      	b.n	8008e42 <USB_EPSetStall+0x94>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 8008e02:	687a      	ldr	r2, [r7, #4]
 8008e04:	683b      	ldr	r3, [r7, #0]
 8008e06:	781b      	ldrb	r3, [r3, #0]
 8008e08:	009b      	lsls	r3, r3, #2
 8008e0a:	4413      	add	r3, r2
 8008e0c:	881b      	ldrh	r3, [r3, #0]
 8008e0e:	b29b      	uxth	r3, r3
 8008e10:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8008e14:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008e18:	81fb      	strh	r3, [r7, #14]
 8008e1a:	89fb      	ldrh	r3, [r7, #14]
 8008e1c:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 8008e20:	81fb      	strh	r3, [r7, #14]
 8008e22:	687a      	ldr	r2, [r7, #4]
 8008e24:	683b      	ldr	r3, [r7, #0]
 8008e26:	781b      	ldrb	r3, [r3, #0]
 8008e28:	009b      	lsls	r3, r3, #2
 8008e2a:	441a      	add	r2, r3
 8008e2c:	89fb      	ldrh	r3, [r7, #14]
 8008e2e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8008e32:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8008e36:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8008e3a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008e3e:	b29b      	uxth	r3, r3
 8008e40:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 8008e42:	2300      	movs	r3, #0
}
 8008e44:	4618      	mov	r0, r3
 8008e46:	3714      	adds	r7, #20
 8008e48:	46bd      	mov	sp, r7
 8008e4a:	bc80      	pop	{r7}
 8008e4c:	4770      	bx	lr

08008e4e <USB_EPClearStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8008e4e:	b480      	push	{r7}
 8008e50:	b087      	sub	sp, #28
 8008e52:	af00      	add	r7, sp, #0
 8008e54:	6078      	str	r0, [r7, #4]
 8008e56:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 8008e58:	683b      	ldr	r3, [r7, #0]
 8008e5a:	7b1b      	ldrb	r3, [r3, #12]
 8008e5c:	2b00      	cmp	r3, #0
 8008e5e:	f040 809d 	bne.w	8008f9c <USB_EPClearStall+0x14e>
  {
    if (ep->is_in != 0U)
 8008e62:	683b      	ldr	r3, [r7, #0]
 8008e64:	785b      	ldrb	r3, [r3, #1]
 8008e66:	2b00      	cmp	r3, #0
 8008e68:	d04c      	beq.n	8008f04 <USB_EPClearStall+0xb6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8008e6a:	687a      	ldr	r2, [r7, #4]
 8008e6c:	683b      	ldr	r3, [r7, #0]
 8008e6e:	781b      	ldrb	r3, [r3, #0]
 8008e70:	009b      	lsls	r3, r3, #2
 8008e72:	4413      	add	r3, r2
 8008e74:	881b      	ldrh	r3, [r3, #0]
 8008e76:	823b      	strh	r3, [r7, #16]
 8008e78:	8a3b      	ldrh	r3, [r7, #16]
 8008e7a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008e7e:	2b00      	cmp	r3, #0
 8008e80:	d01b      	beq.n	8008eba <USB_EPClearStall+0x6c>
 8008e82:	687a      	ldr	r2, [r7, #4]
 8008e84:	683b      	ldr	r3, [r7, #0]
 8008e86:	781b      	ldrb	r3, [r3, #0]
 8008e88:	009b      	lsls	r3, r3, #2
 8008e8a:	4413      	add	r3, r2
 8008e8c:	881b      	ldrh	r3, [r3, #0]
 8008e8e:	b29b      	uxth	r3, r3
 8008e90:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008e94:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008e98:	81fb      	strh	r3, [r7, #14]
 8008e9a:	687a      	ldr	r2, [r7, #4]
 8008e9c:	683b      	ldr	r3, [r7, #0]
 8008e9e:	781b      	ldrb	r3, [r3, #0]
 8008ea0:	009b      	lsls	r3, r3, #2
 8008ea2:	441a      	add	r2, r3
 8008ea4:	89fb      	ldrh	r3, [r7, #14]
 8008ea6:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8008eaa:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8008eae:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8008eb2:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8008eb6:	b29b      	uxth	r3, r3
 8008eb8:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8008eba:	683b      	ldr	r3, [r7, #0]
 8008ebc:	78db      	ldrb	r3, [r3, #3]
 8008ebe:	2b01      	cmp	r3, #1
 8008ec0:	d06c      	beq.n	8008f9c <USB_EPClearStall+0x14e>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8008ec2:	687a      	ldr	r2, [r7, #4]
 8008ec4:	683b      	ldr	r3, [r7, #0]
 8008ec6:	781b      	ldrb	r3, [r3, #0]
 8008ec8:	009b      	lsls	r3, r3, #2
 8008eca:	4413      	add	r3, r2
 8008ecc:	881b      	ldrh	r3, [r3, #0]
 8008ece:	b29b      	uxth	r3, r3
 8008ed0:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008ed4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008ed8:	81bb      	strh	r3, [r7, #12]
 8008eda:	89bb      	ldrh	r3, [r7, #12]
 8008edc:	f083 0320 	eor.w	r3, r3, #32
 8008ee0:	81bb      	strh	r3, [r7, #12]
 8008ee2:	687a      	ldr	r2, [r7, #4]
 8008ee4:	683b      	ldr	r3, [r7, #0]
 8008ee6:	781b      	ldrb	r3, [r3, #0]
 8008ee8:	009b      	lsls	r3, r3, #2
 8008eea:	441a      	add	r2, r3
 8008eec:	89bb      	ldrh	r3, [r7, #12]
 8008eee:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8008ef2:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8008ef6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8008efa:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008efe:	b29b      	uxth	r3, r3
 8008f00:	8013      	strh	r3, [r2, #0]
 8008f02:	e04b      	b.n	8008f9c <USB_EPClearStall+0x14e>
      }
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8008f04:	687a      	ldr	r2, [r7, #4]
 8008f06:	683b      	ldr	r3, [r7, #0]
 8008f08:	781b      	ldrb	r3, [r3, #0]
 8008f0a:	009b      	lsls	r3, r3, #2
 8008f0c:	4413      	add	r3, r2
 8008f0e:	881b      	ldrh	r3, [r3, #0]
 8008f10:	82fb      	strh	r3, [r7, #22]
 8008f12:	8afb      	ldrh	r3, [r7, #22]
 8008f14:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8008f18:	2b00      	cmp	r3, #0
 8008f1a:	d01b      	beq.n	8008f54 <USB_EPClearStall+0x106>
 8008f1c:	687a      	ldr	r2, [r7, #4]
 8008f1e:	683b      	ldr	r3, [r7, #0]
 8008f20:	781b      	ldrb	r3, [r3, #0]
 8008f22:	009b      	lsls	r3, r3, #2
 8008f24:	4413      	add	r3, r2
 8008f26:	881b      	ldrh	r3, [r3, #0]
 8008f28:	b29b      	uxth	r3, r3
 8008f2a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008f2e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008f32:	82bb      	strh	r3, [r7, #20]
 8008f34:	687a      	ldr	r2, [r7, #4]
 8008f36:	683b      	ldr	r3, [r7, #0]
 8008f38:	781b      	ldrb	r3, [r3, #0]
 8008f3a:	009b      	lsls	r3, r3, #2
 8008f3c:	441a      	add	r2, r3
 8008f3e:	8abb      	ldrh	r3, [r7, #20]
 8008f40:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8008f44:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8008f48:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8008f4c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008f50:	b29b      	uxth	r3, r3
 8008f52:	8013      	strh	r3, [r2, #0]

      /* Configure VALID status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8008f54:	687a      	ldr	r2, [r7, #4]
 8008f56:	683b      	ldr	r3, [r7, #0]
 8008f58:	781b      	ldrb	r3, [r3, #0]
 8008f5a:	009b      	lsls	r3, r3, #2
 8008f5c:	4413      	add	r3, r2
 8008f5e:	881b      	ldrh	r3, [r3, #0]
 8008f60:	b29b      	uxth	r3, r3
 8008f62:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8008f66:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008f6a:	827b      	strh	r3, [r7, #18]
 8008f6c:	8a7b      	ldrh	r3, [r7, #18]
 8008f6e:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 8008f72:	827b      	strh	r3, [r7, #18]
 8008f74:	8a7b      	ldrh	r3, [r7, #18]
 8008f76:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8008f7a:	827b      	strh	r3, [r7, #18]
 8008f7c:	687a      	ldr	r2, [r7, #4]
 8008f7e:	683b      	ldr	r3, [r7, #0]
 8008f80:	781b      	ldrb	r3, [r3, #0]
 8008f82:	009b      	lsls	r3, r3, #2
 8008f84:	441a      	add	r2, r3
 8008f86:	8a7b      	ldrh	r3, [r7, #18]
 8008f88:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8008f8c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8008f90:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8008f94:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008f98:	b29b      	uxth	r3, r3
 8008f9a:	8013      	strh	r3, [r2, #0]
    }
  }

  return HAL_OK;
 8008f9c:	2300      	movs	r3, #0
}
 8008f9e:	4618      	mov	r0, r3
 8008fa0:	371c      	adds	r7, #28
 8008fa2:	46bd      	mov	sp, r7
 8008fa4:	bc80      	pop	{r7}
 8008fa6:	4770      	bx	lr

08008fa8 <USB_SetDevAddress>:
  * @param  address new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
 8008fa8:	b480      	push	{r7}
 8008faa:	b083      	sub	sp, #12
 8008fac:	af00      	add	r7, sp, #0
 8008fae:	6078      	str	r0, [r7, #4]
 8008fb0:	460b      	mov	r3, r1
 8008fb2:	70fb      	strb	r3, [r7, #3]
  if (address == 0U)
 8008fb4:	78fb      	ldrb	r3, [r7, #3]
 8008fb6:	2b00      	cmp	r3, #0
 8008fb8:	d103      	bne.n	8008fc2 <USB_SetDevAddress+0x1a>
  {
    /* set device address and enable function */
    USBx->DADDR = (uint16_t)USB_DADDR_EF;
 8008fba:	687b      	ldr	r3, [r7, #4]
 8008fbc:	2280      	movs	r2, #128	; 0x80
 8008fbe:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
  }

  return HAL_OK;
 8008fc2:	2300      	movs	r3, #0
}
 8008fc4:	4618      	mov	r0, r3
 8008fc6:	370c      	adds	r7, #12
 8008fc8:	46bd      	mov	sp, r7
 8008fca:	bc80      	pop	{r7}
 8008fcc:	4770      	bx	lr

08008fce <USB_DevConnect>:
  * @brief  USB_DevConnect Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_TypeDef *USBx)
{
 8008fce:	b480      	push	{r7}
 8008fd0:	b083      	sub	sp, #12
 8008fd2:	af00      	add	r7, sp, #0
 8008fd4:	6078      	str	r0, [r7, #4]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 8008fd6:	2300      	movs	r3, #0
}
 8008fd8:	4618      	mov	r0, r3
 8008fda:	370c      	adds	r7, #12
 8008fdc:	46bd      	mov	sp, r7
 8008fde:	bc80      	pop	{r7}
 8008fe0:	4770      	bx	lr

08008fe2 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect Disconnect the USB device by disabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_TypeDef *USBx)
{
 8008fe2:	b480      	push	{r7}
 8008fe4:	b083      	sub	sp, #12
 8008fe6:	af00      	add	r7, sp, #0
 8008fe8:	6078      	str	r0, [r7, #4]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 8008fea:	2300      	movs	r3, #0
}
 8008fec:	4618      	mov	r0, r3
 8008fee:	370c      	adds	r7, #12
 8008ff0:	46bd      	mov	sp, r7
 8008ff2:	bc80      	pop	{r7}
 8008ff4:	4770      	bx	lr

08008ff6 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts return the global USB interrupt status
  * @param  USBx Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_TypeDef *USBx)
{
 8008ff6:	b480      	push	{r7}
 8008ff8:	b085      	sub	sp, #20
 8008ffa:	af00      	add	r7, sp, #0
 8008ffc:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 8008ffe:	687b      	ldr	r3, [r7, #4]
 8009000:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8009004:	b29b      	uxth	r3, r3
 8009006:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 8009008:	68fb      	ldr	r3, [r7, #12]
}
 800900a:	4618      	mov	r0, r3
 800900c:	3714      	adds	r7, #20
 800900e:	46bd      	mov	sp, r7
 8009010:	bc80      	pop	{r7}
 8009012:	4770      	bx	lr

08009014 <USB_EP0_OutStart>:
  * @param  USBx Selected device
  * @param  psetup pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_TypeDef *USBx, uint8_t *psetup)
{
 8009014:	b480      	push	{r7}
 8009016:	b083      	sub	sp, #12
 8009018:	af00      	add	r7, sp, #0
 800901a:	6078      	str	r0, [r7, #4]
 800901c:	6039      	str	r1, [r7, #0]
  UNUSED(psetup);
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 800901e:	2300      	movs	r3, #0
}
 8009020:	4618      	mov	r0, r3
 8009022:	370c      	adds	r7, #12
 8009024:	46bd      	mov	sp, r7
 8009026:	bc80      	pop	{r7}
 8009028:	4770      	bx	lr

0800902a <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 800902a:	b480      	push	{r7}
 800902c:	b08d      	sub	sp, #52	; 0x34
 800902e:	af00      	add	r7, sp, #0
 8009030:	60f8      	str	r0, [r7, #12]
 8009032:	60b9      	str	r1, [r7, #8]
 8009034:	4611      	mov	r1, r2
 8009036:	461a      	mov	r2, r3
 8009038:	460b      	mov	r3, r1
 800903a:	80fb      	strh	r3, [r7, #6]
 800903c:	4613      	mov	r3, r2
 800903e:	80bb      	strh	r3, [r7, #4]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 8009040:	88bb      	ldrh	r3, [r7, #4]
 8009042:	3301      	adds	r3, #1
 8009044:	085b      	lsrs	r3, r3, #1
 8009046:	623b      	str	r3, [r7, #32]
  uint32_t BaseAddr = (uint32_t)USBx;
 8009048:	68fb      	ldr	r3, [r7, #12]
 800904a:	61fb      	str	r3, [r7, #28]
  uint32_t i, temp1, temp2;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 800904c:	68bb      	ldr	r3, [r7, #8]
 800904e:	627b      	str	r3, [r7, #36]	; 0x24

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8009050:	88fb      	ldrh	r3, [r7, #6]
 8009052:	005a      	lsls	r2, r3, #1
 8009054:	69fb      	ldr	r3, [r7, #28]
 8009056:	4413      	add	r3, r2
 8009058:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800905c:	62bb      	str	r3, [r7, #40]	; 0x28

  for (i = n; i != 0U; i--)
 800905e:	6a3b      	ldr	r3, [r7, #32]
 8009060:	62fb      	str	r3, [r7, #44]	; 0x2c
 8009062:	e01e      	b.n	80090a2 <USB_WritePMA+0x78>
  {
    temp1 = *pBuf;
 8009064:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009066:	781b      	ldrb	r3, [r3, #0]
 8009068:	61bb      	str	r3, [r7, #24]
    pBuf++;
 800906a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800906c:	3301      	adds	r3, #1
 800906e:	627b      	str	r3, [r7, #36]	; 0x24
    temp2 = temp1 | ((uint16_t)((uint16_t) *pBuf << 8));
 8009070:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009072:	781b      	ldrb	r3, [r3, #0]
 8009074:	b29b      	uxth	r3, r3
 8009076:	021b      	lsls	r3, r3, #8
 8009078:	b29b      	uxth	r3, r3
 800907a:	461a      	mov	r2, r3
 800907c:	69bb      	ldr	r3, [r7, #24]
 800907e:	4313      	orrs	r3, r2
 8009080:	617b      	str	r3, [r7, #20]
    *pdwVal = (uint16_t)temp2;
 8009082:	697b      	ldr	r3, [r7, #20]
 8009084:	b29a      	uxth	r2, r3
 8009086:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009088:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 800908a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800908c:	3302      	adds	r3, #2
 800908e:	62bb      	str	r3, [r7, #40]	; 0x28

#if PMA_ACCESS > 1U
    pdwVal++;
 8009090:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009092:	3302      	adds	r3, #2
 8009094:	62bb      	str	r3, [r7, #40]	; 0x28
#endif

    pBuf++;
 8009096:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009098:	3301      	adds	r3, #1
 800909a:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = n; i != 0U; i--)
 800909c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800909e:	3b01      	subs	r3, #1
 80090a0:	62fb      	str	r3, [r7, #44]	; 0x2c
 80090a2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80090a4:	2b00      	cmp	r3, #0
 80090a6:	d1dd      	bne.n	8009064 <USB_WritePMA+0x3a>
  }
}
 80090a8:	bf00      	nop
 80090aa:	bf00      	nop
 80090ac:	3734      	adds	r7, #52	; 0x34
 80090ae:	46bd      	mov	sp, r7
 80090b0:	bc80      	pop	{r7}
 80090b2:	4770      	bx	lr

080090b4 <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 80090b4:	b480      	push	{r7}
 80090b6:	b08b      	sub	sp, #44	; 0x2c
 80090b8:	af00      	add	r7, sp, #0
 80090ba:	60f8      	str	r0, [r7, #12]
 80090bc:	60b9      	str	r1, [r7, #8]
 80090be:	4611      	mov	r1, r2
 80090c0:	461a      	mov	r2, r3
 80090c2:	460b      	mov	r3, r1
 80090c4:	80fb      	strh	r3, [r7, #6]
 80090c6:	4613      	mov	r3, r2
 80090c8:	80bb      	strh	r3, [r7, #4]
  uint32_t n = (uint32_t)wNBytes >> 1;
 80090ca:	88bb      	ldrh	r3, [r7, #4]
 80090cc:	085b      	lsrs	r3, r3, #1
 80090ce:	b29b      	uxth	r3, r3
 80090d0:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 80090d2:	68fb      	ldr	r3, [r7, #12]
 80090d4:	617b      	str	r3, [r7, #20]
  uint32_t i, temp;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 80090d6:	68bb      	ldr	r3, [r7, #8]
 80090d8:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 80090da:	88fb      	ldrh	r3, [r7, #6]
 80090dc:	005a      	lsls	r2, r3, #1
 80090de:	697b      	ldr	r3, [r7, #20]
 80090e0:	4413      	add	r3, r2
 80090e2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80090e6:	623b      	str	r3, [r7, #32]

  for (i = n; i != 0U; i--)
 80090e8:	69bb      	ldr	r3, [r7, #24]
 80090ea:	627b      	str	r3, [r7, #36]	; 0x24
 80090ec:	e01b      	b.n	8009126 <USB_ReadPMA+0x72>
  {
    temp = *(__IO uint16_t *)pdwVal;
 80090ee:	6a3b      	ldr	r3, [r7, #32]
 80090f0:	881b      	ldrh	r3, [r3, #0]
 80090f2:	b29b      	uxth	r3, r3
 80090f4:	613b      	str	r3, [r7, #16]
    pdwVal++;
 80090f6:	6a3b      	ldr	r3, [r7, #32]
 80090f8:	3302      	adds	r3, #2
 80090fa:	623b      	str	r3, [r7, #32]
    *pBuf = (uint8_t)((temp >> 0) & 0xFFU);
 80090fc:	693b      	ldr	r3, [r7, #16]
 80090fe:	b2da      	uxtb	r2, r3
 8009100:	69fb      	ldr	r3, [r7, #28]
 8009102:	701a      	strb	r2, [r3, #0]
    pBuf++;
 8009104:	69fb      	ldr	r3, [r7, #28]
 8009106:	3301      	adds	r3, #1
 8009108:	61fb      	str	r3, [r7, #28]
    *pBuf = (uint8_t)((temp >> 8) & 0xFFU);
 800910a:	693b      	ldr	r3, [r7, #16]
 800910c:	0a1b      	lsrs	r3, r3, #8
 800910e:	b2da      	uxtb	r2, r3
 8009110:	69fb      	ldr	r3, [r7, #28]
 8009112:	701a      	strb	r2, [r3, #0]
    pBuf++;
 8009114:	69fb      	ldr	r3, [r7, #28]
 8009116:	3301      	adds	r3, #1
 8009118:	61fb      	str	r3, [r7, #28]

#if PMA_ACCESS > 1U
    pdwVal++;
 800911a:	6a3b      	ldr	r3, [r7, #32]
 800911c:	3302      	adds	r3, #2
 800911e:	623b      	str	r3, [r7, #32]
  for (i = n; i != 0U; i--)
 8009120:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009122:	3b01      	subs	r3, #1
 8009124:	627b      	str	r3, [r7, #36]	; 0x24
 8009126:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009128:	2b00      	cmp	r3, #0
 800912a:	d1e0      	bne.n	80090ee <USB_ReadPMA+0x3a>
#endif
  }

  if ((wNBytes % 2U) != 0U)
 800912c:	88bb      	ldrh	r3, [r7, #4]
 800912e:	f003 0301 	and.w	r3, r3, #1
 8009132:	b29b      	uxth	r3, r3
 8009134:	2b00      	cmp	r3, #0
 8009136:	d007      	beq.n	8009148 <USB_ReadPMA+0x94>
  {
    temp = *pdwVal;
 8009138:	6a3b      	ldr	r3, [r7, #32]
 800913a:	881b      	ldrh	r3, [r3, #0]
 800913c:	b29b      	uxth	r3, r3
 800913e:	613b      	str	r3, [r7, #16]
    *pBuf = (uint8_t)((temp >> 0) & 0xFFU);
 8009140:	693b      	ldr	r3, [r7, #16]
 8009142:	b2da      	uxtb	r2, r3
 8009144:	69fb      	ldr	r3, [r7, #28]
 8009146:	701a      	strb	r2, [r3, #0]
  }
}
 8009148:	bf00      	nop
 800914a:	372c      	adds	r7, #44	; 0x2c
 800914c:	46bd      	mov	sp, r7
 800914e:	bc80      	pop	{r7}
 8009150:	4770      	bx	lr

08009152 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8009152:	b580      	push	{r7, lr}
 8009154:	b084      	sub	sp, #16
 8009156:	af00      	add	r7, sp, #0
 8009158:	6078      	str	r0, [r7, #4]
 800915a:	460b      	mov	r3, r1
 800915c:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 800915e:	2300      	movs	r3, #0
 8009160:	73fb      	strb	r3, [r7, #15]
  USBD_CDC_HandleTypeDef   *hcdc;

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009162:	687b      	ldr	r3, [r7, #4]
 8009164:	7c1b      	ldrb	r3, [r3, #16]
 8009166:	2b00      	cmp	r3, #0
 8009168:	d115      	bne.n	8009196 <USBD_CDC_Init+0x44>
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800916a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800916e:	2202      	movs	r2, #2
 8009170:	2181      	movs	r1, #129	; 0x81
 8009172:	6878      	ldr	r0, [r7, #4]
 8009174:	f001 fe87 	bl	800ae86 <USBD_LL_OpenEP>
                   CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8009178:	687b      	ldr	r3, [r7, #4]
 800917a:	2201      	movs	r2, #1
 800917c:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800917e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8009182:	2202      	movs	r2, #2
 8009184:	2101      	movs	r1, #1
 8009186:	6878      	ldr	r0, [r7, #4]
 8009188:	f001 fe7d 	bl	800ae86 <USBD_LL_OpenEP>
                   CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800918c:	687b      	ldr	r3, [r7, #4]
 800918e:	2201      	movs	r2, #1
 8009190:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c
 8009194:	e012      	b.n	80091bc <USBD_CDC_Init+0x6a>

  }
  else
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8009196:	2340      	movs	r3, #64	; 0x40
 8009198:	2202      	movs	r2, #2
 800919a:	2181      	movs	r1, #129	; 0x81
 800919c:	6878      	ldr	r0, [r7, #4]
 800919e:	f001 fe72 	bl	800ae86 <USBD_LL_OpenEP>
                   CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 80091a2:	687b      	ldr	r3, [r7, #4]
 80091a4:	2201      	movs	r2, #1
 80091a6:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 80091a8:	2340      	movs	r3, #64	; 0x40
 80091aa:	2202      	movs	r2, #2
 80091ac:	2101      	movs	r1, #1
 80091ae:	6878      	ldr	r0, [r7, #4]
 80091b0:	f001 fe69 	bl	800ae86 <USBD_LL_OpenEP>
                   CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 80091b4:	687b      	ldr	r3, [r7, #4]
 80091b6:	2201      	movs	r2, #1
 80091b8:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c
  }
  /* Open Command IN EP */
  USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 80091bc:	2308      	movs	r3, #8
 80091be:	2203      	movs	r2, #3
 80091c0:	2182      	movs	r1, #130	; 0x82
 80091c2:	6878      	ldr	r0, [r7, #4]
 80091c4:	f001 fe5f 	bl	800ae86 <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 80091c8:	687b      	ldr	r3, [r7, #4]
 80091ca:	2201      	movs	r2, #1
 80091cc:	641a      	str	r2, [r3, #64]	; 0x40

  pdev->pClassData = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 80091ce:	f44f 7007 	mov.w	r0, #540	; 0x21c
 80091d2:	f001 ff7f 	bl	800b0d4 <USBD_static_malloc>
 80091d6:	4602      	mov	r2, r0
 80091d8:	687b      	ldr	r3, [r7, #4]
 80091da:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8

  if (pdev->pClassData == NULL)
 80091de:	687b      	ldr	r3, [r7, #4]
 80091e0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80091e4:	2b00      	cmp	r3, #0
 80091e6:	d102      	bne.n	80091ee <USBD_CDC_Init+0x9c>
  {
    ret = 1U;
 80091e8:	2301      	movs	r3, #1
 80091ea:	73fb      	strb	r3, [r7, #15]
 80091ec:	e026      	b.n	800923c <USBD_CDC_Init+0xea>
  }
  else
  {
    hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 80091ee:	687b      	ldr	r3, [r7, #4]
 80091f0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80091f4:	60bb      	str	r3, [r7, #8]

    /* Init  physical Interface components */
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 80091f6:	687b      	ldr	r3, [r7, #4]
 80091f8:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80091fc:	681b      	ldr	r3, [r3, #0]
 80091fe:	4798      	blx	r3

    /* Init Xfer states */
    hcdc->TxState = 0U;
 8009200:	68bb      	ldr	r3, [r7, #8]
 8009202:	2200      	movs	r2, #0
 8009204:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    hcdc->RxState = 0U;
 8009208:	68bb      	ldr	r3, [r7, #8]
 800920a:	2200      	movs	r2, #0
 800920c:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

    if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009210:	687b      	ldr	r3, [r7, #4]
 8009212:	7c1b      	ldrb	r3, [r3, #16]
 8009214:	2b00      	cmp	r3, #0
 8009216:	d109      	bne.n	800922c <USBD_CDC_Init+0xda>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8009218:	68bb      	ldr	r3, [r7, #8]
 800921a:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800921e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8009222:	2101      	movs	r1, #1
 8009224:	6878      	ldr	r0, [r7, #4]
 8009226:	f001 ff1f 	bl	800b068 <USBD_LL_PrepareReceive>
 800922a:	e007      	b.n	800923c <USBD_CDC_Init+0xea>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800922c:	68bb      	ldr	r3, [r7, #8]
 800922e:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8009232:	2340      	movs	r3, #64	; 0x40
 8009234:	2101      	movs	r1, #1
 8009236:	6878      	ldr	r0, [r7, #4]
 8009238:	f001 ff16 	bl	800b068 <USBD_LL_PrepareReceive>
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
  }
  return ret;
 800923c:	7bfb      	ldrb	r3, [r7, #15]
}
 800923e:	4618      	mov	r0, r3
 8009240:	3710      	adds	r7, #16
 8009242:	46bd      	mov	sp, r7
 8009244:	bd80      	pop	{r7, pc}

08009246 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8009246:	b580      	push	{r7, lr}
 8009248:	b084      	sub	sp, #16
 800924a:	af00      	add	r7, sp, #0
 800924c:	6078      	str	r0, [r7, #4]
 800924e:	460b      	mov	r3, r1
 8009250:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 8009252:	2300      	movs	r3, #0
 8009254:	73fb      	strb	r3, [r7, #15]

  /* Close EP IN */
  USBD_LL_CloseEP(pdev, CDC_IN_EP);
 8009256:	2181      	movs	r1, #129	; 0x81
 8009258:	6878      	ldr	r0, [r7, #4]
 800925a:	f001 fe3a 	bl	800aed2 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 800925e:	687b      	ldr	r3, [r7, #4]
 8009260:	2200      	movs	r2, #0
 8009262:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Close EP OUT */
  USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 8009264:	2101      	movs	r1, #1
 8009266:	6878      	ldr	r0, [r7, #4]
 8009268:	f001 fe33 	bl	800aed2 <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 800926c:	687b      	ldr	r3, [r7, #4]
 800926e:	2200      	movs	r2, #0
 8009270:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c

  /* Close Command IN EP */
  USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 8009274:	2182      	movs	r1, #130	; 0x82
 8009276:	6878      	ldr	r0, [r7, #4]
 8009278:	f001 fe2b 	bl	800aed2 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 800927c:	687b      	ldr	r3, [r7, #4]
 800927e:	2200      	movs	r2, #0
 8009280:	641a      	str	r2, [r3, #64]	; 0x40

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 8009282:	687b      	ldr	r3, [r7, #4]
 8009284:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009288:	2b00      	cmp	r3, #0
 800928a:	d00e      	beq.n	80092aa <USBD_CDC_DeInit+0x64>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 800928c:	687b      	ldr	r3, [r7, #4]
 800928e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8009292:	685b      	ldr	r3, [r3, #4]
 8009294:	4798      	blx	r3
    USBD_free(pdev->pClassData);
 8009296:	687b      	ldr	r3, [r7, #4]
 8009298:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800929c:	4618      	mov	r0, r3
 800929e:	f001 ff25 	bl	800b0ec <USBD_static_free>
    pdev->pClassData = NULL;
 80092a2:	687b      	ldr	r3, [r7, #4]
 80092a4:	2200      	movs	r2, #0
 80092a6:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  }

  return ret;
 80092aa:	7bfb      	ldrb	r3, [r7, #15]
}
 80092ac:	4618      	mov	r0, r3
 80092ae:	3710      	adds	r7, #16
 80092b0:	46bd      	mov	sp, r7
 80092b2:	bd80      	pop	{r7, pc}

080092b4 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t  USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 80092b4:	b580      	push	{r7, lr}
 80092b6:	b086      	sub	sp, #24
 80092b8:	af00      	add	r7, sp, #0
 80092ba:	6078      	str	r0, [r7, #4]
 80092bc:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 80092be:	687b      	ldr	r3, [r7, #4]
 80092c0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80092c4:	613b      	str	r3, [r7, #16]
  uint8_t ifalt = 0U;
 80092c6:	2300      	movs	r3, #0
 80092c8:	73fb      	strb	r3, [r7, #15]
  uint16_t status_info = 0U;
 80092ca:	2300      	movs	r3, #0
 80092cc:	81bb      	strh	r3, [r7, #12]
  uint8_t ret = USBD_OK;
 80092ce:	2300      	movs	r3, #0
 80092d0:	75fb      	strb	r3, [r7, #23]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80092d2:	683b      	ldr	r3, [r7, #0]
 80092d4:	781b      	ldrb	r3, [r3, #0]
 80092d6:	f003 0360 	and.w	r3, r3, #96	; 0x60
 80092da:	2b00      	cmp	r3, #0
 80092dc:	d039      	beq.n	8009352 <USBD_CDC_Setup+0x9e>
 80092de:	2b20      	cmp	r3, #32
 80092e0:	d17f      	bne.n	80093e2 <USBD_CDC_Setup+0x12e>
  {
    case USB_REQ_TYPE_CLASS :
      if (req->wLength)
 80092e2:	683b      	ldr	r3, [r7, #0]
 80092e4:	88db      	ldrh	r3, [r3, #6]
 80092e6:	2b00      	cmp	r3, #0
 80092e8:	d029      	beq.n	800933e <USBD_CDC_Setup+0x8a>
      {
        if (req->bmRequest & 0x80U)
 80092ea:	683b      	ldr	r3, [r7, #0]
 80092ec:	781b      	ldrb	r3, [r3, #0]
 80092ee:	b25b      	sxtb	r3, r3
 80092f0:	2b00      	cmp	r3, #0
 80092f2:	da11      	bge.n	8009318 <USBD_CDC_Setup+0x64>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 80092f4:	687b      	ldr	r3, [r7, #4]
 80092f6:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80092fa:	689b      	ldr	r3, [r3, #8]
 80092fc:	683a      	ldr	r2, [r7, #0]
 80092fe:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)(void *)hcdc->data,
 8009300:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8009302:	683a      	ldr	r2, [r7, #0]
 8009304:	88d2      	ldrh	r2, [r2, #6]
 8009306:	4798      	blx	r3
                                                            req->wLength);

          USBD_CtlSendData(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 8009308:	6939      	ldr	r1, [r7, #16]
 800930a:	683b      	ldr	r3, [r7, #0]
 800930c:	88db      	ldrh	r3, [r3, #6]
 800930e:	461a      	mov	r2, r3
 8009310:	6878      	ldr	r0, [r7, #4]
 8009312:	f001 fa0a 	bl	800a72a <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)(void *)req, 0U);
      }
      break;
 8009316:	e06b      	b.n	80093f0 <USBD_CDC_Setup+0x13c>
          hcdc->CmdOpCode = req->bRequest;
 8009318:	683b      	ldr	r3, [r7, #0]
 800931a:	785a      	ldrb	r2, [r3, #1]
 800931c:	693b      	ldr	r3, [r7, #16]
 800931e:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 8009322:	683b      	ldr	r3, [r7, #0]
 8009324:	88db      	ldrh	r3, [r3, #6]
 8009326:	b2da      	uxtb	r2, r3
 8009328:	693b      	ldr	r3, [r7, #16]
 800932a:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
          USBD_CtlPrepareRx(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 800932e:	6939      	ldr	r1, [r7, #16]
 8009330:	683b      	ldr	r3, [r7, #0]
 8009332:	88db      	ldrh	r3, [r3, #6]
 8009334:	461a      	mov	r2, r3
 8009336:	6878      	ldr	r0, [r7, #4]
 8009338:	f001 fa25 	bl	800a786 <USBD_CtlPrepareRx>
      break;
 800933c:	e058      	b.n	80093f0 <USBD_CDC_Setup+0x13c>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800933e:	687b      	ldr	r3, [r7, #4]
 8009340:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8009344:	689b      	ldr	r3, [r3, #8]
 8009346:	683a      	ldr	r2, [r7, #0]
 8009348:	7850      	ldrb	r0, [r2, #1]
 800934a:	2200      	movs	r2, #0
 800934c:	6839      	ldr	r1, [r7, #0]
 800934e:	4798      	blx	r3
      break;
 8009350:	e04e      	b.n	80093f0 <USBD_CDC_Setup+0x13c>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8009352:	683b      	ldr	r3, [r7, #0]
 8009354:	785b      	ldrb	r3, [r3, #1]
 8009356:	2b0b      	cmp	r3, #11
 8009358:	d02e      	beq.n	80093b8 <USBD_CDC_Setup+0x104>
 800935a:	2b0b      	cmp	r3, #11
 800935c:	dc38      	bgt.n	80093d0 <USBD_CDC_Setup+0x11c>
 800935e:	2b00      	cmp	r3, #0
 8009360:	d002      	beq.n	8009368 <USBD_CDC_Setup+0xb4>
 8009362:	2b0a      	cmp	r3, #10
 8009364:	d014      	beq.n	8009390 <USBD_CDC_Setup+0xdc>
 8009366:	e033      	b.n	80093d0 <USBD_CDC_Setup+0x11c>
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009368:	687b      	ldr	r3, [r7, #4]
 800936a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800936e:	2b03      	cmp	r3, #3
 8009370:	d107      	bne.n	8009382 <USBD_CDC_Setup+0xce>
          {
            USBD_CtlSendData(pdev, (uint8_t *)(void *)&status_info, 2U);
 8009372:	f107 030c 	add.w	r3, r7, #12
 8009376:	2202      	movs	r2, #2
 8009378:	4619      	mov	r1, r3
 800937a:	6878      	ldr	r0, [r7, #4]
 800937c:	f001 f9d5 	bl	800a72a <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8009380:	e02e      	b.n	80093e0 <USBD_CDC_Setup+0x12c>
            USBD_CtlError(pdev, req);
 8009382:	6839      	ldr	r1, [r7, #0]
 8009384:	6878      	ldr	r0, [r7, #4]
 8009386:	f001 f966 	bl	800a656 <USBD_CtlError>
            ret = USBD_FAIL;
 800938a:	2302      	movs	r3, #2
 800938c:	75fb      	strb	r3, [r7, #23]
          break;
 800938e:	e027      	b.n	80093e0 <USBD_CDC_Setup+0x12c>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009390:	687b      	ldr	r3, [r7, #4]
 8009392:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009396:	2b03      	cmp	r3, #3
 8009398:	d107      	bne.n	80093aa <USBD_CDC_Setup+0xf6>
          {
            USBD_CtlSendData(pdev, &ifalt, 1U);
 800939a:	f107 030f 	add.w	r3, r7, #15
 800939e:	2201      	movs	r2, #1
 80093a0:	4619      	mov	r1, r3
 80093a2:	6878      	ldr	r0, [r7, #4]
 80093a4:	f001 f9c1 	bl	800a72a <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 80093a8:	e01a      	b.n	80093e0 <USBD_CDC_Setup+0x12c>
            USBD_CtlError(pdev, req);
 80093aa:	6839      	ldr	r1, [r7, #0]
 80093ac:	6878      	ldr	r0, [r7, #4]
 80093ae:	f001 f952 	bl	800a656 <USBD_CtlError>
            ret = USBD_FAIL;
 80093b2:	2302      	movs	r3, #2
 80093b4:	75fb      	strb	r3, [r7, #23]
          break;
 80093b6:	e013      	b.n	80093e0 <USBD_CDC_Setup+0x12c>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 80093b8:	687b      	ldr	r3, [r7, #4]
 80093ba:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80093be:	2b03      	cmp	r3, #3
 80093c0:	d00d      	beq.n	80093de <USBD_CDC_Setup+0x12a>
          {
            USBD_CtlError(pdev, req);
 80093c2:	6839      	ldr	r1, [r7, #0]
 80093c4:	6878      	ldr	r0, [r7, #4]
 80093c6:	f001 f946 	bl	800a656 <USBD_CtlError>
            ret = USBD_FAIL;
 80093ca:	2302      	movs	r3, #2
 80093cc:	75fb      	strb	r3, [r7, #23]
          }
          break;
 80093ce:	e006      	b.n	80093de <USBD_CDC_Setup+0x12a>

        default:
          USBD_CtlError(pdev, req);
 80093d0:	6839      	ldr	r1, [r7, #0]
 80093d2:	6878      	ldr	r0, [r7, #4]
 80093d4:	f001 f93f 	bl	800a656 <USBD_CtlError>
          ret = USBD_FAIL;
 80093d8:	2302      	movs	r3, #2
 80093da:	75fb      	strb	r3, [r7, #23]
          break;
 80093dc:	e000      	b.n	80093e0 <USBD_CDC_Setup+0x12c>
          break;
 80093de:	bf00      	nop
      }
      break;
 80093e0:	e006      	b.n	80093f0 <USBD_CDC_Setup+0x13c>

    default:
      USBD_CtlError(pdev, req);
 80093e2:	6839      	ldr	r1, [r7, #0]
 80093e4:	6878      	ldr	r0, [r7, #4]
 80093e6:	f001 f936 	bl	800a656 <USBD_CtlError>
      ret = USBD_FAIL;
 80093ea:	2302      	movs	r3, #2
 80093ec:	75fb      	strb	r3, [r7, #23]
      break;
 80093ee:	bf00      	nop
  }

  return ret;
 80093f0:	7dfb      	ldrb	r3, [r7, #23]
}
 80093f2:	4618      	mov	r0, r3
 80093f4:	3718      	adds	r7, #24
 80093f6:	46bd      	mov	sp, r7
 80093f8:	bd80      	pop	{r7, pc}

080093fa <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 80093fa:	b580      	push	{r7, lr}
 80093fc:	b084      	sub	sp, #16
 80093fe:	af00      	add	r7, sp, #0
 8009400:	6078      	str	r0, [r7, #4]
 8009402:	460b      	mov	r3, r1
 8009404:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8009406:	687b      	ldr	r3, [r7, #4]
 8009408:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800940c:	60fb      	str	r3, [r7, #12]
  PCD_HandleTypeDef *hpcd = pdev->pData;
 800940e:	687b      	ldr	r3, [r7, #4]
 8009410:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8009414:	60bb      	str	r3, [r7, #8]

  if (pdev->pClassData != NULL)
 8009416:	687b      	ldr	r3, [r7, #4]
 8009418:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800941c:	2b00      	cmp	r3, #0
 800941e:	d03a      	beq.n	8009496 <USBD_CDC_DataIn+0x9c>
  {
    if ((pdev->ep_in[epnum].total_length > 0U) && ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 8009420:	78fa      	ldrb	r2, [r7, #3]
 8009422:	6879      	ldr	r1, [r7, #4]
 8009424:	4613      	mov	r3, r2
 8009426:	009b      	lsls	r3, r3, #2
 8009428:	4413      	add	r3, r2
 800942a:	009b      	lsls	r3, r3, #2
 800942c:	440b      	add	r3, r1
 800942e:	331c      	adds	r3, #28
 8009430:	681b      	ldr	r3, [r3, #0]
 8009432:	2b00      	cmp	r3, #0
 8009434:	d029      	beq.n	800948a <USBD_CDC_DataIn+0x90>
 8009436:	78fa      	ldrb	r2, [r7, #3]
 8009438:	6879      	ldr	r1, [r7, #4]
 800943a:	4613      	mov	r3, r2
 800943c:	009b      	lsls	r3, r3, #2
 800943e:	4413      	add	r3, r2
 8009440:	009b      	lsls	r3, r3, #2
 8009442:	440b      	add	r3, r1
 8009444:	331c      	adds	r3, #28
 8009446:	681a      	ldr	r2, [r3, #0]
 8009448:	78f9      	ldrb	r1, [r7, #3]
 800944a:	68b8      	ldr	r0, [r7, #8]
 800944c:	460b      	mov	r3, r1
 800944e:	009b      	lsls	r3, r3, #2
 8009450:	440b      	add	r3, r1
 8009452:	00db      	lsls	r3, r3, #3
 8009454:	4403      	add	r3, r0
 8009456:	3338      	adds	r3, #56	; 0x38
 8009458:	681b      	ldr	r3, [r3, #0]
 800945a:	fbb2 f1f3 	udiv	r1, r2, r3
 800945e:	fb03 f301 	mul.w	r3, r3, r1
 8009462:	1ad3      	subs	r3, r2, r3
 8009464:	2b00      	cmp	r3, #0
 8009466:	d110      	bne.n	800948a <USBD_CDC_DataIn+0x90>
    {
      /* Update the packet total length */
      pdev->ep_in[epnum].total_length = 0U;
 8009468:	78fa      	ldrb	r2, [r7, #3]
 800946a:	6879      	ldr	r1, [r7, #4]
 800946c:	4613      	mov	r3, r2
 800946e:	009b      	lsls	r3, r3, #2
 8009470:	4413      	add	r3, r2
 8009472:	009b      	lsls	r3, r3, #2
 8009474:	440b      	add	r3, r1
 8009476:	331c      	adds	r3, #28
 8009478:	2200      	movs	r2, #0
 800947a:	601a      	str	r2, [r3, #0]

      /* Send ZLP */
      USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800947c:	78f9      	ldrb	r1, [r7, #3]
 800947e:	2300      	movs	r3, #0
 8009480:	2200      	movs	r2, #0
 8009482:	6878      	ldr	r0, [r7, #4]
 8009484:	f001 fdcd 	bl	800b022 <USBD_LL_Transmit>
 8009488:	e003      	b.n	8009492 <USBD_CDC_DataIn+0x98>
    }
    else
    {
      hcdc->TxState = 0U;
 800948a:	68fb      	ldr	r3, [r7, #12]
 800948c:	2200      	movs	r2, #0
 800948e:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }
    return USBD_OK;
 8009492:	2300      	movs	r3, #0
 8009494:	e000      	b.n	8009498 <USBD_CDC_DataIn+0x9e>
  }
  else
  {
    return USBD_FAIL;
 8009496:	2302      	movs	r3, #2
  }
}
 8009498:	4618      	mov	r0, r3
 800949a:	3710      	adds	r7, #16
 800949c:	46bd      	mov	sp, r7
 800949e:	bd80      	pop	{r7, pc}

080094a0 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 80094a0:	b580      	push	{r7, lr}
 80094a2:	b084      	sub	sp, #16
 80094a4:	af00      	add	r7, sp, #0
 80094a6:	6078      	str	r0, [r7, #4]
 80094a8:	460b      	mov	r3, r1
 80094aa:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 80094ac:	687b      	ldr	r3, [r7, #4]
 80094ae:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80094b2:	60fb      	str	r3, [r7, #12]

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 80094b4:	78fb      	ldrb	r3, [r7, #3]
 80094b6:	4619      	mov	r1, r3
 80094b8:	6878      	ldr	r0, [r7, #4]
 80094ba:	f001 fdf8 	bl	800b0ae <USBD_LL_GetRxDataSize>
 80094be:	4602      	mov	r2, r0
 80094c0:	68fb      	ldr	r3, [r7, #12]
 80094c2:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */
  if (pdev->pClassData != NULL)
 80094c6:	687b      	ldr	r3, [r7, #4]
 80094c8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80094cc:	2b00      	cmp	r3, #0
 80094ce:	d00d      	beq.n	80094ec <USBD_CDC_DataOut+0x4c>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 80094d0:	687b      	ldr	r3, [r7, #4]
 80094d2:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80094d6:	68db      	ldr	r3, [r3, #12]
 80094d8:	68fa      	ldr	r2, [r7, #12]
 80094da:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 80094de:	68fa      	ldr	r2, [r7, #12]
 80094e0:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 80094e4:	4611      	mov	r1, r2
 80094e6:	4798      	blx	r3

    return USBD_OK;
 80094e8:	2300      	movs	r3, #0
 80094ea:	e000      	b.n	80094ee <USBD_CDC_DataOut+0x4e>
  }
  else
  {
    return USBD_FAIL;
 80094ec:	2302      	movs	r3, #2
  }
}
 80094ee:	4618      	mov	r0, r3
 80094f0:	3710      	adds	r7, #16
 80094f2:	46bd      	mov	sp, r7
 80094f4:	bd80      	pop	{r7, pc}

080094f6 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t  USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 80094f6:	b580      	push	{r7, lr}
 80094f8:	b084      	sub	sp, #16
 80094fa:	af00      	add	r7, sp, #0
 80094fc:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 80094fe:	687b      	ldr	r3, [r7, #4]
 8009500:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009504:	60fb      	str	r3, [r7, #12]

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8009506:	687b      	ldr	r3, [r7, #4]
 8009508:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800950c:	2b00      	cmp	r3, #0
 800950e:	d015      	beq.n	800953c <USBD_CDC_EP0_RxReady+0x46>
 8009510:	68fb      	ldr	r3, [r7, #12]
 8009512:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 8009516:	2bff      	cmp	r3, #255	; 0xff
 8009518:	d010      	beq.n	800953c <USBD_CDC_EP0_RxReady+0x46>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800951a:	687b      	ldr	r3, [r7, #4]
 800951c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8009520:	689b      	ldr	r3, [r3, #8]
 8009522:	68fa      	ldr	r2, [r7, #12]
 8009524:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                      (uint8_t *)(void *)hcdc->data,
 8009528:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 800952a:	68fa      	ldr	r2, [r7, #12]
 800952c:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8009530:	b292      	uxth	r2, r2
 8009532:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 8009534:	68fb      	ldr	r3, [r7, #12]
 8009536:	22ff      	movs	r2, #255	; 0xff
 8009538:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200

  }
  return USBD_OK;
 800953c:	2300      	movs	r3, #0
}
 800953e:	4618      	mov	r0, r3
 8009540:	3710      	adds	r7, #16
 8009542:	46bd      	mov	sp, r7
 8009544:	bd80      	pop	{r7, pc}
	...

08009548 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8009548:	b480      	push	{r7}
 800954a:	b083      	sub	sp, #12
 800954c:	af00      	add	r7, sp, #0
 800954e:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgFSDesc);
 8009550:	687b      	ldr	r3, [r7, #4]
 8009552:	2243      	movs	r2, #67	; 0x43
 8009554:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgFSDesc;
 8009556:	4b03      	ldr	r3, [pc, #12]	; (8009564 <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 8009558:	4618      	mov	r0, r3
 800955a:	370c      	adds	r7, #12
 800955c:	46bd      	mov	sp, r7
 800955e:	bc80      	pop	{r7}
 8009560:	4770      	bx	lr
 8009562:	bf00      	nop
 8009564:	200000c4 	.word	0x200000c4

08009568 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8009568:	b480      	push	{r7}
 800956a:	b083      	sub	sp, #12
 800956c:	af00      	add	r7, sp, #0
 800956e:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgHSDesc);
 8009570:	687b      	ldr	r3, [r7, #4]
 8009572:	2243      	movs	r2, #67	; 0x43
 8009574:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgHSDesc;
 8009576:	4b03      	ldr	r3, [pc, #12]	; (8009584 <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 8009578:	4618      	mov	r0, r3
 800957a:	370c      	adds	r7, #12
 800957c:	46bd      	mov	sp, r7
 800957e:	bc80      	pop	{r7}
 8009580:	4770      	bx	lr
 8009582:	bf00      	nop
 8009584:	20000080 	.word	0x20000080

08009588 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8009588:	b480      	push	{r7}
 800958a:	b083      	sub	sp, #12
 800958c:	af00      	add	r7, sp, #0
 800958e:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_OtherSpeedCfgDesc);
 8009590:	687b      	ldr	r3, [r7, #4]
 8009592:	2243      	movs	r2, #67	; 0x43
 8009594:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_OtherSpeedCfgDesc;
 8009596:	4b03      	ldr	r3, [pc, #12]	; (80095a4 <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 8009598:	4618      	mov	r0, r3
 800959a:	370c      	adds	r7, #12
 800959c:	46bd      	mov	sp, r7
 800959e:	bc80      	pop	{r7}
 80095a0:	4770      	bx	lr
 80095a2:	bf00      	nop
 80095a4:	20000108 	.word	0x20000108

080095a8 <USBD_CDC_GetDeviceQualifierDescriptor>:
*         return Device Qualifier descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t  *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 80095a8:	b480      	push	{r7}
 80095aa:	b083      	sub	sp, #12
 80095ac:	af00      	add	r7, sp, #0
 80095ae:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_DeviceQualifierDesc);
 80095b0:	687b      	ldr	r3, [r7, #4]
 80095b2:	220a      	movs	r2, #10
 80095b4:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_DeviceQualifierDesc;
 80095b6:	4b03      	ldr	r3, [pc, #12]	; (80095c4 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 80095b8:	4618      	mov	r0, r3
 80095ba:	370c      	adds	r7, #12
 80095bc:	46bd      	mov	sp, r7
 80095be:	bc80      	pop	{r7}
 80095c0:	4770      	bx	lr
 80095c2:	bf00      	nop
 80095c4:	2000003c 	.word	0x2000003c

080095c8 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t  USBD_CDC_RegisterInterface(USBD_HandleTypeDef   *pdev,
                                    USBD_CDC_ItfTypeDef *fops)
{
 80095c8:	b480      	push	{r7}
 80095ca:	b085      	sub	sp, #20
 80095cc:	af00      	add	r7, sp, #0
 80095ce:	6078      	str	r0, [r7, #4]
 80095d0:	6039      	str	r1, [r7, #0]
  uint8_t  ret = USBD_FAIL;
 80095d2:	2302      	movs	r3, #2
 80095d4:	73fb      	strb	r3, [r7, #15]

  if (fops != NULL)
 80095d6:	683b      	ldr	r3, [r7, #0]
 80095d8:	2b00      	cmp	r3, #0
 80095da:	d005      	beq.n	80095e8 <USBD_CDC_RegisterInterface+0x20>
  {
    pdev->pUserData = fops;
 80095dc:	687b      	ldr	r3, [r7, #4]
 80095de:	683a      	ldr	r2, [r7, #0]
 80095e0:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
    ret = USBD_OK;
 80095e4:	2300      	movs	r3, #0
 80095e6:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 80095e8:	7bfb      	ldrb	r3, [r7, #15]
}
 80095ea:	4618      	mov	r0, r3
 80095ec:	3714      	adds	r7, #20
 80095ee:	46bd      	mov	sp, r7
 80095f0:	bc80      	pop	{r7}
 80095f2:	4770      	bx	lr

080095f4 <USBD_CDC_SetTxBuffer>:
  * @retval status
  */
uint8_t  USBD_CDC_SetTxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff,
                              uint16_t length)
{
 80095f4:	b480      	push	{r7}
 80095f6:	b087      	sub	sp, #28
 80095f8:	af00      	add	r7, sp, #0
 80095fa:	60f8      	str	r0, [r7, #12]
 80095fc:	60b9      	str	r1, [r7, #8]
 80095fe:	4613      	mov	r3, r2
 8009600:	80fb      	strh	r3, [r7, #6]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8009602:	68fb      	ldr	r3, [r7, #12]
 8009604:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009608:	617b      	str	r3, [r7, #20]

  hcdc->TxBuffer = pbuff;
 800960a:	697b      	ldr	r3, [r7, #20]
 800960c:	68ba      	ldr	r2, [r7, #8]
 800960e:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 8009612:	88fa      	ldrh	r2, [r7, #6]
 8009614:	697b      	ldr	r3, [r7, #20]
 8009616:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return USBD_OK;
 800961a:	2300      	movs	r3, #0
}
 800961c:	4618      	mov	r0, r3
 800961e:	371c      	adds	r7, #28
 8009620:	46bd      	mov	sp, r7
 8009622:	bc80      	pop	{r7}
 8009624:	4770      	bx	lr

08009626 <USBD_CDC_SetRxBuffer>:
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t  USBD_CDC_SetRxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff)
{
 8009626:	b480      	push	{r7}
 8009628:	b085      	sub	sp, #20
 800962a:	af00      	add	r7, sp, #0
 800962c:	6078      	str	r0, [r7, #4]
 800962e:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8009630:	687b      	ldr	r3, [r7, #4]
 8009632:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009636:	60fb      	str	r3, [r7, #12]

  hcdc->RxBuffer = pbuff;
 8009638:	68fb      	ldr	r3, [r7, #12]
 800963a:	683a      	ldr	r2, [r7, #0]
 800963c:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return USBD_OK;
 8009640:	2300      	movs	r3, #0
}
 8009642:	4618      	mov	r0, r3
 8009644:	3714      	adds	r7, #20
 8009646:	46bd      	mov	sp, r7
 8009648:	bc80      	pop	{r7}
 800964a:	4770      	bx	lr

0800964c <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 800964c:	b580      	push	{r7, lr}
 800964e:	b084      	sub	sp, #16
 8009650:	af00      	add	r7, sp, #0
 8009652:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8009654:	687b      	ldr	r3, [r7, #4]
 8009656:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800965a:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData != NULL)
 800965c:	687b      	ldr	r3, [r7, #4]
 800965e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009662:	2b00      	cmp	r3, #0
 8009664:	d01c      	beq.n	80096a0 <USBD_CDC_TransmitPacket+0x54>
  {
    if (hcdc->TxState == 0U)
 8009666:	68fb      	ldr	r3, [r7, #12]
 8009668:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800966c:	2b00      	cmp	r3, #0
 800966e:	d115      	bne.n	800969c <USBD_CDC_TransmitPacket+0x50>
    {
      /* Tx Transfer in progress */
      hcdc->TxState = 1U;
 8009670:	68fb      	ldr	r3, [r7, #12]
 8009672:	2201      	movs	r2, #1
 8009674:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

      /* Update the packet total length */
      pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 8009678:	68fb      	ldr	r3, [r7, #12]
 800967a:	f8d3 2210 	ldr.w	r2, [r3, #528]	; 0x210
 800967e:	687b      	ldr	r3, [r7, #4]
 8009680:	631a      	str	r2, [r3, #48]	; 0x30

      /* Transmit next packet */
      USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer,
 8009682:	68fb      	ldr	r3, [r7, #12]
 8009684:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
                       (uint16_t)hcdc->TxLength);
 8009688:	68fb      	ldr	r3, [r7, #12]
 800968a:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
      USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer,
 800968e:	b29b      	uxth	r3, r3
 8009690:	2181      	movs	r1, #129	; 0x81
 8009692:	6878      	ldr	r0, [r7, #4]
 8009694:	f001 fcc5 	bl	800b022 <USBD_LL_Transmit>

      return USBD_OK;
 8009698:	2300      	movs	r3, #0
 800969a:	e002      	b.n	80096a2 <USBD_CDC_TransmitPacket+0x56>
    }
    else
    {
      return USBD_BUSY;
 800969c:	2301      	movs	r3, #1
 800969e:	e000      	b.n	80096a2 <USBD_CDC_TransmitPacket+0x56>
    }
  }
  else
  {
    return USBD_FAIL;
 80096a0:	2302      	movs	r3, #2
  }
}
 80096a2:	4618      	mov	r0, r3
 80096a4:	3710      	adds	r7, #16
 80096a6:	46bd      	mov	sp, r7
 80096a8:	bd80      	pop	{r7, pc}

080096aa <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 80096aa:	b580      	push	{r7, lr}
 80096ac:	b084      	sub	sp, #16
 80096ae:	af00      	add	r7, sp, #0
 80096b0:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 80096b2:	687b      	ldr	r3, [r7, #4]
 80096b4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80096b8:	60fb      	str	r3, [r7, #12]

  /* Suspend or Resume USB Out process */
  if (pdev->pClassData != NULL)
 80096ba:	687b      	ldr	r3, [r7, #4]
 80096bc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80096c0:	2b00      	cmp	r3, #0
 80096c2:	d017      	beq.n	80096f4 <USBD_CDC_ReceivePacket+0x4a>
  {
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 80096c4:	687b      	ldr	r3, [r7, #4]
 80096c6:	7c1b      	ldrb	r3, [r3, #16]
 80096c8:	2b00      	cmp	r3, #0
 80096ca:	d109      	bne.n	80096e0 <USBD_CDC_ReceivePacket+0x36>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 80096cc:	68fb      	ldr	r3, [r7, #12]
 80096ce:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80096d2:	f44f 7300 	mov.w	r3, #512	; 0x200
 80096d6:	2101      	movs	r1, #1
 80096d8:	6878      	ldr	r0, [r7, #4]
 80096da:	f001 fcc5 	bl	800b068 <USBD_LL_PrepareReceive>
 80096de:	e007      	b.n	80096f0 <USBD_CDC_ReceivePacket+0x46>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 80096e0:	68fb      	ldr	r3, [r7, #12]
 80096e2:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80096e6:	2340      	movs	r3, #64	; 0x40
 80096e8:	2101      	movs	r1, #1
 80096ea:	6878      	ldr	r0, [r7, #4]
 80096ec:	f001 fcbc 	bl	800b068 <USBD_LL_PrepareReceive>
                             CDC_OUT_EP,
                             hcdc->RxBuffer,
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
    return USBD_OK;
 80096f0:	2300      	movs	r3, #0
 80096f2:	e000      	b.n	80096f6 <USBD_CDC_ReceivePacket+0x4c>
  }
  else
  {
    return USBD_FAIL;
 80096f4:	2302      	movs	r3, #2
  }
}
 80096f6:	4618      	mov	r0, r3
 80096f8:	3710      	adds	r7, #16
 80096fa:	46bd      	mov	sp, r7
 80096fc:	bd80      	pop	{r7, pc}

080096fe <USBD_Init>:
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 80096fe:	b580      	push	{r7, lr}
 8009700:	b084      	sub	sp, #16
 8009702:	af00      	add	r7, sp, #0
 8009704:	60f8      	str	r0, [r7, #12]
 8009706:	60b9      	str	r1, [r7, #8]
 8009708:	4613      	mov	r3, r2
 800970a:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800970c:	68fb      	ldr	r3, [r7, #12]
 800970e:	2b00      	cmp	r3, #0
 8009710:	d101      	bne.n	8009716 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 8009712:	2302      	movs	r3, #2
 8009714:	e01a      	b.n	800974c <USBD_Init+0x4e>
  }

  /* Unlink previous class*/
  if (pdev->pClass != NULL)
 8009716:	68fb      	ldr	r3, [r7, #12]
 8009718:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800971c:	2b00      	cmp	r3, #0
 800971e:	d003      	beq.n	8009728 <USBD_Init+0x2a>
  {
    pdev->pClass = NULL;
 8009720:	68fb      	ldr	r3, [r7, #12]
 8009722:	2200      	movs	r2, #0
 8009724:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8009728:	68bb      	ldr	r3, [r7, #8]
 800972a:	2b00      	cmp	r3, #0
 800972c:	d003      	beq.n	8009736 <USBD_Init+0x38>
  {
    pdev->pDesc = pdesc;
 800972e:	68fb      	ldr	r3, [r7, #12]
 8009730:	68ba      	ldr	r2, [r7, #8]
 8009732:	f8c3 22b0 	str.w	r2, [r3, #688]	; 0x2b0
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8009736:	68fb      	ldr	r3, [r7, #12]
 8009738:	2201      	movs	r2, #1
 800973a:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 800973e:	68fb      	ldr	r3, [r7, #12]
 8009740:	79fa      	ldrb	r2, [r7, #7]
 8009742:	701a      	strb	r2, [r3, #0]
  /* Initialize low level driver */
  USBD_LL_Init(pdev);
 8009744:	68f8      	ldr	r0, [r7, #12]
 8009746:	f001 fb29 	bl	800ad9c <USBD_LL_Init>

  return USBD_OK;
 800974a:	2300      	movs	r3, #0
}
 800974c:	4618      	mov	r0, r3
 800974e:	3710      	adds	r7, #16
 8009750:	46bd      	mov	sp, r7
 8009752:	bd80      	pop	{r7, pc}

08009754 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8009754:	b480      	push	{r7}
 8009756:	b085      	sub	sp, #20
 8009758:	af00      	add	r7, sp, #0
 800975a:	6078      	str	r0, [r7, #4]
 800975c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef status = USBD_OK;
 800975e:	2300      	movs	r3, #0
 8009760:	73fb      	strb	r3, [r7, #15]
  if (pclass != NULL)
 8009762:	683b      	ldr	r3, [r7, #0]
 8009764:	2b00      	cmp	r3, #0
 8009766:	d006      	beq.n	8009776 <USBD_RegisterClass+0x22>
  {
    /* link the class to the USB Device handle */
    pdev->pClass = pclass;
 8009768:	687b      	ldr	r3, [r7, #4]
 800976a:	683a      	ldr	r2, [r7, #0]
 800976c:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
    status = USBD_OK;
 8009770:	2300      	movs	r3, #0
 8009772:	73fb      	strb	r3, [r7, #15]
 8009774:	e001      	b.n	800977a <USBD_RegisterClass+0x26>
  else
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    status = USBD_FAIL;
 8009776:	2302      	movs	r3, #2
 8009778:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800977a:	7bfb      	ldrb	r3, [r7, #15]
}
 800977c:	4618      	mov	r0, r3
 800977e:	3714      	adds	r7, #20
 8009780:	46bd      	mov	sp, r7
 8009782:	bc80      	pop	{r7}
 8009784:	4770      	bx	lr

08009786 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_Start(USBD_HandleTypeDef *pdev)
{
 8009786:	b580      	push	{r7, lr}
 8009788:	b082      	sub	sp, #8
 800978a:	af00      	add	r7, sp, #0
 800978c:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  USBD_LL_Start(pdev);
 800978e:	6878      	ldr	r0, [r7, #4]
 8009790:	f001 fb5e 	bl	800ae50 <USBD_LL_Start>

  return USBD_OK;
 8009794:	2300      	movs	r3, #0
}
 8009796:	4618      	mov	r0, r3
 8009798:	3708      	adds	r7, #8
 800979a:	46bd      	mov	sp, r7
 800979c:	bd80      	pop	{r7, pc}

0800979e <USBD_RunTestMode>:
*         Launch test mode process
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 800979e:	b480      	push	{r7}
 80097a0:	b083      	sub	sp, #12
 80097a2:	af00      	add	r7, sp, #0
 80097a4:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 80097a6:	2300      	movs	r3, #0
}
 80097a8:	4618      	mov	r0, r3
 80097aa:	370c      	adds	r7, #12
 80097ac:	46bd      	mov	sp, r7
 80097ae:	bc80      	pop	{r7}
 80097b0:	4770      	bx	lr

080097b2 <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 80097b2:	b580      	push	{r7, lr}
 80097b4:	b084      	sub	sp, #16
 80097b6:	af00      	add	r7, sp, #0
 80097b8:	6078      	str	r0, [r7, #4]
 80097ba:	460b      	mov	r3, r1
 80097bc:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 80097be:	2302      	movs	r3, #2
 80097c0:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 80097c2:	687b      	ldr	r3, [r7, #4]
 80097c4:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80097c8:	2b00      	cmp	r3, #0
 80097ca:	d00c      	beq.n	80097e6 <USBD_SetClassConfig+0x34>
  {
    /* Set configuration  and Start the Class*/
    if (pdev->pClass->Init(pdev, cfgidx) == 0U)
 80097cc:	687b      	ldr	r3, [r7, #4]
 80097ce:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80097d2:	681b      	ldr	r3, [r3, #0]
 80097d4:	78fa      	ldrb	r2, [r7, #3]
 80097d6:	4611      	mov	r1, r2
 80097d8:	6878      	ldr	r0, [r7, #4]
 80097da:	4798      	blx	r3
 80097dc:	4603      	mov	r3, r0
 80097de:	2b00      	cmp	r3, #0
 80097e0:	d101      	bne.n	80097e6 <USBD_SetClassConfig+0x34>
    {
      ret = USBD_OK;
 80097e2:	2300      	movs	r3, #0
 80097e4:	73fb      	strb	r3, [r7, #15]
    }
  }

  return ret;
 80097e6:	7bfb      	ldrb	r3, [r7, #15]
}
 80097e8:	4618      	mov	r0, r3
 80097ea:	3710      	adds	r7, #16
 80097ec:	46bd      	mov	sp, r7
 80097ee:	bd80      	pop	{r7, pc}

080097f0 <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 80097f0:	b580      	push	{r7, lr}
 80097f2:	b082      	sub	sp, #8
 80097f4:	af00      	add	r7, sp, #0
 80097f6:	6078      	str	r0, [r7, #4]
 80097f8:	460b      	mov	r3, r1
 80097fa:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration  and De-initialize the Class process*/
  pdev->pClass->DeInit(pdev, cfgidx);
 80097fc:	687b      	ldr	r3, [r7, #4]
 80097fe:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009802:	685b      	ldr	r3, [r3, #4]
 8009804:	78fa      	ldrb	r2, [r7, #3]
 8009806:	4611      	mov	r1, r2
 8009808:	6878      	ldr	r0, [r7, #4]
 800980a:	4798      	blx	r3

  return USBD_OK;
 800980c:	2300      	movs	r3, #0
}
 800980e:	4618      	mov	r0, r3
 8009810:	3708      	adds	r7, #8
 8009812:	46bd      	mov	sp, r7
 8009814:	bd80      	pop	{r7, pc}

08009816 <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8009816:	b580      	push	{r7, lr}
 8009818:	b082      	sub	sp, #8
 800981a:	af00      	add	r7, sp, #0
 800981c:	6078      	str	r0, [r7, #4]
 800981e:	6039      	str	r1, [r7, #0]
  USBD_ParseSetupRequest(&pdev->request, psetup);
 8009820:	687b      	ldr	r3, [r7, #4]
 8009822:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 8009826:	6839      	ldr	r1, [r7, #0]
 8009828:	4618      	mov	r0, r3
 800982a:	f000 fed8 	bl	800a5de <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800982e:	687b      	ldr	r3, [r7, #4]
 8009830:	2201      	movs	r2, #1
 8009832:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8009836:	687b      	ldr	r3, [r7, #4]
 8009838:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 800983c:	461a      	mov	r2, r3
 800983e:	687b      	ldr	r3, [r7, #4]
 8009840:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8009844:	687b      	ldr	r3, [r7, #4]
 8009846:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 800984a:	f003 031f 	and.w	r3, r3, #31
 800984e:	2b02      	cmp	r3, #2
 8009850:	d016      	beq.n	8009880 <USBD_LL_SetupStage+0x6a>
 8009852:	2b02      	cmp	r3, #2
 8009854:	d81c      	bhi.n	8009890 <USBD_LL_SetupStage+0x7a>
 8009856:	2b00      	cmp	r3, #0
 8009858:	d002      	beq.n	8009860 <USBD_LL_SetupStage+0x4a>
 800985a:	2b01      	cmp	r3, #1
 800985c:	d008      	beq.n	8009870 <USBD_LL_SetupStage+0x5a>
 800985e:	e017      	b.n	8009890 <USBD_LL_SetupStage+0x7a>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      USBD_StdDevReq(pdev, &pdev->request);
 8009860:	687b      	ldr	r3, [r7, #4]
 8009862:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 8009866:	4619      	mov	r1, r3
 8009868:	6878      	ldr	r0, [r7, #4]
 800986a:	f000 f9cb 	bl	8009c04 <USBD_StdDevReq>
      break;
 800986e:	e01a      	b.n	80098a6 <USBD_LL_SetupStage+0x90>

    case USB_REQ_RECIPIENT_INTERFACE:
      USBD_StdItfReq(pdev, &pdev->request);
 8009870:	687b      	ldr	r3, [r7, #4]
 8009872:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 8009876:	4619      	mov	r1, r3
 8009878:	6878      	ldr	r0, [r7, #4]
 800987a:	f000 fa2d 	bl	8009cd8 <USBD_StdItfReq>
      break;
 800987e:	e012      	b.n	80098a6 <USBD_LL_SetupStage+0x90>

    case USB_REQ_RECIPIENT_ENDPOINT:
      USBD_StdEPReq(pdev, &pdev->request);
 8009880:	687b      	ldr	r3, [r7, #4]
 8009882:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 8009886:	4619      	mov	r1, r3
 8009888:	6878      	ldr	r0, [r7, #4]
 800988a:	f000 fa6d 	bl	8009d68 <USBD_StdEPReq>
      break;
 800988e:	e00a      	b.n	80098a6 <USBD_LL_SetupStage+0x90>

    default:
      USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8009890:	687b      	ldr	r3, [r7, #4]
 8009892:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8009896:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800989a:	b2db      	uxtb	r3, r3
 800989c:	4619      	mov	r1, r3
 800989e:	6878      	ldr	r0, [r7, #4]
 80098a0:	f001 fb36 	bl	800af10 <USBD_LL_StallEP>
      break;
 80098a4:	bf00      	nop
  }

  return USBD_OK;
 80098a6:	2300      	movs	r3, #0
}
 80098a8:	4618      	mov	r0, r3
 80098aa:	3708      	adds	r7, #8
 80098ac:	46bd      	mov	sp, r7
 80098ae:	bd80      	pop	{r7, pc}

080098b0 <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 80098b0:	b580      	push	{r7, lr}
 80098b2:	b086      	sub	sp, #24
 80098b4:	af00      	add	r7, sp, #0
 80098b6:	60f8      	str	r0, [r7, #12]
 80098b8:	460b      	mov	r3, r1
 80098ba:	607a      	str	r2, [r7, #4]
 80098bc:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 80098be:	7afb      	ldrb	r3, [r7, #11]
 80098c0:	2b00      	cmp	r3, #0
 80098c2:	d14b      	bne.n	800995c <USBD_LL_DataOutStage+0xac>
  {
    pep = &pdev->ep_out[0];
 80098c4:	68fb      	ldr	r3, [r7, #12]
 80098c6:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 80098ca:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 80098cc:	68fb      	ldr	r3, [r7, #12]
 80098ce:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 80098d2:	2b03      	cmp	r3, #3
 80098d4:	d134      	bne.n	8009940 <USBD_LL_DataOutStage+0x90>
    {
      if (pep->rem_length > pep->maxpacket)
 80098d6:	697b      	ldr	r3, [r7, #20]
 80098d8:	68da      	ldr	r2, [r3, #12]
 80098da:	697b      	ldr	r3, [r7, #20]
 80098dc:	691b      	ldr	r3, [r3, #16]
 80098de:	429a      	cmp	r2, r3
 80098e0:	d919      	bls.n	8009916 <USBD_LL_DataOutStage+0x66>
      {
        pep->rem_length -= pep->maxpacket;
 80098e2:	697b      	ldr	r3, [r7, #20]
 80098e4:	68da      	ldr	r2, [r3, #12]
 80098e6:	697b      	ldr	r3, [r7, #20]
 80098e8:	691b      	ldr	r3, [r3, #16]
 80098ea:	1ad2      	subs	r2, r2, r3
 80098ec:	697b      	ldr	r3, [r7, #20]
 80098ee:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueRx(pdev, pdata,
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 80098f0:	697b      	ldr	r3, [r7, #20]
 80098f2:	68da      	ldr	r2, [r3, #12]
 80098f4:	697b      	ldr	r3, [r7, #20]
 80098f6:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 80098f8:	429a      	cmp	r2, r3
 80098fa:	d203      	bcs.n	8009904 <USBD_LL_DataOutStage+0x54>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 80098fc:	697b      	ldr	r3, [r7, #20]
 80098fe:	68db      	ldr	r3, [r3, #12]
        USBD_CtlContinueRx(pdev, pdata,
 8009900:	b29b      	uxth	r3, r3
 8009902:	e002      	b.n	800990a <USBD_LL_DataOutStage+0x5a>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 8009904:	697b      	ldr	r3, [r7, #20]
 8009906:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 8009908:	b29b      	uxth	r3, r3
 800990a:	461a      	mov	r2, r3
 800990c:	6879      	ldr	r1, [r7, #4]
 800990e:	68f8      	ldr	r0, [r7, #12]
 8009910:	f000 ff57 	bl	800a7c2 <USBD_CtlContinueRx>
 8009914:	e038      	b.n	8009988 <USBD_LL_DataOutStage+0xd8>
      }
      else
      {
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 8009916:	68fb      	ldr	r3, [r7, #12]
 8009918:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800991c:	691b      	ldr	r3, [r3, #16]
 800991e:	2b00      	cmp	r3, #0
 8009920:	d00a      	beq.n	8009938 <USBD_LL_DataOutStage+0x88>
            (pdev->dev_state == USBD_STATE_CONFIGURED))
 8009922:	68fb      	ldr	r3, [r7, #12]
 8009924:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 8009928:	2b03      	cmp	r3, #3
 800992a:	d105      	bne.n	8009938 <USBD_LL_DataOutStage+0x88>
        {
          pdev->pClass->EP0_RxReady(pdev);
 800992c:	68fb      	ldr	r3, [r7, #12]
 800992e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009932:	691b      	ldr	r3, [r3, #16]
 8009934:	68f8      	ldr	r0, [r7, #12]
 8009936:	4798      	blx	r3
        }
        USBD_CtlSendStatus(pdev);
 8009938:	68f8      	ldr	r0, [r7, #12]
 800993a:	f000 ff54 	bl	800a7e6 <USBD_CtlSendStatus>
 800993e:	e023      	b.n	8009988 <USBD_LL_DataOutStage+0xd8>
      }
    }
    else
    {
      if (pdev->ep0_state == USBD_EP0_STATUS_OUT)
 8009940:	68fb      	ldr	r3, [r7, #12]
 8009942:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8009946:	2b05      	cmp	r3, #5
 8009948:	d11e      	bne.n	8009988 <USBD_LL_DataOutStage+0xd8>
      {
        /*
         * STATUS PHASE completed, update ep0_state to idle
         */
        pdev->ep0_state = USBD_EP0_IDLE;
 800994a:	68fb      	ldr	r3, [r7, #12]
 800994c:	2200      	movs	r2, #0
 800994e:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
        USBD_LL_StallEP(pdev, 0U);
 8009952:	2100      	movs	r1, #0
 8009954:	68f8      	ldr	r0, [r7, #12]
 8009956:	f001 fadb 	bl	800af10 <USBD_LL_StallEP>
 800995a:	e015      	b.n	8009988 <USBD_LL_DataOutStage+0xd8>
      }
    }
  }
  else if ((pdev->pClass->DataOut != NULL) &&
 800995c:	68fb      	ldr	r3, [r7, #12]
 800995e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009962:	699b      	ldr	r3, [r3, #24]
 8009964:	2b00      	cmp	r3, #0
 8009966:	d00d      	beq.n	8009984 <USBD_LL_DataOutStage+0xd4>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 8009968:	68fb      	ldr	r3, [r7, #12]
 800996a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataOut != NULL) &&
 800996e:	2b03      	cmp	r3, #3
 8009970:	d108      	bne.n	8009984 <USBD_LL_DataOutStage+0xd4>
  {
    pdev->pClass->DataOut(pdev, epnum);
 8009972:	68fb      	ldr	r3, [r7, #12]
 8009974:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009978:	699b      	ldr	r3, [r3, #24]
 800997a:	7afa      	ldrb	r2, [r7, #11]
 800997c:	4611      	mov	r1, r2
 800997e:	68f8      	ldr	r0, [r7, #12]
 8009980:	4798      	blx	r3
 8009982:	e001      	b.n	8009988 <USBD_LL_DataOutStage+0xd8>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 8009984:	2302      	movs	r3, #2
 8009986:	e000      	b.n	800998a <USBD_LL_DataOutStage+0xda>
  }

  return USBD_OK;
 8009988:	2300      	movs	r3, #0
}
 800998a:	4618      	mov	r0, r3
 800998c:	3718      	adds	r7, #24
 800998e:	46bd      	mov	sp, r7
 8009990:	bd80      	pop	{r7, pc}

08009992 <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8009992:	b580      	push	{r7, lr}
 8009994:	b086      	sub	sp, #24
 8009996:	af00      	add	r7, sp, #0
 8009998:	60f8      	str	r0, [r7, #12]
 800999a:	460b      	mov	r3, r1
 800999c:	607a      	str	r2, [r7, #4]
 800999e:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 80099a0:	7afb      	ldrb	r3, [r7, #11]
 80099a2:	2b00      	cmp	r3, #0
 80099a4:	d17f      	bne.n	8009aa6 <USBD_LL_DataInStage+0x114>
  {
    pep = &pdev->ep_in[0];
 80099a6:	68fb      	ldr	r3, [r7, #12]
 80099a8:	3314      	adds	r3, #20
 80099aa:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 80099ac:	68fb      	ldr	r3, [r7, #12]
 80099ae:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 80099b2:	2b02      	cmp	r3, #2
 80099b4:	d15c      	bne.n	8009a70 <USBD_LL_DataInStage+0xde>
    {
      if (pep->rem_length > pep->maxpacket)
 80099b6:	697b      	ldr	r3, [r7, #20]
 80099b8:	68da      	ldr	r2, [r3, #12]
 80099ba:	697b      	ldr	r3, [r7, #20]
 80099bc:	691b      	ldr	r3, [r3, #16]
 80099be:	429a      	cmp	r2, r3
 80099c0:	d915      	bls.n	80099ee <USBD_LL_DataInStage+0x5c>
      {
        pep->rem_length -= pep->maxpacket;
 80099c2:	697b      	ldr	r3, [r7, #20]
 80099c4:	68da      	ldr	r2, [r3, #12]
 80099c6:	697b      	ldr	r3, [r7, #20]
 80099c8:	691b      	ldr	r3, [r3, #16]
 80099ca:	1ad2      	subs	r2, r2, r3
 80099cc:	697b      	ldr	r3, [r7, #20]
 80099ce:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueSendData(pdev, pdata, (uint16_t)pep->rem_length);
 80099d0:	697b      	ldr	r3, [r7, #20]
 80099d2:	68db      	ldr	r3, [r3, #12]
 80099d4:	b29b      	uxth	r3, r3
 80099d6:	461a      	mov	r2, r3
 80099d8:	6879      	ldr	r1, [r7, #4]
 80099da:	68f8      	ldr	r0, [r7, #12]
 80099dc:	f000 fec1 	bl	800a762 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80099e0:	2300      	movs	r3, #0
 80099e2:	2200      	movs	r2, #0
 80099e4:	2100      	movs	r1, #0
 80099e6:	68f8      	ldr	r0, [r7, #12]
 80099e8:	f001 fb3e 	bl	800b068 <USBD_LL_PrepareReceive>
 80099ec:	e04e      	b.n	8009a8c <USBD_LL_DataInStage+0xfa>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->total_length % pep->maxpacket == 0U) &&
 80099ee:	697b      	ldr	r3, [r7, #20]
 80099f0:	689b      	ldr	r3, [r3, #8]
 80099f2:	697a      	ldr	r2, [r7, #20]
 80099f4:	6912      	ldr	r2, [r2, #16]
 80099f6:	fbb3 f1f2 	udiv	r1, r3, r2
 80099fa:	fb02 f201 	mul.w	r2, r2, r1
 80099fe:	1a9b      	subs	r3, r3, r2
 8009a00:	2b00      	cmp	r3, #0
 8009a02:	d11c      	bne.n	8009a3e <USBD_LL_DataInStage+0xac>
            (pep->total_length >= pep->maxpacket) &&
 8009a04:	697b      	ldr	r3, [r7, #20]
 8009a06:	689a      	ldr	r2, [r3, #8]
 8009a08:	697b      	ldr	r3, [r7, #20]
 8009a0a:	691b      	ldr	r3, [r3, #16]
        if ((pep->total_length % pep->maxpacket == 0U) &&
 8009a0c:	429a      	cmp	r2, r3
 8009a0e:	d316      	bcc.n	8009a3e <USBD_LL_DataInStage+0xac>
            (pep->total_length < pdev->ep0_data_len))
 8009a10:	697b      	ldr	r3, [r7, #20]
 8009a12:	689a      	ldr	r2, [r3, #8]
 8009a14:	68fb      	ldr	r3, [r7, #12]
 8009a16:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 8009a1a:	429a      	cmp	r2, r3
 8009a1c:	d20f      	bcs.n	8009a3e <USBD_LL_DataInStage+0xac>
        {
          USBD_CtlContinueSendData(pdev, NULL, 0U);
 8009a1e:	2200      	movs	r2, #0
 8009a20:	2100      	movs	r1, #0
 8009a22:	68f8      	ldr	r0, [r7, #12]
 8009a24:	f000 fe9d 	bl	800a762 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8009a28:	68fb      	ldr	r3, [r7, #12]
 8009a2a:	2200      	movs	r2, #0
 8009a2c:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8009a30:	2300      	movs	r3, #0
 8009a32:	2200      	movs	r2, #0
 8009a34:	2100      	movs	r1, #0
 8009a36:	68f8      	ldr	r0, [r7, #12]
 8009a38:	f001 fb16 	bl	800b068 <USBD_LL_PrepareReceive>
 8009a3c:	e026      	b.n	8009a8c <USBD_LL_DataInStage+0xfa>
        }
        else
        {
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 8009a3e:	68fb      	ldr	r3, [r7, #12]
 8009a40:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009a44:	68db      	ldr	r3, [r3, #12]
 8009a46:	2b00      	cmp	r3, #0
 8009a48:	d00a      	beq.n	8009a60 <USBD_LL_DataInStage+0xce>
              (pdev->dev_state == USBD_STATE_CONFIGURED))
 8009a4a:	68fb      	ldr	r3, [r7, #12]
 8009a4c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 8009a50:	2b03      	cmp	r3, #3
 8009a52:	d105      	bne.n	8009a60 <USBD_LL_DataInStage+0xce>
          {
            pdev->pClass->EP0_TxSent(pdev);
 8009a54:	68fb      	ldr	r3, [r7, #12]
 8009a56:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009a5a:	68db      	ldr	r3, [r3, #12]
 8009a5c:	68f8      	ldr	r0, [r7, #12]
 8009a5e:	4798      	blx	r3
          }
          USBD_LL_StallEP(pdev, 0x80U);
 8009a60:	2180      	movs	r1, #128	; 0x80
 8009a62:	68f8      	ldr	r0, [r7, #12]
 8009a64:	f001 fa54 	bl	800af10 <USBD_LL_StallEP>
          USBD_CtlReceiveStatus(pdev);
 8009a68:	68f8      	ldr	r0, [r7, #12]
 8009a6a:	f000 fecf 	bl	800a80c <USBD_CtlReceiveStatus>
 8009a6e:	e00d      	b.n	8009a8c <USBD_LL_DataInStage+0xfa>
        }
      }
    }
    else
    {
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 8009a70:	68fb      	ldr	r3, [r7, #12]
 8009a72:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8009a76:	2b04      	cmp	r3, #4
 8009a78:	d004      	beq.n	8009a84 <USBD_LL_DataInStage+0xf2>
          (pdev->ep0_state == USBD_EP0_IDLE))
 8009a7a:	68fb      	ldr	r3, [r7, #12]
 8009a7c:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 8009a80:	2b00      	cmp	r3, #0
 8009a82:	d103      	bne.n	8009a8c <USBD_LL_DataInStage+0xfa>
      {
        USBD_LL_StallEP(pdev, 0x80U);
 8009a84:	2180      	movs	r1, #128	; 0x80
 8009a86:	68f8      	ldr	r0, [r7, #12]
 8009a88:	f001 fa42 	bl	800af10 <USBD_LL_StallEP>
      }
    }

    if (pdev->dev_test_mode == 1U)
 8009a8c:	68fb      	ldr	r3, [r7, #12]
 8009a8e:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 8009a92:	2b01      	cmp	r3, #1
 8009a94:	d11d      	bne.n	8009ad2 <USBD_LL_DataInStage+0x140>
    {
      USBD_RunTestMode(pdev);
 8009a96:	68f8      	ldr	r0, [r7, #12]
 8009a98:	f7ff fe81 	bl	800979e <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8009a9c:	68fb      	ldr	r3, [r7, #12]
 8009a9e:	2200      	movs	r2, #0
 8009aa0:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 8009aa4:	e015      	b.n	8009ad2 <USBD_LL_DataInStage+0x140>
    }
  }
  else if ((pdev->pClass->DataIn != NULL) &&
 8009aa6:	68fb      	ldr	r3, [r7, #12]
 8009aa8:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009aac:	695b      	ldr	r3, [r3, #20]
 8009aae:	2b00      	cmp	r3, #0
 8009ab0:	d00d      	beq.n	8009ace <USBD_LL_DataInStage+0x13c>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 8009ab2:	68fb      	ldr	r3, [r7, #12]
 8009ab4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataIn != NULL) &&
 8009ab8:	2b03      	cmp	r3, #3
 8009aba:	d108      	bne.n	8009ace <USBD_LL_DataInStage+0x13c>
  {
    pdev->pClass->DataIn(pdev, epnum);
 8009abc:	68fb      	ldr	r3, [r7, #12]
 8009abe:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009ac2:	695b      	ldr	r3, [r3, #20]
 8009ac4:	7afa      	ldrb	r2, [r7, #11]
 8009ac6:	4611      	mov	r1, r2
 8009ac8:	68f8      	ldr	r0, [r7, #12]
 8009aca:	4798      	blx	r3
 8009acc:	e001      	b.n	8009ad2 <USBD_LL_DataInStage+0x140>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 8009ace:	2302      	movs	r3, #2
 8009ad0:	e000      	b.n	8009ad4 <USBD_LL_DataInStage+0x142>
  }

  return USBD_OK;
 8009ad2:	2300      	movs	r3, #0
}
 8009ad4:	4618      	mov	r0, r3
 8009ad6:	3718      	adds	r7, #24
 8009ad8:	46bd      	mov	sp, r7
 8009ada:	bd80      	pop	{r7, pc}

08009adc <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8009adc:	b580      	push	{r7, lr}
 8009ade:	b082      	sub	sp, #8
 8009ae0:	af00      	add	r7, sp, #0
 8009ae2:	6078      	str	r0, [r7, #4]
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8009ae4:	2340      	movs	r3, #64	; 0x40
 8009ae6:	2200      	movs	r2, #0
 8009ae8:	2100      	movs	r1, #0
 8009aea:	6878      	ldr	r0, [r7, #4]
 8009aec:	f001 f9cb 	bl	800ae86 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8009af0:	687b      	ldr	r3, [r7, #4]
 8009af2:	2201      	movs	r2, #1
 8009af4:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8009af8:	687b      	ldr	r3, [r7, #4]
 8009afa:	2240      	movs	r2, #64	; 0x40
 8009afc:	f8c3 2164 	str.w	r2, [r3, #356]	; 0x164

  /* Open EP0 IN */
  USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8009b00:	2340      	movs	r3, #64	; 0x40
 8009b02:	2200      	movs	r2, #0
 8009b04:	2180      	movs	r1, #128	; 0x80
 8009b06:	6878      	ldr	r0, [r7, #4]
 8009b08:	f001 f9bd 	bl	800ae86 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8009b0c:	687b      	ldr	r3, [r7, #4]
 8009b0e:	2201      	movs	r2, #1
 8009b10:	619a      	str	r2, [r3, #24]

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8009b12:	687b      	ldr	r3, [r7, #4]
 8009b14:	2240      	movs	r2, #64	; 0x40
 8009b16:	625a      	str	r2, [r3, #36]	; 0x24

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8009b18:	687b      	ldr	r3, [r7, #4]
 8009b1a:	2201      	movs	r2, #1
 8009b1c:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8009b20:	687b      	ldr	r3, [r7, #4]
 8009b22:	2200      	movs	r2, #0
 8009b24:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 8009b28:	687b      	ldr	r3, [r7, #4]
 8009b2a:	2200      	movs	r2, #0
 8009b2c:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8009b2e:	687b      	ldr	r3, [r7, #4]
 8009b30:	2200      	movs	r2, #0
 8009b32:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4

  if (pdev->pClassData)
 8009b36:	687b      	ldr	r3, [r7, #4]
 8009b38:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009b3c:	2b00      	cmp	r3, #0
 8009b3e:	d009      	beq.n	8009b54 <USBD_LL_Reset+0x78>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 8009b40:	687b      	ldr	r3, [r7, #4]
 8009b42:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009b46:	685b      	ldr	r3, [r3, #4]
 8009b48:	687a      	ldr	r2, [r7, #4]
 8009b4a:	6852      	ldr	r2, [r2, #4]
 8009b4c:	b2d2      	uxtb	r2, r2
 8009b4e:	4611      	mov	r1, r2
 8009b50:	6878      	ldr	r0, [r7, #4]
 8009b52:	4798      	blx	r3
  }

  return USBD_OK;
 8009b54:	2300      	movs	r3, #0
}
 8009b56:	4618      	mov	r0, r3
 8009b58:	3708      	adds	r7, #8
 8009b5a:	46bd      	mov	sp, r7
 8009b5c:	bd80      	pop	{r7, pc}

08009b5e <USBD_LL_SetSpeed>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8009b5e:	b480      	push	{r7}
 8009b60:	b083      	sub	sp, #12
 8009b62:	af00      	add	r7, sp, #0
 8009b64:	6078      	str	r0, [r7, #4]
 8009b66:	460b      	mov	r3, r1
 8009b68:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8009b6a:	687b      	ldr	r3, [r7, #4]
 8009b6c:	78fa      	ldrb	r2, [r7, #3]
 8009b6e:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8009b70:	2300      	movs	r3, #0
}
 8009b72:	4618      	mov	r0, r3
 8009b74:	370c      	adds	r7, #12
 8009b76:	46bd      	mov	sp, r7
 8009b78:	bc80      	pop	{r7}
 8009b7a:	4770      	bx	lr

08009b7c <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8009b7c:	b480      	push	{r7}
 8009b7e:	b083      	sub	sp, #12
 8009b80:	af00      	add	r7, sp, #0
 8009b82:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state =  pdev->dev_state;
 8009b84:	687b      	ldr	r3, [r7, #4]
 8009b86:	f893 229c 	ldrb.w	r2, [r3, #668]	; 0x29c
 8009b8a:	687b      	ldr	r3, [r7, #4]
 8009b8c:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state  = USBD_STATE_SUSPENDED;
 8009b90:	687b      	ldr	r3, [r7, #4]
 8009b92:	2204      	movs	r2, #4
 8009b94:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 8009b98:	2300      	movs	r3, #0
}
 8009b9a:	4618      	mov	r0, r3
 8009b9c:	370c      	adds	r7, #12
 8009b9e:	46bd      	mov	sp, r7
 8009ba0:	bc80      	pop	{r7}
 8009ba2:	4770      	bx	lr

08009ba4 <USBD_LL_Resume>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8009ba4:	b480      	push	{r7}
 8009ba6:	b083      	sub	sp, #12
 8009ba8:	af00      	add	r7, sp, #0
 8009baa:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8009bac:	687b      	ldr	r3, [r7, #4]
 8009bae:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009bb2:	2b04      	cmp	r3, #4
 8009bb4:	d105      	bne.n	8009bc2 <USBD_LL_Resume+0x1e>
  {
    pdev->dev_state = pdev->dev_old_state;
 8009bb6:	687b      	ldr	r3, [r7, #4]
 8009bb8:	f893 229d 	ldrb.w	r2, [r3, #669]	; 0x29d
 8009bbc:	687b      	ldr	r3, [r7, #4]
 8009bbe:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 8009bc2:	2300      	movs	r3, #0
}
 8009bc4:	4618      	mov	r0, r3
 8009bc6:	370c      	adds	r7, #12
 8009bc8:	46bd      	mov	sp, r7
 8009bca:	bc80      	pop	{r7}
 8009bcc:	4770      	bx	lr

08009bce <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8009bce:	b580      	push	{r7, lr}
 8009bd0:	b082      	sub	sp, #8
 8009bd2:	af00      	add	r7, sp, #0
 8009bd4:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009bd6:	687b      	ldr	r3, [r7, #4]
 8009bd8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009bdc:	2b03      	cmp	r3, #3
 8009bde:	d10b      	bne.n	8009bf8 <USBD_LL_SOF+0x2a>
  {
    if (pdev->pClass->SOF != NULL)
 8009be0:	687b      	ldr	r3, [r7, #4]
 8009be2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009be6:	69db      	ldr	r3, [r3, #28]
 8009be8:	2b00      	cmp	r3, #0
 8009bea:	d005      	beq.n	8009bf8 <USBD_LL_SOF+0x2a>
    {
      pdev->pClass->SOF(pdev);
 8009bec:	687b      	ldr	r3, [r7, #4]
 8009bee:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009bf2:	69db      	ldr	r3, [r3, #28]
 8009bf4:	6878      	ldr	r0, [r7, #4]
 8009bf6:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8009bf8:	2300      	movs	r3, #0
}
 8009bfa:	4618      	mov	r0, r3
 8009bfc:	3708      	adds	r7, #8
 8009bfe:	46bd      	mov	sp, r7
 8009c00:	bd80      	pop	{r7, pc}
	...

08009c04 <USBD_StdDevReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdDevReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef *req)
{
 8009c04:	b580      	push	{r7, lr}
 8009c06:	b084      	sub	sp, #16
 8009c08:	af00      	add	r7, sp, #0
 8009c0a:	6078      	str	r0, [r7, #4]
 8009c0c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8009c0e:	2300      	movs	r3, #0
 8009c10:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8009c12:	683b      	ldr	r3, [r7, #0]
 8009c14:	781b      	ldrb	r3, [r3, #0]
 8009c16:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8009c1a:	2b40      	cmp	r3, #64	; 0x40
 8009c1c:	d005      	beq.n	8009c2a <USBD_StdDevReq+0x26>
 8009c1e:	2b40      	cmp	r3, #64	; 0x40
 8009c20:	d84f      	bhi.n	8009cc2 <USBD_StdDevReq+0xbe>
 8009c22:	2b00      	cmp	r3, #0
 8009c24:	d009      	beq.n	8009c3a <USBD_StdDevReq+0x36>
 8009c26:	2b20      	cmp	r3, #32
 8009c28:	d14b      	bne.n	8009cc2 <USBD_StdDevReq+0xbe>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 8009c2a:	687b      	ldr	r3, [r7, #4]
 8009c2c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009c30:	689b      	ldr	r3, [r3, #8]
 8009c32:	6839      	ldr	r1, [r7, #0]
 8009c34:	6878      	ldr	r0, [r7, #4]
 8009c36:	4798      	blx	r3
      break;
 8009c38:	e048      	b.n	8009ccc <USBD_StdDevReq+0xc8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8009c3a:	683b      	ldr	r3, [r7, #0]
 8009c3c:	785b      	ldrb	r3, [r3, #1]
 8009c3e:	2b09      	cmp	r3, #9
 8009c40:	d839      	bhi.n	8009cb6 <USBD_StdDevReq+0xb2>
 8009c42:	a201      	add	r2, pc, #4	; (adr r2, 8009c48 <USBD_StdDevReq+0x44>)
 8009c44:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009c48:	08009c99 	.word	0x08009c99
 8009c4c:	08009cad 	.word	0x08009cad
 8009c50:	08009cb7 	.word	0x08009cb7
 8009c54:	08009ca3 	.word	0x08009ca3
 8009c58:	08009cb7 	.word	0x08009cb7
 8009c5c:	08009c7b 	.word	0x08009c7b
 8009c60:	08009c71 	.word	0x08009c71
 8009c64:	08009cb7 	.word	0x08009cb7
 8009c68:	08009c8f 	.word	0x08009c8f
 8009c6c:	08009c85 	.word	0x08009c85
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8009c70:	6839      	ldr	r1, [r7, #0]
 8009c72:	6878      	ldr	r0, [r7, #4]
 8009c74:	f000 f9dc 	bl	800a030 <USBD_GetDescriptor>
          break;
 8009c78:	e022      	b.n	8009cc0 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 8009c7a:	6839      	ldr	r1, [r7, #0]
 8009c7c:	6878      	ldr	r0, [r7, #4]
 8009c7e:	f000 fb3f 	bl	800a300 <USBD_SetAddress>
          break;
 8009c82:	e01d      	b.n	8009cc0 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_CONFIGURATION:
          USBD_SetConfig(pdev, req);
 8009c84:	6839      	ldr	r1, [r7, #0]
 8009c86:	6878      	ldr	r0, [r7, #4]
 8009c88:	f000 fb7e 	bl	800a388 <USBD_SetConfig>
          break;
 8009c8c:	e018      	b.n	8009cc0 <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 8009c8e:	6839      	ldr	r1, [r7, #0]
 8009c90:	6878      	ldr	r0, [r7, #4]
 8009c92:	f000 fc07 	bl	800a4a4 <USBD_GetConfig>
          break;
 8009c96:	e013      	b.n	8009cc0 <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8009c98:	6839      	ldr	r1, [r7, #0]
 8009c9a:	6878      	ldr	r0, [r7, #4]
 8009c9c:	f000 fc37 	bl	800a50e <USBD_GetStatus>
          break;
 8009ca0:	e00e      	b.n	8009cc0 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 8009ca2:	6839      	ldr	r1, [r7, #0]
 8009ca4:	6878      	ldr	r0, [r7, #4]
 8009ca6:	f000 fc65 	bl	800a574 <USBD_SetFeature>
          break;
 8009caa:	e009      	b.n	8009cc0 <USBD_StdDevReq+0xbc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8009cac:	6839      	ldr	r1, [r7, #0]
 8009cae:	6878      	ldr	r0, [r7, #4]
 8009cb0:	f000 fc74 	bl	800a59c <USBD_ClrFeature>
          break;
 8009cb4:	e004      	b.n	8009cc0 <USBD_StdDevReq+0xbc>

        default:
          USBD_CtlError(pdev, req);
 8009cb6:	6839      	ldr	r1, [r7, #0]
 8009cb8:	6878      	ldr	r0, [r7, #4]
 8009cba:	f000 fccc 	bl	800a656 <USBD_CtlError>
          break;
 8009cbe:	bf00      	nop
      }
      break;
 8009cc0:	e004      	b.n	8009ccc <USBD_StdDevReq+0xc8>

    default:
      USBD_CtlError(pdev, req);
 8009cc2:	6839      	ldr	r1, [r7, #0]
 8009cc4:	6878      	ldr	r0, [r7, #4]
 8009cc6:	f000 fcc6 	bl	800a656 <USBD_CtlError>
      break;
 8009cca:	bf00      	nop
  }

  return ret;
 8009ccc:	7bfb      	ldrb	r3, [r7, #15]
}
 8009cce:	4618      	mov	r0, r3
 8009cd0:	3710      	adds	r7, #16
 8009cd2:	46bd      	mov	sp, r7
 8009cd4:	bd80      	pop	{r7, pc}
 8009cd6:	bf00      	nop

08009cd8 <USBD_StdItfReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdItfReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef  *req)
{
 8009cd8:	b580      	push	{r7, lr}
 8009cda:	b084      	sub	sp, #16
 8009cdc:	af00      	add	r7, sp, #0
 8009cde:	6078      	str	r0, [r7, #4]
 8009ce0:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8009ce2:	2300      	movs	r3, #0
 8009ce4:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8009ce6:	683b      	ldr	r3, [r7, #0]
 8009ce8:	781b      	ldrb	r3, [r3, #0]
 8009cea:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8009cee:	2b40      	cmp	r3, #64	; 0x40
 8009cf0:	d005      	beq.n	8009cfe <USBD_StdItfReq+0x26>
 8009cf2:	2b40      	cmp	r3, #64	; 0x40
 8009cf4:	d82e      	bhi.n	8009d54 <USBD_StdItfReq+0x7c>
 8009cf6:	2b00      	cmp	r3, #0
 8009cf8:	d001      	beq.n	8009cfe <USBD_StdItfReq+0x26>
 8009cfa:	2b20      	cmp	r3, #32
 8009cfc:	d12a      	bne.n	8009d54 <USBD_StdItfReq+0x7c>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 8009cfe:	687b      	ldr	r3, [r7, #4]
 8009d00:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009d04:	3b01      	subs	r3, #1
 8009d06:	2b02      	cmp	r3, #2
 8009d08:	d81d      	bhi.n	8009d46 <USBD_StdItfReq+0x6e>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8009d0a:	683b      	ldr	r3, [r7, #0]
 8009d0c:	889b      	ldrh	r3, [r3, #4]
 8009d0e:	b2db      	uxtb	r3, r3
 8009d10:	2b01      	cmp	r3, #1
 8009d12:	d813      	bhi.n	8009d3c <USBD_StdItfReq+0x64>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8009d14:	687b      	ldr	r3, [r7, #4]
 8009d16:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009d1a:	689b      	ldr	r3, [r3, #8]
 8009d1c:	6839      	ldr	r1, [r7, #0]
 8009d1e:	6878      	ldr	r0, [r7, #4]
 8009d20:	4798      	blx	r3
 8009d22:	4603      	mov	r3, r0
 8009d24:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8009d26:	683b      	ldr	r3, [r7, #0]
 8009d28:	88db      	ldrh	r3, [r3, #6]
 8009d2a:	2b00      	cmp	r3, #0
 8009d2c:	d110      	bne.n	8009d50 <USBD_StdItfReq+0x78>
 8009d2e:	7bfb      	ldrb	r3, [r7, #15]
 8009d30:	2b00      	cmp	r3, #0
 8009d32:	d10d      	bne.n	8009d50 <USBD_StdItfReq+0x78>
            {
              USBD_CtlSendStatus(pdev);
 8009d34:	6878      	ldr	r0, [r7, #4]
 8009d36:	f000 fd56 	bl	800a7e6 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 8009d3a:	e009      	b.n	8009d50 <USBD_StdItfReq+0x78>
            USBD_CtlError(pdev, req);
 8009d3c:	6839      	ldr	r1, [r7, #0]
 8009d3e:	6878      	ldr	r0, [r7, #4]
 8009d40:	f000 fc89 	bl	800a656 <USBD_CtlError>
          break;
 8009d44:	e004      	b.n	8009d50 <USBD_StdItfReq+0x78>

        default:
          USBD_CtlError(pdev, req);
 8009d46:	6839      	ldr	r1, [r7, #0]
 8009d48:	6878      	ldr	r0, [r7, #4]
 8009d4a:	f000 fc84 	bl	800a656 <USBD_CtlError>
          break;
 8009d4e:	e000      	b.n	8009d52 <USBD_StdItfReq+0x7a>
          break;
 8009d50:	bf00      	nop
      }
      break;
 8009d52:	e004      	b.n	8009d5e <USBD_StdItfReq+0x86>

    default:
      USBD_CtlError(pdev, req);
 8009d54:	6839      	ldr	r1, [r7, #0]
 8009d56:	6878      	ldr	r0, [r7, #4]
 8009d58:	f000 fc7d 	bl	800a656 <USBD_CtlError>
      break;
 8009d5c:	bf00      	nop
  }

  return USBD_OK;
 8009d5e:	2300      	movs	r3, #0
}
 8009d60:	4618      	mov	r0, r3
 8009d62:	3710      	adds	r7, #16
 8009d64:	46bd      	mov	sp, r7
 8009d66:	bd80      	pop	{r7, pc}

08009d68 <USBD_StdEPReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdEPReq(USBD_HandleTypeDef *pdev,
                                  USBD_SetupReqTypedef  *req)
{
 8009d68:	b580      	push	{r7, lr}
 8009d6a:	b084      	sub	sp, #16
 8009d6c:	af00      	add	r7, sp, #0
 8009d6e:	6078      	str	r0, [r7, #4]
 8009d70:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t   ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 8009d72:	2300      	movs	r3, #0
 8009d74:	73fb      	strb	r3, [r7, #15]
  ep_addr  = LOBYTE(req->wIndex);
 8009d76:	683b      	ldr	r3, [r7, #0]
 8009d78:	889b      	ldrh	r3, [r3, #4]
 8009d7a:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8009d7c:	683b      	ldr	r3, [r7, #0]
 8009d7e:	781b      	ldrb	r3, [r3, #0]
 8009d80:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8009d84:	2b40      	cmp	r3, #64	; 0x40
 8009d86:	d007      	beq.n	8009d98 <USBD_StdEPReq+0x30>
 8009d88:	2b40      	cmp	r3, #64	; 0x40
 8009d8a:	f200 8146 	bhi.w	800a01a <USBD_StdEPReq+0x2b2>
 8009d8e:	2b00      	cmp	r3, #0
 8009d90:	d00a      	beq.n	8009da8 <USBD_StdEPReq+0x40>
 8009d92:	2b20      	cmp	r3, #32
 8009d94:	f040 8141 	bne.w	800a01a <USBD_StdEPReq+0x2b2>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 8009d98:	687b      	ldr	r3, [r7, #4]
 8009d9a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009d9e:	689b      	ldr	r3, [r3, #8]
 8009da0:	6839      	ldr	r1, [r7, #0]
 8009da2:	6878      	ldr	r0, [r7, #4]
 8009da4:	4798      	blx	r3
      break;
 8009da6:	e13d      	b.n	800a024 <USBD_StdEPReq+0x2bc>

    case USB_REQ_TYPE_STANDARD:
      /* Check if it is a class request */
      if ((req->bmRequest & 0x60U) == 0x20U)
 8009da8:	683b      	ldr	r3, [r7, #0]
 8009daa:	781b      	ldrb	r3, [r3, #0]
 8009dac:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8009db0:	2b20      	cmp	r3, #32
 8009db2:	d10a      	bne.n	8009dca <USBD_StdEPReq+0x62>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8009db4:	687b      	ldr	r3, [r7, #4]
 8009db6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009dba:	689b      	ldr	r3, [r3, #8]
 8009dbc:	6839      	ldr	r1, [r7, #0]
 8009dbe:	6878      	ldr	r0, [r7, #4]
 8009dc0:	4798      	blx	r3
 8009dc2:	4603      	mov	r3, r0
 8009dc4:	73fb      	strb	r3, [r7, #15]

        return ret;
 8009dc6:	7bfb      	ldrb	r3, [r7, #15]
 8009dc8:	e12d      	b.n	800a026 <USBD_StdEPReq+0x2be>
      }

      switch (req->bRequest)
 8009dca:	683b      	ldr	r3, [r7, #0]
 8009dcc:	785b      	ldrb	r3, [r3, #1]
 8009dce:	2b03      	cmp	r3, #3
 8009dd0:	d007      	beq.n	8009de2 <USBD_StdEPReq+0x7a>
 8009dd2:	2b03      	cmp	r3, #3
 8009dd4:	f300 811b 	bgt.w	800a00e <USBD_StdEPReq+0x2a6>
 8009dd8:	2b00      	cmp	r3, #0
 8009dda:	d072      	beq.n	8009ec2 <USBD_StdEPReq+0x15a>
 8009ddc:	2b01      	cmp	r3, #1
 8009dde:	d03a      	beq.n	8009e56 <USBD_StdEPReq+0xee>
 8009de0:	e115      	b.n	800a00e <USBD_StdEPReq+0x2a6>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 8009de2:	687b      	ldr	r3, [r7, #4]
 8009de4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009de8:	2b02      	cmp	r3, #2
 8009dea:	d002      	beq.n	8009df2 <USBD_StdEPReq+0x8a>
 8009dec:	2b03      	cmp	r3, #3
 8009dee:	d015      	beq.n	8009e1c <USBD_StdEPReq+0xb4>
 8009df0:	e02b      	b.n	8009e4a <USBD_StdEPReq+0xe2>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8009df2:	7bbb      	ldrb	r3, [r7, #14]
 8009df4:	2b00      	cmp	r3, #0
 8009df6:	d00c      	beq.n	8009e12 <USBD_StdEPReq+0xaa>
 8009df8:	7bbb      	ldrb	r3, [r7, #14]
 8009dfa:	2b80      	cmp	r3, #128	; 0x80
 8009dfc:	d009      	beq.n	8009e12 <USBD_StdEPReq+0xaa>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 8009dfe:	7bbb      	ldrb	r3, [r7, #14]
 8009e00:	4619      	mov	r1, r3
 8009e02:	6878      	ldr	r0, [r7, #4]
 8009e04:	f001 f884 	bl	800af10 <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 8009e08:	2180      	movs	r1, #128	; 0x80
 8009e0a:	6878      	ldr	r0, [r7, #4]
 8009e0c:	f001 f880 	bl	800af10 <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8009e10:	e020      	b.n	8009e54 <USBD_StdEPReq+0xec>
                USBD_CtlError(pdev, req);
 8009e12:	6839      	ldr	r1, [r7, #0]
 8009e14:	6878      	ldr	r0, [r7, #4]
 8009e16:	f000 fc1e 	bl	800a656 <USBD_CtlError>
              break;
 8009e1a:	e01b      	b.n	8009e54 <USBD_StdEPReq+0xec>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8009e1c:	683b      	ldr	r3, [r7, #0]
 8009e1e:	885b      	ldrh	r3, [r3, #2]
 8009e20:	2b00      	cmp	r3, #0
 8009e22:	d10e      	bne.n	8009e42 <USBD_StdEPReq+0xda>
              {
                if ((ep_addr != 0x00U) &&
 8009e24:	7bbb      	ldrb	r3, [r7, #14]
 8009e26:	2b00      	cmp	r3, #0
 8009e28:	d00b      	beq.n	8009e42 <USBD_StdEPReq+0xda>
 8009e2a:	7bbb      	ldrb	r3, [r7, #14]
 8009e2c:	2b80      	cmp	r3, #128	; 0x80
 8009e2e:	d008      	beq.n	8009e42 <USBD_StdEPReq+0xda>
                    (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8009e30:	683b      	ldr	r3, [r7, #0]
 8009e32:	88db      	ldrh	r3, [r3, #6]
 8009e34:	2b00      	cmp	r3, #0
 8009e36:	d104      	bne.n	8009e42 <USBD_StdEPReq+0xda>
                {
                  USBD_LL_StallEP(pdev, ep_addr);
 8009e38:	7bbb      	ldrb	r3, [r7, #14]
 8009e3a:	4619      	mov	r1, r3
 8009e3c:	6878      	ldr	r0, [r7, #4]
 8009e3e:	f001 f867 	bl	800af10 <USBD_LL_StallEP>
                }
              }
              USBD_CtlSendStatus(pdev);
 8009e42:	6878      	ldr	r0, [r7, #4]
 8009e44:	f000 fccf 	bl	800a7e6 <USBD_CtlSendStatus>

              break;
 8009e48:	e004      	b.n	8009e54 <USBD_StdEPReq+0xec>

            default:
              USBD_CtlError(pdev, req);
 8009e4a:	6839      	ldr	r1, [r7, #0]
 8009e4c:	6878      	ldr	r0, [r7, #4]
 8009e4e:	f000 fc02 	bl	800a656 <USBD_CtlError>
              break;
 8009e52:	bf00      	nop
          }
          break;
 8009e54:	e0e0      	b.n	800a018 <USBD_StdEPReq+0x2b0>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 8009e56:	687b      	ldr	r3, [r7, #4]
 8009e58:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009e5c:	2b02      	cmp	r3, #2
 8009e5e:	d002      	beq.n	8009e66 <USBD_StdEPReq+0xfe>
 8009e60:	2b03      	cmp	r3, #3
 8009e62:	d015      	beq.n	8009e90 <USBD_StdEPReq+0x128>
 8009e64:	e026      	b.n	8009eb4 <USBD_StdEPReq+0x14c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8009e66:	7bbb      	ldrb	r3, [r7, #14]
 8009e68:	2b00      	cmp	r3, #0
 8009e6a:	d00c      	beq.n	8009e86 <USBD_StdEPReq+0x11e>
 8009e6c:	7bbb      	ldrb	r3, [r7, #14]
 8009e6e:	2b80      	cmp	r3, #128	; 0x80
 8009e70:	d009      	beq.n	8009e86 <USBD_StdEPReq+0x11e>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 8009e72:	7bbb      	ldrb	r3, [r7, #14]
 8009e74:	4619      	mov	r1, r3
 8009e76:	6878      	ldr	r0, [r7, #4]
 8009e78:	f001 f84a 	bl	800af10 <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 8009e7c:	2180      	movs	r1, #128	; 0x80
 8009e7e:	6878      	ldr	r0, [r7, #4]
 8009e80:	f001 f846 	bl	800af10 <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8009e84:	e01c      	b.n	8009ec0 <USBD_StdEPReq+0x158>
                USBD_CtlError(pdev, req);
 8009e86:	6839      	ldr	r1, [r7, #0]
 8009e88:	6878      	ldr	r0, [r7, #4]
 8009e8a:	f000 fbe4 	bl	800a656 <USBD_CtlError>
              break;
 8009e8e:	e017      	b.n	8009ec0 <USBD_StdEPReq+0x158>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8009e90:	683b      	ldr	r3, [r7, #0]
 8009e92:	885b      	ldrh	r3, [r3, #2]
 8009e94:	2b00      	cmp	r3, #0
 8009e96:	d112      	bne.n	8009ebe <USBD_StdEPReq+0x156>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8009e98:	7bbb      	ldrb	r3, [r7, #14]
 8009e9a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009e9e:	2b00      	cmp	r3, #0
 8009ea0:	d004      	beq.n	8009eac <USBD_StdEPReq+0x144>
                {
                  USBD_LL_ClearStallEP(pdev, ep_addr);
 8009ea2:	7bbb      	ldrb	r3, [r7, #14]
 8009ea4:	4619      	mov	r1, r3
 8009ea6:	6878      	ldr	r0, [r7, #4]
 8009ea8:	f001 f851 	bl	800af4e <USBD_LL_ClearStallEP>
                }
                USBD_CtlSendStatus(pdev);
 8009eac:	6878      	ldr	r0, [r7, #4]
 8009eae:	f000 fc9a 	bl	800a7e6 <USBD_CtlSendStatus>
              }
              break;
 8009eb2:	e004      	b.n	8009ebe <USBD_StdEPReq+0x156>

            default:
              USBD_CtlError(pdev, req);
 8009eb4:	6839      	ldr	r1, [r7, #0]
 8009eb6:	6878      	ldr	r0, [r7, #4]
 8009eb8:	f000 fbcd 	bl	800a656 <USBD_CtlError>
              break;
 8009ebc:	e000      	b.n	8009ec0 <USBD_StdEPReq+0x158>
              break;
 8009ebe:	bf00      	nop
          }
          break;
 8009ec0:	e0aa      	b.n	800a018 <USBD_StdEPReq+0x2b0>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 8009ec2:	687b      	ldr	r3, [r7, #4]
 8009ec4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009ec8:	2b02      	cmp	r3, #2
 8009eca:	d002      	beq.n	8009ed2 <USBD_StdEPReq+0x16a>
 8009ecc:	2b03      	cmp	r3, #3
 8009ece:	d032      	beq.n	8009f36 <USBD_StdEPReq+0x1ce>
 8009ed0:	e097      	b.n	800a002 <USBD_StdEPReq+0x29a>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8009ed2:	7bbb      	ldrb	r3, [r7, #14]
 8009ed4:	2b00      	cmp	r3, #0
 8009ed6:	d007      	beq.n	8009ee8 <USBD_StdEPReq+0x180>
 8009ed8:	7bbb      	ldrb	r3, [r7, #14]
 8009eda:	2b80      	cmp	r3, #128	; 0x80
 8009edc:	d004      	beq.n	8009ee8 <USBD_StdEPReq+0x180>
              {
                USBD_CtlError(pdev, req);
 8009ede:	6839      	ldr	r1, [r7, #0]
 8009ee0:	6878      	ldr	r0, [r7, #4]
 8009ee2:	f000 fbb8 	bl	800a656 <USBD_CtlError>
                break;
 8009ee6:	e091      	b.n	800a00c <USBD_StdEPReq+0x2a4>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8009ee8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8009eec:	2b00      	cmp	r3, #0
 8009eee:	da0b      	bge.n	8009f08 <USBD_StdEPReq+0x1a0>
 8009ef0:	7bbb      	ldrb	r3, [r7, #14]
 8009ef2:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8009ef6:	4613      	mov	r3, r2
 8009ef8:	009b      	lsls	r3, r3, #2
 8009efa:	4413      	add	r3, r2
 8009efc:	009b      	lsls	r3, r3, #2
 8009efe:	3310      	adds	r3, #16
 8009f00:	687a      	ldr	r2, [r7, #4]
 8009f02:	4413      	add	r3, r2
 8009f04:	3304      	adds	r3, #4
 8009f06:	e00b      	b.n	8009f20 <USBD_StdEPReq+0x1b8>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8009f08:	7bbb      	ldrb	r3, [r7, #14]
 8009f0a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8009f0e:	4613      	mov	r3, r2
 8009f10:	009b      	lsls	r3, r3, #2
 8009f12:	4413      	add	r3, r2
 8009f14:	009b      	lsls	r3, r3, #2
 8009f16:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8009f1a:	687a      	ldr	r2, [r7, #4]
 8009f1c:	4413      	add	r3, r2
 8009f1e:	3304      	adds	r3, #4
 8009f20:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8009f22:	68bb      	ldr	r3, [r7, #8]
 8009f24:	2200      	movs	r2, #0
 8009f26:	601a      	str	r2, [r3, #0]

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 8009f28:	68bb      	ldr	r3, [r7, #8]
 8009f2a:	2202      	movs	r2, #2
 8009f2c:	4619      	mov	r1, r3
 8009f2e:	6878      	ldr	r0, [r7, #4]
 8009f30:	f000 fbfb 	bl	800a72a <USBD_CtlSendData>
              break;
 8009f34:	e06a      	b.n	800a00c <USBD_StdEPReq+0x2a4>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8009f36:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8009f3a:	2b00      	cmp	r3, #0
 8009f3c:	da11      	bge.n	8009f62 <USBD_StdEPReq+0x1fa>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8009f3e:	7bbb      	ldrb	r3, [r7, #14]
 8009f40:	f003 020f 	and.w	r2, r3, #15
 8009f44:	6879      	ldr	r1, [r7, #4]
 8009f46:	4613      	mov	r3, r2
 8009f48:	009b      	lsls	r3, r3, #2
 8009f4a:	4413      	add	r3, r2
 8009f4c:	009b      	lsls	r3, r3, #2
 8009f4e:	440b      	add	r3, r1
 8009f50:	3318      	adds	r3, #24
 8009f52:	681b      	ldr	r3, [r3, #0]
 8009f54:	2b00      	cmp	r3, #0
 8009f56:	d117      	bne.n	8009f88 <USBD_StdEPReq+0x220>
                {
                  USBD_CtlError(pdev, req);
 8009f58:	6839      	ldr	r1, [r7, #0]
 8009f5a:	6878      	ldr	r0, [r7, #4]
 8009f5c:	f000 fb7b 	bl	800a656 <USBD_CtlError>
                  break;
 8009f60:	e054      	b.n	800a00c <USBD_StdEPReq+0x2a4>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8009f62:	7bbb      	ldrb	r3, [r7, #14]
 8009f64:	f003 020f 	and.w	r2, r3, #15
 8009f68:	6879      	ldr	r1, [r7, #4]
 8009f6a:	4613      	mov	r3, r2
 8009f6c:	009b      	lsls	r3, r3, #2
 8009f6e:	4413      	add	r3, r2
 8009f70:	009b      	lsls	r3, r3, #2
 8009f72:	440b      	add	r3, r1
 8009f74:	f503 73ac 	add.w	r3, r3, #344	; 0x158
 8009f78:	681b      	ldr	r3, [r3, #0]
 8009f7a:	2b00      	cmp	r3, #0
 8009f7c:	d104      	bne.n	8009f88 <USBD_StdEPReq+0x220>
                {
                  USBD_CtlError(pdev, req);
 8009f7e:	6839      	ldr	r1, [r7, #0]
 8009f80:	6878      	ldr	r0, [r7, #4]
 8009f82:	f000 fb68 	bl	800a656 <USBD_CtlError>
                  break;
 8009f86:	e041      	b.n	800a00c <USBD_StdEPReq+0x2a4>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8009f88:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8009f8c:	2b00      	cmp	r3, #0
 8009f8e:	da0b      	bge.n	8009fa8 <USBD_StdEPReq+0x240>
 8009f90:	7bbb      	ldrb	r3, [r7, #14]
 8009f92:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8009f96:	4613      	mov	r3, r2
 8009f98:	009b      	lsls	r3, r3, #2
 8009f9a:	4413      	add	r3, r2
 8009f9c:	009b      	lsls	r3, r3, #2
 8009f9e:	3310      	adds	r3, #16
 8009fa0:	687a      	ldr	r2, [r7, #4]
 8009fa2:	4413      	add	r3, r2
 8009fa4:	3304      	adds	r3, #4
 8009fa6:	e00b      	b.n	8009fc0 <USBD_StdEPReq+0x258>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8009fa8:	7bbb      	ldrb	r3, [r7, #14]
 8009faa:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8009fae:	4613      	mov	r3, r2
 8009fb0:	009b      	lsls	r3, r3, #2
 8009fb2:	4413      	add	r3, r2
 8009fb4:	009b      	lsls	r3, r3, #2
 8009fb6:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8009fba:	687a      	ldr	r2, [r7, #4]
 8009fbc:	4413      	add	r3, r2
 8009fbe:	3304      	adds	r3, #4
 8009fc0:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8009fc2:	7bbb      	ldrb	r3, [r7, #14]
 8009fc4:	2b00      	cmp	r3, #0
 8009fc6:	d002      	beq.n	8009fce <USBD_StdEPReq+0x266>
 8009fc8:	7bbb      	ldrb	r3, [r7, #14]
 8009fca:	2b80      	cmp	r3, #128	; 0x80
 8009fcc:	d103      	bne.n	8009fd6 <USBD_StdEPReq+0x26e>
              {
                pep->status = 0x0000U;
 8009fce:	68bb      	ldr	r3, [r7, #8]
 8009fd0:	2200      	movs	r2, #0
 8009fd2:	601a      	str	r2, [r3, #0]
 8009fd4:	e00e      	b.n	8009ff4 <USBD_StdEPReq+0x28c>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr))
 8009fd6:	7bbb      	ldrb	r3, [r7, #14]
 8009fd8:	4619      	mov	r1, r3
 8009fda:	6878      	ldr	r0, [r7, #4]
 8009fdc:	f000 ffd6 	bl	800af8c <USBD_LL_IsStallEP>
 8009fe0:	4603      	mov	r3, r0
 8009fe2:	2b00      	cmp	r3, #0
 8009fe4:	d003      	beq.n	8009fee <USBD_StdEPReq+0x286>
              {
                pep->status = 0x0001U;
 8009fe6:	68bb      	ldr	r3, [r7, #8]
 8009fe8:	2201      	movs	r2, #1
 8009fea:	601a      	str	r2, [r3, #0]
 8009fec:	e002      	b.n	8009ff4 <USBD_StdEPReq+0x28c>
              }
              else
              {
                pep->status = 0x0000U;
 8009fee:	68bb      	ldr	r3, [r7, #8]
 8009ff0:	2200      	movs	r2, #0
 8009ff2:	601a      	str	r2, [r3, #0]
              }

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 8009ff4:	68bb      	ldr	r3, [r7, #8]
 8009ff6:	2202      	movs	r2, #2
 8009ff8:	4619      	mov	r1, r3
 8009ffa:	6878      	ldr	r0, [r7, #4]
 8009ffc:	f000 fb95 	bl	800a72a <USBD_CtlSendData>
              break;
 800a000:	e004      	b.n	800a00c <USBD_StdEPReq+0x2a4>

            default:
              USBD_CtlError(pdev, req);
 800a002:	6839      	ldr	r1, [r7, #0]
 800a004:	6878      	ldr	r0, [r7, #4]
 800a006:	f000 fb26 	bl	800a656 <USBD_CtlError>
              break;
 800a00a:	bf00      	nop
          }
          break;
 800a00c:	e004      	b.n	800a018 <USBD_StdEPReq+0x2b0>

        default:
          USBD_CtlError(pdev, req);
 800a00e:	6839      	ldr	r1, [r7, #0]
 800a010:	6878      	ldr	r0, [r7, #4]
 800a012:	f000 fb20 	bl	800a656 <USBD_CtlError>
          break;
 800a016:	bf00      	nop
      }
      break;
 800a018:	e004      	b.n	800a024 <USBD_StdEPReq+0x2bc>

    default:
      USBD_CtlError(pdev, req);
 800a01a:	6839      	ldr	r1, [r7, #0]
 800a01c:	6878      	ldr	r0, [r7, #4]
 800a01e:	f000 fb1a 	bl	800a656 <USBD_CtlError>
      break;
 800a022:	bf00      	nop
  }

  return ret;
 800a024:	7bfb      	ldrb	r3, [r7, #15]
}
 800a026:	4618      	mov	r0, r3
 800a028:	3710      	adds	r7, #16
 800a02a:	46bd      	mov	sp, r7
 800a02c:	bd80      	pop	{r7, pc}
	...

0800a030 <USBD_GetDescriptor>:
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 800a030:	b580      	push	{r7, lr}
 800a032:	b084      	sub	sp, #16
 800a034:	af00      	add	r7, sp, #0
 800a036:	6078      	str	r0, [r7, #4]
 800a038:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800a03a:	2300      	movs	r3, #0
 800a03c:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800a03e:	2300      	movs	r3, #0
 800a040:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800a042:	2300      	movs	r3, #0
 800a044:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800a046:	683b      	ldr	r3, [r7, #0]
 800a048:	885b      	ldrh	r3, [r3, #2]
 800a04a:	0a1b      	lsrs	r3, r3, #8
 800a04c:	b29b      	uxth	r3, r3
 800a04e:	3b01      	subs	r3, #1
 800a050:	2b06      	cmp	r3, #6
 800a052:	f200 8128 	bhi.w	800a2a6 <USBD_GetDescriptor+0x276>
 800a056:	a201      	add	r2, pc, #4	; (adr r2, 800a05c <USBD_GetDescriptor+0x2c>)
 800a058:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a05c:	0800a079 	.word	0x0800a079
 800a060:	0800a091 	.word	0x0800a091
 800a064:	0800a0d1 	.word	0x0800a0d1
 800a068:	0800a2a7 	.word	0x0800a2a7
 800a06c:	0800a2a7 	.word	0x0800a2a7
 800a070:	0800a247 	.word	0x0800a247
 800a074:	0800a273 	.word	0x0800a273
        err++;
      }
      break;
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800a078:	687b      	ldr	r3, [r7, #4]
 800a07a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800a07e:	681b      	ldr	r3, [r3, #0]
 800a080:	687a      	ldr	r2, [r7, #4]
 800a082:	7c12      	ldrb	r2, [r2, #16]
 800a084:	f107 0108 	add.w	r1, r7, #8
 800a088:	4610      	mov	r0, r2
 800a08a:	4798      	blx	r3
 800a08c:	60f8      	str	r0, [r7, #12]
      break;
 800a08e:	e112      	b.n	800a2b6 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a090:	687b      	ldr	r3, [r7, #4]
 800a092:	7c1b      	ldrb	r3, [r3, #16]
 800a094:	2b00      	cmp	r3, #0
 800a096:	d10d      	bne.n	800a0b4 <USBD_GetDescriptor+0x84>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 800a098:	687b      	ldr	r3, [r7, #4]
 800a09a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a09e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a0a0:	f107 0208 	add.w	r2, r7, #8
 800a0a4:	4610      	mov	r0, r2
 800a0a6:	4798      	blx	r3
 800a0a8:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800a0aa:	68fb      	ldr	r3, [r7, #12]
 800a0ac:	3301      	adds	r3, #1
 800a0ae:	2202      	movs	r2, #2
 800a0b0:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800a0b2:	e100      	b.n	800a2b6 <USBD_GetDescriptor+0x286>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 800a0b4:	687b      	ldr	r3, [r7, #4]
 800a0b6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a0ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a0bc:	f107 0208 	add.w	r2, r7, #8
 800a0c0:	4610      	mov	r0, r2
 800a0c2:	4798      	blx	r3
 800a0c4:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800a0c6:	68fb      	ldr	r3, [r7, #12]
 800a0c8:	3301      	adds	r3, #1
 800a0ca:	2202      	movs	r2, #2
 800a0cc:	701a      	strb	r2, [r3, #0]
      break;
 800a0ce:	e0f2      	b.n	800a2b6 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800a0d0:	683b      	ldr	r3, [r7, #0]
 800a0d2:	885b      	ldrh	r3, [r3, #2]
 800a0d4:	b2db      	uxtb	r3, r3
 800a0d6:	2b05      	cmp	r3, #5
 800a0d8:	f200 80ac 	bhi.w	800a234 <USBD_GetDescriptor+0x204>
 800a0dc:	a201      	add	r2, pc, #4	; (adr r2, 800a0e4 <USBD_GetDescriptor+0xb4>)
 800a0de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a0e2:	bf00      	nop
 800a0e4:	0800a0fd 	.word	0x0800a0fd
 800a0e8:	0800a131 	.word	0x0800a131
 800a0ec:	0800a165 	.word	0x0800a165
 800a0f0:	0800a199 	.word	0x0800a199
 800a0f4:	0800a1cd 	.word	0x0800a1cd
 800a0f8:	0800a201 	.word	0x0800a201
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800a0fc:	687b      	ldr	r3, [r7, #4]
 800a0fe:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800a102:	685b      	ldr	r3, [r3, #4]
 800a104:	2b00      	cmp	r3, #0
 800a106:	d00b      	beq.n	800a120 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800a108:	687b      	ldr	r3, [r7, #4]
 800a10a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800a10e:	685b      	ldr	r3, [r3, #4]
 800a110:	687a      	ldr	r2, [r7, #4]
 800a112:	7c12      	ldrb	r2, [r2, #16]
 800a114:	f107 0108 	add.w	r1, r7, #8
 800a118:	4610      	mov	r0, r2
 800a11a:	4798      	blx	r3
 800a11c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a11e:	e091      	b.n	800a244 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800a120:	6839      	ldr	r1, [r7, #0]
 800a122:	6878      	ldr	r0, [r7, #4]
 800a124:	f000 fa97 	bl	800a656 <USBD_CtlError>
            err++;
 800a128:	7afb      	ldrb	r3, [r7, #11]
 800a12a:	3301      	adds	r3, #1
 800a12c:	72fb      	strb	r3, [r7, #11]
          break;
 800a12e:	e089      	b.n	800a244 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800a130:	687b      	ldr	r3, [r7, #4]
 800a132:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800a136:	689b      	ldr	r3, [r3, #8]
 800a138:	2b00      	cmp	r3, #0
 800a13a:	d00b      	beq.n	800a154 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800a13c:	687b      	ldr	r3, [r7, #4]
 800a13e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800a142:	689b      	ldr	r3, [r3, #8]
 800a144:	687a      	ldr	r2, [r7, #4]
 800a146:	7c12      	ldrb	r2, [r2, #16]
 800a148:	f107 0108 	add.w	r1, r7, #8
 800a14c:	4610      	mov	r0, r2
 800a14e:	4798      	blx	r3
 800a150:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a152:	e077      	b.n	800a244 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800a154:	6839      	ldr	r1, [r7, #0]
 800a156:	6878      	ldr	r0, [r7, #4]
 800a158:	f000 fa7d 	bl	800a656 <USBD_CtlError>
            err++;
 800a15c:	7afb      	ldrb	r3, [r7, #11]
 800a15e:	3301      	adds	r3, #1
 800a160:	72fb      	strb	r3, [r7, #11]
          break;
 800a162:	e06f      	b.n	800a244 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800a164:	687b      	ldr	r3, [r7, #4]
 800a166:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800a16a:	68db      	ldr	r3, [r3, #12]
 800a16c:	2b00      	cmp	r3, #0
 800a16e:	d00b      	beq.n	800a188 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800a170:	687b      	ldr	r3, [r7, #4]
 800a172:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800a176:	68db      	ldr	r3, [r3, #12]
 800a178:	687a      	ldr	r2, [r7, #4]
 800a17a:	7c12      	ldrb	r2, [r2, #16]
 800a17c:	f107 0108 	add.w	r1, r7, #8
 800a180:	4610      	mov	r0, r2
 800a182:	4798      	blx	r3
 800a184:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a186:	e05d      	b.n	800a244 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800a188:	6839      	ldr	r1, [r7, #0]
 800a18a:	6878      	ldr	r0, [r7, #4]
 800a18c:	f000 fa63 	bl	800a656 <USBD_CtlError>
            err++;
 800a190:	7afb      	ldrb	r3, [r7, #11]
 800a192:	3301      	adds	r3, #1
 800a194:	72fb      	strb	r3, [r7, #11]
          break;
 800a196:	e055      	b.n	800a244 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800a198:	687b      	ldr	r3, [r7, #4]
 800a19a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800a19e:	691b      	ldr	r3, [r3, #16]
 800a1a0:	2b00      	cmp	r3, #0
 800a1a2:	d00b      	beq.n	800a1bc <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800a1a4:	687b      	ldr	r3, [r7, #4]
 800a1a6:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800a1aa:	691b      	ldr	r3, [r3, #16]
 800a1ac:	687a      	ldr	r2, [r7, #4]
 800a1ae:	7c12      	ldrb	r2, [r2, #16]
 800a1b0:	f107 0108 	add.w	r1, r7, #8
 800a1b4:	4610      	mov	r0, r2
 800a1b6:	4798      	blx	r3
 800a1b8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a1ba:	e043      	b.n	800a244 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800a1bc:	6839      	ldr	r1, [r7, #0]
 800a1be:	6878      	ldr	r0, [r7, #4]
 800a1c0:	f000 fa49 	bl	800a656 <USBD_CtlError>
            err++;
 800a1c4:	7afb      	ldrb	r3, [r7, #11]
 800a1c6:	3301      	adds	r3, #1
 800a1c8:	72fb      	strb	r3, [r7, #11]
          break;
 800a1ca:	e03b      	b.n	800a244 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800a1cc:	687b      	ldr	r3, [r7, #4]
 800a1ce:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800a1d2:	695b      	ldr	r3, [r3, #20]
 800a1d4:	2b00      	cmp	r3, #0
 800a1d6:	d00b      	beq.n	800a1f0 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800a1d8:	687b      	ldr	r3, [r7, #4]
 800a1da:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800a1de:	695b      	ldr	r3, [r3, #20]
 800a1e0:	687a      	ldr	r2, [r7, #4]
 800a1e2:	7c12      	ldrb	r2, [r2, #16]
 800a1e4:	f107 0108 	add.w	r1, r7, #8
 800a1e8:	4610      	mov	r0, r2
 800a1ea:	4798      	blx	r3
 800a1ec:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a1ee:	e029      	b.n	800a244 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800a1f0:	6839      	ldr	r1, [r7, #0]
 800a1f2:	6878      	ldr	r0, [r7, #4]
 800a1f4:	f000 fa2f 	bl	800a656 <USBD_CtlError>
            err++;
 800a1f8:	7afb      	ldrb	r3, [r7, #11]
 800a1fa:	3301      	adds	r3, #1
 800a1fc:	72fb      	strb	r3, [r7, #11]
          break;
 800a1fe:	e021      	b.n	800a244 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800a200:	687b      	ldr	r3, [r7, #4]
 800a202:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800a206:	699b      	ldr	r3, [r3, #24]
 800a208:	2b00      	cmp	r3, #0
 800a20a:	d00b      	beq.n	800a224 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800a20c:	687b      	ldr	r3, [r7, #4]
 800a20e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800a212:	699b      	ldr	r3, [r3, #24]
 800a214:	687a      	ldr	r2, [r7, #4]
 800a216:	7c12      	ldrb	r2, [r2, #16]
 800a218:	f107 0108 	add.w	r1, r7, #8
 800a21c:	4610      	mov	r0, r2
 800a21e:	4798      	blx	r3
 800a220:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a222:	e00f      	b.n	800a244 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800a224:	6839      	ldr	r1, [r7, #0]
 800a226:	6878      	ldr	r0, [r7, #4]
 800a228:	f000 fa15 	bl	800a656 <USBD_CtlError>
            err++;
 800a22c:	7afb      	ldrb	r3, [r7, #11]
 800a22e:	3301      	adds	r3, #1
 800a230:	72fb      	strb	r3, [r7, #11]
          break;
 800a232:	e007      	b.n	800a244 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
#else
          USBD_CtlError(pdev, req);
 800a234:	6839      	ldr	r1, [r7, #0]
 800a236:	6878      	ldr	r0, [r7, #4]
 800a238:	f000 fa0d 	bl	800a656 <USBD_CtlError>
          err++;
 800a23c:	7afb      	ldrb	r3, [r7, #11]
 800a23e:	3301      	adds	r3, #1
 800a240:	72fb      	strb	r3, [r7, #11]
#endif
      }
      break;
 800a242:	e038      	b.n	800a2b6 <USBD_GetDescriptor+0x286>
 800a244:	e037      	b.n	800a2b6 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a246:	687b      	ldr	r3, [r7, #4]
 800a248:	7c1b      	ldrb	r3, [r3, #16]
 800a24a:	2b00      	cmp	r3, #0
 800a24c:	d109      	bne.n	800a262 <USBD_GetDescriptor+0x232>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 800a24e:	687b      	ldr	r3, [r7, #4]
 800a250:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a254:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a256:	f107 0208 	add.w	r2, r7, #8
 800a25a:	4610      	mov	r0, r2
 800a25c:	4798      	blx	r3
 800a25e:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800a260:	e029      	b.n	800a2b6 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800a262:	6839      	ldr	r1, [r7, #0]
 800a264:	6878      	ldr	r0, [r7, #4]
 800a266:	f000 f9f6 	bl	800a656 <USBD_CtlError>
        err++;
 800a26a:	7afb      	ldrb	r3, [r7, #11]
 800a26c:	3301      	adds	r3, #1
 800a26e:	72fb      	strb	r3, [r7, #11]
      break;
 800a270:	e021      	b.n	800a2b6 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a272:	687b      	ldr	r3, [r7, #4]
 800a274:	7c1b      	ldrb	r3, [r3, #16]
 800a276:	2b00      	cmp	r3, #0
 800a278:	d10d      	bne.n	800a296 <USBD_GetDescriptor+0x266>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 800a27a:	687b      	ldr	r3, [r7, #4]
 800a27c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a280:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a282:	f107 0208 	add.w	r2, r7, #8
 800a286:	4610      	mov	r0, r2
 800a288:	4798      	blx	r3
 800a28a:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800a28c:	68fb      	ldr	r3, [r7, #12]
 800a28e:	3301      	adds	r3, #1
 800a290:	2207      	movs	r2, #7
 800a292:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800a294:	e00f      	b.n	800a2b6 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800a296:	6839      	ldr	r1, [r7, #0]
 800a298:	6878      	ldr	r0, [r7, #4]
 800a29a:	f000 f9dc 	bl	800a656 <USBD_CtlError>
        err++;
 800a29e:	7afb      	ldrb	r3, [r7, #11]
 800a2a0:	3301      	adds	r3, #1
 800a2a2:	72fb      	strb	r3, [r7, #11]
      break;
 800a2a4:	e007      	b.n	800a2b6 <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 800a2a6:	6839      	ldr	r1, [r7, #0]
 800a2a8:	6878      	ldr	r0, [r7, #4]
 800a2aa:	f000 f9d4 	bl	800a656 <USBD_CtlError>
      err++;
 800a2ae:	7afb      	ldrb	r3, [r7, #11]
 800a2b0:	3301      	adds	r3, #1
 800a2b2:	72fb      	strb	r3, [r7, #11]
      break;
 800a2b4:	bf00      	nop
  }

  if (err != 0U)
 800a2b6:	7afb      	ldrb	r3, [r7, #11]
 800a2b8:	2b00      	cmp	r3, #0
 800a2ba:	d11c      	bne.n	800a2f6 <USBD_GetDescriptor+0x2c6>
  {
    return;
  }
  else
  {
    if ((len != 0U) && (req->wLength != 0U))
 800a2bc:	893b      	ldrh	r3, [r7, #8]
 800a2be:	2b00      	cmp	r3, #0
 800a2c0:	d011      	beq.n	800a2e6 <USBD_GetDescriptor+0x2b6>
 800a2c2:	683b      	ldr	r3, [r7, #0]
 800a2c4:	88db      	ldrh	r3, [r3, #6]
 800a2c6:	2b00      	cmp	r3, #0
 800a2c8:	d00d      	beq.n	800a2e6 <USBD_GetDescriptor+0x2b6>
    {
      len = MIN(len, req->wLength);
 800a2ca:	683b      	ldr	r3, [r7, #0]
 800a2cc:	88da      	ldrh	r2, [r3, #6]
 800a2ce:	893b      	ldrh	r3, [r7, #8]
 800a2d0:	4293      	cmp	r3, r2
 800a2d2:	bf28      	it	cs
 800a2d4:	4613      	movcs	r3, r2
 800a2d6:	b29b      	uxth	r3, r3
 800a2d8:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800a2da:	893b      	ldrh	r3, [r7, #8]
 800a2dc:	461a      	mov	r2, r3
 800a2de:	68f9      	ldr	r1, [r7, #12]
 800a2e0:	6878      	ldr	r0, [r7, #4]
 800a2e2:	f000 fa22 	bl	800a72a <USBD_CtlSendData>
    }

    if (req->wLength == 0U)
 800a2e6:	683b      	ldr	r3, [r7, #0]
 800a2e8:	88db      	ldrh	r3, [r3, #6]
 800a2ea:	2b00      	cmp	r3, #0
 800a2ec:	d104      	bne.n	800a2f8 <USBD_GetDescriptor+0x2c8>
    {
      (void)USBD_CtlSendStatus(pdev);
 800a2ee:	6878      	ldr	r0, [r7, #4]
 800a2f0:	f000 fa79 	bl	800a7e6 <USBD_CtlSendStatus>
 800a2f4:	e000      	b.n	800a2f8 <USBD_GetDescriptor+0x2c8>
    return;
 800a2f6:	bf00      	nop
    }
  }
}
 800a2f8:	3710      	adds	r7, #16
 800a2fa:	46bd      	mov	sp, r7
 800a2fc:	bd80      	pop	{r7, pc}
 800a2fe:	bf00      	nop

0800a300 <USBD_SetAddress>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 800a300:	b580      	push	{r7, lr}
 800a302:	b084      	sub	sp, #16
 800a304:	af00      	add	r7, sp, #0
 800a306:	6078      	str	r0, [r7, #4]
 800a308:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800a30a:	683b      	ldr	r3, [r7, #0]
 800a30c:	889b      	ldrh	r3, [r3, #4]
 800a30e:	2b00      	cmp	r3, #0
 800a310:	d130      	bne.n	800a374 <USBD_SetAddress+0x74>
 800a312:	683b      	ldr	r3, [r7, #0]
 800a314:	88db      	ldrh	r3, [r3, #6]
 800a316:	2b00      	cmp	r3, #0
 800a318:	d12c      	bne.n	800a374 <USBD_SetAddress+0x74>
 800a31a:	683b      	ldr	r3, [r7, #0]
 800a31c:	885b      	ldrh	r3, [r3, #2]
 800a31e:	2b7f      	cmp	r3, #127	; 0x7f
 800a320:	d828      	bhi.n	800a374 <USBD_SetAddress+0x74>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800a322:	683b      	ldr	r3, [r7, #0]
 800a324:	885b      	ldrh	r3, [r3, #2]
 800a326:	b2db      	uxtb	r3, r3
 800a328:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a32c:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a32e:	687b      	ldr	r3, [r7, #4]
 800a330:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a334:	2b03      	cmp	r3, #3
 800a336:	d104      	bne.n	800a342 <USBD_SetAddress+0x42>
    {
      USBD_CtlError(pdev, req);
 800a338:	6839      	ldr	r1, [r7, #0]
 800a33a:	6878      	ldr	r0, [r7, #4]
 800a33c:	f000 f98b 	bl	800a656 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a340:	e01d      	b.n	800a37e <USBD_SetAddress+0x7e>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800a342:	687b      	ldr	r3, [r7, #4]
 800a344:	7bfa      	ldrb	r2, [r7, #15]
 800a346:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      USBD_LL_SetUSBAddress(pdev, dev_addr);
 800a34a:	7bfb      	ldrb	r3, [r7, #15]
 800a34c:	4619      	mov	r1, r3
 800a34e:	6878      	ldr	r0, [r7, #4]
 800a350:	f000 fe48 	bl	800afe4 <USBD_LL_SetUSBAddress>
      USBD_CtlSendStatus(pdev);
 800a354:	6878      	ldr	r0, [r7, #4]
 800a356:	f000 fa46 	bl	800a7e6 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800a35a:	7bfb      	ldrb	r3, [r7, #15]
 800a35c:	2b00      	cmp	r3, #0
 800a35e:	d004      	beq.n	800a36a <USBD_SetAddress+0x6a>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800a360:	687b      	ldr	r3, [r7, #4]
 800a362:	2202      	movs	r2, #2
 800a364:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a368:	e009      	b.n	800a37e <USBD_SetAddress+0x7e>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800a36a:	687b      	ldr	r3, [r7, #4]
 800a36c:	2201      	movs	r2, #1
 800a36e:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a372:	e004      	b.n	800a37e <USBD_SetAddress+0x7e>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800a374:	6839      	ldr	r1, [r7, #0]
 800a376:	6878      	ldr	r0, [r7, #4]
 800a378:	f000 f96d 	bl	800a656 <USBD_CtlError>
  }
}
 800a37c:	bf00      	nop
 800a37e:	bf00      	nop
 800a380:	3710      	adds	r7, #16
 800a382:	46bd      	mov	sp, r7
 800a384:	bd80      	pop	{r7, pc}
	...

0800a388 <USBD_SetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a388:	b580      	push	{r7, lr}
 800a38a:	b082      	sub	sp, #8
 800a38c:	af00      	add	r7, sp, #0
 800a38e:	6078      	str	r0, [r7, #4]
 800a390:	6039      	str	r1, [r7, #0]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800a392:	683b      	ldr	r3, [r7, #0]
 800a394:	885b      	ldrh	r3, [r3, #2]
 800a396:	b2da      	uxtb	r2, r3
 800a398:	4b41      	ldr	r3, [pc, #260]	; (800a4a0 <USBD_SetConfig+0x118>)
 800a39a:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800a39c:	4b40      	ldr	r3, [pc, #256]	; (800a4a0 <USBD_SetConfig+0x118>)
 800a39e:	781b      	ldrb	r3, [r3, #0]
 800a3a0:	2b01      	cmp	r3, #1
 800a3a2:	d904      	bls.n	800a3ae <USBD_SetConfig+0x26>
  {
    USBD_CtlError(pdev, req);
 800a3a4:	6839      	ldr	r1, [r7, #0]
 800a3a6:	6878      	ldr	r0, [r7, #4]
 800a3a8:	f000 f955 	bl	800a656 <USBD_CtlError>
 800a3ac:	e075      	b.n	800a49a <USBD_SetConfig+0x112>
  }
  else
  {
    switch (pdev->dev_state)
 800a3ae:	687b      	ldr	r3, [r7, #4]
 800a3b0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a3b4:	2b02      	cmp	r3, #2
 800a3b6:	d002      	beq.n	800a3be <USBD_SetConfig+0x36>
 800a3b8:	2b03      	cmp	r3, #3
 800a3ba:	d023      	beq.n	800a404 <USBD_SetConfig+0x7c>
 800a3bc:	e062      	b.n	800a484 <USBD_SetConfig+0xfc>
    {
      case USBD_STATE_ADDRESSED:
        if (cfgidx)
 800a3be:	4b38      	ldr	r3, [pc, #224]	; (800a4a0 <USBD_SetConfig+0x118>)
 800a3c0:	781b      	ldrb	r3, [r3, #0]
 800a3c2:	2b00      	cmp	r3, #0
 800a3c4:	d01a      	beq.n	800a3fc <USBD_SetConfig+0x74>
        {
          pdev->dev_config = cfgidx;
 800a3c6:	4b36      	ldr	r3, [pc, #216]	; (800a4a0 <USBD_SetConfig+0x118>)
 800a3c8:	781b      	ldrb	r3, [r3, #0]
 800a3ca:	461a      	mov	r2, r3
 800a3cc:	687b      	ldr	r3, [r7, #4]
 800a3ce:	605a      	str	r2, [r3, #4]
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800a3d0:	687b      	ldr	r3, [r7, #4]
 800a3d2:	2203      	movs	r2, #3
 800a3d4:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 800a3d8:	4b31      	ldr	r3, [pc, #196]	; (800a4a0 <USBD_SetConfig+0x118>)
 800a3da:	781b      	ldrb	r3, [r3, #0]
 800a3dc:	4619      	mov	r1, r3
 800a3de:	6878      	ldr	r0, [r7, #4]
 800a3e0:	f7ff f9e7 	bl	80097b2 <USBD_SetClassConfig>
 800a3e4:	4603      	mov	r3, r0
 800a3e6:	2b02      	cmp	r3, #2
 800a3e8:	d104      	bne.n	800a3f4 <USBD_SetConfig+0x6c>
          {
            USBD_CtlError(pdev, req);
 800a3ea:	6839      	ldr	r1, [r7, #0]
 800a3ec:	6878      	ldr	r0, [r7, #4]
 800a3ee:	f000 f932 	bl	800a656 <USBD_CtlError>
            return;
 800a3f2:	e052      	b.n	800a49a <USBD_SetConfig+0x112>
          }
          USBD_CtlSendStatus(pdev);
 800a3f4:	6878      	ldr	r0, [r7, #4]
 800a3f6:	f000 f9f6 	bl	800a7e6 <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 800a3fa:	e04e      	b.n	800a49a <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 800a3fc:	6878      	ldr	r0, [r7, #4]
 800a3fe:	f000 f9f2 	bl	800a7e6 <USBD_CtlSendStatus>
        break;
 800a402:	e04a      	b.n	800a49a <USBD_SetConfig+0x112>

      case USBD_STATE_CONFIGURED:
        if (cfgidx == 0U)
 800a404:	4b26      	ldr	r3, [pc, #152]	; (800a4a0 <USBD_SetConfig+0x118>)
 800a406:	781b      	ldrb	r3, [r3, #0]
 800a408:	2b00      	cmp	r3, #0
 800a40a:	d112      	bne.n	800a432 <USBD_SetConfig+0xaa>
        {
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800a40c:	687b      	ldr	r3, [r7, #4]
 800a40e:	2202      	movs	r2, #2
 800a410:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
          pdev->dev_config = cfgidx;
 800a414:	4b22      	ldr	r3, [pc, #136]	; (800a4a0 <USBD_SetConfig+0x118>)
 800a416:	781b      	ldrb	r3, [r3, #0]
 800a418:	461a      	mov	r2, r3
 800a41a:	687b      	ldr	r3, [r7, #4]
 800a41c:	605a      	str	r2, [r3, #4]
          USBD_ClrClassConfig(pdev, cfgidx);
 800a41e:	4b20      	ldr	r3, [pc, #128]	; (800a4a0 <USBD_SetConfig+0x118>)
 800a420:	781b      	ldrb	r3, [r3, #0]
 800a422:	4619      	mov	r1, r3
 800a424:	6878      	ldr	r0, [r7, #4]
 800a426:	f7ff f9e3 	bl	80097f0 <USBD_ClrClassConfig>
          USBD_CtlSendStatus(pdev);
 800a42a:	6878      	ldr	r0, [r7, #4]
 800a42c:	f000 f9db 	bl	800a7e6 <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 800a430:	e033      	b.n	800a49a <USBD_SetConfig+0x112>
        else if (cfgidx != pdev->dev_config)
 800a432:	4b1b      	ldr	r3, [pc, #108]	; (800a4a0 <USBD_SetConfig+0x118>)
 800a434:	781b      	ldrb	r3, [r3, #0]
 800a436:	461a      	mov	r2, r3
 800a438:	687b      	ldr	r3, [r7, #4]
 800a43a:	685b      	ldr	r3, [r3, #4]
 800a43c:	429a      	cmp	r2, r3
 800a43e:	d01d      	beq.n	800a47c <USBD_SetConfig+0xf4>
          USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800a440:	687b      	ldr	r3, [r7, #4]
 800a442:	685b      	ldr	r3, [r3, #4]
 800a444:	b2db      	uxtb	r3, r3
 800a446:	4619      	mov	r1, r3
 800a448:	6878      	ldr	r0, [r7, #4]
 800a44a:	f7ff f9d1 	bl	80097f0 <USBD_ClrClassConfig>
          pdev->dev_config = cfgidx;
 800a44e:	4b14      	ldr	r3, [pc, #80]	; (800a4a0 <USBD_SetConfig+0x118>)
 800a450:	781b      	ldrb	r3, [r3, #0]
 800a452:	461a      	mov	r2, r3
 800a454:	687b      	ldr	r3, [r7, #4]
 800a456:	605a      	str	r2, [r3, #4]
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 800a458:	4b11      	ldr	r3, [pc, #68]	; (800a4a0 <USBD_SetConfig+0x118>)
 800a45a:	781b      	ldrb	r3, [r3, #0]
 800a45c:	4619      	mov	r1, r3
 800a45e:	6878      	ldr	r0, [r7, #4]
 800a460:	f7ff f9a7 	bl	80097b2 <USBD_SetClassConfig>
 800a464:	4603      	mov	r3, r0
 800a466:	2b02      	cmp	r3, #2
 800a468:	d104      	bne.n	800a474 <USBD_SetConfig+0xec>
            USBD_CtlError(pdev, req);
 800a46a:	6839      	ldr	r1, [r7, #0]
 800a46c:	6878      	ldr	r0, [r7, #4]
 800a46e:	f000 f8f2 	bl	800a656 <USBD_CtlError>
            return;
 800a472:	e012      	b.n	800a49a <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 800a474:	6878      	ldr	r0, [r7, #4]
 800a476:	f000 f9b6 	bl	800a7e6 <USBD_CtlSendStatus>
        break;
 800a47a:	e00e      	b.n	800a49a <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 800a47c:	6878      	ldr	r0, [r7, #4]
 800a47e:	f000 f9b2 	bl	800a7e6 <USBD_CtlSendStatus>
        break;
 800a482:	e00a      	b.n	800a49a <USBD_SetConfig+0x112>

      default:
        USBD_CtlError(pdev, req);
 800a484:	6839      	ldr	r1, [r7, #0]
 800a486:	6878      	ldr	r0, [r7, #4]
 800a488:	f000 f8e5 	bl	800a656 <USBD_CtlError>
        USBD_ClrClassConfig(pdev, cfgidx);
 800a48c:	4b04      	ldr	r3, [pc, #16]	; (800a4a0 <USBD_SetConfig+0x118>)
 800a48e:	781b      	ldrb	r3, [r3, #0]
 800a490:	4619      	mov	r1, r3
 800a492:	6878      	ldr	r0, [r7, #4]
 800a494:	f7ff f9ac 	bl	80097f0 <USBD_ClrClassConfig>
        break;
 800a498:	bf00      	nop
    }
  }
}
 800a49a:	3708      	adds	r7, #8
 800a49c:	46bd      	mov	sp, r7
 800a49e:	bd80      	pop	{r7, pc}
 800a4a0:	200002e4 	.word	0x200002e4

0800a4a4 <USBD_GetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a4a4:	b580      	push	{r7, lr}
 800a4a6:	b082      	sub	sp, #8
 800a4a8:	af00      	add	r7, sp, #0
 800a4aa:	6078      	str	r0, [r7, #4]
 800a4ac:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800a4ae:	683b      	ldr	r3, [r7, #0]
 800a4b0:	88db      	ldrh	r3, [r3, #6]
 800a4b2:	2b01      	cmp	r3, #1
 800a4b4:	d004      	beq.n	800a4c0 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800a4b6:	6839      	ldr	r1, [r7, #0]
 800a4b8:	6878      	ldr	r0, [r7, #4]
 800a4ba:	f000 f8cc 	bl	800a656 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800a4be:	e022      	b.n	800a506 <USBD_GetConfig+0x62>
    switch (pdev->dev_state)
 800a4c0:	687b      	ldr	r3, [r7, #4]
 800a4c2:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a4c6:	2b02      	cmp	r3, #2
 800a4c8:	dc02      	bgt.n	800a4d0 <USBD_GetConfig+0x2c>
 800a4ca:	2b00      	cmp	r3, #0
 800a4cc:	dc03      	bgt.n	800a4d6 <USBD_GetConfig+0x32>
 800a4ce:	e015      	b.n	800a4fc <USBD_GetConfig+0x58>
 800a4d0:	2b03      	cmp	r3, #3
 800a4d2:	d00b      	beq.n	800a4ec <USBD_GetConfig+0x48>
 800a4d4:	e012      	b.n	800a4fc <USBD_GetConfig+0x58>
        pdev->dev_default_config = 0U;
 800a4d6:	687b      	ldr	r3, [r7, #4]
 800a4d8:	2200      	movs	r2, #0
 800a4da:	609a      	str	r2, [r3, #8]
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_default_config, 1U);
 800a4dc:	687b      	ldr	r3, [r7, #4]
 800a4de:	3308      	adds	r3, #8
 800a4e0:	2201      	movs	r2, #1
 800a4e2:	4619      	mov	r1, r3
 800a4e4:	6878      	ldr	r0, [r7, #4]
 800a4e6:	f000 f920 	bl	800a72a <USBD_CtlSendData>
        break;
 800a4ea:	e00c      	b.n	800a506 <USBD_GetConfig+0x62>
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config, 1U);
 800a4ec:	687b      	ldr	r3, [r7, #4]
 800a4ee:	3304      	adds	r3, #4
 800a4f0:	2201      	movs	r2, #1
 800a4f2:	4619      	mov	r1, r3
 800a4f4:	6878      	ldr	r0, [r7, #4]
 800a4f6:	f000 f918 	bl	800a72a <USBD_CtlSendData>
        break;
 800a4fa:	e004      	b.n	800a506 <USBD_GetConfig+0x62>
        USBD_CtlError(pdev, req);
 800a4fc:	6839      	ldr	r1, [r7, #0]
 800a4fe:	6878      	ldr	r0, [r7, #4]
 800a500:	f000 f8a9 	bl	800a656 <USBD_CtlError>
        break;
 800a504:	bf00      	nop
}
 800a506:	bf00      	nop
 800a508:	3708      	adds	r7, #8
 800a50a:	46bd      	mov	sp, r7
 800a50c:	bd80      	pop	{r7, pc}

0800a50e <USBD_GetStatus>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a50e:	b580      	push	{r7, lr}
 800a510:	b082      	sub	sp, #8
 800a512:	af00      	add	r7, sp, #0
 800a514:	6078      	str	r0, [r7, #4]
 800a516:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800a518:	687b      	ldr	r3, [r7, #4]
 800a51a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a51e:	3b01      	subs	r3, #1
 800a520:	2b02      	cmp	r3, #2
 800a522:	d81e      	bhi.n	800a562 <USBD_GetStatus+0x54>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800a524:	683b      	ldr	r3, [r7, #0]
 800a526:	88db      	ldrh	r3, [r3, #6]
 800a528:	2b02      	cmp	r3, #2
 800a52a:	d004      	beq.n	800a536 <USBD_GetStatus+0x28>
      {
        USBD_CtlError(pdev, req);
 800a52c:	6839      	ldr	r1, [r7, #0]
 800a52e:	6878      	ldr	r0, [r7, #4]
 800a530:	f000 f891 	bl	800a656 <USBD_CtlError>
        break;
 800a534:	e01a      	b.n	800a56c <USBD_GetStatus+0x5e>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800a536:	687b      	ldr	r3, [r7, #4]
 800a538:	2201      	movs	r2, #1
 800a53a:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup)
 800a53c:	687b      	ldr	r3, [r7, #4]
 800a53e:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 800a542:	2b00      	cmp	r3, #0
 800a544:	d005      	beq.n	800a552 <USBD_GetStatus+0x44>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800a546:	687b      	ldr	r3, [r7, #4]
 800a548:	68db      	ldr	r3, [r3, #12]
 800a54a:	f043 0202 	orr.w	r2, r3, #2
 800a54e:	687b      	ldr	r3, [r7, #4]
 800a550:	60da      	str	r2, [r3, #12]
      }

      USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config_status, 2U);
 800a552:	687b      	ldr	r3, [r7, #4]
 800a554:	330c      	adds	r3, #12
 800a556:	2202      	movs	r2, #2
 800a558:	4619      	mov	r1, r3
 800a55a:	6878      	ldr	r0, [r7, #4]
 800a55c:	f000 f8e5 	bl	800a72a <USBD_CtlSendData>
      break;
 800a560:	e004      	b.n	800a56c <USBD_GetStatus+0x5e>

    default:
      USBD_CtlError(pdev, req);
 800a562:	6839      	ldr	r1, [r7, #0]
 800a564:	6878      	ldr	r0, [r7, #4]
 800a566:	f000 f876 	bl	800a656 <USBD_CtlError>
      break;
 800a56a:	bf00      	nop
  }
}
 800a56c:	bf00      	nop
 800a56e:	3708      	adds	r7, #8
 800a570:	46bd      	mov	sp, r7
 800a572:	bd80      	pop	{r7, pc}

0800a574 <USBD_SetFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 800a574:	b580      	push	{r7, lr}
 800a576:	b082      	sub	sp, #8
 800a578:	af00      	add	r7, sp, #0
 800a57a:	6078      	str	r0, [r7, #4]
 800a57c:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800a57e:	683b      	ldr	r3, [r7, #0]
 800a580:	885b      	ldrh	r3, [r3, #2]
 800a582:	2b01      	cmp	r3, #1
 800a584:	d106      	bne.n	800a594 <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 800a586:	687b      	ldr	r3, [r7, #4]
 800a588:	2201      	movs	r2, #1
 800a58a:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    USBD_CtlSendStatus(pdev);
 800a58e:	6878      	ldr	r0, [r7, #4]
 800a590:	f000 f929 	bl	800a7e6 <USBD_CtlSendStatus>
  }
}
 800a594:	bf00      	nop
 800a596:	3708      	adds	r7, #8
 800a598:	46bd      	mov	sp, r7
 800a59a:	bd80      	pop	{r7, pc}

0800a59c <USBD_ClrFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 800a59c:	b580      	push	{r7, lr}
 800a59e:	b082      	sub	sp, #8
 800a5a0:	af00      	add	r7, sp, #0
 800a5a2:	6078      	str	r0, [r7, #4]
 800a5a4:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800a5a6:	687b      	ldr	r3, [r7, #4]
 800a5a8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a5ac:	3b01      	subs	r3, #1
 800a5ae:	2b02      	cmp	r3, #2
 800a5b0:	d80b      	bhi.n	800a5ca <USBD_ClrFeature+0x2e>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800a5b2:	683b      	ldr	r3, [r7, #0]
 800a5b4:	885b      	ldrh	r3, [r3, #2]
 800a5b6:	2b01      	cmp	r3, #1
 800a5b8:	d10c      	bne.n	800a5d4 <USBD_ClrFeature+0x38>
      {
        pdev->dev_remote_wakeup = 0U;
 800a5ba:	687b      	ldr	r3, [r7, #4]
 800a5bc:	2200      	movs	r2, #0
 800a5be:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        USBD_CtlSendStatus(pdev);
 800a5c2:	6878      	ldr	r0, [r7, #4]
 800a5c4:	f000 f90f 	bl	800a7e6 <USBD_CtlSendStatus>
      }
      break;
 800a5c8:	e004      	b.n	800a5d4 <USBD_ClrFeature+0x38>

    default:
      USBD_CtlError(pdev, req);
 800a5ca:	6839      	ldr	r1, [r7, #0]
 800a5cc:	6878      	ldr	r0, [r7, #4]
 800a5ce:	f000 f842 	bl	800a656 <USBD_CtlError>
      break;
 800a5d2:	e000      	b.n	800a5d6 <USBD_ClrFeature+0x3a>
      break;
 800a5d4:	bf00      	nop
  }
}
 800a5d6:	bf00      	nop
 800a5d8:	3708      	adds	r7, #8
 800a5da:	46bd      	mov	sp, r7
 800a5dc:	bd80      	pop	{r7, pc}

0800a5de <USBD_ParseSetupRequest>:
* @param  req: usb request
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800a5de:	b480      	push	{r7}
 800a5e0:	b083      	sub	sp, #12
 800a5e2:	af00      	add	r7, sp, #0
 800a5e4:	6078      	str	r0, [r7, #4]
 800a5e6:	6039      	str	r1, [r7, #0]
  req->bmRequest = *(uint8_t *)(pdata);
 800a5e8:	683b      	ldr	r3, [r7, #0]
 800a5ea:	781a      	ldrb	r2, [r3, #0]
 800a5ec:	687b      	ldr	r3, [r7, #4]
 800a5ee:	701a      	strb	r2, [r3, #0]
  req->bRequest = *(uint8_t *)(pdata + 1U);
 800a5f0:	683b      	ldr	r3, [r7, #0]
 800a5f2:	785a      	ldrb	r2, [r3, #1]
 800a5f4:	687b      	ldr	r3, [r7, #4]
 800a5f6:	705a      	strb	r2, [r3, #1]
  req->wValue = SWAPBYTE(pdata + 2U);
 800a5f8:	683b      	ldr	r3, [r7, #0]
 800a5fa:	3302      	adds	r3, #2
 800a5fc:	781b      	ldrb	r3, [r3, #0]
 800a5fe:	b29a      	uxth	r2, r3
 800a600:	683b      	ldr	r3, [r7, #0]
 800a602:	3303      	adds	r3, #3
 800a604:	781b      	ldrb	r3, [r3, #0]
 800a606:	b29b      	uxth	r3, r3
 800a608:	021b      	lsls	r3, r3, #8
 800a60a:	b29b      	uxth	r3, r3
 800a60c:	4413      	add	r3, r2
 800a60e:	b29a      	uxth	r2, r3
 800a610:	687b      	ldr	r3, [r7, #4]
 800a612:	805a      	strh	r2, [r3, #2]
  req->wIndex = SWAPBYTE(pdata + 4U);
 800a614:	683b      	ldr	r3, [r7, #0]
 800a616:	3304      	adds	r3, #4
 800a618:	781b      	ldrb	r3, [r3, #0]
 800a61a:	b29a      	uxth	r2, r3
 800a61c:	683b      	ldr	r3, [r7, #0]
 800a61e:	3305      	adds	r3, #5
 800a620:	781b      	ldrb	r3, [r3, #0]
 800a622:	b29b      	uxth	r3, r3
 800a624:	021b      	lsls	r3, r3, #8
 800a626:	b29b      	uxth	r3, r3
 800a628:	4413      	add	r3, r2
 800a62a:	b29a      	uxth	r2, r3
 800a62c:	687b      	ldr	r3, [r7, #4]
 800a62e:	809a      	strh	r2, [r3, #4]
  req->wLength = SWAPBYTE(pdata + 6U);
 800a630:	683b      	ldr	r3, [r7, #0]
 800a632:	3306      	adds	r3, #6
 800a634:	781b      	ldrb	r3, [r3, #0]
 800a636:	b29a      	uxth	r2, r3
 800a638:	683b      	ldr	r3, [r7, #0]
 800a63a:	3307      	adds	r3, #7
 800a63c:	781b      	ldrb	r3, [r3, #0]
 800a63e:	b29b      	uxth	r3, r3
 800a640:	021b      	lsls	r3, r3, #8
 800a642:	b29b      	uxth	r3, r3
 800a644:	4413      	add	r3, r2
 800a646:	b29a      	uxth	r2, r3
 800a648:	687b      	ldr	r3, [r7, #4]
 800a64a:	80da      	strh	r2, [r3, #6]

}
 800a64c:	bf00      	nop
 800a64e:	370c      	adds	r7, #12
 800a650:	46bd      	mov	sp, r7
 800a652:	bc80      	pop	{r7}
 800a654:	4770      	bx	lr

0800a656 <USBD_CtlError>:
* @retval None
*/

void USBD_CtlError(USBD_HandleTypeDef *pdev,
                   USBD_SetupReqTypedef *req)
{
 800a656:	b580      	push	{r7, lr}
 800a658:	b082      	sub	sp, #8
 800a65a:	af00      	add	r7, sp, #0
 800a65c:	6078      	str	r0, [r7, #4]
 800a65e:	6039      	str	r1, [r7, #0]
  USBD_LL_StallEP(pdev, 0x80U);
 800a660:	2180      	movs	r1, #128	; 0x80
 800a662:	6878      	ldr	r0, [r7, #4]
 800a664:	f000 fc54 	bl	800af10 <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev, 0U);
 800a668:	2100      	movs	r1, #0
 800a66a:	6878      	ldr	r0, [r7, #4]
 800a66c:	f000 fc50 	bl	800af10 <USBD_LL_StallEP>
}
 800a670:	bf00      	nop
 800a672:	3708      	adds	r7, #8
 800a674:	46bd      	mov	sp, r7
 800a676:	bd80      	pop	{r7, pc}

0800a678 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800a678:	b580      	push	{r7, lr}
 800a67a:	b086      	sub	sp, #24
 800a67c:	af00      	add	r7, sp, #0
 800a67e:	60f8      	str	r0, [r7, #12]
 800a680:	60b9      	str	r1, [r7, #8]
 800a682:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800a684:	2300      	movs	r3, #0
 800a686:	75fb      	strb	r3, [r7, #23]

  if (desc != NULL)
 800a688:	68fb      	ldr	r3, [r7, #12]
 800a68a:	2b00      	cmp	r3, #0
 800a68c:	d032      	beq.n	800a6f4 <USBD_GetString+0x7c>
  {
    *len = (uint16_t)USBD_GetLen(desc) * 2U + 2U;
 800a68e:	68f8      	ldr	r0, [r7, #12]
 800a690:	f000 f834 	bl	800a6fc <USBD_GetLen>
 800a694:	4603      	mov	r3, r0
 800a696:	3301      	adds	r3, #1
 800a698:	b29b      	uxth	r3, r3
 800a69a:	005b      	lsls	r3, r3, #1
 800a69c:	b29a      	uxth	r2, r3
 800a69e:	687b      	ldr	r3, [r7, #4]
 800a6a0:	801a      	strh	r2, [r3, #0]
    unicode[idx++] = *(uint8_t *)(void *)len;
 800a6a2:	7dfb      	ldrb	r3, [r7, #23]
 800a6a4:	1c5a      	adds	r2, r3, #1
 800a6a6:	75fa      	strb	r2, [r7, #23]
 800a6a8:	461a      	mov	r2, r3
 800a6aa:	68bb      	ldr	r3, [r7, #8]
 800a6ac:	4413      	add	r3, r2
 800a6ae:	687a      	ldr	r2, [r7, #4]
 800a6b0:	7812      	ldrb	r2, [r2, #0]
 800a6b2:	701a      	strb	r2, [r3, #0]
    unicode[idx++] = USB_DESC_TYPE_STRING;
 800a6b4:	7dfb      	ldrb	r3, [r7, #23]
 800a6b6:	1c5a      	adds	r2, r3, #1
 800a6b8:	75fa      	strb	r2, [r7, #23]
 800a6ba:	461a      	mov	r2, r3
 800a6bc:	68bb      	ldr	r3, [r7, #8]
 800a6be:	4413      	add	r3, r2
 800a6c0:	2203      	movs	r2, #3
 800a6c2:	701a      	strb	r2, [r3, #0]

    while (*desc != '\0')
 800a6c4:	e012      	b.n	800a6ec <USBD_GetString+0x74>
    {
      unicode[idx++] = *desc++;
 800a6c6:	68fb      	ldr	r3, [r7, #12]
 800a6c8:	1c5a      	adds	r2, r3, #1
 800a6ca:	60fa      	str	r2, [r7, #12]
 800a6cc:	7dfa      	ldrb	r2, [r7, #23]
 800a6ce:	1c51      	adds	r1, r2, #1
 800a6d0:	75f9      	strb	r1, [r7, #23]
 800a6d2:	4611      	mov	r1, r2
 800a6d4:	68ba      	ldr	r2, [r7, #8]
 800a6d6:	440a      	add	r2, r1
 800a6d8:	781b      	ldrb	r3, [r3, #0]
 800a6da:	7013      	strb	r3, [r2, #0]
      unicode[idx++] =  0U;
 800a6dc:	7dfb      	ldrb	r3, [r7, #23]
 800a6de:	1c5a      	adds	r2, r3, #1
 800a6e0:	75fa      	strb	r2, [r7, #23]
 800a6e2:	461a      	mov	r2, r3
 800a6e4:	68bb      	ldr	r3, [r7, #8]
 800a6e6:	4413      	add	r3, r2
 800a6e8:	2200      	movs	r2, #0
 800a6ea:	701a      	strb	r2, [r3, #0]
    while (*desc != '\0')
 800a6ec:	68fb      	ldr	r3, [r7, #12]
 800a6ee:	781b      	ldrb	r3, [r3, #0]
 800a6f0:	2b00      	cmp	r3, #0
 800a6f2:	d1e8      	bne.n	800a6c6 <USBD_GetString+0x4e>
    }
  }
}
 800a6f4:	bf00      	nop
 800a6f6:	3718      	adds	r7, #24
 800a6f8:	46bd      	mov	sp, r7
 800a6fa:	bd80      	pop	{r7, pc}

0800a6fc <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800a6fc:	b480      	push	{r7}
 800a6fe:	b085      	sub	sp, #20
 800a700:	af00      	add	r7, sp, #0
 800a702:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800a704:	2300      	movs	r3, #0
 800a706:	73fb      	strb	r3, [r7, #15]

  while (*buf != '\0')
 800a708:	e005      	b.n	800a716 <USBD_GetLen+0x1a>
  {
    len++;
 800a70a:	7bfb      	ldrb	r3, [r7, #15]
 800a70c:	3301      	adds	r3, #1
 800a70e:	73fb      	strb	r3, [r7, #15]
    buf++;
 800a710:	687b      	ldr	r3, [r7, #4]
 800a712:	3301      	adds	r3, #1
 800a714:	607b      	str	r3, [r7, #4]
  while (*buf != '\0')
 800a716:	687b      	ldr	r3, [r7, #4]
 800a718:	781b      	ldrb	r3, [r3, #0]
 800a71a:	2b00      	cmp	r3, #0
 800a71c:	d1f5      	bne.n	800a70a <USBD_GetLen+0xe>
  }

  return len;
 800a71e:	7bfb      	ldrb	r3, [r7, #15]
}
 800a720:	4618      	mov	r0, r3
 800a722:	3714      	adds	r7, #20
 800a724:	46bd      	mov	sp, r7
 800a726:	bc80      	pop	{r7}
 800a728:	4770      	bx	lr

0800a72a <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint16_t len)
{
 800a72a:	b580      	push	{r7, lr}
 800a72c:	b084      	sub	sp, #16
 800a72e:	af00      	add	r7, sp, #0
 800a730:	60f8      	str	r0, [r7, #12]
 800a732:	60b9      	str	r1, [r7, #8]
 800a734:	4613      	mov	r3, r2
 800a736:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800a738:	68fb      	ldr	r3, [r7, #12]
 800a73a:	2202      	movs	r2, #2
 800a73c:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 800a740:	88fa      	ldrh	r2, [r7, #6]
 800a742:	68fb      	ldr	r3, [r7, #12]
 800a744:	61da      	str	r2, [r3, #28]
  pdev->ep_in[0].rem_length   = len;
 800a746:	88fa      	ldrh	r2, [r7, #6]
 800a748:	68fb      	ldr	r3, [r7, #12]
 800a74a:	621a      	str	r2, [r3, #32]

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800a74c:	88fb      	ldrh	r3, [r7, #6]
 800a74e:	68ba      	ldr	r2, [r7, #8]
 800a750:	2100      	movs	r1, #0
 800a752:	68f8      	ldr	r0, [r7, #12]
 800a754:	f000 fc65 	bl	800b022 <USBD_LL_Transmit>

  return USBD_OK;
 800a758:	2300      	movs	r3, #0
}
 800a75a:	4618      	mov	r0, r3
 800a75c:	3710      	adds	r7, #16
 800a75e:	46bd      	mov	sp, r7
 800a760:	bd80      	pop	{r7, pc}

0800a762 <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint16_t len)
{
 800a762:	b580      	push	{r7, lr}
 800a764:	b084      	sub	sp, #16
 800a766:	af00      	add	r7, sp, #0
 800a768:	60f8      	str	r0, [r7, #12]
 800a76a:	60b9      	str	r1, [r7, #8]
 800a76c:	4613      	mov	r3, r2
 800a76e:	80fb      	strh	r3, [r7, #6]
  /* Start the next transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800a770:	88fb      	ldrh	r3, [r7, #6]
 800a772:	68ba      	ldr	r2, [r7, #8]
 800a774:	2100      	movs	r1, #0
 800a776:	68f8      	ldr	r0, [r7, #12]
 800a778:	f000 fc53 	bl	800b022 <USBD_LL_Transmit>

  return USBD_OK;
 800a77c:	2300      	movs	r3, #0
}
 800a77e:	4618      	mov	r0, r3
 800a780:	3710      	adds	r7, #16
 800a782:	46bd      	mov	sp, r7
 800a784:	bd80      	pop	{r7, pc}

0800a786 <USBD_CtlPrepareRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint16_t len)
{
 800a786:	b580      	push	{r7, lr}
 800a788:	b084      	sub	sp, #16
 800a78a:	af00      	add	r7, sp, #0
 800a78c:	60f8      	str	r0, [r7, #12]
 800a78e:	60b9      	str	r1, [r7, #8]
 800a790:	4613      	mov	r3, r2
 800a792:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800a794:	68fb      	ldr	r3, [r7, #12]
 800a796:	2203      	movs	r2, #3
 800a798:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 800a79c:	88fa      	ldrh	r2, [r7, #6]
 800a79e:	68fb      	ldr	r3, [r7, #12]
 800a7a0:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
  pdev->ep_out[0].rem_length   = len;
 800a7a4:	88fa      	ldrh	r2, [r7, #6]
 800a7a6:	68fb      	ldr	r3, [r7, #12]
 800a7a8:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800a7ac:	88fb      	ldrh	r3, [r7, #6]
 800a7ae:	68ba      	ldr	r2, [r7, #8]
 800a7b0:	2100      	movs	r1, #0
 800a7b2:	68f8      	ldr	r0, [r7, #12]
 800a7b4:	f000 fc58 	bl	800b068 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800a7b8:	2300      	movs	r3, #0
}
 800a7ba:	4618      	mov	r0, r3
 800a7bc:	3710      	adds	r7, #16
 800a7be:	46bd      	mov	sp, r7
 800a7c0:	bd80      	pop	{r7, pc}

0800a7c2 <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint16_t len)
{
 800a7c2:	b580      	push	{r7, lr}
 800a7c4:	b084      	sub	sp, #16
 800a7c6:	af00      	add	r7, sp, #0
 800a7c8:	60f8      	str	r0, [r7, #12]
 800a7ca:	60b9      	str	r1, [r7, #8]
 800a7cc:	4613      	mov	r3, r2
 800a7ce:	80fb      	strh	r3, [r7, #6]
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800a7d0:	88fb      	ldrh	r3, [r7, #6]
 800a7d2:	68ba      	ldr	r2, [r7, #8]
 800a7d4:	2100      	movs	r1, #0
 800a7d6:	68f8      	ldr	r0, [r7, #12]
 800a7d8:	f000 fc46 	bl	800b068 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800a7dc:	2300      	movs	r3, #0
}
 800a7de:	4618      	mov	r0, r3
 800a7e0:	3710      	adds	r7, #16
 800a7e2:	46bd      	mov	sp, r7
 800a7e4:	bd80      	pop	{r7, pc}

0800a7e6 <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800a7e6:	b580      	push	{r7, lr}
 800a7e8:	b082      	sub	sp, #8
 800a7ea:	af00      	add	r7, sp, #0
 800a7ec:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800a7ee:	687b      	ldr	r3, [r7, #4]
 800a7f0:	2204      	movs	r2, #4
 800a7f2:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800a7f6:	2300      	movs	r3, #0
 800a7f8:	2200      	movs	r2, #0
 800a7fa:	2100      	movs	r1, #0
 800a7fc:	6878      	ldr	r0, [r7, #4]
 800a7fe:	f000 fc10 	bl	800b022 <USBD_LL_Transmit>

  return USBD_OK;
 800a802:	2300      	movs	r3, #0
}
 800a804:	4618      	mov	r0, r3
 800a806:	3708      	adds	r7, #8
 800a808:	46bd      	mov	sp, r7
 800a80a:	bd80      	pop	{r7, pc}

0800a80c <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800a80c:	b580      	push	{r7, lr}
 800a80e:	b082      	sub	sp, #8
 800a810:	af00      	add	r7, sp, #0
 800a812:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800a814:	687b      	ldr	r3, [r7, #4]
 800a816:	2205      	movs	r2, #5
 800a818:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800a81c:	2300      	movs	r3, #0
 800a81e:	2200      	movs	r2, #0
 800a820:	2100      	movs	r1, #0
 800a822:	6878      	ldr	r0, [r7, #4]
 800a824:	f000 fc20 	bl	800b068 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800a828:	2300      	movs	r3, #0
}
 800a82a:	4618      	mov	r0, r3
 800a82c:	3708      	adds	r7, #8
 800a82e:	46bd      	mov	sp, r7
 800a830:	bd80      	pop	{r7, pc}
	...

0800a834 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800a834:	b580      	push	{r7, lr}
 800a836:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800a838:	2200      	movs	r2, #0
 800a83a:	4912      	ldr	r1, [pc, #72]	; (800a884 <MX_USB_DEVICE_Init+0x50>)
 800a83c:	4812      	ldr	r0, [pc, #72]	; (800a888 <MX_USB_DEVICE_Init+0x54>)
 800a83e:	f7fe ff5e 	bl	80096fe <USBD_Init>
 800a842:	4603      	mov	r3, r0
 800a844:	2b00      	cmp	r3, #0
 800a846:	d001      	beq.n	800a84c <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800a848:	f7f7 fcf4 	bl	8002234 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800a84c:	490f      	ldr	r1, [pc, #60]	; (800a88c <MX_USB_DEVICE_Init+0x58>)
 800a84e:	480e      	ldr	r0, [pc, #56]	; (800a888 <MX_USB_DEVICE_Init+0x54>)
 800a850:	f7fe ff80 	bl	8009754 <USBD_RegisterClass>
 800a854:	4603      	mov	r3, r0
 800a856:	2b00      	cmp	r3, #0
 800a858:	d001      	beq.n	800a85e <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800a85a:	f7f7 fceb 	bl	8002234 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800a85e:	490c      	ldr	r1, [pc, #48]	; (800a890 <MX_USB_DEVICE_Init+0x5c>)
 800a860:	4809      	ldr	r0, [pc, #36]	; (800a888 <MX_USB_DEVICE_Init+0x54>)
 800a862:	f7fe feb1 	bl	80095c8 <USBD_CDC_RegisterInterface>
 800a866:	4603      	mov	r3, r0
 800a868:	2b00      	cmp	r3, #0
 800a86a:	d001      	beq.n	800a870 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800a86c:	f7f7 fce2 	bl	8002234 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800a870:	4805      	ldr	r0, [pc, #20]	; (800a888 <MX_USB_DEVICE_Init+0x54>)
 800a872:	f7fe ff88 	bl	8009786 <USBD_Start>
 800a876:	4603      	mov	r3, r0
 800a878:	2b00      	cmp	r3, #0
 800a87a:	d001      	beq.n	800a880 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800a87c:	f7f7 fcda 	bl	8002234 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800a880:	bf00      	nop
 800a882:	bd80      	pop	{r7, pc}
 800a884:	2000015c 	.word	0x2000015c
 800a888:	2000066c 	.word	0x2000066c
 800a88c:	20000048 	.word	0x20000048
 800a890:	2000014c 	.word	0x2000014c

0800a894 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800a894:	b580      	push	{r7, lr}
 800a896:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800a898:	2200      	movs	r2, #0
 800a89a:	4905      	ldr	r1, [pc, #20]	; (800a8b0 <CDC_Init_FS+0x1c>)
 800a89c:	4805      	ldr	r0, [pc, #20]	; (800a8b4 <CDC_Init_FS+0x20>)
 800a89e:	f7fe fea9 	bl	80095f4 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800a8a2:	4905      	ldr	r1, [pc, #20]	; (800a8b8 <CDC_Init_FS+0x24>)
 800a8a4:	4803      	ldr	r0, [pc, #12]	; (800a8b4 <CDC_Init_FS+0x20>)
 800a8a6:	f7fe febe 	bl	8009626 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800a8aa:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800a8ac:	4618      	mov	r0, r3
 800a8ae:	bd80      	pop	{r7, pc}
 800a8b0:	20000d18 	.word	0x20000d18
 800a8b4:	2000066c 	.word	0x2000066c
 800a8b8:	20000930 	.word	0x20000930

0800a8bc <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800a8bc:	b480      	push	{r7}
 800a8be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800a8c0:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800a8c2:	4618      	mov	r0, r3
 800a8c4:	46bd      	mov	sp, r7
 800a8c6:	bc80      	pop	{r7}
 800a8c8:	4770      	bx	lr
	...

0800a8cc <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800a8cc:	b480      	push	{r7}
 800a8ce:	b083      	sub	sp, #12
 800a8d0:	af00      	add	r7, sp, #0
 800a8d2:	4603      	mov	r3, r0
 800a8d4:	6039      	str	r1, [r7, #0]
 800a8d6:	71fb      	strb	r3, [r7, #7]
 800a8d8:	4613      	mov	r3, r2
 800a8da:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800a8dc:	79fb      	ldrb	r3, [r7, #7]
 800a8de:	2b23      	cmp	r3, #35	; 0x23
 800a8e0:	d84a      	bhi.n	800a978 <CDC_Control_FS+0xac>
 800a8e2:	a201      	add	r2, pc, #4	; (adr r2, 800a8e8 <CDC_Control_FS+0x1c>)
 800a8e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a8e8:	0800a979 	.word	0x0800a979
 800a8ec:	0800a979 	.word	0x0800a979
 800a8f0:	0800a979 	.word	0x0800a979
 800a8f4:	0800a979 	.word	0x0800a979
 800a8f8:	0800a979 	.word	0x0800a979
 800a8fc:	0800a979 	.word	0x0800a979
 800a900:	0800a979 	.word	0x0800a979
 800a904:	0800a979 	.word	0x0800a979
 800a908:	0800a979 	.word	0x0800a979
 800a90c:	0800a979 	.word	0x0800a979
 800a910:	0800a979 	.word	0x0800a979
 800a914:	0800a979 	.word	0x0800a979
 800a918:	0800a979 	.word	0x0800a979
 800a91c:	0800a979 	.word	0x0800a979
 800a920:	0800a979 	.word	0x0800a979
 800a924:	0800a979 	.word	0x0800a979
 800a928:	0800a979 	.word	0x0800a979
 800a92c:	0800a979 	.word	0x0800a979
 800a930:	0800a979 	.word	0x0800a979
 800a934:	0800a979 	.word	0x0800a979
 800a938:	0800a979 	.word	0x0800a979
 800a93c:	0800a979 	.word	0x0800a979
 800a940:	0800a979 	.word	0x0800a979
 800a944:	0800a979 	.word	0x0800a979
 800a948:	0800a979 	.word	0x0800a979
 800a94c:	0800a979 	.word	0x0800a979
 800a950:	0800a979 	.word	0x0800a979
 800a954:	0800a979 	.word	0x0800a979
 800a958:	0800a979 	.word	0x0800a979
 800a95c:	0800a979 	.word	0x0800a979
 800a960:	0800a979 	.word	0x0800a979
 800a964:	0800a979 	.word	0x0800a979
 800a968:	0800a979 	.word	0x0800a979
 800a96c:	0800a979 	.word	0x0800a979
 800a970:	0800a979 	.word	0x0800a979
 800a974:	0800a979 	.word	0x0800a979
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800a978:	bf00      	nop
  }

  return (USBD_OK);
 800a97a:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800a97c:	4618      	mov	r0, r3
 800a97e:	370c      	adds	r7, #12
 800a980:	46bd      	mov	sp, r7
 800a982:	bc80      	pop	{r7}
 800a984:	4770      	bx	lr
 800a986:	bf00      	nop

0800a988 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800a988:	b580      	push	{r7, lr}
 800a98a:	b082      	sub	sp, #8
 800a98c:	af00      	add	r7, sp, #0
 800a98e:	6078      	str	r0, [r7, #4]
 800a990:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800a992:	6879      	ldr	r1, [r7, #4]
 800a994:	4805      	ldr	r0, [pc, #20]	; (800a9ac <CDC_Receive_FS+0x24>)
 800a996:	f7fe fe46 	bl	8009626 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800a99a:	4804      	ldr	r0, [pc, #16]	; (800a9ac <CDC_Receive_FS+0x24>)
 800a99c:	f7fe fe85 	bl	80096aa <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 800a9a0:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800a9a2:	4618      	mov	r0, r3
 800a9a4:	3708      	adds	r7, #8
 800a9a6:	46bd      	mov	sp, r7
 800a9a8:	bd80      	pop	{r7, pc}
 800a9aa:	bf00      	nop
 800a9ac:	2000066c 	.word	0x2000066c

0800a9b0 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 800a9b0:	b580      	push	{r7, lr}
 800a9b2:	b084      	sub	sp, #16
 800a9b4:	af00      	add	r7, sp, #0
 800a9b6:	6078      	str	r0, [r7, #4]
 800a9b8:	460b      	mov	r3, r1
 800a9ba:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 800a9bc:	2300      	movs	r3, #0
 800a9be:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 800a9c0:	4b0d      	ldr	r3, [pc, #52]	; (800a9f8 <CDC_Transmit_FS+0x48>)
 800a9c2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a9c6:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 800a9c8:	68bb      	ldr	r3, [r7, #8]
 800a9ca:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800a9ce:	2b00      	cmp	r3, #0
 800a9d0:	d001      	beq.n	800a9d6 <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 800a9d2:	2301      	movs	r3, #1
 800a9d4:	e00b      	b.n	800a9ee <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 800a9d6:	887b      	ldrh	r3, [r7, #2]
 800a9d8:	461a      	mov	r2, r3
 800a9da:	6879      	ldr	r1, [r7, #4]
 800a9dc:	4806      	ldr	r0, [pc, #24]	; (800a9f8 <CDC_Transmit_FS+0x48>)
 800a9de:	f7fe fe09 	bl	80095f4 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800a9e2:	4805      	ldr	r0, [pc, #20]	; (800a9f8 <CDC_Transmit_FS+0x48>)
 800a9e4:	f7fe fe32 	bl	800964c <USBD_CDC_TransmitPacket>
 800a9e8:	4603      	mov	r3, r0
 800a9ea:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 800a9ec:	7bfb      	ldrb	r3, [r7, #15]
}
 800a9ee:	4618      	mov	r0, r3
 800a9f0:	3710      	adds	r7, #16
 800a9f2:	46bd      	mov	sp, r7
 800a9f4:	bd80      	pop	{r7, pc}
 800a9f6:	bf00      	nop
 800a9f8:	2000066c 	.word	0x2000066c

0800a9fc <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a9fc:	b480      	push	{r7}
 800a9fe:	b083      	sub	sp, #12
 800aa00:	af00      	add	r7, sp, #0
 800aa02:	4603      	mov	r3, r0
 800aa04:	6039      	str	r1, [r7, #0]
 800aa06:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800aa08:	683b      	ldr	r3, [r7, #0]
 800aa0a:	2212      	movs	r2, #18
 800aa0c:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800aa0e:	4b03      	ldr	r3, [pc, #12]	; (800aa1c <USBD_FS_DeviceDescriptor+0x20>)
}
 800aa10:	4618      	mov	r0, r3
 800aa12:	370c      	adds	r7, #12
 800aa14:	46bd      	mov	sp, r7
 800aa16:	bc80      	pop	{r7}
 800aa18:	4770      	bx	lr
 800aa1a:	bf00      	nop
 800aa1c:	20000178 	.word	0x20000178

0800aa20 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800aa20:	b480      	push	{r7}
 800aa22:	b083      	sub	sp, #12
 800aa24:	af00      	add	r7, sp, #0
 800aa26:	4603      	mov	r3, r0
 800aa28:	6039      	str	r1, [r7, #0]
 800aa2a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800aa2c:	683b      	ldr	r3, [r7, #0]
 800aa2e:	2204      	movs	r2, #4
 800aa30:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800aa32:	4b03      	ldr	r3, [pc, #12]	; (800aa40 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800aa34:	4618      	mov	r0, r3
 800aa36:	370c      	adds	r7, #12
 800aa38:	46bd      	mov	sp, r7
 800aa3a:	bc80      	pop	{r7}
 800aa3c:	4770      	bx	lr
 800aa3e:	bf00      	nop
 800aa40:	2000018c 	.word	0x2000018c

0800aa44 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800aa44:	b580      	push	{r7, lr}
 800aa46:	b082      	sub	sp, #8
 800aa48:	af00      	add	r7, sp, #0
 800aa4a:	4603      	mov	r3, r0
 800aa4c:	6039      	str	r1, [r7, #0]
 800aa4e:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800aa50:	79fb      	ldrb	r3, [r7, #7]
 800aa52:	2b00      	cmp	r3, #0
 800aa54:	d105      	bne.n	800aa62 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800aa56:	683a      	ldr	r2, [r7, #0]
 800aa58:	4907      	ldr	r1, [pc, #28]	; (800aa78 <USBD_FS_ProductStrDescriptor+0x34>)
 800aa5a:	4808      	ldr	r0, [pc, #32]	; (800aa7c <USBD_FS_ProductStrDescriptor+0x38>)
 800aa5c:	f7ff fe0c 	bl	800a678 <USBD_GetString>
 800aa60:	e004      	b.n	800aa6c <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800aa62:	683a      	ldr	r2, [r7, #0]
 800aa64:	4904      	ldr	r1, [pc, #16]	; (800aa78 <USBD_FS_ProductStrDescriptor+0x34>)
 800aa66:	4805      	ldr	r0, [pc, #20]	; (800aa7c <USBD_FS_ProductStrDescriptor+0x38>)
 800aa68:	f7ff fe06 	bl	800a678 <USBD_GetString>
  }
  return USBD_StrDesc;
 800aa6c:	4b02      	ldr	r3, [pc, #8]	; (800aa78 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800aa6e:	4618      	mov	r0, r3
 800aa70:	3708      	adds	r7, #8
 800aa72:	46bd      	mov	sp, r7
 800aa74:	bd80      	pop	{r7, pc}
 800aa76:	bf00      	nop
 800aa78:	20001100 	.word	0x20001100
 800aa7c:	0800bc70 	.word	0x0800bc70

0800aa80 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800aa80:	b580      	push	{r7, lr}
 800aa82:	b082      	sub	sp, #8
 800aa84:	af00      	add	r7, sp, #0
 800aa86:	4603      	mov	r3, r0
 800aa88:	6039      	str	r1, [r7, #0]
 800aa8a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800aa8c:	683a      	ldr	r2, [r7, #0]
 800aa8e:	4904      	ldr	r1, [pc, #16]	; (800aaa0 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800aa90:	4804      	ldr	r0, [pc, #16]	; (800aaa4 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800aa92:	f7ff fdf1 	bl	800a678 <USBD_GetString>
  return USBD_StrDesc;
 800aa96:	4b02      	ldr	r3, [pc, #8]	; (800aaa0 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800aa98:	4618      	mov	r0, r3
 800aa9a:	3708      	adds	r7, #8
 800aa9c:	46bd      	mov	sp, r7
 800aa9e:	bd80      	pop	{r7, pc}
 800aaa0:	20001100 	.word	0x20001100
 800aaa4:	0800bc88 	.word	0x0800bc88

0800aaa8 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800aaa8:	b580      	push	{r7, lr}
 800aaaa:	b082      	sub	sp, #8
 800aaac:	af00      	add	r7, sp, #0
 800aaae:	4603      	mov	r3, r0
 800aab0:	6039      	str	r1, [r7, #0]
 800aab2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800aab4:	683b      	ldr	r3, [r7, #0]
 800aab6:	221a      	movs	r2, #26
 800aab8:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800aaba:	f000 f843 	bl	800ab44 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800aabe:	4b02      	ldr	r3, [pc, #8]	; (800aac8 <USBD_FS_SerialStrDescriptor+0x20>)
}
 800aac0:	4618      	mov	r0, r3
 800aac2:	3708      	adds	r7, #8
 800aac4:	46bd      	mov	sp, r7
 800aac6:	bd80      	pop	{r7, pc}
 800aac8:	20000190 	.word	0x20000190

0800aacc <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800aacc:	b580      	push	{r7, lr}
 800aace:	b082      	sub	sp, #8
 800aad0:	af00      	add	r7, sp, #0
 800aad2:	4603      	mov	r3, r0
 800aad4:	6039      	str	r1, [r7, #0]
 800aad6:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800aad8:	79fb      	ldrb	r3, [r7, #7]
 800aada:	2b00      	cmp	r3, #0
 800aadc:	d105      	bne.n	800aaea <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800aade:	683a      	ldr	r2, [r7, #0]
 800aae0:	4907      	ldr	r1, [pc, #28]	; (800ab00 <USBD_FS_ConfigStrDescriptor+0x34>)
 800aae2:	4808      	ldr	r0, [pc, #32]	; (800ab04 <USBD_FS_ConfigStrDescriptor+0x38>)
 800aae4:	f7ff fdc8 	bl	800a678 <USBD_GetString>
 800aae8:	e004      	b.n	800aaf4 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800aaea:	683a      	ldr	r2, [r7, #0]
 800aaec:	4904      	ldr	r1, [pc, #16]	; (800ab00 <USBD_FS_ConfigStrDescriptor+0x34>)
 800aaee:	4805      	ldr	r0, [pc, #20]	; (800ab04 <USBD_FS_ConfigStrDescriptor+0x38>)
 800aaf0:	f7ff fdc2 	bl	800a678 <USBD_GetString>
  }
  return USBD_StrDesc;
 800aaf4:	4b02      	ldr	r3, [pc, #8]	; (800ab00 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800aaf6:	4618      	mov	r0, r3
 800aaf8:	3708      	adds	r7, #8
 800aafa:	46bd      	mov	sp, r7
 800aafc:	bd80      	pop	{r7, pc}
 800aafe:	bf00      	nop
 800ab00:	20001100 	.word	0x20001100
 800ab04:	0800bc9c 	.word	0x0800bc9c

0800ab08 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800ab08:	b580      	push	{r7, lr}
 800ab0a:	b082      	sub	sp, #8
 800ab0c:	af00      	add	r7, sp, #0
 800ab0e:	4603      	mov	r3, r0
 800ab10:	6039      	str	r1, [r7, #0]
 800ab12:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800ab14:	79fb      	ldrb	r3, [r7, #7]
 800ab16:	2b00      	cmp	r3, #0
 800ab18:	d105      	bne.n	800ab26 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800ab1a:	683a      	ldr	r2, [r7, #0]
 800ab1c:	4907      	ldr	r1, [pc, #28]	; (800ab3c <USBD_FS_InterfaceStrDescriptor+0x34>)
 800ab1e:	4808      	ldr	r0, [pc, #32]	; (800ab40 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800ab20:	f7ff fdaa 	bl	800a678 <USBD_GetString>
 800ab24:	e004      	b.n	800ab30 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800ab26:	683a      	ldr	r2, [r7, #0]
 800ab28:	4904      	ldr	r1, [pc, #16]	; (800ab3c <USBD_FS_InterfaceStrDescriptor+0x34>)
 800ab2a:	4805      	ldr	r0, [pc, #20]	; (800ab40 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800ab2c:	f7ff fda4 	bl	800a678 <USBD_GetString>
  }
  return USBD_StrDesc;
 800ab30:	4b02      	ldr	r3, [pc, #8]	; (800ab3c <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800ab32:	4618      	mov	r0, r3
 800ab34:	3708      	adds	r7, #8
 800ab36:	46bd      	mov	sp, r7
 800ab38:	bd80      	pop	{r7, pc}
 800ab3a:	bf00      	nop
 800ab3c:	20001100 	.word	0x20001100
 800ab40:	0800bca8 	.word	0x0800bca8

0800ab44 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800ab44:	b580      	push	{r7, lr}
 800ab46:	b084      	sub	sp, #16
 800ab48:	af00      	add	r7, sp, #0
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800ab4a:	4b0f      	ldr	r3, [pc, #60]	; (800ab88 <Get_SerialNum+0x44>)
 800ab4c:	681b      	ldr	r3, [r3, #0]
 800ab4e:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800ab50:	4b0e      	ldr	r3, [pc, #56]	; (800ab8c <Get_SerialNum+0x48>)
 800ab52:	681b      	ldr	r3, [r3, #0]
 800ab54:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800ab56:	4b0e      	ldr	r3, [pc, #56]	; (800ab90 <Get_SerialNum+0x4c>)
 800ab58:	681b      	ldr	r3, [r3, #0]
 800ab5a:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800ab5c:	68fa      	ldr	r2, [r7, #12]
 800ab5e:	687b      	ldr	r3, [r7, #4]
 800ab60:	4413      	add	r3, r2
 800ab62:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800ab64:	68fb      	ldr	r3, [r7, #12]
 800ab66:	2b00      	cmp	r3, #0
 800ab68:	d009      	beq.n	800ab7e <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800ab6a:	2208      	movs	r2, #8
 800ab6c:	4909      	ldr	r1, [pc, #36]	; (800ab94 <Get_SerialNum+0x50>)
 800ab6e:	68f8      	ldr	r0, [r7, #12]
 800ab70:	f000 f814 	bl	800ab9c <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800ab74:	2204      	movs	r2, #4
 800ab76:	4908      	ldr	r1, [pc, #32]	; (800ab98 <Get_SerialNum+0x54>)
 800ab78:	68b8      	ldr	r0, [r7, #8]
 800ab7a:	f000 f80f 	bl	800ab9c <IntToUnicode>
  }
}
 800ab7e:	bf00      	nop
 800ab80:	3710      	adds	r7, #16
 800ab82:	46bd      	mov	sp, r7
 800ab84:	bd80      	pop	{r7, pc}
 800ab86:	bf00      	nop
 800ab88:	1ffff7e8 	.word	0x1ffff7e8
 800ab8c:	1ffff7ec 	.word	0x1ffff7ec
 800ab90:	1ffff7f0 	.word	0x1ffff7f0
 800ab94:	20000192 	.word	0x20000192
 800ab98:	200001a2 	.word	0x200001a2

0800ab9c <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800ab9c:	b480      	push	{r7}
 800ab9e:	b087      	sub	sp, #28
 800aba0:	af00      	add	r7, sp, #0
 800aba2:	60f8      	str	r0, [r7, #12]
 800aba4:	60b9      	str	r1, [r7, #8]
 800aba6:	4613      	mov	r3, r2
 800aba8:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800abaa:	2300      	movs	r3, #0
 800abac:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800abae:	2300      	movs	r3, #0
 800abb0:	75fb      	strb	r3, [r7, #23]
 800abb2:	e027      	b.n	800ac04 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800abb4:	68fb      	ldr	r3, [r7, #12]
 800abb6:	0f1b      	lsrs	r3, r3, #28
 800abb8:	2b09      	cmp	r3, #9
 800abba:	d80b      	bhi.n	800abd4 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800abbc:	68fb      	ldr	r3, [r7, #12]
 800abbe:	0f1b      	lsrs	r3, r3, #28
 800abc0:	b2da      	uxtb	r2, r3
 800abc2:	7dfb      	ldrb	r3, [r7, #23]
 800abc4:	005b      	lsls	r3, r3, #1
 800abc6:	4619      	mov	r1, r3
 800abc8:	68bb      	ldr	r3, [r7, #8]
 800abca:	440b      	add	r3, r1
 800abcc:	3230      	adds	r2, #48	; 0x30
 800abce:	b2d2      	uxtb	r2, r2
 800abd0:	701a      	strb	r2, [r3, #0]
 800abd2:	e00a      	b.n	800abea <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800abd4:	68fb      	ldr	r3, [r7, #12]
 800abd6:	0f1b      	lsrs	r3, r3, #28
 800abd8:	b2da      	uxtb	r2, r3
 800abda:	7dfb      	ldrb	r3, [r7, #23]
 800abdc:	005b      	lsls	r3, r3, #1
 800abde:	4619      	mov	r1, r3
 800abe0:	68bb      	ldr	r3, [r7, #8]
 800abe2:	440b      	add	r3, r1
 800abe4:	3237      	adds	r2, #55	; 0x37
 800abe6:	b2d2      	uxtb	r2, r2
 800abe8:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800abea:	68fb      	ldr	r3, [r7, #12]
 800abec:	011b      	lsls	r3, r3, #4
 800abee:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800abf0:	7dfb      	ldrb	r3, [r7, #23]
 800abf2:	005b      	lsls	r3, r3, #1
 800abf4:	3301      	adds	r3, #1
 800abf6:	68ba      	ldr	r2, [r7, #8]
 800abf8:	4413      	add	r3, r2
 800abfa:	2200      	movs	r2, #0
 800abfc:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800abfe:	7dfb      	ldrb	r3, [r7, #23]
 800ac00:	3301      	adds	r3, #1
 800ac02:	75fb      	strb	r3, [r7, #23]
 800ac04:	7dfa      	ldrb	r2, [r7, #23]
 800ac06:	79fb      	ldrb	r3, [r7, #7]
 800ac08:	429a      	cmp	r2, r3
 800ac0a:	d3d3      	bcc.n	800abb4 <IntToUnicode+0x18>
  }
}
 800ac0c:	bf00      	nop
 800ac0e:	bf00      	nop
 800ac10:	371c      	adds	r7, #28
 800ac12:	46bd      	mov	sp, r7
 800ac14:	bc80      	pop	{r7}
 800ac16:	4770      	bx	lr

0800ac18 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800ac18:	b580      	push	{r7, lr}
 800ac1a:	b084      	sub	sp, #16
 800ac1c:	af00      	add	r7, sp, #0
 800ac1e:	6078      	str	r0, [r7, #4]
  if(pcdHandle->Instance==USB)
 800ac20:	687b      	ldr	r3, [r7, #4]
 800ac22:	681b      	ldr	r3, [r3, #0]
 800ac24:	4a0d      	ldr	r2, [pc, #52]	; (800ac5c <HAL_PCD_MspInit+0x44>)
 800ac26:	4293      	cmp	r3, r2
 800ac28:	d113      	bne.n	800ac52 <HAL_PCD_MspInit+0x3a>
  {
  /* USER CODE BEGIN USB_MspInit 0 */

  /* USER CODE END USB_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 800ac2a:	4b0d      	ldr	r3, [pc, #52]	; (800ac60 <HAL_PCD_MspInit+0x48>)
 800ac2c:	69db      	ldr	r3, [r3, #28]
 800ac2e:	4a0c      	ldr	r2, [pc, #48]	; (800ac60 <HAL_PCD_MspInit+0x48>)
 800ac30:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800ac34:	61d3      	str	r3, [r2, #28]
 800ac36:	4b0a      	ldr	r3, [pc, #40]	; (800ac60 <HAL_PCD_MspInit+0x48>)
 800ac38:	69db      	ldr	r3, [r3, #28]
 800ac3a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800ac3e:	60fb      	str	r3, [r7, #12]
 800ac40:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_LP_CAN1_RX0_IRQn, 0, 0);
 800ac42:	2200      	movs	r2, #0
 800ac44:	2100      	movs	r1, #0
 800ac46:	2014      	movs	r0, #20
 800ac48:	f7f8 f83d 	bl	8002cc6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_CAN1_RX0_IRQn);
 800ac4c:	2014      	movs	r0, #20
 800ac4e:	f7f8 f856 	bl	8002cfe <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 800ac52:	bf00      	nop
 800ac54:	3710      	adds	r7, #16
 800ac56:	46bd      	mov	sp, r7
 800ac58:	bd80      	pop	{r7, pc}
 800ac5a:	bf00      	nop
 800ac5c:	40005c00 	.word	0x40005c00
 800ac60:	40021000 	.word	0x40021000

0800ac64 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ac64:	b580      	push	{r7, lr}
 800ac66:	b082      	sub	sp, #8
 800ac68:	af00      	add	r7, sp, #0
 800ac6a:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800ac6c:	687b      	ldr	r3, [r7, #4]
 800ac6e:	f8d3 22e8 	ldr.w	r2, [r3, #744]	; 0x2e8
 800ac72:	687b      	ldr	r3, [r7, #4]
 800ac74:	f503 732c 	add.w	r3, r3, #688	; 0x2b0
 800ac78:	4619      	mov	r1, r3
 800ac7a:	4610      	mov	r0, r2
 800ac7c:	f7fe fdcb 	bl	8009816 <USBD_LL_SetupStage>
}
 800ac80:	bf00      	nop
 800ac82:	3708      	adds	r7, #8
 800ac84:	46bd      	mov	sp, r7
 800ac86:	bd80      	pop	{r7, pc}

0800ac88 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ac88:	b580      	push	{r7, lr}
 800ac8a:	b082      	sub	sp, #8
 800ac8c:	af00      	add	r7, sp, #0
 800ac8e:	6078      	str	r0, [r7, #4]
 800ac90:	460b      	mov	r3, r1
 800ac92:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800ac94:	687b      	ldr	r3, [r7, #4]
 800ac96:	f8d3 02e8 	ldr.w	r0, [r3, #744]	; 0x2e8
 800ac9a:	78fa      	ldrb	r2, [r7, #3]
 800ac9c:	6879      	ldr	r1, [r7, #4]
 800ac9e:	4613      	mov	r3, r2
 800aca0:	009b      	lsls	r3, r3, #2
 800aca2:	4413      	add	r3, r2
 800aca4:	00db      	lsls	r3, r3, #3
 800aca6:	440b      	add	r3, r1
 800aca8:	f503 73be 	add.w	r3, r3, #380	; 0x17c
 800acac:	681a      	ldr	r2, [r3, #0]
 800acae:	78fb      	ldrb	r3, [r7, #3]
 800acb0:	4619      	mov	r1, r3
 800acb2:	f7fe fdfd 	bl	80098b0 <USBD_LL_DataOutStage>
}
 800acb6:	bf00      	nop
 800acb8:	3708      	adds	r7, #8
 800acba:	46bd      	mov	sp, r7
 800acbc:	bd80      	pop	{r7, pc}

0800acbe <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800acbe:	b580      	push	{r7, lr}
 800acc0:	b082      	sub	sp, #8
 800acc2:	af00      	add	r7, sp, #0
 800acc4:	6078      	str	r0, [r7, #4]
 800acc6:	460b      	mov	r3, r1
 800acc8:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800acca:	687b      	ldr	r3, [r7, #4]
 800accc:	f8d3 02e8 	ldr.w	r0, [r3, #744]	; 0x2e8
 800acd0:	78fa      	ldrb	r2, [r7, #3]
 800acd2:	6879      	ldr	r1, [r7, #4]
 800acd4:	4613      	mov	r3, r2
 800acd6:	009b      	lsls	r3, r3, #2
 800acd8:	4413      	add	r3, r2
 800acda:	00db      	lsls	r3, r3, #3
 800acdc:	440b      	add	r3, r1
 800acde:	333c      	adds	r3, #60	; 0x3c
 800ace0:	681a      	ldr	r2, [r3, #0]
 800ace2:	78fb      	ldrb	r3, [r7, #3]
 800ace4:	4619      	mov	r1, r3
 800ace6:	f7fe fe54 	bl	8009992 <USBD_LL_DataInStage>
}
 800acea:	bf00      	nop
 800acec:	3708      	adds	r7, #8
 800acee:	46bd      	mov	sp, r7
 800acf0:	bd80      	pop	{r7, pc}

0800acf2 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800acf2:	b580      	push	{r7, lr}
 800acf4:	b082      	sub	sp, #8
 800acf6:	af00      	add	r7, sp, #0
 800acf8:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800acfa:	687b      	ldr	r3, [r7, #4]
 800acfc:	f8d3 32e8 	ldr.w	r3, [r3, #744]	; 0x2e8
 800ad00:	4618      	mov	r0, r3
 800ad02:	f7fe ff64 	bl	8009bce <USBD_LL_SOF>
}
 800ad06:	bf00      	nop
 800ad08:	3708      	adds	r7, #8
 800ad0a:	46bd      	mov	sp, r7
 800ad0c:	bd80      	pop	{r7, pc}

0800ad0e <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ad0e:	b580      	push	{r7, lr}
 800ad10:	b084      	sub	sp, #16
 800ad12:	af00      	add	r7, sp, #0
 800ad14:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800ad16:	2301      	movs	r3, #1
 800ad18:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 800ad1a:	687b      	ldr	r3, [r7, #4]
 800ad1c:	689b      	ldr	r3, [r3, #8]
 800ad1e:	2b02      	cmp	r3, #2
 800ad20:	d001      	beq.n	800ad26 <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 800ad22:	f7f7 fa87 	bl	8002234 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800ad26:	687b      	ldr	r3, [r7, #4]
 800ad28:	f8d3 32e8 	ldr.w	r3, [r3, #744]	; 0x2e8
 800ad2c:	7bfa      	ldrb	r2, [r7, #15]
 800ad2e:	4611      	mov	r1, r2
 800ad30:	4618      	mov	r0, r3
 800ad32:	f7fe ff14 	bl	8009b5e <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800ad36:	687b      	ldr	r3, [r7, #4]
 800ad38:	f8d3 32e8 	ldr.w	r3, [r3, #744]	; 0x2e8
 800ad3c:	4618      	mov	r0, r3
 800ad3e:	f7fe fecd 	bl	8009adc <USBD_LL_Reset>
}
 800ad42:	bf00      	nop
 800ad44:	3710      	adds	r7, #16
 800ad46:	46bd      	mov	sp, r7
 800ad48:	bd80      	pop	{r7, pc}
	...

0800ad4c <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ad4c:	b580      	push	{r7, lr}
 800ad4e:	b082      	sub	sp, #8
 800ad50:	af00      	add	r7, sp, #0
 800ad52:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800ad54:	687b      	ldr	r3, [r7, #4]
 800ad56:	f8d3 32e8 	ldr.w	r3, [r3, #744]	; 0x2e8
 800ad5a:	4618      	mov	r0, r3
 800ad5c:	f7fe ff0e 	bl	8009b7c <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800ad60:	687b      	ldr	r3, [r7, #4]
 800ad62:	699b      	ldr	r3, [r3, #24]
 800ad64:	2b00      	cmp	r3, #0
 800ad66:	d005      	beq.n	800ad74 <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800ad68:	4b04      	ldr	r3, [pc, #16]	; (800ad7c <HAL_PCD_SuspendCallback+0x30>)
 800ad6a:	691b      	ldr	r3, [r3, #16]
 800ad6c:	4a03      	ldr	r2, [pc, #12]	; (800ad7c <HAL_PCD_SuspendCallback+0x30>)
 800ad6e:	f043 0306 	orr.w	r3, r3, #6
 800ad72:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800ad74:	bf00      	nop
 800ad76:	3708      	adds	r7, #8
 800ad78:	46bd      	mov	sp, r7
 800ad7a:	bd80      	pop	{r7, pc}
 800ad7c:	e000ed00 	.word	0xe000ed00

0800ad80 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ad80:	b580      	push	{r7, lr}
 800ad82:	b082      	sub	sp, #8
 800ad84:	af00      	add	r7, sp, #0
 800ad86:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800ad88:	687b      	ldr	r3, [r7, #4]
 800ad8a:	f8d3 32e8 	ldr.w	r3, [r3, #744]	; 0x2e8
 800ad8e:	4618      	mov	r0, r3
 800ad90:	f7fe ff08 	bl	8009ba4 <USBD_LL_Resume>
}
 800ad94:	bf00      	nop
 800ad96:	3708      	adds	r7, #8
 800ad98:	46bd      	mov	sp, r7
 800ad9a:	bd80      	pop	{r7, pc}

0800ad9c <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800ad9c:	b580      	push	{r7, lr}
 800ad9e:	b082      	sub	sp, #8
 800ada0:	af00      	add	r7, sp, #0
 800ada2:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  /* Link the driver to the stack. */
  hpcd_USB_FS.pData = pdev;
 800ada4:	4a28      	ldr	r2, [pc, #160]	; (800ae48 <USBD_LL_Init+0xac>)
 800ada6:	687b      	ldr	r3, [r7, #4]
 800ada8:	f8c2 32e8 	str.w	r3, [r2, #744]	; 0x2e8
  pdev->pData = &hpcd_USB_FS;
 800adac:	687b      	ldr	r3, [r7, #4]
 800adae:	4a26      	ldr	r2, [pc, #152]	; (800ae48 <USBD_LL_Init+0xac>)
 800adb0:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0

  hpcd_USB_FS.Instance = USB;
 800adb4:	4b24      	ldr	r3, [pc, #144]	; (800ae48 <USBD_LL_Init+0xac>)
 800adb6:	4a25      	ldr	r2, [pc, #148]	; (800ae4c <USBD_LL_Init+0xb0>)
 800adb8:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 800adba:	4b23      	ldr	r3, [pc, #140]	; (800ae48 <USBD_LL_Init+0xac>)
 800adbc:	2208      	movs	r2, #8
 800adbe:	605a      	str	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 800adc0:	4b21      	ldr	r3, [pc, #132]	; (800ae48 <USBD_LL_Init+0xac>)
 800adc2:	2202      	movs	r2, #2
 800adc4:	609a      	str	r2, [r3, #8]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 800adc6:	4b20      	ldr	r3, [pc, #128]	; (800ae48 <USBD_LL_Init+0xac>)
 800adc8:	2200      	movs	r2, #0
 800adca:	619a      	str	r2, [r3, #24]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 800adcc:	4b1e      	ldr	r3, [pc, #120]	; (800ae48 <USBD_LL_Init+0xac>)
 800adce:	2200      	movs	r2, #0
 800add0:	61da      	str	r2, [r3, #28]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 800add2:	4b1d      	ldr	r3, [pc, #116]	; (800ae48 <USBD_LL_Init+0xac>)
 800add4:	2200      	movs	r2, #0
 800add6:	621a      	str	r2, [r3, #32]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 800add8:	481b      	ldr	r0, [pc, #108]	; (800ae48 <USBD_LL_Init+0xac>)
 800adda:	f7f8 f977 	bl	80030cc <HAL_PCD_Init>
 800adde:	4603      	mov	r3, r0
 800ade0:	2b00      	cmp	r3, #0
 800ade2:	d001      	beq.n	800ade8 <USBD_LL_Init+0x4c>
  {
    Error_Handler( );
 800ade4:	f7f7 fa26 	bl	8002234 <Error_Handler>
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN EndPoint_Configuration */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 800ade8:	687b      	ldr	r3, [r7, #4]
 800adea:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800adee:	2318      	movs	r3, #24
 800adf0:	2200      	movs	r2, #0
 800adf2:	2100      	movs	r1, #0
 800adf4:	f7f9 fded 	bl	80049d2 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 800adf8:	687b      	ldr	r3, [r7, #4]
 800adfa:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800adfe:	2358      	movs	r3, #88	; 0x58
 800ae00:	2200      	movs	r2, #0
 800ae02:	2180      	movs	r1, #128	; 0x80
 800ae04:	f7f9 fde5 	bl	80049d2 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration */
  /* USER CODE BEGIN EndPoint_Configuration_CDC */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0xC0);
 800ae08:	687b      	ldr	r3, [r7, #4]
 800ae0a:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800ae0e:	23c0      	movs	r3, #192	; 0xc0
 800ae10:	2200      	movs	r2, #0
 800ae12:	2181      	movs	r1, #129	; 0x81
 800ae14:	f7f9 fddd 	bl	80049d2 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x01 , PCD_SNG_BUF, 0x110);
 800ae18:	687b      	ldr	r3, [r7, #4]
 800ae1a:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800ae1e:	f44f 7388 	mov.w	r3, #272	; 0x110
 800ae22:	2200      	movs	r2, #0
 800ae24:	2101      	movs	r1, #1
 800ae26:	f7f9 fdd4 	bl	80049d2 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x82 , PCD_SNG_BUF, 0x100);
 800ae2a:	687b      	ldr	r3, [r7, #4]
 800ae2c:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800ae30:	f44f 7380 	mov.w	r3, #256	; 0x100
 800ae34:	2200      	movs	r2, #0
 800ae36:	2182      	movs	r1, #130	; 0x82
 800ae38:	f7f9 fdcb 	bl	80049d2 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration_CDC */
  return USBD_OK;
 800ae3c:	2300      	movs	r3, #0
}
 800ae3e:	4618      	mov	r0, r3
 800ae40:	3708      	adds	r7, #8
 800ae42:	46bd      	mov	sp, r7
 800ae44:	bd80      	pop	{r7, pc}
 800ae46:	bf00      	nop
 800ae48:	20001300 	.word	0x20001300
 800ae4c:	40005c00 	.word	0x40005c00

0800ae50 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800ae50:	b580      	push	{r7, lr}
 800ae52:	b084      	sub	sp, #16
 800ae54:	af00      	add	r7, sp, #0
 800ae56:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ae58:	2300      	movs	r3, #0
 800ae5a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ae5c:	2300      	movs	r3, #0
 800ae5e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800ae60:	687b      	ldr	r3, [r7, #4]
 800ae62:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800ae66:	4618      	mov	r0, r3
 800ae68:	f7f8 fa3b 	bl	80032e2 <HAL_PCD_Start>
 800ae6c:	4603      	mov	r3, r0
 800ae6e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ae70:	7bfb      	ldrb	r3, [r7, #15]
 800ae72:	4618      	mov	r0, r3
 800ae74:	f000 f94e 	bl	800b114 <USBD_Get_USB_Status>
 800ae78:	4603      	mov	r3, r0
 800ae7a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800ae7c:	7bbb      	ldrb	r3, [r7, #14]
}
 800ae7e:	4618      	mov	r0, r3
 800ae80:	3710      	adds	r7, #16
 800ae82:	46bd      	mov	sp, r7
 800ae84:	bd80      	pop	{r7, pc}

0800ae86 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800ae86:	b580      	push	{r7, lr}
 800ae88:	b084      	sub	sp, #16
 800ae8a:	af00      	add	r7, sp, #0
 800ae8c:	6078      	str	r0, [r7, #4]
 800ae8e:	4608      	mov	r0, r1
 800ae90:	4611      	mov	r1, r2
 800ae92:	461a      	mov	r2, r3
 800ae94:	4603      	mov	r3, r0
 800ae96:	70fb      	strb	r3, [r7, #3]
 800ae98:	460b      	mov	r3, r1
 800ae9a:	70bb      	strb	r3, [r7, #2]
 800ae9c:	4613      	mov	r3, r2
 800ae9e:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800aea0:	2300      	movs	r3, #0
 800aea2:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800aea4:	2300      	movs	r3, #0
 800aea6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800aea8:	687b      	ldr	r3, [r7, #4]
 800aeaa:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800aeae:	78bb      	ldrb	r3, [r7, #2]
 800aeb0:	883a      	ldrh	r2, [r7, #0]
 800aeb2:	78f9      	ldrb	r1, [r7, #3]
 800aeb4:	f7f8 fbb5 	bl	8003622 <HAL_PCD_EP_Open>
 800aeb8:	4603      	mov	r3, r0
 800aeba:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800aebc:	7bfb      	ldrb	r3, [r7, #15]
 800aebe:	4618      	mov	r0, r3
 800aec0:	f000 f928 	bl	800b114 <USBD_Get_USB_Status>
 800aec4:	4603      	mov	r3, r0
 800aec6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800aec8:	7bbb      	ldrb	r3, [r7, #14]
}
 800aeca:	4618      	mov	r0, r3
 800aecc:	3710      	adds	r7, #16
 800aece:	46bd      	mov	sp, r7
 800aed0:	bd80      	pop	{r7, pc}

0800aed2 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800aed2:	b580      	push	{r7, lr}
 800aed4:	b084      	sub	sp, #16
 800aed6:	af00      	add	r7, sp, #0
 800aed8:	6078      	str	r0, [r7, #4]
 800aeda:	460b      	mov	r3, r1
 800aedc:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800aede:	2300      	movs	r3, #0
 800aee0:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800aee2:	2300      	movs	r3, #0
 800aee4:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800aee6:	687b      	ldr	r3, [r7, #4]
 800aee8:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800aeec:	78fa      	ldrb	r2, [r7, #3]
 800aeee:	4611      	mov	r1, r2
 800aef0:	4618      	mov	r0, r3
 800aef2:	f7f8 fbfc 	bl	80036ee <HAL_PCD_EP_Close>
 800aef6:	4603      	mov	r3, r0
 800aef8:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800aefa:	7bfb      	ldrb	r3, [r7, #15]
 800aefc:	4618      	mov	r0, r3
 800aefe:	f000 f909 	bl	800b114 <USBD_Get_USB_Status>
 800af02:	4603      	mov	r3, r0
 800af04:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800af06:	7bbb      	ldrb	r3, [r7, #14]
}
 800af08:	4618      	mov	r0, r3
 800af0a:	3710      	adds	r7, #16
 800af0c:	46bd      	mov	sp, r7
 800af0e:	bd80      	pop	{r7, pc}

0800af10 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800af10:	b580      	push	{r7, lr}
 800af12:	b084      	sub	sp, #16
 800af14:	af00      	add	r7, sp, #0
 800af16:	6078      	str	r0, [r7, #4]
 800af18:	460b      	mov	r3, r1
 800af1a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800af1c:	2300      	movs	r3, #0
 800af1e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800af20:	2300      	movs	r3, #0
 800af22:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800af24:	687b      	ldr	r3, [r7, #4]
 800af26:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800af2a:	78fa      	ldrb	r2, [r7, #3]
 800af2c:	4611      	mov	r1, r2
 800af2e:	4618      	mov	r0, r3
 800af30:	f7f8 fcbc 	bl	80038ac <HAL_PCD_EP_SetStall>
 800af34:	4603      	mov	r3, r0
 800af36:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800af38:	7bfb      	ldrb	r3, [r7, #15]
 800af3a:	4618      	mov	r0, r3
 800af3c:	f000 f8ea 	bl	800b114 <USBD_Get_USB_Status>
 800af40:	4603      	mov	r3, r0
 800af42:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800af44:	7bbb      	ldrb	r3, [r7, #14]
}
 800af46:	4618      	mov	r0, r3
 800af48:	3710      	adds	r7, #16
 800af4a:	46bd      	mov	sp, r7
 800af4c:	bd80      	pop	{r7, pc}

0800af4e <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800af4e:	b580      	push	{r7, lr}
 800af50:	b084      	sub	sp, #16
 800af52:	af00      	add	r7, sp, #0
 800af54:	6078      	str	r0, [r7, #4]
 800af56:	460b      	mov	r3, r1
 800af58:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800af5a:	2300      	movs	r3, #0
 800af5c:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800af5e:	2300      	movs	r3, #0
 800af60:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800af62:	687b      	ldr	r3, [r7, #4]
 800af64:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800af68:	78fa      	ldrb	r2, [r7, #3]
 800af6a:	4611      	mov	r1, r2
 800af6c:	4618      	mov	r0, r3
 800af6e:	f7f8 fcfd 	bl	800396c <HAL_PCD_EP_ClrStall>
 800af72:	4603      	mov	r3, r0
 800af74:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800af76:	7bfb      	ldrb	r3, [r7, #15]
 800af78:	4618      	mov	r0, r3
 800af7a:	f000 f8cb 	bl	800b114 <USBD_Get_USB_Status>
 800af7e:	4603      	mov	r3, r0
 800af80:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800af82:	7bbb      	ldrb	r3, [r7, #14]
}
 800af84:	4618      	mov	r0, r3
 800af86:	3710      	adds	r7, #16
 800af88:	46bd      	mov	sp, r7
 800af8a:	bd80      	pop	{r7, pc}

0800af8c <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800af8c:	b480      	push	{r7}
 800af8e:	b085      	sub	sp, #20
 800af90:	af00      	add	r7, sp, #0
 800af92:	6078      	str	r0, [r7, #4]
 800af94:	460b      	mov	r3, r1
 800af96:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800af98:	687b      	ldr	r3, [r7, #4]
 800af9a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800af9e:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800afa0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800afa4:	2b00      	cmp	r3, #0
 800afa6:	da0c      	bge.n	800afc2 <USBD_LL_IsStallEP+0x36>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800afa8:	78fb      	ldrb	r3, [r7, #3]
 800afaa:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800afae:	68f9      	ldr	r1, [r7, #12]
 800afb0:	1c5a      	adds	r2, r3, #1
 800afb2:	4613      	mov	r3, r2
 800afb4:	009b      	lsls	r3, r3, #2
 800afb6:	4413      	add	r3, r2
 800afb8:	00db      	lsls	r3, r3, #3
 800afba:	440b      	add	r3, r1
 800afbc:	3302      	adds	r3, #2
 800afbe:	781b      	ldrb	r3, [r3, #0]
 800afc0:	e00b      	b.n	800afda <USBD_LL_IsStallEP+0x4e>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800afc2:	78fb      	ldrb	r3, [r7, #3]
 800afc4:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800afc8:	68f9      	ldr	r1, [r7, #12]
 800afca:	4613      	mov	r3, r2
 800afcc:	009b      	lsls	r3, r3, #2
 800afce:	4413      	add	r3, r2
 800afd0:	00db      	lsls	r3, r3, #3
 800afd2:	440b      	add	r3, r1
 800afd4:	f503 73b5 	add.w	r3, r3, #362	; 0x16a
 800afd8:	781b      	ldrb	r3, [r3, #0]
  }
}
 800afda:	4618      	mov	r0, r3
 800afdc:	3714      	adds	r7, #20
 800afde:	46bd      	mov	sp, r7
 800afe0:	bc80      	pop	{r7}
 800afe2:	4770      	bx	lr

0800afe4 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800afe4:	b580      	push	{r7, lr}
 800afe6:	b084      	sub	sp, #16
 800afe8:	af00      	add	r7, sp, #0
 800afea:	6078      	str	r0, [r7, #4]
 800afec:	460b      	mov	r3, r1
 800afee:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800aff0:	2300      	movs	r3, #0
 800aff2:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800aff4:	2300      	movs	r3, #0
 800aff6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800aff8:	687b      	ldr	r3, [r7, #4]
 800affa:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800affe:	78fa      	ldrb	r2, [r7, #3]
 800b000:	4611      	mov	r1, r2
 800b002:	4618      	mov	r0, r3
 800b004:	f7f8 fae8 	bl	80035d8 <HAL_PCD_SetAddress>
 800b008:	4603      	mov	r3, r0
 800b00a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b00c:	7bfb      	ldrb	r3, [r7, #15]
 800b00e:	4618      	mov	r0, r3
 800b010:	f000 f880 	bl	800b114 <USBD_Get_USB_Status>
 800b014:	4603      	mov	r3, r0
 800b016:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b018:	7bbb      	ldrb	r3, [r7, #14]
}
 800b01a:	4618      	mov	r0, r3
 800b01c:	3710      	adds	r7, #16
 800b01e:	46bd      	mov	sp, r7
 800b020:	bd80      	pop	{r7, pc}

0800b022 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 800b022:	b580      	push	{r7, lr}
 800b024:	b086      	sub	sp, #24
 800b026:	af00      	add	r7, sp, #0
 800b028:	60f8      	str	r0, [r7, #12]
 800b02a:	607a      	str	r2, [r7, #4]
 800b02c:	461a      	mov	r2, r3
 800b02e:	460b      	mov	r3, r1
 800b030:	72fb      	strb	r3, [r7, #11]
 800b032:	4613      	mov	r3, r2
 800b034:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b036:	2300      	movs	r3, #0
 800b038:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b03a:	2300      	movs	r3, #0
 800b03c:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800b03e:	68fb      	ldr	r3, [r7, #12]
 800b040:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800b044:	893b      	ldrh	r3, [r7, #8]
 800b046:	7af9      	ldrb	r1, [r7, #11]
 800b048:	687a      	ldr	r2, [r7, #4]
 800b04a:	f7f8 fbec 	bl	8003826 <HAL_PCD_EP_Transmit>
 800b04e:	4603      	mov	r3, r0
 800b050:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b052:	7dfb      	ldrb	r3, [r7, #23]
 800b054:	4618      	mov	r0, r3
 800b056:	f000 f85d 	bl	800b114 <USBD_Get_USB_Status>
 800b05a:	4603      	mov	r3, r0
 800b05c:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800b05e:	7dbb      	ldrb	r3, [r7, #22]
}
 800b060:	4618      	mov	r0, r3
 800b062:	3718      	adds	r7, #24
 800b064:	46bd      	mov	sp, r7
 800b066:	bd80      	pop	{r7, pc}

0800b068 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 800b068:	b580      	push	{r7, lr}
 800b06a:	b086      	sub	sp, #24
 800b06c:	af00      	add	r7, sp, #0
 800b06e:	60f8      	str	r0, [r7, #12]
 800b070:	607a      	str	r2, [r7, #4]
 800b072:	461a      	mov	r2, r3
 800b074:	460b      	mov	r3, r1
 800b076:	72fb      	strb	r3, [r7, #11]
 800b078:	4613      	mov	r3, r2
 800b07a:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b07c:	2300      	movs	r3, #0
 800b07e:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b080:	2300      	movs	r3, #0
 800b082:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800b084:	68fb      	ldr	r3, [r7, #12]
 800b086:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800b08a:	893b      	ldrh	r3, [r7, #8]
 800b08c:	7af9      	ldrb	r1, [r7, #11]
 800b08e:	687a      	ldr	r2, [r7, #4]
 800b090:	f7f8 fb75 	bl	800377e <HAL_PCD_EP_Receive>
 800b094:	4603      	mov	r3, r0
 800b096:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b098:	7dfb      	ldrb	r3, [r7, #23]
 800b09a:	4618      	mov	r0, r3
 800b09c:	f000 f83a 	bl	800b114 <USBD_Get_USB_Status>
 800b0a0:	4603      	mov	r3, r0
 800b0a2:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800b0a4:	7dbb      	ldrb	r3, [r7, #22]
}
 800b0a6:	4618      	mov	r0, r3
 800b0a8:	3718      	adds	r7, #24
 800b0aa:	46bd      	mov	sp, r7
 800b0ac:	bd80      	pop	{r7, pc}

0800b0ae <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800b0ae:	b580      	push	{r7, lr}
 800b0b0:	b082      	sub	sp, #8
 800b0b2:	af00      	add	r7, sp, #0
 800b0b4:	6078      	str	r0, [r7, #4]
 800b0b6:	460b      	mov	r3, r1
 800b0b8:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800b0ba:	687b      	ldr	r3, [r7, #4]
 800b0bc:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800b0c0:	78fa      	ldrb	r2, [r7, #3]
 800b0c2:	4611      	mov	r1, r2
 800b0c4:	4618      	mov	r0, r3
 800b0c6:	f7f8 fb97 	bl	80037f8 <HAL_PCD_EP_GetRxCount>
 800b0ca:	4603      	mov	r3, r0
}
 800b0cc:	4618      	mov	r0, r3
 800b0ce:	3708      	adds	r7, #8
 800b0d0:	46bd      	mov	sp, r7
 800b0d2:	bd80      	pop	{r7, pc}

0800b0d4 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800b0d4:	b480      	push	{r7}
 800b0d6:	b083      	sub	sp, #12
 800b0d8:	af00      	add	r7, sp, #0
 800b0da:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800b0dc:	4b02      	ldr	r3, [pc, #8]	; (800b0e8 <USBD_static_malloc+0x14>)
}
 800b0de:	4618      	mov	r0, r3
 800b0e0:	370c      	adds	r7, #12
 800b0e2:	46bd      	mov	sp, r7
 800b0e4:	bc80      	pop	{r7}
 800b0e6:	4770      	bx	lr
 800b0e8:	200002e8 	.word	0x200002e8

0800b0ec <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800b0ec:	b480      	push	{r7}
 800b0ee:	b083      	sub	sp, #12
 800b0f0:	af00      	add	r7, sp, #0
 800b0f2:	6078      	str	r0, [r7, #4]

}
 800b0f4:	bf00      	nop
 800b0f6:	370c      	adds	r7, #12
 800b0f8:	46bd      	mov	sp, r7
 800b0fa:	bc80      	pop	{r7}
 800b0fc:	4770      	bx	lr

0800b0fe <HAL_PCDEx_SetConnectionState>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCDEx_SetConnectionState(PCD_HandleTypeDef *hpcd, uint8_t state)
#else
void HAL_PCDEx_SetConnectionState(PCD_HandleTypeDef *hpcd, uint8_t state)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b0fe:	b480      	push	{r7}
 800b100:	b083      	sub	sp, #12
 800b102:	af00      	add	r7, sp, #0
 800b104:	6078      	str	r0, [r7, #4]
 800b106:	460b      	mov	r3, r1
 800b108:	70fb      	strb	r3, [r7, #3]
  {
    /* Configure High connection state. */

  }
  /* USER CODE END 6 */
}
 800b10a:	bf00      	nop
 800b10c:	370c      	adds	r7, #12
 800b10e:	46bd      	mov	sp, r7
 800b110:	bc80      	pop	{r7}
 800b112:	4770      	bx	lr

0800b114 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800b114:	b480      	push	{r7}
 800b116:	b085      	sub	sp, #20
 800b118:	af00      	add	r7, sp, #0
 800b11a:	4603      	mov	r3, r0
 800b11c:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b11e:	2300      	movs	r3, #0
 800b120:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800b122:	79fb      	ldrb	r3, [r7, #7]
 800b124:	2b03      	cmp	r3, #3
 800b126:	d817      	bhi.n	800b158 <USBD_Get_USB_Status+0x44>
 800b128:	a201      	add	r2, pc, #4	; (adr r2, 800b130 <USBD_Get_USB_Status+0x1c>)
 800b12a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b12e:	bf00      	nop
 800b130:	0800b141 	.word	0x0800b141
 800b134:	0800b147 	.word	0x0800b147
 800b138:	0800b14d 	.word	0x0800b14d
 800b13c:	0800b153 	.word	0x0800b153
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800b140:	2300      	movs	r3, #0
 800b142:	73fb      	strb	r3, [r7, #15]
    break;
 800b144:	e00b      	b.n	800b15e <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800b146:	2302      	movs	r3, #2
 800b148:	73fb      	strb	r3, [r7, #15]
    break;
 800b14a:	e008      	b.n	800b15e <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800b14c:	2301      	movs	r3, #1
 800b14e:	73fb      	strb	r3, [r7, #15]
    break;
 800b150:	e005      	b.n	800b15e <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800b152:	2302      	movs	r3, #2
 800b154:	73fb      	strb	r3, [r7, #15]
    break;
 800b156:	e002      	b.n	800b15e <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800b158:	2302      	movs	r3, #2
 800b15a:	73fb      	strb	r3, [r7, #15]
    break;
 800b15c:	bf00      	nop
  }
  return usb_status;
 800b15e:	7bfb      	ldrb	r3, [r7, #15]
}
 800b160:	4618      	mov	r0, r3
 800b162:	3714      	adds	r7, #20
 800b164:	46bd      	mov	sp, r7
 800b166:	bc80      	pop	{r7}
 800b168:	4770      	bx	lr
 800b16a:	bf00      	nop

0800b16c <__errno>:
 800b16c:	4b01      	ldr	r3, [pc, #4]	; (800b174 <__errno+0x8>)
 800b16e:	6818      	ldr	r0, [r3, #0]
 800b170:	4770      	bx	lr
 800b172:	bf00      	nop
 800b174:	200001ac 	.word	0x200001ac

0800b178 <__libc_init_array>:
 800b178:	b570      	push	{r4, r5, r6, lr}
 800b17a:	2600      	movs	r6, #0
 800b17c:	4d0c      	ldr	r5, [pc, #48]	; (800b1b0 <__libc_init_array+0x38>)
 800b17e:	4c0d      	ldr	r4, [pc, #52]	; (800b1b4 <__libc_init_array+0x3c>)
 800b180:	1b64      	subs	r4, r4, r5
 800b182:	10a4      	asrs	r4, r4, #2
 800b184:	42a6      	cmp	r6, r4
 800b186:	d109      	bne.n	800b19c <__libc_init_array+0x24>
 800b188:	f000 fc70 	bl	800ba6c <_init>
 800b18c:	2600      	movs	r6, #0
 800b18e:	4d0a      	ldr	r5, [pc, #40]	; (800b1b8 <__libc_init_array+0x40>)
 800b190:	4c0a      	ldr	r4, [pc, #40]	; (800b1bc <__libc_init_array+0x44>)
 800b192:	1b64      	subs	r4, r4, r5
 800b194:	10a4      	asrs	r4, r4, #2
 800b196:	42a6      	cmp	r6, r4
 800b198:	d105      	bne.n	800b1a6 <__libc_init_array+0x2e>
 800b19a:	bd70      	pop	{r4, r5, r6, pc}
 800b19c:	f855 3b04 	ldr.w	r3, [r5], #4
 800b1a0:	4798      	blx	r3
 800b1a2:	3601      	adds	r6, #1
 800b1a4:	e7ee      	b.n	800b184 <__libc_init_array+0xc>
 800b1a6:	f855 3b04 	ldr.w	r3, [r5], #4
 800b1aa:	4798      	blx	r3
 800b1ac:	3601      	adds	r6, #1
 800b1ae:	e7f2      	b.n	800b196 <__libc_init_array+0x1e>
 800b1b0:	0800bd1c 	.word	0x0800bd1c
 800b1b4:	0800bd1c 	.word	0x0800bd1c
 800b1b8:	0800bd1c 	.word	0x0800bd1c
 800b1bc:	0800bd20 	.word	0x0800bd20

0800b1c0 <memset>:
 800b1c0:	4603      	mov	r3, r0
 800b1c2:	4402      	add	r2, r0
 800b1c4:	4293      	cmp	r3, r2
 800b1c6:	d100      	bne.n	800b1ca <memset+0xa>
 800b1c8:	4770      	bx	lr
 800b1ca:	f803 1b01 	strb.w	r1, [r3], #1
 800b1ce:	e7f9      	b.n	800b1c4 <memset+0x4>

0800b1d0 <sniprintf>:
 800b1d0:	b40c      	push	{r2, r3}
 800b1d2:	b530      	push	{r4, r5, lr}
 800b1d4:	4b17      	ldr	r3, [pc, #92]	; (800b234 <sniprintf+0x64>)
 800b1d6:	1e0c      	subs	r4, r1, #0
 800b1d8:	681d      	ldr	r5, [r3, #0]
 800b1da:	b09d      	sub	sp, #116	; 0x74
 800b1dc:	da08      	bge.n	800b1f0 <sniprintf+0x20>
 800b1de:	238b      	movs	r3, #139	; 0x8b
 800b1e0:	f04f 30ff 	mov.w	r0, #4294967295
 800b1e4:	602b      	str	r3, [r5, #0]
 800b1e6:	b01d      	add	sp, #116	; 0x74
 800b1e8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800b1ec:	b002      	add	sp, #8
 800b1ee:	4770      	bx	lr
 800b1f0:	f44f 7302 	mov.w	r3, #520	; 0x208
 800b1f4:	f8ad 3014 	strh.w	r3, [sp, #20]
 800b1f8:	bf0c      	ite	eq
 800b1fa:	4623      	moveq	r3, r4
 800b1fc:	f104 33ff 	addne.w	r3, r4, #4294967295
 800b200:	9304      	str	r3, [sp, #16]
 800b202:	9307      	str	r3, [sp, #28]
 800b204:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800b208:	9002      	str	r0, [sp, #8]
 800b20a:	9006      	str	r0, [sp, #24]
 800b20c:	f8ad 3016 	strh.w	r3, [sp, #22]
 800b210:	4628      	mov	r0, r5
 800b212:	ab21      	add	r3, sp, #132	; 0x84
 800b214:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800b216:	a902      	add	r1, sp, #8
 800b218:	9301      	str	r3, [sp, #4]
 800b21a:	f000 f869 	bl	800b2f0 <_svfiprintf_r>
 800b21e:	1c43      	adds	r3, r0, #1
 800b220:	bfbc      	itt	lt
 800b222:	238b      	movlt	r3, #139	; 0x8b
 800b224:	602b      	strlt	r3, [r5, #0]
 800b226:	2c00      	cmp	r4, #0
 800b228:	d0dd      	beq.n	800b1e6 <sniprintf+0x16>
 800b22a:	2200      	movs	r2, #0
 800b22c:	9b02      	ldr	r3, [sp, #8]
 800b22e:	701a      	strb	r2, [r3, #0]
 800b230:	e7d9      	b.n	800b1e6 <sniprintf+0x16>
 800b232:	bf00      	nop
 800b234:	200001ac 	.word	0x200001ac

0800b238 <__ssputs_r>:
 800b238:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b23c:	688e      	ldr	r6, [r1, #8]
 800b23e:	4682      	mov	sl, r0
 800b240:	429e      	cmp	r6, r3
 800b242:	460c      	mov	r4, r1
 800b244:	4690      	mov	r8, r2
 800b246:	461f      	mov	r7, r3
 800b248:	d838      	bhi.n	800b2bc <__ssputs_r+0x84>
 800b24a:	898a      	ldrh	r2, [r1, #12]
 800b24c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800b250:	d032      	beq.n	800b2b8 <__ssputs_r+0x80>
 800b252:	6825      	ldr	r5, [r4, #0]
 800b254:	6909      	ldr	r1, [r1, #16]
 800b256:	3301      	adds	r3, #1
 800b258:	eba5 0901 	sub.w	r9, r5, r1
 800b25c:	6965      	ldr	r5, [r4, #20]
 800b25e:	444b      	add	r3, r9
 800b260:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800b264:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800b268:	106d      	asrs	r5, r5, #1
 800b26a:	429d      	cmp	r5, r3
 800b26c:	bf38      	it	cc
 800b26e:	461d      	movcc	r5, r3
 800b270:	0553      	lsls	r3, r2, #21
 800b272:	d531      	bpl.n	800b2d8 <__ssputs_r+0xa0>
 800b274:	4629      	mov	r1, r5
 800b276:	f000 fb53 	bl	800b920 <_malloc_r>
 800b27a:	4606      	mov	r6, r0
 800b27c:	b950      	cbnz	r0, 800b294 <__ssputs_r+0x5c>
 800b27e:	230c      	movs	r3, #12
 800b280:	f04f 30ff 	mov.w	r0, #4294967295
 800b284:	f8ca 3000 	str.w	r3, [sl]
 800b288:	89a3      	ldrh	r3, [r4, #12]
 800b28a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b28e:	81a3      	strh	r3, [r4, #12]
 800b290:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b294:	464a      	mov	r2, r9
 800b296:	6921      	ldr	r1, [r4, #16]
 800b298:	f000 face 	bl	800b838 <memcpy>
 800b29c:	89a3      	ldrh	r3, [r4, #12]
 800b29e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800b2a2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b2a6:	81a3      	strh	r3, [r4, #12]
 800b2a8:	6126      	str	r6, [r4, #16]
 800b2aa:	444e      	add	r6, r9
 800b2ac:	6026      	str	r6, [r4, #0]
 800b2ae:	463e      	mov	r6, r7
 800b2b0:	6165      	str	r5, [r4, #20]
 800b2b2:	eba5 0509 	sub.w	r5, r5, r9
 800b2b6:	60a5      	str	r5, [r4, #8]
 800b2b8:	42be      	cmp	r6, r7
 800b2ba:	d900      	bls.n	800b2be <__ssputs_r+0x86>
 800b2bc:	463e      	mov	r6, r7
 800b2be:	4632      	mov	r2, r6
 800b2c0:	4641      	mov	r1, r8
 800b2c2:	6820      	ldr	r0, [r4, #0]
 800b2c4:	f000 fac6 	bl	800b854 <memmove>
 800b2c8:	68a3      	ldr	r3, [r4, #8]
 800b2ca:	6822      	ldr	r2, [r4, #0]
 800b2cc:	1b9b      	subs	r3, r3, r6
 800b2ce:	4432      	add	r2, r6
 800b2d0:	2000      	movs	r0, #0
 800b2d2:	60a3      	str	r3, [r4, #8]
 800b2d4:	6022      	str	r2, [r4, #0]
 800b2d6:	e7db      	b.n	800b290 <__ssputs_r+0x58>
 800b2d8:	462a      	mov	r2, r5
 800b2da:	f000 fb7b 	bl	800b9d4 <_realloc_r>
 800b2de:	4606      	mov	r6, r0
 800b2e0:	2800      	cmp	r0, #0
 800b2e2:	d1e1      	bne.n	800b2a8 <__ssputs_r+0x70>
 800b2e4:	4650      	mov	r0, sl
 800b2e6:	6921      	ldr	r1, [r4, #16]
 800b2e8:	f000 face 	bl	800b888 <_free_r>
 800b2ec:	e7c7      	b.n	800b27e <__ssputs_r+0x46>
	...

0800b2f0 <_svfiprintf_r>:
 800b2f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b2f4:	4698      	mov	r8, r3
 800b2f6:	898b      	ldrh	r3, [r1, #12]
 800b2f8:	4607      	mov	r7, r0
 800b2fa:	061b      	lsls	r3, r3, #24
 800b2fc:	460d      	mov	r5, r1
 800b2fe:	4614      	mov	r4, r2
 800b300:	b09d      	sub	sp, #116	; 0x74
 800b302:	d50e      	bpl.n	800b322 <_svfiprintf_r+0x32>
 800b304:	690b      	ldr	r3, [r1, #16]
 800b306:	b963      	cbnz	r3, 800b322 <_svfiprintf_r+0x32>
 800b308:	2140      	movs	r1, #64	; 0x40
 800b30a:	f000 fb09 	bl	800b920 <_malloc_r>
 800b30e:	6028      	str	r0, [r5, #0]
 800b310:	6128      	str	r0, [r5, #16]
 800b312:	b920      	cbnz	r0, 800b31e <_svfiprintf_r+0x2e>
 800b314:	230c      	movs	r3, #12
 800b316:	603b      	str	r3, [r7, #0]
 800b318:	f04f 30ff 	mov.w	r0, #4294967295
 800b31c:	e0d1      	b.n	800b4c2 <_svfiprintf_r+0x1d2>
 800b31e:	2340      	movs	r3, #64	; 0x40
 800b320:	616b      	str	r3, [r5, #20]
 800b322:	2300      	movs	r3, #0
 800b324:	9309      	str	r3, [sp, #36]	; 0x24
 800b326:	2320      	movs	r3, #32
 800b328:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800b32c:	2330      	movs	r3, #48	; 0x30
 800b32e:	f04f 0901 	mov.w	r9, #1
 800b332:	f8cd 800c 	str.w	r8, [sp, #12]
 800b336:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 800b4dc <_svfiprintf_r+0x1ec>
 800b33a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800b33e:	4623      	mov	r3, r4
 800b340:	469a      	mov	sl, r3
 800b342:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b346:	b10a      	cbz	r2, 800b34c <_svfiprintf_r+0x5c>
 800b348:	2a25      	cmp	r2, #37	; 0x25
 800b34a:	d1f9      	bne.n	800b340 <_svfiprintf_r+0x50>
 800b34c:	ebba 0b04 	subs.w	fp, sl, r4
 800b350:	d00b      	beq.n	800b36a <_svfiprintf_r+0x7a>
 800b352:	465b      	mov	r3, fp
 800b354:	4622      	mov	r2, r4
 800b356:	4629      	mov	r1, r5
 800b358:	4638      	mov	r0, r7
 800b35a:	f7ff ff6d 	bl	800b238 <__ssputs_r>
 800b35e:	3001      	adds	r0, #1
 800b360:	f000 80aa 	beq.w	800b4b8 <_svfiprintf_r+0x1c8>
 800b364:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b366:	445a      	add	r2, fp
 800b368:	9209      	str	r2, [sp, #36]	; 0x24
 800b36a:	f89a 3000 	ldrb.w	r3, [sl]
 800b36e:	2b00      	cmp	r3, #0
 800b370:	f000 80a2 	beq.w	800b4b8 <_svfiprintf_r+0x1c8>
 800b374:	2300      	movs	r3, #0
 800b376:	f04f 32ff 	mov.w	r2, #4294967295
 800b37a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b37e:	f10a 0a01 	add.w	sl, sl, #1
 800b382:	9304      	str	r3, [sp, #16]
 800b384:	9307      	str	r3, [sp, #28]
 800b386:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800b38a:	931a      	str	r3, [sp, #104]	; 0x68
 800b38c:	4654      	mov	r4, sl
 800b38e:	2205      	movs	r2, #5
 800b390:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b394:	4851      	ldr	r0, [pc, #324]	; (800b4dc <_svfiprintf_r+0x1ec>)
 800b396:	f000 fa41 	bl	800b81c <memchr>
 800b39a:	9a04      	ldr	r2, [sp, #16]
 800b39c:	b9d8      	cbnz	r0, 800b3d6 <_svfiprintf_r+0xe6>
 800b39e:	06d0      	lsls	r0, r2, #27
 800b3a0:	bf44      	itt	mi
 800b3a2:	2320      	movmi	r3, #32
 800b3a4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b3a8:	0711      	lsls	r1, r2, #28
 800b3aa:	bf44      	itt	mi
 800b3ac:	232b      	movmi	r3, #43	; 0x2b
 800b3ae:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b3b2:	f89a 3000 	ldrb.w	r3, [sl]
 800b3b6:	2b2a      	cmp	r3, #42	; 0x2a
 800b3b8:	d015      	beq.n	800b3e6 <_svfiprintf_r+0xf6>
 800b3ba:	4654      	mov	r4, sl
 800b3bc:	2000      	movs	r0, #0
 800b3be:	f04f 0c0a 	mov.w	ip, #10
 800b3c2:	9a07      	ldr	r2, [sp, #28]
 800b3c4:	4621      	mov	r1, r4
 800b3c6:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b3ca:	3b30      	subs	r3, #48	; 0x30
 800b3cc:	2b09      	cmp	r3, #9
 800b3ce:	d94e      	bls.n	800b46e <_svfiprintf_r+0x17e>
 800b3d0:	b1b0      	cbz	r0, 800b400 <_svfiprintf_r+0x110>
 800b3d2:	9207      	str	r2, [sp, #28]
 800b3d4:	e014      	b.n	800b400 <_svfiprintf_r+0x110>
 800b3d6:	eba0 0308 	sub.w	r3, r0, r8
 800b3da:	fa09 f303 	lsl.w	r3, r9, r3
 800b3de:	4313      	orrs	r3, r2
 800b3e0:	46a2      	mov	sl, r4
 800b3e2:	9304      	str	r3, [sp, #16]
 800b3e4:	e7d2      	b.n	800b38c <_svfiprintf_r+0x9c>
 800b3e6:	9b03      	ldr	r3, [sp, #12]
 800b3e8:	1d19      	adds	r1, r3, #4
 800b3ea:	681b      	ldr	r3, [r3, #0]
 800b3ec:	9103      	str	r1, [sp, #12]
 800b3ee:	2b00      	cmp	r3, #0
 800b3f0:	bfbb      	ittet	lt
 800b3f2:	425b      	neglt	r3, r3
 800b3f4:	f042 0202 	orrlt.w	r2, r2, #2
 800b3f8:	9307      	strge	r3, [sp, #28]
 800b3fa:	9307      	strlt	r3, [sp, #28]
 800b3fc:	bfb8      	it	lt
 800b3fe:	9204      	strlt	r2, [sp, #16]
 800b400:	7823      	ldrb	r3, [r4, #0]
 800b402:	2b2e      	cmp	r3, #46	; 0x2e
 800b404:	d10c      	bne.n	800b420 <_svfiprintf_r+0x130>
 800b406:	7863      	ldrb	r3, [r4, #1]
 800b408:	2b2a      	cmp	r3, #42	; 0x2a
 800b40a:	d135      	bne.n	800b478 <_svfiprintf_r+0x188>
 800b40c:	9b03      	ldr	r3, [sp, #12]
 800b40e:	3402      	adds	r4, #2
 800b410:	1d1a      	adds	r2, r3, #4
 800b412:	681b      	ldr	r3, [r3, #0]
 800b414:	9203      	str	r2, [sp, #12]
 800b416:	2b00      	cmp	r3, #0
 800b418:	bfb8      	it	lt
 800b41a:	f04f 33ff 	movlt.w	r3, #4294967295
 800b41e:	9305      	str	r3, [sp, #20]
 800b420:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800b4ec <_svfiprintf_r+0x1fc>
 800b424:	2203      	movs	r2, #3
 800b426:	4650      	mov	r0, sl
 800b428:	7821      	ldrb	r1, [r4, #0]
 800b42a:	f000 f9f7 	bl	800b81c <memchr>
 800b42e:	b140      	cbz	r0, 800b442 <_svfiprintf_r+0x152>
 800b430:	2340      	movs	r3, #64	; 0x40
 800b432:	eba0 000a 	sub.w	r0, r0, sl
 800b436:	fa03 f000 	lsl.w	r0, r3, r0
 800b43a:	9b04      	ldr	r3, [sp, #16]
 800b43c:	3401      	adds	r4, #1
 800b43e:	4303      	orrs	r3, r0
 800b440:	9304      	str	r3, [sp, #16]
 800b442:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b446:	2206      	movs	r2, #6
 800b448:	4825      	ldr	r0, [pc, #148]	; (800b4e0 <_svfiprintf_r+0x1f0>)
 800b44a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800b44e:	f000 f9e5 	bl	800b81c <memchr>
 800b452:	2800      	cmp	r0, #0
 800b454:	d038      	beq.n	800b4c8 <_svfiprintf_r+0x1d8>
 800b456:	4b23      	ldr	r3, [pc, #140]	; (800b4e4 <_svfiprintf_r+0x1f4>)
 800b458:	bb1b      	cbnz	r3, 800b4a2 <_svfiprintf_r+0x1b2>
 800b45a:	9b03      	ldr	r3, [sp, #12]
 800b45c:	3307      	adds	r3, #7
 800b45e:	f023 0307 	bic.w	r3, r3, #7
 800b462:	3308      	adds	r3, #8
 800b464:	9303      	str	r3, [sp, #12]
 800b466:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b468:	4433      	add	r3, r6
 800b46a:	9309      	str	r3, [sp, #36]	; 0x24
 800b46c:	e767      	b.n	800b33e <_svfiprintf_r+0x4e>
 800b46e:	460c      	mov	r4, r1
 800b470:	2001      	movs	r0, #1
 800b472:	fb0c 3202 	mla	r2, ip, r2, r3
 800b476:	e7a5      	b.n	800b3c4 <_svfiprintf_r+0xd4>
 800b478:	2300      	movs	r3, #0
 800b47a:	f04f 0c0a 	mov.w	ip, #10
 800b47e:	4619      	mov	r1, r3
 800b480:	3401      	adds	r4, #1
 800b482:	9305      	str	r3, [sp, #20]
 800b484:	4620      	mov	r0, r4
 800b486:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b48a:	3a30      	subs	r2, #48	; 0x30
 800b48c:	2a09      	cmp	r2, #9
 800b48e:	d903      	bls.n	800b498 <_svfiprintf_r+0x1a8>
 800b490:	2b00      	cmp	r3, #0
 800b492:	d0c5      	beq.n	800b420 <_svfiprintf_r+0x130>
 800b494:	9105      	str	r1, [sp, #20]
 800b496:	e7c3      	b.n	800b420 <_svfiprintf_r+0x130>
 800b498:	4604      	mov	r4, r0
 800b49a:	2301      	movs	r3, #1
 800b49c:	fb0c 2101 	mla	r1, ip, r1, r2
 800b4a0:	e7f0      	b.n	800b484 <_svfiprintf_r+0x194>
 800b4a2:	ab03      	add	r3, sp, #12
 800b4a4:	9300      	str	r3, [sp, #0]
 800b4a6:	462a      	mov	r2, r5
 800b4a8:	4638      	mov	r0, r7
 800b4aa:	4b0f      	ldr	r3, [pc, #60]	; (800b4e8 <_svfiprintf_r+0x1f8>)
 800b4ac:	a904      	add	r1, sp, #16
 800b4ae:	f3af 8000 	nop.w
 800b4b2:	1c42      	adds	r2, r0, #1
 800b4b4:	4606      	mov	r6, r0
 800b4b6:	d1d6      	bne.n	800b466 <_svfiprintf_r+0x176>
 800b4b8:	89ab      	ldrh	r3, [r5, #12]
 800b4ba:	065b      	lsls	r3, r3, #25
 800b4bc:	f53f af2c 	bmi.w	800b318 <_svfiprintf_r+0x28>
 800b4c0:	9809      	ldr	r0, [sp, #36]	; 0x24
 800b4c2:	b01d      	add	sp, #116	; 0x74
 800b4c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b4c8:	ab03      	add	r3, sp, #12
 800b4ca:	9300      	str	r3, [sp, #0]
 800b4cc:	462a      	mov	r2, r5
 800b4ce:	4638      	mov	r0, r7
 800b4d0:	4b05      	ldr	r3, [pc, #20]	; (800b4e8 <_svfiprintf_r+0x1f8>)
 800b4d2:	a904      	add	r1, sp, #16
 800b4d4:	f000 f87c 	bl	800b5d0 <_printf_i>
 800b4d8:	e7eb      	b.n	800b4b2 <_svfiprintf_r+0x1c2>
 800b4da:	bf00      	nop
 800b4dc:	0800bce8 	.word	0x0800bce8
 800b4e0:	0800bcf2 	.word	0x0800bcf2
 800b4e4:	00000000 	.word	0x00000000
 800b4e8:	0800b239 	.word	0x0800b239
 800b4ec:	0800bcee 	.word	0x0800bcee

0800b4f0 <_printf_common>:
 800b4f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b4f4:	4616      	mov	r6, r2
 800b4f6:	4699      	mov	r9, r3
 800b4f8:	688a      	ldr	r2, [r1, #8]
 800b4fa:	690b      	ldr	r3, [r1, #16]
 800b4fc:	4607      	mov	r7, r0
 800b4fe:	4293      	cmp	r3, r2
 800b500:	bfb8      	it	lt
 800b502:	4613      	movlt	r3, r2
 800b504:	6033      	str	r3, [r6, #0]
 800b506:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800b50a:	460c      	mov	r4, r1
 800b50c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800b510:	b10a      	cbz	r2, 800b516 <_printf_common+0x26>
 800b512:	3301      	adds	r3, #1
 800b514:	6033      	str	r3, [r6, #0]
 800b516:	6823      	ldr	r3, [r4, #0]
 800b518:	0699      	lsls	r1, r3, #26
 800b51a:	bf42      	ittt	mi
 800b51c:	6833      	ldrmi	r3, [r6, #0]
 800b51e:	3302      	addmi	r3, #2
 800b520:	6033      	strmi	r3, [r6, #0]
 800b522:	6825      	ldr	r5, [r4, #0]
 800b524:	f015 0506 	ands.w	r5, r5, #6
 800b528:	d106      	bne.n	800b538 <_printf_common+0x48>
 800b52a:	f104 0a19 	add.w	sl, r4, #25
 800b52e:	68e3      	ldr	r3, [r4, #12]
 800b530:	6832      	ldr	r2, [r6, #0]
 800b532:	1a9b      	subs	r3, r3, r2
 800b534:	42ab      	cmp	r3, r5
 800b536:	dc28      	bgt.n	800b58a <_printf_common+0x9a>
 800b538:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800b53c:	1e13      	subs	r3, r2, #0
 800b53e:	6822      	ldr	r2, [r4, #0]
 800b540:	bf18      	it	ne
 800b542:	2301      	movne	r3, #1
 800b544:	0692      	lsls	r2, r2, #26
 800b546:	d42d      	bmi.n	800b5a4 <_printf_common+0xb4>
 800b548:	4649      	mov	r1, r9
 800b54a:	4638      	mov	r0, r7
 800b54c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800b550:	47c0      	blx	r8
 800b552:	3001      	adds	r0, #1
 800b554:	d020      	beq.n	800b598 <_printf_common+0xa8>
 800b556:	6823      	ldr	r3, [r4, #0]
 800b558:	68e5      	ldr	r5, [r4, #12]
 800b55a:	f003 0306 	and.w	r3, r3, #6
 800b55e:	2b04      	cmp	r3, #4
 800b560:	bf18      	it	ne
 800b562:	2500      	movne	r5, #0
 800b564:	6832      	ldr	r2, [r6, #0]
 800b566:	f04f 0600 	mov.w	r6, #0
 800b56a:	68a3      	ldr	r3, [r4, #8]
 800b56c:	bf08      	it	eq
 800b56e:	1aad      	subeq	r5, r5, r2
 800b570:	6922      	ldr	r2, [r4, #16]
 800b572:	bf08      	it	eq
 800b574:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800b578:	4293      	cmp	r3, r2
 800b57a:	bfc4      	itt	gt
 800b57c:	1a9b      	subgt	r3, r3, r2
 800b57e:	18ed      	addgt	r5, r5, r3
 800b580:	341a      	adds	r4, #26
 800b582:	42b5      	cmp	r5, r6
 800b584:	d11a      	bne.n	800b5bc <_printf_common+0xcc>
 800b586:	2000      	movs	r0, #0
 800b588:	e008      	b.n	800b59c <_printf_common+0xac>
 800b58a:	2301      	movs	r3, #1
 800b58c:	4652      	mov	r2, sl
 800b58e:	4649      	mov	r1, r9
 800b590:	4638      	mov	r0, r7
 800b592:	47c0      	blx	r8
 800b594:	3001      	adds	r0, #1
 800b596:	d103      	bne.n	800b5a0 <_printf_common+0xb0>
 800b598:	f04f 30ff 	mov.w	r0, #4294967295
 800b59c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b5a0:	3501      	adds	r5, #1
 800b5a2:	e7c4      	b.n	800b52e <_printf_common+0x3e>
 800b5a4:	2030      	movs	r0, #48	; 0x30
 800b5a6:	18e1      	adds	r1, r4, r3
 800b5a8:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800b5ac:	1c5a      	adds	r2, r3, #1
 800b5ae:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800b5b2:	4422      	add	r2, r4
 800b5b4:	3302      	adds	r3, #2
 800b5b6:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800b5ba:	e7c5      	b.n	800b548 <_printf_common+0x58>
 800b5bc:	2301      	movs	r3, #1
 800b5be:	4622      	mov	r2, r4
 800b5c0:	4649      	mov	r1, r9
 800b5c2:	4638      	mov	r0, r7
 800b5c4:	47c0      	blx	r8
 800b5c6:	3001      	adds	r0, #1
 800b5c8:	d0e6      	beq.n	800b598 <_printf_common+0xa8>
 800b5ca:	3601      	adds	r6, #1
 800b5cc:	e7d9      	b.n	800b582 <_printf_common+0x92>
	...

0800b5d0 <_printf_i>:
 800b5d0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b5d4:	460c      	mov	r4, r1
 800b5d6:	7e27      	ldrb	r7, [r4, #24]
 800b5d8:	4691      	mov	r9, r2
 800b5da:	2f78      	cmp	r7, #120	; 0x78
 800b5dc:	4680      	mov	r8, r0
 800b5de:	469a      	mov	sl, r3
 800b5e0:	990c      	ldr	r1, [sp, #48]	; 0x30
 800b5e2:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800b5e6:	d807      	bhi.n	800b5f8 <_printf_i+0x28>
 800b5e8:	2f62      	cmp	r7, #98	; 0x62
 800b5ea:	d80a      	bhi.n	800b602 <_printf_i+0x32>
 800b5ec:	2f00      	cmp	r7, #0
 800b5ee:	f000 80d9 	beq.w	800b7a4 <_printf_i+0x1d4>
 800b5f2:	2f58      	cmp	r7, #88	; 0x58
 800b5f4:	f000 80a4 	beq.w	800b740 <_printf_i+0x170>
 800b5f8:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800b5fc:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800b600:	e03a      	b.n	800b678 <_printf_i+0xa8>
 800b602:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800b606:	2b15      	cmp	r3, #21
 800b608:	d8f6      	bhi.n	800b5f8 <_printf_i+0x28>
 800b60a:	a001      	add	r0, pc, #4	; (adr r0, 800b610 <_printf_i+0x40>)
 800b60c:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 800b610:	0800b669 	.word	0x0800b669
 800b614:	0800b67d 	.word	0x0800b67d
 800b618:	0800b5f9 	.word	0x0800b5f9
 800b61c:	0800b5f9 	.word	0x0800b5f9
 800b620:	0800b5f9 	.word	0x0800b5f9
 800b624:	0800b5f9 	.word	0x0800b5f9
 800b628:	0800b67d 	.word	0x0800b67d
 800b62c:	0800b5f9 	.word	0x0800b5f9
 800b630:	0800b5f9 	.word	0x0800b5f9
 800b634:	0800b5f9 	.word	0x0800b5f9
 800b638:	0800b5f9 	.word	0x0800b5f9
 800b63c:	0800b78b 	.word	0x0800b78b
 800b640:	0800b6ad 	.word	0x0800b6ad
 800b644:	0800b76d 	.word	0x0800b76d
 800b648:	0800b5f9 	.word	0x0800b5f9
 800b64c:	0800b5f9 	.word	0x0800b5f9
 800b650:	0800b7ad 	.word	0x0800b7ad
 800b654:	0800b5f9 	.word	0x0800b5f9
 800b658:	0800b6ad 	.word	0x0800b6ad
 800b65c:	0800b5f9 	.word	0x0800b5f9
 800b660:	0800b5f9 	.word	0x0800b5f9
 800b664:	0800b775 	.word	0x0800b775
 800b668:	680b      	ldr	r3, [r1, #0]
 800b66a:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800b66e:	1d1a      	adds	r2, r3, #4
 800b670:	681b      	ldr	r3, [r3, #0]
 800b672:	600a      	str	r2, [r1, #0]
 800b674:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800b678:	2301      	movs	r3, #1
 800b67a:	e0a4      	b.n	800b7c6 <_printf_i+0x1f6>
 800b67c:	6825      	ldr	r5, [r4, #0]
 800b67e:	6808      	ldr	r0, [r1, #0]
 800b680:	062e      	lsls	r6, r5, #24
 800b682:	f100 0304 	add.w	r3, r0, #4
 800b686:	d50a      	bpl.n	800b69e <_printf_i+0xce>
 800b688:	6805      	ldr	r5, [r0, #0]
 800b68a:	600b      	str	r3, [r1, #0]
 800b68c:	2d00      	cmp	r5, #0
 800b68e:	da03      	bge.n	800b698 <_printf_i+0xc8>
 800b690:	232d      	movs	r3, #45	; 0x2d
 800b692:	426d      	negs	r5, r5
 800b694:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b698:	230a      	movs	r3, #10
 800b69a:	485e      	ldr	r0, [pc, #376]	; (800b814 <_printf_i+0x244>)
 800b69c:	e019      	b.n	800b6d2 <_printf_i+0x102>
 800b69e:	f015 0f40 	tst.w	r5, #64	; 0x40
 800b6a2:	6805      	ldr	r5, [r0, #0]
 800b6a4:	600b      	str	r3, [r1, #0]
 800b6a6:	bf18      	it	ne
 800b6a8:	b22d      	sxthne	r5, r5
 800b6aa:	e7ef      	b.n	800b68c <_printf_i+0xbc>
 800b6ac:	680b      	ldr	r3, [r1, #0]
 800b6ae:	6825      	ldr	r5, [r4, #0]
 800b6b0:	1d18      	adds	r0, r3, #4
 800b6b2:	6008      	str	r0, [r1, #0]
 800b6b4:	0628      	lsls	r0, r5, #24
 800b6b6:	d501      	bpl.n	800b6bc <_printf_i+0xec>
 800b6b8:	681d      	ldr	r5, [r3, #0]
 800b6ba:	e002      	b.n	800b6c2 <_printf_i+0xf2>
 800b6bc:	0669      	lsls	r1, r5, #25
 800b6be:	d5fb      	bpl.n	800b6b8 <_printf_i+0xe8>
 800b6c0:	881d      	ldrh	r5, [r3, #0]
 800b6c2:	2f6f      	cmp	r7, #111	; 0x6f
 800b6c4:	bf0c      	ite	eq
 800b6c6:	2308      	moveq	r3, #8
 800b6c8:	230a      	movne	r3, #10
 800b6ca:	4852      	ldr	r0, [pc, #328]	; (800b814 <_printf_i+0x244>)
 800b6cc:	2100      	movs	r1, #0
 800b6ce:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800b6d2:	6866      	ldr	r6, [r4, #4]
 800b6d4:	2e00      	cmp	r6, #0
 800b6d6:	bfa8      	it	ge
 800b6d8:	6821      	ldrge	r1, [r4, #0]
 800b6da:	60a6      	str	r6, [r4, #8]
 800b6dc:	bfa4      	itt	ge
 800b6de:	f021 0104 	bicge.w	r1, r1, #4
 800b6e2:	6021      	strge	r1, [r4, #0]
 800b6e4:	b90d      	cbnz	r5, 800b6ea <_printf_i+0x11a>
 800b6e6:	2e00      	cmp	r6, #0
 800b6e8:	d04d      	beq.n	800b786 <_printf_i+0x1b6>
 800b6ea:	4616      	mov	r6, r2
 800b6ec:	fbb5 f1f3 	udiv	r1, r5, r3
 800b6f0:	fb03 5711 	mls	r7, r3, r1, r5
 800b6f4:	5dc7      	ldrb	r7, [r0, r7]
 800b6f6:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800b6fa:	462f      	mov	r7, r5
 800b6fc:	42bb      	cmp	r3, r7
 800b6fe:	460d      	mov	r5, r1
 800b700:	d9f4      	bls.n	800b6ec <_printf_i+0x11c>
 800b702:	2b08      	cmp	r3, #8
 800b704:	d10b      	bne.n	800b71e <_printf_i+0x14e>
 800b706:	6823      	ldr	r3, [r4, #0]
 800b708:	07df      	lsls	r7, r3, #31
 800b70a:	d508      	bpl.n	800b71e <_printf_i+0x14e>
 800b70c:	6923      	ldr	r3, [r4, #16]
 800b70e:	6861      	ldr	r1, [r4, #4]
 800b710:	4299      	cmp	r1, r3
 800b712:	bfde      	ittt	le
 800b714:	2330      	movle	r3, #48	; 0x30
 800b716:	f806 3c01 	strble.w	r3, [r6, #-1]
 800b71a:	f106 36ff 	addle.w	r6, r6, #4294967295
 800b71e:	1b92      	subs	r2, r2, r6
 800b720:	6122      	str	r2, [r4, #16]
 800b722:	464b      	mov	r3, r9
 800b724:	4621      	mov	r1, r4
 800b726:	4640      	mov	r0, r8
 800b728:	f8cd a000 	str.w	sl, [sp]
 800b72c:	aa03      	add	r2, sp, #12
 800b72e:	f7ff fedf 	bl	800b4f0 <_printf_common>
 800b732:	3001      	adds	r0, #1
 800b734:	d14c      	bne.n	800b7d0 <_printf_i+0x200>
 800b736:	f04f 30ff 	mov.w	r0, #4294967295
 800b73a:	b004      	add	sp, #16
 800b73c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b740:	4834      	ldr	r0, [pc, #208]	; (800b814 <_printf_i+0x244>)
 800b742:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800b746:	680e      	ldr	r6, [r1, #0]
 800b748:	6823      	ldr	r3, [r4, #0]
 800b74a:	f856 5b04 	ldr.w	r5, [r6], #4
 800b74e:	061f      	lsls	r7, r3, #24
 800b750:	600e      	str	r6, [r1, #0]
 800b752:	d514      	bpl.n	800b77e <_printf_i+0x1ae>
 800b754:	07d9      	lsls	r1, r3, #31
 800b756:	bf44      	itt	mi
 800b758:	f043 0320 	orrmi.w	r3, r3, #32
 800b75c:	6023      	strmi	r3, [r4, #0]
 800b75e:	b91d      	cbnz	r5, 800b768 <_printf_i+0x198>
 800b760:	6823      	ldr	r3, [r4, #0]
 800b762:	f023 0320 	bic.w	r3, r3, #32
 800b766:	6023      	str	r3, [r4, #0]
 800b768:	2310      	movs	r3, #16
 800b76a:	e7af      	b.n	800b6cc <_printf_i+0xfc>
 800b76c:	6823      	ldr	r3, [r4, #0]
 800b76e:	f043 0320 	orr.w	r3, r3, #32
 800b772:	6023      	str	r3, [r4, #0]
 800b774:	2378      	movs	r3, #120	; 0x78
 800b776:	4828      	ldr	r0, [pc, #160]	; (800b818 <_printf_i+0x248>)
 800b778:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800b77c:	e7e3      	b.n	800b746 <_printf_i+0x176>
 800b77e:	065e      	lsls	r6, r3, #25
 800b780:	bf48      	it	mi
 800b782:	b2ad      	uxthmi	r5, r5
 800b784:	e7e6      	b.n	800b754 <_printf_i+0x184>
 800b786:	4616      	mov	r6, r2
 800b788:	e7bb      	b.n	800b702 <_printf_i+0x132>
 800b78a:	680b      	ldr	r3, [r1, #0]
 800b78c:	6826      	ldr	r6, [r4, #0]
 800b78e:	1d1d      	adds	r5, r3, #4
 800b790:	6960      	ldr	r0, [r4, #20]
 800b792:	600d      	str	r5, [r1, #0]
 800b794:	0635      	lsls	r5, r6, #24
 800b796:	681b      	ldr	r3, [r3, #0]
 800b798:	d501      	bpl.n	800b79e <_printf_i+0x1ce>
 800b79a:	6018      	str	r0, [r3, #0]
 800b79c:	e002      	b.n	800b7a4 <_printf_i+0x1d4>
 800b79e:	0671      	lsls	r1, r6, #25
 800b7a0:	d5fb      	bpl.n	800b79a <_printf_i+0x1ca>
 800b7a2:	8018      	strh	r0, [r3, #0]
 800b7a4:	2300      	movs	r3, #0
 800b7a6:	4616      	mov	r6, r2
 800b7a8:	6123      	str	r3, [r4, #16]
 800b7aa:	e7ba      	b.n	800b722 <_printf_i+0x152>
 800b7ac:	680b      	ldr	r3, [r1, #0]
 800b7ae:	1d1a      	adds	r2, r3, #4
 800b7b0:	600a      	str	r2, [r1, #0]
 800b7b2:	681e      	ldr	r6, [r3, #0]
 800b7b4:	2100      	movs	r1, #0
 800b7b6:	4630      	mov	r0, r6
 800b7b8:	6862      	ldr	r2, [r4, #4]
 800b7ba:	f000 f82f 	bl	800b81c <memchr>
 800b7be:	b108      	cbz	r0, 800b7c4 <_printf_i+0x1f4>
 800b7c0:	1b80      	subs	r0, r0, r6
 800b7c2:	6060      	str	r0, [r4, #4]
 800b7c4:	6863      	ldr	r3, [r4, #4]
 800b7c6:	6123      	str	r3, [r4, #16]
 800b7c8:	2300      	movs	r3, #0
 800b7ca:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b7ce:	e7a8      	b.n	800b722 <_printf_i+0x152>
 800b7d0:	4632      	mov	r2, r6
 800b7d2:	4649      	mov	r1, r9
 800b7d4:	4640      	mov	r0, r8
 800b7d6:	6923      	ldr	r3, [r4, #16]
 800b7d8:	47d0      	blx	sl
 800b7da:	3001      	adds	r0, #1
 800b7dc:	d0ab      	beq.n	800b736 <_printf_i+0x166>
 800b7de:	6823      	ldr	r3, [r4, #0]
 800b7e0:	079b      	lsls	r3, r3, #30
 800b7e2:	d413      	bmi.n	800b80c <_printf_i+0x23c>
 800b7e4:	68e0      	ldr	r0, [r4, #12]
 800b7e6:	9b03      	ldr	r3, [sp, #12]
 800b7e8:	4298      	cmp	r0, r3
 800b7ea:	bfb8      	it	lt
 800b7ec:	4618      	movlt	r0, r3
 800b7ee:	e7a4      	b.n	800b73a <_printf_i+0x16a>
 800b7f0:	2301      	movs	r3, #1
 800b7f2:	4632      	mov	r2, r6
 800b7f4:	4649      	mov	r1, r9
 800b7f6:	4640      	mov	r0, r8
 800b7f8:	47d0      	blx	sl
 800b7fa:	3001      	adds	r0, #1
 800b7fc:	d09b      	beq.n	800b736 <_printf_i+0x166>
 800b7fe:	3501      	adds	r5, #1
 800b800:	68e3      	ldr	r3, [r4, #12]
 800b802:	9903      	ldr	r1, [sp, #12]
 800b804:	1a5b      	subs	r3, r3, r1
 800b806:	42ab      	cmp	r3, r5
 800b808:	dcf2      	bgt.n	800b7f0 <_printf_i+0x220>
 800b80a:	e7eb      	b.n	800b7e4 <_printf_i+0x214>
 800b80c:	2500      	movs	r5, #0
 800b80e:	f104 0619 	add.w	r6, r4, #25
 800b812:	e7f5      	b.n	800b800 <_printf_i+0x230>
 800b814:	0800bcf9 	.word	0x0800bcf9
 800b818:	0800bd0a 	.word	0x0800bd0a

0800b81c <memchr>:
 800b81c:	4603      	mov	r3, r0
 800b81e:	b510      	push	{r4, lr}
 800b820:	b2c9      	uxtb	r1, r1
 800b822:	4402      	add	r2, r0
 800b824:	4293      	cmp	r3, r2
 800b826:	4618      	mov	r0, r3
 800b828:	d101      	bne.n	800b82e <memchr+0x12>
 800b82a:	2000      	movs	r0, #0
 800b82c:	e003      	b.n	800b836 <memchr+0x1a>
 800b82e:	7804      	ldrb	r4, [r0, #0]
 800b830:	3301      	adds	r3, #1
 800b832:	428c      	cmp	r4, r1
 800b834:	d1f6      	bne.n	800b824 <memchr+0x8>
 800b836:	bd10      	pop	{r4, pc}

0800b838 <memcpy>:
 800b838:	440a      	add	r2, r1
 800b83a:	4291      	cmp	r1, r2
 800b83c:	f100 33ff 	add.w	r3, r0, #4294967295
 800b840:	d100      	bne.n	800b844 <memcpy+0xc>
 800b842:	4770      	bx	lr
 800b844:	b510      	push	{r4, lr}
 800b846:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b84a:	4291      	cmp	r1, r2
 800b84c:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b850:	d1f9      	bne.n	800b846 <memcpy+0xe>
 800b852:	bd10      	pop	{r4, pc}

0800b854 <memmove>:
 800b854:	4288      	cmp	r0, r1
 800b856:	b510      	push	{r4, lr}
 800b858:	eb01 0402 	add.w	r4, r1, r2
 800b85c:	d902      	bls.n	800b864 <memmove+0x10>
 800b85e:	4284      	cmp	r4, r0
 800b860:	4623      	mov	r3, r4
 800b862:	d807      	bhi.n	800b874 <memmove+0x20>
 800b864:	1e43      	subs	r3, r0, #1
 800b866:	42a1      	cmp	r1, r4
 800b868:	d008      	beq.n	800b87c <memmove+0x28>
 800b86a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800b86e:	f803 2f01 	strb.w	r2, [r3, #1]!
 800b872:	e7f8      	b.n	800b866 <memmove+0x12>
 800b874:	4601      	mov	r1, r0
 800b876:	4402      	add	r2, r0
 800b878:	428a      	cmp	r2, r1
 800b87a:	d100      	bne.n	800b87e <memmove+0x2a>
 800b87c:	bd10      	pop	{r4, pc}
 800b87e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800b882:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800b886:	e7f7      	b.n	800b878 <memmove+0x24>

0800b888 <_free_r>:
 800b888:	b538      	push	{r3, r4, r5, lr}
 800b88a:	4605      	mov	r5, r0
 800b88c:	2900      	cmp	r1, #0
 800b88e:	d043      	beq.n	800b918 <_free_r+0x90>
 800b890:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b894:	1f0c      	subs	r4, r1, #4
 800b896:	2b00      	cmp	r3, #0
 800b898:	bfb8      	it	lt
 800b89a:	18e4      	addlt	r4, r4, r3
 800b89c:	f000 f8d0 	bl	800ba40 <__malloc_lock>
 800b8a0:	4a1e      	ldr	r2, [pc, #120]	; (800b91c <_free_r+0x94>)
 800b8a2:	6813      	ldr	r3, [r2, #0]
 800b8a4:	4610      	mov	r0, r2
 800b8a6:	b933      	cbnz	r3, 800b8b6 <_free_r+0x2e>
 800b8a8:	6063      	str	r3, [r4, #4]
 800b8aa:	6014      	str	r4, [r2, #0]
 800b8ac:	4628      	mov	r0, r5
 800b8ae:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b8b2:	f000 b8cb 	b.w	800ba4c <__malloc_unlock>
 800b8b6:	42a3      	cmp	r3, r4
 800b8b8:	d90a      	bls.n	800b8d0 <_free_r+0x48>
 800b8ba:	6821      	ldr	r1, [r4, #0]
 800b8bc:	1862      	adds	r2, r4, r1
 800b8be:	4293      	cmp	r3, r2
 800b8c0:	bf01      	itttt	eq
 800b8c2:	681a      	ldreq	r2, [r3, #0]
 800b8c4:	685b      	ldreq	r3, [r3, #4]
 800b8c6:	1852      	addeq	r2, r2, r1
 800b8c8:	6022      	streq	r2, [r4, #0]
 800b8ca:	6063      	str	r3, [r4, #4]
 800b8cc:	6004      	str	r4, [r0, #0]
 800b8ce:	e7ed      	b.n	800b8ac <_free_r+0x24>
 800b8d0:	461a      	mov	r2, r3
 800b8d2:	685b      	ldr	r3, [r3, #4]
 800b8d4:	b10b      	cbz	r3, 800b8da <_free_r+0x52>
 800b8d6:	42a3      	cmp	r3, r4
 800b8d8:	d9fa      	bls.n	800b8d0 <_free_r+0x48>
 800b8da:	6811      	ldr	r1, [r2, #0]
 800b8dc:	1850      	adds	r0, r2, r1
 800b8de:	42a0      	cmp	r0, r4
 800b8e0:	d10b      	bne.n	800b8fa <_free_r+0x72>
 800b8e2:	6820      	ldr	r0, [r4, #0]
 800b8e4:	4401      	add	r1, r0
 800b8e6:	1850      	adds	r0, r2, r1
 800b8e8:	4283      	cmp	r3, r0
 800b8ea:	6011      	str	r1, [r2, #0]
 800b8ec:	d1de      	bne.n	800b8ac <_free_r+0x24>
 800b8ee:	6818      	ldr	r0, [r3, #0]
 800b8f0:	685b      	ldr	r3, [r3, #4]
 800b8f2:	4401      	add	r1, r0
 800b8f4:	6011      	str	r1, [r2, #0]
 800b8f6:	6053      	str	r3, [r2, #4]
 800b8f8:	e7d8      	b.n	800b8ac <_free_r+0x24>
 800b8fa:	d902      	bls.n	800b902 <_free_r+0x7a>
 800b8fc:	230c      	movs	r3, #12
 800b8fe:	602b      	str	r3, [r5, #0]
 800b900:	e7d4      	b.n	800b8ac <_free_r+0x24>
 800b902:	6820      	ldr	r0, [r4, #0]
 800b904:	1821      	adds	r1, r4, r0
 800b906:	428b      	cmp	r3, r1
 800b908:	bf01      	itttt	eq
 800b90a:	6819      	ldreq	r1, [r3, #0]
 800b90c:	685b      	ldreq	r3, [r3, #4]
 800b90e:	1809      	addeq	r1, r1, r0
 800b910:	6021      	streq	r1, [r4, #0]
 800b912:	6063      	str	r3, [r4, #4]
 800b914:	6054      	str	r4, [r2, #4]
 800b916:	e7c9      	b.n	800b8ac <_free_r+0x24>
 800b918:	bd38      	pop	{r3, r4, r5, pc}
 800b91a:	bf00      	nop
 800b91c:	20000508 	.word	0x20000508

0800b920 <_malloc_r>:
 800b920:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b922:	1ccd      	adds	r5, r1, #3
 800b924:	f025 0503 	bic.w	r5, r5, #3
 800b928:	3508      	adds	r5, #8
 800b92a:	2d0c      	cmp	r5, #12
 800b92c:	bf38      	it	cc
 800b92e:	250c      	movcc	r5, #12
 800b930:	2d00      	cmp	r5, #0
 800b932:	4606      	mov	r6, r0
 800b934:	db01      	blt.n	800b93a <_malloc_r+0x1a>
 800b936:	42a9      	cmp	r1, r5
 800b938:	d903      	bls.n	800b942 <_malloc_r+0x22>
 800b93a:	230c      	movs	r3, #12
 800b93c:	6033      	str	r3, [r6, #0]
 800b93e:	2000      	movs	r0, #0
 800b940:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b942:	f000 f87d 	bl	800ba40 <__malloc_lock>
 800b946:	4921      	ldr	r1, [pc, #132]	; (800b9cc <_malloc_r+0xac>)
 800b948:	680a      	ldr	r2, [r1, #0]
 800b94a:	4614      	mov	r4, r2
 800b94c:	b99c      	cbnz	r4, 800b976 <_malloc_r+0x56>
 800b94e:	4f20      	ldr	r7, [pc, #128]	; (800b9d0 <_malloc_r+0xb0>)
 800b950:	683b      	ldr	r3, [r7, #0]
 800b952:	b923      	cbnz	r3, 800b95e <_malloc_r+0x3e>
 800b954:	4621      	mov	r1, r4
 800b956:	4630      	mov	r0, r6
 800b958:	f000 f862 	bl	800ba20 <_sbrk_r>
 800b95c:	6038      	str	r0, [r7, #0]
 800b95e:	4629      	mov	r1, r5
 800b960:	4630      	mov	r0, r6
 800b962:	f000 f85d 	bl	800ba20 <_sbrk_r>
 800b966:	1c43      	adds	r3, r0, #1
 800b968:	d123      	bne.n	800b9b2 <_malloc_r+0x92>
 800b96a:	230c      	movs	r3, #12
 800b96c:	4630      	mov	r0, r6
 800b96e:	6033      	str	r3, [r6, #0]
 800b970:	f000 f86c 	bl	800ba4c <__malloc_unlock>
 800b974:	e7e3      	b.n	800b93e <_malloc_r+0x1e>
 800b976:	6823      	ldr	r3, [r4, #0]
 800b978:	1b5b      	subs	r3, r3, r5
 800b97a:	d417      	bmi.n	800b9ac <_malloc_r+0x8c>
 800b97c:	2b0b      	cmp	r3, #11
 800b97e:	d903      	bls.n	800b988 <_malloc_r+0x68>
 800b980:	6023      	str	r3, [r4, #0]
 800b982:	441c      	add	r4, r3
 800b984:	6025      	str	r5, [r4, #0]
 800b986:	e004      	b.n	800b992 <_malloc_r+0x72>
 800b988:	6863      	ldr	r3, [r4, #4]
 800b98a:	42a2      	cmp	r2, r4
 800b98c:	bf0c      	ite	eq
 800b98e:	600b      	streq	r3, [r1, #0]
 800b990:	6053      	strne	r3, [r2, #4]
 800b992:	4630      	mov	r0, r6
 800b994:	f000 f85a 	bl	800ba4c <__malloc_unlock>
 800b998:	f104 000b 	add.w	r0, r4, #11
 800b99c:	1d23      	adds	r3, r4, #4
 800b99e:	f020 0007 	bic.w	r0, r0, #7
 800b9a2:	1ac2      	subs	r2, r0, r3
 800b9a4:	d0cc      	beq.n	800b940 <_malloc_r+0x20>
 800b9a6:	1a1b      	subs	r3, r3, r0
 800b9a8:	50a3      	str	r3, [r4, r2]
 800b9aa:	e7c9      	b.n	800b940 <_malloc_r+0x20>
 800b9ac:	4622      	mov	r2, r4
 800b9ae:	6864      	ldr	r4, [r4, #4]
 800b9b0:	e7cc      	b.n	800b94c <_malloc_r+0x2c>
 800b9b2:	1cc4      	adds	r4, r0, #3
 800b9b4:	f024 0403 	bic.w	r4, r4, #3
 800b9b8:	42a0      	cmp	r0, r4
 800b9ba:	d0e3      	beq.n	800b984 <_malloc_r+0x64>
 800b9bc:	1a21      	subs	r1, r4, r0
 800b9be:	4630      	mov	r0, r6
 800b9c0:	f000 f82e 	bl	800ba20 <_sbrk_r>
 800b9c4:	3001      	adds	r0, #1
 800b9c6:	d1dd      	bne.n	800b984 <_malloc_r+0x64>
 800b9c8:	e7cf      	b.n	800b96a <_malloc_r+0x4a>
 800b9ca:	bf00      	nop
 800b9cc:	20000508 	.word	0x20000508
 800b9d0:	2000050c 	.word	0x2000050c

0800b9d4 <_realloc_r>:
 800b9d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b9d6:	4607      	mov	r7, r0
 800b9d8:	4614      	mov	r4, r2
 800b9da:	460e      	mov	r6, r1
 800b9dc:	b921      	cbnz	r1, 800b9e8 <_realloc_r+0x14>
 800b9de:	4611      	mov	r1, r2
 800b9e0:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800b9e4:	f7ff bf9c 	b.w	800b920 <_malloc_r>
 800b9e8:	b922      	cbnz	r2, 800b9f4 <_realloc_r+0x20>
 800b9ea:	f7ff ff4d 	bl	800b888 <_free_r>
 800b9ee:	4625      	mov	r5, r4
 800b9f0:	4628      	mov	r0, r5
 800b9f2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b9f4:	f000 f830 	bl	800ba58 <_malloc_usable_size_r>
 800b9f8:	42a0      	cmp	r0, r4
 800b9fa:	d20f      	bcs.n	800ba1c <_realloc_r+0x48>
 800b9fc:	4621      	mov	r1, r4
 800b9fe:	4638      	mov	r0, r7
 800ba00:	f7ff ff8e 	bl	800b920 <_malloc_r>
 800ba04:	4605      	mov	r5, r0
 800ba06:	2800      	cmp	r0, #0
 800ba08:	d0f2      	beq.n	800b9f0 <_realloc_r+0x1c>
 800ba0a:	4631      	mov	r1, r6
 800ba0c:	4622      	mov	r2, r4
 800ba0e:	f7ff ff13 	bl	800b838 <memcpy>
 800ba12:	4631      	mov	r1, r6
 800ba14:	4638      	mov	r0, r7
 800ba16:	f7ff ff37 	bl	800b888 <_free_r>
 800ba1a:	e7e9      	b.n	800b9f0 <_realloc_r+0x1c>
 800ba1c:	4635      	mov	r5, r6
 800ba1e:	e7e7      	b.n	800b9f0 <_realloc_r+0x1c>

0800ba20 <_sbrk_r>:
 800ba20:	b538      	push	{r3, r4, r5, lr}
 800ba22:	2300      	movs	r3, #0
 800ba24:	4d05      	ldr	r5, [pc, #20]	; (800ba3c <_sbrk_r+0x1c>)
 800ba26:	4604      	mov	r4, r0
 800ba28:	4608      	mov	r0, r1
 800ba2a:	602b      	str	r3, [r5, #0]
 800ba2c:	f7f6 ff8c 	bl	8002948 <_sbrk>
 800ba30:	1c43      	adds	r3, r0, #1
 800ba32:	d102      	bne.n	800ba3a <_sbrk_r+0x1a>
 800ba34:	682b      	ldr	r3, [r5, #0]
 800ba36:	b103      	cbz	r3, 800ba3a <_sbrk_r+0x1a>
 800ba38:	6023      	str	r3, [r4, #0]
 800ba3a:	bd38      	pop	{r3, r4, r5, pc}
 800ba3c:	200015ec 	.word	0x200015ec

0800ba40 <__malloc_lock>:
 800ba40:	4801      	ldr	r0, [pc, #4]	; (800ba48 <__malloc_lock+0x8>)
 800ba42:	f000 b811 	b.w	800ba68 <__retarget_lock_acquire_recursive>
 800ba46:	bf00      	nop
 800ba48:	200015f4 	.word	0x200015f4

0800ba4c <__malloc_unlock>:
 800ba4c:	4801      	ldr	r0, [pc, #4]	; (800ba54 <__malloc_unlock+0x8>)
 800ba4e:	f000 b80c 	b.w	800ba6a <__retarget_lock_release_recursive>
 800ba52:	bf00      	nop
 800ba54:	200015f4 	.word	0x200015f4

0800ba58 <_malloc_usable_size_r>:
 800ba58:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ba5c:	1f18      	subs	r0, r3, #4
 800ba5e:	2b00      	cmp	r3, #0
 800ba60:	bfbc      	itt	lt
 800ba62:	580b      	ldrlt	r3, [r1, r0]
 800ba64:	18c0      	addlt	r0, r0, r3
 800ba66:	4770      	bx	lr

0800ba68 <__retarget_lock_acquire_recursive>:
 800ba68:	4770      	bx	lr

0800ba6a <__retarget_lock_release_recursive>:
 800ba6a:	4770      	bx	lr

0800ba6c <_init>:
 800ba6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ba6e:	bf00      	nop
 800ba70:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ba72:	bc08      	pop	{r3}
 800ba74:	469e      	mov	lr, r3
 800ba76:	4770      	bx	lr

0800ba78 <_fini>:
 800ba78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ba7a:	bf00      	nop
 800ba7c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ba7e:	bc08      	pop	{r3}
 800ba80:	469e      	mov	lr, r3
 800ba82:	4770      	bx	lr
