<profile>

<section name = "Vitis HLS Report for 'viterbi'" level="0">
<item name = "Date">Fri Oct  3 11:20:27 2025
</item>
<item name = "Version">2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)</item>
<item name = "Project">prj</item>
<item name = "Solution">solution (Vivado IP Flow Target)</item>
<item name = "Product family">virtex7</item>
<item name = "Target device">xc7vx485t-ffg1761-2</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.150 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">703943, 703943, 7.039 ms, 7.039 ms, 703944, 703944, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_viterbi_Pipeline_L_init_fu_123">viterbi_Pipeline_L_init, 72, 72, 0.720 us, 0.720 us, 72, 72, no</column>
<column name="grp_viterbi_Pipeline_L_timestep_L_curr_state_fu_139">viterbi_Pipeline_L_timestep_L_curr_state, 693910, 693910, 6.939 ms, 6.939 ms, 693910, 693910, no</column>
<column name="grp_viterbi_Pipeline_L_end_fu_155">viterbi_Pipeline_L_end, 66, 66, 0.660 us, 0.660 us, 66, 66, no</column>
<column name="grp_viterbi_Pipeline_L_backtrack_fu_162">viterbi_Pipeline_L_backtrack, 9884, 9884, 98.840 us, 98.840 us, 9884, 9884, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, -, -, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 6, 29536, 145314, -</column>
<column name="Memory">60, -, 0, 0, -</column>
<column name="Multiplexer">-, -, -, 560, -</column>
<column name="Register">-, -, 152, -, -</column>
<specialColumn name="Available">2060, 2800, 607200, 303600, 0</specialColumn>
<specialColumn name="Utilization (%)">2, ~0, 4, 48, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="dadd_64ns_64ns_64_5_full_dsp_1_U189">dadd_64ns_64ns_64_5_full_dsp_1, 0, 3, 445, 782, 0</column>
<column name="dadd_64ns_64ns_64_5_full_dsp_1_U190">dadd_64ns_64ns_64_5_full_dsp_1, 0, 3, 445, 782, 0</column>
<column name="dcmp_64ns_64ns_1_2_no_dsp_1_U191">dcmp_64ns_64ns_1_2_no_dsp_1, 0, 0, 0, 0, 0</column>
<column name="grp_viterbi_Pipeline_L_backtrack_fu_162">viterbi_Pipeline_L_backtrack, 0, 0, 14146, 72879, 0</column>
<column name="grp_viterbi_Pipeline_L_end_fu_155">viterbi_Pipeline_L_end, 0, 0, 227, 240, 0</column>
<column name="grp_viterbi_Pipeline_L_init_fu_123">viterbi_Pipeline_L_init, 0, 0, 294, 1869, 0</column>
<column name="grp_viterbi_Pipeline_L_timestep_L_curr_state_fu_139">viterbi_Pipeline_L_timestep_L_curr_state, 0, 0, 13979, 68762, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="llike_U">llike_RAM_1WNR_BRAM_1R1W, 30, 0, 0, 0, 2240, 128, 1, 286720</column>
<column name="llike_1_U">llike_RAM_1WNR_BRAM_1R1W, 30, 0, 0, 0, 2240, 128, 1, 286720</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">53, 13, 1, 13</column>
<column name="emission_0_address0">13, 3, 10, 30</column>
<column name="emission_0_ce0">13, 3, 1, 3</column>
<column name="emission_1_address0">13, 3, 10, 30</column>
<column name="emission_1_ce0">13, 3, 1, 3</column>
<column name="grp_fu_249_ce">17, 4, 1, 4</column>
<column name="grp_fu_249_p0">17, 4, 64, 256</column>
<column name="grp_fu_249_p1">17, 4, 64, 256</column>
<column name="grp_fu_253_ce">13, 3, 1, 3</column>
<column name="grp_fu_253_p0">13, 3, 64, 192</column>
<column name="grp_fu_253_p1">13, 3, 64, 192</column>
<column name="grp_fu_257_ce">17, 4, 1, 4</column>
<column name="grp_fu_257_opcode">17, 4, 5, 20</column>
<column name="grp_fu_257_p0">17, 4, 64, 256</column>
<column name="grp_fu_257_p1">17, 4, 64, 256</column>
<column name="llike_1_address0">21, 5, 12, 60</column>
<column name="llike_1_ce0">21, 5, 1, 5</column>
<column name="llike_1_we0">9, 2, 16, 32</column>
<column name="llike_address0">17, 4, 12, 48</column>
<column name="llike_ce0">17, 4, 1, 4</column>
<column name="llike_d0">13, 3, 128, 384</column>
<column name="llike_we0">13, 3, 16, 48</column>
<column name="obs_address0">13, 3, 7, 21</column>
<column name="obs_ce0">13, 3, 1, 3</column>
<column name="path_address0">17, 4, 7, 28</column>
<column name="path_ce0">13, 3, 1, 3</column>
<column name="path_d0">13, 3, 16, 48</column>
<column name="path_we0">13, 3, 1, 3</column>
<column name="transition_0_address0">13, 3, 10, 30</column>
<column name="transition_0_address1">13, 3, 10, 30</column>
<column name="transition_0_ce0">13, 3, 1, 3</column>
<column name="transition_0_ce1">13, 3, 1, 3</column>
<column name="transition_1_address0">13, 3, 10, 30</column>
<column name="transition_1_address1">13, 3, 10, 30</column>
<column name="transition_1_ce0">13, 3, 1, 3</column>
<column name="transition_1_ce1">13, 3, 1, 3</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">12, 0, 12, 0</column>
<column name="empty_reg_222">8, 0, 8, 0</column>
<column name="grp_viterbi_Pipeline_L_backtrack_fu_162_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_viterbi_Pipeline_L_end_fu_155_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_viterbi_Pipeline_L_init_fu_123_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_viterbi_Pipeline_L_timestep_L_curr_state_fu_139_ap_start_reg">1, 0, 1, 0</column>
<column name="min_p_reg_239">64, 0, 64, 0</column>
<column name="tmp_s_reg_234">64, 0, 64, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, viterbi, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, viterbi, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, viterbi, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, viterbi, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, viterbi, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, viterbi, return value</column>
<column name="ap_return">out, 32, ap_ctrl_hs, viterbi, return value</column>
<column name="obs_address0">out, 7, ap_memory, obs, array</column>
<column name="obs_ce0">out, 1, ap_memory, obs, array</column>
<column name="obs_q0">in, 16, ap_memory, obs, array</column>
<column name="init_0_address0">out, 4, ap_memory, init_0, array</column>
<column name="init_0_ce0">out, 1, ap_memory, init_0, array</column>
<column name="init_0_q0">in, 128, ap_memory, init_0, array</column>
<column name="init_1_address0">out, 4, ap_memory, init_1, array</column>
<column name="init_1_ce0">out, 1, ap_memory, init_1, array</column>
<column name="init_1_q0">in, 128, ap_memory, init_1, array</column>
<column name="transition_0_address0">out, 10, ap_memory, transition_0, array</column>
<column name="transition_0_ce0">out, 1, ap_memory, transition_0, array</column>
<column name="transition_0_q0">in, 128, ap_memory, transition_0, array</column>
<column name="transition_0_address1">out, 10, ap_memory, transition_0, array</column>
<column name="transition_0_ce1">out, 1, ap_memory, transition_0, array</column>
<column name="transition_0_q1">in, 128, ap_memory, transition_0, array</column>
<column name="transition_1_address0">out, 10, ap_memory, transition_1, array</column>
<column name="transition_1_ce0">out, 1, ap_memory, transition_1, array</column>
<column name="transition_1_q0">in, 128, ap_memory, transition_1, array</column>
<column name="transition_1_address1">out, 10, ap_memory, transition_1, array</column>
<column name="transition_1_ce1">out, 1, ap_memory, transition_1, array</column>
<column name="transition_1_q1">in, 128, ap_memory, transition_1, array</column>
<column name="emission_0_address0">out, 10, ap_memory, emission_0, array</column>
<column name="emission_0_ce0">out, 1, ap_memory, emission_0, array</column>
<column name="emission_0_q0">in, 128, ap_memory, emission_0, array</column>
<column name="emission_1_address0">out, 10, ap_memory, emission_1, array</column>
<column name="emission_1_ce0">out, 1, ap_memory, emission_1, array</column>
<column name="emission_1_q0">in, 128, ap_memory, emission_1, array</column>
<column name="path_address0">out, 7, ap_memory, path, array</column>
<column name="path_ce0">out, 1, ap_memory, path, array</column>
<column name="path_we0">out, 1, ap_memory, path, array</column>
<column name="path_d0">out, 16, ap_memory, path, array</column>
<column name="path_q0">in, 16, ap_memory, path, array</column>
</table>
</item>
</section>
</profile>
