#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Wed Jul 17 20:13:47 2019
# Process ID: 3692
# Current directory: C:/Users/lenovo/Desktop/7.17/AD_TX/ad_tx
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9144 C:\Users\lenovo\Desktop\7.17\AD_TX\ad_tx\ad_tx.xpr
# Log file: C:/Users/lenovo/Desktop/7.17/AD_TX/ad_tx/vivado.log
# Journal file: C:/Users/lenovo/Desktop/7.17/AD_TX/ad_tx\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/lenovo/Desktop/7.17/AD_TX/ad_tx/ad_tx.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:49 ; elapsed = 00:00:52 . Memory (MB): peak = 887.184 ; gain = 168.191
update_compile_order -fileset sources_1
open_bd_design {C:/Users/lenovo/Desktop/7.17/AD_TX/ad_tx/ad_tx.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding cell -- xilinx.com:ip:blk_mem_gen:8.4 - blk_mem_gen_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding cell -- xilinx.com:module_ref:ad_tx:1.0 - ad_tx_0
Adding cell -- xilinx.com:module_ref:ad:1.0 - ad_0
Successfully read diagram <design_1> from BD file <C:/Users/lenovo/Desktop/7.17/AD_TX/ad_tx/ad_tx.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 920.074 ; gain = 16.504
delete_bd_objs [get_bd_nets clk_wiz_0_clk_out2]
connect_bd_net [get_bd_pins blk_mem_gen_0/clkb] [get_bd_pins clk_wiz_0/clk_out1]
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_0/clkb is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTB
connect_bd_net [get_bd_pins ad_tx_0/tx_clk] [get_bd_pins clk_wiz_0/clk_out2]
save_bd_design
Wrote  : <C:/Users/lenovo/Desktop/7.17/AD_TX/ad_tx/ad_tx.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : <C:/Users/lenovo/Desktop/7.17/AD_TX/ad_tx/ad_tx.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
generate_target all [get_files C:/Users/lenovo/Desktop/7.17/AD_TX/ad_tx/ad_tx.srcs/sources_1/bd/design_1/design_1.bd]
WARNING: [BD 41-927] Following properties on pin /ad_tx_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=clk_100M 
WARNING: [BD 41-927] Following properties on pin /ad_tx_0/tx_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /ad_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=clk_100M 
WARNING: [BD 41-927] Following properties on pin /ad_0/adc_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
Wrote  : <C:/Users/lenovo/Desktop/7.17/AD_TX/ad_tx/ad_tx.srcs/sources_1/bd/design_1/design_1.bd> 
VHDL Output written to : C:/Users/lenovo/Desktop/7.17/AD_TX/ad_tx/ad_tx.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : C:/Users/lenovo/Desktop/7.17/AD_TX/ad_tx/ad_tx.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : C:/Users/lenovo/Desktop/7.17/AD_TX/ad_tx/ad_tx.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block ad_tx_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ad_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
Exporting to file C:/Users/lenovo/Desktop/7.17/AD_TX/ad_tx/ad_tx.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/lenovo/Desktop/7.17/AD_TX/ad_tx/ad_tx.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/lenovo/Desktop/7.17/AD_TX/ad_tx/ad_tx.srcs/sources_1/bd/design_1/synth/design_1.hwdef
generate_target: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1028.184 ; gain = 75.801
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/lenovo/Desktop/7.17/AD_TX/ad_tx/ad_tx.srcs/sources_1/bd/design_1/design_1.bd]
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7s15ftgb196-1
Top: design_1_wrapper
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1142.609 ; gain = 110.352
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_wrapper' [C:/Users/lenovo/Desktop/7.17/AD_TX/ad_tx/ad_tx.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'design_1' [C:/Users/lenovo/Desktop/7.17/AD_TX/ad_tx/ad_tx.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'design_1_ad_0_0' [C:/Users/lenovo/Desktop/7.17/AD_TX/ad_tx/.Xil/Vivado-3692-DESKTOP-P7F927J/realtime/design_1_ad_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_ad_0_0' (1#1) [C:/Users/lenovo/Desktop/7.17/AD_TX/ad_tx/.Xil/Vivado-3692-DESKTOP-P7F927J/realtime/design_1_ad_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'ad_0' of module 'design_1_ad_0_0' requires 11 connections, but only 9 given [C:/Users/lenovo/Desktop/7.17/AD_TX/ad_tx/ad_tx.srcs/sources_1/bd/design_1/synth/design_1.v:45]
INFO: [Synth 8-6157] synthesizing module 'design_1_ad_tx_0_0' [C:/Users/lenovo/Desktop/7.17/AD_TX/ad_tx/.Xil/Vivado-3692-DESKTOP-P7F927J/realtime/design_1_ad_tx_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_ad_tx_0_0' (2#1) [C:/Users/lenovo/Desktop/7.17/AD_TX/ad_tx/.Xil/Vivado-3692-DESKTOP-P7F927J/realtime/design_1_ad_tx_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_blk_mem_gen_0_1' [C:/Users/lenovo/Desktop/7.17/AD_TX/ad_tx/.Xil/Vivado-3692-DESKTOP-P7F927J/realtime/design_1_blk_mem_gen_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_blk_mem_gen_0_1' (3#1) [C:/Users/lenovo/Desktop/7.17/AD_TX/ad_tx/.Xil/Vivado-3692-DESKTOP-P7F927J/realtime/design_1_blk_mem_gen_0_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_clk_wiz_0_0' [C:/Users/lenovo/Desktop/7.17/AD_TX/ad_tx/.Xil/Vivado-3692-DESKTOP-P7F927J/realtime/design_1_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_clk_wiz_0_0' (4#1) [C:/Users/lenovo/Desktop/7.17/AD_TX/ad_tx/.Xil/Vivado-3692-DESKTOP-P7F927J/realtime/design_1_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'design_1_xlconstant_0_0' [C:/Users/lenovo/Desktop/7.17/AD_TX/ad_tx/.Xil/Vivado-3692-DESKTOP-P7F927J/realtime/design_1_xlconstant_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xlconstant_0_0' (5#1) [C:/Users/lenovo/Desktop/7.17/AD_TX/ad_tx/.Xil/Vivado-3692-DESKTOP-P7F927J/realtime/design_1_xlconstant_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1' (6#1) [C:/Users/lenovo/Desktop/7.17/AD_TX/ad_tx/ad_tx.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6155] done synthesizing module 'design_1_wrapper' (7#1) [C:/Users/lenovo/Desktop/7.17/AD_TX/ad_tx/ad_tx.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 1184.582 ; gain = 152.324
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:19 . Memory (MB): peak = 1184.582 ; gain = 152.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:19 . Memory (MB): peak = 1184.582 ; gain = 152.324
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/lenovo/Desktop/7.17/AD_TX/ad_tx/ad_tx.srcs/sources_1/bd/design_1/ip/design_1_ad_0_0/design_1_ad_0_0.dcp' for cell 'design_1_i/ad_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/lenovo/Desktop/7.17/AD_TX/ad_tx/ad_tx.srcs/sources_1/bd/design_1/ip/design_1_ad_tx_0_0/design_1_ad_tx_0_0.dcp' for cell 'design_1_i/ad_tx_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/lenovo/Desktop/7.17/AD_TX/ad_tx/ad_tx.srcs/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_1/design_1_blk_mem_gen_0_1.dcp' for cell 'design_1_i/blk_mem_gen_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/lenovo/Desktop/7.17/AD_TX/ad_tx/ad_tx.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.dcp' for cell 'design_1_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/lenovo/Desktop/7.17/AD_TX/ad_tx/ad_tx.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_0/design_1_xlconstant_0_0.dcp' for cell 'design_1_i/xlconstant_0'
INFO: [Netlist 29-17] Analyzing 11 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7s15ftgb196-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 9 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 2 OBUFs to IO ports without IO buffers.
WARNING: [Opt 31-35] Removing redundant IBUF, design_1_i/clk_wiz_0/inst/clkin1_ibufg, from the path connected to top-level port: clk_in1_0 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'design_1_i/clk_wiz_0/clk_in1' is not directly connected to top level port. Synthesis is ignored for c:/Users/lenovo/Desktop/7.17/AD_TX/ad_tx/ad_tx.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.edf but preserved for implementation. [c:/Users/lenovo/Desktop/7.17/AD_TX/ad_tx/ad_tx.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.edf:295]

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/lenovo/Desktop/7.17/AD_TX/ad_tx/ad_tx.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Users/lenovo/Desktop/7.17/AD_TX/ad_tx/ad_tx.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [c:/Users/lenovo/Desktop/7.17/AD_TX/ad_tx/ad_tx.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Users/lenovo/Desktop/7.17/AD_TX/ad_tx/ad_tx.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/lenovo/Desktop/7.17/AD_TX/ad_tx/ad_tx.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [C:/Users/lenovo/Desktop/7.17/AD_TX/ad_tx/ad_tx.srcs/constrs_2/new/AD_TX.xdc]
WARNING: [Vivado 12-584] No ports matched 'adc_data[7]'. [C:/Users/lenovo/Desktop/7.17/AD_TX/ad_tx/ad_tx.srcs/constrs_2/new/AD_TX.xdc:1]
WARNING: [Vivado 12-584] No ports matched 'adc_data[6]'. [C:/Users/lenovo/Desktop/7.17/AD_TX/ad_tx/ad_tx.srcs/constrs_2/new/AD_TX.xdc:2]
WARNING: [Vivado 12-584] No ports matched 'adc_data[5]'. [C:/Users/lenovo/Desktop/7.17/AD_TX/ad_tx/ad_tx.srcs/constrs_2/new/AD_TX.xdc:3]
WARNING: [Vivado 12-584] No ports matched 'adc_data[4]'. [C:/Users/lenovo/Desktop/7.17/AD_TX/ad_tx/ad_tx.srcs/constrs_2/new/AD_TX.xdc:4]
WARNING: [Vivado 12-584] No ports matched 'adc_data[3]'. [C:/Users/lenovo/Desktop/7.17/AD_TX/ad_tx/ad_tx.srcs/constrs_2/new/AD_TX.xdc:5]
WARNING: [Vivado 12-584] No ports matched 'adc_data[2]'. [C:/Users/lenovo/Desktop/7.17/AD_TX/ad_tx/ad_tx.srcs/constrs_2/new/AD_TX.xdc:6]
WARNING: [Vivado 12-584] No ports matched 'adc_data[1]'. [C:/Users/lenovo/Desktop/7.17/AD_TX/ad_tx/ad_tx.srcs/constrs_2/new/AD_TX.xdc:7]
WARNING: [Vivado 12-584] No ports matched 'adc_data[0]'. [C:/Users/lenovo/Desktop/7.17/AD_TX/ad_tx/ad_tx.srcs/constrs_2/new/AD_TX.xdc:8]
WARNING: [Vivado 12-584] No ports matched 'adc_data[7]'. [C:/Users/lenovo/Desktop/7.17/AD_TX/ad_tx/ad_tx.srcs/constrs_2/new/AD_TX.xdc:9]
WARNING: [Vivado 12-584] No ports matched 'adc_data[6]'. [C:/Users/lenovo/Desktop/7.17/AD_TX/ad_tx/ad_tx.srcs/constrs_2/new/AD_TX.xdc:10]
WARNING: [Vivado 12-584] No ports matched 'adc_data[5]'. [C:/Users/lenovo/Desktop/7.17/AD_TX/ad_tx/ad_tx.srcs/constrs_2/new/AD_TX.xdc:11]
WARNING: [Vivado 12-584] No ports matched 'adc_data[4]'. [C:/Users/lenovo/Desktop/7.17/AD_TX/ad_tx/ad_tx.srcs/constrs_2/new/AD_TX.xdc:12]
WARNING: [Vivado 12-584] No ports matched 'adc_data[3]'. [C:/Users/lenovo/Desktop/7.17/AD_TX/ad_tx/ad_tx.srcs/constrs_2/new/AD_TX.xdc:13]
WARNING: [Vivado 12-584] No ports matched 'adc_data[2]'. [C:/Users/lenovo/Desktop/7.17/AD_TX/ad_tx/ad_tx.srcs/constrs_2/new/AD_TX.xdc:14]
WARNING: [Vivado 12-584] No ports matched 'adc_data[1]'. [C:/Users/lenovo/Desktop/7.17/AD_TX/ad_tx/ad_tx.srcs/constrs_2/new/AD_TX.xdc:15]
WARNING: [Vivado 12-584] No ports matched 'adc_data[0]'. [C:/Users/lenovo/Desktop/7.17/AD_TX/ad_tx/ad_tx.srcs/constrs_2/new/AD_TX.xdc:16]
WARNING: [Vivado 12-584] No ports matched 'adc_clk'. [C:/Users/lenovo/Desktop/7.17/AD_TX/ad_tx/ad_tx.srcs/constrs_2/new/AD_TX.xdc:17]
WARNING: [Vivado 12-584] No ports matched 'adc_oe'. [C:/Users/lenovo/Desktop/7.17/AD_TX/ad_tx/ad_tx.srcs/constrs_2/new/AD_TX.xdc:18]
WARNING: [Vivado 12-584] No ports matched 'clk'. [C:/Users/lenovo/Desktop/7.17/AD_TX/ad_tx/ad_tx.srcs/constrs_2/new/AD_TX.xdc:19]
WARNING: [Vivado 12-584] No ports matched 'oe'. [C:/Users/lenovo/Desktop/7.17/AD_TX/ad_tx/ad_tx.srcs/constrs_2/new/AD_TX.xdc:20]
WARNING: [Vivado 12-584] No ports matched 'txd'. [C:/Users/lenovo/Desktop/7.17/AD_TX/ad_tx/ad_tx.srcs/constrs_2/new/AD_TX.xdc:21]
WARNING: [Vivado 12-584] No ports matched 'txd'. [C:/Users/lenovo/Desktop/7.17/AD_TX/ad_tx/ad_tx.srcs/constrs_2/new/AD_TX.xdc:22]
WARNING: [Vivado 12-584] No ports matched 'oe'. [C:/Users/lenovo/Desktop/7.17/AD_TX/ad_tx/ad_tx.srcs/constrs_2/new/AD_TX.xdc:23]
WARNING: [Vivado 12-584] No ports matched 'clk'. [C:/Users/lenovo/Desktop/7.17/AD_TX/ad_tx/ad_tx.srcs/constrs_2/new/AD_TX.xdc:24]
WARNING: [Vivado 12-584] No ports matched 'adc_oe'. [C:/Users/lenovo/Desktop/7.17/AD_TX/ad_tx/ad_tx.srcs/constrs_2/new/AD_TX.xdc:25]
WARNING: [Vivado 12-584] No ports matched 'adc_clk'. [C:/Users/lenovo/Desktop/7.17/AD_TX/ad_tx/ad_tx.srcs/constrs_2/new/AD_TX.xdc:26]
Finished Parsing XDC File [C:/Users/lenovo/Desktop/7.17/AD_TX/ad_tx/ad_tx.srcs/constrs_2/new/AD_TX.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/lenovo/Desktop/7.17/AD_TX/ad_tx/ad_tx.srcs/constrs_2/new/AD_TX.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/design_1_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:01:00 ; elapsed = 00:01:08 . Memory (MB): peak = 1429.258 ; gain = 397.000
30 Infos, 30 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:00 ; elapsed = 00:01:15 . Memory (MB): peak = 1429.258 ; gain = 401.074
generate_target all [get_files  C:/Users/lenovo/Desktop/7.17/AD_TX/ad_tx/ad_tx.srcs/sources_1/bd/design_1/design_1.bd]
INFO: [BD 41-1637] Generated targets are already up-to-date for bd-design 'design_1' - hence not re-generating.
export_ip_user_files -of_objects [get_files C:/Users/lenovo/Desktop/7.17/AD_TX/ad_tx/ad_tx.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/lenovo/Desktop/7.17/AD_TX/ad_tx/ad_tx.srcs/sources_1/bd/design_1/design_1.bd]
export_simulation -of_objects [get_files C:/Users/lenovo/Desktop/7.17/AD_TX/ad_tx/ad_tx.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/lenovo/Desktop/7.17/AD_TX/ad_tx/ad_tx.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/lenovo/Desktop/7.17/AD_TX/ad_tx/ad_tx.ip_user_files -ipstatic_source_dir C:/Users/lenovo/Desktop/7.17/AD_TX/ad_tx/ad_tx.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/lenovo/Desktop/7.17/AD_TX/ad_tx/ad_tx.cache/compile_simlib/modelsim} {questa=C:/Users/lenovo/Desktop/7.17/AD_TX/ad_tx/ad_tx.cache/compile_simlib/questa} {riviera=C:/Users/lenovo/Desktop/7.17/AD_TX/ad_tx/ad_tx.cache/compile_simlib/riviera} {activehdl=C:/Users/lenovo/Desktop/7.17/AD_TX/ad_tx/ad_tx.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Jul 17 21:39:05 2019] Launched synth_1...
Run output will be captured here: C:/Users/lenovo/Desktop/7.17/AD_TX/ad_tx/ad_tx.runs/synth_1/runme.log
[Wed Jul 17 21:39:06 2019] Launched impl_1...
Run output will be captured here: C:/Users/lenovo/Desktop/7.17/AD_TX/ad_tx/ad_tx.runs/impl_1/runme.log
