// Seed: 3225103296
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  assign module_2.id_3 = 0;
  input wire id_2;
  output wire id_1;
endmodule
module module_1 #(
    parameter id_3 = 32'd4
) (
    id_1,
    id_2,
    _id_3,
    id_4
);
  input wire id_4;
  input wire _id_3;
  inout wire id_2;
  output wire id_1;
  integer [1 : id_3] id_5;
  module_0 modCall_1 (
      id_5,
      id_4,
      id_5,
      id_4
  );
  parameter id_6 = 1;
  wire id_7;
endmodule
module module_2 #(
    parameter id_3 = 32'd52
) (
    id_1,
    id_2,
    _id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  input wire id_6;
  output wire id_5;
  output wire id_4;
  input wire _id_3;
  input wire id_2;
  input wire id_1;
  assign id_4 = id_1;
  wire id_8;
  ;
  logic [1 'b0 : id_3] id_9;
  ;
  module_0 modCall_1 (
      id_4,
      id_1,
      id_7,
      id_1
  );
endmodule
