# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../lab4.srcs/sources_1/imports/sources_1/new/whack_a_mole.v" \
"../../../../lab4.srcs/sources_1/imports/sources_1/imports/Downloads/helpers.v" \
"../../../../lab4.srcs/sources_1/imports/sources_1/imports/Downloads/game.v" \
"../../../../lab4.srcs/sim_1/imports/sim_1/imports/Downloads/game_tb.v" \
"../../../../lab4.srcs/sim_1/imports/sim_1/imports/Downloads/lfsr_tb.v" \
"../../../../lab4.srcs/sim_1/imports/sim_1/new/tb.v" \
"../../../../lab4.srcs/sim_1/imports/sim_1/new/stopwatch_tb.v" \
"../../../../lab4.srcs/sim_1/new/mole_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
