# 1 "arch/arm64/boot/dts/rockchip/rk3326-863-lp3-v10.dts"
# 1 "<built-in>"
# 1 "<command-line>"
# 1 "arch/arm64/boot/dts/rockchip/rk3326-863-lp3-v10.dts"






/dts-v1/;
# 1 "arch/arm64/boot/dts/rockchip/rk3326-863-lp3-v10.dtsi" 1





/dts-v1/;
# 1 "./scripts/dtc/include-prefixes/dt-bindings/display/drm_mipi_dsi.h" 1
# 8 "arch/arm64/boot/dts/rockchip/rk3326-863-lp3-v10.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/gpio/gpio.h" 1
# 9 "arch/arm64/boot/dts/rockchip/rk3326-863-lp3-v10.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/input/input.h" 1
# 12 "./scripts/dtc/include-prefixes/dt-bindings/input/input.h"
# 1 "./scripts/dtc/include-prefixes/dt-bindings/input/linux-event-codes.h" 1
# 13 "./scripts/dtc/include-prefixes/dt-bindings/input/input.h" 2
# 10 "arch/arm64/boot/dts/rockchip/rk3326-863-lp3-v10.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/pinctrl/rockchip.h" 1
# 11 "arch/arm64/boot/dts/rockchip/rk3326-863-lp3-v10.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/sensor-dev.h" 1
# 12 "arch/arm64/boot/dts/rockchip/rk3326-863-lp3-v10.dtsi" 2
# 1 "arch/arm64/boot/dts/rockchip/rk3326.dtsi" 1






# 1 "arch/arm64/boot/dts/rockchip/px30.dtsi" 1






# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/px30-cru.h" 1
# 8 "arch/arm64/boot/dts/rockchip/px30.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/display/media-bus-format.h" 1
# 9 "arch/arm64/boot/dts/rockchip/px30.dtsi" 2

# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 1







# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/irq.h" 1
# 9 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 2
# 11 "arch/arm64/boot/dts/rockchip/px30.dtsi" 2


# 1 "./scripts/dtc/include-prefixes/dt-bindings/power/px30-power.h" 1
# 14 "arch/arm64/boot/dts/rockchip/px30.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/soc/rockchip,boot-mode.h" 1
# 15 "arch/arm64/boot/dts/rockchip/px30.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/soc/rockchip-system-status.h" 1
# 16 "arch/arm64/boot/dts/rockchip/px30.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/suspend/rockchip-px30.h" 1
# 17 "arch/arm64/boot/dts/rockchip/px30.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/thermal/thermal.h" 1
# 18 "arch/arm64/boot/dts/rockchip/px30.dtsi" 2
# 1 "arch/arm64/boot/dts/rockchip/px30-dram-default-timing.dtsi" 1






# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/rockchip-ddr.h" 1
# 8 "arch/arm64/boot/dts/rockchip/px30-dram-default-timing.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/memory/px30-dram.h" 1
# 9 "arch/arm64/boot/dts/rockchip/px30-dram-default-timing.dtsi" 2

/ {
 ddr_timing: ddr_timing {
  compatible = "rockchip,ddr-timing";
  ddr2_speed_bin = <(0)>;
  ddr3_speed_bin = <(21)>;
  ddr4_speed_bin = <(12)>;
  pd_idle = <13>;
  sr_idle = <93>;
  sr_mc_gate_idle = <0>;
  srpd_lite_idle = <0>;
  standby_idle = <0>;

  auto_pd_dis_freq = <1066>;
  auto_sr_dis_freq = <800>;
  ddr2_dll_dis_freq = <300>;
  ddr3_dll_dis_freq = <300>;
  ddr4_dll_dis_freq = <625>;
  phy_dll_dis_freq = <400>;

  ddr2_odt_dis_freq = <100>;
  phy_ddr2_odt_dis_freq = <100>;
  ddr2_drv = <(1)>;
  ddr2_odt = <(150)>;
  phy_ddr2_ca_drv = <(21)>;
  phy_ddr2_ck_drv = <(18)>;
  phy_ddr2_dq_drv = <(21)>;
  phy_ddr2_odt = <(2)>;

  ddr3_odt_dis_freq = <400>;
  phy_ddr3_odt_dis_freq = <400>;
  ddr3_drv = <(40)>;
  ddr3_odt = <(120)>;
  phy_ddr3_ca_drv = <(21)>;
  phy_ddr3_ck_drv = <(18)>;
  phy_ddr3_dq_drv = <(21)>;
  phy_ddr3_odt = <(2)>;

  phy_lpddr2_odt_dis_freq = <666>;
  lpddr2_drv = <(40)>;
  phy_lpddr2_ca_drv = <(22)>;
  phy_lpddr2_ck_drv = <(19)>;
  phy_lpddr2_dq_drv = <(22)>;
  phy_lpddr2_odt = <(0)>;

  lpddr3_odt_dis_freq = <400>;
  phy_lpddr3_odt_dis_freq = <400>;
  lpddr3_drv = <(40)>;
  lpddr3_odt = <(240)>;
  phy_lpddr3_ca_drv = <(22)>;
  phy_lpddr3_ck_drv = <(19)>;
  phy_lpddr3_dq_drv = <(22)>;
  phy_lpddr3_odt = <(2)>;

  lpddr4_odt_dis_freq = <800>;
  phy_lpddr4_odt_dis_freq = <800>;
  lpddr4_drv = <(60)>;
  lpddr4_dq_odt = <(40)>;
  lpddr4_ca_odt = <(40)>;
  phy_lpddr4_ca_drv = <(20)>;
  phy_lpddr4_ck_cs_drv = <(6)>;
  phy_lpddr4_dq_drv = <(6)>;
  phy_lpddr4_odt = <(16)>;

  ddr4_odt_dis_freq = <666>;
  phy_ddr4_odt_dis_freq = <666>;
  ddr4_drv = <(34)>;
  ddr4_odt = <(240)>;
  phy_ddr4_ca_drv = <(22)>;
  phy_ddr4_ck_drv = <(19)>;
  phy_ddr4_dq_drv = <(22)>;
  phy_ddr4_odt = <(2)>;


  ddr3a1_ddr4a9_de-skew = <6>;
  ddr3a0_ddr4a10_de-skew = <7>;
  ddr3a3_ddr4a6_de-skew = <7>;
  ddr3a2_ddr4a4_de-skew = <7>;
  ddr3a5_ddr4a8_de-skew = <7>;
  ddr3a4_ddr4a5_de-skew = <7>;
  ddr3a7_ddr4a11_de-skew = <7>;
  ddr3a6_ddr4a7_de-skew = <6>;
  ddr3a9_ddr4a0_de-skew = <7>;
  ddr3a8_ddr4a13_de-skew = <7>;
  ddr3a11_ddr4a3_de-skew = <7>;
  ddr3a10_ddr4cs0_de-skew = <7>;
  ddr3a13_ddr4a2_de-skew = <7>;
  ddr3a12_ddr4ba1_de-skew = <7>;
  ddr3a15_ddr4odt0_de-skew = <7>;
  ddr3a14_ddr4a1_de-skew = <7>;
  ddr3ba1_ddr4a15_de-skew = <7>;
  ddr3ba0_ddr4bg0_de-skew = <7>;
  ddr3ras_ddr4cke_de-skew = <7>;
  ddr3ba2_ddr4ba0_de-skew = <7>;
  ddr3we_ddr4bg1_de-skew = <7>;
  ddr3cas_ddr4a12_de-skew = <7>;
  ddr3ckn_ddr4ckn_de-skew = <7>;
  ddr3ckp_ddr4ckp_de-skew = <7>;
  ddr3cke_ddr4a16_de-skew = <7>;
  ddr3odt0_ddr4a14_de-skew = <7>;
  ddr3cs0_ddr4act_de-skew = <6>;
  ddr3reset_ddr4reset_de-skew = <7>;
  ddr3cs1_ddr4cs1_de-skew = <6>;
  ddr3odt1_ddr4odt1_de-skew = <7>;





  cs0_dm0_rx_de-skew = <7>;
  cs0_dm0_tx_de-skew = <7>;
  cs0_dq0_rx_de-skew = <8>;
  cs0_dq0_tx_de-skew = <8>;
  cs0_dq1_rx_de-skew = <9>;
  cs0_dq1_tx_de-skew = <8>;
  cs0_dq2_rx_de-skew = <8>;
  cs0_dq2_tx_de-skew = <8>;
  cs0_dq3_rx_de-skew = <8>;
  cs0_dq3_tx_de-skew = <8>;
  cs0_dq4_rx_de-skew = <9>;
  cs0_dq4_tx_de-skew = <8>;
  cs0_dq5_rx_de-skew = <9>;
  cs0_dq5_tx_de-skew = <8>;
  cs0_dq6_rx_de-skew = <9>;
  cs0_dq6_tx_de-skew = <8>;
  cs0_dq7_rx_de-skew = <8>;
  cs0_dq7_tx_de-skew = <8>;
  cs0_dqs0_rx_de-skew = <6>;
  cs0_dqs0p_tx_de-skew = <9>;
  cs0_dqs0n_tx_de-skew = <9>;

  cs0_dm1_rx_de-skew = <7>;
  cs0_dm1_tx_de-skew = <6>;
  cs0_dq8_rx_de-skew = <8>;
  cs0_dq8_tx_de-skew = <7>;
  cs0_dq9_rx_de-skew = <9>;
  cs0_dq9_tx_de-skew = <7>;
  cs0_dq10_rx_de-skew = <8>;
  cs0_dq10_tx_de-skew = <8>;
  cs0_dq11_rx_de-skew = <8>;
  cs0_dq11_tx_de-skew = <7>;
  cs0_dq12_rx_de-skew = <8>;
  cs0_dq12_tx_de-skew = <8>;
  cs0_dq13_rx_de-skew = <9>;
  cs0_dq13_tx_de-skew = <7>;
  cs0_dq14_rx_de-skew = <9>;
  cs0_dq14_tx_de-skew = <8>;
  cs0_dq15_rx_de-skew = <9>;
  cs0_dq15_tx_de-skew = <7>;
  cs0_dqs1_rx_de-skew = <7>;
  cs0_dqs1p_tx_de-skew = <9>;
  cs0_dqs1n_tx_de-skew = <9>;

  cs0_dm2_rx_de-skew = <7>;
  cs0_dm2_tx_de-skew = <7>;
  cs0_dq16_rx_de-skew = <9>;
  cs0_dq16_tx_de-skew = <9>;
  cs0_dq17_rx_de-skew = <7>;
  cs0_dq17_tx_de-skew = <9>;
  cs0_dq18_rx_de-skew = <7>;
  cs0_dq18_tx_de-skew = <8>;
  cs0_dq19_rx_de-skew = <7>;
  cs0_dq19_tx_de-skew = <9>;
  cs0_dq20_rx_de-skew = <9>;
  cs0_dq20_tx_de-skew = <9>;
  cs0_dq21_rx_de-skew = <9>;
  cs0_dq21_tx_de-skew = <9>;
  cs0_dq22_rx_de-skew = <8>;
  cs0_dq22_tx_de-skew = <9>;
  cs0_dq23_rx_de-skew = <8>;
  cs0_dq23_tx_de-skew = <9>;
  cs0_dqs2_rx_de-skew = <6>;
  cs0_dqs2p_tx_de-skew = <9>;
  cs0_dqs2n_tx_de-skew = <9>;

  cs0_dm3_rx_de-skew = <7>;
  cs0_dm3_tx_de-skew = <7>;
  cs0_dq24_rx_de-skew = <8>;
  cs0_dq24_tx_de-skew = <8>;
  cs0_dq25_rx_de-skew = <9>;
  cs0_dq25_tx_de-skew = <9>;
  cs0_dq26_rx_de-skew = <9>;
  cs0_dq26_tx_de-skew = <8>;
  cs0_dq27_rx_de-skew = <9>;
  cs0_dq27_tx_de-skew = <8>;
  cs0_dq28_rx_de-skew = <9>;
  cs0_dq28_tx_de-skew = <9>;
  cs0_dq29_rx_de-skew = <9>;
  cs0_dq29_tx_de-skew = <9>;
  cs0_dq30_rx_de-skew = <8>;
  cs0_dq30_tx_de-skew = <8>;
  cs0_dq31_rx_de-skew = <8>;
  cs0_dq31_tx_de-skew = <8>;
  cs0_dqs3_rx_de-skew = <7>;
  cs0_dqs3p_tx_de-skew = <9>;
  cs0_dqs3n_tx_de-skew = <9>;

  cs1_dm0_rx_de-skew = <7>;
  cs1_dm0_tx_de-skew = <7>;
  cs1_dq0_rx_de-skew = <8>;
  cs1_dq0_tx_de-skew = <8>;
  cs1_dq1_rx_de-skew = <9>;
  cs1_dq1_tx_de-skew = <8>;
  cs1_dq2_rx_de-skew = <8>;
  cs1_dq2_tx_de-skew = <8>;
  cs1_dq3_rx_de-skew = <8>;
  cs1_dq3_tx_de-skew = <8>;
  cs1_dq4_rx_de-skew = <8>;
  cs1_dq4_tx_de-skew = <8>;
  cs1_dq5_rx_de-skew = <9>;
  cs1_dq5_tx_de-skew = <8>;
  cs1_dq6_rx_de-skew = <9>;
  cs1_dq6_tx_de-skew = <8>;
  cs1_dq7_rx_de-skew = <8>;
  cs1_dq7_tx_de-skew = <8>;
  cs1_dqs0_rx_de-skew = <6>;
  cs1_dqs0p_tx_de-skew = <9>;
  cs1_dqs0n_tx_de-skew = <9>;

  cs1_dm1_rx_de-skew = <7>;
  cs1_dm1_tx_de-skew = <7>;
  cs1_dq8_rx_de-skew = <8>;
  cs1_dq8_tx_de-skew = <8>;
  cs1_dq9_rx_de-skew = <8>;
  cs1_dq9_tx_de-skew = <7>;
  cs1_dq10_rx_de-skew = <7>;
  cs1_dq10_tx_de-skew = <8>;
  cs1_dq11_rx_de-skew = <8>;
  cs1_dq11_tx_de-skew = <8>;
  cs1_dq12_rx_de-skew = <8>;
  cs1_dq12_tx_de-skew = <7>;
  cs1_dq13_rx_de-skew = <8>;
  cs1_dq13_tx_de-skew = <8>;
  cs1_dq14_rx_de-skew = <8>;
  cs1_dq14_tx_de-skew = <8>;
  cs1_dq15_rx_de-skew = <8>;
  cs1_dq15_tx_de-skew = <7>;
  cs1_dqs1_rx_de-skew = <7>;
  cs1_dqs1p_tx_de-skew = <9>;
  cs1_dqs1n_tx_de-skew = <9>;

  cs1_dm2_rx_de-skew = <7>;
  cs1_dm2_tx_de-skew = <8>;
  cs1_dq16_rx_de-skew = <8>;
  cs1_dq16_tx_de-skew = <9>;
  cs1_dq17_rx_de-skew = <8>;
  cs1_dq17_tx_de-skew = <9>;
  cs1_dq18_rx_de-skew = <7>;
  cs1_dq18_tx_de-skew = <8>;
  cs1_dq19_rx_de-skew = <8>;
  cs1_dq19_tx_de-skew = <9>;
  cs1_dq20_rx_de-skew = <9>;
  cs1_dq20_tx_de-skew = <9>;
  cs1_dq21_rx_de-skew = <9>;
  cs1_dq21_tx_de-skew = <9>;
  cs1_dq22_rx_de-skew = <8>;
  cs1_dq22_tx_de-skew = <9>;
  cs1_dq23_rx_de-skew = <8>;
  cs1_dq23_tx_de-skew = <9>;
  cs1_dqs2_rx_de-skew = <6>;
  cs1_dqs2p_tx_de-skew = <9>;
  cs1_dqs2n_tx_de-skew = <9>;

  cs1_dm3_rx_de-skew = <7>;
  cs1_dm3_tx_de-skew = <7>;
  cs1_dq24_rx_de-skew = <8>;
  cs1_dq24_tx_de-skew = <9>;
  cs1_dq25_rx_de-skew = <9>;
  cs1_dq25_tx_de-skew = <9>;
  cs1_dq26_rx_de-skew = <9>;
  cs1_dq26_tx_de-skew = <8>;
  cs1_dq27_rx_de-skew = <8>;
  cs1_dq27_tx_de-skew = <8>;
  cs1_dq28_rx_de-skew = <9>;
  cs1_dq28_tx_de-skew = <9>;
  cs1_dq29_rx_de-skew = <9>;
  cs1_dq29_tx_de-skew = <9>;
  cs1_dq30_rx_de-skew = <9>;
  cs1_dq30_tx_de-skew = <8>;
  cs1_dq31_rx_de-skew = <8>;
  cs1_dq31_tx_de-skew = <8>;
  cs1_dqs3_rx_de-skew = <7>;
  cs1_dqs3p_tx_de-skew = <9>;
  cs1_dqs3n_tx_de-skew = <9>;
 };
};
# 19 "arch/arm64/boot/dts/rockchip/px30.dtsi" 2

/ {
 compatible = "rockchip,px30";

 interrupt-parent = <&gic>;
 #address-cells = <2>;
 #size-cells = <2>;

 aliases {
  ethernet0 = &gmac;
  i2c0 = &i2c0;
  i2c1 = &i2c1;
  i2c2 = &i2c2;
  i2c3 = &i2c3;
  serial0 = &uart0;
  serial1 = &uart1;
  serial2 = &uart2;
  serial3 = &uart3;
  serial4 = &uart4;
  serial5 = &uart5;
  spi0 = &spi0;
  spi1 = &spi1;
 };

 cpus {
  #address-cells = <2>;
  #size-cells = <0>;

  cpu0: cpu@0 {
   device_type = "cpu";
   compatible = "arm,cortex-a35", "arm,armv8";
   reg = <0x0 0x0>;
   enable-method = "psci";
   clocks = <&cru 7>;
   #cooling-cells = <2>;
   dynamic-power-coefficient = <90>;
   operating-points-v2 = <&cpu0_opp_table>;
   cpu-idle-states = <&CPU_SLEEP &CLUSTER_SLEEP>;
  };

  cpu1: cpu@1 {
   device_type = "cpu";
   compatible = "arm,cortex-a35", "arm,armv8";
   reg = <0x0 0x1>;
   enable-method = "psci";
   operating-points-v2 = <&cpu0_opp_table>;
   cpu-idle-states = <&CPU_SLEEP &CLUSTER_SLEEP>;
  };
  cpu2: cpu@2 {
   device_type = "cpu";
   compatible = "arm,cortex-a35", "arm,armv8";
   reg = <0x0 0x2>;
   enable-method = "psci";
   operating-points-v2 = <&cpu0_opp_table>;
   cpu-idle-states = <&CPU_SLEEP &CLUSTER_SLEEP>;
  };
  cpu3: cpu@3 {
   device_type = "cpu";
   compatible = "arm,cortex-a35", "arm,armv8";
   reg = <0x0 0x3>;
   enable-method = "psci";
   operating-points-v2 = <&cpu0_opp_table>;
   cpu-idle-states = <&CPU_SLEEP &CLUSTER_SLEEP>;
  };

  idle-states {
   entry-method = "psci";

   CPU_SLEEP: cpu-sleep {
    compatible = "arm,idle-state";
    local-timer-stop;
    arm,psci-suspend-param = <0x0010000>;
    entry-latency-us = <120>;
    exit-latency-us = <250>;
    min-residency-us = <900>;
   };

   CLUSTER_SLEEP: cluster-sleep {
    compatible = "arm,idle-state";
    local-timer-stop;
    arm,psci-suspend-param = <0x1010000>;
    entry-latency-us = <400>;
    exit-latency-us = <500>;
    min-residency-us = <2000>;
   };
  };
 };

 cpu0_opp_table: cpu0-opp-table {
  compatible = "operating-points-v2";
  opp-shared;

  clocks = <&cru 1>;
  rockchip,avs-scale = <4>;
  rockchip,max-volt = <1350000>;
  rockchip,evb-irdrop = <25000>;
  nvmem-cells = <&cpu_leakage>, <&performance>;
  nvmem-cell-names = "cpu_leakage", "performance";
  rockchip,bin-scaling-sel = <
   0 13
   1 15
  >;

  rockchip,pvtm-voltage-sel = <
   0 50000 0
   50001 54000 1
   54001 60000 2
   60001 99999 3
  >;
  rockchip,pvtm-freq = <408000>;
  rockchip,pvtm-volt = <1000000>;
  rockchip,pvtm-ch = <0 0>;
  rockchip,pvtm-sample-time = <1000>;
  rockchip,pvtm-number = <10>;
  rockchip,pvtm-error = <1000>;
  rockchip,pvtm-ref-temp = <40>;
  rockchip,pvtm-temp-prop = <(-56) (-56)>;
  rockchip,thermal-zone = "soc-thermal";

  opp-408000000 {
   opp-hz = /bits/ 64 <408000000>;
   opp-microvolt = <950000 950000 1350000>;
   opp-microvolt-L0 = <950000 950000 1350000>;
   opp-microvolt-L1 = <950000 950000 1350000>;
   opp-microvolt-L2 = <950000 950000 1350000>;
   opp-microvolt-L3 = <950000 950000 1350000>;
   clock-latency-ns = <40000>;
   opp-suspend;
  };
  opp-600000000 {
   opp-hz = /bits/ 64 <600000000>;
   opp-microvolt = <950000 950000 1350000>;
   opp-microvolt-L0 = <950000 950000 1350000>;
   opp-microvolt-L1 = <950000 950000 1350000>;
   opp-microvolt-L2 = <950000 950000 1350000>;
   opp-microvolt-L3 = <950000 950000 1350000>;
   clock-latency-ns = <40000>;
  };
  opp-816000000 {
   opp-hz = /bits/ 64 <816000000>;
   opp-microvolt = <1050000 1050000 1350000>;
   opp-microvolt-L0 = <1050000 1050000 1350000>;
   opp-microvolt-L1 = <1000000 1000000 1350000>;
   opp-microvolt-L2 = <1000000 1000000 1350000>;
   opp-microvolt-L3 = <950000 950000 1350000>;
   clock-latency-ns = <40000>;
  };
  opp-1008000000 {
   opp-hz = /bits/ 64 <1008000000>;
   opp-microvolt = <1175000 1175000 1350000>;
   opp-microvolt-L0 = <1175000 1175000 1350000>;
   opp-microvolt-L1 = <1125000 1125000 1350000>;
   opp-microvolt-L2 = <1125000 1125000 1350000>;
   opp-microvolt-L3 = <1050000 1050000 1350000>;
   clock-latency-ns = <40000>;
  };
  opp-1200000000 {
   opp-hz = /bits/ 64 <1200000000>;
   opp-microvolt = <1300000 1300000 1350000>;
   opp-microvolt-L0 = <1300000 1300000 1350000>;
   opp-microvolt-L1 = <1275000 1275000 1350000>;
   opp-microvolt-L2 = <1250000 1250000 1350000>;
   opp-microvolt-L3 = <1200000 1200000 1350000>;
   clock-latency-ns = <40000>;
  };
  opp-1248000000 {
   opp-hz = /bits/ 64 <1248000000>;
   opp-microvolt = <1350000 1350000 1350000>;
   opp-microvolt-L0 = <1350000 1350000 1350000>;
   opp-microvolt-L1 = <1300000 1300000 1350000>;
   opp-microvolt-L2 = <1275000 1275000 1350000>;
   opp-microvolt-L3 = <1225000 1225000 1350000>;
   clock-latency-ns = <40000>;
  };
  opp-1296000000 {
   opp-hz = /bits/ 64 <1296000000>;
   opp-microvolt = <1350000 1350000 1350000>;
   opp-microvolt-L0 = <1350000 1350000 1350000>;
   opp-microvolt-L1 = <1350000 1350000 1350000>;
   opp-microvolt-L2 = <1300000 1300000 1350000>;
   opp-microvolt-L3 = <1250000 1250000 1350000>;
   clock-latency-ns = <40000>;
  };
  opp-1416000000 {
   opp-hz = /bits/ 64 <1416000000>;
   opp-microvolt = <1350000 1350000 1350000>;
   opp-microvolt-L0 = <1350000 1350000 1350000>;
   opp-microvolt-L1 = <1350000 1350000 1350000>;
   opp-microvolt-L2 = <1300000 1300000 1350000>;
   opp-microvolt-L3 = <1250000 1250000 1350000>;
   clock-latency-ns = <40000>;
  };
  opp-1512000000 {
   opp-hz = /bits/ 64 <1512000000>;
   opp-microvolt = <1350000 1350000 1350000>;
   opp-microvolt-L0 = <1350000 1350000 1350000>;
   opp-microvolt-L1 = <1350000 1350000 1350000>;
   opp-microvolt-L2 = <1300000 1300000 1350000>;
   opp-microvolt-L3 = <1250000 1250000 1350000>;
   clock-latency-ns = <40000>;
  };
 };

 arm-pmu {
  compatible = "arm,cortex-a53-pmu";
  interrupts = <0 100 4>,
        <0 101 4>,
        <0 102 4>,
        <0 103 4>;
  interrupt-affinity = <&cpu0>, <&cpu1>, <&cpu2>, <&cpu3>;
 };

 bus_soc: bus-soc {
  compatible = "rockchip,px30-bus";
  rockchip,busfreq-policy = "autocs";
  soc-bus0 {
   bus-id = <0>;
   timer-us = <20>;
   enable-msk = <0x40f7>;
   status = "disabled";
  };
  soc-bus1 {
   bus-id = <1>;
   timer-us = <200>;
   enable-msk = <0x40bf>;
   status = "disabled";
  };
  soc-bus2 {
   bus-id = <2>;
   timer-us = <200>;
   enable-msk = <0x4007>;
   status = "disabled";
  };
 };

 bus_apll: bus-apll {
  compatible = "rockchip,px30-bus";
  rockchip,busfreq-policy = "clkfreq";
  clocks = <&cru 1>;
  clock-names = "bus";
  operating-points-v2 = <&bus_apll_opp_table>;
  status = "disabled";
 };

 bus_apll_opp_table: bus-apll-opp-table {
  compatible = "operating-points-v2";
  opp-shared;

  opp-1512000000 {
   opp-hz = /bits/ 64 <1512000000>;
   opp-microvolt = <1000000>;
  };
  opp-1008000000 {
   opp-hz = /bits/ 64 <1008000000>;
   opp-microvolt = <950000>;
  };
 };

 cpuinfo {
  compatible = "rockchip,cpuinfo";
  nvmem-cells = <&otp_id>;
  nvmem-cell-names = "id";
 };

 display_subsystem: display-subsystem {
  compatible = "rockchip,display-subsystem";
  ports = <&vopb_out>, <&vopl_out>;
  status = "disabled";
 };

 firmware {
  optee {
   compatible = "linaro,optee-tz";
   method = "smc";
  };
 };

 gmac_clkin: external-gmac-clock {
  compatible = "fixed-clock";
  clock-frequency = <50000000>;
  clock-output-names = "gmac_clkin";
  #clock-cells = <0>;
 };

 psci {
  compatible = "arm,psci-1.0";
  method = "smc";
 };

 rockchip_suspend: rockchip-suspend {
  compatible = "rockchip,pm-px30";
  status = "disabled";
  rockchip,sleep-debug-en = <0>;
  rockchip,sleep-mode-config = <
   (0
   | (1 << (1))
   | (1 << (8))
   | (1 << (9))
   | (1 << (10))
   | (1 << (17))
   )
  >;
  rockchip,wakeup-config = <
   (0
   | (1 << (0))
   | (1 << (2))
   | (1 << (7))
   )
  >;
 };

 timer {
  compatible = "arm,armv8-timer";
  interrupts = <1 13 ((((1 << (4)) - 1) << 8) | 4)>,
        <1 14 ((((1 << (4)) - 1) << 8) | 4)>,
        <1 11 ((((1 << (4)) - 1) << 8) | 4)>,
        <1 10 ((((1 << (4)) - 1) << 8) | 4)>;
 };

 xin24m: xin24m {
  compatible = "fixed-clock";
  #clock-cells = <0>;
  clock-frequency = <24000000>;
  clock-output-names = "xin24m";
 };

 xin32k: xin32k {
  compatible = "fixed-clock";
  #clock-cells = <0>;
  clock-frequency = <32768>;
  clock-output-names = "xin32k";
 };

 pmu: power-management@ff000000 {
  compatible = "rockchip,px30-pmu", "syscon", "simple-mfd";
  reg = <0x0 0xff000000 0x0 0x1000>;

  power: power-controller {
   compatible = "rockchip,px30-power-controller";
   #power-domain-cells = <1>;
   #address-cells = <1>;
   #size-cells = <0>;


   pd_usb@5 {
    reg = <5>;
    clocks = <&cru 259>,
      <&cru 258>,
      <&cru 60>;
    pm_qos = <&qos_usb_host>, <&qos_usb_otg>;
   };
   pd_sdcard@7 {
    reg = <7>;
    clocks = <&cru 247>,
      <&cru 59>;
    pm_qos = <&qos_sdmmc>;
   };
   pd_gmac@9 {
    reg = <9>;
    clocks = <&cru 178>,
      <&cru 323>,
      <&cru 64>,
      <&cru 63>;
    pm_qos = <&qos_gmac>;
   };
   pd_mmc_nand@10 {
    reg = <10>;
    clocks = <&cru 254>,
       <&cru 256>,
       <&cru 255>,
       <&cru 257>,
       <&cru 57>,
       <&cru 55>,
       <&cru 56>,
       <&cru 58>;
    pm_qos = <&qos_emmc>, <&qos_nand>,
      <&qos_sdio>, <&qos_sfc>;
   };
   pd_vpu@11 {
    reg = <11>;
    clocks = <&cru 175>,
      <&cru 244>,
      <&cru 75>;
    pm_qos = <&qos_vpu>, <&qos_vpu_r128>;
   };
   pd_vo@12 {
    reg = <12>;
    clocks = <&cru 183>,
      <&cru 181>,
      <&cru 182>,
      <&cru 150>,
      <&cru 151>,
      <&cru 253>,
      <&cru 251>,
      <&cru 252>,
      <&cru 324>,
      <&cru 53>,
      <&cru 54>;
    pm_qos = <&qos_rga_rd>, <&qos_rga_wr>,
      <&qos_vop_m0>, <&qos_vop_m1>;
   };
   pd_vi@13 {
    reg = <13>;
    clocks = <&cru 179>,
      <&cru 180>,
      <&cru 249>,
      <&cru 250>,
      <&cru 51>;
    pm_qos = <&qos_isp_128>, <&qos_isp_rd>,
      <&qos_isp_wr>, <&qos_isp_m1>,
      <&qos_vip>;
   };
   pd_gpu@14 {
    reg = <14>;
    clocks = <&cru 73>;
    pm_qos = <&qos_gpu>;
   };
  };
 };

 pmugrf: syscon@ff010000 {
  compatible = "rockchip,px30-pmugrf", "syscon", "simple-mfd";
  reg = <0x0 0xff010000 0x0 0x1000>;
  #address-cells = <1>;
  #size-cells = <1>;

  pmu_io_domains: io-domains {
   compatible = "rockchip,px30-pmu-io-voltage-domain";
   status = "disabled";
  };

  reboot-mode {
   compatible = "syscon-reboot-mode";
   offset = <0x200>;
   mode-bootloader = <(0x5242C300 + 1)>;
   mode-charge = <(0x5242C300 + 11)>;
   mode-fastboot = <(0x5242C300 + 9)>;
   mode-loader = <(0x5242C300 + 1)>;
   mode-normal = <(0x5242C300 + 0)>;
   mode-recovery = <(0x5242C300 + 3)>;
   mode-ums = <(0x5242C300 + 12)>;
  };

  pmu_pvtm: pmu-pvtm {
   compatible = "rockchip,px30-pmu-pvtm";
   clocks = <&pmucru 7>;
   clock-names = "pmu";
   status = "okay";
  };
 };

 uart0: serial@ff030000 {
  compatible = "rockchip,px30-uart", "snps,dw-apb-uart";
  reg = <0x0 0xff030000 0x0 0x100>;
  interrupts = <0 15 4>;
  clocks = <&pmucru 6>, <&pmucru 21>;
  clock-names = "baudclk", "apb_pclk";
  reg-shift = <2>;
  reg-io-width = <4>;
  dmas = <&dmac 0>, <&dmac 1>;
  #dma-cells = <2>;
  pinctrl-names = "default";
  pinctrl-0 = <&uart0_xfer &uart0_cts &uart0_rts>;
  status = "disabled";
 };

 i2s0_8ch: i2s@ff060000 {
  compatible = "rockchip,px30-i2s-tdm", "rockchip,rk3308-i2s-tdm";
  reg = <0x0 0xff060000 0x0 0x1000>;
  interrupts = <0 12 4>;
  clocks = <&cru 16>, <&cru 18>, <&cru 262>;
  clock-names = "mclk_tx", "mclk_rx", "hclk";
  dmas = <&dmac 16>, <&dmac 17>;
  dma-names = "tx", "rx";
  resets = <&cru 132>, <&cru 191>;
  reset-names = "tx-m", "rx-m";
  rockchip,cru = <&cru>;
  pinctrl-names = "default";
  pinctrl-0 = <&i2s0_8ch_sclktx
        &i2s0_8ch_sclkrx
        &i2s0_8ch_lrcktx
        &i2s0_8ch_lrckrx
        &i2s0_8ch_sdi0
        &i2s0_8ch_sdi1
        &i2s0_8ch_sdi2
        &i2s0_8ch_sdi3
        &i2s0_8ch_sdo0
        &i2s0_8ch_sdo1
        &i2s0_8ch_sdo2
        &i2s0_8ch_sdo3>;
  status = "disabled";
 };

 i2s1_2ch: i2s@ff070000 {
  compatible = "rockchip,px30-i2s", "rockchip,rk3066-i2s";
  reg = <0x0 0xff070000 0x0 0x1000>;
  interrupts = <0 13 4>;
  clocks = <&cru 20>, <&cru 263>;
  clock-names = "i2s_clk", "i2s_hclk";
  dmas = <&dmac 18>, <&dmac 19>;
  dma-names = "tx", "rx";
  pinctrl-names = "default";
  pinctrl-0 = <&i2s1_2ch_sclk
        &i2s1_2ch_lrck
        &i2s1_2ch_sdi
        &i2s1_2ch_sdo>;
  status = "disabled";
 };

 i2s2_2ch: i2s@ff080000 {
  compatible = "rockchip,px30-i2s", "rockchip,rk3066-i2s";
  reg = <0x0 0xff080000 0x0 0x1000>;
  interrupts = <0 14 4>;
  clocks = <&cru 22>, <&cru 264>;
  clock-names = "i2s_clk", "i2s_hclk";
  dmas = <&dmac 20>, <&dmac 21>;
  dma-names = "tx", "rx";
  pinctrl-names = "default";
  pinctrl-0 = <&i2s2_2ch_sclk
        &i2s2_2ch_lrck
        &i2s2_2ch_sdi
        &i2s2_2ch_sdo>;
  status = "disabled";
 };

 pdm: pdm@ff0a0000 {
  compatible = "rockchip,px30-pdm", "rockchip,pdm";
  reg = <0x0 0xff0a0000 0x0 0x1000>;
  clocks = <&cru 15>, <&cru 261>;
  clock-names = "pdm_clk", "pdm_hclk";
  dmas = <&dmac 24>;
  dma-names = "rx";
  resets = <&cru 130>;
  reset-names = "pdm-m";
  pinctrl-names = "default";
  pinctrl-0 = <&pdm_clk0m0
        &pdm_clk1
        &pdm_sdi0m0
        &pdm_sdi1
        &pdm_sdi2
        &pdm_sdi3>;
  status = "disabled";
 };

 gic: interrupt-controller@ff131000 {
  compatible = "arm,gic-400";
  #interrupt-cells = <3>;
  #address-cells = <0>;
  interrupt-controller;
  reg = <0x0 0xff131000 0 0x1000>,
        <0x0 0xff132000 0 0x2000>,
        <0x0 0xff134000 0 0x2000>,
        <0x0 0xff136000 0 0x2000>;
  interrupts = <1 9
        ((((1 << (4)) - 1) << 8) | 4)>;
 };

 grf: syscon@ff140000 {
  compatible = "rockchip,px30-grf", "syscon", "simple-mfd";
  reg = <0x0 0xff140000 0x0 0x1000>;
  #address-cells = <1>;
  #size-cells = <1>;

  io_domains: io-domains {
   compatible = "rockchip,px30-io-voltage-domain";
   status = "disabled";
  };

  rgb: rgb {
   compatible = "rockchip,px30-rgb";
   status = "disabled";

   ports {
    #address-cells = <1>;
    #size-cells = <0>;

    port@0 {
     reg = <0>;
     #address-cells = <1>;
     #size-cells = <0>;

     rgb_in_vopb: endpoint@0 {
      reg = <0>;
      remote-endpoint = <&vopb_out_rgb>;
     };

     rgb_in_vopl: endpoint@1 {
      reg = <1>;
      remote-endpoint = <&vopl_out_rgb>;
     };
    };
   };
  };
 };

 core_grf: syscon@ff148000 {
  compatible = "syscon", "simple-mfd";
  reg = <0x0 0xff148000 0x0 0x1000>;
  #address-cells = <1>;
  #size-cells = <1>;

  pvtm: pvtm {
   compatible = "rockchip,px30-pvtm";
   clocks = <&cru 74>;
   clock-names = "core";
   status = "okay";
  };
 };

 uart1: serial@ff158000 {
  compatible = "rockchip,px30-uart", "snps,dw-apb-uart";
  reg = <0x0 0xff158000 0x0 0x100>;
  interrupts = <0 16 4>;
  clocks = <&cru 24>, <&cru 329>;
  clock-names = "baudclk", "apb_pclk";
  reg-shift = <2>;
  reg-io-width = <4>;
  dmas = <&dmac 2>, <&dmac 3>;
  #dma-cells = <2>;
  pinctrl-names = "default";
  pinctrl-0 = <&uart1_xfer &uart1_cts &uart1_rts>;
  status = "disabled";
 };

 uart2: serial@ff160000 {
  compatible = "rockchip,px30-uart", "snps,dw-apb-uart";
  reg = <0x0 0xff160000 0x0 0x100>;
  interrupts = <0 17 4>;
  clocks = <&cru 25>, <&cru 330>;
  clock-names = "baudclk", "apb_pclk";
  reg-shift = <2>;
  reg-io-width = <4>;
  dmas = <&dmac 4>, <&dmac 5>;
  #dma-cells = <2>;
  pinctrl-names = "default";
  pinctrl-0 = <&uart2m0_xfer>;
  status = "disabled";
 };

 uart3: serial@ff168000 {
  compatible = "rockchip,px30-uart", "snps,dw-apb-uart";
  reg = <0x0 0xff168000 0x0 0x100>;
  interrupts = <0 18 4>;
  clocks = <&cru 26>, <&cru 331>;
  clock-names = "baudclk", "apb_pclk";
  reg-shift = <2>;
  reg-io-width = <4>;
  dmas = <&dmac 6>, <&dmac 7>;
  #dma-cells = <2>;
  pinctrl-names = "default";
  pinctrl-0 = <&uart3m1_xfer &uart3m1_cts &uart3m1_rts>;
  status = "disabled";
 };

 uart4: serial@ff170000 {
  compatible = "rockchip,px30-uart", "snps,dw-apb-uart";
  reg = <0x0 0xff170000 0x0 0x100>;
  interrupts = <0 19 4>;
  clocks = <&cru 27>, <&cru 332>;
  clock-names = "baudclk", "apb_pclk";
  reg-shift = <2>;
  reg-io-width = <4>;
  dmas = <&dmac 8>, <&dmac 9>;
  #dma-cells = <2>;
  pinctrl-names = "default";
  pinctrl-0 = <&uart4_xfer &uart4_cts &uart4_rts>;
  status = "disabled";
 };

 uart5: serial@ff178000 {
  compatible = "rockchip,px30-uart", "snps,dw-apb-uart";
  reg = <0x0 0xff178000 0x0 0x100>;
  interrupts = <0 20 4>;
  clocks = <&cru 28>, <&cru 333>;
  clock-names = "baudclk", "apb_pclk";
  reg-shift = <2>;
  reg-io-width = <4>;
  dmas = <&dmac 10>, <&dmac 11>;
  #dma-cells = <2>;
  pinctrl-names = "default";
  pinctrl-0 = <&uart5_xfer &uart5_cts &uart5_rts>;
  status = "disabled";
 };

 i2c0: i2c@ff180000 {
  compatible = "rockchip,rk3399-i2c";
  reg = <0x0 0xff180000 0x0 0x1000>;
  clocks = <&cru 29>, <&cru 334>;
  clock-names = "i2c", "pclk";
  interrupts = <0 7 4>;
  pinctrl-names = "default";
  pinctrl-0 = <&i2c0_xfer>;
  #address-cells = <1>;
  #size-cells = <0>;
  status = "disabled";
 };

 i2c1: i2c@ff190000 {
  compatible = "rockchip,rk3399-i2c";
  reg = <0x0 0xff190000 0x0 0x1000>;
  clocks = <&cru 30>, <&cru 335>;
  clock-names = "i2c", "pclk";
  interrupts = <0 8 4>;
  pinctrl-names = "default";
  pinctrl-0 = <&i2c1_xfer>;
  #address-cells = <1>;
  #size-cells = <0>;
  status = "disabled";
 };

 i2c2: i2c@ff1a0000 {
  compatible = "rockchip,rk3399-i2c";
  reg = <0x0 0xff1a0000 0x0 0x1000>;
  clocks = <&cru 31>, <&cru 336>;
  clock-names = "i2c", "pclk";
  interrupts = <0 9 4>;
  pinctrl-names = "default";
  pinctrl-0 = <&i2c2_xfer>;
  #address-cells = <1>;
  #size-cells = <0>;
  status = "disabled";
 };

 i2c3: i2c@ff1b0000 {
  compatible = "rockchip,rk3399-i2c";
  reg = <0x0 0xff1b0000 0x0 0x1000>;
  clocks = <&cru 32>, <&cru 337>;
  clock-names = "i2c", "pclk";
  interrupts = <0 10 4>;
  pinctrl-names = "default";
  pinctrl-0 = <&i2c3_xfer>;
  #address-cells = <1>;
  #size-cells = <0>;
  status = "disabled";
 };

 spi0: spi@ff1d0000 {
  compatible = "rockchip,px30-spi", "rockchip,rk3066-spi";
  reg = <0x0 0xff1d0000 0x0 0x1000>;
  interrupts = <0 26 4>;
  #address-cells = <1>;
  #size-cells = <0>;
  clocks = <&cru 36>, <&cru 341>;
  clock-names = "spiclk", "apb_pclk";
  dmas = <&dmac 12>, <&dmac 13>;
  #dma-cells = <2>;
  dma-names = "tx", "rx";
  pinctrl-names = "default", "high_speed";
  pinctrl-0 = <&spi0_clk &spi0_csn &spi0_miso &spi0_mosi>;
  pinctrl-1 = <&spi0_clk_hs &spi0_csn &spi0_miso_hs &spi0_mosi_hs>;
  status = "disabled";
 };

 spi1: spi@ff1d8000 {
  compatible = "rockchip,px30-spi", "rockchip,rk3066-spi";
  reg = <0x0 0xff1d8000 0x0 0x1000>;
  interrupts = <0 27 4>;
  #address-cells = <1>;
  #size-cells = <0>;
  clocks = <&cru 37>, <&cru 342>;
  clock-names = "spiclk", "apb_pclk";
  dmas = <&dmac 14>, <&dmac 15>;
  #dma-cells = <2>;
  dma-names = "tx", "rx";
  pinctrl-names = "default", "high_speed";
  pinctrl-0 = <&spi1_clk &spi1_csn0 &spi1_csn1 &spi1_miso &spi1_mosi>;
  pinctrl-1 = <&spi1_clk_hs &spi1_csn0 &spi1_csn1 &spi1_miso_hs &spi1_mosi_hs>;
  status = "disabled";
 };

 wdt: watchdog@ff1e0000 {
  compatible = "snps,dw-wdt";
  reg = <0x0 0xff1e0000 0x0 0x100>;
  clocks = <&cru 347>;
  interrupts = <0 37 4>;
  status = "disabled";
 };

 pwm0: pwm@ff200000 {
  compatible = "rockchip,px30-pwm", "rockchip,rk3328-pwm";
  reg = <0x0 0xff200000 0x0 0x10>;
  #pwm-cells = <3>;
  pinctrl-names = "active";
  pinctrl-0 = <&pwm0_pin>;
  clocks = <&cru 34>, <&cru 339>;
  clock-names = "pwm", "pclk";
  status = "disabled";
 };

 pwm1: pwm@ff200010 {
  compatible = "rockchip,px30-pwm", "rockchip,rk3328-pwm";
  reg = <0x0 0xff200010 0x0 0x10>;
  #pwm-cells = <3>;
  pinctrl-names = "active";
  pinctrl-0 = <&pwm1_pin>;
  clocks = <&cru 34>, <&cru 339>;
  clock-names = "pwm", "pclk";
  status = "disabled";
 };

 pwm2: pwm@ff200020 {
  compatible = "rockchip,px30-pwm", "rockchip,rk3328-pwm";
  reg = <0x0 0xff200020 0x0 0x10>;
  #pwm-cells = <3>;
  pinctrl-names = "active";
  pinctrl-0 = <&pwm2_pin>;
  clocks = <&cru 34>, <&cru 339>;
  clock-names = "pwm", "pclk";
  status = "disabled";
 };

 pwm3: pwm@ff200030 {
  compatible = "rockchip,px30-pwm", "rockchip,rk3328-pwm";
  reg = <0x0 0xff200030 0x0 0x10>;
  #pwm-cells = <3>;
  pinctrl-names = "active";
  pinctrl-0 = <&pwm3_pin>;
  clocks = <&cru 34>, <&cru 339>;
  clock-names = "pwm", "pclk";
  status = "disabled";
 };

 pwm4: pwm@ff208000 {
  compatible = "rockchip,px30-pwm", "rockchip,rk3328-pwm";
  reg = <0x0 0xff208000 0x0 0x10>;
  #pwm-cells = <3>;
  pinctrl-names = "active";
  pinctrl-0 = <&pwm4_pin>;
  clocks = <&cru 35>, <&cru 340>;
  clock-names = "pwm", "pclk";
  status = "disabled";
 };

 pwm5: pwm@ff208010 {
  compatible = "rockchip,px30-pwm", "rockchip,rk3328-pwm";
  reg = <0x0 0xff208010 0x0 0x10>;
  #pwm-cells = <3>;
  pinctrl-names = "active";
  pinctrl-0 = <&pwm5_pin>;
  clocks = <&cru 35>, <&cru 340>;
  clock-names = "pwm", "pclk";
  status = "disabled";
 };

 pwm6: pwm@ff208020 {
  compatible = "rockchip,px30-pwm", "rockchip,rk3328-pwm";
  reg = <0x0 0xff208020 0x0 0x10>;
  #pwm-cells = <3>;
  pinctrl-names = "active";
  pinctrl-0 = <&pwm6_pin>;
  clocks = <&cru 35>, <&cru 340>;
  clock-names = "pwm", "pclk";
  status = "disabled";
 };

 pwm7: pwm@ff208030 {
  compatible = "rockchip,px30-pwm", "rockchip,rk3328-pwm";
  reg = <0x0 0xff208030 0x0 0x10>;
  #pwm-cells = <3>;
  pinctrl-names = "active";
  pinctrl-0 = <&pwm7_pin>;
  clocks = <&cru 35>, <&cru 340>;
  clock-names = "pwm", "pclk";
  status = "disabled";
 };

 rktimer: rktimer@ff210000 {
  compatible = "rockchip,rk3288-timer";
  reg = <0x0 0xff210000 0x0 0x1000>;
  interrupts = <0 30 4>;
  clocks = <&cru 345>, <&cru 38>;
  clock-names = "pclk", "timer";
 };

 amba {
  compatible = "simple-bus";
  #address-cells = <2>;
  #size-cells = <2>;
  ranges;

  dmac: dmac@ff240000 {
   compatible = "arm,pl330", "arm,primecell";
   reg = <0x0 0xff240000 0x0 0x4000>;
   interrupts = <0 1 4>,
         <0 2 4>;
   clocks = <&cru 187>;
   clock-names = "apb_pclk";
   #dma-cells = <1>;
   peripherals-req-type-burst;
  };
 };

 thermal_zones: thermal-zones {

  soc_thermal: soc-thermal {
   polling-delay-passive = <20>;
   polling-delay = <1000>;
   sustainable-power = <750>;

   thermal-sensors = <&tsadc 0>;

   trips {
    threshold: trip-point-0 {
     temperature = <70000>;
     hysteresis = <2000>;
     type = "passive";
    };
    target: trip-point-1 {
     temperature = <85000>;
     hysteresis = <2000>;
     type = "passive";
    };
    soc_crit: soc-crit {
     temperature = <115000>;
     hysteresis = <2000>;
     type = "critical";
    };
   };

   cooling-maps {
    map0 {
     trip = <&target>;
     cooling-device = <&cpu0 (~0) (~0)>;
     contribution = <4096>;
    };
    map1 {
     trip = <&target>;
     cooling-device = <&gpu (~0) (~0)>;
     contribution = <4096>;
    };
   };
  };

  gpu_thermal: gpu-thermal {
   polling-delay-passive = <100>;
   polling-delay = <1000>;

   thermal-sensors = <&tsadc 1>;
  };
 };

 tsadc: tsadc@ff280000 {
  compatible = "rockchip,px30-tsadc";
  reg = <0x0 0xff280000 0x0 0x100>;
  interrupts = <0 36 4>;
  rockchip,grf = <&grf>;
  clocks = <&cru 44>, <&cru 344>;
  clock-names = "tsadc", "apb_pclk";
  assigned-clocks = <&cru 44>;
  assigned-clock-rates = <50000>;
  resets = <&cru 168>;
  reset-names = "tsadc-apb";
  #thermal-sensor-cells = <1>;
  rockchip,hw-tshut-temp = <120000>;
  status = "disabled";
 };

 saradc: saradc@ff288000 {
  compatible = "rockchip,px30-saradc", "rockchip,rk3399-saradc";
  reg = <0x0 0xff288000 0x0 0x100>;
  interrupts = <0 84 4>;
  #io-channel-cells = <1>;
  clocks = <&cru 45>, <&cru 343>;
  clock-names = "saradc", "apb_pclk";
  resets = <&cru 165>;
  reset-names = "saradc-apb";
  status = "disabled";
 };

 otp: otp@ff290000 {
  compatible = "rockchip,px30-otp";
  reg = <0x0 0xff290000 0x0 0x4000>;
  #address-cells = <1>;
  #size-cells = <1>;
  clocks = <&cru 47>, <&cru 346>,
    <&cru 353>;
  clock-names = "clk_otp", "pclk_otp", "pclk_otp_phy";
  resets = <&cru 180>;
  reset-names = "otp_phy";


  otp_id: id@7 {
   reg = <0x07 0x10>;
  };
  cpu_leakage: cpu-leakage@17 {
   reg = <0x17 0x1>;
  };
  performance: performance@1e {
   reg = <0x1e 0x1>;
   bits = <4 3>;
  };
 };

 cru: clock-controller@ff2b0000 {
  compatible = "rockchip,px30-cru";
  reg = <0x0 0xff2b0000 0x0 0x1000>;
  rockchip,grf = <&grf>;
  rockchip,boost = <&cpu_boost>;
  #clock-cells = <1>;
  #reset-cells = <1>;
 };

 cpu_boost: cpu-boost@ff2b8000 {
  compatible = "syscon";
  reg = <0x0 0xff2b8000 0x0 0x1000>;
 };

 pmucru: pmu-clock-controller@ff2bc000 {
  compatible = "rockchip,px30-pmucru";
  reg = <0x0 0xff2bc000 0x0 0x1000>;
  rockchip,grf = <&grf>;
  #clock-cells = <1>;
  #reset-cells = <1>;

  assigned-clocks =
   <&pmucru 1>, <&pmucru 8>,
   <&pmucru 5>, <&cru 7>,
   <&cru 171>, <&cru 176>,
   <&cru 240>, <&cru 245>,
   <&cru 320>, <&cru 73>;
  assigned-clock-rates =
   <1200000000>, <100000000>,
   <26000000>, <600000000>,
   <200000000>, <200000000>,
   <150000000>, <150000000>,
   <100000000>, <200000000>;
 };

 usb2phy_grf: syscon@ff2c0000 {
  compatible = "rockchip,px30-usb2phy-grf", "syscon",
        "simple-mfd";
  reg = <0x0 0xff2c0000 0x0 0x10000>;
  #address-cells = <1>;
  #size-cells = <1>;

  u2phy: usb2-phy@100 {
   compatible = "rockchip,px30-usb2phy",
         "rockchip,rk3328-usb2phy";
   reg = <0x100 0x10>;
   clocks = <&pmucru 10>;
   clock-names = "phyclk";
   #clock-cells = <0>;
   assigned-clocks = <&cru 14>, <&cru 85>;
   assigned-clock-parents = <&u2phy>, <&cru 14>;
   clock-output-names = "usb480m_phy";
   status = "disabled";

   u2phy_host: host-port {
    #phy-cells = <0>;
    interrupts = <0 68 4>;
    interrupt-names = "linestate";
    status = "disabled";
   };

   u2phy_otg: otg-port {
    #phy-cells = <0>;
    interrupts = <0 66 4>,
          <0 65 4>,
          <0 64 4>;
    interrupt-names = "otg-bvalid", "otg-id",
        "linestate";
    status = "disabled";
   };
  };
 };

 mipi_dphy: mipi-dphy@ff2e0000 {
  compatible = "rockchip,px30-mipi-dphy";
  reg = <0x0 0xff2e0000 0x0 0x10000>;
  clocks = <&pmucru 11>, <&cru 325>;
  clock-names = "ref", "pclk";
  clock-output-names = "mipi_dphy_pll";
  #clock-cells = <0>;
  resets = <&cru 62>;
  reset-names = "apb";
  power-domains = <&power 12>;
  #phy-cells = <0>;
  rockchip,grf = <&grf>;
  status = "disabled";
 };

 lvds: lvds@ff2e0000 {
  compatible = "rockchip,px30-lvds";
  reg = <0x0 0xff2e0000 0x0 0x10000>, <0x0 0xff450000 0x0 0x10000>;
  clocks = <&cru 325>, <&cru 324>;
  clock-names = "pclk_lvds", "pclk_lvds_ctl";
  power-domains = <&power 12>;
  rockchip,grf = <&grf>;
  status = "disabled";

  ports {
   #address-cells = <1>;
   #size-cells = <0>;

   port@0 {
    reg = <0>;
    #address-cells = <1>;
    #size-cells = <0>;

    lvds_in_vopb: endpoint@0 {
     reg = <0>;
     remote-endpoint = <&vopb_out_lvds>;
    };

    lvds_in_vopl: endpoint@1 {
     reg = <1>;
     remote-endpoint = <&vopl_out_lvds>;
    };
   };
  };
 };

 mipi_dphy_rx0: mipi-dphy-rx0@ff2f0000 {
  compatible = "rockchip,rk3326-mipi-dphy";
  reg = <0x0 0xff2f0000 0x0 0x4000>;
  clocks = <&cru 326>;
  clock-names = "dphy-ref";
  power-domains = <&power 13>;
  rockchip,grf = <&grf>;
  status = "disabled";
 };

 usb20_otg: usb@ff300000 {
  compatible = "rockchip,px30-usb", "rockchip,rk3066-usb",
        "snps,dwc2";
  reg = <0x0 0xff300000 0x0 0x40000>;
  interrupts = <0 62 4>;
  clocks = <&cru 258>;
  clock-names = "otg";
  power-domains = <&power 5>;
  dr_mode = "otg";
  g-np-tx-fifo-size = <16>;
  g-rx-fifo-size = <280>;
  g-tx-fifo-size = <256 128 128 64 32 16>;
  g-use-dma;
  phys = <&u2phy_otg>;
  phy-names = "usb2-phy";
  status = "disabled";
 };

 usb_host0_ehci: usb@ff340000 {
  compatible = "generic-ehci";
  reg = <0x0 0xff340000 0x0 0x10000>;
  interrupts = <0 60 4>;
  clocks = <&cru 259>, <&u2phy>;
  clock-names = "usbhost", "utmi";
  power-domains = <&power 5>;
  phys = <&u2phy_host>;
  phy-names = "usb";
  status = "disabled";
 };

 usb_host0_ohci: usb@ff350000 {
  compatible = "generic-ohci";
  reg = <0x0 0xff350000 0x0 0x10000>;
  interrupts = <0 61 4>;
  clocks = <&cru 259>, <&u2phy>;
  clock-names = "usbhost", "utmi";
  power-domains = <&power 5>;
  phys = <&u2phy_host>;
  phy-names = "usb";
  status = "disabled";
 };

 gmac: ethernet@ff360000 {
  compatible = "rockchip,px30-gmac";
  reg = <0x0 0xff360000 0x0 0x10000>;
  rockchip,grf = <&grf>;
  interrupts = <0 43 4>;
  interrupt-names = "macirq";
  clocks = <&cru 62>, <&cru 63>,
    <&cru 63>, <&cru 64>,
    <&cru 65>, <&cru 178>,
    <&cru 323>, <&cru 76>;
  clock-names = "stmmaceth", "mac_clk_rx",
         "mac_clk_tx", "clk_mac_ref",
         "clk_mac_refout", "aclk_mac",
         "pclk_mac", "clk_mac_speed";
  phy-mode = "rmii";
  pinctrl-names = "default";
  pinctrl-0 = <&rmii_pins &mac_refclk_12ma>;
  resets = <&cru 94>;
  reset-names = "stmmaceth";
  power-domains = <&power 9>;
  status = "disabled";
 };

 sdmmc: dwmmc@ff370000 {
  compatible = "rockchip,px30-dw-mshc", "rockchip,rk3288-dw-mshc";
  reg = <0x0 0xff370000 0x0 0x4000>;
  max-frequency = <150000000>;
  clocks = <&cru 247>, <&cru 59>,
    <&cru 67>, <&cru 68>;
  clock-names = "biu", "ciu", "ciu-drv", "ciu-sample";
  assigned-clocks = <&cru 59>;
  assigned-clock-parents = <&cru 87>;
  power-domains = <&power 7>;
  fifo-depth = <0x100>;
  interrupts = <0 54 4>;
  pinctrl-names = "default";
  pinctrl-0 = <&sdmmc_clk &sdmmc_cmd &sdmmc_det &sdmmc_bus4>;
  status = "disabled";
 };

 sdio: dwmmc@ff380000 {
  compatible = "rockchip,px30-dw-mshc", "rockchip,rk3288-dw-mshc";
  reg = <0x0 0xff380000 0x0 0x4000>;
  max-frequency = <150000000>;
  clocks = <&cru 255>, <&cru 56>,
    <&cru 69>, <&cru 70>;
  clock-names = "biu", "ciu", "ciu-drv", "ciu-sample";
  assigned-clocks = <&cru 56>;
  assigned-clock-parents = <&cru 81>;
  power-domains = <&power 10>;
  fifo-depth = <0x100>;
  interrupts = <0 55 4>;
  pinctrl-names = "default";
  pinctrl-0 = <&sdio_bus4 &sdio_cmd &sdio_clk>;
  status = "disabled";
 };

 emmc: dwmmc@ff390000 {
  compatible = "rockchip,px30-dw-mshc", "rockchip,rk3288-dw-mshc";
  reg = <0x0 0xff390000 0x0 0x4000>;
  max-frequency = <150000000>;
  clocks = <&cru 256>, <&cru 57>,
    <&cru 71>, <&cru 72>;
  clock-names = "biu", "ciu", "ciu-drv", "ciu-sample";
  assigned-clocks = <&cru 57>;
  assigned-clock-parents = <&cru 83>;
  power-domains = <&power 10>;
  fifo-depth = <0x100>;
  interrupts = <0 53 4>;
  status = "disabled";
 };

 nandc0: nandc@ff3b0000 {
  compatible = "rockchip,rk-nandc";
  reg = <0x0 0xff3b0000 0x0 0x4000>;
  interrupts = <0 57 4>;
  nandc_id = <0>;
  clocks = <&cru 55>, <&cru 254>;
  clock-names = "clk_nandc", "hclk_nandc";
  assigned-clocks = <&cru 55>;
  assigned-clock-parents = <&cru 79>;
  power-domains = <&power 10>;
  status = "disabled";
 };

 gpu: gpu@ff400000 {
  compatible = "arm,malit602", "arm,malit60x", "arm,malit6xx", "arm,mali-midgard";
  reg = <0x0 0xff400000 0x0 0x4000>;

  interrupts = <0 45 4>,
        <0 46 4>,
        <0 47 4>;
  interrupt-names = "GPU", "MMU", "JOB";

  clocks = <&cru 73>;
  clock-names = "clk_mali";
  power-domains = <&power 14>;
  #cooling-cells = <2>;
  operating-points-v2 = <&gpu_opp_table>;

  status = "disabled";
  power_model {
   compatible = "arm,mali-simple-power-model";
   static-coefficient = <411000>;
   dynamic-coefficient = <733>;
   ts = <32000 4700 (-80) 2>;
   thermal-zone = "gpu-thermal";
  };

 };

 gpu_opp_table: gpu-opp-table {
  compatible = "operating-points-v2";

  rockchip,max-volt = <1175000>;
  rockchip,evb-irdrop = <25000>;

  rockchip,pvtm-voltage-sel = <
   0 50000 0
   50001 54000 1
   54001 60000 2
   60001 99999 3
  >;
  rockchip,pvtm-ch = <0 0>;

  opp-200000000 {
   opp-hz = /bits/ 64 <200000000>;
   opp-microvolt = <950000>;
   opp-microvolt-L0 = <950000>;
   opp-microvolt-L1 = <950000>;
   opp-microvolt-L2 = <950000>;
   opp-microvolt-L3 = <950000>;
  };
  opp-300000000 {
   opp-hz = /bits/ 64 <300000000>;
   opp-microvolt = <975000>;
   opp-microvolt-L0 = <975000>;
   opp-microvolt-L1 = <950000>;
   opp-microvolt-L2 = <950000>;
   opp-microvolt-L3 = <950000>;
  };
  opp-400000000 {
   opp-hz = /bits/ 64 <400000000>;
   opp-microvolt = <1050000>;
   opp-microvolt-L0 = <1050000>;
   opp-microvolt-L1 = <1025000>;
   opp-microvolt-L2 = <975000>;
   opp-microvolt-L3 = <950000>;
  };
  opp-480000000 {
   opp-hz = /bits/ 64 <480000000>;
   opp-microvolt = <1125000>;
   opp-microvolt-L0 = <1125000>;
   opp-microvolt-L1 = <1100000>;
   opp-microvolt-L2 = <1050000>;
   opp-microvolt-L3 = <1000000>;
  };
 };

 hevc: hevc_service@ff440000 {
  compatible = "rockchip,hevc_sub";
  iommu_enabled = <1>;
  reg = <0x0 0xff440000 0x0 0x400>;
  interrupts = <0 49 4>;
  interrupt-names = "irq_dec";
  dev_mode = <1>;
  iommus = <&hevc_mmu>;
  name = "hevc_service";
  allocator = <1>;
 };

 vpu: vpu_service@ff442000 {
  compatible = "rockchip,vpu_sub";
  iommu_enabled = <1>;
  reg = <0x0 0xff442000 0x0 0x800>;
  interrupts = <0 80 4>,
   <0 79 4>;
  interrupt-names = "irq_enc", "irq_dec";
  dev_mode = <0>;
  iommus = <&vpu_mmu>;
  name = "vpu_service";
  allocator = <1>;
 };

 vpu_combo: vpu_combo {
  compatible = "rockchip,vpu_combo";
  subcnt = <2>;
  rockchip,grf = <&grf>;
  rockchip,sub = <&vpu>, <&hevc>;
  clocks = <&cru 175>, <&cru 244>, <&cru 75>;
  clock-names = "aclk_vcodec", "hclk_vcodec", "clk_core";
  resets = <&cru 36>, <&cru 38>,
   <&cru 37>, <&cru 39>,
   <&cru 63>;
  reset-names = "video_a", "video_h", "niu_a", "niu_h",
   "video_core";
  power-domains = <&power 11>;
  mode_bit = <15>;
  mode_ctrl = <0x410>;
  name = "vpu_combo";
  status = "disabled";
 };

 hevc_mmu: iommu@ff440440 {
  compatible = "rockchip,iommu";
  reg = <0x0 0xff440440 0x0 0x40>, <0x0 0xff440480 0x0 0x40>;
  interrupts = <0 50 4>;
  interrupt-names = "hevc_mmu";
  clocks = <&cru 175>, <&cru 244>;
  clock-names = "aclk", "hclk";
  power-domains = <&power 11>;
  #iommu-cells = <0>;
 };

 vpu_mmu: iommu@ff442800 {
  compatible = "rockchip,iommu";
  reg = <0x0 0xff442800 0x0 0x100>;
  interrupts = <0 81 4>;
  interrupt-names = "vpu_mmu";
  clocks = <&cru 175>, <&cru 244>;
  clock-names = "aclk", "hclk";
  power-domains = <&power 11>;
  #iommu-cells = <0>;
 };

 dsi: dsi@ff450000 {
  compatible = "rockchip,px30-mipi-dsi";
  reg = <0x0 0xff450000 0x0 0x10000>;
  interrupts = <0 75 4>;
  clocks = <&cru 324>, <&mipi_dphy>;
  clock-names = "pclk", "hs_clk";
  resets = <&cru 61>;
  reset-names = "apb";
  phys = <&mipi_dphy>;
  phy-names = "mipi_dphy";
  power-domains = <&power 12>;
  rockchip,grf = <&grf>;
  #address-cells = <1>;
  #size-cells = <0>;
  status = "disabled";

  ports {
   port {
    #address-cells = <1>;
    #size-cells = <0>;

    dsi_in_vopb: endpoint@0 {
     reg = <0>;
     remote-endpoint = <&vopb_out_dsi>;
    };

    dsi_in_vopl: endpoint@1 {
     reg = <1>;
     remote-endpoint = <&vopl_out_dsi>;
    };
   };
  };
 };

 vopb: vop@ff460000 {
  compatible = "rockchip,px30-vop-big";
  reg = <0x0 0xff460000 0x0 0x1fc>, <0x0 0xff460a00 0x0 0x400>;
  rockchip,grf = <&grf>;
  reg-names = "regs", "gamma_lut";
  interrupts = <0 77 4>;
  clocks = <&cru 181>, <&cru 150>,
    <&cru 251>;
  clock-names = "aclk_vop", "dclk_vop", "hclk_vop";
  power-domains = <&power 12>;
  iommus = <&vopb_mmu>;
  status = "disabled";

  vopb_out: port {
   #address-cells = <1>;
   #size-cells = <0>;

   vopb_out_lvds: endpoint@0 {
    reg = <0>;
    remote-endpoint = <&lvds_in_vopb>;
   };

   vopb_out_dsi: endpoint@1 {
    reg = <1>;
    remote-endpoint = <&dsi_in_vopb>;
   };

   vopb_out_rgb: endpoint@2 {
    reg = <2>;
    remote-endpoint = <&rgb_in_vopb>;
   };
  };
 };

 vopb_mmu: iommu@ff460f00 {
  compatible = "rockchip,iommu";
  reg = <0x0 0xff460f00 0x0 0x100>;
  interrupts = <0 77 4>;
  interrupt-names = "vopb_mmu";
  clocks = <&cru 181>, <&cru 251>;
  clock-names = "aclk", "hclk";
  power-domains = <&power 12>;
  #iommu-cells = <0>;
  status = "disabled";
 };

 vopl: vop@ff470000 {
  compatible = "rockchip,px30-vop-lit";
  reg = <0x0 0xff470000 0x0 0x1fc>, <0x0 0xff470a00 0x0 0x400>;
  rockchip,grf = <&grf>;
  reg-names = "regs", "gamma_lut";
  interrupts = <0 78 4>;
  clocks = <&cru 182>, <&cru 151>,
    <&cru 252>;
  clock-names = "aclk_vop", "dclk_vop", "hclk_vop";
  power-domains = <&power 12>;
  iommus = <&vopl_mmu>;
  status = "disabled";

  vopl_out: port {
   #address-cells = <1>;
   #size-cells = <0>;

   vopl_out_lvds: endpoint@0 {
    reg = <0>;
    remote-endpoint = <&lvds_in_vopl>;
   };

   vopl_out_dsi: endpoint@1 {
    reg = <1>;
    remote-endpoint = <&dsi_in_vopl>;
   };

   vopl_out_rgb: endpoint@2 {
    reg = <2>;
    remote-endpoint = <&rgb_in_vopl>;
   };
  };
 };

 vopl_mmu: iommu@ff470f00 {
  compatible = "rockchip,iommu";
  reg = <0x0 0xff470f00 0x0 0x100>;
  interrupts = <0 79 4>;
  interrupt-names = "vopl_mmu";
  clocks = <&cru 182>, <&cru 252>;
  clock-names = "aclk", "hclk";
  power-domains = <&power 12>;
  #iommu-cells = <0>;
  status = "disabled";
 };

 rk_rga: rk_rga@ff480000 {
  compatible = "rockchip,rga2";

  reg = <0x0 0xff480000 0x0 0x1000>;
  interrupts = <0 76 4>;
  clocks = <&cru 183>, <&cru 253>, <&cru 53>;
  clock-names = "aclk_rga", "hclk_rga", "clk_rga";
  power-domains = <&power 12>;
  dma-coherent;
  status = "disabled";
 };

 cif: cif@ff490000 {
  compatible = "rockchip,cif";
  reg = <0x0 0xff490000 0x0 0x200>;
  interrupts = <0 69 4>;
  clocks = <&cru 179>, <&cru 249>, <&cru 352>, <&cru 52>;
  clock-names = "aclk_cif0", "hclk_cif0", "pclk_cif", "cif0_out";
  resets = <&cru 44>, <&cru 45>, <&cru 46>;
  reset-names = "rst_cif_a", "rst_cif_h", "rst_cif_pclkin";
  power-domains = <&power 13>;
  pinctrl-names = "cif_pin_all";
  pinctrl-0 = <&dvp_d2d9_m0>;
  iommus = <&vip_mmu>;
  status = "disabled";
 };

 vip_mmu: iommu@ff490800{
  compatible = "rockchip,iommu";
  reg = <0x0 0xff490800 0x0 0x100>;
  interrupts = <0 69 4>;
  interrupt-names = "vip_mmu";
  clocks = <&cru 179>, <&cru 249>;
  clock-names = "aclk", "hclk";
  power-domains = <&power 13>;
  rk_iommu,disable_reset_quirk;
  #iommu-cells = <0>;
  status = "disabled";
 };

 rk_isp: rk_isp@ff4a0000 {
  compatible = "rockchip,px30-isp", "rockchip,isp";
  reg = <0x0 0xff4a0000 0x0 0x8000>;
  interrupts = <0 70 4>;
  clocks = <&cru 180>, <&cru 250>, <&cru 51>, <&cru 51>,
   <&cru 351>, <&cru 52>, <&cru 52>, <&cru 326>;
  clock-names = "aclk_isp", "hclk_isp", "clk_isp", "clk_isp_jpe",
   "pclkin_isp", "clk_cif_pll", "clk_cif_out", "pclk_dphyrx";
  resets = <&cru 43>, <&cru 47>;
  reset-names = "rst_isp", "rst_mipicsiphy";
  power-domains = <&power 13>;
  pinctrl-names = "default", "isp_dvp8bit2", "isp_dvp10bit", "isp_dvp12bit";
  pinctrl-0 = <&cif_clkout_m0>;
  pinctrl-1 = <&dvp_d2d9_m0>;
  pinctrl-2 = <&dvp_d2d9_m0 &dvp_d10d11_m0>;
  pinctrl-3 = <&dvp_d0d1_m0 &dvp_d2d9_m0 &dvp_d10d11_m0>;
  rockchip,isp,mipiphy = <1>;
  rockchip,isp,csiphy,reg = <0xff2f0000 0x4000>;
  rockchip,grf = <&grf>;
  rockchip,cru = <&cru>;
  rockchip,isp,iommu-enable = <1>;
  iommus = <&isp_mmu>;
  status = "disabled";
 };

 rkisp1: rkisp1@ff4a0000 {
  compatible = "rockchip,rk3326-rkisp1";
  reg = <0x0 0xff4a0000 0x0 0x8000>;
  interrupts = <0 70 4>;
  clocks = <&cru 180>, <&cru 250>,
   <&cru 51>, <&cru 351>;
  clock-names = "aclk_isp", "hclk_isp",
   "clk_isp", "pclk_isp";
  devfreq = <&dmc>;
  power-domains = <&power 13>;
  iommus = <&isp_mmu>;
  status = "disabled";
 };

 isp_mmu: iommu@ff4a8000 {
  compatible = "rockchip,iommu";
  reg = <0x0 0xff4a8000 0x0 0x100>;
  interrupts = <0 70 4>;
  interrupt-names = "isp_mmu";
  clocks = <&cru 180>, <&cru 250>;
  clock-names = "aclk", "hclk";
  power-domains = <&power 13>;
  rk_iommu,disable_reset_quirk;
  #iommu-cells = <0>;
  status = "disabled";
 };

 qos_gmac: qos@ff518000 {
  compatible = "syscon";
  reg = <0x0 0xff518000 0x0 0x20>;
 };

 qos_gpu: qos@ff520000 {
  compatible = "syscon";
  reg = <0x0 0xff520000 0x0 0x20>;
 };

 qos_sdmmc: qos@ff52c000 {
  compatible = "syscon";
  reg = <0x0 0xff52c000 0x0 0x20>;
 };

 qos_emmc: qos@ff538000 {
  compatible = "syscon";
  reg = <0x0 0xff538000 0x0 0x20>;
 };

 qos_nand: qos@ff538080 {
  compatible = "syscon";
  reg = <0x0 0xff538080 0x0 0x20>;
 };

 qos_sdio: qos@ff538100 {
  compatible = "syscon";
  reg = <0x0 0xff538100 0x0 0x20>;
 };

 qos_sfc: qos@ff538180 {
  compatible = "syscon";
  reg = <0x0 0xff538180 0x0 0x20>;
 };

 qos_usb_host: qos@ff540000 {
  compatible = "syscon";
  reg = <0x0 0xff540000 0x0 0x20>;
 };

 qos_usb_otg: qos@ff540080 {
  compatible = "syscon";
  reg = <0x0 0xff540080 0x0 0x20>;
 };

 qos_isp_128: qos@ff548000 {
  compatible = "syscon";
  reg = <0x0 0xff548000 0x0 0x20>;
 };

 qos_isp_rd: qos@ff548080 {
  compatible = "syscon";
  reg = <0x0 0xff548080 0x0 0x20>;
 };

 qos_isp_wr: qos@ff548100 {
  compatible = "syscon";
  reg = <0x0 0xff548100 0x0 0x20>;
 };

 qos_isp_m1: qos@ff548180 {
  compatible = "syscon";
  reg = <0x0 0xff548180 0x0 0x20>;
 };

 qos_vip: qos@ff548200 {
  compatible = "syscon";
  reg = <0x0 0xff548200 0x0 0x20>;
 };

 qos_rga_rd: qos@ff550000 {
  compatible = "syscon";
  reg = <0x0 0xff550000 0x0 0x20>;
 };

 qos_rga_wr: qos@ff550080 {
  compatible = "syscon";
  reg = <0x0 0xff550080 0x0 0x20>;
 };

 qos_vop_m0: qos@ff550100 {
  compatible = "syscon";
  reg = <0x0 0xff550100 0x0 0x20>;
 };

 qos_vop_m1: qos@ff550180 {
  compatible = "syscon";
  reg = <0x0 0xff550180 0x0 0x20>;
 };

 qos_vpu: qos@ff558000 {
  compatible = "syscon";
  reg = <0x0 0xff558000 0x0 0x20>;
 };

 qos_vpu_r128: qos@ff558080 {
  compatible = "syscon";
  reg = <0x0 0xff558080 0x0 0x20>;
 };

 dfi: dfi@ff610000 {
  reg = <0x00 0xff610000 0x00 0x400>;
  compatible = "rockchip,px30-dfi";
  rockchip,pmugrf = <&pmugrf>;
  status = "disabled";
 };

 dmc: dmc {
  compatible = "rockchip,px30-dmc";
  interrupts = <0 105 4>;
  interrupt-names = "complete_irq";
  devfreq-events = <&dfi>;
  clocks = <&cru 84>;
  clock-names = "dmc_clk";
  operating-points-v2 = <&dmc_opp_table>;
  ddr_timing = <&ddr_timing>;
  upthreshold = <40>;
  downdifferential = <20>;
  system-status-freq = <

   (1 << 0) 528000
   (1 << 3) 450000
   (1 << 1) 194000
   (1 << 5) 450000
   (1 << 12) 528000
   (1 << 14) 666000
   (1 << 13) 666000
  >;
  auto-min-freq = <328000>;
  auto-freq-en = <1>;
  #cooling-cells = <2>;
  status = "disabled";

  ddr_power_model: ddr_power_model {
   compatible = "ddr_power_model";
   dynamic-power-coefficient = <120>;
   static-power-coefficient = <200>;
   ts = <32000 4700 (-80) 2>;
   thermal-zone = "soc-thermal";
  };
 };

 dmc_opp_table: dmc-opp-table {
  compatible = "operating-points-v2";

  rockchip,max-volt = <1150000>;
  rockchip,evb-irdrop = <25000>;

  rockchip,pvtm-voltage-sel = <
   0 50000 0
   50001 54000 1
   54001 60000 2
   60001 99999 3
  >;
  rockchip,pvtm-ch = <0 0>;

  opp-194000000 {
   opp-hz = /bits/ 64 <194000000>;
   opp-microvolt = <950000>;
   opp-microvolt-L0 = <950000>;
   opp-microvolt-L1 = <950000>;
   opp-microvolt-L2 = <950000>;
   opp-microvolt-L3 = <950000>;
  };
  opp-328000000 {
   opp-hz = /bits/ 64 <328000000>;
   opp-microvolt = <950000>;
   opp-microvolt-L0 = <950000>;
   opp-microvolt-L1 = <950000>;
   opp-microvolt-L2 = <950000>;
   opp-microvolt-L3 = <950000>;
  };
  opp-450000000 {
   opp-hz = /bits/ 64 <450000000>;
   opp-microvolt = <950000>;
   opp-microvolt-L0 = <950000>;
   opp-microvolt-L1 = <950000>;
   opp-microvolt-L2 = <950000>;
   opp-microvolt-L3 = <950000>;
  };
  opp-528000000 {
   opp-hz = /bits/ 64 <528000000>;
   opp-microvolt = <975000>;
   opp-microvolt-L0 = <975000>;
   opp-microvolt-L1 = <975000>;
   opp-microvolt-L2 = <950000>;
   opp-microvolt-L3 = <950000>;
  };
  opp-666000000 {
   opp-hz = /bits/ 64 <666000000>;
   opp-microvolt = <1050000>;
   opp-microvolt-L0 = <1050000>;
   opp-microvolt-L1 = <1000000>;
   opp-microvolt-L2 = <975000>;
   opp-microvolt-L3 = <950000>;
  };
  opp-786000000 {
   opp-hz = /bits/ 64 <786000000>;
   opp-microvolt = <1100000>;
   opp-microvolt-L0 = <1100000>;
   opp-microvolt-L1 = <1050000>;
   opp-microvolt-L2 = <1025000>;
   opp-microvolt-L3 = <1000000>;
   status = "disabled";
  };
 };

 pinctrl: pinctrl {
  compatible = "rockchip,px30-pinctrl";
  rockchip,grf = <&grf>;
  rockchip,pmu = <&pmugrf>;
  #address-cells = <2>;
  #size-cells = <2>;
  ranges;

  gpio0: gpio0@ff040000 {
   compatible = "rockchip,gpio-bank";
   reg = <0x0 0xff040000 0x0 0x100>;
   interrupts = <0 3 4>;
   clocks = <&pmucru 20>;
   gpio-controller;
   #gpio-cells = <2>;

   interrupt-controller;
   #interrupt-cells = <2>;
  };

  gpio1: gpio1@ff250000 {
   compatible = "rockchip,gpio-bank";
   reg = <0x0 0xff250000 0x0 0x100>;
   interrupts = <0 4 4>;
   clocks = <&cru 348>;
   gpio-controller;
   #gpio-cells = <2>;

   interrupt-controller;
   #interrupt-cells = <2>;
  };

  gpio2: gpio2@ff260000 {
   compatible = "rockchip,gpio-bank";
   reg = <0x0 0xff260000 0x0 0x100>;
   interrupts = <0 5 4>;
   clocks = <&cru 349>;
   gpio-controller;
   #gpio-cells = <2>;

   interrupt-controller;
   #interrupt-cells = <2>;
  };

  gpio3: gpio3@ff270000 {
   compatible = "rockchip,gpio-bank";
   reg = <0x0 0xff270000 0x0 0x100>;
   interrupts = <0 6 4>;
   clocks = <&cru 350>;
   gpio-controller;
   #gpio-cells = <2>;

   interrupt-controller;
   #interrupt-cells = <2>;
  };

  pcfg_pull_up: pcfg-pull-up {
   bias-pull-up;
  };

  pcfg_pull_down: pcfg-pull-down {
   bias-pull-down;
  };

  pcfg_pull_none: pcfg-pull-none {
   bias-disable;
  };

  pcfg_pull_none_2ma: pcfg-pull-none-2ma {
   bias-disable;
   drive-strength = <2>;
  };

  pcfg_pull_up_2ma: pcfg-pull-up-2ma {
   bias-pull-up;
   drive-strength = <2>;
  };

  pcfg_pull_up_4ma: pcfg-pull-up-4ma {
   bias-pull-up;
   drive-strength = <4>;
  };

  pcfg_pull_none_4ma: pcfg-pull-none-4ma {
   bias-disable;
   drive-strength = <4>;
  };

  pcfg_pull_down_4ma: pcfg-pull-down-4ma {
   bias-pull-down;
   drive-strength = <4>;
  };

  pcfg_pull_none_8ma: pcfg-pull-none-8ma {
   bias-disable;
   drive-strength = <8>;
  };

  pcfg_pull_up_8ma: pcfg-pull-up-8ma {
   bias-pull-up;
   drive-strength = <8>;
  };

  pcfg_pull_none_12ma: pcfg-pull-none-12ma {
   bias-disable;
   drive-strength = <12>;
  };

  pcfg_pull_up_12ma: pcfg-pull-up-12ma {
   bias-pull-up;
   drive-strength = <12>;
  };

  pcfg_pull_none_smt: pcfg-pull-none-smt {
   bias-disable;
   input-schmitt-enable;
  };

  pcfg_output_high: pcfg-output-high {
   output-high;
  };

  pcfg_output_low: pcfg-output-low {
   output-low;
  };

  pcfg_input_high: pcfg-input-high {
   bias-pull-up;
   input-enable;
  };

  pcfg_input: pcfg-input {
   input-enable;
  };

  i2c0 {
   i2c0_xfer: i2c0-xfer {
    rockchip,pins =
     <0 8 1 &pcfg_pull_none_smt>,
     <0 9 1 &pcfg_pull_none_smt>;
   };
  };

  i2c1 {
   i2c1_xfer: i2c1-xfer {
    rockchip,pins =
     <0 18 1 &pcfg_pull_none_smt>,
     <0 19 1 &pcfg_pull_none_smt>;
   };
  };

  i2c2 {
   i2c2_xfer: i2c2-xfer {
    rockchip,pins =
     <2 15 2 &pcfg_pull_none_smt>,
     <2 16 2 &pcfg_pull_none_smt>;
   };
  };

  i2c3 {
   i2c3_xfer: i2c3-xfer {
    rockchip,pins =
     <1 12 4 &pcfg_pull_none_smt>,
     <1 13 4 &pcfg_pull_none_smt>;
   };
  };

  tsadc {
   tsadc_otp_gpio: tsadc-otp-gpio {
    rockchip,pins =
     <0 6 0 &pcfg_pull_none>;
   };

   tsadc_otp_out: tsadc-otp-out {
    rockchip,pins =
     <0 6 1 &pcfg_pull_none>;
   };
  };

  uart0 {
   uart0_xfer: uart0-xfer {
    rockchip,pins =
     <0 10 1 &pcfg_pull_up>,
     <0 11 1 &pcfg_pull_up>;
   };

   uart0_cts: uart0-cts {
    rockchip,pins =
     <0 12 1 &pcfg_pull_none>;
   };

   uart0_rts: uart0-rts {
    rockchip,pins =
     <0 13 1 &pcfg_pull_none>;
   };

   uart0_rts_gpio: uart0-rts-gpio {
    rockchip,pins =
     <0 13 0 &pcfg_pull_none>;
   };
  };

  uart1 {
   uart1_xfer: uart1-xfer {
    rockchip,pins =
     <1 17 1 &pcfg_pull_up>,
     <1 16 1 &pcfg_pull_up>;
   };

   uart1_cts: uart1-cts {
    rockchip,pins =
     <1 18 1 &pcfg_pull_none>;
   };

   uart1_rts: uart1-rts {
    rockchip,pins =
     <1 19 1 &pcfg_pull_none>;
   };

   uart1_rts_gpio: uart1-rts-gpio {
    rockchip,pins =
     <1 19 0 &pcfg_pull_none>;
   };
  };

  uart2-m0 {
   uart2m0_xfer: uart2m0-xfer {
    rockchip,pins =
     <1 26 2 &pcfg_pull_up>,
     <1 27 2 &pcfg_pull_up>;
   };
  };

  uart2-m1 {
   uart2m1_xfer: uart2m1-xfer {
    rockchip,pins =
     <2 12 2 &pcfg_pull_up>,
     <2 14 2 &pcfg_pull_up>;
   };
  };

  uart3-m0 {
   uart3m0_xfer: uart3m0-xfer {
    rockchip,pins =
     <0 16 2 &pcfg_pull_up>,
     <0 17 2 &pcfg_pull_up>;
   };

   uart3m0_cts: uart3m0-cts {
    rockchip,pins =
     <0 18 2 &pcfg_pull_none>;
   };

   uart3m0_rts: uart3m0-rts {
    rockchip,pins =
     <0 19 2 &pcfg_pull_none>;
   };

   uart3m0_rts_gpio: uart3m0-rts-gpio {
    rockchip,pins =
     <0 19 0 &pcfg_pull_none>;
   };
  };

  uart3-m1 {
   uart3m1_xfer: uart3m1-xfer {
    rockchip,pins =
     <1 14 2 &pcfg_pull_up>,
     <1 15 2 &pcfg_pull_up>;
   };

   uart3m1_cts: uart3m1-cts {
    rockchip,pins =
     <1 12 2 &pcfg_pull_none>;
   };

   uart3m1_rts: uart3m1-rts {
    rockchip,pins =
     <1 13 2 &pcfg_pull_none>;
   };

   uart3m1_rts_gpio: uart3m1-rts-gpio {
    rockchip,pins =
     <1 13 0 &pcfg_pull_none>;
   };
  };

  uart4 {

   uart4_xfer: uart4-xfer {
    rockchip,pins =
     <1 28 2 &pcfg_pull_up>,
     <1 29 2 &pcfg_pull_up>;
   };

   uart4_cts: uart4-cts {
    rockchip,pins =
     <1 30 2 &pcfg_pull_none>;

   };

   uart4_rts: uart4-rts {
    rockchip,pins =
     <1 31 2 &pcfg_pull_none>;
   };
  };

  uart5 {

   uart5_xfer: uart5-xfer {
    rockchip,pins =
     <3 2 4 &pcfg_pull_up>,
     <3 1 4 &pcfg_pull_up>;
   };

   uart5_cts: uart5-cts {
    rockchip,pins =
     <3 3 4 &pcfg_pull_none>;

   };

   uart5_rts: uart5-rts {
    rockchip,pins =
     <3 5 4 &pcfg_pull_none>;
   };
  };

  spi0 {
   spi0_clk: spi0-clk {
    rockchip,pins =
     <1 15 3 &pcfg_pull_up_4ma>;
   };

   spi0_csn: spi0-csn {
    rockchip,pins =
     <1 14 3 &pcfg_pull_up_4ma>;
   };

   spi0_miso: spi0-miso {
    rockchip,pins =
     <1 13 3 &pcfg_pull_up_4ma>;
   };

   spi0_mosi: spi0-mosi {
    rockchip,pins =
     <1 12 3 &pcfg_pull_up_4ma>;
   };

   spi0_clk_hs: spi0-clk-hs {
    rockchip,pins =
     <1 15 3 &pcfg_pull_up_8ma>;
   };

   spi0_miso_hs: spi0-miso-hs {
    rockchip,pins =
     <1 13 3 &pcfg_pull_up_8ma>;
   };

   spi0_mosi_hs: spi0-mosi-hs {
    rockchip,pins =
     <1 12 3 &pcfg_pull_up_8ma>;
   };
  };

  spi1 {
   spi1_clk: spi1-clk {
    rockchip,pins =
     <3 15 4 &pcfg_pull_up_4ma>;
   };

   spi1_csn0: spi1-csn0 {
    rockchip,pins =
     <3 9 4 &pcfg_pull_up_4ma>;
   };

   spi1_csn1: spi1-csn1 {
    rockchip,pins =
     <3 10 2 &pcfg_pull_up_4ma>;
   };

   spi1_miso: spi1-miso {
    rockchip,pins =
     <3 14 4 &pcfg_pull_up_4ma>;
   };

   spi1_mosi: spi1-mosi {
    rockchip,pins =
     <3 12 4 &pcfg_pull_up_4ma>;
   };

   spi1_clk_hs: spi1-clk-hs {
    rockchip,pins =
     <3 15 4 &pcfg_pull_up_8ma>;
   };

   spi1_miso_hs: spi1-miso-hs {
    rockchip,pins =
     <3 14 4 &pcfg_pull_up_8ma>;
   };

   spi1_mosi_hs: spi1-mosi-hs {
    rockchip,pins =
     <3 12 4 &pcfg_pull_up_8ma>;
   };
  };

  pdm {
   pdm_clk0m0: pdm-clk0m0 {
    rockchip,pins =
     <3 22 2 &pcfg_pull_none>;
   };

   pdm_clk0m1: pdm-clk0m1 {
    rockchip,pins =
     <2 22 1 &pcfg_pull_none>;
   };

   pdm_clk1: pdm-clk1 {
    rockchip,pins =
     <3 23 2 &pcfg_pull_none>;
   };

   pdm_sdi0m0: pdm-sdi0m0 {
    rockchip,pins =
     <3 27 2 &pcfg_pull_none>;
   };

   pdm_sdi0m1: pdm-sdi0m1 {
    rockchip,pins =
     <2 21 2 &pcfg_pull_none>;
   };

   pdm_sdi1: pdm-sdi1 {
    rockchip,pins =
     <3 24 2 &pcfg_pull_none>;
   };

   pdm_sdi2: pdm-sdi2 {
    rockchip,pins =
     <3 25 2 &pcfg_pull_none>;
   };

   pdm_sdi3: pdm-sdi3 {
    rockchip,pins =
     <3 26 2 &pcfg_pull_none>;
   };

   pdm_clk0m0_sleep: pdm-clk0m0-sleep {
    rockchip,pins =
     <3 22 0 &pcfg_input_high>;
   };

   pdm_clk0m_sleep1: pdm-clk0m1-sleep {
    rockchip,pins =
     <2 22 0 &pcfg_input_high>;
   };

   pdm_clk1_sleep: pdm-clk1-sleep {
    rockchip,pins =
     <3 23 0 &pcfg_input_high>;
   };

   pdm_sdi0m0_sleep: pdm-sdi0m0-sleep {
    rockchip,pins =
     <3 27 0 &pcfg_input_high>;
   };

   pdm_sdi0m1_sleep: pdm-sdi0m1-sleep {
    rockchip,pins =
     <2 21 0 &pcfg_input_high>;
   };

   pdm_sdi1_sleep: pdm-sdi1-sleep {
    rockchip,pins =
     <3 24 0 &pcfg_input_high>;
   };

   pdm_sdi2_sleep: pdm-sdi2-sleep {
    rockchip,pins =
     <3 25 0 &pcfg_input_high>;
   };

   pdm_sdi3_sleep: pdm-sdi3-sleep {
    rockchip,pins =
     <3 26 0 &pcfg_input_high>;
   };
  };

  i2s0 {
   i2s0_8ch_mclk: i2s0-8ch-mclk {
    rockchip,pins =
     <3 17 2 &pcfg_pull_none>;
   };

   i2s0_8ch_sclktx: i2s0-8ch-sclktx {
    rockchip,pins =
     <3 19 2 &pcfg_pull_none>;
   };

   i2s0_8ch_sclkrx: i2s0-8ch-sclkrx {
    rockchip,pins =
     <3 12 2 &pcfg_pull_none>;
   };

   i2s0_8ch_lrcktx: i2s0-8ch-lrcktx {
    rockchip,pins =
     <3 18 2 &pcfg_pull_none>;
   };

   i2s0_8ch_lrckrx: i2s0-8ch-lrckrx {
    rockchip,pins =
     <3 13 2 &pcfg_pull_none>;
   };

   i2s0_8ch_sdo0: i2s0-8ch-sdo0 {
    rockchip,pins =
     <3 20 2 &pcfg_pull_none>;
   };

   i2s0_8ch_sdo1: i2s0-8ch-sdo1 {
    rockchip,pins =
     <3 16 2 &pcfg_pull_none>;
   };

   i2s0_8ch_sdo2: i2s0-8ch-sdo2 {
    rockchip,pins =
     <3 15 2 &pcfg_pull_none>;
   };

   i2s0_8ch_sdo3: i2s0-8ch-sdo3 {
    rockchip,pins =
     <3 14 2 &pcfg_pull_none>;
   };

   i2s0_8ch_sdi0: i2s0-8ch-sdi0 {
    rockchip,pins =
     <3 21 2 &pcfg_pull_none>;
   };

   i2s0_8ch_sdi1: i2s0-8ch-sdi1 {
    rockchip,pins =
     <3 11 2 &pcfg_pull_none>;
   };

   i2s0_8ch_sdi2: i2s0-8ch-sdi2 {
    rockchip,pins =
     <3 9 2 &pcfg_pull_none>;
   };

   i2s0_8ch_sdi3: i2s0-8ch-sdi3 {
    rockchip,pins =
     <3 8 2 &pcfg_pull_none>;
   };
  };

  i2s1 {
   i2s1_2ch_mclk: i2s1-2ch-mclk {
    rockchip,pins =
     <2 19 1 &pcfg_pull_none>;
   };

   i2s1_2ch_sclk: i2s1-2ch-sclk {
    rockchip,pins =
     <2 18 1 &pcfg_pull_none>;
   };

   i2s1_2ch_lrck: i2s1-2ch-lrck {
    rockchip,pins =
     <2 17 1 &pcfg_pull_none>;
   };

   i2s1_2ch_sdi: i2s1-2ch-sdi {
    rockchip,pins =
     <2 21 1 &pcfg_pull_none>;
   };

   i2s1_2ch_sdo: i2s1-2ch-sdo {
    rockchip,pins =
     <2 20 1 &pcfg_pull_none>;
   };
  };

  i2s2 {
   i2s2_2ch_mclk: i2s2-2ch-mclk {
    rockchip,pins =
     <3 1 2 &pcfg_pull_none>;
   };

   i2s2_2ch_sclk: i2s2-2ch-sclk {
    rockchip,pins =
     <3 2 2 &pcfg_pull_none>;
   };

   i2s2_2ch_lrck: i2s2-2ch-lrck {
    rockchip,pins =
     <3 3 2 &pcfg_pull_none>;
   };

   i2s2_2ch_sdi: i2s2-2ch-sdi {
    rockchip,pins =
     <3 5 2 &pcfg_pull_none>;
   };

   i2s2_2ch_sdo: i2s2-2ch-sdo {
    rockchip,pins =
     <3 7 2 &pcfg_pull_none>;
   };
  };

  sdmmc {
   sdmmc_clk: sdmmc-clk {
    rockchip,pins =
     <1 30 1 &pcfg_pull_none_8ma>;
   };

   sdmmc_cmd: sdmmc-cmd {
    rockchip,pins =
     <1 31 1 &pcfg_pull_up_8ma>;
   };

   sdmmc_det: sdmmc-det {
    rockchip,pins =
     <0 3 1 &pcfg_pull_up_8ma>;
   };

   sdmmc_bus1: sdmmc-bus1 {
    rockchip,pins =
     <1 26 1 &pcfg_pull_up_8ma>;
   };

   sdmmc_bus4: sdmmc-bus4 {
    rockchip,pins =
     <1 26 1 &pcfg_pull_up_8ma>,
     <1 27 1 &pcfg_pull_up_8ma>,
     <1 28 1 &pcfg_pull_up_8ma>,
     <1 29 1 &pcfg_pull_up_8ma>;
   };

   sdmmc_gpio: sdmmc-gpio {
    rockchip,pins =
     <1 26 0 &pcfg_pull_up_4ma>,
     <1 27 0 &pcfg_pull_up_4ma>,
     <1 28 0 &pcfg_pull_up_4ma>,
     <1 29 0 &pcfg_pull_up_4ma>,
     <1 30 0 &pcfg_pull_up_4ma>,
     <1 31 0 &pcfg_pull_up_4ma>;
   };
  };

  sdio {
   sdio_clk: sdio-clk {
    rockchip,pins =
     <1 21 1 &pcfg_pull_none>;
   };

   sdio_cmd: sdio-cmd {
    rockchip,pins =
     <1 20 1 &pcfg_pull_up>;
   };

   sdio_bus4: sdio-bus4 {
    rockchip,pins =
     <1 22 1 &pcfg_pull_up>,
     <1 23 1 &pcfg_pull_up>,
     <1 24 1 &pcfg_pull_up>,
     <1 25 1 &pcfg_pull_up>;
   };

   sdio_gpio: sdio-gpio {
    rockchip,pins =
     <1 22 0 &pcfg_pull_up>,
     <1 23 0 &pcfg_pull_up>,
     <1 24 0 &pcfg_pull_up>,
     <1 25 0 &pcfg_pull_up>,
     <1 20 0 &pcfg_pull_up>,
     <1 21 0 &pcfg_pull_up>;
   };
  };

  emmc {
   emmc_clk: emmc-clk {
    rockchip,pins =
     <1 9 2 &pcfg_pull_none_8ma>;
   };

   emmc_cmd: emmc-cmd {
    rockchip,pins =
     <1 10 2 &pcfg_pull_up_8ma>;
   };

   emmc_pwren: emmc-pwren {
    rockchip,pins =
     <1 8 2 &pcfg_pull_none>;
   };

   emmc_rstnout: emmc-rstnout {
    rockchip,pins =
     <1 11 2 &pcfg_pull_none>;
   };

   emmc_bus1: emmc-bus1 {
    rockchip,pins =
     <1 0 2 &pcfg_pull_up_8ma>;
   };

   emmc_bus4: emmc-bus4 {
    rockchip,pins =
     <1 0 2 &pcfg_pull_up_8ma>,
     <1 1 2 &pcfg_pull_up_8ma>,
     <1 2 2 &pcfg_pull_up_8ma>,
     <1 3 2 &pcfg_pull_up_8ma>;
   };

   emmc_bus8: emmc-bus8 {
    rockchip,pins =
     <1 0 2 &pcfg_pull_up_8ma>,
     <1 1 2 &pcfg_pull_up_8ma>,
     <1 2 2 &pcfg_pull_up_8ma>,
     <1 3 2 &pcfg_pull_up_8ma>,
     <1 4 2 &pcfg_pull_up_8ma>,
     <1 5 2 &pcfg_pull_up_8ma>,
     <1 6 2 &pcfg_pull_up_8ma>,
     <1 7 2 &pcfg_pull_up_8ma>;
   };
  };

  flash {
   flash_cs0: flash-cs0 {
    rockchip,pins =
     <1 8 1 &pcfg_pull_none>;
   };

   flash_rdy: flash-rdy {
    rockchip,pins =
     <1 9 1 &pcfg_pull_none>;
   };

   flash_dqs: flash-dqs {
    rockchip,pins =
     <1 10 1 &pcfg_pull_none>;
   };

   flash_ale: flash-ale {
    rockchip,pins =
     <1 11 1 &pcfg_pull_none>;
   };

   flash_cle: flash-cle {
    rockchip,pins =
     <1 12 1 &pcfg_pull_none>;
   };

   flash_wrn: flash-wrn {
    rockchip,pins =
     <1 13 1 &pcfg_pull_none>;
   };

   flash_csl: flash-csl {
    rockchip,pins =
     <1 14 1 &pcfg_pull_none>;
   };

   flash_rdn: flash-rdn {
    rockchip,pins =
     <1 15 1 &pcfg_pull_none>;
   };

   flash_bus8: flash-bus8 {
    rockchip,pins =
     <1 0 1 &pcfg_pull_up_12ma>,
     <1 1 1 &pcfg_pull_up_12ma>,
     <1 2 1 &pcfg_pull_up_12ma>,
     <1 3 1 &pcfg_pull_up_12ma>,
     <1 4 1 &pcfg_pull_up_12ma>,
     <1 5 1 &pcfg_pull_up_12ma>,
     <1 6 1 &pcfg_pull_up_12ma>,
     <1 7 1 &pcfg_pull_up_12ma>;
   };
  };

  lcdc {
   lcdc_rgb_dclk_pin: lcdc-rgb-dclk-pin {
    rockchip,pins =
     <3 0 1 &pcfg_pull_none_12ma>;
   };

   lcdc_rgb_m0_hsync_pin: lcdc-rgb-m0-hsync-pin {
    rockchip,pins =
     <3 1 1 &pcfg_pull_none_12ma>;
   };

   lcdc_rgb_m0_vsync_pin: lcdc-rgb-m0-vsync-pin {
    rockchip,pins =
     <3 2 1 &pcfg_pull_none_12ma>;
   };

   lcdc_rgb_m0_den_pin: lcdc-rgb-m0-den-pin {
    rockchip,pins =
     <3 3 1 &pcfg_pull_none_12ma>;
   };

   lcdc_rgb888_m0_data_pins: lcdc-rgb888-m0-data-pins {
    rockchip,pins =
     <3 7 1 &pcfg_pull_none_8ma>,
     <3 6 1 &pcfg_pull_none_8ma>,
     <3 5 1 &pcfg_pull_none_8ma>,
     <3 4 1 &pcfg_pull_none_8ma>,
     <3 11 1 &pcfg_pull_none_8ma>,
     <3 10 1 &pcfg_pull_none_8ma>,
     <3 9 1 &pcfg_pull_none_8ma>,
     <3 8 1 &pcfg_pull_none_8ma>,
     <3 15 1 &pcfg_pull_none_8ma>,
     <3 14 1 &pcfg_pull_none_8ma>,
     <3 13 1 &pcfg_pull_none_8ma>,
     <3 12 1 &pcfg_pull_none_8ma>,
     <3 19 1 &pcfg_pull_none_8ma>,
     <3 18 1 &pcfg_pull_none_8ma>,
     <3 17 1 &pcfg_pull_none_8ma>,
     <3 16 1 &pcfg_pull_none_8ma>,
     <3 23 1 &pcfg_pull_none_8ma>,
     <3 22 1 &pcfg_pull_none_8ma>,
     <3 21 1 &pcfg_pull_none_8ma>,
     <3 20 1 &pcfg_pull_none_8ma>,
     <3 27 1 &pcfg_pull_none_8ma>,
     <3 26 1 &pcfg_pull_none_8ma>,
     <3 25 1 &pcfg_pull_none_8ma>,
     <3 24 1 &pcfg_pull_none_8ma>;
   };

   lcdc_rgb666_m0_data_pins: lcdc-rgb666-m0-data-pins {
    rockchip,pins =
     <3 7 1 &pcfg_pull_none_8ma>,
     <3 6 1 &pcfg_pull_none_8ma>,
     <3 5 1 &pcfg_pull_none_8ma>,
     <3 4 1 &pcfg_pull_none_8ma>,
     <3 11 1 &pcfg_pull_none_8ma>,
     <3 10 1 &pcfg_pull_none_8ma>,
     <3 9 1 &pcfg_pull_none_8ma>,
     <3 8 1 &pcfg_pull_none_8ma>,
     <3 15 1 &pcfg_pull_none_8ma>,
     <3 14 1 &pcfg_pull_none_8ma>,
     <3 13 1 &pcfg_pull_none_8ma>,
     <3 12 1 &pcfg_pull_none_8ma>,
     <3 19 1 &pcfg_pull_none_8ma>,
     <3 18 1 &pcfg_pull_none_8ma>,
     <3 17 1 &pcfg_pull_none_8ma>,
     <3 16 1 &pcfg_pull_none_8ma>,
     <3 21 1 &pcfg_pull_none_8ma>,
     <3 20 1 &pcfg_pull_none_8ma>;
   };

   lcdc_rgb565_m0_data_pins: lcdc-rgb565-m0-data-pins {
    rockchip,pins =
     <3 7 1 &pcfg_pull_none_8ma>,
     <3 6 1 &pcfg_pull_none_8ma>,
     <3 5 1 &pcfg_pull_none_8ma>,
     <3 4 1 &pcfg_pull_none_8ma>,
     <3 11 1 &pcfg_pull_none_8ma>,
     <3 10 1 &pcfg_pull_none_8ma>,
     <3 9 1 &pcfg_pull_none_8ma>,
     <3 8 1 &pcfg_pull_none_8ma>,
     <3 15 1 &pcfg_pull_none_8ma>,
     <3 14 1 &pcfg_pull_none_8ma>,
     <3 13 1 &pcfg_pull_none_8ma>,
     <3 12 1 &pcfg_pull_none_8ma>,
     <3 19 1 &pcfg_pull_none_8ma>,
     <3 18 1 &pcfg_pull_none_8ma>,
     <3 17 1 &pcfg_pull_none_8ma>,
     <3 16 1 &pcfg_pull_none_8ma>;
   };

   lcdc_rgb888_m1_data_pins: lcdc-rgb888-m1-data-pins {
    rockchip,pins =
     <3 6 1 &pcfg_pull_none_8ma>,
     <3 4 1 &pcfg_pull_none_8ma>,
     <3 11 1 &pcfg_pull_none_8ma>,
     <3 10 1 &pcfg_pull_none_8ma>,
     <3 13 1 &pcfg_pull_none_8ma>,
     <3 19 1 &pcfg_pull_none_8ma>,
     <3 18 1 &pcfg_pull_none_8ma>,
     <3 17 1 &pcfg_pull_none_8ma>,
     <3 16 1 &pcfg_pull_none_8ma>,
     <3 23 1 &pcfg_pull_none_8ma>,
     <3 22 1 &pcfg_pull_none_8ma>,
     <3 21 1 &pcfg_pull_none_8ma>,
     <3 20 1 &pcfg_pull_none_8ma>,
     <3 27 1 &pcfg_pull_none_8ma>,
     <3 26 1 &pcfg_pull_none_8ma>,
     <3 25 1 &pcfg_pull_none_8ma>,
     <3 24 1 &pcfg_pull_none_8ma>;
   };

   lcdc_rgb666_m1_data_pins: lcdc-rgb666-m1-data-pins {
    rockchip,pins =
     <3 6 1 &pcfg_pull_none_8ma>,
     <3 4 1 &pcfg_pull_none_8ma>,
     <3 11 1 &pcfg_pull_none_8ma>,
     <3 10 1 &pcfg_pull_none_8ma>,
     <3 13 1 &pcfg_pull_none_8ma>,
     <3 19 1 &pcfg_pull_none_8ma>,
     <3 18 1 &pcfg_pull_none_8ma>,
     <3 17 1 &pcfg_pull_none_8ma>,
     <3 16 1 &pcfg_pull_none_8ma>,
     <3 21 1 &pcfg_pull_none_8ma>,
     <3 20 1 &pcfg_pull_none_8ma>;
   };

   lcdc_rgb565_m1_data_pins: lcdc-rgb565-m1-data-pins {
    rockchip,pins =
     <3 6 1 &pcfg_pull_none_8ma>,
     <3 4 1 &pcfg_pull_none_8ma>,
     <3 11 1 &pcfg_pull_none_8ma>,
     <3 10 1 &pcfg_pull_none_8ma>,
     <3 13 1 &pcfg_pull_none_8ma>,
     <3 19 1 &pcfg_pull_none_8ma>,
     <3 18 1 &pcfg_pull_none_8ma>,
     <3 17 1 &pcfg_pull_none_8ma>,
     <3 16 1 &pcfg_pull_none_8ma>;
   };
  };

  pwm0 {
   pwm0_pin: pwm0-pin {
    rockchip,pins =
     <0 15 1 &pcfg_pull_none>;
   };
  };

  pwm1 {
   pwm1_pin: pwm1-pin {
    rockchip,pins =
     <0 16 1 &pcfg_pull_none>;
   };
  };

  pwm2 {
   pwm2_pin: pwm2-pin {
    rockchip,pins =
     <2 13 1 &pcfg_pull_none>;
   };
  };

  pwm3 {
   pwm3_pin: pwm3-pin {
    rockchip,pins =
     <0 17 1 &pcfg_pull_none>;
   };
  };

  pwm4 {
   pwm4_pin: pwm4-pin {
    rockchip,pins =
     <3 18 3 &pcfg_pull_none>;
   };
  };

  pwm5 {
   pwm5_pin: pwm5-pin {
    rockchip,pins =
     <3 19 3 &pcfg_pull_none>;
   };
  };

  pwm6 {
   pwm6_pin: pwm6-pin {
    rockchip,pins =
     <3 20 3 &pcfg_pull_none>;
   };
  };

  pwm7 {
   pwm7_pin: pwm7-pin {
    rockchip,pins =
     <3 21 3 &pcfg_pull_none>;
   };
  };

  gmac {
   rmii_pins: rmii-pins {
    rockchip,pins =

     <2 0 2 &pcfg_pull_none_12ma>,

     <2 1 2 &pcfg_pull_none_12ma>,

     <2 2 2 &pcfg_pull_none_12ma>,

     <2 3 2 &pcfg_pull_none>,

     <2 4 2 &pcfg_pull_none>,

     <2 5 2 &pcfg_pull_none>,

     <2 6 2 &pcfg_pull_none>,

     <2 7 2 &pcfg_pull_none>,

     <2 9 2 &pcfg_pull_none>;
   };

   mac_refclk_12ma: mac-refclk-12ma {
    rockchip,pins =
     <2 10 2 &pcfg_pull_none_12ma>;
   };

   mac_refclk: mac-refclk {
    rockchip,pins =
     <2 10 2 &pcfg_pull_none>;
   };
  };

  cif-m0 {
   cif_clkout_m0: cif-clkout-m0 {
    rockchip,pins = <2 11 1 &pcfg_pull_none>;
   };

   dvp_d2d9_m0: dvp-d2d9-m0 {
    rockchip,pins =
     <2 0 1 &pcfg_pull_none>,
     <2 1 1 &pcfg_pull_none>,
     <2 2 1 &pcfg_pull_none>,
     <2 3 1 &pcfg_pull_none>,
     <2 4 1 &pcfg_pull_none>,
     <2 5 1 &pcfg_pull_none>,
     <2 6 1 &pcfg_pull_none>,
     <2 7 1 &pcfg_pull_none>,
     <2 8 1 &pcfg_pull_none>,
     <2 9 1 &pcfg_pull_none>,
     <2 10 1 &pcfg_pull_none>,
     <2 11 1 &pcfg_pull_none>;
   };

   dvp_d0d1_m0: dvp-d0d1-m0 {
    rockchip,pins =
     <2 12 1 &pcfg_pull_none>,
     <2 14 1 &pcfg_pull_none>;
   };

   dvp_d10d11_m0:d10-d11-m0 {
    rockchip,pins =
     <2 15 1 &pcfg_pull_none>,
     <2 16 1 &pcfg_pull_none>;
   };
  };

  cif-m1 {
   cif_clkout_m1: cif-clkout-m1 {
    rockchip,pins = <3 24 3 &pcfg_pull_none>;
   };

   dvp_d2d9_m1: dvp-d2d9-m1 {
    rockchip,pins =
     <3 3 3 &pcfg_pull_none>,
     <3 5 3 &pcfg_pull_none>,
     <3 7 3 &pcfg_pull_none>,
     <3 8 3 &pcfg_pull_none>,
     <3 9 3 &pcfg_pull_none>,
     <3 12 3 &pcfg_pull_none>,
     <3 14 3 &pcfg_pull_none>,
     <3 15 3 &pcfg_pull_none>,
     <3 25 3 &pcfg_pull_none>,
     <3 26 3 &pcfg_pull_none>,
     <3 27 3 &pcfg_pull_none>,
     <3 24 3 &pcfg_pull_none>;
   };

   dvp_d0d1_m1: dvp-d0d1-m1 {
    rockchip,pins =
     <3 1 3 &pcfg_pull_none>,
     <3 2 3 &pcfg_pull_none>;
   };

   dvp_d10d11_m1:d10-d11-m1 {
    rockchip,pins =
     <3 22 3 &pcfg_pull_none>,
     <3 23 3 &pcfg_pull_none>;
   };
  };

  isp {
   isp_prelight: isp-prelight {
    rockchip,pins = <3 25 4 &pcfg_pull_none>;
   };
  };
 };
};
# 8 "arch/arm64/boot/dts/rockchip/rk3326.dtsi" 2

&cru {
 assigned-clocks = <&cru 4>;
 assigned-clock-rates = <1040000000>;
};

&gpu_opp_table {
 opp-520000000 {
  opp-hz = /bits/ 64 <520000000>;
  opp-microvolt = <1175000>;
  opp-microvolt-L0 = <1175000>;
  opp-microvolt-L1 = <1150000>;
  opp-microvolt-L2 = <1100000>;
  opp-microvolt-L3 = <1050000>;
 };
};
# 13 "arch/arm64/boot/dts/rockchip/rk3326-863-lp3-v10.dtsi" 2
# 1 "arch/arm64/boot/dts/rockchip/rk3326-863-cif-sensor.dtsi" 1






# 1 "./arch/arm64/boot/dts/../../../../drivers/soc/rockchip/rk_camera_sensor_info.h" 1
# 8 "arch/arm64/boot/dts/rockchip/rk3326-863-cif-sensor.dtsi" 2
/{
 cif_sensor: cif_sensor {
  compatible = "rockchip,sensor";
  status = "disabled";

  gc2145_b {
   is_front = <0>;
   powerdown-gpios = <&gpio2 13 0>;
   pwdn_active = <0x01>;
   pwr_active = <0x01>;
   rockchip,power_pmu_name1 = "vcc2v8_dvp";
   rockchip,power_pmu_voltage1 = <2800000>;
   rockchip,power_pmu_name2 = "vcc1v8_dvp";
   rockchip,power_pmu_voltage2 = <1800000>;
   mir = <0>;
   flash_attach = <0>;
   resolution = <0x200000>;
   powerup_sequence = <((0x04 << ((0) * 4)) | (0x05 << ((1) * 4)) | (0x06 << ((2) * 4)) | (0x07 << ((3) * 4)))>;
   orientation = <90>;
   i2c_add = <0x78>;
   i2c_chl = <2>;
   cif_chl = <0>;
   mclk_rate = <24>;
  };

  gc0312_f {
   is_front = <1>;
   powerdown-gpios = <&gpio2 14 0>;
   pwdn_active = <0x01>;
   pwr_active = <0x01>;
   rockchip,power_pmu_name1 = "vcc2v8_dvp";
   rockchip,power_pmu_voltage1 = <2800000>;
   rockchip,power_pmu_name2 = "vcc1v8_dvp";
   rockchip,power_pmu_voltage2 = <1800000>;
   mir = <0>;
   flash_attach = <0>;
   resolution = <0x30000>;
   powerup_sequence = <((0x04 << ((0) * 4)) | (0x05 << ((1) * 4)) | (0x06 << ((2) * 4)) | (0x07 << ((3) * 4)))>;
   orientation = <270>;
   i2c_add = <0x42>;
   i2c_chl = <2>;
   cif_chl = <0>;
   mclk_rate = <24>;
  };
 };
};
# 14 "arch/arm64/boot/dts/rockchip/rk3326-863-lp3-v10.dtsi" 2
# 1 "arch/arm64/boot/dts/rockchip/px30-android.dtsi" 1






/ {
 chosen: chosen {
  bootargs = "earlyprintk=uart8250,mmio32,0xff160000 swiotlb=1 console=ttyFIQ0 androidboot.baseband=N/A androidboot.veritymode=enforcing androidboot.hardware=rk30board androidboot.console=ttyFIQ0 init=/init kpti=0";
 };

 fiq-debugger {
  compatible = "rockchip,fiq-debugger";
  rockchip,serial-id = <2>;
  rockchip,wake-irq = <0>;

  rockchip,irq-mode-enable = <0>;
  rockchip,baudrate = <1500000>;
  interrupts = <0 127 8>;
  pinctrl-names = "default";
  pinctrl-0 = <&uart2m0_xfer>;
  status = "okay";
 };

 firmware {
  firmware_android: android {};
 };

 reserved-memory {
  #address-cells = <2>;
  #size-cells = <2>;
  ranges;

  drm_logo: drm-logo@00000000 {
   compatible = "rockchip,drm-logo";
   reg = <0x0 0x0 0x0 0x0>;
  };
 };

 ramoops_mem: ramoops_mem@110000 {
  reg = <0x0 0x110000 0x0 0xf0000>;
  reg-names = "ramoops_mem";
 };

 ramoops {
  compatible = "ramoops";
  record-size = <0x0 0x20000>;
  console-size = <0x0 0x80000>;
  ftrace-size = <0x0 0x00000>;
  pmsg-size = <0x0 0x50000>;
  memory-region = <&ramoops_mem>;
 };
};

&cpu0_opp_table {
 rockchip,avs = <1>;
};

&display_subsystem {
 status = "disabled";
 ports = <&vopb_out>, <&vopl_out>;
 logo-memory-region = <&drm_logo>;

 route {
  route_lvds: route-lvds {
   status = "disabled";
   logo,uboot = "logo.bmp";
   logo,kernel = "logo_kernel.bmp";
   logo,mode = "center";
   charge_logo,mode = "center";
   connect = <&vopb_out_lvds>;
  };

  route_dsi: route-dsi {
   status = "disabled";
   logo,uboot = "logo.bmp";
   logo,kernel = "logo_kernel.bmp";
   logo,mode = "center";
   charge_logo,mode = "center";
   connect = <&vopb_out_dsi>;
  };

  route_rgb: route-rgb {
   status = "disabled";
   logo,uboot = "logo.bmp";
   logo,kernel = "logo_kernel.bmp";
   logo,mode = "center";
   charge_logo,mode = "center";
   connect = <&vopb_out_rgb>;
  };
 };
};
# 15 "arch/arm64/boot/dts/rockchip/rk3326-863-lp3-v10.dtsi" 2

/ {
 adc-keys {
  compatible = "adc-keys";
  io-channels = <&saradc 2>;
  io-channel-names = "buttons";
  poll-interval = <100>;
  keyup-threshold-microvolt = <1800000>;

  vol-down-key {
   linux,code = <114>;
   label = "volume down";
   press-threshold-microvolt = <300000>;
  };

  vol-up-key {
   linux,code = <115>;
   label = "volume up";
   press-threshold-microvolt = <17000>;
  };
 };

 backlight: backlight {
  compatible = "pwm-backlight";
  pwms = <&pwm1 0 25000 0>;
  brightness-levels = <
    0 10 10 11 11 12 12 13
    13 14 14 15 15 16 16 17
    17 18 18 19 20 21 22 23
    24 25 26 27 28 29 30 31
    32 33 34 35 36 37 38 39
    40 41 42 43 44 45 46 47
    48 49 50 51 52 53 54 55
    56 57 58 59 60 61 62 63
    64 65 66 67 68 69 70 71
    72 73 74 75 76 77 78 79
    80 81 82 83 84 85 86 87
    88 89 90 91 92 93 94 95
    96 97 98 99 100 101 102 103
   104 105 106 107 108 109 110 111
   112 113 114 115 116 117 118 119
   120 121 122 123 124 125 126 127
   128 129 130 131 132 133 134 135
   136 137 138 139 140 141 142 143
   144 145 146 147 148 149 150 151
   152 153 154 155 156 157 158 159
   160 161 162 163 164 165 166 167
   168 169 170 171 172 173 174 175
   176 177 178 179 180 181 182 183
   184 185 186 187 188 189 190 191
   192 193 194 195 196 197 198 199
   200 201 202 203 204 205 206 207
   208 209 210 211 212 213 214 215
   216 217 218 219 220 221 222 223
   224 225 226 227 228 229 230 231
   232 233 234 235 236 237 238 239
   240 241 242 243 244 245 246 247
   248 249 250 251 252 253 254 255>;
  default-brightness-level = <200>;
 };

 charge-animation {
  compatible = "rockchip,uboot-charge";
  rockchip,uboot-charge-on = <1>;
  rockchip,android-charge-on = <0>;
  rockchip,uboot-low-power-voltage = <3500>;
  rockchip,screen-on-voltage = <3600>;
  status = "okay";
 };

 rk817-sound {
  compatible = "simple-audio-card";
  simple-audio-card,format = "i2s";
  simple-audio-card,name = "rockchip,rk817-codec";
  simple-audio-card,mclk-fs = <256>;
  simple-audio-card,widgets =
   "Microphone", "Mic Jack",
   "Headphone", "Headphone Jack";
  simple-audio-card,routing =
   "Mic Jack", "MICBIAS1",
   "IN1P", "Mic Jack",
   "Headphone Jack", "HPOL",
   "Headphone Jack", "HPOR";
  simple-audio-card,cpu {
   sound-dai = <&i2s1_2ch>;
  };
  simple-audio-card,codec {
   sound-dai = <&rk817_codec>;
  };
 };

 rk_headset {
  compatible = "rockchip_headset";
  headset_gpio = <&gpio2 22 1>;
  pinctrl-names = "default";
  pinctrl-0 = <&hp_det>;
 };

 sdio_pwrseq: sdio-pwrseq {
  compatible = "mmc-pwrseq-simple";
  clocks = <&cru 5>;
  clock-names = "clk_wifi_pmu";
  pinctrl-names = "default";
  pinctrl-0 = <&wifi_enable_h>;







  reset-gpios = <&gpio0 2 1>;
 };

 vccsys: vccsys {
  compatible = "regulator-fixed";
  regulator-name = "vcc3v8_sys";
  regulator-always-on;
  regulator-boot-on;
  regulator-min-microvolt = <3800000>;
  regulator-max-microvolt = <3800000>;
 };

 wireless-wlan {
  compatible = "wlan-platdata";
  wifi_chip_type = "rtl8723cs";
  WIFI,host_wake_irq = <&gpio0 10 0>;
  WIFI,vbat_gpio = <&gpio3 14 1>;
  status = "okay";
 };

 wireless-bluetooth {
  compatible = "bluetooth-platdata";
  uart_rts_gpios = <&gpio1 19 1>;
  pinctrl-names = "default","rts_gpio";
  pinctrl-0 = <&uart1_rts>;
  pinctrl-1 = <&uart1_rts_gpio>;
  BT,reset_gpio = <&gpio0 17 0>;
  BT,wake_gpio = <&gpio0 1 0>;
  BT,wake_host_irq = <&gpio0 11 0>;
  status = "okay";
 };
};

&cif {
 status = "okay";
};

&cif_sensor {
 status = "okay";
};

&display_subsystem {
 status = "okay";
};

&dsi {
 status = "okay";

 panel@0 {
  compatible = "aoly,sl008pa21y1285-b00", "simple-panel-dsi";
  reg = <0>;
  backlight = <&backlight>;
  enable-gpios = <&gpio0 15 1>;
  reset-gpios = <&gpio3 15 1>;
  prepare-delay-ms = <20>;
  reset-delay-ms = <20>;
  init-delay-ms = <20>;
  enable-delay-ms = <120>;
  disable-delay-ms = <20>;
  unprepare-delay-ms = <20>;

  width-mm = <108>;
  height-mm = <172>;

  dsi,flags = <((1 << 0) | (1 << 1) |
         (1 << 11) | (1 << 9))>;
  dsi,format = <0>;
  dsi,lanes = <4>;

  panel-init-sequence = [
   05 78 01 11
   05 14 01 29
  ];

  panel-exit-sequence = [
   05 00 01 28
   05 00 01 10
  ];

  display-timings {
   native-mode = <&timing0>;

   timing0: timing0 {
    clock-frequency = <66000000>;
    hactive = <800>;
    vactive = <1280>;
    hfront-porch = <2>;
    hsync-len = <18>;
    hback-porch = <18>;
    vfront-porch = <4>;
    vsync-len = <4>;
    vback-porch = <16>;
    hsync-active = <0>;
    vsync-active = <0>;
    de-active = <0>;
    pixelclk-active = <0>;
   };
  };
 };
};

&bus_apll {
 bus-supply = <&vdd_logic>;
 status = "okay";
};

&cpu0 {
 cpu-supply = <&vdd_arm>;
};

&cpu0_opp_table {



 rockchip,board-irdrop = <

  0 815 37500
  816 1119 50000
  1200 1512 75000
 >;
};

&dmc_opp_table {



 rockchip,board-irdrop = <

  451 800 75000
 >;
};

&dsi_in_vopl {
 status = "disabled";
};

&dfi {
 status = "okay";
};

&dmc {
 center-supply = <&vdd_logic>;
 status = "okay";
};

&emmc {
 bus-width = <8>;
 cap-mmc-highspeed;
 mmc-hs200-1_8v;
 supports-emmc;
 disable-wp;
 non-removable;
 num-slots = <1>;
 status = "okay";
};

&gpu {
 mali-supply = <&vdd_logic>;
 status = "okay";
};

&i2c0 {
 status = "okay";

 rk817: pmic@20 {
  compatible = "rockchip,rk817";
  reg = <0x20>;
  interrupt-parent = <&gpio0>;
  interrupts = <7 8>;
  pinctrl-names = "default", "pmic-sleep",
    "pmic-power-off", "pmic-reset";
  pinctrl-0 = <&pmic_int>;
  pinctrl-1 = <&soc_slppin_slp>, <&rk817_slppin_slp>;
  pinctrl-2 = <&soc_slppin_gpio>, <&rk817_slppin_pwrdn>;
  pinctrl-3 = <&soc_slppin_rst>, <&rk817_slppin_rst>;
  rockchip,system-power-controller;
  wakeup-source;
  #clock-cells = <1>;
  clock-output-names = "rk808-clkout1", "rk808-clkout2";


  pmic-reset-func = <1>;

  vcc1-supply = <&vccsys>;
  vcc2-supply = <&vccsys>;
  vcc3-supply = <&vccsys>;
  vcc4-supply = <&vccsys>;
  vcc5-supply = <&vccsys>;
  vcc6-supply = <&vccsys>;
  vcc7-supply = <&vcc_3v0>;
  vcc8-supply = <&vccsys>;
  vcc9-supply = <&dcdc_boost>;

  pwrkey {
   status = "okay";
  };

  pinctrl_rk8xx: pinctrl_rk8xx {
   gpio-controller;
   #gpio-cells = <2>;

   rk817_ts_gpio1: rk817_ts_gpio1 {
    pins = "gpio_ts";
    function = "pin_fun1";


   };

   rk817_gt_gpio2: rk817_gt_gpio2 {
    pins = "gpio_gt";
    function = "pin_fun1";
   };

   rk817_pin_ts: rk817_pin_ts {
    pins = "gpio_ts";
    function = "pin_fun0";
   };

   rk817_pin_gt: rk817_pin_gt {
    pins = "gpio_gt";
    function = "pin_fun0";
   };

   rk817_slppin_null: rk817_slppin_null {
    pins = "gpio_slp";
    function = "pin_fun0";
   };

   rk817_slppin_slp: rk817_slppin_slp {
    pins = "gpio_slp";
    function = "pin_fun1";
   };

   rk817_slppin_pwrdn: rk817_slppin_pwrdn {
    pins = "gpio_slp";
    function = "pin_fun2";
   };

   rk817_slppin_rst: rk817_slppin_rst {
    pins = "gpio_slp";
    function = "pin_fun3";
   };
  };

  regulators {
   vdd_logic: DCDC_REG1 {
    regulator-always-on;
    regulator-boot-on;
    regulator-min-microvolt = <950000>;
    regulator-max-microvolt = <1350000>;
    regulator-ramp-delay = <6001>;
    regulator-initial-mode = <0x2>;
    regulator-name = "vdd_logic";
    regulator-state-mem {
     regulator-on-in-suspend;
     regulator-suspend-microvolt = <950000>;
    };
   };

   vdd_arm: DCDC_REG2 {
    regulator-always-on;
    regulator-boot-on;
    regulator-min-microvolt = <950000>;
    regulator-max-microvolt = <1350000>;
    regulator-ramp-delay = <6001>;
    regulator-initial-mode = <0x2>;
    regulator-name = "vdd_arm";
    regulator-state-mem {
     regulator-off-in-suspend;
     regulator-suspend-microvolt = <950000>;
    };
   };

   vcc_ddr: DCDC_REG3 {
    regulator-always-on;
    regulator-boot-on;
    regulator-initial-mode = <0x2>;
    regulator-name = "vcc_ddr";
    regulator-state-mem {
     regulator-on-in-suspend;
    };
   };

   vcc_3v0: DCDC_REG4 {
    regulator-always-on;
    regulator-boot-on;
    regulator-min-microvolt = <3000000>;
    regulator-max-microvolt = <3000000>;
    regulator-initial-mode = <0x2>;
    regulator-name = "vcc_3v0";
    regulator-state-mem {
     regulator-on-in-suspend;
     regulator-suspend-microvolt = <3000000>;
    };
   };

   vcc_1v0: LDO_REG1 {
    regulator-always-on;
    regulator-boot-on;
    regulator-min-microvolt = <1000000>;
    regulator-max-microvolt = <1000000>;
    regulator-name = "vcc_1v0";
    regulator-state-mem {
     regulator-on-in-suspend;
     regulator-suspend-microvolt = <1000000>;
    };
   };

   vcc1v8_soc: LDO_REG2 {
    regulator-always-on;
    regulator-boot-on;
    regulator-min-microvolt = <1800000>;
    regulator-max-microvolt = <1800000>;

    regulator-name = "vcc1v8_soc";
    regulator-state-mem {
     regulator-on-in-suspend;
     regulator-suspend-microvolt = <1800000>;
    };
   };

   vdd1v0_soc: LDO_REG3 {
    regulator-always-on;
    regulator-boot-on;
    regulator-min-microvolt = <1000000>;
    regulator-max-microvolt = <1000000>;

    regulator-name = "vcc1v0_soc";
    regulator-state-mem {
     regulator-on-in-suspend;
     regulator-suspend-microvolt = <1000000>;
    };
   };

   vcc3v0_pmu: LDO_REG4 {
    regulator-always-on;
    regulator-boot-on;
    regulator-min-microvolt = <3000000>;
    regulator-max-microvolt = <3000000>;

    regulator-name = "vcc3v0_pmu";
    regulator-state-mem {
     regulator-on-in-suspend;
     regulator-suspend-microvolt = <3000000>;

    };
   };

   vccio_sd: LDO_REG5 {
    regulator-always-on;
    regulator-boot-on;
    regulator-min-microvolt = <1800000>;
    regulator-max-microvolt = <3300000>;

    regulator-name = "vccio_sd";
    regulator-state-mem {
     regulator-on-in-suspend;
     regulator-suspend-microvolt = <3300000>;
    };
   };

   vcc_sd: LDO_REG6 {
    regulator-min-microvolt = <3300000>;
    regulator-max-microvolt = <3300000>;

    regulator-name = "vcc_sd";
    regulator-state-mem {
     regulator-on-in-suspend;
     regulator-suspend-microvolt = <3300000>;

    };
   };

   vcc2v8_dvp: LDO_REG7 {
    regulator-boot-on;
    regulator-min-microvolt = <2800000>;
    regulator-max-microvolt = <2800000>;

    regulator-name = "vcc2v8_dvp";
    regulator-state-mem {
     regulator-off-in-suspend;
     regulator-suspend-microvolt = <2800000>;
    };
   };

   vcc1v8_dvp: LDO_REG8 {
    regulator-boot-on;
    regulator-min-microvolt = <1800000>;
    regulator-max-microvolt = <1800000>;

    regulator-name = "vcc1v8_dvp";
    regulator-state-mem {
     regulator-off-in-suspend;
     regulator-suspend-microvolt = <1800000>;
    };
   };

   vdd1v5_dvp: LDO_REG9 {
    regulator-boot-on;
    regulator-min-microvolt = <1500000>;
    regulator-max-microvolt = <1500000>;

    regulator-name = "vdd1v5_dvp";
    regulator-state-mem {
     regulator-off-in-suspend;
     regulator-suspend-microvolt = <1500000>;
    };
   };

   dcdc_boost: BOOST {
    regulator-always-on;
    regulator-boot-on;
    regulator-min-microvolt = <4700000>;
    regulator-max-microvolt = <5400000>;
    regulator-name = "boost";
   };

   otg_switch: OTG_SWITCH {
    regulator-boot-on;
    regulator-name = "otg_switch";
   };
  };

  battery {
   compatible = "rk817,battery";
   ocv_table = <3500 3548 3592 3636 3687 3740 3780
    3806 3827 3846 3864 3889 3929 3964
    3993 4015 4030 4041 4056 4076 4148>;
   design_capacity = <4000>;
   design_qmax = <4200>;
   bat_res = <100>;
   sleep_enter_current = <150>;
   sleep_exit_current = <180>;
   sleep_filter_current = <100>;
   power_off_thresd = <3500>;
   zero_algorithm_vol = <3850>;
   max_soc_offset = <60>;
   monitor_sec = <5>;
   sample_res = <10>;
   virtual_power = <0>;
  };

  charger {
   compatible = "rk817,charger";
   min_input_voltage = <4500>;
   max_input_current = <1500>;
   max_chrg_current = <2000>;
   max_chrg_voltage = <4200>;
   chrg_term_mode = <0>;
   chrg_finish_cur = <300>;
   virtual_power = <0>;
   dc_det_adc = <0>;
   extcon = <&u2phy>;
  };

  rk817_codec: codec {
   #sound-dai-cells = <0>;
   compatible = "rockchip,rk817-codec";
   clocks = <&cru 21>;
   clock-names = "mclk";
   pinctrl-names = "default";
   pinctrl-0 = <&i2s1_2ch_mclk>;
   hp-volume = <20>;
   spk-volume = <3>;
   mic-in-differential;
   status = "okay";
  };
 };
};

&i2c1 {
 status = "okay";

 ts@40 {
  status = "okay";
  compatible = "GSL,GSL3673_800X1280";
  reg = <0x40>;
  irq_gpio_number = <&gpio0 5 8>;
  rst_gpio_number = <&gpio0 12 0>;
 };

 sensor@19 {
  status = "okay";
  compatible = "gs_lis3dh";
  reg = <0x19>;
  type = <2>;
  irq-gpio = <&gpio0 13 8>;
  irq_enable = <0>;
  poll_delay_ms = <30>;
  layout = <7>;
  reprobe_en = <1>;
 };
};

&i2c2 {
 status = "okay";
};

&i2s1_2ch {
 status = "okay";
 #sound-dai-cells = <0>;
};

&io_domains {
 status = "okay";

 vccio1-supply = <&vcc_3v0>;
 vccio2-supply = <&vccio_sd>;
 vccio3-supply = <&vcc2v8_dvp>;
 vccio4-supply = <&vcc_3v0>;
 vccio5-supply = <&vcc_3v0>;
};

&mipi_dphy {
 status = "okay";
};

&nandc0 {
 status = "okay";
};

&pinctrl {
 headphone {
  hp_det: hp-det {
   rockchip,pins = <2 22 0 &pcfg_pull_up>;
  };
 };

 pmic {
  pmic_int: pmic_int {
   rockchip,pins =
    <0 7 0 &pcfg_pull_up>;
  };

  soc_slppin_gpio: soc_slppin_gpio {
   rockchip,pins =
    <0 4 0 &pcfg_output_low>;
  };

  soc_slppin_slp: soc_slppin_slp {
   rockchip,pins =
    <0 4 1 &pcfg_pull_none>;
  };

  soc_slppin_rst: soc_slppin_rst {
   rockchip,pins =
    <0 4 2 &pcfg_pull_none>;
  };
 };

 sdio-pwrseq {
  wifi_enable_h: wifi-enable-h {
   rockchip,pins = <0 2 0 &pcfg_pull_none>;
  };
 };
};

&pmu_io_domains {
 status = "okay";

 pmuio1-supply = <&vcc3v0_pmu>;
 pmuio2-supply = <&vcc3v0_pmu>;
};

&pwm1 {
 status = "okay";
};

&rk_rga {
 status = "okay";
};

&rockchip_suspend {
 status = "okay";
 rockchip,sleep-debug-en = <1>;
};

&route_dsi {
 status = "okay";
};

&saradc {
 status = "okay";
 vref-supply = <&vcc1v8_soc>;
};

&sdmmc {
 bus-width = <4>;
 cap-mmc-highspeed;
 cap-sd-highspeed;
 supports-sd;
 card-detect-delay = <800>;
 ignore-pm-notify;
 sd-uhs-sdr12;
 sd-uhs-sdr25;
 sd-uhs-sdr50;
 sd-uhs-sdr104;
 vqmmc-supply = <&vccio_sd>;
 vmmc-supply = <&vcc_sd>;
 status = "disabled";
};

&sdio {
 bus-width = <4>;
 cap-sd-highspeed;
 supports-sdio;
 ignore-pm-notify;
 keep-power-in-suspend;
 non-removable;
 mmc-pwrseq = <&sdio_pwrseq>;
 sd-uhs-sdr104;
 status = "okay";
};

&tsadc {
 pinctrl-names = "init", "default";
 pinctrl-0 = <&tsadc_otp_gpio>;
 pinctrl-1 = <&tsadc_otp_out>;
 status = "okay";
};

&u2phy {
 status = "okay";

 u2phy_host: host-port {
  rockchip,low-power-mode;
  status = "okay";
 };

 u2phy_otg: otg-port {
  rockchip,low-power-mode;
  status = "okay";
 };
};

&usb20_otg {
 status = "okay";
};

&uart1 {
 pinctrl-names = "default";
 pinctrl-0 = <&uart1_xfer &uart1_cts>;
 status = "okay";
};

&vip_mmu {
 status = "okay";
};

&vopb {
 status = "okay";
};

&vopb_mmu {
 status = "okay";
};

&vopl {
 status = "okay";
};

&vopl_mmu {
 status = "okay";
};

&vpu_combo {
 status = "okay";
};
# 9 "arch/arm64/boot/dts/rockchip/rk3326-863-lp3-v10.dts" 2

/ {
 model = "Rockchip rk3326 863 board";
 compatible = "rockchip,rk3326-863-lp3-v10", "rockchip,rk3326";
};

&firmware_android {
 compatible = "android,firmware";
 fstab {
  compatible = "android,fstab";
  system {
   compatible = "android,system";
   dev = "/dev/block/by-name/system";
   type = "ext4";
   mnt_flags = "ro,barrier=1,inode_readahead_blks=8";
   fsmgr_flags = "wait";
  };
  vendor {
   compatible = "android,vendor";
   dev = "/dev/block/by-name/vendor";
   type = "ext4";
   mnt_flags = "ro,barrier=1,inode_readahead_blks=8";
   fsmgr_flags = "wait";
  };
 };
};
