Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Thu Feb 13 11:56:28 2025
| Host         : Kobe_Jr running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file shifter_timing_summary_routed.rpt -pb shifter_timing_summary_routed.pb -rpx shifter_timing_summary_routed.rpx -warn_on_violation
| Design       : shifter
| Device       : 7z007s-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    8          inf        0.000                      0                    8           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.904ns  (logic 5.480ns (50.255%)  route 5.424ns (49.745%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    R17                  IBUF (Prop_ibuf_I_O)         1.447     1.447 r  sw_IBUF[0]_inst/O
                         net (fo=6, routed)           2.389     3.836    sw_IBUF[0]
    SLICE_X42Y36         LUT3 (Prop_lut3_I0_O)        0.153     3.989 r  led_OBUF[1]_inst_i_4/O
                         net (fo=1, routed)           0.692     4.682    led_OBUF[1]_inst_i_4_n_0
    SLICE_X42Y36         LUT5 (Prop_lut5_I4_O)        0.331     5.013 r  led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.343     7.355    led_OBUF[1]
    P20                  OBUF (Prop_obuf_I_O)         3.549    10.904 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.904    led[1]
    P20                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.902ns  (logic 5.505ns (50.494%)  route 5.397ns (49.506%))
  Logic Levels:           4  (IBUF=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    N16                  IBUF (Prop_ibuf_I_O)         1.474     1.474 r  sw_IBUF[3]_inst/O
                         net (fo=8, routed)           2.473     3.947    sw_IBUF[3]
    SLICE_X43Y37         LUT6 (Prop_lut6_I3_O)        0.124     4.071 r  led_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           0.000     4.071    led_OBUF[4]_inst_i_2_n_0
    SLICE_X43Y37         MUXF7 (Prop_muxf7_I0_O)      0.212     4.283 r  led_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.925     7.207    led_OBUF[4]
    T19                  OBUF (Prop_obuf_I_O)         3.695    10.902 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.902    led[4]
    T19                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.900ns  (logic 5.525ns (50.690%)  route 5.375ns (49.310%))
  Logic Levels:           4  (IBUF=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U20                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    U20                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  sw_IBUF[1]_inst/O
                         net (fo=8, routed)           2.438     3.917    sw_IBUF[1]
    SLICE_X42Y36         LUT5 (Prop_lut5_I2_O)        0.152     4.069 r  led_OBUF[7]_inst_i_2/O
                         net (fo=1, routed)           0.640     4.709    led_OBUF[7]_inst_i_2_n_0
    SLICE_X43Y35         LUT5 (Prop_lut5_I0_O)        0.348     5.057 r  led_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.296     7.354    led_OBUF[7]
    W20                  OBUF (Prop_obuf_I_O)         3.547    10.900 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000    10.900    led[7]
    W20                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.742ns  (logic 5.244ns (48.813%)  route 5.499ns (51.187%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    R17                  IBUF (Prop_ibuf_I_O)         1.447     1.447 r  sw_IBUF[0]_inst/O
                         net (fo=6, routed)           2.349     3.796    sw_IBUF[0]
    SLICE_X43Y36         LUT6 (Prop_lut6_I5_O)        0.124     3.920 r  led_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.879     4.799    led_OBUF[0]_inst_i_2_n_0
    SLICE_X43Y36         LUT5 (Prop_lut5_I0_O)        0.124     4.923 r  led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.271     7.193    led_OBUF[0]
    N20                  OBUF (Prop_obuf_I_O)         3.549    10.742 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.742    led[0]
    N20                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.713ns  (logic 5.514ns (51.467%)  route 5.199ns (48.533%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L15                                               0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    L15                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  sw_IBUF[6]_inst/O
                         net (fo=8, routed)           2.056     3.547    sw_IBUF[6]
    SLICE_X42Y36         LUT3 (Prop_lut3_I2_O)        0.150     3.697 r  led_OBUF[6]_inst_i_3/O
                         net (fo=1, routed)           0.800     4.497    led_OBUF[6]_inst_i_3_n_0
    SLICE_X42Y35         LUT5 (Prop_lut5_I2_O)        0.328     4.825 r  led_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.343     7.168    led_OBUF[6]
    V20                  OBUF (Prop_obuf_I_O)         3.545    10.713 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.713    led[6]
    V20                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.362ns  (logic 5.314ns (51.280%)  route 5.048ns (48.720%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L15                                               0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    L15                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  sw_IBUF[6]_inst/O
                         net (fo=8, routed)           2.222     3.713    sw_IBUF[6]
    SLICE_X43Y36         LUT3 (Prop_lut3_I0_O)        0.124     3.837 r  led_OBUF[5]_inst_i_2/O
                         net (fo=1, routed)           0.812     4.649    led_OBUF[5]_inst_i_2_n_0
    SLICE_X43Y37         LUT5 (Prop_lut5_I2_O)        0.124     4.773 r  led_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.014     6.787    led_OBUF[5]
    U13                  OBUF (Prop_obuf_I_O)         3.574    10.362 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000    10.362    led[5]
    U13                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.342ns  (logic 5.528ns (53.448%)  route 4.814ns (46.552%))
  Logic Levels:           4  (IBUF=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    N16                  IBUF (Prop_ibuf_I_O)         1.474     1.474 r  sw_IBUF[3]_inst/O
                         net (fo=8, routed)           2.511     3.985    sw_IBUF[3]
    SLICE_X43Y35         LUT6 (Prop_lut6_I5_O)        0.124     4.109 r  led_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.000     4.109    led_OBUF[3]_inst_i_3_n_0
    SLICE_X43Y35         MUXF7 (Prop_muxf7_I1_O)      0.217     4.326 r  led_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.303     6.630    led_OBUF[3]
    T20                  OBUF (Prop_obuf_I_O)         3.712    10.342 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.342    led[3]
    T20                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.243ns  (logic 5.279ns (51.535%)  route 4.964ns (48.465%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U20                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    U20                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  sw_IBUF[1]_inst/O
                         net (fo=8, routed)           2.438     3.917    sw_IBUF[1]
    SLICE_X42Y36         LUT3 (Prop_lut3_I0_O)        0.124     4.041 r  led_OBUF[2]_inst_i_4/O
                         net (fo=1, routed)           0.609     4.650    led_OBUF[2]_inst_i_4_n_0
    SLICE_X42Y37         LUT5 (Prop_lut5_I4_O)        0.124     4.774 r  led_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.917     6.691    led_OBUF[2]
    R19                  OBUF (Prop_obuf_I_O)         3.552    10.243 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.243    led[2]
    R19                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[4]
                            (input port)
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.583ns  (logic 1.645ns (63.675%)  route 0.938ns (36.325%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R14                                               0.000     0.000 r  sw[4] (IN)
                         net (fo=0)                   0.000     0.000    sw[4]
    R14                  IBUF (Prop_ibuf_I_O)         0.280     0.280 r  sw_IBUF[4]_inst/O
                         net (fo=8, routed)           0.341     0.621    sw_IBUF[4]
    SLICE_X43Y37         LUT6 (Prop_lut6_I3_O)        0.045     0.666 r  led_OBUF[5]_inst_i_3/O
                         net (fo=1, routed)           0.137     0.803    led_OBUF[5]_inst_i_3_n_0
    SLICE_X43Y37         LUT5 (Prop_lut5_I4_O)        0.045     0.848 r  led_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.460     1.308    led_OBUF[5]
    U13                  OBUF (Prop_obuf_I_O)         1.275     2.583 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.583    led[5]
    U13                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.628ns  (logic 1.628ns (61.927%)  route 1.001ns (38.073%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P14                                               0.000     0.000 r  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    P14                  IBUF (Prop_ibuf_I_O)         0.285     0.285 r  sw_IBUF[5]_inst/O
                         net (fo=8, routed)           0.463     0.748    sw_IBUF[5]
    SLICE_X42Y37         LUT6 (Prop_lut6_I0_O)        0.045     0.793 r  led_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.091     0.885    led_OBUF[2]_inst_i_2_n_0
    SLICE_X42Y37         LUT5 (Prop_lut5_I0_O)        0.045     0.930 r  led_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.446     1.376    led_OBUF[2]
    R19                  OBUF (Prop_obuf_I_O)         1.253     2.628 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.628    led[2]
    R19                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[9]
                            (input port)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.757ns  (logic 1.604ns (58.159%)  route 1.154ns (41.841%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T12                                               0.000     0.000 r  sw[9] (IN)
                         net (fo=0)                   0.000     0.000    sw[9]
    T12                  IBUF (Prop_ibuf_I_O)         0.309     0.309 r  sw_IBUF[9]_inst/O
                         net (fo=16, routed)          0.535     0.844    sw_IBUF[9]
    SLICE_X42Y36         LUT5 (Prop_lut5_I3_O)        0.045     0.889 r  led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.619     1.508    led_OBUF[1]
    P20                  OBUF (Prop_obuf_I_O)         1.250     2.757 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.757    led[1]
    P20                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[4]
                            (input port)
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.758ns  (logic 1.691ns (61.314%)  route 1.067ns (38.686%))
  Logic Levels:           4  (IBUF=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R14                                               0.000     0.000 r  sw[4] (IN)
                         net (fo=0)                   0.000     0.000    sw[4]
    R14                  IBUF (Prop_ibuf_I_O)         0.280     0.280 r  sw_IBUF[4]_inst/O
                         net (fo=8, routed)           0.461     0.741    sw_IBUF[4]
    SLICE_X43Y35         LUT6 (Prop_lut6_I3_O)        0.045     0.786 r  led_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.000     0.786    led_OBUF[3]_inst_i_3_n_0
    SLICE_X43Y35         MUXF7 (Prop_muxf7_I1_O)      0.065     0.851 r  led_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.606     1.457    led_OBUF[3]
    T20                  OBUF (Prop_obuf_I_O)         1.301     2.758 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.758    led[3]
    T20                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[4]
                            (input port)
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.759ns  (logic 1.615ns (58.540%)  route 1.144ns (41.460%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R14                                               0.000     0.000 r  sw[4] (IN)
                         net (fo=0)                   0.000     0.000    sw[4]
    R14                  IBUF (Prop_ibuf_I_O)         0.280     0.280 r  sw_IBUF[4]_inst/O
                         net (fo=8, routed)           0.470     0.750    sw_IBUF[4]
    SLICE_X42Y35         LUT6 (Prop_lut6_I1_O)        0.045     0.795 r  led_OBUF[6]_inst_i_4/O
                         net (fo=1, routed)           0.054     0.849    led_OBUF[6]_inst_i_4_n_0
    SLICE_X42Y35         LUT5 (Prop_lut5_I4_O)        0.045     0.894 r  led_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.620     1.514    led_OBUF[6]
    V20                  OBUF (Prop_obuf_I_O)         1.245     2.759 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.759    led[6]
    V20                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[9]
                            (input port)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.843ns  (logic 1.603ns (56.399%)  route 1.240ns (43.601%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T12                                               0.000     0.000 r  sw[9] (IN)
                         net (fo=0)                   0.000     0.000    sw[9]
    T12                  IBUF (Prop_ibuf_I_O)         0.309     0.309 r  sw_IBUF[9]_inst/O
                         net (fo=16, routed)          0.613     0.922    sw_IBUF[9]
    SLICE_X43Y36         LUT5 (Prop_lut5_I3_O)        0.045     0.967 r  led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.627     1.594    led_OBUF[0]
    N20                  OBUF (Prop_obuf_I_O)         1.250     2.843 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.843    led[0]
    N20                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[9]
                            (input port)
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.918ns  (logic 1.601ns (54.882%)  route 1.316ns (45.118%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T12                                               0.000     0.000 r  sw[9] (IN)
                         net (fo=0)                   0.000     0.000    sw[9]
    T12                  IBUF (Prop_ibuf_I_O)         0.309     0.309 r  sw_IBUF[9]_inst/O
                         net (fo=16, routed)          0.695     1.004    sw_IBUF[9]
    SLICE_X43Y35         LUT5 (Prop_lut5_I1_O)        0.045     1.049 r  led_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.621     1.670    led_OBUF[7]
    W20                  OBUF (Prop_obuf_I_O)         1.247     2.918 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     2.918    led[7]
    W20                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.934ns  (logic 1.678ns (57.199%)  route 1.256ns (42.801%))
  Logic Levels:           4  (IBUF=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P14                                               0.000     0.000 r  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    P14                  IBUF (Prop_ibuf_I_O)         0.285     0.285 r  sw_IBUF[5]_inst/O
                         net (fo=8, routed)           0.361     0.646    sw_IBUF[5]
    SLICE_X43Y37         LUT6 (Prop_lut6_I3_O)        0.045     0.691 r  led_OBUF[4]_inst_i_3/O
                         net (fo=1, routed)           0.000     0.691    led_OBUF[4]_inst_i_3_n_0
    SLICE_X43Y37         MUXF7 (Prop_muxf7_I1_O)      0.065     0.756 r  led_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.895     1.651    led_OBUF[4]
    T19                  OBUF (Prop_obuf_I_O)         1.284     2.934 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.934    led[4]
    T19                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------





