Trace_Name,FPGA_Ball_Names_A,FPGA_Ball_Names_B
IL12_11.TB.G13.D6,C23,U4
IL12_11.TB.G13.D1_P,A19,V6
IL12_11.TB.G13.D1_N,B19,V7
IL12_11.TB.G13.D0_P,D18,AB1
IL12_11.TB.G13.D0_N,F18,AC1
IL12_11.TB.G13.D3_P,E19,AE5
IL12_11.TB.G13.D3_N,F19,AE4
IL12_11.TB.G13.D5_P,D20,AD6
IL12_11.TB.G13.D5_N,F20,AE6
IL12_11.TB.G13.D2_P,C19,V1
IL12_11.TB.G13.D2_N,D19,W1
IL12_11.TB.G13.D4_P,A20,T1
IL12_11.TB.G13.D4_N,C20,U1
IL12_11.TB.G13.C_P,E17,AD1
IL12_11.TB.G13.C_N,F17,AE1
IL12_11.TB.G8.D3_P,A23,AG3
IL12_11.TB.G8.D3_N,B23,AH3
IL12_11.TB.G8.D1_P,C22,AL1
IL12_11.TB.G8.D1_N,D22,AM2
IL12_11.TB.G8.D2_P,E22,AJ1
IL12_11.TB.G8.D2_N,F22,AK1
IL12_11.TB.G8.D0_P,A22,AG1
IL12_11.TB.G8.D0_N,B22,AH1
IL12_11.LR.G3.S_P,B29,AC3
IL12_11.LR.G3.S_N,B30,AB2
IL12_11.LR.G3.D4_P,H27,AC2
IL12_11.LR.G3.D4_N,H28,AE2
IL12_11.LR.G3.D3_P,J29,AD3
IL12_11.LR.G3.D3_N,K29,AE3
IL12_11.LR.G3.D2_P,L31,W2
IL12_11.LR.G3.D2_N,L30,Y1
IL12_11.LR.G3.D1_P,C32,AC5
IL12_11.LR.G3.D1_N,D32,AD4
IL12_11.LR.G3.D0_P,F30,AB3
IL12_11.LR.G3.D0_N,E30,AB4
IL12_11.LR.G2.S_P,N30,AB5
IL12_11.LR.G2.S_N,N29,AB6
IL12_11.LR.G2.D0_P,K27,AC7
IL12_11.LR.G2.D0_N,K26,AD7
IL12_11.LR.G2.D3_P,P27,AB7
IL12_11.LR.G2.D3_N,P26,AC6
IL12_11.LR.G2.D4_P,L26,Y4
IL12_11.LR.G2.D4_N,L27,W4
IL12_11.LR.G2.D1_P,K28,Y5
IL12_11.LR.G2.D1_N,L29,W5
IL12_11.LR.G2.D2_P,N27,Y7
IL12_11.LR.G2.D2_N,N26,Y6
IL12_11.LR.G1.S_P,K31,R1
IL12_11.LR.G1.S_N,J32,T2
IL12_11.LR.G1.D4_P,K32,W3
IL12_11.LR.G1.D4_N,L32,Y3
IL12_11.LR.G1.D2_P,H31,U2
IL12_11.LR.G1.D2_N,H30,U3
IL12_11.LR.G1.D1_P,F32,N1
IL12_11.LR.G1.D1_N,H32,P1
IL12_11.LR.G1.D3_P,J30,R3
IL12_11.LR.G1.D3_N,K30,T3
IL12_11.LR.G1.D0_P,F31,P2
IL12_11.LR.G1.D0_N,E32,P3
IL12_11.LR.G0.S_P,B32,R4
IL12_11.LR.G0.S_N,C31,T5
IL12_11.LR.G0.D4_P,D30,T4
IL12_11.LR.G0.D4_N,D31,U5
IL12_11.LR.G0.D3_P,F29,U6
IL12_11.LR.G0.D3_N,F28,U7
IL12_11.LR.G0.D2_P,D29,R6
IL12_11.LR.G0.D2_N,E29,T6
IL12_11.LR.G0.D0_P,C28,R7
IL12_11.LR.G0.D0_N,D28,T7
IL12_11.LR.G0.D1_P,C29,P5
IL12_11.LR.G0.D1_N,C30,P4
