#-----------------------------------------------------------
# Vivado v2014.2 (64-bit)
# SW Build 932637 on Wed Jun 11 13:08:52 MDT 2014
# IP Build 924643 on Fri May 30 09:20:16 MDT 2014
# Start of session at: Wed May 13 04:34:27 2015
# Process ID: 6337
# Log file: /Xilinx/hdl/projects/adv7511/zed/vivado.log
# Journal file: /Xilinx/hdl/projects/adv7511/zed/vivado.jou
#-----------------------------------------------------------
start_gui
source system_project.tcl
# source ../../scripts/adi_env.tcl
## set ad_hdl_dir  "../../.."
## set ad_phdl_dir "../../.."
## if [info exists ::env(ADI_HDL_DIR)] {
##   set ad_hdl_dir $::env(ADI_HDL_DIR)
## }
## if [info exists ::env(ADI_PHDL_DIR)] {
##   set ad_phdl_dir $::env(ADI_PHDL_DIR)
## }
# source $ad_hdl_dir/projects/scripts/adi_project.tcl
## set xl_board "none"
## if {![info exists REQUIRED_VIVADO_VERSION]} {
##   set REQUIRED_VIVADO_VERSION "2014.2"
## }
## if {[info exists ::env(ADI_IGNORE_VERSION_CHECK)]} {
##   set IGNORE_VERSION_CHECK 1
## } elseif {![info exists IGNORE_VERSION_CHECK]} {
##   set IGNORE_VERSION_CHECK 0
## }
## proc adi_project_create {project_name} {
## 
##   global ad_hdl_dir
##   global ad_phdl_dir
##   global xl_board
##   global REQUIRED_VIVADO_VERSION
##   global IGNORE_VERSION_CHECK
## 
##   set xl_board "none"
##   set project_part "none"
##   set project_board "none"
## 
##   if [regexp "_ml605$" $project_name] {
##     set xl_board "ml605"
##     set project_part "xc6vlx240tff1156-1"
##     set project_board "ml605"
##   }
##   if [regexp "_ac701$" $project_name] {
##     set xl_board "ac701"
##     set project_part "xc7a200tfbg676-2"
##     set project_board "xilinx.com:artix7:ac701:1.0"
##   }
##   if [regexp "_kc705$" $project_name] {
##     set xl_board "kc705"
##     set project_part "xc7k325tffg900-2"
##     set project_board "xilinx.com:kintex7:kc705:1.1"
##   }
##   if [regexp "_vc707$" $project_name] {
##     set xl_board "vc707"
##     set project_part "xc7vx485tffg1761-2"
##     set project_board "xilinx.com:virtex7:vc707:1.1"
##   }
##   if [regexp "_kcu105$" $project_name] {
##     set xl_board "kcu105"
##     set project_part "xcku040-ffva1156-2-e-es1"
##     set project_board "not-applicable"
##   }
##   if [regexp "_zed$" $project_name] {
##     set xl_board "zed"
##     set project_part "xc7z020clg484-1"
##     set project_board "em.avnet.com:zynq:zed:d"
##   }
##   if [regexp "_zc702$" $project_name] {
##     set xl_board "zc702"
##     set project_part "xc7z020clg484-1"
##     set project_board "xilinx.com:zynq:zc702:1.0"
##   }
##   if [regexp "_zc706$" $project_name] {
##     set xl_board "zc706"
##     set project_part "xc7z045ffg900-2"
##     set project_board "xilinx.com:zc706:part0:1.0"
##   }
## 
##    if [regexp "_mitx045$" $project_name] {
##     set xl_board "mitx045"
##     set project_part "xc7z045ffg900-2"
##     set project_board "em.avnet.com:mini_itx_7z045:part0:1.0"
##   }
## 
##   # planahead - 6 and down
## 
##   if {$xl_board eq "ml605"} {
## 
##     set project_system_dir "./$project_name.srcs/sources_1/edk/$xl_board"
## 
##     create_project $project_name . -part $project_part  -force
##     set_property board $project_board [current_project]
## 
##     import_files -norecurse $ad_hdl_dir/projects/common/ml605/system.xmp
## 
##     generate_target {synthesis implementation} [get_files $project_system_dir/system.xmp]
##     make_wrapper -files [get_files $project_system_dir/system.xmp] -top
##     import_files -force -norecurse -fileset sources_1 $project_system_dir/system_stub.v
## 
##     return
##   }
## 
##   # vivado - 7 and up
## 
##   if {!$IGNORE_VERSION_CHECK && [string compare [version -short] $REQUIRED_VIVADO_VERSION] != 0} {
##     return -code error [format "ERROR: This project requires Vivado %s." $REQUIRED_VIVADO_VERSION]
##   }
## 
##   set project_system_dir "./$project_name.srcs/sources_1/bd/system"
## 
##   create_project $project_name . -part $project_part -force
##   if {$project_board ne "not-applicable"} {
##     set_property board $project_board [current_project]
##   }
## 
##   set lib_dirs $ad_hdl_dir/library
##   if {$ad_hdl_dir ne $ad_phdl_dir} {
##     lappend lib_dirs $ad_phdl_dir/library
##   }
## 
##   set_property ip_repo_paths $lib_dirs [current_fileset]
##   update_ip_catalog
## 
##   set_msg_config -id {BD 41-1348} -new_severity info
##   set_msg_config -id {BD 41-1343} -new_severity info
##   set_msg_config -id {BD 41-1306} -new_severity info
##   set_msg_config -id {IP_Flow 19-1687} -new_severity info
##   set_msg_config -id {filemgmt 20-1763} -new_severity info
##   set_msg_config -severity {CRITICAL WARNING} -quiet -id {BD 41-1276} -new_severity error
## 
##   create_bd_design "system"
##   source system_bd.tcl
## 
##   save_bd_design
##   validate_bd_design
## 
##   generate_target {synthesis implementation} [get_files  $project_system_dir/system.bd]
##   make_wrapper -files [get_files $project_system_dir/system.bd] -top
##   import_files -force -norecurse -fileset sources_1 $project_system_dir/hdl/system_wrapper.v
## }
## proc adi_project_files {project_name project_files} {
## 
##   global ad_hdl_dir
##   global ad_phdl_dir
## 
##   add_files -norecurse -fileset sources_1 $project_files
##   set_property top system_top [current_fileset]
## }
## proc adi_project_run {project_name} {
## 
##   global ad_hdl_dir
##   global ad_phdl_dir
##   global xl_board
## 
##   # planahead - 6 and down
## 
##   if {$xl_board eq "ml605"} {
## 
##     set project_system_dir "./$project_name.srcs/sources_1/edk/$xl_board"
## 
##     set_property strategy MapTiming [get_runs impl_1]
##     set_property strategy TimingWithIOBPacking [get_runs synth_1]
## 
##     launch_runs synth_1
##     wait_on_run synth_1
##     open_run synth_1
##     report_timing -file timing_synth.log
## 
##     launch_runs impl_1 -to_step bitgen
##     wait_on_run impl_1
##     open_run impl_1
##     report_timing -file timing_impl.log
## 
##     # -- Unable to find an equivalent
##     #if [expr [get_property SLACK [get_timing_paths]] < 0] {
##     #  puts "ERROR: Timing Constraints NOT met."
##     #  use_this_invalid_command_to_crash
##     #}
## 
##     export_hardware [get_files $project_system_dir/system.xmp] [get_runs impl_1] -bitstream
## 
##     return
##   }
## 
##   # vivado - 7 and up
## 
##   set project_system_dir "./$project_name.srcs/sources_1/bd/system"
## 
##   set_property constrs_type XDC [current_fileset -constrset]
## 
##   launch_runs synth_1
##   wait_on_run synth_1
##   open_run synth_1
##   report_timing_summary -file timing_synth.log
## 
##   set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_1]
##   set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE Explore [get_runs impl_1]
##   set_property STRATEGY "Performance_Explore" [get_runs impl_1]
## 
##   launch_runs impl_1 -to_step write_bitstream
##   wait_on_run impl_1
##   open_run impl_1
##   report_timing_summary -file timing_impl.log
## 
##   #get_property STATS.THS [get_runs impl_1]
##   #get_property STATS.TNS [get_runs impl_1]
##   #get_property STATS.TPWS [get_runs impl_1]
## 
##   export_hardware [get_files $project_system_dir/system.bd] [get_runs impl_1] -bitstream
## 
##   if [expr [get_property SLACK [get_timing_paths]] < 0] {
##     puts "ERROR: Timing Constraints NOT met."
##     use_this_invalid_command_to_crash
##   }
## }
# adi_project_create adv7511_zed
CRITICAL WARNING: [Board 49-4] Problem parsing board_part file - /Xilinx/Vivado/2014.2/data/boards/board_parts/zynq/zc706/1.0/board_part.xml, The board part 'xc7z045ffg900-2' is either not supported or invalid.
CRITICAL WARNING: [Board 49-4] Problem parsing board_part file - /Xilinx/Vivado/2014.2/data/boards/board_parts/zynq/zc706/0.9/board_part.xml, The board part 'xc7z045ffg900-2' is either not supported or invalid.
CRITICAL WARNING: [Board 49-4] Problem parsing board_part file - /Xilinx/Vivado/2014.2/data/boards/board_parts/kintex7/kc705/1.0/board_part.xml, The board part 'xc7k325tffg900-2' is either not supported or invalid.
CRITICAL WARNING: [Board 49-4] Problem parsing board_part file - /Xilinx/Vivado/2014.2/data/boards/board_parts/kintex7/kc705/0.9/board_part.xml, The board part 'xc7k325tffg900-2' is either not supported or invalid.
INFO: [Project 1-518] Migrating old board value em.avnet.com:zynq:zed:d to new board_part em.avnet.com:zed:part0:1.0
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/Xilinx/hdl/library'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/Xilinx/Vivado/2014.2/data/ip'.
Wrote  : </Xilinx/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/system.bd> 
## source $ad_hdl_dir/projects/common/zed/zed_system_bd.tcl
### set DDR [create_bd_intf_port -mode Master -vlnv xilinx.com:interface:ddrx_rtl:1.0 DDR]
### set FIXED_IO [create_bd_intf_port -mode Master -vlnv xilinx.com:display_processing_system7:fixedio_rtl:1.0 FIXED_IO]
### set IIC_FMC [create_bd_intf_port -mode Master -vlnv xilinx.com:interface:iic_rtl:1.0 IIC_FMC]
### set GPIO_I [create_bd_port -dir I -from 31 -to 0 GPIO_I]
### set GPIO_O [create_bd_port -dir O -from 31 -to 0 GPIO_O]
### set GPIO_T [create_bd_port -dir O -from 31 -to 0 GPIO_T]
### set hdmi_out_clk    [create_bd_port -dir O hdmi_out_clk]
### set hdmi_hsync      [create_bd_port -dir O hdmi_hsync]
### set hdmi_vsync      [create_bd_port -dir O hdmi_vsync]
### set hdmi_data_e     [create_bd_port -dir O hdmi_data_e]
### set hdmi_data       [create_bd_port -dir O -from 15 -to 0 hdmi_data]
### set i2s_mclk        [create_bd_port -dir O -type clk i2s_mclk]
### set i2s_bclk        [create_bd_port -dir O i2s_bclk]
### set i2s_lrclk       [create_bd_port -dir O i2s_lrclk]
### set i2s_sdata_out   [create_bd_port -dir O i2s_sdata_out]
### set i2s_sdata_in    [create_bd_port -dir I i2s_sdata_in]
### set iic_mux_scl_I   [create_bd_port -dir I -from 1 -to 0 iic_mux_scl_I]
### set iic_mux_scl_O   [create_bd_port -dir O -from 1 -to 0 iic_mux_scl_O]
### set iic_mux_scl_T   [create_bd_port -dir O iic_mux_scl_T]
### set iic_mux_sda_I   [create_bd_port -dir I -from 1 -to 0 iic_mux_sda_I]
### set iic_mux_sda_O   [create_bd_port -dir O -from 1 -to 0 iic_mux_sda_O]
### set iic_mux_sda_T   [create_bd_port -dir O iic_mux_sda_T ]
### set otg_vbusoc      [create_bd_port -dir I otg_vbusoc]
### set spdif           [create_bd_port -dir O spdif]
### set sys_ps7  [create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.4 sys_ps7]
### set_property -dict [list CONFIG.PCW_IMPORT_BOARD_PRESET {ZedBoard}] $sys_ps7
INFO: [PS7-1] Applying Board Preset ZedBoard...
### set_property -dict [list CONFIG.PCW_TTC0_PERIPHERAL_ENABLE {0}] $sys_ps7
### set_property -dict [list CONFIG.PCW_EN_CLK1_PORT {1}] $sys_ps7
### set_property -dict [list CONFIG.PCW_EN_RST1_PORT {1}] $sys_ps7
### set_property -dict [list CONFIG.PCW_FPGA0_PERIPHERAL_FREQMHZ {100.0}] $sys_ps7
### set_property -dict [list CONFIG.PCW_FPGA1_PERIPHERAL_FREQMHZ {200.0}] $sys_ps7
### set_property -dict [list CONFIG.PCW_USE_FABRIC_INTERRUPT {1}] $sys_ps7
### set_property -dict [list CONFIG.PCW_USE_S_AXI_HP0 {1}] $sys_ps7
### set_property -dict [list CONFIG.PCW_IRQ_F2P_INTR {1}] $sys_ps7
### set_property -dict [list CONFIG.PCW_GPIO_EMIO_GPIO_ENABLE {1}] $sys_ps7
### set_property -dict [list CONFIG.PCW_GPIO_EMIO_GPIO_IO {32}] $sys_ps7
### set_property -dict [list CONFIG.PCW_USE_DMA0 {1}] $sys_ps7
### set_property -dict [list CONFIG.PCW_USE_DMA1 {1}] $sys_ps7
### set_property -dict [list CONFIG.PCW_USE_DMA2 {1}] $sys_ps7
### set_property -dict [list CONFIG.PCW_IRQ_F2P_MODE {REVERSE}] $sys_ps7
### set axi_iic_main [create_bd_cell -type ip -vlnv xilinx.com:ip:axi_iic:2.0 axi_iic_main]
### set_property -dict [list CONFIG.USE_BOARD_FLOW {true} CONFIG.IIC_BOARD_INTERFACE {IIC_MAIN}] $axi_iic_main
### set sys_i2c_mixer [create_bd_cell -type ip -vlnv analog.com:user:util_i2c_mixer:1.0 sys_i2c_mixer]
### set sys_concat_intc [create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 sys_concat_intc]
### set_property -dict [list CONFIG.NUM_PORTS {16}] $sys_concat_intc
### set axi_cpu_interconnect [create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi_cpu_interconnect]
### set_property -dict [list CONFIG.NUM_MI {7}] $axi_cpu_interconnect
### set_property -dict [list CONFIG.STRATEGY {1}] $axi_cpu_interconnect
### set sys_rstgen [create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 sys_rstgen]
### set_property -dict [list CONFIG.C_EXT_RST_WIDTH {1}] $sys_rstgen
### set sys_logic_inv [create_bd_cell -type ip -vlnv xilinx.com:ip:util_vector_logic:1.0 sys_logic_inv]
### set_property -dict [list CONFIG.C_SIZE {1}] $sys_logic_inv
### set_property -dict [list CONFIG.C_OPERATION {not}] $sys_logic_inv
### set axi_hdmi_clkgen [create_bd_cell -type ip -vlnv analog.com:user:axi_clkgen:1.0 axi_hdmi_clkgen]
### set axi_hdmi_core [create_bd_cell -type ip -vlnv analog.com:user:axi_hdmi_tx:1.0 axi_hdmi_core]
### set axi_hdmi_dma [create_bd_cell -type ip -vlnv xilinx.com:ip:axi_vdma:6.2 axi_hdmi_dma]
### set_property -dict [list CONFIG.c_m_axis_mm2s_tdata_width {64}] $axi_hdmi_dma
### set_property -dict [list CONFIG.c_use_mm2s_fsync {1}] $axi_hdmi_dma
### set_property -dict [list CONFIG.c_include_s2mm {0}] $axi_hdmi_dma
### set axi_hdmi_interconnect [create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi_hdmi_interconnect]
### set_property -dict [list CONFIG.NUM_MI {1}] $axi_hdmi_interconnect
### set sys_audio_clkgen [create_bd_cell -type ip -vlnv xilinx.com:ip:clk_wiz:5.1 sys_audio_clkgen]
### set_property -dict [list CONFIG.PRIM_IN_FREQ {200.000}] $sys_audio_clkgen
### set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {12.288}] $sys_audio_clkgen
### set_property -dict [list CONFIG.USE_LOCKED {false}] $sys_audio_clkgen
### set_property -dict [list CONFIG.USE_RESET {true} CONFIG.RESET_TYPE {ACTIVE_LOW}] $sys_audio_clkgen
### set axi_spdif_tx_core [create_bd_cell -type ip -vlnv analog.com:user:axi_spdif_tx:1.0 axi_spdif_tx_core]
### set_property -dict [list CONFIG.C_DMA_TYPE {1}] $axi_spdif_tx_core
### set_property -dict [list CONFIG.C_S_AXI_ADDR_WIDTH {16}] $axi_spdif_tx_core
### set axi_i2s_adi [create_bd_cell -type ip -vlnv analog.com:user:axi_i2s_adi:1.0 axi_i2s_adi]
### set_property -dict [list CONFIG.C_DMA_TYPE {1}] $axi_i2s_adi
### set_property -dict [list CONFIG.C_S_AXI_ADDR_WIDTH {16}] $axi_i2s_adi
### set axi_iic_fmc [create_bd_cell -type ip -vlnv xilinx.com:ip:axi_iic:2.0 axi_iic_fmc]
### set sys_100m_clk_source [get_bd_pins sys_ps7/FCLK_CLK0]
### set sys_200m_clk_source [get_bd_pins sys_ps7/FCLK_CLK1]
### connect_bd_net -net sys_100m_clk $sys_100m_clk_source
### connect_bd_net -net sys_200m_clk $sys_200m_clk_source
### connect_bd_net -net sys_100m_clk [get_bd_pins sys_rstgen/slowest_sync_clk]
### connect_bd_net -net sys_aux_reset [get_bd_pins sys_rstgen/ext_reset_in] [get_bd_pins sys_ps7/FCLK_RESET0_N]
### set sys_100m_resetn_source [get_bd_pins sys_rstgen/peripheral_aresetn]
### set sys_200m_resetn_source [get_bd_pins sys_rstgen/interconnect_aresetn]
### connect_bd_net -net sys_100m_resetn $sys_100m_resetn_source
### connect_bd_net -net sys_200m_resetn $sys_200m_resetn_source
### connect_bd_intf_net -intf_net sys_ps7_ddr [get_bd_intf_ports DDR] [get_bd_intf_pins sys_ps7/DDR]
### connect_bd_net -net sys_ps7_GPIO_I [get_bd_ports GPIO_I] [get_bd_pins sys_ps7/GPIO_I]
INFO: [BD 41-1306] The connection to interface pin /sys_ps7/GPIO_I is being overridden by the user. This pin will not be connected as a part of interface connection GPIO_0
### connect_bd_net -net sys_ps7_GPIO_O [get_bd_ports GPIO_O] [get_bd_pins sys_ps7/GPIO_O]
INFO: [BD 41-1306] The connection to interface pin /sys_ps7/GPIO_O is being overridden by the user. This pin will not be connected as a part of interface connection GPIO_0
### connect_bd_net -net sys_ps7_GPIO_T [get_bd_ports GPIO_T] [get_bd_pins sys_ps7/GPIO_T]
INFO: [BD 41-1306] The connection to interface pin /sys_ps7/GPIO_T is being overridden by the user. This pin will not be connected as a part of interface connection GPIO_0
### connect_bd_intf_net -intf_net sys_ps7_fixed_io [get_bd_intf_ports FIXED_IO] [get_bd_intf_pins sys_ps7/FIXED_IO]
### connect_bd_net -net sys_100m_clk [get_bd_pins sys_ps7/M_AXI_GP0_ACLK]
### connect_bd_net -net sys_100m_clk [get_bd_pins axi_cpu_interconnect/ACLK] $sys_100m_clk_source
### connect_bd_net -net sys_100m_resetn [get_bd_pins axi_cpu_interconnect/ARESETN] $sys_100m_resetn_source
### connect_bd_intf_net -intf_net axi_cpu_interconnect_s00_axi [get_bd_intf_pins axi_cpu_interconnect/S00_AXI] [get_bd_intf_pins sys_ps7/M_AXI_GP0]
### connect_bd_net -net sys_100m_clk [get_bd_pins axi_cpu_interconnect/S00_ACLK] $sys_100m_clk_source
### connect_bd_net -net sys_100m_resetn [get_bd_pins axi_cpu_interconnect/S00_ARESETN] $sys_100m_resetn_source
### connect_bd_intf_net -intf_net axi_cpu_interconnect_m00_axi [get_bd_intf_pins axi_cpu_interconnect/M00_AXI] [get_bd_intf_pins axi_iic_main/s_axi]
### connect_bd_net -net sys_100m_clk [get_bd_pins axi_cpu_interconnect/M00_ACLK] $sys_100m_clk_source
### connect_bd_net -net sys_100m_resetn [get_bd_pins axi_cpu_interconnect/M00_ARESETN] $sys_100m_resetn_source
### connect_bd_net -net sys_100m_clk [get_bd_pins axi_iic_main/s_axi_aclk]
### connect_bd_net -net sys_100m_resetn [get_bd_pins axi_iic_main/s_axi_aresetn]
### connect_bd_net -net axi_iic_main_scl_i [get_bd_pins axi_iic_main/scl_i] [get_bd_pins sys_i2c_mixer/upstream_scl_O]
INFO: [BD 41-1306] The connection to interface pin /axi_iic_main/scl_i is being overridden by the user. This pin will not be connected as a part of interface connection IIC
### connect_bd_net -net axi_iic_main_scl_o [get_bd_pins axi_iic_main/scl_o] [get_bd_pins sys_i2c_mixer/upstream_scl_I]
INFO: [BD 41-1306] The connection to interface pin /axi_iic_main/scl_o is being overridden by the user. This pin will not be connected as a part of interface connection IIC
### connect_bd_net -net axi_iic_main_scl_t [get_bd_pins axi_iic_main/scl_t] [get_bd_pins sys_i2c_mixer/upstream_scl_T]
INFO: [BD 41-1306] The connection to interface pin /axi_iic_main/scl_t is being overridden by the user. This pin will not be connected as a part of interface connection IIC
### connect_bd_net -net axi_iic_main_sda_i [get_bd_pins axi_iic_main/sda_i] [get_bd_pins sys_i2c_mixer/upstream_sda_O]
INFO: [BD 41-1306] The connection to interface pin /axi_iic_main/sda_i is being overridden by the user. This pin will not be connected as a part of interface connection IIC
### connect_bd_net -net axi_iic_main_sda_o [get_bd_pins axi_iic_main/sda_o] [get_bd_pins sys_i2c_mixer/upstream_sda_I]
INFO: [BD 41-1306] The connection to interface pin /axi_iic_main/sda_o is being overridden by the user. This pin will not be connected as a part of interface connection IIC
### connect_bd_net -net axi_iic_main_sda_t [get_bd_pins axi_iic_main/sda_t] [get_bd_pins sys_i2c_mixer/upstream_sda_T]
INFO: [BD 41-1306] The connection to interface pin /axi_iic_main/sda_t is being overridden by the user. This pin will not be connected as a part of interface connection IIC
### connect_bd_net -net sys_i2c_mixer_downstream_scl_i [get_bd_ports iic_mux_scl_I] [get_bd_pins sys_i2c_mixer/downstream_scl_I]
### connect_bd_net -net sys_i2c_mixer_downstream_scl_o [get_bd_ports iic_mux_scl_O] [get_bd_pins sys_i2c_mixer/downstream_scl_O]
### connect_bd_net -net sys_i2c_mixer_downstream_scl_t [get_bd_ports iic_mux_scl_T] [get_bd_pins sys_i2c_mixer/downstream_scl_T]
### connect_bd_net -net sys_i2c_mixer_downstream_sda_i [get_bd_ports iic_mux_sda_I] [get_bd_pins sys_i2c_mixer/downstream_sda_I]
### connect_bd_net -net sys_i2c_mixer_downstream_sda_o [get_bd_ports iic_mux_sda_O] [get_bd_pins sys_i2c_mixer/downstream_sda_O]
### connect_bd_net -net sys_i2c_mixer_downstream_sda_t [get_bd_ports iic_mux_sda_T] [get_bd_pins sys_i2c_mixer/downstream_sda_T]
### connect_bd_net -net sys_logic_inv_o [get_bd_pins sys_logic_inv/Res] [get_bd_pins sys_ps7/USB0_VBUS_PWRFAULT]
INFO: [BD 41-1306] The connection to interface pin /sys_ps7/USB0_VBUS_PWRFAULT is being overridden by the user. This pin will not be connected as a part of interface connection USBIND_0
### connect_bd_net -net sys_logic_inv_i [get_bd_pins sys_logic_inv/Op1] [get_bd_ports otg_vbusoc]
### connect_bd_net -net sys_200m_clk   [get_bd_pins axi_hdmi_clkgen/clk]
### connect_bd_intf_net -intf_net axi_cpu_interconnect_m01_axi [get_bd_intf_pins axi_cpu_interconnect/M01_AXI] [get_bd_intf_pins axi_hdmi_clkgen/s_axi]
### connect_bd_intf_net -intf_net axi_cpu_interconnect_m02_axi [get_bd_intf_pins axi_cpu_interconnect/M02_AXI] [get_bd_intf_pins axi_hdmi_core/s_axi]
### connect_bd_intf_net -intf_net axi_cpu_interconnect_m03_axi [get_bd_intf_pins axi_cpu_interconnect/M03_AXI] [get_bd_intf_pins axi_hdmi_dma/S_AXI_LITE]
### connect_bd_intf_net -intf_net axi_hdmi_interconnect_s00_axi [get_bd_intf_pins axi_hdmi_interconnect/S00_AXI] [get_bd_intf_pins axi_hdmi_dma/M_AXI_MM2S]
### connect_bd_intf_net -intf_net axi_hdmi_interconnect_m00_axi [get_bd_intf_pins axi_hdmi_interconnect/M00_AXI] [get_bd_intf_pins sys_ps7/S_AXI_HP0]
### connect_bd_net -net sys_100m_clk [get_bd_pins axi_cpu_interconnect/M01_ACLK] $sys_100m_clk_source
### connect_bd_net -net sys_100m_clk [get_bd_pins axi_cpu_interconnect/M02_ACLK] $sys_100m_clk_source
### connect_bd_net -net sys_100m_clk [get_bd_pins axi_cpu_interconnect/M03_ACLK] $sys_100m_clk_source
### connect_bd_net -net sys_100m_clk [get_bd_pins axi_hdmi_interconnect/ACLK] $sys_100m_clk_source
### connect_bd_net -net sys_100m_clk [get_bd_pins axi_hdmi_interconnect/S00_ACLK] $sys_100m_clk_source
### connect_bd_net -net sys_100m_clk [get_bd_pins axi_hdmi_interconnect/M00_ACLK] $sys_100m_clk_source
### connect_bd_net -net sys_100m_clk [get_bd_pins axi_hdmi_clkgen/s_axi_aclk]
### connect_bd_net -net sys_100m_clk [get_bd_pins axi_hdmi_clkgen/drp_clk]
### connect_bd_net -net sys_100m_clk [get_bd_pins axi_hdmi_core/s_axi_aclk]
### connect_bd_net -net sys_100m_clk [get_bd_pins axi_hdmi_core/m_axis_mm2s_clk]
### connect_bd_net -net sys_100m_clk [get_bd_pins axi_hdmi_dma/s_axi_lite_aclk]
### connect_bd_net -net sys_100m_clk [get_bd_pins axi_hdmi_dma/m_axi_mm2s_aclk]
### connect_bd_net -net sys_100m_clk [get_bd_pins axi_hdmi_dma/m_axis_mm2s_aclk]
### connect_bd_net -net sys_100m_clk [get_bd_pins sys_ps7/S_AXI_HP0_ACLK]
### connect_bd_net -net sys_100m_resetn [get_bd_pins axi_cpu_interconnect/M01_ARESETN] $sys_100m_resetn_source
### connect_bd_net -net sys_100m_resetn [get_bd_pins axi_cpu_interconnect/M02_ARESETN] $sys_100m_resetn_source
### connect_bd_net -net sys_100m_resetn [get_bd_pins axi_cpu_interconnect/M03_ARESETN] $sys_100m_resetn_source
### connect_bd_net -net sys_100m_resetn [get_bd_pins axi_hdmi_interconnect/ARESETN] $sys_100m_resetn_source
### connect_bd_net -net sys_100m_resetn [get_bd_pins axi_hdmi_interconnect/S00_ARESETN] $sys_100m_resetn_source
### connect_bd_net -net sys_100m_resetn [get_bd_pins axi_hdmi_interconnect/M00_ARESETN] $sys_100m_resetn_source
### connect_bd_net -net sys_100m_resetn [get_bd_pins axi_hdmi_clkgen/s_axi_aresetn]
### connect_bd_net -net sys_100m_resetn [get_bd_pins axi_hdmi_core/s_axi_aresetn]
### connect_bd_net -net sys_100m_resetn [get_bd_pins axi_hdmi_dma/axi_resetn]
### connect_bd_net -net axi_hdmi_tx_core_hdmi_clk      [get_bd_pins axi_hdmi_core/hdmi_clk]              [get_bd_pins axi_hdmi_clkgen/clk_0]
### connect_bd_net -net axi_hdmi_tx_core_hdmi_out_clk  [get_bd_pins axi_hdmi_core/hdmi_out_clk]          [get_bd_ports hdmi_out_clk]
### connect_bd_net -net axi_hdmi_tx_core_hdmi_hsync    [get_bd_pins axi_hdmi_core/hdmi_16_hsync]         [get_bd_ports hdmi_hsync]
### connect_bd_net -net axi_hdmi_tx_core_hdmi_vsync    [get_bd_pins axi_hdmi_core/hdmi_16_vsync]         [get_bd_ports hdmi_vsync]
### connect_bd_net -net axi_hdmi_tx_core_hdmi_data_e   [get_bd_pins axi_hdmi_core/hdmi_16_data_e]        [get_bd_ports hdmi_data_e]
### connect_bd_net -net axi_hdmi_tx_core_hdmi_data     [get_bd_pins axi_hdmi_core/hdmi_16_data]          [get_bd_ports hdmi_data]
### connect_bd_net -net axi_hdmi_tx_core_mm2s_tvalid   [get_bd_pins axi_hdmi_core/m_axis_mm2s_tvalid]    [get_bd_pins axi_hdmi_dma/m_axis_mm2s_tvalid]
INFO: [BD 41-1306] The connection to interface pin /axi_hdmi_core/m_axis_mm2s_tvalid is being overridden by the user. This pin will not be connected as a part of interface connection m_axis_mm2s
INFO: [BD 41-1306] The connection to interface pin /axi_hdmi_dma/m_axis_mm2s_tvalid is being overridden by the user. This pin will not be connected as a part of interface connection M_AXIS_MM2S
### connect_bd_net -net axi_hdmi_tx_core_mm2s_tdata    [get_bd_pins axi_hdmi_core/m_axis_mm2s_tdata]     [get_bd_pins axi_hdmi_dma/m_axis_mm2s_tdata]
INFO: [BD 41-1306] The connection to interface pin /axi_hdmi_core/m_axis_mm2s_tdata is being overridden by the user. This pin will not be connected as a part of interface connection m_axis_mm2s
INFO: [BD 41-1306] The connection to interface pin /axi_hdmi_dma/m_axis_mm2s_tdata is being overridden by the user. This pin will not be connected as a part of interface connection M_AXIS_MM2S
### connect_bd_net -net axi_hdmi_tx_core_mm2s_tkeep    [get_bd_pins axi_hdmi_core/m_axis_mm2s_tkeep]     [get_bd_pins axi_hdmi_dma/m_axis_mm2s_tkeep]
INFO: [BD 41-1306] The connection to interface pin /axi_hdmi_core/m_axis_mm2s_tkeep is being overridden by the user. This pin will not be connected as a part of interface connection m_axis_mm2s
INFO: [BD 41-1306] The connection to interface pin /axi_hdmi_dma/m_axis_mm2s_tkeep is being overridden by the user. This pin will not be connected as a part of interface connection M_AXIS_MM2S
### connect_bd_net -net axi_hdmi_tx_core_mm2s_tlast    [get_bd_pins axi_hdmi_core/m_axis_mm2s_tlast]     [get_bd_pins axi_hdmi_dma/m_axis_mm2s_tlast]
INFO: [BD 41-1306] The connection to interface pin /axi_hdmi_core/m_axis_mm2s_tlast is being overridden by the user. This pin will not be connected as a part of interface connection m_axis_mm2s
INFO: [BD 41-1306] The connection to interface pin /axi_hdmi_dma/m_axis_mm2s_tlast is being overridden by the user. This pin will not be connected as a part of interface connection M_AXIS_MM2S
### connect_bd_net -net axi_hdmi_tx_core_mm2s_tready   [get_bd_pins axi_hdmi_core/m_axis_mm2s_tready]    [get_bd_pins axi_hdmi_dma/m_axis_mm2s_tready]
INFO: [BD 41-1306] The connection to interface pin /axi_hdmi_core/m_axis_mm2s_tready is being overridden by the user. This pin will not be connected as a part of interface connection m_axis_mm2s
INFO: [BD 41-1306] The connection to interface pin /axi_hdmi_dma/m_axis_mm2s_tready is being overridden by the user. This pin will not be connected as a part of interface connection M_AXIS_MM2S
### connect_bd_net -net axi_hdmi_tx_core_mm2s_fsync    [get_bd_pins axi_hdmi_core/m_axis_mm2s_fsync]     [get_bd_pins axi_hdmi_dma/mm2s_fsync]
### connect_bd_net -net axi_hdmi_tx_core_mm2s_fsync    [get_bd_pins axi_hdmi_core/m_axis_mm2s_fsync_ret]
### connect_bd_intf_net -intf_net axi_cpu_interconnect_m04_axi [get_bd_intf_pins axi_cpu_interconnect/M04_AXI] [get_bd_intf_pins axi_spdif_tx_core/s_axi]
### connect_bd_net -net sys_100m_clk [get_bd_pins axi_cpu_interconnect/M04_ACLK] $sys_100m_clk_source
### connect_bd_net -net sys_100m_clk [get_bd_pins axi_spdif_tx_core/S_AXI_ACLK]
### connect_bd_net -net sys_100m_resetn [get_bd_pins axi_cpu_interconnect/M04_ARESETN] $sys_100m_resetn_source
### connect_bd_net -net sys_100m_resetn [get_bd_pins axi_spdif_tx_core/S_AXI_ARESETN]
### connect_bd_net -net sys_100m_clk [get_bd_pins axi_spdif_tx_core/DMA_REQ_ACLK]
### connect_bd_net -net sys_100m_clk [get_bd_pins sys_ps7/DMA0_ACLK]
### connect_bd_net -net sys_100m_resetn [get_bd_pins axi_spdif_tx_core/DMA_REQ_RSTN]
### connect_bd_intf_net -intf_net axi_spdif_dma_req_tx [get_bd_intf_pins sys_ps7/DMA0_REQ] [get_bd_intf_pins axi_spdif_tx_core/DMA_REQ]
### connect_bd_intf_net -intf_net axi_spdif_dma_ack_tx [get_bd_intf_pins sys_ps7/DMA0_ACK] [get_bd_intf_pins axi_spdif_tx_core/DMA_ACK]
### connect_bd_net -net sys_200m_clk [get_bd_pins sys_audio_clkgen/clk_in1]
### connect_bd_net -net sys_100m_resetn [get_bd_pins sys_audio_clkgen/resetn] $sys_100m_resetn_source
### connect_bd_net -net sys_audio_clkgen_clk [get_bd_pins sys_audio_clkgen/clk_out1] [get_bd_pins axi_spdif_tx_core/spdif_data_clk]
### connect_bd_net -net spdif_s [get_bd_ports spdif] [get_bd_pins axi_spdif_tx_core/spdif_tx_o]
### connect_bd_intf_net -intf_net axi_cpu_interconnect_m05_axi [get_bd_intf_pins axi_cpu_interconnect/M05_AXI] [get_bd_intf_pins axi_i2s_adi/s_axi]
### connect_bd_net -net sys_100m_clk [get_bd_pins axi_cpu_interconnect/M05_ACLK] $sys_100m_clk_source
### connect_bd_net -net sys_100m_clk [get_bd_pins axi_i2s_adi/S_AXI_ACLK]
### connect_bd_net -net sys_100m_clk [get_bd_pins axi_i2s_adi/DMA_REQ_RX_ACLK]
### connect_bd_net -net sys_100m_clk [get_bd_pins axi_i2s_adi/DMA_REQ_TX_ACLK]
### connect_bd_net -net sys_100m_clk [get_bd_pins sys_ps7/DMA1_ACLK]
### connect_bd_net -net sys_100m_clk [get_bd_pins sys_ps7/DMA2_ACLK]
### connect_bd_net -net sys_100m_resetn [get_bd_pins axi_cpu_interconnect/M05_ARESETN] $sys_100m_resetn_source
### connect_bd_net -net sys_100m_resetn [get_bd_pins axi_i2s_adi/S_AXI_ARESETN]
### connect_bd_net -net sys_100m_resetn [get_bd_pins axi_i2s_adi/DMA_REQ_RX_RSTN]
### connect_bd_net -net sys_100m_resetn [get_bd_pins axi_i2s_adi/DMA_REQ_TX_RSTN]
### connect_bd_net -net sys_audio_clkgen_clk [get_bd_ports i2s_mclk]
### connect_bd_net -net sys_audio_clkgen_clk [get_bd_pins axi_i2s_adi/DATA_CLK_I]
### connect_bd_net -net i2s_bclk_s      [get_bd_ports i2s_bclk]       [get_bd_pins axi_i2s_adi/BCLK_O]
### connect_bd_net -net i2s_lrclk_s     [get_bd_ports i2s_lrclk]      [get_bd_pins axi_i2s_adi/LRCLK_O]
### connect_bd_net -net i2s_sdata_out_s [get_bd_ports i2s_sdata_out]  [get_bd_pins axi_i2s_adi/SDATA_O]
### connect_bd_net -net i2s_sdata_in_s  [get_bd_ports i2s_sdata_in]   [get_bd_pins axi_i2s_adi/SDATA_I]
### connect_bd_intf_net -intf_net axi_i2s_adi_dma_req_tx [get_bd_intf_pins sys_ps7/DMA1_REQ] [get_bd_intf_pins axi_i2s_adi/DMA_REQ_TX]
### connect_bd_intf_net -intf_net axi_i2s_adi_dma_ack_tx [get_bd_intf_pins sys_ps7/DMA1_ACK] [get_bd_intf_pins axi_i2s_adi/DMA_ACK_TX]
### connect_bd_intf_net -intf_net axi_i2s_adi_dma_req_rx [get_bd_intf_pins sys_ps7/DMA2_REQ] [get_bd_intf_pins axi_i2s_adi/DMA_REQ_RX]
### connect_bd_intf_net -intf_net axi_i2s_adi_dma_ack_rx [get_bd_intf_pins sys_ps7/DMA2_ACK] [get_bd_intf_pins axi_i2s_adi/DMA_ACK_RX]
### connect_bd_intf_net -intf_net axi_cpu_interconnect_m06_axi [get_bd_intf_pins axi_cpu_interconnect/M06_AXI] [get_bd_intf_pins axi_iic_fmc/s_axi]
### connect_bd_net -net sys_100m_clk [get_bd_pins axi_cpu_interconnect/M06_ACLK] $sys_100m_clk_source
### connect_bd_net -net sys_100m_clk [get_bd_pins axi_iic_fmc/s_axi_aclk]
### connect_bd_net -net sys_100m_resetn [get_bd_pins axi_cpu_interconnect/M06_ARESETN] $sys_100m_resetn_source
### connect_bd_net -net sys_100m_resetn [get_bd_pins axi_iic_fmc/s_axi_aresetn]
### connect_bd_intf_net -intf_net axi_iic_fmc_iic [get_bd_intf_ports IIC_FMC] [get_bd_intf_pins axi_iic_fmc/iic]
### connect_bd_net [get_bd_pins sys_concat_intc/dout] [get_bd_pins sys_ps7/IRQ_F2P]
### connect_bd_net [get_bd_pins sys_concat_intc/In15] [get_bd_pins axi_hdmi_dma/mm2s_introut]
### connect_bd_net [get_bd_pins sys_concat_intc/In14] [get_bd_pins axi_iic_main/iic2intc_irpt]
### for {set intc_index 0} {$intc_index < 14} {incr intc_index} {
###   set ps_intr_${intc_index} [create_bd_port -dir I ps_intr_${intc_index}]
###   connect_bd_net -net ps_intr_${intc_index}_s [get_bd_pins sys_concat_intc/In${intc_index}] [get_bd_ports ps_intr_${intc_index}]
### }
### delete_bd_objs [get_bd_nets ps_intr_11_s] [get_bd_ports ps_intr_11]
### connect_bd_net -net axi_iic_fmc_intr  [get_bd_pins axi_iic_fmc/iic2intc_irpt] [get_bd_pins sys_concat_intc/In11]
### set sys_zynq 1
### set sys_mem_size 0x20000000
### set sys_addr_cntrl_space [get_bd_addr_spaces sys_ps7/Data]
### create_bd_addr_seg -range 0x00010000 -offset 0x41600000 $sys_addr_cntrl_space  [get_bd_addr_segs axi_iic_main/s_axi/Reg]             SEG_data_iic_main
### create_bd_addr_seg -range 0x00010000 -offset 0x79000000 $sys_addr_cntrl_space  [get_bd_addr_segs axi_hdmi_clkgen/s_axi/axi_lite]     SEG_data_hdmi_clkgen
### create_bd_addr_seg -range 0x00010000 -offset 0x43000000 $sys_addr_cntrl_space  [get_bd_addr_segs axi_hdmi_dma/S_AXI_LITE/Reg]        SEG_data_hdmi_dma
### create_bd_addr_seg -range 0x00010000 -offset 0x70e00000 $sys_addr_cntrl_space  [get_bd_addr_segs axi_hdmi_core/s_axi/axi_lite]       SEG_data_hdmi_core
### create_bd_addr_seg -range 0x00010000 -offset 0x75c00000 $sys_addr_cntrl_space  [get_bd_addr_segs axi_spdif_tx_core/S_AXI/reg0]       SEG_data_spdif_core
### create_bd_addr_seg -range 0x00010000 -offset 0x77600000 $sys_addr_cntrl_space  [get_bd_addr_segs axi_i2s_adi/S_AXI/reg0]             SEG_data_i2s_adi
### create_bd_addr_seg -range 0x00010000 -offset 0x41620000 $sys_addr_cntrl_space  [get_bd_addr_segs axi_iic_fmc/s_axi/Reg]              SEG_data_iic_fmc
### create_bd_addr_seg -range $sys_mem_size -offset 0x00000000 [get_bd_addr_spaces axi_hdmi_dma/Data_MM2S]     [get_bd_addr_segs sys_ps7/S_AXI_HP0/HP0_DDR_LOWOCM] SEG_sys_ps7_hp0_ddr_lowocm
## set_property -dict [list CONFIG.PCW_GPIO_EMIO_GPIO_IO {32}] $sys_ps7
## set_property -dict [list CONFIG.NUM_MI {7}] $axi_cpu_interconnect
## set_property LEFT 31 [get_bd_ports GPIO_I]
## set_property LEFT 31 [get_bd_ports GPIO_O]
## set_property LEFT 31 [get_bd_ports GPIO_T]
Wrote  : </Xilinx/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/system.bd> 
INFO: [BD 41-237] Bus Interface property NUM_READ_OUTSTANDING does not match between /sys_ps7/S_AXI_HP0(8) and /axi_hdmi_interconnect/s00_couplers/auto_pc/M_AXI(2)
INFO: [BD 41-237] Bus Interface property READ_WRITE_MODE does not match between /sys_ps7/S_AXI_HP0(READ_WRITE) and /axi_hdmi_interconnect/s00_couplers/auto_pc/M_AXI(READ_ONLY)
INFO: [BD 41-237] Bus Interface property NUM_READ_OUTSTANDING does not match between /sys_ps7/S_AXI_HP0(8) and /axi_hdmi_interconnect/s00_couplers/auto_pc/M_AXI(2)
INFO: [BD 41-237] Bus Interface property READ_WRITE_MODE does not match between /sys_ps7/S_AXI_HP0(READ_WRITE) and /axi_hdmi_interconnect/s00_couplers/auto_pc/M_AXI(READ_ONLY)
Exporting to file /Xilinx/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/hw_handoff/system.hwh
Verilog Output written to : system.v
Verilog Output written to : system_wrapper.v
Wrote  : </Xilinx/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/system.bd> 
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_sys_ps7_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block sys_ps7 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_axi_iic_main_0'...
INFO: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'system_axi_iic_main_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_iic_main .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_sys_i2c_mixer_0'...
INFO: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'system_sys_i2c_mixer_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block sys_i2c_mixer .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_sys_concat_intc_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block sys_concat_intc .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_xbar_0'...
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:12.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.2' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_cpu_interconnect/xbar .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_sys_rstgen_0'...
INFO: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'system_sys_rstgen_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block sys_rstgen .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_sys_logic_inv_0'...
INFO: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'system_sys_logic_inv_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block sys_logic_inv .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_axi_hdmi_clkgen_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_hdmi_clkgen .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_axi_hdmi_core_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_hdmi_core .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_axi_hdmi_dma_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_hdmi_dma .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_sys_audio_clkgen_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block sys_audio_clkgen .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_axi_spdif_tx_core_0'...
INFO: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'system_axi_spdif_tx_core_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_spdif_tx_core .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_axi_i2s_adi_0'...
INFO: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'system_axi_i2s_adi_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_i2s_adi .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_axi_iic_fmc_0'...
INFO: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'system_axi_iic_fmc_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_iic_fmc .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_auto_pc_0'...
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:12.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.2' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_cpu_interconnect/s00_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_auto_pc_1'...
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:12.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.2' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_hdmi_interconnect/s00_couplers/auto_pc .
generate_target: Time (s): cpu = 00:00:41 ; elapsed = 00:00:48 . Memory (MB): peak = 4926.020 ; gain = 68.965
# adi_project_files adv7511_zed [list \
#   "system_top.v" \
#   "$ad_hdl_dir/projects/common/zed/zed_system_constr.xdc" \
#   "$ad_hdl_dir/library/common/ad_iobuf.v"]
# adi_project_run adv7511_zed
INFO: [HDL 9-1654] Analyzing Verilog file "/Xilinx/hdl/library/common/ad_iobuf.v" into library work [/Xilinx/hdl/library/common/ad_iobuf.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "/Xilinx/hdl/projects/adv7511/zed/system_top.v" into library work [/Xilinx/hdl/projects/adv7511/zed/system_top.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "/Xilinx/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/imports/hdl/system_wrapper.v" into library work [/Xilinx/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/imports/hdl/system_wrapper.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "/Xilinx/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/hdl/system.v" into library work [/Xilinx/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/hdl/system.v:1]
INFO: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/Xilinx/hdl/projects/adv7511/zed/adv7511_zed.srcs/sources_1/imports/hdl/system_wrapper.v]
INFO: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/Xilinx/hdl/library/common/ad_iobuf.v]
INFO: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/Xilinx/hdl/projects/adv7511/zed/system_top.v]
[Wed May 13 04:36:06 2015] Launched synth_1...
Run output will be captured here: /Xilinx/hdl/projects/adv7511/zed/adv7511_zed.runs/synth_1/runme.log
[Wed May 13 04:36:07 2015] Waiting for synth_1 to finish...
[Wed May 13 04:36:14 2015] Waiting for synth_1 to finish...
[Wed May 13 04:36:19 2015] Waiting for synth_1 to finish...
[Wed May 13 04:36:24 2015] Waiting for synth_1 to finish...
[Wed May 13 04:36:29 2015] synth_1 finished
wait_on_run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:23 . Memory (MB): peak = 4930.016 ; gain = 3.996
ERROR: [Common 17-69] Command failed: Run 'synth_1' failed. Unable to open

    while executing
"open_run synth_1"
    (procedure "adi_project_run" line 45)
    invoked from within
"adi_project_run adv7511_zed"
    (file "system_project.tcl" line 13)
update_compile_order -fileset sim_1
exit
INFO: [Common 17-206] Exiting Vivado at Wed May 13 04:36:53 2015...
