// ****************************************************************************** 
// Copyright     :  Copyright (C) 2020, Hisilicon Technologies Co. Ltd.
// File name     :  mpi_app_com_reg_addr_define.h
// Project line  :  Platform And Key Technologies Development
// Department    :  CAD Development Department
// Author        :  xxx
// Version       :  1.0
// Date          :  2018/9/28
// Description   :  The description of xxx project
// Others        :  Generated automatically by nManager V5.1 
// History       :  xxx 2020/09/15 10:14:51 Create file
// ******************************************************************************

#ifndef __MPI_APP_COM_REG_ADDR_DEFINE_H__
#define __MPI_APP_COM_REG_ADDR_DEFINE_H__

/////////////////////////////////////////////
////    global parameters, begin         ////
/////////////////////////////////////////////
#define    MPI_APP_COM_REG_BASE_ADDR                    0x10000

////             offset address for MPI_APP_COM_REG registers
#define MPI_APP_COM_REG_DRD_MODE_OFFSET 0x4
#define MPI_APP_COM_REG_DRD_WORK_MODE_MASK 0x1
#define MPI_APP_COM_REG_DRD_WORK_MODE_SHIFT 0
#define MPI_APP_COM_REG_DRD_WORK_MODE_LEN 1
#define MPI_APP_COM_REG_DRD_WORK_MODE_RESETVAL 0x1

#define MPI_APP_COM_REG_CSR_RST_N_OFFSET 0x8
#define MPI_APP_COM_REG_CSR_RST_SOFT_U3PIPE_N_MASK 0x2
#define MPI_APP_COM_REG_CSR_RST_SOFT_U3PIPE_N_SHIFT 1
#define MPI_APP_COM_REG_CSR_RST_SOFT_U3PIPE_N_LEN 1
#define MPI_APP_COM_REG_CSR_RST_SOFT_U3PIPE_N_RESETVAL 0x1
#define MPI_APP_COM_REG_CSR_RST_UTMI_N_MASK 0x1
#define MPI_APP_COM_REG_CSR_RST_UTMI_N_SHIFT 0
#define MPI_APP_COM_REG_CSR_RST_UTMI_N_LEN 1
#define MPI_APP_COM_REG_CSR_RST_UTMI_N_RESETVAL 0x1

#define MPI_APP_COM_REG_TRPU_EVNT_FSM_STATE_OFFSET 0x10
#define MPI_APP_COM_REG_TRPU_STCP_FSM_ST_MASK 0x7000
#define MPI_APP_COM_REG_TRPU_STCP_FSM_ST_SHIFT 12
#define MPI_APP_COM_REG_TRPU_STCP_FSM_ST_LEN 3
#define MPI_APP_COM_REG_TRPU_STCP_FSM_ST_RESETVAL 0x0
#define MPI_APP_COM_REG_TRPU_TDADV_FSM_ST_MASK 0x700
#define MPI_APP_COM_REG_TRPU_TDADV_FSM_ST_SHIFT 8
#define MPI_APP_COM_REG_TRPU_TDADV_FSM_ST_LEN 3
#define MPI_APP_COM_REG_TRPU_TDADV_FSM_ST_RESETVAL 0x0
#define MPI_APP_COM_REG_TRPU_EVNT_FSM_ST_MASK 0x1F
#define MPI_APP_COM_REG_TRPU_EVNT_FSM_ST_SHIFT 0
#define MPI_APP_COM_REG_TRPU_EVNT_FSM_ST_LEN 5
#define MPI_APP_COM_REG_TRPU_EVNT_FSM_ST_RESETVAL 0x00

#define MPI_APP_COM_REG_TRPU_EVNT_BUF_FULL_OFFSET 0x14
#define MPI_APP_COM_REG_TRPU_CTRLEVNT_BUF_FULL_MASK 0x8
#define MPI_APP_COM_REG_TRPU_CTRLEVNT_BUF_FULL_SHIFT 3
#define MPI_APP_COM_REG_TRPU_CTRLEVNT_BUF_FULL_LEN 1
#define MPI_APP_COM_REG_TRPU_CTRLEVNT_BUF_FULL_RESETVAL 0x0
#define MPI_APP_COM_REG_TRPU_RXEVNT_BUF_FULL_MASK 0x4
#define MPI_APP_COM_REG_TRPU_RXEVNT_BUF_FULL_SHIFT 2
#define MPI_APP_COM_REG_TRPU_RXEVNT_BUF_FULL_LEN 1
#define MPI_APP_COM_REG_TRPU_RXEVNT_BUF_FULL_RESETVAL 0x0
#define MPI_APP_COM_REG_TRPU_TXEVNT_BUF_FULL_MASK 0x2
#define MPI_APP_COM_REG_TRPU_TXEVNT_BUF_FULL_SHIFT 1
#define MPI_APP_COM_REG_TRPU_TXEVNT_BUF_FULL_LEN 1
#define MPI_APP_COM_REG_TRPU_TXEVNT_BUF_FULL_RESETVAL 0x0
#define MPI_APP_COM_REG_TRPU_EVNT_TRB_BUF_FULL_MASK 0x1
#define MPI_APP_COM_REG_TRPU_EVNT_TRB_BUF_FULL_SHIFT 0
#define MPI_APP_COM_REG_TRPU_EVNT_TRB_BUF_FULL_LEN 1
#define MPI_APP_COM_REG_TRPU_EVNT_TRB_BUF_FULL_RESETVAL 0x0

#define MPI_APP_COM_REG_TRPU_COM_RSV_OFFSET 0x18
#define MPI_APP_COM_REG_TRPU_COM_RSV_MASK 0xFFFFFFFF
#define MPI_APP_COM_REG_TRPU_COM_RSV_SHIFT 0
#define MPI_APP_COM_REG_TRPU_COM_RSV_LEN 32
#define MPI_APP_COM_REG_TRPU_COM_RSV_RESETVAL 0x00000040

#define MPI_APP_COM_REG_TRPU_COM_RSV1_OFFSET 0x1C
#define MPI_APP_COM_REG_TRPU_COM_RSV1_MASK 0xFFFFFFFF
#define MPI_APP_COM_REG_TRPU_COM_RSV1_SHIFT 0
#define MPI_APP_COM_REG_TRPU_COM_RSV1_LEN 32
#define MPI_APP_COM_REG_TRPU_COM_RSV1_RESETVAL 0x0000001B

#define MPI_APP_COM_REG_ERPU_STATUS_OFFSET 0x100
#define MPI_APP_COM_REG_ERPU_BUSY_MASK 0x1
#define MPI_APP_COM_REG_ERPU_BUSY_SHIFT 0
#define MPI_APP_COM_REG_ERPU_BUSY_LEN 1
#define MPI_APP_COM_REG_ERPU_BUSY_RESETVAL 0x0

#define MPI_APP_COM_REG_ERPU_DMA_ERR_STATUS_OFFSET 0x104
#define MPI_APP_COM_REG_ERPU_DMA_WR_ERR_MASK 0x2
#define MPI_APP_COM_REG_ERPU_DMA_WR_ERR_SHIFT 1
#define MPI_APP_COM_REG_ERPU_DMA_WR_ERR_LEN 1
#define MPI_APP_COM_REG_ERPU_DMA_WR_ERR_RESETVAL 0x0
#define MPI_APP_COM_REG_ERPU_DMA_RD_ERR_MASK 0x1
#define MPI_APP_COM_REG_ERPU_DMA_RD_ERR_SHIFT 0
#define MPI_APP_COM_REG_ERPU_DMA_RD_ERR_LEN 1
#define MPI_APP_COM_REG_ERPU_DMA_RD_ERR_RESETVAL 0x0

#define MPI_APP_COM_REG_ERPU_DMA_ERR_INFO_OFFSET 0x108
#define MPI_APP_COM_REG_ERPU_DMA_WR_BMUID_MASK 0xF000000
#define MPI_APP_COM_REG_ERPU_DMA_WR_BMUID_SHIFT 24
#define MPI_APP_COM_REG_ERPU_DMA_WR_BMUID_LEN 4
#define MPI_APP_COM_REG_ERPU_DMA_WR_BMUID_RESETVAL 0x0
#define MPI_APP_COM_REG_ERPU_DMA_WR_SRC_MASK 0x10000
#define MPI_APP_COM_REG_ERPU_DMA_WR_SRC_SHIFT 16
#define MPI_APP_COM_REG_ERPU_DMA_WR_SRC_LEN 1
#define MPI_APP_COM_REG_ERPU_DMA_WR_SRC_RESETVAL 0x0
#define MPI_APP_COM_REG_ERPU_DMA_RD_BMUID_MASK 0xF00
#define MPI_APP_COM_REG_ERPU_DMA_RD_BMUID_SHIFT 8
#define MPI_APP_COM_REG_ERPU_DMA_RD_BMUID_LEN 4
#define MPI_APP_COM_REG_ERPU_DMA_RD_BMUID_RESETVAL 0x0
#define MPI_APP_COM_REG_ERPU_DMA_RD_SRC_MASK 0x1
#define MPI_APP_COM_REG_ERPU_DMA_RD_SRC_SHIFT 0
#define MPI_APP_COM_REG_ERPU_DMA_RD_SRC_LEN 1
#define MPI_APP_COM_REG_ERPU_DMA_RD_SRC_RESETVAL 0x0

#define MPI_APP_COM_REG_ERPU_DMA_BMU_REQ_OFFSET 0x10C
#define MPI_APP_COM_REG_ERPU_BMU_WBUF_WR_MASK 0x8
#define MPI_APP_COM_REG_ERPU_BMU_WBUF_WR_SHIFT 3
#define MPI_APP_COM_REG_ERPU_BMU_WBUF_WR_LEN 1
#define MPI_APP_COM_REG_ERPU_BMU_WBUF_WR_RESETVAL 0x0
#define MPI_APP_COM_REG_ERPU_BMU_RBUF_RD_MASK 0x4
#define MPI_APP_COM_REG_ERPU_BMU_RBUF_RD_SHIFT 2
#define MPI_APP_COM_REG_ERPU_BMU_RBUF_RD_LEN 1
#define MPI_APP_COM_REG_ERPU_BMU_RBUF_RD_RESETVAL 0x0
#define MPI_APP_COM_REG_ERPU_MAU_DMA_WR_MASK 0x2
#define MPI_APP_COM_REG_ERPU_MAU_DMA_WR_SHIFT 1
#define MPI_APP_COM_REG_ERPU_MAU_DMA_WR_LEN 1
#define MPI_APP_COM_REG_ERPU_MAU_DMA_WR_RESETVAL 0x0
#define MPI_APP_COM_REG_ERPU_MAU_DMA_RD_MASK 0x1
#define MPI_APP_COM_REG_ERPU_MAU_DMA_RD_SHIFT 0
#define MPI_APP_COM_REG_ERPU_MAU_DMA_RD_LEN 1
#define MPI_APP_COM_REG_ERPU_MAU_DMA_RD_RESETVAL 0x0

#define MPI_APP_COM_REG_ERPU_DMA_BMU_DONE_OFFSET 0x110
#define MPI_APP_COM_REG_BMU_ERPU_WBUF_WGRNT_MASK 0x8
#define MPI_APP_COM_REG_BMU_ERPU_WBUF_WGRNT_SHIFT 3
#define MPI_APP_COM_REG_BMU_ERPU_WBUF_WGRNT_LEN 1
#define MPI_APP_COM_REG_BMU_ERPU_WBUF_WGRNT_RESETVAL 0x0
#define MPI_APP_COM_REG_BMU_ERPU_RBUF_RGRNT_MASK 0x4
#define MPI_APP_COM_REG_BMU_ERPU_RBUF_RGRNT_SHIFT 2
#define MPI_APP_COM_REG_BMU_ERPU_RBUF_RGRNT_LEN 1
#define MPI_APP_COM_REG_BMU_ERPU_RBUF_RGRNT_RESETVAL 0x0
#define MPI_APP_COM_REG_MAU_ERPU_DMA_WR_DONE_MASK 0x2
#define MPI_APP_COM_REG_MAU_ERPU_DMA_WR_DONE_SHIFT 1
#define MPI_APP_COM_REG_MAU_ERPU_DMA_WR_DONE_LEN 1
#define MPI_APP_COM_REG_MAU_ERPU_DMA_WR_DONE_RESETVAL 0x0
#define MPI_APP_COM_REG_MAU_ERPU_DMA_RD_DONE_MASK 0x1
#define MPI_APP_COM_REG_MAU_ERPU_DMA_RD_DONE_SHIFT 0
#define MPI_APP_COM_REG_MAU_ERPU_DMA_RD_DONE_LEN 1
#define MPI_APP_COM_REG_MAU_ERPU_DMA_RD_DONE_RESETVAL 0x0

#define MPI_APP_COM_REG_ERPU_INT_CNT_PARA_OFFSET 0x114
#define MPI_APP_COM_REG_INT_CNT_PARA_MASK 0xFF
#define MPI_APP_COM_REG_INT_CNT_PARA_SHIFT 0
#define MPI_APP_COM_REG_INT_CNT_PARA_LEN 8
#define MPI_APP_COM_REG_INT_CNT_PARA_RESETVAL 0x1A

#define MPI_APP_COM_REG_ERPU_DFX_ERR_0_OFFSET 0x120
#define MPI_APP_COM_REG_DEV_ERPU_ERMN_REGUPD_ERR_MASK 0x4
#define MPI_APP_COM_REG_DEV_ERPU_ERMN_REGUPD_ERR_SHIFT 2
#define MPI_APP_COM_REG_DEV_ERPU_ERMN_REGUPD_ERR_LEN 1
#define MPI_APP_COM_REG_DEV_ERPU_ERMN_REGUPD_ERR_RESETVAL 0x0
#define MPI_APP_COM_REG_HOST_ERPU_ERSTSZ_OVER_ERR_MASK 0x2
#define MPI_APP_COM_REG_HOST_ERPU_ERSTSZ_OVER_ERR_SHIFT 1
#define MPI_APP_COM_REG_HOST_ERPU_ERSTSZ_OVER_ERR_LEN 1
#define MPI_APP_COM_REG_HOST_ERPU_ERSTSZ_OVER_ERR_RESETVAL 0x0
#define MPI_APP_COM_REG_HOST_ERPU_ERST_REGUPD_ERR_MASK 0x1
#define MPI_APP_COM_REG_HOST_ERPU_ERST_REGUPD_ERR_SHIFT 0
#define MPI_APP_COM_REG_HOST_ERPU_ERST_REGUPD_ERR_LEN 1
#define MPI_APP_COM_REG_HOST_ERPU_ERST_REGUPD_ERR_RESETVAL 0x0

#define MPI_APP_COM_REG_ERPU_DFX_ERR_1_OFFSET 0x124
#define MPI_APP_COM_REG_ERPU_ETRB_FIFO_FULL_MASK 0x10
#define MPI_APP_COM_REG_ERPU_ETRB_FIFO_FULL_SHIFT 4
#define MPI_APP_COM_REG_ERPU_ETRB_FIFO_FULL_LEN 1
#define MPI_APP_COM_REG_ERPU_ETRB_FIFO_FULL_RESETVAL 0x0
#define MPI_APP_COM_REG_ERPU_TRBNUM_SZERR_MASK 0x8
#define MPI_APP_COM_REG_ERPU_TRBNUM_SZERR_SHIFT 3
#define MPI_APP_COM_REG_ERPU_TRBNUM_SZERR_LEN 1
#define MPI_APP_COM_REG_ERPU_TRBNUM_SZERR_RESETVAL 0x0
#define MPI_APP_COM_REG_DEV_ERPU_EBSZ_ZERO_ERR_MASK 0x4
#define MPI_APP_COM_REG_DEV_ERPU_EBSZ_ZERO_ERR_SHIFT 2
#define MPI_APP_COM_REG_DEV_ERPU_EBSZ_ZERO_ERR_LEN 1
#define MPI_APP_COM_REG_DEV_ERPU_EBSZ_ZERO_ERR_RESETVAL 0x0
#define MPI_APP_COM_REG_HOST_ERPU_ERSTSZ_ZERO_ERR_MASK 0x2
#define MPI_APP_COM_REG_HOST_ERPU_ERSTSZ_ZERO_ERR_SHIFT 1
#define MPI_APP_COM_REG_HOST_ERPU_ERSTSZ_ZERO_ERR_LEN 1
#define MPI_APP_COM_REG_HOST_ERPU_ERSTSZ_ZERO_ERR_RESETVAL 0x0
#define MPI_APP_COM_REG_ERPU_TOPCSR_TARGET_INVALID_MASK 0x1
#define MPI_APP_COM_REG_ERPU_TOPCSR_TARGET_INVALID_SHIFT 0
#define MPI_APP_COM_REG_ERPU_TOPCSR_TARGET_INVALID_LEN 1
#define MPI_APP_COM_REG_ERPU_TOPCSR_TARGET_INVALID_RESETVAL 0x0

#define MPI_APP_COM_REG_ERPU_DFX_ERR_INT_EN_OFFSET 0x128
#define MPI_APP_COM_REG_ERPU_ETRB_FIFO_FULL_INT_EN_MASK 0x10
#define MPI_APP_COM_REG_ERPU_ETRB_FIFO_FULL_INT_EN_SHIFT 4
#define MPI_APP_COM_REG_ERPU_ETRB_FIFO_FULL_INT_EN_LEN 1
#define MPI_APP_COM_REG_ERPU_ETRB_FIFO_FULL_INT_EN_RESETVAL 0x0
#define MPI_APP_COM_REG_ERPU_TRBNUM_SZERR_INT_EN_MASK 0x8
#define MPI_APP_COM_REG_ERPU_TRBNUM_SZERR_INT_EN_SHIFT 3
#define MPI_APP_COM_REG_ERPU_TRBNUM_SZERR_INT_EN_LEN 1
#define MPI_APP_COM_REG_ERPU_TRBNUM_SZERR_INT_EN_RESETVAL 0x0
#define MPI_APP_COM_REG_DEV_ERPU_EBSZ_ZERO_ERR_INT_EN_MASK 0x4
#define MPI_APP_COM_REG_DEV_ERPU_EBSZ_ZERO_ERR_INT_EN_SHIFT 2
#define MPI_APP_COM_REG_DEV_ERPU_EBSZ_ZERO_ERR_INT_EN_LEN 1
#define MPI_APP_COM_REG_DEV_ERPU_EBSZ_ZERO_ERR_INT_EN_RESETVAL 0x0
#define MPI_APP_COM_REG_HOST_ERPU_ERSTSZ_ZERO_ERR_INT_EN_MASK 0x2
#define MPI_APP_COM_REG_HOST_ERPU_ERSTSZ_ZERO_ERR_INT_EN_SHIFT 1
#define MPI_APP_COM_REG_HOST_ERPU_ERSTSZ_ZERO_ERR_INT_EN_LEN 1
#define MPI_APP_COM_REG_HOST_ERPU_ERSTSZ_ZERO_ERR_INT_EN_RESETVAL 0x0
#define MPI_APP_COM_REG_ERPU_TOPCSR_TARGET_INVALID_INT_EN_MASK 0x1
#define MPI_APP_COM_REG_ERPU_TOPCSR_TARGET_INVALID_INT_EN_SHIFT 0
#define MPI_APP_COM_REG_ERPU_TOPCSR_TARGET_INVALID_INT_EN_LEN 1
#define MPI_APP_COM_REG_ERPU_TOPCSR_TARGET_INVALID_INT_EN_RESETVAL 0x0

#define MPI_APP_COM_REG_ERPU_DFX_ERR_INT_SET_OFFSET 0x12C
#define MPI_APP_COM_REG_ERPU_ETRB_FIFO_FULL_INT_SET_MASK 0x10
#define MPI_APP_COM_REG_ERPU_ETRB_FIFO_FULL_INT_SET_SHIFT 4
#define MPI_APP_COM_REG_ERPU_ETRB_FIFO_FULL_INT_SET_LEN 1
#define MPI_APP_COM_REG_ERPU_ETRB_FIFO_FULL_INT_SET_RESETVAL 0x0
#define MPI_APP_COM_REG_ERPU_TRBNUM_SZERR_INT_SET_MASK 0x8
#define MPI_APP_COM_REG_ERPU_TRBNUM_SZERR_INT_SET_SHIFT 3
#define MPI_APP_COM_REG_ERPU_TRBNUM_SZERR_INT_SET_LEN 1
#define MPI_APP_COM_REG_ERPU_TRBNUM_SZERR_INT_SET_RESETVAL 0x0
#define MPI_APP_COM_REG_DEV_ERPU_EBSZ_ZERO_ERR_INT_SET_MASK 0x4
#define MPI_APP_COM_REG_DEV_ERPU_EBSZ_ZERO_ERR_INT_SET_SHIFT 2
#define MPI_APP_COM_REG_DEV_ERPU_EBSZ_ZERO_ERR_INT_SET_LEN 1
#define MPI_APP_COM_REG_DEV_ERPU_EBSZ_ZERO_ERR_INT_SET_RESETVAL 0x0
#define MPI_APP_COM_REG_HOST_ERPU_ERSTSZ_ZERO_ERR_INT_SET_MASK 0x2
#define MPI_APP_COM_REG_HOST_ERPU_ERSTSZ_ZERO_ERR_INT_SET_SHIFT 1
#define MPI_APP_COM_REG_HOST_ERPU_ERSTSZ_ZERO_ERR_INT_SET_LEN 1
#define MPI_APP_COM_REG_HOST_ERPU_ERSTSZ_ZERO_ERR_INT_SET_RESETVAL 0x0
#define MPI_APP_COM_REG_ERPU_TOPCSR_TARGET_INVALID_INT_SET_MASK 0x1
#define MPI_APP_COM_REG_ERPU_TOPCSR_TARGET_INVALID_INT_SET_SHIFT 0
#define MPI_APP_COM_REG_ERPU_TOPCSR_TARGET_INVALID_INT_SET_LEN 1
#define MPI_APP_COM_REG_ERPU_TOPCSR_TARGET_INVALID_INT_SET_RESETVAL 0x0

#define MPI_APP_COM_REG_ERPU_DFX_STATUS_OFFSET 0x134
#define MPI_APP_COM_REG_ERPU_ER_VALID_MASK 0x20
#define MPI_APP_COM_REG_ERPU_ER_VALID_SHIFT 5
#define MPI_APP_COM_REG_ERPU_ER_VALID_LEN 1
#define MPI_APP_COM_REG_ERPU_ER_VALID_RESETVAL 0x0
#define MPI_APP_COM_REG_ERPU_ER_IPE_MASK 0x10
#define MPI_APP_COM_REG_ERPU_ER_IPE_SHIFT 4
#define MPI_APP_COM_REG_ERPU_ER_IPE_LEN 1
#define MPI_APP_COM_REG_ERPU_ER_IPE_RESETVAL 0x0
#define MPI_APP_COM_REG_ERPU_ERST_FSM_CURR_MASK 0xE
#define MPI_APP_COM_REG_ERPU_ERST_FSM_CURR_SHIFT 1
#define MPI_APP_COM_REG_ERPU_ERST_FSM_CURR_LEN 3
#define MPI_APP_COM_REG_ERPU_ERST_FSM_CURR_RESETVAL 0x1
#define MPI_APP_COM_REG_ERPU_ER_FULL_MASK 0x1
#define MPI_APP_COM_REG_ERPU_ER_FULL_SHIFT 0
#define MPI_APP_COM_REG_ERPU_ER_FULL_LEN 1
#define MPI_APP_COM_REG_ERPU_ER_FULL_RESETVAL 0x0

#define MPI_APP_COM_REG_ERPU_PTR_LATCH_OFFSET 0x138
#define MPI_APP_COM_REG_ERPU_PTR_LATCH_MASK 0x1
#define MPI_APP_COM_REG_ERPU_PTR_LATCH_SHIFT 0
#define MPI_APP_COM_REG_ERPU_PTR_LATCH_LEN 1
#define MPI_APP_COM_REG_ERPU_PTR_LATCH_RESETVAL 0x0

#define MPI_APP_COM_REG_ERPU_ENQ_PTR_OFFSET 0x13C
#define MPI_APP_COM_REG_ERPU_ENQ_PTR_MASK 0xFFFFFFFF
#define MPI_APP_COM_REG_ERPU_ENQ_PTR_SHIFT 0
#define MPI_APP_COM_REG_ERPU_ENQ_PTR_LEN 64
#define MPI_APP_COM_REG_ERPU_ENQ_PTR_RESETVAL 0x0000000000000000

#define MPI_APP_COM_REG_ERPU_TRULY_ENQ_PTR_OFFSET 0x144
#define MPI_APP_COM_REG_ERPU_TRULY_ENQ_PTR_MASK 0xFFFFFFFF
#define MPI_APP_COM_REG_ERPU_TRULY_ENQ_PTR_SHIFT 0
#define MPI_APP_COM_REG_ERPU_TRULY_ENQ_PTR_LEN 64
#define MPI_APP_COM_REG_ERPU_TRULY_ENQ_PTR_RESETVAL 0x0000000000000000

#define MPI_APP_COM_REG_XRPU_MAU_QOSID_CFG_OFFSET 0x400
#define MPI_APP_COM_REG_CSR_ERPU_MAU_RD_QOSID_MASK 0xC0
#define MPI_APP_COM_REG_CSR_ERPU_MAU_RD_QOSID_SHIFT 6
#define MPI_APP_COM_REG_CSR_ERPU_MAU_RD_QOSID_LEN 2
#define MPI_APP_COM_REG_CSR_ERPU_MAU_RD_QOSID_RESETVAL 0x0
#define MPI_APP_COM_REG_CSR_ERPU_MAU_WR_QOSID_MASK 0x30
#define MPI_APP_COM_REG_CSR_ERPU_MAU_WR_QOSID_SHIFT 4
#define MPI_APP_COM_REG_CSR_ERPU_MAU_WR_QOSID_LEN 2
#define MPI_APP_COM_REG_CSR_ERPU_MAU_WR_QOSID_RESETVAL 0x0
#define MPI_APP_COM_REG_CSR_CRPU_MAU_RD_QOSID_MASK 0xC
#define MPI_APP_COM_REG_CSR_CRPU_MAU_RD_QOSID_SHIFT 2
#define MPI_APP_COM_REG_CSR_CRPU_MAU_RD_QOSID_LEN 2
#define MPI_APP_COM_REG_CSR_CRPU_MAU_RD_QOSID_RESETVAL 0x0
#define MPI_APP_COM_REG_CSR_CRPU_MAU_WR_QOSID_MASK 0x3
#define MPI_APP_COM_REG_CSR_CRPU_MAU_WR_QOSID_SHIFT 0
#define MPI_APP_COM_REG_CSR_CRPU_MAU_WR_QOSID_LEN 2
#define MPI_APP_COM_REG_CSR_CRPU_MAU_WR_QOSID_RESETVAL 0x0

#define MPI_APP_COM_REG_DMA_WCMD_ASYN_FIFO_CFG_OFFSET 0x404
#define MPI_APP_COM_REG_DMA_WCMD_ASYN_ALEMPT_TH_MASK 0xE00
#define MPI_APP_COM_REG_DMA_WCMD_ASYN_ALEMPT_TH_SHIFT 9
#define MPI_APP_COM_REG_DMA_WCMD_ASYN_ALEMPT_TH_LEN 3
#define MPI_APP_COM_REG_DMA_WCMD_ASYN_ALEMPT_TH_RESETVAL 0x1
#define MPI_APP_COM_REG_DMA_WCMD_ASYN_AFULL_TWO_TH_MASK 0x1C0
#define MPI_APP_COM_REG_DMA_WCMD_ASYN_AFULL_TWO_TH_SHIFT 6
#define MPI_APP_COM_REG_DMA_WCMD_ASYN_AFULL_TWO_TH_LEN 3
#define MPI_APP_COM_REG_DMA_WCMD_ASYN_AFULL_TWO_TH_RESETVAL 0x7
#define MPI_APP_COM_REG_DMA_WCMD_ASYN_AFULL_OFF_TH_MASK 0x38
#define MPI_APP_COM_REG_DMA_WCMD_ASYN_AFULL_OFF_TH_SHIFT 3
#define MPI_APP_COM_REG_DMA_WCMD_ASYN_AFULL_OFF_TH_LEN 3
#define MPI_APP_COM_REG_DMA_WCMD_ASYN_AFULL_OFF_TH_RESETVAL 0x7
#define MPI_APP_COM_REG_DMA_WCMD_ASYN_AFULL_ON_TH_MASK 0x7
#define MPI_APP_COM_REG_DMA_WCMD_ASYN_AFULL_ON_TH_SHIFT 0
#define MPI_APP_COM_REG_DMA_WCMD_ASYN_AFULL_ON_TH_LEN 3
#define MPI_APP_COM_REG_DMA_WCMD_ASYN_AFULL_ON_TH_RESETVAL 0x7

#define MPI_APP_COM_REG_DMA_WCMD_ASYN_FIFO_STATUS_OFFSET 0x408
#define MPI_APP_COM_REG_DMA_WCMD_ASYN_WFIFO_CNT_MASK 0x3C
#define MPI_APP_COM_REG_DMA_WCMD_ASYN_WFIFO_CNT_SHIFT 2
#define MPI_APP_COM_REG_DMA_WCMD_ASYN_WFIFO_CNT_LEN 4
#define MPI_APP_COM_REG_DMA_WCMD_ASYN_WFIFO_CNT_RESETVAL 0x0
#define MPI_APP_COM_REG_DMA_WCMD_ASYN_EMPTY_MASK 0x2
#define MPI_APP_COM_REG_DMA_WCMD_ASYN_EMPTY_SHIFT 1
#define MPI_APP_COM_REG_DMA_WCMD_ASYN_EMPTY_LEN 1
#define MPI_APP_COM_REG_DMA_WCMD_ASYN_EMPTY_RESETVAL 0x1
#define MPI_APP_COM_REG_DMA_WCMD_ASYN_AFULL_MASK 0x1
#define MPI_APP_COM_REG_DMA_WCMD_ASYN_AFULL_SHIFT 0
#define MPI_APP_COM_REG_DMA_WCMD_ASYN_AFULL_LEN 1
#define MPI_APP_COM_REG_DMA_WCMD_ASYN_AFULL_RESETVAL 0x0

#define MPI_APP_COM_REG_DMA_WDATA_ASYN_FIFO_CFG_OFFSET 0x40C
#define MPI_APP_COM_REG_DMA_WDATA_ASYN_ALEMPT_TH_MASK 0xF000
#define MPI_APP_COM_REG_DMA_WDATA_ASYN_ALEMPT_TH_SHIFT 12
#define MPI_APP_COM_REG_DMA_WDATA_ASYN_ALEMPT_TH_LEN 4
#define MPI_APP_COM_REG_DMA_WDATA_ASYN_ALEMPT_TH_RESETVAL 0x1
#define MPI_APP_COM_REG_DMA_WDATA_ASYN_AFULL_TWO_TH_MASK 0xF00
#define MPI_APP_COM_REG_DMA_WDATA_ASYN_AFULL_TWO_TH_SHIFT 8
#define MPI_APP_COM_REG_DMA_WDATA_ASYN_AFULL_TWO_TH_LEN 4
#define MPI_APP_COM_REG_DMA_WDATA_ASYN_AFULL_TWO_TH_RESETVAL 0x8
#define MPI_APP_COM_REG_DMA_WDATA_ASYN_AFULL_OFF_TH_MASK 0xF0
#define MPI_APP_COM_REG_DMA_WDATA_ASYN_AFULL_OFF_TH_SHIFT 4
#define MPI_APP_COM_REG_DMA_WDATA_ASYN_AFULL_OFF_TH_LEN 4
#define MPI_APP_COM_REG_DMA_WDATA_ASYN_AFULL_OFF_TH_RESETVAL 0x8
#define MPI_APP_COM_REG_DMA_WDATA_ASYN_AFULL_ON_TH_MASK 0xF
#define MPI_APP_COM_REG_DMA_WDATA_ASYN_AFULL_ON_TH_SHIFT 0
#define MPI_APP_COM_REG_DMA_WDATA_ASYN_AFULL_ON_TH_LEN 4
#define MPI_APP_COM_REG_DMA_WDATA_ASYN_AFULL_ON_TH_RESETVAL 0x8

#define MPI_APP_COM_REG_DMA_WDATA_ASYN_FIFO_STATUS_OFFSET 0x410
#define MPI_APP_COM_REG_DMA_WDATA_ASYN_WFIFO_CNT_MASK 0x7C
#define MPI_APP_COM_REG_DMA_WDATA_ASYN_WFIFO_CNT_SHIFT 2
#define MPI_APP_COM_REG_DMA_WDATA_ASYN_WFIFO_CNT_LEN 5
#define MPI_APP_COM_REG_DMA_WDATA_ASYN_WFIFO_CNT_RESETVAL 0x00
#define MPI_APP_COM_REG_DMA_WDATA_ASYN_EMPTY_MASK 0x2
#define MPI_APP_COM_REG_DMA_WDATA_ASYN_EMPTY_SHIFT 1
#define MPI_APP_COM_REG_DMA_WDATA_ASYN_EMPTY_LEN 1
#define MPI_APP_COM_REG_DMA_WDATA_ASYN_EMPTY_RESETVAL 0x1
#define MPI_APP_COM_REG_DMA_WDATA_ASYN_AFULL_MASK 0x1
#define MPI_APP_COM_REG_DMA_WDATA_ASYN_AFULL_SHIFT 0
#define MPI_APP_COM_REG_DMA_WDATA_ASYN_AFULL_LEN 1
#define MPI_APP_COM_REG_DMA_WDATA_ASYN_AFULL_RESETVAL 0x0

#define MPI_APP_COM_REG_DMA_WRSP_ASYN_FIFO_CFG_OFFSET 0x414
#define MPI_APP_COM_REG_DMA_WRSP_ASYN_ALEMPT_TH_MASK 0xF8000
#define MPI_APP_COM_REG_DMA_WRSP_ASYN_ALEMPT_TH_SHIFT 15
#define MPI_APP_COM_REG_DMA_WRSP_ASYN_ALEMPT_TH_LEN 5
#define MPI_APP_COM_REG_DMA_WRSP_ASYN_ALEMPT_TH_RESETVAL 0x01
#define MPI_APP_COM_REG_DMA_WRSP_ASYN_AFULL_TWO_TH_MASK 0x7C00
#define MPI_APP_COM_REG_DMA_WRSP_ASYN_AFULL_TWO_TH_SHIFT 10
#define MPI_APP_COM_REG_DMA_WRSP_ASYN_AFULL_TWO_TH_LEN 5
#define MPI_APP_COM_REG_DMA_WRSP_ASYN_AFULL_TWO_TH_RESETVAL 0x13
#define MPI_APP_COM_REG_DMA_WRSP_ASYN_AFULL_OFF_TH_MASK 0x3E0
#define MPI_APP_COM_REG_DMA_WRSP_ASYN_AFULL_OFF_TH_SHIFT 5
#define MPI_APP_COM_REG_DMA_WRSP_ASYN_AFULL_OFF_TH_LEN 5
#define MPI_APP_COM_REG_DMA_WRSP_ASYN_AFULL_OFF_TH_RESETVAL 0x13
#define MPI_APP_COM_REG_DMA_WRSP_ASYN_AFULL_ON_TH_MASK 0x1F
#define MPI_APP_COM_REG_DMA_WRSP_ASYN_AFULL_ON_TH_SHIFT 0
#define MPI_APP_COM_REG_DMA_WRSP_ASYN_AFULL_ON_TH_LEN 5
#define MPI_APP_COM_REG_DMA_WRSP_ASYN_AFULL_ON_TH_RESETVAL 0x13

#define MPI_APP_COM_REG_DMA_WRSP_ASYN_FIFO_STATUS_OFFSET 0x418
#define MPI_APP_COM_REG_DMA_WRSP_ASYN_RFIFO_CNT_MASK 0x7E
#define MPI_APP_COM_REG_DMA_WRSP_ASYN_RFIFO_CNT_SHIFT 1
#define MPI_APP_COM_REG_DMA_WRSP_ASYN_RFIFO_CNT_LEN 6
#define MPI_APP_COM_REG_DMA_WRSP_ASYN_RFIFO_CNT_RESETVAL 0x00
#define MPI_APP_COM_REG_DMA_WRSP_ASYN_EMPTY_MASK 0x1
#define MPI_APP_COM_REG_DMA_WRSP_ASYN_EMPTY_SHIFT 0
#define MPI_APP_COM_REG_DMA_WRSP_ASYN_EMPTY_LEN 1
#define MPI_APP_COM_REG_DMA_WRSP_ASYN_EMPTY_RESETVAL 0x1

#define MPI_APP_COM_REG_DMA_WCH0_RSP_FIFO_CFG_OFFSET 0x41C
#define MPI_APP_COM_REG_DMA_WCH0_RSP_FIFO_ALEMPTY_TH_MASK 0x3C00
#define MPI_APP_COM_REG_DMA_WCH0_RSP_FIFO_ALEMPTY_TH_SHIFT 10
#define MPI_APP_COM_REG_DMA_WCH0_RSP_FIFO_ALEMPTY_TH_LEN 4
#define MPI_APP_COM_REG_DMA_WCH0_RSP_FIFO_ALEMPTY_TH_RESETVAL 0x1
#define MPI_APP_COM_REG_DMA_WCH0_RSP_FIFO_AFULL_TH_MASK 0x3C0
#define MPI_APP_COM_REG_DMA_WCH0_RSP_FIFO_AFULL_TH_SHIFT 6
#define MPI_APP_COM_REG_DMA_WCH0_RSP_FIFO_AFULL_TH_LEN 4
#define MPI_APP_COM_REG_DMA_WCH0_RSP_FIFO_AFULL_TH_RESETVAL 0x7
#define MPI_APP_COM_REG_DMA_WCH0_RSP_FIFO_RST_DEPTH_MASK 0x3C
#define MPI_APP_COM_REG_DMA_WCH0_RSP_FIFO_RST_DEPTH_SHIFT 2
#define MPI_APP_COM_REG_DMA_WCH0_RSP_FIFO_RST_DEPTH_LEN 4
#define MPI_APP_COM_REG_DMA_WCH0_RSP_FIFO_RST_DEPTH_RESETVAL 0x0
#define MPI_APP_COM_REG_DMA_WCH0_RSP_FIFO_AUTO_RST_EN_MASK 0x2
#define MPI_APP_COM_REG_DMA_WCH0_RSP_FIFO_AUTO_RST_EN_SHIFT 1
#define MPI_APP_COM_REG_DMA_WCH0_RSP_FIFO_AUTO_RST_EN_LEN 1
#define MPI_APP_COM_REG_DMA_WCH0_RSP_FIFO_AUTO_RST_EN_RESETVAL 0x1
#define MPI_APP_COM_REG_DMA_WCH0_RSP_FIFO_FORCE_RST_MASK 0x1
#define MPI_APP_COM_REG_DMA_WCH0_RSP_FIFO_FORCE_RST_SHIFT 0
#define MPI_APP_COM_REG_DMA_WCH0_RSP_FIFO_FORCE_RST_LEN 1
#define MPI_APP_COM_REG_DMA_WCH0_RSP_FIFO_FORCE_RST_RESETVAL 0x0

#define MPI_APP_COM_REG_DMA_WCH0_RSP_FIFO_STATUS_OFFSET 0x420
#define MPI_APP_COM_REG_DMA_WCH0_RSP_FIFO_CNT_MASK 0x3C
#define MPI_APP_COM_REG_DMA_WCH0_RSP_FIFO_CNT_SHIFT 2
#define MPI_APP_COM_REG_DMA_WCH0_RSP_FIFO_CNT_LEN 4
#define MPI_APP_COM_REG_DMA_WCH0_RSP_FIFO_CNT_RESETVAL 0x0
#define MPI_APP_COM_REG_DMA_WCH0_RSP_FIFO_EMPTY_MASK 0x2
#define MPI_APP_COM_REG_DMA_WCH0_RSP_FIFO_EMPTY_SHIFT 1
#define MPI_APP_COM_REG_DMA_WCH0_RSP_FIFO_EMPTY_LEN 1
#define MPI_APP_COM_REG_DMA_WCH0_RSP_FIFO_EMPTY_RESETVAL 0x1
#define MPI_APP_COM_REG_DMA_WCH0_RSP_FIFO_AFULL_MASK 0x1
#define MPI_APP_COM_REG_DMA_WCH0_RSP_FIFO_AFULL_SHIFT 0
#define MPI_APP_COM_REG_DMA_WCH0_RSP_FIFO_AFULL_LEN 1
#define MPI_APP_COM_REG_DMA_WCH0_RSP_FIFO_AFULL_RESETVAL 0x0

#define MPI_APP_COM_REG_DMA_WCH1_RSP_FIFO_CFG_OFFSET 0x424
#define MPI_APP_COM_REG_DMA_WCH1_RSP_FIFO_ALEMPTY_TH_MASK 0x3C00
#define MPI_APP_COM_REG_DMA_WCH1_RSP_FIFO_ALEMPTY_TH_SHIFT 10
#define MPI_APP_COM_REG_DMA_WCH1_RSP_FIFO_ALEMPTY_TH_LEN 4
#define MPI_APP_COM_REG_DMA_WCH1_RSP_FIFO_ALEMPTY_TH_RESETVAL 0x1
#define MPI_APP_COM_REG_DMA_WCH1_RSP_FIFO_AFULL_TH_MASK 0x3C0
#define MPI_APP_COM_REG_DMA_WCH1_RSP_FIFO_AFULL_TH_SHIFT 6
#define MPI_APP_COM_REG_DMA_WCH1_RSP_FIFO_AFULL_TH_LEN 4
#define MPI_APP_COM_REG_DMA_WCH1_RSP_FIFO_AFULL_TH_RESETVAL 0x7
#define MPI_APP_COM_REG_DMA_WCH1_RSP_FIFO_RST_DEPTH_MASK 0x3C
#define MPI_APP_COM_REG_DMA_WCH1_RSP_FIFO_RST_DEPTH_SHIFT 2
#define MPI_APP_COM_REG_DMA_WCH1_RSP_FIFO_RST_DEPTH_LEN 4
#define MPI_APP_COM_REG_DMA_WCH1_RSP_FIFO_RST_DEPTH_RESETVAL 0x0
#define MPI_APP_COM_REG_DMA_WCH1_RSP_FIFO_AUTO_RST_EN_MASK 0x2
#define MPI_APP_COM_REG_DMA_WCH1_RSP_FIFO_AUTO_RST_EN_SHIFT 1
#define MPI_APP_COM_REG_DMA_WCH1_RSP_FIFO_AUTO_RST_EN_LEN 1
#define MPI_APP_COM_REG_DMA_WCH1_RSP_FIFO_AUTO_RST_EN_RESETVAL 0x1
#define MPI_APP_COM_REG_DMA_WCH1_RSP_FIFO_FORCE_RST_MASK 0x1
#define MPI_APP_COM_REG_DMA_WCH1_RSP_FIFO_FORCE_RST_SHIFT 0
#define MPI_APP_COM_REG_DMA_WCH1_RSP_FIFO_FORCE_RST_LEN 1
#define MPI_APP_COM_REG_DMA_WCH1_RSP_FIFO_FORCE_RST_RESETVAL 0x0

#define MPI_APP_COM_REG_DMA_WCH1_RSP_FIFO_STATUS_OFFSET 0x428
#define MPI_APP_COM_REG_DMA_WCH1_RSP_FIFO_CNT_MASK 0x3C
#define MPI_APP_COM_REG_DMA_WCH1_RSP_FIFO_CNT_SHIFT 2
#define MPI_APP_COM_REG_DMA_WCH1_RSP_FIFO_CNT_LEN 4
#define MPI_APP_COM_REG_DMA_WCH1_RSP_FIFO_CNT_RESETVAL 0x0
#define MPI_APP_COM_REG_DMA_WCH1_RSP_FIFO_EMPTY_MASK 0x2
#define MPI_APP_COM_REG_DMA_WCH1_RSP_FIFO_EMPTY_SHIFT 1
#define MPI_APP_COM_REG_DMA_WCH1_RSP_FIFO_EMPTY_LEN 1
#define MPI_APP_COM_REG_DMA_WCH1_RSP_FIFO_EMPTY_RESETVAL 0x1
#define MPI_APP_COM_REG_DMA_WCH1_RSP_FIFO_AFULL_MASK 0x1
#define MPI_APP_COM_REG_DMA_WCH1_RSP_FIFO_AFULL_SHIFT 0
#define MPI_APP_COM_REG_DMA_WCH1_RSP_FIFO_AFULL_LEN 1
#define MPI_APP_COM_REG_DMA_WCH1_RSP_FIFO_AFULL_RESETVAL 0x0

#define MPI_APP_COM_REG_DMA_WCH2_RSP_FIFO_CFG_OFFSET 0x42C
#define MPI_APP_COM_REG_DMA_WCH2_RSP_FIFO_ALEMPTY_TH_MASK 0x700
#define MPI_APP_COM_REG_DMA_WCH2_RSP_FIFO_ALEMPTY_TH_SHIFT 8
#define MPI_APP_COM_REG_DMA_WCH2_RSP_FIFO_ALEMPTY_TH_LEN 3
#define MPI_APP_COM_REG_DMA_WCH2_RSP_FIFO_ALEMPTY_TH_RESETVAL 0x1
#define MPI_APP_COM_REG_DMA_WCH2_RSP_FIFO_AFULL_TH_MASK 0xE0
#define MPI_APP_COM_REG_DMA_WCH2_RSP_FIFO_AFULL_TH_SHIFT 5
#define MPI_APP_COM_REG_DMA_WCH2_RSP_FIFO_AFULL_TH_LEN 3
#define MPI_APP_COM_REG_DMA_WCH2_RSP_FIFO_AFULL_TH_RESETVAL 0x3
#define MPI_APP_COM_REG_DMA_WCH2_RSP_FIFO_RST_DEPTH_MASK 0x1C
#define MPI_APP_COM_REG_DMA_WCH2_RSP_FIFO_RST_DEPTH_SHIFT 2
#define MPI_APP_COM_REG_DMA_WCH2_RSP_FIFO_RST_DEPTH_LEN 3
#define MPI_APP_COM_REG_DMA_WCH2_RSP_FIFO_RST_DEPTH_RESETVAL 0x0
#define MPI_APP_COM_REG_DMA_WCH2_RSP_FIFO_AUTO_RST_EN_MASK 0x2
#define MPI_APP_COM_REG_DMA_WCH2_RSP_FIFO_AUTO_RST_EN_SHIFT 1
#define MPI_APP_COM_REG_DMA_WCH2_RSP_FIFO_AUTO_RST_EN_LEN 1
#define MPI_APP_COM_REG_DMA_WCH2_RSP_FIFO_AUTO_RST_EN_RESETVAL 0x1
#define MPI_APP_COM_REG_DMA_WCH2_RSP_FIFO_FORCE_RST_MASK 0x1
#define MPI_APP_COM_REG_DMA_WCH2_RSP_FIFO_FORCE_RST_SHIFT 0
#define MPI_APP_COM_REG_DMA_WCH2_RSP_FIFO_FORCE_RST_LEN 1
#define MPI_APP_COM_REG_DMA_WCH2_RSP_FIFO_FORCE_RST_RESETVAL 0x0

#define MPI_APP_COM_REG_DMA_WCH2_RSP_FIFO_STATUS_OFFSET 0x430
#define MPI_APP_COM_REG_DMA_WCH2_RSP_FIFO_CNT_MASK 0x1C
#define MPI_APP_COM_REG_DMA_WCH2_RSP_FIFO_CNT_SHIFT 2
#define MPI_APP_COM_REG_DMA_WCH2_RSP_FIFO_CNT_LEN 3
#define MPI_APP_COM_REG_DMA_WCH2_RSP_FIFO_CNT_RESETVAL 0x0
#define MPI_APP_COM_REG_DMA_WCH2_RSP_FIFO_EMPTY_MASK 0x2
#define MPI_APP_COM_REG_DMA_WCH2_RSP_FIFO_EMPTY_SHIFT 1
#define MPI_APP_COM_REG_DMA_WCH2_RSP_FIFO_EMPTY_LEN 1
#define MPI_APP_COM_REG_DMA_WCH2_RSP_FIFO_EMPTY_RESETVAL 0x1
#define MPI_APP_COM_REG_DMA_WCH2_RSP_FIFO_AFULL_MASK 0x1
#define MPI_APP_COM_REG_DMA_WCH2_RSP_FIFO_AFULL_SHIFT 0
#define MPI_APP_COM_REG_DMA_WCH2_RSP_FIFO_AFULL_LEN 1
#define MPI_APP_COM_REG_DMA_WCH2_RSP_FIFO_AFULL_RESETVAL 0x0

#define MPI_APP_COM_REG_DMA_WCH3_RSP_FIFO_CFG_OFFSET 0x434
#define MPI_APP_COM_REG_DMA_WCH3_RSP_FIFO_ALEMPTY_TH_MASK 0x700
#define MPI_APP_COM_REG_DMA_WCH3_RSP_FIFO_ALEMPTY_TH_SHIFT 8
#define MPI_APP_COM_REG_DMA_WCH3_RSP_FIFO_ALEMPTY_TH_LEN 3
#define MPI_APP_COM_REG_DMA_WCH3_RSP_FIFO_ALEMPTY_TH_RESETVAL 0x1
#define MPI_APP_COM_REG_DMA_WCH3_RSP_FIFO_AFULL_TH_MASK 0xE0
#define MPI_APP_COM_REG_DMA_WCH3_RSP_FIFO_AFULL_TH_SHIFT 5
#define MPI_APP_COM_REG_DMA_WCH3_RSP_FIFO_AFULL_TH_LEN 3
#define MPI_APP_COM_REG_DMA_WCH3_RSP_FIFO_AFULL_TH_RESETVAL 0x3
#define MPI_APP_COM_REG_DMA_WCH3_RSP_FIFO_RST_DEPTH_MASK 0x1C
#define MPI_APP_COM_REG_DMA_WCH3_RSP_FIFO_RST_DEPTH_SHIFT 2
#define MPI_APP_COM_REG_DMA_WCH3_RSP_FIFO_RST_DEPTH_LEN 3
#define MPI_APP_COM_REG_DMA_WCH3_RSP_FIFO_RST_DEPTH_RESETVAL 0x0
#define MPI_APP_COM_REG_DMA_WCH3_RSP_FIFO_AUTO_RST_EN_MASK 0x2
#define MPI_APP_COM_REG_DMA_WCH3_RSP_FIFO_AUTO_RST_EN_SHIFT 1
#define MPI_APP_COM_REG_DMA_WCH3_RSP_FIFO_AUTO_RST_EN_LEN 1
#define MPI_APP_COM_REG_DMA_WCH3_RSP_FIFO_AUTO_RST_EN_RESETVAL 0x1
#define MPI_APP_COM_REG_DMA_WCH3_RSP_FIFO_FORCE_RST_MASK 0x1
#define MPI_APP_COM_REG_DMA_WCH3_RSP_FIFO_FORCE_RST_SHIFT 0
#define MPI_APP_COM_REG_DMA_WCH3_RSP_FIFO_FORCE_RST_LEN 1
#define MPI_APP_COM_REG_DMA_WCH3_RSP_FIFO_FORCE_RST_RESETVAL 0x0

#define MPI_APP_COM_REG_DMA_WCH3_RSP_FIFO_STATUS_OFFSET 0x438
#define MPI_APP_COM_REG_DMA_WCH3_RSP_FIFO_CNT_MASK 0x1C
#define MPI_APP_COM_REG_DMA_WCH3_RSP_FIFO_CNT_SHIFT 2
#define MPI_APP_COM_REG_DMA_WCH3_RSP_FIFO_CNT_LEN 3
#define MPI_APP_COM_REG_DMA_WCH3_RSP_FIFO_CNT_RESETVAL 0x0
#define MPI_APP_COM_REG_DMA_WCH3_RSP_FIFO_EMPTY_MASK 0x2
#define MPI_APP_COM_REG_DMA_WCH3_RSP_FIFO_EMPTY_SHIFT 1
#define MPI_APP_COM_REG_DMA_WCH3_RSP_FIFO_EMPTY_LEN 1
#define MPI_APP_COM_REG_DMA_WCH3_RSP_FIFO_EMPTY_RESETVAL 0x1
#define MPI_APP_COM_REG_DMA_WCH3_RSP_FIFO_AFULL_MASK 0x1
#define MPI_APP_COM_REG_DMA_WCH3_RSP_FIFO_AFULL_SHIFT 0
#define MPI_APP_COM_REG_DMA_WCH3_RSP_FIFO_AFULL_LEN 1
#define MPI_APP_COM_REG_DMA_WCH3_RSP_FIFO_AFULL_RESETVAL 0x0

#define MPI_APP_COM_REG_DMA_WR_FIFO_INT_OFFSET 0x43C
#define MPI_APP_COM_REG_DMA_WCMD_SLOT_OVERFLOW_MASK 0x800
#define MPI_APP_COM_REG_DMA_WCMD_SLOT_OVERFLOW_SHIFT 11
#define MPI_APP_COM_REG_DMA_WCMD_SLOT_OVERFLOW_LEN 1
#define MPI_APP_COM_REG_DMA_WCMD_SLOT_OVERFLOW_RESETVAL 0x0
#define MPI_APP_COM_REG_DMA_WCH3_RSP_FIFO_UNDERFLOW_MASK 0x400
#define MPI_APP_COM_REG_DMA_WCH3_RSP_FIFO_UNDERFLOW_SHIFT 10
#define MPI_APP_COM_REG_DMA_WCH3_RSP_FIFO_UNDERFLOW_LEN 1
#define MPI_APP_COM_REG_DMA_WCH3_RSP_FIFO_UNDERFLOW_RESETVAL 0x0
#define MPI_APP_COM_REG_DMA_WCH3_RSP_FIFO_OVERFLOW_MASK 0x200
#define MPI_APP_COM_REG_DMA_WCH3_RSP_FIFO_OVERFLOW_SHIFT 9
#define MPI_APP_COM_REG_DMA_WCH3_RSP_FIFO_OVERFLOW_LEN 1
#define MPI_APP_COM_REG_DMA_WCH3_RSP_FIFO_OVERFLOW_RESETVAL 0x0
#define MPI_APP_COM_REG_DMA_WCH2_RSP_FIFO_UNDERFLOW_MASK 0x100
#define MPI_APP_COM_REG_DMA_WCH2_RSP_FIFO_UNDERFLOW_SHIFT 8
#define MPI_APP_COM_REG_DMA_WCH2_RSP_FIFO_UNDERFLOW_LEN 1
#define MPI_APP_COM_REG_DMA_WCH2_RSP_FIFO_UNDERFLOW_RESETVAL 0x0
#define MPI_APP_COM_REG_DMA_WCH2_RSP_FIFO_OVERFLOW_MASK 0x80
#define MPI_APP_COM_REG_DMA_WCH2_RSP_FIFO_OVERFLOW_SHIFT 7
#define MPI_APP_COM_REG_DMA_WCH2_RSP_FIFO_OVERFLOW_LEN 1
#define MPI_APP_COM_REG_DMA_WCH2_RSP_FIFO_OVERFLOW_RESETVAL 0x0
#define MPI_APP_COM_REG_DMA_WCH1_RSP_FIFO_UNDERFLOW_MASK 0x40
#define MPI_APP_COM_REG_DMA_WCH1_RSP_FIFO_UNDERFLOW_SHIFT 6
#define MPI_APP_COM_REG_DMA_WCH1_RSP_FIFO_UNDERFLOW_LEN 1
#define MPI_APP_COM_REG_DMA_WCH1_RSP_FIFO_UNDERFLOW_RESETVAL 0x0
#define MPI_APP_COM_REG_DMA_WCH1_RSP_FIFO_OVERFLOW_MASK 0x20
#define MPI_APP_COM_REG_DMA_WCH1_RSP_FIFO_OVERFLOW_SHIFT 5
#define MPI_APP_COM_REG_DMA_WCH1_RSP_FIFO_OVERFLOW_LEN 1
#define MPI_APP_COM_REG_DMA_WCH1_RSP_FIFO_OVERFLOW_RESETVAL 0x0
#define MPI_APP_COM_REG_DMA_WCH0_RSP_FIFO_UNDERFLOW_MASK 0x10
#define MPI_APP_COM_REG_DMA_WCH0_RSP_FIFO_UNDERFLOW_SHIFT 4
#define MPI_APP_COM_REG_DMA_WCH0_RSP_FIFO_UNDERFLOW_LEN 1
#define MPI_APP_COM_REG_DMA_WCH0_RSP_FIFO_UNDERFLOW_RESETVAL 0x0
#define MPI_APP_COM_REG_DMA_WCH0_RSP_FIFO_OVERFLOW_MASK 0x8
#define MPI_APP_COM_REG_DMA_WCH0_RSP_FIFO_OVERFLOW_SHIFT 3
#define MPI_APP_COM_REG_DMA_WCH0_RSP_FIFO_OVERFLOW_LEN 1
#define MPI_APP_COM_REG_DMA_WCH0_RSP_FIFO_OVERFLOW_RESETVAL 0x0
#define MPI_APP_COM_REG_DMA_WRSP_ASYN_OVERFLOW_MASK 0x4
#define MPI_APP_COM_REG_DMA_WRSP_ASYN_OVERFLOW_SHIFT 2
#define MPI_APP_COM_REG_DMA_WRSP_ASYN_OVERFLOW_LEN 1
#define MPI_APP_COM_REG_DMA_WRSP_ASYN_OVERFLOW_RESETVAL 0x0
#define MPI_APP_COM_REG_DMA_WDATA_ASYN_OVERFLOW_MASK 0x2
#define MPI_APP_COM_REG_DMA_WDATA_ASYN_OVERFLOW_SHIFT 1
#define MPI_APP_COM_REG_DMA_WDATA_ASYN_OVERFLOW_LEN 1
#define MPI_APP_COM_REG_DMA_WDATA_ASYN_OVERFLOW_RESETVAL 0x0
#define MPI_APP_COM_REG_DMA_WCMD_ASYN_FIFO_OVERFLOW_MASK 0x1
#define MPI_APP_COM_REG_DMA_WCMD_ASYN_FIFO_OVERFLOW_SHIFT 0
#define MPI_APP_COM_REG_DMA_WCMD_ASYN_FIFO_OVERFLOW_LEN 1
#define MPI_APP_COM_REG_DMA_WCMD_ASYN_FIFO_OVERFLOW_RESETVAL 0x0

#define MPI_APP_COM_REG_DMA_WR_FIFO_INT_EN_OFFSET 0x440
#define MPI_APP_COM_REG_DMA_WCMD_SLOT_OVERFLOW_INT_EN_MASK 0x800
#define MPI_APP_COM_REG_DMA_WCMD_SLOT_OVERFLOW_INT_EN_SHIFT 11
#define MPI_APP_COM_REG_DMA_WCMD_SLOT_OVERFLOW_INT_EN_LEN 1
#define MPI_APP_COM_REG_DMA_WCMD_SLOT_OVERFLOW_INT_EN_RESETVAL 0x0
#define MPI_APP_COM_REG_DMA_WCH3_RSP_FIFO_UNDERFLOW_INT_EN_MASK 0x400
#define MPI_APP_COM_REG_DMA_WCH3_RSP_FIFO_UNDERFLOW_INT_EN_SHIFT 10
#define MPI_APP_COM_REG_DMA_WCH3_RSP_FIFO_UNDERFLOW_INT_EN_LEN 1
#define MPI_APP_COM_REG_DMA_WCH3_RSP_FIFO_UNDERFLOW_INT_EN_RESETVAL 0x0
#define MPI_APP_COM_REG_DMA_WCH3_RSP_FIFO_OVERFLOW_INT_EN_MASK 0x200
#define MPI_APP_COM_REG_DMA_WCH3_RSP_FIFO_OVERFLOW_INT_EN_SHIFT 9
#define MPI_APP_COM_REG_DMA_WCH3_RSP_FIFO_OVERFLOW_INT_EN_LEN 1
#define MPI_APP_COM_REG_DMA_WCH3_RSP_FIFO_OVERFLOW_INT_EN_RESETVAL 0x0
#define MPI_APP_COM_REG_DMA_WCH2_RSP_FIFO_UNDERFLOW_INT_EN_MASK 0x100
#define MPI_APP_COM_REG_DMA_WCH2_RSP_FIFO_UNDERFLOW_INT_EN_SHIFT 8
#define MPI_APP_COM_REG_DMA_WCH2_RSP_FIFO_UNDERFLOW_INT_EN_LEN 1
#define MPI_APP_COM_REG_DMA_WCH2_RSP_FIFO_UNDERFLOW_INT_EN_RESETVAL 0x0
#define MPI_APP_COM_REG_DMA_WCH2_RSP_FIFO_OVERFLOW_INT_EN_MASK 0x80
#define MPI_APP_COM_REG_DMA_WCH2_RSP_FIFO_OVERFLOW_INT_EN_SHIFT 7
#define MPI_APP_COM_REG_DMA_WCH2_RSP_FIFO_OVERFLOW_INT_EN_LEN 1
#define MPI_APP_COM_REG_DMA_WCH2_RSP_FIFO_OVERFLOW_INT_EN_RESETVAL 0x0
#define MPI_APP_COM_REG_DMA_WCH1_RSP_FIFO_UNDERFLOW_INT_EN_MASK 0x40
#define MPI_APP_COM_REG_DMA_WCH1_RSP_FIFO_UNDERFLOW_INT_EN_SHIFT 6
#define MPI_APP_COM_REG_DMA_WCH1_RSP_FIFO_UNDERFLOW_INT_EN_LEN 1
#define MPI_APP_COM_REG_DMA_WCH1_RSP_FIFO_UNDERFLOW_INT_EN_RESETVAL 0x0
#define MPI_APP_COM_REG_DMA_WCH1_RSP_FIFO_OVERFLOW_INT_EN_MASK 0x20
#define MPI_APP_COM_REG_DMA_WCH1_RSP_FIFO_OVERFLOW_INT_EN_SHIFT 5
#define MPI_APP_COM_REG_DMA_WCH1_RSP_FIFO_OVERFLOW_INT_EN_LEN 1
#define MPI_APP_COM_REG_DMA_WCH1_RSP_FIFO_OVERFLOW_INT_EN_RESETVAL 0x0
#define MPI_APP_COM_REG_DMA_WCH0_RSP_FIFO_UNDERFLOW_INT_EN_MASK 0x10
#define MPI_APP_COM_REG_DMA_WCH0_RSP_FIFO_UNDERFLOW_INT_EN_SHIFT 4
#define MPI_APP_COM_REG_DMA_WCH0_RSP_FIFO_UNDERFLOW_INT_EN_LEN 1
#define MPI_APP_COM_REG_DMA_WCH0_RSP_FIFO_UNDERFLOW_INT_EN_RESETVAL 0x0
#define MPI_APP_COM_REG_DMA_WCH0_RSP_FIFO_OVERFLOW_INT_EN_MASK 0x8
#define MPI_APP_COM_REG_DMA_WCH0_RSP_FIFO_OVERFLOW_INT_EN_SHIFT 3
#define MPI_APP_COM_REG_DMA_WCH0_RSP_FIFO_OVERFLOW_INT_EN_LEN 1
#define MPI_APP_COM_REG_DMA_WCH0_RSP_FIFO_OVERFLOW_INT_EN_RESETVAL 0x0
#define MPI_APP_COM_REG_DMA_WRSP_ASYN_OVERFLOW_INT_EN_MASK 0x4
#define MPI_APP_COM_REG_DMA_WRSP_ASYN_OVERFLOW_INT_EN_SHIFT 2
#define MPI_APP_COM_REG_DMA_WRSP_ASYN_OVERFLOW_INT_EN_LEN 1
#define MPI_APP_COM_REG_DMA_WRSP_ASYN_OVERFLOW_INT_EN_RESETVAL 0x0
#define MPI_APP_COM_REG_DMA_WDATA_ASYN_OVERFLOW_INT_EN_MASK 0x2
#define MPI_APP_COM_REG_DMA_WDATA_ASYN_OVERFLOW_INT_EN_SHIFT 1
#define MPI_APP_COM_REG_DMA_WDATA_ASYN_OVERFLOW_INT_EN_LEN 1
#define MPI_APP_COM_REG_DMA_WDATA_ASYN_OVERFLOW_INT_EN_RESETVAL 0x0
#define MPI_APP_COM_REG_DMA_WCMD_ASYN_FIFO_OVERFLOW_INT_EN_MASK 0x1
#define MPI_APP_COM_REG_DMA_WCMD_ASYN_FIFO_OVERFLOW_INT_EN_SHIFT 0
#define MPI_APP_COM_REG_DMA_WCMD_ASYN_FIFO_OVERFLOW_INT_EN_LEN 1
#define MPI_APP_COM_REG_DMA_WCMD_ASYN_FIFO_OVERFLOW_INT_EN_RESETVAL 0x0

#define MPI_APP_COM_REG_DMA_WR_FIFO_INT_SET_OFFSET 0x444
#define MPI_APP_COM_REG_DMA_WCMD_SLOT_OVERFLOW_INT_SET_MASK 0x800
#define MPI_APP_COM_REG_DMA_WCMD_SLOT_OVERFLOW_INT_SET_SHIFT 11
#define MPI_APP_COM_REG_DMA_WCMD_SLOT_OVERFLOW_INT_SET_LEN 1
#define MPI_APP_COM_REG_DMA_WCMD_SLOT_OVERFLOW_INT_SET_RESETVAL 0x0
#define MPI_APP_COM_REG_DMA_WCH3_RSP_FIFO_UNDERFLOW_INT_SET_MASK 0x400
#define MPI_APP_COM_REG_DMA_WCH3_RSP_FIFO_UNDERFLOW_INT_SET_SHIFT 10
#define MPI_APP_COM_REG_DMA_WCH3_RSP_FIFO_UNDERFLOW_INT_SET_LEN 1
#define MPI_APP_COM_REG_DMA_WCH3_RSP_FIFO_UNDERFLOW_INT_SET_RESETVAL 0x0
#define MPI_APP_COM_REG_DMA_WCH3_RSP_FIFO_OVERFLOW_INT_SET_MASK 0x200
#define MPI_APP_COM_REG_DMA_WCH3_RSP_FIFO_OVERFLOW_INT_SET_SHIFT 9
#define MPI_APP_COM_REG_DMA_WCH3_RSP_FIFO_OVERFLOW_INT_SET_LEN 1
#define MPI_APP_COM_REG_DMA_WCH3_RSP_FIFO_OVERFLOW_INT_SET_RESETVAL 0x0
#define MPI_APP_COM_REG_DMA_WCH2_RSP_FIFO_UNDERFLOW_INT_SET_MASK 0x100
#define MPI_APP_COM_REG_DMA_WCH2_RSP_FIFO_UNDERFLOW_INT_SET_SHIFT 8
#define MPI_APP_COM_REG_DMA_WCH2_RSP_FIFO_UNDERFLOW_INT_SET_LEN 1
#define MPI_APP_COM_REG_DMA_WCH2_RSP_FIFO_UNDERFLOW_INT_SET_RESETVAL 0x0
#define MPI_APP_COM_REG_DMA_WCH2_RSP_FIFO_OVERFLOW_INT_SET_MASK 0x80
#define MPI_APP_COM_REG_DMA_WCH2_RSP_FIFO_OVERFLOW_INT_SET_SHIFT 7
#define MPI_APP_COM_REG_DMA_WCH2_RSP_FIFO_OVERFLOW_INT_SET_LEN 1
#define MPI_APP_COM_REG_DMA_WCH2_RSP_FIFO_OVERFLOW_INT_SET_RESETVAL 0x0
#define MPI_APP_COM_REG_DMA_WCH1_RSP_FIFO_UNDERFLOW_INT_SET_MASK 0x40
#define MPI_APP_COM_REG_DMA_WCH1_RSP_FIFO_UNDERFLOW_INT_SET_SHIFT 6
#define MPI_APP_COM_REG_DMA_WCH1_RSP_FIFO_UNDERFLOW_INT_SET_LEN 1
#define MPI_APP_COM_REG_DMA_WCH1_RSP_FIFO_UNDERFLOW_INT_SET_RESETVAL 0x0
#define MPI_APP_COM_REG_DMA_WCH1_RSP_FIFO_OVERFLOW_INT_SET_MASK 0x20
#define MPI_APP_COM_REG_DMA_WCH1_RSP_FIFO_OVERFLOW_INT_SET_SHIFT 5
#define MPI_APP_COM_REG_DMA_WCH1_RSP_FIFO_OVERFLOW_INT_SET_LEN 1
#define MPI_APP_COM_REG_DMA_WCH1_RSP_FIFO_OVERFLOW_INT_SET_RESETVAL 0x0
#define MPI_APP_COM_REG_DMA_WCH0_RSP_FIFO_UNDERFLOW_INT_SET_MASK 0x10
#define MPI_APP_COM_REG_DMA_WCH0_RSP_FIFO_UNDERFLOW_INT_SET_SHIFT 4
#define MPI_APP_COM_REG_DMA_WCH0_RSP_FIFO_UNDERFLOW_INT_SET_LEN 1
#define MPI_APP_COM_REG_DMA_WCH0_RSP_FIFO_UNDERFLOW_INT_SET_RESETVAL 0x0
#define MPI_APP_COM_REG_DMA_WCH0_RSP_FIFO_OVERFLOW_INT_SET_MASK 0x8
#define MPI_APP_COM_REG_DMA_WCH0_RSP_FIFO_OVERFLOW_INT_SET_SHIFT 3
#define MPI_APP_COM_REG_DMA_WCH0_RSP_FIFO_OVERFLOW_INT_SET_LEN 1
#define MPI_APP_COM_REG_DMA_WCH0_RSP_FIFO_OVERFLOW_INT_SET_RESETVAL 0x0
#define MPI_APP_COM_REG_DMA_WRSP_ASYN_OVERFLOW_INT_SET_MASK 0x4
#define MPI_APP_COM_REG_DMA_WRSP_ASYN_OVERFLOW_INT_SET_SHIFT 2
#define MPI_APP_COM_REG_DMA_WRSP_ASYN_OVERFLOW_INT_SET_LEN 1
#define MPI_APP_COM_REG_DMA_WRSP_ASYN_OVERFLOW_INT_SET_RESETVAL 0x0
#define MPI_APP_COM_REG_DMA_WDATA_ASYN_OVERFLOW_INT_SET_MASK 0x2
#define MPI_APP_COM_REG_DMA_WDATA_ASYN_OVERFLOW_INT_SET_SHIFT 1
#define MPI_APP_COM_REG_DMA_WDATA_ASYN_OVERFLOW_INT_SET_LEN 1
#define MPI_APP_COM_REG_DMA_WDATA_ASYN_OVERFLOW_INT_SET_RESETVAL 0x0
#define MPI_APP_COM_REG_DMA_WCMD_ASYN_FIFO_OVERFLOW_INT_SET_MASK 0x1
#define MPI_APP_COM_REG_DMA_WCMD_ASYN_FIFO_OVERFLOW_INT_SET_SHIFT 0
#define MPI_APP_COM_REG_DMA_WCMD_ASYN_FIFO_OVERFLOW_INT_SET_LEN 1
#define MPI_APP_COM_REG_DMA_WCMD_ASYN_FIFO_OVERFLOW_INT_SET_RESETVAL 0x0

#define MPI_APP_COM_REG_DMA_WCMD_SLOT_STATUS_OFFSET 0x448
#define MPI_APP_COM_REG_DMA_WCMD_SLOT_EMPTY_MASK 0x2
#define MPI_APP_COM_REG_DMA_WCMD_SLOT_EMPTY_SHIFT 1
#define MPI_APP_COM_REG_DMA_WCMD_SLOT_EMPTY_LEN 1
#define MPI_APP_COM_REG_DMA_WCMD_SLOT_EMPTY_RESETVAL 0x1
#define MPI_APP_COM_REG_DMA_WCMD_SLOT_FULL_MASK 0x1
#define MPI_APP_COM_REG_DMA_WCMD_SLOT_FULL_SHIFT 0
#define MPI_APP_COM_REG_DMA_WCMD_SLOT_FULL_LEN 1
#define MPI_APP_COM_REG_DMA_WCMD_SLOT_FULL_RESETVAL 0x0

#define MPI_APP_COM_REG_DMA_RCMD_SLOT_STATUS_OFFSET 0x44C
#define MPI_APP_COM_REG_DMA_RCH1_RCMD_SLOT_EMPTY_MASK 0x8
#define MPI_APP_COM_REG_DMA_RCH1_RCMD_SLOT_EMPTY_SHIFT 3
#define MPI_APP_COM_REG_DMA_RCH1_RCMD_SLOT_EMPTY_LEN 1
#define MPI_APP_COM_REG_DMA_RCH1_RCMD_SLOT_EMPTY_RESETVAL 0x1
#define MPI_APP_COM_REG_DMA_RCH1_RCMD_SLOT_FULL_MASK 0x4
#define MPI_APP_COM_REG_DMA_RCH1_RCMD_SLOT_FULL_SHIFT 2
#define MPI_APP_COM_REG_DMA_RCH1_RCMD_SLOT_FULL_LEN 1
#define MPI_APP_COM_REG_DMA_RCH1_RCMD_SLOT_FULL_RESETVAL 0x0
#define MPI_APP_COM_REG_DMA_RCH0_RCMD_SLOT_EMPTY_MASK 0x2
#define MPI_APP_COM_REG_DMA_RCH0_RCMD_SLOT_EMPTY_SHIFT 1
#define MPI_APP_COM_REG_DMA_RCH0_RCMD_SLOT_EMPTY_LEN 1
#define MPI_APP_COM_REG_DMA_RCH0_RCMD_SLOT_EMPTY_RESETVAL 0x1
#define MPI_APP_COM_REG_DMA_RCH0_RCMD_SLOT_FULL_MASK 0x1
#define MPI_APP_COM_REG_DMA_RCH0_RCMD_SLOT_FULL_SHIFT 0
#define MPI_APP_COM_REG_DMA_RCH0_RCMD_SLOT_FULL_LEN 1
#define MPI_APP_COM_REG_DMA_RCH0_RCMD_SLOT_FULL_RESETVAL 0x0

#define MPI_APP_COM_REG_DMA_RD_RSP_SLOT_STATUS_OFFSET 0x450
#define MPI_APP_COM_REG_RCH1_RSP_SLOT_EMPTY_MASK 0x20
#define MPI_APP_COM_REG_RCH1_RSP_SLOT_EMPTY_SHIFT 5
#define MPI_APP_COM_REG_RCH1_RSP_SLOT_EMPTY_LEN 1
#define MPI_APP_COM_REG_RCH1_RSP_SLOT_EMPTY_RESETVAL 0x0
#define MPI_APP_COM_REG_RCH1_RSP_BUF_OVERFLOW_MASK 0x10
#define MPI_APP_COM_REG_RCH1_RSP_BUF_OVERFLOW_SHIFT 4
#define MPI_APP_COM_REG_RCH1_RSP_BUF_OVERFLOW_LEN 1
#define MPI_APP_COM_REG_RCH1_RSP_BUF_OVERFLOW_RESETVAL 0x0
#define MPI_APP_COM_REG_RCH1_RSP_BUF_FULL_MASK 0x8
#define MPI_APP_COM_REG_RCH1_RSP_BUF_FULL_SHIFT 3
#define MPI_APP_COM_REG_RCH1_RSP_BUF_FULL_LEN 1
#define MPI_APP_COM_REG_RCH1_RSP_BUF_FULL_RESETVAL 0x0
#define MPI_APP_COM_REG_RCH0_RSP_SLOT_EMPTY_MASK 0x4
#define MPI_APP_COM_REG_RCH0_RSP_SLOT_EMPTY_SHIFT 2
#define MPI_APP_COM_REG_RCH0_RSP_SLOT_EMPTY_LEN 1
#define MPI_APP_COM_REG_RCH0_RSP_SLOT_EMPTY_RESETVAL 0x0
#define MPI_APP_COM_REG_RCH0_RSP_BUF_OVERFLOW_MASK 0x2
#define MPI_APP_COM_REG_RCH0_RSP_BUF_OVERFLOW_SHIFT 1
#define MPI_APP_COM_REG_RCH0_RSP_BUF_OVERFLOW_LEN 1
#define MPI_APP_COM_REG_RCH0_RSP_BUF_OVERFLOW_RESETVAL 0x0
#define MPI_APP_COM_REG_RCH0_RSP_BUF_FULL_MASK 0x1
#define MPI_APP_COM_REG_RCH0_RSP_BUF_FULL_SHIFT 0
#define MPI_APP_COM_REG_RCH0_RSP_BUF_FULL_LEN 1
#define MPI_APP_COM_REG_RCH0_RSP_BUF_FULL_RESETVAL 0x0

#define MPI_APP_COM_REG_DMA_RCH0_TAIL_SZ_MIS_STATUS_OFFSET 0x454
#define MPI_APP_COM_REG_DMA_RCH0_TAILSZ_BMUADDR_MISMATCH_MASK 0x1
#define MPI_APP_COM_REG_DMA_RCH0_TAILSZ_BMUADDR_MISMATCH_SHIFT 0
#define MPI_APP_COM_REG_DMA_RCH0_TAILSZ_BMUADDR_MISMATCH_LEN 1
#define MPI_APP_COM_REG_DMA_RCH0_TAILSZ_BMUADDR_MISMATCH_RESETVAL 0x0

#define MPI_APP_COM_REG_DMA_RCMD_ASYN_FIFO_CFG_OFFSET 0x458
#define MPI_APP_COM_REG_DMA_RCMD_ASYN_ALEMPT_TH_MASK 0xF000
#define MPI_APP_COM_REG_DMA_RCMD_ASYN_ALEMPT_TH_SHIFT 12
#define MPI_APP_COM_REG_DMA_RCMD_ASYN_ALEMPT_TH_LEN 4
#define MPI_APP_COM_REG_DMA_RCMD_ASYN_ALEMPT_TH_RESETVAL 0x1
#define MPI_APP_COM_REG_DMA_RCMD_ASYN_AFULL_TWO_TH_MASK 0xF00
#define MPI_APP_COM_REG_DMA_RCMD_ASYN_AFULL_TWO_TH_SHIFT 8
#define MPI_APP_COM_REG_DMA_RCMD_ASYN_AFULL_TWO_TH_LEN 4
#define MPI_APP_COM_REG_DMA_RCMD_ASYN_AFULL_TWO_TH_RESETVAL 0x9
#define MPI_APP_COM_REG_DMA_RCMD_ASYN_AFULL_OFF_TH_MASK 0xF0
#define MPI_APP_COM_REG_DMA_RCMD_ASYN_AFULL_OFF_TH_SHIFT 4
#define MPI_APP_COM_REG_DMA_RCMD_ASYN_AFULL_OFF_TH_LEN 4
#define MPI_APP_COM_REG_DMA_RCMD_ASYN_AFULL_OFF_TH_RESETVAL 0x9
#define MPI_APP_COM_REG_DMA_RCMD_ASYN_AFULL_ON_TH_MASK 0xF
#define MPI_APP_COM_REG_DMA_RCMD_ASYN_AFULL_ON_TH_SHIFT 0
#define MPI_APP_COM_REG_DMA_RCMD_ASYN_AFULL_ON_TH_LEN 4
#define MPI_APP_COM_REG_DMA_RCMD_ASYN_AFULL_ON_TH_RESETVAL 0x9

#define MPI_APP_COM_REG_DMA_RCMD_ASYN_FIFO_STATUS_OFFSET 0x45C
#define MPI_APP_COM_REG_DMA_RCMD_ASYN_WFIFO_CNT_MASK 0x3C
#define MPI_APP_COM_REG_DMA_RCMD_ASYN_WFIFO_CNT_SHIFT 2
#define MPI_APP_COM_REG_DMA_RCMD_ASYN_WFIFO_CNT_LEN 4
#define MPI_APP_COM_REG_DMA_RCMD_ASYN_WFIFO_CNT_RESETVAL 0x0
#define MPI_APP_COM_REG_DMA_RCMD_ASYN_FIFO_EMPTY_MASK 0x2
#define MPI_APP_COM_REG_DMA_RCMD_ASYN_FIFO_EMPTY_SHIFT 1
#define MPI_APP_COM_REG_DMA_RCMD_ASYN_FIFO_EMPTY_LEN 1
#define MPI_APP_COM_REG_DMA_RCMD_ASYN_FIFO_EMPTY_RESETVAL 0x1
#define MPI_APP_COM_REG_DMA_AXI_RCMD_FIFO_AFULL_MASK 0x1
#define MPI_APP_COM_REG_DMA_AXI_RCMD_FIFO_AFULL_SHIFT 0
#define MPI_APP_COM_REG_DMA_AXI_RCMD_FIFO_AFULL_LEN 1
#define MPI_APP_COM_REG_DMA_AXI_RCMD_FIFO_AFULL_RESETVAL 0x0

#define MPI_APP_COM_REG_DMA_RDATA_ASYN_FIFO_CFG_OFFSET 0x460
#define MPI_APP_COM_REG_DMA_RDATA_ASYN_ALEMPT_TH_MASK 0xF000
#define MPI_APP_COM_REG_DMA_RDATA_ASYN_ALEMPT_TH_SHIFT 12
#define MPI_APP_COM_REG_DMA_RDATA_ASYN_ALEMPT_TH_LEN 4
#define MPI_APP_COM_REG_DMA_RDATA_ASYN_ALEMPT_TH_RESETVAL 0x1
#define MPI_APP_COM_REG_DMA_RDATA_ASYN_AFULL_TWO_TH_MASK 0xF00
#define MPI_APP_COM_REG_DMA_RDATA_ASYN_AFULL_TWO_TH_SHIFT 8
#define MPI_APP_COM_REG_DMA_RDATA_ASYN_AFULL_TWO_TH_LEN 4
#define MPI_APP_COM_REG_DMA_RDATA_ASYN_AFULL_TWO_TH_RESETVAL 0x9
#define MPI_APP_COM_REG_DMA_RDATA_ASYN_AFULL_OFF_TH_MASK 0xF0
#define MPI_APP_COM_REG_DMA_RDATA_ASYN_AFULL_OFF_TH_SHIFT 4
#define MPI_APP_COM_REG_DMA_RDATA_ASYN_AFULL_OFF_TH_LEN 4
#define MPI_APP_COM_REG_DMA_RDATA_ASYN_AFULL_OFF_TH_RESETVAL 0x9
#define MPI_APP_COM_REG_DMA_RDATA_ASYN_AFULL_ON_TH_MASK 0xF
#define MPI_APP_COM_REG_DMA_RDATA_ASYN_AFULL_ON_TH_SHIFT 0
#define MPI_APP_COM_REG_DMA_RDATA_ASYN_AFULL_ON_TH_LEN 4
#define MPI_APP_COM_REG_DMA_RDATA_ASYN_AFULL_ON_TH_RESETVAL 0x9

#define MPI_APP_COM_REG_DMA_RDATA_ASYN_FIFO_STATUS_OFFSET 0x464
#define MPI_APP_COM_REG_DMA_RDATA_ASYN_RFIFO_CNT_MASK 0x7C
#define MPI_APP_COM_REG_DMA_RDATA_ASYN_RFIFO_CNT_SHIFT 2
#define MPI_APP_COM_REG_DMA_RDATA_ASYN_RFIFO_CNT_LEN 5
#define MPI_APP_COM_REG_DMA_RDATA_ASYN_RFIFO_CNT_RESETVAL 0x00
#define MPI_APP_COM_REG_DMA_RDATA_ASYN_EMPTY_MASK 0x2
#define MPI_APP_COM_REG_DMA_RDATA_ASYN_EMPTY_SHIFT 1
#define MPI_APP_COM_REG_DMA_RDATA_ASYN_EMPTY_LEN 1
#define MPI_APP_COM_REG_DMA_RDATA_ASYN_EMPTY_RESETVAL 0x1
#define MPI_APP_COM_REG_DMA_RDATA_ASYN_AFULL_MASK 0x1
#define MPI_APP_COM_REG_DMA_RDATA_ASYN_AFULL_SHIFT 0
#define MPI_APP_COM_REG_DMA_RDATA_ASYN_AFULL_LEN 1
#define MPI_APP_COM_REG_DMA_RDATA_ASYN_AFULL_RESETVAL 0x0

#define MPI_APP_COM_REG_DMA_RCH123_DATA_FIFO_CFG_OFFSET 0x468
#define MPI_APP_COM_REG_DMA_RCH123_DATA_FIFO_ALEMPTY_TH_MASK 0x700
#define MPI_APP_COM_REG_DMA_RCH123_DATA_FIFO_ALEMPTY_TH_SHIFT 8
#define MPI_APP_COM_REG_DMA_RCH123_DATA_FIFO_ALEMPTY_TH_LEN 3
#define MPI_APP_COM_REG_DMA_RCH123_DATA_FIFO_ALEMPTY_TH_RESETVAL 0x1
#define MPI_APP_COM_REG_DMA_RCH123_DATA_FIFO_AFULL_TH_MASK 0xE0
#define MPI_APP_COM_REG_DMA_RCH123_DATA_FIFO_AFULL_TH_SHIFT 5
#define MPI_APP_COM_REG_DMA_RCH123_DATA_FIFO_AFULL_TH_LEN 3
#define MPI_APP_COM_REG_DMA_RCH123_DATA_FIFO_AFULL_TH_RESETVAL 0x3
#define MPI_APP_COM_REG_DMA_RCH123_DATA_FIFO_RST_DEPTH_MASK 0x1C
#define MPI_APP_COM_REG_DMA_RCH123_DATA_FIFO_RST_DEPTH_SHIFT 2
#define MPI_APP_COM_REG_DMA_RCH123_DATA_FIFO_RST_DEPTH_LEN 3
#define MPI_APP_COM_REG_DMA_RCH123_DATA_FIFO_RST_DEPTH_RESETVAL 0x0
#define MPI_APP_COM_REG_DMA_RCH123_DATA_FIFO_AUTO_RST_EN_MASK 0x2
#define MPI_APP_COM_REG_DMA_RCH123_DATA_FIFO_AUTO_RST_EN_SHIFT 1
#define MPI_APP_COM_REG_DMA_RCH123_DATA_FIFO_AUTO_RST_EN_LEN 1
#define MPI_APP_COM_REG_DMA_RCH123_DATA_FIFO_AUTO_RST_EN_RESETVAL 0x1
#define MPI_APP_COM_REG_DMA_RCH123_DATA_FIFO_FORCE_RST_MASK 0x1
#define MPI_APP_COM_REG_DMA_RCH123_DATA_FIFO_FORCE_RST_SHIFT 0
#define MPI_APP_COM_REG_DMA_RCH123_DATA_FIFO_FORCE_RST_LEN 1
#define MPI_APP_COM_REG_DMA_RCH123_DATA_FIFO_FORCE_RST_RESETVAL 0x0

#define MPI_APP_COM_REG_DMA_RCH123_DATA_FIFO_STATUS_OFFSET 0x46C
#define MPI_APP_COM_REG_DMA_RCH123_DATA_FIFO_CNT_MASK 0x1C
#define MPI_APP_COM_REG_DMA_RCH123_DATA_FIFO_CNT_SHIFT 2
#define MPI_APP_COM_REG_DMA_RCH123_DATA_FIFO_CNT_LEN 3
#define MPI_APP_COM_REG_DMA_RCH123_DATA_FIFO_CNT_RESETVAL 0x0
#define MPI_APP_COM_REG_DMA_RCH123_DATA_FIFO_AFULL_MASK 0x2
#define MPI_APP_COM_REG_DMA_RCH123_DATA_FIFO_AFULL_SHIFT 1
#define MPI_APP_COM_REG_DMA_RCH123_DATA_FIFO_AFULL_LEN 1
#define MPI_APP_COM_REG_DMA_RCH123_DATA_FIFO_AFULL_RESETVAL 0x0
#define MPI_APP_COM_REG_DMA_RCH123_DATA_FIFO_EMPTY_MASK 0x1
#define MPI_APP_COM_REG_DMA_RCH123_DATA_FIFO_EMPTY_SHIFT 0
#define MPI_APP_COM_REG_DMA_RCH123_DATA_FIFO_EMPTY_LEN 1
#define MPI_APP_COM_REG_DMA_RCH123_DATA_FIFO_EMPTY_RESETVAL 0x1

#define MPI_APP_COM_REG_DMA_RCH0_DATA_FIFO_CFG_OFFSET 0x470
#define MPI_APP_COM_REG_DMA_RCH0_SYNC_DATA_FIFO_ALEMPTY_TH_MASK 0x1F000
#define MPI_APP_COM_REG_DMA_RCH0_SYNC_DATA_FIFO_ALEMPTY_TH_SHIFT 12
#define MPI_APP_COM_REG_DMA_RCH0_SYNC_DATA_FIFO_ALEMPTY_TH_LEN 5
#define MPI_APP_COM_REG_DMA_RCH0_SYNC_DATA_FIFO_ALEMPTY_TH_RESETVAL 0x01
#define MPI_APP_COM_REG_DMA_RCH0_SYNC_DATA_FIFO_AFULL_TH_MASK 0xF80
#define MPI_APP_COM_REG_DMA_RCH0_SYNC_DATA_FIFO_AFULL_TH_SHIFT 7
#define MPI_APP_COM_REG_DMA_RCH0_SYNC_DATA_FIFO_AFULL_TH_LEN 5
#define MPI_APP_COM_REG_DMA_RCH0_SYNC_DATA_FIFO_AFULL_TH_RESETVAL 0x08
#define MPI_APP_COM_REG_DMA_RCH0_SYNC_DATA_FIFO_RST_DEPTH_MASK 0x7C
#define MPI_APP_COM_REG_DMA_RCH0_SYNC_DATA_FIFO_RST_DEPTH_SHIFT 2
#define MPI_APP_COM_REG_DMA_RCH0_SYNC_DATA_FIFO_RST_DEPTH_LEN 5
#define MPI_APP_COM_REG_DMA_RCH0_SYNC_DATA_FIFO_RST_DEPTH_RESETVAL 0x00
#define MPI_APP_COM_REG_DMA_RCH0_SYNC_DATA_FIFO_AUTO_RST_EN_MASK 0x2
#define MPI_APP_COM_REG_DMA_RCH0_SYNC_DATA_FIFO_AUTO_RST_EN_SHIFT 1
#define MPI_APP_COM_REG_DMA_RCH0_SYNC_DATA_FIFO_AUTO_RST_EN_LEN 1
#define MPI_APP_COM_REG_DMA_RCH0_SYNC_DATA_FIFO_AUTO_RST_EN_RESETVAL 0x1
#define MPI_APP_COM_REG_DMA_RCH0_SYNC_DATA_FIFO_FORCE_RST_MASK 0x1
#define MPI_APP_COM_REG_DMA_RCH0_SYNC_DATA_FIFO_FORCE_RST_SHIFT 0
#define MPI_APP_COM_REG_DMA_RCH0_SYNC_DATA_FIFO_FORCE_RST_LEN 1
#define MPI_APP_COM_REG_DMA_RCH0_SYNC_DATA_FIFO_FORCE_RST_RESETVAL 0x0

#define MPI_APP_COM_REG_DMA_RCH0_DATA_FIFO_STATUS_OFFSET 0x474
#define MPI_APP_COM_REG_DMA_RCH0_SYNC_DATA_FIFO_CNT_MASK 0x7C
#define MPI_APP_COM_REG_DMA_RCH0_SYNC_DATA_FIFO_CNT_SHIFT 2
#define MPI_APP_COM_REG_DMA_RCH0_SYNC_DATA_FIFO_CNT_LEN 5
#define MPI_APP_COM_REG_DMA_RCH0_SYNC_DATA_FIFO_CNT_RESETVAL 0x00
#define MPI_APP_COM_REG_DMA_RCH0_SYNC_DATA_FIFO_AFULL_MASK 0x2
#define MPI_APP_COM_REG_DMA_RCH0_SYNC_DATA_FIFO_AFULL_SHIFT 1
#define MPI_APP_COM_REG_DMA_RCH0_SYNC_DATA_FIFO_AFULL_LEN 1
#define MPI_APP_COM_REG_DMA_RCH0_SYNC_DATA_FIFO_AFULL_RESETVAL 0x0
#define MPI_APP_COM_REG_DMA_RCH0_SYNC_DATA_FIFO_EMPTY_MASK 0x1
#define MPI_APP_COM_REG_DMA_RCH0_SYNC_DATA_FIFO_EMPTY_SHIFT 0
#define MPI_APP_COM_REG_DMA_RCH0_SYNC_DATA_FIFO_EMPTY_LEN 1
#define MPI_APP_COM_REG_DMA_RCH0_SYNC_DATA_FIFO_EMPTY_RESETVAL 0x1

#define MPI_APP_COM_REG_DMA_RD_FIFO_INT_OFFSET 0x478
#define MPI_APP_COM_REG_DMA_RCH1_RCMD_SLOT_OVERFLOW_MASK 0x80
#define MPI_APP_COM_REG_DMA_RCH1_RCMD_SLOT_OVERFLOW_SHIFT 7
#define MPI_APP_COM_REG_DMA_RCH1_RCMD_SLOT_OVERFLOW_LEN 1
#define MPI_APP_COM_REG_DMA_RCH1_RCMD_SLOT_OVERFLOW_RESETVAL 0x0
#define MPI_APP_COM_REG_DMA_RCH0_RCMD_SLOT_OVERFLOW_MASK 0x40
#define MPI_APP_COM_REG_DMA_RCH0_RCMD_SLOT_OVERFLOW_SHIFT 6
#define MPI_APP_COM_REG_DMA_RCH0_RCMD_SLOT_OVERFLOW_LEN 1
#define MPI_APP_COM_REG_DMA_RCH0_RCMD_SLOT_OVERFLOW_RESETVAL 0x0
#define MPI_APP_COM_REG_DMA_RCH0_SYNC_DATA_FIFO_UNDERFLOW_MASK 0x20
#define MPI_APP_COM_REG_DMA_RCH0_SYNC_DATA_FIFO_UNDERFLOW_SHIFT 5
#define MPI_APP_COM_REG_DMA_RCH0_SYNC_DATA_FIFO_UNDERFLOW_LEN 1
#define MPI_APP_COM_REG_DMA_RCH0_SYNC_DATA_FIFO_UNDERFLOW_RESETVAL 0x0
#define MPI_APP_COM_REG_DMA_RCH0_SYNC_DATA_FIFO_OVERFLOW_MASK 0x10
#define MPI_APP_COM_REG_DMA_RCH0_SYNC_DATA_FIFO_OVERFLOW_SHIFT 4
#define MPI_APP_COM_REG_DMA_RCH0_SYNC_DATA_FIFO_OVERFLOW_LEN 1
#define MPI_APP_COM_REG_DMA_RCH0_SYNC_DATA_FIFO_OVERFLOW_RESETVAL 0x0
#define MPI_APP_COM_REG_DMA_RCH123_DATA_FIFO_UNDERFLOW_MASK 0x8
#define MPI_APP_COM_REG_DMA_RCH123_DATA_FIFO_UNDERFLOW_SHIFT 3
#define MPI_APP_COM_REG_DMA_RCH123_DATA_FIFO_UNDERFLOW_LEN 1
#define MPI_APP_COM_REG_DMA_RCH123_DATA_FIFO_UNDERFLOW_RESETVAL 0x0
#define MPI_APP_COM_REG_DMA_RCH123_DATA_FIFO_OVERFLOW_MASK 0x4
#define MPI_APP_COM_REG_DMA_RCH123_DATA_FIFO_OVERFLOW_SHIFT 2
#define MPI_APP_COM_REG_DMA_RCH123_DATA_FIFO_OVERFLOW_LEN 1
#define MPI_APP_COM_REG_DMA_RCH123_DATA_FIFO_OVERFLOW_RESETVAL 0x0
#define MPI_APP_COM_REG_DMA_RDATA_ASYN_OVERFLOW_MASK 0x2
#define MPI_APP_COM_REG_DMA_RDATA_ASYN_OVERFLOW_SHIFT 1
#define MPI_APP_COM_REG_DMA_RDATA_ASYN_OVERFLOW_LEN 1
#define MPI_APP_COM_REG_DMA_RDATA_ASYN_OVERFLOW_RESETVAL 0x0
#define MPI_APP_COM_REG_DMA_RCMD_ASYN_OVERFLOW_MASK 0x1
#define MPI_APP_COM_REG_DMA_RCMD_ASYN_OVERFLOW_SHIFT 0
#define MPI_APP_COM_REG_DMA_RCMD_ASYN_OVERFLOW_LEN 1
#define MPI_APP_COM_REG_DMA_RCMD_ASYN_OVERFLOW_RESETVAL 0x0

#define MPI_APP_COM_REG_DMA_RD_FIFO_INT_EN_OFFSET 0x47C
#define MPI_APP_COM_REG_DMA_RCH1_RCMD_SLOT_OVERFLOW_INT_EN_MASK 0x80
#define MPI_APP_COM_REG_DMA_RCH1_RCMD_SLOT_OVERFLOW_INT_EN_SHIFT 7
#define MPI_APP_COM_REG_DMA_RCH1_RCMD_SLOT_OVERFLOW_INT_EN_LEN 1
#define MPI_APP_COM_REG_DMA_RCH1_RCMD_SLOT_OVERFLOW_INT_EN_RESETVAL 0x0
#define MPI_APP_COM_REG_DMA_RCH0_RCMD_SLOT_OVERFLOW_INT_EN_MASK 0x40
#define MPI_APP_COM_REG_DMA_RCH0_RCMD_SLOT_OVERFLOW_INT_EN_SHIFT 6
#define MPI_APP_COM_REG_DMA_RCH0_RCMD_SLOT_OVERFLOW_INT_EN_LEN 1
#define MPI_APP_COM_REG_DMA_RCH0_RCMD_SLOT_OVERFLOW_INT_EN_RESETVAL 0x0
#define MPI_APP_COM_REG_DMA_RCH0_SYNC_DATA_FIFO_UNDERFLOW_INT_EN_MASK 0x20
#define MPI_APP_COM_REG_DMA_RCH0_SYNC_DATA_FIFO_UNDERFLOW_INT_EN_SHIFT 5
#define MPI_APP_COM_REG_DMA_RCH0_SYNC_DATA_FIFO_UNDERFLOW_INT_EN_LEN 1
#define MPI_APP_COM_REG_DMA_RCH0_SYNC_DATA_FIFO_UNDERFLOW_INT_EN_RESETVAL 0x0
#define MPI_APP_COM_REG_DMA_RCH0_SYNC_DATA_FIFO_OVERFLOW_INT_EN_MASK 0x10
#define MPI_APP_COM_REG_DMA_RCH0_SYNC_DATA_FIFO_OVERFLOW_INT_EN_SHIFT 4
#define MPI_APP_COM_REG_DMA_RCH0_SYNC_DATA_FIFO_OVERFLOW_INT_EN_LEN 1
#define MPI_APP_COM_REG_DMA_RCH0_SYNC_DATA_FIFO_OVERFLOW_INT_EN_RESETVAL 0x0
#define MPI_APP_COM_REG_DMA_RCH123_DATA_FIFO_UNDERFLOW_INT_EN_MASK 0x8
#define MPI_APP_COM_REG_DMA_RCH123_DATA_FIFO_UNDERFLOW_INT_EN_SHIFT 3
#define MPI_APP_COM_REG_DMA_RCH123_DATA_FIFO_UNDERFLOW_INT_EN_LEN 1
#define MPI_APP_COM_REG_DMA_RCH123_DATA_FIFO_UNDERFLOW_INT_EN_RESETVAL 0x0
#define MPI_APP_COM_REG_DMA_RCH123_DATA_FIFO_OVERFLOW_INT_EN_MASK 0x4
#define MPI_APP_COM_REG_DMA_RCH123_DATA_FIFO_OVERFLOW_INT_EN_SHIFT 2
#define MPI_APP_COM_REG_DMA_RCH123_DATA_FIFO_OVERFLOW_INT_EN_LEN 1
#define MPI_APP_COM_REG_DMA_RCH123_DATA_FIFO_OVERFLOW_INT_EN_RESETVAL 0x0
#define MPI_APP_COM_REG_DMA_RDATA_ASYN_OVERFLOW_INT_EN_MASK 0x2
#define MPI_APP_COM_REG_DMA_RDATA_ASYN_OVERFLOW_INT_EN_SHIFT 1
#define MPI_APP_COM_REG_DMA_RDATA_ASYN_OVERFLOW_INT_EN_LEN 1
#define MPI_APP_COM_REG_DMA_RDATA_ASYN_OVERFLOW_INT_EN_RESETVAL 0x0
#define MPI_APP_COM_REG_DMA_RCMD_ASYN_OVERFLOW_INT_EN_MASK 0x1
#define MPI_APP_COM_REG_DMA_RCMD_ASYN_OVERFLOW_INT_EN_SHIFT 0
#define MPI_APP_COM_REG_DMA_RCMD_ASYN_OVERFLOW_INT_EN_LEN 1
#define MPI_APP_COM_REG_DMA_RCMD_ASYN_OVERFLOW_INT_EN_RESETVAL 0x0

#define MPI_APP_COM_REG_DMA_RD_FIFO_INT_SET_OFFSET 0x480
#define MPI_APP_COM_REG_DMA_RCH1_RCMD_SLOT_OVERFLOW_INT_SET_MASK 0x80
#define MPI_APP_COM_REG_DMA_RCH1_RCMD_SLOT_OVERFLOW_INT_SET_SHIFT 7
#define MPI_APP_COM_REG_DMA_RCH1_RCMD_SLOT_OVERFLOW_INT_SET_LEN 1
#define MPI_APP_COM_REG_DMA_RCH1_RCMD_SLOT_OVERFLOW_INT_SET_RESETVAL 0x0
#define MPI_APP_COM_REG_DMA_RCH0_RCMD_SLOT_OVERFLOW_INT_SET_MASK 0x40
#define MPI_APP_COM_REG_DMA_RCH0_RCMD_SLOT_OVERFLOW_INT_SET_SHIFT 6
#define MPI_APP_COM_REG_DMA_RCH0_RCMD_SLOT_OVERFLOW_INT_SET_LEN 1
#define MPI_APP_COM_REG_DMA_RCH0_RCMD_SLOT_OVERFLOW_INT_SET_RESETVAL 0x0
#define MPI_APP_COM_REG_DMA_RCH0_SYNC_DATA_FIFO_UNDERFLOW_INT_SET_MASK 0x20
#define MPI_APP_COM_REG_DMA_RCH0_SYNC_DATA_FIFO_UNDERFLOW_INT_SET_SHIFT 5
#define MPI_APP_COM_REG_DMA_RCH0_SYNC_DATA_FIFO_UNDERFLOW_INT_SET_LEN 1
#define MPI_APP_COM_REG_DMA_RCH0_SYNC_DATA_FIFO_UNDERFLOW_INT_SET_RESETVAL 0x0
#define MPI_APP_COM_REG_DMA_RCH0_SYNC_DATA_FIFO_OVERFLOW_INT_SET_MASK 0x10
#define MPI_APP_COM_REG_DMA_RCH0_SYNC_DATA_FIFO_OVERFLOW_INT_SET_SHIFT 4
#define MPI_APP_COM_REG_DMA_RCH0_SYNC_DATA_FIFO_OVERFLOW_INT_SET_LEN 1
#define MPI_APP_COM_REG_DMA_RCH0_SYNC_DATA_FIFO_OVERFLOW_INT_SET_RESETVAL 0x0
#define MPI_APP_COM_REG_DMA_RCH123_DATA_FIFO_UNDERFLOW_INT_SET_MASK 0x8
#define MPI_APP_COM_REG_DMA_RCH123_DATA_FIFO_UNDERFLOW_INT_SET_SHIFT 3
#define MPI_APP_COM_REG_DMA_RCH123_DATA_FIFO_UNDERFLOW_INT_SET_LEN 1
#define MPI_APP_COM_REG_DMA_RCH123_DATA_FIFO_UNDERFLOW_INT_SET_RESETVAL 0x0
#define MPI_APP_COM_REG_DMA_RCH123_DATA_FIFO_OVERFLOW_INT_SET_MASK 0x4
#define MPI_APP_COM_REG_DMA_RCH123_DATA_FIFO_OVERFLOW_INT_SET_SHIFT 2
#define MPI_APP_COM_REG_DMA_RCH123_DATA_FIFO_OVERFLOW_INT_SET_LEN 1
#define MPI_APP_COM_REG_DMA_RCH123_DATA_FIFO_OVERFLOW_INT_SET_RESETVAL 0x0
#define MPI_APP_COM_REG_DMA_RDATA_ASYN_OVERFLOW_INT_SET_MASK 0x2
#define MPI_APP_COM_REG_DMA_RDATA_ASYN_OVERFLOW_INT_SET_SHIFT 1
#define MPI_APP_COM_REG_DMA_RDATA_ASYN_OVERFLOW_INT_SET_LEN 1
#define MPI_APP_COM_REG_DMA_RDATA_ASYN_OVERFLOW_INT_SET_RESETVAL 0x0
#define MPI_APP_COM_REG_DMA_RCMD_ASYN_OVERFLOW_INT_SET_MASK 0x1
#define MPI_APP_COM_REG_DMA_RCMD_ASYN_OVERFLOW_INT_SET_SHIFT 0
#define MPI_APP_COM_REG_DMA_RCMD_ASYN_OVERFLOW_INT_SET_LEN 1
#define MPI_APP_COM_REG_DMA_RCMD_ASYN_OVERFLOW_INT_SET_RESETVAL 0x0

#define MPI_APP_COM_REG_MAU_CLKEN_CNT_MAX_CFG_OFFSET 0x484
#define MPI_APP_COM_REG_CLKEN_CNT_MAX_MASK 0xF
#define MPI_APP_COM_REG_CLKEN_CNT_MAX_SHIFT 0
#define MPI_APP_COM_REG_CLKEN_CNT_MAX_LEN 4
#define MPI_APP_COM_REG_CLKEN_CNT_MAX_RESETVAL 0x8

#define MPI_APP_COM_REG_MAU_WAIT_ENTER_LP_CNT_OFFSET 0x488
#define MPI_APP_COM_REG_MAU_WAIT_ENTER_LP_CNT_MAX_MASK 0xFFFFFFFF
#define MPI_APP_COM_REG_MAU_WAIT_ENTER_LP_CNT_MAX_SHIFT 0
#define MPI_APP_COM_REG_MAU_WAIT_ENTER_LP_CNT_MAX_LEN 32
#define MPI_APP_COM_REG_MAU_WAIT_ENTER_LP_CNT_MAX_RESETVAL 0x0000007D

#define MPI_APP_COM_REG_MAU_CLKEN_CNT_PERIOD_L_OFFSET 0x48C
#define MPI_APP_COM_REG_MAU_WAIT_IDLE_CNT_PERIOD_L_MASK 0xFFFF
#define MPI_APP_COM_REG_MAU_WAIT_IDLE_CNT_PERIOD_L_SHIFT 0
#define MPI_APP_COM_REG_MAU_WAIT_IDLE_CNT_PERIOD_L_LEN 16
#define MPI_APP_COM_REG_MAU_WAIT_IDLE_CNT_PERIOD_L_RESETVAL 0x0069

#define MPI_APP_COM_REG_MAU_CLKEN_CNT_PERIOD_H_OFFSET 0x490
#define MPI_APP_COM_REG_MAU_WAIT_IDLE_CNT_PERIOD_H_MASK 0xFFFF
#define MPI_APP_COM_REG_MAU_WAIT_IDLE_CNT_PERIOD_H_SHIFT 0
#define MPI_APP_COM_REG_MAU_WAIT_IDLE_CNT_PERIOD_H_LEN 16
#define MPI_APP_COM_REG_MAU_WAIT_IDLE_CNT_PERIOD_H_RESETVAL 0x00A0

#define MPI_APP_COM_REG_MPI_BMU_MEM_SEL_OFFSET 0x500
#define MPI_APP_COM_REG_MPI_BMU_MEM_SEL_MASK 0xFF
#define MPI_APP_COM_REG_MPI_BMU_MEM_SEL_SHIFT 0
#define MPI_APP_COM_REG_MPI_BMU_MEM_SEL_LEN 8
#define MPI_APP_COM_REG_MPI_BMU_MEM_SEL_RESETVAL 0x00

#define MPI_APP_COM_REG_MPI_BMU_TIMOUT_CFG_OFFSET 0x504
#define MPI_APP_COM_REG_MPI_TIMEOUT_CNT_MAX_MASK 0x1FFFE
#define MPI_APP_COM_REG_MPI_TIMEOUT_CNT_MAX_SHIFT 1
#define MPI_APP_COM_REG_MPI_TIMEOUT_CNT_MAX_LEN 16
#define MPI_APP_COM_REG_MPI_TIMEOUT_CNT_MAX_RESETVAL 0x0400
#define MPI_APP_COM_REG_MPI_TIMEOUT_EN_MASK 0x1
#define MPI_APP_COM_REG_MPI_TIMEOUT_EN_SHIFT 0
#define MPI_APP_COM_REG_MPI_TIMEOUT_EN_LEN 1
#define MPI_APP_COM_REG_MPI_TIMEOUT_EN_RESETVAL 0x1

#define MPI_APP_COM_REG_MPI_BMU_INT_OFFSET 0x508
#define MPI_APP_COM_REG_MPI_BMU_ADDR_ERR_MASK 0x2
#define MPI_APP_COM_REG_MPI_BMU_ADDR_ERR_SHIFT 1
#define MPI_APP_COM_REG_MPI_BMU_ADDR_ERR_LEN 1
#define MPI_APP_COM_REG_MPI_BMU_ADDR_ERR_RESETVAL 0x0
#define MPI_APP_COM_REG_MPI_BMU_TIMEOUT_ALERT_MASK 0x1
#define MPI_APP_COM_REG_MPI_BMU_TIMEOUT_ALERT_SHIFT 0
#define MPI_APP_COM_REG_MPI_BMU_TIMEOUT_ALERT_LEN 1
#define MPI_APP_COM_REG_MPI_BMU_TIMEOUT_ALERT_RESETVAL 0x0

#define MPI_APP_COM_REG_MPI_BMU_INT_EN_OFFSET 0x50C
#define MPI_APP_COM_REG_MPI_BMU_ADDR_ERR_INT_EN_MASK 0x2
#define MPI_APP_COM_REG_MPI_BMU_ADDR_ERR_INT_EN_SHIFT 1
#define MPI_APP_COM_REG_MPI_BMU_ADDR_ERR_INT_EN_LEN 1
#define MPI_APP_COM_REG_MPI_BMU_ADDR_ERR_INT_EN_RESETVAL 0x0
#define MPI_APP_COM_REG_MPI_BMU_TIMEOUT_ALERT_INT_EN_MASK 0x1
#define MPI_APP_COM_REG_MPI_BMU_TIMEOUT_ALERT_INT_EN_SHIFT 0
#define MPI_APP_COM_REG_MPI_BMU_TIMEOUT_ALERT_INT_EN_LEN 1
#define MPI_APP_COM_REG_MPI_BMU_TIMEOUT_ALERT_INT_EN_RESETVAL 0x0

#define MPI_APP_COM_REG_MPI_BMU_INT_SET_OFFSET 0x510
#define MPI_APP_COM_REG_MPI_BMU_ADDR_ERR_INT_SET_MASK 0x2
#define MPI_APP_COM_REG_MPI_BMU_ADDR_ERR_INT_SET_SHIFT 1
#define MPI_APP_COM_REG_MPI_BMU_ADDR_ERR_INT_SET_LEN 1
#define MPI_APP_COM_REG_MPI_BMU_ADDR_ERR_INT_SET_RESETVAL 0x0
#define MPI_APP_COM_REG_MPI_BMU_TIMEOUT_ALERT_INT_SET_MASK 0x1
#define MPI_APP_COM_REG_MPI_BMU_TIMEOUT_ALERT_INT_SET_SHIFT 0
#define MPI_APP_COM_REG_MPI_BMU_TIMEOUT_ALERT_INT_SET_LEN 1
#define MPI_APP_COM_REG_MPI_BMU_TIMEOUT_ALERT_INT_SET_RESETVAL 0x0

#define MPI_APP_COM_REG_XRPU_BMU_MEM_ERR_INT_OFFSET 0x514
#define MPI_APP_COM_REG_EPQ_RADDR_ERR_MASK 0x200
#define MPI_APP_COM_REG_EPQ_RADDR_ERR_SHIFT 9
#define MPI_APP_COM_REG_EPQ_RADDR_ERR_LEN 1
#define MPI_APP_COM_REG_EPQ_RADDR_ERR_RESETVAL 0x0
#define MPI_APP_COM_REG_EPQ_WADDR_ERR_MASK 0x100
#define MPI_APP_COM_REG_EPQ_WADDR_ERR_SHIFT 8
#define MPI_APP_COM_REG_EPQ_WADDR_ERR_LEN 1
#define MPI_APP_COM_REG_EPQ_WADDR_ERR_RESETVAL 0x0
#define MPI_APP_COM_REG_RBUF_RADDR_ERR_MASK 0x80
#define MPI_APP_COM_REG_RBUF_RADDR_ERR_SHIFT 7
#define MPI_APP_COM_REG_RBUF_RADDR_ERR_LEN 1
#define MPI_APP_COM_REG_RBUF_RADDR_ERR_RESETVAL 0x0
#define MPI_APP_COM_REG_RBUF_WADDR_ERR_MASK 0x40
#define MPI_APP_COM_REG_RBUF_WADDR_ERR_SHIFT 6
#define MPI_APP_COM_REG_RBUF_WADDR_ERR_LEN 1
#define MPI_APP_COM_REG_RBUF_WADDR_ERR_RESETVAL 0x0
#define MPI_APP_COM_REG_WBUF_RADDR_ERR_MASK 0x20
#define MPI_APP_COM_REG_WBUF_RADDR_ERR_SHIFT 5
#define MPI_APP_COM_REG_WBUF_RADDR_ERR_LEN 1
#define MPI_APP_COM_REG_WBUF_RADDR_ERR_RESETVAL 0x0
#define MPI_APP_COM_REG_WBUF_WADDR_ERR_MASK 0x10
#define MPI_APP_COM_REG_WBUF_WADDR_ERR_SHIFT 4
#define MPI_APP_COM_REG_WBUF_WADDR_ERR_LEN 1
#define MPI_APP_COM_REG_WBUF_WADDR_ERR_RESETVAL 0x0
#define MPI_APP_COM_REG_RXFIFO_RADDR_ERR_MASK 0x8
#define MPI_APP_COM_REG_RXFIFO_RADDR_ERR_SHIFT 3
#define MPI_APP_COM_REG_RXFIFO_RADDR_ERR_LEN 1
#define MPI_APP_COM_REG_RXFIFO_RADDR_ERR_RESETVAL 0x0
#define MPI_APP_COM_REG_RXFIFO_WADDR_ERR_MASK 0x4
#define MPI_APP_COM_REG_RXFIFO_WADDR_ERR_SHIFT 2
#define MPI_APP_COM_REG_RXFIFO_WADDR_ERR_LEN 1
#define MPI_APP_COM_REG_RXFIFO_WADDR_ERR_RESETVAL 0x0
#define MPI_APP_COM_REG_TXFIFO_RADDR_ERR_MASK 0x2
#define MPI_APP_COM_REG_TXFIFO_RADDR_ERR_SHIFT 1
#define MPI_APP_COM_REG_TXFIFO_RADDR_ERR_LEN 1
#define MPI_APP_COM_REG_TXFIFO_RADDR_ERR_RESETVAL 0x0
#define MPI_APP_COM_REG_TXFIFO_WADDR_ERR_MASK 0x1
#define MPI_APP_COM_REG_TXFIFO_WADDR_ERR_SHIFT 0
#define MPI_APP_COM_REG_TXFIFO_WADDR_ERR_LEN 1
#define MPI_APP_COM_REG_TXFIFO_WADDR_ERR_RESETVAL 0x0

#define MPI_APP_COM_REG_XRPU_BMU_MEM_ERR_INT_EN_OFFSET 0x518
#define MPI_APP_COM_REG_EPQ_RADDR_ERR_INT_EN_MASK 0x200
#define MPI_APP_COM_REG_EPQ_RADDR_ERR_INT_EN_SHIFT 9
#define MPI_APP_COM_REG_EPQ_RADDR_ERR_INT_EN_LEN 1
#define MPI_APP_COM_REG_EPQ_RADDR_ERR_INT_EN_RESETVAL 0x0
#define MPI_APP_COM_REG_EPQ_WADDR_ERR_INT_EN_MASK 0x100
#define MPI_APP_COM_REG_EPQ_WADDR_ERR_INT_EN_SHIFT 8
#define MPI_APP_COM_REG_EPQ_WADDR_ERR_INT_EN_LEN 1
#define MPI_APP_COM_REG_EPQ_WADDR_ERR_INT_EN_RESETVAL 0x0
#define MPI_APP_COM_REG_RBUF_WADDR_ERR_INT_EN_MASK 0x80
#define MPI_APP_COM_REG_RBUF_WADDR_ERR_INT_EN_SHIFT 7
#define MPI_APP_COM_REG_RBUF_WADDR_ERR_INT_EN_LEN 1
#define MPI_APP_COM_REG_RBUF_WADDR_ERR_INT_EN_RESETVAL 0x0
#define MPI_APP_COM_REG_RBUF_RADDR_ERR_INT_EN_MASK 0x40
#define MPI_APP_COM_REG_RBUF_RADDR_ERR_INT_EN_SHIFT 6
#define MPI_APP_COM_REG_RBUF_RADDR_ERR_INT_EN_LEN 1
#define MPI_APP_COM_REG_RBUF_RADDR_ERR_INT_EN_RESETVAL 0x0
#define MPI_APP_COM_REG_WBUF_RADDR_ERR_INT_EN_MASK 0x20
#define MPI_APP_COM_REG_WBUF_RADDR_ERR_INT_EN_SHIFT 5
#define MPI_APP_COM_REG_WBUF_RADDR_ERR_INT_EN_LEN 1
#define MPI_APP_COM_REG_WBUF_RADDR_ERR_INT_EN_RESETVAL 0x0
#define MPI_APP_COM_REG_WBUF_WADDR_ERR_INT_EN_MASK 0x10
#define MPI_APP_COM_REG_WBUF_WADDR_ERR_INT_EN_SHIFT 4
#define MPI_APP_COM_REG_WBUF_WADDR_ERR_INT_EN_LEN 1
#define MPI_APP_COM_REG_WBUF_WADDR_ERR_INT_EN_RESETVAL 0x0
#define MPI_APP_COM_REG_RXFIFO_RADDR_ERR_INT_EN_MASK 0x8
#define MPI_APP_COM_REG_RXFIFO_RADDR_ERR_INT_EN_SHIFT 3
#define MPI_APP_COM_REG_RXFIFO_RADDR_ERR_INT_EN_LEN 1
#define MPI_APP_COM_REG_RXFIFO_RADDR_ERR_INT_EN_RESETVAL 0x0
#define MPI_APP_COM_REG_RXFIFO_WADDR_ERR_INT_EN_MASK 0x4
#define MPI_APP_COM_REG_RXFIFO_WADDR_ERR_INT_EN_SHIFT 2
#define MPI_APP_COM_REG_RXFIFO_WADDR_ERR_INT_EN_LEN 1
#define MPI_APP_COM_REG_RXFIFO_WADDR_ERR_INT_EN_RESETVAL 0x0
#define MPI_APP_COM_REG_TXFIFO_RADDR_ERR_INT_EN_MASK 0x2
#define MPI_APP_COM_REG_TXFIFO_RADDR_ERR_INT_EN_SHIFT 1
#define MPI_APP_COM_REG_TXFIFO_RADDR_ERR_INT_EN_LEN 1
#define MPI_APP_COM_REG_TXFIFO_RADDR_ERR_INT_EN_RESETVAL 0x0
#define MPI_APP_COM_REG_TXFIFO_WADDR_ERR_INT_EN_MASK 0x1
#define MPI_APP_COM_REG_TXFIFO_WADDR_ERR_INT_EN_SHIFT 0
#define MPI_APP_COM_REG_TXFIFO_WADDR_ERR_INT_EN_LEN 1
#define MPI_APP_COM_REG_TXFIFO_WADDR_ERR_INT_EN_RESETVAL 0x0

#define MPI_APP_COM_REG_XRPU_BMU_MEM_ERR_INT_SET_OFFSET 0x51C
#define MPI_APP_COM_REG_EPQ_RADDR_ERR_INT_SET_MASK 0x200
#define MPI_APP_COM_REG_EPQ_RADDR_ERR_INT_SET_SHIFT 9
#define MPI_APP_COM_REG_EPQ_RADDR_ERR_INT_SET_LEN 1
#define MPI_APP_COM_REG_EPQ_RADDR_ERR_INT_SET_RESETVAL 0x0
#define MPI_APP_COM_REG_EPQ_WADDR_ERR_INT_SET_MASK 0x100
#define MPI_APP_COM_REG_EPQ_WADDR_ERR_INT_SET_SHIFT 8
#define MPI_APP_COM_REG_EPQ_WADDR_ERR_INT_SET_LEN 1
#define MPI_APP_COM_REG_EPQ_WADDR_ERR_INT_SET_RESETVAL 0x0
#define MPI_APP_COM_REG_RBUF_RADDR_ERR_INT_SET_MASK 0x80
#define MPI_APP_COM_REG_RBUF_RADDR_ERR_INT_SET_SHIFT 7
#define MPI_APP_COM_REG_RBUF_RADDR_ERR_INT_SET_LEN 1
#define MPI_APP_COM_REG_RBUF_RADDR_ERR_INT_SET_RESETVAL 0x0
#define MPI_APP_COM_REG_RBUF_WADDR_ERR_INT_SET_MASK 0x40
#define MPI_APP_COM_REG_RBUF_WADDR_ERR_INT_SET_SHIFT 6
#define MPI_APP_COM_REG_RBUF_WADDR_ERR_INT_SET_LEN 1
#define MPI_APP_COM_REG_RBUF_WADDR_ERR_INT_SET_RESETVAL 0x0
#define MPI_APP_COM_REG_WBUF_RADDR_ERR_INT_SET_MASK 0x20
#define MPI_APP_COM_REG_WBUF_RADDR_ERR_INT_SET_SHIFT 5
#define MPI_APP_COM_REG_WBUF_RADDR_ERR_INT_SET_LEN 1
#define MPI_APP_COM_REG_WBUF_RADDR_ERR_INT_SET_RESETVAL 0x0
#define MPI_APP_COM_REG_WBUF_WADDR_ERR_INT_SET_MASK 0x10
#define MPI_APP_COM_REG_WBUF_WADDR_ERR_INT_SET_SHIFT 4
#define MPI_APP_COM_REG_WBUF_WADDR_ERR_INT_SET_LEN 1
#define MPI_APP_COM_REG_WBUF_WADDR_ERR_INT_SET_RESETVAL 0x0
#define MPI_APP_COM_REG_RXFIFO_RADDR_ERR_INT_SET_MASK 0x8
#define MPI_APP_COM_REG_RXFIFO_RADDR_ERR_INT_SET_SHIFT 3
#define MPI_APP_COM_REG_RXFIFO_RADDR_ERR_INT_SET_LEN 1
#define MPI_APP_COM_REG_RXFIFO_RADDR_ERR_INT_SET_RESETVAL 0x0
#define MPI_APP_COM_REG_RXFIFO_WADDR_ERR_INT_SET_MASK 0x4
#define MPI_APP_COM_REG_RXFIFO_WADDR_ERR_INT_SET_SHIFT 2
#define MPI_APP_COM_REG_RXFIFO_WADDR_ERR_INT_SET_LEN 1
#define MPI_APP_COM_REG_RXFIFO_WADDR_ERR_INT_SET_RESETVAL 0x0
#define MPI_APP_COM_REG_TXFIFO_RADDR_ERR_INT_SET_MASK 0x2
#define MPI_APP_COM_REG_TXFIFO_RADDR_ERR_INT_SET_SHIFT 1
#define MPI_APP_COM_REG_TXFIFO_RADDR_ERR_INT_SET_LEN 1
#define MPI_APP_COM_REG_TXFIFO_RADDR_ERR_INT_SET_RESETVAL 0x0
#define MPI_APP_COM_REG_TXFIFO_WADDR_ERR_INT_SET_MASK 0x1
#define MPI_APP_COM_REG_TXFIFO_WADDR_ERR_INT_SET_SHIFT 0
#define MPI_APP_COM_REG_TXFIFO_WADDR_ERR_INT_SET_LEN 1
#define MPI_APP_COM_REG_TXFIFO_WADDR_ERR_INT_SET_RESETVAL 0x0

#define MPI_APP_COM_REG_XRPU_BMU_MEM_ERR_MASTER_OFFSET 0x520
#define MPI_APP_COM_REG_EPQ_WADDR_ERR_MST_MASK 0xC0000
#define MPI_APP_COM_REG_EPQ_WADDR_ERR_MST_SHIFT 18
#define MPI_APP_COM_REG_EPQ_WADDR_ERR_MST_LEN 2
#define MPI_APP_COM_REG_EPQ_WADDR_ERR_MST_RESETVAL 0x0
#define MPI_APP_COM_REG_WBUF_RADDR_ERR_MST_MASK 0x38000
#define MPI_APP_COM_REG_WBUF_RADDR_ERR_MST_SHIFT 15
#define MPI_APP_COM_REG_WBUF_RADDR_ERR_MST_LEN 3
#define MPI_APP_COM_REG_WBUF_RADDR_ERR_MST_RESETVAL 0x0
#define MPI_APP_COM_REG_WBUF_WADDR_ERR_MST_MASK 0x7800
#define MPI_APP_COM_REG_WBUF_WADDR_ERR_MST_SHIFT 11
#define MPI_APP_COM_REG_WBUF_WADDR_ERR_MST_LEN 4
#define MPI_APP_COM_REG_WBUF_WADDR_ERR_MST_RESETVAL 0x0
#define MPI_APP_COM_REG_RBUF_RADDR_ERR_MST_MASK 0x780
#define MPI_APP_COM_REG_RBUF_RADDR_ERR_MST_SHIFT 7
#define MPI_APP_COM_REG_RBUF_RADDR_ERR_MST_LEN 4
#define MPI_APP_COM_REG_RBUF_RADDR_ERR_MST_RESETVAL 0x0
#define MPI_APP_COM_REG_RBUF_WADDR_ERR_MST_MASK 0x70
#define MPI_APP_COM_REG_RBUF_WADDR_ERR_MST_SHIFT 4
#define MPI_APP_COM_REG_RBUF_WADDR_ERR_MST_LEN 3
#define MPI_APP_COM_REG_RBUF_WADDR_ERR_MST_RESETVAL 0x0
#define MPI_APP_COM_REG_RXFIFO_RADDR_ERR_MST_MASK 0xC
#define MPI_APP_COM_REG_RXFIFO_RADDR_ERR_MST_SHIFT 2
#define MPI_APP_COM_REG_RXFIFO_RADDR_ERR_MST_LEN 2
#define MPI_APP_COM_REG_RXFIFO_RADDR_ERR_MST_RESETVAL 0x0
#define MPI_APP_COM_REG_TXFIFO_WADDR_ERR_MST_MASK 0x3
#define MPI_APP_COM_REG_TXFIFO_WADDR_ERR_MST_SHIFT 0
#define MPI_APP_COM_REG_TXFIFO_WADDR_ERR_MST_LEN 2
#define MPI_APP_COM_REG_TXFIFO_WADDR_ERR_MST_RESETVAL 0x0

#define MPI_APP_COM_REG_MST_BMU_MEM_BMUID_ADDR_ERR_INT_OFFSET 0x524
#define MPI_APP_COM_REG_BMU_RBUF_WADDR_ERR_MASK 0x8
#define MPI_APP_COM_REG_BMU_RBUF_WADDR_ERR_SHIFT 3
#define MPI_APP_COM_REG_BMU_RBUF_WADDR_ERR_LEN 1
#define MPI_APP_COM_REG_BMU_RBUF_WADDR_ERR_RESETVAL 0x0
#define MPI_APP_COM_REG_BMU_RBUF_RADDR_ERR_MASK 0x4
#define MPI_APP_COM_REG_BMU_RBUF_RADDR_ERR_SHIFT 2
#define MPI_APP_COM_REG_BMU_RBUF_RADDR_ERR_LEN 1
#define MPI_APP_COM_REG_BMU_RBUF_RADDR_ERR_RESETVAL 0x0
#define MPI_APP_COM_REG_BMU_WBUF_WADDR_ERR_MASK 0x2
#define MPI_APP_COM_REG_BMU_WBUF_WADDR_ERR_SHIFT 1
#define MPI_APP_COM_REG_BMU_WBUF_WADDR_ERR_LEN 1
#define MPI_APP_COM_REG_BMU_WBUF_WADDR_ERR_RESETVAL 0x0
#define MPI_APP_COM_REG_BMU_WBUF_RADDR_ERR_MASK 0x1
#define MPI_APP_COM_REG_BMU_WBUF_RADDR_ERR_SHIFT 0
#define MPI_APP_COM_REG_BMU_WBUF_RADDR_ERR_LEN 1
#define MPI_APP_COM_REG_BMU_WBUF_RADDR_ERR_RESETVAL 0x0

#define MPI_APP_COM_REG_MST_BMU_MEM_BMUID_ADDR_ERR_INT_EN_OFFSET 0x528
#define MPI_APP_COM_REG_BMU_RBUF_WADDR_ERR_INT_EN_MASK 0x8
#define MPI_APP_COM_REG_BMU_RBUF_WADDR_ERR_INT_EN_SHIFT 3
#define MPI_APP_COM_REG_BMU_RBUF_WADDR_ERR_INT_EN_LEN 1
#define MPI_APP_COM_REG_BMU_RBUF_WADDR_ERR_INT_EN_RESETVAL 0x0
#define MPI_APP_COM_REG_BMU_RBUF_RADDR_ERR_INT_EN_MASK 0x4
#define MPI_APP_COM_REG_BMU_RBUF_RADDR_ERR_INT_EN_SHIFT 2
#define MPI_APP_COM_REG_BMU_RBUF_RADDR_ERR_INT_EN_LEN 1
#define MPI_APP_COM_REG_BMU_RBUF_RADDR_ERR_INT_EN_RESETVAL 0x0
#define MPI_APP_COM_REG_BMU_WBUF_WADDR_ERR_INT_EN_MASK 0x2
#define MPI_APP_COM_REG_BMU_WBUF_WADDR_ERR_INT_EN_SHIFT 1
#define MPI_APP_COM_REG_BMU_WBUF_WADDR_ERR_INT_EN_LEN 1
#define MPI_APP_COM_REG_BMU_WBUF_WADDR_ERR_INT_EN_RESETVAL 0x0
#define MPI_APP_COM_REG_BMU_WBUF_RADDR_ERR_INT_EN_MASK 0x1
#define MPI_APP_COM_REG_BMU_WBUF_RADDR_ERR_INT_EN_SHIFT 0
#define MPI_APP_COM_REG_BMU_WBUF_RADDR_ERR_INT_EN_LEN 1
#define MPI_APP_COM_REG_BMU_WBUF_RADDR_ERR_INT_EN_RESETVAL 0x0

#define MPI_APP_COM_REG_MST_BMU_MEM_BMUID_ADDR_ERR_INT_SET_OFFSET 0x52C
#define MPI_APP_COM_REG_BMU_RBUF_WADDR_ERR_INT_SET_MASK 0x8
#define MPI_APP_COM_REG_BMU_RBUF_WADDR_ERR_INT_SET_SHIFT 3
#define MPI_APP_COM_REG_BMU_RBUF_WADDR_ERR_INT_SET_LEN 1
#define MPI_APP_COM_REG_BMU_RBUF_WADDR_ERR_INT_SET_RESETVAL 0x0
#define MPI_APP_COM_REG_BMU_RBUF_RADDR_ERR_INT_SET_MASK 0x4
#define MPI_APP_COM_REG_BMU_RBUF_RADDR_ERR_INT_SET_SHIFT 2
#define MPI_APP_COM_REG_BMU_RBUF_RADDR_ERR_INT_SET_LEN 1
#define MPI_APP_COM_REG_BMU_RBUF_RADDR_ERR_INT_SET_RESETVAL 0x0
#define MPI_APP_COM_REG_BMU_WBUF_WADDR_ERR_INT_SET_MASK 0x2
#define MPI_APP_COM_REG_BMU_WBUF_WADDR_ERR_INT_SET_SHIFT 1
#define MPI_APP_COM_REG_BMU_WBUF_WADDR_ERR_INT_SET_LEN 1
#define MPI_APP_COM_REG_BMU_WBUF_WADDR_ERR_INT_SET_RESETVAL 0x0
#define MPI_APP_COM_REG_BMU_WBUF_RADDR_ERR_INT_SET_MASK 0x1
#define MPI_APP_COM_REG_BMU_WBUF_RADDR_ERR_INT_SET_SHIFT 0
#define MPI_APP_COM_REG_BMU_WBUF_RADDR_ERR_INT_SET_LEN 1
#define MPI_APP_COM_REG_BMU_WBUF_RADDR_ERR_INT_SET_RESETVAL 0x0

#define MPI_APP_COM_REG_MST_BMU_MEM_BMUID_ADDR_ERR_BMUID_OFFSET 0x530
#define MPI_APP_COM_REG_BMU_RBUF_WADDR_ERR_ID_MASK 0xF000
#define MPI_APP_COM_REG_BMU_RBUF_WADDR_ERR_ID_SHIFT 12
#define MPI_APP_COM_REG_BMU_RBUF_WADDR_ERR_ID_LEN 4
#define MPI_APP_COM_REG_BMU_RBUF_WADDR_ERR_ID_RESETVAL 0x0
#define MPI_APP_COM_REG_BMU_RBUF_RADDR_ERR_ID_MASK 0xF00
#define MPI_APP_COM_REG_BMU_RBUF_RADDR_ERR_ID_SHIFT 8
#define MPI_APP_COM_REG_BMU_RBUF_RADDR_ERR_ID_LEN 4
#define MPI_APP_COM_REG_BMU_RBUF_RADDR_ERR_ID_RESETVAL 0x0
#define MPI_APP_COM_REG_BMU_WBUF_WADDR_ERR_ID_MASK 0xF0
#define MPI_APP_COM_REG_BMU_WBUF_WADDR_ERR_ID_SHIFT 4
#define MPI_APP_COM_REG_BMU_WBUF_WADDR_ERR_ID_LEN 4
#define MPI_APP_COM_REG_BMU_WBUF_WADDR_ERR_ID_RESETVAL 0x0
#define MPI_APP_COM_REG_BMU_WBUF_RADDR_ERR_ID_MASK 0xF
#define MPI_APP_COM_REG_BMU_WBUF_RADDR_ERR_ID_SHIFT 0
#define MPI_APP_COM_REG_BMU_WBUF_RADDR_ERR_ID_LEN 4
#define MPI_APP_COM_REG_BMU_WBUF_RADDR_ERR_ID_RESETVAL 0x0

#define MPI_APP_COM_REG_MST_BMU_MEM_BMUID_ADDR_ERR_MST_OFFSET 0x534
#define MPI_APP_COM_REG_BMU_RBUF_WADDR_ERR_MST_MASK 0x1C00
#define MPI_APP_COM_REG_BMU_RBUF_WADDR_ERR_MST_SHIFT 10
#define MPI_APP_COM_REG_BMU_RBUF_WADDR_ERR_MST_LEN 3
#define MPI_APP_COM_REG_BMU_RBUF_WADDR_ERR_MST_RESETVAL 0x0
#define MPI_APP_COM_REG_BMU_RBUF_RADDR_ERR_MST_MASK 0x3C0
#define MPI_APP_COM_REG_BMU_RBUF_RADDR_ERR_MST_SHIFT 6
#define MPI_APP_COM_REG_BMU_RBUF_RADDR_ERR_MST_LEN 4
#define MPI_APP_COM_REG_BMU_RBUF_RADDR_ERR_MST_RESETVAL 0x0
#define MPI_APP_COM_REG_BMU_WBUF_WADDR_ERR_MST_MASK 0x38
#define MPI_APP_COM_REG_BMU_WBUF_WADDR_ERR_MST_SHIFT 3
#define MPI_APP_COM_REG_BMU_WBUF_WADDR_ERR_MST_LEN 3
#define MPI_APP_COM_REG_BMU_WBUF_WADDR_ERR_MST_RESETVAL 0x0
#define MPI_APP_COM_REG_BMU_WBUF_RADDR_ERR_MST_MASK 0x7
#define MPI_APP_COM_REG_BMU_WBUF_RADDR_ERR_MST_SHIFT 0
#define MPI_APP_COM_REG_BMU_WBUF_RADDR_ERR_MST_LEN 3
#define MPI_APP_COM_REG_BMU_WBUF_RADDR_ERR_MST_RESETVAL 0x0

#define MPI_APP_COM_REG_U3_CONTINUE_MODE_OFFSET 0x600
#define MPI_APP_COM_REG_U3_LINK_FAIL_DFX_MODE_MASK 0x10
#define MPI_APP_COM_REG_U3_LINK_FAIL_DFX_MODE_SHIFT 4
#define MPI_APP_COM_REG_U3_LINK_FAIL_DFX_MODE_LEN 1
#define MPI_APP_COM_REG_U3_LINK_FAIL_DFX_MODE_RESETVAL 0x0
#define MPI_APP_COM_REG_U1_U2_TIMEOUT_CLR_EN_MASK 0x8
#define MPI_APP_COM_REG_U1_U2_TIMEOUT_CLR_EN_SHIFT 3
#define MPI_APP_COM_REG_U1_U2_TIMEOUT_CLR_EN_LEN 1
#define MPI_APP_COM_REG_U1_U2_TIMEOUT_CLR_EN_RESETVAL 0x1
#define MPI_APP_COM_REG_USBC_U3_EN_MASK 0x4
#define MPI_APP_COM_REG_USBC_U3_EN_SHIFT 2
#define MPI_APP_COM_REG_USBC_U3_EN_LEN 1
#define MPI_APP_COM_REG_USBC_U3_EN_RESETVAL 0x0
#define MPI_APP_COM_REG_USBC_U2_EN_MASK 0x2
#define MPI_APP_COM_REG_USBC_U2_EN_SHIFT 1
#define MPI_APP_COM_REG_USBC_U2_EN_LEN 1
#define MPI_APP_COM_REG_USBC_U2_EN_RESETVAL 0x1
#define MPI_APP_COM_REG_U3_CONTINUE_MODE_MASK 0x1
#define MPI_APP_COM_REG_U3_CONTINUE_MODE_SHIFT 0
#define MPI_APP_COM_REG_U3_CONTINUE_MODE_LEN 1
#define MPI_APP_COM_REG_U3_CONTINUE_MODE_RESETVAL 0x0

#define MPI_APP_COM_REG_DELTA_CFG_PN_OFFSET 0x604
#define MPI_APP_COM_REG_DELTA_PN_GEN2_MASK 0xFFFF0000
#define MPI_APP_COM_REG_DELTA_PN_GEN2_SHIFT 16
#define MPI_APP_COM_REG_DELTA_PN_GEN2_LEN 16
#define MPI_APP_COM_REG_DELTA_PN_GEN2_RESETVAL 0x3E80
#define MPI_APP_COM_REG_DELTA_PN_GEN1_MASK 0xFFFF
#define MPI_APP_COM_REG_DELTA_PN_GEN1_SHIFT 0
#define MPI_APP_COM_REG_DELTA_PN_GEN1_LEN 16
#define MPI_APP_COM_REG_DELTA_PN_GEN1_RESETVAL 0x28D2

#define MPI_APP_COM_REG_DELTA_CFG_CN_OFFSET 0x608
#define MPI_APP_COM_REG_DELTA_CN_MASK 0xFFFF
#define MPI_APP_COM_REG_DELTA_CN_SHIFT 0
#define MPI_APP_COM_REG_DELTA_CN_LEN 16
#define MPI_APP_COM_REG_DELTA_CN_RESETVAL 0x1770

#define MPI_APP_COM_REG_TIME_125_THLD_OFFSET 0x60C
#define MPI_APP_COM_REG_DEV_TIME_125_ADJ_THLD_MASK 0x3FF0000
#define MPI_APP_COM_REG_DEV_TIME_125_ADJ_THLD_SHIFT 16
#define MPI_APP_COM_REG_DEV_TIME_125_ADJ_THLD_LEN 10
#define MPI_APP_COM_REG_DEV_TIME_125_ADJ_THLD_RESETVAL 0x258
#define MPI_APP_COM_REG_HOST_TIME_125_THLD_MASK 0x1FFF
#define MPI_APP_COM_REG_HOST_TIME_125_THLD_SHIFT 0
#define MPI_APP_COM_REG_HOST_TIME_125_THLD_LEN 13
#define MPI_APP_COM_REG_HOST_TIME_125_THLD_RESETVAL 0x095F

#define MPI_APP_COM_REG_U2_VBUS_SEL_OFFSET 0x610
#define MPI_APP_COM_REG_U2_VBUS_SEL_MASK 0x3
#define MPI_APP_COM_REG_U2_VBUS_SEL_SHIFT 0
#define MPI_APP_COM_REG_U2_VBUS_SEL_LEN 2
#define MPI_APP_COM_REG_U2_VBUS_SEL_RESETVAL 0x0

#define MPI_APP_COM_REG_U3_VBUS_SEL_OFFSET 0x614
#define MPI_APP_COM_REG_U3_VBUS_SEL_MASK 0x1
#define MPI_APP_COM_REG_U3_VBUS_SEL_SHIFT 0
#define MPI_APP_COM_REG_U3_VBUS_SEL_LEN 1
#define MPI_APP_COM_REG_U3_VBUS_SEL_RESETVAL 0x0

#define MPI_APP_COM_REG_U2_VBUS_FCE_EN_OFFSET 0x618
#define MPI_APP_COM_REG_U2_VBUS_FCE_EN_MASK 0x1
#define MPI_APP_COM_REG_U2_VBUS_FCE_EN_SHIFT 0
#define MPI_APP_COM_REG_U2_VBUS_FCE_EN_LEN 1
#define MPI_APP_COM_REG_U2_VBUS_FCE_EN_RESETVAL 0x0

#define MPI_APP_COM_REG_U3_VBUS_FCE_EN_OFFSET 0x61C
#define MPI_APP_COM_REG_U3_VBUS_FCE_EN_MASK 0x1
#define MPI_APP_COM_REG_U3_VBUS_FCE_EN_SHIFT 0
#define MPI_APP_COM_REG_U3_VBUS_FCE_EN_LEN 1
#define MPI_APP_COM_REG_U3_VBUS_FCE_EN_RESETVAL 0x0

#define MPI_APP_COM_REG_PHY_SEL_MODE_OFFSET 0x620
#define MPI_APP_COM_REG_PHY_SEL_MODE_MASK 0x3
#define MPI_APP_COM_REG_PHY_SEL_MODE_SHIFT 0
#define MPI_APP_COM_REG_PHY_SEL_MODE_LEN 2
#define MPI_APP_COM_REG_PHY_SEL_MODE_RESETVAL 0x0

#define MPI_APP_COM_REG_U2_VBUS_OFFSET 0x624
#define MPI_APP_COM_REG_U2VBUS_VALID_MASK 0x1
#define MPI_APP_COM_REG_U2VBUS_VALID_SHIFT 0
#define MPI_APP_COM_REG_U2VBUS_VALID_LEN 1
#define MPI_APP_COM_REG_U2VBUS_VALID_RESETVAL 0x0

#define MPI_APP_COM_REG_U3_VBUS_OFFSET 0x628
#define MPI_APP_COM_REG_U3VBUS_VALID_MASK 0x1
#define MPI_APP_COM_REG_U3VBUS_VALID_SHIFT 0
#define MPI_APP_COM_REG_U3VBUS_VALID_LEN 1
#define MPI_APP_COM_REG_U3VBUS_VALID_RESETVAL 0x0

#define MPI_APP_COM_REG_VBUS_SEL_MODE_OFFSET 0x62C
#define MPI_APP_COM_REG_VBUS_SEL_MODE_MASK 0x1
#define MPI_APP_COM_REG_VBUS_SEL_MODE_SHIFT 0
#define MPI_APP_COM_REG_VBUS_SEL_MODE_LEN 1
#define MPI_APP_COM_REG_VBUS_SEL_MODE_RESETVAL 0x0

#define MPI_APP_COM_REG_SUSPEND_MODE_EVENT_HOLD_OFFSET 0x630
#define MPI_APP_COM_REG_USBC_EVENT_HANDLE_IDLE_MASK 0x2
#define MPI_APP_COM_REG_USBC_EVENT_HANDLE_IDLE_SHIFT 1
#define MPI_APP_COM_REG_USBC_EVENT_HANDLE_IDLE_LEN 1
#define MPI_APP_COM_REG_USBC_EVENT_HANDLE_IDLE_RESETVAL 0x0
#define MPI_APP_COM_REG_SUSPEND_EVENT_HOLD_MASK 0x1
#define MPI_APP_COM_REG_SUSPEND_EVENT_HOLD_SHIFT 0
#define MPI_APP_COM_REG_SUSPEND_EVENT_HOLD_LEN 1
#define MPI_APP_COM_REG_SUSPEND_EVENT_HOLD_RESETVAL 0x0

#define MPI_APP_COM_REG_SUSPEND_MODE_EVENT_INT_OFFSET 0x634
#define MPI_APP_COM_REG_SUSPEND_EVENT_HOLD_PULSE_MASK 0x1
#define MPI_APP_COM_REG_SUSPEND_EVENT_HOLD_PULSE_SHIFT 0
#define MPI_APP_COM_REG_SUSPEND_EVENT_HOLD_PULSE_LEN 1
#define MPI_APP_COM_REG_SUSPEND_EVENT_HOLD_PULSE_RESETVAL 0x0

#define MPI_APP_COM_REG_SUSPEND_MODE_EVENT_INT_EN_OFFSET 0x638
#define MPI_APP_COM_REG_SUSPEND_EVENT_HOLD_PULSE_INT_EN_MASK 0x1
#define MPI_APP_COM_REG_SUSPEND_EVENT_HOLD_PULSE_INT_EN_SHIFT 0
#define MPI_APP_COM_REG_SUSPEND_EVENT_HOLD_PULSE_INT_EN_LEN 1
#define MPI_APP_COM_REG_SUSPEND_EVENT_HOLD_PULSE_INT_EN_RESETVAL 0x0

#define MPI_APP_COM_REG_SUSPEND_MODE_EVENT_INT_SET_OFFSET 0x63C
#define MPI_APP_COM_REG_SUSPEND_EVENT_HOLD_PULSE_INT_SET_MASK 0x1
#define MPI_APP_COM_REG_SUSPEND_EVENT_HOLD_PULSE_INT_SET_SHIFT 0
#define MPI_APP_COM_REG_SUSPEND_EVENT_HOLD_PULSE_INT_SET_LEN 1
#define MPI_APP_COM_REG_SUSPEND_EVENT_HOLD_PULSE_INT_SET_RESETVAL 0x0

#define MPI_APP_COM_REG_EVENT_REPORT_APPEND_OFFSET 0x640
#define MPI_APP_COM_REG_MPI_RD2WR_EVENT_RPT_ENA_MASK 0x1
#define MPI_APP_COM_REG_MPI_RD2WR_EVENT_RPT_ENA_SHIFT 0
#define MPI_APP_COM_REG_MPI_RD2WR_EVENT_RPT_ENA_LEN 1
#define MPI_APP_COM_REG_MPI_RD2WR_EVENT_RPT_ENA_RESETVAL 0x0

#define MPI_APP_COM_REG_GLOBAL_TIMESTAMP_OFFSET 0x680
#define MPI_APP_COM_REG_BI_CNT_MASK 0xFFFFE000
#define MPI_APP_COM_REG_BI_CNT_SHIFT 13
#define MPI_APP_COM_REG_BI_CNT_LEN 19
#define MPI_APP_COM_REG_BI_CNT_RESETVAL 0x7FFFF
#define MPI_APP_COM_REG_DELTA_CNT_MASK 0x1FFF
#define MPI_APP_COM_REG_DELTA_CNT_SHIFT 0
#define MPI_APP_COM_REG_DELTA_CNT_LEN 13
#define MPI_APP_COM_REG_DELTA_CNT_RESETVAL 0x0001

#define MPI_APP_COM_REG_SOF_ITP_SYNC_OFFSET 0x684
#define MPI_APP_COM_REG_SOF_ITP_SYNC_MASK 0x1
#define MPI_APP_COM_REG_SOF_ITP_SYNC_SHIFT 0
#define MPI_APP_COM_REG_SOF_ITP_SYNC_LEN 1
#define MPI_APP_COM_REG_SOF_ITP_SYNC_RESETVAL 0x0

#define MPI_APP_COM_REG_SOF_ITP_UNSYNC_ERR_OFFSET 0x6C0
#define MPI_APP_COM_REG_SOF_ITP_UNSYNC_MASK 0x1
#define MPI_APP_COM_REG_SOF_ITP_UNSYNC_SHIFT 0
#define MPI_APP_COM_REG_SOF_ITP_UNSYNC_LEN 1
#define MPI_APP_COM_REG_SOF_ITP_UNSYNC_RESETVAL 0x1

#define MPI_APP_COM_REG_USBC_VERSION_OFFSET 0x718
#define MPI_APP_COM_REG_USBC_VERSION_MASK 0xFFFFFFFF
#define MPI_APP_COM_REG_USBC_VERSION_SHIFT 0
#define MPI_APP_COM_REG_USBC_VERSION_LEN 32
#define MPI_APP_COM_REG_USBC_VERSION_RESETVAL 0x01010100

#define MPI_APP_COM_REG_PHY_DONE_STATUS_OFFSET 0x71C
#define MPI_APP_COM_REG_U3PHY_RST_DONE_STATUS_MASK 0x2
#define MPI_APP_COM_REG_U3PHY_RST_DONE_STATUS_SHIFT 1
#define MPI_APP_COM_REG_U3PHY_RST_DONE_STATUS_LEN 1
#define MPI_APP_COM_REG_U3PHY_RST_DONE_STATUS_RESETVAL 0x0
#define MPI_APP_COM_REG_U2PHY_RST_DONE_STATUS_MASK 0x1
#define MPI_APP_COM_REG_U2PHY_RST_DONE_STATUS_SHIFT 0
#define MPI_APP_COM_REG_U2PHY_RST_DONE_STATUS_LEN 1
#define MPI_APP_COM_REG_U2PHY_RST_DONE_STATUS_RESETVAL 0x0

#define MPI_APP_COM_REG_MPI_H_D_INT_EN_OFFSET 0x3FF0
#define MPI_APP_COM_REG_MPI_APP_DEV_INT_EN_MASK 0x2
#define MPI_APP_COM_REG_MPI_APP_DEV_INT_EN_SHIFT 1
#define MPI_APP_COM_REG_MPI_APP_DEV_INT_EN_LEN 1
#define MPI_APP_COM_REG_MPI_APP_DEV_INT_EN_RESETVAL 0x0
#define MPI_APP_COM_REG_MPI_APP_HOST_INT_EN_MASK 0x1
#define MPI_APP_COM_REG_MPI_APP_HOST_INT_EN_SHIFT 0
#define MPI_APP_COM_REG_MPI_APP_HOST_INT_EN_LEN 1
#define MPI_APP_COM_REG_MPI_APP_HOST_INT_EN_RESETVAL 0x0

#define MPI_APP_COM_REG_MPI_H_D_INT_OFFSET 0x3FF4
#define MPI_APP_COM_REG_MPI_APP_DEV_INT_MASK 0x2
#define MPI_APP_COM_REG_MPI_APP_DEV_INT_SHIFT 1
#define MPI_APP_COM_REG_MPI_APP_DEV_INT_LEN 1
#define MPI_APP_COM_REG_MPI_APP_DEV_INT_RESETVAL 0x0
#define MPI_APP_COM_REG_MPI_APP_HOST_INT_MASK 0x1
#define MPI_APP_COM_REG_MPI_APP_HOST_INT_SHIFT 0
#define MPI_APP_COM_REG_MPI_APP_HOST_INT_LEN 1
#define MPI_APP_COM_REG_MPI_APP_HOST_INT_RESETVAL 0x0

#define MPI_APP_COM_REG_MPI_RDY_NUM_OFFSET 0x3FF8
#define MPI_APP_COM_REG_RDY_LAST_NUM_MASK 0xFF0000
#define MPI_APP_COM_REG_RDY_LAST_NUM_SHIFT 16
#define MPI_APP_COM_REG_RDY_LAST_NUM_LEN 8
#define MPI_APP_COM_REG_RDY_LAST_NUM_RESETVAL 0x00
#define MPI_APP_COM_REG_RDY_DELAY_NUM_MASK 0xFF
#define MPI_APP_COM_REG_RDY_DELAY_NUM_SHIFT 0
#define MPI_APP_COM_REG_RDY_DELAY_NUM_LEN 8
#define MPI_APP_COM_REG_RDY_DELAY_NUM_RESETVAL 0x04


#endif // __MPI_APP_COM_REG_ADDR_DEFINE_H__
