start sim
create context
%p1 is on 3
%p2 is on 4
%f1 is on 5
%f2 is on 6
%f3 is on 7
%f4 is on 8
%f5 is on 9
%f6 is on 10
%f7 is on 11
%f8 is on 12
%f9 is on 13
%f10 is on 14
%f11 is on 15
%f12 is on 16
%f13 is on 17
%r1 is on 18
%r2 is on 19
%r3 is on 20
%r4 is on 21
%r5 is on 22
%r6 is on 23
%rd1 is on 24
%rd2 is on 25
%rd3 is on 26
%rd4 is on 27
%rd5 is on 28
%rd6 is on 29
%rd7 is on 30
%rd8 is on 31
global mem addr 0 is 7ffcdffec6d0
global mem addr 1 is 7ffcdffec750
jump point BB3_2 is 11
jump point BB3_3 is 18
prepare tid
inst load success
start inst_dispatch thread
start core thread
ld
0
core 0 load 7ffcdffec6d0 to %rd4
core 1 load 7ffcdffec6d0 to %rd4
core 2 load 7ffcdffec6d0 to %rd4
core 3 load 7ffcdffec6d0 to %rd4
core 4 load 7ffcdffec6d0 to %rd4
core 5 load 7ffcdffec6d0 to %rd4
core 6 load 7ffcdffec6d0 to %rd4
core 7 load 7ffcdffec6d0 to %rd4
core 8 load 7ffcdffec6d0 to %rd4
core 9 load 7ffcdffec6d0 to %rd4
core a load 7ffcdffec6d0 to %rd4
core b load 7ffcdffec6d0 to %rd4
core c load 7ffcdffec6d0 to %rd4
core d load 7ffcdffec6d0 to %rd4
core e load 7ffcdffec6d0 to %rd4
core f load 7ffcdffec6d0 to %rd4
core 10 load 7ffcdffec6d0 to %rd4
core 11 load 7ffcdffec6d0 to %rd4
core 12 load 7ffcdffec6d0 to %rd4
core 13 load 7ffcdffec6d0 to %rd4
core 14 load 7ffcdffec6d0 to %rd4
core 15 load 7ffcdffec6d0 to %rd4
core 16 load 7ffcdffec6d0 to %rd4
core 17 load 7ffcdffec6d0 to %rd4
core 18 load 7ffcdffec6d0 to %rd4
core 19 load 7ffcdffec6d0 to %rd4
core 1a load 7ffcdffec6d0 to %rd4
core 1b load 7ffcdffec6d0 to %rd4
core 1c load 7ffcdffec6d0 to %rd4
core 1d load 7ffcdffec6d0 to %rd4
core 1e load 7ffcdffec6d0 to %rd4
core 1f load 7ffcdffec6d0 to %rd4
pc is 1
ld
0
core 0 load 7ffcdffec750 to %rd5
core 1 load 7ffcdffec750 to %rd5
core 2 load 7ffcdffec750 to %rd5
core 3 load 7ffcdffec750 to %rd5
core 4 load 7ffcdffec750 to %rd5
core 5 load 7ffcdffec750 to %rd5
core 6 load 7ffcdffec750 to %rd5
core 7 load 7ffcdffec750 to %rd5
core 8 load 7ffcdffec750 to %rd5
core 9 load 7ffcdffec750 to %rd5
core a load 7ffcdffec750 to %rd5
core b load 7ffcdffec750 to %rd5
core c load 7ffcdffec750 to %rd5
core d load 7ffcdffec750 to %rd5
core e load 7ffcdffec750 to %rd5
core f load 7ffcdffec750 to %rd5
core 10 load 7ffcdffec750 to %rd5
core 11 load 7ffcdffec750 to %rd5
core 12 load 7ffcdffec750 to %rd5
core 13 load 7ffcdffec750 to %rd5
core 14 load 7ffcdffec750 to %rd5
core 15 load 7ffcdffec750 to %rd5
core 16 load 7ffcdffec750 to %rd5
core 17 load 7ffcdffec750 to %rd5
core 18 load 7ffcdffec750 to %rd5
core 19 load 7ffcdffec750 to %rd5
core 1a load 7ffcdffec750 to %rd5
core 1b load 7ffcdffec750 to %rd5
core 1c load 7ffcdffec750 to %rd5
core 1d load 7ffcdffec750 to %rd5
core 1e load 7ffcdffec750 to %rd5
core 1f load 7ffcdffec750 to %rd5
pc is 2
cvta
0
cvta %rd5 to %rd1 7ffcdffec750 to 18
cvta %rd5 to %rd1 7ffcdffec750 to 18
cvta %rd5 to %rd1 7ffcdffec750 to 18
cvta %rd5 to %rd1 7ffcdffec750 to 18
cvta %rd5 to %rd1 7ffcdffec750 to 18
cvta %rd5 to %rd1 7ffcdffec750 to 18
cvta %rd5 to %rd1 7ffcdffec750 to 18
cvta %rd5 to %rd1 7ffcdffec750 to 18
cvta %rd5 to %rd1 7ffcdffec750 to 18
cvta %rd5 to %rd1 7ffcdffec750 to 18
cvta %rd5 to %rd1 7ffcdffec750 to 18
cvta %rd5 to %rd1 7ffcdffec750 to 18
cvta %rd5 to %rd1 7ffcdffec750 to 18
cvta %rd5 to %rd1 7ffcdffec750 to 18
cvta %rd5 to %rd1 7ffcdffec750 to 18
cvta %rd5 to %rd1 7ffcdffec750 to 18
cvta %rd5 to %rd1 7ffcdffec750 to 18
cvta %rd5 to %rd1 7ffcdffec750 to 18
cvta %rd5 to %rd1 7ffcdffec750 to 18
cvta %rd5 to %rd1 7ffcdffec750 to 18
cvta %rd5 to %rd1 7ffcdffec750 to 18
cvta %rd5 to %rd1 7ffcdffec750 to 18
cvta %rd5 to %rd1 7ffcdffec750 to 18
cvta %rd5 to %rd1 7ffcdffec750 to 18
cvta %rd5 to %rd1 7ffcdffec750 to 18
cvta %rd5 to %rd1 7ffcdffec750 to 18
cvta %rd5 to %rd1 7ffcdffec750 to 18
cvta %rd5 to %rd1 7ffcdffec750 to 18
cvta %rd5 to %rd1 7ffcdffec750 to 18
cvta %rd5 to %rd1 7ffcdffec750 to 18
cvta %rd5 to %rd1 7ffcdffec750 to 18
cvta %rd5 to %rd1 7ffcdffec750 to 18
pc is 3
mov
0
mov %tid.x to %r1 0 to 12
mov %tid.x to %r1 1 to 12
mov %tid.x to %r1 2 to 12
mov %tid.x to %r1 3 to 12
mov %tid.x to %r1 4 to 12
mov %tid.x to %r1 5 to 12
mov %tid.x to %r1 6 to 12
mov %tid.x to %r1 7 to 12
mov %tid.x to %r1 8 to 12
mov %tid.x to %r1 9 to 12
mov %tid.x to %r1 a to 12
mov %tid.x to %r1 b to 12
mov %tid.x to %r1 c to 12
mov %tid.x to %r1 d to 12
mov %tid.x to %r1 e to 12
mov %tid.x to %r1 f to 12
mov %tid.x to %r1 10 to 12
mov %tid.x to %r1 11 to 12
mov %tid.x to %r1 12 to 12
mov %tid.x to %r1 13 to 12
mov %tid.x to %r1 14 to 12
mov %tid.x to %r1 15 to 12
mov %tid.x to %r1 16 to 12
mov %tid.x to %r1 17 to 12
mov %tid.x to %r1 18 to 12
mov %tid.x to %r1 19 to 12
mov %tid.x to %r1 1a to 12
mov %tid.x to %r1 1b to 12
mov %tid.x to %r1 1c to 12
mov %tid.x to %r1 1d to 12
mov %tid.x to %r1 1e to 12
mov %tid.x to %r1 1f to 12
pc is 4
setp
0
setp 0 f
setp 1 f
setp 2 f
setp 3 f
setp 4 f
setp 5 f
setp 6 f
setp 7 f
setp 8 f
setp 9 f
setp a f
setp b f
setp c f
setp d f
setp e f
setp f f
setp 10 f
setp 11 f
setp 12 f
setp 13 f
setp 14 f
setp 15 f
setp 16 f
setp 17 f
setp 18 f
setp 19 f
setp 1a f
setp 1b f
setp 1c f
setp 1d f
setp 1e f
setp 1f f
pc is 5
cvta
0
cvta %rd4 to %rd6 7ffcdffec6d0 to 1d
cvta %rd4 to %rd6 7ffcdffec6d0 to 1d
cvta %rd4 to %rd6 7ffcdffec6d0 to 1d
cvta %rd4 to %rd6 7ffcdffec6d0 to 1d
cvta %rd4 to %rd6 7ffcdffec6d0 to 1d
cvta %rd4 to %rd6 7ffcdffec6d0 to 1d
cvta %rd4 to %rd6 7ffcdffec6d0 to 1d
cvta %rd4 to %rd6 7ffcdffec6d0 to 1d
cvta %rd4 to %rd6 7ffcdffec6d0 to 1d
cvta %rd4 to %rd6 7ffcdffec6d0 to 1d
cvta %rd4 to %rd6 7ffcdffec6d0 to 1d
cvta %rd4 to %rd6 7ffcdffec6d0 to 1d
cvta %rd4 to %rd6 7ffcdffec6d0 to 1d
cvta %rd4 to %rd6 7ffcdffec6d0 to 1d
cvta %rd4 to %rd6 7ffcdffec6d0 to 1d
cvta %rd4 to %rd6 7ffcdffec6d0 to 1d
cvta %rd4 to %rd6 7ffcdffec6d0 to 1d
cvta %rd4 to %rd6 7ffcdffec6d0 to 1d
cvta %rd4 to %rd6 7ffcdffec6d0 to 1d
cvta %rd4 to %rd6 7ffcdffec6d0 to 1d
cvta %rd4 to %rd6 7ffcdffec6d0 to 1d
cvta %rd4 to %rd6 7ffcdffec6d0 to 1d
cvta %rd4 to %rd6 7ffcdffec6d0 to 1d
cvta %rd4 to %rd6 7ffcdffec6d0 to 1d
cvta %rd4 to %rd6 7ffcdffec6d0 to 1d
cvta %rd4 to %rd6 7ffcdffec6d0 to 1d
cvta %rd4 to %rd6 7ffcdffec6d0 to 1d
cvta %rd4 to %rd6 7ffcdffec6d0 to 1d
cvta %rd4 to %rd6 7ffcdffec6d0 to 1d
cvta %rd4 to %rd6 7ffcdffec6d0 to 1d
cvta %rd4 to %rd6 7ffcdffec6d0 to 1d
cvta %rd4 to %rd6 7ffcdffec6d0 to 1d
pc is 6
mul
0
mul
mul
mul
mul
mul
mul
mul
mul
mul
mul
mul
mul
mul
mul
mul
mul
mul
mul
mul
mul
mul
mul
mul
mul
mul
mul
mul
mul
mul
mul
mul
mul
pc is 7
add
0
add
add
add
add
add
add
add
add
add
add
add
add
add
add
add
add
add
add
add
add
add
add
add
add
add
add
add
add
add
add
add
add
pc is 8
add
0
add
add
add
add
add
add
add
add
add
add
add
add
add
add
add
add
add
add
add
add
add
add
add
add
add
add
add
add
add
add
add
add
pc is 9
bra
1
pred bra//////////////////////////////
pc is a
mov
0
imm ffffffffbf800000 to %r2
imm ffffffffbf800000 to %r2
imm ffffffffbf800000 to %r2
imm ffffffffbf800000 to %r2
imm ffffffffbf800000 to %r2
imm ffffffffbf800000 to %r2
imm ffffffffbf800000 to %r2
imm ffffffffbf800000 to %r2
imm ffffffffbf800000 to %r2
imm ffffffffbf800000 to %r2
imm ffffffffbf800000 to %r2
imm ffffffffbf800000 to %r2
imm ffffffffbf800000 to %r2
imm ffffffffbf800000 to %r2
imm ffffffffbf800000 to %r2
imm ffffffffbf800000 to %r2
imm ffffffffbf800000 to %r2
imm ffffffffbf800000 to %r2
imm ffffffffbf800000 to %r2
imm ffffffffbf800000 to %r2
imm ffffffffbf800000 to %r2
imm ffffffffbf800000 to %r2
imm ffffffffbf800000 to %r2
imm ffffffffbf800000 to %r2
imm ffffffffbf800000 to %r2
imm ffffffffbf800000 to %r2
imm ffffffffbf800000 to %r2
imm ffffffffbf800000 to %r2
imm ffffffffbf800000 to %r2
imm ffffffffbf800000 to %r2
imm ffffffffbf800000 to %r2
pc is b
st
0
st %r2 to [%rd2]
0x7ffcdffec6d0
st %r2 to [%rd2]
0x7ffcdffec6d4
st %r2 to [%rd2]
0x7ffcdffec6d8
st %r2 to [%rd2]
0x7ffcdffec6dc
st %r2 to [%rd2]
0x7ffcdffec6e0
st %r2 to [%rd2]
0x7ffcdffec6e4
st %r2 to [%rd2]
0x7ffcdffec6e8
st %r2 to [%rd2]
0x7ffcdffec6ec
st %r2 to [%rd2]
0x7ffcdffec6f0
st %r2 to [%rd2]
0x7ffcdffec6f4
st %r2 to [%rd2]
0x7ffcdffec6f8
st %r2 to [%rd2]
0x7ffcdffec6fc
st %r2 to [%rd2]
0x7ffcdffec700
st %r2 to [%rd2]
0x7ffcdffec704
st %r2 to [%rd2]
0x7ffcdffec708
st %r2 to [%rd2]
0x7ffcdffec710
st %r2 to [%rd2]
0x7ffcdffec714
st %r2 to [%rd2]
0x7ffcdffec718
st %r2 to [%rd2]
0x7ffcdffec71c
st %r2 to [%rd2]
0x7ffcdffec720
st %r2 to [%rd2]
0x7ffcdffec724
st %r2 to [%rd2]
0x7ffcdffec728
st %r2 to [%rd2]
0x7ffcdffec72c
st %r2 to [%rd2]
0x7ffcdffec730
st %r2 to [%rd2]
0x7ffcdffec734
st %r2 to [%rd2]
0x7ffcdffec738
st %r2 to [%rd2]
0x7ffcdffec73c
st %r2 to [%rd2]
0x7ffcdffec740
st %r2 to [%rd2]
0x7ffcdffec744
st %r2 to [%rd2]
0x7ffcdffec748
st %r2 to [%rd2]
0x7ffcdffec74c
pc is c
mov
0
imm ffffffffc0000000 to %r3
imm ffffffffc0000000 to %r3
imm ffffffffc0000000 to %r3
imm ffffffffc0000000 to %r3
imm ffffffffc0000000 to %r3
imm ffffffffc0000000 to %r3
imm ffffffffc0000000 to %r3
imm ffffffffc0000000 to %r3
imm ffffffffc0000000 to %r3
imm ffffffffc0000000 to %r3
imm ffffffffc0000000 to %r3
imm ffffffffc0000000 to %r3
imm ffffffffc0000000 to %r3
imm ffffffffc0000000 to %r3
imm ffffffffc0000000 to %r3
imm ffffffffc0000000 to %r3
imm ffffffffc0000000 to %r3
imm ffffffffc0000000 to %r3
imm ffffffffc0000000 to %r3
imm ffffffffc0000000 to %r3
imm ffffffffc0000000 to %r3
imm ffffffffc0000000 to %r3
imm ffffffffc0000000 to %r3
imm ffffffffc0000000 to %r3
imm ffffffffc0000000 to %r3
imm ffffffffc0000000 to %r3
imm ffffffffc0000000 to %r3
imm ffffffffc0000000 to %r3
imm ffffffffc0000000 to %r3
imm ffffffffc0000000 to %r3
imm ffffffffc0000000 to %r3
pc is d
st
0
st %r3 to [%rd3]
0x7ffcdffec750
st %r3 to [%rd3]
0x7ffcdffec754
st %r3 to [%rd3]
0x7ffcdffec758
st %r3 to [%rd3]
0x7ffcdffec75c
st %r3 to [%rd3]
0x7ffcdffec760
st %r3 to [%rd3]
0x7ffcdffec764
st %r3 to [%rd3]
0x7ffcdffec768
st %r3 to [%rd3]
0x7ffcdffec76c
st %r3 to [%rd3]
0x7ffcdffec770
st %r3 to [%rd3]
0x7ffcdffec774
st %r3 to [%rd3]
0x7ffcdffec778
st %r3 to [%rd3]
0x7ffcdffec77c
st %r3 to [%rd3]
0x7ffcdffec780
st %r3 to [%rd3]
0x7ffcdffec784
st %r3 to [%rd3]
0x7ffcdffec788
st %r3 to [%rd3]
0x7ffcdffec790
st %r3 to [%rd3]
0x7ffcdffec794
st %r3 to [%rd3]
0x7ffcdffec798
st %r3 to [%rd3]
0x7ffcdffec79c
st %r3 to [%rd3]
0x7ffcdffec7a0
st %r3 to [%rd3]
0x7ffcdffec7a4
st %r3 to [%rd3]
0x7ffcdffec7a8
st %r3 to [%rd3]
0x7ffcdffec7ac
st %r3 to [%rd3]
0x7ffcdffec7b0
st %r3 to [%rd3]
0x7ffcdffec7b4
st %r3 to [%rd3]
0x7ffcdffec7b8
st %r3 to [%rd3]
0x7ffcdffec7bc
st %r3 to [%rd3]
0x7ffcdffec7c0
st %r3 to [%rd3]
0x7ffcdffec7c4
st %r3 to [%rd3]
0x7ffcdffec7c8
st %r3 to [%rd3]
0x7ffcdffec7cc
pc is e
mov
0
imm c0000000 to %f12
imm c0000000 to %f12
imm c0000000 to %f12
imm c0000000 to %f12
imm c0000000 to %f12
imm c0000000 to %f12
imm c0000000 to %f12
imm c0000000 to %f12
imm c0000000 to %f12
imm c0000000 to %f12
imm c0000000 to %f12
imm c0000000 to %f12
imm c0000000 to %f12
imm c0000000 to %f12
imm c0000000 to %f12
imm c0000000 to %f12
imm c0000000 to %f12
imm c0000000 to %f12
imm c0000000 to %f12
imm c0000000 to %f12
imm c0000000 to %f12
imm c0000000 to %f12
imm c0000000 to %f12
imm c0000000 to %f12
imm c0000000 to %f12
imm c0000000 to %f12
imm c0000000 to %f12
imm c0000000 to %f12
imm c0000000 to %f12
imm c0000000 to %f12
imm c0000000 to %f12
pc is f
mov
0
imm bf800000 to %f11
imm bf800000 to %f11
imm bf800000 to %f11
imm bf800000 to %f11
imm bf800000 to %f11
imm bf800000 to %f11
imm bf800000 to %f11
imm bf800000 to %f11
imm bf800000 to %f11
imm bf800000 to %f11
imm bf800000 to %f11
imm bf800000 to %f11
imm bf800000 to %f11
imm bf800000 to %f11
imm bf800000 to %f11
imm bf800000 to %f11
imm bf800000 to %f11
imm bf800000 to %f11
imm bf800000 to %f11
imm bf800000 to %f11
imm bf800000 to %f11
imm bf800000 to %f11
imm bf800000 to %f11
imm bf800000 to %f11
imm bf800000 to %f11
imm bf800000 to %f11
imm bf800000 to %f11
imm bf800000 to %f11
imm bf800000 to %f11
imm bf800000 to %f11
imm bf800000 to %f11
pc is 10
bra
0
///////////uni bra to18/////////////
pc is 18
add
0
add
add
add
add
add
add
add
add
add
add
add
add
add
add
add
add
add
add
add
add
add
add
add
add
add
add
add
add
add
add
add
pc is 19
st
0
st %f8 to [%rd2]
0x7ffcdffec6d0
st %f8 to [%rd2]
0x7ffcdffec6d4
st %f8 to [%rd2]
0x7ffcdffec6d8
st %f8 to [%rd2]
0x7ffcdffec6dc
st %f8 to [%rd2]
0x7ffcdffec6e0
st %f8 to [%rd2]
0x7ffcdffec6e4
st %f8 to [%rd2]
0x7ffcdffec6e8
st %f8 to [%rd2]
0x7ffcdffec6ec
st %f8 to [%rd2]
0x7ffcdffec6f0
st %f8 to [%rd2]
0x7ffcdffec6f4
st %f8 to [%rd2]
0x7ffcdffec6f8
st %f8 to [%rd2]
0x7ffcdffec6fc
st %f8 to [%rd2]
0x7ffcdffec700
st %f8 to [%rd2]
0x7ffcdffec704
st %f8 to [%rd2]
0x7ffcdffec708
st %f8 to [%rd2]
0x7ffcdffec710
st %f8 to [%rd2]
0x7ffcdffec714
st %f8 to [%rd2]
0x7ffcdffec718
st %f8 to [%rd2]
0x7ffcdffec71c
st %f8 to [%rd2]
0x7ffcdffec720
st %f8 to [%rd2]
0x7ffcdffec724
st %f8 to [%rd2]
0x7ffcdffec728
st %f8 to [%rd2]
0x7ffcdffec72c
st %f8 to [%rd2]
0x7ffcdffec730
st %f8 to [%rd2]
0x7ffcdffec734
st %f8 to [%rd2]
0x7ffcdffec738
st %f8 to [%rd2]
0x7ffcdffec73c
st %f8 to [%rd2]
0x7ffcdffec740
st %f8 to [%rd2]
0x7ffcdffec744
st %f8 to [%rd2]
0x7ffcdffec748
st %f8 to [%rd2]
0x7ffcdffec74c
pc is 1a
ld
0
core 0 load c000000000000000 to %f9
core 1 load c0000000c0000000 to %f9
core 2 load c0000000c0000000 to %f9
core 3 load c0000000c0000000 to %f9
core 4 load c0000000c0000000 to %f9
core 5 load c0000000c0000000 to %f9
core 6 load c0000000c0000000 to %f9
core 7 load c0000000c0000000 to %f9
core 8 load c0000000c0000000 to %f9
core 9 load c0000000c0000000 to %f9
core a load c0000000c0000000 to %f9
core b load c0000000c0000000 to %f9
core c load c0000000c0000000 to %f9
core d load c0000000c0000000 to %f9
core e load ffffffffc0000000 to %f9
core 10 load c0000000c0000000 to %f9
core 11 load c0000000c0000000 to %f9
core 12 load c0000000c0000000 to %f9
core 13 load c0000000c0000000 to %f9
core 14 load c0000000c0000000 to %f9
core 15 load c0000000c0000000 to %f9
core 16 load c0000000c0000000 to %f9
core 17 load c0000000c0000000 to %f9
core 18 load c0000000c0000000 to %f9
core 19 load c0000000c0000000 to %f9
core 1a load c0000000c0000000 to %f9
core 1b load c0000000c0000000 to %f9
core 1c load c0000000c0000000 to %f9
core 1d load c0000000c0000000 to %f9
core 1e load c0000000c0000000 to %f9
core 1f load ffffffffc0000000 to %f9
pc is 1b
add
0
add
add
add
add
add
add
add
add
add
add
add
add
add
add
add
add
add
add
add
add
add
add
add
add
add
add
add
add
add
add
add
pc is 1c
st
0
st %f10 to [%rd3]
0x7ffcdffec750
st %f10 to [%rd3]
0x7ffcdffec754
st %f10 to [%rd3]
0x7ffcdffec758
st %f10 to [%rd3]
0x7ffcdffec75c
st %f10 to [%rd3]
0x7ffcdffec760
st %f10 to [%rd3]
0x7ffcdffec764
st %f10 to [%rd3]
0x7ffcdffec768
st %f10 to [%rd3]
0x7ffcdffec76c
st %f10 to [%rd3]
0x7ffcdffec770
st %f10 to [%rd3]
0x7ffcdffec774
st %f10 to [%rd3]
0x7ffcdffec778
st %f10 to [%rd3]
0x7ffcdffec77c
st %f10 to [%rd3]
0x7ffcdffec780
st %f10 to [%rd3]
0x7ffcdffec784
st %f10 to [%rd3]
0x7ffcdffec788
st %f10 to [%rd3]
0x7ffcdffec790
st %f10 to [%rd3]
0x7ffcdffec794
st %f10 to [%rd3]
0x7ffcdffec798
st %f10 to [%rd3]
0x7ffcdffec79c
st %f10 to [%rd3]
0x7ffcdffec7a0
st %f10 to [%rd3]
0x7ffcdffec7a4
st %f10 to [%rd3]
0x7ffcdffec7a8
st %f10 to [%rd3]
0x7ffcdffec7ac
st %f10 to [%rd3]
0x7ffcdffec7b0
st %f10 to [%rd3]
0x7ffcdffec7b4
st %f10 to [%rd3]
0x7ffcdffec7b8
st %f10 to [%rd3]
0x7ffcdffec7bc
st %f10 to [%rd3]
0x7ffcdffec7c0
st %f10 to [%rd3]
0x7ffcdffec7c4
st %f10 to [%rd3]
0x7ffcdffec7c8
st %f10 to [%rd3]
0x7ffcdffec7cc
pc is 1d
ret
0
pc is 1d
here
mov
0
imm 40000000 to %r4
pc is 12
st
0
st %r4 to [%rd2]
0x7ffcdffec70c
pc is 13
mov
0
imm 40a00000 to %r5
pc is 14
st
0
st %r5 to [%rd1]
0x7ffcdffec750
pc is 15
mov
0
imm 40a00000 to %f12
pc is 16
mov
0
imm 40000000 to %f11
pc is 17
ld
0
core f load 40000000 to %f7
pc is 18
add
0
add
pc is 19
st
0
st %f8 to [%rd2]
0x7ffcdffec70c
pc is 1a
ld
0
core f load 8000000000000000 to %f9
pc is 1b
add
0
add
pc is 1c
st
0
st %f10 to [%rd3]
0x7ffcdffec78c
pc is 1d
ret
0
pc is 1d
inst exit
core exit
1
0
0
0
0
0
0
0
0
0
0
0
bf800000
c0000000c0000000
c000000180000000
bf800000
c0000000
0
1
ffffffffbf800000
ffffffffc0000000
0
0
0
7ffcdffec750
7ffcdffec6d4
7ffcdffec754
7ffcdffec6d0
7ffcdffec750
7ffcdffec6d0
4
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
all thread exit
0: -1
1: -1
2: -1
3: -1
4: -1
5: -1
6: -1
7: -1
8: -1
9: -1
a: -1
b: -1
c: -1
d: -1
e: -1
f: -0
10: 0
11: -1
12: -1
13: -1
14: -1
15: -1
16: -1
17: -1
18: -1
19: -1
1a: -1
1b: -1
1c: -1
1d: -1
1e: -1
1f: -1
/////
0: 5
1: 0
2: -0
3: -0
4: -0
5: -0
6: -0
7: -0
8: -0
9: -0
a: -0
b: -0
c: -0
d: -0
e: -0
f: 5
10: -0
11: -0
12: -0
13: -0
14: -0
15: -0
16: -0
17: -0
18: -0
19: -0
1a: -0
1b: -0
1c: -0
1d: -0
1e: -0
1f: -0
