###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       103025   # Number of WRITE/WRITEP commands
num_reads_done                 =       586270   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       450114   # Number of read row buffer hits
num_read_cmds                  =       586276   # Number of READ/READP commands
num_writes_done                =       103086   # Number of read requests issued
num_write_row_hits             =        75038   # Number of write row buffer hits
num_act_cmds                   =       164719   # Number of ACT commands
num_pre_cmds                   =       164690   # Number of PRE commands
num_ondemand_pres              =       142662   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9328618   # Cyles of rank active rank.0
rank_active_cycles.1           =      8994065   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       671382   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      1005935   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       641442   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         9566   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         5296   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         7901   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1112   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          524   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =          748   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1164   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          839   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          723   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        20104   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            6   # Write cmd latency (cycles)
write_latency[20-39]           =          148   # Write cmd latency (cycles)
write_latency[40-59]           =          225   # Write cmd latency (cycles)
write_latency[60-79]           =          412   # Write cmd latency (cycles)
write_latency[80-99]           =          814   # Write cmd latency (cycles)
write_latency[100-119]         =         1643   # Write cmd latency (cycles)
write_latency[120-139]         =         2868   # Write cmd latency (cycles)
write_latency[140-159]         =         3999   # Write cmd latency (cycles)
write_latency[160-179]         =         4930   # Write cmd latency (cycles)
write_latency[180-199]         =         5293   # Write cmd latency (cycles)
write_latency[200-]            =        82687   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =       241404   # Read request latency (cycles)
read_latency[40-59]            =        72012   # Read request latency (cycles)
read_latency[60-79]            =        87088   # Read request latency (cycles)
read_latency[80-99]            =        36573   # Read request latency (cycles)
read_latency[100-119]          =        25959   # Read request latency (cycles)
read_latency[120-139]          =        20057   # Read request latency (cycles)
read_latency[140-159]          =        12218   # Read request latency (cycles)
read_latency[160-179]          =         9030   # Read request latency (cycles)
read_latency[180-199]          =         7441   # Read request latency (cycles)
read_latency[200-]             =        74488   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  5.14301e+08   # Write energy
read_energy                    =  2.36386e+09   # Read energy
act_energy                     =  4.50671e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.22263e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  4.82849e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.82106e+09   # Active standby energy rank.0
act_stb_energy.1               =   5.6123e+09   # Active standby energy rank.1
average_read_latency           =      108.355   # Average read request latency (cycles)
average_interarrival           =       14.505   # Average request interarrival latency (cycles)
total_energy                   =   1.6272e+10   # Total energy (pJ)
average_power                  =       1627.2   # Average power (mW)
average_bandwidth              =       5.8825   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       115782   # Number of WRITE/WRITEP commands
num_reads_done                 =       657210   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       495671   # Number of read row buffer hits
num_read_cmds                  =       657212   # Number of READ/READP commands
num_writes_done                =       115831   # Number of read requests issued
num_write_row_hits             =        82066   # Number of write row buffer hits
num_act_cmds                   =       196072   # Number of ACT commands
num_pre_cmds                   =       196043   # Number of PRE commands
num_ondemand_pres              =       173466   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9155763   # Cyles of rank active rank.0
rank_active_cycles.1           =      9091127   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       844237   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       908873   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       727876   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         7052   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         5349   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         7741   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1028   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          535   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =          752   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1179   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          823   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          745   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        20026   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            3   # Write cmd latency (cycles)
write_latency[20-39]           =           90   # Write cmd latency (cycles)
write_latency[40-59]           =           89   # Write cmd latency (cycles)
write_latency[60-79]           =          188   # Write cmd latency (cycles)
write_latency[80-99]           =          454   # Write cmd latency (cycles)
write_latency[100-119]         =          896   # Write cmd latency (cycles)
write_latency[120-139]         =         1663   # Write cmd latency (cycles)
write_latency[140-159]         =         2602   # Write cmd latency (cycles)
write_latency[160-179]         =         3444   # Write cmd latency (cycles)
write_latency[180-199]         =         4175   # Write cmd latency (cycles)
write_latency[200-]            =       102178   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            2   # Read request latency (cycles)
read_latency[20-39]            =       238094   # Read request latency (cycles)
read_latency[40-59]            =        75904   # Read request latency (cycles)
read_latency[60-79]            =        89185   # Read request latency (cycles)
read_latency[80-99]            =        42495   # Read request latency (cycles)
read_latency[100-119]          =        31284   # Read request latency (cycles)
read_latency[120-139]          =        25785   # Read request latency (cycles)
read_latency[140-159]          =        17074   # Read request latency (cycles)
read_latency[160-179]          =        13267   # Read request latency (cycles)
read_latency[180-199]          =        11140   # Read request latency (cycles)
read_latency[200-]             =       112980   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  5.77984e+08   # Write energy
read_energy                    =  2.64988e+09   # Read energy
act_energy                     =  5.36453e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  4.05234e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  4.36259e+08   # Precharge standby energy rank.1
act_stb_energy.0               =   5.7132e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.67286e+09   # Active standby energy rank.1
average_read_latency           =      138.869   # Average read request latency (cycles)
average_interarrival           =      12.9348   # Average request interarrival latency (cycles)
total_energy                   =  1.66965e+10   # Total energy (pJ)
average_power                  =      1669.65   # Average power (mW)
average_bandwidth              =      6.59662   # Average bandwidth
