// Seed: 1856476334
module module_0 (
    input tri id_0,
    input uwire id_1,
    input supply0 id_2,
    input tri1 id_3,
    output wor id_4,
    input uwire id_5
);
  assign id_4 = -1;
  assign module_1.id_1 = 0;
  wire id_7;
endmodule
module module_1 (
    input  wand  id_0,
    input  tri   id_1,
    output tri0  id_2,
    output logic id_3,
    input  tri0  id_4
);
  always @(*) id_3 <= id_4;
  assign id_2 = 1;
  assign id_2 = id_0;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_4,
      id_4,
      id_2,
      id_1
  );
endmodule
module module_2 #(
    parameter id_1 = 32'd10,
    parameter id_4 = 32'd37
) (
    input tri0 id_0,
    input wor _id_1,
    output tri1 id_2
    , id_11,
    input wand id_3,
    input tri _id_4,
    output wor id_5,
    input wor id_6,
    input supply0 id_7,
    input supply1 id_8,
    output supply1 id_9
);
  localparam id_12 = -1;
  module_0 modCall_1 (
      id_7,
      id_6,
      id_8,
      id_7,
      id_5,
      id_6
  );
  assign id_9 = id_3;
  xor primCall (id_2, id_11, id_7, id_12, id_3);
  wire id_13, id_14, id_15, id_16, id_17, id_18, id_19, id_20, id_21, id_22;
  assign id_11 = {1{id_16}};
  logic [id_4 : id_1] id_23;
endmodule
