
---------- Begin Simulation Statistics ----------
final_tick                                 3655247000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 217172                       # Simulator instruction rate (inst/s)
host_mem_usage                                 879352                       # Number of bytes of host memory used
host_op_rate                                   242576                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    37.53                       # Real time elapsed on the host
host_tick_rate                               97399321                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     8150103                       # Number of instructions simulated
sim_ops                                       9103510                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.003655                       # Number of seconds simulated
sim_ticks                                  3655247000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             97.627409                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  910400                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               932525                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  9                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             67223                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           1642212                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              28972                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           31856                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             2884                       # Number of indirect misses.
system.cpu.branchPred.lookups                 2188392                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  209902                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         5157                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   4392261                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  4360530                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             62106                       # The number of times a branch was mispredicted
system.cpu.commit.branches                    1868928                       # Number of branches committed
system.cpu.commit.bw_lim_events                438114                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             116                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          908448                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              8164178                       # Number of instructions committed
system.cpu.commit.committedOps                9117585                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      6599415                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.381575                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.281653                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      3630795     55.02%     55.02% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      1172547     17.77%     72.78% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       637818      9.66%     82.45% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       258283      3.91%     86.36% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       148479      2.25%     88.61% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       153479      2.33%     90.94% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        90970      1.38%     92.32% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        68930      1.04%     93.36% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       438114      6.64%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      6599415                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls               194519                       # Number of function calls committed.
system.cpu.commit.int_insts                   8057694                       # Number of committed integer instructions.
system.cpu.commit.loads                       1397081                       # Number of loads committed
system.cpu.commit.membars                          92                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass           13      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          6838899     75.01%     75.01% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           25663      0.28%     75.29% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             9435      0.10%     75.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     75.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     75.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     75.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     75.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     75.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     75.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     75.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     75.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              39      0.00%     75.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     75.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              51      0.00%     75.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp              52      0.00%     75.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     75.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc           3259      0.04%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         1397081     15.32%     90.75% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         843093      9.25%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           9117585                       # Class of committed instruction
system.cpu.commit.refs                        2240174                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                     84554                       # Number of committed Vector instructions.
system.cpu.committedInsts                     8150103                       # Number of Instructions Simulated
system.cpu.committedOps                       9103510                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.896984                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.896984                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                582077                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                  5153                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved               899711                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts               10448557                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                  3961545                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   2104192                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  62466                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                 18615                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                 35168                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                     2188392                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                   1675914                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       2583803                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                 37789                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles          111                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                        9585333                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   30                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.SquashCycles                  135166                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.299349                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles            4093921                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches            1149274                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.311172                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            6745448                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.578170                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.662337                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  4539607     67.30%     67.30% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   227476      3.37%     70.67% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   265412      3.93%     74.61% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   272174      4.03%     78.64% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   323003      4.79%     83.43% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   176352      2.61%     86.04% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   281742      4.18%     90.22% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    71036      1.05%     91.27% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   588646      8.73%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              6745448                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                          565061                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                66046                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  1957974                       # Number of branches executed
system.cpu.iew.exec_nop                         18271                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.322890                       # Inst execution rate
system.cpu.iew.exec_refs                      2386962                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     875831                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  101586                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               1547312                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                154                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts             25400                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               898951                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            10028344                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               1511131                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             91769                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               9670999                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                    356                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 68893                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  62466                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 69527                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked          1052                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            20157                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses           48                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation          237                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads         9857                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       150231                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        55858                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents            237                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        37665                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          28381                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   9938990                       # num instructions consuming a value
system.cpu.iew.wb_count                       9610958                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.531802                       # average fanout of values written-back
system.cpu.iew.wb_producers                   5285578                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.314677                       # insts written-back per cycle
system.cpu.iew.wb_sent                        9625024                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 11251246                       # number of integer regfile reads
system.cpu.int_regfile_writes                 7012293                       # number of integer regfile writes
system.cpu.ipc                               1.114848                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.114848                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                14      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               7303840     74.81%     74.81% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                26397      0.27%     75.08% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 11200      0.11%     75.20% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     75.20% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     75.20% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     75.20% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     75.20% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     75.20% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     75.20% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     75.20% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     75.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   45      0.00%     75.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     75.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   55      0.00%     75.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   56      0.00%     75.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     75.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                3317      0.03%     75.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     75.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     75.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     75.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     75.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     75.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     75.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     75.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     75.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     75.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     75.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     75.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     75.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     75.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     75.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     75.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     75.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     75.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     75.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     75.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     75.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     75.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     75.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     75.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     75.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     75.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     75.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     75.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     75.23% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              1533918     15.71%     90.95% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              883926      9.05%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                9762768                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                       83402                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.008543                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   33153     39.75%     39.75% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     39.75% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                     966      1.16%     40.91% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     40.91% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     40.91% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     40.91% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     40.91% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     40.91% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     40.91% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     40.91% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     40.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     40.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     40.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      1      0.00%     40.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      2      0.00%     40.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     40.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     40.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     40.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     40.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     40.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     40.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     40.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     40.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     40.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     40.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     40.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     40.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     40.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     40.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     40.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     40.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     40.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     40.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     40.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     40.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     40.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     40.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     40.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     40.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     40.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     40.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     40.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     40.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     40.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     40.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     40.91% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  17812     21.36%     62.27% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 31468     37.73%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                9748222                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           26172896                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      9524951                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          10825756                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   10009919                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   9762768                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 154                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          906562                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued              3598                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             38                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       662282                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       6745448                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.447312                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.871416                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             3400860     50.42%     50.42% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              748791     11.10%     61.52% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              853617     12.65%     74.17% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              684101     10.14%     84.31% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              494919      7.34%     91.65% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              256162      3.80%     95.45% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              196659      2.92%     98.36% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               68712      1.02%     99.38% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               41627      0.62%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         6745448                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.335443                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                  97934                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads             185088                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses        86007                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes             91102                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads             19477                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            40933                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              1547312                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              898951                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 6378524                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    369                       # number of misc regfile writes
system.cpu.numCycles                          7310509                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                  186708                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps              10715582                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                  11512                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                  3997778                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                   2304                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  1396                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              17087561                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts               10314174                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands            12201882                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   2099294                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                 353928                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  62466                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                369252                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  1486300                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups         12024470                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          29950                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts               1263                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    109631                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            158                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups            85301                       # Number of vector rename lookups
system.cpu.rob.rob_reads                     16184760                       # The number of ROB reads
system.cpu.rob.rob_writes                    20199241                       # The number of ROB writes
system.cpu.timesIdled                           90392                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                    83233                       # number of vector regfile reads
system.cpu.vec_regfile_writes                    3474                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    23                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            1                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         15172                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       133555                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       268263                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               4414                       # Transaction distribution
system.membus.trans_dist::CleanEvict                1                       # Transaction distribution
system.membus.trans_dist::ReadExReq              9644                       # Transaction distribution
system.membus.trans_dist::ReadExResp             9644                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          4414                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          1113                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        29230                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  29230                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       899712                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  899712                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             15171                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   15171    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               15171                       # Request fanout histogram
system.membus.reqLayer0.occupancy            18617000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy           74413750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.0                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   3655247000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            123627                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        12279                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       120248                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            1029                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             9955                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            9955                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        120377                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         3251                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         1125                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         1125                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       361001                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        41969                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                402970                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     15399936                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      1631040                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               17030976                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               1                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           134709                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000022                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.004719                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 134706    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      3      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             134709                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          266658500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              7.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          20446350                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         180565497                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.9                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   3655247000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst               117529                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 1995                       # number of demand (read+write) hits
system.l2.demand_hits::total                   119524                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst              117529                       # number of overall hits
system.l2.overall_hits::.cpu.data                1995                       # number of overall hits
system.l2.overall_hits::total                  119524                       # number of overall hits
system.l2.demand_misses::.cpu.inst               2848                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              11211                       # number of demand (read+write) misses
system.l2.demand_misses::total                  14059                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              2848                       # number of overall misses
system.l2.overall_misses::.cpu.data             11211                       # number of overall misses
system.l2.overall_misses::total                 14059                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    229403500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    888957000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1118360500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    229403500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    888957000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1118360500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst           120377                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            13206                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               133583                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst          120377                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           13206                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              133583                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.023659                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.848932                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.105245                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.023659                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.848932                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.105245                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 80548.981742                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 79293.283382                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79547.656306                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 80548.981742                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 79293.283382                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79547.656306                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst          2848                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         11211                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             14059                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         2848                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        11211                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            14059                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    200933001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    776846501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    977779502                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    200933001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    776846501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    977779502                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.023659                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.848932                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.105245                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.023659                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.848932                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.105245                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 70552.317767                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 69293.238873                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69548.296607                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 70552.317767                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 69293.238873                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69548.296607                       # average overall mshr miss latency
system.l2.replacements                              1                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        12279                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            12279                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        12279                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        12279                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       120246                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           120246                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       120246                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       120246                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data               311                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   311                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            9644                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                9644                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    756717000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     756717000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data          9955                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              9955                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.968759                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.968759                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 78465.055993                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 78465.055993                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         9644                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           9644                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    660276501                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    660276501                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.968759                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.968759                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 68465.004251                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 68465.004251                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         117529                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             117529                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         2848                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2848                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    229403500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    229403500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst       120377                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         120377                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.023659                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.023659                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 80548.981742                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 80548.981742                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         2848                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2848                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    200933001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    200933001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.023659                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.023659                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 70552.317767                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 70552.317767                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          1684                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              1684                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         1567                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1567                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    132240000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    132240000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data         3251                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          3251                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.482006                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.482006                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 84390.555201                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 84390.555201                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         1567                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         1567                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    116570000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    116570000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.482006                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.482006                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 74390.555201                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 74390.555201                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu.data            12                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                12                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu.data         1113                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            1113                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data         1125                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          1125                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data     0.989333                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.989333                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data         1113                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total         1113                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data     21230500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     21230500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data     0.989333                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.989333                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 19075.022462                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19075.022462                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   3655247000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  6872.861106                       # Cycle average of tags in use
system.l2.tags.total_refs                      267146                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     15133                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     17.653208                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     446.807762                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      1539.787416                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      4886.265927                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.013635                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.046991                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.149117                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.209743                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         15120                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          184                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          807                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         4955                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         9174                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.461426                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   2161213                       # Number of tag accesses
system.l2.tags.data_accesses                  2161213                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3655247000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst         182208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         717504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             899712                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       182208                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        182208                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst            2847                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           11211                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               14058                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          49848341                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         196294259                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             246142600                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     49848341                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         49848341                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         49848341                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        196294259                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            246142600                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples      2847.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     11211.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000592500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               28746                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       14058                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                     14058                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              1102                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               869                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               749                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               907                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               834                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1015                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               885                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               817                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               686                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               682                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              795                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              818                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              951                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              808                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              976                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             1164                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.29                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    135898000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   70290000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               399485500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      9666.95                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28416.95                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    10839                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 77.10                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 14058                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    9833                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2847                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1107                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     244                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      21                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         3209                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    279.753194                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   176.381203                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   286.366034                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1143     35.62%     35.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          761     23.71%     59.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          461     14.37%     73.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          242      7.54%     81.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          163      5.08%     86.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           86      2.68%     89.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           70      2.18%     91.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           54      1.68%     92.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          229      7.14%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         3209                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 899712                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  899712                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       246.14                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    246.14                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.92                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.92                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    3655170000                       # Total gap between requests
system.mem_ctrls.avgGap                     260006.40                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst       182208                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       717504                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 49848341.302243053913                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 196294258.636967629194                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         2847                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        11211                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     83745250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    315740250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     29415.26                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     28163.43                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    77.10                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             10452960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              5536905                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            49123200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     288266160.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       1197949620                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        394815360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         1946144205                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        532.424814                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   1015636750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    121940000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   2517670250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             12530700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              6641250                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            51250920                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     288266160.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       1099343040                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        477852480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         1935884550                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        529.617985                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1232499750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    121940000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   2300807250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   3655247000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst      1551117                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1551117                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1551117                       # number of overall hits
system.cpu.icache.overall_hits::total         1551117                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       124796                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         124796                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       124796                       # number of overall misses
system.cpu.icache.overall_misses::total        124796                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   1889328494                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   1889328494                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   1889328494                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   1889328494                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1675913                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1675913                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1675913                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1675913                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.074464                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.074464                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.074464                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.074464                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 15139.335347                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 15139.335347                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 15139.335347                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 15139.335347                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         2079                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                49                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    42.428571                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       120248                       # number of writebacks
system.cpu.icache.writebacks::total            120248                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst         4419                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         4419                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst         4419                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         4419                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst       120377                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       120377                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       120377                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       120377                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   1684906996                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   1684906996                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   1684906996                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   1684906996                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.071828                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.071828                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.071828                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.071828                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 13996.917983                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 13996.917983                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 13996.917983                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 13996.917983                       # average overall mshr miss latency
system.cpu.icache.replacements                 120248                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1551117                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1551117                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       124796                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        124796                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   1889328494                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   1889328494                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1675913                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1675913                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.074464                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.074464                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 15139.335347                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 15139.335347                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst         4419                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         4419                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       120377                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       120377                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   1684906996                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   1684906996                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.071828                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.071828                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 13996.917983                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 13996.917983                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   3655247000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           127.803989                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1671493                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            120376                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             13.885600                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   127.803989                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.998469                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.998469                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          115                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3472202                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3472202                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3655247000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3655247000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3655247000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3655247000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3655247000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      2236828                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          2236828                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      2237356                       # number of overall hits
system.cpu.dcache.overall_hits::total         2237356                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        88889                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          88889                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        88893                       # number of overall misses
system.cpu.dcache.overall_misses::total         88893                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   5839131215                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   5839131215                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   5839131215                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   5839131215                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      2325717                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      2325717                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      2326249                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      2326249                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.038220                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.038220                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.038213                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.038213                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 65690.144056                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 65690.144056                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 65687.188136                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 65687.188136                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        46817                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          543                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              1186                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               6                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    39.474705                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    90.500000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        12279                       # number of writebacks
system.cpu.dcache.writebacks::total             12279                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        74563                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        74563                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        74563                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        74563                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        14326                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        14326                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        14329                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        14329                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    965261925                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    965261925                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    965560425                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    965560425                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.006160                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.006160                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.006160                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.006160                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 67378.327865                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 67378.327865                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 67385.053039                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 67385.053039                       # average overall mshr miss latency
system.cpu.dcache.replacements                  13307                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      1474204                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1474204                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         8357                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          8357                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    406912000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    406912000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      1482561                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1482561                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.005637                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.005637                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 48691.157114                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 48691.157114                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         5111                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         5111                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         3246                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         3246                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    154850500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    154850500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002189                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002189                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 47705.021565                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 47705.021565                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       762624                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         762624                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        79793                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        79793                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   5408450769                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   5408450769                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       842417                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       842417                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.094719                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.094719                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 67781.017997                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 67781.017997                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        69452                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        69452                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        10341                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        10341                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    787381979                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    787381979                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.012275                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.012275                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 76141.763756                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 76141.763756                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          528                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           528                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            4                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            4                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data          532                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total          532                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.007519                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.007519                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            3                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       298500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       298500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.005639                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.005639                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        99500                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        99500                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_misses::.cpu.data          739                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total          739                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data     23768446                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total     23768446                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data          739                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total          739                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 32162.985115                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 32162.985115                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data          739                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total          739                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data     23029446                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total     23029446                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 31162.985115                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 31162.985115                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data          108                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          108                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            3                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       195000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       195000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data          111                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          111                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.027027                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.027027                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        65000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        65000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        92500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        92500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.018018                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.018018                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        46250                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        46250                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           92                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           92                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           92                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           92                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   3655247000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           995.530410                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2251887                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             14331                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            157.133975                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   995.530410                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.972198                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.972198                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          109                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          624                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          275                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           16                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           4667235                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          4667235                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3655247000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON   3655247000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
