#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Mon Jun 16 15:12:08 2025
# Process ID: 16656
# Current directory: C:/Users/george.york/Documents/ECE485_code/ece485_finalproject_stage3
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10124 C:\Users\george.york\Documents\ECE485_code\ece485_finalproject_stage3\ece485_finalproject_stage3.xpr
# Log file: C:/Users/george.york/Documents/ECE485_code/ece485_finalproject_stage3/vivado.log
# Journal file: C:/Users/george.york/Documents/ECE485_code/ece485_finalproject_stage3\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/george.york/Documents/ECE485_code/ece485_finalproject_stage3/ece485_finalproject_stage3.xpr
update_compile_order -fileset sources_1
launch_simulation
source tb_riscv_pipeline.tcl
open_wave_config {C:/Users/george.york/Documents/ECE485_code/ece485_finalproject_stage3/tb_riscv_pipeline_behav.wcfg}
run 800 ns
restart
run all
close_sim
launch_simulation
source tb_riscv_pipeline.tcl
open_wave_config {C:/Users/george.york/Documents/ECE485_code/ece485_finalproject_stage3/tb_riscv_pipeline_behav.wcfg}
current_wave_config {tb_riscv_pipeline_behav.wcfg}
add_wave {{/tb_riscv_pipeline/uut/if_id_pc}} 
current_wave_config {tb_riscv_pipeline_behav.wcfg}
add_wave {{/tb_riscv_pipeline/uut/id_ex_alu_result}} 
current_wave_config {tb_riscv_pipeline_behav.wcfg}
add_wave {{/tb_riscv_pipeline/uut/ex_mem_alu_result}} 
current_wave_config {tb_riscv_pipeline_behav.wcfg}
add_wave {{/tb_riscv_pipeline/uut/mem_wb_alu_result}} 
current_wave_config {tb_riscv_pipeline_behav.wcfg}
add_wave {{/tb_riscv_pipeline/uut/if_id_reg_write}} 
current_wave_config {tb_riscv_pipeline_behav.wcfg}
add_wave {{/tb_riscv_pipeline/uut/id_ex_reg_write}} 
current_wave_config {tb_riscv_pipeline_behav.wcfg}
add_wave {{/tb_riscv_pipeline/uut/ex_mem_reg_write}} 
current_wave_config {tb_riscv_pipeline_behav.wcfg}
add_wave {{/tb_riscv_pipeline/uut/mem_wb_reg_write}} 
run 800 ns
restart
run 800 ns
save_wave_config {C:/Users/george.york/Documents/ECE485_code/ece485_finalproject_stage3/tb_riscv_pipeline_behav.wcfg}
close_sim
