--------------------------------------------------------------------------------
Release 13.4 Trace  (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

C:\EDA\Xilinx\v13_4\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s
3 -n 3 -fastpaths -xml top_tdc.twx top_tdc.ncd -o top_tdc.twr top_tdc.pcf

Design file:              top_tdc.ncd
Physical constraint file: top_tdc.pcf
Device,package,speed:     xc6slx150t,fgg900,C,-3 (PRODUCTION 1.21 2012-01-07)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk_20m_vcxo_i = PERIOD TIMEGRP "clk_20m_vcxo_i" 50 ns 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 637 paths analyzed, 255 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.210ns.
--------------------------------------------------------------------------------

Paths for end point clks_rsts_mgment/pll_sdi_o (SLICE_X43Y143.B6), 59 paths
--------------------------------------------------------------------------------
Slack (setup path):     41.790ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clks_rsts_mgment/dac_bit_index_1 (FF)
  Destination:          clks_rsts_mgment/pll_sdi_o (FF)
  Requirement:          50.000ns
  Data Path Delay:      8.168ns (Levels of Logic = 4)
  Clock Path Skew:      -0.007ns (0.156 - 0.163)
  Source Clock:         clk_20m_vcxo rising at 0.000ns
  Destination Clock:    clk_20m_vcxo rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clks_rsts_mgment/dac_bit_index_1 to clks_rsts_mgment/pll_sdi_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y141.AMUX   Tshcko                0.461   clks_rsts_mgment/dac_bit_index<4>
                                                       clks_rsts_mgment/dac_bit_index_1
    SLICE_X68Y121.A4     net (fanout=11)       3.310   clks_rsts_mgment/dac_bit_index<1>
    SLICE_X68Y121.A      Tilo                  0.203   clks_rsts_mgment/Mmux_dac_bit_being_sent_10
                                                       clks_rsts_mgment/Mmux_dac_bit_being_sent_10
    SLICE_X59Y131.A1     net (fanout=1)        1.627   clks_rsts_mgment/Mmux_dac_bit_being_sent_10
    SLICE_X59Y131.A      Tilo                  0.259   tdc_board/tdc_core/reg_control_block/Mmux_dat_out1012
                                                       clks_rsts_mgment/Mmux_bit_being_sent12
    SLICE_X43Y143.A5     net (fanout=1)        1.609   clks_rsts_mgment/Mmux_bit_being_sent11
    SLICE_X43Y143.A      Tilo                  0.259   clks_rsts_mgment/pll_sdi_o
                                                       clks_rsts_mgment/Mmux_bit_being_sent15
    SLICE_X43Y143.B6     net (fanout=1)        0.118   clks_rsts_mgment/Mmux_bit_being_sent14
    SLICE_X43Y143.CLK    Tas                   0.322   clks_rsts_mgment/pll_sdi_o
                                                       clks_rsts_mgment/Mmux_bit_being_sent16
                                                       clks_rsts_mgment/pll_sdi_o
    -------------------------------------------------  ---------------------------
    Total                                      8.168ns (1.504ns logic, 6.664ns route)
                                                       (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     41.984ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clks_rsts_mgment/dac_bit_index_0 (FF)
  Destination:          clks_rsts_mgment/pll_sdi_o (FF)
  Requirement:          50.000ns
  Data Path Delay:      7.974ns (Levels of Logic = 4)
  Clock Path Skew:      -0.007ns (0.156 - 0.163)
  Source Clock:         clk_20m_vcxo rising at 0.000ns
  Destination Clock:    clk_20m_vcxo rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clks_rsts_mgment/dac_bit_index_0 to clks_rsts_mgment/pll_sdi_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y141.AQ     Tcko                  0.391   clks_rsts_mgment/dac_bit_index<4>
                                                       clks_rsts_mgment/dac_bit_index_0
    SLICE_X68Y121.A6     net (fanout=11)       3.186   clks_rsts_mgment/dac_bit_index<0>
    SLICE_X68Y121.A      Tilo                  0.203   clks_rsts_mgment/Mmux_dac_bit_being_sent_10
                                                       clks_rsts_mgment/Mmux_dac_bit_being_sent_10
    SLICE_X59Y131.A1     net (fanout=1)        1.627   clks_rsts_mgment/Mmux_dac_bit_being_sent_10
    SLICE_X59Y131.A      Tilo                  0.259   tdc_board/tdc_core/reg_control_block/Mmux_dat_out1012
                                                       clks_rsts_mgment/Mmux_bit_being_sent12
    SLICE_X43Y143.A5     net (fanout=1)        1.609   clks_rsts_mgment/Mmux_bit_being_sent11
    SLICE_X43Y143.A      Tilo                  0.259   clks_rsts_mgment/pll_sdi_o
                                                       clks_rsts_mgment/Mmux_bit_being_sent15
    SLICE_X43Y143.B6     net (fanout=1)        0.118   clks_rsts_mgment/Mmux_bit_being_sent14
    SLICE_X43Y143.CLK    Tas                   0.322   clks_rsts_mgment/pll_sdi_o
                                                       clks_rsts_mgment/Mmux_bit_being_sent16
                                                       clks_rsts_mgment/pll_sdi_o
    -------------------------------------------------  ---------------------------
    Total                                      7.974ns (1.434ns logic, 6.540ns route)
                                                       (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     42.742ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clks_rsts_mgment/dac_bit_index_0 (FF)
  Destination:          clks_rsts_mgment/pll_sdi_o (FF)
  Requirement:          50.000ns
  Data Path Delay:      7.216ns (Levels of Logic = 4)
  Clock Path Skew:      -0.007ns (0.156 - 0.163)
  Source Clock:         clk_20m_vcxo rising at 0.000ns
  Destination Clock:    clk_20m_vcxo rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clks_rsts_mgment/dac_bit_index_0 to clks_rsts_mgment/pll_sdi_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y141.AQ     Tcko                  0.391   clks_rsts_mgment/dac_bit_index<4>
                                                       clks_rsts_mgment/dac_bit_index_0
    SLICE_X59Y122.A5     net (fanout=11)       2.699   clks_rsts_mgment/dac_bit_index<0>
    SLICE_X59Y122.A      Tilo                  0.259   clks_rsts_mgment/dac_word<15>
                                                       clks_rsts_mgment/Mmux_dac_bit_being_sent_11
    SLICE_X59Y131.A2     net (fanout=1)        1.300   clks_rsts_mgment/Mmux_dac_bit_being_sent_11
    SLICE_X59Y131.A      Tilo                  0.259   tdc_board/tdc_core/reg_control_block/Mmux_dat_out1012
                                                       clks_rsts_mgment/Mmux_bit_being_sent12
    SLICE_X43Y143.A5     net (fanout=1)        1.609   clks_rsts_mgment/Mmux_bit_being_sent11
    SLICE_X43Y143.A      Tilo                  0.259   clks_rsts_mgment/pll_sdi_o
                                                       clks_rsts_mgment/Mmux_bit_being_sent15
    SLICE_X43Y143.B6     net (fanout=1)        0.118   clks_rsts_mgment/Mmux_bit_being_sent14
    SLICE_X43Y143.CLK    Tas                   0.322   clks_rsts_mgment/pll_sdi_o
                                                       clks_rsts_mgment/Mmux_bit_being_sent16
                                                       clks_rsts_mgment/pll_sdi_o
    -------------------------------------------------  ---------------------------
    Total                                      7.216ns (1.490ns logic, 5.726ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------

Paths for end point clks_rsts_mgment/pll_cs_n_o (SLICE_X36Y163.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     42.866ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clks_rsts_mgment/por_synch_1 (FF)
  Destination:          clks_rsts_mgment/pll_cs_n_o (FF)
  Requirement:          50.000ns
  Data Path Delay:      7.215ns (Levels of Logic = 0)
  Clock Path Skew:      0.116ns (0.885 - 0.769)
  Source Clock:         clk_20m_vcxo rising at 0.000ns
  Destination Clock:    clk_20m_vcxo rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clks_rsts_mgment/por_synch_1 to clks_rsts_mgment/pll_cs_n_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y110.BQ     Tcko                  0.391   clks_rsts_mgment/por_synch<1>
                                                       clks_rsts_mgment/por_synch_1
    SLICE_X36Y163.SR     net (fanout=20)       6.434   clks_rsts_mgment/por_synch<1>
    SLICE_X36Y163.CLK    Tsrck                 0.390   clks_rsts_mgment/pll_cs_n_o
                                                       clks_rsts_mgment/pll_cs_n_o
    -------------------------------------------------  ---------------------------
    Total                                      7.215ns (0.781ns logic, 6.434ns route)
                                                       (10.8% logic, 89.2% route)

--------------------------------------------------------------------------------

Paths for end point clks_rsts_mgment/sclk (SLICE_X40Y149.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     43.949ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clks_rsts_mgment/por_synch_1 (FF)
  Destination:          clks_rsts_mgment/sclk (FF)
  Requirement:          50.000ns
  Data Path Delay:      6.035ns (Levels of Logic = 0)
  Clock Path Skew:      0.019ns (0.788 - 0.769)
  Source Clock:         clk_20m_vcxo rising at 0.000ns
  Destination Clock:    clk_20m_vcxo rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clks_rsts_mgment/por_synch_1 to clks_rsts_mgment/sclk
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y110.BQ     Tcko                  0.391   clks_rsts_mgment/por_synch<1>
                                                       clks_rsts_mgment/por_synch_1
    SLICE_X40Y149.SR     net (fanout=20)       5.205   clks_rsts_mgment/por_synch<1>
    SLICE_X40Y149.CLK    Tsrck                 0.439   clks_rsts_mgment/sclk
                                                       clks_rsts_mgment/sclk
    -------------------------------------------------  ---------------------------
    Total                                      6.035ns (0.830ns logic, 5.205ns route)
                                                       (13.8% logic, 86.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk_20m_vcxo_i = PERIOD TIMEGRP "clk_20m_vcxo_i" 50 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point clks_rsts_mgment/config_st_FSM_FFd1 (SLICE_X42Y141.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.428ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clks_rsts_mgment/config_st_FSM_FFd1 (FF)
  Destination:          clks_rsts_mgment/config_st_FSM_FFd1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.428ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_20m_vcxo rising at 50.000ns
  Destination Clock:    clk_20m_vcxo rising at 50.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clks_rsts_mgment/config_st_FSM_FFd1 to clks_rsts_mgment/config_st_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y141.CQ     Tcko                  0.200   clks_rsts_mgment/config_st_FSM_FFd1
                                                       clks_rsts_mgment/config_st_FSM_FFd1
    SLICE_X42Y141.CX     net (fanout=20)       0.122   clks_rsts_mgment/config_st_FSM_FFd1
    SLICE_X42Y141.CLK    Tckdi       (-Th)    -0.106   clks_rsts_mgment/config_st_FSM_FFd1
                                                       clks_rsts_mgment/config_st_FSM_FFd1-In3
                                                       clks_rsts_mgment/config_st_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      0.428ns (0.306ns logic, 0.122ns route)
                                                       (71.5% logic, 28.5% route)

--------------------------------------------------------------------------------

Paths for end point clks_rsts_mgment/config_st_FSM_FFd2 (SLICE_X42Y141.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.435ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clks_rsts_mgment/config_st_FSM_FFd2 (FF)
  Destination:          clks_rsts_mgment/config_st_FSM_FFd2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.435ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_20m_vcxo rising at 50.000ns
  Destination Clock:    clk_20m_vcxo rising at 50.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clks_rsts_mgment/config_st_FSM_FFd2 to clks_rsts_mgment/config_st_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y141.AQ     Tcko                  0.200   clks_rsts_mgment/config_st_FSM_FFd1
                                                       clks_rsts_mgment/config_st_FSM_FFd2
    SLICE_X42Y141.A6     net (fanout=20)       0.045   clks_rsts_mgment/config_st_FSM_FFd2
    SLICE_X42Y141.CLK    Tah         (-Th)    -0.190   clks_rsts_mgment/config_st_FSM_FFd1
                                                       clks_rsts_mgment/config_st_FSM_FFd2-In
                                                       clks_rsts_mgment/config_st_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      0.435ns (0.390ns logic, 0.045ns route)
                                                       (89.7% logic, 10.3% route)

--------------------------------------------------------------------------------

Paths for end point clks_rsts_mgment/rst (SLICE_X59Y111.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.442ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clks_rsts_mgment/rst_cnt_4 (FF)
  Destination:          clks_rsts_mgment/rst (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.444ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.044 - 0.042)
  Source Clock:         clk_20m_vcxo rising at 50.000ns
  Destination Clock:    clk_20m_vcxo rising at 50.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clks_rsts_mgment/rst_cnt_4 to clks_rsts_mgment/rst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y111.AQ     Tcko                  0.200   clks_rsts_mgment/rst_cnt<7>
                                                       clks_rsts_mgment/rst_cnt_4
    SLICE_X59Y111.B6     net (fanout=3)        0.029   clks_rsts_mgment/rst_cnt<4>
    SLICE_X59Y111.CLK    Tah         (-Th)    -0.215   clks_rsts_mgment/rst
                                                       clks_rsts_mgment/Mmux_PWR_11_o_rst_cnt[7]_MUX_34_o1
                                                       clks_rsts_mgment/rst
    -------------------------------------------------  ---------------------------
    Total                                      0.444ns (0.415ns logic, 0.029ns route)
                                                       (93.5% logic, 6.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_20m_vcxo_i = PERIOD TIMEGRP "clk_20m_vcxo_i" 50 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 48.270ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: svec_clk_gbuf/I0
  Logical resource: svec_clk_gbuf/I0
  Location pin: BUFGMUX_X2Y1.I0
  Clock network: clk_20m_vcxo_buf
--------------------------------------------------------------------------------
Slack: 49.570ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: clks_rsts_mgment/rst_cnt<3>/CLK
  Logical resource: clks_rsts_mgment/rst_cnt_0/CK
  Location pin: SLICE_X58Y110.CLK
  Clock network: clk_20m_vcxo
--------------------------------------------------------------------------------
Slack: 49.570ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: clks_rsts_mgment/rst_cnt<3>/CLK
  Logical resource: clks_rsts_mgment/rst_cnt_1/CK
  Location pin: SLICE_X58Y110.CLK
  Clock network: clk_20m_vcxo
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_tdc_125m_clk_p_i = PERIOD TIMEGRP "tdc_125m_clk_p_i" 8 ns 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.334ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_tdc_125m_clk_p_i = PERIOD TIMEGRP "tdc_125m_clk_p_i" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.666ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: cmp_sys_clk_pll/PLL_ADV/CLKIN1
  Logical resource: cmp_sys_clk_pll/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y2.CLKIN2
  Clock network: clk_125m
--------------------------------------------------------------------------------
Slack: 4.666ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: cmp_sys_clk_pll/PLL_ADV/CLKIN1
  Logical resource: cmp_sys_clk_pll/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y2.CLKIN2
  Clock network: clk_125m
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: tdc_board/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Logical resource: tdc_board/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Location pin: RAMB16_X4Y64.CLKA
  Clock network: clk_125m
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_tdc_125m_clk_n_i = PERIOD TIMEGRP "tdc_125m_clk_n_i" 8 ns 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 550020 paths analyzed, 10381 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.755ns.
--------------------------------------------------------------------------------

Paths for end point tdc_board/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAMB16_X4Y60.DIB5), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.245ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clks_crossing_125M_62M5/mfifo/ram/Mram_ram2 (RAM)
  Destination:          tdc_board/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.516ns (Levels of Logic = 1)
  Clock Path Skew:      -0.204ns (0.681 - 0.885)
  Source Clock:         clk_125m rising at 0.000ns
  Destination Clock:    clk_125m rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clks_crossing_125M_62M5/mfifo/ram/Mram_ram2 to tdc_board/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X2Y60.DOADO12  Trcko_DOA             1.850   clks_crossing_125M_62M5/mfifo/ram/Mram_ram2
                                                       clks_crossing_125M_62M5/mfifo/ram/Mram_ram2
    SLICE_X92Y121.A4     net (fanout=8)        4.087   cnx_slave_in[0]_dat<14>
    SLICE_X92Y121.A      Tilo                  0.205   tdc_board/cnx_master_out[4]_dat<12>
                                                       tdc_board/cmp_sdb_crossbar/crossbar/master_oe[4]_dat<14>1
    RAMB16_X4Y60.DIB5    net (fanout=1)        1.074   tdc_board/cnx_master_out[4]_dat<14>
    RAMB16_X4Y60.CLKB    Trdck_DIB             0.300   tdc_board/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       tdc_board/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      7.516ns (2.355ns logic, 5.161ns route)
                                                       (31.3% logic, 68.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.728ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_sdb_crossbar/crossbar/matrix_old_0_3 (FF)
  Destination:          tdc_board/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Requirement:          8.000ns
  Data Path Delay:      5.023ns (Levels of Logic = 1)
  Clock Path Skew:      -0.214ns (0.681 - 0.895)
  Source Clock:         clk_125m rising at 0.000ns
  Destination Clock:    clk_125m rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_sdb_crossbar/crossbar/matrix_old_0_3 to tdc_board/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y124.DQ     Tcko                  0.408   cmp_sdb_crossbar/crossbar/matrix_old_0<3>
                                                       cmp_sdb_crossbar/crossbar/matrix_old_0_3
    SLICE_X92Y121.A5     net (fanout=276)      3.036   cmp_sdb_crossbar/crossbar/matrix_old_0<3>
    SLICE_X92Y121.A      Tilo                  0.205   tdc_board/cnx_master_out[4]_dat<12>
                                                       tdc_board/cmp_sdb_crossbar/crossbar/master_oe[4]_dat<14>1
    RAMB16_X4Y60.DIB5    net (fanout=1)        1.074   tdc_board/cnx_master_out[4]_dat<14>
    RAMB16_X4Y60.CLKB    Trdck_DIB             0.300   tdc_board/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       tdc_board/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      5.023ns (0.913ns logic, 4.110ns route)
                                                       (18.2% logic, 81.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.979ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tdc_board/cmp_sdb_crossbar/crossbar/matrix_old_0_4 (FF)
  Destination:          tdc_board/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Requirement:          8.000ns
  Data Path Delay:      4.779ns (Levels of Logic = 1)
  Clock Path Skew:      -0.207ns (0.681 - 0.888)
  Source Clock:         clk_125m rising at 0.000ns
  Destination Clock:    clk_125m rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tdc_board/cmp_sdb_crossbar/crossbar/matrix_old_0_4 to tdc_board/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y121.BMUX   Tshcko                0.455   tdc_board/cnx_master_out[4]_cyc
                                                       tdc_board/cmp_sdb_crossbar/crossbar/matrix_old_0_4
    SLICE_X92Y121.A2     net (fanout=59)       2.745   tdc_board/cmp_sdb_crossbar/crossbar/matrix_old_0<4>
    SLICE_X92Y121.A      Tilo                  0.205   tdc_board/cnx_master_out[4]_dat<12>
                                                       tdc_board/cmp_sdb_crossbar/crossbar/master_oe[4]_dat<14>1
    RAMB16_X4Y60.DIB5    net (fanout=1)        1.074   tdc_board/cnx_master_out[4]_dat<14>
    RAMB16_X4Y60.CLKB    Trdck_DIB             0.300   tdc_board/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       tdc_board/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      4.779ns (0.960ns logic, 3.819ns route)
                                                       (20.1% logic, 79.9% route)

--------------------------------------------------------------------------------

Paths for end point tdc_board/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAMB16_X4Y64.ADDRB13), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.264ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clks_crossing_125M_62M5/mfifo/ram/Mram_ram1 (RAM)
  Destination:          tdc_board/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.422ns (Levels of Logic = 1)
  Clock Path Skew:      -0.279ns (0.609 - 0.888)
  Source Clock:         clk_125m rising at 0.000ns
  Destination Clock:    clk_125m rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clks_crossing_125M_62M5/mfifo/ram/Mram_ram1 to tdc_board/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X2Y61.DOADO5   Trcko_DOA             1.850   clks_crossing_125M_62M5/mfifo/ram/Mram_ram1
                                                       clks_crossing_125M_62M5/mfifo/ram/Mram_ram1
    SLICE_X73Y125.D3     net (fanout=63)       2.504   cnx_slave_in[0]_adr<3>
    SLICE_X73Y125.DMUX   Tilo                  0.313   tdc_board/cnx_master_out[4]_adr<2>
                                                       tdc_board/cmp_sdb_crossbar/crossbar/master_oe[4]_adr<3>1
    RAMB16_X4Y64.ADDRB13 net (fanout=4)        2.405   tdc_board/cnx_master_out[4]_adr<3>
    RAMB16_X4Y64.CLKB    Trcck_ADDRB           0.350   tdc_board/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       tdc_board/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      7.422ns (2.513ns logic, 4.909ns route)
                                                       (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.343ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_sdb_crossbar/crossbar/matrix_old_0_3 (FF)
  Destination:          tdc_board/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Requirement:          8.000ns
  Data Path Delay:      5.336ns (Levels of Logic = 1)
  Clock Path Skew:      -0.286ns (0.609 - 0.895)
  Source Clock:         clk_125m rising at 0.000ns
  Destination Clock:    clk_125m rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_sdb_crossbar/crossbar/matrix_old_0_3 to tdc_board/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y124.DQ     Tcko                  0.408   cmp_sdb_crossbar/crossbar/matrix_old_0<3>
                                                       cmp_sdb_crossbar/crossbar/matrix_old_0_3
    SLICE_X73Y125.D4     net (fanout=276)      1.860   cmp_sdb_crossbar/crossbar/matrix_old_0<3>
    SLICE_X73Y125.DMUX   Tilo                  0.313   tdc_board/cnx_master_out[4]_adr<2>
                                                       tdc_board/cmp_sdb_crossbar/crossbar/master_oe[4]_adr<3>1
    RAMB16_X4Y64.ADDRB13 net (fanout=4)        2.405   tdc_board/cnx_master_out[4]_adr<3>
    RAMB16_X4Y64.CLKB    Trcck_ADDRB           0.350   tdc_board/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       tdc_board/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      5.336ns (1.071ns logic, 4.265ns route)
                                                       (20.1% logic, 79.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.887ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tdc_board/cmp_sdb_crossbar/crossbar/matrix_old_0_4 (FF)
  Destination:          tdc_board/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Requirement:          8.000ns
  Data Path Delay:      4.799ns (Levels of Logic = 1)
  Clock Path Skew:      -0.279ns (0.609 - 0.888)
  Source Clock:         clk_125m rising at 0.000ns
  Destination Clock:    clk_125m rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tdc_board/cmp_sdb_crossbar/crossbar/matrix_old_0_4 to tdc_board/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y121.BMUX   Tshcko                0.455   tdc_board/cnx_master_out[4]_cyc
                                                       tdc_board/cmp_sdb_crossbar/crossbar/matrix_old_0_4
    SLICE_X73Y125.D1     net (fanout=59)       1.276   tdc_board/cmp_sdb_crossbar/crossbar/matrix_old_0<4>
    SLICE_X73Y125.DMUX   Tilo                  0.313   tdc_board/cnx_master_out[4]_adr<2>
                                                       tdc_board/cmp_sdb_crossbar/crossbar/master_oe[4]_adr<3>1
    RAMB16_X4Y64.ADDRB13 net (fanout=4)        2.405   tdc_board/cnx_master_out[4]_adr<3>
    RAMB16_X4Y64.CLKB    Trcck_ADDRB           0.350   tdc_board/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       tdc_board/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      4.799ns (1.118ns logic, 3.681ns route)
                                                       (23.3% logic, 76.7% route)

--------------------------------------------------------------------------------

Paths for end point tdc_board/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAMB16_X4Y64.ADDRB5), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.270ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clks_crossing_125M_62M5/mfifo/ram/Mram_ram1 (RAM)
  Destination:          tdc_board/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.416ns (Levels of Logic = 1)
  Clock Path Skew:      -0.279ns (0.609 - 0.888)
  Source Clock:         clk_125m rising at 0.000ns
  Destination Clock:    clk_125m rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clks_crossing_125M_62M5/mfifo/ram/Mram_ram1 to tdc_board/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X2Y61.DOADO7   Trcko_DOA             1.850   clks_crossing_125M_62M5/mfifo/ram/Mram_ram1
                                                       clks_crossing_125M_62M5/mfifo/ram/Mram_ram1
    SLICE_X68Y123.B5     net (fanout=13)       2.206   cnx_slave_in[0]_adr<5>
    SLICE_X68Y123.BMUX   Tilo                  0.261   tdc_board/cnx_master_out[4]_adr<4>
                                                       tdc_board/cmp_sdb_crossbar/crossbar/master_oe[4]_adr<5>1
    RAMB16_X4Y64.ADDRB5  net (fanout=4)        2.749   tdc_board/cnx_master_out[4]_adr<5>
    RAMB16_X4Y64.CLKB    Trcck_ADDRB           0.350   tdc_board/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       tdc_board/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      7.416ns (2.461ns logic, 4.955ns route)
                                                       (33.2% logic, 66.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.479ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_sdb_crossbar/crossbar/matrix_old_0_3 (FF)
  Destination:          tdc_board/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Requirement:          8.000ns
  Data Path Delay:      5.200ns (Levels of Logic = 1)
  Clock Path Skew:      -0.286ns (0.609 - 0.895)
  Source Clock:         clk_125m rising at 0.000ns
  Destination Clock:    clk_125m rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_sdb_crossbar/crossbar/matrix_old_0_3 to tdc_board/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y124.DQ     Tcko                  0.408   cmp_sdb_crossbar/crossbar/matrix_old_0<3>
                                                       cmp_sdb_crossbar/crossbar/matrix_old_0_3
    SLICE_X68Y123.B3     net (fanout=276)      1.432   cmp_sdb_crossbar/crossbar/matrix_old_0<3>
    SLICE_X68Y123.BMUX   Tilo                  0.261   tdc_board/cnx_master_out[4]_adr<4>
                                                       tdc_board/cmp_sdb_crossbar/crossbar/master_oe[4]_adr<5>1
    RAMB16_X4Y64.ADDRB5  net (fanout=4)        2.749   tdc_board/cnx_master_out[4]_adr<5>
    RAMB16_X4Y64.CLKB    Trcck_ADDRB           0.350   tdc_board/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       tdc_board/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      5.200ns (1.019ns logic, 4.181ns route)
                                                       (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.797ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tdc_board/cmp_sdb_crossbar/crossbar/matrix_old_0_4 (FF)
  Destination:          tdc_board/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Requirement:          8.000ns
  Data Path Delay:      4.889ns (Levels of Logic = 1)
  Clock Path Skew:      -0.279ns (0.609 - 0.888)
  Source Clock:         clk_125m rising at 0.000ns
  Destination Clock:    clk_125m rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tdc_board/cmp_sdb_crossbar/crossbar/matrix_old_0_4 to tdc_board/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y121.BMUX   Tshcko                0.455   tdc_board/cnx_master_out[4]_cyc
                                                       tdc_board/cmp_sdb_crossbar/crossbar/matrix_old_0_4
    SLICE_X68Y123.B2     net (fanout=59)       1.074   tdc_board/cmp_sdb_crossbar/crossbar/matrix_old_0<4>
    SLICE_X68Y123.BMUX   Tilo                  0.261   tdc_board/cnx_master_out[4]_adr<4>
                                                       tdc_board/cmp_sdb_crossbar/crossbar/master_oe[4]_adr<5>1
    RAMB16_X4Y64.ADDRB5  net (fanout=4)        2.749   tdc_board/cnx_master_out[4]_adr<5>
    RAMB16_X4Y64.CLKB    Trcck_ADDRB           0.350   tdc_board/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       tdc_board/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      4.889ns (1.066ns logic, 3.823ns route)
                                                       (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_tdc_125m_clk_n_i = PERIOD TIMEGRP "tdc_125m_clk_n_i" 8 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point tdc_board/tdc_core/data_engine_block/acam_config_rdbk_6_16 (SLICE_X57Y136.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.405ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clks_rsts_mgment/internal_rst_synch_1 (FF)
  Destination:          tdc_board/tdc_core/data_engine_block/acam_config_rdbk_6_16 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.409ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.067 - 0.063)
  Source Clock:         clk_125m rising at 8.000ns
  Destination Clock:    clk_125m rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clks_rsts_mgment/internal_rst_synch_1 to tdc_board/tdc_core/data_engine_block/acam_config_rdbk_6_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y136.AQ     Tcko                  0.234   clks_rsts_mgment/internal_rst_synch<1>
                                                       clks_rsts_mgment/internal_rst_synch_1
    SLICE_X57Y136.SR     net (fanout=672)      0.306   clks_rsts_mgment/internal_rst_synch<1>
    SLICE_X57Y136.CLK    Tcksr       (-Th)     0.131   tdc_board/tdc_core/data_engine_block/acam_config_rdbk_6<19>
                                                       tdc_board/tdc_core/data_engine_block/acam_config_rdbk_6_16
    -------------------------------------------------  ---------------------------
    Total                                      0.409ns (0.103ns logic, 0.306ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------

Paths for end point tdc_board/tdc_core/data_engine_block/acam_config_rdbk_6_17 (SLICE_X57Y136.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.408ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clks_rsts_mgment/internal_rst_synch_1 (FF)
  Destination:          tdc_board/tdc_core/data_engine_block/acam_config_rdbk_6_17 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.412ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.067 - 0.063)
  Source Clock:         clk_125m rising at 8.000ns
  Destination Clock:    clk_125m rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clks_rsts_mgment/internal_rst_synch_1 to tdc_board/tdc_core/data_engine_block/acam_config_rdbk_6_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y136.AQ     Tcko                  0.234   clks_rsts_mgment/internal_rst_synch<1>
                                                       clks_rsts_mgment/internal_rst_synch_1
    SLICE_X57Y136.SR     net (fanout=672)      0.306   clks_rsts_mgment/internal_rst_synch<1>
    SLICE_X57Y136.CLK    Tcksr       (-Th)     0.128   tdc_board/tdc_core/data_engine_block/acam_config_rdbk_6<19>
                                                       tdc_board/tdc_core/data_engine_block/acam_config_rdbk_6_17
    -------------------------------------------------  ---------------------------
    Total                                      0.412ns (0.106ns logic, 0.306ns route)
                                                       (25.7% logic, 74.3% route)

--------------------------------------------------------------------------------

Paths for end point tdc_board/cmp_fmc_onewire/U_Wrapped_1W/adp_in_dat_1 (SLICE_X74Y119.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.408ns (requirement - (clock path skew + uncertainty - data path))
  Source:               tdc_board/cmp_fmc_onewire/U_Wrapped_1W/Wrapped_1wire/owr_rst (FF)
  Destination:          tdc_board/cmp_fmc_onewire/U_Wrapped_1W/adp_in_dat_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.410ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.031 - 0.029)
  Source Clock:         clk_125m rising at 8.000ns
  Destination Clock:    clk_125m rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: tdc_board/cmp_fmc_onewire/U_Wrapped_1W/Wrapped_1wire/owr_rst to tdc_board/cmp_fmc_onewire/U_Wrapped_1W/adp_in_dat_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X75Y119.AQ     Tcko                  0.198   tdc_board/cmp_fmc_onewire/U_Wrapped_1W/Wrapped_1wire/owr_ovd
                                                       tdc_board/cmp_fmc_onewire/U_Wrapped_1W/Wrapped_1wire/owr_rst
    SLICE_X74Y119.B6     net (fanout=3)        0.022   tdc_board/cmp_fmc_onewire/U_Wrapped_1W/Wrapped_1wire/owr_rst
    SLICE_X74Y119.CLK    Tah         (-Th)    -0.190   tdc_board/cmp_fmc_onewire/U_Wrapped_1W/adp_in_dat<1>
                                                       tdc_board/cmp_fmc_onewire/U_Wrapped_1W/Wrapped_1wire/Mmux_bus_rdt121
                                                       tdc_board/cmp_fmc_onewire/U_Wrapped_1W/adp_in_dat_1
    -------------------------------------------------  ---------------------------
    Total                                      0.410ns (0.388ns logic, 0.022ns route)
                                                       (94.6% logic, 5.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_tdc_125m_clk_n_i = PERIOD TIMEGRP "tdc_125m_clk_n_i" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.666ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: cmp_sys_clk_pll/PLL_ADV/CLKIN1
  Logical resource: cmp_sys_clk_pll/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y2.CLKIN2
  Clock network: clk_125m
--------------------------------------------------------------------------------
Slack: 4.666ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: cmp_sys_clk_pll/PLL_ADV/CLKIN1
  Logical resource: cmp_sys_clk_pll/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y2.CLKIN2
  Clock network: clk_125m
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: tdc_board/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Logical resource: tdc_board/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Location pin: RAMB16_X4Y64.CLKA
  Clock network: clk_125m
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_acam_refclk_p_i = PERIOD TIMEGRP "acam_refclk_p_i" 32 ns 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   0.430ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_acam_refclk_p_i = PERIOD TIMEGRP "acam_refclk_p_i" 32 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 31.570ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: clks_rsts_mgment/acam_refclk_synch<2>/CLK
  Logical resource: clks_rsts_mgment/acam_refclk_synch_0/CK
  Location pin: SLICE_X66Y189.CLK
  Clock network: clk_125m
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_acam_refclk_n_i = PERIOD TIMEGRP "acam_refclk_n_i" 32 ns 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.141ns.
--------------------------------------------------------------------------------

Paths for end point clks_rsts_mgment/acam_refclk_synch_0 (SLICE_X66Y189.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     26.859ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clks_rsts_mgment/internal_rst_synch_1 (FF)
  Destination:          clks_rsts_mgment/acam_refclk_synch_0 (FF)
  Requirement:          32.000ns
  Data Path Delay:      5.245ns (Levels of Logic = 0)
  Clock Path Skew:      0.139ns (0.943 - 0.804)
  Source Clock:         clk_125m rising at 0.000ns
  Destination Clock:    clk_125m rising at 32.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clks_rsts_mgment/internal_rst_synch_1 to clks_rsts_mgment/acam_refclk_synch_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y136.AQ     Tcko                  0.447   clks_rsts_mgment/internal_rst_synch<1>
                                                       clks_rsts_mgment/internal_rst_synch_1
    SLICE_X66Y189.SR     net (fanout=672)      4.354   clks_rsts_mgment/internal_rst_synch<1>
    SLICE_X66Y189.CLK    Tsrck                 0.444   clks_rsts_mgment/acam_refclk_synch<2>
                                                       clks_rsts_mgment/acam_refclk_synch_0
    -------------------------------------------------  ---------------------------
    Total                                      5.245ns (0.891ns logic, 4.354ns route)
                                                       (17.0% logic, 83.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_acam_refclk_n_i = PERIOD TIMEGRP "acam_refclk_n_i" 32 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point clks_rsts_mgment/acam_refclk_synch_0 (SLICE_X66Y189.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      2.739ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clks_rsts_mgment/internal_rst_synch_1 (FF)
  Destination:          clks_rsts_mgment/acam_refclk_synch_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.912ns (Levels of Logic = 0)
  Clock Path Skew:      0.173ns (0.679 - 0.506)
  Source Clock:         clk_125m rising at 32.000ns
  Destination Clock:    clk_125m rising at 32.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clks_rsts_mgment/internal_rst_synch_1 to clks_rsts_mgment/acam_refclk_synch_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y136.AQ     Tcko                  0.234   clks_rsts_mgment/internal_rst_synch<1>
                                                       clks_rsts_mgment/internal_rst_synch_1
    SLICE_X66Y189.SR     net (fanout=672)      2.653   clks_rsts_mgment/internal_rst_synch<1>
    SLICE_X66Y189.CLK    Tcksr       (-Th)    -0.025   clks_rsts_mgment/acam_refclk_synch<2>
                                                       clks_rsts_mgment/acam_refclk_synch_0
    -------------------------------------------------  ---------------------------
    Total                                      2.912ns (0.259ns logic, 2.653ns route)
                                                       (8.9% logic, 91.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_acam_refclk_n_i = PERIOD TIMEGRP "acam_refclk_n_i" 32 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 31.570ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: clks_rsts_mgment/acam_refclk_synch<2>/CLK
  Logical resource: clks_rsts_mgment/acam_refclk_synch_0/CK
  Location pin: SLICE_X66Y189.CLK
  Clock network: clk_125m
--------------------------------------------------------------------------------

================================================================================
Timing constraint: ts_ignore_xclock1 = MAXDELAY FROM TIMEGRP 
"clk_62m5_pllxilinx" TO TIMEGRP         "clk_125m" 20 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 5 paths analyzed, 5 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.263ns.
--------------------------------------------------------------------------------

Paths for end point clks_crossing_125M_62M5/mfifo/Mshreg_w_idx_shift_r_3_3 (SLICE_X64Y115.CI), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    18.737ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clks_crossing_125M_62M5/mfifo/w_idx_gray_3 (FF)
  Destination:          clks_crossing_125M_62M5/mfifo/Mshreg_w_idx_shift_r_3_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      1.263ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_62m5_pllxilinx rising at 0.000ns
  Destination Clock:    clk_125m rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: clks_crossing_125M_62M5/mfifo/w_idx_gray_3 to clks_crossing_125M_62M5/mfifo/Mshreg_w_idx_shift_r_3_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y113.BMUX   Tshcko                0.488   clks_crossing_125M_62M5/mfifo/w_idx_bnry<3>
                                                       clks_crossing_125M_62M5/mfifo/w_idx_gray_3
    SLICE_X64Y115.CI     net (fanout=2)        0.710   clks_crossing_125M_62M5/mfifo/w_idx_gray<3>
    SLICE_X64Y115.CLK    Tds                   0.065   clks_crossing_125M_62M5/mfifo/w_idx_shift_r_3<1>
                                                       clks_crossing_125M_62M5/mfifo/Mshreg_w_idx_shift_r_3_3
    -------------------------------------------------  ---------------------------
    Total                                      1.263ns (0.553ns logic, 0.710ns route)
                                                       (43.8% logic, 56.2% route)

--------------------------------------------------------------------------------

Paths for end point clks_crossing_125M_62M5/mfifo/Mshreg_w_idx_shift_r_3_0 (SLICE_X64Y115.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    18.866ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clks_crossing_125M_62M5/mfifo/w_idx_gray_0 (FF)
  Destination:          clks_crossing_125M_62M5/mfifo/Mshreg_w_idx_shift_r_3_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      1.134ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_62m5_pllxilinx rising at 0.000ns
  Destination Clock:    clk_125m rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: clks_crossing_125M_62M5/mfifo/w_idx_gray_0 to clks_crossing_125M_62M5/mfifo/Mshreg_w_idx_shift_r_3_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y113.CMUX   Tshcko                0.488   clks_crossing_125M_62M5/mfifo/w_idx_bnry<3>
                                                       clks_crossing_125M_62M5/mfifo/w_idx_gray_0
    SLICE_X64Y115.AX     net (fanout=2)        0.706   clks_crossing_125M_62M5/mfifo/w_idx_gray<0>
    SLICE_X64Y115.CLK    Tds                  -0.060   clks_crossing_125M_62M5/mfifo/w_idx_shift_r_3<1>
                                                       clks_crossing_125M_62M5/mfifo/Mshreg_w_idx_shift_r_3_0
    -------------------------------------------------  ---------------------------
    Total                                      1.134ns (0.428ns logic, 0.706ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------

Paths for end point clks_crossing_125M_62M5/mfifo/Mshreg_w_idx_shift_r_3_2 (SLICE_X64Y115.AI), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    18.888ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clks_crossing_125M_62M5/mfifo/w_idx_gray_2 (FF)
  Destination:          clks_crossing_125M_62M5/mfifo/Mshreg_w_idx_shift_r_3_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      1.112ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_62m5_pllxilinx rising at 0.000ns
  Destination Clock:    clk_125m rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: clks_crossing_125M_62M5/mfifo/w_idx_gray_2 to clks_crossing_125M_62M5/mfifo/Mshreg_w_idx_shift_r_3_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y113.BQ     Tcko                  0.391   clks_crossing_125M_62M5/mfifo/w_idx_gray<2>
                                                       clks_crossing_125M_62M5/mfifo/w_idx_gray_2
    SLICE_X64Y115.AI     net (fanout=2)        0.683   clks_crossing_125M_62M5/mfifo/w_idx_gray<2>
    SLICE_X64Y115.CLK    Tds                   0.038   clks_crossing_125M_62M5/mfifo/w_idx_shift_r_3<1>
                                                       clks_crossing_125M_62M5/mfifo/Mshreg_w_idx_shift_r_3_2
    -------------------------------------------------  ---------------------------
    Total                                      1.112ns (0.429ns logic, 0.683ns route)
                                                       (38.6% logic, 61.4% route)

--------------------------------------------------------------------------------
Hold Paths: ts_ignore_xclock1 = MAXDELAY FROM TIMEGRP "clk_62m5_pllxilinx" TO TIMEGRP         "clk_125m" 20 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point clks_crossing_125M_62M5/mfifo/Mshreg_w_idx_shift_r_3_4 (SLICE_X64Y115.BI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.562ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clks_crossing_125M_62M5/mfifo/w_idx_bnry_4 (FF)
  Destination:          clks_crossing_125M_62M5/mfifo/Mshreg_w_idx_shift_r_3_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.562ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_62m5_pllxilinx rising at 0.000ns
  Destination Clock:    clk_125m rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clks_crossing_125M_62M5/mfifo/w_idx_bnry_4 to clks_crossing_125M_62M5/mfifo/Mshreg_w_idx_shift_r_3_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y113.BQ     Tcko                  0.234   clks_crossing_125M_62M5/mfifo/w_idx_bnry<3>
                                                       clks_crossing_125M_62M5/mfifo/w_idx_bnry_4
    SLICE_X64Y115.BI     net (fanout=3)        0.299   clks_crossing_125M_62M5/mfifo/w_idx_bnry<4>
    SLICE_X64Y115.CLK    Tdh         (-Th)    -0.029   clks_crossing_125M_62M5/mfifo/w_idx_shift_r_3<1>
                                                       clks_crossing_125M_62M5/mfifo/Mshreg_w_idx_shift_r_3_4
    -------------------------------------------------  ---------------------------
    Total                                      0.562ns (0.263ns logic, 0.299ns route)
                                                       (46.8% logic, 53.2% route)
--------------------------------------------------------------------------------

Paths for end point clks_crossing_125M_62M5/mfifo/Mshreg_w_idx_shift_r_3_0 (SLICE_X64Y115.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.582ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clks_crossing_125M_62M5/mfifo/w_idx_gray_0 (FF)
  Destination:          clks_crossing_125M_62M5/mfifo/Mshreg_w_idx_shift_r_3_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.582ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_62m5_pllxilinx rising at 0.000ns
  Destination Clock:    clk_125m rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clks_crossing_125M_62M5/mfifo/w_idx_gray_0 to clks_crossing_125M_62M5/mfifo/Mshreg_w_idx_shift_r_3_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y113.CMUX   Tshcko                0.266   clks_crossing_125M_62M5/mfifo/w_idx_bnry<3>
                                                       clks_crossing_125M_62M5/mfifo/w_idx_gray_0
    SLICE_X64Y115.AX     net (fanout=2)        0.386   clks_crossing_125M_62M5/mfifo/w_idx_gray<0>
    SLICE_X64Y115.CLK    Tdh         (-Th)     0.070   clks_crossing_125M_62M5/mfifo/w_idx_shift_r_3<1>
                                                       clks_crossing_125M_62M5/mfifo/Mshreg_w_idx_shift_r_3_0
    -------------------------------------------------  ---------------------------
    Total                                      0.582ns (0.196ns logic, 0.386ns route)
                                                       (33.7% logic, 66.3% route)
--------------------------------------------------------------------------------

Paths for end point clks_crossing_125M_62M5/mfifo/Mshreg_w_idx_shift_r_3_2 (SLICE_X64Y115.AI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.590ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clks_crossing_125M_62M5/mfifo/w_idx_gray_2 (FF)
  Destination:          clks_crossing_125M_62M5/mfifo/Mshreg_w_idx_shift_r_3_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.590ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_62m5_pllxilinx rising at 0.000ns
  Destination Clock:    clk_125m rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clks_crossing_125M_62M5/mfifo/w_idx_gray_2 to clks_crossing_125M_62M5/mfifo/Mshreg_w_idx_shift_r_3_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y113.BQ     Tcko                  0.198   clks_crossing_125M_62M5/mfifo/w_idx_gray<2>
                                                       clks_crossing_125M_62M5/mfifo/w_idx_gray_2
    SLICE_X64Y115.AI     net (fanout=2)        0.362   clks_crossing_125M_62M5/mfifo/w_idx_gray<2>
    SLICE_X64Y115.CLK    Tdh         (-Th)    -0.030   clks_crossing_125M_62M5/mfifo/w_idx_shift_r_3<1>
                                                       clks_crossing_125M_62M5/mfifo/Mshreg_w_idx_shift_r_3_2
    -------------------------------------------------  ---------------------------
    Total                                      0.590ns (0.228ns logic, 0.362ns route)
                                                       (38.6% logic, 61.4% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: ts_ignore_xclock2 = MAXDELAY FROM TIMEGRP "clk_125m" TO 
TIMEGRP         "clk_62m5_pllxilinx" 20 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 12 paths analyzed, 12 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.016ns.
--------------------------------------------------------------------------------

Paths for end point clks_crossing_125M_62M5/sfifo/Mshreg_w_idx_shift_r_3_3 (SLICE_X40Y71.BI), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    15.984ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clks_crossing_125M_62M5/sfifo/w_idx_gray_3 (FF)
  Destination:          clks_crossing_125M_62M5/sfifo/Mshreg_w_idx_shift_r_3_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.016ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125m rising at 8.000ns
  Destination Clock:    clk_62m5_pllxilinx rising at 16.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: clks_crossing_125M_62M5/sfifo/w_idx_gray_3 to clks_crossing_125M_62M5/sfifo/Mshreg_w_idx_shift_r_3_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y104.BMUX   Tshcko                0.455   cmp_sdb_crossbar/crossbar/virtual_ERR
                                                       clks_crossing_125M_62M5/sfifo/w_idx_gray_3
    SLICE_X40Y71.BI      net (fanout=1)        3.531   clks_crossing_125M_62M5/sfifo/w_idx_gray<3>
    SLICE_X40Y71.CLK     Tds                   0.030   U_VME_Core/U_Wrapped_VME/Inst_VME_bus/s_errorflag
                                                       clks_crossing_125M_62M5/sfifo/Mshreg_w_idx_shift_r_3_3
    -------------------------------------------------  ---------------------------
    Total                                      4.016ns (0.485ns logic, 3.531ns route)
                                                       (12.1% logic, 87.9% route)

--------------------------------------------------------------------------------

Paths for end point clks_crossing_125M_62M5/sfifo/Mshreg_w_idx_shift_r_3_2 (SLICE_X44Y86.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    16.986ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clks_crossing_125M_62M5/sfifo/w_idx_gray_2 (FF)
  Destination:          clks_crossing_125M_62M5/sfifo/Mshreg_w_idx_shift_r_3_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.014ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125m rising at 8.000ns
  Destination Clock:    clk_62m5_pllxilinx rising at 16.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: clks_crossing_125M_62M5/sfifo/w_idx_gray_2 to clks_crossing_125M_62M5/sfifo/Mshreg_w_idx_shift_r_3_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X75Y104.DQ     Tcko                  0.391   clks_crossing_125M_62M5/sfifo/w_idx_gray<2>
                                                       clks_crossing_125M_62M5/sfifo/w_idx_gray_2
    SLICE_X44Y86.AX      net (fanout=1)        2.683   clks_crossing_125M_62M5/sfifo/w_idx_gray<2>
    SLICE_X44Y86.CLK     Tds                  -0.060   clks_crossing_125M_62M5/sfifo/r_idx_shift_a_3<0>
                                                       clks_crossing_125M_62M5/sfifo/Mshreg_w_idx_shift_r_3_2
    -------------------------------------------------  ---------------------------
    Total                                      3.014ns (0.331ns logic, 2.683ns route)
                                                       (11.0% logic, 89.0% route)

--------------------------------------------------------------------------------

Paths for end point clks_crossing_125M_62M5/sfifo/Mshreg_w_idx_shift_r_3_1 (SLICE_X44Y86.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    17.020ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clks_crossing_125M_62M5/sfifo/w_idx_gray_1 (FF)
  Destination:          clks_crossing_125M_62M5/sfifo/Mshreg_w_idx_shift_r_3_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.980ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125m rising at 8.000ns
  Destination Clock:    clk_62m5_pllxilinx rising at 16.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: clks_crossing_125M_62M5/sfifo/w_idx_gray_1 to clks_crossing_125M_62M5/sfifo/Mshreg_w_idx_shift_r_3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X75Y104.CQ     Tcko                  0.391   clks_crossing_125M_62M5/sfifo/w_idx_gray<2>
                                                       clks_crossing_125M_62M5/sfifo/w_idx_gray_1
    SLICE_X44Y86.CX      net (fanout=1)        2.634   clks_crossing_125M_62M5/sfifo/w_idx_gray<1>
    SLICE_X44Y86.CLK     Tds                  -0.045   clks_crossing_125M_62M5/sfifo/r_idx_shift_a_3<0>
                                                       clks_crossing_125M_62M5/sfifo/Mshreg_w_idx_shift_r_3_1
    -------------------------------------------------  ---------------------------
    Total                                      2.980ns (0.346ns logic, 2.634ns route)
                                                       (11.6% logic, 88.4% route)

--------------------------------------------------------------------------------
Hold Paths: ts_ignore_xclock2 = MAXDELAY FROM TIMEGRP "clk_125m" TO TIMEGRP         "clk_62m5_pllxilinx" 20 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point clks_crossing_125M_62M5/mfifo/Mshreg_r_idx_shift_w_3_2 (SLICE_X56Y108.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.655ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clks_crossing_125M_62M5/mfifo/r_idx_gray_2 (FF)
  Destination:          clks_crossing_125M_62M5/mfifo/Mshreg_r_idx_shift_w_3_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.655ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125m rising at 16.000ns
  Destination Clock:    clk_62m5_pllxilinx rising at 16.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clks_crossing_125M_62M5/mfifo/r_idx_gray_2 to clks_crossing_125M_62M5/mfifo/Mshreg_r_idx_shift_w_3_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y115.BQ     Tcko                  0.198   clks_crossing_125M_62M5/mfifo/r_idx_gray<2>
                                                       clks_crossing_125M_62M5/mfifo/r_idx_gray_2
    SLICE_X56Y108.BX     net (fanout=2)        0.537   clks_crossing_125M_62M5/mfifo/r_idx_gray<2>
    SLICE_X56Y108.CLK    Tdh         (-Th)     0.080   clks_crossing_125M_62M5/mfifo/r_idx_shift_w_3<4>
                                                       clks_crossing_125M_62M5/mfifo/Mshreg_r_idx_shift_w_3_2
    -------------------------------------------------  ---------------------------
    Total                                      0.655ns (0.118ns logic, 0.537ns route)
                                                       (18.0% logic, 82.0% route)
--------------------------------------------------------------------------------

Paths for end point clks_crossing_125M_62M5/mfifo/Mshreg_r_idx_shift_w_3_1 (SLICE_X56Y108.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.803ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clks_crossing_125M_62M5/mfifo/r_idx_gray_1 (FF)
  Destination:          clks_crossing_125M_62M5/mfifo/Mshreg_r_idx_shift_w_3_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.803ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125m rising at 16.000ns
  Destination Clock:    clk_62m5_pllxilinx rising at 16.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clks_crossing_125M_62M5/mfifo/r_idx_gray_1 to clks_crossing_125M_62M5/mfifo/Mshreg_r_idx_shift_w_3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y115.AQ     Tcko                  0.198   clks_crossing_125M_62M5/mfifo/r_idx_gray<2>
                                                       clks_crossing_125M_62M5/mfifo/r_idx_gray_1
    SLICE_X56Y108.CX     net (fanout=2)        0.650   clks_crossing_125M_62M5/mfifo/r_idx_gray<1>
    SLICE_X56Y108.CLK    Tdh         (-Th)     0.045   clks_crossing_125M_62M5/mfifo/r_idx_shift_w_3<4>
                                                       clks_crossing_125M_62M5/mfifo/Mshreg_r_idx_shift_w_3_1
    -------------------------------------------------  ---------------------------
    Total                                      0.803ns (0.153ns logic, 0.650ns route)
                                                       (19.1% logic, 80.9% route)
--------------------------------------------------------------------------------

Paths for end point clks_crossing_125M_62M5/mfifo/Mshreg_r_idx_shift_w_3_0 (SLICE_X56Y108.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.811ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clks_crossing_125M_62M5/mfifo/r_idx_gray_0 (FF)
  Destination:          clks_crossing_125M_62M5/mfifo/Mshreg_r_idx_shift_w_3_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.811ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125m rising at 16.000ns
  Destination Clock:    clk_62m5_pllxilinx rising at 16.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clks_crossing_125M_62M5/mfifo/r_idx_gray_0 to clks_crossing_125M_62M5/mfifo/Mshreg_r_idx_shift_w_3_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y115.BMUX   Tshcko                0.244   clks_crossing_125M_62M5/mfifo/r_idx_bnry<3>
                                                       clks_crossing_125M_62M5/mfifo/r_idx_gray_0
    SLICE_X56Y108.AX     net (fanout=2)        0.637   clks_crossing_125M_62M5/mfifo/r_idx_gray<0>
    SLICE_X56Y108.CLK    Tdh         (-Th)     0.070   clks_crossing_125M_62M5/mfifo/r_idx_shift_w_3<4>
                                                       clks_crossing_125M_62M5/mfifo/Mshreg_r_idx_shift_w_3_0
    -------------------------------------------------  ---------------------------
    Total                                      0.811ns (0.174ns logic, 0.637ns route)
                                                       (21.5% logic, 78.5% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_pllxilinx_62m5_clk_buf = PERIOD TIMEGRP 
"pllxilinx_62m5_clk_buf"         TS_tdc_125m_clk_p_i / 0.5 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.124ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_pllxilinx_62m5_clk_buf = PERIOD TIMEGRP "pllxilinx_62m5_clk_buf"
        TS_tdc_125m_clk_p_i / 0.5 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 12.876ns (period - min period limit)
  Period: 16.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: clks_crossing_125M_62M5/sfifo/ram/Mram_ram/CLKBRDCLK
  Logical resource: clks_crossing_125M_62M5/sfifo/ram/Mram_ram/CLKBRDCLK
  Location pin: RAMB8_X3Y53.CLKBRDCLK
  Clock network: clk_62m5_pllxilinx
--------------------------------------------------------------------------------
Slack: 12.876ns (period - min period limit)
  Period: 16.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: U_VME_Core/U_Wrapped_VME_Inst_VME_CR_CSR_Space/Mram_CR_addr[11]_s_CR_Space[4095][7]_wide_mux_4097_OUT1/CLKA
  Logical resource: U_VME_Core/U_Wrapped_VME_Inst_VME_CR_CSR_Space/Mram_CR_addr[11]_s_CR_Space[4095][7]_wide_mux_4097_OUT1/CLKA
  Location pin: RAMB16_X2Y20.CLKA
  Clock network: clk_62m5_pllxilinx
--------------------------------------------------------------------------------
Slack: 12.876ns (period - min period limit)
  Period: 16.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: U_VME_Core/U_Wrapped_VME_Inst_VME_CR_CSR_Space/Mram_CR_addr[11]_s_CR_Space[4095][7]_wide_mux_4097_OUT2/CLKA
  Logical resource: U_VME_Core/U_Wrapped_VME_Inst_VME_CR_CSR_Space/Mram_CR_addr[11]_s_CR_Space[4095][7]_wide_mux_4097_OUT2/CLKA
  Location pin: RAMB16_X2Y18.CLKA
  Clock network: clk_62m5_pllxilinx
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_pllxilinx_62m5_clk_buf_0 = PERIOD TIMEGRP 
"pllxilinx_62m5_clk_buf_0"         TS_tdc_125m_clk_n_i / 0.5 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1811251 paths analyzed, 10992 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  13.534ns.
--------------------------------------------------------------------------------

Paths for end point U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_VME_Init/s_FUNC_AMCAP_3_59 (SLICE_X3Y6.D1), 21 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.466ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_VME_Init/s_initReadCounter_0 (FF)
  Destination:          U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_VME_Init/s_FUNC_AMCAP_3_59 (FF)
  Requirement:          16.000ns
  Data Path Delay:      13.568ns (Levels of Logic = 4)
  Clock Path Skew:      0.135ns (0.943 - 0.808)
  Source Clock:         clk_62m5_pllxilinx rising at 0.000ns
  Destination Clock:    clk_62m5_pllxilinx rising at 16.000ns
  Clock Uncertainty:    0.101ns

  Clock Uncertainty:          0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.188ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_VME_Init/s_initReadCounter_0 to U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_VME_Init/s_FUNC_AMCAP_3_59
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y39.AQ      Tcko                  0.408   U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_VME_Init/s_initReadCounter<3>
                                                       U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_VME_Init/s_initReadCounter_0
    SLICE_X41Y39.B2      net (fanout=13)       0.667   U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_VME_Init/s_initReadCounter<0>
    SLICE_X41Y39.B       Tilo                  0.259   U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_VME_Init/s_initReadCounter_3_1
                                                       U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_VME_Init/s_initInProgress1
    SLICE_X40Y50.B5      net (fanout=16)       1.046   U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_VME_Init/s_initInProgress
    SLICE_X40Y50.B       Tilo                  0.203   U_VME_Core/U_Wrapped_VME/s_CRaddr<1>
                                                       U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_VME_Init/s_initInProgress2
    SLICE_X40Y36.A3      net (fanout=14)       1.782   U_VME_Core/U_Wrapped_VME/Inst_VME_bus/s_initInProgress
    SLICE_X40Y36.AMUX    Topaa                 0.370   U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_VME_Init/Msub_s_CRadd_offset_cy<3>
                                                       U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_VME_Init/Msub_s_CRadd_offset_lut<0>
                                                       U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_VME_Init/Msub_s_CRadd_offset_cy<3>
    SLICE_X3Y6.D1        net (fanout=651)      8.511   U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_VME_Init/s_CRadd_offset<0>
    SLICE_X3Y6.CLK       Tas                   0.322   U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_VME_Init/s_FUNC_AMCAP_3<59>
                                                       U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_VME_Init/Mmux_s_FUNC_AMCAP[3][59]_CRdata_i[3]_MUX_3452_o11
                                                       U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_VME_Init/s_FUNC_AMCAP_3_59
    -------------------------------------------------  ---------------------------
    Total                                     13.568ns (1.562ns logic, 12.006ns route)
                                                       (11.5% logic, 88.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.580ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_VME_Init/s_initReadCounter_1 (FF)
  Destination:          U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_VME_Init/s_FUNC_AMCAP_3_59 (FF)
  Requirement:          16.000ns
  Data Path Delay:      13.454ns (Levels of Logic = 4)
  Clock Path Skew:      0.135ns (0.943 - 0.808)
  Source Clock:         clk_62m5_pllxilinx rising at 0.000ns
  Destination Clock:    clk_62m5_pllxilinx rising at 16.000ns
  Clock Uncertainty:    0.101ns

  Clock Uncertainty:          0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.188ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_VME_Init/s_initReadCounter_1 to U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_VME_Init/s_FUNC_AMCAP_3_59
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y39.BQ      Tcko                  0.408   U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_VME_Init/s_initReadCounter<3>
                                                       U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_VME_Init/s_initReadCounter_1
    SLICE_X41Y39.B4      net (fanout=14)       0.553   U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_VME_Init/s_initReadCounter<1>
    SLICE_X41Y39.B       Tilo                  0.259   U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_VME_Init/s_initReadCounter_3_1
                                                       U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_VME_Init/s_initInProgress1
    SLICE_X40Y50.B5      net (fanout=16)       1.046   U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_VME_Init/s_initInProgress
    SLICE_X40Y50.B       Tilo                  0.203   U_VME_Core/U_Wrapped_VME/s_CRaddr<1>
                                                       U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_VME_Init/s_initInProgress2
    SLICE_X40Y36.A3      net (fanout=14)       1.782   U_VME_Core/U_Wrapped_VME/Inst_VME_bus/s_initInProgress
    SLICE_X40Y36.AMUX    Topaa                 0.370   U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_VME_Init/Msub_s_CRadd_offset_cy<3>
                                                       U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_VME_Init/Msub_s_CRadd_offset_lut<0>
                                                       U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_VME_Init/Msub_s_CRadd_offset_cy<3>
    SLICE_X3Y6.D1        net (fanout=651)      8.511   U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_VME_Init/s_CRadd_offset<0>
    SLICE_X3Y6.CLK       Tas                   0.322   U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_VME_Init/s_FUNC_AMCAP_3<59>
                                                       U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_VME_Init/Mmux_s_FUNC_AMCAP[3][59]_CRdata_i[3]_MUX_3452_o11
                                                       U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_VME_Init/s_FUNC_AMCAP_3_59
    -------------------------------------------------  ---------------------------
    Total                                     13.454ns (1.562ns logic, 11.892ns route)
                                                       (11.6% logic, 88.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.581ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_VME_Init/s_initReadCounter_2 (FF)
  Destination:          U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_VME_Init/s_FUNC_AMCAP_3_59 (FF)
  Requirement:          16.000ns
  Data Path Delay:      13.453ns (Levels of Logic = 4)
  Clock Path Skew:      0.135ns (0.943 - 0.808)
  Source Clock:         clk_62m5_pllxilinx rising at 0.000ns
  Destination Clock:    clk_62m5_pllxilinx rising at 16.000ns
  Clock Uncertainty:    0.101ns

  Clock Uncertainty:          0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.188ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_VME_Init/s_initReadCounter_2 to U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_VME_Init/s_FUNC_AMCAP_3_59
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y39.CQ      Tcko                  0.408   U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_VME_Init/s_initReadCounter<3>
                                                       U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_VME_Init/s_initReadCounter_2
    SLICE_X41Y39.B3      net (fanout=14)       0.552   U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_VME_Init/s_initReadCounter<2>
    SLICE_X41Y39.B       Tilo                  0.259   U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_VME_Init/s_initReadCounter_3_1
                                                       U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_VME_Init/s_initInProgress1
    SLICE_X40Y50.B5      net (fanout=16)       1.046   U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_VME_Init/s_initInProgress
    SLICE_X40Y50.B       Tilo                  0.203   U_VME_Core/U_Wrapped_VME/s_CRaddr<1>
                                                       U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_VME_Init/s_initInProgress2
    SLICE_X40Y36.A3      net (fanout=14)       1.782   U_VME_Core/U_Wrapped_VME/Inst_VME_bus/s_initInProgress
    SLICE_X40Y36.AMUX    Topaa                 0.370   U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_VME_Init/Msub_s_CRadd_offset_cy<3>
                                                       U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_VME_Init/Msub_s_CRadd_offset_lut<0>
                                                       U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_VME_Init/Msub_s_CRadd_offset_cy<3>
    SLICE_X3Y6.D1        net (fanout=651)      8.511   U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_VME_Init/s_CRadd_offset<0>
    SLICE_X3Y6.CLK       Tas                   0.322   U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_VME_Init/s_FUNC_AMCAP_3<59>
                                                       U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_VME_Init/Mmux_s_FUNC_AMCAP[3][59]_CRdata_i[3]_MUX_3452_o11
                                                       U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_VME_Init/s_FUNC_AMCAP_3_59
    -------------------------------------------------  ---------------------------
    Total                                     13.453ns (1.562ns logic, 11.891ns route)
                                                       (11.6% logic, 88.4% route)

--------------------------------------------------------------------------------

Paths for end point U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_VME_Init/s_FUNC_AMCAP_3_57 (SLICE_X3Y6.B2), 21 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.490ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_VME_Init/s_initReadCounter_0 (FF)
  Destination:          U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_VME_Init/s_FUNC_AMCAP_3_57 (FF)
  Requirement:          16.000ns
  Data Path Delay:      13.544ns (Levels of Logic = 4)
  Clock Path Skew:      0.135ns (0.943 - 0.808)
  Source Clock:         clk_62m5_pllxilinx rising at 0.000ns
  Destination Clock:    clk_62m5_pllxilinx rising at 16.000ns
  Clock Uncertainty:    0.101ns

  Clock Uncertainty:          0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.188ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_VME_Init/s_initReadCounter_0 to U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_VME_Init/s_FUNC_AMCAP_3_57
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y39.AQ      Tcko                  0.408   U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_VME_Init/s_initReadCounter<3>
                                                       U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_VME_Init/s_initReadCounter_0
    SLICE_X41Y39.B2      net (fanout=13)       0.667   U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_VME_Init/s_initReadCounter<0>
    SLICE_X41Y39.B       Tilo                  0.259   U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_VME_Init/s_initReadCounter_3_1
                                                       U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_VME_Init/s_initInProgress1
    SLICE_X40Y50.B5      net (fanout=16)       1.046   U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_VME_Init/s_initInProgress
    SLICE_X40Y50.B       Tilo                  0.203   U_VME_Core/U_Wrapped_VME/s_CRaddr<1>
                                                       U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_VME_Init/s_initInProgress2
    SLICE_X40Y36.A3      net (fanout=14)       1.782   U_VME_Core/U_Wrapped_VME/Inst_VME_bus/s_initInProgress
    SLICE_X40Y36.AMUX    Topaa                 0.370   U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_VME_Init/Msub_s_CRadd_offset_cy<3>
                                                       U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_VME_Init/Msub_s_CRadd_offset_lut<0>
                                                       U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_VME_Init/Msub_s_CRadd_offset_cy<3>
    SLICE_X3Y6.B2        net (fanout=651)      8.487   U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_VME_Init/s_CRadd_offset<0>
    SLICE_X3Y6.CLK       Tas                   0.322   U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_VME_Init/s_FUNC_AMCAP_3<59>
                                                       U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_VME_Init/Mmux_s_FUNC_AMCAP[3][57]_CRdata_i[1]_MUX_3454_o11
                                                       U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_VME_Init/s_FUNC_AMCAP_3_57
    -------------------------------------------------  ---------------------------
    Total                                     13.544ns (1.562ns logic, 11.982ns route)
                                                       (11.5% logic, 88.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.604ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_VME_Init/s_initReadCounter_1 (FF)
  Destination:          U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_VME_Init/s_FUNC_AMCAP_3_57 (FF)
  Requirement:          16.000ns
  Data Path Delay:      13.430ns (Levels of Logic = 4)
  Clock Path Skew:      0.135ns (0.943 - 0.808)
  Source Clock:         clk_62m5_pllxilinx rising at 0.000ns
  Destination Clock:    clk_62m5_pllxilinx rising at 16.000ns
  Clock Uncertainty:    0.101ns

  Clock Uncertainty:          0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.188ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_VME_Init/s_initReadCounter_1 to U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_VME_Init/s_FUNC_AMCAP_3_57
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y39.BQ      Tcko                  0.408   U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_VME_Init/s_initReadCounter<3>
                                                       U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_VME_Init/s_initReadCounter_1
    SLICE_X41Y39.B4      net (fanout=14)       0.553   U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_VME_Init/s_initReadCounter<1>
    SLICE_X41Y39.B       Tilo                  0.259   U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_VME_Init/s_initReadCounter_3_1
                                                       U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_VME_Init/s_initInProgress1
    SLICE_X40Y50.B5      net (fanout=16)       1.046   U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_VME_Init/s_initInProgress
    SLICE_X40Y50.B       Tilo                  0.203   U_VME_Core/U_Wrapped_VME/s_CRaddr<1>
                                                       U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_VME_Init/s_initInProgress2
    SLICE_X40Y36.A3      net (fanout=14)       1.782   U_VME_Core/U_Wrapped_VME/Inst_VME_bus/s_initInProgress
    SLICE_X40Y36.AMUX    Topaa                 0.370   U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_VME_Init/Msub_s_CRadd_offset_cy<3>
                                                       U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_VME_Init/Msub_s_CRadd_offset_lut<0>
                                                       U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_VME_Init/Msub_s_CRadd_offset_cy<3>
    SLICE_X3Y6.B2        net (fanout=651)      8.487   U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_VME_Init/s_CRadd_offset<0>
    SLICE_X3Y6.CLK       Tas                   0.322   U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_VME_Init/s_FUNC_AMCAP_3<59>
                                                       U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_VME_Init/Mmux_s_FUNC_AMCAP[3][57]_CRdata_i[1]_MUX_3454_o11
                                                       U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_VME_Init/s_FUNC_AMCAP_3_57
    -------------------------------------------------  ---------------------------
    Total                                     13.430ns (1.562ns logic, 11.868ns route)
                                                       (11.6% logic, 88.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.605ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_VME_Init/s_initReadCounter_2 (FF)
  Destination:          U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_VME_Init/s_FUNC_AMCAP_3_57 (FF)
  Requirement:          16.000ns
  Data Path Delay:      13.429ns (Levels of Logic = 4)
  Clock Path Skew:      0.135ns (0.943 - 0.808)
  Source Clock:         clk_62m5_pllxilinx rising at 0.000ns
  Destination Clock:    clk_62m5_pllxilinx rising at 16.000ns
  Clock Uncertainty:    0.101ns

  Clock Uncertainty:          0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.188ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_VME_Init/s_initReadCounter_2 to U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_VME_Init/s_FUNC_AMCAP_3_57
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y39.CQ      Tcko                  0.408   U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_VME_Init/s_initReadCounter<3>
                                                       U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_VME_Init/s_initReadCounter_2
    SLICE_X41Y39.B3      net (fanout=14)       0.552   U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_VME_Init/s_initReadCounter<2>
    SLICE_X41Y39.B       Tilo                  0.259   U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_VME_Init/s_initReadCounter_3_1
                                                       U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_VME_Init/s_initInProgress1
    SLICE_X40Y50.B5      net (fanout=16)       1.046   U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_VME_Init/s_initInProgress
    SLICE_X40Y50.B       Tilo                  0.203   U_VME_Core/U_Wrapped_VME/s_CRaddr<1>
                                                       U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_VME_Init/s_initInProgress2
    SLICE_X40Y36.A3      net (fanout=14)       1.782   U_VME_Core/U_Wrapped_VME/Inst_VME_bus/s_initInProgress
    SLICE_X40Y36.AMUX    Topaa                 0.370   U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_VME_Init/Msub_s_CRadd_offset_cy<3>
                                                       U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_VME_Init/Msub_s_CRadd_offset_lut<0>
                                                       U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_VME_Init/Msub_s_CRadd_offset_cy<3>
    SLICE_X3Y6.B2        net (fanout=651)      8.487   U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_VME_Init/s_CRadd_offset<0>
    SLICE_X3Y6.CLK       Tas                   0.322   U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_VME_Init/s_FUNC_AMCAP_3<59>
                                                       U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_VME_Init/Mmux_s_FUNC_AMCAP[3][57]_CRdata_i[1]_MUX_3454_o11
                                                       U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_VME_Init/s_FUNC_AMCAP_3_57
    -------------------------------------------------  ---------------------------
    Total                                     13.429ns (1.562ns logic, 11.867ns route)
                                                       (11.6% logic, 88.4% route)

--------------------------------------------------------------------------------

Paths for end point U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_VME_Init/s_FUNC_AMCAP_3_56 (SLICE_X3Y6.A4), 21 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.655ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_VME_Init/s_initReadCounter_0 (FF)
  Destination:          U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_VME_Init/s_FUNC_AMCAP_3_56 (FF)
  Requirement:          16.000ns
  Data Path Delay:      13.379ns (Levels of Logic = 4)
  Clock Path Skew:      0.135ns (0.943 - 0.808)
  Source Clock:         clk_62m5_pllxilinx rising at 0.000ns
  Destination Clock:    clk_62m5_pllxilinx rising at 16.000ns
  Clock Uncertainty:    0.101ns

  Clock Uncertainty:          0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.188ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_VME_Init/s_initReadCounter_0 to U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_VME_Init/s_FUNC_AMCAP_3_56
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y39.AQ      Tcko                  0.408   U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_VME_Init/s_initReadCounter<3>
                                                       U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_VME_Init/s_initReadCounter_0
    SLICE_X41Y39.B2      net (fanout=13)       0.667   U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_VME_Init/s_initReadCounter<0>
    SLICE_X41Y39.B       Tilo                  0.259   U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_VME_Init/s_initReadCounter_3_1
                                                       U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_VME_Init/s_initInProgress1
    SLICE_X40Y50.B5      net (fanout=16)       1.046   U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_VME_Init/s_initInProgress
    SLICE_X40Y50.B       Tilo                  0.203   U_VME_Core/U_Wrapped_VME/s_CRaddr<1>
                                                       U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_VME_Init/s_initInProgress2
    SLICE_X40Y36.A3      net (fanout=14)       1.782   U_VME_Core/U_Wrapped_VME/Inst_VME_bus/s_initInProgress
    SLICE_X40Y36.AMUX    Topaa                 0.370   U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_VME_Init/Msub_s_CRadd_offset_cy<3>
                                                       U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_VME_Init/Msub_s_CRadd_offset_lut<0>
                                                       U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_VME_Init/Msub_s_CRadd_offset_cy<3>
    SLICE_X3Y6.A4        net (fanout=651)      8.322   U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_VME_Init/s_CRadd_offset<0>
    SLICE_X3Y6.CLK       Tas                   0.322   U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_VME_Init/s_FUNC_AMCAP_3<59>
                                                       U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_VME_Init/Mmux_s_FUNC_AMCAP[3][56]_CRdata_i[0]_MUX_3455_o11
                                                       U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_VME_Init/s_FUNC_AMCAP_3_56
    -------------------------------------------------  ---------------------------
    Total                                     13.379ns (1.562ns logic, 11.817ns route)
                                                       (11.7% logic, 88.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.769ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_VME_Init/s_initReadCounter_1 (FF)
  Destination:          U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_VME_Init/s_FUNC_AMCAP_3_56 (FF)
  Requirement:          16.000ns
  Data Path Delay:      13.265ns (Levels of Logic = 4)
  Clock Path Skew:      0.135ns (0.943 - 0.808)
  Source Clock:         clk_62m5_pllxilinx rising at 0.000ns
  Destination Clock:    clk_62m5_pllxilinx rising at 16.000ns
  Clock Uncertainty:    0.101ns

  Clock Uncertainty:          0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.188ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_VME_Init/s_initReadCounter_1 to U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_VME_Init/s_FUNC_AMCAP_3_56
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y39.BQ      Tcko                  0.408   U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_VME_Init/s_initReadCounter<3>
                                                       U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_VME_Init/s_initReadCounter_1
    SLICE_X41Y39.B4      net (fanout=14)       0.553   U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_VME_Init/s_initReadCounter<1>
    SLICE_X41Y39.B       Tilo                  0.259   U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_VME_Init/s_initReadCounter_3_1
                                                       U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_VME_Init/s_initInProgress1
    SLICE_X40Y50.B5      net (fanout=16)       1.046   U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_VME_Init/s_initInProgress
    SLICE_X40Y50.B       Tilo                  0.203   U_VME_Core/U_Wrapped_VME/s_CRaddr<1>
                                                       U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_VME_Init/s_initInProgress2
    SLICE_X40Y36.A3      net (fanout=14)       1.782   U_VME_Core/U_Wrapped_VME/Inst_VME_bus/s_initInProgress
    SLICE_X40Y36.AMUX    Topaa                 0.370   U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_VME_Init/Msub_s_CRadd_offset_cy<3>
                                                       U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_VME_Init/Msub_s_CRadd_offset_lut<0>
                                                       U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_VME_Init/Msub_s_CRadd_offset_cy<3>
    SLICE_X3Y6.A4        net (fanout=651)      8.322   U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_VME_Init/s_CRadd_offset<0>
    SLICE_X3Y6.CLK       Tas                   0.322   U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_VME_Init/s_FUNC_AMCAP_3<59>
                                                       U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_VME_Init/Mmux_s_FUNC_AMCAP[3][56]_CRdata_i[0]_MUX_3455_o11
                                                       U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_VME_Init/s_FUNC_AMCAP_3_56
    -------------------------------------------------  ---------------------------
    Total                                     13.265ns (1.562ns logic, 11.703ns route)
                                                       (11.8% logic, 88.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.770ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_VME_Init/s_initReadCounter_2 (FF)
  Destination:          U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_VME_Init/s_FUNC_AMCAP_3_56 (FF)
  Requirement:          16.000ns
  Data Path Delay:      13.264ns (Levels of Logic = 4)
  Clock Path Skew:      0.135ns (0.943 - 0.808)
  Source Clock:         clk_62m5_pllxilinx rising at 0.000ns
  Destination Clock:    clk_62m5_pllxilinx rising at 16.000ns
  Clock Uncertainty:    0.101ns

  Clock Uncertainty:          0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.188ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_VME_Init/s_initReadCounter_2 to U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_VME_Init/s_FUNC_AMCAP_3_56
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y39.CQ      Tcko                  0.408   U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_VME_Init/s_initReadCounter<3>
                                                       U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_VME_Init/s_initReadCounter_2
    SLICE_X41Y39.B3      net (fanout=14)       0.552   U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_VME_Init/s_initReadCounter<2>
    SLICE_X41Y39.B       Tilo                  0.259   U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_VME_Init/s_initReadCounter_3_1
                                                       U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_VME_Init/s_initInProgress1
    SLICE_X40Y50.B5      net (fanout=16)       1.046   U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_VME_Init/s_initInProgress
    SLICE_X40Y50.B       Tilo                  0.203   U_VME_Core/U_Wrapped_VME/s_CRaddr<1>
                                                       U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_VME_Init/s_initInProgress2
    SLICE_X40Y36.A3      net (fanout=14)       1.782   U_VME_Core/U_Wrapped_VME/Inst_VME_bus/s_initInProgress
    SLICE_X40Y36.AMUX    Topaa                 0.370   U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_VME_Init/Msub_s_CRadd_offset_cy<3>
                                                       U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_VME_Init/Msub_s_CRadd_offset_lut<0>
                                                       U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_VME_Init/Msub_s_CRadd_offset_cy<3>
    SLICE_X3Y6.A4        net (fanout=651)      8.322   U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_VME_Init/s_CRadd_offset<0>
    SLICE_X3Y6.CLK       Tas                   0.322   U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_VME_Init/s_FUNC_AMCAP_3<59>
                                                       U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_VME_Init/Mmux_s_FUNC_AMCAP[3][56]_CRdata_i[0]_MUX_3455_o11
                                                       U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_VME_Init/s_FUNC_AMCAP_3_56
    -------------------------------------------------  ---------------------------
    Total                                     13.264ns (1.562ns logic, 11.702ns route)
                                                       (11.8% logic, 88.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_pllxilinx_62m5_clk_buf_0 = PERIOD TIMEGRP "pllxilinx_62m5_clk_buf_0"
        TS_tdc_125m_clk_n_i / 0.5 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point U_VME_Core/U_Wrapped_VME/Inst_VME_CR_CSR_Space/CRAM_1/Mram_CRAM (RAMB8_X2Y27.DIADI1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.266ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_VME_Core/U_Wrapped_VME/Inst_VME_bus/CRAMdata_o_1 (FF)
  Destination:          U_VME_Core/U_Wrapped_VME/Inst_VME_CR_CSR_Space/CRAM_1/Mram_CRAM (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.270ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.067 - 0.063)
  Source Clock:         clk_62m5_pllxilinx rising at 16.000ns
  Destination Clock:    clk_62m5_pllxilinx rising at 16.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_VME_Core/U_Wrapped_VME/Inst_VME_bus/CRAMdata_o_1 to U_VME_Core/U_Wrapped_VME/Inst_VME_CR_CSR_Space/CRAM_1/Mram_CRAM
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y54.BQ      Tcko                  0.200   U_VME_Core/U_Wrapped_VME/Inst_VME_bus/CRAMdata_o<3>
                                                       U_VME_Core/U_Wrapped_VME/Inst_VME_bus/CRAMdata_o_1
    RAMB8_X2Y27.DIADI1   net (fanout=1)        0.123   U_VME_Core/U_Wrapped_VME/Inst_VME_bus/CRAMdata_o<1>
    RAMB8_X2Y27.CLKAWRCLKTrckd_DIA   (-Th)     0.053   U_VME_Core/U_Wrapped_VME/Inst_VME_CR_CSR_Space/CRAM_1/Mram_CRAM
                                                       U_VME_Core/U_Wrapped_VME/Inst_VME_CR_CSR_Space/CRAM_1/Mram_CRAM
    -------------------------------------------------  ---------------------------
    Total                                      0.270ns (0.147ns logic, 0.123ns route)
                                                       (54.4% logic, 45.6% route)

--------------------------------------------------------------------------------

Paths for end point clks_crossing_125M_62M5/mfifo/ram/Mram_ram1 (RAMB8_X2Y61.DIADI4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.267ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_Wb_master/locAddr_o_2 (FF)
  Destination:          clks_crossing_125M_62M5/mfifo/ram/Mram_ram1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.270ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.069 - 0.066)
  Source Clock:         clk_62m5_pllxilinx rising at 16.000ns
  Destination Clock:    clk_62m5_pllxilinx rising at 16.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_Wb_master/locAddr_o_2 to clks_crossing_125M_62M5/mfifo/ram/Mram_ram1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y122.AQ     Tcko                  0.200   U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_Wb_master/locAddr_o<5>
                                                       U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_Wb_master/locAddr_o_2
    RAMB8_X2Y61.DIADI4   net (fanout=1)        0.123   U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_Wb_master/locAddr_o<2>
    RAMB8_X2Y61.CLKAWRCLKTrckd_DIA   (-Th)     0.053   clks_crossing_125M_62M5/mfifo/ram/Mram_ram1
                                                       clks_crossing_125M_62M5/mfifo/ram/Mram_ram1
    -------------------------------------------------  ---------------------------
    Total                                      0.270ns (0.147ns logic, 0.123ns route)
                                                       (54.4% logic, 45.6% route)

--------------------------------------------------------------------------------

Paths for end point clks_crossing_125M_62M5/mfifo/ram/Mram_ram1 (RAMB8_X2Y61.DIADI5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.267ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_Wb_master/locAddr_o_3 (FF)
  Destination:          clks_crossing_125M_62M5/mfifo/ram/Mram_ram1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.270ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.069 - 0.066)
  Source Clock:         clk_62m5_pllxilinx rising at 16.000ns
  Destination Clock:    clk_62m5_pllxilinx rising at 16.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_Wb_master/locAddr_o_3 to clks_crossing_125M_62M5/mfifo/ram/Mram_ram1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y122.BQ     Tcko                  0.200   U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_Wb_master/locAddr_o<5>
                                                       U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_Wb_master/locAddr_o_3
    RAMB8_X2Y61.DIADI5   net (fanout=1)        0.123   U_VME_Core/U_Wrapped_VME/Inst_VME_bus/Inst_Wb_master/locAddr_o<3>
    RAMB8_X2Y61.CLKAWRCLKTrckd_DIA   (-Th)     0.053   clks_crossing_125M_62M5/mfifo/ram/Mram_ram1
                                                       clks_crossing_125M_62M5/mfifo/ram/Mram_ram1
    -------------------------------------------------  ---------------------------
    Total                                      0.270ns (0.147ns logic, 0.123ns route)
                                                       (54.4% logic, 45.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_pllxilinx_62m5_clk_buf_0 = PERIOD TIMEGRP "pllxilinx_62m5_clk_buf_0"
        TS_tdc_125m_clk_n_i / 0.5 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 12.876ns (period - min period limit)
  Period: 16.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: clks_crossing_125M_62M5/sfifo/ram/Mram_ram/CLKBRDCLK
  Logical resource: clks_crossing_125M_62M5/sfifo/ram/Mram_ram/CLKBRDCLK
  Location pin: RAMB8_X3Y53.CLKBRDCLK
  Clock network: clk_62m5_pllxilinx
--------------------------------------------------------------------------------
Slack: 12.876ns (period - min period limit)
  Period: 16.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: U_VME_Core/U_Wrapped_VME_Inst_VME_CR_CSR_Space/Mram_CR_addr[11]_s_CR_Space[4095][7]_wide_mux_4097_OUT1/CLKA
  Logical resource: U_VME_Core/U_Wrapped_VME_Inst_VME_CR_CSR_Space/Mram_CR_addr[11]_s_CR_Space[4095][7]_wide_mux_4097_OUT1/CLKA
  Location pin: RAMB16_X2Y20.CLKA
  Clock network: clk_62m5_pllxilinx
--------------------------------------------------------------------------------
Slack: 12.876ns (period - min period limit)
  Period: 16.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: U_VME_Core/U_Wrapped_VME_Inst_VME_CR_CSR_Space/Mram_CR_addr[11]_s_CR_Space[4095][7]_wide_mux_4097_OUT2/CLKA
  Logical resource: U_VME_Core/U_Wrapped_VME_Inst_VME_CR_CSR_Space/Mram_CR_addr[11]_s_CR_Space[4095][7]_wide_mux_4097_OUT2/CLKA
  Location pin: RAMB16_X2Y18.CLKA
  Clock network: clk_62m5_pllxilinx
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_tdc_125m_clk_p_i
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_tdc_125m_clk_p_i            |      8.000ns|      3.334ns|      1.562ns|            0|            0|            0|            0|
| TS_pllxilinx_62m5_clk_buf     |     16.000ns|      3.124ns|          N/A|            0|            0|            0|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_tdc_125m_clk_n_i
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_tdc_125m_clk_n_i            |      8.000ns|      7.755ns|      6.767ns|            0|            0|       550020|      1811251|
| TS_pllxilinx_62m5_clk_buf_0   |     16.000ns|     13.534ns|          N/A|            0|            0|      1811251|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_20m_vcxo_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_20m_vcxo_i |    8.210|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock tdc_125m_clk_n_i
----------------+---------+---------+---------+---------+
                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------+---------+---------+---------+---------+
tdc_125m_clk_n_i|   13.534|         |         |         |
tdc_125m_clk_p_i|   13.534|         |         |         |
----------------+---------+---------+---------+---------+

Clock to Setup on destination clock tdc_125m_clk_p_i
----------------+---------+---------+---------+---------+
                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------+---------+---------+---------+---------+
tdc_125m_clk_n_i|   13.534|         |         |         |
tdc_125m_clk_p_i|   13.534|         |         |         |
----------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 2361926 paths, 0 nets, and 32527 connections

Design statistics:
   Minimum period:  13.534ns{1}   (Maximum frequency:  73.888MHz)
   Maximum path delay from/to any node:   4.016ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Jul 18 17:09:45 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 335 MB



