# AXI-Stream I2C Master module

This is simple design with Xilinx AXI-Stream Data FIFO IP, AXI-Stream I2C Master and Clock Divider. 

## Clone repository:
```bash
git clone https://github.com/RDSik/axis-i2c-master.git
cd axis-i2c-master
```

## Build project
```bash
make
```

* For simulation use macro filf(wave.do) for QuestaSim and compile Vivado libs
