# BITCS-pre-semester-Pipeline-CPU
This is the project of the pre-semester of BIT, school of CS, which is designing a pipeline CPU for mips. The proj is created by DONGHAI LIAO, ZHANKUN WANG, YUXIANG GUO, PENGXIANG LI, who are senior studients of BIT, school of Computer Science. 
