`timescale 1ns/1ps

module program_counter(
    input [31:0] pc_next,
    input clk,
    input reset,
    input stall_pc,
    output reg [31:0] pc
    );

    always @ (posedge clk or posedge reset)
        begin
            if (reset)
                pc <= 32'h00000000;
            else if (!stall_pc)     // If stalled, hold current PC value
                pc <= pc_next;
        end
    
endmodule

module target_address_mux (
    input [31:0] pc,
    input [31:0] rs1_data,
    input [31:0] immediate_value,
    input jump,
    input branch_condition_match,
    input is_jalr,
    output reg [31:0] target_address
);
    always @(*) begin
        if (is_jalr) begin
            target_address = rs1_data + immediate_value;
        end
        else if (jump || branch_condition_match) begin
            target_address = pc + immediate_value;
        end else begin
            target_address = 32'b0; // Default case, should not happen
        end
    end
endmodule

module pc_mux (
    input  wire [31:0] pc_increment,
    input  wire [31:0] target_addr,            // PC+imm or rs1+imm
    input  wire        jump,
    input  wire        branch_condition_match,
    input  wire [6:0]  opcode,                 // Add opcode input for safety check
    output reg  [31:0] pc_next
);

always @(*) begin
  if      (jump)
    pc_next = target_addr;      // JAL/JALR
  else if (branch_condition_match && (opcode == 7'b1100011))  // Only branch for actual branch instructions
    pc_next = target_addr;      // BEQ/BNE/â€¦ (only if actually a branch instruction)
  else
    pc_next = pc_increment;     // PC+4
end

endmodule

// FIXED: PC increment unit that properly handles the first fetch after reset
module pc_increment_unit(
    input [31:0] current_pc,
    input reset,
    output [31:0] pc_plus_4
);
    // During reset, output 0 to keep PC at 0
    // After reset, PC should increment normally: 0->4->8->etc
    assign pc_plus_4 = reset ? 32'h00000000 : (current_pc + 32'h00000004);
endmodule
