
*** Running vivado
    with args -log axi_lite_m_axi_lite_0_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source axi_lite_m_axi_lite_0_1.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source axi_lite_m_axi_lite_0_1.tcl -notrace
Command: synth_design -top axi_lite_m_axi_lite_0_1 -part xc7z020clg400-2 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 15520 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 391.328 ; gain = 100.730
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'axi_lite_m_axi_lite_0_1' [f:/FPGA_SOC/axi_lite/axi_lite/axi_lite.srcs/sources_1/bd/axi_lite/ip/axi_lite_m_axi_lite_0_1/synth/axi_lite_m_axi_lite_0_1.v:57]
INFO: [Synth 8-638] synthesizing module 'm_axi_lite_v1_0' [f:/FPGA_SOC/axi_lite/axi_lite/axi_lite.srcs/sources_1/bd/axi_lite/ipshared/1476/hdl/m_axi_lite_v1_0.v:4]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'm_axi_lite_v1_0_S00_AXI' [f:/FPGA_SOC/axi_lite/axi_lite/axi_lite.srcs/sources_1/bd/axi_lite/ipshared/1476/hdl/m_axi_lite_v1_0_S00_AXI.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [f:/FPGA_SOC/axi_lite/axi_lite/axi_lite.srcs/sources_1/bd/axi_lite/ipshared/1476/hdl/m_axi_lite_v1_0_S00_AXI.v:231]
INFO: [Synth 8-226] default block is never used [f:/FPGA_SOC/axi_lite/axi_lite/axi_lite.srcs/sources_1/bd/axi_lite/ipshared/1476/hdl/m_axi_lite_v1_0_S00_AXI.v:372]
INFO: [Synth 8-256] done synthesizing module 'm_axi_lite_v1_0_S00_AXI' (1#1) [f:/FPGA_SOC/axi_lite/axi_lite/axi_lite.srcs/sources_1/bd/axi_lite/ipshared/1476/hdl/m_axi_lite_v1_0_S00_AXI.v:4]
INFO: [Synth 8-256] done synthesizing module 'm_axi_lite_v1_0' (2#1) [f:/FPGA_SOC/axi_lite/axi_lite/axi_lite.srcs/sources_1/bd/axi_lite/ipshared/1476/hdl/m_axi_lite_v1_0.v:4]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_m_axi_lite_0_1' (3#1) [f:/FPGA_SOC/axi_lite/axi_lite/axi_lite.srcs/sources_1/bd/axi_lite/ip/axi_lite_m_axi_lite_0_1/synth/axi_lite_m_axi_lite_0_1.v:57]
WARNING: [Synth 8-3331] design m_axi_lite_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design m_axi_lite_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design m_axi_lite_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design m_axi_lite_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design m_axi_lite_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design m_axi_lite_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 443.957 ; gain = 153.359
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 443.957 ; gain = 153.359
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 796.980 ; gain = 0.004
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 796.980 ; gain = 506.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 796.980 ; gain = 506.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 796.980 ; gain = 506.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 796.980 ; gain = 506.383
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	               24 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 5     
	   5 Input     24 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   6 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module m_axi_lite_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	               24 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 5     
	   5 Input     24 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   6 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design axi_lite_m_axi_lite_0_1 has unconnected port s00_axi_awprot[2]
WARNING: [Synth 8-3331] design axi_lite_m_axi_lite_0_1 has unconnected port s00_axi_awprot[1]
WARNING: [Synth 8-3331] design axi_lite_m_axi_lite_0_1 has unconnected port s00_axi_awprot[0]
WARNING: [Synth 8-3331] design axi_lite_m_axi_lite_0_1 has unconnected port s00_axi_arprot[2]
WARNING: [Synth 8-3331] design axi_lite_m_axi_lite_0_1 has unconnected port s00_axi_arprot[1]
WARNING: [Synth 8-3331] design axi_lite_m_axi_lite_0_1 has unconnected port s00_axi_arprot[0]
INFO: [Synth 8-3886] merging instance 'inst/m_axi_lite_v1_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'inst/m_axi_lite_v1_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/m_axi_lite_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/m_axi_lite_v1_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'inst/m_axi_lite_v1_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/m_axi_lite_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/m_axi_lite_v1_0_S00_AXI_inst/rgb_data_reg[0]' (FDE) to 'inst/m_axi_lite_v1_0_S00_AXI_inst/rgb_data_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/m_axi_lite_v1_0_S00_AXI_inst/rgb_data_reg[1]' (FDE) to 'inst/m_axi_lite_v1_0_S00_AXI_inst/rgb_data_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/m_axi_lite_v1_0_S00_AXI_inst/rgb_data_reg[2]' (FDE) to 'inst/m_axi_lite_v1_0_S00_AXI_inst/rgb_data_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/m_axi_lite_v1_0_S00_AXI_inst/rgb_data_reg[3]' (FDE) to 'inst/m_axi_lite_v1_0_S00_AXI_inst/rgb_data_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/m_axi_lite_v1_0_S00_AXI_inst/rgb_data_reg[4]' (FDE) to 'inst/m_axi_lite_v1_0_S00_AXI_inst/rgb_data_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/m_axi_lite_v1_0_S00_AXI_inst/rgb_data_reg[5]' (FDE) to 'inst/m_axi_lite_v1_0_S00_AXI_inst/rgb_data_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/m_axi_lite_v1_0_S00_AXI_inst/rgb_data_reg[6]' (FDE) to 'inst/m_axi_lite_v1_0_S00_AXI_inst/rgb_data_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/m_axi_lite_v1_0_S00_AXI_inst/rgb_data_reg[8]' (FDE) to 'inst/m_axi_lite_v1_0_S00_AXI_inst/rgb_data_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/m_axi_lite_v1_0_S00_AXI_inst/rgb_data_reg[9]' (FDE) to 'inst/m_axi_lite_v1_0_S00_AXI_inst/rgb_data_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/m_axi_lite_v1_0_S00_AXI_inst/rgb_data_reg[10]' (FDE) to 'inst/m_axi_lite_v1_0_S00_AXI_inst/rgb_data_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/m_axi_lite_v1_0_S00_AXI_inst/rgb_data_reg[11]' (FDE) to 'inst/m_axi_lite_v1_0_S00_AXI_inst/rgb_data_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/m_axi_lite_v1_0_S00_AXI_inst/rgb_data_reg[12]' (FDE) to 'inst/m_axi_lite_v1_0_S00_AXI_inst/rgb_data_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/m_axi_lite_v1_0_S00_AXI_inst/rgb_data_reg[13]' (FDE) to 'inst/m_axi_lite_v1_0_S00_AXI_inst/rgb_data_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/m_axi_lite_v1_0_S00_AXI_inst/rgb_data_reg[14]' (FDE) to 'inst/m_axi_lite_v1_0_S00_AXI_inst/rgb_data_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/m_axi_lite_v1_0_S00_AXI_inst/rgb_data_reg[16]' (FDE) to 'inst/m_axi_lite_v1_0_S00_AXI_inst/rgb_data_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/m_axi_lite_v1_0_S00_AXI_inst/rgb_data_reg[17]' (FDE) to 'inst/m_axi_lite_v1_0_S00_AXI_inst/rgb_data_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/m_axi_lite_v1_0_S00_AXI_inst/rgb_data_reg[18]' (FDE) to 'inst/m_axi_lite_v1_0_S00_AXI_inst/rgb_data_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/m_axi_lite_v1_0_S00_AXI_inst/rgb_data_reg[19]' (FDE) to 'inst/m_axi_lite_v1_0_S00_AXI_inst/rgb_data_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/m_axi_lite_v1_0_S00_AXI_inst/rgb_data_reg[20]' (FDE) to 'inst/m_axi_lite_v1_0_S00_AXI_inst/rgb_data_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/m_axi_lite_v1_0_S00_AXI_inst/rgb_data_reg[21]' (FDE) to 'inst/m_axi_lite_v1_0_S00_AXI_inst/rgb_data_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/m_axi_lite_v1_0_S00_AXI_inst/rgb_data_reg[22]' (FDE) to 'inst/m_axi_lite_v1_0_S00_AXI_inst/rgb_data_reg[23]'
INFO: [Synth 8-3332] Sequential element (inst/m_axi_lite_v1_0_S00_AXI_inst/axi_awaddr_reg[1]) is unused and will be removed from module axi_lite_m_axi_lite_0_1.
INFO: [Synth 8-3332] Sequential element (inst/m_axi_lite_v1_0_S00_AXI_inst/axi_awaddr_reg[0]) is unused and will be removed from module axi_lite_m_axi_lite_0_1.
INFO: [Synth 8-3332] Sequential element (inst/m_axi_lite_v1_0_S00_AXI_inst/axi_bresp_reg[1]) is unused and will be removed from module axi_lite_m_axi_lite_0_1.
INFO: [Synth 8-3332] Sequential element (inst/m_axi_lite_v1_0_S00_AXI_inst/axi_araddr_reg[1]) is unused and will be removed from module axi_lite_m_axi_lite_0_1.
INFO: [Synth 8-3332] Sequential element (inst/m_axi_lite_v1_0_S00_AXI_inst/axi_araddr_reg[0]) is unused and will be removed from module axi_lite_m_axi_lite_0_1.
INFO: [Synth 8-3332] Sequential element (inst/m_axi_lite_v1_0_S00_AXI_inst/axi_rresp_reg[1]) is unused and will be removed from module axi_lite_m_axi_lite_0_1.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 796.980 ; gain = 506.383
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 804.594 ; gain = 513.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 804.816 ; gain = 514.219
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 825.527 ; gain = 534.930
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 825.527 ; gain = 534.930
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 825.527 ; gain = 534.930
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 825.527 ; gain = 534.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 825.527 ; gain = 534.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 825.527 ; gain = 534.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 825.527 ; gain = 534.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     1|
|2     |LUT2 |     3|
|3     |LUT3 |     1|
|4     |LUT4 |    26|
|5     |LUT6 |    43|
|6     |FDRE |   172|
|7     |FDSE |     1|
+------+-----+------+

Report Instance Areas: 
+------+---------------------------------+------------------------+------+
|      |Instance                         |Module                  |Cells |
+------+---------------------------------+------------------------+------+
|1     |top                              |                        |   247|
|2     |  inst                           |m_axi_lite_v1_0         |   247|
|3     |    m_axi_lite_v1_0_S00_AXI_inst |m_axi_lite_v1_0_S00_AXI |   247|
+------+---------------------------------+------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 825.527 ; gain = 534.930
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:27 . Memory (MB): peak = 825.527 ; gain = 181.906
Synthesis Optimization Complete : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 825.527 ; gain = 534.930
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
48 Infos, 12 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 827.934 ; gain = 548.805
INFO: [Common 17-1381] The checkpoint 'F:/FPGA_SOC/axi_lite/axi_lite/axi_lite.runs/axi_lite_m_axi_lite_0_1_synth_1/axi_lite_m_axi_lite_0_1.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP f:/FPGA_SOC/axi_lite/axi_lite/axi_lite.srcs/sources_1/bd/axi_lite/ip/axi_lite_m_axi_lite_0_1/axi_lite_m_axi_lite_0_1.xci
INFO: [Coretcl 2-1174] Renamed 2 cell refs.
INFO: [Common 17-1381] The checkpoint 'F:/FPGA_SOC/axi_lite/axi_lite/axi_lite.runs/axi_lite_m_axi_lite_0_1_synth_1/axi_lite_m_axi_lite_0_1.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file axi_lite_m_axi_lite_0_1_utilization_synth.rpt -pb axi_lite_m_axi_lite_0_1_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 827.934 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Apr 10 14:51:15 2018...
