multiline_comment|/*&n; *  piix.c, v1.5 2002/05/03&n; *&n; *  Copyright (c) 2000-2002 Vojtech Pavlik&n; *&n; *  Based on the work of:&n; *&t;Andrzej Krzysztofowicz&n; *      Andre Hedrick&n; *&n; *  Thanks to Daniela Egbert for advice on PIIX bugs.&n; *  Thanks to Ulf Axelsson for noticing that ICH4 only documents UDMA100.&n; */
multiline_comment|/*&n; * Intel PIIX/ICH and Efar Victory66 IDE driver for Linux.&n; *&n; * UDMA66 and higher modes are autoenabled only in case the BIOS has detected a&n; * 80 wire cable. To ignore the BIOS data and assume the cable is present, use&n; * &squot;ide0=ata66&squot; or &squot;ide1=ata66&squot; on the kernel command line.&n; */
multiline_comment|/*&n; * This program is free software; you can redistribute it and/or modify&n; * it under the terms of the GNU General Public License as published by&n; * the Free Software Foundation; either version 2 of the License, or&n; * (at your option) any later version.&n; *&n; * This program is distributed in the hope that it will be useful,&n; * but WITHOUT ANY WARRANTY; without even the implied warranty of&n; * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the&n; * GNU General Public License for more details.&n; *&n; * You should have received a copy of the GNU General Public License&n; * along with this program; if not, write to the Free Software&n; * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA&n; *&n; * Should you need to contact me, the author, you can do so either by&n; * e-mail - mail your message to &lt;vojtech@ucw.cz&gt;, or by paper mail:&n; * Vojtech Pavlik, Simunkova 1594, Prague 8, 182 00 Czech Republic&n; */
macro_line|#include &lt;linux/config.h&gt;
macro_line|#include &lt;linux/kernel.h&gt;
macro_line|#include &lt;linux/ioport.h&gt;
macro_line|#include &lt;linux/blkdev.h&gt;
macro_line|#include &lt;linux/pci.h&gt;
macro_line|#include &lt;linux/init.h&gt;
macro_line|#include &lt;linux/ide.h&gt;
macro_line|#include &lt;asm/io.h&gt;
macro_line|#include &quot;ata-timing.h&quot;
macro_line|#include &quot;pcihost.h&quot;
DECL|macro|PIIX_IDETIM0
mdefine_line|#define PIIX_IDETIM0&t;&t;0x40
DECL|macro|PIIX_IDETIM1
mdefine_line|#define PIIX_IDETIM1&t;&t;0x42
DECL|macro|PIIX_SIDETIM
mdefine_line|#define PIIX_SIDETIM&t;&t;0x44
DECL|macro|PIIX_IDESTAT
mdefine_line|#define PIIX_IDESTAT&t;&t;0x47
DECL|macro|PIIX_UDMACTL
mdefine_line|#define PIIX_UDMACTL&t;&t;0x48
DECL|macro|PIIX_UDMATIM
mdefine_line|#define PIIX_UDMATIM&t;&t;0x4a
DECL|macro|PIIX_IDECFG
mdefine_line|#define PIIX_IDECFG&t;&t;0x54
DECL|macro|PIIX_UDMA
mdefine_line|#define PIIX_UDMA&t;&t;0x07
DECL|macro|PIIX_UDMA_NONE
mdefine_line|#define PIIX_UDMA_NONE&t;&t;0x00
DECL|macro|PIIX_UDMA_33
mdefine_line|#define PIIX_UDMA_33&t;&t;0x01
DECL|macro|PIIX_UDMA_66
mdefine_line|#define PIIX_UDMA_66&t;&t;0x02
DECL|macro|PIIX_UDMA_100
mdefine_line|#define PIIX_UDMA_100&t;&t;0x03
DECL|macro|PIIX_UDMA_133
mdefine_line|#define PIIX_UDMA_133&t;&t;0x04
DECL|macro|PIIX_NO_SITRE
mdefine_line|#define PIIX_NO_SITRE&t;&t;0x08&t;/* Chip doesn&squot;t have separate slave timing */
DECL|macro|PIIX_PINGPONG
mdefine_line|#define PIIX_PINGPONG&t;&t;0x10&t;/* Enable ping-pong buffers */
DECL|macro|PIIX_VICTORY
mdefine_line|#define PIIX_VICTORY&t;&t;0x20&t;/* Efar Victory66 has a different UDMA setup */
DECL|macro|PIIX_CHECK_REV
mdefine_line|#define PIIX_CHECK_REV&t;&t;0x40&t;/* May be a buggy revision of PIIX */
DECL|macro|PIIX_NODMA
mdefine_line|#define PIIX_NODMA&t;&t;0x80&t;/* Don&squot;t do DMA with this chip */
multiline_comment|/*&n; * Intel IDE chips&n; */
DECL|struct|piix_ide_chip
r_static
r_struct
id|piix_ide_chip
(brace
DECL|member|id
r_int
r_int
id|id
suffix:semicolon
DECL|member|flags
r_int
r_char
id|flags
suffix:semicolon
DECL|variable|piix_ide_chips
)brace
id|piix_ide_chips
(braket
)braket
op_assign
(brace
(brace
id|PCI_DEVICE_ID_INTEL_82801DB_9
comma
id|PIIX_UDMA_100
op_or
id|PIIX_PINGPONG
)brace
comma
multiline_comment|/* Intel 82801DB ICH4 */
(brace
id|PCI_DEVICE_ID_INTEL_82801CA_11
comma
id|PIIX_UDMA_100
op_or
id|PIIX_PINGPONG
)brace
comma
multiline_comment|/* Intel 82801CA ICH3/ICH3-S */
(brace
id|PCI_DEVICE_ID_INTEL_82801CA_10
comma
id|PIIX_UDMA_100
op_or
id|PIIX_PINGPONG
)brace
comma
multiline_comment|/* Intel 82801CAM ICH3-M */
(brace
id|PCI_DEVICE_ID_INTEL_82801E_9
comma
id|PIIX_UDMA_100
op_or
id|PIIX_PINGPONG
)brace
comma
multiline_comment|/* Intel 82801E C-ICH */
(brace
id|PCI_DEVICE_ID_INTEL_82801BA_9
comma
id|PIIX_UDMA_100
op_or
id|PIIX_PINGPONG
)brace
comma
multiline_comment|/* Intel 82801BA ICH2 */
(brace
id|PCI_DEVICE_ID_INTEL_82801BA_8
comma
id|PIIX_UDMA_100
op_or
id|PIIX_PINGPONG
)brace
comma
multiline_comment|/* Intel 82801BAM ICH2-M */
(brace
id|PCI_DEVICE_ID_INTEL_82801AB_1
comma
id|PIIX_UDMA_33
op_or
id|PIIX_PINGPONG
)brace
comma
multiline_comment|/* Intel 82801AB ICH0 */
(brace
id|PCI_DEVICE_ID_INTEL_82801AA_1
comma
id|PIIX_UDMA_66
op_or
id|PIIX_PINGPONG
)brace
comma
multiline_comment|/* Intel 82801AA ICH */
(brace
id|PCI_DEVICE_ID_INTEL_82372FB_1
comma
id|PIIX_UDMA_66
)brace
comma
multiline_comment|/* Intel 82372FB PIIX5 */
(brace
id|PCI_DEVICE_ID_INTEL_82443MX_1
comma
id|PIIX_UDMA_33
)brace
comma
multiline_comment|/* Intel 82443MX MPIIX4 */
(brace
id|PCI_DEVICE_ID_INTEL_82371AB
comma
id|PIIX_UDMA_33
)brace
comma
multiline_comment|/* Intel 82371AB/EB PIIX4/PIIX4E */
(brace
id|PCI_DEVICE_ID_INTEL_82371SB_1
comma
id|PIIX_UDMA_NONE
)brace
comma
multiline_comment|/* Intel 82371SB PIIX3 */
(brace
id|PCI_DEVICE_ID_INTEL_82371FB_1
comma
id|PIIX_UDMA_NONE
op_or
id|PIIX_NO_SITRE
op_or
id|PIIX_CHECK_REV
)brace
comma
multiline_comment|/* Intel 82371FB PIIX */
(brace
id|PCI_DEVICE_ID_EFAR_SLC90E66_1
comma
id|PIIX_UDMA_66
op_or
id|PIIX_VICTORY
)brace
comma
multiline_comment|/* Efar Victory66 */
(brace
l_int|0
)brace
)brace
suffix:semicolon
DECL|variable|piix_config
r_static
r_struct
id|piix_ide_chip
op_star
id|piix_config
suffix:semicolon
DECL|variable|piix_enabled
r_static
r_int
r_char
id|piix_enabled
suffix:semicolon
DECL|variable|piix_dma
r_static
r_char
op_star
id|piix_dma
(braket
)braket
op_assign
(brace
l_string|&quot;MWDMA16&quot;
comma
l_string|&quot;UDMA33&quot;
comma
l_string|&quot;UDMA66&quot;
comma
l_string|&quot;UDMA100&quot;
comma
l_string|&quot;UDMA133&quot;
)brace
suffix:semicolon
multiline_comment|/*&n; * piix_set_speed() writes timing values to the chipset registers&n; */
DECL|function|piix_set_speed
r_static
r_void
id|piix_set_speed
c_func
(paren
r_struct
id|pci_dev
op_star
id|dev
comma
r_int
r_char
id|dn
comma
r_struct
id|ata_timing
op_star
id|timing
comma
r_int
id|umul
)paren
(brace
r_int
r_int
id|t
suffix:semicolon
r_int
r_char
id|u
suffix:semicolon
r_int
r_int
id|c
suffix:semicolon
id|pci_read_config_word
c_func
(paren
id|dev
comma
id|PIIX_IDETIM0
op_plus
(paren
id|dn
op_amp
l_int|2
)paren
comma
op_amp
id|t
)paren
suffix:semicolon
r_switch
c_cond
(paren
id|dn
op_amp
l_int|1
)paren
(brace
r_case
l_int|1
suffix:colon
r_if
c_cond
(paren
id|timing-&gt;cycle
OG
l_int|9
)paren
(brace
id|t
op_and_assign
op_complement
l_int|0x30
suffix:semicolon
r_break
suffix:semicolon
)brace
r_if
c_cond
(paren
op_complement
id|piix_config-&gt;flags
op_amp
id|PIIX_NO_SITRE
)paren
(brace
id|pci_read_config_byte
c_func
(paren
id|dev
comma
id|PIIX_SIDETIM
comma
op_amp
id|u
)paren
suffix:semicolon
id|u
op_and_assign
op_complement
(paren
l_int|0xf
op_lshift
(paren
(paren
id|dn
op_amp
l_int|2
)paren
op_lshift
l_int|1
)paren
)paren
suffix:semicolon
id|t
op_or_assign
l_int|0x30
suffix:semicolon
id|u
op_or_assign
(paren
l_int|4
op_minus
id|FIT
c_func
(paren
id|timing-&gt;recover
comma
l_int|1
comma
l_int|4
)paren
)paren
op_lshift
(paren
(paren
id|dn
op_amp
l_int|2
)paren
op_lshift
l_int|1
)paren
suffix:semicolon
id|u
op_or_assign
(paren
l_int|5
op_minus
id|FIT
c_func
(paren
id|timing-&gt;active
comma
l_int|2
comma
l_int|5
)paren
)paren
op_lshift
(paren
(paren
(paren
id|dn
op_amp
l_int|2
)paren
op_lshift
l_int|1
)paren
op_plus
l_int|2
)paren
suffix:semicolon
id|pci_write_config_byte
c_func
(paren
id|dev
comma
id|PIIX_SIDETIM
comma
id|u
)paren
suffix:semicolon
r_break
suffix:semicolon
)brace
r_case
l_int|0
suffix:colon
r_if
c_cond
(paren
(paren
op_complement
id|dn
op_amp
l_int|1
)paren
op_logical_and
id|timing-&gt;cycle
OG
l_int|9
)paren
(brace
id|t
op_and_assign
op_complement
l_int|0x03
suffix:semicolon
r_break
suffix:semicolon
)brace
id|t
op_and_assign
l_int|0xccff
suffix:semicolon
id|t
op_or_assign
l_int|0x03
op_lshift
(paren
(paren
id|dn
op_amp
l_int|1
)paren
op_lshift
l_int|2
)paren
suffix:semicolon
id|t
op_or_assign
(paren
l_int|4
op_minus
id|FIT
c_func
(paren
id|timing-&gt;recover
comma
l_int|1
comma
l_int|4
)paren
)paren
op_lshift
l_int|8
suffix:semicolon
id|t
op_or_assign
(paren
l_int|5
op_minus
id|FIT
c_func
(paren
id|timing-&gt;active
comma
l_int|2
comma
l_int|5
)paren
)paren
op_lshift
l_int|12
suffix:semicolon
)brace
id|pci_write_config_word
c_func
(paren
id|dev
comma
id|PIIX_IDETIM0
op_plus
(paren
id|dn
op_amp
l_int|2
)paren
comma
id|t
)paren
suffix:semicolon
r_if
c_cond
(paren
op_logical_neg
(paren
id|piix_config-&gt;flags
op_amp
id|PIIX_UDMA
)paren
)paren
r_return
suffix:semicolon
id|pci_read_config_byte
c_func
(paren
id|dev
comma
id|PIIX_UDMACTL
comma
op_amp
id|u
)paren
suffix:semicolon
id|u
op_and_assign
op_complement
(paren
l_int|1
op_lshift
id|dn
)paren
suffix:semicolon
r_if
c_cond
(paren
id|timing-&gt;udma
)paren
(brace
id|u
op_or_assign
l_int|1
op_lshift
id|dn
suffix:semicolon
id|pci_read_config_word
c_func
(paren
id|dev
comma
id|PIIX_UDMATIM
comma
op_amp
id|t
)paren
suffix:semicolon
r_if
c_cond
(paren
id|piix_config-&gt;flags
op_amp
id|PIIX_VICTORY
)paren
(brace
id|t
op_and_assign
op_complement
(paren
l_int|0x07
op_lshift
(paren
id|dn
op_lshift
l_int|2
)paren
)paren
suffix:semicolon
id|t
op_or_assign
(paren
l_int|8
op_minus
id|FIT
c_func
(paren
id|timing-&gt;udma
comma
l_int|2
comma
l_int|8
)paren
)paren
op_lshift
(paren
id|dn
op_lshift
l_int|2
)paren
suffix:semicolon
)brace
r_else
(brace
id|t
op_and_assign
op_complement
(paren
l_int|0x03
op_lshift
(paren
id|dn
op_lshift
l_int|2
)paren
)paren
suffix:semicolon
id|t
op_or_assign
(paren
l_int|4
op_minus
id|FIT
c_func
(paren
id|timing-&gt;udma
comma
l_int|2
comma
l_int|4
)paren
)paren
op_lshift
(paren
id|dn
op_lshift
l_int|2
)paren
suffix:semicolon
)brace
id|pci_write_config_word
c_func
(paren
id|dev
comma
id|PIIX_UDMATIM
comma
id|t
)paren
suffix:semicolon
r_if
c_cond
(paren
(paren
id|piix_config-&gt;flags
op_amp
id|PIIX_UDMA
)paren
OG
id|PIIX_UDMA_33
op_logical_and
op_complement
id|piix_config-&gt;flags
op_amp
id|PIIX_VICTORY
)paren
(brace
id|pci_read_config_dword
c_func
(paren
id|dev
comma
id|PIIX_IDECFG
comma
op_amp
id|c
)paren
suffix:semicolon
r_if
c_cond
(paren
(paren
id|piix_config-&gt;flags
op_amp
id|PIIX_UDMA
)paren
OG
id|PIIX_UDMA_66
)paren
id|c
op_and_assign
op_complement
(paren
l_int|1
op_lshift
(paren
id|dn
op_plus
l_int|12
)paren
)paren
suffix:semicolon
id|c
op_and_assign
op_complement
(paren
l_int|1
op_lshift
id|dn
)paren
suffix:semicolon
r_switch
c_cond
(paren
id|umul
)paren
(brace
r_case
l_int|2
suffix:colon
id|c
op_or_assign
l_int|1
op_lshift
id|dn
suffix:semicolon
r_break
suffix:semicolon
r_case
l_int|4
suffix:colon
id|c
op_or_assign
l_int|1
op_lshift
(paren
id|dn
op_plus
l_int|12
)paren
suffix:semicolon
r_break
suffix:semicolon
)brace
id|pci_write_config_dword
c_func
(paren
id|dev
comma
id|PIIX_IDECFG
comma
id|c
)paren
suffix:semicolon
)brace
)brace
id|pci_write_config_byte
c_func
(paren
id|dev
comma
id|PIIX_UDMACTL
comma
id|u
)paren
suffix:semicolon
)brace
multiline_comment|/*&n; * piix_set_drive() computes timing values configures the drive and&n; * the chipset to a desired transfer mode. It also can be called&n; * by upper layers.&n; */
DECL|function|piix_set_drive
r_static
r_int
id|piix_set_drive
c_func
(paren
r_struct
id|ata_device
op_star
id|drive
comma
r_int
r_char
id|speed
)paren
(brace
r_struct
id|ata_device
op_star
id|peer
op_assign
id|drive-&gt;channel-&gt;drives
op_plus
(paren
op_complement
id|drive-&gt;dn
op_amp
l_int|1
)paren
suffix:semicolon
r_struct
id|ata_timing
id|t
comma
id|p
suffix:semicolon
r_int
id|err
comma
id|T
comma
id|UT
comma
id|umul
op_assign
l_int|1
suffix:semicolon
r_if
c_cond
(paren
id|speed
op_ne
id|XFER_PIO_SLOW
op_logical_and
id|speed
op_ne
id|drive-&gt;current_speed
)paren
r_if
c_cond
(paren
(paren
id|err
op_assign
id|ide_config_drive_speed
c_func
(paren
id|drive
comma
id|speed
)paren
)paren
)paren
r_return
id|err
suffix:semicolon
r_if
c_cond
(paren
id|speed
OG
id|XFER_UDMA_2
op_logical_and
(paren
id|piix_config-&gt;flags
op_amp
id|PIIX_UDMA
)paren
op_ge
id|PIIX_UDMA_66
)paren
id|umul
op_assign
l_int|2
suffix:semicolon
r_if
c_cond
(paren
id|speed
OG
id|XFER_UDMA_4
op_logical_and
(paren
id|piix_config-&gt;flags
op_amp
id|PIIX_UDMA
)paren
op_ge
id|PIIX_UDMA_100
)paren
id|umul
op_assign
l_int|4
suffix:semicolon
id|T
op_assign
l_int|1000000000
op_div
id|system_bus_speed
suffix:semicolon
id|UT
op_assign
id|T
op_div
id|umul
suffix:semicolon
id|ata_timing_compute
c_func
(paren
id|drive
comma
id|speed
comma
op_amp
id|t
comma
id|T
comma
id|UT
)paren
suffix:semicolon
r_if
c_cond
(paren
(paren
id|piix_config-&gt;flags
op_amp
id|PIIX_NO_SITRE
)paren
op_logical_and
id|peer-&gt;present
)paren
(brace
id|ata_timing_compute
c_func
(paren
id|peer
comma
id|peer-&gt;current_speed
comma
op_amp
id|p
comma
id|T
comma
id|UT
)paren
suffix:semicolon
r_if
c_cond
(paren
id|t.cycle
op_le
l_int|9
op_logical_and
id|p.cycle
op_le
l_int|9
)paren
id|ata_timing_merge
c_func
(paren
op_amp
id|p
comma
op_amp
id|t
comma
op_amp
id|t
comma
id|IDE_TIMING_ALL
)paren
suffix:semicolon
)brace
id|piix_set_speed
c_func
(paren
id|drive-&gt;channel-&gt;pci_dev
comma
id|drive-&gt;dn
comma
op_amp
id|t
comma
id|umul
)paren
suffix:semicolon
r_return
l_int|0
suffix:semicolon
)brace
multiline_comment|/*&n; * piix_tune_drive() is a callback from upper layers for&n; * PIO-only tuning.&n; */
DECL|function|piix_tune_drive
r_static
r_void
id|piix_tune_drive
c_func
(paren
r_struct
id|ata_device
op_star
id|drive
comma
r_int
r_char
id|pio
)paren
(brace
r_if
c_cond
(paren
op_logical_neg
(paren
(paren
id|piix_enabled
op_rshift
id|drive-&gt;channel-&gt;unit
)paren
op_amp
l_int|1
)paren
)paren
r_return
suffix:semicolon
r_if
c_cond
(paren
id|pio
op_eq
l_int|255
)paren
(brace
id|piix_set_drive
c_func
(paren
id|drive
comma
id|ata_timing_mode
c_func
(paren
id|drive
comma
id|XFER_PIO
op_or
id|XFER_EPIO
)paren
)paren
suffix:semicolon
r_return
suffix:semicolon
)brace
id|piix_set_drive
c_func
(paren
id|drive
comma
id|XFER_PIO_0
op_plus
id|min_t
c_func
(paren
id|byte
comma
id|pio
comma
l_int|5
)paren
)paren
suffix:semicolon
)brace
macro_line|#ifdef CONFIG_BLK_DEV_IDEDMA
DECL|function|piix_modes_map
r_static
r_int
id|__init
id|piix_modes_map
c_func
(paren
r_struct
id|ata_channel
op_star
id|ch
)paren
(brace
r_int
id|w80
op_assign
id|ch-&gt;udma_four
suffix:semicolon
r_int
id|map
op_assign
id|XFER_EPIO
op_or
(paren
id|piix_config-&gt;flags
op_amp
id|PIIX_NODMA
ques
c_cond
l_int|0
suffix:colon
(paren
id|XFER_SWDMA
op_or
id|XFER_MWDMA
op_or
(paren
id|piix_config-&gt;flags
op_amp
id|PIIX_UDMA
ques
c_cond
id|XFER_UDMA
suffix:colon
l_int|0
)paren
op_or
(paren
id|w80
op_logical_and
(paren
id|piix_config-&gt;flags
op_amp
id|PIIX_UDMA
)paren
op_ge
id|PIIX_UDMA_66
ques
c_cond
id|XFER_UDMA_66
suffix:colon
l_int|0
)paren
op_or
(paren
id|w80
op_logical_and
(paren
id|piix_config-&gt;flags
op_amp
id|PIIX_UDMA
)paren
op_ge
id|PIIX_UDMA_100
ques
c_cond
id|XFER_UDMA_100
suffix:colon
l_int|0
)paren
op_or
(paren
id|w80
op_logical_and
(paren
id|piix_config-&gt;flags
op_amp
id|PIIX_UDMA
)paren
op_ge
id|PIIX_UDMA_133
ques
c_cond
id|XFER_UDMA_133
suffix:colon
l_int|0
)paren
)paren
)paren
suffix:semicolon
r_return
id|map
suffix:semicolon
)brace
macro_line|#endif
multiline_comment|/*&n; * The initialization callback. Here we determine the IDE chip type&n; * and initialize its drive independent registers.&n; */
DECL|function|piix_init_chipset
r_static
r_int
r_int
id|__init
id|piix_init_chipset
c_func
(paren
r_struct
id|pci_dev
op_star
id|dev
)paren
(brace
r_struct
id|pci_dev
op_star
id|orion
op_assign
l_int|NULL
suffix:semicolon
r_int
r_int
id|u
suffix:semicolon
r_int
r_int
id|w
suffix:semicolon
r_int
r_char
id|t
suffix:semicolon
r_int
id|i
suffix:semicolon
multiline_comment|/*&n; * Find out which Intel IDE this is.&n; */
r_for
c_loop
(paren
id|piix_config
op_assign
id|piix_ide_chips
suffix:semicolon
id|piix_config-&gt;id
op_ne
l_int|0
suffix:semicolon
op_increment
id|piix_config
)paren
r_if
c_cond
(paren
id|dev-&gt;device
op_eq
id|piix_config-&gt;id
)paren
r_break
suffix:semicolon
multiline_comment|/*&n; * Check for possibly broken DMA configs.&n; */
r_if
c_cond
(paren
id|piix_config-&gt;flags
op_amp
id|PIIX_CHECK_REV
)paren
(brace
id|pci_read_config_byte
c_func
(paren
id|dev
comma
id|PCI_REVISION_ID
comma
op_amp
id|t
)paren
suffix:semicolon
r_if
c_cond
(paren
id|t
OL
l_int|2
)paren
(brace
id|printk
c_func
(paren
id|KERN_INFO
l_string|&quot;PIIX: Found buggy old PIIX rev %#x, disabling DMA&bslash;n&quot;
comma
id|t
)paren
suffix:semicolon
id|piix_config-&gt;flags
op_or_assign
id|PIIX_NODMA
suffix:semicolon
)brace
)brace
r_if
c_cond
(paren
(paren
id|orion
op_assign
id|pci_find_device
c_func
(paren
id|PCI_VENDOR_ID_INTEL
comma
id|PCI_DEVICE_ID_INTEL_82454GX
comma
l_int|NULL
)paren
)paren
)paren
(brace
id|pci_read_config_byte
c_func
(paren
id|orion
comma
id|PCI_REVISION_ID
comma
op_amp
id|t
)paren
suffix:semicolon
r_if
c_cond
(paren
id|t
OL
l_int|4
)paren
(brace
id|printk
c_func
(paren
id|KERN_INFO
l_string|&quot;PIIX: Found buggy 82454GX Orion bridge rev %#x, disabling DMA&bslash;n&quot;
comma
id|t
)paren
suffix:semicolon
id|piix_config-&gt;flags
op_or_assign
id|PIIX_NODMA
suffix:semicolon
)brace
)brace
multiline_comment|/*&n; * Enable ping-pong buffers where applicable.&n; */
r_if
c_cond
(paren
id|piix_config-&gt;flags
op_amp
id|PIIX_PINGPONG
)paren
(brace
id|pci_read_config_dword
c_func
(paren
id|dev
comma
id|PIIX_IDECFG
comma
op_amp
id|u
)paren
suffix:semicolon
id|u
op_or_assign
l_int|0x400
suffix:semicolon
id|pci_write_config_dword
c_func
(paren
id|dev
comma
id|PIIX_IDECFG
comma
id|u
)paren
suffix:semicolon
)brace
multiline_comment|/*&n; * Detect enabled interfaces, enable slave separate timing if possible.&n; */
r_for
c_loop
(paren
id|i
op_assign
l_int|0
suffix:semicolon
id|i
OL
l_int|2
suffix:semicolon
id|i
op_increment
)paren
(brace
id|pci_read_config_word
c_func
(paren
id|dev
comma
id|PIIX_IDETIM0
op_plus
(paren
id|i
op_lshift
l_int|1
)paren
comma
op_amp
id|w
)paren
suffix:semicolon
id|piix_enabled
op_or_assign
(paren
id|w
op_amp
l_int|0x8000
)paren
ques
c_cond
(paren
l_int|1
op_lshift
id|i
)paren
suffix:colon
l_int|0
suffix:semicolon
id|w
op_and_assign
l_int|0x8c00
suffix:semicolon
r_if
c_cond
(paren
op_complement
id|piix_config-&gt;flags
op_amp
id|PIIX_NO_SITRE
)paren
id|w
op_or_assign
l_int|0x4000
suffix:semicolon
id|w
op_or_assign
l_int|0x44
suffix:semicolon
id|pci_write_config_word
c_func
(paren
id|dev
comma
id|PIIX_IDETIM0
op_plus
(paren
id|i
op_lshift
l_int|1
)paren
comma
id|w
)paren
suffix:semicolon
)brace
multiline_comment|/*&n; * Print the boot message.&n; */
id|printk
c_func
(paren
id|KERN_INFO
l_string|&quot;PIIX: %s %s controller on pci%s&bslash;n&quot;
comma
id|dev-&gt;name
comma
id|piix_dma
(braket
id|piix_config-&gt;flags
op_amp
id|PIIX_UDMA
)braket
comma
id|dev-&gt;slot_name
)paren
suffix:semicolon
r_return
l_int|0
suffix:semicolon
)brace
DECL|function|piix_ata66_check
r_static
r_int
r_int
id|__init
id|piix_ata66_check
c_func
(paren
r_struct
id|ata_channel
op_star
id|ch
)paren
(brace
r_int
r_char
id|t
suffix:semicolon
r_int
r_int
id|u
suffix:semicolon
r_if
c_cond
(paren
(paren
id|piix_config-&gt;flags
op_amp
id|PIIX_UDMA
)paren
OL
id|PIIX_UDMA_66
)paren
r_return
l_int|0
suffix:semicolon
r_if
c_cond
(paren
id|piix_config-&gt;flags
op_amp
id|PIIX_VICTORY
)paren
(brace
id|pci_read_config_byte
c_func
(paren
id|ch-&gt;pci_dev
comma
id|PIIX_IDESTAT
comma
op_amp
id|t
)paren
suffix:semicolon
r_return
id|ch-&gt;unit
ques
c_cond
(paren
id|t
op_amp
l_int|1
)paren
suffix:colon
op_logical_neg
op_logical_neg
(paren
id|t
op_amp
l_int|2
)paren
suffix:semicolon
)brace
id|pci_read_config_dword
c_func
(paren
id|ch-&gt;pci_dev
comma
id|PIIX_IDECFG
comma
op_amp
id|u
)paren
suffix:semicolon
r_return
id|ch-&gt;unit
ques
c_cond
op_logical_neg
op_logical_neg
(paren
id|u
op_amp
l_int|0xc0
)paren
suffix:colon
op_logical_neg
op_logical_neg
(paren
id|u
op_amp
l_int|0x30
)paren
suffix:semicolon
)brace
DECL|function|piix_init_channel
r_static
r_void
id|__init
id|piix_init_channel
c_func
(paren
r_struct
id|ata_channel
op_star
id|ch
)paren
(brace
r_int
id|i
suffix:semicolon
id|ch-&gt;udma_four
op_assign
id|piix_ata66_check
c_func
(paren
id|ch
)paren
suffix:semicolon
id|ch-&gt;tuneproc
op_assign
op_amp
id|piix_tune_drive
suffix:semicolon
id|ch-&gt;speedproc
op_assign
op_amp
id|piix_set_drive
suffix:semicolon
id|ch-&gt;io_32bit
op_assign
l_int|1
suffix:semicolon
id|ch-&gt;unmask
op_assign
l_int|1
suffix:semicolon
r_for
c_loop
(paren
id|i
op_assign
l_int|0
suffix:semicolon
id|i
OL
l_int|2
suffix:semicolon
id|i
op_increment
)paren
(brace
id|ch-&gt;drives
(braket
id|i
)braket
dot
id|autotune
op_assign
l_int|1
suffix:semicolon
id|ch-&gt;drives
(braket
id|i
)braket
dot
id|dn
op_assign
id|ch-&gt;unit
op_star
l_int|2
op_plus
id|i
suffix:semicolon
)brace
macro_line|#ifdef CONFIG_BLK_DEV_IDEDMA
r_if
c_cond
(paren
id|ch-&gt;dma_base
)paren
(brace
id|ch-&gt;highmem
op_assign
l_int|1
suffix:semicolon
id|ch-&gt;modes_map
op_assign
id|piix_modes_map
c_func
(paren
id|ch
)paren
suffix:semicolon
id|ch-&gt;udma_setup
op_assign
id|udma_generic_setup
suffix:semicolon
)brace
macro_line|#endif
)brace
multiline_comment|/*&n; * We allow the BM-DMA driver only work on enabled interfaces,&n; * and only if DMA is safe with the chip and bridge.&n; */
DECL|function|piix_init_dma
r_static
r_void
id|__init
id|piix_init_dma
c_func
(paren
r_struct
id|ata_channel
op_star
id|ch
comma
r_int
r_int
id|dmabase
)paren
(brace
r_if
c_cond
(paren
(paren
(paren
id|piix_enabled
op_rshift
id|ch-&gt;unit
)paren
op_amp
l_int|1
)paren
op_logical_and
op_logical_neg
(paren
id|piix_config-&gt;flags
op_amp
id|PIIX_NODMA
)paren
)paren
id|ata_init_dma
c_func
(paren
id|ch
comma
id|dmabase
)paren
suffix:semicolon
)brace
multiline_comment|/* module data table */
DECL|variable|__initdata
r_static
r_struct
id|ata_pci_device
id|chipsets
(braket
)braket
id|__initdata
op_assign
(brace
(brace
dot
id|vendor
op_assign
id|PCI_VENDOR_ID_INTEL
comma
dot
id|device
op_assign
id|PCI_DEVICE_ID_INTEL_82371FB_1
comma
dot
id|init_chipset
op_assign
id|piix_init_chipset
comma
dot
id|init_channel
op_assign
id|piix_init_channel
comma
dot
id|init_dma
op_assign
id|piix_init_dma
comma
dot
id|enablebits
op_assign
(brace
(brace
l_int|0x41
comma
l_int|0x80
comma
l_int|0x80
)brace
comma
(brace
l_int|0x43
comma
l_int|0x80
comma
l_int|0x80
)brace
)brace
comma
dot
id|bootable
op_assign
id|ON_BOARD
)brace
comma
(brace
dot
id|vendor
op_assign
id|PCI_VENDOR_ID_INTEL
comma
dot
id|device
op_assign
id|PCI_DEVICE_ID_INTEL_82371SB_1
comma
dot
id|init_chipset
op_assign
id|piix_init_chipset
comma
dot
id|init_channel
op_assign
id|piix_init_channel
comma
dot
id|init_dma
op_assign
id|piix_init_dma
comma
dot
id|enablebits
op_assign
(brace
(brace
l_int|0x41
comma
l_int|0x80
comma
l_int|0x80
)brace
comma
(brace
l_int|0x43
comma
l_int|0x80
comma
l_int|0x80
)brace
)brace
comma
dot
id|bootable
op_assign
id|ON_BOARD
)brace
comma
(brace
dot
id|vendor
op_assign
id|PCI_VENDOR_ID_INTEL
comma
dot
id|device
op_assign
id|PCI_DEVICE_ID_INTEL_82371AB
comma
dot
id|init_chipset
op_assign
id|piix_init_chipset
comma
dot
id|init_channel
op_assign
id|piix_init_channel
comma
dot
id|init_dma
op_assign
id|piix_init_dma
comma
dot
id|enablebits
op_assign
(brace
(brace
l_int|0x41
comma
l_int|0x80
comma
l_int|0x80
)brace
comma
(brace
l_int|0x43
comma
l_int|0x80
comma
l_int|0x80
)brace
)brace
comma
dot
id|bootable
op_assign
id|ON_BOARD
)brace
comma
(brace
dot
id|vendor
op_assign
id|PCI_VENDOR_ID_INTEL
comma
dot
id|device
op_assign
id|PCI_DEVICE_ID_INTEL_82443MX_1
comma
dot
id|init_chipset
op_assign
id|piix_init_chipset
comma
dot
id|init_channel
op_assign
id|piix_init_channel
comma
dot
id|init_dma
op_assign
id|piix_init_dma
comma
dot
id|enablebits
op_assign
(brace
(brace
l_int|0x41
comma
l_int|0x80
comma
l_int|0x80
)brace
comma
(brace
l_int|0x43
comma
l_int|0x80
comma
l_int|0x80
)brace
)brace
comma
dot
id|bootable
op_assign
id|ON_BOARD
)brace
comma
(brace
dot
id|vendor
op_assign
id|PCI_VENDOR_ID_INTEL
comma
dot
id|device
op_assign
id|PCI_DEVICE_ID_INTEL_82372FB_1
comma
dot
id|init_chipset
op_assign
id|piix_init_chipset
comma
dot
id|init_channel
op_assign
id|piix_init_channel
comma
dot
id|init_dma
op_assign
id|piix_init_dma
comma
dot
id|enablebits
op_assign
(brace
(brace
l_int|0x41
comma
l_int|0x80
comma
l_int|0x80
)brace
comma
(brace
l_int|0x43
comma
l_int|0x80
comma
l_int|0x80
)brace
)brace
comma
dot
id|bootable
op_assign
id|ON_BOARD
)brace
comma
(brace
dot
id|vendor
op_assign
id|PCI_VENDOR_ID_INTEL
comma
dot
id|device
op_assign
id|PCI_DEVICE_ID_INTEL_82801AA_1
comma
dot
id|init_chipset
op_assign
id|piix_init_chipset
comma
dot
id|init_channel
op_assign
id|piix_init_channel
comma
dot
id|init_dma
op_assign
id|piix_init_dma
comma
dot
id|enablebits
op_assign
(brace
(brace
l_int|0x41
comma
l_int|0x80
comma
l_int|0x80
)brace
comma
(brace
l_int|0x43
comma
l_int|0x80
comma
l_int|0x80
)brace
)brace
comma
dot
id|bootable
op_assign
id|ON_BOARD
)brace
comma
(brace
dot
id|vendor
op_assign
id|PCI_VENDOR_ID_INTEL
comma
dot
id|device
op_assign
id|PCI_DEVICE_ID_INTEL_82801AB_1
comma
dot
id|init_chipset
op_assign
id|piix_init_chipset
comma
dot
id|init_channel
op_assign
id|piix_init_channel
comma
dot
id|init_dma
op_assign
id|piix_init_dma
comma
dot
id|enablebits
op_assign
(brace
(brace
l_int|0x41
comma
l_int|0x80
comma
l_int|0x80
)brace
comma
(brace
l_int|0x43
comma
l_int|0x80
comma
l_int|0x80
)brace
)brace
comma
dot
id|bootable
op_assign
id|ON_BOARD
)brace
comma
(brace
dot
id|vendor
op_assign
id|PCI_VENDOR_ID_INTEL
comma
dot
id|device
op_assign
id|PCI_DEVICE_ID_INTEL_82801BA_9
comma
dot
id|init_chipset
op_assign
id|piix_init_chipset
comma
dot
id|init_channel
op_assign
id|piix_init_channel
comma
dot
id|init_dma
op_assign
id|piix_init_dma
comma
dot
id|enablebits
op_assign
(brace
(brace
l_int|0x41
comma
l_int|0x80
comma
l_int|0x80
)brace
comma
(brace
l_int|0x43
comma
l_int|0x80
comma
l_int|0x80
)brace
)brace
comma
dot
id|bootable
op_assign
id|ON_BOARD
)brace
comma
(brace
dot
id|vendor
op_assign
id|PCI_VENDOR_ID_INTEL
comma
dot
id|device
op_assign
id|PCI_DEVICE_ID_INTEL_82801BA_8
comma
dot
id|init_chipset
op_assign
id|piix_init_chipset
comma
dot
id|init_channel
op_assign
id|piix_init_channel
comma
dot
id|init_dma
op_assign
id|piix_init_dma
comma
dot
id|enablebits
op_assign
(brace
(brace
l_int|0x41
comma
l_int|0x80
comma
l_int|0x80
)brace
comma
(brace
l_int|0x43
comma
l_int|0x80
comma
l_int|0x80
)brace
)brace
comma
dot
id|bootable
op_assign
id|ON_BOARD
)brace
comma
(brace
dot
id|vendor
op_assign
id|PCI_VENDOR_ID_INTEL
comma
dot
id|device
op_assign
id|PCI_DEVICE_ID_INTEL_82801E_9
comma
dot
id|init_chipset
op_assign
id|piix_init_chipset
comma
dot
id|init_channel
op_assign
id|piix_init_channel
comma
dot
id|init_dma
op_assign
id|piix_init_dma
comma
dot
id|enablebits
op_assign
(brace
(brace
l_int|0x41
comma
l_int|0x80
comma
l_int|0x80
)brace
comma
(brace
l_int|0x43
comma
l_int|0x80
comma
l_int|0x80
)brace
)brace
comma
dot
id|bootable
op_assign
id|ON_BOARD
)brace
comma
(brace
dot
id|vendor
op_assign
id|PCI_VENDOR_ID_INTEL
comma
dot
id|device
op_assign
id|PCI_DEVICE_ID_INTEL_82801CA_10
comma
dot
id|init_chipset
op_assign
id|piix_init_chipset
comma
dot
id|init_channel
op_assign
id|piix_init_channel
comma
dot
id|init_dma
op_assign
id|piix_init_dma
comma
dot
id|enablebits
op_assign
(brace
(brace
l_int|0x41
comma
l_int|0x80
comma
l_int|0x80
)brace
comma
(brace
l_int|0x43
comma
l_int|0x80
comma
l_int|0x80
)brace
)brace
comma
dot
id|bootable
op_assign
id|ON_BOARD
)brace
comma
(brace
dot
id|vendor
op_assign
id|PCI_VENDOR_ID_INTEL
comma
dot
id|device
op_assign
id|PCI_DEVICE_ID_INTEL_82801CA_11
comma
dot
id|init_chipset
op_assign
id|piix_init_chipset
comma
dot
id|init_channel
op_assign
id|piix_init_channel
comma
dot
id|init_dma
op_assign
id|piix_init_dma
comma
dot
id|enablebits
op_assign
(brace
(brace
l_int|0x41
comma
l_int|0x80
comma
l_int|0x80
)brace
comma
(brace
l_int|0x43
comma
l_int|0x80
comma
l_int|0x80
)brace
)brace
comma
dot
id|bootable
op_assign
id|ON_BOARD
)brace
comma
(brace
dot
id|vendor
op_assign
id|PCI_VENDOR_ID_INTEL
comma
dot
id|device
op_assign
id|PCI_DEVICE_ID_INTEL_82801DB_9
comma
dot
id|init_chipset
op_assign
id|piix_init_chipset
comma
dot
id|init_channel
op_assign
id|piix_init_channel
comma
dot
id|init_dma
op_assign
id|piix_init_dma
comma
dot
id|enablebits
op_assign
(brace
(brace
l_int|0x41
comma
l_int|0x80
comma
l_int|0x80
)brace
comma
(brace
l_int|0x43
comma
l_int|0x80
comma
l_int|0x80
)brace
)brace
comma
dot
id|bootable
op_assign
id|ON_BOARD
)brace
comma
(brace
dot
id|vendor
op_assign
id|PCI_VENDOR_ID_EFAR
comma
dot
id|device
op_assign
id|PCI_DEVICE_ID_EFAR_SLC90E66_1
comma
dot
id|init_chipset
op_assign
id|piix_init_chipset
comma
dot
id|init_channel
op_assign
id|piix_init_channel
comma
dot
id|init_dma
op_assign
id|piix_init_dma
comma
dot
id|enablebits
op_assign
(brace
(brace
l_int|0x41
comma
l_int|0x80
comma
l_int|0x80
)brace
comma
(brace
l_int|0x43
comma
l_int|0x80
comma
l_int|0x80
)brace
)brace
comma
dot
id|bootable
op_assign
id|ON_BOARD
)brace
comma
)brace
suffix:semicolon
DECL|function|init_piix
r_int
id|__init
id|init_piix
c_func
(paren
r_void
)paren
(brace
r_int
id|i
suffix:semicolon
r_for
c_loop
(paren
id|i
op_assign
l_int|0
suffix:semicolon
id|i
OL
id|ARRAY_SIZE
c_func
(paren
id|chipsets
)paren
suffix:semicolon
op_increment
id|i
)paren
id|ata_register_chipset
c_func
(paren
op_amp
id|chipsets
(braket
id|i
)braket
)paren
suffix:semicolon
r_return
l_int|0
suffix:semicolon
)brace
eof
