#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Wed Jun 26 18:04:36 2019
# Process ID: 7836
# Current directory: D:/Desktop/Digital_Clock_Complete/Digital_Clock_Complete/Digital_Clock.runs/synth_1
# Command line: vivado.exe -log Digital_Clock_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Digital_Clock_wrapper.tcl
# Log file: D:/Desktop/Digital_Clock_Complete/Digital_Clock_Complete/Digital_Clock.runs/synth_1/Digital_Clock_wrapper.vds
# Journal file: D:/Desktop/Digital_Clock_Complete/Digital_Clock_Complete/Digital_Clock.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source Digital_Clock_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Desktop/Digital_Clock_Complete/Digital_Clock_Complete/Digital_Clock.ip_import'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/Xilinx/Vivado/2017.4/data/ip'.
Command: synth_design -top Digital_Clock_wrapper -part xc7a35tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11300 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 404.316 ; gain = 99.484
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Digital_Clock_wrapper' [D:/Desktop/Digital_Clock_Complete/Digital_Clock_Complete/Digital_Clock.srcs/sources_1/bd/Digital_Clock/hdl/Digital_Clock_wrapper.v:12]
INFO: [Synth 8-638] synthesizing module 'Digital_Clock' [D:/Desktop/Digital_Clock_Complete/Digital_Clock_Complete/Digital_Clock.srcs/sources_1/bd/Digital_Clock/synth/Digital_Clock.v:13]
INFO: [Synth 8-638] synthesizing module 'Digital_Clock_Mux2to1_DF_0_0' [D:/Desktop/Digital_Clock_Complete/Digital_Clock_Complete/Digital_Clock.runs/synth_1/.Xil/Vivado-7836-Casually/realtime/Digital_Clock_Mux2to1_DF_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'Digital_Clock_Mux2to1_DF_0_0' (1#1) [D:/Desktop/Digital_Clock_Complete/Digital_Clock_Complete/Digital_Clock.runs/synth_1/.Xil/Vivado-7836-Casually/realtime/Digital_Clock_Mux2to1_DF_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'Digital_Clock_Mux2to1_DF_1_0' [D:/Desktop/Digital_Clock_Complete/Digital_Clock_Complete/Digital_Clock.runs/synth_1/.Xil/Vivado-7836-Casually/realtime/Digital_Clock_Mux2to1_DF_1_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'Digital_Clock_Mux2to1_DF_1_0' (2#1) [D:/Desktop/Digital_Clock_Complete/Digital_Clock_Complete/Digital_Clock.runs/synth_1/.Xil/Vivado-7836-Casually/realtime/Digital_Clock_Mux2to1_DF_1_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'Digital_Clock_Mux2to1_DF_2_0' [D:/Desktop/Digital_Clock_Complete/Digital_Clock_Complete/Digital_Clock.runs/synth_1/.Xil/Vivado-7836-Casually/realtime/Digital_Clock_Mux2to1_DF_2_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'Digital_Clock_Mux2to1_DF_2_0' (3#1) [D:/Desktop/Digital_Clock_Complete/Digital_Clock_Complete/Digital_Clock.runs/synth_1/.Xil/Vivado-7836-Casually/realtime/Digital_Clock_Mux2to1_DF_2_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'Digital_Clock_clk_div_0_0' [D:/Desktop/Digital_Clock_Complete/Digital_Clock_Complete/Digital_Clock.runs/synth_1/.Xil/Vivado-7836-Casually/realtime/Digital_Clock_clk_div_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'Digital_Clock_clk_div_0_0' (4#1) [D:/Desktop/Digital_Clock_Complete/Digital_Clock_Complete/Digital_Clock.runs/synth_1/.Xil/Vivado-7836-Casually/realtime/Digital_Clock_clk_div_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'Digital_Clock_clk_out_0_0' [D:/Desktop/Digital_Clock_Complete/Digital_Clock_Complete/Digital_Clock.runs/synth_1/.Xil/Vivado-7836-Casually/realtime/Digital_Clock_clk_out_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'Digital_Clock_clk_out_0_0' (5#1) [D:/Desktop/Digital_Clock_Complete/Digital_Clock_Complete/Digital_Clock.runs/synth_1/.Xil/Vivado-7836-Casually/realtime/Digital_Clock_clk_out_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'Digital_Clock_clk_out_1_0' [D:/Desktop/Digital_Clock_Complete/Digital_Clock_Complete/Digital_Clock.runs/synth_1/.Xil/Vivado-7836-Casually/realtime/Digital_Clock_clk_out_1_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'Digital_Clock_clk_out_1_0' (6#1) [D:/Desktop/Digital_Clock_Complete/Digital_Clock_Complete/Digital_Clock.runs/synth_1/.Xil/Vivado-7836-Casually/realtime/Digital_Clock_clk_out_1_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'Digital_Clock_clk_out_2_0' [D:/Desktop/Digital_Clock_Complete/Digital_Clock_Complete/Digital_Clock.runs/synth_1/.Xil/Vivado-7836-Casually/realtime/Digital_Clock_clk_out_2_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'Digital_Clock_clk_out_2_0' (7#1) [D:/Desktop/Digital_Clock_Complete/Digital_Clock_Complete/Digital_Clock.runs/synth_1/.Xil/Vivado-7836-Casually/realtime/Digital_Clock_clk_out_2_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'Digital_Clock_clk_wiz_0_0' [D:/Desktop/Digital_Clock_Complete/Digital_Clock_Complete/Digital_Clock.runs/synth_1/.Xil/Vivado-7836-Casually/realtime/Digital_Clock_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'Digital_Clock_clk_wiz_0_0' (8#1) [D:/Desktop/Digital_Clock_Complete/Digital_Clock_Complete/Digital_Clock.runs/synth_1/.Xil/Vivado-7836-Casually/realtime/Digital_Clock_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'Digital_Clock_cnt24_0_1' [D:/Desktop/Digital_Clock_Complete/Digital_Clock_Complete/Digital_Clock.runs/synth_1/.Xil/Vivado-7836-Casually/realtime/Digital_Clock_cnt24_0_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'Digital_Clock_cnt24_0_1' (9#1) [D:/Desktop/Digital_Clock_Complete/Digital_Clock_Complete/Digital_Clock.runs/synth_1/.Xil/Vivado-7836-Casually/realtime/Digital_Clock_cnt24_0_1_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'Digital_Clock_xlconcat_0_0' [D:/Desktop/Digital_Clock_Complete/Digital_Clock_Complete/Digital_Clock.runs/synth_1/.Xil/Vivado-7836-Casually/realtime/Digital_Clock_xlconcat_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'Digital_Clock_xlconcat_0_0' (10#1) [D:/Desktop/Digital_Clock_Complete/Digital_Clock_Complete/Digital_Clock.runs/synth_1/.Xil/Vivado-7836-Casually/realtime/Digital_Clock_xlconcat_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'Digital_Clock_xlconstant_3_0' [D:/Desktop/Digital_Clock_Complete/Digital_Clock_Complete/Digital_Clock.runs/synth_1/.Xil/Vivado-7836-Casually/realtime/Digital_Clock_xlconstant_3_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'Digital_Clock_xlconstant_3_0' (11#1) [D:/Desktop/Digital_Clock_Complete/Digital_Clock_Complete/Digital_Clock.runs/synth_1/.Xil/Vivado-7836-Casually/realtime/Digital_Clock_xlconstant_3_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'Digital_Clock_xlconstant_1_0' [D:/Desktop/Digital_Clock_Complete/Digital_Clock_Complete/Digital_Clock.runs/synth_1/.Xil/Vivado-7836-Casually/realtime/Digital_Clock_xlconstant_1_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'Digital_Clock_xlconstant_1_0' (12#1) [D:/Desktop/Digital_Clock_Complete/Digital_Clock_Complete/Digital_Clock.runs/synth_1/.Xil/Vivado-7836-Casually/realtime/Digital_Clock_xlconstant_1_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'Digital_Clock_xlconstant_2_0' [D:/Desktop/Digital_Clock_Complete/Digital_Clock_Complete/Digital_Clock.runs/synth_1/.Xil/Vivado-7836-Casually/realtime/Digital_Clock_xlconstant_2_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'Digital_Clock_xlconstant_2_0' (13#1) [D:/Desktop/Digital_Clock_Complete/Digital_Clock_Complete/Digital_Clock.runs/synth_1/.Xil/Vivado-7836-Casually/realtime/Digital_Clock_xlconstant_2_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'Digital_Clock_xlconstant_0_0' [D:/Desktop/Digital_Clock_Complete/Digital_Clock_Complete/Digital_Clock.runs/synth_1/.Xil/Vivado-7836-Casually/realtime/Digital_Clock_xlconstant_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'Digital_Clock_xlconstant_0_0' (14#1) [D:/Desktop/Digital_Clock_Complete/Digital_Clock_Complete/Digital_Clock.runs/synth_1/.Xil/Vivado-7836-Casually/realtime/Digital_Clock_xlconstant_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'Digital_Clock_display_0_1' [D:/Desktop/Digital_Clock_Complete/Digital_Clock_Complete/Digital_Clock.runs/synth_1/.Xil/Vivado-7836-Casually/realtime/Digital_Clock_display_0_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'Digital_Clock_display_0_1' (15#1) [D:/Desktop/Digital_Clock_Complete/Digital_Clock_Complete/Digital_Clock.runs/synth_1/.Xil/Vivado-7836-Casually/realtime/Digital_Clock_display_0_1_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'Digital_Clock_display_0_0' [D:/Desktop/Digital_Clock_Complete/Digital_Clock_Complete/Digital_Clock.runs/synth_1/.Xil/Vivado-7836-Casually/realtime/Digital_Clock_display_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'Digital_Clock_display_0_0' (16#1) [D:/Desktop/Digital_Clock_Complete/Digital_Clock_Complete/Digital_Clock.runs/synth_1/.Xil/Vivado-7836-Casually/realtime/Digital_Clock_display_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'Digital_Clock_cnt6_0_2' [D:/Desktop/Digital_Clock_Complete/Digital_Clock_Complete/Digital_Clock.runs/synth_1/.Xil/Vivado-7836-Casually/realtime/Digital_Clock_cnt6_0_2_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'Digital_Clock_cnt6_0_2' (17#1) [D:/Desktop/Digital_Clock_Complete/Digital_Clock_Complete/Digital_Clock.runs/synth_1/.Xil/Vivado-7836-Casually/realtime/Digital_Clock_cnt6_0_2_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'Digital_Clock_cnt10_0_1' [D:/Desktop/Digital_Clock_Complete/Digital_Clock_Complete/Digital_Clock.runs/synth_1/.Xil/Vivado-7836-Casually/realtime/Digital_Clock_cnt10_0_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'Digital_Clock_cnt10_0_1' (18#1) [D:/Desktop/Digital_Clock_Complete/Digital_Clock_Complete/Digital_Clock.runs/synth_1/.Xil/Vivado-7836-Casually/realtime/Digital_Clock_cnt10_0_1_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'Digital_Clock_cnt6_0_1' [D:/Desktop/Digital_Clock_Complete/Digital_Clock_Complete/Digital_Clock.runs/synth_1/.Xil/Vivado-7836-Casually/realtime/Digital_Clock_cnt6_0_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'Digital_Clock_cnt6_0_1' (19#1) [D:/Desktop/Digital_Clock_Complete/Digital_Clock_Complete/Digital_Clock.runs/synth_1/.Xil/Vivado-7836-Casually/realtime/Digital_Clock_cnt6_0_1_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'Digital_Clock_cnt10_0_0' [D:/Desktop/Digital_Clock_Complete/Digital_Clock_Complete/Digital_Clock.runs/synth_1/.Xil/Vivado-7836-Casually/realtime/Digital_Clock_cnt10_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'Digital_Clock_cnt10_0_0' (20#1) [D:/Desktop/Digital_Clock_Complete/Digital_Clock_Complete/Digital_Clock.runs/synth_1/.Xil/Vivado-7836-Casually/realtime/Digital_Clock_cnt10_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'Digital_Clock' (21#1) [D:/Desktop/Digital_Clock_Complete/Digital_Clock_Complete/Digital_Clock.srcs/sources_1/bd/Digital_Clock/synth/Digital_Clock.v:13]
INFO: [Synth 8-256] done synthesizing module 'Digital_Clock_wrapper' (22#1) [D:/Desktop/Digital_Clock_Complete/Digital_Clock_Complete/Digital_Clock.srcs/sources_1/bd/Digital_Clock/hdl/Digital_Clock_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 456.160 ; gain = 151.328
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 456.160 ; gain = 151.328
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Desktop/Digital_Clock_Complete/Digital_Clock_Complete/Digital_Clock.runs/synth_1/.Xil/Vivado-7836-Casually/dcp20/Digital_Clock_clk_wiz_0_0_in_context.xdc] for cell 'Digital_Clock_i/clk_wiz'
Finished Parsing XDC File [D:/Desktop/Digital_Clock_Complete/Digital_Clock_Complete/Digital_Clock.runs/synth_1/.Xil/Vivado-7836-Casually/dcp20/Digital_Clock_clk_wiz_0_0_in_context.xdc] for cell 'Digital_Clock_i/clk_wiz'
Parsing XDC File [D:/Desktop/Digital_Clock_Complete/Digital_Clock_Complete/Digital_Clock.runs/synth_1/.Xil/Vivado-7836-Casually/dcp21/Digital_Clock_clk_div_0_0_in_context.xdc] for cell 'Digital_Clock_i/clk_div'
Finished Parsing XDC File [D:/Desktop/Digital_Clock_Complete/Digital_Clock_Complete/Digital_Clock.runs/synth_1/.Xil/Vivado-7836-Casually/dcp21/Digital_Clock_clk_div_0_0_in_context.xdc] for cell 'Digital_Clock_i/clk_div'
Parsing XDC File [D:/Desktop/Digital_Clock_Complete/Digital_Clock_Complete/Digital_Clock.runs/synth_1/.Xil/Vivado-7836-Casually/dcp22/Digital_Clock_cnt10_0_0_in_context.xdc] for cell 'Digital_Clock_i/second_L'
Finished Parsing XDC File [D:/Desktop/Digital_Clock_Complete/Digital_Clock_Complete/Digital_Clock.runs/synth_1/.Xil/Vivado-7836-Casually/dcp22/Digital_Clock_cnt10_0_0_in_context.xdc] for cell 'Digital_Clock_i/second_L'
Parsing XDC File [D:/Desktop/Digital_Clock_Complete/Digital_Clock_Complete/Digital_Clock.runs/synth_1/.Xil/Vivado-7836-Casually/dcp23/Digital_Clock_cnt6_0_1_in_context.xdc] for cell 'Digital_Clock_i/second_H'
Finished Parsing XDC File [D:/Desktop/Digital_Clock_Complete/Digital_Clock_Complete/Digital_Clock.runs/synth_1/.Xil/Vivado-7836-Casually/dcp23/Digital_Clock_cnt6_0_1_in_context.xdc] for cell 'Digital_Clock_i/second_H'
Parsing XDC File [D:/Desktop/Digital_Clock_Complete/Digital_Clock_Complete/Digital_Clock.runs/synth_1/.Xil/Vivado-7836-Casually/dcp24/Digital_Clock_cnt10_0_0_in_context.xdc] for cell 'Digital_Clock_i/minute_L'
Finished Parsing XDC File [D:/Desktop/Digital_Clock_Complete/Digital_Clock_Complete/Digital_Clock.runs/synth_1/.Xil/Vivado-7836-Casually/dcp24/Digital_Clock_cnt10_0_0_in_context.xdc] for cell 'Digital_Clock_i/minute_L'
Parsing XDC File [D:/Desktop/Digital_Clock_Complete/Digital_Clock_Complete/Digital_Clock.runs/synth_1/.Xil/Vivado-7836-Casually/dcp25/Digital_Clock_cnt6_0_1_in_context.xdc] for cell 'Digital_Clock_i/minute_H'
Finished Parsing XDC File [D:/Desktop/Digital_Clock_Complete/Digital_Clock_Complete/Digital_Clock.runs/synth_1/.Xil/Vivado-7836-Casually/dcp25/Digital_Clock_cnt6_0_1_in_context.xdc] for cell 'Digital_Clock_i/minute_H'
Parsing XDC File [D:/Desktop/Digital_Clock_Complete/Digital_Clock_Complete/Digital_Clock.runs/synth_1/.Xil/Vivado-7836-Casually/dcp26/Digital_Clock_display_0_0_in_context.xdc] for cell 'Digital_Clock_i/display_1'
Finished Parsing XDC File [D:/Desktop/Digital_Clock_Complete/Digital_Clock_Complete/Digital_Clock.runs/synth_1/.Xil/Vivado-7836-Casually/dcp26/Digital_Clock_display_0_0_in_context.xdc] for cell 'Digital_Clock_i/display_1'
Parsing XDC File [D:/Desktop/Digital_Clock_Complete/Digital_Clock_Complete/Digital_Clock.runs/synth_1/.Xil/Vivado-7836-Casually/dcp27/Digital_Clock_display_0_0_in_context.xdc] for cell 'Digital_Clock_i/display_0'
Finished Parsing XDC File [D:/Desktop/Digital_Clock_Complete/Digital_Clock_Complete/Digital_Clock.runs/synth_1/.Xil/Vivado-7836-Casually/dcp27/Digital_Clock_display_0_0_in_context.xdc] for cell 'Digital_Clock_i/display_0'
Parsing XDC File [D:/Desktop/Digital_Clock_Complete/Digital_Clock_Complete/Digital_Clock.runs/synth_1/.Xil/Vivado-7836-Casually/dcp28/Digital_Clock_xlconstant_0_0_in_context.xdc] for cell 'Digital_Clock_i/constant_3'
Finished Parsing XDC File [D:/Desktop/Digital_Clock_Complete/Digital_Clock_Complete/Digital_Clock.runs/synth_1/.Xil/Vivado-7836-Casually/dcp28/Digital_Clock_xlconstant_0_0_in_context.xdc] for cell 'Digital_Clock_i/constant_3'
Parsing XDC File [D:/Desktop/Digital_Clock_Complete/Digital_Clock_Complete/Digital_Clock.runs/synth_1/.Xil/Vivado-7836-Casually/dcp29/Digital_Clock_xlconstant_0_0_in_context.xdc] for cell 'Digital_Clock_i/constant_1'
Finished Parsing XDC File [D:/Desktop/Digital_Clock_Complete/Digital_Clock_Complete/Digital_Clock.runs/synth_1/.Xil/Vivado-7836-Casually/dcp29/Digital_Clock_xlconstant_0_0_in_context.xdc] for cell 'Digital_Clock_i/constant_1'
Parsing XDC File [D:/Desktop/Digital_Clock_Complete/Digital_Clock_Complete/Digital_Clock.runs/synth_1/.Xil/Vivado-7836-Casually/dcp30/Digital_Clock_xlconstant_0_0_in_context.xdc] for cell 'Digital_Clock_i/constant_2'
Finished Parsing XDC File [D:/Desktop/Digital_Clock_Complete/Digital_Clock_Complete/Digital_Clock.runs/synth_1/.Xil/Vivado-7836-Casually/dcp30/Digital_Clock_xlconstant_0_0_in_context.xdc] for cell 'Digital_Clock_i/constant_2'
Parsing XDC File [D:/Desktop/Digital_Clock_Complete/Digital_Clock_Complete/Digital_Clock.runs/synth_1/.Xil/Vivado-7836-Casually/dcp31/Digital_Clock_xlconstant_0_0_in_context.xdc] for cell 'Digital_Clock_i/constant_0'
Finished Parsing XDC File [D:/Desktop/Digital_Clock_Complete/Digital_Clock_Complete/Digital_Clock.runs/synth_1/.Xil/Vivado-7836-Casually/dcp31/Digital_Clock_xlconstant_0_0_in_context.xdc] for cell 'Digital_Clock_i/constant_0'
Parsing XDC File [D:/Desktop/Digital_Clock_Complete/Digital_Clock_Complete/Digital_Clock.runs/synth_1/.Xil/Vivado-7836-Casually/dcp32/Digital_Clock_xlconcat_0_0_in_context.xdc] for cell 'Digital_Clock_i/concat'
Finished Parsing XDC File [D:/Desktop/Digital_Clock_Complete/Digital_Clock_Complete/Digital_Clock.runs/synth_1/.Xil/Vivado-7836-Casually/dcp32/Digital_Clock_xlconcat_0_0_in_context.xdc] for cell 'Digital_Clock_i/concat'
Parsing XDC File [D:/Desktop/Digital_Clock_Complete/Digital_Clock_Complete/Digital_Clock.runs/synth_1/.Xil/Vivado-7836-Casually/dcp33/Digital_Clock_Mux2to1_DF_0_0_in_context.xdc] for cell 'Digital_Clock_i/Mux2to1_DF_0'
Finished Parsing XDC File [D:/Desktop/Digital_Clock_Complete/Digital_Clock_Complete/Digital_Clock.runs/synth_1/.Xil/Vivado-7836-Casually/dcp33/Digital_Clock_Mux2to1_DF_0_0_in_context.xdc] for cell 'Digital_Clock_i/Mux2to1_DF_0'
Parsing XDC File [D:/Desktop/Digital_Clock_Complete/Digital_Clock_Complete/Digital_Clock.runs/synth_1/.Xil/Vivado-7836-Casually/dcp34/Digital_Clock_clk_out_0_0_in_context.xdc] for cell 'Digital_Clock_i/clk_out_0'
Finished Parsing XDC File [D:/Desktop/Digital_Clock_Complete/Digital_Clock_Complete/Digital_Clock.runs/synth_1/.Xil/Vivado-7836-Casually/dcp34/Digital_Clock_clk_out_0_0_in_context.xdc] for cell 'Digital_Clock_i/clk_out_0'
Parsing XDC File [D:/Desktop/Digital_Clock_Complete/Digital_Clock_Complete/Digital_Clock.runs/synth_1/.Xil/Vivado-7836-Casually/dcp35/Digital_Clock_Mux2to1_DF_0_0_in_context.xdc] for cell 'Digital_Clock_i/Mux2to1_DF_1'
Finished Parsing XDC File [D:/Desktop/Digital_Clock_Complete/Digital_Clock_Complete/Digital_Clock.runs/synth_1/.Xil/Vivado-7836-Casually/dcp35/Digital_Clock_Mux2to1_DF_0_0_in_context.xdc] for cell 'Digital_Clock_i/Mux2to1_DF_1'
Parsing XDC File [D:/Desktop/Digital_Clock_Complete/Digital_Clock_Complete/Digital_Clock.runs/synth_1/.Xil/Vivado-7836-Casually/dcp36/Digital_Clock_Mux2to1_DF_0_0_in_context.xdc] for cell 'Digital_Clock_i/Mux2to1_DF_2'
Finished Parsing XDC File [D:/Desktop/Digital_Clock_Complete/Digital_Clock_Complete/Digital_Clock.runs/synth_1/.Xil/Vivado-7836-Casually/dcp36/Digital_Clock_Mux2to1_DF_0_0_in_context.xdc] for cell 'Digital_Clock_i/Mux2to1_DF_2'
Parsing XDC File [D:/Desktop/Digital_Clock_Complete/Digital_Clock_Complete/Digital_Clock.runs/synth_1/.Xil/Vivado-7836-Casually/dcp37/Digital_Clock_clk_out_0_0_in_context.xdc] for cell 'Digital_Clock_i/clk_out_1'
Finished Parsing XDC File [D:/Desktop/Digital_Clock_Complete/Digital_Clock_Complete/Digital_Clock.runs/synth_1/.Xil/Vivado-7836-Casually/dcp37/Digital_Clock_clk_out_0_0_in_context.xdc] for cell 'Digital_Clock_i/clk_out_1'
Parsing XDC File [D:/Desktop/Digital_Clock_Complete/Digital_Clock_Complete/Digital_Clock.runs/synth_1/.Xil/Vivado-7836-Casually/dcp38/Digital_Clock_clk_out_0_0_in_context.xdc] for cell 'Digital_Clock_i/clk_out_2'
Finished Parsing XDC File [D:/Desktop/Digital_Clock_Complete/Digital_Clock_Complete/Digital_Clock.runs/synth_1/.Xil/Vivado-7836-Casually/dcp38/Digital_Clock_clk_out_0_0_in_context.xdc] for cell 'Digital_Clock_i/clk_out_2'
Parsing XDC File [D:/Desktop/Digital_Clock_Complete/Digital_Clock_Complete/Digital_Clock.runs/synth_1/.Xil/Vivado-7836-Casually/dcp39/Digital_Clock_cnt24_0_1_in_context.xdc] for cell 'Digital_Clock_i/cnt24_0'
Finished Parsing XDC File [D:/Desktop/Digital_Clock_Complete/Digital_Clock_Complete/Digital_Clock.runs/synth_1/.Xil/Vivado-7836-Casually/dcp39/Digital_Clock_cnt24_0_1_in_context.xdc] for cell 'Digital_Clock_i/cnt24_0'
Parsing XDC File [D:/Desktop/Digital_Clock_Complete/Digital_Clock_Complete/Digital_Clock.srcs/constrs_1/new/Digital_Clock_XDC.xdc]
Finished Parsing XDC File [D:/Desktop/Digital_Clock_Complete/Digital_Clock_Complete/Digital_Clock.srcs/constrs_1/new/Digital_Clock_XDC.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Desktop/Digital_Clock_Complete/Digital_Clock_Complete/Digital_Clock.srcs/constrs_1/new/Digital_Clock_XDC.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Digital_Clock_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Digital_Clock_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [D:/Desktop/Digital_Clock_Complete/Digital_Clock_Complete/Digital_Clock.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/Desktop/Digital_Clock_Complete/Digital_Clock_Complete/Digital_Clock.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.048 . Memory (MB): peak = 755.117 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:35 ; elapsed = 00:00:41 . Memory (MB): peak = 755.117 ; gain = 450.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:35 ; elapsed = 00:00:41 . Memory (MB): peak = 755.117 ; gain = 450.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk. (constraint file  D:/Desktop/Digital_Clock_Complete/Digital_Clock_Complete/Digital_Clock.runs/synth_1/.Xil/Vivado-7836-Casually/dcp20/Digital_Clock_clk_wiz_0_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk. (constraint file  D:/Desktop/Digital_Clock_Complete/Digital_Clock_Complete/Digital_Clock.runs/synth_1/.Xil/Vivado-7836-Casually/dcp20/Digital_Clock_clk_wiz_0_0_in_context.xdc, line 5).
Applied set_property DONT_TOUCH = true for Digital_Clock_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Digital_Clock_i/Mux2to1_DF_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Digital_Clock_i/Mux2to1_DF_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Digital_Clock_i/Mux2to1_DF_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Digital_Clock_i/clk_div. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Digital_Clock_i/clk_out_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Digital_Clock_i/clk_out_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Digital_Clock_i/clk_out_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Digital_Clock_i/clk_wiz. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Digital_Clock_i/cnt24_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Digital_Clock_i/concat. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Digital_Clock_i/constant_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Digital_Clock_i/constant_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Digital_Clock_i/constant_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Digital_Clock_i/constant_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Digital_Clock_i/display_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Digital_Clock_i/display_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Digital_Clock_i/minute_H. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Digital_Clock_i/minute_L. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Digital_Clock_i/second_H. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Digital_Clock_i/second_L. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:35 ; elapsed = 00:00:42 . Memory (MB): peak = 755.117 ; gain = 450.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:35 ; elapsed = 00:00:42 . Memory (MB): peak = 755.117 ; gain = 450.285
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:37 ; elapsed = 00:00:44 . Memory (MB): peak = 755.117 ; gain = 450.285
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'Digital_Clock_i/clk_wiz/clk_out1' to pin 'Digital_Clock_i/clk_wiz/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'Digital_Clock_i/clk_wiz/clk_out2' to pin 'Digital_Clock_i/clk_wiz/bbstub_clk_out2/O'
INFO: [Synth 8-5819] Moved 2 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:57 ; elapsed = 00:01:09 . Memory (MB): peak = 769.008 ; gain = 464.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:58 ; elapsed = 00:01:10 . Memory (MB): peak = 769.008 ; gain = 464.176
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:58 ; elapsed = 00:01:11 . Memory (MB): peak = 778.539 ; gain = 473.707
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:00 ; elapsed = 00:01:14 . Memory (MB): peak = 778.539 ; gain = 473.707
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:00 ; elapsed = 00:01:14 . Memory (MB): peak = 778.539 ; gain = 473.707
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:00 ; elapsed = 00:01:14 . Memory (MB): peak = 778.539 ; gain = 473.707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:00 ; elapsed = 00:01:14 . Memory (MB): peak = 778.539 ; gain = 473.707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:00 ; elapsed = 00:01:14 . Memory (MB): peak = 778.539 ; gain = 473.707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:00 ; elapsed = 00:01:14 . Memory (MB): peak = 778.539 ; gain = 473.707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------------------+----------+
|      |BlackBox name                |Instances |
+------+-----------------------------+----------+
|1     |Digital_Clock_Mux2to1_DF_0_0 |         1|
|2     |Digital_Clock_Mux2to1_DF_1_0 |         1|
|3     |Digital_Clock_Mux2to1_DF_2_0 |         1|
|4     |Digital_Clock_clk_div_0_0    |         1|
|5     |Digital_Clock_clk_out_0_0    |         1|
|6     |Digital_Clock_clk_out_1_0    |         1|
|7     |Digital_Clock_clk_out_2_0    |         1|
|8     |Digital_Clock_clk_wiz_0_0    |         1|
|9     |Digital_Clock_cnt24_0_1      |         1|
|10    |Digital_Clock_xlconcat_0_0   |         1|
|11    |Digital_Clock_xlconstant_3_0 |         1|
|12    |Digital_Clock_xlconstant_1_0 |         1|
|13    |Digital_Clock_xlconstant_2_0 |         1|
|14    |Digital_Clock_xlconstant_0_0 |         1|
|15    |Digital_Clock_display_0_1    |         1|
|16    |Digital_Clock_display_0_0    |         1|
|17    |Digital_Clock_cnt6_0_2       |         1|
|18    |Digital_Clock_cnt10_0_1      |         1|
|19    |Digital_Clock_cnt6_0_1       |         1|
|20    |Digital_Clock_cnt10_0_0      |         1|
+------+-----------------------------+----------+

Report Cell Usage: 
+------+-----------------------------+------+
|      |Cell                         |Count |
+------+-----------------------------+------+
|1     |Digital_Clock_Mux2to1_DF_0_0 |     1|
|2     |Digital_Clock_Mux2to1_DF_1_0 |     1|
|3     |Digital_Clock_Mux2to1_DF_2_0 |     1|
|4     |Digital_Clock_clk_div_0_0    |     1|
|5     |Digital_Clock_clk_out_0_0    |     1|
|6     |Digital_Clock_clk_out_1_0    |     1|
|7     |Digital_Clock_clk_out_2_0    |     1|
|8     |Digital_Clock_clk_wiz_0_0    |     1|
|9     |Digital_Clock_cnt10_0_0      |     1|
|10    |Digital_Clock_cnt10_0_1      |     1|
|11    |Digital_Clock_cnt24_0_1      |     1|
|12    |Digital_Clock_cnt6_0_1       |     1|
|13    |Digital_Clock_cnt6_0_2       |     1|
|14    |Digital_Clock_display_0_0    |     1|
|15    |Digital_Clock_display_0_1    |     1|
|16    |Digital_Clock_xlconcat_0_0   |     1|
|17    |Digital_Clock_xlconstant_0_0 |     1|
|18    |Digital_Clock_xlconstant_1_0 |     1|
|19    |Digital_Clock_xlconstant_2_0 |     1|
|20    |Digital_Clock_xlconstant_3_0 |     1|
|21    |IBUF                         |     5|
|22    |OBUF                         |    24|
+------+-----------------------------+------+

Report Instance Areas: 
+------+------------------+--------------+------+
|      |Instance          |Module        |Cells |
+------+------------------+--------------+------+
|1     |top               |              |    98|
|2     |  Digital_Clock_i |Digital_Clock |    69|
+------+------------------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:00 ; elapsed = 00:01:14 . Memory (MB): peak = 778.539 ; gain = 473.707
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:39 ; elapsed = 00:00:59 . Memory (MB): peak = 778.539 ; gain = 174.750
Synthesis Optimization Complete : Time (s): cpu = 00:01:01 ; elapsed = 00:01:15 . Memory (MB): peak = 778.539 ; gain = 473.707
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
62 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:05 ; elapsed = 00:01:24 . Memory (MB): peak = 789.188 ; gain = 495.828
INFO: [Common 17-1381] The checkpoint 'D:/Desktop/Digital_Clock_Complete/Digital_Clock_Complete/Digital_Clock.runs/synth_1/Digital_Clock_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Digital_Clock_wrapper_utilization_synth.rpt -pb Digital_Clock_wrapper_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.273 . Memory (MB): peak = 789.594 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Jun 26 18:06:14 2019...
