// Seed: 1816863350
module module_0 (
    input supply1 id_0,
    output uwire id_1,
    input supply1 id_2,
    input tri id_3,
    output supply0 id_4,
    input tri id_5,
    input uwire id_6
);
  assign id_4 = 1'b0;
  wire id_8;
  wire id_9;
  wire id_10;
  wire id_11;
  wand id_12 = 1;
  time id_13 = id_6;
endmodule
module module_1 (
    input supply1 id_0,
    input tri id_1,
    output uwire id_2,
    output tri1 id_3,
    input wand id_4,
    input uwire id_5,
    input wand id_6,
    input uwire id_7,
    input tri0 id_8,
    input tri0 id_9,
    output supply0 id_10,
    input wand id_11,
    output wire id_12,
    output supply0 id_13,
    input uwire id_14
);
  wire id_16;
  module_0(
      id_6, id_10, id_14, id_5, id_13, id_1, id_11
  );
endmodule
