{
  "name": "core_arch::x86::avx512f::_mm512_extractf64x4_pd",
  "safe": false,
  "callees": {
    "core_arch::x86::avx512f::_mm512_undefined_pd": {
      "safe": false,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Returns vector of type `__m512d` with indeterminate elements.\n Despite using the word \"undefined\" (following Intel's naming scheme), this non-deterministically\n picks some valid value and is not equivalent to [`mem::MaybeUninit`].\n In practice, this is typically equivalent to [`mem::zeroed`].\n\n [Intel's documentation](https://www.intel.com/content/www/us/en/docs/intrinsics-guide/index.html#text=_mm512_undefined_pd)\n",
      "adt": {
        "core_arch::x86::__m512d": "Constructor"
      }
    },
    "intrinsics::simd::simd_shuffle": {
      "safe": false,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Shuffles two vectors by const indices.\n\n `T` must be a vector.\n\n `U` must be a **const** vector of `u32`s. This means it must either refer to a named\n const or be given as an inline const expression (`const { ... }`).\n\n `V` must be a vector with the same element type as `T` and the same length as `U`.\n\n Returns a new vector such that element `i` is selected from `xy[idx[i]]`, where `xy`\n is the concatenation of `x` and `y`. It is a compile-time error if `idx[i]` is out-of-bounds\n of `xy`.\n",
      "adt": {}
    }
  },
  "adts": {
    "core_arch::x86::__m512d": [
      "Plain"
    ],
    "core_arch::x86::__m256d": [
      "Plain"
    ]
  },
  "path": 8368,
  "span": "/home/gh-zjp-CN/.rustup/toolchains/nightly-2025-12-06-aarch64-unknown-linux-gnu/lib/rustlib/src/rust/library/core/src/../../stdarch/crates/core_arch/src/x86/avx512f.rs:25008:1: 25016:2",
  "src": "pub fn _mm512_extractf64x4_pd<const IMM8: i32>(a: __m512d) -> __m256d {\n    unsafe {\n        static_assert_uimm_bits!(IMM8, 1);\n        match IMM8 & 0x1 {\n            0 => simd_shuffle!(a, _mm512_undefined_pd(), [0, 1, 2, 3]),\n            _ => simd_shuffle!(a, _mm512_undefined_pd(), [4, 5, 6, 7]),\n        }\n    }\n}",
  "mir": "fn core_arch::x86::avx512f::_mm512_extractf64x4_pd(_1: core_arch::x86::__m512d) -> core_arch::x86::__m256d {\n    let mut _0: core_arch::x86::__m256d;\n    let mut _2: i32;\n    let mut _3: core_arch::x86::__m512d;\n    let mut _4: core_arch::x86::__m512d;\n    debug a => _1;\n    bb0: {\n        StorageLive(_2);\n        _2 = BitAnd(IMM8, 1_i32);\n        switchInt(_2) -> [0: bb2, otherwise: bb1];\n    }\n    bb1: {\n        StorageLive(_4);\n        _4 = core_arch::x86::avx512f::_mm512_undefined_pd() -> [return: bb5, unwind unreachable];\n    }\n    bb2: {\n        StorageLive(_3);\n        _3 = core_arch::x86::avx512f::_mm512_undefined_pd() -> [return: bb3, unwind unreachable];\n    }\n    bb3: {\n        _0 = intrinsics::simd::simd_shuffle::<core_arch::x86::__m512d, core_arch::macros::SimdShuffleIdx<4>, core_arch::x86::__m256d>(_1, move _3, core_arch::x86::avx512f::_mm512_extractf64x4_pd::<IMM8>::{constant#1}) -> [return: bb4, unwind unreachable];\n    }\n    bb4: {\n        StorageDead(_3);\n        goto -> bb7;\n    }\n    bb5: {\n        _0 = intrinsics::simd::simd_shuffle::<core_arch::x86::__m512d, core_arch::macros::SimdShuffleIdx<4>, core_arch::x86::__m256d>(_1, move _4, core_arch::x86::avx512f::_mm512_extractf64x4_pd::<IMM8>::{constant#2}) -> [return: bb6, unwind unreachable];\n    }\n    bb6: {\n        StorageDead(_4);\n        goto -> bb7;\n    }\n    bb7: {\n        StorageDead(_2);\n        return;\n    }\n}\n",
  "doc": " Extract 256 bits (composed of 4 packed double-precision (64-bit) floating-point elements) from a, selected with imm8, and store the result in dst.\n\n [Intel's documentation](https://www.intel.com/content/www/us/en/docs/intrinsics-guide/index.html#text=_mm512_extractf64x4_pd&expand=2454)\n",
  "tags": {
    "tags": [],
    "spec": {},
    "docs": []
  }
}