Running: fuse.exe -relaunch -intstyle "ise" -incremental -lib "secureip" -o "D:/Study/AUT/Term6/Computer Architecture/Bounes - Project/Implementiation/Project/TB_TOP_isim_beh.exe" -prj "D:/Study/AUT/Term6/Computer Architecture/Bounes - Project/Implementiation/Project/TB_TOP_beh.prj" "work.TB_TOP" 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "D:/Study/AUT/Term6/Computer Architecture/Bounes - Project/Implementiation/Project/ipcore_dir/arctan.vhd" into library work
Parsing VHDL file "D:/Study/AUT/Term6/Computer Architecture/Bounes - Project/Implementiation/Project/ipcore_dir/hyperbolic.vhd" into library work
Parsing VHDL file "D:/Study/AUT/Term6/Computer Architecture/Bounes - Project/Implementiation/Project/MUX_2X1.vhd" into library work
Parsing VHDL file "D:/Study/AUT/Term6/Computer Architecture/Bounes - Project/Implementiation/Project/Top.vhd" into library work
Parsing VHDL file "D:/Study/AUT/Term6/Computer Architecture/Bounes - Project/Implementiation/Project/TB_TOP.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture behavioral of entity MUX_2X1 [mux_2x1_default]
Compiling package math_real
Compiling package textio
Compiling package bip_utils_pkg_v2_0
Compiling package std_logic_signed
Compiling package mult_gen_pkg_v11_0
Compiling package cordic_v4_0_pack
Compiling architecture behavioral of entity cordic_v4_0 [\cordic_v4_0(2,3,1,0,"artix7","a...]
Compiling architecture arctan_a of entity arctan [arctan_default]
Compiling architecture behavioral of entity cordic_v4_0 [\cordic_v4_0(2,4,0,0,"artix7","a...]
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/XilinxCoreLib/cordic_v4_0.vhd" Line 769: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/XilinxCoreLib/cordic_v4_0.vhd" Line 905: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/XilinxCoreLib/cordic_v4_0.vhd" Line 769: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/P.20131013/rtf/vhdl/src/XilinxCoreLib/cordic_v4_0.vhd" Line 905: Range is empty (null range)
Compiling architecture hyperbolic_a of entity hyperbolic [hyperbolic_default]
Compiling architecture behavioral of entity Top [top_default]
Compiling architecture behavior of entity tb_top
Time Resolution for simulation is 1ps.
Waiting for 7 sub-compilation(s) to finish...
Compiled 24 VHDL Units
Built simulation executable D:/Study/AUT/Term6/Computer Architecture/Bounes - Project/Implementiation/Project/TB_TOP_isim_beh.exe
Fuse Memory Usage: 48404 KB
Fuse CPU Usage: 1921 ms
