{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1728188031519 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1728188031520 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct  5 22:13:51 2024 " "Processing started: Sat Oct  5 22:13:51 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1728188031520 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728188031520 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LCD -c LCD " "Command: quartus_map --read_settings_files=on --write_settings_files=off LCD -c LCD" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728188031520 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1728188031744 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1728188031744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LCD-logica " "Found design unit 1: LCD-logica" {  } { { "LCD.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/7_LCD/code/LCD.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728188038123 ""} { "Info" "ISGN_ENTITY_NAME" "1 LCD " "Found entity 1: LCD" {  } { { "LCD.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/7_LCD/code/LCD.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728188038123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728188038123 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "LCD " "Elaborating entity \"LCD\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1728188038142 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "nombres_index LCD.vhd(98) " "VHDL Process Statement warning at LCD.vhd(98): signal \"nombres_index\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LCD.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/7_LCD/code/LCD.vhd" 98 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1728188038144 "|LCD"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "nombres_index LCD.vhd(109) " "VHDL Process Statement warning at LCD.vhd(109): signal \"nombres_index\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LCD.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/7_LCD/code/LCD.vhd" 109 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1728188038144 "|LCD"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "nombres_index LCD.vhd(120) " "VHDL Process Statement warning at LCD.vhd(120): signal \"nombres_index\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LCD.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/7_LCD/code/LCD.vhd" 120 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1728188038145 "|LCD"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "nombres_index LCD.vhd(131) " "VHDL Process Statement warning at LCD.vhd(131): signal \"nombres_index\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LCD.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/7_LCD/code/LCD.vhd" 131 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1728188038145 "|LCD"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ST LCD.vhd(141) " "VHDL Process Statement warning at LCD.vhd(141): signal \"ST\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LCD.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/7_LCD/code/LCD.vhd" 141 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1728188038145 "|LCD"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Datos LCD.vhd(60) " "VHDL Process Statement warning at LCD.vhd(60): inferring latch(es) for signal or variable \"Datos\", which holds its previous value in one or more paths through the process" {  } { { "LCD.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/7_LCD/code/LCD.vhd" 60 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1728188038145 "|LCD"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "E LCD.vhd(60) " "VHDL Process Statement warning at LCD.vhd(60): inferring latch(es) for signal or variable \"E\", which holds its previous value in one or more paths through the process" {  } { { "LCD.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/7_LCD/code/LCD.vhd" 60 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1728188038145 "|LCD"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RS LCD.vhd(60) " "VHDL Process Statement warning at LCD.vhd(60): inferring latch(es) for signal or variable \"RS\", which holds its previous value in one or more paths through the process" {  } { { "LCD.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/7_LCD/code/LCD.vhd" 60 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1728188038145 "|LCD"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Estado_fut LCD.vhd(60) " "VHDL Process Statement warning at LCD.vhd(60): inferring latch(es) for signal or variable \"Estado_fut\", which holds its previous value in one or more paths through the process" {  } { { "LCD.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/7_LCD/code/LCD.vhd" 60 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1728188038145 "|LCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Estado_fut.IDLE LCD.vhd(60) " "Inferred latch for \"Estado_fut.IDLE\" at LCD.vhd(60)" {  } { { "LCD.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/7_LCD/code/LCD.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1728188038145 "|LCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Estado_fut.E23 LCD.vhd(60) " "Inferred latch for \"Estado_fut.E23\" at LCD.vhd(60)" {  } { { "LCD.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/7_LCD/code/LCD.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1728188038145 "|LCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Estado_fut.E22 LCD.vhd(60) " "Inferred latch for \"Estado_fut.E22\" at LCD.vhd(60)" {  } { { "LCD.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/7_LCD/code/LCD.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1728188038145 "|LCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Estado_fut.E21 LCD.vhd(60) " "Inferred latch for \"Estado_fut.E21\" at LCD.vhd(60)" {  } { { "LCD.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/7_LCD/code/LCD.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1728188038145 "|LCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Estado_fut.E20 LCD.vhd(60) " "Inferred latch for \"Estado_fut.E20\" at LCD.vhd(60)" {  } { { "LCD.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/7_LCD/code/LCD.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1728188038145 "|LCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Estado_fut.E19 LCD.vhd(60) " "Inferred latch for \"Estado_fut.E19\" at LCD.vhd(60)" {  } { { "LCD.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/7_LCD/code/LCD.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1728188038145 "|LCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Estado_fut.E18 LCD.vhd(60) " "Inferred latch for \"Estado_fut.E18\" at LCD.vhd(60)" {  } { { "LCD.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/7_LCD/code/LCD.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1728188038145 "|LCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Estado_fut.E17 LCD.vhd(60) " "Inferred latch for \"Estado_fut.E17\" at LCD.vhd(60)" {  } { { "LCD.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/7_LCD/code/LCD.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1728188038145 "|LCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Estado_fut.E16 LCD.vhd(60) " "Inferred latch for \"Estado_fut.E16\" at LCD.vhd(60)" {  } { { "LCD.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/7_LCD/code/LCD.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1728188038145 "|LCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Estado_fut.E15 LCD.vhd(60) " "Inferred latch for \"Estado_fut.E15\" at LCD.vhd(60)" {  } { { "LCD.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/7_LCD/code/LCD.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1728188038145 "|LCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Estado_fut.E14 LCD.vhd(60) " "Inferred latch for \"Estado_fut.E14\" at LCD.vhd(60)" {  } { { "LCD.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/7_LCD/code/LCD.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1728188038145 "|LCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Estado_fut.E13 LCD.vhd(60) " "Inferred latch for \"Estado_fut.E13\" at LCD.vhd(60)" {  } { { "LCD.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/7_LCD/code/LCD.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1728188038145 "|LCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Estado_fut.E12 LCD.vhd(60) " "Inferred latch for \"Estado_fut.E12\" at LCD.vhd(60)" {  } { { "LCD.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/7_LCD/code/LCD.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1728188038145 "|LCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Estado_fut.E11 LCD.vhd(60) " "Inferred latch for \"Estado_fut.E11\" at LCD.vhd(60)" {  } { { "LCD.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/7_LCD/code/LCD.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1728188038145 "|LCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Estado_fut.E10 LCD.vhd(60) " "Inferred latch for \"Estado_fut.E10\" at LCD.vhd(60)" {  } { { "LCD.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/7_LCD/code/LCD.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1728188038145 "|LCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Estado_fut.E9 LCD.vhd(60) " "Inferred latch for \"Estado_fut.E9\" at LCD.vhd(60)" {  } { { "LCD.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/7_LCD/code/LCD.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1728188038145 "|LCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Estado_fut.E8 LCD.vhd(60) " "Inferred latch for \"Estado_fut.E8\" at LCD.vhd(60)" {  } { { "LCD.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/7_LCD/code/LCD.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1728188038145 "|LCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Estado_fut.E7 LCD.vhd(60) " "Inferred latch for \"Estado_fut.E7\" at LCD.vhd(60)" {  } { { "LCD.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/7_LCD/code/LCD.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1728188038145 "|LCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Estado_fut.E6 LCD.vhd(60) " "Inferred latch for \"Estado_fut.E6\" at LCD.vhd(60)" {  } { { "LCD.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/7_LCD/code/LCD.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1728188038145 "|LCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Estado_fut.E5 LCD.vhd(60) " "Inferred latch for \"Estado_fut.E5\" at LCD.vhd(60)" {  } { { "LCD.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/7_LCD/code/LCD.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1728188038145 "|LCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Estado_fut.E4 LCD.vhd(60) " "Inferred latch for \"Estado_fut.E4\" at LCD.vhd(60)" {  } { { "LCD.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/7_LCD/code/LCD.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1728188038145 "|LCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Estado_fut.E3 LCD.vhd(60) " "Inferred latch for \"Estado_fut.E3\" at LCD.vhd(60)" {  } { { "LCD.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/7_LCD/code/LCD.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1728188038145 "|LCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Estado_fut.E2 LCD.vhd(60) " "Inferred latch for \"Estado_fut.E2\" at LCD.vhd(60)" {  } { { "LCD.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/7_LCD/code/LCD.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1728188038145 "|LCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Estado_fut.E1 LCD.vhd(60) " "Inferred latch for \"Estado_fut.E1\" at LCD.vhd(60)" {  } { { "LCD.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/7_LCD/code/LCD.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1728188038145 "|LCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Estado_fut.E0 LCD.vhd(60) " "Inferred latch for \"Estado_fut.E0\" at LCD.vhd(60)" {  } { { "LCD.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/7_LCD/code/LCD.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1728188038145 "|LCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RS LCD.vhd(60) " "Inferred latch for \"RS\" at LCD.vhd(60)" {  } { { "LCD.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/7_LCD/code/LCD.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1728188038145 "|LCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "E LCD.vhd(60) " "Inferred latch for \"E\" at LCD.vhd(60)" {  } { { "LCD.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/7_LCD/code/LCD.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1728188038145 "|LCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Datos\[0\] LCD.vhd(60) " "Inferred latch for \"Datos\[0\]\" at LCD.vhd(60)" {  } { { "LCD.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/7_LCD/code/LCD.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1728188038145 "|LCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Datos\[1\] LCD.vhd(60) " "Inferred latch for \"Datos\[1\]\" at LCD.vhd(60)" {  } { { "LCD.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/7_LCD/code/LCD.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1728188038145 "|LCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Datos\[2\] LCD.vhd(60) " "Inferred latch for \"Datos\[2\]\" at LCD.vhd(60)" {  } { { "LCD.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/7_LCD/code/LCD.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1728188038145 "|LCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Datos\[3\] LCD.vhd(60) " "Inferred latch for \"Datos\[3\]\" at LCD.vhd(60)" {  } { { "LCD.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/7_LCD/code/LCD.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1728188038145 "|LCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Datos\[4\] LCD.vhd(60) " "Inferred latch for \"Datos\[4\]\" at LCD.vhd(60)" {  } { { "LCD.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/7_LCD/code/LCD.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1728188038145 "|LCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Datos\[5\] LCD.vhd(60) " "Inferred latch for \"Datos\[5\]\" at LCD.vhd(60)" {  } { { "LCD.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/7_LCD/code/LCD.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1728188038145 "|LCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Datos\[6\] LCD.vhd(60) " "Inferred latch for \"Datos\[6\]\" at LCD.vhd(60)" {  } { { "LCD.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/7_LCD/code/LCD.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1728188038145 "|LCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Datos\[7\] LCD.vhd(60) " "Inferred latch for \"Datos\[7\]\" at LCD.vhd(60)" {  } { { "LCD.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/7_LCD/code/LCD.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1728188038145 "|LCD"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Estado_fut.E6_543 " "LATCH primitive \"Estado_fut.E6_543\" is permanently enabled" {  } { { "LCD.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/7_LCD/code/LCD.vhd" 60 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1728188038317 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Estado_fut.E8_527 " "LATCH primitive \"Estado_fut.E8_527\" is permanently enabled" {  } { { "LCD.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/7_LCD/code/LCD.vhd" 60 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1728188038317 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Estado_fut.E10_511 " "LATCH primitive \"Estado_fut.E10_511\" is permanently enabled" {  } { { "LCD.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/7_LCD/code/LCD.vhd" 60 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1728188038317 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Estado_fut.E12_495 " "LATCH primitive \"Estado_fut.E12_495\" is permanently enabled" {  } { { "LCD.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/7_LCD/code/LCD.vhd" 60 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1728188038317 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Estado_fut.E1_583 " "LATCH primitive \"Estado_fut.E1_583\" is permanently enabled" {  } { { "LCD.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/7_LCD/code/LCD.vhd" 60 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1728188038317 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Estado_fut.E3_567 " "LATCH primitive \"Estado_fut.E3_567\" is permanently enabled" {  } { { "LCD.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/7_LCD/code/LCD.vhd" 60 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1728188038317 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Estado_fut.E5_551 " "LATCH primitive \"Estado_fut.E5_551\" is permanently enabled" {  } { { "LCD.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/7_LCD/code/LCD.vhd" 60 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1728188038317 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Estado_fut.E7_535 " "LATCH primitive \"Estado_fut.E7_535\" is permanently enabled" {  } { { "LCD.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/7_LCD/code/LCD.vhd" 60 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1728188038317 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Estado_fut.E9_519 " "LATCH primitive \"Estado_fut.E9_519\" is permanently enabled" {  } { { "LCD.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/7_LCD/code/LCD.vhd" 60 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1728188038317 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Estado_fut.E11_503 " "LATCH primitive \"Estado_fut.E11_503\" is permanently enabled" {  } { { "LCD.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/7_LCD/code/LCD.vhd" 60 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1728188038317 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Estado_fut.E13_487 " "LATCH primitive \"Estado_fut.E13_487\" is permanently enabled" {  } { { "LCD.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/7_LCD/code/LCD.vhd" 60 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1728188038317 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Estado_fut.IDLE_439 " "LATCH primitive \"Estado_fut.IDLE_439\" is permanently enabled" {  } { { "LCD.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/7_LCD/code/LCD.vhd" 60 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1728188038317 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Estado_fut.E2_575 " "LATCH primitive \"Estado_fut.E2_575\" is permanently enabled" {  } { { "LCD.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/7_LCD/code/LCD.vhd" 60 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1728188038317 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Estado_fut.E4_559 " "LATCH primitive \"Estado_fut.E4_559\" is permanently enabled" {  } { { "LCD.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/7_LCD/code/LCD.vhd" 60 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1728188038317 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Estado_fut.E0_591 " "LATCH primitive \"Estado_fut.E0_591\" is permanently enabled" {  } { { "LCD.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/7_LCD/code/LCD.vhd" 60 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1728188038317 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Estado_fut.E6_543 " "LATCH primitive \"Estado_fut.E6_543\" is permanently enabled" {  } { { "LCD.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/7_LCD/code/LCD.vhd" 60 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1728188038318 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Estado_fut.E8_527 " "LATCH primitive \"Estado_fut.E8_527\" is permanently enabled" {  } { { "LCD.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/7_LCD/code/LCD.vhd" 60 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1728188038319 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Estado_fut.E10_511 " "LATCH primitive \"Estado_fut.E10_511\" is permanently enabled" {  } { { "LCD.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/7_LCD/code/LCD.vhd" 60 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1728188038319 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Estado_fut.E12_495 " "LATCH primitive \"Estado_fut.E12_495\" is permanently enabled" {  } { { "LCD.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/7_LCD/code/LCD.vhd" 60 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1728188038319 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Estado_fut.E1_583 " "LATCH primitive \"Estado_fut.E1_583\" is permanently enabled" {  } { { "LCD.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/7_LCD/code/LCD.vhd" 60 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1728188038319 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Estado_fut.E3_567 " "LATCH primitive \"Estado_fut.E3_567\" is permanently enabled" {  } { { "LCD.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/7_LCD/code/LCD.vhd" 60 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1728188038319 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Estado_fut.E5_551 " "LATCH primitive \"Estado_fut.E5_551\" is permanently enabled" {  } { { "LCD.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/7_LCD/code/LCD.vhd" 60 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1728188038319 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Estado_fut.E7_535 " "LATCH primitive \"Estado_fut.E7_535\" is permanently enabled" {  } { { "LCD.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/7_LCD/code/LCD.vhd" 60 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1728188038319 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Estado_fut.E9_519 " "LATCH primitive \"Estado_fut.E9_519\" is permanently enabled" {  } { { "LCD.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/7_LCD/code/LCD.vhd" 60 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1728188038319 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Estado_fut.E11_503 " "LATCH primitive \"Estado_fut.E11_503\" is permanently enabled" {  } { { "LCD.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/7_LCD/code/LCD.vhd" 60 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1728188038319 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Estado_fut.E13_487 " "LATCH primitive \"Estado_fut.E13_487\" is permanently enabled" {  } { { "LCD.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/7_LCD/code/LCD.vhd" 60 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1728188038319 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Estado_fut.IDLE_439 " "LATCH primitive \"Estado_fut.IDLE_439\" is permanently enabled" {  } { { "LCD.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/7_LCD/code/LCD.vhd" 60 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1728188038319 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Estado_fut.E2_575 " "LATCH primitive \"Estado_fut.E2_575\" is permanently enabled" {  } { { "LCD.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/7_LCD/code/LCD.vhd" 60 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1728188038319 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Estado_fut.E4_559 " "LATCH primitive \"Estado_fut.E4_559\" is permanently enabled" {  } { { "LCD.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/7_LCD/code/LCD.vhd" 60 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1728188038319 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Estado_fut.E0_591 " "LATCH primitive \"Estado_fut.E0_591\" is permanently enabled" {  } { { "LCD.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/7_LCD/code/LCD.vhd" 60 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1728188038319 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Datos\[6\]\$latch RS\$latch " "Duplicate LATCH primitive \"Datos\[6\]\$latch\" merged with LATCH primitive \"RS\$latch\"" {  } { { "LCD.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/7_LCD/code/LCD.vhd" 60 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1728188038471 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1728188038471 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "RW GND " "Pin \"RW\" is stuck at GND" {  } { { "LCD.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/7_LCD/code/LCD.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1728188038481 "|LCD|RW"} { "Warning" "WMLS_MLS_STUCK_PIN" "Datos\[7\] GND " "Pin \"Datos\[7\]\" is stuck at GND" {  } { { "LCD.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/7_LCD/code/LCD.vhd" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1728188038481 "|LCD|Datos[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1728188038481 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1728188038547 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1728188038886 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728188038886 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "98 " "Implemented 98 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1728188038911 ""} { "Info" "ICUT_CUT_TM_OPINS" "13 " "Implemented 13 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1728188038911 ""} { "Info" "ICUT_CUT_TM_LCELLS" "81 " "Implemented 81 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1728188038911 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1728188038911 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 43 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 43 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4829 " "Peak virtual memory: 4829 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1728188038938 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct  5 22:13:58 2024 " "Processing ended: Sat Oct  5 22:13:58 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1728188038938 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1728188038938 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1728188038938 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1728188038938 ""}
