
*** Running vivado
    with args -log design_1_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl


****** Vivado v2017.2.1 (64-bit)
  **** SW Build 1957588 on Wed Aug  9 16:32:24 MDT 2017
  **** IP Build 1948039 on Wed Aug  9 18:19:28 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.2/data/ip'.
add_files: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 281.582 ; gain = 17.160
Command: synth_design -top design_1_wrapper -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t-csg324'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t-csg324'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6356 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 363.398 ; gain = 75.059
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_wrapper' [C:/Users/Tayo/Desktop/Adder_block/Adder_block.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-638] synthesizing module 'design_1' [C:/Users/Tayo/Desktop/Adder_block/Adder_block.srcs/sources_1/bd/design_1/hdl/design_1.v:13]
INFO: [Synth 8-638] synthesizing module 'design_1_half_adder_0_0' [C:/Users/Tayo/Desktop/Adder_block/Adder_block.runs/synth_1/.Xil/Vivado-9924-Tayo-PC/realtime/design_1_half_adder_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_half_adder_0_0' (1#1) [C:/Users/Tayo/Desktop/Adder_block/Adder_block.runs/synth_1/.Xil/Vivado-9924-Tayo-PC/realtime/design_1_half_adder_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_half_adder_1_0' [C:/Users/Tayo/Desktop/Adder_block/Adder_block.runs/synth_1/.Xil/Vivado-9924-Tayo-PC/realtime/design_1_half_adder_1_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_half_adder_1_0' (2#1) [C:/Users/Tayo/Desktop/Adder_block/Adder_block.runs/synth_1/.Xil/Vivado-9924-Tayo-PC/realtime/design_1_half_adder_1_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_half_adder_2_0' [C:/Users/Tayo/Desktop/Adder_block/Adder_block.runs/synth_1/.Xil/Vivado-9924-Tayo-PC/realtime/design_1_half_adder_2_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_half_adder_2_0' (3#1) [C:/Users/Tayo/Desktop/Adder_block/Adder_block.runs/synth_1/.Xil/Vivado-9924-Tayo-PC/realtime/design_1_half_adder_2_0_stub.v:6]
WARNING: [Synth 8-350] instance 'half_adder_2' of module 'design_1_half_adder_2_0' requires 4 connections, but only 3 given [C:/Users/Tayo/Desktop/Adder_block/Adder_block.srcs/sources_1/bd/design_1/hdl/design_1.v:58]
INFO: [Synth 8-638] synthesizing module 'design_1_half_adder_3_0' [C:/Users/Tayo/Desktop/Adder_block/Adder_block.runs/synth_1/.Xil/Vivado-9924-Tayo-PC/realtime/design_1_half_adder_3_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_half_adder_3_0' (4#1) [C:/Users/Tayo/Desktop/Adder_block/Adder_block.runs/synth_1/.Xil/Vivado-9924-Tayo-PC/realtime/design_1_half_adder_3_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1' (5#1) [C:/Users/Tayo/Desktop/Adder_block/Adder_block.srcs/sources_1/bd/design_1/hdl/design_1.v:13]
INFO: [Synth 8-256] done synthesizing module 'design_1_wrapper' (6#1) [C:/Users/Tayo/Desktop/Adder_block/Adder_block.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 402.730 ; gain = 114.391
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 402.730 ; gain = 114.391
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Tayo/Desktop/Adder_block/Adder_block.runs/synth_1/.Xil/Vivado-9924-Tayo-PC/dcp9/design_1_half_adder_0_0_in_context.xdc] for cell 'design_1_i/half_adder_0'
Finished Parsing XDC File [C:/Users/Tayo/Desktop/Adder_block/Adder_block.runs/synth_1/.Xil/Vivado-9924-Tayo-PC/dcp9/design_1_half_adder_0_0_in_context.xdc] for cell 'design_1_i/half_adder_0'
Parsing XDC File [C:/Users/Tayo/Desktop/Adder_block/Adder_block.runs/synth_1/.Xil/Vivado-9924-Tayo-PC/dcp11/design_1_half_adder_1_0_in_context.xdc] for cell 'design_1_i/half_adder_1'
Finished Parsing XDC File [C:/Users/Tayo/Desktop/Adder_block/Adder_block.runs/synth_1/.Xil/Vivado-9924-Tayo-PC/dcp11/design_1_half_adder_1_0_in_context.xdc] for cell 'design_1_i/half_adder_1'
Parsing XDC File [C:/Users/Tayo/Desktop/Adder_block/Adder_block.runs/synth_1/.Xil/Vivado-9924-Tayo-PC/dcp13/design_1_half_adder_2_0_in_context.xdc] for cell 'design_1_i/half_adder_2'
Finished Parsing XDC File [C:/Users/Tayo/Desktop/Adder_block/Adder_block.runs/synth_1/.Xil/Vivado-9924-Tayo-PC/dcp13/design_1_half_adder_2_0_in_context.xdc] for cell 'design_1_i/half_adder_2'
Parsing XDC File [C:/Users/Tayo/Desktop/Adder_block/Adder_block.runs/synth_1/.Xil/Vivado-9924-Tayo-PC/dcp15/design_1_half_adder_3_0_in_context.xdc] for cell 'design_1_i/half_adder_3'
Finished Parsing XDC File [C:/Users/Tayo/Desktop/Adder_block/Adder_block.runs/synth_1/.Xil/Vivado-9924-Tayo-PC/dcp15/design_1_half_adder_3_0_in_context.xdc] for cell 'design_1_i/half_adder_3'
Parsing XDC File [C:/Users/Tayo/Desktop/Adder_block/Adder_block.srcs/constrs_1/new/two_bit_adder.xdc]
Finished Parsing XDC File [C:/Users/Tayo/Desktop/Adder_block/Adder_block.srcs/constrs_1/new/two_bit_adder.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Tayo/Desktop/Adder_block/Adder_block.srcs/constrs_1/new/two_bit_adder.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/Tayo/Desktop/Adder_block/Adder_block.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/Tayo/Desktop/Adder_block/Adder_block.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 634.426 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 634.426 ; gain = 346.086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 634.426 ; gain = 346.086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/half_adder_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/half_adder_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/half_adder_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/half_adder_3. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 634.426 ; gain = 346.086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 634.426 ; gain = 346.086
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 634.426 ; gain = 346.086
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 660.887 ; gain = 372.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 660.887 ; gain = 372.547
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 671.031 ; gain = 382.691
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 671.031 ; gain = 382.691
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 671.031 ; gain = 382.691
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 671.031 ; gain = 382.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 671.031 ; gain = 382.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 671.031 ; gain = 382.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 671.031 ; gain = 382.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------------+----------+
|      |BlackBox name           |Instances |
+------+------------------------+----------+
|1     |design_1_half_adder_0_0 |         1|
|2     |design_1_half_adder_1_0 |         1|
|3     |design_1_half_adder_2_0 |         1|
|4     |design_1_half_adder_3_0 |         1|
+------+------------------------+----------+

Report Cell Usage: 
+------+------------------------+------+
|      |Cell                    |Count |
+------+------------------------+------+
|1     |design_1_half_adder_0_0 |     1|
|2     |design_1_half_adder_1_0 |     1|
|3     |design_1_half_adder_2_0 |     1|
|4     |design_1_half_adder_3_0 |     1|
|5     |IBUF                    |     4|
|6     |OBUF                    |     3|
+------+------------------------+------+

Report Instance Areas: 
+------+-------------+---------+------+
|      |Instance     |Module   |Cells |
+------+-------------+---------+------+
|1     |top          |         |    15|
|2     |  design_1_i |design_1 |     8|
+------+-------------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 671.031 ; gain = 382.691
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:25 . Memory (MB): peak = 671.031 ; gain = 150.996
Synthesis Optimization Complete : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 671.031 ; gain = 382.691
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

26 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:42 . Memory (MB): peak = 683.551 ; gain = 401.969
INFO: [Common 17-1381] The checkpoint 'C:/Users/Tayo/Desktop/Adder_block/Adder_block.runs/synth_1/design_1_wrapper.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 683.551 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Oct 14 04:41:49 2017...
