{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 20 13:59:58 2014 " "Info: Processing started: Thu Nov 20 13:59:58 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off CEG_Lab4 -c CEG_Lab4 " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off CEG_Lab4 -c CEG_Lab4" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "supportfiles/lab3top.bdf" "" { Schematic "E:/CEG2136 Lab4/CEGLab4/supportfiles/lab3top.bdf" { { 304 120 288 320 "clk" "" } { 136 536 616 152 "clk" "" } { 296 288 376 312 "clk" "" } { 424 536 600 440 "clk" "" } { 568 536 600 584 "clk" "" } { 712 536 600 728 "clk" "" } { 840 536 600 856 "clk" "" } { 984 536 600 1000 "clk" "" } { 1112 536 600 1128 "clk" "" } { 1016 1248 1312 1032 "clk" "" } { 1128 1248 1312 1144 "clk" "" } { 272 480 544 288 "clk" "" } { 696 1456 1496 712 "clk" "" } } } } { "q:/altera.09/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "q:/altera.09/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk memory ram256x8:104\|lpm_ram_dq:lpm_ram_dq_component\|altram:sram\|q\[0\]~reg_ra0 register counter8bits:59\|counter1bit:49\|1 17.36 MHz 57.6 ns Internal " "Info: Clock \"clk\" has Internal fmax of 17.36 MHz between source memory \"ram256x8:104\|lpm_ram_dq:lpm_ram_dq_component\|altram:sram\|q\[0\]~reg_ra0\" and destination register \"counter8bits:59\|counter1bit:49\|1\" (period= 57.6 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "25.700 ns + Longest memory register " "Info: + Longest memory to register delay is 25.700 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ram256x8:104\|lpm_ram_dq:lpm_ram_dq_component\|altram:sram\|q\[0\]~reg_ra0 1 MEM EC4_C 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = EC4_C; Fanout = 1; MEM Node = 'ram256x8:104\|lpm_ram_dq:lpm_ram_dq_component\|altram:sram\|q\[0\]~reg_ra0'" {  } { { "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ram256x8:104|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[0]~reg_ra0 } "NODE_NAME" } } { "altram.tdf" "" { Text "q:/altera.09/altera/90sp2/quartus/libraries/megafunctions/altram.tdf" 98 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(10.700 ns) 10.700 ns ram256x8:104\|lpm_ram_dq:lpm_ram_dq_component\|altram:sram\|q\[0\]~mem_cell_ra0 2 MEM EC4_C 1 " "Info: 2: + IC(0.000 ns) + CELL(10.700 ns) = 10.700 ns; Loc. = EC4_C; Fanout = 1; MEM Node = 'ram256x8:104\|lpm_ram_dq:lpm_ram_dq_component\|altram:sram\|q\[0\]~mem_cell_ra0'" {  } { { "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.700 ns" { ram256x8:104|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[0]~reg_ra0 ram256x8:104|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[0]~mem_cell_ra0 } "NODE_NAME" } } { "altram.tdf" "" { Text "q:/altera.09/altera/90sp2/quartus/libraries/megafunctions/altram.tdf" 98 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.500 ns) 13.200 ns ram256x8:104\|lpm_ram_dq:lpm_ram_dq_component\|altram:sram\|q\[0\] 3 MEM EC4_C 1 " "Info: 3: + IC(0.000 ns) + CELL(2.500 ns) = 13.200 ns; Loc. = EC4_C; Fanout = 1; MEM Node = 'ram256x8:104\|lpm_ram_dq:lpm_ram_dq_component\|altram:sram\|q\[0\]'" {  } { { "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { ram256x8:104|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[0]~mem_cell_ra0 ram256x8:104|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[0] } "NODE_NAME" } } { "altram.tdf" "" { Text "q:/altera.09/altera/90sp2/quartus/libraries/megafunctions/altram.tdf" 98 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.600 ns) + CELL(2.300 ns) 18.100 ns busmultiplexer:67\|Y\[0\]~58 4 COMB LC6_C6 1 " "Info: 4: + IC(2.600 ns) + CELL(2.300 ns) = 18.100 ns; Loc. = LC6_C6; Fanout = 1; COMB Node = 'busmultiplexer:67\|Y\[0\]~58'" {  } { { "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.900 ns" { ram256x8:104|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[0] busmultiplexer:67|Y[0]~58 } "NODE_NAME" } } { "supportfiles/busmultiplexer.vhd" "" { Text "E:/CEG2136 Lab4/CEGLab4/supportfiles/busmultiplexer.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(2.300 ns) 21.000 ns busmultiplexer:67\|Y\[0\]~59 5 COMB LC8_C6 4 " "Info: 5: + IC(0.600 ns) + CELL(2.300 ns) = 21.000 ns; Loc. = LC8_C6; Fanout = 4; COMB Node = 'busmultiplexer:67\|Y\[0\]~59'" {  } { { "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { busmultiplexer:67|Y[0]~58 busmultiplexer:67|Y[0]~59 } "NODE_NAME" } } { "supportfiles/busmultiplexer.vhd" "" { Text "E:/CEG2136 Lab4/CEGLab4/supportfiles/busmultiplexer.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(2.300 ns) 23.900 ns busmultiplexer:67\|Y\[0\]~88 6 COMB LC1_C6 3 " "Info: 6: + IC(0.600 ns) + CELL(2.300 ns) = 23.900 ns; Loc. = LC1_C6; Fanout = 3; COMB Node = 'busmultiplexer:67\|Y\[0\]~88'" {  } { { "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { busmultiplexer:67|Y[0]~59 busmultiplexer:67|Y[0]~88 } "NODE_NAME" } } { "supportfiles/busmultiplexer.vhd" "" { Text "E:/CEG2136 Lab4/CEGLab4/supportfiles/busmultiplexer.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.200 ns) 25.700 ns counter8bits:59\|counter1bit:49\|1 7 REG LC2_C6 10 " "Info: 7: + IC(0.600 ns) + CELL(1.200 ns) = 25.700 ns; Loc. = LC2_C6; Fanout = 10; REG Node = 'counter8bits:59\|counter1bit:49\|1'" {  } { { "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.800 ns" { busmultiplexer:67|Y[0]~88 counter8bits:59|counter1bit:49|1 } "NODE_NAME" } } { "supportfiles/counter1bit.bdf" "" { Schematic "E:/CEG2136 Lab4/CEGLab4/supportfiles/counter1bit.bdf" { { 224 544 608 304 "1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "21.300 ns ( 82.88 % ) " "Info: Total cell delay = 21.300 ns ( 82.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.400 ns ( 17.12 % ) " "Info: Total interconnect delay = 4.400 ns ( 17.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "25.700 ns" { ram256x8:104|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[0]~reg_ra0 ram256x8:104|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[0]~mem_cell_ra0 ram256x8:104|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[0] busmultiplexer:67|Y[0]~58 busmultiplexer:67|Y[0]~59 busmultiplexer:67|Y[0]~88 counter8bits:59|counter1bit:49|1 } "NODE_NAME" } } { "q:/altera.09/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "q:/altera.09/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "25.700 ns" { ram256x8:104|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[0]~reg_ra0 {} ram256x8:104|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[0]~mem_cell_ra0 {} ram256x8:104|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[0] {} busmultiplexer:67|Y[0]~58 {} busmultiplexer:67|Y[0]~59 {} busmultiplexer:67|Y[0]~88 {} counter8bits:59|counter1bit:49|1 {} } { 0.000ns 0.000ns 0.000ns 2.600ns 0.600ns 0.600ns 0.600ns } { 0.000ns 10.700ns 2.500ns 2.300ns 2.300ns 2.300ns 1.200ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 5.300 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 5.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.800 ns) 2.800 ns clk 1 CLK PIN_91 230 " "Info: 1: + IC(0.000 ns) + CELL(2.800 ns) = 2.800 ns; Loc. = PIN_91; Fanout = 230; CLK Node = 'clk'" {  } { { "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "supportfiles/lab3top.bdf" "" { Schematic "E:/CEG2136 Lab4/CEGLab4/supportfiles/lab3top.bdf" { { 304 120 288 320 "clk" "" } { 136 536 616 152 "clk" "" } { 296 288 376 312 "clk" "" } { 424 536 600 440 "clk" "" } { 568 536 600 584 "clk" "" } { 712 536 600 728 "clk" "" } { 840 536 600 856 "clk" "" } { 984 536 600 1000 "clk" "" } { 1112 536 600 1128 "clk" "" } { 1016 1248 1312 1032 "clk" "" } { 1128 1248 1312 1144 "clk" "" } { 272 480 544 288 "clk" "" } { 696 1456 1496 712 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.500 ns) + CELL(0.000 ns) 5.300 ns counter8bits:59\|counter1bit:49\|1 2 REG LC2_C6 10 " "Info: 2: + IC(2.500 ns) + CELL(0.000 ns) = 5.300 ns; Loc. = LC2_C6; Fanout = 10; REG Node = 'counter8bits:59\|counter1bit:49\|1'" {  } { { "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { clk counter8bits:59|counter1bit:49|1 } "NODE_NAME" } } { "supportfiles/counter1bit.bdf" "" { Schematic "E:/CEG2136 Lab4/CEGLab4/supportfiles/counter1bit.bdf" { { 224 544 608 304 "1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.800 ns ( 52.83 % ) " "Info: Total cell delay = 2.800 ns ( 52.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.500 ns ( 47.17 % ) " "Info: Total interconnect delay = 2.500 ns ( 47.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { clk counter8bits:59|counter1bit:49|1 } "NODE_NAME" } } { "q:/altera.09/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "q:/altera.09/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.300 ns" { clk {} clk~out {} counter8bits:59|counter1bit:49|1 {} } { 0.000ns 0.000ns 2.500ns } { 0.000ns 2.800ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 5.300 ns - Longest memory " "Info: - Longest clock path from clock \"clk\" to source memory is 5.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.800 ns) 2.800 ns clk 1 CLK PIN_91 230 " "Info: 1: + IC(0.000 ns) + CELL(2.800 ns) = 2.800 ns; Loc. = PIN_91; Fanout = 230; CLK Node = 'clk'" {  } { { "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "supportfiles/lab3top.bdf" "" { Schematic "E:/CEG2136 Lab4/CEGLab4/supportfiles/lab3top.bdf" { { 304 120 288 320 "clk" "" } { 136 536 616 152 "clk" "" } { 296 288 376 312 "clk" "" } { 424 536 600 440 "clk" "" } { 568 536 600 584 "clk" "" } { 712 536 600 728 "clk" "" } { 840 536 600 856 "clk" "" } { 984 536 600 1000 "clk" "" } { 1112 536 600 1128 "clk" "" } { 1016 1248 1312 1032 "clk" "" } { 1128 1248 1312 1144 "clk" "" } { 272 480 544 288 "clk" "" } { 696 1456 1496 712 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.500 ns) + CELL(0.000 ns) 5.300 ns ram256x8:104\|lpm_ram_dq:lpm_ram_dq_component\|altram:sram\|q\[0\]~reg_ra0 2 MEM EC4_C 1 " "Info: 2: + IC(2.500 ns) + CELL(0.000 ns) = 5.300 ns; Loc. = EC4_C; Fanout = 1; MEM Node = 'ram256x8:104\|lpm_ram_dq:lpm_ram_dq_component\|altram:sram\|q\[0\]~reg_ra0'" {  } { { "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { clk ram256x8:104|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[0]~reg_ra0 } "NODE_NAME" } } { "altram.tdf" "" { Text "q:/altera.09/altera/90sp2/quartus/libraries/megafunctions/altram.tdf" 98 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.800 ns ( 52.83 % ) " "Info: Total cell delay = 2.800 ns ( 52.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.500 ns ( 47.17 % ) " "Info: Total interconnect delay = 2.500 ns ( 47.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { clk ram256x8:104|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[0]~reg_ra0 } "NODE_NAME" } } { "q:/altera.09/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "q:/altera.09/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.300 ns" { clk {} clk~out {} ram256x8:104|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[0]~reg_ra0 {} } { 0.000ns 0.000ns 2.500ns } { 0.000ns 2.800ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { clk counter8bits:59|counter1bit:49|1 } "NODE_NAME" } } { "q:/altera.09/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "q:/altera.09/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.300 ns" { clk {} clk~out {} counter8bits:59|counter1bit:49|1 {} } { 0.000ns 0.000ns 2.500ns } { 0.000ns 2.800ns 0.000ns } "" } } { "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { clk ram256x8:104|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[0]~reg_ra0 } "NODE_NAME" } } { "q:/altera.09/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "q:/altera.09/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.300 ns" { clk {} clk~out {} ram256x8:104|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[0]~reg_ra0 {} } { 0.000ns 0.000ns 2.500ns } { 0.000ns 2.800ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.600 ns + " "Info: + Micro clock to output delay of source is 0.600 ns" {  } { { "altram.tdf" "" { Text "q:/altera.09/altera/90sp2/quartus/libraries/megafunctions/altram.tdf" 98 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "2.500 ns + " "Info: + Micro setup delay of destination is 2.500 ns" {  } { { "supportfiles/counter1bit.bdf" "" { Schematic "E:/CEG2136 Lab4/CEGLab4/supportfiles/counter1bit.bdf" { { 224 544 608 304 "1" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "altram.tdf" "" { Text "q:/altera.09/altera/90sp2/quartus/libraries/megafunctions/altram.tdf" 98 2 0 } } { "supportfiles/counter1bit.bdf" "" { Schematic "E:/CEG2136 Lab4/CEGLab4/supportfiles/counter1bit.bdf" { { 224 544 608 304 "1" "" } } } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "25.700 ns" { ram256x8:104|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[0]~reg_ra0 ram256x8:104|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[0]~mem_cell_ra0 ram256x8:104|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[0] busmultiplexer:67|Y[0]~58 busmultiplexer:67|Y[0]~59 busmultiplexer:67|Y[0]~88 counter8bits:59|counter1bit:49|1 } "NODE_NAME" } } { "q:/altera.09/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "q:/altera.09/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "25.700 ns" { ram256x8:104|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[0]~reg_ra0 {} ram256x8:104|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[0]~mem_cell_ra0 {} ram256x8:104|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[0] {} busmultiplexer:67|Y[0]~58 {} busmultiplexer:67|Y[0]~59 {} busmultiplexer:67|Y[0]~88 {} counter8bits:59|counter1bit:49|1 {} } { 0.000ns 0.000ns 0.000ns 2.600ns 0.600ns 0.600ns 0.600ns } { 0.000ns 10.700ns 2.500ns 2.300ns 2.300ns 2.300ns 1.200ns } "" } } { "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { clk counter8bits:59|counter1bit:49|1 } "NODE_NAME" } } { "q:/altera.09/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "q:/altera.09/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.300 ns" { clk {} clk~out {} counter8bits:59|counter1bit:49|1 {} } { 0.000ns 0.000ns 2.500ns } { 0.000ns 2.800ns 0.000ns } "" } } { "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { clk ram256x8:104|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[0]~reg_ra0 } "NODE_NAME" } } { "q:/altera.09/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "q:/altera.09/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.300 ns" { clk {} clk~out {} ram256x8:104|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[0]~reg_ra0 {} } { 0.000ns 0.000ns 2.500ns } { 0.000ns 2.800ns 0.000ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "register8bits:63\|register1bit:24\|1 DIP1 clk 8.500 ns register " "Info: tsu for register \"register8bits:63\|register1bit:24\|1\" (data pin = \"DIP1\", clock pin = \"clk\") is 8.500 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.300 ns + Longest pin register " "Info: + Longest pin to register delay is 11.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.500 ns) 3.500 ns DIP1 1 PIN PIN_40 1 " "Info: 1: + IC(0.000 ns) + CELL(3.500 ns) = 3.500 ns; Loc. = PIN_40; Fanout = 1; PIN Node = 'DIP1'" {  } { { "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DIP1 } "NODE_NAME" } } { "supportfiles/lab3top.bdf" "" { Schematic "E:/CEG2136 Lab4/CEGLab4/supportfiles/lab3top.bdf" { { 240 120 288 256 "DIP1" "" } { 1064 536 600 1080 "DIP\[7..0\]" "" } { 232 288 376 248 "DIP1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.600 ns) + CELL(1.200 ns) 11.300 ns register8bits:63\|register1bit:24\|1 2 REG LC5_C5 1 " "Info: 2: + IC(6.600 ns) + CELL(1.200 ns) = 11.300 ns; Loc. = LC5_C5; Fanout = 1; REG Node = 'register8bits:63\|register1bit:24\|1'" {  } { { "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.800 ns" { DIP1 register8bits:63|register1bit:24|1 } "NODE_NAME" } } { "supportfiles/register1bit.bdf" "" { Schematic "E:/CEG2136 Lab4/CEGLab4/supportfiles/register1bit.bdf" { { 272 552 616 352 "1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.700 ns ( 41.59 % ) " "Info: Total cell delay = 4.700 ns ( 41.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.600 ns ( 58.41 % ) " "Info: Total interconnect delay = 6.600 ns ( 58.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.300 ns" { DIP1 register8bits:63|register1bit:24|1 } "NODE_NAME" } } { "q:/altera.09/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "q:/altera.09/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "11.300 ns" { DIP1 {} DIP1~out {} register8bits:63|register1bit:24|1 {} } { 0.000ns 0.000ns 6.600ns } { 0.000ns 3.500ns 1.200ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "2.500 ns + " "Info: + Micro setup delay of destination is 2.500 ns" {  } { { "supportfiles/register1bit.bdf" "" { Schematic "E:/CEG2136 Lab4/CEGLab4/supportfiles/register1bit.bdf" { { 272 552 616 352 "1" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 5.300 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 5.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.800 ns) 2.800 ns clk 1 CLK PIN_91 230 " "Info: 1: + IC(0.000 ns) + CELL(2.800 ns) = 2.800 ns; Loc. = PIN_91; Fanout = 230; CLK Node = 'clk'" {  } { { "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "supportfiles/lab3top.bdf" "" { Schematic "E:/CEG2136 Lab4/CEGLab4/supportfiles/lab3top.bdf" { { 304 120 288 320 "clk" "" } { 136 536 616 152 "clk" "" } { 296 288 376 312 "clk" "" } { 424 536 600 440 "clk" "" } { 568 536 600 584 "clk" "" } { 712 536 600 728 "clk" "" } { 840 536 600 856 "clk" "" } { 984 536 600 1000 "clk" "" } { 1112 536 600 1128 "clk" "" } { 1016 1248 1312 1032 "clk" "" } { 1128 1248 1312 1144 "clk" "" } { 272 480 544 288 "clk" "" } { 696 1456 1496 712 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.500 ns) + CELL(0.000 ns) 5.300 ns register8bits:63\|register1bit:24\|1 2 REG LC5_C5 1 " "Info: 2: + IC(2.500 ns) + CELL(0.000 ns) = 5.300 ns; Loc. = LC5_C5; Fanout = 1; REG Node = 'register8bits:63\|register1bit:24\|1'" {  } { { "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { clk register8bits:63|register1bit:24|1 } "NODE_NAME" } } { "supportfiles/register1bit.bdf" "" { Schematic "E:/CEG2136 Lab4/CEGLab4/supportfiles/register1bit.bdf" { { 272 552 616 352 "1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.800 ns ( 52.83 % ) " "Info: Total cell delay = 2.800 ns ( 52.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.500 ns ( 47.17 % ) " "Info: Total interconnect delay = 2.500 ns ( 47.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { clk register8bits:63|register1bit:24|1 } "NODE_NAME" } } { "q:/altera.09/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "q:/altera.09/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.300 ns" { clk {} clk~out {} register8bits:63|register1bit:24|1 {} } { 0.000ns 0.000ns 2.500ns } { 0.000ns 2.800ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.300 ns" { DIP1 register8bits:63|register1bit:24|1 } "NODE_NAME" } } { "q:/altera.09/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "q:/altera.09/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "11.300 ns" { DIP1 {} DIP1~out {} register8bits:63|register1bit:24|1 {} } { 0.000ns 0.000ns 6.600ns } { 0.000ns 3.500ns 1.200ns } "" } } { "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { clk register8bits:63|register1bit:24|1 } "NODE_NAME" } } { "q:/altera.09/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "q:/altera.09/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.300 ns" { clk {} clk~out {} register8bits:63|register1bit:24|1 {} } { 0.000ns 0.000ns 2.500ns } { 0.000ns 2.800ns 0.000ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk f2 register8bits:66\|register1bit:25\|1 20.300 ns register " "Info: tco from clock \"clk\" to destination pin \"f2\" through register \"register8bits:66\|register1bit:25\|1\" is 20.300 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 5.300 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 5.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.800 ns) 2.800 ns clk 1 CLK PIN_91 230 " "Info: 1: + IC(0.000 ns) + CELL(2.800 ns) = 2.800 ns; Loc. = PIN_91; Fanout = 230; CLK Node = 'clk'" {  } { { "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "supportfiles/lab3top.bdf" "" { Schematic "E:/CEG2136 Lab4/CEGLab4/supportfiles/lab3top.bdf" { { 304 120 288 320 "clk" "" } { 136 536 616 152 "clk" "" } { 296 288 376 312 "clk" "" } { 424 536 600 440 "clk" "" } { 568 536 600 584 "clk" "" } { 712 536 600 728 "clk" "" } { 840 536 600 856 "clk" "" } { 984 536 600 1000 "clk" "" } { 1112 536 600 1128 "clk" "" } { 1016 1248 1312 1032 "clk" "" } { 1128 1248 1312 1144 "clk" "" } { 272 480 544 288 "clk" "" } { 696 1456 1496 712 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.500 ns) + CELL(0.000 ns) 5.300 ns register8bits:66\|register1bit:25\|1 2 REG LC8_C8 8 " "Info: 2: + IC(2.500 ns) + CELL(0.000 ns) = 5.300 ns; Loc. = LC8_C8; Fanout = 8; REG Node = 'register8bits:66\|register1bit:25\|1'" {  } { { "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { clk register8bits:66|register1bit:25|1 } "NODE_NAME" } } { "supportfiles/register1bit.bdf" "" { Schematic "E:/CEG2136 Lab4/CEGLab4/supportfiles/register1bit.bdf" { { 272 552 616 352 "1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.800 ns ( 52.83 % ) " "Info: Total cell delay = 2.800 ns ( 52.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.500 ns ( 47.17 % ) " "Info: Total interconnect delay = 2.500 ns ( 47.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { clk register8bits:66|register1bit:25|1 } "NODE_NAME" } } { "q:/altera.09/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "q:/altera.09/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.300 ns" { clk {} clk~out {} register8bits:66|register1bit:25|1 {} } { 0.000ns 0.000ns 2.500ns } { 0.000ns 2.800ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.100 ns + " "Info: + Micro clock to output delay of source is 1.100 ns" {  } { { "supportfiles/register1bit.bdf" "" { Schematic "E:/CEG2136 Lab4/CEGLab4/supportfiles/register1bit.bdf" { { 272 552 616 352 "1" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "13.900 ns + Longest register pin " "Info: + Longest register to pin delay is 13.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register8bits:66\|register1bit:25\|1 1 REG LC8_C8 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC8_C8; Fanout = 8; REG Node = 'register8bits:66\|register1bit:25\|1'" {  } { { "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { register8bits:66|register1bit:25|1 } "NODE_NAME" } } { "supportfiles/register1bit.bdf" "" { Schematic "E:/CEG2136 Lab4/CEGLab4/supportfiles/register1bit.bdf" { { 272 552 616 352 "1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.900 ns) + CELL(2.300 ns) 6.200 ns sevensegcontroller:12\|seg7:2\|S\[5\]~88 2 COMB LC1_B19 1 " "Info: 2: + IC(3.900 ns) + CELL(2.300 ns) = 6.200 ns; Loc. = LC1_B19; Fanout = 1; COMB Node = 'sevensegcontroller:12\|seg7:2\|S\[5\]~88'" {  } { { "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.200 ns" { register8bits:66|register1bit:25|1 sevensegcontroller:12|seg7:2|S[5]~88 } "NODE_NAME" } } { "supportfiles/seg7.vhd" "" { Text "E:/CEG2136 Lab4/CEGLab4/supportfiles/seg7.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.600 ns) + CELL(5.100 ns) 13.900 ns f2 3 PIN PIN_23 0 " "Info: 3: + IC(2.600 ns) + CELL(5.100 ns) = 13.900 ns; Loc. = PIN_23; Fanout = 0; PIN Node = 'f2'" {  } { { "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.700 ns" { sevensegcontroller:12|seg7:2|S[5]~88 f2 } "NODE_NAME" } } { "supportfiles/lab3top.bdf" "" { Schematic "E:/CEG2136 Lab4/CEGLab4/supportfiles/lab3top.bdf" { { 304 1248 1424 320 "f2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.400 ns ( 53.24 % ) " "Info: Total cell delay = 7.400 ns ( 53.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.500 ns ( 46.76 % ) " "Info: Total interconnect delay = 6.500 ns ( 46.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.900 ns" { register8bits:66|register1bit:25|1 sevensegcontroller:12|seg7:2|S[5]~88 f2 } "NODE_NAME" } } { "q:/altera.09/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "q:/altera.09/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "13.900 ns" { register8bits:66|register1bit:25|1 {} sevensegcontroller:12|seg7:2|S[5]~88 {} f2 {} } { 0.000ns 3.900ns 2.600ns } { 0.000ns 2.300ns 5.100ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { clk register8bits:66|register1bit:25|1 } "NODE_NAME" } } { "q:/altera.09/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "q:/altera.09/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.300 ns" { clk {} clk~out {} register8bits:66|register1bit:25|1 {} } { 0.000ns 0.000ns 2.500ns } { 0.000ns 2.800ns 0.000ns } "" } } { "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.900 ns" { register8bits:66|register1bit:25|1 sevensegcontroller:12|seg7:2|S[5]~88 f2 } "NODE_NAME" } } { "q:/altera.09/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "q:/altera.09/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "13.900 ns" { register8bits:66|register1bit:25|1 {} sevensegcontroller:12|seg7:2|S[5]~88 {} f2 {} } { 0.000ns 3.900ns 2.600ns } { 0.000ns 2.300ns 5.100ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "register8bits:63\|register1bit:30\|1 DIP7 clk -3.700 ns register " "Info: th for register \"register8bits:63\|register1bit:30\|1\" (data pin = \"DIP7\", clock pin = \"clk\") is -3.700 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 5.300 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 5.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.800 ns) 2.800 ns clk 1 CLK PIN_91 230 " "Info: 1: + IC(0.000 ns) + CELL(2.800 ns) = 2.800 ns; Loc. = PIN_91; Fanout = 230; CLK Node = 'clk'" {  } { { "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "supportfiles/lab3top.bdf" "" { Schematic "E:/CEG2136 Lab4/CEGLab4/supportfiles/lab3top.bdf" { { 304 120 288 320 "clk" "" } { 136 536 616 152 "clk" "" } { 296 288 376 312 "clk" "" } { 424 536 600 440 "clk" "" } { 568 536 600 584 "clk" "" } { 712 536 600 728 "clk" "" } { 840 536 600 856 "clk" "" } { 984 536 600 1000 "clk" "" } { 1112 536 600 1128 "clk" "" } { 1016 1248 1312 1032 "clk" "" } { 1128 1248 1312 1144 "clk" "" } { 272 480 544 288 "clk" "" } { 696 1456 1496 712 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.500 ns) + CELL(0.000 ns) 5.300 ns register8bits:63\|register1bit:30\|1 2 REG LC2_C18 1 " "Info: 2: + IC(2.500 ns) + CELL(0.000 ns) = 5.300 ns; Loc. = LC2_C18; Fanout = 1; REG Node = 'register8bits:63\|register1bit:30\|1'" {  } { { "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { clk register8bits:63|register1bit:30|1 } "NODE_NAME" } } { "supportfiles/register1bit.bdf" "" { Schematic "E:/CEG2136 Lab4/CEGLab4/supportfiles/register1bit.bdf" { { 272 552 616 352 "1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.800 ns ( 52.83 % ) " "Info: Total cell delay = 2.800 ns ( 52.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.500 ns ( 47.17 % ) " "Info: Total interconnect delay = 2.500 ns ( 47.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { clk register8bits:63|register1bit:30|1 } "NODE_NAME" } } { "q:/altera.09/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "q:/altera.09/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.300 ns" { clk {} clk~out {} register8bits:63|register1bit:30|1 {} } { 0.000ns 0.000ns 2.500ns } { 0.000ns 2.800ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "1.600 ns + " "Info: + Micro hold delay of destination is 1.600 ns" {  } { { "supportfiles/register1bit.bdf" "" { Schematic "E:/CEG2136 Lab4/CEGLab4/supportfiles/register1bit.bdf" { { 272 552 616 352 "1" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.600 ns - Shortest pin register " "Info: - Shortest pin to register delay is 10.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.500 ns) 3.500 ns DIP7 1 PIN PIN_33 1 " "Info: 1: + IC(0.000 ns) + CELL(3.500 ns) = 3.500 ns; Loc. = PIN_33; Fanout = 1; PIN Node = 'DIP7'" {  } { { "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DIP7 } "NODE_NAME" } } { "supportfiles/lab3top.bdf" "" { Schematic "E:/CEG2136 Lab4/CEGLab4/supportfiles/lab3top.bdf" { { 144 120 288 160 "DIP7" "" } { 1064 536 600 1080 "DIP\[7..0\]" "" } { 136 288 376 152 "DIP7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.900 ns) + CELL(1.200 ns) 10.600 ns register8bits:63\|register1bit:30\|1 2 REG LC2_C18 1 " "Info: 2: + IC(5.900 ns) + CELL(1.200 ns) = 10.600 ns; Loc. = LC2_C18; Fanout = 1; REG Node = 'register8bits:63\|register1bit:30\|1'" {  } { { "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.100 ns" { DIP7 register8bits:63|register1bit:30|1 } "NODE_NAME" } } { "supportfiles/register1bit.bdf" "" { Schematic "E:/CEG2136 Lab4/CEGLab4/supportfiles/register1bit.bdf" { { 272 552 616 352 "1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.700 ns ( 44.34 % ) " "Info: Total cell delay = 4.700 ns ( 44.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.900 ns ( 55.66 % ) " "Info: Total interconnect delay = 5.900 ns ( 55.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.600 ns" { DIP7 register8bits:63|register1bit:30|1 } "NODE_NAME" } } { "q:/altera.09/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "q:/altera.09/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.600 ns" { DIP7 {} DIP7~out {} register8bits:63|register1bit:30|1 {} } { 0.000ns 0.000ns 5.900ns } { 0.000ns 3.500ns 1.200ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { clk register8bits:63|register1bit:30|1 } "NODE_NAME" } } { "q:/altera.09/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "q:/altera.09/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.300 ns" { clk {} clk~out {} register8bits:63|register1bit:30|1 {} } { 0.000ns 0.000ns 2.500ns } { 0.000ns 2.800ns 0.000ns } "" } } { "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.600 ns" { DIP7 register8bits:63|register1bit:30|1 } "NODE_NAME" } } { "q:/altera.09/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "q:/altera.09/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.600 ns" { DIP7 {} DIP7~out {} register8bits:63|register1bit:30|1 {} } { 0.000ns 0.000ns 5.900ns } { 0.000ns 3.500ns 1.200ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "168 " "Info: Peak virtual memory: 168 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 20 13:59:59 2014 " "Info: Processing ended: Thu Nov 20 13:59:59 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
