INFO: Reading User SDC file E:\MPFS_Projects\Dilithium_HW\constraint\MPFS_ICICLE_KIT_BASE_DESIGN_derived_constraints.sdc.
INFO: Reading User SDC file E:\MPFS_Projects\Dilithium_HW\constraint\fic_clocks.sdc.
INFO: The option "Abort flow if errors are found in SDC" is turned ON in Project Settings> Design flow page. The Place & Route tool will fail if errors are found in associated SDC files. Please uncheck the option to ignore the errors and continue running the tool.

No errors or warnings found.
INFO: The option "Abort flow if errors are found in PDC" is turned ON in Project Settings> Design flow page. The Place & Route tool will fail if errors are found in associated PDC files. Please uncheck the option to ignore the errors and continue running the tool
***** Place and Route Configurations *****
Timing-driven            : ON
Power-driven             : OFF
I/O Register Combining   : OFF
Global Pins Demotion     : ON
Driver Replication       : OFF
High-effort              : ON
Repair min-delay         : ON
Incremental              : OFF
Inter-clock optimization : ON

INFO: Reading User PDC file E:\MPFS_Projects\Dilithium_HW\constraint\io\ICICLE.pdc. 0 error(s) and 0 warning(s)
INFO: Reading User PDC file E:\MPFS_Projects\Dilithium_HW\constraint\io\ICICLE_CAN0.pdc. 0 error(s) and 0 warning(s)
INFO: Reading User PDC file E:\MPFS_Projects\Dilithium_HW\constraint\io\ICICLE_MAC.pdc. 0 error(s) and 0 warning(s)
INFO: Reading User PDC file E:\MPFS_Projects\Dilithium_HW\constraint\io\ICICLE_MIKROBUS.pdc. 0 error(s) and 0 warning(s)
INFO: Reading User PDC file E:\MPFS_Projects\Dilithium_HW\constraint\io\ICICLE_MMUART0.pdc. 0 error(s) and 0 warning(s)
INFO: Reading User PDC file E:\MPFS_Projects\Dilithium_HW\constraint\io\ICICLE_MMUART1.pdc. 0 error(s) and 0 warning(s)
INFO: Reading User PDC file E:\MPFS_Projects\Dilithium_HW\constraint\io\ICICLE_MMUART2.pdc. 0 error(s) and 0 warning(s)
INFO: Reading User PDC file E:\MPFS_Projects\Dilithium_HW\constraint\io\ICICLE_MMUART3.pdc. 0 error(s) and 0 warning(s)
INFO: Reading User PDC file E:\MPFS_Projects\Dilithium_HW\constraint\io\ICICLE_USB.pdc. 0 error(s) and 0 warning(s)
INFO: Reading User PDC file E:\MPFS_Projects\Dilithium_HW\constraint\io\ICICLE_SDIO.pdc. 0 error(s) and 0 warning(s)
INFO: Reading User PDC file E:\MPFS_Projects\Dilithium_HW\constraint\io\ICICLE_RPi.pdc. 0 error(s) and 0 warning(s)
INFO: Reading User PDC file E:\MPFS_Projects\Dilithium_HW\constraint\fp\NW_PLL.pdc. 0 error(s) and 0 warning(s)

 Running Timing based Global Demotion. 
        Demoted 0 global pins.

 Timing based Global Demotion completed successfully. 

Running the I/O Bank and Globals Assigner.
Info:  I/O Bank and Globals Assigner identified 65 fixed I/O macros, 0 unfixed I/O macros
Info:  I/O Bank and Globals Assigner identified bank 'Bank0' as being fixed at VCCI:1.80V VCCR:n/a
Info:  I/O Bank and Globals Assigner identified bank 'Bank1' as being fixed at VCCI:3.30V VCCR:n/a
Info:  I/O Bank and Globals Assigner detected (2) out of (5) I/O Bank(s) with locked I/O technologies.

I/O Bank and Globals Assigner completed successfully.
Total time spent in I/O Bank and Globals Assigner: 4 seconds

Placer V5.0 - 2022.2.0 
Design: MPFS_ICICLE_KIT_BASE_DESIGN     Started: Sat Jan  6 17:01:17 2024

Initializing High-Effort Timing-Driven Placement ...
Clustering ...
Placing ...
Improving placement ...
End of placement.

Placer Runtime Summary   :
Clustering (1 pass)      : 4 seconds
Placement                : 25 seconds
Improvement              : 148 seconds

Placer completed successfully.

Design: MPFS_ICICLE_KIT_BASE_DESIGN     
Finished: Sat Jan  6 17:04:52 2024
Total CPU Time:     00:03:50            Total Elapsed Time: 00:03:35
Total Memory Usage: 1319.5 Mbytes
                        o - o - o - o - o - o


Router 
Design: E:\MPFS_Projects\Dilithium_HW\designer\MPFS_ICICLE_KIT_BASE_DESIGN\MPFS_ICICLE_KIT_BASE_DESIGNStarted: Sat Jan  6 17:05:04 2024


Router completed successfully.

Design: E:\MPFS_Projects\Dilithium_HW\designer\MPFS_ICICLE_KIT_BASE_DESIGN\MPFS_ICICLE_KIT_BASE_DESIGN
Finished: Sat Jan  6 17:05:45 2024
Total CPU Time:     00:01:00            Total Elapsed Time: 00:00:41
Total Memory Usage: 4579.5 Mbytes
                        o - o - o - o - o - o

Info: Iteration 1:
  Worst minimum delay slack: 
  Total violating paths eligible for improvement: 0
  Total violating paths improved: 0
Resource Usage
+---------------+-------+--------+------------+
| Type          | Used  | Total  | Percentage |
+---------------+-------+--------+------------+
| 4LUT          | 15475 | 254196 | 6.09       |
| DFF           | 5849  | 254196 | 2.30       |
| I/O Register  | 0     | 142    | 0.00       |
| Logic Element | 16126 | 254196 | 6.34       |
+---------------+-------+--------+------------+

I/O Placement
+--------+-------+------------+
| Type   | Count | Percentage |
+--------+-------+------------+
| Locked |  55   | 100.00%    |
| Placed |  0    | 0.00%      |
+--------+-------+------------+

Completed writing pin report files.
