# Thu May 15 16:29:09 2025

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\users\raul.lora\documents\asic_bridge\freq_div.v":18:4:18:9|User-specified initial value defined for instance divisor_inst.counter[1:0] is being ignored. 
@W: FX1039 :"c:\users\raul.lora\documents\asic_bridge\freq_div.v":18:4:18:9|User-specified initial value defined for instance divisor_inst_2.counter[2:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":62:1:62:6|Removing sequential instance config_register_latched_dec_inst.STATSR[87] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":62:1:62:6|Boundary register config_register_latched_dec_inst.STATSR[87] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":62:1:62:6|Removing sequential instance config_register_latched_dec_inst.DYNSR[15] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":62:1:62:6|Boundary register config_register_latched_dec_inst.DYNSR[15] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":62:1:62:6|Removing sequential instance config_register_latched_dec_inst.STATSR[86] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":62:1:62:6|Boundary register config_register_latched_dec_inst.STATSR[86] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":62:1:62:6|Removing sequential instance config_register_latched_dec_inst.DYNSR[14] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":62:1:62:6|Boundary register config_register_latched_dec_inst.DYNSR[14] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":62:1:62:6|Removing sequential instance config_register_latched_dec_inst.STATSR[85] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":62:1:62:6|Boundary register config_register_latched_dec_inst.STATSR[85] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":62:1:62:6|Removing sequential instance config_register_latched_dec_inst.STATSR[84] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":62:1:62:6|Boundary register config_register_latched_dec_inst.STATSR[84] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":62:1:62:6|Removing sequential instance config_register_latched_dec_inst.STATSR[83] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":62:1:62:6|Boundary register config_register_latched_dec_inst.STATSR[83] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":62:1:62:6|Removing sequential instance config_register_latched_dec_inst.STATSR[82] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":62:1:62:6|Boundary register config_register_latched_dec_inst.STATSR[82] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":62:1:62:6|Removing sequential instance config_register_latched_dec_inst.STATSR[81] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":62:1:62:6|Boundary register config_register_latched_dec_inst.STATSR[81] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":62:1:62:6|Removing sequential instance config_register_latched_dec_inst.STATSR[80] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":62:1:62:6|Boundary register config_register_latched_dec_inst.STATSR[80] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":62:1:62:6|Removing sequential instance config_register_latched_dec_inst.STATSR[79] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":62:1:62:6|Boundary register config_register_latched_dec_inst.STATSR[79] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":62:1:62:6|Removing sequential instance config_register_latched_dec_inst.STATSR[78] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":62:1:62:6|Boundary register config_register_latched_dec_inst.STATSR[78] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":62:1:62:6|Removing sequential instance config_register_latched_dec_inst.STATSR[77] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":62:1:62:6|Boundary register config_register_latched_dec_inst.STATSR[77] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":62:1:62:6|Removing sequential instance config_register_latched_dec_inst.STATSR[76] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":62:1:62:6|Boundary register config_register_latched_dec_inst.STATSR[76] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":62:1:62:6|Removing sequential instance config_register_latched_dec_inst.STATSR[75] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":62:1:62:6|Boundary register config_register_latched_dec_inst.STATSR[75] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":62:1:62:6|Removing sequential instance config_register_latched_dec_inst.STATSR[74] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":62:1:62:6|Boundary register config_register_latched_dec_inst.STATSR[74] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":62:1:62:6|Removing sequential instance config_register_latched_dec_inst.STATSR[73] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":62:1:62:6|Boundary register config_register_latched_dec_inst.STATSR[73] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":62:1:62:6|Removing sequential instance config_register_latched_dec_inst.STATSR[72] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":62:1:62:6|Boundary register config_register_latched_dec_inst.STATSR[72] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":62:1:62:6|Removing sequential instance config_register_latched_dec_inst.STATSR[71] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":62:1:62:6|Boundary register config_register_latched_dec_inst.STATSR[71] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":62:1:62:6|Removing sequential instance config_register_latched_dec_inst.STATSR[70] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":62:1:62:6|Boundary register config_register_latched_dec_inst.STATSR[70] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":62:1:62:6|Removing sequential instance config_register_latched_dec_inst.STATSR[69] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":62:1:62:6|Boundary register config_register_latched_dec_inst.STATSR[69] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":62:1:62:6|Removing sequential instance config_register_latched_dec_inst.STATSR[68] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":62:1:62:6|Boundary register config_register_latched_dec_inst.STATSR[68] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":62:1:62:6|Removing sequential instance config_register_latched_dec_inst.STATSR[67] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":62:1:62:6|Boundary register config_register_latched_dec_inst.STATSR[67] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":62:1:62:6|Removing sequential instance config_register_latched_dec_inst.STATSR[66] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":62:1:62:6|Boundary register config_register_latched_dec_inst.STATSR[66] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":62:1:62:6|Removing sequential instance config_register_latched_dec_inst.STATSR[65] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":62:1:62:6|Boundary register config_register_latched_dec_inst.STATSR[65] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":62:1:62:6|Removing sequential instance config_register_latched_dec_inst.STATSR[64] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":62:1:62:6|Boundary register config_register_latched_dec_inst.STATSR[64] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":62:1:62:6|Removing sequential instance config_register_latched_dec_inst.STATSR[63] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":62:1:62:6|Boundary register config_register_latched_dec_inst.STATSR[63] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":62:1:62:6|Removing sequential instance config_register_latched_dec_inst.STATSR[62] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":62:1:62:6|Boundary register config_register_latched_dec_inst.STATSR[62] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":62:1:62:6|Removing sequential instance config_register_latched_dec_inst.STATSR[61] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":62:1:62:6|Boundary register config_register_latched_dec_inst.STATSR[61] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":62:1:62:6|Removing sequential instance config_register_latched_dec_inst.STATSR[60] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":62:1:62:6|Boundary register config_register_latched_dec_inst.STATSR[60] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":62:1:62:6|Removing sequential instance config_register_latched_dec_inst.STATSR[59] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":62:1:62:6|Boundary register config_register_latched_dec_inst.STATSR[59] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":62:1:62:6|Removing sequential instance config_register_latched_dec_inst.STATSR[58] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":62:1:62:6|Boundary register config_register_latched_dec_inst.STATSR[58] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":62:1:62:6|Removing sequential instance config_register_latched_dec_inst.STATSR[57] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":62:1:62:6|Boundary register config_register_latched_dec_inst.STATSR[57] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":62:1:62:6|Removing sequential instance config_register_latched_dec_inst.STATSR[56] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":62:1:62:6|Boundary register config_register_latched_dec_inst.STATSR[56] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":62:1:62:6|Removing sequential instance config_register_latched_dec_inst.STATSR[55] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":62:1:62:6|Boundary register config_register_latched_dec_inst.STATSR[55] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":62:1:62:6|Removing sequential instance config_register_latched_dec_inst.STATSR[54] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":62:1:62:6|Boundary register config_register_latched_dec_inst.STATSR[54] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":62:1:62:6|Removing sequential instance config_register_latched_dec_inst.STATSR[53] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":62:1:62:6|Boundary register config_register_latched_dec_inst.STATSR[53] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":62:1:62:6|Removing sequential instance config_register_latched_dec_inst.STATSR[52] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":62:1:62:6|Boundary register config_register_latched_dec_inst.STATSR[52] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":62:1:62:6|Removing sequential instance config_register_latched_dec_inst.STATSR[51] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":62:1:62:6|Boundary register config_register_latched_dec_inst.STATSR[51] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":62:1:62:6|Removing sequential instance config_register_latched_dec_inst.STATSR[50] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":62:1:62:6|Boundary register config_register_latched_dec_inst.STATSR[50] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":62:1:62:6|Removing sequential instance config_register_latched_dec_inst.STATSR[49] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":62:1:62:6|Boundary register config_register_latched_dec_inst.STATSR[49] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":62:1:62:6|Removing sequential instance config_register_latched_dec_inst.STATSR[48] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":62:1:62:6|Boundary register config_register_latched_dec_inst.STATSR[48] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":62:1:62:6|Removing sequential instance config_register_latched_dec_inst.STATSR[47] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":62:1:62:6|Boundary register config_register_latched_dec_inst.STATSR[47] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":62:1:62:6|Removing sequential instance config_register_latched_dec_inst.STATSR[46] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":62:1:62:6|Boundary register config_register_latched_dec_inst.STATSR[46] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":62:1:62:6|Removing sequential instance config_register_latched_dec_inst.STATSR[45] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":62:1:62:6|Boundary register config_register_latched_dec_inst.STATSR[45] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":62:1:62:6|Removing sequential instance config_register_latched_dec_inst.STATSR[44] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":62:1:62:6|Boundary register config_register_latched_dec_inst.STATSR[44] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":62:1:62:6|Removing sequential instance config_register_latched_dec_inst.STATSR[43] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":62:1:62:6|Boundary register config_register_latched_dec_inst.STATSR[43] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":62:1:62:6|Removing sequential instance config_register_latched_dec_inst.STATSR[42] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":62:1:62:6|Boundary register config_register_latched_dec_inst.STATSR[42] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":62:1:62:6|Removing sequential instance config_register_latched_dec_inst.STATSR[41] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":62:1:62:6|Boundary register config_register_latched_dec_inst.STATSR[41] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":62:1:62:6|Removing sequential instance config_register_latched_dec_inst.STATSR[40] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":62:1:62:6|Boundary register config_register_latched_dec_inst.STATSR[40] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":62:1:62:6|Removing sequential instance config_register_latched_dec_inst.STATSR[39] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":62:1:62:6|Boundary register config_register_latched_dec_inst.STATSR[39] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":62:1:62:6|Removing sequential instance config_register_latched_dec_inst.STATSR[38] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":62:1:62:6|Boundary register config_register_latched_dec_inst.STATSR[38] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":62:1:62:6|Removing sequential instance config_register_latched_dec_inst.STATSR[37] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":62:1:62:6|Boundary register config_register_latched_dec_inst.STATSR[37] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":62:1:62:6|Removing sequential instance config_register_latched_dec_inst.STATSR[36] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":62:1:62:6|Boundary register config_register_latched_dec_inst.STATSR[36] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":62:1:62:6|Removing sequential instance config_register_latched_dec_inst.STATSR[35] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":62:1:62:6|Boundary register config_register_latched_dec_inst.STATSR[35] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":62:1:62:6|Removing sequential instance config_register_latched_dec_inst.STATSR[34] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":62:1:62:6|Boundary register config_register_latched_dec_inst.STATSR[34] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":62:1:62:6|Removing sequential instance config_register_latched_dec_inst.STATSR[33] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":62:1:62:6|Boundary register config_register_latched_dec_inst.STATSR[33] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":62:1:62:6|Removing sequential instance config_register_latched_dec_inst.STATSR[32] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":62:1:62:6|Boundary register config_register_latched_dec_inst.STATSR[32] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":62:1:62:6|Removing sequential instance config_register_latched_dec_inst.STATSR[31] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":62:1:62:6|Boundary register config_register_latched_dec_inst.STATSR[31] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":62:1:62:6|Removing sequential instance config_register_latched_dec_inst.STATSR[30] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":62:1:62:6|Boundary register config_register_latched_dec_inst.STATSR[30] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":62:1:62:6|Removing sequential instance config_register_latched_dec_inst.STATSR[29] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":62:1:62:6|Boundary register config_register_latched_dec_inst.STATSR[29] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":62:1:62:6|Removing sequential instance config_register_latched_dec_inst.STATSR[28] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":62:1:62:6|Boundary register config_register_latched_dec_inst.STATSR[28] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":62:1:62:6|Removing sequential instance config_register_latched_dec_inst.STATSR[27] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":62:1:62:6|Boundary register config_register_latched_dec_inst.STATSR[27] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":62:1:62:6|Removing sequential instance config_register_latched_dec_inst.STATSR[26] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":62:1:62:6|Boundary register config_register_latched_dec_inst.STATSR[26] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":62:1:62:6|Removing sequential instance config_register_latched_dec_inst.STATSR[25] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":62:1:62:6|Boundary register config_register_latched_dec_inst.STATSR[25] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":62:1:62:6|Removing sequential instance config_register_latched_dec_inst.STATSR[24] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":62:1:62:6|Boundary register config_register_latched_dec_inst.STATSR[24] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":62:1:62:6|Removing sequential instance config_register_latched_dec_inst.STATSR[23] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":62:1:62:6|Boundary register config_register_latched_dec_inst.STATSR[23] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":62:1:62:6|Removing sequential instance config_register_latched_dec_inst.STATSR[22] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":62:1:62:6|Boundary register config_register_latched_dec_inst.STATSR[22] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":62:1:62:6|Removing sequential instance config_register_latched_dec_inst.STATSR[21] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":62:1:62:6|Boundary register config_register_latched_dec_inst.STATSR[21] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":62:1:62:6|Removing sequential instance config_register_latched_dec_inst.STATSR[20] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":62:1:62:6|Boundary register config_register_latched_dec_inst.STATSR[20] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":62:1:62:6|Removing sequential instance config_register_latched_dec_inst.STATSR[19] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":62:1:62:6|Boundary register config_register_latched_dec_inst.STATSR[19] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":62:1:62:6|Removing sequential instance config_register_latched_dec_inst.STATSR[18] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":62:1:62:6|Boundary register config_register_latched_dec_inst.STATSR[18] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":62:1:62:6|Removing sequential instance config_register_latched_dec_inst.STATSR[17] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":62:1:62:6|Boundary register config_register_latched_dec_inst.STATSR[17] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":62:1:62:6|Removing sequential instance config_register_latched_dec_inst.STATSR[16] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":62:1:62:6|Boundary register config_register_latched_dec_inst.STATSR[16] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":62:1:62:6|Removing sequential instance config_register_latched_dec_inst.STATSR[15] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":62:1:62:6|Boundary register config_register_latched_dec_inst.STATSR[15] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":62:1:62:6|Removing sequential instance config_register_latched_dec_inst.STATSR[14] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":62:1:62:6|Boundary register config_register_latched_dec_inst.STATSR[14] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":62:1:62:6|Removing sequential instance config_register_latched_dec_inst.STATSR[13] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":62:1:62:6|Boundary register config_register_latched_dec_inst.STATSR[13] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":62:1:62:6|Removing sequential instance config_register_latched_dec_inst.STATSR[12] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":62:1:62:6|Boundary register config_register_latched_dec_inst.STATSR[12] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":62:1:62:6|Removing sequential instance config_register_latched_dec_inst.STATSR[11] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":62:1:62:6|Boundary register config_register_latched_dec_inst.STATSR[11] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":62:1:62:6|Removing sequential instance config_register_latched_dec_inst.STATSR[10] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":62:1:62:6|Boundary register config_register_latched_dec_inst.STATSR[10] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":62:1:62:6|Removing sequential instance config_register_latched_dec_inst.STATSR[9] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":62:1:62:6|Boundary register config_register_latched_dec_inst.STATSR[9] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":62:1:62:6|Removing sequential instance config_register_latched_dec_inst.STATSR[8] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":62:1:62:6|Boundary register config_register_latched_dec_inst.STATSR[8] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":62:1:62:6|Removing sequential instance config_register_latched_dec_inst.STATSR[7] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":62:1:62:6|Boundary register config_register_latched_dec_inst.STATSR[7] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":62:1:62:6|Removing sequential instance config_register_latched_dec_inst.STATSR[6] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":62:1:62:6|Boundary register config_register_latched_dec_inst.STATSR[6] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":62:1:62:6|Removing sequential instance config_register_latched_dec_inst.STATSR[5] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":62:1:62:6|Boundary register config_register_latched_dec_inst.STATSR[5] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":62:1:62:6|Removing sequential instance config_register_latched_dec_inst.STATSR[4] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":62:1:62:6|Boundary register config_register_latched_dec_inst.STATSR[4] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":62:1:62:6|Removing sequential instance config_register_latched_dec_inst.STATSR[3] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":62:1:62:6|Boundary register config_register_latched_dec_inst.STATSR[3] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":62:1:62:6|Removing sequential instance config_register_latched_dec_inst.STATSR[2] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":62:1:62:6|Boundary register config_register_latched_dec_inst.STATSR[2] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":89:2:89:3|Removing sequential instance config_register_latched_dec_inst.STATCNF_1[1] (in view: work.ASIC_bridge_top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":99:2:99:3|Removing sequential instance config_register_latched_dec_inst.DYNCNF_1[1] (in view: work.ASIC_bridge_top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":99:2:99:3|Removing sequential instance config_register_latched_dec_inst.DYNCNF_1[2] (in view: work.ASIC_bridge_top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":99:2:99:3|Removing sequential instance config_register_latched_dec_inst.DYNCNF_1[3] (in view: work.ASIC_bridge_top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":99:2:99:3|Removing sequential instance config_register_latched_dec_inst.DYNCNF_1[4] (in view: work.ASIC_bridge_top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":99:2:99:3|Removing sequential instance config_register_latched_dec_inst.DYNCNF_1[5] (in view: work.ASIC_bridge_top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":99:2:99:3|Removing sequential instance config_register_latched_dec_inst.DYNCNF_1[6] (in view: work.ASIC_bridge_top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":99:2:99:3|Removing sequential instance config_register_latched_dec_inst.DYNCNF_1[7] (in view: work.ASIC_bridge_top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":99:2:99:3|Removing sequential instance config_register_latched_dec_inst.DYNCNF_1[8] (in view: work.ASIC_bridge_top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":99:2:99:3|Removing sequential instance config_register_latched_dec_inst.DYNCNF_1[9] (in view: work.ASIC_bridge_top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":99:2:99:3|Removing sequential instance config_register_latched_dec_inst.DYNCNF_1[10] (in view: work.ASIC_bridge_top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":99:2:99:3|Removing sequential instance config_register_latched_dec_inst.DYNCNF_1[11] (in view: work.ASIC_bridge_top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":99:2:99:3|Removing sequential instance config_register_latched_dec_inst.DYNCNF_1[12] (in view: work.ASIC_bridge_top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":99:2:99:3|Removing sequential instance config_register_latched_dec_inst.DYNCNF_1[13] (in view: work.ASIC_bridge_top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":62:1:62:6|Removing sequential instance config_register_latched_dec_inst.STATSR[1] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":62:1:62:6|Boundary register config_register_latched_dec_inst.STATSR[1] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":62:1:62:6|Removing sequential instance config_register_latched_dec_inst.DYNSR[13] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":62:1:62:6|Boundary register config_register_latched_dec_inst.DYNSR[13] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":62:1:62:6|Removing sequential instance config_register_latched_dec_inst.DYNSR[12] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":62:1:62:6|Boundary register config_register_latched_dec_inst.DYNSR[12] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":62:1:62:6|Removing sequential instance config_register_latched_dec_inst.DYNSR[11] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":62:1:62:6|Boundary register config_register_latched_dec_inst.DYNSR[11] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":62:1:62:6|Removing sequential instance config_register_latched_dec_inst.DYNSR[10] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":62:1:62:6|Boundary register config_register_latched_dec_inst.DYNSR[10] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":62:1:62:6|Removing sequential instance config_register_latched_dec_inst.DYNSR[9] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":62:1:62:6|Boundary register config_register_latched_dec_inst.DYNSR[9] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":62:1:62:6|Removing sequential instance config_register_latched_dec_inst.DYNSR[8] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":62:1:62:6|Boundary register config_register_latched_dec_inst.DYNSR[8] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":62:1:62:6|Removing sequential instance config_register_latched_dec_inst.DYNSR[7] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":62:1:62:6|Boundary register config_register_latched_dec_inst.DYNSR[7] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":62:1:62:6|Removing sequential instance config_register_latched_dec_inst.DYNSR[6] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":62:1:62:6|Boundary register config_register_latched_dec_inst.DYNSR[6] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":62:1:62:6|Removing sequential instance config_register_latched_dec_inst.DYNSR[5] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":62:1:62:6|Boundary register config_register_latched_dec_inst.DYNSR[5] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":62:1:62:6|Removing sequential instance config_register_latched_dec_inst.DYNSR[4] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":62:1:62:6|Boundary register config_register_latched_dec_inst.DYNSR[4] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":62:1:62:6|Removing sequential instance config_register_latched_dec_inst.DYNSR[3] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":62:1:62:6|Boundary register config_register_latched_dec_inst.DYNSR[3] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":62:1:62:6|Removing sequential instance config_register_latched_dec_inst.DYNSR[2] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":62:1:62:6|Boundary register config_register_latched_dec_inst.DYNSR[2] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":62:1:62:6|Removing sequential instance config_register_latched_dec_inst.DYNSR[1] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":62:1:62:6|Boundary register config_register_latched_dec_inst.DYNSR[1] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
Encoding state machine current_state[3:0] (in view: work.switch_clk_2MHz_Z1(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\raul.lora\documents\asic_bridge\switch_clk_2mhz.v":91:5:91:10|There are no possible illegal states for state machine current_state[3:0] (in view: work.switch_clk_2MHz_Z1(verilog)); safe FSM implementation is not required.
@N: MO231 :"c:\users\raul.lora\documents\asic_bridge\switch_clk_2mhz.v":182:5:182:10|Found counter in view:work.switch_clk_2MHz_Z1(verilog) instance counter_stat[6:0] 
@N: MO231 :"c:\users\raul.lora\documents\asic_bridge\switch_clk_2mhz.v":160:5:160:10|Found counter in view:work.switch_clk_2MHz_Z1(verilog) instance counter_idle[5:0] 
Encoding state machine current_state[3:0] (in view: work.switch_clk_1MHz_Z2(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\raul.lora\documents\asic_bridge\switch_clk_1mhz.v":89:5:89:10|There are no possible illegal states for state machine current_state[3:0] (in view: work.switch_clk_1MHz_Z2(verilog)); safe FSM implementation is not required.
@N: MO231 :"c:\users\raul.lora\documents\asic_bridge\switch_clk_1mhz.v":152:5:152:10|Found counter in view:work.switch_clk_1MHz_Z2(verilog) instance counter_idle[7:0] 
@N: MO231 :"c:\users\raul.lora\documents\asic_bridge\switch_clk_1mhz.v":174:5:174:10|Found counter in view:work.switch_clk_1MHz_Z2(verilog) instance counter_stat[6:0] 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)

@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\switch_clk_2mhz.v":111:1:111:6|Boundary register switch_clk_2MHz_inst.flag_output_ret (in view: ScratchLib.cell59(netlist)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\switch_clk_2mhz.v":111:1:111:6|Boundary register switch_clk_2MHz_inst.flag_output_0_ret (in view: ScratchLib.cell64(netlist)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\switch_clk_2mhz.v":111:1:111:6|Removing sequential instance switch_clk_2MHz_inst.flag_output (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\switch_clk_2mhz.v":111:1:111:6|Boundary register switch_clk_2MHz_inst.flag_output (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\switch_clk_2mhz.v":111:1:111:6|Removing sequential instance switch_clk_2MHz_inst.flag_output_0 (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\switch_clk_2mhz.v":111:1:111:6|Boundary register switch_clk_2MHz_inst.flag_output_0 (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\delay_chain.v":20:4:20:9|Removing sequential instance switch_clk_1MHz_inst.delay_inst.delay_reg[16] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\delay_chain.v":20:4:20:9|Removing sequential instance switch_clk_2MHz_inst.delay_inst.delay_reg[7] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\switch_clk_1mhz.v":109:1:109:6|Removing sequential instance switch_clk_1MHz_inst.SEL (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\switch_clk_1mhz.v":109:1:109:6|Boundary register switch_clk_1MHz_inst.SEL (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\switch_clk_2mhz.v":111:1:111:6|Removing sequential instance switch_clk_2MHz_inst.SEL (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\switch_clk_2mhz.v":111:1:111:6|Boundary register switch_clk_2MHz_inst.SEL (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished preparing to map (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished technology mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 135MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:01s		    -2.05ns		 339 /       293
   2		0h:00m:01s		    -2.05ns		 339 /       293
@N: FX271 :"c:\users\raul.lora\documents\asic_bridge\switch_clk_2mhz.v":91:5:91:10|Replicating instance switch_clk_2MHz_inst.current_state[1] (in view: work.ASIC_bridge_top(verilog)) with 116 loads 3 times to improve timing.
Timing driven replication report
Added 3 Registers via timing driven replication
Added 3 LUTs via timing driven replication

   3		0h:00m:01s		    -2.05ns		 345 /       296
   4		0h:00m:01s		    -2.05ns		 345 /       296
   5		0h:00m:01s		    -1.30ns		 346 /       296
@N: FX271 :"c:\users\raul.lora\documents\asic_bridge\switch_clk_2mhz.v":91:5:91:10|Replicating instance switch_clk_2MHz_inst.current_state_fast[1] (in view: work.ASIC_bridge_top(verilog)) with 18 loads 2 times to improve timing.
Timing driven replication report
Added 2 Registers via timing driven replication
Added 2 LUTs via timing driven replication


   6		0h:00m:01s		    -1.30ns		 350 /       298
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\switch_clk_1mhz.v":109:1:109:6|Boundary register switch_clk_1MHz_inst.SEL_0 (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: FX1016 :"c:\users\raul.lora\documents\asic_bridge\asic_bridge_top.v":11:1:11:3|SB_GB_IO inserted on the port CLK.
@N: FX1017 :|SB_GB inserted on the net RST_N_c_i.
@N: FX1017 :|SB_GB inserted on the net N_259.
@N: FX1017 :|SB_GB inserted on the net N_377.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 135MB peak: 136MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 135MB peak: 136MB)

@N: MT611 :|Automatically generated clock freq_div_8s|clk_out_derived_clock is not used and is being removed
@N: MT611 :|Automatically generated clock freq_div_16s|clk_out_derived_clock is not used and is being removed
@N: MT611 :|Automatically generated clock ASIC_bridge_top|clk_output_inferred_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 298 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
262 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       CLK_ibuf_gb_io      SB_GB_IO               298        flag_output_ret
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 109MB peak: 136MB)

Writing Analyst data base C:\Users\raul.lora\Documents\ASIC_BRIDGE\pr_PLL_test\pr_PLL_test_Implmnt\synwork\pr_PLL_test_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 136MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\raul.lora\Documents\ASIC_BRIDGE\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test.edf
@W: FX708 |Found invalid parameter 10 
@W: FX708 |Found invalid parameter 4 
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 135MB peak: 137MB)


Start final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 135MB peak: 137MB)

@W: MT420 |Found inferred clock ASIC_bridge_top|CLK with period 7.47ns. Please declare a user-defined clock on object "p:CLK"


##### START OF TIMING REPORT #####[
# Timing Report written on Thu May 15 16:29:11 2025
#


Top view:               ASIC_bridge_top
Requested Frequency:    133.9 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.317

                        Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock          Frequency     Frequency     Period        Period        Slack      Type         Group                
-----------------------------------------------------------------------------------------------------------------------------
ASIC_bridge_top|CLK     133.9 MHz     113.9 MHz     7.466         8.783         -1.317     inferred     Autoconstr_clkgroup_0
=============================================================================================================================





Clock Relationships
*******************

Clocks                                    |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------------------
Starting             Ending               |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------------------
ASIC_bridge_top|CLK  ASIC_bridge_top|CLK  |  7.466       -1.318  |  No paths    -      |  No paths    -      |  No paths    -    
=================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: ASIC_bridge_top|CLK
====================================



Starting Points with Worst Slack
********************************

                                          Starting                                                             Arrival           
Instance                                  Reference               Type         Pin     Net                     Time        Slack 
                                          Clock                                                                                  
---------------------------------------------------------------------------------------------------------------------------------
divisor_inst.clk_out                      ASIC_bridge_top|CLK     SB_DFFR      Q       clk_continuous_2MHz     0.796       -1.317
divisor_inst.counter[0]                   ASIC_bridge_top|CLK     SB_DFFR      Q       counter[0]              0.796       -1.245
switch_clk_2MHz_inst.counter_stat[1]      ASIC_bridge_top|CLK     SB_DFFER     Q       counter_stat[1]         0.796       -1.245
divisor_inst_2.clk_out                    ASIC_bridge_top|CLK     SB_DFFR      Q       clk_continuous_1MHz     0.796       -1.214
divisor_inst.counter[1]                   ASIC_bridge_top|CLK     SB_DFFR      Q       counter[1]              0.796       -1.214
switch_clk_2MHz_inst.counter_din[0]       ASIC_bridge_top|CLK     SB_DFFR      Q       counter_din[0]          0.796       -1.214
switch_clk_1MHz_inst.counter_din[0]       ASIC_bridge_top|CLK     SB_DFFR      Q       counter_din[0]          0.796       -1.214
switch_clk_1MHz_inst.counter_idle[7]      ASIC_bridge_top|CLK     SB_DFFER     Q       counter_idle[7]         0.796       -1.214
switch_clk_2MHz_inst.counter_stat[6]      ASIC_bridge_top|CLK     SB_DFFER     Q       counter_stat[6]         0.796       -1.173
switch_clk_2MHz_inst.current_state[0]     ASIC_bridge_top|CLK     SB_DFFR      Q       current_state[0]        0.796       -1.163
=================================================================================================================================


Ending Points with Worst Slack
******************************

                                                  Starting                                                                Required           
Instance                                          Reference               Type         Pin     Net                        Time         Slack 
                                                  Clock                                                                                      
---------------------------------------------------------------------------------------------------------------------------------------------
flag_output_0_ret                                 ASIC_bridge_top|CLK     SB_DFFR      D       flag_output_0_ret_RNO      7.311        -1.317
flag_output_ret                                   ASIC_bridge_top|CLK     SB_DFFR      D       N_381_i                    7.311        -1.317
switch_clk_2MHz_inst.current_state[0]             ASIC_bridge_top|CLK     SB_DFFR      D       current_state_0            7.311        -1.245
switch_clk_1MHz_inst.current_state[0]             ASIC_bridge_top|CLK     SB_DFFR      D       current_state_0            7.311        -1.214
switch_clk_1MHz_inst.current_state[1]             ASIC_bridge_top|CLK     SB_DFFR      D       current_state              7.311        -1.214
config_register_latched_dec_inst.DYNCNF_1[0]      ASIC_bridge_top|CLK     SB_DFFER     E       N_381_i                    7.466        -1.163
config_register_latched_dec_inst.DYNSR[0]         ASIC_bridge_top|CLK     SB_DFFER     E       delay_reg_RNI7S8U1[15]     7.466        -1.163
config_register_latched_dec_inst.STATCNF_1[0]     ASIC_bridge_top|CLK     SB_DFFER     E       N_381_i_i                  7.466        -1.163
config_register_latched_dec_inst.STATSR[0]        ASIC_bridge_top|CLK     SB_DFFER     E       delay_reg_RNI7S8U1[15]     7.466        -1.163
switch_clk_2MHz_inst.counter_din[2]               ASIC_bridge_top|CLK     SB_DFFR      D       counter_din_1              7.311        -1.121
=============================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      7.466
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.311

    - Propagation time:                      8.628
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.317

    Number of logic level(s):                3
    Starting point:                          divisor_inst.clk_out / Q
    Ending point:                            flag_output_ret / D
    The start point is clocked by            ASIC_bridge_top|CLK [rising] on pin C
    The end   point is clocked by            ASIC_bridge_top|CLK [rising] on pin C

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                            Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
divisor_inst.clk_out                            SB_DFFR     Q        Out     0.796     0.796       -         
clk_continuous_2MHz                             Net         -        -       1.599     -           6         
divisor_inst.clk_out_RNI3LEM                    SB_LUT4     I0       In      -         2.395       -         
divisor_inst.clk_out_RNI3LEM                    SB_LUT4     O        Out     0.661     3.056       -         
clk_out_RNI3LEM                                 Net         -        -       1.371     -           19        
switch_clk_2MHz_inst.flag_output_1_RNI12011     SB_LUT4     I0       In      -         4.427       -         
switch_clk_2MHz_inst.flag_output_1_RNI12011     SB_LUT4     O        Out     0.661     5.089       -         
N_4_0                                           Net         -        -       1.371     -           5         
switch_clk_2MHz_inst.SEL_0_RNI4VEB3             SB_LUT4     I0       In      -         6.460       -         
switch_clk_2MHz_inst.SEL_0_RNI4VEB3             SB_LUT4     O        Out     0.661     7.121       -         
N_381_i                                         Net         -        -       1.507     -           2         
flag_output_ret                                 SB_DFFR     D        In      -         8.628       -         
=============================================================================================================
Total path delay (propagation time + setup) of 8.783 is 2.935(33.4%) logic and 5.848(66.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      7.466
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.311

    - Propagation time:                      8.628
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.317

    Number of logic level(s):                3
    Starting point:                          divisor_inst.clk_out / Q
    Ending point:                            flag_output_0_ret / D
    The start point is clocked by            ASIC_bridge_top|CLK [rising] on pin C
    The end   point is clocked by            ASIC_bridge_top|CLK [rising] on pin C

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                            Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
divisor_inst.clk_out                            SB_DFFR     Q        Out     0.796     0.796       -         
clk_continuous_2MHz                             Net         -        -       1.599     -           6         
divisor_inst.clk_out_RNI3LEM                    SB_LUT4     I0       In      -         2.395       -         
divisor_inst.clk_out_RNI3LEM                    SB_LUT4     O        Out     0.661     3.056       -         
clk_out_RNI3LEM                                 Net         -        -       1.371     -           19        
switch_clk_2MHz_inst.flag_output_1_RNI12011     SB_LUT4     I0       In      -         4.427       -         
switch_clk_2MHz_inst.flag_output_1_RNI12011     SB_LUT4     O        Out     0.661     5.089       -         
N_4_0                                           Net         -        -       1.371     -           5         
flag_output_0_ret_RNO                           SB_LUT4     I0       In      -         6.460       -         
flag_output_0_ret_RNO                           SB_LUT4     O        Out     0.661     7.121       -         
flag_output_0_ret_RNO                           Net         -        -       1.507     -           1         
flag_output_0_ret                               SB_DFFR     D        In      -         8.628       -         
=============================================================================================================
Total path delay (propagation time + setup) of 8.783 is 2.935(33.4%) logic and 5.848(66.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      7.466
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.311

    - Propagation time:                      8.556
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.245

    Number of logic level(s):                3
    Starting point:                          divisor_inst.counter[0] / Q
    Ending point:                            flag_output_ret / D
    The start point is clocked by            ASIC_bridge_top|CLK [rising] on pin C
    The end   point is clocked by            ASIC_bridge_top|CLK [rising] on pin C

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                            Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
divisor_inst.counter[0]                         SB_DFFR     Q        Out     0.796     0.796       -         
counter[0]                                      Net         -        -       1.599     -           7         
divisor_inst.clk_out_RNI3LEM                    SB_LUT4     I1       In      -         2.395       -         
divisor_inst.clk_out_RNI3LEM                    SB_LUT4     O        Out     0.589     2.984       -         
clk_out_RNI3LEM                                 Net         -        -       1.371     -           19        
switch_clk_2MHz_inst.flag_output_1_RNI12011     SB_LUT4     I0       In      -         4.355       -         
switch_clk_2MHz_inst.flag_output_1_RNI12011     SB_LUT4     O        Out     0.661     5.017       -         
N_4_0                                           Net         -        -       1.371     -           5         
switch_clk_2MHz_inst.SEL_0_RNI4VEB3             SB_LUT4     I0       In      -         6.388       -         
switch_clk_2MHz_inst.SEL_0_RNI4VEB3             SB_LUT4     O        Out     0.661     7.049       -         
N_381_i                                         Net         -        -       1.507     -           2         
flag_output_ret                                 SB_DFFR     D        In      -         8.556       -         
=============================================================================================================
Total path delay (propagation time + setup) of 8.711 is 2.863(32.9%) logic and 5.848(67.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      7.466
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.311

    - Propagation time:                      8.556
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.245

    Number of logic level(s):                3
    Starting point:                          switch_clk_2MHz_inst.counter_stat[1] / Q
    Ending point:                            switch_clk_2MHz_inst.current_state[0] / D
    The start point is clocked by            ASIC_bridge_top|CLK [rising] on pin C
    The end   point is clocked by            ASIC_bridge_top|CLK [rising] on pin C

Instance / Net                                               Pin      Pin               Arrival     No. of    
Name                                            Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------
switch_clk_2MHz_inst.counter_stat[1]            SB_DFFER     Q        Out     0.796     0.796       -         
counter_stat[1]                                 Net          -        -       1.599     -           3         
switch_clk_2MHz_inst.current_state_RNO_4[0]     SB_LUT4      I0       In      -         2.395       -         
switch_clk_2MHz_inst.current_state_RNO_4[0]     SB_LUT4      O        Out     0.661     3.056       -         
G_31_0_a4_1_1                                   Net          -        -       1.371     -           1         
switch_clk_2MHz_inst.current_state_RNO_1[0]     SB_LUT4      I0       In      -         4.427       -         
switch_clk_2MHz_inst.current_state_RNO_1[0]     SB_LUT4      O        Out     0.661     5.089       -         
G_31_0_a4_1_6                                   Net          -        -       1.371     -           1         
switch_clk_2MHz_inst.current_state_RNO[0]       SB_LUT4      I1       In      -         6.460       -         
switch_clk_2MHz_inst.current_state_RNO[0]       SB_LUT4      O        Out     0.589     7.049       -         
current_state_0                                 Net          -        -       1.507     -           1         
switch_clk_2MHz_inst.current_state[0]           SB_DFFR      D        In      -         8.556       -         
==============================================================================================================
Total path delay (propagation time + setup) of 8.711 is 2.863(32.9%) logic and 5.848(67.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      7.466
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.311

    - Propagation time:                      8.556
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.245

    Number of logic level(s):                3
    Starting point:                          divisor_inst.clk_out / Q
    Ending point:                            flag_output_ret / D
    The start point is clocked by            ASIC_bridge_top|CLK [rising] on pin C
    The end   point is clocked by            ASIC_bridge_top|CLK [rising] on pin C

Instance / Net                                      Pin      Pin               Arrival     No. of    
Name                                    Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------
divisor_inst.clk_out                    SB_DFFR     Q        Out     0.796     0.796       -         
clk_continuous_2MHz                     Net         -        -       1.599     -           6         
divisor_inst.clk_out_RNI3LEM            SB_LUT4     I0       In      -         2.395       -         
divisor_inst.clk_out_RNI3LEM            SB_LUT4     O        Out     0.661     3.056       -         
clk_out_RNI3LEM                         Net         -        -       1.371     -           19        
switch_clk_2MHz_inst.SEL_0_RNI98M31     SB_LUT4     I0       In      -         4.427       -         
switch_clk_2MHz_inst.SEL_0_RNI98M31     SB_LUT4     O        Out     0.661     5.089       -         
SEL_0_RNI98M31                          Net         -        -       1.371     -           1         
switch_clk_2MHz_inst.SEL_0_RNI4VEB3     SB_LUT4     I1       In      -         6.460       -         
switch_clk_2MHz_inst.SEL_0_RNI4VEB3     SB_LUT4     O        Out     0.589     7.049       -         
N_381_i                                 Net         -        -       1.507     -           2         
flag_output_ret                         SB_DFFR     D        In      -         8.556       -         
=====================================================================================================
Total path delay (propagation time + setup) of 8.711 is 2.863(32.9%) logic and 5.848(67.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 135MB peak: 137MB)


Finished timing report (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 135MB peak: 137MB)

---------------------------------------
Resource Usage Report for ASIC_bridge_top 

Mapping to part: ice40lp8kcm81
Cell usage:
GND             7 uses
SB_CARRY        24 uses
SB_DFFER        145 uses
SB_DFFES        98 uses
SB_DFFR         55 uses
SB_GB           3 uses
VCC             7 uses
SB_LUT4         325 uses

I/O ports: 8
I/O primitives: 8
SB_GB_IO       1 use
SB_IO          7 uses

I/O Register bits:                  0
Register bits not including I/Os:   298 (3%)
Total load per clock:
   ASIC_bridge_top|CLK: 1

@S |Mapping Summary:
Total  LUTs: 325 (4%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 325 = 325 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 29MB peak: 137MB)

Process took 0h:00m:02s realtime, 0h:00m:02s cputime
# Thu May 15 16:29:12 2025

###########################################################]
