
6_OMF_UartFeedback.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007d28  08000110  08000110  00001110  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001ac  08007e38  08007e38  00008e38  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007fe4  08007fe4  00009060  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08007fe4  08007fe4  00008fe4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007fec  08007fec  00009060  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007fec  08007fec  00008fec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08007ff0  08007ff0  00008ff0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000060  20000000  08007ff4  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00002ee4  20000060  08008054  00009060  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20002f44  08008054  00009f44  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00009060  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001a46e  00000000  00000000  00009089  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003dc6  00000000  00000000  000234f7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001558  00000000  00000000  000272c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000107c  00000000  00000000  00028818  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001aafd  00000000  00000000  00029894  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001b822  00000000  00000000  00044391  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00095f26  00000000  00000000  0005fbb3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000f5ad9  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005cc8  00000000  00000000  000f5b1c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 000000b0  00000000  00000000  000fb7e4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000060 	.word	0x20000060
 800012c:	00000000 	.word	0x00000000
 8000130:	08007e20 	.word	0x08007e20

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000064 	.word	0x20000064
 800014c:	08007e20 	.word	0x08007e20

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000160:	b580      	push	{r7, lr}
 8000162:	b082      	sub	sp, #8
 8000164:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000166:	4b14      	ldr	r3, [pc, #80]	@ (80001b8 <MX_DMA_Init+0x58>)
 8000168:	695b      	ldr	r3, [r3, #20]
 800016a:	4a13      	ldr	r2, [pc, #76]	@ (80001b8 <MX_DMA_Init+0x58>)
 800016c:	f043 0301 	orr.w	r3, r3, #1
 8000170:	6153      	str	r3, [r2, #20]
 8000172:	4b11      	ldr	r3, [pc, #68]	@ (80001b8 <MX_DMA_Init+0x58>)
 8000174:	695b      	ldr	r3, [r3, #20]
 8000176:	f003 0301 	and.w	r3, r3, #1
 800017a:	607b      	str	r3, [r7, #4]
 800017c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 5, 0);
 800017e:	2200      	movs	r2, #0
 8000180:	2105      	movs	r1, #5
 8000182:	200e      	movs	r0, #14
 8000184:	f001 f927 	bl	80013d6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 8000188:	200e      	movs	r0, #14
 800018a:	f001 f940 	bl	800140e <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel6_IRQn, 5, 0);
 800018e:	2200      	movs	r2, #0
 8000190:	2105      	movs	r1, #5
 8000192:	2010      	movs	r0, #16
 8000194:	f001 f91f 	bl	80013d6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 8000198:	2010      	movs	r0, #16
 800019a:	f001 f938 	bl	800140e <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel7_IRQn, 5, 0);
 800019e:	2200      	movs	r2, #0
 80001a0:	2105      	movs	r1, #5
 80001a2:	2011      	movs	r0, #17
 80001a4:	f001 f917 	bl	80013d6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel7_IRQn);
 80001a8:	2011      	movs	r0, #17
 80001aa:	f001 f930 	bl	800140e <HAL_NVIC_EnableIRQ>

}
 80001ae:	bf00      	nop
 80001b0:	3708      	adds	r7, #8
 80001b2:	46bd      	mov	sp, r7
 80001b4:	bd80      	pop	{r7, pc}
 80001b6:	bf00      	nop
 80001b8:	40021000 	.word	0x40021000

080001bc <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 80001bc:	b580      	push	{r7, lr}
 80001be:	af00      	add	r7, sp, #0
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* Create the queue(s) */
  /* creation of CommandQueue */
  CommandQueueHandle = osMessageQueueNew (16, sizeof(uint16_t), &CommandQueue_attributes);
 80001c0:	4a14      	ldr	r2, [pc, #80]	@ (8000214 <MX_FREERTOS_Init+0x58>)
 80001c2:	2102      	movs	r1, #2
 80001c4:	2010      	movs	r0, #16
 80001c6:	f004 fa1b 	bl	8004600 <osMessageQueueNew>
 80001ca:	4603      	mov	r3, r0
 80001cc:	4a12      	ldr	r2, [pc, #72]	@ (8000218 <MX_FREERTOS_Init+0x5c>)
 80001ce:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of MotorControlTas */
  MotorControlTasHandle = osThreadNew(Start_MotorControl, NULL, &MotorControlTas_attributes);
 80001d0:	4a12      	ldr	r2, [pc, #72]	@ (800021c <MX_FREERTOS_Init+0x60>)
 80001d2:	2100      	movs	r1, #0
 80001d4:	4812      	ldr	r0, [pc, #72]	@ (8000220 <MX_FREERTOS_Init+0x64>)
 80001d6:	f004 f897 	bl	8004308 <osThreadNew>
 80001da:	4603      	mov	r3, r0
 80001dc:	4a11      	ldr	r2, [pc, #68]	@ (8000224 <MX_FREERTOS_Init+0x68>)
 80001de:	6013      	str	r3, [r2, #0]

  /* creation of HeartbeatTask */
  HeartbeatTaskHandle = osThreadNew(Start_Heartbeat, NULL, &HeartbeatTask_attributes);
 80001e0:	4a11      	ldr	r2, [pc, #68]	@ (8000228 <MX_FREERTOS_Init+0x6c>)
 80001e2:	2100      	movs	r1, #0
 80001e4:	4811      	ldr	r0, [pc, #68]	@ (800022c <MX_FREERTOS_Init+0x70>)
 80001e6:	f004 f88f 	bl	8004308 <osThreadNew>
 80001ea:	4603      	mov	r3, r0
 80001ec:	4a10      	ldr	r2, [pc, #64]	@ (8000230 <MX_FREERTOS_Init+0x74>)
 80001ee:	6013      	str	r3, [r2, #0]

  /* creation of SpeedMeasureTas */
  SpeedMeasureTasHandle = osThreadNew(Start_SpeedMeasure, NULL, &SpeedMeasureTas_attributes);
 80001f0:	4a10      	ldr	r2, [pc, #64]	@ (8000234 <MX_FREERTOS_Init+0x78>)
 80001f2:	2100      	movs	r1, #0
 80001f4:	4810      	ldr	r0, [pc, #64]	@ (8000238 <MX_FREERTOS_Init+0x7c>)
 80001f6:	f004 f887 	bl	8004308 <osThreadNew>
 80001fa:	4603      	mov	r3, r0
 80001fc:	4a0f      	ldr	r2, [pc, #60]	@ (800023c <MX_FREERTOS_Init+0x80>)
 80001fe:	6013      	str	r3, [r2, #0]

  /* creation of SerialLogTask */
  SerialLogTaskHandle = osThreadNew(Start_SerialLog, NULL, &SerialLogTask_attributes);
 8000200:	4a0f      	ldr	r2, [pc, #60]	@ (8000240 <MX_FREERTOS_Init+0x84>)
 8000202:	2100      	movs	r1, #0
 8000204:	480f      	ldr	r0, [pc, #60]	@ (8000244 <MX_FREERTOS_Init+0x88>)
 8000206:	f004 f87f 	bl	8004308 <osThreadNew>
 800020a:	4603      	mov	r3, r0
 800020c:	4a0e      	ldr	r2, [pc, #56]	@ (8000248 <MX_FREERTOS_Init+0x8c>)
 800020e:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 8000210:	bf00      	nop
 8000212:	bd80      	pop	{r7, pc}
 8000214:	08007f6c 	.word	0x08007f6c
 8000218:	20001160 	.word	0x20001160
 800021c:	08007edc 	.word	0x08007edc
 8000220:	0800024d 	.word	0x0800024d
 8000224:	200000b0 	.word	0x200000b0
 8000228:	08007f00 	.word	0x08007f00
 800022c:	080002fd 	.word	0x080002fd
 8000230:	2000055c 	.word	0x2000055c
 8000234:	08007f24 	.word	0x08007f24
 8000238:	0800031d 	.word	0x0800031d
 800023c:	20000808 	.word	0x20000808
 8000240:	08007f48 	.word	0x08007f48
 8000244:	08000375 	.word	0x08000375
 8000248:	20000ab4 	.word	0x20000ab4

0800024c <Start_MotorControl>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_Start_MotorControl */
void Start_MotorControl(void *argument)
{
 800024c:	b580      	push	{r7, lr}
 800024e:	b082      	sub	sp, #8
 8000250:	af00      	add	r7, sp, #0
 8000252:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Start_MotorControl */
  /* Infinite loop */
  for(;;)
  {
    if (motor_enable_flag == 0)
 8000254:	4b26      	ldr	r3, [pc, #152]	@ (80002f0 <Start_MotorControl+0xa4>)
 8000256:	781b      	ldrb	r3, [r3, #0]
 8000258:	b2db      	uxtb	r3, r3
 800025a:	2b00      	cmp	r3, #0
 800025c:	d107      	bne.n	800026e <Start_MotorControl+0x22>
    {
      // HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13); // ÂàáÊç¢ LED Áä∂ÊÄÅÔºåËßÇÂØü‰ªªÂä°ËøêË°åÊÉÖÂÜµ
      Motor_SetSpeed(&motor1, 0); // ÂÅúÊ≠¢
 800025e:	2100      	movs	r1, #0
 8000260:	4824      	ldr	r0, [pc, #144]	@ (80002f4 <Start_MotorControl+0xa8>)
 8000262:	f000 fa9d 	bl	80007a0 <Motor_SetSpeed>
      osDelay(1);
 8000266:	2001      	movs	r0, #1
 8000268:	f004 f9af 	bl	80045ca <osDelay>
 800026c:	e7f2      	b.n	8000254 <Start_MotorControl+0x8>
    }
    else if (motor_enable_flag == 1)
 800026e:	4b20      	ldr	r3, [pc, #128]	@ (80002f0 <Start_MotorControl+0xa4>)
 8000270:	781b      	ldrb	r3, [r3, #0]
 8000272:	b2db      	uxtb	r3, r3
 8000274:	2b01      	cmp	r3, #1
 8000276:	d114      	bne.n	80002a2 <Start_MotorControl+0x56>
    {

      // HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13); // ÂàáÊç¢ LED Áä∂ÊÄÅÔºåËßÇÂØü‰ªªÂä°ËøêË°åÊÉÖÂÜµ
      Motor_SetSpeed(&motor1, 1000); // Ê≠£ËΩ¨
 8000278:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 800027c:	481d      	ldr	r0, [pc, #116]	@ (80002f4 <Start_MotorControl+0xa8>)
 800027e:	f000 fa8f 	bl	80007a0 <Motor_SetSpeed>
      osDelay(2000);
 8000282:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8000286:	f004 f9a0 	bl	80045ca <osDelay>

      motor_enable_flag = 0; // ËøêË°å‰∏ÄÊ¨°ÂêéÂ§ç‰ΩçÊ†áÂøó
 800028a:	4b19      	ldr	r3, [pc, #100]	@ (80002f0 <Start_MotorControl+0xa4>)
 800028c:	2200      	movs	r2, #0
 800028e:	701a      	strb	r2, [r3, #0]

      // HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13); // ÂàáÊç¢ LED Áä∂ÊÄÅÔºåËßÇÂØü‰ªªÂä°ËøêË°åÊÉÖÂÜµ
      Motor_SetSpeed(&motor1, 0); // ÂÅúÊ≠¢
 8000290:	2100      	movs	r1, #0
 8000292:	4818      	ldr	r0, [pc, #96]	@ (80002f4 <Start_MotorControl+0xa8>)
 8000294:	f000 fa84 	bl	80007a0 <Motor_SetSpeed>
      osDelay(1000);
 8000298:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800029c:	f004 f995 	bl	80045ca <osDelay>
 80002a0:	e7d8      	b.n	8000254 <Start_MotorControl+0x8>
    }
    else if (motor_enable_flag == 2)
 80002a2:	4b13      	ldr	r3, [pc, #76]	@ (80002f0 <Start_MotorControl+0xa4>)
 80002a4:	781b      	ldrb	r3, [r3, #0]
 80002a6:	b2db      	uxtb	r3, r3
 80002a8:	2b02      	cmp	r3, #2
 80002aa:	d113      	bne.n	80002d4 <Start_MotorControl+0x88>
    {
      // HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13); // ÂàáÊç¢ LED Áä∂ÊÄÅÔºåËßÇÂØü‰ªªÂä°ËøêË°åÊÉÖÂÜµ
      Motor_SetSpeed(&motor1, -800); // ÂèçËΩ¨
 80002ac:	4912      	ldr	r1, [pc, #72]	@ (80002f8 <Start_MotorControl+0xac>)
 80002ae:	4811      	ldr	r0, [pc, #68]	@ (80002f4 <Start_MotorControl+0xa8>)
 80002b0:	f000 fa76 	bl	80007a0 <Motor_SetSpeed>
      osDelay(2000);
 80002b4:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 80002b8:	f004 f987 	bl	80045ca <osDelay>

      motor_enable_flag = 0; // ËøêË°å‰∏ÄÊ¨°ÂêéÂ§ç‰ΩçÊ†áÂøó
 80002bc:	4b0c      	ldr	r3, [pc, #48]	@ (80002f0 <Start_MotorControl+0xa4>)
 80002be:	2200      	movs	r2, #0
 80002c0:	701a      	strb	r2, [r3, #0]

      // HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13); // ÂàáÊç¢ LED Áä∂ÊÄÅÔºåËßÇÂØü‰ªªÂä°ËøêË°åÊÉÖÂÜµ
      Motor_SetSpeed(&motor1, 0); // ÂÅúÊ≠¢
 80002c2:	2100      	movs	r1, #0
 80002c4:	480b      	ldr	r0, [pc, #44]	@ (80002f4 <Start_MotorControl+0xa8>)
 80002c6:	f000 fa6b 	bl	80007a0 <Motor_SetSpeed>
      osDelay(1000);
 80002ca:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80002ce:	f004 f97c 	bl	80045ca <osDelay>
 80002d2:	e7bf      	b.n	8000254 <Start_MotorControl+0x8>
      // motor_enable_flag = 0; // ËøêË°å‰∏ÄÊ¨°ÂêéÂ§ç‰ΩçÊ†áÂøó
    }
    else if (motor_enable_flag == 3)
 80002d4:	4b06      	ldr	r3, [pc, #24]	@ (80002f0 <Start_MotorControl+0xa4>)
 80002d6:	781b      	ldrb	r3, [r3, #0]
 80002d8:	b2db      	uxtb	r3, r3
 80002da:	2b03      	cmp	r3, #3
 80002dc:	d1ba      	bne.n	8000254 <Start_MotorControl+0x8>
    {
      // HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13); // ÂàáÊç¢ LED Áä∂ÊÄÅÔºåËßÇÂØü‰ªªÂä°ËøêË°åÊÉÖÂÜµ
      Motor_SetSpeed(&motor1, 0); // ÂÅúÊ≠¢
 80002de:	2100      	movs	r1, #0
 80002e0:	4804      	ldr	r0, [pc, #16]	@ (80002f4 <Start_MotorControl+0xa8>)
 80002e2:	f000 fa5d 	bl	80007a0 <Motor_SetSpeed>
      osDelay(1);
 80002e6:	2001      	movs	r0, #1
 80002e8:	f004 f96f 	bl	80045ca <osDelay>
    if (motor_enable_flag == 0)
 80002ec:	e7b2      	b.n	8000254 <Start_MotorControl+0x8>
 80002ee:	bf00      	nop
 80002f0:	200011d5 	.word	0x200011d5
 80002f4:	20001168 	.word	0x20001168
 80002f8:	fffffce0 	.word	0xfffffce0

080002fc <Start_Heartbeat>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_Start_Heartbeat */
void Start_Heartbeat(void *argument)
{
 80002fc:	b580      	push	{r7, lr}
 80002fe:	b082      	sub	sp, #8
 8000300:	af00      	add	r7, sp, #0
 8000302:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Start_Heartbeat */
  /* Infinite loop */
  for(;;)
  {
    HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
 8000304:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000308:	4803      	ldr	r0, [pc, #12]	@ (8000318 <Start_Heartbeat+0x1c>)
 800030a:	f001 fccd 	bl	8001ca8 <HAL_GPIO_TogglePin>
    osDelay(50);
 800030e:	2032      	movs	r0, #50	@ 0x32
 8000310:	f004 f95b 	bl	80045ca <osDelay>
    HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
 8000314:	bf00      	nop
 8000316:	e7f5      	b.n	8000304 <Start_Heartbeat+0x8>
 8000318:	40011000 	.word	0x40011000

0800031c <Start_SpeedMeasure>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_Start_SpeedMeasure */
void Start_SpeedMeasure(void *argument)
{
 800031c:	b580      	push	{r7, lr}
 800031e:	b084      	sub	sp, #16
 8000320:	af00      	add	r7, sp, #0
 8000322:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Start_SpeedMeasure */
  /* Infinite loop */
  for(;;)
  {
    static int16_t last_cnt = 0; 
    int16_t now = (int16_t)__HAL_TIM_GET_COUNTER(&htim2);
 8000324:	4b0f      	ldr	r3, [pc, #60]	@ (8000364 <Start_SpeedMeasure+0x48>)
 8000326:	681b      	ldr	r3, [r3, #0]
 8000328:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800032a:	81fb      	strh	r3, [r7, #14]

    // 1. ÈÄüÂ∫¶ËÆ°ÁÆó (Âø´ÈÄüÊìç‰Ωú)
    current_speed =  (now - last_cnt);
 800032c:	89fa      	ldrh	r2, [r7, #14]
 800032e:	4b0e      	ldr	r3, [pc, #56]	@ (8000368 <Start_SpeedMeasure+0x4c>)
 8000330:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000334:	b29b      	uxth	r3, r3
 8000336:	1ad3      	subs	r3, r2, r3
 8000338:	b29b      	uxth	r3, r3
 800033a:	b21a      	sxth	r2, r3
 800033c:	4b0b      	ldr	r3, [pc, #44]	@ (800036c <Start_SpeedMeasure+0x50>)
 800033e:	801a      	strh	r2, [r3, #0]
    // current_speed = - (now - last_cnt);
    last_cnt = now;
 8000340:	4a09      	ldr	r2, [pc, #36]	@ (8000368 <Start_SpeedMeasure+0x4c>)
 8000342:	89fb      	ldrh	r3, [r7, #14]
 8000344:	8013      	strh	r3, [r2, #0]

    // 2. Âî§ÈÜí LogTask (‰ΩøÁî® CMSIS V2 ‰ªªÂä°ÈÄöÁü•)
    if (SerialLogTaskHandle != NULL)
 8000346:	4b0a      	ldr	r3, [pc, #40]	@ (8000370 <Start_SpeedMeasure+0x54>)
 8000348:	681b      	ldr	r3, [r3, #0]
 800034a:	2b00      	cmp	r3, #0
 800034c:	d005      	beq.n	800035a <Start_SpeedMeasure+0x3e>
    {
      osThreadFlagsSet(SerialLogTaskHandle, 0x01); // ËÆæÁΩÆÊ†áÂøó‰Ωç 0x01 Âî§ÈÜí LogTask
 800034e:	4b08      	ldr	r3, [pc, #32]	@ (8000370 <Start_SpeedMeasure+0x54>)
 8000350:	681b      	ldr	r3, [r3, #0]
 8000352:	2101      	movs	r1, #1
 8000354:	4618      	mov	r0, r3
 8000356:	f004 f869 	bl	800442c <osThreadFlagsSet>
    }
    osDelay(10); // 10ms ÊµãÈÄüÂë®ÊúüÂèØË°åÔºõ1ms‰∏çË°åÔºåÂÆå‰∏çÊàêÂ∞±ËøáÊéâ‰∫Ü
 800035a:	200a      	movs	r0, #10
 800035c:	f004 f935 	bl	80045ca <osDelay>
  {
 8000360:	e7e0      	b.n	8000324 <Start_SpeedMeasure+0x8>
 8000362:	bf00      	nop
 8000364:	20001224 	.word	0x20001224
 8000368:	20001164 	.word	0x20001164
 800036c:	20001190 	.word	0x20001190
 8000370:	20000ab4 	.word	0x20000ab4

08000374 <Start_SerialLog>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_Start_SerialLog */
void Start_SerialLog(void *argument)
{
 8000374:	b580      	push	{r7, lr}
 8000376:	b086      	sub	sp, #24
 8000378:	af00      	add	r7, sp, #0
 800037a:	6078      	str	r0, [r7, #4]
  /* Infinite loop */
  for(;;)
  {
    // ÈòªÂ°ûÁ≠âÂæÖÊù•Ëá™ TIM3 ‰∏≠Êñ≠ÁöÑÊ†áÂøó‰Ωç (0x01)
    // osThreadFlagsWait(flags, options, timeout)
    osThreadFlagsWait(0x01, osFlagsWaitAny, osWaitForever);
 800037c:	f04f 32ff 	mov.w	r2, #4294967295
 8000380:	2100      	movs	r1, #0
 8000382:	2001      	movs	r0, #1
 8000384:	f004 f8a0 	bl	80044c8 <osThreadFlagsWait>

    // Êî∂Âà∞Ê†áÂøó‰Ωç (ÊØè 10ms Âî§ÈÜí‰∏ÄÊ¨°) ÂêéÊâßË°åËÄóÊó∂ I/OÔºö

    // 1. ÂÆâÂÖ®Âú∞ËØªÂèñÈÄüÂ∫¶
    int16_t speed_val = current_speed;
 8000388:	4b0d      	ldr	r3, [pc, #52]	@ (80003c0 <Start_SerialLog+0x4c>)
 800038a:	881b      	ldrh	r3, [r3, #0]
 800038c:	82fb      	strh	r3, [r7, #22]
    uint32_t cnt_val = __HAL_TIM_GET_COUNTER(&htim2); 
 800038e:	4b0d      	ldr	r3, [pc, #52]	@ (80003c4 <Start_SerialLog+0x50>)
 8000390:	681b      	ldr	r3, [r3, #0]
 8000392:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000394:	613b      	str	r3, [r7, #16]

    // 2. Ê†ºÂºèÂåñÊï∞ÊçÆ
    int len = sprintf((char *)tx_buf, "%ld,%d\r\n", cnt_val, speed_val);
 8000396:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800039a:	693a      	ldr	r2, [r7, #16]
 800039c:	490a      	ldr	r1, [pc, #40]	@ (80003c8 <Start_SerialLog+0x54>)
 800039e:	480b      	ldr	r0, [pc, #44]	@ (80003cc <Start_SerialLog+0x58>)
 80003a0:	f007 f830 	bl	8007404 <siprintf>
 80003a4:	60f8      	str	r0, [r7, #12]

    // 3. ‰∏≤Âè£ÂèëÈÄÅÔºåDMA ÊñπÂºè
    // HAL_UART_Transmit(&huart1, tx_buf, len, HAL_MAX_DELAY);
    HAL_UART_Transmit_DMA(&huart1, tx_buf, len);
 80003a6:	68fb      	ldr	r3, [r7, #12]
 80003a8:	b29b      	uxth	r3, r3
 80003aa:	461a      	mov	r2, r3
 80003ac:	4907      	ldr	r1, [pc, #28]	@ (80003cc <Start_SerialLog+0x58>)
 80003ae:	4808      	ldr	r0, [pc, #32]	@ (80003d0 <Start_SerialLog+0x5c>)
 80003b0:	f003 f8d0 	bl	8003554 <HAL_UART_Transmit_DMA>

    osDelay(1);
 80003b4:	2001      	movs	r0, #1
 80003b6:	f004 f908 	bl	80045ca <osDelay>
  {
 80003ba:	bf00      	nop
 80003bc:	e7de      	b.n	800037c <Start_SerialLog+0x8>
 80003be:	bf00      	nop
 80003c0:	20001190 	.word	0x20001190
 80003c4:	20001224 	.word	0x20001224
 80003c8:	08007e88 	.word	0x08007e88
 80003cc:	2000007c 	.word	0x2000007c
 80003d0:	200012b4 	.word	0x200012b4

080003d4 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80003d4:	b580      	push	{r7, lr}
 80003d6:	b088      	sub	sp, #32
 80003d8:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80003da:	f107 0310 	add.w	r3, r7, #16
 80003de:	2200      	movs	r2, #0
 80003e0:	601a      	str	r2, [r3, #0]
 80003e2:	605a      	str	r2, [r3, #4]
 80003e4:	609a      	str	r2, [r3, #8]
 80003e6:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80003e8:	4b2e      	ldr	r3, [pc, #184]	@ (80004a4 <MX_GPIO_Init+0xd0>)
 80003ea:	699b      	ldr	r3, [r3, #24]
 80003ec:	4a2d      	ldr	r2, [pc, #180]	@ (80004a4 <MX_GPIO_Init+0xd0>)
 80003ee:	f043 0310 	orr.w	r3, r3, #16
 80003f2:	6193      	str	r3, [r2, #24]
 80003f4:	4b2b      	ldr	r3, [pc, #172]	@ (80004a4 <MX_GPIO_Init+0xd0>)
 80003f6:	699b      	ldr	r3, [r3, #24]
 80003f8:	f003 0310 	and.w	r3, r3, #16
 80003fc:	60fb      	str	r3, [r7, #12]
 80003fe:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000400:	4b28      	ldr	r3, [pc, #160]	@ (80004a4 <MX_GPIO_Init+0xd0>)
 8000402:	699b      	ldr	r3, [r3, #24]
 8000404:	4a27      	ldr	r2, [pc, #156]	@ (80004a4 <MX_GPIO_Init+0xd0>)
 8000406:	f043 0320 	orr.w	r3, r3, #32
 800040a:	6193      	str	r3, [r2, #24]
 800040c:	4b25      	ldr	r3, [pc, #148]	@ (80004a4 <MX_GPIO_Init+0xd0>)
 800040e:	699b      	ldr	r3, [r3, #24]
 8000410:	f003 0320 	and.w	r3, r3, #32
 8000414:	60bb      	str	r3, [r7, #8]
 8000416:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000418:	4b22      	ldr	r3, [pc, #136]	@ (80004a4 <MX_GPIO_Init+0xd0>)
 800041a:	699b      	ldr	r3, [r3, #24]
 800041c:	4a21      	ldr	r2, [pc, #132]	@ (80004a4 <MX_GPIO_Init+0xd0>)
 800041e:	f043 0304 	orr.w	r3, r3, #4
 8000422:	6193      	str	r3, [r2, #24]
 8000424:	4b1f      	ldr	r3, [pc, #124]	@ (80004a4 <MX_GPIO_Init+0xd0>)
 8000426:	699b      	ldr	r3, [r3, #24]
 8000428:	f003 0304 	and.w	r3, r3, #4
 800042c:	607b      	str	r3, [r7, #4]
 800042e:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000430:	4b1c      	ldr	r3, [pc, #112]	@ (80004a4 <MX_GPIO_Init+0xd0>)
 8000432:	699b      	ldr	r3, [r3, #24]
 8000434:	4a1b      	ldr	r2, [pc, #108]	@ (80004a4 <MX_GPIO_Init+0xd0>)
 8000436:	f043 0308 	orr.w	r3, r3, #8
 800043a:	6193      	str	r3, [r2, #24]
 800043c:	4b19      	ldr	r3, [pc, #100]	@ (80004a4 <MX_GPIO_Init+0xd0>)
 800043e:	699b      	ldr	r3, [r3, #24]
 8000440:	f003 0308 	and.w	r3, r3, #8
 8000444:	603b      	str	r3, [r7, #0]
 8000446:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_SET);
 8000448:	2201      	movs	r2, #1
 800044a:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800044e:	4816      	ldr	r0, [pc, #88]	@ (80004a8 <MX_GPIO_Init+0xd4>)
 8000450:	f001 fc12 	bl	8001c78 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_10, GPIO_PIN_SET);
 8000454:	2201      	movs	r2, #1
 8000456:	f240 4103 	movw	r1, #1027	@ 0x403
 800045a:	4814      	ldr	r0, [pc, #80]	@ (80004ac <MX_GPIO_Init+0xd8>)
 800045c:	f001 fc0c 	bl	8001c78 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8000460:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000464:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000466:	2301      	movs	r3, #1
 8000468:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800046a:	2300      	movs	r3, #0
 800046c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800046e:	2302      	movs	r3, #2
 8000470:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000472:	f107 0310 	add.w	r3, r7, #16
 8000476:	4619      	mov	r1, r3
 8000478:	480b      	ldr	r0, [pc, #44]	@ (80004a8 <MX_GPIO_Init+0xd4>)
 800047a:	f001 fa79 	bl	8001970 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB1 PB10 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_10;
 800047e:	f240 4303 	movw	r3, #1027	@ 0x403
 8000482:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000484:	2301      	movs	r3, #1
 8000486:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000488:	2300      	movs	r3, #0
 800048a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800048c:	2302      	movs	r3, #2
 800048e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000490:	f107 0310 	add.w	r3, r7, #16
 8000494:	4619      	mov	r1, r3
 8000496:	4805      	ldr	r0, [pc, #20]	@ (80004ac <MX_GPIO_Init+0xd8>)
 8000498:	f001 fa6a 	bl	8001970 <HAL_GPIO_Init>

}
 800049c:	bf00      	nop
 800049e:	3720      	adds	r7, #32
 80004a0:	46bd      	mov	sp, r7
 80004a2:	bd80      	pop	{r7, pc}
 80004a4:	40021000 	.word	0x40021000
 80004a8:	40011000 	.word	0x40011000
 80004ac:	40010c00 	.word	0x40010c00

080004b0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80004b0:	b580      	push	{r7, lr}
 80004b2:	b08a      	sub	sp, #40	@ 0x28
 80004b4:	af0a      	add	r7, sp, #40	@ 0x28
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80004b6:	f000 fea7 	bl	8001208 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80004ba:	f000 f847 	bl	800054c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80004be:	f7ff ff89 	bl	80003d4 <MX_GPIO_Init>
  MX_DMA_Init();
 80004c2:	f7ff fe4d 	bl	8000160 <MX_DMA_Init>
  MX_TIM2_Init();
 80004c6:	f000 fbcf 	bl	8000c68 <MX_TIM2_Init>
  MX_TIM3_Init();
 80004ca:	f000 fc21 	bl	8000d10 <MX_TIM3_Init>
  MX_USART1_UART_Init();
 80004ce:	f000 fd05 	bl	8000edc <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 80004d2:	f000 fd2d 	bl	8000f30 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  
  HAL_UART_Receive_IT(&huart2, &uart2_rx_data, 1);
 80004d6:	2201      	movs	r2, #1
 80004d8:	4916      	ldr	r1, [pc, #88]	@ (8000534 <main+0x84>)
 80004da:	4817      	ldr	r0, [pc, #92]	@ (8000538 <main+0x88>)
 80004dc:	f003 f815 	bl	800350a <HAL_UART_Receive_IT>

    // ÂêØÂä®ÁºñÁ†ÅÂô®ËÆ°Êï∞
  HAL_TIM_Encoder_Start(&htim2, TIM_CHANNEL_ALL);
 80004e0:	213c      	movs	r1, #60	@ 0x3c
 80004e2:	4816      	ldr	r0, [pc, #88]	@ (800053c <main+0x8c>)
 80004e4:	f002 fa9e 	bl	8002a24 <HAL_TIM_Encoder_Start>

    Motor_Init(&motor1, &htim3, TIM_CHANNEL_1,
 80004e8:	2301      	movs	r3, #1
 80004ea:	9309      	str	r3, [sp, #36]	@ 0x24
 80004ec:	2301      	movs	r3, #1
 80004ee:	9308      	str	r3, [sp, #32]
 80004f0:	2332      	movs	r3, #50	@ 0x32
 80004f2:	9307      	str	r3, [sp, #28]
 80004f4:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80004f8:	9306      	str	r3, [sp, #24]
 80004fa:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80004fe:	9305      	str	r3, [sp, #20]
 8000500:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000504:	9304      	str	r3, [sp, #16]
 8000506:	4b0e      	ldr	r3, [pc, #56]	@ (8000540 <main+0x90>)
 8000508:	9303      	str	r3, [sp, #12]
 800050a:	2302      	movs	r3, #2
 800050c:	9302      	str	r3, [sp, #8]
 800050e:	4b0c      	ldr	r3, [pc, #48]	@ (8000540 <main+0x90>)
 8000510:	9301      	str	r3, [sp, #4]
 8000512:	2301      	movs	r3, #1
 8000514:	9300      	str	r3, [sp, #0]
 8000516:	4b0a      	ldr	r3, [pc, #40]	@ (8000540 <main+0x90>)
 8000518:	2200      	movs	r2, #0
 800051a:	490a      	ldr	r1, [pc, #40]	@ (8000544 <main+0x94>)
 800051c:	480a      	ldr	r0, [pc, #40]	@ (8000548 <main+0x98>)
 800051e:	f000 f8f5 	bl	800070c <Motor_Init>
           1, MOTOR_STOP_BRAKE);

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();  /* Call init function for freertos objects (in cmsis_os2.c) */
 8000522:	f003 fea9 	bl	8004278 <osKernelInitialize>
  MX_FREERTOS_Init();
 8000526:	f7ff fe49 	bl	80001bc <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 800052a:	f003 fec7 	bl	80042bc <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800052e:	bf00      	nop
 8000530:	e7fd      	b.n	800052e <main+0x7e>
 8000532:	bf00      	nop
 8000534:	20001192 	.word	0x20001192
 8000538:	200012fc 	.word	0x200012fc
 800053c:	20001224 	.word	0x20001224
 8000540:	40010c00 	.word	0x40010c00
 8000544:	2000126c 	.word	0x2000126c
 8000548:	20001168 	.word	0x20001168

0800054c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800054c:	b580      	push	{r7, lr}
 800054e:	b090      	sub	sp, #64	@ 0x40
 8000550:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000552:	f107 0318 	add.w	r3, r7, #24
 8000556:	2228      	movs	r2, #40	@ 0x28
 8000558:	2100      	movs	r1, #0
 800055a:	4618      	mov	r0, r3
 800055c:	f006 ff74 	bl	8007448 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000560:	1d3b      	adds	r3, r7, #4
 8000562:	2200      	movs	r2, #0
 8000564:	601a      	str	r2, [r3, #0]
 8000566:	605a      	str	r2, [r3, #4]
 8000568:	609a      	str	r2, [r3, #8]
 800056a:	60da      	str	r2, [r3, #12]
 800056c:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800056e:	2301      	movs	r3, #1
 8000570:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000572:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000576:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000578:	2300      	movs	r3, #0
 800057a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800057c:	2301      	movs	r3, #1
 800057e:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000580:	2302      	movs	r3, #2
 8000582:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000584:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000588:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 800058a:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 800058e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000590:	f107 0318 	add.w	r3, r7, #24
 8000594:	4618      	mov	r0, r3
 8000596:	f001 fba1 	bl	8001cdc <HAL_RCC_OscConfig>
 800059a:	4603      	mov	r3, r0
 800059c:	2b00      	cmp	r3, #0
 800059e:	d001      	beq.n	80005a4 <SystemClock_Config+0x58>
  {
    Error_Handler();
 80005a0:	f000 f8ae 	bl	8000700 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80005a4:	230f      	movs	r3, #15
 80005a6:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80005a8:	2302      	movs	r3, #2
 80005aa:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80005ac:	2300      	movs	r3, #0
 80005ae:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80005b0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80005b4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80005b6:	2300      	movs	r3, #0
 80005b8:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80005ba:	1d3b      	adds	r3, r7, #4
 80005bc:	2102      	movs	r1, #2
 80005be:	4618      	mov	r0, r3
 80005c0:	f001 fe0e 	bl	80021e0 <HAL_RCC_ClockConfig>
 80005c4:	4603      	mov	r3, r0
 80005c6:	2b00      	cmp	r3, #0
 80005c8:	d001      	beq.n	80005ce <SystemClock_Config+0x82>
  {
    Error_Handler();
 80005ca:	f000 f899 	bl	8000700 <Error_Handler>
  }

  /** Enables the Clock Security System
  */
  HAL_RCC_EnableCSS();
 80005ce:	f001 fef1 	bl	80023b4 <HAL_RCC_EnableCSS>
}
 80005d2:	bf00      	nop
 80005d4:	3740      	adds	r7, #64	@ 0x40
 80005d6:	46bd      	mov	sp, r7
 80005d8:	bd80      	pop	{r7, pc}
	...

080005dc <UART2_Print>:

/* USER CODE BEGIN 4 */

void UART2_Print(const char *msg)
{
 80005dc:	b580      	push	{r7, lr}
 80005de:	b084      	sub	sp, #16
 80005e0:	af00      	add	r7, sp, #0
 80005e2:	6078      	str	r0, [r7, #4]
    if (uart2_tx_busy) return;  // Ëã•‰∏äÊ¨°ÂèëÈÄÅÊú™ÂÆåÊàêÂàô‰∏¢ÂºÉÔºàÁÆÄÂåñÂ§ÑÁêÜÔºâ
 80005e4:	4b11      	ldr	r3, [pc, #68]	@ (800062c <UART2_Print+0x50>)
 80005e6:	781b      	ldrb	r3, [r3, #0]
 80005e8:	b2db      	uxtb	r3, r3
 80005ea:	2b00      	cmp	r3, #0
 80005ec:	d119      	bne.n	8000622 <UART2_Print+0x46>
    uint16_t len = strlen(msg);
 80005ee:	6878      	ldr	r0, [r7, #4]
 80005f0:	f7ff fdae 	bl	8000150 <strlen>
 80005f4:	4603      	mov	r3, r0
 80005f6:	81fb      	strh	r3, [r7, #14]
    if (len > 64) len = 64;
 80005f8:	89fb      	ldrh	r3, [r7, #14]
 80005fa:	2b40      	cmp	r3, #64	@ 0x40
 80005fc:	d901      	bls.n	8000602 <UART2_Print+0x26>
 80005fe:	2340      	movs	r3, #64	@ 0x40
 8000600:	81fb      	strh	r3, [r7, #14]

    memcpy(uart2_tx_buf, msg, len);
 8000602:	89fb      	ldrh	r3, [r7, #14]
 8000604:	461a      	mov	r2, r3
 8000606:	6879      	ldr	r1, [r7, #4]
 8000608:	4809      	ldr	r0, [pc, #36]	@ (8000630 <UART2_Print+0x54>)
 800060a:	f006 ffaf 	bl	800756c <memcpy>
    uart2_tx_busy = 1;
 800060e:	4b07      	ldr	r3, [pc, #28]	@ (800062c <UART2_Print+0x50>)
 8000610:	2201      	movs	r2, #1
 8000612:	701a      	strb	r2, [r3, #0]
    HAL_UART_Transmit_IT(&huart2, uart2_tx_buf, len);
 8000614:	89fb      	ldrh	r3, [r7, #14]
 8000616:	461a      	mov	r2, r3
 8000618:	4905      	ldr	r1, [pc, #20]	@ (8000630 <UART2_Print+0x54>)
 800061a:	4806      	ldr	r0, [pc, #24]	@ (8000634 <UART2_Print+0x58>)
 800061c:	f002 ff40 	bl	80034a0 <HAL_UART_Transmit_IT>
 8000620:	e000      	b.n	8000624 <UART2_Print+0x48>
    if (uart2_tx_busy) return;  // Ëã•‰∏äÊ¨°ÂèëÈÄÅÊú™ÂÆåÊàêÂàô‰∏¢ÂºÉÔºàÁÆÄÂåñÂ§ÑÁêÜÔºâ
 8000622:	bf00      	nop
}
 8000624:	3710      	adds	r7, #16
 8000626:	46bd      	mov	sp, r7
 8000628:	bd80      	pop	{r7, pc}
 800062a:	bf00      	nop
 800062c:	200011d4 	.word	0x200011d4
 8000630:	20001194 	.word	0x20001194
 8000634:	200012fc 	.word	0x200012fc

08000638 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8000638:	b580      	push	{r7, lr}
 800063a:	b082      	sub	sp, #8
 800063c:	af00      	add	r7, sp, #0
 800063e:	6078      	str	r0, [r7, #4]
    if (huart->Instance == USART2)
 8000640:	687b      	ldr	r3, [r7, #4]
 8000642:	681b      	ldr	r3, [r3, #0]
 8000644:	4a13      	ldr	r2, [pc, #76]	@ (8000694 <HAL_UART_RxCpltCallback+0x5c>)
 8000646:	4293      	cmp	r3, r2
 8000648:	d120      	bne.n	800068c <HAL_UART_RxCpltCallback+0x54>
    {
        if (uart2_rx_data == '1') {
 800064a:	4b13      	ldr	r3, [pc, #76]	@ (8000698 <HAL_UART_RxCpltCallback+0x60>)
 800064c:	781b      	ldrb	r3, [r3, #0]
 800064e:	2b31      	cmp	r3, #49	@ 0x31
 8000650:	d106      	bne.n	8000660 <HAL_UART_RxCpltCallback+0x28>
            motor_enable_flag = 1;
 8000652:	4b12      	ldr	r3, [pc, #72]	@ (800069c <HAL_UART_RxCpltCallback+0x64>)
 8000654:	2201      	movs	r2, #1
 8000656:	701a      	strb	r2, [r3, #0]
            UART2_Print("Motor CW\r\n");
 8000658:	4811      	ldr	r0, [pc, #68]	@ (80006a0 <HAL_UART_RxCpltCallback+0x68>)
 800065a:	f7ff ffbf 	bl	80005dc <UART2_Print>
 800065e:	e010      	b.n	8000682 <HAL_UART_RxCpltCallback+0x4a>
        }
        else if (uart2_rx_data == '2') {
 8000660:	4b0d      	ldr	r3, [pc, #52]	@ (8000698 <HAL_UART_RxCpltCallback+0x60>)
 8000662:	781b      	ldrb	r3, [r3, #0]
 8000664:	2b32      	cmp	r3, #50	@ 0x32
 8000666:	d106      	bne.n	8000676 <HAL_UART_RxCpltCallback+0x3e>
            motor_enable_flag = 2;
 8000668:	4b0c      	ldr	r3, [pc, #48]	@ (800069c <HAL_UART_RxCpltCallback+0x64>)
 800066a:	2202      	movs	r2, #2
 800066c:	701a      	strb	r2, [r3, #0]
            UART2_Print("Motor CCW\r\n");
 800066e:	480d      	ldr	r0, [pc, #52]	@ (80006a4 <HAL_UART_RxCpltCallback+0x6c>)
 8000670:	f7ff ffb4 	bl	80005dc <UART2_Print>
 8000674:	e005      	b.n	8000682 <HAL_UART_RxCpltCallback+0x4a>
        }
        else {
            motor_enable_flag = 3;
 8000676:	4b09      	ldr	r3, [pc, #36]	@ (800069c <HAL_UART_RxCpltCallback+0x64>)
 8000678:	2203      	movs	r2, #3
 800067a:	701a      	strb	r2, [r3, #0]
            UART2_Print("Unknown CMD,will stop\r\n");
 800067c:	480a      	ldr	r0, [pc, #40]	@ (80006a8 <HAL_UART_RxCpltCallback+0x70>)
 800067e:	f7ff ffad 	bl	80005dc <UART2_Print>
        }

        // ÈáçÊñ∞ÂêØÂä®Êé•Êî∂
        HAL_UART_Receive_IT(&huart2, &uart2_rx_data, 1);
 8000682:	2201      	movs	r2, #1
 8000684:	4904      	ldr	r1, [pc, #16]	@ (8000698 <HAL_UART_RxCpltCallback+0x60>)
 8000686:	4809      	ldr	r0, [pc, #36]	@ (80006ac <HAL_UART_RxCpltCallback+0x74>)
 8000688:	f002 ff3f 	bl	800350a <HAL_UART_Receive_IT>
    }
}
 800068c:	bf00      	nop
 800068e:	3708      	adds	r7, #8
 8000690:	46bd      	mov	sp, r7
 8000692:	bd80      	pop	{r7, pc}
 8000694:	40004400 	.word	0x40004400
 8000698:	20001192 	.word	0x20001192
 800069c:	200011d5 	.word	0x200011d5
 80006a0:	08007e94 	.word	0x08007e94
 80006a4:	08007ea0 	.word	0x08007ea0
 80006a8:	08007eac 	.word	0x08007eac
 80006ac:	200012fc 	.word	0x200012fc

080006b0 <HAL_UART_TxCpltCallback>:

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80006b0:	b480      	push	{r7}
 80006b2:	b083      	sub	sp, #12
 80006b4:	af00      	add	r7, sp, #0
 80006b6:	6078      	str	r0, [r7, #4]
    if (huart->Instance == USART2)
 80006b8:	687b      	ldr	r3, [r7, #4]
 80006ba:	681b      	ldr	r3, [r3, #0]
 80006bc:	4a05      	ldr	r2, [pc, #20]	@ (80006d4 <HAL_UART_TxCpltCallback+0x24>)
 80006be:	4293      	cmp	r3, r2
 80006c0:	d102      	bne.n	80006c8 <HAL_UART_TxCpltCallback+0x18>
    {
        uart2_tx_busy = 0; // ÈáäÊîæÂèëÈÄÅÈîÅ
 80006c2:	4b05      	ldr	r3, [pc, #20]	@ (80006d8 <HAL_UART_TxCpltCallback+0x28>)
 80006c4:	2200      	movs	r2, #0
 80006c6:	701a      	strb	r2, [r3, #0]
    }
}
 80006c8:	bf00      	nop
 80006ca:	370c      	adds	r7, #12
 80006cc:	46bd      	mov	sp, r7
 80006ce:	bc80      	pop	{r7}
 80006d0:	4770      	bx	lr
 80006d2:	bf00      	nop
 80006d4:	40004400 	.word	0x40004400
 80006d8:	200011d4 	.word	0x200011d4

080006dc <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80006dc:	b580      	push	{r7, lr}
 80006de:	b082      	sub	sp, #8
 80006e0:	af00      	add	r7, sp, #0
 80006e2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM4)
 80006e4:	687b      	ldr	r3, [r7, #4]
 80006e6:	681b      	ldr	r3, [r3, #0]
 80006e8:	4a04      	ldr	r2, [pc, #16]	@ (80006fc <HAL_TIM_PeriodElapsedCallback+0x20>)
 80006ea:	4293      	cmp	r3, r2
 80006ec:	d101      	bne.n	80006f2 <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 80006ee:	f000 fda1 	bl	8001234 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80006f2:	bf00      	nop
 80006f4:	3708      	adds	r7, #8
 80006f6:	46bd      	mov	sp, r7
 80006f8:	bd80      	pop	{r7, pc}
 80006fa:	bf00      	nop
 80006fc:	40000800 	.word	0x40000800

08000700 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000700:	b480      	push	{r7}
 8000702:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000704:	b672      	cpsid	i
}
 8000706:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000708:	bf00      	nop
 800070a:	e7fd      	b.n	8000708 <Error_Handler+0x8>

0800070c <Motor_Init>:
void Motor_Init(Motor_t *motor, TIM_HandleTypeDef *htim, uint32_t Channel,
                GPIO_TypeDef *IN1_Port, uint16_t IN1_Pin,
                GPIO_TypeDef *IN2_Port, uint16_t IN2_Pin,
                GPIO_TypeDef *EN_Port, uint16_t EN_Pin,
                uint16_t MaxPWM, int16_t MaxSpeed, uint16_t DeadZone,
                uint8_t Polarity, MotorStopMode_t StopMode) {
 800070c:	b580      	push	{r7, lr}
 800070e:	b084      	sub	sp, #16
 8000710:	af00      	add	r7, sp, #0
 8000712:	60f8      	str	r0, [r7, #12]
 8000714:	60b9      	str	r1, [r7, #8]
 8000716:	607a      	str	r2, [r7, #4]
 8000718:	603b      	str	r3, [r7, #0]

    motor->htim = htim;
 800071a:	68fb      	ldr	r3, [r7, #12]
 800071c:	68ba      	ldr	r2, [r7, #8]
 800071e:	601a      	str	r2, [r3, #0]
    motor->Channel = Channel;
 8000720:	68fb      	ldr	r3, [r7, #12]
 8000722:	687a      	ldr	r2, [r7, #4]
 8000724:	605a      	str	r2, [r3, #4]
    motor->IN1_Port = IN1_Port;
 8000726:	68fb      	ldr	r3, [r7, #12]
 8000728:	683a      	ldr	r2, [r7, #0]
 800072a:	609a      	str	r2, [r3, #8]
    motor->IN1_Pin = IN1_Pin;
 800072c:	68fb      	ldr	r3, [r7, #12]
 800072e:	8b3a      	ldrh	r2, [r7, #24]
 8000730:	819a      	strh	r2, [r3, #12]
    motor->IN2_Port = IN2_Port;
 8000732:	68fb      	ldr	r3, [r7, #12]
 8000734:	69fa      	ldr	r2, [r7, #28]
 8000736:	611a      	str	r2, [r3, #16]
    motor->IN2_Pin = IN2_Pin;
 8000738:	68fb      	ldr	r3, [r7, #12]
 800073a:	8c3a      	ldrh	r2, [r7, #32]
 800073c:	829a      	strh	r2, [r3, #20]
    motor->EN_Port = EN_Port;
 800073e:	68fb      	ldr	r3, [r7, #12]
 8000740:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000742:	619a      	str	r2, [r3, #24]
    motor->EN_Pin = EN_Pin;
 8000744:	68fb      	ldr	r3, [r7, #12]
 8000746:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 8000748:	839a      	strh	r2, [r3, #28]

    motor->MaxPWM = MaxPWM;
 800074a:	68fb      	ldr	r3, [r7, #12]
 800074c:	8dba      	ldrh	r2, [r7, #44]	@ 0x2c
 800074e:	83da      	strh	r2, [r3, #30]
    motor->MaxSpeed = MaxSpeed;
 8000750:	68fb      	ldr	r3, [r7, #12]
 8000752:	8e3a      	ldrh	r2, [r7, #48]	@ 0x30
 8000754:	841a      	strh	r2, [r3, #32]
    motor->DeadZone = DeadZone;
 8000756:	68fb      	ldr	r3, [r7, #12]
 8000758:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 800075a:	845a      	strh	r2, [r3, #34]	@ 0x22
    motor->Polarity = Polarity;
 800075c:	68fb      	ldr	r3, [r7, #12]
 800075e:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8000762:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    motor->StopMode = StopMode;
 8000766:	68fb      	ldr	r3, [r7, #12]
 8000768:	f897 203c 	ldrb.w	r2, [r7, #60]	@ 0x3c
 800076c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    // ∆Ù∂ØPWM
    HAL_TIM_PWM_Start(motor->htim, motor->Channel);
 8000770:	68fb      	ldr	r3, [r7, #12]
 8000772:	681a      	ldr	r2, [r3, #0]
 8000774:	68fb      	ldr	r3, [r7, #12]
 8000776:	685b      	ldr	r3, [r3, #4]
 8000778:	4619      	mov	r1, r3
 800077a:	4610      	mov	r0, r2
 800077c:	f002 f80e 	bl	800279c <HAL_TIM_PWM_Start>

    // »Áπ˚”– EN “˝Ω≈£¨¿≠∏ﬂ
    if (motor->EN_Port != NULL) {
 8000780:	68fb      	ldr	r3, [r7, #12]
 8000782:	699b      	ldr	r3, [r3, #24]
 8000784:	2b00      	cmp	r3, #0
 8000786:	d007      	beq.n	8000798 <Motor_Init+0x8c>
        HAL_GPIO_WritePin(motor->EN_Port, motor->EN_Pin, GPIO_PIN_SET);
 8000788:	68fb      	ldr	r3, [r7, #12]
 800078a:	6998      	ldr	r0, [r3, #24]
 800078c:	68fb      	ldr	r3, [r7, #12]
 800078e:	8b9b      	ldrh	r3, [r3, #28]
 8000790:	2201      	movs	r2, #1
 8000792:	4619      	mov	r1, r3
 8000794:	f001 fa70 	bl	8001c78 <HAL_GPIO_WritePin>
    }
}
 8000798:	bf00      	nop
 800079a:	3710      	adds	r7, #16
 800079c:	46bd      	mov	sp, r7
 800079e:	bd80      	pop	{r7, pc}

080007a0 <Motor_SetSpeed>:

void Motor_SetSpeed(Motor_t *motor, int16_t speed) {
 80007a0:	b580      	push	{r7, lr}
 80007a2:	b084      	sub	sp, #16
 80007a4:	af00      	add	r7, sp, #0
 80007a6:	6078      	str	r0, [r7, #4]
 80007a8:	460b      	mov	r3, r1
 80007aa:	807b      	strh	r3, [r7, #2]
    // œﬁ∑˘
    if (speed > motor->MaxSpeed) speed = motor->MaxSpeed;
 80007ac:	687b      	ldr	r3, [r7, #4]
 80007ae:	f9b3 3020 	ldrsh.w	r3, [r3, #32]
 80007b2:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 80007b6:	429a      	cmp	r2, r3
 80007b8:	dd02      	ble.n	80007c0 <Motor_SetSpeed+0x20>
 80007ba:	687b      	ldr	r3, [r7, #4]
 80007bc:	8c1b      	ldrh	r3, [r3, #32]
 80007be:	807b      	strh	r3, [r7, #2]
    if (speed < -motor->MaxSpeed) speed = -motor->MaxSpeed;
 80007c0:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 80007c4:	687b      	ldr	r3, [r7, #4]
 80007c6:	f9b3 3020 	ldrsh.w	r3, [r3, #32]
 80007ca:	425b      	negs	r3, r3
 80007cc:	429a      	cmp	r2, r3
 80007ce:	da06      	bge.n	80007de <Motor_SetSpeed+0x3e>
 80007d0:	687b      	ldr	r3, [r7, #4]
 80007d2:	f9b3 3020 	ldrsh.w	r3, [r3, #32]
 80007d6:	b29b      	uxth	r3, r3
 80007d8:	425b      	negs	r3, r3
 80007da:	b29b      	uxth	r3, r3
 80007dc:	807b      	strh	r3, [r7, #2]

    // º´–‘∑¥◊™
    if (motor->Polarity) speed = -speed;
 80007de:	687b      	ldr	r3, [r7, #4]
 80007e0:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80007e4:	2b00      	cmp	r3, #0
 80007e6:	d003      	beq.n	80007f0 <Motor_SetSpeed+0x50>
 80007e8:	887b      	ldrh	r3, [r7, #2]
 80007ea:	425b      	negs	r3, r3
 80007ec:	b29b      	uxth	r3, r3
 80007ee:	807b      	strh	r3, [r7, #2]

    // À¿«¯
    if (speed > 0 && speed < motor->DeadZone) speed = motor->DeadZone;
 80007f0:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80007f4:	2b00      	cmp	r3, #0
 80007f6:	dd08      	ble.n	800080a <Motor_SetSpeed+0x6a>
 80007f8:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80007fc:	687a      	ldr	r2, [r7, #4]
 80007fe:	8c52      	ldrh	r2, [r2, #34]	@ 0x22
 8000800:	4293      	cmp	r3, r2
 8000802:	da02      	bge.n	800080a <Motor_SetSpeed+0x6a>
 8000804:	687b      	ldr	r3, [r7, #4]
 8000806:	8c5b      	ldrh	r3, [r3, #34]	@ 0x22
 8000808:	807b      	strh	r3, [r7, #2]
    if (speed < 0 && speed > -(motor->DeadZone)) speed = -(motor->DeadZone);
 800080a:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800080e:	2b00      	cmp	r3, #0
 8000810:	da0b      	bge.n	800082a <Motor_SetSpeed+0x8a>
 8000812:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 8000816:	687b      	ldr	r3, [r7, #4]
 8000818:	8c5b      	ldrh	r3, [r3, #34]	@ 0x22
 800081a:	425b      	negs	r3, r3
 800081c:	429a      	cmp	r2, r3
 800081e:	dd04      	ble.n	800082a <Motor_SetSpeed+0x8a>
 8000820:	687b      	ldr	r3, [r7, #4]
 8000822:	8c5b      	ldrh	r3, [r3, #34]	@ 0x22
 8000824:	425b      	negs	r3, r3
 8000826:	b29b      	uxth	r3, r3
 8000828:	807b      	strh	r3, [r7, #2]

    // ªªÀ„≥… PWM ’ºø’±»
    uint16_t pwmVal = (uint16_t)((abs(speed) * motor->MaxPWM) / motor->MaxSpeed);
 800082a:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800082e:	2b00      	cmp	r3, #0
 8000830:	bfb8      	it	lt
 8000832:	425b      	neglt	r3, r3
 8000834:	b29b      	uxth	r3, r3
 8000836:	461a      	mov	r2, r3
 8000838:	687b      	ldr	r3, [r7, #4]
 800083a:	8bdb      	ldrh	r3, [r3, #30]
 800083c:	fb02 f303 	mul.w	r3, r2, r3
 8000840:	687a      	ldr	r2, [r7, #4]
 8000842:	f9b2 2020 	ldrsh.w	r2, [r2, #32]
 8000846:	fb93 f3f2 	sdiv	r3, r3, r2
 800084a:	81fb      	strh	r3, [r7, #14]

    if (speed > 0) {
 800084c:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8000850:	2b00      	cmp	r3, #0
 8000852:	dd33      	ble.n	80008bc <Motor_SetSpeed+0x11c>
        HAL_GPIO_WritePin(motor->IN1_Port, motor->IN1_Pin, GPIO_PIN_SET);
 8000854:	687b      	ldr	r3, [r7, #4]
 8000856:	6898      	ldr	r0, [r3, #8]
 8000858:	687b      	ldr	r3, [r7, #4]
 800085a:	899b      	ldrh	r3, [r3, #12]
 800085c:	2201      	movs	r2, #1
 800085e:	4619      	mov	r1, r3
 8000860:	f001 fa0a 	bl	8001c78 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(motor->IN2_Port, motor->IN2_Pin, GPIO_PIN_RESET);
 8000864:	687b      	ldr	r3, [r7, #4]
 8000866:	6918      	ldr	r0, [r3, #16]
 8000868:	687b      	ldr	r3, [r7, #4]
 800086a:	8a9b      	ldrh	r3, [r3, #20]
 800086c:	2200      	movs	r2, #0
 800086e:	4619      	mov	r1, r3
 8000870:	f001 fa02 	bl	8001c78 <HAL_GPIO_WritePin>
        __HAL_TIM_SET_COMPARE(motor->htim, motor->Channel, pwmVal);
 8000874:	687b      	ldr	r3, [r7, #4]
 8000876:	685b      	ldr	r3, [r3, #4]
 8000878:	2b00      	cmp	r3, #0
 800087a:	d105      	bne.n	8000888 <Motor_SetSpeed+0xe8>
 800087c:	687b      	ldr	r3, [r7, #4]
 800087e:	681b      	ldr	r3, [r3, #0]
 8000880:	681b      	ldr	r3, [r3, #0]
 8000882:	89fa      	ldrh	r2, [r7, #14]
 8000884:	635a      	str	r2, [r3, #52]	@ 0x34
        HAL_GPIO_WritePin(motor->IN2_Port, motor->IN2_Pin, GPIO_PIN_SET);
        __HAL_TIM_SET_COMPARE(motor->htim, motor->Channel, pwmVal);
    } else {
        Motor_Stop(motor);
    }
}
 8000886:	e055      	b.n	8000934 <Motor_SetSpeed+0x194>
        __HAL_TIM_SET_COMPARE(motor->htim, motor->Channel, pwmVal);
 8000888:	687b      	ldr	r3, [r7, #4]
 800088a:	685b      	ldr	r3, [r3, #4]
 800088c:	2b04      	cmp	r3, #4
 800088e:	d105      	bne.n	800089c <Motor_SetSpeed+0xfc>
 8000890:	687b      	ldr	r3, [r7, #4]
 8000892:	681b      	ldr	r3, [r3, #0]
 8000894:	681a      	ldr	r2, [r3, #0]
 8000896:	89fb      	ldrh	r3, [r7, #14]
 8000898:	6393      	str	r3, [r2, #56]	@ 0x38
 800089a:	e04b      	b.n	8000934 <Motor_SetSpeed+0x194>
 800089c:	687b      	ldr	r3, [r7, #4]
 800089e:	685b      	ldr	r3, [r3, #4]
 80008a0:	2b08      	cmp	r3, #8
 80008a2:	d105      	bne.n	80008b0 <Motor_SetSpeed+0x110>
 80008a4:	687b      	ldr	r3, [r7, #4]
 80008a6:	681b      	ldr	r3, [r3, #0]
 80008a8:	681a      	ldr	r2, [r3, #0]
 80008aa:	89fb      	ldrh	r3, [r7, #14]
 80008ac:	63d3      	str	r3, [r2, #60]	@ 0x3c
 80008ae:	e041      	b.n	8000934 <Motor_SetSpeed+0x194>
 80008b0:	687b      	ldr	r3, [r7, #4]
 80008b2:	681b      	ldr	r3, [r3, #0]
 80008b4:	681a      	ldr	r2, [r3, #0]
 80008b6:	89fb      	ldrh	r3, [r7, #14]
 80008b8:	6413      	str	r3, [r2, #64]	@ 0x40
}
 80008ba:	e03b      	b.n	8000934 <Motor_SetSpeed+0x194>
    } else if (speed < 0) {
 80008bc:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80008c0:	2b00      	cmp	r3, #0
 80008c2:	da33      	bge.n	800092c <Motor_SetSpeed+0x18c>
        HAL_GPIO_WritePin(motor->IN1_Port, motor->IN1_Pin, GPIO_PIN_RESET);
 80008c4:	687b      	ldr	r3, [r7, #4]
 80008c6:	6898      	ldr	r0, [r3, #8]
 80008c8:	687b      	ldr	r3, [r7, #4]
 80008ca:	899b      	ldrh	r3, [r3, #12]
 80008cc:	2200      	movs	r2, #0
 80008ce:	4619      	mov	r1, r3
 80008d0:	f001 f9d2 	bl	8001c78 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(motor->IN2_Port, motor->IN2_Pin, GPIO_PIN_SET);
 80008d4:	687b      	ldr	r3, [r7, #4]
 80008d6:	6918      	ldr	r0, [r3, #16]
 80008d8:	687b      	ldr	r3, [r7, #4]
 80008da:	8a9b      	ldrh	r3, [r3, #20]
 80008dc:	2201      	movs	r2, #1
 80008de:	4619      	mov	r1, r3
 80008e0:	f001 f9ca 	bl	8001c78 <HAL_GPIO_WritePin>
        __HAL_TIM_SET_COMPARE(motor->htim, motor->Channel, pwmVal);
 80008e4:	687b      	ldr	r3, [r7, #4]
 80008e6:	685b      	ldr	r3, [r3, #4]
 80008e8:	2b00      	cmp	r3, #0
 80008ea:	d105      	bne.n	80008f8 <Motor_SetSpeed+0x158>
 80008ec:	687b      	ldr	r3, [r7, #4]
 80008ee:	681b      	ldr	r3, [r3, #0]
 80008f0:	681b      	ldr	r3, [r3, #0]
 80008f2:	89fa      	ldrh	r2, [r7, #14]
 80008f4:	635a      	str	r2, [r3, #52]	@ 0x34
}
 80008f6:	e01d      	b.n	8000934 <Motor_SetSpeed+0x194>
        __HAL_TIM_SET_COMPARE(motor->htim, motor->Channel, pwmVal);
 80008f8:	687b      	ldr	r3, [r7, #4]
 80008fa:	685b      	ldr	r3, [r3, #4]
 80008fc:	2b04      	cmp	r3, #4
 80008fe:	d105      	bne.n	800090c <Motor_SetSpeed+0x16c>
 8000900:	687b      	ldr	r3, [r7, #4]
 8000902:	681b      	ldr	r3, [r3, #0]
 8000904:	681a      	ldr	r2, [r3, #0]
 8000906:	89fb      	ldrh	r3, [r7, #14]
 8000908:	6393      	str	r3, [r2, #56]	@ 0x38
 800090a:	e013      	b.n	8000934 <Motor_SetSpeed+0x194>
 800090c:	687b      	ldr	r3, [r7, #4]
 800090e:	685b      	ldr	r3, [r3, #4]
 8000910:	2b08      	cmp	r3, #8
 8000912:	d105      	bne.n	8000920 <Motor_SetSpeed+0x180>
 8000914:	687b      	ldr	r3, [r7, #4]
 8000916:	681b      	ldr	r3, [r3, #0]
 8000918:	681a      	ldr	r2, [r3, #0]
 800091a:	89fb      	ldrh	r3, [r7, #14]
 800091c:	63d3      	str	r3, [r2, #60]	@ 0x3c
 800091e:	e009      	b.n	8000934 <Motor_SetSpeed+0x194>
 8000920:	687b      	ldr	r3, [r7, #4]
 8000922:	681b      	ldr	r3, [r3, #0]
 8000924:	681a      	ldr	r2, [r3, #0]
 8000926:	89fb      	ldrh	r3, [r7, #14]
 8000928:	6413      	str	r3, [r2, #64]	@ 0x40
}
 800092a:	e003      	b.n	8000934 <Motor_SetSpeed+0x194>
        Motor_Stop(motor);
 800092c:	6878      	ldr	r0, [r7, #4]
 800092e:	f000 f805 	bl	800093c <Motor_Stop>
}
 8000932:	e7ff      	b.n	8000934 <Motor_SetSpeed+0x194>
 8000934:	bf00      	nop
 8000936:	3710      	adds	r7, #16
 8000938:	46bd      	mov	sp, r7
 800093a:	bd80      	pop	{r7, pc}

0800093c <Motor_Stop>:

void Motor_Stop(Motor_t *motor) {
 800093c:	b580      	push	{r7, lr}
 800093e:	b082      	sub	sp, #8
 8000940:	af00      	add	r7, sp, #0
 8000942:	6078      	str	r0, [r7, #4]
    __HAL_TIM_SET_COMPARE(motor->htim, motor->Channel, 0);
 8000944:	687b      	ldr	r3, [r7, #4]
 8000946:	685b      	ldr	r3, [r3, #4]
 8000948:	2b00      	cmp	r3, #0
 800094a:	d105      	bne.n	8000958 <Motor_Stop+0x1c>
 800094c:	687b      	ldr	r3, [r7, #4]
 800094e:	681b      	ldr	r3, [r3, #0]
 8000950:	681b      	ldr	r3, [r3, #0]
 8000952:	2200      	movs	r2, #0
 8000954:	635a      	str	r2, [r3, #52]	@ 0x34
 8000956:	e018      	b.n	800098a <Motor_Stop+0x4e>
 8000958:	687b      	ldr	r3, [r7, #4]
 800095a:	685b      	ldr	r3, [r3, #4]
 800095c:	2b04      	cmp	r3, #4
 800095e:	d105      	bne.n	800096c <Motor_Stop+0x30>
 8000960:	687b      	ldr	r3, [r7, #4]
 8000962:	681b      	ldr	r3, [r3, #0]
 8000964:	681a      	ldr	r2, [r3, #0]
 8000966:	2300      	movs	r3, #0
 8000968:	6393      	str	r3, [r2, #56]	@ 0x38
 800096a:	e00e      	b.n	800098a <Motor_Stop+0x4e>
 800096c:	687b      	ldr	r3, [r7, #4]
 800096e:	685b      	ldr	r3, [r3, #4]
 8000970:	2b08      	cmp	r3, #8
 8000972:	d105      	bne.n	8000980 <Motor_Stop+0x44>
 8000974:	687b      	ldr	r3, [r7, #4]
 8000976:	681b      	ldr	r3, [r3, #0]
 8000978:	681a      	ldr	r2, [r3, #0]
 800097a:	2300      	movs	r3, #0
 800097c:	63d3      	str	r3, [r2, #60]	@ 0x3c
 800097e:	e004      	b.n	800098a <Motor_Stop+0x4e>
 8000980:	687b      	ldr	r3, [r7, #4]
 8000982:	681b      	ldr	r3, [r3, #0]
 8000984:	681a      	ldr	r2, [r3, #0]
 8000986:	2300      	movs	r3, #0
 8000988:	6413      	str	r3, [r2, #64]	@ 0x40
    if (motor->StopMode == MOTOR_STOP_COAST) {
 800098a:	687b      	ldr	r3, [r7, #4]
 800098c:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8000990:	2b00      	cmp	r3, #0
 8000992:	d110      	bne.n	80009b6 <Motor_Stop+0x7a>
        HAL_GPIO_WritePin(motor->IN1_Port, motor->IN1_Pin, GPIO_PIN_RESET);
 8000994:	687b      	ldr	r3, [r7, #4]
 8000996:	6898      	ldr	r0, [r3, #8]
 8000998:	687b      	ldr	r3, [r7, #4]
 800099a:	899b      	ldrh	r3, [r3, #12]
 800099c:	2200      	movs	r2, #0
 800099e:	4619      	mov	r1, r3
 80009a0:	f001 f96a 	bl	8001c78 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(motor->IN2_Port, motor->IN2_Pin, GPIO_PIN_RESET);
 80009a4:	687b      	ldr	r3, [r7, #4]
 80009a6:	6918      	ldr	r0, [r3, #16]
 80009a8:	687b      	ldr	r3, [r7, #4]
 80009aa:	8a9b      	ldrh	r3, [r3, #20]
 80009ac:	2200      	movs	r2, #0
 80009ae:	4619      	mov	r1, r3
 80009b0:	f001 f962 	bl	8001c78 <HAL_GPIO_WritePin>
    } else { // BRAKE
        HAL_GPIO_WritePin(motor->IN1_Port, motor->IN1_Pin, GPIO_PIN_SET);
        HAL_GPIO_WritePin(motor->IN2_Port, motor->IN2_Pin, GPIO_PIN_SET);
    }
}
 80009b4:	e00f      	b.n	80009d6 <Motor_Stop+0x9a>
        HAL_GPIO_WritePin(motor->IN1_Port, motor->IN1_Pin, GPIO_PIN_SET);
 80009b6:	687b      	ldr	r3, [r7, #4]
 80009b8:	6898      	ldr	r0, [r3, #8]
 80009ba:	687b      	ldr	r3, [r7, #4]
 80009bc:	899b      	ldrh	r3, [r3, #12]
 80009be:	2201      	movs	r2, #1
 80009c0:	4619      	mov	r1, r3
 80009c2:	f001 f959 	bl	8001c78 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(motor->IN2_Port, motor->IN2_Pin, GPIO_PIN_SET);
 80009c6:	687b      	ldr	r3, [r7, #4]
 80009c8:	6918      	ldr	r0, [r3, #16]
 80009ca:	687b      	ldr	r3, [r7, #4]
 80009cc:	8a9b      	ldrh	r3, [r3, #20]
 80009ce:	2201      	movs	r2, #1
 80009d0:	4619      	mov	r1, r3
 80009d2:	f001 f951 	bl	8001c78 <HAL_GPIO_WritePin>
}
 80009d6:	bf00      	nop
 80009d8:	3708      	adds	r7, #8
 80009da:	46bd      	mov	sp, r7
 80009dc:	bd80      	pop	{r7, pc}
	...

080009e0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80009e0:	b580      	push	{r7, lr}
 80009e2:	b084      	sub	sp, #16
 80009e4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80009e6:	4b18      	ldr	r3, [pc, #96]	@ (8000a48 <HAL_MspInit+0x68>)
 80009e8:	699b      	ldr	r3, [r3, #24]
 80009ea:	4a17      	ldr	r2, [pc, #92]	@ (8000a48 <HAL_MspInit+0x68>)
 80009ec:	f043 0301 	orr.w	r3, r3, #1
 80009f0:	6193      	str	r3, [r2, #24]
 80009f2:	4b15      	ldr	r3, [pc, #84]	@ (8000a48 <HAL_MspInit+0x68>)
 80009f4:	699b      	ldr	r3, [r3, #24]
 80009f6:	f003 0301 	and.w	r3, r3, #1
 80009fa:	60bb      	str	r3, [r7, #8]
 80009fc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80009fe:	4b12      	ldr	r3, [pc, #72]	@ (8000a48 <HAL_MspInit+0x68>)
 8000a00:	69db      	ldr	r3, [r3, #28]
 8000a02:	4a11      	ldr	r2, [pc, #68]	@ (8000a48 <HAL_MspInit+0x68>)
 8000a04:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000a08:	61d3      	str	r3, [r2, #28]
 8000a0a:	4b0f      	ldr	r3, [pc, #60]	@ (8000a48 <HAL_MspInit+0x68>)
 8000a0c:	69db      	ldr	r3, [r3, #28]
 8000a0e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000a12:	607b      	str	r3, [r7, #4]
 8000a14:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000a16:	2200      	movs	r2, #0
 8000a18:	210f      	movs	r1, #15
 8000a1a:	f06f 0001 	mvn.w	r0, #1
 8000a1e:	f000 fcda 	bl	80013d6 <HAL_NVIC_SetPriority>

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000a22:	4b0a      	ldr	r3, [pc, #40]	@ (8000a4c <HAL_MspInit+0x6c>)
 8000a24:	685b      	ldr	r3, [r3, #4]
 8000a26:	60fb      	str	r3, [r7, #12]
 8000a28:	68fb      	ldr	r3, [r7, #12]
 8000a2a:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8000a2e:	60fb      	str	r3, [r7, #12]
 8000a30:	68fb      	ldr	r3, [r7, #12]
 8000a32:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000a36:	60fb      	str	r3, [r7, #12]
 8000a38:	4a04      	ldr	r2, [pc, #16]	@ (8000a4c <HAL_MspInit+0x6c>)
 8000a3a:	68fb      	ldr	r3, [r7, #12]
 8000a3c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000a3e:	bf00      	nop
 8000a40:	3710      	adds	r7, #16
 8000a42:	46bd      	mov	sp, r7
 8000a44:	bd80      	pop	{r7, pc}
 8000a46:	bf00      	nop
 8000a48:	40021000 	.word	0x40021000
 8000a4c:	40010000 	.word	0x40010000

08000a50 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000a50:	b580      	push	{r7, lr}
 8000a52:	b08e      	sub	sp, #56	@ 0x38
 8000a54:	af00      	add	r7, sp, #0
 8000a56:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8000a58:	2300      	movs	r3, #0
 8000a5a:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8000a5c:	2300      	movs	r3, #0
 8000a5e:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status = HAL_OK;
 8000a60:	2300      	movs	r3, #0
 8000a62:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

  /* Enable TIM4 clock */
  __HAL_RCC_TIM4_CLK_ENABLE();
 8000a66:	4b34      	ldr	r3, [pc, #208]	@ (8000b38 <HAL_InitTick+0xe8>)
 8000a68:	69db      	ldr	r3, [r3, #28]
 8000a6a:	4a33      	ldr	r2, [pc, #204]	@ (8000b38 <HAL_InitTick+0xe8>)
 8000a6c:	f043 0304 	orr.w	r3, r3, #4
 8000a70:	61d3      	str	r3, [r2, #28]
 8000a72:	4b31      	ldr	r3, [pc, #196]	@ (8000b38 <HAL_InitTick+0xe8>)
 8000a74:	69db      	ldr	r3, [r3, #28]
 8000a76:	f003 0304 	and.w	r3, r3, #4
 8000a7a:	60fb      	str	r3, [r7, #12]
 8000a7c:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000a7e:	f107 0210 	add.w	r2, r7, #16
 8000a82:	f107 0314 	add.w	r3, r7, #20
 8000a86:	4611      	mov	r1, r2
 8000a88:	4618      	mov	r0, r3
 8000a8a:	f001 fd25 	bl	80024d8 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8000a8e:	6a3b      	ldr	r3, [r7, #32]
 8000a90:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM4 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8000a92:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000a94:	2b00      	cmp	r3, #0
 8000a96:	d103      	bne.n	8000aa0 <HAL_InitTick+0x50>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8000a98:	f001 fcf6 	bl	8002488 <HAL_RCC_GetPCLK1Freq>
 8000a9c:	6378      	str	r0, [r7, #52]	@ 0x34
 8000a9e:	e004      	b.n	8000aaa <HAL_InitTick+0x5a>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8000aa0:	f001 fcf2 	bl	8002488 <HAL_RCC_GetPCLK1Freq>
 8000aa4:	4603      	mov	r3, r0
 8000aa6:	005b      	lsls	r3, r3, #1
 8000aa8:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM4 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000aaa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000aac:	4a23      	ldr	r2, [pc, #140]	@ (8000b3c <HAL_InitTick+0xec>)
 8000aae:	fba2 2303 	umull	r2, r3, r2, r3
 8000ab2:	0c9b      	lsrs	r3, r3, #18
 8000ab4:	3b01      	subs	r3, #1
 8000ab6:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM4 */
  htim4.Instance = TIM4;
 8000ab8:	4b21      	ldr	r3, [pc, #132]	@ (8000b40 <HAL_InitTick+0xf0>)
 8000aba:	4a22      	ldr	r2, [pc, #136]	@ (8000b44 <HAL_InitTick+0xf4>)
 8000abc:	601a      	str	r2, [r3, #0]
   * Period = [(TIM4CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim4.Init.Period = (1000000U / 1000U) - 1U;
 8000abe:	4b20      	ldr	r3, [pc, #128]	@ (8000b40 <HAL_InitTick+0xf0>)
 8000ac0:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000ac4:	60da      	str	r2, [r3, #12]
  htim4.Init.Prescaler = uwPrescalerValue;
 8000ac6:	4a1e      	ldr	r2, [pc, #120]	@ (8000b40 <HAL_InitTick+0xf0>)
 8000ac8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000aca:	6053      	str	r3, [r2, #4]
  htim4.Init.ClockDivision = 0;
 8000acc:	4b1c      	ldr	r3, [pc, #112]	@ (8000b40 <HAL_InitTick+0xf0>)
 8000ace:	2200      	movs	r2, #0
 8000ad0:	611a      	str	r2, [r3, #16]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000ad2:	4b1b      	ldr	r3, [pc, #108]	@ (8000b40 <HAL_InitTick+0xf0>)
 8000ad4:	2200      	movs	r2, #0
 8000ad6:	609a      	str	r2, [r3, #8]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000ad8:	4b19      	ldr	r3, [pc, #100]	@ (8000b40 <HAL_InitTick+0xf0>)
 8000ada:	2200      	movs	r2, #0
 8000adc:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim4);
 8000ade:	4818      	ldr	r0, [pc, #96]	@ (8000b40 <HAL_InitTick+0xf0>)
 8000ae0:	f001 fd62 	bl	80025a8 <HAL_TIM_Base_Init>
 8000ae4:	4603      	mov	r3, r0
 8000ae6:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 8000aea:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8000aee:	2b00      	cmp	r3, #0
 8000af0:	d11b      	bne.n	8000b2a <HAL_InitTick+0xda>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim4);
 8000af2:	4813      	ldr	r0, [pc, #76]	@ (8000b40 <HAL_InitTick+0xf0>)
 8000af4:	f001 fdb0 	bl	8002658 <HAL_TIM_Base_Start_IT>
 8000af8:	4603      	mov	r3, r0
 8000afa:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8000afe:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8000b02:	2b00      	cmp	r3, #0
 8000b04:	d111      	bne.n	8000b2a <HAL_InitTick+0xda>
    {
    /* Enable the TIM4 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8000b06:	201e      	movs	r0, #30
 8000b08:	f000 fc81 	bl	800140e <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000b0c:	687b      	ldr	r3, [r7, #4]
 8000b0e:	2b0f      	cmp	r3, #15
 8000b10:	d808      	bhi.n	8000b24 <HAL_InitTick+0xd4>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM4_IRQn, TickPriority, 0U);
 8000b12:	2200      	movs	r2, #0
 8000b14:	6879      	ldr	r1, [r7, #4]
 8000b16:	201e      	movs	r0, #30
 8000b18:	f000 fc5d 	bl	80013d6 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000b1c:	4a0a      	ldr	r2, [pc, #40]	@ (8000b48 <HAL_InitTick+0xf8>)
 8000b1e:	687b      	ldr	r3, [r7, #4]
 8000b20:	6013      	str	r3, [r2, #0]
 8000b22:	e002      	b.n	8000b2a <HAL_InitTick+0xda>
      }
      else
      {
        status = HAL_ERROR;
 8000b24:	2301      	movs	r3, #1
 8000b26:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8000b2a:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8000b2e:	4618      	mov	r0, r3
 8000b30:	3738      	adds	r7, #56	@ 0x38
 8000b32:	46bd      	mov	sp, r7
 8000b34:	bd80      	pop	{r7, pc}
 8000b36:	bf00      	nop
 8000b38:	40021000 	.word	0x40021000
 8000b3c:	431bde83 	.word	0x431bde83
 8000b40:	200011d8 	.word	0x200011d8
 8000b44:	40000800 	.word	0x40000800
 8000b48:	20000004 	.word	0x20000004

08000b4c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000b4c:	b580      	push	{r7, lr}
 8000b4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  HAL_RCC_NMI_IRQHandler();
 8000b50:	f001 fcf2 	bl	8002538 <HAL_RCC_NMI_IRQHandler>
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000b54:	bf00      	nop
 8000b56:	e7fd      	b.n	8000b54 <NMI_Handler+0x8>

08000b58 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000b58:	b480      	push	{r7}
 8000b5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000b5c:	bf00      	nop
 8000b5e:	e7fd      	b.n	8000b5c <HardFault_Handler+0x4>

08000b60 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000b60:	b480      	push	{r7}
 8000b62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000b64:	bf00      	nop
 8000b66:	e7fd      	b.n	8000b64 <MemManage_Handler+0x4>

08000b68 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000b68:	b480      	push	{r7}
 8000b6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000b6c:	bf00      	nop
 8000b6e:	e7fd      	b.n	8000b6c <BusFault_Handler+0x4>

08000b70 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000b70:	b480      	push	{r7}
 8000b72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000b74:	bf00      	nop
 8000b76:	e7fd      	b.n	8000b74 <UsageFault_Handler+0x4>

08000b78 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000b78:	b480      	push	{r7}
 8000b7a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000b7c:	bf00      	nop
 8000b7e:	46bd      	mov	sp, r7
 8000b80:	bc80      	pop	{r7}
 8000b82:	4770      	bx	lr

08000b84 <DMA1_Channel4_IRQHandler>:

/**
  * @brief This function handles DMA1 channel4 global interrupt.
  */
void DMA1_Channel4_IRQHandler(void)
{
 8000b84:	b580      	push	{r7, lr}
 8000b86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */

  /* USER CODE END DMA1_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8000b88:	4802      	ldr	r0, [pc, #8]	@ (8000b94 <DMA1_Channel4_IRQHandler+0x10>)
 8000b8a:	f000 fdbd 	bl	8001708 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_IRQn 1 */

  /* USER CODE END DMA1_Channel4_IRQn 1 */
}
 8000b8e:	bf00      	nop
 8000b90:	bd80      	pop	{r7, pc}
 8000b92:	bf00      	nop
 8000b94:	20001344 	.word	0x20001344

08000b98 <DMA1_Channel6_IRQHandler>:

/**
  * @brief This function handles DMA1 channel6 global interrupt.
  */
void DMA1_Channel6_IRQHandler(void)
{
 8000b98:	b580      	push	{r7, lr}
 8000b9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel6_IRQn 0 */

  /* USER CODE END DMA1_Channel6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8000b9c:	4802      	ldr	r0, [pc, #8]	@ (8000ba8 <DMA1_Channel6_IRQHandler+0x10>)
 8000b9e:	f000 fdb3 	bl	8001708 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel6_IRQn 1 */

  /* USER CODE END DMA1_Channel6_IRQn 1 */
}
 8000ba2:	bf00      	nop
 8000ba4:	bd80      	pop	{r7, pc}
 8000ba6:	bf00      	nop
 8000ba8:	200013cc 	.word	0x200013cc

08000bac <DMA1_Channel7_IRQHandler>:

/**
  * @brief This function handles DMA1 channel7 global interrupt.
  */
void DMA1_Channel7_IRQHandler(void)
{
 8000bac:	b580      	push	{r7, lr}
 8000bae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel7_IRQn 0 */

  /* USER CODE END DMA1_Channel7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8000bb0:	4802      	ldr	r0, [pc, #8]	@ (8000bbc <DMA1_Channel7_IRQHandler+0x10>)
 8000bb2:	f000 fda9 	bl	8001708 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel7_IRQn 1 */

  /* USER CODE END DMA1_Channel7_IRQn 1 */
}
 8000bb6:	bf00      	nop
 8000bb8:	bd80      	pop	{r7, pc}
 8000bba:	bf00      	nop
 8000bbc:	20001388 	.word	0x20001388

08000bc0 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8000bc0:	b580      	push	{r7, lr}
 8000bc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8000bc4:	4802      	ldr	r0, [pc, #8]	@ (8000bd0 <TIM4_IRQHandler+0x10>)
 8000bc6:	f001 ffbb 	bl	8002b40 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8000bca:	bf00      	nop
 8000bcc:	bd80      	pop	{r7, pc}
 8000bce:	bf00      	nop
 8000bd0:	200011d8 	.word	0x200011d8

08000bd4 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8000bd4:	b580      	push	{r7, lr}
 8000bd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8000bd8:	4802      	ldr	r0, [pc, #8]	@ (8000be4 <USART1_IRQHandler+0x10>)
 8000bda:	f002 fd2b 	bl	8003634 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8000bde:	bf00      	nop
 8000be0:	bd80      	pop	{r7, pc}
 8000be2:	bf00      	nop
 8000be4:	200012b4 	.word	0x200012b4

08000be8 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8000be8:	b580      	push	{r7, lr}
 8000bea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8000bec:	4802      	ldr	r0, [pc, #8]	@ (8000bf8 <USART2_IRQHandler+0x10>)
 8000bee:	f002 fd21 	bl	8003634 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8000bf2:	bf00      	nop
 8000bf4:	bd80      	pop	{r7, pc}
 8000bf6:	bf00      	nop
 8000bf8:	200012fc 	.word	0x200012fc

08000bfc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000bfc:	b580      	push	{r7, lr}
 8000bfe:	b086      	sub	sp, #24
 8000c00:	af00      	add	r7, sp, #0
 8000c02:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000c04:	4a14      	ldr	r2, [pc, #80]	@ (8000c58 <_sbrk+0x5c>)
 8000c06:	4b15      	ldr	r3, [pc, #84]	@ (8000c5c <_sbrk+0x60>)
 8000c08:	1ad3      	subs	r3, r2, r3
 8000c0a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000c0c:	697b      	ldr	r3, [r7, #20]
 8000c0e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000c10:	4b13      	ldr	r3, [pc, #76]	@ (8000c60 <_sbrk+0x64>)
 8000c12:	681b      	ldr	r3, [r3, #0]
 8000c14:	2b00      	cmp	r3, #0
 8000c16:	d102      	bne.n	8000c1e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000c18:	4b11      	ldr	r3, [pc, #68]	@ (8000c60 <_sbrk+0x64>)
 8000c1a:	4a12      	ldr	r2, [pc, #72]	@ (8000c64 <_sbrk+0x68>)
 8000c1c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000c1e:	4b10      	ldr	r3, [pc, #64]	@ (8000c60 <_sbrk+0x64>)
 8000c20:	681a      	ldr	r2, [r3, #0]
 8000c22:	687b      	ldr	r3, [r7, #4]
 8000c24:	4413      	add	r3, r2
 8000c26:	693a      	ldr	r2, [r7, #16]
 8000c28:	429a      	cmp	r2, r3
 8000c2a:	d207      	bcs.n	8000c3c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000c2c:	f006 fc72 	bl	8007514 <__errno>
 8000c30:	4603      	mov	r3, r0
 8000c32:	220c      	movs	r2, #12
 8000c34:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000c36:	f04f 33ff 	mov.w	r3, #4294967295
 8000c3a:	e009      	b.n	8000c50 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000c3c:	4b08      	ldr	r3, [pc, #32]	@ (8000c60 <_sbrk+0x64>)
 8000c3e:	681b      	ldr	r3, [r3, #0]
 8000c40:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000c42:	4b07      	ldr	r3, [pc, #28]	@ (8000c60 <_sbrk+0x64>)
 8000c44:	681a      	ldr	r2, [r3, #0]
 8000c46:	687b      	ldr	r3, [r7, #4]
 8000c48:	4413      	add	r3, r2
 8000c4a:	4a05      	ldr	r2, [pc, #20]	@ (8000c60 <_sbrk+0x64>)
 8000c4c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000c4e:	68fb      	ldr	r3, [r7, #12]
}
 8000c50:	4618      	mov	r0, r3
 8000c52:	3718      	adds	r7, #24
 8000c54:	46bd      	mov	sp, r7
 8000c56:	bd80      	pop	{r7, pc}
 8000c58:	20005000 	.word	0x20005000
 8000c5c:	00000400 	.word	0x00000400
 8000c60:	20001220 	.word	0x20001220
 8000c64:	20002f48 	.word	0x20002f48

08000c68 <MX_TIM2_Init>:
TIM_HandleTypeDef htim2;
TIM_HandleTypeDef htim3;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8000c68:	b580      	push	{r7, lr}
 8000c6a:	b08c      	sub	sp, #48	@ 0x30
 8000c6c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8000c6e:	f107 030c 	add.w	r3, r7, #12
 8000c72:	2224      	movs	r2, #36	@ 0x24
 8000c74:	2100      	movs	r1, #0
 8000c76:	4618      	mov	r0, r3
 8000c78:	f006 fbe6 	bl	8007448 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000c7c:	1d3b      	adds	r3, r7, #4
 8000c7e:	2200      	movs	r2, #0
 8000c80:	601a      	str	r2, [r3, #0]
 8000c82:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000c84:	4b21      	ldr	r3, [pc, #132]	@ (8000d0c <MX_TIM2_Init+0xa4>)
 8000c86:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000c8a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8000c8c:	4b1f      	ldr	r3, [pc, #124]	@ (8000d0c <MX_TIM2_Init+0xa4>)
 8000c8e:	2200      	movs	r2, #0
 8000c90:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000c92:	4b1e      	ldr	r3, [pc, #120]	@ (8000d0c <MX_TIM2_Init+0xa4>)
 8000c94:	2200      	movs	r2, #0
 8000c96:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 8000c98:	4b1c      	ldr	r3, [pc, #112]	@ (8000d0c <MX_TIM2_Init+0xa4>)
 8000c9a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000c9e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000ca0:	4b1a      	ldr	r3, [pc, #104]	@ (8000d0c <MX_TIM2_Init+0xa4>)
 8000ca2:	2200      	movs	r2, #0
 8000ca4:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000ca6:	4b19      	ldr	r3, [pc, #100]	@ (8000d0c <MX_TIM2_Init+0xa4>)
 8000ca8:	2200      	movs	r2, #0
 8000caa:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8000cac:	2303      	movs	r3, #3
 8000cae:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8000cb0:	2300      	movs	r3, #0
 8000cb2:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8000cb4:	2301      	movs	r3, #1
 8000cb6:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8000cb8:	2300      	movs	r3, #0
 8000cba:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8000cbc:	2300      	movs	r3, #0
 8000cbe:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8000cc0:	2300      	movs	r3, #0
 8000cc2:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8000cc4:	2301      	movs	r3, #1
 8000cc6:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8000cc8:	2300      	movs	r3, #0
 8000cca:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8000ccc:	2300      	movs	r3, #0
 8000cce:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 8000cd0:	f107 030c 	add.w	r3, r7, #12
 8000cd4:	4619      	mov	r1, r3
 8000cd6:	480d      	ldr	r0, [pc, #52]	@ (8000d0c <MX_TIM2_Init+0xa4>)
 8000cd8:	f001 fe02 	bl	80028e0 <HAL_TIM_Encoder_Init>
 8000cdc:	4603      	mov	r3, r0
 8000cde:	2b00      	cmp	r3, #0
 8000ce0:	d001      	beq.n	8000ce6 <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 8000ce2:	f7ff fd0d 	bl	8000700 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000ce6:	2300      	movs	r3, #0
 8000ce8:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000cea:	2300      	movs	r3, #0
 8000cec:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000cee:	1d3b      	adds	r3, r7, #4
 8000cf0:	4619      	mov	r1, r3
 8000cf2:	4806      	ldr	r0, [pc, #24]	@ (8000d0c <MX_TIM2_Init+0xa4>)
 8000cf4:	f002 fb14 	bl	8003320 <HAL_TIMEx_MasterConfigSynchronization>
 8000cf8:	4603      	mov	r3, r0
 8000cfa:	2b00      	cmp	r3, #0
 8000cfc:	d001      	beq.n	8000d02 <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 8000cfe:	f7ff fcff 	bl	8000700 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000d02:	bf00      	nop
 8000d04:	3730      	adds	r7, #48	@ 0x30
 8000d06:	46bd      	mov	sp, r7
 8000d08:	bd80      	pop	{r7, pc}
 8000d0a:	bf00      	nop
 8000d0c:	20001224 	.word	0x20001224

08000d10 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8000d10:	b580      	push	{r7, lr}
 8000d12:	b08a      	sub	sp, #40	@ 0x28
 8000d14:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000d16:	f107 0320 	add.w	r3, r7, #32
 8000d1a:	2200      	movs	r2, #0
 8000d1c:	601a      	str	r2, [r3, #0]
 8000d1e:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000d20:	1d3b      	adds	r3, r7, #4
 8000d22:	2200      	movs	r2, #0
 8000d24:	601a      	str	r2, [r3, #0]
 8000d26:	605a      	str	r2, [r3, #4]
 8000d28:	609a      	str	r2, [r3, #8]
 8000d2a:	60da      	str	r2, [r3, #12]
 8000d2c:	611a      	str	r2, [r3, #16]
 8000d2e:	615a      	str	r2, [r3, #20]
 8000d30:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000d32:	4b22      	ldr	r3, [pc, #136]	@ (8000dbc <MX_TIM3_Init+0xac>)
 8000d34:	4a22      	ldr	r2, [pc, #136]	@ (8000dc0 <MX_TIM3_Init+0xb0>)
 8000d36:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 72-1;
 8000d38:	4b20      	ldr	r3, [pc, #128]	@ (8000dbc <MX_TIM3_Init+0xac>)
 8000d3a:	2247      	movs	r2, #71	@ 0x47
 8000d3c:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000d3e:	4b1f      	ldr	r3, [pc, #124]	@ (8000dbc <MX_TIM3_Init+0xac>)
 8000d40:	2200      	movs	r2, #0
 8000d42:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 1000-1;
 8000d44:	4b1d      	ldr	r3, [pc, #116]	@ (8000dbc <MX_TIM3_Init+0xac>)
 8000d46:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000d4a:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000d4c:	4b1b      	ldr	r3, [pc, #108]	@ (8000dbc <MX_TIM3_Init+0xac>)
 8000d4e:	2200      	movs	r2, #0
 8000d50:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000d52:	4b1a      	ldr	r3, [pc, #104]	@ (8000dbc <MX_TIM3_Init+0xac>)
 8000d54:	2200      	movs	r2, #0
 8000d56:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8000d58:	4818      	ldr	r0, [pc, #96]	@ (8000dbc <MX_TIM3_Init+0xac>)
 8000d5a:	f001 fccf 	bl	80026fc <HAL_TIM_PWM_Init>
 8000d5e:	4603      	mov	r3, r0
 8000d60:	2b00      	cmp	r3, #0
 8000d62:	d001      	beq.n	8000d68 <MX_TIM3_Init+0x58>
  {
    Error_Handler();
 8000d64:	f7ff fccc 	bl	8000700 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000d68:	2300      	movs	r3, #0
 8000d6a:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000d6c:	2300      	movs	r3, #0
 8000d6e:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000d70:	f107 0320 	add.w	r3, r7, #32
 8000d74:	4619      	mov	r1, r3
 8000d76:	4811      	ldr	r0, [pc, #68]	@ (8000dbc <MX_TIM3_Init+0xac>)
 8000d78:	f002 fad2 	bl	8003320 <HAL_TIMEx_MasterConfigSynchronization>
 8000d7c:	4603      	mov	r3, r0
 8000d7e:	2b00      	cmp	r3, #0
 8000d80:	d001      	beq.n	8000d86 <MX_TIM3_Init+0x76>
  {
    Error_Handler();
 8000d82:	f7ff fcbd 	bl	8000700 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000d86:	2360      	movs	r3, #96	@ 0x60
 8000d88:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8000d8a:	2300      	movs	r3, #0
 8000d8c:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000d8e:	2300      	movs	r3, #0
 8000d90:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000d92:	2300      	movs	r3, #0
 8000d94:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000d96:	1d3b      	adds	r3, r7, #4
 8000d98:	2200      	movs	r2, #0
 8000d9a:	4619      	mov	r1, r3
 8000d9c:	4807      	ldr	r0, [pc, #28]	@ (8000dbc <MX_TIM3_Init+0xac>)
 8000d9e:	f001 ffbf 	bl	8002d20 <HAL_TIM_PWM_ConfigChannel>
 8000da2:	4603      	mov	r3, r0
 8000da4:	2b00      	cmp	r3, #0
 8000da6:	d001      	beq.n	8000dac <MX_TIM3_Init+0x9c>
  {
    Error_Handler();
 8000da8:	f7ff fcaa 	bl	8000700 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8000dac:	4803      	ldr	r0, [pc, #12]	@ (8000dbc <MX_TIM3_Init+0xac>)
 8000dae:	f000 f863 	bl	8000e78 <HAL_TIM_MspPostInit>

}
 8000db2:	bf00      	nop
 8000db4:	3728      	adds	r7, #40	@ 0x28
 8000db6:	46bd      	mov	sp, r7
 8000db8:	bd80      	pop	{r7, pc}
 8000dba:	bf00      	nop
 8000dbc:	2000126c 	.word	0x2000126c
 8000dc0:	40000400 	.word	0x40000400

08000dc4 <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 8000dc4:	b580      	push	{r7, lr}
 8000dc6:	b088      	sub	sp, #32
 8000dc8:	af00      	add	r7, sp, #0
 8000dca:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000dcc:	f107 0310 	add.w	r3, r7, #16
 8000dd0:	2200      	movs	r2, #0
 8000dd2:	601a      	str	r2, [r3, #0]
 8000dd4:	605a      	str	r2, [r3, #4]
 8000dd6:	609a      	str	r2, [r3, #8]
 8000dd8:	60da      	str	r2, [r3, #12]
  if(tim_encoderHandle->Instance==TIM2)
 8000dda:	687b      	ldr	r3, [r7, #4]
 8000ddc:	681b      	ldr	r3, [r3, #0]
 8000dde:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000de2:	d123      	bne.n	8000e2c <HAL_TIM_Encoder_MspInit+0x68>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000de4:	4b13      	ldr	r3, [pc, #76]	@ (8000e34 <HAL_TIM_Encoder_MspInit+0x70>)
 8000de6:	69db      	ldr	r3, [r3, #28]
 8000de8:	4a12      	ldr	r2, [pc, #72]	@ (8000e34 <HAL_TIM_Encoder_MspInit+0x70>)
 8000dea:	f043 0301 	orr.w	r3, r3, #1
 8000dee:	61d3      	str	r3, [r2, #28]
 8000df0:	4b10      	ldr	r3, [pc, #64]	@ (8000e34 <HAL_TIM_Encoder_MspInit+0x70>)
 8000df2:	69db      	ldr	r3, [r3, #28]
 8000df4:	f003 0301 	and.w	r3, r3, #1
 8000df8:	60fb      	str	r3, [r7, #12]
 8000dfa:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000dfc:	4b0d      	ldr	r3, [pc, #52]	@ (8000e34 <HAL_TIM_Encoder_MspInit+0x70>)
 8000dfe:	699b      	ldr	r3, [r3, #24]
 8000e00:	4a0c      	ldr	r2, [pc, #48]	@ (8000e34 <HAL_TIM_Encoder_MspInit+0x70>)
 8000e02:	f043 0304 	orr.w	r3, r3, #4
 8000e06:	6193      	str	r3, [r2, #24]
 8000e08:	4b0a      	ldr	r3, [pc, #40]	@ (8000e34 <HAL_TIM_Encoder_MspInit+0x70>)
 8000e0a:	699b      	ldr	r3, [r3, #24]
 8000e0c:	f003 0304 	and.w	r3, r3, #4
 8000e10:	60bb      	str	r3, [r7, #8]
 8000e12:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA0-WKUP     ------> TIM2_CH1
    PA1     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8000e14:	2303      	movs	r3, #3
 8000e16:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000e18:	2300      	movs	r3, #0
 8000e1a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e1c:	2300      	movs	r3, #0
 8000e1e:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e20:	f107 0310 	add.w	r3, r7, #16
 8000e24:	4619      	mov	r1, r3
 8000e26:	4804      	ldr	r0, [pc, #16]	@ (8000e38 <HAL_TIM_Encoder_MspInit+0x74>)
 8000e28:	f000 fda2 	bl	8001970 <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 8000e2c:	bf00      	nop
 8000e2e:	3720      	adds	r7, #32
 8000e30:	46bd      	mov	sp, r7
 8000e32:	bd80      	pop	{r7, pc}
 8000e34:	40021000 	.word	0x40021000
 8000e38:	40010800 	.word	0x40010800

08000e3c <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8000e3c:	b480      	push	{r7}
 8000e3e:	b085      	sub	sp, #20
 8000e40:	af00      	add	r7, sp, #0
 8000e42:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM3)
 8000e44:	687b      	ldr	r3, [r7, #4]
 8000e46:	681b      	ldr	r3, [r3, #0]
 8000e48:	4a09      	ldr	r2, [pc, #36]	@ (8000e70 <HAL_TIM_PWM_MspInit+0x34>)
 8000e4a:	4293      	cmp	r3, r2
 8000e4c:	d10b      	bne.n	8000e66 <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8000e4e:	4b09      	ldr	r3, [pc, #36]	@ (8000e74 <HAL_TIM_PWM_MspInit+0x38>)
 8000e50:	69db      	ldr	r3, [r3, #28]
 8000e52:	4a08      	ldr	r2, [pc, #32]	@ (8000e74 <HAL_TIM_PWM_MspInit+0x38>)
 8000e54:	f043 0302 	orr.w	r3, r3, #2
 8000e58:	61d3      	str	r3, [r2, #28]
 8000e5a:	4b06      	ldr	r3, [pc, #24]	@ (8000e74 <HAL_TIM_PWM_MspInit+0x38>)
 8000e5c:	69db      	ldr	r3, [r3, #28]
 8000e5e:	f003 0302 	and.w	r3, r3, #2
 8000e62:	60fb      	str	r3, [r7, #12]
 8000e64:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8000e66:	bf00      	nop
 8000e68:	3714      	adds	r7, #20
 8000e6a:	46bd      	mov	sp, r7
 8000e6c:	bc80      	pop	{r7}
 8000e6e:	4770      	bx	lr
 8000e70:	40000400 	.word	0x40000400
 8000e74:	40021000 	.word	0x40021000

08000e78 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8000e78:	b580      	push	{r7, lr}
 8000e7a:	b088      	sub	sp, #32
 8000e7c:	af00      	add	r7, sp, #0
 8000e7e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e80:	f107 0310 	add.w	r3, r7, #16
 8000e84:	2200      	movs	r2, #0
 8000e86:	601a      	str	r2, [r3, #0]
 8000e88:	605a      	str	r2, [r3, #4]
 8000e8a:	609a      	str	r2, [r3, #8]
 8000e8c:	60da      	str	r2, [r3, #12]
  if(timHandle->Instance==TIM3)
 8000e8e:	687b      	ldr	r3, [r7, #4]
 8000e90:	681b      	ldr	r3, [r3, #0]
 8000e92:	4a0f      	ldr	r2, [pc, #60]	@ (8000ed0 <HAL_TIM_MspPostInit+0x58>)
 8000e94:	4293      	cmp	r3, r2
 8000e96:	d117      	bne.n	8000ec8 <HAL_TIM_MspPostInit+0x50>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e98:	4b0e      	ldr	r3, [pc, #56]	@ (8000ed4 <HAL_TIM_MspPostInit+0x5c>)
 8000e9a:	699b      	ldr	r3, [r3, #24]
 8000e9c:	4a0d      	ldr	r2, [pc, #52]	@ (8000ed4 <HAL_TIM_MspPostInit+0x5c>)
 8000e9e:	f043 0304 	orr.w	r3, r3, #4
 8000ea2:	6193      	str	r3, [r2, #24]
 8000ea4:	4b0b      	ldr	r3, [pc, #44]	@ (8000ed4 <HAL_TIM_MspPostInit+0x5c>)
 8000ea6:	699b      	ldr	r3, [r3, #24]
 8000ea8:	f003 0304 	and.w	r3, r3, #4
 8000eac:	60fb      	str	r3, [r7, #12]
 8000eae:	68fb      	ldr	r3, [r7, #12]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8000eb0:	2340      	movs	r3, #64	@ 0x40
 8000eb2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000eb4:	2302      	movs	r3, #2
 8000eb6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000eb8:	2302      	movs	r3, #2
 8000eba:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ebc:	f107 0310 	add.w	r3, r7, #16
 8000ec0:	4619      	mov	r1, r3
 8000ec2:	4805      	ldr	r0, [pc, #20]	@ (8000ed8 <HAL_TIM_MspPostInit+0x60>)
 8000ec4:	f000 fd54 	bl	8001970 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8000ec8:	bf00      	nop
 8000eca:	3720      	adds	r7, #32
 8000ecc:	46bd      	mov	sp, r7
 8000ece:	bd80      	pop	{r7, pc}
 8000ed0:	40000400 	.word	0x40000400
 8000ed4:	40021000 	.word	0x40021000
 8000ed8:	40010800 	.word	0x40010800

08000edc <MX_USART1_UART_Init>:
DMA_HandleTypeDef hdma_usart2_rx;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8000edc:	b580      	push	{r7, lr}
 8000ede:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000ee0:	4b11      	ldr	r3, [pc, #68]	@ (8000f28 <MX_USART1_UART_Init+0x4c>)
 8000ee2:	4a12      	ldr	r2, [pc, #72]	@ (8000f2c <MX_USART1_UART_Init+0x50>)
 8000ee4:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000ee6:	4b10      	ldr	r3, [pc, #64]	@ (8000f28 <MX_USART1_UART_Init+0x4c>)
 8000ee8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000eec:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000eee:	4b0e      	ldr	r3, [pc, #56]	@ (8000f28 <MX_USART1_UART_Init+0x4c>)
 8000ef0:	2200      	movs	r2, #0
 8000ef2:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000ef4:	4b0c      	ldr	r3, [pc, #48]	@ (8000f28 <MX_USART1_UART_Init+0x4c>)
 8000ef6:	2200      	movs	r2, #0
 8000ef8:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000efa:	4b0b      	ldr	r3, [pc, #44]	@ (8000f28 <MX_USART1_UART_Init+0x4c>)
 8000efc:	2200      	movs	r2, #0
 8000efe:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000f00:	4b09      	ldr	r3, [pc, #36]	@ (8000f28 <MX_USART1_UART_Init+0x4c>)
 8000f02:	220c      	movs	r2, #12
 8000f04:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000f06:	4b08      	ldr	r3, [pc, #32]	@ (8000f28 <MX_USART1_UART_Init+0x4c>)
 8000f08:	2200      	movs	r2, #0
 8000f0a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000f0c:	4b06      	ldr	r3, [pc, #24]	@ (8000f28 <MX_USART1_UART_Init+0x4c>)
 8000f0e:	2200      	movs	r2, #0
 8000f10:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000f12:	4805      	ldr	r0, [pc, #20]	@ (8000f28 <MX_USART1_UART_Init+0x4c>)
 8000f14:	f002 fa74 	bl	8003400 <HAL_UART_Init>
 8000f18:	4603      	mov	r3, r0
 8000f1a:	2b00      	cmp	r3, #0
 8000f1c:	d001      	beq.n	8000f22 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8000f1e:	f7ff fbef 	bl	8000700 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000f22:	bf00      	nop
 8000f24:	bd80      	pop	{r7, pc}
 8000f26:	bf00      	nop
 8000f28:	200012b4 	.word	0x200012b4
 8000f2c:	40013800 	.word	0x40013800

08000f30 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8000f30:	b580      	push	{r7, lr}
 8000f32:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000f34:	4b11      	ldr	r3, [pc, #68]	@ (8000f7c <MX_USART2_UART_Init+0x4c>)
 8000f36:	4a12      	ldr	r2, [pc, #72]	@ (8000f80 <MX_USART2_UART_Init+0x50>)
 8000f38:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000f3a:	4b10      	ldr	r3, [pc, #64]	@ (8000f7c <MX_USART2_UART_Init+0x4c>)
 8000f3c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000f40:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000f42:	4b0e      	ldr	r3, [pc, #56]	@ (8000f7c <MX_USART2_UART_Init+0x4c>)
 8000f44:	2200      	movs	r2, #0
 8000f46:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000f48:	4b0c      	ldr	r3, [pc, #48]	@ (8000f7c <MX_USART2_UART_Init+0x4c>)
 8000f4a:	2200      	movs	r2, #0
 8000f4c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000f4e:	4b0b      	ldr	r3, [pc, #44]	@ (8000f7c <MX_USART2_UART_Init+0x4c>)
 8000f50:	2200      	movs	r2, #0
 8000f52:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000f54:	4b09      	ldr	r3, [pc, #36]	@ (8000f7c <MX_USART2_UART_Init+0x4c>)
 8000f56:	220c      	movs	r2, #12
 8000f58:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000f5a:	4b08      	ldr	r3, [pc, #32]	@ (8000f7c <MX_USART2_UART_Init+0x4c>)
 8000f5c:	2200      	movs	r2, #0
 8000f5e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000f60:	4b06      	ldr	r3, [pc, #24]	@ (8000f7c <MX_USART2_UART_Init+0x4c>)
 8000f62:	2200      	movs	r2, #0
 8000f64:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000f66:	4805      	ldr	r0, [pc, #20]	@ (8000f7c <MX_USART2_UART_Init+0x4c>)
 8000f68:	f002 fa4a 	bl	8003400 <HAL_UART_Init>
 8000f6c:	4603      	mov	r3, r0
 8000f6e:	2b00      	cmp	r3, #0
 8000f70:	d001      	beq.n	8000f76 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000f72:	f7ff fbc5 	bl	8000700 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000f76:	bf00      	nop
 8000f78:	bd80      	pop	{r7, pc}
 8000f7a:	bf00      	nop
 8000f7c:	200012fc 	.word	0x200012fc
 8000f80:	40004400 	.word	0x40004400

08000f84 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8000f84:	b580      	push	{r7, lr}
 8000f86:	b08a      	sub	sp, #40	@ 0x28
 8000f88:	af00      	add	r7, sp, #0
 8000f8a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f8c:	f107 0318 	add.w	r3, r7, #24
 8000f90:	2200      	movs	r2, #0
 8000f92:	601a      	str	r2, [r3, #0]
 8000f94:	605a      	str	r2, [r3, #4]
 8000f96:	609a      	str	r2, [r3, #8]
 8000f98:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART1)
 8000f9a:	687b      	ldr	r3, [r7, #4]
 8000f9c:	681b      	ldr	r3, [r3, #0]
 8000f9e:	4a7a      	ldr	r2, [pc, #488]	@ (8001188 <HAL_UART_MspInit+0x204>)
 8000fa0:	4293      	cmp	r3, r2
 8000fa2:	d161      	bne.n	8001068 <HAL_UART_MspInit+0xe4>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000fa4:	4b79      	ldr	r3, [pc, #484]	@ (800118c <HAL_UART_MspInit+0x208>)
 8000fa6:	699b      	ldr	r3, [r3, #24]
 8000fa8:	4a78      	ldr	r2, [pc, #480]	@ (800118c <HAL_UART_MspInit+0x208>)
 8000faa:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000fae:	6193      	str	r3, [r2, #24]
 8000fb0:	4b76      	ldr	r3, [pc, #472]	@ (800118c <HAL_UART_MspInit+0x208>)
 8000fb2:	699b      	ldr	r3, [r3, #24]
 8000fb4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000fb8:	617b      	str	r3, [r7, #20]
 8000fba:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000fbc:	4b73      	ldr	r3, [pc, #460]	@ (800118c <HAL_UART_MspInit+0x208>)
 8000fbe:	699b      	ldr	r3, [r3, #24]
 8000fc0:	4a72      	ldr	r2, [pc, #456]	@ (800118c <HAL_UART_MspInit+0x208>)
 8000fc2:	f043 0304 	orr.w	r3, r3, #4
 8000fc6:	6193      	str	r3, [r2, #24]
 8000fc8:	4b70      	ldr	r3, [pc, #448]	@ (800118c <HAL_UART_MspInit+0x208>)
 8000fca:	699b      	ldr	r3, [r3, #24]
 8000fcc:	f003 0304 	and.w	r3, r3, #4
 8000fd0:	613b      	str	r3, [r7, #16]
 8000fd2:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000fd4:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000fd8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000fda:	2302      	movs	r3, #2
 8000fdc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000fde:	2303      	movs	r3, #3
 8000fe0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000fe2:	f107 0318 	add.w	r3, r7, #24
 8000fe6:	4619      	mov	r1, r3
 8000fe8:	4869      	ldr	r0, [pc, #420]	@ (8001190 <HAL_UART_MspInit+0x20c>)
 8000fea:	f000 fcc1 	bl	8001970 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8000fee:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000ff2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000ff4:	2300      	movs	r3, #0
 8000ff6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ff8:	2300      	movs	r3, #0
 8000ffa:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ffc:	f107 0318 	add.w	r3, r7, #24
 8001000:	4619      	mov	r1, r3
 8001002:	4863      	ldr	r0, [pc, #396]	@ (8001190 <HAL_UART_MspInit+0x20c>)
 8001004:	f000 fcb4 	bl	8001970 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA1_Channel4;
 8001008:	4b62      	ldr	r3, [pc, #392]	@ (8001194 <HAL_UART_MspInit+0x210>)
 800100a:	4a63      	ldr	r2, [pc, #396]	@ (8001198 <HAL_UART_MspInit+0x214>)
 800100c:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800100e:	4b61      	ldr	r3, [pc, #388]	@ (8001194 <HAL_UART_MspInit+0x210>)
 8001010:	2210      	movs	r2, #16
 8001012:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001014:	4b5f      	ldr	r3, [pc, #380]	@ (8001194 <HAL_UART_MspInit+0x210>)
 8001016:	2200      	movs	r2, #0
 8001018:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 800101a:	4b5e      	ldr	r3, [pc, #376]	@ (8001194 <HAL_UART_MspInit+0x210>)
 800101c:	2280      	movs	r2, #128	@ 0x80
 800101e:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001020:	4b5c      	ldr	r3, [pc, #368]	@ (8001194 <HAL_UART_MspInit+0x210>)
 8001022:	2200      	movs	r2, #0
 8001024:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001026:	4b5b      	ldr	r3, [pc, #364]	@ (8001194 <HAL_UART_MspInit+0x210>)
 8001028:	2200      	movs	r2, #0
 800102a:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 800102c:	4b59      	ldr	r3, [pc, #356]	@ (8001194 <HAL_UART_MspInit+0x210>)
 800102e:	2200      	movs	r2, #0
 8001030:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_MEDIUM;
 8001032:	4b58      	ldr	r3, [pc, #352]	@ (8001194 <HAL_UART_MspInit+0x210>)
 8001034:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001038:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 800103a:	4856      	ldr	r0, [pc, #344]	@ (8001194 <HAL_UART_MspInit+0x210>)
 800103c:	f000 f9f6 	bl	800142c <HAL_DMA_Init>
 8001040:	4603      	mov	r3, r0
 8001042:	2b00      	cmp	r3, #0
 8001044:	d001      	beq.n	800104a <HAL_UART_MspInit+0xc6>
    {
      Error_Handler();
 8001046:	f7ff fb5b 	bl	8000700 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart1_tx);
 800104a:	687b      	ldr	r3, [r7, #4]
 800104c:	4a51      	ldr	r2, [pc, #324]	@ (8001194 <HAL_UART_MspInit+0x210>)
 800104e:	639a      	str	r2, [r3, #56]	@ 0x38
 8001050:	4a50      	ldr	r2, [pc, #320]	@ (8001194 <HAL_UART_MspInit+0x210>)
 8001052:	687b      	ldr	r3, [r7, #4]
 8001054:	6253      	str	r3, [r2, #36]	@ 0x24

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
 8001056:	2200      	movs	r2, #0
 8001058:	2105      	movs	r1, #5
 800105a:	2025      	movs	r0, #37	@ 0x25
 800105c:	f000 f9bb 	bl	80013d6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8001060:	2025      	movs	r0, #37	@ 0x25
 8001062:	f000 f9d4 	bl	800140e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8001066:	e08b      	b.n	8001180 <HAL_UART_MspInit+0x1fc>
  else if(uartHandle->Instance==USART2)
 8001068:	687b      	ldr	r3, [r7, #4]
 800106a:	681b      	ldr	r3, [r3, #0]
 800106c:	4a4b      	ldr	r2, [pc, #300]	@ (800119c <HAL_UART_MspInit+0x218>)
 800106e:	4293      	cmp	r3, r2
 8001070:	f040 8086 	bne.w	8001180 <HAL_UART_MspInit+0x1fc>
    __HAL_RCC_USART2_CLK_ENABLE();
 8001074:	4b45      	ldr	r3, [pc, #276]	@ (800118c <HAL_UART_MspInit+0x208>)
 8001076:	69db      	ldr	r3, [r3, #28]
 8001078:	4a44      	ldr	r2, [pc, #272]	@ (800118c <HAL_UART_MspInit+0x208>)
 800107a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800107e:	61d3      	str	r3, [r2, #28]
 8001080:	4b42      	ldr	r3, [pc, #264]	@ (800118c <HAL_UART_MspInit+0x208>)
 8001082:	69db      	ldr	r3, [r3, #28]
 8001084:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001088:	60fb      	str	r3, [r7, #12]
 800108a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800108c:	4b3f      	ldr	r3, [pc, #252]	@ (800118c <HAL_UART_MspInit+0x208>)
 800108e:	699b      	ldr	r3, [r3, #24]
 8001090:	4a3e      	ldr	r2, [pc, #248]	@ (800118c <HAL_UART_MspInit+0x208>)
 8001092:	f043 0304 	orr.w	r3, r3, #4
 8001096:	6193      	str	r3, [r2, #24]
 8001098:	4b3c      	ldr	r3, [pc, #240]	@ (800118c <HAL_UART_MspInit+0x208>)
 800109a:	699b      	ldr	r3, [r3, #24]
 800109c:	f003 0304 	and.w	r3, r3, #4
 80010a0:	60bb      	str	r3, [r7, #8]
 80010a2:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80010a4:	2304      	movs	r3, #4
 80010a6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010a8:	2302      	movs	r3, #2
 80010aa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80010ac:	2303      	movs	r3, #3
 80010ae:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80010b0:	f107 0318 	add.w	r3, r7, #24
 80010b4:	4619      	mov	r1, r3
 80010b6:	4836      	ldr	r0, [pc, #216]	@ (8001190 <HAL_UART_MspInit+0x20c>)
 80010b8:	f000 fc5a 	bl	8001970 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80010bc:	2308      	movs	r3, #8
 80010be:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80010c0:	2300      	movs	r3, #0
 80010c2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010c4:	2300      	movs	r3, #0
 80010c6:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80010c8:	f107 0318 	add.w	r3, r7, #24
 80010cc:	4619      	mov	r1, r3
 80010ce:	4830      	ldr	r0, [pc, #192]	@ (8001190 <HAL_UART_MspInit+0x20c>)
 80010d0:	f000 fc4e 	bl	8001970 <HAL_GPIO_Init>
    hdma_usart2_tx.Instance = DMA1_Channel7;
 80010d4:	4b32      	ldr	r3, [pc, #200]	@ (80011a0 <HAL_UART_MspInit+0x21c>)
 80010d6:	4a33      	ldr	r2, [pc, #204]	@ (80011a4 <HAL_UART_MspInit+0x220>)
 80010d8:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80010da:	4b31      	ldr	r3, [pc, #196]	@ (80011a0 <HAL_UART_MspInit+0x21c>)
 80010dc:	2210      	movs	r2, #16
 80010de:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80010e0:	4b2f      	ldr	r3, [pc, #188]	@ (80011a0 <HAL_UART_MspInit+0x21c>)
 80010e2:	2200      	movs	r2, #0
 80010e4:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 80010e6:	4b2e      	ldr	r3, [pc, #184]	@ (80011a0 <HAL_UART_MspInit+0x21c>)
 80010e8:	2280      	movs	r2, #128	@ 0x80
 80010ea:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80010ec:	4b2c      	ldr	r3, [pc, #176]	@ (80011a0 <HAL_UART_MspInit+0x21c>)
 80010ee:	2200      	movs	r2, #0
 80010f0:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80010f2:	4b2b      	ldr	r3, [pc, #172]	@ (80011a0 <HAL_UART_MspInit+0x21c>)
 80010f4:	2200      	movs	r2, #0
 80010f6:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 80010f8:	4b29      	ldr	r3, [pc, #164]	@ (80011a0 <HAL_UART_MspInit+0x21c>)
 80010fa:	2200      	movs	r2, #0
 80010fc:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_HIGH;
 80010fe:	4b28      	ldr	r3, [pc, #160]	@ (80011a0 <HAL_UART_MspInit+0x21c>)
 8001100:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001104:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8001106:	4826      	ldr	r0, [pc, #152]	@ (80011a0 <HAL_UART_MspInit+0x21c>)
 8001108:	f000 f990 	bl	800142c <HAL_DMA_Init>
 800110c:	4603      	mov	r3, r0
 800110e:	2b00      	cmp	r3, #0
 8001110:	d001      	beq.n	8001116 <HAL_UART_MspInit+0x192>
      Error_Handler();
 8001112:	f7ff faf5 	bl	8000700 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart2_tx);
 8001116:	687b      	ldr	r3, [r7, #4]
 8001118:	4a21      	ldr	r2, [pc, #132]	@ (80011a0 <HAL_UART_MspInit+0x21c>)
 800111a:	639a      	str	r2, [r3, #56]	@ 0x38
 800111c:	4a20      	ldr	r2, [pc, #128]	@ (80011a0 <HAL_UART_MspInit+0x21c>)
 800111e:	687b      	ldr	r3, [r7, #4]
 8001120:	6253      	str	r3, [r2, #36]	@ 0x24
    hdma_usart2_rx.Instance = DMA1_Channel6;
 8001122:	4b21      	ldr	r3, [pc, #132]	@ (80011a8 <HAL_UART_MspInit+0x224>)
 8001124:	4a21      	ldr	r2, [pc, #132]	@ (80011ac <HAL_UART_MspInit+0x228>)
 8001126:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001128:	4b1f      	ldr	r3, [pc, #124]	@ (80011a8 <HAL_UART_MspInit+0x224>)
 800112a:	2200      	movs	r2, #0
 800112c:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800112e:	4b1e      	ldr	r3, [pc, #120]	@ (80011a8 <HAL_UART_MspInit+0x224>)
 8001130:	2200      	movs	r2, #0
 8001132:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001134:	4b1c      	ldr	r3, [pc, #112]	@ (80011a8 <HAL_UART_MspInit+0x224>)
 8001136:	2280      	movs	r2, #128	@ 0x80
 8001138:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800113a:	4b1b      	ldr	r3, [pc, #108]	@ (80011a8 <HAL_UART_MspInit+0x224>)
 800113c:	2200      	movs	r2, #0
 800113e:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001140:	4b19      	ldr	r3, [pc, #100]	@ (80011a8 <HAL_UART_MspInit+0x224>)
 8001142:	2200      	movs	r2, #0
 8001144:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 8001146:	4b18      	ldr	r3, [pc, #96]	@ (80011a8 <HAL_UART_MspInit+0x224>)
 8001148:	2200      	movs	r2, #0
 800114a:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_HIGH;
 800114c:	4b16      	ldr	r3, [pc, #88]	@ (80011a8 <HAL_UART_MspInit+0x224>)
 800114e:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001152:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8001154:	4814      	ldr	r0, [pc, #80]	@ (80011a8 <HAL_UART_MspInit+0x224>)
 8001156:	f000 f969 	bl	800142c <HAL_DMA_Init>
 800115a:	4603      	mov	r3, r0
 800115c:	2b00      	cmp	r3, #0
 800115e:	d001      	beq.n	8001164 <HAL_UART_MspInit+0x1e0>
      Error_Handler();
 8001160:	f7ff face 	bl	8000700 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart2_rx);
 8001164:	687b      	ldr	r3, [r7, #4]
 8001166:	4a10      	ldr	r2, [pc, #64]	@ (80011a8 <HAL_UART_MspInit+0x224>)
 8001168:	63da      	str	r2, [r3, #60]	@ 0x3c
 800116a:	4a0f      	ldr	r2, [pc, #60]	@ (80011a8 <HAL_UART_MspInit+0x224>)
 800116c:	687b      	ldr	r3, [r7, #4]
 800116e:	6253      	str	r3, [r2, #36]	@ 0x24
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 8001170:	2200      	movs	r2, #0
 8001172:	2105      	movs	r1, #5
 8001174:	2026      	movs	r0, #38	@ 0x26
 8001176:	f000 f92e 	bl	80013d6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800117a:	2026      	movs	r0, #38	@ 0x26
 800117c:	f000 f947 	bl	800140e <HAL_NVIC_EnableIRQ>
}
 8001180:	bf00      	nop
 8001182:	3728      	adds	r7, #40	@ 0x28
 8001184:	46bd      	mov	sp, r7
 8001186:	bd80      	pop	{r7, pc}
 8001188:	40013800 	.word	0x40013800
 800118c:	40021000 	.word	0x40021000
 8001190:	40010800 	.word	0x40010800
 8001194:	20001344 	.word	0x20001344
 8001198:	40020044 	.word	0x40020044
 800119c:	40004400 	.word	0x40004400
 80011a0:	20001388 	.word	0x20001388
 80011a4:	40020080 	.word	0x40020080
 80011a8:	200013cc 	.word	0x200013cc
 80011ac:	4002006c 	.word	0x4002006c

080011b0 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 80011b0:	f000 f823 	bl	80011fa <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80011b4:	480b      	ldr	r0, [pc, #44]	@ (80011e4 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80011b6:	490c      	ldr	r1, [pc, #48]	@ (80011e8 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80011b8:	4a0c      	ldr	r2, [pc, #48]	@ (80011ec <LoopFillZerobss+0x16>)
  movs r3, #0
 80011ba:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80011bc:	e002      	b.n	80011c4 <LoopCopyDataInit>

080011be <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80011be:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80011c0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80011c2:	3304      	adds	r3, #4

080011c4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80011c4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80011c6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80011c8:	d3f9      	bcc.n	80011be <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80011ca:	4a09      	ldr	r2, [pc, #36]	@ (80011f0 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80011cc:	4c09      	ldr	r4, [pc, #36]	@ (80011f4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80011ce:	2300      	movs	r3, #0
  b LoopFillZerobss
 80011d0:	e001      	b.n	80011d6 <LoopFillZerobss>

080011d2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80011d2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80011d4:	3204      	adds	r2, #4

080011d6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80011d6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80011d8:	d3fb      	bcc.n	80011d2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80011da:	f006 f9a1 	bl	8007520 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80011de:	f7ff f967 	bl	80004b0 <main>
  bx lr
 80011e2:	4770      	bx	lr
  ldr r0, =_sdata
 80011e4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80011e8:	20000060 	.word	0x20000060
  ldr r2, =_sidata
 80011ec:	08007ff4 	.word	0x08007ff4
  ldr r2, =_sbss
 80011f0:	20000060 	.word	0x20000060
  ldr r4, =_ebss
 80011f4:	20002f44 	.word	0x20002f44

080011f8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80011f8:	e7fe      	b.n	80011f8 <ADC1_2_IRQHandler>

080011fa <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80011fa:	b480      	push	{r7}
 80011fc:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80011fe:	bf00      	nop
 8001200:	46bd      	mov	sp, r7
 8001202:	bc80      	pop	{r7}
 8001204:	4770      	bx	lr
	...

08001208 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001208:	b580      	push	{r7, lr}
 800120a:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800120c:	4b08      	ldr	r3, [pc, #32]	@ (8001230 <HAL_Init+0x28>)
 800120e:	681b      	ldr	r3, [r3, #0]
 8001210:	4a07      	ldr	r2, [pc, #28]	@ (8001230 <HAL_Init+0x28>)
 8001212:	f043 0310 	orr.w	r3, r3, #16
 8001216:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001218:	2003      	movs	r0, #3
 800121a:	f000 f8d1 	bl	80013c0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800121e:	200f      	movs	r0, #15
 8001220:	f7ff fc16 	bl	8000a50 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001224:	f7ff fbdc 	bl	80009e0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001228:	2300      	movs	r3, #0
}
 800122a:	4618      	mov	r0, r3
 800122c:	bd80      	pop	{r7, pc}
 800122e:	bf00      	nop
 8001230:	40022000 	.word	0x40022000

08001234 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001234:	b480      	push	{r7}
 8001236:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001238:	4b05      	ldr	r3, [pc, #20]	@ (8001250 <HAL_IncTick+0x1c>)
 800123a:	781b      	ldrb	r3, [r3, #0]
 800123c:	461a      	mov	r2, r3
 800123e:	4b05      	ldr	r3, [pc, #20]	@ (8001254 <HAL_IncTick+0x20>)
 8001240:	681b      	ldr	r3, [r3, #0]
 8001242:	4413      	add	r3, r2
 8001244:	4a03      	ldr	r2, [pc, #12]	@ (8001254 <HAL_IncTick+0x20>)
 8001246:	6013      	str	r3, [r2, #0]
}
 8001248:	bf00      	nop
 800124a:	46bd      	mov	sp, r7
 800124c:	bc80      	pop	{r7}
 800124e:	4770      	bx	lr
 8001250:	20000008 	.word	0x20000008
 8001254:	20001410 	.word	0x20001410

08001258 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001258:	b480      	push	{r7}
 800125a:	af00      	add	r7, sp, #0
  return uwTick;
 800125c:	4b02      	ldr	r3, [pc, #8]	@ (8001268 <HAL_GetTick+0x10>)
 800125e:	681b      	ldr	r3, [r3, #0]
}
 8001260:	4618      	mov	r0, r3
 8001262:	46bd      	mov	sp, r7
 8001264:	bc80      	pop	{r7}
 8001266:	4770      	bx	lr
 8001268:	20001410 	.word	0x20001410

0800126c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800126c:	b480      	push	{r7}
 800126e:	b085      	sub	sp, #20
 8001270:	af00      	add	r7, sp, #0
 8001272:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001274:	687b      	ldr	r3, [r7, #4]
 8001276:	f003 0307 	and.w	r3, r3, #7
 800127a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800127c:	4b0c      	ldr	r3, [pc, #48]	@ (80012b0 <__NVIC_SetPriorityGrouping+0x44>)
 800127e:	68db      	ldr	r3, [r3, #12]
 8001280:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001282:	68ba      	ldr	r2, [r7, #8]
 8001284:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001288:	4013      	ands	r3, r2
 800128a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 800128c:	68fb      	ldr	r3, [r7, #12]
 800128e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001290:	68bb      	ldr	r3, [r7, #8]
 8001292:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001294:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001298:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800129c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800129e:	4a04      	ldr	r2, [pc, #16]	@ (80012b0 <__NVIC_SetPriorityGrouping+0x44>)
 80012a0:	68bb      	ldr	r3, [r7, #8]
 80012a2:	60d3      	str	r3, [r2, #12]
}
 80012a4:	bf00      	nop
 80012a6:	3714      	adds	r7, #20
 80012a8:	46bd      	mov	sp, r7
 80012aa:	bc80      	pop	{r7}
 80012ac:	4770      	bx	lr
 80012ae:	bf00      	nop
 80012b0:	e000ed00 	.word	0xe000ed00

080012b4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80012b4:	b480      	push	{r7}
 80012b6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80012b8:	4b04      	ldr	r3, [pc, #16]	@ (80012cc <__NVIC_GetPriorityGrouping+0x18>)
 80012ba:	68db      	ldr	r3, [r3, #12]
 80012bc:	0a1b      	lsrs	r3, r3, #8
 80012be:	f003 0307 	and.w	r3, r3, #7
}
 80012c2:	4618      	mov	r0, r3
 80012c4:	46bd      	mov	sp, r7
 80012c6:	bc80      	pop	{r7}
 80012c8:	4770      	bx	lr
 80012ca:	bf00      	nop
 80012cc:	e000ed00 	.word	0xe000ed00

080012d0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80012d0:	b480      	push	{r7}
 80012d2:	b083      	sub	sp, #12
 80012d4:	af00      	add	r7, sp, #0
 80012d6:	4603      	mov	r3, r0
 80012d8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80012da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80012de:	2b00      	cmp	r3, #0
 80012e0:	db0b      	blt.n	80012fa <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80012e2:	79fb      	ldrb	r3, [r7, #7]
 80012e4:	f003 021f 	and.w	r2, r3, #31
 80012e8:	4906      	ldr	r1, [pc, #24]	@ (8001304 <__NVIC_EnableIRQ+0x34>)
 80012ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80012ee:	095b      	lsrs	r3, r3, #5
 80012f0:	2001      	movs	r0, #1
 80012f2:	fa00 f202 	lsl.w	r2, r0, r2
 80012f6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80012fa:	bf00      	nop
 80012fc:	370c      	adds	r7, #12
 80012fe:	46bd      	mov	sp, r7
 8001300:	bc80      	pop	{r7}
 8001302:	4770      	bx	lr
 8001304:	e000e100 	.word	0xe000e100

08001308 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001308:	b480      	push	{r7}
 800130a:	b083      	sub	sp, #12
 800130c:	af00      	add	r7, sp, #0
 800130e:	4603      	mov	r3, r0
 8001310:	6039      	str	r1, [r7, #0]
 8001312:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001314:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001318:	2b00      	cmp	r3, #0
 800131a:	db0a      	blt.n	8001332 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800131c:	683b      	ldr	r3, [r7, #0]
 800131e:	b2da      	uxtb	r2, r3
 8001320:	490c      	ldr	r1, [pc, #48]	@ (8001354 <__NVIC_SetPriority+0x4c>)
 8001322:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001326:	0112      	lsls	r2, r2, #4
 8001328:	b2d2      	uxtb	r2, r2
 800132a:	440b      	add	r3, r1
 800132c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001330:	e00a      	b.n	8001348 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001332:	683b      	ldr	r3, [r7, #0]
 8001334:	b2da      	uxtb	r2, r3
 8001336:	4908      	ldr	r1, [pc, #32]	@ (8001358 <__NVIC_SetPriority+0x50>)
 8001338:	79fb      	ldrb	r3, [r7, #7]
 800133a:	f003 030f 	and.w	r3, r3, #15
 800133e:	3b04      	subs	r3, #4
 8001340:	0112      	lsls	r2, r2, #4
 8001342:	b2d2      	uxtb	r2, r2
 8001344:	440b      	add	r3, r1
 8001346:	761a      	strb	r2, [r3, #24]
}
 8001348:	bf00      	nop
 800134a:	370c      	adds	r7, #12
 800134c:	46bd      	mov	sp, r7
 800134e:	bc80      	pop	{r7}
 8001350:	4770      	bx	lr
 8001352:	bf00      	nop
 8001354:	e000e100 	.word	0xe000e100
 8001358:	e000ed00 	.word	0xe000ed00

0800135c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800135c:	b480      	push	{r7}
 800135e:	b089      	sub	sp, #36	@ 0x24
 8001360:	af00      	add	r7, sp, #0
 8001362:	60f8      	str	r0, [r7, #12]
 8001364:	60b9      	str	r1, [r7, #8]
 8001366:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001368:	68fb      	ldr	r3, [r7, #12]
 800136a:	f003 0307 	and.w	r3, r3, #7
 800136e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001370:	69fb      	ldr	r3, [r7, #28]
 8001372:	f1c3 0307 	rsb	r3, r3, #7
 8001376:	2b04      	cmp	r3, #4
 8001378:	bf28      	it	cs
 800137a:	2304      	movcs	r3, #4
 800137c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800137e:	69fb      	ldr	r3, [r7, #28]
 8001380:	3304      	adds	r3, #4
 8001382:	2b06      	cmp	r3, #6
 8001384:	d902      	bls.n	800138c <NVIC_EncodePriority+0x30>
 8001386:	69fb      	ldr	r3, [r7, #28]
 8001388:	3b03      	subs	r3, #3
 800138a:	e000      	b.n	800138e <NVIC_EncodePriority+0x32>
 800138c:	2300      	movs	r3, #0
 800138e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001390:	f04f 32ff 	mov.w	r2, #4294967295
 8001394:	69bb      	ldr	r3, [r7, #24]
 8001396:	fa02 f303 	lsl.w	r3, r2, r3
 800139a:	43da      	mvns	r2, r3
 800139c:	68bb      	ldr	r3, [r7, #8]
 800139e:	401a      	ands	r2, r3
 80013a0:	697b      	ldr	r3, [r7, #20]
 80013a2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80013a4:	f04f 31ff 	mov.w	r1, #4294967295
 80013a8:	697b      	ldr	r3, [r7, #20]
 80013aa:	fa01 f303 	lsl.w	r3, r1, r3
 80013ae:	43d9      	mvns	r1, r3
 80013b0:	687b      	ldr	r3, [r7, #4]
 80013b2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80013b4:	4313      	orrs	r3, r2
         );
}
 80013b6:	4618      	mov	r0, r3
 80013b8:	3724      	adds	r7, #36	@ 0x24
 80013ba:	46bd      	mov	sp, r7
 80013bc:	bc80      	pop	{r7}
 80013be:	4770      	bx	lr

080013c0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80013c0:	b580      	push	{r7, lr}
 80013c2:	b082      	sub	sp, #8
 80013c4:	af00      	add	r7, sp, #0
 80013c6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80013c8:	6878      	ldr	r0, [r7, #4]
 80013ca:	f7ff ff4f 	bl	800126c <__NVIC_SetPriorityGrouping>
}
 80013ce:	bf00      	nop
 80013d0:	3708      	adds	r7, #8
 80013d2:	46bd      	mov	sp, r7
 80013d4:	bd80      	pop	{r7, pc}

080013d6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80013d6:	b580      	push	{r7, lr}
 80013d8:	b086      	sub	sp, #24
 80013da:	af00      	add	r7, sp, #0
 80013dc:	4603      	mov	r3, r0
 80013de:	60b9      	str	r1, [r7, #8]
 80013e0:	607a      	str	r2, [r7, #4]
 80013e2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80013e4:	2300      	movs	r3, #0
 80013e6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80013e8:	f7ff ff64 	bl	80012b4 <__NVIC_GetPriorityGrouping>
 80013ec:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80013ee:	687a      	ldr	r2, [r7, #4]
 80013f0:	68b9      	ldr	r1, [r7, #8]
 80013f2:	6978      	ldr	r0, [r7, #20]
 80013f4:	f7ff ffb2 	bl	800135c <NVIC_EncodePriority>
 80013f8:	4602      	mov	r2, r0
 80013fa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80013fe:	4611      	mov	r1, r2
 8001400:	4618      	mov	r0, r3
 8001402:	f7ff ff81 	bl	8001308 <__NVIC_SetPriority>
}
 8001406:	bf00      	nop
 8001408:	3718      	adds	r7, #24
 800140a:	46bd      	mov	sp, r7
 800140c:	bd80      	pop	{r7, pc}

0800140e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800140e:	b580      	push	{r7, lr}
 8001410:	b082      	sub	sp, #8
 8001412:	af00      	add	r7, sp, #0
 8001414:	4603      	mov	r3, r0
 8001416:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001418:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800141c:	4618      	mov	r0, r3
 800141e:	f7ff ff57 	bl	80012d0 <__NVIC_EnableIRQ>
}
 8001422:	bf00      	nop
 8001424:	3708      	adds	r7, #8
 8001426:	46bd      	mov	sp, r7
 8001428:	bd80      	pop	{r7, pc}
	...

0800142c <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800142c:	b480      	push	{r7}
 800142e:	b085      	sub	sp, #20
 8001430:	af00      	add	r7, sp, #0
 8001432:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001434:	2300      	movs	r3, #0
 8001436:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	2b00      	cmp	r3, #0
 800143c:	d101      	bne.n	8001442 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 800143e:	2301      	movs	r3, #1
 8001440:	e043      	b.n	80014ca <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	681b      	ldr	r3, [r3, #0]
 8001446:	461a      	mov	r2, r3
 8001448:	4b22      	ldr	r3, [pc, #136]	@ (80014d4 <HAL_DMA_Init+0xa8>)
 800144a:	4413      	add	r3, r2
 800144c:	4a22      	ldr	r2, [pc, #136]	@ (80014d8 <HAL_DMA_Init+0xac>)
 800144e:	fba2 2303 	umull	r2, r3, r2, r3
 8001452:	091b      	lsrs	r3, r3, #4
 8001454:	009a      	lsls	r2, r3, #2
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->DmaBaseAddress = DMA1;
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	4a1f      	ldr	r2, [pc, #124]	@ (80014dc <HAL_DMA_Init+0xb0>)
 800145e:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001460:	687b      	ldr	r3, [r7, #4]
 8001462:	2202      	movs	r2, #2
 8001464:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	681b      	ldr	r3, [r3, #0]
 800146c:	681b      	ldr	r3, [r3, #0]
 800146e:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8001470:	68fb      	ldr	r3, [r7, #12]
 8001472:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8001476:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 800147a:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8001484:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001486:	687b      	ldr	r3, [r7, #4]
 8001488:	68db      	ldr	r3, [r3, #12]
 800148a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001490:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	695b      	ldr	r3, [r3, #20]
 8001496:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001498:	687b      	ldr	r3, [r7, #4]
 800149a:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800149c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800149e:	687b      	ldr	r3, [r7, #4]
 80014a0:	69db      	ldr	r3, [r3, #28]
 80014a2:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80014a4:	68fa      	ldr	r2, [r7, #12]
 80014a6:	4313      	orrs	r3, r2
 80014a8:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80014aa:	687b      	ldr	r3, [r7, #4]
 80014ac:	681b      	ldr	r3, [r3, #0]
 80014ae:	68fa      	ldr	r2, [r7, #12]
 80014b0:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	2200      	movs	r2, #0
 80014b6:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80014b8:	687b      	ldr	r3, [r7, #4]
 80014ba:	2201      	movs	r2, #1
 80014bc:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80014c0:	687b      	ldr	r3, [r7, #4]
 80014c2:	2200      	movs	r2, #0
 80014c4:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 80014c8:	2300      	movs	r3, #0
}
 80014ca:	4618      	mov	r0, r3
 80014cc:	3714      	adds	r7, #20
 80014ce:	46bd      	mov	sp, r7
 80014d0:	bc80      	pop	{r7}
 80014d2:	4770      	bx	lr
 80014d4:	bffdfff8 	.word	0xbffdfff8
 80014d8:	cccccccd 	.word	0xcccccccd
 80014dc:	40020000 	.word	0x40020000

080014e0 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80014e0:	b580      	push	{r7, lr}
 80014e2:	b086      	sub	sp, #24
 80014e4:	af00      	add	r7, sp, #0
 80014e6:	60f8      	str	r0, [r7, #12]
 80014e8:	60b9      	str	r1, [r7, #8]
 80014ea:	607a      	str	r2, [r7, #4]
 80014ec:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80014ee:	2300      	movs	r3, #0
 80014f0:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80014f2:	68fb      	ldr	r3, [r7, #12]
 80014f4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80014f8:	2b01      	cmp	r3, #1
 80014fa:	d101      	bne.n	8001500 <HAL_DMA_Start_IT+0x20>
 80014fc:	2302      	movs	r3, #2
 80014fe:	e04b      	b.n	8001598 <HAL_DMA_Start_IT+0xb8>
 8001500:	68fb      	ldr	r3, [r7, #12]
 8001502:	2201      	movs	r2, #1
 8001504:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8001508:	68fb      	ldr	r3, [r7, #12]
 800150a:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800150e:	b2db      	uxtb	r3, r3
 8001510:	2b01      	cmp	r3, #1
 8001512:	d13a      	bne.n	800158a <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001514:	68fb      	ldr	r3, [r7, #12]
 8001516:	2202      	movs	r2, #2
 8001518:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800151c:	68fb      	ldr	r3, [r7, #12]
 800151e:	2200      	movs	r2, #0
 8001520:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8001522:	68fb      	ldr	r3, [r7, #12]
 8001524:	681b      	ldr	r3, [r3, #0]
 8001526:	681a      	ldr	r2, [r3, #0]
 8001528:	68fb      	ldr	r3, [r7, #12]
 800152a:	681b      	ldr	r3, [r3, #0]
 800152c:	f022 0201 	bic.w	r2, r2, #1
 8001530:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001532:	683b      	ldr	r3, [r7, #0]
 8001534:	687a      	ldr	r2, [r7, #4]
 8001536:	68b9      	ldr	r1, [r7, #8]
 8001538:	68f8      	ldr	r0, [r7, #12]
 800153a:	f000 f9eb 	bl	8001914 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 800153e:	68fb      	ldr	r3, [r7, #12]
 8001540:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001542:	2b00      	cmp	r3, #0
 8001544:	d008      	beq.n	8001558 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001546:	68fb      	ldr	r3, [r7, #12]
 8001548:	681b      	ldr	r3, [r3, #0]
 800154a:	681a      	ldr	r2, [r3, #0]
 800154c:	68fb      	ldr	r3, [r7, #12]
 800154e:	681b      	ldr	r3, [r3, #0]
 8001550:	f042 020e 	orr.w	r2, r2, #14
 8001554:	601a      	str	r2, [r3, #0]
 8001556:	e00f      	b.n	8001578 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001558:	68fb      	ldr	r3, [r7, #12]
 800155a:	681b      	ldr	r3, [r3, #0]
 800155c:	681a      	ldr	r2, [r3, #0]
 800155e:	68fb      	ldr	r3, [r7, #12]
 8001560:	681b      	ldr	r3, [r3, #0]
 8001562:	f022 0204 	bic.w	r2, r2, #4
 8001566:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8001568:	68fb      	ldr	r3, [r7, #12]
 800156a:	681b      	ldr	r3, [r3, #0]
 800156c:	681a      	ldr	r2, [r3, #0]
 800156e:	68fb      	ldr	r3, [r7, #12]
 8001570:	681b      	ldr	r3, [r3, #0]
 8001572:	f042 020a 	orr.w	r2, r2, #10
 8001576:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001578:	68fb      	ldr	r3, [r7, #12]
 800157a:	681b      	ldr	r3, [r3, #0]
 800157c:	681a      	ldr	r2, [r3, #0]
 800157e:	68fb      	ldr	r3, [r7, #12]
 8001580:	681b      	ldr	r3, [r3, #0]
 8001582:	f042 0201 	orr.w	r2, r2, #1
 8001586:	601a      	str	r2, [r3, #0]
 8001588:	e005      	b.n	8001596 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 800158a:	68fb      	ldr	r3, [r7, #12]
 800158c:	2200      	movs	r2, #0
 800158e:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 8001592:	2302      	movs	r3, #2
 8001594:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 8001596:	7dfb      	ldrb	r3, [r7, #23]
}
 8001598:	4618      	mov	r0, r3
 800159a:	3718      	adds	r7, #24
 800159c:	46bd      	mov	sp, r7
 800159e:	bd80      	pop	{r7, pc}

080015a0 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80015a0:	b480      	push	{r7}
 80015a2:	b085      	sub	sp, #20
 80015a4:	af00      	add	r7, sp, #0
 80015a6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80015a8:	2300      	movs	r3, #0
 80015aa:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 80015b2:	b2db      	uxtb	r3, r3
 80015b4:	2b02      	cmp	r3, #2
 80015b6:	d008      	beq.n	80015ca <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	2204      	movs	r2, #4
 80015bc:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	2200      	movs	r2, #0
 80015c2:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 80015c6:	2301      	movs	r3, #1
 80015c8:	e020      	b.n	800160c <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	681b      	ldr	r3, [r3, #0]
 80015ce:	681a      	ldr	r2, [r3, #0]
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	681b      	ldr	r3, [r3, #0]
 80015d4:	f022 020e 	bic.w	r2, r2, #14
 80015d8:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	681b      	ldr	r3, [r3, #0]
 80015de:	681a      	ldr	r2, [r3, #0]
 80015e0:	687b      	ldr	r3, [r7, #4]
 80015e2:	681b      	ldr	r3, [r3, #0]
 80015e4:	f022 0201 	bic.w	r2, r2, #1
 80015e8:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80015f2:	2101      	movs	r1, #1
 80015f4:	fa01 f202 	lsl.w	r2, r1, r2
 80015f8:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	2201      	movs	r2, #1
 80015fe:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	2200      	movs	r2, #0
 8001606:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 800160a:	7bfb      	ldrb	r3, [r7, #15]
}
 800160c:	4618      	mov	r0, r3
 800160e:	3714      	adds	r7, #20
 8001610:	46bd      	mov	sp, r7
 8001612:	bc80      	pop	{r7}
 8001614:	4770      	bx	lr
	...

08001618 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8001618:	b580      	push	{r7, lr}
 800161a:	b084      	sub	sp, #16
 800161c:	af00      	add	r7, sp, #0
 800161e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001620:	2300      	movs	r3, #0
 8001622:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800162a:	b2db      	uxtb	r3, r3
 800162c:	2b02      	cmp	r3, #2
 800162e:	d005      	beq.n	800163c <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	2204      	movs	r2, #4
 8001634:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 8001636:	2301      	movs	r3, #1
 8001638:	73fb      	strb	r3, [r7, #15]
 800163a:	e051      	b.n	80016e0 <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	681b      	ldr	r3, [r3, #0]
 8001640:	681a      	ldr	r2, [r3, #0]
 8001642:	687b      	ldr	r3, [r7, #4]
 8001644:	681b      	ldr	r3, [r3, #0]
 8001646:	f022 020e 	bic.w	r2, r2, #14
 800164a:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	681b      	ldr	r3, [r3, #0]
 8001650:	681a      	ldr	r2, [r3, #0]
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	681b      	ldr	r3, [r3, #0]
 8001656:	f022 0201 	bic.w	r2, r2, #1
 800165a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	681b      	ldr	r3, [r3, #0]
 8001660:	4a22      	ldr	r2, [pc, #136]	@ (80016ec <HAL_DMA_Abort_IT+0xd4>)
 8001662:	4293      	cmp	r3, r2
 8001664:	d029      	beq.n	80016ba <HAL_DMA_Abort_IT+0xa2>
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	681b      	ldr	r3, [r3, #0]
 800166a:	4a21      	ldr	r2, [pc, #132]	@ (80016f0 <HAL_DMA_Abort_IT+0xd8>)
 800166c:	4293      	cmp	r3, r2
 800166e:	d022      	beq.n	80016b6 <HAL_DMA_Abort_IT+0x9e>
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	681b      	ldr	r3, [r3, #0]
 8001674:	4a1f      	ldr	r2, [pc, #124]	@ (80016f4 <HAL_DMA_Abort_IT+0xdc>)
 8001676:	4293      	cmp	r3, r2
 8001678:	d01a      	beq.n	80016b0 <HAL_DMA_Abort_IT+0x98>
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	681b      	ldr	r3, [r3, #0]
 800167e:	4a1e      	ldr	r2, [pc, #120]	@ (80016f8 <HAL_DMA_Abort_IT+0xe0>)
 8001680:	4293      	cmp	r3, r2
 8001682:	d012      	beq.n	80016aa <HAL_DMA_Abort_IT+0x92>
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	681b      	ldr	r3, [r3, #0]
 8001688:	4a1c      	ldr	r2, [pc, #112]	@ (80016fc <HAL_DMA_Abort_IT+0xe4>)
 800168a:	4293      	cmp	r3, r2
 800168c:	d00a      	beq.n	80016a4 <HAL_DMA_Abort_IT+0x8c>
 800168e:	687b      	ldr	r3, [r7, #4]
 8001690:	681b      	ldr	r3, [r3, #0]
 8001692:	4a1b      	ldr	r2, [pc, #108]	@ (8001700 <HAL_DMA_Abort_IT+0xe8>)
 8001694:	4293      	cmp	r3, r2
 8001696:	d102      	bne.n	800169e <HAL_DMA_Abort_IT+0x86>
 8001698:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 800169c:	e00e      	b.n	80016bc <HAL_DMA_Abort_IT+0xa4>
 800169e:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80016a2:	e00b      	b.n	80016bc <HAL_DMA_Abort_IT+0xa4>
 80016a4:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80016a8:	e008      	b.n	80016bc <HAL_DMA_Abort_IT+0xa4>
 80016aa:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80016ae:	e005      	b.n	80016bc <HAL_DMA_Abort_IT+0xa4>
 80016b0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80016b4:	e002      	b.n	80016bc <HAL_DMA_Abort_IT+0xa4>
 80016b6:	2310      	movs	r3, #16
 80016b8:	e000      	b.n	80016bc <HAL_DMA_Abort_IT+0xa4>
 80016ba:	2301      	movs	r3, #1
 80016bc:	4a11      	ldr	r2, [pc, #68]	@ (8001704 <HAL_DMA_Abort_IT+0xec>)
 80016be:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	2201      	movs	r2, #1
 80016c4:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	2200      	movs	r2, #0
 80016cc:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80016d4:	2b00      	cmp	r3, #0
 80016d6:	d003      	beq.n	80016e0 <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80016dc:	6878      	ldr	r0, [r7, #4]
 80016de:	4798      	blx	r3
    } 
  }
  return status;
 80016e0:	7bfb      	ldrb	r3, [r7, #15]
}
 80016e2:	4618      	mov	r0, r3
 80016e4:	3710      	adds	r7, #16
 80016e6:	46bd      	mov	sp, r7
 80016e8:	bd80      	pop	{r7, pc}
 80016ea:	bf00      	nop
 80016ec:	40020008 	.word	0x40020008
 80016f0:	4002001c 	.word	0x4002001c
 80016f4:	40020030 	.word	0x40020030
 80016f8:	40020044 	.word	0x40020044
 80016fc:	40020058 	.word	0x40020058
 8001700:	4002006c 	.word	0x4002006c
 8001704:	40020000 	.word	0x40020000

08001708 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001708:	b580      	push	{r7, lr}
 800170a:	b084      	sub	sp, #16
 800170c:	af00      	add	r7, sp, #0
 800170e:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001714:	681b      	ldr	r3, [r3, #0]
 8001716:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	681b      	ldr	r3, [r3, #0]
 800171c:	681b      	ldr	r3, [r3, #0]
 800171e:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001724:	2204      	movs	r2, #4
 8001726:	409a      	lsls	r2, r3
 8001728:	68fb      	ldr	r3, [r7, #12]
 800172a:	4013      	ands	r3, r2
 800172c:	2b00      	cmp	r3, #0
 800172e:	d04f      	beq.n	80017d0 <HAL_DMA_IRQHandler+0xc8>
 8001730:	68bb      	ldr	r3, [r7, #8]
 8001732:	f003 0304 	and.w	r3, r3, #4
 8001736:	2b00      	cmp	r3, #0
 8001738:	d04a      	beq.n	80017d0 <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	681b      	ldr	r3, [r3, #0]
 800173e:	681b      	ldr	r3, [r3, #0]
 8001740:	f003 0320 	and.w	r3, r3, #32
 8001744:	2b00      	cmp	r3, #0
 8001746:	d107      	bne.n	8001758 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	681b      	ldr	r3, [r3, #0]
 800174c:	681a      	ldr	r2, [r3, #0]
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	681b      	ldr	r3, [r3, #0]
 8001752:	f022 0204 	bic.w	r2, r2, #4
 8001756:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	681b      	ldr	r3, [r3, #0]
 800175c:	4a66      	ldr	r2, [pc, #408]	@ (80018f8 <HAL_DMA_IRQHandler+0x1f0>)
 800175e:	4293      	cmp	r3, r2
 8001760:	d029      	beq.n	80017b6 <HAL_DMA_IRQHandler+0xae>
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	681b      	ldr	r3, [r3, #0]
 8001766:	4a65      	ldr	r2, [pc, #404]	@ (80018fc <HAL_DMA_IRQHandler+0x1f4>)
 8001768:	4293      	cmp	r3, r2
 800176a:	d022      	beq.n	80017b2 <HAL_DMA_IRQHandler+0xaa>
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	681b      	ldr	r3, [r3, #0]
 8001770:	4a63      	ldr	r2, [pc, #396]	@ (8001900 <HAL_DMA_IRQHandler+0x1f8>)
 8001772:	4293      	cmp	r3, r2
 8001774:	d01a      	beq.n	80017ac <HAL_DMA_IRQHandler+0xa4>
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	681b      	ldr	r3, [r3, #0]
 800177a:	4a62      	ldr	r2, [pc, #392]	@ (8001904 <HAL_DMA_IRQHandler+0x1fc>)
 800177c:	4293      	cmp	r3, r2
 800177e:	d012      	beq.n	80017a6 <HAL_DMA_IRQHandler+0x9e>
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	681b      	ldr	r3, [r3, #0]
 8001784:	4a60      	ldr	r2, [pc, #384]	@ (8001908 <HAL_DMA_IRQHandler+0x200>)
 8001786:	4293      	cmp	r3, r2
 8001788:	d00a      	beq.n	80017a0 <HAL_DMA_IRQHandler+0x98>
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	681b      	ldr	r3, [r3, #0]
 800178e:	4a5f      	ldr	r2, [pc, #380]	@ (800190c <HAL_DMA_IRQHandler+0x204>)
 8001790:	4293      	cmp	r3, r2
 8001792:	d102      	bne.n	800179a <HAL_DMA_IRQHandler+0x92>
 8001794:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8001798:	e00e      	b.n	80017b8 <HAL_DMA_IRQHandler+0xb0>
 800179a:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 800179e:	e00b      	b.n	80017b8 <HAL_DMA_IRQHandler+0xb0>
 80017a0:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 80017a4:	e008      	b.n	80017b8 <HAL_DMA_IRQHandler+0xb0>
 80017a6:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80017aa:	e005      	b.n	80017b8 <HAL_DMA_IRQHandler+0xb0>
 80017ac:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80017b0:	e002      	b.n	80017b8 <HAL_DMA_IRQHandler+0xb0>
 80017b2:	2340      	movs	r3, #64	@ 0x40
 80017b4:	e000      	b.n	80017b8 <HAL_DMA_IRQHandler+0xb0>
 80017b6:	2304      	movs	r3, #4
 80017b8:	4a55      	ldr	r2, [pc, #340]	@ (8001910 <HAL_DMA_IRQHandler+0x208>)
 80017ba:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80017c0:	2b00      	cmp	r3, #0
 80017c2:	f000 8094 	beq.w	80018ee <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80017ca:	6878      	ldr	r0, [r7, #4]
 80017cc:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 80017ce:	e08e      	b.n	80018ee <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80017d4:	2202      	movs	r2, #2
 80017d6:	409a      	lsls	r2, r3
 80017d8:	68fb      	ldr	r3, [r7, #12]
 80017da:	4013      	ands	r3, r2
 80017dc:	2b00      	cmp	r3, #0
 80017de:	d056      	beq.n	800188e <HAL_DMA_IRQHandler+0x186>
 80017e0:	68bb      	ldr	r3, [r7, #8]
 80017e2:	f003 0302 	and.w	r3, r3, #2
 80017e6:	2b00      	cmp	r3, #0
 80017e8:	d051      	beq.n	800188e <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	681b      	ldr	r3, [r3, #0]
 80017ee:	681b      	ldr	r3, [r3, #0]
 80017f0:	f003 0320 	and.w	r3, r3, #32
 80017f4:	2b00      	cmp	r3, #0
 80017f6:	d10b      	bne.n	8001810 <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	681b      	ldr	r3, [r3, #0]
 80017fc:	681a      	ldr	r2, [r3, #0]
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	681b      	ldr	r3, [r3, #0]
 8001802:	f022 020a 	bic.w	r2, r2, #10
 8001806:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	2201      	movs	r2, #1
 800180c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	681b      	ldr	r3, [r3, #0]
 8001814:	4a38      	ldr	r2, [pc, #224]	@ (80018f8 <HAL_DMA_IRQHandler+0x1f0>)
 8001816:	4293      	cmp	r3, r2
 8001818:	d029      	beq.n	800186e <HAL_DMA_IRQHandler+0x166>
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	681b      	ldr	r3, [r3, #0]
 800181e:	4a37      	ldr	r2, [pc, #220]	@ (80018fc <HAL_DMA_IRQHandler+0x1f4>)
 8001820:	4293      	cmp	r3, r2
 8001822:	d022      	beq.n	800186a <HAL_DMA_IRQHandler+0x162>
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	681b      	ldr	r3, [r3, #0]
 8001828:	4a35      	ldr	r2, [pc, #212]	@ (8001900 <HAL_DMA_IRQHandler+0x1f8>)
 800182a:	4293      	cmp	r3, r2
 800182c:	d01a      	beq.n	8001864 <HAL_DMA_IRQHandler+0x15c>
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	681b      	ldr	r3, [r3, #0]
 8001832:	4a34      	ldr	r2, [pc, #208]	@ (8001904 <HAL_DMA_IRQHandler+0x1fc>)
 8001834:	4293      	cmp	r3, r2
 8001836:	d012      	beq.n	800185e <HAL_DMA_IRQHandler+0x156>
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	681b      	ldr	r3, [r3, #0]
 800183c:	4a32      	ldr	r2, [pc, #200]	@ (8001908 <HAL_DMA_IRQHandler+0x200>)
 800183e:	4293      	cmp	r3, r2
 8001840:	d00a      	beq.n	8001858 <HAL_DMA_IRQHandler+0x150>
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	681b      	ldr	r3, [r3, #0]
 8001846:	4a31      	ldr	r2, [pc, #196]	@ (800190c <HAL_DMA_IRQHandler+0x204>)
 8001848:	4293      	cmp	r3, r2
 800184a:	d102      	bne.n	8001852 <HAL_DMA_IRQHandler+0x14a>
 800184c:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8001850:	e00e      	b.n	8001870 <HAL_DMA_IRQHandler+0x168>
 8001852:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001856:	e00b      	b.n	8001870 <HAL_DMA_IRQHandler+0x168>
 8001858:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800185c:	e008      	b.n	8001870 <HAL_DMA_IRQHandler+0x168>
 800185e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001862:	e005      	b.n	8001870 <HAL_DMA_IRQHandler+0x168>
 8001864:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001868:	e002      	b.n	8001870 <HAL_DMA_IRQHandler+0x168>
 800186a:	2320      	movs	r3, #32
 800186c:	e000      	b.n	8001870 <HAL_DMA_IRQHandler+0x168>
 800186e:	2302      	movs	r3, #2
 8001870:	4a27      	ldr	r2, [pc, #156]	@ (8001910 <HAL_DMA_IRQHandler+0x208>)
 8001872:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	2200      	movs	r2, #0
 8001878:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001880:	2b00      	cmp	r3, #0
 8001882:	d034      	beq.n	80018ee <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001888:	6878      	ldr	r0, [r7, #4]
 800188a:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 800188c:	e02f      	b.n	80018ee <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001892:	2208      	movs	r2, #8
 8001894:	409a      	lsls	r2, r3
 8001896:	68fb      	ldr	r3, [r7, #12]
 8001898:	4013      	ands	r3, r2
 800189a:	2b00      	cmp	r3, #0
 800189c:	d028      	beq.n	80018f0 <HAL_DMA_IRQHandler+0x1e8>
 800189e:	68bb      	ldr	r3, [r7, #8]
 80018a0:	f003 0308 	and.w	r3, r3, #8
 80018a4:	2b00      	cmp	r3, #0
 80018a6:	d023      	beq.n	80018f0 <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	681b      	ldr	r3, [r3, #0]
 80018ac:	681a      	ldr	r2, [r3, #0]
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	681b      	ldr	r3, [r3, #0]
 80018b2:	f022 020e 	bic.w	r2, r2, #14
 80018b6:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80018c0:	2101      	movs	r1, #1
 80018c2:	fa01 f202 	lsl.w	r2, r1, r2
 80018c6:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	2201      	movs	r2, #1
 80018cc:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	2201      	movs	r2, #1
 80018d2:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	2200      	movs	r2, #0
 80018da:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018e2:	2b00      	cmp	r3, #0
 80018e4:	d004      	beq.n	80018f0 <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018ea:	6878      	ldr	r0, [r7, #4]
 80018ec:	4798      	blx	r3
    }
  }
  return;
 80018ee:	bf00      	nop
 80018f0:	bf00      	nop
}
 80018f2:	3710      	adds	r7, #16
 80018f4:	46bd      	mov	sp, r7
 80018f6:	bd80      	pop	{r7, pc}
 80018f8:	40020008 	.word	0x40020008
 80018fc:	4002001c 	.word	0x4002001c
 8001900:	40020030 	.word	0x40020030
 8001904:	40020044 	.word	0x40020044
 8001908:	40020058 	.word	0x40020058
 800190c:	4002006c 	.word	0x4002006c
 8001910:	40020000 	.word	0x40020000

08001914 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001914:	b480      	push	{r7}
 8001916:	b085      	sub	sp, #20
 8001918:	af00      	add	r7, sp, #0
 800191a:	60f8      	str	r0, [r7, #12]
 800191c:	60b9      	str	r1, [r7, #8]
 800191e:	607a      	str	r2, [r7, #4]
 8001920:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8001922:	68fb      	ldr	r3, [r7, #12]
 8001924:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001926:	68fb      	ldr	r3, [r7, #12]
 8001928:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800192a:	2101      	movs	r1, #1
 800192c:	fa01 f202 	lsl.w	r2, r1, r2
 8001930:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8001932:	68fb      	ldr	r3, [r7, #12]
 8001934:	681b      	ldr	r3, [r3, #0]
 8001936:	683a      	ldr	r2, [r7, #0]
 8001938:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800193a:	68fb      	ldr	r3, [r7, #12]
 800193c:	685b      	ldr	r3, [r3, #4]
 800193e:	2b10      	cmp	r3, #16
 8001940:	d108      	bne.n	8001954 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8001942:	68fb      	ldr	r3, [r7, #12]
 8001944:	681b      	ldr	r3, [r3, #0]
 8001946:	687a      	ldr	r2, [r7, #4]
 8001948:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800194a:	68fb      	ldr	r3, [r7, #12]
 800194c:	681b      	ldr	r3, [r3, #0]
 800194e:	68ba      	ldr	r2, [r7, #8]
 8001950:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8001952:	e007      	b.n	8001964 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8001954:	68fb      	ldr	r3, [r7, #12]
 8001956:	681b      	ldr	r3, [r3, #0]
 8001958:	68ba      	ldr	r2, [r7, #8]
 800195a:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 800195c:	68fb      	ldr	r3, [r7, #12]
 800195e:	681b      	ldr	r3, [r3, #0]
 8001960:	687a      	ldr	r2, [r7, #4]
 8001962:	60da      	str	r2, [r3, #12]
}
 8001964:	bf00      	nop
 8001966:	3714      	adds	r7, #20
 8001968:	46bd      	mov	sp, r7
 800196a:	bc80      	pop	{r7}
 800196c:	4770      	bx	lr
	...

08001970 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001970:	b480      	push	{r7}
 8001972:	b08b      	sub	sp, #44	@ 0x2c
 8001974:	af00      	add	r7, sp, #0
 8001976:	6078      	str	r0, [r7, #4]
 8001978:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800197a:	2300      	movs	r3, #0
 800197c:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800197e:	2300      	movs	r3, #0
 8001980:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001982:	e169      	b.n	8001c58 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001984:	2201      	movs	r2, #1
 8001986:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001988:	fa02 f303 	lsl.w	r3, r2, r3
 800198c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800198e:	683b      	ldr	r3, [r7, #0]
 8001990:	681b      	ldr	r3, [r3, #0]
 8001992:	69fa      	ldr	r2, [r7, #28]
 8001994:	4013      	ands	r3, r2
 8001996:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001998:	69ba      	ldr	r2, [r7, #24]
 800199a:	69fb      	ldr	r3, [r7, #28]
 800199c:	429a      	cmp	r2, r3
 800199e:	f040 8158 	bne.w	8001c52 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80019a2:	683b      	ldr	r3, [r7, #0]
 80019a4:	685b      	ldr	r3, [r3, #4]
 80019a6:	4a9a      	ldr	r2, [pc, #616]	@ (8001c10 <HAL_GPIO_Init+0x2a0>)
 80019a8:	4293      	cmp	r3, r2
 80019aa:	d05e      	beq.n	8001a6a <HAL_GPIO_Init+0xfa>
 80019ac:	4a98      	ldr	r2, [pc, #608]	@ (8001c10 <HAL_GPIO_Init+0x2a0>)
 80019ae:	4293      	cmp	r3, r2
 80019b0:	d875      	bhi.n	8001a9e <HAL_GPIO_Init+0x12e>
 80019b2:	4a98      	ldr	r2, [pc, #608]	@ (8001c14 <HAL_GPIO_Init+0x2a4>)
 80019b4:	4293      	cmp	r3, r2
 80019b6:	d058      	beq.n	8001a6a <HAL_GPIO_Init+0xfa>
 80019b8:	4a96      	ldr	r2, [pc, #600]	@ (8001c14 <HAL_GPIO_Init+0x2a4>)
 80019ba:	4293      	cmp	r3, r2
 80019bc:	d86f      	bhi.n	8001a9e <HAL_GPIO_Init+0x12e>
 80019be:	4a96      	ldr	r2, [pc, #600]	@ (8001c18 <HAL_GPIO_Init+0x2a8>)
 80019c0:	4293      	cmp	r3, r2
 80019c2:	d052      	beq.n	8001a6a <HAL_GPIO_Init+0xfa>
 80019c4:	4a94      	ldr	r2, [pc, #592]	@ (8001c18 <HAL_GPIO_Init+0x2a8>)
 80019c6:	4293      	cmp	r3, r2
 80019c8:	d869      	bhi.n	8001a9e <HAL_GPIO_Init+0x12e>
 80019ca:	4a94      	ldr	r2, [pc, #592]	@ (8001c1c <HAL_GPIO_Init+0x2ac>)
 80019cc:	4293      	cmp	r3, r2
 80019ce:	d04c      	beq.n	8001a6a <HAL_GPIO_Init+0xfa>
 80019d0:	4a92      	ldr	r2, [pc, #584]	@ (8001c1c <HAL_GPIO_Init+0x2ac>)
 80019d2:	4293      	cmp	r3, r2
 80019d4:	d863      	bhi.n	8001a9e <HAL_GPIO_Init+0x12e>
 80019d6:	4a92      	ldr	r2, [pc, #584]	@ (8001c20 <HAL_GPIO_Init+0x2b0>)
 80019d8:	4293      	cmp	r3, r2
 80019da:	d046      	beq.n	8001a6a <HAL_GPIO_Init+0xfa>
 80019dc:	4a90      	ldr	r2, [pc, #576]	@ (8001c20 <HAL_GPIO_Init+0x2b0>)
 80019de:	4293      	cmp	r3, r2
 80019e0:	d85d      	bhi.n	8001a9e <HAL_GPIO_Init+0x12e>
 80019e2:	2b12      	cmp	r3, #18
 80019e4:	d82a      	bhi.n	8001a3c <HAL_GPIO_Init+0xcc>
 80019e6:	2b12      	cmp	r3, #18
 80019e8:	d859      	bhi.n	8001a9e <HAL_GPIO_Init+0x12e>
 80019ea:	a201      	add	r2, pc, #4	@ (adr r2, 80019f0 <HAL_GPIO_Init+0x80>)
 80019ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80019f0:	08001a6b 	.word	0x08001a6b
 80019f4:	08001a45 	.word	0x08001a45
 80019f8:	08001a57 	.word	0x08001a57
 80019fc:	08001a99 	.word	0x08001a99
 8001a00:	08001a9f 	.word	0x08001a9f
 8001a04:	08001a9f 	.word	0x08001a9f
 8001a08:	08001a9f 	.word	0x08001a9f
 8001a0c:	08001a9f 	.word	0x08001a9f
 8001a10:	08001a9f 	.word	0x08001a9f
 8001a14:	08001a9f 	.word	0x08001a9f
 8001a18:	08001a9f 	.word	0x08001a9f
 8001a1c:	08001a9f 	.word	0x08001a9f
 8001a20:	08001a9f 	.word	0x08001a9f
 8001a24:	08001a9f 	.word	0x08001a9f
 8001a28:	08001a9f 	.word	0x08001a9f
 8001a2c:	08001a9f 	.word	0x08001a9f
 8001a30:	08001a9f 	.word	0x08001a9f
 8001a34:	08001a4d 	.word	0x08001a4d
 8001a38:	08001a61 	.word	0x08001a61
 8001a3c:	4a79      	ldr	r2, [pc, #484]	@ (8001c24 <HAL_GPIO_Init+0x2b4>)
 8001a3e:	4293      	cmp	r3, r2
 8001a40:	d013      	beq.n	8001a6a <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001a42:	e02c      	b.n	8001a9e <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001a44:	683b      	ldr	r3, [r7, #0]
 8001a46:	68db      	ldr	r3, [r3, #12]
 8001a48:	623b      	str	r3, [r7, #32]
          break;
 8001a4a:	e029      	b.n	8001aa0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001a4c:	683b      	ldr	r3, [r7, #0]
 8001a4e:	68db      	ldr	r3, [r3, #12]
 8001a50:	3304      	adds	r3, #4
 8001a52:	623b      	str	r3, [r7, #32]
          break;
 8001a54:	e024      	b.n	8001aa0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001a56:	683b      	ldr	r3, [r7, #0]
 8001a58:	68db      	ldr	r3, [r3, #12]
 8001a5a:	3308      	adds	r3, #8
 8001a5c:	623b      	str	r3, [r7, #32]
          break;
 8001a5e:	e01f      	b.n	8001aa0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001a60:	683b      	ldr	r3, [r7, #0]
 8001a62:	68db      	ldr	r3, [r3, #12]
 8001a64:	330c      	adds	r3, #12
 8001a66:	623b      	str	r3, [r7, #32]
          break;
 8001a68:	e01a      	b.n	8001aa0 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001a6a:	683b      	ldr	r3, [r7, #0]
 8001a6c:	689b      	ldr	r3, [r3, #8]
 8001a6e:	2b00      	cmp	r3, #0
 8001a70:	d102      	bne.n	8001a78 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001a72:	2304      	movs	r3, #4
 8001a74:	623b      	str	r3, [r7, #32]
          break;
 8001a76:	e013      	b.n	8001aa0 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001a78:	683b      	ldr	r3, [r7, #0]
 8001a7a:	689b      	ldr	r3, [r3, #8]
 8001a7c:	2b01      	cmp	r3, #1
 8001a7e:	d105      	bne.n	8001a8c <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001a80:	2308      	movs	r3, #8
 8001a82:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	69fa      	ldr	r2, [r7, #28]
 8001a88:	611a      	str	r2, [r3, #16]
          break;
 8001a8a:	e009      	b.n	8001aa0 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001a8c:	2308      	movs	r3, #8
 8001a8e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	69fa      	ldr	r2, [r7, #28]
 8001a94:	615a      	str	r2, [r3, #20]
          break;
 8001a96:	e003      	b.n	8001aa0 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001a98:	2300      	movs	r3, #0
 8001a9a:	623b      	str	r3, [r7, #32]
          break;
 8001a9c:	e000      	b.n	8001aa0 <HAL_GPIO_Init+0x130>
          break;
 8001a9e:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001aa0:	69bb      	ldr	r3, [r7, #24]
 8001aa2:	2bff      	cmp	r3, #255	@ 0xff
 8001aa4:	d801      	bhi.n	8001aaa <HAL_GPIO_Init+0x13a>
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	e001      	b.n	8001aae <HAL_GPIO_Init+0x13e>
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	3304      	adds	r3, #4
 8001aae:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001ab0:	69bb      	ldr	r3, [r7, #24]
 8001ab2:	2bff      	cmp	r3, #255	@ 0xff
 8001ab4:	d802      	bhi.n	8001abc <HAL_GPIO_Init+0x14c>
 8001ab6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ab8:	009b      	lsls	r3, r3, #2
 8001aba:	e002      	b.n	8001ac2 <HAL_GPIO_Init+0x152>
 8001abc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001abe:	3b08      	subs	r3, #8
 8001ac0:	009b      	lsls	r3, r3, #2
 8001ac2:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001ac4:	697b      	ldr	r3, [r7, #20]
 8001ac6:	681a      	ldr	r2, [r3, #0]
 8001ac8:	210f      	movs	r1, #15
 8001aca:	693b      	ldr	r3, [r7, #16]
 8001acc:	fa01 f303 	lsl.w	r3, r1, r3
 8001ad0:	43db      	mvns	r3, r3
 8001ad2:	401a      	ands	r2, r3
 8001ad4:	6a39      	ldr	r1, [r7, #32]
 8001ad6:	693b      	ldr	r3, [r7, #16]
 8001ad8:	fa01 f303 	lsl.w	r3, r1, r3
 8001adc:	431a      	orrs	r2, r3
 8001ade:	697b      	ldr	r3, [r7, #20]
 8001ae0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001ae2:	683b      	ldr	r3, [r7, #0]
 8001ae4:	685b      	ldr	r3, [r3, #4]
 8001ae6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001aea:	2b00      	cmp	r3, #0
 8001aec:	f000 80b1 	beq.w	8001c52 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001af0:	4b4d      	ldr	r3, [pc, #308]	@ (8001c28 <HAL_GPIO_Init+0x2b8>)
 8001af2:	699b      	ldr	r3, [r3, #24]
 8001af4:	4a4c      	ldr	r2, [pc, #304]	@ (8001c28 <HAL_GPIO_Init+0x2b8>)
 8001af6:	f043 0301 	orr.w	r3, r3, #1
 8001afa:	6193      	str	r3, [r2, #24]
 8001afc:	4b4a      	ldr	r3, [pc, #296]	@ (8001c28 <HAL_GPIO_Init+0x2b8>)
 8001afe:	699b      	ldr	r3, [r3, #24]
 8001b00:	f003 0301 	and.w	r3, r3, #1
 8001b04:	60bb      	str	r3, [r7, #8]
 8001b06:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001b08:	4a48      	ldr	r2, [pc, #288]	@ (8001c2c <HAL_GPIO_Init+0x2bc>)
 8001b0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b0c:	089b      	lsrs	r3, r3, #2
 8001b0e:	3302      	adds	r3, #2
 8001b10:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001b14:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001b16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b18:	f003 0303 	and.w	r3, r3, #3
 8001b1c:	009b      	lsls	r3, r3, #2
 8001b1e:	220f      	movs	r2, #15
 8001b20:	fa02 f303 	lsl.w	r3, r2, r3
 8001b24:	43db      	mvns	r3, r3
 8001b26:	68fa      	ldr	r2, [r7, #12]
 8001b28:	4013      	ands	r3, r2
 8001b2a:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	4a40      	ldr	r2, [pc, #256]	@ (8001c30 <HAL_GPIO_Init+0x2c0>)
 8001b30:	4293      	cmp	r3, r2
 8001b32:	d013      	beq.n	8001b5c <HAL_GPIO_Init+0x1ec>
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	4a3f      	ldr	r2, [pc, #252]	@ (8001c34 <HAL_GPIO_Init+0x2c4>)
 8001b38:	4293      	cmp	r3, r2
 8001b3a:	d00d      	beq.n	8001b58 <HAL_GPIO_Init+0x1e8>
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	4a3e      	ldr	r2, [pc, #248]	@ (8001c38 <HAL_GPIO_Init+0x2c8>)
 8001b40:	4293      	cmp	r3, r2
 8001b42:	d007      	beq.n	8001b54 <HAL_GPIO_Init+0x1e4>
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	4a3d      	ldr	r2, [pc, #244]	@ (8001c3c <HAL_GPIO_Init+0x2cc>)
 8001b48:	4293      	cmp	r3, r2
 8001b4a:	d101      	bne.n	8001b50 <HAL_GPIO_Init+0x1e0>
 8001b4c:	2303      	movs	r3, #3
 8001b4e:	e006      	b.n	8001b5e <HAL_GPIO_Init+0x1ee>
 8001b50:	2304      	movs	r3, #4
 8001b52:	e004      	b.n	8001b5e <HAL_GPIO_Init+0x1ee>
 8001b54:	2302      	movs	r3, #2
 8001b56:	e002      	b.n	8001b5e <HAL_GPIO_Init+0x1ee>
 8001b58:	2301      	movs	r3, #1
 8001b5a:	e000      	b.n	8001b5e <HAL_GPIO_Init+0x1ee>
 8001b5c:	2300      	movs	r3, #0
 8001b5e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001b60:	f002 0203 	and.w	r2, r2, #3
 8001b64:	0092      	lsls	r2, r2, #2
 8001b66:	4093      	lsls	r3, r2
 8001b68:	68fa      	ldr	r2, [r7, #12]
 8001b6a:	4313      	orrs	r3, r2
 8001b6c:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001b6e:	492f      	ldr	r1, [pc, #188]	@ (8001c2c <HAL_GPIO_Init+0x2bc>)
 8001b70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b72:	089b      	lsrs	r3, r3, #2
 8001b74:	3302      	adds	r3, #2
 8001b76:	68fa      	ldr	r2, [r7, #12]
 8001b78:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001b7c:	683b      	ldr	r3, [r7, #0]
 8001b7e:	685b      	ldr	r3, [r3, #4]
 8001b80:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001b84:	2b00      	cmp	r3, #0
 8001b86:	d006      	beq.n	8001b96 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001b88:	4b2d      	ldr	r3, [pc, #180]	@ (8001c40 <HAL_GPIO_Init+0x2d0>)
 8001b8a:	689a      	ldr	r2, [r3, #8]
 8001b8c:	492c      	ldr	r1, [pc, #176]	@ (8001c40 <HAL_GPIO_Init+0x2d0>)
 8001b8e:	69bb      	ldr	r3, [r7, #24]
 8001b90:	4313      	orrs	r3, r2
 8001b92:	608b      	str	r3, [r1, #8]
 8001b94:	e006      	b.n	8001ba4 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001b96:	4b2a      	ldr	r3, [pc, #168]	@ (8001c40 <HAL_GPIO_Init+0x2d0>)
 8001b98:	689a      	ldr	r2, [r3, #8]
 8001b9a:	69bb      	ldr	r3, [r7, #24]
 8001b9c:	43db      	mvns	r3, r3
 8001b9e:	4928      	ldr	r1, [pc, #160]	@ (8001c40 <HAL_GPIO_Init+0x2d0>)
 8001ba0:	4013      	ands	r3, r2
 8001ba2:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001ba4:	683b      	ldr	r3, [r7, #0]
 8001ba6:	685b      	ldr	r3, [r3, #4]
 8001ba8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001bac:	2b00      	cmp	r3, #0
 8001bae:	d006      	beq.n	8001bbe <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001bb0:	4b23      	ldr	r3, [pc, #140]	@ (8001c40 <HAL_GPIO_Init+0x2d0>)
 8001bb2:	68da      	ldr	r2, [r3, #12]
 8001bb4:	4922      	ldr	r1, [pc, #136]	@ (8001c40 <HAL_GPIO_Init+0x2d0>)
 8001bb6:	69bb      	ldr	r3, [r7, #24]
 8001bb8:	4313      	orrs	r3, r2
 8001bba:	60cb      	str	r3, [r1, #12]
 8001bbc:	e006      	b.n	8001bcc <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001bbe:	4b20      	ldr	r3, [pc, #128]	@ (8001c40 <HAL_GPIO_Init+0x2d0>)
 8001bc0:	68da      	ldr	r2, [r3, #12]
 8001bc2:	69bb      	ldr	r3, [r7, #24]
 8001bc4:	43db      	mvns	r3, r3
 8001bc6:	491e      	ldr	r1, [pc, #120]	@ (8001c40 <HAL_GPIO_Init+0x2d0>)
 8001bc8:	4013      	ands	r3, r2
 8001bca:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001bcc:	683b      	ldr	r3, [r7, #0]
 8001bce:	685b      	ldr	r3, [r3, #4]
 8001bd0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001bd4:	2b00      	cmp	r3, #0
 8001bd6:	d006      	beq.n	8001be6 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001bd8:	4b19      	ldr	r3, [pc, #100]	@ (8001c40 <HAL_GPIO_Init+0x2d0>)
 8001bda:	685a      	ldr	r2, [r3, #4]
 8001bdc:	4918      	ldr	r1, [pc, #96]	@ (8001c40 <HAL_GPIO_Init+0x2d0>)
 8001bde:	69bb      	ldr	r3, [r7, #24]
 8001be0:	4313      	orrs	r3, r2
 8001be2:	604b      	str	r3, [r1, #4]
 8001be4:	e006      	b.n	8001bf4 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001be6:	4b16      	ldr	r3, [pc, #88]	@ (8001c40 <HAL_GPIO_Init+0x2d0>)
 8001be8:	685a      	ldr	r2, [r3, #4]
 8001bea:	69bb      	ldr	r3, [r7, #24]
 8001bec:	43db      	mvns	r3, r3
 8001bee:	4914      	ldr	r1, [pc, #80]	@ (8001c40 <HAL_GPIO_Init+0x2d0>)
 8001bf0:	4013      	ands	r3, r2
 8001bf2:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001bf4:	683b      	ldr	r3, [r7, #0]
 8001bf6:	685b      	ldr	r3, [r3, #4]
 8001bf8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001bfc:	2b00      	cmp	r3, #0
 8001bfe:	d021      	beq.n	8001c44 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001c00:	4b0f      	ldr	r3, [pc, #60]	@ (8001c40 <HAL_GPIO_Init+0x2d0>)
 8001c02:	681a      	ldr	r2, [r3, #0]
 8001c04:	490e      	ldr	r1, [pc, #56]	@ (8001c40 <HAL_GPIO_Init+0x2d0>)
 8001c06:	69bb      	ldr	r3, [r7, #24]
 8001c08:	4313      	orrs	r3, r2
 8001c0a:	600b      	str	r3, [r1, #0]
 8001c0c:	e021      	b.n	8001c52 <HAL_GPIO_Init+0x2e2>
 8001c0e:	bf00      	nop
 8001c10:	10320000 	.word	0x10320000
 8001c14:	10310000 	.word	0x10310000
 8001c18:	10220000 	.word	0x10220000
 8001c1c:	10210000 	.word	0x10210000
 8001c20:	10120000 	.word	0x10120000
 8001c24:	10110000 	.word	0x10110000
 8001c28:	40021000 	.word	0x40021000
 8001c2c:	40010000 	.word	0x40010000
 8001c30:	40010800 	.word	0x40010800
 8001c34:	40010c00 	.word	0x40010c00
 8001c38:	40011000 	.word	0x40011000
 8001c3c:	40011400 	.word	0x40011400
 8001c40:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001c44:	4b0b      	ldr	r3, [pc, #44]	@ (8001c74 <HAL_GPIO_Init+0x304>)
 8001c46:	681a      	ldr	r2, [r3, #0]
 8001c48:	69bb      	ldr	r3, [r7, #24]
 8001c4a:	43db      	mvns	r3, r3
 8001c4c:	4909      	ldr	r1, [pc, #36]	@ (8001c74 <HAL_GPIO_Init+0x304>)
 8001c4e:	4013      	ands	r3, r2
 8001c50:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8001c52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c54:	3301      	adds	r3, #1
 8001c56:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001c58:	683b      	ldr	r3, [r7, #0]
 8001c5a:	681a      	ldr	r2, [r3, #0]
 8001c5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c5e:	fa22 f303 	lsr.w	r3, r2, r3
 8001c62:	2b00      	cmp	r3, #0
 8001c64:	f47f ae8e 	bne.w	8001984 <HAL_GPIO_Init+0x14>
  }
}
 8001c68:	bf00      	nop
 8001c6a:	bf00      	nop
 8001c6c:	372c      	adds	r7, #44	@ 0x2c
 8001c6e:	46bd      	mov	sp, r7
 8001c70:	bc80      	pop	{r7}
 8001c72:	4770      	bx	lr
 8001c74:	40010400 	.word	0x40010400

08001c78 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001c78:	b480      	push	{r7}
 8001c7a:	b083      	sub	sp, #12
 8001c7c:	af00      	add	r7, sp, #0
 8001c7e:	6078      	str	r0, [r7, #4]
 8001c80:	460b      	mov	r3, r1
 8001c82:	807b      	strh	r3, [r7, #2]
 8001c84:	4613      	mov	r3, r2
 8001c86:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001c88:	787b      	ldrb	r3, [r7, #1]
 8001c8a:	2b00      	cmp	r3, #0
 8001c8c:	d003      	beq.n	8001c96 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001c8e:	887a      	ldrh	r2, [r7, #2]
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001c94:	e003      	b.n	8001c9e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001c96:	887b      	ldrh	r3, [r7, #2]
 8001c98:	041a      	lsls	r2, r3, #16
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	611a      	str	r2, [r3, #16]
}
 8001c9e:	bf00      	nop
 8001ca0:	370c      	adds	r7, #12
 8001ca2:	46bd      	mov	sp, r7
 8001ca4:	bc80      	pop	{r7}
 8001ca6:	4770      	bx	lr

08001ca8 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001ca8:	b480      	push	{r7}
 8001caa:	b085      	sub	sp, #20
 8001cac:	af00      	add	r7, sp, #0
 8001cae:	6078      	str	r0, [r7, #4]
 8001cb0:	460b      	mov	r3, r1
 8001cb2:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	68db      	ldr	r3, [r3, #12]
 8001cb8:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001cba:	887a      	ldrh	r2, [r7, #2]
 8001cbc:	68fb      	ldr	r3, [r7, #12]
 8001cbe:	4013      	ands	r3, r2
 8001cc0:	041a      	lsls	r2, r3, #16
 8001cc2:	68fb      	ldr	r3, [r7, #12]
 8001cc4:	43d9      	mvns	r1, r3
 8001cc6:	887b      	ldrh	r3, [r7, #2]
 8001cc8:	400b      	ands	r3, r1
 8001cca:	431a      	orrs	r2, r3
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	611a      	str	r2, [r3, #16]
}
 8001cd0:	bf00      	nop
 8001cd2:	3714      	adds	r7, #20
 8001cd4:	46bd      	mov	sp, r7
 8001cd6:	bc80      	pop	{r7}
 8001cd8:	4770      	bx	lr
	...

08001cdc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001cdc:	b580      	push	{r7, lr}
 8001cde:	b086      	sub	sp, #24
 8001ce0:	af00      	add	r7, sp, #0
 8001ce2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	2b00      	cmp	r3, #0
 8001ce8:	d101      	bne.n	8001cee <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001cea:	2301      	movs	r3, #1
 8001cec:	e272      	b.n	80021d4 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	681b      	ldr	r3, [r3, #0]
 8001cf2:	f003 0301 	and.w	r3, r3, #1
 8001cf6:	2b00      	cmp	r3, #0
 8001cf8:	f000 8087 	beq.w	8001e0a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001cfc:	4b92      	ldr	r3, [pc, #584]	@ (8001f48 <HAL_RCC_OscConfig+0x26c>)
 8001cfe:	685b      	ldr	r3, [r3, #4]
 8001d00:	f003 030c 	and.w	r3, r3, #12
 8001d04:	2b04      	cmp	r3, #4
 8001d06:	d00c      	beq.n	8001d22 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001d08:	4b8f      	ldr	r3, [pc, #572]	@ (8001f48 <HAL_RCC_OscConfig+0x26c>)
 8001d0a:	685b      	ldr	r3, [r3, #4]
 8001d0c:	f003 030c 	and.w	r3, r3, #12
 8001d10:	2b08      	cmp	r3, #8
 8001d12:	d112      	bne.n	8001d3a <HAL_RCC_OscConfig+0x5e>
 8001d14:	4b8c      	ldr	r3, [pc, #560]	@ (8001f48 <HAL_RCC_OscConfig+0x26c>)
 8001d16:	685b      	ldr	r3, [r3, #4]
 8001d18:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001d1c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001d20:	d10b      	bne.n	8001d3a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001d22:	4b89      	ldr	r3, [pc, #548]	@ (8001f48 <HAL_RCC_OscConfig+0x26c>)
 8001d24:	681b      	ldr	r3, [r3, #0]
 8001d26:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001d2a:	2b00      	cmp	r3, #0
 8001d2c:	d06c      	beq.n	8001e08 <HAL_RCC_OscConfig+0x12c>
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	685b      	ldr	r3, [r3, #4]
 8001d32:	2b00      	cmp	r3, #0
 8001d34:	d168      	bne.n	8001e08 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001d36:	2301      	movs	r3, #1
 8001d38:	e24c      	b.n	80021d4 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	685b      	ldr	r3, [r3, #4]
 8001d3e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001d42:	d106      	bne.n	8001d52 <HAL_RCC_OscConfig+0x76>
 8001d44:	4b80      	ldr	r3, [pc, #512]	@ (8001f48 <HAL_RCC_OscConfig+0x26c>)
 8001d46:	681b      	ldr	r3, [r3, #0]
 8001d48:	4a7f      	ldr	r2, [pc, #508]	@ (8001f48 <HAL_RCC_OscConfig+0x26c>)
 8001d4a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001d4e:	6013      	str	r3, [r2, #0]
 8001d50:	e02e      	b.n	8001db0 <HAL_RCC_OscConfig+0xd4>
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	685b      	ldr	r3, [r3, #4]
 8001d56:	2b00      	cmp	r3, #0
 8001d58:	d10c      	bne.n	8001d74 <HAL_RCC_OscConfig+0x98>
 8001d5a:	4b7b      	ldr	r3, [pc, #492]	@ (8001f48 <HAL_RCC_OscConfig+0x26c>)
 8001d5c:	681b      	ldr	r3, [r3, #0]
 8001d5e:	4a7a      	ldr	r2, [pc, #488]	@ (8001f48 <HAL_RCC_OscConfig+0x26c>)
 8001d60:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001d64:	6013      	str	r3, [r2, #0]
 8001d66:	4b78      	ldr	r3, [pc, #480]	@ (8001f48 <HAL_RCC_OscConfig+0x26c>)
 8001d68:	681b      	ldr	r3, [r3, #0]
 8001d6a:	4a77      	ldr	r2, [pc, #476]	@ (8001f48 <HAL_RCC_OscConfig+0x26c>)
 8001d6c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001d70:	6013      	str	r3, [r2, #0]
 8001d72:	e01d      	b.n	8001db0 <HAL_RCC_OscConfig+0xd4>
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	685b      	ldr	r3, [r3, #4]
 8001d78:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001d7c:	d10c      	bne.n	8001d98 <HAL_RCC_OscConfig+0xbc>
 8001d7e:	4b72      	ldr	r3, [pc, #456]	@ (8001f48 <HAL_RCC_OscConfig+0x26c>)
 8001d80:	681b      	ldr	r3, [r3, #0]
 8001d82:	4a71      	ldr	r2, [pc, #452]	@ (8001f48 <HAL_RCC_OscConfig+0x26c>)
 8001d84:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001d88:	6013      	str	r3, [r2, #0]
 8001d8a:	4b6f      	ldr	r3, [pc, #444]	@ (8001f48 <HAL_RCC_OscConfig+0x26c>)
 8001d8c:	681b      	ldr	r3, [r3, #0]
 8001d8e:	4a6e      	ldr	r2, [pc, #440]	@ (8001f48 <HAL_RCC_OscConfig+0x26c>)
 8001d90:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001d94:	6013      	str	r3, [r2, #0]
 8001d96:	e00b      	b.n	8001db0 <HAL_RCC_OscConfig+0xd4>
 8001d98:	4b6b      	ldr	r3, [pc, #428]	@ (8001f48 <HAL_RCC_OscConfig+0x26c>)
 8001d9a:	681b      	ldr	r3, [r3, #0]
 8001d9c:	4a6a      	ldr	r2, [pc, #424]	@ (8001f48 <HAL_RCC_OscConfig+0x26c>)
 8001d9e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001da2:	6013      	str	r3, [r2, #0]
 8001da4:	4b68      	ldr	r3, [pc, #416]	@ (8001f48 <HAL_RCC_OscConfig+0x26c>)
 8001da6:	681b      	ldr	r3, [r3, #0]
 8001da8:	4a67      	ldr	r2, [pc, #412]	@ (8001f48 <HAL_RCC_OscConfig+0x26c>)
 8001daa:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001dae:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	685b      	ldr	r3, [r3, #4]
 8001db4:	2b00      	cmp	r3, #0
 8001db6:	d013      	beq.n	8001de0 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001db8:	f7ff fa4e 	bl	8001258 <HAL_GetTick>
 8001dbc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001dbe:	e008      	b.n	8001dd2 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001dc0:	f7ff fa4a 	bl	8001258 <HAL_GetTick>
 8001dc4:	4602      	mov	r2, r0
 8001dc6:	693b      	ldr	r3, [r7, #16]
 8001dc8:	1ad3      	subs	r3, r2, r3
 8001dca:	2b64      	cmp	r3, #100	@ 0x64
 8001dcc:	d901      	bls.n	8001dd2 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001dce:	2303      	movs	r3, #3
 8001dd0:	e200      	b.n	80021d4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001dd2:	4b5d      	ldr	r3, [pc, #372]	@ (8001f48 <HAL_RCC_OscConfig+0x26c>)
 8001dd4:	681b      	ldr	r3, [r3, #0]
 8001dd6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001dda:	2b00      	cmp	r3, #0
 8001ddc:	d0f0      	beq.n	8001dc0 <HAL_RCC_OscConfig+0xe4>
 8001dde:	e014      	b.n	8001e0a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001de0:	f7ff fa3a 	bl	8001258 <HAL_GetTick>
 8001de4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001de6:	e008      	b.n	8001dfa <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001de8:	f7ff fa36 	bl	8001258 <HAL_GetTick>
 8001dec:	4602      	mov	r2, r0
 8001dee:	693b      	ldr	r3, [r7, #16]
 8001df0:	1ad3      	subs	r3, r2, r3
 8001df2:	2b64      	cmp	r3, #100	@ 0x64
 8001df4:	d901      	bls.n	8001dfa <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001df6:	2303      	movs	r3, #3
 8001df8:	e1ec      	b.n	80021d4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001dfa:	4b53      	ldr	r3, [pc, #332]	@ (8001f48 <HAL_RCC_OscConfig+0x26c>)
 8001dfc:	681b      	ldr	r3, [r3, #0]
 8001dfe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001e02:	2b00      	cmp	r3, #0
 8001e04:	d1f0      	bne.n	8001de8 <HAL_RCC_OscConfig+0x10c>
 8001e06:	e000      	b.n	8001e0a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001e08:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	681b      	ldr	r3, [r3, #0]
 8001e0e:	f003 0302 	and.w	r3, r3, #2
 8001e12:	2b00      	cmp	r3, #0
 8001e14:	d063      	beq.n	8001ede <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001e16:	4b4c      	ldr	r3, [pc, #304]	@ (8001f48 <HAL_RCC_OscConfig+0x26c>)
 8001e18:	685b      	ldr	r3, [r3, #4]
 8001e1a:	f003 030c 	and.w	r3, r3, #12
 8001e1e:	2b00      	cmp	r3, #0
 8001e20:	d00b      	beq.n	8001e3a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001e22:	4b49      	ldr	r3, [pc, #292]	@ (8001f48 <HAL_RCC_OscConfig+0x26c>)
 8001e24:	685b      	ldr	r3, [r3, #4]
 8001e26:	f003 030c 	and.w	r3, r3, #12
 8001e2a:	2b08      	cmp	r3, #8
 8001e2c:	d11c      	bne.n	8001e68 <HAL_RCC_OscConfig+0x18c>
 8001e2e:	4b46      	ldr	r3, [pc, #280]	@ (8001f48 <HAL_RCC_OscConfig+0x26c>)
 8001e30:	685b      	ldr	r3, [r3, #4]
 8001e32:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001e36:	2b00      	cmp	r3, #0
 8001e38:	d116      	bne.n	8001e68 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001e3a:	4b43      	ldr	r3, [pc, #268]	@ (8001f48 <HAL_RCC_OscConfig+0x26c>)
 8001e3c:	681b      	ldr	r3, [r3, #0]
 8001e3e:	f003 0302 	and.w	r3, r3, #2
 8001e42:	2b00      	cmp	r3, #0
 8001e44:	d005      	beq.n	8001e52 <HAL_RCC_OscConfig+0x176>
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	691b      	ldr	r3, [r3, #16]
 8001e4a:	2b01      	cmp	r3, #1
 8001e4c:	d001      	beq.n	8001e52 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001e4e:	2301      	movs	r3, #1
 8001e50:	e1c0      	b.n	80021d4 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001e52:	4b3d      	ldr	r3, [pc, #244]	@ (8001f48 <HAL_RCC_OscConfig+0x26c>)
 8001e54:	681b      	ldr	r3, [r3, #0]
 8001e56:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	695b      	ldr	r3, [r3, #20]
 8001e5e:	00db      	lsls	r3, r3, #3
 8001e60:	4939      	ldr	r1, [pc, #228]	@ (8001f48 <HAL_RCC_OscConfig+0x26c>)
 8001e62:	4313      	orrs	r3, r2
 8001e64:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001e66:	e03a      	b.n	8001ede <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	691b      	ldr	r3, [r3, #16]
 8001e6c:	2b00      	cmp	r3, #0
 8001e6e:	d020      	beq.n	8001eb2 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001e70:	4b36      	ldr	r3, [pc, #216]	@ (8001f4c <HAL_RCC_OscConfig+0x270>)
 8001e72:	2201      	movs	r2, #1
 8001e74:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e76:	f7ff f9ef 	bl	8001258 <HAL_GetTick>
 8001e7a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001e7c:	e008      	b.n	8001e90 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001e7e:	f7ff f9eb 	bl	8001258 <HAL_GetTick>
 8001e82:	4602      	mov	r2, r0
 8001e84:	693b      	ldr	r3, [r7, #16]
 8001e86:	1ad3      	subs	r3, r2, r3
 8001e88:	2b02      	cmp	r3, #2
 8001e8a:	d901      	bls.n	8001e90 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001e8c:	2303      	movs	r3, #3
 8001e8e:	e1a1      	b.n	80021d4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001e90:	4b2d      	ldr	r3, [pc, #180]	@ (8001f48 <HAL_RCC_OscConfig+0x26c>)
 8001e92:	681b      	ldr	r3, [r3, #0]
 8001e94:	f003 0302 	and.w	r3, r3, #2
 8001e98:	2b00      	cmp	r3, #0
 8001e9a:	d0f0      	beq.n	8001e7e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001e9c:	4b2a      	ldr	r3, [pc, #168]	@ (8001f48 <HAL_RCC_OscConfig+0x26c>)
 8001e9e:	681b      	ldr	r3, [r3, #0]
 8001ea0:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	695b      	ldr	r3, [r3, #20]
 8001ea8:	00db      	lsls	r3, r3, #3
 8001eaa:	4927      	ldr	r1, [pc, #156]	@ (8001f48 <HAL_RCC_OscConfig+0x26c>)
 8001eac:	4313      	orrs	r3, r2
 8001eae:	600b      	str	r3, [r1, #0]
 8001eb0:	e015      	b.n	8001ede <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001eb2:	4b26      	ldr	r3, [pc, #152]	@ (8001f4c <HAL_RCC_OscConfig+0x270>)
 8001eb4:	2200      	movs	r2, #0
 8001eb6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001eb8:	f7ff f9ce 	bl	8001258 <HAL_GetTick>
 8001ebc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001ebe:	e008      	b.n	8001ed2 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001ec0:	f7ff f9ca 	bl	8001258 <HAL_GetTick>
 8001ec4:	4602      	mov	r2, r0
 8001ec6:	693b      	ldr	r3, [r7, #16]
 8001ec8:	1ad3      	subs	r3, r2, r3
 8001eca:	2b02      	cmp	r3, #2
 8001ecc:	d901      	bls.n	8001ed2 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8001ece:	2303      	movs	r3, #3
 8001ed0:	e180      	b.n	80021d4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001ed2:	4b1d      	ldr	r3, [pc, #116]	@ (8001f48 <HAL_RCC_OscConfig+0x26c>)
 8001ed4:	681b      	ldr	r3, [r3, #0]
 8001ed6:	f003 0302 	and.w	r3, r3, #2
 8001eda:	2b00      	cmp	r3, #0
 8001edc:	d1f0      	bne.n	8001ec0 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	681b      	ldr	r3, [r3, #0]
 8001ee2:	f003 0308 	and.w	r3, r3, #8
 8001ee6:	2b00      	cmp	r3, #0
 8001ee8:	d03a      	beq.n	8001f60 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	699b      	ldr	r3, [r3, #24]
 8001eee:	2b00      	cmp	r3, #0
 8001ef0:	d019      	beq.n	8001f26 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001ef2:	4b17      	ldr	r3, [pc, #92]	@ (8001f50 <HAL_RCC_OscConfig+0x274>)
 8001ef4:	2201      	movs	r2, #1
 8001ef6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001ef8:	f7ff f9ae 	bl	8001258 <HAL_GetTick>
 8001efc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001efe:	e008      	b.n	8001f12 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001f00:	f7ff f9aa 	bl	8001258 <HAL_GetTick>
 8001f04:	4602      	mov	r2, r0
 8001f06:	693b      	ldr	r3, [r7, #16]
 8001f08:	1ad3      	subs	r3, r2, r3
 8001f0a:	2b02      	cmp	r3, #2
 8001f0c:	d901      	bls.n	8001f12 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8001f0e:	2303      	movs	r3, #3
 8001f10:	e160      	b.n	80021d4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001f12:	4b0d      	ldr	r3, [pc, #52]	@ (8001f48 <HAL_RCC_OscConfig+0x26c>)
 8001f14:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f16:	f003 0302 	and.w	r3, r3, #2
 8001f1a:	2b00      	cmp	r3, #0
 8001f1c:	d0f0      	beq.n	8001f00 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001f1e:	2001      	movs	r0, #1
 8001f20:	f000 fb1e 	bl	8002560 <RCC_Delay>
 8001f24:	e01c      	b.n	8001f60 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001f26:	4b0a      	ldr	r3, [pc, #40]	@ (8001f50 <HAL_RCC_OscConfig+0x274>)
 8001f28:	2200      	movs	r2, #0
 8001f2a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001f2c:	f7ff f994 	bl	8001258 <HAL_GetTick>
 8001f30:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001f32:	e00f      	b.n	8001f54 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001f34:	f7ff f990 	bl	8001258 <HAL_GetTick>
 8001f38:	4602      	mov	r2, r0
 8001f3a:	693b      	ldr	r3, [r7, #16]
 8001f3c:	1ad3      	subs	r3, r2, r3
 8001f3e:	2b02      	cmp	r3, #2
 8001f40:	d908      	bls.n	8001f54 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8001f42:	2303      	movs	r3, #3
 8001f44:	e146      	b.n	80021d4 <HAL_RCC_OscConfig+0x4f8>
 8001f46:	bf00      	nop
 8001f48:	40021000 	.word	0x40021000
 8001f4c:	42420000 	.word	0x42420000
 8001f50:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001f54:	4b92      	ldr	r3, [pc, #584]	@ (80021a0 <HAL_RCC_OscConfig+0x4c4>)
 8001f56:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f58:	f003 0302 	and.w	r3, r3, #2
 8001f5c:	2b00      	cmp	r3, #0
 8001f5e:	d1e9      	bne.n	8001f34 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	f003 0304 	and.w	r3, r3, #4
 8001f68:	2b00      	cmp	r3, #0
 8001f6a:	f000 80a6 	beq.w	80020ba <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001f6e:	2300      	movs	r3, #0
 8001f70:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001f72:	4b8b      	ldr	r3, [pc, #556]	@ (80021a0 <HAL_RCC_OscConfig+0x4c4>)
 8001f74:	69db      	ldr	r3, [r3, #28]
 8001f76:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001f7a:	2b00      	cmp	r3, #0
 8001f7c:	d10d      	bne.n	8001f9a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001f7e:	4b88      	ldr	r3, [pc, #544]	@ (80021a0 <HAL_RCC_OscConfig+0x4c4>)
 8001f80:	69db      	ldr	r3, [r3, #28]
 8001f82:	4a87      	ldr	r2, [pc, #540]	@ (80021a0 <HAL_RCC_OscConfig+0x4c4>)
 8001f84:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001f88:	61d3      	str	r3, [r2, #28]
 8001f8a:	4b85      	ldr	r3, [pc, #532]	@ (80021a0 <HAL_RCC_OscConfig+0x4c4>)
 8001f8c:	69db      	ldr	r3, [r3, #28]
 8001f8e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001f92:	60bb      	str	r3, [r7, #8]
 8001f94:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001f96:	2301      	movs	r3, #1
 8001f98:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001f9a:	4b82      	ldr	r3, [pc, #520]	@ (80021a4 <HAL_RCC_OscConfig+0x4c8>)
 8001f9c:	681b      	ldr	r3, [r3, #0]
 8001f9e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001fa2:	2b00      	cmp	r3, #0
 8001fa4:	d118      	bne.n	8001fd8 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001fa6:	4b7f      	ldr	r3, [pc, #508]	@ (80021a4 <HAL_RCC_OscConfig+0x4c8>)
 8001fa8:	681b      	ldr	r3, [r3, #0]
 8001faa:	4a7e      	ldr	r2, [pc, #504]	@ (80021a4 <HAL_RCC_OscConfig+0x4c8>)
 8001fac:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001fb0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001fb2:	f7ff f951 	bl	8001258 <HAL_GetTick>
 8001fb6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001fb8:	e008      	b.n	8001fcc <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001fba:	f7ff f94d 	bl	8001258 <HAL_GetTick>
 8001fbe:	4602      	mov	r2, r0
 8001fc0:	693b      	ldr	r3, [r7, #16]
 8001fc2:	1ad3      	subs	r3, r2, r3
 8001fc4:	2b64      	cmp	r3, #100	@ 0x64
 8001fc6:	d901      	bls.n	8001fcc <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001fc8:	2303      	movs	r3, #3
 8001fca:	e103      	b.n	80021d4 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001fcc:	4b75      	ldr	r3, [pc, #468]	@ (80021a4 <HAL_RCC_OscConfig+0x4c8>)
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001fd4:	2b00      	cmp	r3, #0
 8001fd6:	d0f0      	beq.n	8001fba <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	68db      	ldr	r3, [r3, #12]
 8001fdc:	2b01      	cmp	r3, #1
 8001fde:	d106      	bne.n	8001fee <HAL_RCC_OscConfig+0x312>
 8001fe0:	4b6f      	ldr	r3, [pc, #444]	@ (80021a0 <HAL_RCC_OscConfig+0x4c4>)
 8001fe2:	6a1b      	ldr	r3, [r3, #32]
 8001fe4:	4a6e      	ldr	r2, [pc, #440]	@ (80021a0 <HAL_RCC_OscConfig+0x4c4>)
 8001fe6:	f043 0301 	orr.w	r3, r3, #1
 8001fea:	6213      	str	r3, [r2, #32]
 8001fec:	e02d      	b.n	800204a <HAL_RCC_OscConfig+0x36e>
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	68db      	ldr	r3, [r3, #12]
 8001ff2:	2b00      	cmp	r3, #0
 8001ff4:	d10c      	bne.n	8002010 <HAL_RCC_OscConfig+0x334>
 8001ff6:	4b6a      	ldr	r3, [pc, #424]	@ (80021a0 <HAL_RCC_OscConfig+0x4c4>)
 8001ff8:	6a1b      	ldr	r3, [r3, #32]
 8001ffa:	4a69      	ldr	r2, [pc, #420]	@ (80021a0 <HAL_RCC_OscConfig+0x4c4>)
 8001ffc:	f023 0301 	bic.w	r3, r3, #1
 8002000:	6213      	str	r3, [r2, #32]
 8002002:	4b67      	ldr	r3, [pc, #412]	@ (80021a0 <HAL_RCC_OscConfig+0x4c4>)
 8002004:	6a1b      	ldr	r3, [r3, #32]
 8002006:	4a66      	ldr	r2, [pc, #408]	@ (80021a0 <HAL_RCC_OscConfig+0x4c4>)
 8002008:	f023 0304 	bic.w	r3, r3, #4
 800200c:	6213      	str	r3, [r2, #32]
 800200e:	e01c      	b.n	800204a <HAL_RCC_OscConfig+0x36e>
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	68db      	ldr	r3, [r3, #12]
 8002014:	2b05      	cmp	r3, #5
 8002016:	d10c      	bne.n	8002032 <HAL_RCC_OscConfig+0x356>
 8002018:	4b61      	ldr	r3, [pc, #388]	@ (80021a0 <HAL_RCC_OscConfig+0x4c4>)
 800201a:	6a1b      	ldr	r3, [r3, #32]
 800201c:	4a60      	ldr	r2, [pc, #384]	@ (80021a0 <HAL_RCC_OscConfig+0x4c4>)
 800201e:	f043 0304 	orr.w	r3, r3, #4
 8002022:	6213      	str	r3, [r2, #32]
 8002024:	4b5e      	ldr	r3, [pc, #376]	@ (80021a0 <HAL_RCC_OscConfig+0x4c4>)
 8002026:	6a1b      	ldr	r3, [r3, #32]
 8002028:	4a5d      	ldr	r2, [pc, #372]	@ (80021a0 <HAL_RCC_OscConfig+0x4c4>)
 800202a:	f043 0301 	orr.w	r3, r3, #1
 800202e:	6213      	str	r3, [r2, #32]
 8002030:	e00b      	b.n	800204a <HAL_RCC_OscConfig+0x36e>
 8002032:	4b5b      	ldr	r3, [pc, #364]	@ (80021a0 <HAL_RCC_OscConfig+0x4c4>)
 8002034:	6a1b      	ldr	r3, [r3, #32]
 8002036:	4a5a      	ldr	r2, [pc, #360]	@ (80021a0 <HAL_RCC_OscConfig+0x4c4>)
 8002038:	f023 0301 	bic.w	r3, r3, #1
 800203c:	6213      	str	r3, [r2, #32]
 800203e:	4b58      	ldr	r3, [pc, #352]	@ (80021a0 <HAL_RCC_OscConfig+0x4c4>)
 8002040:	6a1b      	ldr	r3, [r3, #32]
 8002042:	4a57      	ldr	r2, [pc, #348]	@ (80021a0 <HAL_RCC_OscConfig+0x4c4>)
 8002044:	f023 0304 	bic.w	r3, r3, #4
 8002048:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	68db      	ldr	r3, [r3, #12]
 800204e:	2b00      	cmp	r3, #0
 8002050:	d015      	beq.n	800207e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002052:	f7ff f901 	bl	8001258 <HAL_GetTick>
 8002056:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002058:	e00a      	b.n	8002070 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800205a:	f7ff f8fd 	bl	8001258 <HAL_GetTick>
 800205e:	4602      	mov	r2, r0
 8002060:	693b      	ldr	r3, [r7, #16]
 8002062:	1ad3      	subs	r3, r2, r3
 8002064:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002068:	4293      	cmp	r3, r2
 800206a:	d901      	bls.n	8002070 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 800206c:	2303      	movs	r3, #3
 800206e:	e0b1      	b.n	80021d4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002070:	4b4b      	ldr	r3, [pc, #300]	@ (80021a0 <HAL_RCC_OscConfig+0x4c4>)
 8002072:	6a1b      	ldr	r3, [r3, #32]
 8002074:	f003 0302 	and.w	r3, r3, #2
 8002078:	2b00      	cmp	r3, #0
 800207a:	d0ee      	beq.n	800205a <HAL_RCC_OscConfig+0x37e>
 800207c:	e014      	b.n	80020a8 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800207e:	f7ff f8eb 	bl	8001258 <HAL_GetTick>
 8002082:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002084:	e00a      	b.n	800209c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002086:	f7ff f8e7 	bl	8001258 <HAL_GetTick>
 800208a:	4602      	mov	r2, r0
 800208c:	693b      	ldr	r3, [r7, #16]
 800208e:	1ad3      	subs	r3, r2, r3
 8002090:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002094:	4293      	cmp	r3, r2
 8002096:	d901      	bls.n	800209c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002098:	2303      	movs	r3, #3
 800209a:	e09b      	b.n	80021d4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800209c:	4b40      	ldr	r3, [pc, #256]	@ (80021a0 <HAL_RCC_OscConfig+0x4c4>)
 800209e:	6a1b      	ldr	r3, [r3, #32]
 80020a0:	f003 0302 	and.w	r3, r3, #2
 80020a4:	2b00      	cmp	r3, #0
 80020a6:	d1ee      	bne.n	8002086 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80020a8:	7dfb      	ldrb	r3, [r7, #23]
 80020aa:	2b01      	cmp	r3, #1
 80020ac:	d105      	bne.n	80020ba <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80020ae:	4b3c      	ldr	r3, [pc, #240]	@ (80021a0 <HAL_RCC_OscConfig+0x4c4>)
 80020b0:	69db      	ldr	r3, [r3, #28]
 80020b2:	4a3b      	ldr	r2, [pc, #236]	@ (80021a0 <HAL_RCC_OscConfig+0x4c4>)
 80020b4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80020b8:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	69db      	ldr	r3, [r3, #28]
 80020be:	2b00      	cmp	r3, #0
 80020c0:	f000 8087 	beq.w	80021d2 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80020c4:	4b36      	ldr	r3, [pc, #216]	@ (80021a0 <HAL_RCC_OscConfig+0x4c4>)
 80020c6:	685b      	ldr	r3, [r3, #4]
 80020c8:	f003 030c 	and.w	r3, r3, #12
 80020cc:	2b08      	cmp	r3, #8
 80020ce:	d061      	beq.n	8002194 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	69db      	ldr	r3, [r3, #28]
 80020d4:	2b02      	cmp	r3, #2
 80020d6:	d146      	bne.n	8002166 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80020d8:	4b33      	ldr	r3, [pc, #204]	@ (80021a8 <HAL_RCC_OscConfig+0x4cc>)
 80020da:	2200      	movs	r2, #0
 80020dc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80020de:	f7ff f8bb 	bl	8001258 <HAL_GetTick>
 80020e2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80020e4:	e008      	b.n	80020f8 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80020e6:	f7ff f8b7 	bl	8001258 <HAL_GetTick>
 80020ea:	4602      	mov	r2, r0
 80020ec:	693b      	ldr	r3, [r7, #16]
 80020ee:	1ad3      	subs	r3, r2, r3
 80020f0:	2b02      	cmp	r3, #2
 80020f2:	d901      	bls.n	80020f8 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80020f4:	2303      	movs	r3, #3
 80020f6:	e06d      	b.n	80021d4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80020f8:	4b29      	ldr	r3, [pc, #164]	@ (80021a0 <HAL_RCC_OscConfig+0x4c4>)
 80020fa:	681b      	ldr	r3, [r3, #0]
 80020fc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002100:	2b00      	cmp	r3, #0
 8002102:	d1f0      	bne.n	80020e6 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	6a1b      	ldr	r3, [r3, #32]
 8002108:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800210c:	d108      	bne.n	8002120 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800210e:	4b24      	ldr	r3, [pc, #144]	@ (80021a0 <HAL_RCC_OscConfig+0x4c4>)
 8002110:	685b      	ldr	r3, [r3, #4]
 8002112:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	689b      	ldr	r3, [r3, #8]
 800211a:	4921      	ldr	r1, [pc, #132]	@ (80021a0 <HAL_RCC_OscConfig+0x4c4>)
 800211c:	4313      	orrs	r3, r2
 800211e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002120:	4b1f      	ldr	r3, [pc, #124]	@ (80021a0 <HAL_RCC_OscConfig+0x4c4>)
 8002122:	685b      	ldr	r3, [r3, #4]
 8002124:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	6a19      	ldr	r1, [r3, #32]
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002130:	430b      	orrs	r3, r1
 8002132:	491b      	ldr	r1, [pc, #108]	@ (80021a0 <HAL_RCC_OscConfig+0x4c4>)
 8002134:	4313      	orrs	r3, r2
 8002136:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002138:	4b1b      	ldr	r3, [pc, #108]	@ (80021a8 <HAL_RCC_OscConfig+0x4cc>)
 800213a:	2201      	movs	r2, #1
 800213c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800213e:	f7ff f88b 	bl	8001258 <HAL_GetTick>
 8002142:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002144:	e008      	b.n	8002158 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002146:	f7ff f887 	bl	8001258 <HAL_GetTick>
 800214a:	4602      	mov	r2, r0
 800214c:	693b      	ldr	r3, [r7, #16]
 800214e:	1ad3      	subs	r3, r2, r3
 8002150:	2b02      	cmp	r3, #2
 8002152:	d901      	bls.n	8002158 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002154:	2303      	movs	r3, #3
 8002156:	e03d      	b.n	80021d4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002158:	4b11      	ldr	r3, [pc, #68]	@ (80021a0 <HAL_RCC_OscConfig+0x4c4>)
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002160:	2b00      	cmp	r3, #0
 8002162:	d0f0      	beq.n	8002146 <HAL_RCC_OscConfig+0x46a>
 8002164:	e035      	b.n	80021d2 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002166:	4b10      	ldr	r3, [pc, #64]	@ (80021a8 <HAL_RCC_OscConfig+0x4cc>)
 8002168:	2200      	movs	r2, #0
 800216a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800216c:	f7ff f874 	bl	8001258 <HAL_GetTick>
 8002170:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002172:	e008      	b.n	8002186 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002174:	f7ff f870 	bl	8001258 <HAL_GetTick>
 8002178:	4602      	mov	r2, r0
 800217a:	693b      	ldr	r3, [r7, #16]
 800217c:	1ad3      	subs	r3, r2, r3
 800217e:	2b02      	cmp	r3, #2
 8002180:	d901      	bls.n	8002186 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8002182:	2303      	movs	r3, #3
 8002184:	e026      	b.n	80021d4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002186:	4b06      	ldr	r3, [pc, #24]	@ (80021a0 <HAL_RCC_OscConfig+0x4c4>)
 8002188:	681b      	ldr	r3, [r3, #0]
 800218a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800218e:	2b00      	cmp	r3, #0
 8002190:	d1f0      	bne.n	8002174 <HAL_RCC_OscConfig+0x498>
 8002192:	e01e      	b.n	80021d2 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	69db      	ldr	r3, [r3, #28]
 8002198:	2b01      	cmp	r3, #1
 800219a:	d107      	bne.n	80021ac <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 800219c:	2301      	movs	r3, #1
 800219e:	e019      	b.n	80021d4 <HAL_RCC_OscConfig+0x4f8>
 80021a0:	40021000 	.word	0x40021000
 80021a4:	40007000 	.word	0x40007000
 80021a8:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80021ac:	4b0b      	ldr	r3, [pc, #44]	@ (80021dc <HAL_RCC_OscConfig+0x500>)
 80021ae:	685b      	ldr	r3, [r3, #4]
 80021b0:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80021b2:	68fb      	ldr	r3, [r7, #12]
 80021b4:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	6a1b      	ldr	r3, [r3, #32]
 80021bc:	429a      	cmp	r2, r3
 80021be:	d106      	bne.n	80021ce <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80021c0:	68fb      	ldr	r3, [r7, #12]
 80021c2:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80021ca:	429a      	cmp	r2, r3
 80021cc:	d001      	beq.n	80021d2 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80021ce:	2301      	movs	r3, #1
 80021d0:	e000      	b.n	80021d4 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80021d2:	2300      	movs	r3, #0
}
 80021d4:	4618      	mov	r0, r3
 80021d6:	3718      	adds	r7, #24
 80021d8:	46bd      	mov	sp, r7
 80021da:	bd80      	pop	{r7, pc}
 80021dc:	40021000 	.word	0x40021000

080021e0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80021e0:	b580      	push	{r7, lr}
 80021e2:	b084      	sub	sp, #16
 80021e4:	af00      	add	r7, sp, #0
 80021e6:	6078      	str	r0, [r7, #4]
 80021e8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	2b00      	cmp	r3, #0
 80021ee:	d101      	bne.n	80021f4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80021f0:	2301      	movs	r3, #1
 80021f2:	e0d0      	b.n	8002396 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80021f4:	4b6a      	ldr	r3, [pc, #424]	@ (80023a0 <HAL_RCC_ClockConfig+0x1c0>)
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	f003 0307 	and.w	r3, r3, #7
 80021fc:	683a      	ldr	r2, [r7, #0]
 80021fe:	429a      	cmp	r2, r3
 8002200:	d910      	bls.n	8002224 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002202:	4b67      	ldr	r3, [pc, #412]	@ (80023a0 <HAL_RCC_ClockConfig+0x1c0>)
 8002204:	681b      	ldr	r3, [r3, #0]
 8002206:	f023 0207 	bic.w	r2, r3, #7
 800220a:	4965      	ldr	r1, [pc, #404]	@ (80023a0 <HAL_RCC_ClockConfig+0x1c0>)
 800220c:	683b      	ldr	r3, [r7, #0]
 800220e:	4313      	orrs	r3, r2
 8002210:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002212:	4b63      	ldr	r3, [pc, #396]	@ (80023a0 <HAL_RCC_ClockConfig+0x1c0>)
 8002214:	681b      	ldr	r3, [r3, #0]
 8002216:	f003 0307 	and.w	r3, r3, #7
 800221a:	683a      	ldr	r2, [r7, #0]
 800221c:	429a      	cmp	r2, r3
 800221e:	d001      	beq.n	8002224 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002220:	2301      	movs	r3, #1
 8002222:	e0b8      	b.n	8002396 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	681b      	ldr	r3, [r3, #0]
 8002228:	f003 0302 	and.w	r3, r3, #2
 800222c:	2b00      	cmp	r3, #0
 800222e:	d020      	beq.n	8002272 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	681b      	ldr	r3, [r3, #0]
 8002234:	f003 0304 	and.w	r3, r3, #4
 8002238:	2b00      	cmp	r3, #0
 800223a:	d005      	beq.n	8002248 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800223c:	4b59      	ldr	r3, [pc, #356]	@ (80023a4 <HAL_RCC_ClockConfig+0x1c4>)
 800223e:	685b      	ldr	r3, [r3, #4]
 8002240:	4a58      	ldr	r2, [pc, #352]	@ (80023a4 <HAL_RCC_ClockConfig+0x1c4>)
 8002242:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8002246:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	f003 0308 	and.w	r3, r3, #8
 8002250:	2b00      	cmp	r3, #0
 8002252:	d005      	beq.n	8002260 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002254:	4b53      	ldr	r3, [pc, #332]	@ (80023a4 <HAL_RCC_ClockConfig+0x1c4>)
 8002256:	685b      	ldr	r3, [r3, #4]
 8002258:	4a52      	ldr	r2, [pc, #328]	@ (80023a4 <HAL_RCC_ClockConfig+0x1c4>)
 800225a:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 800225e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002260:	4b50      	ldr	r3, [pc, #320]	@ (80023a4 <HAL_RCC_ClockConfig+0x1c4>)
 8002262:	685b      	ldr	r3, [r3, #4]
 8002264:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	689b      	ldr	r3, [r3, #8]
 800226c:	494d      	ldr	r1, [pc, #308]	@ (80023a4 <HAL_RCC_ClockConfig+0x1c4>)
 800226e:	4313      	orrs	r3, r2
 8002270:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	681b      	ldr	r3, [r3, #0]
 8002276:	f003 0301 	and.w	r3, r3, #1
 800227a:	2b00      	cmp	r3, #0
 800227c:	d040      	beq.n	8002300 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	685b      	ldr	r3, [r3, #4]
 8002282:	2b01      	cmp	r3, #1
 8002284:	d107      	bne.n	8002296 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002286:	4b47      	ldr	r3, [pc, #284]	@ (80023a4 <HAL_RCC_ClockConfig+0x1c4>)
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800228e:	2b00      	cmp	r3, #0
 8002290:	d115      	bne.n	80022be <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002292:	2301      	movs	r3, #1
 8002294:	e07f      	b.n	8002396 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	685b      	ldr	r3, [r3, #4]
 800229a:	2b02      	cmp	r3, #2
 800229c:	d107      	bne.n	80022ae <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800229e:	4b41      	ldr	r3, [pc, #260]	@ (80023a4 <HAL_RCC_ClockConfig+0x1c4>)
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80022a6:	2b00      	cmp	r3, #0
 80022a8:	d109      	bne.n	80022be <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80022aa:	2301      	movs	r3, #1
 80022ac:	e073      	b.n	8002396 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80022ae:	4b3d      	ldr	r3, [pc, #244]	@ (80023a4 <HAL_RCC_ClockConfig+0x1c4>)
 80022b0:	681b      	ldr	r3, [r3, #0]
 80022b2:	f003 0302 	and.w	r3, r3, #2
 80022b6:	2b00      	cmp	r3, #0
 80022b8:	d101      	bne.n	80022be <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80022ba:	2301      	movs	r3, #1
 80022bc:	e06b      	b.n	8002396 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80022be:	4b39      	ldr	r3, [pc, #228]	@ (80023a4 <HAL_RCC_ClockConfig+0x1c4>)
 80022c0:	685b      	ldr	r3, [r3, #4]
 80022c2:	f023 0203 	bic.w	r2, r3, #3
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	685b      	ldr	r3, [r3, #4]
 80022ca:	4936      	ldr	r1, [pc, #216]	@ (80023a4 <HAL_RCC_ClockConfig+0x1c4>)
 80022cc:	4313      	orrs	r3, r2
 80022ce:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80022d0:	f7fe ffc2 	bl	8001258 <HAL_GetTick>
 80022d4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80022d6:	e00a      	b.n	80022ee <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80022d8:	f7fe ffbe 	bl	8001258 <HAL_GetTick>
 80022dc:	4602      	mov	r2, r0
 80022de:	68fb      	ldr	r3, [r7, #12]
 80022e0:	1ad3      	subs	r3, r2, r3
 80022e2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80022e6:	4293      	cmp	r3, r2
 80022e8:	d901      	bls.n	80022ee <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80022ea:	2303      	movs	r3, #3
 80022ec:	e053      	b.n	8002396 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80022ee:	4b2d      	ldr	r3, [pc, #180]	@ (80023a4 <HAL_RCC_ClockConfig+0x1c4>)
 80022f0:	685b      	ldr	r3, [r3, #4]
 80022f2:	f003 020c 	and.w	r2, r3, #12
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	685b      	ldr	r3, [r3, #4]
 80022fa:	009b      	lsls	r3, r3, #2
 80022fc:	429a      	cmp	r2, r3
 80022fe:	d1eb      	bne.n	80022d8 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002300:	4b27      	ldr	r3, [pc, #156]	@ (80023a0 <HAL_RCC_ClockConfig+0x1c0>)
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	f003 0307 	and.w	r3, r3, #7
 8002308:	683a      	ldr	r2, [r7, #0]
 800230a:	429a      	cmp	r2, r3
 800230c:	d210      	bcs.n	8002330 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800230e:	4b24      	ldr	r3, [pc, #144]	@ (80023a0 <HAL_RCC_ClockConfig+0x1c0>)
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	f023 0207 	bic.w	r2, r3, #7
 8002316:	4922      	ldr	r1, [pc, #136]	@ (80023a0 <HAL_RCC_ClockConfig+0x1c0>)
 8002318:	683b      	ldr	r3, [r7, #0]
 800231a:	4313      	orrs	r3, r2
 800231c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800231e:	4b20      	ldr	r3, [pc, #128]	@ (80023a0 <HAL_RCC_ClockConfig+0x1c0>)
 8002320:	681b      	ldr	r3, [r3, #0]
 8002322:	f003 0307 	and.w	r3, r3, #7
 8002326:	683a      	ldr	r2, [r7, #0]
 8002328:	429a      	cmp	r2, r3
 800232a:	d001      	beq.n	8002330 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 800232c:	2301      	movs	r3, #1
 800232e:	e032      	b.n	8002396 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	f003 0304 	and.w	r3, r3, #4
 8002338:	2b00      	cmp	r3, #0
 800233a:	d008      	beq.n	800234e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800233c:	4b19      	ldr	r3, [pc, #100]	@ (80023a4 <HAL_RCC_ClockConfig+0x1c4>)
 800233e:	685b      	ldr	r3, [r3, #4]
 8002340:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	68db      	ldr	r3, [r3, #12]
 8002348:	4916      	ldr	r1, [pc, #88]	@ (80023a4 <HAL_RCC_ClockConfig+0x1c4>)
 800234a:	4313      	orrs	r3, r2
 800234c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	f003 0308 	and.w	r3, r3, #8
 8002356:	2b00      	cmp	r3, #0
 8002358:	d009      	beq.n	800236e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800235a:	4b12      	ldr	r3, [pc, #72]	@ (80023a4 <HAL_RCC_ClockConfig+0x1c4>)
 800235c:	685b      	ldr	r3, [r3, #4]
 800235e:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	691b      	ldr	r3, [r3, #16]
 8002366:	00db      	lsls	r3, r3, #3
 8002368:	490e      	ldr	r1, [pc, #56]	@ (80023a4 <HAL_RCC_ClockConfig+0x1c4>)
 800236a:	4313      	orrs	r3, r2
 800236c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800236e:	f000 f82d 	bl	80023cc <HAL_RCC_GetSysClockFreq>
 8002372:	4602      	mov	r2, r0
 8002374:	4b0b      	ldr	r3, [pc, #44]	@ (80023a4 <HAL_RCC_ClockConfig+0x1c4>)
 8002376:	685b      	ldr	r3, [r3, #4]
 8002378:	091b      	lsrs	r3, r3, #4
 800237a:	f003 030f 	and.w	r3, r3, #15
 800237e:	490a      	ldr	r1, [pc, #40]	@ (80023a8 <HAL_RCC_ClockConfig+0x1c8>)
 8002380:	5ccb      	ldrb	r3, [r1, r3]
 8002382:	fa22 f303 	lsr.w	r3, r2, r3
 8002386:	4a09      	ldr	r2, [pc, #36]	@ (80023ac <HAL_RCC_ClockConfig+0x1cc>)
 8002388:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800238a:	4b09      	ldr	r3, [pc, #36]	@ (80023b0 <HAL_RCC_ClockConfig+0x1d0>)
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	4618      	mov	r0, r3
 8002390:	f7fe fb5e 	bl	8000a50 <HAL_InitTick>

  return HAL_OK;
 8002394:	2300      	movs	r3, #0
}
 8002396:	4618      	mov	r0, r3
 8002398:	3710      	adds	r7, #16
 800239a:	46bd      	mov	sp, r7
 800239c:	bd80      	pop	{r7, pc}
 800239e:	bf00      	nop
 80023a0:	40022000 	.word	0x40022000
 80023a4:	40021000 	.word	0x40021000
 80023a8:	08007f84 	.word	0x08007f84
 80023ac:	20000000 	.word	0x20000000
 80023b0:	20000004 	.word	0x20000004

080023b4 <HAL_RCC_EnableCSS>:
  *         allowing the MCU to perform rescue operations. The CSSI is linked to
  *         the Cortex-M3 NMI (Non-Maskable Interrupt) exception vector.
  * @retval None
  */
void HAL_RCC_EnableCSS(void)
{
 80023b4:	b480      	push	{r7}
 80023b6:	af00      	add	r7, sp, #0
  *(__IO uint32_t *) RCC_CR_CSSON_BB = (uint32_t)ENABLE;
 80023b8:	4b03      	ldr	r3, [pc, #12]	@ (80023c8 <HAL_RCC_EnableCSS+0x14>)
 80023ba:	2201      	movs	r2, #1
 80023bc:	601a      	str	r2, [r3, #0]
}
 80023be:	bf00      	nop
 80023c0:	46bd      	mov	sp, r7
 80023c2:	bc80      	pop	{r7}
 80023c4:	4770      	bx	lr
 80023c6:	bf00      	nop
 80023c8:	4242004c 	.word	0x4242004c

080023cc <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80023cc:	b480      	push	{r7}
 80023ce:	b087      	sub	sp, #28
 80023d0:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80023d2:	2300      	movs	r3, #0
 80023d4:	60fb      	str	r3, [r7, #12]
 80023d6:	2300      	movs	r3, #0
 80023d8:	60bb      	str	r3, [r7, #8]
 80023da:	2300      	movs	r3, #0
 80023dc:	617b      	str	r3, [r7, #20]
 80023de:	2300      	movs	r3, #0
 80023e0:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80023e2:	2300      	movs	r3, #0
 80023e4:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80023e6:	4b1e      	ldr	r3, [pc, #120]	@ (8002460 <HAL_RCC_GetSysClockFreq+0x94>)
 80023e8:	685b      	ldr	r3, [r3, #4]
 80023ea:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80023ec:	68fb      	ldr	r3, [r7, #12]
 80023ee:	f003 030c 	and.w	r3, r3, #12
 80023f2:	2b04      	cmp	r3, #4
 80023f4:	d002      	beq.n	80023fc <HAL_RCC_GetSysClockFreq+0x30>
 80023f6:	2b08      	cmp	r3, #8
 80023f8:	d003      	beq.n	8002402 <HAL_RCC_GetSysClockFreq+0x36>
 80023fa:	e027      	b.n	800244c <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80023fc:	4b19      	ldr	r3, [pc, #100]	@ (8002464 <HAL_RCC_GetSysClockFreq+0x98>)
 80023fe:	613b      	str	r3, [r7, #16]
      break;
 8002400:	e027      	b.n	8002452 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002402:	68fb      	ldr	r3, [r7, #12]
 8002404:	0c9b      	lsrs	r3, r3, #18
 8002406:	f003 030f 	and.w	r3, r3, #15
 800240a:	4a17      	ldr	r2, [pc, #92]	@ (8002468 <HAL_RCC_GetSysClockFreq+0x9c>)
 800240c:	5cd3      	ldrb	r3, [r2, r3]
 800240e:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002410:	68fb      	ldr	r3, [r7, #12]
 8002412:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002416:	2b00      	cmp	r3, #0
 8002418:	d010      	beq.n	800243c <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800241a:	4b11      	ldr	r3, [pc, #68]	@ (8002460 <HAL_RCC_GetSysClockFreq+0x94>)
 800241c:	685b      	ldr	r3, [r3, #4]
 800241e:	0c5b      	lsrs	r3, r3, #17
 8002420:	f003 0301 	and.w	r3, r3, #1
 8002424:	4a11      	ldr	r2, [pc, #68]	@ (800246c <HAL_RCC_GetSysClockFreq+0xa0>)
 8002426:	5cd3      	ldrb	r3, [r2, r3]
 8002428:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	4a0d      	ldr	r2, [pc, #52]	@ (8002464 <HAL_RCC_GetSysClockFreq+0x98>)
 800242e:	fb03 f202 	mul.w	r2, r3, r2
 8002432:	68bb      	ldr	r3, [r7, #8]
 8002434:	fbb2 f3f3 	udiv	r3, r2, r3
 8002438:	617b      	str	r3, [r7, #20]
 800243a:	e004      	b.n	8002446 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	4a0c      	ldr	r2, [pc, #48]	@ (8002470 <HAL_RCC_GetSysClockFreq+0xa4>)
 8002440:	fb02 f303 	mul.w	r3, r2, r3
 8002444:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8002446:	697b      	ldr	r3, [r7, #20]
 8002448:	613b      	str	r3, [r7, #16]
      break;
 800244a:	e002      	b.n	8002452 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800244c:	4b05      	ldr	r3, [pc, #20]	@ (8002464 <HAL_RCC_GetSysClockFreq+0x98>)
 800244e:	613b      	str	r3, [r7, #16]
      break;
 8002450:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002452:	693b      	ldr	r3, [r7, #16]
}
 8002454:	4618      	mov	r0, r3
 8002456:	371c      	adds	r7, #28
 8002458:	46bd      	mov	sp, r7
 800245a:	bc80      	pop	{r7}
 800245c:	4770      	bx	lr
 800245e:	bf00      	nop
 8002460:	40021000 	.word	0x40021000
 8002464:	007a1200 	.word	0x007a1200
 8002468:	08007f9c 	.word	0x08007f9c
 800246c:	08007fac 	.word	0x08007fac
 8002470:	003d0900 	.word	0x003d0900

08002474 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002474:	b480      	push	{r7}
 8002476:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002478:	4b02      	ldr	r3, [pc, #8]	@ (8002484 <HAL_RCC_GetHCLKFreq+0x10>)
 800247a:	681b      	ldr	r3, [r3, #0]
}
 800247c:	4618      	mov	r0, r3
 800247e:	46bd      	mov	sp, r7
 8002480:	bc80      	pop	{r7}
 8002482:	4770      	bx	lr
 8002484:	20000000 	.word	0x20000000

08002488 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002488:	b580      	push	{r7, lr}
 800248a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800248c:	f7ff fff2 	bl	8002474 <HAL_RCC_GetHCLKFreq>
 8002490:	4602      	mov	r2, r0
 8002492:	4b05      	ldr	r3, [pc, #20]	@ (80024a8 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002494:	685b      	ldr	r3, [r3, #4]
 8002496:	0a1b      	lsrs	r3, r3, #8
 8002498:	f003 0307 	and.w	r3, r3, #7
 800249c:	4903      	ldr	r1, [pc, #12]	@ (80024ac <HAL_RCC_GetPCLK1Freq+0x24>)
 800249e:	5ccb      	ldrb	r3, [r1, r3]
 80024a0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80024a4:	4618      	mov	r0, r3
 80024a6:	bd80      	pop	{r7, pc}
 80024a8:	40021000 	.word	0x40021000
 80024ac:	08007f94 	.word	0x08007f94

080024b0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80024b0:	b580      	push	{r7, lr}
 80024b2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80024b4:	f7ff ffde 	bl	8002474 <HAL_RCC_GetHCLKFreq>
 80024b8:	4602      	mov	r2, r0
 80024ba:	4b05      	ldr	r3, [pc, #20]	@ (80024d0 <HAL_RCC_GetPCLK2Freq+0x20>)
 80024bc:	685b      	ldr	r3, [r3, #4]
 80024be:	0adb      	lsrs	r3, r3, #11
 80024c0:	f003 0307 	and.w	r3, r3, #7
 80024c4:	4903      	ldr	r1, [pc, #12]	@ (80024d4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80024c6:	5ccb      	ldrb	r3, [r1, r3]
 80024c8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80024cc:	4618      	mov	r0, r3
 80024ce:	bd80      	pop	{r7, pc}
 80024d0:	40021000 	.word	0x40021000
 80024d4:	08007f94 	.word	0x08007f94

080024d8 <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80024d8:	b480      	push	{r7}
 80024da:	b083      	sub	sp, #12
 80024dc:	af00      	add	r7, sp, #0
 80024de:	6078      	str	r0, [r7, #4]
 80024e0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	220f      	movs	r2, #15
 80024e6:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80024e8:	4b11      	ldr	r3, [pc, #68]	@ (8002530 <HAL_RCC_GetClockConfig+0x58>)
 80024ea:	685b      	ldr	r3, [r3, #4]
 80024ec:	f003 0203 	and.w	r2, r3, #3
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 80024f4:	4b0e      	ldr	r3, [pc, #56]	@ (8002530 <HAL_RCC_GetClockConfig+0x58>)
 80024f6:	685b      	ldr	r3, [r3, #4]
 80024f8:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8002500:	4b0b      	ldr	r3, [pc, #44]	@ (8002530 <HAL_RCC_GetClockConfig+0x58>)
 8002502:	685b      	ldr	r3, [r3, #4]
 8002504:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 800250c:	4b08      	ldr	r3, [pc, #32]	@ (8002530 <HAL_RCC_GetClockConfig+0x58>)
 800250e:	685b      	ldr	r3, [r3, #4]
 8002510:	08db      	lsrs	r3, r3, #3
 8002512:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	611a      	str	r2, [r3, #16]

#if   defined(FLASH_ACR_LATENCY)
  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800251a:	4b06      	ldr	r3, [pc, #24]	@ (8002534 <HAL_RCC_GetClockConfig+0x5c>)
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	f003 0207 	and.w	r2, r3, #7
 8002522:	683b      	ldr	r3, [r7, #0]
 8002524:	601a      	str	r2, [r3, #0]
#else
  /* For VALUE lines devices, only LATENCY_0 can be set*/
  *pFLatency = (uint32_t)FLASH_LATENCY_0;
#endif
}
 8002526:	bf00      	nop
 8002528:	370c      	adds	r7, #12
 800252a:	46bd      	mov	sp, r7
 800252c:	bc80      	pop	{r7}
 800252e:	4770      	bx	lr
 8002530:	40021000 	.word	0x40021000
 8002534:	40022000 	.word	0x40022000

08002538 <HAL_RCC_NMI_IRQHandler>:
  * @brief This function handles the RCC CSS interrupt request.
  * @note This API should be called under the NMI_Handler().
  * @retval None
  */
void HAL_RCC_NMI_IRQHandler(void)
{
 8002538:	b580      	push	{r7, lr}
 800253a:	af00      	add	r7, sp, #0
  /* Check RCC CSSF flag  */
  if (__HAL_RCC_GET_IT(RCC_IT_CSS))
 800253c:	4b06      	ldr	r3, [pc, #24]	@ (8002558 <HAL_RCC_NMI_IRQHandler+0x20>)
 800253e:	689b      	ldr	r3, [r3, #8]
 8002540:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002544:	2b80      	cmp	r3, #128	@ 0x80
 8002546:	d104      	bne.n	8002552 <HAL_RCC_NMI_IRQHandler+0x1a>
  {
    /* RCC Clock Security System interrupt user callback */
    HAL_RCC_CSSCallback();
 8002548:	f000 f828 	bl	800259c <HAL_RCC_CSSCallback>

    /* Clear RCC CSS pending bit */
    __HAL_RCC_CLEAR_IT(RCC_IT_CSS);
 800254c:	4b03      	ldr	r3, [pc, #12]	@ (800255c <HAL_RCC_NMI_IRQHandler+0x24>)
 800254e:	2280      	movs	r2, #128	@ 0x80
 8002550:	701a      	strb	r2, [r3, #0]
  }
}
 8002552:	bf00      	nop
 8002554:	bd80      	pop	{r7, pc}
 8002556:	bf00      	nop
 8002558:	40021000 	.word	0x40021000
 800255c:	4002100a 	.word	0x4002100a

08002560 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002560:	b480      	push	{r7}
 8002562:	b085      	sub	sp, #20
 8002564:	af00      	add	r7, sp, #0
 8002566:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002568:	4b0a      	ldr	r3, [pc, #40]	@ (8002594 <RCC_Delay+0x34>)
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	4a0a      	ldr	r2, [pc, #40]	@ (8002598 <RCC_Delay+0x38>)
 800256e:	fba2 2303 	umull	r2, r3, r2, r3
 8002572:	0a5b      	lsrs	r3, r3, #9
 8002574:	687a      	ldr	r2, [r7, #4]
 8002576:	fb02 f303 	mul.w	r3, r2, r3
 800257a:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 800257c:	bf00      	nop
  }
  while (Delay --);
 800257e:	68fb      	ldr	r3, [r7, #12]
 8002580:	1e5a      	subs	r2, r3, #1
 8002582:	60fa      	str	r2, [r7, #12]
 8002584:	2b00      	cmp	r3, #0
 8002586:	d1f9      	bne.n	800257c <RCC_Delay+0x1c>
}
 8002588:	bf00      	nop
 800258a:	bf00      	nop
 800258c:	3714      	adds	r7, #20
 800258e:	46bd      	mov	sp, r7
 8002590:	bc80      	pop	{r7}
 8002592:	4770      	bx	lr
 8002594:	20000000 	.word	0x20000000
 8002598:	10624dd3 	.word	0x10624dd3

0800259c <HAL_RCC_CSSCallback>:
/**
  * @brief  RCC Clock Security System interrupt callback
  * @retval none
  */
__weak void HAL_RCC_CSSCallback(void)
{
 800259c:	b480      	push	{r7}
 800259e:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
    the HAL_RCC_CSSCallback could be implemented in the user file
    */
}
 80025a0:	bf00      	nop
 80025a2:	46bd      	mov	sp, r7
 80025a4:	bc80      	pop	{r7}
 80025a6:	4770      	bx	lr

080025a8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80025a8:	b580      	push	{r7, lr}
 80025aa:	b082      	sub	sp, #8
 80025ac:	af00      	add	r7, sp, #0
 80025ae:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	2b00      	cmp	r3, #0
 80025b4:	d101      	bne.n	80025ba <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80025b6:	2301      	movs	r3, #1
 80025b8:	e041      	b.n	800263e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80025c0:	b2db      	uxtb	r3, r3
 80025c2:	2b00      	cmp	r3, #0
 80025c4:	d106      	bne.n	80025d4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	2200      	movs	r2, #0
 80025ca:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80025ce:	6878      	ldr	r0, [r7, #4]
 80025d0:	f000 f839 	bl	8002646 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	2202      	movs	r2, #2
 80025d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	681a      	ldr	r2, [r3, #0]
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	3304      	adds	r3, #4
 80025e4:	4619      	mov	r1, r3
 80025e6:	4610      	mov	r0, r2
 80025e8:	f000 fc80 	bl	8002eec <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	2201      	movs	r2, #1
 80025f0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	2201      	movs	r2, #1
 80025f8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	2201      	movs	r2, #1
 8002600:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	2201      	movs	r2, #1
 8002608:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	2201      	movs	r2, #1
 8002610:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	2201      	movs	r2, #1
 8002618:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	2201      	movs	r2, #1
 8002620:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	2201      	movs	r2, #1
 8002628:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	2201      	movs	r2, #1
 8002630:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	2201      	movs	r2, #1
 8002638:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800263c:	2300      	movs	r3, #0
}
 800263e:	4618      	mov	r0, r3
 8002640:	3708      	adds	r7, #8
 8002642:	46bd      	mov	sp, r7
 8002644:	bd80      	pop	{r7, pc}

08002646 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8002646:	b480      	push	{r7}
 8002648:	b083      	sub	sp, #12
 800264a:	af00      	add	r7, sp, #0
 800264c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 800264e:	bf00      	nop
 8002650:	370c      	adds	r7, #12
 8002652:	46bd      	mov	sp, r7
 8002654:	bc80      	pop	{r7}
 8002656:	4770      	bx	lr

08002658 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002658:	b480      	push	{r7}
 800265a:	b085      	sub	sp, #20
 800265c:	af00      	add	r7, sp, #0
 800265e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002666:	b2db      	uxtb	r3, r3
 8002668:	2b01      	cmp	r3, #1
 800266a:	d001      	beq.n	8002670 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800266c:	2301      	movs	r3, #1
 800266e:	e03a      	b.n	80026e6 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	2202      	movs	r2, #2
 8002674:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	68da      	ldr	r2, [r3, #12]
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	681b      	ldr	r3, [r3, #0]
 8002682:	f042 0201 	orr.w	r2, r2, #1
 8002686:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	681b      	ldr	r3, [r3, #0]
 800268c:	4a18      	ldr	r2, [pc, #96]	@ (80026f0 <HAL_TIM_Base_Start_IT+0x98>)
 800268e:	4293      	cmp	r3, r2
 8002690:	d00e      	beq.n	80026b0 <HAL_TIM_Base_Start_IT+0x58>
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800269a:	d009      	beq.n	80026b0 <HAL_TIM_Base_Start_IT+0x58>
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	4a14      	ldr	r2, [pc, #80]	@ (80026f4 <HAL_TIM_Base_Start_IT+0x9c>)
 80026a2:	4293      	cmp	r3, r2
 80026a4:	d004      	beq.n	80026b0 <HAL_TIM_Base_Start_IT+0x58>
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	4a13      	ldr	r2, [pc, #76]	@ (80026f8 <HAL_TIM_Base_Start_IT+0xa0>)
 80026ac:	4293      	cmp	r3, r2
 80026ae:	d111      	bne.n	80026d4 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	689b      	ldr	r3, [r3, #8]
 80026b6:	f003 0307 	and.w	r3, r3, #7
 80026ba:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80026bc:	68fb      	ldr	r3, [r7, #12]
 80026be:	2b06      	cmp	r3, #6
 80026c0:	d010      	beq.n	80026e4 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	681b      	ldr	r3, [r3, #0]
 80026c6:	681a      	ldr	r2, [r3, #0]
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	f042 0201 	orr.w	r2, r2, #1
 80026d0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80026d2:	e007      	b.n	80026e4 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	681a      	ldr	r2, [r3, #0]
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	f042 0201 	orr.w	r2, r2, #1
 80026e2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80026e4:	2300      	movs	r3, #0
}
 80026e6:	4618      	mov	r0, r3
 80026e8:	3714      	adds	r7, #20
 80026ea:	46bd      	mov	sp, r7
 80026ec:	bc80      	pop	{r7}
 80026ee:	4770      	bx	lr
 80026f0:	40012c00 	.word	0x40012c00
 80026f4:	40000400 	.word	0x40000400
 80026f8:	40000800 	.word	0x40000800

080026fc <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80026fc:	b580      	push	{r7, lr}
 80026fe:	b082      	sub	sp, #8
 8002700:	af00      	add	r7, sp, #0
 8002702:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	2b00      	cmp	r3, #0
 8002708:	d101      	bne.n	800270e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800270a:	2301      	movs	r3, #1
 800270c:	e041      	b.n	8002792 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002714:	b2db      	uxtb	r3, r3
 8002716:	2b00      	cmp	r3, #0
 8002718:	d106      	bne.n	8002728 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	2200      	movs	r2, #0
 800271e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8002722:	6878      	ldr	r0, [r7, #4]
 8002724:	f7fe fb8a 	bl	8000e3c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	2202      	movs	r2, #2
 800272c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	681a      	ldr	r2, [r3, #0]
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	3304      	adds	r3, #4
 8002738:	4619      	mov	r1, r3
 800273a:	4610      	mov	r0, r2
 800273c:	f000 fbd6 	bl	8002eec <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	2201      	movs	r2, #1
 8002744:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	2201      	movs	r2, #1
 800274c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	2201      	movs	r2, #1
 8002754:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	2201      	movs	r2, #1
 800275c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	2201      	movs	r2, #1
 8002764:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	2201      	movs	r2, #1
 800276c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	2201      	movs	r2, #1
 8002774:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	2201      	movs	r2, #1
 800277c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	2201      	movs	r2, #1
 8002784:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	2201      	movs	r2, #1
 800278c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8002790:	2300      	movs	r3, #0
}
 8002792:	4618      	mov	r0, r3
 8002794:	3708      	adds	r7, #8
 8002796:	46bd      	mov	sp, r7
 8002798:	bd80      	pop	{r7, pc}
	...

0800279c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800279c:	b580      	push	{r7, lr}
 800279e:	b084      	sub	sp, #16
 80027a0:	af00      	add	r7, sp, #0
 80027a2:	6078      	str	r0, [r7, #4]
 80027a4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80027a6:	683b      	ldr	r3, [r7, #0]
 80027a8:	2b00      	cmp	r3, #0
 80027aa:	d109      	bne.n	80027c0 <HAL_TIM_PWM_Start+0x24>
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80027b2:	b2db      	uxtb	r3, r3
 80027b4:	2b01      	cmp	r3, #1
 80027b6:	bf14      	ite	ne
 80027b8:	2301      	movne	r3, #1
 80027ba:	2300      	moveq	r3, #0
 80027bc:	b2db      	uxtb	r3, r3
 80027be:	e022      	b.n	8002806 <HAL_TIM_PWM_Start+0x6a>
 80027c0:	683b      	ldr	r3, [r7, #0]
 80027c2:	2b04      	cmp	r3, #4
 80027c4:	d109      	bne.n	80027da <HAL_TIM_PWM_Start+0x3e>
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80027cc:	b2db      	uxtb	r3, r3
 80027ce:	2b01      	cmp	r3, #1
 80027d0:	bf14      	ite	ne
 80027d2:	2301      	movne	r3, #1
 80027d4:	2300      	moveq	r3, #0
 80027d6:	b2db      	uxtb	r3, r3
 80027d8:	e015      	b.n	8002806 <HAL_TIM_PWM_Start+0x6a>
 80027da:	683b      	ldr	r3, [r7, #0]
 80027dc:	2b08      	cmp	r3, #8
 80027de:	d109      	bne.n	80027f4 <HAL_TIM_PWM_Start+0x58>
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80027e6:	b2db      	uxtb	r3, r3
 80027e8:	2b01      	cmp	r3, #1
 80027ea:	bf14      	ite	ne
 80027ec:	2301      	movne	r3, #1
 80027ee:	2300      	moveq	r3, #0
 80027f0:	b2db      	uxtb	r3, r3
 80027f2:	e008      	b.n	8002806 <HAL_TIM_PWM_Start+0x6a>
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80027fa:	b2db      	uxtb	r3, r3
 80027fc:	2b01      	cmp	r3, #1
 80027fe:	bf14      	ite	ne
 8002800:	2301      	movne	r3, #1
 8002802:	2300      	moveq	r3, #0
 8002804:	b2db      	uxtb	r3, r3
 8002806:	2b00      	cmp	r3, #0
 8002808:	d001      	beq.n	800280e <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 800280a:	2301      	movs	r3, #1
 800280c:	e05e      	b.n	80028cc <HAL_TIM_PWM_Start+0x130>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800280e:	683b      	ldr	r3, [r7, #0]
 8002810:	2b00      	cmp	r3, #0
 8002812:	d104      	bne.n	800281e <HAL_TIM_PWM_Start+0x82>
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	2202      	movs	r2, #2
 8002818:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800281c:	e013      	b.n	8002846 <HAL_TIM_PWM_Start+0xaa>
 800281e:	683b      	ldr	r3, [r7, #0]
 8002820:	2b04      	cmp	r3, #4
 8002822:	d104      	bne.n	800282e <HAL_TIM_PWM_Start+0x92>
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	2202      	movs	r2, #2
 8002828:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800282c:	e00b      	b.n	8002846 <HAL_TIM_PWM_Start+0xaa>
 800282e:	683b      	ldr	r3, [r7, #0]
 8002830:	2b08      	cmp	r3, #8
 8002832:	d104      	bne.n	800283e <HAL_TIM_PWM_Start+0xa2>
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	2202      	movs	r2, #2
 8002838:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800283c:	e003      	b.n	8002846 <HAL_TIM_PWM_Start+0xaa>
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	2202      	movs	r2, #2
 8002842:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	2201      	movs	r2, #1
 800284c:	6839      	ldr	r1, [r7, #0]
 800284e:	4618      	mov	r0, r3
 8002850:	f000 fd42 	bl	80032d8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	4a1e      	ldr	r2, [pc, #120]	@ (80028d4 <HAL_TIM_PWM_Start+0x138>)
 800285a:	4293      	cmp	r3, r2
 800285c:	d107      	bne.n	800286e <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800286c:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	4a18      	ldr	r2, [pc, #96]	@ (80028d4 <HAL_TIM_PWM_Start+0x138>)
 8002874:	4293      	cmp	r3, r2
 8002876:	d00e      	beq.n	8002896 <HAL_TIM_PWM_Start+0xfa>
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002880:	d009      	beq.n	8002896 <HAL_TIM_PWM_Start+0xfa>
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	4a14      	ldr	r2, [pc, #80]	@ (80028d8 <HAL_TIM_PWM_Start+0x13c>)
 8002888:	4293      	cmp	r3, r2
 800288a:	d004      	beq.n	8002896 <HAL_TIM_PWM_Start+0xfa>
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	4a12      	ldr	r2, [pc, #72]	@ (80028dc <HAL_TIM_PWM_Start+0x140>)
 8002892:	4293      	cmp	r3, r2
 8002894:	d111      	bne.n	80028ba <HAL_TIM_PWM_Start+0x11e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	689b      	ldr	r3, [r3, #8]
 800289c:	f003 0307 	and.w	r3, r3, #7
 80028a0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80028a2:	68fb      	ldr	r3, [r7, #12]
 80028a4:	2b06      	cmp	r3, #6
 80028a6:	d010      	beq.n	80028ca <HAL_TIM_PWM_Start+0x12e>
    {
      __HAL_TIM_ENABLE(htim);
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	681a      	ldr	r2, [r3, #0]
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	f042 0201 	orr.w	r2, r2, #1
 80028b6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80028b8:	e007      	b.n	80028ca <HAL_TIM_PWM_Start+0x12e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	681a      	ldr	r2, [r3, #0]
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	f042 0201 	orr.w	r2, r2, #1
 80028c8:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80028ca:	2300      	movs	r3, #0
}
 80028cc:	4618      	mov	r0, r3
 80028ce:	3710      	adds	r7, #16
 80028d0:	46bd      	mov	sp, r7
 80028d2:	bd80      	pop	{r7, pc}
 80028d4:	40012c00 	.word	0x40012c00
 80028d8:	40000400 	.word	0x40000400
 80028dc:	40000800 	.word	0x40000800

080028e0 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 80028e0:	b580      	push	{r7, lr}
 80028e2:	b086      	sub	sp, #24
 80028e4:	af00      	add	r7, sp, #0
 80028e6:	6078      	str	r0, [r7, #4]
 80028e8:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	2b00      	cmp	r3, #0
 80028ee:	d101      	bne.n	80028f4 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 80028f0:	2301      	movs	r3, #1
 80028f2:	e093      	b.n	8002a1c <HAL_TIM_Encoder_Init+0x13c>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80028fa:	b2db      	uxtb	r3, r3
 80028fc:	2b00      	cmp	r3, #0
 80028fe:	d106      	bne.n	800290e <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	2200      	movs	r2, #0
 8002904:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8002908:	6878      	ldr	r0, [r7, #4]
 800290a:	f7fe fa5b 	bl	8000dc4 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	2202      	movs	r2, #2
 8002912:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	681b      	ldr	r3, [r3, #0]
 800291a:	689b      	ldr	r3, [r3, #8]
 800291c:	687a      	ldr	r2, [r7, #4]
 800291e:	6812      	ldr	r2, [r2, #0]
 8002920:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8002924:	f023 0307 	bic.w	r3, r3, #7
 8002928:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	681a      	ldr	r2, [r3, #0]
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	3304      	adds	r3, #4
 8002932:	4619      	mov	r1, r3
 8002934:	4610      	mov	r0, r2
 8002936:	f000 fad9 	bl	8002eec <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	689b      	ldr	r3, [r3, #8]
 8002940:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	699b      	ldr	r3, [r3, #24]
 8002948:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	6a1b      	ldr	r3, [r3, #32]
 8002950:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8002952:	683b      	ldr	r3, [r7, #0]
 8002954:	681b      	ldr	r3, [r3, #0]
 8002956:	697a      	ldr	r2, [r7, #20]
 8002958:	4313      	orrs	r3, r2
 800295a:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 800295c:	693b      	ldr	r3, [r7, #16]
 800295e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002962:	f023 0303 	bic.w	r3, r3, #3
 8002966:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8002968:	683b      	ldr	r3, [r7, #0]
 800296a:	689a      	ldr	r2, [r3, #8]
 800296c:	683b      	ldr	r3, [r7, #0]
 800296e:	699b      	ldr	r3, [r3, #24]
 8002970:	021b      	lsls	r3, r3, #8
 8002972:	4313      	orrs	r3, r2
 8002974:	693a      	ldr	r2, [r7, #16]
 8002976:	4313      	orrs	r3, r2
 8002978:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 800297a:	693b      	ldr	r3, [r7, #16]
 800297c:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 8002980:	f023 030c 	bic.w	r3, r3, #12
 8002984:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8002986:	693b      	ldr	r3, [r7, #16]
 8002988:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800298c:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8002990:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8002992:	683b      	ldr	r3, [r7, #0]
 8002994:	68da      	ldr	r2, [r3, #12]
 8002996:	683b      	ldr	r3, [r7, #0]
 8002998:	69db      	ldr	r3, [r3, #28]
 800299a:	021b      	lsls	r3, r3, #8
 800299c:	4313      	orrs	r3, r2
 800299e:	693a      	ldr	r2, [r7, #16]
 80029a0:	4313      	orrs	r3, r2
 80029a2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 80029a4:	683b      	ldr	r3, [r7, #0]
 80029a6:	691b      	ldr	r3, [r3, #16]
 80029a8:	011a      	lsls	r2, r3, #4
 80029aa:	683b      	ldr	r3, [r7, #0]
 80029ac:	6a1b      	ldr	r3, [r3, #32]
 80029ae:	031b      	lsls	r3, r3, #12
 80029b0:	4313      	orrs	r3, r2
 80029b2:	693a      	ldr	r2, [r7, #16]
 80029b4:	4313      	orrs	r3, r2
 80029b6:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 80029b8:	68fb      	ldr	r3, [r7, #12]
 80029ba:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 80029be:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 80029c0:	683b      	ldr	r3, [r7, #0]
 80029c2:	685a      	ldr	r2, [r3, #4]
 80029c4:	683b      	ldr	r3, [r7, #0]
 80029c6:	695b      	ldr	r3, [r3, #20]
 80029c8:	011b      	lsls	r3, r3, #4
 80029ca:	4313      	orrs	r3, r2
 80029cc:	68fa      	ldr	r2, [r7, #12]
 80029ce:	4313      	orrs	r3, r2
 80029d0:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	681b      	ldr	r3, [r3, #0]
 80029d6:	697a      	ldr	r2, [r7, #20]
 80029d8:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	693a      	ldr	r2, [r7, #16]
 80029e0:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	68fa      	ldr	r2, [r7, #12]
 80029e8:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	2201      	movs	r2, #1
 80029ee:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	2201      	movs	r2, #1
 80029f6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	2201      	movs	r2, #1
 80029fe:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	2201      	movs	r2, #1
 8002a06:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	2201      	movs	r2, #1
 8002a0e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	2201      	movs	r2, #1
 8002a16:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8002a1a:	2300      	movs	r3, #0
}
 8002a1c:	4618      	mov	r0, r3
 8002a1e:	3718      	adds	r7, #24
 8002a20:	46bd      	mov	sp, r7
 8002a22:	bd80      	pop	{r7, pc}

08002a24 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8002a24:	b580      	push	{r7, lr}
 8002a26:	b084      	sub	sp, #16
 8002a28:	af00      	add	r7, sp, #0
 8002a2a:	6078      	str	r0, [r7, #4]
 8002a2c:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8002a34:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8002a3c:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8002a44:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8002a4c:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8002a4e:	683b      	ldr	r3, [r7, #0]
 8002a50:	2b00      	cmp	r3, #0
 8002a52:	d110      	bne.n	8002a76 <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8002a54:	7bfb      	ldrb	r3, [r7, #15]
 8002a56:	2b01      	cmp	r3, #1
 8002a58:	d102      	bne.n	8002a60 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8002a5a:	7b7b      	ldrb	r3, [r7, #13]
 8002a5c:	2b01      	cmp	r3, #1
 8002a5e:	d001      	beq.n	8002a64 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8002a60:	2301      	movs	r3, #1
 8002a62:	e069      	b.n	8002b38 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	2202      	movs	r2, #2
 8002a68:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	2202      	movs	r2, #2
 8002a70:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002a74:	e031      	b.n	8002ada <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8002a76:	683b      	ldr	r3, [r7, #0]
 8002a78:	2b04      	cmp	r3, #4
 8002a7a:	d110      	bne.n	8002a9e <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8002a7c:	7bbb      	ldrb	r3, [r7, #14]
 8002a7e:	2b01      	cmp	r3, #1
 8002a80:	d102      	bne.n	8002a88 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8002a82:	7b3b      	ldrb	r3, [r7, #12]
 8002a84:	2b01      	cmp	r3, #1
 8002a86:	d001      	beq.n	8002a8c <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8002a88:	2301      	movs	r3, #1
 8002a8a:	e055      	b.n	8002b38 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	2202      	movs	r2, #2
 8002a90:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	2202      	movs	r2, #2
 8002a98:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8002a9c:	e01d      	b.n	8002ada <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8002a9e:	7bfb      	ldrb	r3, [r7, #15]
 8002aa0:	2b01      	cmp	r3, #1
 8002aa2:	d108      	bne.n	8002ab6 <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8002aa4:	7bbb      	ldrb	r3, [r7, #14]
 8002aa6:	2b01      	cmp	r3, #1
 8002aa8:	d105      	bne.n	8002ab6 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8002aaa:	7b7b      	ldrb	r3, [r7, #13]
 8002aac:	2b01      	cmp	r3, #1
 8002aae:	d102      	bne.n	8002ab6 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8002ab0:	7b3b      	ldrb	r3, [r7, #12]
 8002ab2:	2b01      	cmp	r3, #1
 8002ab4:	d001      	beq.n	8002aba <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 8002ab6:	2301      	movs	r3, #1
 8002ab8:	e03e      	b.n	8002b38 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	2202      	movs	r2, #2
 8002abe:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	2202      	movs	r2, #2
 8002ac6:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	2202      	movs	r2, #2
 8002ace:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	2202      	movs	r2, #2
 8002ad6:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 8002ada:	683b      	ldr	r3, [r7, #0]
 8002adc:	2b00      	cmp	r3, #0
 8002ade:	d003      	beq.n	8002ae8 <HAL_TIM_Encoder_Start+0xc4>
 8002ae0:	683b      	ldr	r3, [r7, #0]
 8002ae2:	2b04      	cmp	r3, #4
 8002ae4:	d008      	beq.n	8002af8 <HAL_TIM_Encoder_Start+0xd4>
 8002ae6:	e00f      	b.n	8002b08 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	2201      	movs	r2, #1
 8002aee:	2100      	movs	r1, #0
 8002af0:	4618      	mov	r0, r3
 8002af2:	f000 fbf1 	bl	80032d8 <TIM_CCxChannelCmd>
      break;
 8002af6:	e016      	b.n	8002b26 <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	2201      	movs	r2, #1
 8002afe:	2104      	movs	r1, #4
 8002b00:	4618      	mov	r0, r3
 8002b02:	f000 fbe9 	bl	80032d8 <TIM_CCxChannelCmd>
      break;
 8002b06:	e00e      	b.n	8002b26 <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	2201      	movs	r2, #1
 8002b0e:	2100      	movs	r1, #0
 8002b10:	4618      	mov	r0, r3
 8002b12:	f000 fbe1 	bl	80032d8 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	2201      	movs	r2, #1
 8002b1c:	2104      	movs	r1, #4
 8002b1e:	4618      	mov	r0, r3
 8002b20:	f000 fbda 	bl	80032d8 <TIM_CCxChannelCmd>
      break;
 8002b24:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	681a      	ldr	r2, [r3, #0]
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	f042 0201 	orr.w	r2, r2, #1
 8002b34:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8002b36:	2300      	movs	r3, #0
}
 8002b38:	4618      	mov	r0, r3
 8002b3a:	3710      	adds	r7, #16
 8002b3c:	46bd      	mov	sp, r7
 8002b3e:	bd80      	pop	{r7, pc}

08002b40 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002b40:	b580      	push	{r7, lr}
 8002b42:	b084      	sub	sp, #16
 8002b44:	af00      	add	r7, sp, #0
 8002b46:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	68db      	ldr	r3, [r3, #12]
 8002b4e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	691b      	ldr	r3, [r3, #16]
 8002b56:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8002b58:	68bb      	ldr	r3, [r7, #8]
 8002b5a:	f003 0302 	and.w	r3, r3, #2
 8002b5e:	2b00      	cmp	r3, #0
 8002b60:	d020      	beq.n	8002ba4 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8002b62:	68fb      	ldr	r3, [r7, #12]
 8002b64:	f003 0302 	and.w	r3, r3, #2
 8002b68:	2b00      	cmp	r3, #0
 8002b6a:	d01b      	beq.n	8002ba4 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	f06f 0202 	mvn.w	r2, #2
 8002b74:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	2201      	movs	r2, #1
 8002b7a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	699b      	ldr	r3, [r3, #24]
 8002b82:	f003 0303 	and.w	r3, r3, #3
 8002b86:	2b00      	cmp	r3, #0
 8002b88:	d003      	beq.n	8002b92 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002b8a:	6878      	ldr	r0, [r7, #4]
 8002b8c:	f000 f993 	bl	8002eb6 <HAL_TIM_IC_CaptureCallback>
 8002b90:	e005      	b.n	8002b9e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002b92:	6878      	ldr	r0, [r7, #4]
 8002b94:	f000 f986 	bl	8002ea4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002b98:	6878      	ldr	r0, [r7, #4]
 8002b9a:	f000 f995 	bl	8002ec8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	2200      	movs	r2, #0
 8002ba2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8002ba4:	68bb      	ldr	r3, [r7, #8]
 8002ba6:	f003 0304 	and.w	r3, r3, #4
 8002baa:	2b00      	cmp	r3, #0
 8002bac:	d020      	beq.n	8002bf0 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8002bae:	68fb      	ldr	r3, [r7, #12]
 8002bb0:	f003 0304 	and.w	r3, r3, #4
 8002bb4:	2b00      	cmp	r3, #0
 8002bb6:	d01b      	beq.n	8002bf0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	f06f 0204 	mvn.w	r2, #4
 8002bc0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	2202      	movs	r2, #2
 8002bc6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	699b      	ldr	r3, [r3, #24]
 8002bce:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002bd2:	2b00      	cmp	r3, #0
 8002bd4:	d003      	beq.n	8002bde <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002bd6:	6878      	ldr	r0, [r7, #4]
 8002bd8:	f000 f96d 	bl	8002eb6 <HAL_TIM_IC_CaptureCallback>
 8002bdc:	e005      	b.n	8002bea <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002bde:	6878      	ldr	r0, [r7, #4]
 8002be0:	f000 f960 	bl	8002ea4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002be4:	6878      	ldr	r0, [r7, #4]
 8002be6:	f000 f96f 	bl	8002ec8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	2200      	movs	r2, #0
 8002bee:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8002bf0:	68bb      	ldr	r3, [r7, #8]
 8002bf2:	f003 0308 	and.w	r3, r3, #8
 8002bf6:	2b00      	cmp	r3, #0
 8002bf8:	d020      	beq.n	8002c3c <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8002bfa:	68fb      	ldr	r3, [r7, #12]
 8002bfc:	f003 0308 	and.w	r3, r3, #8
 8002c00:	2b00      	cmp	r3, #0
 8002c02:	d01b      	beq.n	8002c3c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	f06f 0208 	mvn.w	r2, #8
 8002c0c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	2204      	movs	r2, #4
 8002c12:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	69db      	ldr	r3, [r3, #28]
 8002c1a:	f003 0303 	and.w	r3, r3, #3
 8002c1e:	2b00      	cmp	r3, #0
 8002c20:	d003      	beq.n	8002c2a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002c22:	6878      	ldr	r0, [r7, #4]
 8002c24:	f000 f947 	bl	8002eb6 <HAL_TIM_IC_CaptureCallback>
 8002c28:	e005      	b.n	8002c36 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002c2a:	6878      	ldr	r0, [r7, #4]
 8002c2c:	f000 f93a 	bl	8002ea4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002c30:	6878      	ldr	r0, [r7, #4]
 8002c32:	f000 f949 	bl	8002ec8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	2200      	movs	r2, #0
 8002c3a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8002c3c:	68bb      	ldr	r3, [r7, #8]
 8002c3e:	f003 0310 	and.w	r3, r3, #16
 8002c42:	2b00      	cmp	r3, #0
 8002c44:	d020      	beq.n	8002c88 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8002c46:	68fb      	ldr	r3, [r7, #12]
 8002c48:	f003 0310 	and.w	r3, r3, #16
 8002c4c:	2b00      	cmp	r3, #0
 8002c4e:	d01b      	beq.n	8002c88 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	f06f 0210 	mvn.w	r2, #16
 8002c58:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	2208      	movs	r2, #8
 8002c5e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	69db      	ldr	r3, [r3, #28]
 8002c66:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002c6a:	2b00      	cmp	r3, #0
 8002c6c:	d003      	beq.n	8002c76 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002c6e:	6878      	ldr	r0, [r7, #4]
 8002c70:	f000 f921 	bl	8002eb6 <HAL_TIM_IC_CaptureCallback>
 8002c74:	e005      	b.n	8002c82 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002c76:	6878      	ldr	r0, [r7, #4]
 8002c78:	f000 f914 	bl	8002ea4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002c7c:	6878      	ldr	r0, [r7, #4]
 8002c7e:	f000 f923 	bl	8002ec8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	2200      	movs	r2, #0
 8002c86:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8002c88:	68bb      	ldr	r3, [r7, #8]
 8002c8a:	f003 0301 	and.w	r3, r3, #1
 8002c8e:	2b00      	cmp	r3, #0
 8002c90:	d00c      	beq.n	8002cac <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8002c92:	68fb      	ldr	r3, [r7, #12]
 8002c94:	f003 0301 	and.w	r3, r3, #1
 8002c98:	2b00      	cmp	r3, #0
 8002c9a:	d007      	beq.n	8002cac <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	f06f 0201 	mvn.w	r2, #1
 8002ca4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002ca6:	6878      	ldr	r0, [r7, #4]
 8002ca8:	f7fd fd18 	bl	80006dc <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8002cac:	68bb      	ldr	r3, [r7, #8]
 8002cae:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002cb2:	2b00      	cmp	r3, #0
 8002cb4:	d00c      	beq.n	8002cd0 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8002cb6:	68fb      	ldr	r3, [r7, #12]
 8002cb8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002cbc:	2b00      	cmp	r3, #0
 8002cbe:	d007      	beq.n	8002cd0 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8002cc8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002cca:	6878      	ldr	r0, [r7, #4]
 8002ccc:	f000 fb8f 	bl	80033ee <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8002cd0:	68bb      	ldr	r3, [r7, #8]
 8002cd2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002cd6:	2b00      	cmp	r3, #0
 8002cd8:	d00c      	beq.n	8002cf4 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8002cda:	68fb      	ldr	r3, [r7, #12]
 8002cdc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002ce0:	2b00      	cmp	r3, #0
 8002ce2:	d007      	beq.n	8002cf4 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8002cec:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002cee:	6878      	ldr	r0, [r7, #4]
 8002cf0:	f000 f8f3 	bl	8002eda <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8002cf4:	68bb      	ldr	r3, [r7, #8]
 8002cf6:	f003 0320 	and.w	r3, r3, #32
 8002cfa:	2b00      	cmp	r3, #0
 8002cfc:	d00c      	beq.n	8002d18 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8002cfe:	68fb      	ldr	r3, [r7, #12]
 8002d00:	f003 0320 	and.w	r3, r3, #32
 8002d04:	2b00      	cmp	r3, #0
 8002d06:	d007      	beq.n	8002d18 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	f06f 0220 	mvn.w	r2, #32
 8002d10:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002d12:	6878      	ldr	r0, [r7, #4]
 8002d14:	f000 fb62 	bl	80033dc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002d18:	bf00      	nop
 8002d1a:	3710      	adds	r7, #16
 8002d1c:	46bd      	mov	sp, r7
 8002d1e:	bd80      	pop	{r7, pc}

08002d20 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8002d20:	b580      	push	{r7, lr}
 8002d22:	b086      	sub	sp, #24
 8002d24:	af00      	add	r7, sp, #0
 8002d26:	60f8      	str	r0, [r7, #12]
 8002d28:	60b9      	str	r1, [r7, #8]
 8002d2a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002d2c:	2300      	movs	r3, #0
 8002d2e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8002d30:	68fb      	ldr	r3, [r7, #12]
 8002d32:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002d36:	2b01      	cmp	r3, #1
 8002d38:	d101      	bne.n	8002d3e <HAL_TIM_PWM_ConfigChannel+0x1e>
 8002d3a:	2302      	movs	r3, #2
 8002d3c:	e0ae      	b.n	8002e9c <HAL_TIM_PWM_ConfigChannel+0x17c>
 8002d3e:	68fb      	ldr	r3, [r7, #12]
 8002d40:	2201      	movs	r2, #1
 8002d42:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	2b0c      	cmp	r3, #12
 8002d4a:	f200 809f 	bhi.w	8002e8c <HAL_TIM_PWM_ConfigChannel+0x16c>
 8002d4e:	a201      	add	r2, pc, #4	@ (adr r2, 8002d54 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8002d50:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002d54:	08002d89 	.word	0x08002d89
 8002d58:	08002e8d 	.word	0x08002e8d
 8002d5c:	08002e8d 	.word	0x08002e8d
 8002d60:	08002e8d 	.word	0x08002e8d
 8002d64:	08002dc9 	.word	0x08002dc9
 8002d68:	08002e8d 	.word	0x08002e8d
 8002d6c:	08002e8d 	.word	0x08002e8d
 8002d70:	08002e8d 	.word	0x08002e8d
 8002d74:	08002e0b 	.word	0x08002e0b
 8002d78:	08002e8d 	.word	0x08002e8d
 8002d7c:	08002e8d 	.word	0x08002e8d
 8002d80:	08002e8d 	.word	0x08002e8d
 8002d84:	08002e4b 	.word	0x08002e4b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8002d88:	68fb      	ldr	r3, [r7, #12]
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	68b9      	ldr	r1, [r7, #8]
 8002d8e:	4618      	mov	r0, r3
 8002d90:	f000 f91a 	bl	8002fc8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8002d94:	68fb      	ldr	r3, [r7, #12]
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	699a      	ldr	r2, [r3, #24]
 8002d9a:	68fb      	ldr	r3, [r7, #12]
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	f042 0208 	orr.w	r2, r2, #8
 8002da2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8002da4:	68fb      	ldr	r3, [r7, #12]
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	699a      	ldr	r2, [r3, #24]
 8002daa:	68fb      	ldr	r3, [r7, #12]
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	f022 0204 	bic.w	r2, r2, #4
 8002db2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8002db4:	68fb      	ldr	r3, [r7, #12]
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	6999      	ldr	r1, [r3, #24]
 8002dba:	68bb      	ldr	r3, [r7, #8]
 8002dbc:	691a      	ldr	r2, [r3, #16]
 8002dbe:	68fb      	ldr	r3, [r7, #12]
 8002dc0:	681b      	ldr	r3, [r3, #0]
 8002dc2:	430a      	orrs	r2, r1
 8002dc4:	619a      	str	r2, [r3, #24]
      break;
 8002dc6:	e064      	b.n	8002e92 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8002dc8:	68fb      	ldr	r3, [r7, #12]
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	68b9      	ldr	r1, [r7, #8]
 8002dce:	4618      	mov	r0, r3
 8002dd0:	f000 f960 	bl	8003094 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8002dd4:	68fb      	ldr	r3, [r7, #12]
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	699a      	ldr	r2, [r3, #24]
 8002dda:	68fb      	ldr	r3, [r7, #12]
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002de2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8002de4:	68fb      	ldr	r3, [r7, #12]
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	699a      	ldr	r2, [r3, #24]
 8002dea:	68fb      	ldr	r3, [r7, #12]
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002df2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8002df4:	68fb      	ldr	r3, [r7, #12]
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	6999      	ldr	r1, [r3, #24]
 8002dfa:	68bb      	ldr	r3, [r7, #8]
 8002dfc:	691b      	ldr	r3, [r3, #16]
 8002dfe:	021a      	lsls	r2, r3, #8
 8002e00:	68fb      	ldr	r3, [r7, #12]
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	430a      	orrs	r2, r1
 8002e06:	619a      	str	r2, [r3, #24]
      break;
 8002e08:	e043      	b.n	8002e92 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8002e0a:	68fb      	ldr	r3, [r7, #12]
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	68b9      	ldr	r1, [r7, #8]
 8002e10:	4618      	mov	r0, r3
 8002e12:	f000 f9a9 	bl	8003168 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8002e16:	68fb      	ldr	r3, [r7, #12]
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	69da      	ldr	r2, [r3, #28]
 8002e1c:	68fb      	ldr	r3, [r7, #12]
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	f042 0208 	orr.w	r2, r2, #8
 8002e24:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8002e26:	68fb      	ldr	r3, [r7, #12]
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	69da      	ldr	r2, [r3, #28]
 8002e2c:	68fb      	ldr	r3, [r7, #12]
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	f022 0204 	bic.w	r2, r2, #4
 8002e34:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8002e36:	68fb      	ldr	r3, [r7, #12]
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	69d9      	ldr	r1, [r3, #28]
 8002e3c:	68bb      	ldr	r3, [r7, #8]
 8002e3e:	691a      	ldr	r2, [r3, #16]
 8002e40:	68fb      	ldr	r3, [r7, #12]
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	430a      	orrs	r2, r1
 8002e46:	61da      	str	r2, [r3, #28]
      break;
 8002e48:	e023      	b.n	8002e92 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8002e4a:	68fb      	ldr	r3, [r7, #12]
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	68b9      	ldr	r1, [r7, #8]
 8002e50:	4618      	mov	r0, r3
 8002e52:	f000 f9f3 	bl	800323c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8002e56:	68fb      	ldr	r3, [r7, #12]
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	69da      	ldr	r2, [r3, #28]
 8002e5c:	68fb      	ldr	r3, [r7, #12]
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002e64:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8002e66:	68fb      	ldr	r3, [r7, #12]
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	69da      	ldr	r2, [r3, #28]
 8002e6c:	68fb      	ldr	r3, [r7, #12]
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002e74:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8002e76:	68fb      	ldr	r3, [r7, #12]
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	69d9      	ldr	r1, [r3, #28]
 8002e7c:	68bb      	ldr	r3, [r7, #8]
 8002e7e:	691b      	ldr	r3, [r3, #16]
 8002e80:	021a      	lsls	r2, r3, #8
 8002e82:	68fb      	ldr	r3, [r7, #12]
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	430a      	orrs	r2, r1
 8002e88:	61da      	str	r2, [r3, #28]
      break;
 8002e8a:	e002      	b.n	8002e92 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8002e8c:	2301      	movs	r3, #1
 8002e8e:	75fb      	strb	r3, [r7, #23]
      break;
 8002e90:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8002e92:	68fb      	ldr	r3, [r7, #12]
 8002e94:	2200      	movs	r2, #0
 8002e96:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8002e9a:	7dfb      	ldrb	r3, [r7, #23]
}
 8002e9c:	4618      	mov	r0, r3
 8002e9e:	3718      	adds	r7, #24
 8002ea0:	46bd      	mov	sp, r7
 8002ea2:	bd80      	pop	{r7, pc}

08002ea4 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002ea4:	b480      	push	{r7}
 8002ea6:	b083      	sub	sp, #12
 8002ea8:	af00      	add	r7, sp, #0
 8002eaa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002eac:	bf00      	nop
 8002eae:	370c      	adds	r7, #12
 8002eb0:	46bd      	mov	sp, r7
 8002eb2:	bc80      	pop	{r7}
 8002eb4:	4770      	bx	lr

08002eb6 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002eb6:	b480      	push	{r7}
 8002eb8:	b083      	sub	sp, #12
 8002eba:	af00      	add	r7, sp, #0
 8002ebc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002ebe:	bf00      	nop
 8002ec0:	370c      	adds	r7, #12
 8002ec2:	46bd      	mov	sp, r7
 8002ec4:	bc80      	pop	{r7}
 8002ec6:	4770      	bx	lr

08002ec8 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002ec8:	b480      	push	{r7}
 8002eca:	b083      	sub	sp, #12
 8002ecc:	af00      	add	r7, sp, #0
 8002ece:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002ed0:	bf00      	nop
 8002ed2:	370c      	adds	r7, #12
 8002ed4:	46bd      	mov	sp, r7
 8002ed6:	bc80      	pop	{r7}
 8002ed8:	4770      	bx	lr

08002eda <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002eda:	b480      	push	{r7}
 8002edc:	b083      	sub	sp, #12
 8002ede:	af00      	add	r7, sp, #0
 8002ee0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002ee2:	bf00      	nop
 8002ee4:	370c      	adds	r7, #12
 8002ee6:	46bd      	mov	sp, r7
 8002ee8:	bc80      	pop	{r7}
 8002eea:	4770      	bx	lr

08002eec <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002eec:	b480      	push	{r7}
 8002eee:	b085      	sub	sp, #20
 8002ef0:	af00      	add	r7, sp, #0
 8002ef2:	6078      	str	r0, [r7, #4]
 8002ef4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	4a2f      	ldr	r2, [pc, #188]	@ (8002fbc <TIM_Base_SetConfig+0xd0>)
 8002f00:	4293      	cmp	r3, r2
 8002f02:	d00b      	beq.n	8002f1c <TIM_Base_SetConfig+0x30>
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002f0a:	d007      	beq.n	8002f1c <TIM_Base_SetConfig+0x30>
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	4a2c      	ldr	r2, [pc, #176]	@ (8002fc0 <TIM_Base_SetConfig+0xd4>)
 8002f10:	4293      	cmp	r3, r2
 8002f12:	d003      	beq.n	8002f1c <TIM_Base_SetConfig+0x30>
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	4a2b      	ldr	r2, [pc, #172]	@ (8002fc4 <TIM_Base_SetConfig+0xd8>)
 8002f18:	4293      	cmp	r3, r2
 8002f1a:	d108      	bne.n	8002f2e <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002f1c:	68fb      	ldr	r3, [r7, #12]
 8002f1e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002f22:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002f24:	683b      	ldr	r3, [r7, #0]
 8002f26:	685b      	ldr	r3, [r3, #4]
 8002f28:	68fa      	ldr	r2, [r7, #12]
 8002f2a:	4313      	orrs	r3, r2
 8002f2c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	4a22      	ldr	r2, [pc, #136]	@ (8002fbc <TIM_Base_SetConfig+0xd0>)
 8002f32:	4293      	cmp	r3, r2
 8002f34:	d00b      	beq.n	8002f4e <TIM_Base_SetConfig+0x62>
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002f3c:	d007      	beq.n	8002f4e <TIM_Base_SetConfig+0x62>
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	4a1f      	ldr	r2, [pc, #124]	@ (8002fc0 <TIM_Base_SetConfig+0xd4>)
 8002f42:	4293      	cmp	r3, r2
 8002f44:	d003      	beq.n	8002f4e <TIM_Base_SetConfig+0x62>
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	4a1e      	ldr	r2, [pc, #120]	@ (8002fc4 <TIM_Base_SetConfig+0xd8>)
 8002f4a:	4293      	cmp	r3, r2
 8002f4c:	d108      	bne.n	8002f60 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002f4e:	68fb      	ldr	r3, [r7, #12]
 8002f50:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002f54:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002f56:	683b      	ldr	r3, [r7, #0]
 8002f58:	68db      	ldr	r3, [r3, #12]
 8002f5a:	68fa      	ldr	r2, [r7, #12]
 8002f5c:	4313      	orrs	r3, r2
 8002f5e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002f60:	68fb      	ldr	r3, [r7, #12]
 8002f62:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8002f66:	683b      	ldr	r3, [r7, #0]
 8002f68:	695b      	ldr	r3, [r3, #20]
 8002f6a:	4313      	orrs	r3, r2
 8002f6c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	68fa      	ldr	r2, [r7, #12]
 8002f72:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002f74:	683b      	ldr	r3, [r7, #0]
 8002f76:	689a      	ldr	r2, [r3, #8]
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002f7c:	683b      	ldr	r3, [r7, #0]
 8002f7e:	681a      	ldr	r2, [r3, #0]
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	4a0d      	ldr	r2, [pc, #52]	@ (8002fbc <TIM_Base_SetConfig+0xd0>)
 8002f88:	4293      	cmp	r3, r2
 8002f8a:	d103      	bne.n	8002f94 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002f8c:	683b      	ldr	r3, [r7, #0]
 8002f8e:	691a      	ldr	r2, [r3, #16]
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	2201      	movs	r2, #1
 8002f98:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	691b      	ldr	r3, [r3, #16]
 8002f9e:	f003 0301 	and.w	r3, r3, #1
 8002fa2:	2b00      	cmp	r3, #0
 8002fa4:	d005      	beq.n	8002fb2 <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	691b      	ldr	r3, [r3, #16]
 8002faa:	f023 0201 	bic.w	r2, r3, #1
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	611a      	str	r2, [r3, #16]
  }
}
 8002fb2:	bf00      	nop
 8002fb4:	3714      	adds	r7, #20
 8002fb6:	46bd      	mov	sp, r7
 8002fb8:	bc80      	pop	{r7}
 8002fba:	4770      	bx	lr
 8002fbc:	40012c00 	.word	0x40012c00
 8002fc0:	40000400 	.word	0x40000400
 8002fc4:	40000800 	.word	0x40000800

08002fc8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8002fc8:	b480      	push	{r7}
 8002fca:	b087      	sub	sp, #28
 8002fcc:	af00      	add	r7, sp, #0
 8002fce:	6078      	str	r0, [r7, #4]
 8002fd0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	6a1b      	ldr	r3, [r3, #32]
 8002fd6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	6a1b      	ldr	r3, [r3, #32]
 8002fdc:	f023 0201 	bic.w	r2, r3, #1
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	685b      	ldr	r3, [r3, #4]
 8002fe8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	699b      	ldr	r3, [r3, #24]
 8002fee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8002ff0:	68fb      	ldr	r3, [r7, #12]
 8002ff2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002ff6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8002ff8:	68fb      	ldr	r3, [r7, #12]
 8002ffa:	f023 0303 	bic.w	r3, r3, #3
 8002ffe:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003000:	683b      	ldr	r3, [r7, #0]
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	68fa      	ldr	r2, [r7, #12]
 8003006:	4313      	orrs	r3, r2
 8003008:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800300a:	697b      	ldr	r3, [r7, #20]
 800300c:	f023 0302 	bic.w	r3, r3, #2
 8003010:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8003012:	683b      	ldr	r3, [r7, #0]
 8003014:	689b      	ldr	r3, [r3, #8]
 8003016:	697a      	ldr	r2, [r7, #20]
 8003018:	4313      	orrs	r3, r2
 800301a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	4a1c      	ldr	r2, [pc, #112]	@ (8003090 <TIM_OC1_SetConfig+0xc8>)
 8003020:	4293      	cmp	r3, r2
 8003022:	d10c      	bne.n	800303e <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8003024:	697b      	ldr	r3, [r7, #20]
 8003026:	f023 0308 	bic.w	r3, r3, #8
 800302a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800302c:	683b      	ldr	r3, [r7, #0]
 800302e:	68db      	ldr	r3, [r3, #12]
 8003030:	697a      	ldr	r2, [r7, #20]
 8003032:	4313      	orrs	r3, r2
 8003034:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8003036:	697b      	ldr	r3, [r7, #20]
 8003038:	f023 0304 	bic.w	r3, r3, #4
 800303c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	4a13      	ldr	r2, [pc, #76]	@ (8003090 <TIM_OC1_SetConfig+0xc8>)
 8003042:	4293      	cmp	r3, r2
 8003044:	d111      	bne.n	800306a <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8003046:	693b      	ldr	r3, [r7, #16]
 8003048:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800304c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800304e:	693b      	ldr	r3, [r7, #16]
 8003050:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8003054:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8003056:	683b      	ldr	r3, [r7, #0]
 8003058:	695b      	ldr	r3, [r3, #20]
 800305a:	693a      	ldr	r2, [r7, #16]
 800305c:	4313      	orrs	r3, r2
 800305e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8003060:	683b      	ldr	r3, [r7, #0]
 8003062:	699b      	ldr	r3, [r3, #24]
 8003064:	693a      	ldr	r2, [r7, #16]
 8003066:	4313      	orrs	r3, r2
 8003068:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	693a      	ldr	r2, [r7, #16]
 800306e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	68fa      	ldr	r2, [r7, #12]
 8003074:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8003076:	683b      	ldr	r3, [r7, #0]
 8003078:	685a      	ldr	r2, [r3, #4]
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	697a      	ldr	r2, [r7, #20]
 8003082:	621a      	str	r2, [r3, #32]
}
 8003084:	bf00      	nop
 8003086:	371c      	adds	r7, #28
 8003088:	46bd      	mov	sp, r7
 800308a:	bc80      	pop	{r7}
 800308c:	4770      	bx	lr
 800308e:	bf00      	nop
 8003090:	40012c00 	.word	0x40012c00

08003094 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003094:	b480      	push	{r7}
 8003096:	b087      	sub	sp, #28
 8003098:	af00      	add	r7, sp, #0
 800309a:	6078      	str	r0, [r7, #4]
 800309c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	6a1b      	ldr	r3, [r3, #32]
 80030a2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	6a1b      	ldr	r3, [r3, #32]
 80030a8:	f023 0210 	bic.w	r2, r3, #16
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	685b      	ldr	r3, [r3, #4]
 80030b4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	699b      	ldr	r3, [r3, #24]
 80030ba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80030bc:	68fb      	ldr	r3, [r7, #12]
 80030be:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80030c2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80030c4:	68fb      	ldr	r3, [r7, #12]
 80030c6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80030ca:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80030cc:	683b      	ldr	r3, [r7, #0]
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	021b      	lsls	r3, r3, #8
 80030d2:	68fa      	ldr	r2, [r7, #12]
 80030d4:	4313      	orrs	r3, r2
 80030d6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80030d8:	697b      	ldr	r3, [r7, #20]
 80030da:	f023 0320 	bic.w	r3, r3, #32
 80030de:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80030e0:	683b      	ldr	r3, [r7, #0]
 80030e2:	689b      	ldr	r3, [r3, #8]
 80030e4:	011b      	lsls	r3, r3, #4
 80030e6:	697a      	ldr	r2, [r7, #20]
 80030e8:	4313      	orrs	r3, r2
 80030ea:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	4a1d      	ldr	r2, [pc, #116]	@ (8003164 <TIM_OC2_SetConfig+0xd0>)
 80030f0:	4293      	cmp	r3, r2
 80030f2:	d10d      	bne.n	8003110 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80030f4:	697b      	ldr	r3, [r7, #20]
 80030f6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80030fa:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80030fc:	683b      	ldr	r3, [r7, #0]
 80030fe:	68db      	ldr	r3, [r3, #12]
 8003100:	011b      	lsls	r3, r3, #4
 8003102:	697a      	ldr	r2, [r7, #20]
 8003104:	4313      	orrs	r3, r2
 8003106:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8003108:	697b      	ldr	r3, [r7, #20]
 800310a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800310e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	4a14      	ldr	r2, [pc, #80]	@ (8003164 <TIM_OC2_SetConfig+0xd0>)
 8003114:	4293      	cmp	r3, r2
 8003116:	d113      	bne.n	8003140 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8003118:	693b      	ldr	r3, [r7, #16]
 800311a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800311e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003120:	693b      	ldr	r3, [r7, #16]
 8003122:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8003126:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8003128:	683b      	ldr	r3, [r7, #0]
 800312a:	695b      	ldr	r3, [r3, #20]
 800312c:	009b      	lsls	r3, r3, #2
 800312e:	693a      	ldr	r2, [r7, #16]
 8003130:	4313      	orrs	r3, r2
 8003132:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003134:	683b      	ldr	r3, [r7, #0]
 8003136:	699b      	ldr	r3, [r3, #24]
 8003138:	009b      	lsls	r3, r3, #2
 800313a:	693a      	ldr	r2, [r7, #16]
 800313c:	4313      	orrs	r3, r2
 800313e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	693a      	ldr	r2, [r7, #16]
 8003144:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	68fa      	ldr	r2, [r7, #12]
 800314a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800314c:	683b      	ldr	r3, [r7, #0]
 800314e:	685a      	ldr	r2, [r3, #4]
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	697a      	ldr	r2, [r7, #20]
 8003158:	621a      	str	r2, [r3, #32]
}
 800315a:	bf00      	nop
 800315c:	371c      	adds	r7, #28
 800315e:	46bd      	mov	sp, r7
 8003160:	bc80      	pop	{r7}
 8003162:	4770      	bx	lr
 8003164:	40012c00 	.word	0x40012c00

08003168 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003168:	b480      	push	{r7}
 800316a:	b087      	sub	sp, #28
 800316c:	af00      	add	r7, sp, #0
 800316e:	6078      	str	r0, [r7, #4]
 8003170:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	6a1b      	ldr	r3, [r3, #32]
 8003176:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	6a1b      	ldr	r3, [r3, #32]
 800317c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	685b      	ldr	r3, [r3, #4]
 8003188:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	69db      	ldr	r3, [r3, #28]
 800318e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8003190:	68fb      	ldr	r3, [r7, #12]
 8003192:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003196:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003198:	68fb      	ldr	r3, [r7, #12]
 800319a:	f023 0303 	bic.w	r3, r3, #3
 800319e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80031a0:	683b      	ldr	r3, [r7, #0]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	68fa      	ldr	r2, [r7, #12]
 80031a6:	4313      	orrs	r3, r2
 80031a8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80031aa:	697b      	ldr	r3, [r7, #20]
 80031ac:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80031b0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80031b2:	683b      	ldr	r3, [r7, #0]
 80031b4:	689b      	ldr	r3, [r3, #8]
 80031b6:	021b      	lsls	r3, r3, #8
 80031b8:	697a      	ldr	r2, [r7, #20]
 80031ba:	4313      	orrs	r3, r2
 80031bc:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	4a1d      	ldr	r2, [pc, #116]	@ (8003238 <TIM_OC3_SetConfig+0xd0>)
 80031c2:	4293      	cmp	r3, r2
 80031c4:	d10d      	bne.n	80031e2 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80031c6:	697b      	ldr	r3, [r7, #20]
 80031c8:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80031cc:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80031ce:	683b      	ldr	r3, [r7, #0]
 80031d0:	68db      	ldr	r3, [r3, #12]
 80031d2:	021b      	lsls	r3, r3, #8
 80031d4:	697a      	ldr	r2, [r7, #20]
 80031d6:	4313      	orrs	r3, r2
 80031d8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80031da:	697b      	ldr	r3, [r7, #20]
 80031dc:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80031e0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	4a14      	ldr	r2, [pc, #80]	@ (8003238 <TIM_OC3_SetConfig+0xd0>)
 80031e6:	4293      	cmp	r3, r2
 80031e8:	d113      	bne.n	8003212 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80031ea:	693b      	ldr	r3, [r7, #16]
 80031ec:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80031f0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80031f2:	693b      	ldr	r3, [r7, #16]
 80031f4:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80031f8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80031fa:	683b      	ldr	r3, [r7, #0]
 80031fc:	695b      	ldr	r3, [r3, #20]
 80031fe:	011b      	lsls	r3, r3, #4
 8003200:	693a      	ldr	r2, [r7, #16]
 8003202:	4313      	orrs	r3, r2
 8003204:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8003206:	683b      	ldr	r3, [r7, #0]
 8003208:	699b      	ldr	r3, [r3, #24]
 800320a:	011b      	lsls	r3, r3, #4
 800320c:	693a      	ldr	r2, [r7, #16]
 800320e:	4313      	orrs	r3, r2
 8003210:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	693a      	ldr	r2, [r7, #16]
 8003216:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	68fa      	ldr	r2, [r7, #12]
 800321c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800321e:	683b      	ldr	r3, [r7, #0]
 8003220:	685a      	ldr	r2, [r3, #4]
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	697a      	ldr	r2, [r7, #20]
 800322a:	621a      	str	r2, [r3, #32]
}
 800322c:	bf00      	nop
 800322e:	371c      	adds	r7, #28
 8003230:	46bd      	mov	sp, r7
 8003232:	bc80      	pop	{r7}
 8003234:	4770      	bx	lr
 8003236:	bf00      	nop
 8003238:	40012c00 	.word	0x40012c00

0800323c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800323c:	b480      	push	{r7}
 800323e:	b087      	sub	sp, #28
 8003240:	af00      	add	r7, sp, #0
 8003242:	6078      	str	r0, [r7, #4]
 8003244:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	6a1b      	ldr	r3, [r3, #32]
 800324a:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	6a1b      	ldr	r3, [r3, #32]
 8003250:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	685b      	ldr	r3, [r3, #4]
 800325c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	69db      	ldr	r3, [r3, #28]
 8003262:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8003264:	68fb      	ldr	r3, [r7, #12]
 8003266:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800326a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800326c:	68fb      	ldr	r3, [r7, #12]
 800326e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003272:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003274:	683b      	ldr	r3, [r7, #0]
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	021b      	lsls	r3, r3, #8
 800327a:	68fa      	ldr	r2, [r7, #12]
 800327c:	4313      	orrs	r3, r2
 800327e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8003280:	693b      	ldr	r3, [r7, #16]
 8003282:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8003286:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003288:	683b      	ldr	r3, [r7, #0]
 800328a:	689b      	ldr	r3, [r3, #8]
 800328c:	031b      	lsls	r3, r3, #12
 800328e:	693a      	ldr	r2, [r7, #16]
 8003290:	4313      	orrs	r3, r2
 8003292:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	4a0f      	ldr	r2, [pc, #60]	@ (80032d4 <TIM_OC4_SetConfig+0x98>)
 8003298:	4293      	cmp	r3, r2
 800329a:	d109      	bne.n	80032b0 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800329c:	697b      	ldr	r3, [r7, #20]
 800329e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80032a2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80032a4:	683b      	ldr	r3, [r7, #0]
 80032a6:	695b      	ldr	r3, [r3, #20]
 80032a8:	019b      	lsls	r3, r3, #6
 80032aa:	697a      	ldr	r2, [r7, #20]
 80032ac:	4313      	orrs	r3, r2
 80032ae:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	697a      	ldr	r2, [r7, #20]
 80032b4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	68fa      	ldr	r2, [r7, #12]
 80032ba:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80032bc:	683b      	ldr	r3, [r7, #0]
 80032be:	685a      	ldr	r2, [r3, #4]
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	693a      	ldr	r2, [r7, #16]
 80032c8:	621a      	str	r2, [r3, #32]
}
 80032ca:	bf00      	nop
 80032cc:	371c      	adds	r7, #28
 80032ce:	46bd      	mov	sp, r7
 80032d0:	bc80      	pop	{r7}
 80032d2:	4770      	bx	lr
 80032d4:	40012c00 	.word	0x40012c00

080032d8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80032d8:	b480      	push	{r7}
 80032da:	b087      	sub	sp, #28
 80032dc:	af00      	add	r7, sp, #0
 80032de:	60f8      	str	r0, [r7, #12]
 80032e0:	60b9      	str	r1, [r7, #8]
 80032e2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80032e4:	68bb      	ldr	r3, [r7, #8]
 80032e6:	f003 031f 	and.w	r3, r3, #31
 80032ea:	2201      	movs	r2, #1
 80032ec:	fa02 f303 	lsl.w	r3, r2, r3
 80032f0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80032f2:	68fb      	ldr	r3, [r7, #12]
 80032f4:	6a1a      	ldr	r2, [r3, #32]
 80032f6:	697b      	ldr	r3, [r7, #20]
 80032f8:	43db      	mvns	r3, r3
 80032fa:	401a      	ands	r2, r3
 80032fc:	68fb      	ldr	r3, [r7, #12]
 80032fe:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8003300:	68fb      	ldr	r3, [r7, #12]
 8003302:	6a1a      	ldr	r2, [r3, #32]
 8003304:	68bb      	ldr	r3, [r7, #8]
 8003306:	f003 031f 	and.w	r3, r3, #31
 800330a:	6879      	ldr	r1, [r7, #4]
 800330c:	fa01 f303 	lsl.w	r3, r1, r3
 8003310:	431a      	orrs	r2, r3
 8003312:	68fb      	ldr	r3, [r7, #12]
 8003314:	621a      	str	r2, [r3, #32]
}
 8003316:	bf00      	nop
 8003318:	371c      	adds	r7, #28
 800331a:	46bd      	mov	sp, r7
 800331c:	bc80      	pop	{r7}
 800331e:	4770      	bx	lr

08003320 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003320:	b480      	push	{r7}
 8003322:	b085      	sub	sp, #20
 8003324:	af00      	add	r7, sp, #0
 8003326:	6078      	str	r0, [r7, #4]
 8003328:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003330:	2b01      	cmp	r3, #1
 8003332:	d101      	bne.n	8003338 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003334:	2302      	movs	r3, #2
 8003336:	e046      	b.n	80033c6 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	2201      	movs	r2, #1
 800333c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	2202      	movs	r2, #2
 8003344:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	685b      	ldr	r3, [r3, #4]
 800334e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	689b      	ldr	r3, [r3, #8]
 8003356:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003358:	68fb      	ldr	r3, [r7, #12]
 800335a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800335e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003360:	683b      	ldr	r3, [r7, #0]
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	68fa      	ldr	r2, [r7, #12]
 8003366:	4313      	orrs	r3, r2
 8003368:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	681b      	ldr	r3, [r3, #0]
 800336e:	68fa      	ldr	r2, [r7, #12]
 8003370:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	4a16      	ldr	r2, [pc, #88]	@ (80033d0 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8003378:	4293      	cmp	r3, r2
 800337a:	d00e      	beq.n	800339a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003384:	d009      	beq.n	800339a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	4a12      	ldr	r2, [pc, #72]	@ (80033d4 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 800338c:	4293      	cmp	r3, r2
 800338e:	d004      	beq.n	800339a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	4a10      	ldr	r2, [pc, #64]	@ (80033d8 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8003396:	4293      	cmp	r3, r2
 8003398:	d10c      	bne.n	80033b4 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800339a:	68bb      	ldr	r3, [r7, #8]
 800339c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80033a0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80033a2:	683b      	ldr	r3, [r7, #0]
 80033a4:	685b      	ldr	r3, [r3, #4]
 80033a6:	68ba      	ldr	r2, [r7, #8]
 80033a8:	4313      	orrs	r3, r2
 80033aa:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	68ba      	ldr	r2, [r7, #8]
 80033b2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	2201      	movs	r2, #1
 80033b8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	2200      	movs	r2, #0
 80033c0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80033c4:	2300      	movs	r3, #0
}
 80033c6:	4618      	mov	r0, r3
 80033c8:	3714      	adds	r7, #20
 80033ca:	46bd      	mov	sp, r7
 80033cc:	bc80      	pop	{r7}
 80033ce:	4770      	bx	lr
 80033d0:	40012c00 	.word	0x40012c00
 80033d4:	40000400 	.word	0x40000400
 80033d8:	40000800 	.word	0x40000800

080033dc <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80033dc:	b480      	push	{r7}
 80033de:	b083      	sub	sp, #12
 80033e0:	af00      	add	r7, sp, #0
 80033e2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80033e4:	bf00      	nop
 80033e6:	370c      	adds	r7, #12
 80033e8:	46bd      	mov	sp, r7
 80033ea:	bc80      	pop	{r7}
 80033ec:	4770      	bx	lr

080033ee <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80033ee:	b480      	push	{r7}
 80033f0:	b083      	sub	sp, #12
 80033f2:	af00      	add	r7, sp, #0
 80033f4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80033f6:	bf00      	nop
 80033f8:	370c      	adds	r7, #12
 80033fa:	46bd      	mov	sp, r7
 80033fc:	bc80      	pop	{r7}
 80033fe:	4770      	bx	lr

08003400 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003400:	b580      	push	{r7, lr}
 8003402:	b082      	sub	sp, #8
 8003404:	af00      	add	r7, sp, #0
 8003406:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	2b00      	cmp	r3, #0
 800340c:	d101      	bne.n	8003412 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800340e:	2301      	movs	r3, #1
 8003410:	e042      	b.n	8003498 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003418:	b2db      	uxtb	r3, r3
 800341a:	2b00      	cmp	r3, #0
 800341c:	d106      	bne.n	800342c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	2200      	movs	r2, #0
 8003422:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003426:	6878      	ldr	r0, [r7, #4]
 8003428:	f7fd fdac 	bl	8000f84 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	2224      	movs	r2, #36	@ 0x24
 8003430:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	68da      	ldr	r2, [r3, #12]
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003442:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003444:	6878      	ldr	r0, [r7, #4]
 8003446:	f000 fe45 	bl	80040d4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	691a      	ldr	r2, [r3, #16]
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003458:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	681b      	ldr	r3, [r3, #0]
 800345e:	695a      	ldr	r2, [r3, #20]
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003468:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	68da      	ldr	r2, [r3, #12]
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003478:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	2200      	movs	r2, #0
 800347e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	2220      	movs	r2, #32
 8003484:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	2220      	movs	r2, #32
 800348c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	2200      	movs	r2, #0
 8003494:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8003496:	2300      	movs	r3, #0
}
 8003498:	4618      	mov	r0, r3
 800349a:	3708      	adds	r7, #8
 800349c:	46bd      	mov	sp, r7
 800349e:	bd80      	pop	{r7, pc}

080034a0 <HAL_UART_Transmit_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 80034a0:	b480      	push	{r7}
 80034a2:	b085      	sub	sp, #20
 80034a4:	af00      	add	r7, sp, #0
 80034a6:	60f8      	str	r0, [r7, #12]
 80034a8:	60b9      	str	r1, [r7, #8]
 80034aa:	4613      	mov	r3, r2
 80034ac:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80034ae:	68fb      	ldr	r3, [r7, #12]
 80034b0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80034b4:	b2db      	uxtb	r3, r3
 80034b6:	2b20      	cmp	r3, #32
 80034b8:	d121      	bne.n	80034fe <HAL_UART_Transmit_IT+0x5e>
  {
    if ((pData == NULL) || (Size == 0U))
 80034ba:	68bb      	ldr	r3, [r7, #8]
 80034bc:	2b00      	cmp	r3, #0
 80034be:	d002      	beq.n	80034c6 <HAL_UART_Transmit_IT+0x26>
 80034c0:	88fb      	ldrh	r3, [r7, #6]
 80034c2:	2b00      	cmp	r3, #0
 80034c4:	d101      	bne.n	80034ca <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 80034c6:	2301      	movs	r3, #1
 80034c8:	e01a      	b.n	8003500 <HAL_UART_Transmit_IT+0x60>
    }

    huart->pTxBuffPtr = pData;
 80034ca:	68fb      	ldr	r3, [r7, #12]
 80034cc:	68ba      	ldr	r2, [r7, #8]
 80034ce:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 80034d0:	68fb      	ldr	r3, [r7, #12]
 80034d2:	88fa      	ldrh	r2, [r7, #6]
 80034d4:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80034d6:	68fb      	ldr	r3, [r7, #12]
 80034d8:	88fa      	ldrh	r2, [r7, #6]
 80034da:	84da      	strh	r2, [r3, #38]	@ 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80034dc:	68fb      	ldr	r3, [r7, #12]
 80034de:	2200      	movs	r2, #0
 80034e0:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80034e2:	68fb      	ldr	r3, [r7, #12]
 80034e4:	2221      	movs	r2, #33	@ 0x21
 80034e6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 80034ea:	68fb      	ldr	r3, [r7, #12]
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	68da      	ldr	r2, [r3, #12]
 80034f0:	68fb      	ldr	r3, [r7, #12]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80034f8:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 80034fa:	2300      	movs	r3, #0
 80034fc:	e000      	b.n	8003500 <HAL_UART_Transmit_IT+0x60>
  }
  else
  {
    return HAL_BUSY;
 80034fe:	2302      	movs	r3, #2
  }
}
 8003500:	4618      	mov	r0, r3
 8003502:	3714      	adds	r7, #20
 8003504:	46bd      	mov	sp, r7
 8003506:	bc80      	pop	{r7}
 8003508:	4770      	bx	lr

0800350a <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800350a:	b580      	push	{r7, lr}
 800350c:	b084      	sub	sp, #16
 800350e:	af00      	add	r7, sp, #0
 8003510:	60f8      	str	r0, [r7, #12]
 8003512:	60b9      	str	r1, [r7, #8]
 8003514:	4613      	mov	r3, r2
 8003516:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8003518:	68fb      	ldr	r3, [r7, #12]
 800351a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800351e:	b2db      	uxtb	r3, r3
 8003520:	2b20      	cmp	r3, #32
 8003522:	d112      	bne.n	800354a <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8003524:	68bb      	ldr	r3, [r7, #8]
 8003526:	2b00      	cmp	r3, #0
 8003528:	d002      	beq.n	8003530 <HAL_UART_Receive_IT+0x26>
 800352a:	88fb      	ldrh	r3, [r7, #6]
 800352c:	2b00      	cmp	r3, #0
 800352e:	d101      	bne.n	8003534 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8003530:	2301      	movs	r3, #1
 8003532:	e00b      	b.n	800354c <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003534:	68fb      	ldr	r3, [r7, #12]
 8003536:	2200      	movs	r2, #0
 8003538:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 800353a:	88fb      	ldrh	r3, [r7, #6]
 800353c:	461a      	mov	r2, r3
 800353e:	68b9      	ldr	r1, [r7, #8]
 8003540:	68f8      	ldr	r0, [r7, #12]
 8003542:	f000 fbcb 	bl	8003cdc <UART_Start_Receive_IT>
 8003546:	4603      	mov	r3, r0
 8003548:	e000      	b.n	800354c <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 800354a:	2302      	movs	r3, #2
  }
}
 800354c:	4618      	mov	r0, r3
 800354e:	3710      	adds	r7, #16
 8003550:	46bd      	mov	sp, r7
 8003552:	bd80      	pop	{r7, pc}

08003554 <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8003554:	b580      	push	{r7, lr}
 8003556:	b08c      	sub	sp, #48	@ 0x30
 8003558:	af00      	add	r7, sp, #0
 800355a:	60f8      	str	r0, [r7, #12]
 800355c:	60b9      	str	r1, [r7, #8]
 800355e:	4613      	mov	r3, r2
 8003560:	80fb      	strh	r3, [r7, #6]
  const uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003562:	68fb      	ldr	r3, [r7, #12]
 8003564:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003568:	b2db      	uxtb	r3, r3
 800356a:	2b20      	cmp	r3, #32
 800356c:	d156      	bne.n	800361c <HAL_UART_Transmit_DMA+0xc8>
  {
    if ((pData == NULL) || (Size == 0U))
 800356e:	68bb      	ldr	r3, [r7, #8]
 8003570:	2b00      	cmp	r3, #0
 8003572:	d002      	beq.n	800357a <HAL_UART_Transmit_DMA+0x26>
 8003574:	88fb      	ldrh	r3, [r7, #6]
 8003576:	2b00      	cmp	r3, #0
 8003578:	d101      	bne.n	800357e <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 800357a:	2301      	movs	r3, #1
 800357c:	e04f      	b.n	800361e <HAL_UART_Transmit_DMA+0xca>
    }

    huart->pTxBuffPtr = pData;
 800357e:	68ba      	ldr	r2, [r7, #8]
 8003580:	68fb      	ldr	r3, [r7, #12]
 8003582:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8003584:	68fb      	ldr	r3, [r7, #12]
 8003586:	88fa      	ldrh	r2, [r7, #6]
 8003588:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800358a:	68fb      	ldr	r3, [r7, #12]
 800358c:	88fa      	ldrh	r2, [r7, #6]
 800358e:	84da      	strh	r2, [r3, #38]	@ 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003590:	68fb      	ldr	r3, [r7, #12]
 8003592:	2200      	movs	r2, #0
 8003594:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003596:	68fb      	ldr	r3, [r7, #12]
 8003598:	2221      	movs	r2, #33	@ 0x21
 800359a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 800359e:	68fb      	ldr	r3, [r7, #12]
 80035a0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80035a2:	4a21      	ldr	r2, [pc, #132]	@ (8003628 <HAL_UART_Transmit_DMA+0xd4>)
 80035a4:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 80035a6:	68fb      	ldr	r3, [r7, #12]
 80035a8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80035aa:	4a20      	ldr	r2, [pc, #128]	@ (800362c <HAL_UART_Transmit_DMA+0xd8>)
 80035ac:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 80035ae:	68fb      	ldr	r3, [r7, #12]
 80035b0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80035b2:	4a1f      	ldr	r2, [pc, #124]	@ (8003630 <HAL_UART_Transmit_DMA+0xdc>)
 80035b4:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 80035b6:	68fb      	ldr	r3, [r7, #12]
 80035b8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80035ba:	2200      	movs	r2, #0
 80035bc:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Enable the UART transmit DMA channel */
    tmp = (const uint32_t *)&pData;
 80035be:	f107 0308 	add.w	r3, r7, #8
 80035c2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_DMA_Start_IT(huart->hdmatx, *(const uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size);
 80035c4:	68fb      	ldr	r3, [r7, #12]
 80035c6:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 80035c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80035ca:	6819      	ldr	r1, [r3, #0]
 80035cc:	68fb      	ldr	r3, [r7, #12]
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	3304      	adds	r3, #4
 80035d2:	461a      	mov	r2, r3
 80035d4:	88fb      	ldrh	r3, [r7, #6]
 80035d6:	f7fd ff83 	bl	80014e0 <HAL_DMA_Start_IT>

    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 80035da:	68fb      	ldr	r3, [r7, #12]
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80035e2:	601a      	str	r2, [r3, #0]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80035e4:	68fb      	ldr	r3, [r7, #12]
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	3314      	adds	r3, #20
 80035ea:	61bb      	str	r3, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80035ec:	69bb      	ldr	r3, [r7, #24]
 80035ee:	e853 3f00 	ldrex	r3, [r3]
 80035f2:	617b      	str	r3, [r7, #20]
   return(result);
 80035f4:	697b      	ldr	r3, [r7, #20]
 80035f6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80035fa:	62bb      	str	r3, [r7, #40]	@ 0x28
 80035fc:	68fb      	ldr	r3, [r7, #12]
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	3314      	adds	r3, #20
 8003602:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003604:	627a      	str	r2, [r7, #36]	@ 0x24
 8003606:	623b      	str	r3, [r7, #32]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003608:	6a39      	ldr	r1, [r7, #32]
 800360a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800360c:	e841 2300 	strex	r3, r2, [r1]
 8003610:	61fb      	str	r3, [r7, #28]
   return(result);
 8003612:	69fb      	ldr	r3, [r7, #28]
 8003614:	2b00      	cmp	r3, #0
 8003616:	d1e5      	bne.n	80035e4 <HAL_UART_Transmit_DMA+0x90>

    return HAL_OK;
 8003618:	2300      	movs	r3, #0
 800361a:	e000      	b.n	800361e <HAL_UART_Transmit_DMA+0xca>
  }
  else
  {
    return HAL_BUSY;
 800361c:	2302      	movs	r3, #2
  }
}
 800361e:	4618      	mov	r0, r3
 8003620:	3730      	adds	r7, #48	@ 0x30
 8003622:	46bd      	mov	sp, r7
 8003624:	bd80      	pop	{r7, pc}
 8003626:	bf00      	nop
 8003628:	08003b93 	.word	0x08003b93
 800362c:	08003c2d 	.word	0x08003c2d
 8003630:	08003c49 	.word	0x08003c49

08003634 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8003634:	b580      	push	{r7, lr}
 8003636:	b0ba      	sub	sp, #232	@ 0xe8
 8003638:	af00      	add	r7, sp, #0
 800363a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	68db      	ldr	r3, [r3, #12]
 800364c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	695b      	ldr	r3, [r3, #20]
 8003656:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 800365a:	2300      	movs	r3, #0
 800365c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8003660:	2300      	movs	r3, #0
 8003662:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8003666:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800366a:	f003 030f 	and.w	r3, r3, #15
 800366e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8003672:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8003676:	2b00      	cmp	r3, #0
 8003678:	d10f      	bne.n	800369a <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800367a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800367e:	f003 0320 	and.w	r3, r3, #32
 8003682:	2b00      	cmp	r3, #0
 8003684:	d009      	beq.n	800369a <HAL_UART_IRQHandler+0x66>
 8003686:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800368a:	f003 0320 	and.w	r3, r3, #32
 800368e:	2b00      	cmp	r3, #0
 8003690:	d003      	beq.n	800369a <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8003692:	6878      	ldr	r0, [r7, #4]
 8003694:	f000 fc5f 	bl	8003f56 <UART_Receive_IT>
      return;
 8003698:	e25b      	b.n	8003b52 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800369a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800369e:	2b00      	cmp	r3, #0
 80036a0:	f000 80de 	beq.w	8003860 <HAL_UART_IRQHandler+0x22c>
 80036a4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80036a8:	f003 0301 	and.w	r3, r3, #1
 80036ac:	2b00      	cmp	r3, #0
 80036ae:	d106      	bne.n	80036be <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80036b0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80036b4:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 80036b8:	2b00      	cmp	r3, #0
 80036ba:	f000 80d1 	beq.w	8003860 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80036be:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80036c2:	f003 0301 	and.w	r3, r3, #1
 80036c6:	2b00      	cmp	r3, #0
 80036c8:	d00b      	beq.n	80036e2 <HAL_UART_IRQHandler+0xae>
 80036ca:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80036ce:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80036d2:	2b00      	cmp	r3, #0
 80036d4:	d005      	beq.n	80036e2 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80036da:	f043 0201 	orr.w	r2, r3, #1
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80036e2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80036e6:	f003 0304 	and.w	r3, r3, #4
 80036ea:	2b00      	cmp	r3, #0
 80036ec:	d00b      	beq.n	8003706 <HAL_UART_IRQHandler+0xd2>
 80036ee:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80036f2:	f003 0301 	and.w	r3, r3, #1
 80036f6:	2b00      	cmp	r3, #0
 80036f8:	d005      	beq.n	8003706 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80036fe:	f043 0202 	orr.w	r2, r3, #2
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003706:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800370a:	f003 0302 	and.w	r3, r3, #2
 800370e:	2b00      	cmp	r3, #0
 8003710:	d00b      	beq.n	800372a <HAL_UART_IRQHandler+0xf6>
 8003712:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003716:	f003 0301 	and.w	r3, r3, #1
 800371a:	2b00      	cmp	r3, #0
 800371c:	d005      	beq.n	800372a <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003722:	f043 0204 	orr.w	r2, r3, #4
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800372a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800372e:	f003 0308 	and.w	r3, r3, #8
 8003732:	2b00      	cmp	r3, #0
 8003734:	d011      	beq.n	800375a <HAL_UART_IRQHandler+0x126>
 8003736:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800373a:	f003 0320 	and.w	r3, r3, #32
 800373e:	2b00      	cmp	r3, #0
 8003740:	d105      	bne.n	800374e <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8003742:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003746:	f003 0301 	and.w	r3, r3, #1
 800374a:	2b00      	cmp	r3, #0
 800374c:	d005      	beq.n	800375a <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003752:	f043 0208 	orr.w	r2, r3, #8
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800375e:	2b00      	cmp	r3, #0
 8003760:	f000 81f2 	beq.w	8003b48 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003764:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003768:	f003 0320 	and.w	r3, r3, #32
 800376c:	2b00      	cmp	r3, #0
 800376e:	d008      	beq.n	8003782 <HAL_UART_IRQHandler+0x14e>
 8003770:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003774:	f003 0320 	and.w	r3, r3, #32
 8003778:	2b00      	cmp	r3, #0
 800377a:	d002      	beq.n	8003782 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 800377c:	6878      	ldr	r0, [r7, #4]
 800377e:	f000 fbea 	bl	8003f56 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	695b      	ldr	r3, [r3, #20]
 8003788:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800378c:	2b00      	cmp	r3, #0
 800378e:	bf14      	ite	ne
 8003790:	2301      	movne	r3, #1
 8003792:	2300      	moveq	r3, #0
 8003794:	b2db      	uxtb	r3, r3
 8003796:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800379e:	f003 0308 	and.w	r3, r3, #8
 80037a2:	2b00      	cmp	r3, #0
 80037a4:	d103      	bne.n	80037ae <HAL_UART_IRQHandler+0x17a>
 80037a6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80037aa:	2b00      	cmp	r3, #0
 80037ac:	d04f      	beq.n	800384e <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80037ae:	6878      	ldr	r0, [r7, #4]
 80037b0:	f000 faf4 	bl	8003d9c <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	695b      	ldr	r3, [r3, #20]
 80037ba:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80037be:	2b00      	cmp	r3, #0
 80037c0:	d041      	beq.n	8003846 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	3314      	adds	r3, #20
 80037c8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80037cc:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80037d0:	e853 3f00 	ldrex	r3, [r3]
 80037d4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80037d8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80037dc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80037e0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	3314      	adds	r3, #20
 80037ea:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80037ee:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80037f2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80037f6:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80037fa:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80037fe:	e841 2300 	strex	r3, r2, [r1]
 8003802:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8003806:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800380a:	2b00      	cmp	r3, #0
 800380c:	d1d9      	bne.n	80037c2 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003812:	2b00      	cmp	r3, #0
 8003814:	d013      	beq.n	800383e <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800381a:	4a7e      	ldr	r2, [pc, #504]	@ (8003a14 <HAL_UART_IRQHandler+0x3e0>)
 800381c:	635a      	str	r2, [r3, #52]	@ 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003822:	4618      	mov	r0, r3
 8003824:	f7fd fef8 	bl	8001618 <HAL_DMA_Abort_IT>
 8003828:	4603      	mov	r3, r0
 800382a:	2b00      	cmp	r3, #0
 800382c:	d016      	beq.n	800385c <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003832:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003834:	687a      	ldr	r2, [r7, #4]
 8003836:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8003838:	4610      	mov	r0, r2
 800383a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800383c:	e00e      	b.n	800385c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800383e:	6878      	ldr	r0, [r7, #4]
 8003840:	f000 f993 	bl	8003b6a <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003844:	e00a      	b.n	800385c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8003846:	6878      	ldr	r0, [r7, #4]
 8003848:	f000 f98f 	bl	8003b6a <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800384c:	e006      	b.n	800385c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800384e:	6878      	ldr	r0, [r7, #4]
 8003850:	f000 f98b 	bl	8003b6a <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	2200      	movs	r2, #0
 8003858:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 800385a:	e175      	b.n	8003b48 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800385c:	bf00      	nop
    return;
 800385e:	e173      	b.n	8003b48 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003864:	2b01      	cmp	r3, #1
 8003866:	f040 814f 	bne.w	8003b08 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800386a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800386e:	f003 0310 	and.w	r3, r3, #16
 8003872:	2b00      	cmp	r3, #0
 8003874:	f000 8148 	beq.w	8003b08 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8003878:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800387c:	f003 0310 	and.w	r3, r3, #16
 8003880:	2b00      	cmp	r3, #0
 8003882:	f000 8141 	beq.w	8003b08 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8003886:	2300      	movs	r3, #0
 8003888:	60bb      	str	r3, [r7, #8]
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	60bb      	str	r3, [r7, #8]
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	685b      	ldr	r3, [r3, #4]
 8003898:	60bb      	str	r3, [r7, #8]
 800389a:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	695b      	ldr	r3, [r3, #20]
 80038a2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80038a6:	2b00      	cmp	r3, #0
 80038a8:	f000 80b6 	beq.w	8003a18 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	685b      	ldr	r3, [r3, #4]
 80038b4:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80038b8:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80038bc:	2b00      	cmp	r3, #0
 80038be:	f000 8145 	beq.w	8003b4c <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80038c6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80038ca:	429a      	cmp	r2, r3
 80038cc:	f080 813e 	bcs.w	8003b4c <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80038d6:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80038dc:	699b      	ldr	r3, [r3, #24]
 80038de:	2b20      	cmp	r3, #32
 80038e0:	f000 8088 	beq.w	80039f4 <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	330c      	adds	r3, #12
 80038ea:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80038ee:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80038f2:	e853 3f00 	ldrex	r3, [r3]
 80038f6:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80038fa:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80038fe:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003902:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	330c      	adds	r3, #12
 800390c:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8003910:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8003914:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003918:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800391c:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8003920:	e841 2300 	strex	r3, r2, [r1]
 8003924:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8003928:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800392c:	2b00      	cmp	r3, #0
 800392e:	d1d9      	bne.n	80038e4 <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	3314      	adds	r3, #20
 8003936:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003938:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800393a:	e853 3f00 	ldrex	r3, [r3]
 800393e:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8003940:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8003942:	f023 0301 	bic.w	r3, r3, #1
 8003946:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	3314      	adds	r3, #20
 8003950:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8003954:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8003958:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800395a:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800395c:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8003960:	e841 2300 	strex	r3, r2, [r1]
 8003964:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8003966:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003968:	2b00      	cmp	r3, #0
 800396a:	d1e1      	bne.n	8003930 <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	3314      	adds	r3, #20
 8003972:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003974:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003976:	e853 3f00 	ldrex	r3, [r3]
 800397a:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800397c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800397e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003982:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	3314      	adds	r3, #20
 800398c:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8003990:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8003992:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003994:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8003996:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8003998:	e841 2300 	strex	r3, r2, [r1]
 800399c:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800399e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80039a0:	2b00      	cmp	r3, #0
 80039a2:	d1e3      	bne.n	800396c <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	2220      	movs	r2, #32
 80039a8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	2200      	movs	r2, #0
 80039b0:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	330c      	adds	r3, #12
 80039b8:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80039ba:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80039bc:	e853 3f00 	ldrex	r3, [r3]
 80039c0:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80039c2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80039c4:	f023 0310 	bic.w	r3, r3, #16
 80039c8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	681b      	ldr	r3, [r3, #0]
 80039d0:	330c      	adds	r3, #12
 80039d2:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 80039d6:	65ba      	str	r2, [r7, #88]	@ 0x58
 80039d8:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80039da:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80039dc:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80039de:	e841 2300 	strex	r3, r2, [r1]
 80039e2:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80039e4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80039e6:	2b00      	cmp	r3, #0
 80039e8:	d1e3      	bne.n	80039b2 <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80039ee:	4618      	mov	r0, r3
 80039f0:	f7fd fdd6 	bl	80015a0 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	2202      	movs	r2, #2
 80039f8:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003a02:	b29b      	uxth	r3, r3
 8003a04:	1ad3      	subs	r3, r2, r3
 8003a06:	b29b      	uxth	r3, r3
 8003a08:	4619      	mov	r1, r3
 8003a0a:	6878      	ldr	r0, [r7, #4]
 8003a0c:	f000 f8b6 	bl	8003b7c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8003a10:	e09c      	b.n	8003b4c <HAL_UART_IRQHandler+0x518>
 8003a12:	bf00      	nop
 8003a14:	08003e61 	.word	0x08003e61
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003a20:	b29b      	uxth	r3, r3
 8003a22:	1ad3      	subs	r3, r2, r3
 8003a24:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003a2c:	b29b      	uxth	r3, r3
 8003a2e:	2b00      	cmp	r3, #0
 8003a30:	f000 808e 	beq.w	8003b50 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8003a34:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8003a38:	2b00      	cmp	r3, #0
 8003a3a:	f000 8089 	beq.w	8003b50 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	330c      	adds	r3, #12
 8003a44:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003a46:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003a48:	e853 3f00 	ldrex	r3, [r3]
 8003a4c:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8003a4e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003a50:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003a54:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	330c      	adds	r3, #12
 8003a5e:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8003a62:	647a      	str	r2, [r7, #68]	@ 0x44
 8003a64:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003a66:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8003a68:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003a6a:	e841 2300 	strex	r3, r2, [r1]
 8003a6e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8003a70:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003a72:	2b00      	cmp	r3, #0
 8003a74:	d1e3      	bne.n	8003a3e <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	681b      	ldr	r3, [r3, #0]
 8003a7a:	3314      	adds	r3, #20
 8003a7c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003a7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a80:	e853 3f00 	ldrex	r3, [r3]
 8003a84:	623b      	str	r3, [r7, #32]
   return(result);
 8003a86:	6a3b      	ldr	r3, [r7, #32]
 8003a88:	f023 0301 	bic.w	r3, r3, #1
 8003a8c:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	3314      	adds	r3, #20
 8003a96:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8003a9a:	633a      	str	r2, [r7, #48]	@ 0x30
 8003a9c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003a9e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003aa0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003aa2:	e841 2300 	strex	r3, r2, [r1]
 8003aa6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8003aa8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003aaa:	2b00      	cmp	r3, #0
 8003aac:	d1e3      	bne.n	8003a76 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	2220      	movs	r2, #32
 8003ab2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	2200      	movs	r2, #0
 8003aba:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	330c      	adds	r3, #12
 8003ac2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003ac4:	693b      	ldr	r3, [r7, #16]
 8003ac6:	e853 3f00 	ldrex	r3, [r3]
 8003aca:	60fb      	str	r3, [r7, #12]
   return(result);
 8003acc:	68fb      	ldr	r3, [r7, #12]
 8003ace:	f023 0310 	bic.w	r3, r3, #16
 8003ad2:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	330c      	adds	r3, #12
 8003adc:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8003ae0:	61fa      	str	r2, [r7, #28]
 8003ae2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003ae4:	69b9      	ldr	r1, [r7, #24]
 8003ae6:	69fa      	ldr	r2, [r7, #28]
 8003ae8:	e841 2300 	strex	r3, r2, [r1]
 8003aec:	617b      	str	r3, [r7, #20]
   return(result);
 8003aee:	697b      	ldr	r3, [r7, #20]
 8003af0:	2b00      	cmp	r3, #0
 8003af2:	d1e3      	bne.n	8003abc <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	2202      	movs	r2, #2
 8003af8:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8003afa:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8003afe:	4619      	mov	r1, r3
 8003b00:	6878      	ldr	r0, [r7, #4]
 8003b02:	f000 f83b 	bl	8003b7c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8003b06:	e023      	b.n	8003b50 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8003b08:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003b0c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003b10:	2b00      	cmp	r3, #0
 8003b12:	d009      	beq.n	8003b28 <HAL_UART_IRQHandler+0x4f4>
 8003b14:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003b18:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003b1c:	2b00      	cmp	r3, #0
 8003b1e:	d003      	beq.n	8003b28 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8003b20:	6878      	ldr	r0, [r7, #4]
 8003b22:	f000 f9b1 	bl	8003e88 <UART_Transmit_IT>
    return;
 8003b26:	e014      	b.n	8003b52 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8003b28:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003b2c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003b30:	2b00      	cmp	r3, #0
 8003b32:	d00e      	beq.n	8003b52 <HAL_UART_IRQHandler+0x51e>
 8003b34:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003b38:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003b3c:	2b00      	cmp	r3, #0
 8003b3e:	d008      	beq.n	8003b52 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8003b40:	6878      	ldr	r0, [r7, #4]
 8003b42:	f000 f9f0 	bl	8003f26 <UART_EndTransmit_IT>
    return;
 8003b46:	e004      	b.n	8003b52 <HAL_UART_IRQHandler+0x51e>
    return;
 8003b48:	bf00      	nop
 8003b4a:	e002      	b.n	8003b52 <HAL_UART_IRQHandler+0x51e>
      return;
 8003b4c:	bf00      	nop
 8003b4e:	e000      	b.n	8003b52 <HAL_UART_IRQHandler+0x51e>
      return;
 8003b50:	bf00      	nop
  }
}
 8003b52:	37e8      	adds	r7, #232	@ 0xe8
 8003b54:	46bd      	mov	sp, r7
 8003b56:	bd80      	pop	{r7, pc}

08003b58 <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8003b58:	b480      	push	{r7}
 8003b5a:	b083      	sub	sp, #12
 8003b5c:	af00      	add	r7, sp, #0
 8003b5e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 8003b60:	bf00      	nop
 8003b62:	370c      	adds	r7, #12
 8003b64:	46bd      	mov	sp, r7
 8003b66:	bc80      	pop	{r7}
 8003b68:	4770      	bx	lr

08003b6a <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8003b6a:	b480      	push	{r7}
 8003b6c:	b083      	sub	sp, #12
 8003b6e:	af00      	add	r7, sp, #0
 8003b70:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8003b72:	bf00      	nop
 8003b74:	370c      	adds	r7, #12
 8003b76:	46bd      	mov	sp, r7
 8003b78:	bc80      	pop	{r7}
 8003b7a:	4770      	bx	lr

08003b7c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8003b7c:	b480      	push	{r7}
 8003b7e:	b083      	sub	sp, #12
 8003b80:	af00      	add	r7, sp, #0
 8003b82:	6078      	str	r0, [r7, #4]
 8003b84:	460b      	mov	r3, r1
 8003b86:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8003b88:	bf00      	nop
 8003b8a:	370c      	adds	r7, #12
 8003b8c:	46bd      	mov	sp, r7
 8003b8e:	bc80      	pop	{r7}
 8003b90:	4770      	bx	lr

08003b92 <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8003b92:	b580      	push	{r7, lr}
 8003b94:	b090      	sub	sp, #64	@ 0x40
 8003b96:	af00      	add	r7, sp, #0
 8003b98:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b9e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  /* DMA Normal mode*/
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	f003 0320 	and.w	r3, r3, #32
 8003baa:	2b00      	cmp	r3, #0
 8003bac:	d137      	bne.n	8003c1e <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0x00U;
 8003bae:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003bb0:	2200      	movs	r2, #0
 8003bb2:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8003bb4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	3314      	adds	r3, #20
 8003bba:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003bbc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003bbe:	e853 3f00 	ldrex	r3, [r3]
 8003bc2:	623b      	str	r3, [r7, #32]
   return(result);
 8003bc4:	6a3b      	ldr	r3, [r7, #32]
 8003bc6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003bca:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003bcc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003bce:	681b      	ldr	r3, [r3, #0]
 8003bd0:	3314      	adds	r3, #20
 8003bd2:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8003bd4:	633a      	str	r2, [r7, #48]	@ 0x30
 8003bd6:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003bd8:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003bda:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003bdc:	e841 2300 	strex	r3, r2, [r1]
 8003be0:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8003be2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003be4:	2b00      	cmp	r3, #0
 8003be6:	d1e5      	bne.n	8003bb4 <UART_DMATransmitCplt+0x22>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8003be8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	330c      	adds	r3, #12
 8003bee:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003bf0:	693b      	ldr	r3, [r7, #16]
 8003bf2:	e853 3f00 	ldrex	r3, [r3]
 8003bf6:	60fb      	str	r3, [r7, #12]
   return(result);
 8003bf8:	68fb      	ldr	r3, [r7, #12]
 8003bfa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003bfe:	637b      	str	r3, [r7, #52]	@ 0x34
 8003c00:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	330c      	adds	r3, #12
 8003c06:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8003c08:	61fa      	str	r2, [r7, #28]
 8003c0a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003c0c:	69b9      	ldr	r1, [r7, #24]
 8003c0e:	69fa      	ldr	r2, [r7, #28]
 8003c10:	e841 2300 	strex	r3, r2, [r1]
 8003c14:	617b      	str	r3, [r7, #20]
   return(result);
 8003c16:	697b      	ldr	r3, [r7, #20]
 8003c18:	2b00      	cmp	r3, #0
 8003c1a:	d1e5      	bne.n	8003be8 <UART_DMATransmitCplt+0x56>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8003c1c:	e002      	b.n	8003c24 <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 8003c1e:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8003c20:	f7fc fd46 	bl	80006b0 <HAL_UART_TxCpltCallback>
}
 8003c24:	bf00      	nop
 8003c26:	3740      	adds	r7, #64	@ 0x40
 8003c28:	46bd      	mov	sp, r7
 8003c2a:	bd80      	pop	{r7, pc}

08003c2c <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8003c2c:	b580      	push	{r7, lr}
 8003c2e:	b084      	sub	sp, #16
 8003c30:	af00      	add	r7, sp, #0
 8003c32:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c38:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8003c3a:	68f8      	ldr	r0, [r7, #12]
 8003c3c:	f7ff ff8c 	bl	8003b58 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003c40:	bf00      	nop
 8003c42:	3710      	adds	r7, #16
 8003c44:	46bd      	mov	sp, r7
 8003c46:	bd80      	pop	{r7, pc}

08003c48 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8003c48:	b580      	push	{r7, lr}
 8003c4a:	b084      	sub	sp, #16
 8003c4c:	af00      	add	r7, sp, #0
 8003c4e:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8003c50:	2300      	movs	r3, #0
 8003c52:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c58:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8003c5a:	68bb      	ldr	r3, [r7, #8]
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	695b      	ldr	r3, [r3, #20]
 8003c60:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003c64:	2b00      	cmp	r3, #0
 8003c66:	bf14      	ite	ne
 8003c68:	2301      	movne	r3, #1
 8003c6a:	2300      	moveq	r3, #0
 8003c6c:	b2db      	uxtb	r3, r3
 8003c6e:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8003c70:	68bb      	ldr	r3, [r7, #8]
 8003c72:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003c76:	b2db      	uxtb	r3, r3
 8003c78:	2b21      	cmp	r3, #33	@ 0x21
 8003c7a:	d108      	bne.n	8003c8e <UART_DMAError+0x46>
 8003c7c:	68fb      	ldr	r3, [r7, #12]
 8003c7e:	2b00      	cmp	r3, #0
 8003c80:	d005      	beq.n	8003c8e <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8003c82:	68bb      	ldr	r3, [r7, #8]
 8003c84:	2200      	movs	r2, #0
 8003c86:	84da      	strh	r2, [r3, #38]	@ 0x26
    UART_EndTxTransfer(huart);
 8003c88:	68b8      	ldr	r0, [r7, #8]
 8003c8a:	f000 f860 	bl	8003d4e <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8003c8e:	68bb      	ldr	r3, [r7, #8]
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	695b      	ldr	r3, [r3, #20]
 8003c94:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003c98:	2b00      	cmp	r3, #0
 8003c9a:	bf14      	ite	ne
 8003c9c:	2301      	movne	r3, #1
 8003c9e:	2300      	moveq	r3, #0
 8003ca0:	b2db      	uxtb	r3, r3
 8003ca2:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8003ca4:	68bb      	ldr	r3, [r7, #8]
 8003ca6:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8003caa:	b2db      	uxtb	r3, r3
 8003cac:	2b22      	cmp	r3, #34	@ 0x22
 8003cae:	d108      	bne.n	8003cc2 <UART_DMAError+0x7a>
 8003cb0:	68fb      	ldr	r3, [r7, #12]
 8003cb2:	2b00      	cmp	r3, #0
 8003cb4:	d005      	beq.n	8003cc2 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8003cb6:	68bb      	ldr	r3, [r7, #8]
 8003cb8:	2200      	movs	r2, #0
 8003cba:	85da      	strh	r2, [r3, #46]	@ 0x2e
    UART_EndRxTransfer(huart);
 8003cbc:	68b8      	ldr	r0, [r7, #8]
 8003cbe:	f000 f86d 	bl	8003d9c <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8003cc2:	68bb      	ldr	r3, [r7, #8]
 8003cc4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003cc6:	f043 0210 	orr.w	r2, r3, #16
 8003cca:	68bb      	ldr	r3, [r7, #8]
 8003ccc:	645a      	str	r2, [r3, #68]	@ 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8003cce:	68b8      	ldr	r0, [r7, #8]
 8003cd0:	f7ff ff4b 	bl	8003b6a <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003cd4:	bf00      	nop
 8003cd6:	3710      	adds	r7, #16
 8003cd8:	46bd      	mov	sp, r7
 8003cda:	bd80      	pop	{r7, pc}

08003cdc <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003cdc:	b480      	push	{r7}
 8003cde:	b085      	sub	sp, #20
 8003ce0:	af00      	add	r7, sp, #0
 8003ce2:	60f8      	str	r0, [r7, #12]
 8003ce4:	60b9      	str	r1, [r7, #8]
 8003ce6:	4613      	mov	r3, r2
 8003ce8:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8003cea:	68fb      	ldr	r3, [r7, #12]
 8003cec:	68ba      	ldr	r2, [r7, #8]
 8003cee:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8003cf0:	68fb      	ldr	r3, [r7, #12]
 8003cf2:	88fa      	ldrh	r2, [r7, #6]
 8003cf4:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 8003cf6:	68fb      	ldr	r3, [r7, #12]
 8003cf8:	88fa      	ldrh	r2, [r7, #6]
 8003cfa:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003cfc:	68fb      	ldr	r3, [r7, #12]
 8003cfe:	2200      	movs	r2, #0
 8003d00:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003d02:	68fb      	ldr	r3, [r7, #12]
 8003d04:	2222      	movs	r2, #34	@ 0x22
 8003d06:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8003d0a:	68fb      	ldr	r3, [r7, #12]
 8003d0c:	691b      	ldr	r3, [r3, #16]
 8003d0e:	2b00      	cmp	r3, #0
 8003d10:	d007      	beq.n	8003d22 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8003d12:	68fb      	ldr	r3, [r7, #12]
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	68da      	ldr	r2, [r3, #12]
 8003d18:	68fb      	ldr	r3, [r7, #12]
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003d20:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8003d22:	68fb      	ldr	r3, [r7, #12]
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	695a      	ldr	r2, [r3, #20]
 8003d28:	68fb      	ldr	r3, [r7, #12]
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	f042 0201 	orr.w	r2, r2, #1
 8003d30:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8003d32:	68fb      	ldr	r3, [r7, #12]
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	68da      	ldr	r2, [r3, #12]
 8003d38:	68fb      	ldr	r3, [r7, #12]
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	f042 0220 	orr.w	r2, r2, #32
 8003d40:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8003d42:	2300      	movs	r3, #0
}
 8003d44:	4618      	mov	r0, r3
 8003d46:	3714      	adds	r7, #20
 8003d48:	46bd      	mov	sp, r7
 8003d4a:	bc80      	pop	{r7}
 8003d4c:	4770      	bx	lr

08003d4e <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8003d4e:	b480      	push	{r7}
 8003d50:	b089      	sub	sp, #36	@ 0x24
 8003d52:	af00      	add	r7, sp, #0
 8003d54:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	330c      	adds	r3, #12
 8003d5c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d5e:	68fb      	ldr	r3, [r7, #12]
 8003d60:	e853 3f00 	ldrex	r3, [r3]
 8003d64:	60bb      	str	r3, [r7, #8]
   return(result);
 8003d66:	68bb      	ldr	r3, [r7, #8]
 8003d68:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8003d6c:	61fb      	str	r3, [r7, #28]
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	330c      	adds	r3, #12
 8003d74:	69fa      	ldr	r2, [r7, #28]
 8003d76:	61ba      	str	r2, [r7, #24]
 8003d78:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d7a:	6979      	ldr	r1, [r7, #20]
 8003d7c:	69ba      	ldr	r2, [r7, #24]
 8003d7e:	e841 2300 	strex	r3, r2, [r1]
 8003d82:	613b      	str	r3, [r7, #16]
   return(result);
 8003d84:	693b      	ldr	r3, [r7, #16]
 8003d86:	2b00      	cmp	r3, #0
 8003d88:	d1e5      	bne.n	8003d56 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	2220      	movs	r2, #32
 8003d8e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
}
 8003d92:	bf00      	nop
 8003d94:	3724      	adds	r7, #36	@ 0x24
 8003d96:	46bd      	mov	sp, r7
 8003d98:	bc80      	pop	{r7}
 8003d9a:	4770      	bx	lr

08003d9c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003d9c:	b480      	push	{r7}
 8003d9e:	b095      	sub	sp, #84	@ 0x54
 8003da0:	af00      	add	r7, sp, #0
 8003da2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	330c      	adds	r3, #12
 8003daa:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003dac:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003dae:	e853 3f00 	ldrex	r3, [r3]
 8003db2:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8003db4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003db6:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003dba:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	330c      	adds	r3, #12
 8003dc2:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8003dc4:	643a      	str	r2, [r7, #64]	@ 0x40
 8003dc6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003dc8:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8003dca:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8003dcc:	e841 2300 	strex	r3, r2, [r1]
 8003dd0:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8003dd2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003dd4:	2b00      	cmp	r3, #0
 8003dd6:	d1e5      	bne.n	8003da4 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	3314      	adds	r3, #20
 8003dde:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003de0:	6a3b      	ldr	r3, [r7, #32]
 8003de2:	e853 3f00 	ldrex	r3, [r3]
 8003de6:	61fb      	str	r3, [r7, #28]
   return(result);
 8003de8:	69fb      	ldr	r3, [r7, #28]
 8003dea:	f023 0301 	bic.w	r3, r3, #1
 8003dee:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	3314      	adds	r3, #20
 8003df6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003df8:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003dfa:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003dfc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003dfe:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003e00:	e841 2300 	strex	r3, r2, [r1]
 8003e04:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8003e06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e08:	2b00      	cmp	r3, #0
 8003e0a:	d1e5      	bne.n	8003dd8 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e10:	2b01      	cmp	r3, #1
 8003e12:	d119      	bne.n	8003e48 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	330c      	adds	r3, #12
 8003e1a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003e1c:	68fb      	ldr	r3, [r7, #12]
 8003e1e:	e853 3f00 	ldrex	r3, [r3]
 8003e22:	60bb      	str	r3, [r7, #8]
   return(result);
 8003e24:	68bb      	ldr	r3, [r7, #8]
 8003e26:	f023 0310 	bic.w	r3, r3, #16
 8003e2a:	647b      	str	r3, [r7, #68]	@ 0x44
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	330c      	adds	r3, #12
 8003e32:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003e34:	61ba      	str	r2, [r7, #24]
 8003e36:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003e38:	6979      	ldr	r1, [r7, #20]
 8003e3a:	69ba      	ldr	r2, [r7, #24]
 8003e3c:	e841 2300 	strex	r3, r2, [r1]
 8003e40:	613b      	str	r3, [r7, #16]
   return(result);
 8003e42:	693b      	ldr	r3, [r7, #16]
 8003e44:	2b00      	cmp	r3, #0
 8003e46:	d1e5      	bne.n	8003e14 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	2220      	movs	r2, #32
 8003e4c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	2200      	movs	r2, #0
 8003e54:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8003e56:	bf00      	nop
 8003e58:	3754      	adds	r7, #84	@ 0x54
 8003e5a:	46bd      	mov	sp, r7
 8003e5c:	bc80      	pop	{r7}
 8003e5e:	4770      	bx	lr

08003e60 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8003e60:	b580      	push	{r7, lr}
 8003e62:	b084      	sub	sp, #16
 8003e64:	af00      	add	r7, sp, #0
 8003e66:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e6c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8003e6e:	68fb      	ldr	r3, [r7, #12]
 8003e70:	2200      	movs	r2, #0
 8003e72:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 8003e74:	68fb      	ldr	r3, [r7, #12]
 8003e76:	2200      	movs	r2, #0
 8003e78:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8003e7a:	68f8      	ldr	r0, [r7, #12]
 8003e7c:	f7ff fe75 	bl	8003b6a <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003e80:	bf00      	nop
 8003e82:	3710      	adds	r7, #16
 8003e84:	46bd      	mov	sp, r7
 8003e86:	bd80      	pop	{r7, pc}

08003e88 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8003e88:	b480      	push	{r7}
 8003e8a:	b085      	sub	sp, #20
 8003e8c:	af00      	add	r7, sp, #0
 8003e8e:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003e96:	b2db      	uxtb	r3, r3
 8003e98:	2b21      	cmp	r3, #33	@ 0x21
 8003e9a:	d13e      	bne.n	8003f1a <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	689b      	ldr	r3, [r3, #8]
 8003ea0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003ea4:	d114      	bne.n	8003ed0 <UART_Transmit_IT+0x48>
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	691b      	ldr	r3, [r3, #16]
 8003eaa:	2b00      	cmp	r3, #0
 8003eac:	d110      	bne.n	8003ed0 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	6a1b      	ldr	r3, [r3, #32]
 8003eb2:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8003eb4:	68fb      	ldr	r3, [r7, #12]
 8003eb6:	881b      	ldrh	r3, [r3, #0]
 8003eb8:	461a      	mov	r2, r3
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003ec2:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	6a1b      	ldr	r3, [r3, #32]
 8003ec8:	1c9a      	adds	r2, r3, #2
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	621a      	str	r2, [r3, #32]
 8003ece:	e008      	b.n	8003ee2 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	6a1b      	ldr	r3, [r3, #32]
 8003ed4:	1c59      	adds	r1, r3, #1
 8003ed6:	687a      	ldr	r2, [r7, #4]
 8003ed8:	6211      	str	r1, [r2, #32]
 8003eda:	781a      	ldrb	r2, [r3, #0]
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003ee6:	b29b      	uxth	r3, r3
 8003ee8:	3b01      	subs	r3, #1
 8003eea:	b29b      	uxth	r3, r3
 8003eec:	687a      	ldr	r2, [r7, #4]
 8003eee:	4619      	mov	r1, r3
 8003ef0:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8003ef2:	2b00      	cmp	r3, #0
 8003ef4:	d10f      	bne.n	8003f16 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	68da      	ldr	r2, [r3, #12]
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003f04:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	68da      	ldr	r2, [r3, #12]
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003f14:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8003f16:	2300      	movs	r3, #0
 8003f18:	e000      	b.n	8003f1c <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8003f1a:	2302      	movs	r3, #2
  }
}
 8003f1c:	4618      	mov	r0, r3
 8003f1e:	3714      	adds	r7, #20
 8003f20:	46bd      	mov	sp, r7
 8003f22:	bc80      	pop	{r7}
 8003f24:	4770      	bx	lr

08003f26 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8003f26:	b580      	push	{r7, lr}
 8003f28:	b082      	sub	sp, #8
 8003f2a:	af00      	add	r7, sp, #0
 8003f2c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	68da      	ldr	r2, [r3, #12]
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003f3c:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	2220      	movs	r2, #32
 8003f42:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8003f46:	6878      	ldr	r0, [r7, #4]
 8003f48:	f7fc fbb2 	bl	80006b0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8003f4c:	2300      	movs	r3, #0
}
 8003f4e:	4618      	mov	r0, r3
 8003f50:	3708      	adds	r7, #8
 8003f52:	46bd      	mov	sp, r7
 8003f54:	bd80      	pop	{r7, pc}

08003f56 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8003f56:	b580      	push	{r7, lr}
 8003f58:	b08c      	sub	sp, #48	@ 0x30
 8003f5a:	af00      	add	r7, sp, #0
 8003f5c:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8003f64:	b2db      	uxtb	r3, r3
 8003f66:	2b22      	cmp	r3, #34	@ 0x22
 8003f68:	f040 80ae 	bne.w	80040c8 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	689b      	ldr	r3, [r3, #8]
 8003f70:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003f74:	d117      	bne.n	8003fa6 <UART_Receive_IT+0x50>
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	691b      	ldr	r3, [r3, #16]
 8003f7a:	2b00      	cmp	r3, #0
 8003f7c:	d113      	bne.n	8003fa6 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8003f7e:	2300      	movs	r3, #0
 8003f80:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003f86:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	685b      	ldr	r3, [r3, #4]
 8003f8e:	b29b      	uxth	r3, r3
 8003f90:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003f94:	b29a      	uxth	r2, r3
 8003f96:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003f98:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003f9e:	1c9a      	adds	r2, r3, #2
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	629a      	str	r2, [r3, #40]	@ 0x28
 8003fa4:	e026      	b.n	8003ff4 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003faa:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 8003fac:	2300      	movs	r3, #0
 8003fae:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	689b      	ldr	r3, [r3, #8]
 8003fb4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003fb8:	d007      	beq.n	8003fca <UART_Receive_IT+0x74>
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	689b      	ldr	r3, [r3, #8]
 8003fbe:	2b00      	cmp	r3, #0
 8003fc0:	d10a      	bne.n	8003fd8 <UART_Receive_IT+0x82>
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	691b      	ldr	r3, [r3, #16]
 8003fc6:	2b00      	cmp	r3, #0
 8003fc8:	d106      	bne.n	8003fd8 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	685b      	ldr	r3, [r3, #4]
 8003fd0:	b2da      	uxtb	r2, r3
 8003fd2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003fd4:	701a      	strb	r2, [r3, #0]
 8003fd6:	e008      	b.n	8003fea <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	685b      	ldr	r3, [r3, #4]
 8003fde:	b2db      	uxtb	r3, r3
 8003fe0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003fe4:	b2da      	uxtb	r2, r3
 8003fe6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003fe8:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003fee:	1c5a      	adds	r2, r3, #1
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003ff8:	b29b      	uxth	r3, r3
 8003ffa:	3b01      	subs	r3, #1
 8003ffc:	b29b      	uxth	r3, r3
 8003ffe:	687a      	ldr	r2, [r7, #4]
 8004000:	4619      	mov	r1, r3
 8004002:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8004004:	2b00      	cmp	r3, #0
 8004006:	d15d      	bne.n	80040c4 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	68da      	ldr	r2, [r3, #12]
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	f022 0220 	bic.w	r2, r2, #32
 8004016:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	68da      	ldr	r2, [r3, #12]
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004026:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	681b      	ldr	r3, [r3, #0]
 800402c:	695a      	ldr	r2, [r3, #20]
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	f022 0201 	bic.w	r2, r2, #1
 8004036:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	2220      	movs	r2, #32
 800403c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	2200      	movs	r2, #0
 8004044:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800404a:	2b01      	cmp	r3, #1
 800404c:	d135      	bne.n	80040ba <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	2200      	movs	r2, #0
 8004052:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	330c      	adds	r3, #12
 800405a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800405c:	697b      	ldr	r3, [r7, #20]
 800405e:	e853 3f00 	ldrex	r3, [r3]
 8004062:	613b      	str	r3, [r7, #16]
   return(result);
 8004064:	693b      	ldr	r3, [r7, #16]
 8004066:	f023 0310 	bic.w	r3, r3, #16
 800406a:	627b      	str	r3, [r7, #36]	@ 0x24
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	330c      	adds	r3, #12
 8004072:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004074:	623a      	str	r2, [r7, #32]
 8004076:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004078:	69f9      	ldr	r1, [r7, #28]
 800407a:	6a3a      	ldr	r2, [r7, #32]
 800407c:	e841 2300 	strex	r3, r2, [r1]
 8004080:	61bb      	str	r3, [r7, #24]
   return(result);
 8004082:	69bb      	ldr	r3, [r7, #24]
 8004084:	2b00      	cmp	r3, #0
 8004086:	d1e5      	bne.n	8004054 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	f003 0310 	and.w	r3, r3, #16
 8004092:	2b10      	cmp	r3, #16
 8004094:	d10a      	bne.n	80040ac <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004096:	2300      	movs	r3, #0
 8004098:	60fb      	str	r3, [r7, #12]
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	60fb      	str	r3, [r7, #12]
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	685b      	ldr	r3, [r3, #4]
 80040a8:	60fb      	str	r3, [r7, #12]
 80040aa:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80040b0:	4619      	mov	r1, r3
 80040b2:	6878      	ldr	r0, [r7, #4]
 80040b4:	f7ff fd62 	bl	8003b7c <HAL_UARTEx_RxEventCallback>
 80040b8:	e002      	b.n	80040c0 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80040ba:	6878      	ldr	r0, [r7, #4]
 80040bc:	f7fc fabc 	bl	8000638 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80040c0:	2300      	movs	r3, #0
 80040c2:	e002      	b.n	80040ca <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 80040c4:	2300      	movs	r3, #0
 80040c6:	e000      	b.n	80040ca <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 80040c8:	2302      	movs	r3, #2
  }
}
 80040ca:	4618      	mov	r0, r3
 80040cc:	3730      	adds	r7, #48	@ 0x30
 80040ce:	46bd      	mov	sp, r7
 80040d0:	bd80      	pop	{r7, pc}
	...

080040d4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80040d4:	b580      	push	{r7, lr}
 80040d6:	b084      	sub	sp, #16
 80040d8:	af00      	add	r7, sp, #0
 80040da:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	691b      	ldr	r3, [r3, #16]
 80040e2:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	68da      	ldr	r2, [r3, #12]
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	430a      	orrs	r2, r1
 80040f0:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	689a      	ldr	r2, [r3, #8]
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	691b      	ldr	r3, [r3, #16]
 80040fa:	431a      	orrs	r2, r3
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	695b      	ldr	r3, [r3, #20]
 8004100:	4313      	orrs	r3, r2
 8004102:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	681b      	ldr	r3, [r3, #0]
 8004108:	68db      	ldr	r3, [r3, #12]
 800410a:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 800410e:	f023 030c 	bic.w	r3, r3, #12
 8004112:	687a      	ldr	r2, [r7, #4]
 8004114:	6812      	ldr	r2, [r2, #0]
 8004116:	68b9      	ldr	r1, [r7, #8]
 8004118:	430b      	orrs	r3, r1
 800411a:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	695b      	ldr	r3, [r3, #20]
 8004122:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	699a      	ldr	r2, [r3, #24]
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	430a      	orrs	r2, r1
 8004130:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	4a2c      	ldr	r2, [pc, #176]	@ (80041e8 <UART_SetConfig+0x114>)
 8004138:	4293      	cmp	r3, r2
 800413a:	d103      	bne.n	8004144 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 800413c:	f7fe f9b8 	bl	80024b0 <HAL_RCC_GetPCLK2Freq>
 8004140:	60f8      	str	r0, [r7, #12]
 8004142:	e002      	b.n	800414a <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8004144:	f7fe f9a0 	bl	8002488 <HAL_RCC_GetPCLK1Freq>
 8004148:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800414a:	68fa      	ldr	r2, [r7, #12]
 800414c:	4613      	mov	r3, r2
 800414e:	009b      	lsls	r3, r3, #2
 8004150:	4413      	add	r3, r2
 8004152:	009a      	lsls	r2, r3, #2
 8004154:	441a      	add	r2, r3
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	685b      	ldr	r3, [r3, #4]
 800415a:	009b      	lsls	r3, r3, #2
 800415c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004160:	4a22      	ldr	r2, [pc, #136]	@ (80041ec <UART_SetConfig+0x118>)
 8004162:	fba2 2303 	umull	r2, r3, r2, r3
 8004166:	095b      	lsrs	r3, r3, #5
 8004168:	0119      	lsls	r1, r3, #4
 800416a:	68fa      	ldr	r2, [r7, #12]
 800416c:	4613      	mov	r3, r2
 800416e:	009b      	lsls	r3, r3, #2
 8004170:	4413      	add	r3, r2
 8004172:	009a      	lsls	r2, r3, #2
 8004174:	441a      	add	r2, r3
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	685b      	ldr	r3, [r3, #4]
 800417a:	009b      	lsls	r3, r3, #2
 800417c:	fbb2 f2f3 	udiv	r2, r2, r3
 8004180:	4b1a      	ldr	r3, [pc, #104]	@ (80041ec <UART_SetConfig+0x118>)
 8004182:	fba3 0302 	umull	r0, r3, r3, r2
 8004186:	095b      	lsrs	r3, r3, #5
 8004188:	2064      	movs	r0, #100	@ 0x64
 800418a:	fb00 f303 	mul.w	r3, r0, r3
 800418e:	1ad3      	subs	r3, r2, r3
 8004190:	011b      	lsls	r3, r3, #4
 8004192:	3332      	adds	r3, #50	@ 0x32
 8004194:	4a15      	ldr	r2, [pc, #84]	@ (80041ec <UART_SetConfig+0x118>)
 8004196:	fba2 2303 	umull	r2, r3, r2, r3
 800419a:	095b      	lsrs	r3, r3, #5
 800419c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80041a0:	4419      	add	r1, r3
 80041a2:	68fa      	ldr	r2, [r7, #12]
 80041a4:	4613      	mov	r3, r2
 80041a6:	009b      	lsls	r3, r3, #2
 80041a8:	4413      	add	r3, r2
 80041aa:	009a      	lsls	r2, r3, #2
 80041ac:	441a      	add	r2, r3
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	685b      	ldr	r3, [r3, #4]
 80041b2:	009b      	lsls	r3, r3, #2
 80041b4:	fbb2 f2f3 	udiv	r2, r2, r3
 80041b8:	4b0c      	ldr	r3, [pc, #48]	@ (80041ec <UART_SetConfig+0x118>)
 80041ba:	fba3 0302 	umull	r0, r3, r3, r2
 80041be:	095b      	lsrs	r3, r3, #5
 80041c0:	2064      	movs	r0, #100	@ 0x64
 80041c2:	fb00 f303 	mul.w	r3, r0, r3
 80041c6:	1ad3      	subs	r3, r2, r3
 80041c8:	011b      	lsls	r3, r3, #4
 80041ca:	3332      	adds	r3, #50	@ 0x32
 80041cc:	4a07      	ldr	r2, [pc, #28]	@ (80041ec <UART_SetConfig+0x118>)
 80041ce:	fba2 2303 	umull	r2, r3, r2, r3
 80041d2:	095b      	lsrs	r3, r3, #5
 80041d4:	f003 020f 	and.w	r2, r3, #15
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	440a      	add	r2, r1
 80041de:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 80041e0:	bf00      	nop
 80041e2:	3710      	adds	r7, #16
 80041e4:	46bd      	mov	sp, r7
 80041e6:	bd80      	pop	{r7, pc}
 80041e8:	40013800 	.word	0x40013800
 80041ec:	51eb851f 	.word	0x51eb851f

080041f0 <__NVIC_SetPriority>:
{
 80041f0:	b480      	push	{r7}
 80041f2:	b083      	sub	sp, #12
 80041f4:	af00      	add	r7, sp, #0
 80041f6:	4603      	mov	r3, r0
 80041f8:	6039      	str	r1, [r7, #0]
 80041fa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80041fc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004200:	2b00      	cmp	r3, #0
 8004202:	db0a      	blt.n	800421a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004204:	683b      	ldr	r3, [r7, #0]
 8004206:	b2da      	uxtb	r2, r3
 8004208:	490c      	ldr	r1, [pc, #48]	@ (800423c <__NVIC_SetPriority+0x4c>)
 800420a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800420e:	0112      	lsls	r2, r2, #4
 8004210:	b2d2      	uxtb	r2, r2
 8004212:	440b      	add	r3, r1
 8004214:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8004218:	e00a      	b.n	8004230 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800421a:	683b      	ldr	r3, [r7, #0]
 800421c:	b2da      	uxtb	r2, r3
 800421e:	4908      	ldr	r1, [pc, #32]	@ (8004240 <__NVIC_SetPriority+0x50>)
 8004220:	79fb      	ldrb	r3, [r7, #7]
 8004222:	f003 030f 	and.w	r3, r3, #15
 8004226:	3b04      	subs	r3, #4
 8004228:	0112      	lsls	r2, r2, #4
 800422a:	b2d2      	uxtb	r2, r2
 800422c:	440b      	add	r3, r1
 800422e:	761a      	strb	r2, [r3, #24]
}
 8004230:	bf00      	nop
 8004232:	370c      	adds	r7, #12
 8004234:	46bd      	mov	sp, r7
 8004236:	bc80      	pop	{r7}
 8004238:	4770      	bx	lr
 800423a:	bf00      	nop
 800423c:	e000e100 	.word	0xe000e100
 8004240:	e000ed00 	.word	0xe000ed00

08004244 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8004244:	b580      	push	{r7, lr}
 8004246:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8004248:	4b05      	ldr	r3, [pc, #20]	@ (8004260 <SysTick_Handler+0x1c>)
 800424a:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 800424c:	f002 fa98 	bl	8006780 <xTaskGetSchedulerState>
 8004250:	4603      	mov	r3, r0
 8004252:	2b01      	cmp	r3, #1
 8004254:	d001      	beq.n	800425a <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8004256:	f000 fe87 	bl	8004f68 <xPortSysTickHandler>
  }
}
 800425a:	bf00      	nop
 800425c:	bd80      	pop	{r7, pc}
 800425e:	bf00      	nop
 8004260:	e000e010 	.word	0xe000e010

08004264 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8004264:	b580      	push	{r7, lr}
 8004266:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8004268:	2100      	movs	r1, #0
 800426a:	f06f 0004 	mvn.w	r0, #4
 800426e:	f7ff ffbf 	bl	80041f0 <__NVIC_SetPriority>
#endif
}
 8004272:	bf00      	nop
 8004274:	bd80      	pop	{r7, pc}
	...

08004278 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8004278:	b480      	push	{r7}
 800427a:	b083      	sub	sp, #12
 800427c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800427e:	f3ef 8305 	mrs	r3, IPSR
 8004282:	603b      	str	r3, [r7, #0]
  return(result);
 8004284:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8004286:	2b00      	cmp	r3, #0
 8004288:	d003      	beq.n	8004292 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800428a:	f06f 0305 	mvn.w	r3, #5
 800428e:	607b      	str	r3, [r7, #4]
 8004290:	e00c      	b.n	80042ac <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8004292:	4b09      	ldr	r3, [pc, #36]	@ (80042b8 <osKernelInitialize+0x40>)
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	2b00      	cmp	r3, #0
 8004298:	d105      	bne.n	80042a6 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800429a:	4b07      	ldr	r3, [pc, #28]	@ (80042b8 <osKernelInitialize+0x40>)
 800429c:	2201      	movs	r2, #1
 800429e:	601a      	str	r2, [r3, #0]
      stat = osOK;
 80042a0:	2300      	movs	r3, #0
 80042a2:	607b      	str	r3, [r7, #4]
 80042a4:	e002      	b.n	80042ac <osKernelInitialize+0x34>
    } else {
      stat = osError;
 80042a6:	f04f 33ff 	mov.w	r3, #4294967295
 80042aa:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80042ac:	687b      	ldr	r3, [r7, #4]
}
 80042ae:	4618      	mov	r0, r3
 80042b0:	370c      	adds	r7, #12
 80042b2:	46bd      	mov	sp, r7
 80042b4:	bc80      	pop	{r7}
 80042b6:	4770      	bx	lr
 80042b8:	20001414 	.word	0x20001414

080042bc <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 80042bc:	b580      	push	{r7, lr}
 80042be:	b082      	sub	sp, #8
 80042c0:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80042c2:	f3ef 8305 	mrs	r3, IPSR
 80042c6:	603b      	str	r3, [r7, #0]
  return(result);
 80042c8:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80042ca:	2b00      	cmp	r3, #0
 80042cc:	d003      	beq.n	80042d6 <osKernelStart+0x1a>
    stat = osErrorISR;
 80042ce:	f06f 0305 	mvn.w	r3, #5
 80042d2:	607b      	str	r3, [r7, #4]
 80042d4:	e010      	b.n	80042f8 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 80042d6:	4b0b      	ldr	r3, [pc, #44]	@ (8004304 <osKernelStart+0x48>)
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	2b01      	cmp	r3, #1
 80042dc:	d109      	bne.n	80042f2 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 80042de:	f7ff ffc1 	bl	8004264 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 80042e2:	4b08      	ldr	r3, [pc, #32]	@ (8004304 <osKernelStart+0x48>)
 80042e4:	2202      	movs	r2, #2
 80042e6:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 80042e8:	f001 fdea 	bl	8005ec0 <vTaskStartScheduler>
      stat = osOK;
 80042ec:	2300      	movs	r3, #0
 80042ee:	607b      	str	r3, [r7, #4]
 80042f0:	e002      	b.n	80042f8 <osKernelStart+0x3c>
    } else {
      stat = osError;
 80042f2:	f04f 33ff 	mov.w	r3, #4294967295
 80042f6:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80042f8:	687b      	ldr	r3, [r7, #4]
}
 80042fa:	4618      	mov	r0, r3
 80042fc:	3708      	adds	r7, #8
 80042fe:	46bd      	mov	sp, r7
 8004300:	bd80      	pop	{r7, pc}
 8004302:	bf00      	nop
 8004304:	20001414 	.word	0x20001414

08004308 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8004308:	b580      	push	{r7, lr}
 800430a:	b08e      	sub	sp, #56	@ 0x38
 800430c:	af04      	add	r7, sp, #16
 800430e:	60f8      	str	r0, [r7, #12]
 8004310:	60b9      	str	r1, [r7, #8]
 8004312:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8004314:	2300      	movs	r3, #0
 8004316:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004318:	f3ef 8305 	mrs	r3, IPSR
 800431c:	617b      	str	r3, [r7, #20]
  return(result);
 800431e:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8004320:	2b00      	cmp	r3, #0
 8004322:	d17e      	bne.n	8004422 <osThreadNew+0x11a>
 8004324:	68fb      	ldr	r3, [r7, #12]
 8004326:	2b00      	cmp	r3, #0
 8004328:	d07b      	beq.n	8004422 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 800432a:	2380      	movs	r3, #128	@ 0x80
 800432c:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 800432e:	2318      	movs	r3, #24
 8004330:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8004332:	2300      	movs	r3, #0
 8004334:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 8004336:	f04f 33ff 	mov.w	r3, #4294967295
 800433a:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	2b00      	cmp	r3, #0
 8004340:	d045      	beq.n	80043ce <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	681b      	ldr	r3, [r3, #0]
 8004346:	2b00      	cmp	r3, #0
 8004348:	d002      	beq.n	8004350 <osThreadNew+0x48>
        name = attr->name;
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	699b      	ldr	r3, [r3, #24]
 8004354:	2b00      	cmp	r3, #0
 8004356:	d002      	beq.n	800435e <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	699b      	ldr	r3, [r3, #24]
 800435c:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800435e:	69fb      	ldr	r3, [r7, #28]
 8004360:	2b00      	cmp	r3, #0
 8004362:	d008      	beq.n	8004376 <osThreadNew+0x6e>
 8004364:	69fb      	ldr	r3, [r7, #28]
 8004366:	2b38      	cmp	r3, #56	@ 0x38
 8004368:	d805      	bhi.n	8004376 <osThreadNew+0x6e>
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	685b      	ldr	r3, [r3, #4]
 800436e:	f003 0301 	and.w	r3, r3, #1
 8004372:	2b00      	cmp	r3, #0
 8004374:	d001      	beq.n	800437a <osThreadNew+0x72>
        return (NULL);
 8004376:	2300      	movs	r3, #0
 8004378:	e054      	b.n	8004424 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	695b      	ldr	r3, [r3, #20]
 800437e:	2b00      	cmp	r3, #0
 8004380:	d003      	beq.n	800438a <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	695b      	ldr	r3, [r3, #20]
 8004386:	089b      	lsrs	r3, r3, #2
 8004388:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	689b      	ldr	r3, [r3, #8]
 800438e:	2b00      	cmp	r3, #0
 8004390:	d00e      	beq.n	80043b0 <osThreadNew+0xa8>
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	68db      	ldr	r3, [r3, #12]
 8004396:	2ba7      	cmp	r3, #167	@ 0xa7
 8004398:	d90a      	bls.n	80043b0 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800439e:	2b00      	cmp	r3, #0
 80043a0:	d006      	beq.n	80043b0 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	695b      	ldr	r3, [r3, #20]
 80043a6:	2b00      	cmp	r3, #0
 80043a8:	d002      	beq.n	80043b0 <osThreadNew+0xa8>
        mem = 1;
 80043aa:	2301      	movs	r3, #1
 80043ac:	61bb      	str	r3, [r7, #24]
 80043ae:	e010      	b.n	80043d2 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	689b      	ldr	r3, [r3, #8]
 80043b4:	2b00      	cmp	r3, #0
 80043b6:	d10c      	bne.n	80043d2 <osThreadNew+0xca>
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	68db      	ldr	r3, [r3, #12]
 80043bc:	2b00      	cmp	r3, #0
 80043be:	d108      	bne.n	80043d2 <osThreadNew+0xca>
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	691b      	ldr	r3, [r3, #16]
 80043c4:	2b00      	cmp	r3, #0
 80043c6:	d104      	bne.n	80043d2 <osThreadNew+0xca>
          mem = 0;
 80043c8:	2300      	movs	r3, #0
 80043ca:	61bb      	str	r3, [r7, #24]
 80043cc:	e001      	b.n	80043d2 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 80043ce:	2300      	movs	r3, #0
 80043d0:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 80043d2:	69bb      	ldr	r3, [r7, #24]
 80043d4:	2b01      	cmp	r3, #1
 80043d6:	d110      	bne.n	80043fa <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 80043dc:	687a      	ldr	r2, [r7, #4]
 80043de:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80043e0:	9202      	str	r2, [sp, #8]
 80043e2:	9301      	str	r3, [sp, #4]
 80043e4:	69fb      	ldr	r3, [r7, #28]
 80043e6:	9300      	str	r3, [sp, #0]
 80043e8:	68bb      	ldr	r3, [r7, #8]
 80043ea:	6a3a      	ldr	r2, [r7, #32]
 80043ec:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80043ee:	68f8      	ldr	r0, [r7, #12]
 80043f0:	f001 fb72 	bl	8005ad8 <xTaskCreateStatic>
 80043f4:	4603      	mov	r3, r0
 80043f6:	613b      	str	r3, [r7, #16]
 80043f8:	e013      	b.n	8004422 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 80043fa:	69bb      	ldr	r3, [r7, #24]
 80043fc:	2b00      	cmp	r3, #0
 80043fe:	d110      	bne.n	8004422 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8004400:	6a3b      	ldr	r3, [r7, #32]
 8004402:	b29a      	uxth	r2, r3
 8004404:	f107 0310 	add.w	r3, r7, #16
 8004408:	9301      	str	r3, [sp, #4]
 800440a:	69fb      	ldr	r3, [r7, #28]
 800440c:	9300      	str	r3, [sp, #0]
 800440e:	68bb      	ldr	r3, [r7, #8]
 8004410:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004412:	68f8      	ldr	r0, [r7, #12]
 8004414:	f001 fbc0 	bl	8005b98 <xTaskCreate>
 8004418:	4603      	mov	r3, r0
 800441a:	2b01      	cmp	r3, #1
 800441c:	d001      	beq.n	8004422 <osThreadNew+0x11a>
            hTask = NULL;
 800441e:	2300      	movs	r3, #0
 8004420:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8004422:	693b      	ldr	r3, [r7, #16]
}
 8004424:	4618      	mov	r0, r3
 8004426:	3728      	adds	r7, #40	@ 0x28
 8004428:	46bd      	mov	sp, r7
 800442a:	bd80      	pop	{r7, pc}

0800442c <osThreadFlagsSet>:
  return (count);
}
#endif /* (configUSE_OS2_THREAD_ENUMERATE == 1) */

#if (configUSE_OS2_THREAD_FLAGS == 1)
uint32_t osThreadFlagsSet (osThreadId_t thread_id, uint32_t flags) {
 800442c:	b580      	push	{r7, lr}
 800442e:	b088      	sub	sp, #32
 8004430:	af02      	add	r7, sp, #8
 8004432:	6078      	str	r0, [r7, #4]
 8004434:	6039      	str	r1, [r7, #0]
  TaskHandle_t hTask = (TaskHandle_t)thread_id;
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	617b      	str	r3, [r7, #20]
  uint32_t rflags;
  BaseType_t yield;

  if ((hTask == NULL) || ((flags & THREAD_FLAGS_INVALID_BITS) != 0U)) {
 800443a:	697b      	ldr	r3, [r7, #20]
 800443c:	2b00      	cmp	r3, #0
 800443e:	d002      	beq.n	8004446 <osThreadFlagsSet+0x1a>
 8004440:	683b      	ldr	r3, [r7, #0]
 8004442:	2b00      	cmp	r3, #0
 8004444:	da03      	bge.n	800444e <osThreadFlagsSet+0x22>
    rflags = (uint32_t)osErrorParameter;
 8004446:	f06f 0303 	mvn.w	r3, #3
 800444a:	60fb      	str	r3, [r7, #12]
 800444c:	e035      	b.n	80044ba <osThreadFlagsSet+0x8e>
  }
  else {
    rflags = (uint32_t)osError;
 800444e:	f04f 33ff 	mov.w	r3, #4294967295
 8004452:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004454:	f3ef 8305 	mrs	r3, IPSR
 8004458:	613b      	str	r3, [r7, #16]
  return(result);
 800445a:	693b      	ldr	r3, [r7, #16]

    if (IS_IRQ()) {
 800445c:	2b00      	cmp	r3, #0
 800445e:	d01f      	beq.n	80044a0 <osThreadFlagsSet+0x74>
      yield = pdFALSE;
 8004460:	2300      	movs	r3, #0
 8004462:	60bb      	str	r3, [r7, #8]

      (void)xTaskNotifyFromISR (hTask, flags, eSetBits, &yield);
 8004464:	f107 0308 	add.w	r3, r7, #8
 8004468:	9300      	str	r3, [sp, #0]
 800446a:	2300      	movs	r3, #0
 800446c:	2201      	movs	r2, #1
 800446e:	6839      	ldr	r1, [r7, #0]
 8004470:	6978      	ldr	r0, [r7, #20]
 8004472:	f002 fb35 	bl	8006ae0 <xTaskGenericNotifyFromISR>
      (void)xTaskNotifyAndQueryFromISR (hTask, 0, eNoAction, &rflags, NULL);
 8004476:	f107 030c 	add.w	r3, r7, #12
 800447a:	2200      	movs	r2, #0
 800447c:	9200      	str	r2, [sp, #0]
 800447e:	2200      	movs	r2, #0
 8004480:	2100      	movs	r1, #0
 8004482:	6978      	ldr	r0, [r7, #20]
 8004484:	f002 fb2c 	bl	8006ae0 <xTaskGenericNotifyFromISR>

      portYIELD_FROM_ISR (yield);
 8004488:	68bb      	ldr	r3, [r7, #8]
 800448a:	2b00      	cmp	r3, #0
 800448c:	d015      	beq.n	80044ba <osThreadFlagsSet+0x8e>
 800448e:	4b0d      	ldr	r3, [pc, #52]	@ (80044c4 <osThreadFlagsSet+0x98>)
 8004490:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004494:	601a      	str	r2, [r3, #0]
 8004496:	f3bf 8f4f 	dsb	sy
 800449a:	f3bf 8f6f 	isb	sy
 800449e:	e00c      	b.n	80044ba <osThreadFlagsSet+0x8e>
    }
    else {
      (void)xTaskNotify (hTask, flags, eSetBits);
 80044a0:	2300      	movs	r3, #0
 80044a2:	2201      	movs	r2, #1
 80044a4:	6839      	ldr	r1, [r7, #0]
 80044a6:	6978      	ldr	r0, [r7, #20]
 80044a8:	f002 fa58 	bl	800695c <xTaskGenericNotify>
      (void)xTaskNotifyAndQuery (hTask, 0, eNoAction, &rflags);
 80044ac:	f107 030c 	add.w	r3, r7, #12
 80044b0:	2200      	movs	r2, #0
 80044b2:	2100      	movs	r1, #0
 80044b4:	6978      	ldr	r0, [r7, #20]
 80044b6:	f002 fa51 	bl	800695c <xTaskGenericNotify>
    }
  }
  /* Return flags after setting */
  return (rflags);
 80044ba:	68fb      	ldr	r3, [r7, #12]
}
 80044bc:	4618      	mov	r0, r3
 80044be:	3718      	adds	r7, #24
 80044c0:	46bd      	mov	sp, r7
 80044c2:	bd80      	pop	{r7, pc}
 80044c4:	e000ed04 	.word	0xe000ed04

080044c8 <osThreadFlagsWait>:
  }

  return (rflags);
}

uint32_t osThreadFlagsWait (uint32_t flags, uint32_t options, uint32_t timeout) {
 80044c8:	b580      	push	{r7, lr}
 80044ca:	b08c      	sub	sp, #48	@ 0x30
 80044cc:	af00      	add	r7, sp, #0
 80044ce:	60f8      	str	r0, [r7, #12]
 80044d0:	60b9      	str	r1, [r7, #8]
 80044d2:	607a      	str	r2, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80044d4:	f3ef 8305 	mrs	r3, IPSR
 80044d8:	617b      	str	r3, [r7, #20]
  return(result);
 80044da:	697b      	ldr	r3, [r7, #20]
  uint32_t rflags, nval;
  uint32_t clear;
  TickType_t t0, td, tout;
  BaseType_t rval;

  if (IS_IRQ()) {
 80044dc:	2b00      	cmp	r3, #0
 80044de:	d003      	beq.n	80044e8 <osThreadFlagsWait+0x20>
    rflags = (uint32_t)osErrorISR;
 80044e0:	f06f 0305 	mvn.w	r3, #5
 80044e4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80044e6:	e06b      	b.n	80045c0 <osThreadFlagsWait+0xf8>
  }
  else if ((flags & THREAD_FLAGS_INVALID_BITS) != 0U) {
 80044e8:	68fb      	ldr	r3, [r7, #12]
 80044ea:	2b00      	cmp	r3, #0
 80044ec:	da03      	bge.n	80044f6 <osThreadFlagsWait+0x2e>
    rflags = (uint32_t)osErrorParameter;
 80044ee:	f06f 0303 	mvn.w	r3, #3
 80044f2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80044f4:	e064      	b.n	80045c0 <osThreadFlagsWait+0xf8>
  }
  else {
    if ((options & osFlagsNoClear) == osFlagsNoClear) {
 80044f6:	68bb      	ldr	r3, [r7, #8]
 80044f8:	f003 0302 	and.w	r3, r3, #2
 80044fc:	2b00      	cmp	r3, #0
 80044fe:	d002      	beq.n	8004506 <osThreadFlagsWait+0x3e>
      clear = 0U;
 8004500:	2300      	movs	r3, #0
 8004502:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004504:	e001      	b.n	800450a <osThreadFlagsWait+0x42>
    } else {
      clear = flags;
 8004506:	68fb      	ldr	r3, [r7, #12]
 8004508:	62bb      	str	r3, [r7, #40]	@ 0x28
    }

    rflags = 0U;
 800450a:	2300      	movs	r3, #0
 800450c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    tout   = timeout;
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	627b      	str	r3, [r7, #36]	@ 0x24

    t0 = xTaskGetTickCount();
 8004512:	f001 fdf1 	bl	80060f8 <xTaskGetTickCount>
 8004516:	6238      	str	r0, [r7, #32]
    do {
      rval = xTaskNotifyWait (0, clear, &nval, tout);
 8004518:	f107 0210 	add.w	r2, r7, #16
 800451c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800451e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004520:	2000      	movs	r0, #0
 8004522:	f002 f9bb 	bl	800689c <xTaskNotifyWait>
 8004526:	61f8      	str	r0, [r7, #28]

      if (rval == pdPASS) {
 8004528:	69fb      	ldr	r3, [r7, #28]
 800452a:	2b01      	cmp	r3, #1
 800452c:	d137      	bne.n	800459e <osThreadFlagsWait+0xd6>
        rflags &= flags;
 800452e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004530:	68fb      	ldr	r3, [r7, #12]
 8004532:	4013      	ands	r3, r2
 8004534:	62fb      	str	r3, [r7, #44]	@ 0x2c
        rflags |= nval;
 8004536:	693b      	ldr	r3, [r7, #16]
 8004538:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800453a:	4313      	orrs	r3, r2
 800453c:	62fb      	str	r3, [r7, #44]	@ 0x2c

        if ((options & osFlagsWaitAll) == osFlagsWaitAll) {
 800453e:	68bb      	ldr	r3, [r7, #8]
 8004540:	f003 0301 	and.w	r3, r3, #1
 8004544:	2b00      	cmp	r3, #0
 8004546:	d00c      	beq.n	8004562 <osThreadFlagsWait+0x9a>
          if ((flags & rflags) == flags) {
 8004548:	68fa      	ldr	r2, [r7, #12]
 800454a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800454c:	4013      	ands	r3, r2
 800454e:	68fa      	ldr	r2, [r7, #12]
 8004550:	429a      	cmp	r2, r3
 8004552:	d032      	beq.n	80045ba <osThreadFlagsWait+0xf2>
            break;
          } else {
            if (timeout == 0U) {
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	2b00      	cmp	r3, #0
 8004558:	d10f      	bne.n	800457a <osThreadFlagsWait+0xb2>
              rflags = (uint32_t)osErrorResource;
 800455a:	f06f 0302 	mvn.w	r3, #2
 800455e:	62fb      	str	r3, [r7, #44]	@ 0x2c
              break;
 8004560:	e02e      	b.n	80045c0 <osThreadFlagsWait+0xf8>
            }
          }
        }
        else {
          if ((flags & rflags) != 0) {
 8004562:	68fa      	ldr	r2, [r7, #12]
 8004564:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004566:	4013      	ands	r3, r2
 8004568:	2b00      	cmp	r3, #0
 800456a:	d128      	bne.n	80045be <osThreadFlagsWait+0xf6>
            break;
          } else {
            if (timeout == 0U) {
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	2b00      	cmp	r3, #0
 8004570:	d103      	bne.n	800457a <osThreadFlagsWait+0xb2>
              rflags = (uint32_t)osErrorResource;
 8004572:	f06f 0302 	mvn.w	r3, #2
 8004576:	62fb      	str	r3, [r7, #44]	@ 0x2c
              break;
 8004578:	e022      	b.n	80045c0 <osThreadFlagsWait+0xf8>
            }
          }
        }

        /* Update timeout */
        td = xTaskGetTickCount() - t0;
 800457a:	f001 fdbd 	bl	80060f8 <xTaskGetTickCount>
 800457e:	4602      	mov	r2, r0
 8004580:	6a3b      	ldr	r3, [r7, #32]
 8004582:	1ad3      	subs	r3, r2, r3
 8004584:	61bb      	str	r3, [r7, #24]

        if (td > tout) {
 8004586:	69ba      	ldr	r2, [r7, #24]
 8004588:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800458a:	429a      	cmp	r2, r3
 800458c:	d902      	bls.n	8004594 <osThreadFlagsWait+0xcc>
          tout  = 0;
 800458e:	2300      	movs	r3, #0
 8004590:	627b      	str	r3, [r7, #36]	@ 0x24
 8004592:	e00e      	b.n	80045b2 <osThreadFlagsWait+0xea>
        } else {
          tout -= td;
 8004594:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004596:	69bb      	ldr	r3, [r7, #24]
 8004598:	1ad3      	subs	r3, r2, r3
 800459a:	627b      	str	r3, [r7, #36]	@ 0x24
 800459c:	e009      	b.n	80045b2 <osThreadFlagsWait+0xea>
        }
      }
      else {
        if (timeout == 0) {
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	2b00      	cmp	r3, #0
 80045a2:	d103      	bne.n	80045ac <osThreadFlagsWait+0xe4>
          rflags = (uint32_t)osErrorResource;
 80045a4:	f06f 0302 	mvn.w	r3, #2
 80045a8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80045aa:	e002      	b.n	80045b2 <osThreadFlagsWait+0xea>
        } else {
          rflags = (uint32_t)osErrorTimeout;
 80045ac:	f06f 0301 	mvn.w	r3, #1
 80045b0:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
      }
    }
    while (rval != pdFAIL);
 80045b2:	69fb      	ldr	r3, [r7, #28]
 80045b4:	2b00      	cmp	r3, #0
 80045b6:	d1af      	bne.n	8004518 <osThreadFlagsWait+0x50>
 80045b8:	e002      	b.n	80045c0 <osThreadFlagsWait+0xf8>
            break;
 80045ba:	bf00      	nop
 80045bc:	e000      	b.n	80045c0 <osThreadFlagsWait+0xf8>
            break;
 80045be:	bf00      	nop
  }

  /* Return flags before clearing */
  return (rflags);
 80045c0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 80045c2:	4618      	mov	r0, r3
 80045c4:	3730      	adds	r7, #48	@ 0x30
 80045c6:	46bd      	mov	sp, r7
 80045c8:	bd80      	pop	{r7, pc}

080045ca <osDelay>:
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 80045ca:	b580      	push	{r7, lr}
 80045cc:	b084      	sub	sp, #16
 80045ce:	af00      	add	r7, sp, #0
 80045d0:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80045d2:	f3ef 8305 	mrs	r3, IPSR
 80045d6:	60bb      	str	r3, [r7, #8]
  return(result);
 80045d8:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 80045da:	2b00      	cmp	r3, #0
 80045dc:	d003      	beq.n	80045e6 <osDelay+0x1c>
    stat = osErrorISR;
 80045de:	f06f 0305 	mvn.w	r3, #5
 80045e2:	60fb      	str	r3, [r7, #12]
 80045e4:	e007      	b.n	80045f6 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 80045e6:	2300      	movs	r3, #0
 80045e8:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	2b00      	cmp	r3, #0
 80045ee:	d002      	beq.n	80045f6 <osDelay+0x2c>
      vTaskDelay(ticks);
 80045f0:	6878      	ldr	r0, [r7, #4]
 80045f2:	f001 fc2f 	bl	8005e54 <vTaskDelay>
    }
  }

  return (stat);
 80045f6:	68fb      	ldr	r3, [r7, #12]
}
 80045f8:	4618      	mov	r0, r3
 80045fa:	3710      	adds	r7, #16
 80045fc:	46bd      	mov	sp, r7
 80045fe:	bd80      	pop	{r7, pc}

08004600 <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 8004600:	b580      	push	{r7, lr}
 8004602:	b08a      	sub	sp, #40	@ 0x28
 8004604:	af02      	add	r7, sp, #8
 8004606:	60f8      	str	r0, [r7, #12]
 8004608:	60b9      	str	r1, [r7, #8]
 800460a:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 800460c:	2300      	movs	r3, #0
 800460e:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004610:	f3ef 8305 	mrs	r3, IPSR
 8004614:	613b      	str	r3, [r7, #16]
  return(result);
 8004616:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 8004618:	2b00      	cmp	r3, #0
 800461a:	d15f      	bne.n	80046dc <osMessageQueueNew+0xdc>
 800461c:	68fb      	ldr	r3, [r7, #12]
 800461e:	2b00      	cmp	r3, #0
 8004620:	d05c      	beq.n	80046dc <osMessageQueueNew+0xdc>
 8004622:	68bb      	ldr	r3, [r7, #8]
 8004624:	2b00      	cmp	r3, #0
 8004626:	d059      	beq.n	80046dc <osMessageQueueNew+0xdc>
    mem = -1;
 8004628:	f04f 33ff 	mov.w	r3, #4294967295
 800462c:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	2b00      	cmp	r3, #0
 8004632:	d029      	beq.n	8004688 <osMessageQueueNew+0x88>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	689b      	ldr	r3, [r3, #8]
 8004638:	2b00      	cmp	r3, #0
 800463a:	d012      	beq.n	8004662 <osMessageQueueNew+0x62>
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	68db      	ldr	r3, [r3, #12]
 8004640:	2b4f      	cmp	r3, #79	@ 0x4f
 8004642:	d90e      	bls.n	8004662 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8004648:	2b00      	cmp	r3, #0
 800464a:	d00a      	beq.n	8004662 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	695a      	ldr	r2, [r3, #20]
 8004650:	68fb      	ldr	r3, [r7, #12]
 8004652:	68b9      	ldr	r1, [r7, #8]
 8004654:	fb01 f303 	mul.w	r3, r1, r3
 8004658:	429a      	cmp	r2, r3
 800465a:	d302      	bcc.n	8004662 <osMessageQueueNew+0x62>
        mem = 1;
 800465c:	2301      	movs	r3, #1
 800465e:	61bb      	str	r3, [r7, #24]
 8004660:	e014      	b.n	800468c <osMessageQueueNew+0x8c>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	689b      	ldr	r3, [r3, #8]
 8004666:	2b00      	cmp	r3, #0
 8004668:	d110      	bne.n	800468c <osMessageQueueNew+0x8c>
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	68db      	ldr	r3, [r3, #12]
 800466e:	2b00      	cmp	r3, #0
 8004670:	d10c      	bne.n	800468c <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8004676:	2b00      	cmp	r3, #0
 8004678:	d108      	bne.n	800468c <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	695b      	ldr	r3, [r3, #20]
 800467e:	2b00      	cmp	r3, #0
 8004680:	d104      	bne.n	800468c <osMessageQueueNew+0x8c>
          mem = 0;
 8004682:	2300      	movs	r3, #0
 8004684:	61bb      	str	r3, [r7, #24]
 8004686:	e001      	b.n	800468c <osMessageQueueNew+0x8c>
        }
      }
    }
    else {
      mem = 0;
 8004688:	2300      	movs	r3, #0
 800468a:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800468c:	69bb      	ldr	r3, [r7, #24]
 800468e:	2b01      	cmp	r3, #1
 8004690:	d10b      	bne.n	80046aa <osMessageQueueNew+0xaa>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	691a      	ldr	r2, [r3, #16]
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	689b      	ldr	r3, [r3, #8]
 800469a:	2100      	movs	r1, #0
 800469c:	9100      	str	r1, [sp, #0]
 800469e:	68b9      	ldr	r1, [r7, #8]
 80046a0:	68f8      	ldr	r0, [r7, #12]
 80046a2:	f000 fd4f 	bl	8005144 <xQueueGenericCreateStatic>
 80046a6:	61f8      	str	r0, [r7, #28]
 80046a8:	e008      	b.n	80046bc <osMessageQueueNew+0xbc>
      #endif
    }
    else {
      if (mem == 0) {
 80046aa:	69bb      	ldr	r3, [r7, #24]
 80046ac:	2b00      	cmp	r3, #0
 80046ae:	d105      	bne.n	80046bc <osMessageQueueNew+0xbc>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hQueue = xQueueCreate (msg_count, msg_size);
 80046b0:	2200      	movs	r2, #0
 80046b2:	68b9      	ldr	r1, [r7, #8]
 80046b4:	68f8      	ldr	r0, [r7, #12]
 80046b6:	f000 fdc2 	bl	800523e <xQueueGenericCreate>
 80046ba:	61f8      	str	r0, [r7, #28]
        #endif
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 80046bc:	69fb      	ldr	r3, [r7, #28]
 80046be:	2b00      	cmp	r3, #0
 80046c0:	d00c      	beq.n	80046dc <osMessageQueueNew+0xdc>
      if (attr != NULL) {
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	2b00      	cmp	r3, #0
 80046c6:	d003      	beq.n	80046d0 <osMessageQueueNew+0xd0>
        name = attr->name;
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	617b      	str	r3, [r7, #20]
 80046ce:	e001      	b.n	80046d4 <osMessageQueueNew+0xd4>
      } else {
        name = NULL;
 80046d0:	2300      	movs	r3, #0
 80046d2:	617b      	str	r3, [r7, #20]
      }
      vQueueAddToRegistry (hQueue, name);
 80046d4:	6979      	ldr	r1, [r7, #20]
 80046d6:	69f8      	ldr	r0, [r7, #28]
 80046d8:	f001 f9a2 	bl	8005a20 <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 80046dc:	69fb      	ldr	r3, [r7, #28]
}
 80046de:	4618      	mov	r0, r3
 80046e0:	3720      	adds	r7, #32
 80046e2:	46bd      	mov	sp, r7
 80046e4:	bd80      	pop	{r7, pc}
	...

080046e8 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 80046e8:	b480      	push	{r7}
 80046ea:	b085      	sub	sp, #20
 80046ec:	af00      	add	r7, sp, #0
 80046ee:	60f8      	str	r0, [r7, #12]
 80046f0:	60b9      	str	r1, [r7, #8]
 80046f2:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 80046f4:	68fb      	ldr	r3, [r7, #12]
 80046f6:	4a06      	ldr	r2, [pc, #24]	@ (8004710 <vApplicationGetIdleTaskMemory+0x28>)
 80046f8:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 80046fa:	68bb      	ldr	r3, [r7, #8]
 80046fc:	4a05      	ldr	r2, [pc, #20]	@ (8004714 <vApplicationGetIdleTaskMemory+0x2c>)
 80046fe:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	2280      	movs	r2, #128	@ 0x80
 8004704:	601a      	str	r2, [r3, #0]
}
 8004706:	bf00      	nop
 8004708:	3714      	adds	r7, #20
 800470a:	46bd      	mov	sp, r7
 800470c:	bc80      	pop	{r7}
 800470e:	4770      	bx	lr
 8004710:	20001418 	.word	0x20001418
 8004714:	200014c0 	.word	0x200014c0

08004718 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8004718:	b480      	push	{r7}
 800471a:	b085      	sub	sp, #20
 800471c:	af00      	add	r7, sp, #0
 800471e:	60f8      	str	r0, [r7, #12]
 8004720:	60b9      	str	r1, [r7, #8]
 8004722:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8004724:	68fb      	ldr	r3, [r7, #12]
 8004726:	4a07      	ldr	r2, [pc, #28]	@ (8004744 <vApplicationGetTimerTaskMemory+0x2c>)
 8004728:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800472a:	68bb      	ldr	r3, [r7, #8]
 800472c:	4a06      	ldr	r2, [pc, #24]	@ (8004748 <vApplicationGetTimerTaskMemory+0x30>)
 800472e:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8004736:	601a      	str	r2, [r3, #0]
}
 8004738:	bf00      	nop
 800473a:	3714      	adds	r7, #20
 800473c:	46bd      	mov	sp, r7
 800473e:	bc80      	pop	{r7}
 8004740:	4770      	bx	lr
 8004742:	bf00      	nop
 8004744:	200016c0 	.word	0x200016c0
 8004748:	20001768 	.word	0x20001768

0800474c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800474c:	b580      	push	{r7, lr}
 800474e:	b08a      	sub	sp, #40	@ 0x28
 8004750:	af00      	add	r7, sp, #0
 8004752:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8004754:	2300      	movs	r3, #0
 8004756:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8004758:	f001 fc22 	bl	8005fa0 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800475c:	4b5c      	ldr	r3, [pc, #368]	@ (80048d0 <pvPortMalloc+0x184>)
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	2b00      	cmp	r3, #0
 8004762:	d101      	bne.n	8004768 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8004764:	f000 f924 	bl	80049b0 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8004768:	4b5a      	ldr	r3, [pc, #360]	@ (80048d4 <pvPortMalloc+0x188>)
 800476a:	681a      	ldr	r2, [r3, #0]
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	4013      	ands	r3, r2
 8004770:	2b00      	cmp	r3, #0
 8004772:	f040 8095 	bne.w	80048a0 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	2b00      	cmp	r3, #0
 800477a:	d01e      	beq.n	80047ba <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800477c:	2208      	movs	r2, #8
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	4413      	add	r3, r2
 8004782:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	f003 0307 	and.w	r3, r3, #7
 800478a:	2b00      	cmp	r3, #0
 800478c:	d015      	beq.n	80047ba <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	f023 0307 	bic.w	r3, r3, #7
 8004794:	3308      	adds	r3, #8
 8004796:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	f003 0307 	and.w	r3, r3, #7
 800479e:	2b00      	cmp	r3, #0
 80047a0:	d00b      	beq.n	80047ba <pvPortMalloc+0x6e>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80047a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80047a6:	f383 8811 	msr	BASEPRI, r3
 80047aa:	f3bf 8f6f 	isb	sy
 80047ae:	f3bf 8f4f 	dsb	sy
 80047b2:	617b      	str	r3, [r7, #20]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80047b4:	bf00      	nop
 80047b6:	bf00      	nop
 80047b8:	e7fd      	b.n	80047b6 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	2b00      	cmp	r3, #0
 80047be:	d06f      	beq.n	80048a0 <pvPortMalloc+0x154>
 80047c0:	4b45      	ldr	r3, [pc, #276]	@ (80048d8 <pvPortMalloc+0x18c>)
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	687a      	ldr	r2, [r7, #4]
 80047c6:	429a      	cmp	r2, r3
 80047c8:	d86a      	bhi.n	80048a0 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80047ca:	4b44      	ldr	r3, [pc, #272]	@ (80048dc <pvPortMalloc+0x190>)
 80047cc:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80047ce:	4b43      	ldr	r3, [pc, #268]	@ (80048dc <pvPortMalloc+0x190>)
 80047d0:	681b      	ldr	r3, [r3, #0]
 80047d2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80047d4:	e004      	b.n	80047e0 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 80047d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80047d8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80047da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80047dc:	681b      	ldr	r3, [r3, #0]
 80047de:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80047e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80047e2:	685b      	ldr	r3, [r3, #4]
 80047e4:	687a      	ldr	r2, [r7, #4]
 80047e6:	429a      	cmp	r2, r3
 80047e8:	d903      	bls.n	80047f2 <pvPortMalloc+0xa6>
 80047ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80047ec:	681b      	ldr	r3, [r3, #0]
 80047ee:	2b00      	cmp	r3, #0
 80047f0:	d1f1      	bne.n	80047d6 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80047f2:	4b37      	ldr	r3, [pc, #220]	@ (80048d0 <pvPortMalloc+0x184>)
 80047f4:	681b      	ldr	r3, [r3, #0]
 80047f6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80047f8:	429a      	cmp	r2, r3
 80047fa:	d051      	beq.n	80048a0 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80047fc:	6a3b      	ldr	r3, [r7, #32]
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	2208      	movs	r2, #8
 8004802:	4413      	add	r3, r2
 8004804:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8004806:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004808:	681a      	ldr	r2, [r3, #0]
 800480a:	6a3b      	ldr	r3, [r7, #32]
 800480c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800480e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004810:	685a      	ldr	r2, [r3, #4]
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	1ad2      	subs	r2, r2, r3
 8004816:	2308      	movs	r3, #8
 8004818:	005b      	lsls	r3, r3, #1
 800481a:	429a      	cmp	r2, r3
 800481c:	d920      	bls.n	8004860 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800481e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	4413      	add	r3, r2
 8004824:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8004826:	69bb      	ldr	r3, [r7, #24]
 8004828:	f003 0307 	and.w	r3, r3, #7
 800482c:	2b00      	cmp	r3, #0
 800482e:	d00b      	beq.n	8004848 <pvPortMalloc+0xfc>
	__asm volatile
 8004830:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004834:	f383 8811 	msr	BASEPRI, r3
 8004838:	f3bf 8f6f 	isb	sy
 800483c:	f3bf 8f4f 	dsb	sy
 8004840:	613b      	str	r3, [r7, #16]
}
 8004842:	bf00      	nop
 8004844:	bf00      	nop
 8004846:	e7fd      	b.n	8004844 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8004848:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800484a:	685a      	ldr	r2, [r3, #4]
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	1ad2      	subs	r2, r2, r3
 8004850:	69bb      	ldr	r3, [r7, #24]
 8004852:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8004854:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004856:	687a      	ldr	r2, [r7, #4]
 8004858:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800485a:	69b8      	ldr	r0, [r7, #24]
 800485c:	f000 f90a 	bl	8004a74 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8004860:	4b1d      	ldr	r3, [pc, #116]	@ (80048d8 <pvPortMalloc+0x18c>)
 8004862:	681a      	ldr	r2, [r3, #0]
 8004864:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004866:	685b      	ldr	r3, [r3, #4]
 8004868:	1ad3      	subs	r3, r2, r3
 800486a:	4a1b      	ldr	r2, [pc, #108]	@ (80048d8 <pvPortMalloc+0x18c>)
 800486c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800486e:	4b1a      	ldr	r3, [pc, #104]	@ (80048d8 <pvPortMalloc+0x18c>)
 8004870:	681a      	ldr	r2, [r3, #0]
 8004872:	4b1b      	ldr	r3, [pc, #108]	@ (80048e0 <pvPortMalloc+0x194>)
 8004874:	681b      	ldr	r3, [r3, #0]
 8004876:	429a      	cmp	r2, r3
 8004878:	d203      	bcs.n	8004882 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800487a:	4b17      	ldr	r3, [pc, #92]	@ (80048d8 <pvPortMalloc+0x18c>)
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	4a18      	ldr	r2, [pc, #96]	@ (80048e0 <pvPortMalloc+0x194>)
 8004880:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8004882:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004884:	685a      	ldr	r2, [r3, #4]
 8004886:	4b13      	ldr	r3, [pc, #76]	@ (80048d4 <pvPortMalloc+0x188>)
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	431a      	orrs	r2, r3
 800488c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800488e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8004890:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004892:	2200      	movs	r2, #0
 8004894:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8004896:	4b13      	ldr	r3, [pc, #76]	@ (80048e4 <pvPortMalloc+0x198>)
 8004898:	681b      	ldr	r3, [r3, #0]
 800489a:	3301      	adds	r3, #1
 800489c:	4a11      	ldr	r2, [pc, #68]	@ (80048e4 <pvPortMalloc+0x198>)
 800489e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80048a0:	f001 fb8c 	bl	8005fbc <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80048a4:	69fb      	ldr	r3, [r7, #28]
 80048a6:	f003 0307 	and.w	r3, r3, #7
 80048aa:	2b00      	cmp	r3, #0
 80048ac:	d00b      	beq.n	80048c6 <pvPortMalloc+0x17a>
	__asm volatile
 80048ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80048b2:	f383 8811 	msr	BASEPRI, r3
 80048b6:	f3bf 8f6f 	isb	sy
 80048ba:	f3bf 8f4f 	dsb	sy
 80048be:	60fb      	str	r3, [r7, #12]
}
 80048c0:	bf00      	nop
 80048c2:	bf00      	nop
 80048c4:	e7fd      	b.n	80048c2 <pvPortMalloc+0x176>
	return pvReturn;
 80048c6:	69fb      	ldr	r3, [r7, #28]
}
 80048c8:	4618      	mov	r0, r3
 80048ca:	3728      	adds	r7, #40	@ 0x28
 80048cc:	46bd      	mov	sp, r7
 80048ce:	bd80      	pop	{r7, pc}
 80048d0:	20002770 	.word	0x20002770
 80048d4:	20002784 	.word	0x20002784
 80048d8:	20002774 	.word	0x20002774
 80048dc:	20002768 	.word	0x20002768
 80048e0:	20002778 	.word	0x20002778
 80048e4:	2000277c 	.word	0x2000277c

080048e8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80048e8:	b580      	push	{r7, lr}
 80048ea:	b086      	sub	sp, #24
 80048ec:	af00      	add	r7, sp, #0
 80048ee:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	2b00      	cmp	r3, #0
 80048f8:	d04f      	beq.n	800499a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80048fa:	2308      	movs	r3, #8
 80048fc:	425b      	negs	r3, r3
 80048fe:	697a      	ldr	r2, [r7, #20]
 8004900:	4413      	add	r3, r2
 8004902:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8004904:	697b      	ldr	r3, [r7, #20]
 8004906:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8004908:	693b      	ldr	r3, [r7, #16]
 800490a:	685a      	ldr	r2, [r3, #4]
 800490c:	4b25      	ldr	r3, [pc, #148]	@ (80049a4 <vPortFree+0xbc>)
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	4013      	ands	r3, r2
 8004912:	2b00      	cmp	r3, #0
 8004914:	d10b      	bne.n	800492e <vPortFree+0x46>
	__asm volatile
 8004916:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800491a:	f383 8811 	msr	BASEPRI, r3
 800491e:	f3bf 8f6f 	isb	sy
 8004922:	f3bf 8f4f 	dsb	sy
 8004926:	60fb      	str	r3, [r7, #12]
}
 8004928:	bf00      	nop
 800492a:	bf00      	nop
 800492c:	e7fd      	b.n	800492a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800492e:	693b      	ldr	r3, [r7, #16]
 8004930:	681b      	ldr	r3, [r3, #0]
 8004932:	2b00      	cmp	r3, #0
 8004934:	d00b      	beq.n	800494e <vPortFree+0x66>
	__asm volatile
 8004936:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800493a:	f383 8811 	msr	BASEPRI, r3
 800493e:	f3bf 8f6f 	isb	sy
 8004942:	f3bf 8f4f 	dsb	sy
 8004946:	60bb      	str	r3, [r7, #8]
}
 8004948:	bf00      	nop
 800494a:	bf00      	nop
 800494c:	e7fd      	b.n	800494a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800494e:	693b      	ldr	r3, [r7, #16]
 8004950:	685a      	ldr	r2, [r3, #4]
 8004952:	4b14      	ldr	r3, [pc, #80]	@ (80049a4 <vPortFree+0xbc>)
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	4013      	ands	r3, r2
 8004958:	2b00      	cmp	r3, #0
 800495a:	d01e      	beq.n	800499a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800495c:	693b      	ldr	r3, [r7, #16]
 800495e:	681b      	ldr	r3, [r3, #0]
 8004960:	2b00      	cmp	r3, #0
 8004962:	d11a      	bne.n	800499a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8004964:	693b      	ldr	r3, [r7, #16]
 8004966:	685a      	ldr	r2, [r3, #4]
 8004968:	4b0e      	ldr	r3, [pc, #56]	@ (80049a4 <vPortFree+0xbc>)
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	43db      	mvns	r3, r3
 800496e:	401a      	ands	r2, r3
 8004970:	693b      	ldr	r3, [r7, #16]
 8004972:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8004974:	f001 fb14 	bl	8005fa0 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8004978:	693b      	ldr	r3, [r7, #16]
 800497a:	685a      	ldr	r2, [r3, #4]
 800497c:	4b0a      	ldr	r3, [pc, #40]	@ (80049a8 <vPortFree+0xc0>)
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	4413      	add	r3, r2
 8004982:	4a09      	ldr	r2, [pc, #36]	@ (80049a8 <vPortFree+0xc0>)
 8004984:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8004986:	6938      	ldr	r0, [r7, #16]
 8004988:	f000 f874 	bl	8004a74 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800498c:	4b07      	ldr	r3, [pc, #28]	@ (80049ac <vPortFree+0xc4>)
 800498e:	681b      	ldr	r3, [r3, #0]
 8004990:	3301      	adds	r3, #1
 8004992:	4a06      	ldr	r2, [pc, #24]	@ (80049ac <vPortFree+0xc4>)
 8004994:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8004996:	f001 fb11 	bl	8005fbc <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800499a:	bf00      	nop
 800499c:	3718      	adds	r7, #24
 800499e:	46bd      	mov	sp, r7
 80049a0:	bd80      	pop	{r7, pc}
 80049a2:	bf00      	nop
 80049a4:	20002784 	.word	0x20002784
 80049a8:	20002774 	.word	0x20002774
 80049ac:	20002780 	.word	0x20002780

080049b0 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80049b0:	b480      	push	{r7}
 80049b2:	b085      	sub	sp, #20
 80049b4:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80049b6:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 80049ba:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80049bc:	4b27      	ldr	r3, [pc, #156]	@ (8004a5c <prvHeapInit+0xac>)
 80049be:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80049c0:	68fb      	ldr	r3, [r7, #12]
 80049c2:	f003 0307 	and.w	r3, r3, #7
 80049c6:	2b00      	cmp	r3, #0
 80049c8:	d00c      	beq.n	80049e4 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80049ca:	68fb      	ldr	r3, [r7, #12]
 80049cc:	3307      	adds	r3, #7
 80049ce:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80049d0:	68fb      	ldr	r3, [r7, #12]
 80049d2:	f023 0307 	bic.w	r3, r3, #7
 80049d6:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80049d8:	68ba      	ldr	r2, [r7, #8]
 80049da:	68fb      	ldr	r3, [r7, #12]
 80049dc:	1ad3      	subs	r3, r2, r3
 80049de:	4a1f      	ldr	r2, [pc, #124]	@ (8004a5c <prvHeapInit+0xac>)
 80049e0:	4413      	add	r3, r2
 80049e2:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80049e4:	68fb      	ldr	r3, [r7, #12]
 80049e6:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80049e8:	4a1d      	ldr	r2, [pc, #116]	@ (8004a60 <prvHeapInit+0xb0>)
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80049ee:	4b1c      	ldr	r3, [pc, #112]	@ (8004a60 <prvHeapInit+0xb0>)
 80049f0:	2200      	movs	r2, #0
 80049f2:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	68ba      	ldr	r2, [r7, #8]
 80049f8:	4413      	add	r3, r2
 80049fa:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80049fc:	2208      	movs	r2, #8
 80049fe:	68fb      	ldr	r3, [r7, #12]
 8004a00:	1a9b      	subs	r3, r3, r2
 8004a02:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8004a04:	68fb      	ldr	r3, [r7, #12]
 8004a06:	f023 0307 	bic.w	r3, r3, #7
 8004a0a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8004a0c:	68fb      	ldr	r3, [r7, #12]
 8004a0e:	4a15      	ldr	r2, [pc, #84]	@ (8004a64 <prvHeapInit+0xb4>)
 8004a10:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8004a12:	4b14      	ldr	r3, [pc, #80]	@ (8004a64 <prvHeapInit+0xb4>)
 8004a14:	681b      	ldr	r3, [r3, #0]
 8004a16:	2200      	movs	r2, #0
 8004a18:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8004a1a:	4b12      	ldr	r3, [pc, #72]	@ (8004a64 <prvHeapInit+0xb4>)
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	2200      	movs	r2, #0
 8004a20:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8004a26:	683b      	ldr	r3, [r7, #0]
 8004a28:	68fa      	ldr	r2, [r7, #12]
 8004a2a:	1ad2      	subs	r2, r2, r3
 8004a2c:	683b      	ldr	r3, [r7, #0]
 8004a2e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8004a30:	4b0c      	ldr	r3, [pc, #48]	@ (8004a64 <prvHeapInit+0xb4>)
 8004a32:	681a      	ldr	r2, [r3, #0]
 8004a34:	683b      	ldr	r3, [r7, #0]
 8004a36:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8004a38:	683b      	ldr	r3, [r7, #0]
 8004a3a:	685b      	ldr	r3, [r3, #4]
 8004a3c:	4a0a      	ldr	r2, [pc, #40]	@ (8004a68 <prvHeapInit+0xb8>)
 8004a3e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8004a40:	683b      	ldr	r3, [r7, #0]
 8004a42:	685b      	ldr	r3, [r3, #4]
 8004a44:	4a09      	ldr	r2, [pc, #36]	@ (8004a6c <prvHeapInit+0xbc>)
 8004a46:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8004a48:	4b09      	ldr	r3, [pc, #36]	@ (8004a70 <prvHeapInit+0xc0>)
 8004a4a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8004a4e:	601a      	str	r2, [r3, #0]
}
 8004a50:	bf00      	nop
 8004a52:	3714      	adds	r7, #20
 8004a54:	46bd      	mov	sp, r7
 8004a56:	bc80      	pop	{r7}
 8004a58:	4770      	bx	lr
 8004a5a:	bf00      	nop
 8004a5c:	20001b68 	.word	0x20001b68
 8004a60:	20002768 	.word	0x20002768
 8004a64:	20002770 	.word	0x20002770
 8004a68:	20002778 	.word	0x20002778
 8004a6c:	20002774 	.word	0x20002774
 8004a70:	20002784 	.word	0x20002784

08004a74 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8004a74:	b480      	push	{r7}
 8004a76:	b085      	sub	sp, #20
 8004a78:	af00      	add	r7, sp, #0
 8004a7a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8004a7c:	4b27      	ldr	r3, [pc, #156]	@ (8004b1c <prvInsertBlockIntoFreeList+0xa8>)
 8004a7e:	60fb      	str	r3, [r7, #12]
 8004a80:	e002      	b.n	8004a88 <prvInsertBlockIntoFreeList+0x14>
 8004a82:	68fb      	ldr	r3, [r7, #12]
 8004a84:	681b      	ldr	r3, [r3, #0]
 8004a86:	60fb      	str	r3, [r7, #12]
 8004a88:	68fb      	ldr	r3, [r7, #12]
 8004a8a:	681b      	ldr	r3, [r3, #0]
 8004a8c:	687a      	ldr	r2, [r7, #4]
 8004a8e:	429a      	cmp	r2, r3
 8004a90:	d8f7      	bhi.n	8004a82 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8004a92:	68fb      	ldr	r3, [r7, #12]
 8004a94:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8004a96:	68fb      	ldr	r3, [r7, #12]
 8004a98:	685b      	ldr	r3, [r3, #4]
 8004a9a:	68ba      	ldr	r2, [r7, #8]
 8004a9c:	4413      	add	r3, r2
 8004a9e:	687a      	ldr	r2, [r7, #4]
 8004aa0:	429a      	cmp	r2, r3
 8004aa2:	d108      	bne.n	8004ab6 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8004aa4:	68fb      	ldr	r3, [r7, #12]
 8004aa6:	685a      	ldr	r2, [r3, #4]
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	685b      	ldr	r3, [r3, #4]
 8004aac:	441a      	add	r2, r3
 8004aae:	68fb      	ldr	r3, [r7, #12]
 8004ab0:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8004ab2:	68fb      	ldr	r3, [r7, #12]
 8004ab4:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	685b      	ldr	r3, [r3, #4]
 8004abe:	68ba      	ldr	r2, [r7, #8]
 8004ac0:	441a      	add	r2, r3
 8004ac2:	68fb      	ldr	r3, [r7, #12]
 8004ac4:	681b      	ldr	r3, [r3, #0]
 8004ac6:	429a      	cmp	r2, r3
 8004ac8:	d118      	bne.n	8004afc <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8004aca:	68fb      	ldr	r3, [r7, #12]
 8004acc:	681a      	ldr	r2, [r3, #0]
 8004ace:	4b14      	ldr	r3, [pc, #80]	@ (8004b20 <prvInsertBlockIntoFreeList+0xac>)
 8004ad0:	681b      	ldr	r3, [r3, #0]
 8004ad2:	429a      	cmp	r2, r3
 8004ad4:	d00d      	beq.n	8004af2 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	685a      	ldr	r2, [r3, #4]
 8004ada:	68fb      	ldr	r3, [r7, #12]
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	685b      	ldr	r3, [r3, #4]
 8004ae0:	441a      	add	r2, r3
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8004ae6:	68fb      	ldr	r3, [r7, #12]
 8004ae8:	681b      	ldr	r3, [r3, #0]
 8004aea:	681a      	ldr	r2, [r3, #0]
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	601a      	str	r2, [r3, #0]
 8004af0:	e008      	b.n	8004b04 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8004af2:	4b0b      	ldr	r3, [pc, #44]	@ (8004b20 <prvInsertBlockIntoFreeList+0xac>)
 8004af4:	681a      	ldr	r2, [r3, #0]
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	601a      	str	r2, [r3, #0]
 8004afa:	e003      	b.n	8004b04 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8004afc:	68fb      	ldr	r3, [r7, #12]
 8004afe:	681a      	ldr	r2, [r3, #0]
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8004b04:	68fa      	ldr	r2, [r7, #12]
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	429a      	cmp	r2, r3
 8004b0a:	d002      	beq.n	8004b12 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8004b0c:	68fb      	ldr	r3, [r7, #12]
 8004b0e:	687a      	ldr	r2, [r7, #4]
 8004b10:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004b12:	bf00      	nop
 8004b14:	3714      	adds	r7, #20
 8004b16:	46bd      	mov	sp, r7
 8004b18:	bc80      	pop	{r7}
 8004b1a:	4770      	bx	lr
 8004b1c:	20002768 	.word	0x20002768
 8004b20:	20002770 	.word	0x20002770

08004b24 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8004b24:	b480      	push	{r7}
 8004b26:	b083      	sub	sp, #12
 8004b28:	af00      	add	r7, sp, #0
 8004b2a:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	f103 0208 	add.w	r2, r3, #8
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	f04f 32ff 	mov.w	r2, #4294967295
 8004b3c:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	f103 0208 	add.w	r2, r3, #8
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	f103 0208 	add.w	r2, r3, #8
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	2200      	movs	r2, #0
 8004b56:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8004b58:	bf00      	nop
 8004b5a:	370c      	adds	r7, #12
 8004b5c:	46bd      	mov	sp, r7
 8004b5e:	bc80      	pop	{r7}
 8004b60:	4770      	bx	lr

08004b62 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8004b62:	b480      	push	{r7}
 8004b64:	b083      	sub	sp, #12
 8004b66:	af00      	add	r7, sp, #0
 8004b68:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	2200      	movs	r2, #0
 8004b6e:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8004b70:	bf00      	nop
 8004b72:	370c      	adds	r7, #12
 8004b74:	46bd      	mov	sp, r7
 8004b76:	bc80      	pop	{r7}
 8004b78:	4770      	bx	lr

08004b7a <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004b7a:	b480      	push	{r7}
 8004b7c:	b085      	sub	sp, #20
 8004b7e:	af00      	add	r7, sp, #0
 8004b80:	6078      	str	r0, [r7, #4]
 8004b82:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	685b      	ldr	r3, [r3, #4]
 8004b88:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8004b8a:	683b      	ldr	r3, [r7, #0]
 8004b8c:	68fa      	ldr	r2, [r7, #12]
 8004b8e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8004b90:	68fb      	ldr	r3, [r7, #12]
 8004b92:	689a      	ldr	r2, [r3, #8]
 8004b94:	683b      	ldr	r3, [r7, #0]
 8004b96:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8004b98:	68fb      	ldr	r3, [r7, #12]
 8004b9a:	689b      	ldr	r3, [r3, #8]
 8004b9c:	683a      	ldr	r2, [r7, #0]
 8004b9e:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8004ba0:	68fb      	ldr	r3, [r7, #12]
 8004ba2:	683a      	ldr	r2, [r7, #0]
 8004ba4:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8004ba6:	683b      	ldr	r3, [r7, #0]
 8004ba8:	687a      	ldr	r2, [r7, #4]
 8004baa:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	1c5a      	adds	r2, r3, #1
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	601a      	str	r2, [r3, #0]
}
 8004bb6:	bf00      	nop
 8004bb8:	3714      	adds	r7, #20
 8004bba:	46bd      	mov	sp, r7
 8004bbc:	bc80      	pop	{r7}
 8004bbe:	4770      	bx	lr

08004bc0 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004bc0:	b480      	push	{r7}
 8004bc2:	b085      	sub	sp, #20
 8004bc4:	af00      	add	r7, sp, #0
 8004bc6:	6078      	str	r0, [r7, #4]
 8004bc8:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8004bca:	683b      	ldr	r3, [r7, #0]
 8004bcc:	681b      	ldr	r3, [r3, #0]
 8004bce:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8004bd0:	68bb      	ldr	r3, [r7, #8]
 8004bd2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004bd6:	d103      	bne.n	8004be0 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	691b      	ldr	r3, [r3, #16]
 8004bdc:	60fb      	str	r3, [r7, #12]
 8004bde:	e00c      	b.n	8004bfa <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	3308      	adds	r3, #8
 8004be4:	60fb      	str	r3, [r7, #12]
 8004be6:	e002      	b.n	8004bee <vListInsert+0x2e>
 8004be8:	68fb      	ldr	r3, [r7, #12]
 8004bea:	685b      	ldr	r3, [r3, #4]
 8004bec:	60fb      	str	r3, [r7, #12]
 8004bee:	68fb      	ldr	r3, [r7, #12]
 8004bf0:	685b      	ldr	r3, [r3, #4]
 8004bf2:	681b      	ldr	r3, [r3, #0]
 8004bf4:	68ba      	ldr	r2, [r7, #8]
 8004bf6:	429a      	cmp	r2, r3
 8004bf8:	d2f6      	bcs.n	8004be8 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8004bfa:	68fb      	ldr	r3, [r7, #12]
 8004bfc:	685a      	ldr	r2, [r3, #4]
 8004bfe:	683b      	ldr	r3, [r7, #0]
 8004c00:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8004c02:	683b      	ldr	r3, [r7, #0]
 8004c04:	685b      	ldr	r3, [r3, #4]
 8004c06:	683a      	ldr	r2, [r7, #0]
 8004c08:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8004c0a:	683b      	ldr	r3, [r7, #0]
 8004c0c:	68fa      	ldr	r2, [r7, #12]
 8004c0e:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8004c10:	68fb      	ldr	r3, [r7, #12]
 8004c12:	683a      	ldr	r2, [r7, #0]
 8004c14:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8004c16:	683b      	ldr	r3, [r7, #0]
 8004c18:	687a      	ldr	r2, [r7, #4]
 8004c1a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	681b      	ldr	r3, [r3, #0]
 8004c20:	1c5a      	adds	r2, r3, #1
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	601a      	str	r2, [r3, #0]
}
 8004c26:	bf00      	nop
 8004c28:	3714      	adds	r7, #20
 8004c2a:	46bd      	mov	sp, r7
 8004c2c:	bc80      	pop	{r7}
 8004c2e:	4770      	bx	lr

08004c30 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8004c30:	b480      	push	{r7}
 8004c32:	b085      	sub	sp, #20
 8004c34:	af00      	add	r7, sp, #0
 8004c36:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	691b      	ldr	r3, [r3, #16]
 8004c3c:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	685b      	ldr	r3, [r3, #4]
 8004c42:	687a      	ldr	r2, [r7, #4]
 8004c44:	6892      	ldr	r2, [r2, #8]
 8004c46:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	689b      	ldr	r3, [r3, #8]
 8004c4c:	687a      	ldr	r2, [r7, #4]
 8004c4e:	6852      	ldr	r2, [r2, #4]
 8004c50:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8004c52:	68fb      	ldr	r3, [r7, #12]
 8004c54:	685b      	ldr	r3, [r3, #4]
 8004c56:	687a      	ldr	r2, [r7, #4]
 8004c58:	429a      	cmp	r2, r3
 8004c5a:	d103      	bne.n	8004c64 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	689a      	ldr	r2, [r3, #8]
 8004c60:	68fb      	ldr	r3, [r7, #12]
 8004c62:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	2200      	movs	r2, #0
 8004c68:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8004c6a:	68fb      	ldr	r3, [r7, #12]
 8004c6c:	681b      	ldr	r3, [r3, #0]
 8004c6e:	1e5a      	subs	r2, r3, #1
 8004c70:	68fb      	ldr	r3, [r7, #12]
 8004c72:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8004c74:	68fb      	ldr	r3, [r7, #12]
 8004c76:	681b      	ldr	r3, [r3, #0]
}
 8004c78:	4618      	mov	r0, r3
 8004c7a:	3714      	adds	r7, #20
 8004c7c:	46bd      	mov	sp, r7
 8004c7e:	bc80      	pop	{r7}
 8004c80:	4770      	bx	lr
	...

08004c84 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8004c84:	b480      	push	{r7}
 8004c86:	b085      	sub	sp, #20
 8004c88:	af00      	add	r7, sp, #0
 8004c8a:	60f8      	str	r0, [r7, #12]
 8004c8c:	60b9      	str	r1, [r7, #8]
 8004c8e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 8004c90:	68fb      	ldr	r3, [r7, #12]
 8004c92:	3b04      	subs	r3, #4
 8004c94:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8004c96:	68fb      	ldr	r3, [r7, #12]
 8004c98:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8004c9c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8004c9e:	68fb      	ldr	r3, [r7, #12]
 8004ca0:	3b04      	subs	r3, #4
 8004ca2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8004ca4:	68bb      	ldr	r3, [r7, #8]
 8004ca6:	f023 0201 	bic.w	r2, r3, #1
 8004caa:	68fb      	ldr	r3, [r7, #12]
 8004cac:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8004cae:	68fb      	ldr	r3, [r7, #12]
 8004cb0:	3b04      	subs	r3, #4
 8004cb2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8004cb4:	4a08      	ldr	r2, [pc, #32]	@ (8004cd8 <pxPortInitialiseStack+0x54>)
 8004cb6:	68fb      	ldr	r3, [r7, #12]
 8004cb8:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8004cba:	68fb      	ldr	r3, [r7, #12]
 8004cbc:	3b14      	subs	r3, #20
 8004cbe:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8004cc0:	687a      	ldr	r2, [r7, #4]
 8004cc2:	68fb      	ldr	r3, [r7, #12]
 8004cc4:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8004cc6:	68fb      	ldr	r3, [r7, #12]
 8004cc8:	3b20      	subs	r3, #32
 8004cca:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8004ccc:	68fb      	ldr	r3, [r7, #12]
}
 8004cce:	4618      	mov	r0, r3
 8004cd0:	3714      	adds	r7, #20
 8004cd2:	46bd      	mov	sp, r7
 8004cd4:	bc80      	pop	{r7}
 8004cd6:	4770      	bx	lr
 8004cd8:	08004cdd 	.word	0x08004cdd

08004cdc <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8004cdc:	b480      	push	{r7}
 8004cde:	b085      	sub	sp, #20
 8004ce0:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 8004ce2:	2300      	movs	r3, #0
 8004ce4:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8004ce6:	4b12      	ldr	r3, [pc, #72]	@ (8004d30 <prvTaskExitError+0x54>)
 8004ce8:	681b      	ldr	r3, [r3, #0]
 8004cea:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004cee:	d00b      	beq.n	8004d08 <prvTaskExitError+0x2c>
	__asm volatile
 8004cf0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004cf4:	f383 8811 	msr	BASEPRI, r3
 8004cf8:	f3bf 8f6f 	isb	sy
 8004cfc:	f3bf 8f4f 	dsb	sy
 8004d00:	60fb      	str	r3, [r7, #12]
}
 8004d02:	bf00      	nop
 8004d04:	bf00      	nop
 8004d06:	e7fd      	b.n	8004d04 <prvTaskExitError+0x28>
	__asm volatile
 8004d08:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004d0c:	f383 8811 	msr	BASEPRI, r3
 8004d10:	f3bf 8f6f 	isb	sy
 8004d14:	f3bf 8f4f 	dsb	sy
 8004d18:	60bb      	str	r3, [r7, #8]
}
 8004d1a:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8004d1c:	bf00      	nop
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	2b00      	cmp	r3, #0
 8004d22:	d0fc      	beq.n	8004d1e <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8004d24:	bf00      	nop
 8004d26:	bf00      	nop
 8004d28:	3714      	adds	r7, #20
 8004d2a:	46bd      	mov	sp, r7
 8004d2c:	bc80      	pop	{r7}
 8004d2e:	4770      	bx	lr
 8004d30:	2000000c 	.word	0x2000000c
	...

08004d40 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8004d40:	4b07      	ldr	r3, [pc, #28]	@ (8004d60 <pxCurrentTCBConst2>)
 8004d42:	6819      	ldr	r1, [r3, #0]
 8004d44:	6808      	ldr	r0, [r1, #0]
 8004d46:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8004d4a:	f380 8809 	msr	PSP, r0
 8004d4e:	f3bf 8f6f 	isb	sy
 8004d52:	f04f 0000 	mov.w	r0, #0
 8004d56:	f380 8811 	msr	BASEPRI, r0
 8004d5a:	f04e 0e0d 	orr.w	lr, lr, #13
 8004d5e:	4770      	bx	lr

08004d60 <pxCurrentTCBConst2>:
 8004d60:	200027d0 	.word	0x200027d0
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8004d64:	bf00      	nop
 8004d66:	bf00      	nop

08004d68 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 8004d68:	4806      	ldr	r0, [pc, #24]	@ (8004d84 <prvPortStartFirstTask+0x1c>)
 8004d6a:	6800      	ldr	r0, [r0, #0]
 8004d6c:	6800      	ldr	r0, [r0, #0]
 8004d6e:	f380 8808 	msr	MSP, r0
 8004d72:	b662      	cpsie	i
 8004d74:	b661      	cpsie	f
 8004d76:	f3bf 8f4f 	dsb	sy
 8004d7a:	f3bf 8f6f 	isb	sy
 8004d7e:	df00      	svc	0
 8004d80:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8004d82:	bf00      	nop
 8004d84:	e000ed08 	.word	0xe000ed08

08004d88 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8004d88:	b580      	push	{r7, lr}
 8004d8a:	b084      	sub	sp, #16
 8004d8c:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8004d8e:	4b32      	ldr	r3, [pc, #200]	@ (8004e58 <xPortStartScheduler+0xd0>)
 8004d90:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8004d92:	68fb      	ldr	r3, [r7, #12]
 8004d94:	781b      	ldrb	r3, [r3, #0]
 8004d96:	b2db      	uxtb	r3, r3
 8004d98:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8004d9a:	68fb      	ldr	r3, [r7, #12]
 8004d9c:	22ff      	movs	r2, #255	@ 0xff
 8004d9e:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8004da0:	68fb      	ldr	r3, [r7, #12]
 8004da2:	781b      	ldrb	r3, [r3, #0]
 8004da4:	b2db      	uxtb	r3, r3
 8004da6:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8004da8:	78fb      	ldrb	r3, [r7, #3]
 8004daa:	b2db      	uxtb	r3, r3
 8004dac:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8004db0:	b2da      	uxtb	r2, r3
 8004db2:	4b2a      	ldr	r3, [pc, #168]	@ (8004e5c <xPortStartScheduler+0xd4>)
 8004db4:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8004db6:	4b2a      	ldr	r3, [pc, #168]	@ (8004e60 <xPortStartScheduler+0xd8>)
 8004db8:	2207      	movs	r2, #7
 8004dba:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8004dbc:	e009      	b.n	8004dd2 <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 8004dbe:	4b28      	ldr	r3, [pc, #160]	@ (8004e60 <xPortStartScheduler+0xd8>)
 8004dc0:	681b      	ldr	r3, [r3, #0]
 8004dc2:	3b01      	subs	r3, #1
 8004dc4:	4a26      	ldr	r2, [pc, #152]	@ (8004e60 <xPortStartScheduler+0xd8>)
 8004dc6:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8004dc8:	78fb      	ldrb	r3, [r7, #3]
 8004dca:	b2db      	uxtb	r3, r3
 8004dcc:	005b      	lsls	r3, r3, #1
 8004dce:	b2db      	uxtb	r3, r3
 8004dd0:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8004dd2:	78fb      	ldrb	r3, [r7, #3]
 8004dd4:	b2db      	uxtb	r3, r3
 8004dd6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004dda:	2b80      	cmp	r3, #128	@ 0x80
 8004ddc:	d0ef      	beq.n	8004dbe <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8004dde:	4b20      	ldr	r3, [pc, #128]	@ (8004e60 <xPortStartScheduler+0xd8>)
 8004de0:	681b      	ldr	r3, [r3, #0]
 8004de2:	f1c3 0307 	rsb	r3, r3, #7
 8004de6:	2b04      	cmp	r3, #4
 8004de8:	d00b      	beq.n	8004e02 <xPortStartScheduler+0x7a>
	__asm volatile
 8004dea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004dee:	f383 8811 	msr	BASEPRI, r3
 8004df2:	f3bf 8f6f 	isb	sy
 8004df6:	f3bf 8f4f 	dsb	sy
 8004dfa:	60bb      	str	r3, [r7, #8]
}
 8004dfc:	bf00      	nop
 8004dfe:	bf00      	nop
 8004e00:	e7fd      	b.n	8004dfe <xPortStartScheduler+0x76>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8004e02:	4b17      	ldr	r3, [pc, #92]	@ (8004e60 <xPortStartScheduler+0xd8>)
 8004e04:	681b      	ldr	r3, [r3, #0]
 8004e06:	021b      	lsls	r3, r3, #8
 8004e08:	4a15      	ldr	r2, [pc, #84]	@ (8004e60 <xPortStartScheduler+0xd8>)
 8004e0a:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8004e0c:	4b14      	ldr	r3, [pc, #80]	@ (8004e60 <xPortStartScheduler+0xd8>)
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8004e14:	4a12      	ldr	r2, [pc, #72]	@ (8004e60 <xPortStartScheduler+0xd8>)
 8004e16:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	b2da      	uxtb	r2, r3
 8004e1c:	68fb      	ldr	r3, [r7, #12]
 8004e1e:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8004e20:	4b10      	ldr	r3, [pc, #64]	@ (8004e64 <xPortStartScheduler+0xdc>)
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	4a0f      	ldr	r2, [pc, #60]	@ (8004e64 <xPortStartScheduler+0xdc>)
 8004e26:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8004e2a:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8004e2c:	4b0d      	ldr	r3, [pc, #52]	@ (8004e64 <xPortStartScheduler+0xdc>)
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	4a0c      	ldr	r2, [pc, #48]	@ (8004e64 <xPortStartScheduler+0xdc>)
 8004e32:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8004e36:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8004e38:	f000 f8b8 	bl	8004fac <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8004e3c:	4b0a      	ldr	r3, [pc, #40]	@ (8004e68 <xPortStartScheduler+0xe0>)
 8004e3e:	2200      	movs	r2, #0
 8004e40:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8004e42:	f7ff ff91 	bl	8004d68 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8004e46:	f001 fa1f 	bl	8006288 <vTaskSwitchContext>
	prvTaskExitError();
 8004e4a:	f7ff ff47 	bl	8004cdc <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8004e4e:	2300      	movs	r3, #0
}
 8004e50:	4618      	mov	r0, r3
 8004e52:	3710      	adds	r7, #16
 8004e54:	46bd      	mov	sp, r7
 8004e56:	bd80      	pop	{r7, pc}
 8004e58:	e000e400 	.word	0xe000e400
 8004e5c:	20002788 	.word	0x20002788
 8004e60:	2000278c 	.word	0x2000278c
 8004e64:	e000ed20 	.word	0xe000ed20
 8004e68:	2000000c 	.word	0x2000000c

08004e6c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8004e6c:	b480      	push	{r7}
 8004e6e:	b083      	sub	sp, #12
 8004e70:	af00      	add	r7, sp, #0
	__asm volatile
 8004e72:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004e76:	f383 8811 	msr	BASEPRI, r3
 8004e7a:	f3bf 8f6f 	isb	sy
 8004e7e:	f3bf 8f4f 	dsb	sy
 8004e82:	607b      	str	r3, [r7, #4]
}
 8004e84:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8004e86:	4b0f      	ldr	r3, [pc, #60]	@ (8004ec4 <vPortEnterCritical+0x58>)
 8004e88:	681b      	ldr	r3, [r3, #0]
 8004e8a:	3301      	adds	r3, #1
 8004e8c:	4a0d      	ldr	r2, [pc, #52]	@ (8004ec4 <vPortEnterCritical+0x58>)
 8004e8e:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8004e90:	4b0c      	ldr	r3, [pc, #48]	@ (8004ec4 <vPortEnterCritical+0x58>)
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	2b01      	cmp	r3, #1
 8004e96:	d110      	bne.n	8004eba <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8004e98:	4b0b      	ldr	r3, [pc, #44]	@ (8004ec8 <vPortEnterCritical+0x5c>)
 8004e9a:	681b      	ldr	r3, [r3, #0]
 8004e9c:	b2db      	uxtb	r3, r3
 8004e9e:	2b00      	cmp	r3, #0
 8004ea0:	d00b      	beq.n	8004eba <vPortEnterCritical+0x4e>
	__asm volatile
 8004ea2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004ea6:	f383 8811 	msr	BASEPRI, r3
 8004eaa:	f3bf 8f6f 	isb	sy
 8004eae:	f3bf 8f4f 	dsb	sy
 8004eb2:	603b      	str	r3, [r7, #0]
}
 8004eb4:	bf00      	nop
 8004eb6:	bf00      	nop
 8004eb8:	e7fd      	b.n	8004eb6 <vPortEnterCritical+0x4a>
	}
}
 8004eba:	bf00      	nop
 8004ebc:	370c      	adds	r7, #12
 8004ebe:	46bd      	mov	sp, r7
 8004ec0:	bc80      	pop	{r7}
 8004ec2:	4770      	bx	lr
 8004ec4:	2000000c 	.word	0x2000000c
 8004ec8:	e000ed04 	.word	0xe000ed04

08004ecc <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8004ecc:	b480      	push	{r7}
 8004ece:	b083      	sub	sp, #12
 8004ed0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8004ed2:	4b12      	ldr	r3, [pc, #72]	@ (8004f1c <vPortExitCritical+0x50>)
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	2b00      	cmp	r3, #0
 8004ed8:	d10b      	bne.n	8004ef2 <vPortExitCritical+0x26>
	__asm volatile
 8004eda:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004ede:	f383 8811 	msr	BASEPRI, r3
 8004ee2:	f3bf 8f6f 	isb	sy
 8004ee6:	f3bf 8f4f 	dsb	sy
 8004eea:	607b      	str	r3, [r7, #4]
}
 8004eec:	bf00      	nop
 8004eee:	bf00      	nop
 8004ef0:	e7fd      	b.n	8004eee <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8004ef2:	4b0a      	ldr	r3, [pc, #40]	@ (8004f1c <vPortExitCritical+0x50>)
 8004ef4:	681b      	ldr	r3, [r3, #0]
 8004ef6:	3b01      	subs	r3, #1
 8004ef8:	4a08      	ldr	r2, [pc, #32]	@ (8004f1c <vPortExitCritical+0x50>)
 8004efa:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8004efc:	4b07      	ldr	r3, [pc, #28]	@ (8004f1c <vPortExitCritical+0x50>)
 8004efe:	681b      	ldr	r3, [r3, #0]
 8004f00:	2b00      	cmp	r3, #0
 8004f02:	d105      	bne.n	8004f10 <vPortExitCritical+0x44>
 8004f04:	2300      	movs	r3, #0
 8004f06:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8004f08:	683b      	ldr	r3, [r7, #0]
 8004f0a:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8004f0e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8004f10:	bf00      	nop
 8004f12:	370c      	adds	r7, #12
 8004f14:	46bd      	mov	sp, r7
 8004f16:	bc80      	pop	{r7}
 8004f18:	4770      	bx	lr
 8004f1a:	bf00      	nop
 8004f1c:	2000000c 	.word	0x2000000c

08004f20 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8004f20:	f3ef 8009 	mrs	r0, PSP
 8004f24:	f3bf 8f6f 	isb	sy
 8004f28:	4b0d      	ldr	r3, [pc, #52]	@ (8004f60 <pxCurrentTCBConst>)
 8004f2a:	681a      	ldr	r2, [r3, #0]
 8004f2c:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8004f30:	6010      	str	r0, [r2, #0]
 8004f32:	e92d 4008 	stmdb	sp!, {r3, lr}
 8004f36:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8004f3a:	f380 8811 	msr	BASEPRI, r0
 8004f3e:	f001 f9a3 	bl	8006288 <vTaskSwitchContext>
 8004f42:	f04f 0000 	mov.w	r0, #0
 8004f46:	f380 8811 	msr	BASEPRI, r0
 8004f4a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8004f4e:	6819      	ldr	r1, [r3, #0]
 8004f50:	6808      	ldr	r0, [r1, #0]
 8004f52:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8004f56:	f380 8809 	msr	PSP, r0
 8004f5a:	f3bf 8f6f 	isb	sy
 8004f5e:	4770      	bx	lr

08004f60 <pxCurrentTCBConst>:
 8004f60:	200027d0 	.word	0x200027d0
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8004f64:	bf00      	nop
 8004f66:	bf00      	nop

08004f68 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8004f68:	b580      	push	{r7, lr}
 8004f6a:	b082      	sub	sp, #8
 8004f6c:	af00      	add	r7, sp, #0
	__asm volatile
 8004f6e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004f72:	f383 8811 	msr	BASEPRI, r3
 8004f76:	f3bf 8f6f 	isb	sy
 8004f7a:	f3bf 8f4f 	dsb	sy
 8004f7e:	607b      	str	r3, [r7, #4]
}
 8004f80:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8004f82:	f001 f8c7 	bl	8006114 <xTaskIncrementTick>
 8004f86:	4603      	mov	r3, r0
 8004f88:	2b00      	cmp	r3, #0
 8004f8a:	d003      	beq.n	8004f94 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8004f8c:	4b06      	ldr	r3, [pc, #24]	@ (8004fa8 <xPortSysTickHandler+0x40>)
 8004f8e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004f92:	601a      	str	r2, [r3, #0]
 8004f94:	2300      	movs	r3, #0
 8004f96:	603b      	str	r3, [r7, #0]
	__asm volatile
 8004f98:	683b      	ldr	r3, [r7, #0]
 8004f9a:	f383 8811 	msr	BASEPRI, r3
}
 8004f9e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8004fa0:	bf00      	nop
 8004fa2:	3708      	adds	r7, #8
 8004fa4:	46bd      	mov	sp, r7
 8004fa6:	bd80      	pop	{r7, pc}
 8004fa8:	e000ed04 	.word	0xe000ed04

08004fac <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8004fac:	b480      	push	{r7}
 8004fae:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8004fb0:	4b0a      	ldr	r3, [pc, #40]	@ (8004fdc <vPortSetupTimerInterrupt+0x30>)
 8004fb2:	2200      	movs	r2, #0
 8004fb4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8004fb6:	4b0a      	ldr	r3, [pc, #40]	@ (8004fe0 <vPortSetupTimerInterrupt+0x34>)
 8004fb8:	2200      	movs	r2, #0
 8004fba:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8004fbc:	4b09      	ldr	r3, [pc, #36]	@ (8004fe4 <vPortSetupTimerInterrupt+0x38>)
 8004fbe:	681b      	ldr	r3, [r3, #0]
 8004fc0:	4a09      	ldr	r2, [pc, #36]	@ (8004fe8 <vPortSetupTimerInterrupt+0x3c>)
 8004fc2:	fba2 2303 	umull	r2, r3, r2, r3
 8004fc6:	099b      	lsrs	r3, r3, #6
 8004fc8:	4a08      	ldr	r2, [pc, #32]	@ (8004fec <vPortSetupTimerInterrupt+0x40>)
 8004fca:	3b01      	subs	r3, #1
 8004fcc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8004fce:	4b03      	ldr	r3, [pc, #12]	@ (8004fdc <vPortSetupTimerInterrupt+0x30>)
 8004fd0:	2207      	movs	r2, #7
 8004fd2:	601a      	str	r2, [r3, #0]
}
 8004fd4:	bf00      	nop
 8004fd6:	46bd      	mov	sp, r7
 8004fd8:	bc80      	pop	{r7}
 8004fda:	4770      	bx	lr
 8004fdc:	e000e010 	.word	0xe000e010
 8004fe0:	e000e018 	.word	0xe000e018
 8004fe4:	20000000 	.word	0x20000000
 8004fe8:	10624dd3 	.word	0x10624dd3
 8004fec:	e000e014 	.word	0xe000e014

08004ff0 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8004ff0:	b480      	push	{r7}
 8004ff2:	b085      	sub	sp, #20
 8004ff4:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8004ff6:	f3ef 8305 	mrs	r3, IPSR
 8004ffa:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8004ffc:	68fb      	ldr	r3, [r7, #12]
 8004ffe:	2b0f      	cmp	r3, #15
 8005000:	d915      	bls.n	800502e <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8005002:	4a17      	ldr	r2, [pc, #92]	@ (8005060 <vPortValidateInterruptPriority+0x70>)
 8005004:	68fb      	ldr	r3, [r7, #12]
 8005006:	4413      	add	r3, r2
 8005008:	781b      	ldrb	r3, [r3, #0]
 800500a:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800500c:	4b15      	ldr	r3, [pc, #84]	@ (8005064 <vPortValidateInterruptPriority+0x74>)
 800500e:	781b      	ldrb	r3, [r3, #0]
 8005010:	7afa      	ldrb	r2, [r7, #11]
 8005012:	429a      	cmp	r2, r3
 8005014:	d20b      	bcs.n	800502e <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 8005016:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800501a:	f383 8811 	msr	BASEPRI, r3
 800501e:	f3bf 8f6f 	isb	sy
 8005022:	f3bf 8f4f 	dsb	sy
 8005026:	607b      	str	r3, [r7, #4]
}
 8005028:	bf00      	nop
 800502a:	bf00      	nop
 800502c:	e7fd      	b.n	800502a <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800502e:	4b0e      	ldr	r3, [pc, #56]	@ (8005068 <vPortValidateInterruptPriority+0x78>)
 8005030:	681b      	ldr	r3, [r3, #0]
 8005032:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8005036:	4b0d      	ldr	r3, [pc, #52]	@ (800506c <vPortValidateInterruptPriority+0x7c>)
 8005038:	681b      	ldr	r3, [r3, #0]
 800503a:	429a      	cmp	r2, r3
 800503c:	d90b      	bls.n	8005056 <vPortValidateInterruptPriority+0x66>
	__asm volatile
 800503e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005042:	f383 8811 	msr	BASEPRI, r3
 8005046:	f3bf 8f6f 	isb	sy
 800504a:	f3bf 8f4f 	dsb	sy
 800504e:	603b      	str	r3, [r7, #0]
}
 8005050:	bf00      	nop
 8005052:	bf00      	nop
 8005054:	e7fd      	b.n	8005052 <vPortValidateInterruptPriority+0x62>
	}
 8005056:	bf00      	nop
 8005058:	3714      	adds	r7, #20
 800505a:	46bd      	mov	sp, r7
 800505c:	bc80      	pop	{r7}
 800505e:	4770      	bx	lr
 8005060:	e000e3f0 	.word	0xe000e3f0
 8005064:	20002788 	.word	0x20002788
 8005068:	e000ed0c 	.word	0xe000ed0c
 800506c:	2000278c 	.word	0x2000278c

08005070 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8005070:	b580      	push	{r7, lr}
 8005072:	b084      	sub	sp, #16
 8005074:	af00      	add	r7, sp, #0
 8005076:	6078      	str	r0, [r7, #4]
 8005078:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800507e:	68fb      	ldr	r3, [r7, #12]
 8005080:	2b00      	cmp	r3, #0
 8005082:	d10b      	bne.n	800509c <xQueueGenericReset+0x2c>
	__asm volatile
 8005084:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005088:	f383 8811 	msr	BASEPRI, r3
 800508c:	f3bf 8f6f 	isb	sy
 8005090:	f3bf 8f4f 	dsb	sy
 8005094:	60bb      	str	r3, [r7, #8]
}
 8005096:	bf00      	nop
 8005098:	bf00      	nop
 800509a:	e7fd      	b.n	8005098 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800509c:	f7ff fee6 	bl	8004e6c <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80050a0:	68fb      	ldr	r3, [r7, #12]
 80050a2:	681a      	ldr	r2, [r3, #0]
 80050a4:	68fb      	ldr	r3, [r7, #12]
 80050a6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80050a8:	68f9      	ldr	r1, [r7, #12]
 80050aa:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80050ac:	fb01 f303 	mul.w	r3, r1, r3
 80050b0:	441a      	add	r2, r3
 80050b2:	68fb      	ldr	r3, [r7, #12]
 80050b4:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80050b6:	68fb      	ldr	r3, [r7, #12]
 80050b8:	2200      	movs	r2, #0
 80050ba:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80050bc:	68fb      	ldr	r3, [r7, #12]
 80050be:	681a      	ldr	r2, [r3, #0]
 80050c0:	68fb      	ldr	r3, [r7, #12]
 80050c2:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80050c4:	68fb      	ldr	r3, [r7, #12]
 80050c6:	681a      	ldr	r2, [r3, #0]
 80050c8:	68fb      	ldr	r3, [r7, #12]
 80050ca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80050cc:	3b01      	subs	r3, #1
 80050ce:	68f9      	ldr	r1, [r7, #12]
 80050d0:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80050d2:	fb01 f303 	mul.w	r3, r1, r3
 80050d6:	441a      	add	r2, r3
 80050d8:	68fb      	ldr	r3, [r7, #12]
 80050da:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80050dc:	68fb      	ldr	r3, [r7, #12]
 80050de:	22ff      	movs	r2, #255	@ 0xff
 80050e0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 80050e4:	68fb      	ldr	r3, [r7, #12]
 80050e6:	22ff      	movs	r2, #255	@ 0xff
 80050e8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 80050ec:	683b      	ldr	r3, [r7, #0]
 80050ee:	2b00      	cmp	r3, #0
 80050f0:	d114      	bne.n	800511c <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80050f2:	68fb      	ldr	r3, [r7, #12]
 80050f4:	691b      	ldr	r3, [r3, #16]
 80050f6:	2b00      	cmp	r3, #0
 80050f8:	d01a      	beq.n	8005130 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80050fa:	68fb      	ldr	r3, [r7, #12]
 80050fc:	3310      	adds	r3, #16
 80050fe:	4618      	mov	r0, r3
 8005100:	f001 f978 	bl	80063f4 <xTaskRemoveFromEventList>
 8005104:	4603      	mov	r3, r0
 8005106:	2b00      	cmp	r3, #0
 8005108:	d012      	beq.n	8005130 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800510a:	4b0d      	ldr	r3, [pc, #52]	@ (8005140 <xQueueGenericReset+0xd0>)
 800510c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005110:	601a      	str	r2, [r3, #0]
 8005112:	f3bf 8f4f 	dsb	sy
 8005116:	f3bf 8f6f 	isb	sy
 800511a:	e009      	b.n	8005130 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800511c:	68fb      	ldr	r3, [r7, #12]
 800511e:	3310      	adds	r3, #16
 8005120:	4618      	mov	r0, r3
 8005122:	f7ff fcff 	bl	8004b24 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8005126:	68fb      	ldr	r3, [r7, #12]
 8005128:	3324      	adds	r3, #36	@ 0x24
 800512a:	4618      	mov	r0, r3
 800512c:	f7ff fcfa 	bl	8004b24 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8005130:	f7ff fecc 	bl	8004ecc <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8005134:	2301      	movs	r3, #1
}
 8005136:	4618      	mov	r0, r3
 8005138:	3710      	adds	r7, #16
 800513a:	46bd      	mov	sp, r7
 800513c:	bd80      	pop	{r7, pc}
 800513e:	bf00      	nop
 8005140:	e000ed04 	.word	0xe000ed04

08005144 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8005144:	b580      	push	{r7, lr}
 8005146:	b08e      	sub	sp, #56	@ 0x38
 8005148:	af02      	add	r7, sp, #8
 800514a:	60f8      	str	r0, [r7, #12]
 800514c:	60b9      	str	r1, [r7, #8]
 800514e:	607a      	str	r2, [r7, #4]
 8005150:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8005152:	68fb      	ldr	r3, [r7, #12]
 8005154:	2b00      	cmp	r3, #0
 8005156:	d10b      	bne.n	8005170 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8005158:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800515c:	f383 8811 	msr	BASEPRI, r3
 8005160:	f3bf 8f6f 	isb	sy
 8005164:	f3bf 8f4f 	dsb	sy
 8005168:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800516a:	bf00      	nop
 800516c:	bf00      	nop
 800516e:	e7fd      	b.n	800516c <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8005170:	683b      	ldr	r3, [r7, #0]
 8005172:	2b00      	cmp	r3, #0
 8005174:	d10b      	bne.n	800518e <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8005176:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800517a:	f383 8811 	msr	BASEPRI, r3
 800517e:	f3bf 8f6f 	isb	sy
 8005182:	f3bf 8f4f 	dsb	sy
 8005186:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8005188:	bf00      	nop
 800518a:	bf00      	nop
 800518c:	e7fd      	b.n	800518a <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	2b00      	cmp	r3, #0
 8005192:	d002      	beq.n	800519a <xQueueGenericCreateStatic+0x56>
 8005194:	68bb      	ldr	r3, [r7, #8]
 8005196:	2b00      	cmp	r3, #0
 8005198:	d001      	beq.n	800519e <xQueueGenericCreateStatic+0x5a>
 800519a:	2301      	movs	r3, #1
 800519c:	e000      	b.n	80051a0 <xQueueGenericCreateStatic+0x5c>
 800519e:	2300      	movs	r3, #0
 80051a0:	2b00      	cmp	r3, #0
 80051a2:	d10b      	bne.n	80051bc <xQueueGenericCreateStatic+0x78>
	__asm volatile
 80051a4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80051a8:	f383 8811 	msr	BASEPRI, r3
 80051ac:	f3bf 8f6f 	isb	sy
 80051b0:	f3bf 8f4f 	dsb	sy
 80051b4:	623b      	str	r3, [r7, #32]
}
 80051b6:	bf00      	nop
 80051b8:	bf00      	nop
 80051ba:	e7fd      	b.n	80051b8 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	2b00      	cmp	r3, #0
 80051c0:	d102      	bne.n	80051c8 <xQueueGenericCreateStatic+0x84>
 80051c2:	68bb      	ldr	r3, [r7, #8]
 80051c4:	2b00      	cmp	r3, #0
 80051c6:	d101      	bne.n	80051cc <xQueueGenericCreateStatic+0x88>
 80051c8:	2301      	movs	r3, #1
 80051ca:	e000      	b.n	80051ce <xQueueGenericCreateStatic+0x8a>
 80051cc:	2300      	movs	r3, #0
 80051ce:	2b00      	cmp	r3, #0
 80051d0:	d10b      	bne.n	80051ea <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 80051d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80051d6:	f383 8811 	msr	BASEPRI, r3
 80051da:	f3bf 8f6f 	isb	sy
 80051de:	f3bf 8f4f 	dsb	sy
 80051e2:	61fb      	str	r3, [r7, #28]
}
 80051e4:	bf00      	nop
 80051e6:	bf00      	nop
 80051e8:	e7fd      	b.n	80051e6 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 80051ea:	2350      	movs	r3, #80	@ 0x50
 80051ec:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 80051ee:	697b      	ldr	r3, [r7, #20]
 80051f0:	2b50      	cmp	r3, #80	@ 0x50
 80051f2:	d00b      	beq.n	800520c <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 80051f4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80051f8:	f383 8811 	msr	BASEPRI, r3
 80051fc:	f3bf 8f6f 	isb	sy
 8005200:	f3bf 8f4f 	dsb	sy
 8005204:	61bb      	str	r3, [r7, #24]
}
 8005206:	bf00      	nop
 8005208:	bf00      	nop
 800520a:	e7fd      	b.n	8005208 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800520c:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800520e:	683b      	ldr	r3, [r7, #0]
 8005210:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8005212:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005214:	2b00      	cmp	r3, #0
 8005216:	d00d      	beq.n	8005234 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8005218:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800521a:	2201      	movs	r2, #1
 800521c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8005220:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8005224:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005226:	9300      	str	r3, [sp, #0]
 8005228:	4613      	mov	r3, r2
 800522a:	687a      	ldr	r2, [r7, #4]
 800522c:	68b9      	ldr	r1, [r7, #8]
 800522e:	68f8      	ldr	r0, [r7, #12]
 8005230:	f000 f840 	bl	80052b4 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8005234:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8005236:	4618      	mov	r0, r3
 8005238:	3730      	adds	r7, #48	@ 0x30
 800523a:	46bd      	mov	sp, r7
 800523c:	bd80      	pop	{r7, pc}

0800523e <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800523e:	b580      	push	{r7, lr}
 8005240:	b08a      	sub	sp, #40	@ 0x28
 8005242:	af02      	add	r7, sp, #8
 8005244:	60f8      	str	r0, [r7, #12]
 8005246:	60b9      	str	r1, [r7, #8]
 8005248:	4613      	mov	r3, r2
 800524a:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800524c:	68fb      	ldr	r3, [r7, #12]
 800524e:	2b00      	cmp	r3, #0
 8005250:	d10b      	bne.n	800526a <xQueueGenericCreate+0x2c>
	__asm volatile
 8005252:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005256:	f383 8811 	msr	BASEPRI, r3
 800525a:	f3bf 8f6f 	isb	sy
 800525e:	f3bf 8f4f 	dsb	sy
 8005262:	613b      	str	r3, [r7, #16]
}
 8005264:	bf00      	nop
 8005266:	bf00      	nop
 8005268:	e7fd      	b.n	8005266 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800526a:	68fb      	ldr	r3, [r7, #12]
 800526c:	68ba      	ldr	r2, [r7, #8]
 800526e:	fb02 f303 	mul.w	r3, r2, r3
 8005272:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8005274:	69fb      	ldr	r3, [r7, #28]
 8005276:	3350      	adds	r3, #80	@ 0x50
 8005278:	4618      	mov	r0, r3
 800527a:	f7ff fa67 	bl	800474c <pvPortMalloc>
 800527e:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8005280:	69bb      	ldr	r3, [r7, #24]
 8005282:	2b00      	cmp	r3, #0
 8005284:	d011      	beq.n	80052aa <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8005286:	69bb      	ldr	r3, [r7, #24]
 8005288:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800528a:	697b      	ldr	r3, [r7, #20]
 800528c:	3350      	adds	r3, #80	@ 0x50
 800528e:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8005290:	69bb      	ldr	r3, [r7, #24]
 8005292:	2200      	movs	r2, #0
 8005294:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8005298:	79fa      	ldrb	r2, [r7, #7]
 800529a:	69bb      	ldr	r3, [r7, #24]
 800529c:	9300      	str	r3, [sp, #0]
 800529e:	4613      	mov	r3, r2
 80052a0:	697a      	ldr	r2, [r7, #20]
 80052a2:	68b9      	ldr	r1, [r7, #8]
 80052a4:	68f8      	ldr	r0, [r7, #12]
 80052a6:	f000 f805 	bl	80052b4 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80052aa:	69bb      	ldr	r3, [r7, #24]
	}
 80052ac:	4618      	mov	r0, r3
 80052ae:	3720      	adds	r7, #32
 80052b0:	46bd      	mov	sp, r7
 80052b2:	bd80      	pop	{r7, pc}

080052b4 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80052b4:	b580      	push	{r7, lr}
 80052b6:	b084      	sub	sp, #16
 80052b8:	af00      	add	r7, sp, #0
 80052ba:	60f8      	str	r0, [r7, #12]
 80052bc:	60b9      	str	r1, [r7, #8]
 80052be:	607a      	str	r2, [r7, #4]
 80052c0:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80052c2:	68bb      	ldr	r3, [r7, #8]
 80052c4:	2b00      	cmp	r3, #0
 80052c6:	d103      	bne.n	80052d0 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80052c8:	69bb      	ldr	r3, [r7, #24]
 80052ca:	69ba      	ldr	r2, [r7, #24]
 80052cc:	601a      	str	r2, [r3, #0]
 80052ce:	e002      	b.n	80052d6 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80052d0:	69bb      	ldr	r3, [r7, #24]
 80052d2:	687a      	ldr	r2, [r7, #4]
 80052d4:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80052d6:	69bb      	ldr	r3, [r7, #24]
 80052d8:	68fa      	ldr	r2, [r7, #12]
 80052da:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80052dc:	69bb      	ldr	r3, [r7, #24]
 80052de:	68ba      	ldr	r2, [r7, #8]
 80052e0:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80052e2:	2101      	movs	r1, #1
 80052e4:	69b8      	ldr	r0, [r7, #24]
 80052e6:	f7ff fec3 	bl	8005070 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 80052ea:	69bb      	ldr	r3, [r7, #24]
 80052ec:	78fa      	ldrb	r2, [r7, #3]
 80052ee:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80052f2:	bf00      	nop
 80052f4:	3710      	adds	r7, #16
 80052f6:	46bd      	mov	sp, r7
 80052f8:	bd80      	pop	{r7, pc}
	...

080052fc <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 80052fc:	b580      	push	{r7, lr}
 80052fe:	b08e      	sub	sp, #56	@ 0x38
 8005300:	af00      	add	r7, sp, #0
 8005302:	60f8      	str	r0, [r7, #12]
 8005304:	60b9      	str	r1, [r7, #8]
 8005306:	607a      	str	r2, [r7, #4]
 8005308:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800530a:	2300      	movs	r3, #0
 800530c:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800530e:	68fb      	ldr	r3, [r7, #12]
 8005310:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8005312:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005314:	2b00      	cmp	r3, #0
 8005316:	d10b      	bne.n	8005330 <xQueueGenericSend+0x34>
	__asm volatile
 8005318:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800531c:	f383 8811 	msr	BASEPRI, r3
 8005320:	f3bf 8f6f 	isb	sy
 8005324:	f3bf 8f4f 	dsb	sy
 8005328:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800532a:	bf00      	nop
 800532c:	bf00      	nop
 800532e:	e7fd      	b.n	800532c <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005330:	68bb      	ldr	r3, [r7, #8]
 8005332:	2b00      	cmp	r3, #0
 8005334:	d103      	bne.n	800533e <xQueueGenericSend+0x42>
 8005336:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005338:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800533a:	2b00      	cmp	r3, #0
 800533c:	d101      	bne.n	8005342 <xQueueGenericSend+0x46>
 800533e:	2301      	movs	r3, #1
 8005340:	e000      	b.n	8005344 <xQueueGenericSend+0x48>
 8005342:	2300      	movs	r3, #0
 8005344:	2b00      	cmp	r3, #0
 8005346:	d10b      	bne.n	8005360 <xQueueGenericSend+0x64>
	__asm volatile
 8005348:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800534c:	f383 8811 	msr	BASEPRI, r3
 8005350:	f3bf 8f6f 	isb	sy
 8005354:	f3bf 8f4f 	dsb	sy
 8005358:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800535a:	bf00      	nop
 800535c:	bf00      	nop
 800535e:	e7fd      	b.n	800535c <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8005360:	683b      	ldr	r3, [r7, #0]
 8005362:	2b02      	cmp	r3, #2
 8005364:	d103      	bne.n	800536e <xQueueGenericSend+0x72>
 8005366:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005368:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800536a:	2b01      	cmp	r3, #1
 800536c:	d101      	bne.n	8005372 <xQueueGenericSend+0x76>
 800536e:	2301      	movs	r3, #1
 8005370:	e000      	b.n	8005374 <xQueueGenericSend+0x78>
 8005372:	2300      	movs	r3, #0
 8005374:	2b00      	cmp	r3, #0
 8005376:	d10b      	bne.n	8005390 <xQueueGenericSend+0x94>
	__asm volatile
 8005378:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800537c:	f383 8811 	msr	BASEPRI, r3
 8005380:	f3bf 8f6f 	isb	sy
 8005384:	f3bf 8f4f 	dsb	sy
 8005388:	623b      	str	r3, [r7, #32]
}
 800538a:	bf00      	nop
 800538c:	bf00      	nop
 800538e:	e7fd      	b.n	800538c <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8005390:	f001 f9f6 	bl	8006780 <xTaskGetSchedulerState>
 8005394:	4603      	mov	r3, r0
 8005396:	2b00      	cmp	r3, #0
 8005398:	d102      	bne.n	80053a0 <xQueueGenericSend+0xa4>
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	2b00      	cmp	r3, #0
 800539e:	d101      	bne.n	80053a4 <xQueueGenericSend+0xa8>
 80053a0:	2301      	movs	r3, #1
 80053a2:	e000      	b.n	80053a6 <xQueueGenericSend+0xaa>
 80053a4:	2300      	movs	r3, #0
 80053a6:	2b00      	cmp	r3, #0
 80053a8:	d10b      	bne.n	80053c2 <xQueueGenericSend+0xc6>
	__asm volatile
 80053aa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80053ae:	f383 8811 	msr	BASEPRI, r3
 80053b2:	f3bf 8f6f 	isb	sy
 80053b6:	f3bf 8f4f 	dsb	sy
 80053ba:	61fb      	str	r3, [r7, #28]
}
 80053bc:	bf00      	nop
 80053be:	bf00      	nop
 80053c0:	e7fd      	b.n	80053be <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80053c2:	f7ff fd53 	bl	8004e6c <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80053c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80053c8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80053ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80053cc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80053ce:	429a      	cmp	r2, r3
 80053d0:	d302      	bcc.n	80053d8 <xQueueGenericSend+0xdc>
 80053d2:	683b      	ldr	r3, [r7, #0]
 80053d4:	2b02      	cmp	r3, #2
 80053d6:	d129      	bne.n	800542c <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80053d8:	683a      	ldr	r2, [r7, #0]
 80053da:	68b9      	ldr	r1, [r7, #8]
 80053dc:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80053de:	f000 fa0f 	bl	8005800 <prvCopyDataToQueue>
 80053e2:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80053e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80053e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80053e8:	2b00      	cmp	r3, #0
 80053ea:	d010      	beq.n	800540e <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80053ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80053ee:	3324      	adds	r3, #36	@ 0x24
 80053f0:	4618      	mov	r0, r3
 80053f2:	f000 ffff 	bl	80063f4 <xTaskRemoveFromEventList>
 80053f6:	4603      	mov	r3, r0
 80053f8:	2b00      	cmp	r3, #0
 80053fa:	d013      	beq.n	8005424 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 80053fc:	4b3f      	ldr	r3, [pc, #252]	@ (80054fc <xQueueGenericSend+0x200>)
 80053fe:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005402:	601a      	str	r2, [r3, #0]
 8005404:	f3bf 8f4f 	dsb	sy
 8005408:	f3bf 8f6f 	isb	sy
 800540c:	e00a      	b.n	8005424 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800540e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005410:	2b00      	cmp	r3, #0
 8005412:	d007      	beq.n	8005424 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8005414:	4b39      	ldr	r3, [pc, #228]	@ (80054fc <xQueueGenericSend+0x200>)
 8005416:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800541a:	601a      	str	r2, [r3, #0]
 800541c:	f3bf 8f4f 	dsb	sy
 8005420:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8005424:	f7ff fd52 	bl	8004ecc <vPortExitCritical>
				return pdPASS;
 8005428:	2301      	movs	r3, #1
 800542a:	e063      	b.n	80054f4 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	2b00      	cmp	r3, #0
 8005430:	d103      	bne.n	800543a <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8005432:	f7ff fd4b 	bl	8004ecc <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8005436:	2300      	movs	r3, #0
 8005438:	e05c      	b.n	80054f4 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800543a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800543c:	2b00      	cmp	r3, #0
 800543e:	d106      	bne.n	800544e <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8005440:	f107 0314 	add.w	r3, r7, #20
 8005444:	4618      	mov	r0, r3
 8005446:	f001 f839 	bl	80064bc <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800544a:	2301      	movs	r3, #1
 800544c:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800544e:	f7ff fd3d 	bl	8004ecc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8005452:	f000 fda5 	bl	8005fa0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8005456:	f7ff fd09 	bl	8004e6c <vPortEnterCritical>
 800545a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800545c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005460:	b25b      	sxtb	r3, r3
 8005462:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005466:	d103      	bne.n	8005470 <xQueueGenericSend+0x174>
 8005468:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800546a:	2200      	movs	r2, #0
 800546c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005470:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005472:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005476:	b25b      	sxtb	r3, r3
 8005478:	f1b3 3fff 	cmp.w	r3, #4294967295
 800547c:	d103      	bne.n	8005486 <xQueueGenericSend+0x18a>
 800547e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005480:	2200      	movs	r2, #0
 8005482:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005486:	f7ff fd21 	bl	8004ecc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800548a:	1d3a      	adds	r2, r7, #4
 800548c:	f107 0314 	add.w	r3, r7, #20
 8005490:	4611      	mov	r1, r2
 8005492:	4618      	mov	r0, r3
 8005494:	f001 f828 	bl	80064e8 <xTaskCheckForTimeOut>
 8005498:	4603      	mov	r3, r0
 800549a:	2b00      	cmp	r3, #0
 800549c:	d124      	bne.n	80054e8 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800549e:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80054a0:	f000 faa6 	bl	80059f0 <prvIsQueueFull>
 80054a4:	4603      	mov	r3, r0
 80054a6:	2b00      	cmp	r3, #0
 80054a8:	d018      	beq.n	80054dc <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80054aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80054ac:	3310      	adds	r3, #16
 80054ae:	687a      	ldr	r2, [r7, #4]
 80054b0:	4611      	mov	r1, r2
 80054b2:	4618      	mov	r0, r3
 80054b4:	f000 ff4c 	bl	8006350 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 80054b8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80054ba:	f000 fa31 	bl	8005920 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 80054be:	f000 fd7d 	bl	8005fbc <xTaskResumeAll>
 80054c2:	4603      	mov	r3, r0
 80054c4:	2b00      	cmp	r3, #0
 80054c6:	f47f af7c 	bne.w	80053c2 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 80054ca:	4b0c      	ldr	r3, [pc, #48]	@ (80054fc <xQueueGenericSend+0x200>)
 80054cc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80054d0:	601a      	str	r2, [r3, #0]
 80054d2:	f3bf 8f4f 	dsb	sy
 80054d6:	f3bf 8f6f 	isb	sy
 80054da:	e772      	b.n	80053c2 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 80054dc:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80054de:	f000 fa1f 	bl	8005920 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80054e2:	f000 fd6b 	bl	8005fbc <xTaskResumeAll>
 80054e6:	e76c      	b.n	80053c2 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 80054e8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80054ea:	f000 fa19 	bl	8005920 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80054ee:	f000 fd65 	bl	8005fbc <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 80054f2:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 80054f4:	4618      	mov	r0, r3
 80054f6:	3738      	adds	r7, #56	@ 0x38
 80054f8:	46bd      	mov	sp, r7
 80054fa:	bd80      	pop	{r7, pc}
 80054fc:	e000ed04 	.word	0xe000ed04

08005500 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8005500:	b580      	push	{r7, lr}
 8005502:	b090      	sub	sp, #64	@ 0x40
 8005504:	af00      	add	r7, sp, #0
 8005506:	60f8      	str	r0, [r7, #12]
 8005508:	60b9      	str	r1, [r7, #8]
 800550a:	607a      	str	r2, [r7, #4]
 800550c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800550e:	68fb      	ldr	r3, [r7, #12]
 8005510:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8005512:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005514:	2b00      	cmp	r3, #0
 8005516:	d10b      	bne.n	8005530 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8005518:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800551c:	f383 8811 	msr	BASEPRI, r3
 8005520:	f3bf 8f6f 	isb	sy
 8005524:	f3bf 8f4f 	dsb	sy
 8005528:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800552a:	bf00      	nop
 800552c:	bf00      	nop
 800552e:	e7fd      	b.n	800552c <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005530:	68bb      	ldr	r3, [r7, #8]
 8005532:	2b00      	cmp	r3, #0
 8005534:	d103      	bne.n	800553e <xQueueGenericSendFromISR+0x3e>
 8005536:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005538:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800553a:	2b00      	cmp	r3, #0
 800553c:	d101      	bne.n	8005542 <xQueueGenericSendFromISR+0x42>
 800553e:	2301      	movs	r3, #1
 8005540:	e000      	b.n	8005544 <xQueueGenericSendFromISR+0x44>
 8005542:	2300      	movs	r3, #0
 8005544:	2b00      	cmp	r3, #0
 8005546:	d10b      	bne.n	8005560 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8005548:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800554c:	f383 8811 	msr	BASEPRI, r3
 8005550:	f3bf 8f6f 	isb	sy
 8005554:	f3bf 8f4f 	dsb	sy
 8005558:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800555a:	bf00      	nop
 800555c:	bf00      	nop
 800555e:	e7fd      	b.n	800555c <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8005560:	683b      	ldr	r3, [r7, #0]
 8005562:	2b02      	cmp	r3, #2
 8005564:	d103      	bne.n	800556e <xQueueGenericSendFromISR+0x6e>
 8005566:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005568:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800556a:	2b01      	cmp	r3, #1
 800556c:	d101      	bne.n	8005572 <xQueueGenericSendFromISR+0x72>
 800556e:	2301      	movs	r3, #1
 8005570:	e000      	b.n	8005574 <xQueueGenericSendFromISR+0x74>
 8005572:	2300      	movs	r3, #0
 8005574:	2b00      	cmp	r3, #0
 8005576:	d10b      	bne.n	8005590 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8005578:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800557c:	f383 8811 	msr	BASEPRI, r3
 8005580:	f3bf 8f6f 	isb	sy
 8005584:	f3bf 8f4f 	dsb	sy
 8005588:	623b      	str	r3, [r7, #32]
}
 800558a:	bf00      	nop
 800558c:	bf00      	nop
 800558e:	e7fd      	b.n	800558c <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8005590:	f7ff fd2e 	bl	8004ff0 <vPortValidateInterruptPriority>
	__asm volatile
 8005594:	f3ef 8211 	mrs	r2, BASEPRI
 8005598:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800559c:	f383 8811 	msr	BASEPRI, r3
 80055a0:	f3bf 8f6f 	isb	sy
 80055a4:	f3bf 8f4f 	dsb	sy
 80055a8:	61fa      	str	r2, [r7, #28]
 80055aa:	61bb      	str	r3, [r7, #24]
	return ulOriginalBASEPRI;
 80055ac:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80055ae:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80055b0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80055b2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80055b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80055b6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80055b8:	429a      	cmp	r2, r3
 80055ba:	d302      	bcc.n	80055c2 <xQueueGenericSendFromISR+0xc2>
 80055bc:	683b      	ldr	r3, [r7, #0]
 80055be:	2b02      	cmp	r3, #2
 80055c0:	d12f      	bne.n	8005622 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80055c2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80055c4:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80055c8:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 80055cc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80055ce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80055d0:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80055d2:	683a      	ldr	r2, [r7, #0]
 80055d4:	68b9      	ldr	r1, [r7, #8]
 80055d6:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 80055d8:	f000 f912 	bl	8005800 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80055dc:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 80055e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80055e4:	d112      	bne.n	800560c <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80055e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80055e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80055ea:	2b00      	cmp	r3, #0
 80055ec:	d016      	beq.n	800561c <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80055ee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80055f0:	3324      	adds	r3, #36	@ 0x24
 80055f2:	4618      	mov	r0, r3
 80055f4:	f000 fefe 	bl	80063f4 <xTaskRemoveFromEventList>
 80055f8:	4603      	mov	r3, r0
 80055fa:	2b00      	cmp	r3, #0
 80055fc:	d00e      	beq.n	800561c <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	2b00      	cmp	r3, #0
 8005602:	d00b      	beq.n	800561c <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	2201      	movs	r2, #1
 8005608:	601a      	str	r2, [r3, #0]
 800560a:	e007      	b.n	800561c <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800560c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8005610:	3301      	adds	r3, #1
 8005612:	b2db      	uxtb	r3, r3
 8005614:	b25a      	sxtb	r2, r3
 8005616:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005618:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 800561c:	2301      	movs	r3, #1
 800561e:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8005620:	e001      	b.n	8005626 <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8005622:	2300      	movs	r3, #0
 8005624:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005626:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005628:	617b      	str	r3, [r7, #20]
	__asm volatile
 800562a:	697b      	ldr	r3, [r7, #20]
 800562c:	f383 8811 	msr	BASEPRI, r3
}
 8005630:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8005632:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8005634:	4618      	mov	r0, r3
 8005636:	3740      	adds	r7, #64	@ 0x40
 8005638:	46bd      	mov	sp, r7
 800563a:	bd80      	pop	{r7, pc}

0800563c <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800563c:	b580      	push	{r7, lr}
 800563e:	b08c      	sub	sp, #48	@ 0x30
 8005640:	af00      	add	r7, sp, #0
 8005642:	60f8      	str	r0, [r7, #12]
 8005644:	60b9      	str	r1, [r7, #8]
 8005646:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8005648:	2300      	movs	r3, #0
 800564a:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800564c:	68fb      	ldr	r3, [r7, #12]
 800564e:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8005650:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005652:	2b00      	cmp	r3, #0
 8005654:	d10b      	bne.n	800566e <xQueueReceive+0x32>
	__asm volatile
 8005656:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800565a:	f383 8811 	msr	BASEPRI, r3
 800565e:	f3bf 8f6f 	isb	sy
 8005662:	f3bf 8f4f 	dsb	sy
 8005666:	623b      	str	r3, [r7, #32]
}
 8005668:	bf00      	nop
 800566a:	bf00      	nop
 800566c:	e7fd      	b.n	800566a <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800566e:	68bb      	ldr	r3, [r7, #8]
 8005670:	2b00      	cmp	r3, #0
 8005672:	d103      	bne.n	800567c <xQueueReceive+0x40>
 8005674:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005676:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005678:	2b00      	cmp	r3, #0
 800567a:	d101      	bne.n	8005680 <xQueueReceive+0x44>
 800567c:	2301      	movs	r3, #1
 800567e:	e000      	b.n	8005682 <xQueueReceive+0x46>
 8005680:	2300      	movs	r3, #0
 8005682:	2b00      	cmp	r3, #0
 8005684:	d10b      	bne.n	800569e <xQueueReceive+0x62>
	__asm volatile
 8005686:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800568a:	f383 8811 	msr	BASEPRI, r3
 800568e:	f3bf 8f6f 	isb	sy
 8005692:	f3bf 8f4f 	dsb	sy
 8005696:	61fb      	str	r3, [r7, #28]
}
 8005698:	bf00      	nop
 800569a:	bf00      	nop
 800569c:	e7fd      	b.n	800569a <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800569e:	f001 f86f 	bl	8006780 <xTaskGetSchedulerState>
 80056a2:	4603      	mov	r3, r0
 80056a4:	2b00      	cmp	r3, #0
 80056a6:	d102      	bne.n	80056ae <xQueueReceive+0x72>
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	2b00      	cmp	r3, #0
 80056ac:	d101      	bne.n	80056b2 <xQueueReceive+0x76>
 80056ae:	2301      	movs	r3, #1
 80056b0:	e000      	b.n	80056b4 <xQueueReceive+0x78>
 80056b2:	2300      	movs	r3, #0
 80056b4:	2b00      	cmp	r3, #0
 80056b6:	d10b      	bne.n	80056d0 <xQueueReceive+0x94>
	__asm volatile
 80056b8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80056bc:	f383 8811 	msr	BASEPRI, r3
 80056c0:	f3bf 8f6f 	isb	sy
 80056c4:	f3bf 8f4f 	dsb	sy
 80056c8:	61bb      	str	r3, [r7, #24]
}
 80056ca:	bf00      	nop
 80056cc:	bf00      	nop
 80056ce:	e7fd      	b.n	80056cc <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80056d0:	f7ff fbcc 	bl	8004e6c <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80056d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80056d6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80056d8:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80056da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80056dc:	2b00      	cmp	r3, #0
 80056de:	d01f      	beq.n	8005720 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 80056e0:	68b9      	ldr	r1, [r7, #8]
 80056e2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80056e4:	f000 f8f6 	bl	80058d4 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80056e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80056ea:	1e5a      	subs	r2, r3, #1
 80056ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80056ee:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80056f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80056f2:	691b      	ldr	r3, [r3, #16]
 80056f4:	2b00      	cmp	r3, #0
 80056f6:	d00f      	beq.n	8005718 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80056f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80056fa:	3310      	adds	r3, #16
 80056fc:	4618      	mov	r0, r3
 80056fe:	f000 fe79 	bl	80063f4 <xTaskRemoveFromEventList>
 8005702:	4603      	mov	r3, r0
 8005704:	2b00      	cmp	r3, #0
 8005706:	d007      	beq.n	8005718 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8005708:	4b3c      	ldr	r3, [pc, #240]	@ (80057fc <xQueueReceive+0x1c0>)
 800570a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800570e:	601a      	str	r2, [r3, #0]
 8005710:	f3bf 8f4f 	dsb	sy
 8005714:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8005718:	f7ff fbd8 	bl	8004ecc <vPortExitCritical>
				return pdPASS;
 800571c:	2301      	movs	r3, #1
 800571e:	e069      	b.n	80057f4 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	2b00      	cmp	r3, #0
 8005724:	d103      	bne.n	800572e <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8005726:	f7ff fbd1 	bl	8004ecc <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800572a:	2300      	movs	r3, #0
 800572c:	e062      	b.n	80057f4 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800572e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005730:	2b00      	cmp	r3, #0
 8005732:	d106      	bne.n	8005742 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8005734:	f107 0310 	add.w	r3, r7, #16
 8005738:	4618      	mov	r0, r3
 800573a:	f000 febf 	bl	80064bc <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800573e:	2301      	movs	r3, #1
 8005740:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8005742:	f7ff fbc3 	bl	8004ecc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8005746:	f000 fc2b 	bl	8005fa0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800574a:	f7ff fb8f 	bl	8004e6c <vPortEnterCritical>
 800574e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005750:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005754:	b25b      	sxtb	r3, r3
 8005756:	f1b3 3fff 	cmp.w	r3, #4294967295
 800575a:	d103      	bne.n	8005764 <xQueueReceive+0x128>
 800575c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800575e:	2200      	movs	r2, #0
 8005760:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005764:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005766:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800576a:	b25b      	sxtb	r3, r3
 800576c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005770:	d103      	bne.n	800577a <xQueueReceive+0x13e>
 8005772:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005774:	2200      	movs	r2, #0
 8005776:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800577a:	f7ff fba7 	bl	8004ecc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800577e:	1d3a      	adds	r2, r7, #4
 8005780:	f107 0310 	add.w	r3, r7, #16
 8005784:	4611      	mov	r1, r2
 8005786:	4618      	mov	r0, r3
 8005788:	f000 feae 	bl	80064e8 <xTaskCheckForTimeOut>
 800578c:	4603      	mov	r3, r0
 800578e:	2b00      	cmp	r3, #0
 8005790:	d123      	bne.n	80057da <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8005792:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005794:	f000 f916 	bl	80059c4 <prvIsQueueEmpty>
 8005798:	4603      	mov	r3, r0
 800579a:	2b00      	cmp	r3, #0
 800579c:	d017      	beq.n	80057ce <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800579e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80057a0:	3324      	adds	r3, #36	@ 0x24
 80057a2:	687a      	ldr	r2, [r7, #4]
 80057a4:	4611      	mov	r1, r2
 80057a6:	4618      	mov	r0, r3
 80057a8:	f000 fdd2 	bl	8006350 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80057ac:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80057ae:	f000 f8b7 	bl	8005920 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80057b2:	f000 fc03 	bl	8005fbc <xTaskResumeAll>
 80057b6:	4603      	mov	r3, r0
 80057b8:	2b00      	cmp	r3, #0
 80057ba:	d189      	bne.n	80056d0 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 80057bc:	4b0f      	ldr	r3, [pc, #60]	@ (80057fc <xQueueReceive+0x1c0>)
 80057be:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80057c2:	601a      	str	r2, [r3, #0]
 80057c4:	f3bf 8f4f 	dsb	sy
 80057c8:	f3bf 8f6f 	isb	sy
 80057cc:	e780      	b.n	80056d0 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 80057ce:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80057d0:	f000 f8a6 	bl	8005920 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80057d4:	f000 fbf2 	bl	8005fbc <xTaskResumeAll>
 80057d8:	e77a      	b.n	80056d0 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 80057da:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80057dc:	f000 f8a0 	bl	8005920 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80057e0:	f000 fbec 	bl	8005fbc <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80057e4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80057e6:	f000 f8ed 	bl	80059c4 <prvIsQueueEmpty>
 80057ea:	4603      	mov	r3, r0
 80057ec:	2b00      	cmp	r3, #0
 80057ee:	f43f af6f 	beq.w	80056d0 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80057f2:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80057f4:	4618      	mov	r0, r3
 80057f6:	3730      	adds	r7, #48	@ 0x30
 80057f8:	46bd      	mov	sp, r7
 80057fa:	bd80      	pop	{r7, pc}
 80057fc:	e000ed04 	.word	0xe000ed04

08005800 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8005800:	b580      	push	{r7, lr}
 8005802:	b086      	sub	sp, #24
 8005804:	af00      	add	r7, sp, #0
 8005806:	60f8      	str	r0, [r7, #12]
 8005808:	60b9      	str	r1, [r7, #8]
 800580a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800580c:	2300      	movs	r3, #0
 800580e:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005810:	68fb      	ldr	r3, [r7, #12]
 8005812:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005814:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8005816:	68fb      	ldr	r3, [r7, #12]
 8005818:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800581a:	2b00      	cmp	r3, #0
 800581c:	d10d      	bne.n	800583a <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800581e:	68fb      	ldr	r3, [r7, #12]
 8005820:	681b      	ldr	r3, [r3, #0]
 8005822:	2b00      	cmp	r3, #0
 8005824:	d14d      	bne.n	80058c2 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8005826:	68fb      	ldr	r3, [r7, #12]
 8005828:	689b      	ldr	r3, [r3, #8]
 800582a:	4618      	mov	r0, r3
 800582c:	f000 ffc6 	bl	80067bc <xTaskPriorityDisinherit>
 8005830:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8005832:	68fb      	ldr	r3, [r7, #12]
 8005834:	2200      	movs	r2, #0
 8005836:	609a      	str	r2, [r3, #8]
 8005838:	e043      	b.n	80058c2 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	2b00      	cmp	r3, #0
 800583e:	d119      	bne.n	8005874 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8005840:	68fb      	ldr	r3, [r7, #12]
 8005842:	6858      	ldr	r0, [r3, #4]
 8005844:	68fb      	ldr	r3, [r7, #12]
 8005846:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005848:	461a      	mov	r2, r3
 800584a:	68b9      	ldr	r1, [r7, #8]
 800584c:	f001 fe8e 	bl	800756c <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8005850:	68fb      	ldr	r3, [r7, #12]
 8005852:	685a      	ldr	r2, [r3, #4]
 8005854:	68fb      	ldr	r3, [r7, #12]
 8005856:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005858:	441a      	add	r2, r3
 800585a:	68fb      	ldr	r3, [r7, #12]
 800585c:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800585e:	68fb      	ldr	r3, [r7, #12]
 8005860:	685a      	ldr	r2, [r3, #4]
 8005862:	68fb      	ldr	r3, [r7, #12]
 8005864:	689b      	ldr	r3, [r3, #8]
 8005866:	429a      	cmp	r2, r3
 8005868:	d32b      	bcc.n	80058c2 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800586a:	68fb      	ldr	r3, [r7, #12]
 800586c:	681a      	ldr	r2, [r3, #0]
 800586e:	68fb      	ldr	r3, [r7, #12]
 8005870:	605a      	str	r2, [r3, #4]
 8005872:	e026      	b.n	80058c2 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8005874:	68fb      	ldr	r3, [r7, #12]
 8005876:	68d8      	ldr	r0, [r3, #12]
 8005878:	68fb      	ldr	r3, [r7, #12]
 800587a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800587c:	461a      	mov	r2, r3
 800587e:	68b9      	ldr	r1, [r7, #8]
 8005880:	f001 fe74 	bl	800756c <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8005884:	68fb      	ldr	r3, [r7, #12]
 8005886:	68da      	ldr	r2, [r3, #12]
 8005888:	68fb      	ldr	r3, [r7, #12]
 800588a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800588c:	425b      	negs	r3, r3
 800588e:	441a      	add	r2, r3
 8005890:	68fb      	ldr	r3, [r7, #12]
 8005892:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8005894:	68fb      	ldr	r3, [r7, #12]
 8005896:	68da      	ldr	r2, [r3, #12]
 8005898:	68fb      	ldr	r3, [r7, #12]
 800589a:	681b      	ldr	r3, [r3, #0]
 800589c:	429a      	cmp	r2, r3
 800589e:	d207      	bcs.n	80058b0 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80058a0:	68fb      	ldr	r3, [r7, #12]
 80058a2:	689a      	ldr	r2, [r3, #8]
 80058a4:	68fb      	ldr	r3, [r7, #12]
 80058a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80058a8:	425b      	negs	r3, r3
 80058aa:	441a      	add	r2, r3
 80058ac:	68fb      	ldr	r3, [r7, #12]
 80058ae:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	2b02      	cmp	r3, #2
 80058b4:	d105      	bne.n	80058c2 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80058b6:	693b      	ldr	r3, [r7, #16]
 80058b8:	2b00      	cmp	r3, #0
 80058ba:	d002      	beq.n	80058c2 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80058bc:	693b      	ldr	r3, [r7, #16]
 80058be:	3b01      	subs	r3, #1
 80058c0:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80058c2:	693b      	ldr	r3, [r7, #16]
 80058c4:	1c5a      	adds	r2, r3, #1
 80058c6:	68fb      	ldr	r3, [r7, #12]
 80058c8:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 80058ca:	697b      	ldr	r3, [r7, #20]
}
 80058cc:	4618      	mov	r0, r3
 80058ce:	3718      	adds	r7, #24
 80058d0:	46bd      	mov	sp, r7
 80058d2:	bd80      	pop	{r7, pc}

080058d4 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80058d4:	b580      	push	{r7, lr}
 80058d6:	b082      	sub	sp, #8
 80058d8:	af00      	add	r7, sp, #0
 80058da:	6078      	str	r0, [r7, #4]
 80058dc:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80058e2:	2b00      	cmp	r3, #0
 80058e4:	d018      	beq.n	8005918 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	68da      	ldr	r2, [r3, #12]
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80058ee:	441a      	add	r2, r3
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	68da      	ldr	r2, [r3, #12]
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	689b      	ldr	r3, [r3, #8]
 80058fc:	429a      	cmp	r2, r3
 80058fe:	d303      	bcc.n	8005908 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	681a      	ldr	r2, [r3, #0]
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	68d9      	ldr	r1, [r3, #12]
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005910:	461a      	mov	r2, r3
 8005912:	6838      	ldr	r0, [r7, #0]
 8005914:	f001 fe2a 	bl	800756c <memcpy>
	}
}
 8005918:	bf00      	nop
 800591a:	3708      	adds	r7, #8
 800591c:	46bd      	mov	sp, r7
 800591e:	bd80      	pop	{r7, pc}

08005920 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8005920:	b580      	push	{r7, lr}
 8005922:	b084      	sub	sp, #16
 8005924:	af00      	add	r7, sp, #0
 8005926:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8005928:	f7ff faa0 	bl	8004e6c <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005932:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8005934:	e011      	b.n	800595a <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800593a:	2b00      	cmp	r3, #0
 800593c:	d012      	beq.n	8005964 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	3324      	adds	r3, #36	@ 0x24
 8005942:	4618      	mov	r0, r3
 8005944:	f000 fd56 	bl	80063f4 <xTaskRemoveFromEventList>
 8005948:	4603      	mov	r3, r0
 800594a:	2b00      	cmp	r3, #0
 800594c:	d001      	beq.n	8005952 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800594e:	f000 fe2f 	bl	80065b0 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8005952:	7bfb      	ldrb	r3, [r7, #15]
 8005954:	3b01      	subs	r3, #1
 8005956:	b2db      	uxtb	r3, r3
 8005958:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800595a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800595e:	2b00      	cmp	r3, #0
 8005960:	dce9      	bgt.n	8005936 <prvUnlockQueue+0x16>
 8005962:	e000      	b.n	8005966 <prvUnlockQueue+0x46>
					break;
 8005964:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	22ff      	movs	r2, #255	@ 0xff
 800596a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 800596e:	f7ff faad 	bl	8004ecc <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8005972:	f7ff fa7b 	bl	8004e6c <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800597c:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800597e:	e011      	b.n	80059a4 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	691b      	ldr	r3, [r3, #16]
 8005984:	2b00      	cmp	r3, #0
 8005986:	d012      	beq.n	80059ae <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	3310      	adds	r3, #16
 800598c:	4618      	mov	r0, r3
 800598e:	f000 fd31 	bl	80063f4 <xTaskRemoveFromEventList>
 8005992:	4603      	mov	r3, r0
 8005994:	2b00      	cmp	r3, #0
 8005996:	d001      	beq.n	800599c <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8005998:	f000 fe0a 	bl	80065b0 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800599c:	7bbb      	ldrb	r3, [r7, #14]
 800599e:	3b01      	subs	r3, #1
 80059a0:	b2db      	uxtb	r3, r3
 80059a2:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80059a4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80059a8:	2b00      	cmp	r3, #0
 80059aa:	dce9      	bgt.n	8005980 <prvUnlockQueue+0x60>
 80059ac:	e000      	b.n	80059b0 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80059ae:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	22ff      	movs	r2, #255	@ 0xff
 80059b4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 80059b8:	f7ff fa88 	bl	8004ecc <vPortExitCritical>
}
 80059bc:	bf00      	nop
 80059be:	3710      	adds	r7, #16
 80059c0:	46bd      	mov	sp, r7
 80059c2:	bd80      	pop	{r7, pc}

080059c4 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80059c4:	b580      	push	{r7, lr}
 80059c6:	b084      	sub	sp, #16
 80059c8:	af00      	add	r7, sp, #0
 80059ca:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80059cc:	f7ff fa4e 	bl	8004e6c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80059d4:	2b00      	cmp	r3, #0
 80059d6:	d102      	bne.n	80059de <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80059d8:	2301      	movs	r3, #1
 80059da:	60fb      	str	r3, [r7, #12]
 80059dc:	e001      	b.n	80059e2 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80059de:	2300      	movs	r3, #0
 80059e0:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80059e2:	f7ff fa73 	bl	8004ecc <vPortExitCritical>

	return xReturn;
 80059e6:	68fb      	ldr	r3, [r7, #12]
}
 80059e8:	4618      	mov	r0, r3
 80059ea:	3710      	adds	r7, #16
 80059ec:	46bd      	mov	sp, r7
 80059ee:	bd80      	pop	{r7, pc}

080059f0 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80059f0:	b580      	push	{r7, lr}
 80059f2:	b084      	sub	sp, #16
 80059f4:	af00      	add	r7, sp, #0
 80059f6:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80059f8:	f7ff fa38 	bl	8004e6c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005a04:	429a      	cmp	r2, r3
 8005a06:	d102      	bne.n	8005a0e <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8005a08:	2301      	movs	r3, #1
 8005a0a:	60fb      	str	r3, [r7, #12]
 8005a0c:	e001      	b.n	8005a12 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8005a0e:	2300      	movs	r3, #0
 8005a10:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8005a12:	f7ff fa5b 	bl	8004ecc <vPortExitCritical>

	return xReturn;
 8005a16:	68fb      	ldr	r3, [r7, #12]
}
 8005a18:	4618      	mov	r0, r3
 8005a1a:	3710      	adds	r7, #16
 8005a1c:	46bd      	mov	sp, r7
 8005a1e:	bd80      	pop	{r7, pc}

08005a20 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8005a20:	b480      	push	{r7}
 8005a22:	b085      	sub	sp, #20
 8005a24:	af00      	add	r7, sp, #0
 8005a26:	6078      	str	r0, [r7, #4]
 8005a28:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8005a2a:	2300      	movs	r3, #0
 8005a2c:	60fb      	str	r3, [r7, #12]
 8005a2e:	e014      	b.n	8005a5a <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8005a30:	4a0e      	ldr	r2, [pc, #56]	@ (8005a6c <vQueueAddToRegistry+0x4c>)
 8005a32:	68fb      	ldr	r3, [r7, #12]
 8005a34:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8005a38:	2b00      	cmp	r3, #0
 8005a3a:	d10b      	bne.n	8005a54 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8005a3c:	490b      	ldr	r1, [pc, #44]	@ (8005a6c <vQueueAddToRegistry+0x4c>)
 8005a3e:	68fb      	ldr	r3, [r7, #12]
 8005a40:	683a      	ldr	r2, [r7, #0]
 8005a42:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8005a46:	4a09      	ldr	r2, [pc, #36]	@ (8005a6c <vQueueAddToRegistry+0x4c>)
 8005a48:	68fb      	ldr	r3, [r7, #12]
 8005a4a:	00db      	lsls	r3, r3, #3
 8005a4c:	4413      	add	r3, r2
 8005a4e:	687a      	ldr	r2, [r7, #4]
 8005a50:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8005a52:	e006      	b.n	8005a62 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8005a54:	68fb      	ldr	r3, [r7, #12]
 8005a56:	3301      	adds	r3, #1
 8005a58:	60fb      	str	r3, [r7, #12]
 8005a5a:	68fb      	ldr	r3, [r7, #12]
 8005a5c:	2b07      	cmp	r3, #7
 8005a5e:	d9e7      	bls.n	8005a30 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8005a60:	bf00      	nop
 8005a62:	bf00      	nop
 8005a64:	3714      	adds	r7, #20
 8005a66:	46bd      	mov	sp, r7
 8005a68:	bc80      	pop	{r7}
 8005a6a:	4770      	bx	lr
 8005a6c:	20002790 	.word	0x20002790

08005a70 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8005a70:	b580      	push	{r7, lr}
 8005a72:	b086      	sub	sp, #24
 8005a74:	af00      	add	r7, sp, #0
 8005a76:	60f8      	str	r0, [r7, #12]
 8005a78:	60b9      	str	r1, [r7, #8]
 8005a7a:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8005a7c:	68fb      	ldr	r3, [r7, #12]
 8005a7e:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8005a80:	f7ff f9f4 	bl	8004e6c <vPortEnterCritical>
 8005a84:	697b      	ldr	r3, [r7, #20]
 8005a86:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005a8a:	b25b      	sxtb	r3, r3
 8005a8c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005a90:	d103      	bne.n	8005a9a <vQueueWaitForMessageRestricted+0x2a>
 8005a92:	697b      	ldr	r3, [r7, #20]
 8005a94:	2200      	movs	r2, #0
 8005a96:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005a9a:	697b      	ldr	r3, [r7, #20]
 8005a9c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005aa0:	b25b      	sxtb	r3, r3
 8005aa2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005aa6:	d103      	bne.n	8005ab0 <vQueueWaitForMessageRestricted+0x40>
 8005aa8:	697b      	ldr	r3, [r7, #20]
 8005aaa:	2200      	movs	r2, #0
 8005aac:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005ab0:	f7ff fa0c 	bl	8004ecc <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8005ab4:	697b      	ldr	r3, [r7, #20]
 8005ab6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005ab8:	2b00      	cmp	r3, #0
 8005aba:	d106      	bne.n	8005aca <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8005abc:	697b      	ldr	r3, [r7, #20]
 8005abe:	3324      	adds	r3, #36	@ 0x24
 8005ac0:	687a      	ldr	r2, [r7, #4]
 8005ac2:	68b9      	ldr	r1, [r7, #8]
 8005ac4:	4618      	mov	r0, r3
 8005ac6:	f000 fc69 	bl	800639c <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8005aca:	6978      	ldr	r0, [r7, #20]
 8005acc:	f7ff ff28 	bl	8005920 <prvUnlockQueue>
	}
 8005ad0:	bf00      	nop
 8005ad2:	3718      	adds	r7, #24
 8005ad4:	46bd      	mov	sp, r7
 8005ad6:	bd80      	pop	{r7, pc}

08005ad8 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8005ad8:	b580      	push	{r7, lr}
 8005ada:	b08e      	sub	sp, #56	@ 0x38
 8005adc:	af04      	add	r7, sp, #16
 8005ade:	60f8      	str	r0, [r7, #12]
 8005ae0:	60b9      	str	r1, [r7, #8]
 8005ae2:	607a      	str	r2, [r7, #4]
 8005ae4:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8005ae6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005ae8:	2b00      	cmp	r3, #0
 8005aea:	d10b      	bne.n	8005b04 <xTaskCreateStatic+0x2c>
	__asm volatile
 8005aec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005af0:	f383 8811 	msr	BASEPRI, r3
 8005af4:	f3bf 8f6f 	isb	sy
 8005af8:	f3bf 8f4f 	dsb	sy
 8005afc:	623b      	str	r3, [r7, #32]
}
 8005afe:	bf00      	nop
 8005b00:	bf00      	nop
 8005b02:	e7fd      	b.n	8005b00 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8005b04:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005b06:	2b00      	cmp	r3, #0
 8005b08:	d10b      	bne.n	8005b22 <xTaskCreateStatic+0x4a>
	__asm volatile
 8005b0a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005b0e:	f383 8811 	msr	BASEPRI, r3
 8005b12:	f3bf 8f6f 	isb	sy
 8005b16:	f3bf 8f4f 	dsb	sy
 8005b1a:	61fb      	str	r3, [r7, #28]
}
 8005b1c:	bf00      	nop
 8005b1e:	bf00      	nop
 8005b20:	e7fd      	b.n	8005b1e <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8005b22:	23a8      	movs	r3, #168	@ 0xa8
 8005b24:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8005b26:	693b      	ldr	r3, [r7, #16]
 8005b28:	2ba8      	cmp	r3, #168	@ 0xa8
 8005b2a:	d00b      	beq.n	8005b44 <xTaskCreateStatic+0x6c>
	__asm volatile
 8005b2c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005b30:	f383 8811 	msr	BASEPRI, r3
 8005b34:	f3bf 8f6f 	isb	sy
 8005b38:	f3bf 8f4f 	dsb	sy
 8005b3c:	61bb      	str	r3, [r7, #24]
}
 8005b3e:	bf00      	nop
 8005b40:	bf00      	nop
 8005b42:	e7fd      	b.n	8005b40 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8005b44:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8005b46:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005b48:	2b00      	cmp	r3, #0
 8005b4a:	d01e      	beq.n	8005b8a <xTaskCreateStatic+0xb2>
 8005b4c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005b4e:	2b00      	cmp	r3, #0
 8005b50:	d01b      	beq.n	8005b8a <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8005b52:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005b54:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8005b56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b58:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8005b5a:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8005b5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b5e:	2202      	movs	r2, #2
 8005b60:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8005b64:	2300      	movs	r3, #0
 8005b66:	9303      	str	r3, [sp, #12]
 8005b68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b6a:	9302      	str	r3, [sp, #8]
 8005b6c:	f107 0314 	add.w	r3, r7, #20
 8005b70:	9301      	str	r3, [sp, #4]
 8005b72:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b74:	9300      	str	r3, [sp, #0]
 8005b76:	683b      	ldr	r3, [r7, #0]
 8005b78:	687a      	ldr	r2, [r7, #4]
 8005b7a:	68b9      	ldr	r1, [r7, #8]
 8005b7c:	68f8      	ldr	r0, [r7, #12]
 8005b7e:	f000 f851 	bl	8005c24 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8005b82:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8005b84:	f000 f8f6 	bl	8005d74 <prvAddNewTaskToReadyList>
 8005b88:	e001      	b.n	8005b8e <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8005b8a:	2300      	movs	r3, #0
 8005b8c:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8005b8e:	697b      	ldr	r3, [r7, #20]
	}
 8005b90:	4618      	mov	r0, r3
 8005b92:	3728      	adds	r7, #40	@ 0x28
 8005b94:	46bd      	mov	sp, r7
 8005b96:	bd80      	pop	{r7, pc}

08005b98 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8005b98:	b580      	push	{r7, lr}
 8005b9a:	b08c      	sub	sp, #48	@ 0x30
 8005b9c:	af04      	add	r7, sp, #16
 8005b9e:	60f8      	str	r0, [r7, #12]
 8005ba0:	60b9      	str	r1, [r7, #8]
 8005ba2:	603b      	str	r3, [r7, #0]
 8005ba4:	4613      	mov	r3, r2
 8005ba6:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8005ba8:	88fb      	ldrh	r3, [r7, #6]
 8005baa:	009b      	lsls	r3, r3, #2
 8005bac:	4618      	mov	r0, r3
 8005bae:	f7fe fdcd 	bl	800474c <pvPortMalloc>
 8005bb2:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8005bb4:	697b      	ldr	r3, [r7, #20]
 8005bb6:	2b00      	cmp	r3, #0
 8005bb8:	d00e      	beq.n	8005bd8 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8005bba:	20a8      	movs	r0, #168	@ 0xa8
 8005bbc:	f7fe fdc6 	bl	800474c <pvPortMalloc>
 8005bc0:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8005bc2:	69fb      	ldr	r3, [r7, #28]
 8005bc4:	2b00      	cmp	r3, #0
 8005bc6:	d003      	beq.n	8005bd0 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8005bc8:	69fb      	ldr	r3, [r7, #28]
 8005bca:	697a      	ldr	r2, [r7, #20]
 8005bcc:	631a      	str	r2, [r3, #48]	@ 0x30
 8005bce:	e005      	b.n	8005bdc <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8005bd0:	6978      	ldr	r0, [r7, #20]
 8005bd2:	f7fe fe89 	bl	80048e8 <vPortFree>
 8005bd6:	e001      	b.n	8005bdc <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8005bd8:	2300      	movs	r3, #0
 8005bda:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8005bdc:	69fb      	ldr	r3, [r7, #28]
 8005bde:	2b00      	cmp	r3, #0
 8005be0:	d017      	beq.n	8005c12 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8005be2:	69fb      	ldr	r3, [r7, #28]
 8005be4:	2200      	movs	r2, #0
 8005be6:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8005bea:	88fa      	ldrh	r2, [r7, #6]
 8005bec:	2300      	movs	r3, #0
 8005bee:	9303      	str	r3, [sp, #12]
 8005bf0:	69fb      	ldr	r3, [r7, #28]
 8005bf2:	9302      	str	r3, [sp, #8]
 8005bf4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005bf6:	9301      	str	r3, [sp, #4]
 8005bf8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005bfa:	9300      	str	r3, [sp, #0]
 8005bfc:	683b      	ldr	r3, [r7, #0]
 8005bfe:	68b9      	ldr	r1, [r7, #8]
 8005c00:	68f8      	ldr	r0, [r7, #12]
 8005c02:	f000 f80f 	bl	8005c24 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8005c06:	69f8      	ldr	r0, [r7, #28]
 8005c08:	f000 f8b4 	bl	8005d74 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8005c0c:	2301      	movs	r3, #1
 8005c0e:	61bb      	str	r3, [r7, #24]
 8005c10:	e002      	b.n	8005c18 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8005c12:	f04f 33ff 	mov.w	r3, #4294967295
 8005c16:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8005c18:	69bb      	ldr	r3, [r7, #24]
	}
 8005c1a:	4618      	mov	r0, r3
 8005c1c:	3720      	adds	r7, #32
 8005c1e:	46bd      	mov	sp, r7
 8005c20:	bd80      	pop	{r7, pc}
	...

08005c24 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8005c24:	b580      	push	{r7, lr}
 8005c26:	b088      	sub	sp, #32
 8005c28:	af00      	add	r7, sp, #0
 8005c2a:	60f8      	str	r0, [r7, #12]
 8005c2c:	60b9      	str	r1, [r7, #8]
 8005c2e:	607a      	str	r2, [r7, #4]
 8005c30:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8005c32:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c34:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	009b      	lsls	r3, r3, #2
 8005c3a:	461a      	mov	r2, r3
 8005c3c:	21a5      	movs	r1, #165	@ 0xa5
 8005c3e:	f001 fc03 	bl	8007448 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8005c42:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c44:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8005c4c:	3b01      	subs	r3, #1
 8005c4e:	009b      	lsls	r3, r3, #2
 8005c50:	4413      	add	r3, r2
 8005c52:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8005c54:	69bb      	ldr	r3, [r7, #24]
 8005c56:	f023 0307 	bic.w	r3, r3, #7
 8005c5a:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8005c5c:	69bb      	ldr	r3, [r7, #24]
 8005c5e:	f003 0307 	and.w	r3, r3, #7
 8005c62:	2b00      	cmp	r3, #0
 8005c64:	d00b      	beq.n	8005c7e <prvInitialiseNewTask+0x5a>
	__asm volatile
 8005c66:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005c6a:	f383 8811 	msr	BASEPRI, r3
 8005c6e:	f3bf 8f6f 	isb	sy
 8005c72:	f3bf 8f4f 	dsb	sy
 8005c76:	617b      	str	r3, [r7, #20]
}
 8005c78:	bf00      	nop
 8005c7a:	bf00      	nop
 8005c7c:	e7fd      	b.n	8005c7a <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8005c7e:	68bb      	ldr	r3, [r7, #8]
 8005c80:	2b00      	cmp	r3, #0
 8005c82:	d01f      	beq.n	8005cc4 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005c84:	2300      	movs	r3, #0
 8005c86:	61fb      	str	r3, [r7, #28]
 8005c88:	e012      	b.n	8005cb0 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8005c8a:	68ba      	ldr	r2, [r7, #8]
 8005c8c:	69fb      	ldr	r3, [r7, #28]
 8005c8e:	4413      	add	r3, r2
 8005c90:	7819      	ldrb	r1, [r3, #0]
 8005c92:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005c94:	69fb      	ldr	r3, [r7, #28]
 8005c96:	4413      	add	r3, r2
 8005c98:	3334      	adds	r3, #52	@ 0x34
 8005c9a:	460a      	mov	r2, r1
 8005c9c:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8005c9e:	68ba      	ldr	r2, [r7, #8]
 8005ca0:	69fb      	ldr	r3, [r7, #28]
 8005ca2:	4413      	add	r3, r2
 8005ca4:	781b      	ldrb	r3, [r3, #0]
 8005ca6:	2b00      	cmp	r3, #0
 8005ca8:	d006      	beq.n	8005cb8 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005caa:	69fb      	ldr	r3, [r7, #28]
 8005cac:	3301      	adds	r3, #1
 8005cae:	61fb      	str	r3, [r7, #28]
 8005cb0:	69fb      	ldr	r3, [r7, #28]
 8005cb2:	2b0f      	cmp	r3, #15
 8005cb4:	d9e9      	bls.n	8005c8a <prvInitialiseNewTask+0x66>
 8005cb6:	e000      	b.n	8005cba <prvInitialiseNewTask+0x96>
			{
				break;
 8005cb8:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8005cba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005cbc:	2200      	movs	r2, #0
 8005cbe:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005cc2:	e003      	b.n	8005ccc <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8005cc4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005cc6:	2200      	movs	r2, #0
 8005cc8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8005ccc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005cce:	2b37      	cmp	r3, #55	@ 0x37
 8005cd0:	d901      	bls.n	8005cd6 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8005cd2:	2337      	movs	r3, #55	@ 0x37
 8005cd4:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8005cd6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005cd8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005cda:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8005cdc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005cde:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005ce0:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8005ce2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ce4:	2200      	movs	r2, #0
 8005ce6:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8005ce8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005cea:	3304      	adds	r3, #4
 8005cec:	4618      	mov	r0, r3
 8005cee:	f7fe ff38 	bl	8004b62 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8005cf2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005cf4:	3318      	adds	r3, #24
 8005cf6:	4618      	mov	r0, r3
 8005cf8:	f7fe ff33 	bl	8004b62 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8005cfc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005cfe:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005d00:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005d02:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005d04:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8005d08:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d0a:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8005d0c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d0e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005d10:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8005d12:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d14:	2200      	movs	r2, #0
 8005d16:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8005d1a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d1c:	2200      	movs	r2, #0
 8005d1e:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8005d22:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d24:	3354      	adds	r3, #84	@ 0x54
 8005d26:	224c      	movs	r2, #76	@ 0x4c
 8005d28:	2100      	movs	r1, #0
 8005d2a:	4618      	mov	r0, r3
 8005d2c:	f001 fb8c 	bl	8007448 <memset>
 8005d30:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d32:	4a0d      	ldr	r2, [pc, #52]	@ (8005d68 <prvInitialiseNewTask+0x144>)
 8005d34:	659a      	str	r2, [r3, #88]	@ 0x58
 8005d36:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d38:	4a0c      	ldr	r2, [pc, #48]	@ (8005d6c <prvInitialiseNewTask+0x148>)
 8005d3a:	65da      	str	r2, [r3, #92]	@ 0x5c
 8005d3c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d3e:	4a0c      	ldr	r2, [pc, #48]	@ (8005d70 <prvInitialiseNewTask+0x14c>)
 8005d40:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8005d42:	683a      	ldr	r2, [r7, #0]
 8005d44:	68f9      	ldr	r1, [r7, #12]
 8005d46:	69b8      	ldr	r0, [r7, #24]
 8005d48:	f7fe ff9c 	bl	8004c84 <pxPortInitialiseStack>
 8005d4c:	4602      	mov	r2, r0
 8005d4e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d50:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8005d52:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005d54:	2b00      	cmp	r3, #0
 8005d56:	d002      	beq.n	8005d5e <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8005d58:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005d5a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005d5c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005d5e:	bf00      	nop
 8005d60:	3720      	adds	r7, #32
 8005d62:	46bd      	mov	sp, r7
 8005d64:	bd80      	pop	{r7, pc}
 8005d66:	bf00      	nop
 8005d68:	20002dfc 	.word	0x20002dfc
 8005d6c:	20002e64 	.word	0x20002e64
 8005d70:	20002ecc 	.word	0x20002ecc

08005d74 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8005d74:	b580      	push	{r7, lr}
 8005d76:	b082      	sub	sp, #8
 8005d78:	af00      	add	r7, sp, #0
 8005d7a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8005d7c:	f7ff f876 	bl	8004e6c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8005d80:	4b2d      	ldr	r3, [pc, #180]	@ (8005e38 <prvAddNewTaskToReadyList+0xc4>)
 8005d82:	681b      	ldr	r3, [r3, #0]
 8005d84:	3301      	adds	r3, #1
 8005d86:	4a2c      	ldr	r2, [pc, #176]	@ (8005e38 <prvAddNewTaskToReadyList+0xc4>)
 8005d88:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8005d8a:	4b2c      	ldr	r3, [pc, #176]	@ (8005e3c <prvAddNewTaskToReadyList+0xc8>)
 8005d8c:	681b      	ldr	r3, [r3, #0]
 8005d8e:	2b00      	cmp	r3, #0
 8005d90:	d109      	bne.n	8005da6 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8005d92:	4a2a      	ldr	r2, [pc, #168]	@ (8005e3c <prvAddNewTaskToReadyList+0xc8>)
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8005d98:	4b27      	ldr	r3, [pc, #156]	@ (8005e38 <prvAddNewTaskToReadyList+0xc4>)
 8005d9a:	681b      	ldr	r3, [r3, #0]
 8005d9c:	2b01      	cmp	r3, #1
 8005d9e:	d110      	bne.n	8005dc2 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8005da0:	f000 fc2a 	bl	80065f8 <prvInitialiseTaskLists>
 8005da4:	e00d      	b.n	8005dc2 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8005da6:	4b26      	ldr	r3, [pc, #152]	@ (8005e40 <prvAddNewTaskToReadyList+0xcc>)
 8005da8:	681b      	ldr	r3, [r3, #0]
 8005daa:	2b00      	cmp	r3, #0
 8005dac:	d109      	bne.n	8005dc2 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8005dae:	4b23      	ldr	r3, [pc, #140]	@ (8005e3c <prvAddNewTaskToReadyList+0xc8>)
 8005db0:	681b      	ldr	r3, [r3, #0]
 8005db2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005db8:	429a      	cmp	r2, r3
 8005dba:	d802      	bhi.n	8005dc2 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8005dbc:	4a1f      	ldr	r2, [pc, #124]	@ (8005e3c <prvAddNewTaskToReadyList+0xc8>)
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8005dc2:	4b20      	ldr	r3, [pc, #128]	@ (8005e44 <prvAddNewTaskToReadyList+0xd0>)
 8005dc4:	681b      	ldr	r3, [r3, #0]
 8005dc6:	3301      	adds	r3, #1
 8005dc8:	4a1e      	ldr	r2, [pc, #120]	@ (8005e44 <prvAddNewTaskToReadyList+0xd0>)
 8005dca:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8005dcc:	4b1d      	ldr	r3, [pc, #116]	@ (8005e44 <prvAddNewTaskToReadyList+0xd0>)
 8005dce:	681a      	ldr	r2, [r3, #0]
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005dd8:	4b1b      	ldr	r3, [pc, #108]	@ (8005e48 <prvAddNewTaskToReadyList+0xd4>)
 8005dda:	681b      	ldr	r3, [r3, #0]
 8005ddc:	429a      	cmp	r2, r3
 8005dde:	d903      	bls.n	8005de8 <prvAddNewTaskToReadyList+0x74>
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005de4:	4a18      	ldr	r2, [pc, #96]	@ (8005e48 <prvAddNewTaskToReadyList+0xd4>)
 8005de6:	6013      	str	r3, [r2, #0]
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005dec:	4613      	mov	r3, r2
 8005dee:	009b      	lsls	r3, r3, #2
 8005df0:	4413      	add	r3, r2
 8005df2:	009b      	lsls	r3, r3, #2
 8005df4:	4a15      	ldr	r2, [pc, #84]	@ (8005e4c <prvAddNewTaskToReadyList+0xd8>)
 8005df6:	441a      	add	r2, r3
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	3304      	adds	r3, #4
 8005dfc:	4619      	mov	r1, r3
 8005dfe:	4610      	mov	r0, r2
 8005e00:	f7fe febb 	bl	8004b7a <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8005e04:	f7ff f862 	bl	8004ecc <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8005e08:	4b0d      	ldr	r3, [pc, #52]	@ (8005e40 <prvAddNewTaskToReadyList+0xcc>)
 8005e0a:	681b      	ldr	r3, [r3, #0]
 8005e0c:	2b00      	cmp	r3, #0
 8005e0e:	d00e      	beq.n	8005e2e <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8005e10:	4b0a      	ldr	r3, [pc, #40]	@ (8005e3c <prvAddNewTaskToReadyList+0xc8>)
 8005e12:	681b      	ldr	r3, [r3, #0]
 8005e14:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005e1a:	429a      	cmp	r2, r3
 8005e1c:	d207      	bcs.n	8005e2e <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8005e1e:	4b0c      	ldr	r3, [pc, #48]	@ (8005e50 <prvAddNewTaskToReadyList+0xdc>)
 8005e20:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005e24:	601a      	str	r2, [r3, #0]
 8005e26:	f3bf 8f4f 	dsb	sy
 8005e2a:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005e2e:	bf00      	nop
 8005e30:	3708      	adds	r7, #8
 8005e32:	46bd      	mov	sp, r7
 8005e34:	bd80      	pop	{r7, pc}
 8005e36:	bf00      	nop
 8005e38:	20002ca4 	.word	0x20002ca4
 8005e3c:	200027d0 	.word	0x200027d0
 8005e40:	20002cb0 	.word	0x20002cb0
 8005e44:	20002cc0 	.word	0x20002cc0
 8005e48:	20002cac 	.word	0x20002cac
 8005e4c:	200027d4 	.word	0x200027d4
 8005e50:	e000ed04 	.word	0xe000ed04

08005e54 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8005e54:	b580      	push	{r7, lr}
 8005e56:	b084      	sub	sp, #16
 8005e58:	af00      	add	r7, sp, #0
 8005e5a:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8005e5c:	2300      	movs	r3, #0
 8005e5e:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	2b00      	cmp	r3, #0
 8005e64:	d018      	beq.n	8005e98 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8005e66:	4b14      	ldr	r3, [pc, #80]	@ (8005eb8 <vTaskDelay+0x64>)
 8005e68:	681b      	ldr	r3, [r3, #0]
 8005e6a:	2b00      	cmp	r3, #0
 8005e6c:	d00b      	beq.n	8005e86 <vTaskDelay+0x32>
	__asm volatile
 8005e6e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005e72:	f383 8811 	msr	BASEPRI, r3
 8005e76:	f3bf 8f6f 	isb	sy
 8005e7a:	f3bf 8f4f 	dsb	sy
 8005e7e:	60bb      	str	r3, [r7, #8]
}
 8005e80:	bf00      	nop
 8005e82:	bf00      	nop
 8005e84:	e7fd      	b.n	8005e82 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8005e86:	f000 f88b 	bl	8005fa0 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8005e8a:	2100      	movs	r1, #0
 8005e8c:	6878      	ldr	r0, [r7, #4]
 8005e8e:	f000 ff0d 	bl	8006cac <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8005e92:	f000 f893 	bl	8005fbc <xTaskResumeAll>
 8005e96:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8005e98:	68fb      	ldr	r3, [r7, #12]
 8005e9a:	2b00      	cmp	r3, #0
 8005e9c:	d107      	bne.n	8005eae <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8005e9e:	4b07      	ldr	r3, [pc, #28]	@ (8005ebc <vTaskDelay+0x68>)
 8005ea0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005ea4:	601a      	str	r2, [r3, #0]
 8005ea6:	f3bf 8f4f 	dsb	sy
 8005eaa:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8005eae:	bf00      	nop
 8005eb0:	3710      	adds	r7, #16
 8005eb2:	46bd      	mov	sp, r7
 8005eb4:	bd80      	pop	{r7, pc}
 8005eb6:	bf00      	nop
 8005eb8:	20002ccc 	.word	0x20002ccc
 8005ebc:	e000ed04 	.word	0xe000ed04

08005ec0 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8005ec0:	b580      	push	{r7, lr}
 8005ec2:	b08a      	sub	sp, #40	@ 0x28
 8005ec4:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8005ec6:	2300      	movs	r3, #0
 8005ec8:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8005eca:	2300      	movs	r3, #0
 8005ecc:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8005ece:	463a      	mov	r2, r7
 8005ed0:	1d39      	adds	r1, r7, #4
 8005ed2:	f107 0308 	add.w	r3, r7, #8
 8005ed6:	4618      	mov	r0, r3
 8005ed8:	f7fe fc06 	bl	80046e8 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8005edc:	6839      	ldr	r1, [r7, #0]
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	68ba      	ldr	r2, [r7, #8]
 8005ee2:	9202      	str	r2, [sp, #8]
 8005ee4:	9301      	str	r3, [sp, #4]
 8005ee6:	2300      	movs	r3, #0
 8005ee8:	9300      	str	r3, [sp, #0]
 8005eea:	2300      	movs	r3, #0
 8005eec:	460a      	mov	r2, r1
 8005eee:	4924      	ldr	r1, [pc, #144]	@ (8005f80 <vTaskStartScheduler+0xc0>)
 8005ef0:	4824      	ldr	r0, [pc, #144]	@ (8005f84 <vTaskStartScheduler+0xc4>)
 8005ef2:	f7ff fdf1 	bl	8005ad8 <xTaskCreateStatic>
 8005ef6:	4603      	mov	r3, r0
 8005ef8:	4a23      	ldr	r2, [pc, #140]	@ (8005f88 <vTaskStartScheduler+0xc8>)
 8005efa:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8005efc:	4b22      	ldr	r3, [pc, #136]	@ (8005f88 <vTaskStartScheduler+0xc8>)
 8005efe:	681b      	ldr	r3, [r3, #0]
 8005f00:	2b00      	cmp	r3, #0
 8005f02:	d002      	beq.n	8005f0a <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8005f04:	2301      	movs	r3, #1
 8005f06:	617b      	str	r3, [r7, #20]
 8005f08:	e001      	b.n	8005f0e <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8005f0a:	2300      	movs	r3, #0
 8005f0c:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8005f0e:	697b      	ldr	r3, [r7, #20]
 8005f10:	2b01      	cmp	r3, #1
 8005f12:	d102      	bne.n	8005f1a <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8005f14:	f000 ff1e 	bl	8006d54 <xTimerCreateTimerTask>
 8005f18:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8005f1a:	697b      	ldr	r3, [r7, #20]
 8005f1c:	2b01      	cmp	r3, #1
 8005f1e:	d11b      	bne.n	8005f58 <vTaskStartScheduler+0x98>
	__asm volatile
 8005f20:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005f24:	f383 8811 	msr	BASEPRI, r3
 8005f28:	f3bf 8f6f 	isb	sy
 8005f2c:	f3bf 8f4f 	dsb	sy
 8005f30:	613b      	str	r3, [r7, #16]
}
 8005f32:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8005f34:	4b15      	ldr	r3, [pc, #84]	@ (8005f8c <vTaskStartScheduler+0xcc>)
 8005f36:	681b      	ldr	r3, [r3, #0]
 8005f38:	3354      	adds	r3, #84	@ 0x54
 8005f3a:	4a15      	ldr	r2, [pc, #84]	@ (8005f90 <vTaskStartScheduler+0xd0>)
 8005f3c:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8005f3e:	4b15      	ldr	r3, [pc, #84]	@ (8005f94 <vTaskStartScheduler+0xd4>)
 8005f40:	f04f 32ff 	mov.w	r2, #4294967295
 8005f44:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8005f46:	4b14      	ldr	r3, [pc, #80]	@ (8005f98 <vTaskStartScheduler+0xd8>)
 8005f48:	2201      	movs	r2, #1
 8005f4a:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8005f4c:	4b13      	ldr	r3, [pc, #76]	@ (8005f9c <vTaskStartScheduler+0xdc>)
 8005f4e:	2200      	movs	r2, #0
 8005f50:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8005f52:	f7fe ff19 	bl	8004d88 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8005f56:	e00f      	b.n	8005f78 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8005f58:	697b      	ldr	r3, [r7, #20]
 8005f5a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005f5e:	d10b      	bne.n	8005f78 <vTaskStartScheduler+0xb8>
	__asm volatile
 8005f60:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005f64:	f383 8811 	msr	BASEPRI, r3
 8005f68:	f3bf 8f6f 	isb	sy
 8005f6c:	f3bf 8f4f 	dsb	sy
 8005f70:	60fb      	str	r3, [r7, #12]
}
 8005f72:	bf00      	nop
 8005f74:	bf00      	nop
 8005f76:	e7fd      	b.n	8005f74 <vTaskStartScheduler+0xb4>
}
 8005f78:	bf00      	nop
 8005f7a:	3718      	adds	r7, #24
 8005f7c:	46bd      	mov	sp, r7
 8005f7e:	bd80      	pop	{r7, pc}
 8005f80:	08007ec4 	.word	0x08007ec4
 8005f84:	080065c9 	.word	0x080065c9
 8005f88:	20002cc8 	.word	0x20002cc8
 8005f8c:	200027d0 	.word	0x200027d0
 8005f90:	20000010 	.word	0x20000010
 8005f94:	20002cc4 	.word	0x20002cc4
 8005f98:	20002cb0 	.word	0x20002cb0
 8005f9c:	20002ca8 	.word	0x20002ca8

08005fa0 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8005fa0:	b480      	push	{r7}
 8005fa2:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8005fa4:	4b04      	ldr	r3, [pc, #16]	@ (8005fb8 <vTaskSuspendAll+0x18>)
 8005fa6:	681b      	ldr	r3, [r3, #0]
 8005fa8:	3301      	adds	r3, #1
 8005faa:	4a03      	ldr	r2, [pc, #12]	@ (8005fb8 <vTaskSuspendAll+0x18>)
 8005fac:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8005fae:	bf00      	nop
 8005fb0:	46bd      	mov	sp, r7
 8005fb2:	bc80      	pop	{r7}
 8005fb4:	4770      	bx	lr
 8005fb6:	bf00      	nop
 8005fb8:	20002ccc 	.word	0x20002ccc

08005fbc <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8005fbc:	b580      	push	{r7, lr}
 8005fbe:	b084      	sub	sp, #16
 8005fc0:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8005fc2:	2300      	movs	r3, #0
 8005fc4:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8005fc6:	2300      	movs	r3, #0
 8005fc8:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8005fca:	4b42      	ldr	r3, [pc, #264]	@ (80060d4 <xTaskResumeAll+0x118>)
 8005fcc:	681b      	ldr	r3, [r3, #0]
 8005fce:	2b00      	cmp	r3, #0
 8005fd0:	d10b      	bne.n	8005fea <xTaskResumeAll+0x2e>
	__asm volatile
 8005fd2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005fd6:	f383 8811 	msr	BASEPRI, r3
 8005fda:	f3bf 8f6f 	isb	sy
 8005fde:	f3bf 8f4f 	dsb	sy
 8005fe2:	603b      	str	r3, [r7, #0]
}
 8005fe4:	bf00      	nop
 8005fe6:	bf00      	nop
 8005fe8:	e7fd      	b.n	8005fe6 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8005fea:	f7fe ff3f 	bl	8004e6c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8005fee:	4b39      	ldr	r3, [pc, #228]	@ (80060d4 <xTaskResumeAll+0x118>)
 8005ff0:	681b      	ldr	r3, [r3, #0]
 8005ff2:	3b01      	subs	r3, #1
 8005ff4:	4a37      	ldr	r2, [pc, #220]	@ (80060d4 <xTaskResumeAll+0x118>)
 8005ff6:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005ff8:	4b36      	ldr	r3, [pc, #216]	@ (80060d4 <xTaskResumeAll+0x118>)
 8005ffa:	681b      	ldr	r3, [r3, #0]
 8005ffc:	2b00      	cmp	r3, #0
 8005ffe:	d162      	bne.n	80060c6 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8006000:	4b35      	ldr	r3, [pc, #212]	@ (80060d8 <xTaskResumeAll+0x11c>)
 8006002:	681b      	ldr	r3, [r3, #0]
 8006004:	2b00      	cmp	r3, #0
 8006006:	d05e      	beq.n	80060c6 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8006008:	e02f      	b.n	800606a <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800600a:	4b34      	ldr	r3, [pc, #208]	@ (80060dc <xTaskResumeAll+0x120>)
 800600c:	68db      	ldr	r3, [r3, #12]
 800600e:	68db      	ldr	r3, [r3, #12]
 8006010:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8006012:	68fb      	ldr	r3, [r7, #12]
 8006014:	3318      	adds	r3, #24
 8006016:	4618      	mov	r0, r3
 8006018:	f7fe fe0a 	bl	8004c30 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800601c:	68fb      	ldr	r3, [r7, #12]
 800601e:	3304      	adds	r3, #4
 8006020:	4618      	mov	r0, r3
 8006022:	f7fe fe05 	bl	8004c30 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8006026:	68fb      	ldr	r3, [r7, #12]
 8006028:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800602a:	4b2d      	ldr	r3, [pc, #180]	@ (80060e0 <xTaskResumeAll+0x124>)
 800602c:	681b      	ldr	r3, [r3, #0]
 800602e:	429a      	cmp	r2, r3
 8006030:	d903      	bls.n	800603a <xTaskResumeAll+0x7e>
 8006032:	68fb      	ldr	r3, [r7, #12]
 8006034:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006036:	4a2a      	ldr	r2, [pc, #168]	@ (80060e0 <xTaskResumeAll+0x124>)
 8006038:	6013      	str	r3, [r2, #0]
 800603a:	68fb      	ldr	r3, [r7, #12]
 800603c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800603e:	4613      	mov	r3, r2
 8006040:	009b      	lsls	r3, r3, #2
 8006042:	4413      	add	r3, r2
 8006044:	009b      	lsls	r3, r3, #2
 8006046:	4a27      	ldr	r2, [pc, #156]	@ (80060e4 <xTaskResumeAll+0x128>)
 8006048:	441a      	add	r2, r3
 800604a:	68fb      	ldr	r3, [r7, #12]
 800604c:	3304      	adds	r3, #4
 800604e:	4619      	mov	r1, r3
 8006050:	4610      	mov	r0, r2
 8006052:	f7fe fd92 	bl	8004b7a <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8006056:	68fb      	ldr	r3, [r7, #12]
 8006058:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800605a:	4b23      	ldr	r3, [pc, #140]	@ (80060e8 <xTaskResumeAll+0x12c>)
 800605c:	681b      	ldr	r3, [r3, #0]
 800605e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006060:	429a      	cmp	r2, r3
 8006062:	d302      	bcc.n	800606a <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8006064:	4b21      	ldr	r3, [pc, #132]	@ (80060ec <xTaskResumeAll+0x130>)
 8006066:	2201      	movs	r2, #1
 8006068:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800606a:	4b1c      	ldr	r3, [pc, #112]	@ (80060dc <xTaskResumeAll+0x120>)
 800606c:	681b      	ldr	r3, [r3, #0]
 800606e:	2b00      	cmp	r3, #0
 8006070:	d1cb      	bne.n	800600a <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8006072:	68fb      	ldr	r3, [r7, #12]
 8006074:	2b00      	cmp	r3, #0
 8006076:	d001      	beq.n	800607c <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8006078:	f000 fb62 	bl	8006740 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800607c:	4b1c      	ldr	r3, [pc, #112]	@ (80060f0 <xTaskResumeAll+0x134>)
 800607e:	681b      	ldr	r3, [r3, #0]
 8006080:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	2b00      	cmp	r3, #0
 8006086:	d010      	beq.n	80060aa <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8006088:	f000 f844 	bl	8006114 <xTaskIncrementTick>
 800608c:	4603      	mov	r3, r0
 800608e:	2b00      	cmp	r3, #0
 8006090:	d002      	beq.n	8006098 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 8006092:	4b16      	ldr	r3, [pc, #88]	@ (80060ec <xTaskResumeAll+0x130>)
 8006094:	2201      	movs	r2, #1
 8006096:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	3b01      	subs	r3, #1
 800609c:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	2b00      	cmp	r3, #0
 80060a2:	d1f1      	bne.n	8006088 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 80060a4:	4b12      	ldr	r3, [pc, #72]	@ (80060f0 <xTaskResumeAll+0x134>)
 80060a6:	2200      	movs	r2, #0
 80060a8:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80060aa:	4b10      	ldr	r3, [pc, #64]	@ (80060ec <xTaskResumeAll+0x130>)
 80060ac:	681b      	ldr	r3, [r3, #0]
 80060ae:	2b00      	cmp	r3, #0
 80060b0:	d009      	beq.n	80060c6 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80060b2:	2301      	movs	r3, #1
 80060b4:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80060b6:	4b0f      	ldr	r3, [pc, #60]	@ (80060f4 <xTaskResumeAll+0x138>)
 80060b8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80060bc:	601a      	str	r2, [r3, #0]
 80060be:	f3bf 8f4f 	dsb	sy
 80060c2:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80060c6:	f7fe ff01 	bl	8004ecc <vPortExitCritical>

	return xAlreadyYielded;
 80060ca:	68bb      	ldr	r3, [r7, #8]
}
 80060cc:	4618      	mov	r0, r3
 80060ce:	3710      	adds	r7, #16
 80060d0:	46bd      	mov	sp, r7
 80060d2:	bd80      	pop	{r7, pc}
 80060d4:	20002ccc 	.word	0x20002ccc
 80060d8:	20002ca4 	.word	0x20002ca4
 80060dc:	20002c64 	.word	0x20002c64
 80060e0:	20002cac 	.word	0x20002cac
 80060e4:	200027d4 	.word	0x200027d4
 80060e8:	200027d0 	.word	0x200027d0
 80060ec:	20002cb8 	.word	0x20002cb8
 80060f0:	20002cb4 	.word	0x20002cb4
 80060f4:	e000ed04 	.word	0xe000ed04

080060f8 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 80060f8:	b480      	push	{r7}
 80060fa:	b083      	sub	sp, #12
 80060fc:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 80060fe:	4b04      	ldr	r3, [pc, #16]	@ (8006110 <xTaskGetTickCount+0x18>)
 8006100:	681b      	ldr	r3, [r3, #0]
 8006102:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8006104:	687b      	ldr	r3, [r7, #4]
}
 8006106:	4618      	mov	r0, r3
 8006108:	370c      	adds	r7, #12
 800610a:	46bd      	mov	sp, r7
 800610c:	bc80      	pop	{r7}
 800610e:	4770      	bx	lr
 8006110:	20002ca8 	.word	0x20002ca8

08006114 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8006114:	b580      	push	{r7, lr}
 8006116:	b086      	sub	sp, #24
 8006118:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800611a:	2300      	movs	r3, #0
 800611c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800611e:	4b4f      	ldr	r3, [pc, #316]	@ (800625c <xTaskIncrementTick+0x148>)
 8006120:	681b      	ldr	r3, [r3, #0]
 8006122:	2b00      	cmp	r3, #0
 8006124:	f040 8090 	bne.w	8006248 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8006128:	4b4d      	ldr	r3, [pc, #308]	@ (8006260 <xTaskIncrementTick+0x14c>)
 800612a:	681b      	ldr	r3, [r3, #0]
 800612c:	3301      	adds	r3, #1
 800612e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8006130:	4a4b      	ldr	r2, [pc, #300]	@ (8006260 <xTaskIncrementTick+0x14c>)
 8006132:	693b      	ldr	r3, [r7, #16]
 8006134:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8006136:	693b      	ldr	r3, [r7, #16]
 8006138:	2b00      	cmp	r3, #0
 800613a:	d121      	bne.n	8006180 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 800613c:	4b49      	ldr	r3, [pc, #292]	@ (8006264 <xTaskIncrementTick+0x150>)
 800613e:	681b      	ldr	r3, [r3, #0]
 8006140:	681b      	ldr	r3, [r3, #0]
 8006142:	2b00      	cmp	r3, #0
 8006144:	d00b      	beq.n	800615e <xTaskIncrementTick+0x4a>
	__asm volatile
 8006146:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800614a:	f383 8811 	msr	BASEPRI, r3
 800614e:	f3bf 8f6f 	isb	sy
 8006152:	f3bf 8f4f 	dsb	sy
 8006156:	603b      	str	r3, [r7, #0]
}
 8006158:	bf00      	nop
 800615a:	bf00      	nop
 800615c:	e7fd      	b.n	800615a <xTaskIncrementTick+0x46>
 800615e:	4b41      	ldr	r3, [pc, #260]	@ (8006264 <xTaskIncrementTick+0x150>)
 8006160:	681b      	ldr	r3, [r3, #0]
 8006162:	60fb      	str	r3, [r7, #12]
 8006164:	4b40      	ldr	r3, [pc, #256]	@ (8006268 <xTaskIncrementTick+0x154>)
 8006166:	681b      	ldr	r3, [r3, #0]
 8006168:	4a3e      	ldr	r2, [pc, #248]	@ (8006264 <xTaskIncrementTick+0x150>)
 800616a:	6013      	str	r3, [r2, #0]
 800616c:	4a3e      	ldr	r2, [pc, #248]	@ (8006268 <xTaskIncrementTick+0x154>)
 800616e:	68fb      	ldr	r3, [r7, #12]
 8006170:	6013      	str	r3, [r2, #0]
 8006172:	4b3e      	ldr	r3, [pc, #248]	@ (800626c <xTaskIncrementTick+0x158>)
 8006174:	681b      	ldr	r3, [r3, #0]
 8006176:	3301      	adds	r3, #1
 8006178:	4a3c      	ldr	r2, [pc, #240]	@ (800626c <xTaskIncrementTick+0x158>)
 800617a:	6013      	str	r3, [r2, #0]
 800617c:	f000 fae0 	bl	8006740 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8006180:	4b3b      	ldr	r3, [pc, #236]	@ (8006270 <xTaskIncrementTick+0x15c>)
 8006182:	681b      	ldr	r3, [r3, #0]
 8006184:	693a      	ldr	r2, [r7, #16]
 8006186:	429a      	cmp	r2, r3
 8006188:	d349      	bcc.n	800621e <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800618a:	4b36      	ldr	r3, [pc, #216]	@ (8006264 <xTaskIncrementTick+0x150>)
 800618c:	681b      	ldr	r3, [r3, #0]
 800618e:	681b      	ldr	r3, [r3, #0]
 8006190:	2b00      	cmp	r3, #0
 8006192:	d104      	bne.n	800619e <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006194:	4b36      	ldr	r3, [pc, #216]	@ (8006270 <xTaskIncrementTick+0x15c>)
 8006196:	f04f 32ff 	mov.w	r2, #4294967295
 800619a:	601a      	str	r2, [r3, #0]
					break;
 800619c:	e03f      	b.n	800621e <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800619e:	4b31      	ldr	r3, [pc, #196]	@ (8006264 <xTaskIncrementTick+0x150>)
 80061a0:	681b      	ldr	r3, [r3, #0]
 80061a2:	68db      	ldr	r3, [r3, #12]
 80061a4:	68db      	ldr	r3, [r3, #12]
 80061a6:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80061a8:	68bb      	ldr	r3, [r7, #8]
 80061aa:	685b      	ldr	r3, [r3, #4]
 80061ac:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80061ae:	693a      	ldr	r2, [r7, #16]
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	429a      	cmp	r2, r3
 80061b4:	d203      	bcs.n	80061be <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80061b6:	4a2e      	ldr	r2, [pc, #184]	@ (8006270 <xTaskIncrementTick+0x15c>)
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80061bc:	e02f      	b.n	800621e <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80061be:	68bb      	ldr	r3, [r7, #8]
 80061c0:	3304      	adds	r3, #4
 80061c2:	4618      	mov	r0, r3
 80061c4:	f7fe fd34 	bl	8004c30 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80061c8:	68bb      	ldr	r3, [r7, #8]
 80061ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80061cc:	2b00      	cmp	r3, #0
 80061ce:	d004      	beq.n	80061da <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80061d0:	68bb      	ldr	r3, [r7, #8]
 80061d2:	3318      	adds	r3, #24
 80061d4:	4618      	mov	r0, r3
 80061d6:	f7fe fd2b 	bl	8004c30 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80061da:	68bb      	ldr	r3, [r7, #8]
 80061dc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80061de:	4b25      	ldr	r3, [pc, #148]	@ (8006274 <xTaskIncrementTick+0x160>)
 80061e0:	681b      	ldr	r3, [r3, #0]
 80061e2:	429a      	cmp	r2, r3
 80061e4:	d903      	bls.n	80061ee <xTaskIncrementTick+0xda>
 80061e6:	68bb      	ldr	r3, [r7, #8]
 80061e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80061ea:	4a22      	ldr	r2, [pc, #136]	@ (8006274 <xTaskIncrementTick+0x160>)
 80061ec:	6013      	str	r3, [r2, #0]
 80061ee:	68bb      	ldr	r3, [r7, #8]
 80061f0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80061f2:	4613      	mov	r3, r2
 80061f4:	009b      	lsls	r3, r3, #2
 80061f6:	4413      	add	r3, r2
 80061f8:	009b      	lsls	r3, r3, #2
 80061fa:	4a1f      	ldr	r2, [pc, #124]	@ (8006278 <xTaskIncrementTick+0x164>)
 80061fc:	441a      	add	r2, r3
 80061fe:	68bb      	ldr	r3, [r7, #8]
 8006200:	3304      	adds	r3, #4
 8006202:	4619      	mov	r1, r3
 8006204:	4610      	mov	r0, r2
 8006206:	f7fe fcb8 	bl	8004b7a <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800620a:	68bb      	ldr	r3, [r7, #8]
 800620c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800620e:	4b1b      	ldr	r3, [pc, #108]	@ (800627c <xTaskIncrementTick+0x168>)
 8006210:	681b      	ldr	r3, [r3, #0]
 8006212:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006214:	429a      	cmp	r2, r3
 8006216:	d3b8      	bcc.n	800618a <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8006218:	2301      	movs	r3, #1
 800621a:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800621c:	e7b5      	b.n	800618a <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800621e:	4b17      	ldr	r3, [pc, #92]	@ (800627c <xTaskIncrementTick+0x168>)
 8006220:	681b      	ldr	r3, [r3, #0]
 8006222:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006224:	4914      	ldr	r1, [pc, #80]	@ (8006278 <xTaskIncrementTick+0x164>)
 8006226:	4613      	mov	r3, r2
 8006228:	009b      	lsls	r3, r3, #2
 800622a:	4413      	add	r3, r2
 800622c:	009b      	lsls	r3, r3, #2
 800622e:	440b      	add	r3, r1
 8006230:	681b      	ldr	r3, [r3, #0]
 8006232:	2b01      	cmp	r3, #1
 8006234:	d901      	bls.n	800623a <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 8006236:	2301      	movs	r3, #1
 8006238:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800623a:	4b11      	ldr	r3, [pc, #68]	@ (8006280 <xTaskIncrementTick+0x16c>)
 800623c:	681b      	ldr	r3, [r3, #0]
 800623e:	2b00      	cmp	r3, #0
 8006240:	d007      	beq.n	8006252 <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 8006242:	2301      	movs	r3, #1
 8006244:	617b      	str	r3, [r7, #20]
 8006246:	e004      	b.n	8006252 <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8006248:	4b0e      	ldr	r3, [pc, #56]	@ (8006284 <xTaskIncrementTick+0x170>)
 800624a:	681b      	ldr	r3, [r3, #0]
 800624c:	3301      	adds	r3, #1
 800624e:	4a0d      	ldr	r2, [pc, #52]	@ (8006284 <xTaskIncrementTick+0x170>)
 8006250:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8006252:	697b      	ldr	r3, [r7, #20]
}
 8006254:	4618      	mov	r0, r3
 8006256:	3718      	adds	r7, #24
 8006258:	46bd      	mov	sp, r7
 800625a:	bd80      	pop	{r7, pc}
 800625c:	20002ccc 	.word	0x20002ccc
 8006260:	20002ca8 	.word	0x20002ca8
 8006264:	20002c5c 	.word	0x20002c5c
 8006268:	20002c60 	.word	0x20002c60
 800626c:	20002cbc 	.word	0x20002cbc
 8006270:	20002cc4 	.word	0x20002cc4
 8006274:	20002cac 	.word	0x20002cac
 8006278:	200027d4 	.word	0x200027d4
 800627c:	200027d0 	.word	0x200027d0
 8006280:	20002cb8 	.word	0x20002cb8
 8006284:	20002cb4 	.word	0x20002cb4

08006288 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8006288:	b480      	push	{r7}
 800628a:	b085      	sub	sp, #20
 800628c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800628e:	4b2a      	ldr	r3, [pc, #168]	@ (8006338 <vTaskSwitchContext+0xb0>)
 8006290:	681b      	ldr	r3, [r3, #0]
 8006292:	2b00      	cmp	r3, #0
 8006294:	d003      	beq.n	800629e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8006296:	4b29      	ldr	r3, [pc, #164]	@ (800633c <vTaskSwitchContext+0xb4>)
 8006298:	2201      	movs	r2, #1
 800629a:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800629c:	e047      	b.n	800632e <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 800629e:	4b27      	ldr	r3, [pc, #156]	@ (800633c <vTaskSwitchContext+0xb4>)
 80062a0:	2200      	movs	r2, #0
 80062a2:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80062a4:	4b26      	ldr	r3, [pc, #152]	@ (8006340 <vTaskSwitchContext+0xb8>)
 80062a6:	681b      	ldr	r3, [r3, #0]
 80062a8:	60fb      	str	r3, [r7, #12]
 80062aa:	e011      	b.n	80062d0 <vTaskSwitchContext+0x48>
 80062ac:	68fb      	ldr	r3, [r7, #12]
 80062ae:	2b00      	cmp	r3, #0
 80062b0:	d10b      	bne.n	80062ca <vTaskSwitchContext+0x42>
	__asm volatile
 80062b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80062b6:	f383 8811 	msr	BASEPRI, r3
 80062ba:	f3bf 8f6f 	isb	sy
 80062be:	f3bf 8f4f 	dsb	sy
 80062c2:	607b      	str	r3, [r7, #4]
}
 80062c4:	bf00      	nop
 80062c6:	bf00      	nop
 80062c8:	e7fd      	b.n	80062c6 <vTaskSwitchContext+0x3e>
 80062ca:	68fb      	ldr	r3, [r7, #12]
 80062cc:	3b01      	subs	r3, #1
 80062ce:	60fb      	str	r3, [r7, #12]
 80062d0:	491c      	ldr	r1, [pc, #112]	@ (8006344 <vTaskSwitchContext+0xbc>)
 80062d2:	68fa      	ldr	r2, [r7, #12]
 80062d4:	4613      	mov	r3, r2
 80062d6:	009b      	lsls	r3, r3, #2
 80062d8:	4413      	add	r3, r2
 80062da:	009b      	lsls	r3, r3, #2
 80062dc:	440b      	add	r3, r1
 80062de:	681b      	ldr	r3, [r3, #0]
 80062e0:	2b00      	cmp	r3, #0
 80062e2:	d0e3      	beq.n	80062ac <vTaskSwitchContext+0x24>
 80062e4:	68fa      	ldr	r2, [r7, #12]
 80062e6:	4613      	mov	r3, r2
 80062e8:	009b      	lsls	r3, r3, #2
 80062ea:	4413      	add	r3, r2
 80062ec:	009b      	lsls	r3, r3, #2
 80062ee:	4a15      	ldr	r2, [pc, #84]	@ (8006344 <vTaskSwitchContext+0xbc>)
 80062f0:	4413      	add	r3, r2
 80062f2:	60bb      	str	r3, [r7, #8]
 80062f4:	68bb      	ldr	r3, [r7, #8]
 80062f6:	685b      	ldr	r3, [r3, #4]
 80062f8:	685a      	ldr	r2, [r3, #4]
 80062fa:	68bb      	ldr	r3, [r7, #8]
 80062fc:	605a      	str	r2, [r3, #4]
 80062fe:	68bb      	ldr	r3, [r7, #8]
 8006300:	685a      	ldr	r2, [r3, #4]
 8006302:	68bb      	ldr	r3, [r7, #8]
 8006304:	3308      	adds	r3, #8
 8006306:	429a      	cmp	r2, r3
 8006308:	d104      	bne.n	8006314 <vTaskSwitchContext+0x8c>
 800630a:	68bb      	ldr	r3, [r7, #8]
 800630c:	685b      	ldr	r3, [r3, #4]
 800630e:	685a      	ldr	r2, [r3, #4]
 8006310:	68bb      	ldr	r3, [r7, #8]
 8006312:	605a      	str	r2, [r3, #4]
 8006314:	68bb      	ldr	r3, [r7, #8]
 8006316:	685b      	ldr	r3, [r3, #4]
 8006318:	68db      	ldr	r3, [r3, #12]
 800631a:	4a0b      	ldr	r2, [pc, #44]	@ (8006348 <vTaskSwitchContext+0xc0>)
 800631c:	6013      	str	r3, [r2, #0]
 800631e:	4a08      	ldr	r2, [pc, #32]	@ (8006340 <vTaskSwitchContext+0xb8>)
 8006320:	68fb      	ldr	r3, [r7, #12]
 8006322:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8006324:	4b08      	ldr	r3, [pc, #32]	@ (8006348 <vTaskSwitchContext+0xc0>)
 8006326:	681b      	ldr	r3, [r3, #0]
 8006328:	3354      	adds	r3, #84	@ 0x54
 800632a:	4a08      	ldr	r2, [pc, #32]	@ (800634c <vTaskSwitchContext+0xc4>)
 800632c:	6013      	str	r3, [r2, #0]
}
 800632e:	bf00      	nop
 8006330:	3714      	adds	r7, #20
 8006332:	46bd      	mov	sp, r7
 8006334:	bc80      	pop	{r7}
 8006336:	4770      	bx	lr
 8006338:	20002ccc 	.word	0x20002ccc
 800633c:	20002cb8 	.word	0x20002cb8
 8006340:	20002cac 	.word	0x20002cac
 8006344:	200027d4 	.word	0x200027d4
 8006348:	200027d0 	.word	0x200027d0
 800634c:	20000010 	.word	0x20000010

08006350 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8006350:	b580      	push	{r7, lr}
 8006352:	b084      	sub	sp, #16
 8006354:	af00      	add	r7, sp, #0
 8006356:	6078      	str	r0, [r7, #4]
 8006358:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	2b00      	cmp	r3, #0
 800635e:	d10b      	bne.n	8006378 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8006360:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006364:	f383 8811 	msr	BASEPRI, r3
 8006368:	f3bf 8f6f 	isb	sy
 800636c:	f3bf 8f4f 	dsb	sy
 8006370:	60fb      	str	r3, [r7, #12]
}
 8006372:	bf00      	nop
 8006374:	bf00      	nop
 8006376:	e7fd      	b.n	8006374 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8006378:	4b07      	ldr	r3, [pc, #28]	@ (8006398 <vTaskPlaceOnEventList+0x48>)
 800637a:	681b      	ldr	r3, [r3, #0]
 800637c:	3318      	adds	r3, #24
 800637e:	4619      	mov	r1, r3
 8006380:	6878      	ldr	r0, [r7, #4]
 8006382:	f7fe fc1d 	bl	8004bc0 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8006386:	2101      	movs	r1, #1
 8006388:	6838      	ldr	r0, [r7, #0]
 800638a:	f000 fc8f 	bl	8006cac <prvAddCurrentTaskToDelayedList>
}
 800638e:	bf00      	nop
 8006390:	3710      	adds	r7, #16
 8006392:	46bd      	mov	sp, r7
 8006394:	bd80      	pop	{r7, pc}
 8006396:	bf00      	nop
 8006398:	200027d0 	.word	0x200027d0

0800639c <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800639c:	b580      	push	{r7, lr}
 800639e:	b086      	sub	sp, #24
 80063a0:	af00      	add	r7, sp, #0
 80063a2:	60f8      	str	r0, [r7, #12]
 80063a4:	60b9      	str	r1, [r7, #8]
 80063a6:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 80063a8:	68fb      	ldr	r3, [r7, #12]
 80063aa:	2b00      	cmp	r3, #0
 80063ac:	d10b      	bne.n	80063c6 <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 80063ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80063b2:	f383 8811 	msr	BASEPRI, r3
 80063b6:	f3bf 8f6f 	isb	sy
 80063ba:	f3bf 8f4f 	dsb	sy
 80063be:	617b      	str	r3, [r7, #20]
}
 80063c0:	bf00      	nop
 80063c2:	bf00      	nop
 80063c4:	e7fd      	b.n	80063c2 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80063c6:	4b0a      	ldr	r3, [pc, #40]	@ (80063f0 <vTaskPlaceOnEventListRestricted+0x54>)
 80063c8:	681b      	ldr	r3, [r3, #0]
 80063ca:	3318      	adds	r3, #24
 80063cc:	4619      	mov	r1, r3
 80063ce:	68f8      	ldr	r0, [r7, #12]
 80063d0:	f7fe fbd3 	bl	8004b7a <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	2b00      	cmp	r3, #0
 80063d8:	d002      	beq.n	80063e0 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 80063da:	f04f 33ff 	mov.w	r3, #4294967295
 80063de:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 80063e0:	6879      	ldr	r1, [r7, #4]
 80063e2:	68b8      	ldr	r0, [r7, #8]
 80063e4:	f000 fc62 	bl	8006cac <prvAddCurrentTaskToDelayedList>
	}
 80063e8:	bf00      	nop
 80063ea:	3718      	adds	r7, #24
 80063ec:	46bd      	mov	sp, r7
 80063ee:	bd80      	pop	{r7, pc}
 80063f0:	200027d0 	.word	0x200027d0

080063f4 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80063f4:	b580      	push	{r7, lr}
 80063f6:	b086      	sub	sp, #24
 80063f8:	af00      	add	r7, sp, #0
 80063fa:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	68db      	ldr	r3, [r3, #12]
 8006400:	68db      	ldr	r3, [r3, #12]
 8006402:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8006404:	693b      	ldr	r3, [r7, #16]
 8006406:	2b00      	cmp	r3, #0
 8006408:	d10b      	bne.n	8006422 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 800640a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800640e:	f383 8811 	msr	BASEPRI, r3
 8006412:	f3bf 8f6f 	isb	sy
 8006416:	f3bf 8f4f 	dsb	sy
 800641a:	60fb      	str	r3, [r7, #12]
}
 800641c:	bf00      	nop
 800641e:	bf00      	nop
 8006420:	e7fd      	b.n	800641e <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8006422:	693b      	ldr	r3, [r7, #16]
 8006424:	3318      	adds	r3, #24
 8006426:	4618      	mov	r0, r3
 8006428:	f7fe fc02 	bl	8004c30 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800642c:	4b1d      	ldr	r3, [pc, #116]	@ (80064a4 <xTaskRemoveFromEventList+0xb0>)
 800642e:	681b      	ldr	r3, [r3, #0]
 8006430:	2b00      	cmp	r3, #0
 8006432:	d11d      	bne.n	8006470 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8006434:	693b      	ldr	r3, [r7, #16]
 8006436:	3304      	adds	r3, #4
 8006438:	4618      	mov	r0, r3
 800643a:	f7fe fbf9 	bl	8004c30 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800643e:	693b      	ldr	r3, [r7, #16]
 8006440:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006442:	4b19      	ldr	r3, [pc, #100]	@ (80064a8 <xTaskRemoveFromEventList+0xb4>)
 8006444:	681b      	ldr	r3, [r3, #0]
 8006446:	429a      	cmp	r2, r3
 8006448:	d903      	bls.n	8006452 <xTaskRemoveFromEventList+0x5e>
 800644a:	693b      	ldr	r3, [r7, #16]
 800644c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800644e:	4a16      	ldr	r2, [pc, #88]	@ (80064a8 <xTaskRemoveFromEventList+0xb4>)
 8006450:	6013      	str	r3, [r2, #0]
 8006452:	693b      	ldr	r3, [r7, #16]
 8006454:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006456:	4613      	mov	r3, r2
 8006458:	009b      	lsls	r3, r3, #2
 800645a:	4413      	add	r3, r2
 800645c:	009b      	lsls	r3, r3, #2
 800645e:	4a13      	ldr	r2, [pc, #76]	@ (80064ac <xTaskRemoveFromEventList+0xb8>)
 8006460:	441a      	add	r2, r3
 8006462:	693b      	ldr	r3, [r7, #16]
 8006464:	3304      	adds	r3, #4
 8006466:	4619      	mov	r1, r3
 8006468:	4610      	mov	r0, r2
 800646a:	f7fe fb86 	bl	8004b7a <vListInsertEnd>
 800646e:	e005      	b.n	800647c <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8006470:	693b      	ldr	r3, [r7, #16]
 8006472:	3318      	adds	r3, #24
 8006474:	4619      	mov	r1, r3
 8006476:	480e      	ldr	r0, [pc, #56]	@ (80064b0 <xTaskRemoveFromEventList+0xbc>)
 8006478:	f7fe fb7f 	bl	8004b7a <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800647c:	693b      	ldr	r3, [r7, #16]
 800647e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006480:	4b0c      	ldr	r3, [pc, #48]	@ (80064b4 <xTaskRemoveFromEventList+0xc0>)
 8006482:	681b      	ldr	r3, [r3, #0]
 8006484:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006486:	429a      	cmp	r2, r3
 8006488:	d905      	bls.n	8006496 <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800648a:	2301      	movs	r3, #1
 800648c:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800648e:	4b0a      	ldr	r3, [pc, #40]	@ (80064b8 <xTaskRemoveFromEventList+0xc4>)
 8006490:	2201      	movs	r2, #1
 8006492:	601a      	str	r2, [r3, #0]
 8006494:	e001      	b.n	800649a <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 8006496:	2300      	movs	r3, #0
 8006498:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800649a:	697b      	ldr	r3, [r7, #20]
}
 800649c:	4618      	mov	r0, r3
 800649e:	3718      	adds	r7, #24
 80064a0:	46bd      	mov	sp, r7
 80064a2:	bd80      	pop	{r7, pc}
 80064a4:	20002ccc 	.word	0x20002ccc
 80064a8:	20002cac 	.word	0x20002cac
 80064ac:	200027d4 	.word	0x200027d4
 80064b0:	20002c64 	.word	0x20002c64
 80064b4:	200027d0 	.word	0x200027d0
 80064b8:	20002cb8 	.word	0x20002cb8

080064bc <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80064bc:	b480      	push	{r7}
 80064be:	b083      	sub	sp, #12
 80064c0:	af00      	add	r7, sp, #0
 80064c2:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80064c4:	4b06      	ldr	r3, [pc, #24]	@ (80064e0 <vTaskInternalSetTimeOutState+0x24>)
 80064c6:	681a      	ldr	r2, [r3, #0]
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80064cc:	4b05      	ldr	r3, [pc, #20]	@ (80064e4 <vTaskInternalSetTimeOutState+0x28>)
 80064ce:	681a      	ldr	r2, [r3, #0]
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	605a      	str	r2, [r3, #4]
}
 80064d4:	bf00      	nop
 80064d6:	370c      	adds	r7, #12
 80064d8:	46bd      	mov	sp, r7
 80064da:	bc80      	pop	{r7}
 80064dc:	4770      	bx	lr
 80064de:	bf00      	nop
 80064e0:	20002cbc 	.word	0x20002cbc
 80064e4:	20002ca8 	.word	0x20002ca8

080064e8 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80064e8:	b580      	push	{r7, lr}
 80064ea:	b088      	sub	sp, #32
 80064ec:	af00      	add	r7, sp, #0
 80064ee:	6078      	str	r0, [r7, #4]
 80064f0:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	2b00      	cmp	r3, #0
 80064f6:	d10b      	bne.n	8006510 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 80064f8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80064fc:	f383 8811 	msr	BASEPRI, r3
 8006500:	f3bf 8f6f 	isb	sy
 8006504:	f3bf 8f4f 	dsb	sy
 8006508:	613b      	str	r3, [r7, #16]
}
 800650a:	bf00      	nop
 800650c:	bf00      	nop
 800650e:	e7fd      	b.n	800650c <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8006510:	683b      	ldr	r3, [r7, #0]
 8006512:	2b00      	cmp	r3, #0
 8006514:	d10b      	bne.n	800652e <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8006516:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800651a:	f383 8811 	msr	BASEPRI, r3
 800651e:	f3bf 8f6f 	isb	sy
 8006522:	f3bf 8f4f 	dsb	sy
 8006526:	60fb      	str	r3, [r7, #12]
}
 8006528:	bf00      	nop
 800652a:	bf00      	nop
 800652c:	e7fd      	b.n	800652a <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 800652e:	f7fe fc9d 	bl	8004e6c <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8006532:	4b1d      	ldr	r3, [pc, #116]	@ (80065a8 <xTaskCheckForTimeOut+0xc0>)
 8006534:	681b      	ldr	r3, [r3, #0]
 8006536:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	685b      	ldr	r3, [r3, #4]
 800653c:	69ba      	ldr	r2, [r7, #24]
 800653e:	1ad3      	subs	r3, r2, r3
 8006540:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8006542:	683b      	ldr	r3, [r7, #0]
 8006544:	681b      	ldr	r3, [r3, #0]
 8006546:	f1b3 3fff 	cmp.w	r3, #4294967295
 800654a:	d102      	bne.n	8006552 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800654c:	2300      	movs	r3, #0
 800654e:	61fb      	str	r3, [r7, #28]
 8006550:	e023      	b.n	800659a <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8006552:	687b      	ldr	r3, [r7, #4]
 8006554:	681a      	ldr	r2, [r3, #0]
 8006556:	4b15      	ldr	r3, [pc, #84]	@ (80065ac <xTaskCheckForTimeOut+0xc4>)
 8006558:	681b      	ldr	r3, [r3, #0]
 800655a:	429a      	cmp	r2, r3
 800655c:	d007      	beq.n	800656e <xTaskCheckForTimeOut+0x86>
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	685b      	ldr	r3, [r3, #4]
 8006562:	69ba      	ldr	r2, [r7, #24]
 8006564:	429a      	cmp	r2, r3
 8006566:	d302      	bcc.n	800656e <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8006568:	2301      	movs	r3, #1
 800656a:	61fb      	str	r3, [r7, #28]
 800656c:	e015      	b.n	800659a <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800656e:	683b      	ldr	r3, [r7, #0]
 8006570:	681b      	ldr	r3, [r3, #0]
 8006572:	697a      	ldr	r2, [r7, #20]
 8006574:	429a      	cmp	r2, r3
 8006576:	d20b      	bcs.n	8006590 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8006578:	683b      	ldr	r3, [r7, #0]
 800657a:	681a      	ldr	r2, [r3, #0]
 800657c:	697b      	ldr	r3, [r7, #20]
 800657e:	1ad2      	subs	r2, r2, r3
 8006580:	683b      	ldr	r3, [r7, #0]
 8006582:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8006584:	6878      	ldr	r0, [r7, #4]
 8006586:	f7ff ff99 	bl	80064bc <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800658a:	2300      	movs	r3, #0
 800658c:	61fb      	str	r3, [r7, #28]
 800658e:	e004      	b.n	800659a <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8006590:	683b      	ldr	r3, [r7, #0]
 8006592:	2200      	movs	r2, #0
 8006594:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8006596:	2301      	movs	r3, #1
 8006598:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800659a:	f7fe fc97 	bl	8004ecc <vPortExitCritical>

	return xReturn;
 800659e:	69fb      	ldr	r3, [r7, #28]
}
 80065a0:	4618      	mov	r0, r3
 80065a2:	3720      	adds	r7, #32
 80065a4:	46bd      	mov	sp, r7
 80065a6:	bd80      	pop	{r7, pc}
 80065a8:	20002ca8 	.word	0x20002ca8
 80065ac:	20002cbc 	.word	0x20002cbc

080065b0 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80065b0:	b480      	push	{r7}
 80065b2:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 80065b4:	4b03      	ldr	r3, [pc, #12]	@ (80065c4 <vTaskMissedYield+0x14>)
 80065b6:	2201      	movs	r2, #1
 80065b8:	601a      	str	r2, [r3, #0]
}
 80065ba:	bf00      	nop
 80065bc:	46bd      	mov	sp, r7
 80065be:	bc80      	pop	{r7}
 80065c0:	4770      	bx	lr
 80065c2:	bf00      	nop
 80065c4:	20002cb8 	.word	0x20002cb8

080065c8 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80065c8:	b580      	push	{r7, lr}
 80065ca:	b082      	sub	sp, #8
 80065cc:	af00      	add	r7, sp, #0
 80065ce:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80065d0:	f000 f852 	bl	8006678 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80065d4:	4b06      	ldr	r3, [pc, #24]	@ (80065f0 <prvIdleTask+0x28>)
 80065d6:	681b      	ldr	r3, [r3, #0]
 80065d8:	2b01      	cmp	r3, #1
 80065da:	d9f9      	bls.n	80065d0 <prvIdleTask+0x8>
			{
				taskYIELD();
 80065dc:	4b05      	ldr	r3, [pc, #20]	@ (80065f4 <prvIdleTask+0x2c>)
 80065de:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80065e2:	601a      	str	r2, [r3, #0]
 80065e4:	f3bf 8f4f 	dsb	sy
 80065e8:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80065ec:	e7f0      	b.n	80065d0 <prvIdleTask+0x8>
 80065ee:	bf00      	nop
 80065f0:	200027d4 	.word	0x200027d4
 80065f4:	e000ed04 	.word	0xe000ed04

080065f8 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80065f8:	b580      	push	{r7, lr}
 80065fa:	b082      	sub	sp, #8
 80065fc:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80065fe:	2300      	movs	r3, #0
 8006600:	607b      	str	r3, [r7, #4]
 8006602:	e00c      	b.n	800661e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8006604:	687a      	ldr	r2, [r7, #4]
 8006606:	4613      	mov	r3, r2
 8006608:	009b      	lsls	r3, r3, #2
 800660a:	4413      	add	r3, r2
 800660c:	009b      	lsls	r3, r3, #2
 800660e:	4a12      	ldr	r2, [pc, #72]	@ (8006658 <prvInitialiseTaskLists+0x60>)
 8006610:	4413      	add	r3, r2
 8006612:	4618      	mov	r0, r3
 8006614:	f7fe fa86 	bl	8004b24 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	3301      	adds	r3, #1
 800661c:	607b      	str	r3, [r7, #4]
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	2b37      	cmp	r3, #55	@ 0x37
 8006622:	d9ef      	bls.n	8006604 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8006624:	480d      	ldr	r0, [pc, #52]	@ (800665c <prvInitialiseTaskLists+0x64>)
 8006626:	f7fe fa7d 	bl	8004b24 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800662a:	480d      	ldr	r0, [pc, #52]	@ (8006660 <prvInitialiseTaskLists+0x68>)
 800662c:	f7fe fa7a 	bl	8004b24 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8006630:	480c      	ldr	r0, [pc, #48]	@ (8006664 <prvInitialiseTaskLists+0x6c>)
 8006632:	f7fe fa77 	bl	8004b24 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8006636:	480c      	ldr	r0, [pc, #48]	@ (8006668 <prvInitialiseTaskLists+0x70>)
 8006638:	f7fe fa74 	bl	8004b24 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800663c:	480b      	ldr	r0, [pc, #44]	@ (800666c <prvInitialiseTaskLists+0x74>)
 800663e:	f7fe fa71 	bl	8004b24 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8006642:	4b0b      	ldr	r3, [pc, #44]	@ (8006670 <prvInitialiseTaskLists+0x78>)
 8006644:	4a05      	ldr	r2, [pc, #20]	@ (800665c <prvInitialiseTaskLists+0x64>)
 8006646:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8006648:	4b0a      	ldr	r3, [pc, #40]	@ (8006674 <prvInitialiseTaskLists+0x7c>)
 800664a:	4a05      	ldr	r2, [pc, #20]	@ (8006660 <prvInitialiseTaskLists+0x68>)
 800664c:	601a      	str	r2, [r3, #0]
}
 800664e:	bf00      	nop
 8006650:	3708      	adds	r7, #8
 8006652:	46bd      	mov	sp, r7
 8006654:	bd80      	pop	{r7, pc}
 8006656:	bf00      	nop
 8006658:	200027d4 	.word	0x200027d4
 800665c:	20002c34 	.word	0x20002c34
 8006660:	20002c48 	.word	0x20002c48
 8006664:	20002c64 	.word	0x20002c64
 8006668:	20002c78 	.word	0x20002c78
 800666c:	20002c90 	.word	0x20002c90
 8006670:	20002c5c 	.word	0x20002c5c
 8006674:	20002c60 	.word	0x20002c60

08006678 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8006678:	b580      	push	{r7, lr}
 800667a:	b082      	sub	sp, #8
 800667c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800667e:	e019      	b.n	80066b4 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8006680:	f7fe fbf4 	bl	8004e6c <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006684:	4b10      	ldr	r3, [pc, #64]	@ (80066c8 <prvCheckTasksWaitingTermination+0x50>)
 8006686:	68db      	ldr	r3, [r3, #12]
 8006688:	68db      	ldr	r3, [r3, #12]
 800668a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	3304      	adds	r3, #4
 8006690:	4618      	mov	r0, r3
 8006692:	f7fe facd 	bl	8004c30 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8006696:	4b0d      	ldr	r3, [pc, #52]	@ (80066cc <prvCheckTasksWaitingTermination+0x54>)
 8006698:	681b      	ldr	r3, [r3, #0]
 800669a:	3b01      	subs	r3, #1
 800669c:	4a0b      	ldr	r2, [pc, #44]	@ (80066cc <prvCheckTasksWaitingTermination+0x54>)
 800669e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80066a0:	4b0b      	ldr	r3, [pc, #44]	@ (80066d0 <prvCheckTasksWaitingTermination+0x58>)
 80066a2:	681b      	ldr	r3, [r3, #0]
 80066a4:	3b01      	subs	r3, #1
 80066a6:	4a0a      	ldr	r2, [pc, #40]	@ (80066d0 <prvCheckTasksWaitingTermination+0x58>)
 80066a8:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80066aa:	f7fe fc0f 	bl	8004ecc <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80066ae:	6878      	ldr	r0, [r7, #4]
 80066b0:	f000 f810 	bl	80066d4 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80066b4:	4b06      	ldr	r3, [pc, #24]	@ (80066d0 <prvCheckTasksWaitingTermination+0x58>)
 80066b6:	681b      	ldr	r3, [r3, #0]
 80066b8:	2b00      	cmp	r3, #0
 80066ba:	d1e1      	bne.n	8006680 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80066bc:	bf00      	nop
 80066be:	bf00      	nop
 80066c0:	3708      	adds	r7, #8
 80066c2:	46bd      	mov	sp, r7
 80066c4:	bd80      	pop	{r7, pc}
 80066c6:	bf00      	nop
 80066c8:	20002c78 	.word	0x20002c78
 80066cc:	20002ca4 	.word	0x20002ca4
 80066d0:	20002c8c 	.word	0x20002c8c

080066d4 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80066d4:	b580      	push	{r7, lr}
 80066d6:	b084      	sub	sp, #16
 80066d8:	af00      	add	r7, sp, #0
 80066da:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	3354      	adds	r3, #84	@ 0x54
 80066e0:	4618      	mov	r0, r3
 80066e2:	f000 feb9 	bl	8007458 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80066e6:	687b      	ldr	r3, [r7, #4]
 80066e8:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 80066ec:	2b00      	cmp	r3, #0
 80066ee:	d108      	bne.n	8006702 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80066f4:	4618      	mov	r0, r3
 80066f6:	f7fe f8f7 	bl	80048e8 <vPortFree>
				vPortFree( pxTCB );
 80066fa:	6878      	ldr	r0, [r7, #4]
 80066fc:	f7fe f8f4 	bl	80048e8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8006700:	e019      	b.n	8006736 <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8006708:	2b01      	cmp	r3, #1
 800670a:	d103      	bne.n	8006714 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800670c:	6878      	ldr	r0, [r7, #4]
 800670e:	f7fe f8eb 	bl	80048e8 <vPortFree>
	}
 8006712:	e010      	b.n	8006736 <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800671a:	2b02      	cmp	r3, #2
 800671c:	d00b      	beq.n	8006736 <prvDeleteTCB+0x62>
	__asm volatile
 800671e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006722:	f383 8811 	msr	BASEPRI, r3
 8006726:	f3bf 8f6f 	isb	sy
 800672a:	f3bf 8f4f 	dsb	sy
 800672e:	60fb      	str	r3, [r7, #12]
}
 8006730:	bf00      	nop
 8006732:	bf00      	nop
 8006734:	e7fd      	b.n	8006732 <prvDeleteTCB+0x5e>
	}
 8006736:	bf00      	nop
 8006738:	3710      	adds	r7, #16
 800673a:	46bd      	mov	sp, r7
 800673c:	bd80      	pop	{r7, pc}
	...

08006740 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8006740:	b480      	push	{r7}
 8006742:	b083      	sub	sp, #12
 8006744:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006746:	4b0c      	ldr	r3, [pc, #48]	@ (8006778 <prvResetNextTaskUnblockTime+0x38>)
 8006748:	681b      	ldr	r3, [r3, #0]
 800674a:	681b      	ldr	r3, [r3, #0]
 800674c:	2b00      	cmp	r3, #0
 800674e:	d104      	bne.n	800675a <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8006750:	4b0a      	ldr	r3, [pc, #40]	@ (800677c <prvResetNextTaskUnblockTime+0x3c>)
 8006752:	f04f 32ff 	mov.w	r2, #4294967295
 8006756:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8006758:	e008      	b.n	800676c <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800675a:	4b07      	ldr	r3, [pc, #28]	@ (8006778 <prvResetNextTaskUnblockTime+0x38>)
 800675c:	681b      	ldr	r3, [r3, #0]
 800675e:	68db      	ldr	r3, [r3, #12]
 8006760:	68db      	ldr	r3, [r3, #12]
 8006762:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	685b      	ldr	r3, [r3, #4]
 8006768:	4a04      	ldr	r2, [pc, #16]	@ (800677c <prvResetNextTaskUnblockTime+0x3c>)
 800676a:	6013      	str	r3, [r2, #0]
}
 800676c:	bf00      	nop
 800676e:	370c      	adds	r7, #12
 8006770:	46bd      	mov	sp, r7
 8006772:	bc80      	pop	{r7}
 8006774:	4770      	bx	lr
 8006776:	bf00      	nop
 8006778:	20002c5c 	.word	0x20002c5c
 800677c:	20002cc4 	.word	0x20002cc4

08006780 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8006780:	b480      	push	{r7}
 8006782:	b083      	sub	sp, #12
 8006784:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8006786:	4b0b      	ldr	r3, [pc, #44]	@ (80067b4 <xTaskGetSchedulerState+0x34>)
 8006788:	681b      	ldr	r3, [r3, #0]
 800678a:	2b00      	cmp	r3, #0
 800678c:	d102      	bne.n	8006794 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800678e:	2301      	movs	r3, #1
 8006790:	607b      	str	r3, [r7, #4]
 8006792:	e008      	b.n	80067a6 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006794:	4b08      	ldr	r3, [pc, #32]	@ (80067b8 <xTaskGetSchedulerState+0x38>)
 8006796:	681b      	ldr	r3, [r3, #0]
 8006798:	2b00      	cmp	r3, #0
 800679a:	d102      	bne.n	80067a2 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800679c:	2302      	movs	r3, #2
 800679e:	607b      	str	r3, [r7, #4]
 80067a0:	e001      	b.n	80067a6 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80067a2:	2300      	movs	r3, #0
 80067a4:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80067a6:	687b      	ldr	r3, [r7, #4]
	}
 80067a8:	4618      	mov	r0, r3
 80067aa:	370c      	adds	r7, #12
 80067ac:	46bd      	mov	sp, r7
 80067ae:	bc80      	pop	{r7}
 80067b0:	4770      	bx	lr
 80067b2:	bf00      	nop
 80067b4:	20002cb0 	.word	0x20002cb0
 80067b8:	20002ccc 	.word	0x20002ccc

080067bc <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80067bc:	b580      	push	{r7, lr}
 80067be:	b086      	sub	sp, #24
 80067c0:	af00      	add	r7, sp, #0
 80067c2:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 80067c8:	2300      	movs	r3, #0
 80067ca:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	2b00      	cmp	r3, #0
 80067d0:	d058      	beq.n	8006884 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 80067d2:	4b2f      	ldr	r3, [pc, #188]	@ (8006890 <xTaskPriorityDisinherit+0xd4>)
 80067d4:	681b      	ldr	r3, [r3, #0]
 80067d6:	693a      	ldr	r2, [r7, #16]
 80067d8:	429a      	cmp	r2, r3
 80067da:	d00b      	beq.n	80067f4 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 80067dc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80067e0:	f383 8811 	msr	BASEPRI, r3
 80067e4:	f3bf 8f6f 	isb	sy
 80067e8:	f3bf 8f4f 	dsb	sy
 80067ec:	60fb      	str	r3, [r7, #12]
}
 80067ee:	bf00      	nop
 80067f0:	bf00      	nop
 80067f2:	e7fd      	b.n	80067f0 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 80067f4:	693b      	ldr	r3, [r7, #16]
 80067f6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80067f8:	2b00      	cmp	r3, #0
 80067fa:	d10b      	bne.n	8006814 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 80067fc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006800:	f383 8811 	msr	BASEPRI, r3
 8006804:	f3bf 8f6f 	isb	sy
 8006808:	f3bf 8f4f 	dsb	sy
 800680c:	60bb      	str	r3, [r7, #8]
}
 800680e:	bf00      	nop
 8006810:	bf00      	nop
 8006812:	e7fd      	b.n	8006810 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8006814:	693b      	ldr	r3, [r7, #16]
 8006816:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006818:	1e5a      	subs	r2, r3, #1
 800681a:	693b      	ldr	r3, [r7, #16]
 800681c:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800681e:	693b      	ldr	r3, [r7, #16]
 8006820:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006822:	693b      	ldr	r3, [r7, #16]
 8006824:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006826:	429a      	cmp	r2, r3
 8006828:	d02c      	beq.n	8006884 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800682a:	693b      	ldr	r3, [r7, #16]
 800682c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800682e:	2b00      	cmp	r3, #0
 8006830:	d128      	bne.n	8006884 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006832:	693b      	ldr	r3, [r7, #16]
 8006834:	3304      	adds	r3, #4
 8006836:	4618      	mov	r0, r3
 8006838:	f7fe f9fa 	bl	8004c30 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800683c:	693b      	ldr	r3, [r7, #16]
 800683e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8006840:	693b      	ldr	r3, [r7, #16]
 8006842:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006844:	693b      	ldr	r3, [r7, #16]
 8006846:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006848:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800684c:	693b      	ldr	r3, [r7, #16]
 800684e:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8006850:	693b      	ldr	r3, [r7, #16]
 8006852:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006854:	4b0f      	ldr	r3, [pc, #60]	@ (8006894 <xTaskPriorityDisinherit+0xd8>)
 8006856:	681b      	ldr	r3, [r3, #0]
 8006858:	429a      	cmp	r2, r3
 800685a:	d903      	bls.n	8006864 <xTaskPriorityDisinherit+0xa8>
 800685c:	693b      	ldr	r3, [r7, #16]
 800685e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006860:	4a0c      	ldr	r2, [pc, #48]	@ (8006894 <xTaskPriorityDisinherit+0xd8>)
 8006862:	6013      	str	r3, [r2, #0]
 8006864:	693b      	ldr	r3, [r7, #16]
 8006866:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006868:	4613      	mov	r3, r2
 800686a:	009b      	lsls	r3, r3, #2
 800686c:	4413      	add	r3, r2
 800686e:	009b      	lsls	r3, r3, #2
 8006870:	4a09      	ldr	r2, [pc, #36]	@ (8006898 <xTaskPriorityDisinherit+0xdc>)
 8006872:	441a      	add	r2, r3
 8006874:	693b      	ldr	r3, [r7, #16]
 8006876:	3304      	adds	r3, #4
 8006878:	4619      	mov	r1, r3
 800687a:	4610      	mov	r0, r2
 800687c:	f7fe f97d 	bl	8004b7a <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8006880:	2301      	movs	r3, #1
 8006882:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8006884:	697b      	ldr	r3, [r7, #20]
	}
 8006886:	4618      	mov	r0, r3
 8006888:	3718      	adds	r7, #24
 800688a:	46bd      	mov	sp, r7
 800688c:	bd80      	pop	{r7, pc}
 800688e:	bf00      	nop
 8006890:	200027d0 	.word	0x200027d0
 8006894:	20002cac 	.word	0x20002cac
 8006898:	200027d4 	.word	0x200027d4

0800689c <xTaskNotifyWait>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskNotifyWait( uint32_t ulBitsToClearOnEntry, uint32_t ulBitsToClearOnExit, uint32_t *pulNotificationValue, TickType_t xTicksToWait )
	{
 800689c:	b580      	push	{r7, lr}
 800689e:	b086      	sub	sp, #24
 80068a0:	af00      	add	r7, sp, #0
 80068a2:	60f8      	str	r0, [r7, #12]
 80068a4:	60b9      	str	r1, [r7, #8]
 80068a6:	607a      	str	r2, [r7, #4]
 80068a8:	603b      	str	r3, [r7, #0]
	BaseType_t xReturn;

		taskENTER_CRITICAL();
 80068aa:	f7fe fadf 	bl	8004e6c <vPortEnterCritical>
		{
			/* Only block if a notification is not already pending. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 80068ae:	4b29      	ldr	r3, [pc, #164]	@ (8006954 <xTaskNotifyWait+0xb8>)
 80068b0:	681b      	ldr	r3, [r3, #0]
 80068b2:	f893 30a4 	ldrb.w	r3, [r3, #164]	@ 0xa4
 80068b6:	b2db      	uxtb	r3, r3
 80068b8:	2b02      	cmp	r3, #2
 80068ba:	d01c      	beq.n	80068f6 <xTaskNotifyWait+0x5a>
			{
				/* Clear bits in the task's notification value as bits may get
				set	by the notifying task or interrupt.  This can be used to
				clear the value to zero. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnEntry;
 80068bc:	4b25      	ldr	r3, [pc, #148]	@ (8006954 <xTaskNotifyWait+0xb8>)
 80068be:	681b      	ldr	r3, [r3, #0]
 80068c0:	f8d3 10a0 	ldr.w	r1, [r3, #160]	@ 0xa0
 80068c4:	68fa      	ldr	r2, [r7, #12]
 80068c6:	43d2      	mvns	r2, r2
 80068c8:	400a      	ands	r2, r1
 80068ca:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0

				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
 80068ce:	4b21      	ldr	r3, [pc, #132]	@ (8006954 <xTaskNotifyWait+0xb8>)
 80068d0:	681b      	ldr	r3, [r3, #0]
 80068d2:	2201      	movs	r2, #1
 80068d4:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4

				if( xTicksToWait > ( TickType_t ) 0 )
 80068d8:	683b      	ldr	r3, [r7, #0]
 80068da:	2b00      	cmp	r3, #0
 80068dc:	d00b      	beq.n	80068f6 <xTaskNotifyWait+0x5a>
				{
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80068de:	2101      	movs	r1, #1
 80068e0:	6838      	ldr	r0, [r7, #0]
 80068e2:	f000 f9e3 	bl	8006cac <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
 80068e6:	4b1c      	ldr	r3, [pc, #112]	@ (8006958 <xTaskNotifyWait+0xbc>)
 80068e8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80068ec:	601a      	str	r2, [r3, #0]
 80068ee:	f3bf 8f4f 	dsb	sy
 80068f2:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 80068f6:	f7fe fae9 	bl	8004ecc <vPortExitCritical>

		taskENTER_CRITICAL();
 80068fa:	f7fe fab7 	bl	8004e6c <vPortEnterCritical>
		{
			traceTASK_NOTIFY_WAIT();

			if( pulNotificationValue != NULL )
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	2b00      	cmp	r3, #0
 8006902:	d005      	beq.n	8006910 <xTaskNotifyWait+0x74>
			{
				/* Output the current notification value, which may or may not
				have changed. */
				*pulNotificationValue = pxCurrentTCB->ulNotifiedValue;
 8006904:	4b13      	ldr	r3, [pc, #76]	@ (8006954 <xTaskNotifyWait+0xb8>)
 8006906:	681b      	ldr	r3, [r3, #0]
 8006908:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	601a      	str	r2, [r3, #0]

			/* If ucNotifyValue is set then either the task never entered the
			blocked state (because a notification was already pending) or the
			task unblocked because of a notification.  Otherwise the task
			unblocked because of a timeout. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 8006910:	4b10      	ldr	r3, [pc, #64]	@ (8006954 <xTaskNotifyWait+0xb8>)
 8006912:	681b      	ldr	r3, [r3, #0]
 8006914:	f893 30a4 	ldrb.w	r3, [r3, #164]	@ 0xa4
 8006918:	b2db      	uxtb	r3, r3
 800691a:	2b02      	cmp	r3, #2
 800691c:	d002      	beq.n	8006924 <xTaskNotifyWait+0x88>
			{
				/* A notification was not received. */
				xReturn = pdFALSE;
 800691e:	2300      	movs	r3, #0
 8006920:	617b      	str	r3, [r7, #20]
 8006922:	e00a      	b.n	800693a <xTaskNotifyWait+0x9e>
			}
			else
			{
				/* A notification was already pending or a notification was
				received while the task was waiting. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnExit;
 8006924:	4b0b      	ldr	r3, [pc, #44]	@ (8006954 <xTaskNotifyWait+0xb8>)
 8006926:	681b      	ldr	r3, [r3, #0]
 8006928:	f8d3 10a0 	ldr.w	r1, [r3, #160]	@ 0xa0
 800692c:	68ba      	ldr	r2, [r7, #8]
 800692e:	43d2      	mvns	r2, r2
 8006930:	400a      	ands	r2, r1
 8006932:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
				xReturn = pdTRUE;
 8006936:	2301      	movs	r3, #1
 8006938:	617b      	str	r3, [r7, #20]
			}

			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800693a:	4b06      	ldr	r3, [pc, #24]	@ (8006954 <xTaskNotifyWait+0xb8>)
 800693c:	681b      	ldr	r3, [r3, #0]
 800693e:	2200      	movs	r2, #0
 8006940:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
		}
		taskEXIT_CRITICAL();
 8006944:	f7fe fac2 	bl	8004ecc <vPortExitCritical>

		return xReturn;
 8006948:	697b      	ldr	r3, [r7, #20]
	}
 800694a:	4618      	mov	r0, r3
 800694c:	3718      	adds	r7, #24
 800694e:	46bd      	mov	sp, r7
 8006950:	bd80      	pop	{r7, pc}
 8006952:	bf00      	nop
 8006954:	200027d0 	.word	0x200027d0
 8006958:	e000ed04 	.word	0xe000ed04

0800695c <xTaskGenericNotify>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotify( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue )
	{
 800695c:	b580      	push	{r7, lr}
 800695e:	b08a      	sub	sp, #40	@ 0x28
 8006960:	af00      	add	r7, sp, #0
 8006962:	60f8      	str	r0, [r7, #12]
 8006964:	60b9      	str	r1, [r7, #8]
 8006966:	603b      	str	r3, [r7, #0]
 8006968:	4613      	mov	r3, r2
 800696a:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	BaseType_t xReturn = pdPASS;
 800696c:	2301      	movs	r3, #1
 800696e:	627b      	str	r3, [r7, #36]	@ 0x24
	uint8_t ucOriginalNotifyState;

		configASSERT( xTaskToNotify );
 8006970:	68fb      	ldr	r3, [r7, #12]
 8006972:	2b00      	cmp	r3, #0
 8006974:	d10b      	bne.n	800698e <xTaskGenericNotify+0x32>
	__asm volatile
 8006976:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800697a:	f383 8811 	msr	BASEPRI, r3
 800697e:	f3bf 8f6f 	isb	sy
 8006982:	f3bf 8f4f 	dsb	sy
 8006986:	61bb      	str	r3, [r7, #24]
}
 8006988:	bf00      	nop
 800698a:	bf00      	nop
 800698c:	e7fd      	b.n	800698a <xTaskGenericNotify+0x2e>
		pxTCB = xTaskToNotify;
 800698e:	68fb      	ldr	r3, [r7, #12]
 8006990:	623b      	str	r3, [r7, #32]

		taskENTER_CRITICAL();
 8006992:	f7fe fa6b 	bl	8004e6c <vPortEnterCritical>
		{
			if( pulPreviousNotificationValue != NULL )
 8006996:	683b      	ldr	r3, [r7, #0]
 8006998:	2b00      	cmp	r3, #0
 800699a:	d004      	beq.n	80069a6 <xTaskGenericNotify+0x4a>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 800699c:	6a3b      	ldr	r3, [r7, #32]
 800699e:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 80069a2:	683b      	ldr	r3, [r7, #0]
 80069a4:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 80069a6:	6a3b      	ldr	r3, [r7, #32]
 80069a8:	f893 30a4 	ldrb.w	r3, [r3, #164]	@ 0xa4
 80069ac:	77fb      	strb	r3, [r7, #31]

			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 80069ae:	6a3b      	ldr	r3, [r7, #32]
 80069b0:	2202      	movs	r2, #2
 80069b2:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4

			switch( eAction )
 80069b6:	79fb      	ldrb	r3, [r7, #7]
 80069b8:	2b04      	cmp	r3, #4
 80069ba:	d82e      	bhi.n	8006a1a <xTaskGenericNotify+0xbe>
 80069bc:	a201      	add	r2, pc, #4	@ (adr r2, 80069c4 <xTaskGenericNotify+0x68>)
 80069be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80069c2:	bf00      	nop
 80069c4:	08006a3f 	.word	0x08006a3f
 80069c8:	080069d9 	.word	0x080069d9
 80069cc:	080069eb 	.word	0x080069eb
 80069d0:	080069fb 	.word	0x080069fb
 80069d4:	08006a05 	.word	0x08006a05
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 80069d8:	6a3b      	ldr	r3, [r7, #32]
 80069da:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 80069de:	68bb      	ldr	r3, [r7, #8]
 80069e0:	431a      	orrs	r2, r3
 80069e2:	6a3b      	ldr	r3, [r7, #32]
 80069e4:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					break;
 80069e8:	e02c      	b.n	8006a44 <xTaskGenericNotify+0xe8>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 80069ea:	6a3b      	ldr	r3, [r7, #32]
 80069ec:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80069f0:	1c5a      	adds	r2, r3, #1
 80069f2:	6a3b      	ldr	r3, [r7, #32]
 80069f4:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					break;
 80069f8:	e024      	b.n	8006a44 <xTaskGenericNotify+0xe8>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 80069fa:	6a3b      	ldr	r3, [r7, #32]
 80069fc:	68ba      	ldr	r2, [r7, #8]
 80069fe:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					break;
 8006a02:	e01f      	b.n	8006a44 <xTaskGenericNotify+0xe8>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 8006a04:	7ffb      	ldrb	r3, [r7, #31]
 8006a06:	2b02      	cmp	r3, #2
 8006a08:	d004      	beq.n	8006a14 <xTaskGenericNotify+0xb8>
					{
						pxTCB->ulNotifiedValue = ulValue;
 8006a0a:	6a3b      	ldr	r3, [r7, #32]
 8006a0c:	68ba      	ldr	r2, [r7, #8]
 8006a0e:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 8006a12:	e017      	b.n	8006a44 <xTaskGenericNotify+0xe8>
						xReturn = pdFAIL;
 8006a14:	2300      	movs	r3, #0
 8006a16:	627b      	str	r3, [r7, #36]	@ 0x24
					break;
 8006a18:	e014      	b.n	8006a44 <xTaskGenericNotify+0xe8>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 8006a1a:	6a3b      	ldr	r3, [r7, #32]
 8006a1c:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8006a20:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006a24:	d00d      	beq.n	8006a42 <xTaskGenericNotify+0xe6>
	__asm volatile
 8006a26:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006a2a:	f383 8811 	msr	BASEPRI, r3
 8006a2e:	f3bf 8f6f 	isb	sy
 8006a32:	f3bf 8f4f 	dsb	sy
 8006a36:	617b      	str	r3, [r7, #20]
}
 8006a38:	bf00      	nop
 8006a3a:	bf00      	nop
 8006a3c:	e7fd      	b.n	8006a3a <xTaskGenericNotify+0xde>
					break;
 8006a3e:	bf00      	nop
 8006a40:	e000      	b.n	8006a44 <xTaskGenericNotify+0xe8>

					break;
 8006a42:	bf00      	nop

			traceTASK_NOTIFY();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 8006a44:	7ffb      	ldrb	r3, [r7, #31]
 8006a46:	2b01      	cmp	r3, #1
 8006a48:	d13b      	bne.n	8006ac2 <xTaskGenericNotify+0x166>
			{
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006a4a:	6a3b      	ldr	r3, [r7, #32]
 8006a4c:	3304      	adds	r3, #4
 8006a4e:	4618      	mov	r0, r3
 8006a50:	f7fe f8ee 	bl	8004c30 <uxListRemove>
				prvAddTaskToReadyList( pxTCB );
 8006a54:	6a3b      	ldr	r3, [r7, #32]
 8006a56:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006a58:	4b1d      	ldr	r3, [pc, #116]	@ (8006ad0 <xTaskGenericNotify+0x174>)
 8006a5a:	681b      	ldr	r3, [r3, #0]
 8006a5c:	429a      	cmp	r2, r3
 8006a5e:	d903      	bls.n	8006a68 <xTaskGenericNotify+0x10c>
 8006a60:	6a3b      	ldr	r3, [r7, #32]
 8006a62:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006a64:	4a1a      	ldr	r2, [pc, #104]	@ (8006ad0 <xTaskGenericNotify+0x174>)
 8006a66:	6013      	str	r3, [r2, #0]
 8006a68:	6a3b      	ldr	r3, [r7, #32]
 8006a6a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006a6c:	4613      	mov	r3, r2
 8006a6e:	009b      	lsls	r3, r3, #2
 8006a70:	4413      	add	r3, r2
 8006a72:	009b      	lsls	r3, r3, #2
 8006a74:	4a17      	ldr	r2, [pc, #92]	@ (8006ad4 <xTaskGenericNotify+0x178>)
 8006a76:	441a      	add	r2, r3
 8006a78:	6a3b      	ldr	r3, [r7, #32]
 8006a7a:	3304      	adds	r3, #4
 8006a7c:	4619      	mov	r1, r3
 8006a7e:	4610      	mov	r0, r2
 8006a80:	f7fe f87b 	bl	8004b7a <vListInsertEnd>

				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 8006a84:	6a3b      	ldr	r3, [r7, #32]
 8006a86:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006a88:	2b00      	cmp	r3, #0
 8006a8a:	d00b      	beq.n	8006aa4 <xTaskGenericNotify+0x148>
	__asm volatile
 8006a8c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006a90:	f383 8811 	msr	BASEPRI, r3
 8006a94:	f3bf 8f6f 	isb	sy
 8006a98:	f3bf 8f4f 	dsb	sy
 8006a9c:	613b      	str	r3, [r7, #16]
}
 8006a9e:	bf00      	nop
 8006aa0:	bf00      	nop
 8006aa2:	e7fd      	b.n	8006aa0 <xTaskGenericNotify+0x144>
					earliest possible time. */
					prvResetNextTaskUnblockTime();
				}
				#endif

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8006aa4:	6a3b      	ldr	r3, [r7, #32]
 8006aa6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006aa8:	4b0b      	ldr	r3, [pc, #44]	@ (8006ad8 <xTaskGenericNotify+0x17c>)
 8006aaa:	681b      	ldr	r3, [r3, #0]
 8006aac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006aae:	429a      	cmp	r2, r3
 8006ab0:	d907      	bls.n	8006ac2 <xTaskGenericNotify+0x166>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					taskYIELD_IF_USING_PREEMPTION();
 8006ab2:	4b0a      	ldr	r3, [pc, #40]	@ (8006adc <xTaskGenericNotify+0x180>)
 8006ab4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006ab8:	601a      	str	r2, [r3, #0]
 8006aba:	f3bf 8f4f 	dsb	sy
 8006abe:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 8006ac2:	f7fe fa03 	bl	8004ecc <vPortExitCritical>

		return xReturn;
 8006ac6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
	}
 8006ac8:	4618      	mov	r0, r3
 8006aca:	3728      	adds	r7, #40	@ 0x28
 8006acc:	46bd      	mov	sp, r7
 8006ace:	bd80      	pop	{r7, pc}
 8006ad0:	20002cac 	.word	0x20002cac
 8006ad4:	200027d4 	.word	0x200027d4
 8006ad8:	200027d0 	.word	0x200027d0
 8006adc:	e000ed04 	.word	0xe000ed04

08006ae0 <xTaskGenericNotifyFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotifyFromISR( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue, BaseType_t *pxHigherPriorityTaskWoken )
	{
 8006ae0:	b580      	push	{r7, lr}
 8006ae2:	b08e      	sub	sp, #56	@ 0x38
 8006ae4:	af00      	add	r7, sp, #0
 8006ae6:	60f8      	str	r0, [r7, #12]
 8006ae8:	60b9      	str	r1, [r7, #8]
 8006aea:	603b      	str	r3, [r7, #0]
 8006aec:	4613      	mov	r3, r2
 8006aee:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	uint8_t ucOriginalNotifyState;
	BaseType_t xReturn = pdPASS;
 8006af0:	2301      	movs	r3, #1
 8006af2:	637b      	str	r3, [r7, #52]	@ 0x34
	UBaseType_t uxSavedInterruptStatus;

		configASSERT( xTaskToNotify );
 8006af4:	68fb      	ldr	r3, [r7, #12]
 8006af6:	2b00      	cmp	r3, #0
 8006af8:	d10b      	bne.n	8006b12 <xTaskGenericNotifyFromISR+0x32>
	__asm volatile
 8006afa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006afe:	f383 8811 	msr	BASEPRI, r3
 8006b02:	f3bf 8f6f 	isb	sy
 8006b06:	f3bf 8f4f 	dsb	sy
 8006b0a:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8006b0c:	bf00      	nop
 8006b0e:	bf00      	nop
 8006b10:	e7fd      	b.n	8006b0e <xTaskGenericNotifyFromISR+0x2e>
		below the maximum system call interrupt priority.  FreeRTOS maintains a
		separate interrupt safe API to ensure interrupt entry is as fast and as
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8006b12:	f7fe fa6d 	bl	8004ff0 <vPortValidateInterruptPriority>

		pxTCB = xTaskToNotify;
 8006b16:	68fb      	ldr	r3, [r7, #12]
 8006b18:	633b      	str	r3, [r7, #48]	@ 0x30
	__asm volatile
 8006b1a:	f3ef 8211 	mrs	r2, BASEPRI
 8006b1e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006b22:	f383 8811 	msr	BASEPRI, r3
 8006b26:	f3bf 8f6f 	isb	sy
 8006b2a:	f3bf 8f4f 	dsb	sy
 8006b2e:	623a      	str	r2, [r7, #32]
 8006b30:	61fb      	str	r3, [r7, #28]
	return ulOriginalBASEPRI;
 8006b32:	6a3b      	ldr	r3, [r7, #32]

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8006b34:	62fb      	str	r3, [r7, #44]	@ 0x2c
		{
			if( pulPreviousNotificationValue != NULL )
 8006b36:	683b      	ldr	r3, [r7, #0]
 8006b38:	2b00      	cmp	r3, #0
 8006b3a:	d004      	beq.n	8006b46 <xTaskGenericNotifyFromISR+0x66>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 8006b3c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b3e:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 8006b42:	683b      	ldr	r3, [r7, #0]
 8006b44:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 8006b46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b48:	f893 30a4 	ldrb.w	r3, [r3, #164]	@ 0xa4
 8006b4c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 8006b50:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b52:	2202      	movs	r2, #2
 8006b54:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4

			switch( eAction )
 8006b58:	79fb      	ldrb	r3, [r7, #7]
 8006b5a:	2b04      	cmp	r3, #4
 8006b5c:	d82e      	bhi.n	8006bbc <xTaskGenericNotifyFromISR+0xdc>
 8006b5e:	a201      	add	r2, pc, #4	@ (adr r2, 8006b64 <xTaskGenericNotifyFromISR+0x84>)
 8006b60:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006b64:	08006be1 	.word	0x08006be1
 8006b68:	08006b79 	.word	0x08006b79
 8006b6c:	08006b8b 	.word	0x08006b8b
 8006b70:	08006b9b 	.word	0x08006b9b
 8006b74:	08006ba5 	.word	0x08006ba5
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 8006b78:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b7a:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 8006b7e:	68bb      	ldr	r3, [r7, #8]
 8006b80:	431a      	orrs	r2, r3
 8006b82:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b84:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					break;
 8006b88:	e02d      	b.n	8006be6 <xTaskGenericNotifyFromISR+0x106>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 8006b8a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b8c:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8006b90:	1c5a      	adds	r2, r3, #1
 8006b92:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b94:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					break;
 8006b98:	e025      	b.n	8006be6 <xTaskGenericNotifyFromISR+0x106>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 8006b9a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b9c:	68ba      	ldr	r2, [r7, #8]
 8006b9e:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					break;
 8006ba2:	e020      	b.n	8006be6 <xTaskGenericNotifyFromISR+0x106>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 8006ba4:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8006ba8:	2b02      	cmp	r3, #2
 8006baa:	d004      	beq.n	8006bb6 <xTaskGenericNotifyFromISR+0xd6>
					{
						pxTCB->ulNotifiedValue = ulValue;
 8006bac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006bae:	68ba      	ldr	r2, [r7, #8]
 8006bb0:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 8006bb4:	e017      	b.n	8006be6 <xTaskGenericNotifyFromISR+0x106>
						xReturn = pdFAIL;
 8006bb6:	2300      	movs	r3, #0
 8006bb8:	637b      	str	r3, [r7, #52]	@ 0x34
					break;
 8006bba:	e014      	b.n	8006be6 <xTaskGenericNotifyFromISR+0x106>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 8006bbc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006bbe:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8006bc2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006bc6:	d00d      	beq.n	8006be4 <xTaskGenericNotifyFromISR+0x104>
	__asm volatile
 8006bc8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006bcc:	f383 8811 	msr	BASEPRI, r3
 8006bd0:	f3bf 8f6f 	isb	sy
 8006bd4:	f3bf 8f4f 	dsb	sy
 8006bd8:	61bb      	str	r3, [r7, #24]
}
 8006bda:	bf00      	nop
 8006bdc:	bf00      	nop
 8006bde:	e7fd      	b.n	8006bdc <xTaskGenericNotifyFromISR+0xfc>
					break;
 8006be0:	bf00      	nop
 8006be2:	e000      	b.n	8006be6 <xTaskGenericNotifyFromISR+0x106>
					break;
 8006be4:	bf00      	nop

			traceTASK_NOTIFY_FROM_ISR();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 8006be6:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8006bea:	2b01      	cmp	r3, #1
 8006bec:	d147      	bne.n	8006c7e <xTaskGenericNotifyFromISR+0x19e>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 8006bee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006bf0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006bf2:	2b00      	cmp	r3, #0
 8006bf4:	d00b      	beq.n	8006c0e <xTaskGenericNotifyFromISR+0x12e>
	__asm volatile
 8006bf6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006bfa:	f383 8811 	msr	BASEPRI, r3
 8006bfe:	f3bf 8f6f 	isb	sy
 8006c02:	f3bf 8f4f 	dsb	sy
 8006c06:	617b      	str	r3, [r7, #20]
}
 8006c08:	bf00      	nop
 8006c0a:	bf00      	nop
 8006c0c:	e7fd      	b.n	8006c0a <xTaskGenericNotifyFromISR+0x12a>

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006c0e:	4b21      	ldr	r3, [pc, #132]	@ (8006c94 <xTaskGenericNotifyFromISR+0x1b4>)
 8006c10:	681b      	ldr	r3, [r3, #0]
 8006c12:	2b00      	cmp	r3, #0
 8006c14:	d11d      	bne.n	8006c52 <xTaskGenericNotifyFromISR+0x172>
				{
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006c16:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006c18:	3304      	adds	r3, #4
 8006c1a:	4618      	mov	r0, r3
 8006c1c:	f7fe f808 	bl	8004c30 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8006c20:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006c22:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006c24:	4b1c      	ldr	r3, [pc, #112]	@ (8006c98 <xTaskGenericNotifyFromISR+0x1b8>)
 8006c26:	681b      	ldr	r3, [r3, #0]
 8006c28:	429a      	cmp	r2, r3
 8006c2a:	d903      	bls.n	8006c34 <xTaskGenericNotifyFromISR+0x154>
 8006c2c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006c2e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006c30:	4a19      	ldr	r2, [pc, #100]	@ (8006c98 <xTaskGenericNotifyFromISR+0x1b8>)
 8006c32:	6013      	str	r3, [r2, #0]
 8006c34:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006c36:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006c38:	4613      	mov	r3, r2
 8006c3a:	009b      	lsls	r3, r3, #2
 8006c3c:	4413      	add	r3, r2
 8006c3e:	009b      	lsls	r3, r3, #2
 8006c40:	4a16      	ldr	r2, [pc, #88]	@ (8006c9c <xTaskGenericNotifyFromISR+0x1bc>)
 8006c42:	441a      	add	r2, r3
 8006c44:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006c46:	3304      	adds	r3, #4
 8006c48:	4619      	mov	r1, r3
 8006c4a:	4610      	mov	r0, r2
 8006c4c:	f7fd ff95 	bl	8004b7a <vListInsertEnd>
 8006c50:	e005      	b.n	8006c5e <xTaskGenericNotifyFromISR+0x17e>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 8006c52:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006c54:	3318      	adds	r3, #24
 8006c56:	4619      	mov	r1, r3
 8006c58:	4811      	ldr	r0, [pc, #68]	@ (8006ca0 <xTaskGenericNotifyFromISR+0x1c0>)
 8006c5a:	f7fd ff8e 	bl	8004b7a <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8006c5e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006c60:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006c62:	4b10      	ldr	r3, [pc, #64]	@ (8006ca4 <xTaskGenericNotifyFromISR+0x1c4>)
 8006c64:	681b      	ldr	r3, [r3, #0]
 8006c66:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006c68:	429a      	cmp	r2, r3
 8006c6a:	d908      	bls.n	8006c7e <xTaskGenericNotifyFromISR+0x19e>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
 8006c6c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006c6e:	2b00      	cmp	r3, #0
 8006c70:	d002      	beq.n	8006c78 <xTaskGenericNotifyFromISR+0x198>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
 8006c72:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006c74:	2201      	movs	r2, #1
 8006c76:	601a      	str	r2, [r3, #0]
					}

					/* Mark that a yield is pending in case the user is not
					using the "xHigherPriorityTaskWoken" parameter to an ISR
					safe FreeRTOS function. */
					xYieldPending = pdTRUE;
 8006c78:	4b0b      	ldr	r3, [pc, #44]	@ (8006ca8 <xTaskGenericNotifyFromISR+0x1c8>)
 8006c7a:	2201      	movs	r2, #1
 8006c7c:	601a      	str	r2, [r3, #0]
 8006c7e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006c80:	613b      	str	r3, [r7, #16]
	__asm volatile
 8006c82:	693b      	ldr	r3, [r7, #16]
 8006c84:	f383 8811 	msr	BASEPRI, r3
}
 8006c88:	bf00      	nop
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

		return xReturn;
 8006c8a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
	}
 8006c8c:	4618      	mov	r0, r3
 8006c8e:	3738      	adds	r7, #56	@ 0x38
 8006c90:	46bd      	mov	sp, r7
 8006c92:	bd80      	pop	{r7, pc}
 8006c94:	20002ccc 	.word	0x20002ccc
 8006c98:	20002cac 	.word	0x20002cac
 8006c9c:	200027d4 	.word	0x200027d4
 8006ca0:	20002c64 	.word	0x20002c64
 8006ca4:	200027d0 	.word	0x200027d0
 8006ca8:	20002cb8 	.word	0x20002cb8

08006cac <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8006cac:	b580      	push	{r7, lr}
 8006cae:	b084      	sub	sp, #16
 8006cb0:	af00      	add	r7, sp, #0
 8006cb2:	6078      	str	r0, [r7, #4]
 8006cb4:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8006cb6:	4b21      	ldr	r3, [pc, #132]	@ (8006d3c <prvAddCurrentTaskToDelayedList+0x90>)
 8006cb8:	681b      	ldr	r3, [r3, #0]
 8006cba:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006cbc:	4b20      	ldr	r3, [pc, #128]	@ (8006d40 <prvAddCurrentTaskToDelayedList+0x94>)
 8006cbe:	681b      	ldr	r3, [r3, #0]
 8006cc0:	3304      	adds	r3, #4
 8006cc2:	4618      	mov	r0, r3
 8006cc4:	f7fd ffb4 	bl	8004c30 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8006cc8:	687b      	ldr	r3, [r7, #4]
 8006cca:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006cce:	d10a      	bne.n	8006ce6 <prvAddCurrentTaskToDelayedList+0x3a>
 8006cd0:	683b      	ldr	r3, [r7, #0]
 8006cd2:	2b00      	cmp	r3, #0
 8006cd4:	d007      	beq.n	8006ce6 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006cd6:	4b1a      	ldr	r3, [pc, #104]	@ (8006d40 <prvAddCurrentTaskToDelayedList+0x94>)
 8006cd8:	681b      	ldr	r3, [r3, #0]
 8006cda:	3304      	adds	r3, #4
 8006cdc:	4619      	mov	r1, r3
 8006cde:	4819      	ldr	r0, [pc, #100]	@ (8006d44 <prvAddCurrentTaskToDelayedList+0x98>)
 8006ce0:	f7fd ff4b 	bl	8004b7a <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8006ce4:	e026      	b.n	8006d34 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8006ce6:	68fa      	ldr	r2, [r7, #12]
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	4413      	add	r3, r2
 8006cec:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8006cee:	4b14      	ldr	r3, [pc, #80]	@ (8006d40 <prvAddCurrentTaskToDelayedList+0x94>)
 8006cf0:	681b      	ldr	r3, [r3, #0]
 8006cf2:	68ba      	ldr	r2, [r7, #8]
 8006cf4:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8006cf6:	68ba      	ldr	r2, [r7, #8]
 8006cf8:	68fb      	ldr	r3, [r7, #12]
 8006cfa:	429a      	cmp	r2, r3
 8006cfc:	d209      	bcs.n	8006d12 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006cfe:	4b12      	ldr	r3, [pc, #72]	@ (8006d48 <prvAddCurrentTaskToDelayedList+0x9c>)
 8006d00:	681a      	ldr	r2, [r3, #0]
 8006d02:	4b0f      	ldr	r3, [pc, #60]	@ (8006d40 <prvAddCurrentTaskToDelayedList+0x94>)
 8006d04:	681b      	ldr	r3, [r3, #0]
 8006d06:	3304      	adds	r3, #4
 8006d08:	4619      	mov	r1, r3
 8006d0a:	4610      	mov	r0, r2
 8006d0c:	f7fd ff58 	bl	8004bc0 <vListInsert>
}
 8006d10:	e010      	b.n	8006d34 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006d12:	4b0e      	ldr	r3, [pc, #56]	@ (8006d4c <prvAddCurrentTaskToDelayedList+0xa0>)
 8006d14:	681a      	ldr	r2, [r3, #0]
 8006d16:	4b0a      	ldr	r3, [pc, #40]	@ (8006d40 <prvAddCurrentTaskToDelayedList+0x94>)
 8006d18:	681b      	ldr	r3, [r3, #0]
 8006d1a:	3304      	adds	r3, #4
 8006d1c:	4619      	mov	r1, r3
 8006d1e:	4610      	mov	r0, r2
 8006d20:	f7fd ff4e 	bl	8004bc0 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8006d24:	4b0a      	ldr	r3, [pc, #40]	@ (8006d50 <prvAddCurrentTaskToDelayedList+0xa4>)
 8006d26:	681b      	ldr	r3, [r3, #0]
 8006d28:	68ba      	ldr	r2, [r7, #8]
 8006d2a:	429a      	cmp	r2, r3
 8006d2c:	d202      	bcs.n	8006d34 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8006d2e:	4a08      	ldr	r2, [pc, #32]	@ (8006d50 <prvAddCurrentTaskToDelayedList+0xa4>)
 8006d30:	68bb      	ldr	r3, [r7, #8]
 8006d32:	6013      	str	r3, [r2, #0]
}
 8006d34:	bf00      	nop
 8006d36:	3710      	adds	r7, #16
 8006d38:	46bd      	mov	sp, r7
 8006d3a:	bd80      	pop	{r7, pc}
 8006d3c:	20002ca8 	.word	0x20002ca8
 8006d40:	200027d0 	.word	0x200027d0
 8006d44:	20002c90 	.word	0x20002c90
 8006d48:	20002c60 	.word	0x20002c60
 8006d4c:	20002c5c 	.word	0x20002c5c
 8006d50:	20002cc4 	.word	0x20002cc4

08006d54 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8006d54:	b580      	push	{r7, lr}
 8006d56:	b08a      	sub	sp, #40	@ 0x28
 8006d58:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8006d5a:	2300      	movs	r3, #0
 8006d5c:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8006d5e:	f000 fb11 	bl	8007384 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8006d62:	4b1d      	ldr	r3, [pc, #116]	@ (8006dd8 <xTimerCreateTimerTask+0x84>)
 8006d64:	681b      	ldr	r3, [r3, #0]
 8006d66:	2b00      	cmp	r3, #0
 8006d68:	d021      	beq.n	8006dae <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8006d6a:	2300      	movs	r3, #0
 8006d6c:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8006d6e:	2300      	movs	r3, #0
 8006d70:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8006d72:	1d3a      	adds	r2, r7, #4
 8006d74:	f107 0108 	add.w	r1, r7, #8
 8006d78:	f107 030c 	add.w	r3, r7, #12
 8006d7c:	4618      	mov	r0, r3
 8006d7e:	f7fd fccb 	bl	8004718 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8006d82:	6879      	ldr	r1, [r7, #4]
 8006d84:	68bb      	ldr	r3, [r7, #8]
 8006d86:	68fa      	ldr	r2, [r7, #12]
 8006d88:	9202      	str	r2, [sp, #8]
 8006d8a:	9301      	str	r3, [sp, #4]
 8006d8c:	2302      	movs	r3, #2
 8006d8e:	9300      	str	r3, [sp, #0]
 8006d90:	2300      	movs	r3, #0
 8006d92:	460a      	mov	r2, r1
 8006d94:	4911      	ldr	r1, [pc, #68]	@ (8006ddc <xTimerCreateTimerTask+0x88>)
 8006d96:	4812      	ldr	r0, [pc, #72]	@ (8006de0 <xTimerCreateTimerTask+0x8c>)
 8006d98:	f7fe fe9e 	bl	8005ad8 <xTaskCreateStatic>
 8006d9c:	4603      	mov	r3, r0
 8006d9e:	4a11      	ldr	r2, [pc, #68]	@ (8006de4 <xTimerCreateTimerTask+0x90>)
 8006da0:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8006da2:	4b10      	ldr	r3, [pc, #64]	@ (8006de4 <xTimerCreateTimerTask+0x90>)
 8006da4:	681b      	ldr	r3, [r3, #0]
 8006da6:	2b00      	cmp	r3, #0
 8006da8:	d001      	beq.n	8006dae <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8006daa:	2301      	movs	r3, #1
 8006dac:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8006dae:	697b      	ldr	r3, [r7, #20]
 8006db0:	2b00      	cmp	r3, #0
 8006db2:	d10b      	bne.n	8006dcc <xTimerCreateTimerTask+0x78>
	__asm volatile
 8006db4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006db8:	f383 8811 	msr	BASEPRI, r3
 8006dbc:	f3bf 8f6f 	isb	sy
 8006dc0:	f3bf 8f4f 	dsb	sy
 8006dc4:	613b      	str	r3, [r7, #16]
}
 8006dc6:	bf00      	nop
 8006dc8:	bf00      	nop
 8006dca:	e7fd      	b.n	8006dc8 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8006dcc:	697b      	ldr	r3, [r7, #20]
}
 8006dce:	4618      	mov	r0, r3
 8006dd0:	3718      	adds	r7, #24
 8006dd2:	46bd      	mov	sp, r7
 8006dd4:	bd80      	pop	{r7, pc}
 8006dd6:	bf00      	nop
 8006dd8:	20002d00 	.word	0x20002d00
 8006ddc:	08007ecc 	.word	0x08007ecc
 8006de0:	08006f21 	.word	0x08006f21
 8006de4:	20002d04 	.word	0x20002d04

08006de8 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8006de8:	b580      	push	{r7, lr}
 8006dea:	b08a      	sub	sp, #40	@ 0x28
 8006dec:	af00      	add	r7, sp, #0
 8006dee:	60f8      	str	r0, [r7, #12]
 8006df0:	60b9      	str	r1, [r7, #8]
 8006df2:	607a      	str	r2, [r7, #4]
 8006df4:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8006df6:	2300      	movs	r3, #0
 8006df8:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8006dfa:	68fb      	ldr	r3, [r7, #12]
 8006dfc:	2b00      	cmp	r3, #0
 8006dfe:	d10b      	bne.n	8006e18 <xTimerGenericCommand+0x30>
	__asm volatile
 8006e00:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006e04:	f383 8811 	msr	BASEPRI, r3
 8006e08:	f3bf 8f6f 	isb	sy
 8006e0c:	f3bf 8f4f 	dsb	sy
 8006e10:	623b      	str	r3, [r7, #32]
}
 8006e12:	bf00      	nop
 8006e14:	bf00      	nop
 8006e16:	e7fd      	b.n	8006e14 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8006e18:	4b19      	ldr	r3, [pc, #100]	@ (8006e80 <xTimerGenericCommand+0x98>)
 8006e1a:	681b      	ldr	r3, [r3, #0]
 8006e1c:	2b00      	cmp	r3, #0
 8006e1e:	d02a      	beq.n	8006e76 <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8006e20:	68bb      	ldr	r3, [r7, #8]
 8006e22:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8006e24:	687b      	ldr	r3, [r7, #4]
 8006e26:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8006e28:	68fb      	ldr	r3, [r7, #12]
 8006e2a:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8006e2c:	68bb      	ldr	r3, [r7, #8]
 8006e2e:	2b05      	cmp	r3, #5
 8006e30:	dc18      	bgt.n	8006e64 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8006e32:	f7ff fca5 	bl	8006780 <xTaskGetSchedulerState>
 8006e36:	4603      	mov	r3, r0
 8006e38:	2b02      	cmp	r3, #2
 8006e3a:	d109      	bne.n	8006e50 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8006e3c:	4b10      	ldr	r3, [pc, #64]	@ (8006e80 <xTimerGenericCommand+0x98>)
 8006e3e:	6818      	ldr	r0, [r3, #0]
 8006e40:	f107 0110 	add.w	r1, r7, #16
 8006e44:	2300      	movs	r3, #0
 8006e46:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006e48:	f7fe fa58 	bl	80052fc <xQueueGenericSend>
 8006e4c:	6278      	str	r0, [r7, #36]	@ 0x24
 8006e4e:	e012      	b.n	8006e76 <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8006e50:	4b0b      	ldr	r3, [pc, #44]	@ (8006e80 <xTimerGenericCommand+0x98>)
 8006e52:	6818      	ldr	r0, [r3, #0]
 8006e54:	f107 0110 	add.w	r1, r7, #16
 8006e58:	2300      	movs	r3, #0
 8006e5a:	2200      	movs	r2, #0
 8006e5c:	f7fe fa4e 	bl	80052fc <xQueueGenericSend>
 8006e60:	6278      	str	r0, [r7, #36]	@ 0x24
 8006e62:	e008      	b.n	8006e76 <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8006e64:	4b06      	ldr	r3, [pc, #24]	@ (8006e80 <xTimerGenericCommand+0x98>)
 8006e66:	6818      	ldr	r0, [r3, #0]
 8006e68:	f107 0110 	add.w	r1, r7, #16
 8006e6c:	2300      	movs	r3, #0
 8006e6e:	683a      	ldr	r2, [r7, #0]
 8006e70:	f7fe fb46 	bl	8005500 <xQueueGenericSendFromISR>
 8006e74:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8006e76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8006e78:	4618      	mov	r0, r3
 8006e7a:	3728      	adds	r7, #40	@ 0x28
 8006e7c:	46bd      	mov	sp, r7
 8006e7e:	bd80      	pop	{r7, pc}
 8006e80:	20002d00 	.word	0x20002d00

08006e84 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8006e84:	b580      	push	{r7, lr}
 8006e86:	b088      	sub	sp, #32
 8006e88:	af02      	add	r7, sp, #8
 8006e8a:	6078      	str	r0, [r7, #4]
 8006e8c:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006e8e:	4b23      	ldr	r3, [pc, #140]	@ (8006f1c <prvProcessExpiredTimer+0x98>)
 8006e90:	681b      	ldr	r3, [r3, #0]
 8006e92:	68db      	ldr	r3, [r3, #12]
 8006e94:	68db      	ldr	r3, [r3, #12]
 8006e96:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006e98:	697b      	ldr	r3, [r7, #20]
 8006e9a:	3304      	adds	r3, #4
 8006e9c:	4618      	mov	r0, r3
 8006e9e:	f7fd fec7 	bl	8004c30 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8006ea2:	697b      	ldr	r3, [r7, #20]
 8006ea4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006ea8:	f003 0304 	and.w	r3, r3, #4
 8006eac:	2b00      	cmp	r3, #0
 8006eae:	d023      	beq.n	8006ef8 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8006eb0:	697b      	ldr	r3, [r7, #20]
 8006eb2:	699a      	ldr	r2, [r3, #24]
 8006eb4:	687b      	ldr	r3, [r7, #4]
 8006eb6:	18d1      	adds	r1, r2, r3
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	683a      	ldr	r2, [r7, #0]
 8006ebc:	6978      	ldr	r0, [r7, #20]
 8006ebe:	f000 f8d3 	bl	8007068 <prvInsertTimerInActiveList>
 8006ec2:	4603      	mov	r3, r0
 8006ec4:	2b00      	cmp	r3, #0
 8006ec6:	d020      	beq.n	8006f0a <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8006ec8:	2300      	movs	r3, #0
 8006eca:	9300      	str	r3, [sp, #0]
 8006ecc:	2300      	movs	r3, #0
 8006ece:	687a      	ldr	r2, [r7, #4]
 8006ed0:	2100      	movs	r1, #0
 8006ed2:	6978      	ldr	r0, [r7, #20]
 8006ed4:	f7ff ff88 	bl	8006de8 <xTimerGenericCommand>
 8006ed8:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8006eda:	693b      	ldr	r3, [r7, #16]
 8006edc:	2b00      	cmp	r3, #0
 8006ede:	d114      	bne.n	8006f0a <prvProcessExpiredTimer+0x86>
	__asm volatile
 8006ee0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006ee4:	f383 8811 	msr	BASEPRI, r3
 8006ee8:	f3bf 8f6f 	isb	sy
 8006eec:	f3bf 8f4f 	dsb	sy
 8006ef0:	60fb      	str	r3, [r7, #12]
}
 8006ef2:	bf00      	nop
 8006ef4:	bf00      	nop
 8006ef6:	e7fd      	b.n	8006ef4 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8006ef8:	697b      	ldr	r3, [r7, #20]
 8006efa:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006efe:	f023 0301 	bic.w	r3, r3, #1
 8006f02:	b2da      	uxtb	r2, r3
 8006f04:	697b      	ldr	r3, [r7, #20]
 8006f06:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8006f0a:	697b      	ldr	r3, [r7, #20]
 8006f0c:	6a1b      	ldr	r3, [r3, #32]
 8006f0e:	6978      	ldr	r0, [r7, #20]
 8006f10:	4798      	blx	r3
}
 8006f12:	bf00      	nop
 8006f14:	3718      	adds	r7, #24
 8006f16:	46bd      	mov	sp, r7
 8006f18:	bd80      	pop	{r7, pc}
 8006f1a:	bf00      	nop
 8006f1c:	20002cf8 	.word	0x20002cf8

08006f20 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8006f20:	b580      	push	{r7, lr}
 8006f22:	b084      	sub	sp, #16
 8006f24:	af00      	add	r7, sp, #0
 8006f26:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8006f28:	f107 0308 	add.w	r3, r7, #8
 8006f2c:	4618      	mov	r0, r3
 8006f2e:	f000 f859 	bl	8006fe4 <prvGetNextExpireTime>
 8006f32:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8006f34:	68bb      	ldr	r3, [r7, #8]
 8006f36:	4619      	mov	r1, r3
 8006f38:	68f8      	ldr	r0, [r7, #12]
 8006f3a:	f000 f805 	bl	8006f48 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8006f3e:	f000 f8d5 	bl	80070ec <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8006f42:	bf00      	nop
 8006f44:	e7f0      	b.n	8006f28 <prvTimerTask+0x8>
	...

08006f48 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8006f48:	b580      	push	{r7, lr}
 8006f4a:	b084      	sub	sp, #16
 8006f4c:	af00      	add	r7, sp, #0
 8006f4e:	6078      	str	r0, [r7, #4]
 8006f50:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8006f52:	f7ff f825 	bl	8005fa0 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8006f56:	f107 0308 	add.w	r3, r7, #8
 8006f5a:	4618      	mov	r0, r3
 8006f5c:	f000 f864 	bl	8007028 <prvSampleTimeNow>
 8006f60:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8006f62:	68bb      	ldr	r3, [r7, #8]
 8006f64:	2b00      	cmp	r3, #0
 8006f66:	d130      	bne.n	8006fca <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8006f68:	683b      	ldr	r3, [r7, #0]
 8006f6a:	2b00      	cmp	r3, #0
 8006f6c:	d10a      	bne.n	8006f84 <prvProcessTimerOrBlockTask+0x3c>
 8006f6e:	687a      	ldr	r2, [r7, #4]
 8006f70:	68fb      	ldr	r3, [r7, #12]
 8006f72:	429a      	cmp	r2, r3
 8006f74:	d806      	bhi.n	8006f84 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8006f76:	f7ff f821 	bl	8005fbc <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8006f7a:	68f9      	ldr	r1, [r7, #12]
 8006f7c:	6878      	ldr	r0, [r7, #4]
 8006f7e:	f7ff ff81 	bl	8006e84 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8006f82:	e024      	b.n	8006fce <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8006f84:	683b      	ldr	r3, [r7, #0]
 8006f86:	2b00      	cmp	r3, #0
 8006f88:	d008      	beq.n	8006f9c <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8006f8a:	4b13      	ldr	r3, [pc, #76]	@ (8006fd8 <prvProcessTimerOrBlockTask+0x90>)
 8006f8c:	681b      	ldr	r3, [r3, #0]
 8006f8e:	681b      	ldr	r3, [r3, #0]
 8006f90:	2b00      	cmp	r3, #0
 8006f92:	d101      	bne.n	8006f98 <prvProcessTimerOrBlockTask+0x50>
 8006f94:	2301      	movs	r3, #1
 8006f96:	e000      	b.n	8006f9a <prvProcessTimerOrBlockTask+0x52>
 8006f98:	2300      	movs	r3, #0
 8006f9a:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8006f9c:	4b0f      	ldr	r3, [pc, #60]	@ (8006fdc <prvProcessTimerOrBlockTask+0x94>)
 8006f9e:	6818      	ldr	r0, [r3, #0]
 8006fa0:	687a      	ldr	r2, [r7, #4]
 8006fa2:	68fb      	ldr	r3, [r7, #12]
 8006fa4:	1ad3      	subs	r3, r2, r3
 8006fa6:	683a      	ldr	r2, [r7, #0]
 8006fa8:	4619      	mov	r1, r3
 8006faa:	f7fe fd61 	bl	8005a70 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8006fae:	f7ff f805 	bl	8005fbc <xTaskResumeAll>
 8006fb2:	4603      	mov	r3, r0
 8006fb4:	2b00      	cmp	r3, #0
 8006fb6:	d10a      	bne.n	8006fce <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8006fb8:	4b09      	ldr	r3, [pc, #36]	@ (8006fe0 <prvProcessTimerOrBlockTask+0x98>)
 8006fba:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006fbe:	601a      	str	r2, [r3, #0]
 8006fc0:	f3bf 8f4f 	dsb	sy
 8006fc4:	f3bf 8f6f 	isb	sy
}
 8006fc8:	e001      	b.n	8006fce <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8006fca:	f7fe fff7 	bl	8005fbc <xTaskResumeAll>
}
 8006fce:	bf00      	nop
 8006fd0:	3710      	adds	r7, #16
 8006fd2:	46bd      	mov	sp, r7
 8006fd4:	bd80      	pop	{r7, pc}
 8006fd6:	bf00      	nop
 8006fd8:	20002cfc 	.word	0x20002cfc
 8006fdc:	20002d00 	.word	0x20002d00
 8006fe0:	e000ed04 	.word	0xe000ed04

08006fe4 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8006fe4:	b480      	push	{r7}
 8006fe6:	b085      	sub	sp, #20
 8006fe8:	af00      	add	r7, sp, #0
 8006fea:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8006fec:	4b0d      	ldr	r3, [pc, #52]	@ (8007024 <prvGetNextExpireTime+0x40>)
 8006fee:	681b      	ldr	r3, [r3, #0]
 8006ff0:	681b      	ldr	r3, [r3, #0]
 8006ff2:	2b00      	cmp	r3, #0
 8006ff4:	d101      	bne.n	8006ffa <prvGetNextExpireTime+0x16>
 8006ff6:	2201      	movs	r2, #1
 8006ff8:	e000      	b.n	8006ffc <prvGetNextExpireTime+0x18>
 8006ffa:	2200      	movs	r2, #0
 8006ffc:	687b      	ldr	r3, [r7, #4]
 8006ffe:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8007000:	687b      	ldr	r3, [r7, #4]
 8007002:	681b      	ldr	r3, [r3, #0]
 8007004:	2b00      	cmp	r3, #0
 8007006:	d105      	bne.n	8007014 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8007008:	4b06      	ldr	r3, [pc, #24]	@ (8007024 <prvGetNextExpireTime+0x40>)
 800700a:	681b      	ldr	r3, [r3, #0]
 800700c:	68db      	ldr	r3, [r3, #12]
 800700e:	681b      	ldr	r3, [r3, #0]
 8007010:	60fb      	str	r3, [r7, #12]
 8007012:	e001      	b.n	8007018 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8007014:	2300      	movs	r3, #0
 8007016:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8007018:	68fb      	ldr	r3, [r7, #12]
}
 800701a:	4618      	mov	r0, r3
 800701c:	3714      	adds	r7, #20
 800701e:	46bd      	mov	sp, r7
 8007020:	bc80      	pop	{r7}
 8007022:	4770      	bx	lr
 8007024:	20002cf8 	.word	0x20002cf8

08007028 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8007028:	b580      	push	{r7, lr}
 800702a:	b084      	sub	sp, #16
 800702c:	af00      	add	r7, sp, #0
 800702e:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8007030:	f7ff f862 	bl	80060f8 <xTaskGetTickCount>
 8007034:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8007036:	4b0b      	ldr	r3, [pc, #44]	@ (8007064 <prvSampleTimeNow+0x3c>)
 8007038:	681b      	ldr	r3, [r3, #0]
 800703a:	68fa      	ldr	r2, [r7, #12]
 800703c:	429a      	cmp	r2, r3
 800703e:	d205      	bcs.n	800704c <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8007040:	f000 f93a 	bl	80072b8 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	2201      	movs	r2, #1
 8007048:	601a      	str	r2, [r3, #0]
 800704a:	e002      	b.n	8007052 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800704c:	687b      	ldr	r3, [r7, #4]
 800704e:	2200      	movs	r2, #0
 8007050:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8007052:	4a04      	ldr	r2, [pc, #16]	@ (8007064 <prvSampleTimeNow+0x3c>)
 8007054:	68fb      	ldr	r3, [r7, #12]
 8007056:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8007058:	68fb      	ldr	r3, [r7, #12]
}
 800705a:	4618      	mov	r0, r3
 800705c:	3710      	adds	r7, #16
 800705e:	46bd      	mov	sp, r7
 8007060:	bd80      	pop	{r7, pc}
 8007062:	bf00      	nop
 8007064:	20002d08 	.word	0x20002d08

08007068 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8007068:	b580      	push	{r7, lr}
 800706a:	b086      	sub	sp, #24
 800706c:	af00      	add	r7, sp, #0
 800706e:	60f8      	str	r0, [r7, #12]
 8007070:	60b9      	str	r1, [r7, #8]
 8007072:	607a      	str	r2, [r7, #4]
 8007074:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8007076:	2300      	movs	r3, #0
 8007078:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800707a:	68fb      	ldr	r3, [r7, #12]
 800707c:	68ba      	ldr	r2, [r7, #8]
 800707e:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8007080:	68fb      	ldr	r3, [r7, #12]
 8007082:	68fa      	ldr	r2, [r7, #12]
 8007084:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8007086:	68ba      	ldr	r2, [r7, #8]
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	429a      	cmp	r2, r3
 800708c:	d812      	bhi.n	80070b4 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800708e:	687a      	ldr	r2, [r7, #4]
 8007090:	683b      	ldr	r3, [r7, #0]
 8007092:	1ad2      	subs	r2, r2, r3
 8007094:	68fb      	ldr	r3, [r7, #12]
 8007096:	699b      	ldr	r3, [r3, #24]
 8007098:	429a      	cmp	r2, r3
 800709a:	d302      	bcc.n	80070a2 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800709c:	2301      	movs	r3, #1
 800709e:	617b      	str	r3, [r7, #20]
 80070a0:	e01b      	b.n	80070da <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 80070a2:	4b10      	ldr	r3, [pc, #64]	@ (80070e4 <prvInsertTimerInActiveList+0x7c>)
 80070a4:	681a      	ldr	r2, [r3, #0]
 80070a6:	68fb      	ldr	r3, [r7, #12]
 80070a8:	3304      	adds	r3, #4
 80070aa:	4619      	mov	r1, r3
 80070ac:	4610      	mov	r0, r2
 80070ae:	f7fd fd87 	bl	8004bc0 <vListInsert>
 80070b2:	e012      	b.n	80070da <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 80070b4:	687a      	ldr	r2, [r7, #4]
 80070b6:	683b      	ldr	r3, [r7, #0]
 80070b8:	429a      	cmp	r2, r3
 80070ba:	d206      	bcs.n	80070ca <prvInsertTimerInActiveList+0x62>
 80070bc:	68ba      	ldr	r2, [r7, #8]
 80070be:	683b      	ldr	r3, [r7, #0]
 80070c0:	429a      	cmp	r2, r3
 80070c2:	d302      	bcc.n	80070ca <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 80070c4:	2301      	movs	r3, #1
 80070c6:	617b      	str	r3, [r7, #20]
 80070c8:	e007      	b.n	80070da <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80070ca:	4b07      	ldr	r3, [pc, #28]	@ (80070e8 <prvInsertTimerInActiveList+0x80>)
 80070cc:	681a      	ldr	r2, [r3, #0]
 80070ce:	68fb      	ldr	r3, [r7, #12]
 80070d0:	3304      	adds	r3, #4
 80070d2:	4619      	mov	r1, r3
 80070d4:	4610      	mov	r0, r2
 80070d6:	f7fd fd73 	bl	8004bc0 <vListInsert>
		}
	}

	return xProcessTimerNow;
 80070da:	697b      	ldr	r3, [r7, #20]
}
 80070dc:	4618      	mov	r0, r3
 80070de:	3718      	adds	r7, #24
 80070e0:	46bd      	mov	sp, r7
 80070e2:	bd80      	pop	{r7, pc}
 80070e4:	20002cfc 	.word	0x20002cfc
 80070e8:	20002cf8 	.word	0x20002cf8

080070ec <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 80070ec:	b580      	push	{r7, lr}
 80070ee:	b08e      	sub	sp, #56	@ 0x38
 80070f0:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80070f2:	e0ce      	b.n	8007292 <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 80070f4:	687b      	ldr	r3, [r7, #4]
 80070f6:	2b00      	cmp	r3, #0
 80070f8:	da19      	bge.n	800712e <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 80070fa:	1d3b      	adds	r3, r7, #4
 80070fc:	3304      	adds	r3, #4
 80070fe:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8007100:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007102:	2b00      	cmp	r3, #0
 8007104:	d10b      	bne.n	800711e <prvProcessReceivedCommands+0x32>
	__asm volatile
 8007106:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800710a:	f383 8811 	msr	BASEPRI, r3
 800710e:	f3bf 8f6f 	isb	sy
 8007112:	f3bf 8f4f 	dsb	sy
 8007116:	61fb      	str	r3, [r7, #28]
}
 8007118:	bf00      	nop
 800711a:	bf00      	nop
 800711c:	e7fd      	b.n	800711a <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800711e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007120:	681b      	ldr	r3, [r3, #0]
 8007122:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007124:	6850      	ldr	r0, [r2, #4]
 8007126:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007128:	6892      	ldr	r2, [r2, #8]
 800712a:	4611      	mov	r1, r2
 800712c:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800712e:	687b      	ldr	r3, [r7, #4]
 8007130:	2b00      	cmp	r3, #0
 8007132:	f2c0 80ae 	blt.w	8007292 <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8007136:	68fb      	ldr	r3, [r7, #12]
 8007138:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800713a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800713c:	695b      	ldr	r3, [r3, #20]
 800713e:	2b00      	cmp	r3, #0
 8007140:	d004      	beq.n	800714c <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8007142:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007144:	3304      	adds	r3, #4
 8007146:	4618      	mov	r0, r3
 8007148:	f7fd fd72 	bl	8004c30 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800714c:	463b      	mov	r3, r7
 800714e:	4618      	mov	r0, r3
 8007150:	f7ff ff6a 	bl	8007028 <prvSampleTimeNow>
 8007154:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 8007156:	687b      	ldr	r3, [r7, #4]
 8007158:	2b09      	cmp	r3, #9
 800715a:	f200 8097 	bhi.w	800728c <prvProcessReceivedCommands+0x1a0>
 800715e:	a201      	add	r2, pc, #4	@ (adr r2, 8007164 <prvProcessReceivedCommands+0x78>)
 8007160:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007164:	0800718d 	.word	0x0800718d
 8007168:	0800718d 	.word	0x0800718d
 800716c:	0800718d 	.word	0x0800718d
 8007170:	08007203 	.word	0x08007203
 8007174:	08007217 	.word	0x08007217
 8007178:	08007263 	.word	0x08007263
 800717c:	0800718d 	.word	0x0800718d
 8007180:	0800718d 	.word	0x0800718d
 8007184:	08007203 	.word	0x08007203
 8007188:	08007217 	.word	0x08007217
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800718c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800718e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007192:	f043 0301 	orr.w	r3, r3, #1
 8007196:	b2da      	uxtb	r2, r3
 8007198:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800719a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800719e:	68ba      	ldr	r2, [r7, #8]
 80071a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80071a2:	699b      	ldr	r3, [r3, #24]
 80071a4:	18d1      	adds	r1, r2, r3
 80071a6:	68bb      	ldr	r3, [r7, #8]
 80071a8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80071aa:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80071ac:	f7ff ff5c 	bl	8007068 <prvInsertTimerInActiveList>
 80071b0:	4603      	mov	r3, r0
 80071b2:	2b00      	cmp	r3, #0
 80071b4:	d06c      	beq.n	8007290 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80071b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80071b8:	6a1b      	ldr	r3, [r3, #32]
 80071ba:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80071bc:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80071be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80071c0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80071c4:	f003 0304 	and.w	r3, r3, #4
 80071c8:	2b00      	cmp	r3, #0
 80071ca:	d061      	beq.n	8007290 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 80071cc:	68ba      	ldr	r2, [r7, #8]
 80071ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80071d0:	699b      	ldr	r3, [r3, #24]
 80071d2:	441a      	add	r2, r3
 80071d4:	2300      	movs	r3, #0
 80071d6:	9300      	str	r3, [sp, #0]
 80071d8:	2300      	movs	r3, #0
 80071da:	2100      	movs	r1, #0
 80071dc:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80071de:	f7ff fe03 	bl	8006de8 <xTimerGenericCommand>
 80071e2:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 80071e4:	6a3b      	ldr	r3, [r7, #32]
 80071e6:	2b00      	cmp	r3, #0
 80071e8:	d152      	bne.n	8007290 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 80071ea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80071ee:	f383 8811 	msr	BASEPRI, r3
 80071f2:	f3bf 8f6f 	isb	sy
 80071f6:	f3bf 8f4f 	dsb	sy
 80071fa:	61bb      	str	r3, [r7, #24]
}
 80071fc:	bf00      	nop
 80071fe:	bf00      	nop
 8007200:	e7fd      	b.n	80071fe <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8007202:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007204:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007208:	f023 0301 	bic.w	r3, r3, #1
 800720c:	b2da      	uxtb	r2, r3
 800720e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007210:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8007214:	e03d      	b.n	8007292 <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8007216:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007218:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800721c:	f043 0301 	orr.w	r3, r3, #1
 8007220:	b2da      	uxtb	r2, r3
 8007222:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007224:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8007228:	68ba      	ldr	r2, [r7, #8]
 800722a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800722c:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800722e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007230:	699b      	ldr	r3, [r3, #24]
 8007232:	2b00      	cmp	r3, #0
 8007234:	d10b      	bne.n	800724e <prvProcessReceivedCommands+0x162>
	__asm volatile
 8007236:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800723a:	f383 8811 	msr	BASEPRI, r3
 800723e:	f3bf 8f6f 	isb	sy
 8007242:	f3bf 8f4f 	dsb	sy
 8007246:	617b      	str	r3, [r7, #20]
}
 8007248:	bf00      	nop
 800724a:	bf00      	nop
 800724c:	e7fd      	b.n	800724a <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800724e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007250:	699a      	ldr	r2, [r3, #24]
 8007252:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007254:	18d1      	adds	r1, r2, r3
 8007256:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007258:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800725a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800725c:	f7ff ff04 	bl	8007068 <prvInsertTimerInActiveList>
					break;
 8007260:	e017      	b.n	8007292 <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8007262:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007264:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007268:	f003 0302 	and.w	r3, r3, #2
 800726c:	2b00      	cmp	r3, #0
 800726e:	d103      	bne.n	8007278 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 8007270:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007272:	f7fd fb39 	bl	80048e8 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8007276:	e00c      	b.n	8007292 <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8007278:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800727a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800727e:	f023 0301 	bic.w	r3, r3, #1
 8007282:	b2da      	uxtb	r2, r3
 8007284:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007286:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800728a:	e002      	b.n	8007292 <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 800728c:	bf00      	nop
 800728e:	e000      	b.n	8007292 <prvProcessReceivedCommands+0x1a6>
					break;
 8007290:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8007292:	4b08      	ldr	r3, [pc, #32]	@ (80072b4 <prvProcessReceivedCommands+0x1c8>)
 8007294:	681b      	ldr	r3, [r3, #0]
 8007296:	1d39      	adds	r1, r7, #4
 8007298:	2200      	movs	r2, #0
 800729a:	4618      	mov	r0, r3
 800729c:	f7fe f9ce 	bl	800563c <xQueueReceive>
 80072a0:	4603      	mov	r3, r0
 80072a2:	2b00      	cmp	r3, #0
 80072a4:	f47f af26 	bne.w	80070f4 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 80072a8:	bf00      	nop
 80072aa:	bf00      	nop
 80072ac:	3730      	adds	r7, #48	@ 0x30
 80072ae:	46bd      	mov	sp, r7
 80072b0:	bd80      	pop	{r7, pc}
 80072b2:	bf00      	nop
 80072b4:	20002d00 	.word	0x20002d00

080072b8 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 80072b8:	b580      	push	{r7, lr}
 80072ba:	b088      	sub	sp, #32
 80072bc:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80072be:	e049      	b.n	8007354 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80072c0:	4b2e      	ldr	r3, [pc, #184]	@ (800737c <prvSwitchTimerLists+0xc4>)
 80072c2:	681b      	ldr	r3, [r3, #0]
 80072c4:	68db      	ldr	r3, [r3, #12]
 80072c6:	681b      	ldr	r3, [r3, #0]
 80072c8:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80072ca:	4b2c      	ldr	r3, [pc, #176]	@ (800737c <prvSwitchTimerLists+0xc4>)
 80072cc:	681b      	ldr	r3, [r3, #0]
 80072ce:	68db      	ldr	r3, [r3, #12]
 80072d0:	68db      	ldr	r3, [r3, #12]
 80072d2:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80072d4:	68fb      	ldr	r3, [r7, #12]
 80072d6:	3304      	adds	r3, #4
 80072d8:	4618      	mov	r0, r3
 80072da:	f7fd fca9 	bl	8004c30 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80072de:	68fb      	ldr	r3, [r7, #12]
 80072e0:	6a1b      	ldr	r3, [r3, #32]
 80072e2:	68f8      	ldr	r0, [r7, #12]
 80072e4:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80072e6:	68fb      	ldr	r3, [r7, #12]
 80072e8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80072ec:	f003 0304 	and.w	r3, r3, #4
 80072f0:	2b00      	cmp	r3, #0
 80072f2:	d02f      	beq.n	8007354 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 80072f4:	68fb      	ldr	r3, [r7, #12]
 80072f6:	699b      	ldr	r3, [r3, #24]
 80072f8:	693a      	ldr	r2, [r7, #16]
 80072fa:	4413      	add	r3, r2
 80072fc:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 80072fe:	68ba      	ldr	r2, [r7, #8]
 8007300:	693b      	ldr	r3, [r7, #16]
 8007302:	429a      	cmp	r2, r3
 8007304:	d90e      	bls.n	8007324 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8007306:	68fb      	ldr	r3, [r7, #12]
 8007308:	68ba      	ldr	r2, [r7, #8]
 800730a:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800730c:	68fb      	ldr	r3, [r7, #12]
 800730e:	68fa      	ldr	r2, [r7, #12]
 8007310:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8007312:	4b1a      	ldr	r3, [pc, #104]	@ (800737c <prvSwitchTimerLists+0xc4>)
 8007314:	681a      	ldr	r2, [r3, #0]
 8007316:	68fb      	ldr	r3, [r7, #12]
 8007318:	3304      	adds	r3, #4
 800731a:	4619      	mov	r1, r3
 800731c:	4610      	mov	r0, r2
 800731e:	f7fd fc4f 	bl	8004bc0 <vListInsert>
 8007322:	e017      	b.n	8007354 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8007324:	2300      	movs	r3, #0
 8007326:	9300      	str	r3, [sp, #0]
 8007328:	2300      	movs	r3, #0
 800732a:	693a      	ldr	r2, [r7, #16]
 800732c:	2100      	movs	r1, #0
 800732e:	68f8      	ldr	r0, [r7, #12]
 8007330:	f7ff fd5a 	bl	8006de8 <xTimerGenericCommand>
 8007334:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8007336:	687b      	ldr	r3, [r7, #4]
 8007338:	2b00      	cmp	r3, #0
 800733a:	d10b      	bne.n	8007354 <prvSwitchTimerLists+0x9c>
	__asm volatile
 800733c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007340:	f383 8811 	msr	BASEPRI, r3
 8007344:	f3bf 8f6f 	isb	sy
 8007348:	f3bf 8f4f 	dsb	sy
 800734c:	603b      	str	r3, [r7, #0]
}
 800734e:	bf00      	nop
 8007350:	bf00      	nop
 8007352:	e7fd      	b.n	8007350 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8007354:	4b09      	ldr	r3, [pc, #36]	@ (800737c <prvSwitchTimerLists+0xc4>)
 8007356:	681b      	ldr	r3, [r3, #0]
 8007358:	681b      	ldr	r3, [r3, #0]
 800735a:	2b00      	cmp	r3, #0
 800735c:	d1b0      	bne.n	80072c0 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800735e:	4b07      	ldr	r3, [pc, #28]	@ (800737c <prvSwitchTimerLists+0xc4>)
 8007360:	681b      	ldr	r3, [r3, #0]
 8007362:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8007364:	4b06      	ldr	r3, [pc, #24]	@ (8007380 <prvSwitchTimerLists+0xc8>)
 8007366:	681b      	ldr	r3, [r3, #0]
 8007368:	4a04      	ldr	r2, [pc, #16]	@ (800737c <prvSwitchTimerLists+0xc4>)
 800736a:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800736c:	4a04      	ldr	r2, [pc, #16]	@ (8007380 <prvSwitchTimerLists+0xc8>)
 800736e:	697b      	ldr	r3, [r7, #20]
 8007370:	6013      	str	r3, [r2, #0]
}
 8007372:	bf00      	nop
 8007374:	3718      	adds	r7, #24
 8007376:	46bd      	mov	sp, r7
 8007378:	bd80      	pop	{r7, pc}
 800737a:	bf00      	nop
 800737c:	20002cf8 	.word	0x20002cf8
 8007380:	20002cfc 	.word	0x20002cfc

08007384 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8007384:	b580      	push	{r7, lr}
 8007386:	b082      	sub	sp, #8
 8007388:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800738a:	f7fd fd6f 	bl	8004e6c <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800738e:	4b15      	ldr	r3, [pc, #84]	@ (80073e4 <prvCheckForValidListAndQueue+0x60>)
 8007390:	681b      	ldr	r3, [r3, #0]
 8007392:	2b00      	cmp	r3, #0
 8007394:	d120      	bne.n	80073d8 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8007396:	4814      	ldr	r0, [pc, #80]	@ (80073e8 <prvCheckForValidListAndQueue+0x64>)
 8007398:	f7fd fbc4 	bl	8004b24 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800739c:	4813      	ldr	r0, [pc, #76]	@ (80073ec <prvCheckForValidListAndQueue+0x68>)
 800739e:	f7fd fbc1 	bl	8004b24 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 80073a2:	4b13      	ldr	r3, [pc, #76]	@ (80073f0 <prvCheckForValidListAndQueue+0x6c>)
 80073a4:	4a10      	ldr	r2, [pc, #64]	@ (80073e8 <prvCheckForValidListAndQueue+0x64>)
 80073a6:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 80073a8:	4b12      	ldr	r3, [pc, #72]	@ (80073f4 <prvCheckForValidListAndQueue+0x70>)
 80073aa:	4a10      	ldr	r2, [pc, #64]	@ (80073ec <prvCheckForValidListAndQueue+0x68>)
 80073ac:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 80073ae:	2300      	movs	r3, #0
 80073b0:	9300      	str	r3, [sp, #0]
 80073b2:	4b11      	ldr	r3, [pc, #68]	@ (80073f8 <prvCheckForValidListAndQueue+0x74>)
 80073b4:	4a11      	ldr	r2, [pc, #68]	@ (80073fc <prvCheckForValidListAndQueue+0x78>)
 80073b6:	2110      	movs	r1, #16
 80073b8:	200a      	movs	r0, #10
 80073ba:	f7fd fec3 	bl	8005144 <xQueueGenericCreateStatic>
 80073be:	4603      	mov	r3, r0
 80073c0:	4a08      	ldr	r2, [pc, #32]	@ (80073e4 <prvCheckForValidListAndQueue+0x60>)
 80073c2:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 80073c4:	4b07      	ldr	r3, [pc, #28]	@ (80073e4 <prvCheckForValidListAndQueue+0x60>)
 80073c6:	681b      	ldr	r3, [r3, #0]
 80073c8:	2b00      	cmp	r3, #0
 80073ca:	d005      	beq.n	80073d8 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 80073cc:	4b05      	ldr	r3, [pc, #20]	@ (80073e4 <prvCheckForValidListAndQueue+0x60>)
 80073ce:	681b      	ldr	r3, [r3, #0]
 80073d0:	490b      	ldr	r1, [pc, #44]	@ (8007400 <prvCheckForValidListAndQueue+0x7c>)
 80073d2:	4618      	mov	r0, r3
 80073d4:	f7fe fb24 	bl	8005a20 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80073d8:	f7fd fd78 	bl	8004ecc <vPortExitCritical>
}
 80073dc:	bf00      	nop
 80073de:	46bd      	mov	sp, r7
 80073e0:	bd80      	pop	{r7, pc}
 80073e2:	bf00      	nop
 80073e4:	20002d00 	.word	0x20002d00
 80073e8:	20002cd0 	.word	0x20002cd0
 80073ec:	20002ce4 	.word	0x20002ce4
 80073f0:	20002cf8 	.word	0x20002cf8
 80073f4:	20002cfc 	.word	0x20002cfc
 80073f8:	20002dac 	.word	0x20002dac
 80073fc:	20002d0c 	.word	0x20002d0c
 8007400:	08007ed4 	.word	0x08007ed4

08007404 <siprintf>:
 8007404:	b40e      	push	{r1, r2, r3}
 8007406:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800740a:	b510      	push	{r4, lr}
 800740c:	2400      	movs	r4, #0
 800740e:	b09d      	sub	sp, #116	@ 0x74
 8007410:	ab1f      	add	r3, sp, #124	@ 0x7c
 8007412:	9002      	str	r0, [sp, #8]
 8007414:	9006      	str	r0, [sp, #24]
 8007416:	9107      	str	r1, [sp, #28]
 8007418:	9104      	str	r1, [sp, #16]
 800741a:	4809      	ldr	r0, [pc, #36]	@ (8007440 <siprintf+0x3c>)
 800741c:	4909      	ldr	r1, [pc, #36]	@ (8007444 <siprintf+0x40>)
 800741e:	f853 2b04 	ldr.w	r2, [r3], #4
 8007422:	9105      	str	r1, [sp, #20]
 8007424:	6800      	ldr	r0, [r0, #0]
 8007426:	a902      	add	r1, sp, #8
 8007428:	9301      	str	r3, [sp, #4]
 800742a:	941b      	str	r4, [sp, #108]	@ 0x6c
 800742c:	f000 f9fe 	bl	800782c <_svfiprintf_r>
 8007430:	9b02      	ldr	r3, [sp, #8]
 8007432:	701c      	strb	r4, [r3, #0]
 8007434:	b01d      	add	sp, #116	@ 0x74
 8007436:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800743a:	b003      	add	sp, #12
 800743c:	4770      	bx	lr
 800743e:	bf00      	nop
 8007440:	20000010 	.word	0x20000010
 8007444:	ffff0208 	.word	0xffff0208

08007448 <memset>:
 8007448:	4603      	mov	r3, r0
 800744a:	4402      	add	r2, r0
 800744c:	4293      	cmp	r3, r2
 800744e:	d100      	bne.n	8007452 <memset+0xa>
 8007450:	4770      	bx	lr
 8007452:	f803 1b01 	strb.w	r1, [r3], #1
 8007456:	e7f9      	b.n	800744c <memset+0x4>

08007458 <_reclaim_reent>:
 8007458:	4b2d      	ldr	r3, [pc, #180]	@ (8007510 <_reclaim_reent+0xb8>)
 800745a:	b570      	push	{r4, r5, r6, lr}
 800745c:	681b      	ldr	r3, [r3, #0]
 800745e:	4604      	mov	r4, r0
 8007460:	4283      	cmp	r3, r0
 8007462:	d053      	beq.n	800750c <_reclaim_reent+0xb4>
 8007464:	69c3      	ldr	r3, [r0, #28]
 8007466:	b31b      	cbz	r3, 80074b0 <_reclaim_reent+0x58>
 8007468:	68db      	ldr	r3, [r3, #12]
 800746a:	b163      	cbz	r3, 8007486 <_reclaim_reent+0x2e>
 800746c:	2500      	movs	r5, #0
 800746e:	69e3      	ldr	r3, [r4, #28]
 8007470:	68db      	ldr	r3, [r3, #12]
 8007472:	5959      	ldr	r1, [r3, r5]
 8007474:	b9b1      	cbnz	r1, 80074a4 <_reclaim_reent+0x4c>
 8007476:	3504      	adds	r5, #4
 8007478:	2d80      	cmp	r5, #128	@ 0x80
 800747a:	d1f8      	bne.n	800746e <_reclaim_reent+0x16>
 800747c:	69e3      	ldr	r3, [r4, #28]
 800747e:	4620      	mov	r0, r4
 8007480:	68d9      	ldr	r1, [r3, #12]
 8007482:	f000 f881 	bl	8007588 <_free_r>
 8007486:	69e3      	ldr	r3, [r4, #28]
 8007488:	6819      	ldr	r1, [r3, #0]
 800748a:	b111      	cbz	r1, 8007492 <_reclaim_reent+0x3a>
 800748c:	4620      	mov	r0, r4
 800748e:	f000 f87b 	bl	8007588 <_free_r>
 8007492:	69e3      	ldr	r3, [r4, #28]
 8007494:	689d      	ldr	r5, [r3, #8]
 8007496:	b15d      	cbz	r5, 80074b0 <_reclaim_reent+0x58>
 8007498:	4629      	mov	r1, r5
 800749a:	4620      	mov	r0, r4
 800749c:	682d      	ldr	r5, [r5, #0]
 800749e:	f000 f873 	bl	8007588 <_free_r>
 80074a2:	e7f8      	b.n	8007496 <_reclaim_reent+0x3e>
 80074a4:	680e      	ldr	r6, [r1, #0]
 80074a6:	4620      	mov	r0, r4
 80074a8:	f000 f86e 	bl	8007588 <_free_r>
 80074ac:	4631      	mov	r1, r6
 80074ae:	e7e1      	b.n	8007474 <_reclaim_reent+0x1c>
 80074b0:	6961      	ldr	r1, [r4, #20]
 80074b2:	b111      	cbz	r1, 80074ba <_reclaim_reent+0x62>
 80074b4:	4620      	mov	r0, r4
 80074b6:	f000 f867 	bl	8007588 <_free_r>
 80074ba:	69e1      	ldr	r1, [r4, #28]
 80074bc:	b111      	cbz	r1, 80074c4 <_reclaim_reent+0x6c>
 80074be:	4620      	mov	r0, r4
 80074c0:	f000 f862 	bl	8007588 <_free_r>
 80074c4:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 80074c6:	b111      	cbz	r1, 80074ce <_reclaim_reent+0x76>
 80074c8:	4620      	mov	r0, r4
 80074ca:	f000 f85d 	bl	8007588 <_free_r>
 80074ce:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80074d0:	b111      	cbz	r1, 80074d8 <_reclaim_reent+0x80>
 80074d2:	4620      	mov	r0, r4
 80074d4:	f000 f858 	bl	8007588 <_free_r>
 80074d8:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 80074da:	b111      	cbz	r1, 80074e2 <_reclaim_reent+0x8a>
 80074dc:	4620      	mov	r0, r4
 80074de:	f000 f853 	bl	8007588 <_free_r>
 80074e2:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 80074e4:	b111      	cbz	r1, 80074ec <_reclaim_reent+0x94>
 80074e6:	4620      	mov	r0, r4
 80074e8:	f000 f84e 	bl	8007588 <_free_r>
 80074ec:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 80074ee:	b111      	cbz	r1, 80074f6 <_reclaim_reent+0x9e>
 80074f0:	4620      	mov	r0, r4
 80074f2:	f000 f849 	bl	8007588 <_free_r>
 80074f6:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 80074f8:	b111      	cbz	r1, 8007500 <_reclaim_reent+0xa8>
 80074fa:	4620      	mov	r0, r4
 80074fc:	f000 f844 	bl	8007588 <_free_r>
 8007500:	6a23      	ldr	r3, [r4, #32]
 8007502:	b11b      	cbz	r3, 800750c <_reclaim_reent+0xb4>
 8007504:	4620      	mov	r0, r4
 8007506:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800750a:	4718      	bx	r3
 800750c:	bd70      	pop	{r4, r5, r6, pc}
 800750e:	bf00      	nop
 8007510:	20000010 	.word	0x20000010

08007514 <__errno>:
 8007514:	4b01      	ldr	r3, [pc, #4]	@ (800751c <__errno+0x8>)
 8007516:	6818      	ldr	r0, [r3, #0]
 8007518:	4770      	bx	lr
 800751a:	bf00      	nop
 800751c:	20000010 	.word	0x20000010

08007520 <__libc_init_array>:
 8007520:	b570      	push	{r4, r5, r6, lr}
 8007522:	2600      	movs	r6, #0
 8007524:	4d0c      	ldr	r5, [pc, #48]	@ (8007558 <__libc_init_array+0x38>)
 8007526:	4c0d      	ldr	r4, [pc, #52]	@ (800755c <__libc_init_array+0x3c>)
 8007528:	1b64      	subs	r4, r4, r5
 800752a:	10a4      	asrs	r4, r4, #2
 800752c:	42a6      	cmp	r6, r4
 800752e:	d109      	bne.n	8007544 <__libc_init_array+0x24>
 8007530:	f000 fc76 	bl	8007e20 <_init>
 8007534:	2600      	movs	r6, #0
 8007536:	4d0a      	ldr	r5, [pc, #40]	@ (8007560 <__libc_init_array+0x40>)
 8007538:	4c0a      	ldr	r4, [pc, #40]	@ (8007564 <__libc_init_array+0x44>)
 800753a:	1b64      	subs	r4, r4, r5
 800753c:	10a4      	asrs	r4, r4, #2
 800753e:	42a6      	cmp	r6, r4
 8007540:	d105      	bne.n	800754e <__libc_init_array+0x2e>
 8007542:	bd70      	pop	{r4, r5, r6, pc}
 8007544:	f855 3b04 	ldr.w	r3, [r5], #4
 8007548:	4798      	blx	r3
 800754a:	3601      	adds	r6, #1
 800754c:	e7ee      	b.n	800752c <__libc_init_array+0xc>
 800754e:	f855 3b04 	ldr.w	r3, [r5], #4
 8007552:	4798      	blx	r3
 8007554:	3601      	adds	r6, #1
 8007556:	e7f2      	b.n	800753e <__libc_init_array+0x1e>
 8007558:	08007fec 	.word	0x08007fec
 800755c:	08007fec 	.word	0x08007fec
 8007560:	08007fec 	.word	0x08007fec
 8007564:	08007ff0 	.word	0x08007ff0

08007568 <__retarget_lock_acquire_recursive>:
 8007568:	4770      	bx	lr

0800756a <__retarget_lock_release_recursive>:
 800756a:	4770      	bx	lr

0800756c <memcpy>:
 800756c:	440a      	add	r2, r1
 800756e:	4291      	cmp	r1, r2
 8007570:	f100 33ff 	add.w	r3, r0, #4294967295
 8007574:	d100      	bne.n	8007578 <memcpy+0xc>
 8007576:	4770      	bx	lr
 8007578:	b510      	push	{r4, lr}
 800757a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800757e:	4291      	cmp	r1, r2
 8007580:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007584:	d1f9      	bne.n	800757a <memcpy+0xe>
 8007586:	bd10      	pop	{r4, pc}

08007588 <_free_r>:
 8007588:	b538      	push	{r3, r4, r5, lr}
 800758a:	4605      	mov	r5, r0
 800758c:	2900      	cmp	r1, #0
 800758e:	d040      	beq.n	8007612 <_free_r+0x8a>
 8007590:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007594:	1f0c      	subs	r4, r1, #4
 8007596:	2b00      	cmp	r3, #0
 8007598:	bfb8      	it	lt
 800759a:	18e4      	addlt	r4, r4, r3
 800759c:	f000 f8de 	bl	800775c <__malloc_lock>
 80075a0:	4a1c      	ldr	r2, [pc, #112]	@ (8007614 <_free_r+0x8c>)
 80075a2:	6813      	ldr	r3, [r2, #0]
 80075a4:	b933      	cbnz	r3, 80075b4 <_free_r+0x2c>
 80075a6:	6063      	str	r3, [r4, #4]
 80075a8:	6014      	str	r4, [r2, #0]
 80075aa:	4628      	mov	r0, r5
 80075ac:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80075b0:	f000 b8da 	b.w	8007768 <__malloc_unlock>
 80075b4:	42a3      	cmp	r3, r4
 80075b6:	d908      	bls.n	80075ca <_free_r+0x42>
 80075b8:	6820      	ldr	r0, [r4, #0]
 80075ba:	1821      	adds	r1, r4, r0
 80075bc:	428b      	cmp	r3, r1
 80075be:	bf01      	itttt	eq
 80075c0:	6819      	ldreq	r1, [r3, #0]
 80075c2:	685b      	ldreq	r3, [r3, #4]
 80075c4:	1809      	addeq	r1, r1, r0
 80075c6:	6021      	streq	r1, [r4, #0]
 80075c8:	e7ed      	b.n	80075a6 <_free_r+0x1e>
 80075ca:	461a      	mov	r2, r3
 80075cc:	685b      	ldr	r3, [r3, #4]
 80075ce:	b10b      	cbz	r3, 80075d4 <_free_r+0x4c>
 80075d0:	42a3      	cmp	r3, r4
 80075d2:	d9fa      	bls.n	80075ca <_free_r+0x42>
 80075d4:	6811      	ldr	r1, [r2, #0]
 80075d6:	1850      	adds	r0, r2, r1
 80075d8:	42a0      	cmp	r0, r4
 80075da:	d10b      	bne.n	80075f4 <_free_r+0x6c>
 80075dc:	6820      	ldr	r0, [r4, #0]
 80075de:	4401      	add	r1, r0
 80075e0:	1850      	adds	r0, r2, r1
 80075e2:	4283      	cmp	r3, r0
 80075e4:	6011      	str	r1, [r2, #0]
 80075e6:	d1e0      	bne.n	80075aa <_free_r+0x22>
 80075e8:	6818      	ldr	r0, [r3, #0]
 80075ea:	685b      	ldr	r3, [r3, #4]
 80075ec:	4408      	add	r0, r1
 80075ee:	6010      	str	r0, [r2, #0]
 80075f0:	6053      	str	r3, [r2, #4]
 80075f2:	e7da      	b.n	80075aa <_free_r+0x22>
 80075f4:	d902      	bls.n	80075fc <_free_r+0x74>
 80075f6:	230c      	movs	r3, #12
 80075f8:	602b      	str	r3, [r5, #0]
 80075fa:	e7d6      	b.n	80075aa <_free_r+0x22>
 80075fc:	6820      	ldr	r0, [r4, #0]
 80075fe:	1821      	adds	r1, r4, r0
 8007600:	428b      	cmp	r3, r1
 8007602:	bf01      	itttt	eq
 8007604:	6819      	ldreq	r1, [r3, #0]
 8007606:	685b      	ldreq	r3, [r3, #4]
 8007608:	1809      	addeq	r1, r1, r0
 800760a:	6021      	streq	r1, [r4, #0]
 800760c:	6063      	str	r3, [r4, #4]
 800760e:	6054      	str	r4, [r2, #4]
 8007610:	e7cb      	b.n	80075aa <_free_r+0x22>
 8007612:	bd38      	pop	{r3, r4, r5, pc}
 8007614:	20002f40 	.word	0x20002f40

08007618 <sbrk_aligned>:
 8007618:	b570      	push	{r4, r5, r6, lr}
 800761a:	4e0f      	ldr	r6, [pc, #60]	@ (8007658 <sbrk_aligned+0x40>)
 800761c:	460c      	mov	r4, r1
 800761e:	6831      	ldr	r1, [r6, #0]
 8007620:	4605      	mov	r5, r0
 8007622:	b911      	cbnz	r1, 800762a <sbrk_aligned+0x12>
 8007624:	f000 fba8 	bl	8007d78 <_sbrk_r>
 8007628:	6030      	str	r0, [r6, #0]
 800762a:	4621      	mov	r1, r4
 800762c:	4628      	mov	r0, r5
 800762e:	f000 fba3 	bl	8007d78 <_sbrk_r>
 8007632:	1c43      	adds	r3, r0, #1
 8007634:	d103      	bne.n	800763e <sbrk_aligned+0x26>
 8007636:	f04f 34ff 	mov.w	r4, #4294967295
 800763a:	4620      	mov	r0, r4
 800763c:	bd70      	pop	{r4, r5, r6, pc}
 800763e:	1cc4      	adds	r4, r0, #3
 8007640:	f024 0403 	bic.w	r4, r4, #3
 8007644:	42a0      	cmp	r0, r4
 8007646:	d0f8      	beq.n	800763a <sbrk_aligned+0x22>
 8007648:	1a21      	subs	r1, r4, r0
 800764a:	4628      	mov	r0, r5
 800764c:	f000 fb94 	bl	8007d78 <_sbrk_r>
 8007650:	3001      	adds	r0, #1
 8007652:	d1f2      	bne.n	800763a <sbrk_aligned+0x22>
 8007654:	e7ef      	b.n	8007636 <sbrk_aligned+0x1e>
 8007656:	bf00      	nop
 8007658:	20002f3c 	.word	0x20002f3c

0800765c <_malloc_r>:
 800765c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007660:	1ccd      	adds	r5, r1, #3
 8007662:	f025 0503 	bic.w	r5, r5, #3
 8007666:	3508      	adds	r5, #8
 8007668:	2d0c      	cmp	r5, #12
 800766a:	bf38      	it	cc
 800766c:	250c      	movcc	r5, #12
 800766e:	2d00      	cmp	r5, #0
 8007670:	4606      	mov	r6, r0
 8007672:	db01      	blt.n	8007678 <_malloc_r+0x1c>
 8007674:	42a9      	cmp	r1, r5
 8007676:	d904      	bls.n	8007682 <_malloc_r+0x26>
 8007678:	230c      	movs	r3, #12
 800767a:	6033      	str	r3, [r6, #0]
 800767c:	2000      	movs	r0, #0
 800767e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007682:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8007758 <_malloc_r+0xfc>
 8007686:	f000 f869 	bl	800775c <__malloc_lock>
 800768a:	f8d8 3000 	ldr.w	r3, [r8]
 800768e:	461c      	mov	r4, r3
 8007690:	bb44      	cbnz	r4, 80076e4 <_malloc_r+0x88>
 8007692:	4629      	mov	r1, r5
 8007694:	4630      	mov	r0, r6
 8007696:	f7ff ffbf 	bl	8007618 <sbrk_aligned>
 800769a:	1c43      	adds	r3, r0, #1
 800769c:	4604      	mov	r4, r0
 800769e:	d158      	bne.n	8007752 <_malloc_r+0xf6>
 80076a0:	f8d8 4000 	ldr.w	r4, [r8]
 80076a4:	4627      	mov	r7, r4
 80076a6:	2f00      	cmp	r7, #0
 80076a8:	d143      	bne.n	8007732 <_malloc_r+0xd6>
 80076aa:	2c00      	cmp	r4, #0
 80076ac:	d04b      	beq.n	8007746 <_malloc_r+0xea>
 80076ae:	6823      	ldr	r3, [r4, #0]
 80076b0:	4639      	mov	r1, r7
 80076b2:	4630      	mov	r0, r6
 80076b4:	eb04 0903 	add.w	r9, r4, r3
 80076b8:	f000 fb5e 	bl	8007d78 <_sbrk_r>
 80076bc:	4581      	cmp	r9, r0
 80076be:	d142      	bne.n	8007746 <_malloc_r+0xea>
 80076c0:	6821      	ldr	r1, [r4, #0]
 80076c2:	4630      	mov	r0, r6
 80076c4:	1a6d      	subs	r5, r5, r1
 80076c6:	4629      	mov	r1, r5
 80076c8:	f7ff ffa6 	bl	8007618 <sbrk_aligned>
 80076cc:	3001      	adds	r0, #1
 80076ce:	d03a      	beq.n	8007746 <_malloc_r+0xea>
 80076d0:	6823      	ldr	r3, [r4, #0]
 80076d2:	442b      	add	r3, r5
 80076d4:	6023      	str	r3, [r4, #0]
 80076d6:	f8d8 3000 	ldr.w	r3, [r8]
 80076da:	685a      	ldr	r2, [r3, #4]
 80076dc:	bb62      	cbnz	r2, 8007738 <_malloc_r+0xdc>
 80076de:	f8c8 7000 	str.w	r7, [r8]
 80076e2:	e00f      	b.n	8007704 <_malloc_r+0xa8>
 80076e4:	6822      	ldr	r2, [r4, #0]
 80076e6:	1b52      	subs	r2, r2, r5
 80076e8:	d420      	bmi.n	800772c <_malloc_r+0xd0>
 80076ea:	2a0b      	cmp	r2, #11
 80076ec:	d917      	bls.n	800771e <_malloc_r+0xc2>
 80076ee:	1961      	adds	r1, r4, r5
 80076f0:	42a3      	cmp	r3, r4
 80076f2:	6025      	str	r5, [r4, #0]
 80076f4:	bf18      	it	ne
 80076f6:	6059      	strne	r1, [r3, #4]
 80076f8:	6863      	ldr	r3, [r4, #4]
 80076fa:	bf08      	it	eq
 80076fc:	f8c8 1000 	streq.w	r1, [r8]
 8007700:	5162      	str	r2, [r4, r5]
 8007702:	604b      	str	r3, [r1, #4]
 8007704:	4630      	mov	r0, r6
 8007706:	f000 f82f 	bl	8007768 <__malloc_unlock>
 800770a:	f104 000b 	add.w	r0, r4, #11
 800770e:	1d23      	adds	r3, r4, #4
 8007710:	f020 0007 	bic.w	r0, r0, #7
 8007714:	1ac2      	subs	r2, r0, r3
 8007716:	bf1c      	itt	ne
 8007718:	1a1b      	subne	r3, r3, r0
 800771a:	50a3      	strne	r3, [r4, r2]
 800771c:	e7af      	b.n	800767e <_malloc_r+0x22>
 800771e:	6862      	ldr	r2, [r4, #4]
 8007720:	42a3      	cmp	r3, r4
 8007722:	bf0c      	ite	eq
 8007724:	f8c8 2000 	streq.w	r2, [r8]
 8007728:	605a      	strne	r2, [r3, #4]
 800772a:	e7eb      	b.n	8007704 <_malloc_r+0xa8>
 800772c:	4623      	mov	r3, r4
 800772e:	6864      	ldr	r4, [r4, #4]
 8007730:	e7ae      	b.n	8007690 <_malloc_r+0x34>
 8007732:	463c      	mov	r4, r7
 8007734:	687f      	ldr	r7, [r7, #4]
 8007736:	e7b6      	b.n	80076a6 <_malloc_r+0x4a>
 8007738:	461a      	mov	r2, r3
 800773a:	685b      	ldr	r3, [r3, #4]
 800773c:	42a3      	cmp	r3, r4
 800773e:	d1fb      	bne.n	8007738 <_malloc_r+0xdc>
 8007740:	2300      	movs	r3, #0
 8007742:	6053      	str	r3, [r2, #4]
 8007744:	e7de      	b.n	8007704 <_malloc_r+0xa8>
 8007746:	230c      	movs	r3, #12
 8007748:	4630      	mov	r0, r6
 800774a:	6033      	str	r3, [r6, #0]
 800774c:	f000 f80c 	bl	8007768 <__malloc_unlock>
 8007750:	e794      	b.n	800767c <_malloc_r+0x20>
 8007752:	6005      	str	r5, [r0, #0]
 8007754:	e7d6      	b.n	8007704 <_malloc_r+0xa8>
 8007756:	bf00      	nop
 8007758:	20002f40 	.word	0x20002f40

0800775c <__malloc_lock>:
 800775c:	4801      	ldr	r0, [pc, #4]	@ (8007764 <__malloc_lock+0x8>)
 800775e:	f7ff bf03 	b.w	8007568 <__retarget_lock_acquire_recursive>
 8007762:	bf00      	nop
 8007764:	20002f38 	.word	0x20002f38

08007768 <__malloc_unlock>:
 8007768:	4801      	ldr	r0, [pc, #4]	@ (8007770 <__malloc_unlock+0x8>)
 800776a:	f7ff befe 	b.w	800756a <__retarget_lock_release_recursive>
 800776e:	bf00      	nop
 8007770:	20002f38 	.word	0x20002f38

08007774 <__ssputs_r>:
 8007774:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007778:	461f      	mov	r7, r3
 800777a:	688e      	ldr	r6, [r1, #8]
 800777c:	4682      	mov	sl, r0
 800777e:	42be      	cmp	r6, r7
 8007780:	460c      	mov	r4, r1
 8007782:	4690      	mov	r8, r2
 8007784:	680b      	ldr	r3, [r1, #0]
 8007786:	d82d      	bhi.n	80077e4 <__ssputs_r+0x70>
 8007788:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800778c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8007790:	d026      	beq.n	80077e0 <__ssputs_r+0x6c>
 8007792:	6965      	ldr	r5, [r4, #20]
 8007794:	6909      	ldr	r1, [r1, #16]
 8007796:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800779a:	eba3 0901 	sub.w	r9, r3, r1
 800779e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80077a2:	1c7b      	adds	r3, r7, #1
 80077a4:	444b      	add	r3, r9
 80077a6:	106d      	asrs	r5, r5, #1
 80077a8:	429d      	cmp	r5, r3
 80077aa:	bf38      	it	cc
 80077ac:	461d      	movcc	r5, r3
 80077ae:	0553      	lsls	r3, r2, #21
 80077b0:	d527      	bpl.n	8007802 <__ssputs_r+0x8e>
 80077b2:	4629      	mov	r1, r5
 80077b4:	f7ff ff52 	bl	800765c <_malloc_r>
 80077b8:	4606      	mov	r6, r0
 80077ba:	b360      	cbz	r0, 8007816 <__ssputs_r+0xa2>
 80077bc:	464a      	mov	r2, r9
 80077be:	6921      	ldr	r1, [r4, #16]
 80077c0:	f7ff fed4 	bl	800756c <memcpy>
 80077c4:	89a3      	ldrh	r3, [r4, #12]
 80077c6:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80077ca:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80077ce:	81a3      	strh	r3, [r4, #12]
 80077d0:	6126      	str	r6, [r4, #16]
 80077d2:	444e      	add	r6, r9
 80077d4:	6026      	str	r6, [r4, #0]
 80077d6:	463e      	mov	r6, r7
 80077d8:	6165      	str	r5, [r4, #20]
 80077da:	eba5 0509 	sub.w	r5, r5, r9
 80077de:	60a5      	str	r5, [r4, #8]
 80077e0:	42be      	cmp	r6, r7
 80077e2:	d900      	bls.n	80077e6 <__ssputs_r+0x72>
 80077e4:	463e      	mov	r6, r7
 80077e6:	4632      	mov	r2, r6
 80077e8:	4641      	mov	r1, r8
 80077ea:	6820      	ldr	r0, [r4, #0]
 80077ec:	f000 faaa 	bl	8007d44 <memmove>
 80077f0:	2000      	movs	r0, #0
 80077f2:	68a3      	ldr	r3, [r4, #8]
 80077f4:	1b9b      	subs	r3, r3, r6
 80077f6:	60a3      	str	r3, [r4, #8]
 80077f8:	6823      	ldr	r3, [r4, #0]
 80077fa:	4433      	add	r3, r6
 80077fc:	6023      	str	r3, [r4, #0]
 80077fe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007802:	462a      	mov	r2, r5
 8007804:	f000 fad6 	bl	8007db4 <_realloc_r>
 8007808:	4606      	mov	r6, r0
 800780a:	2800      	cmp	r0, #0
 800780c:	d1e0      	bne.n	80077d0 <__ssputs_r+0x5c>
 800780e:	4650      	mov	r0, sl
 8007810:	6921      	ldr	r1, [r4, #16]
 8007812:	f7ff feb9 	bl	8007588 <_free_r>
 8007816:	230c      	movs	r3, #12
 8007818:	f8ca 3000 	str.w	r3, [sl]
 800781c:	89a3      	ldrh	r3, [r4, #12]
 800781e:	f04f 30ff 	mov.w	r0, #4294967295
 8007822:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007826:	81a3      	strh	r3, [r4, #12]
 8007828:	e7e9      	b.n	80077fe <__ssputs_r+0x8a>
	...

0800782c <_svfiprintf_r>:
 800782c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007830:	4698      	mov	r8, r3
 8007832:	898b      	ldrh	r3, [r1, #12]
 8007834:	4607      	mov	r7, r0
 8007836:	061b      	lsls	r3, r3, #24
 8007838:	460d      	mov	r5, r1
 800783a:	4614      	mov	r4, r2
 800783c:	b09d      	sub	sp, #116	@ 0x74
 800783e:	d510      	bpl.n	8007862 <_svfiprintf_r+0x36>
 8007840:	690b      	ldr	r3, [r1, #16]
 8007842:	b973      	cbnz	r3, 8007862 <_svfiprintf_r+0x36>
 8007844:	2140      	movs	r1, #64	@ 0x40
 8007846:	f7ff ff09 	bl	800765c <_malloc_r>
 800784a:	6028      	str	r0, [r5, #0]
 800784c:	6128      	str	r0, [r5, #16]
 800784e:	b930      	cbnz	r0, 800785e <_svfiprintf_r+0x32>
 8007850:	230c      	movs	r3, #12
 8007852:	603b      	str	r3, [r7, #0]
 8007854:	f04f 30ff 	mov.w	r0, #4294967295
 8007858:	b01d      	add	sp, #116	@ 0x74
 800785a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800785e:	2340      	movs	r3, #64	@ 0x40
 8007860:	616b      	str	r3, [r5, #20]
 8007862:	2300      	movs	r3, #0
 8007864:	9309      	str	r3, [sp, #36]	@ 0x24
 8007866:	2320      	movs	r3, #32
 8007868:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800786c:	2330      	movs	r3, #48	@ 0x30
 800786e:	f04f 0901 	mov.w	r9, #1
 8007872:	f8cd 800c 	str.w	r8, [sp, #12]
 8007876:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 8007a10 <_svfiprintf_r+0x1e4>
 800787a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800787e:	4623      	mov	r3, r4
 8007880:	469a      	mov	sl, r3
 8007882:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007886:	b10a      	cbz	r2, 800788c <_svfiprintf_r+0x60>
 8007888:	2a25      	cmp	r2, #37	@ 0x25
 800788a:	d1f9      	bne.n	8007880 <_svfiprintf_r+0x54>
 800788c:	ebba 0b04 	subs.w	fp, sl, r4
 8007890:	d00b      	beq.n	80078aa <_svfiprintf_r+0x7e>
 8007892:	465b      	mov	r3, fp
 8007894:	4622      	mov	r2, r4
 8007896:	4629      	mov	r1, r5
 8007898:	4638      	mov	r0, r7
 800789a:	f7ff ff6b 	bl	8007774 <__ssputs_r>
 800789e:	3001      	adds	r0, #1
 80078a0:	f000 80a7 	beq.w	80079f2 <_svfiprintf_r+0x1c6>
 80078a4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80078a6:	445a      	add	r2, fp
 80078a8:	9209      	str	r2, [sp, #36]	@ 0x24
 80078aa:	f89a 3000 	ldrb.w	r3, [sl]
 80078ae:	2b00      	cmp	r3, #0
 80078b0:	f000 809f 	beq.w	80079f2 <_svfiprintf_r+0x1c6>
 80078b4:	2300      	movs	r3, #0
 80078b6:	f04f 32ff 	mov.w	r2, #4294967295
 80078ba:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80078be:	f10a 0a01 	add.w	sl, sl, #1
 80078c2:	9304      	str	r3, [sp, #16]
 80078c4:	9307      	str	r3, [sp, #28]
 80078c6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80078ca:	931a      	str	r3, [sp, #104]	@ 0x68
 80078cc:	4654      	mov	r4, sl
 80078ce:	2205      	movs	r2, #5
 80078d0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80078d4:	484e      	ldr	r0, [pc, #312]	@ (8007a10 <_svfiprintf_r+0x1e4>)
 80078d6:	f000 fa5f 	bl	8007d98 <memchr>
 80078da:	9a04      	ldr	r2, [sp, #16]
 80078dc:	b9d8      	cbnz	r0, 8007916 <_svfiprintf_r+0xea>
 80078de:	06d0      	lsls	r0, r2, #27
 80078e0:	bf44      	itt	mi
 80078e2:	2320      	movmi	r3, #32
 80078e4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80078e8:	0711      	lsls	r1, r2, #28
 80078ea:	bf44      	itt	mi
 80078ec:	232b      	movmi	r3, #43	@ 0x2b
 80078ee:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80078f2:	f89a 3000 	ldrb.w	r3, [sl]
 80078f6:	2b2a      	cmp	r3, #42	@ 0x2a
 80078f8:	d015      	beq.n	8007926 <_svfiprintf_r+0xfa>
 80078fa:	4654      	mov	r4, sl
 80078fc:	2000      	movs	r0, #0
 80078fe:	f04f 0c0a 	mov.w	ip, #10
 8007902:	9a07      	ldr	r2, [sp, #28]
 8007904:	4621      	mov	r1, r4
 8007906:	f811 3b01 	ldrb.w	r3, [r1], #1
 800790a:	3b30      	subs	r3, #48	@ 0x30
 800790c:	2b09      	cmp	r3, #9
 800790e:	d94b      	bls.n	80079a8 <_svfiprintf_r+0x17c>
 8007910:	b1b0      	cbz	r0, 8007940 <_svfiprintf_r+0x114>
 8007912:	9207      	str	r2, [sp, #28]
 8007914:	e014      	b.n	8007940 <_svfiprintf_r+0x114>
 8007916:	eba0 0308 	sub.w	r3, r0, r8
 800791a:	fa09 f303 	lsl.w	r3, r9, r3
 800791e:	4313      	orrs	r3, r2
 8007920:	46a2      	mov	sl, r4
 8007922:	9304      	str	r3, [sp, #16]
 8007924:	e7d2      	b.n	80078cc <_svfiprintf_r+0xa0>
 8007926:	9b03      	ldr	r3, [sp, #12]
 8007928:	1d19      	adds	r1, r3, #4
 800792a:	681b      	ldr	r3, [r3, #0]
 800792c:	9103      	str	r1, [sp, #12]
 800792e:	2b00      	cmp	r3, #0
 8007930:	bfbb      	ittet	lt
 8007932:	425b      	neglt	r3, r3
 8007934:	f042 0202 	orrlt.w	r2, r2, #2
 8007938:	9307      	strge	r3, [sp, #28]
 800793a:	9307      	strlt	r3, [sp, #28]
 800793c:	bfb8      	it	lt
 800793e:	9204      	strlt	r2, [sp, #16]
 8007940:	7823      	ldrb	r3, [r4, #0]
 8007942:	2b2e      	cmp	r3, #46	@ 0x2e
 8007944:	d10a      	bne.n	800795c <_svfiprintf_r+0x130>
 8007946:	7863      	ldrb	r3, [r4, #1]
 8007948:	2b2a      	cmp	r3, #42	@ 0x2a
 800794a:	d132      	bne.n	80079b2 <_svfiprintf_r+0x186>
 800794c:	9b03      	ldr	r3, [sp, #12]
 800794e:	3402      	adds	r4, #2
 8007950:	1d1a      	adds	r2, r3, #4
 8007952:	681b      	ldr	r3, [r3, #0]
 8007954:	9203      	str	r2, [sp, #12]
 8007956:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800795a:	9305      	str	r3, [sp, #20]
 800795c:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 8007a14 <_svfiprintf_r+0x1e8>
 8007960:	2203      	movs	r2, #3
 8007962:	4650      	mov	r0, sl
 8007964:	7821      	ldrb	r1, [r4, #0]
 8007966:	f000 fa17 	bl	8007d98 <memchr>
 800796a:	b138      	cbz	r0, 800797c <_svfiprintf_r+0x150>
 800796c:	2240      	movs	r2, #64	@ 0x40
 800796e:	9b04      	ldr	r3, [sp, #16]
 8007970:	eba0 000a 	sub.w	r0, r0, sl
 8007974:	4082      	lsls	r2, r0
 8007976:	4313      	orrs	r3, r2
 8007978:	3401      	adds	r4, #1
 800797a:	9304      	str	r3, [sp, #16]
 800797c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007980:	2206      	movs	r2, #6
 8007982:	4825      	ldr	r0, [pc, #148]	@ (8007a18 <_svfiprintf_r+0x1ec>)
 8007984:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8007988:	f000 fa06 	bl	8007d98 <memchr>
 800798c:	2800      	cmp	r0, #0
 800798e:	d036      	beq.n	80079fe <_svfiprintf_r+0x1d2>
 8007990:	4b22      	ldr	r3, [pc, #136]	@ (8007a1c <_svfiprintf_r+0x1f0>)
 8007992:	bb1b      	cbnz	r3, 80079dc <_svfiprintf_r+0x1b0>
 8007994:	9b03      	ldr	r3, [sp, #12]
 8007996:	3307      	adds	r3, #7
 8007998:	f023 0307 	bic.w	r3, r3, #7
 800799c:	3308      	adds	r3, #8
 800799e:	9303      	str	r3, [sp, #12]
 80079a0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80079a2:	4433      	add	r3, r6
 80079a4:	9309      	str	r3, [sp, #36]	@ 0x24
 80079a6:	e76a      	b.n	800787e <_svfiprintf_r+0x52>
 80079a8:	460c      	mov	r4, r1
 80079aa:	2001      	movs	r0, #1
 80079ac:	fb0c 3202 	mla	r2, ip, r2, r3
 80079b0:	e7a8      	b.n	8007904 <_svfiprintf_r+0xd8>
 80079b2:	2300      	movs	r3, #0
 80079b4:	f04f 0c0a 	mov.w	ip, #10
 80079b8:	4619      	mov	r1, r3
 80079ba:	3401      	adds	r4, #1
 80079bc:	9305      	str	r3, [sp, #20]
 80079be:	4620      	mov	r0, r4
 80079c0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80079c4:	3a30      	subs	r2, #48	@ 0x30
 80079c6:	2a09      	cmp	r2, #9
 80079c8:	d903      	bls.n	80079d2 <_svfiprintf_r+0x1a6>
 80079ca:	2b00      	cmp	r3, #0
 80079cc:	d0c6      	beq.n	800795c <_svfiprintf_r+0x130>
 80079ce:	9105      	str	r1, [sp, #20]
 80079d0:	e7c4      	b.n	800795c <_svfiprintf_r+0x130>
 80079d2:	4604      	mov	r4, r0
 80079d4:	2301      	movs	r3, #1
 80079d6:	fb0c 2101 	mla	r1, ip, r1, r2
 80079da:	e7f0      	b.n	80079be <_svfiprintf_r+0x192>
 80079dc:	ab03      	add	r3, sp, #12
 80079de:	9300      	str	r3, [sp, #0]
 80079e0:	462a      	mov	r2, r5
 80079e2:	4638      	mov	r0, r7
 80079e4:	4b0e      	ldr	r3, [pc, #56]	@ (8007a20 <_svfiprintf_r+0x1f4>)
 80079e6:	a904      	add	r1, sp, #16
 80079e8:	f3af 8000 	nop.w
 80079ec:	1c42      	adds	r2, r0, #1
 80079ee:	4606      	mov	r6, r0
 80079f0:	d1d6      	bne.n	80079a0 <_svfiprintf_r+0x174>
 80079f2:	89ab      	ldrh	r3, [r5, #12]
 80079f4:	065b      	lsls	r3, r3, #25
 80079f6:	f53f af2d 	bmi.w	8007854 <_svfiprintf_r+0x28>
 80079fa:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80079fc:	e72c      	b.n	8007858 <_svfiprintf_r+0x2c>
 80079fe:	ab03      	add	r3, sp, #12
 8007a00:	9300      	str	r3, [sp, #0]
 8007a02:	462a      	mov	r2, r5
 8007a04:	4638      	mov	r0, r7
 8007a06:	4b06      	ldr	r3, [pc, #24]	@ (8007a20 <_svfiprintf_r+0x1f4>)
 8007a08:	a904      	add	r1, sp, #16
 8007a0a:	f000 f87d 	bl	8007b08 <_printf_i>
 8007a0e:	e7ed      	b.n	80079ec <_svfiprintf_r+0x1c0>
 8007a10:	08007fae 	.word	0x08007fae
 8007a14:	08007fb4 	.word	0x08007fb4
 8007a18:	08007fb8 	.word	0x08007fb8
 8007a1c:	00000000 	.word	0x00000000
 8007a20:	08007775 	.word	0x08007775

08007a24 <_printf_common>:
 8007a24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007a28:	4616      	mov	r6, r2
 8007a2a:	4698      	mov	r8, r3
 8007a2c:	688a      	ldr	r2, [r1, #8]
 8007a2e:	690b      	ldr	r3, [r1, #16]
 8007a30:	4607      	mov	r7, r0
 8007a32:	4293      	cmp	r3, r2
 8007a34:	bfb8      	it	lt
 8007a36:	4613      	movlt	r3, r2
 8007a38:	6033      	str	r3, [r6, #0]
 8007a3a:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8007a3e:	460c      	mov	r4, r1
 8007a40:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8007a44:	b10a      	cbz	r2, 8007a4a <_printf_common+0x26>
 8007a46:	3301      	adds	r3, #1
 8007a48:	6033      	str	r3, [r6, #0]
 8007a4a:	6823      	ldr	r3, [r4, #0]
 8007a4c:	0699      	lsls	r1, r3, #26
 8007a4e:	bf42      	ittt	mi
 8007a50:	6833      	ldrmi	r3, [r6, #0]
 8007a52:	3302      	addmi	r3, #2
 8007a54:	6033      	strmi	r3, [r6, #0]
 8007a56:	6825      	ldr	r5, [r4, #0]
 8007a58:	f015 0506 	ands.w	r5, r5, #6
 8007a5c:	d106      	bne.n	8007a6c <_printf_common+0x48>
 8007a5e:	f104 0a19 	add.w	sl, r4, #25
 8007a62:	68e3      	ldr	r3, [r4, #12]
 8007a64:	6832      	ldr	r2, [r6, #0]
 8007a66:	1a9b      	subs	r3, r3, r2
 8007a68:	42ab      	cmp	r3, r5
 8007a6a:	dc2b      	bgt.n	8007ac4 <_printf_common+0xa0>
 8007a6c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8007a70:	6822      	ldr	r2, [r4, #0]
 8007a72:	3b00      	subs	r3, #0
 8007a74:	bf18      	it	ne
 8007a76:	2301      	movne	r3, #1
 8007a78:	0692      	lsls	r2, r2, #26
 8007a7a:	d430      	bmi.n	8007ade <_printf_common+0xba>
 8007a7c:	4641      	mov	r1, r8
 8007a7e:	4638      	mov	r0, r7
 8007a80:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8007a84:	47c8      	blx	r9
 8007a86:	3001      	adds	r0, #1
 8007a88:	d023      	beq.n	8007ad2 <_printf_common+0xae>
 8007a8a:	6823      	ldr	r3, [r4, #0]
 8007a8c:	6922      	ldr	r2, [r4, #16]
 8007a8e:	f003 0306 	and.w	r3, r3, #6
 8007a92:	2b04      	cmp	r3, #4
 8007a94:	bf14      	ite	ne
 8007a96:	2500      	movne	r5, #0
 8007a98:	6833      	ldreq	r3, [r6, #0]
 8007a9a:	f04f 0600 	mov.w	r6, #0
 8007a9e:	bf08      	it	eq
 8007aa0:	68e5      	ldreq	r5, [r4, #12]
 8007aa2:	f104 041a 	add.w	r4, r4, #26
 8007aa6:	bf08      	it	eq
 8007aa8:	1aed      	subeq	r5, r5, r3
 8007aaa:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8007aae:	bf08      	it	eq
 8007ab0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007ab4:	4293      	cmp	r3, r2
 8007ab6:	bfc4      	itt	gt
 8007ab8:	1a9b      	subgt	r3, r3, r2
 8007aba:	18ed      	addgt	r5, r5, r3
 8007abc:	42b5      	cmp	r5, r6
 8007abe:	d11a      	bne.n	8007af6 <_printf_common+0xd2>
 8007ac0:	2000      	movs	r0, #0
 8007ac2:	e008      	b.n	8007ad6 <_printf_common+0xb2>
 8007ac4:	2301      	movs	r3, #1
 8007ac6:	4652      	mov	r2, sl
 8007ac8:	4641      	mov	r1, r8
 8007aca:	4638      	mov	r0, r7
 8007acc:	47c8      	blx	r9
 8007ace:	3001      	adds	r0, #1
 8007ad0:	d103      	bne.n	8007ada <_printf_common+0xb6>
 8007ad2:	f04f 30ff 	mov.w	r0, #4294967295
 8007ad6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007ada:	3501      	adds	r5, #1
 8007adc:	e7c1      	b.n	8007a62 <_printf_common+0x3e>
 8007ade:	2030      	movs	r0, #48	@ 0x30
 8007ae0:	18e1      	adds	r1, r4, r3
 8007ae2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8007ae6:	1c5a      	adds	r2, r3, #1
 8007ae8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8007aec:	4422      	add	r2, r4
 8007aee:	3302      	adds	r3, #2
 8007af0:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8007af4:	e7c2      	b.n	8007a7c <_printf_common+0x58>
 8007af6:	2301      	movs	r3, #1
 8007af8:	4622      	mov	r2, r4
 8007afa:	4641      	mov	r1, r8
 8007afc:	4638      	mov	r0, r7
 8007afe:	47c8      	blx	r9
 8007b00:	3001      	adds	r0, #1
 8007b02:	d0e6      	beq.n	8007ad2 <_printf_common+0xae>
 8007b04:	3601      	adds	r6, #1
 8007b06:	e7d9      	b.n	8007abc <_printf_common+0x98>

08007b08 <_printf_i>:
 8007b08:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007b0c:	7e0f      	ldrb	r7, [r1, #24]
 8007b0e:	4691      	mov	r9, r2
 8007b10:	2f78      	cmp	r7, #120	@ 0x78
 8007b12:	4680      	mov	r8, r0
 8007b14:	460c      	mov	r4, r1
 8007b16:	469a      	mov	sl, r3
 8007b18:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8007b1a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8007b1e:	d807      	bhi.n	8007b30 <_printf_i+0x28>
 8007b20:	2f62      	cmp	r7, #98	@ 0x62
 8007b22:	d80a      	bhi.n	8007b3a <_printf_i+0x32>
 8007b24:	2f00      	cmp	r7, #0
 8007b26:	f000 80d1 	beq.w	8007ccc <_printf_i+0x1c4>
 8007b2a:	2f58      	cmp	r7, #88	@ 0x58
 8007b2c:	f000 80b8 	beq.w	8007ca0 <_printf_i+0x198>
 8007b30:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007b34:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8007b38:	e03a      	b.n	8007bb0 <_printf_i+0xa8>
 8007b3a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8007b3e:	2b15      	cmp	r3, #21
 8007b40:	d8f6      	bhi.n	8007b30 <_printf_i+0x28>
 8007b42:	a101      	add	r1, pc, #4	@ (adr r1, 8007b48 <_printf_i+0x40>)
 8007b44:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007b48:	08007ba1 	.word	0x08007ba1
 8007b4c:	08007bb5 	.word	0x08007bb5
 8007b50:	08007b31 	.word	0x08007b31
 8007b54:	08007b31 	.word	0x08007b31
 8007b58:	08007b31 	.word	0x08007b31
 8007b5c:	08007b31 	.word	0x08007b31
 8007b60:	08007bb5 	.word	0x08007bb5
 8007b64:	08007b31 	.word	0x08007b31
 8007b68:	08007b31 	.word	0x08007b31
 8007b6c:	08007b31 	.word	0x08007b31
 8007b70:	08007b31 	.word	0x08007b31
 8007b74:	08007cb3 	.word	0x08007cb3
 8007b78:	08007bdf 	.word	0x08007bdf
 8007b7c:	08007c6d 	.word	0x08007c6d
 8007b80:	08007b31 	.word	0x08007b31
 8007b84:	08007b31 	.word	0x08007b31
 8007b88:	08007cd5 	.word	0x08007cd5
 8007b8c:	08007b31 	.word	0x08007b31
 8007b90:	08007bdf 	.word	0x08007bdf
 8007b94:	08007b31 	.word	0x08007b31
 8007b98:	08007b31 	.word	0x08007b31
 8007b9c:	08007c75 	.word	0x08007c75
 8007ba0:	6833      	ldr	r3, [r6, #0]
 8007ba2:	1d1a      	adds	r2, r3, #4
 8007ba4:	681b      	ldr	r3, [r3, #0]
 8007ba6:	6032      	str	r2, [r6, #0]
 8007ba8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007bac:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8007bb0:	2301      	movs	r3, #1
 8007bb2:	e09c      	b.n	8007cee <_printf_i+0x1e6>
 8007bb4:	6833      	ldr	r3, [r6, #0]
 8007bb6:	6820      	ldr	r0, [r4, #0]
 8007bb8:	1d19      	adds	r1, r3, #4
 8007bba:	6031      	str	r1, [r6, #0]
 8007bbc:	0606      	lsls	r6, r0, #24
 8007bbe:	d501      	bpl.n	8007bc4 <_printf_i+0xbc>
 8007bc0:	681d      	ldr	r5, [r3, #0]
 8007bc2:	e003      	b.n	8007bcc <_printf_i+0xc4>
 8007bc4:	0645      	lsls	r5, r0, #25
 8007bc6:	d5fb      	bpl.n	8007bc0 <_printf_i+0xb8>
 8007bc8:	f9b3 5000 	ldrsh.w	r5, [r3]
 8007bcc:	2d00      	cmp	r5, #0
 8007bce:	da03      	bge.n	8007bd8 <_printf_i+0xd0>
 8007bd0:	232d      	movs	r3, #45	@ 0x2d
 8007bd2:	426d      	negs	r5, r5
 8007bd4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007bd8:	230a      	movs	r3, #10
 8007bda:	4858      	ldr	r0, [pc, #352]	@ (8007d3c <_printf_i+0x234>)
 8007bdc:	e011      	b.n	8007c02 <_printf_i+0xfa>
 8007bde:	6821      	ldr	r1, [r4, #0]
 8007be0:	6833      	ldr	r3, [r6, #0]
 8007be2:	0608      	lsls	r0, r1, #24
 8007be4:	f853 5b04 	ldr.w	r5, [r3], #4
 8007be8:	d402      	bmi.n	8007bf0 <_printf_i+0xe8>
 8007bea:	0649      	lsls	r1, r1, #25
 8007bec:	bf48      	it	mi
 8007bee:	b2ad      	uxthmi	r5, r5
 8007bf0:	2f6f      	cmp	r7, #111	@ 0x6f
 8007bf2:	6033      	str	r3, [r6, #0]
 8007bf4:	bf14      	ite	ne
 8007bf6:	230a      	movne	r3, #10
 8007bf8:	2308      	moveq	r3, #8
 8007bfa:	4850      	ldr	r0, [pc, #320]	@ (8007d3c <_printf_i+0x234>)
 8007bfc:	2100      	movs	r1, #0
 8007bfe:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8007c02:	6866      	ldr	r6, [r4, #4]
 8007c04:	2e00      	cmp	r6, #0
 8007c06:	60a6      	str	r6, [r4, #8]
 8007c08:	db05      	blt.n	8007c16 <_printf_i+0x10e>
 8007c0a:	6821      	ldr	r1, [r4, #0]
 8007c0c:	432e      	orrs	r6, r5
 8007c0e:	f021 0104 	bic.w	r1, r1, #4
 8007c12:	6021      	str	r1, [r4, #0]
 8007c14:	d04b      	beq.n	8007cae <_printf_i+0x1a6>
 8007c16:	4616      	mov	r6, r2
 8007c18:	fbb5 f1f3 	udiv	r1, r5, r3
 8007c1c:	fb03 5711 	mls	r7, r3, r1, r5
 8007c20:	5dc7      	ldrb	r7, [r0, r7]
 8007c22:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8007c26:	462f      	mov	r7, r5
 8007c28:	42bb      	cmp	r3, r7
 8007c2a:	460d      	mov	r5, r1
 8007c2c:	d9f4      	bls.n	8007c18 <_printf_i+0x110>
 8007c2e:	2b08      	cmp	r3, #8
 8007c30:	d10b      	bne.n	8007c4a <_printf_i+0x142>
 8007c32:	6823      	ldr	r3, [r4, #0]
 8007c34:	07df      	lsls	r7, r3, #31
 8007c36:	d508      	bpl.n	8007c4a <_printf_i+0x142>
 8007c38:	6923      	ldr	r3, [r4, #16]
 8007c3a:	6861      	ldr	r1, [r4, #4]
 8007c3c:	4299      	cmp	r1, r3
 8007c3e:	bfde      	ittt	le
 8007c40:	2330      	movle	r3, #48	@ 0x30
 8007c42:	f806 3c01 	strble.w	r3, [r6, #-1]
 8007c46:	f106 36ff 	addle.w	r6, r6, #4294967295
 8007c4a:	1b92      	subs	r2, r2, r6
 8007c4c:	6122      	str	r2, [r4, #16]
 8007c4e:	464b      	mov	r3, r9
 8007c50:	4621      	mov	r1, r4
 8007c52:	4640      	mov	r0, r8
 8007c54:	f8cd a000 	str.w	sl, [sp]
 8007c58:	aa03      	add	r2, sp, #12
 8007c5a:	f7ff fee3 	bl	8007a24 <_printf_common>
 8007c5e:	3001      	adds	r0, #1
 8007c60:	d14a      	bne.n	8007cf8 <_printf_i+0x1f0>
 8007c62:	f04f 30ff 	mov.w	r0, #4294967295
 8007c66:	b004      	add	sp, #16
 8007c68:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007c6c:	6823      	ldr	r3, [r4, #0]
 8007c6e:	f043 0320 	orr.w	r3, r3, #32
 8007c72:	6023      	str	r3, [r4, #0]
 8007c74:	2778      	movs	r7, #120	@ 0x78
 8007c76:	4832      	ldr	r0, [pc, #200]	@ (8007d40 <_printf_i+0x238>)
 8007c78:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8007c7c:	6823      	ldr	r3, [r4, #0]
 8007c7e:	6831      	ldr	r1, [r6, #0]
 8007c80:	061f      	lsls	r7, r3, #24
 8007c82:	f851 5b04 	ldr.w	r5, [r1], #4
 8007c86:	d402      	bmi.n	8007c8e <_printf_i+0x186>
 8007c88:	065f      	lsls	r7, r3, #25
 8007c8a:	bf48      	it	mi
 8007c8c:	b2ad      	uxthmi	r5, r5
 8007c8e:	6031      	str	r1, [r6, #0]
 8007c90:	07d9      	lsls	r1, r3, #31
 8007c92:	bf44      	itt	mi
 8007c94:	f043 0320 	orrmi.w	r3, r3, #32
 8007c98:	6023      	strmi	r3, [r4, #0]
 8007c9a:	b11d      	cbz	r5, 8007ca4 <_printf_i+0x19c>
 8007c9c:	2310      	movs	r3, #16
 8007c9e:	e7ad      	b.n	8007bfc <_printf_i+0xf4>
 8007ca0:	4826      	ldr	r0, [pc, #152]	@ (8007d3c <_printf_i+0x234>)
 8007ca2:	e7e9      	b.n	8007c78 <_printf_i+0x170>
 8007ca4:	6823      	ldr	r3, [r4, #0]
 8007ca6:	f023 0320 	bic.w	r3, r3, #32
 8007caa:	6023      	str	r3, [r4, #0]
 8007cac:	e7f6      	b.n	8007c9c <_printf_i+0x194>
 8007cae:	4616      	mov	r6, r2
 8007cb0:	e7bd      	b.n	8007c2e <_printf_i+0x126>
 8007cb2:	6833      	ldr	r3, [r6, #0]
 8007cb4:	6825      	ldr	r5, [r4, #0]
 8007cb6:	1d18      	adds	r0, r3, #4
 8007cb8:	6961      	ldr	r1, [r4, #20]
 8007cba:	6030      	str	r0, [r6, #0]
 8007cbc:	062e      	lsls	r6, r5, #24
 8007cbe:	681b      	ldr	r3, [r3, #0]
 8007cc0:	d501      	bpl.n	8007cc6 <_printf_i+0x1be>
 8007cc2:	6019      	str	r1, [r3, #0]
 8007cc4:	e002      	b.n	8007ccc <_printf_i+0x1c4>
 8007cc6:	0668      	lsls	r0, r5, #25
 8007cc8:	d5fb      	bpl.n	8007cc2 <_printf_i+0x1ba>
 8007cca:	8019      	strh	r1, [r3, #0]
 8007ccc:	2300      	movs	r3, #0
 8007cce:	4616      	mov	r6, r2
 8007cd0:	6123      	str	r3, [r4, #16]
 8007cd2:	e7bc      	b.n	8007c4e <_printf_i+0x146>
 8007cd4:	6833      	ldr	r3, [r6, #0]
 8007cd6:	2100      	movs	r1, #0
 8007cd8:	1d1a      	adds	r2, r3, #4
 8007cda:	6032      	str	r2, [r6, #0]
 8007cdc:	681e      	ldr	r6, [r3, #0]
 8007cde:	6862      	ldr	r2, [r4, #4]
 8007ce0:	4630      	mov	r0, r6
 8007ce2:	f000 f859 	bl	8007d98 <memchr>
 8007ce6:	b108      	cbz	r0, 8007cec <_printf_i+0x1e4>
 8007ce8:	1b80      	subs	r0, r0, r6
 8007cea:	6060      	str	r0, [r4, #4]
 8007cec:	6863      	ldr	r3, [r4, #4]
 8007cee:	6123      	str	r3, [r4, #16]
 8007cf0:	2300      	movs	r3, #0
 8007cf2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007cf6:	e7aa      	b.n	8007c4e <_printf_i+0x146>
 8007cf8:	4632      	mov	r2, r6
 8007cfa:	4649      	mov	r1, r9
 8007cfc:	4640      	mov	r0, r8
 8007cfe:	6923      	ldr	r3, [r4, #16]
 8007d00:	47d0      	blx	sl
 8007d02:	3001      	adds	r0, #1
 8007d04:	d0ad      	beq.n	8007c62 <_printf_i+0x15a>
 8007d06:	6823      	ldr	r3, [r4, #0]
 8007d08:	079b      	lsls	r3, r3, #30
 8007d0a:	d413      	bmi.n	8007d34 <_printf_i+0x22c>
 8007d0c:	68e0      	ldr	r0, [r4, #12]
 8007d0e:	9b03      	ldr	r3, [sp, #12]
 8007d10:	4298      	cmp	r0, r3
 8007d12:	bfb8      	it	lt
 8007d14:	4618      	movlt	r0, r3
 8007d16:	e7a6      	b.n	8007c66 <_printf_i+0x15e>
 8007d18:	2301      	movs	r3, #1
 8007d1a:	4632      	mov	r2, r6
 8007d1c:	4649      	mov	r1, r9
 8007d1e:	4640      	mov	r0, r8
 8007d20:	47d0      	blx	sl
 8007d22:	3001      	adds	r0, #1
 8007d24:	d09d      	beq.n	8007c62 <_printf_i+0x15a>
 8007d26:	3501      	adds	r5, #1
 8007d28:	68e3      	ldr	r3, [r4, #12]
 8007d2a:	9903      	ldr	r1, [sp, #12]
 8007d2c:	1a5b      	subs	r3, r3, r1
 8007d2e:	42ab      	cmp	r3, r5
 8007d30:	dcf2      	bgt.n	8007d18 <_printf_i+0x210>
 8007d32:	e7eb      	b.n	8007d0c <_printf_i+0x204>
 8007d34:	2500      	movs	r5, #0
 8007d36:	f104 0619 	add.w	r6, r4, #25
 8007d3a:	e7f5      	b.n	8007d28 <_printf_i+0x220>
 8007d3c:	08007fbf 	.word	0x08007fbf
 8007d40:	08007fd0 	.word	0x08007fd0

08007d44 <memmove>:
 8007d44:	4288      	cmp	r0, r1
 8007d46:	b510      	push	{r4, lr}
 8007d48:	eb01 0402 	add.w	r4, r1, r2
 8007d4c:	d902      	bls.n	8007d54 <memmove+0x10>
 8007d4e:	4284      	cmp	r4, r0
 8007d50:	4623      	mov	r3, r4
 8007d52:	d807      	bhi.n	8007d64 <memmove+0x20>
 8007d54:	1e43      	subs	r3, r0, #1
 8007d56:	42a1      	cmp	r1, r4
 8007d58:	d008      	beq.n	8007d6c <memmove+0x28>
 8007d5a:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007d5e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8007d62:	e7f8      	b.n	8007d56 <memmove+0x12>
 8007d64:	4601      	mov	r1, r0
 8007d66:	4402      	add	r2, r0
 8007d68:	428a      	cmp	r2, r1
 8007d6a:	d100      	bne.n	8007d6e <memmove+0x2a>
 8007d6c:	bd10      	pop	{r4, pc}
 8007d6e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8007d72:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8007d76:	e7f7      	b.n	8007d68 <memmove+0x24>

08007d78 <_sbrk_r>:
 8007d78:	b538      	push	{r3, r4, r5, lr}
 8007d7a:	2300      	movs	r3, #0
 8007d7c:	4d05      	ldr	r5, [pc, #20]	@ (8007d94 <_sbrk_r+0x1c>)
 8007d7e:	4604      	mov	r4, r0
 8007d80:	4608      	mov	r0, r1
 8007d82:	602b      	str	r3, [r5, #0]
 8007d84:	f7f8 ff3a 	bl	8000bfc <_sbrk>
 8007d88:	1c43      	adds	r3, r0, #1
 8007d8a:	d102      	bne.n	8007d92 <_sbrk_r+0x1a>
 8007d8c:	682b      	ldr	r3, [r5, #0]
 8007d8e:	b103      	cbz	r3, 8007d92 <_sbrk_r+0x1a>
 8007d90:	6023      	str	r3, [r4, #0]
 8007d92:	bd38      	pop	{r3, r4, r5, pc}
 8007d94:	20002f34 	.word	0x20002f34

08007d98 <memchr>:
 8007d98:	4603      	mov	r3, r0
 8007d9a:	b510      	push	{r4, lr}
 8007d9c:	b2c9      	uxtb	r1, r1
 8007d9e:	4402      	add	r2, r0
 8007da0:	4293      	cmp	r3, r2
 8007da2:	4618      	mov	r0, r3
 8007da4:	d101      	bne.n	8007daa <memchr+0x12>
 8007da6:	2000      	movs	r0, #0
 8007da8:	e003      	b.n	8007db2 <memchr+0x1a>
 8007daa:	7804      	ldrb	r4, [r0, #0]
 8007dac:	3301      	adds	r3, #1
 8007dae:	428c      	cmp	r4, r1
 8007db0:	d1f6      	bne.n	8007da0 <memchr+0x8>
 8007db2:	bd10      	pop	{r4, pc}

08007db4 <_realloc_r>:
 8007db4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007db8:	4607      	mov	r7, r0
 8007dba:	4614      	mov	r4, r2
 8007dbc:	460d      	mov	r5, r1
 8007dbe:	b921      	cbnz	r1, 8007dca <_realloc_r+0x16>
 8007dc0:	4611      	mov	r1, r2
 8007dc2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007dc6:	f7ff bc49 	b.w	800765c <_malloc_r>
 8007dca:	b92a      	cbnz	r2, 8007dd8 <_realloc_r+0x24>
 8007dcc:	f7ff fbdc 	bl	8007588 <_free_r>
 8007dd0:	4625      	mov	r5, r4
 8007dd2:	4628      	mov	r0, r5
 8007dd4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007dd8:	f000 f81a 	bl	8007e10 <_malloc_usable_size_r>
 8007ddc:	4284      	cmp	r4, r0
 8007dde:	4606      	mov	r6, r0
 8007de0:	d802      	bhi.n	8007de8 <_realloc_r+0x34>
 8007de2:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8007de6:	d8f4      	bhi.n	8007dd2 <_realloc_r+0x1e>
 8007de8:	4621      	mov	r1, r4
 8007dea:	4638      	mov	r0, r7
 8007dec:	f7ff fc36 	bl	800765c <_malloc_r>
 8007df0:	4680      	mov	r8, r0
 8007df2:	b908      	cbnz	r0, 8007df8 <_realloc_r+0x44>
 8007df4:	4645      	mov	r5, r8
 8007df6:	e7ec      	b.n	8007dd2 <_realloc_r+0x1e>
 8007df8:	42b4      	cmp	r4, r6
 8007dfa:	4622      	mov	r2, r4
 8007dfc:	4629      	mov	r1, r5
 8007dfe:	bf28      	it	cs
 8007e00:	4632      	movcs	r2, r6
 8007e02:	f7ff fbb3 	bl	800756c <memcpy>
 8007e06:	4629      	mov	r1, r5
 8007e08:	4638      	mov	r0, r7
 8007e0a:	f7ff fbbd 	bl	8007588 <_free_r>
 8007e0e:	e7f1      	b.n	8007df4 <_realloc_r+0x40>

08007e10 <_malloc_usable_size_r>:
 8007e10:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007e14:	1f18      	subs	r0, r3, #4
 8007e16:	2b00      	cmp	r3, #0
 8007e18:	bfbc      	itt	lt
 8007e1a:	580b      	ldrlt	r3, [r1, r0]
 8007e1c:	18c0      	addlt	r0, r0, r3
 8007e1e:	4770      	bx	lr

08007e20 <_init>:
 8007e20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007e22:	bf00      	nop
 8007e24:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007e26:	bc08      	pop	{r3}
 8007e28:	469e      	mov	lr, r3
 8007e2a:	4770      	bx	lr

08007e2c <_fini>:
 8007e2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007e2e:	bf00      	nop
 8007e30:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007e32:	bc08      	pop	{r3}
 8007e34:	469e      	mov	lr, r3
 8007e36:	4770      	bx	lr
