{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1479037121840 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Full Version " "Version 12.1 Build 177 11/07/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1479037121840 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 13 19:38:41 2016 " "Processing started: Sun Nov 13 19:38:41 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1479037121840 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1479037121840 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LED -c LED " "Command: quartus_map --read_settings_files=on --write_settings_files=off LED -c LED" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1479037121840 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1479037122043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led0.v 1 1 " "Found 1 design units, including 1 entities, in source file led0.v" { { "Info" "ISGN_ENTITY_NAME" "1 led0_module " "Found entity 1: led0_module" {  } { { "LED0.v" "" { Text "D:/FPGA_PROC/LED/LED0.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479037122089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1479037122089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led1.v 1 1 " "Found 1 design units, including 1 entities, in source file led1.v" { { "Info" "ISGN_ENTITY_NAME" "1 led1_module " "Found entity 1: led1_module" {  } { { "LED1.v" "" { Text "D:/FPGA_PROC/LED/LED1.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479037122089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1479037122089 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "LED2.v(34) " "Verilog HDL information at LED2.v(34): always construct contains both blocking and non-blocking assignments" {  } { { "LED2.v" "" { Text "D:/FPGA_PROC/LED/LED2.v" 34 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1 1479037122089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led2.v 1 1 " "Found 1 design units, including 1 entities, in source file led2.v" { { "Info" "ISGN_ENTITY_NAME" "1 led2_module " "Found entity 1: led2_module" {  } { { "LED2.v" "" { Text "D:/FPGA_PROC/LED/LED2.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479037122089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1479037122089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led3.v 1 1 " "Found 1 design units, including 1 entities, in source file led3.v" { { "Info" "ISGN_ENTITY_NAME" "1 led3_module " "Found entity 1: led3_module" {  } { { "LED3.v" "" { Text "D:/FPGA_PROC/LED/LED3.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479037122089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1479037122089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.v 1 1 " "Found 1 design units, including 1 entities, in source file top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_module " "Found entity 1: top_module" {  } { { "top.v" "" { Text "D:/FPGA_PROC/LED/top.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479037122089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1479037122089 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_module " "Elaborating entity \"top_module\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1479037122105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led0_module led0_module:U_LED0_Inst " "Elaborating entity \"led0_module\" for hierarchy \"led0_module:U_LED0_Inst\"" {  } { { "top.v" "U_LED0_Inst" { Text "D:/FPGA_PROC/LED/top.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1479037122105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led1_module led1_module:U_LED1_Inst " "Elaborating entity \"led1_module\" for hierarchy \"led1_module:U_LED1_Inst\"" {  } { { "top.v" "U_LED1_Inst" { Text "D:/FPGA_PROC/LED/top.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1479037122121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led2_module led2_module:U_LED2_Inst " "Elaborating entity \"led2_module\" for hierarchy \"led2_module:U_LED2_Inst\"" {  } { { "top.v" "U_LED2_Inst" { Text "D:/FPGA_PROC/LED/top.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1479037122121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led3_module led3_module:U_LED3_Inst " "Elaborating entity \"led3_module\" for hierarchy \"led3_module:U_LED3_Inst\"" {  } { { "top.v" "U_LED3_Inst" { Text "D:/FPGA_PROC/LED/top.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1479037122121 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "LED0.v" "" { Text "D:/FPGA_PROC/LED/LED0.v" 41 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "" 0 -1 1479037122588 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1 1479037122588 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "" 0 -1 1479037122744 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/FPGA_PROC/LED/output_files/LED.map.smsg " "Generated suppressed messages file D:/FPGA_PROC/LED/output_files/LED.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1479037122916 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1479037122994 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1479037122994 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "83 " "Implemented 83 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1479037123025 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1479037123025 ""} { "Info" "ICUT_CUT_TM_LCELLS" "77 " "Implemented 77 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1479037123025 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1479037123025 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "436 " "Peak virtual memory: 436 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1479037123041 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 13 19:38:43 2016 " "Processing ended: Sun Nov 13 19:38:43 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1479037123041 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1479037123041 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1479037123041 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1479037123041 ""}
