Warning: Detected use of obsolete/unsupported feature.  The following
	will not be available in a future release of the application:
	elaborate -update. Use plain elaborate instead (CMD-100)
Loading db file '/ecelib/linware/synopsys15/dc/libraries/syn/gtech.db'
Loading db file '/ecelib/linware/synopsys15/dc/libraries/syn/standard.sldb'
  Loading link library 'saed32lvt_tt1p05vn40c'
  Loading link library 'saed32sram_tt1p05vn40c'
  Loading link library 'gtech'
Running PRESTO HDLC
Warning:  /users/ugrad2/2014/spring/stefanc1/test_synth/design/reg2.vhd:60: Initial values for signals/variables are not supported for synthesis by default. They are ignored. (VHD-7)
Warning:  /users/ugrad2/2014/spring/stefanc1/test_synth/design/reg2.vhd:60: Initial values for signals/variables are not supported for synthesis by default. They are ignored. (VHD-7)
Warning:  /users/ugrad2/2014/spring/stefanc1/test_synth/design/reg2.vhd:60: Initial values for signals/variables are not supported for synthesis by default. They are ignored. (VHD-7)
Warning:  /users/ugrad2/2014/spring/stefanc1/test_synth/design/reg2.vhd:60: Initial values for signals/variables are not supported for synthesis by default. They are ignored. (VHD-7)
Warning:  /users/ugrad2/2014/spring/stefanc1/test_synth/design/reg2.vhd:60: Initial values for signals/variables are not supported for synthesis by default. They are ignored. (VHD-7)
Warning:  /users/ugrad2/2014/spring/stefanc1/test_synth/design/reg2.vhd:60: Initial values for signals/variables are not supported for synthesis by default. They are ignored. (VHD-7)
Warning:  /users/ugrad2/2014/spring/stefanc1/test_synth/design/reg2.vhd:60: Initial values for signals/variables are not supported for synthesis by default. They are ignored. (VHD-7)
Warning:  /users/ugrad2/2014/spring/stefanc1/test_synth/design/reg2.vhd:60: Initial values for signals/variables are not supported for synthesis by default. They are ignored. (VHD-7)
Warning:  /users/ugrad2/2014/spring/stefanc1/test_synth/design/reg2.vhd:60: Initial values for signals/variables are not supported for synthesis by default. They are ignored. (VHD-7)
Warning:  /users/ugrad2/2014/spring/stefanc1/test_synth/design/reg2.vhd:60: Initial values for signals/variables are not supported for synthesis by default. They are ignored. (VHD-7)
Warning:  /users/ugrad2/2014/spring/stefanc1/test_synth/design/reg2.vhd:60: Initial values for signals/variables are not supported for synthesis by default. They are ignored. (VHD-7)
Warning:  /users/ugrad2/2014/spring/stefanc1/test_synth/design/reg2.vhd:60: Initial values for signals/variables are not supported for synthesis by default. They are ignored. (VHD-7)
Warning:  /users/ugrad2/2014/spring/stefanc1/test_synth/design/reg2.vhd:60: Initial values for signals/variables are not supported for synthesis by default. They are ignored. (VHD-7)
Warning:  /users/ugrad2/2014/spring/stefanc1/test_synth/design/reg2.vhd:60: Initial values for signals/variables are not supported for synthesis by default. They are ignored. (VHD-7)

Inferred memory devices in process
	in routine reg2 line 60 in file
		'/users/ugrad2/2014/spring/stefanc1/test_synth/design/reg2.vhd'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
|   JALDataD_tmp_reg   | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
|  RegWriteD_tmp_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|  MemtoRegD_tmp_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|  MemWriteD_tmp_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| ALUControlD_tmp_reg  | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|   ALUSrcD_tmp_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   RegDstD_tmp_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     RD1_tmp_reg      | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|     RD2_tmp_reg      | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|     RsD_tmp_reg      | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|     RtD_tmp_reg      | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|     RdD_tmp_reg      | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|   SignImmD_tmp_reg   | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
| LoadControlD_tmp_reg | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
|    RegWriteE_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    MemtoRegE_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    MemWriteE_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   ALUControlE_reg    | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|     ALUSrcE_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     RegDstE_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   LoadControlE_reg   | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
|    RD1toMux1_reg     | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|    RD2toMux2_reg     | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|       RsE_reg        | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|       RtE_reg        | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|       RdE_reg        | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|     SignImmE_reg     | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|     JALDataE_reg     | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
================================================================================
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'reg2'.
1
