
ECEN2370_StarterCode_SP25.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005678  080001ac  080001ac  000011ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001ae8  08005824  08005824  00006824  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800730c  0800730c  00009028  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800730c  0800730c  0000830c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007314  08007314  00009028  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007314  08007314  00008314  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08007318  08007318  00008318  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000028  20000000  0800731c  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00009028  2**0
                  CONTENTS
 10 .bss          00025a60  20000028  20000028  00009028  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20025a88  20025a88  00009028  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00009028  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000eb32  00000000  00000000  00009058  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002909  00000000  00000000  00017b8a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000de0  00000000  00000000  0001a498  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000a88  00000000  00000000  0001b278  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00026611  00000000  00000000  0001bd00  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00011749  00000000  00000000  00042311  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000e19d1  00000000  00000000  00053a5a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0013542b  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00003848  00000000  00000000  00135470  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000066  00000000  00000000  00138cb8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001ac <__do_global_dtors_aux>:
 80001ac:	b510      	push	{r4, lr}
 80001ae:	4c05      	ldr	r4, [pc, #20]	@ (80001c4 <__do_global_dtors_aux+0x18>)
 80001b0:	7823      	ldrb	r3, [r4, #0]
 80001b2:	b933      	cbnz	r3, 80001c2 <__do_global_dtors_aux+0x16>
 80001b4:	4b04      	ldr	r3, [pc, #16]	@ (80001c8 <__do_global_dtors_aux+0x1c>)
 80001b6:	b113      	cbz	r3, 80001be <__do_global_dtors_aux+0x12>
 80001b8:	4804      	ldr	r0, [pc, #16]	@ (80001cc <__do_global_dtors_aux+0x20>)
 80001ba:	f3af 8000 	nop.w
 80001be:	2301      	movs	r3, #1
 80001c0:	7023      	strb	r3, [r4, #0]
 80001c2:	bd10      	pop	{r4, pc}
 80001c4:	20000028 	.word	0x20000028
 80001c8:	00000000 	.word	0x00000000
 80001cc:	0800580c 	.word	0x0800580c

080001d0 <frame_dummy>:
 80001d0:	b508      	push	{r3, lr}
 80001d2:	4b03      	ldr	r3, [pc, #12]	@ (80001e0 <frame_dummy+0x10>)
 80001d4:	b11b      	cbz	r3, 80001de <frame_dummy+0xe>
 80001d6:	4903      	ldr	r1, [pc, #12]	@ (80001e4 <frame_dummy+0x14>)
 80001d8:	4803      	ldr	r0, [pc, #12]	@ (80001e8 <frame_dummy+0x18>)
 80001da:	f3af 8000 	nop.w
 80001de:	bd08      	pop	{r3, pc}
 80001e0:	00000000 	.word	0x00000000
 80001e4:	2000002c 	.word	0x2000002c
 80001e8:	0800580c 	.word	0x0800580c

080001ec <__aeabi_uldivmod>:
 80001ec:	b953      	cbnz	r3, 8000204 <__aeabi_uldivmod+0x18>
 80001ee:	b94a      	cbnz	r2, 8000204 <__aeabi_uldivmod+0x18>
 80001f0:	2900      	cmp	r1, #0
 80001f2:	bf08      	it	eq
 80001f4:	2800      	cmpeq	r0, #0
 80001f6:	bf1c      	itt	ne
 80001f8:	f04f 31ff 	movne.w	r1, #4294967295
 80001fc:	f04f 30ff 	movne.w	r0, #4294967295
 8000200:	f000 b988 	b.w	8000514 <__aeabi_idiv0>
 8000204:	f1ad 0c08 	sub.w	ip, sp, #8
 8000208:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800020c:	f000 f806 	bl	800021c <__udivmoddi4>
 8000210:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000214:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000218:	b004      	add	sp, #16
 800021a:	4770      	bx	lr

0800021c <__udivmoddi4>:
 800021c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000220:	9d08      	ldr	r5, [sp, #32]
 8000222:	468e      	mov	lr, r1
 8000224:	4604      	mov	r4, r0
 8000226:	4688      	mov	r8, r1
 8000228:	2b00      	cmp	r3, #0
 800022a:	d14a      	bne.n	80002c2 <__udivmoddi4+0xa6>
 800022c:	428a      	cmp	r2, r1
 800022e:	4617      	mov	r7, r2
 8000230:	d962      	bls.n	80002f8 <__udivmoddi4+0xdc>
 8000232:	fab2 f682 	clz	r6, r2
 8000236:	b14e      	cbz	r6, 800024c <__udivmoddi4+0x30>
 8000238:	f1c6 0320 	rsb	r3, r6, #32
 800023c:	fa01 f806 	lsl.w	r8, r1, r6
 8000240:	fa20 f303 	lsr.w	r3, r0, r3
 8000244:	40b7      	lsls	r7, r6
 8000246:	ea43 0808 	orr.w	r8, r3, r8
 800024a:	40b4      	lsls	r4, r6
 800024c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000250:	fa1f fc87 	uxth.w	ip, r7
 8000254:	fbb8 f1fe 	udiv	r1, r8, lr
 8000258:	0c23      	lsrs	r3, r4, #16
 800025a:	fb0e 8811 	mls	r8, lr, r1, r8
 800025e:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000262:	fb01 f20c 	mul.w	r2, r1, ip
 8000266:	429a      	cmp	r2, r3
 8000268:	d909      	bls.n	800027e <__udivmoddi4+0x62>
 800026a:	18fb      	adds	r3, r7, r3
 800026c:	f101 30ff 	add.w	r0, r1, #4294967295
 8000270:	f080 80ea 	bcs.w	8000448 <__udivmoddi4+0x22c>
 8000274:	429a      	cmp	r2, r3
 8000276:	f240 80e7 	bls.w	8000448 <__udivmoddi4+0x22c>
 800027a:	3902      	subs	r1, #2
 800027c:	443b      	add	r3, r7
 800027e:	1a9a      	subs	r2, r3, r2
 8000280:	b2a3      	uxth	r3, r4
 8000282:	fbb2 f0fe 	udiv	r0, r2, lr
 8000286:	fb0e 2210 	mls	r2, lr, r0, r2
 800028a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800028e:	fb00 fc0c 	mul.w	ip, r0, ip
 8000292:	459c      	cmp	ip, r3
 8000294:	d909      	bls.n	80002aa <__udivmoddi4+0x8e>
 8000296:	18fb      	adds	r3, r7, r3
 8000298:	f100 32ff 	add.w	r2, r0, #4294967295
 800029c:	f080 80d6 	bcs.w	800044c <__udivmoddi4+0x230>
 80002a0:	459c      	cmp	ip, r3
 80002a2:	f240 80d3 	bls.w	800044c <__udivmoddi4+0x230>
 80002a6:	443b      	add	r3, r7
 80002a8:	3802      	subs	r0, #2
 80002aa:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80002ae:	eba3 030c 	sub.w	r3, r3, ip
 80002b2:	2100      	movs	r1, #0
 80002b4:	b11d      	cbz	r5, 80002be <__udivmoddi4+0xa2>
 80002b6:	40f3      	lsrs	r3, r6
 80002b8:	2200      	movs	r2, #0
 80002ba:	e9c5 3200 	strd	r3, r2, [r5]
 80002be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002c2:	428b      	cmp	r3, r1
 80002c4:	d905      	bls.n	80002d2 <__udivmoddi4+0xb6>
 80002c6:	b10d      	cbz	r5, 80002cc <__udivmoddi4+0xb0>
 80002c8:	e9c5 0100 	strd	r0, r1, [r5]
 80002cc:	2100      	movs	r1, #0
 80002ce:	4608      	mov	r0, r1
 80002d0:	e7f5      	b.n	80002be <__udivmoddi4+0xa2>
 80002d2:	fab3 f183 	clz	r1, r3
 80002d6:	2900      	cmp	r1, #0
 80002d8:	d146      	bne.n	8000368 <__udivmoddi4+0x14c>
 80002da:	4573      	cmp	r3, lr
 80002dc:	d302      	bcc.n	80002e4 <__udivmoddi4+0xc8>
 80002de:	4282      	cmp	r2, r0
 80002e0:	f200 8105 	bhi.w	80004ee <__udivmoddi4+0x2d2>
 80002e4:	1a84      	subs	r4, r0, r2
 80002e6:	eb6e 0203 	sbc.w	r2, lr, r3
 80002ea:	2001      	movs	r0, #1
 80002ec:	4690      	mov	r8, r2
 80002ee:	2d00      	cmp	r5, #0
 80002f0:	d0e5      	beq.n	80002be <__udivmoddi4+0xa2>
 80002f2:	e9c5 4800 	strd	r4, r8, [r5]
 80002f6:	e7e2      	b.n	80002be <__udivmoddi4+0xa2>
 80002f8:	2a00      	cmp	r2, #0
 80002fa:	f000 8090 	beq.w	800041e <__udivmoddi4+0x202>
 80002fe:	fab2 f682 	clz	r6, r2
 8000302:	2e00      	cmp	r6, #0
 8000304:	f040 80a4 	bne.w	8000450 <__udivmoddi4+0x234>
 8000308:	1a8a      	subs	r2, r1, r2
 800030a:	0c03      	lsrs	r3, r0, #16
 800030c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000310:	b280      	uxth	r0, r0
 8000312:	b2bc      	uxth	r4, r7
 8000314:	2101      	movs	r1, #1
 8000316:	fbb2 fcfe 	udiv	ip, r2, lr
 800031a:	fb0e 221c 	mls	r2, lr, ip, r2
 800031e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000322:	fb04 f20c 	mul.w	r2, r4, ip
 8000326:	429a      	cmp	r2, r3
 8000328:	d907      	bls.n	800033a <__udivmoddi4+0x11e>
 800032a:	18fb      	adds	r3, r7, r3
 800032c:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000330:	d202      	bcs.n	8000338 <__udivmoddi4+0x11c>
 8000332:	429a      	cmp	r2, r3
 8000334:	f200 80e0 	bhi.w	80004f8 <__udivmoddi4+0x2dc>
 8000338:	46c4      	mov	ip, r8
 800033a:	1a9b      	subs	r3, r3, r2
 800033c:	fbb3 f2fe 	udiv	r2, r3, lr
 8000340:	fb0e 3312 	mls	r3, lr, r2, r3
 8000344:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000348:	fb02 f404 	mul.w	r4, r2, r4
 800034c:	429c      	cmp	r4, r3
 800034e:	d907      	bls.n	8000360 <__udivmoddi4+0x144>
 8000350:	18fb      	adds	r3, r7, r3
 8000352:	f102 30ff 	add.w	r0, r2, #4294967295
 8000356:	d202      	bcs.n	800035e <__udivmoddi4+0x142>
 8000358:	429c      	cmp	r4, r3
 800035a:	f200 80ca 	bhi.w	80004f2 <__udivmoddi4+0x2d6>
 800035e:	4602      	mov	r2, r0
 8000360:	1b1b      	subs	r3, r3, r4
 8000362:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000366:	e7a5      	b.n	80002b4 <__udivmoddi4+0x98>
 8000368:	f1c1 0620 	rsb	r6, r1, #32
 800036c:	408b      	lsls	r3, r1
 800036e:	fa22 f706 	lsr.w	r7, r2, r6
 8000372:	431f      	orrs	r7, r3
 8000374:	fa0e f401 	lsl.w	r4, lr, r1
 8000378:	fa20 f306 	lsr.w	r3, r0, r6
 800037c:	fa2e fe06 	lsr.w	lr, lr, r6
 8000380:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000384:	4323      	orrs	r3, r4
 8000386:	fa00 f801 	lsl.w	r8, r0, r1
 800038a:	fa1f fc87 	uxth.w	ip, r7
 800038e:	fbbe f0f9 	udiv	r0, lr, r9
 8000392:	0c1c      	lsrs	r4, r3, #16
 8000394:	fb09 ee10 	mls	lr, r9, r0, lr
 8000398:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 800039c:	fb00 fe0c 	mul.w	lr, r0, ip
 80003a0:	45a6      	cmp	lr, r4
 80003a2:	fa02 f201 	lsl.w	r2, r2, r1
 80003a6:	d909      	bls.n	80003bc <__udivmoddi4+0x1a0>
 80003a8:	193c      	adds	r4, r7, r4
 80003aa:	f100 3aff 	add.w	sl, r0, #4294967295
 80003ae:	f080 809c 	bcs.w	80004ea <__udivmoddi4+0x2ce>
 80003b2:	45a6      	cmp	lr, r4
 80003b4:	f240 8099 	bls.w	80004ea <__udivmoddi4+0x2ce>
 80003b8:	3802      	subs	r0, #2
 80003ba:	443c      	add	r4, r7
 80003bc:	eba4 040e 	sub.w	r4, r4, lr
 80003c0:	fa1f fe83 	uxth.w	lr, r3
 80003c4:	fbb4 f3f9 	udiv	r3, r4, r9
 80003c8:	fb09 4413 	mls	r4, r9, r3, r4
 80003cc:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003d0:	fb03 fc0c 	mul.w	ip, r3, ip
 80003d4:	45a4      	cmp	ip, r4
 80003d6:	d908      	bls.n	80003ea <__udivmoddi4+0x1ce>
 80003d8:	193c      	adds	r4, r7, r4
 80003da:	f103 3eff 	add.w	lr, r3, #4294967295
 80003de:	f080 8082 	bcs.w	80004e6 <__udivmoddi4+0x2ca>
 80003e2:	45a4      	cmp	ip, r4
 80003e4:	d97f      	bls.n	80004e6 <__udivmoddi4+0x2ca>
 80003e6:	3b02      	subs	r3, #2
 80003e8:	443c      	add	r4, r7
 80003ea:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80003ee:	eba4 040c 	sub.w	r4, r4, ip
 80003f2:	fba0 ec02 	umull	lr, ip, r0, r2
 80003f6:	4564      	cmp	r4, ip
 80003f8:	4673      	mov	r3, lr
 80003fa:	46e1      	mov	r9, ip
 80003fc:	d362      	bcc.n	80004c4 <__udivmoddi4+0x2a8>
 80003fe:	d05f      	beq.n	80004c0 <__udivmoddi4+0x2a4>
 8000400:	b15d      	cbz	r5, 800041a <__udivmoddi4+0x1fe>
 8000402:	ebb8 0203 	subs.w	r2, r8, r3
 8000406:	eb64 0409 	sbc.w	r4, r4, r9
 800040a:	fa04 f606 	lsl.w	r6, r4, r6
 800040e:	fa22 f301 	lsr.w	r3, r2, r1
 8000412:	431e      	orrs	r6, r3
 8000414:	40cc      	lsrs	r4, r1
 8000416:	e9c5 6400 	strd	r6, r4, [r5]
 800041a:	2100      	movs	r1, #0
 800041c:	e74f      	b.n	80002be <__udivmoddi4+0xa2>
 800041e:	fbb1 fcf2 	udiv	ip, r1, r2
 8000422:	0c01      	lsrs	r1, r0, #16
 8000424:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000428:	b280      	uxth	r0, r0
 800042a:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800042e:	463b      	mov	r3, r7
 8000430:	4638      	mov	r0, r7
 8000432:	463c      	mov	r4, r7
 8000434:	46b8      	mov	r8, r7
 8000436:	46be      	mov	lr, r7
 8000438:	2620      	movs	r6, #32
 800043a:	fbb1 f1f7 	udiv	r1, r1, r7
 800043e:	eba2 0208 	sub.w	r2, r2, r8
 8000442:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000446:	e766      	b.n	8000316 <__udivmoddi4+0xfa>
 8000448:	4601      	mov	r1, r0
 800044a:	e718      	b.n	800027e <__udivmoddi4+0x62>
 800044c:	4610      	mov	r0, r2
 800044e:	e72c      	b.n	80002aa <__udivmoddi4+0x8e>
 8000450:	f1c6 0220 	rsb	r2, r6, #32
 8000454:	fa2e f302 	lsr.w	r3, lr, r2
 8000458:	40b7      	lsls	r7, r6
 800045a:	40b1      	lsls	r1, r6
 800045c:	fa20 f202 	lsr.w	r2, r0, r2
 8000460:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000464:	430a      	orrs	r2, r1
 8000466:	fbb3 f8fe 	udiv	r8, r3, lr
 800046a:	b2bc      	uxth	r4, r7
 800046c:	fb0e 3318 	mls	r3, lr, r8, r3
 8000470:	0c11      	lsrs	r1, r2, #16
 8000472:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000476:	fb08 f904 	mul.w	r9, r8, r4
 800047a:	40b0      	lsls	r0, r6
 800047c:	4589      	cmp	r9, r1
 800047e:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000482:	b280      	uxth	r0, r0
 8000484:	d93e      	bls.n	8000504 <__udivmoddi4+0x2e8>
 8000486:	1879      	adds	r1, r7, r1
 8000488:	f108 3cff 	add.w	ip, r8, #4294967295
 800048c:	d201      	bcs.n	8000492 <__udivmoddi4+0x276>
 800048e:	4589      	cmp	r9, r1
 8000490:	d81f      	bhi.n	80004d2 <__udivmoddi4+0x2b6>
 8000492:	eba1 0109 	sub.w	r1, r1, r9
 8000496:	fbb1 f9fe 	udiv	r9, r1, lr
 800049a:	fb09 f804 	mul.w	r8, r9, r4
 800049e:	fb0e 1119 	mls	r1, lr, r9, r1
 80004a2:	b292      	uxth	r2, r2
 80004a4:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80004a8:	4542      	cmp	r2, r8
 80004aa:	d229      	bcs.n	8000500 <__udivmoddi4+0x2e4>
 80004ac:	18ba      	adds	r2, r7, r2
 80004ae:	f109 31ff 	add.w	r1, r9, #4294967295
 80004b2:	d2c4      	bcs.n	800043e <__udivmoddi4+0x222>
 80004b4:	4542      	cmp	r2, r8
 80004b6:	d2c2      	bcs.n	800043e <__udivmoddi4+0x222>
 80004b8:	f1a9 0102 	sub.w	r1, r9, #2
 80004bc:	443a      	add	r2, r7
 80004be:	e7be      	b.n	800043e <__udivmoddi4+0x222>
 80004c0:	45f0      	cmp	r8, lr
 80004c2:	d29d      	bcs.n	8000400 <__udivmoddi4+0x1e4>
 80004c4:	ebbe 0302 	subs.w	r3, lr, r2
 80004c8:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004cc:	3801      	subs	r0, #1
 80004ce:	46e1      	mov	r9, ip
 80004d0:	e796      	b.n	8000400 <__udivmoddi4+0x1e4>
 80004d2:	eba7 0909 	sub.w	r9, r7, r9
 80004d6:	4449      	add	r1, r9
 80004d8:	f1a8 0c02 	sub.w	ip, r8, #2
 80004dc:	fbb1 f9fe 	udiv	r9, r1, lr
 80004e0:	fb09 f804 	mul.w	r8, r9, r4
 80004e4:	e7db      	b.n	800049e <__udivmoddi4+0x282>
 80004e6:	4673      	mov	r3, lr
 80004e8:	e77f      	b.n	80003ea <__udivmoddi4+0x1ce>
 80004ea:	4650      	mov	r0, sl
 80004ec:	e766      	b.n	80003bc <__udivmoddi4+0x1a0>
 80004ee:	4608      	mov	r0, r1
 80004f0:	e6fd      	b.n	80002ee <__udivmoddi4+0xd2>
 80004f2:	443b      	add	r3, r7
 80004f4:	3a02      	subs	r2, #2
 80004f6:	e733      	b.n	8000360 <__udivmoddi4+0x144>
 80004f8:	f1ac 0c02 	sub.w	ip, ip, #2
 80004fc:	443b      	add	r3, r7
 80004fe:	e71c      	b.n	800033a <__udivmoddi4+0x11e>
 8000500:	4649      	mov	r1, r9
 8000502:	e79c      	b.n	800043e <__udivmoddi4+0x222>
 8000504:	eba1 0109 	sub.w	r1, r1, r9
 8000508:	46c4      	mov	ip, r8
 800050a:	fbb1 f9fe 	udiv	r9, r1, lr
 800050e:	fb09 f804 	mul.w	r8, r9, r4
 8000512:	e7c4      	b.n	800049e <__udivmoddi4+0x282>

08000514 <__aeabi_idiv0>:
 8000514:	4770      	bx	lr
 8000516:	bf00      	nop

08000518 <ApplicationInit>:
#define FIRST_NAME_LENGTH 6

extern void initialise_monitor_handles(void); 

void ApplicationInit(void)
{
 8000518:	b580      	push	{r7, lr}
 800051a:	af00      	add	r7, sp, #0
	initialise_monitor_handles(); // Allows printf functionality
 800051c:	f002 f86c 	bl	80025f8 <initialise_monitor_handles>
    LTCD__Init();
 8000520:	f000 fdc8 	bl	80010b4 <LTCD__Init>
    LTCD_Layer_Init(0);
 8000524:	2000      	movs	r0, #0
 8000526:	f000 fd85 	bl	8001034 <LTCD_Layer_Init>
    LCD_Clear(0,LCD_COLOR_WHITE);
 800052a:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 800052e:	2000      	movs	r0, #0
 8000530:	f000 fe90 	bl	8001254 <LCD_Clear>
	InitializeLCDTouch();
 8000534:	f000 ff66 	bl	8001404 <InitializeLCDTouch>
	Button_Init_Interrupt();
 8000538:	f000 fc8a 	bl	8000e50 <Button_Init_Interrupt>
	startGame();
 800053c:	f000 f802 	bl	8000544 <startGame>
}
 8000540:	bf00      	nop
 8000542:	bd80      	pop	{r7, pc}

08000544 <startGame>:

void startGame(void){
 8000544:	b580      	push	{r7, lr}
 8000546:	af00      	add	r7, sp, #0
	Screen1_Display();
 8000548:	f000 fa0c 	bl	8000964 <Screen1_Display>
	checkPlayerMode();
 800054c:	f000 f854 	bl	80005f8 <checkPlayerMode>
	startTimer();
 8000550:	f000 fa00 	bl	8000954 <startTimer>
	winner = 0;
 8000554:	4b04      	ldr	r3, [pc, #16]	@ (8000568 <startGame+0x24>)
 8000556:	2200      	movs	r2, #0
 8000558:	701a      	strb	r2, [r3, #0]
	newGame();
 800055a:	f000 f869 	bl	8000630 <newGame>
	playGame();
 800055e:	f000 f805 	bl	800056c <playGame>
}
 8000562:	bf00      	nop
 8000564:	bd80      	pop	{r7, pc}
 8000566:	bf00      	nop
 8000568:	20000044 	.word	0x20000044

0800056c <playGame>:

void playGame(void){
 800056c:	b580      	push	{r7, lr}
 800056e:	af00      	add	r7, sp, #0
	while (winner == 0){
 8000570:	e01e      	b.n	80005b0 <playGame+0x44>
		Screen2_Display();
 8000572:	f000 fab1 	bl	8000ad8 <Screen2_Display>
		if(TwoPlayerMode == false && player1turn == false){
 8000576:	4b1b      	ldr	r3, [pc, #108]	@ (80005e4 <playGame+0x78>)
 8000578:	781b      	ldrb	r3, [r3, #0]
 800057a:	f083 0301 	eor.w	r3, r3, #1
 800057e:	b2db      	uxtb	r3, r3
 8000580:	2b00      	cmp	r3, #0
 8000582:	d00b      	beq.n	800059c <playGame+0x30>
 8000584:	4b18      	ldr	r3, [pc, #96]	@ (80005e8 <playGame+0x7c>)
 8000586:	781b      	ldrb	r3, [r3, #0]
 8000588:	f083 0301 	eor.w	r3, r3, #1
 800058c:	b2db      	uxtb	r3, r3
 800058e:	2b00      	cmp	r3, #0
 8000590:	d004      	beq.n	800059c <playGame+0x30>
			moveAI();
 8000592:	f000 f917 	bl	80007c4 <moveAI>
			drop();
 8000596:	f000 f889 	bl	80006ac <drop>
 800059a:	e001      	b.n	80005a0 <playGame+0x34>
		}
		else{
			move();
 800059c:	f000 f8dc 	bl	8000758 <move>
		}
		Screen2_Display();
 80005a0:	f000 fa9a 	bl	8000ad8 <Screen2_Display>
		winner = checkState();
 80005a4:	f000 f916 	bl	80007d4 <checkState>
 80005a8:	4603      	mov	r3, r0
 80005aa:	461a      	mov	r2, r3
 80005ac:	4b0f      	ldr	r3, [pc, #60]	@ (80005ec <playGame+0x80>)
 80005ae:	701a      	strb	r2, [r3, #0]
	while (winner == 0){
 80005b0:	4b0e      	ldr	r3, [pc, #56]	@ (80005ec <playGame+0x80>)
 80005b2:	781b      	ldrb	r3, [r3, #0]
 80005b4:	2b00      	cmp	r3, #0
 80005b6:	d0dc      	beq.n	8000572 <playGame+0x6>
	}
	if(winner == 1){
 80005b8:	4b0c      	ldr	r3, [pc, #48]	@ (80005ec <playGame+0x80>)
 80005ba:	781b      	ldrb	r3, [r3, #0]
 80005bc:	2b01      	cmp	r3, #1
 80005be:	d106      	bne.n	80005ce <playGame+0x62>
		player1_Score++;
 80005c0:	4b0b      	ldr	r3, [pc, #44]	@ (80005f0 <playGame+0x84>)
 80005c2:	781b      	ldrb	r3, [r3, #0]
 80005c4:	3301      	adds	r3, #1
 80005c6:	b2da      	uxtb	r2, r3
 80005c8:	4b09      	ldr	r3, [pc, #36]	@ (80005f0 <playGame+0x84>)
 80005ca:	701a      	strb	r2, [r3, #0]
 80005cc:	e005      	b.n	80005da <playGame+0x6e>
	}
	else{
		player2_Score++;
 80005ce:	4b09      	ldr	r3, [pc, #36]	@ (80005f4 <playGame+0x88>)
 80005d0:	781b      	ldrb	r3, [r3, #0]
 80005d2:	3301      	adds	r3, #1
 80005d4:	b2da      	uxtb	r2, r3
 80005d6:	4b07      	ldr	r3, [pc, #28]	@ (80005f4 <playGame+0x88>)
 80005d8:	701a      	strb	r2, [r3, #0]
	}
	Screen3_Display();
 80005da:	f000 fb69 	bl	8000cb0 <Screen3_Display>
}
 80005de:	bf00      	nop
 80005e0:	bd80      	pop	{r7, pc}
 80005e2:	bf00      	nop
 80005e4:	20000047 	.word	0x20000047
 80005e8:	20000004 	.word	0x20000004
 80005ec:	20000044 	.word	0x20000044
 80005f0:	20000045 	.word	0x20000045
 80005f4:	20000046 	.word	0x20000046

080005f8 <checkPlayerMode>:



void checkPlayerMode(void){
 80005f8:	b580      	push	{r7, lr}
 80005fa:	b082      	sub	sp, #8
 80005fc:	af00      	add	r7, sp, #0
	STMPE811_TouchData touch;
	touch.pressed = STMPE811_State_Released;
 80005fe:	2301      	movs	r3, #1
 8000600:	713b      	strb	r3, [r7, #4]
	while(touch.pressed == STMPE811_State_Released){
 8000602:	e003      	b.n	800060c <checkPlayerMode+0x14>
		returnTouchStateAndLocation(&touch);
 8000604:	463b      	mov	r3, r7
 8000606:	4618      	mov	r0, r3
 8000608:	f000 ff07 	bl	800141a <returnTouchStateAndLocation>
	while(touch.pressed == STMPE811_State_Released){
 800060c:	793b      	ldrb	r3, [r7, #4]
 800060e:	2b01      	cmp	r3, #1
 8000610:	d0f8      	beq.n	8000604 <checkPlayerMode+0xc>
	}
	if (touch.x < LCD_PIXEL_WIDTH/2){
 8000612:	883b      	ldrh	r3, [r7, #0]
 8000614:	2b77      	cmp	r3, #119	@ 0x77
 8000616:	d802      	bhi.n	800061e <checkPlayerMode+0x26>
		TwoPlayerMode = LEFT_TOUCH;
 8000618:	4b04      	ldr	r3, [pc, #16]	@ (800062c <checkPlayerMode+0x34>)
 800061a:	2200      	movs	r2, #0
 800061c:	701a      	strb	r2, [r3, #0]
	}
	TwoPlayerMode = RIGHT_TOUCH;
 800061e:	4b03      	ldr	r3, [pc, #12]	@ (800062c <checkPlayerMode+0x34>)
 8000620:	2201      	movs	r2, #1
 8000622:	701a      	strb	r2, [r3, #0]
}
 8000624:	bf00      	nop
 8000626:	3708      	adds	r7, #8
 8000628:	46bd      	mov	sp, r7
 800062a:	bd80      	pop	{r7, pc}
 800062c:	20000047 	.word	0x20000047

08000630 <newGame>:

void newGame(void){
 8000630:	b580      	push	{r7, lr}
 8000632:	b082      	sub	sp, #8
 8000634:	af00      	add	r7, sp, #0
	LCD_Clear(0, LCD_COLOR_GREY);
 8000636:	f24f 71de 	movw	r1, #63454	@ 0xf7de
 800063a:	2000      	movs	r0, #0
 800063c:	f000 fe0a 	bl	8001254 <LCD_Clear>
	if (startPlayer1 == true){
 8000640:	4b17      	ldr	r3, [pc, #92]	@ (80006a0 <newGame+0x70>)
 8000642:	781b      	ldrb	r3, [r3, #0]
 8000644:	2b00      	cmp	r3, #0
 8000646:	d003      	beq.n	8000650 <newGame+0x20>
		startPlayer1 = false;
 8000648:	4b15      	ldr	r3, [pc, #84]	@ (80006a0 <newGame+0x70>)
 800064a:	2200      	movs	r2, #0
 800064c:	701a      	strb	r2, [r3, #0]
 800064e:	e002      	b.n	8000656 <newGame+0x26>
	}
	else{
		startPlayer1 = true;
 8000650:	4b13      	ldr	r3, [pc, #76]	@ (80006a0 <newGame+0x70>)
 8000652:	2201      	movs	r2, #1
 8000654:	701a      	strb	r2, [r3, #0]
	}
	winner = 0;
 8000656:	4b13      	ldr	r3, [pc, #76]	@ (80006a4 <newGame+0x74>)
 8000658:	2200      	movs	r2, #0
 800065a:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i<boardColumns; i++){
 800065c:	2300      	movs	r3, #0
 800065e:	607b      	str	r3, [r7, #4]
 8000660:	e016      	b.n	8000690 <newGame+0x60>
		for (int j = 0; j<boardRows; j++){
 8000662:	2300      	movs	r3, #0
 8000664:	603b      	str	r3, [r7, #0]
 8000666:	e00d      	b.n	8000684 <newGame+0x54>
	        gameBoard[i][j] = 0;
 8000668:	490f      	ldr	r1, [pc, #60]	@ (80006a8 <newGame+0x78>)
 800066a:	687a      	ldr	r2, [r7, #4]
 800066c:	4613      	mov	r3, r2
 800066e:	005b      	lsls	r3, r3, #1
 8000670:	4413      	add	r3, r2
 8000672:	005b      	lsls	r3, r3, #1
 8000674:	683a      	ldr	r2, [r7, #0]
 8000676:	4413      	add	r3, r2
 8000678:	2200      	movs	r2, #0
 800067a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		for (int j = 0; j<boardRows; j++){
 800067e:	683b      	ldr	r3, [r7, #0]
 8000680:	3301      	adds	r3, #1
 8000682:	603b      	str	r3, [r7, #0]
 8000684:	683b      	ldr	r3, [r7, #0]
 8000686:	2b05      	cmp	r3, #5
 8000688:	ddee      	ble.n	8000668 <newGame+0x38>
	for (int i = 0; i<boardColumns; i++){
 800068a:	687b      	ldr	r3, [r7, #4]
 800068c:	3301      	adds	r3, #1
 800068e:	607b      	str	r3, [r7, #4]
 8000690:	687b      	ldr	r3, [r7, #4]
 8000692:	2b06      	cmp	r3, #6
 8000694:	dde5      	ble.n	8000662 <newGame+0x32>
		}
	}
}
 8000696:	bf00      	nop
 8000698:	bf00      	nop
 800069a:	3708      	adds	r7, #8
 800069c:	46bd      	mov	sp, r7
 800069e:	bd80      	pop	{r7, pc}
 80006a0:	20000005 	.word	0x20000005
 80006a4:	20000044 	.word	0x20000044
 80006a8:	2000004c 	.word	0x2000004c

080006ac <drop>:


void drop(void){
 80006ac:	b480      	push	{r7}
 80006ae:	b083      	sub	sp, #12
 80006b0:	af00      	add	r7, sp, #0
    int j = 0;
 80006b2:	2300      	movs	r3, #0
 80006b4:	607b      	str	r3, [r7, #4]
    while (gameBoard[chipLoc][j] == 0 && j<6){
 80006b6:	e002      	b.n	80006be <drop+0x12>
        j++;
 80006b8:	687b      	ldr	r3, [r7, #4]
 80006ba:	3301      	adds	r3, #1
 80006bc:	607b      	str	r3, [r7, #4]
    while (gameBoard[chipLoc][j] == 0 && j<6){
 80006be:	4b22      	ldr	r3, [pc, #136]	@ (8000748 <drop+0x9c>)
 80006c0:	681a      	ldr	r2, [r3, #0]
 80006c2:	4922      	ldr	r1, [pc, #136]	@ (800074c <drop+0xa0>)
 80006c4:	4613      	mov	r3, r2
 80006c6:	005b      	lsls	r3, r3, #1
 80006c8:	4413      	add	r3, r2
 80006ca:	005b      	lsls	r3, r3, #1
 80006cc:	687a      	ldr	r2, [r7, #4]
 80006ce:	4413      	add	r3, r2
 80006d0:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80006d4:	2b00      	cmp	r3, #0
 80006d6:	d102      	bne.n	80006de <drop+0x32>
 80006d8:	687b      	ldr	r3, [r7, #4]
 80006da:	2b05      	cmp	r3, #5
 80006dc:	ddec      	ble.n	80006b8 <drop+0xc>
    }
    if(j>0){
 80006de:	687b      	ldr	r3, [r7, #4]
 80006e0:	2b00      	cmp	r3, #0
 80006e2:	dd2a      	ble.n	800073a <drop+0x8e>
		if (player1turn){
 80006e4:	4b1a      	ldr	r3, [pc, #104]	@ (8000750 <drop+0xa4>)
 80006e6:	781b      	ldrb	r3, [r3, #0]
 80006e8:	2b00      	cmp	r3, #0
 80006ea:	d010      	beq.n	800070e <drop+0x62>
			gameBoard[chipLoc][j-1] = 1;
 80006ec:	4b16      	ldr	r3, [pc, #88]	@ (8000748 <drop+0x9c>)
 80006ee:	681a      	ldr	r2, [r3, #0]
 80006f0:	687b      	ldr	r3, [r7, #4]
 80006f2:	1e59      	subs	r1, r3, #1
 80006f4:	4815      	ldr	r0, [pc, #84]	@ (800074c <drop+0xa0>)
 80006f6:	4613      	mov	r3, r2
 80006f8:	005b      	lsls	r3, r3, #1
 80006fa:	4413      	add	r3, r2
 80006fc:	005b      	lsls	r3, r3, #1
 80006fe:	440b      	add	r3, r1
 8000700:	2201      	movs	r2, #1
 8000702:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
			player1turn = false;
 8000706:	4b12      	ldr	r3, [pc, #72]	@ (8000750 <drop+0xa4>)
 8000708:	2200      	movs	r2, #0
 800070a:	701a      	strb	r2, [r3, #0]
 800070c:	e00f      	b.n	800072e <drop+0x82>
		}
		else{
			gameBoard[chipLoc][j-1] = 2;
 800070e:	4b0e      	ldr	r3, [pc, #56]	@ (8000748 <drop+0x9c>)
 8000710:	681a      	ldr	r2, [r3, #0]
 8000712:	687b      	ldr	r3, [r7, #4]
 8000714:	1e59      	subs	r1, r3, #1
 8000716:	480d      	ldr	r0, [pc, #52]	@ (800074c <drop+0xa0>)
 8000718:	4613      	mov	r3, r2
 800071a:	005b      	lsls	r3, r3, #1
 800071c:	4413      	add	r3, r2
 800071e:	005b      	lsls	r3, r3, #1
 8000720:	440b      	add	r3, r1
 8000722:	2202      	movs	r2, #2
 8000724:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
			player1turn = true;
 8000728:	4b09      	ldr	r3, [pc, #36]	@ (8000750 <drop+0xa4>)
 800072a:	2201      	movs	r2, #1
 800072c:	701a      	strb	r2, [r3, #0]
		}
		chipLoc = 3;
 800072e:	4b06      	ldr	r3, [pc, #24]	@ (8000748 <drop+0x9c>)
 8000730:	2203      	movs	r2, #3
 8000732:	601a      	str	r2, [r3, #0]
		dropped = true;
 8000734:	4b07      	ldr	r3, [pc, #28]	@ (8000754 <drop+0xa8>)
 8000736:	2201      	movs	r2, #1
 8000738:	701a      	strb	r2, [r3, #0]
    }
}
 800073a:	bf00      	nop
 800073c:	370c      	adds	r7, #12
 800073e:	46bd      	mov	sp, r7
 8000740:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000744:	4770      	bx	lr
 8000746:	bf00      	nop
 8000748:	20000000 	.word	0x20000000
 800074c:	2000004c 	.word	0x2000004c
 8000750:	20000004 	.word	0x20000004
 8000754:	20000048 	.word	0x20000048

08000758 <move>:

void move(void){
 8000758:	b580      	push	{r7, lr}
 800075a:	b082      	sub	sp, #8
 800075c:	af00      	add	r7, sp, #0
    STMPE811_TouchData touch;
    touch.pressed = STMPE811_State_Released;
 800075e:	2301      	movs	r3, #1
 8000760:	713b      	strb	r3, [r7, #4]
    while(touch.pressed == STMPE811_State_Released && dropped == false){
 8000762:	e003      	b.n	800076c <move+0x14>
        returnTouchStateAndLocation(&touch);
 8000764:	463b      	mov	r3, r7
 8000766:	4618      	mov	r0, r3
 8000768:	f000 fe57 	bl	800141a <returnTouchStateAndLocation>
    while(touch.pressed == STMPE811_State_Released && dropped == false){
 800076c:	793b      	ldrb	r3, [r7, #4]
 800076e:	2b01      	cmp	r3, #1
 8000770:	d106      	bne.n	8000780 <move+0x28>
 8000772:	4b12      	ldr	r3, [pc, #72]	@ (80007bc <move+0x64>)
 8000774:	781b      	ldrb	r3, [r3, #0]
 8000776:	f083 0301 	eor.w	r3, r3, #1
 800077a:	b2db      	uxtb	r3, r3
 800077c:	2b00      	cmp	r3, #0
 800077e:	d1f1      	bne.n	8000764 <move+0xc>
    }
    if(touch.pressed == STMPE811_State_Pressed){
 8000780:	793b      	ldrb	r3, [r7, #4]
 8000782:	2b00      	cmp	r3, #0
 8000784:	d115      	bne.n	80007b2 <move+0x5a>
        if (touch.x < LCD_PIXEL_WIDTH/2 && chipLoc<6){
 8000786:	883b      	ldrh	r3, [r7, #0]
 8000788:	2b77      	cmp	r3, #119	@ 0x77
 800078a:	d809      	bhi.n	80007a0 <move+0x48>
 800078c:	4b0c      	ldr	r3, [pc, #48]	@ (80007c0 <move+0x68>)
 800078e:	681b      	ldr	r3, [r3, #0]
 8000790:	2b05      	cmp	r3, #5
 8000792:	dc05      	bgt.n	80007a0 <move+0x48>
            chipLoc++;
 8000794:	4b0a      	ldr	r3, [pc, #40]	@ (80007c0 <move+0x68>)
 8000796:	681b      	ldr	r3, [r3, #0]
 8000798:	3301      	adds	r3, #1
 800079a:	4a09      	ldr	r2, [pc, #36]	@ (80007c0 <move+0x68>)
 800079c:	6013      	str	r3, [r2, #0]
        }
        else if(chipLoc > 0){
            chipLoc--;
        }
    }
}
 800079e:	e008      	b.n	80007b2 <move+0x5a>
        else if(chipLoc > 0){
 80007a0:	4b07      	ldr	r3, [pc, #28]	@ (80007c0 <move+0x68>)
 80007a2:	681b      	ldr	r3, [r3, #0]
 80007a4:	2b00      	cmp	r3, #0
 80007a6:	dd04      	ble.n	80007b2 <move+0x5a>
            chipLoc--;
 80007a8:	4b05      	ldr	r3, [pc, #20]	@ (80007c0 <move+0x68>)
 80007aa:	681b      	ldr	r3, [r3, #0]
 80007ac:	3b01      	subs	r3, #1
 80007ae:	4a04      	ldr	r2, [pc, #16]	@ (80007c0 <move+0x68>)
 80007b0:	6013      	str	r3, [r2, #0]
}
 80007b2:	bf00      	nop
 80007b4:	3708      	adds	r7, #8
 80007b6:	46bd      	mov	sp, r7
 80007b8:	bd80      	pop	{r7, pc}
 80007ba:	bf00      	nop
 80007bc:	20000048 	.word	0x20000048
 80007c0:	20000000 	.word	0x20000000

080007c4 <moveAI>:

void moveAI(void){
 80007c4:	b480      	push	{r7}
 80007c6:	af00      	add	r7, sp, #0

}
 80007c8:	bf00      	nop
 80007ca:	46bd      	mov	sp, r7
 80007cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007d0:	4770      	bx	lr
	...

080007d4 <checkState>:

uint8_t checkState(void){
 80007d4:	b580      	push	{r7, lr}
 80007d6:	b084      	sub	sp, #16
 80007d8:	af00      	add	r7, sp, #0
    int playerChecking = 0;
 80007da:	2300      	movs	r3, #0
 80007dc:	607b      	str	r3, [r7, #4]
    dropped = false;
 80007de:	4b2c      	ldr	r3, [pc, #176]	@ (8000890 <checkState+0xbc>)
 80007e0:	2200      	movs	r2, #0
 80007e2:	701a      	strb	r2, [r3, #0]
    for (int i = 0; i< boardColumns; i++){
 80007e4:	2300      	movs	r3, #0
 80007e6:	60fb      	str	r3, [r7, #12]
 80007e8:	e04a      	b.n	8000880 <checkState+0xac>
        for (int j = 0; j < boardRows; j++){
 80007ea:	2300      	movs	r3, #0
 80007ec:	60bb      	str	r3, [r7, #8]
 80007ee:	e041      	b.n	8000874 <checkState+0xa0>
            playerChecking = gameBoard[i][j];
 80007f0:	4928      	ldr	r1, [pc, #160]	@ (8000894 <checkState+0xc0>)
 80007f2:	68fa      	ldr	r2, [r7, #12]
 80007f4:	4613      	mov	r3, r2
 80007f6:	005b      	lsls	r3, r3, #1
 80007f8:	4413      	add	r3, r2
 80007fa:	005b      	lsls	r3, r3, #1
 80007fc:	68ba      	ldr	r2, [r7, #8]
 80007fe:	4413      	add	r3, r2
 8000800:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000804:	607b      	str	r3, [r7, #4]
            if (playerChecking != 0){
 8000806:	687b      	ldr	r3, [r7, #4]
 8000808:	2b00      	cmp	r3, #0
 800080a:	d030      	beq.n	800086e <checkState+0x9a>
                if (checkDirection(i, j, 1, 0)|| //checking horizontal
 800080c:	2300      	movs	r3, #0
 800080e:	2201      	movs	r2, #1
 8000810:	68b9      	ldr	r1, [r7, #8]
 8000812:	68f8      	ldr	r0, [r7, #12]
 8000814:	f000 f840 	bl	8000898 <checkDirection>
 8000818:	4603      	mov	r3, r0
 800081a:	2b00      	cmp	r3, #0
 800081c:	d11b      	bne.n	8000856 <checkState+0x82>
                    checkDirection(i, j, 0, 1)|| //checking vertical 
 800081e:	2301      	movs	r3, #1
 8000820:	2200      	movs	r2, #0
 8000822:	68b9      	ldr	r1, [r7, #8]
 8000824:	68f8      	ldr	r0, [r7, #12]
 8000826:	f000 f837 	bl	8000898 <checkDirection>
 800082a:	4603      	mov	r3, r0
                if (checkDirection(i, j, 1, 0)|| //checking horizontal
 800082c:	2b00      	cmp	r3, #0
 800082e:	d112      	bne.n	8000856 <checkState+0x82>
                    checkDirection(i, j, 1, 1)|| //checking / diagonal
 8000830:	2301      	movs	r3, #1
 8000832:	2201      	movs	r2, #1
 8000834:	68b9      	ldr	r1, [r7, #8]
 8000836:	68f8      	ldr	r0, [r7, #12]
 8000838:	f000 f82e 	bl	8000898 <checkDirection>
 800083c:	4603      	mov	r3, r0
                    checkDirection(i, j, 0, 1)|| //checking vertical 
 800083e:	2b00      	cmp	r3, #0
 8000840:	d109      	bne.n	8000856 <checkState+0x82>
                    checkDirection(i, j, 1, -1)){ //checking \ diagonal
 8000842:	f04f 33ff 	mov.w	r3, #4294967295
 8000846:	2201      	movs	r2, #1
 8000848:	68b9      	ldr	r1, [r7, #8]
 800084a:	68f8      	ldr	r0, [r7, #12]
 800084c:	f000 f824 	bl	8000898 <checkDirection>
 8000850:	4603      	mov	r3, r0
                    checkDirection(i, j, 1, 1)|| //checking / diagonal
 8000852:	2b00      	cmp	r3, #0
 8000854:	d00b      	beq.n	800086e <checkState+0x9a>
                        return gameBoard[i][j];
 8000856:	490f      	ldr	r1, [pc, #60]	@ (8000894 <checkState+0xc0>)
 8000858:	68fa      	ldr	r2, [r7, #12]
 800085a:	4613      	mov	r3, r2
 800085c:	005b      	lsls	r3, r3, #1
 800085e:	4413      	add	r3, r2
 8000860:	005b      	lsls	r3, r3, #1
 8000862:	68ba      	ldr	r2, [r7, #8]
 8000864:	4413      	add	r3, r2
 8000866:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800086a:	b2db      	uxtb	r3, r3
 800086c:	e00c      	b.n	8000888 <checkState+0xb4>
        for (int j = 0; j < boardRows; j++){
 800086e:	68bb      	ldr	r3, [r7, #8]
 8000870:	3301      	adds	r3, #1
 8000872:	60bb      	str	r3, [r7, #8]
 8000874:	68bb      	ldr	r3, [r7, #8]
 8000876:	2b05      	cmp	r3, #5
 8000878:	ddba      	ble.n	80007f0 <checkState+0x1c>
    for (int i = 0; i< boardColumns; i++){
 800087a:	68fb      	ldr	r3, [r7, #12]
 800087c:	3301      	adds	r3, #1
 800087e:	60fb      	str	r3, [r7, #12]
 8000880:	68fb      	ldr	r3, [r7, #12]
 8000882:	2b06      	cmp	r3, #6
 8000884:	ddb1      	ble.n	80007ea <checkState+0x16>
                }
            }
        }
    }
	return 0;
 8000886:	2300      	movs	r3, #0
}
 8000888:	4618      	mov	r0, r3
 800088a:	3710      	adds	r7, #16
 800088c:	46bd      	mov	sp, r7
 800088e:	bd80      	pop	{r7, pc}
 8000890:	20000048 	.word	0x20000048
 8000894:	2000004c 	.word	0x2000004c

08000898 <checkDirection>:
bool checkDirection(int i, int j, int dir_i, int dir_j){
 8000898:	b490      	push	{r4, r7}
 800089a:	b086      	sub	sp, #24
 800089c:	af00      	add	r7, sp, #0
 800089e:	60f8      	str	r0, [r7, #12]
 80008a0:	60b9      	str	r1, [r7, #8]
 80008a2:	607a      	str	r2, [r7, #4]
 80008a4:	603b      	str	r3, [r7, #0]
    for (int k = 1; k < 4; k++){
 80008a6:	2301      	movs	r3, #1
 80008a8:	617b      	str	r3, [r7, #20]
 80008aa:	e048      	b.n	800093e <checkDirection+0xa6>
        if ((i+dir_i*k)>boardColumns || (i+dir_i*k)<0){
 80008ac:	687b      	ldr	r3, [r7, #4]
 80008ae:	697a      	ldr	r2, [r7, #20]
 80008b0:	fb03 f202 	mul.w	r2, r3, r2
 80008b4:	68fb      	ldr	r3, [r7, #12]
 80008b6:	4413      	add	r3, r2
 80008b8:	2b07      	cmp	r3, #7
 80008ba:	dc07      	bgt.n	80008cc <checkDirection+0x34>
 80008bc:	687b      	ldr	r3, [r7, #4]
 80008be:	697a      	ldr	r2, [r7, #20]
 80008c0:	fb03 f202 	mul.w	r2, r3, r2
 80008c4:	68fb      	ldr	r3, [r7, #12]
 80008c6:	4413      	add	r3, r2
 80008c8:	2b00      	cmp	r3, #0
 80008ca:	da01      	bge.n	80008d0 <checkDirection+0x38>
            return false;
 80008cc:	2300      	movs	r3, #0
 80008ce:	e03a      	b.n	8000946 <checkDirection+0xae>
        } 
        if ((j+dir_j*k)>boardColumns || (j+dir_j*k)<0){
 80008d0:	683b      	ldr	r3, [r7, #0]
 80008d2:	697a      	ldr	r2, [r7, #20]
 80008d4:	fb03 f202 	mul.w	r2, r3, r2
 80008d8:	68bb      	ldr	r3, [r7, #8]
 80008da:	4413      	add	r3, r2
 80008dc:	2b07      	cmp	r3, #7
 80008de:	dc07      	bgt.n	80008f0 <checkDirection+0x58>
 80008e0:	683b      	ldr	r3, [r7, #0]
 80008e2:	697a      	ldr	r2, [r7, #20]
 80008e4:	fb03 f202 	mul.w	r2, r3, r2
 80008e8:	68bb      	ldr	r3, [r7, #8]
 80008ea:	4413      	add	r3, r2
 80008ec:	2b00      	cmp	r3, #0
 80008ee:	da01      	bge.n	80008f4 <checkDirection+0x5c>
            return false;
 80008f0:	2300      	movs	r3, #0
 80008f2:	e028      	b.n	8000946 <checkDirection+0xae>
        } 
        if (gameBoard[i][j] != gameBoard[i+dir_i*k][j+dir_j*k]){
 80008f4:	4916      	ldr	r1, [pc, #88]	@ (8000950 <checkDirection+0xb8>)
 80008f6:	68fa      	ldr	r2, [r7, #12]
 80008f8:	4613      	mov	r3, r2
 80008fa:	005b      	lsls	r3, r3, #1
 80008fc:	4413      	add	r3, r2
 80008fe:	005b      	lsls	r3, r3, #1
 8000900:	68ba      	ldr	r2, [r7, #8]
 8000902:	4413      	add	r3, r2
 8000904:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 8000908:	687b      	ldr	r3, [r7, #4]
 800090a:	697a      	ldr	r2, [r7, #20]
 800090c:	fb03 f202 	mul.w	r2, r3, r2
 8000910:	68fb      	ldr	r3, [r7, #12]
 8000912:	441a      	add	r2, r3
 8000914:	683b      	ldr	r3, [r7, #0]
 8000916:	6978      	ldr	r0, [r7, #20]
 8000918:	fb03 f000 	mul.w	r0, r3, r0
 800091c:	68bb      	ldr	r3, [r7, #8]
 800091e:	4418      	add	r0, r3
 8000920:	4c0b      	ldr	r4, [pc, #44]	@ (8000950 <checkDirection+0xb8>)
 8000922:	4613      	mov	r3, r2
 8000924:	005b      	lsls	r3, r3, #1
 8000926:	4413      	add	r3, r2
 8000928:	005b      	lsls	r3, r3, #1
 800092a:	4403      	add	r3, r0
 800092c:	f854 3023 	ldr.w	r3, [r4, r3, lsl #2]
 8000930:	4299      	cmp	r1, r3
 8000932:	d001      	beq.n	8000938 <checkDirection+0xa0>
            return false;
 8000934:	2300      	movs	r3, #0
 8000936:	e006      	b.n	8000946 <checkDirection+0xae>
    for (int k = 1; k < 4; k++){
 8000938:	697b      	ldr	r3, [r7, #20]
 800093a:	3301      	adds	r3, #1
 800093c:	617b      	str	r3, [r7, #20]
 800093e:	697b      	ldr	r3, [r7, #20]
 8000940:	2b03      	cmp	r3, #3
 8000942:	ddb3      	ble.n	80008ac <checkDirection+0x14>
        }

    }
    return true;
 8000944:	2301      	movs	r3, #1

}
 8000946:	4618      	mov	r0, r3
 8000948:	3718      	adds	r7, #24
 800094a:	46bd      	mov	sp, r7
 800094c:	bc90      	pop	{r4, r7}
 800094e:	4770      	bx	lr
 8000950:	2000004c 	.word	0x2000004c

08000954 <startTimer>:

void startTimer(void){
 8000954:	b480      	push	{r7}
 8000956:	af00      	add	r7, sp, #0

}
 8000958:	bf00      	nop
 800095a:	46bd      	mov	sp, r7
 800095c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000960:	4770      	bx	lr
	...

08000964 <Screen1_Display>:
void endTimer(){
    
}


void Screen1_Display(void){
 8000964:	b580      	push	{r7, lr}
 8000966:	af00      	add	r7, sp, #0
    LCD_Clear(0, LCD_COLOR_GREY);
 8000968:	f24f 71de 	movw	r1, #63454	@ 0xf7de
 800096c:	2000      	movs	r0, #0
 800096e:	f000 fc71 	bl	8001254 <LCD_Clear>
    
    LCD_SetFont(&Font16x24);
 8000972:	4857      	ldr	r0, [pc, #348]	@ (8000ad0 <Screen1_Display+0x16c>)
 8000974:	f000 fca0 	bl	80012b8 <LCD_SetFont>
    LCD_SetTextColor(LCD_COLOR_BLACK);
 8000978:	2000      	movs	r0, #0
 800097a:	f000 fc8d 	bl	8001298 <LCD_SetTextColor>
    LCD_DisplayChar(20, 20, 'C');
 800097e:	2243      	movs	r2, #67	@ 0x43
 8000980:	2114      	movs	r1, #20
 8000982:	2014      	movs	r0, #20
 8000984:	f000 fd16 	bl	80013b4 <LCD_DisplayChar>
    LCD_DisplayChar(40, 20, 'O');
 8000988:	224f      	movs	r2, #79	@ 0x4f
 800098a:	2114      	movs	r1, #20
 800098c:	2028      	movs	r0, #40	@ 0x28
 800098e:	f000 fd11 	bl	80013b4 <LCD_DisplayChar>
    LCD_DisplayChar(60, 20, 'N');
 8000992:	224e      	movs	r2, #78	@ 0x4e
 8000994:	2114      	movs	r1, #20
 8000996:	203c      	movs	r0, #60	@ 0x3c
 8000998:	f000 fd0c 	bl	80013b4 <LCD_DisplayChar>
    LCD_DisplayChar(80, 20, 'N');
 800099c:	224e      	movs	r2, #78	@ 0x4e
 800099e:	2114      	movs	r1, #20
 80009a0:	2050      	movs	r0, #80	@ 0x50
 80009a2:	f000 fd07 	bl	80013b4 <LCD_DisplayChar>
    LCD_DisplayChar(100, 20, 'E');
 80009a6:	2245      	movs	r2, #69	@ 0x45
 80009a8:	2114      	movs	r1, #20
 80009aa:	2064      	movs	r0, #100	@ 0x64
 80009ac:	f000 fd02 	bl	80013b4 <LCD_DisplayChar>
    LCD_DisplayChar(120, 20, 'C');
 80009b0:	2243      	movs	r2, #67	@ 0x43
 80009b2:	2114      	movs	r1, #20
 80009b4:	2078      	movs	r0, #120	@ 0x78
 80009b6:	f000 fcfd 	bl	80013b4 <LCD_DisplayChar>
    LCD_DisplayChar(140, 20, 'T');
 80009ba:	2254      	movs	r2, #84	@ 0x54
 80009bc:	2114      	movs	r1, #20
 80009be:	208c      	movs	r0, #140	@ 0x8c
 80009c0:	f000 fcf8 	bl	80013b4 <LCD_DisplayChar>
    LCD_DisplayChar(180, 20, '4');
 80009c4:	2234      	movs	r2, #52	@ 0x34
 80009c6:	2114      	movs	r1, #20
 80009c8:	20b4      	movs	r0, #180	@ 0xb4
 80009ca:	f000 fcf3 	bl	80013b4 <LCD_DisplayChar>

    LCD_SetFont(&Font12x12);
 80009ce:	4841      	ldr	r0, [pc, #260]	@ (8000ad4 <Screen1_Display+0x170>)
 80009d0:	f000 fc72 	bl	80012b8 <LCD_SetFont>
    LCD_DisplayChar(20, 110, '1');
 80009d4:	2231      	movs	r2, #49	@ 0x31
 80009d6:	216e      	movs	r1, #110	@ 0x6e
 80009d8:	2014      	movs	r0, #20
 80009da:	f000 fceb 	bl	80013b4 <LCD_DisplayChar>
    LCD_DisplayChar(35, 110, 'P');
 80009de:	2250      	movs	r2, #80	@ 0x50
 80009e0:	216e      	movs	r1, #110	@ 0x6e
 80009e2:	2023      	movs	r0, #35	@ 0x23
 80009e4:	f000 fce6 	bl	80013b4 <LCD_DisplayChar>
    LCD_DisplayChar(45, 110, 'L');
 80009e8:	224c      	movs	r2, #76	@ 0x4c
 80009ea:	216e      	movs	r1, #110	@ 0x6e
 80009ec:	202d      	movs	r0, #45	@ 0x2d
 80009ee:	f000 fce1 	bl	80013b4 <LCD_DisplayChar>
    LCD_DisplayChar(55, 110, 'A');
 80009f2:	2241      	movs	r2, #65	@ 0x41
 80009f4:	216e      	movs	r1, #110	@ 0x6e
 80009f6:	2037      	movs	r0, #55	@ 0x37
 80009f8:	f000 fcdc 	bl	80013b4 <LCD_DisplayChar>
    LCD_DisplayChar(65, 110, 'Y');
 80009fc:	2259      	movs	r2, #89	@ 0x59
 80009fe:	216e      	movs	r1, #110	@ 0x6e
 8000a00:	2041      	movs	r0, #65	@ 0x41
 8000a02:	f000 fcd7 	bl	80013b4 <LCD_DisplayChar>
    LCD_DisplayChar(75, 110, 'E');
 8000a06:	2245      	movs	r2, #69	@ 0x45
 8000a08:	216e      	movs	r1, #110	@ 0x6e
 8000a0a:	204b      	movs	r0, #75	@ 0x4b
 8000a0c:	f000 fcd2 	bl	80013b4 <LCD_DisplayChar>
    LCD_DisplayChar(85, 110, 'R');
 8000a10:	2252      	movs	r2, #82	@ 0x52
 8000a12:	216e      	movs	r1, #110	@ 0x6e
 8000a14:	2055      	movs	r0, #85	@ 0x55
 8000a16:	f000 fccd 	bl	80013b4 <LCD_DisplayChar>
    LCD_DisplayChar(40, 125, 'M');
 8000a1a:	224d      	movs	r2, #77	@ 0x4d
 8000a1c:	217d      	movs	r1, #125	@ 0x7d
 8000a1e:	2028      	movs	r0, #40	@ 0x28
 8000a20:	f000 fcc8 	bl	80013b4 <LCD_DisplayChar>
    LCD_DisplayChar(50, 125, 'O');
 8000a24:	224f      	movs	r2, #79	@ 0x4f
 8000a26:	217d      	movs	r1, #125	@ 0x7d
 8000a28:	2032      	movs	r0, #50	@ 0x32
 8000a2a:	f000 fcc3 	bl	80013b4 <LCD_DisplayChar>
    LCD_DisplayChar(60, 125, 'D');
 8000a2e:	2244      	movs	r2, #68	@ 0x44
 8000a30:	217d      	movs	r1, #125	@ 0x7d
 8000a32:	203c      	movs	r0, #60	@ 0x3c
 8000a34:	f000 fcbe 	bl	80013b4 <LCD_DisplayChar>
    LCD_DisplayChar(70, 125, 'E');
 8000a38:	2245      	movs	r2, #69	@ 0x45
 8000a3a:	217d      	movs	r1, #125	@ 0x7d
 8000a3c:	2046      	movs	r0, #70	@ 0x46
 8000a3e:	f000 fcb9 	bl	80013b4 <LCD_DisplayChar>

    LCD_DisplayChar(140, 110, '2');
 8000a42:	2232      	movs	r2, #50	@ 0x32
 8000a44:	216e      	movs	r1, #110	@ 0x6e
 8000a46:	208c      	movs	r0, #140	@ 0x8c
 8000a48:	f000 fcb4 	bl	80013b4 <LCD_DisplayChar>
    LCD_DisplayChar(155, 110, 'P');
 8000a4c:	2250      	movs	r2, #80	@ 0x50
 8000a4e:	216e      	movs	r1, #110	@ 0x6e
 8000a50:	209b      	movs	r0, #155	@ 0x9b
 8000a52:	f000 fcaf 	bl	80013b4 <LCD_DisplayChar>
    LCD_DisplayChar(165, 110, 'L');
 8000a56:	224c      	movs	r2, #76	@ 0x4c
 8000a58:	216e      	movs	r1, #110	@ 0x6e
 8000a5a:	20a5      	movs	r0, #165	@ 0xa5
 8000a5c:	f000 fcaa 	bl	80013b4 <LCD_DisplayChar>
    LCD_DisplayChar(175, 110, 'A');
 8000a60:	2241      	movs	r2, #65	@ 0x41
 8000a62:	216e      	movs	r1, #110	@ 0x6e
 8000a64:	20af      	movs	r0, #175	@ 0xaf
 8000a66:	f000 fca5 	bl	80013b4 <LCD_DisplayChar>
    LCD_DisplayChar(185, 110, 'Y');
 8000a6a:	2259      	movs	r2, #89	@ 0x59
 8000a6c:	216e      	movs	r1, #110	@ 0x6e
 8000a6e:	20b9      	movs	r0, #185	@ 0xb9
 8000a70:	f000 fca0 	bl	80013b4 <LCD_DisplayChar>
    LCD_DisplayChar(195, 110, 'E');
 8000a74:	2245      	movs	r2, #69	@ 0x45
 8000a76:	216e      	movs	r1, #110	@ 0x6e
 8000a78:	20c3      	movs	r0, #195	@ 0xc3
 8000a7a:	f000 fc9b 	bl	80013b4 <LCD_DisplayChar>
    LCD_DisplayChar(205, 110, 'R');
 8000a7e:	2252      	movs	r2, #82	@ 0x52
 8000a80:	216e      	movs	r1, #110	@ 0x6e
 8000a82:	20cd      	movs	r0, #205	@ 0xcd
 8000a84:	f000 fc96 	bl	80013b4 <LCD_DisplayChar>
    LCD_DisplayChar(160, 125, 'M');
 8000a88:	224d      	movs	r2, #77	@ 0x4d
 8000a8a:	217d      	movs	r1, #125	@ 0x7d
 8000a8c:	20a0      	movs	r0, #160	@ 0xa0
 8000a8e:	f000 fc91 	bl	80013b4 <LCD_DisplayChar>
    LCD_DisplayChar(170, 125, 'O');
 8000a92:	224f      	movs	r2, #79	@ 0x4f
 8000a94:	217d      	movs	r1, #125	@ 0x7d
 8000a96:	20aa      	movs	r0, #170	@ 0xaa
 8000a98:	f000 fc8c 	bl	80013b4 <LCD_DisplayChar>
    LCD_DisplayChar(180, 125, 'D');
 8000a9c:	2244      	movs	r2, #68	@ 0x44
 8000a9e:	217d      	movs	r1, #125	@ 0x7d
 8000aa0:	20b4      	movs	r0, #180	@ 0xb4
 8000aa2:	f000 fc87 	bl	80013b4 <LCD_DisplayChar>
    LCD_DisplayChar(190, 125, 'E');
 8000aa6:	2245      	movs	r2, #69	@ 0x45
 8000aa8:	217d      	movs	r1, #125	@ 0x7d
 8000aaa:	20be      	movs	r0, #190	@ 0xbe
 8000aac:	f000 fc82 	bl	80013b4 <LCD_DisplayChar>


    LCD_Draw_Circle_Fill(60, (LCD_PIXEL_HEIGHT/2)+20, 40, LCD_COLOR_RED);
 8000ab0:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 8000ab4:	2228      	movs	r2, #40	@ 0x28
 8000ab6:	21b4      	movs	r1, #180	@ 0xb4
 8000ab8:	203c      	movs	r0, #60	@ 0x3c
 8000aba:	f000 fb77 	bl	80011ac <LCD_Draw_Circle_Fill>
    LCD_Draw_Circle_Fill(LCD_PIXEL_WIDTH-60, (LCD_PIXEL_HEIGHT/2)+20, 40, LCD_COLOR_BLUE);
 8000abe:	231f      	movs	r3, #31
 8000ac0:	2228      	movs	r2, #40	@ 0x28
 8000ac2:	21b4      	movs	r1, #180	@ 0xb4
 8000ac4:	20b4      	movs	r0, #180	@ 0xb4
 8000ac6:	f000 fb71 	bl	80011ac <LCD_Draw_Circle_Fill>
}
 8000aca:	bf00      	nop
 8000acc:	bd80      	pop	{r7, pc}
 8000ace:	bf00      	nop
 8000ad0:	20000008 	.word	0x20000008
 8000ad4:	20000010 	.word	0x20000010

08000ad8 <Screen2_Display>:

void Screen2_Display(void){
 8000ad8:	b580      	push	{r7, lr}
 8000ada:	b084      	sub	sp, #16
 8000adc:	af00      	add	r7, sp, #0
    LCD_Clear(0, LCD_COLOR_GREY);
 8000ade:	f24f 71de 	movw	r1, #63454	@ 0xf7de
 8000ae2:	2000      	movs	r0, #0
 8000ae4:	f000 fbb6 	bl	8001254 <LCD_Clear>
    
    LCD_SetFont(&Font16x24);
 8000ae8:	486d      	ldr	r0, [pc, #436]	@ (8000ca0 <Screen2_Display+0x1c8>)
 8000aea:	f000 fbe5 	bl	80012b8 <LCD_SetFont>
    LCD_SetTextColor(LCD_COLOR_BLACK);
 8000aee:	2000      	movs	r0, #0
 8000af0:	f000 fbd2 	bl	8001298 <LCD_SetTextColor>
    LCD_DisplayChar(20, 20, 'C');
 8000af4:	2243      	movs	r2, #67	@ 0x43
 8000af6:	2114      	movs	r1, #20
 8000af8:	2014      	movs	r0, #20
 8000afa:	f000 fc5b 	bl	80013b4 <LCD_DisplayChar>
    LCD_DisplayChar(40, 20, 'O');
 8000afe:	224f      	movs	r2, #79	@ 0x4f
 8000b00:	2114      	movs	r1, #20
 8000b02:	2028      	movs	r0, #40	@ 0x28
 8000b04:	f000 fc56 	bl	80013b4 <LCD_DisplayChar>
    LCD_DisplayChar(60, 20, 'N');
 8000b08:	224e      	movs	r2, #78	@ 0x4e
 8000b0a:	2114      	movs	r1, #20
 8000b0c:	203c      	movs	r0, #60	@ 0x3c
 8000b0e:	f000 fc51 	bl	80013b4 <LCD_DisplayChar>
    LCD_DisplayChar(80, 20, 'N');
 8000b12:	224e      	movs	r2, #78	@ 0x4e
 8000b14:	2114      	movs	r1, #20
 8000b16:	2050      	movs	r0, #80	@ 0x50
 8000b18:	f000 fc4c 	bl	80013b4 <LCD_DisplayChar>
    LCD_DisplayChar(100, 20, 'E');
 8000b1c:	2245      	movs	r2, #69	@ 0x45
 8000b1e:	2114      	movs	r1, #20
 8000b20:	2064      	movs	r0, #100	@ 0x64
 8000b22:	f000 fc47 	bl	80013b4 <LCD_DisplayChar>
    LCD_DisplayChar(120, 20, 'C');
 8000b26:	2243      	movs	r2, #67	@ 0x43
 8000b28:	2114      	movs	r1, #20
 8000b2a:	2078      	movs	r0, #120	@ 0x78
 8000b2c:	f000 fc42 	bl	80013b4 <LCD_DisplayChar>
    LCD_DisplayChar(140, 20, 'T');
 8000b30:	2254      	movs	r2, #84	@ 0x54
 8000b32:	2114      	movs	r1, #20
 8000b34:	208c      	movs	r0, #140	@ 0x8c
 8000b36:	f000 fc3d 	bl	80013b4 <LCD_DisplayChar>
    LCD_DisplayChar(180, 20, '4');
 8000b3a:	2234      	movs	r2, #52	@ 0x34
 8000b3c:	2114      	movs	r1, #20
 8000b3e:	20b4      	movs	r0, #180	@ 0xb4
 8000b40:	f000 fc38 	bl	80013b4 <LCD_DisplayChar>
    
    for (int i = 0; i<boardColumns; i++){
 8000b44:	2300      	movs	r3, #0
 8000b46:	60fb      	str	r3, [r7, #12]
 8000b48:	e036      	b.n	8000bb8 <Screen2_Display+0xe0>
        if (i == chipLoc){
 8000b4a:	4b56      	ldr	r3, [pc, #344]	@ (8000ca4 <Screen2_Display+0x1cc>)
 8000b4c:	681b      	ldr	r3, [r3, #0]
 8000b4e:	68fa      	ldr	r2, [r7, #12]
 8000b50:	429a      	cmp	r2, r3
 8000b52:	d120      	bne.n	8000b96 <Screen2_Display+0xbe>
            if (player1turn){
 8000b54:	4b54      	ldr	r3, [pc, #336]	@ (8000ca8 <Screen2_Display+0x1d0>)
 8000b56:	781b      	ldrb	r3, [r3, #0]
 8000b58:	2b00      	cmp	r3, #0
 8000b5a:	d00d      	beq.n	8000b78 <Screen2_Display+0xa0>
                LCD_Draw_Circle_Fill((i*30)+30, 80, 12, LCD_COLOR_BLUE);
 8000b5c:	68fb      	ldr	r3, [r7, #12]
 8000b5e:	3301      	adds	r3, #1
 8000b60:	b29b      	uxth	r3, r3
 8000b62:	461a      	mov	r2, r3
 8000b64:	0112      	lsls	r2, r2, #4
 8000b66:	1ad3      	subs	r3, r2, r3
 8000b68:	005b      	lsls	r3, r3, #1
 8000b6a:	b298      	uxth	r0, r3
 8000b6c:	231f      	movs	r3, #31
 8000b6e:	220c      	movs	r2, #12
 8000b70:	2150      	movs	r1, #80	@ 0x50
 8000b72:	f000 fb1b 	bl	80011ac <LCD_Draw_Circle_Fill>
 8000b76:	e01c      	b.n	8000bb2 <Screen2_Display+0xda>
            }
            else{
                LCD_Draw_Circle_Fill((i*30)+30, 80, 12, LCD_COLOR_RED);
 8000b78:	68fb      	ldr	r3, [r7, #12]
 8000b7a:	3301      	adds	r3, #1
 8000b7c:	b29b      	uxth	r3, r3
 8000b7e:	461a      	mov	r2, r3
 8000b80:	0112      	lsls	r2, r2, #4
 8000b82:	1ad3      	subs	r3, r2, r3
 8000b84:	005b      	lsls	r3, r3, #1
 8000b86:	b298      	uxth	r0, r3
 8000b88:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 8000b8c:	220c      	movs	r2, #12
 8000b8e:	2150      	movs	r1, #80	@ 0x50
 8000b90:	f000 fb0c 	bl	80011ac <LCD_Draw_Circle_Fill>
 8000b94:	e00d      	b.n	8000bb2 <Screen2_Display+0xda>
            }
        }
        else{
            LCD_Draw_Circle_Fill((i*30)+30, 80, 12, LCD_COLOR_GREY);
 8000b96:	68fb      	ldr	r3, [r7, #12]
 8000b98:	3301      	adds	r3, #1
 8000b9a:	b29b      	uxth	r3, r3
 8000b9c:	461a      	mov	r2, r3
 8000b9e:	0112      	lsls	r2, r2, #4
 8000ba0:	1ad3      	subs	r3, r2, r3
 8000ba2:	005b      	lsls	r3, r3, #1
 8000ba4:	b298      	uxth	r0, r3
 8000ba6:	f24f 73de 	movw	r3, #63454	@ 0xf7de
 8000baa:	220c      	movs	r2, #12
 8000bac:	2150      	movs	r1, #80	@ 0x50
 8000bae:	f000 fafd 	bl	80011ac <LCD_Draw_Circle_Fill>
    for (int i = 0; i<boardColumns; i++){
 8000bb2:	68fb      	ldr	r3, [r7, #12]
 8000bb4:	3301      	adds	r3, #1
 8000bb6:	60fb      	str	r3, [r7, #12]
 8000bb8:	68fb      	ldr	r3, [r7, #12]
 8000bba:	2b06      	cmp	r3, #6
 8000bbc:	ddc5      	ble.n	8000b4a <Screen2_Display+0x72>
        }
    }

    for (int i = 0; i<boardColumns; i++){
 8000bbe:	2300      	movs	r3, #0
 8000bc0:	60bb      	str	r3, [r7, #8]
 8000bc2:	e065      	b.n	8000c90 <Screen2_Display+0x1b8>
        for (int j = 0; j<boardRows; j++){
 8000bc4:	2300      	movs	r3, #0
 8000bc6:	607b      	str	r3, [r7, #4]
 8000bc8:	e05c      	b.n	8000c84 <Screen2_Display+0x1ac>
            if (gameBoard[i][j] == 1){
 8000bca:	4938      	ldr	r1, [pc, #224]	@ (8000cac <Screen2_Display+0x1d4>)
 8000bcc:	68ba      	ldr	r2, [r7, #8]
 8000bce:	4613      	mov	r3, r2
 8000bd0:	005b      	lsls	r3, r3, #1
 8000bd2:	4413      	add	r3, r2
 8000bd4:	005b      	lsls	r3, r3, #1
 8000bd6:	687a      	ldr	r2, [r7, #4]
 8000bd8:	4413      	add	r3, r2
 8000bda:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000bde:	2b01      	cmp	r3, #1
 8000be0:	d115      	bne.n	8000c0e <Screen2_Display+0x136>
                LCD_Draw_Circle_Fill((i*30)+30, (j*30)+115, 12, LCD_COLOR_BLUE);
 8000be2:	68bb      	ldr	r3, [r7, #8]
 8000be4:	3301      	adds	r3, #1
 8000be6:	b29b      	uxth	r3, r3
 8000be8:	461a      	mov	r2, r3
 8000bea:	0112      	lsls	r2, r2, #4
 8000bec:	1ad3      	subs	r3, r2, r3
 8000bee:	005b      	lsls	r3, r3, #1
 8000bf0:	b298      	uxth	r0, r3
 8000bf2:	687b      	ldr	r3, [r7, #4]
 8000bf4:	b29b      	uxth	r3, r3
 8000bf6:	461a      	mov	r2, r3
 8000bf8:	0112      	lsls	r2, r2, #4
 8000bfa:	1ad3      	subs	r3, r2, r3
 8000bfc:	005b      	lsls	r3, r3, #1
 8000bfe:	b29b      	uxth	r3, r3
 8000c00:	3373      	adds	r3, #115	@ 0x73
 8000c02:	b299      	uxth	r1, r3
 8000c04:	231f      	movs	r3, #31
 8000c06:	220c      	movs	r2, #12
 8000c08:	f000 fad0 	bl	80011ac <LCD_Draw_Circle_Fill>
 8000c0c:	e037      	b.n	8000c7e <Screen2_Display+0x1a6>
            }
            else if (gameBoard[i][j] == 2){
 8000c0e:	4927      	ldr	r1, [pc, #156]	@ (8000cac <Screen2_Display+0x1d4>)
 8000c10:	68ba      	ldr	r2, [r7, #8]
 8000c12:	4613      	mov	r3, r2
 8000c14:	005b      	lsls	r3, r3, #1
 8000c16:	4413      	add	r3, r2
 8000c18:	005b      	lsls	r3, r3, #1
 8000c1a:	687a      	ldr	r2, [r7, #4]
 8000c1c:	4413      	add	r3, r2
 8000c1e:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000c22:	2b02      	cmp	r3, #2
 8000c24:	d116      	bne.n	8000c54 <Screen2_Display+0x17c>
                LCD_Draw_Circle_Fill((i*30)+30, (j*30)+115, 12, LCD_COLOR_RED);
 8000c26:	68bb      	ldr	r3, [r7, #8]
 8000c28:	3301      	adds	r3, #1
 8000c2a:	b29b      	uxth	r3, r3
 8000c2c:	461a      	mov	r2, r3
 8000c2e:	0112      	lsls	r2, r2, #4
 8000c30:	1ad3      	subs	r3, r2, r3
 8000c32:	005b      	lsls	r3, r3, #1
 8000c34:	b298      	uxth	r0, r3
 8000c36:	687b      	ldr	r3, [r7, #4]
 8000c38:	b29b      	uxth	r3, r3
 8000c3a:	461a      	mov	r2, r3
 8000c3c:	0112      	lsls	r2, r2, #4
 8000c3e:	1ad3      	subs	r3, r2, r3
 8000c40:	005b      	lsls	r3, r3, #1
 8000c42:	b29b      	uxth	r3, r3
 8000c44:	3373      	adds	r3, #115	@ 0x73
 8000c46:	b299      	uxth	r1, r3
 8000c48:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 8000c4c:	220c      	movs	r2, #12
 8000c4e:	f000 faad 	bl	80011ac <LCD_Draw_Circle_Fill>
 8000c52:	e014      	b.n	8000c7e <Screen2_Display+0x1a6>
            }
            else{
                LCD_Draw_Circle_Fill((i*30)+30, (j*30)+115, 12, LCD_COLOR_BLACK);
 8000c54:	68bb      	ldr	r3, [r7, #8]
 8000c56:	3301      	adds	r3, #1
 8000c58:	b29b      	uxth	r3, r3
 8000c5a:	461a      	mov	r2, r3
 8000c5c:	0112      	lsls	r2, r2, #4
 8000c5e:	1ad3      	subs	r3, r2, r3
 8000c60:	005b      	lsls	r3, r3, #1
 8000c62:	b298      	uxth	r0, r3
 8000c64:	687b      	ldr	r3, [r7, #4]
 8000c66:	b29b      	uxth	r3, r3
 8000c68:	461a      	mov	r2, r3
 8000c6a:	0112      	lsls	r2, r2, #4
 8000c6c:	1ad3      	subs	r3, r2, r3
 8000c6e:	005b      	lsls	r3, r3, #1
 8000c70:	b29b      	uxth	r3, r3
 8000c72:	3373      	adds	r3, #115	@ 0x73
 8000c74:	b299      	uxth	r1, r3
 8000c76:	2300      	movs	r3, #0
 8000c78:	220c      	movs	r2, #12
 8000c7a:	f000 fa97 	bl	80011ac <LCD_Draw_Circle_Fill>
        for (int j = 0; j<boardRows; j++){
 8000c7e:	687b      	ldr	r3, [r7, #4]
 8000c80:	3301      	adds	r3, #1
 8000c82:	607b      	str	r3, [r7, #4]
 8000c84:	687b      	ldr	r3, [r7, #4]
 8000c86:	2b05      	cmp	r3, #5
 8000c88:	dd9f      	ble.n	8000bca <Screen2_Display+0xf2>
    for (int i = 0; i<boardColumns; i++){
 8000c8a:	68bb      	ldr	r3, [r7, #8]
 8000c8c:	3301      	adds	r3, #1
 8000c8e:	60bb      	str	r3, [r7, #8]
 8000c90:	68bb      	ldr	r3, [r7, #8]
 8000c92:	2b06      	cmp	r3, #6
 8000c94:	dd96      	ble.n	8000bc4 <Screen2_Display+0xec>
            }
        }
    }
}
 8000c96:	bf00      	nop
 8000c98:	bf00      	nop
 8000c9a:	3710      	adds	r7, #16
 8000c9c:	46bd      	mov	sp, r7
 8000c9e:	bd80      	pop	{r7, pc}
 8000ca0:	20000008 	.word	0x20000008
 8000ca4:	20000000 	.word	0x20000000
 8000ca8:	20000004 	.word	0x20000004
 8000cac:	2000004c 	.word	0x2000004c

08000cb0 <Screen3_Display>:

void Screen3_Display(void){
 8000cb0:	b580      	push	{r7, lr}
 8000cb2:	b082      	sub	sp, #8
 8000cb4:	af00      	add	r7, sp, #0
    LCD_Clear(0, LCD_COLOR_GREY);
 8000cb6:	f24f 71de 	movw	r1, #63454	@ 0xf7de
 8000cba:	2000      	movs	r0, #0
 8000cbc:	f000 faca 	bl	8001254 <LCD_Clear>
    
    LCD_SetFont(&Font16x24);
 8000cc0:	4853      	ldr	r0, [pc, #332]	@ (8000e10 <Screen3_Display+0x160>)
 8000cc2:	f000 faf9 	bl	80012b8 <LCD_SetFont>
    LCD_SetTextColor(LCD_COLOR_BLACK);
 8000cc6:	2000      	movs	r0, #0
 8000cc8:	f000 fae6 	bl	8001298 <LCD_SetTextColor>
    LCD_DisplayChar(20, 20, 'C');
 8000ccc:	2243      	movs	r2, #67	@ 0x43
 8000cce:	2114      	movs	r1, #20
 8000cd0:	2014      	movs	r0, #20
 8000cd2:	f000 fb6f 	bl	80013b4 <LCD_DisplayChar>
    LCD_DisplayChar(40, 20, 'O');
 8000cd6:	224f      	movs	r2, #79	@ 0x4f
 8000cd8:	2114      	movs	r1, #20
 8000cda:	2028      	movs	r0, #40	@ 0x28
 8000cdc:	f000 fb6a 	bl	80013b4 <LCD_DisplayChar>
    LCD_DisplayChar(60, 20, 'N');
 8000ce0:	224e      	movs	r2, #78	@ 0x4e
 8000ce2:	2114      	movs	r1, #20
 8000ce4:	203c      	movs	r0, #60	@ 0x3c
 8000ce6:	f000 fb65 	bl	80013b4 <LCD_DisplayChar>
    LCD_DisplayChar(80, 20, 'N');
 8000cea:	224e      	movs	r2, #78	@ 0x4e
 8000cec:	2114      	movs	r1, #20
 8000cee:	2050      	movs	r0, #80	@ 0x50
 8000cf0:	f000 fb60 	bl	80013b4 <LCD_DisplayChar>
    LCD_DisplayChar(100, 20, 'E');
 8000cf4:	2245      	movs	r2, #69	@ 0x45
 8000cf6:	2114      	movs	r1, #20
 8000cf8:	2064      	movs	r0, #100	@ 0x64
 8000cfa:	f000 fb5b 	bl	80013b4 <LCD_DisplayChar>
    LCD_DisplayChar(120, 20, 'C');
 8000cfe:	2243      	movs	r2, #67	@ 0x43
 8000d00:	2114      	movs	r1, #20
 8000d02:	2078      	movs	r0, #120	@ 0x78
 8000d04:	f000 fb56 	bl	80013b4 <LCD_DisplayChar>
    LCD_DisplayChar(140, 20, 'T');
 8000d08:	2254      	movs	r2, #84	@ 0x54
 8000d0a:	2114      	movs	r1, #20
 8000d0c:	208c      	movs	r0, #140	@ 0x8c
 8000d0e:	f000 fb51 	bl	80013b4 <LCD_DisplayChar>
    LCD_DisplayChar(180, 20, '4');
 8000d12:	2234      	movs	r2, #52	@ 0x34
 8000d14:	2114      	movs	r1, #20
 8000d16:	20b4      	movs	r0, #180	@ 0xb4
 8000d18:	f000 fb4c 	bl	80013b4 <LCD_DisplayChar>

    LCD_SetFont(&Font16x24);
 8000d1c:	483c      	ldr	r0, [pc, #240]	@ (8000e10 <Screen3_Display+0x160>)
 8000d1e:	f000 facb 	bl	80012b8 <LCD_SetFont>


    for (int i = 0; i<boardColumns; i++){
 8000d22:	2300      	movs	r3, #0
 8000d24:	607b      	str	r3, [r7, #4]
 8000d26:	e065      	b.n	8000df4 <Screen3_Display+0x144>
        for (int j = 0; j<boardRows; j++){
 8000d28:	2300      	movs	r3, #0
 8000d2a:	603b      	str	r3, [r7, #0]
 8000d2c:	e05c      	b.n	8000de8 <Screen3_Display+0x138>
            if (gameBoard[i][j] == 1){
 8000d2e:	4939      	ldr	r1, [pc, #228]	@ (8000e14 <Screen3_Display+0x164>)
 8000d30:	687a      	ldr	r2, [r7, #4]
 8000d32:	4613      	mov	r3, r2
 8000d34:	005b      	lsls	r3, r3, #1
 8000d36:	4413      	add	r3, r2
 8000d38:	005b      	lsls	r3, r3, #1
 8000d3a:	683a      	ldr	r2, [r7, #0]
 8000d3c:	4413      	add	r3, r2
 8000d3e:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000d42:	2b01      	cmp	r3, #1
 8000d44:	d115      	bne.n	8000d72 <Screen3_Display+0xc2>
                LCD_Draw_Circle_Fill((i*30)+30, (j*30)+115, 12, LCD_COLOR_BLUE);
 8000d46:	687b      	ldr	r3, [r7, #4]
 8000d48:	3301      	adds	r3, #1
 8000d4a:	b29b      	uxth	r3, r3
 8000d4c:	461a      	mov	r2, r3
 8000d4e:	0112      	lsls	r2, r2, #4
 8000d50:	1ad3      	subs	r3, r2, r3
 8000d52:	005b      	lsls	r3, r3, #1
 8000d54:	b298      	uxth	r0, r3
 8000d56:	683b      	ldr	r3, [r7, #0]
 8000d58:	b29b      	uxth	r3, r3
 8000d5a:	461a      	mov	r2, r3
 8000d5c:	0112      	lsls	r2, r2, #4
 8000d5e:	1ad3      	subs	r3, r2, r3
 8000d60:	005b      	lsls	r3, r3, #1
 8000d62:	b29b      	uxth	r3, r3
 8000d64:	3373      	adds	r3, #115	@ 0x73
 8000d66:	b299      	uxth	r1, r3
 8000d68:	231f      	movs	r3, #31
 8000d6a:	220c      	movs	r2, #12
 8000d6c:	f000 fa1e 	bl	80011ac <LCD_Draw_Circle_Fill>
 8000d70:	e037      	b.n	8000de2 <Screen3_Display+0x132>
            }
            else if (gameBoard[i][j] == 2){
 8000d72:	4928      	ldr	r1, [pc, #160]	@ (8000e14 <Screen3_Display+0x164>)
 8000d74:	687a      	ldr	r2, [r7, #4]
 8000d76:	4613      	mov	r3, r2
 8000d78:	005b      	lsls	r3, r3, #1
 8000d7a:	4413      	add	r3, r2
 8000d7c:	005b      	lsls	r3, r3, #1
 8000d7e:	683a      	ldr	r2, [r7, #0]
 8000d80:	4413      	add	r3, r2
 8000d82:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000d86:	2b02      	cmp	r3, #2
 8000d88:	d116      	bne.n	8000db8 <Screen3_Display+0x108>
                LCD_Draw_Circle_Fill((i*30)+30, (j*30)+115, 12, LCD_COLOR_RED);
 8000d8a:	687b      	ldr	r3, [r7, #4]
 8000d8c:	3301      	adds	r3, #1
 8000d8e:	b29b      	uxth	r3, r3
 8000d90:	461a      	mov	r2, r3
 8000d92:	0112      	lsls	r2, r2, #4
 8000d94:	1ad3      	subs	r3, r2, r3
 8000d96:	005b      	lsls	r3, r3, #1
 8000d98:	b298      	uxth	r0, r3
 8000d9a:	683b      	ldr	r3, [r7, #0]
 8000d9c:	b29b      	uxth	r3, r3
 8000d9e:	461a      	mov	r2, r3
 8000da0:	0112      	lsls	r2, r2, #4
 8000da2:	1ad3      	subs	r3, r2, r3
 8000da4:	005b      	lsls	r3, r3, #1
 8000da6:	b29b      	uxth	r3, r3
 8000da8:	3373      	adds	r3, #115	@ 0x73
 8000daa:	b299      	uxth	r1, r3
 8000dac:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 8000db0:	220c      	movs	r2, #12
 8000db2:	f000 f9fb 	bl	80011ac <LCD_Draw_Circle_Fill>
 8000db6:	e014      	b.n	8000de2 <Screen3_Display+0x132>
            }
            else{
                LCD_Draw_Circle_Fill((i*30)+30, (j*30)+115, 12, LCD_COLOR_BLACK);
 8000db8:	687b      	ldr	r3, [r7, #4]
 8000dba:	3301      	adds	r3, #1
 8000dbc:	b29b      	uxth	r3, r3
 8000dbe:	461a      	mov	r2, r3
 8000dc0:	0112      	lsls	r2, r2, #4
 8000dc2:	1ad3      	subs	r3, r2, r3
 8000dc4:	005b      	lsls	r3, r3, #1
 8000dc6:	b298      	uxth	r0, r3
 8000dc8:	683b      	ldr	r3, [r7, #0]
 8000dca:	b29b      	uxth	r3, r3
 8000dcc:	461a      	mov	r2, r3
 8000dce:	0112      	lsls	r2, r2, #4
 8000dd0:	1ad3      	subs	r3, r2, r3
 8000dd2:	005b      	lsls	r3, r3, #1
 8000dd4:	b29b      	uxth	r3, r3
 8000dd6:	3373      	adds	r3, #115	@ 0x73
 8000dd8:	b299      	uxth	r1, r3
 8000dda:	2300      	movs	r3, #0
 8000ddc:	220c      	movs	r2, #12
 8000dde:	f000 f9e5 	bl	80011ac <LCD_Draw_Circle_Fill>
        for (int j = 0; j<boardRows; j++){
 8000de2:	683b      	ldr	r3, [r7, #0]
 8000de4:	3301      	adds	r3, #1
 8000de6:	603b      	str	r3, [r7, #0]
 8000de8:	683b      	ldr	r3, [r7, #0]
 8000dea:	2b05      	cmp	r3, #5
 8000dec:	dd9f      	ble.n	8000d2e <Screen3_Display+0x7e>
    for (int i = 0; i<boardColumns; i++){
 8000dee:	687b      	ldr	r3, [r7, #4]
 8000df0:	3301      	adds	r3, #1
 8000df2:	607b      	str	r3, [r7, #4]
 8000df4:	687b      	ldr	r3, [r7, #4]
 8000df6:	2b06      	cmp	r3, #6
 8000df8:	dd96      	ble.n	8000d28 <Screen3_Display+0x78>
            }
        }
    }
    while (winner != 0);
 8000dfa:	bf00      	nop
 8000dfc:	4b06      	ldr	r3, [pc, #24]	@ (8000e18 <Screen3_Display+0x168>)
 8000dfe:	781b      	ldrb	r3, [r3, #0]
 8000e00:	2b00      	cmp	r3, #0
 8000e02:	d1fb      	bne.n	8000dfc <Screen3_Display+0x14c>
    playGame();
 8000e04:	f7ff fbb2 	bl	800056c <playGame>
}
 8000e08:	bf00      	nop
 8000e0a:	3708      	adds	r7, #8
 8000e0c:	46bd      	mov	sp, r7
 8000e0e:	bd80      	pop	{r7, pc}
 8000e10:	20000008 	.word	0x20000008
 8000e14:	2000004c 	.word	0x2000004c
 8000e18:	20000044 	.word	0x20000044

08000e1c <EXTI0_IRQHandler>:
		}
	}
}

	
void EXTI0_IRQHandler(){
 8000e1c:	b580      	push	{r7, lr}
 8000e1e:	af00      	add	r7, sp, #0
	HAL_NVIC_DisableIRQ(EXTI0_IRQn);
 8000e20:	2006      	movs	r0, #6
 8000e22:	f001 fdec 	bl	80029fe <HAL_NVIC_DisableIRQ>
	if(winner == 0){
 8000e26:	4b08      	ldr	r3, [pc, #32]	@ (8000e48 <EXTI0_IRQHandler+0x2c>)
 8000e28:	781b      	ldrb	r3, [r3, #0]
 8000e2a:	2b00      	cmp	r3, #0
 8000e2c:	d102      	bne.n	8000e34 <EXTI0_IRQHandler+0x18>
		drop();
 8000e2e:	f7ff fc3d 	bl	80006ac <drop>
 8000e32:	e001      	b.n	8000e38 <EXTI0_IRQHandler+0x1c>
	}
	else{
		newGame();
 8000e34:	f7ff fbfc 	bl	8000630 <newGame>
	}
	__HAL_GPIO_EXTI_CLEAR_IT(GPIO_PIN_0);
 8000e38:	4b04      	ldr	r3, [pc, #16]	@ (8000e4c <EXTI0_IRQHandler+0x30>)
 8000e3a:	2201      	movs	r2, #1
 8000e3c:	615a      	str	r2, [r3, #20]
	HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8000e3e:	2006      	movs	r0, #6
 8000e40:	f001 fdcf 	bl	80029e2 <HAL_NVIC_EnableIRQ>
}
 8000e44:	bf00      	nop
 8000e46:	bd80      	pop	{r7, pc}
 8000e48:	20000044 	.word	0x20000044
 8000e4c:	40013c00 	.word	0x40013c00

08000e50 <Button_Init_Interrupt>:
#include "Button_Driver.h"



void Button_Init_Interrupt(){
 8000e50:	b580      	push	{r7, lr}
 8000e52:	b086      	sub	sp, #24
 8000e54:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef PinConfig;
	PinConfig.Mode = GPIO_MODE_IT_RISING;
 8000e56:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000e5a:	60bb      	str	r3, [r7, #8]
	PinConfig.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8000e5c:	2301      	movs	r3, #1
 8000e5e:	613b      	str	r3, [r7, #16]
	PinConfig.Pull = GPIO_NOPULL;
 8000e60:	2300      	movs	r3, #0
 8000e62:	60fb      	str	r3, [r7, #12]
	PinConfig.Pin = GPIO_PIN_0;
 8000e64:	2301      	movs	r3, #1
 8000e66:	607b      	str	r3, [r7, #4]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8000e68:	2300      	movs	r3, #0
 8000e6a:	603b      	str	r3, [r7, #0]
 8000e6c:	4b0b      	ldr	r3, [pc, #44]	@ (8000e9c <Button_Init_Interrupt+0x4c>)
 8000e6e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e70:	4a0a      	ldr	r2, [pc, #40]	@ (8000e9c <Button_Init_Interrupt+0x4c>)
 8000e72:	f043 0301 	orr.w	r3, r3, #1
 8000e76:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e78:	4b08      	ldr	r3, [pc, #32]	@ (8000e9c <Button_Init_Interrupt+0x4c>)
 8000e7a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e7c:	f003 0301 	and.w	r3, r3, #1
 8000e80:	603b      	str	r3, [r7, #0]
 8000e82:	683b      	ldr	r3, [r7, #0]
	HAL_GPIO_Init(GPIOA, &PinConfig);
 8000e84:	1d3b      	adds	r3, r7, #4
 8000e86:	4619      	mov	r1, r3
 8000e88:	4805      	ldr	r0, [pc, #20]	@ (8000ea0 <Button_Init_Interrupt+0x50>)
 8000e8a:	f001 fdd3 	bl	8002a34 <HAL_GPIO_Init>
	HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8000e8e:	2006      	movs	r0, #6
 8000e90:	f001 fda7 	bl	80029e2 <HAL_NVIC_EnableIRQ>
}
 8000e94:	bf00      	nop
 8000e96:	3718      	adds	r7, #24
 8000e98:	46bd      	mov	sp, r7
 8000e9a:	bd80      	pop	{r7, pc}
 8000e9c:	40023800 	.word	0x40023800
 8000ea0:	40020000 	.word	0x40020000

08000ea4 <LCD_GPIO_Init>:
//Someone from STM said it was "often accessed" a 1-dim array, and not a 2d array. However you still access it like a 2dim array,  using fb[y*W+x] instead of fb[y][x].
uint16_t frameBuffer[LCD_PIXEL_WIDTH*LCD_PIXEL_HEIGHT] = {0};			//16bpp pixel format.


void LCD_GPIO_Init(void)
{
 8000ea4:	b580      	push	{r7, lr}
 8000ea6:	b08c      	sub	sp, #48	@ 0x30
 8000ea8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStructure;

  /* Enable the LTDC clock */
  __HAL_RCC_LTDC_CLK_ENABLE();
 8000eaa:	2300      	movs	r3, #0
 8000eac:	61bb      	str	r3, [r7, #24]
 8000eae:	4b5a      	ldr	r3, [pc, #360]	@ (8001018 <LCD_GPIO_Init+0x174>)
 8000eb0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000eb2:	4a59      	ldr	r2, [pc, #356]	@ (8001018 <LCD_GPIO_Init+0x174>)
 8000eb4:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8000eb8:	6453      	str	r3, [r2, #68]	@ 0x44
 8000eba:	4b57      	ldr	r3, [pc, #348]	@ (8001018 <LCD_GPIO_Init+0x174>)
 8000ebc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000ebe:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8000ec2:	61bb      	str	r3, [r7, #24]
 8000ec4:	69bb      	ldr	r3, [r7, #24]

  /* Enable GPIO clock */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ec6:	2300      	movs	r3, #0
 8000ec8:	617b      	str	r3, [r7, #20]
 8000eca:	4b53      	ldr	r3, [pc, #332]	@ (8001018 <LCD_GPIO_Init+0x174>)
 8000ecc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ece:	4a52      	ldr	r2, [pc, #328]	@ (8001018 <LCD_GPIO_Init+0x174>)
 8000ed0:	f043 0301 	orr.w	r3, r3, #1
 8000ed4:	6313      	str	r3, [r2, #48]	@ 0x30
 8000ed6:	4b50      	ldr	r3, [pc, #320]	@ (8001018 <LCD_GPIO_Init+0x174>)
 8000ed8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000eda:	f003 0301 	and.w	r3, r3, #1
 8000ede:	617b      	str	r3, [r7, #20]
 8000ee0:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ee2:	2300      	movs	r3, #0
 8000ee4:	613b      	str	r3, [r7, #16]
 8000ee6:	4b4c      	ldr	r3, [pc, #304]	@ (8001018 <LCD_GPIO_Init+0x174>)
 8000ee8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000eea:	4a4b      	ldr	r2, [pc, #300]	@ (8001018 <LCD_GPIO_Init+0x174>)
 8000eec:	f043 0302 	orr.w	r3, r3, #2
 8000ef0:	6313      	str	r3, [r2, #48]	@ 0x30
 8000ef2:	4b49      	ldr	r3, [pc, #292]	@ (8001018 <LCD_GPIO_Init+0x174>)
 8000ef4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ef6:	f003 0302 	and.w	r3, r3, #2
 8000efa:	613b      	str	r3, [r7, #16]
 8000efc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000efe:	2300      	movs	r3, #0
 8000f00:	60fb      	str	r3, [r7, #12]
 8000f02:	4b45      	ldr	r3, [pc, #276]	@ (8001018 <LCD_GPIO_Init+0x174>)
 8000f04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f06:	4a44      	ldr	r2, [pc, #272]	@ (8001018 <LCD_GPIO_Init+0x174>)
 8000f08:	f043 0304 	orr.w	r3, r3, #4
 8000f0c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f0e:	4b42      	ldr	r3, [pc, #264]	@ (8001018 <LCD_GPIO_Init+0x174>)
 8000f10:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f12:	f003 0304 	and.w	r3, r3, #4
 8000f16:	60fb      	str	r3, [r7, #12]
 8000f18:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000f1a:	2300      	movs	r3, #0
 8000f1c:	60bb      	str	r3, [r7, #8]
 8000f1e:	4b3e      	ldr	r3, [pc, #248]	@ (8001018 <LCD_GPIO_Init+0x174>)
 8000f20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f22:	4a3d      	ldr	r2, [pc, #244]	@ (8001018 <LCD_GPIO_Init+0x174>)
 8000f24:	f043 0308 	orr.w	r3, r3, #8
 8000f28:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f2a:	4b3b      	ldr	r3, [pc, #236]	@ (8001018 <LCD_GPIO_Init+0x174>)
 8000f2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f2e:	f003 0308 	and.w	r3, r3, #8
 8000f32:	60bb      	str	r3, [r7, #8]
 8000f34:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000f36:	2300      	movs	r3, #0
 8000f38:	607b      	str	r3, [r7, #4]
 8000f3a:	4b37      	ldr	r3, [pc, #220]	@ (8001018 <LCD_GPIO_Init+0x174>)
 8000f3c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f3e:	4a36      	ldr	r2, [pc, #216]	@ (8001018 <LCD_GPIO_Init+0x174>)
 8000f40:	f043 0320 	orr.w	r3, r3, #32
 8000f44:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f46:	4b34      	ldr	r3, [pc, #208]	@ (8001018 <LCD_GPIO_Init+0x174>)
 8000f48:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f4a:	f003 0320 	and.w	r3, r3, #32
 8000f4e:	607b      	str	r3, [r7, #4]
 8000f50:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000f52:	2300      	movs	r3, #0
 8000f54:	603b      	str	r3, [r7, #0]
 8000f56:	4b30      	ldr	r3, [pc, #192]	@ (8001018 <LCD_GPIO_Init+0x174>)
 8000f58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f5a:	4a2f      	ldr	r2, [pc, #188]	@ (8001018 <LCD_GPIO_Init+0x174>)
 8000f5c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000f60:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f62:	4b2d      	ldr	r3, [pc, #180]	@ (8001018 <LCD_GPIO_Init+0x174>)
 8000f64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f66:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000f6a:	603b      	str	r3, [r7, #0]
 8000f6c:	683b      	ldr	r3, [r7, #0]
   LCD_TFT CLK   <-> PG.07
   LCD_TFT DE   <->  PF.10
  */

  /* GPIOA configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_3 | GPIO_PIN_4 | GPIO_PIN_6 |
 8000f6e:	f641 0358 	movw	r3, #6232	@ 0x1858
 8000f72:	61fb      	str	r3, [r7, #28]
                           GPIO_PIN_11 | GPIO_PIN_12;
  GPIO_InitStructure.Mode = GPIO_MODE_AF_PP;
 8000f74:	2302      	movs	r3, #2
 8000f76:	623b      	str	r3, [r7, #32]
  GPIO_InitStructure.Pull = GPIO_NOPULL;
 8000f78:	2300      	movs	r3, #0
 8000f7a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStructure.Speed = GPIO_SPEED_FAST;
 8000f7c:	2302      	movs	r3, #2
 8000f7e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStructure.Alternate= GPIO_AF14_LTDC;
 8000f80:	230e      	movs	r3, #14
 8000f82:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStructure);
 8000f84:	f107 031c 	add.w	r3, r7, #28
 8000f88:	4619      	mov	r1, r3
 8000f8a:	4824      	ldr	r0, [pc, #144]	@ (800101c <LCD_GPIO_Init+0x178>)
 8000f8c:	f001 fd52 	bl	8002a34 <HAL_GPIO_Init>

 /* GPIOB configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_8 | \
 8000f90:	f44f 6370 	mov.w	r3, #3840	@ 0xf00
 8000f94:	61fb      	str	r3, [r7, #28]
                           GPIO_PIN_9 | GPIO_PIN_10 | GPIO_PIN_11;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStructure);
 8000f96:	f107 031c 	add.w	r3, r7, #28
 8000f9a:	4619      	mov	r1, r3
 8000f9c:	4820      	ldr	r0, [pc, #128]	@ (8001020 <LCD_GPIO_Init+0x17c>)
 8000f9e:	f001 fd49 	bl	8002a34 <HAL_GPIO_Init>

 /* GPIOC configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_6 | GPIO_PIN_7 | GPIO_PIN_10;
 8000fa2:	f44f 6398 	mov.w	r3, #1216	@ 0x4c0
 8000fa6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStructure);
 8000fa8:	f107 031c 	add.w	r3, r7, #28
 8000fac:	4619      	mov	r1, r3
 8000fae:	481d      	ldr	r0, [pc, #116]	@ (8001024 <LCD_GPIO_Init+0x180>)
 8000fb0:	f001 fd40 	bl	8002a34 <HAL_GPIO_Init>

 /* GPIOD configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_3 | GPIO_PIN_6;
 8000fb4:	2348      	movs	r3, #72	@ 0x48
 8000fb6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStructure);
 8000fb8:	f107 031c 	add.w	r3, r7, #28
 8000fbc:	4619      	mov	r1, r3
 8000fbe:	481a      	ldr	r0, [pc, #104]	@ (8001028 <LCD_GPIO_Init+0x184>)
 8000fc0:	f001 fd38 	bl	8002a34 <HAL_GPIO_Init>

 /* GPIOF configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_10;
 8000fc4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000fc8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStructure);
 8000fca:	f107 031c 	add.w	r3, r7, #28
 8000fce:	4619      	mov	r1, r3
 8000fd0:	4816      	ldr	r0, [pc, #88]	@ (800102c <LCD_GPIO_Init+0x188>)
 8000fd2:	f001 fd2f 	bl	8002a34 <HAL_GPIO_Init>

 /* GPIOG configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_6 | GPIO_PIN_7 | \
 8000fd6:	f44f 630c 	mov.w	r3, #2240	@ 0x8c0
 8000fda:	61fb      	str	r3, [r7, #28]
                           GPIO_PIN_11;
  HAL_GPIO_Init(GPIOG, &GPIO_InitStructure);
 8000fdc:	f107 031c 	add.w	r3, r7, #28
 8000fe0:	4619      	mov	r1, r3
 8000fe2:	4813      	ldr	r0, [pc, #76]	@ (8001030 <LCD_GPIO_Init+0x18c>)
 8000fe4:	f001 fd26 	bl	8002a34 <HAL_GPIO_Init>

  /* GPIOB configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_0 | GPIO_PIN_1;
 8000fe8:	2303      	movs	r3, #3
 8000fea:	61fb      	str	r3, [r7, #28]
  GPIO_InitStructure.Alternate= GPIO_AF9_LTDC;
 8000fec:	2309      	movs	r3, #9
 8000fee:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStructure);
 8000ff0:	f107 031c 	add.w	r3, r7, #28
 8000ff4:	4619      	mov	r1, r3
 8000ff6:	480a      	ldr	r0, [pc, #40]	@ (8001020 <LCD_GPIO_Init+0x17c>)
 8000ff8:	f001 fd1c 	bl	8002a34 <HAL_GPIO_Init>

  /* GPIOG configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_10 | GPIO_PIN_12;
 8000ffc:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8001000:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOG, &GPIO_InitStructure);
 8001002:	f107 031c 	add.w	r3, r7, #28
 8001006:	4619      	mov	r1, r3
 8001008:	4809      	ldr	r0, [pc, #36]	@ (8001030 <LCD_GPIO_Init+0x18c>)
 800100a:	f001 fd13 	bl	8002a34 <HAL_GPIO_Init>
}
 800100e:	bf00      	nop
 8001010:	3730      	adds	r7, #48	@ 0x30
 8001012:	46bd      	mov	sp, r7
 8001014:	bd80      	pop	{r7, pc}
 8001016:	bf00      	nop
 8001018:	40023800 	.word	0x40023800
 800101c:	40020000 	.word	0x40020000
 8001020:	40020400 	.word	0x40020400
 8001024:	40020800 	.word	0x40020800
 8001028:	40020c00 	.word	0x40020c00
 800102c:	40021400 	.word	0x40021400
 8001030:	40021800 	.word	0x40021800

08001034 <LTCD_Layer_Init>:

void LTCD_Layer_Init(uint8_t LayerIndex)
{
 8001034:	b580      	push	{r7, lr}
 8001036:	b090      	sub	sp, #64	@ 0x40
 8001038:	af00      	add	r7, sp, #0
 800103a:	4603      	mov	r3, r0
 800103c:	71fb      	strb	r3, [r7, #7]
	LTDC_LayerCfgTypeDef  pLayerCfg;

	pLayerCfg.WindowX0 = 0;	//Configures the Window HORZ START Position.
 800103e:	2300      	movs	r3, #0
 8001040:	60fb      	str	r3, [r7, #12]
	pLayerCfg.WindowX1 = LCD_PIXEL_WIDTH;	//Configures the Window HORZ Stop Position.
 8001042:	23f0      	movs	r3, #240	@ 0xf0
 8001044:	613b      	str	r3, [r7, #16]
	pLayerCfg.WindowY0 = 0;	//Configures the Window vertical START Position.
 8001046:	2300      	movs	r3, #0
 8001048:	617b      	str	r3, [r7, #20]
	pLayerCfg.WindowY1 = LCD_PIXEL_HEIGHT;	//Configures the Window vertical Stop Position.
 800104a:	f44f 73a0 	mov.w	r3, #320	@ 0x140
 800104e:	61bb      	str	r3, [r7, #24]
	pLayerCfg.PixelFormat = LCD_PIXEL_FORMAT_1;  //INCORRECT PIXEL FORMAT WILL GIVE WEIRD RESULTS!! IT MAY STILL WORK FOR 1/2 THE DISPLAY!!! //This is our buffers pixel format. 2 bytes for each pixel
 8001050:	2302      	movs	r3, #2
 8001052:	61fb      	str	r3, [r7, #28]
	pLayerCfg.Alpha = 255;
 8001054:	23ff      	movs	r3, #255	@ 0xff
 8001056:	623b      	str	r3, [r7, #32]
	pLayerCfg.Alpha0 = 0;
 8001058:	2300      	movs	r3, #0
 800105a:	627b      	str	r3, [r7, #36]	@ 0x24
	pLayerCfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_CA;
 800105c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001060:	62bb      	str	r3, [r7, #40]	@ 0x28
	pLayerCfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_CA;
 8001062:	2305      	movs	r3, #5
 8001064:	62fb      	str	r3, [r7, #44]	@ 0x2c
	if (LayerIndex == 0){
 8001066:	79fb      	ldrb	r3, [r7, #7]
 8001068:	2b00      	cmp	r3, #0
 800106a:	d101      	bne.n	8001070 <LTCD_Layer_Init+0x3c>
		pLayerCfg.FBStartAdress = (uintptr_t)frameBuffer;
 800106c:	4b0f      	ldr	r3, [pc, #60]	@ (80010ac <LTCD_Layer_Init+0x78>)
 800106e:	633b      	str	r3, [r7, #48]	@ 0x30
	}
	pLayerCfg.ImageWidth = LCD_PIXEL_WIDTH;
 8001070:	23f0      	movs	r3, #240	@ 0xf0
 8001072:	637b      	str	r3, [r7, #52]	@ 0x34
	pLayerCfg.ImageHeight = LCD_PIXEL_HEIGHT;
 8001074:	f44f 73a0 	mov.w	r3, #320	@ 0x140
 8001078:	63bb      	str	r3, [r7, #56]	@ 0x38
	pLayerCfg.Backcolor.Blue = 0;
 800107a:	2300      	movs	r3, #0
 800107c:	f887 303c 	strb.w	r3, [r7, #60]	@ 0x3c
	pLayerCfg.Backcolor.Green = 0;
 8001080:	2300      	movs	r3, #0
 8001082:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d
	pLayerCfg.Backcolor.Red = 0;
 8001086:	2300      	movs	r3, #0
 8001088:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
	if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg, LayerIndex) != HAL_OK)
 800108c:	79fa      	ldrb	r2, [r7, #7]
 800108e:	f107 030c 	add.w	r3, r7, #12
 8001092:	4619      	mov	r1, r3
 8001094:	4806      	ldr	r0, [pc, #24]	@ (80010b0 <LTCD_Layer_Init+0x7c>)
 8001096:	f003 f893 	bl	80041c0 <HAL_LTDC_ConfigLayer>
 800109a:	4603      	mov	r3, r0
 800109c:	2b00      	cmp	r3, #0
 800109e:	d001      	beq.n	80010a4 <LTCD_Layer_Init+0x70>
	{
		LCD_Error_Handler();
 80010a0:	f000 f9aa 	bl	80013f8 <LCD_Error_Handler>
	}
}
 80010a4:	bf00      	nop
 80010a6:	3740      	adds	r7, #64	@ 0x40
 80010a8:	46bd      	mov	sp, r7
 80010aa:	bd80      	pop	{r7, pc}
 80010ac:	200001d0 	.word	0x200001d0
 80010b0:	200000f4 	.word	0x200000f4

080010b4 <LTCD__Init>:
{
  LCD_Clear(0,LCD_COLOR_WHITE);
}

void LTCD__Init(void)
{
 80010b4:	b580      	push	{r7, lr}
 80010b6:	af00      	add	r7, sp, #0
	hltdc.Instance = LTDC;
 80010b8:	4b2a      	ldr	r3, [pc, #168]	@ (8001164 <LTCD__Init+0xb0>)
 80010ba:	4a2b      	ldr	r2, [pc, #172]	@ (8001168 <LTCD__Init+0xb4>)
 80010bc:	601a      	str	r2, [r3, #0]
	/* Configure horizontal synchronization width */
	hltdc.Init.HorizontalSync = ILI9341_HSYNC;
 80010be:	4b29      	ldr	r3, [pc, #164]	@ (8001164 <LTCD__Init+0xb0>)
 80010c0:	2209      	movs	r2, #9
 80010c2:	615a      	str	r2, [r3, #20]
	/* Configure vertical synchronization height */
	hltdc.Init.VerticalSync = ILI9341_VSYNC;
 80010c4:	4b27      	ldr	r3, [pc, #156]	@ (8001164 <LTCD__Init+0xb0>)
 80010c6:	2201      	movs	r2, #1
 80010c8:	619a      	str	r2, [r3, #24]
	/* Configure accumulated horizontal back porch */
	hltdc.Init.AccumulatedHBP = ILI9341_HBP;
 80010ca:	4b26      	ldr	r3, [pc, #152]	@ (8001164 <LTCD__Init+0xb0>)
 80010cc:	221d      	movs	r2, #29
 80010ce:	61da      	str	r2, [r3, #28]
	/* Configure accumulated vertical back porch */
	hltdc.Init.AccumulatedVBP = ILI9341_VBP;
 80010d0:	4b24      	ldr	r3, [pc, #144]	@ (8001164 <LTCD__Init+0xb0>)
 80010d2:	2203      	movs	r2, #3
 80010d4:	621a      	str	r2, [r3, #32]
	/* Configure accumulated active width */
	hltdc.Init.AccumulatedActiveW = 269;
 80010d6:	4b23      	ldr	r3, [pc, #140]	@ (8001164 <LTCD__Init+0xb0>)
 80010d8:	f240 120d 	movw	r2, #269	@ 0x10d
 80010dc:	625a      	str	r2, [r3, #36]	@ 0x24
	/* Configure accumulated active height */
	hltdc.Init.AccumulatedActiveH = 323;
 80010de:	4b21      	ldr	r3, [pc, #132]	@ (8001164 <LTCD__Init+0xb0>)
 80010e0:	f240 1243 	movw	r2, #323	@ 0x143
 80010e4:	629a      	str	r2, [r3, #40]	@ 0x28
	/* Configure total width */
	hltdc.Init.TotalWidth = 279;
 80010e6:	4b1f      	ldr	r3, [pc, #124]	@ (8001164 <LTCD__Init+0xb0>)
 80010e8:	f240 1217 	movw	r2, #279	@ 0x117
 80010ec:	62da      	str	r2, [r3, #44]	@ 0x2c
	/* Configure total height */
	hltdc.Init.TotalHeigh = 327;
 80010ee:	4b1d      	ldr	r3, [pc, #116]	@ (8001164 <LTCD__Init+0xb0>)
 80010f0:	f240 1247 	movw	r2, #327	@ 0x147
 80010f4:	631a      	str	r2, [r3, #48]	@ 0x30
	/* Configure R,G,B component values for LCD background color */
	hltdc.Init.Backcolor.Red = 0;
 80010f6:	4b1b      	ldr	r3, [pc, #108]	@ (8001164 <LTCD__Init+0xb0>)
 80010f8:	2200      	movs	r2, #0
 80010fa:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36
	hltdc.Init.Backcolor.Blue = 0;
 80010fe:	4b19      	ldr	r3, [pc, #100]	@ (8001164 <LTCD__Init+0xb0>)
 8001100:	2200      	movs	r2, #0
 8001102:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	hltdc.Init.Backcolor.Green = 0;
 8001106:	4b17      	ldr	r3, [pc, #92]	@ (8001164 <LTCD__Init+0xb0>)
 8001108:	2200      	movs	r2, #0
 800110a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
	/* PLLSAI_VCO Input = HSE_VALUE/PLL_M = 1 Mhz */
	/* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN = 192 Mhz */
	/* PLLLCDCLK = PLLSAI_VCO Output/PLLSAIR = 192/4 = 48 Mhz */
	/* LTDC clock frequency = PLLLCDCLK / LTDC_PLLSAI_DIVR_8 = 48/4 = 6Mhz */

	PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC;
 800110e:	4b17      	ldr	r3, [pc, #92]	@ (800116c <LTCD__Init+0xb8>)
 8001110:	2208      	movs	r2, #8
 8001112:	601a      	str	r2, [r3, #0]
	PeriphClkInitStruct.PLLSAI.PLLSAIN = 192;
 8001114:	4b15      	ldr	r3, [pc, #84]	@ (800116c <LTCD__Init+0xb8>)
 8001116:	22c0      	movs	r2, #192	@ 0xc0
 8001118:	611a      	str	r2, [r3, #16]
	PeriphClkInitStruct.PLLSAI.PLLSAIR = 4;
 800111a:	4b14      	ldr	r3, [pc, #80]	@ (800116c <LTCD__Init+0xb8>)
 800111c:	2204      	movs	r2, #4
 800111e:	619a      	str	r2, [r3, #24]
	PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_8;
 8001120:	4b12      	ldr	r3, [pc, #72]	@ (800116c <LTCD__Init+0xb8>)
 8001122:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8001126:	625a      	str	r2, [r3, #36]	@ 0x24
	HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct);
 8001128:	4810      	ldr	r0, [pc, #64]	@ (800116c <LTCD__Init+0xb8>)
 800112a:	f003 fea3 	bl	8004e74 <HAL_RCCEx_PeriphCLKConfig>
	/* Polarity */
	hltdc.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 800112e:	4b0d      	ldr	r3, [pc, #52]	@ (8001164 <LTCD__Init+0xb0>)
 8001130:	2200      	movs	r2, #0
 8001132:	605a      	str	r2, [r3, #4]
	hltdc.Init.VSPolarity = LTDC_VSPOLARITY_AL;
 8001134:	4b0b      	ldr	r3, [pc, #44]	@ (8001164 <LTCD__Init+0xb0>)
 8001136:	2200      	movs	r2, #0
 8001138:	609a      	str	r2, [r3, #8]
	hltdc.Init.DEPolarity = LTDC_DEPOLARITY_AL;
 800113a:	4b0a      	ldr	r3, [pc, #40]	@ (8001164 <LTCD__Init+0xb0>)
 800113c:	2200      	movs	r2, #0
 800113e:	60da      	str	r2, [r3, #12]
	hltdc.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 8001140:	4b08      	ldr	r3, [pc, #32]	@ (8001164 <LTCD__Init+0xb0>)
 8001142:	2200      	movs	r2, #0
 8001144:	611a      	str	r2, [r3, #16]

	LCD_GPIO_Init();
 8001146:	f7ff fead 	bl	8000ea4 <LCD_GPIO_Init>

	if (HAL_LTDC_Init(&hltdc) != HAL_OK)
 800114a:	4806      	ldr	r0, [pc, #24]	@ (8001164 <LTCD__Init+0xb0>)
 800114c:	f002 ff68 	bl	8004020 <HAL_LTDC_Init>
 8001150:	4603      	mov	r3, r0
 8001152:	2b00      	cmp	r3, #0
 8001154:	d001      	beq.n	800115a <LTCD__Init+0xa6>
	 {
	   LCD_Error_Handler();
 8001156:	f000 f94f 	bl	80013f8 <LCD_Error_Handler>
	 }

	ili9341_Init();
 800115a:	f000 f96a 	bl	8001432 <ili9341_Init>
}
 800115e:	bf00      	nop
 8001160:	bd80      	pop	{r7, pc}
 8001162:	bf00      	nop
 8001164:	200000f4 	.word	0x200000f4
 8001168:	40016800 	.word	0x40016800
 800116c:	2000019c 	.word	0x2000019c

08001170 <LCD_Draw_Pixel>:
 * This is really the only function needed.
 * All drawing consists of is manipulating the array.
 * Adding input sanitation should probably be done.
 */
void LCD_Draw_Pixel(uint16_t x, uint16_t y, uint16_t color)
{
 8001170:	b480      	push	{r7}
 8001172:	b083      	sub	sp, #12
 8001174:	af00      	add	r7, sp, #0
 8001176:	4603      	mov	r3, r0
 8001178:	80fb      	strh	r3, [r7, #6]
 800117a:	460b      	mov	r3, r1
 800117c:	80bb      	strh	r3, [r7, #4]
 800117e:	4613      	mov	r3, r2
 8001180:	807b      	strh	r3, [r7, #2]
	frameBuffer[y*LCD_PIXEL_WIDTH+x] = color;  //You cannot do x*y to set the pixel.
 8001182:	88ba      	ldrh	r2, [r7, #4]
 8001184:	4613      	mov	r3, r2
 8001186:	011b      	lsls	r3, r3, #4
 8001188:	1a9b      	subs	r3, r3, r2
 800118a:	011b      	lsls	r3, r3, #4
 800118c:	461a      	mov	r2, r3
 800118e:	88fb      	ldrh	r3, [r7, #6]
 8001190:	4413      	add	r3, r2
 8001192:	4905      	ldr	r1, [pc, #20]	@ (80011a8 <LCD_Draw_Pixel+0x38>)
 8001194:	887a      	ldrh	r2, [r7, #2]
 8001196:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
}
 800119a:	bf00      	nop
 800119c:	370c      	adds	r7, #12
 800119e:	46bd      	mov	sp, r7
 80011a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011a4:	4770      	bx	lr
 80011a6:	bf00      	nop
 80011a8:	200001d0 	.word	0x200001d0

080011ac <LCD_Draw_Circle_Fill>:
 * These functions are simple examples. Most computer graphics like OpenGl and stm's graphics library use a state machine. Where you first call some function like SetColor(color), SetPosition(x,y), then DrawSqure(size)
 * Instead all of these are explicit where color, size, and position are passed in.
 * There is tons of ways to handle drawing. I dont think it matters too much.
 */
void LCD_Draw_Circle_Fill(uint16_t Xpos, uint16_t Ypos, uint16_t radius, uint16_t color)
{
 80011ac:	b590      	push	{r4, r7, lr}
 80011ae:	b085      	sub	sp, #20
 80011b0:	af00      	add	r7, sp, #0
 80011b2:	4604      	mov	r4, r0
 80011b4:	4608      	mov	r0, r1
 80011b6:	4611      	mov	r1, r2
 80011b8:	461a      	mov	r2, r3
 80011ba:	4623      	mov	r3, r4
 80011bc:	80fb      	strh	r3, [r7, #6]
 80011be:	4603      	mov	r3, r0
 80011c0:	80bb      	strh	r3, [r7, #4]
 80011c2:	460b      	mov	r3, r1
 80011c4:	807b      	strh	r3, [r7, #2]
 80011c6:	4613      	mov	r3, r2
 80011c8:	803b      	strh	r3, [r7, #0]
    for(int16_t y=-radius; y<=radius; y++)
 80011ca:	887b      	ldrh	r3, [r7, #2]
 80011cc:	425b      	negs	r3, r3
 80011ce:	b29b      	uxth	r3, r3
 80011d0:	81fb      	strh	r3, [r7, #14]
 80011d2:	e034      	b.n	800123e <LCD_Draw_Circle_Fill+0x92>
    {
        for(int16_t x=-radius; x<=radius; x++)
 80011d4:	887b      	ldrh	r3, [r7, #2]
 80011d6:	425b      	negs	r3, r3
 80011d8:	b29b      	uxth	r3, r3
 80011da:	81bb      	strh	r3, [r7, #12]
 80011dc:	e024      	b.n	8001228 <LCD_Draw_Circle_Fill+0x7c>
        {
            if(x*x+y*y <= radius*radius)
 80011de:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 80011e2:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 80011e6:	fb03 f202 	mul.w	r2, r3, r2
 80011ea:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80011ee:	f9b7 100e 	ldrsh.w	r1, [r7, #14]
 80011f2:	fb01 f303 	mul.w	r3, r1, r3
 80011f6:	441a      	add	r2, r3
 80011f8:	887b      	ldrh	r3, [r7, #2]
 80011fa:	8879      	ldrh	r1, [r7, #2]
 80011fc:	fb01 f303 	mul.w	r3, r1, r3
 8001200:	429a      	cmp	r2, r3
 8001202:	dc0b      	bgt.n	800121c <LCD_Draw_Circle_Fill+0x70>
            {
            	LCD_Draw_Pixel(x+Xpos, y+Ypos, color);
 8001204:	89ba      	ldrh	r2, [r7, #12]
 8001206:	88fb      	ldrh	r3, [r7, #6]
 8001208:	4413      	add	r3, r2
 800120a:	b298      	uxth	r0, r3
 800120c:	89fa      	ldrh	r2, [r7, #14]
 800120e:	88bb      	ldrh	r3, [r7, #4]
 8001210:	4413      	add	r3, r2
 8001212:	b29b      	uxth	r3, r3
 8001214:	883a      	ldrh	r2, [r7, #0]
 8001216:	4619      	mov	r1, r3
 8001218:	f7ff ffaa 	bl	8001170 <LCD_Draw_Pixel>
        for(int16_t x=-radius; x<=radius; x++)
 800121c:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8001220:	b29b      	uxth	r3, r3
 8001222:	3301      	adds	r3, #1
 8001224:	b29b      	uxth	r3, r3
 8001226:	81bb      	strh	r3, [r7, #12]
 8001228:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 800122c:	887b      	ldrh	r3, [r7, #2]
 800122e:	429a      	cmp	r2, r3
 8001230:	ddd5      	ble.n	80011de <LCD_Draw_Circle_Fill+0x32>
    for(int16_t y=-radius; y<=radius; y++)
 8001232:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001236:	b29b      	uxth	r3, r3
 8001238:	3301      	adds	r3, #1
 800123a:	b29b      	uxth	r3, r3
 800123c:	81fb      	strh	r3, [r7, #14]
 800123e:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 8001242:	887b      	ldrh	r3, [r7, #2]
 8001244:	429a      	cmp	r2, r3
 8001246:	ddc5      	ble.n	80011d4 <LCD_Draw_Circle_Fill+0x28>
            }
        }
    }
}
 8001248:	bf00      	nop
 800124a:	bf00      	nop
 800124c:	3714      	adds	r7, #20
 800124e:	46bd      	mov	sp, r7
 8001250:	bd90      	pop	{r4, r7, pc}
	...

08001254 <LCD_Clear>:
	  LCD_Draw_Pixel(x, i+y, color);
  }
}

void LCD_Clear(uint8_t LayerIndex, uint16_t Color)
{
 8001254:	b480      	push	{r7}
 8001256:	b085      	sub	sp, #20
 8001258:	af00      	add	r7, sp, #0
 800125a:	4603      	mov	r3, r0
 800125c:	460a      	mov	r2, r1
 800125e:	71fb      	strb	r3, [r7, #7]
 8001260:	4613      	mov	r3, r2
 8001262:	80bb      	strh	r3, [r7, #4]
	if (LayerIndex == 0){
 8001264:	79fb      	ldrb	r3, [r7, #7]
 8001266:	2b00      	cmp	r3, #0
 8001268:	d10e      	bne.n	8001288 <LCD_Clear+0x34>
		for (uint32_t i = 0; i < LCD_PIXEL_WIDTH * LCD_PIXEL_HEIGHT; i++){
 800126a:	2300      	movs	r3, #0
 800126c:	60fb      	str	r3, [r7, #12]
 800126e:	e007      	b.n	8001280 <LCD_Clear+0x2c>
			frameBuffer[i] = Color;
 8001270:	4908      	ldr	r1, [pc, #32]	@ (8001294 <LCD_Clear+0x40>)
 8001272:	68fb      	ldr	r3, [r7, #12]
 8001274:	88ba      	ldrh	r2, [r7, #4]
 8001276:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
		for (uint32_t i = 0; i < LCD_PIXEL_WIDTH * LCD_PIXEL_HEIGHT; i++){
 800127a:	68fb      	ldr	r3, [r7, #12]
 800127c:	3301      	adds	r3, #1
 800127e:	60fb      	str	r3, [r7, #12]
 8001280:	68fb      	ldr	r3, [r7, #12]
 8001282:	f5b3 3f96 	cmp.w	r3, #76800	@ 0x12c00
 8001286:	d3f3      	bcc.n	8001270 <LCD_Clear+0x1c>
		}
	}
  // TODO: Add more Layers if needed
}
 8001288:	bf00      	nop
 800128a:	3714      	adds	r7, #20
 800128c:	46bd      	mov	sp, r7
 800128e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001292:	4770      	bx	lr
 8001294:	200001d0 	.word	0x200001d0

08001298 <LCD_SetTextColor>:

//This was taken and adapted from stm32's mcu code
void LCD_SetTextColor(uint16_t Color)
{
 8001298:	b480      	push	{r7}
 800129a:	b083      	sub	sp, #12
 800129c:	af00      	add	r7, sp, #0
 800129e:	4603      	mov	r3, r0
 80012a0:	80fb      	strh	r3, [r7, #6]
  CurrentTextColor = Color;
 80012a2:	4a04      	ldr	r2, [pc, #16]	@ (80012b4 <LCD_SetTextColor+0x1c>)
 80012a4:	88fb      	ldrh	r3, [r7, #6]
 80012a6:	8013      	strh	r3, [r2, #0]
}
 80012a8:	bf00      	nop
 80012aa:	370c      	adds	r7, #12
 80012ac:	46bd      	mov	sp, r7
 80012ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012b2:	4770      	bx	lr
 80012b4:	20000006 	.word	0x20000006

080012b8 <LCD_SetFont>:

//This was taken and adapted from stm32's mcu code
void LCD_SetFont(FONT_t *fonts)
{
 80012b8:	b480      	push	{r7}
 80012ba:	b083      	sub	sp, #12
 80012bc:	af00      	add	r7, sp, #0
 80012be:	6078      	str	r0, [r7, #4]
  LCD_Currentfonts = fonts;
 80012c0:	4a04      	ldr	r2, [pc, #16]	@ (80012d4 <LCD_SetFont+0x1c>)
 80012c2:	687b      	ldr	r3, [r7, #4]
 80012c4:	6013      	str	r3, [r2, #0]
}
 80012c6:	bf00      	nop
 80012c8:	370c      	adds	r7, #12
 80012ca:	46bd      	mov	sp, r7
 80012cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012d0:	4770      	bx	lr
 80012d2:	bf00      	nop
 80012d4:	200001cc 	.word	0x200001cc

080012d8 <LCD_Draw_Char>:

//This was taken and adapted from stm32's mcu code
void LCD_Draw_Char(uint16_t Xpos, uint16_t Ypos, const uint16_t *c)
{
 80012d8:	b580      	push	{r7, lr}
 80012da:	b084      	sub	sp, #16
 80012dc:	af00      	add	r7, sp, #0
 80012de:	4603      	mov	r3, r0
 80012e0:	603a      	str	r2, [r7, #0]
 80012e2:	80fb      	strh	r3, [r7, #6]
 80012e4:	460b      	mov	r3, r1
 80012e6:	80bb      	strh	r3, [r7, #4]
  uint32_t index = 0, counter = 0;
 80012e8:	2300      	movs	r3, #0
 80012ea:	60fb      	str	r3, [r7, #12]
 80012ec:	2300      	movs	r3, #0
 80012ee:	60bb      	str	r3, [r7, #8]
  for(index = 0; index < LCD_Currentfonts->Height; index++)
 80012f0:	2300      	movs	r3, #0
 80012f2:	60fb      	str	r3, [r7, #12]
 80012f4:	e04c      	b.n	8001390 <LCD_Draw_Char+0xb8>
  {
    for(counter = 0; counter < LCD_Currentfonts->Width; counter++)
 80012f6:	2300      	movs	r3, #0
 80012f8:	60bb      	str	r3, [r7, #8]
 80012fa:	e03f      	b.n	800137c <LCD_Draw_Char+0xa4>
    {
      if((((c[index] & ((0x80 << ((LCD_Currentfonts->Width / 12 ) * 8 ) ) >> counter)) == 0x00) && (LCD_Currentfonts->Width <= 12)) || (((c[index] & (0x1 << counter)) == 0x00)&&(LCD_Currentfonts->Width > 12 )))
 80012fc:	68fb      	ldr	r3, [r7, #12]
 80012fe:	005b      	lsls	r3, r3, #1
 8001300:	683a      	ldr	r2, [r7, #0]
 8001302:	4413      	add	r3, r2
 8001304:	881b      	ldrh	r3, [r3, #0]
 8001306:	4619      	mov	r1, r3
 8001308:	4b27      	ldr	r3, [pc, #156]	@ (80013a8 <LCD_Draw_Char+0xd0>)
 800130a:	681b      	ldr	r3, [r3, #0]
 800130c:	889b      	ldrh	r3, [r3, #4]
 800130e:	4a27      	ldr	r2, [pc, #156]	@ (80013ac <LCD_Draw_Char+0xd4>)
 8001310:	fba2 2303 	umull	r2, r3, r2, r3
 8001314:	08db      	lsrs	r3, r3, #3
 8001316:	b29b      	uxth	r3, r3
 8001318:	00db      	lsls	r3, r3, #3
 800131a:	2280      	movs	r2, #128	@ 0x80
 800131c:	409a      	lsls	r2, r3
 800131e:	68bb      	ldr	r3, [r7, #8]
 8001320:	fa42 f303 	asr.w	r3, r2, r3
 8001324:	400b      	ands	r3, r1
 8001326:	2b00      	cmp	r3, #0
 8001328:	d104      	bne.n	8001334 <LCD_Draw_Char+0x5c>
 800132a:	4b1f      	ldr	r3, [pc, #124]	@ (80013a8 <LCD_Draw_Char+0xd0>)
 800132c:	681b      	ldr	r3, [r3, #0]
 800132e:	889b      	ldrh	r3, [r3, #4]
 8001330:	2b0c      	cmp	r3, #12
 8001332:	d920      	bls.n	8001376 <LCD_Draw_Char+0x9e>
 8001334:	68fb      	ldr	r3, [r7, #12]
 8001336:	005b      	lsls	r3, r3, #1
 8001338:	683a      	ldr	r2, [r7, #0]
 800133a:	4413      	add	r3, r2
 800133c:	881b      	ldrh	r3, [r3, #0]
 800133e:	461a      	mov	r2, r3
 8001340:	68bb      	ldr	r3, [r7, #8]
 8001342:	fa42 f303 	asr.w	r3, r2, r3
 8001346:	f003 0301 	and.w	r3, r3, #1
 800134a:	2b00      	cmp	r3, #0
 800134c:	d104      	bne.n	8001358 <LCD_Draw_Char+0x80>
 800134e:	4b16      	ldr	r3, [pc, #88]	@ (80013a8 <LCD_Draw_Char+0xd0>)
 8001350:	681b      	ldr	r3, [r3, #0]
 8001352:	889b      	ldrh	r3, [r3, #4]
 8001354:	2b0c      	cmp	r3, #12
 8001356:	d80e      	bhi.n	8001376 <LCD_Draw_Char+0x9e>
      {
         //Background If want to overrite text under then add a set color here
      }
      else
      {
    	  LCD_Draw_Pixel(counter + Xpos,index + Ypos,CurrentTextColor);
 8001358:	68bb      	ldr	r3, [r7, #8]
 800135a:	b29a      	uxth	r2, r3
 800135c:	88fb      	ldrh	r3, [r7, #6]
 800135e:	4413      	add	r3, r2
 8001360:	b298      	uxth	r0, r3
 8001362:	68fb      	ldr	r3, [r7, #12]
 8001364:	b29a      	uxth	r2, r3
 8001366:	88bb      	ldrh	r3, [r7, #4]
 8001368:	4413      	add	r3, r2
 800136a:	b29b      	uxth	r3, r3
 800136c:	4a10      	ldr	r2, [pc, #64]	@ (80013b0 <LCD_Draw_Char+0xd8>)
 800136e:	8812      	ldrh	r2, [r2, #0]
 8001370:	4619      	mov	r1, r3
 8001372:	f7ff fefd 	bl	8001170 <LCD_Draw_Pixel>
    for(counter = 0; counter < LCD_Currentfonts->Width; counter++)
 8001376:	68bb      	ldr	r3, [r7, #8]
 8001378:	3301      	adds	r3, #1
 800137a:	60bb      	str	r3, [r7, #8]
 800137c:	4b0a      	ldr	r3, [pc, #40]	@ (80013a8 <LCD_Draw_Char+0xd0>)
 800137e:	681b      	ldr	r3, [r3, #0]
 8001380:	889b      	ldrh	r3, [r3, #4]
 8001382:	461a      	mov	r2, r3
 8001384:	68bb      	ldr	r3, [r7, #8]
 8001386:	4293      	cmp	r3, r2
 8001388:	d3b8      	bcc.n	80012fc <LCD_Draw_Char+0x24>
  for(index = 0; index < LCD_Currentfonts->Height; index++)
 800138a:	68fb      	ldr	r3, [r7, #12]
 800138c:	3301      	adds	r3, #1
 800138e:	60fb      	str	r3, [r7, #12]
 8001390:	4b05      	ldr	r3, [pc, #20]	@ (80013a8 <LCD_Draw_Char+0xd0>)
 8001392:	681b      	ldr	r3, [r3, #0]
 8001394:	88db      	ldrh	r3, [r3, #6]
 8001396:	461a      	mov	r2, r3
 8001398:	68fb      	ldr	r3, [r7, #12]
 800139a:	4293      	cmp	r3, r2
 800139c:	d3ab      	bcc.n	80012f6 <LCD_Draw_Char+0x1e>
      }
    }
  }
}
 800139e:	bf00      	nop
 80013a0:	bf00      	nop
 80013a2:	3710      	adds	r7, #16
 80013a4:	46bd      	mov	sp, r7
 80013a6:	bd80      	pop	{r7, pc}
 80013a8:	200001cc 	.word	0x200001cc
 80013ac:	aaaaaaab 	.word	0xaaaaaaab
 80013b0:	20000006 	.word	0x20000006

080013b4 <LCD_DisplayChar>:

//This was taken and adapted from stm32's mcu code
void LCD_DisplayChar(uint16_t Xpos, uint16_t Ypos, uint8_t Ascii)
{
 80013b4:	b580      	push	{r7, lr}
 80013b6:	b082      	sub	sp, #8
 80013b8:	af00      	add	r7, sp, #0
 80013ba:	4603      	mov	r3, r0
 80013bc:	80fb      	strh	r3, [r7, #6]
 80013be:	460b      	mov	r3, r1
 80013c0:	80bb      	strh	r3, [r7, #4]
 80013c2:	4613      	mov	r3, r2
 80013c4:	70fb      	strb	r3, [r7, #3]
  Ascii -= 32;
 80013c6:	78fb      	ldrb	r3, [r7, #3]
 80013c8:	3b20      	subs	r3, #32
 80013ca:	70fb      	strb	r3, [r7, #3]
  LCD_Draw_Char(Xpos, Ypos, &LCD_Currentfonts->table[Ascii * LCD_Currentfonts->Height]);
 80013cc:	4b09      	ldr	r3, [pc, #36]	@ (80013f4 <LCD_DisplayChar+0x40>)
 80013ce:	681b      	ldr	r3, [r3, #0]
 80013d0:	681a      	ldr	r2, [r3, #0]
 80013d2:	78fb      	ldrb	r3, [r7, #3]
 80013d4:	4907      	ldr	r1, [pc, #28]	@ (80013f4 <LCD_DisplayChar+0x40>)
 80013d6:	6809      	ldr	r1, [r1, #0]
 80013d8:	88c9      	ldrh	r1, [r1, #6]
 80013da:	fb01 f303 	mul.w	r3, r1, r3
 80013de:	005b      	lsls	r3, r3, #1
 80013e0:	441a      	add	r2, r3
 80013e2:	88b9      	ldrh	r1, [r7, #4]
 80013e4:	88fb      	ldrh	r3, [r7, #6]
 80013e6:	4618      	mov	r0, r3
 80013e8:	f7ff ff76 	bl	80012d8 <LCD_Draw_Char>
}
 80013ec:	bf00      	nop
 80013ee:	3708      	adds	r7, #8
 80013f0:	46bd      	mov	sp, r7
 80013f2:	bd80      	pop	{r7, pc}
 80013f4:	200001cc 	.word	0x200001cc

080013f8 <LCD_Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void LCD_Error_Handler(void)
{
 80013f8:	b480      	push	{r7}
 80013fa:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80013fc:	b672      	cpsid	i
}
 80013fe:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001400:	bf00      	nop
 8001402:	e7fd      	b.n	8001400 <LCD_Error_Handler+0x8>

08001404 <InitializeLCDTouch>:
// Touch Functionality   //

#if COMPILE_TOUCH_FUNCTIONS == 1

void InitializeLCDTouch(void)
{
 8001404:	b580      	push	{r7, lr}
 8001406:	af00      	add	r7, sp, #0
  if(STMPE811_Init() != STMPE811_State_Ok)
 8001408:	f000 fdab 	bl	8001f62 <STMPE811_Init>
 800140c:	4603      	mov	r3, r0
 800140e:	2b02      	cmp	r3, #2
 8001410:	d001      	beq.n	8001416 <InitializeLCDTouch+0x12>
  {
	 for(;;); // Hang code due to error in initialzation
 8001412:	bf00      	nop
 8001414:	e7fd      	b.n	8001412 <InitializeLCDTouch+0xe>
  }
}
 8001416:	bf00      	nop
 8001418:	bd80      	pop	{r7, pc}

0800141a <returnTouchStateAndLocation>:

STMPE811_State_t returnTouchStateAndLocation(STMPE811_TouchData * touchStruct)
{
 800141a:	b580      	push	{r7, lr}
 800141c:	b082      	sub	sp, #8
 800141e:	af00      	add	r7, sp, #0
 8001420:	6078      	str	r0, [r7, #4]
	return STMPE811_ReadTouch(touchStruct);
 8001422:	6878      	ldr	r0, [r7, #4]
 8001424:	f000 fe55 	bl	80020d2 <STMPE811_ReadTouch>
 8001428:	4603      	mov	r3, r0
}
 800142a:	4618      	mov	r0, r3
 800142c:	3708      	adds	r7, #8
 800142e:	46bd      	mov	sp, r7
 8001430:	bd80      	pop	{r7, pc}

08001432 <ili9341_Init>:
  * @brief  Power on the LCD.
  * @param  None
  * @retval None
  */
void ili9341_Init(void)
{
 8001432:	b580      	push	{r7, lr}
 8001434:	af00      	add	r7, sp, #0
  /* Initialize ILI9341 low level bus layer ----------------------------------*/
  LCD_IO_Init();
 8001436:	f000 f9ff 	bl	8001838 <LCD_IO_Init>

  /* Configure LCD */
  ili9341_Write_Reg(0xCA);
 800143a:	20ca      	movs	r0, #202	@ 0xca
 800143c:	f000 f943 	bl	80016c6 <ili9341_Write_Reg>
  ili9341_Send_Data(0xC3);				//param 1
 8001440:	20c3      	movs	r0, #195	@ 0xc3
 8001442:	f000 f94d 	bl	80016e0 <ili9341_Send_Data>
  ili9341_Send_Data(0x08);				//param 2
 8001446:	2008      	movs	r0, #8
 8001448:	f000 f94a 	bl	80016e0 <ili9341_Send_Data>
  ili9341_Send_Data(0x50);				//param 3
 800144c:	2050      	movs	r0, #80	@ 0x50
 800144e:	f000 f947 	bl	80016e0 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_POWERB); //CF
 8001452:	20cf      	movs	r0, #207	@ 0xcf
 8001454:	f000 f937 	bl	80016c6 <ili9341_Write_Reg>
  ili9341_Send_Data(0x00);				//param 1
 8001458:	2000      	movs	r0, #0
 800145a:	f000 f941 	bl	80016e0 <ili9341_Send_Data>
  ili9341_Send_Data(0xC1);				//param 2
 800145e:	20c1      	movs	r0, #193	@ 0xc1
 8001460:	f000 f93e 	bl	80016e0 <ili9341_Send_Data>
  ili9341_Send_Data(0x30);				//param 3
 8001464:	2030      	movs	r0, #48	@ 0x30
 8001466:	f000 f93b 	bl	80016e0 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_POWER_SEQ); //ED
 800146a:	20ed      	movs	r0, #237	@ 0xed
 800146c:	f000 f92b 	bl	80016c6 <ili9341_Write_Reg>
  ili9341_Send_Data(0x64);
 8001470:	2064      	movs	r0, #100	@ 0x64
 8001472:	f000 f935 	bl	80016e0 <ili9341_Send_Data>
  ili9341_Send_Data(0x03);
 8001476:	2003      	movs	r0, #3
 8001478:	f000 f932 	bl	80016e0 <ili9341_Send_Data>
  ili9341_Send_Data(0x12);
 800147c:	2012      	movs	r0, #18
 800147e:	f000 f92f 	bl	80016e0 <ili9341_Send_Data>
  ili9341_Send_Data(0x81);
 8001482:	2081      	movs	r0, #129	@ 0x81
 8001484:	f000 f92c 	bl	80016e0 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_DTCA);
 8001488:	20e8      	movs	r0, #232	@ 0xe8
 800148a:	f000 f91c 	bl	80016c6 <ili9341_Write_Reg>
  ili9341_Send_Data(0x85);
 800148e:	2085      	movs	r0, #133	@ 0x85
 8001490:	f000 f926 	bl	80016e0 <ili9341_Send_Data>
  ili9341_Send_Data(0x00);
 8001494:	2000      	movs	r0, #0
 8001496:	f000 f923 	bl	80016e0 <ili9341_Send_Data>
  ili9341_Send_Data(0x78);
 800149a:	2078      	movs	r0, #120	@ 0x78
 800149c:	f000 f920 	bl	80016e0 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_POWERA);
 80014a0:	20cb      	movs	r0, #203	@ 0xcb
 80014a2:	f000 f910 	bl	80016c6 <ili9341_Write_Reg>
  ili9341_Send_Data(0x39);
 80014a6:	2039      	movs	r0, #57	@ 0x39
 80014a8:	f000 f91a 	bl	80016e0 <ili9341_Send_Data>
  ili9341_Send_Data(0x2C);
 80014ac:	202c      	movs	r0, #44	@ 0x2c
 80014ae:	f000 f917 	bl	80016e0 <ili9341_Send_Data>
  ili9341_Send_Data(0x00);
 80014b2:	2000      	movs	r0, #0
 80014b4:	f000 f914 	bl	80016e0 <ili9341_Send_Data>
  ili9341_Send_Data(0x34);
 80014b8:	2034      	movs	r0, #52	@ 0x34
 80014ba:	f000 f911 	bl	80016e0 <ili9341_Send_Data>
  ili9341_Send_Data(0x02);
 80014be:	2002      	movs	r0, #2
 80014c0:	f000 f90e 	bl	80016e0 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_PRC);
 80014c4:	20f7      	movs	r0, #247	@ 0xf7
 80014c6:	f000 f8fe 	bl	80016c6 <ili9341_Write_Reg>
  ili9341_Send_Data(0x20);
 80014ca:	2020      	movs	r0, #32
 80014cc:	f000 f908 	bl	80016e0 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_DTCB);
 80014d0:	20ea      	movs	r0, #234	@ 0xea
 80014d2:	f000 f8f8 	bl	80016c6 <ili9341_Write_Reg>
  ili9341_Send_Data(0x00);
 80014d6:	2000      	movs	r0, #0
 80014d8:	f000 f902 	bl	80016e0 <ili9341_Send_Data>
  ili9341_Send_Data(0x00);
 80014dc:	2000      	movs	r0, #0
 80014de:	f000 f8ff 	bl	80016e0 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_FRMCTR1);
 80014e2:	20b1      	movs	r0, #177	@ 0xb1
 80014e4:	f000 f8ef 	bl	80016c6 <ili9341_Write_Reg>
  ili9341_Send_Data(0x00);
 80014e8:	2000      	movs	r0, #0
 80014ea:	f000 f8f9 	bl	80016e0 <ili9341_Send_Data>
  ili9341_Send_Data(0x1B);
 80014ee:	201b      	movs	r0, #27
 80014f0:	f000 f8f6 	bl	80016e0 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_DFC);
 80014f4:	20b6      	movs	r0, #182	@ 0xb6
 80014f6:	f000 f8e6 	bl	80016c6 <ili9341_Write_Reg>
  ili9341_Send_Data(0x0A);
 80014fa:	200a      	movs	r0, #10
 80014fc:	f000 f8f0 	bl	80016e0 <ili9341_Send_Data>
  ili9341_Send_Data(0xA2);
 8001500:	20a2      	movs	r0, #162	@ 0xa2
 8001502:	f000 f8ed 	bl	80016e0 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_POWER1);
 8001506:	20c0      	movs	r0, #192	@ 0xc0
 8001508:	f000 f8dd 	bl	80016c6 <ili9341_Write_Reg>
  ili9341_Send_Data(0x10);
 800150c:	2010      	movs	r0, #16
 800150e:	f000 f8e7 	bl	80016e0 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_POWER2);
 8001512:	20c1      	movs	r0, #193	@ 0xc1
 8001514:	f000 f8d7 	bl	80016c6 <ili9341_Write_Reg>
  ili9341_Send_Data(0x10);
 8001518:	2010      	movs	r0, #16
 800151a:	f000 f8e1 	bl	80016e0 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_VCOM1);
 800151e:	20c5      	movs	r0, #197	@ 0xc5
 8001520:	f000 f8d1 	bl	80016c6 <ili9341_Write_Reg>
  ili9341_Send_Data(0x45);
 8001524:	2045      	movs	r0, #69	@ 0x45
 8001526:	f000 f8db 	bl	80016e0 <ili9341_Send_Data>
  ili9341_Send_Data(0x15);
 800152a:	2015      	movs	r0, #21
 800152c:	f000 f8d8 	bl	80016e0 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_VCOM2);
 8001530:	20c7      	movs	r0, #199	@ 0xc7
 8001532:	f000 f8c8 	bl	80016c6 <ili9341_Write_Reg>
  ili9341_Send_Data(0x90);
 8001536:	2090      	movs	r0, #144	@ 0x90
 8001538:	f000 f8d2 	bl	80016e0 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_MAC);
 800153c:	2036      	movs	r0, #54	@ 0x36
 800153e:	f000 f8c2 	bl	80016c6 <ili9341_Write_Reg>
  ili9341_Send_Data(0xC8);
 8001542:	20c8      	movs	r0, #200	@ 0xc8
 8001544:	f000 f8cc 	bl	80016e0 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_3GAMMA_EN);
 8001548:	20f2      	movs	r0, #242	@ 0xf2
 800154a:	f000 f8bc 	bl	80016c6 <ili9341_Write_Reg>
  ili9341_Send_Data(0x00);
 800154e:	2000      	movs	r0, #0
 8001550:	f000 f8c6 	bl	80016e0 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_RGB_INTERFACE);
 8001554:	20b0      	movs	r0, #176	@ 0xb0
 8001556:	f000 f8b6 	bl	80016c6 <ili9341_Write_Reg>
  ili9341_Send_Data(0xC2);
 800155a:	20c2      	movs	r0, #194	@ 0xc2
 800155c:	f000 f8c0 	bl	80016e0 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_DFC);
 8001560:	20b6      	movs	r0, #182	@ 0xb6
 8001562:	f000 f8b0 	bl	80016c6 <ili9341_Write_Reg>
  ili9341_Send_Data(0x0A);
 8001566:	200a      	movs	r0, #10
 8001568:	f000 f8ba 	bl	80016e0 <ili9341_Send_Data>
  ili9341_Send_Data(0xA7);
 800156c:	20a7      	movs	r0, #167	@ 0xa7
 800156e:	f000 f8b7 	bl	80016e0 <ili9341_Send_Data>
  ili9341_Send_Data(0x27);
 8001572:	2027      	movs	r0, #39	@ 0x27
 8001574:	f000 f8b4 	bl	80016e0 <ili9341_Send_Data>
  ili9341_Send_Data(0x04);
 8001578:	2004      	movs	r0, #4
 800157a:	f000 f8b1 	bl	80016e0 <ili9341_Send_Data>

  /* Colomn address set */
  ili9341_Write_Reg(LCD_COLUMN_ADDR);
 800157e:	202a      	movs	r0, #42	@ 0x2a
 8001580:	f000 f8a1 	bl	80016c6 <ili9341_Write_Reg>
  ili9341_Send_Data(0x00);
 8001584:	2000      	movs	r0, #0
 8001586:	f000 f8ab 	bl	80016e0 <ili9341_Send_Data>
  ili9341_Send_Data(0x00);
 800158a:	2000      	movs	r0, #0
 800158c:	f000 f8a8 	bl	80016e0 <ili9341_Send_Data>
  ili9341_Send_Data(0x00);
 8001590:	2000      	movs	r0, #0
 8001592:	f000 f8a5 	bl	80016e0 <ili9341_Send_Data>
  ili9341_Send_Data(0xEF);
 8001596:	20ef      	movs	r0, #239	@ 0xef
 8001598:	f000 f8a2 	bl	80016e0 <ili9341_Send_Data>

  /* Page address set */
  ili9341_Write_Reg(LCD_PAGE_ADDR);
 800159c:	202b      	movs	r0, #43	@ 0x2b
 800159e:	f000 f892 	bl	80016c6 <ili9341_Write_Reg>
  ili9341_Send_Data(0x00);
 80015a2:	2000      	movs	r0, #0
 80015a4:	f000 f89c 	bl	80016e0 <ili9341_Send_Data>
  ili9341_Send_Data(0x00);
 80015a8:	2000      	movs	r0, #0
 80015aa:	f000 f899 	bl	80016e0 <ili9341_Send_Data>
  ili9341_Send_Data(0x01);
 80015ae:	2001      	movs	r0, #1
 80015b0:	f000 f896 	bl	80016e0 <ili9341_Send_Data>
  ili9341_Send_Data(0x3F);
 80015b4:	203f      	movs	r0, #63	@ 0x3f
 80015b6:	f000 f893 	bl	80016e0 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_INTERFACE);
 80015ba:	20f6      	movs	r0, #246	@ 0xf6
 80015bc:	f000 f883 	bl	80016c6 <ili9341_Write_Reg>
  ili9341_Send_Data(0x01);
 80015c0:	2001      	movs	r0, #1
 80015c2:	f000 f88d 	bl	80016e0 <ili9341_Send_Data>
  ili9341_Send_Data(0x00);
 80015c6:	2000      	movs	r0, #0
 80015c8:	f000 f88a 	bl	80016e0 <ili9341_Send_Data>
  ili9341_Send_Data(0x06);
 80015cc:	2006      	movs	r0, #6
 80015ce:	f000 f887 	bl	80016e0 <ili9341_Send_Data>

  ili9341_Write_Reg(LCD_GRAM);
 80015d2:	202c      	movs	r0, #44	@ 0x2c
 80015d4:	f000 f877 	bl	80016c6 <ili9341_Write_Reg>
  LCD_Delay(200);
 80015d8:	20c8      	movs	r0, #200	@ 0xc8
 80015da:	f000 f9e9 	bl	80019b0 <LCD_Delay>

  ili9341_Write_Reg(LCD_GAMMA);
 80015de:	2026      	movs	r0, #38	@ 0x26
 80015e0:	f000 f871 	bl	80016c6 <ili9341_Write_Reg>
  ili9341_Send_Data(0x01);
 80015e4:	2001      	movs	r0, #1
 80015e6:	f000 f87b 	bl	80016e0 <ili9341_Send_Data>

  ili9341_Write_Reg(LCD_PGAMMA);
 80015ea:	20e0      	movs	r0, #224	@ 0xe0
 80015ec:	f000 f86b 	bl	80016c6 <ili9341_Write_Reg>
  ili9341_Send_Data(0x0F);
 80015f0:	200f      	movs	r0, #15
 80015f2:	f000 f875 	bl	80016e0 <ili9341_Send_Data>
  ili9341_Send_Data(0x29);
 80015f6:	2029      	movs	r0, #41	@ 0x29
 80015f8:	f000 f872 	bl	80016e0 <ili9341_Send_Data>
  ili9341_Send_Data(0x24);
 80015fc:	2024      	movs	r0, #36	@ 0x24
 80015fe:	f000 f86f 	bl	80016e0 <ili9341_Send_Data>
  ili9341_Send_Data(0x0C);
 8001602:	200c      	movs	r0, #12
 8001604:	f000 f86c 	bl	80016e0 <ili9341_Send_Data>
  ili9341_Send_Data(0x0E);
 8001608:	200e      	movs	r0, #14
 800160a:	f000 f869 	bl	80016e0 <ili9341_Send_Data>
  ili9341_Send_Data(0x09);
 800160e:	2009      	movs	r0, #9
 8001610:	f000 f866 	bl	80016e0 <ili9341_Send_Data>
  ili9341_Send_Data(0x4E);
 8001614:	204e      	movs	r0, #78	@ 0x4e
 8001616:	f000 f863 	bl	80016e0 <ili9341_Send_Data>
  ili9341_Send_Data(0x78);
 800161a:	2078      	movs	r0, #120	@ 0x78
 800161c:	f000 f860 	bl	80016e0 <ili9341_Send_Data>
  ili9341_Send_Data(0x3C);
 8001620:	203c      	movs	r0, #60	@ 0x3c
 8001622:	f000 f85d 	bl	80016e0 <ili9341_Send_Data>
  ili9341_Send_Data(0x09);
 8001626:	2009      	movs	r0, #9
 8001628:	f000 f85a 	bl	80016e0 <ili9341_Send_Data>
  ili9341_Send_Data(0x13);
 800162c:	2013      	movs	r0, #19
 800162e:	f000 f857 	bl	80016e0 <ili9341_Send_Data>
  ili9341_Send_Data(0x05);
 8001632:	2005      	movs	r0, #5
 8001634:	f000 f854 	bl	80016e0 <ili9341_Send_Data>
  ili9341_Send_Data(0x17);
 8001638:	2017      	movs	r0, #23
 800163a:	f000 f851 	bl	80016e0 <ili9341_Send_Data>
  ili9341_Send_Data(0x11);
 800163e:	2011      	movs	r0, #17
 8001640:	f000 f84e 	bl	80016e0 <ili9341_Send_Data>
  ili9341_Send_Data(0x00);
 8001644:	2000      	movs	r0, #0
 8001646:	f000 f84b 	bl	80016e0 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_NGAMMA);
 800164a:	20e1      	movs	r0, #225	@ 0xe1
 800164c:	f000 f83b 	bl	80016c6 <ili9341_Write_Reg>
  ili9341_Send_Data(0x00);
 8001650:	2000      	movs	r0, #0
 8001652:	f000 f845 	bl	80016e0 <ili9341_Send_Data>
  ili9341_Send_Data(0x16);
 8001656:	2016      	movs	r0, #22
 8001658:	f000 f842 	bl	80016e0 <ili9341_Send_Data>
  ili9341_Send_Data(0x1B);
 800165c:	201b      	movs	r0, #27
 800165e:	f000 f83f 	bl	80016e0 <ili9341_Send_Data>
  ili9341_Send_Data(0x04);
 8001662:	2004      	movs	r0, #4
 8001664:	f000 f83c 	bl	80016e0 <ili9341_Send_Data>
  ili9341_Send_Data(0x11);
 8001668:	2011      	movs	r0, #17
 800166a:	f000 f839 	bl	80016e0 <ili9341_Send_Data>
  ili9341_Send_Data(0x07);
 800166e:	2007      	movs	r0, #7
 8001670:	f000 f836 	bl	80016e0 <ili9341_Send_Data>
  ili9341_Send_Data(0x31);
 8001674:	2031      	movs	r0, #49	@ 0x31
 8001676:	f000 f833 	bl	80016e0 <ili9341_Send_Data>
  ili9341_Send_Data(0x33);
 800167a:	2033      	movs	r0, #51	@ 0x33
 800167c:	f000 f830 	bl	80016e0 <ili9341_Send_Data>
  ili9341_Send_Data(0x42);
 8001680:	2042      	movs	r0, #66	@ 0x42
 8001682:	f000 f82d 	bl	80016e0 <ili9341_Send_Data>
  ili9341_Send_Data(0x05);
 8001686:	2005      	movs	r0, #5
 8001688:	f000 f82a 	bl	80016e0 <ili9341_Send_Data>
  ili9341_Send_Data(0x0C);
 800168c:	200c      	movs	r0, #12
 800168e:	f000 f827 	bl	80016e0 <ili9341_Send_Data>
  ili9341_Send_Data(0x0A);
 8001692:	200a      	movs	r0, #10
 8001694:	f000 f824 	bl	80016e0 <ili9341_Send_Data>
  ili9341_Send_Data(0x28);
 8001698:	2028      	movs	r0, #40	@ 0x28
 800169a:	f000 f821 	bl	80016e0 <ili9341_Send_Data>
  ili9341_Send_Data(0x2F);
 800169e:	202f      	movs	r0, #47	@ 0x2f
 80016a0:	f000 f81e 	bl	80016e0 <ili9341_Send_Data>
  ili9341_Send_Data(0x0F);
 80016a4:	200f      	movs	r0, #15
 80016a6:	f000 f81b 	bl	80016e0 <ili9341_Send_Data>

  ili9341_Write_Reg(LCD_SLEEP_OUT);
 80016aa:	2011      	movs	r0, #17
 80016ac:	f000 f80b 	bl	80016c6 <ili9341_Write_Reg>
  LCD_Delay(200);
 80016b0:	20c8      	movs	r0, #200	@ 0xc8
 80016b2:	f000 f97d 	bl	80019b0 <LCD_Delay>
  ili9341_Write_Reg(LCD_DISPLAY_ON);
 80016b6:	2029      	movs	r0, #41	@ 0x29
 80016b8:	f000 f805 	bl	80016c6 <ili9341_Write_Reg>
  /* GRAM start writing */
  ili9341_Write_Reg(LCD_GRAM);
 80016bc:	202c      	movs	r0, #44	@ 0x2c
 80016be:	f000 f802 	bl	80016c6 <ili9341_Write_Reg>
}
 80016c2:	bf00      	nop
 80016c4:	bd80      	pop	{r7, pc}

080016c6 <ili9341_Write_Reg>:
  * @brief  Writes  to the selected LCD register.
  * @param  LCD_Reg: address of the selected register.
  * @retval None
  */
void ili9341_Write_Reg(uint8_t LCD_Reg)
{
 80016c6:	b580      	push	{r7, lr}
 80016c8:	b082      	sub	sp, #8
 80016ca:	af00      	add	r7, sp, #0
 80016cc:	4603      	mov	r3, r0
 80016ce:	71fb      	strb	r3, [r7, #7]
  LCD_IO_WriteReg(LCD_Reg);
 80016d0:	79fb      	ldrb	r3, [r7, #7]
 80016d2:	4618      	mov	r0, r3
 80016d4:	f000 f94a 	bl	800196c <LCD_IO_WriteReg>
}
 80016d8:	bf00      	nop
 80016da:	3708      	adds	r7, #8
 80016dc:	46bd      	mov	sp, r7
 80016de:	bd80      	pop	{r7, pc}

080016e0 <ili9341_Send_Data>:
  * @brief  Writes data to the selected LCD register.
  * @param  LCD_Reg: address of the selected register.
  * @retval None
  */
void ili9341_Send_Data(uint16_t RegValue)
{
 80016e0:	b580      	push	{r7, lr}
 80016e2:	b082      	sub	sp, #8
 80016e4:	af00      	add	r7, sp, #0
 80016e6:	4603      	mov	r3, r0
 80016e8:	80fb      	strh	r3, [r7, #6]
  LCD_IO_WriteData(RegValue);
 80016ea:	88fb      	ldrh	r3, [r7, #6]
 80016ec:	4618      	mov	r0, r3
 80016ee:	f000 f91b 	bl	8001928 <LCD_IO_WriteData>
}
 80016f2:	bf00      	nop
 80016f4:	3708      	adds	r7, #8
 80016f6:	46bd      	mov	sp, r7
 80016f8:	bd80      	pop	{r7, pc}
	...

080016fc <SPI_Init>:

/**
  * @brief  SPI Bus initialization
  */
static void SPI_Init(void)
{
 80016fc:	b580      	push	{r7, lr}
 80016fe:	af00      	add	r7, sp, #0
  if(HAL_SPI_GetState(&SpiHandle) == HAL_SPI_STATE_RESET)
 8001700:	4819      	ldr	r0, [pc, #100]	@ (8001768 <SPI_Init+0x6c>)
 8001702:	f003 ff6c 	bl	80055de <HAL_SPI_GetState>
 8001706:	4603      	mov	r3, r0
 8001708:	2b00      	cmp	r3, #0
 800170a:	d12b      	bne.n	8001764 <SPI_Init+0x68>
  {
    /* SPI configuration -----------------------------------------------------*/
    SpiHandle.Instance = DISCOVERY_SPI;
 800170c:	4b16      	ldr	r3, [pc, #88]	@ (8001768 <SPI_Init+0x6c>)
 800170e:	4a17      	ldr	r2, [pc, #92]	@ (800176c <SPI_Init+0x70>)
 8001710:	601a      	str	r2, [r3, #0]
       to verify these constraints:
       - ILI9341 LCD SPI interface max baudrate is 10MHz for write and 6.66MHz for read
       - l3gd20 SPI interface max baudrate is 10MHz for write/read
       - PCLK2 frequency is set to 90 MHz
    */
    SpiHandle.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8001712:	4b15      	ldr	r3, [pc, #84]	@ (8001768 <SPI_Init+0x6c>)
 8001714:	2218      	movs	r2, #24
 8001716:	61da      	str	r2, [r3, #28]

    /* On STM32F429I-Discovery, LCD ID cannot be read then keep a common configuration */
    /* for LCD and GYRO (SPI_DIRECTION_2LINES) */
    /* Note: To read a register a LCD, SPI_DIRECTION_1LINE should be set */
    SpiHandle.Init.Direction      = SPI_DIRECTION_2LINES;
 8001718:	4b13      	ldr	r3, [pc, #76]	@ (8001768 <SPI_Init+0x6c>)
 800171a:	2200      	movs	r2, #0
 800171c:	609a      	str	r2, [r3, #8]
    SpiHandle.Init.CLKPhase       = SPI_PHASE_1EDGE;
 800171e:	4b12      	ldr	r3, [pc, #72]	@ (8001768 <SPI_Init+0x6c>)
 8001720:	2200      	movs	r2, #0
 8001722:	615a      	str	r2, [r3, #20]
    SpiHandle.Init.CLKPolarity    = SPI_POLARITY_LOW;
 8001724:	4b10      	ldr	r3, [pc, #64]	@ (8001768 <SPI_Init+0x6c>)
 8001726:	2200      	movs	r2, #0
 8001728:	611a      	str	r2, [r3, #16]
    SpiHandle.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLED;
 800172a:	4b0f      	ldr	r3, [pc, #60]	@ (8001768 <SPI_Init+0x6c>)
 800172c:	2200      	movs	r2, #0
 800172e:	629a      	str	r2, [r3, #40]	@ 0x28
    SpiHandle.Init.CRCPolynomial  = 7;
 8001730:	4b0d      	ldr	r3, [pc, #52]	@ (8001768 <SPI_Init+0x6c>)
 8001732:	2207      	movs	r2, #7
 8001734:	62da      	str	r2, [r3, #44]	@ 0x2c
    SpiHandle.Init.DataSize       = SPI_DATASIZE_8BIT;
 8001736:	4b0c      	ldr	r3, [pc, #48]	@ (8001768 <SPI_Init+0x6c>)
 8001738:	2200      	movs	r2, #0
 800173a:	60da      	str	r2, [r3, #12]
    SpiHandle.Init.FirstBit       = SPI_FIRSTBIT_MSB;
 800173c:	4b0a      	ldr	r3, [pc, #40]	@ (8001768 <SPI_Init+0x6c>)
 800173e:	2200      	movs	r2, #0
 8001740:	621a      	str	r2, [r3, #32]
    SpiHandle.Init.NSS            = SPI_NSS_SOFT;
 8001742:	4b09      	ldr	r3, [pc, #36]	@ (8001768 <SPI_Init+0x6c>)
 8001744:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001748:	619a      	str	r2, [r3, #24]
    SpiHandle.Init.TIMode         = SPI_TIMODE_DISABLED;
 800174a:	4b07      	ldr	r3, [pc, #28]	@ (8001768 <SPI_Init+0x6c>)
 800174c:	2200      	movs	r2, #0
 800174e:	625a      	str	r2, [r3, #36]	@ 0x24
    SpiHandle.Init.Mode           = SPI_MODE_MASTER;
 8001750:	4b05      	ldr	r3, [pc, #20]	@ (8001768 <SPI_Init+0x6c>)
 8001752:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001756:	605a      	str	r2, [r3, #4]

    SPI_MspInit(&SpiHandle);
 8001758:	4803      	ldr	r0, [pc, #12]	@ (8001768 <SPI_Init+0x6c>)
 800175a:	f000 f833 	bl	80017c4 <SPI_MspInit>
    HAL_SPI_Init(&SpiHandle);
 800175e:	4802      	ldr	r0, [pc, #8]	@ (8001768 <SPI_Init+0x6c>)
 8001760:	f003 fd48 	bl	80051f4 <HAL_SPI_Init>
  }
}
 8001764:	bf00      	nop
 8001766:	bd80      	pop	{r7, pc}
 8001768:	200259d0 	.word	0x200259d0
 800176c:	40015000 	.word	0x40015000

08001770 <SPI_Write>:
/**
  * @brief  Writes a byte to device.
  * @param  Value: value to be written
  */
static void SPI_Write(uint16_t Value)
{
 8001770:	b580      	push	{r7, lr}
 8001772:	b084      	sub	sp, #16
 8001774:	af00      	add	r7, sp, #0
 8001776:	4603      	mov	r3, r0
 8001778:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 800177a:	2300      	movs	r3, #0
 800177c:	73fb      	strb	r3, [r7, #15]

  status = HAL_SPI_Transmit(&SpiHandle, (uint8_t*) &Value, 1, SpiTimeout);
 800177e:	4b09      	ldr	r3, [pc, #36]	@ (80017a4 <SPI_Write+0x34>)
 8001780:	681b      	ldr	r3, [r3, #0]
 8001782:	1db9      	adds	r1, r7, #6
 8001784:	2201      	movs	r2, #1
 8001786:	4808      	ldr	r0, [pc, #32]	@ (80017a8 <SPI_Write+0x38>)
 8001788:	f003 fde5 	bl	8005356 <HAL_SPI_Transmit>
 800178c:	4603      	mov	r3, r0
 800178e:	73fb      	strb	r3, [r7, #15]

  /* Check the communication status */
  if(status != HAL_OK)
 8001790:	7bfb      	ldrb	r3, [r7, #15]
 8001792:	2b00      	cmp	r3, #0
 8001794:	d001      	beq.n	800179a <SPI_Write+0x2a>
  {
    /* Re-Initialize the BUS */
    SPI_Error();
 8001796:	f000 f809 	bl	80017ac <SPI_Error>
  }
}
 800179a:	bf00      	nop
 800179c:	3710      	adds	r7, #16
 800179e:	46bd      	mov	sp, r7
 80017a0:	bd80      	pop	{r7, pc}
 80017a2:	bf00      	nop
 80017a4:	20000018 	.word	0x20000018
 80017a8:	200259d0 	.word	0x200259d0

080017ac <SPI_Error>:

/**
  * @brief  SPI error treatment function.
  */
static void SPI_Error(void)
{
 80017ac:	b580      	push	{r7, lr}
 80017ae:	af00      	add	r7, sp, #0
  /* De-initialize the SPI communication BUS */
  HAL_SPI_DeInit(&SpiHandle);
 80017b0:	4803      	ldr	r0, [pc, #12]	@ (80017c0 <SPI_Error+0x14>)
 80017b2:	f003 fda8 	bl	8005306 <HAL_SPI_DeInit>

  /* Re- Initialize the SPI communication BUS */
  SPI_Init();
 80017b6:	f7ff ffa1 	bl	80016fc <SPI_Init>
}
 80017ba:	bf00      	nop
 80017bc:	bd80      	pop	{r7, pc}
 80017be:	bf00      	nop
 80017c0:	200259d0 	.word	0x200259d0

080017c4 <SPI_MspInit>:
/**
  * @brief  SPI MSP Init.
  * @param  hspi: SPI handle
  */
static void SPI_MspInit(SPI_HandleTypeDef *hspi)
{
 80017c4:	b580      	push	{r7, lr}
 80017c6:	b08a      	sub	sp, #40	@ 0x28
 80017c8:	af00      	add	r7, sp, #0
 80017ca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef   GPIO_InitStructure;

  /* Enable SPI clock */
  DISCOVERY_SPI_CLK_ENABLE();
 80017cc:	2300      	movs	r3, #0
 80017ce:	613b      	str	r3, [r7, #16]
 80017d0:	4b17      	ldr	r3, [pc, #92]	@ (8001830 <SPI_MspInit+0x6c>)
 80017d2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80017d4:	4a16      	ldr	r2, [pc, #88]	@ (8001830 <SPI_MspInit+0x6c>)
 80017d6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80017da:	6453      	str	r3, [r2, #68]	@ 0x44
 80017dc:	4b14      	ldr	r3, [pc, #80]	@ (8001830 <SPI_MspInit+0x6c>)
 80017de:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80017e0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80017e4:	613b      	str	r3, [r7, #16]
 80017e6:	693b      	ldr	r3, [r7, #16]

  /* Enable DISCOVERY_SPI GPIO clock */
  DISCOVERY_SPI_GPIO_CLK_ENABLE();
 80017e8:	2300      	movs	r3, #0
 80017ea:	60fb      	str	r3, [r7, #12]
 80017ec:	4b10      	ldr	r3, [pc, #64]	@ (8001830 <SPI_MspInit+0x6c>)
 80017ee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017f0:	4a0f      	ldr	r2, [pc, #60]	@ (8001830 <SPI_MspInit+0x6c>)
 80017f2:	f043 0320 	orr.w	r3, r3, #32
 80017f6:	6313      	str	r3, [r2, #48]	@ 0x30
 80017f8:	4b0d      	ldr	r3, [pc, #52]	@ (8001830 <SPI_MspInit+0x6c>)
 80017fa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017fc:	f003 0320 	and.w	r3, r3, #32
 8001800:	60fb      	str	r3, [r7, #12]
 8001802:	68fb      	ldr	r3, [r7, #12]

  /* configure SPI SCK, MOSI and MISO */
  GPIO_InitStructure.Pin    = (DISCOVERY_SPI_SCK_PIN | DISCOVERY_SPI_MOSI_PIN | DISCOVERY_SPI_MISO_PIN);
 8001804:	f44f 7360 	mov.w	r3, #896	@ 0x380
 8001808:	617b      	str	r3, [r7, #20]
  GPIO_InitStructure.Mode   = GPIO_MODE_AF_PP;
 800180a:	2302      	movs	r3, #2
 800180c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStructure.Pull   = GPIO_PULLDOWN;
 800180e:	2302      	movs	r3, #2
 8001810:	61fb      	str	r3, [r7, #28]
  GPIO_InitStructure.Speed  = GPIO_SPEED_MEDIUM;
 8001812:	2301      	movs	r3, #1
 8001814:	623b      	str	r3, [r7, #32]
  GPIO_InitStructure.Alternate = DISCOVERY_SPI_AF;
 8001816:	2305      	movs	r3, #5
 8001818:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(DISCOVERY_SPI_GPIO_PORT, &GPIO_InitStructure);
 800181a:	f107 0314 	add.w	r3, r7, #20
 800181e:	4619      	mov	r1, r3
 8001820:	4804      	ldr	r0, [pc, #16]	@ (8001834 <SPI_MspInit+0x70>)
 8001822:	f001 f907 	bl	8002a34 <HAL_GPIO_Init>
}
 8001826:	bf00      	nop
 8001828:	3728      	adds	r7, #40	@ 0x28
 800182a:	46bd      	mov	sp, r7
 800182c:	bd80      	pop	{r7, pc}
 800182e:	bf00      	nop
 8001830:	40023800 	.word	0x40023800
 8001834:	40021400 	.word	0x40021400

08001838 <LCD_IO_Init>:

/**
  * @brief  Configures the LCD_SPI interface.
  */
void LCD_IO_Init(void)
{
 8001838:	b580      	push	{r7, lr}
 800183a:	b088      	sub	sp, #32
 800183c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStructure;

  if(Is_LCD_IO_Initialized == 0)
 800183e:	4b36      	ldr	r3, [pc, #216]	@ (8001918 <LCD_IO_Init+0xe0>)
 8001840:	781b      	ldrb	r3, [r3, #0]
 8001842:	2b00      	cmp	r3, #0
 8001844:	d164      	bne.n	8001910 <LCD_IO_Init+0xd8>
  {
    Is_LCD_IO_Initialized = 1;
 8001846:	4b34      	ldr	r3, [pc, #208]	@ (8001918 <LCD_IO_Init+0xe0>)
 8001848:	2201      	movs	r2, #1
 800184a:	701a      	strb	r2, [r3, #0]

    /* Configure in Output Push-Pull mode */
    LCD_WRX_GPIO_CLK_ENABLE();
 800184c:	2300      	movs	r3, #0
 800184e:	60bb      	str	r3, [r7, #8]
 8001850:	4b32      	ldr	r3, [pc, #200]	@ (800191c <LCD_IO_Init+0xe4>)
 8001852:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001854:	4a31      	ldr	r2, [pc, #196]	@ (800191c <LCD_IO_Init+0xe4>)
 8001856:	f043 0308 	orr.w	r3, r3, #8
 800185a:	6313      	str	r3, [r2, #48]	@ 0x30
 800185c:	4b2f      	ldr	r3, [pc, #188]	@ (800191c <LCD_IO_Init+0xe4>)
 800185e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001860:	f003 0308 	and.w	r3, r3, #8
 8001864:	60bb      	str	r3, [r7, #8]
 8001866:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStructure.Pin     = LCD_WRX_PIN;
 8001868:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800186c:	60fb      	str	r3, [r7, #12]
    GPIO_InitStructure.Mode    = GPIO_MODE_OUTPUT_PP;
 800186e:	2301      	movs	r3, #1
 8001870:	613b      	str	r3, [r7, #16]
    GPIO_InitStructure.Pull    = GPIO_NOPULL;
 8001872:	2300      	movs	r3, #0
 8001874:	617b      	str	r3, [r7, #20]
    GPIO_InitStructure.Speed   = GPIO_SPEED_FAST;
 8001876:	2302      	movs	r3, #2
 8001878:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(LCD_WRX_GPIO_PORT, &GPIO_InitStructure);
 800187a:	f107 030c 	add.w	r3, r7, #12
 800187e:	4619      	mov	r1, r3
 8001880:	4827      	ldr	r0, [pc, #156]	@ (8001920 <LCD_IO_Init+0xe8>)
 8001882:	f001 f8d7 	bl	8002a34 <HAL_GPIO_Init>

    LCD_RDX_GPIO_CLK_ENABLE();
 8001886:	2300      	movs	r3, #0
 8001888:	607b      	str	r3, [r7, #4]
 800188a:	4b24      	ldr	r3, [pc, #144]	@ (800191c <LCD_IO_Init+0xe4>)
 800188c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800188e:	4a23      	ldr	r2, [pc, #140]	@ (800191c <LCD_IO_Init+0xe4>)
 8001890:	f043 0308 	orr.w	r3, r3, #8
 8001894:	6313      	str	r3, [r2, #48]	@ 0x30
 8001896:	4b21      	ldr	r3, [pc, #132]	@ (800191c <LCD_IO_Init+0xe4>)
 8001898:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800189a:	f003 0308 	and.w	r3, r3, #8
 800189e:	607b      	str	r3, [r7, #4]
 80018a0:	687b      	ldr	r3, [r7, #4]
    GPIO_InitStructure.Pin     = LCD_RDX_PIN;
 80018a2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80018a6:	60fb      	str	r3, [r7, #12]
    GPIO_InitStructure.Mode    = GPIO_MODE_OUTPUT_PP;
 80018a8:	2301      	movs	r3, #1
 80018aa:	613b      	str	r3, [r7, #16]
    GPIO_InitStructure.Pull    = GPIO_NOPULL;
 80018ac:	2300      	movs	r3, #0
 80018ae:	617b      	str	r3, [r7, #20]
    GPIO_InitStructure.Speed   = GPIO_SPEED_FAST;
 80018b0:	2302      	movs	r3, #2
 80018b2:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(LCD_RDX_GPIO_PORT, &GPIO_InitStructure);
 80018b4:	f107 030c 	add.w	r3, r7, #12
 80018b8:	4619      	mov	r1, r3
 80018ba:	4819      	ldr	r0, [pc, #100]	@ (8001920 <LCD_IO_Init+0xe8>)
 80018bc:	f001 f8ba 	bl	8002a34 <HAL_GPIO_Init>

    /* Configure the LCD Control pins ----------------------------------------*/
    LCD_NCS_GPIO_CLK_ENABLE();
 80018c0:	2300      	movs	r3, #0
 80018c2:	603b      	str	r3, [r7, #0]
 80018c4:	4b15      	ldr	r3, [pc, #84]	@ (800191c <LCD_IO_Init+0xe4>)
 80018c6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018c8:	4a14      	ldr	r2, [pc, #80]	@ (800191c <LCD_IO_Init+0xe4>)
 80018ca:	f043 0304 	orr.w	r3, r3, #4
 80018ce:	6313      	str	r3, [r2, #48]	@ 0x30
 80018d0:	4b12      	ldr	r3, [pc, #72]	@ (800191c <LCD_IO_Init+0xe4>)
 80018d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018d4:	f003 0304 	and.w	r3, r3, #4
 80018d8:	603b      	str	r3, [r7, #0]
 80018da:	683b      	ldr	r3, [r7, #0]

    /* Configure NCS in Output Push-Pull mode */
    GPIO_InitStructure.Pin     = LCD_NCS_PIN;
 80018dc:	2304      	movs	r3, #4
 80018de:	60fb      	str	r3, [r7, #12]
    GPIO_InitStructure.Mode    = GPIO_MODE_OUTPUT_PP;
 80018e0:	2301      	movs	r3, #1
 80018e2:	613b      	str	r3, [r7, #16]
    GPIO_InitStructure.Pull    = GPIO_NOPULL;
 80018e4:	2300      	movs	r3, #0
 80018e6:	617b      	str	r3, [r7, #20]
    GPIO_InitStructure.Speed   = GPIO_SPEED_FAST;
 80018e8:	2302      	movs	r3, #2
 80018ea:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(LCD_NCS_GPIO_PORT, &GPIO_InitStructure);
 80018ec:	f107 030c 	add.w	r3, r7, #12
 80018f0:	4619      	mov	r1, r3
 80018f2:	480c      	ldr	r0, [pc, #48]	@ (8001924 <LCD_IO_Init+0xec>)
 80018f4:	f001 f89e 	bl	8002a34 <HAL_GPIO_Init>

    /* Set or Reset the control line */
    LCD_CS_LOW();
 80018f8:	2200      	movs	r2, #0
 80018fa:	2104      	movs	r1, #4
 80018fc:	4809      	ldr	r0, [pc, #36]	@ (8001924 <LCD_IO_Init+0xec>)
 80018fe:	f001 fb51 	bl	8002fa4 <HAL_GPIO_WritePin>
    LCD_CS_HIGH();
 8001902:	2201      	movs	r2, #1
 8001904:	2104      	movs	r1, #4
 8001906:	4807      	ldr	r0, [pc, #28]	@ (8001924 <LCD_IO_Init+0xec>)
 8001908:	f001 fb4c 	bl	8002fa4 <HAL_GPIO_WritePin>

    SPI_Init();
 800190c:	f7ff fef6 	bl	80016fc <SPI_Init>
  }
}
 8001910:	bf00      	nop
 8001912:	3720      	adds	r7, #32
 8001914:	46bd      	mov	sp, r7
 8001916:	bd80      	pop	{r7, pc}
 8001918:	20025a28 	.word	0x20025a28
 800191c:	40023800 	.word	0x40023800
 8001920:	40020c00 	.word	0x40020c00
 8001924:	40020800 	.word	0x40020800

08001928 <LCD_IO_WriteData>:

/**
  * @brief  Writes register value.
  */
void LCD_IO_WriteData(uint16_t RegValue)
{
 8001928:	b580      	push	{r7, lr}
 800192a:	b082      	sub	sp, #8
 800192c:	af00      	add	r7, sp, #0
 800192e:	4603      	mov	r3, r0
 8001930:	80fb      	strh	r3, [r7, #6]
  /* Set WRX to send data */
  LCD_WRX_HIGH();
 8001932:	2201      	movs	r2, #1
 8001934:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001938:	480a      	ldr	r0, [pc, #40]	@ (8001964 <LCD_IO_WriteData+0x3c>)
 800193a:	f001 fb33 	bl	8002fa4 <HAL_GPIO_WritePin>

  /* Reset LCD control line(/CS) and Send data */
  LCD_CS_LOW();
 800193e:	2200      	movs	r2, #0
 8001940:	2104      	movs	r1, #4
 8001942:	4809      	ldr	r0, [pc, #36]	@ (8001968 <LCD_IO_WriteData+0x40>)
 8001944:	f001 fb2e 	bl	8002fa4 <HAL_GPIO_WritePin>
  SPI_Write(RegValue);
 8001948:	88fb      	ldrh	r3, [r7, #6]
 800194a:	4618      	mov	r0, r3
 800194c:	f7ff ff10 	bl	8001770 <SPI_Write>

  /* Deselect: Chip Select high */
  LCD_CS_HIGH();
 8001950:	2201      	movs	r2, #1
 8001952:	2104      	movs	r1, #4
 8001954:	4804      	ldr	r0, [pc, #16]	@ (8001968 <LCD_IO_WriteData+0x40>)
 8001956:	f001 fb25 	bl	8002fa4 <HAL_GPIO_WritePin>
}
 800195a:	bf00      	nop
 800195c:	3708      	adds	r7, #8
 800195e:	46bd      	mov	sp, r7
 8001960:	bd80      	pop	{r7, pc}
 8001962:	bf00      	nop
 8001964:	40020c00 	.word	0x40020c00
 8001968:	40020800 	.word	0x40020800

0800196c <LCD_IO_WriteReg>:

/**
  * @brief  Writes register address.
  */
void LCD_IO_WriteReg(uint8_t Reg)
{
 800196c:	b580      	push	{r7, lr}
 800196e:	b082      	sub	sp, #8
 8001970:	af00      	add	r7, sp, #0
 8001972:	4603      	mov	r3, r0
 8001974:	71fb      	strb	r3, [r7, #7]
  /* Reset WRX to send command */
  LCD_WRX_LOW();
 8001976:	2200      	movs	r2, #0
 8001978:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800197c:	480a      	ldr	r0, [pc, #40]	@ (80019a8 <LCD_IO_WriteReg+0x3c>)
 800197e:	f001 fb11 	bl	8002fa4 <HAL_GPIO_WritePin>

  /* Reset LCD control line(/CS) and Send command */
  LCD_CS_LOW();
 8001982:	2200      	movs	r2, #0
 8001984:	2104      	movs	r1, #4
 8001986:	4809      	ldr	r0, [pc, #36]	@ (80019ac <LCD_IO_WriteReg+0x40>)
 8001988:	f001 fb0c 	bl	8002fa4 <HAL_GPIO_WritePin>
  SPI_Write(Reg);
 800198c:	79fb      	ldrb	r3, [r7, #7]
 800198e:	b29b      	uxth	r3, r3
 8001990:	4618      	mov	r0, r3
 8001992:	f7ff feed 	bl	8001770 <SPI_Write>

  /* Deselect: Chip Select high */
  LCD_CS_HIGH();
 8001996:	2201      	movs	r2, #1
 8001998:	2104      	movs	r1, #4
 800199a:	4804      	ldr	r0, [pc, #16]	@ (80019ac <LCD_IO_WriteReg+0x40>)
 800199c:	f001 fb02 	bl	8002fa4 <HAL_GPIO_WritePin>
}
 80019a0:	bf00      	nop
 80019a2:	3708      	adds	r7, #8
 80019a4:	46bd      	mov	sp, r7
 80019a6:	bd80      	pop	{r7, pc}
 80019a8:	40020c00 	.word	0x40020c00
 80019ac:	40020800 	.word	0x40020800

080019b0 <LCD_Delay>:
/**
  * @brief  Wait for loop in ms.
  * @param  Delay in ms.
  */
void LCD_Delay(uint32_t Delay)
{
 80019b0:	b580      	push	{r7, lr}
 80019b2:	b082      	sub	sp, #8
 80019b4:	af00      	add	r7, sp, #0
 80019b6:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 80019b8:	6878      	ldr	r0, [r7, #4]
 80019ba:	f000 fed3 	bl	8002764 <HAL_Delay>
}
 80019be:	bf00      	nop
 80019c0:	3708      	adds	r7, #8
 80019c2:	46bd      	mov	sp, r7
 80019c4:	bd80      	pop	{r7, pc}

080019c6 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80019c6:	b580      	push	{r7, lr}
 80019c8:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80019ca:	f000 fe59 	bl	8002680 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80019ce:	f000 f809 	bl	80019e4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* USER CODE BEGIN 2 */
  ApplicationInit(); // Initializes the LCD functionality
 80019d2:	f7fe fda1 	bl	8000518 <ApplicationInit>
  HAL_Delay(5000);
 80019d6:	f241 3088 	movw	r0, #5000	@ 0x1388
 80019da:	f000 fec3 	bl	8002764 <HAL_Delay>
  /* USER CODE END 2 */
  
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80019de:	bf00      	nop
 80019e0:	e7fd      	b.n	80019de <main+0x18>
	...

080019e4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80019e4:	b580      	push	{r7, lr}
 80019e6:	b094      	sub	sp, #80	@ 0x50
 80019e8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80019ea:	f107 0320 	add.w	r3, r7, #32
 80019ee:	2230      	movs	r2, #48	@ 0x30
 80019f0:	2100      	movs	r1, #0
 80019f2:	4618      	mov	r0, r3
 80019f4:	f003 fede 	bl	80057b4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80019f8:	f107 030c 	add.w	r3, r7, #12
 80019fc:	2200      	movs	r2, #0
 80019fe:	601a      	str	r2, [r3, #0]
 8001a00:	605a      	str	r2, [r3, #4]
 8001a02:	609a      	str	r2, [r3, #8]
 8001a04:	60da      	str	r2, [r3, #12]
 8001a06:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001a08:	2300      	movs	r3, #0
 8001a0a:	60bb      	str	r3, [r7, #8]
 8001a0c:	4b28      	ldr	r3, [pc, #160]	@ (8001ab0 <SystemClock_Config+0xcc>)
 8001a0e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a10:	4a27      	ldr	r2, [pc, #156]	@ (8001ab0 <SystemClock_Config+0xcc>)
 8001a12:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001a16:	6413      	str	r3, [r2, #64]	@ 0x40
 8001a18:	4b25      	ldr	r3, [pc, #148]	@ (8001ab0 <SystemClock_Config+0xcc>)
 8001a1a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a1c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001a20:	60bb      	str	r3, [r7, #8]
 8001a22:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001a24:	2300      	movs	r3, #0
 8001a26:	607b      	str	r3, [r7, #4]
 8001a28:	4b22      	ldr	r3, [pc, #136]	@ (8001ab4 <SystemClock_Config+0xd0>)
 8001a2a:	681b      	ldr	r3, [r3, #0]
 8001a2c:	4a21      	ldr	r2, [pc, #132]	@ (8001ab4 <SystemClock_Config+0xd0>)
 8001a2e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001a32:	6013      	str	r3, [r2, #0]
 8001a34:	4b1f      	ldr	r3, [pc, #124]	@ (8001ab4 <SystemClock_Config+0xd0>)
 8001a36:	681b      	ldr	r3, [r3, #0]
 8001a38:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001a3c:	607b      	str	r3, [r7, #4]
 8001a3e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001a40:	2301      	movs	r3, #1
 8001a42:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001a44:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001a48:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001a4a:	2302      	movs	r3, #2
 8001a4c:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001a4e:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8001a52:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001a54:	2308      	movs	r3, #8
 8001a56:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8001a58:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8001a5c:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001a5e:	2302      	movs	r3, #2
 8001a60:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8001a62:	2307      	movs	r3, #7
 8001a64:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001a66:	f107 0320 	add.w	r3, r7, #32
 8001a6a:	4618      	mov	r0, r3
 8001a6c:	f002 fd7e 	bl	800456c <HAL_RCC_OscConfig>
 8001a70:	4603      	mov	r3, r0
 8001a72:	2b00      	cmp	r3, #0
 8001a74:	d001      	beq.n	8001a7a <SystemClock_Config+0x96>
  {
    Error_Handler();
 8001a76:	f000 f81f 	bl	8001ab8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001a7a:	230f      	movs	r3, #15
 8001a7c:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001a7e:	2302      	movs	r3, #2
 8001a80:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001a82:	2300      	movs	r3, #0
 8001a84:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001a86:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8001a8a:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001a8c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001a90:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001a92:	f107 030c 	add.w	r3, r7, #12
 8001a96:	2105      	movs	r1, #5
 8001a98:	4618      	mov	r0, r3
 8001a9a:	f002 ffdf 	bl	8004a5c <HAL_RCC_ClockConfig>
 8001a9e:	4603      	mov	r3, r0
 8001aa0:	2b00      	cmp	r3, #0
 8001aa2:	d001      	beq.n	8001aa8 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8001aa4:	f000 f808 	bl	8001ab8 <Error_Handler>
  }
}
 8001aa8:	bf00      	nop
 8001aaa:	3750      	adds	r7, #80	@ 0x50
 8001aac:	46bd      	mov	sp, r7
 8001aae:	bd80      	pop	{r7, pc}
 8001ab0:	40023800 	.word	0x40023800
 8001ab4:	40007000 	.word	0x40007000

08001ab8 <Error_Handler>:


void Error_Handler(void)
{
 8001ab8:	b480      	push	{r7}
 8001aba:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8001abc:	b672      	cpsid	i
}
 8001abe:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001ac0:	bf00      	nop
 8001ac2:	e7fd      	b.n	8001ac0 <Error_Handler+0x8>

08001ac4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001ac4:	b580      	push	{r7, lr}
 8001ac6:	b082      	sub	sp, #8
 8001ac8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001aca:	2300      	movs	r3, #0
 8001acc:	607b      	str	r3, [r7, #4]
 8001ace:	4b10      	ldr	r3, [pc, #64]	@ (8001b10 <HAL_MspInit+0x4c>)
 8001ad0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ad2:	4a0f      	ldr	r2, [pc, #60]	@ (8001b10 <HAL_MspInit+0x4c>)
 8001ad4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001ad8:	6453      	str	r3, [r2, #68]	@ 0x44
 8001ada:	4b0d      	ldr	r3, [pc, #52]	@ (8001b10 <HAL_MspInit+0x4c>)
 8001adc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ade:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001ae2:	607b      	str	r3, [r7, #4]
 8001ae4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001ae6:	2300      	movs	r3, #0
 8001ae8:	603b      	str	r3, [r7, #0]
 8001aea:	4b09      	ldr	r3, [pc, #36]	@ (8001b10 <HAL_MspInit+0x4c>)
 8001aec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001aee:	4a08      	ldr	r2, [pc, #32]	@ (8001b10 <HAL_MspInit+0x4c>)
 8001af0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001af4:	6413      	str	r3, [r2, #64]	@ 0x40
 8001af6:	4b06      	ldr	r3, [pc, #24]	@ (8001b10 <HAL_MspInit+0x4c>)
 8001af8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001afa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001afe:	603b      	str	r3, [r7, #0]
 8001b00:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8001b02:	2007      	movs	r0, #7
 8001b04:	f000 ff46 	bl	8002994 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001b08:	bf00      	nop
 8001b0a:	3708      	adds	r7, #8
 8001b0c:	46bd      	mov	sp, r7
 8001b0e:	bd80      	pop	{r7, pc}
 8001b10:	40023800 	.word	0x40023800

08001b14 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001b14:	b580      	push	{r7, lr}
 8001b16:	b08a      	sub	sp, #40	@ 0x28
 8001b18:	af00      	add	r7, sp, #0
 8001b1a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b1c:	f107 0314 	add.w	r3, r7, #20
 8001b20:	2200      	movs	r2, #0
 8001b22:	601a      	str	r2, [r3, #0]
 8001b24:	605a      	str	r2, [r3, #4]
 8001b26:	609a      	str	r2, [r3, #8]
 8001b28:	60da      	str	r2, [r3, #12]
 8001b2a:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C3)
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	681b      	ldr	r3, [r3, #0]
 8001b30:	4a29      	ldr	r2, [pc, #164]	@ (8001bd8 <HAL_I2C_MspInit+0xc4>)
 8001b32:	4293      	cmp	r3, r2
 8001b34:	d14b      	bne.n	8001bce <HAL_I2C_MspInit+0xba>
  {
  /* USER CODE BEGIN I2C3_MspInit 0 */

  /* USER CODE END I2C3_MspInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001b36:	2300      	movs	r3, #0
 8001b38:	613b      	str	r3, [r7, #16]
 8001b3a:	4b28      	ldr	r3, [pc, #160]	@ (8001bdc <HAL_I2C_MspInit+0xc8>)
 8001b3c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b3e:	4a27      	ldr	r2, [pc, #156]	@ (8001bdc <HAL_I2C_MspInit+0xc8>)
 8001b40:	f043 0304 	orr.w	r3, r3, #4
 8001b44:	6313      	str	r3, [r2, #48]	@ 0x30
 8001b46:	4b25      	ldr	r3, [pc, #148]	@ (8001bdc <HAL_I2C_MspInit+0xc8>)
 8001b48:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b4a:	f003 0304 	and.w	r3, r3, #4
 8001b4e:	613b      	str	r3, [r7, #16]
 8001b50:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b52:	2300      	movs	r3, #0
 8001b54:	60fb      	str	r3, [r7, #12]
 8001b56:	4b21      	ldr	r3, [pc, #132]	@ (8001bdc <HAL_I2C_MspInit+0xc8>)
 8001b58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b5a:	4a20      	ldr	r2, [pc, #128]	@ (8001bdc <HAL_I2C_MspInit+0xc8>)
 8001b5c:	f043 0301 	orr.w	r3, r3, #1
 8001b60:	6313      	str	r3, [r2, #48]	@ 0x30
 8001b62:	4b1e      	ldr	r3, [pc, #120]	@ (8001bdc <HAL_I2C_MspInit+0xc8>)
 8001b64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b66:	f003 0301 	and.w	r3, r3, #1
 8001b6a:	60fb      	str	r3, [r7, #12]
 8001b6c:	68fb      	ldr	r3, [r7, #12]
    /**I2C3 GPIO Configuration
    PC9     ------> I2C3_SDA
    PA8     ------> I2C3_SCL
    */
    GPIO_InitStruct.Pin = I2C3_SDA_Pin;
 8001b6e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001b72:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001b74:	2312      	movs	r3, #18
 8001b76:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b78:	2300      	movs	r3, #0
 8001b7a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b7c:	2300      	movs	r3, #0
 8001b7e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8001b80:	2304      	movs	r3, #4
 8001b82:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(I2C3_SDA_GPIO_Port, &GPIO_InitStruct);
 8001b84:	f107 0314 	add.w	r3, r7, #20
 8001b88:	4619      	mov	r1, r3
 8001b8a:	4815      	ldr	r0, [pc, #84]	@ (8001be0 <HAL_I2C_MspInit+0xcc>)
 8001b8c:	f000 ff52 	bl	8002a34 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = I2C3_SCL_Pin;
 8001b90:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001b94:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001b96:	2312      	movs	r3, #18
 8001b98:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b9a:	2300      	movs	r3, #0
 8001b9c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b9e:	2300      	movs	r3, #0
 8001ba0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8001ba2:	2304      	movs	r3, #4
 8001ba4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(I2C3_SCL_GPIO_Port, &GPIO_InitStruct);
 8001ba6:	f107 0314 	add.w	r3, r7, #20
 8001baa:	4619      	mov	r1, r3
 8001bac:	480d      	ldr	r0, [pc, #52]	@ (8001be4 <HAL_I2C_MspInit+0xd0>)
 8001bae:	f000 ff41 	bl	8002a34 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C3_CLK_ENABLE();
 8001bb2:	2300      	movs	r3, #0
 8001bb4:	60bb      	str	r3, [r7, #8]
 8001bb6:	4b09      	ldr	r3, [pc, #36]	@ (8001bdc <HAL_I2C_MspInit+0xc8>)
 8001bb8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001bba:	4a08      	ldr	r2, [pc, #32]	@ (8001bdc <HAL_I2C_MspInit+0xc8>)
 8001bbc:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8001bc0:	6413      	str	r3, [r2, #64]	@ 0x40
 8001bc2:	4b06      	ldr	r3, [pc, #24]	@ (8001bdc <HAL_I2C_MspInit+0xc8>)
 8001bc4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001bc6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8001bca:	60bb      	str	r3, [r7, #8]
 8001bcc:	68bb      	ldr	r3, [r7, #8]

  /* USER CODE END I2C3_MspInit 1 */

  }

}
 8001bce:	bf00      	nop
 8001bd0:	3728      	adds	r7, #40	@ 0x28
 8001bd2:	46bd      	mov	sp, r7
 8001bd4:	bd80      	pop	{r7, pc}
 8001bd6:	bf00      	nop
 8001bd8:	40005c00 	.word	0x40005c00
 8001bdc:	40023800 	.word	0x40023800
 8001be0:	40020800 	.word	0x40020800
 8001be4:	40020000 	.word	0x40020000

08001be8 <HAL_LTDC_MspInit>:
* This function configures the hardware resources used in this example
* @param hltdc: LTDC handle pointer
* @retval None
*/
void HAL_LTDC_MspInit(LTDC_HandleTypeDef* hltdc)
{
 8001be8:	b580      	push	{r7, lr}
 8001bea:	b09a      	sub	sp, #104	@ 0x68
 8001bec:	af00      	add	r7, sp, #0
 8001bee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001bf0:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001bf4:	2200      	movs	r2, #0
 8001bf6:	601a      	str	r2, [r3, #0]
 8001bf8:	605a      	str	r2, [r3, #4]
 8001bfa:	609a      	str	r2, [r3, #8]
 8001bfc:	60da      	str	r2, [r3, #12]
 8001bfe:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001c00:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001c04:	2230      	movs	r2, #48	@ 0x30
 8001c06:	2100      	movs	r1, #0
 8001c08:	4618      	mov	r0, r3
 8001c0a:	f003 fdd3 	bl	80057b4 <memset>
  if(hltdc->Instance==LTDC)
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	681b      	ldr	r3, [r3, #0]
 8001c12:	4a81      	ldr	r2, [pc, #516]	@ (8001e18 <HAL_LTDC_MspInit+0x230>)
 8001c14:	4293      	cmp	r3, r2
 8001c16:	f040 80fb 	bne.w	8001e10 <HAL_LTDC_MspInit+0x228>

  /* USER CODE END LTDC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC;
 8001c1a:	2308      	movs	r3, #8
 8001c1c:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInitStruct.PLLSAI.PLLSAIN = 200;
 8001c1e:	23c8      	movs	r3, #200	@ 0xc8
 8001c20:	637b      	str	r3, [r7, #52]	@ 0x34
    PeriphClkInitStruct.PLLSAI.PLLSAIR = 2;
 8001c22:	2302      	movs	r3, #2
 8001c24:	63fb      	str	r3, [r7, #60]	@ 0x3c
    PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_16;
 8001c26:	f44f 3340 	mov.w	r3, #196608	@ 0x30000
 8001c2a:	64bb      	str	r3, [r7, #72]	@ 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001c2c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001c30:	4618      	mov	r0, r3
 8001c32:	f003 f91f 	bl	8004e74 <HAL_RCCEx_PeriphCLKConfig>
 8001c36:	4603      	mov	r3, r0
 8001c38:	2b00      	cmp	r3, #0
 8001c3a:	d001      	beq.n	8001c40 <HAL_LTDC_MspInit+0x58>
    {
      Error_Handler();
 8001c3c:	f7ff ff3c 	bl	8001ab8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LTDC_CLK_ENABLE();
 8001c40:	2300      	movs	r3, #0
 8001c42:	623b      	str	r3, [r7, #32]
 8001c44:	4b75      	ldr	r3, [pc, #468]	@ (8001e1c <HAL_LTDC_MspInit+0x234>)
 8001c46:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c48:	4a74      	ldr	r2, [pc, #464]	@ (8001e1c <HAL_LTDC_MspInit+0x234>)
 8001c4a:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8001c4e:	6453      	str	r3, [r2, #68]	@ 0x44
 8001c50:	4b72      	ldr	r3, [pc, #456]	@ (8001e1c <HAL_LTDC_MspInit+0x234>)
 8001c52:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c54:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8001c58:	623b      	str	r3, [r7, #32]
 8001c5a:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 8001c5c:	2300      	movs	r3, #0
 8001c5e:	61fb      	str	r3, [r7, #28]
 8001c60:	4b6e      	ldr	r3, [pc, #440]	@ (8001e1c <HAL_LTDC_MspInit+0x234>)
 8001c62:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c64:	4a6d      	ldr	r2, [pc, #436]	@ (8001e1c <HAL_LTDC_MspInit+0x234>)
 8001c66:	f043 0320 	orr.w	r3, r3, #32
 8001c6a:	6313      	str	r3, [r2, #48]	@ 0x30
 8001c6c:	4b6b      	ldr	r3, [pc, #428]	@ (8001e1c <HAL_LTDC_MspInit+0x234>)
 8001c6e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c70:	f003 0320 	and.w	r3, r3, #32
 8001c74:	61fb      	str	r3, [r7, #28]
 8001c76:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c78:	2300      	movs	r3, #0
 8001c7a:	61bb      	str	r3, [r7, #24]
 8001c7c:	4b67      	ldr	r3, [pc, #412]	@ (8001e1c <HAL_LTDC_MspInit+0x234>)
 8001c7e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c80:	4a66      	ldr	r2, [pc, #408]	@ (8001e1c <HAL_LTDC_MspInit+0x234>)
 8001c82:	f043 0301 	orr.w	r3, r3, #1
 8001c86:	6313      	str	r3, [r2, #48]	@ 0x30
 8001c88:	4b64      	ldr	r3, [pc, #400]	@ (8001e1c <HAL_LTDC_MspInit+0x234>)
 8001c8a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c8c:	f003 0301 	and.w	r3, r3, #1
 8001c90:	61bb      	str	r3, [r7, #24]
 8001c92:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001c94:	2300      	movs	r3, #0
 8001c96:	617b      	str	r3, [r7, #20]
 8001c98:	4b60      	ldr	r3, [pc, #384]	@ (8001e1c <HAL_LTDC_MspInit+0x234>)
 8001c9a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c9c:	4a5f      	ldr	r2, [pc, #380]	@ (8001e1c <HAL_LTDC_MspInit+0x234>)
 8001c9e:	f043 0302 	orr.w	r3, r3, #2
 8001ca2:	6313      	str	r3, [r2, #48]	@ 0x30
 8001ca4:	4b5d      	ldr	r3, [pc, #372]	@ (8001e1c <HAL_LTDC_MspInit+0x234>)
 8001ca6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ca8:	f003 0302 	and.w	r3, r3, #2
 8001cac:	617b      	str	r3, [r7, #20]
 8001cae:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8001cb0:	2300      	movs	r3, #0
 8001cb2:	613b      	str	r3, [r7, #16]
 8001cb4:	4b59      	ldr	r3, [pc, #356]	@ (8001e1c <HAL_LTDC_MspInit+0x234>)
 8001cb6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cb8:	4a58      	ldr	r2, [pc, #352]	@ (8001e1c <HAL_LTDC_MspInit+0x234>)
 8001cba:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001cbe:	6313      	str	r3, [r2, #48]	@ 0x30
 8001cc0:	4b56      	ldr	r3, [pc, #344]	@ (8001e1c <HAL_LTDC_MspInit+0x234>)
 8001cc2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cc4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001cc8:	613b      	str	r3, [r7, #16]
 8001cca:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001ccc:	2300      	movs	r3, #0
 8001cce:	60fb      	str	r3, [r7, #12]
 8001cd0:	4b52      	ldr	r3, [pc, #328]	@ (8001e1c <HAL_LTDC_MspInit+0x234>)
 8001cd2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cd4:	4a51      	ldr	r2, [pc, #324]	@ (8001e1c <HAL_LTDC_MspInit+0x234>)
 8001cd6:	f043 0304 	orr.w	r3, r3, #4
 8001cda:	6313      	str	r3, [r2, #48]	@ 0x30
 8001cdc:	4b4f      	ldr	r3, [pc, #316]	@ (8001e1c <HAL_LTDC_MspInit+0x234>)
 8001cde:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ce0:	f003 0304 	and.w	r3, r3, #4
 8001ce4:	60fb      	str	r3, [r7, #12]
 8001ce6:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001ce8:	2300      	movs	r3, #0
 8001cea:	60bb      	str	r3, [r7, #8]
 8001cec:	4b4b      	ldr	r3, [pc, #300]	@ (8001e1c <HAL_LTDC_MspInit+0x234>)
 8001cee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cf0:	4a4a      	ldr	r2, [pc, #296]	@ (8001e1c <HAL_LTDC_MspInit+0x234>)
 8001cf2:	f043 0308 	orr.w	r3, r3, #8
 8001cf6:	6313      	str	r3, [r2, #48]	@ 0x30
 8001cf8:	4b48      	ldr	r3, [pc, #288]	@ (8001e1c <HAL_LTDC_MspInit+0x234>)
 8001cfa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cfc:	f003 0308 	and.w	r3, r3, #8
 8001d00:	60bb      	str	r3, [r7, #8]
 8001d02:	68bb      	ldr	r3, [r7, #8]
    PG11     ------> LTDC_B3
    PG12     ------> LTDC_B4
    PB8     ------> LTDC_B6
    PB9     ------> LTDC_B7
    */
    GPIO_InitStruct.Pin = ENABLE_Pin;
 8001d04:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001d08:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d0a:	2302      	movs	r3, #2
 8001d0c:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d0e:	2300      	movs	r3, #0
 8001d10:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d12:	2300      	movs	r3, #0
 8001d14:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8001d16:	230e      	movs	r3, #14
 8001d18:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(ENABLE_GPIO_Port, &GPIO_InitStruct);
 8001d1a:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001d1e:	4619      	mov	r1, r3
 8001d20:	483f      	ldr	r0, [pc, #252]	@ (8001e20 <HAL_LTDC_MspInit+0x238>)
 8001d22:	f000 fe87 	bl	8002a34 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = B5_Pin|VSYNC_Pin|G2_Pin|R4_Pin
 8001d26:	f641 0358 	movw	r3, #6232	@ 0x1858
 8001d2a:	657b      	str	r3, [r7, #84]	@ 0x54
                          |R5_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d2c:	2302      	movs	r3, #2
 8001d2e:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d30:	2300      	movs	r3, #0
 8001d32:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d34:	2300      	movs	r3, #0
 8001d36:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8001d38:	230e      	movs	r3, #14
 8001d3a:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d3c:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001d40:	4619      	mov	r1, r3
 8001d42:	4838      	ldr	r0, [pc, #224]	@ (8001e24 <HAL_LTDC_MspInit+0x23c>)
 8001d44:	f000 fe76 	bl	8002a34 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = R3_Pin|R6_Pin;
 8001d48:	2303      	movs	r3, #3
 8001d4a:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d4c:	2302      	movs	r3, #2
 8001d4e:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d50:	2300      	movs	r3, #0
 8001d52:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d54:	2300      	movs	r3, #0
 8001d56:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 8001d58:	2309      	movs	r3, #9
 8001d5a:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d5c:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001d60:	4619      	mov	r1, r3
 8001d62:	4831      	ldr	r0, [pc, #196]	@ (8001e28 <HAL_LTDC_MspInit+0x240>)
 8001d64:	f000 fe66 	bl	8002a34 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = G4_Pin|G5_Pin|B6_Pin|B7_Pin;
 8001d68:	f44f 6370 	mov.w	r3, #3840	@ 0xf00
 8001d6c:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d6e:	2302      	movs	r3, #2
 8001d70:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d72:	2300      	movs	r3, #0
 8001d74:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d76:	2300      	movs	r3, #0
 8001d78:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8001d7a:	230e      	movs	r3, #14
 8001d7c:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d7e:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001d82:	4619      	mov	r1, r3
 8001d84:	4828      	ldr	r0, [pc, #160]	@ (8001e28 <HAL_LTDC_MspInit+0x240>)
 8001d86:	f000 fe55 	bl	8002a34 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = R7_Pin|DOTCLK_Pin|B3_Pin;
 8001d8a:	f44f 630c 	mov.w	r3, #2240	@ 0x8c0
 8001d8e:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d90:	2302      	movs	r3, #2
 8001d92:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d94:	2300      	movs	r3, #0
 8001d96:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d98:	2300      	movs	r3, #0
 8001d9a:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8001d9c:	230e      	movs	r3, #14
 8001d9e:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001da0:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001da4:	4619      	mov	r1, r3
 8001da6:	4821      	ldr	r0, [pc, #132]	@ (8001e2c <HAL_LTDC_MspInit+0x244>)
 8001da8:	f000 fe44 	bl	8002a34 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = HSYNC_Pin|G6_Pin|R2_Pin;
 8001dac:	f44f 6398 	mov.w	r3, #1216	@ 0x4c0
 8001db0:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001db2:	2302      	movs	r3, #2
 8001db4:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001db6:	2300      	movs	r3, #0
 8001db8:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001dba:	2300      	movs	r3, #0
 8001dbc:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8001dbe:	230e      	movs	r3, #14
 8001dc0:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001dc2:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001dc6:	4619      	mov	r1, r3
 8001dc8:	4819      	ldr	r0, [pc, #100]	@ (8001e30 <HAL_LTDC_MspInit+0x248>)
 8001dca:	f000 fe33 	bl	8002a34 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = G7_Pin|B2_Pin;
 8001dce:	2348      	movs	r3, #72	@ 0x48
 8001dd0:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001dd2:	2302      	movs	r3, #2
 8001dd4:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dd6:	2300      	movs	r3, #0
 8001dd8:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001dda:	2300      	movs	r3, #0
 8001ddc:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8001dde:	230e      	movs	r3, #14
 8001de0:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001de2:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001de6:	4619      	mov	r1, r3
 8001de8:	4812      	ldr	r0, [pc, #72]	@ (8001e34 <HAL_LTDC_MspInit+0x24c>)
 8001dea:	f000 fe23 	bl	8002a34 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = G3_Pin|B4_Pin;
 8001dee:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8001df2:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001df4:	2302      	movs	r3, #2
 8001df6:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001df8:	2300      	movs	r3, #0
 8001dfa:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001dfc:	2300      	movs	r3, #0
 8001dfe:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 8001e00:	2309      	movs	r3, #9
 8001e02:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001e04:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001e08:	4619      	mov	r1, r3
 8001e0a:	4808      	ldr	r0, [pc, #32]	@ (8001e2c <HAL_LTDC_MspInit+0x244>)
 8001e0c:	f000 fe12 	bl	8002a34 <HAL_GPIO_Init>

  /* USER CODE END LTDC_MspInit 1 */

  }

}
 8001e10:	bf00      	nop
 8001e12:	3768      	adds	r7, #104	@ 0x68
 8001e14:	46bd      	mov	sp, r7
 8001e16:	bd80      	pop	{r7, pc}
 8001e18:	40016800 	.word	0x40016800
 8001e1c:	40023800 	.word	0x40023800
 8001e20:	40021400 	.word	0x40021400
 8001e24:	40020000 	.word	0x40020000
 8001e28:	40020400 	.word	0x40020400
 8001e2c:	40021800 	.word	0x40021800
 8001e30:	40020800 	.word	0x40020800
 8001e34:	40020c00 	.word	0x40020c00

08001e38 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001e38:	b580      	push	{r7, lr}
 8001e3a:	b08a      	sub	sp, #40	@ 0x28
 8001e3c:	af00      	add	r7, sp, #0
 8001e3e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e40:	f107 0314 	add.w	r3, r7, #20
 8001e44:	2200      	movs	r2, #0
 8001e46:	601a      	str	r2, [r3, #0]
 8001e48:	605a      	str	r2, [r3, #4]
 8001e4a:	609a      	str	r2, [r3, #8]
 8001e4c:	60da      	str	r2, [r3, #12]
 8001e4e:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI5)
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	681b      	ldr	r3, [r3, #0]
 8001e54:	4a19      	ldr	r2, [pc, #100]	@ (8001ebc <HAL_SPI_MspInit+0x84>)
 8001e56:	4293      	cmp	r3, r2
 8001e58:	d12c      	bne.n	8001eb4 <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI5_MspInit 0 */

  /* USER CODE END SPI5_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI5_CLK_ENABLE();
 8001e5a:	2300      	movs	r3, #0
 8001e5c:	613b      	str	r3, [r7, #16]
 8001e5e:	4b18      	ldr	r3, [pc, #96]	@ (8001ec0 <HAL_SPI_MspInit+0x88>)
 8001e60:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e62:	4a17      	ldr	r2, [pc, #92]	@ (8001ec0 <HAL_SPI_MspInit+0x88>)
 8001e64:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8001e68:	6453      	str	r3, [r2, #68]	@ 0x44
 8001e6a:	4b15      	ldr	r3, [pc, #84]	@ (8001ec0 <HAL_SPI_MspInit+0x88>)
 8001e6c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e6e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001e72:	613b      	str	r3, [r7, #16]
 8001e74:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 8001e76:	2300      	movs	r3, #0
 8001e78:	60fb      	str	r3, [r7, #12]
 8001e7a:	4b11      	ldr	r3, [pc, #68]	@ (8001ec0 <HAL_SPI_MspInit+0x88>)
 8001e7c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e7e:	4a10      	ldr	r2, [pc, #64]	@ (8001ec0 <HAL_SPI_MspInit+0x88>)
 8001e80:	f043 0320 	orr.w	r3, r3, #32
 8001e84:	6313      	str	r3, [r2, #48]	@ 0x30
 8001e86:	4b0e      	ldr	r3, [pc, #56]	@ (8001ec0 <HAL_SPI_MspInit+0x88>)
 8001e88:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e8a:	f003 0320 	and.w	r3, r3, #32
 8001e8e:	60fb      	str	r3, [r7, #12]
 8001e90:	68fb      	ldr	r3, [r7, #12]
    /**SPI5 GPIO Configuration
    PF7     ------> SPI5_SCK
    PF8     ------> SPI5_MISO
    PF9     ------> SPI5_MOSI
    */
    GPIO_InitStruct.Pin = SPI5_SCK_Pin|SPI5_MISO_Pin|SPI5_MOSI_Pin;
 8001e92:	f44f 7360 	mov.w	r3, #896	@ 0x380
 8001e96:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e98:	2302      	movs	r3, #2
 8001e9a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e9c:	2300      	movs	r3, #0
 8001e9e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ea0:	2300      	movs	r3, #0
 8001ea2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI5;
 8001ea4:	2305      	movs	r3, #5
 8001ea6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001ea8:	f107 0314 	add.w	r3, r7, #20
 8001eac:	4619      	mov	r1, r3
 8001eae:	4805      	ldr	r0, [pc, #20]	@ (8001ec4 <HAL_SPI_MspInit+0x8c>)
 8001eb0:	f000 fdc0 	bl	8002a34 <HAL_GPIO_Init>

  /* USER CODE END SPI5_MspInit 1 */

  }

}
 8001eb4:	bf00      	nop
 8001eb6:	3728      	adds	r7, #40	@ 0x28
 8001eb8:	46bd      	mov	sp, r7
 8001eba:	bd80      	pop	{r7, pc}
 8001ebc:	40015000 	.word	0x40015000
 8001ec0:	40023800 	.word	0x40023800
 8001ec4:	40021400 	.word	0x40021400

08001ec8 <HAL_SPI_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspDeInit(SPI_HandleTypeDef* hspi)
{
 8001ec8:	b580      	push	{r7, lr}
 8001eca:	b082      	sub	sp, #8
 8001ecc:	af00      	add	r7, sp, #0
 8001ece:	6078      	str	r0, [r7, #4]
  if(hspi->Instance==SPI5)
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	681b      	ldr	r3, [r3, #0]
 8001ed4:	4a08      	ldr	r2, [pc, #32]	@ (8001ef8 <HAL_SPI_MspDeInit+0x30>)
 8001ed6:	4293      	cmp	r3, r2
 8001ed8:	d10a      	bne.n	8001ef0 <HAL_SPI_MspDeInit+0x28>
  {
  /* USER CODE BEGIN SPI5_MspDeInit 0 */

  /* USER CODE END SPI5_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_SPI5_CLK_DISABLE();
 8001eda:	4b08      	ldr	r3, [pc, #32]	@ (8001efc <HAL_SPI_MspDeInit+0x34>)
 8001edc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ede:	4a07      	ldr	r2, [pc, #28]	@ (8001efc <HAL_SPI_MspDeInit+0x34>)
 8001ee0:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8001ee4:	6453      	str	r3, [r2, #68]	@ 0x44
    /**SPI5 GPIO Configuration
    PF7     ------> SPI5_SCK
    PF8     ------> SPI5_MISO
    PF9     ------> SPI5_MOSI
    */
    HAL_GPIO_DeInit(GPIOF, SPI5_SCK_Pin|SPI5_MISO_Pin|SPI5_MOSI_Pin);
 8001ee6:	f44f 7160 	mov.w	r1, #896	@ 0x380
 8001eea:	4805      	ldr	r0, [pc, #20]	@ (8001f00 <HAL_SPI_MspDeInit+0x38>)
 8001eec:	f000 ff4e 	bl	8002d8c <HAL_GPIO_DeInit>
  /* USER CODE BEGIN SPI5_MspDeInit 1 */

  /* USER CODE END SPI5_MspDeInit 1 */
  }

}
 8001ef0:	bf00      	nop
 8001ef2:	3708      	adds	r7, #8
 8001ef4:	46bd      	mov	sp, r7
 8001ef6:	bd80      	pop	{r7, pc}
 8001ef8:	40015000 	.word	0x40015000
 8001efc:	40023800 	.word	0x40023800
 8001f00:	40021400 	.word	0x40021400

08001f04 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001f04:	b480      	push	{r7}
 8001f06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001f08:	bf00      	nop
 8001f0a:	e7fd      	b.n	8001f08 <NMI_Handler+0x4>

08001f0c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001f0c:	b480      	push	{r7}
 8001f0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001f10:	bf00      	nop
 8001f12:	e7fd      	b.n	8001f10 <HardFault_Handler+0x4>

08001f14 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001f14:	b480      	push	{r7}
 8001f16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001f18:	bf00      	nop
 8001f1a:	e7fd      	b.n	8001f18 <MemManage_Handler+0x4>

08001f1c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001f1c:	b480      	push	{r7}
 8001f1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001f20:	bf00      	nop
 8001f22:	e7fd      	b.n	8001f20 <BusFault_Handler+0x4>

08001f24 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001f24:	b480      	push	{r7}
 8001f26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001f28:	bf00      	nop
 8001f2a:	e7fd      	b.n	8001f28 <UsageFault_Handler+0x4>

08001f2c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001f2c:	b480      	push	{r7}
 8001f2e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001f30:	bf00      	nop
 8001f32:	46bd      	mov	sp, r7
 8001f34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f38:	4770      	bx	lr

08001f3a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001f3a:	b480      	push	{r7}
 8001f3c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001f3e:	bf00      	nop
 8001f40:	46bd      	mov	sp, r7
 8001f42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f46:	4770      	bx	lr

08001f48 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001f48:	b480      	push	{r7}
 8001f4a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001f4c:	bf00      	nop
 8001f4e:	46bd      	mov	sp, r7
 8001f50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f54:	4770      	bx	lr

08001f56 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001f56:	b580      	push	{r7, lr}
 8001f58:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001f5a:	f000 fbe3 	bl	8002724 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001f5e:	bf00      	nop
 8001f60:	bd80      	pop	{r7, pc}

08001f62 <STMPE811_Init>:

#define DEFAULT_TESTING_TIMEOUT 250000

/* The below function was created by Tilen MAJERLE but modified by Xavion */
STMPE811_State_t STMPE811_Init(void)
{
 8001f62:	b580      	push	{r7, lr}
 8001f64:	b082      	sub	sp, #8
 8001f66:	af00      	add	r7, sp, #0

    // Initalize any other GPIO neeeded
    //stmpe811_MspInit(); // Currently we will be just using the HAL GPIO Init fuction to initialize GPIOs..

    // Initialze I2C3 ports 
    I2C3_MspInit();
 8001f68:	f000 f9ce 	bl	8002308 <I2C3_MspInit>
    /* Initialize I2C */
    I2C3_Init();
 8001f6c:	f000 f98e 	bl	800228c <I2C3_Init>

    /* Reset */
    I2C3_Write(STMPE811_ADDRESS, STMPE811_SYS_CTRL1, 0x02);
 8001f70:	2202      	movs	r2, #2
 8001f72:	2103      	movs	r1, #3
 8001f74:	2082      	movs	r0, #130	@ 0x82
 8001f76:	f000 fa1b 	bl	80023b0 <I2C3_Write>
    HAL_Delay(5);
 8001f7a:	2005      	movs	r0, #5
 8001f7c:	f000 fbf2 	bl	8002764 <HAL_Delay>
    I2C3_Write(STMPE811_ADDRESS, STMPE811_SYS_CTRL1, 0x00);
 8001f80:	2200      	movs	r2, #0
 8001f82:	2103      	movs	r1, #3
 8001f84:	2082      	movs	r0, #130	@ 0x82
 8001f86:	f000 fa13 	bl	80023b0 <I2C3_Write>
    HAL_Delay(2);
 8001f8a:	2002      	movs	r0, #2
 8001f8c:	f000 fbea 	bl	8002764 <HAL_Delay>

    /* Check for STMPE811 Connected */
    uint16_t dataRecieved;
    I2C3_MulitByteRead(STMPE811_ADDRESS, STMPE811_CHIP_ID, (uint8_t * )&dataRecieved, TWOBYTE); // Need to change
 8001f90:	1cba      	adds	r2, r7, #2
 8001f92:	2302      	movs	r3, #2
 8001f94:	2100      	movs	r1, #0
 8001f96:	2082      	movs	r0, #130	@ 0x82
 8001f98:	f000 fa5a 	bl	8002450 <I2C3_MulitByteRead>
    // Flip bytes
    uint16_t chipID = (dataRecieved << 8);
 8001f9c:	887b      	ldrh	r3, [r7, #2]
 8001f9e:	021b      	lsls	r3, r3, #8
 8001fa0:	80fb      	strh	r3, [r7, #6]
    chipID |= ((dataRecieved & 0xFF00) >> 8);
 8001fa2:	887b      	ldrh	r3, [r7, #2]
 8001fa4:	0a1b      	lsrs	r3, r3, #8
 8001fa6:	b29a      	uxth	r2, r3
 8001fa8:	88fb      	ldrh	r3, [r7, #6]
 8001faa:	4313      	orrs	r3, r2
 8001fac:	80fb      	strh	r3, [r7, #6]

    if (chipID != STMPE811_CHIP_ID_VALUE) {
 8001fae:	88fb      	ldrh	r3, [r7, #6]
 8001fb0:	f640 0211 	movw	r2, #2065	@ 0x811
 8001fb4:	4293      	cmp	r3, r2
 8001fb6:	d001      	beq.n	8001fbc <STMPE811_Init+0x5a>
    	return STMPE811_State_Error;
 8001fb8:	2303      	movs	r3, #3
 8001fba:	e075      	b.n	80020a8 <STMPE811_Init+0x146>
    }

    /* Reset */
    I2C3_Write(STMPE811_ADDRESS, STMPE811_SYS_CTRL1, 0x02);
 8001fbc:	2202      	movs	r2, #2
 8001fbe:	2103      	movs	r1, #3
 8001fc0:	2082      	movs	r0, #130	@ 0x82
 8001fc2:	f000 f9f5 	bl	80023b0 <I2C3_Write>
    HAL_Delay(5);
 8001fc6:	2005      	movs	r0, #5
 8001fc8:	f000 fbcc 	bl	8002764 <HAL_Delay>
    I2C3_Write(STMPE811_ADDRESS, STMPE811_SYS_CTRL1, 0x00);
 8001fcc:	2200      	movs	r2, #0
 8001fce:	2103      	movs	r1, #3
 8001fd0:	2082      	movs	r0, #130	@ 0x82
 8001fd2:	f000 f9ed 	bl	80023b0 <I2C3_Write>
    HAL_Delay(2);
 8001fd6:	2002      	movs	r0, #2
 8001fd8:	f000 fbc4 	bl	8002764 <HAL_Delay>

    /* Get the current register value */
    mode = STMPE811_Read(STMPE811_SYS_CTRL2);
 8001fdc:	2004      	movs	r0, #4
 8001fde:	f000 f867 	bl	80020b0 <STMPE811_Read>
 8001fe2:	4603      	mov	r3, r0
 8001fe4:	717b      	strb	r3, [r7, #5]
    mode &= ~(0x01);
 8001fe6:	797b      	ldrb	r3, [r7, #5]
 8001fe8:	f023 0301 	bic.w	r3, r3, #1
 8001fec:	717b      	strb	r3, [r7, #5]
    I2C3_Write(STMPE811_ADDRESS, STMPE811_SYS_CTRL2, mode);
 8001fee:	797b      	ldrb	r3, [r7, #5]
 8001ff0:	461a      	mov	r2, r3
 8001ff2:	2104      	movs	r1, #4
 8001ff4:	2082      	movs	r0, #130	@ 0x82
 8001ff6:	f000 f9db 	bl	80023b0 <I2C3_Write>
    mode = STMPE811_Read(STMPE811_SYS_CTRL2);
 8001ffa:	2004      	movs	r0, #4
 8001ffc:	f000 f858 	bl	80020b0 <STMPE811_Read>
 8002000:	4603      	mov	r3, r0
 8002002:	717b      	strb	r3, [r7, #5]
    mode &= ~(0x02);
 8002004:	797b      	ldrb	r3, [r7, #5]
 8002006:	f023 0302 	bic.w	r3, r3, #2
 800200a:	717b      	strb	r3, [r7, #5]
    I2C3_Write(STMPE811_ADDRESS, STMPE811_SYS_CTRL2, mode);
 800200c:	797b      	ldrb	r3, [r7, #5]
 800200e:	461a      	mov	r2, r3
 8002010:	2104      	movs	r1, #4
 8002012:	2082      	movs	r0, #130	@ 0x82
 8002014:	f000 f9cc 	bl	80023b0 <I2C3_Write>

    /* Select Sample Time, bit number and ADC Reference */
    I2C3_Write(STMPE811_ADDRESS, STMPE811_ADC_CTRL1, 0x49);
 8002018:	2249      	movs	r2, #73	@ 0x49
 800201a:	2120      	movs	r1, #32
 800201c:	2082      	movs	r0, #130	@ 0x82
 800201e:	f000 f9c7 	bl	80023b0 <I2C3_Write>

    /* Wait for 2 ms */
    HAL_Delay(2);
 8002022:	2002      	movs	r0, #2
 8002024:	f000 fb9e 	bl	8002764 <HAL_Delay>

    /* Select the ADC clock speed: 3.25 MHz */
    I2C3_Write(STMPE811_ADDRESS, STMPE811_ADC_CTRL2, 0x01);
 8002028:	2201      	movs	r2, #1
 800202a:	2121      	movs	r1, #33	@ 0x21
 800202c:	2082      	movs	r0, #130	@ 0x82
 800202e:	f000 f9bf 	bl	80023b0 <I2C3_Write>

    /* Select TSC pins in non default mode */
    mode = STMPE811_Read(STMPE811_GPIO_AF);
 8002032:	2017      	movs	r0, #23
 8002034:	f000 f83c 	bl	80020b0 <STMPE811_Read>
 8002038:	4603      	mov	r3, r0
 800203a:	717b      	strb	r3, [r7, #5]
    mode |= 0x1E;
 800203c:	797b      	ldrb	r3, [r7, #5]
 800203e:	f043 031e 	orr.w	r3, r3, #30
 8002042:	717b      	strb	r3, [r7, #5]
    I2C3_Write(STMPE811_ADDRESS, STMPE811_GPIO_AF, mode);
 8002044:	797b      	ldrb	r3, [r7, #5]
 8002046:	461a      	mov	r2, r3
 8002048:	2117      	movs	r1, #23
 800204a:	2082      	movs	r0, #130	@ 0x82
 800204c:	f000 f9b0 	bl	80023b0 <I2C3_Write>
    /* Configuration:
    - Touch average control    : 4 samples
    - Touch delay time         : 500 uS
    - Panel driver setting time: 500 uS
    */
    I2C3_Write(STMPE811_ADDRESS, STMPE811_TSC_CFG, 0x9A);
 8002050:	229a      	movs	r2, #154	@ 0x9a
 8002052:	2141      	movs	r1, #65	@ 0x41
 8002054:	2082      	movs	r0, #130	@ 0x82
 8002056:	f000 f9ab 	bl	80023b0 <I2C3_Write>

    /* Configure the Touch FIFO threshold: single point reading */
    I2C3_Write(STMPE811_ADDRESS, STMPE811_FIFO_TH, 0x01);
 800205a:	2201      	movs	r2, #1
 800205c:	214a      	movs	r1, #74	@ 0x4a
 800205e:	2082      	movs	r0, #130	@ 0x82
 8002060:	f000 f9a6 	bl	80023b0 <I2C3_Write>

    /* Clear the FIFO memory content. */
    I2C3_Write(STMPE811_ADDRESS, STMPE811_FIFO_STA, 0x01);
 8002064:	2201      	movs	r2, #1
 8002066:	214b      	movs	r1, #75	@ 0x4b
 8002068:	2082      	movs	r0, #130	@ 0x82
 800206a:	f000 f9a1 	bl	80023b0 <I2C3_Write>

    /* Put the FIFO back into operation mode  */
    I2C3_Write( STMPE811_ADDRESS, STMPE811_FIFO_STA, 0x00);
 800206e:	2200      	movs	r2, #0
 8002070:	214b      	movs	r1, #75	@ 0x4b
 8002072:	2082      	movs	r0, #130	@ 0x82
 8002074:	f000 f99c 	bl	80023b0 <I2C3_Write>

    /* Set the range and accuracy pf the pressure measurement (Z) :
    - Fractional part :7
    - Whole part      :1
    */
    I2C3_Write( STMPE811_ADDRESS, STMPE811_TSC_FRACTION_Z, 0x01);
 8002078:	2201      	movs	r2, #1
 800207a:	2156      	movs	r1, #86	@ 0x56
 800207c:	2082      	movs	r0, #130	@ 0x82
 800207e:	f000 f997 	bl	80023b0 <I2C3_Write>

    /* Set the driving capability (limit) of the device for TSC pins: 50mA */
    I2C3_Write(STMPE811_ADDRESS, STMPE811_TSC_I_DRIVE, 0x01);
 8002082:	2201      	movs	r2, #1
 8002084:	2158      	movs	r1, #88	@ 0x58
 8002086:	2082      	movs	r0, #130	@ 0x82
 8002088:	f000 f992 	bl	80023b0 <I2C3_Write>

    /* Touch screen control configuration (enable TSC):
    - No window tracking index
    - XYZ acquisition mode
    */
    I2C3_Write(STMPE811_ADDRESS, STMPE811_TSC_CTRL, 0x03);
 800208c:	2203      	movs	r2, #3
 800208e:	2140      	movs	r1, #64	@ 0x40
 8002090:	2082      	movs	r0, #130	@ 0x82
 8002092:	f000 f98d 	bl	80023b0 <I2C3_Write>

    /* Clear all the status pending bits if any */
    I2C3_Write(STMPE811_ADDRESS, STMPE811_INT_STA, 0xFF);
 8002096:	22ff      	movs	r2, #255	@ 0xff
 8002098:	210b      	movs	r1, #11
 800209a:	2082      	movs	r0, #130	@ 0x82
 800209c:	f000 f988 	bl	80023b0 <I2C3_Write>
    
    /* Wait for 2 ms delay */
    HAL_Delay(200);
 80020a0:	20c8      	movs	r0, #200	@ 0xc8
 80020a2:	f000 fb5f 	bl	8002764 <HAL_Delay>

    return STMPE811_State_Ok;
 80020a6:	2302      	movs	r3, #2

}
 80020a8:	4618      	mov	r0, r3
 80020aa:	3708      	adds	r7, #8
 80020ac:	46bd      	mov	sp, r7
 80020ae:	bd80      	pop	{r7, pc}

080020b0 <STMPE811_Read>:

uint8_t STMPE811_Read(uint8_t reg)
{
 80020b0:	b580      	push	{r7, lr}
 80020b2:	b084      	sub	sp, #16
 80020b4:	af00      	add	r7, sp, #0
 80020b6:	4603      	mov	r3, r0
 80020b8:	71fb      	strb	r3, [r7, #7]
    // I2C Read
    uint8_t readData;
    I2C3_Read(STMPE811_ADDRESS, reg, &readData);
 80020ba:	f107 020f 	add.w	r2, r7, #15
 80020be:	79fb      	ldrb	r3, [r7, #7]
 80020c0:	4619      	mov	r1, r3
 80020c2:	2082      	movs	r0, #130	@ 0x82
 80020c4:	f000 f99e 	bl	8002404 <I2C3_Read>

    return readData;
 80020c8:	7bfb      	ldrb	r3, [r7, #15]
}
 80020ca:	4618      	mov	r0, r3
 80020cc:	3710      	adds	r7, #16
 80020ce:	46bd      	mov	sp, r7
 80020d0:	bd80      	pop	{r7, pc}

080020d2 <STMPE811_ReadTouch>:
}

/* The below function was created by Tilen MAJERLE but modified by Xavion */

STMPE811_State_t STMPE811_ReadTouch(STMPE811_TouchData *structdata)  //TM Function
{
 80020d2:	b580      	push	{r7, lr}
 80020d4:	b084      	sub	sp, #16
 80020d6:	af00      	add	r7, sp, #0
 80020d8:	6078      	str	r0, [r7, #4]
    uint8_t val;

    /* Save state */
    structdata->last_pressed = structdata->pressed;
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	791a      	ldrb	r2, [r3, #4]
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	715a      	strb	r2, [r3, #5]

    /* Read */
    val = STMPE811_Read(STMPE811_TSC_CTRL);
 80020e2:	2040      	movs	r0, #64	@ 0x40
 80020e4:	f7ff ffe4 	bl	80020b0 <STMPE811_Read>
 80020e8:	4603      	mov	r3, r0
 80020ea:	73fb      	strb	r3, [r7, #15]
    if ((val & 0x80) == 0) {
 80020ec:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80020f0:	2b00      	cmp	r3, #0
 80020f2:	db0e      	blt.n	8002112 <STMPE811_ReadTouch+0x40>
        //Not pressed
        structdata->pressed = STMPE811_State_Released;
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	2201      	movs	r2, #1
 80020f8:	711a      	strb	r2, [r3, #4]

        //Reset Fifo
        I2C3_Write(STMPE811_ADDRESS, STMPE811_FIFO_STA, 0x01);
 80020fa:	2201      	movs	r2, #1
 80020fc:	214b      	movs	r1, #75	@ 0x4b
 80020fe:	2082      	movs	r0, #130	@ 0x82
 8002100:	f000 f956 	bl	80023b0 <I2C3_Write>
        I2C3_Write(STMPE811_ADDRESS, STMPE811_FIFO_STA, 0x00);
 8002104:	2200      	movs	r2, #0
 8002106:	214b      	movs	r1, #75	@ 0x4b
 8002108:	2082      	movs	r0, #130	@ 0x82
 800210a:	f000 f951 	bl	80023b0 <I2C3_Write>

        return STMPE811_State_Released;
 800210e:	2301      	movs	r3, #1
 8002110:	e0a7      	b.n	8002262 <STMPE811_ReadTouch+0x190>

    /* Clear all the status pending bits if any */
    //TM_I2C_Write(STMPE811_I2C, STMPE811_ADDRESS, STMPE811_INT_STA, 0xFF);

    //Pressed
    if (structdata->orientation == STMPE811_Orientation_Portrait_1) {
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	799b      	ldrb	r3, [r3, #6]
 8002116:	2b00      	cmp	r3, #0
 8002118:	d117      	bne.n	800214a <STMPE811_ReadTouch+0x78>
        structdata->x = 239 - TM_STMPE811_ReadX(structdata->x);
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	881b      	ldrh	r3, [r3, #0]
 800211e:	4618      	mov	r0, r3
 8002120:	f000 f9b8 	bl	8002494 <TM_STMPE811_ReadX>
 8002124:	4603      	mov	r3, r0
 8002126:	f1c3 03ef 	rsb	r3, r3, #239	@ 0xef
 800212a:	b29a      	uxth	r2, r3
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	801a      	strh	r2, [r3, #0]
        structdata->y = 319 - TM_STMPE811_ReadY(structdata->y);
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	885b      	ldrh	r3, [r3, #2]
 8002134:	4618      	mov	r0, r3
 8002136:	f000 fa0d 	bl	8002554 <TM_STMPE811_ReadY>
 800213a:	4603      	mov	r3, r0
 800213c:	f5c3 739f 	rsb	r3, r3, #318	@ 0x13e
 8002140:	3301      	adds	r3, #1
 8002142:	b29a      	uxth	r2, r3
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	805a      	strh	r2, [r3, #2]
 8002148:	e048      	b.n	80021dc <STMPE811_ReadTouch+0x10a>
    } else if (structdata->orientation == STMPE811_Orientation_Portrait_2) {
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	799b      	ldrb	r3, [r3, #6]
 800214e:	2b01      	cmp	r3, #1
 8002150:	d112      	bne.n	8002178 <STMPE811_ReadTouch+0xa6>
        structdata->x = TM_STMPE811_ReadX(structdata->x);
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	881b      	ldrh	r3, [r3, #0]
 8002156:	4618      	mov	r0, r3
 8002158:	f000 f99c 	bl	8002494 <TM_STMPE811_ReadX>
 800215c:	4603      	mov	r3, r0
 800215e:	461a      	mov	r2, r3
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	801a      	strh	r2, [r3, #0]
        structdata->y = TM_STMPE811_ReadY(structdata->y);
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	885b      	ldrh	r3, [r3, #2]
 8002168:	4618      	mov	r0, r3
 800216a:	f000 f9f3 	bl	8002554 <TM_STMPE811_ReadY>
 800216e:	4603      	mov	r3, r0
 8002170:	461a      	mov	r2, r3
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	805a      	strh	r2, [r3, #2]
 8002176:	e031      	b.n	80021dc <STMPE811_ReadTouch+0x10a>
    } else if (structdata->orientation == STMPE811_Orientation_Landscape_1) {
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	799b      	ldrb	r3, [r3, #6]
 800217c:	2b02      	cmp	r3, #2
 800217e:	d115      	bne.n	80021ac <STMPE811_ReadTouch+0xda>
        structdata->y = TM_STMPE811_ReadX(structdata->y);
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	885b      	ldrh	r3, [r3, #2]
 8002184:	4618      	mov	r0, r3
 8002186:	f000 f985 	bl	8002494 <TM_STMPE811_ReadX>
 800218a:	4603      	mov	r3, r0
 800218c:	461a      	mov	r2, r3
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	805a      	strh	r2, [r3, #2]
        structdata->x = 319 - TM_STMPE811_ReadY(structdata->x);
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	881b      	ldrh	r3, [r3, #0]
 8002196:	4618      	mov	r0, r3
 8002198:	f000 f9dc 	bl	8002554 <TM_STMPE811_ReadY>
 800219c:	4603      	mov	r3, r0
 800219e:	f5c3 739f 	rsb	r3, r3, #318	@ 0x13e
 80021a2:	3301      	adds	r3, #1
 80021a4:	b29a      	uxth	r2, r3
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	801a      	strh	r2, [r3, #0]
 80021aa:	e017      	b.n	80021dc <STMPE811_ReadTouch+0x10a>
    } else if (structdata->orientation == STMPE811_Orientation_Landscape_2) {
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	799b      	ldrb	r3, [r3, #6]
 80021b0:	2b03      	cmp	r3, #3
 80021b2:	d113      	bne.n	80021dc <STMPE811_ReadTouch+0x10a>
        structdata->y = 239 - TM_STMPE811_ReadX(structdata->x);
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	881b      	ldrh	r3, [r3, #0]
 80021b8:	4618      	mov	r0, r3
 80021ba:	f000 f96b 	bl	8002494 <TM_STMPE811_ReadX>
 80021be:	4603      	mov	r3, r0
 80021c0:	f1c3 03ef 	rsb	r3, r3, #239	@ 0xef
 80021c4:	b29a      	uxth	r2, r3
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	805a      	strh	r2, [r3, #2]
        structdata->x = TM_STMPE811_ReadY(structdata->x);
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	881b      	ldrh	r3, [r3, #0]
 80021ce:	4618      	mov	r0, r3
 80021d0:	f000 f9c0 	bl	8002554 <TM_STMPE811_ReadY>
 80021d4:	4603      	mov	r3, r0
 80021d6:	461a      	mov	r2, r3
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	801a      	strh	r2, [r3, #0]
    }

    //Reset Fifo
    I2C3_Write(STMPE811_ADDRESS, STMPE811_FIFO_STA, 0x01);
 80021dc:	2201      	movs	r2, #1
 80021de:	214b      	movs	r1, #75	@ 0x4b
 80021e0:	2082      	movs	r0, #130	@ 0x82
 80021e2:	f000 f8e5 	bl	80023b0 <I2C3_Write>
    I2C3_Write(STMPE811_ADDRESS, STMPE811_FIFO_STA, 0x00);
 80021e6:	2200      	movs	r2, #0
 80021e8:	214b      	movs	r1, #75	@ 0x4b
 80021ea:	2082      	movs	r0, #130	@ 0x82
 80021ec:	f000 f8e0 	bl	80023b0 <I2C3_Write>

    //Check for valid data
    if (structdata->orientation == STMPE811_Orientation_Portrait_1 || structdata->orientation == STMPE811_Orientation_Portrait_2) {
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	799b      	ldrb	r3, [r3, #6]
 80021f4:	2b00      	cmp	r3, #0
 80021f6:	d003      	beq.n	8002200 <STMPE811_ReadTouch+0x12e>
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	799b      	ldrb	r3, [r3, #6]
 80021fc:	2b01      	cmp	r3, #1
 80021fe:	d115      	bne.n	800222c <STMPE811_ReadTouch+0x15a>
        //Portrait
        if (structdata->x > 0 && structdata->x < 239 && structdata->y > 0 && structdata->y < 319) {
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	881b      	ldrh	r3, [r3, #0]
 8002204:	2b00      	cmp	r3, #0
 8002206:	d027      	beq.n	8002258 <STMPE811_ReadTouch+0x186>
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	881b      	ldrh	r3, [r3, #0]
 800220c:	2bee      	cmp	r3, #238	@ 0xee
 800220e:	d823      	bhi.n	8002258 <STMPE811_ReadTouch+0x186>
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	885b      	ldrh	r3, [r3, #2]
 8002214:	2b00      	cmp	r3, #0
 8002216:	d01f      	beq.n	8002258 <STMPE811_ReadTouch+0x186>
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	885b      	ldrh	r3, [r3, #2]
 800221c:	f5b3 7f9f 	cmp.w	r3, #318	@ 0x13e
 8002220:	d81a      	bhi.n	8002258 <STMPE811_ReadTouch+0x186>
            structdata->pressed = STMPE811_State_Pressed;
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	2200      	movs	r2, #0
 8002226:	711a      	strb	r2, [r3, #4]
            return STMPE811_State_Pressed;
 8002228:	2300      	movs	r3, #0
 800222a:	e01a      	b.n	8002262 <STMPE811_ReadTouch+0x190>
        }
    } else {
        //Landscape
        if (structdata->x > 0 && structdata->x < 319 && structdata->y > 0 && structdata->y < 239) {
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	881b      	ldrh	r3, [r3, #0]
 8002230:	2b00      	cmp	r3, #0
 8002232:	d012      	beq.n	800225a <STMPE811_ReadTouch+0x188>
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	881b      	ldrh	r3, [r3, #0]
 8002238:	f5b3 7f9f 	cmp.w	r3, #318	@ 0x13e
 800223c:	d80d      	bhi.n	800225a <STMPE811_ReadTouch+0x188>
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	885b      	ldrh	r3, [r3, #2]
 8002242:	2b00      	cmp	r3, #0
 8002244:	d009      	beq.n	800225a <STMPE811_ReadTouch+0x188>
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	885b      	ldrh	r3, [r3, #2]
 800224a:	2bee      	cmp	r3, #238	@ 0xee
 800224c:	d805      	bhi.n	800225a <STMPE811_ReadTouch+0x188>
            structdata->pressed = STMPE811_State_Pressed;
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	2200      	movs	r2, #0
 8002252:	711a      	strb	r2, [r3, #4]
            return STMPE811_State_Pressed;
 8002254:	2300      	movs	r3, #0
 8002256:	e004      	b.n	8002262 <STMPE811_ReadTouch+0x190>
        if (structdata->x > 0 && structdata->x < 239 && structdata->y > 0 && structdata->y < 319) {
 8002258:	bf00      	nop
        }
    }

    structdata->pressed = STMPE811_State_Released;
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	2201      	movs	r2, #1
 800225e:	711a      	strb	r2, [r3, #4]

    return STMPE811_State_Released;
 8002260:	2301      	movs	r3, #1
}
 8002262:	4618      	mov	r0, r3
 8002264:	3710      	adds	r7, #16
 8002266:	46bd      	mov	sp, r7
 8002268:	bd80      	pop	{r7, pc}
	...

0800226c <verifyHAL_I2C_IS_OKAY>:
    }
    return true;
}

//  ******************************** I2C Functions ********************************//
void verifyHAL_I2C_IS_OKAY(){
 800226c:	b480      	push	{r7}
 800226e:	af00      	add	r7, sp, #0
    if (HAL_status != HAL_OK)
 8002270:	4b05      	ldr	r3, [pc, #20]	@ (8002288 <verifyHAL_I2C_IS_OKAY+0x1c>)
 8002272:	781b      	ldrb	r3, [r3, #0]
 8002274:	2b00      	cmp	r3, #0
 8002276:	d001      	beq.n	800227c <verifyHAL_I2C_IS_OKAY+0x10>
    {
        while(1);
 8002278:	bf00      	nop
 800227a:	e7fd      	b.n	8002278 <verifyHAL_I2C_IS_OKAY+0xc>
    }
}
 800227c:	bf00      	nop
 800227e:	46bd      	mov	sp, r7
 8002280:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002284:	4770      	bx	lr
 8002286:	bf00      	nop
 8002288:	20025a80 	.word	0x20025a80

0800228c <I2C3_Init>:

static void I2C3_Init()
{
 800228c:	b580      	push	{r7, lr}
 800228e:	b082      	sub	sp, #8
 8002290:	af00      	add	r7, sp, #0

	__HAL_RCC_I2C3_CLK_ENABLE();
 8002292:	2300      	movs	r3, #0
 8002294:	603b      	str	r3, [r7, #0]
 8002296:	4b18      	ldr	r3, [pc, #96]	@ (80022f8 <I2C3_Init+0x6c>)
 8002298:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800229a:	4a17      	ldr	r2, [pc, #92]	@ (80022f8 <I2C3_Init+0x6c>)
 800229c:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80022a0:	6413      	str	r3, [r2, #64]	@ 0x40
 80022a2:	4b15      	ldr	r3, [pc, #84]	@ (80022f8 <I2C3_Init+0x6c>)
 80022a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022a6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80022aa:	603b      	str	r3, [r7, #0]
 80022ac:	683b      	ldr	r3, [r7, #0]
    // Configure I2C3
    hI2C3.Instance = STMPE811_I2C;
 80022ae:	4b13      	ldr	r3, [pc, #76]	@ (80022fc <I2C3_Init+0x70>)
 80022b0:	4a13      	ldr	r2, [pc, #76]	@ (8002300 <I2C3_Init+0x74>)
 80022b2:	601a      	str	r2, [r3, #0]
    hI2C3.Init.ClockSpeed = STMPE811_I2C_CLOCK;
 80022b4:	4b11      	ldr	r3, [pc, #68]	@ (80022fc <I2C3_Init+0x70>)
 80022b6:	4a13      	ldr	r2, [pc, #76]	@ (8002304 <I2C3_Init+0x78>)
 80022b8:	605a      	str	r2, [r3, #4]
    hI2C3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80022ba:	4b10      	ldr	r3, [pc, #64]	@ (80022fc <I2C3_Init+0x70>)
 80022bc:	2200      	movs	r2, #0
 80022be:	609a      	str	r2, [r3, #8]
    hI2C3.Init.OwnAddress1 = 0x00; // May be wrong
 80022c0:	4b0e      	ldr	r3, [pc, #56]	@ (80022fc <I2C3_Init+0x70>)
 80022c2:	2200      	movs	r2, #0
 80022c4:	60da      	str	r2, [r3, #12]
    hI2C3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80022c6:	4b0d      	ldr	r3, [pc, #52]	@ (80022fc <I2C3_Init+0x70>)
 80022c8:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80022cc:	611a      	str	r2, [r3, #16]
    hI2C3.Init.GeneralCallMode = I2C_NOSTRETCH_DISABLE;
 80022ce:	4b0b      	ldr	r3, [pc, #44]	@ (80022fc <I2C3_Init+0x70>)
 80022d0:	2200      	movs	r2, #0
 80022d2:	61da      	str	r2, [r3, #28]
    hI2C3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80022d4:	4b09      	ldr	r3, [pc, #36]	@ (80022fc <I2C3_Init+0x70>)
 80022d6:	2200      	movs	r2, #0
 80022d8:	621a      	str	r2, [r3, #32]
    // Do we need to configutre I2C Mode? 

    // Initialize I2C3 interface
    HAL_StatusTypeDef status;
    status = HAL_I2C_Init(&hI2C3);
 80022da:	4808      	ldr	r0, [pc, #32]	@ (80022fc <I2C3_Init+0x70>)
 80022dc:	f000 fe7c 	bl	8002fd8 <HAL_I2C_Init>
 80022e0:	4603      	mov	r3, r0
 80022e2:	71fb      	strb	r3, [r7, #7]
    if (status != HAL_OK)
 80022e4:	79fb      	ldrb	r3, [r7, #7]
 80022e6:	2b00      	cmp	r3, #0
 80022e8:	d001      	beq.n	80022ee <I2C3_Init+0x62>
    {
        for(;;); // Catch error
 80022ea:	bf00      	nop
 80022ec:	e7fd      	b.n	80022ea <I2C3_Init+0x5e>
    }
    return;
 80022ee:	bf00      	nop
}
 80022f0:	3708      	adds	r7, #8
 80022f2:	46bd      	mov	sp, r7
 80022f4:	bd80      	pop	{r7, pc}
 80022f6:	bf00      	nop
 80022f8:	40023800 	.word	0x40023800
 80022fc:	20025a2c 	.word	0x20025a2c
 8002300:	40005c00 	.word	0x40005c00
 8002304:	000186a0 	.word	0x000186a0

08002308 <I2C3_MspInit>:

// GPIO Initializations 
static void I2C3_MspInit(void)
{
 8002308:	b580      	push	{r7, lr}
 800230a:	b088      	sub	sp, #32
 800230c:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 800230e:	f107 030c 	add.w	r3, r7, #12
 8002312:	2200      	movs	r2, #0
 8002314:	601a      	str	r2, [r3, #0]
 8002316:	605a      	str	r2, [r3, #4]
 8002318:	609a      	str	r2, [r3, #8]
 800231a:	60da      	str	r2, [r3, #12]
 800231c:	611a      	str	r2, [r3, #16]
    // Enable Clocks
    // GPIOC
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800231e:	2300      	movs	r3, #0
 8002320:	60bb      	str	r3, [r7, #8]
 8002322:	4b20      	ldr	r3, [pc, #128]	@ (80023a4 <I2C3_MspInit+0x9c>)
 8002324:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002326:	4a1f      	ldr	r2, [pc, #124]	@ (80023a4 <I2C3_MspInit+0x9c>)
 8002328:	f043 0304 	orr.w	r3, r3, #4
 800232c:	6313      	str	r3, [r2, #48]	@ 0x30
 800232e:	4b1d      	ldr	r3, [pc, #116]	@ (80023a4 <I2C3_MspInit+0x9c>)
 8002330:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002332:	f003 0304 	and.w	r3, r3, #4
 8002336:	60bb      	str	r3, [r7, #8]
 8002338:	68bb      	ldr	r3, [r7, #8]

    // GPIOA 
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800233a:	2300      	movs	r3, #0
 800233c:	607b      	str	r3, [r7, #4]
 800233e:	4b19      	ldr	r3, [pc, #100]	@ (80023a4 <I2C3_MspInit+0x9c>)
 8002340:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002342:	4a18      	ldr	r2, [pc, #96]	@ (80023a4 <I2C3_MspInit+0x9c>)
 8002344:	f043 0301 	orr.w	r3, r3, #1
 8002348:	6313      	str	r3, [r2, #48]	@ 0x30
 800234a:	4b16      	ldr	r3, [pc, #88]	@ (80023a4 <I2C3_MspInit+0x9c>)
 800234c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800234e:	f003 0301 	and.w	r3, r3, #1
 8002352:	607b      	str	r3, [r7, #4]
 8002354:	687b      	ldr	r3, [r7, #4]

    /*Configure GPIO pin : I2C3_SDA_Pin */
    GPIO_InitStruct.Pin = I2C3_SDA_Pin;
 8002356:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800235a:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800235c:	2312      	movs	r3, #18
 800235e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002360:	2300      	movs	r3, #0
 8002362:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002364:	2300      	movs	r3, #0
 8002366:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8002368:	2304      	movs	r3, #4
 800236a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(I2C3_SDA_GPIO_Port, &GPIO_InitStruct);
 800236c:	f107 030c 	add.w	r3, r7, #12
 8002370:	4619      	mov	r1, r3
 8002372:	480d      	ldr	r0, [pc, #52]	@ (80023a8 <I2C3_MspInit+0xa0>)
 8002374:	f000 fb5e 	bl	8002a34 <HAL_GPIO_Init>

    /*Configure GPIO pin : I2C3_SCL_Pin */
    GPIO_InitStruct.Pin = I2C3_SCL_Pin;
 8002378:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800237c:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800237e:	2312      	movs	r3, #18
 8002380:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002382:	2300      	movs	r3, #0
 8002384:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002386:	2300      	movs	r3, #0
 8002388:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 800238a:	2304      	movs	r3, #4
 800238c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(I2C3_SCL_GPIO_Port, &GPIO_InitStruct);
 800238e:	f107 030c 	add.w	r3, r7, #12
 8002392:	4619      	mov	r1, r3
 8002394:	4805      	ldr	r0, [pc, #20]	@ (80023ac <I2C3_MspInit+0xa4>)
 8002396:	f000 fb4d 	bl	8002a34 <HAL_GPIO_Init>
    
}
 800239a:	bf00      	nop
 800239c:	3720      	adds	r7, #32
 800239e:	46bd      	mov	sp, r7
 80023a0:	bd80      	pop	{r7, pc}
 80023a2:	bf00      	nop
 80023a4:	40023800 	.word	0x40023800
 80023a8:	40020800 	.word	0x40020800
 80023ac:	40020000 	.word	0x40020000

080023b0 <I2C3_Write>:

// This function should only be used for single BYTE transfers 
void I2C3_Write(uint16_t devAddr, uint8_t reg, uint8_t data)
{
 80023b0:	b580      	push	{r7, lr}
 80023b2:	b088      	sub	sp, #32
 80023b4:	af04      	add	r7, sp, #16
 80023b6:	4603      	mov	r3, r0
 80023b8:	80fb      	strh	r3, [r7, #6]
 80023ba:	460b      	mov	r3, r1
 80023bc:	717b      	strb	r3, [r7, #5]
 80023be:	4613      	mov	r3, r2
 80023c0:	713b      	strb	r3, [r7, #4]
    uint8_t dataConversion = data; // data will be a raw hex value this is mainly for debugging...
 80023c2:	793b      	ldrb	r3, [r7, #4]
 80023c4:	73fb      	strb	r3, [r7, #15]
    // Learning topic - Is this needed? Or can I just use &data in the function call? 
    HAL_status = HAL_I2C_Mem_Write(&hI2C3, devAddr, reg, I2C_MEMADD_SIZE_8BIT, &dataConversion, ONEBYTE, DEFAULT_TESTING_TIMEOUT);
 80023c6:	797b      	ldrb	r3, [r7, #5]
 80023c8:	b29a      	uxth	r2, r3
 80023ca:	88f9      	ldrh	r1, [r7, #6]
 80023cc:	4b0a      	ldr	r3, [pc, #40]	@ (80023f8 <I2C3_Write+0x48>)
 80023ce:	9302      	str	r3, [sp, #8]
 80023d0:	2301      	movs	r3, #1
 80023d2:	9301      	str	r3, [sp, #4]
 80023d4:	f107 030f 	add.w	r3, r7, #15
 80023d8:	9300      	str	r3, [sp, #0]
 80023da:	2301      	movs	r3, #1
 80023dc:	4807      	ldr	r0, [pc, #28]	@ (80023fc <I2C3_Write+0x4c>)
 80023de:	f000 ff3f 	bl	8003260 <HAL_I2C_Mem_Write>
 80023e2:	4603      	mov	r3, r0
 80023e4:	461a      	mov	r2, r3
 80023e6:	4b06      	ldr	r3, [pc, #24]	@ (8002400 <I2C3_Write+0x50>)
 80023e8:	701a      	strb	r2, [r3, #0]
    verifyHAL_I2C_IS_OKAY();
 80023ea:	f7ff ff3f 	bl	800226c <verifyHAL_I2C_IS_OKAY>
}
 80023ee:	bf00      	nop
 80023f0:	3710      	adds	r7, #16
 80023f2:	46bd      	mov	sp, r7
 80023f4:	bd80      	pop	{r7, pc}
 80023f6:	bf00      	nop
 80023f8:	0003d090 	.word	0x0003d090
 80023fc:	20025a2c 	.word	0x20025a2c
 8002400:	20025a80 	.word	0x20025a80

08002404 <I2C3_Read>:

// This function should only be used for single BYTE transfers 
void I2C3_Read(uint8_t address, uint8_t reg, uint8_t * rxData)
{
 8002404:	b580      	push	{r7, lr}
 8002406:	b086      	sub	sp, #24
 8002408:	af04      	add	r7, sp, #16
 800240a:	4603      	mov	r3, r0
 800240c:	603a      	str	r2, [r7, #0]
 800240e:	71fb      	strb	r3, [r7, #7]
 8002410:	460b      	mov	r3, r1
 8002412:	71bb      	strb	r3, [r7, #6]
    // Need to use MEM functions
    HAL_status = HAL_I2C_Mem_Read(&hI2C3, address, reg, I2C_MEMADD_SIZE_8BIT, rxData, ONEBYTE, DEFAULT_TESTING_TIMEOUT);
 8002414:	79fb      	ldrb	r3, [r7, #7]
 8002416:	b299      	uxth	r1, r3
 8002418:	79bb      	ldrb	r3, [r7, #6]
 800241a:	b29a      	uxth	r2, r3
 800241c:	4b09      	ldr	r3, [pc, #36]	@ (8002444 <I2C3_Read+0x40>)
 800241e:	9302      	str	r3, [sp, #8]
 8002420:	2301      	movs	r3, #1
 8002422:	9301      	str	r3, [sp, #4]
 8002424:	683b      	ldr	r3, [r7, #0]
 8002426:	9300      	str	r3, [sp, #0]
 8002428:	2301      	movs	r3, #1
 800242a:	4807      	ldr	r0, [pc, #28]	@ (8002448 <I2C3_Read+0x44>)
 800242c:	f001 f812 	bl	8003454 <HAL_I2C_Mem_Read>
 8002430:	4603      	mov	r3, r0
 8002432:	461a      	mov	r2, r3
 8002434:	4b05      	ldr	r3, [pc, #20]	@ (800244c <I2C3_Read+0x48>)
 8002436:	701a      	strb	r2, [r3, #0]
    verifyHAL_I2C_IS_OKAY();
 8002438:	f7ff ff18 	bl	800226c <verifyHAL_I2C_IS_OKAY>
}
 800243c:	bf00      	nop
 800243e:	3708      	adds	r7, #8
 8002440:	46bd      	mov	sp, r7
 8002442:	bd80      	pop	{r7, pc}
 8002444:	0003d090 	.word	0x0003d090
 8002448:	20025a2c 	.word	0x20025a2c
 800244c:	20025a80 	.word	0x20025a80

08002450 <I2C3_MulitByteRead>:

// This function should be used for multiple byte reads from a reg
void I2C3_MulitByteRead(uint8_t address, uint8_t reg, uint8_t * rxData, uint16_t numOfBytes)
{
 8002450:	b580      	push	{r7, lr}
 8002452:	b086      	sub	sp, #24
 8002454:	af04      	add	r7, sp, #16
 8002456:	603a      	str	r2, [r7, #0]
 8002458:	461a      	mov	r2, r3
 800245a:	4603      	mov	r3, r0
 800245c:	71fb      	strb	r3, [r7, #7]
 800245e:	460b      	mov	r3, r1
 8002460:	71bb      	strb	r3, [r7, #6]
 8002462:	4613      	mov	r3, r2
 8002464:	80bb      	strh	r3, [r7, #4]
    HAL_I2C_Mem_Read(&hI2C3, address, reg, I2C_MEMADD_SIZE_8BIT, rxData, numOfBytes, DEFAULT_TESTING_TIMEOUT);
 8002466:	79fb      	ldrb	r3, [r7, #7]
 8002468:	b299      	uxth	r1, r3
 800246a:	79bb      	ldrb	r3, [r7, #6]
 800246c:	b29a      	uxth	r2, r3
 800246e:	4b07      	ldr	r3, [pc, #28]	@ (800248c <I2C3_MulitByteRead+0x3c>)
 8002470:	9302      	str	r3, [sp, #8]
 8002472:	88bb      	ldrh	r3, [r7, #4]
 8002474:	9301      	str	r3, [sp, #4]
 8002476:	683b      	ldr	r3, [r7, #0]
 8002478:	9300      	str	r3, [sp, #0]
 800247a:	2301      	movs	r3, #1
 800247c:	4804      	ldr	r0, [pc, #16]	@ (8002490 <I2C3_MulitByteRead+0x40>)
 800247e:	f000 ffe9 	bl	8003454 <HAL_I2C_Mem_Read>
}
 8002482:	bf00      	nop
 8002484:	3708      	adds	r7, #8
 8002486:	46bd      	mov	sp, r7
 8002488:	bd80      	pop	{r7, pc}
 800248a:	bf00      	nop
 800248c:	0003d090 	.word	0x0003d090
 8002490:	20025a2c 	.word	0x20025a2c

08002494 <TM_STMPE811_ReadX>:

/* The below function was created by Tilen MAJERLE but modified by Xavion */
uint16_t TM_STMPE811_ReadX(uint16_t x) { // TM FUNCTION 
 8002494:	b580      	push	{r7, lr}
 8002496:	b084      	sub	sp, #16
 8002498:	af00      	add	r7, sp, #0
 800249a:	4603      	mov	r3, r0
 800249c:	80fb      	strh	r3, [r7, #6]
    uint8_t data[2];
    int16_t val, dx;
    data[1] = STMPE811_Read(STMPE811_TSC_DATA_X);
 800249e:	204d      	movs	r0, #77	@ 0x4d
 80024a0:	f7ff fe06 	bl	80020b0 <STMPE811_Read>
 80024a4:	4603      	mov	r3, r0
 80024a6:	727b      	strb	r3, [r7, #9]
    data[0] = STMPE811_Read(STMPE811_TSC_DATA_X + 1);
 80024a8:	204e      	movs	r0, #78	@ 0x4e
 80024aa:	f7ff fe01 	bl	80020b0 <STMPE811_Read>
 80024ae:	4603      	mov	r3, r0
 80024b0:	723b      	strb	r3, [r7, #8]
    val = (data[1] << 8 | (data[0] & 0xFF));
 80024b2:	7a7b      	ldrb	r3, [r7, #9]
 80024b4:	b21b      	sxth	r3, r3
 80024b6:	021b      	lsls	r3, r3, #8
 80024b8:	b21a      	sxth	r2, r3
 80024ba:	7a3b      	ldrb	r3, [r7, #8]
 80024bc:	b21b      	sxth	r3, r3
 80024be:	4313      	orrs	r3, r2
 80024c0:	81fb      	strh	r3, [r7, #14]

    if (val <= 3000) {
 80024c2:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80024c6:	f640 32b8 	movw	r2, #3000	@ 0xbb8
 80024ca:	4293      	cmp	r3, r2
 80024cc:	dc06      	bgt.n	80024dc <TM_STMPE811_ReadX+0x48>
        val = 3900 - val;
 80024ce:	89fb      	ldrh	r3, [r7, #14]
 80024d0:	f5c3 6373 	rsb	r3, r3, #3888	@ 0xf30
 80024d4:	330c      	adds	r3, #12
 80024d6:	b29b      	uxth	r3, r3
 80024d8:	81fb      	strh	r3, [r7, #14]
 80024da:	e005      	b.n	80024e8 <TM_STMPE811_ReadX+0x54>
    } else {
        val = 3800 - val;
 80024dc:	89fb      	ldrh	r3, [r7, #14]
 80024de:	f5c3 636d 	rsb	r3, r3, #3792	@ 0xed0
 80024e2:	3308      	adds	r3, #8
 80024e4:	b29b      	uxth	r3, r3
 80024e6:	81fb      	strh	r3, [r7, #14]
    }

    val /= 15;
 80024e8:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80024ec:	4a18      	ldr	r2, [pc, #96]	@ (8002550 <TM_STMPE811_ReadX+0xbc>)
 80024ee:	fb82 1203 	smull	r1, r2, r2, r3
 80024f2:	441a      	add	r2, r3
 80024f4:	10d2      	asrs	r2, r2, #3
 80024f6:	17db      	asrs	r3, r3, #31
 80024f8:	1ad3      	subs	r3, r2, r3
 80024fa:	81fb      	strh	r3, [r7, #14]

    if (val > 239) {
 80024fc:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002500:	2bef      	cmp	r3, #239	@ 0xef
 8002502:	dd02      	ble.n	800250a <TM_STMPE811_ReadX+0x76>
        val = 239;
 8002504:	23ef      	movs	r3, #239	@ 0xef
 8002506:	81fb      	strh	r3, [r7, #14]
 8002508:	e005      	b.n	8002516 <TM_STMPE811_ReadX+0x82>
    } else if (val < 0) {
 800250a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800250e:	2b00      	cmp	r3, #0
 8002510:	da01      	bge.n	8002516 <TM_STMPE811_ReadX+0x82>
        val = 0;
 8002512:	2300      	movs	r3, #0
 8002514:	81fb      	strh	r3, [r7, #14]
    }

    dx = (val > x) ? (val - x) : (x - val);
 8002516:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 800251a:	88fb      	ldrh	r3, [r7, #6]
 800251c:	429a      	cmp	r2, r3
 800251e:	dd05      	ble.n	800252c <TM_STMPE811_ReadX+0x98>
 8002520:	89fa      	ldrh	r2, [r7, #14]
 8002522:	88fb      	ldrh	r3, [r7, #6]
 8002524:	1ad3      	subs	r3, r2, r3
 8002526:	b29b      	uxth	r3, r3
 8002528:	b21b      	sxth	r3, r3
 800252a:	e004      	b.n	8002536 <TM_STMPE811_ReadX+0xa2>
 800252c:	89fb      	ldrh	r3, [r7, #14]
 800252e:	88fa      	ldrh	r2, [r7, #6]
 8002530:	1ad3      	subs	r3, r2, r3
 8002532:	b29b      	uxth	r3, r3
 8002534:	b21b      	sxth	r3, r3
 8002536:	81bb      	strh	r3, [r7, #12]
    if (dx > 4) {
 8002538:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800253c:	2b04      	cmp	r3, #4
 800253e:	dd01      	ble.n	8002544 <TM_STMPE811_ReadX+0xb0>
        return val;
 8002540:	89fb      	ldrh	r3, [r7, #14]
 8002542:	e000      	b.n	8002546 <TM_STMPE811_ReadX+0xb2>
    }
    return x;
 8002544:	88fb      	ldrh	r3, [r7, #6]
}
 8002546:	4618      	mov	r0, r3
 8002548:	3710      	adds	r7, #16
 800254a:	46bd      	mov	sp, r7
 800254c:	bd80      	pop	{r7, pc}
 800254e:	bf00      	nop
 8002550:	88888889 	.word	0x88888889

08002554 <TM_STMPE811_ReadY>:

/* The below function was created by Tilen MAJERLE but modified by Xavion */
uint16_t TM_STMPE811_ReadY(uint16_t y) { // TM FUNCTION 
 8002554:	b580      	push	{r7, lr}
 8002556:	b084      	sub	sp, #16
 8002558:	af00      	add	r7, sp, #0
 800255a:	4603      	mov	r3, r0
 800255c:	80fb      	strh	r3, [r7, #6]
    uint8_t data[2];
    int16_t val, dy;
    data[1] = STMPE811_Read(STMPE811_TSC_DATA_Y);
 800255e:	204f      	movs	r0, #79	@ 0x4f
 8002560:	f7ff fda6 	bl	80020b0 <STMPE811_Read>
 8002564:	4603      	mov	r3, r0
 8002566:	727b      	strb	r3, [r7, #9]
    data[0] = STMPE811_Read(STMPE811_TSC_DATA_Y + 1);
 8002568:	2050      	movs	r0, #80	@ 0x50
 800256a:	f7ff fda1 	bl	80020b0 <STMPE811_Read>
 800256e:	4603      	mov	r3, r0
 8002570:	723b      	strb	r3, [r7, #8]
    val = (data[1] << 8 | (data[0] & 0xFF));
 8002572:	7a7b      	ldrb	r3, [r7, #9]
 8002574:	b21b      	sxth	r3, r3
 8002576:	021b      	lsls	r3, r3, #8
 8002578:	b21a      	sxth	r2, r3
 800257a:	7a3b      	ldrb	r3, [r7, #8]
 800257c:	b21b      	sxth	r3, r3
 800257e:	4313      	orrs	r3, r2
 8002580:	81fb      	strh	r3, [r7, #14]

    val -= 360;
 8002582:	89fb      	ldrh	r3, [r7, #14]
 8002584:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 8002588:	b29b      	uxth	r3, r3
 800258a:	81fb      	strh	r3, [r7, #14]
    val = val / 11;
 800258c:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002590:	4a18      	ldr	r2, [pc, #96]	@ (80025f4 <TM_STMPE811_ReadY+0xa0>)
 8002592:	fb82 1203 	smull	r1, r2, r2, r3
 8002596:	1052      	asrs	r2, r2, #1
 8002598:	17db      	asrs	r3, r3, #31
 800259a:	1ad3      	subs	r3, r2, r3
 800259c:	81fb      	strh	r3, [r7, #14]

    if (val <= 0) {
 800259e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80025a2:	2b00      	cmp	r3, #0
 80025a4:	dc02      	bgt.n	80025ac <TM_STMPE811_ReadY+0x58>
        val = 0;
 80025a6:	2300      	movs	r3, #0
 80025a8:	81fb      	strh	r3, [r7, #14]
 80025aa:	e007      	b.n	80025bc <TM_STMPE811_ReadY+0x68>
    } else if (val >= 320) {
 80025ac:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80025b0:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 80025b4:	db02      	blt.n	80025bc <TM_STMPE811_ReadY+0x68>
        val = 319;
 80025b6:	f240 133f 	movw	r3, #319	@ 0x13f
 80025ba:	81fb      	strh	r3, [r7, #14]
    }

    dy = (val > y) ? (val - y) : (y - val);
 80025bc:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 80025c0:	88fb      	ldrh	r3, [r7, #6]
 80025c2:	429a      	cmp	r2, r3
 80025c4:	dd05      	ble.n	80025d2 <TM_STMPE811_ReadY+0x7e>
 80025c6:	89fa      	ldrh	r2, [r7, #14]
 80025c8:	88fb      	ldrh	r3, [r7, #6]
 80025ca:	1ad3      	subs	r3, r2, r3
 80025cc:	b29b      	uxth	r3, r3
 80025ce:	b21b      	sxth	r3, r3
 80025d0:	e004      	b.n	80025dc <TM_STMPE811_ReadY+0x88>
 80025d2:	89fb      	ldrh	r3, [r7, #14]
 80025d4:	88fa      	ldrh	r2, [r7, #6]
 80025d6:	1ad3      	subs	r3, r2, r3
 80025d8:	b29b      	uxth	r3, r3
 80025da:	b21b      	sxth	r3, r3
 80025dc:	81bb      	strh	r3, [r7, #12]
    if (dy > 4) {
 80025de:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 80025e2:	2b04      	cmp	r3, #4
 80025e4:	dd01      	ble.n	80025ea <TM_STMPE811_ReadY+0x96>
        return val;
 80025e6:	89fb      	ldrh	r3, [r7, #14]
 80025e8:	e000      	b.n	80025ec <TM_STMPE811_ReadY+0x98>
    }
    return y;
 80025ea:	88fb      	ldrh	r3, [r7, #6]
}
 80025ec:	4618      	mov	r0, r3
 80025ee:	3710      	adds	r7, #16
 80025f0:	46bd      	mov	sp, r7
 80025f2:	bd80      	pop	{r7, pc}
 80025f4:	2e8ba2e9 	.word	0x2e8ba2e9

080025f8 <initialise_monitor_handles>:
char **environ = __env;


/* Functions */
void initialise_monitor_handles()
{
 80025f8:	b480      	push	{r7}
 80025fa:	af00      	add	r7, sp, #0
}
 80025fc:	bf00      	nop
 80025fe:	46bd      	mov	sp, r7
 8002600:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002604:	4770      	bx	lr
	...

08002608 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002608:	b480      	push	{r7}
 800260a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800260c:	4b06      	ldr	r3, [pc, #24]	@ (8002628 <SystemInit+0x20>)
 800260e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002612:	4a05      	ldr	r2, [pc, #20]	@ (8002628 <SystemInit+0x20>)
 8002614:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002618:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800261c:	bf00      	nop
 800261e:	46bd      	mov	sp, r7
 8002620:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002624:	4770      	bx	lr
 8002626:	bf00      	nop
 8002628:	e000ed00 	.word	0xe000ed00

0800262c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 800262c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002664 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002630:	f7ff ffea 	bl	8002608 <SystemInit>
 
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002634:	480c      	ldr	r0, [pc, #48]	@ (8002668 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002636:	490d      	ldr	r1, [pc, #52]	@ (800266c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002638:	4a0d      	ldr	r2, [pc, #52]	@ (8002670 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800263a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800263c:	e002      	b.n	8002644 <LoopCopyDataInit>

0800263e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800263e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002640:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002642:	3304      	adds	r3, #4

08002644 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002644:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002646:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002648:	d3f9      	bcc.n	800263e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800264a:	4a0a      	ldr	r2, [pc, #40]	@ (8002674 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800264c:	4c0a      	ldr	r4, [pc, #40]	@ (8002678 <LoopFillZerobss+0x22>)
  movs r3, #0
 800264e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002650:	e001      	b.n	8002656 <LoopFillZerobss>

08002652 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002652:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002654:	3204      	adds	r2, #4

08002656 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002656:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002658:	d3fb      	bcc.n	8002652 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 800265a:	f003 f8b3 	bl	80057c4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800265e:	f7ff f9b2 	bl	80019c6 <main>
  bx  lr    
 8002662:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 8002664:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 8002668:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800266c:	20000028 	.word	0x20000028
  ldr r2, =_sidata
 8002670:	0800731c 	.word	0x0800731c
  ldr r2, =_sbss
 8002674:	20000028 	.word	0x20000028
  ldr r4, =_ebss
 8002678:	20025a88 	.word	0x20025a88

0800267c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800267c:	e7fe      	b.n	800267c <ADC_IRQHandler>
	...

08002680 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002680:	b580      	push	{r7, lr}
 8002682:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002684:	4b0e      	ldr	r3, [pc, #56]	@ (80026c0 <HAL_Init+0x40>)
 8002686:	681b      	ldr	r3, [r3, #0]
 8002688:	4a0d      	ldr	r2, [pc, #52]	@ (80026c0 <HAL_Init+0x40>)
 800268a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800268e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002690:	4b0b      	ldr	r3, [pc, #44]	@ (80026c0 <HAL_Init+0x40>)
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	4a0a      	ldr	r2, [pc, #40]	@ (80026c0 <HAL_Init+0x40>)
 8002696:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800269a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800269c:	4b08      	ldr	r3, [pc, #32]	@ (80026c0 <HAL_Init+0x40>)
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	4a07      	ldr	r2, [pc, #28]	@ (80026c0 <HAL_Init+0x40>)
 80026a2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80026a6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80026a8:	2003      	movs	r0, #3
 80026aa:	f000 f973 	bl	8002994 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80026ae:	2000      	movs	r0, #0
 80026b0:	f000 f808 	bl	80026c4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80026b4:	f7ff fa06 	bl	8001ac4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80026b8:	2300      	movs	r3, #0
}
 80026ba:	4618      	mov	r0, r3
 80026bc:	bd80      	pop	{r7, pc}
 80026be:	bf00      	nop
 80026c0:	40023c00 	.word	0x40023c00

080026c4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80026c4:	b580      	push	{r7, lr}
 80026c6:	b082      	sub	sp, #8
 80026c8:	af00      	add	r7, sp, #0
 80026ca:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80026cc:	4b12      	ldr	r3, [pc, #72]	@ (8002718 <HAL_InitTick+0x54>)
 80026ce:	681a      	ldr	r2, [r3, #0]
 80026d0:	4b12      	ldr	r3, [pc, #72]	@ (800271c <HAL_InitTick+0x58>)
 80026d2:	781b      	ldrb	r3, [r3, #0]
 80026d4:	4619      	mov	r1, r3
 80026d6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80026da:	fbb3 f3f1 	udiv	r3, r3, r1
 80026de:	fbb2 f3f3 	udiv	r3, r2, r3
 80026e2:	4618      	mov	r0, r3
 80026e4:	f000 f999 	bl	8002a1a <HAL_SYSTICK_Config>
 80026e8:	4603      	mov	r3, r0
 80026ea:	2b00      	cmp	r3, #0
 80026ec:	d001      	beq.n	80026f2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80026ee:	2301      	movs	r3, #1
 80026f0:	e00e      	b.n	8002710 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	2b0f      	cmp	r3, #15
 80026f6:	d80a      	bhi.n	800270e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80026f8:	2200      	movs	r2, #0
 80026fa:	6879      	ldr	r1, [r7, #4]
 80026fc:	f04f 30ff 	mov.w	r0, #4294967295
 8002700:	f000 f953 	bl	80029aa <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002704:	4a06      	ldr	r2, [pc, #24]	@ (8002720 <HAL_InitTick+0x5c>)
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800270a:	2300      	movs	r3, #0
 800270c:	e000      	b.n	8002710 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800270e:	2301      	movs	r3, #1
}
 8002710:	4618      	mov	r0, r3
 8002712:	3708      	adds	r7, #8
 8002714:	46bd      	mov	sp, r7
 8002716:	bd80      	pop	{r7, pc}
 8002718:	2000001c 	.word	0x2000001c
 800271c:	20000024 	.word	0x20000024
 8002720:	20000020 	.word	0x20000020

08002724 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002724:	b480      	push	{r7}
 8002726:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002728:	4b06      	ldr	r3, [pc, #24]	@ (8002744 <HAL_IncTick+0x20>)
 800272a:	781b      	ldrb	r3, [r3, #0]
 800272c:	461a      	mov	r2, r3
 800272e:	4b06      	ldr	r3, [pc, #24]	@ (8002748 <HAL_IncTick+0x24>)
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	4413      	add	r3, r2
 8002734:	4a04      	ldr	r2, [pc, #16]	@ (8002748 <HAL_IncTick+0x24>)
 8002736:	6013      	str	r3, [r2, #0]
}
 8002738:	bf00      	nop
 800273a:	46bd      	mov	sp, r7
 800273c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002740:	4770      	bx	lr
 8002742:	bf00      	nop
 8002744:	20000024 	.word	0x20000024
 8002748:	20025a84 	.word	0x20025a84

0800274c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800274c:	b480      	push	{r7}
 800274e:	af00      	add	r7, sp, #0
  return uwTick;
 8002750:	4b03      	ldr	r3, [pc, #12]	@ (8002760 <HAL_GetTick+0x14>)
 8002752:	681b      	ldr	r3, [r3, #0]
}
 8002754:	4618      	mov	r0, r3
 8002756:	46bd      	mov	sp, r7
 8002758:	f85d 7b04 	ldr.w	r7, [sp], #4
 800275c:	4770      	bx	lr
 800275e:	bf00      	nop
 8002760:	20025a84 	.word	0x20025a84

08002764 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002764:	b580      	push	{r7, lr}
 8002766:	b084      	sub	sp, #16
 8002768:	af00      	add	r7, sp, #0
 800276a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800276c:	f7ff ffee 	bl	800274c <HAL_GetTick>
 8002770:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002776:	68fb      	ldr	r3, [r7, #12]
 8002778:	f1b3 3fff 	cmp.w	r3, #4294967295
 800277c:	d005      	beq.n	800278a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800277e:	4b0a      	ldr	r3, [pc, #40]	@ (80027a8 <HAL_Delay+0x44>)
 8002780:	781b      	ldrb	r3, [r3, #0]
 8002782:	461a      	mov	r2, r3
 8002784:	68fb      	ldr	r3, [r7, #12]
 8002786:	4413      	add	r3, r2
 8002788:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800278a:	bf00      	nop
 800278c:	f7ff ffde 	bl	800274c <HAL_GetTick>
 8002790:	4602      	mov	r2, r0
 8002792:	68bb      	ldr	r3, [r7, #8]
 8002794:	1ad3      	subs	r3, r2, r3
 8002796:	68fa      	ldr	r2, [r7, #12]
 8002798:	429a      	cmp	r2, r3
 800279a:	d8f7      	bhi.n	800278c <HAL_Delay+0x28>
  {
  }
}
 800279c:	bf00      	nop
 800279e:	bf00      	nop
 80027a0:	3710      	adds	r7, #16
 80027a2:	46bd      	mov	sp, r7
 80027a4:	bd80      	pop	{r7, pc}
 80027a6:	bf00      	nop
 80027a8:	20000024 	.word	0x20000024

080027ac <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80027ac:	b480      	push	{r7}
 80027ae:	b085      	sub	sp, #20
 80027b0:	af00      	add	r7, sp, #0
 80027b2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	f003 0307 	and.w	r3, r3, #7
 80027ba:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80027bc:	4b0c      	ldr	r3, [pc, #48]	@ (80027f0 <__NVIC_SetPriorityGrouping+0x44>)
 80027be:	68db      	ldr	r3, [r3, #12]
 80027c0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80027c2:	68ba      	ldr	r2, [r7, #8]
 80027c4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80027c8:	4013      	ands	r3, r2
 80027ca:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80027cc:	68fb      	ldr	r3, [r7, #12]
 80027ce:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80027d0:	68bb      	ldr	r3, [r7, #8]
 80027d2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80027d4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80027d8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80027dc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80027de:	4a04      	ldr	r2, [pc, #16]	@ (80027f0 <__NVIC_SetPriorityGrouping+0x44>)
 80027e0:	68bb      	ldr	r3, [r7, #8]
 80027e2:	60d3      	str	r3, [r2, #12]
}
 80027e4:	bf00      	nop
 80027e6:	3714      	adds	r7, #20
 80027e8:	46bd      	mov	sp, r7
 80027ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027ee:	4770      	bx	lr
 80027f0:	e000ed00 	.word	0xe000ed00

080027f4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80027f4:	b480      	push	{r7}
 80027f6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80027f8:	4b04      	ldr	r3, [pc, #16]	@ (800280c <__NVIC_GetPriorityGrouping+0x18>)
 80027fa:	68db      	ldr	r3, [r3, #12]
 80027fc:	0a1b      	lsrs	r3, r3, #8
 80027fe:	f003 0307 	and.w	r3, r3, #7
}
 8002802:	4618      	mov	r0, r3
 8002804:	46bd      	mov	sp, r7
 8002806:	f85d 7b04 	ldr.w	r7, [sp], #4
 800280a:	4770      	bx	lr
 800280c:	e000ed00 	.word	0xe000ed00

08002810 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002810:	b480      	push	{r7}
 8002812:	b083      	sub	sp, #12
 8002814:	af00      	add	r7, sp, #0
 8002816:	4603      	mov	r3, r0
 8002818:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800281a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800281e:	2b00      	cmp	r3, #0
 8002820:	db0b      	blt.n	800283a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002822:	79fb      	ldrb	r3, [r7, #7]
 8002824:	f003 021f 	and.w	r2, r3, #31
 8002828:	4907      	ldr	r1, [pc, #28]	@ (8002848 <__NVIC_EnableIRQ+0x38>)
 800282a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800282e:	095b      	lsrs	r3, r3, #5
 8002830:	2001      	movs	r0, #1
 8002832:	fa00 f202 	lsl.w	r2, r0, r2
 8002836:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800283a:	bf00      	nop
 800283c:	370c      	adds	r7, #12
 800283e:	46bd      	mov	sp, r7
 8002840:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002844:	4770      	bx	lr
 8002846:	bf00      	nop
 8002848:	e000e100 	.word	0xe000e100

0800284c <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 800284c:	b480      	push	{r7}
 800284e:	b083      	sub	sp, #12
 8002850:	af00      	add	r7, sp, #0
 8002852:	4603      	mov	r3, r0
 8002854:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002856:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800285a:	2b00      	cmp	r3, #0
 800285c:	db12      	blt.n	8002884 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800285e:	79fb      	ldrb	r3, [r7, #7]
 8002860:	f003 021f 	and.w	r2, r3, #31
 8002864:	490a      	ldr	r1, [pc, #40]	@ (8002890 <__NVIC_DisableIRQ+0x44>)
 8002866:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800286a:	095b      	lsrs	r3, r3, #5
 800286c:	2001      	movs	r0, #1
 800286e:	fa00 f202 	lsl.w	r2, r0, r2
 8002872:	3320      	adds	r3, #32
 8002874:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 8002878:	f3bf 8f4f 	dsb	sy
}
 800287c:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800287e:	f3bf 8f6f 	isb	sy
}
 8002882:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 8002884:	bf00      	nop
 8002886:	370c      	adds	r7, #12
 8002888:	46bd      	mov	sp, r7
 800288a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800288e:	4770      	bx	lr
 8002890:	e000e100 	.word	0xe000e100

08002894 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002894:	b480      	push	{r7}
 8002896:	b083      	sub	sp, #12
 8002898:	af00      	add	r7, sp, #0
 800289a:	4603      	mov	r3, r0
 800289c:	6039      	str	r1, [r7, #0]
 800289e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80028a0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028a4:	2b00      	cmp	r3, #0
 80028a6:	db0a      	blt.n	80028be <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80028a8:	683b      	ldr	r3, [r7, #0]
 80028aa:	b2da      	uxtb	r2, r3
 80028ac:	490c      	ldr	r1, [pc, #48]	@ (80028e0 <__NVIC_SetPriority+0x4c>)
 80028ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028b2:	0112      	lsls	r2, r2, #4
 80028b4:	b2d2      	uxtb	r2, r2
 80028b6:	440b      	add	r3, r1
 80028b8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80028bc:	e00a      	b.n	80028d4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80028be:	683b      	ldr	r3, [r7, #0]
 80028c0:	b2da      	uxtb	r2, r3
 80028c2:	4908      	ldr	r1, [pc, #32]	@ (80028e4 <__NVIC_SetPriority+0x50>)
 80028c4:	79fb      	ldrb	r3, [r7, #7]
 80028c6:	f003 030f 	and.w	r3, r3, #15
 80028ca:	3b04      	subs	r3, #4
 80028cc:	0112      	lsls	r2, r2, #4
 80028ce:	b2d2      	uxtb	r2, r2
 80028d0:	440b      	add	r3, r1
 80028d2:	761a      	strb	r2, [r3, #24]
}
 80028d4:	bf00      	nop
 80028d6:	370c      	adds	r7, #12
 80028d8:	46bd      	mov	sp, r7
 80028da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028de:	4770      	bx	lr
 80028e0:	e000e100 	.word	0xe000e100
 80028e4:	e000ed00 	.word	0xe000ed00

080028e8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80028e8:	b480      	push	{r7}
 80028ea:	b089      	sub	sp, #36	@ 0x24
 80028ec:	af00      	add	r7, sp, #0
 80028ee:	60f8      	str	r0, [r7, #12]
 80028f0:	60b9      	str	r1, [r7, #8]
 80028f2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80028f4:	68fb      	ldr	r3, [r7, #12]
 80028f6:	f003 0307 	and.w	r3, r3, #7
 80028fa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80028fc:	69fb      	ldr	r3, [r7, #28]
 80028fe:	f1c3 0307 	rsb	r3, r3, #7
 8002902:	2b04      	cmp	r3, #4
 8002904:	bf28      	it	cs
 8002906:	2304      	movcs	r3, #4
 8002908:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800290a:	69fb      	ldr	r3, [r7, #28]
 800290c:	3304      	adds	r3, #4
 800290e:	2b06      	cmp	r3, #6
 8002910:	d902      	bls.n	8002918 <NVIC_EncodePriority+0x30>
 8002912:	69fb      	ldr	r3, [r7, #28]
 8002914:	3b03      	subs	r3, #3
 8002916:	e000      	b.n	800291a <NVIC_EncodePriority+0x32>
 8002918:	2300      	movs	r3, #0
 800291a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800291c:	f04f 32ff 	mov.w	r2, #4294967295
 8002920:	69bb      	ldr	r3, [r7, #24]
 8002922:	fa02 f303 	lsl.w	r3, r2, r3
 8002926:	43da      	mvns	r2, r3
 8002928:	68bb      	ldr	r3, [r7, #8]
 800292a:	401a      	ands	r2, r3
 800292c:	697b      	ldr	r3, [r7, #20]
 800292e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002930:	f04f 31ff 	mov.w	r1, #4294967295
 8002934:	697b      	ldr	r3, [r7, #20]
 8002936:	fa01 f303 	lsl.w	r3, r1, r3
 800293a:	43d9      	mvns	r1, r3
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002940:	4313      	orrs	r3, r2
         );
}
 8002942:	4618      	mov	r0, r3
 8002944:	3724      	adds	r7, #36	@ 0x24
 8002946:	46bd      	mov	sp, r7
 8002948:	f85d 7b04 	ldr.w	r7, [sp], #4
 800294c:	4770      	bx	lr
	...

08002950 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002950:	b580      	push	{r7, lr}
 8002952:	b082      	sub	sp, #8
 8002954:	af00      	add	r7, sp, #0
 8002956:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	3b01      	subs	r3, #1
 800295c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002960:	d301      	bcc.n	8002966 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002962:	2301      	movs	r3, #1
 8002964:	e00f      	b.n	8002986 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002966:	4a0a      	ldr	r2, [pc, #40]	@ (8002990 <SysTick_Config+0x40>)
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	3b01      	subs	r3, #1
 800296c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800296e:	210f      	movs	r1, #15
 8002970:	f04f 30ff 	mov.w	r0, #4294967295
 8002974:	f7ff ff8e 	bl	8002894 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002978:	4b05      	ldr	r3, [pc, #20]	@ (8002990 <SysTick_Config+0x40>)
 800297a:	2200      	movs	r2, #0
 800297c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800297e:	4b04      	ldr	r3, [pc, #16]	@ (8002990 <SysTick_Config+0x40>)
 8002980:	2207      	movs	r2, #7
 8002982:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002984:	2300      	movs	r3, #0
}
 8002986:	4618      	mov	r0, r3
 8002988:	3708      	adds	r7, #8
 800298a:	46bd      	mov	sp, r7
 800298c:	bd80      	pop	{r7, pc}
 800298e:	bf00      	nop
 8002990:	e000e010 	.word	0xe000e010

08002994 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002994:	b580      	push	{r7, lr}
 8002996:	b082      	sub	sp, #8
 8002998:	af00      	add	r7, sp, #0
 800299a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800299c:	6878      	ldr	r0, [r7, #4]
 800299e:	f7ff ff05 	bl	80027ac <__NVIC_SetPriorityGrouping>
}
 80029a2:	bf00      	nop
 80029a4:	3708      	adds	r7, #8
 80029a6:	46bd      	mov	sp, r7
 80029a8:	bd80      	pop	{r7, pc}

080029aa <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80029aa:	b580      	push	{r7, lr}
 80029ac:	b086      	sub	sp, #24
 80029ae:	af00      	add	r7, sp, #0
 80029b0:	4603      	mov	r3, r0
 80029b2:	60b9      	str	r1, [r7, #8]
 80029b4:	607a      	str	r2, [r7, #4]
 80029b6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80029b8:	2300      	movs	r3, #0
 80029ba:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80029bc:	f7ff ff1a 	bl	80027f4 <__NVIC_GetPriorityGrouping>
 80029c0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80029c2:	687a      	ldr	r2, [r7, #4]
 80029c4:	68b9      	ldr	r1, [r7, #8]
 80029c6:	6978      	ldr	r0, [r7, #20]
 80029c8:	f7ff ff8e 	bl	80028e8 <NVIC_EncodePriority>
 80029cc:	4602      	mov	r2, r0
 80029ce:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80029d2:	4611      	mov	r1, r2
 80029d4:	4618      	mov	r0, r3
 80029d6:	f7ff ff5d 	bl	8002894 <__NVIC_SetPriority>
}
 80029da:	bf00      	nop
 80029dc:	3718      	adds	r7, #24
 80029de:	46bd      	mov	sp, r7
 80029e0:	bd80      	pop	{r7, pc}

080029e2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80029e2:	b580      	push	{r7, lr}
 80029e4:	b082      	sub	sp, #8
 80029e6:	af00      	add	r7, sp, #0
 80029e8:	4603      	mov	r3, r0
 80029ea:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80029ec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80029f0:	4618      	mov	r0, r3
 80029f2:	f7ff ff0d 	bl	8002810 <__NVIC_EnableIRQ>
}
 80029f6:	bf00      	nop
 80029f8:	3708      	adds	r7, #8
 80029fa:	46bd      	mov	sp, r7
 80029fc:	bd80      	pop	{r7, pc}

080029fe <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 80029fe:	b580      	push	{r7, lr}
 8002a00:	b082      	sub	sp, #8
 8002a02:	af00      	add	r7, sp, #0
 8002a04:	4603      	mov	r3, r0
 8002a06:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8002a08:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a0c:	4618      	mov	r0, r3
 8002a0e:	f7ff ff1d 	bl	800284c <__NVIC_DisableIRQ>
}
 8002a12:	bf00      	nop
 8002a14:	3708      	adds	r7, #8
 8002a16:	46bd      	mov	sp, r7
 8002a18:	bd80      	pop	{r7, pc}

08002a1a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002a1a:	b580      	push	{r7, lr}
 8002a1c:	b082      	sub	sp, #8
 8002a1e:	af00      	add	r7, sp, #0
 8002a20:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002a22:	6878      	ldr	r0, [r7, #4]
 8002a24:	f7ff ff94 	bl	8002950 <SysTick_Config>
 8002a28:	4603      	mov	r3, r0
}
 8002a2a:	4618      	mov	r0, r3
 8002a2c:	3708      	adds	r7, #8
 8002a2e:	46bd      	mov	sp, r7
 8002a30:	bd80      	pop	{r7, pc}
	...

08002a34 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002a34:	b480      	push	{r7}
 8002a36:	b089      	sub	sp, #36	@ 0x24
 8002a38:	af00      	add	r7, sp, #0
 8002a3a:	6078      	str	r0, [r7, #4]
 8002a3c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002a3e:	2300      	movs	r3, #0
 8002a40:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002a42:	2300      	movs	r3, #0
 8002a44:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002a46:	2300      	movs	r3, #0
 8002a48:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002a4a:	2300      	movs	r3, #0
 8002a4c:	61fb      	str	r3, [r7, #28]
 8002a4e:	e177      	b.n	8002d40 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002a50:	2201      	movs	r2, #1
 8002a52:	69fb      	ldr	r3, [r7, #28]
 8002a54:	fa02 f303 	lsl.w	r3, r2, r3
 8002a58:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002a5a:	683b      	ldr	r3, [r7, #0]
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	697a      	ldr	r2, [r7, #20]
 8002a60:	4013      	ands	r3, r2
 8002a62:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002a64:	693a      	ldr	r2, [r7, #16]
 8002a66:	697b      	ldr	r3, [r7, #20]
 8002a68:	429a      	cmp	r2, r3
 8002a6a:	f040 8166 	bne.w	8002d3a <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002a6e:	683b      	ldr	r3, [r7, #0]
 8002a70:	685b      	ldr	r3, [r3, #4]
 8002a72:	f003 0303 	and.w	r3, r3, #3
 8002a76:	2b01      	cmp	r3, #1
 8002a78:	d005      	beq.n	8002a86 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002a7a:	683b      	ldr	r3, [r7, #0]
 8002a7c:	685b      	ldr	r3, [r3, #4]
 8002a7e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002a82:	2b02      	cmp	r3, #2
 8002a84:	d130      	bne.n	8002ae8 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	689b      	ldr	r3, [r3, #8]
 8002a8a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002a8c:	69fb      	ldr	r3, [r7, #28]
 8002a8e:	005b      	lsls	r3, r3, #1
 8002a90:	2203      	movs	r2, #3
 8002a92:	fa02 f303 	lsl.w	r3, r2, r3
 8002a96:	43db      	mvns	r3, r3
 8002a98:	69ba      	ldr	r2, [r7, #24]
 8002a9a:	4013      	ands	r3, r2
 8002a9c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002a9e:	683b      	ldr	r3, [r7, #0]
 8002aa0:	68da      	ldr	r2, [r3, #12]
 8002aa2:	69fb      	ldr	r3, [r7, #28]
 8002aa4:	005b      	lsls	r3, r3, #1
 8002aa6:	fa02 f303 	lsl.w	r3, r2, r3
 8002aaa:	69ba      	ldr	r2, [r7, #24]
 8002aac:	4313      	orrs	r3, r2
 8002aae:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	69ba      	ldr	r2, [r7, #24]
 8002ab4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	685b      	ldr	r3, [r3, #4]
 8002aba:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002abc:	2201      	movs	r2, #1
 8002abe:	69fb      	ldr	r3, [r7, #28]
 8002ac0:	fa02 f303 	lsl.w	r3, r2, r3
 8002ac4:	43db      	mvns	r3, r3
 8002ac6:	69ba      	ldr	r2, [r7, #24]
 8002ac8:	4013      	ands	r3, r2
 8002aca:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002acc:	683b      	ldr	r3, [r7, #0]
 8002ace:	685b      	ldr	r3, [r3, #4]
 8002ad0:	091b      	lsrs	r3, r3, #4
 8002ad2:	f003 0201 	and.w	r2, r3, #1
 8002ad6:	69fb      	ldr	r3, [r7, #28]
 8002ad8:	fa02 f303 	lsl.w	r3, r2, r3
 8002adc:	69ba      	ldr	r2, [r7, #24]
 8002ade:	4313      	orrs	r3, r2
 8002ae0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	69ba      	ldr	r2, [r7, #24]
 8002ae6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002ae8:	683b      	ldr	r3, [r7, #0]
 8002aea:	685b      	ldr	r3, [r3, #4]
 8002aec:	f003 0303 	and.w	r3, r3, #3
 8002af0:	2b03      	cmp	r3, #3
 8002af2:	d017      	beq.n	8002b24 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	68db      	ldr	r3, [r3, #12]
 8002af8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002afa:	69fb      	ldr	r3, [r7, #28]
 8002afc:	005b      	lsls	r3, r3, #1
 8002afe:	2203      	movs	r2, #3
 8002b00:	fa02 f303 	lsl.w	r3, r2, r3
 8002b04:	43db      	mvns	r3, r3
 8002b06:	69ba      	ldr	r2, [r7, #24]
 8002b08:	4013      	ands	r3, r2
 8002b0a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002b0c:	683b      	ldr	r3, [r7, #0]
 8002b0e:	689a      	ldr	r2, [r3, #8]
 8002b10:	69fb      	ldr	r3, [r7, #28]
 8002b12:	005b      	lsls	r3, r3, #1
 8002b14:	fa02 f303 	lsl.w	r3, r2, r3
 8002b18:	69ba      	ldr	r2, [r7, #24]
 8002b1a:	4313      	orrs	r3, r2
 8002b1c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	69ba      	ldr	r2, [r7, #24]
 8002b22:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002b24:	683b      	ldr	r3, [r7, #0]
 8002b26:	685b      	ldr	r3, [r3, #4]
 8002b28:	f003 0303 	and.w	r3, r3, #3
 8002b2c:	2b02      	cmp	r3, #2
 8002b2e:	d123      	bne.n	8002b78 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002b30:	69fb      	ldr	r3, [r7, #28]
 8002b32:	08da      	lsrs	r2, r3, #3
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	3208      	adds	r2, #8
 8002b38:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002b3c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002b3e:	69fb      	ldr	r3, [r7, #28]
 8002b40:	f003 0307 	and.w	r3, r3, #7
 8002b44:	009b      	lsls	r3, r3, #2
 8002b46:	220f      	movs	r2, #15
 8002b48:	fa02 f303 	lsl.w	r3, r2, r3
 8002b4c:	43db      	mvns	r3, r3
 8002b4e:	69ba      	ldr	r2, [r7, #24]
 8002b50:	4013      	ands	r3, r2
 8002b52:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002b54:	683b      	ldr	r3, [r7, #0]
 8002b56:	691a      	ldr	r2, [r3, #16]
 8002b58:	69fb      	ldr	r3, [r7, #28]
 8002b5a:	f003 0307 	and.w	r3, r3, #7
 8002b5e:	009b      	lsls	r3, r3, #2
 8002b60:	fa02 f303 	lsl.w	r3, r2, r3
 8002b64:	69ba      	ldr	r2, [r7, #24]
 8002b66:	4313      	orrs	r3, r2
 8002b68:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002b6a:	69fb      	ldr	r3, [r7, #28]
 8002b6c:	08da      	lsrs	r2, r3, #3
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	3208      	adds	r2, #8
 8002b72:	69b9      	ldr	r1, [r7, #24]
 8002b74:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002b7e:	69fb      	ldr	r3, [r7, #28]
 8002b80:	005b      	lsls	r3, r3, #1
 8002b82:	2203      	movs	r2, #3
 8002b84:	fa02 f303 	lsl.w	r3, r2, r3
 8002b88:	43db      	mvns	r3, r3
 8002b8a:	69ba      	ldr	r2, [r7, #24]
 8002b8c:	4013      	ands	r3, r2
 8002b8e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002b90:	683b      	ldr	r3, [r7, #0]
 8002b92:	685b      	ldr	r3, [r3, #4]
 8002b94:	f003 0203 	and.w	r2, r3, #3
 8002b98:	69fb      	ldr	r3, [r7, #28]
 8002b9a:	005b      	lsls	r3, r3, #1
 8002b9c:	fa02 f303 	lsl.w	r3, r2, r3
 8002ba0:	69ba      	ldr	r2, [r7, #24]
 8002ba2:	4313      	orrs	r3, r2
 8002ba4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	69ba      	ldr	r2, [r7, #24]
 8002baa:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002bac:	683b      	ldr	r3, [r7, #0]
 8002bae:	685b      	ldr	r3, [r3, #4]
 8002bb0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002bb4:	2b00      	cmp	r3, #0
 8002bb6:	f000 80c0 	beq.w	8002d3a <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002bba:	2300      	movs	r3, #0
 8002bbc:	60fb      	str	r3, [r7, #12]
 8002bbe:	4b66      	ldr	r3, [pc, #408]	@ (8002d58 <HAL_GPIO_Init+0x324>)
 8002bc0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002bc2:	4a65      	ldr	r2, [pc, #404]	@ (8002d58 <HAL_GPIO_Init+0x324>)
 8002bc4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002bc8:	6453      	str	r3, [r2, #68]	@ 0x44
 8002bca:	4b63      	ldr	r3, [pc, #396]	@ (8002d58 <HAL_GPIO_Init+0x324>)
 8002bcc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002bce:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002bd2:	60fb      	str	r3, [r7, #12]
 8002bd4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002bd6:	4a61      	ldr	r2, [pc, #388]	@ (8002d5c <HAL_GPIO_Init+0x328>)
 8002bd8:	69fb      	ldr	r3, [r7, #28]
 8002bda:	089b      	lsrs	r3, r3, #2
 8002bdc:	3302      	adds	r3, #2
 8002bde:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002be2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002be4:	69fb      	ldr	r3, [r7, #28]
 8002be6:	f003 0303 	and.w	r3, r3, #3
 8002bea:	009b      	lsls	r3, r3, #2
 8002bec:	220f      	movs	r2, #15
 8002bee:	fa02 f303 	lsl.w	r3, r2, r3
 8002bf2:	43db      	mvns	r3, r3
 8002bf4:	69ba      	ldr	r2, [r7, #24]
 8002bf6:	4013      	ands	r3, r2
 8002bf8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	4a58      	ldr	r2, [pc, #352]	@ (8002d60 <HAL_GPIO_Init+0x32c>)
 8002bfe:	4293      	cmp	r3, r2
 8002c00:	d037      	beq.n	8002c72 <HAL_GPIO_Init+0x23e>
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	4a57      	ldr	r2, [pc, #348]	@ (8002d64 <HAL_GPIO_Init+0x330>)
 8002c06:	4293      	cmp	r3, r2
 8002c08:	d031      	beq.n	8002c6e <HAL_GPIO_Init+0x23a>
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	4a56      	ldr	r2, [pc, #344]	@ (8002d68 <HAL_GPIO_Init+0x334>)
 8002c0e:	4293      	cmp	r3, r2
 8002c10:	d02b      	beq.n	8002c6a <HAL_GPIO_Init+0x236>
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	4a55      	ldr	r2, [pc, #340]	@ (8002d6c <HAL_GPIO_Init+0x338>)
 8002c16:	4293      	cmp	r3, r2
 8002c18:	d025      	beq.n	8002c66 <HAL_GPIO_Init+0x232>
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	4a54      	ldr	r2, [pc, #336]	@ (8002d70 <HAL_GPIO_Init+0x33c>)
 8002c1e:	4293      	cmp	r3, r2
 8002c20:	d01f      	beq.n	8002c62 <HAL_GPIO_Init+0x22e>
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	4a53      	ldr	r2, [pc, #332]	@ (8002d74 <HAL_GPIO_Init+0x340>)
 8002c26:	4293      	cmp	r3, r2
 8002c28:	d019      	beq.n	8002c5e <HAL_GPIO_Init+0x22a>
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	4a52      	ldr	r2, [pc, #328]	@ (8002d78 <HAL_GPIO_Init+0x344>)
 8002c2e:	4293      	cmp	r3, r2
 8002c30:	d013      	beq.n	8002c5a <HAL_GPIO_Init+0x226>
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	4a51      	ldr	r2, [pc, #324]	@ (8002d7c <HAL_GPIO_Init+0x348>)
 8002c36:	4293      	cmp	r3, r2
 8002c38:	d00d      	beq.n	8002c56 <HAL_GPIO_Init+0x222>
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	4a50      	ldr	r2, [pc, #320]	@ (8002d80 <HAL_GPIO_Init+0x34c>)
 8002c3e:	4293      	cmp	r3, r2
 8002c40:	d007      	beq.n	8002c52 <HAL_GPIO_Init+0x21e>
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	4a4f      	ldr	r2, [pc, #316]	@ (8002d84 <HAL_GPIO_Init+0x350>)
 8002c46:	4293      	cmp	r3, r2
 8002c48:	d101      	bne.n	8002c4e <HAL_GPIO_Init+0x21a>
 8002c4a:	2309      	movs	r3, #9
 8002c4c:	e012      	b.n	8002c74 <HAL_GPIO_Init+0x240>
 8002c4e:	230a      	movs	r3, #10
 8002c50:	e010      	b.n	8002c74 <HAL_GPIO_Init+0x240>
 8002c52:	2308      	movs	r3, #8
 8002c54:	e00e      	b.n	8002c74 <HAL_GPIO_Init+0x240>
 8002c56:	2307      	movs	r3, #7
 8002c58:	e00c      	b.n	8002c74 <HAL_GPIO_Init+0x240>
 8002c5a:	2306      	movs	r3, #6
 8002c5c:	e00a      	b.n	8002c74 <HAL_GPIO_Init+0x240>
 8002c5e:	2305      	movs	r3, #5
 8002c60:	e008      	b.n	8002c74 <HAL_GPIO_Init+0x240>
 8002c62:	2304      	movs	r3, #4
 8002c64:	e006      	b.n	8002c74 <HAL_GPIO_Init+0x240>
 8002c66:	2303      	movs	r3, #3
 8002c68:	e004      	b.n	8002c74 <HAL_GPIO_Init+0x240>
 8002c6a:	2302      	movs	r3, #2
 8002c6c:	e002      	b.n	8002c74 <HAL_GPIO_Init+0x240>
 8002c6e:	2301      	movs	r3, #1
 8002c70:	e000      	b.n	8002c74 <HAL_GPIO_Init+0x240>
 8002c72:	2300      	movs	r3, #0
 8002c74:	69fa      	ldr	r2, [r7, #28]
 8002c76:	f002 0203 	and.w	r2, r2, #3
 8002c7a:	0092      	lsls	r2, r2, #2
 8002c7c:	4093      	lsls	r3, r2
 8002c7e:	69ba      	ldr	r2, [r7, #24]
 8002c80:	4313      	orrs	r3, r2
 8002c82:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002c84:	4935      	ldr	r1, [pc, #212]	@ (8002d5c <HAL_GPIO_Init+0x328>)
 8002c86:	69fb      	ldr	r3, [r7, #28]
 8002c88:	089b      	lsrs	r3, r3, #2
 8002c8a:	3302      	adds	r3, #2
 8002c8c:	69ba      	ldr	r2, [r7, #24]
 8002c8e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002c92:	4b3d      	ldr	r3, [pc, #244]	@ (8002d88 <HAL_GPIO_Init+0x354>)
 8002c94:	689b      	ldr	r3, [r3, #8]
 8002c96:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002c98:	693b      	ldr	r3, [r7, #16]
 8002c9a:	43db      	mvns	r3, r3
 8002c9c:	69ba      	ldr	r2, [r7, #24]
 8002c9e:	4013      	ands	r3, r2
 8002ca0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002ca2:	683b      	ldr	r3, [r7, #0]
 8002ca4:	685b      	ldr	r3, [r3, #4]
 8002ca6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002caa:	2b00      	cmp	r3, #0
 8002cac:	d003      	beq.n	8002cb6 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8002cae:	69ba      	ldr	r2, [r7, #24]
 8002cb0:	693b      	ldr	r3, [r7, #16]
 8002cb2:	4313      	orrs	r3, r2
 8002cb4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002cb6:	4a34      	ldr	r2, [pc, #208]	@ (8002d88 <HAL_GPIO_Init+0x354>)
 8002cb8:	69bb      	ldr	r3, [r7, #24]
 8002cba:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002cbc:	4b32      	ldr	r3, [pc, #200]	@ (8002d88 <HAL_GPIO_Init+0x354>)
 8002cbe:	68db      	ldr	r3, [r3, #12]
 8002cc0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002cc2:	693b      	ldr	r3, [r7, #16]
 8002cc4:	43db      	mvns	r3, r3
 8002cc6:	69ba      	ldr	r2, [r7, #24]
 8002cc8:	4013      	ands	r3, r2
 8002cca:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002ccc:	683b      	ldr	r3, [r7, #0]
 8002cce:	685b      	ldr	r3, [r3, #4]
 8002cd0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002cd4:	2b00      	cmp	r3, #0
 8002cd6:	d003      	beq.n	8002ce0 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8002cd8:	69ba      	ldr	r2, [r7, #24]
 8002cda:	693b      	ldr	r3, [r7, #16]
 8002cdc:	4313      	orrs	r3, r2
 8002cde:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002ce0:	4a29      	ldr	r2, [pc, #164]	@ (8002d88 <HAL_GPIO_Init+0x354>)
 8002ce2:	69bb      	ldr	r3, [r7, #24]
 8002ce4:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002ce6:	4b28      	ldr	r3, [pc, #160]	@ (8002d88 <HAL_GPIO_Init+0x354>)
 8002ce8:	685b      	ldr	r3, [r3, #4]
 8002cea:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002cec:	693b      	ldr	r3, [r7, #16]
 8002cee:	43db      	mvns	r3, r3
 8002cf0:	69ba      	ldr	r2, [r7, #24]
 8002cf2:	4013      	ands	r3, r2
 8002cf4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002cf6:	683b      	ldr	r3, [r7, #0]
 8002cf8:	685b      	ldr	r3, [r3, #4]
 8002cfa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002cfe:	2b00      	cmp	r3, #0
 8002d00:	d003      	beq.n	8002d0a <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8002d02:	69ba      	ldr	r2, [r7, #24]
 8002d04:	693b      	ldr	r3, [r7, #16]
 8002d06:	4313      	orrs	r3, r2
 8002d08:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002d0a:	4a1f      	ldr	r2, [pc, #124]	@ (8002d88 <HAL_GPIO_Init+0x354>)
 8002d0c:	69bb      	ldr	r3, [r7, #24]
 8002d0e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002d10:	4b1d      	ldr	r3, [pc, #116]	@ (8002d88 <HAL_GPIO_Init+0x354>)
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002d16:	693b      	ldr	r3, [r7, #16]
 8002d18:	43db      	mvns	r3, r3
 8002d1a:	69ba      	ldr	r2, [r7, #24]
 8002d1c:	4013      	ands	r3, r2
 8002d1e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002d20:	683b      	ldr	r3, [r7, #0]
 8002d22:	685b      	ldr	r3, [r3, #4]
 8002d24:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002d28:	2b00      	cmp	r3, #0
 8002d2a:	d003      	beq.n	8002d34 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8002d2c:	69ba      	ldr	r2, [r7, #24]
 8002d2e:	693b      	ldr	r3, [r7, #16]
 8002d30:	4313      	orrs	r3, r2
 8002d32:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002d34:	4a14      	ldr	r2, [pc, #80]	@ (8002d88 <HAL_GPIO_Init+0x354>)
 8002d36:	69bb      	ldr	r3, [r7, #24]
 8002d38:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002d3a:	69fb      	ldr	r3, [r7, #28]
 8002d3c:	3301      	adds	r3, #1
 8002d3e:	61fb      	str	r3, [r7, #28]
 8002d40:	69fb      	ldr	r3, [r7, #28]
 8002d42:	2b0f      	cmp	r3, #15
 8002d44:	f67f ae84 	bls.w	8002a50 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002d48:	bf00      	nop
 8002d4a:	bf00      	nop
 8002d4c:	3724      	adds	r7, #36	@ 0x24
 8002d4e:	46bd      	mov	sp, r7
 8002d50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d54:	4770      	bx	lr
 8002d56:	bf00      	nop
 8002d58:	40023800 	.word	0x40023800
 8002d5c:	40013800 	.word	0x40013800
 8002d60:	40020000 	.word	0x40020000
 8002d64:	40020400 	.word	0x40020400
 8002d68:	40020800 	.word	0x40020800
 8002d6c:	40020c00 	.word	0x40020c00
 8002d70:	40021000 	.word	0x40021000
 8002d74:	40021400 	.word	0x40021400
 8002d78:	40021800 	.word	0x40021800
 8002d7c:	40021c00 	.word	0x40021c00
 8002d80:	40022000 	.word	0x40022000
 8002d84:	40022400 	.word	0x40022400
 8002d88:	40013c00 	.word	0x40013c00

08002d8c <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8002d8c:	b480      	push	{r7}
 8002d8e:	b087      	sub	sp, #28
 8002d90:	af00      	add	r7, sp, #0
 8002d92:	6078      	str	r0, [r7, #4]
 8002d94:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002d96:	2300      	movs	r3, #0
 8002d98:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00U;
 8002d9a:	2300      	movs	r3, #0
 8002d9c:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00U;
 8002d9e:	2300      	movs	r3, #0
 8002da0:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  
  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002da2:	2300      	movs	r3, #0
 8002da4:	617b      	str	r3, [r7, #20]
 8002da6:	e0d9      	b.n	8002f5c <HAL_GPIO_DeInit+0x1d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002da8:	2201      	movs	r2, #1
 8002daa:	697b      	ldr	r3, [r7, #20]
 8002dac:	fa02 f303 	lsl.w	r3, r2, r3
 8002db0:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 8002db2:	683a      	ldr	r2, [r7, #0]
 8002db4:	693b      	ldr	r3, [r7, #16]
 8002db6:	4013      	ands	r3, r2
 8002db8:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
 8002dba:	68fa      	ldr	r2, [r7, #12]
 8002dbc:	693b      	ldr	r3, [r7, #16]
 8002dbe:	429a      	cmp	r2, r3
 8002dc0:	f040 80c9 	bne.w	8002f56 <HAL_GPIO_DeInit+0x1ca>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2U];
 8002dc4:	4a6b      	ldr	r2, [pc, #428]	@ (8002f74 <HAL_GPIO_DeInit+0x1e8>)
 8002dc6:	697b      	ldr	r3, [r7, #20]
 8002dc8:	089b      	lsrs	r3, r3, #2
 8002dca:	3302      	adds	r3, #2
 8002dcc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002dd0:	60bb      	str	r3, [r7, #8]
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 8002dd2:	697b      	ldr	r3, [r7, #20]
 8002dd4:	f003 0303 	and.w	r3, r3, #3
 8002dd8:	009b      	lsls	r3, r3, #2
 8002dda:	220f      	movs	r2, #15
 8002ddc:	fa02 f303 	lsl.w	r3, r2, r3
 8002de0:	68ba      	ldr	r2, [r7, #8]
 8002de2:	4013      	ands	r3, r2
 8002de4:	60bb      	str	r3, [r7, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	4a63      	ldr	r2, [pc, #396]	@ (8002f78 <HAL_GPIO_DeInit+0x1ec>)
 8002dea:	4293      	cmp	r3, r2
 8002dec:	d037      	beq.n	8002e5e <HAL_GPIO_DeInit+0xd2>
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	4a62      	ldr	r2, [pc, #392]	@ (8002f7c <HAL_GPIO_DeInit+0x1f0>)
 8002df2:	4293      	cmp	r3, r2
 8002df4:	d031      	beq.n	8002e5a <HAL_GPIO_DeInit+0xce>
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	4a61      	ldr	r2, [pc, #388]	@ (8002f80 <HAL_GPIO_DeInit+0x1f4>)
 8002dfa:	4293      	cmp	r3, r2
 8002dfc:	d02b      	beq.n	8002e56 <HAL_GPIO_DeInit+0xca>
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	4a60      	ldr	r2, [pc, #384]	@ (8002f84 <HAL_GPIO_DeInit+0x1f8>)
 8002e02:	4293      	cmp	r3, r2
 8002e04:	d025      	beq.n	8002e52 <HAL_GPIO_DeInit+0xc6>
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	4a5f      	ldr	r2, [pc, #380]	@ (8002f88 <HAL_GPIO_DeInit+0x1fc>)
 8002e0a:	4293      	cmp	r3, r2
 8002e0c:	d01f      	beq.n	8002e4e <HAL_GPIO_DeInit+0xc2>
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	4a5e      	ldr	r2, [pc, #376]	@ (8002f8c <HAL_GPIO_DeInit+0x200>)
 8002e12:	4293      	cmp	r3, r2
 8002e14:	d019      	beq.n	8002e4a <HAL_GPIO_DeInit+0xbe>
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	4a5d      	ldr	r2, [pc, #372]	@ (8002f90 <HAL_GPIO_DeInit+0x204>)
 8002e1a:	4293      	cmp	r3, r2
 8002e1c:	d013      	beq.n	8002e46 <HAL_GPIO_DeInit+0xba>
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	4a5c      	ldr	r2, [pc, #368]	@ (8002f94 <HAL_GPIO_DeInit+0x208>)
 8002e22:	4293      	cmp	r3, r2
 8002e24:	d00d      	beq.n	8002e42 <HAL_GPIO_DeInit+0xb6>
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	4a5b      	ldr	r2, [pc, #364]	@ (8002f98 <HAL_GPIO_DeInit+0x20c>)
 8002e2a:	4293      	cmp	r3, r2
 8002e2c:	d007      	beq.n	8002e3e <HAL_GPIO_DeInit+0xb2>
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	4a5a      	ldr	r2, [pc, #360]	@ (8002f9c <HAL_GPIO_DeInit+0x210>)
 8002e32:	4293      	cmp	r3, r2
 8002e34:	d101      	bne.n	8002e3a <HAL_GPIO_DeInit+0xae>
 8002e36:	2309      	movs	r3, #9
 8002e38:	e012      	b.n	8002e60 <HAL_GPIO_DeInit+0xd4>
 8002e3a:	230a      	movs	r3, #10
 8002e3c:	e010      	b.n	8002e60 <HAL_GPIO_DeInit+0xd4>
 8002e3e:	2308      	movs	r3, #8
 8002e40:	e00e      	b.n	8002e60 <HAL_GPIO_DeInit+0xd4>
 8002e42:	2307      	movs	r3, #7
 8002e44:	e00c      	b.n	8002e60 <HAL_GPIO_DeInit+0xd4>
 8002e46:	2306      	movs	r3, #6
 8002e48:	e00a      	b.n	8002e60 <HAL_GPIO_DeInit+0xd4>
 8002e4a:	2305      	movs	r3, #5
 8002e4c:	e008      	b.n	8002e60 <HAL_GPIO_DeInit+0xd4>
 8002e4e:	2304      	movs	r3, #4
 8002e50:	e006      	b.n	8002e60 <HAL_GPIO_DeInit+0xd4>
 8002e52:	2303      	movs	r3, #3
 8002e54:	e004      	b.n	8002e60 <HAL_GPIO_DeInit+0xd4>
 8002e56:	2302      	movs	r3, #2
 8002e58:	e002      	b.n	8002e60 <HAL_GPIO_DeInit+0xd4>
 8002e5a:	2301      	movs	r3, #1
 8002e5c:	e000      	b.n	8002e60 <HAL_GPIO_DeInit+0xd4>
 8002e5e:	2300      	movs	r3, #0
 8002e60:	697a      	ldr	r2, [r7, #20]
 8002e62:	f002 0203 	and.w	r2, r2, #3
 8002e66:	0092      	lsls	r2, r2, #2
 8002e68:	4093      	lsls	r3, r2
 8002e6a:	68ba      	ldr	r2, [r7, #8]
 8002e6c:	429a      	cmp	r2, r3
 8002e6e:	d132      	bne.n	8002ed6 <HAL_GPIO_DeInit+0x14a>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 8002e70:	4b4b      	ldr	r3, [pc, #300]	@ (8002fa0 <HAL_GPIO_DeInit+0x214>)
 8002e72:	681a      	ldr	r2, [r3, #0]
 8002e74:	68fb      	ldr	r3, [r7, #12]
 8002e76:	43db      	mvns	r3, r3
 8002e78:	4949      	ldr	r1, [pc, #292]	@ (8002fa0 <HAL_GPIO_DeInit+0x214>)
 8002e7a:	4013      	ands	r3, r2
 8002e7c:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 8002e7e:	4b48      	ldr	r3, [pc, #288]	@ (8002fa0 <HAL_GPIO_DeInit+0x214>)
 8002e80:	685a      	ldr	r2, [r3, #4]
 8002e82:	68fb      	ldr	r3, [r7, #12]
 8002e84:	43db      	mvns	r3, r3
 8002e86:	4946      	ldr	r1, [pc, #280]	@ (8002fa0 <HAL_GPIO_DeInit+0x214>)
 8002e88:	4013      	ands	r3, r2
 8002e8a:	604b      	str	r3, [r1, #4]
        
        /* Clear Rising Falling edge configuration */
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 8002e8c:	4b44      	ldr	r3, [pc, #272]	@ (8002fa0 <HAL_GPIO_DeInit+0x214>)
 8002e8e:	68da      	ldr	r2, [r3, #12]
 8002e90:	68fb      	ldr	r3, [r7, #12]
 8002e92:	43db      	mvns	r3, r3
 8002e94:	4942      	ldr	r1, [pc, #264]	@ (8002fa0 <HAL_GPIO_DeInit+0x214>)
 8002e96:	4013      	ands	r3, r2
 8002e98:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 8002e9a:	4b41      	ldr	r3, [pc, #260]	@ (8002fa0 <HAL_GPIO_DeInit+0x214>)
 8002e9c:	689a      	ldr	r2, [r3, #8]
 8002e9e:	68fb      	ldr	r3, [r7, #12]
 8002ea0:	43db      	mvns	r3, r3
 8002ea2:	493f      	ldr	r1, [pc, #252]	@ (8002fa0 <HAL_GPIO_DeInit+0x214>)
 8002ea4:	4013      	ands	r3, r2
 8002ea6:	608b      	str	r3, [r1, #8]

        /* Configure the External Interrupt or event for the current IO */
        tmp = 0x0FU << (4U * (position & 0x03U));
 8002ea8:	697b      	ldr	r3, [r7, #20]
 8002eaa:	f003 0303 	and.w	r3, r3, #3
 8002eae:	009b      	lsls	r3, r3, #2
 8002eb0:	220f      	movs	r2, #15
 8002eb2:	fa02 f303 	lsl.w	r3, r2, r3
 8002eb6:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 8002eb8:	4a2e      	ldr	r2, [pc, #184]	@ (8002f74 <HAL_GPIO_DeInit+0x1e8>)
 8002eba:	697b      	ldr	r3, [r7, #20]
 8002ebc:	089b      	lsrs	r3, r3, #2
 8002ebe:	3302      	adds	r3, #2
 8002ec0:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8002ec4:	68bb      	ldr	r3, [r7, #8]
 8002ec6:	43da      	mvns	r2, r3
 8002ec8:	482a      	ldr	r0, [pc, #168]	@ (8002f74 <HAL_GPIO_DeInit+0x1e8>)
 8002eca:	697b      	ldr	r3, [r7, #20]
 8002ecc:	089b      	lsrs	r3, r3, #2
 8002ece:	400a      	ands	r2, r1
 8002ed0:	3302      	adds	r3, #2
 8002ed2:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	681a      	ldr	r2, [r3, #0]
 8002eda:	697b      	ldr	r3, [r7, #20]
 8002edc:	005b      	lsls	r3, r3, #1
 8002ede:	2103      	movs	r1, #3
 8002ee0:	fa01 f303 	lsl.w	r3, r1, r3
 8002ee4:	43db      	mvns	r3, r3
 8002ee6:	401a      	ands	r2, r3
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002eec:	697b      	ldr	r3, [r7, #20]
 8002eee:	08da      	lsrs	r2, r3, #3
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	3208      	adds	r2, #8
 8002ef4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8002ef8:	697b      	ldr	r3, [r7, #20]
 8002efa:	f003 0307 	and.w	r3, r3, #7
 8002efe:	009b      	lsls	r3, r3, #2
 8002f00:	220f      	movs	r2, #15
 8002f02:	fa02 f303 	lsl.w	r3, r2, r3
 8002f06:	43db      	mvns	r3, r3
 8002f08:	697a      	ldr	r2, [r7, #20]
 8002f0a:	08d2      	lsrs	r2, r2, #3
 8002f0c:	4019      	ands	r1, r3
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	3208      	adds	r2, #8
 8002f12:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	68da      	ldr	r2, [r3, #12]
 8002f1a:	697b      	ldr	r3, [r7, #20]
 8002f1c:	005b      	lsls	r3, r3, #1
 8002f1e:	2103      	movs	r1, #3
 8002f20:	fa01 f303 	lsl.w	r3, r1, r3
 8002f24:	43db      	mvns	r3, r3
 8002f26:	401a      	ands	r2, r3
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	685a      	ldr	r2, [r3, #4]
 8002f30:	2101      	movs	r1, #1
 8002f32:	697b      	ldr	r3, [r7, #20]
 8002f34:	fa01 f303 	lsl.w	r3, r1, r3
 8002f38:	43db      	mvns	r3, r3
 8002f3a:	401a      	ands	r2, r3
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	689a      	ldr	r2, [r3, #8]
 8002f44:	697b      	ldr	r3, [r7, #20]
 8002f46:	005b      	lsls	r3, r3, #1
 8002f48:	2103      	movs	r1, #3
 8002f4a:	fa01 f303 	lsl.w	r3, r1, r3
 8002f4e:	43db      	mvns	r3, r3
 8002f50:	401a      	ands	r2, r3
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	609a      	str	r2, [r3, #8]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002f56:	697b      	ldr	r3, [r7, #20]
 8002f58:	3301      	adds	r3, #1
 8002f5a:	617b      	str	r3, [r7, #20]
 8002f5c:	697b      	ldr	r3, [r7, #20]
 8002f5e:	2b0f      	cmp	r3, #15
 8002f60:	f67f af22 	bls.w	8002da8 <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 8002f64:	bf00      	nop
 8002f66:	bf00      	nop
 8002f68:	371c      	adds	r7, #28
 8002f6a:	46bd      	mov	sp, r7
 8002f6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f70:	4770      	bx	lr
 8002f72:	bf00      	nop
 8002f74:	40013800 	.word	0x40013800
 8002f78:	40020000 	.word	0x40020000
 8002f7c:	40020400 	.word	0x40020400
 8002f80:	40020800 	.word	0x40020800
 8002f84:	40020c00 	.word	0x40020c00
 8002f88:	40021000 	.word	0x40021000
 8002f8c:	40021400 	.word	0x40021400
 8002f90:	40021800 	.word	0x40021800
 8002f94:	40021c00 	.word	0x40021c00
 8002f98:	40022000 	.word	0x40022000
 8002f9c:	40022400 	.word	0x40022400
 8002fa0:	40013c00 	.word	0x40013c00

08002fa4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002fa4:	b480      	push	{r7}
 8002fa6:	b083      	sub	sp, #12
 8002fa8:	af00      	add	r7, sp, #0
 8002faa:	6078      	str	r0, [r7, #4]
 8002fac:	460b      	mov	r3, r1
 8002fae:	807b      	strh	r3, [r7, #2]
 8002fb0:	4613      	mov	r3, r2
 8002fb2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002fb4:	787b      	ldrb	r3, [r7, #1]
 8002fb6:	2b00      	cmp	r3, #0
 8002fb8:	d003      	beq.n	8002fc2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002fba:	887a      	ldrh	r2, [r7, #2]
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002fc0:	e003      	b.n	8002fca <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002fc2:	887b      	ldrh	r3, [r7, #2]
 8002fc4:	041a      	lsls	r2, r3, #16
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	619a      	str	r2, [r3, #24]
}
 8002fca:	bf00      	nop
 8002fcc:	370c      	adds	r7, #12
 8002fce:	46bd      	mov	sp, r7
 8002fd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fd4:	4770      	bx	lr
	...

08002fd8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002fd8:	b580      	push	{r7, lr}
 8002fda:	b084      	sub	sp, #16
 8002fdc:	af00      	add	r7, sp, #0
 8002fde:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	2b00      	cmp	r3, #0
 8002fe4:	d101      	bne.n	8002fea <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002fe6:	2301      	movs	r3, #1
 8002fe8:	e12b      	b.n	8003242 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002ff0:	b2db      	uxtb	r3, r3
 8002ff2:	2b00      	cmp	r3, #0
 8002ff4:	d106      	bne.n	8003004 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	2200      	movs	r2, #0
 8002ffa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002ffe:	6878      	ldr	r0, [r7, #4]
 8003000:	f7fe fd88 	bl	8001b14 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	2224      	movs	r2, #36	@ 0x24
 8003008:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	681a      	ldr	r2, [r3, #0]
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	f022 0201 	bic.w	r2, r2, #1
 800301a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	681a      	ldr	r2, [r3, #0]
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800302a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	681a      	ldr	r2, [r3, #0]
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800303a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 800303c:	f001 ff06 	bl	8004e4c <HAL_RCC_GetPCLK1Freq>
 8003040:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	685b      	ldr	r3, [r3, #4]
 8003046:	4a81      	ldr	r2, [pc, #516]	@ (800324c <HAL_I2C_Init+0x274>)
 8003048:	4293      	cmp	r3, r2
 800304a:	d807      	bhi.n	800305c <HAL_I2C_Init+0x84>
 800304c:	68fb      	ldr	r3, [r7, #12]
 800304e:	4a80      	ldr	r2, [pc, #512]	@ (8003250 <HAL_I2C_Init+0x278>)
 8003050:	4293      	cmp	r3, r2
 8003052:	bf94      	ite	ls
 8003054:	2301      	movls	r3, #1
 8003056:	2300      	movhi	r3, #0
 8003058:	b2db      	uxtb	r3, r3
 800305a:	e006      	b.n	800306a <HAL_I2C_Init+0x92>
 800305c:	68fb      	ldr	r3, [r7, #12]
 800305e:	4a7d      	ldr	r2, [pc, #500]	@ (8003254 <HAL_I2C_Init+0x27c>)
 8003060:	4293      	cmp	r3, r2
 8003062:	bf94      	ite	ls
 8003064:	2301      	movls	r3, #1
 8003066:	2300      	movhi	r3, #0
 8003068:	b2db      	uxtb	r3, r3
 800306a:	2b00      	cmp	r3, #0
 800306c:	d001      	beq.n	8003072 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800306e:	2301      	movs	r3, #1
 8003070:	e0e7      	b.n	8003242 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003072:	68fb      	ldr	r3, [r7, #12]
 8003074:	4a78      	ldr	r2, [pc, #480]	@ (8003258 <HAL_I2C_Init+0x280>)
 8003076:	fba2 2303 	umull	r2, r3, r2, r3
 800307a:	0c9b      	lsrs	r3, r3, #18
 800307c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	685b      	ldr	r3, [r3, #4]
 8003084:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	68ba      	ldr	r2, [r7, #8]
 800308e:	430a      	orrs	r2, r1
 8003090:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	6a1b      	ldr	r3, [r3, #32]
 8003098:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	685b      	ldr	r3, [r3, #4]
 80030a0:	4a6a      	ldr	r2, [pc, #424]	@ (800324c <HAL_I2C_Init+0x274>)
 80030a2:	4293      	cmp	r3, r2
 80030a4:	d802      	bhi.n	80030ac <HAL_I2C_Init+0xd4>
 80030a6:	68bb      	ldr	r3, [r7, #8]
 80030a8:	3301      	adds	r3, #1
 80030aa:	e009      	b.n	80030c0 <HAL_I2C_Init+0xe8>
 80030ac:	68bb      	ldr	r3, [r7, #8]
 80030ae:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 80030b2:	fb02 f303 	mul.w	r3, r2, r3
 80030b6:	4a69      	ldr	r2, [pc, #420]	@ (800325c <HAL_I2C_Init+0x284>)
 80030b8:	fba2 2303 	umull	r2, r3, r2, r3
 80030bc:	099b      	lsrs	r3, r3, #6
 80030be:	3301      	adds	r3, #1
 80030c0:	687a      	ldr	r2, [r7, #4]
 80030c2:	6812      	ldr	r2, [r2, #0]
 80030c4:	430b      	orrs	r3, r1
 80030c6:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	69db      	ldr	r3, [r3, #28]
 80030ce:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 80030d2:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	685b      	ldr	r3, [r3, #4]
 80030da:	495c      	ldr	r1, [pc, #368]	@ (800324c <HAL_I2C_Init+0x274>)
 80030dc:	428b      	cmp	r3, r1
 80030de:	d819      	bhi.n	8003114 <HAL_I2C_Init+0x13c>
 80030e0:	68fb      	ldr	r3, [r7, #12]
 80030e2:	1e59      	subs	r1, r3, #1
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	685b      	ldr	r3, [r3, #4]
 80030e8:	005b      	lsls	r3, r3, #1
 80030ea:	fbb1 f3f3 	udiv	r3, r1, r3
 80030ee:	1c59      	adds	r1, r3, #1
 80030f0:	f640 73fc 	movw	r3, #4092	@ 0xffc
 80030f4:	400b      	ands	r3, r1
 80030f6:	2b00      	cmp	r3, #0
 80030f8:	d00a      	beq.n	8003110 <HAL_I2C_Init+0x138>
 80030fa:	68fb      	ldr	r3, [r7, #12]
 80030fc:	1e59      	subs	r1, r3, #1
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	685b      	ldr	r3, [r3, #4]
 8003102:	005b      	lsls	r3, r3, #1
 8003104:	fbb1 f3f3 	udiv	r3, r1, r3
 8003108:	3301      	adds	r3, #1
 800310a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800310e:	e051      	b.n	80031b4 <HAL_I2C_Init+0x1dc>
 8003110:	2304      	movs	r3, #4
 8003112:	e04f      	b.n	80031b4 <HAL_I2C_Init+0x1dc>
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	689b      	ldr	r3, [r3, #8]
 8003118:	2b00      	cmp	r3, #0
 800311a:	d111      	bne.n	8003140 <HAL_I2C_Init+0x168>
 800311c:	68fb      	ldr	r3, [r7, #12]
 800311e:	1e58      	subs	r0, r3, #1
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	6859      	ldr	r1, [r3, #4]
 8003124:	460b      	mov	r3, r1
 8003126:	005b      	lsls	r3, r3, #1
 8003128:	440b      	add	r3, r1
 800312a:	fbb0 f3f3 	udiv	r3, r0, r3
 800312e:	3301      	adds	r3, #1
 8003130:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003134:	2b00      	cmp	r3, #0
 8003136:	bf0c      	ite	eq
 8003138:	2301      	moveq	r3, #1
 800313a:	2300      	movne	r3, #0
 800313c:	b2db      	uxtb	r3, r3
 800313e:	e012      	b.n	8003166 <HAL_I2C_Init+0x18e>
 8003140:	68fb      	ldr	r3, [r7, #12]
 8003142:	1e58      	subs	r0, r3, #1
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	6859      	ldr	r1, [r3, #4]
 8003148:	460b      	mov	r3, r1
 800314a:	009b      	lsls	r3, r3, #2
 800314c:	440b      	add	r3, r1
 800314e:	0099      	lsls	r1, r3, #2
 8003150:	440b      	add	r3, r1
 8003152:	fbb0 f3f3 	udiv	r3, r0, r3
 8003156:	3301      	adds	r3, #1
 8003158:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800315c:	2b00      	cmp	r3, #0
 800315e:	bf0c      	ite	eq
 8003160:	2301      	moveq	r3, #1
 8003162:	2300      	movne	r3, #0
 8003164:	b2db      	uxtb	r3, r3
 8003166:	2b00      	cmp	r3, #0
 8003168:	d001      	beq.n	800316e <HAL_I2C_Init+0x196>
 800316a:	2301      	movs	r3, #1
 800316c:	e022      	b.n	80031b4 <HAL_I2C_Init+0x1dc>
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	689b      	ldr	r3, [r3, #8]
 8003172:	2b00      	cmp	r3, #0
 8003174:	d10e      	bne.n	8003194 <HAL_I2C_Init+0x1bc>
 8003176:	68fb      	ldr	r3, [r7, #12]
 8003178:	1e58      	subs	r0, r3, #1
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	6859      	ldr	r1, [r3, #4]
 800317e:	460b      	mov	r3, r1
 8003180:	005b      	lsls	r3, r3, #1
 8003182:	440b      	add	r3, r1
 8003184:	fbb0 f3f3 	udiv	r3, r0, r3
 8003188:	3301      	adds	r3, #1
 800318a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800318e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003192:	e00f      	b.n	80031b4 <HAL_I2C_Init+0x1dc>
 8003194:	68fb      	ldr	r3, [r7, #12]
 8003196:	1e58      	subs	r0, r3, #1
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	6859      	ldr	r1, [r3, #4]
 800319c:	460b      	mov	r3, r1
 800319e:	009b      	lsls	r3, r3, #2
 80031a0:	440b      	add	r3, r1
 80031a2:	0099      	lsls	r1, r3, #2
 80031a4:	440b      	add	r3, r1
 80031a6:	fbb0 f3f3 	udiv	r3, r0, r3
 80031aa:	3301      	adds	r3, #1
 80031ac:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80031b0:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80031b4:	6879      	ldr	r1, [r7, #4]
 80031b6:	6809      	ldr	r1, [r1, #0]
 80031b8:	4313      	orrs	r3, r2
 80031ba:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	69da      	ldr	r2, [r3, #28]
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	6a1b      	ldr	r3, [r3, #32]
 80031ce:	431a      	orrs	r2, r3
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	430a      	orrs	r2, r1
 80031d6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	689b      	ldr	r3, [r3, #8]
 80031de:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 80031e2:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80031e6:	687a      	ldr	r2, [r7, #4]
 80031e8:	6911      	ldr	r1, [r2, #16]
 80031ea:	687a      	ldr	r2, [r7, #4]
 80031ec:	68d2      	ldr	r2, [r2, #12]
 80031ee:	4311      	orrs	r1, r2
 80031f0:	687a      	ldr	r2, [r7, #4]
 80031f2:	6812      	ldr	r2, [r2, #0]
 80031f4:	430b      	orrs	r3, r1
 80031f6:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	68db      	ldr	r3, [r3, #12]
 80031fe:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	695a      	ldr	r2, [r3, #20]
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	699b      	ldr	r3, [r3, #24]
 800320a:	431a      	orrs	r2, r3
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	430a      	orrs	r2, r1
 8003212:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	681a      	ldr	r2, [r3, #0]
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	f042 0201 	orr.w	r2, r2, #1
 8003222:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	2200      	movs	r2, #0
 8003228:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	2220      	movs	r2, #32
 800322e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	2200      	movs	r2, #0
 8003236:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	2200      	movs	r2, #0
 800323c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8003240:	2300      	movs	r3, #0
}
 8003242:	4618      	mov	r0, r3
 8003244:	3710      	adds	r7, #16
 8003246:	46bd      	mov	sp, r7
 8003248:	bd80      	pop	{r7, pc}
 800324a:	bf00      	nop
 800324c:	000186a0 	.word	0x000186a0
 8003250:	001e847f 	.word	0x001e847f
 8003254:	003d08ff 	.word	0x003d08ff
 8003258:	431bde83 	.word	0x431bde83
 800325c:	10624dd3 	.word	0x10624dd3

08003260 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003260:	b580      	push	{r7, lr}
 8003262:	b088      	sub	sp, #32
 8003264:	af02      	add	r7, sp, #8
 8003266:	60f8      	str	r0, [r7, #12]
 8003268:	4608      	mov	r0, r1
 800326a:	4611      	mov	r1, r2
 800326c:	461a      	mov	r2, r3
 800326e:	4603      	mov	r3, r0
 8003270:	817b      	strh	r3, [r7, #10]
 8003272:	460b      	mov	r3, r1
 8003274:	813b      	strh	r3, [r7, #8]
 8003276:	4613      	mov	r3, r2
 8003278:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800327a:	f7ff fa67 	bl	800274c <HAL_GetTick>
 800327e:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003280:	68fb      	ldr	r3, [r7, #12]
 8003282:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003286:	b2db      	uxtb	r3, r3
 8003288:	2b20      	cmp	r3, #32
 800328a:	f040 80d9 	bne.w	8003440 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800328e:	697b      	ldr	r3, [r7, #20]
 8003290:	9300      	str	r3, [sp, #0]
 8003292:	2319      	movs	r3, #25
 8003294:	2201      	movs	r2, #1
 8003296:	496d      	ldr	r1, [pc, #436]	@ (800344c <HAL_I2C_Mem_Write+0x1ec>)
 8003298:	68f8      	ldr	r0, [r7, #12]
 800329a:	f000 fc8b 	bl	8003bb4 <I2C_WaitOnFlagUntilTimeout>
 800329e:	4603      	mov	r3, r0
 80032a0:	2b00      	cmp	r3, #0
 80032a2:	d001      	beq.n	80032a8 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 80032a4:	2302      	movs	r3, #2
 80032a6:	e0cc      	b.n	8003442 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80032a8:	68fb      	ldr	r3, [r7, #12]
 80032aa:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80032ae:	2b01      	cmp	r3, #1
 80032b0:	d101      	bne.n	80032b6 <HAL_I2C_Mem_Write+0x56>
 80032b2:	2302      	movs	r3, #2
 80032b4:	e0c5      	b.n	8003442 <HAL_I2C_Mem_Write+0x1e2>
 80032b6:	68fb      	ldr	r3, [r7, #12]
 80032b8:	2201      	movs	r2, #1
 80032ba:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80032be:	68fb      	ldr	r3, [r7, #12]
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	f003 0301 	and.w	r3, r3, #1
 80032c8:	2b01      	cmp	r3, #1
 80032ca:	d007      	beq.n	80032dc <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80032cc:	68fb      	ldr	r3, [r7, #12]
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	681a      	ldr	r2, [r3, #0]
 80032d2:	68fb      	ldr	r3, [r7, #12]
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	f042 0201 	orr.w	r2, r2, #1
 80032da:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80032dc:	68fb      	ldr	r3, [r7, #12]
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	681a      	ldr	r2, [r3, #0]
 80032e2:	68fb      	ldr	r3, [r7, #12]
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80032ea:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80032ec:	68fb      	ldr	r3, [r7, #12]
 80032ee:	2221      	movs	r2, #33	@ 0x21
 80032f0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80032f4:	68fb      	ldr	r3, [r7, #12]
 80032f6:	2240      	movs	r2, #64	@ 0x40
 80032f8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80032fc:	68fb      	ldr	r3, [r7, #12]
 80032fe:	2200      	movs	r2, #0
 8003300:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003302:	68fb      	ldr	r3, [r7, #12]
 8003304:	6a3a      	ldr	r2, [r7, #32]
 8003306:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8003308:	68fb      	ldr	r3, [r7, #12]
 800330a:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800330c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800330e:	68fb      	ldr	r3, [r7, #12]
 8003310:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003312:	b29a      	uxth	r2, r3
 8003314:	68fb      	ldr	r3, [r7, #12]
 8003316:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003318:	68fb      	ldr	r3, [r7, #12]
 800331a:	4a4d      	ldr	r2, [pc, #308]	@ (8003450 <HAL_I2C_Mem_Write+0x1f0>)
 800331c:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800331e:	88f8      	ldrh	r0, [r7, #6]
 8003320:	893a      	ldrh	r2, [r7, #8]
 8003322:	8979      	ldrh	r1, [r7, #10]
 8003324:	697b      	ldr	r3, [r7, #20]
 8003326:	9301      	str	r3, [sp, #4]
 8003328:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800332a:	9300      	str	r3, [sp, #0]
 800332c:	4603      	mov	r3, r0
 800332e:	68f8      	ldr	r0, [r7, #12]
 8003330:	f000 fac2 	bl	80038b8 <I2C_RequestMemoryWrite>
 8003334:	4603      	mov	r3, r0
 8003336:	2b00      	cmp	r3, #0
 8003338:	d052      	beq.n	80033e0 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 800333a:	2301      	movs	r3, #1
 800333c:	e081      	b.n	8003442 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800333e:	697a      	ldr	r2, [r7, #20]
 8003340:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003342:	68f8      	ldr	r0, [r7, #12]
 8003344:	f000 fd50 	bl	8003de8 <I2C_WaitOnTXEFlagUntilTimeout>
 8003348:	4603      	mov	r3, r0
 800334a:	2b00      	cmp	r3, #0
 800334c:	d00d      	beq.n	800336a <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800334e:	68fb      	ldr	r3, [r7, #12]
 8003350:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003352:	2b04      	cmp	r3, #4
 8003354:	d107      	bne.n	8003366 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003356:	68fb      	ldr	r3, [r7, #12]
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	681a      	ldr	r2, [r3, #0]
 800335c:	68fb      	ldr	r3, [r7, #12]
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003364:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003366:	2301      	movs	r3, #1
 8003368:	e06b      	b.n	8003442 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800336a:	68fb      	ldr	r3, [r7, #12]
 800336c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800336e:	781a      	ldrb	r2, [r3, #0]
 8003370:	68fb      	ldr	r3, [r7, #12]
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003376:	68fb      	ldr	r3, [r7, #12]
 8003378:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800337a:	1c5a      	adds	r2, r3, #1
 800337c:	68fb      	ldr	r3, [r7, #12]
 800337e:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 8003380:	68fb      	ldr	r3, [r7, #12]
 8003382:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003384:	3b01      	subs	r3, #1
 8003386:	b29a      	uxth	r2, r3
 8003388:	68fb      	ldr	r3, [r7, #12]
 800338a:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 800338c:	68fb      	ldr	r3, [r7, #12]
 800338e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003390:	b29b      	uxth	r3, r3
 8003392:	3b01      	subs	r3, #1
 8003394:	b29a      	uxth	r2, r3
 8003396:	68fb      	ldr	r3, [r7, #12]
 8003398:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800339a:	68fb      	ldr	r3, [r7, #12]
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	695b      	ldr	r3, [r3, #20]
 80033a0:	f003 0304 	and.w	r3, r3, #4
 80033a4:	2b04      	cmp	r3, #4
 80033a6:	d11b      	bne.n	80033e0 <HAL_I2C_Mem_Write+0x180>
 80033a8:	68fb      	ldr	r3, [r7, #12]
 80033aa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80033ac:	2b00      	cmp	r3, #0
 80033ae:	d017      	beq.n	80033e0 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80033b0:	68fb      	ldr	r3, [r7, #12]
 80033b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033b4:	781a      	ldrb	r2, [r3, #0]
 80033b6:	68fb      	ldr	r3, [r7, #12]
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80033bc:	68fb      	ldr	r3, [r7, #12]
 80033be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033c0:	1c5a      	adds	r2, r3, #1
 80033c2:	68fb      	ldr	r3, [r7, #12]
 80033c4:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 80033c6:	68fb      	ldr	r3, [r7, #12]
 80033c8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80033ca:	3b01      	subs	r3, #1
 80033cc:	b29a      	uxth	r2, r3
 80033ce:	68fb      	ldr	r3, [r7, #12]
 80033d0:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 80033d2:	68fb      	ldr	r3, [r7, #12]
 80033d4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80033d6:	b29b      	uxth	r3, r3
 80033d8:	3b01      	subs	r3, #1
 80033da:	b29a      	uxth	r2, r3
 80033dc:	68fb      	ldr	r3, [r7, #12]
 80033de:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 80033e0:	68fb      	ldr	r3, [r7, #12]
 80033e2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80033e4:	2b00      	cmp	r3, #0
 80033e6:	d1aa      	bne.n	800333e <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80033e8:	697a      	ldr	r2, [r7, #20]
 80033ea:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80033ec:	68f8      	ldr	r0, [r7, #12]
 80033ee:	f000 fd43 	bl	8003e78 <I2C_WaitOnBTFFlagUntilTimeout>
 80033f2:	4603      	mov	r3, r0
 80033f4:	2b00      	cmp	r3, #0
 80033f6:	d00d      	beq.n	8003414 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80033f8:	68fb      	ldr	r3, [r7, #12]
 80033fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033fc:	2b04      	cmp	r3, #4
 80033fe:	d107      	bne.n	8003410 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003400:	68fb      	ldr	r3, [r7, #12]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	681a      	ldr	r2, [r3, #0]
 8003406:	68fb      	ldr	r3, [r7, #12]
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800340e:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003410:	2301      	movs	r3, #1
 8003412:	e016      	b.n	8003442 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003414:	68fb      	ldr	r3, [r7, #12]
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	681a      	ldr	r2, [r3, #0]
 800341a:	68fb      	ldr	r3, [r7, #12]
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003422:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003424:	68fb      	ldr	r3, [r7, #12]
 8003426:	2220      	movs	r2, #32
 8003428:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800342c:	68fb      	ldr	r3, [r7, #12]
 800342e:	2200      	movs	r2, #0
 8003430:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003434:	68fb      	ldr	r3, [r7, #12]
 8003436:	2200      	movs	r2, #0
 8003438:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 800343c:	2300      	movs	r3, #0
 800343e:	e000      	b.n	8003442 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8003440:	2302      	movs	r3, #2
  }
}
 8003442:	4618      	mov	r0, r3
 8003444:	3718      	adds	r7, #24
 8003446:	46bd      	mov	sp, r7
 8003448:	bd80      	pop	{r7, pc}
 800344a:	bf00      	nop
 800344c:	00100002 	.word	0x00100002
 8003450:	ffff0000 	.word	0xffff0000

08003454 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003454:	b580      	push	{r7, lr}
 8003456:	b08c      	sub	sp, #48	@ 0x30
 8003458:	af02      	add	r7, sp, #8
 800345a:	60f8      	str	r0, [r7, #12]
 800345c:	4608      	mov	r0, r1
 800345e:	4611      	mov	r1, r2
 8003460:	461a      	mov	r2, r3
 8003462:	4603      	mov	r3, r0
 8003464:	817b      	strh	r3, [r7, #10]
 8003466:	460b      	mov	r3, r1
 8003468:	813b      	strh	r3, [r7, #8]
 800346a:	4613      	mov	r3, r2
 800346c:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800346e:	f7ff f96d 	bl	800274c <HAL_GetTick>
 8003472:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003474:	68fb      	ldr	r3, [r7, #12]
 8003476:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800347a:	b2db      	uxtb	r3, r3
 800347c:	2b20      	cmp	r3, #32
 800347e:	f040 8214 	bne.w	80038aa <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003482:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003484:	9300      	str	r3, [sp, #0]
 8003486:	2319      	movs	r3, #25
 8003488:	2201      	movs	r2, #1
 800348a:	497b      	ldr	r1, [pc, #492]	@ (8003678 <HAL_I2C_Mem_Read+0x224>)
 800348c:	68f8      	ldr	r0, [r7, #12]
 800348e:	f000 fb91 	bl	8003bb4 <I2C_WaitOnFlagUntilTimeout>
 8003492:	4603      	mov	r3, r0
 8003494:	2b00      	cmp	r3, #0
 8003496:	d001      	beq.n	800349c <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8003498:	2302      	movs	r3, #2
 800349a:	e207      	b.n	80038ac <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800349c:	68fb      	ldr	r3, [r7, #12]
 800349e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80034a2:	2b01      	cmp	r3, #1
 80034a4:	d101      	bne.n	80034aa <HAL_I2C_Mem_Read+0x56>
 80034a6:	2302      	movs	r3, #2
 80034a8:	e200      	b.n	80038ac <HAL_I2C_Mem_Read+0x458>
 80034aa:	68fb      	ldr	r3, [r7, #12]
 80034ac:	2201      	movs	r2, #1
 80034ae:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80034b2:	68fb      	ldr	r3, [r7, #12]
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	f003 0301 	and.w	r3, r3, #1
 80034bc:	2b01      	cmp	r3, #1
 80034be:	d007      	beq.n	80034d0 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80034c0:	68fb      	ldr	r3, [r7, #12]
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	681a      	ldr	r2, [r3, #0]
 80034c6:	68fb      	ldr	r3, [r7, #12]
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	f042 0201 	orr.w	r2, r2, #1
 80034ce:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80034d0:	68fb      	ldr	r3, [r7, #12]
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	681a      	ldr	r2, [r3, #0]
 80034d6:	68fb      	ldr	r3, [r7, #12]
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80034de:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80034e0:	68fb      	ldr	r3, [r7, #12]
 80034e2:	2222      	movs	r2, #34	@ 0x22
 80034e4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80034e8:	68fb      	ldr	r3, [r7, #12]
 80034ea:	2240      	movs	r2, #64	@ 0x40
 80034ec:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80034f0:	68fb      	ldr	r3, [r7, #12]
 80034f2:	2200      	movs	r2, #0
 80034f4:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80034f6:	68fb      	ldr	r3, [r7, #12]
 80034f8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80034fa:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80034fc:	68fb      	ldr	r3, [r7, #12]
 80034fe:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8003500:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003502:	68fb      	ldr	r3, [r7, #12]
 8003504:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003506:	b29a      	uxth	r2, r3
 8003508:	68fb      	ldr	r3, [r7, #12]
 800350a:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800350c:	68fb      	ldr	r3, [r7, #12]
 800350e:	4a5b      	ldr	r2, [pc, #364]	@ (800367c <HAL_I2C_Mem_Read+0x228>)
 8003510:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003512:	88f8      	ldrh	r0, [r7, #6]
 8003514:	893a      	ldrh	r2, [r7, #8]
 8003516:	8979      	ldrh	r1, [r7, #10]
 8003518:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800351a:	9301      	str	r3, [sp, #4]
 800351c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800351e:	9300      	str	r3, [sp, #0]
 8003520:	4603      	mov	r3, r0
 8003522:	68f8      	ldr	r0, [r7, #12]
 8003524:	f000 fa5e 	bl	80039e4 <I2C_RequestMemoryRead>
 8003528:	4603      	mov	r3, r0
 800352a:	2b00      	cmp	r3, #0
 800352c:	d001      	beq.n	8003532 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 800352e:	2301      	movs	r3, #1
 8003530:	e1bc      	b.n	80038ac <HAL_I2C_Mem_Read+0x458>
    }

    if (hi2c->XferSize == 0U)
 8003532:	68fb      	ldr	r3, [r7, #12]
 8003534:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003536:	2b00      	cmp	r3, #0
 8003538:	d113      	bne.n	8003562 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800353a:	2300      	movs	r3, #0
 800353c:	623b      	str	r3, [r7, #32]
 800353e:	68fb      	ldr	r3, [r7, #12]
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	695b      	ldr	r3, [r3, #20]
 8003544:	623b      	str	r3, [r7, #32]
 8003546:	68fb      	ldr	r3, [r7, #12]
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	699b      	ldr	r3, [r3, #24]
 800354c:	623b      	str	r3, [r7, #32]
 800354e:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003550:	68fb      	ldr	r3, [r7, #12]
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	681a      	ldr	r2, [r3, #0]
 8003556:	68fb      	ldr	r3, [r7, #12]
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800355e:	601a      	str	r2, [r3, #0]
 8003560:	e190      	b.n	8003884 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 1U)
 8003562:	68fb      	ldr	r3, [r7, #12]
 8003564:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003566:	2b01      	cmp	r3, #1
 8003568:	d11b      	bne.n	80035a2 <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800356a:	68fb      	ldr	r3, [r7, #12]
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	681a      	ldr	r2, [r3, #0]
 8003570:	68fb      	ldr	r3, [r7, #12]
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003578:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800357a:	2300      	movs	r3, #0
 800357c:	61fb      	str	r3, [r7, #28]
 800357e:	68fb      	ldr	r3, [r7, #12]
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	695b      	ldr	r3, [r3, #20]
 8003584:	61fb      	str	r3, [r7, #28]
 8003586:	68fb      	ldr	r3, [r7, #12]
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	699b      	ldr	r3, [r3, #24]
 800358c:	61fb      	str	r3, [r7, #28]
 800358e:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003590:	68fb      	ldr	r3, [r7, #12]
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	681a      	ldr	r2, [r3, #0]
 8003596:	68fb      	ldr	r3, [r7, #12]
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800359e:	601a      	str	r2, [r3, #0]
 80035a0:	e170      	b.n	8003884 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 2U)
 80035a2:	68fb      	ldr	r3, [r7, #12]
 80035a4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80035a6:	2b02      	cmp	r3, #2
 80035a8:	d11b      	bne.n	80035e2 <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80035aa:	68fb      	ldr	r3, [r7, #12]
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	681a      	ldr	r2, [r3, #0]
 80035b0:	68fb      	ldr	r3, [r7, #12]
 80035b2:	681b      	ldr	r3, [r3, #0]
 80035b4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80035b8:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80035ba:	68fb      	ldr	r3, [r7, #12]
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	681a      	ldr	r2, [r3, #0]
 80035c0:	68fb      	ldr	r3, [r7, #12]
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80035c8:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80035ca:	2300      	movs	r3, #0
 80035cc:	61bb      	str	r3, [r7, #24]
 80035ce:	68fb      	ldr	r3, [r7, #12]
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	695b      	ldr	r3, [r3, #20]
 80035d4:	61bb      	str	r3, [r7, #24]
 80035d6:	68fb      	ldr	r3, [r7, #12]
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	699b      	ldr	r3, [r3, #24]
 80035dc:	61bb      	str	r3, [r7, #24]
 80035de:	69bb      	ldr	r3, [r7, #24]
 80035e0:	e150      	b.n	8003884 <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80035e2:	2300      	movs	r3, #0
 80035e4:	617b      	str	r3, [r7, #20]
 80035e6:	68fb      	ldr	r3, [r7, #12]
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	695b      	ldr	r3, [r3, #20]
 80035ec:	617b      	str	r3, [r7, #20]
 80035ee:	68fb      	ldr	r3, [r7, #12]
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	699b      	ldr	r3, [r3, #24]
 80035f4:	617b      	str	r3, [r7, #20]
 80035f6:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 80035f8:	e144      	b.n	8003884 <HAL_I2C_Mem_Read+0x430>
    {
      if (hi2c->XferSize <= 3U)
 80035fa:	68fb      	ldr	r3, [r7, #12]
 80035fc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80035fe:	2b03      	cmp	r3, #3
 8003600:	f200 80f1 	bhi.w	80037e6 <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8003604:	68fb      	ldr	r3, [r7, #12]
 8003606:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003608:	2b01      	cmp	r3, #1
 800360a:	d123      	bne.n	8003654 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800360c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800360e:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8003610:	68f8      	ldr	r0, [r7, #12]
 8003612:	f000 fc79 	bl	8003f08 <I2C_WaitOnRXNEFlagUntilTimeout>
 8003616:	4603      	mov	r3, r0
 8003618:	2b00      	cmp	r3, #0
 800361a:	d001      	beq.n	8003620 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 800361c:	2301      	movs	r3, #1
 800361e:	e145      	b.n	80038ac <HAL_I2C_Mem_Read+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003620:	68fb      	ldr	r3, [r7, #12]
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	691a      	ldr	r2, [r3, #16]
 8003626:	68fb      	ldr	r3, [r7, #12]
 8003628:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800362a:	b2d2      	uxtb	r2, r2
 800362c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800362e:	68fb      	ldr	r3, [r7, #12]
 8003630:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003632:	1c5a      	adds	r2, r3, #1
 8003634:	68fb      	ldr	r3, [r7, #12]
 8003636:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003638:	68fb      	ldr	r3, [r7, #12]
 800363a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800363c:	3b01      	subs	r3, #1
 800363e:	b29a      	uxth	r2, r3
 8003640:	68fb      	ldr	r3, [r7, #12]
 8003642:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003644:	68fb      	ldr	r3, [r7, #12]
 8003646:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003648:	b29b      	uxth	r3, r3
 800364a:	3b01      	subs	r3, #1
 800364c:	b29a      	uxth	r2, r3
 800364e:	68fb      	ldr	r3, [r7, #12]
 8003650:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003652:	e117      	b.n	8003884 <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8003654:	68fb      	ldr	r3, [r7, #12]
 8003656:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003658:	2b02      	cmp	r3, #2
 800365a:	d14e      	bne.n	80036fa <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800365c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800365e:	9300      	str	r3, [sp, #0]
 8003660:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003662:	2200      	movs	r2, #0
 8003664:	4906      	ldr	r1, [pc, #24]	@ (8003680 <HAL_I2C_Mem_Read+0x22c>)
 8003666:	68f8      	ldr	r0, [r7, #12]
 8003668:	f000 faa4 	bl	8003bb4 <I2C_WaitOnFlagUntilTimeout>
 800366c:	4603      	mov	r3, r0
 800366e:	2b00      	cmp	r3, #0
 8003670:	d008      	beq.n	8003684 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8003672:	2301      	movs	r3, #1
 8003674:	e11a      	b.n	80038ac <HAL_I2C_Mem_Read+0x458>
 8003676:	bf00      	nop
 8003678:	00100002 	.word	0x00100002
 800367c:	ffff0000 	.word	0xffff0000
 8003680:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003684:	68fb      	ldr	r3, [r7, #12]
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	681a      	ldr	r2, [r3, #0]
 800368a:	68fb      	ldr	r3, [r7, #12]
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003692:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003694:	68fb      	ldr	r3, [r7, #12]
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	691a      	ldr	r2, [r3, #16]
 800369a:	68fb      	ldr	r3, [r7, #12]
 800369c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800369e:	b2d2      	uxtb	r2, r2
 80036a0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80036a2:	68fb      	ldr	r3, [r7, #12]
 80036a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80036a6:	1c5a      	adds	r2, r3, #1
 80036a8:	68fb      	ldr	r3, [r7, #12]
 80036aa:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80036ac:	68fb      	ldr	r3, [r7, #12]
 80036ae:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80036b0:	3b01      	subs	r3, #1
 80036b2:	b29a      	uxth	r2, r3
 80036b4:	68fb      	ldr	r3, [r7, #12]
 80036b6:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80036b8:	68fb      	ldr	r3, [r7, #12]
 80036ba:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80036bc:	b29b      	uxth	r3, r3
 80036be:	3b01      	subs	r3, #1
 80036c0:	b29a      	uxth	r2, r3
 80036c2:	68fb      	ldr	r3, [r7, #12]
 80036c4:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80036c6:	68fb      	ldr	r3, [r7, #12]
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	691a      	ldr	r2, [r3, #16]
 80036cc:	68fb      	ldr	r3, [r7, #12]
 80036ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80036d0:	b2d2      	uxtb	r2, r2
 80036d2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80036d4:	68fb      	ldr	r3, [r7, #12]
 80036d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80036d8:	1c5a      	adds	r2, r3, #1
 80036da:	68fb      	ldr	r3, [r7, #12]
 80036dc:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80036de:	68fb      	ldr	r3, [r7, #12]
 80036e0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80036e2:	3b01      	subs	r3, #1
 80036e4:	b29a      	uxth	r2, r3
 80036e6:	68fb      	ldr	r3, [r7, #12]
 80036e8:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80036ea:	68fb      	ldr	r3, [r7, #12]
 80036ec:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80036ee:	b29b      	uxth	r3, r3
 80036f0:	3b01      	subs	r3, #1
 80036f2:	b29a      	uxth	r2, r3
 80036f4:	68fb      	ldr	r3, [r7, #12]
 80036f6:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80036f8:	e0c4      	b.n	8003884 <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80036fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80036fc:	9300      	str	r3, [sp, #0]
 80036fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003700:	2200      	movs	r2, #0
 8003702:	496c      	ldr	r1, [pc, #432]	@ (80038b4 <HAL_I2C_Mem_Read+0x460>)
 8003704:	68f8      	ldr	r0, [r7, #12]
 8003706:	f000 fa55 	bl	8003bb4 <I2C_WaitOnFlagUntilTimeout>
 800370a:	4603      	mov	r3, r0
 800370c:	2b00      	cmp	r3, #0
 800370e:	d001      	beq.n	8003714 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8003710:	2301      	movs	r3, #1
 8003712:	e0cb      	b.n	80038ac <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003714:	68fb      	ldr	r3, [r7, #12]
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	681a      	ldr	r2, [r3, #0]
 800371a:	68fb      	ldr	r3, [r7, #12]
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003722:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003724:	68fb      	ldr	r3, [r7, #12]
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	691a      	ldr	r2, [r3, #16]
 800372a:	68fb      	ldr	r3, [r7, #12]
 800372c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800372e:	b2d2      	uxtb	r2, r2
 8003730:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003732:	68fb      	ldr	r3, [r7, #12]
 8003734:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003736:	1c5a      	adds	r2, r3, #1
 8003738:	68fb      	ldr	r3, [r7, #12]
 800373a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800373c:	68fb      	ldr	r3, [r7, #12]
 800373e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003740:	3b01      	subs	r3, #1
 8003742:	b29a      	uxth	r2, r3
 8003744:	68fb      	ldr	r3, [r7, #12]
 8003746:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003748:	68fb      	ldr	r3, [r7, #12]
 800374a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800374c:	b29b      	uxth	r3, r3
 800374e:	3b01      	subs	r3, #1
 8003750:	b29a      	uxth	r2, r3
 8003752:	68fb      	ldr	r3, [r7, #12]
 8003754:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003756:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003758:	9300      	str	r3, [sp, #0]
 800375a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800375c:	2200      	movs	r2, #0
 800375e:	4955      	ldr	r1, [pc, #340]	@ (80038b4 <HAL_I2C_Mem_Read+0x460>)
 8003760:	68f8      	ldr	r0, [r7, #12]
 8003762:	f000 fa27 	bl	8003bb4 <I2C_WaitOnFlagUntilTimeout>
 8003766:	4603      	mov	r3, r0
 8003768:	2b00      	cmp	r3, #0
 800376a:	d001      	beq.n	8003770 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 800376c:	2301      	movs	r3, #1
 800376e:	e09d      	b.n	80038ac <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003770:	68fb      	ldr	r3, [r7, #12]
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	681a      	ldr	r2, [r3, #0]
 8003776:	68fb      	ldr	r3, [r7, #12]
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800377e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003780:	68fb      	ldr	r3, [r7, #12]
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	691a      	ldr	r2, [r3, #16]
 8003786:	68fb      	ldr	r3, [r7, #12]
 8003788:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800378a:	b2d2      	uxtb	r2, r2
 800378c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800378e:	68fb      	ldr	r3, [r7, #12]
 8003790:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003792:	1c5a      	adds	r2, r3, #1
 8003794:	68fb      	ldr	r3, [r7, #12]
 8003796:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003798:	68fb      	ldr	r3, [r7, #12]
 800379a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800379c:	3b01      	subs	r3, #1
 800379e:	b29a      	uxth	r2, r3
 80037a0:	68fb      	ldr	r3, [r7, #12]
 80037a2:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80037a4:	68fb      	ldr	r3, [r7, #12]
 80037a6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80037a8:	b29b      	uxth	r3, r3
 80037aa:	3b01      	subs	r3, #1
 80037ac:	b29a      	uxth	r2, r3
 80037ae:	68fb      	ldr	r3, [r7, #12]
 80037b0:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80037b2:	68fb      	ldr	r3, [r7, #12]
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	691a      	ldr	r2, [r3, #16]
 80037b8:	68fb      	ldr	r3, [r7, #12]
 80037ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80037bc:	b2d2      	uxtb	r2, r2
 80037be:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80037c0:	68fb      	ldr	r3, [r7, #12]
 80037c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80037c4:	1c5a      	adds	r2, r3, #1
 80037c6:	68fb      	ldr	r3, [r7, #12]
 80037c8:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80037ca:	68fb      	ldr	r3, [r7, #12]
 80037cc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80037ce:	3b01      	subs	r3, #1
 80037d0:	b29a      	uxth	r2, r3
 80037d2:	68fb      	ldr	r3, [r7, #12]
 80037d4:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80037d6:	68fb      	ldr	r3, [r7, #12]
 80037d8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80037da:	b29b      	uxth	r3, r3
 80037dc:	3b01      	subs	r3, #1
 80037de:	b29a      	uxth	r2, r3
 80037e0:	68fb      	ldr	r3, [r7, #12]
 80037e2:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80037e4:	e04e      	b.n	8003884 <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80037e6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80037e8:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80037ea:	68f8      	ldr	r0, [r7, #12]
 80037ec:	f000 fb8c 	bl	8003f08 <I2C_WaitOnRXNEFlagUntilTimeout>
 80037f0:	4603      	mov	r3, r0
 80037f2:	2b00      	cmp	r3, #0
 80037f4:	d001      	beq.n	80037fa <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 80037f6:	2301      	movs	r3, #1
 80037f8:	e058      	b.n	80038ac <HAL_I2C_Mem_Read+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80037fa:	68fb      	ldr	r3, [r7, #12]
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	691a      	ldr	r2, [r3, #16]
 8003800:	68fb      	ldr	r3, [r7, #12]
 8003802:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003804:	b2d2      	uxtb	r2, r2
 8003806:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003808:	68fb      	ldr	r3, [r7, #12]
 800380a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800380c:	1c5a      	adds	r2, r3, #1
 800380e:	68fb      	ldr	r3, [r7, #12]
 8003810:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8003812:	68fb      	ldr	r3, [r7, #12]
 8003814:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003816:	3b01      	subs	r3, #1
 8003818:	b29a      	uxth	r2, r3
 800381a:	68fb      	ldr	r3, [r7, #12]
 800381c:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 800381e:	68fb      	ldr	r3, [r7, #12]
 8003820:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003822:	b29b      	uxth	r3, r3
 8003824:	3b01      	subs	r3, #1
 8003826:	b29a      	uxth	r2, r3
 8003828:	68fb      	ldr	r3, [r7, #12]
 800382a:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 800382c:	68fb      	ldr	r3, [r7, #12]
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	695b      	ldr	r3, [r3, #20]
 8003832:	f003 0304 	and.w	r3, r3, #4
 8003836:	2b04      	cmp	r3, #4
 8003838:	d124      	bne.n	8003884 <HAL_I2C_Mem_Read+0x430>
        {
          if (hi2c->XferSize == 3U)
 800383a:	68fb      	ldr	r3, [r7, #12]
 800383c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800383e:	2b03      	cmp	r3, #3
 8003840:	d107      	bne.n	8003852 <HAL_I2C_Mem_Read+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003842:	68fb      	ldr	r3, [r7, #12]
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	681a      	ldr	r2, [r3, #0]
 8003848:	68fb      	ldr	r3, [r7, #12]
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003850:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003852:	68fb      	ldr	r3, [r7, #12]
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	691a      	ldr	r2, [r3, #16]
 8003858:	68fb      	ldr	r3, [r7, #12]
 800385a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800385c:	b2d2      	uxtb	r2, r2
 800385e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003860:	68fb      	ldr	r3, [r7, #12]
 8003862:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003864:	1c5a      	adds	r2, r3, #1
 8003866:	68fb      	ldr	r3, [r7, #12]
 8003868:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800386a:	68fb      	ldr	r3, [r7, #12]
 800386c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800386e:	3b01      	subs	r3, #1
 8003870:	b29a      	uxth	r2, r3
 8003872:	68fb      	ldr	r3, [r7, #12]
 8003874:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003876:	68fb      	ldr	r3, [r7, #12]
 8003878:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800387a:	b29b      	uxth	r3, r3
 800387c:	3b01      	subs	r3, #1
 800387e:	b29a      	uxth	r2, r3
 8003880:	68fb      	ldr	r3, [r7, #12]
 8003882:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8003884:	68fb      	ldr	r3, [r7, #12]
 8003886:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003888:	2b00      	cmp	r3, #0
 800388a:	f47f aeb6 	bne.w	80035fa <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 800388e:	68fb      	ldr	r3, [r7, #12]
 8003890:	2220      	movs	r2, #32
 8003892:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003896:	68fb      	ldr	r3, [r7, #12]
 8003898:	2200      	movs	r2, #0
 800389a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800389e:	68fb      	ldr	r3, [r7, #12]
 80038a0:	2200      	movs	r2, #0
 80038a2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80038a6:	2300      	movs	r3, #0
 80038a8:	e000      	b.n	80038ac <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 80038aa:	2302      	movs	r3, #2
  }
}
 80038ac:	4618      	mov	r0, r3
 80038ae:	3728      	adds	r7, #40	@ 0x28
 80038b0:	46bd      	mov	sp, r7
 80038b2:	bd80      	pop	{r7, pc}
 80038b4:	00010004 	.word	0x00010004

080038b8 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80038b8:	b580      	push	{r7, lr}
 80038ba:	b088      	sub	sp, #32
 80038bc:	af02      	add	r7, sp, #8
 80038be:	60f8      	str	r0, [r7, #12]
 80038c0:	4608      	mov	r0, r1
 80038c2:	4611      	mov	r1, r2
 80038c4:	461a      	mov	r2, r3
 80038c6:	4603      	mov	r3, r0
 80038c8:	817b      	strh	r3, [r7, #10]
 80038ca:	460b      	mov	r3, r1
 80038cc:	813b      	strh	r3, [r7, #8]
 80038ce:	4613      	mov	r3, r2
 80038d0:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80038d2:	68fb      	ldr	r3, [r7, #12]
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	681a      	ldr	r2, [r3, #0]
 80038d8:	68fb      	ldr	r3, [r7, #12]
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80038e0:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80038e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80038e4:	9300      	str	r3, [sp, #0]
 80038e6:	6a3b      	ldr	r3, [r7, #32]
 80038e8:	2200      	movs	r2, #0
 80038ea:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80038ee:	68f8      	ldr	r0, [r7, #12]
 80038f0:	f000 f960 	bl	8003bb4 <I2C_WaitOnFlagUntilTimeout>
 80038f4:	4603      	mov	r3, r0
 80038f6:	2b00      	cmp	r3, #0
 80038f8:	d00d      	beq.n	8003916 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80038fa:	68fb      	ldr	r3, [r7, #12]
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003904:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003908:	d103      	bne.n	8003912 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800390a:	68fb      	ldr	r3, [r7, #12]
 800390c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003910:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8003912:	2303      	movs	r3, #3
 8003914:	e05f      	b.n	80039d6 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003916:	897b      	ldrh	r3, [r7, #10]
 8003918:	b2db      	uxtb	r3, r3
 800391a:	461a      	mov	r2, r3
 800391c:	68fb      	ldr	r3, [r7, #12]
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8003924:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003926:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003928:	6a3a      	ldr	r2, [r7, #32]
 800392a:	492d      	ldr	r1, [pc, #180]	@ (80039e0 <I2C_RequestMemoryWrite+0x128>)
 800392c:	68f8      	ldr	r0, [r7, #12]
 800392e:	f000 f9bb 	bl	8003ca8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003932:	4603      	mov	r3, r0
 8003934:	2b00      	cmp	r3, #0
 8003936:	d001      	beq.n	800393c <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8003938:	2301      	movs	r3, #1
 800393a:	e04c      	b.n	80039d6 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800393c:	2300      	movs	r3, #0
 800393e:	617b      	str	r3, [r7, #20]
 8003940:	68fb      	ldr	r3, [r7, #12]
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	695b      	ldr	r3, [r3, #20]
 8003946:	617b      	str	r3, [r7, #20]
 8003948:	68fb      	ldr	r3, [r7, #12]
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	699b      	ldr	r3, [r3, #24]
 800394e:	617b      	str	r3, [r7, #20]
 8003950:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003952:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003954:	6a39      	ldr	r1, [r7, #32]
 8003956:	68f8      	ldr	r0, [r7, #12]
 8003958:	f000 fa46 	bl	8003de8 <I2C_WaitOnTXEFlagUntilTimeout>
 800395c:	4603      	mov	r3, r0
 800395e:	2b00      	cmp	r3, #0
 8003960:	d00d      	beq.n	800397e <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003962:	68fb      	ldr	r3, [r7, #12]
 8003964:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003966:	2b04      	cmp	r3, #4
 8003968:	d107      	bne.n	800397a <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800396a:	68fb      	ldr	r3, [r7, #12]
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	681a      	ldr	r2, [r3, #0]
 8003970:	68fb      	ldr	r3, [r7, #12]
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003978:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800397a:	2301      	movs	r3, #1
 800397c:	e02b      	b.n	80039d6 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800397e:	88fb      	ldrh	r3, [r7, #6]
 8003980:	2b01      	cmp	r3, #1
 8003982:	d105      	bne.n	8003990 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003984:	893b      	ldrh	r3, [r7, #8]
 8003986:	b2da      	uxtb	r2, r3
 8003988:	68fb      	ldr	r3, [r7, #12]
 800398a:	681b      	ldr	r3, [r3, #0]
 800398c:	611a      	str	r2, [r3, #16]
 800398e:	e021      	b.n	80039d4 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8003990:	893b      	ldrh	r3, [r7, #8]
 8003992:	0a1b      	lsrs	r3, r3, #8
 8003994:	b29b      	uxth	r3, r3
 8003996:	b2da      	uxtb	r2, r3
 8003998:	68fb      	ldr	r3, [r7, #12]
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800399e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80039a0:	6a39      	ldr	r1, [r7, #32]
 80039a2:	68f8      	ldr	r0, [r7, #12]
 80039a4:	f000 fa20 	bl	8003de8 <I2C_WaitOnTXEFlagUntilTimeout>
 80039a8:	4603      	mov	r3, r0
 80039aa:	2b00      	cmp	r3, #0
 80039ac:	d00d      	beq.n	80039ca <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80039ae:	68fb      	ldr	r3, [r7, #12]
 80039b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039b2:	2b04      	cmp	r3, #4
 80039b4:	d107      	bne.n	80039c6 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80039b6:	68fb      	ldr	r3, [r7, #12]
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	681a      	ldr	r2, [r3, #0]
 80039bc:	68fb      	ldr	r3, [r7, #12]
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80039c4:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80039c6:	2301      	movs	r3, #1
 80039c8:	e005      	b.n	80039d6 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80039ca:	893b      	ldrh	r3, [r7, #8]
 80039cc:	b2da      	uxtb	r2, r3
 80039ce:	68fb      	ldr	r3, [r7, #12]
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 80039d4:	2300      	movs	r3, #0
}
 80039d6:	4618      	mov	r0, r3
 80039d8:	3718      	adds	r7, #24
 80039da:	46bd      	mov	sp, r7
 80039dc:	bd80      	pop	{r7, pc}
 80039de:	bf00      	nop
 80039e0:	00010002 	.word	0x00010002

080039e4 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80039e4:	b580      	push	{r7, lr}
 80039e6:	b088      	sub	sp, #32
 80039e8:	af02      	add	r7, sp, #8
 80039ea:	60f8      	str	r0, [r7, #12]
 80039ec:	4608      	mov	r0, r1
 80039ee:	4611      	mov	r1, r2
 80039f0:	461a      	mov	r2, r3
 80039f2:	4603      	mov	r3, r0
 80039f4:	817b      	strh	r3, [r7, #10]
 80039f6:	460b      	mov	r3, r1
 80039f8:	813b      	strh	r3, [r7, #8]
 80039fa:	4613      	mov	r3, r2
 80039fc:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80039fe:	68fb      	ldr	r3, [r7, #12]
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	681a      	ldr	r2, [r3, #0]
 8003a04:	68fb      	ldr	r3, [r7, #12]
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8003a0c:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003a0e:	68fb      	ldr	r3, [r7, #12]
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	681a      	ldr	r2, [r3, #0]
 8003a14:	68fb      	ldr	r3, [r7, #12]
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003a1c:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003a1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a20:	9300      	str	r3, [sp, #0]
 8003a22:	6a3b      	ldr	r3, [r7, #32]
 8003a24:	2200      	movs	r2, #0
 8003a26:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003a2a:	68f8      	ldr	r0, [r7, #12]
 8003a2c:	f000 f8c2 	bl	8003bb4 <I2C_WaitOnFlagUntilTimeout>
 8003a30:	4603      	mov	r3, r0
 8003a32:	2b00      	cmp	r3, #0
 8003a34:	d00d      	beq.n	8003a52 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003a36:	68fb      	ldr	r3, [r7, #12]
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003a40:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003a44:	d103      	bne.n	8003a4e <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003a46:	68fb      	ldr	r3, [r7, #12]
 8003a48:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003a4c:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8003a4e:	2303      	movs	r3, #3
 8003a50:	e0aa      	b.n	8003ba8 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003a52:	897b      	ldrh	r3, [r7, #10]
 8003a54:	b2db      	uxtb	r3, r3
 8003a56:	461a      	mov	r2, r3
 8003a58:	68fb      	ldr	r3, [r7, #12]
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8003a60:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003a62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a64:	6a3a      	ldr	r2, [r7, #32]
 8003a66:	4952      	ldr	r1, [pc, #328]	@ (8003bb0 <I2C_RequestMemoryRead+0x1cc>)
 8003a68:	68f8      	ldr	r0, [r7, #12]
 8003a6a:	f000 f91d 	bl	8003ca8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003a6e:	4603      	mov	r3, r0
 8003a70:	2b00      	cmp	r3, #0
 8003a72:	d001      	beq.n	8003a78 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8003a74:	2301      	movs	r3, #1
 8003a76:	e097      	b.n	8003ba8 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003a78:	2300      	movs	r3, #0
 8003a7a:	617b      	str	r3, [r7, #20]
 8003a7c:	68fb      	ldr	r3, [r7, #12]
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	695b      	ldr	r3, [r3, #20]
 8003a82:	617b      	str	r3, [r7, #20]
 8003a84:	68fb      	ldr	r3, [r7, #12]
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	699b      	ldr	r3, [r3, #24]
 8003a8a:	617b      	str	r3, [r7, #20]
 8003a8c:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003a8e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003a90:	6a39      	ldr	r1, [r7, #32]
 8003a92:	68f8      	ldr	r0, [r7, #12]
 8003a94:	f000 f9a8 	bl	8003de8 <I2C_WaitOnTXEFlagUntilTimeout>
 8003a98:	4603      	mov	r3, r0
 8003a9a:	2b00      	cmp	r3, #0
 8003a9c:	d00d      	beq.n	8003aba <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003a9e:	68fb      	ldr	r3, [r7, #12]
 8003aa0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003aa2:	2b04      	cmp	r3, #4
 8003aa4:	d107      	bne.n	8003ab6 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003aa6:	68fb      	ldr	r3, [r7, #12]
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	681a      	ldr	r2, [r3, #0]
 8003aac:	68fb      	ldr	r3, [r7, #12]
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003ab4:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003ab6:	2301      	movs	r3, #1
 8003ab8:	e076      	b.n	8003ba8 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003aba:	88fb      	ldrh	r3, [r7, #6]
 8003abc:	2b01      	cmp	r3, #1
 8003abe:	d105      	bne.n	8003acc <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003ac0:	893b      	ldrh	r3, [r7, #8]
 8003ac2:	b2da      	uxtb	r2, r3
 8003ac4:	68fb      	ldr	r3, [r7, #12]
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	611a      	str	r2, [r3, #16]
 8003aca:	e021      	b.n	8003b10 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8003acc:	893b      	ldrh	r3, [r7, #8]
 8003ace:	0a1b      	lsrs	r3, r3, #8
 8003ad0:	b29b      	uxth	r3, r3
 8003ad2:	b2da      	uxtb	r2, r3
 8003ad4:	68fb      	ldr	r3, [r7, #12]
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003ada:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003adc:	6a39      	ldr	r1, [r7, #32]
 8003ade:	68f8      	ldr	r0, [r7, #12]
 8003ae0:	f000 f982 	bl	8003de8 <I2C_WaitOnTXEFlagUntilTimeout>
 8003ae4:	4603      	mov	r3, r0
 8003ae6:	2b00      	cmp	r3, #0
 8003ae8:	d00d      	beq.n	8003b06 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003aea:	68fb      	ldr	r3, [r7, #12]
 8003aec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003aee:	2b04      	cmp	r3, #4
 8003af0:	d107      	bne.n	8003b02 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003af2:	68fb      	ldr	r3, [r7, #12]
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	681a      	ldr	r2, [r3, #0]
 8003af8:	68fb      	ldr	r3, [r7, #12]
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003b00:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003b02:	2301      	movs	r3, #1
 8003b04:	e050      	b.n	8003ba8 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003b06:	893b      	ldrh	r3, [r7, #8]
 8003b08:	b2da      	uxtb	r2, r3
 8003b0a:	68fb      	ldr	r3, [r7, #12]
 8003b0c:	681b      	ldr	r3, [r3, #0]
 8003b0e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003b10:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003b12:	6a39      	ldr	r1, [r7, #32]
 8003b14:	68f8      	ldr	r0, [r7, #12]
 8003b16:	f000 f967 	bl	8003de8 <I2C_WaitOnTXEFlagUntilTimeout>
 8003b1a:	4603      	mov	r3, r0
 8003b1c:	2b00      	cmp	r3, #0
 8003b1e:	d00d      	beq.n	8003b3c <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003b20:	68fb      	ldr	r3, [r7, #12]
 8003b22:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b24:	2b04      	cmp	r3, #4
 8003b26:	d107      	bne.n	8003b38 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003b28:	68fb      	ldr	r3, [r7, #12]
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	681a      	ldr	r2, [r3, #0]
 8003b2e:	68fb      	ldr	r3, [r7, #12]
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003b36:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003b38:	2301      	movs	r3, #1
 8003b3a:	e035      	b.n	8003ba8 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003b3c:	68fb      	ldr	r3, [r7, #12]
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	681a      	ldr	r2, [r3, #0]
 8003b42:	68fb      	ldr	r3, [r7, #12]
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003b4a:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003b4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b4e:	9300      	str	r3, [sp, #0]
 8003b50:	6a3b      	ldr	r3, [r7, #32]
 8003b52:	2200      	movs	r2, #0
 8003b54:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003b58:	68f8      	ldr	r0, [r7, #12]
 8003b5a:	f000 f82b 	bl	8003bb4 <I2C_WaitOnFlagUntilTimeout>
 8003b5e:	4603      	mov	r3, r0
 8003b60:	2b00      	cmp	r3, #0
 8003b62:	d00d      	beq.n	8003b80 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003b64:	68fb      	ldr	r3, [r7, #12]
 8003b66:	681b      	ldr	r3, [r3, #0]
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003b6e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003b72:	d103      	bne.n	8003b7c <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003b74:	68fb      	ldr	r3, [r7, #12]
 8003b76:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003b7a:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8003b7c:	2303      	movs	r3, #3
 8003b7e:	e013      	b.n	8003ba8 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8003b80:	897b      	ldrh	r3, [r7, #10]
 8003b82:	b2db      	uxtb	r3, r3
 8003b84:	f043 0301 	orr.w	r3, r3, #1
 8003b88:	b2da      	uxtb	r2, r3
 8003b8a:	68fb      	ldr	r3, [r7, #12]
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003b90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b92:	6a3a      	ldr	r2, [r7, #32]
 8003b94:	4906      	ldr	r1, [pc, #24]	@ (8003bb0 <I2C_RequestMemoryRead+0x1cc>)
 8003b96:	68f8      	ldr	r0, [r7, #12]
 8003b98:	f000 f886 	bl	8003ca8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003b9c:	4603      	mov	r3, r0
 8003b9e:	2b00      	cmp	r3, #0
 8003ba0:	d001      	beq.n	8003ba6 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8003ba2:	2301      	movs	r3, #1
 8003ba4:	e000      	b.n	8003ba8 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8003ba6:	2300      	movs	r3, #0
}
 8003ba8:	4618      	mov	r0, r3
 8003baa:	3718      	adds	r7, #24
 8003bac:	46bd      	mov	sp, r7
 8003bae:	bd80      	pop	{r7, pc}
 8003bb0:	00010002 	.word	0x00010002

08003bb4 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8003bb4:	b580      	push	{r7, lr}
 8003bb6:	b084      	sub	sp, #16
 8003bb8:	af00      	add	r7, sp, #0
 8003bba:	60f8      	str	r0, [r7, #12]
 8003bbc:	60b9      	str	r1, [r7, #8]
 8003bbe:	603b      	str	r3, [r7, #0]
 8003bc0:	4613      	mov	r3, r2
 8003bc2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003bc4:	e048      	b.n	8003c58 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003bc6:	683b      	ldr	r3, [r7, #0]
 8003bc8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003bcc:	d044      	beq.n	8003c58 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003bce:	f7fe fdbd 	bl	800274c <HAL_GetTick>
 8003bd2:	4602      	mov	r2, r0
 8003bd4:	69bb      	ldr	r3, [r7, #24]
 8003bd6:	1ad3      	subs	r3, r2, r3
 8003bd8:	683a      	ldr	r2, [r7, #0]
 8003bda:	429a      	cmp	r2, r3
 8003bdc:	d302      	bcc.n	8003be4 <I2C_WaitOnFlagUntilTimeout+0x30>
 8003bde:	683b      	ldr	r3, [r7, #0]
 8003be0:	2b00      	cmp	r3, #0
 8003be2:	d139      	bne.n	8003c58 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8003be4:	68bb      	ldr	r3, [r7, #8]
 8003be6:	0c1b      	lsrs	r3, r3, #16
 8003be8:	b2db      	uxtb	r3, r3
 8003bea:	2b01      	cmp	r3, #1
 8003bec:	d10d      	bne.n	8003c0a <I2C_WaitOnFlagUntilTimeout+0x56>
 8003bee:	68fb      	ldr	r3, [r7, #12]
 8003bf0:	681b      	ldr	r3, [r3, #0]
 8003bf2:	695b      	ldr	r3, [r3, #20]
 8003bf4:	43da      	mvns	r2, r3
 8003bf6:	68bb      	ldr	r3, [r7, #8]
 8003bf8:	4013      	ands	r3, r2
 8003bfa:	b29b      	uxth	r3, r3
 8003bfc:	2b00      	cmp	r3, #0
 8003bfe:	bf0c      	ite	eq
 8003c00:	2301      	moveq	r3, #1
 8003c02:	2300      	movne	r3, #0
 8003c04:	b2db      	uxtb	r3, r3
 8003c06:	461a      	mov	r2, r3
 8003c08:	e00c      	b.n	8003c24 <I2C_WaitOnFlagUntilTimeout+0x70>
 8003c0a:	68fb      	ldr	r3, [r7, #12]
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	699b      	ldr	r3, [r3, #24]
 8003c10:	43da      	mvns	r2, r3
 8003c12:	68bb      	ldr	r3, [r7, #8]
 8003c14:	4013      	ands	r3, r2
 8003c16:	b29b      	uxth	r3, r3
 8003c18:	2b00      	cmp	r3, #0
 8003c1a:	bf0c      	ite	eq
 8003c1c:	2301      	moveq	r3, #1
 8003c1e:	2300      	movne	r3, #0
 8003c20:	b2db      	uxtb	r3, r3
 8003c22:	461a      	mov	r2, r3
 8003c24:	79fb      	ldrb	r3, [r7, #7]
 8003c26:	429a      	cmp	r2, r3
 8003c28:	d116      	bne.n	8003c58 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8003c2a:	68fb      	ldr	r3, [r7, #12]
 8003c2c:	2200      	movs	r2, #0
 8003c2e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8003c30:	68fb      	ldr	r3, [r7, #12]
 8003c32:	2220      	movs	r2, #32
 8003c34:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8003c38:	68fb      	ldr	r3, [r7, #12]
 8003c3a:	2200      	movs	r2, #0
 8003c3c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003c40:	68fb      	ldr	r3, [r7, #12]
 8003c42:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c44:	f043 0220 	orr.w	r2, r3, #32
 8003c48:	68fb      	ldr	r3, [r7, #12]
 8003c4a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003c4c:	68fb      	ldr	r3, [r7, #12]
 8003c4e:	2200      	movs	r2, #0
 8003c50:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003c54:	2301      	movs	r3, #1
 8003c56:	e023      	b.n	8003ca0 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003c58:	68bb      	ldr	r3, [r7, #8]
 8003c5a:	0c1b      	lsrs	r3, r3, #16
 8003c5c:	b2db      	uxtb	r3, r3
 8003c5e:	2b01      	cmp	r3, #1
 8003c60:	d10d      	bne.n	8003c7e <I2C_WaitOnFlagUntilTimeout+0xca>
 8003c62:	68fb      	ldr	r3, [r7, #12]
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	695b      	ldr	r3, [r3, #20]
 8003c68:	43da      	mvns	r2, r3
 8003c6a:	68bb      	ldr	r3, [r7, #8]
 8003c6c:	4013      	ands	r3, r2
 8003c6e:	b29b      	uxth	r3, r3
 8003c70:	2b00      	cmp	r3, #0
 8003c72:	bf0c      	ite	eq
 8003c74:	2301      	moveq	r3, #1
 8003c76:	2300      	movne	r3, #0
 8003c78:	b2db      	uxtb	r3, r3
 8003c7a:	461a      	mov	r2, r3
 8003c7c:	e00c      	b.n	8003c98 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8003c7e:	68fb      	ldr	r3, [r7, #12]
 8003c80:	681b      	ldr	r3, [r3, #0]
 8003c82:	699b      	ldr	r3, [r3, #24]
 8003c84:	43da      	mvns	r2, r3
 8003c86:	68bb      	ldr	r3, [r7, #8]
 8003c88:	4013      	ands	r3, r2
 8003c8a:	b29b      	uxth	r3, r3
 8003c8c:	2b00      	cmp	r3, #0
 8003c8e:	bf0c      	ite	eq
 8003c90:	2301      	moveq	r3, #1
 8003c92:	2300      	movne	r3, #0
 8003c94:	b2db      	uxtb	r3, r3
 8003c96:	461a      	mov	r2, r3
 8003c98:	79fb      	ldrb	r3, [r7, #7]
 8003c9a:	429a      	cmp	r2, r3
 8003c9c:	d093      	beq.n	8003bc6 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003c9e:	2300      	movs	r3, #0
}
 8003ca0:	4618      	mov	r0, r3
 8003ca2:	3710      	adds	r7, #16
 8003ca4:	46bd      	mov	sp, r7
 8003ca6:	bd80      	pop	{r7, pc}

08003ca8 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8003ca8:	b580      	push	{r7, lr}
 8003caa:	b084      	sub	sp, #16
 8003cac:	af00      	add	r7, sp, #0
 8003cae:	60f8      	str	r0, [r7, #12]
 8003cb0:	60b9      	str	r1, [r7, #8]
 8003cb2:	607a      	str	r2, [r7, #4]
 8003cb4:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003cb6:	e071      	b.n	8003d9c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003cb8:	68fb      	ldr	r3, [r7, #12]
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	695b      	ldr	r3, [r3, #20]
 8003cbe:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003cc2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003cc6:	d123      	bne.n	8003d10 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003cc8:	68fb      	ldr	r3, [r7, #12]
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	681a      	ldr	r2, [r3, #0]
 8003cce:	68fb      	ldr	r3, [r7, #12]
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003cd6:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003cd8:	68fb      	ldr	r3, [r7, #12]
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003ce0:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003ce2:	68fb      	ldr	r3, [r7, #12]
 8003ce4:	2200      	movs	r2, #0
 8003ce6:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003ce8:	68fb      	ldr	r3, [r7, #12]
 8003cea:	2220      	movs	r2, #32
 8003cec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003cf0:	68fb      	ldr	r3, [r7, #12]
 8003cf2:	2200      	movs	r2, #0
 8003cf4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003cf8:	68fb      	ldr	r3, [r7, #12]
 8003cfa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003cfc:	f043 0204 	orr.w	r2, r3, #4
 8003d00:	68fb      	ldr	r3, [r7, #12]
 8003d02:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003d04:	68fb      	ldr	r3, [r7, #12]
 8003d06:	2200      	movs	r2, #0
 8003d08:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8003d0c:	2301      	movs	r3, #1
 8003d0e:	e067      	b.n	8003de0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003d16:	d041      	beq.n	8003d9c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003d18:	f7fe fd18 	bl	800274c <HAL_GetTick>
 8003d1c:	4602      	mov	r2, r0
 8003d1e:	683b      	ldr	r3, [r7, #0]
 8003d20:	1ad3      	subs	r3, r2, r3
 8003d22:	687a      	ldr	r2, [r7, #4]
 8003d24:	429a      	cmp	r2, r3
 8003d26:	d302      	bcc.n	8003d2e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	2b00      	cmp	r3, #0
 8003d2c:	d136      	bne.n	8003d9c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8003d2e:	68bb      	ldr	r3, [r7, #8]
 8003d30:	0c1b      	lsrs	r3, r3, #16
 8003d32:	b2db      	uxtb	r3, r3
 8003d34:	2b01      	cmp	r3, #1
 8003d36:	d10c      	bne.n	8003d52 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8003d38:	68fb      	ldr	r3, [r7, #12]
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	695b      	ldr	r3, [r3, #20]
 8003d3e:	43da      	mvns	r2, r3
 8003d40:	68bb      	ldr	r3, [r7, #8]
 8003d42:	4013      	ands	r3, r2
 8003d44:	b29b      	uxth	r3, r3
 8003d46:	2b00      	cmp	r3, #0
 8003d48:	bf14      	ite	ne
 8003d4a:	2301      	movne	r3, #1
 8003d4c:	2300      	moveq	r3, #0
 8003d4e:	b2db      	uxtb	r3, r3
 8003d50:	e00b      	b.n	8003d6a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8003d52:	68fb      	ldr	r3, [r7, #12]
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	699b      	ldr	r3, [r3, #24]
 8003d58:	43da      	mvns	r2, r3
 8003d5a:	68bb      	ldr	r3, [r7, #8]
 8003d5c:	4013      	ands	r3, r2
 8003d5e:	b29b      	uxth	r3, r3
 8003d60:	2b00      	cmp	r3, #0
 8003d62:	bf14      	ite	ne
 8003d64:	2301      	movne	r3, #1
 8003d66:	2300      	moveq	r3, #0
 8003d68:	b2db      	uxtb	r3, r3
 8003d6a:	2b00      	cmp	r3, #0
 8003d6c:	d016      	beq.n	8003d9c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003d6e:	68fb      	ldr	r3, [r7, #12]
 8003d70:	2200      	movs	r2, #0
 8003d72:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003d74:	68fb      	ldr	r3, [r7, #12]
 8003d76:	2220      	movs	r2, #32
 8003d78:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003d7c:	68fb      	ldr	r3, [r7, #12]
 8003d7e:	2200      	movs	r2, #0
 8003d80:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003d84:	68fb      	ldr	r3, [r7, #12]
 8003d86:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d88:	f043 0220 	orr.w	r2, r3, #32
 8003d8c:	68fb      	ldr	r3, [r7, #12]
 8003d8e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003d90:	68fb      	ldr	r3, [r7, #12]
 8003d92:	2200      	movs	r2, #0
 8003d94:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003d98:	2301      	movs	r3, #1
 8003d9a:	e021      	b.n	8003de0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003d9c:	68bb      	ldr	r3, [r7, #8]
 8003d9e:	0c1b      	lsrs	r3, r3, #16
 8003da0:	b2db      	uxtb	r3, r3
 8003da2:	2b01      	cmp	r3, #1
 8003da4:	d10c      	bne.n	8003dc0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8003da6:	68fb      	ldr	r3, [r7, #12]
 8003da8:	681b      	ldr	r3, [r3, #0]
 8003daa:	695b      	ldr	r3, [r3, #20]
 8003dac:	43da      	mvns	r2, r3
 8003dae:	68bb      	ldr	r3, [r7, #8]
 8003db0:	4013      	ands	r3, r2
 8003db2:	b29b      	uxth	r3, r3
 8003db4:	2b00      	cmp	r3, #0
 8003db6:	bf14      	ite	ne
 8003db8:	2301      	movne	r3, #1
 8003dba:	2300      	moveq	r3, #0
 8003dbc:	b2db      	uxtb	r3, r3
 8003dbe:	e00b      	b.n	8003dd8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8003dc0:	68fb      	ldr	r3, [r7, #12]
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	699b      	ldr	r3, [r3, #24]
 8003dc6:	43da      	mvns	r2, r3
 8003dc8:	68bb      	ldr	r3, [r7, #8]
 8003dca:	4013      	ands	r3, r2
 8003dcc:	b29b      	uxth	r3, r3
 8003dce:	2b00      	cmp	r3, #0
 8003dd0:	bf14      	ite	ne
 8003dd2:	2301      	movne	r3, #1
 8003dd4:	2300      	moveq	r3, #0
 8003dd6:	b2db      	uxtb	r3, r3
 8003dd8:	2b00      	cmp	r3, #0
 8003dda:	f47f af6d 	bne.w	8003cb8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8003dde:	2300      	movs	r3, #0
}
 8003de0:	4618      	mov	r0, r3
 8003de2:	3710      	adds	r7, #16
 8003de4:	46bd      	mov	sp, r7
 8003de6:	bd80      	pop	{r7, pc}

08003de8 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003de8:	b580      	push	{r7, lr}
 8003dea:	b084      	sub	sp, #16
 8003dec:	af00      	add	r7, sp, #0
 8003dee:	60f8      	str	r0, [r7, #12]
 8003df0:	60b9      	str	r1, [r7, #8]
 8003df2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003df4:	e034      	b.n	8003e60 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003df6:	68f8      	ldr	r0, [r7, #12]
 8003df8:	f000 f8e3 	bl	8003fc2 <I2C_IsAcknowledgeFailed>
 8003dfc:	4603      	mov	r3, r0
 8003dfe:	2b00      	cmp	r3, #0
 8003e00:	d001      	beq.n	8003e06 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003e02:	2301      	movs	r3, #1
 8003e04:	e034      	b.n	8003e70 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003e06:	68bb      	ldr	r3, [r7, #8]
 8003e08:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003e0c:	d028      	beq.n	8003e60 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003e0e:	f7fe fc9d 	bl	800274c <HAL_GetTick>
 8003e12:	4602      	mov	r2, r0
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	1ad3      	subs	r3, r2, r3
 8003e18:	68ba      	ldr	r2, [r7, #8]
 8003e1a:	429a      	cmp	r2, r3
 8003e1c:	d302      	bcc.n	8003e24 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8003e1e:	68bb      	ldr	r3, [r7, #8]
 8003e20:	2b00      	cmp	r3, #0
 8003e22:	d11d      	bne.n	8003e60 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8003e24:	68fb      	ldr	r3, [r7, #12]
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	695b      	ldr	r3, [r3, #20]
 8003e2a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003e2e:	2b80      	cmp	r3, #128	@ 0x80
 8003e30:	d016      	beq.n	8003e60 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003e32:	68fb      	ldr	r3, [r7, #12]
 8003e34:	2200      	movs	r2, #0
 8003e36:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003e38:	68fb      	ldr	r3, [r7, #12]
 8003e3a:	2220      	movs	r2, #32
 8003e3c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003e40:	68fb      	ldr	r3, [r7, #12]
 8003e42:	2200      	movs	r2, #0
 8003e44:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003e48:	68fb      	ldr	r3, [r7, #12]
 8003e4a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e4c:	f043 0220 	orr.w	r2, r3, #32
 8003e50:	68fb      	ldr	r3, [r7, #12]
 8003e52:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003e54:	68fb      	ldr	r3, [r7, #12]
 8003e56:	2200      	movs	r2, #0
 8003e58:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003e5c:	2301      	movs	r3, #1
 8003e5e:	e007      	b.n	8003e70 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003e60:	68fb      	ldr	r3, [r7, #12]
 8003e62:	681b      	ldr	r3, [r3, #0]
 8003e64:	695b      	ldr	r3, [r3, #20]
 8003e66:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003e6a:	2b80      	cmp	r3, #128	@ 0x80
 8003e6c:	d1c3      	bne.n	8003df6 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003e6e:	2300      	movs	r3, #0
}
 8003e70:	4618      	mov	r0, r3
 8003e72:	3710      	adds	r7, #16
 8003e74:	46bd      	mov	sp, r7
 8003e76:	bd80      	pop	{r7, pc}

08003e78 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003e78:	b580      	push	{r7, lr}
 8003e7a:	b084      	sub	sp, #16
 8003e7c:	af00      	add	r7, sp, #0
 8003e7e:	60f8      	str	r0, [r7, #12]
 8003e80:	60b9      	str	r1, [r7, #8]
 8003e82:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003e84:	e034      	b.n	8003ef0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003e86:	68f8      	ldr	r0, [r7, #12]
 8003e88:	f000 f89b 	bl	8003fc2 <I2C_IsAcknowledgeFailed>
 8003e8c:	4603      	mov	r3, r0
 8003e8e:	2b00      	cmp	r3, #0
 8003e90:	d001      	beq.n	8003e96 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003e92:	2301      	movs	r3, #1
 8003e94:	e034      	b.n	8003f00 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003e96:	68bb      	ldr	r3, [r7, #8]
 8003e98:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003e9c:	d028      	beq.n	8003ef0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003e9e:	f7fe fc55 	bl	800274c <HAL_GetTick>
 8003ea2:	4602      	mov	r2, r0
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	1ad3      	subs	r3, r2, r3
 8003ea8:	68ba      	ldr	r2, [r7, #8]
 8003eaa:	429a      	cmp	r2, r3
 8003eac:	d302      	bcc.n	8003eb4 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8003eae:	68bb      	ldr	r3, [r7, #8]
 8003eb0:	2b00      	cmp	r3, #0
 8003eb2:	d11d      	bne.n	8003ef0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8003eb4:	68fb      	ldr	r3, [r7, #12]
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	695b      	ldr	r3, [r3, #20]
 8003eba:	f003 0304 	and.w	r3, r3, #4
 8003ebe:	2b04      	cmp	r3, #4
 8003ec0:	d016      	beq.n	8003ef0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003ec2:	68fb      	ldr	r3, [r7, #12]
 8003ec4:	2200      	movs	r2, #0
 8003ec6:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003ec8:	68fb      	ldr	r3, [r7, #12]
 8003eca:	2220      	movs	r2, #32
 8003ecc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003ed0:	68fb      	ldr	r3, [r7, #12]
 8003ed2:	2200      	movs	r2, #0
 8003ed4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003ed8:	68fb      	ldr	r3, [r7, #12]
 8003eda:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003edc:	f043 0220 	orr.w	r2, r3, #32
 8003ee0:	68fb      	ldr	r3, [r7, #12]
 8003ee2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003ee4:	68fb      	ldr	r3, [r7, #12]
 8003ee6:	2200      	movs	r2, #0
 8003ee8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003eec:	2301      	movs	r3, #1
 8003eee:	e007      	b.n	8003f00 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003ef0:	68fb      	ldr	r3, [r7, #12]
 8003ef2:	681b      	ldr	r3, [r3, #0]
 8003ef4:	695b      	ldr	r3, [r3, #20]
 8003ef6:	f003 0304 	and.w	r3, r3, #4
 8003efa:	2b04      	cmp	r3, #4
 8003efc:	d1c3      	bne.n	8003e86 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003efe:	2300      	movs	r3, #0
}
 8003f00:	4618      	mov	r0, r3
 8003f02:	3710      	adds	r7, #16
 8003f04:	46bd      	mov	sp, r7
 8003f06:	bd80      	pop	{r7, pc}

08003f08 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003f08:	b580      	push	{r7, lr}
 8003f0a:	b084      	sub	sp, #16
 8003f0c:	af00      	add	r7, sp, #0
 8003f0e:	60f8      	str	r0, [r7, #12]
 8003f10:	60b9      	str	r1, [r7, #8]
 8003f12:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003f14:	e049      	b.n	8003faa <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8003f16:	68fb      	ldr	r3, [r7, #12]
 8003f18:	681b      	ldr	r3, [r3, #0]
 8003f1a:	695b      	ldr	r3, [r3, #20]
 8003f1c:	f003 0310 	and.w	r3, r3, #16
 8003f20:	2b10      	cmp	r3, #16
 8003f22:	d119      	bne.n	8003f58 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003f24:	68fb      	ldr	r3, [r7, #12]
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	f06f 0210 	mvn.w	r2, #16
 8003f2c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003f2e:	68fb      	ldr	r3, [r7, #12]
 8003f30:	2200      	movs	r2, #0
 8003f32:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003f34:	68fb      	ldr	r3, [r7, #12]
 8003f36:	2220      	movs	r2, #32
 8003f38:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003f3c:	68fb      	ldr	r3, [r7, #12]
 8003f3e:	2200      	movs	r2, #0
 8003f40:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8003f44:	68fb      	ldr	r3, [r7, #12]
 8003f46:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003f48:	68fb      	ldr	r3, [r7, #12]
 8003f4a:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003f4c:	68fb      	ldr	r3, [r7, #12]
 8003f4e:	2200      	movs	r2, #0
 8003f50:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8003f54:	2301      	movs	r3, #1
 8003f56:	e030      	b.n	8003fba <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003f58:	f7fe fbf8 	bl	800274c <HAL_GetTick>
 8003f5c:	4602      	mov	r2, r0
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	1ad3      	subs	r3, r2, r3
 8003f62:	68ba      	ldr	r2, [r7, #8]
 8003f64:	429a      	cmp	r2, r3
 8003f66:	d302      	bcc.n	8003f6e <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8003f68:	68bb      	ldr	r3, [r7, #8]
 8003f6a:	2b00      	cmp	r3, #0
 8003f6c:	d11d      	bne.n	8003faa <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8003f6e:	68fb      	ldr	r3, [r7, #12]
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	695b      	ldr	r3, [r3, #20]
 8003f74:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003f78:	2b40      	cmp	r3, #64	@ 0x40
 8003f7a:	d016      	beq.n	8003faa <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003f7c:	68fb      	ldr	r3, [r7, #12]
 8003f7e:	2200      	movs	r2, #0
 8003f80:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003f82:	68fb      	ldr	r3, [r7, #12]
 8003f84:	2220      	movs	r2, #32
 8003f86:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003f8a:	68fb      	ldr	r3, [r7, #12]
 8003f8c:	2200      	movs	r2, #0
 8003f8e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003f92:	68fb      	ldr	r3, [r7, #12]
 8003f94:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f96:	f043 0220 	orr.w	r2, r3, #32
 8003f9a:	68fb      	ldr	r3, [r7, #12]
 8003f9c:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003f9e:	68fb      	ldr	r3, [r7, #12]
 8003fa0:	2200      	movs	r2, #0
 8003fa2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8003fa6:	2301      	movs	r3, #1
 8003fa8:	e007      	b.n	8003fba <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003faa:	68fb      	ldr	r3, [r7, #12]
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	695b      	ldr	r3, [r3, #20]
 8003fb0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003fb4:	2b40      	cmp	r3, #64	@ 0x40
 8003fb6:	d1ae      	bne.n	8003f16 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003fb8:	2300      	movs	r3, #0
}
 8003fba:	4618      	mov	r0, r3
 8003fbc:	3710      	adds	r7, #16
 8003fbe:	46bd      	mov	sp, r7
 8003fc0:	bd80      	pop	{r7, pc}

08003fc2 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8003fc2:	b480      	push	{r7}
 8003fc4:	b083      	sub	sp, #12
 8003fc6:	af00      	add	r7, sp, #0
 8003fc8:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	695b      	ldr	r3, [r3, #20]
 8003fd0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003fd4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003fd8:	d11b      	bne.n	8004012 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003fe2:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	2200      	movs	r2, #0
 8003fe8:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	2220      	movs	r2, #32
 8003fee:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	2200      	movs	r2, #0
 8003ff6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ffe:	f043 0204 	orr.w	r2, r3, #4
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	2200      	movs	r2, #0
 800400a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 800400e:	2301      	movs	r3, #1
 8004010:	e000      	b.n	8004014 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8004012:	2300      	movs	r3, #0
}
 8004014:	4618      	mov	r0, r3
 8004016:	370c      	adds	r7, #12
 8004018:	46bd      	mov	sp, r7
 800401a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800401e:	4770      	bx	lr

08004020 <HAL_LTDC_Init>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_Init(LTDC_HandleTypeDef *hltdc)
{
 8004020:	b580      	push	{r7, lr}
 8004022:	b084      	sub	sp, #16
 8004024:	af00      	add	r7, sp, #0
 8004026:	6078      	str	r0, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;

  /* Check the LTDC peripheral state */
  if (hltdc == NULL)
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	2b00      	cmp	r3, #0
 800402c:	d101      	bne.n	8004032 <HAL_LTDC_Init+0x12>
  {
    return HAL_ERROR;
 800402e:	2301      	movs	r3, #1
 8004030:	e0bf      	b.n	80041b2 <HAL_LTDC_Init+0x192>
    }
    /* Init the low level hardware */
    hltdc->MspInitCallback(hltdc);
  }
#else
  if (hltdc->State == HAL_LTDC_STATE_RESET)
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	f893 30a1 	ldrb.w	r3, [r3, #161]	@ 0xa1
 8004038:	b2db      	uxtb	r3, r3
 800403a:	2b00      	cmp	r3, #0
 800403c:	d106      	bne.n	800404c <HAL_LTDC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hltdc->Lock = HAL_UNLOCKED;
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	2200      	movs	r2, #0
 8004042:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
    /* Init the low level hardware */
    HAL_LTDC_MspInit(hltdc);
 8004046:	6878      	ldr	r0, [r7, #4]
 8004048:	f7fd fdce 	bl	8001be8 <HAL_LTDC_MspInit>
  }
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	2202      	movs	r2, #2
 8004050:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Configure the HS, VS, DE and PC polarity */
  hltdc->Instance->GCR &= ~(LTDC_GCR_HSPOL | LTDC_GCR_VSPOL | LTDC_GCR_DEPOL | LTDC_GCR_PCPOL);
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	699a      	ldr	r2, [r3, #24]
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	681b      	ldr	r3, [r3, #0]
 800405e:	f022 4270 	bic.w	r2, r2, #4026531840	@ 0xf0000000
 8004062:	619a      	str	r2, [r3, #24]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	6999      	ldr	r1, [r3, #24]
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	685a      	ldr	r2, [r3, #4]
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	689b      	ldr	r3, [r3, #8]
 8004072:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	68db      	ldr	r3, [r3, #12]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8004078:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	691b      	ldr	r3, [r3, #16]
 800407e:	431a      	orrs	r2, r3
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	430a      	orrs	r2, r1
 8004086:	619a      	str	r2, [r3, #24]

  /* Set Synchronization size */
  hltdc->Instance->SSCR &= ~(LTDC_SSCR_VSH | LTDC_SSCR_HSW);
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	6899      	ldr	r1, [r3, #8]
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	681a      	ldr	r2, [r3, #0]
 8004092:	4b4a      	ldr	r3, [pc, #296]	@ (80041bc <HAL_LTDC_Init+0x19c>)
 8004094:	400b      	ands	r3, r1
 8004096:	6093      	str	r3, [r2, #8]
  tmp = (hltdc->Init.HorizontalSync << 16U);
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	695b      	ldr	r3, [r3, #20]
 800409c:	041b      	lsls	r3, r3, #16
 800409e:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->SSCR |= (tmp | hltdc->Init.VerticalSync);
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	6899      	ldr	r1, [r3, #8]
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	699a      	ldr	r2, [r3, #24]
 80040aa:	68fb      	ldr	r3, [r7, #12]
 80040ac:	431a      	orrs	r2, r3
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	681b      	ldr	r3, [r3, #0]
 80040b2:	430a      	orrs	r2, r1
 80040b4:	609a      	str	r2, [r3, #8]

  /* Set Accumulated Back porch */
  hltdc->Instance->BPCR &= ~(LTDC_BPCR_AVBP | LTDC_BPCR_AHBP);
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	681b      	ldr	r3, [r3, #0]
 80040ba:	68d9      	ldr	r1, [r3, #12]
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	681a      	ldr	r2, [r3, #0]
 80040c0:	4b3e      	ldr	r3, [pc, #248]	@ (80041bc <HAL_LTDC_Init+0x19c>)
 80040c2:	400b      	ands	r3, r1
 80040c4:	60d3      	str	r3, [r2, #12]
  tmp = (hltdc->Init.AccumulatedHBP << 16U);
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	69db      	ldr	r3, [r3, #28]
 80040ca:	041b      	lsls	r3, r3, #16
 80040cc:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->BPCR |= (tmp | hltdc->Init.AccumulatedVBP);
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	681b      	ldr	r3, [r3, #0]
 80040d2:	68d9      	ldr	r1, [r3, #12]
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	6a1a      	ldr	r2, [r3, #32]
 80040d8:	68fb      	ldr	r3, [r7, #12]
 80040da:	431a      	orrs	r2, r3
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	430a      	orrs	r2, r1
 80040e2:	60da      	str	r2, [r3, #12]

  /* Set Accumulated Active Width */
  hltdc->Instance->AWCR &= ~(LTDC_AWCR_AAH | LTDC_AWCR_AAW);
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	6919      	ldr	r1, [r3, #16]
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	681a      	ldr	r2, [r3, #0]
 80040ee:	4b33      	ldr	r3, [pc, #204]	@ (80041bc <HAL_LTDC_Init+0x19c>)
 80040f0:	400b      	ands	r3, r1
 80040f2:	6113      	str	r3, [r2, #16]
  tmp = (hltdc->Init.AccumulatedActiveW << 16U);
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80040f8:	041b      	lsls	r3, r3, #16
 80040fa:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->AWCR |= (tmp | hltdc->Init.AccumulatedActiveH);
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	6919      	ldr	r1, [r3, #16]
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004106:	68fb      	ldr	r3, [r7, #12]
 8004108:	431a      	orrs	r2, r3
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	430a      	orrs	r2, r1
 8004110:	611a      	str	r2, [r3, #16]

  /* Set Total Width */
  hltdc->Instance->TWCR &= ~(LTDC_TWCR_TOTALH | LTDC_TWCR_TOTALW);
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	6959      	ldr	r1, [r3, #20]
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	681a      	ldr	r2, [r3, #0]
 800411c:	4b27      	ldr	r3, [pc, #156]	@ (80041bc <HAL_LTDC_Init+0x19c>)
 800411e:	400b      	ands	r3, r1
 8004120:	6153      	str	r3, [r2, #20]
  tmp = (hltdc->Init.TotalWidth << 16U);
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004126:	041b      	lsls	r3, r3, #16
 8004128:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->TWCR |= (tmp | hltdc->Init.TotalHeigh);
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	6959      	ldr	r1, [r3, #20]
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004134:	68fb      	ldr	r3, [r7, #12]
 8004136:	431a      	orrs	r2, r3
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	430a      	orrs	r2, r1
 800413e:	615a      	str	r2, [r3, #20]

  /* Set the background color value */
  tmp = ((uint32_t)(hltdc->Init.Backcolor.Green) << 8U);
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8004146:	021b      	lsls	r3, r3, #8
 8004148:	60fb      	str	r3, [r7, #12]
  tmp1 = ((uint32_t)(hltdc->Init.Backcolor.Red) << 16U);
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	f893 3036 	ldrb.w	r3, [r3, #54]	@ 0x36
 8004150:	041b      	lsls	r3, r3, #16
 8004152:	60bb      	str	r3, [r7, #8]
  hltdc->Instance->BCCR &= ~(LTDC_BCCR_BCBLUE | LTDC_BCCR_BCGREEN | LTDC_BCCR_BCRED);
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	681b      	ldr	r3, [r3, #0]
 800415e:	f002 427f 	and.w	r2, r2, #4278190080	@ 0xff000000
 8004162:	62da      	str	r2, [r3, #44]	@ 0x2c
  hltdc->Instance->BCCR |= (tmp1 | tmp | hltdc->Init.Backcolor.Blue);
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800416a:	68ba      	ldr	r2, [r7, #8]
 800416c:	68fb      	ldr	r3, [r7, #12]
 800416e:	4313      	orrs	r3, r2
 8004170:	687a      	ldr	r2, [r7, #4]
 8004172:	f892 2034 	ldrb.w	r2, [r2, #52]	@ 0x34
 8004176:	431a      	orrs	r2, r3
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	430a      	orrs	r2, r1
 800417e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable the Transfer Error and FIFO underrun interrupts */
  __HAL_LTDC_ENABLE_IT(hltdc, LTDC_IT_TE | LTDC_IT_FU);
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	f042 0206 	orr.w	r2, r2, #6
 800418e:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Enable LTDC by setting LTDCEN bit */
  __HAL_LTDC_ENABLE(hltdc);
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	681b      	ldr	r3, [r3, #0]
 8004194:	699a      	ldr	r2, [r3, #24]
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	f042 0201 	orr.w	r2, r2, #1
 800419e:	619a      	str	r2, [r3, #24]

  /* Initialize the error code */
  hltdc->ErrorCode = HAL_LTDC_ERROR_NONE;
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	2200      	movs	r2, #0
 80041a4:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4

  /* Initialize the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	2201      	movs	r2, #1
 80041ac:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  return HAL_OK;
 80041b0:	2300      	movs	r3, #0
}
 80041b2:	4618      	mov	r0, r3
 80041b4:	3710      	adds	r7, #16
 80041b6:	46bd      	mov	sp, r7
 80041b8:	bd80      	pop	{r7, pc}
 80041ba:	bf00      	nop
 80041bc:	f000f800 	.word	0xf000f800

080041c0 <HAL_LTDC_ConfigLayer>:
  *                    This parameter can be one of the following values:
  *                    LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_ConfigLayer(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 80041c0:	b5b0      	push	{r4, r5, r7, lr}
 80041c2:	b084      	sub	sp, #16
 80041c4:	af00      	add	r7, sp, #0
 80041c6:	60f8      	str	r0, [r7, #12]
 80041c8:	60b9      	str	r1, [r7, #8]
 80041ca:	607a      	str	r2, [r7, #4]
  assert_param(IS_LTDC_BLENDING_FACTOR2(pLayerCfg->BlendingFactor2));
  assert_param(IS_LTDC_CFBLL(pLayerCfg->ImageWidth));
  assert_param(IS_LTDC_CFBLNBR(pLayerCfg->ImageHeight));

  /* Process locked */
  __HAL_LOCK(hltdc);
 80041cc:	68fb      	ldr	r3, [r7, #12]
 80041ce:	f893 30a0 	ldrb.w	r3, [r3, #160]	@ 0xa0
 80041d2:	2b01      	cmp	r3, #1
 80041d4:	d101      	bne.n	80041da <HAL_LTDC_ConfigLayer+0x1a>
 80041d6:	2302      	movs	r3, #2
 80041d8:	e02c      	b.n	8004234 <HAL_LTDC_ConfigLayer+0x74>
 80041da:	68fb      	ldr	r3, [r7, #12]
 80041dc:	2201      	movs	r2, #1
 80041de:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 80041e2:	68fb      	ldr	r3, [r7, #12]
 80041e4:	2202      	movs	r2, #2
 80041e6:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Copy new layer configuration into handle structure */
  hltdc->LayerCfg[LayerIdx] = *pLayerCfg;
 80041ea:	68fa      	ldr	r2, [r7, #12]
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	2134      	movs	r1, #52	@ 0x34
 80041f0:	fb01 f303 	mul.w	r3, r1, r3
 80041f4:	4413      	add	r3, r2
 80041f6:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 80041fa:	68bb      	ldr	r3, [r7, #8]
 80041fc:	4614      	mov	r4, r2
 80041fe:	461d      	mov	r5, r3
 8004200:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004202:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004204:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004206:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004208:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800420a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800420c:	682b      	ldr	r3, [r5, #0]
 800420e:	6023      	str	r3, [r4, #0]

  /* Configure the LTDC Layer */
  LTDC_SetConfig(hltdc, pLayerCfg, LayerIdx);
 8004210:	687a      	ldr	r2, [r7, #4]
 8004212:	68b9      	ldr	r1, [r7, #8]
 8004214:	68f8      	ldr	r0, [r7, #12]
 8004216:	f000 f811 	bl	800423c <LTDC_SetConfig>

  /* Set the Immediate Reload type */
  hltdc->Instance->SRCR = LTDC_SRCR_IMR;
 800421a:	68fb      	ldr	r3, [r7, #12]
 800421c:	681b      	ldr	r3, [r3, #0]
 800421e:	2201      	movs	r2, #1
 8004220:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the LTDC state*/
  hltdc->State  = HAL_LTDC_STATE_READY;
 8004222:	68fb      	ldr	r3, [r7, #12]
 8004224:	2201      	movs	r2, #1
 8004226:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 800422a:	68fb      	ldr	r3, [r7, #12]
 800422c:	2200      	movs	r2, #0
 800422e:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0

  return HAL_OK;
 8004232:	2300      	movs	r3, #0
}
 8004234:	4618      	mov	r0, r3
 8004236:	3710      	adds	r7, #16
 8004238:	46bd      	mov	sp, r7
 800423a:	bdb0      	pop	{r4, r5, r7, pc}

0800423c <LTDC_SetConfig>:
  * @param  LayerIdx  LTDC Layer index.
  *                   This parameter can be one of the following values: LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval None
  */
static void LTDC_SetConfig(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 800423c:	b480      	push	{r7}
 800423e:	b089      	sub	sp, #36	@ 0x24
 8004240:	af00      	add	r7, sp, #0
 8004242:	60f8      	str	r0, [r7, #12]
 8004244:	60b9      	str	r1, [r7, #8]
 8004246:	607a      	str	r2, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;
  uint32_t tmp2;

  /* Configure the horizontal start and stop position */
  tmp = ((pLayerCfg->WindowX1 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U)) << 16U);
 8004248:	68bb      	ldr	r3, [r7, #8]
 800424a:	685a      	ldr	r2, [r3, #4]
 800424c:	68fb      	ldr	r3, [r7, #12]
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	68db      	ldr	r3, [r3, #12]
 8004252:	0c1b      	lsrs	r3, r3, #16
 8004254:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004258:	4413      	add	r3, r2
 800425a:	041b      	lsls	r3, r3, #16
 800425c:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR &= ~(LTDC_LxWHPCR_WHSTPOS | LTDC_LxWHPCR_WHSPPOS);
 800425e:	68fb      	ldr	r3, [r7, #12]
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	461a      	mov	r2, r3
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	01db      	lsls	r3, r3, #7
 8004268:	4413      	add	r3, r2
 800426a:	3384      	adds	r3, #132	@ 0x84
 800426c:	685b      	ldr	r3, [r3, #4]
 800426e:	68fa      	ldr	r2, [r7, #12]
 8004270:	6812      	ldr	r2, [r2, #0]
 8004272:	4611      	mov	r1, r2
 8004274:	687a      	ldr	r2, [r7, #4]
 8004276:	01d2      	lsls	r2, r2, #7
 8004278:	440a      	add	r2, r1
 800427a:	3284      	adds	r2, #132	@ 0x84
 800427c:	f403 4370 	and.w	r3, r3, #61440	@ 0xf000
 8004280:	6053      	str	r3, [r2, #4]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 8004282:	68bb      	ldr	r3, [r7, #8]
 8004284:	681a      	ldr	r2, [r3, #0]
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 8004286:	68fb      	ldr	r3, [r7, #12]
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	68db      	ldr	r3, [r3, #12]
 800428c:	0c1b      	lsrs	r3, r3, #16
 800428e:	f3c3 030b 	ubfx	r3, r3, #0, #12
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 8004292:	4413      	add	r3, r2
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 8004294:	1c5a      	adds	r2, r3, #1
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 8004296:	68fb      	ldr	r3, [r7, #12]
 8004298:	681b      	ldr	r3, [r3, #0]
 800429a:	4619      	mov	r1, r3
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	01db      	lsls	r3, r3, #7
 80042a0:	440b      	add	r3, r1
 80042a2:	3384      	adds	r3, #132	@ 0x84
 80042a4:	4619      	mov	r1, r3
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 80042a6:	69fb      	ldr	r3, [r7, #28]
 80042a8:	4313      	orrs	r3, r2
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 80042aa:	604b      	str	r3, [r1, #4]

  /* Configure the vertical start and stop position */
  tmp = ((pLayerCfg->WindowY1 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP)) << 16U);
 80042ac:	68bb      	ldr	r3, [r7, #8]
 80042ae:	68da      	ldr	r2, [r3, #12]
 80042b0:	68fb      	ldr	r3, [r7, #12]
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	68db      	ldr	r3, [r3, #12]
 80042b6:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80042ba:	4413      	add	r3, r2
 80042bc:	041b      	lsls	r3, r3, #16
 80042be:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR &= ~(LTDC_LxWVPCR_WVSTPOS | LTDC_LxWVPCR_WVSPPOS);
 80042c0:	68fb      	ldr	r3, [r7, #12]
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	461a      	mov	r2, r3
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	01db      	lsls	r3, r3, #7
 80042ca:	4413      	add	r3, r2
 80042cc:	3384      	adds	r3, #132	@ 0x84
 80042ce:	689b      	ldr	r3, [r3, #8]
 80042d0:	68fa      	ldr	r2, [r7, #12]
 80042d2:	6812      	ldr	r2, [r2, #0]
 80042d4:	4611      	mov	r1, r2
 80042d6:	687a      	ldr	r2, [r7, #4]
 80042d8:	01d2      	lsls	r2, r2, #7
 80042da:	440a      	add	r2, r1
 80042dc:	3284      	adds	r2, #132	@ 0x84
 80042de:	f403 4370 	and.w	r3, r3, #61440	@ 0xf000
 80042e2:	6093      	str	r3, [r2, #8]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR  = ((pLayerCfg->WindowY0 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP) + 1U) | tmp);
 80042e4:	68bb      	ldr	r3, [r7, #8]
 80042e6:	689a      	ldr	r2, [r3, #8]
 80042e8:	68fb      	ldr	r3, [r7, #12]
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	68db      	ldr	r3, [r3, #12]
 80042ee:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80042f2:	4413      	add	r3, r2
 80042f4:	1c5a      	adds	r2, r3, #1
 80042f6:	68fb      	ldr	r3, [r7, #12]
 80042f8:	681b      	ldr	r3, [r3, #0]
 80042fa:	4619      	mov	r1, r3
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	01db      	lsls	r3, r3, #7
 8004300:	440b      	add	r3, r1
 8004302:	3384      	adds	r3, #132	@ 0x84
 8004304:	4619      	mov	r1, r3
 8004306:	69fb      	ldr	r3, [r7, #28]
 8004308:	4313      	orrs	r3, r2
 800430a:	608b      	str	r3, [r1, #8]

  /* Specifies the pixel format */
  LTDC_LAYER(hltdc, LayerIdx)->PFCR &= ~(LTDC_LxPFCR_PF);
 800430c:	68fb      	ldr	r3, [r7, #12]
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	461a      	mov	r2, r3
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	01db      	lsls	r3, r3, #7
 8004316:	4413      	add	r3, r2
 8004318:	3384      	adds	r3, #132	@ 0x84
 800431a:	691b      	ldr	r3, [r3, #16]
 800431c:	68fa      	ldr	r2, [r7, #12]
 800431e:	6812      	ldr	r2, [r2, #0]
 8004320:	4611      	mov	r1, r2
 8004322:	687a      	ldr	r2, [r7, #4]
 8004324:	01d2      	lsls	r2, r2, #7
 8004326:	440a      	add	r2, r1
 8004328:	3284      	adds	r2, #132	@ 0x84
 800432a:	f023 0307 	bic.w	r3, r3, #7
 800432e:	6113      	str	r3, [r2, #16]
  LTDC_LAYER(hltdc, LayerIdx)->PFCR = (pLayerCfg->PixelFormat);
 8004330:	68fb      	ldr	r3, [r7, #12]
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	461a      	mov	r2, r3
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	01db      	lsls	r3, r3, #7
 800433a:	4413      	add	r3, r2
 800433c:	3384      	adds	r3, #132	@ 0x84
 800433e:	461a      	mov	r2, r3
 8004340:	68bb      	ldr	r3, [r7, #8]
 8004342:	691b      	ldr	r3, [r3, #16]
 8004344:	6113      	str	r3, [r2, #16]

  /* Configure the default color values */
  tmp = ((uint32_t)(pLayerCfg->Backcolor.Green) << 8U);
 8004346:	68bb      	ldr	r3, [r7, #8]
 8004348:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 800434c:	021b      	lsls	r3, r3, #8
 800434e:	61fb      	str	r3, [r7, #28]
  tmp1 = ((uint32_t)(pLayerCfg->Backcolor.Red) << 16U);
 8004350:	68bb      	ldr	r3, [r7, #8]
 8004352:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 8004356:	041b      	lsls	r3, r3, #16
 8004358:	61bb      	str	r3, [r7, #24]
  tmp2 = (pLayerCfg->Alpha0 << 24U);
 800435a:	68bb      	ldr	r3, [r7, #8]
 800435c:	699b      	ldr	r3, [r3, #24]
 800435e:	061b      	lsls	r3, r3, #24
 8004360:	617b      	str	r3, [r7, #20]
  LTDC_LAYER(hltdc, LayerIdx)->DCCR &= ~(LTDC_LxDCCR_DCBLUE | LTDC_LxDCCR_DCGREEN | LTDC_LxDCCR_DCRED |
 8004362:	68fb      	ldr	r3, [r7, #12]
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	461a      	mov	r2, r3
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	01db      	lsls	r3, r3, #7
 800436c:	4413      	add	r3, r2
 800436e:	3384      	adds	r3, #132	@ 0x84
 8004370:	699b      	ldr	r3, [r3, #24]
 8004372:	68fb      	ldr	r3, [r7, #12]
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	461a      	mov	r2, r3
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	01db      	lsls	r3, r3, #7
 800437c:	4413      	add	r3, r2
 800437e:	3384      	adds	r3, #132	@ 0x84
 8004380:	461a      	mov	r2, r3
 8004382:	2300      	movs	r3, #0
 8004384:	6193      	str	r3, [r2, #24]
                                         LTDC_LxDCCR_DCALPHA);
  LTDC_LAYER(hltdc, LayerIdx)->DCCR = (pLayerCfg->Backcolor.Blue | tmp | tmp1 | tmp2);
 8004386:	68bb      	ldr	r3, [r7, #8]
 8004388:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800438c:	461a      	mov	r2, r3
 800438e:	69fb      	ldr	r3, [r7, #28]
 8004390:	431a      	orrs	r2, r3
 8004392:	69bb      	ldr	r3, [r7, #24]
 8004394:	431a      	orrs	r2, r3
 8004396:	68fb      	ldr	r3, [r7, #12]
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	4619      	mov	r1, r3
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	01db      	lsls	r3, r3, #7
 80043a0:	440b      	add	r3, r1
 80043a2:	3384      	adds	r3, #132	@ 0x84
 80043a4:	4619      	mov	r1, r3
 80043a6:	697b      	ldr	r3, [r7, #20]
 80043a8:	4313      	orrs	r3, r2
 80043aa:	618b      	str	r3, [r1, #24]

  /* Specifies the constant alpha value */
  LTDC_LAYER(hltdc, LayerIdx)->CACR &= ~(LTDC_LxCACR_CONSTA);
 80043ac:	68fb      	ldr	r3, [r7, #12]
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	461a      	mov	r2, r3
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	01db      	lsls	r3, r3, #7
 80043b6:	4413      	add	r3, r2
 80043b8:	3384      	adds	r3, #132	@ 0x84
 80043ba:	695b      	ldr	r3, [r3, #20]
 80043bc:	68fa      	ldr	r2, [r7, #12]
 80043be:	6812      	ldr	r2, [r2, #0]
 80043c0:	4611      	mov	r1, r2
 80043c2:	687a      	ldr	r2, [r7, #4]
 80043c4:	01d2      	lsls	r2, r2, #7
 80043c6:	440a      	add	r2, r1
 80043c8:	3284      	adds	r2, #132	@ 0x84
 80043ca:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80043ce:	6153      	str	r3, [r2, #20]
  LTDC_LAYER(hltdc, LayerIdx)->CACR = (pLayerCfg->Alpha);
 80043d0:	68fb      	ldr	r3, [r7, #12]
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	461a      	mov	r2, r3
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	01db      	lsls	r3, r3, #7
 80043da:	4413      	add	r3, r2
 80043dc:	3384      	adds	r3, #132	@ 0x84
 80043de:	461a      	mov	r2, r3
 80043e0:	68bb      	ldr	r3, [r7, #8]
 80043e2:	695b      	ldr	r3, [r3, #20]
 80043e4:	6153      	str	r3, [r2, #20]

  /* Specifies the blending factors */
  LTDC_LAYER(hltdc, LayerIdx)->BFCR &= ~(LTDC_LxBFCR_BF2 | LTDC_LxBFCR_BF1);
 80043e6:	68fb      	ldr	r3, [r7, #12]
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	461a      	mov	r2, r3
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	01db      	lsls	r3, r3, #7
 80043f0:	4413      	add	r3, r2
 80043f2:	3384      	adds	r3, #132	@ 0x84
 80043f4:	69db      	ldr	r3, [r3, #28]
 80043f6:	68fa      	ldr	r2, [r7, #12]
 80043f8:	6812      	ldr	r2, [r2, #0]
 80043fa:	4611      	mov	r1, r2
 80043fc:	687a      	ldr	r2, [r7, #4]
 80043fe:	01d2      	lsls	r2, r2, #7
 8004400:	440a      	add	r2, r1
 8004402:	3284      	adds	r2, #132	@ 0x84
 8004404:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8004408:	f023 0307 	bic.w	r3, r3, #7
 800440c:	61d3      	str	r3, [r2, #28]
  LTDC_LAYER(hltdc, LayerIdx)->BFCR = (pLayerCfg->BlendingFactor1 | pLayerCfg->BlendingFactor2);
 800440e:	68bb      	ldr	r3, [r7, #8]
 8004410:	69da      	ldr	r2, [r3, #28]
 8004412:	68bb      	ldr	r3, [r7, #8]
 8004414:	6a1b      	ldr	r3, [r3, #32]
 8004416:	68f9      	ldr	r1, [r7, #12]
 8004418:	6809      	ldr	r1, [r1, #0]
 800441a:	4608      	mov	r0, r1
 800441c:	6879      	ldr	r1, [r7, #4]
 800441e:	01c9      	lsls	r1, r1, #7
 8004420:	4401      	add	r1, r0
 8004422:	3184      	adds	r1, #132	@ 0x84
 8004424:	4313      	orrs	r3, r2
 8004426:	61cb      	str	r3, [r1, #28]

  /* Configure the color frame buffer start address */
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR &= ~(LTDC_LxCFBAR_CFBADD);
 8004428:	68fb      	ldr	r3, [r7, #12]
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	461a      	mov	r2, r3
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	01db      	lsls	r3, r3, #7
 8004432:	4413      	add	r3, r2
 8004434:	3384      	adds	r3, #132	@ 0x84
 8004436:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004438:	68fb      	ldr	r3, [r7, #12]
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	461a      	mov	r2, r3
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	01db      	lsls	r3, r3, #7
 8004442:	4413      	add	r3, r2
 8004444:	3384      	adds	r3, #132	@ 0x84
 8004446:	461a      	mov	r2, r3
 8004448:	2300      	movs	r3, #0
 800444a:	6293      	str	r3, [r2, #40]	@ 0x28
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR = (pLayerCfg->FBStartAdress);
 800444c:	68fb      	ldr	r3, [r7, #12]
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	461a      	mov	r2, r3
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	01db      	lsls	r3, r3, #7
 8004456:	4413      	add	r3, r2
 8004458:	3384      	adds	r3, #132	@ 0x84
 800445a:	461a      	mov	r2, r3
 800445c:	68bb      	ldr	r3, [r7, #8]
 800445e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004460:	6293      	str	r3, [r2, #40]	@ 0x28

  if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB8888)
 8004462:	68bb      	ldr	r3, [r7, #8]
 8004464:	691b      	ldr	r3, [r3, #16]
 8004466:	2b00      	cmp	r3, #0
 8004468:	d102      	bne.n	8004470 <LTDC_SetConfig+0x234>
  {
    tmp = 4U;
 800446a:	2304      	movs	r3, #4
 800446c:	61fb      	str	r3, [r7, #28]
 800446e:	e01b      	b.n	80044a8 <LTDC_SetConfig+0x26c>
  }
  else if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB888)
 8004470:	68bb      	ldr	r3, [r7, #8]
 8004472:	691b      	ldr	r3, [r3, #16]
 8004474:	2b01      	cmp	r3, #1
 8004476:	d102      	bne.n	800447e <LTDC_SetConfig+0x242>
  {
    tmp = 3U;
 8004478:	2303      	movs	r3, #3
 800447a:	61fb      	str	r3, [r7, #28]
 800447c:	e014      	b.n	80044a8 <LTDC_SetConfig+0x26c>
  }
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 800447e:	68bb      	ldr	r3, [r7, #8]
 8004480:	691b      	ldr	r3, [r3, #16]
 8004482:	2b04      	cmp	r3, #4
 8004484:	d00b      	beq.n	800449e <LTDC_SetConfig+0x262>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 8004486:	68bb      	ldr	r3, [r7, #8]
 8004488:	691b      	ldr	r3, [r3, #16]
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 800448a:	2b02      	cmp	r3, #2
 800448c:	d007      	beq.n	800449e <LTDC_SetConfig+0x262>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 800448e:	68bb      	ldr	r3, [r7, #8]
 8004490:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 8004492:	2b03      	cmp	r3, #3
 8004494:	d003      	beq.n	800449e <LTDC_SetConfig+0x262>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_AL88))
 8004496:	68bb      	ldr	r3, [r7, #8]
 8004498:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 800449a:	2b07      	cmp	r3, #7
 800449c:	d102      	bne.n	80044a4 <LTDC_SetConfig+0x268>
  {
    tmp = 2U;
 800449e:	2302      	movs	r3, #2
 80044a0:	61fb      	str	r3, [r7, #28]
 80044a2:	e001      	b.n	80044a8 <LTDC_SetConfig+0x26c>
  }
  else
  {
    tmp = 1U;
 80044a4:	2301      	movs	r3, #1
 80044a6:	61fb      	str	r3, [r7, #28]
  }

  /* Configure the color frame buffer pitch in byte */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  &= ~(LTDC_LxCFBLR_CFBLL | LTDC_LxCFBLR_CFBP);
 80044a8:	68fb      	ldr	r3, [r7, #12]
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	461a      	mov	r2, r3
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	01db      	lsls	r3, r3, #7
 80044b2:	4413      	add	r3, r2
 80044b4:	3384      	adds	r3, #132	@ 0x84
 80044b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80044b8:	68fa      	ldr	r2, [r7, #12]
 80044ba:	6812      	ldr	r2, [r2, #0]
 80044bc:	4611      	mov	r1, r2
 80044be:	687a      	ldr	r2, [r7, #4]
 80044c0:	01d2      	lsls	r2, r2, #7
 80044c2:	440a      	add	r2, r1
 80044c4:	3284      	adds	r2, #132	@ 0x84
 80044c6:	f003 23e0 	and.w	r3, r3, #3758153728	@ 0xe000e000
 80044ca:	62d3      	str	r3, [r2, #44]	@ 0x2c
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | \
 80044cc:	68bb      	ldr	r3, [r7, #8]
 80044ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80044d0:	69fa      	ldr	r2, [r7, #28]
 80044d2:	fb02 f303 	mul.w	r3, r2, r3
 80044d6:	041a      	lsls	r2, r3, #16
                                         (((pLayerCfg->WindowX1 - pLayerCfg->WindowX0) * tmp)  + 3U));
 80044d8:	68bb      	ldr	r3, [r7, #8]
 80044da:	6859      	ldr	r1, [r3, #4]
 80044dc:	68bb      	ldr	r3, [r7, #8]
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	1acb      	subs	r3, r1, r3
 80044e2:	69f9      	ldr	r1, [r7, #28]
 80044e4:	fb01 f303 	mul.w	r3, r1, r3
 80044e8:	3303      	adds	r3, #3
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | \
 80044ea:	68f9      	ldr	r1, [r7, #12]
 80044ec:	6809      	ldr	r1, [r1, #0]
 80044ee:	4608      	mov	r0, r1
 80044f0:	6879      	ldr	r1, [r7, #4]
 80044f2:	01c9      	lsls	r1, r1, #7
 80044f4:	4401      	add	r1, r0
 80044f6:	3184      	adds	r1, #132	@ 0x84
 80044f8:	4313      	orrs	r3, r2
 80044fa:	62cb      	str	r3, [r1, #44]	@ 0x2c
  /* Configure the frame buffer line number */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  &= ~(LTDC_LxCFBLNR_CFBLNBR);
 80044fc:	68fb      	ldr	r3, [r7, #12]
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	461a      	mov	r2, r3
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	01db      	lsls	r3, r3, #7
 8004506:	4413      	add	r3, r2
 8004508:	3384      	adds	r3, #132	@ 0x84
 800450a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800450c:	68fa      	ldr	r2, [r7, #12]
 800450e:	6812      	ldr	r2, [r2, #0]
 8004510:	4611      	mov	r1, r2
 8004512:	687a      	ldr	r2, [r7, #4]
 8004514:	01d2      	lsls	r2, r2, #7
 8004516:	440a      	add	r2, r1
 8004518:	3284      	adds	r2, #132	@ 0x84
 800451a:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 800451e:	f023 0307 	bic.w	r3, r3, #7
 8004522:	6313      	str	r3, [r2, #48]	@ 0x30
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  = (pLayerCfg->ImageHeight);
 8004524:	68fb      	ldr	r3, [r7, #12]
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	461a      	mov	r2, r3
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	01db      	lsls	r3, r3, #7
 800452e:	4413      	add	r3, r2
 8004530:	3384      	adds	r3, #132	@ 0x84
 8004532:	461a      	mov	r2, r3
 8004534:	68bb      	ldr	r3, [r7, #8]
 8004536:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004538:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Enable LTDC_Layer by setting LEN bit */
  LTDC_LAYER(hltdc, LayerIdx)->CR |= (uint32_t)LTDC_LxCR_LEN;
 800453a:	68fb      	ldr	r3, [r7, #12]
 800453c:	681b      	ldr	r3, [r3, #0]
 800453e:	461a      	mov	r2, r3
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	01db      	lsls	r3, r3, #7
 8004544:	4413      	add	r3, r2
 8004546:	3384      	adds	r3, #132	@ 0x84
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	68fa      	ldr	r2, [r7, #12]
 800454c:	6812      	ldr	r2, [r2, #0]
 800454e:	4611      	mov	r1, r2
 8004550:	687a      	ldr	r2, [r7, #4]
 8004552:	01d2      	lsls	r2, r2, #7
 8004554:	440a      	add	r2, r1
 8004556:	3284      	adds	r2, #132	@ 0x84
 8004558:	f043 0301 	orr.w	r3, r3, #1
 800455c:	6013      	str	r3, [r2, #0]
}
 800455e:	bf00      	nop
 8004560:	3724      	adds	r7, #36	@ 0x24
 8004562:	46bd      	mov	sp, r7
 8004564:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004568:	4770      	bx	lr
	...

0800456c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800456c:	b580      	push	{r7, lr}
 800456e:	b086      	sub	sp, #24
 8004570:	af00      	add	r7, sp, #0
 8004572:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	2b00      	cmp	r3, #0
 8004578:	d101      	bne.n	800457e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800457a:	2301      	movs	r3, #1
 800457c:	e267      	b.n	8004a4e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	681b      	ldr	r3, [r3, #0]
 8004582:	f003 0301 	and.w	r3, r3, #1
 8004586:	2b00      	cmp	r3, #0
 8004588:	d075      	beq.n	8004676 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800458a:	4b88      	ldr	r3, [pc, #544]	@ (80047ac <HAL_RCC_OscConfig+0x240>)
 800458c:	689b      	ldr	r3, [r3, #8]
 800458e:	f003 030c 	and.w	r3, r3, #12
 8004592:	2b04      	cmp	r3, #4
 8004594:	d00c      	beq.n	80045b0 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004596:	4b85      	ldr	r3, [pc, #532]	@ (80047ac <HAL_RCC_OscConfig+0x240>)
 8004598:	689b      	ldr	r3, [r3, #8]
 800459a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800459e:	2b08      	cmp	r3, #8
 80045a0:	d112      	bne.n	80045c8 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80045a2:	4b82      	ldr	r3, [pc, #520]	@ (80047ac <HAL_RCC_OscConfig+0x240>)
 80045a4:	685b      	ldr	r3, [r3, #4]
 80045a6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80045aa:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80045ae:	d10b      	bne.n	80045c8 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80045b0:	4b7e      	ldr	r3, [pc, #504]	@ (80047ac <HAL_RCC_OscConfig+0x240>)
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80045b8:	2b00      	cmp	r3, #0
 80045ba:	d05b      	beq.n	8004674 <HAL_RCC_OscConfig+0x108>
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	685b      	ldr	r3, [r3, #4]
 80045c0:	2b00      	cmp	r3, #0
 80045c2:	d157      	bne.n	8004674 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80045c4:	2301      	movs	r3, #1
 80045c6:	e242      	b.n	8004a4e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	685b      	ldr	r3, [r3, #4]
 80045cc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80045d0:	d106      	bne.n	80045e0 <HAL_RCC_OscConfig+0x74>
 80045d2:	4b76      	ldr	r3, [pc, #472]	@ (80047ac <HAL_RCC_OscConfig+0x240>)
 80045d4:	681b      	ldr	r3, [r3, #0]
 80045d6:	4a75      	ldr	r2, [pc, #468]	@ (80047ac <HAL_RCC_OscConfig+0x240>)
 80045d8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80045dc:	6013      	str	r3, [r2, #0]
 80045de:	e01d      	b.n	800461c <HAL_RCC_OscConfig+0xb0>
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	685b      	ldr	r3, [r3, #4]
 80045e4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80045e8:	d10c      	bne.n	8004604 <HAL_RCC_OscConfig+0x98>
 80045ea:	4b70      	ldr	r3, [pc, #448]	@ (80047ac <HAL_RCC_OscConfig+0x240>)
 80045ec:	681b      	ldr	r3, [r3, #0]
 80045ee:	4a6f      	ldr	r2, [pc, #444]	@ (80047ac <HAL_RCC_OscConfig+0x240>)
 80045f0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80045f4:	6013      	str	r3, [r2, #0]
 80045f6:	4b6d      	ldr	r3, [pc, #436]	@ (80047ac <HAL_RCC_OscConfig+0x240>)
 80045f8:	681b      	ldr	r3, [r3, #0]
 80045fa:	4a6c      	ldr	r2, [pc, #432]	@ (80047ac <HAL_RCC_OscConfig+0x240>)
 80045fc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004600:	6013      	str	r3, [r2, #0]
 8004602:	e00b      	b.n	800461c <HAL_RCC_OscConfig+0xb0>
 8004604:	4b69      	ldr	r3, [pc, #420]	@ (80047ac <HAL_RCC_OscConfig+0x240>)
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	4a68      	ldr	r2, [pc, #416]	@ (80047ac <HAL_RCC_OscConfig+0x240>)
 800460a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800460e:	6013      	str	r3, [r2, #0]
 8004610:	4b66      	ldr	r3, [pc, #408]	@ (80047ac <HAL_RCC_OscConfig+0x240>)
 8004612:	681b      	ldr	r3, [r3, #0]
 8004614:	4a65      	ldr	r2, [pc, #404]	@ (80047ac <HAL_RCC_OscConfig+0x240>)
 8004616:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800461a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	685b      	ldr	r3, [r3, #4]
 8004620:	2b00      	cmp	r3, #0
 8004622:	d013      	beq.n	800464c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004624:	f7fe f892 	bl	800274c <HAL_GetTick>
 8004628:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800462a:	e008      	b.n	800463e <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800462c:	f7fe f88e 	bl	800274c <HAL_GetTick>
 8004630:	4602      	mov	r2, r0
 8004632:	693b      	ldr	r3, [r7, #16]
 8004634:	1ad3      	subs	r3, r2, r3
 8004636:	2b64      	cmp	r3, #100	@ 0x64
 8004638:	d901      	bls.n	800463e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800463a:	2303      	movs	r3, #3
 800463c:	e207      	b.n	8004a4e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800463e:	4b5b      	ldr	r3, [pc, #364]	@ (80047ac <HAL_RCC_OscConfig+0x240>)
 8004640:	681b      	ldr	r3, [r3, #0]
 8004642:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004646:	2b00      	cmp	r3, #0
 8004648:	d0f0      	beq.n	800462c <HAL_RCC_OscConfig+0xc0>
 800464a:	e014      	b.n	8004676 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800464c:	f7fe f87e 	bl	800274c <HAL_GetTick>
 8004650:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004652:	e008      	b.n	8004666 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004654:	f7fe f87a 	bl	800274c <HAL_GetTick>
 8004658:	4602      	mov	r2, r0
 800465a:	693b      	ldr	r3, [r7, #16]
 800465c:	1ad3      	subs	r3, r2, r3
 800465e:	2b64      	cmp	r3, #100	@ 0x64
 8004660:	d901      	bls.n	8004666 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004662:	2303      	movs	r3, #3
 8004664:	e1f3      	b.n	8004a4e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004666:	4b51      	ldr	r3, [pc, #324]	@ (80047ac <HAL_RCC_OscConfig+0x240>)
 8004668:	681b      	ldr	r3, [r3, #0]
 800466a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800466e:	2b00      	cmp	r3, #0
 8004670:	d1f0      	bne.n	8004654 <HAL_RCC_OscConfig+0xe8>
 8004672:	e000      	b.n	8004676 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004674:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	681b      	ldr	r3, [r3, #0]
 800467a:	f003 0302 	and.w	r3, r3, #2
 800467e:	2b00      	cmp	r3, #0
 8004680:	d063      	beq.n	800474a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8004682:	4b4a      	ldr	r3, [pc, #296]	@ (80047ac <HAL_RCC_OscConfig+0x240>)
 8004684:	689b      	ldr	r3, [r3, #8]
 8004686:	f003 030c 	and.w	r3, r3, #12
 800468a:	2b00      	cmp	r3, #0
 800468c:	d00b      	beq.n	80046a6 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800468e:	4b47      	ldr	r3, [pc, #284]	@ (80047ac <HAL_RCC_OscConfig+0x240>)
 8004690:	689b      	ldr	r3, [r3, #8]
 8004692:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8004696:	2b08      	cmp	r3, #8
 8004698:	d11c      	bne.n	80046d4 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800469a:	4b44      	ldr	r3, [pc, #272]	@ (80047ac <HAL_RCC_OscConfig+0x240>)
 800469c:	685b      	ldr	r3, [r3, #4]
 800469e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80046a2:	2b00      	cmp	r3, #0
 80046a4:	d116      	bne.n	80046d4 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80046a6:	4b41      	ldr	r3, [pc, #260]	@ (80047ac <HAL_RCC_OscConfig+0x240>)
 80046a8:	681b      	ldr	r3, [r3, #0]
 80046aa:	f003 0302 	and.w	r3, r3, #2
 80046ae:	2b00      	cmp	r3, #0
 80046b0:	d005      	beq.n	80046be <HAL_RCC_OscConfig+0x152>
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	68db      	ldr	r3, [r3, #12]
 80046b6:	2b01      	cmp	r3, #1
 80046b8:	d001      	beq.n	80046be <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80046ba:	2301      	movs	r3, #1
 80046bc:	e1c7      	b.n	8004a4e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80046be:	4b3b      	ldr	r3, [pc, #236]	@ (80047ac <HAL_RCC_OscConfig+0x240>)
 80046c0:	681b      	ldr	r3, [r3, #0]
 80046c2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	691b      	ldr	r3, [r3, #16]
 80046ca:	00db      	lsls	r3, r3, #3
 80046cc:	4937      	ldr	r1, [pc, #220]	@ (80047ac <HAL_RCC_OscConfig+0x240>)
 80046ce:	4313      	orrs	r3, r2
 80046d0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80046d2:	e03a      	b.n	800474a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	68db      	ldr	r3, [r3, #12]
 80046d8:	2b00      	cmp	r3, #0
 80046da:	d020      	beq.n	800471e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80046dc:	4b34      	ldr	r3, [pc, #208]	@ (80047b0 <HAL_RCC_OscConfig+0x244>)
 80046de:	2201      	movs	r2, #1
 80046e0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80046e2:	f7fe f833 	bl	800274c <HAL_GetTick>
 80046e6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80046e8:	e008      	b.n	80046fc <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80046ea:	f7fe f82f 	bl	800274c <HAL_GetTick>
 80046ee:	4602      	mov	r2, r0
 80046f0:	693b      	ldr	r3, [r7, #16]
 80046f2:	1ad3      	subs	r3, r2, r3
 80046f4:	2b02      	cmp	r3, #2
 80046f6:	d901      	bls.n	80046fc <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80046f8:	2303      	movs	r3, #3
 80046fa:	e1a8      	b.n	8004a4e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80046fc:	4b2b      	ldr	r3, [pc, #172]	@ (80047ac <HAL_RCC_OscConfig+0x240>)
 80046fe:	681b      	ldr	r3, [r3, #0]
 8004700:	f003 0302 	and.w	r3, r3, #2
 8004704:	2b00      	cmp	r3, #0
 8004706:	d0f0      	beq.n	80046ea <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004708:	4b28      	ldr	r3, [pc, #160]	@ (80047ac <HAL_RCC_OscConfig+0x240>)
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	691b      	ldr	r3, [r3, #16]
 8004714:	00db      	lsls	r3, r3, #3
 8004716:	4925      	ldr	r1, [pc, #148]	@ (80047ac <HAL_RCC_OscConfig+0x240>)
 8004718:	4313      	orrs	r3, r2
 800471a:	600b      	str	r3, [r1, #0]
 800471c:	e015      	b.n	800474a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800471e:	4b24      	ldr	r3, [pc, #144]	@ (80047b0 <HAL_RCC_OscConfig+0x244>)
 8004720:	2200      	movs	r2, #0
 8004722:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004724:	f7fe f812 	bl	800274c <HAL_GetTick>
 8004728:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800472a:	e008      	b.n	800473e <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800472c:	f7fe f80e 	bl	800274c <HAL_GetTick>
 8004730:	4602      	mov	r2, r0
 8004732:	693b      	ldr	r3, [r7, #16]
 8004734:	1ad3      	subs	r3, r2, r3
 8004736:	2b02      	cmp	r3, #2
 8004738:	d901      	bls.n	800473e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800473a:	2303      	movs	r3, #3
 800473c:	e187      	b.n	8004a4e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800473e:	4b1b      	ldr	r3, [pc, #108]	@ (80047ac <HAL_RCC_OscConfig+0x240>)
 8004740:	681b      	ldr	r3, [r3, #0]
 8004742:	f003 0302 	and.w	r3, r3, #2
 8004746:	2b00      	cmp	r3, #0
 8004748:	d1f0      	bne.n	800472c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	681b      	ldr	r3, [r3, #0]
 800474e:	f003 0308 	and.w	r3, r3, #8
 8004752:	2b00      	cmp	r3, #0
 8004754:	d036      	beq.n	80047c4 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	695b      	ldr	r3, [r3, #20]
 800475a:	2b00      	cmp	r3, #0
 800475c:	d016      	beq.n	800478c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800475e:	4b15      	ldr	r3, [pc, #84]	@ (80047b4 <HAL_RCC_OscConfig+0x248>)
 8004760:	2201      	movs	r2, #1
 8004762:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004764:	f7fd fff2 	bl	800274c <HAL_GetTick>
 8004768:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800476a:	e008      	b.n	800477e <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800476c:	f7fd ffee 	bl	800274c <HAL_GetTick>
 8004770:	4602      	mov	r2, r0
 8004772:	693b      	ldr	r3, [r7, #16]
 8004774:	1ad3      	subs	r3, r2, r3
 8004776:	2b02      	cmp	r3, #2
 8004778:	d901      	bls.n	800477e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800477a:	2303      	movs	r3, #3
 800477c:	e167      	b.n	8004a4e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800477e:	4b0b      	ldr	r3, [pc, #44]	@ (80047ac <HAL_RCC_OscConfig+0x240>)
 8004780:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004782:	f003 0302 	and.w	r3, r3, #2
 8004786:	2b00      	cmp	r3, #0
 8004788:	d0f0      	beq.n	800476c <HAL_RCC_OscConfig+0x200>
 800478a:	e01b      	b.n	80047c4 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800478c:	4b09      	ldr	r3, [pc, #36]	@ (80047b4 <HAL_RCC_OscConfig+0x248>)
 800478e:	2200      	movs	r2, #0
 8004790:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004792:	f7fd ffdb 	bl	800274c <HAL_GetTick>
 8004796:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004798:	e00e      	b.n	80047b8 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800479a:	f7fd ffd7 	bl	800274c <HAL_GetTick>
 800479e:	4602      	mov	r2, r0
 80047a0:	693b      	ldr	r3, [r7, #16]
 80047a2:	1ad3      	subs	r3, r2, r3
 80047a4:	2b02      	cmp	r3, #2
 80047a6:	d907      	bls.n	80047b8 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80047a8:	2303      	movs	r3, #3
 80047aa:	e150      	b.n	8004a4e <HAL_RCC_OscConfig+0x4e2>
 80047ac:	40023800 	.word	0x40023800
 80047b0:	42470000 	.word	0x42470000
 80047b4:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80047b8:	4b88      	ldr	r3, [pc, #544]	@ (80049dc <HAL_RCC_OscConfig+0x470>)
 80047ba:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80047bc:	f003 0302 	and.w	r3, r3, #2
 80047c0:	2b00      	cmp	r3, #0
 80047c2:	d1ea      	bne.n	800479a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	681b      	ldr	r3, [r3, #0]
 80047c8:	f003 0304 	and.w	r3, r3, #4
 80047cc:	2b00      	cmp	r3, #0
 80047ce:	f000 8097 	beq.w	8004900 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80047d2:	2300      	movs	r3, #0
 80047d4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80047d6:	4b81      	ldr	r3, [pc, #516]	@ (80049dc <HAL_RCC_OscConfig+0x470>)
 80047d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80047da:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80047de:	2b00      	cmp	r3, #0
 80047e0:	d10f      	bne.n	8004802 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80047e2:	2300      	movs	r3, #0
 80047e4:	60bb      	str	r3, [r7, #8]
 80047e6:	4b7d      	ldr	r3, [pc, #500]	@ (80049dc <HAL_RCC_OscConfig+0x470>)
 80047e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80047ea:	4a7c      	ldr	r2, [pc, #496]	@ (80049dc <HAL_RCC_OscConfig+0x470>)
 80047ec:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80047f0:	6413      	str	r3, [r2, #64]	@ 0x40
 80047f2:	4b7a      	ldr	r3, [pc, #488]	@ (80049dc <HAL_RCC_OscConfig+0x470>)
 80047f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80047f6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80047fa:	60bb      	str	r3, [r7, #8]
 80047fc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80047fe:	2301      	movs	r3, #1
 8004800:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004802:	4b77      	ldr	r3, [pc, #476]	@ (80049e0 <HAL_RCC_OscConfig+0x474>)
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800480a:	2b00      	cmp	r3, #0
 800480c:	d118      	bne.n	8004840 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800480e:	4b74      	ldr	r3, [pc, #464]	@ (80049e0 <HAL_RCC_OscConfig+0x474>)
 8004810:	681b      	ldr	r3, [r3, #0]
 8004812:	4a73      	ldr	r2, [pc, #460]	@ (80049e0 <HAL_RCC_OscConfig+0x474>)
 8004814:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004818:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800481a:	f7fd ff97 	bl	800274c <HAL_GetTick>
 800481e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004820:	e008      	b.n	8004834 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004822:	f7fd ff93 	bl	800274c <HAL_GetTick>
 8004826:	4602      	mov	r2, r0
 8004828:	693b      	ldr	r3, [r7, #16]
 800482a:	1ad3      	subs	r3, r2, r3
 800482c:	2b02      	cmp	r3, #2
 800482e:	d901      	bls.n	8004834 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8004830:	2303      	movs	r3, #3
 8004832:	e10c      	b.n	8004a4e <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004834:	4b6a      	ldr	r3, [pc, #424]	@ (80049e0 <HAL_RCC_OscConfig+0x474>)
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800483c:	2b00      	cmp	r3, #0
 800483e:	d0f0      	beq.n	8004822 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	689b      	ldr	r3, [r3, #8]
 8004844:	2b01      	cmp	r3, #1
 8004846:	d106      	bne.n	8004856 <HAL_RCC_OscConfig+0x2ea>
 8004848:	4b64      	ldr	r3, [pc, #400]	@ (80049dc <HAL_RCC_OscConfig+0x470>)
 800484a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800484c:	4a63      	ldr	r2, [pc, #396]	@ (80049dc <HAL_RCC_OscConfig+0x470>)
 800484e:	f043 0301 	orr.w	r3, r3, #1
 8004852:	6713      	str	r3, [r2, #112]	@ 0x70
 8004854:	e01c      	b.n	8004890 <HAL_RCC_OscConfig+0x324>
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	689b      	ldr	r3, [r3, #8]
 800485a:	2b05      	cmp	r3, #5
 800485c:	d10c      	bne.n	8004878 <HAL_RCC_OscConfig+0x30c>
 800485e:	4b5f      	ldr	r3, [pc, #380]	@ (80049dc <HAL_RCC_OscConfig+0x470>)
 8004860:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004862:	4a5e      	ldr	r2, [pc, #376]	@ (80049dc <HAL_RCC_OscConfig+0x470>)
 8004864:	f043 0304 	orr.w	r3, r3, #4
 8004868:	6713      	str	r3, [r2, #112]	@ 0x70
 800486a:	4b5c      	ldr	r3, [pc, #368]	@ (80049dc <HAL_RCC_OscConfig+0x470>)
 800486c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800486e:	4a5b      	ldr	r2, [pc, #364]	@ (80049dc <HAL_RCC_OscConfig+0x470>)
 8004870:	f043 0301 	orr.w	r3, r3, #1
 8004874:	6713      	str	r3, [r2, #112]	@ 0x70
 8004876:	e00b      	b.n	8004890 <HAL_RCC_OscConfig+0x324>
 8004878:	4b58      	ldr	r3, [pc, #352]	@ (80049dc <HAL_RCC_OscConfig+0x470>)
 800487a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800487c:	4a57      	ldr	r2, [pc, #348]	@ (80049dc <HAL_RCC_OscConfig+0x470>)
 800487e:	f023 0301 	bic.w	r3, r3, #1
 8004882:	6713      	str	r3, [r2, #112]	@ 0x70
 8004884:	4b55      	ldr	r3, [pc, #340]	@ (80049dc <HAL_RCC_OscConfig+0x470>)
 8004886:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004888:	4a54      	ldr	r2, [pc, #336]	@ (80049dc <HAL_RCC_OscConfig+0x470>)
 800488a:	f023 0304 	bic.w	r3, r3, #4
 800488e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	689b      	ldr	r3, [r3, #8]
 8004894:	2b00      	cmp	r3, #0
 8004896:	d015      	beq.n	80048c4 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004898:	f7fd ff58 	bl	800274c <HAL_GetTick>
 800489c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800489e:	e00a      	b.n	80048b6 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80048a0:	f7fd ff54 	bl	800274c <HAL_GetTick>
 80048a4:	4602      	mov	r2, r0
 80048a6:	693b      	ldr	r3, [r7, #16]
 80048a8:	1ad3      	subs	r3, r2, r3
 80048aa:	f241 3288 	movw	r2, #5000	@ 0x1388
 80048ae:	4293      	cmp	r3, r2
 80048b0:	d901      	bls.n	80048b6 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80048b2:	2303      	movs	r3, #3
 80048b4:	e0cb      	b.n	8004a4e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80048b6:	4b49      	ldr	r3, [pc, #292]	@ (80049dc <HAL_RCC_OscConfig+0x470>)
 80048b8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80048ba:	f003 0302 	and.w	r3, r3, #2
 80048be:	2b00      	cmp	r3, #0
 80048c0:	d0ee      	beq.n	80048a0 <HAL_RCC_OscConfig+0x334>
 80048c2:	e014      	b.n	80048ee <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80048c4:	f7fd ff42 	bl	800274c <HAL_GetTick>
 80048c8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80048ca:	e00a      	b.n	80048e2 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80048cc:	f7fd ff3e 	bl	800274c <HAL_GetTick>
 80048d0:	4602      	mov	r2, r0
 80048d2:	693b      	ldr	r3, [r7, #16]
 80048d4:	1ad3      	subs	r3, r2, r3
 80048d6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80048da:	4293      	cmp	r3, r2
 80048dc:	d901      	bls.n	80048e2 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80048de:	2303      	movs	r3, #3
 80048e0:	e0b5      	b.n	8004a4e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80048e2:	4b3e      	ldr	r3, [pc, #248]	@ (80049dc <HAL_RCC_OscConfig+0x470>)
 80048e4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80048e6:	f003 0302 	and.w	r3, r3, #2
 80048ea:	2b00      	cmp	r3, #0
 80048ec:	d1ee      	bne.n	80048cc <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80048ee:	7dfb      	ldrb	r3, [r7, #23]
 80048f0:	2b01      	cmp	r3, #1
 80048f2:	d105      	bne.n	8004900 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80048f4:	4b39      	ldr	r3, [pc, #228]	@ (80049dc <HAL_RCC_OscConfig+0x470>)
 80048f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80048f8:	4a38      	ldr	r2, [pc, #224]	@ (80049dc <HAL_RCC_OscConfig+0x470>)
 80048fa:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80048fe:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	699b      	ldr	r3, [r3, #24]
 8004904:	2b00      	cmp	r3, #0
 8004906:	f000 80a1 	beq.w	8004a4c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800490a:	4b34      	ldr	r3, [pc, #208]	@ (80049dc <HAL_RCC_OscConfig+0x470>)
 800490c:	689b      	ldr	r3, [r3, #8]
 800490e:	f003 030c 	and.w	r3, r3, #12
 8004912:	2b08      	cmp	r3, #8
 8004914:	d05c      	beq.n	80049d0 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	699b      	ldr	r3, [r3, #24]
 800491a:	2b02      	cmp	r3, #2
 800491c:	d141      	bne.n	80049a2 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800491e:	4b31      	ldr	r3, [pc, #196]	@ (80049e4 <HAL_RCC_OscConfig+0x478>)
 8004920:	2200      	movs	r2, #0
 8004922:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004924:	f7fd ff12 	bl	800274c <HAL_GetTick>
 8004928:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800492a:	e008      	b.n	800493e <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800492c:	f7fd ff0e 	bl	800274c <HAL_GetTick>
 8004930:	4602      	mov	r2, r0
 8004932:	693b      	ldr	r3, [r7, #16]
 8004934:	1ad3      	subs	r3, r2, r3
 8004936:	2b02      	cmp	r3, #2
 8004938:	d901      	bls.n	800493e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800493a:	2303      	movs	r3, #3
 800493c:	e087      	b.n	8004a4e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800493e:	4b27      	ldr	r3, [pc, #156]	@ (80049dc <HAL_RCC_OscConfig+0x470>)
 8004940:	681b      	ldr	r3, [r3, #0]
 8004942:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004946:	2b00      	cmp	r3, #0
 8004948:	d1f0      	bne.n	800492c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	69da      	ldr	r2, [r3, #28]
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	6a1b      	ldr	r3, [r3, #32]
 8004952:	431a      	orrs	r2, r3
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004958:	019b      	lsls	r3, r3, #6
 800495a:	431a      	orrs	r2, r3
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004960:	085b      	lsrs	r3, r3, #1
 8004962:	3b01      	subs	r3, #1
 8004964:	041b      	lsls	r3, r3, #16
 8004966:	431a      	orrs	r2, r3
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800496c:	061b      	lsls	r3, r3, #24
 800496e:	491b      	ldr	r1, [pc, #108]	@ (80049dc <HAL_RCC_OscConfig+0x470>)
 8004970:	4313      	orrs	r3, r2
 8004972:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004974:	4b1b      	ldr	r3, [pc, #108]	@ (80049e4 <HAL_RCC_OscConfig+0x478>)
 8004976:	2201      	movs	r2, #1
 8004978:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800497a:	f7fd fee7 	bl	800274c <HAL_GetTick>
 800497e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004980:	e008      	b.n	8004994 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004982:	f7fd fee3 	bl	800274c <HAL_GetTick>
 8004986:	4602      	mov	r2, r0
 8004988:	693b      	ldr	r3, [r7, #16]
 800498a:	1ad3      	subs	r3, r2, r3
 800498c:	2b02      	cmp	r3, #2
 800498e:	d901      	bls.n	8004994 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8004990:	2303      	movs	r3, #3
 8004992:	e05c      	b.n	8004a4e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004994:	4b11      	ldr	r3, [pc, #68]	@ (80049dc <HAL_RCC_OscConfig+0x470>)
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800499c:	2b00      	cmp	r3, #0
 800499e:	d0f0      	beq.n	8004982 <HAL_RCC_OscConfig+0x416>
 80049a0:	e054      	b.n	8004a4c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80049a2:	4b10      	ldr	r3, [pc, #64]	@ (80049e4 <HAL_RCC_OscConfig+0x478>)
 80049a4:	2200      	movs	r2, #0
 80049a6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80049a8:	f7fd fed0 	bl	800274c <HAL_GetTick>
 80049ac:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80049ae:	e008      	b.n	80049c2 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80049b0:	f7fd fecc 	bl	800274c <HAL_GetTick>
 80049b4:	4602      	mov	r2, r0
 80049b6:	693b      	ldr	r3, [r7, #16]
 80049b8:	1ad3      	subs	r3, r2, r3
 80049ba:	2b02      	cmp	r3, #2
 80049bc:	d901      	bls.n	80049c2 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80049be:	2303      	movs	r3, #3
 80049c0:	e045      	b.n	8004a4e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80049c2:	4b06      	ldr	r3, [pc, #24]	@ (80049dc <HAL_RCC_OscConfig+0x470>)
 80049c4:	681b      	ldr	r3, [r3, #0]
 80049c6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80049ca:	2b00      	cmp	r3, #0
 80049cc:	d1f0      	bne.n	80049b0 <HAL_RCC_OscConfig+0x444>
 80049ce:	e03d      	b.n	8004a4c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	699b      	ldr	r3, [r3, #24]
 80049d4:	2b01      	cmp	r3, #1
 80049d6:	d107      	bne.n	80049e8 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80049d8:	2301      	movs	r3, #1
 80049da:	e038      	b.n	8004a4e <HAL_RCC_OscConfig+0x4e2>
 80049dc:	40023800 	.word	0x40023800
 80049e0:	40007000 	.word	0x40007000
 80049e4:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80049e8:	4b1b      	ldr	r3, [pc, #108]	@ (8004a58 <HAL_RCC_OscConfig+0x4ec>)
 80049ea:	685b      	ldr	r3, [r3, #4]
 80049ec:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	699b      	ldr	r3, [r3, #24]
 80049f2:	2b01      	cmp	r3, #1
 80049f4:	d028      	beq.n	8004a48 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80049f6:	68fb      	ldr	r3, [r7, #12]
 80049f8:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004a00:	429a      	cmp	r2, r3
 8004a02:	d121      	bne.n	8004a48 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004a04:	68fb      	ldr	r3, [r7, #12]
 8004a06:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004a0e:	429a      	cmp	r2, r3
 8004a10:	d11a      	bne.n	8004a48 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004a12:	68fa      	ldr	r2, [r7, #12]
 8004a14:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8004a18:	4013      	ands	r3, r2
 8004a1a:	687a      	ldr	r2, [r7, #4]
 8004a1c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8004a1e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004a20:	4293      	cmp	r3, r2
 8004a22:	d111      	bne.n	8004a48 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004a24:	68fb      	ldr	r3, [r7, #12]
 8004a26:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004a2e:	085b      	lsrs	r3, r3, #1
 8004a30:	3b01      	subs	r3, #1
 8004a32:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004a34:	429a      	cmp	r2, r3
 8004a36:	d107      	bne.n	8004a48 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004a38:	68fb      	ldr	r3, [r7, #12]
 8004a3a:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004a42:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004a44:	429a      	cmp	r2, r3
 8004a46:	d001      	beq.n	8004a4c <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8004a48:	2301      	movs	r3, #1
 8004a4a:	e000      	b.n	8004a4e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8004a4c:	2300      	movs	r3, #0
}
 8004a4e:	4618      	mov	r0, r3
 8004a50:	3718      	adds	r7, #24
 8004a52:	46bd      	mov	sp, r7
 8004a54:	bd80      	pop	{r7, pc}
 8004a56:	bf00      	nop
 8004a58:	40023800 	.word	0x40023800

08004a5c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004a5c:	b580      	push	{r7, lr}
 8004a5e:	b084      	sub	sp, #16
 8004a60:	af00      	add	r7, sp, #0
 8004a62:	6078      	str	r0, [r7, #4]
 8004a64:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	2b00      	cmp	r3, #0
 8004a6a:	d101      	bne.n	8004a70 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004a6c:	2301      	movs	r3, #1
 8004a6e:	e0cc      	b.n	8004c0a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004a70:	4b68      	ldr	r3, [pc, #416]	@ (8004c14 <HAL_RCC_ClockConfig+0x1b8>)
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	f003 030f 	and.w	r3, r3, #15
 8004a78:	683a      	ldr	r2, [r7, #0]
 8004a7a:	429a      	cmp	r2, r3
 8004a7c:	d90c      	bls.n	8004a98 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004a7e:	4b65      	ldr	r3, [pc, #404]	@ (8004c14 <HAL_RCC_ClockConfig+0x1b8>)
 8004a80:	683a      	ldr	r2, [r7, #0]
 8004a82:	b2d2      	uxtb	r2, r2
 8004a84:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004a86:	4b63      	ldr	r3, [pc, #396]	@ (8004c14 <HAL_RCC_ClockConfig+0x1b8>)
 8004a88:	681b      	ldr	r3, [r3, #0]
 8004a8a:	f003 030f 	and.w	r3, r3, #15
 8004a8e:	683a      	ldr	r2, [r7, #0]
 8004a90:	429a      	cmp	r2, r3
 8004a92:	d001      	beq.n	8004a98 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004a94:	2301      	movs	r3, #1
 8004a96:	e0b8      	b.n	8004c0a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	681b      	ldr	r3, [r3, #0]
 8004a9c:	f003 0302 	and.w	r3, r3, #2
 8004aa0:	2b00      	cmp	r3, #0
 8004aa2:	d020      	beq.n	8004ae6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	681b      	ldr	r3, [r3, #0]
 8004aa8:	f003 0304 	and.w	r3, r3, #4
 8004aac:	2b00      	cmp	r3, #0
 8004aae:	d005      	beq.n	8004abc <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004ab0:	4b59      	ldr	r3, [pc, #356]	@ (8004c18 <HAL_RCC_ClockConfig+0x1bc>)
 8004ab2:	689b      	ldr	r3, [r3, #8]
 8004ab4:	4a58      	ldr	r2, [pc, #352]	@ (8004c18 <HAL_RCC_ClockConfig+0x1bc>)
 8004ab6:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8004aba:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	681b      	ldr	r3, [r3, #0]
 8004ac0:	f003 0308 	and.w	r3, r3, #8
 8004ac4:	2b00      	cmp	r3, #0
 8004ac6:	d005      	beq.n	8004ad4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004ac8:	4b53      	ldr	r3, [pc, #332]	@ (8004c18 <HAL_RCC_ClockConfig+0x1bc>)
 8004aca:	689b      	ldr	r3, [r3, #8]
 8004acc:	4a52      	ldr	r2, [pc, #328]	@ (8004c18 <HAL_RCC_ClockConfig+0x1bc>)
 8004ace:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8004ad2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004ad4:	4b50      	ldr	r3, [pc, #320]	@ (8004c18 <HAL_RCC_ClockConfig+0x1bc>)
 8004ad6:	689b      	ldr	r3, [r3, #8]
 8004ad8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	689b      	ldr	r3, [r3, #8]
 8004ae0:	494d      	ldr	r1, [pc, #308]	@ (8004c18 <HAL_RCC_ClockConfig+0x1bc>)
 8004ae2:	4313      	orrs	r3, r2
 8004ae4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	681b      	ldr	r3, [r3, #0]
 8004aea:	f003 0301 	and.w	r3, r3, #1
 8004aee:	2b00      	cmp	r3, #0
 8004af0:	d044      	beq.n	8004b7c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	685b      	ldr	r3, [r3, #4]
 8004af6:	2b01      	cmp	r3, #1
 8004af8:	d107      	bne.n	8004b0a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004afa:	4b47      	ldr	r3, [pc, #284]	@ (8004c18 <HAL_RCC_ClockConfig+0x1bc>)
 8004afc:	681b      	ldr	r3, [r3, #0]
 8004afe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004b02:	2b00      	cmp	r3, #0
 8004b04:	d119      	bne.n	8004b3a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004b06:	2301      	movs	r3, #1
 8004b08:	e07f      	b.n	8004c0a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	685b      	ldr	r3, [r3, #4]
 8004b0e:	2b02      	cmp	r3, #2
 8004b10:	d003      	beq.n	8004b1a <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004b16:	2b03      	cmp	r3, #3
 8004b18:	d107      	bne.n	8004b2a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004b1a:	4b3f      	ldr	r3, [pc, #252]	@ (8004c18 <HAL_RCC_ClockConfig+0x1bc>)
 8004b1c:	681b      	ldr	r3, [r3, #0]
 8004b1e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004b22:	2b00      	cmp	r3, #0
 8004b24:	d109      	bne.n	8004b3a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004b26:	2301      	movs	r3, #1
 8004b28:	e06f      	b.n	8004c0a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004b2a:	4b3b      	ldr	r3, [pc, #236]	@ (8004c18 <HAL_RCC_ClockConfig+0x1bc>)
 8004b2c:	681b      	ldr	r3, [r3, #0]
 8004b2e:	f003 0302 	and.w	r3, r3, #2
 8004b32:	2b00      	cmp	r3, #0
 8004b34:	d101      	bne.n	8004b3a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004b36:	2301      	movs	r3, #1
 8004b38:	e067      	b.n	8004c0a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004b3a:	4b37      	ldr	r3, [pc, #220]	@ (8004c18 <HAL_RCC_ClockConfig+0x1bc>)
 8004b3c:	689b      	ldr	r3, [r3, #8]
 8004b3e:	f023 0203 	bic.w	r2, r3, #3
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	685b      	ldr	r3, [r3, #4]
 8004b46:	4934      	ldr	r1, [pc, #208]	@ (8004c18 <HAL_RCC_ClockConfig+0x1bc>)
 8004b48:	4313      	orrs	r3, r2
 8004b4a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004b4c:	f7fd fdfe 	bl	800274c <HAL_GetTick>
 8004b50:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004b52:	e00a      	b.n	8004b6a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004b54:	f7fd fdfa 	bl	800274c <HAL_GetTick>
 8004b58:	4602      	mov	r2, r0
 8004b5a:	68fb      	ldr	r3, [r7, #12]
 8004b5c:	1ad3      	subs	r3, r2, r3
 8004b5e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004b62:	4293      	cmp	r3, r2
 8004b64:	d901      	bls.n	8004b6a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004b66:	2303      	movs	r3, #3
 8004b68:	e04f      	b.n	8004c0a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004b6a:	4b2b      	ldr	r3, [pc, #172]	@ (8004c18 <HAL_RCC_ClockConfig+0x1bc>)
 8004b6c:	689b      	ldr	r3, [r3, #8]
 8004b6e:	f003 020c 	and.w	r2, r3, #12
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	685b      	ldr	r3, [r3, #4]
 8004b76:	009b      	lsls	r3, r3, #2
 8004b78:	429a      	cmp	r2, r3
 8004b7a:	d1eb      	bne.n	8004b54 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004b7c:	4b25      	ldr	r3, [pc, #148]	@ (8004c14 <HAL_RCC_ClockConfig+0x1b8>)
 8004b7e:	681b      	ldr	r3, [r3, #0]
 8004b80:	f003 030f 	and.w	r3, r3, #15
 8004b84:	683a      	ldr	r2, [r7, #0]
 8004b86:	429a      	cmp	r2, r3
 8004b88:	d20c      	bcs.n	8004ba4 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004b8a:	4b22      	ldr	r3, [pc, #136]	@ (8004c14 <HAL_RCC_ClockConfig+0x1b8>)
 8004b8c:	683a      	ldr	r2, [r7, #0]
 8004b8e:	b2d2      	uxtb	r2, r2
 8004b90:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004b92:	4b20      	ldr	r3, [pc, #128]	@ (8004c14 <HAL_RCC_ClockConfig+0x1b8>)
 8004b94:	681b      	ldr	r3, [r3, #0]
 8004b96:	f003 030f 	and.w	r3, r3, #15
 8004b9a:	683a      	ldr	r2, [r7, #0]
 8004b9c:	429a      	cmp	r2, r3
 8004b9e:	d001      	beq.n	8004ba4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004ba0:	2301      	movs	r3, #1
 8004ba2:	e032      	b.n	8004c0a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	681b      	ldr	r3, [r3, #0]
 8004ba8:	f003 0304 	and.w	r3, r3, #4
 8004bac:	2b00      	cmp	r3, #0
 8004bae:	d008      	beq.n	8004bc2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004bb0:	4b19      	ldr	r3, [pc, #100]	@ (8004c18 <HAL_RCC_ClockConfig+0x1bc>)
 8004bb2:	689b      	ldr	r3, [r3, #8]
 8004bb4:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	68db      	ldr	r3, [r3, #12]
 8004bbc:	4916      	ldr	r1, [pc, #88]	@ (8004c18 <HAL_RCC_ClockConfig+0x1bc>)
 8004bbe:	4313      	orrs	r3, r2
 8004bc0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	681b      	ldr	r3, [r3, #0]
 8004bc6:	f003 0308 	and.w	r3, r3, #8
 8004bca:	2b00      	cmp	r3, #0
 8004bcc:	d009      	beq.n	8004be2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004bce:	4b12      	ldr	r3, [pc, #72]	@ (8004c18 <HAL_RCC_ClockConfig+0x1bc>)
 8004bd0:	689b      	ldr	r3, [r3, #8]
 8004bd2:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	691b      	ldr	r3, [r3, #16]
 8004bda:	00db      	lsls	r3, r3, #3
 8004bdc:	490e      	ldr	r1, [pc, #56]	@ (8004c18 <HAL_RCC_ClockConfig+0x1bc>)
 8004bde:	4313      	orrs	r3, r2
 8004be0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004be2:	f000 f821 	bl	8004c28 <HAL_RCC_GetSysClockFreq>
 8004be6:	4602      	mov	r2, r0
 8004be8:	4b0b      	ldr	r3, [pc, #44]	@ (8004c18 <HAL_RCC_ClockConfig+0x1bc>)
 8004bea:	689b      	ldr	r3, [r3, #8]
 8004bec:	091b      	lsrs	r3, r3, #4
 8004bee:	f003 030f 	and.w	r3, r3, #15
 8004bf2:	490a      	ldr	r1, [pc, #40]	@ (8004c1c <HAL_RCC_ClockConfig+0x1c0>)
 8004bf4:	5ccb      	ldrb	r3, [r1, r3]
 8004bf6:	fa22 f303 	lsr.w	r3, r2, r3
 8004bfa:	4a09      	ldr	r2, [pc, #36]	@ (8004c20 <HAL_RCC_ClockConfig+0x1c4>)
 8004bfc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8004bfe:	4b09      	ldr	r3, [pc, #36]	@ (8004c24 <HAL_RCC_ClockConfig+0x1c8>)
 8004c00:	681b      	ldr	r3, [r3, #0]
 8004c02:	4618      	mov	r0, r3
 8004c04:	f7fd fd5e 	bl	80026c4 <HAL_InitTick>

  return HAL_OK;
 8004c08:	2300      	movs	r3, #0
}
 8004c0a:	4618      	mov	r0, r3
 8004c0c:	3710      	adds	r7, #16
 8004c0e:	46bd      	mov	sp, r7
 8004c10:	bd80      	pop	{r7, pc}
 8004c12:	bf00      	nop
 8004c14:	40023c00 	.word	0x40023c00
 8004c18:	40023800 	.word	0x40023800
 8004c1c:	080072f4 	.word	0x080072f4
 8004c20:	2000001c 	.word	0x2000001c
 8004c24:	20000020 	.word	0x20000020

08004c28 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004c28:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004c2c:	b094      	sub	sp, #80	@ 0x50
 8004c2e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8004c30:	2300      	movs	r3, #0
 8004c32:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8004c34:	2300      	movs	r3, #0
 8004c36:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8004c38:	2300      	movs	r3, #0
 8004c3a:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8004c3c:	2300      	movs	r3, #0
 8004c3e:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004c40:	4b79      	ldr	r3, [pc, #484]	@ (8004e28 <HAL_RCC_GetSysClockFreq+0x200>)
 8004c42:	689b      	ldr	r3, [r3, #8]
 8004c44:	f003 030c 	and.w	r3, r3, #12
 8004c48:	2b08      	cmp	r3, #8
 8004c4a:	d00d      	beq.n	8004c68 <HAL_RCC_GetSysClockFreq+0x40>
 8004c4c:	2b08      	cmp	r3, #8
 8004c4e:	f200 80e1 	bhi.w	8004e14 <HAL_RCC_GetSysClockFreq+0x1ec>
 8004c52:	2b00      	cmp	r3, #0
 8004c54:	d002      	beq.n	8004c5c <HAL_RCC_GetSysClockFreq+0x34>
 8004c56:	2b04      	cmp	r3, #4
 8004c58:	d003      	beq.n	8004c62 <HAL_RCC_GetSysClockFreq+0x3a>
 8004c5a:	e0db      	b.n	8004e14 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004c5c:	4b73      	ldr	r3, [pc, #460]	@ (8004e2c <HAL_RCC_GetSysClockFreq+0x204>)
 8004c5e:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004c60:	e0db      	b.n	8004e1a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004c62:	4b73      	ldr	r3, [pc, #460]	@ (8004e30 <HAL_RCC_GetSysClockFreq+0x208>)
 8004c64:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004c66:	e0d8      	b.n	8004e1a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004c68:	4b6f      	ldr	r3, [pc, #444]	@ (8004e28 <HAL_RCC_GetSysClockFreq+0x200>)
 8004c6a:	685b      	ldr	r3, [r3, #4]
 8004c6c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004c70:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004c72:	4b6d      	ldr	r3, [pc, #436]	@ (8004e28 <HAL_RCC_GetSysClockFreq+0x200>)
 8004c74:	685b      	ldr	r3, [r3, #4]
 8004c76:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004c7a:	2b00      	cmp	r3, #0
 8004c7c:	d063      	beq.n	8004d46 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004c7e:	4b6a      	ldr	r3, [pc, #424]	@ (8004e28 <HAL_RCC_GetSysClockFreq+0x200>)
 8004c80:	685b      	ldr	r3, [r3, #4]
 8004c82:	099b      	lsrs	r3, r3, #6
 8004c84:	2200      	movs	r2, #0
 8004c86:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004c88:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8004c8a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004c8c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004c90:	633b      	str	r3, [r7, #48]	@ 0x30
 8004c92:	2300      	movs	r3, #0
 8004c94:	637b      	str	r3, [r7, #52]	@ 0x34
 8004c96:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8004c9a:	4622      	mov	r2, r4
 8004c9c:	462b      	mov	r3, r5
 8004c9e:	f04f 0000 	mov.w	r0, #0
 8004ca2:	f04f 0100 	mov.w	r1, #0
 8004ca6:	0159      	lsls	r1, r3, #5
 8004ca8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004cac:	0150      	lsls	r0, r2, #5
 8004cae:	4602      	mov	r2, r0
 8004cb0:	460b      	mov	r3, r1
 8004cb2:	4621      	mov	r1, r4
 8004cb4:	1a51      	subs	r1, r2, r1
 8004cb6:	6139      	str	r1, [r7, #16]
 8004cb8:	4629      	mov	r1, r5
 8004cba:	eb63 0301 	sbc.w	r3, r3, r1
 8004cbe:	617b      	str	r3, [r7, #20]
 8004cc0:	f04f 0200 	mov.w	r2, #0
 8004cc4:	f04f 0300 	mov.w	r3, #0
 8004cc8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004ccc:	4659      	mov	r1, fp
 8004cce:	018b      	lsls	r3, r1, #6
 8004cd0:	4651      	mov	r1, sl
 8004cd2:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004cd6:	4651      	mov	r1, sl
 8004cd8:	018a      	lsls	r2, r1, #6
 8004cda:	4651      	mov	r1, sl
 8004cdc:	ebb2 0801 	subs.w	r8, r2, r1
 8004ce0:	4659      	mov	r1, fp
 8004ce2:	eb63 0901 	sbc.w	r9, r3, r1
 8004ce6:	f04f 0200 	mov.w	r2, #0
 8004cea:	f04f 0300 	mov.w	r3, #0
 8004cee:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004cf2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004cf6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004cfa:	4690      	mov	r8, r2
 8004cfc:	4699      	mov	r9, r3
 8004cfe:	4623      	mov	r3, r4
 8004d00:	eb18 0303 	adds.w	r3, r8, r3
 8004d04:	60bb      	str	r3, [r7, #8]
 8004d06:	462b      	mov	r3, r5
 8004d08:	eb49 0303 	adc.w	r3, r9, r3
 8004d0c:	60fb      	str	r3, [r7, #12]
 8004d0e:	f04f 0200 	mov.w	r2, #0
 8004d12:	f04f 0300 	mov.w	r3, #0
 8004d16:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8004d1a:	4629      	mov	r1, r5
 8004d1c:	024b      	lsls	r3, r1, #9
 8004d1e:	4621      	mov	r1, r4
 8004d20:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004d24:	4621      	mov	r1, r4
 8004d26:	024a      	lsls	r2, r1, #9
 8004d28:	4610      	mov	r0, r2
 8004d2a:	4619      	mov	r1, r3
 8004d2c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004d2e:	2200      	movs	r2, #0
 8004d30:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004d32:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004d34:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8004d38:	f7fb fa58 	bl	80001ec <__aeabi_uldivmod>
 8004d3c:	4602      	mov	r2, r0
 8004d3e:	460b      	mov	r3, r1
 8004d40:	4613      	mov	r3, r2
 8004d42:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004d44:	e058      	b.n	8004df8 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004d46:	4b38      	ldr	r3, [pc, #224]	@ (8004e28 <HAL_RCC_GetSysClockFreq+0x200>)
 8004d48:	685b      	ldr	r3, [r3, #4]
 8004d4a:	099b      	lsrs	r3, r3, #6
 8004d4c:	2200      	movs	r2, #0
 8004d4e:	4618      	mov	r0, r3
 8004d50:	4611      	mov	r1, r2
 8004d52:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8004d56:	623b      	str	r3, [r7, #32]
 8004d58:	2300      	movs	r3, #0
 8004d5a:	627b      	str	r3, [r7, #36]	@ 0x24
 8004d5c:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8004d60:	4642      	mov	r2, r8
 8004d62:	464b      	mov	r3, r9
 8004d64:	f04f 0000 	mov.w	r0, #0
 8004d68:	f04f 0100 	mov.w	r1, #0
 8004d6c:	0159      	lsls	r1, r3, #5
 8004d6e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004d72:	0150      	lsls	r0, r2, #5
 8004d74:	4602      	mov	r2, r0
 8004d76:	460b      	mov	r3, r1
 8004d78:	4641      	mov	r1, r8
 8004d7a:	ebb2 0a01 	subs.w	sl, r2, r1
 8004d7e:	4649      	mov	r1, r9
 8004d80:	eb63 0b01 	sbc.w	fp, r3, r1
 8004d84:	f04f 0200 	mov.w	r2, #0
 8004d88:	f04f 0300 	mov.w	r3, #0
 8004d8c:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8004d90:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8004d94:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8004d98:	ebb2 040a 	subs.w	r4, r2, sl
 8004d9c:	eb63 050b 	sbc.w	r5, r3, fp
 8004da0:	f04f 0200 	mov.w	r2, #0
 8004da4:	f04f 0300 	mov.w	r3, #0
 8004da8:	00eb      	lsls	r3, r5, #3
 8004daa:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004dae:	00e2      	lsls	r2, r4, #3
 8004db0:	4614      	mov	r4, r2
 8004db2:	461d      	mov	r5, r3
 8004db4:	4643      	mov	r3, r8
 8004db6:	18e3      	adds	r3, r4, r3
 8004db8:	603b      	str	r3, [r7, #0]
 8004dba:	464b      	mov	r3, r9
 8004dbc:	eb45 0303 	adc.w	r3, r5, r3
 8004dc0:	607b      	str	r3, [r7, #4]
 8004dc2:	f04f 0200 	mov.w	r2, #0
 8004dc6:	f04f 0300 	mov.w	r3, #0
 8004dca:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004dce:	4629      	mov	r1, r5
 8004dd0:	028b      	lsls	r3, r1, #10
 8004dd2:	4621      	mov	r1, r4
 8004dd4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004dd8:	4621      	mov	r1, r4
 8004dda:	028a      	lsls	r2, r1, #10
 8004ddc:	4610      	mov	r0, r2
 8004dde:	4619      	mov	r1, r3
 8004de0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004de2:	2200      	movs	r2, #0
 8004de4:	61bb      	str	r3, [r7, #24]
 8004de6:	61fa      	str	r2, [r7, #28]
 8004de8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004dec:	f7fb f9fe 	bl	80001ec <__aeabi_uldivmod>
 8004df0:	4602      	mov	r2, r0
 8004df2:	460b      	mov	r3, r1
 8004df4:	4613      	mov	r3, r2
 8004df6:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8004df8:	4b0b      	ldr	r3, [pc, #44]	@ (8004e28 <HAL_RCC_GetSysClockFreq+0x200>)
 8004dfa:	685b      	ldr	r3, [r3, #4]
 8004dfc:	0c1b      	lsrs	r3, r3, #16
 8004dfe:	f003 0303 	and.w	r3, r3, #3
 8004e02:	3301      	adds	r3, #1
 8004e04:	005b      	lsls	r3, r3, #1
 8004e06:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8004e08:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004e0a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004e0c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004e10:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004e12:	e002      	b.n	8004e1a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004e14:	4b05      	ldr	r3, [pc, #20]	@ (8004e2c <HAL_RCC_GetSysClockFreq+0x204>)
 8004e16:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004e18:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004e1a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8004e1c:	4618      	mov	r0, r3
 8004e1e:	3750      	adds	r7, #80	@ 0x50
 8004e20:	46bd      	mov	sp, r7
 8004e22:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004e26:	bf00      	nop
 8004e28:	40023800 	.word	0x40023800
 8004e2c:	00f42400 	.word	0x00f42400
 8004e30:	007a1200 	.word	0x007a1200

08004e34 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004e34:	b480      	push	{r7}
 8004e36:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004e38:	4b03      	ldr	r3, [pc, #12]	@ (8004e48 <HAL_RCC_GetHCLKFreq+0x14>)
 8004e3a:	681b      	ldr	r3, [r3, #0]
}
 8004e3c:	4618      	mov	r0, r3
 8004e3e:	46bd      	mov	sp, r7
 8004e40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e44:	4770      	bx	lr
 8004e46:	bf00      	nop
 8004e48:	2000001c 	.word	0x2000001c

08004e4c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004e4c:	b580      	push	{r7, lr}
 8004e4e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004e50:	f7ff fff0 	bl	8004e34 <HAL_RCC_GetHCLKFreq>
 8004e54:	4602      	mov	r2, r0
 8004e56:	4b05      	ldr	r3, [pc, #20]	@ (8004e6c <HAL_RCC_GetPCLK1Freq+0x20>)
 8004e58:	689b      	ldr	r3, [r3, #8]
 8004e5a:	0a9b      	lsrs	r3, r3, #10
 8004e5c:	f003 0307 	and.w	r3, r3, #7
 8004e60:	4903      	ldr	r1, [pc, #12]	@ (8004e70 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004e62:	5ccb      	ldrb	r3, [r1, r3]
 8004e64:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004e68:	4618      	mov	r0, r3
 8004e6a:	bd80      	pop	{r7, pc}
 8004e6c:	40023800 	.word	0x40023800
 8004e70:	08007304 	.word	0x08007304

08004e74 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004e74:	b580      	push	{r7, lr}
 8004e76:	b086      	sub	sp, #24
 8004e78:	af00      	add	r7, sp, #0
 8004e7a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004e7c:	2300      	movs	r3, #0
 8004e7e:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8004e80:	2300      	movs	r3, #0
 8004e82:	613b      	str	r3, [r7, #16]

  /*----------------------- SAI/I2S Configuration (PLLI2S) -------------------*/
  /*----------------------- Common configuration SAI/I2S ---------------------*/
  /* In Case of SAI or I2S Clock Configuration through PLLI2S, PLLI2SN division
     factor is common parameters for both peripherals */
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	681b      	ldr	r3, [r3, #0]
 8004e88:	f003 0301 	and.w	r3, r3, #1
 8004e8c:	2b00      	cmp	r3, #0
 8004e8e:	d10b      	bne.n	8004ea8 <HAL_RCCEx_PeriphCLKConfig+0x34>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	f003 0302 	and.w	r3, r3, #2
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8004e98:	2b00      	cmp	r3, #0
 8004e9a:	d105      	bne.n	8004ea8 <HAL_RCCEx_PeriphCLKConfig+0x34>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 8004ea4:	2b00      	cmp	r3, #0
 8004ea6:	d075      	beq.n	8004f94 <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    /* check for Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8004ea8:	4b91      	ldr	r3, [pc, #580]	@ (80050f0 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 8004eaa:	2200      	movs	r2, #0
 8004eac:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8004eae:	f7fd fc4d 	bl	800274c <HAL_GetTick>
 8004eb2:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004eb4:	e008      	b.n	8004ec8 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8004eb6:	f7fd fc49 	bl	800274c <HAL_GetTick>
 8004eba:	4602      	mov	r2, r0
 8004ebc:	697b      	ldr	r3, [r7, #20]
 8004ebe:	1ad3      	subs	r3, r2, r3
 8004ec0:	2b02      	cmp	r3, #2
 8004ec2:	d901      	bls.n	8004ec8 <HAL_RCCEx_PeriphCLKConfig+0x54>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004ec4:	2303      	movs	r3, #3
 8004ec6:	e189      	b.n	80051dc <HAL_RCCEx_PeriphCLKConfig+0x368>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004ec8:	4b8a      	ldr	r3, [pc, #552]	@ (80050f4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004eca:	681b      	ldr	r3, [r3, #0]
 8004ecc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004ed0:	2b00      	cmp	r3, #0
 8004ed2:	d1f0      	bne.n	8004eb6 <HAL_RCCEx_PeriphCLKConfig+0x42>
    }

    /*---------------------------- I2S configuration -------------------------*/
    /* In Case of I2S Clock Configuration through PLLI2S, PLLI2SR must be added
      only for I2S configuration */
    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	681b      	ldr	r3, [r3, #0]
 8004ed8:	f003 0301 	and.w	r3, r3, #1
 8004edc:	2b00      	cmp	r3, #0
 8004ede:	d009      	beq.n	8004ef4 <HAL_RCCEx_PeriphCLKConfig+0x80>
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	685b      	ldr	r3, [r3, #4]
 8004ee4:	019a      	lsls	r2, r3, #6
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	689b      	ldr	r3, [r3, #8]
 8004eea:	071b      	lsls	r3, r3, #28
 8004eec:	4981      	ldr	r1, [pc, #516]	@ (80050f4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004eee:	4313      	orrs	r3, r2
 8004ef0:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLI2S, PLLI2SQ and PLLI2S_DIVQ must
       be added only for SAI configuration */
    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == (RCC_PERIPHCLK_SAI_PLLI2S))
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	681b      	ldr	r3, [r3, #0]
 8004ef8:	f003 0302 	and.w	r3, r3, #2
 8004efc:	2b00      	cmp	r3, #0
 8004efe:	d01f      	beq.n	8004f40 <HAL_RCCEx_PeriphCLKConfig+0xcc>
      /* Check the PLLI2S division factors */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8004f00:	4b7c      	ldr	r3, [pc, #496]	@ (80050f4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004f02:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004f06:	0f1b      	lsrs	r3, r3, #28
 8004f08:	f003 0307 	and.w	r3, r3, #7
 8004f0c:	613b      	str	r3, [r7, #16]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	685b      	ldr	r3, [r3, #4]
 8004f12:	019a      	lsls	r2, r3, #6
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	68db      	ldr	r3, [r3, #12]
 8004f18:	061b      	lsls	r3, r3, #24
 8004f1a:	431a      	orrs	r2, r3
 8004f1c:	693b      	ldr	r3, [r7, #16]
 8004f1e:	071b      	lsls	r3, r3, #28
 8004f20:	4974      	ldr	r1, [pc, #464]	@ (80050f4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004f22:	4313      	orrs	r3, r2
 8004f24:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8004f28:	4b72      	ldr	r3, [pc, #456]	@ (80050f4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004f2a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004f2e:	f023 021f 	bic.w	r2, r3, #31
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	69db      	ldr	r3, [r3, #28]
 8004f36:	3b01      	subs	r3, #1
 8004f38:	496e      	ldr	r1, [pc, #440]	@ (80050f4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004f3a:	4313      	orrs	r3, r2
 8004f3c:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	681b      	ldr	r3, [r3, #0]
 8004f44:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004f48:	2b00      	cmp	r3, #0
 8004f4a:	d00d      	beq.n	8004f68 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      /* Check for Parameters */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Configure the PLLI2S multiplication and division factors */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ,
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	685b      	ldr	r3, [r3, #4]
 8004f50:	019a      	lsls	r2, r3, #6
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	68db      	ldr	r3, [r3, #12]
 8004f56:	061b      	lsls	r3, r3, #24
 8004f58:	431a      	orrs	r2, r3
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	689b      	ldr	r3, [r3, #8]
 8004f5e:	071b      	lsls	r3, r3, #28
 8004f60:	4964      	ldr	r1, [pc, #400]	@ (80050f4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004f62:	4313      	orrs	r3, r2
 8004f64:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
                                     PeriphClkInit->PLLI2S.PLLI2SR);
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8004f68:	4b61      	ldr	r3, [pc, #388]	@ (80050f0 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 8004f6a:	2201      	movs	r2, #1
 8004f6c:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8004f6e:	f7fd fbed 	bl	800274c <HAL_GetTick>
 8004f72:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004f74:	e008      	b.n	8004f88 <HAL_RCCEx_PeriphCLKConfig+0x114>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8004f76:	f7fd fbe9 	bl	800274c <HAL_GetTick>
 8004f7a:	4602      	mov	r2, r0
 8004f7c:	697b      	ldr	r3, [r7, #20]
 8004f7e:	1ad3      	subs	r3, r2, r3
 8004f80:	2b02      	cmp	r3, #2
 8004f82:	d901      	bls.n	8004f88 <HAL_RCCEx_PeriphCLKConfig+0x114>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004f84:	2303      	movs	r3, #3
 8004f86:	e129      	b.n	80051dc <HAL_RCCEx_PeriphCLKConfig+0x368>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004f88:	4b5a      	ldr	r3, [pc, #360]	@ (80050f4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004f8a:	681b      	ldr	r3, [r3, #0]
 8004f8c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004f90:	2b00      	cmp	r3, #0
 8004f92:	d0f0      	beq.n	8004f76 <HAL_RCCEx_PeriphCLKConfig+0x102>

  /*----------------------- SAI/LTDC Configuration (PLLSAI) ------------------*/
  /*----------------------- Common configuration SAI/LTDC --------------------*/
  /* In Case of SAI or LTDC Clock Configuration through PLLSAI, PLLSAIN division
     factor is common parameters for both peripherals */
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	681b      	ldr	r3, [r3, #0]
 8004f98:	f003 0304 	and.w	r3, r3, #4
 8004f9c:	2b00      	cmp	r3, #0
 8004f9e:	d105      	bne.n	8004fac <HAL_RCCEx_PeriphCLKConfig+0x138>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC))
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	681b      	ldr	r3, [r3, #0]
 8004fa4:	f003 0308 	and.w	r3, r3, #8
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 8004fa8:	2b00      	cmp	r3, #0
 8004faa:	d079      	beq.n	80050a0 <HAL_RCCEx_PeriphCLKConfig+0x22c>
  {
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8004fac:	4b52      	ldr	r3, [pc, #328]	@ (80050f8 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8004fae:	2200      	movs	r2, #0
 8004fb0:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8004fb2:	f7fd fbcb 	bl	800274c <HAL_GetTick>
 8004fb6:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is disabled */
    while (__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8004fb8:	e008      	b.n	8004fcc <HAL_RCCEx_PeriphCLKConfig+0x158>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8004fba:	f7fd fbc7 	bl	800274c <HAL_GetTick>
 8004fbe:	4602      	mov	r2, r0
 8004fc0:	697b      	ldr	r3, [r7, #20]
 8004fc2:	1ad3      	subs	r3, r2, r3
 8004fc4:	2b02      	cmp	r3, #2
 8004fc6:	d901      	bls.n	8004fcc <HAL_RCCEx_PeriphCLKConfig+0x158>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004fc8:	2303      	movs	r3, #3
 8004fca:	e107      	b.n	80051dc <HAL_RCCEx_PeriphCLKConfig+0x368>
    while (__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8004fcc:	4b49      	ldr	r3, [pc, #292]	@ (80050f4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004fce:	681b      	ldr	r3, [r3, #0]
 8004fd0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004fd4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004fd8:	d0ef      	beq.n	8004fba <HAL_RCCEx_PeriphCLKConfig+0x146>
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLSAI, PLLSAIQ and PLLSAI_DIVQ must
       be added only for SAI configuration */
    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == (RCC_PERIPHCLK_SAI_PLLSAI))
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	681b      	ldr	r3, [r3, #0]
 8004fde:	f003 0304 	and.w	r3, r3, #4
 8004fe2:	2b00      	cmp	r3, #0
 8004fe4:	d020      	beq.n	8005028 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8004fe6:	4b43      	ldr	r3, [pc, #268]	@ (80050f4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004fe8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004fec:	0f1b      	lsrs	r3, r3, #28
 8004fee:	f003 0307 	and.w	r3, r3, #7
 8004ff2:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	691b      	ldr	r3, [r3, #16]
 8004ff8:	019a      	lsls	r2, r3, #6
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	695b      	ldr	r3, [r3, #20]
 8004ffe:	061b      	lsls	r3, r3, #24
 8005000:	431a      	orrs	r2, r3
 8005002:	693b      	ldr	r3, [r7, #16]
 8005004:	071b      	lsls	r3, r3, #28
 8005006:	493b      	ldr	r1, [pc, #236]	@ (80050f4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005008:	4313      	orrs	r3, r2
 800500a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 800500e:	4b39      	ldr	r3, [pc, #228]	@ (80050f4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005010:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005014:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	6a1b      	ldr	r3, [r3, #32]
 800501c:	3b01      	subs	r3, #1
 800501e:	021b      	lsls	r3, r3, #8
 8005020:	4934      	ldr	r1, [pc, #208]	@ (80050f4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005022:	4313      	orrs	r3, r2
 8005024:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*---------------------------- LTDC configuration ------------------------*/
    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	681b      	ldr	r3, [r3, #0]
 800502c:	f003 0308 	and.w	r3, r3, #8
 8005030:	2b00      	cmp	r3, #0
 8005032:	d01e      	beq.n	8005072 <HAL_RCCEx_PeriphCLKConfig+0x1fe>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8005034:	4b2f      	ldr	r3, [pc, #188]	@ (80050f4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005036:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800503a:	0e1b      	lsrs	r3, r3, #24
 800503c:	f003 030f 	and.w	r3, r3, #15
 8005040:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN, tmpreg1, PeriphClkInit->PLLSAI.PLLSAIR);
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	691b      	ldr	r3, [r3, #16]
 8005046:	019a      	lsls	r2, r3, #6
 8005048:	693b      	ldr	r3, [r7, #16]
 800504a:	061b      	lsls	r3, r3, #24
 800504c:	431a      	orrs	r2, r3
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	699b      	ldr	r3, [r3, #24]
 8005052:	071b      	lsls	r3, r3, #28
 8005054:	4927      	ldr	r1, [pc, #156]	@ (80050f4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005056:	4313      	orrs	r3, r2
 8005058:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 800505c:	4b25      	ldr	r3, [pc, #148]	@ (80050f4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800505e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005062:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800506a:	4922      	ldr	r1, [pc, #136]	@ (80050f4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800506c:	4313      	orrs	r3, r2
 800506e:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }
    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8005072:	4b21      	ldr	r3, [pc, #132]	@ (80050f8 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8005074:	2201      	movs	r2, #1
 8005076:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8005078:	f7fd fb68 	bl	800274c <HAL_GetTick>
 800507c:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is ready */
    while (__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800507e:	e008      	b.n	8005092 <HAL_RCCEx_PeriphCLKConfig+0x21e>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8005080:	f7fd fb64 	bl	800274c <HAL_GetTick>
 8005084:	4602      	mov	r2, r0
 8005086:	697b      	ldr	r3, [r7, #20]
 8005088:	1ad3      	subs	r3, r2, r3
 800508a:	2b02      	cmp	r3, #2
 800508c:	d901      	bls.n	8005092 <HAL_RCCEx_PeriphCLKConfig+0x21e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800508e:	2303      	movs	r3, #3
 8005090:	e0a4      	b.n	80051dc <HAL_RCCEx_PeriphCLKConfig+0x368>
    while (__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8005092:	4b18      	ldr	r3, [pc, #96]	@ (80050f4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005094:	681b      	ldr	r3, [r3, #0]
 8005096:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800509a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800509e:	d1ef      	bne.n	8005080 <HAL_RCCEx_PeriphCLKConfig+0x20c>
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- RTC configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	681b      	ldr	r3, [r3, #0]
 80050a4:	f003 0320 	and.w	r3, r3, #32
 80050a8:	2b00      	cmp	r3, #0
 80050aa:	f000 808b 	beq.w	80051c4 <HAL_RCCEx_PeriphCLKConfig+0x350>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 80050ae:	2300      	movs	r3, #0
 80050b0:	60fb      	str	r3, [r7, #12]
 80050b2:	4b10      	ldr	r3, [pc, #64]	@ (80050f4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80050b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80050b6:	4a0f      	ldr	r2, [pc, #60]	@ (80050f4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80050b8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80050bc:	6413      	str	r3, [r2, #64]	@ 0x40
 80050be:	4b0d      	ldr	r3, [pc, #52]	@ (80050f4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80050c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80050c2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80050c6:	60fb      	str	r3, [r7, #12]
 80050c8:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 80050ca:	4b0c      	ldr	r3, [pc, #48]	@ (80050fc <HAL_RCCEx_PeriphCLKConfig+0x288>)
 80050cc:	681b      	ldr	r3, [r3, #0]
 80050ce:	4a0b      	ldr	r2, [pc, #44]	@ (80050fc <HAL_RCCEx_PeriphCLKConfig+0x288>)
 80050d0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80050d4:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 80050d6:	f7fd fb39 	bl	800274c <HAL_GetTick>
 80050da:	6178      	str	r0, [r7, #20]

    while ((PWR->CR & PWR_CR_DBP) == RESET)
 80050dc:	e010      	b.n	8005100 <HAL_RCCEx_PeriphCLKConfig+0x28c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80050de:	f7fd fb35 	bl	800274c <HAL_GetTick>
 80050e2:	4602      	mov	r2, r0
 80050e4:	697b      	ldr	r3, [r7, #20]
 80050e6:	1ad3      	subs	r3, r2, r3
 80050e8:	2b02      	cmp	r3, #2
 80050ea:	d909      	bls.n	8005100 <HAL_RCCEx_PeriphCLKConfig+0x28c>
      {
        return HAL_TIMEOUT;
 80050ec:	2303      	movs	r3, #3
 80050ee:	e075      	b.n	80051dc <HAL_RCCEx_PeriphCLKConfig+0x368>
 80050f0:	42470068 	.word	0x42470068
 80050f4:	40023800 	.word	0x40023800
 80050f8:	42470070 	.word	0x42470070
 80050fc:	40007000 	.word	0x40007000
    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8005100:	4b38      	ldr	r3, [pc, #224]	@ (80051e4 <HAL_RCCEx_PeriphCLKConfig+0x370>)
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005108:	2b00      	cmp	r3, #0
 800510a:	d0e8      	beq.n	80050de <HAL_RCCEx_PeriphCLKConfig+0x26a>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800510c:	4b36      	ldr	r3, [pc, #216]	@ (80051e8 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 800510e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005110:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005114:	613b      	str	r3, [r7, #16]
    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8005116:	693b      	ldr	r3, [r7, #16]
 8005118:	2b00      	cmp	r3, #0
 800511a:	d02f      	beq.n	800517c <HAL_RCCEx_PeriphCLKConfig+0x308>
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005120:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005124:	693a      	ldr	r2, [r7, #16]
 8005126:	429a      	cmp	r2, r3
 8005128:	d028      	beq.n	800517c <HAL_RCCEx_PeriphCLKConfig+0x308>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800512a:	4b2f      	ldr	r3, [pc, #188]	@ (80051e8 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 800512c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800512e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005132:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8005134:	4b2d      	ldr	r3, [pc, #180]	@ (80051ec <HAL_RCCEx_PeriphCLKConfig+0x378>)
 8005136:	2201      	movs	r2, #1
 8005138:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 800513a:	4b2c      	ldr	r3, [pc, #176]	@ (80051ec <HAL_RCCEx_PeriphCLKConfig+0x378>)
 800513c:	2200      	movs	r2, #0
 800513e:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8005140:	4a29      	ldr	r2, [pc, #164]	@ (80051e8 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8005142:	693b      	ldr	r3, [r7, #16]
 8005144:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8005146:	4b28      	ldr	r3, [pc, #160]	@ (80051e8 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8005148:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800514a:	f003 0301 	and.w	r3, r3, #1
 800514e:	2b01      	cmp	r3, #1
 8005150:	d114      	bne.n	800517c <HAL_RCCEx_PeriphCLKConfig+0x308>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8005152:	f7fd fafb 	bl	800274c <HAL_GetTick>
 8005156:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005158:	e00a      	b.n	8005170 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800515a:	f7fd faf7 	bl	800274c <HAL_GetTick>
 800515e:	4602      	mov	r2, r0
 8005160:	697b      	ldr	r3, [r7, #20]
 8005162:	1ad3      	subs	r3, r2, r3
 8005164:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005168:	4293      	cmp	r3, r2
 800516a:	d901      	bls.n	8005170 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
          {
            return HAL_TIMEOUT;
 800516c:	2303      	movs	r3, #3
 800516e:	e035      	b.n	80051dc <HAL_RCCEx_PeriphCLKConfig+0x368>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005170:	4b1d      	ldr	r3, [pc, #116]	@ (80051e8 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8005172:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005174:	f003 0302 	and.w	r3, r3, #2
 8005178:	2b00      	cmp	r3, #0
 800517a:	d0ee      	beq.n	800515a <HAL_RCCEx_PeriphCLKConfig+0x2e6>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005180:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005184:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005188:	d10d      	bne.n	80051a6 <HAL_RCCEx_PeriphCLKConfig+0x332>
 800518a:	4b17      	ldr	r3, [pc, #92]	@ (80051e8 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 800518c:	689b      	ldr	r3, [r3, #8]
 800518e:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005196:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 800519a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800519e:	4912      	ldr	r1, [pc, #72]	@ (80051e8 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80051a0:	4313      	orrs	r3, r2
 80051a2:	608b      	str	r3, [r1, #8]
 80051a4:	e005      	b.n	80051b2 <HAL_RCCEx_PeriphCLKConfig+0x33e>
 80051a6:	4b10      	ldr	r3, [pc, #64]	@ (80051e8 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80051a8:	689b      	ldr	r3, [r3, #8]
 80051aa:	4a0f      	ldr	r2, [pc, #60]	@ (80051e8 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80051ac:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 80051b0:	6093      	str	r3, [r2, #8]
 80051b2:	4b0d      	ldr	r3, [pc, #52]	@ (80051e8 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80051b4:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80051ba:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80051be:	490a      	ldr	r1, [pc, #40]	@ (80051e8 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80051c0:	4313      	orrs	r3, r2
 80051c2:	670b      	str	r3, [r1, #112]	@ 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	681b      	ldr	r3, [r3, #0]
 80051c8:	f003 0310 	and.w	r3, r3, #16
 80051cc:	2b00      	cmp	r3, #0
 80051ce:	d004      	beq.n	80051da <HAL_RCCEx_PeriphCLKConfig+0x366>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	f893 202c 	ldrb.w	r2, [r3, #44]	@ 0x2c
 80051d6:	4b06      	ldr	r3, [pc, #24]	@ (80051f0 <HAL_RCCEx_PeriphCLKConfig+0x37c>)
 80051d8:	601a      	str	r2, [r3, #0]
  }
  return HAL_OK;
 80051da:	2300      	movs	r3, #0
}
 80051dc:	4618      	mov	r0, r3
 80051de:	3718      	adds	r7, #24
 80051e0:	46bd      	mov	sp, r7
 80051e2:	bd80      	pop	{r7, pc}
 80051e4:	40007000 	.word	0x40007000
 80051e8:	40023800 	.word	0x40023800
 80051ec:	42470e40 	.word	0x42470e40
 80051f0:	424711e0 	.word	0x424711e0

080051f4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80051f4:	b580      	push	{r7, lr}
 80051f6:	b082      	sub	sp, #8
 80051f8:	af00      	add	r7, sp, #0
 80051fa:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	2b00      	cmp	r3, #0
 8005200:	d101      	bne.n	8005206 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005202:	2301      	movs	r3, #1
 8005204:	e07b      	b.n	80052fe <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800520a:	2b00      	cmp	r3, #0
 800520c:	d108      	bne.n	8005220 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	685b      	ldr	r3, [r3, #4]
 8005212:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005216:	d009      	beq.n	800522c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	2200      	movs	r2, #0
 800521c:	61da      	str	r2, [r3, #28]
 800521e:	e005      	b.n	800522c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	2200      	movs	r2, #0
 8005224:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	2200      	movs	r2, #0
 800522a:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	2200      	movs	r2, #0
 8005230:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005238:	b2db      	uxtb	r3, r3
 800523a:	2b00      	cmp	r3, #0
 800523c:	d106      	bne.n	800524c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	2200      	movs	r2, #0
 8005242:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005246:	6878      	ldr	r0, [r7, #4]
 8005248:	f7fc fdf6 	bl	8001e38 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	2202      	movs	r2, #2
 8005250:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	681b      	ldr	r3, [r3, #0]
 8005258:	681a      	ldr	r2, [r3, #0]
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	681b      	ldr	r3, [r3, #0]
 800525e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005262:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	685b      	ldr	r3, [r3, #4]
 8005268:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	689b      	ldr	r3, [r3, #8]
 8005270:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8005274:	431a      	orrs	r2, r3
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	68db      	ldr	r3, [r3, #12]
 800527a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800527e:	431a      	orrs	r2, r3
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	691b      	ldr	r3, [r3, #16]
 8005284:	f003 0302 	and.w	r3, r3, #2
 8005288:	431a      	orrs	r2, r3
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	695b      	ldr	r3, [r3, #20]
 800528e:	f003 0301 	and.w	r3, r3, #1
 8005292:	431a      	orrs	r2, r3
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	699b      	ldr	r3, [r3, #24]
 8005298:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800529c:	431a      	orrs	r2, r3
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	69db      	ldr	r3, [r3, #28]
 80052a2:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80052a6:	431a      	orrs	r2, r3
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	6a1b      	ldr	r3, [r3, #32]
 80052ac:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80052b0:	ea42 0103 	orr.w	r1, r2, r3
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80052b8:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	681b      	ldr	r3, [r3, #0]
 80052c0:	430a      	orrs	r2, r1
 80052c2:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	699b      	ldr	r3, [r3, #24]
 80052c8:	0c1b      	lsrs	r3, r3, #16
 80052ca:	f003 0104 	and.w	r1, r3, #4
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80052d2:	f003 0210 	and.w	r2, r3, #16
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	681b      	ldr	r3, [r3, #0]
 80052da:	430a      	orrs	r2, r1
 80052dc:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	681b      	ldr	r3, [r3, #0]
 80052e2:	69da      	ldr	r2, [r3, #28]
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	681b      	ldr	r3, [r3, #0]
 80052e8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80052ec:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	2200      	movs	r2, #0
 80052f2:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	2201      	movs	r2, #1
 80052f8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 80052fc:	2300      	movs	r3, #0
}
 80052fe:	4618      	mov	r0, r3
 8005300:	3708      	adds	r7, #8
 8005302:	46bd      	mov	sp, r7
 8005304:	bd80      	pop	{r7, pc}

08005306 <HAL_SPI_DeInit>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_DeInit(SPI_HandleTypeDef *hspi)
{
 8005306:	b580      	push	{r7, lr}
 8005308:	b082      	sub	sp, #8
 800530a:	af00      	add	r7, sp, #0
 800530c:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	2b00      	cmp	r3, #0
 8005312:	d101      	bne.n	8005318 <HAL_SPI_DeInit+0x12>
  {
    return HAL_ERROR;
 8005314:	2301      	movs	r3, #1
 8005316:	e01a      	b.n	800534e <HAL_SPI_DeInit+0x48>
  }

  /* Check SPI Instance parameter */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));

  hspi->State = HAL_SPI_STATE_BUSY;
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	2202      	movs	r2, #2
 800531c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the SPI Peripheral Clock */
  __HAL_SPI_DISABLE(hspi);
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	681b      	ldr	r3, [r3, #0]
 8005324:	681a      	ldr	r2, [r3, #0]
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	681b      	ldr	r3, [r3, #0]
 800532a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800532e:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  hspi->MspDeInitCallback(hspi);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  HAL_SPI_MspDeInit(hspi);
 8005330:	6878      	ldr	r0, [r7, #4]
 8005332:	f7fc fdc9 	bl	8001ec8 <HAL_SPI_MspDeInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	2200      	movs	r2, #0
 800533a:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State = HAL_SPI_STATE_RESET;
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	2200      	movs	r2, #0
 8005340:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Release Lock */
  __HAL_UNLOCK(hspi);
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	2200      	movs	r2, #0
 8005348:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  return HAL_OK;
 800534c:	2300      	movs	r3, #0
}
 800534e:	4618      	mov	r0, r3
 8005350:	3708      	adds	r7, #8
 8005352:	46bd      	mov	sp, r7
 8005354:	bd80      	pop	{r7, pc}

08005356 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005356:	b580      	push	{r7, lr}
 8005358:	b088      	sub	sp, #32
 800535a:	af00      	add	r7, sp, #0
 800535c:	60f8      	str	r0, [r7, #12]
 800535e:	60b9      	str	r1, [r7, #8]
 8005360:	603b      	str	r3, [r7, #0]
 8005362:	4613      	mov	r3, r2
 8005364:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005366:	f7fd f9f1 	bl	800274c <HAL_GetTick>
 800536a:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 800536c:	88fb      	ldrh	r3, [r7, #6]
 800536e:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8005370:	68fb      	ldr	r3, [r7, #12]
 8005372:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005376:	b2db      	uxtb	r3, r3
 8005378:	2b01      	cmp	r3, #1
 800537a:	d001      	beq.n	8005380 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 800537c:	2302      	movs	r3, #2
 800537e:	e12a      	b.n	80055d6 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 8005380:	68bb      	ldr	r3, [r7, #8]
 8005382:	2b00      	cmp	r3, #0
 8005384:	d002      	beq.n	800538c <HAL_SPI_Transmit+0x36>
 8005386:	88fb      	ldrh	r3, [r7, #6]
 8005388:	2b00      	cmp	r3, #0
 800538a:	d101      	bne.n	8005390 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 800538c:	2301      	movs	r3, #1
 800538e:	e122      	b.n	80055d6 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005390:	68fb      	ldr	r3, [r7, #12]
 8005392:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8005396:	2b01      	cmp	r3, #1
 8005398:	d101      	bne.n	800539e <HAL_SPI_Transmit+0x48>
 800539a:	2302      	movs	r3, #2
 800539c:	e11b      	b.n	80055d6 <HAL_SPI_Transmit+0x280>
 800539e:	68fb      	ldr	r3, [r7, #12]
 80053a0:	2201      	movs	r2, #1
 80053a2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80053a6:	68fb      	ldr	r3, [r7, #12]
 80053a8:	2203      	movs	r2, #3
 80053aa:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80053ae:	68fb      	ldr	r3, [r7, #12]
 80053b0:	2200      	movs	r2, #0
 80053b2:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 80053b4:	68fb      	ldr	r3, [r7, #12]
 80053b6:	68ba      	ldr	r2, [r7, #8]
 80053b8:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 80053ba:	68fb      	ldr	r3, [r7, #12]
 80053bc:	88fa      	ldrh	r2, [r7, #6]
 80053be:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 80053c0:	68fb      	ldr	r3, [r7, #12]
 80053c2:	88fa      	ldrh	r2, [r7, #6]
 80053c4:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80053c6:	68fb      	ldr	r3, [r7, #12]
 80053c8:	2200      	movs	r2, #0
 80053ca:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 80053cc:	68fb      	ldr	r3, [r7, #12]
 80053ce:	2200      	movs	r2, #0
 80053d0:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 80053d2:	68fb      	ldr	r3, [r7, #12]
 80053d4:	2200      	movs	r2, #0
 80053d6:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 80053d8:	68fb      	ldr	r3, [r7, #12]
 80053da:	2200      	movs	r2, #0
 80053dc:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 80053de:	68fb      	ldr	r3, [r7, #12]
 80053e0:	2200      	movs	r2, #0
 80053e2:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80053e4:	68fb      	ldr	r3, [r7, #12]
 80053e6:	689b      	ldr	r3, [r3, #8]
 80053e8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80053ec:	d10f      	bne.n	800540e <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80053ee:	68fb      	ldr	r3, [r7, #12]
 80053f0:	681b      	ldr	r3, [r3, #0]
 80053f2:	681a      	ldr	r2, [r3, #0]
 80053f4:	68fb      	ldr	r3, [r7, #12]
 80053f6:	681b      	ldr	r3, [r3, #0]
 80053f8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80053fc:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80053fe:	68fb      	ldr	r3, [r7, #12]
 8005400:	681b      	ldr	r3, [r3, #0]
 8005402:	681a      	ldr	r2, [r3, #0]
 8005404:	68fb      	ldr	r3, [r7, #12]
 8005406:	681b      	ldr	r3, [r3, #0]
 8005408:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800540c:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800540e:	68fb      	ldr	r3, [r7, #12]
 8005410:	681b      	ldr	r3, [r3, #0]
 8005412:	681b      	ldr	r3, [r3, #0]
 8005414:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005418:	2b40      	cmp	r3, #64	@ 0x40
 800541a:	d007      	beq.n	800542c <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800541c:	68fb      	ldr	r3, [r7, #12]
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	681a      	ldr	r2, [r3, #0]
 8005422:	68fb      	ldr	r3, [r7, #12]
 8005424:	681b      	ldr	r3, [r3, #0]
 8005426:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800542a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800542c:	68fb      	ldr	r3, [r7, #12]
 800542e:	68db      	ldr	r3, [r3, #12]
 8005430:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005434:	d152      	bne.n	80054dc <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005436:	68fb      	ldr	r3, [r7, #12]
 8005438:	685b      	ldr	r3, [r3, #4]
 800543a:	2b00      	cmp	r3, #0
 800543c:	d002      	beq.n	8005444 <HAL_SPI_Transmit+0xee>
 800543e:	8b7b      	ldrh	r3, [r7, #26]
 8005440:	2b01      	cmp	r3, #1
 8005442:	d145      	bne.n	80054d0 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005444:	68fb      	ldr	r3, [r7, #12]
 8005446:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005448:	881a      	ldrh	r2, [r3, #0]
 800544a:	68fb      	ldr	r3, [r7, #12]
 800544c:	681b      	ldr	r3, [r3, #0]
 800544e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005450:	68fb      	ldr	r3, [r7, #12]
 8005452:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005454:	1c9a      	adds	r2, r3, #2
 8005456:	68fb      	ldr	r3, [r7, #12]
 8005458:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800545a:	68fb      	ldr	r3, [r7, #12]
 800545c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800545e:	b29b      	uxth	r3, r3
 8005460:	3b01      	subs	r3, #1
 8005462:	b29a      	uxth	r2, r3
 8005464:	68fb      	ldr	r3, [r7, #12]
 8005466:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8005468:	e032      	b.n	80054d0 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800546a:	68fb      	ldr	r3, [r7, #12]
 800546c:	681b      	ldr	r3, [r3, #0]
 800546e:	689b      	ldr	r3, [r3, #8]
 8005470:	f003 0302 	and.w	r3, r3, #2
 8005474:	2b02      	cmp	r3, #2
 8005476:	d112      	bne.n	800549e <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005478:	68fb      	ldr	r3, [r7, #12]
 800547a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800547c:	881a      	ldrh	r2, [r3, #0]
 800547e:	68fb      	ldr	r3, [r7, #12]
 8005480:	681b      	ldr	r3, [r3, #0]
 8005482:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005484:	68fb      	ldr	r3, [r7, #12]
 8005486:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005488:	1c9a      	adds	r2, r3, #2
 800548a:	68fb      	ldr	r3, [r7, #12]
 800548c:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800548e:	68fb      	ldr	r3, [r7, #12]
 8005490:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005492:	b29b      	uxth	r3, r3
 8005494:	3b01      	subs	r3, #1
 8005496:	b29a      	uxth	r2, r3
 8005498:	68fb      	ldr	r3, [r7, #12]
 800549a:	86da      	strh	r2, [r3, #54]	@ 0x36
 800549c:	e018      	b.n	80054d0 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800549e:	f7fd f955 	bl	800274c <HAL_GetTick>
 80054a2:	4602      	mov	r2, r0
 80054a4:	69fb      	ldr	r3, [r7, #28]
 80054a6:	1ad3      	subs	r3, r2, r3
 80054a8:	683a      	ldr	r2, [r7, #0]
 80054aa:	429a      	cmp	r2, r3
 80054ac:	d803      	bhi.n	80054b6 <HAL_SPI_Transmit+0x160>
 80054ae:	683b      	ldr	r3, [r7, #0]
 80054b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80054b4:	d102      	bne.n	80054bc <HAL_SPI_Transmit+0x166>
 80054b6:	683b      	ldr	r3, [r7, #0]
 80054b8:	2b00      	cmp	r3, #0
 80054ba:	d109      	bne.n	80054d0 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80054bc:	68fb      	ldr	r3, [r7, #12]
 80054be:	2201      	movs	r2, #1
 80054c0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 80054c4:	68fb      	ldr	r3, [r7, #12]
 80054c6:	2200      	movs	r2, #0
 80054c8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 80054cc:	2303      	movs	r3, #3
 80054ce:	e082      	b.n	80055d6 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 80054d0:	68fb      	ldr	r3, [r7, #12]
 80054d2:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80054d4:	b29b      	uxth	r3, r3
 80054d6:	2b00      	cmp	r3, #0
 80054d8:	d1c7      	bne.n	800546a <HAL_SPI_Transmit+0x114>
 80054da:	e053      	b.n	8005584 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80054dc:	68fb      	ldr	r3, [r7, #12]
 80054de:	685b      	ldr	r3, [r3, #4]
 80054e0:	2b00      	cmp	r3, #0
 80054e2:	d002      	beq.n	80054ea <HAL_SPI_Transmit+0x194>
 80054e4:	8b7b      	ldrh	r3, [r7, #26]
 80054e6:	2b01      	cmp	r3, #1
 80054e8:	d147      	bne.n	800557a <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80054ea:	68fb      	ldr	r3, [r7, #12]
 80054ec:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80054ee:	68fb      	ldr	r3, [r7, #12]
 80054f0:	681b      	ldr	r3, [r3, #0]
 80054f2:	330c      	adds	r3, #12
 80054f4:	7812      	ldrb	r2, [r2, #0]
 80054f6:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80054f8:	68fb      	ldr	r3, [r7, #12]
 80054fa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80054fc:	1c5a      	adds	r2, r3, #1
 80054fe:	68fb      	ldr	r3, [r7, #12]
 8005500:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8005502:	68fb      	ldr	r3, [r7, #12]
 8005504:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005506:	b29b      	uxth	r3, r3
 8005508:	3b01      	subs	r3, #1
 800550a:	b29a      	uxth	r2, r3
 800550c:	68fb      	ldr	r3, [r7, #12]
 800550e:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8005510:	e033      	b.n	800557a <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005512:	68fb      	ldr	r3, [r7, #12]
 8005514:	681b      	ldr	r3, [r3, #0]
 8005516:	689b      	ldr	r3, [r3, #8]
 8005518:	f003 0302 	and.w	r3, r3, #2
 800551c:	2b02      	cmp	r3, #2
 800551e:	d113      	bne.n	8005548 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8005520:	68fb      	ldr	r3, [r7, #12]
 8005522:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005524:	68fb      	ldr	r3, [r7, #12]
 8005526:	681b      	ldr	r3, [r3, #0]
 8005528:	330c      	adds	r3, #12
 800552a:	7812      	ldrb	r2, [r2, #0]
 800552c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800552e:	68fb      	ldr	r3, [r7, #12]
 8005530:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005532:	1c5a      	adds	r2, r3, #1
 8005534:	68fb      	ldr	r3, [r7, #12]
 8005536:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8005538:	68fb      	ldr	r3, [r7, #12]
 800553a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800553c:	b29b      	uxth	r3, r3
 800553e:	3b01      	subs	r3, #1
 8005540:	b29a      	uxth	r2, r3
 8005542:	68fb      	ldr	r3, [r7, #12]
 8005544:	86da      	strh	r2, [r3, #54]	@ 0x36
 8005546:	e018      	b.n	800557a <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005548:	f7fd f900 	bl	800274c <HAL_GetTick>
 800554c:	4602      	mov	r2, r0
 800554e:	69fb      	ldr	r3, [r7, #28]
 8005550:	1ad3      	subs	r3, r2, r3
 8005552:	683a      	ldr	r2, [r7, #0]
 8005554:	429a      	cmp	r2, r3
 8005556:	d803      	bhi.n	8005560 <HAL_SPI_Transmit+0x20a>
 8005558:	683b      	ldr	r3, [r7, #0]
 800555a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800555e:	d102      	bne.n	8005566 <HAL_SPI_Transmit+0x210>
 8005560:	683b      	ldr	r3, [r7, #0]
 8005562:	2b00      	cmp	r3, #0
 8005564:	d109      	bne.n	800557a <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8005566:	68fb      	ldr	r3, [r7, #12]
 8005568:	2201      	movs	r2, #1
 800556a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 800556e:	68fb      	ldr	r3, [r7, #12]
 8005570:	2200      	movs	r2, #0
 8005572:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8005576:	2303      	movs	r3, #3
 8005578:	e02d      	b.n	80055d6 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 800557a:	68fb      	ldr	r3, [r7, #12]
 800557c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800557e:	b29b      	uxth	r3, r3
 8005580:	2b00      	cmp	r3, #0
 8005582:	d1c6      	bne.n	8005512 <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005584:	69fa      	ldr	r2, [r7, #28]
 8005586:	6839      	ldr	r1, [r7, #0]
 8005588:	68f8      	ldr	r0, [r7, #12]
 800558a:	f000 f8bf 	bl	800570c <SPI_EndRxTxTransaction>
 800558e:	4603      	mov	r3, r0
 8005590:	2b00      	cmp	r3, #0
 8005592:	d002      	beq.n	800559a <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005594:	68fb      	ldr	r3, [r7, #12]
 8005596:	2220      	movs	r2, #32
 8005598:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800559a:	68fb      	ldr	r3, [r7, #12]
 800559c:	689b      	ldr	r3, [r3, #8]
 800559e:	2b00      	cmp	r3, #0
 80055a0:	d10a      	bne.n	80055b8 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80055a2:	2300      	movs	r3, #0
 80055a4:	617b      	str	r3, [r7, #20]
 80055a6:	68fb      	ldr	r3, [r7, #12]
 80055a8:	681b      	ldr	r3, [r3, #0]
 80055aa:	68db      	ldr	r3, [r3, #12]
 80055ac:	617b      	str	r3, [r7, #20]
 80055ae:	68fb      	ldr	r3, [r7, #12]
 80055b0:	681b      	ldr	r3, [r3, #0]
 80055b2:	689b      	ldr	r3, [r3, #8]
 80055b4:	617b      	str	r3, [r7, #20]
 80055b6:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 80055b8:	68fb      	ldr	r3, [r7, #12]
 80055ba:	2201      	movs	r2, #1
 80055bc:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80055c0:	68fb      	ldr	r3, [r7, #12]
 80055c2:	2200      	movs	r2, #0
 80055c4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80055c8:	68fb      	ldr	r3, [r7, #12]
 80055ca:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80055cc:	2b00      	cmp	r3, #0
 80055ce:	d001      	beq.n	80055d4 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 80055d0:	2301      	movs	r3, #1
 80055d2:	e000      	b.n	80055d6 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 80055d4:	2300      	movs	r3, #0
  }
}
 80055d6:	4618      	mov	r0, r3
 80055d8:	3720      	adds	r7, #32
 80055da:	46bd      	mov	sp, r7
 80055dc:	bd80      	pop	{r7, pc}

080055de <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(const SPI_HandleTypeDef *hspi)
{
 80055de:	b480      	push	{r7}
 80055e0:	b083      	sub	sp, #12
 80055e2:	af00      	add	r7, sp, #0
 80055e4:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80055ec:	b2db      	uxtb	r3, r3
}
 80055ee:	4618      	mov	r0, r3
 80055f0:	370c      	adds	r7, #12
 80055f2:	46bd      	mov	sp, r7
 80055f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055f8:	4770      	bx	lr
	...

080055fc <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80055fc:	b580      	push	{r7, lr}
 80055fe:	b088      	sub	sp, #32
 8005600:	af00      	add	r7, sp, #0
 8005602:	60f8      	str	r0, [r7, #12]
 8005604:	60b9      	str	r1, [r7, #8]
 8005606:	603b      	str	r3, [r7, #0]
 8005608:	4613      	mov	r3, r2
 800560a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800560c:	f7fd f89e 	bl	800274c <HAL_GetTick>
 8005610:	4602      	mov	r2, r0
 8005612:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005614:	1a9b      	subs	r3, r3, r2
 8005616:	683a      	ldr	r2, [r7, #0]
 8005618:	4413      	add	r3, r2
 800561a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800561c:	f7fd f896 	bl	800274c <HAL_GetTick>
 8005620:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8005622:	4b39      	ldr	r3, [pc, #228]	@ (8005708 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8005624:	681b      	ldr	r3, [r3, #0]
 8005626:	015b      	lsls	r3, r3, #5
 8005628:	0d1b      	lsrs	r3, r3, #20
 800562a:	69fa      	ldr	r2, [r7, #28]
 800562c:	fb02 f303 	mul.w	r3, r2, r3
 8005630:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005632:	e054      	b.n	80056de <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8005634:	683b      	ldr	r3, [r7, #0]
 8005636:	f1b3 3fff 	cmp.w	r3, #4294967295
 800563a:	d050      	beq.n	80056de <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800563c:	f7fd f886 	bl	800274c <HAL_GetTick>
 8005640:	4602      	mov	r2, r0
 8005642:	69bb      	ldr	r3, [r7, #24]
 8005644:	1ad3      	subs	r3, r2, r3
 8005646:	69fa      	ldr	r2, [r7, #28]
 8005648:	429a      	cmp	r2, r3
 800564a:	d902      	bls.n	8005652 <SPI_WaitFlagStateUntilTimeout+0x56>
 800564c:	69fb      	ldr	r3, [r7, #28]
 800564e:	2b00      	cmp	r3, #0
 8005650:	d13d      	bne.n	80056ce <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005652:	68fb      	ldr	r3, [r7, #12]
 8005654:	681b      	ldr	r3, [r3, #0]
 8005656:	685a      	ldr	r2, [r3, #4]
 8005658:	68fb      	ldr	r3, [r7, #12]
 800565a:	681b      	ldr	r3, [r3, #0]
 800565c:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8005660:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005662:	68fb      	ldr	r3, [r7, #12]
 8005664:	685b      	ldr	r3, [r3, #4]
 8005666:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800566a:	d111      	bne.n	8005690 <SPI_WaitFlagStateUntilTimeout+0x94>
 800566c:	68fb      	ldr	r3, [r7, #12]
 800566e:	689b      	ldr	r3, [r3, #8]
 8005670:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005674:	d004      	beq.n	8005680 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005676:	68fb      	ldr	r3, [r7, #12]
 8005678:	689b      	ldr	r3, [r3, #8]
 800567a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800567e:	d107      	bne.n	8005690 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005680:	68fb      	ldr	r3, [r7, #12]
 8005682:	681b      	ldr	r3, [r3, #0]
 8005684:	681a      	ldr	r2, [r3, #0]
 8005686:	68fb      	ldr	r3, [r7, #12]
 8005688:	681b      	ldr	r3, [r3, #0]
 800568a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800568e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005690:	68fb      	ldr	r3, [r7, #12]
 8005692:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005694:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005698:	d10f      	bne.n	80056ba <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800569a:	68fb      	ldr	r3, [r7, #12]
 800569c:	681b      	ldr	r3, [r3, #0]
 800569e:	681a      	ldr	r2, [r3, #0]
 80056a0:	68fb      	ldr	r3, [r7, #12]
 80056a2:	681b      	ldr	r3, [r3, #0]
 80056a4:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80056a8:	601a      	str	r2, [r3, #0]
 80056aa:	68fb      	ldr	r3, [r7, #12]
 80056ac:	681b      	ldr	r3, [r3, #0]
 80056ae:	681a      	ldr	r2, [r3, #0]
 80056b0:	68fb      	ldr	r3, [r7, #12]
 80056b2:	681b      	ldr	r3, [r3, #0]
 80056b4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80056b8:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80056ba:	68fb      	ldr	r3, [r7, #12]
 80056bc:	2201      	movs	r2, #1
 80056be:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80056c2:	68fb      	ldr	r3, [r7, #12]
 80056c4:	2200      	movs	r2, #0
 80056c6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 80056ca:	2303      	movs	r3, #3
 80056cc:	e017      	b.n	80056fe <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80056ce:	697b      	ldr	r3, [r7, #20]
 80056d0:	2b00      	cmp	r3, #0
 80056d2:	d101      	bne.n	80056d8 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80056d4:	2300      	movs	r3, #0
 80056d6:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80056d8:	697b      	ldr	r3, [r7, #20]
 80056da:	3b01      	subs	r3, #1
 80056dc:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80056de:	68fb      	ldr	r3, [r7, #12]
 80056e0:	681b      	ldr	r3, [r3, #0]
 80056e2:	689a      	ldr	r2, [r3, #8]
 80056e4:	68bb      	ldr	r3, [r7, #8]
 80056e6:	4013      	ands	r3, r2
 80056e8:	68ba      	ldr	r2, [r7, #8]
 80056ea:	429a      	cmp	r2, r3
 80056ec:	bf0c      	ite	eq
 80056ee:	2301      	moveq	r3, #1
 80056f0:	2300      	movne	r3, #0
 80056f2:	b2db      	uxtb	r3, r3
 80056f4:	461a      	mov	r2, r3
 80056f6:	79fb      	ldrb	r3, [r7, #7]
 80056f8:	429a      	cmp	r2, r3
 80056fa:	d19b      	bne.n	8005634 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80056fc:	2300      	movs	r3, #0
}
 80056fe:	4618      	mov	r0, r3
 8005700:	3720      	adds	r7, #32
 8005702:	46bd      	mov	sp, r7
 8005704:	bd80      	pop	{r7, pc}
 8005706:	bf00      	nop
 8005708:	2000001c 	.word	0x2000001c

0800570c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800570c:	b580      	push	{r7, lr}
 800570e:	b088      	sub	sp, #32
 8005710:	af02      	add	r7, sp, #8
 8005712:	60f8      	str	r0, [r7, #12]
 8005714:	60b9      	str	r1, [r7, #8]
 8005716:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	9300      	str	r3, [sp, #0]
 800571c:	68bb      	ldr	r3, [r7, #8]
 800571e:	2201      	movs	r2, #1
 8005720:	2102      	movs	r1, #2
 8005722:	68f8      	ldr	r0, [r7, #12]
 8005724:	f7ff ff6a 	bl	80055fc <SPI_WaitFlagStateUntilTimeout>
 8005728:	4603      	mov	r3, r0
 800572a:	2b00      	cmp	r3, #0
 800572c:	d007      	beq.n	800573e <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800572e:	68fb      	ldr	r3, [r7, #12]
 8005730:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005732:	f043 0220 	orr.w	r2, r3, #32
 8005736:	68fb      	ldr	r3, [r7, #12]
 8005738:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 800573a:	2303      	movs	r3, #3
 800573c:	e032      	b.n	80057a4 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800573e:	4b1b      	ldr	r3, [pc, #108]	@ (80057ac <SPI_EndRxTxTransaction+0xa0>)
 8005740:	681b      	ldr	r3, [r3, #0]
 8005742:	4a1b      	ldr	r2, [pc, #108]	@ (80057b0 <SPI_EndRxTxTransaction+0xa4>)
 8005744:	fba2 2303 	umull	r2, r3, r2, r3
 8005748:	0d5b      	lsrs	r3, r3, #21
 800574a:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800574e:	fb02 f303 	mul.w	r3, r2, r3
 8005752:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005754:	68fb      	ldr	r3, [r7, #12]
 8005756:	685b      	ldr	r3, [r3, #4]
 8005758:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800575c:	d112      	bne.n	8005784 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	9300      	str	r3, [sp, #0]
 8005762:	68bb      	ldr	r3, [r7, #8]
 8005764:	2200      	movs	r2, #0
 8005766:	2180      	movs	r1, #128	@ 0x80
 8005768:	68f8      	ldr	r0, [r7, #12]
 800576a:	f7ff ff47 	bl	80055fc <SPI_WaitFlagStateUntilTimeout>
 800576e:	4603      	mov	r3, r0
 8005770:	2b00      	cmp	r3, #0
 8005772:	d016      	beq.n	80057a2 <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005774:	68fb      	ldr	r3, [r7, #12]
 8005776:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005778:	f043 0220 	orr.w	r2, r3, #32
 800577c:	68fb      	ldr	r3, [r7, #12]
 800577e:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8005780:	2303      	movs	r3, #3
 8005782:	e00f      	b.n	80057a4 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8005784:	697b      	ldr	r3, [r7, #20]
 8005786:	2b00      	cmp	r3, #0
 8005788:	d00a      	beq.n	80057a0 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 800578a:	697b      	ldr	r3, [r7, #20]
 800578c:	3b01      	subs	r3, #1
 800578e:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8005790:	68fb      	ldr	r3, [r7, #12]
 8005792:	681b      	ldr	r3, [r3, #0]
 8005794:	689b      	ldr	r3, [r3, #8]
 8005796:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800579a:	2b80      	cmp	r3, #128	@ 0x80
 800579c:	d0f2      	beq.n	8005784 <SPI_EndRxTxTransaction+0x78>
 800579e:	e000      	b.n	80057a2 <SPI_EndRxTxTransaction+0x96>
        break;
 80057a0:	bf00      	nop
  }

  return HAL_OK;
 80057a2:	2300      	movs	r3, #0
}
 80057a4:	4618      	mov	r0, r3
 80057a6:	3718      	adds	r7, #24
 80057a8:	46bd      	mov	sp, r7
 80057aa:	bd80      	pop	{r7, pc}
 80057ac:	2000001c 	.word	0x2000001c
 80057b0:	165e9f81 	.word	0x165e9f81

080057b4 <memset>:
 80057b4:	4402      	add	r2, r0
 80057b6:	4603      	mov	r3, r0
 80057b8:	4293      	cmp	r3, r2
 80057ba:	d100      	bne.n	80057be <memset+0xa>
 80057bc:	4770      	bx	lr
 80057be:	f803 1b01 	strb.w	r1, [r3], #1
 80057c2:	e7f9      	b.n	80057b8 <memset+0x4>

080057c4 <__libc_init_array>:
 80057c4:	b570      	push	{r4, r5, r6, lr}
 80057c6:	4d0d      	ldr	r5, [pc, #52]	@ (80057fc <__libc_init_array+0x38>)
 80057c8:	4c0d      	ldr	r4, [pc, #52]	@ (8005800 <__libc_init_array+0x3c>)
 80057ca:	1b64      	subs	r4, r4, r5
 80057cc:	10a4      	asrs	r4, r4, #2
 80057ce:	2600      	movs	r6, #0
 80057d0:	42a6      	cmp	r6, r4
 80057d2:	d109      	bne.n	80057e8 <__libc_init_array+0x24>
 80057d4:	4d0b      	ldr	r5, [pc, #44]	@ (8005804 <__libc_init_array+0x40>)
 80057d6:	4c0c      	ldr	r4, [pc, #48]	@ (8005808 <__libc_init_array+0x44>)
 80057d8:	f000 f818 	bl	800580c <_init>
 80057dc:	1b64      	subs	r4, r4, r5
 80057de:	10a4      	asrs	r4, r4, #2
 80057e0:	2600      	movs	r6, #0
 80057e2:	42a6      	cmp	r6, r4
 80057e4:	d105      	bne.n	80057f2 <__libc_init_array+0x2e>
 80057e6:	bd70      	pop	{r4, r5, r6, pc}
 80057e8:	f855 3b04 	ldr.w	r3, [r5], #4
 80057ec:	4798      	blx	r3
 80057ee:	3601      	adds	r6, #1
 80057f0:	e7ee      	b.n	80057d0 <__libc_init_array+0xc>
 80057f2:	f855 3b04 	ldr.w	r3, [r5], #4
 80057f6:	4798      	blx	r3
 80057f8:	3601      	adds	r6, #1
 80057fa:	e7f2      	b.n	80057e2 <__libc_init_array+0x1e>
 80057fc:	08007314 	.word	0x08007314
 8005800:	08007314 	.word	0x08007314
 8005804:	08007314 	.word	0x08007314
 8005808:	08007318 	.word	0x08007318

0800580c <_init>:
 800580c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800580e:	bf00      	nop
 8005810:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005812:	bc08      	pop	{r3}
 8005814:	469e      	mov	lr, r3
 8005816:	4770      	bx	lr

08005818 <_fini>:
 8005818:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800581a:	bf00      	nop
 800581c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800581e:	bc08      	pop	{r3}
 8005820:	469e      	mov	lr, r3
 8005822:	4770      	bx	lr
