Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o C:/Users/Anformatic Golestan/Documents/Computer Architecture Lab/07/Lab7/ROM_TB_isim_beh.exe -prj C:/Users/Anformatic Golestan/Documents/Computer Architecture Lab/07/Lab7/ROM_TB_beh.prj work.ROM_TB 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 12
Turning on mult-threading, number of parallel sub-compilation jobs: 24 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/Anformatic Golestan/Documents/Computer Architecture Lab/07/Lab7/ROM.vhd" into library work
Parsing VHDL file "C:/Users/Anformatic Golestan/Documents/Computer Architecture Lab/07/Lab7/ROM_TB.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling architecture arch of entity ROM [rom_default]
Compiling architecture behavior of entity rom_tb
Time Resolution for simulation is 1ps.
Compiled 5 VHDL Units
Built simulation executable C:/Users/Anformatic Golestan/Documents/Computer Architecture Lab/07/Lab7/ROM_TB_isim_beh.exe
Fuse Memory Usage: 29632 KB
Fuse CPU Usage: 312 ms
