#ifndef __VIVADO_SYNTH__
#include <fstream>
using namespace std;

  // Debug utility
  ofstream* global_debug_handle;

#endif //__VIVADO_SYNTH__
// compute file: three_channel_32_opt_compute_units.h
#include "three_channel_32_opt_compute_units.h"

#include "hw_classes.h"

struct average_average_update_0_write0_to_three_channel_32_rd0_cache {
	// RAM Box: {[0, 1888], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct average_average_update_0_write1_to_three_channel_32_rd1_cache {
	// RAM Box: {[1, 1889], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct average_average_update_0_write10_to_three_channel_32_rd10_cache {
	// RAM Box: {[10, 1898], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct average_average_update_0_write11_to_three_channel_32_rd11_cache {
	// RAM Box: {[11, 1899], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct average_average_update_0_write12_to_three_channel_32_rd12_cache {
	// RAM Box: {[12, 1900], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct average_average_update_0_write13_to_three_channel_32_rd13_cache {
	// RAM Box: {[13, 1901], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct average_average_update_0_write14_to_three_channel_32_rd14_cache {
	// RAM Box: {[14, 1902], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct average_average_update_0_write15_to_three_channel_32_rd15_cache {
	// RAM Box: {[15, 1903], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct average_average_update_0_write16_to_three_channel_32_rd16_cache {
	// RAM Box: {[16, 1904], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct average_average_update_0_write17_to_three_channel_32_rd17_cache {
	// RAM Box: {[17, 1905], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct average_average_update_0_write18_to_three_channel_32_rd18_cache {
	// RAM Box: {[18, 1906], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct average_average_update_0_write19_to_three_channel_32_rd19_cache {
	// RAM Box: {[19, 1907], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct average_average_update_0_write2_to_three_channel_32_rd2_cache {
	// RAM Box: {[2, 1890], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct average_average_update_0_write20_to_three_channel_32_rd20_cache {
	// RAM Box: {[20, 1908], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct average_average_update_0_write21_to_three_channel_32_rd21_cache {
	// RAM Box: {[21, 1909], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct average_average_update_0_write22_to_three_channel_32_rd22_cache {
	// RAM Box: {[22, 1910], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct average_average_update_0_write23_to_three_channel_32_rd23_cache {
	// RAM Box: {[23, 1911], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct average_average_update_0_write24_to_three_channel_32_rd24_cache {
	// RAM Box: {[24, 1912], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct average_average_update_0_write25_to_three_channel_32_rd25_cache {
	// RAM Box: {[25, 1913], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct average_average_update_0_write26_to_three_channel_32_rd26_cache {
	// RAM Box: {[26, 1914], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct average_average_update_0_write27_to_three_channel_32_rd27_cache {
	// RAM Box: {[27, 1915], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct average_average_update_0_write28_to_three_channel_32_rd28_cache {
	// RAM Box: {[28, 1916], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct average_average_update_0_write29_to_three_channel_32_rd29_cache {
	// RAM Box: {[29, 1917], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct average_average_update_0_write3_to_three_channel_32_rd3_cache {
	// RAM Box: {[3, 1891], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct average_average_update_0_write30_to_three_channel_32_rd30_cache {
	// RAM Box: {[30, 1918], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct average_average_update_0_write31_to_three_channel_32_rd31_cache {
	// RAM Box: {[31, 1919], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct average_average_update_0_write4_to_three_channel_32_rd4_cache {
	// RAM Box: {[4, 1892], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct average_average_update_0_write5_to_three_channel_32_rd5_cache {
	// RAM Box: {[5, 1893], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct average_average_update_0_write6_to_three_channel_32_rd6_cache {
	// RAM Box: {[6, 1894], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct average_average_update_0_write7_to_three_channel_32_rd7_cache {
	// RAM Box: {[7, 1895], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct average_average_update_0_write8_to_three_channel_32_rd8_cache {
	// RAM Box: {[8, 1896], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct average_average_update_0_write9_to_three_channel_32_rd9_cache {
	// RAM Box: {[9, 1897], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct average_cache {
  average_average_update_0_write0_to_three_channel_32_rd0_cache average_average_update_0_write0_to_three_channel_32_rd0;
  average_average_update_0_write1_to_three_channel_32_rd1_cache average_average_update_0_write1_to_three_channel_32_rd1;
  average_average_update_0_write10_to_three_channel_32_rd10_cache average_average_update_0_write10_to_three_channel_32_rd10;
  average_average_update_0_write11_to_three_channel_32_rd11_cache average_average_update_0_write11_to_three_channel_32_rd11;
  average_average_update_0_write12_to_three_channel_32_rd12_cache average_average_update_0_write12_to_three_channel_32_rd12;
  average_average_update_0_write13_to_three_channel_32_rd13_cache average_average_update_0_write13_to_three_channel_32_rd13;
  average_average_update_0_write14_to_three_channel_32_rd14_cache average_average_update_0_write14_to_three_channel_32_rd14;
  average_average_update_0_write15_to_three_channel_32_rd15_cache average_average_update_0_write15_to_three_channel_32_rd15;
  average_average_update_0_write16_to_three_channel_32_rd16_cache average_average_update_0_write16_to_three_channel_32_rd16;
  average_average_update_0_write17_to_three_channel_32_rd17_cache average_average_update_0_write17_to_three_channel_32_rd17;
  average_average_update_0_write18_to_three_channel_32_rd18_cache average_average_update_0_write18_to_three_channel_32_rd18;
  average_average_update_0_write19_to_three_channel_32_rd19_cache average_average_update_0_write19_to_three_channel_32_rd19;
  average_average_update_0_write2_to_three_channel_32_rd2_cache average_average_update_0_write2_to_three_channel_32_rd2;
  average_average_update_0_write20_to_three_channel_32_rd20_cache average_average_update_0_write20_to_three_channel_32_rd20;
  average_average_update_0_write21_to_three_channel_32_rd21_cache average_average_update_0_write21_to_three_channel_32_rd21;
  average_average_update_0_write22_to_three_channel_32_rd22_cache average_average_update_0_write22_to_three_channel_32_rd22;
  average_average_update_0_write23_to_three_channel_32_rd23_cache average_average_update_0_write23_to_three_channel_32_rd23;
  average_average_update_0_write24_to_three_channel_32_rd24_cache average_average_update_0_write24_to_three_channel_32_rd24;
  average_average_update_0_write25_to_three_channel_32_rd25_cache average_average_update_0_write25_to_three_channel_32_rd25;
  average_average_update_0_write26_to_three_channel_32_rd26_cache average_average_update_0_write26_to_three_channel_32_rd26;
  average_average_update_0_write27_to_three_channel_32_rd27_cache average_average_update_0_write27_to_three_channel_32_rd27;
  average_average_update_0_write28_to_three_channel_32_rd28_cache average_average_update_0_write28_to_three_channel_32_rd28;
  average_average_update_0_write29_to_three_channel_32_rd29_cache average_average_update_0_write29_to_three_channel_32_rd29;
  average_average_update_0_write3_to_three_channel_32_rd3_cache average_average_update_0_write3_to_three_channel_32_rd3;
  average_average_update_0_write30_to_three_channel_32_rd30_cache average_average_update_0_write30_to_three_channel_32_rd30;
  average_average_update_0_write31_to_three_channel_32_rd31_cache average_average_update_0_write31_to_three_channel_32_rd31;
  average_average_update_0_write4_to_three_channel_32_rd4_cache average_average_update_0_write4_to_three_channel_32_rd4;
  average_average_update_0_write5_to_three_channel_32_rd5_cache average_average_update_0_write5_to_three_channel_32_rd5;
  average_average_update_0_write6_to_three_channel_32_rd6_cache average_average_update_0_write6_to_three_channel_32_rd6;
  average_average_update_0_write7_to_three_channel_32_rd7_cache average_average_update_0_write7_to_three_channel_32_rd7;
  average_average_update_0_write8_to_three_channel_32_rd8_cache average_average_update_0_write8_to_three_channel_32_rd8;
  average_average_update_0_write9_to_three_channel_32_rd9_cache average_average_update_0_write9_to_three_channel_32_rd9;
};



inline void average_average_update_0_write0_write(hw_uint<16>& average_average_update_0_write0, average_cache& average, int d0, int d1, int dynamic_address) {
  average.average_average_update_0_write0_to_three_channel_32_rd0.push(average_average_update_0_write0);
}

inline void average_average_update_0_write1_write(hw_uint<16>& average_average_update_0_write1, average_cache& average, int d0, int d1, int dynamic_address) {
  average.average_average_update_0_write1_to_three_channel_32_rd1.push(average_average_update_0_write1);
}

inline void average_average_update_0_write10_write(hw_uint<16>& average_average_update_0_write10, average_cache& average, int d0, int d1, int dynamic_address) {
  average.average_average_update_0_write10_to_three_channel_32_rd10.push(average_average_update_0_write10);
}

inline void average_average_update_0_write11_write(hw_uint<16>& average_average_update_0_write11, average_cache& average, int d0, int d1, int dynamic_address) {
  average.average_average_update_0_write11_to_three_channel_32_rd11.push(average_average_update_0_write11);
}

inline void average_average_update_0_write12_write(hw_uint<16>& average_average_update_0_write12, average_cache& average, int d0, int d1, int dynamic_address) {
  average.average_average_update_0_write12_to_three_channel_32_rd12.push(average_average_update_0_write12);
}

inline void average_average_update_0_write13_write(hw_uint<16>& average_average_update_0_write13, average_cache& average, int d0, int d1, int dynamic_address) {
  average.average_average_update_0_write13_to_three_channel_32_rd13.push(average_average_update_0_write13);
}

inline void average_average_update_0_write14_write(hw_uint<16>& average_average_update_0_write14, average_cache& average, int d0, int d1, int dynamic_address) {
  average.average_average_update_0_write14_to_three_channel_32_rd14.push(average_average_update_0_write14);
}

inline void average_average_update_0_write15_write(hw_uint<16>& average_average_update_0_write15, average_cache& average, int d0, int d1, int dynamic_address) {
  average.average_average_update_0_write15_to_three_channel_32_rd15.push(average_average_update_0_write15);
}

inline void average_average_update_0_write16_write(hw_uint<16>& average_average_update_0_write16, average_cache& average, int d0, int d1, int dynamic_address) {
  average.average_average_update_0_write16_to_three_channel_32_rd16.push(average_average_update_0_write16);
}

inline void average_average_update_0_write17_write(hw_uint<16>& average_average_update_0_write17, average_cache& average, int d0, int d1, int dynamic_address) {
  average.average_average_update_0_write17_to_three_channel_32_rd17.push(average_average_update_0_write17);
}

inline void average_average_update_0_write18_write(hw_uint<16>& average_average_update_0_write18, average_cache& average, int d0, int d1, int dynamic_address) {
  average.average_average_update_0_write18_to_three_channel_32_rd18.push(average_average_update_0_write18);
}

inline void average_average_update_0_write19_write(hw_uint<16>& average_average_update_0_write19, average_cache& average, int d0, int d1, int dynamic_address) {
  average.average_average_update_0_write19_to_three_channel_32_rd19.push(average_average_update_0_write19);
}

inline void average_average_update_0_write2_write(hw_uint<16>& average_average_update_0_write2, average_cache& average, int d0, int d1, int dynamic_address) {
  average.average_average_update_0_write2_to_three_channel_32_rd2.push(average_average_update_0_write2);
}

inline void average_average_update_0_write20_write(hw_uint<16>& average_average_update_0_write20, average_cache& average, int d0, int d1, int dynamic_address) {
  average.average_average_update_0_write20_to_three_channel_32_rd20.push(average_average_update_0_write20);
}

inline void average_average_update_0_write21_write(hw_uint<16>& average_average_update_0_write21, average_cache& average, int d0, int d1, int dynamic_address) {
  average.average_average_update_0_write21_to_three_channel_32_rd21.push(average_average_update_0_write21);
}

inline void average_average_update_0_write22_write(hw_uint<16>& average_average_update_0_write22, average_cache& average, int d0, int d1, int dynamic_address) {
  average.average_average_update_0_write22_to_three_channel_32_rd22.push(average_average_update_0_write22);
}

inline void average_average_update_0_write23_write(hw_uint<16>& average_average_update_0_write23, average_cache& average, int d0, int d1, int dynamic_address) {
  average.average_average_update_0_write23_to_three_channel_32_rd23.push(average_average_update_0_write23);
}

inline void average_average_update_0_write24_write(hw_uint<16>& average_average_update_0_write24, average_cache& average, int d0, int d1, int dynamic_address) {
  average.average_average_update_0_write24_to_three_channel_32_rd24.push(average_average_update_0_write24);
}

inline void average_average_update_0_write25_write(hw_uint<16>& average_average_update_0_write25, average_cache& average, int d0, int d1, int dynamic_address) {
  average.average_average_update_0_write25_to_three_channel_32_rd25.push(average_average_update_0_write25);
}

inline void average_average_update_0_write26_write(hw_uint<16>& average_average_update_0_write26, average_cache& average, int d0, int d1, int dynamic_address) {
  average.average_average_update_0_write26_to_three_channel_32_rd26.push(average_average_update_0_write26);
}

inline void average_average_update_0_write27_write(hw_uint<16>& average_average_update_0_write27, average_cache& average, int d0, int d1, int dynamic_address) {
  average.average_average_update_0_write27_to_three_channel_32_rd27.push(average_average_update_0_write27);
}

inline void average_average_update_0_write28_write(hw_uint<16>& average_average_update_0_write28, average_cache& average, int d0, int d1, int dynamic_address) {
  average.average_average_update_0_write28_to_three_channel_32_rd28.push(average_average_update_0_write28);
}

inline void average_average_update_0_write29_write(hw_uint<16>& average_average_update_0_write29, average_cache& average, int d0, int d1, int dynamic_address) {
  average.average_average_update_0_write29_to_three_channel_32_rd29.push(average_average_update_0_write29);
}

inline void average_average_update_0_write3_write(hw_uint<16>& average_average_update_0_write3, average_cache& average, int d0, int d1, int dynamic_address) {
  average.average_average_update_0_write3_to_three_channel_32_rd3.push(average_average_update_0_write3);
}

inline void average_average_update_0_write30_write(hw_uint<16>& average_average_update_0_write30, average_cache& average, int d0, int d1, int dynamic_address) {
  average.average_average_update_0_write30_to_three_channel_32_rd30.push(average_average_update_0_write30);
}

inline void average_average_update_0_write31_write(hw_uint<16>& average_average_update_0_write31, average_cache& average, int d0, int d1, int dynamic_address) {
  average.average_average_update_0_write31_to_three_channel_32_rd31.push(average_average_update_0_write31);
}

inline void average_average_update_0_write4_write(hw_uint<16>& average_average_update_0_write4, average_cache& average, int d0, int d1, int dynamic_address) {
  average.average_average_update_0_write4_to_three_channel_32_rd4.push(average_average_update_0_write4);
}

inline void average_average_update_0_write5_write(hw_uint<16>& average_average_update_0_write5, average_cache& average, int d0, int d1, int dynamic_address) {
  average.average_average_update_0_write5_to_three_channel_32_rd5.push(average_average_update_0_write5);
}

inline void average_average_update_0_write6_write(hw_uint<16>& average_average_update_0_write6, average_cache& average, int d0, int d1, int dynamic_address) {
  average.average_average_update_0_write6_to_three_channel_32_rd6.push(average_average_update_0_write6);
}

inline void average_average_update_0_write7_write(hw_uint<16>& average_average_update_0_write7, average_cache& average, int d0, int d1, int dynamic_address) {
  average.average_average_update_0_write7_to_three_channel_32_rd7.push(average_average_update_0_write7);
}

inline void average_average_update_0_write8_write(hw_uint<16>& average_average_update_0_write8, average_cache& average, int d0, int d1, int dynamic_address) {
  average.average_average_update_0_write8_to_three_channel_32_rd8.push(average_average_update_0_write8);
}

inline void average_average_update_0_write9_write(hw_uint<16>& average_average_update_0_write9, average_cache& average, int d0, int d1, int dynamic_address) {
  average.average_average_update_0_write9_to_three_channel_32_rd9.push(average_average_update_0_write9);
}

inline hw_uint<16> three_channel_32_rd0_select(average_cache& average, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // three_channel_32_rd0 read pattern: { three_channel_32_update_0[d0, d1] -> average[32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { three_channel_32_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_average_average_update_0_write0 = average.average_average_update_0_write0_to_three_channel_32_rd0.peek(/* one reader or all rams */ 0);
  return value_average_average_update_0_write0;
  return 0;
}

inline hw_uint<16> three_channel_32_rd1_select(average_cache& average, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // three_channel_32_rd1 read pattern: { three_channel_32_update_0[d0, d1] -> average[1 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { three_channel_32_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_average_average_update_0_write1 = average.average_average_update_0_write1_to_three_channel_32_rd1.peek(/* one reader or all rams */ 0);
  return value_average_average_update_0_write1;
  return 0;
}

inline hw_uint<16> three_channel_32_rd10_select(average_cache& average, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // three_channel_32_rd10 read pattern: { three_channel_32_update_0[d0, d1] -> average[10 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { three_channel_32_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_average_average_update_0_write10 = average.average_average_update_0_write10_to_three_channel_32_rd10.peek(/* one reader or all rams */ 0);
  return value_average_average_update_0_write10;
  return 0;
}

inline hw_uint<16> three_channel_32_rd11_select(average_cache& average, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // three_channel_32_rd11 read pattern: { three_channel_32_update_0[d0, d1] -> average[11 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { three_channel_32_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_average_average_update_0_write11 = average.average_average_update_0_write11_to_three_channel_32_rd11.peek(/* one reader or all rams */ 0);
  return value_average_average_update_0_write11;
  return 0;
}

inline hw_uint<16> three_channel_32_rd12_select(average_cache& average, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // three_channel_32_rd12 read pattern: { three_channel_32_update_0[d0, d1] -> average[12 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { three_channel_32_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_average_average_update_0_write12 = average.average_average_update_0_write12_to_three_channel_32_rd12.peek(/* one reader or all rams */ 0);
  return value_average_average_update_0_write12;
  return 0;
}

inline hw_uint<16> three_channel_32_rd13_select(average_cache& average, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // three_channel_32_rd13 read pattern: { three_channel_32_update_0[d0, d1] -> average[13 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { three_channel_32_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_average_average_update_0_write13 = average.average_average_update_0_write13_to_three_channel_32_rd13.peek(/* one reader or all rams */ 0);
  return value_average_average_update_0_write13;
  return 0;
}

inline hw_uint<16> three_channel_32_rd14_select(average_cache& average, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // three_channel_32_rd14 read pattern: { three_channel_32_update_0[d0, d1] -> average[14 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { three_channel_32_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_average_average_update_0_write14 = average.average_average_update_0_write14_to_three_channel_32_rd14.peek(/* one reader or all rams */ 0);
  return value_average_average_update_0_write14;
  return 0;
}

inline hw_uint<16> three_channel_32_rd15_select(average_cache& average, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // three_channel_32_rd15 read pattern: { three_channel_32_update_0[d0, d1] -> average[15 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { three_channel_32_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_average_average_update_0_write15 = average.average_average_update_0_write15_to_three_channel_32_rd15.peek(/* one reader or all rams */ 0);
  return value_average_average_update_0_write15;
  return 0;
}

inline hw_uint<16> three_channel_32_rd16_select(average_cache& average, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // three_channel_32_rd16 read pattern: { three_channel_32_update_0[d0, d1] -> average[16 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { three_channel_32_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_average_average_update_0_write16 = average.average_average_update_0_write16_to_three_channel_32_rd16.peek(/* one reader or all rams */ 0);
  return value_average_average_update_0_write16;
  return 0;
}

inline hw_uint<16> three_channel_32_rd17_select(average_cache& average, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // three_channel_32_rd17 read pattern: { three_channel_32_update_0[d0, d1] -> average[17 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { three_channel_32_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_average_average_update_0_write17 = average.average_average_update_0_write17_to_three_channel_32_rd17.peek(/* one reader or all rams */ 0);
  return value_average_average_update_0_write17;
  return 0;
}

inline hw_uint<16> three_channel_32_rd18_select(average_cache& average, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // three_channel_32_rd18 read pattern: { three_channel_32_update_0[d0, d1] -> average[18 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { three_channel_32_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_average_average_update_0_write18 = average.average_average_update_0_write18_to_three_channel_32_rd18.peek(/* one reader or all rams */ 0);
  return value_average_average_update_0_write18;
  return 0;
}

inline hw_uint<16> three_channel_32_rd19_select(average_cache& average, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // three_channel_32_rd19 read pattern: { three_channel_32_update_0[d0, d1] -> average[19 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { three_channel_32_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_average_average_update_0_write19 = average.average_average_update_0_write19_to_three_channel_32_rd19.peek(/* one reader or all rams */ 0);
  return value_average_average_update_0_write19;
  return 0;
}

inline hw_uint<16> three_channel_32_rd2_select(average_cache& average, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // three_channel_32_rd2 read pattern: { three_channel_32_update_0[d0, d1] -> average[2 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { three_channel_32_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_average_average_update_0_write2 = average.average_average_update_0_write2_to_three_channel_32_rd2.peek(/* one reader or all rams */ 0);
  return value_average_average_update_0_write2;
  return 0;
}

inline hw_uint<16> three_channel_32_rd20_select(average_cache& average, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // three_channel_32_rd20 read pattern: { three_channel_32_update_0[d0, d1] -> average[20 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { three_channel_32_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_average_average_update_0_write20 = average.average_average_update_0_write20_to_three_channel_32_rd20.peek(/* one reader or all rams */ 0);
  return value_average_average_update_0_write20;
  return 0;
}

inline hw_uint<16> three_channel_32_rd21_select(average_cache& average, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // three_channel_32_rd21 read pattern: { three_channel_32_update_0[d0, d1] -> average[21 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { three_channel_32_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_average_average_update_0_write21 = average.average_average_update_0_write21_to_three_channel_32_rd21.peek(/* one reader or all rams */ 0);
  return value_average_average_update_0_write21;
  return 0;
}

inline hw_uint<16> three_channel_32_rd22_select(average_cache& average, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // three_channel_32_rd22 read pattern: { three_channel_32_update_0[d0, d1] -> average[22 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { three_channel_32_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_average_average_update_0_write22 = average.average_average_update_0_write22_to_three_channel_32_rd22.peek(/* one reader or all rams */ 0);
  return value_average_average_update_0_write22;
  return 0;
}

inline hw_uint<16> three_channel_32_rd23_select(average_cache& average, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // three_channel_32_rd23 read pattern: { three_channel_32_update_0[d0, d1] -> average[23 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { three_channel_32_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_average_average_update_0_write23 = average.average_average_update_0_write23_to_three_channel_32_rd23.peek(/* one reader or all rams */ 0);
  return value_average_average_update_0_write23;
  return 0;
}

inline hw_uint<16> three_channel_32_rd24_select(average_cache& average, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // three_channel_32_rd24 read pattern: { three_channel_32_update_0[d0, d1] -> average[24 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { three_channel_32_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_average_average_update_0_write24 = average.average_average_update_0_write24_to_three_channel_32_rd24.peek(/* one reader or all rams */ 0);
  return value_average_average_update_0_write24;
  return 0;
}

inline hw_uint<16> three_channel_32_rd25_select(average_cache& average, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // three_channel_32_rd25 read pattern: { three_channel_32_update_0[d0, d1] -> average[25 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { three_channel_32_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_average_average_update_0_write25 = average.average_average_update_0_write25_to_three_channel_32_rd25.peek(/* one reader or all rams */ 0);
  return value_average_average_update_0_write25;
  return 0;
}

inline hw_uint<16> three_channel_32_rd26_select(average_cache& average, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // three_channel_32_rd26 read pattern: { three_channel_32_update_0[d0, d1] -> average[26 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { three_channel_32_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_average_average_update_0_write26 = average.average_average_update_0_write26_to_three_channel_32_rd26.peek(/* one reader or all rams */ 0);
  return value_average_average_update_0_write26;
  return 0;
}

inline hw_uint<16> three_channel_32_rd27_select(average_cache& average, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // three_channel_32_rd27 read pattern: { three_channel_32_update_0[d0, d1] -> average[27 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { three_channel_32_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_average_average_update_0_write27 = average.average_average_update_0_write27_to_three_channel_32_rd27.peek(/* one reader or all rams */ 0);
  return value_average_average_update_0_write27;
  return 0;
}

inline hw_uint<16> three_channel_32_rd28_select(average_cache& average, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // three_channel_32_rd28 read pattern: { three_channel_32_update_0[d0, d1] -> average[28 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { three_channel_32_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_average_average_update_0_write28 = average.average_average_update_0_write28_to_three_channel_32_rd28.peek(/* one reader or all rams */ 0);
  return value_average_average_update_0_write28;
  return 0;
}

inline hw_uint<16> three_channel_32_rd29_select(average_cache& average, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // three_channel_32_rd29 read pattern: { three_channel_32_update_0[d0, d1] -> average[29 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { three_channel_32_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_average_average_update_0_write29 = average.average_average_update_0_write29_to_three_channel_32_rd29.peek(/* one reader or all rams */ 0);
  return value_average_average_update_0_write29;
  return 0;
}

inline hw_uint<16> three_channel_32_rd3_select(average_cache& average, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // three_channel_32_rd3 read pattern: { three_channel_32_update_0[d0, d1] -> average[3 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { three_channel_32_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_average_average_update_0_write3 = average.average_average_update_0_write3_to_three_channel_32_rd3.peek(/* one reader or all rams */ 0);
  return value_average_average_update_0_write3;
  return 0;
}

inline hw_uint<16> three_channel_32_rd30_select(average_cache& average, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // three_channel_32_rd30 read pattern: { three_channel_32_update_0[d0, d1] -> average[30 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { three_channel_32_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_average_average_update_0_write30 = average.average_average_update_0_write30_to_three_channel_32_rd30.peek(/* one reader or all rams */ 0);
  return value_average_average_update_0_write30;
  return 0;
}

inline hw_uint<16> three_channel_32_rd31_select(average_cache& average, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // three_channel_32_rd31 read pattern: { three_channel_32_update_0[d0, d1] -> average[31 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { three_channel_32_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_average_average_update_0_write31 = average.average_average_update_0_write31_to_three_channel_32_rd31.peek(/* one reader or all rams */ 0);
  return value_average_average_update_0_write31;
  return 0;
}

inline hw_uint<16> three_channel_32_rd4_select(average_cache& average, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // three_channel_32_rd4 read pattern: { three_channel_32_update_0[d0, d1] -> average[4 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { three_channel_32_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_average_average_update_0_write4 = average.average_average_update_0_write4_to_three_channel_32_rd4.peek(/* one reader or all rams */ 0);
  return value_average_average_update_0_write4;
  return 0;
}

inline hw_uint<16> three_channel_32_rd5_select(average_cache& average, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // three_channel_32_rd5 read pattern: { three_channel_32_update_0[d0, d1] -> average[5 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { three_channel_32_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_average_average_update_0_write5 = average.average_average_update_0_write5_to_three_channel_32_rd5.peek(/* one reader or all rams */ 0);
  return value_average_average_update_0_write5;
  return 0;
}

inline hw_uint<16> three_channel_32_rd6_select(average_cache& average, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // three_channel_32_rd6 read pattern: { three_channel_32_update_0[d0, d1] -> average[6 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { three_channel_32_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_average_average_update_0_write6 = average.average_average_update_0_write6_to_three_channel_32_rd6.peek(/* one reader or all rams */ 0);
  return value_average_average_update_0_write6;
  return 0;
}

inline hw_uint<16> three_channel_32_rd7_select(average_cache& average, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // three_channel_32_rd7 read pattern: { three_channel_32_update_0[d0, d1] -> average[7 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { three_channel_32_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_average_average_update_0_write7 = average.average_average_update_0_write7_to_three_channel_32_rd7.peek(/* one reader or all rams */ 0);
  return value_average_average_update_0_write7;
  return 0;
}

inline hw_uint<16> three_channel_32_rd8_select(average_cache& average, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // three_channel_32_rd8 read pattern: { three_channel_32_update_0[d0, d1] -> average[8 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { three_channel_32_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_average_average_update_0_write8 = average.average_average_update_0_write8_to_three_channel_32_rd8.peek(/* one reader or all rams */ 0);
  return value_average_average_update_0_write8;
  return 0;
}

inline hw_uint<16> three_channel_32_rd9_select(average_cache& average, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // three_channel_32_rd9 read pattern: { three_channel_32_update_0[d0, d1] -> average[9 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { three_channel_32_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_average_average_update_0_write9 = average.average_average_update_0_write9_to_three_channel_32_rd9.peek(/* one reader or all rams */ 0);
  return value_average_average_update_0_write9;
  return 0;
}

// # of bundles = 2
// average_update_0_write
//	average_average_update_0_write0
//	average_average_update_0_write1
//	average_average_update_0_write2
//	average_average_update_0_write3
//	average_average_update_0_write4
//	average_average_update_0_write5
//	average_average_update_0_write6
//	average_average_update_0_write7
//	average_average_update_0_write8
//	average_average_update_0_write9
//	average_average_update_0_write10
//	average_average_update_0_write11
//	average_average_update_0_write12
//	average_average_update_0_write13
//	average_average_update_0_write14
//	average_average_update_0_write15
//	average_average_update_0_write16
//	average_average_update_0_write17
//	average_average_update_0_write18
//	average_average_update_0_write19
//	average_average_update_0_write20
//	average_average_update_0_write21
//	average_average_update_0_write22
//	average_average_update_0_write23
//	average_average_update_0_write24
//	average_average_update_0_write25
//	average_average_update_0_write26
//	average_average_update_0_write27
//	average_average_update_0_write28
//	average_average_update_0_write29
//	average_average_update_0_write30
//	average_average_update_0_write31
inline void average_average_update_0_write_bundle_write(hw_uint<512>& average_update_0_write, average_cache& average, int d0, int d1, int dynamic_address) {
	hw_uint<16> average_average_update_0_write0_res = average_update_0_write.extract<0, 15>();
	average_average_update_0_write0_write(average_average_update_0_write0_res, average, d0, d1, dynamic_address);
	hw_uint<16> average_average_update_0_write1_res = average_update_0_write.extract<16, 31>();
	average_average_update_0_write1_write(average_average_update_0_write1_res, average, d0, d1, dynamic_address);
	hw_uint<16> average_average_update_0_write2_res = average_update_0_write.extract<32, 47>();
	average_average_update_0_write2_write(average_average_update_0_write2_res, average, d0, d1, dynamic_address);
	hw_uint<16> average_average_update_0_write3_res = average_update_0_write.extract<48, 63>();
	average_average_update_0_write3_write(average_average_update_0_write3_res, average, d0, d1, dynamic_address);
	hw_uint<16> average_average_update_0_write4_res = average_update_0_write.extract<64, 79>();
	average_average_update_0_write4_write(average_average_update_0_write4_res, average, d0, d1, dynamic_address);
	hw_uint<16> average_average_update_0_write5_res = average_update_0_write.extract<80, 95>();
	average_average_update_0_write5_write(average_average_update_0_write5_res, average, d0, d1, dynamic_address);
	hw_uint<16> average_average_update_0_write6_res = average_update_0_write.extract<96, 111>();
	average_average_update_0_write6_write(average_average_update_0_write6_res, average, d0, d1, dynamic_address);
	hw_uint<16> average_average_update_0_write7_res = average_update_0_write.extract<112, 127>();
	average_average_update_0_write7_write(average_average_update_0_write7_res, average, d0, d1, dynamic_address);
	hw_uint<16> average_average_update_0_write8_res = average_update_0_write.extract<128, 143>();
	average_average_update_0_write8_write(average_average_update_0_write8_res, average, d0, d1, dynamic_address);
	hw_uint<16> average_average_update_0_write9_res = average_update_0_write.extract<144, 159>();
	average_average_update_0_write9_write(average_average_update_0_write9_res, average, d0, d1, dynamic_address);
	hw_uint<16> average_average_update_0_write10_res = average_update_0_write.extract<160, 175>();
	average_average_update_0_write10_write(average_average_update_0_write10_res, average, d0, d1, dynamic_address);
	hw_uint<16> average_average_update_0_write11_res = average_update_0_write.extract<176, 191>();
	average_average_update_0_write11_write(average_average_update_0_write11_res, average, d0, d1, dynamic_address);
	hw_uint<16> average_average_update_0_write12_res = average_update_0_write.extract<192, 207>();
	average_average_update_0_write12_write(average_average_update_0_write12_res, average, d0, d1, dynamic_address);
	hw_uint<16> average_average_update_0_write13_res = average_update_0_write.extract<208, 223>();
	average_average_update_0_write13_write(average_average_update_0_write13_res, average, d0, d1, dynamic_address);
	hw_uint<16> average_average_update_0_write14_res = average_update_0_write.extract<224, 239>();
	average_average_update_0_write14_write(average_average_update_0_write14_res, average, d0, d1, dynamic_address);
	hw_uint<16> average_average_update_0_write15_res = average_update_0_write.extract<240, 255>();
	average_average_update_0_write15_write(average_average_update_0_write15_res, average, d0, d1, dynamic_address);
	hw_uint<16> average_average_update_0_write16_res = average_update_0_write.extract<256, 271>();
	average_average_update_0_write16_write(average_average_update_0_write16_res, average, d0, d1, dynamic_address);
	hw_uint<16> average_average_update_0_write17_res = average_update_0_write.extract<272, 287>();
	average_average_update_0_write17_write(average_average_update_0_write17_res, average, d0, d1, dynamic_address);
	hw_uint<16> average_average_update_0_write18_res = average_update_0_write.extract<288, 303>();
	average_average_update_0_write18_write(average_average_update_0_write18_res, average, d0, d1, dynamic_address);
	hw_uint<16> average_average_update_0_write19_res = average_update_0_write.extract<304, 319>();
	average_average_update_0_write19_write(average_average_update_0_write19_res, average, d0, d1, dynamic_address);
	hw_uint<16> average_average_update_0_write20_res = average_update_0_write.extract<320, 335>();
	average_average_update_0_write20_write(average_average_update_0_write20_res, average, d0, d1, dynamic_address);
	hw_uint<16> average_average_update_0_write21_res = average_update_0_write.extract<336, 351>();
	average_average_update_0_write21_write(average_average_update_0_write21_res, average, d0, d1, dynamic_address);
	hw_uint<16> average_average_update_0_write22_res = average_update_0_write.extract<352, 367>();
	average_average_update_0_write22_write(average_average_update_0_write22_res, average, d0, d1, dynamic_address);
	hw_uint<16> average_average_update_0_write23_res = average_update_0_write.extract<368, 383>();
	average_average_update_0_write23_write(average_average_update_0_write23_res, average, d0, d1, dynamic_address);
	hw_uint<16> average_average_update_0_write24_res = average_update_0_write.extract<384, 399>();
	average_average_update_0_write24_write(average_average_update_0_write24_res, average, d0, d1, dynamic_address);
	hw_uint<16> average_average_update_0_write25_res = average_update_0_write.extract<400, 415>();
	average_average_update_0_write25_write(average_average_update_0_write25_res, average, d0, d1, dynamic_address);
	hw_uint<16> average_average_update_0_write26_res = average_update_0_write.extract<416, 431>();
	average_average_update_0_write26_write(average_average_update_0_write26_res, average, d0, d1, dynamic_address);
	hw_uint<16> average_average_update_0_write27_res = average_update_0_write.extract<432, 447>();
	average_average_update_0_write27_write(average_average_update_0_write27_res, average, d0, d1, dynamic_address);
	hw_uint<16> average_average_update_0_write28_res = average_update_0_write.extract<448, 463>();
	average_average_update_0_write28_write(average_average_update_0_write28_res, average, d0, d1, dynamic_address);
	hw_uint<16> average_average_update_0_write29_res = average_update_0_write.extract<464, 479>();
	average_average_update_0_write29_write(average_average_update_0_write29_res, average, d0, d1, dynamic_address);
	hw_uint<16> average_average_update_0_write30_res = average_update_0_write.extract<480, 495>();
	average_average_update_0_write30_write(average_average_update_0_write30_res, average, d0, d1, dynamic_address);
	hw_uint<16> average_average_update_0_write31_res = average_update_0_write.extract<496, 511>();
	average_average_update_0_write31_write(average_average_update_0_write31_res, average, d0, d1, dynamic_address);
}

// three_channel_32_update_0_read
//	three_channel_32_rd0
//	three_channel_32_rd1
//	three_channel_32_rd2
//	three_channel_32_rd3
//	three_channel_32_rd4
//	three_channel_32_rd5
//	three_channel_32_rd6
//	three_channel_32_rd7
//	three_channel_32_rd8
//	three_channel_32_rd9
//	three_channel_32_rd10
//	three_channel_32_rd11
//	three_channel_32_rd12
//	three_channel_32_rd13
//	three_channel_32_rd14
//	three_channel_32_rd15
//	three_channel_32_rd16
//	three_channel_32_rd17
//	three_channel_32_rd18
//	three_channel_32_rd19
//	three_channel_32_rd20
//	three_channel_32_rd21
//	three_channel_32_rd22
//	three_channel_32_rd23
//	three_channel_32_rd24
//	three_channel_32_rd25
//	three_channel_32_rd26
//	three_channel_32_rd27
//	three_channel_32_rd28
//	three_channel_32_rd29
//	three_channel_32_rd30
//	three_channel_32_rd31
inline hw_uint<512> average_three_channel_32_update_0_read_bundle_read(average_cache& average, int d0, int d1, int dynamic_address) {
  // # of ports in bundle: 32
    // three_channel_32_rd0
    // three_channel_32_rd1
    // three_channel_32_rd2
    // three_channel_32_rd3
    // three_channel_32_rd4
    // three_channel_32_rd5
    // three_channel_32_rd6
    // three_channel_32_rd7
    // three_channel_32_rd8
    // three_channel_32_rd9
    // three_channel_32_rd10
    // three_channel_32_rd11
    // three_channel_32_rd12
    // three_channel_32_rd13
    // three_channel_32_rd14
    // three_channel_32_rd15
    // three_channel_32_rd16
    // three_channel_32_rd17
    // three_channel_32_rd18
    // three_channel_32_rd19
    // three_channel_32_rd20
    // three_channel_32_rd21
    // three_channel_32_rd22
    // three_channel_32_rd23
    // three_channel_32_rd24
    // three_channel_32_rd25
    // three_channel_32_rd26
    // three_channel_32_rd27
    // three_channel_32_rd28
    // three_channel_32_rd29
    // three_channel_32_rd30
    // three_channel_32_rd31

	hw_uint<512> result;
	hw_uint<16> three_channel_32_rd0_res = three_channel_32_rd0_select(average, d0, d1, dynamic_address);
	set_at<0, 512>(result, three_channel_32_rd0_res);
	hw_uint<16> three_channel_32_rd1_res = three_channel_32_rd1_select(average, d0, d1, dynamic_address);
	set_at<16, 512>(result, three_channel_32_rd1_res);
	hw_uint<16> three_channel_32_rd2_res = three_channel_32_rd2_select(average, d0, d1, dynamic_address);
	set_at<32, 512>(result, three_channel_32_rd2_res);
	hw_uint<16> three_channel_32_rd3_res = three_channel_32_rd3_select(average, d0, d1, dynamic_address);
	set_at<48, 512>(result, three_channel_32_rd3_res);
	hw_uint<16> three_channel_32_rd4_res = three_channel_32_rd4_select(average, d0, d1, dynamic_address);
	set_at<64, 512>(result, three_channel_32_rd4_res);
	hw_uint<16> three_channel_32_rd5_res = three_channel_32_rd5_select(average, d0, d1, dynamic_address);
	set_at<80, 512>(result, three_channel_32_rd5_res);
	hw_uint<16> three_channel_32_rd6_res = three_channel_32_rd6_select(average, d0, d1, dynamic_address);
	set_at<96, 512>(result, three_channel_32_rd6_res);
	hw_uint<16> three_channel_32_rd7_res = three_channel_32_rd7_select(average, d0, d1, dynamic_address);
	set_at<112, 512>(result, three_channel_32_rd7_res);
	hw_uint<16> three_channel_32_rd8_res = three_channel_32_rd8_select(average, d0, d1, dynamic_address);
	set_at<128, 512>(result, three_channel_32_rd8_res);
	hw_uint<16> three_channel_32_rd9_res = three_channel_32_rd9_select(average, d0, d1, dynamic_address);
	set_at<144, 512>(result, three_channel_32_rd9_res);
	hw_uint<16> three_channel_32_rd10_res = three_channel_32_rd10_select(average, d0, d1, dynamic_address);
	set_at<160, 512>(result, three_channel_32_rd10_res);
	hw_uint<16> three_channel_32_rd11_res = three_channel_32_rd11_select(average, d0, d1, dynamic_address);
	set_at<176, 512>(result, three_channel_32_rd11_res);
	hw_uint<16> three_channel_32_rd12_res = three_channel_32_rd12_select(average, d0, d1, dynamic_address);
	set_at<192, 512>(result, three_channel_32_rd12_res);
	hw_uint<16> three_channel_32_rd13_res = three_channel_32_rd13_select(average, d0, d1, dynamic_address);
	set_at<208, 512>(result, three_channel_32_rd13_res);
	hw_uint<16> three_channel_32_rd14_res = three_channel_32_rd14_select(average, d0, d1, dynamic_address);
	set_at<224, 512>(result, three_channel_32_rd14_res);
	hw_uint<16> three_channel_32_rd15_res = three_channel_32_rd15_select(average, d0, d1, dynamic_address);
	set_at<240, 512>(result, three_channel_32_rd15_res);
	hw_uint<16> three_channel_32_rd16_res = three_channel_32_rd16_select(average, d0, d1, dynamic_address);
	set_at<256, 512>(result, three_channel_32_rd16_res);
	hw_uint<16> three_channel_32_rd17_res = three_channel_32_rd17_select(average, d0, d1, dynamic_address);
	set_at<272, 512>(result, three_channel_32_rd17_res);
	hw_uint<16> three_channel_32_rd18_res = three_channel_32_rd18_select(average, d0, d1, dynamic_address);
	set_at<288, 512>(result, three_channel_32_rd18_res);
	hw_uint<16> three_channel_32_rd19_res = three_channel_32_rd19_select(average, d0, d1, dynamic_address);
	set_at<304, 512>(result, three_channel_32_rd19_res);
	hw_uint<16> three_channel_32_rd20_res = three_channel_32_rd20_select(average, d0, d1, dynamic_address);
	set_at<320, 512>(result, three_channel_32_rd20_res);
	hw_uint<16> three_channel_32_rd21_res = three_channel_32_rd21_select(average, d0, d1, dynamic_address);
	set_at<336, 512>(result, three_channel_32_rd21_res);
	hw_uint<16> three_channel_32_rd22_res = three_channel_32_rd22_select(average, d0, d1, dynamic_address);
	set_at<352, 512>(result, three_channel_32_rd22_res);
	hw_uint<16> three_channel_32_rd23_res = three_channel_32_rd23_select(average, d0, d1, dynamic_address);
	set_at<368, 512>(result, three_channel_32_rd23_res);
	hw_uint<16> three_channel_32_rd24_res = three_channel_32_rd24_select(average, d0, d1, dynamic_address);
	set_at<384, 512>(result, three_channel_32_rd24_res);
	hw_uint<16> three_channel_32_rd25_res = three_channel_32_rd25_select(average, d0, d1, dynamic_address);
	set_at<400, 512>(result, three_channel_32_rd25_res);
	hw_uint<16> three_channel_32_rd26_res = three_channel_32_rd26_select(average, d0, d1, dynamic_address);
	set_at<416, 512>(result, three_channel_32_rd26_res);
	hw_uint<16> three_channel_32_rd27_res = three_channel_32_rd27_select(average, d0, d1, dynamic_address);
	set_at<432, 512>(result, three_channel_32_rd27_res);
	hw_uint<16> three_channel_32_rd28_res = three_channel_32_rd28_select(average, d0, d1, dynamic_address);
	set_at<448, 512>(result, three_channel_32_rd28_res);
	hw_uint<16> three_channel_32_rd29_res = three_channel_32_rd29_select(average, d0, d1, dynamic_address);
	set_at<464, 512>(result, three_channel_32_rd29_res);
	hw_uint<16> three_channel_32_rd30_res = three_channel_32_rd30_select(average, d0, d1, dynamic_address);
	set_at<480, 512>(result, three_channel_32_rd30_res);
	hw_uint<16> three_channel_32_rd31_res = three_channel_32_rd31_select(average, d0, d1, dynamic_address);
	set_at<496, 512>(result, three_channel_32_rd31_res);
	return result;
}

#include "hw_classes.h"

struct in0_in0_update_0_write0_to_average_rd0_cache {
	// RAM Box: {[0, 1888], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in0_in0_update_0_write1_to_average_rd1_cache {
	// RAM Box: {[1, 1889], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in0_in0_update_0_write10_to_average_rd10_cache {
	// RAM Box: {[10, 1898], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in0_in0_update_0_write11_to_average_rd11_cache {
	// RAM Box: {[11, 1899], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in0_in0_update_0_write12_to_average_rd12_cache {
	// RAM Box: {[12, 1900], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in0_in0_update_0_write13_to_average_rd13_cache {
	// RAM Box: {[13, 1901], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in0_in0_update_0_write14_to_average_rd14_cache {
	// RAM Box: {[14, 1902], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in0_in0_update_0_write15_to_average_rd15_cache {
	// RAM Box: {[15, 1903], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in0_in0_update_0_write16_to_average_rd16_cache {
	// RAM Box: {[16, 1904], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in0_in0_update_0_write17_to_average_rd17_cache {
	// RAM Box: {[17, 1905], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in0_in0_update_0_write18_to_average_rd18_cache {
	// RAM Box: {[18, 1906], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in0_in0_update_0_write19_to_average_rd19_cache {
	// RAM Box: {[19, 1907], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in0_in0_update_0_write2_to_average_rd2_cache {
	// RAM Box: {[2, 1890], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in0_in0_update_0_write20_to_average_rd20_cache {
	// RAM Box: {[20, 1908], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in0_in0_update_0_write21_to_average_rd21_cache {
	// RAM Box: {[21, 1909], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in0_in0_update_0_write22_to_average_rd22_cache {
	// RAM Box: {[22, 1910], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in0_in0_update_0_write23_to_average_rd23_cache {
	// RAM Box: {[23, 1911], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in0_in0_update_0_write24_to_average_rd24_cache {
	// RAM Box: {[24, 1912], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in0_in0_update_0_write25_to_average_rd25_cache {
	// RAM Box: {[25, 1913], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in0_in0_update_0_write26_to_average_rd26_cache {
	// RAM Box: {[26, 1914], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in0_in0_update_0_write27_to_average_rd27_cache {
	// RAM Box: {[27, 1915], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in0_in0_update_0_write28_to_average_rd28_cache {
	// RAM Box: {[28, 1916], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in0_in0_update_0_write29_to_average_rd29_cache {
	// RAM Box: {[29, 1917], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in0_in0_update_0_write3_to_average_rd3_cache {
	// RAM Box: {[3, 1891], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in0_in0_update_0_write30_to_average_rd30_cache {
	// RAM Box: {[30, 1918], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in0_in0_update_0_write31_to_average_rd31_cache {
	// RAM Box: {[31, 1919], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in0_in0_update_0_write4_to_average_rd4_cache {
	// RAM Box: {[4, 1892], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in0_in0_update_0_write5_to_average_rd5_cache {
	// RAM Box: {[5, 1893], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in0_in0_update_0_write6_to_average_rd6_cache {
	// RAM Box: {[6, 1894], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in0_in0_update_0_write7_to_average_rd7_cache {
	// RAM Box: {[7, 1895], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in0_in0_update_0_write8_to_average_rd8_cache {
	// RAM Box: {[8, 1896], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in0_in0_update_0_write9_to_average_rd9_cache {
	// RAM Box: {[9, 1897], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in0_cache {
  in0_in0_update_0_write0_to_average_rd0_cache in0_in0_update_0_write0_to_average_rd0;
  in0_in0_update_0_write1_to_average_rd1_cache in0_in0_update_0_write1_to_average_rd1;
  in0_in0_update_0_write10_to_average_rd10_cache in0_in0_update_0_write10_to_average_rd10;
  in0_in0_update_0_write11_to_average_rd11_cache in0_in0_update_0_write11_to_average_rd11;
  in0_in0_update_0_write12_to_average_rd12_cache in0_in0_update_0_write12_to_average_rd12;
  in0_in0_update_0_write13_to_average_rd13_cache in0_in0_update_0_write13_to_average_rd13;
  in0_in0_update_0_write14_to_average_rd14_cache in0_in0_update_0_write14_to_average_rd14;
  in0_in0_update_0_write15_to_average_rd15_cache in0_in0_update_0_write15_to_average_rd15;
  in0_in0_update_0_write16_to_average_rd16_cache in0_in0_update_0_write16_to_average_rd16;
  in0_in0_update_0_write17_to_average_rd17_cache in0_in0_update_0_write17_to_average_rd17;
  in0_in0_update_0_write18_to_average_rd18_cache in0_in0_update_0_write18_to_average_rd18;
  in0_in0_update_0_write19_to_average_rd19_cache in0_in0_update_0_write19_to_average_rd19;
  in0_in0_update_0_write2_to_average_rd2_cache in0_in0_update_0_write2_to_average_rd2;
  in0_in0_update_0_write20_to_average_rd20_cache in0_in0_update_0_write20_to_average_rd20;
  in0_in0_update_0_write21_to_average_rd21_cache in0_in0_update_0_write21_to_average_rd21;
  in0_in0_update_0_write22_to_average_rd22_cache in0_in0_update_0_write22_to_average_rd22;
  in0_in0_update_0_write23_to_average_rd23_cache in0_in0_update_0_write23_to_average_rd23;
  in0_in0_update_0_write24_to_average_rd24_cache in0_in0_update_0_write24_to_average_rd24;
  in0_in0_update_0_write25_to_average_rd25_cache in0_in0_update_0_write25_to_average_rd25;
  in0_in0_update_0_write26_to_average_rd26_cache in0_in0_update_0_write26_to_average_rd26;
  in0_in0_update_0_write27_to_average_rd27_cache in0_in0_update_0_write27_to_average_rd27;
  in0_in0_update_0_write28_to_average_rd28_cache in0_in0_update_0_write28_to_average_rd28;
  in0_in0_update_0_write29_to_average_rd29_cache in0_in0_update_0_write29_to_average_rd29;
  in0_in0_update_0_write3_to_average_rd3_cache in0_in0_update_0_write3_to_average_rd3;
  in0_in0_update_0_write30_to_average_rd30_cache in0_in0_update_0_write30_to_average_rd30;
  in0_in0_update_0_write31_to_average_rd31_cache in0_in0_update_0_write31_to_average_rd31;
  in0_in0_update_0_write4_to_average_rd4_cache in0_in0_update_0_write4_to_average_rd4;
  in0_in0_update_0_write5_to_average_rd5_cache in0_in0_update_0_write5_to_average_rd5;
  in0_in0_update_0_write6_to_average_rd6_cache in0_in0_update_0_write6_to_average_rd6;
  in0_in0_update_0_write7_to_average_rd7_cache in0_in0_update_0_write7_to_average_rd7;
  in0_in0_update_0_write8_to_average_rd8_cache in0_in0_update_0_write8_to_average_rd8;
  in0_in0_update_0_write9_to_average_rd9_cache in0_in0_update_0_write9_to_average_rd9;
};



inline void in0_in0_update_0_write0_write(hw_uint<16>& in0_in0_update_0_write0, in0_cache& in0, int d0, int d1, int dynamic_address) {
  in0.in0_in0_update_0_write0_to_average_rd0.push(in0_in0_update_0_write0);
}

inline void in0_in0_update_0_write1_write(hw_uint<16>& in0_in0_update_0_write1, in0_cache& in0, int d0, int d1, int dynamic_address) {
  in0.in0_in0_update_0_write1_to_average_rd1.push(in0_in0_update_0_write1);
}

inline void in0_in0_update_0_write10_write(hw_uint<16>& in0_in0_update_0_write10, in0_cache& in0, int d0, int d1, int dynamic_address) {
  in0.in0_in0_update_0_write10_to_average_rd10.push(in0_in0_update_0_write10);
}

inline void in0_in0_update_0_write11_write(hw_uint<16>& in0_in0_update_0_write11, in0_cache& in0, int d0, int d1, int dynamic_address) {
  in0.in0_in0_update_0_write11_to_average_rd11.push(in0_in0_update_0_write11);
}

inline void in0_in0_update_0_write12_write(hw_uint<16>& in0_in0_update_0_write12, in0_cache& in0, int d0, int d1, int dynamic_address) {
  in0.in0_in0_update_0_write12_to_average_rd12.push(in0_in0_update_0_write12);
}

inline void in0_in0_update_0_write13_write(hw_uint<16>& in0_in0_update_0_write13, in0_cache& in0, int d0, int d1, int dynamic_address) {
  in0.in0_in0_update_0_write13_to_average_rd13.push(in0_in0_update_0_write13);
}

inline void in0_in0_update_0_write14_write(hw_uint<16>& in0_in0_update_0_write14, in0_cache& in0, int d0, int d1, int dynamic_address) {
  in0.in0_in0_update_0_write14_to_average_rd14.push(in0_in0_update_0_write14);
}

inline void in0_in0_update_0_write15_write(hw_uint<16>& in0_in0_update_0_write15, in0_cache& in0, int d0, int d1, int dynamic_address) {
  in0.in0_in0_update_0_write15_to_average_rd15.push(in0_in0_update_0_write15);
}

inline void in0_in0_update_0_write16_write(hw_uint<16>& in0_in0_update_0_write16, in0_cache& in0, int d0, int d1, int dynamic_address) {
  in0.in0_in0_update_0_write16_to_average_rd16.push(in0_in0_update_0_write16);
}

inline void in0_in0_update_0_write17_write(hw_uint<16>& in0_in0_update_0_write17, in0_cache& in0, int d0, int d1, int dynamic_address) {
  in0.in0_in0_update_0_write17_to_average_rd17.push(in0_in0_update_0_write17);
}

inline void in0_in0_update_0_write18_write(hw_uint<16>& in0_in0_update_0_write18, in0_cache& in0, int d0, int d1, int dynamic_address) {
  in0.in0_in0_update_0_write18_to_average_rd18.push(in0_in0_update_0_write18);
}

inline void in0_in0_update_0_write19_write(hw_uint<16>& in0_in0_update_0_write19, in0_cache& in0, int d0, int d1, int dynamic_address) {
  in0.in0_in0_update_0_write19_to_average_rd19.push(in0_in0_update_0_write19);
}

inline void in0_in0_update_0_write2_write(hw_uint<16>& in0_in0_update_0_write2, in0_cache& in0, int d0, int d1, int dynamic_address) {
  in0.in0_in0_update_0_write2_to_average_rd2.push(in0_in0_update_0_write2);
}

inline void in0_in0_update_0_write20_write(hw_uint<16>& in0_in0_update_0_write20, in0_cache& in0, int d0, int d1, int dynamic_address) {
  in0.in0_in0_update_0_write20_to_average_rd20.push(in0_in0_update_0_write20);
}

inline void in0_in0_update_0_write21_write(hw_uint<16>& in0_in0_update_0_write21, in0_cache& in0, int d0, int d1, int dynamic_address) {
  in0.in0_in0_update_0_write21_to_average_rd21.push(in0_in0_update_0_write21);
}

inline void in0_in0_update_0_write22_write(hw_uint<16>& in0_in0_update_0_write22, in0_cache& in0, int d0, int d1, int dynamic_address) {
  in0.in0_in0_update_0_write22_to_average_rd22.push(in0_in0_update_0_write22);
}

inline void in0_in0_update_0_write23_write(hw_uint<16>& in0_in0_update_0_write23, in0_cache& in0, int d0, int d1, int dynamic_address) {
  in0.in0_in0_update_0_write23_to_average_rd23.push(in0_in0_update_0_write23);
}

inline void in0_in0_update_0_write24_write(hw_uint<16>& in0_in0_update_0_write24, in0_cache& in0, int d0, int d1, int dynamic_address) {
  in0.in0_in0_update_0_write24_to_average_rd24.push(in0_in0_update_0_write24);
}

inline void in0_in0_update_0_write25_write(hw_uint<16>& in0_in0_update_0_write25, in0_cache& in0, int d0, int d1, int dynamic_address) {
  in0.in0_in0_update_0_write25_to_average_rd25.push(in0_in0_update_0_write25);
}

inline void in0_in0_update_0_write26_write(hw_uint<16>& in0_in0_update_0_write26, in0_cache& in0, int d0, int d1, int dynamic_address) {
  in0.in0_in0_update_0_write26_to_average_rd26.push(in0_in0_update_0_write26);
}

inline void in0_in0_update_0_write27_write(hw_uint<16>& in0_in0_update_0_write27, in0_cache& in0, int d0, int d1, int dynamic_address) {
  in0.in0_in0_update_0_write27_to_average_rd27.push(in0_in0_update_0_write27);
}

inline void in0_in0_update_0_write28_write(hw_uint<16>& in0_in0_update_0_write28, in0_cache& in0, int d0, int d1, int dynamic_address) {
  in0.in0_in0_update_0_write28_to_average_rd28.push(in0_in0_update_0_write28);
}

inline void in0_in0_update_0_write29_write(hw_uint<16>& in0_in0_update_0_write29, in0_cache& in0, int d0, int d1, int dynamic_address) {
  in0.in0_in0_update_0_write29_to_average_rd29.push(in0_in0_update_0_write29);
}

inline void in0_in0_update_0_write3_write(hw_uint<16>& in0_in0_update_0_write3, in0_cache& in0, int d0, int d1, int dynamic_address) {
  in0.in0_in0_update_0_write3_to_average_rd3.push(in0_in0_update_0_write3);
}

inline void in0_in0_update_0_write30_write(hw_uint<16>& in0_in0_update_0_write30, in0_cache& in0, int d0, int d1, int dynamic_address) {
  in0.in0_in0_update_0_write30_to_average_rd30.push(in0_in0_update_0_write30);
}

inline void in0_in0_update_0_write31_write(hw_uint<16>& in0_in0_update_0_write31, in0_cache& in0, int d0, int d1, int dynamic_address) {
  in0.in0_in0_update_0_write31_to_average_rd31.push(in0_in0_update_0_write31);
}

inline void in0_in0_update_0_write4_write(hw_uint<16>& in0_in0_update_0_write4, in0_cache& in0, int d0, int d1, int dynamic_address) {
  in0.in0_in0_update_0_write4_to_average_rd4.push(in0_in0_update_0_write4);
}

inline void in0_in0_update_0_write5_write(hw_uint<16>& in0_in0_update_0_write5, in0_cache& in0, int d0, int d1, int dynamic_address) {
  in0.in0_in0_update_0_write5_to_average_rd5.push(in0_in0_update_0_write5);
}

inline void in0_in0_update_0_write6_write(hw_uint<16>& in0_in0_update_0_write6, in0_cache& in0, int d0, int d1, int dynamic_address) {
  in0.in0_in0_update_0_write6_to_average_rd6.push(in0_in0_update_0_write6);
}

inline void in0_in0_update_0_write7_write(hw_uint<16>& in0_in0_update_0_write7, in0_cache& in0, int d0, int d1, int dynamic_address) {
  in0.in0_in0_update_0_write7_to_average_rd7.push(in0_in0_update_0_write7);
}

inline void in0_in0_update_0_write8_write(hw_uint<16>& in0_in0_update_0_write8, in0_cache& in0, int d0, int d1, int dynamic_address) {
  in0.in0_in0_update_0_write8_to_average_rd8.push(in0_in0_update_0_write8);
}

inline void in0_in0_update_0_write9_write(hw_uint<16>& in0_in0_update_0_write9, in0_cache& in0, int d0, int d1, int dynamic_address) {
  in0.in0_in0_update_0_write9_to_average_rd9.push(in0_in0_update_0_write9);
}

inline hw_uint<16> average_rd0_select(in0_cache& in0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // average_rd0 read pattern: { average_update_0[d0, d1] -> in0[32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { in0_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_in0_in0_update_0_write0 = in0.in0_in0_update_0_write0_to_average_rd0.peek(/* one reader or all rams */ 0);
  return value_in0_in0_update_0_write0;
  return 0;
}

inline hw_uint<16> average_rd1_select(in0_cache& in0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // average_rd1 read pattern: { average_update_0[d0, d1] -> in0[1 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { in0_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_in0_in0_update_0_write1 = in0.in0_in0_update_0_write1_to_average_rd1.peek(/* one reader or all rams */ 0);
  return value_in0_in0_update_0_write1;
  return 0;
}

inline hw_uint<16> average_rd10_select(in0_cache& in0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // average_rd10 read pattern: { average_update_0[d0, d1] -> in0[10 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { in0_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_in0_in0_update_0_write10 = in0.in0_in0_update_0_write10_to_average_rd10.peek(/* one reader or all rams */ 0);
  return value_in0_in0_update_0_write10;
  return 0;
}

inline hw_uint<16> average_rd11_select(in0_cache& in0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // average_rd11 read pattern: { average_update_0[d0, d1] -> in0[11 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { in0_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_in0_in0_update_0_write11 = in0.in0_in0_update_0_write11_to_average_rd11.peek(/* one reader or all rams */ 0);
  return value_in0_in0_update_0_write11;
  return 0;
}

inline hw_uint<16> average_rd12_select(in0_cache& in0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // average_rd12 read pattern: { average_update_0[d0, d1] -> in0[12 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { in0_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_in0_in0_update_0_write12 = in0.in0_in0_update_0_write12_to_average_rd12.peek(/* one reader or all rams */ 0);
  return value_in0_in0_update_0_write12;
  return 0;
}

inline hw_uint<16> average_rd13_select(in0_cache& in0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // average_rd13 read pattern: { average_update_0[d0, d1] -> in0[13 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { in0_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_in0_in0_update_0_write13 = in0.in0_in0_update_0_write13_to_average_rd13.peek(/* one reader or all rams */ 0);
  return value_in0_in0_update_0_write13;
  return 0;
}

inline hw_uint<16> average_rd14_select(in0_cache& in0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // average_rd14 read pattern: { average_update_0[d0, d1] -> in0[14 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { in0_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_in0_in0_update_0_write14 = in0.in0_in0_update_0_write14_to_average_rd14.peek(/* one reader or all rams */ 0);
  return value_in0_in0_update_0_write14;
  return 0;
}

inline hw_uint<16> average_rd15_select(in0_cache& in0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // average_rd15 read pattern: { average_update_0[d0, d1] -> in0[15 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { in0_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_in0_in0_update_0_write15 = in0.in0_in0_update_0_write15_to_average_rd15.peek(/* one reader or all rams */ 0);
  return value_in0_in0_update_0_write15;
  return 0;
}

inline hw_uint<16> average_rd16_select(in0_cache& in0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // average_rd16 read pattern: { average_update_0[d0, d1] -> in0[16 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { in0_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_in0_in0_update_0_write16 = in0.in0_in0_update_0_write16_to_average_rd16.peek(/* one reader or all rams */ 0);
  return value_in0_in0_update_0_write16;
  return 0;
}

inline hw_uint<16> average_rd17_select(in0_cache& in0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // average_rd17 read pattern: { average_update_0[d0, d1] -> in0[17 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { in0_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_in0_in0_update_0_write17 = in0.in0_in0_update_0_write17_to_average_rd17.peek(/* one reader or all rams */ 0);
  return value_in0_in0_update_0_write17;
  return 0;
}

inline hw_uint<16> average_rd18_select(in0_cache& in0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // average_rd18 read pattern: { average_update_0[d0, d1] -> in0[18 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { in0_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_in0_in0_update_0_write18 = in0.in0_in0_update_0_write18_to_average_rd18.peek(/* one reader or all rams */ 0);
  return value_in0_in0_update_0_write18;
  return 0;
}

inline hw_uint<16> average_rd19_select(in0_cache& in0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // average_rd19 read pattern: { average_update_0[d0, d1] -> in0[19 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { in0_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_in0_in0_update_0_write19 = in0.in0_in0_update_0_write19_to_average_rd19.peek(/* one reader or all rams */ 0);
  return value_in0_in0_update_0_write19;
  return 0;
}

inline hw_uint<16> average_rd2_select(in0_cache& in0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // average_rd2 read pattern: { average_update_0[d0, d1] -> in0[2 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { in0_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_in0_in0_update_0_write2 = in0.in0_in0_update_0_write2_to_average_rd2.peek(/* one reader or all rams */ 0);
  return value_in0_in0_update_0_write2;
  return 0;
}

inline hw_uint<16> average_rd20_select(in0_cache& in0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // average_rd20 read pattern: { average_update_0[d0, d1] -> in0[20 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { in0_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_in0_in0_update_0_write20 = in0.in0_in0_update_0_write20_to_average_rd20.peek(/* one reader or all rams */ 0);
  return value_in0_in0_update_0_write20;
  return 0;
}

inline hw_uint<16> average_rd21_select(in0_cache& in0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // average_rd21 read pattern: { average_update_0[d0, d1] -> in0[21 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { in0_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_in0_in0_update_0_write21 = in0.in0_in0_update_0_write21_to_average_rd21.peek(/* one reader or all rams */ 0);
  return value_in0_in0_update_0_write21;
  return 0;
}

inline hw_uint<16> average_rd22_select(in0_cache& in0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // average_rd22 read pattern: { average_update_0[d0, d1] -> in0[22 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { in0_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_in0_in0_update_0_write22 = in0.in0_in0_update_0_write22_to_average_rd22.peek(/* one reader or all rams */ 0);
  return value_in0_in0_update_0_write22;
  return 0;
}

inline hw_uint<16> average_rd23_select(in0_cache& in0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // average_rd23 read pattern: { average_update_0[d0, d1] -> in0[23 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { in0_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_in0_in0_update_0_write23 = in0.in0_in0_update_0_write23_to_average_rd23.peek(/* one reader or all rams */ 0);
  return value_in0_in0_update_0_write23;
  return 0;
}

inline hw_uint<16> average_rd24_select(in0_cache& in0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // average_rd24 read pattern: { average_update_0[d0, d1] -> in0[24 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { in0_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_in0_in0_update_0_write24 = in0.in0_in0_update_0_write24_to_average_rd24.peek(/* one reader or all rams */ 0);
  return value_in0_in0_update_0_write24;
  return 0;
}

inline hw_uint<16> average_rd25_select(in0_cache& in0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // average_rd25 read pattern: { average_update_0[d0, d1] -> in0[25 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { in0_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_in0_in0_update_0_write25 = in0.in0_in0_update_0_write25_to_average_rd25.peek(/* one reader or all rams */ 0);
  return value_in0_in0_update_0_write25;
  return 0;
}

inline hw_uint<16> average_rd26_select(in0_cache& in0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // average_rd26 read pattern: { average_update_0[d0, d1] -> in0[26 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { in0_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_in0_in0_update_0_write26 = in0.in0_in0_update_0_write26_to_average_rd26.peek(/* one reader or all rams */ 0);
  return value_in0_in0_update_0_write26;
  return 0;
}

inline hw_uint<16> average_rd27_select(in0_cache& in0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // average_rd27 read pattern: { average_update_0[d0, d1] -> in0[27 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { in0_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_in0_in0_update_0_write27 = in0.in0_in0_update_0_write27_to_average_rd27.peek(/* one reader or all rams */ 0);
  return value_in0_in0_update_0_write27;
  return 0;
}

inline hw_uint<16> average_rd28_select(in0_cache& in0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // average_rd28 read pattern: { average_update_0[d0, d1] -> in0[28 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { in0_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_in0_in0_update_0_write28 = in0.in0_in0_update_0_write28_to_average_rd28.peek(/* one reader or all rams */ 0);
  return value_in0_in0_update_0_write28;
  return 0;
}

inline hw_uint<16> average_rd29_select(in0_cache& in0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // average_rd29 read pattern: { average_update_0[d0, d1] -> in0[29 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { in0_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_in0_in0_update_0_write29 = in0.in0_in0_update_0_write29_to_average_rd29.peek(/* one reader or all rams */ 0);
  return value_in0_in0_update_0_write29;
  return 0;
}

inline hw_uint<16> average_rd3_select(in0_cache& in0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // average_rd3 read pattern: { average_update_0[d0, d1] -> in0[3 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { in0_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_in0_in0_update_0_write3 = in0.in0_in0_update_0_write3_to_average_rd3.peek(/* one reader or all rams */ 0);
  return value_in0_in0_update_0_write3;
  return 0;
}

inline hw_uint<16> average_rd30_select(in0_cache& in0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // average_rd30 read pattern: { average_update_0[d0, d1] -> in0[30 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { in0_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_in0_in0_update_0_write30 = in0.in0_in0_update_0_write30_to_average_rd30.peek(/* one reader or all rams */ 0);
  return value_in0_in0_update_0_write30;
  return 0;
}

inline hw_uint<16> average_rd31_select(in0_cache& in0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // average_rd31 read pattern: { average_update_0[d0, d1] -> in0[31 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { in0_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_in0_in0_update_0_write31 = in0.in0_in0_update_0_write31_to_average_rd31.peek(/* one reader or all rams */ 0);
  return value_in0_in0_update_0_write31;
  return 0;
}

inline hw_uint<16> average_rd4_select(in0_cache& in0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // average_rd4 read pattern: { average_update_0[d0, d1] -> in0[4 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { in0_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_in0_in0_update_0_write4 = in0.in0_in0_update_0_write4_to_average_rd4.peek(/* one reader or all rams */ 0);
  return value_in0_in0_update_0_write4;
  return 0;
}

inline hw_uint<16> average_rd5_select(in0_cache& in0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // average_rd5 read pattern: { average_update_0[d0, d1] -> in0[5 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { in0_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_in0_in0_update_0_write5 = in0.in0_in0_update_0_write5_to_average_rd5.peek(/* one reader or all rams */ 0);
  return value_in0_in0_update_0_write5;
  return 0;
}

inline hw_uint<16> average_rd6_select(in0_cache& in0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // average_rd6 read pattern: { average_update_0[d0, d1] -> in0[6 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { in0_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_in0_in0_update_0_write6 = in0.in0_in0_update_0_write6_to_average_rd6.peek(/* one reader or all rams */ 0);
  return value_in0_in0_update_0_write6;
  return 0;
}

inline hw_uint<16> average_rd7_select(in0_cache& in0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // average_rd7 read pattern: { average_update_0[d0, d1] -> in0[7 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { in0_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_in0_in0_update_0_write7 = in0.in0_in0_update_0_write7_to_average_rd7.peek(/* one reader or all rams */ 0);
  return value_in0_in0_update_0_write7;
  return 0;
}

inline hw_uint<16> average_rd8_select(in0_cache& in0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // average_rd8 read pattern: { average_update_0[d0, d1] -> in0[8 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { in0_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_in0_in0_update_0_write8 = in0.in0_in0_update_0_write8_to_average_rd8.peek(/* one reader or all rams */ 0);
  return value_in0_in0_update_0_write8;
  return 0;
}

inline hw_uint<16> average_rd9_select(in0_cache& in0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // average_rd9 read pattern: { average_update_0[d0, d1] -> in0[9 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { in0_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_in0_in0_update_0_write9 = in0.in0_in0_update_0_write9_to_average_rd9.peek(/* one reader or all rams */ 0);
  return value_in0_in0_update_0_write9;
  return 0;
}

// # of bundles = 2
// average_update_0_read
//	average_rd0
//	average_rd1
//	average_rd2
//	average_rd3
//	average_rd4
//	average_rd5
//	average_rd6
//	average_rd7
//	average_rd8
//	average_rd9
//	average_rd10
//	average_rd11
//	average_rd12
//	average_rd13
//	average_rd14
//	average_rd15
//	average_rd16
//	average_rd17
//	average_rd18
//	average_rd19
//	average_rd20
//	average_rd21
//	average_rd22
//	average_rd23
//	average_rd24
//	average_rd25
//	average_rd26
//	average_rd27
//	average_rd28
//	average_rd29
//	average_rd30
//	average_rd31
inline hw_uint<512> in0_average_update_0_read_bundle_read(in0_cache& in0, int d0, int d1, int dynamic_address) {
  // # of ports in bundle: 32
    // average_rd0
    // average_rd1
    // average_rd2
    // average_rd3
    // average_rd4
    // average_rd5
    // average_rd6
    // average_rd7
    // average_rd8
    // average_rd9
    // average_rd10
    // average_rd11
    // average_rd12
    // average_rd13
    // average_rd14
    // average_rd15
    // average_rd16
    // average_rd17
    // average_rd18
    // average_rd19
    // average_rd20
    // average_rd21
    // average_rd22
    // average_rd23
    // average_rd24
    // average_rd25
    // average_rd26
    // average_rd27
    // average_rd28
    // average_rd29
    // average_rd30
    // average_rd31

	hw_uint<512> result;
	hw_uint<16> average_rd0_res = average_rd0_select(in0, d0, d1, dynamic_address);
	set_at<0, 512>(result, average_rd0_res);
	hw_uint<16> average_rd1_res = average_rd1_select(in0, d0, d1, dynamic_address);
	set_at<16, 512>(result, average_rd1_res);
	hw_uint<16> average_rd2_res = average_rd2_select(in0, d0, d1, dynamic_address);
	set_at<32, 512>(result, average_rd2_res);
	hw_uint<16> average_rd3_res = average_rd3_select(in0, d0, d1, dynamic_address);
	set_at<48, 512>(result, average_rd3_res);
	hw_uint<16> average_rd4_res = average_rd4_select(in0, d0, d1, dynamic_address);
	set_at<64, 512>(result, average_rd4_res);
	hw_uint<16> average_rd5_res = average_rd5_select(in0, d0, d1, dynamic_address);
	set_at<80, 512>(result, average_rd5_res);
	hw_uint<16> average_rd6_res = average_rd6_select(in0, d0, d1, dynamic_address);
	set_at<96, 512>(result, average_rd6_res);
	hw_uint<16> average_rd7_res = average_rd7_select(in0, d0, d1, dynamic_address);
	set_at<112, 512>(result, average_rd7_res);
	hw_uint<16> average_rd8_res = average_rd8_select(in0, d0, d1, dynamic_address);
	set_at<128, 512>(result, average_rd8_res);
	hw_uint<16> average_rd9_res = average_rd9_select(in0, d0, d1, dynamic_address);
	set_at<144, 512>(result, average_rd9_res);
	hw_uint<16> average_rd10_res = average_rd10_select(in0, d0, d1, dynamic_address);
	set_at<160, 512>(result, average_rd10_res);
	hw_uint<16> average_rd11_res = average_rd11_select(in0, d0, d1, dynamic_address);
	set_at<176, 512>(result, average_rd11_res);
	hw_uint<16> average_rd12_res = average_rd12_select(in0, d0, d1, dynamic_address);
	set_at<192, 512>(result, average_rd12_res);
	hw_uint<16> average_rd13_res = average_rd13_select(in0, d0, d1, dynamic_address);
	set_at<208, 512>(result, average_rd13_res);
	hw_uint<16> average_rd14_res = average_rd14_select(in0, d0, d1, dynamic_address);
	set_at<224, 512>(result, average_rd14_res);
	hw_uint<16> average_rd15_res = average_rd15_select(in0, d0, d1, dynamic_address);
	set_at<240, 512>(result, average_rd15_res);
	hw_uint<16> average_rd16_res = average_rd16_select(in0, d0, d1, dynamic_address);
	set_at<256, 512>(result, average_rd16_res);
	hw_uint<16> average_rd17_res = average_rd17_select(in0, d0, d1, dynamic_address);
	set_at<272, 512>(result, average_rd17_res);
	hw_uint<16> average_rd18_res = average_rd18_select(in0, d0, d1, dynamic_address);
	set_at<288, 512>(result, average_rd18_res);
	hw_uint<16> average_rd19_res = average_rd19_select(in0, d0, d1, dynamic_address);
	set_at<304, 512>(result, average_rd19_res);
	hw_uint<16> average_rd20_res = average_rd20_select(in0, d0, d1, dynamic_address);
	set_at<320, 512>(result, average_rd20_res);
	hw_uint<16> average_rd21_res = average_rd21_select(in0, d0, d1, dynamic_address);
	set_at<336, 512>(result, average_rd21_res);
	hw_uint<16> average_rd22_res = average_rd22_select(in0, d0, d1, dynamic_address);
	set_at<352, 512>(result, average_rd22_res);
	hw_uint<16> average_rd23_res = average_rd23_select(in0, d0, d1, dynamic_address);
	set_at<368, 512>(result, average_rd23_res);
	hw_uint<16> average_rd24_res = average_rd24_select(in0, d0, d1, dynamic_address);
	set_at<384, 512>(result, average_rd24_res);
	hw_uint<16> average_rd25_res = average_rd25_select(in0, d0, d1, dynamic_address);
	set_at<400, 512>(result, average_rd25_res);
	hw_uint<16> average_rd26_res = average_rd26_select(in0, d0, d1, dynamic_address);
	set_at<416, 512>(result, average_rd26_res);
	hw_uint<16> average_rd27_res = average_rd27_select(in0, d0, d1, dynamic_address);
	set_at<432, 512>(result, average_rd27_res);
	hw_uint<16> average_rd28_res = average_rd28_select(in0, d0, d1, dynamic_address);
	set_at<448, 512>(result, average_rd28_res);
	hw_uint<16> average_rd29_res = average_rd29_select(in0, d0, d1, dynamic_address);
	set_at<464, 512>(result, average_rd29_res);
	hw_uint<16> average_rd30_res = average_rd30_select(in0, d0, d1, dynamic_address);
	set_at<480, 512>(result, average_rd30_res);
	hw_uint<16> average_rd31_res = average_rd31_select(in0, d0, d1, dynamic_address);
	set_at<496, 512>(result, average_rd31_res);
	return result;
}

// in0_update_0_write
//	in0_in0_update_0_write0
//	in0_in0_update_0_write1
//	in0_in0_update_0_write2
//	in0_in0_update_0_write3
//	in0_in0_update_0_write4
//	in0_in0_update_0_write5
//	in0_in0_update_0_write6
//	in0_in0_update_0_write7
//	in0_in0_update_0_write8
//	in0_in0_update_0_write9
//	in0_in0_update_0_write10
//	in0_in0_update_0_write11
//	in0_in0_update_0_write12
//	in0_in0_update_0_write13
//	in0_in0_update_0_write14
//	in0_in0_update_0_write15
//	in0_in0_update_0_write16
//	in0_in0_update_0_write17
//	in0_in0_update_0_write18
//	in0_in0_update_0_write19
//	in0_in0_update_0_write20
//	in0_in0_update_0_write21
//	in0_in0_update_0_write22
//	in0_in0_update_0_write23
//	in0_in0_update_0_write24
//	in0_in0_update_0_write25
//	in0_in0_update_0_write26
//	in0_in0_update_0_write27
//	in0_in0_update_0_write28
//	in0_in0_update_0_write29
//	in0_in0_update_0_write30
//	in0_in0_update_0_write31
inline void in0_in0_update_0_write_bundle_write(hw_uint<512>& in0_update_0_write, in0_cache& in0, int d0, int d1, int dynamic_address) {
	hw_uint<16> in0_in0_update_0_write0_res = in0_update_0_write.extract<0, 15>();
	in0_in0_update_0_write0_write(in0_in0_update_0_write0_res, in0, d0, d1, dynamic_address);
	hw_uint<16> in0_in0_update_0_write1_res = in0_update_0_write.extract<16, 31>();
	in0_in0_update_0_write1_write(in0_in0_update_0_write1_res, in0, d0, d1, dynamic_address);
	hw_uint<16> in0_in0_update_0_write2_res = in0_update_0_write.extract<32, 47>();
	in0_in0_update_0_write2_write(in0_in0_update_0_write2_res, in0, d0, d1, dynamic_address);
	hw_uint<16> in0_in0_update_0_write3_res = in0_update_0_write.extract<48, 63>();
	in0_in0_update_0_write3_write(in0_in0_update_0_write3_res, in0, d0, d1, dynamic_address);
	hw_uint<16> in0_in0_update_0_write4_res = in0_update_0_write.extract<64, 79>();
	in0_in0_update_0_write4_write(in0_in0_update_0_write4_res, in0, d0, d1, dynamic_address);
	hw_uint<16> in0_in0_update_0_write5_res = in0_update_0_write.extract<80, 95>();
	in0_in0_update_0_write5_write(in0_in0_update_0_write5_res, in0, d0, d1, dynamic_address);
	hw_uint<16> in0_in0_update_0_write6_res = in0_update_0_write.extract<96, 111>();
	in0_in0_update_0_write6_write(in0_in0_update_0_write6_res, in0, d0, d1, dynamic_address);
	hw_uint<16> in0_in0_update_0_write7_res = in0_update_0_write.extract<112, 127>();
	in0_in0_update_0_write7_write(in0_in0_update_0_write7_res, in0, d0, d1, dynamic_address);
	hw_uint<16> in0_in0_update_0_write8_res = in0_update_0_write.extract<128, 143>();
	in0_in0_update_0_write8_write(in0_in0_update_0_write8_res, in0, d0, d1, dynamic_address);
	hw_uint<16> in0_in0_update_0_write9_res = in0_update_0_write.extract<144, 159>();
	in0_in0_update_0_write9_write(in0_in0_update_0_write9_res, in0, d0, d1, dynamic_address);
	hw_uint<16> in0_in0_update_0_write10_res = in0_update_0_write.extract<160, 175>();
	in0_in0_update_0_write10_write(in0_in0_update_0_write10_res, in0, d0, d1, dynamic_address);
	hw_uint<16> in0_in0_update_0_write11_res = in0_update_0_write.extract<176, 191>();
	in0_in0_update_0_write11_write(in0_in0_update_0_write11_res, in0, d0, d1, dynamic_address);
	hw_uint<16> in0_in0_update_0_write12_res = in0_update_0_write.extract<192, 207>();
	in0_in0_update_0_write12_write(in0_in0_update_0_write12_res, in0, d0, d1, dynamic_address);
	hw_uint<16> in0_in0_update_0_write13_res = in0_update_0_write.extract<208, 223>();
	in0_in0_update_0_write13_write(in0_in0_update_0_write13_res, in0, d0, d1, dynamic_address);
	hw_uint<16> in0_in0_update_0_write14_res = in0_update_0_write.extract<224, 239>();
	in0_in0_update_0_write14_write(in0_in0_update_0_write14_res, in0, d0, d1, dynamic_address);
	hw_uint<16> in0_in0_update_0_write15_res = in0_update_0_write.extract<240, 255>();
	in0_in0_update_0_write15_write(in0_in0_update_0_write15_res, in0, d0, d1, dynamic_address);
	hw_uint<16> in0_in0_update_0_write16_res = in0_update_0_write.extract<256, 271>();
	in0_in0_update_0_write16_write(in0_in0_update_0_write16_res, in0, d0, d1, dynamic_address);
	hw_uint<16> in0_in0_update_0_write17_res = in0_update_0_write.extract<272, 287>();
	in0_in0_update_0_write17_write(in0_in0_update_0_write17_res, in0, d0, d1, dynamic_address);
	hw_uint<16> in0_in0_update_0_write18_res = in0_update_0_write.extract<288, 303>();
	in0_in0_update_0_write18_write(in0_in0_update_0_write18_res, in0, d0, d1, dynamic_address);
	hw_uint<16> in0_in0_update_0_write19_res = in0_update_0_write.extract<304, 319>();
	in0_in0_update_0_write19_write(in0_in0_update_0_write19_res, in0, d0, d1, dynamic_address);
	hw_uint<16> in0_in0_update_0_write20_res = in0_update_0_write.extract<320, 335>();
	in0_in0_update_0_write20_write(in0_in0_update_0_write20_res, in0, d0, d1, dynamic_address);
	hw_uint<16> in0_in0_update_0_write21_res = in0_update_0_write.extract<336, 351>();
	in0_in0_update_0_write21_write(in0_in0_update_0_write21_res, in0, d0, d1, dynamic_address);
	hw_uint<16> in0_in0_update_0_write22_res = in0_update_0_write.extract<352, 367>();
	in0_in0_update_0_write22_write(in0_in0_update_0_write22_res, in0, d0, d1, dynamic_address);
	hw_uint<16> in0_in0_update_0_write23_res = in0_update_0_write.extract<368, 383>();
	in0_in0_update_0_write23_write(in0_in0_update_0_write23_res, in0, d0, d1, dynamic_address);
	hw_uint<16> in0_in0_update_0_write24_res = in0_update_0_write.extract<384, 399>();
	in0_in0_update_0_write24_write(in0_in0_update_0_write24_res, in0, d0, d1, dynamic_address);
	hw_uint<16> in0_in0_update_0_write25_res = in0_update_0_write.extract<400, 415>();
	in0_in0_update_0_write25_write(in0_in0_update_0_write25_res, in0, d0, d1, dynamic_address);
	hw_uint<16> in0_in0_update_0_write26_res = in0_update_0_write.extract<416, 431>();
	in0_in0_update_0_write26_write(in0_in0_update_0_write26_res, in0, d0, d1, dynamic_address);
	hw_uint<16> in0_in0_update_0_write27_res = in0_update_0_write.extract<432, 447>();
	in0_in0_update_0_write27_write(in0_in0_update_0_write27_res, in0, d0, d1, dynamic_address);
	hw_uint<16> in0_in0_update_0_write28_res = in0_update_0_write.extract<448, 463>();
	in0_in0_update_0_write28_write(in0_in0_update_0_write28_res, in0, d0, d1, dynamic_address);
	hw_uint<16> in0_in0_update_0_write29_res = in0_update_0_write.extract<464, 479>();
	in0_in0_update_0_write29_write(in0_in0_update_0_write29_res, in0, d0, d1, dynamic_address);
	hw_uint<16> in0_in0_update_0_write30_res = in0_update_0_write.extract<480, 495>();
	in0_in0_update_0_write30_write(in0_in0_update_0_write30_res, in0, d0, d1, dynamic_address);
	hw_uint<16> in0_in0_update_0_write31_res = in0_update_0_write.extract<496, 511>();
	in0_in0_update_0_write31_write(in0_in0_update_0_write31_res, in0, d0, d1, dynamic_address);
}

#include "hw_classes.h"

struct in1_in1_update_0_write0_to_average_rd0_cache {
	// RAM Box: {[0, 1888], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in1_in1_update_0_write1_to_average_rd1_cache {
	// RAM Box: {[1, 1889], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in1_in1_update_0_write10_to_average_rd10_cache {
	// RAM Box: {[10, 1898], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in1_in1_update_0_write11_to_average_rd11_cache {
	// RAM Box: {[11, 1899], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in1_in1_update_0_write12_to_average_rd12_cache {
	// RAM Box: {[12, 1900], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in1_in1_update_0_write13_to_average_rd13_cache {
	// RAM Box: {[13, 1901], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in1_in1_update_0_write14_to_average_rd14_cache {
	// RAM Box: {[14, 1902], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in1_in1_update_0_write15_to_average_rd15_cache {
	// RAM Box: {[15, 1903], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in1_in1_update_0_write16_to_average_rd16_cache {
	// RAM Box: {[16, 1904], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in1_in1_update_0_write17_to_average_rd17_cache {
	// RAM Box: {[17, 1905], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in1_in1_update_0_write18_to_average_rd18_cache {
	// RAM Box: {[18, 1906], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in1_in1_update_0_write19_to_average_rd19_cache {
	// RAM Box: {[19, 1907], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in1_in1_update_0_write2_to_average_rd2_cache {
	// RAM Box: {[2, 1890], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in1_in1_update_0_write20_to_average_rd20_cache {
	// RAM Box: {[20, 1908], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in1_in1_update_0_write21_to_average_rd21_cache {
	// RAM Box: {[21, 1909], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in1_in1_update_0_write22_to_average_rd22_cache {
	// RAM Box: {[22, 1910], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in1_in1_update_0_write23_to_average_rd23_cache {
	// RAM Box: {[23, 1911], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in1_in1_update_0_write24_to_average_rd24_cache {
	// RAM Box: {[24, 1912], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in1_in1_update_0_write25_to_average_rd25_cache {
	// RAM Box: {[25, 1913], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in1_in1_update_0_write26_to_average_rd26_cache {
	// RAM Box: {[26, 1914], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in1_in1_update_0_write27_to_average_rd27_cache {
	// RAM Box: {[27, 1915], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in1_in1_update_0_write28_to_average_rd28_cache {
	// RAM Box: {[28, 1916], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in1_in1_update_0_write29_to_average_rd29_cache {
	// RAM Box: {[29, 1917], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in1_in1_update_0_write3_to_average_rd3_cache {
	// RAM Box: {[3, 1891], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in1_in1_update_0_write30_to_average_rd30_cache {
	// RAM Box: {[30, 1918], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in1_in1_update_0_write31_to_average_rd31_cache {
	// RAM Box: {[31, 1919], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in1_in1_update_0_write4_to_average_rd4_cache {
	// RAM Box: {[4, 1892], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in1_in1_update_0_write5_to_average_rd5_cache {
	// RAM Box: {[5, 1893], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in1_in1_update_0_write6_to_average_rd6_cache {
	// RAM Box: {[6, 1894], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in1_in1_update_0_write7_to_average_rd7_cache {
	// RAM Box: {[7, 1895], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in1_in1_update_0_write8_to_average_rd8_cache {
	// RAM Box: {[8, 1896], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in1_in1_update_0_write9_to_average_rd9_cache {
	// RAM Box: {[9, 1897], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in1_cache {
  in1_in1_update_0_write0_to_average_rd0_cache in1_in1_update_0_write0_to_average_rd0;
  in1_in1_update_0_write1_to_average_rd1_cache in1_in1_update_0_write1_to_average_rd1;
  in1_in1_update_0_write10_to_average_rd10_cache in1_in1_update_0_write10_to_average_rd10;
  in1_in1_update_0_write11_to_average_rd11_cache in1_in1_update_0_write11_to_average_rd11;
  in1_in1_update_0_write12_to_average_rd12_cache in1_in1_update_0_write12_to_average_rd12;
  in1_in1_update_0_write13_to_average_rd13_cache in1_in1_update_0_write13_to_average_rd13;
  in1_in1_update_0_write14_to_average_rd14_cache in1_in1_update_0_write14_to_average_rd14;
  in1_in1_update_0_write15_to_average_rd15_cache in1_in1_update_0_write15_to_average_rd15;
  in1_in1_update_0_write16_to_average_rd16_cache in1_in1_update_0_write16_to_average_rd16;
  in1_in1_update_0_write17_to_average_rd17_cache in1_in1_update_0_write17_to_average_rd17;
  in1_in1_update_0_write18_to_average_rd18_cache in1_in1_update_0_write18_to_average_rd18;
  in1_in1_update_0_write19_to_average_rd19_cache in1_in1_update_0_write19_to_average_rd19;
  in1_in1_update_0_write2_to_average_rd2_cache in1_in1_update_0_write2_to_average_rd2;
  in1_in1_update_0_write20_to_average_rd20_cache in1_in1_update_0_write20_to_average_rd20;
  in1_in1_update_0_write21_to_average_rd21_cache in1_in1_update_0_write21_to_average_rd21;
  in1_in1_update_0_write22_to_average_rd22_cache in1_in1_update_0_write22_to_average_rd22;
  in1_in1_update_0_write23_to_average_rd23_cache in1_in1_update_0_write23_to_average_rd23;
  in1_in1_update_0_write24_to_average_rd24_cache in1_in1_update_0_write24_to_average_rd24;
  in1_in1_update_0_write25_to_average_rd25_cache in1_in1_update_0_write25_to_average_rd25;
  in1_in1_update_0_write26_to_average_rd26_cache in1_in1_update_0_write26_to_average_rd26;
  in1_in1_update_0_write27_to_average_rd27_cache in1_in1_update_0_write27_to_average_rd27;
  in1_in1_update_0_write28_to_average_rd28_cache in1_in1_update_0_write28_to_average_rd28;
  in1_in1_update_0_write29_to_average_rd29_cache in1_in1_update_0_write29_to_average_rd29;
  in1_in1_update_0_write3_to_average_rd3_cache in1_in1_update_0_write3_to_average_rd3;
  in1_in1_update_0_write30_to_average_rd30_cache in1_in1_update_0_write30_to_average_rd30;
  in1_in1_update_0_write31_to_average_rd31_cache in1_in1_update_0_write31_to_average_rd31;
  in1_in1_update_0_write4_to_average_rd4_cache in1_in1_update_0_write4_to_average_rd4;
  in1_in1_update_0_write5_to_average_rd5_cache in1_in1_update_0_write5_to_average_rd5;
  in1_in1_update_0_write6_to_average_rd6_cache in1_in1_update_0_write6_to_average_rd6;
  in1_in1_update_0_write7_to_average_rd7_cache in1_in1_update_0_write7_to_average_rd7;
  in1_in1_update_0_write8_to_average_rd8_cache in1_in1_update_0_write8_to_average_rd8;
  in1_in1_update_0_write9_to_average_rd9_cache in1_in1_update_0_write9_to_average_rd9;
};



inline void in1_in1_update_0_write0_write(hw_uint<16>& in1_in1_update_0_write0, in1_cache& in1, int d0, int d1, int dynamic_address) {
  in1.in1_in1_update_0_write0_to_average_rd0.push(in1_in1_update_0_write0);
}

inline void in1_in1_update_0_write1_write(hw_uint<16>& in1_in1_update_0_write1, in1_cache& in1, int d0, int d1, int dynamic_address) {
  in1.in1_in1_update_0_write1_to_average_rd1.push(in1_in1_update_0_write1);
}

inline void in1_in1_update_0_write10_write(hw_uint<16>& in1_in1_update_0_write10, in1_cache& in1, int d0, int d1, int dynamic_address) {
  in1.in1_in1_update_0_write10_to_average_rd10.push(in1_in1_update_0_write10);
}

inline void in1_in1_update_0_write11_write(hw_uint<16>& in1_in1_update_0_write11, in1_cache& in1, int d0, int d1, int dynamic_address) {
  in1.in1_in1_update_0_write11_to_average_rd11.push(in1_in1_update_0_write11);
}

inline void in1_in1_update_0_write12_write(hw_uint<16>& in1_in1_update_0_write12, in1_cache& in1, int d0, int d1, int dynamic_address) {
  in1.in1_in1_update_0_write12_to_average_rd12.push(in1_in1_update_0_write12);
}

inline void in1_in1_update_0_write13_write(hw_uint<16>& in1_in1_update_0_write13, in1_cache& in1, int d0, int d1, int dynamic_address) {
  in1.in1_in1_update_0_write13_to_average_rd13.push(in1_in1_update_0_write13);
}

inline void in1_in1_update_0_write14_write(hw_uint<16>& in1_in1_update_0_write14, in1_cache& in1, int d0, int d1, int dynamic_address) {
  in1.in1_in1_update_0_write14_to_average_rd14.push(in1_in1_update_0_write14);
}

inline void in1_in1_update_0_write15_write(hw_uint<16>& in1_in1_update_0_write15, in1_cache& in1, int d0, int d1, int dynamic_address) {
  in1.in1_in1_update_0_write15_to_average_rd15.push(in1_in1_update_0_write15);
}

inline void in1_in1_update_0_write16_write(hw_uint<16>& in1_in1_update_0_write16, in1_cache& in1, int d0, int d1, int dynamic_address) {
  in1.in1_in1_update_0_write16_to_average_rd16.push(in1_in1_update_0_write16);
}

inline void in1_in1_update_0_write17_write(hw_uint<16>& in1_in1_update_0_write17, in1_cache& in1, int d0, int d1, int dynamic_address) {
  in1.in1_in1_update_0_write17_to_average_rd17.push(in1_in1_update_0_write17);
}

inline void in1_in1_update_0_write18_write(hw_uint<16>& in1_in1_update_0_write18, in1_cache& in1, int d0, int d1, int dynamic_address) {
  in1.in1_in1_update_0_write18_to_average_rd18.push(in1_in1_update_0_write18);
}

inline void in1_in1_update_0_write19_write(hw_uint<16>& in1_in1_update_0_write19, in1_cache& in1, int d0, int d1, int dynamic_address) {
  in1.in1_in1_update_0_write19_to_average_rd19.push(in1_in1_update_0_write19);
}

inline void in1_in1_update_0_write2_write(hw_uint<16>& in1_in1_update_0_write2, in1_cache& in1, int d0, int d1, int dynamic_address) {
  in1.in1_in1_update_0_write2_to_average_rd2.push(in1_in1_update_0_write2);
}

inline void in1_in1_update_0_write20_write(hw_uint<16>& in1_in1_update_0_write20, in1_cache& in1, int d0, int d1, int dynamic_address) {
  in1.in1_in1_update_0_write20_to_average_rd20.push(in1_in1_update_0_write20);
}

inline void in1_in1_update_0_write21_write(hw_uint<16>& in1_in1_update_0_write21, in1_cache& in1, int d0, int d1, int dynamic_address) {
  in1.in1_in1_update_0_write21_to_average_rd21.push(in1_in1_update_0_write21);
}

inline void in1_in1_update_0_write22_write(hw_uint<16>& in1_in1_update_0_write22, in1_cache& in1, int d0, int d1, int dynamic_address) {
  in1.in1_in1_update_0_write22_to_average_rd22.push(in1_in1_update_0_write22);
}

inline void in1_in1_update_0_write23_write(hw_uint<16>& in1_in1_update_0_write23, in1_cache& in1, int d0, int d1, int dynamic_address) {
  in1.in1_in1_update_0_write23_to_average_rd23.push(in1_in1_update_0_write23);
}

inline void in1_in1_update_0_write24_write(hw_uint<16>& in1_in1_update_0_write24, in1_cache& in1, int d0, int d1, int dynamic_address) {
  in1.in1_in1_update_0_write24_to_average_rd24.push(in1_in1_update_0_write24);
}

inline void in1_in1_update_0_write25_write(hw_uint<16>& in1_in1_update_0_write25, in1_cache& in1, int d0, int d1, int dynamic_address) {
  in1.in1_in1_update_0_write25_to_average_rd25.push(in1_in1_update_0_write25);
}

inline void in1_in1_update_0_write26_write(hw_uint<16>& in1_in1_update_0_write26, in1_cache& in1, int d0, int d1, int dynamic_address) {
  in1.in1_in1_update_0_write26_to_average_rd26.push(in1_in1_update_0_write26);
}

inline void in1_in1_update_0_write27_write(hw_uint<16>& in1_in1_update_0_write27, in1_cache& in1, int d0, int d1, int dynamic_address) {
  in1.in1_in1_update_0_write27_to_average_rd27.push(in1_in1_update_0_write27);
}

inline void in1_in1_update_0_write28_write(hw_uint<16>& in1_in1_update_0_write28, in1_cache& in1, int d0, int d1, int dynamic_address) {
  in1.in1_in1_update_0_write28_to_average_rd28.push(in1_in1_update_0_write28);
}

inline void in1_in1_update_0_write29_write(hw_uint<16>& in1_in1_update_0_write29, in1_cache& in1, int d0, int d1, int dynamic_address) {
  in1.in1_in1_update_0_write29_to_average_rd29.push(in1_in1_update_0_write29);
}

inline void in1_in1_update_0_write3_write(hw_uint<16>& in1_in1_update_0_write3, in1_cache& in1, int d0, int d1, int dynamic_address) {
  in1.in1_in1_update_0_write3_to_average_rd3.push(in1_in1_update_0_write3);
}

inline void in1_in1_update_0_write30_write(hw_uint<16>& in1_in1_update_0_write30, in1_cache& in1, int d0, int d1, int dynamic_address) {
  in1.in1_in1_update_0_write30_to_average_rd30.push(in1_in1_update_0_write30);
}

inline void in1_in1_update_0_write31_write(hw_uint<16>& in1_in1_update_0_write31, in1_cache& in1, int d0, int d1, int dynamic_address) {
  in1.in1_in1_update_0_write31_to_average_rd31.push(in1_in1_update_0_write31);
}

inline void in1_in1_update_0_write4_write(hw_uint<16>& in1_in1_update_0_write4, in1_cache& in1, int d0, int d1, int dynamic_address) {
  in1.in1_in1_update_0_write4_to_average_rd4.push(in1_in1_update_0_write4);
}

inline void in1_in1_update_0_write5_write(hw_uint<16>& in1_in1_update_0_write5, in1_cache& in1, int d0, int d1, int dynamic_address) {
  in1.in1_in1_update_0_write5_to_average_rd5.push(in1_in1_update_0_write5);
}

inline void in1_in1_update_0_write6_write(hw_uint<16>& in1_in1_update_0_write6, in1_cache& in1, int d0, int d1, int dynamic_address) {
  in1.in1_in1_update_0_write6_to_average_rd6.push(in1_in1_update_0_write6);
}

inline void in1_in1_update_0_write7_write(hw_uint<16>& in1_in1_update_0_write7, in1_cache& in1, int d0, int d1, int dynamic_address) {
  in1.in1_in1_update_0_write7_to_average_rd7.push(in1_in1_update_0_write7);
}

inline void in1_in1_update_0_write8_write(hw_uint<16>& in1_in1_update_0_write8, in1_cache& in1, int d0, int d1, int dynamic_address) {
  in1.in1_in1_update_0_write8_to_average_rd8.push(in1_in1_update_0_write8);
}

inline void in1_in1_update_0_write9_write(hw_uint<16>& in1_in1_update_0_write9, in1_cache& in1, int d0, int d1, int dynamic_address) {
  in1.in1_in1_update_0_write9_to_average_rd9.push(in1_in1_update_0_write9);
}

inline hw_uint<16> average_rd0_select(in1_cache& in1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // average_rd0 read pattern: { average_update_0[d0, d1] -> in1[32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { in1_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_in1_in1_update_0_write0 = in1.in1_in1_update_0_write0_to_average_rd0.peek(/* one reader or all rams */ 0);
  return value_in1_in1_update_0_write0;
  return 0;
}

inline hw_uint<16> average_rd1_select(in1_cache& in1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // average_rd1 read pattern: { average_update_0[d0, d1] -> in1[1 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { in1_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_in1_in1_update_0_write1 = in1.in1_in1_update_0_write1_to_average_rd1.peek(/* one reader or all rams */ 0);
  return value_in1_in1_update_0_write1;
  return 0;
}

inline hw_uint<16> average_rd10_select(in1_cache& in1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // average_rd10 read pattern: { average_update_0[d0, d1] -> in1[10 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { in1_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_in1_in1_update_0_write10 = in1.in1_in1_update_0_write10_to_average_rd10.peek(/* one reader or all rams */ 0);
  return value_in1_in1_update_0_write10;
  return 0;
}

inline hw_uint<16> average_rd11_select(in1_cache& in1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // average_rd11 read pattern: { average_update_0[d0, d1] -> in1[11 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { in1_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_in1_in1_update_0_write11 = in1.in1_in1_update_0_write11_to_average_rd11.peek(/* one reader or all rams */ 0);
  return value_in1_in1_update_0_write11;
  return 0;
}

inline hw_uint<16> average_rd12_select(in1_cache& in1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // average_rd12 read pattern: { average_update_0[d0, d1] -> in1[12 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { in1_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_in1_in1_update_0_write12 = in1.in1_in1_update_0_write12_to_average_rd12.peek(/* one reader or all rams */ 0);
  return value_in1_in1_update_0_write12;
  return 0;
}

inline hw_uint<16> average_rd13_select(in1_cache& in1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // average_rd13 read pattern: { average_update_0[d0, d1] -> in1[13 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { in1_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_in1_in1_update_0_write13 = in1.in1_in1_update_0_write13_to_average_rd13.peek(/* one reader or all rams */ 0);
  return value_in1_in1_update_0_write13;
  return 0;
}

inline hw_uint<16> average_rd14_select(in1_cache& in1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // average_rd14 read pattern: { average_update_0[d0, d1] -> in1[14 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { in1_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_in1_in1_update_0_write14 = in1.in1_in1_update_0_write14_to_average_rd14.peek(/* one reader or all rams */ 0);
  return value_in1_in1_update_0_write14;
  return 0;
}

inline hw_uint<16> average_rd15_select(in1_cache& in1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // average_rd15 read pattern: { average_update_0[d0, d1] -> in1[15 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { in1_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_in1_in1_update_0_write15 = in1.in1_in1_update_0_write15_to_average_rd15.peek(/* one reader or all rams */ 0);
  return value_in1_in1_update_0_write15;
  return 0;
}

inline hw_uint<16> average_rd16_select(in1_cache& in1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // average_rd16 read pattern: { average_update_0[d0, d1] -> in1[16 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { in1_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_in1_in1_update_0_write16 = in1.in1_in1_update_0_write16_to_average_rd16.peek(/* one reader or all rams */ 0);
  return value_in1_in1_update_0_write16;
  return 0;
}

inline hw_uint<16> average_rd17_select(in1_cache& in1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // average_rd17 read pattern: { average_update_0[d0, d1] -> in1[17 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { in1_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_in1_in1_update_0_write17 = in1.in1_in1_update_0_write17_to_average_rd17.peek(/* one reader or all rams */ 0);
  return value_in1_in1_update_0_write17;
  return 0;
}

inline hw_uint<16> average_rd18_select(in1_cache& in1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // average_rd18 read pattern: { average_update_0[d0, d1] -> in1[18 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { in1_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_in1_in1_update_0_write18 = in1.in1_in1_update_0_write18_to_average_rd18.peek(/* one reader or all rams */ 0);
  return value_in1_in1_update_0_write18;
  return 0;
}

inline hw_uint<16> average_rd19_select(in1_cache& in1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // average_rd19 read pattern: { average_update_0[d0, d1] -> in1[19 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { in1_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_in1_in1_update_0_write19 = in1.in1_in1_update_0_write19_to_average_rd19.peek(/* one reader or all rams */ 0);
  return value_in1_in1_update_0_write19;
  return 0;
}

inline hw_uint<16> average_rd2_select(in1_cache& in1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // average_rd2 read pattern: { average_update_0[d0, d1] -> in1[2 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { in1_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_in1_in1_update_0_write2 = in1.in1_in1_update_0_write2_to_average_rd2.peek(/* one reader or all rams */ 0);
  return value_in1_in1_update_0_write2;
  return 0;
}

inline hw_uint<16> average_rd20_select(in1_cache& in1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // average_rd20 read pattern: { average_update_0[d0, d1] -> in1[20 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { in1_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_in1_in1_update_0_write20 = in1.in1_in1_update_0_write20_to_average_rd20.peek(/* one reader or all rams */ 0);
  return value_in1_in1_update_0_write20;
  return 0;
}

inline hw_uint<16> average_rd21_select(in1_cache& in1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // average_rd21 read pattern: { average_update_0[d0, d1] -> in1[21 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { in1_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_in1_in1_update_0_write21 = in1.in1_in1_update_0_write21_to_average_rd21.peek(/* one reader or all rams */ 0);
  return value_in1_in1_update_0_write21;
  return 0;
}

inline hw_uint<16> average_rd22_select(in1_cache& in1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // average_rd22 read pattern: { average_update_0[d0, d1] -> in1[22 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { in1_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_in1_in1_update_0_write22 = in1.in1_in1_update_0_write22_to_average_rd22.peek(/* one reader or all rams */ 0);
  return value_in1_in1_update_0_write22;
  return 0;
}

inline hw_uint<16> average_rd23_select(in1_cache& in1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // average_rd23 read pattern: { average_update_0[d0, d1] -> in1[23 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { in1_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_in1_in1_update_0_write23 = in1.in1_in1_update_0_write23_to_average_rd23.peek(/* one reader or all rams */ 0);
  return value_in1_in1_update_0_write23;
  return 0;
}

inline hw_uint<16> average_rd24_select(in1_cache& in1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // average_rd24 read pattern: { average_update_0[d0, d1] -> in1[24 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { in1_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_in1_in1_update_0_write24 = in1.in1_in1_update_0_write24_to_average_rd24.peek(/* one reader or all rams */ 0);
  return value_in1_in1_update_0_write24;
  return 0;
}

inline hw_uint<16> average_rd25_select(in1_cache& in1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // average_rd25 read pattern: { average_update_0[d0, d1] -> in1[25 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { in1_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_in1_in1_update_0_write25 = in1.in1_in1_update_0_write25_to_average_rd25.peek(/* one reader or all rams */ 0);
  return value_in1_in1_update_0_write25;
  return 0;
}

inline hw_uint<16> average_rd26_select(in1_cache& in1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // average_rd26 read pattern: { average_update_0[d0, d1] -> in1[26 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { in1_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_in1_in1_update_0_write26 = in1.in1_in1_update_0_write26_to_average_rd26.peek(/* one reader or all rams */ 0);
  return value_in1_in1_update_0_write26;
  return 0;
}

inline hw_uint<16> average_rd27_select(in1_cache& in1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // average_rd27 read pattern: { average_update_0[d0, d1] -> in1[27 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { in1_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_in1_in1_update_0_write27 = in1.in1_in1_update_0_write27_to_average_rd27.peek(/* one reader or all rams */ 0);
  return value_in1_in1_update_0_write27;
  return 0;
}

inline hw_uint<16> average_rd28_select(in1_cache& in1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // average_rd28 read pattern: { average_update_0[d0, d1] -> in1[28 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { in1_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_in1_in1_update_0_write28 = in1.in1_in1_update_0_write28_to_average_rd28.peek(/* one reader or all rams */ 0);
  return value_in1_in1_update_0_write28;
  return 0;
}

inline hw_uint<16> average_rd29_select(in1_cache& in1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // average_rd29 read pattern: { average_update_0[d0, d1] -> in1[29 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { in1_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_in1_in1_update_0_write29 = in1.in1_in1_update_0_write29_to_average_rd29.peek(/* one reader or all rams */ 0);
  return value_in1_in1_update_0_write29;
  return 0;
}

inline hw_uint<16> average_rd3_select(in1_cache& in1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // average_rd3 read pattern: { average_update_0[d0, d1] -> in1[3 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { in1_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_in1_in1_update_0_write3 = in1.in1_in1_update_0_write3_to_average_rd3.peek(/* one reader or all rams */ 0);
  return value_in1_in1_update_0_write3;
  return 0;
}

inline hw_uint<16> average_rd30_select(in1_cache& in1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // average_rd30 read pattern: { average_update_0[d0, d1] -> in1[30 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { in1_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_in1_in1_update_0_write30 = in1.in1_in1_update_0_write30_to_average_rd30.peek(/* one reader or all rams */ 0);
  return value_in1_in1_update_0_write30;
  return 0;
}

inline hw_uint<16> average_rd31_select(in1_cache& in1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // average_rd31 read pattern: { average_update_0[d0, d1] -> in1[31 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { in1_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_in1_in1_update_0_write31 = in1.in1_in1_update_0_write31_to_average_rd31.peek(/* one reader or all rams */ 0);
  return value_in1_in1_update_0_write31;
  return 0;
}

inline hw_uint<16> average_rd4_select(in1_cache& in1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // average_rd4 read pattern: { average_update_0[d0, d1] -> in1[4 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { in1_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_in1_in1_update_0_write4 = in1.in1_in1_update_0_write4_to_average_rd4.peek(/* one reader or all rams */ 0);
  return value_in1_in1_update_0_write4;
  return 0;
}

inline hw_uint<16> average_rd5_select(in1_cache& in1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // average_rd5 read pattern: { average_update_0[d0, d1] -> in1[5 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { in1_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_in1_in1_update_0_write5 = in1.in1_in1_update_0_write5_to_average_rd5.peek(/* one reader or all rams */ 0);
  return value_in1_in1_update_0_write5;
  return 0;
}

inline hw_uint<16> average_rd6_select(in1_cache& in1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // average_rd6 read pattern: { average_update_0[d0, d1] -> in1[6 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { in1_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_in1_in1_update_0_write6 = in1.in1_in1_update_0_write6_to_average_rd6.peek(/* one reader or all rams */ 0);
  return value_in1_in1_update_0_write6;
  return 0;
}

inline hw_uint<16> average_rd7_select(in1_cache& in1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // average_rd7 read pattern: { average_update_0[d0, d1] -> in1[7 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { in1_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_in1_in1_update_0_write7 = in1.in1_in1_update_0_write7_to_average_rd7.peek(/* one reader or all rams */ 0);
  return value_in1_in1_update_0_write7;
  return 0;
}

inline hw_uint<16> average_rd8_select(in1_cache& in1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // average_rd8 read pattern: { average_update_0[d0, d1] -> in1[8 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { in1_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_in1_in1_update_0_write8 = in1.in1_in1_update_0_write8_to_average_rd8.peek(/* one reader or all rams */ 0);
  return value_in1_in1_update_0_write8;
  return 0;
}

inline hw_uint<16> average_rd9_select(in1_cache& in1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // average_rd9 read pattern: { average_update_0[d0, d1] -> in1[9 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { in1_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_in1_in1_update_0_write9 = in1.in1_in1_update_0_write9_to_average_rd9.peek(/* one reader or all rams */ 0);
  return value_in1_in1_update_0_write9;
  return 0;
}

// # of bundles = 2
// average_update_0_read
//	average_rd0
//	average_rd1
//	average_rd2
//	average_rd3
//	average_rd4
//	average_rd5
//	average_rd6
//	average_rd7
//	average_rd8
//	average_rd9
//	average_rd10
//	average_rd11
//	average_rd12
//	average_rd13
//	average_rd14
//	average_rd15
//	average_rd16
//	average_rd17
//	average_rd18
//	average_rd19
//	average_rd20
//	average_rd21
//	average_rd22
//	average_rd23
//	average_rd24
//	average_rd25
//	average_rd26
//	average_rd27
//	average_rd28
//	average_rd29
//	average_rd30
//	average_rd31
inline hw_uint<512> in1_average_update_0_read_bundle_read(in1_cache& in1, int d0, int d1, int dynamic_address) {
  // # of ports in bundle: 32
    // average_rd0
    // average_rd1
    // average_rd2
    // average_rd3
    // average_rd4
    // average_rd5
    // average_rd6
    // average_rd7
    // average_rd8
    // average_rd9
    // average_rd10
    // average_rd11
    // average_rd12
    // average_rd13
    // average_rd14
    // average_rd15
    // average_rd16
    // average_rd17
    // average_rd18
    // average_rd19
    // average_rd20
    // average_rd21
    // average_rd22
    // average_rd23
    // average_rd24
    // average_rd25
    // average_rd26
    // average_rd27
    // average_rd28
    // average_rd29
    // average_rd30
    // average_rd31

	hw_uint<512> result;
	hw_uint<16> average_rd0_res = average_rd0_select(in1, d0, d1, dynamic_address);
	set_at<0, 512>(result, average_rd0_res);
	hw_uint<16> average_rd1_res = average_rd1_select(in1, d0, d1, dynamic_address);
	set_at<16, 512>(result, average_rd1_res);
	hw_uint<16> average_rd2_res = average_rd2_select(in1, d0, d1, dynamic_address);
	set_at<32, 512>(result, average_rd2_res);
	hw_uint<16> average_rd3_res = average_rd3_select(in1, d0, d1, dynamic_address);
	set_at<48, 512>(result, average_rd3_res);
	hw_uint<16> average_rd4_res = average_rd4_select(in1, d0, d1, dynamic_address);
	set_at<64, 512>(result, average_rd4_res);
	hw_uint<16> average_rd5_res = average_rd5_select(in1, d0, d1, dynamic_address);
	set_at<80, 512>(result, average_rd5_res);
	hw_uint<16> average_rd6_res = average_rd6_select(in1, d0, d1, dynamic_address);
	set_at<96, 512>(result, average_rd6_res);
	hw_uint<16> average_rd7_res = average_rd7_select(in1, d0, d1, dynamic_address);
	set_at<112, 512>(result, average_rd7_res);
	hw_uint<16> average_rd8_res = average_rd8_select(in1, d0, d1, dynamic_address);
	set_at<128, 512>(result, average_rd8_res);
	hw_uint<16> average_rd9_res = average_rd9_select(in1, d0, d1, dynamic_address);
	set_at<144, 512>(result, average_rd9_res);
	hw_uint<16> average_rd10_res = average_rd10_select(in1, d0, d1, dynamic_address);
	set_at<160, 512>(result, average_rd10_res);
	hw_uint<16> average_rd11_res = average_rd11_select(in1, d0, d1, dynamic_address);
	set_at<176, 512>(result, average_rd11_res);
	hw_uint<16> average_rd12_res = average_rd12_select(in1, d0, d1, dynamic_address);
	set_at<192, 512>(result, average_rd12_res);
	hw_uint<16> average_rd13_res = average_rd13_select(in1, d0, d1, dynamic_address);
	set_at<208, 512>(result, average_rd13_res);
	hw_uint<16> average_rd14_res = average_rd14_select(in1, d0, d1, dynamic_address);
	set_at<224, 512>(result, average_rd14_res);
	hw_uint<16> average_rd15_res = average_rd15_select(in1, d0, d1, dynamic_address);
	set_at<240, 512>(result, average_rd15_res);
	hw_uint<16> average_rd16_res = average_rd16_select(in1, d0, d1, dynamic_address);
	set_at<256, 512>(result, average_rd16_res);
	hw_uint<16> average_rd17_res = average_rd17_select(in1, d0, d1, dynamic_address);
	set_at<272, 512>(result, average_rd17_res);
	hw_uint<16> average_rd18_res = average_rd18_select(in1, d0, d1, dynamic_address);
	set_at<288, 512>(result, average_rd18_res);
	hw_uint<16> average_rd19_res = average_rd19_select(in1, d0, d1, dynamic_address);
	set_at<304, 512>(result, average_rd19_res);
	hw_uint<16> average_rd20_res = average_rd20_select(in1, d0, d1, dynamic_address);
	set_at<320, 512>(result, average_rd20_res);
	hw_uint<16> average_rd21_res = average_rd21_select(in1, d0, d1, dynamic_address);
	set_at<336, 512>(result, average_rd21_res);
	hw_uint<16> average_rd22_res = average_rd22_select(in1, d0, d1, dynamic_address);
	set_at<352, 512>(result, average_rd22_res);
	hw_uint<16> average_rd23_res = average_rd23_select(in1, d0, d1, dynamic_address);
	set_at<368, 512>(result, average_rd23_res);
	hw_uint<16> average_rd24_res = average_rd24_select(in1, d0, d1, dynamic_address);
	set_at<384, 512>(result, average_rd24_res);
	hw_uint<16> average_rd25_res = average_rd25_select(in1, d0, d1, dynamic_address);
	set_at<400, 512>(result, average_rd25_res);
	hw_uint<16> average_rd26_res = average_rd26_select(in1, d0, d1, dynamic_address);
	set_at<416, 512>(result, average_rd26_res);
	hw_uint<16> average_rd27_res = average_rd27_select(in1, d0, d1, dynamic_address);
	set_at<432, 512>(result, average_rd27_res);
	hw_uint<16> average_rd28_res = average_rd28_select(in1, d0, d1, dynamic_address);
	set_at<448, 512>(result, average_rd28_res);
	hw_uint<16> average_rd29_res = average_rd29_select(in1, d0, d1, dynamic_address);
	set_at<464, 512>(result, average_rd29_res);
	hw_uint<16> average_rd30_res = average_rd30_select(in1, d0, d1, dynamic_address);
	set_at<480, 512>(result, average_rd30_res);
	hw_uint<16> average_rd31_res = average_rd31_select(in1, d0, d1, dynamic_address);
	set_at<496, 512>(result, average_rd31_res);
	return result;
}

// in1_update_0_write
//	in1_in1_update_0_write0
//	in1_in1_update_0_write1
//	in1_in1_update_0_write2
//	in1_in1_update_0_write3
//	in1_in1_update_0_write4
//	in1_in1_update_0_write5
//	in1_in1_update_0_write6
//	in1_in1_update_0_write7
//	in1_in1_update_0_write8
//	in1_in1_update_0_write9
//	in1_in1_update_0_write10
//	in1_in1_update_0_write11
//	in1_in1_update_0_write12
//	in1_in1_update_0_write13
//	in1_in1_update_0_write14
//	in1_in1_update_0_write15
//	in1_in1_update_0_write16
//	in1_in1_update_0_write17
//	in1_in1_update_0_write18
//	in1_in1_update_0_write19
//	in1_in1_update_0_write20
//	in1_in1_update_0_write21
//	in1_in1_update_0_write22
//	in1_in1_update_0_write23
//	in1_in1_update_0_write24
//	in1_in1_update_0_write25
//	in1_in1_update_0_write26
//	in1_in1_update_0_write27
//	in1_in1_update_0_write28
//	in1_in1_update_0_write29
//	in1_in1_update_0_write30
//	in1_in1_update_0_write31
inline void in1_in1_update_0_write_bundle_write(hw_uint<512>& in1_update_0_write, in1_cache& in1, int d0, int d1, int dynamic_address) {
	hw_uint<16> in1_in1_update_0_write0_res = in1_update_0_write.extract<0, 15>();
	in1_in1_update_0_write0_write(in1_in1_update_0_write0_res, in1, d0, d1, dynamic_address);
	hw_uint<16> in1_in1_update_0_write1_res = in1_update_0_write.extract<16, 31>();
	in1_in1_update_0_write1_write(in1_in1_update_0_write1_res, in1, d0, d1, dynamic_address);
	hw_uint<16> in1_in1_update_0_write2_res = in1_update_0_write.extract<32, 47>();
	in1_in1_update_0_write2_write(in1_in1_update_0_write2_res, in1, d0, d1, dynamic_address);
	hw_uint<16> in1_in1_update_0_write3_res = in1_update_0_write.extract<48, 63>();
	in1_in1_update_0_write3_write(in1_in1_update_0_write3_res, in1, d0, d1, dynamic_address);
	hw_uint<16> in1_in1_update_0_write4_res = in1_update_0_write.extract<64, 79>();
	in1_in1_update_0_write4_write(in1_in1_update_0_write4_res, in1, d0, d1, dynamic_address);
	hw_uint<16> in1_in1_update_0_write5_res = in1_update_0_write.extract<80, 95>();
	in1_in1_update_0_write5_write(in1_in1_update_0_write5_res, in1, d0, d1, dynamic_address);
	hw_uint<16> in1_in1_update_0_write6_res = in1_update_0_write.extract<96, 111>();
	in1_in1_update_0_write6_write(in1_in1_update_0_write6_res, in1, d0, d1, dynamic_address);
	hw_uint<16> in1_in1_update_0_write7_res = in1_update_0_write.extract<112, 127>();
	in1_in1_update_0_write7_write(in1_in1_update_0_write7_res, in1, d0, d1, dynamic_address);
	hw_uint<16> in1_in1_update_0_write8_res = in1_update_0_write.extract<128, 143>();
	in1_in1_update_0_write8_write(in1_in1_update_0_write8_res, in1, d0, d1, dynamic_address);
	hw_uint<16> in1_in1_update_0_write9_res = in1_update_0_write.extract<144, 159>();
	in1_in1_update_0_write9_write(in1_in1_update_0_write9_res, in1, d0, d1, dynamic_address);
	hw_uint<16> in1_in1_update_0_write10_res = in1_update_0_write.extract<160, 175>();
	in1_in1_update_0_write10_write(in1_in1_update_0_write10_res, in1, d0, d1, dynamic_address);
	hw_uint<16> in1_in1_update_0_write11_res = in1_update_0_write.extract<176, 191>();
	in1_in1_update_0_write11_write(in1_in1_update_0_write11_res, in1, d0, d1, dynamic_address);
	hw_uint<16> in1_in1_update_0_write12_res = in1_update_0_write.extract<192, 207>();
	in1_in1_update_0_write12_write(in1_in1_update_0_write12_res, in1, d0, d1, dynamic_address);
	hw_uint<16> in1_in1_update_0_write13_res = in1_update_0_write.extract<208, 223>();
	in1_in1_update_0_write13_write(in1_in1_update_0_write13_res, in1, d0, d1, dynamic_address);
	hw_uint<16> in1_in1_update_0_write14_res = in1_update_0_write.extract<224, 239>();
	in1_in1_update_0_write14_write(in1_in1_update_0_write14_res, in1, d0, d1, dynamic_address);
	hw_uint<16> in1_in1_update_0_write15_res = in1_update_0_write.extract<240, 255>();
	in1_in1_update_0_write15_write(in1_in1_update_0_write15_res, in1, d0, d1, dynamic_address);
	hw_uint<16> in1_in1_update_0_write16_res = in1_update_0_write.extract<256, 271>();
	in1_in1_update_0_write16_write(in1_in1_update_0_write16_res, in1, d0, d1, dynamic_address);
	hw_uint<16> in1_in1_update_0_write17_res = in1_update_0_write.extract<272, 287>();
	in1_in1_update_0_write17_write(in1_in1_update_0_write17_res, in1, d0, d1, dynamic_address);
	hw_uint<16> in1_in1_update_0_write18_res = in1_update_0_write.extract<288, 303>();
	in1_in1_update_0_write18_write(in1_in1_update_0_write18_res, in1, d0, d1, dynamic_address);
	hw_uint<16> in1_in1_update_0_write19_res = in1_update_0_write.extract<304, 319>();
	in1_in1_update_0_write19_write(in1_in1_update_0_write19_res, in1, d0, d1, dynamic_address);
	hw_uint<16> in1_in1_update_0_write20_res = in1_update_0_write.extract<320, 335>();
	in1_in1_update_0_write20_write(in1_in1_update_0_write20_res, in1, d0, d1, dynamic_address);
	hw_uint<16> in1_in1_update_0_write21_res = in1_update_0_write.extract<336, 351>();
	in1_in1_update_0_write21_write(in1_in1_update_0_write21_res, in1, d0, d1, dynamic_address);
	hw_uint<16> in1_in1_update_0_write22_res = in1_update_0_write.extract<352, 367>();
	in1_in1_update_0_write22_write(in1_in1_update_0_write22_res, in1, d0, d1, dynamic_address);
	hw_uint<16> in1_in1_update_0_write23_res = in1_update_0_write.extract<368, 383>();
	in1_in1_update_0_write23_write(in1_in1_update_0_write23_res, in1, d0, d1, dynamic_address);
	hw_uint<16> in1_in1_update_0_write24_res = in1_update_0_write.extract<384, 399>();
	in1_in1_update_0_write24_write(in1_in1_update_0_write24_res, in1, d0, d1, dynamic_address);
	hw_uint<16> in1_in1_update_0_write25_res = in1_update_0_write.extract<400, 415>();
	in1_in1_update_0_write25_write(in1_in1_update_0_write25_res, in1, d0, d1, dynamic_address);
	hw_uint<16> in1_in1_update_0_write26_res = in1_update_0_write.extract<416, 431>();
	in1_in1_update_0_write26_write(in1_in1_update_0_write26_res, in1, d0, d1, dynamic_address);
	hw_uint<16> in1_in1_update_0_write27_res = in1_update_0_write.extract<432, 447>();
	in1_in1_update_0_write27_write(in1_in1_update_0_write27_res, in1, d0, d1, dynamic_address);
	hw_uint<16> in1_in1_update_0_write28_res = in1_update_0_write.extract<448, 463>();
	in1_in1_update_0_write28_write(in1_in1_update_0_write28_res, in1, d0, d1, dynamic_address);
	hw_uint<16> in1_in1_update_0_write29_res = in1_update_0_write.extract<464, 479>();
	in1_in1_update_0_write29_write(in1_in1_update_0_write29_res, in1, d0, d1, dynamic_address);
	hw_uint<16> in1_in1_update_0_write30_res = in1_update_0_write.extract<480, 495>();
	in1_in1_update_0_write30_write(in1_in1_update_0_write30_res, in1, d0, d1, dynamic_address);
	hw_uint<16> in1_in1_update_0_write31_res = in1_update_0_write.extract<496, 511>();
	in1_in1_update_0_write31_write(in1_in1_update_0_write31_res, in1, d0, d1, dynamic_address);
}



// Operation logic
inline void in1_update_0(HWStream<hw_uint<512> >& /* buffer_args num ports = 32 */in1_oc, in1_cache& in1, int d0, int d1) {
  // Dynamic address computation

	// Consume: in1_oc
	auto in1_oc_0_c__0_value = in1_oc.read();
	auto compute_result = id_unrolled_32(in1_oc_0_c__0_value);
	// Produce: in1
	in1_in1_update_0_write_bundle_write(/* arg names */compute_result, in1, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void average_update_0(in0_cache& in0, in1_cache& in1, average_cache& average, int d0, int d1) {
  // Dynamic address computation

	// Consume: in0
	auto in0_0_c__0_value = in0_average_update_0_read_bundle_read(in0/* source_delay */, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	// Consume: in1
	auto in1_0_c__0_value = in1_average_update_0_read_bundle_read(in1/* source_delay */, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = add_unrolled_32(in0_0_c__0_value, in1_0_c__0_value);
	// Produce: average
	average_average_update_0_write_bundle_write(/* arg names */compute_result, average, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void in0_update_0(HWStream<hw_uint<512> >& /* buffer_args num ports = 32 */in0_oc, in0_cache& in0, int d0, int d1) {
  // Dynamic address computation

	// Consume: in0_oc
	auto in0_oc_0_c__0_value = in0_oc.read();
	auto compute_result = id_unrolled_32(in0_oc_0_c__0_value);
	// Produce: in0
	in0_in0_update_0_write_bundle_write(/* arg names */compute_result, in0, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void three_channel_32_update_0(average_cache& average, HWStream<hw_uint<512> >& /* buffer_args num ports = 32 */three_channel_32, int d0, int d1) {
  // Dynamic address computation

	// Consume: average
	auto average_0_c__0_value = average_three_channel_32_update_0_read_bundle_read(average/* source_delay */, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = id_unrolled_32(average_0_c__0_value);
	// Produce: three_channel_32
	three_channel_32.write(compute_result);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

// Driver function
void three_channel_32_opt(HWStream<hw_uint<512> >& /* get_args num ports = 32 */in0_oc, HWStream<hw_uint<512> >& /* get_args num ports = 32 */in1_oc, HWStream<hw_uint<512> >& /* get_args num ports = 32 */three_channel_32) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("three_channel_32_opt_debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__
  average_cache average;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  in0_cache in0;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  in1_cache in1;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
#ifdef __VIVADO_SYNTH__
#pragma HLS inline recursive
#endif // __VIVADO_SYNTH__

// schedule: { in0_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 59 and 0 <= d1 <= 1079; in1_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079; three_channel_32_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 59 and 0 <= d1 <= 1079; average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
//   { in0_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
// Condition for in0_update_0(((-3 + i2 == 0) && (i1 >= 0) && (59 - i1 >= 0) && (i0 >= 0) && (1079 - i0 >= 0)))
//   { in1_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
// Condition for in1_update_0(((-1 + i2 == 0) && (i1 >= 0) && (59 - i1 >= 0) && (i0 >= 0) && (1079 - i0 >= 0)))
//   { three_channel_32_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
// Condition for three_channel_32_update_0(((-5 + i2 == 0) && (i1 >= 0) && (59 - i1 >= 0) && (i0 >= 0) && (1079 - i0 >= 0)))
//   { average_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
// Condition for average_update_0(((-4 + i2 == 0) && (i1 >= 0) && (59 - i1 >= 0) && (i0 >= 0) && (1079 - i0 >= 0)))

  /*
for (int c0 = 0; c0 <= 1079; c0 += 1)
  for (int c1 = 0; c1 <= 59; c1 += 1) {
    in1_update_0(c1, c0);
    in0_update_0(c1, c0);
    average_update_0(c1, c0);
    three_channel_32_update_0(c1, c0);
  }

  */
	for (int c0 = 0; c0 <= 1079; c0 += 1)
	  for (int c1 = 0; c1 <= 59; c1 += 1) {
	    in1_update_0(in1_oc /* buf name */, in1, c1, c0);
	    in0_update_0(in0_oc /* buf name */, in0, c1, c0);
	    average_update_0(in0 /* buf name */, in1 /* buf name */, average, c1, c0);
	    three_channel_32_update_0(average /* buf name */, three_channel_32, c1, c0);
	  }
	
#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

#ifdef __VIVADO_SYNTH__
  // { in0_update_0[root = 0, in0_0, in0_1] -> in0_oc[0, 0] : 0 <= in0_0 <= 59 and 0 <= in0_1 <= 1079 }
const int in0_update_0_read_num_transfers = 64800;
  // { in1_update_0[root = 0, in1_0, in1_1] -> in1_oc[0, 0] : 0 <= in1_0 <= 59 and 0 <= in1_1 <= 1079 }
const int in1_update_0_read_num_transfers = 64800;
  // { three_channel_32_update_0[root = 0, three_channel_32_0, three_channel_32_1] -> three_channel_32[0, 0] : 0 <= three_channel_32_0 <= 59 and 0 <= three_channel_32_1 <= 1079 }
const int three_channel_32_update_0_write_num_transfers = 64800;


extern "C" {

static void read_in0_update_0_read(hw_uint<512>* input, HWStream<hw_uint<512> >& v, const int size) {
  hw_uint<512> burst_reg;
  int num_transfers = in0_update_0_read_num_transfers*size;
  for (int i = 0; i < num_transfers; i++) {
    #pragma HLS pipeline II=1
    burst_reg = input[i];
    v.write(burst_reg);
  }
}

static void read_in1_update_0_read(hw_uint<512>* input, HWStream<hw_uint<512> >& v, const int size) {
  hw_uint<512> burst_reg;
  int num_transfers = in1_update_0_read_num_transfers*size;
  for (int i = 0; i < num_transfers; i++) {
    #pragma HLS pipeline II=1
    burst_reg = input[i];
    v.write(burst_reg);
  }
}

static void write_three_channel_32_update_0_write(hw_uint<512>* output, HWStream<hw_uint<512> >& v, const int size) {
  hw_uint<512> burst_reg;
  int num_transfers = three_channel_32_update_0_write_num_transfers*size;
  for (int i = 0; i < num_transfers; i++) {
    #pragma HLS pipeline II=1
    burst_reg = v.read();
    output[i] = burst_reg;
  }
}

void three_channel_32_opt_accel(hw_uint<512>* in0_update_0_read, hw_uint<512>* in1_update_0_read, hw_uint<512>* three_channel_32_update_0_write, const int size) { 
#pragma HLS dataflow
#pragma HLS INTERFACE m_axi port = in0_update_0_read offset = slave depth = 65536 bundle = gmem0
#pragma HLS INTERFACE m_axi port = in1_update_0_read offset = slave depth = 65536 bundle = gmem1
#pragma HLS INTERFACE m_axi port = three_channel_32_update_0_write offset = slave depth = 65536 bundle = gmem2

#pragma HLS INTERFACE s_axilite port = in0_update_0_read bundle = control
#pragma HLS INTERFACE s_axilite port = in1_update_0_read bundle = control
#pragma HLS INTERFACE s_axilite port = three_channel_32_update_0_write bundle = control
#pragma HLS INTERFACE s_axilite port = size bundle = control
#pragma HLS INTERFACE s_axilite port = return bundle = control

  static HWStream<hw_uint<512> > in0_update_0_read_channel;
  static HWStream<hw_uint<512> > in1_update_0_read_channel;
  static HWStream<hw_uint<512> > three_channel_32_update_0_write_channel;

  read_in0_update_0_read(in0_update_0_read, in0_update_0_read_channel, size);
  read_in1_update_0_read(in1_update_0_read, in1_update_0_read_channel, size);

  three_channel_32_opt(in0_update_0_read_channel, in1_update_0_read_channel, three_channel_32_update_0_write_channel);

  write_three_channel_32_update_0_write(three_channel_32_update_0_write, three_channel_32_update_0_write_channel, size);
}

}
#endif //__VIVADO_SYNTH__

