<?xml version='1.0' encoding='utf-8' ?>
<!DOCTYPE document SYSTEM "file:////opt/Xilinx/14.7/ISE_DS/ISE/xbr/data/xmlReportxbr.dtd">
<document><ascFile>conled.rpt</ascFile><devFile>/opt/Xilinx/14.7/ISE_DS/ISE/xbr/data/xc2c32a.chp</devFile><mfdFile>conled.mfd</mfdFile><htmlFile logic_legend="logiclegend.htm" logo="coolrunnerII_logo.jpg" pin_legend="pinlegend.htm"/><header date=" 9-10-2014" design="conled" device="XC2C32A" eqnType="1" pkg="VQ44" speed="-6" status="1" statusStr="Successful" swVersion="P.20131013" time="  5:23PM" version="1.0"/><pin id="FB1_MC1_PIN38" pinnum="38"/><pin id="FB1_MC2_PIN37" pinnum="37"/><pin id="FB1_MC3_PIN36" pinnum="36"/><pin id="FB1_MC4_PIN34" pinnum="34"/><pin id="FB1_MC5_PIN33" pinnum="33"/><pin id="FB1_MC6_PIN32" pinnum="32"/><pin id="FB1_MC7_PIN31" pinnum="31"/><pin id="FB1_MC8_PIN30" pinnum="30"/><pin id="FB1_MC9_PIN29" pinnum="29"/><pin id="FB1_MC10_PIN28" pinnum="28"/><pin id="FB1_MC11_PIN27" iostd="LVCMOS18" pinnum="27" signal="led5" use="O"/><pin id="FB1_MC12_PIN23" iostd="LVCMOS18" pinnum="23" signal="led4" use="O"/><pin id="FB1_MC13_PIN22" iostd="LVCMOS18" pinnum="22" signal="led3" use="O"/><pin id="FB1_MC14_PIN21" iostd="LVCMOS18" pinnum="21" signal="led2" use="O"/><pin id="FB1_MC15_PIN20" iostd="LVCMOS18" pinnum="20" signal="led1" use="O"/><pin id="FB1_MC16_PIN19" iostd="LVCMOS18" pinnum="19" signal="led0" use="O"/><pin id="FB2_MC1_PIN39" pinnum="39"/><pin id="FB2_MC2_PIN40" pinnum="40"/><pin id="FB2_MC3_PIN41" pinnum="41"/><pin id="FB2_MC4_PIN42" pinnum="42"/><pin id="FB2_MC5_PIN43" pinnum="43"/><pin id="FB2_MC6_PIN44" pinnum="44"/><pin id="FB2_MC7_PIN1" pinnum="1"/><pin id="FB2_MC8_PIN2" pinnum="2"/><pin id="FB2_MC9_PIN3" pinnum="3"/><pin id="FB2_MC10_PIN5" pinnum="5"/><pin id="FB2_MC11_PIN6" pinnum="6"/><pin id="FB2_MC12_PIN8" pinnum="8"/><pin id="FB2_MC13_PIN12" pinnum="12"/><pin id="FB2_MC14_PIN13" pinnum="13"/><pin id="FB2_MC15_PIN14" pinnum="14"/><pin id="FB2_MC16_PIN16" pinnum="16"/><pin id="FB_PIN35" pinnum="35" use="VCCAUX"/><pin id="FB_PIN7" pinnum="7" use="VCCIO-UNUSED"/><pin id="FB_PIN15" pinnum="15" use="VCC"/><pin id="FB_PIN26" pinnum="26" use="VCCIO-1.8"/><fblock id="FB1" pinUse="6"><macrocell id="FB1_MC1" pin="FB1_MC1_PIN38"/><macrocell id="FB1_MC2" pin="FB1_MC2_PIN37"/><macrocell id="FB1_MC3" pin="FB1_MC3_PIN36"/><macrocell id="FB1_MC4" pin="FB1_MC4_PIN34"/><macrocell id="FB1_MC5" pin="FB1_MC5_PIN33"/><macrocell id="FB1_MC6" pin="FB1_MC6_PIN32"/><macrocell id="FB1_MC7" pin="FB1_MC7_PIN31"/><macrocell id="FB1_MC8" pin="FB1_MC8_PIN30"/><macrocell id="FB1_MC9" pin="FB1_MC9_PIN29"/><macrocell id="FB1_MC10" pin="FB1_MC10_PIN28"/><macrocell id="FB1_MC11" pin="FB1_MC11_PIN27" sigUse="0" signal="led5"/><macrocell id="FB1_MC12" pin="FB1_MC12_PIN23" sigUse="0" signal="led4"/><macrocell id="FB1_MC13" pin="FB1_MC13_PIN22" sigUse="0" signal="led3"/><macrocell id="FB1_MC14" pin="FB1_MC14_PIN21" sigUse="0" signal="led2"/><macrocell id="FB1_MC15" pin="FB1_MC15_PIN20" sigUse="0" signal="led1"/><macrocell id="FB1_MC16" pin="FB1_MC16_PIN19" sigUse="0" signal="led0"/><PAL/><equation id="led5" negated="ON"><d2><eq_pterm ptindx="GND"/></d2></equation><equation id="led4" negated="ON"><d2><eq_pterm ptindx="GND"/></d2></equation><equation id="led3" negated="ON"><d2><eq_pterm ptindx="GND"/></d2></equation><equation id="led2" negated="ON"><d2><eq_pterm ptindx="GND"/></d2></equation><equation id="led1" negated="ON"><d2><eq_pterm ptindx="GND"/></d2></equation><equation id="led0" negated="ON"><d2><eq_pterm ptindx="GND"/></d2></equation></fblock><fblock id="FB2" pinUse="0"><macrocell id="FB2_MC1" pin="FB2_MC1_PIN39"/><macrocell id="FB2_MC2" pin="FB2_MC2_PIN40"/><macrocell id="FB2_MC3" pin="FB2_MC3_PIN41"/><macrocell id="FB2_MC4" pin="FB2_MC4_PIN42"/><macrocell id="FB2_MC5" pin="FB2_MC5_PIN43"/><macrocell id="FB2_MC6" pin="FB2_MC6_PIN44"/><macrocell id="FB2_MC7" pin="FB2_MC7_PIN1"/><macrocell id="FB2_MC8" pin="FB2_MC8_PIN2"/><macrocell id="FB2_MC9" pin="FB2_MC9_PIN3"/><macrocell id="FB2_MC10" pin="FB2_MC10_PIN5"/><macrocell id="FB2_MC11" pin="FB2_MC11_PIN6"/><macrocell id="FB2_MC12" pin="FB2_MC12_PIN8"/><macrocell id="FB2_MC13" pin="FB2_MC13_PIN12"/><macrocell id="FB2_MC14" pin="FB2_MC14_PIN13"/><macrocell id="FB2_MC15" pin="FB2_MC15_PIN14"/><macrocell id="FB2_MC16" pin="FB2_MC16_PIN16"/><PAL/></fblock><vcc/><gnd/><messages><warning>Cpld - Unable to retrieve the path to the iSE Project Repository. Will   use the default filename of 'conled.ise'.</warning><warning>Cpld:1007 - Removing unused input(s) 'clk'.  The input(s) are unused   after optimization. Please verify functionality via simulation.</warning><warning>Cpld:1006 - Design 'conled' has no inputs.</warning></messages><compOpts blkfanin="38" datagate="ON" exhaust="OFF" gclkopt="ON" gsropt="ON" gtsopt="ON" ignoredg="OFF" ignorets="OFF" inputs="32" inreg="ON" iostd="LVCMOS18" keepio="OFF" loc="ON" mlopt="ON" optimize="DENSITY" part="xc2c32a-6-VQ44" prld="LOW" pterms="28" slew="FAST" terminate="KEEPER" unused="KEEPER" wysiwyg="OFF"/></document>
