// Seed: 523223089
module module_0;
  reg id_1 = 1 == -1, id_2, id_3 = 1;
  always if (1) #1 id_2 <= 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_1 = -1 & {1 ? id_2 : -1 | id_5, id_2}, id_2 = -1'h0;
  module_0 modCall_1 ();
  assign id_2 = -1;
  initial id_2 = id_2;
endmodule
