{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1718200804224 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1718200804225 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 12 11:00:04 2024 " "Processing started: Wed Jun 12 11:00:04 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1718200804225 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718200804225 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off projetofinal -c projetofinal " "Command: quartus_map --read_settings_files=on --write_settings_files=off projetofinal -c projetofinal" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718200804225 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1718200804384 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1718200804384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga.v 1 1 " "Found 1 design units, including 1 entities, in source file vga.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga " "Found entity 1: vga" {  } { { "vga.v" "" { Text "/home/ec2022/ra260514/MC613FINAL/2024s1-mc613-projeto-rat_race/vga.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718200814494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718200814494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projetofinal.v 1 1 " "Found 1 design units, including 1 entities, in source file projetofinal.v" { { "Info" "ISGN_ENTITY_NAME" "1 projetofinal " "Found entity 1: projetofinal" {  } { { "projetofinal.v" "" { Text "/home/ec2022/ra260514/MC613FINAL/2024s1-mc613-projeto-rat_race/projetofinal.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718200814497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718200814497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "placar.v 1 1 " "Found 1 design units, including 1 entities, in source file placar.v" { { "Info" "ISGN_ENTITY_NAME" "1 placar " "Found entity 1: placar" {  } { { "placar.v" "" { Text "/home/ec2022/ra260514/MC613FINAL/2024s1-mc613-projeto-rat_race/placar.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718200814499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718200814499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "barra.v 1 1 " "Found 1 design units, including 1 entities, in source file barra.v" { { "Info" "ISGN_ENTITY_NAME" "1 barra " "Found entity 1: barra" {  } { { "barra.v" "" { Text "/home/ec2022/ra260514/MC613FINAL/2024s1-mc613-projeto-rat_race/barra.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718200814502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718200814502 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reset projetofinal.v(33) " "Verilog HDL Implicit Net warning at projetofinal.v(33): created implicit net for \"reset\"" {  } { { "projetofinal.v" "" { Text "/home/ec2022/ra260514/MC613FINAL/2024s1-mc613-projeto-rat_race/projetofinal.v" 33 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718200814502 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "projetofinal " "Elaborating entity \"projetofinal\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1718200814544 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "estadoAnguloBola projetofinal.v(153) " "Verilog HDL or VHDL warning at projetofinal.v(153): object \"estadoAnguloBola\" assigned a value but never read" {  } { { "projetofinal.v" "" { Text "/home/ec2022/ra260514/MC613FINAL/2024s1-mc613-projeto-rat_race/projetofinal.v" 153 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1718200814545 "|projetofinal"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 projetofinal.v(182) " "Verilog HDL assignment warning at projetofinal.v(182): truncated value with size 32 to match size of target (2)" {  } { { "projetofinal.v" "" { Text "/home/ec2022/ra260514/MC613FINAL/2024s1-mc613-projeto-rat_race/projetofinal.v" 182 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718200814546 "|projetofinal"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 projetofinal.v(196) " "Verilog HDL assignment warning at projetofinal.v(196): truncated value with size 32 to match size of target (2)" {  } { { "projetofinal.v" "" { Text "/home/ec2022/ra260514/MC613FINAL/2024s1-mc613-projeto-rat_race/projetofinal.v" 196 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718200814546 "|projetofinal"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 projetofinal.v(205) " "Verilog HDL assignment warning at projetofinal.v(205): truncated value with size 32 to match size of target (10)" {  } { { "projetofinal.v" "" { Text "/home/ec2022/ra260514/MC613FINAL/2024s1-mc613-projeto-rat_race/projetofinal.v" 205 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718200814546 "|projetofinal"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 projetofinal.v(206) " "Verilog HDL assignment warning at projetofinal.v(206): truncated value with size 32 to match size of target (1)" {  } { { "projetofinal.v" "" { Text "/home/ec2022/ra260514/MC613FINAL/2024s1-mc613-projeto-rat_race/projetofinal.v" 206 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718200814546 "|projetofinal"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 projetofinal.v(209) " "Verilog HDL assignment warning at projetofinal.v(209): truncated value with size 32 to match size of target (10)" {  } { { "projetofinal.v" "" { Text "/home/ec2022/ra260514/MC613FINAL/2024s1-mc613-projeto-rat_race/projetofinal.v" 209 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718200814546 "|projetofinal"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 projetofinal.v(210) " "Verilog HDL assignment warning at projetofinal.v(210): truncated value with size 32 to match size of target (1)" {  } { { "projetofinal.v" "" { Text "/home/ec2022/ra260514/MC613FINAL/2024s1-mc613-projeto-rat_race/projetofinal.v" 210 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718200814546 "|projetofinal"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 projetofinal.v(219) " "Verilog HDL assignment warning at projetofinal.v(219): truncated value with size 32 to match size of target (1)" {  } { { "projetofinal.v" "" { Text "/home/ec2022/ra260514/MC613FINAL/2024s1-mc613-projeto-rat_race/projetofinal.v" 219 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718200814546 "|projetofinal"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 projetofinal.v(228) " "Verilog HDL assignment warning at projetofinal.v(228): truncated value with size 32 to match size of target (10)" {  } { { "projetofinal.v" "" { Text "/home/ec2022/ra260514/MC613FINAL/2024s1-mc613-projeto-rat_race/projetofinal.v" 228 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718200814546 "|projetofinal"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 projetofinal.v(231) " "Verilog HDL assignment warning at projetofinal.v(231): truncated value with size 32 to match size of target (1)" {  } { { "projetofinal.v" "" { Text "/home/ec2022/ra260514/MC613FINAL/2024s1-mc613-projeto-rat_race/projetofinal.v" 231 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718200814546 "|projetofinal"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 projetofinal.v(232) " "Verilog HDL assignment warning at projetofinal.v(232): truncated value with size 32 to match size of target (10)" {  } { { "projetofinal.v" "" { Text "/home/ec2022/ra260514/MC613FINAL/2024s1-mc613-projeto-rat_race/projetofinal.v" 232 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718200814546 "|projetofinal"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 projetofinal.v(237) " "Verilog HDL assignment warning at projetofinal.v(237): truncated value with size 32 to match size of target (1)" {  } { { "projetofinal.v" "" { Text "/home/ec2022/ra260514/MC613FINAL/2024s1-mc613-projeto-rat_race/projetofinal.v" 237 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718200814547 "|projetofinal"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 projetofinal.v(238) " "Verilog HDL assignment warning at projetofinal.v(238): truncated value with size 32 to match size of target (10)" {  } { { "projetofinal.v" "" { Text "/home/ec2022/ra260514/MC613FINAL/2024s1-mc613-projeto-rat_race/projetofinal.v" 238 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718200814547 "|projetofinal"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 projetofinal.v(240) " "Verilog HDL assignment warning at projetofinal.v(240): truncated value with size 32 to match size of target (1)" {  } { { "projetofinal.v" "" { Text "/home/ec2022/ra260514/MC613FINAL/2024s1-mc613-projeto-rat_race/projetofinal.v" 240 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718200814547 "|projetofinal"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 projetofinal.v(241) " "Verilog HDL assignment warning at projetofinal.v(241): truncated value with size 32 to match size of target (10)" {  } { { "projetofinal.v" "" { Text "/home/ec2022/ra260514/MC613FINAL/2024s1-mc613-projeto-rat_race/projetofinal.v" 241 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718200814547 "|projetofinal"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga vga:vga_instance " "Elaborating entity \"vga\" for hierarchy \"vga:vga_instance\"" {  } { { "projetofinal.v" "vga_instance" { Text "/home/ec2022/ra260514/MC613FINAL/2024s1-mc613-projeto-rat_race/projetofinal.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718200814565 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga.v(147) " "Verilog HDL assignment warning at vga.v(147): truncated value with size 32 to match size of target (10)" {  } { { "vga.v" "" { Text "/home/ec2022/ra260514/MC613FINAL/2024s1-mc613-projeto-rat_race/vga.v" 147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718200814566 "|projetofinal|vga:vga_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga.v(148) " "Verilog HDL assignment warning at vga.v(148): truncated value with size 32 to match size of target (10)" {  } { { "vga.v" "" { Text "/home/ec2022/ra260514/MC613FINAL/2024s1-mc613-projeto-rat_race/vga.v" 148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718200814566 "|projetofinal|vga:vga_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "placar placar:placar_instance " "Elaborating entity \"placar\" for hierarchy \"placar:placar_instance\"" {  } { { "projetofinal.v" "placar_instance" { Text "/home/ec2022/ra260514/MC613FINAL/2024s1-mc613-projeto-rat_race/projetofinal.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718200814566 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "placar.v(18) " "Verilog HDL Case Statement warning at placar.v(18): incomplete case statement has no default case item" {  } { { "placar.v" "" { Text "/home/ec2022/ra260514/MC613FINAL/2024s1-mc613-projeto-rat_race/placar.v" 18 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1718200814567 "|projetofinal|placar:placar_instance"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "placar.v(31) " "Verilog HDL Case Statement warning at placar.v(31): incomplete case statement has no default case item" {  } { { "placar.v" "" { Text "/home/ec2022/ra260514/MC613FINAL/2024s1-mc613-projeto-rat_race/placar.v" 31 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1718200814567 "|projetofinal|placar:placar_instance"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "placar.v(44) " "Verilog HDL Case Statement warning at placar.v(44): incomplete case statement has no default case item" {  } { { "placar.v" "" { Text "/home/ec2022/ra260514/MC613FINAL/2024s1-mc613-projeto-rat_race/placar.v" 44 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1718200814567 "|projetofinal|placar:placar_instance"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "HEX0 placar.v(17) " "Verilog HDL Always Construct warning at placar.v(17): inferring latch(es) for variable \"HEX0\", which holds its previous value in one or more paths through the always construct" {  } { { "placar.v" "" { Text "/home/ec2022/ra260514/MC613FINAL/2024s1-mc613-projeto-rat_race/placar.v" 17 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1718200814567 "|projetofinal|placar:placar_instance"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "HEX1 placar.v(17) " "Verilog HDL Always Construct warning at placar.v(17): inferring latch(es) for variable \"HEX1\", which holds its previous value in one or more paths through the always construct" {  } { { "placar.v" "" { Text "/home/ec2022/ra260514/MC613FINAL/2024s1-mc613-projeto-rat_race/placar.v" 17 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1718200814567 "|projetofinal|placar:placar_instance"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "HEX2 placar.v(17) " "Verilog HDL Always Construct warning at placar.v(17): inferring latch(es) for variable \"HEX2\", which holds its previous value in one or more paths through the always construct" {  } { { "placar.v" "" { Text "/home/ec2022/ra260514/MC613FINAL/2024s1-mc613-projeto-rat_race/placar.v" 17 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1718200814567 "|projetofinal|placar:placar_instance"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "placar.v(59) " "Verilog HDL Case Statement warning at placar.v(59): incomplete case statement has no default case item" {  } { { "placar.v" "" { Text "/home/ec2022/ra260514/MC613FINAL/2024s1-mc613-projeto-rat_race/placar.v" 59 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1718200814567 "|projetofinal|placar:placar_instance"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "placar.v(72) " "Verilog HDL Case Statement warning at placar.v(72): incomplete case statement has no default case item" {  } { { "placar.v" "" { Text "/home/ec2022/ra260514/MC613FINAL/2024s1-mc613-projeto-rat_race/placar.v" 72 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1718200814567 "|projetofinal|placar:placar_instance"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "placar.v(85) " "Verilog HDL Case Statement warning at placar.v(85): incomplete case statement has no default case item" {  } { { "placar.v" "" { Text "/home/ec2022/ra260514/MC613FINAL/2024s1-mc613-projeto-rat_race/placar.v" 85 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1718200814567 "|projetofinal|placar:placar_instance"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "HEX3 placar.v(58) " "Verilog HDL Always Construct warning at placar.v(58): inferring latch(es) for variable \"HEX3\", which holds its previous value in one or more paths through the always construct" {  } { { "placar.v" "" { Text "/home/ec2022/ra260514/MC613FINAL/2024s1-mc613-projeto-rat_race/placar.v" 58 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1718200814567 "|projetofinal|placar:placar_instance"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "HEX4 placar.v(58) " "Verilog HDL Always Construct warning at placar.v(58): inferring latch(es) for variable \"HEX4\", which holds its previous value in one or more paths through the always construct" {  } { { "placar.v" "" { Text "/home/ec2022/ra260514/MC613FINAL/2024s1-mc613-projeto-rat_race/placar.v" 58 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1718200814567 "|projetofinal|placar:placar_instance"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "HEX5 placar.v(58) " "Verilog HDL Always Construct warning at placar.v(58): inferring latch(es) for variable \"HEX5\", which holds its previous value in one or more paths through the always construct" {  } { { "placar.v" "" { Text "/home/ec2022/ra260514/MC613FINAL/2024s1-mc613-projeto-rat_race/placar.v" 58 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1718200814567 "|projetofinal|placar:placar_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[0\] placar.v(58) " "Inferred latch for \"HEX5\[0\]\" at placar.v(58)" {  } { { "placar.v" "" { Text "/home/ec2022/ra260514/MC613FINAL/2024s1-mc613-projeto-rat_race/placar.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718200814567 "|projetofinal|placar:placar_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[1\] placar.v(58) " "Inferred latch for \"HEX5\[1\]\" at placar.v(58)" {  } { { "placar.v" "" { Text "/home/ec2022/ra260514/MC613FINAL/2024s1-mc613-projeto-rat_race/placar.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718200814567 "|projetofinal|placar:placar_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[2\] placar.v(58) " "Inferred latch for \"HEX5\[2\]\" at placar.v(58)" {  } { { "placar.v" "" { Text "/home/ec2022/ra260514/MC613FINAL/2024s1-mc613-projeto-rat_race/placar.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718200814567 "|projetofinal|placar:placar_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[3\] placar.v(58) " "Inferred latch for \"HEX5\[3\]\" at placar.v(58)" {  } { { "placar.v" "" { Text "/home/ec2022/ra260514/MC613FINAL/2024s1-mc613-projeto-rat_race/placar.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718200814567 "|projetofinal|placar:placar_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[4\] placar.v(58) " "Inferred latch for \"HEX5\[4\]\" at placar.v(58)" {  } { { "placar.v" "" { Text "/home/ec2022/ra260514/MC613FINAL/2024s1-mc613-projeto-rat_race/placar.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718200814567 "|projetofinal|placar:placar_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[5\] placar.v(58) " "Inferred latch for \"HEX5\[5\]\" at placar.v(58)" {  } { { "placar.v" "" { Text "/home/ec2022/ra260514/MC613FINAL/2024s1-mc613-projeto-rat_race/placar.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718200814567 "|projetofinal|placar:placar_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[6\] placar.v(58) " "Inferred latch for \"HEX5\[6\]\" at placar.v(58)" {  } { { "placar.v" "" { Text "/home/ec2022/ra260514/MC613FINAL/2024s1-mc613-projeto-rat_race/placar.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718200814567 "|projetofinal|placar:placar_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[0\] placar.v(58) " "Inferred latch for \"HEX4\[0\]\" at placar.v(58)" {  } { { "placar.v" "" { Text "/home/ec2022/ra260514/MC613FINAL/2024s1-mc613-projeto-rat_race/placar.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718200814567 "|projetofinal|placar:placar_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[1\] placar.v(58) " "Inferred latch for \"HEX4\[1\]\" at placar.v(58)" {  } { { "placar.v" "" { Text "/home/ec2022/ra260514/MC613FINAL/2024s1-mc613-projeto-rat_race/placar.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718200814567 "|projetofinal|placar:placar_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[2\] placar.v(58) " "Inferred latch for \"HEX4\[2\]\" at placar.v(58)" {  } { { "placar.v" "" { Text "/home/ec2022/ra260514/MC613FINAL/2024s1-mc613-projeto-rat_race/placar.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718200814567 "|projetofinal|placar:placar_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[3\] placar.v(58) " "Inferred latch for \"HEX4\[3\]\" at placar.v(58)" {  } { { "placar.v" "" { Text "/home/ec2022/ra260514/MC613FINAL/2024s1-mc613-projeto-rat_race/placar.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718200814567 "|projetofinal|placar:placar_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[4\] placar.v(58) " "Inferred latch for \"HEX4\[4\]\" at placar.v(58)" {  } { { "placar.v" "" { Text "/home/ec2022/ra260514/MC613FINAL/2024s1-mc613-projeto-rat_race/placar.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718200814567 "|projetofinal|placar:placar_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[5\] placar.v(58) " "Inferred latch for \"HEX4\[5\]\" at placar.v(58)" {  } { { "placar.v" "" { Text "/home/ec2022/ra260514/MC613FINAL/2024s1-mc613-projeto-rat_race/placar.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718200814567 "|projetofinal|placar:placar_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[6\] placar.v(58) " "Inferred latch for \"HEX4\[6\]\" at placar.v(58)" {  } { { "placar.v" "" { Text "/home/ec2022/ra260514/MC613FINAL/2024s1-mc613-projeto-rat_race/placar.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718200814567 "|projetofinal|placar:placar_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[0\] placar.v(58) " "Inferred latch for \"HEX3\[0\]\" at placar.v(58)" {  } { { "placar.v" "" { Text "/home/ec2022/ra260514/MC613FINAL/2024s1-mc613-projeto-rat_race/placar.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718200814567 "|projetofinal|placar:placar_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[1\] placar.v(58) " "Inferred latch for \"HEX3\[1\]\" at placar.v(58)" {  } { { "placar.v" "" { Text "/home/ec2022/ra260514/MC613FINAL/2024s1-mc613-projeto-rat_race/placar.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718200814567 "|projetofinal|placar:placar_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[2\] placar.v(58) " "Inferred latch for \"HEX3\[2\]\" at placar.v(58)" {  } { { "placar.v" "" { Text "/home/ec2022/ra260514/MC613FINAL/2024s1-mc613-projeto-rat_race/placar.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718200814567 "|projetofinal|placar:placar_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[3\] placar.v(58) " "Inferred latch for \"HEX3\[3\]\" at placar.v(58)" {  } { { "placar.v" "" { Text "/home/ec2022/ra260514/MC613FINAL/2024s1-mc613-projeto-rat_race/placar.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718200814567 "|projetofinal|placar:placar_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[4\] placar.v(58) " "Inferred latch for \"HEX3\[4\]\" at placar.v(58)" {  } { { "placar.v" "" { Text "/home/ec2022/ra260514/MC613FINAL/2024s1-mc613-projeto-rat_race/placar.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718200814567 "|projetofinal|placar:placar_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[5\] placar.v(58) " "Inferred latch for \"HEX3\[5\]\" at placar.v(58)" {  } { { "placar.v" "" { Text "/home/ec2022/ra260514/MC613FINAL/2024s1-mc613-projeto-rat_race/placar.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718200814567 "|projetofinal|placar:placar_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[6\] placar.v(58) " "Inferred latch for \"HEX3\[6\]\" at placar.v(58)" {  } { { "placar.v" "" { Text "/home/ec2022/ra260514/MC613FINAL/2024s1-mc613-projeto-rat_race/placar.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718200814567 "|projetofinal|placar:placar_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[0\] placar.v(17) " "Inferred latch for \"HEX2\[0\]\" at placar.v(17)" {  } { { "placar.v" "" { Text "/home/ec2022/ra260514/MC613FINAL/2024s1-mc613-projeto-rat_race/placar.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718200814567 "|projetofinal|placar:placar_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[1\] placar.v(17) " "Inferred latch for \"HEX2\[1\]\" at placar.v(17)" {  } { { "placar.v" "" { Text "/home/ec2022/ra260514/MC613FINAL/2024s1-mc613-projeto-rat_race/placar.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718200814567 "|projetofinal|placar:placar_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[2\] placar.v(17) " "Inferred latch for \"HEX2\[2\]\" at placar.v(17)" {  } { { "placar.v" "" { Text "/home/ec2022/ra260514/MC613FINAL/2024s1-mc613-projeto-rat_race/placar.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718200814567 "|projetofinal|placar:placar_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[3\] placar.v(17) " "Inferred latch for \"HEX2\[3\]\" at placar.v(17)" {  } { { "placar.v" "" { Text "/home/ec2022/ra260514/MC613FINAL/2024s1-mc613-projeto-rat_race/placar.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718200814567 "|projetofinal|placar:placar_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[4\] placar.v(17) " "Inferred latch for \"HEX2\[4\]\" at placar.v(17)" {  } { { "placar.v" "" { Text "/home/ec2022/ra260514/MC613FINAL/2024s1-mc613-projeto-rat_race/placar.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718200814567 "|projetofinal|placar:placar_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[5\] placar.v(17) " "Inferred latch for \"HEX2\[5\]\" at placar.v(17)" {  } { { "placar.v" "" { Text "/home/ec2022/ra260514/MC613FINAL/2024s1-mc613-projeto-rat_race/placar.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718200814567 "|projetofinal|placar:placar_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[6\] placar.v(17) " "Inferred latch for \"HEX2\[6\]\" at placar.v(17)" {  } { { "placar.v" "" { Text "/home/ec2022/ra260514/MC613FINAL/2024s1-mc613-projeto-rat_race/placar.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718200814567 "|projetofinal|placar:placar_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[0\] placar.v(17) " "Inferred latch for \"HEX1\[0\]\" at placar.v(17)" {  } { { "placar.v" "" { Text "/home/ec2022/ra260514/MC613FINAL/2024s1-mc613-projeto-rat_race/placar.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718200814567 "|projetofinal|placar:placar_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[1\] placar.v(17) " "Inferred latch for \"HEX1\[1\]\" at placar.v(17)" {  } { { "placar.v" "" { Text "/home/ec2022/ra260514/MC613FINAL/2024s1-mc613-projeto-rat_race/placar.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718200814567 "|projetofinal|placar:placar_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[2\] placar.v(17) " "Inferred latch for \"HEX1\[2\]\" at placar.v(17)" {  } { { "placar.v" "" { Text "/home/ec2022/ra260514/MC613FINAL/2024s1-mc613-projeto-rat_race/placar.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718200814567 "|projetofinal|placar:placar_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[3\] placar.v(17) " "Inferred latch for \"HEX1\[3\]\" at placar.v(17)" {  } { { "placar.v" "" { Text "/home/ec2022/ra260514/MC613FINAL/2024s1-mc613-projeto-rat_race/placar.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718200814567 "|projetofinal|placar:placar_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[4\] placar.v(17) " "Inferred latch for \"HEX1\[4\]\" at placar.v(17)" {  } { { "placar.v" "" { Text "/home/ec2022/ra260514/MC613FINAL/2024s1-mc613-projeto-rat_race/placar.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718200814568 "|projetofinal|placar:placar_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[5\] placar.v(17) " "Inferred latch for \"HEX1\[5\]\" at placar.v(17)" {  } { { "placar.v" "" { Text "/home/ec2022/ra260514/MC613FINAL/2024s1-mc613-projeto-rat_race/placar.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718200814568 "|projetofinal|placar:placar_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[6\] placar.v(17) " "Inferred latch for \"HEX1\[6\]\" at placar.v(17)" {  } { { "placar.v" "" { Text "/home/ec2022/ra260514/MC613FINAL/2024s1-mc613-projeto-rat_race/placar.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718200814568 "|projetofinal|placar:placar_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[0\] placar.v(17) " "Inferred latch for \"HEX0\[0\]\" at placar.v(17)" {  } { { "placar.v" "" { Text "/home/ec2022/ra260514/MC613FINAL/2024s1-mc613-projeto-rat_race/placar.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718200814568 "|projetofinal|placar:placar_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[1\] placar.v(17) " "Inferred latch for \"HEX0\[1\]\" at placar.v(17)" {  } { { "placar.v" "" { Text "/home/ec2022/ra260514/MC613FINAL/2024s1-mc613-projeto-rat_race/placar.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718200814568 "|projetofinal|placar:placar_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[2\] placar.v(17) " "Inferred latch for \"HEX0\[2\]\" at placar.v(17)" {  } { { "placar.v" "" { Text "/home/ec2022/ra260514/MC613FINAL/2024s1-mc613-projeto-rat_race/placar.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718200814568 "|projetofinal|placar:placar_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[3\] placar.v(17) " "Inferred latch for \"HEX0\[3\]\" at placar.v(17)" {  } { { "placar.v" "" { Text "/home/ec2022/ra260514/MC613FINAL/2024s1-mc613-projeto-rat_race/placar.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718200814568 "|projetofinal|placar:placar_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[4\] placar.v(17) " "Inferred latch for \"HEX0\[4\]\" at placar.v(17)" {  } { { "placar.v" "" { Text "/home/ec2022/ra260514/MC613FINAL/2024s1-mc613-projeto-rat_race/placar.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718200814568 "|projetofinal|placar:placar_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[5\] placar.v(17) " "Inferred latch for \"HEX0\[5\]\" at placar.v(17)" {  } { { "placar.v" "" { Text "/home/ec2022/ra260514/MC613FINAL/2024s1-mc613-projeto-rat_race/placar.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718200814568 "|projetofinal|placar:placar_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[6\] placar.v(17) " "Inferred latch for \"HEX0\[6\]\" at placar.v(17)" {  } { { "placar.v" "" { Text "/home/ec2022/ra260514/MC613FINAL/2024s1-mc613-projeto-rat_race/placar.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718200814568 "|projetofinal|placar:placar_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "barra barra:barraDir " "Elaborating entity \"barra\" for hierarchy \"barra:barraDir\"" {  } { { "projetofinal.v" "barraDir" { Text "/home/ec2022/ra260514/MC613FINAL/2024s1-mc613-projeto-rat_race/projetofinal.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718200814568 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "estadoBarraV barra.v(20) " "Verilog HDL or VHDL warning at barra.v(20): object \"estadoBarraV\" assigned a value but never read" {  } { { "barra.v" "" { Text "/home/ec2022/ra260514/MC613FINAL/2024s1-mc613-projeto-rat_race/barra.v" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1718200814569 "|projetofinal|barra:barraDir"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 barra.v(66) " "Verilog HDL assignment warning at barra.v(66): truncated value with size 32 to match size of target (10)" {  } { { "barra.v" "" { Text "/home/ec2022/ra260514/MC613FINAL/2024s1-mc613-projeto-rat_race/barra.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718200814569 "|projetofinal|barra:barraDir"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 barra.v(67) " "Verilog HDL assignment warning at barra.v(67): truncated value with size 32 to match size of target (10)" {  } { { "barra.v" "" { Text "/home/ec2022/ra260514/MC613FINAL/2024s1-mc613-projeto-rat_race/barra.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718200814569 "|projetofinal|barra:barraDir"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 barra.v(73) " "Verilog HDL assignment warning at barra.v(73): truncated value with size 32 to match size of target (10)" {  } { { "barra.v" "" { Text "/home/ec2022/ra260514/MC613FINAL/2024s1-mc613-projeto-rat_race/barra.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718200814569 "|projetofinal|barra:barraDir"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 barra.v(74) " "Verilog HDL assignment warning at barra.v(74): truncated value with size 32 to match size of target (10)" {  } { { "barra.v" "" { Text "/home/ec2022/ra260514/MC613FINAL/2024s1-mc613-projeto-rat_race/barra.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718200814569 "|projetofinal|barra:barraDir"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "placar:placar_instance\|HEX2\[0\] " "LATCH primitive \"placar:placar_instance\|HEX2\[0\]\" is permanently enabled" {  } { { "placar.v" "" { Text "/home/ec2022/ra260514/MC613FINAL/2024s1-mc613-projeto-rat_race/placar.v" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1718200814875 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "placar:placar_instance\|HEX2\[1\] " "LATCH primitive \"placar:placar_instance\|HEX2\[1\]\" is permanently enabled" {  } { { "placar.v" "" { Text "/home/ec2022/ra260514/MC613FINAL/2024s1-mc613-projeto-rat_race/placar.v" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1718200814875 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "placar:placar_instance\|HEX2\[2\] " "LATCH primitive \"placar:placar_instance\|HEX2\[2\]\" is permanently enabled" {  } { { "placar.v" "" { Text "/home/ec2022/ra260514/MC613FINAL/2024s1-mc613-projeto-rat_race/placar.v" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1718200814875 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "placar:placar_instance\|HEX2\[3\] " "LATCH primitive \"placar:placar_instance\|HEX2\[3\]\" is permanently enabled" {  } { { "placar.v" "" { Text "/home/ec2022/ra260514/MC613FINAL/2024s1-mc613-projeto-rat_race/placar.v" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1718200814875 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "placar:placar_instance\|HEX2\[4\] " "LATCH primitive \"placar:placar_instance\|HEX2\[4\]\" is permanently enabled" {  } { { "placar.v" "" { Text "/home/ec2022/ra260514/MC613FINAL/2024s1-mc613-projeto-rat_race/placar.v" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1718200814875 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "placar:placar_instance\|HEX2\[5\] " "LATCH primitive \"placar:placar_instance\|HEX2\[5\]\" is permanently enabled" {  } { { "placar.v" "" { Text "/home/ec2022/ra260514/MC613FINAL/2024s1-mc613-projeto-rat_race/placar.v" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1718200814875 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "placar:placar_instance\|HEX2\[6\] " "LATCH primitive \"placar:placar_instance\|HEX2\[6\]\" is permanently enabled" {  } { { "placar.v" "" { Text "/home/ec2022/ra260514/MC613FINAL/2024s1-mc613-projeto-rat_race/placar.v" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1718200814875 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "placar:placar_instance\|HEX5\[0\] " "LATCH primitive \"placar:placar_instance\|HEX5\[0\]\" is permanently enabled" {  } { { "placar.v" "" { Text "/home/ec2022/ra260514/MC613FINAL/2024s1-mc613-projeto-rat_race/placar.v" 58 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1718200814875 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "placar:placar_instance\|HEX5\[1\] " "LATCH primitive \"placar:placar_instance\|HEX5\[1\]\" is permanently enabled" {  } { { "placar.v" "" { Text "/home/ec2022/ra260514/MC613FINAL/2024s1-mc613-projeto-rat_race/placar.v" 58 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1718200814875 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "placar:placar_instance\|HEX5\[2\] " "LATCH primitive \"placar:placar_instance\|HEX5\[2\]\" is permanently enabled" {  } { { "placar.v" "" { Text "/home/ec2022/ra260514/MC613FINAL/2024s1-mc613-projeto-rat_race/placar.v" 58 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1718200814875 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "placar:placar_instance\|HEX5\[3\] " "LATCH primitive \"placar:placar_instance\|HEX5\[3\]\" is permanently enabled" {  } { { "placar.v" "" { Text "/home/ec2022/ra260514/MC613FINAL/2024s1-mc613-projeto-rat_race/placar.v" 58 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1718200814875 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "placar:placar_instance\|HEX5\[4\] " "LATCH primitive \"placar:placar_instance\|HEX5\[4\]\" is permanently enabled" {  } { { "placar.v" "" { Text "/home/ec2022/ra260514/MC613FINAL/2024s1-mc613-projeto-rat_race/placar.v" 58 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1718200814875 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "placar:placar_instance\|HEX5\[5\] " "LATCH primitive \"placar:placar_instance\|HEX5\[5\]\" is permanently enabled" {  } { { "placar.v" "" { Text "/home/ec2022/ra260514/MC613FINAL/2024s1-mc613-projeto-rat_race/placar.v" 58 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1718200814875 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "placar:placar_instance\|HEX5\[6\] " "LATCH primitive \"placar:placar_instance\|HEX5\[6\]\" is permanently enabled" {  } { { "placar.v" "" { Text "/home/ec2022/ra260514/MC613FINAL/2024s1-mc613-projeto-rat_race/placar.v" 58 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1718200814875 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1718200815011 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "placar:placar_instance\|HEX0\[0\] " "Latch placar:placar_instance\|HEX0\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA placar\[1\] " "Ports D and ENA on the latch are fed by the same signal placar\[1\]" {  } { { "projetofinal.v" "" { Text "/home/ec2022/ra260514/MC613FINAL/2024s1-mc613-projeto-rat_race/projetofinal.v" 187 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1718200815021 ""}  } { { "placar.v" "" { Text "/home/ec2022/ra260514/MC613FINAL/2024s1-mc613-projeto-rat_race/placar.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1718200815021 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "placar:placar_instance\|HEX0\[1\] " "Latch placar:placar_instance\|HEX0\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA placar\[2\] " "Ports D and ENA on the latch are fed by the same signal placar\[2\]" {  } { { "projetofinal.v" "" { Text "/home/ec2022/ra260514/MC613FINAL/2024s1-mc613-projeto-rat_race/projetofinal.v" 187 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1718200815021 ""}  } { { "placar.v" "" { Text "/home/ec2022/ra260514/MC613FINAL/2024s1-mc613-projeto-rat_race/placar.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1718200815021 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "placar:placar_instance\|HEX0\[2\] " "Latch placar:placar_instance\|HEX0\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA placar\[1\] " "Ports D and ENA on the latch are fed by the same signal placar\[1\]" {  } { { "projetofinal.v" "" { Text "/home/ec2022/ra260514/MC613FINAL/2024s1-mc613-projeto-rat_race/projetofinal.v" 187 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1718200815021 ""}  } { { "placar.v" "" { Text "/home/ec2022/ra260514/MC613FINAL/2024s1-mc613-projeto-rat_race/placar.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1718200815021 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "placar:placar_instance\|HEX0\[3\] " "Latch placar:placar_instance\|HEX0\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA placar\[1\] " "Ports D and ENA on the latch are fed by the same signal placar\[1\]" {  } { { "projetofinal.v" "" { Text "/home/ec2022/ra260514/MC613FINAL/2024s1-mc613-projeto-rat_race/projetofinal.v" 187 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1718200815021 ""}  } { { "placar.v" "" { Text "/home/ec2022/ra260514/MC613FINAL/2024s1-mc613-projeto-rat_race/placar.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1718200815021 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "placar:placar_instance\|HEX0\[4\] " "Latch placar:placar_instance\|HEX0\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA placar\[1\] " "Ports D and ENA on the latch are fed by the same signal placar\[1\]" {  } { { "projetofinal.v" "" { Text "/home/ec2022/ra260514/MC613FINAL/2024s1-mc613-projeto-rat_race/projetofinal.v" 187 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1718200815021 ""}  } { { "placar.v" "" { Text "/home/ec2022/ra260514/MC613FINAL/2024s1-mc613-projeto-rat_race/placar.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1718200815021 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "placar:placar_instance\|HEX0\[5\] " "Latch placar:placar_instance\|HEX0\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA placar\[1\] " "Ports D and ENA on the latch are fed by the same signal placar\[1\]" {  } { { "projetofinal.v" "" { Text "/home/ec2022/ra260514/MC613FINAL/2024s1-mc613-projeto-rat_race/projetofinal.v" 187 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1718200815021 ""}  } { { "placar.v" "" { Text "/home/ec2022/ra260514/MC613FINAL/2024s1-mc613-projeto-rat_race/placar.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1718200815021 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "placar:placar_instance\|HEX0\[6\] " "Latch placar:placar_instance\|HEX0\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA placar\[1\] " "Ports D and ENA on the latch are fed by the same signal placar\[1\]" {  } { { "projetofinal.v" "" { Text "/home/ec2022/ra260514/MC613FINAL/2024s1-mc613-projeto-rat_race/projetofinal.v" 187 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1718200815021 ""}  } { { "placar.v" "" { Text "/home/ec2022/ra260514/MC613FINAL/2024s1-mc613-projeto-rat_race/placar.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1718200815021 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "placar:placar_instance\|HEX1\[0\] " "Latch placar:placar_instance\|HEX1\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA placar:placar_instance\|bcd2\[5\]~synth " "Ports D and ENA on the latch are fed by the same signal placar:placar_instance\|bcd2\[5\]~synth" {  } { { "placar.v" "" { Text "/home/ec2022/ra260514/MC613FINAL/2024s1-mc613-projeto-rat_race/placar.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1718200815021 ""}  } { { "placar.v" "" { Text "/home/ec2022/ra260514/MC613FINAL/2024s1-mc613-projeto-rat_race/placar.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1718200815021 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "placar:placar_instance\|HEX1\[1\] " "Latch placar:placar_instance\|HEX1\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA placar:placar_instance\|bcd2\[6\]~synth " "Ports D and ENA on the latch are fed by the same signal placar:placar_instance\|bcd2\[6\]~synth" {  } { { "placar.v" "" { Text "/home/ec2022/ra260514/MC613FINAL/2024s1-mc613-projeto-rat_race/placar.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1718200815021 ""}  } { { "placar.v" "" { Text "/home/ec2022/ra260514/MC613FINAL/2024s1-mc613-projeto-rat_race/placar.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1718200815021 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "placar:placar_instance\|HEX1\[2\] " "Latch placar:placar_instance\|HEX1\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA placar:placar_instance\|bcd2\[6\]~synth " "Ports D and ENA on the latch are fed by the same signal placar:placar_instance\|bcd2\[6\]~synth" {  } { { "placar.v" "" { Text "/home/ec2022/ra260514/MC613FINAL/2024s1-mc613-projeto-rat_race/placar.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1718200815021 ""}  } { { "placar.v" "" { Text "/home/ec2022/ra260514/MC613FINAL/2024s1-mc613-projeto-rat_race/placar.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1718200815021 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "placar:placar_instance\|HEX1\[3\] " "Latch placar:placar_instance\|HEX1\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA placar:placar_instance\|bcd2\[6\]~synth " "Ports D and ENA on the latch are fed by the same signal placar:placar_instance\|bcd2\[6\]~synth" {  } { { "placar.v" "" { Text "/home/ec2022/ra260514/MC613FINAL/2024s1-mc613-projeto-rat_race/placar.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1718200815021 ""}  } { { "placar.v" "" { Text "/home/ec2022/ra260514/MC613FINAL/2024s1-mc613-projeto-rat_race/placar.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1718200815021 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "placar:placar_instance\|HEX1\[4\] " "Latch placar:placar_instance\|HEX1\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA placar:placar_instance\|bcd2\[6\]~synth " "Ports D and ENA on the latch are fed by the same signal placar:placar_instance\|bcd2\[6\]~synth" {  } { { "placar.v" "" { Text "/home/ec2022/ra260514/MC613FINAL/2024s1-mc613-projeto-rat_race/placar.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1718200815021 ""}  } { { "placar.v" "" { Text "/home/ec2022/ra260514/MC613FINAL/2024s1-mc613-projeto-rat_race/placar.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1718200815021 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "placar:placar_instance\|HEX1\[5\] " "Latch placar:placar_instance\|HEX1\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA placar:placar_instance\|bcd2\[5\]~synth " "Ports D and ENA on the latch are fed by the same signal placar:placar_instance\|bcd2\[5\]~synth" {  } { { "placar.v" "" { Text "/home/ec2022/ra260514/MC613FINAL/2024s1-mc613-projeto-rat_race/placar.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1718200815021 ""}  } { { "placar.v" "" { Text "/home/ec2022/ra260514/MC613FINAL/2024s1-mc613-projeto-rat_race/placar.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1718200815021 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "placar:placar_instance\|HEX1\[6\] " "Latch placar:placar_instance\|HEX1\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA placar:placar_instance\|bcd2\[5\]~synth " "Ports D and ENA on the latch are fed by the same signal placar:placar_instance\|bcd2\[5\]~synth" {  } { { "placar.v" "" { Text "/home/ec2022/ra260514/MC613FINAL/2024s1-mc613-projeto-rat_race/placar.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1718200815021 ""}  } { { "placar.v" "" { Text "/home/ec2022/ra260514/MC613FINAL/2024s1-mc613-projeto-rat_race/placar.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1718200815021 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "placar:placar_instance\|HEX3\[0\] " "Latch placar:placar_instance\|HEX3\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA placarOponente\[1\] " "Ports D and ENA on the latch are fed by the same signal placarOponente\[1\]" {  } { { "projetofinal.v" "" { Text "/home/ec2022/ra260514/MC613FINAL/2024s1-mc613-projeto-rat_race/projetofinal.v" 187 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1718200815021 ""}  } { { "placar.v" "" { Text "/home/ec2022/ra260514/MC613FINAL/2024s1-mc613-projeto-rat_race/placar.v" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1718200815021 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "placar:placar_instance\|HEX3\[1\] " "Latch placar:placar_instance\|HEX3\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA placarOponente\[2\] " "Ports D and ENA on the latch are fed by the same signal placarOponente\[2\]" {  } { { "projetofinal.v" "" { Text "/home/ec2022/ra260514/MC613FINAL/2024s1-mc613-projeto-rat_race/projetofinal.v" 187 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1718200815021 ""}  } { { "placar.v" "" { Text "/home/ec2022/ra260514/MC613FINAL/2024s1-mc613-projeto-rat_race/placar.v" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1718200815021 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "placar:placar_instance\|HEX3\[2\] " "Latch placar:placar_instance\|HEX3\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA placarOponente\[1\] " "Ports D and ENA on the latch are fed by the same signal placarOponente\[1\]" {  } { { "projetofinal.v" "" { Text "/home/ec2022/ra260514/MC613FINAL/2024s1-mc613-projeto-rat_race/projetofinal.v" 187 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1718200815021 ""}  } { { "placar.v" "" { Text "/home/ec2022/ra260514/MC613FINAL/2024s1-mc613-projeto-rat_race/placar.v" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1718200815021 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "placar:placar_instance\|HEX3\[3\] " "Latch placar:placar_instance\|HEX3\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA placarOponente\[1\] " "Ports D and ENA on the latch are fed by the same signal placarOponente\[1\]" {  } { { "projetofinal.v" "" { Text "/home/ec2022/ra260514/MC613FINAL/2024s1-mc613-projeto-rat_race/projetofinal.v" 187 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1718200815021 ""}  } { { "placar.v" "" { Text "/home/ec2022/ra260514/MC613FINAL/2024s1-mc613-projeto-rat_race/placar.v" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1718200815021 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "placar:placar_instance\|HEX3\[4\] " "Latch placar:placar_instance\|HEX3\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA placarOponente\[1\] " "Ports D and ENA on the latch are fed by the same signal placarOponente\[1\]" {  } { { "projetofinal.v" "" { Text "/home/ec2022/ra260514/MC613FINAL/2024s1-mc613-projeto-rat_race/projetofinal.v" 187 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1718200815021 ""}  } { { "placar.v" "" { Text "/home/ec2022/ra260514/MC613FINAL/2024s1-mc613-projeto-rat_race/placar.v" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1718200815021 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "placar:placar_instance\|HEX3\[5\] " "Latch placar:placar_instance\|HEX3\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA placarOponente\[1\] " "Ports D and ENA on the latch are fed by the same signal placarOponente\[1\]" {  } { { "projetofinal.v" "" { Text "/home/ec2022/ra260514/MC613FINAL/2024s1-mc613-projeto-rat_race/projetofinal.v" 187 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1718200815021 ""}  } { { "placar.v" "" { Text "/home/ec2022/ra260514/MC613FINAL/2024s1-mc613-projeto-rat_race/placar.v" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1718200815021 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "placar:placar_instance\|HEX3\[6\] " "Latch placar:placar_instance\|HEX3\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA placarOponente\[1\] " "Ports D and ENA on the latch are fed by the same signal placarOponente\[1\]" {  } { { "projetofinal.v" "" { Text "/home/ec2022/ra260514/MC613FINAL/2024s1-mc613-projeto-rat_race/projetofinal.v" 187 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1718200815021 ""}  } { { "placar.v" "" { Text "/home/ec2022/ra260514/MC613FINAL/2024s1-mc613-projeto-rat_race/placar.v" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1718200815021 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "placar:placar_instance\|HEX4\[0\] " "Latch placar:placar_instance\|HEX4\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA placar:placar_instance\|bcd1\[5\]~synth " "Ports D and ENA on the latch are fed by the same signal placar:placar_instance\|bcd1\[5\]~synth" {  } { { "placar.v" "" { Text "/home/ec2022/ra260514/MC613FINAL/2024s1-mc613-projeto-rat_race/placar.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1718200815021 ""}  } { { "placar.v" "" { Text "/home/ec2022/ra260514/MC613FINAL/2024s1-mc613-projeto-rat_race/placar.v" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1718200815021 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "placar:placar_instance\|HEX4\[1\] " "Latch placar:placar_instance\|HEX4\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA placar:placar_instance\|bcd1\[6\]~synth " "Ports D and ENA on the latch are fed by the same signal placar:placar_instance\|bcd1\[6\]~synth" {  } { { "placar.v" "" { Text "/home/ec2022/ra260514/MC613FINAL/2024s1-mc613-projeto-rat_race/placar.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1718200815021 ""}  } { { "placar.v" "" { Text "/home/ec2022/ra260514/MC613FINAL/2024s1-mc613-projeto-rat_race/placar.v" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1718200815021 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "placar:placar_instance\|HEX4\[2\] " "Latch placar:placar_instance\|HEX4\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA placar:placar_instance\|bcd1\[6\]~synth " "Ports D and ENA on the latch are fed by the same signal placar:placar_instance\|bcd1\[6\]~synth" {  } { { "placar.v" "" { Text "/home/ec2022/ra260514/MC613FINAL/2024s1-mc613-projeto-rat_race/placar.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1718200815021 ""}  } { { "placar.v" "" { Text "/home/ec2022/ra260514/MC613FINAL/2024s1-mc613-projeto-rat_race/placar.v" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1718200815021 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "placar:placar_instance\|HEX4\[3\] " "Latch placar:placar_instance\|HEX4\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA placar:placar_instance\|bcd1\[6\]~synth " "Ports D and ENA on the latch are fed by the same signal placar:placar_instance\|bcd1\[6\]~synth" {  } { { "placar.v" "" { Text "/home/ec2022/ra260514/MC613FINAL/2024s1-mc613-projeto-rat_race/placar.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1718200815021 ""}  } { { "placar.v" "" { Text "/home/ec2022/ra260514/MC613FINAL/2024s1-mc613-projeto-rat_race/placar.v" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1718200815021 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "placar:placar_instance\|HEX4\[4\] " "Latch placar:placar_instance\|HEX4\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA placar:placar_instance\|bcd1\[6\]~synth " "Ports D and ENA on the latch are fed by the same signal placar:placar_instance\|bcd1\[6\]~synth" {  } { { "placar.v" "" { Text "/home/ec2022/ra260514/MC613FINAL/2024s1-mc613-projeto-rat_race/placar.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1718200815021 ""}  } { { "placar.v" "" { Text "/home/ec2022/ra260514/MC613FINAL/2024s1-mc613-projeto-rat_race/placar.v" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1718200815021 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "placar:placar_instance\|HEX4\[5\] " "Latch placar:placar_instance\|HEX4\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA placar:placar_instance\|bcd1\[5\]~synth " "Ports D and ENA on the latch are fed by the same signal placar:placar_instance\|bcd1\[5\]~synth" {  } { { "placar.v" "" { Text "/home/ec2022/ra260514/MC613FINAL/2024s1-mc613-projeto-rat_race/placar.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1718200815021 ""}  } { { "placar.v" "" { Text "/home/ec2022/ra260514/MC613FINAL/2024s1-mc613-projeto-rat_race/placar.v" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1718200815021 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "placar:placar_instance\|HEX4\[6\] " "Latch placar:placar_instance\|HEX4\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA placar:placar_instance\|bcd1\[5\]~synth " "Ports D and ENA on the latch are fed by the same signal placar:placar_instance\|bcd1\[5\]~synth" {  } { { "placar.v" "" { Text "/home/ec2022/ra260514/MC613FINAL/2024s1-mc613-projeto-rat_race/placar.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1718200815021 ""}  } { { "placar.v" "" { Text "/home/ec2022/ra260514/MC613FINAL/2024s1-mc613-projeto-rat_race/placar.v" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1718200815021 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "barra.v" "" { Text "/home/ec2022/ra260514/MC613FINAL/2024s1-mc613-projeto-rat_race/barra.v" 35 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1718200815023 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1718200815023 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_BLANK_N VCC " "Pin \"VGA_BLANK_N\" is stuck at VCC" {  } { { "projetofinal.v" "" { Text "/home/ec2022/ra260514/MC613FINAL/2024s1-mc613-projeto-rat_race/projetofinal.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718200815887 "|projetofinal|VGA_BLANK_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "projetofinal.v" "" { Text "/home/ec2022/ra260514/MC613FINAL/2024s1-mc613-projeto-rat_race/projetofinal.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718200815887 "|projetofinal|VGA_SYNC_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1718200815887 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1718200815952 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "5 " "5 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1718200816802 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1718200817067 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718200817067 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "8 " "Design contains 8 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "projetofinal.v" "" { Text "/home/ec2022/ra260514/MC613FINAL/2024s1-mc613-projeto-rat_race/projetofinal.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1718200817126 "|projetofinal|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "projetofinal.v" "" { Text "/home/ec2022/ra260514/MC613FINAL/2024s1-mc613-projeto-rat_race/projetofinal.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1718200817126 "|projetofinal|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "projetofinal.v" "" { Text "/home/ec2022/ra260514/MC613FINAL/2024s1-mc613-projeto-rat_race/projetofinal.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1718200817126 "|projetofinal|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "projetofinal.v" "" { Text "/home/ec2022/ra260514/MC613FINAL/2024s1-mc613-projeto-rat_race/projetofinal.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1718200817126 "|projetofinal|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "projetofinal.v" "" { Text "/home/ec2022/ra260514/MC613FINAL/2024s1-mc613-projeto-rat_race/projetofinal.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1718200817126 "|projetofinal|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "projetofinal.v" "" { Text "/home/ec2022/ra260514/MC613FINAL/2024s1-mc613-projeto-rat_race/projetofinal.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1718200817126 "|projetofinal|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "projetofinal.v" "" { Text "/home/ec2022/ra260514/MC613FINAL/2024s1-mc613-projeto-rat_race/projetofinal.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1718200817126 "|projetofinal|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "projetofinal.v" "" { Text "/home/ec2022/ra260514/MC613FINAL/2024s1-mc613-projeto-rat_race/projetofinal.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1718200817126 "|projetofinal|SW[8]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1718200817126 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1032 " "Implemented 1032 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1718200817128 ""} { "Info" "ICUT_CUT_TM_OPINS" "71 " "Implemented 71 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1718200817128 ""} { "Info" "ICUT_CUT_TM_LCELLS" "946 " "Implemented 946 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1718200817128 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1718200817128 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 119 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 119 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1324 " "Peak virtual memory: 1324 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1718200817140 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 12 11:00:17 2024 " "Processing ended: Wed Jun 12 11:00:17 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1718200817140 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1718200817140 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1718200817140 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1718200817140 ""}
