
GccApplication1.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000009fe  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000010  00800060  000009fe  00000a92  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          0000001c  00800070  00800070  00000aa2  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  00000aa2  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 0000003c  00000000  00000000  00000ad4  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000140  00000000  00000000  00000b10  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   0000178c  00000000  00000000  00000c50  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00000aef  00000000  00000000  000023dc  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00000f17  00000000  00000000  00002ecb  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  000002c8  00000000  00000000  00003de4  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00000782  00000000  00000000  000040ac  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00000acb  00000000  00000000  0000482e  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000100  00000000  00000000  000052f9  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	a2 c0       	rjmp	.+324    	; 0x146 <__ctors_end>
   2:	bc c0       	rjmp	.+376    	; 0x17c <__bad_interrupt>
   4:	bb c0       	rjmp	.+374    	; 0x17c <__bad_interrupt>
   6:	ba c0       	rjmp	.+372    	; 0x17c <__bad_interrupt>
   8:	b9 c0       	rjmp	.+370    	; 0x17c <__bad_interrupt>
   a:	b8 c0       	rjmp	.+368    	; 0x17c <__bad_interrupt>
   c:	b7 c0       	rjmp	.+366    	; 0x17c <__bad_interrupt>
   e:	b6 c0       	rjmp	.+364    	; 0x17c <__bad_interrupt>
  10:	b5 c0       	rjmp	.+362    	; 0x17c <__bad_interrupt>
  12:	b4 c0       	rjmp	.+360    	; 0x17c <__bad_interrupt>
  14:	d0 c3       	rjmp	.+1952   	; 0x7b6 <__vector_10>
  16:	b2 c0       	rjmp	.+356    	; 0x17c <__bad_interrupt>
  18:	b1 c0       	rjmp	.+354    	; 0x17c <__bad_interrupt>
  1a:	b0 c0       	rjmp	.+352    	; 0x17c <__bad_interrupt>
  1c:	75 c2       	rjmp	.+1258   	; 0x508 <__vector_14>

0000001e <__trampolines_end>:
  1e:	00 00       	nop
  20:	00 00       	nop
  22:	00 00       	nop
  24:	00 5f       	subi	r16, 0xF0	; 240
  26:	00 00       	nop
  28:	00 07       	cpc	r16, r16
  2a:	00 07       	cpc	r16, r16
  2c:	00 14       	cp	r0, r0
  2e:	7f 14       	cp	r7, r15
  30:	7f 14       	cp	r7, r15
  32:	24 2a       	or	r2, r20
  34:	7f 2a       	or	r7, r31
  36:	12 23       	and	r17, r18
  38:	13 08       	sbc	r1, r3
  3a:	64 62       	ori	r22, 0x24	; 36
  3c:	36 49       	sbci	r19, 0x96	; 150
  3e:	55 22       	and	r5, r21
  40:	50 00       	.word	0x0050	; ????
  42:	05 03       	mulsu	r16, r21
  44:	00 00       	nop
  46:	00 1c       	adc	r0, r0
  48:	22 41       	sbci	r18, 0x12	; 18
  4a:	00 00       	nop
  4c:	41 22       	and	r4, r17
  4e:	1c 00       	.word	0x001c	; ????
  50:	14 08       	sbc	r1, r4
  52:	3e 08       	sbc	r3, r14
  54:	14 08       	sbc	r1, r4
  56:	08 3e       	cpi	r16, 0xE8	; 232
  58:	08 08       	sbc	r0, r8
  5a:	00 50       	subi	r16, 0x00	; 0
  5c:	30 00       	.word	0x0030	; ????
  5e:	00 08       	sbc	r0, r0
  60:	08 08       	sbc	r0, r8
  62:	08 08       	sbc	r0, r8
  64:	00 60       	ori	r16, 0x00	; 0
  66:	60 00       	.word	0x0060	; ????
  68:	00 20       	and	r0, r0
  6a:	10 08       	sbc	r1, r0
  6c:	04 02       	muls	r16, r20
  6e:	3e 51       	subi	r19, 0x1E	; 30
  70:	49 45       	sbci	r20, 0x59	; 89
  72:	3e 00       	.word	0x003e	; ????
  74:	42 7f       	andi	r20, 0xF2	; 242
  76:	40 00       	.word	0x0040	; ????
  78:	42 61       	ori	r20, 0x12	; 18
  7a:	51 49       	sbci	r21, 0x91	; 145
  7c:	46 21       	and	r20, r6
  7e:	41 45       	sbci	r20, 0x51	; 81
  80:	4b 31       	cpi	r20, 0x1B	; 27
  82:	18 14       	cp	r1, r8
  84:	12 7f       	andi	r17, 0xF2	; 242
  86:	10 27       	eor	r17, r16
  88:	45 45       	sbci	r20, 0x55	; 85
  8a:	45 39       	cpi	r20, 0x95	; 149
  8c:	3c 4a       	sbci	r19, 0xAC	; 172
  8e:	49 49       	sbci	r20, 0x99	; 153
  90:	30 01       	movw	r6, r0
  92:	71 09       	sbc	r23, r1
  94:	05 03       	mulsu	r16, r21
  96:	36 49       	sbci	r19, 0x96	; 150
  98:	49 49       	sbci	r20, 0x99	; 153
  9a:	36 06       	cpc	r3, r22
  9c:	49 49       	sbci	r20, 0x99	; 153
  9e:	29 1e       	adc	r2, r25
  a0:	00 36       	cpi	r16, 0x60	; 96
  a2:	36 00       	.word	0x0036	; ????
  a4:	00 00       	nop
  a6:	56 36       	cpi	r21, 0x66	; 102
  a8:	00 00       	nop
  aa:	08 14       	cp	r0, r8
  ac:	22 41       	sbci	r18, 0x12	; 18
  ae:	00 14       	cp	r0, r0
  b0:	14 14       	cp	r1, r4
  b2:	14 14       	cp	r1, r4
  b4:	00 41       	sbci	r16, 0x10	; 16
  b6:	22 14       	cp	r2, r2
  b8:	08 02       	muls	r16, r24
  ba:	01 51       	subi	r16, 0x11	; 17
  bc:	09 06       	cpc	r0, r25
  be:	32 49       	sbci	r19, 0x92	; 146
  c0:	79 41       	sbci	r23, 0x19	; 25
  c2:	3e 7e       	andi	r19, 0xEE	; 238
  c4:	11 11       	cpse	r17, r1
  c6:	11 7e       	andi	r17, 0xE1	; 225
  c8:	7f 49       	sbci	r23, 0x9F	; 159
  ca:	49 49       	sbci	r20, 0x99	; 153
  cc:	36 3e       	cpi	r19, 0xE6	; 230
  ce:	41 41       	sbci	r20, 0x11	; 17
  d0:	41 22       	and	r4, r17
  d2:	7f 41       	sbci	r23, 0x1F	; 31
  d4:	41 22       	and	r4, r17
  d6:	1c 7f       	andi	r17, 0xFC	; 252
  d8:	49 49       	sbci	r20, 0x99	; 153
  da:	49 41       	sbci	r20, 0x19	; 25
  dc:	7f 09       	sbc	r23, r15
  de:	09 09       	sbc	r16, r9
  e0:	01 3e       	cpi	r16, 0xE1	; 225
  e2:	41 49       	sbci	r20, 0x91	; 145
  e4:	49 7a       	andi	r20, 0xA9	; 169
  e6:	7f 08       	sbc	r7, r15
  e8:	08 08       	sbc	r0, r8
  ea:	7f 00       	.word	0x007f	; ????
  ec:	41 7f       	andi	r20, 0xF1	; 241
  ee:	41 00       	.word	0x0041	; ????
  f0:	20 40       	sbci	r18, 0x00	; 0
  f2:	41 3f       	cpi	r20, 0xF1	; 241
  f4:	01 7f       	andi	r16, 0xF1	; 241
  f6:	08 14       	cp	r0, r8
  f8:	22 41       	sbci	r18, 0x12	; 18
  fa:	7f 40       	sbci	r23, 0x0F	; 15
  fc:	40 40       	sbci	r20, 0x00	; 0
  fe:	40 7f       	andi	r20, 0xF0	; 240
 100:	02 0c       	add	r0, r2
 102:	02 7f       	andi	r16, 0xF2	; 242
 104:	7f 04       	cpc	r7, r15
 106:	08 10       	cpse	r0, r8
 108:	7f 3e       	cpi	r23, 0xEF	; 239
 10a:	41 41       	sbci	r20, 0x11	; 17
 10c:	41 3e       	cpi	r20, 0xE1	; 225
 10e:	7f 09       	sbc	r23, r15
 110:	09 09       	sbc	r16, r9
 112:	06 3e       	cpi	r16, 0xE6	; 230
 114:	41 51       	subi	r20, 0x11	; 17
 116:	21 5e       	subi	r18, 0xE1	; 225
 118:	7f 09       	sbc	r23, r15
 11a:	19 29       	or	r17, r9
 11c:	46 46       	sbci	r20, 0x66	; 102
 11e:	49 49       	sbci	r20, 0x99	; 153
 120:	49 31       	cpi	r20, 0x19	; 25
 122:	01 01       	movw	r0, r2
 124:	7f 01       	movw	r14, r30
 126:	01 3f       	cpi	r16, 0xF1	; 241
 128:	40 40       	sbci	r20, 0x00	; 0
 12a:	40 3f       	cpi	r20, 0xF0	; 240
 12c:	1f 20       	and	r1, r15
 12e:	40 20       	and	r4, r0
 130:	1f 3f       	cpi	r17, 0xFF	; 255
 132:	40 38       	cpi	r20, 0x80	; 128
 134:	40 3f       	cpi	r20, 0xF0	; 240
 136:	63 14       	cp	r6, r3
 138:	08 14       	cp	r0, r8
 13a:	63 07       	cpc	r22, r19
 13c:	08 70       	andi	r16, 0x08	; 8
 13e:	08 07       	cpc	r16, r24
 140:	61 51       	subi	r22, 0x11	; 17
 142:	49 45       	sbci	r20, 0x59	; 89
 144:	43 00       	.word	0x0043	; ????

00000146 <__ctors_end>:
 146:	11 24       	eor	r1, r1
 148:	1f be       	out	0x3f, r1	; 63
 14a:	cf e5       	ldi	r28, 0x5F	; 95
 14c:	d2 e0       	ldi	r29, 0x02	; 2
 14e:	de bf       	out	0x3e, r29	; 62
 150:	cd bf       	out	0x3d, r28	; 61

00000152 <__do_copy_data>:
 152:	10 e0       	ldi	r17, 0x00	; 0
 154:	a0 e6       	ldi	r26, 0x60	; 96
 156:	b0 e0       	ldi	r27, 0x00	; 0
 158:	ee ef       	ldi	r30, 0xFE	; 254
 15a:	f9 e0       	ldi	r31, 0x09	; 9
 15c:	02 c0       	rjmp	.+4      	; 0x162 <__do_copy_data+0x10>
 15e:	05 90       	lpm	r0, Z+
 160:	0d 92       	st	X+, r0
 162:	a0 37       	cpi	r26, 0x70	; 112
 164:	b1 07       	cpc	r27, r17
 166:	d9 f7       	brne	.-10     	; 0x15e <__do_copy_data+0xc>

00000168 <__do_clear_bss>:
 168:	20 e0       	ldi	r18, 0x00	; 0
 16a:	a0 e7       	ldi	r26, 0x70	; 112
 16c:	b0 e0       	ldi	r27, 0x00	; 0
 16e:	01 c0       	rjmp	.+2      	; 0x172 <.do_clear_bss_start>

00000170 <.do_clear_bss_loop>:
 170:	1d 92       	st	X+, r1

00000172 <.do_clear_bss_start>:
 172:	ac 38       	cpi	r26, 0x8C	; 140
 174:	b2 07       	cpc	r27, r18
 176:	e1 f7       	brne	.-8      	; 0x170 <.do_clear_bss_loop>
 178:	35 d3       	rcall	.+1642   	; 0x7e4 <main>
 17a:	3f c4       	rjmp	.+2174   	; 0x9fa <_exit>

0000017c <__bad_interrupt>:
 17c:	41 cf       	rjmp	.-382    	; 0x0 <__vectors>

0000017e <attiny_dht_init>:
	
	
	GIFR = (1<<PCIF);
	
	//enables global interrupts
	sei();
 17e:	87 b3       	in	r24, 0x17	; 23
 180:	88 60       	ori	r24, 0x08	; 8
 182:	87 bb       	out	0x17, r24	; 23
 184:	88 b3       	in	r24, 0x18	; 24
 186:	88 60       	ori	r24, 0x08	; 8
 188:	88 bb       	out	0x18, r24	; 24
 18a:	87 b3       	in	r24, 0x17	; 23
 18c:	80 61       	ori	r24, 0x10	; 16
 18e:	87 bb       	out	0x17, r24	; 23
 190:	88 b3       	in	r24, 0x18	; 24
 192:	8f 7e       	andi	r24, 0xEF	; 239
 194:	88 bb       	out	0x18, r24	; 24
 196:	08 95       	ret

00000198 <deinit_pcint>:
{
	

	//Pin Change Mask Register
	//bit 3: PCINT3 (PB3)
	PCMSK &=~(0x01<<DHT_PIN);
 198:	85 b3       	in	r24, 0x15	; 21
 19a:	87 7f       	andi	r24, 0xF7	; 247
 19c:	85 bb       	out	0x15, r24	; 21
	
	// General Interrupt Mask Register
	//bit 6: 0 (INT0 disabled)
	//bit 5: 1 (PCINT enabled)
	GIMSK&=~(0x01<<5);
 19e:	8b b7       	in	r24, 0x3b	; 59
 1a0:	8f 7d       	andi	r24, 0xDF	; 223
 1a2:	8b bf       	out	0x3b, r24	; 59
 1a4:	08 95       	ret

000001a6 <timer1_init>:
		bit7:	0 (Don't clear on compare match)
		bit6:	0 (PWM Enable off)
		bit5-4: 00 (0 because we don't use the compare match)
		bit3-0:	0100 (CK/8 = 1MHz)
	*/
	TCCR1 = 0x04;
 1a6:	84 e0       	ldi	r24, 0x04	; 4
 1a8:	80 bf       	out	0x30, r24	; 48
	Bit 0: 0
	*/
	//PLLCSR = 0x02;
	 
	//set the count to 0
	TCNT1 = 0x00;
 1aa:	1f bc       	out	0x2f, r1	; 47
 1ac:	08 95       	ret

000001ae <timer1_deinit>:
		bit7:	0 (Don't clear on compare match)
		bit6:	0 (PWM Enable off)
		bit5-4: 00 (0 because we don't use the compare match)
		bit3-0:	0100 (CK/8 = 1MHz)
	*/
	TCCR1 = 0x00;
 1ae:	10 be       	out	0x30, r1	; 48
	Bit 0: 0
	*/
	//PLLCSR = 0x02;
	 
	//set the count to 0
	TCNT1 = 0x00;
 1b0:	1f bc       	out	0x2f, r1	; 47
 1b2:	08 95       	ret

000001b4 <dht_start>:
void dht_start()
{
	
	
	//set TIMER1 pre-scaler to 4096
	TCCR1 = 0x0E;
 1b4:	8e e0       	ldi	r24, 0x0E	; 14
 1b6:	80 bf       	out	0x30, r24	; 48
	
	//set DHT_PIN to low
	PORTB&=~(0x01<<DHT_PIN); 
 1b8:	88 b3       	in	r24, 0x18	; 24
 1ba:	87 7f       	andi	r24, 0xF7	; 247
 1bc:	88 bb       	out	0x18, r24	; 24
	//set counter to 0
	TCNT1=0x00;	
 1be:	1f bc       	out	0x2f, r1	; 47
	
	//wait for the 18mS
	while(TCNT1<18);
 1c0:	8f b5       	in	r24, 0x2f	; 47
 1c2:	82 31       	cpi	r24, 0x12	; 18
 1c4:	e8 f3       	brcs	.-6      	; 0x1c0 <dht_start+0xc>

	//set DHT_PIN as input...
	DDRB&=~(0x01<<DHT_PIN); 
 1c6:	87 b3       	in	r24, 0x17	; 23
 1c8:	87 7f       	andi	r24, 0xF7	; 247
 1ca:	87 bb       	out	0x17, r24	; 23
	//and release the line
	PORTB&=~(0x01<<DHT_PIN); 
 1cc:	88 b3       	in	r24, 0x18	; 24
 1ce:	87 7f       	andi	r24, 0xF7	; 247
 1d0:	88 bb       	out	0x18, r24	; 24
	
	
	//set TIMER1 pre-scaler to 8, so one tick equals 1uS
	TCCR1 = 0x04;
 1d2:	84 e0       	ldi	r24, 0x04	; 4
 1d4:	80 bf       	out	0x30, r24	; 48
	//set counter to 0
	TCNT1=0x00;
 1d6:	1f bc       	out	0x2f, r1	; 47
 1d8:	08 95       	ret

000001da <dht_response>:
		


				
		//the DHT takes 10-20uS to start responding: we wait for the line to go low
		while((PINB & (0x01 << DHT_PIN)));
 1da:	b3 99       	sbic	0x16, 3	; 22
 1dc:	fe cf       	rjmp	.-4      	; 0x1da <dht_response>
			
		//re-init counter
		TCNT1 = 0;
 1de:	1f bc       	out	0x2f, r1	; 47
			
		//wait while the line is low
		while( !(PINB & (0x01 << DHT_PIN)) );
 1e0:	b3 9b       	sbis	0x16, 3	; 22
 1e2:	fe cf       	rjmp	.-4      	; 0x1e0 <dht_response+0x6>
			
		//check the counter values
		if( (75<=TCNT1) && (90>=TCNT1))
 1e4:	8f b5       	in	r24, 0x2f	; 47
 1e6:	8b 34       	cpi	r24, 0x4B	; 75
 1e8:	d8 f0       	brcs	.+54     	; 0x220 <__DATA_REGION_LENGTH__+0x20>
 1ea:	8f b5       	in	r24, 0x2f	; 47
 1ec:	8b 35       	cpi	r24, 0x5B	; 91
 1ee:	c0 f4       	brcc	.+48     	; 0x220 <__DATA_REGION_LENGTH__+0x20>
		{
			TCNT1=0;
 1f0:	1f bc       	out	0x2f, r1	; 47
			//we have to read to pulses, so before continuing in the state machine, we repeat for the second pulse
			_v_response_pulses++;
 1f2:	80 91 73 00 	lds	r24, 0x0073	; 0x800073 <_v_response_pulses>
 1f6:	8f 5f       	subi	r24, 0xFF	; 255
 1f8:	80 93 73 00 	sts	0x0073, r24	; 0x800073 <_v_response_pulses>
				
			//restart count
				
			//now we wait while the line is high
			while((PINB & (0x01 << DHT_PIN)));	
 1fc:	b3 99       	sbic	0x16, 3	; 22
 1fe:	fe cf       	rjmp	.-4      	; 0x1fc <dht_response+0x22>
				
			if( (75<=TCNT1) && (90>=TCNT1))
 200:	8f b5       	in	r24, 0x2f	; 47
 202:	8b 34       	cpi	r24, 0x4B	; 75
 204:	48 f0       	brcs	.+18     	; 0x218 <__DATA_REGION_LENGTH__+0x18>
 206:	8f b5       	in	r24, 0x2f	; 47
 208:	8b 35       	cpi	r24, 0x5B	; 91
 20a:	30 f4       	brcc	.+12     	; 0x218 <__DATA_REGION_LENGTH__+0x18>
			{
				_v_response_pulses++;
 20c:	80 91 73 00 	lds	r24, 0x0073	; 0x800073 <_v_response_pulses>
 210:	8f 5f       	subi	r24, 0xFF	; 255
 212:	80 93 73 00 	sts	0x0073, r24	; 0x800073 <_v_response_pulses>
 216:	08 95       	ret
			}
			else
			{					
				f_dht_error = RESPONSE_ERROR;
 218:	82 e0       	ldi	r24, 0x02	; 2
 21a:	80 93 72 00 	sts	0x0072, r24	; 0x800072 <f_dht_error>
 21e:	08 95       	ret
				
						
		}
		else
		{
			f_dht_error = RESPONSE_ERROR;
 220:	82 e0       	ldi	r24, 0x02	; 2
 222:	80 93 72 00 	sts	0x0072, r24	; 0x800072 <f_dht_error>
 226:	08 95       	ret

00000228 <dht_gets_data>:
	@brief: reads the values from the sensor
	@params: none
	@returns: none
*/
void dht_gets_data()
{
 228:	0f 93       	push	r16
 22a:	1f 93       	push	r17
	
	while(_v_dht_data_shift_index>0)
 22c:	5e c0       	rjmp	.+188    	; 0x2ea <__stack+0x8b>
	{
		//decrement index
		_v_dht_data_shift_index--;	
 22e:	80 91 60 00 	lds	r24, 0x0060	; 0x800060 <__DATA_REGION_ORIGIN__>
 232:	81 50       	subi	r24, 0x01	; 1
 234:	80 93 60 00 	sts	0x0060, r24	; 0x800060 <__DATA_REGION_ORIGIN__>
		
		//wait while the line is low
		while( !(PINB & (0x01 << DHT_PIN)) );
 238:	b3 9b       	sbis	0x16, 3	; 22
 23a:	fe cf       	rjmp	.-4      	; 0x238 <dht_gets_data+0x10>
			
		//restart counter
		TCNT1 = 0;
 23c:	1f bc       	out	0x2f, r1	; 47
			
		//now we wait while the line is high
		while((PINB & (0x01 << DHT_PIN)));
 23e:	b3 99       	sbic	0x16, 3	; 22
 240:	fe cf       	rjmp	.-4      	; 0x23e <dht_gets_data+0x16>
		
		if(_v_dht_data_shift_index>7)
 242:	80 91 60 00 	lds	r24, 0x0060	; 0x800060 <__DATA_REGION_ORIGIN__>
 246:	88 30       	cpi	r24, 0x08	; 8
 248:	60 f1       	brcs	.+88     	; 0x2a2 <__stack+0x43>
		{
			//we only check for the ones (given the values variables are started at 0
			if(TCNT1>=45)
 24a:	8f b5       	in	r24, 0x2f	; 47
 24c:	8d 32       	cpi	r24, 0x2D	; 45
 24e:	08 f4       	brcc	.+2      	; 0x252 <dht_gets_data+0x2a>
 250:	4c c0       	rjmp	.+152    	; 0x2ea <__stack+0x8b>
			{
				_v_dht_data |= ((uint32_t)1<<(_v_dht_data_shift_index-8));
 252:	80 91 60 00 	lds	r24, 0x0060	; 0x800060 <__DATA_REGION_ORIGIN__>
 256:	90 e0       	ldi	r25, 0x00	; 0
 258:	08 97       	sbiw	r24, 0x08	; 8
 25a:	41 e0       	ldi	r20, 0x01	; 1
 25c:	50 e0       	ldi	r21, 0x00	; 0
 25e:	60 e0       	ldi	r22, 0x00	; 0
 260:	70 e0       	ldi	r23, 0x00	; 0
 262:	8a 01       	movw	r16, r20
 264:	9b 01       	movw	r18, r22
 266:	04 c0       	rjmp	.+8      	; 0x270 <__stack+0x11>
 268:	00 0f       	add	r16, r16
 26a:	11 1f       	adc	r17, r17
 26c:	22 1f       	adc	r18, r18
 26e:	33 1f       	adc	r19, r19
 270:	8a 95       	dec	r24
 272:	d2 f7       	brpl	.-12     	; 0x268 <__stack+0x9>
 274:	d9 01       	movw	r26, r18
 276:	c8 01       	movw	r24, r16
 278:	40 91 78 00 	lds	r20, 0x0078	; 0x800078 <_v_dht_data>
 27c:	50 91 79 00 	lds	r21, 0x0079	; 0x800079 <_v_dht_data+0x1>
 280:	60 91 7a 00 	lds	r22, 0x007A	; 0x80007a <_v_dht_data+0x2>
 284:	70 91 7b 00 	lds	r23, 0x007B	; 0x80007b <_v_dht_data+0x3>
 288:	84 2b       	or	r24, r20
 28a:	95 2b       	or	r25, r21
 28c:	a6 2b       	or	r26, r22
 28e:	b7 2b       	or	r27, r23
 290:	80 93 78 00 	sts	0x0078, r24	; 0x800078 <_v_dht_data>
 294:	90 93 79 00 	sts	0x0079, r25	; 0x800079 <_v_dht_data+0x1>
 298:	a0 93 7a 00 	sts	0x007A, r26	; 0x80007a <_v_dht_data+0x2>
 29c:	b0 93 7b 00 	sts	0x007B, r27	; 0x80007b <_v_dht_data+0x3>
 2a0:	24 c0       	rjmp	.+72     	; 0x2ea <__stack+0x8b>
			
		}
		else{
			
			//we only check for the ones (given the values variables are started at 0
			if(TCNT1>=45)
 2a2:	8f b5       	in	r24, 0x2f	; 47
 2a4:	8d 32       	cpi	r24, 0x2D	; 45
 2a6:	08 f1       	brcs	.+66     	; 0x2ea <__stack+0x8b>
			{
				_v_dht_chk |= (1<<_v_dht_data_shift_index);
 2a8:	20 91 60 00 	lds	r18, 0x0060	; 0x800060 <__DATA_REGION_ORIGIN__>
 2ac:	81 e0       	ldi	r24, 0x01	; 1
 2ae:	90 e0       	ldi	r25, 0x00	; 0
 2b0:	02 c0       	rjmp	.+4      	; 0x2b6 <__stack+0x57>
 2b2:	88 0f       	add	r24, r24
 2b4:	99 1f       	adc	r25, r25
 2b6:	2a 95       	dec	r18
 2b8:	e2 f7       	brpl	.-8      	; 0x2b2 <__stack+0x53>
 2ba:	40 91 74 00 	lds	r20, 0x0074	; 0x800074 <_v_dht_chk>
 2be:	50 91 75 00 	lds	r21, 0x0075	; 0x800075 <_v_dht_chk+0x1>
 2c2:	60 91 76 00 	lds	r22, 0x0076	; 0x800076 <_v_dht_chk+0x2>
 2c6:	70 91 77 00 	lds	r23, 0x0077	; 0x800077 <_v_dht_chk+0x3>
 2ca:	09 2e       	mov	r0, r25
 2cc:	00 0c       	add	r0, r0
 2ce:	aa 0b       	sbc	r26, r26
 2d0:	bb 0b       	sbc	r27, r27
 2d2:	84 2b       	or	r24, r20
 2d4:	95 2b       	or	r25, r21
 2d6:	a6 2b       	or	r26, r22
 2d8:	b7 2b       	or	r27, r23
 2da:	80 93 74 00 	sts	0x0074, r24	; 0x800074 <_v_dht_chk>
 2de:	90 93 75 00 	sts	0x0075, r25	; 0x800075 <_v_dht_chk+0x1>
 2e2:	a0 93 76 00 	sts	0x0076, r26	; 0x800076 <_v_dht_chk+0x2>
 2e6:	b0 93 77 00 	sts	0x0077, r27	; 0x800077 <_v_dht_chk+0x3>
	@returns: none
*/
void dht_gets_data()
{
	
	while(_v_dht_data_shift_index>0)
 2ea:	80 91 60 00 	lds	r24, 0x0060	; 0x800060 <__DATA_REGION_ORIGIN__>
 2ee:	81 11       	cpse	r24, r1
 2f0:	9e cf       	rjmp	.-196    	; 0x22e <dht_gets_data+0x6>

					
	}

	
}
 2f2:	1f 91       	pop	r17
 2f4:	0f 91       	pop	r16
 2f6:	08 95       	ret

000002f8 <dht_read>:
*/
void dht_read()
{
	//dht_start();
	
	switch(dht_state)
 2f8:	80 91 71 00 	lds	r24, 0x0071	; 0x800071 <dht_state>
 2fc:	82 30       	cpi	r24, 0x02	; 2
 2fe:	99 f1       	breq	.+102    	; 0x366 <dht_read+0x6e>
 300:	28 f4       	brcc	.+10     	; 0x30c <dht_read+0x14>
 302:	88 23       	and	r24, r24
 304:	59 f0       	breq	.+22     	; 0x31c <dht_read+0x24>
 306:	81 30       	cpi	r24, 0x01	; 1
 308:	09 f1       	breq	.+66     	; 0x34c <dht_read+0x54>
 30a:	08 95       	ret
 30c:	84 30       	cpi	r24, 0x04	; 4
 30e:	09 f4       	brne	.+2      	; 0x312 <dht_read+0x1a>
 310:	49 c0       	rjmp	.+146    	; 0x3a4 <dht_read+0xac>
 312:	d8 f1       	brcs	.+118    	; 0x38a <dht_read+0x92>
 314:	85 30       	cpi	r24, 0x05	; 5
 316:	09 f4       	brne	.+2      	; 0x31a <dht_read+0x22>
 318:	a1 c0       	rjmp	.+322    	; 0x45c <__LOCK_REGION_LENGTH__+0x5c>
 31a:	08 95       	ret
	{
		case dht_idle:
			
			//initialize variables
			_v_dht_rh_int = 0;
 31c:	10 92 7d 00 	sts	0x007D, r1	; 0x80007d <_v_dht_rh_int>
			_v_dht_rh_dec = 0;
 320:	10 92 7c 00 	sts	0x007C, r1	; 0x80007c <_v_dht_rh_dec>
			_v_dht_temp_int = 0;
 324:	10 92 7f 00 	sts	0x007F, r1	; 0x80007f <_v_dht_temp_int>
			_v_dht_temp_dec = 0;
 328:	10 92 7e 00 	sts	0x007E, r1	; 0x80007e <_v_dht_temp_dec>
			_v_dht_data = 0;
 32c:	10 92 78 00 	sts	0x0078, r1	; 0x800078 <_v_dht_data>
 330:	10 92 79 00 	sts	0x0079, r1	; 0x800079 <_v_dht_data+0x1>
 334:	10 92 7a 00 	sts	0x007A, r1	; 0x80007a <_v_dht_data+0x2>
 338:	10 92 7b 00 	sts	0x007B, r1	; 0x80007b <_v_dht_data+0x3>
			_v_dht_data_ready = 0;
 33c:	10 92 70 00 	sts	0x0070, r1	; 0x800070 <__data_end>
			
			//
			attiny_dht_init();
 340:	1e df       	rcall	.-452    	; 0x17e <attiny_dht_init>
			//start timer
			timer1_init();
 342:	31 df       	rcall	.-414    	; 0x1a6 <timer1_init>
			
			//star FSM
			dht_state = dht_send_start;
 344:	81 e0       	ldi	r24, 0x01	; 1
 346:	80 93 71 00 	sts	0x0071, r24	; 0x800071 <dht_state>
			break;
 34a:	08 95       	ret
			
		case dht_send_start:
			//sends start signal
			dht_start();
 34c:	33 df       	rcall	.-410    	; 0x1b4 <dht_start>
			if(f_dht_error!=NO_ERROR)
 34e:	80 91 72 00 	lds	r24, 0x0072	; 0x800072 <f_dht_error>
 352:	88 23       	and	r24, r24
 354:	21 f0       	breq	.+8      	; 0x35e <dht_read+0x66>
			{
				dht_state = dht_error;
 356:	85 e0       	ldi	r24, 0x05	; 5
 358:	80 93 71 00 	sts	0x0071, r24	; 0x800071 <dht_state>
 35c:	08 95       	ret
			else
			{
				//while( !(PINB & (0x01 << DHT_PIN)) );
				//inits Pin Change Interrupts
				//init_pcint();
				dht_state = dht_read_response;
 35e:	82 e0       	ldi	r24, 0x02	; 2
 360:	80 93 71 00 	sts	0x0071, r24	; 0x800071 <dht_state>
 364:	08 95       	ret
			break;
		
		//reads rh and temp values
		case dht_read_response:
			
			dht_response();
 366:	39 df       	rcall	.-398    	; 0x1da <dht_response>
			if(f_dht_error!=NO_ERROR)
 368:	80 91 72 00 	lds	r24, 0x0072	; 0x800072 <f_dht_error>
 36c:	88 23       	and	r24, r24
 36e:	21 f0       	breq	.+8      	; 0x378 <dht_read+0x80>
			{
				
				dht_state = dht_error;
 370:	85 e0       	ldi	r24, 0x05	; 5
 372:	80 93 71 00 	sts	0x0071, r24	; 0x800071 <dht_state>
 376:	08 95       	ret
			}
			else
			{
				
				if(_v_response_pulses == 2)
 378:	80 91 73 00 	lds	r24, 0x0073	; 0x800073 <_v_response_pulses>
 37c:	82 30       	cpi	r24, 0x02	; 2
 37e:	09 f0       	breq	.+2      	; 0x382 <dht_read+0x8a>
 380:	6f c0       	rjmp	.+222    	; 0x460 <__LOCK_REGION_LENGTH__+0x60>
				{
					
					dht_state = dht_read_bits;	
 382:	83 e0       	ldi	r24, 0x03	; 3
 384:	80 93 71 00 	sts	0x0071, r24	; 0x800071 <dht_state>
 388:	08 95       	ret
				}
				
			}
			break;
		case dht_read_bits:
			dht_gets_data();
 38a:	4e df       	rcall	.-356    	; 0x228 <dht_gets_data>
			if(f_dht_error!=NO_ERROR)
 38c:	80 91 72 00 	lds	r24, 0x0072	; 0x800072 <f_dht_error>
 390:	88 23       	and	r24, r24
 392:	21 f0       	breq	.+8      	; 0x39c <dht_read+0xa4>
			{
				dht_state = dht_error;
 394:	85 e0       	ldi	r24, 0x05	; 5
 396:	80 93 71 00 	sts	0x0071, r24	; 0x800071 <dht_state>
 39a:	08 95       	ret
			}
			else
			{
				dht_state = dht_stop;	
 39c:	84 e0       	ldi	r24, 0x04	; 4
 39e:	80 93 71 00 	sts	0x0071, r24	; 0x800071 <dht_state>
 3a2:	08 95       	ret
		
		//check for stop signal
		case dht_stop:
			
			//PORTB|=(0x01<<PB4); 
			_v_dht_temp_dec = (_v_dht_data & 0xFF);
 3a4:	80 91 78 00 	lds	r24, 0x0078	; 0x800078 <_v_dht_data>
 3a8:	90 91 79 00 	lds	r25, 0x0079	; 0x800079 <_v_dht_data+0x1>
 3ac:	a0 91 7a 00 	lds	r26, 0x007A	; 0x80007a <_v_dht_data+0x2>
 3b0:	b0 91 7b 00 	lds	r27, 0x007B	; 0x80007b <_v_dht_data+0x3>
 3b4:	80 93 7e 00 	sts	0x007E, r24	; 0x80007e <_v_dht_temp_dec>
			_v_dht_temp_int = ((_v_dht_data>>8) & 0xFF);
 3b8:	80 91 78 00 	lds	r24, 0x0078	; 0x800078 <_v_dht_data>
 3bc:	90 91 79 00 	lds	r25, 0x0079	; 0x800079 <_v_dht_data+0x1>
 3c0:	a0 91 7a 00 	lds	r26, 0x007A	; 0x80007a <_v_dht_data+0x2>
 3c4:	b0 91 7b 00 	lds	r27, 0x007B	; 0x80007b <_v_dht_data+0x3>
 3c8:	89 2f       	mov	r24, r25
 3ca:	9a 2f       	mov	r25, r26
 3cc:	ab 2f       	mov	r26, r27
 3ce:	bb 27       	eor	r27, r27
 3d0:	80 93 7f 00 	sts	0x007F, r24	; 0x80007f <_v_dht_temp_int>
			_v_dht_rh_dec = ((_v_dht_data>>16) & 0xFF);
 3d4:	80 91 78 00 	lds	r24, 0x0078	; 0x800078 <_v_dht_data>
 3d8:	90 91 79 00 	lds	r25, 0x0079	; 0x800079 <_v_dht_data+0x1>
 3dc:	a0 91 7a 00 	lds	r26, 0x007A	; 0x80007a <_v_dht_data+0x2>
 3e0:	b0 91 7b 00 	lds	r27, 0x007B	; 0x80007b <_v_dht_data+0x3>
 3e4:	cd 01       	movw	r24, r26
 3e6:	aa 27       	eor	r26, r26
 3e8:	bb 27       	eor	r27, r27
 3ea:	80 93 7c 00 	sts	0x007C, r24	; 0x80007c <_v_dht_rh_dec>
			_v_dht_rh_int = ((_v_dht_data>>24) & 0xFF);
 3ee:	80 91 78 00 	lds	r24, 0x0078	; 0x800078 <_v_dht_data>
 3f2:	90 91 79 00 	lds	r25, 0x0079	; 0x800079 <_v_dht_data+0x1>
 3f6:	a0 91 7a 00 	lds	r26, 0x007A	; 0x80007a <_v_dht_data+0x2>
 3fa:	b0 91 7b 00 	lds	r27, 0x007B	; 0x80007b <_v_dht_data+0x3>
 3fe:	8b 2f       	mov	r24, r27
 400:	99 27       	eor	r25, r25
 402:	aa 27       	eor	r26, r26
 404:	bb 27       	eor	r27, r27
 406:	80 93 7d 00 	sts	0x007D, r24	; 0x80007d <_v_dht_rh_int>
			
			if(_v_dht_chk==((_v_dht_temp_dec+_v_dht_temp_int+_v_dht_rh_dec+_v_dht_rh_int) & 0xFF))
 40a:	20 91 7e 00 	lds	r18, 0x007E	; 0x80007e <_v_dht_temp_dec>
 40e:	80 91 7f 00 	lds	r24, 0x007F	; 0x80007f <_v_dht_temp_int>
 412:	90 e0       	ldi	r25, 0x00	; 0
 414:	82 0f       	add	r24, r18
 416:	91 1d       	adc	r25, r1
 418:	20 91 7c 00 	lds	r18, 0x007C	; 0x80007c <_v_dht_rh_dec>
 41c:	82 0f       	add	r24, r18
 41e:	91 1d       	adc	r25, r1
 420:	20 91 7d 00 	lds	r18, 0x007D	; 0x80007d <_v_dht_rh_int>
 424:	82 0f       	add	r24, r18
 426:	91 1d       	adc	r25, r1
 428:	99 27       	eor	r25, r25
 42a:	09 2e       	mov	r0, r25
 42c:	00 0c       	add	r0, r0
 42e:	aa 0b       	sbc	r26, r26
 430:	bb 0b       	sbc	r27, r27
 432:	40 91 74 00 	lds	r20, 0x0074	; 0x800074 <_v_dht_chk>
 436:	50 91 75 00 	lds	r21, 0x0075	; 0x800075 <_v_dht_chk+0x1>
 43a:	60 91 76 00 	lds	r22, 0x0076	; 0x800076 <_v_dht_chk+0x2>
 43e:	70 91 77 00 	lds	r23, 0x0077	; 0x800077 <_v_dht_chk+0x3>
 442:	84 17       	cp	r24, r20
 444:	95 07       	cpc	r25, r21
 446:	a6 07       	cpc	r26, r22
 448:	b7 07       	cpc	r27, r23
 44a:	19 f4       	brne	.+6      	; 0x452 <__LOCK_REGION_LENGTH__+0x52>
			{
				_v_dht_data_ready = 1;
 44c:	81 e0       	ldi	r24, 0x01	; 1
 44e:	80 93 70 00 	sts	0x0070, r24	; 0x800070 <__data_end>
			}

			
			deinit_pcint();
 452:	a2 de       	rcall	.-700    	; 0x198 <deinit_pcint>
			timer1_deinit();
 454:	ac de       	rcall	.-680    	; 0x1ae <timer1_deinit>
			dht_state = dht_idle;
 456:	10 92 71 00 	sts	0x0071, r1	; 0x800071 <dht_state>
			break;
 45a:	08 95       	ret
		
		case dht_error:
			
			deinit_pcint();
 45c:	9d de       	rcall	.-710    	; 0x198 <deinit_pcint>
			timer1_deinit();
 45e:	a7 de       	rcall	.-690    	; 0x1ae <timer1_deinit>
 460:	08 95       	ret

00000462 <attiny_i2c_init>:
	for(i=0;i<bytes;i++)
	{
		i2c_buff[i] = buff[i];
	}
	//start Tx
	attiny_i2c_tx();
 462:	10 92 83 00 	sts	0x0083, r1	; 0x800083 <usi_state>
 466:	87 b3       	in	r24, 0x17	; 23
 468:	8e 7f       	andi	r24, 0xFE	; 254
 46a:	87 bb       	out	0x17, r24	; 23
 46c:	87 b3       	in	r24, 0x17	; 23
 46e:	8b 7f       	andi	r24, 0xFB	; 251
 470:	87 bb       	out	0x17, r24	; 23
 472:	88 b3       	in	r24, 0x18	; 24
 474:	8e 7f       	andi	r24, 0xFE	; 254
 476:	88 bb       	out	0x18, r24	; 24
 478:	88 b3       	in	r24, 0x18	; 24
 47a:	8b 7f       	andi	r24, 0xFB	; 251
 47c:	88 bb       	out	0x18, r24	; 24
 47e:	88 e6       	ldi	r24, 0x68	; 104
 480:	8d b9       	out	0x0d, r24	; 13
 482:	08 95       	ret

00000484 <attiny_i2c_tx>:
 484:	87 b3       	in	r24, 0x17	; 23
 486:	8e 7f       	andi	r24, 0xFE	; 254
 488:	87 bb       	out	0x17, r24	; 23
 48a:	87 b3       	in	r24, 0x17	; 23
 48c:	8b 7f       	andi	r24, 0xFB	; 251
 48e:	87 bb       	out	0x17, r24	; 23
 490:	88 b3       	in	r24, 0x18	; 24
 492:	8e 7f       	andi	r24, 0xFE	; 254
 494:	88 bb       	out	0x18, r24	; 24
 496:	88 b3       	in	r24, 0x18	; 24
 498:	8b 7f       	andi	r24, 0xFB	; 251
 49a:	88 bb       	out	0x18, r24	; 24
 49c:	87 b3       	in	r24, 0x17	; 23
 49e:	81 60       	ori	r24, 0x01	; 1
 4a0:	87 bb       	out	0x17, r24	; 23
 4a2:	88 b3       	in	r24, 0x18	; 24
 4a4:	8e 7f       	andi	r24, 0xFE	; 254
 4a6:	88 bb       	out	0x18, r24	; 24
 4a8:	8d e0       	ldi	r24, 0x0D	; 13
 4aa:	8a 95       	dec	r24
 4ac:	f1 f7       	brne	.-4      	; 0x4aa <attiny_i2c_tx+0x26>
 4ae:	00 00       	nop
 4b0:	87 b3       	in	r24, 0x17	; 23
 4b2:	84 60       	ori	r24, 0x04	; 4
 4b4:	87 bb       	out	0x17, r24	; 23
 4b6:	8d e0       	ldi	r24, 0x0D	; 13
 4b8:	8a 95       	dec	r24
 4ba:	f1 f7       	brne	.-4      	; 0x4b8 <attiny_i2c_tx+0x34>
 4bc:	00 00       	nop
 4be:	88 b3       	in	r24, 0x18	; 24
 4c0:	81 60       	ori	r24, 0x01	; 1
 4c2:	88 bb       	out	0x18, r24	; 24
 4c4:	e0 91 82 00 	lds	r30, 0x0082	; 0x800082 <i2c_indx>
 4c8:	f0 e0       	ldi	r31, 0x00	; 0
 4ca:	eb 57       	subi	r30, 0x7B	; 123
 4cc:	ff 4f       	sbci	r31, 0xFF	; 255
 4ce:	80 81       	ld	r24, Z
 4d0:	8f b9       	out	0x0f, r24	; 15
 4d2:	80 91 82 00 	lds	r24, 0x0082	; 0x800082 <i2c_indx>
 4d6:	8f 5f       	subi	r24, 0xFF	; 255
 4d8:	80 93 82 00 	sts	0x0082, r24	; 0x800082 <i2c_indx>
 4dc:	80 ec       	ldi	r24, 0xC0	; 192
 4de:	8e b9       	out	0x0e, r24	; 14
 4e0:	81 e0       	ldi	r24, 0x01	; 1
 4e2:	80 93 83 00 	sts	0x0083, r24	; 0x800083 <usi_state>
 4e6:	08 95       	ret

000004e8 <attiny_i2c_send_byte>:
 4e8:	90 91 83 00 	lds	r25, 0x0083	; 0x800083 <usi_state>
 4ec:	91 11       	cpse	r25, r1
 4ee:	fc cf       	rjmp	.-8      	; 0x4e8 <attiny_i2c_send_byte>
 4f0:	10 92 82 00 	sts	0x0082, r1	; 0x800082 <i2c_indx>
 4f4:	93 e0       	ldi	r25, 0x03	; 3
 4f6:	90 93 80 00 	sts	0x0080, r25	; 0x800080 <i2c_tx_bytes>
 4fa:	e5 e8       	ldi	r30, 0x85	; 133
 4fc:	f0 e0       	ldi	r31, 0x00	; 0
 4fe:	80 83       	st	Z, r24
 500:	61 83       	std	Z+1, r22	; 0x01
 502:	42 83       	std	Z+2, r20	; 0x02
 504:	bf df       	rcall	.-130    	; 0x484 <attiny_i2c_tx>
 506:	08 95       	ret

00000508 <__vector_14>:
}


ISR(USI_OVF_vect)
{
 508:	1f 92       	push	r1
 50a:	0f 92       	push	r0
 50c:	0f b6       	in	r0, 0x3f	; 63
 50e:	0f 92       	push	r0
 510:	11 24       	eor	r1, r1
 512:	8f 93       	push	r24
 514:	9f 93       	push	r25
 516:	ef 93       	push	r30
 518:	ff 93       	push	r31

	usi_status = USISR;
 51a:	8e b1       	in	r24, 0x0e	; 14
 51c:	80 93 84 00 	sts	0x0084, r24	; 0x800084 <usi_status>

	//USI counter OVF
	if(((usi_status&0x40)>>6)==1)
 520:	80 91 84 00 	lds	r24, 0x0084	; 0x800084 <usi_status>
 524:	86 ff       	sbrs	r24, 6
 526:	02 c0       	rjmp	.+4      	; 0x52c <__vector_14+0x24>
	{
		//clean USI counter OVF flag
		USISR = (1 << USIOIF);
 528:	80 e4       	ldi	r24, 0x40	; 64
 52a:	8e b9       	out	0x0e, r24	; 14

	}
	
	
	//USI counter SIF
	if(((usi_status&0x80)>>7)==1)
 52c:	80 91 84 00 	lds	r24, 0x0084	; 0x800084 <usi_status>
 530:	88 23       	and	r24, r24
 532:	14 f4       	brge	.+4      	; 0x538 <__vector_14+0x30>
	{
		//clean USI counter OVF flag
		USISR = (1 << USISIF);
 534:	80 e8       	ldi	r24, 0x80	; 128
 536:	8e b9       	out	0x0e, r24	; 14
	}

	//I2C FSM
	switch (usi_state)
 538:	80 91 83 00 	lds	r24, 0x0083	; 0x800083 <usi_state>
 53c:	81 30       	cpi	r24, 0x01	; 1
 53e:	51 f0       	breq	.+20     	; 0x554 <__vector_14+0x4c>
 540:	30 f0       	brcs	.+12     	; 0x54e <__vector_14+0x46>
 542:	83 30       	cpi	r24, 0x03	; 3
 544:	09 f4       	brne	.+2      	; 0x548 <__vector_14+0x40>
 546:	51 c0       	rjmp	.+162    	; 0x5ea <__vector_14+0xe2>
 548:	84 30       	cpi	r24, 0x04	; 4
 54a:	91 f0       	breq	.+36     	; 0x570 <__vector_14+0x68>
 54c:	6a c0       	rjmp	.+212    	; 0x622 <__vector_14+0x11a>
	{
		
		//idle state: nothing to do, keep there
		case usi_idle:
		usi_state = usi_idle;
 54e:	10 92 83 00 	sts	0x0083, r1	; 0x800083 <usi_state>
		break;
 552:	69 c0       	rjmp	.+210    	; 0x626 <__vector_14+0x11e>
		//Tx started and address+w/r sent
		case usi_byte_sent:
		
		
		//we sent the start and address, now we prepare to read de ACK
		USISR = (USISR&0xF0)|(0x0E); //set the counter at 14, to read 1 bit of ack
 554:	8e b1       	in	r24, 0x0e	; 14
 556:	80 7f       	andi	r24, 0xF0	; 240
 558:	8e 60       	ori	r24, 0x0E	; 14
 55a:	8e b9       	out	0x0e, r24	; 14
		DDRB&=~(0x01<<SDA); //set SDA as input...
 55c:	87 b3       	in	r24, 0x17	; 23
 55e:	8e 7f       	andi	r24, 0xFE	; 254
 560:	87 bb       	out	0x17, r24	; 23
		PORTB&=~(0x01<<SDA); //an release the line
 562:	88 b3       	in	r24, 0x18	; 24
 564:	8e 7f       	andi	r24, 0xFE	; 254
 566:	88 bb       	out	0x18, r24	; 24
		
		
		usi_state = usi_read_ack;
 568:	84 e0       	ldi	r24, 0x04	; 4
 56a:	80 93 83 00 	sts	0x0083, r24	; 0x800083 <usi_state>
		

		break;
 56e:	5b c0       	rjmp	.+182    	; 0x626 <__vector_14+0x11e>

		case usi_read_ack:
		//check of ACK of the device
		if(!(USIDR&0x01))
 570:	78 99       	sbic	0x0f, 0	; 15
 572:	37 c0       	rjmp	.+110    	; 0x5e2 <__vector_14+0xda>
		{
			//check if there is available data in the buffer. Else, exit
			if (i2c_indx<i2c_tx_bytes)
 574:	90 91 82 00 	lds	r25, 0x0082	; 0x800082 <i2c_indx>
 578:	80 91 80 00 	lds	r24, 0x0080	; 0x800080 <i2c_tx_bytes>
 57c:	98 17       	cp	r25, r24
 57e:	c0 f4       	brcc	.+48     	; 0x5b0 <__vector_14+0xa8>
			{
				

				//pop next data from buffer
				USIDR = i2c_buff[i2c_indx];
 580:	e0 91 82 00 	lds	r30, 0x0082	; 0x800082 <i2c_indx>
 584:	f0 e0       	ldi	r31, 0x00	; 0
 586:	eb 57       	subi	r30, 0x7B	; 123
 588:	ff 4f       	sbci	r31, 0xFF	; 255
 58a:	80 81       	ld	r24, Z
 58c:	8f b9       	out	0x0f, r24	; 15
				//advance i2c index
				i2c_indx+=1;
 58e:	80 91 82 00 	lds	r24, 0x0082	; 0x800082 <i2c_indx>
 592:	8f 5f       	subi	r24, 0xFF	; 255
 594:	80 93 82 00 	sts	0x0082, r24	; 0x800082 <i2c_indx>
				//ACK
				//prepare to send next byte
				PORTB |= (0x01<<SDA);
 598:	88 b3       	in	r24, 0x18	; 24
 59a:	81 60       	ori	r24, 0x01	; 1
 59c:	88 bb       	out	0x18, r24	; 24
				DDRB |= (1<<SDA); //SDA as Output
 59e:	87 b3       	in	r24, 0x17	; 23
 5a0:	81 60       	ori	r24, 0x01	; 1
 5a2:	87 bb       	out	0x17, r24	; 23
				// Free SDA so the USI takes control of the line
				//DDRB &= ~(1<<SDA);
				
				//set counter to original value
				USISR = (1 << USISIF) | (1 << USIOIF) | (0x00 << USICNT3);
 5a4:	80 ec       	ldi	r24, 0xC0	; 192
 5a6:	8e b9       	out	0x0e, r24	; 14
				
				usi_state = usi_byte_sent;
 5a8:	81 e0       	ldi	r24, 0x01	; 1
 5aa:	80 93 83 00 	sts	0x0083, r24	; 0x800083 <usi_state>
 5ae:	3b c0       	rjmp	.+118    	; 0x626 <__vector_14+0x11e>
			else
			{
				//if we reicived ACK and there is not another byte to Tx, then STOP sequence
				
				//SCL HIGH and SDA TRANSITIONS TO HIGH
				PORTB &= ~(0x01<<SDA);
 5b0:	88 b3       	in	r24, 0x18	; 24
 5b2:	8e 7f       	andi	r24, 0xFE	; 254
 5b4:	88 bb       	out	0x18, r24	; 24
				DDRB |= (1<<SDA); //SDA as Output
 5b6:	87 b3       	in	r24, 0x17	; 23
 5b8:	81 60       	ori	r24, 0x01	; 1
 5ba:	87 bb       	out	0x17, r24	; 23
				
				//Free SCL line (goes to high)
				DDRB &= ~(0x01<<SCL);
 5bc:	87 b3       	in	r24, 0x17	; 23
 5be:	8b 7f       	andi	r24, 0xFB	; 251
 5c0:	87 bb       	out	0x17, r24	; 23
				PORTB &=~(0x01<<SCL);
 5c2:	88 b3       	in	r24, 0x18	; 24
 5c4:	8b 7f       	andi	r24, 0xFB	; 251
 5c6:	88 bb       	out	0x18, r24	; 24
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 5c8:	8d e0       	ldi	r24, 0x0D	; 13
 5ca:	8a 95       	dec	r24
 5cc:	f1 f7       	brne	.-4      	; 0x5ca <__vector_14+0xc2>
 5ce:	00 00       	nop
				TWI_DELAY()
				//Free SDA line (goes to high)
				DDRB &= ~(0x01<<SDA);
 5d0:	87 b3       	in	r24, 0x17	; 23
 5d2:	8e 7f       	andi	r24, 0xFE	; 254
 5d4:	87 bb       	out	0x17, r24	; 23
				PORTB &=~(0x01<<SDA);
 5d6:	88 b3       	in	r24, 0x18	; 24
 5d8:	8e 7f       	andi	r24, 0xFE	; 254
 5da:	88 bb       	out	0x18, r24	; 24
				usi_state = usi_idle;
 5dc:	10 92 83 00 	sts	0x0083, r1	; 0x800083 <usi_state>
 5e0:	22 c0       	rjmp	.+68     	; 0x626 <__vector_14+0x11e>

		}
		else
		{
			//NACK
			usi_state = usi_nack;
 5e2:	83 e0       	ldi	r24, 0x03	; 3
 5e4:	80 93 83 00 	sts	0x0083, r24	; 0x800083 <usi_state>
 5e8:	1e c0       	rjmp	.+60     	; 0x626 <__vector_14+0x11e>
		}

		break;
		
		case usi_nack:
		f_nack = 1; //to be handled outside the ISR
 5ea:	81 e0       	ldi	r24, 0x01	; 1
 5ec:	80 93 81 00 	sts	0x0081, r24	; 0x800081 <f_nack>
		
		//STOP TX
		//SCL HIGH and SDA TRANSITIONS TO HIGH
		PORTB &= ~(0x01<<SDA);
 5f0:	88 b3       	in	r24, 0x18	; 24
 5f2:	8e 7f       	andi	r24, 0xFE	; 254
 5f4:	88 bb       	out	0x18, r24	; 24
		DDRB |= (1<<SDA); //SDA as Output
 5f6:	87 b3       	in	r24, 0x17	; 23
 5f8:	81 60       	ori	r24, 0x01	; 1
 5fa:	87 bb       	out	0x17, r24	; 23
		
		//Free SCL line (goes to high)
		DDRB &= ~(0x01<<SCL);
 5fc:	87 b3       	in	r24, 0x17	; 23
 5fe:	8b 7f       	andi	r24, 0xFB	; 251
 600:	87 bb       	out	0x17, r24	; 23
		PORTB &=~(0x01<<SCL);
 602:	88 b3       	in	r24, 0x18	; 24
 604:	8b 7f       	andi	r24, 0xFB	; 251
 606:	88 bb       	out	0x18, r24	; 24
 608:	8d e0       	ldi	r24, 0x0D	; 13
 60a:	8a 95       	dec	r24
 60c:	f1 f7       	brne	.-4      	; 0x60a <__vector_14+0x102>
 60e:	00 00       	nop
		TWI_DELAY()
		//Free SDA line (goes to high)
		DDRB &= ~(0x01<<SDA);
 610:	87 b3       	in	r24, 0x17	; 23
 612:	8e 7f       	andi	r24, 0xFE	; 254
 614:	87 bb       	out	0x17, r24	; 23
		PORTB &=~(0x01<<SDA);
 616:	88 b3       	in	r24, 0x18	; 24
 618:	8e 7f       	andi	r24, 0xFE	; 254
 61a:	88 bb       	out	0x18, r24	; 24
		
		usi_state = usi_idle;
 61c:	10 92 83 00 	sts	0x0083, r1	; 0x800083 <usi_state>
		break;
 620:	02 c0       	rjmp	.+4      	; 0x626 <__vector_14+0x11e>
		default:
		usi_state = usi_idle;
 622:	10 92 83 00 	sts	0x0083, r1	; 0x800083 <usi_state>
		break;
	}

}
 626:	ff 91       	pop	r31
 628:	ef 91       	pop	r30
 62a:	9f 91       	pop	r25
 62c:	8f 91       	pop	r24
 62e:	0f 90       	pop	r0
 630:	0f be       	out	0x3f, r0	; 63
 632:	0f 90       	pop	r0
 634:	1f 90       	pop	r1
 636:	18 95       	reti

00000638 <print_temperature>:
{
	//disable TIMER0 COMPA interrupt
	TIMSK &= ~(1 << OCIE0A);	
	
	//disable clock source for TIMER0
	TCCR0B &= ~((1 << CS02) | (1 << CS01) | (1 << CS00));
 638:	0f 93       	push	r16
 63a:	1f 93       	push	r17
 63c:	cf 93       	push	r28
 63e:	df 93       	push	r29
 640:	cd b7       	in	r28, 0x3d	; 61
 642:	de b7       	in	r29, 0x3e	; 62
 644:	68 97       	sbiw	r28, 0x18	; 24
 646:	0f b6       	in	r0, 0x3f	; 63
 648:	f8 94       	cli
 64a:	de bf       	out	0x3e, r29	; 62
 64c:	0f be       	out	0x3f, r0	; 63
 64e:	cd bf       	out	0x3d, r28	; 61
 650:	87 e0       	ldi	r24, 0x07	; 7
 652:	e1 e6       	ldi	r30, 0x61	; 97
 654:	f0 e0       	ldi	r31, 0x00	; 0
 656:	8e 01       	movw	r16, r28
 658:	0f 5f       	subi	r16, 0xFF	; 255
 65a:	1f 4f       	sbci	r17, 0xFF	; 255
 65c:	d8 01       	movw	r26, r16
 65e:	01 90       	ld	r0, Z+
 660:	0d 92       	st	X+, r0
 662:	8a 95       	dec	r24
 664:	e1 f7       	brne	.-8      	; 0x65e <print_temperature+0x26>
 666:	80 91 7f 00 	lds	r24, 0x007F	; 0x80007f <_v_dht_temp_int>
 66a:	4a e0       	ldi	r20, 0x0A	; 10
 66c:	be 01       	movw	r22, r28
 66e:	6f 5e       	subi	r22, 0xEF	; 239
 670:	7f 4f       	sbci	r23, 0xFF	; 255
 672:	90 e0       	ldi	r25, 0x00	; 0
 674:	8f d1       	rcall	.+798    	; 0x994 <__itoa_ncheck>
 676:	80 91 7e 00 	lds	r24, 0x007E	; 0x80007e <_v_dht_temp_dec>
 67a:	4a e0       	ldi	r20, 0x0A	; 10
 67c:	be 01       	movw	r22, r28
 67e:	6b 5e       	subi	r22, 0xEB	; 235
 680:	7f 4f       	sbci	r23, 0xFF	; 255
 682:	90 e0       	ldi	r25, 0x00	; 0
 684:	87 d1       	rcall	.+782    	; 0x994 <__itoa_ncheck>
 686:	be 01       	movw	r22, r28
 688:	6f 5e       	subi	r22, 0xEF	; 239
 68a:	7f 4f       	sbci	r23, 0xFF	; 255
 68c:	c8 01       	movw	r24, r16
 68e:	77 d1       	rcall	.+750    	; 0x97e <strcat>
 690:	f8 01       	movw	r30, r16
 692:	01 90       	ld	r0, Z+
 694:	00 20       	and	r0, r0
 696:	e9 f7       	brne	.-6      	; 0x692 <print_temperature+0x5a>
 698:	31 97       	sbiw	r30, 0x01	; 1
 69a:	8e e2       	ldi	r24, 0x2E	; 46
 69c:	90 e0       	ldi	r25, 0x00	; 0
 69e:	91 83       	std	Z+1, r25	; 0x01
 6a0:	80 83       	st	Z, r24
 6a2:	be 01       	movw	r22, r28
 6a4:	6b 5e       	subi	r22, 0xEB	; 235
 6a6:	7f 4f       	sbci	r23, 0xFF	; 255
 6a8:	c8 01       	movw	r24, r16
 6aa:	69 d1       	rcall	.+722    	; 0x97e <strcat>
 6ac:	f8 01       	movw	r30, r16
 6ae:	01 90       	ld	r0, Z+
 6b0:	00 20       	and	r0, r0
 6b2:	e9 f7       	brne	.-6      	; 0x6ae <print_temperature+0x76>
 6b4:	31 97       	sbiw	r30, 0x01	; 1
 6b6:	80 e2       	ldi	r24, 0x20	; 32
 6b8:	90 eb       	ldi	r25, 0xB0	; 176
 6ba:	91 83       	std	Z+1, r25	; 0x01
 6bc:	80 83       	st	Z, r24
 6be:	83 e4       	ldi	r24, 0x43	; 67
 6c0:	90 e0       	ldi	r25, 0x00	; 0
 6c2:	93 83       	std	Z+3, r25	; 0x03
 6c4:	82 83       	std	Z+2, r24	; 0x02
 6c6:	40 e2       	ldi	r20, 0x20	; 32
 6c8:	62 e0       	ldi	r22, 0x02	; 2
 6ca:	c8 01       	movw	r24, r16
 6cc:	0e d1       	rcall	.+540    	; 0x8ea <oled_print_text>
 6ce:	68 96       	adiw	r28, 0x18	; 24
 6d0:	0f b6       	in	r0, 0x3f	; 63
 6d2:	f8 94       	cli
 6d4:	de bf       	out	0x3e, r29	; 62
 6d6:	0f be       	out	0x3f, r0	; 63
 6d8:	cd bf       	out	0x3d, r28	; 61
 6da:	df 91       	pop	r29
 6dc:	cf 91       	pop	r28
 6de:	1f 91       	pop	r17
 6e0:	0f 91       	pop	r16
 6e2:	08 95       	ret

000006e4 <print_humidity>:
 6e4:	0f 93       	push	r16
 6e6:	1f 93       	push	r17
 6e8:	cf 93       	push	r28
 6ea:	df 93       	push	r29
 6ec:	cd b7       	in	r28, 0x3d	; 61
 6ee:	de b7       	in	r29, 0x3e	; 62
 6f0:	68 97       	sbiw	r28, 0x18	; 24
 6f2:	0f b6       	in	r0, 0x3f	; 63
 6f4:	f8 94       	cli
 6f6:	de bf       	out	0x3e, r29	; 62
 6f8:	0f be       	out	0x3f, r0	; 63
 6fa:	cd bf       	out	0x3d, r28	; 61
 6fc:	87 e0       	ldi	r24, 0x07	; 7
 6fe:	e8 e6       	ldi	r30, 0x68	; 104
 700:	f0 e0       	ldi	r31, 0x00	; 0
 702:	8e 01       	movw	r16, r28
 704:	0f 5f       	subi	r16, 0xFF	; 255
 706:	1f 4f       	sbci	r17, 0xFF	; 255
 708:	d8 01       	movw	r26, r16
 70a:	01 90       	ld	r0, Z+
 70c:	0d 92       	st	X+, r0
 70e:	8a 95       	dec	r24
 710:	e1 f7       	brne	.-8      	; 0x70a <print_humidity+0x26>
 712:	80 91 7d 00 	lds	r24, 0x007D	; 0x80007d <_v_dht_rh_int>
 716:	4a e0       	ldi	r20, 0x0A	; 10
 718:	be 01       	movw	r22, r28
 71a:	6f 5e       	subi	r22, 0xEF	; 239
 71c:	7f 4f       	sbci	r23, 0xFF	; 255
 71e:	90 e0       	ldi	r25, 0x00	; 0
 720:	39 d1       	rcall	.+626    	; 0x994 <__itoa_ncheck>
 722:	80 91 7c 00 	lds	r24, 0x007C	; 0x80007c <_v_dht_rh_dec>
 726:	4a e0       	ldi	r20, 0x0A	; 10
 728:	be 01       	movw	r22, r28
 72a:	6b 5e       	subi	r22, 0xEB	; 235
 72c:	7f 4f       	sbci	r23, 0xFF	; 255
 72e:	90 e0       	ldi	r25, 0x00	; 0
 730:	31 d1       	rcall	.+610    	; 0x994 <__itoa_ncheck>
 732:	be 01       	movw	r22, r28
 734:	6f 5e       	subi	r22, 0xEF	; 239
 736:	7f 4f       	sbci	r23, 0xFF	; 255
 738:	c8 01       	movw	r24, r16
 73a:	21 d1       	rcall	.+578    	; 0x97e <strcat>
 73c:	f8 01       	movw	r30, r16
 73e:	01 90       	ld	r0, Z+
 740:	00 20       	and	r0, r0
 742:	e9 f7       	brne	.-6      	; 0x73e <print_humidity+0x5a>
 744:	31 97       	sbiw	r30, 0x01	; 1
 746:	8e e2       	ldi	r24, 0x2E	; 46
 748:	90 e0       	ldi	r25, 0x00	; 0
 74a:	91 83       	std	Z+1, r25	; 0x01
 74c:	80 83       	st	Z, r24
 74e:	be 01       	movw	r22, r28
 750:	6b 5e       	subi	r22, 0xEB	; 235
 752:	7f 4f       	sbci	r23, 0xFF	; 255
 754:	c8 01       	movw	r24, r16
 756:	13 d1       	rcall	.+550    	; 0x97e <strcat>
 758:	f8 01       	movw	r30, r16
 75a:	01 90       	ld	r0, Z+
 75c:	00 20       	and	r0, r0
 75e:	e9 f7       	brne	.-6      	; 0x75a <print_humidity+0x76>
 760:	31 97       	sbiw	r30, 0x01	; 1
 762:	80 e2       	ldi	r24, 0x20	; 32
 764:	95 e2       	ldi	r25, 0x25	; 37
 766:	91 83       	std	Z+1, r25	; 0x01
 768:	80 83       	st	Z, r24
 76a:	12 82       	std	Z+2, r1	; 0x02
 76c:	40 e2       	ldi	r20, 0x20	; 32
 76e:	65 e0       	ldi	r22, 0x05	; 5
 770:	c8 01       	movw	r24, r16
 772:	bb d0       	rcall	.+374    	; 0x8ea <oled_print_text>
 774:	68 96       	adiw	r28, 0x18	; 24
 776:	0f b6       	in	r0, 0x3f	; 63
 778:	f8 94       	cli
 77a:	de bf       	out	0x3e, r29	; 62
 77c:	0f be       	out	0x3f, r0	; 63
 77e:	cd bf       	out	0x3d, r28	; 61
 780:	df 91       	pop	r29
 782:	cf 91       	pop	r28
 784:	1f 91       	pop	r17
 786:	0f 91       	pop	r16
 788:	08 95       	ret

0000078a <attiny_timer_init>:
 78a:	8a b5       	in	r24, 0x2a	; 42
 78c:	8e 7f       	andi	r24, 0xFE	; 254
 78e:	8a bd       	out	0x2a, r24	; 42
 790:	8a b5       	in	r24, 0x2a	; 42
 792:	82 60       	ori	r24, 0x02	; 2
 794:	8a bd       	out	0x2a, r24	; 42
 796:	83 b7       	in	r24, 0x33	; 51
 798:	87 7f       	andi	r24, 0xF7	; 247
 79a:	83 bf       	out	0x33, r24	; 51
 79c:	87 e2       	ldi	r24, 0x27	; 39
 79e:	89 bd       	out	0x29, r24	; 41
 7a0:	81 e0       	ldi	r24, 0x01	; 1
 7a2:	83 bf       	out	0x33, r24	; 51
 7a4:	12 be       	out	0x32, r1	; 50
 7a6:	89 b7       	in	r24, 0x39	; 57
 7a8:	80 61       	ori	r24, 0x10	; 16
 7aa:	89 bf       	out	0x39, r24	; 57
 7ac:	08 95       	ret

000007ae <attiny_init>:
	Attiny Init
*/
void attiny_init()
{
	  //init Timer 0
	  attiny_timer_init();
 7ae:	ed df       	rcall	.-38     	; 0x78a <attiny_timer_init>
	  //init USI 
	  attiny_i2c_init();
 7b0:	58 de       	rcall	.-848    	; 0x462 <attiny_i2c_init>

	  // enable interrupts 
	  sei();
 7b2:	78 94       	sei
 7b4:	08 95       	ret

000007b6 <__vector_10>:



//ISRs
ISR(TIMER0_COMPA_vect)
{
 7b6:	1f 92       	push	r1
 7b8:	0f 92       	push	r0
 7ba:	0f b6       	in	r0, 0x3f	; 63
 7bc:	0f 92       	push	r0
 7be:	11 24       	eor	r1, r1
 7c0:	8f 93       	push	r24
	//  USICR |= (1<<USITC);
	
	//clean the interrupt flag ()
	TIFR |= (1<<OCF0A);
 7c2:	88 b7       	in	r24, 0x38	; 56
 7c4:	80 61       	ori	r24, 0x10	; 16
 7c6:	88 bf       	out	0x38, r24	; 56
	
	if(usi_state!=usi_idle)
 7c8:	80 91 83 00 	lds	r24, 0x0083	; 0x800083 <usi_state>
 7cc:	88 23       	and	r24, r24
 7ce:	19 f0       	breq	.+6      	; 0x7d6 <__vector_10+0x20>
	{
		
		USICR |= (1<<USITC);   // un tick del USI
 7d0:	8d b1       	in	r24, 0x0d	; 13
 7d2:	81 60       	ori	r24, 0x01	; 1
 7d4:	8d b9       	out	0x0d, r24	; 13
	}

	//set the count to 0
	TCNT0 = 0x00;
 7d6:	12 be       	out	0x32, r1	; 50
}
 7d8:	8f 91       	pop	r24
 7da:	0f 90       	pop	r0
 7dc:	0f be       	out	0x3f, r0	; 63
 7de:	0f 90       	pop	r0
 7e0:	1f 90       	pop	r1
 7e2:	18 95       	reti

000007e4 <main>:
 7e4:	8d e0       	ldi	r24, 0x0D	; 13
 7e6:	8a 95       	dec	r24
 7e8:	f1 f7       	brne	.-4      	; 0x7e6 <main+0x2>
 7ea:	00 00       	nop
 7ec:	8d e0       	ldi	r24, 0x0D	; 13
 7ee:	8a 95       	dec	r24
 7f0:	f1 f7       	brne	.-4      	; 0x7ee <main+0xa>
 7f2:	00 00       	nop
 7f4:	8d e0       	ldi	r24, 0x0D	; 13
 7f6:	8a 95       	dec	r24
 7f8:	f1 f7       	brne	.-4      	; 0x7f6 <main+0x12>
 7fa:	00 00       	nop
 7fc:	8d e0       	ldi	r24, 0x0D	; 13
 7fe:	8a 95       	dec	r24
 800:	f1 f7       	brne	.-4      	; 0x7fe <main+0x1a>
 802:	00 00       	nop
{
	
	//Init ATtiny
	char	a = 1;
	char	b = 0;
	uint8_t init_oled = 0;
 804:	10 e0       	ldi	r17, 0x00	; 0
int main(void)
{
	
	//Init ATtiny
	char	a = 1;
	char	b = 0;
 806:	d0 e0       	ldi	r29, 0x00	; 0

int main(void)
{
	
	//Init ATtiny
	char	a = 1;
 808:	c1 e0       	ldi	r28, 0x01	; 1
    /* Replace with your application code */
    while (1) 
    {
		
		
		if(b==0)
 80a:	d1 11       	cpse	r29, r1
 80c:	07 c0       	rjmp	.+14     	; 0x81c <main+0x38>
		{	
			
			dht_read();
 80e:	74 dd       	rcall	.-1304   	; 0x2f8 <dht_read>
			if(_v_dht_data_ready)
 810:	80 91 70 00 	lds	r24, 0x0070	; 0x800070 <__data_end>
 814:	88 23       	and	r24, r24
 816:	11 f0       	breq	.+4      	; 0x81c <main+0x38>
			{
				
				a=0;	
				b=1;
 818:	d1 e0       	ldi	r29, 0x01	; 1
			
			dht_read();
			if(_v_dht_data_ready)
			{
				
				a=0;	
 81a:	c0 e0       	ldi	r28, 0x00	; 0
				
			}
			
		}
		
		if (a==0)
 81c:	c1 11       	cpse	r28, r1
 81e:	18 c0       	rjmp	.+48     	; 0x850 <main+0x6c>
		{
			GLED_ON;
 820:	88 b3       	in	r24, 0x18	; 24
 822:	80 61       	ori	r24, 0x10	; 16
 824:	88 bb       	out	0x18, r24	; 24
			if(init_oled==0)
 826:	11 11       	cpse	r17, r1
 828:	02 c0       	rjmp	.+4      	; 0x82e <main+0x4a>
			{
				attiny_init();
 82a:	c1 df       	rcall	.-126    	; 0x7ae <attiny_init>
				init_oled = 1;
 82c:	11 e0       	ldi	r17, 0x01	; 1
			}
			
				
			//attiny_i2c_tx();
			//turn on display
			attiny_i2c_send_byte(OLED_ADDR_W,0x00,0xAF);
 82e:	4f ea       	ldi	r20, 0xAF	; 175
 830:	60 e0       	ldi	r22, 0x00	; 0
 832:	88 e7       	ldi	r24, 0x78	; 120
 834:	59 de       	rcall	.-846    	; 0x4e8 <attiny_i2c_send_byte>
			//full-on display
			attiny_i2c_send_byte(OLED_ADDR_W,0x00,0xA5);
 836:	45 ea       	ldi	r20, 0xA5	; 165
 838:	60 e0       	ldi	r22, 0x00	; 0
 83a:	88 e7       	ldi	r24, 0x78	; 120
 83c:	55 de       	rcall	.-854    	; 0x4e8 <attiny_i2c_send_byte>
			//display sleep mode
			//attiny_i2c_send_byte(OLED_ADDR_W,0x00,0xA4);
			oled_clean(standar_mode);
 83e:	80 e0       	ldi	r24, 0x00	; 0
 840:	2a d0       	rcall	.+84     	; 0x896 <oled_clean>
			
			//write text
			//oled_print_text("TEMP: 0°C",2,32);
			print_temperature();
 842:	fa de       	rcall	.-524    	; 0x638 <print_temperature>
			print_humidity();
 844:	4f df       	rcall	.-354    	; 0x6e4 <print_humidity>
			//oled_print_text("HUM:  70%",5,32);
			//oled_draw_weather(sunny,2,32);
			
			
			//full-on display (using gdram)
			attiny_i2c_send_byte(OLED_ADDR_W,0x00,0xA4);
 846:	44 ea       	ldi	r20, 0xA4	; 164
 848:	60 e0       	ldi	r22, 0x00	; 0
 84a:	88 e7       	ldi	r24, 0x78	; 120
 84c:	4d de       	rcall	.-870    	; 0x4e8 <attiny_i2c_send_byte>
			
			//attiny_timer_deinit();

			a=1;
 84e:	c1 e0       	ldi	r28, 0x01	; 1
		}
		
		if(f_nack)
 850:	80 91 81 00 	lds	r24, 0x0081	; 0x800081 <f_nack>
 854:	88 23       	and	r24, r24
 856:	c9 f2       	breq	.-78     	; 0x80a <main+0x26>
		{
			f_nack = 0;
 858:	10 92 81 00 	sts	0x0081, r1	; 0x800081 <f_nack>
 85c:	d6 cf       	rjmp	.-84     	; 0x80a <main+0x26>

0000085e <set_page>:
	
*/
void set_page(uint8_t page)
{
	//0xb0 - 0xb7
	if(page >= 0 && page <=7)
 85e:	88 30       	cpi	r24, 0x08	; 8
 860:	30 f4       	brcc	.+12     	; 0x86e <set_page+0x10>
 862:	48 2f       	mov	r20, r24
	{
		attiny_i2c_send_byte(OLED_ADDR_W,OLED_CONTROL_BYTE,(0xB0|(0x0F&page)));
 864:	4f 70       	andi	r20, 0x0F	; 15
 866:	40 6b       	ori	r20, 0xB0	; 176
 868:	60 e0       	ldi	r22, 0x00	; 0
 86a:	88 e7       	ldi	r24, 0x78	; 120
 86c:	3d de       	rcall	.-902    	; 0x4e8 <attiny_i2c_send_byte>
 86e:	08 95       	ret

00000870 <set_column>:
	@brief: sets display column
	@params: column number (0 to 127)
	@returns: -
*/
void set_column(uint8_t column)
{
 870:	cf 93       	push	r28
	
	if(column>=0 && column<128)
 872:	88 23       	and	r24, r24
 874:	74 f0       	brlt	.+28     	; 0x892 <set_column+0x22>
	{
		//add column offset
		column+=2;
 876:	c2 e0       	ldi	r28, 0x02	; 2
 878:	c8 0f       	add	r28, r24
		attiny_i2c_send_byte(OLED_ADDR_W,OLED_CONTROL_BYTE,(0x0F&column)); //lower column address bits
 87a:	4c 2f       	mov	r20, r28
 87c:	4f 70       	andi	r20, 0x0F	; 15
 87e:	60 e0       	ldi	r22, 0x00	; 0
 880:	88 e7       	ldi	r24, 0x78	; 120
 882:	32 de       	rcall	.-924    	; 0x4e8 <attiny_i2c_send_byte>
		attiny_i2c_send_byte(OLED_ADDR_W,OLED_CONTROL_BYTE,(0x10|((0xF0&column)>>4))); //higger column address bits				
 884:	4c 2f       	mov	r20, r28
 886:	42 95       	swap	r20
 888:	4f 70       	andi	r20, 0x0F	; 15
 88a:	40 61       	ori	r20, 0x10	; 16
 88c:	60 e0       	ldi	r22, 0x00	; 0
 88e:	88 e7       	ldi	r24, 0x78	; 120
 890:	2b de       	rcall	.-938    	; 0x4e8 <attiny_i2c_send_byte>
	}

}
 892:	cf 91       	pop	r28
 894:	08 95       	ret

00000896 <oled_clean>:
	@param: 
		mode: defines if device is in standard or inverted mode
	@return:
*/
void oled_clean(uint8_t mode)
{
 896:	cf 93       	push	r28
 898:	df 93       	push	r29
	uint8_t page_index = 0;
	uint8_t colu_index = 0;


	
	for(page_index=0;page_index<OLED_PAGES;page_index++)
 89a:	d0 e0       	ldi	r29, 0x00	; 0
 89c:	1c c0       	rjmp	.+56     	; 0x8d6 <oled_clean+0x40>
	{
			//increase page
			attiny_i2c_send_byte(OLED_ADDR_W,OLED_CONTROL_BYTE,(0xB0|(0x0F&page_index)));
 89e:	4d 2f       	mov	r20, r29
 8a0:	4f 70       	andi	r20, 0x0F	; 15
 8a2:	40 6b       	ori	r20, 0xB0	; 176
 8a4:	60 e0       	ldi	r22, 0x00	; 0
 8a6:	88 e7       	ldi	r24, 0x78	; 120
 8a8:	1f de       	rcall	.-962    	; 0x4e8 <attiny_i2c_send_byte>
			
			//set col address to 0
			attiny_i2c_send_byte(OLED_ADDR_W,OLED_CONTROL_BYTE,(0x02));
 8aa:	42 e0       	ldi	r20, 0x02	; 2
 8ac:	60 e0       	ldi	r22, 0x00	; 0
 8ae:	88 e7       	ldi	r24, 0x78	; 120
 8b0:	1b de       	rcall	.-970    	; 0x4e8 <attiny_i2c_send_byte>
			attiny_i2c_send_byte(OLED_ADDR_W,OLED_CONTROL_BYTE,(0x10));
 8b2:	40 e1       	ldi	r20, 0x10	; 16
 8b4:	60 e0       	ldi	r22, 0x00	; 0
 8b6:	88 e7       	ldi	r24, 0x78	; 120
 8b8:	17 de       	rcall	.-978    	; 0x4e8 <attiny_i2c_send_byte>
		
			//write all 00s to memory
			for(colu_index=0;colu_index<OLED_WIDTH;colu_index++)
 8ba:	c0 e0       	ldi	r28, 0x00	; 0
 8bc:	05 c0       	rjmp	.+10     	; 0x8c8 <oled_clean+0x32>
			{
				attiny_i2c_send_byte(OLED_ADDR_W,OLED_GDDRAMW_BYTE,0x00);
 8be:	40 e0       	ldi	r20, 0x00	; 0
 8c0:	60 e4       	ldi	r22, 0x40	; 64
 8c2:	88 e7       	ldi	r24, 0x78	; 120
 8c4:	11 de       	rcall	.-990    	; 0x4e8 <attiny_i2c_send_byte>
			//set col address to 0
			attiny_i2c_send_byte(OLED_ADDR_W,OLED_CONTROL_BYTE,(0x02));
			attiny_i2c_send_byte(OLED_ADDR_W,OLED_CONTROL_BYTE,(0x10));
		
			//write all 00s to memory
			for(colu_index=0;colu_index<OLED_WIDTH;colu_index++)
 8c6:	cf 5f       	subi	r28, 0xFF	; 255
 8c8:	cc 23       	and	r28, r28
 8ca:	cc f7       	brge	.-14     	; 0x8be <oled_clean+0x28>
 8cc:	8d e0       	ldi	r24, 0x0D	; 13
 8ce:	8a 95       	dec	r24
 8d0:	f1 f7       	brne	.-4      	; 0x8ce <oled_clean+0x38>
 8d2:	00 00       	nop
	uint8_t page_index = 0;
	uint8_t colu_index = 0;


	
	for(page_index=0;page_index<OLED_PAGES;page_index++)
 8d4:	df 5f       	subi	r29, 0xFF	; 255
 8d6:	d8 30       	cpi	r29, 0x08	; 8
 8d8:	10 f3       	brcs	.-60     	; 0x89e <oled_clean+0x8>
			}
			

			TWI_DELAY(); //it needs to be addedd		
	}
}
 8da:	df 91       	pop	r29
 8dc:	cf 91       	pop	r28
 8de:	08 95       	ret

000008e0 <oled_write_byte>:
		c: byte to be written to GDRAM
	@return:
*/
void oled_write_byte(uint8_t c)
{
	attiny_i2c_send_byte(OLED_ADDR_W,OLED_GDDRAMW_BYTE,c);
 8e0:	48 2f       	mov	r20, r24
 8e2:	60 e4       	ldi	r22, 0x40	; 64
 8e4:	88 e7       	ldi	r24, 0x78	; 120
 8e6:	00 de       	rcall	.-1024   	; 0x4e8 <attiny_i2c_send_byte>
 8e8:	08 95       	ret

000008ea <oled_print_text>:
		page:	the page on to write the text
		column: the column on to write the text
	@return:
*/
void oled_print_text(char* data,uint8_t page, uint8_t column)
{
 8ea:	df 92       	push	r13
 8ec:	ef 92       	push	r14
 8ee:	ff 92       	push	r15
 8f0:	0f 93       	push	r16
 8f2:	1f 93       	push	r17
 8f4:	cf 93       	push	r28
 8f6:	df 93       	push	r29
 8f8:	7c 01       	movw	r14, r24
 8fa:	86 2f       	mov	r24, r22
 8fc:	c4 2f       	mov	r28, r20
	uint8_t character = ' ';	//stores current popped character
	uint16_t font_index = 0;	//current index for the font table 
	uint8_t pixel_slice = 0;	//current slice of the character to be drawn
	uint8_t slice_index = 0;	//
	
	text_length = strlen(data);
 8fe:	f7 01       	movw	r30, r14
 900:	01 90       	ld	r0, Z+
 902:	00 20       	and	r0, r0
 904:	e9 f7       	brne	.-6      	; 0x900 <oled_print_text+0x16>
 906:	31 97       	sbiw	r30, 0x01	; 1
 908:	de 2e       	mov	r13, r30
 90a:	de 18       	sub	r13, r14
	
	//set page
	set_page(page);
 90c:	a8 df       	rcall	.-176    	; 0x85e <set_page>
	
	//set column
	set_column(column);
 90e:	8c 2f       	mov	r24, r28
 910:	af df       	rcall	.-162    	; 0x870 <set_column>
	
	//TODO: check if the text has space to be displayed, given the column number
	
	
	//extract character
	for(i=0;i<text_length;i++)
 912:	d0 e0       	ldi	r29, 0x00	; 0
 914:	2a c0       	rjmp	.+84     	; 0x96a <oled_print_text+0x80>
	{
		//pop character from string
		character = data[i];
 916:	f7 01       	movw	r30, r14
 918:	ed 0f       	add	r30, r29
 91a:	f1 1d       	adc	r31, r1
 91c:	00 81       	ld	r16, Z
		if(character=='°')
 91e:	00 3b       	cpi	r16, 0xB0	; 176
 920:	59 f4       	brne	.+22     	; 0x938 <oled_print_text+0x4e>
		{
			// 5x7 Representation of '°'
			//0x06, 0x09, 0x09, 0x06, 0x00
			oled_write_byte(0x06);	
 922:	86 e0       	ldi	r24, 0x06	; 6
 924:	dd df       	rcall	.-70     	; 0x8e0 <oled_write_byte>
			oled_write_byte(0x09);	
 926:	89 e0       	ldi	r24, 0x09	; 9
 928:	db df       	rcall	.-74     	; 0x8e0 <oled_write_byte>
			oled_write_byte(0x09);	
 92a:	89 e0       	ldi	r24, 0x09	; 9
 92c:	d9 df       	rcall	.-78     	; 0x8e0 <oled_write_byte>
			oled_write_byte(0x06);	
 92e:	86 e0       	ldi	r24, 0x06	; 6
 930:	d7 df       	rcall	.-82     	; 0x8e0 <oled_write_byte>
			oled_write_byte(0x00);	
 932:	80 e0       	ldi	r24, 0x00	; 0
 934:	d5 df       	rcall	.-86     	; 0x8e0 <oled_write_byte>
 936:	18 c0       	rjmp	.+48     	; 0x968 <oled_print_text+0x7e>
		else
		{
			// Calculate start index in Flash memory
			//sustract "32" because we don't include the first 32 invisible characters //WITH Adafruit font table, is not neccesarry
			//multiply by 5, because each character consists of 5 bytes
			font_index = (character - FONT_TABLE_OFFSET) * FONT_TABBLE_CHAR_LEN;
 938:	10 e0       	ldi	r17, 0x00	; 0
 93a:	00 52       	subi	r16, 0x20	; 32
 93c:	11 09       	sbc	r17, r1
 93e:	c8 01       	movw	r24, r16
 940:	88 0f       	add	r24, r24
 942:	99 1f       	adc	r25, r25
 944:	88 0f       	add	r24, r24
 946:	99 1f       	adc	r25, r25
 948:	08 0f       	add	r16, r24
 94a:	19 1f       	adc	r17, r25
		
			//draw character
			for(slice_index=0;slice_index<FONT_TABBLE_CHAR_LEN;slice_index++)
 94c:	c0 e0       	ldi	r28, 0x00	; 0
 94e:	08 c0       	rjmp	.+16     	; 0x960 <oled_print_text+0x76>
			{
				//read the character slice from the font table in flash memory
				pixel_slice = pgm_read_byte(&font5x7[font_index + slice_index]);
 950:	f8 01       	movw	r30, r16
 952:	ec 0f       	add	r30, r28
 954:	f1 1d       	adc	r31, r1
 956:	e2 5e       	subi	r30, 0xE2	; 226
 958:	ff 4f       	sbci	r31, 0xFF	; 255
 95a:	84 91       	lpm	r24, Z
				oled_write_byte(pixel_slice);	
 95c:	c1 df       	rcall	.-126    	; 0x8e0 <oled_write_byte>
			//sustract "32" because we don't include the first 32 invisible characters //WITH Adafruit font table, is not neccesarry
			//multiply by 5, because each character consists of 5 bytes
			font_index = (character - FONT_TABLE_OFFSET) * FONT_TABBLE_CHAR_LEN;
		
			//draw character
			for(slice_index=0;slice_index<FONT_TABBLE_CHAR_LEN;slice_index++)
 95e:	cf 5f       	subi	r28, 0xFF	; 255
 960:	c5 30       	cpi	r28, 0x05	; 5
 962:	b0 f3       	brcs	.-20     	; 0x950 <oled_print_text+0x66>
				//read the character slice from the font table in flash memory
				pixel_slice = pgm_read_byte(&font5x7[font_index + slice_index]);
				oled_write_byte(pixel_slice);	
			}
			//leave one pixel column separation
			oled_write_byte(0x00);
 964:	80 e0       	ldi	r24, 0x00	; 0
 966:	bc df       	rcall	.-136    	; 0x8e0 <oled_write_byte>
	
	//TODO: check if the text has space to be displayed, given the column number
	
	
	//extract character
	for(i=0;i<text_length;i++)
 968:	df 5f       	subi	r29, 0xFF	; 255
 96a:	dd 15       	cp	r29, r13
 96c:	a0 f2       	brcs	.-88     	; 0x916 <oled_print_text+0x2c>
			//leave one pixel column separation
			oled_write_byte(0x00);
		}
	}
		
}
 96e:	df 91       	pop	r29
 970:	cf 91       	pop	r28
 972:	1f 91       	pop	r17
 974:	0f 91       	pop	r16
 976:	ff 90       	pop	r15
 978:	ef 90       	pop	r14
 97a:	df 90       	pop	r13
 97c:	08 95       	ret

0000097e <strcat>:
 97e:	fb 01       	movw	r30, r22
 980:	dc 01       	movw	r26, r24
 982:	0d 90       	ld	r0, X+
 984:	00 20       	and	r0, r0
 986:	e9 f7       	brne	.-6      	; 0x982 <strcat+0x4>
 988:	11 97       	sbiw	r26, 0x01	; 1
 98a:	01 90       	ld	r0, Z+
 98c:	0d 92       	st	X+, r0
 98e:	00 20       	and	r0, r0
 990:	e1 f7       	brne	.-8      	; 0x98a <strcat+0xc>
 992:	08 95       	ret

00000994 <__itoa_ncheck>:
 994:	bb 27       	eor	r27, r27
 996:	4a 30       	cpi	r20, 0x0A	; 10
 998:	31 f4       	brne	.+12     	; 0x9a6 <__itoa_ncheck+0x12>
 99a:	99 23       	and	r25, r25
 99c:	22 f4       	brpl	.+8      	; 0x9a6 <__itoa_ncheck+0x12>
 99e:	bd e2       	ldi	r27, 0x2D	; 45
 9a0:	90 95       	com	r25
 9a2:	81 95       	neg	r24
 9a4:	9f 4f       	sbci	r25, 0xFF	; 255
 9a6:	01 c0       	rjmp	.+2      	; 0x9aa <__utoa_common>

000009a8 <__utoa_ncheck>:
 9a8:	bb 27       	eor	r27, r27

000009aa <__utoa_common>:
 9aa:	fb 01       	movw	r30, r22
 9ac:	55 27       	eor	r21, r21
 9ae:	aa 27       	eor	r26, r26
 9b0:	88 0f       	add	r24, r24
 9b2:	99 1f       	adc	r25, r25
 9b4:	aa 1f       	adc	r26, r26
 9b6:	a4 17       	cp	r26, r20
 9b8:	10 f0       	brcs	.+4      	; 0x9be <__utoa_common+0x14>
 9ba:	a4 1b       	sub	r26, r20
 9bc:	83 95       	inc	r24
 9be:	50 51       	subi	r21, 0x10	; 16
 9c0:	b9 f7       	brne	.-18     	; 0x9b0 <__utoa_common+0x6>
 9c2:	a0 5d       	subi	r26, 0xD0	; 208
 9c4:	aa 33       	cpi	r26, 0x3A	; 58
 9c6:	08 f0       	brcs	.+2      	; 0x9ca <__utoa_common+0x20>
 9c8:	a9 5d       	subi	r26, 0xD9	; 217
 9ca:	a1 93       	st	Z+, r26
 9cc:	00 97       	sbiw	r24, 0x00	; 0
 9ce:	79 f7       	brne	.-34     	; 0x9ae <__utoa_common+0x4>
 9d0:	b1 11       	cpse	r27, r1
 9d2:	b1 93       	st	Z+, r27
 9d4:	11 92       	st	Z+, r1
 9d6:	cb 01       	movw	r24, r22
 9d8:	00 c0       	rjmp	.+0      	; 0x9da <strrev>

000009da <strrev>:
 9da:	dc 01       	movw	r26, r24
 9dc:	fc 01       	movw	r30, r24
 9de:	67 2f       	mov	r22, r23
 9e0:	71 91       	ld	r23, Z+
 9e2:	77 23       	and	r23, r23
 9e4:	e1 f7       	brne	.-8      	; 0x9de <strrev+0x4>
 9e6:	32 97       	sbiw	r30, 0x02	; 2
 9e8:	04 c0       	rjmp	.+8      	; 0x9f2 <strrev+0x18>
 9ea:	7c 91       	ld	r23, X
 9ec:	6d 93       	st	X+, r22
 9ee:	70 83       	st	Z, r23
 9f0:	62 91       	ld	r22, -Z
 9f2:	ae 17       	cp	r26, r30
 9f4:	bf 07       	cpc	r27, r31
 9f6:	c8 f3       	brcs	.-14     	; 0x9ea <strrev+0x10>
 9f8:	08 95       	ret

000009fa <_exit>:
 9fa:	f8 94       	cli

000009fc <__stop_program>:
 9fc:	ff cf       	rjmp	.-2      	; 0x9fc <__stop_program>
