--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 5 -n
3 -fastpaths -xml asd.twx asd.ncd -o asd.twr asd.pcf -ucf GenIO.ucf -ucf
1-Wire.ucf

Design file:              asd.ncd
Physical constraint file: asd.pcf
Device,package,speed:     xc3s500e,fg320,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "CLK_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 4651 paths analyzed, 486 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.867ns.
--------------------------------------------------------------------------------

Paths for end point XLXI_1/XLXI_1/clock_counter_12 (SLICE_X13Y80.SR), 177 paths
--------------------------------------------------------------------------------
Slack (setup path):     11.133ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/XLXI_1/present_state_FSM_FFd1 (FF)
  Destination:          XLXI_1/XLXI_1/clock_counter_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.867ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_1/XLXI_1/present_state_FSM_FFd1 to XLXI_1/XLXI_1/clock_counter_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y79.XQ      Tcko                  0.515   XLXI_1/XLXI_1/present_state_FSM_FFd1
                                                       XLXI_1/XLXI_1/present_state_FSM_FFd1
    SLICE_X23Y81.F4      net (fanout=18)       1.400   XLXI_1/XLXI_1/present_state_FSM_FFd1
    SLICE_X23Y81.X       Tilo                  0.612   XLXI_1/XLXI_1/readBit_detecion
                                                       XLXI_1/XLXI_1/present_state_cmp_eq00021_SW0
    SLICE_X15Y74.G2      net (fanout=2)        1.129   N50
    SLICE_X15Y74.Y       Tilo                  0.612   XLXI_1/XLXI_1/N8
                                                       XLXI_1/XLXI_1/present_state_cmp_eq00021_SW1
    SLICE_X15Y74.F3      net (fanout=1)        0.020   XLXI_1/XLXI_1/present_state_cmp_eq00021_SW1/O
    SLICE_X15Y74.X       Tilo                  0.612   XLXI_1/XLXI_1/N8
                                                       XLXI_1/XLXI_1/present_state_FSM_FFd4-In51
    SLICE_X17Y79.G1      net (fanout=2)        0.904   XLXI_1/XLXI_1/N8
    SLICE_X17Y79.Y       Tilo                  0.612   XLXI_1/XLXI_1/present_state_FSM_FFd4
                                                       XLXI_1/XLXI_1/present_state_FSM_FFd4-In173
    SLICE_X17Y79.F4      net (fanout=1)        0.020   XLXI_1/XLXI_1/present_state_FSM_FFd4-In
    SLICE_X17Y79.X       Tilo                  0.612   XLXI_1/XLXI_1/present_state_FSM_FFd4
                                                       XLXI_1/XLXI_1/present_state_FSM_Out2141
    SLICE_X13Y80.SR      net (fanout=8)        1.025   XLXI_1/XLXI_1/present_state_cmp_eq0009
    SLICE_X13Y80.CLK     Tsrck                 0.794   XLXI_1/XLXI_1/clock_counter<12>
                                                       XLXI_1/XLXI_1/clock_counter_12
    -------------------------------------------------  ---------------------------
    Total                                      8.867ns (4.369ns logic, 4.498ns route)
                                                       (49.3% logic, 50.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.349ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/XLXI_1/present_state_FSM_FFd4 (FF)
  Destination:          XLXI_1/XLXI_1/clock_counter_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.651ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_1/XLXI_1/present_state_FSM_FFd4 to XLXI_1/XLXI_1/clock_counter_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y79.YQ      Tcko                  0.511   XLXI_1/XLXI_1/present_state_FSM_FFd4
                                                       XLXI_1/XLXI_1/present_state_FSM_FFd4
    SLICE_X23Y81.F2      net (fanout=17)       1.188   XLXI_1/XLXI_1/present_state_FSM_FFd4
    SLICE_X23Y81.X       Tilo                  0.612   XLXI_1/XLXI_1/readBit_detecion
                                                       XLXI_1/XLXI_1/present_state_cmp_eq00021_SW0
    SLICE_X15Y74.G2      net (fanout=2)        1.129   N50
    SLICE_X15Y74.Y       Tilo                  0.612   XLXI_1/XLXI_1/N8
                                                       XLXI_1/XLXI_1/present_state_cmp_eq00021_SW1
    SLICE_X15Y74.F3      net (fanout=1)        0.020   XLXI_1/XLXI_1/present_state_cmp_eq00021_SW1/O
    SLICE_X15Y74.X       Tilo                  0.612   XLXI_1/XLXI_1/N8
                                                       XLXI_1/XLXI_1/present_state_FSM_FFd4-In51
    SLICE_X17Y79.G1      net (fanout=2)        0.904   XLXI_1/XLXI_1/N8
    SLICE_X17Y79.Y       Tilo                  0.612   XLXI_1/XLXI_1/present_state_FSM_FFd4
                                                       XLXI_1/XLXI_1/present_state_FSM_FFd4-In173
    SLICE_X17Y79.F4      net (fanout=1)        0.020   XLXI_1/XLXI_1/present_state_FSM_FFd4-In
    SLICE_X17Y79.X       Tilo                  0.612   XLXI_1/XLXI_1/present_state_FSM_FFd4
                                                       XLXI_1/XLXI_1/present_state_FSM_Out2141
    SLICE_X13Y80.SR      net (fanout=8)        1.025   XLXI_1/XLXI_1/present_state_cmp_eq0009
    SLICE_X13Y80.CLK     Tsrck                 0.794   XLXI_1/XLXI_1/clock_counter<12>
                                                       XLXI_1/XLXI_1/clock_counter_12
    -------------------------------------------------  ---------------------------
    Total                                      8.651ns (4.365ns logic, 4.286ns route)
                                                       (50.5% logic, 49.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.574ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/XLXI_1/present_state_FSM_FFd2 (FF)
  Destination:          XLXI_1/XLXI_1/clock_counter_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.426ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_1/XLXI_1/present_state_FSM_FFd2 to XLXI_1/XLXI_1/clock_counter_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y78.XQ      Tcko                  0.514   XLXI_1/XLXI_1/present_state_FSM_FFd2
                                                       XLXI_1/XLXI_1/present_state_FSM_FFd2
    SLICE_X23Y81.F1      net (fanout=17)       0.960   XLXI_1/XLXI_1/present_state_FSM_FFd2
    SLICE_X23Y81.X       Tilo                  0.612   XLXI_1/XLXI_1/readBit_detecion
                                                       XLXI_1/XLXI_1/present_state_cmp_eq00021_SW0
    SLICE_X15Y74.G2      net (fanout=2)        1.129   N50
    SLICE_X15Y74.Y       Tilo                  0.612   XLXI_1/XLXI_1/N8
                                                       XLXI_1/XLXI_1/present_state_cmp_eq00021_SW1
    SLICE_X15Y74.F3      net (fanout=1)        0.020   XLXI_1/XLXI_1/present_state_cmp_eq00021_SW1/O
    SLICE_X15Y74.X       Tilo                  0.612   XLXI_1/XLXI_1/N8
                                                       XLXI_1/XLXI_1/present_state_FSM_FFd4-In51
    SLICE_X17Y79.G1      net (fanout=2)        0.904   XLXI_1/XLXI_1/N8
    SLICE_X17Y79.Y       Tilo                  0.612   XLXI_1/XLXI_1/present_state_FSM_FFd4
                                                       XLXI_1/XLXI_1/present_state_FSM_FFd4-In173
    SLICE_X17Y79.F4      net (fanout=1)        0.020   XLXI_1/XLXI_1/present_state_FSM_FFd4-In
    SLICE_X17Y79.X       Tilo                  0.612   XLXI_1/XLXI_1/present_state_FSM_FFd4
                                                       XLXI_1/XLXI_1/present_state_FSM_Out2141
    SLICE_X13Y80.SR      net (fanout=8)        1.025   XLXI_1/XLXI_1/present_state_cmp_eq0009
    SLICE_X13Y80.CLK     Tsrck                 0.794   XLXI_1/XLXI_1/clock_counter<12>
                                                       XLXI_1/XLXI_1/clock_counter_12
    -------------------------------------------------  ---------------------------
    Total                                      8.426ns (4.368ns logic, 4.058ns route)
                                                       (51.8% logic, 48.2% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_1/XLXI_1/clock_counter_13 (SLICE_X13Y80.SR), 177 paths
--------------------------------------------------------------------------------
Slack (setup path):     11.133ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/XLXI_1/present_state_FSM_FFd1 (FF)
  Destination:          XLXI_1/XLXI_1/clock_counter_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.867ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_1/XLXI_1/present_state_FSM_FFd1 to XLXI_1/XLXI_1/clock_counter_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y79.XQ      Tcko                  0.515   XLXI_1/XLXI_1/present_state_FSM_FFd1
                                                       XLXI_1/XLXI_1/present_state_FSM_FFd1
    SLICE_X23Y81.F4      net (fanout=18)       1.400   XLXI_1/XLXI_1/present_state_FSM_FFd1
    SLICE_X23Y81.X       Tilo                  0.612   XLXI_1/XLXI_1/readBit_detecion
                                                       XLXI_1/XLXI_1/present_state_cmp_eq00021_SW0
    SLICE_X15Y74.G2      net (fanout=2)        1.129   N50
    SLICE_X15Y74.Y       Tilo                  0.612   XLXI_1/XLXI_1/N8
                                                       XLXI_1/XLXI_1/present_state_cmp_eq00021_SW1
    SLICE_X15Y74.F3      net (fanout=1)        0.020   XLXI_1/XLXI_1/present_state_cmp_eq00021_SW1/O
    SLICE_X15Y74.X       Tilo                  0.612   XLXI_1/XLXI_1/N8
                                                       XLXI_1/XLXI_1/present_state_FSM_FFd4-In51
    SLICE_X17Y79.G1      net (fanout=2)        0.904   XLXI_1/XLXI_1/N8
    SLICE_X17Y79.Y       Tilo                  0.612   XLXI_1/XLXI_1/present_state_FSM_FFd4
                                                       XLXI_1/XLXI_1/present_state_FSM_FFd4-In173
    SLICE_X17Y79.F4      net (fanout=1)        0.020   XLXI_1/XLXI_1/present_state_FSM_FFd4-In
    SLICE_X17Y79.X       Tilo                  0.612   XLXI_1/XLXI_1/present_state_FSM_FFd4
                                                       XLXI_1/XLXI_1/present_state_FSM_Out2141
    SLICE_X13Y80.SR      net (fanout=8)        1.025   XLXI_1/XLXI_1/present_state_cmp_eq0009
    SLICE_X13Y80.CLK     Tsrck                 0.794   XLXI_1/XLXI_1/clock_counter<12>
                                                       XLXI_1/XLXI_1/clock_counter_13
    -------------------------------------------------  ---------------------------
    Total                                      8.867ns (4.369ns logic, 4.498ns route)
                                                       (49.3% logic, 50.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.349ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/XLXI_1/present_state_FSM_FFd4 (FF)
  Destination:          XLXI_1/XLXI_1/clock_counter_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.651ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_1/XLXI_1/present_state_FSM_FFd4 to XLXI_1/XLXI_1/clock_counter_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y79.YQ      Tcko                  0.511   XLXI_1/XLXI_1/present_state_FSM_FFd4
                                                       XLXI_1/XLXI_1/present_state_FSM_FFd4
    SLICE_X23Y81.F2      net (fanout=17)       1.188   XLXI_1/XLXI_1/present_state_FSM_FFd4
    SLICE_X23Y81.X       Tilo                  0.612   XLXI_1/XLXI_1/readBit_detecion
                                                       XLXI_1/XLXI_1/present_state_cmp_eq00021_SW0
    SLICE_X15Y74.G2      net (fanout=2)        1.129   N50
    SLICE_X15Y74.Y       Tilo                  0.612   XLXI_1/XLXI_1/N8
                                                       XLXI_1/XLXI_1/present_state_cmp_eq00021_SW1
    SLICE_X15Y74.F3      net (fanout=1)        0.020   XLXI_1/XLXI_1/present_state_cmp_eq00021_SW1/O
    SLICE_X15Y74.X       Tilo                  0.612   XLXI_1/XLXI_1/N8
                                                       XLXI_1/XLXI_1/present_state_FSM_FFd4-In51
    SLICE_X17Y79.G1      net (fanout=2)        0.904   XLXI_1/XLXI_1/N8
    SLICE_X17Y79.Y       Tilo                  0.612   XLXI_1/XLXI_1/present_state_FSM_FFd4
                                                       XLXI_1/XLXI_1/present_state_FSM_FFd4-In173
    SLICE_X17Y79.F4      net (fanout=1)        0.020   XLXI_1/XLXI_1/present_state_FSM_FFd4-In
    SLICE_X17Y79.X       Tilo                  0.612   XLXI_1/XLXI_1/present_state_FSM_FFd4
                                                       XLXI_1/XLXI_1/present_state_FSM_Out2141
    SLICE_X13Y80.SR      net (fanout=8)        1.025   XLXI_1/XLXI_1/present_state_cmp_eq0009
    SLICE_X13Y80.CLK     Tsrck                 0.794   XLXI_1/XLXI_1/clock_counter<12>
                                                       XLXI_1/XLXI_1/clock_counter_13
    -------------------------------------------------  ---------------------------
    Total                                      8.651ns (4.365ns logic, 4.286ns route)
                                                       (50.5% logic, 49.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.574ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/XLXI_1/present_state_FSM_FFd2 (FF)
  Destination:          XLXI_1/XLXI_1/clock_counter_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.426ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_1/XLXI_1/present_state_FSM_FFd2 to XLXI_1/XLXI_1/clock_counter_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y78.XQ      Tcko                  0.514   XLXI_1/XLXI_1/present_state_FSM_FFd2
                                                       XLXI_1/XLXI_1/present_state_FSM_FFd2
    SLICE_X23Y81.F1      net (fanout=17)       0.960   XLXI_1/XLXI_1/present_state_FSM_FFd2
    SLICE_X23Y81.X       Tilo                  0.612   XLXI_1/XLXI_1/readBit_detecion
                                                       XLXI_1/XLXI_1/present_state_cmp_eq00021_SW0
    SLICE_X15Y74.G2      net (fanout=2)        1.129   N50
    SLICE_X15Y74.Y       Tilo                  0.612   XLXI_1/XLXI_1/N8
                                                       XLXI_1/XLXI_1/present_state_cmp_eq00021_SW1
    SLICE_X15Y74.F3      net (fanout=1)        0.020   XLXI_1/XLXI_1/present_state_cmp_eq00021_SW1/O
    SLICE_X15Y74.X       Tilo                  0.612   XLXI_1/XLXI_1/N8
                                                       XLXI_1/XLXI_1/present_state_FSM_FFd4-In51
    SLICE_X17Y79.G1      net (fanout=2)        0.904   XLXI_1/XLXI_1/N8
    SLICE_X17Y79.Y       Tilo                  0.612   XLXI_1/XLXI_1/present_state_FSM_FFd4
                                                       XLXI_1/XLXI_1/present_state_FSM_FFd4-In173
    SLICE_X17Y79.F4      net (fanout=1)        0.020   XLXI_1/XLXI_1/present_state_FSM_FFd4-In
    SLICE_X17Y79.X       Tilo                  0.612   XLXI_1/XLXI_1/present_state_FSM_FFd4
                                                       XLXI_1/XLXI_1/present_state_FSM_Out2141
    SLICE_X13Y80.SR      net (fanout=8)        1.025   XLXI_1/XLXI_1/present_state_cmp_eq0009
    SLICE_X13Y80.CLK     Tsrck                 0.794   XLXI_1/XLXI_1/clock_counter<12>
                                                       XLXI_1/XLXI_1/clock_counter_13
    -------------------------------------------------  ---------------------------
    Total                                      8.426ns (4.368ns logic, 4.058ns route)
                                                       (51.8% logic, 48.2% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_1/XLXI_1/clock_counter_14 (SLICE_X13Y81.SR), 177 paths
--------------------------------------------------------------------------------
Slack (setup path):     11.133ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/XLXI_1/present_state_FSM_FFd1 (FF)
  Destination:          XLXI_1/XLXI_1/clock_counter_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.867ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_1/XLXI_1/present_state_FSM_FFd1 to XLXI_1/XLXI_1/clock_counter_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y79.XQ      Tcko                  0.515   XLXI_1/XLXI_1/present_state_FSM_FFd1
                                                       XLXI_1/XLXI_1/present_state_FSM_FFd1
    SLICE_X23Y81.F4      net (fanout=18)       1.400   XLXI_1/XLXI_1/present_state_FSM_FFd1
    SLICE_X23Y81.X       Tilo                  0.612   XLXI_1/XLXI_1/readBit_detecion
                                                       XLXI_1/XLXI_1/present_state_cmp_eq00021_SW0
    SLICE_X15Y74.G2      net (fanout=2)        1.129   N50
    SLICE_X15Y74.Y       Tilo                  0.612   XLXI_1/XLXI_1/N8
                                                       XLXI_1/XLXI_1/present_state_cmp_eq00021_SW1
    SLICE_X15Y74.F3      net (fanout=1)        0.020   XLXI_1/XLXI_1/present_state_cmp_eq00021_SW1/O
    SLICE_X15Y74.X       Tilo                  0.612   XLXI_1/XLXI_1/N8
                                                       XLXI_1/XLXI_1/present_state_FSM_FFd4-In51
    SLICE_X17Y79.G1      net (fanout=2)        0.904   XLXI_1/XLXI_1/N8
    SLICE_X17Y79.Y       Tilo                  0.612   XLXI_1/XLXI_1/present_state_FSM_FFd4
                                                       XLXI_1/XLXI_1/present_state_FSM_FFd4-In173
    SLICE_X17Y79.F4      net (fanout=1)        0.020   XLXI_1/XLXI_1/present_state_FSM_FFd4-In
    SLICE_X17Y79.X       Tilo                  0.612   XLXI_1/XLXI_1/present_state_FSM_FFd4
                                                       XLXI_1/XLXI_1/present_state_FSM_Out2141
    SLICE_X13Y81.SR      net (fanout=8)        1.025   XLXI_1/XLXI_1/present_state_cmp_eq0009
    SLICE_X13Y81.CLK     Tsrck                 0.794   XLXI_1/XLXI_1/clock_counter<14>
                                                       XLXI_1/XLXI_1/clock_counter_14
    -------------------------------------------------  ---------------------------
    Total                                      8.867ns (4.369ns logic, 4.498ns route)
                                                       (49.3% logic, 50.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.349ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/XLXI_1/present_state_FSM_FFd4 (FF)
  Destination:          XLXI_1/XLXI_1/clock_counter_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.651ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_1/XLXI_1/present_state_FSM_FFd4 to XLXI_1/XLXI_1/clock_counter_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y79.YQ      Tcko                  0.511   XLXI_1/XLXI_1/present_state_FSM_FFd4
                                                       XLXI_1/XLXI_1/present_state_FSM_FFd4
    SLICE_X23Y81.F2      net (fanout=17)       1.188   XLXI_1/XLXI_1/present_state_FSM_FFd4
    SLICE_X23Y81.X       Tilo                  0.612   XLXI_1/XLXI_1/readBit_detecion
                                                       XLXI_1/XLXI_1/present_state_cmp_eq00021_SW0
    SLICE_X15Y74.G2      net (fanout=2)        1.129   N50
    SLICE_X15Y74.Y       Tilo                  0.612   XLXI_1/XLXI_1/N8
                                                       XLXI_1/XLXI_1/present_state_cmp_eq00021_SW1
    SLICE_X15Y74.F3      net (fanout=1)        0.020   XLXI_1/XLXI_1/present_state_cmp_eq00021_SW1/O
    SLICE_X15Y74.X       Tilo                  0.612   XLXI_1/XLXI_1/N8
                                                       XLXI_1/XLXI_1/present_state_FSM_FFd4-In51
    SLICE_X17Y79.G1      net (fanout=2)        0.904   XLXI_1/XLXI_1/N8
    SLICE_X17Y79.Y       Tilo                  0.612   XLXI_1/XLXI_1/present_state_FSM_FFd4
                                                       XLXI_1/XLXI_1/present_state_FSM_FFd4-In173
    SLICE_X17Y79.F4      net (fanout=1)        0.020   XLXI_1/XLXI_1/present_state_FSM_FFd4-In
    SLICE_X17Y79.X       Tilo                  0.612   XLXI_1/XLXI_1/present_state_FSM_FFd4
                                                       XLXI_1/XLXI_1/present_state_FSM_Out2141
    SLICE_X13Y81.SR      net (fanout=8)        1.025   XLXI_1/XLXI_1/present_state_cmp_eq0009
    SLICE_X13Y81.CLK     Tsrck                 0.794   XLXI_1/XLXI_1/clock_counter<14>
                                                       XLXI_1/XLXI_1/clock_counter_14
    -------------------------------------------------  ---------------------------
    Total                                      8.651ns (4.365ns logic, 4.286ns route)
                                                       (50.5% logic, 49.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.574ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/XLXI_1/present_state_FSM_FFd2 (FF)
  Destination:          XLXI_1/XLXI_1/clock_counter_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.426ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_1/XLXI_1/present_state_FSM_FFd2 to XLXI_1/XLXI_1/clock_counter_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y78.XQ      Tcko                  0.514   XLXI_1/XLXI_1/present_state_FSM_FFd2
                                                       XLXI_1/XLXI_1/present_state_FSM_FFd2
    SLICE_X23Y81.F1      net (fanout=17)       0.960   XLXI_1/XLXI_1/present_state_FSM_FFd2
    SLICE_X23Y81.X       Tilo                  0.612   XLXI_1/XLXI_1/readBit_detecion
                                                       XLXI_1/XLXI_1/present_state_cmp_eq00021_SW0
    SLICE_X15Y74.G2      net (fanout=2)        1.129   N50
    SLICE_X15Y74.Y       Tilo                  0.612   XLXI_1/XLXI_1/N8
                                                       XLXI_1/XLXI_1/present_state_cmp_eq00021_SW1
    SLICE_X15Y74.F3      net (fanout=1)        0.020   XLXI_1/XLXI_1/present_state_cmp_eq00021_SW1/O
    SLICE_X15Y74.X       Tilo                  0.612   XLXI_1/XLXI_1/N8
                                                       XLXI_1/XLXI_1/present_state_FSM_FFd4-In51
    SLICE_X17Y79.G1      net (fanout=2)        0.904   XLXI_1/XLXI_1/N8
    SLICE_X17Y79.Y       Tilo                  0.612   XLXI_1/XLXI_1/present_state_FSM_FFd4
                                                       XLXI_1/XLXI_1/present_state_FSM_FFd4-In173
    SLICE_X17Y79.F4      net (fanout=1)        0.020   XLXI_1/XLXI_1/present_state_FSM_FFd4-In
    SLICE_X17Y79.X       Tilo                  0.612   XLXI_1/XLXI_1/present_state_FSM_FFd4
                                                       XLXI_1/XLXI_1/present_state_FSM_Out2141
    SLICE_X13Y81.SR      net (fanout=8)        1.025   XLXI_1/XLXI_1/present_state_cmp_eq0009
    SLICE_X13Y81.CLK     Tsrck                 0.794   XLXI_1/XLXI_1/clock_counter<14>
                                                       XLXI_1/XLXI_1/clock_counter_14
    -------------------------------------------------  ---------------------------
    Total                                      8.426ns (4.368ns logic, 4.058ns route)
                                                       (51.8% logic, 48.2% route)

--------------------------------------------------------------------------------

Hold Paths: NET "CLK_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point XLXI_1/XLXI_2/data_7 (SLICE_X29Y73.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.843ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_1/XLXI_2/read_buffor_7 (FF)
  Destination:          XLXI_1/XLXI_2/data_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.846ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.034 - 0.031)
  Source Clock:         CLK_BUFGP rising at 20.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_1/XLXI_2/read_buffor_7 to XLXI_1/XLXI_2/data_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y73.XQ      Tcko                  0.411   XLXI_1/XLXI_2/read_buffor<7>
                                                       XLXI_1/XLXI_2/read_buffor_7
    SLICE_X29Y73.BX      net (fanout=3)        0.355   XLXI_1/XLXI_2/read_buffor<7>
    SLICE_X29Y73.CLK     Tckdi       (-Th)    -0.080   XLXI_1/XLXI_2/data<7>
                                                       XLXI_1/XLXI_2/data_7
    -------------------------------------------------  ---------------------------
    Total                                      0.846ns (0.491ns logic, 0.355ns route)
                                                       (58.0% logic, 42.0% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_1/XLXI_4/present_state_FSM_FFd11 (SLICE_X39Y81.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.856ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_1/XLXI_4/present_state_FSM_FFd12 (FF)
  Destination:          XLXI_1/XLXI_4/present_state_FSM_FFd11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.854ns (Levels of Logic = 0)
  Clock Path Skew:      -0.002ns (0.035 - 0.037)
  Source Clock:         CLK_BUFGP rising at 20.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_1/XLXI_4/present_state_FSM_FFd12 to XLXI_1/XLXI_4/present_state_FSM_FFd11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y81.XQ      Tcko                  0.411   XLXI_1/XLXI_4/present_state_FSM_FFd12
                                                       XLXI_1/XLXI_4/present_state_FSM_FFd12
    SLICE_X39Y81.BX      net (fanout=2)        0.363   XLXI_1/XLXI_4/present_state_FSM_FFd12
    SLICE_X39Y81.CLK     Tckdi       (-Th)    -0.080   XLXI_1/XLXI_4/present_state_FSM_FFd11
                                                       XLXI_1/XLXI_4/present_state_FSM_FFd11
    -------------------------------------------------  ---------------------------
    Total                                      0.854ns (0.491ns logic, 0.363ns route)
                                                       (57.5% logic, 42.5% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_1/XLXI_2/data_2 (SLICE_X28Y70.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.878ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_1/XLXI_2/read_buffor_2 (FF)
  Destination:          XLXI_1/XLXI_2/data_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.897ns (Levels of Logic = 0)
  Clock Path Skew:      0.019ns (0.089 - 0.070)
  Source Clock:         CLK_BUFGP rising at 20.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_1/XLXI_2/read_buffor_2 to XLXI_1/XLXI_2/data_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y68.XQ      Tcko                  0.411   XLXI_1/XLXI_2/read_buffor<2>
                                                       XLXI_1/XLXI_2/read_buffor_2
    SLICE_X28Y70.BY      net (fanout=2)        0.354   XLXI_1/XLXI_2/read_buffor<2>
    SLICE_X28Y70.CLK     Tckdi       (-Th)    -0.132   XLXI_1/XLXI_2/data<3>
                                                       XLXI_1/XLXI_2/data_2
    -------------------------------------------------  ---------------------------
    Total                                      0.897ns (0.543ns logic, 0.354ns route)
                                                       (60.5% logic, 39.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "CLK_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.562ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.719ns (Tcl)
  Physical resource: XLXI_1/XLXI_4/startRead/CLK
  Logical resource: XLXI_1/XLXI_4/startRead/CK
  Location pin: SLICE_X34Y77.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------
Slack: 18.562ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.719ns (Tch)
  Physical resource: XLXI_1/XLXI_4/startRead/CLK
  Logical resource: XLXI_1/XLXI_4/startRead/CK
  Location pin: SLICE_X34Y77.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------
Slack: 18.562ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.719ns (Tcl)
  Physical resource: XLXI_1/XLXI_4/present_state_FSM_FFd3/CLK
  Logical resource: XLXI_1/XLXI_4/present_state_FSM_FFd3/CK
  Location pin: SLICE_X32Y80.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    8.867|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 4651 paths, 0 nets, and 1031 connections

Design statistics:
   Minimum period:   8.867ns{1}   (Maximum frequency: 112.778MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Jun 02 17:15:57 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 119 MB



