CADENCE IHNL01079

16nm TH22 schematic nil spectre_spice_verilog_behavioral_functional_hdl_system_verilogNetlist_schematic_cmos.sch_cmos_sch_veriloga_ahdl 16nm_Tests HS_Cordic_Test config 0 cds0
16nm inv_1x schematic nil spectre_spice_verilog_behavioral_functional_hdl_system_verilogNetlist_schematic_cmos.sch_cmos_sch_veriloga_ahdl 16nm_Tests HS_Cordic_Test config 0 cds1
16nm HS_Cordic schematic nil spectre_spice_verilog_behavioral_functional_hdl_system_verilogNetlist_schematic_cmos.sch_cmos_sch_veriloga_ahdl 16nm_Tests HS_Cordic_Test config 0 cds2
16nm nand3_1x schematic nil spectre_spice_verilog_behavioral_functional_hdl_system_verilogNetlist_schematic_cmos.sch_cmos_sch_veriloga_ahdl 16nm_Tests HS_Cordic_Test config 0 cds3
16nm nand_1x schematic nil spectre_spice_verilog_behavioral_functional_hdl_system_verilogNetlist_schematic_cmos.sch_cmos_sch_veriloga_ahdl 16nm_Tests HS_Cordic_Test config 0 cds4
16nm DFlop schematic nil spectre_spice_verilog_behavioral_functional_hdl_system_verilogNetlist_schematic_cmos.sch_cmos_sch_veriloga_ahdl 16nm_Tests HS_Cordic_Test config 0 cds5
16nm HS_CordicFIFO schematic nil spectre_spice_verilog_behavioral_functional_hdl_system_verilogNetlist_schematic_cmos.sch_cmos_sch_veriloga_ahdl 16nm_Tests HS_Cordic_Test config 0 cds6
16nm inv_1xt schematic nil spectre_spice_verilog_behavioral_functional_hdl_system_verilogNetlist_schematic_cmos.sch_cmos_sch_veriloga_ahdl 16nm_Tests HS_Cordic_Test config 0 cds7
16nm_Tests HS_Dual_Cordic_Test schematic nil spectre_spice_verilog_behavioral_functional_hdl_system_verilogNetlist_schematic_cmos.sch_cmos_sch_veriloga_ahdl 16nm_Tests HS_Cordic_Test config 1 cds8