
compiler_outputs/parallel_selection.bin:	file format ELF32-fgpu

Disassembly of section .text:
__eqsf2:
       0:	44 04 00 b2 	slt	r4, r2, r1
       4:	05 04 00 11 	addi	r5, r0, 1
       8:	06 fc ff 11 	addi	r6, r0, -1
       c:	03 14 00 10 	add	r3, r0, r5
      10:	c3 10 00 40 	movn	r3, r6, r4
      14:	24 08 00 b2 	slt	r4, r1, r2
      18:	07 14 00 10 	add	r7, r0, r5
      1c:	c7 10 00 40 	movn	r7, r6, r4
      20:	44 04 00 30 	and	r4, r2, r1
      24:	c4 10 00 b2 	slt	r4, r6, r4
      28:	e3 10 00 40 	movn	r3, r7, r4
      2c:	44 04 00 32 	or	r4, r2, r1
      30:	66 fc ff 19 	li	r6, 65535
      34:	26 fc ff 1d 	lui	r6, 32767
      38:	84 18 00 30 	and	r4, r4, r6
      3c:	03 10 00 48 	movz	r3, r0, r4
      40:	24 08 00 34 	xor	r4, r1, r2
      44:	03 10 00 48 	movz	r3, r0, r4
      48:	42 18 00 30 	and	r2, r2, r6
      4c:	04 00 00 19 	li	r4, 0
      50:	24 00 fe 1d 	lui	r4, 32640
      54:	82 08 00 b6 	sltu	r2, r4, r2
      58:	a3 08 00 40 	movn	r3, r5, r2
      5c:	21 18 00 30 	and	r1, r1, r6
      60:	81 04 00 b6 	sltu	r1, r4, r1
      64:	a3 04 00 40 	movn	r3, r5, r1
      68:	01 0c 00 10 	add	r1, r0, r3
      6c:	00 00 00 92 	ret

__nesf2:
      70:	44 04 00 b2 	slt	r4, r2, r1
      74:	05 04 00 11 	addi	r5, r0, 1
      78:	06 fc ff 11 	addi	r6, r0, -1
      7c:	03 14 00 10 	add	r3, r0, r5
      80:	c3 10 00 40 	movn	r3, r6, r4
      84:	24 08 00 b2 	slt	r4, r1, r2
      88:	07 14 00 10 	add	r7, r0, r5
      8c:	c7 10 00 40 	movn	r7, r6, r4
      90:	44 04 00 30 	and	r4, r2, r1
      94:	c4 10 00 b2 	slt	r4, r6, r4
      98:	e3 10 00 40 	movn	r3, r7, r4
      9c:	44 04 00 32 	or	r4, r2, r1
      a0:	66 fc ff 19 	li	r6, 65535
      a4:	26 fc ff 1d 	lui	r6, 32767
      a8:	84 18 00 30 	and	r4, r4, r6
      ac:	03 10 00 48 	movz	r3, r0, r4
      b0:	24 08 00 34 	xor	r4, r1, r2
      b4:	03 10 00 48 	movz	r3, r0, r4
      b8:	42 18 00 30 	and	r2, r2, r6
      bc:	04 00 00 19 	li	r4, 0
      c0:	24 00 fe 1d 	lui	r4, 32640
      c4:	82 08 00 b6 	sltu	r2, r4, r2
      c8:	a3 08 00 40 	movn	r3, r5, r2
      cc:	21 18 00 30 	and	r1, r1, r6
      d0:	81 04 00 b6 	sltu	r1, r4, r1
      d4:	a3 04 00 40 	movn	r3, r5, r1
      d8:	01 0c 00 10 	add	r1, r0, r3
      dc:	00 00 00 92 	ret

__lesf2:
      e0:	44 04 00 b2 	slt	r4, r2, r1
      e4:	05 04 00 11 	addi	r5, r0, 1
      e8:	06 fc ff 11 	addi	r6, r0, -1
      ec:	03 14 00 10 	add	r3, r0, r5
      f0:	c3 10 00 40 	movn	r3, r6, r4
      f4:	24 08 00 b2 	slt	r4, r1, r2
      f8:	07 14 00 10 	add	r7, r0, r5
      fc:	c7 10 00 40 	movn	r7, r6, r4
     100:	44 04 00 30 	and	r4, r2, r1
     104:	c4 10 00 b2 	slt	r4, r6, r4
     108:	e3 10 00 40 	movn	r3, r7, r4
     10c:	44 04 00 32 	or	r4, r2, r1
     110:	66 fc ff 19 	li	r6, 65535
     114:	26 fc ff 1d 	lui	r6, 32767
     118:	84 18 00 30 	and	r4, r4, r6
     11c:	03 10 00 48 	movz	r3, r0, r4
     120:	24 08 00 34 	xor	r4, r1, r2
     124:	03 10 00 48 	movz	r3, r0, r4
     128:	42 18 00 30 	and	r2, r2, r6
     12c:	04 00 00 19 	li	r4, 0
     130:	24 00 fe 1d 	lui	r4, 32640
     134:	82 08 00 b6 	sltu	r2, r4, r2
     138:	a3 08 00 40 	movn	r3, r5, r2
     13c:	21 18 00 30 	and	r1, r1, r6
     140:	81 04 00 b6 	sltu	r1, r4, r1
     144:	a3 04 00 40 	movn	r3, r5, r1
     148:	01 0c 00 10 	add	r1, r0, r3
     14c:	00 00 00 92 	ret

__ltsf2:
     150:	44 04 00 b2 	slt	r4, r2, r1
     154:	05 04 00 11 	addi	r5, r0, 1
     158:	06 fc ff 11 	addi	r6, r0, -1
     15c:	03 14 00 10 	add	r3, r0, r5
     160:	c3 10 00 40 	movn	r3, r6, r4
     164:	24 08 00 b2 	slt	r4, r1, r2
     168:	07 14 00 10 	add	r7, r0, r5
     16c:	c7 10 00 40 	movn	r7, r6, r4
     170:	44 04 00 30 	and	r4, r2, r1
     174:	c4 10 00 b2 	slt	r4, r6, r4
     178:	e3 10 00 40 	movn	r3, r7, r4
     17c:	44 04 00 32 	or	r4, r2, r1
     180:	66 fc ff 19 	li	r6, 65535
     184:	26 fc ff 1d 	lui	r6, 32767
     188:	84 18 00 30 	and	r4, r4, r6
     18c:	03 10 00 48 	movz	r3, r0, r4
     190:	24 08 00 34 	xor	r4, r1, r2
     194:	03 10 00 48 	movz	r3, r0, r4
     198:	42 18 00 30 	and	r2, r2, r6
     19c:	04 00 00 19 	li	r4, 0
     1a0:	24 00 fe 1d 	lui	r4, 32640
     1a4:	82 08 00 b6 	sltu	r2, r4, r2
     1a8:	a3 08 00 40 	movn	r3, r5, r2
     1ac:	21 18 00 30 	and	r1, r1, r6
     1b0:	81 04 00 b6 	sltu	r1, r4, r1
     1b4:	a3 04 00 40 	movn	r3, r5, r1
     1b8:	01 0c 00 10 	add	r1, r0, r3
     1bc:	00 00 00 92 	ret

__gesf2:
     1c0:	44 04 00 b2 	slt	r4, r2, r1
     1c4:	05 04 00 11 	addi	r5, r0, 1
     1c8:	06 fc ff 11 	addi	r6, r0, -1
     1cc:	03 14 00 10 	add	r3, r0, r5
     1d0:	c3 10 00 40 	movn	r3, r6, r4
     1d4:	24 08 00 b2 	slt	r4, r1, r2
     1d8:	c5 10 00 40 	movn	r5, r6, r4
     1dc:	44 04 00 30 	and	r4, r2, r1
     1e0:	c4 10 00 b2 	slt	r4, r6, r4
     1e4:	a3 10 00 40 	movn	r3, r5, r4
     1e8:	44 04 00 32 	or	r4, r2, r1
     1ec:	65 fc ff 19 	li	r5, 65535
     1f0:	25 fc ff 1d 	lui	r5, 32767
     1f4:	84 14 00 30 	and	r4, r4, r5
     1f8:	03 10 00 48 	movz	r3, r0, r4
     1fc:	24 08 00 34 	xor	r4, r1, r2
     200:	03 10 00 48 	movz	r3, r0, r4
     204:	42 14 00 30 	and	r2, r2, r5
     208:	04 00 00 19 	li	r4, 0
     20c:	24 00 fe 1d 	lui	r4, 32640
     210:	82 08 00 b6 	sltu	r2, r4, r2
     214:	c3 08 00 40 	movn	r3, r6, r2
     218:	21 14 00 30 	and	r1, r1, r5
     21c:	81 04 00 b6 	sltu	r1, r4, r1
     220:	c3 04 00 40 	movn	r3, r6, r1
     224:	01 0c 00 10 	add	r1, r0, r3
     228:	00 00 00 92 	ret

__gtsf2:
     22c:	44 04 00 b2 	slt	r4, r2, r1
     230:	05 04 00 11 	addi	r5, r0, 1
     234:	06 fc ff 11 	addi	r6, r0, -1
     238:	03 14 00 10 	add	r3, r0, r5
     23c:	c3 10 00 40 	movn	r3, r6, r4
     240:	24 08 00 b2 	slt	r4, r1, r2
     244:	c5 10 00 40 	movn	r5, r6, r4
     248:	44 04 00 30 	and	r4, r2, r1
     24c:	c4 10 00 b2 	slt	r4, r6, r4
     250:	a3 10 00 40 	movn	r3, r5, r4
     254:	44 04 00 32 	or	r4, r2, r1
     258:	65 fc ff 19 	li	r5, 65535
     25c:	25 fc ff 1d 	lui	r5, 32767
     260:	84 14 00 30 	and	r4, r4, r5
     264:	03 10 00 48 	movz	r3, r0, r4
     268:	24 08 00 34 	xor	r4, r1, r2
     26c:	03 10 00 48 	movz	r3, r0, r4
     270:	42 14 00 30 	and	r2, r2, r5
     274:	04 00 00 19 	li	r4, 0
     278:	24 00 fe 1d 	lui	r4, 32640
     27c:	82 08 00 b6 	sltu	r2, r4, r2
     280:	c3 08 00 40 	movn	r3, r6, r2
     284:	21 14 00 30 	and	r1, r1, r5
     288:	81 04 00 b6 	sltu	r1, r4, r1
     28c:	c3 04 00 40 	movn	r3, r6, r1
     290:	01 0c 00 10 	add	r1, r0, r3
     294:	00 00 00 92 	ret

__unordsf2:
     298:	63 fc ff 19 	li	r3, 65535
     29c:	23 fc ff 1d 	lui	r3, 32767
     2a0:	21 0c 00 30 	and	r1, r1, r3
     2a4:	42 0c 00 30 	and	r2, r2, r3
     2a8:	03 00 00 19 	li	r3, 0
     2ac:	23 00 fe 1d 	lui	r3, 32640
     2b0:	62 08 00 b6 	sltu	r2, r3, r2
     2b4:	61 04 00 b6 	sltu	r1, r3, r1
     2b8:	21 08 00 32 	or	r1, r1, r2
     2bc:	00 00 00 92 	ret

ParallelSelection:
     2c0:	22 00 00 a8 	lp	r2, 1
     2c4:	03 00 00 a8 	lp	r3, 0
     2c8:	04 00 00 a0 	lid	r4, 0
     2cc:	05 00 00 a1 	wgoff	r5, 0
     2d0:	a4 10 00 10 	add	r4, r5, r4
     2d4:	05 00 00 11 	addi	r5, r0, 0
     2d8:	06 00 00 a2 	size	r6, 0
     2dc:	81 0c 00 74 	lw	r1, r3[r4]
     2e0:	07 14 00 10 	add	r7, r0, r5

LBB7_1:
     2e4:	a8 10 00 b2 	slt	r8, r5, r4
     2e8:	09 0c 00 74 	lw	r9, r3[r0]
     2ec:	2a 05 00 34 	xor	r10, r9, r1
     2f0:	4a 05 00 b7 	sltiu	r10, r10, 1
     2f4:	08 29 00 30 	and	r8, r8, r10
     2f8:	29 05 00 b2 	slt	r9, r9, r1
     2fc:	28 21 00 32 	or	r8, r9, r8
     300:	07 1d 00 10 	add	r7, r8, r7
     304:	63 10 00 11 	addi	r3, r3, 4
     308:	a5 04 00 11 	addi	r5, r5, 1
     30c:	a6 d4 ff 63 	bne	r6, r5, -11
     310:	e1 08 00 7c 	sw	r1, r2[r7]
     314:	00 00 00 92 	ret

ParallelSelection_half:
     318:	22 00 00 a8 	lp	r2, 1
     31c:	03 00 00 a8 	lp	r3, 0
     320:	04 00 00 a0 	lid	r4, 0
     324:	05 00 00 a1 	wgoff	r5, 0
     328:	a4 10 00 10 	add	r4, r5, r4
     32c:	81 04 00 21 	slli	r1, r4, 1
     330:	61 04 00 10 	add	r1, r3, r1
     334:	21 78 00 35 	xori	r1, r1, 30
     338:	26 0c 00 21 	slli	r6, r1, 3
     33c:	05 00 00 a2 	size	r5, 0
     340:	81 0c 00 72 	lh	r1, r3[r4]
     344:	26 18 00 20 	sll	r6, r1, r6
     348:	01 00 00 11 	addi	r1, r0, 0
     34c:	c6 40 00 2d 	srai	r6, r6, 16
     350:	67 fc ff 19 	li	r7, 65535
     354:	07 00 00 1d 	lui	r7, 0
     358:	c7 1c 00 30 	and	r7, r6, r7
     35c:	08 04 00 10 	add	r8, r0, r1

LBB8_1:
     360:	69 78 00 35 	xori	r9, r3, 30
     364:	29 0d 00 21 	slli	r9, r9, 3
     368:	0a 0c 00 74 	lw	r10, r3[r0]
     36c:	49 25 00 20 	sll	r9, r10, r9
     370:	2a 41 00 29 	srli	r10, r9, 16
     374:	4a 1d 00 34 	xor	r10, r10, r7
     378:	4a 05 00 b7 	sltiu	r10, r10, 1
     37c:	2b 10 00 b2 	slt	r11, r1, r4
     380:	6a 29 00 30 	and	r10, r11, r10
     384:	29 41 00 2d 	srai	r9, r9, 16
     388:	29 19 00 b2 	slt	r9, r9, r6
     38c:	29 29 00 32 	or	r9, r9, r10
     390:	28 21 00 10 	add	r8, r9, r8
     394:	63 08 00 11 	addi	r3, r3, 2
     398:	21 04 00 11 	addi	r1, r1, 1
     39c:	25 c0 ff 63 	bne	r5, r1, -16
     3a0:	06 09 00 7a 	sh	r6, r2[r8]
     3a4:	00 00 00 92 	ret

ParallelSelection_half_improved:
     3a8:	22 00 00 a8 	lp	r2, 1
     3ac:	03 00 00 a8 	lp	r3, 0
     3b0:	04 00 00 a0 	lid	r4, 0
     3b4:	05 00 00 a1 	wgoff	r5, 0
     3b8:	a4 10 00 10 	add	r4, r5, r4
     3bc:	81 04 00 21 	slli	r1, r4, 1
     3c0:	61 04 00 10 	add	r1, r3, r1
     3c4:	21 78 00 35 	xori	r1, r1, 30
     3c8:	26 0c 00 21 	slli	r6, r1, 3
     3cc:	05 00 00 a2 	size	r5, 0
     3d0:	81 0c 00 72 	lh	r1, r3[r4]
     3d4:	26 18 00 20 	sll	r6, r1, r6
     3d8:	01 00 00 11 	addi	r1, r0, 0
     3dc:	c6 40 00 2d 	srai	r6, r6, 16
     3e0:	67 fc ff 19 	li	r7, 65535
     3e4:	07 00 00 1d 	lui	r7, 0
     3e8:	c8 1c 00 30 	and	r8, r6, r7
     3ec:	09 04 00 10 	add	r9, r0, r1

LBB9_1:
     3f0:	2a 0c 00 72 	lh	r10, r3[r1]
     3f4:	4b 41 00 29 	srli	r11, r10, 16
     3f8:	6b 21 00 34 	xor	r11, r11, r8
     3fc:	6b 05 00 b7 	sltiu	r11, r11, 1
     400:	2c 04 00 11 	addi	r12, r1, 1
     404:	8c 11 00 b2 	slt	r12, r12, r4
     408:	8b 2d 00 30 	and	r11, r12, r11
     40c:	4c 1d 00 30 	and	r12, r10, r7
     410:	4a 41 00 2d 	srai	r10, r10, 16
     414:	4a 19 00 b2 	slt	r10, r10, r6
     418:	4a 2d 00 32 	or	r10, r10, r11
     41c:	8b 21 00 34 	xor	r11, r12, r8
     420:	6b 05 00 b7 	sltiu	r11, r11, 1
     424:	2d 10 00 b2 	slt	r13, r1, r4
     428:	ab 2d 00 30 	and	r11, r13, r11
     42c:	8c 41 00 21 	slli	r12, r12, 16
     430:	8c 41 00 2d 	srai	r12, r12, 16
     434:	8c 19 00 b2 	slt	r12, r12, r6
     438:	8b 2d 00 32 	or	r11, r12, r11
     43c:	69 25 00 10 	add	r9, r11, r9
     440:	29 29 00 10 	add	r9, r9, r10
     444:	21 08 00 11 	addi	r1, r1, 2
     448:	a1 a4 ff 63 	bne	r1, r5, -23
     44c:	26 09 00 7a 	sh	r6, r2[r9]
     450:	00 00 00 92 	ret

ParallelSelection_byte_improved:
     454:	22 00 00 a8 	lp	r2, 1
     458:	03 00 00 a8 	lp	r3, 0
     45c:	04 00 00 a0 	lid	r4, 0
     460:	05 00 00 a1 	wgoff	r5, 0
     464:	a4 10 00 10 	add	r4, r5, r4
     468:	61 10 00 10 	add	r1, r3, r4
     46c:	21 7c 00 35 	xori	r1, r1, 31
     470:	26 0c 00 21 	slli	r6, r1, 3
     474:	05 00 00 a2 	size	r5, 0
     478:	81 0c 00 71 	lb	r1, r3[r4]
     47c:	26 18 00 20 	sll	r6, r1, r6
     480:	01 00 00 11 	addi	r1, r0, 0
     484:	c6 60 00 29 	srli	r6, r6, 24
     488:	07 04 00 10 	add	r7, r0, r1

LBB10_1:
     48c:	28 04 00 11 	addi	r8, r1, 1
     490:	08 11 00 b6 	sltu	r8, r8, r4
     494:	29 0c 00 71 	lb	r9, r3[r1]
     498:	2a 41 00 21 	slli	r10, r9, 16
     49c:	4a 61 00 29 	srli	r10, r10, 24
     4a0:	4b 19 00 34 	xor	r11, r10, r6
     4a4:	6b 05 00 b7 	sltiu	r11, r11, 1
     4a8:	08 2d 00 30 	and	r8, r8, r11
     4ac:	4a 19 00 b6 	sltu	r10, r10, r6
     4b0:	48 21 00 32 	or	r8, r10, r8
     4b4:	2a fd 03 31 	andi	r10, r9, 255
     4b8:	4b 19 00 34 	xor	r11, r10, r6
     4bc:	6b 05 00 b7 	sltiu	r11, r11, 1
     4c0:	2c 10 00 b6 	sltu	r12, r1, r4
     4c4:	8b 2d 00 30 	and	r11, r12, r11
     4c8:	4a 19 00 b6 	sltu	r10, r10, r6
     4cc:	4a 2d 00 32 	or	r10, r10, r11
     4d0:	47 1d 00 10 	add	r7, r10, r7
     4d4:	e7 20 00 10 	add	r7, r7, r8
     4d8:	28 08 00 11 	addi	r8, r1, 2
     4dc:	08 11 00 b6 	sltu	r8, r8, r4
     4e0:	2a 21 00 21 	slli	r10, r9, 8
     4e4:	4a 61 00 29 	srli	r10, r10, 24
     4e8:	4b 19 00 34 	xor	r11, r10, r6
     4ec:	6b 05 00 b7 	sltiu	r11, r11, 1
     4f0:	08 2d 00 30 	and	r8, r8, r11
     4f4:	4a 19 00 b6 	sltu	r10, r10, r6
     4f8:	48 21 00 32 	or	r8, r10, r8
     4fc:	2a 0c 00 11 	addi	r10, r1, 3
     500:	4a 11 00 b6 	sltu	r10, r10, r4
     504:	e7 20 00 10 	add	r7, r7, r8
     508:	28 61 00 29 	srli	r8, r9, 24
     50c:	09 19 00 34 	xor	r9, r8, r6
     510:	29 05 00 b7 	sltiu	r9, r9, 1
     514:	49 25 00 30 	and	r9, r10, r9
     518:	08 19 00 b6 	sltu	r8, r8, r6
     51c:	08 25 00 32 	or	r8, r8, r9
     520:	e7 20 00 10 	add	r7, r7, r8
     524:	21 10 00 11 	addi	r1, r1, 4
     528:	a1 60 ff 63 	bne	r1, r5, -40
     52c:	e6 08 00 79 	sb	r6, r2[r7]
     530:	00 00 00 92 	ret

ParallelSelection_byte:
     534:	22 00 00 a8 	lp	r2, 1
     538:	03 00 00 a8 	lp	r3, 0
     53c:	04 00 00 a0 	lid	r4, 0
     540:	05 00 00 a1 	wgoff	r5, 0
     544:	a4 10 00 10 	add	r4, r5, r4
     548:	61 10 00 10 	add	r1, r3, r4
     54c:	21 7c 00 35 	xori	r1, r1, 31
     550:	26 0c 00 21 	slli	r6, r1, 3
     554:	05 00 00 a2 	size	r5, 0
     558:	81 0c 00 71 	lb	r1, r3[r4]
     55c:	26 18 00 20 	sll	r6, r1, r6
     560:	01 00 00 11 	addi	r1, r0, 0
     564:	c6 60 00 29 	srli	r6, r6, 24
     568:	07 04 00 10 	add	r7, r0, r1

LBB11_1:
     56c:	28 0c 00 71 	lb	r8, r3[r1]
     570:	69 04 00 10 	add	r9, r3, r1
     574:	29 7d 00 35 	xori	r9, r9, 31
     578:	29 0d 00 21 	slli	r9, r9, 3
     57c:	08 25 00 20 	sll	r8, r8, r9
     580:	08 61 00 29 	srli	r8, r8, 24
     584:	09 19 00 b6 	sltu	r9, r8, r6
     588:	08 19 00 34 	xor	r8, r8, r6
     58c:	08 05 00 b7 	sltiu	r8, r8, 1
     590:	2a 10 00 b6 	sltu	r10, r1, r4
     594:	48 21 00 30 	and	r8, r10, r8
     598:	28 21 00 32 	or	r8, r9, r8
     59c:	07 1d 00 10 	add	r7, r8, r7
     5a0:	21 04 00 11 	addi	r1, r1, 1
     5a4:	25 c4 ff 63 	bne	r5, r1, -15
     5a8:	e6 08 00 79 	sb	r6, r2[r7]
     5ac:	00 00 00 92 	ret

ParallelSelection_float:
     5b0:	2b 00 00 a8 	lp	r11, 1
     5b4:	0c 00 00 a8 	lp	r12, 0
     5b8:	02 00 00 a0 	lid	r2, 0
     5bc:	03 00 00 a1 	wgoff	r3, 0
     5c0:	6d 08 00 10 	add	r13, r3, r2
     5c4:	0e 00 00 11 	addi	r14, r0, 0
     5c8:	0f 00 00 a2 	size	r15, 0
     5cc:	a9 31 00 74 	lw	r9, r12[r13]
     5d0:	10 38 00 10 	add	r16, r0, r14

LBB12_1:
     5d4:	0a 30 00 74 	lw	r10, r12[r0]
     5d8:	01 28 00 10 	add	r1, r0, r10
     5dc:	02 24 00 10 	add	r2, r0, r9
     5e0:	00 20 fa 64 	jsub	-376
     5e4:	21 00 00 34 	xor	r1, r1, r0
     5e8:	c2 35 00 b2 	slt	r2, r14, r13
     5ec:	21 04 00 b7 	sltiu	r1, r1, 1
     5f0:	51 04 00 30 	and	r17, r2, r1
     5f4:	01 28 00 10 	add	r1, r0, r10
     5f8:	02 24 00 10 	add	r2, r0, r9
     5fc:	00 54 fb 64 	jsub	-299
     600:	21 00 00 b3 	slti	r1, r1, 0
     604:	21 44 00 32 	or	r1, r1, r17
     608:	30 40 00 10 	add	r16, r1, r16
     60c:	8c 11 00 11 	addi	r12, r12, 4
     610:	ce 05 00 11 	addi	r14, r14, 1
     614:	cf bd ff 63 	bne	r15, r14, -17
     618:	09 2e 00 7c 	sw	r9, r11[r16]
     61c:	00 00 00 92 	ret
