Objective:
Model and simulate an open-loop DCâ€“DC buck converter and study its steady-state behaviour.

Method:
A buck converter was modelled in MATLAB/Simulink using Simscape Electrical. The PWM duty cycle was set in open loop to step down the input voltage.

Results:
  â€¢ Output voltage close to theoretical:  ğ‘‰ğ‘œğ‘¢ğ‘¡ = ğ·â‹…ğ‘‰ğ‘–ğ‘›
  â€¢ Inductor current and capacitor voltage waveforms obtained
  â€¢ Inductor current ripple and output voltage ripple measured in the steady state

Tools:
MATLAB, Simulink, Simscape Electrical
