<!doctype html><html lang=zh><meta charset=utf-8>
<meta name=viewport content="width=device-width">
<title>Verilog HDL基础语法（上） | 惒泊の部落格</title>
<meta name=generator content="Hugo Eureka 0.8.3">
<link rel=stylesheet href=/css/eureka.min.css>
<script defer src=/js/eureka.min.js></script>
<link rel=preconnect href=https://fonts.gstatic.com crossorigin>
<link rel=preload href="https://fonts.googleapis.com/css2?family=Lora:wght@400;600;700&family=Noto+Serif+SC:wght@400;600;700&display=swap" as=style onload="this.onload=null,this.rel='stylesheet'">
<link rel=stylesheet href=https://cdn.jsdelivr.net/gh/highlightjs/cdn-release@10.1.0/build/styles/solarized-light.min.css media=print onload="this.media='all',this.onload=null" crossorigin>
<script defer src=https://cdn.jsdelivr.net/gh/highlightjs/cdn-release@10.1.0/build/highlight.min.js crossorigin></script>
<script defer src=https://cdn.jsdelivr.net/gh/highlightjs/cdn-release@10.1.0/build/languages/dart.min.js crossorigin></script>
<script defer src=https://cdn.jsdelivr.net/gh/highlightjs/cdn-release@10.1.0/build/languages/javascript.min.js crossorigin></script>
<script defer src=https://cdn.jsdelivr.net/gh/highlightjs/cdn-release@10.1.0/build/languages/typescript.min.js crossorigin></script>
<script defer src=https://cdn.jsdelivr.net/gh/highlightjs/cdn-release@10.1.0/build/languages/matlab.min.js crossorigin></script>
<script defer src=https://cdn.jsdelivr.net/gh/highlightjs/cdn-release@10.1.0/build/languages/go.min.js crossorigin></script>
<script defer src=https://cdn.jsdelivr.net/gh/highlightjs/cdn-release@10.1.0/build/languages/verilog.min.js crossorigin></script>
<script defer src=https://cdn.jsdelivr.net/gh/highlightjs/cdn-release@10.1.0/build/languages/shell.min.js crossorigin></script>
<script defer src=https://cdn.jsdelivr.net/gh/highlightjs/cdn-release@10.1.0/build/languages/bash.min.js crossorigin></script>
<script defer src=https://cdn.jsdelivr.net/gh/highlightjs/cdn-release@10.1.0/build/languages/latex.min.js crossorigin></script>
<script defer src=https://cdn.jsdelivr.net/gh/highlightjs/cdn-release@10.1.0/build/languages/markdown.min.js crossorigin></script>
<script defer src=https://cdn.jsdelivr.net/gh/highlightjs/cdn-release@10.1.0/build/languages/ebnf.min.js crossorigin></script>
<script defer src=https://cdn.jsdelivr.net/npm/@fortawesome/fontawesome-free@5.14.0/js/all.min.js integrity="sha256-uNYoXefWRqv+PsIF/OflNmwtKM4lStn9yrz2gVl6ymo=" crossorigin></script>
<link rel=stylesheet href=https://cdn.jsdelivr.net/npm/katex@0.12.0/dist/katex.min.css integrity=sha384-AfEj0r4/OFrOo5t7NnNe46zW/tFgW6x/bCJG8FqQCEo3+Aro6EYUG4+cU+KJWu/X media=print onload="this.media='all',this.onload=null" crossorigin>
<script defer src=https://cdn.jsdelivr.net/npm/katex@0.12.0/dist/katex.min.js integrity=sha384-g7c+Jr9ZivxKLnZTDUhnkOnsh30B4H0rpLUpJ4jAIKs4fnJI+sEnkvrMWph2EDg4 crossorigin></script>
<script defer src=https://cdn.jsdelivr.net/npm/katex@0.12.0/dist/contrib/auto-render.min.js integrity=sha384-mll67QQFJfxn0IYznZYonOWZ644AWYC+Pt2cHqMaRhXVrursRwvLnLaebdGIlYNa crossorigin></script>
<script>document.addEventListener("DOMContentLoaded",function(){renderMathInElement(document.body,{delimiters:[{left:"$$",right:"$$",display:!0},{left:"$",right:"$",display:!1},{left:"\\(",right:"\\)",display:!1},{left:"\\[",right:"\\]",display:!0}]})})</script>
<link rel=icon type=image/png sizes=32x32 href=/images/icon_hu64421c6c7700f606f0ad45d807017b09_5843_32x32_fill_box_center_3.png>
<link rel=apple-touch-icon sizes=180x180 href=/images/icon_hu64421c6c7700f606f0ad45d807017b09_5843_180x180_fill_box_center_3.png>
<meta name=description content="写在前面的 本博客是对于自己接触基于Verilog硬件开发学习的基础语法学习笔记！接触Verilog之">
<script type=application/ld+json>{"@context":"https://schema.org","@type":"BreadcrumbList","itemListElement":[{"@type":"ListItem","position":1,"name":"Posts","item":"/posts/"},{"@type":"ListItem","position":2,"name":"Verilog HDL基础语法（上）","item":"/posts/verilog-hdl%E5%9F%BA%E7%A1%80%E8%AF%AD%E6%B3%95%E4%B8%8A/"}]}</script>
<script type=application/ld+json>{"@context":"https://schema.org","@type":"Article","mainEntityOfPage":{"@type":"WebPage","@id":"/posts/verilog-hdl%E5%9F%BA%E7%A1%80%E8%AF%AD%E6%B3%95%E4%B8%8A/"},"headline":"Verilog HDL基础语法（上） | 惒泊の部落格","datePublished":"2019-07-18T10:42:34+00:00","dateModified":"2019-07-18T10:42:34+00:00","wordCount":2422,"publisher":{"@type":"Person","name":"惒泊(HerbertHe)","logo":{"@type":"ImageObject","url":"/images/icon.png"}},"description":"写在前面的 本博客是对于自己接触基于Verilog硬件开发学习的基础语法学习笔记！接触Verilog之"}</script><meta property="og:title" content="Verilog HDL基础语法（上） | 惒泊の部落格">
<meta property="og:type" content="article">
<meta property="og:image" content="/images/icon.png">
<meta property="og:url" content="/posts/verilog-hdl%E5%9F%BA%E7%A1%80%E8%AF%AD%E6%B3%95%E4%B8%8A/">
<meta property="og:description" content="写在前面的 本博客是对于自己接触基于Verilog硬件开发学习的基础语法学习笔记！接触Verilog之">
<meta property="og:locale" content="zh">
<meta property="og:site_name" content="惒泊の部落格">
<meta property="article:published_time" content="2019-07-18T10:42:34+00:00">
<meta property="article:modified_time" content="2019-07-18T10:42:34+00:00">
<meta property="article:section" content="posts">
<meta property="article:tag" content="Verilog">
<meta property="article:tag" content="HDL">
<meta property="article:tag" content="硬件开发">
<meta property="article:tag" content="数字电子技术">
<meta property="article:tag" content="FPGA">
<body class="flex flex-col min-h-screen">
<header class="fixed flex items-center w-full min-h-16 pl-scrollbar z-50 bg-secondary-bg shadow-sm">
<div class="w-full max-w-screen-xl mx-auto"><script>let storageColorScheme=localStorage.getItem("lightDarkMode");((storageColorScheme=='Auto'||storageColorScheme==null)&&window.matchMedia("(prefers-color-scheme: dark)").matches||storageColorScheme=="Dark")&&document.getElementsByTagName('html')[0].classList.add('dark')</script>
<nav class="flex items-center justify-between flex-wrap px-4 py-4 md:py-0">
<a href=/ class="mr-6 text-primary-text text-xl font-bold">惒泊の部落格</a>
<button id=navbar-btn class="md:hidden flex items-center px-3 py-2" aria-label="Open Navbar">
<i class="fas fa-bars"></i>
</button>
<div id=target class="hidden block md:flex md:flex-grow md:justify-between md:items-center w-full md:w-auto text-primary-text z-20">
<div class="md:flex md:h-16 text-sm md:flex-grow pb-4 md:pb-0 border-b md:border-b-0">
<a href=/posts/ class="block mt-4 md:inline-block md:mt-0 md:h-(16-4px) md:leading-(16-4px) box-border md:border-t-2 md:border-b-2 selected-menu-item mr-4">文章</a>
<a href=/categories/ class="block mt-4 md:inline-block md:mt-0 md:h-(16-4px) md:leading-(16-4px) box-border md:border-t-2 md:border-b-2 border-transparent mr-4">集合</a>
<a href=/tags/ class="block mt-4 md:inline-block md:mt-0 md:h-(16-4px) md:leading-(16-4px) box-border md:border-t-2 md:border-b-2 border-transparent mr-4">标签</a>
</div>
<div class=flex>
<div class="relative pt-4 md:pt-0">
<div class="cursor-pointer hover:text-eureka" id=lightDarkMode>
<i class="fas fa-adjust"></i>
</div>
<div class="fixed hidden inset-0 opacity-0 h-full w-full cursor-default z-30" id=is-open>
</div>
<div class="absolute flex flex-col left-0 md:left-auto right-auto md:right-0 hidden bg-secondary-bg w-48 rounded py-2 border border-tertiary-bg cursor-pointer z-40" id=lightDarkOptions>
<span class="px-4 py-1 hover:text-eureka" name=Light>浅色</span>
<span class="px-4 py-1 hover:text-eureka" name=Dark>深色</span>
<span class="px-4 py-1 hover:text-eureka" name=Auto>自动</span>
</div>
</div>
</div>
</div>
<div class="fixed hidden inset-0 opacity-0 h-full w-full cursor-default z-0" id=is-open-mobile>
</div>
</nav>
<script>let element=document.getElementById('lightDarkMode');storageColorScheme==null||storageColorScheme=='Auto'?document.addEventListener('DOMContentLoaded',()=>{window.matchMedia("(prefers-color-scheme: dark)").addEventListener('change',switchDarkMode)}):storageColorScheme=="Light"?(element.firstElementChild.classList.remove('fa-adjust'),element.firstElementChild.setAttribute("data-icon",'sun'),element.firstElementChild.classList.add('fa-sun')):storageColorScheme=="Dark"&&(element.firstElementChild.classList.remove('fa-adjust'),element.firstElementChild.setAttribute("data-icon",'moon'),element.firstElementChild.classList.add('fa-moon')),document.addEventListener('DOMContentLoaded',()=>{getcolorscheme(),switchBurger()})</script>
</div>
</header>
<main class="flex-grow pt-16">
<div class=pl-scrollbar>
<div class="w-full max-w-screen-xl lg:px-4 xl:px-8 mx-auto">
<div class="grid grid-cols-2 lg:grid-cols-8 gap-4 lg:pt-12">
<div class="col-span-2 lg:col-span-6 bg-secondary-bg rounded px-6 py-8">
<h1 class="font-bold text-3xl text-primary-text">Verilog HDL基础语法（上）</h1>
<div class="flex flex-wrap flex-row items-center mt-2 text-tertiary-text">
<div class="mr-6 my-2">
<i class="fas fa-calendar mr-1"></i>
<span>2019-07-18</span>
</div>
<div class="mr-6 my-2">
<i class="fas fa-clock mr-1"></i>
<span>5分钟阅读时长</span>
</div>
</div>
<div class=content>
<h2 id=写在前面的>写在前面的</h2>
<p>本博客是对于自己接触基于Verilog硬件开发学习的基础语法学习笔记！接触Verilog之前一定要有《数字电子技术》的基础！</p>
<p>Verilog HDL是一门硬件描述性语言，可以类似于软件开发一样去做硬件开发。符合“顶层设计”，与传统的搭电路是不一样的，学习过C之类的会更容易。</p>
<p>对于基础概念和简介在此跳过了！！<strong>Verilog大小写敏感！</strong></p>
<p>关于寄存器、锁存器、触发器可以参考 <a href=https://blog.csdn.net/hengzo/article/details/53164626>锁存器与寄存器的区别</a></p>
<h2 id=verilog的注释>Verilog的注释</h2>
<p>和C一样，<code>//</code> 为单行注释，<code>/* */</code>为多行注释</p>
<h2 id=module初探>module初探</h2>
<p>module模块由module和endmodule包裹</p>
<pre><code class=language-verilog>module &lt;模块名&gt;(&lt;端口列表&gt;)
&lt;端口说明&gt;
&lt;内部信号说明&gt;
&lt;功能定义&gt;
endmodule
</code></pre>
<ul>
<li>端口：相当于硬件的pin <strong>模块通过端口与外部通信</strong></li>
<li>端口说明：input和output（输入or输出）</li>
</ul>
<p><img src=/img/20170926191009923.png alt=输入输出></p>
<pre><code class=language-verilog>module block(a,b,c,d);
    // 端口说明
    input a,b;
    output c,d;

    // 不指明内部信号说明，默认为wire

    // 功能定义
    assign c=a | b;
    assign d=a &amp; b;
endmodule
</code></pre>
<h2 id=verilog基础>Verilog基础</h2>
<h3 id=术语>术语</h3>
<ol>
<li>空白符：空格、tabs、换行</li>
<li>标识符：对象的名字</li>
<li>关键字：比如module之类的</li>
<li>LSB：最低有效位</li>
<li>MSB：最高有效位</li>
</ol>
<h3 id=verilog的四值逻辑系统>Verilog的四值逻辑系统</h3>
<table>
<thead>
<tr>
<th style=text-align:center>逻辑值</th>
<th style=text-align:left>含义</th>
</tr>
</thead>
<tbody>
<tr>
<td style=text-align:center>0</td>
<td style=text-align:left>低位，逻辑假</td>
</tr>
<tr>
<td style=text-align:center>1</td>
<td style=text-align:left>高位，逻辑真</td>
</tr>
<tr>
<td style=text-align:center>x或X</td>
<td style=text-align:left>不定态</td>
</tr>
<tr>
<td style=text-align:center>z或Z</td>
<td style=text-align:left>高阻态</td>
</tr>
</tbody>
</table>
<h3 id=常量及其表示>常量及其表示</h3>
<p>常量分为整数型和实数型</p>
<ol>
<li>
<p>整数的大小可以定义也可不。表示为：</p>
<pre><code class=language-verilog>&lt;size&gt;'&lt;base&gt;&lt;value&gt;
</code></pre>
<ul>
<li>size：位数大小，由十进制数表示。<strong>缺省为32位</strong></li>
<li>base：数基，2(b),8(o),10(d),16(h)进制。<strong>缺省为10进制</strong></li>
<li>value：基内的有效数字</li>
</ul>
<blockquote>
<p>注意：规定了位数大小，如果值超过位数会舍掉超过的高位！</p>
</blockquote>
</li>
<li>
<p>实数常量可以用十进制数或科学计数法表示</p>
<table>
<thead>
<tr>
<th style=text-align:center>实例</th>
<th style=text-align:left>解释</th>
</tr>
</thead>
<tbody>
<tr>
<td style=text-align:center>12</td>
<td style=text-align:left>未规定大小的十进制数</td>
</tr>
<tr>
<td style=text-align:center>&lsquo;h83a</td>
<td style=text-align:left>未规定大小的十六进制数</td>
</tr>
<tr>
<td style=text-align:center>8&rsquo;b1100 0001</td>
<td style=text-align:left>八位二进制数</td>
</tr>
<tr>
<td style=text-align:center>16&rsquo;hff01</td>
<td style=text-align:left>十六位十六进制数</td>
</tr>
<tr>
<td style=text-align:center>32&rsquo;bz01x</td>
<td style=text-align:left>Z扩展至32位</td>
</tr>
<tr>
<td style=text-align:center>3&rsquo;b1010 1101</td>
<td style=text-align:left>3位数字，3&rsquo;b101</td>
</tr>
<tr>
<td style=text-align:center></td>
<td style=text-align:left></td>
</tr>
<tr>
<td style=text-align:center>6.3</td>
<td style=text-align:left>十进制数</td>
</tr>
<tr>
<td style=text-align:center>32e-4</td>
<td style=text-align:left>0.0032的科学计数法表示</td>
</tr>
<tr>
<td style=text-align:center>4.1E3</td>
<td style=text-align:left>4100的科学计数法表示</td>
</tr>
</tbody>
</table>
</li>
<li>
<p>注意的一些点</p>
<p>整数：</p>
<ul>
<li>size缺省即32位</li>
<li>数基缺省即10进制</li>
<li>数基和数字中字母无大小写之分</li>
<li>value大于指定大小时，截去高位2&rsquo;b1101 => 2&rsquo;b01</li>
</ul>
<p>实数：</p>
<ul>
<li>可以用十进制或者科学计数法表示</li>
<li>表示方法，略，见上面表格的例子</li>
</ul>
</li>
</ol>
<h3 id=字符串仅用在测试中>字符串（仅用在测试中）</h3>
<p>大多用于显示信息的命令中，由一对双引号包裹！</p>
<ul>
<li>不能跨行</li>
<li>可以使用格式符，比如：%b</li>
<li>可以使用转义符，比如：\t</li>
</ul>
<h3 id=标识符>标识符</h3>
<ul>
<li>对象名字</li>
<li>必须以( a-z, A-Z )或( _ )开头，后面可以是字母、数字、( $ )或( _ )</li>
<li>最长1023个字符</li>
<li>区分大小写</li>
</ul>
<blockquote>
<p><strong>所有的Verilog的关键字都是小写字母！</strong></p>
</blockquote>
<h3 id=数据类型>数据类型</h3>
<ol>
<li>
<p>线网类型（net type）：表示Verilog结构化元件间的物理连线。缺省为z。</p>
<p>需要被持续驱动，门或者模块都可以！net驱动器值变化时，新值被传送到net上。</p>
<table>
<thead>
<tr>
<th style=text-align:center>net类型</th>
<th style=text-align:left>功能</th>
</tr>
</thead>
<tbody>
<tr>
<td style=text-align:center>wire, tri</td>
<td style=text-align:left>标准内部连接线（缺省）</td>
</tr>
<tr>
<td style=text-align:center>supply1, supply0</td>
<td style=text-align:left>电源和地</td>
</tr>
<tr>
<td style=text-align:center>wor, trior</td>
<td style=text-align:left>多驱动源线或</td>
</tr>
<tr>
<td style=text-align:center>wand, triand</td>
<td style=text-align:left>多驱动源线与</td>
</tr>
<tr>
<td style=text-align:center>trireg</td>
<td style=text-align:left>能保存电荷的net</td>
</tr>
<tr>
<td style=text-align:center>tri1, tri0</td>
<td style=text-align:left>无驱动时上拉/下拉</td>
</tr>
</tbody>
</table>
<blockquote>
<p>可综合的线网数据类型：<strong>wire</strong>、wor、wand、tri、supply1、supply0。缺省默认为1位wire！！！</p>
</blockquote>
<p>使用语法：</p>
<pre><code class=language-verilog>&lt;net类型&gt; [msb:lsb] net1, net2, ..., netN
</code></pre>
</li>
<li>
<p>寄存器类型（register type）：表示一个抽象的数据存储单元，只能在always和initial等过程语句中被赋值，并且它的值从一个赋值到另一个赋值被保存下来。缺省为x。</p>
<table>
<thead>
<tr>
<th style=text-align:center>寄存器类型</th>
<th style=text-align:left>功能</th>
</tr>
</thead>
<tbody>
<tr>
<td style=text-align:center>reg</td>
<td style=text-align:left>最常用，无符号型</td>
</tr>
<tr>
<td style=text-align:center>integer</td>
<td style=text-align:left>32位有符号整型，算术操作产生二进制补码形式。通常不用于由硬件实现的数据处理</td>
</tr>
<tr>
<td style=text-align:center>real</td>
<td style=text-align:left>双精度的带符号的浮点变量，用法上同</td>
</tr>
<tr>
<td style=text-align:center>time</td>
<td style=text-align:left>64位无符号整数变量，用于<strong>仿真时间</strong>保存与处理</td>
</tr>
<tr>
<td style=text-align:center>realtime</td>
<td style=text-align:left>上同，但可以<strong>用于实数仿真时间</strong>保存与处理</td>
</tr>
</tbody>
</table>
<p>reg使用语法：</p>
<pre><code class=language-verilog>reg [msb:lsb] reg1, reg2, ..., regN              // [msb:lsb]缺省即1位
</code></pre>
<p>integer使用语法：</p>
<pre><code class=language-verilog>integer A, B, C;
</code></pre>
</li>
<li>
<p>参数</p>
<p>参数是一个常量，<strong>建议常量使用大写字母，变量使用小写字母</strong></p>
<p>定义语法：</p>
<pre><code class=language-verilog>parameter &lt;list_of_assignment&gt;;          // 多个使用逗号隔开

examples:
parameter WIDTH = 8'h20;

parameter WORD_WIDTH = 8;
wire[WORD_WIDTH:0] int1;

parameter WORD_WIDTH = 32, ADDR_WIDTH = 8;
</code></pre>
<blockquote>
<p>参数的定义是 <strong>局部的</strong>，只在 <strong>当前模块</strong> 有效。和 `define有区别 ！</p>
</blockquote>
</li>
<li>
<p>位选择</p>
<p>位选择从向量中抽取特定的位，整数不能作为位向量访问。</p>
</li>
<li>
<p>常见信号类型</p>
<ul>
<li>寄存器类型：reg（在always等过程快中被赋值的信号，往往代表触发器，但是不一定）<strong>时序逻辑电路中常常被综合为D触发器，纯组合逻辑电路中被组合为连线</strong></li>
<li>连线类型：wire：用assign关键字给指定连续/持续赋值所描述的组合逻辑信号或者连线。</li>
</ul>
</li>
</ol>
<p>Verilog中reg与wire不同点举例 <a href=https://max.book118.com/html/2017/0523/108520648.shtm>参考PPT</a></p>
<p><img src=/img/20190718230151.png alt=图片></p>
<pre><code class=language-verilog>// 用寄存器类型变量生成组合逻辑
module rw1(a, b, out1, out2);
    input a, b;
    output out1, out2;
    reg out1;
    wire out2;

    assign out2 = a;
    always @(b) out1 = ~b;
endmodule
</code></pre>
<p><img src=/img/20190718230334.png alt=图片></p>
<pre><code class=language-verilog>// 用寄存器生成触发器
module rw2(clk, d, out1, out2);
    input clk, b;
    output out1, out2;
    reg out1;
    wire out2;

    assign out2 = d &amp; ~out1;
    always @(posedge clk)
        out1 &lt;= d;
endmodule
</code></pre>
<h3 id=verilog的运算符>Verilog的运算符</h3>
<p>不面向纯的编程小白，在此就不细解释了，和其他语言大都一样。</p>
<table>
<thead>
<tr>
<th style=text-align:center>算术及逻辑运算符</th>
<th style=text-align:left>功能</th>
</tr>
</thead>
<tbody>
<tr>
<td style=text-align:center>+</td>
<td style=text-align:left>加</td>
</tr>
<tr>
<td style=text-align:center>-</td>
<td style=text-align:left>减</td>
</tr>
<tr>
<td style=text-align:center>*</td>
<td style=text-align:left>乘</td>
</tr>
<tr>
<td style=text-align:center>/</td>
<td style=text-align:left>整除</td>
</tr>
<tr>
<td style=text-align:center>%</td>
<td style=text-align:left>取模</td>
</tr>
<tr>
<td style=text-align:center>&&</td>
<td style=text-align:left>逻辑与</td>
</tr>
<tr>
<td style=text-align:center>丨丨</td>
<td style=text-align:left>逻辑或</td>
</tr>
<tr>
<td style=text-align:center>!</td>
<td style=text-align:left>逻辑非</td>
</tr>
</tbody>
</table>
<p>注意：</p>
<ol>
<li>将负数赋值给reg或其他无符号变量，使用2的补码算术</li>
<li>如果一位操作数是x或z，则结果为x</li>
<li>模运算使用第一个操作数的符号</li>
<li>integer和reg算术有差异，一个有符号，一个没有</li>
</ol>
<table>
<thead>
<tr>
<th style=text-align:center>按位操作运算符</th>
<th style=text-align:left>功能</th>
</tr>
</thead>
<tbody>
<tr>
<td style=text-align:center>~</td>
<td style=text-align:left>一元非</td>
</tr>
<tr>
<td style=text-align:center>&</td>
<td style=text-align:left>二元与</td>
</tr>
<tr>
<td style=text-align:center>丨</td>
<td style=text-align:left>二元或</td>
</tr>
<tr>
<td style=text-align:center>^</td>
<td style=text-align:left>二元异或</td>
</tr>
<tr>
<td style=text-align:center>~^, ^~</td>
<td style=text-align:left>二元异或非</td>
</tr>
</tbody>
</table>
<table>
<thead>
<tr>
<th style=text-align:center>关系运算符</th>
<th style=text-align:left>功能</th>
</tr>
</thead>
<tbody>
<tr>
<td style=text-align:center>></td>
<td style=text-align:left>大于</td>
</tr>
<tr>
<td style=text-align:center>&lt;</td>
<td style=text-align:left>小于</td>
</tr>
<tr>
<td style=text-align:center>>=</td>
<td style=text-align:left>不小于</td>
</tr>
<tr>
<td style=text-align:center>&lt;=</td>
<td style=text-align:left>不大于</td>
</tr>
</tbody>
</table>
<table>
<thead>
<tr>
<th style=text-align:center>相等操作符</th>
<th style=text-align:left>功能</th>
</tr>
</thead>
<tbody>
<tr>
<td style=text-align:center>==</td>
<td style=text-align:left>逻辑等</td>
</tr>
<tr>
<td style=text-align:center>!=</td>
<td style=text-align:left>逻辑不等</td>
</tr>
<tr>
<td style=text-align:center>===</td>
<td style=text-align:left>相同（case等）</td>
</tr>
<tr>
<td style=text-align:center>!==</td>
<td style=text-align:left>不相同（case不等）</td>
</tr>
</tbody>
</table>
<p>注意：</p>
<ul>
<li>对于有值不确定的位，确定的位相等，结果为x</li>
<li>===左右值（包含x,z）相同为一，不可被综合！</li>
</ul>
<h4 id=条件操作符>条件操作符</h4>
<pre><code class=language-verilog>&lt;LHS&gt;=&lt;condition&gt;?&lt;true_expression&gt;:&lt;false_expression&gt;;
</code></pre>
<p>与其他语言一样，缺少参数会出现错误！</p>
<table>
<thead>
<tr>
<th style=text-align:center>移位操作符</th>
<th style=text-align:left>功能</th>
</tr>
</thead>
<tbody>
<tr>
<td style=text-align:center>&#171;</td>
<td style=text-align:left>左移</td>
</tr>
<tr>
<td style=text-align:center>&#187;</td>
<td style=text-align:left>右移</td>
</tr>
</tbody>
</table>
<p>第二位操作数为无符号数！</p>
<h4 id=连接操作>连接操作</h4>
<p>将小表达式合并成大表达式！</p>
<pre><code class=language-verilog>{expr1, expr2, expr3, ..., exprN}

// 实例
wire [9:0] d;
wire [9:0] a;
assign d[9:5] = {a[0], a[1], a[2], a[3], a[4]};  // 以反转的顺序把a的低五位赋值给d的高五位

assign d = {d[4:0], d[9:5]};  // 高五位与低五位交换
</code></pre>
<p>！！不允许连接非定长常数！！</p>
<pre><code class=language-verilog>reg [16:0] a;
reg [31:0] d;
...
d = {a,5};           // 不允许连接非定长常数
d = {a, 16'h0005}    // 左边32位，右边33位，位宽不匹配，一样会报错
</code></pre>
<h4 id=复制操作>复制操作</h4>
<pre><code class=language-verilog>{repetition_number{expr1, expr2, ..., exprN}}
</code></pre>
<p>复制指定重复次数来执行操作</p>
<pre><code class=language-verilog>// 实例
wire [7:0] d;
wire [11:0] a;
...
assign d = {2{4'b1011}};          // d =&gt; 8'b1011 1011

/* 符号扩展 */
{3{1'b1}}   // 结果为3'b111
{3{Ack}}    // 和{Ack, Ack, Ack}相同
</code></pre>
</div>
<div class=my-4>
<a href=/tags/verilog/ class="inline-block bg-tertiary-bg text-sm rounded px-3 py-1 my-1 mr-2 hover:text-eureka">#Verilog</a>
<a href=/tags/hdl/ class="inline-block bg-tertiary-bg text-sm rounded px-3 py-1 my-1 mr-2 hover:text-eureka">#HDL</a>
<a href=/tags/%E7%A1%AC%E4%BB%B6%E5%BC%80%E5%8F%91/ class="inline-block bg-tertiary-bg text-sm rounded px-3 py-1 my-1 mr-2 hover:text-eureka">#硬件开发</a>
<a href=/tags/%E6%95%B0%E5%AD%97%E7%94%B5%E5%AD%90%E6%8A%80%E6%9C%AF/ class="inline-block bg-tertiary-bg text-sm rounded px-3 py-1 my-1 mr-2 hover:text-eureka">#数字电子技术</a>
<a href=/tags/fpga/ class="inline-block bg-tertiary-bg text-sm rounded px-3 py-1 my-1 mr-2 hover:text-eureka">#FPGA</a>
</div>
<div class="flex flex-col md:flex-row md:justify-between -mx-2 mt-4 px-2 pt-4 border-t">
<div>
<span class="block font-bold">上一页</span>
<a href=/posts/verilog-hdl%E5%9F%BA%E7%A1%80%E8%AF%AD%E6%B3%95%E4%B8%8B/ class=block>Verilog-HDL基础语法（下）</a>
</div>
<div class="md:text-right mt-4 md:mt-0">
<span class="block font-bold">下一页</span>
<a href=/posts/numpy%E7%9A%84%E4%B8%80%E4%BA%9B%E7%82%B9/ class=block>NumPy的一些点</a>
</div>
</div>
</div>
<div class=col-span-2>
<div class="sticky top-16 z-10 hidden lg:block px-6 py-4 bg-primary-bg">
<span class="text-lg font-semibold">本页内容</span>
</div>
<div class="sticky-toc hidden lg:block px-6 pb-6">
<nav id=TableOfContents>
<ul>
<li><a href=#写在前面的>写在前面的</a></li>
<li><a href=#verilog的注释>Verilog的注释</a></li>
<li><a href=#module初探>module初探</a></li>
<li><a href=#verilog基础>Verilog基础</a>
<ul>
<li><a href=#术语>术语</a></li>
<li><a href=#verilog的四值逻辑系统>Verilog的四值逻辑系统</a></li>
<li><a href=#常量及其表示>常量及其表示</a></li>
<li><a href=#字符串仅用在测试中>字符串（仅用在测试中）</a></li>
<li><a href=#标识符>标识符</a></li>
<li><a href=#数据类型>数据类型</a></li>
<li><a href=#verilog的运算符>Verilog的运算符</a>
<ul>
<li><a href=#条件操作符>条件操作符</a></li>
<li><a href=#连接操作>连接操作</a></li>
<li><a href=#复制操作>复制操作</a></li>
</ul>
</li>
</ul>
</li>
</ul>
</nav>
</div>
<script>window.addEventListener('DOMContentLoaded',()=>{enableStickyToc()})</script>
</div>
</div>
<script>document.addEventListener('DOMContentLoaded',()=>{hljs.initHighlightingOnLoad()})</script>
</div>
</div>
</main>
<footer class=pl-scrollbar>
<div class="w-full max-w-screen-xl mx-auto"><div class="text-center p-6 pin-b">
<p class="text-sm text-tertiary-text">Copyright &copy; 2018 ~ 2021 <a href=https://goer.icu>惒泊の部落格</a> All Rights Reserved!
&#183; Powered by the <a href=https://github.com/wangchucheng/hugo-eureka class=hover:text-eureka>Eureka</a> theme for <a href=https://gohugo.io class=hover:text-eureka>Hugo</a></p>
</div></div>
</footer>
</body>
</html>