Initialize SIGNATURE TABLE
ST_SET: 1
ST_WAY: 256
ST_TAG_BIT: 16
ST_TAG_MASK: ffff

Initialize PATTERN TABLE
PT_SET: 512
PT_WAY: 4
SIG_DELTA_BIT: 7
C_SIG_BIT: 4
C_DELTA_BIT: 4

Initialize PREFETCH FILTER
FILTER_SET: 1024

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 50000000
Simulation Instructions: 50000000
Number of CPUs: 1
LLC sets: 2048
LLC ways: 16
Off-chip DRAM Size: 4096 MB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

CPU 0 runs /home/sankara2004/240C/hw1/ChampSim_2/ChampSim/ipc1_public/server_025.champsimtrace.xz
LHT KB: 252.50
SCC KB: 1.56
Total KB: 254.06
CPU 0 L1D next line prefetcher
Heartbeat CPU 0 instructions: 10000003 cycles: 3529008 heartbeat IPC: 2.83366 cumulative IPC: 2.83366 (Simulation time: 0 hr 5 min 58 sec) 
Heartbeat CPU 0 instructions: 20000000 cycles: 7065281 heartbeat IPC: 2.82784 cumulative IPC: 2.83074 (Simulation time: 0 hr 11 min 45 sec) 
Heartbeat CPU 0 instructions: 30000001 cycles: 10593169 heartbeat IPC: 2.83456 cumulative IPC: 2.83201 (Simulation time: 0 hr 17 min 32 sec) 
Heartbeat CPU 0 instructions: 40000003 cycles: 14126777 heartbeat IPC: 2.82997 cumulative IPC: 2.8315 (Simulation time: 0 hr 23 min 18 sec) 
Heartbeat CPU 0 instructions: 50000001 cycles: 17658466 heartbeat IPC: 2.83151 cumulative IPC: 2.8315 (Simulation time: 0 hr 29 min 4 sec) 

Warmup complete CPU 0 instructions: 50000001 cycles: 17658466 (Simulation time: 0 hr 29 min 4 sec) 

Heartbeat CPU 0 instructions: 60000002 cycles: 24564320 heartbeat IPC: 1.44805 cumulative IPC: 1.44805 (Simulation time: 0 hr 36 min 39 sec) 
Heartbeat CPU 0 instructions: 70000000 cycles: 31569865 heartbeat IPC: 1.42744 cumulative IPC: 1.43767 (Simulation time: 0 hr 44 min 21 sec) 
Heartbeat CPU 0 instructions: 80000002 cycles: 38500991 heartbeat IPC: 1.44277 cumulative IPC: 1.43937 (Simulation time: 0 hr 52 min 11 sec) 
Heartbeat CPU 0 instructions: 90000001 cycles: 45062163 heartbeat IPC: 1.52412 cumulative IPC: 1.45966 (Simulation time: 0 hr 59 min 46 sec) 
Heartbeat CPU 0 instructions: 100000003 cycles: 51330593 heartbeat IPC: 1.5953 cumulative IPC: 1.48491 (Simulation time: 1 hr 7 min 2 sec) 
Finished CPU 0 instructions: 50000002 cycles: 33672127 cumulative IPC: 1.48491 (Simulation time: 1 hr 7 min 2 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 1.48491 instructions: 50000002 cycles: 33672127
L1D TOTAL     ACCESS:   20088032  HIT:   18662531  MISS:    1425501
L1D LOAD      ACCESS:    7009542  HIT:    6390812  MISS:     618730
L1D RFO       ACCESS:    6380710  HIT:    6132615  MISS:     248095
L1D PREFETCH  ACCESS:    6697780  HIT:    6139104  MISS:     558676
L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1D PREFETCH  REQUESTED:    7049724  ISSUED:    6876490  USEFUL:     131276  USELESS:     427395
L1D AVERAGE MISS LATENCY: 23.4627 cycles
L1I TOTAL     ACCESS:   23849478  HIT:   19178289  MISS:    4671189
L1I LOAD      ACCESS:    9401508  HIT:    8960596  MISS:     440912
L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  ACCESS:   14447970  HIT:   10217693  MISS:    4230277
L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  REQUESTED:   16739092  ISSUED:   16739092  USEFUL:    2175426  USELESS:    2054824
L1I AVERAGE MISS LATENCY: 15.5421 cycles
L2C TOTAL     ACCESS:    8245110  HIT:    7570904  MISS:     674206
L2C LOAD      ACCESS:     672650  HIT:     555689  MISS:     116961
L2C RFO       ACCESS:     246617  HIT:     173759  MISS:      72858
L2C PREFETCH  ACCESS:    6829124  HIT:    6353230  MISS:     475894
L2C WRITEBACK ACCESS:     496719  HIT:     488226  MISS:       8493
L2C PREFETCH  REQUESTED:    4566510  ISSUED:    4559002  USEFUL:      14296  USELESS:     460702
L2C AVERAGE MISS LATENCY: 37.081 cycles
LLC TOTAL     ACCESS:    2007214  HIT:    1979749  MISS:      27465
LLC LOAD      ACCESS:     116858  HIT:     113920  MISS:       2938
LLC RFO       ACCESS:      72846  HIT:      62076  MISS:      10770
LLC PREFETCH  ACCESS:    1683949  HIT:    1670367  MISS:      13582
LLC WRITEBACK ACCESS:     133561  HIT:     133386  MISS:        175
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:        950  USELESS:      11837
LLC AVERAGE MISS LATENCY: 183.933 cycles
Major fault: 0 Minor fault: 2476
CPU 0 L1D next line prefetcher final stats

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:       9012  ROW_BUFFER_MISS:      18275
 DBUS_CONGESTED:      18406
 WQ ROW_BUFFER_HIT:       1230  ROW_BUFFER_MISS:      11815  FULL:          0

 AVG_CONGESTED_CYCLE: 6

CPU 0 Branch Prediction Accuracy: 99.8142% MPKI: 0.34676 Average ROB Occupancy at Mispredict: 187.045

Branch types
NOT_BRANCH: 40668796 81.3376%
BRANCH_DIRECT_JUMP: 531700 1.0634%
BRANCH_INDIRECT: 199025 0.39805%
BRANCH_CONDITIONAL: 6211477 12.423%
BRANCH_DIRECT_CALL: 1010910 2.02182%
BRANCH_INDIRECT_CALL: 183501 0.367002%
BRANCH_RETURN: 1194412 2.38882%
BRANCH_OTHER: 0 0%

