## Question:

(2073, Magh) Write a VHDL code for a full adder using 2 half adder as component. 
