// Seed: 2524362408
module module_0 (
    id_1
);
  output wire id_1;
  logic id_2, id_3;
  wire id_4;
  initial $clog2(82);
  ;
  wire id_5;
  assign id_3 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wor id_1;
  assign id_1 = id_2;
  logic id_5;
  ;
  assign id_1 = -1;
  logic id_6;
  ;
  wire id_7;
  module_0 modCall_1 (id_4);
  always @(id_2 or posedge 1);
  assign id_3 = id_6;
  assign id_2 = id_3;
endmodule
