
cuboLED_STM32F103C8T6.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004f2c  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000038  08005038  08005038  00015038  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005070  08005070  000200c4  2**0
                  CONTENTS
  4 .ARM          00000000  08005070  08005070  000200c4  2**0
                  CONTENTS
  5 .preinit_array 00000000  08005070  08005070  000200c4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005070  08005070  00015070  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005074  08005074  00015074  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000c4  20000000  08005078  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000003bc  200000c8  0800513c  000200c8  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  20000484  0800513c  00020484  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000200c4  2**0
                  CONTENTS, READONLY
 12 .debug_info   00012d5d  00000000  00000000  000200ed  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000029f7  00000000  00000000  00032e4a  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001298  00000000  00000000  00035848  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001178  00000000  00000000  00036ae0  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  000196f5  00000000  00000000  00037c58  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000ffa6  00000000  00000000  0005134d  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    00092ddc  00000000  00000000  000612f3  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000f40cf  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004ee4  00000000  00000000  000f414c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	200000c8 	.word	0x200000c8
 8000128:	00000000 	.word	0x00000000
 800012c:	08005020 	.word	0x08005020

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	200000cc 	.word	0x200000cc
 8000148:	08005020 	.word	0x08005020

0800014c <spi_74HC595_init>:
GPIO_TypeDef* portST;
uint16_t pinST;



void spi_74HC595_init (SPI_HandleTypeDef* hspi, GPIO_TypeDef* STport, uint16_t STpin){
 800014c:	b580      	push	{r7, lr}
 800014e:	b084      	sub	sp, #16
 8000150:	af00      	add	r7, sp, #0
 8000152:	60f8      	str	r0, [r7, #12]
 8000154:	60b9      	str	r1, [r7, #8]
 8000156:	4613      	mov	r3, r2
 8000158:	80fb      	strh	r3, [r7, #6]

	spi_handler =hspi;
 800015a:	4a0a      	ldr	r2, [pc, #40]	; (8000184 <spi_74HC595_init+0x38>)
 800015c:	68fb      	ldr	r3, [r7, #12]
 800015e:	6013      	str	r3, [r2, #0]

	portST = STport;
 8000160:	4a09      	ldr	r2, [pc, #36]	; (8000188 <spi_74HC595_init+0x3c>)
 8000162:	68bb      	ldr	r3, [r7, #8]
 8000164:	6013      	str	r3, [r2, #0]
	pinST = STpin;
 8000166:	4a09      	ldr	r2, [pc, #36]	; (800018c <spi_74HC595_init+0x40>)
 8000168:	88fb      	ldrh	r3, [r7, #6]
 800016a:	8013      	strh	r3, [r2, #0]

	HAL_GPIO_WritePin(portST, pinST, 0);
 800016c:	4b06      	ldr	r3, [pc, #24]	; (8000188 <spi_74HC595_init+0x3c>)
 800016e:	6818      	ldr	r0, [r3, #0]
 8000170:	4b06      	ldr	r3, [pc, #24]	; (800018c <spi_74HC595_init+0x40>)
 8000172:	881b      	ldrh	r3, [r3, #0]
 8000174:	2200      	movs	r2, #0
 8000176:	4619      	mov	r1, r3
 8000178:	f003 f901 	bl	800337e <HAL_GPIO_WritePin>

} //end spi_74HC595_init()
 800017c:	bf00      	nop
 800017e:	3710      	adds	r7, #16
 8000180:	46bd      	mov	sp, r7
 8000182:	bd80      	pop	{r7, pc}
 8000184:	2000010c 	.word	0x2000010c
 8000188:	20000110 	.word	0x20000110
 800018c:	20000108 	.word	0x20000108

08000190 <spi_74HC595_Transmit>:


void spi_74HC595_Transmit (uint8_t* pdata, uint16_t sizeData){
 8000190:	b580      	push	{r7, lr}
 8000192:	b082      	sub	sp, #8
 8000194:	af00      	add	r7, sp, #0
 8000196:	6078      	str	r0, [r7, #4]
 8000198:	460b      	mov	r3, r1
 800019a:	807b      	strh	r3, [r7, #2]

	HAL_SPI_Transmit(spi_handler, pdata, sizeData, 100);
 800019c:	4b0d      	ldr	r3, [pc, #52]	; (80001d4 <spi_74HC595_Transmit+0x44>)
 800019e:	6818      	ldr	r0, [r3, #0]
 80001a0:	887a      	ldrh	r2, [r7, #2]
 80001a2:	2364      	movs	r3, #100	; 0x64
 80001a4:	6879      	ldr	r1, [r7, #4]
 80001a6:	f003 ff91 	bl	80040cc <HAL_SPI_Transmit>

	HAL_GPIO_WritePin(portST, pinST, 1);
 80001aa:	4b0b      	ldr	r3, [pc, #44]	; (80001d8 <spi_74HC595_Transmit+0x48>)
 80001ac:	6818      	ldr	r0, [r3, #0]
 80001ae:	4b0b      	ldr	r3, [pc, #44]	; (80001dc <spi_74HC595_Transmit+0x4c>)
 80001b0:	881b      	ldrh	r3, [r3, #0]
 80001b2:	2201      	movs	r2, #1
 80001b4:	4619      	mov	r1, r3
 80001b6:	f003 f8e2 	bl	800337e <HAL_GPIO_WritePin>
//	HAL_Delay(1);
	HAL_GPIO_WritePin(portST, pinST, 0);
 80001ba:	4b07      	ldr	r3, [pc, #28]	; (80001d8 <spi_74HC595_Transmit+0x48>)
 80001bc:	6818      	ldr	r0, [r3, #0]
 80001be:	4b07      	ldr	r3, [pc, #28]	; (80001dc <spi_74HC595_Transmit+0x4c>)
 80001c0:	881b      	ldrh	r3, [r3, #0]
 80001c2:	2200      	movs	r2, #0
 80001c4:	4619      	mov	r1, r3
 80001c6:	f003 f8da 	bl	800337e <HAL_GPIO_WritePin>

} //end spi_74HC595_transmit()
 80001ca:	bf00      	nop
 80001cc:	3708      	adds	r7, #8
 80001ce:	46bd      	mov	sp, r7
 80001d0:	bd80      	pop	{r7, pc}
 80001d2:	bf00      	nop
 80001d4:	2000010c 	.word	0x2000010c
 80001d8:	20000110 	.word	0x20000110
 80001dc:	20000108 	.word	0x20000108

080001e0 <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 80001e0:	b580      	push	{r7, lr}
 80001e2:	b084      	sub	sp, #16
 80001e4:	af00      	add	r7, sp, #0
  ADC_ChannelConfTypeDef sConfig = {0};
 80001e6:	1d3b      	adds	r3, r7, #4
 80001e8:	2200      	movs	r2, #0
 80001ea:	601a      	str	r2, [r3, #0]
 80001ec:	605a      	str	r2, [r3, #4]
 80001ee:	609a      	str	r2, [r3, #8]

  /** Common config
  */
  hadc1.Instance = ADC1;
 80001f0:	4b18      	ldr	r3, [pc, #96]	; (8000254 <MX_ADC1_Init+0x74>)
 80001f2:	4a19      	ldr	r2, [pc, #100]	; (8000258 <MX_ADC1_Init+0x78>)
 80001f4:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80001f6:	4b17      	ldr	r3, [pc, #92]	; (8000254 <MX_ADC1_Init+0x74>)
 80001f8:	2200      	movs	r2, #0
 80001fa:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80001fc:	4b15      	ldr	r3, [pc, #84]	; (8000254 <MX_ADC1_Init+0x74>)
 80001fe:	2200      	movs	r2, #0
 8000200:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000202:	4b14      	ldr	r3, [pc, #80]	; (8000254 <MX_ADC1_Init+0x74>)
 8000204:	2200      	movs	r2, #0
 8000206:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000208:	4b12      	ldr	r3, [pc, #72]	; (8000254 <MX_ADC1_Init+0x74>)
 800020a:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 800020e:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000210:	4b10      	ldr	r3, [pc, #64]	; (8000254 <MX_ADC1_Init+0x74>)
 8000212:	2200      	movs	r2, #0
 8000214:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 8000216:	4b0f      	ldr	r3, [pc, #60]	; (8000254 <MX_ADC1_Init+0x74>)
 8000218:	2201      	movs	r2, #1
 800021a:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800021c:	480d      	ldr	r0, [pc, #52]	; (8000254 <MX_ADC1_Init+0x74>)
 800021e:	f002 fadd 	bl	80027dc <HAL_ADC_Init>
 8000222:	4603      	mov	r3, r0
 8000224:	2b00      	cmp	r3, #0
 8000226:	d001      	beq.n	800022c <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 8000228:	f001 ffac 	bl	8002184 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 800022c:	2302      	movs	r3, #2
 800022e:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000230:	2301      	movs	r3, #1
 8000232:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8000234:	2300      	movs	r3, #0
 8000236:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000238:	1d3b      	adds	r3, r7, #4
 800023a:	4619      	mov	r1, r3
 800023c:	4805      	ldr	r0, [pc, #20]	; (8000254 <MX_ADC1_Init+0x74>)
 800023e:	f002 fc8b 	bl	8002b58 <HAL_ADC_ConfigChannel>
 8000242:	4603      	mov	r3, r0
 8000244:	2b00      	cmp	r3, #0
 8000246:	d001      	beq.n	800024c <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 8000248:	f001 ff9c 	bl	8002184 <Error_Handler>
  }

}
 800024c:	bf00      	nop
 800024e:	3710      	adds	r7, #16
 8000250:	46bd      	mov	sp, r7
 8000252:	bd80      	pop	{r7, pc}
 8000254:	20000114 	.word	0x20000114
 8000258:	40012400 	.word	0x40012400

0800025c <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 800025c:	b580      	push	{r7, lr}
 800025e:	b088      	sub	sp, #32
 8000260:	af00      	add	r7, sp, #0
 8000262:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000264:	f107 0310 	add.w	r3, r7, #16
 8000268:	2200      	movs	r2, #0
 800026a:	601a      	str	r2, [r3, #0]
 800026c:	605a      	str	r2, [r3, #4]
 800026e:	609a      	str	r2, [r3, #8]
 8000270:	60da      	str	r2, [r3, #12]
  if(adcHandle->Instance==ADC1)
 8000272:	687b      	ldr	r3, [r7, #4]
 8000274:	681b      	ldr	r3, [r3, #0]
 8000276:	4a14      	ldr	r2, [pc, #80]	; (80002c8 <HAL_ADC_MspInit+0x6c>)
 8000278:	4293      	cmp	r3, r2
 800027a:	d121      	bne.n	80002c0 <HAL_ADC_MspInit+0x64>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800027c:	4b13      	ldr	r3, [pc, #76]	; (80002cc <HAL_ADC_MspInit+0x70>)
 800027e:	699b      	ldr	r3, [r3, #24]
 8000280:	4a12      	ldr	r2, [pc, #72]	; (80002cc <HAL_ADC_MspInit+0x70>)
 8000282:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000286:	6193      	str	r3, [r2, #24]
 8000288:	4b10      	ldr	r3, [pc, #64]	; (80002cc <HAL_ADC_MspInit+0x70>)
 800028a:	699b      	ldr	r3, [r3, #24]
 800028c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8000290:	60fb      	str	r3, [r7, #12]
 8000292:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000294:	4b0d      	ldr	r3, [pc, #52]	; (80002cc <HAL_ADC_MspInit+0x70>)
 8000296:	699b      	ldr	r3, [r3, #24]
 8000298:	4a0c      	ldr	r2, [pc, #48]	; (80002cc <HAL_ADC_MspInit+0x70>)
 800029a:	f043 0304 	orr.w	r3, r3, #4
 800029e:	6193      	str	r3, [r2, #24]
 80002a0:	4b0a      	ldr	r3, [pc, #40]	; (80002cc <HAL_ADC_MspInit+0x70>)
 80002a2:	699b      	ldr	r3, [r3, #24]
 80002a4:	f003 0304 	and.w	r3, r3, #4
 80002a8:	60bb      	str	r3, [r7, #8]
 80002aa:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA2     ------> ADC1_IN2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80002ac:	2304      	movs	r3, #4
 80002ae:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80002b0:	2303      	movs	r3, #3
 80002b2:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80002b4:	f107 0310 	add.w	r3, r7, #16
 80002b8:	4619      	mov	r1, r3
 80002ba:	4805      	ldr	r0, [pc, #20]	; (80002d0 <HAL_ADC_MspInit+0x74>)
 80002bc:	f002 feee 	bl	800309c <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 80002c0:	bf00      	nop
 80002c2:	3720      	adds	r7, #32
 80002c4:	46bd      	mov	sp, r7
 80002c6:	bd80      	pop	{r7, pc}
 80002c8:	40012400 	.word	0x40012400
 80002cc:	40021000 	.word	0x40021000
 80002d0:	40010800 	.word	0x40010800

080002d4 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80002d4:	b580      	push	{r7, lr}
 80002d6:	b088      	sub	sp, #32
 80002d8:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80002da:	f107 0310 	add.w	r3, r7, #16
 80002de:	2200      	movs	r2, #0
 80002e0:	601a      	str	r2, [r3, #0]
 80002e2:	605a      	str	r2, [r3, #4]
 80002e4:	609a      	str	r2, [r3, #8]
 80002e6:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80002e8:	4b3d      	ldr	r3, [pc, #244]	; (80003e0 <MX_GPIO_Init+0x10c>)
 80002ea:	699b      	ldr	r3, [r3, #24]
 80002ec:	4a3c      	ldr	r2, [pc, #240]	; (80003e0 <MX_GPIO_Init+0x10c>)
 80002ee:	f043 0310 	orr.w	r3, r3, #16
 80002f2:	6193      	str	r3, [r2, #24]
 80002f4:	4b3a      	ldr	r3, [pc, #232]	; (80003e0 <MX_GPIO_Init+0x10c>)
 80002f6:	699b      	ldr	r3, [r3, #24]
 80002f8:	f003 0310 	and.w	r3, r3, #16
 80002fc:	60fb      	str	r3, [r7, #12]
 80002fe:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000300:	4b37      	ldr	r3, [pc, #220]	; (80003e0 <MX_GPIO_Init+0x10c>)
 8000302:	699b      	ldr	r3, [r3, #24]
 8000304:	4a36      	ldr	r2, [pc, #216]	; (80003e0 <MX_GPIO_Init+0x10c>)
 8000306:	f043 0320 	orr.w	r3, r3, #32
 800030a:	6193      	str	r3, [r2, #24]
 800030c:	4b34      	ldr	r3, [pc, #208]	; (80003e0 <MX_GPIO_Init+0x10c>)
 800030e:	699b      	ldr	r3, [r3, #24]
 8000310:	f003 0320 	and.w	r3, r3, #32
 8000314:	60bb      	str	r3, [r7, #8]
 8000316:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000318:	4b31      	ldr	r3, [pc, #196]	; (80003e0 <MX_GPIO_Init+0x10c>)
 800031a:	699b      	ldr	r3, [r3, #24]
 800031c:	4a30      	ldr	r2, [pc, #192]	; (80003e0 <MX_GPIO_Init+0x10c>)
 800031e:	f043 0304 	orr.w	r3, r3, #4
 8000322:	6193      	str	r3, [r2, #24]
 8000324:	4b2e      	ldr	r3, [pc, #184]	; (80003e0 <MX_GPIO_Init+0x10c>)
 8000326:	699b      	ldr	r3, [r3, #24]
 8000328:	f003 0304 	and.w	r3, r3, #4
 800032c:	607b      	str	r3, [r7, #4]
 800032e:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000330:	4b2b      	ldr	r3, [pc, #172]	; (80003e0 <MX_GPIO_Init+0x10c>)
 8000332:	699b      	ldr	r3, [r3, #24]
 8000334:	4a2a      	ldr	r2, [pc, #168]	; (80003e0 <MX_GPIO_Init+0x10c>)
 8000336:	f043 0308 	orr.w	r3, r3, #8
 800033a:	6193      	str	r3, [r2, #24]
 800033c:	4b28      	ldr	r3, [pc, #160]	; (80003e0 <MX_GPIO_Init+0x10c>)
 800033e:	699b      	ldr	r3, [r3, #24]
 8000340:	f003 0308 	and.w	r3, r3, #8
 8000344:	603b      	str	r3, [r7, #0]
 8000346:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8000348:	2200      	movs	r2, #0
 800034a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800034e:	4825      	ldr	r0, [pc, #148]	; (80003e4 <MX_GPIO_Init+0x110>)
 8000350:	f003 f815 	bl	800337e <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, OUT_LED1_Pin|OUT_LED2_Pin, GPIO_PIN_RESET);
 8000354:	2200      	movs	r2, #0
 8000356:	2103      	movs	r1, #3
 8000358:	4823      	ldr	r0, [pc, #140]	; (80003e8 <MX_GPIO_Init+0x114>)
 800035a:	f003 f810 	bl	800337e <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OUT_STORE_GPIO_Port, OUT_STORE_Pin, GPIO_PIN_RESET);
 800035e:	2200      	movs	r2, #0
 8000360:	2101      	movs	r1, #1
 8000362:	4822      	ldr	r0, [pc, #136]	; (80003ec <MX_GPIO_Init+0x118>)
 8000364:	f003 f80b 	bl	800337e <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8000368:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800036c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800036e:	2301      	movs	r3, #1
 8000370:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000372:	2300      	movs	r3, #0
 8000374:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000376:	2302      	movs	r3, #2
 8000378:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800037a:	f107 0310 	add.w	r3, r7, #16
 800037e:	4619      	mov	r1, r3
 8000380:	4818      	ldr	r0, [pc, #96]	; (80003e4 <MX_GPIO_Init+0x110>)
 8000382:	f002 fe8b 	bl	800309c <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = OUT_LED1_Pin|OUT_LED2_Pin;
 8000386:	2303      	movs	r3, #3
 8000388:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800038a:	2301      	movs	r3, #1
 800038c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800038e:	2300      	movs	r3, #0
 8000390:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000392:	2302      	movs	r3, #2
 8000394:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000396:	f107 0310 	add.w	r3, r7, #16
 800039a:	4619      	mov	r1, r3
 800039c:	4812      	ldr	r0, [pc, #72]	; (80003e8 <MX_GPIO_Init+0x114>)
 800039e:	f002 fe7d 	bl	800309c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = OUT_STORE_Pin;
 80003a2:	2301      	movs	r3, #1
 80003a4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80003a6:	2301      	movs	r3, #1
 80003a8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80003aa:	2300      	movs	r3, #0
 80003ac:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80003ae:	2302      	movs	r3, #2
 80003b0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(OUT_STORE_GPIO_Port, &GPIO_InitStruct);
 80003b2:	f107 0310 	add.w	r3, r7, #16
 80003b6:	4619      	mov	r1, r3
 80003b8:	480c      	ldr	r0, [pc, #48]	; (80003ec <MX_GPIO_Init+0x118>)
 80003ba:	f002 fe6f 	bl	800309c <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = IN_UP_Pin|IN_DOWN_Pin|IN_LEFT_Pin|IN_RIGHT_Pin;
 80003be:	f44f 4370 	mov.w	r3, #61440	; 0xf000
 80003c2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80003c4:	2300      	movs	r3, #0
 80003c6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80003c8:	2301      	movs	r3, #1
 80003ca:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80003cc:	f107 0310 	add.w	r3, r7, #16
 80003d0:	4619      	mov	r1, r3
 80003d2:	4806      	ldr	r0, [pc, #24]	; (80003ec <MX_GPIO_Init+0x118>)
 80003d4:	f002 fe62 	bl	800309c <HAL_GPIO_Init>

}
 80003d8:	bf00      	nop
 80003da:	3720      	adds	r7, #32
 80003dc:	46bd      	mov	sp, r7
 80003de:	bd80      	pop	{r7, pc}
 80003e0:	40021000 	.word	0x40021000
 80003e4:	40011000 	.word	0x40011000
 80003e8:	40010800 	.word	0x40010800
 80003ec:	40010c00 	.word	0x40010c00

080003f0 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 80003f0:	b580      	push	{r7, lr}
 80003f2:	af00      	add	r7, sp, #0

  hi2c1.Instance = I2C1;
 80003f4:	4b12      	ldr	r3, [pc, #72]	; (8000440 <MX_I2C1_Init+0x50>)
 80003f6:	4a13      	ldr	r2, [pc, #76]	; (8000444 <MX_I2C1_Init+0x54>)
 80003f8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80003fa:	4b11      	ldr	r3, [pc, #68]	; (8000440 <MX_I2C1_Init+0x50>)
 80003fc:	4a12      	ldr	r2, [pc, #72]	; (8000448 <MX_I2C1_Init+0x58>)
 80003fe:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000400:	4b0f      	ldr	r3, [pc, #60]	; (8000440 <MX_I2C1_Init+0x50>)
 8000402:	2200      	movs	r2, #0
 8000404:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8000406:	4b0e      	ldr	r3, [pc, #56]	; (8000440 <MX_I2C1_Init+0x50>)
 8000408:	2200      	movs	r2, #0
 800040a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800040c:	4b0c      	ldr	r3, [pc, #48]	; (8000440 <MX_I2C1_Init+0x50>)
 800040e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000412:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000414:	4b0a      	ldr	r3, [pc, #40]	; (8000440 <MX_I2C1_Init+0x50>)
 8000416:	2200      	movs	r2, #0
 8000418:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800041a:	4b09      	ldr	r3, [pc, #36]	; (8000440 <MX_I2C1_Init+0x50>)
 800041c:	2200      	movs	r2, #0
 800041e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000420:	4b07      	ldr	r3, [pc, #28]	; (8000440 <MX_I2C1_Init+0x50>)
 8000422:	2200      	movs	r2, #0
 8000424:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000426:	4b06      	ldr	r3, [pc, #24]	; (8000440 <MX_I2C1_Init+0x50>)
 8000428:	2200      	movs	r2, #0
 800042a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800042c:	4804      	ldr	r0, [pc, #16]	; (8000440 <MX_I2C1_Init+0x50>)
 800042e:	f002 ffbf 	bl	80033b0 <HAL_I2C_Init>
 8000432:	4603      	mov	r3, r0
 8000434:	2b00      	cmp	r3, #0
 8000436:	d001      	beq.n	800043c <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000438:	f001 fea4 	bl	8002184 <Error_Handler>
  }

}
 800043c:	bf00      	nop
 800043e:	bd80      	pop	{r7, pc}
 8000440:	20000144 	.word	0x20000144
 8000444:	40005400 	.word	0x40005400
 8000448:	000186a0 	.word	0x000186a0

0800044c <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 800044c:	b580      	push	{r7, lr}
 800044e:	b088      	sub	sp, #32
 8000450:	af00      	add	r7, sp, #0
 8000452:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000454:	f107 0310 	add.w	r3, r7, #16
 8000458:	2200      	movs	r2, #0
 800045a:	601a      	str	r2, [r3, #0]
 800045c:	605a      	str	r2, [r3, #4]
 800045e:	609a      	str	r2, [r3, #8]
 8000460:	60da      	str	r2, [r3, #12]
  if(i2cHandle->Instance==I2C1)
 8000462:	687b      	ldr	r3, [r7, #4]
 8000464:	681b      	ldr	r3, [r3, #0]
 8000466:	4a15      	ldr	r2, [pc, #84]	; (80004bc <HAL_I2C_MspInit+0x70>)
 8000468:	4293      	cmp	r3, r2
 800046a:	d123      	bne.n	80004b4 <HAL_I2C_MspInit+0x68>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800046c:	4b14      	ldr	r3, [pc, #80]	; (80004c0 <HAL_I2C_MspInit+0x74>)
 800046e:	699b      	ldr	r3, [r3, #24]
 8000470:	4a13      	ldr	r2, [pc, #76]	; (80004c0 <HAL_I2C_MspInit+0x74>)
 8000472:	f043 0308 	orr.w	r3, r3, #8
 8000476:	6193      	str	r3, [r2, #24]
 8000478:	4b11      	ldr	r3, [pc, #68]	; (80004c0 <HAL_I2C_MspInit+0x74>)
 800047a:	699b      	ldr	r3, [r3, #24]
 800047c:	f003 0308 	and.w	r3, r3, #8
 8000480:	60fb      	str	r3, [r7, #12]
 8000482:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000484:	23c0      	movs	r3, #192	; 0xc0
 8000486:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000488:	2312      	movs	r3, #18
 800048a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800048c:	2303      	movs	r3, #3
 800048e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000490:	f107 0310 	add.w	r3, r7, #16
 8000494:	4619      	mov	r1, r3
 8000496:	480b      	ldr	r0, [pc, #44]	; (80004c4 <HAL_I2C_MspInit+0x78>)
 8000498:	f002 fe00 	bl	800309c <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800049c:	4b08      	ldr	r3, [pc, #32]	; (80004c0 <HAL_I2C_MspInit+0x74>)
 800049e:	69db      	ldr	r3, [r3, #28]
 80004a0:	4a07      	ldr	r2, [pc, #28]	; (80004c0 <HAL_I2C_MspInit+0x74>)
 80004a2:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80004a6:	61d3      	str	r3, [r2, #28]
 80004a8:	4b05      	ldr	r3, [pc, #20]	; (80004c0 <HAL_I2C_MspInit+0x74>)
 80004aa:	69db      	ldr	r3, [r3, #28]
 80004ac:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80004b0:	60bb      	str	r3, [r7, #8]
 80004b2:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 80004b4:	bf00      	nop
 80004b6:	3720      	adds	r7, #32
 80004b8:	46bd      	mov	sp, r7
 80004ba:	bd80      	pop	{r7, pc}
 80004bc:	40005400 	.word	0x40005400
 80004c0:	40021000 	.word	0x40021000
 80004c4:	40010c00 	.word	0x40010c00

080004c8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80004c8:	b598      	push	{r3, r4, r7, lr}
 80004ca:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80004cc:	f002 f902 	bl	80026d4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80004d0:	f000 f968 	bl	80007a4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80004d4:	f7ff fefe 	bl	80002d4 <MX_GPIO_Init>
  MX_I2C1_Init();
 80004d8:	f7ff ff8a 	bl	80003f0 <MX_I2C1_Init>
  MX_SPI1_Init();
 80004dc:	f001 fe58 	bl	8002190 <MX_SPI1_Init>
  MX_USART1_UART_Init();
 80004e0:	f002 f85c 	bl	800259c <MX_USART1_UART_Init>
  MX_ADC1_Init();
 80004e4:	f7ff fe7c 	bl	80001e0 <MX_ADC1_Init>
  MX_TIM2_Init();
 80004e8:	f001 ff7e 	bl	80023e8 <MX_TIM2_Init>
  MX_TIM3_Init();
 80004ec:	f001 ffc8 	bl	8002480 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
  spi_74HC595_init(&hspi1, OUT_STORE_GPIO_Port, OUT_STORE_Pin);
 80004f0:	2201      	movs	r2, #1
 80004f2:	499a      	ldr	r1, [pc, #616]	; (800075c <main+0x294>)
 80004f4:	489a      	ldr	r0, [pc, #616]	; (8000760 <main+0x298>)
 80004f6:	f7ff fe29 	bl	800014c <spi_74HC595_init>

  loading = 1;
 80004fa:	4b9a      	ldr	r3, [pc, #616]	; (8000764 <main+0x29c>)
 80004fc:	2201      	movs	r2, #1
 80004fe:	701a      	strb	r2, [r3, #0]
  randomTimer = 0;
 8000500:	4a99      	ldr	r2, [pc, #612]	; (8000768 <main+0x2a0>)
 8000502:	f04f 0300 	mov.w	r3, #0
 8000506:	f04f 0400 	mov.w	r4, #0
 800050a:	e9c2 3400 	strd	r3, r4, [r2]
//  currentEffect = RAIN;

  HAL_ADC_Start(&hadc1);
 800050e:	4897      	ldr	r0, [pc, #604]	; (800076c <main+0x2a4>)
 8000510:	f002 fa3c 	bl	800298c <HAL_ADC_Start>
  randomSeed = (uint16_t) HAL_ADC_GetValue(&hadc1);
 8000514:	4895      	ldr	r0, [pc, #596]	; (800076c <main+0x2a4>)
 8000516:	f002 fb13 	bl	8002b40 <HAL_ADC_GetValue>
 800051a:	4603      	mov	r3, r0
 800051c:	b29a      	uxth	r2, r3
 800051e:	4b94      	ldr	r3, [pc, #592]	; (8000770 <main+0x2a8>)
 8000520:	801a      	strh	r2, [r3, #0]
  srand(randomSeed);
 8000522:	4b93      	ldr	r3, [pc, #588]	; (8000770 <main+0x2a8>)
 8000524:	881b      	ldrh	r3, [r3, #0]
 8000526:	4618      	mov	r0, r3
 8000528:	f004 fcae 	bl	8004e88 <srand>
  HAL_ADC_Stop(&hadc1);
 800052c:	488f      	ldr	r0, [pc, #572]	; (800076c <main+0x2a4>)
 800052e:	f002 fadb 	bl	8002ae8 <HAL_ADC_Stop>
  HAL_GPIO_WritePin(OUT_LED1_GPIO_Port, OUT_LED1_Pin, 0); //led verde: on
 8000532:	2200      	movs	r2, #0
 8000534:	2101      	movs	r1, #1
 8000536:	488f      	ldr	r0, [pc, #572]	; (8000774 <main+0x2ac>)
 8000538:	f002 ff21 	bl	800337e <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(OUT_LED2_GPIO_Port, OUT_LED2_Pin, 1); //led rojo: off
 800053c:	2201      	movs	r2, #1
 800053e:	2102      	movs	r1, #2
 8000540:	488c      	ldr	r0, [pc, #560]	; (8000774 <main+0x2ac>)
 8000542:	f002 ff1c 	bl	800337e <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, 1);
 8000546:	2201      	movs	r2, #1
 8000548:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800054c:	488a      	ldr	r0, [pc, #552]	; (8000778 <main+0x2b0>)
 800054e:	f002 ff16 	bl	800337e <HAL_GPIO_WritePin>

  read_boton[0] = HAL_GPIO_ReadPin(IN_UP_GPIO_Port, IN_UP_Pin);
 8000552:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000556:	4881      	ldr	r0, [pc, #516]	; (800075c <main+0x294>)
 8000558:	f002 fefa 	bl	8003350 <HAL_GPIO_ReadPin>
 800055c:	4603      	mov	r3, r0
 800055e:	461a      	mov	r2, r3
 8000560:	4b86      	ldr	r3, [pc, #536]	; (800077c <main+0x2b4>)
 8000562:	701a      	strb	r2, [r3, #0]
  read_boton[1] = HAL_GPIO_ReadPin(IN_DOWN_GPIO_Port, IN_DOWN_Pin);
 8000564:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000568:	487c      	ldr	r0, [pc, #496]	; (800075c <main+0x294>)
 800056a:	f002 fef1 	bl	8003350 <HAL_GPIO_ReadPin>
 800056e:	4603      	mov	r3, r0
 8000570:	461a      	mov	r2, r3
 8000572:	4b82      	ldr	r3, [pc, #520]	; (800077c <main+0x2b4>)
 8000574:	705a      	strb	r2, [r3, #1]
  read_boton[2] = HAL_GPIO_ReadPin(IN_LEFT_GPIO_Port, IN_LEFT_Pin);
 8000576:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800057a:	4878      	ldr	r0, [pc, #480]	; (800075c <main+0x294>)
 800057c:	f002 fee8 	bl	8003350 <HAL_GPIO_ReadPin>
 8000580:	4603      	mov	r3, r0
 8000582:	461a      	mov	r2, r3
 8000584:	4b7d      	ldr	r3, [pc, #500]	; (800077c <main+0x2b4>)
 8000586:	709a      	strb	r2, [r3, #2]
  read_boton[3] = HAL_GPIO_ReadPin(IN_RIGHT_GPIO_Port, IN_RIGHT_Pin);
 8000588:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800058c:	4873      	ldr	r0, [pc, #460]	; (800075c <main+0x294>)
 800058e:	f002 fedf 	bl	8003350 <HAL_GPIO_ReadPin>
 8000592:	4603      	mov	r3, r0
 8000594:	461a      	mov	r2, r3
 8000596:	4b79      	ldr	r3, [pc, #484]	; (800077c <main+0x2b4>)
 8000598:	70da      	strb	r2, [r3, #3]

  last_boton[0] = read_boton[0];
 800059a:	4b78      	ldr	r3, [pc, #480]	; (800077c <main+0x2b4>)
 800059c:	781a      	ldrb	r2, [r3, #0]
 800059e:	4b78      	ldr	r3, [pc, #480]	; (8000780 <main+0x2b8>)
 80005a0:	701a      	strb	r2, [r3, #0]
  last_boton[1] = read_boton[1];
 80005a2:	4b76      	ldr	r3, [pc, #472]	; (800077c <main+0x2b4>)
 80005a4:	785a      	ldrb	r2, [r3, #1]
 80005a6:	4b76      	ldr	r3, [pc, #472]	; (8000780 <main+0x2b8>)
 80005a8:	705a      	strb	r2, [r3, #1]
  last_boton[2] = read_boton[2];
 80005aa:	4b74      	ldr	r3, [pc, #464]	; (800077c <main+0x2b4>)
 80005ac:	789a      	ldrb	r2, [r3, #2]
 80005ae:	4b74      	ldr	r3, [pc, #464]	; (8000780 <main+0x2b8>)
 80005b0:	709a      	strb	r2, [r3, #2]
  last_boton[3] = read_boton[3];
 80005b2:	4b72      	ldr	r3, [pc, #456]	; (800077c <main+0x2b4>)
 80005b4:	78da      	ldrb	r2, [r3, #3]
 80005b6:	4b72      	ldr	r3, [pc, #456]	; (8000780 <main+0x2b8>)
 80005b8:	70da      	strb	r2, [r3, #3]

  HAL_TIM_Base_Start_IT(&htim2); // frecuencia de refresco
 80005ba:	4872      	ldr	r0, [pc, #456]	; (8000784 <main+0x2bc>)
 80005bc:	f003 ffb8 	bl	8004530 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(&htim3); // sincronizmo (10 * ms)
 80005c0:	4871      	ldr	r0, [pc, #452]	; (8000788 <main+0x2c0>)
 80005c2:	f003 ffb5 	bl	8004530 <HAL_TIM_Base_Start_IT>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  if (flag_tim3 != 0){
 80005c6:	4b71      	ldr	r3, [pc, #452]	; (800078c <main+0x2c4>)
 80005c8:	781b      	ldrb	r3, [r3, #0]
 80005ca:	2b00      	cmp	r3, #0
 80005cc:	d034      	beq.n	8000638 <main+0x170>
		  if (antiRebote != 0){ //para leer cada 20 ms.
 80005ce:	4b70      	ldr	r3, [pc, #448]	; (8000790 <main+0x2c8>)
 80005d0:	781b      	ldrb	r3, [r3, #0]
 80005d2:	2b00      	cmp	r3, #0
 80005d4:	d006      	beq.n	80005e4 <main+0x11c>
			  antiRebote--;
 80005d6:	4b6e      	ldr	r3, [pc, #440]	; (8000790 <main+0x2c8>)
 80005d8:	781b      	ldrb	r3, [r3, #0]
 80005da:	3b01      	subs	r3, #1
 80005dc:	b2da      	uxtb	r2, r3
 80005de:	4b6c      	ldr	r3, [pc, #432]	; (8000790 <main+0x2c8>)
 80005e0:	701a      	strb	r2, [r3, #0]
 80005e2:	e026      	b.n	8000632 <main+0x16a>
		  }else{
			  read_boton[0] = HAL_GPIO_ReadPin(IN_UP_GPIO_Port, IN_UP_Pin);
 80005e4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80005e8:	485c      	ldr	r0, [pc, #368]	; (800075c <main+0x294>)
 80005ea:	f002 feb1 	bl	8003350 <HAL_GPIO_ReadPin>
 80005ee:	4603      	mov	r3, r0
 80005f0:	461a      	mov	r2, r3
 80005f2:	4b62      	ldr	r3, [pc, #392]	; (800077c <main+0x2b4>)
 80005f4:	701a      	strb	r2, [r3, #0]
			  read_boton[1] = HAL_GPIO_ReadPin(IN_DOWN_GPIO_Port, IN_DOWN_Pin);
 80005f6:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80005fa:	4858      	ldr	r0, [pc, #352]	; (800075c <main+0x294>)
 80005fc:	f002 fea8 	bl	8003350 <HAL_GPIO_ReadPin>
 8000600:	4603      	mov	r3, r0
 8000602:	461a      	mov	r2, r3
 8000604:	4b5d      	ldr	r3, [pc, #372]	; (800077c <main+0x2b4>)
 8000606:	705a      	strb	r2, [r3, #1]
			  read_boton[2] = HAL_GPIO_ReadPin(IN_LEFT_GPIO_Port, IN_LEFT_Pin);
 8000608:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800060c:	4853      	ldr	r0, [pc, #332]	; (800075c <main+0x294>)
 800060e:	f002 fe9f 	bl	8003350 <HAL_GPIO_ReadPin>
 8000612:	4603      	mov	r3, r0
 8000614:	461a      	mov	r2, r3
 8000616:	4b59      	ldr	r3, [pc, #356]	; (800077c <main+0x2b4>)
 8000618:	709a      	strb	r2, [r3, #2]
			  read_boton[3] = HAL_GPIO_ReadPin(IN_RIGHT_GPIO_Port, IN_RIGHT_Pin);
 800061a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800061e:	484f      	ldr	r0, [pc, #316]	; (800075c <main+0x294>)
 8000620:	f002 fe96 	bl	8003350 <HAL_GPIO_ReadPin>
 8000624:	4603      	mov	r3, r0
 8000626:	461a      	mov	r2, r3
 8000628:	4b54      	ldr	r3, [pc, #336]	; (800077c <main+0x2b4>)
 800062a:	70da      	strb	r2, [r3, #3]

			  antiRebote = 1;
 800062c:	4b58      	ldr	r3, [pc, #352]	; (8000790 <main+0x2c8>)
 800062e:	2201      	movs	r2, #1
 8000630:	701a      	strb	r2, [r3, #0]
		  } //end if antiRebote

		  flag_tim3 = 0;
 8000632:	4b56      	ldr	r3, [pc, #344]	; (800078c <main+0x2c4>)
 8000634:	2200      	movs	r2, #0
 8000636:	701a      	strb	r2, [r3, #0]
	  } //end if flag_tim3

	  randomTimer++;
 8000638:	4b4b      	ldr	r3, [pc, #300]	; (8000768 <main+0x2a0>)
 800063a:	e9d3 1200 	ldrd	r1, r2, [r3]
 800063e:	1c4b      	adds	r3, r1, #1
 8000640:	f142 0400 	adc.w	r4, r2, #0
 8000644:	4a48      	ldr	r2, [pc, #288]	; (8000768 <main+0x2a0>)
 8000646:	e9c2 3400 	strd	r3, r4, [r2]

	  if (last_boton[0] != 0 && !read_boton[0]){
 800064a:	4b4d      	ldr	r3, [pc, #308]	; (8000780 <main+0x2b8>)
 800064c:	781b      	ldrb	r3, [r3, #0]
 800064e:	2b00      	cmp	r3, #0
 8000650:	d03c      	beq.n	80006cc <main+0x204>
 8000652:	4b4a      	ldr	r3, [pc, #296]	; (800077c <main+0x2b4>)
 8000654:	781b      	ldrb	r3, [r3, #0]
 8000656:	2b00      	cmp	r3, #0
 8000658:	d138      	bne.n	80006cc <main+0x204>
		  clearCube();
 800065a:	f001 fd4f 	bl	80020fc <clearCube>
		  loading = 1;
 800065e:	4b41      	ldr	r3, [pc, #260]	; (8000764 <main+0x29c>)
 8000660:	2201      	movs	r2, #1
 8000662:	701a      	strb	r2, [r3, #0]
		  timer = 0;
 8000664:	4b4b      	ldr	r3, [pc, #300]	; (8000794 <main+0x2cc>)
 8000666:	2200      	movs	r2, #0
 8000668:	801a      	strh	r2, [r3, #0]
		  currentEffect++;
 800066a:	4b4b      	ldr	r3, [pc, #300]	; (8000798 <main+0x2d0>)
 800066c:	781b      	ldrb	r3, [r3, #0]
 800066e:	3301      	adds	r3, #1
 8000670:	b2da      	uxtb	r2, r3
 8000672:	4b49      	ldr	r3, [pc, #292]	; (8000798 <main+0x2d0>)
 8000674:	701a      	strb	r2, [r3, #0]
		  if (currentEffect == TOTAL_EFFECTS) {
 8000676:	4b48      	ldr	r3, [pc, #288]	; (8000798 <main+0x2d0>)
 8000678:	781b      	ldrb	r3, [r3, #0]
 800067a:	2b09      	cmp	r3, #9
 800067c:	d102      	bne.n	8000684 <main+0x1bc>
			  currentEffect = 0;
 800067e:	4b46      	ldr	r3, [pc, #280]	; (8000798 <main+0x2d0>)
 8000680:	2200      	movs	r2, #0
 8000682:	701a      	strb	r2, [r3, #0]
		  }
		  srand(randomTimer);
 8000684:	4b38      	ldr	r3, [pc, #224]	; (8000768 <main+0x2a0>)
 8000686:	cb18      	ldmia	r3, {r3, r4}
 8000688:	4618      	mov	r0, r3
 800068a:	f004 fbfd 	bl	8004e88 <srand>
		  randomTimer = 0;
 800068e:	4a36      	ldr	r2, [pc, #216]	; (8000768 <main+0x2a0>)
 8000690:	f04f 0300 	mov.w	r3, #0
 8000694:	f04f 0400 	mov.w	r4, #0
 8000698:	e9c2 3400 	strd	r3, r4, [r2]
		  HAL_GPIO_WritePin(OUT_LED1_GPIO_Port, OUT_LED1_Pin, 1); //led verde: off
 800069c:	2201      	movs	r2, #1
 800069e:	2101      	movs	r1, #1
 80006a0:	4834      	ldr	r0, [pc, #208]	; (8000774 <main+0x2ac>)
 80006a2:	f002 fe6c 	bl	800337e <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(OUT_LED2_GPIO_Port, OUT_LED2_Pin, 0); //led rojo: on
 80006a6:	2200      	movs	r2, #0
 80006a8:	2102      	movs	r1, #2
 80006aa:	4832      	ldr	r0, [pc, #200]	; (8000774 <main+0x2ac>)
 80006ac:	f002 fe67 	bl	800337e <HAL_GPIO_WritePin>
		  HAL_Delay(500);
 80006b0:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80006b4:	f002 f870 	bl	8002798 <HAL_Delay>
		  HAL_GPIO_WritePin(OUT_LED1_GPIO_Port, OUT_LED1_Pin, 0); //led verde: on
 80006b8:	2200      	movs	r2, #0
 80006ba:	2101      	movs	r1, #1
 80006bc:	482d      	ldr	r0, [pc, #180]	; (8000774 <main+0x2ac>)
 80006be:	f002 fe5e 	bl	800337e <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(OUT_LED2_GPIO_Port, OUT_LED2_Pin, 1); //led rojo: off
 80006c2:	2201      	movs	r2, #1
 80006c4:	2102      	movs	r1, #2
 80006c6:	482b      	ldr	r0, [pc, #172]	; (8000774 <main+0x2ac>)
 80006c8:	f002 fe59 	bl	800337e <HAL_GPIO_WritePin>
	  } //end if last_boton[]...
	  last_boton[0] = read_boton[0];
 80006cc:	4b2b      	ldr	r3, [pc, #172]	; (800077c <main+0x2b4>)
 80006ce:	781a      	ldrb	r2, [r3, #0]
 80006d0:	4b2b      	ldr	r3, [pc, #172]	; (8000780 <main+0x2b8>)
 80006d2:	701a      	strb	r2, [r3, #0]


	  switch (currentEffect) {
 80006d4:	4b30      	ldr	r3, [pc, #192]	; (8000798 <main+0x2d0>)
 80006d6:	781b      	ldrb	r3, [r3, #0]
 80006d8:	2b08      	cmp	r3, #8
 80006da:	d832      	bhi.n	8000742 <main+0x27a>
 80006dc:	a201      	add	r2, pc, #4	; (adr r2, 80006e4 <main+0x21c>)
 80006de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80006e2:	bf00      	nop
 80006e4:	08000709 	.word	0x08000709
 80006e8:	0800070f 	.word	0x0800070f
 80006ec:	08000715 	.word	0x08000715
 80006f0:	0800071b 	.word	0x0800071b
 80006f4:	08000721 	.word	0x08000721
 80006f8:	08000727 	.word	0x08000727
 80006fc:	0800072d 	.word	0x0800072d
 8000700:	08000733 	.word	0x08000733
 8000704:	0800073d 	.word	0x0800073d
		  case RAIN: rain(); break;
 8000708:	f000 f8e6 	bl	80008d8 <rain>
 800070c:	e01b      	b.n	8000746 <main+0x27e>
		  case PLANE_BOING: planeBoing(); break;
 800070e:	f000 f93f 	bl	8000990 <planeBoing>
 8000712:	e018      	b.n	8000746 <main+0x27e>
		  case SEND_VOXELS: sendVoxels(); break;
 8000714:	f000 fa00 	bl	8000b18 <sendVoxels>
 8000718:	e015      	b.n	8000746 <main+0x27e>
		  case WOOP_WOOP: woopWoop(); break;
 800071a:	f000 fadb 	bl	8000cd4 <woopWoop>
 800071e:	e012      	b.n	8000746 <main+0x27e>
		  case CUBE_JUMP: cubeJump(); break;
 8000720:	f001 f858 	bl	80017d4 <cubeJump>
 8000724:	e00f      	b.n	8000746 <main+0x27e>
		  case FIREWORKS: fireWork(); break;
 8000726:	f000 fc8f 	bl	8001048 <fireWork>
 800072a:	e00c      	b.n	8000746 <main+0x27e>
		  case GLOW: glow(); break;
 800072c:	f000 fb36 	bl	8000d9c <glow>
 8000730:	e009      	b.n	8000746 <main+0x27e>
		  case TEXT: text("0123456789", 10); break;
 8000732:	210a      	movs	r1, #10
 8000734:	4819      	ldr	r0, [pc, #100]	; (800079c <main+0x2d4>)
 8000736:	f000 fc13 	bl	8000f60 <text>
 800073a:	e004      	b.n	8000746 <main+0x27e>
		  case LIT: lit(); break;
 800073c:	f001 f81c 	bl	8001778 <lit>
 8000740:	e001      	b.n	8000746 <main+0x27e>
		  default: cubeJump();
 8000742:	f001 f847 	bl	80017d4 <cubeJump>
	  } //end switch currentEffect

//	  drawCube(0, 0, 0, 8);
//	  fireWork();

	  if (flag_nextLevel != 0){
 8000746:	4b16      	ldr	r3, [pc, #88]	; (80007a0 <main+0x2d8>)
 8000748:	781b      	ldrb	r3, [r3, #0]
 800074a:	2b00      	cmp	r3, #0
 800074c:	f43f af3b 	beq.w	80005c6 <main+0xfe>
		  renderCube();
 8000750:	f000 f884 	bl	800085c <renderCube>
		  flag_nextLevel = 0;
 8000754:	4b12      	ldr	r3, [pc, #72]	; (80007a0 <main+0x2d8>)
 8000756:	2200      	movs	r2, #0
 8000758:	701a      	strb	r2, [r3, #0]
	  if (flag_tim3 != 0){
 800075a:	e734      	b.n	80005c6 <main+0xfe>
 800075c:	40010c00 	.word	0x40010c00
 8000760:	20000350 	.word	0x20000350
 8000764:	2000034c 	.word	0x2000034c
 8000768:	20000340 	.word	0x20000340
 800076c:	20000114 	.word	0x20000114
 8000770:	200002ee 	.word	0x200002ee
 8000774:	40010800 	.word	0x40010800
 8000778:	40011000 	.word	0x40011000
 800077c:	200002e8 	.word	0x200002e8
 8000780:	200002f0 	.word	0x200002f0
 8000784:	200003f0 	.word	0x200003f0
 8000788:	200003a8 	.word	0x200003a8
 800078c:	2000034b 	.word	0x2000034b
 8000790:	20000051 	.word	0x20000051
 8000794:	200002ec 	.word	0x200002ec
 8000798:	20000050 	.word	0x20000050
 800079c:	08005038 	.word	0x08005038
 80007a0:	200000e5 	.word	0x200000e5

080007a4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80007a4:	b580      	push	{r7, lr}
 80007a6:	b094      	sub	sp, #80	; 0x50
 80007a8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80007aa:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80007ae:	2228      	movs	r2, #40	; 0x28
 80007b0:	2100      	movs	r1, #0
 80007b2:	4618      	mov	r0, r3
 80007b4:	f004 fb60 	bl	8004e78 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80007b8:	f107 0314 	add.w	r3, r7, #20
 80007bc:	2200      	movs	r2, #0
 80007be:	601a      	str	r2, [r3, #0]
 80007c0:	605a      	str	r2, [r3, #4]
 80007c2:	609a      	str	r2, [r3, #8]
 80007c4:	60da      	str	r2, [r3, #12]
 80007c6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80007c8:	1d3b      	adds	r3, r7, #4
 80007ca:	2200      	movs	r2, #0
 80007cc:	601a      	str	r2, [r3, #0]
 80007ce:	605a      	str	r2, [r3, #4]
 80007d0:	609a      	str	r2, [r3, #8]
 80007d2:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80007d4:	2301      	movs	r3, #1
 80007d6:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80007d8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80007dc:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80007de:	2300      	movs	r3, #0
 80007e0:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80007e2:	2301      	movs	r3, #1
 80007e4:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80007e6:	2302      	movs	r3, #2
 80007e8:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80007ea:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80007ee:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80007f0:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 80007f4:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80007f6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80007fa:	4618      	mov	r0, r3
 80007fc:	f002 ff10 	bl	8003620 <HAL_RCC_OscConfig>
 8000800:	4603      	mov	r3, r0
 8000802:	2b00      	cmp	r3, #0
 8000804:	d001      	beq.n	800080a <SystemClock_Config+0x66>
  {
    Error_Handler();
 8000806:	f001 fcbd 	bl	8002184 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800080a:	230f      	movs	r3, #15
 800080c:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800080e:	2302      	movs	r3, #2
 8000810:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000812:	2300      	movs	r3, #0
 8000814:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000816:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800081a:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800081c:	2300      	movs	r3, #0
 800081e:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000820:	f107 0314 	add.w	r3, r7, #20
 8000824:	2102      	movs	r1, #2
 8000826:	4618      	mov	r0, r3
 8000828:	f003 f97a 	bl	8003b20 <HAL_RCC_ClockConfig>
 800082c:	4603      	mov	r3, r0
 800082e:	2b00      	cmp	r3, #0
 8000830:	d001      	beq.n	8000836 <SystemClock_Config+0x92>
  {
    Error_Handler();
 8000832:	f001 fca7 	bl	8002184 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8000836:	2302      	movs	r3, #2
 8000838:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 800083a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800083e:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000840:	1d3b      	adds	r3, r7, #4
 8000842:	4618      	mov	r0, r3
 8000844:	f003 fb08 	bl	8003e58 <HAL_RCCEx_PeriphCLKConfig>
 8000848:	4603      	mov	r3, r0
 800084a:	2b00      	cmp	r3, #0
 800084c:	d001      	beq.n	8000852 <SystemClock_Config+0xae>
  {
    Error_Handler();
 800084e:	f001 fc99 	bl	8002184 <Error_Handler>
  }
}
 8000852:	bf00      	nop
 8000854:	3750      	adds	r7, #80	; 0x50
 8000856:	46bd      	mov	sp, r7
 8000858:	bd80      	pop	{r7, pc}
	...

0800085c <renderCube>:

/* USER CODE BEGIN 4 */

void renderCube (void) {
 800085c:	b580      	push	{r7, lr}
 800085e:	b082      	sub	sp, #8
 8000860:	af00      	add	r7, sp, #0
      SPI.transfer(cube[i][j]);
    }
    digitalWrite(SS, HIGH);
  }*/

	cube_vector[0] = (uint8_t) (0x01 << cube_level);
 8000862:	4b1a      	ldr	r3, [pc, #104]	; (80008cc <renderCube+0x70>)
 8000864:	781b      	ldrb	r3, [r3, #0]
 8000866:	461a      	mov	r2, r3
 8000868:	2301      	movs	r3, #1
 800086a:	4093      	lsls	r3, r2
 800086c:	b2da      	uxtb	r2, r3
 800086e:	4b18      	ldr	r3, [pc, #96]	; (80008d0 <renderCube+0x74>)
 8000870:	701a      	strb	r2, [r3, #0]

	for (uint8_t j = 0; j < 8; j++) {
 8000872:	2300      	movs	r3, #0
 8000874:	71fb      	strb	r3, [r7, #7]
 8000876:	e00f      	b.n	8000898 <renderCube+0x3c>
		cube_vector[j+1] = cube[cube_level][j];
 8000878:	4b14      	ldr	r3, [pc, #80]	; (80008cc <renderCube+0x70>)
 800087a:	781b      	ldrb	r3, [r3, #0]
 800087c:	4619      	mov	r1, r3
 800087e:	79fa      	ldrb	r2, [r7, #7]
 8000880:	79fb      	ldrb	r3, [r7, #7]
 8000882:	3301      	adds	r3, #1
 8000884:	4813      	ldr	r0, [pc, #76]	; (80008d4 <renderCube+0x78>)
 8000886:	00c9      	lsls	r1, r1, #3
 8000888:	4401      	add	r1, r0
 800088a:	440a      	add	r2, r1
 800088c:	7811      	ldrb	r1, [r2, #0]
 800088e:	4a10      	ldr	r2, [pc, #64]	; (80008d0 <renderCube+0x74>)
 8000890:	54d1      	strb	r1, [r2, r3]
	for (uint8_t j = 0; j < 8; j++) {
 8000892:	79fb      	ldrb	r3, [r7, #7]
 8000894:	3301      	adds	r3, #1
 8000896:	71fb      	strb	r3, [r7, #7]
 8000898:	79fb      	ldrb	r3, [r7, #7]
 800089a:	2b07      	cmp	r3, #7
 800089c:	d9ec      	bls.n	8000878 <renderCube+0x1c>
	} //end for j

	spi_74HC595_Transmit(cube_vector, sizeof(cube_vector));
 800089e:	2109      	movs	r1, #9
 80008a0:	480b      	ldr	r0, [pc, #44]	; (80008d0 <renderCube+0x74>)
 80008a2:	f7ff fc75 	bl	8000190 <spi_74HC595_Transmit>
	cube_level++;
 80008a6:	4b09      	ldr	r3, [pc, #36]	; (80008cc <renderCube+0x70>)
 80008a8:	781b      	ldrb	r3, [r3, #0]
 80008aa:	3301      	adds	r3, #1
 80008ac:	b2da      	uxtb	r2, r3
 80008ae:	4b07      	ldr	r3, [pc, #28]	; (80008cc <renderCube+0x70>)
 80008b0:	701a      	strb	r2, [r3, #0]
	if (cube_level == 8){
 80008b2:	4b06      	ldr	r3, [pc, #24]	; (80008cc <renderCube+0x70>)
 80008b4:	781b      	ldrb	r3, [r3, #0]
 80008b6:	2b08      	cmp	r3, #8
 80008b8:	d102      	bne.n	80008c0 <renderCube+0x64>
		cube_level = 0;
 80008ba:	4b04      	ldr	r3, [pc, #16]	; (80008cc <renderCube+0x70>)
 80008bc:	2200      	movs	r2, #0
 80008be:	701a      	strb	r2, [r3, #0]
	}
	__NOP();
 80008c0:	bf00      	nop

} //end renderCube()
 80008c2:	bf00      	nop
 80008c4:	3708      	adds	r7, #8
 80008c6:	46bd      	mov	sp, r7
 80008c8:	bd80      	pop	{r7, pc}
 80008ca:	bf00      	nop
 80008cc:	200000e4 	.word	0x200000e4
 80008d0:	20000198 	.word	0x20000198
 80008d4:	200002f8 	.word	0x200002f8

080008d8 <rain>:

void rain (void) {
 80008d8:	b590      	push	{r4, r7, lr}
 80008da:	b083      	sub	sp, #12
 80008dc:	af00      	add	r7, sp, #0
  if (loading != 0) {
 80008de:	4b29      	ldr	r3, [pc, #164]	; (8000984 <rain+0xac>)
 80008e0:	781b      	ldrb	r3, [r3, #0]
 80008e2:	2b00      	cmp	r3, #0
 80008e4:	d004      	beq.n	80008f0 <rain+0x18>
    clearCube();
 80008e6:	f001 fc09 	bl	80020fc <clearCube>
    loading = 0;
 80008ea:	4b26      	ldr	r3, [pc, #152]	; (8000984 <rain+0xac>)
 80008ec:	2200      	movs	r2, #0
 80008ee:	701a      	strb	r2, [r3, #0]
  }
  timer++;
 80008f0:	4b25      	ldr	r3, [pc, #148]	; (8000988 <rain+0xb0>)
 80008f2:	881b      	ldrh	r3, [r3, #0]
 80008f4:	3301      	adds	r3, #1
 80008f6:	b29a      	uxth	r2, r3
 80008f8:	4b23      	ldr	r3, [pc, #140]	; (8000988 <rain+0xb0>)
 80008fa:	801a      	strh	r2, [r3, #0]
  if (timer > RAIN_TIME) {
 80008fc:	4b22      	ldr	r3, [pc, #136]	; (8000988 <rain+0xb0>)
 80008fe:	881b      	ldrh	r3, [r3, #0]
 8000900:	f648 72fc 	movw	r2, #36860	; 0x8ffc
 8000904:	4293      	cmp	r3, r2
 8000906:	d939      	bls.n	800097c <rain+0xa4>
    timer = 0;
 8000908:	4b1f      	ldr	r3, [pc, #124]	; (8000988 <rain+0xb0>)
 800090a:	2200      	movs	r2, #0
 800090c:	801a      	strh	r2, [r3, #0]
    shift(NEG_Y);
 800090e:	2005      	movs	r0, #5
 8000910:	f001 f9dc 	bl	8001ccc <shift>
    uint8_t numDrops = rand() % 5;
 8000914:	f004 fadc 	bl	8004ed0 <rand>
 8000918:	4601      	mov	r1, r0
 800091a:	4b1c      	ldr	r3, [pc, #112]	; (800098c <rain+0xb4>)
 800091c:	fb83 2301 	smull	r2, r3, r3, r1
 8000920:	105a      	asrs	r2, r3, #1
 8000922:	17cb      	asrs	r3, r1, #31
 8000924:	1ad2      	subs	r2, r2, r3
 8000926:	4613      	mov	r3, r2
 8000928:	009b      	lsls	r3, r3, #2
 800092a:	4413      	add	r3, r2
 800092c:	1aca      	subs	r2, r1, r3
 800092e:	4613      	mov	r3, r2
 8000930:	71bb      	strb	r3, [r7, #6]
    for (uint8_t i = 0; i < numDrops; i++) {
 8000932:	2300      	movs	r3, #0
 8000934:	71fb      	strb	r3, [r7, #7]
 8000936:	e01d      	b.n	8000974 <rain+0x9c>
      setVoxel(rand() % 8, 7, rand() % 8);
 8000938:	f004 faca 	bl	8004ed0 <rand>
 800093c:	4603      	mov	r3, r0
 800093e:	425a      	negs	r2, r3
 8000940:	f003 0307 	and.w	r3, r3, #7
 8000944:	f002 0207 	and.w	r2, r2, #7
 8000948:	bf58      	it	pl
 800094a:	4253      	negpl	r3, r2
 800094c:	b2dc      	uxtb	r4, r3
 800094e:	f004 fabf 	bl	8004ed0 <rand>
 8000952:	4603      	mov	r3, r0
 8000954:	425a      	negs	r2, r3
 8000956:	f003 0307 	and.w	r3, r3, #7
 800095a:	f002 0207 	and.w	r2, r2, #7
 800095e:	bf58      	it	pl
 8000960:	4253      	negpl	r3, r2
 8000962:	b2db      	uxtb	r3, r3
 8000964:	461a      	mov	r2, r3
 8000966:	2107      	movs	r1, #7
 8000968:	4620      	mov	r0, r4
 800096a:	f001 f8e7 	bl	8001b3c <setVoxel>
    for (uint8_t i = 0; i < numDrops; i++) {
 800096e:	79fb      	ldrb	r3, [r7, #7]
 8000970:	3301      	adds	r3, #1
 8000972:	71fb      	strb	r3, [r7, #7]
 8000974:	79fa      	ldrb	r2, [r7, #7]
 8000976:	79bb      	ldrb	r3, [r7, #6]
 8000978:	429a      	cmp	r2, r3
 800097a:	d3dd      	bcc.n	8000938 <rain+0x60>
    }
  }
} //end rain()
 800097c:	bf00      	nop
 800097e:	370c      	adds	r7, #12
 8000980:	46bd      	mov	sp, r7
 8000982:	bd90      	pop	{r4, r7, pc}
 8000984:	2000034c 	.word	0x2000034c
 8000988:	200002ec 	.word	0x200002ec
 800098c:	66666667 	.word	0x66666667

08000990 <planeBoing>:

void planeBoing (void) {
 8000990:	b580      	push	{r7, lr}
 8000992:	b082      	sub	sp, #8
 8000994:	af00      	add	r7, sp, #0
  if (loading) {
 8000996:	4b5a      	ldr	r3, [pc, #360]	; (8000b00 <planeBoing+0x170>)
 8000998:	781b      	ldrb	r3, [r3, #0]
 800099a:	2b00      	cmp	r3, #0
 800099c:	d05a      	beq.n	8000a54 <planeBoing+0xc4>
    clearCube();
 800099e:	f001 fbad 	bl	80020fc <clearCube>
    uint8_t axis = rand() % 3;
 80009a2:	f004 fa95 	bl	8004ed0 <rand>
 80009a6:	4601      	mov	r1, r0
 80009a8:	4b56      	ldr	r3, [pc, #344]	; (8000b04 <planeBoing+0x174>)
 80009aa:	fb83 3201 	smull	r3, r2, r3, r1
 80009ae:	17cb      	asrs	r3, r1, #31
 80009b0:	1ad2      	subs	r2, r2, r3
 80009b2:	4613      	mov	r3, r2
 80009b4:	005b      	lsls	r3, r3, #1
 80009b6:	4413      	add	r3, r2
 80009b8:	1aca      	subs	r2, r1, r3
 80009ba:	4613      	mov	r3, r2
 80009bc:	71fb      	strb	r3, [r7, #7]
    planePosition = (rand() % 2) * 7;
 80009be:	f004 fa87 	bl	8004ed0 <rand>
 80009c2:	4603      	mov	r3, r0
 80009c4:	2b00      	cmp	r3, #0
 80009c6:	f003 0301 	and.w	r3, r3, #1
 80009ca:	bfb8      	it	lt
 80009cc:	425b      	neglt	r3, r3
 80009ce:	b2db      	uxtb	r3, r3
 80009d0:	461a      	mov	r2, r3
 80009d2:	00d2      	lsls	r2, r2, #3
 80009d4:	1ad3      	subs	r3, r2, r3
 80009d6:	b2da      	uxtb	r2, r3
 80009d8:	4b4b      	ldr	r3, [pc, #300]	; (8000b08 <planeBoing+0x178>)
 80009da:	701a      	strb	r2, [r3, #0]
    setPlane(axis, planePosition);
 80009dc:	4b4a      	ldr	r3, [pc, #296]	; (8000b08 <planeBoing+0x178>)
 80009de:	781a      	ldrb	r2, [r3, #0]
 80009e0:	79fb      	ldrb	r3, [r7, #7]
 80009e2:	4611      	mov	r1, r2
 80009e4:	4618      	mov	r0, r3
 80009e6:	f001 f935 	bl	8001c54 <setPlane>
    if (axis == XAXIS) {
 80009ea:	79fb      	ldrb	r3, [r7, #7]
 80009ec:	2b00      	cmp	r3, #0
 80009ee:	d10b      	bne.n	8000a08 <planeBoing+0x78>
      if (planePosition == 0) {
 80009f0:	4b45      	ldr	r3, [pc, #276]	; (8000b08 <planeBoing+0x178>)
 80009f2:	781b      	ldrb	r3, [r3, #0]
 80009f4:	2b00      	cmp	r3, #0
 80009f6:	d103      	bne.n	8000a00 <planeBoing+0x70>
        planeDirection = POS_X;
 80009f8:	4b44      	ldr	r3, [pc, #272]	; (8000b0c <planeBoing+0x17c>)
 80009fa:	2200      	movs	r2, #0
 80009fc:	701a      	strb	r2, [r3, #0]
 80009fe:	e020      	b.n	8000a42 <planeBoing+0xb2>
      } else {
        planeDirection = NEG_X;
 8000a00:	4b42      	ldr	r3, [pc, #264]	; (8000b0c <planeBoing+0x17c>)
 8000a02:	2201      	movs	r2, #1
 8000a04:	701a      	strb	r2, [r3, #0]
 8000a06:	e01c      	b.n	8000a42 <planeBoing+0xb2>
      }
    } else if (axis == YAXIS) {
 8000a08:	79fb      	ldrb	r3, [r7, #7]
 8000a0a:	2b01      	cmp	r3, #1
 8000a0c:	d10b      	bne.n	8000a26 <planeBoing+0x96>
      if (planePosition == 0) {
 8000a0e:	4b3e      	ldr	r3, [pc, #248]	; (8000b08 <planeBoing+0x178>)
 8000a10:	781b      	ldrb	r3, [r3, #0]
 8000a12:	2b00      	cmp	r3, #0
 8000a14:	d103      	bne.n	8000a1e <planeBoing+0x8e>
        planeDirection = POS_Y;
 8000a16:	4b3d      	ldr	r3, [pc, #244]	; (8000b0c <planeBoing+0x17c>)
 8000a18:	2204      	movs	r2, #4
 8000a1a:	701a      	strb	r2, [r3, #0]
 8000a1c:	e011      	b.n	8000a42 <planeBoing+0xb2>
      } else {
        planeDirection = NEG_Y;
 8000a1e:	4b3b      	ldr	r3, [pc, #236]	; (8000b0c <planeBoing+0x17c>)
 8000a20:	2205      	movs	r2, #5
 8000a22:	701a      	strb	r2, [r3, #0]
 8000a24:	e00d      	b.n	8000a42 <planeBoing+0xb2>
      }
    } else if (axis == ZAXIS) {
 8000a26:	79fb      	ldrb	r3, [r7, #7]
 8000a28:	2b02      	cmp	r3, #2
 8000a2a:	d10a      	bne.n	8000a42 <planeBoing+0xb2>
      if (planePosition == 0) {
 8000a2c:	4b36      	ldr	r3, [pc, #216]	; (8000b08 <planeBoing+0x178>)
 8000a2e:	781b      	ldrb	r3, [r3, #0]
 8000a30:	2b00      	cmp	r3, #0
 8000a32:	d103      	bne.n	8000a3c <planeBoing+0xac>
        planeDirection = POS_Z;
 8000a34:	4b35      	ldr	r3, [pc, #212]	; (8000b0c <planeBoing+0x17c>)
 8000a36:	2202      	movs	r2, #2
 8000a38:	701a      	strb	r2, [r3, #0]
 8000a3a:	e002      	b.n	8000a42 <planeBoing+0xb2>
      } else {
        planeDirection = NEG_Z;
 8000a3c:	4b33      	ldr	r3, [pc, #204]	; (8000b0c <planeBoing+0x17c>)
 8000a3e:	2203      	movs	r2, #3
 8000a40:	701a      	strb	r2, [r3, #0]
      }
    }
    timer = 0;
 8000a42:	4b33      	ldr	r3, [pc, #204]	; (8000b10 <planeBoing+0x180>)
 8000a44:	2200      	movs	r2, #0
 8000a46:	801a      	strh	r2, [r3, #0]
    looped = 0;
 8000a48:	4b32      	ldr	r3, [pc, #200]	; (8000b14 <planeBoing+0x184>)
 8000a4a:	2200      	movs	r2, #0
 8000a4c:	701a      	strb	r2, [r3, #0]
    loading = 0;
 8000a4e:	4b2c      	ldr	r3, [pc, #176]	; (8000b00 <planeBoing+0x170>)
 8000a50:	2200      	movs	r2, #0
 8000a52:	701a      	strb	r2, [r3, #0]
  }

  timer++;
 8000a54:	4b2e      	ldr	r3, [pc, #184]	; (8000b10 <planeBoing+0x180>)
 8000a56:	881b      	ldrh	r3, [r3, #0]
 8000a58:	3301      	adds	r3, #1
 8000a5a:	b29a      	uxth	r2, r3
 8000a5c:	4b2c      	ldr	r3, [pc, #176]	; (8000b10 <planeBoing+0x180>)
 8000a5e:	801a      	strh	r2, [r3, #0]
  if (timer > PLANE_BOING_TIME) {
 8000a60:	4b2b      	ldr	r3, [pc, #172]	; (8000b10 <planeBoing+0x180>)
 8000a62:	881b      	ldrh	r3, [r3, #0]
 8000a64:	f648 72fc 	movw	r2, #36860	; 0x8ffc
 8000a68:	4293      	cmp	r3, r2
 8000a6a:	d945      	bls.n	8000af8 <planeBoing+0x168>
    timer = 0;
 8000a6c:	4b28      	ldr	r3, [pc, #160]	; (8000b10 <planeBoing+0x180>)
 8000a6e:	2200      	movs	r2, #0
 8000a70:	801a      	strh	r2, [r3, #0]
    shift(planeDirection);
 8000a72:	4b26      	ldr	r3, [pc, #152]	; (8000b0c <planeBoing+0x17c>)
 8000a74:	781b      	ldrb	r3, [r3, #0]
 8000a76:	4618      	mov	r0, r3
 8000a78:	f001 f928 	bl	8001ccc <shift>
    if (planeDirection % 2 == 0) {
 8000a7c:	4b23      	ldr	r3, [pc, #140]	; (8000b0c <planeBoing+0x17c>)
 8000a7e:	781b      	ldrb	r3, [r3, #0]
 8000a80:	f003 0301 	and.w	r3, r3, #1
 8000a84:	b2db      	uxtb	r3, r3
 8000a86:	2b00      	cmp	r3, #0
 8000a88:	d11b      	bne.n	8000ac2 <planeBoing+0x132>
      planePosition++;
 8000a8a:	4b1f      	ldr	r3, [pc, #124]	; (8000b08 <planeBoing+0x178>)
 8000a8c:	781b      	ldrb	r3, [r3, #0]
 8000a8e:	3301      	adds	r3, #1
 8000a90:	b2da      	uxtb	r2, r3
 8000a92:	4b1d      	ldr	r3, [pc, #116]	; (8000b08 <planeBoing+0x178>)
 8000a94:	701a      	strb	r2, [r3, #0]
      if (planePosition == 7) {
 8000a96:	4b1c      	ldr	r3, [pc, #112]	; (8000b08 <planeBoing+0x178>)
 8000a98:	781b      	ldrb	r3, [r3, #0]
 8000a9a:	2b07      	cmp	r3, #7
 8000a9c:	d12c      	bne.n	8000af8 <planeBoing+0x168>
        if (looped != 0) {
 8000a9e:	4b1d      	ldr	r3, [pc, #116]	; (8000b14 <planeBoing+0x184>)
 8000aa0:	781b      	ldrb	r3, [r3, #0]
 8000aa2:	2b00      	cmp	r3, #0
 8000aa4:	d003      	beq.n	8000aae <planeBoing+0x11e>
          loading = 1;
 8000aa6:	4b16      	ldr	r3, [pc, #88]	; (8000b00 <planeBoing+0x170>)
 8000aa8:	2201      	movs	r2, #1
 8000aaa:	701a      	strb	r2, [r3, #0]
          looped = 1;
        }
      }
    }
  }
} //end planeBoing()
 8000aac:	e024      	b.n	8000af8 <planeBoing+0x168>
          planeDirection++;
 8000aae:	4b17      	ldr	r3, [pc, #92]	; (8000b0c <planeBoing+0x17c>)
 8000ab0:	781b      	ldrb	r3, [r3, #0]
 8000ab2:	3301      	adds	r3, #1
 8000ab4:	b2da      	uxtb	r2, r3
 8000ab6:	4b15      	ldr	r3, [pc, #84]	; (8000b0c <planeBoing+0x17c>)
 8000ab8:	701a      	strb	r2, [r3, #0]
          looped = 1;
 8000aba:	4b16      	ldr	r3, [pc, #88]	; (8000b14 <planeBoing+0x184>)
 8000abc:	2201      	movs	r2, #1
 8000abe:	701a      	strb	r2, [r3, #0]
} //end planeBoing()
 8000ac0:	e01a      	b.n	8000af8 <planeBoing+0x168>
      planePosition--;
 8000ac2:	4b11      	ldr	r3, [pc, #68]	; (8000b08 <planeBoing+0x178>)
 8000ac4:	781b      	ldrb	r3, [r3, #0]
 8000ac6:	3b01      	subs	r3, #1
 8000ac8:	b2da      	uxtb	r2, r3
 8000aca:	4b0f      	ldr	r3, [pc, #60]	; (8000b08 <planeBoing+0x178>)
 8000acc:	701a      	strb	r2, [r3, #0]
      if (planePosition == 0) {
 8000ace:	4b0e      	ldr	r3, [pc, #56]	; (8000b08 <planeBoing+0x178>)
 8000ad0:	781b      	ldrb	r3, [r3, #0]
 8000ad2:	2b00      	cmp	r3, #0
 8000ad4:	d110      	bne.n	8000af8 <planeBoing+0x168>
        if (looped != 0) {
 8000ad6:	4b0f      	ldr	r3, [pc, #60]	; (8000b14 <planeBoing+0x184>)
 8000ad8:	781b      	ldrb	r3, [r3, #0]
 8000ada:	2b00      	cmp	r3, #0
 8000adc:	d003      	beq.n	8000ae6 <planeBoing+0x156>
          loading = 1;
 8000ade:	4b08      	ldr	r3, [pc, #32]	; (8000b00 <planeBoing+0x170>)
 8000ae0:	2201      	movs	r2, #1
 8000ae2:	701a      	strb	r2, [r3, #0]
} //end planeBoing()
 8000ae4:	e008      	b.n	8000af8 <planeBoing+0x168>
          planeDirection--;
 8000ae6:	4b09      	ldr	r3, [pc, #36]	; (8000b0c <planeBoing+0x17c>)
 8000ae8:	781b      	ldrb	r3, [r3, #0]
 8000aea:	3b01      	subs	r3, #1
 8000aec:	b2da      	uxtb	r2, r3
 8000aee:	4b07      	ldr	r3, [pc, #28]	; (8000b0c <planeBoing+0x17c>)
 8000af0:	701a      	strb	r2, [r3, #0]
          looped = 1;
 8000af2:	4b08      	ldr	r3, [pc, #32]	; (8000b14 <planeBoing+0x184>)
 8000af4:	2201      	movs	r2, #1
 8000af6:	701a      	strb	r2, [r3, #0]
} //end planeBoing()
 8000af8:	bf00      	nop
 8000afa:	3708      	adds	r7, #8
 8000afc:	46bd      	mov	sp, r7
 8000afe:	bd80      	pop	{r7, pc}
 8000b00:	2000034c 	.word	0x2000034c
 8000b04:	55555556 	.word	0x55555556
 8000b08:	200000e6 	.word	0x200000e6
 8000b0c:	200000e7 	.word	0x200000e7
 8000b10:	200002ec 	.word	0x200002ec
 8000b14:	200000e8 	.word	0x200000e8

08000b18 <sendVoxels>:

void sendVoxels() {
 8000b18:	b580      	push	{r7, lr}
 8000b1a:	b082      	sub	sp, #8
 8000b1c:	af00      	add	r7, sp, #0
  if (loading != 0) {
 8000b1e:	4b66      	ldr	r3, [pc, #408]	; (8000cb8 <sendVoxels+0x1a0>)
 8000b20:	781b      	ldrb	r3, [r3, #0]
 8000b22:	2b00      	cmp	r3, #0
 8000b24:	d028      	beq.n	8000b78 <sendVoxels+0x60>
    clearCube();
 8000b26:	f001 fae9 	bl	80020fc <clearCube>
    for (uint8_t x = 0; x < 8; x++) {
 8000b2a:	2300      	movs	r3, #0
 8000b2c:	71fb      	strb	r3, [r7, #7]
 8000b2e:	e01d      	b.n	8000b6c <sendVoxels+0x54>
      for (uint8_t z = 0; z < 8; z++) {
 8000b30:	2300      	movs	r3, #0
 8000b32:	71bb      	strb	r3, [r7, #6]
 8000b34:	e014      	b.n	8000b60 <sendVoxels+0x48>
        setVoxel(x, (rand() % 2) * 7, z);
 8000b36:	f004 f9cb 	bl	8004ed0 <rand>
 8000b3a:	4603      	mov	r3, r0
 8000b3c:	2b00      	cmp	r3, #0
 8000b3e:	f003 0301 	and.w	r3, r3, #1
 8000b42:	bfb8      	it	lt
 8000b44:	425b      	neglt	r3, r3
 8000b46:	b2db      	uxtb	r3, r3
 8000b48:	461a      	mov	r2, r3
 8000b4a:	00d2      	lsls	r2, r2, #3
 8000b4c:	1ad3      	subs	r3, r2, r3
 8000b4e:	b2d9      	uxtb	r1, r3
 8000b50:	79ba      	ldrb	r2, [r7, #6]
 8000b52:	79fb      	ldrb	r3, [r7, #7]
 8000b54:	4618      	mov	r0, r3
 8000b56:	f000 fff1 	bl	8001b3c <setVoxel>
      for (uint8_t z = 0; z < 8; z++) {
 8000b5a:	79bb      	ldrb	r3, [r7, #6]
 8000b5c:	3301      	adds	r3, #1
 8000b5e:	71bb      	strb	r3, [r7, #6]
 8000b60:	79bb      	ldrb	r3, [r7, #6]
 8000b62:	2b07      	cmp	r3, #7
 8000b64:	d9e7      	bls.n	8000b36 <sendVoxels+0x1e>
    for (uint8_t x = 0; x < 8; x++) {
 8000b66:	79fb      	ldrb	r3, [r7, #7]
 8000b68:	3301      	adds	r3, #1
 8000b6a:	71fb      	strb	r3, [r7, #7]
 8000b6c:	79fb      	ldrb	r3, [r7, #7]
 8000b6e:	2b07      	cmp	r3, #7
 8000b70:	d9de      	bls.n	8000b30 <sendVoxels+0x18>
      }
    }
    loading = 0;
 8000b72:	4b51      	ldr	r3, [pc, #324]	; (8000cb8 <sendVoxels+0x1a0>)
 8000b74:	2200      	movs	r2, #0
 8000b76:	701a      	strb	r2, [r3, #0]
  }

  timer++;
 8000b78:	4b50      	ldr	r3, [pc, #320]	; (8000cbc <sendVoxels+0x1a4>)
 8000b7a:	881b      	ldrh	r3, [r3, #0]
 8000b7c:	3301      	adds	r3, #1
 8000b7e:	b29a      	uxth	r2, r3
 8000b80:	4b4e      	ldr	r3, [pc, #312]	; (8000cbc <sendVoxels+0x1a4>)
 8000b82:	801a      	strh	r2, [r3, #0]
  if (timer > SEND_VOXELS_TIME) {
 8000b84:	4b4d      	ldr	r3, [pc, #308]	; (8000cbc <sendVoxels+0x1a4>)
 8000b86:	881b      	ldrh	r3, [r3, #0]
 8000b88:	f648 72fc 	movw	r2, #36860	; 0x8ffc
 8000b8c:	4293      	cmp	r3, r2
 8000b8e:	f240 808f 	bls.w	8000cb0 <sendVoxels+0x198>
    timer = 0;
 8000b92:	4b4a      	ldr	r3, [pc, #296]	; (8000cbc <sendVoxels+0x1a4>)
 8000b94:	2200      	movs	r2, #0
 8000b96:	801a      	strh	r2, [r3, #0]
    if (!sending) {
 8000b98:	4b49      	ldr	r3, [pc, #292]	; (8000cc0 <sendVoxels+0x1a8>)
 8000b9a:	781b      	ldrb	r3, [r3, #0]
 8000b9c:	2b00      	cmp	r3, #0
 8000b9e:	d140      	bne.n	8000c22 <sendVoxels+0x10a>
      selX = rand() % 8;
 8000ba0:	f004 f996 	bl	8004ed0 <rand>
 8000ba4:	4603      	mov	r3, r0
 8000ba6:	425a      	negs	r2, r3
 8000ba8:	f003 0307 	and.w	r3, r3, #7
 8000bac:	f002 0207 	and.w	r2, r2, #7
 8000bb0:	bf58      	it	pl
 8000bb2:	4253      	negpl	r3, r2
 8000bb4:	b2da      	uxtb	r2, r3
 8000bb6:	4b43      	ldr	r3, [pc, #268]	; (8000cc4 <sendVoxels+0x1ac>)
 8000bb8:	701a      	strb	r2, [r3, #0]
      selZ = rand() % 8;
 8000bba:	f004 f989 	bl	8004ed0 <rand>
 8000bbe:	4603      	mov	r3, r0
 8000bc0:	425a      	negs	r2, r3
 8000bc2:	f003 0307 	and.w	r3, r3, #7
 8000bc6:	f002 0207 	and.w	r2, r2, #7
 8000bca:	bf58      	it	pl
 8000bcc:	4253      	negpl	r3, r2
 8000bce:	b2da      	uxtb	r2, r3
 8000bd0:	4b3d      	ldr	r3, [pc, #244]	; (8000cc8 <sendVoxels+0x1b0>)
 8000bd2:	701a      	strb	r2, [r3, #0]
      if (getVoxel(selX, 0, selZ)) {
 8000bd4:	4b3b      	ldr	r3, [pc, #236]	; (8000cc4 <sendVoxels+0x1ac>)
 8000bd6:	7818      	ldrb	r0, [r3, #0]
 8000bd8:	4b3b      	ldr	r3, [pc, #236]	; (8000cc8 <sendVoxels+0x1b0>)
 8000bda:	781b      	ldrb	r3, [r3, #0]
 8000bdc:	461a      	mov	r2, r3
 8000bde:	2100      	movs	r1, #0
 8000be0:	f001 f80c 	bl	8001bfc <getVoxel>
 8000be4:	4603      	mov	r3, r0
 8000be6:	2b00      	cmp	r3, #0
 8000be8:	d006      	beq.n	8000bf8 <sendVoxels+0xe0>
        selY = 0;
 8000bea:	4b38      	ldr	r3, [pc, #224]	; (8000ccc <sendVoxels+0x1b4>)
 8000bec:	2200      	movs	r2, #0
 8000bee:	701a      	strb	r2, [r3, #0]
        sendDirection = POS_Y;
 8000bf0:	4b37      	ldr	r3, [pc, #220]	; (8000cd0 <sendVoxels+0x1b8>)
 8000bf2:	2204      	movs	r2, #4
 8000bf4:	701a      	strb	r2, [r3, #0]
 8000bf6:	e010      	b.n	8000c1a <sendVoxels+0x102>
      } else if (getVoxel(selX, 7, selZ)) {
 8000bf8:	4b32      	ldr	r3, [pc, #200]	; (8000cc4 <sendVoxels+0x1ac>)
 8000bfa:	7818      	ldrb	r0, [r3, #0]
 8000bfc:	4b32      	ldr	r3, [pc, #200]	; (8000cc8 <sendVoxels+0x1b0>)
 8000bfe:	781b      	ldrb	r3, [r3, #0]
 8000c00:	461a      	mov	r2, r3
 8000c02:	2107      	movs	r1, #7
 8000c04:	f000 fffa 	bl	8001bfc <getVoxel>
 8000c08:	4603      	mov	r3, r0
 8000c0a:	2b00      	cmp	r3, #0
 8000c0c:	d005      	beq.n	8000c1a <sendVoxels+0x102>
        selY = 7;
 8000c0e:	4b2f      	ldr	r3, [pc, #188]	; (8000ccc <sendVoxels+0x1b4>)
 8000c10:	2207      	movs	r2, #7
 8000c12:	701a      	strb	r2, [r3, #0]
        sendDirection = NEG_Y;
 8000c14:	4b2e      	ldr	r3, [pc, #184]	; (8000cd0 <sendVoxels+0x1b8>)
 8000c16:	2205      	movs	r2, #5
 8000c18:	701a      	strb	r2, [r3, #0]
      }
      sending = 1;
 8000c1a:	4b29      	ldr	r3, [pc, #164]	; (8000cc0 <sendVoxels+0x1a8>)
 8000c1c:	2201      	movs	r2, #1
 8000c1e:	701a      	strb	r2, [r3, #0]
          sending = 0;
        }
      }
    }
  }
} //end sendVoxels()
 8000c20:	e046      	b.n	8000cb0 <sendVoxels+0x198>
      if (sendDirection == POS_Y) {
 8000c22:	4b2b      	ldr	r3, [pc, #172]	; (8000cd0 <sendVoxels+0x1b8>)
 8000c24:	781b      	ldrb	r3, [r3, #0]
 8000c26:	2b04      	cmp	r3, #4
 8000c28:	d121      	bne.n	8000c6e <sendVoxels+0x156>
        selY++;
 8000c2a:	4b28      	ldr	r3, [pc, #160]	; (8000ccc <sendVoxels+0x1b4>)
 8000c2c:	781b      	ldrb	r3, [r3, #0]
 8000c2e:	3301      	adds	r3, #1
 8000c30:	b2da      	uxtb	r2, r3
 8000c32:	4b26      	ldr	r3, [pc, #152]	; (8000ccc <sendVoxels+0x1b4>)
 8000c34:	701a      	strb	r2, [r3, #0]
        setVoxel(selX, selY, selZ);
 8000c36:	4b23      	ldr	r3, [pc, #140]	; (8000cc4 <sendVoxels+0x1ac>)
 8000c38:	7818      	ldrb	r0, [r3, #0]
 8000c3a:	4b24      	ldr	r3, [pc, #144]	; (8000ccc <sendVoxels+0x1b4>)
 8000c3c:	7819      	ldrb	r1, [r3, #0]
 8000c3e:	4b22      	ldr	r3, [pc, #136]	; (8000cc8 <sendVoxels+0x1b0>)
 8000c40:	781b      	ldrb	r3, [r3, #0]
 8000c42:	461a      	mov	r2, r3
 8000c44:	f000 ff7a 	bl	8001b3c <setVoxel>
        clearVoxel(selX, selY - 1, selZ);
 8000c48:	4b1e      	ldr	r3, [pc, #120]	; (8000cc4 <sendVoxels+0x1ac>)
 8000c4a:	7818      	ldrb	r0, [r3, #0]
 8000c4c:	4b1f      	ldr	r3, [pc, #124]	; (8000ccc <sendVoxels+0x1b4>)
 8000c4e:	781b      	ldrb	r3, [r3, #0]
 8000c50:	3b01      	subs	r3, #1
 8000c52:	b2d9      	uxtb	r1, r3
 8000c54:	4b1c      	ldr	r3, [pc, #112]	; (8000cc8 <sendVoxels+0x1b0>)
 8000c56:	781b      	ldrb	r3, [r3, #0]
 8000c58:	461a      	mov	r2, r3
 8000c5a:	f000 ff9f 	bl	8001b9c <clearVoxel>
        if (selY == 7) {
 8000c5e:	4b1b      	ldr	r3, [pc, #108]	; (8000ccc <sendVoxels+0x1b4>)
 8000c60:	781b      	ldrb	r3, [r3, #0]
 8000c62:	2b07      	cmp	r3, #7
 8000c64:	d124      	bne.n	8000cb0 <sendVoxels+0x198>
          sending = 0;
 8000c66:	4b16      	ldr	r3, [pc, #88]	; (8000cc0 <sendVoxels+0x1a8>)
 8000c68:	2200      	movs	r2, #0
 8000c6a:	701a      	strb	r2, [r3, #0]
} //end sendVoxels()
 8000c6c:	e020      	b.n	8000cb0 <sendVoxels+0x198>
        selY--;
 8000c6e:	4b17      	ldr	r3, [pc, #92]	; (8000ccc <sendVoxels+0x1b4>)
 8000c70:	781b      	ldrb	r3, [r3, #0]
 8000c72:	3b01      	subs	r3, #1
 8000c74:	b2da      	uxtb	r2, r3
 8000c76:	4b15      	ldr	r3, [pc, #84]	; (8000ccc <sendVoxels+0x1b4>)
 8000c78:	701a      	strb	r2, [r3, #0]
        setVoxel(selX, selY, selZ);
 8000c7a:	4b12      	ldr	r3, [pc, #72]	; (8000cc4 <sendVoxels+0x1ac>)
 8000c7c:	7818      	ldrb	r0, [r3, #0]
 8000c7e:	4b13      	ldr	r3, [pc, #76]	; (8000ccc <sendVoxels+0x1b4>)
 8000c80:	7819      	ldrb	r1, [r3, #0]
 8000c82:	4b11      	ldr	r3, [pc, #68]	; (8000cc8 <sendVoxels+0x1b0>)
 8000c84:	781b      	ldrb	r3, [r3, #0]
 8000c86:	461a      	mov	r2, r3
 8000c88:	f000 ff58 	bl	8001b3c <setVoxel>
        clearVoxel(selX, selY + 1, selZ);
 8000c8c:	4b0d      	ldr	r3, [pc, #52]	; (8000cc4 <sendVoxels+0x1ac>)
 8000c8e:	7818      	ldrb	r0, [r3, #0]
 8000c90:	4b0e      	ldr	r3, [pc, #56]	; (8000ccc <sendVoxels+0x1b4>)
 8000c92:	781b      	ldrb	r3, [r3, #0]
 8000c94:	3301      	adds	r3, #1
 8000c96:	b2d9      	uxtb	r1, r3
 8000c98:	4b0b      	ldr	r3, [pc, #44]	; (8000cc8 <sendVoxels+0x1b0>)
 8000c9a:	781b      	ldrb	r3, [r3, #0]
 8000c9c:	461a      	mov	r2, r3
 8000c9e:	f000 ff7d 	bl	8001b9c <clearVoxel>
        if (selY == 0) {
 8000ca2:	4b0a      	ldr	r3, [pc, #40]	; (8000ccc <sendVoxels+0x1b4>)
 8000ca4:	781b      	ldrb	r3, [r3, #0]
 8000ca6:	2b00      	cmp	r3, #0
 8000ca8:	d102      	bne.n	8000cb0 <sendVoxels+0x198>
          sending = 0;
 8000caa:	4b05      	ldr	r3, [pc, #20]	; (8000cc0 <sendVoxels+0x1a8>)
 8000cac:	2200      	movs	r2, #0
 8000cae:	701a      	strb	r2, [r3, #0]
} //end sendVoxels()
 8000cb0:	bf00      	nop
 8000cb2:	3708      	adds	r7, #8
 8000cb4:	46bd      	mov	sp, r7
 8000cb6:	bd80      	pop	{r7, pc}
 8000cb8:	2000034c 	.word	0x2000034c
 8000cbc:	200002ec 	.word	0x200002ec
 8000cc0:	200000ed 	.word	0x200000ed
 8000cc4:	200000e9 	.word	0x200000e9
 8000cc8:	200000eb 	.word	0x200000eb
 8000ccc:	200000ea 	.word	0x200000ea
 8000cd0:	200000ec 	.word	0x200000ec

08000cd4 <woopWoop>:

void woopWoop() {
 8000cd4:	b580      	push	{r7, lr}
 8000cd6:	af00      	add	r7, sp, #0
  if (loading) {
 8000cd8:	4b2c      	ldr	r3, [pc, #176]	; (8000d8c <woopWoop+0xb8>)
 8000cda:	781b      	ldrb	r3, [r3, #0]
 8000cdc:	2b00      	cmp	r3, #0
 8000cde:	d00a      	beq.n	8000cf6 <woopWoop+0x22>
    clearCube();
 8000ce0:	f001 fa0c 	bl	80020fc <clearCube>
    cubeSize = 2;
 8000ce4:	4b2a      	ldr	r3, [pc, #168]	; (8000d90 <woopWoop+0xbc>)
 8000ce6:	2202      	movs	r2, #2
 8000ce8:	701a      	strb	r2, [r3, #0]
    cubeExpanding = 1;
 8000cea:	4b2a      	ldr	r3, [pc, #168]	; (8000d94 <woopWoop+0xc0>)
 8000cec:	2201      	movs	r2, #1
 8000cee:	701a      	strb	r2, [r3, #0]
    loading = 0;
 8000cf0:	4b26      	ldr	r3, [pc, #152]	; (8000d8c <woopWoop+0xb8>)
 8000cf2:	2200      	movs	r2, #0
 8000cf4:	701a      	strb	r2, [r3, #0]
  }

  timer++;
 8000cf6:	4b28      	ldr	r3, [pc, #160]	; (8000d98 <woopWoop+0xc4>)
 8000cf8:	881b      	ldrh	r3, [r3, #0]
 8000cfa:	3301      	adds	r3, #1
 8000cfc:	b29a      	uxth	r2, r3
 8000cfe:	4b26      	ldr	r3, [pc, #152]	; (8000d98 <woopWoop+0xc4>)
 8000d00:	801a      	strh	r2, [r3, #0]
  if (timer > WOOP_WOOP_TIME) {
 8000d02:	4b25      	ldr	r3, [pc, #148]	; (8000d98 <woopWoop+0xc4>)
 8000d04:	881b      	ldrh	r3, [r3, #0]
 8000d06:	f648 72fc 	movw	r2, #36860	; 0x8ffc
 8000d0a:	4293      	cmp	r3, r2
 8000d0c:	d93c      	bls.n	8000d88 <woopWoop+0xb4>
    timer = 0;
 8000d0e:	4b22      	ldr	r3, [pc, #136]	; (8000d98 <woopWoop+0xc4>)
 8000d10:	2200      	movs	r2, #0
 8000d12:	801a      	strh	r2, [r3, #0]
    if (cubeExpanding) {
 8000d14:	4b1f      	ldr	r3, [pc, #124]	; (8000d94 <woopWoop+0xc0>)
 8000d16:	781b      	ldrb	r3, [r3, #0]
 8000d18:	2b00      	cmp	r3, #0
 8000d1a:	d00d      	beq.n	8000d38 <woopWoop+0x64>
      cubeSize += 2;
 8000d1c:	4b1c      	ldr	r3, [pc, #112]	; (8000d90 <woopWoop+0xbc>)
 8000d1e:	781b      	ldrb	r3, [r3, #0]
 8000d20:	3302      	adds	r3, #2
 8000d22:	b2da      	uxtb	r2, r3
 8000d24:	4b1a      	ldr	r3, [pc, #104]	; (8000d90 <woopWoop+0xbc>)
 8000d26:	701a      	strb	r2, [r3, #0]
      if (cubeSize == 8) {
 8000d28:	4b19      	ldr	r3, [pc, #100]	; (8000d90 <woopWoop+0xbc>)
 8000d2a:	781b      	ldrb	r3, [r3, #0]
 8000d2c:	2b08      	cmp	r3, #8
 8000d2e:	d110      	bne.n	8000d52 <woopWoop+0x7e>
        cubeExpanding = 0;
 8000d30:	4b18      	ldr	r3, [pc, #96]	; (8000d94 <woopWoop+0xc0>)
 8000d32:	2200      	movs	r2, #0
 8000d34:	701a      	strb	r2, [r3, #0]
 8000d36:	e00c      	b.n	8000d52 <woopWoop+0x7e>
      }
    } else {
      cubeSize -= 2;
 8000d38:	4b15      	ldr	r3, [pc, #84]	; (8000d90 <woopWoop+0xbc>)
 8000d3a:	781b      	ldrb	r3, [r3, #0]
 8000d3c:	3b02      	subs	r3, #2
 8000d3e:	b2da      	uxtb	r2, r3
 8000d40:	4b13      	ldr	r3, [pc, #76]	; (8000d90 <woopWoop+0xbc>)
 8000d42:	701a      	strb	r2, [r3, #0]
      if (cubeSize == 2) {
 8000d44:	4b12      	ldr	r3, [pc, #72]	; (8000d90 <woopWoop+0xbc>)
 8000d46:	781b      	ldrb	r3, [r3, #0]
 8000d48:	2b02      	cmp	r3, #2
 8000d4a:	d102      	bne.n	8000d52 <woopWoop+0x7e>
        cubeExpanding = 1;
 8000d4c:	4b11      	ldr	r3, [pc, #68]	; (8000d94 <woopWoop+0xc0>)
 8000d4e:	2201      	movs	r2, #1
 8000d50:	701a      	strb	r2, [r3, #0]
      }
    }
    clearCube();
 8000d52:	f001 f9d3 	bl	80020fc <clearCube>
    drawCube(4 - cubeSize / 2, 4 - cubeSize / 2, 4 - cubeSize / 2, cubeSize);
 8000d56:	4b0e      	ldr	r3, [pc, #56]	; (8000d90 <woopWoop+0xbc>)
 8000d58:	781b      	ldrb	r3, [r3, #0]
 8000d5a:	085b      	lsrs	r3, r3, #1
 8000d5c:	b2db      	uxtb	r3, r3
 8000d5e:	f1c3 0304 	rsb	r3, r3, #4
 8000d62:	b2d8      	uxtb	r0, r3
 8000d64:	4b0a      	ldr	r3, [pc, #40]	; (8000d90 <woopWoop+0xbc>)
 8000d66:	781b      	ldrb	r3, [r3, #0]
 8000d68:	085b      	lsrs	r3, r3, #1
 8000d6a:	b2db      	uxtb	r3, r3
 8000d6c:	f1c3 0304 	rsb	r3, r3, #4
 8000d70:	b2d9      	uxtb	r1, r3
 8000d72:	4b07      	ldr	r3, [pc, #28]	; (8000d90 <woopWoop+0xbc>)
 8000d74:	781b      	ldrb	r3, [r3, #0]
 8000d76:	085b      	lsrs	r3, r3, #1
 8000d78:	b2db      	uxtb	r3, r3
 8000d7a:	f1c3 0304 	rsb	r3, r3, #4
 8000d7e:	b2da      	uxtb	r2, r3
 8000d80:	4b03      	ldr	r3, [pc, #12]	; (8000d90 <woopWoop+0xbc>)
 8000d82:	781b      	ldrb	r3, [r3, #0]
 8000d84:	f001 f8d0 	bl	8001f28 <drawCube>
  }
} //end woopWoop()
 8000d88:	bf00      	nop
 8000d8a:	bd80      	pop	{r7, pc}
 8000d8c:	2000034c 	.word	0x2000034c
 8000d90:	200000ee 	.word	0x200000ee
 8000d94:	20000052 	.word	0x20000052
 8000d98:	200002ec 	.word	0x200002ec

08000d9c <glow>:

void glow() {
 8000d9c:	b580      	push	{r7, lr}
 8000d9e:	af00      	add	r7, sp, #0
  if (loading) {
 8000da0:	4b68      	ldr	r3, [pc, #416]	; (8000f44 <glow+0x1a8>)
 8000da2:	781b      	ldrb	r3, [r3, #0]
 8000da4:	2b00      	cmp	r3, #0
 8000da6:	d00a      	beq.n	8000dbe <glow+0x22>
    clearCube();
 8000da8:	f001 f9a8 	bl	80020fc <clearCube>
    glowCount = 0;
 8000dac:	4b66      	ldr	r3, [pc, #408]	; (8000f48 <glow+0x1ac>)
 8000dae:	2200      	movs	r2, #0
 8000db0:	801a      	strh	r2, [r3, #0]
    glowing = 1;
 8000db2:	4b66      	ldr	r3, [pc, #408]	; (8000f4c <glow+0x1b0>)
 8000db4:	2201      	movs	r2, #1
 8000db6:	701a      	strb	r2, [r3, #0]
    loading = 0;
 8000db8:	4b62      	ldr	r3, [pc, #392]	; (8000f44 <glow+0x1a8>)
 8000dba:	2200      	movs	r2, #0
 8000dbc:	701a      	strb	r2, [r3, #0]
  }

  timer++;
 8000dbe:	4b64      	ldr	r3, [pc, #400]	; (8000f50 <glow+0x1b4>)
 8000dc0:	881b      	ldrh	r3, [r3, #0]
 8000dc2:	3301      	adds	r3, #1
 8000dc4:	b29a      	uxth	r2, r3
 8000dc6:	4b62      	ldr	r3, [pc, #392]	; (8000f50 <glow+0x1b4>)
 8000dc8:	801a      	strh	r2, [r3, #0]
  if (timer > GLOW_TIME) {
 8000dca:	4b61      	ldr	r3, [pc, #388]	; (8000f50 <glow+0x1b4>)
 8000dcc:	881b      	ldrh	r3, [r3, #0]
 8000dce:	f648 72fc 	movw	r2, #36860	; 0x8ffc
 8000dd2:	4293      	cmp	r3, r2
 8000dd4:	f240 80b4 	bls.w	8000f40 <glow+0x1a4>
    timer = 0;
 8000dd8:	4b5d      	ldr	r3, [pc, #372]	; (8000f50 <glow+0x1b4>)
 8000dda:	2200      	movs	r2, #0
 8000ddc:	801a      	strh	r2, [r3, #0]
    if (glowing) {
 8000dde:	4b5b      	ldr	r3, [pc, #364]	; (8000f4c <glow+0x1b0>)
 8000de0:	781b      	ldrb	r3, [r3, #0]
 8000de2:	2b00      	cmp	r3, #0
 8000de4:	d05c      	beq.n	8000ea0 <glow+0x104>
      if (glowCount < 448) {
 8000de6:	4b58      	ldr	r3, [pc, #352]	; (8000f48 <glow+0x1ac>)
 8000de8:	881b      	ldrh	r3, [r3, #0]
 8000dea:	f5b3 7fe0 	cmp.w	r3, #448	; 0x1c0
 8000dee:	d242      	bcs.n	8000e76 <glow+0xda>
        do {
        	selX = rand() % 8;
 8000df0:	f004 f86e 	bl	8004ed0 <rand>
 8000df4:	4603      	mov	r3, r0
 8000df6:	425a      	negs	r2, r3
 8000df8:	f003 0307 	and.w	r3, r3, #7
 8000dfc:	f002 0207 	and.w	r2, r2, #7
 8000e00:	bf58      	it	pl
 8000e02:	4253      	negpl	r3, r2
 8000e04:	b2da      	uxtb	r2, r3
 8000e06:	4b53      	ldr	r3, [pc, #332]	; (8000f54 <glow+0x1b8>)
 8000e08:	701a      	strb	r2, [r3, #0]
        	selY = rand() % 8;
 8000e0a:	f004 f861 	bl	8004ed0 <rand>
 8000e0e:	4603      	mov	r3, r0
 8000e10:	425a      	negs	r2, r3
 8000e12:	f003 0307 	and.w	r3, r3, #7
 8000e16:	f002 0207 	and.w	r2, r2, #7
 8000e1a:	bf58      	it	pl
 8000e1c:	4253      	negpl	r3, r2
 8000e1e:	b2da      	uxtb	r2, r3
 8000e20:	4b4d      	ldr	r3, [pc, #308]	; (8000f58 <glow+0x1bc>)
 8000e22:	701a      	strb	r2, [r3, #0]
        	selZ = rand() % 8;
 8000e24:	f004 f854 	bl	8004ed0 <rand>
 8000e28:	4603      	mov	r3, r0
 8000e2a:	425a      	negs	r2, r3
 8000e2c:	f003 0307 	and.w	r3, r3, #7
 8000e30:	f002 0207 	and.w	r2, r2, #7
 8000e34:	bf58      	it	pl
 8000e36:	4253      	negpl	r3, r2
 8000e38:	b2da      	uxtb	r2, r3
 8000e3a:	4b48      	ldr	r3, [pc, #288]	; (8000f5c <glow+0x1c0>)
 8000e3c:	701a      	strb	r2, [r3, #0]
        } while (getVoxel(selX, selY, selZ));
 8000e3e:	4b45      	ldr	r3, [pc, #276]	; (8000f54 <glow+0x1b8>)
 8000e40:	7818      	ldrb	r0, [r3, #0]
 8000e42:	4b45      	ldr	r3, [pc, #276]	; (8000f58 <glow+0x1bc>)
 8000e44:	7819      	ldrb	r1, [r3, #0]
 8000e46:	4b45      	ldr	r3, [pc, #276]	; (8000f5c <glow+0x1c0>)
 8000e48:	781b      	ldrb	r3, [r3, #0]
 8000e4a:	461a      	mov	r2, r3
 8000e4c:	f000 fed6 	bl	8001bfc <getVoxel>
 8000e50:	4603      	mov	r3, r0
 8000e52:	2b00      	cmp	r3, #0
 8000e54:	d1cc      	bne.n	8000df0 <glow+0x54>
        setVoxel(selX, selY, selZ);
 8000e56:	4b3f      	ldr	r3, [pc, #252]	; (8000f54 <glow+0x1b8>)
 8000e58:	7818      	ldrb	r0, [r3, #0]
 8000e5a:	4b3f      	ldr	r3, [pc, #252]	; (8000f58 <glow+0x1bc>)
 8000e5c:	7819      	ldrb	r1, [r3, #0]
 8000e5e:	4b3f      	ldr	r3, [pc, #252]	; (8000f5c <glow+0x1c0>)
 8000e60:	781b      	ldrb	r3, [r3, #0]
 8000e62:	461a      	mov	r2, r3
 8000e64:	f000 fe6a 	bl	8001b3c <setVoxel>
        glowCount++;
 8000e68:	4b37      	ldr	r3, [pc, #220]	; (8000f48 <glow+0x1ac>)
 8000e6a:	881b      	ldrh	r3, [r3, #0]
 8000e6c:	3301      	adds	r3, #1
 8000e6e:	b29a      	uxth	r2, r3
 8000e70:	4b35      	ldr	r3, [pc, #212]	; (8000f48 <glow+0x1ac>)
 8000e72:	801a      	strh	r2, [r3, #0]
        glowing = 1;
        glowCount = 0;
      }
    }
  }
} //end glow()
 8000e74:	e064      	b.n	8000f40 <glow+0x1a4>
      } else if (glowCount < 512) {
 8000e76:	4b34      	ldr	r3, [pc, #208]	; (8000f48 <glow+0x1ac>)
 8000e78:	881b      	ldrh	r3, [r3, #0]
 8000e7a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8000e7e:	d208      	bcs.n	8000e92 <glow+0xf6>
        lightCube();
 8000e80:	f001 f918 	bl	80020b4 <lightCube>
        glowCount++;
 8000e84:	4b30      	ldr	r3, [pc, #192]	; (8000f48 <glow+0x1ac>)
 8000e86:	881b      	ldrh	r3, [r3, #0]
 8000e88:	3301      	adds	r3, #1
 8000e8a:	b29a      	uxth	r2, r3
 8000e8c:	4b2e      	ldr	r3, [pc, #184]	; (8000f48 <glow+0x1ac>)
 8000e8e:	801a      	strh	r2, [r3, #0]
} //end glow()
 8000e90:	e056      	b.n	8000f40 <glow+0x1a4>
        glowing = 0;
 8000e92:	4b2e      	ldr	r3, [pc, #184]	; (8000f4c <glow+0x1b0>)
 8000e94:	2200      	movs	r2, #0
 8000e96:	701a      	strb	r2, [r3, #0]
        glowCount = 0;
 8000e98:	4b2b      	ldr	r3, [pc, #172]	; (8000f48 <glow+0x1ac>)
 8000e9a:	2200      	movs	r2, #0
 8000e9c:	801a      	strh	r2, [r3, #0]
} //end glow()
 8000e9e:	e04f      	b.n	8000f40 <glow+0x1a4>
      if (glowCount < 448) {
 8000ea0:	4b29      	ldr	r3, [pc, #164]	; (8000f48 <glow+0x1ac>)
 8000ea2:	881b      	ldrh	r3, [r3, #0]
 8000ea4:	f5b3 7fe0 	cmp.w	r3, #448	; 0x1c0
 8000ea8:	d242      	bcs.n	8000f30 <glow+0x194>
          selX = rand() % 8;
 8000eaa:	f004 f811 	bl	8004ed0 <rand>
 8000eae:	4603      	mov	r3, r0
 8000eb0:	425a      	negs	r2, r3
 8000eb2:	f003 0307 	and.w	r3, r3, #7
 8000eb6:	f002 0207 	and.w	r2, r2, #7
 8000eba:	bf58      	it	pl
 8000ebc:	4253      	negpl	r3, r2
 8000ebe:	b2da      	uxtb	r2, r3
 8000ec0:	4b24      	ldr	r3, [pc, #144]	; (8000f54 <glow+0x1b8>)
 8000ec2:	701a      	strb	r2, [r3, #0]
          selY = rand() % 8;
 8000ec4:	f004 f804 	bl	8004ed0 <rand>
 8000ec8:	4603      	mov	r3, r0
 8000eca:	425a      	negs	r2, r3
 8000ecc:	f003 0307 	and.w	r3, r3, #7
 8000ed0:	f002 0207 	and.w	r2, r2, #7
 8000ed4:	bf58      	it	pl
 8000ed6:	4253      	negpl	r3, r2
 8000ed8:	b2da      	uxtb	r2, r3
 8000eda:	4b1f      	ldr	r3, [pc, #124]	; (8000f58 <glow+0x1bc>)
 8000edc:	701a      	strb	r2, [r3, #0]
          selZ = rand() % 8;
 8000ede:	f003 fff7 	bl	8004ed0 <rand>
 8000ee2:	4603      	mov	r3, r0
 8000ee4:	425a      	negs	r2, r3
 8000ee6:	f003 0307 	and.w	r3, r3, #7
 8000eea:	f002 0207 	and.w	r2, r2, #7
 8000eee:	bf58      	it	pl
 8000ef0:	4253      	negpl	r3, r2
 8000ef2:	b2da      	uxtb	r2, r3
 8000ef4:	4b19      	ldr	r3, [pc, #100]	; (8000f5c <glow+0x1c0>)
 8000ef6:	701a      	strb	r2, [r3, #0]
        } while (!getVoxel(selX, selY, selZ));
 8000ef8:	4b16      	ldr	r3, [pc, #88]	; (8000f54 <glow+0x1b8>)
 8000efa:	7818      	ldrb	r0, [r3, #0]
 8000efc:	4b16      	ldr	r3, [pc, #88]	; (8000f58 <glow+0x1bc>)
 8000efe:	7819      	ldrb	r1, [r3, #0]
 8000f00:	4b16      	ldr	r3, [pc, #88]	; (8000f5c <glow+0x1c0>)
 8000f02:	781b      	ldrb	r3, [r3, #0]
 8000f04:	461a      	mov	r2, r3
 8000f06:	f000 fe79 	bl	8001bfc <getVoxel>
 8000f0a:	4603      	mov	r3, r0
 8000f0c:	2b00      	cmp	r3, #0
 8000f0e:	d0cc      	beq.n	8000eaa <glow+0x10e>
        clearVoxel(selX, selY, selZ);
 8000f10:	4b10      	ldr	r3, [pc, #64]	; (8000f54 <glow+0x1b8>)
 8000f12:	7818      	ldrb	r0, [r3, #0]
 8000f14:	4b10      	ldr	r3, [pc, #64]	; (8000f58 <glow+0x1bc>)
 8000f16:	7819      	ldrb	r1, [r3, #0]
 8000f18:	4b10      	ldr	r3, [pc, #64]	; (8000f5c <glow+0x1c0>)
 8000f1a:	781b      	ldrb	r3, [r3, #0]
 8000f1c:	461a      	mov	r2, r3
 8000f1e:	f000 fe3d 	bl	8001b9c <clearVoxel>
        glowCount++;
 8000f22:	4b09      	ldr	r3, [pc, #36]	; (8000f48 <glow+0x1ac>)
 8000f24:	881b      	ldrh	r3, [r3, #0]
 8000f26:	3301      	adds	r3, #1
 8000f28:	b29a      	uxth	r2, r3
 8000f2a:	4b07      	ldr	r3, [pc, #28]	; (8000f48 <glow+0x1ac>)
 8000f2c:	801a      	strh	r2, [r3, #0]
} //end glow()
 8000f2e:	e007      	b.n	8000f40 <glow+0x1a4>
        clearCube();
 8000f30:	f001 f8e4 	bl	80020fc <clearCube>
        glowing = 1;
 8000f34:	4b05      	ldr	r3, [pc, #20]	; (8000f4c <glow+0x1b0>)
 8000f36:	2201      	movs	r2, #1
 8000f38:	701a      	strb	r2, [r3, #0]
        glowCount = 0;
 8000f3a:	4b03      	ldr	r3, [pc, #12]	; (8000f48 <glow+0x1ac>)
 8000f3c:	2200      	movs	r2, #0
 8000f3e:	801a      	strh	r2, [r3, #0]
} //end glow()
 8000f40:	bf00      	nop
 8000f42:	bd80      	pop	{r7, pc}
 8000f44:	2000034c 	.word	0x2000034c
 8000f48:	200000f0 	.word	0x200000f0
 8000f4c:	2000034a 	.word	0x2000034a
 8000f50:	200002ec 	.word	0x200002ec
 8000f54:	200000e9 	.word	0x200000e9
 8000f58:	200000ea 	.word	0x200000ea
 8000f5c:	200000eb 	.word	0x200000eb

08000f60 <text>:

void text(char string[], uint8_t len) {
 8000f60:	b580      	push	{r7, lr}
 8000f62:	b084      	sub	sp, #16
 8000f64:	af00      	add	r7, sp, #0
 8000f66:	6078      	str	r0, [r7, #4]
 8000f68:	460b      	mov	r3, r1
 8000f6a:	70fb      	strb	r3, [r7, #3]
  if (loading) {
 8000f6c:	4b30      	ldr	r3, [pc, #192]	; (8001030 <text+0xd0>)
 8000f6e:	781b      	ldrb	r3, [r3, #0]
 8000f70:	2b00      	cmp	r3, #0
 8000f72:	d00a      	beq.n	8000f8a <text+0x2a>
    clearCube();
 8000f74:	f001 f8c2 	bl	80020fc <clearCube>
    charPosition = -1;
 8000f78:	4b2e      	ldr	r3, [pc, #184]	; (8001034 <text+0xd4>)
 8000f7a:	22ff      	movs	r2, #255	; 0xff
 8000f7c:	701a      	strb	r2, [r3, #0]
    charCounter = 0;
 8000f7e:	4b2e      	ldr	r3, [pc, #184]	; (8001038 <text+0xd8>)
 8000f80:	2200      	movs	r2, #0
 8000f82:	701a      	strb	r2, [r3, #0]
    loading = 0;
 8000f84:	4b2a      	ldr	r3, [pc, #168]	; (8001030 <text+0xd0>)
 8000f86:	2200      	movs	r2, #0
 8000f88:	701a      	strb	r2, [r3, #0]
  }
  timer++;
 8000f8a:	4b2c      	ldr	r3, [pc, #176]	; (800103c <text+0xdc>)
 8000f8c:	881b      	ldrh	r3, [r3, #0]
 8000f8e:	3301      	adds	r3, #1
 8000f90:	b29a      	uxth	r2, r3
 8000f92:	4b2a      	ldr	r3, [pc, #168]	; (800103c <text+0xdc>)
 8000f94:	801a      	strh	r2, [r3, #0]
  if (timer > TEXT_TIME) {
 8000f96:	4b29      	ldr	r3, [pc, #164]	; (800103c <text+0xdc>)
 8000f98:	881b      	ldrh	r3, [r3, #0]
 8000f9a:	f648 72fc 	movw	r2, #36860	; 0x8ffc
 8000f9e:	4293      	cmp	r3, r2
 8000fa0:	d941      	bls.n	8001026 <text+0xc6>
    timer = 0;
 8000fa2:	4b26      	ldr	r3, [pc, #152]	; (800103c <text+0xdc>)
 8000fa4:	2200      	movs	r2, #0
 8000fa6:	801a      	strh	r2, [r3, #0]

    shift(NEG_Z);
 8000fa8:	2003      	movs	r0, #3
 8000faa:	f000 fe8f 	bl	8001ccc <shift>
    charPosition++;
 8000fae:	4b21      	ldr	r3, [pc, #132]	; (8001034 <text+0xd4>)
 8000fb0:	781b      	ldrb	r3, [r3, #0]
 8000fb2:	3301      	adds	r3, #1
 8000fb4:	b2da      	uxtb	r2, r3
 8000fb6:	4b1f      	ldr	r3, [pc, #124]	; (8001034 <text+0xd4>)
 8000fb8:	701a      	strb	r2, [r3, #0]

    if (charPosition == 7) {
 8000fba:	4b1e      	ldr	r3, [pc, #120]	; (8001034 <text+0xd4>)
 8000fbc:	781b      	ldrb	r3, [r3, #0]
 8000fbe:	2b07      	cmp	r3, #7
 8000fc0:	d112      	bne.n	8000fe8 <text+0x88>
      charCounter++;
 8000fc2:	4b1d      	ldr	r3, [pc, #116]	; (8001038 <text+0xd8>)
 8000fc4:	781b      	ldrb	r3, [r3, #0]
 8000fc6:	3301      	adds	r3, #1
 8000fc8:	b2da      	uxtb	r2, r3
 8000fca:	4b1b      	ldr	r3, [pc, #108]	; (8001038 <text+0xd8>)
 8000fcc:	701a      	strb	r2, [r3, #0]
      if (charCounter > len - 1) {
 8000fce:	4b1a      	ldr	r3, [pc, #104]	; (8001038 <text+0xd8>)
 8000fd0:	781b      	ldrb	r3, [r3, #0]
 8000fd2:	461a      	mov	r2, r3
 8000fd4:	78fb      	ldrb	r3, [r7, #3]
 8000fd6:	3b01      	subs	r3, #1
 8000fd8:	429a      	cmp	r2, r3
 8000fda:	dd02      	ble.n	8000fe2 <text+0x82>
        charCounter = 0;
 8000fdc:	4b16      	ldr	r3, [pc, #88]	; (8001038 <text+0xd8>)
 8000fde:	2200      	movs	r2, #0
 8000fe0:	701a      	strb	r2, [r3, #0]
      }
      charPosition = 0;
 8000fe2:	4b14      	ldr	r3, [pc, #80]	; (8001034 <text+0xd4>)
 8000fe4:	2200      	movs	r2, #0
 8000fe6:	701a      	strb	r2, [r3, #0]
    }

    if (charPosition == 0) {
 8000fe8:	4b12      	ldr	r3, [pc, #72]	; (8001034 <text+0xd4>)
 8000fea:	781b      	ldrb	r3, [r3, #0]
 8000fec:	2b00      	cmp	r3, #0
 8000fee:	d11a      	bne.n	8001026 <text+0xc6>
      for (uint8_t i = 0; i < 8; i++) {
 8000ff0:	2300      	movs	r3, #0
 8000ff2:	73fb      	strb	r3, [r7, #15]
 8000ff4:	e014      	b.n	8001020 <text+0xc0>
        cube[i][0] = characters[string[charCounter] - '0'][i];
 8000ff6:	4b10      	ldr	r3, [pc, #64]	; (8001038 <text+0xd8>)
 8000ff8:	781b      	ldrb	r3, [r3, #0]
 8000ffa:	461a      	mov	r2, r3
 8000ffc:	687b      	ldr	r3, [r7, #4]
 8000ffe:	4413      	add	r3, r2
 8001000:	781b      	ldrb	r3, [r3, #0]
 8001002:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 8001006:	7bfa      	ldrb	r2, [r7, #15]
 8001008:	7bfb      	ldrb	r3, [r7, #15]
 800100a:	480d      	ldr	r0, [pc, #52]	; (8001040 <text+0xe0>)
 800100c:	00c9      	lsls	r1, r1, #3
 800100e:	4401      	add	r1, r0
 8001010:	440a      	add	r2, r1
 8001012:	7811      	ldrb	r1, [r2, #0]
 8001014:	4a0b      	ldr	r2, [pc, #44]	; (8001044 <text+0xe4>)
 8001016:	f802 1033 	strb.w	r1, [r2, r3, lsl #3]
      for (uint8_t i = 0; i < 8; i++) {
 800101a:	7bfb      	ldrb	r3, [r7, #15]
 800101c:	3301      	adds	r3, #1
 800101e:	73fb      	strb	r3, [r7, #15]
 8001020:	7bfb      	ldrb	r3, [r7, #15]
 8001022:	2b07      	cmp	r3, #7
 8001024:	d9e7      	bls.n	8000ff6 <text+0x96>
      }
    }
  }
} //end text()
 8001026:	bf00      	nop
 8001028:	3710      	adds	r7, #16
 800102a:	46bd      	mov	sp, r7
 800102c:	bd80      	pop	{r7, pc}
 800102e:	bf00      	nop
 8001030:	2000034c 	.word	0x2000034c
 8001034:	200000f3 	.word	0x200000f3
 8001038:	200000f2 	.word	0x200000f2
 800103c:	200002ec 	.word	0x200002ec
 8001040:	20000000 	.word	0x20000000
 8001044:	200002f8 	.word	0x200002f8

08001048 <fireWork>:

void fireWork (void){
 8001048:	b580      	push	{r7, lr}
 800104a:	b082      	sub	sp, #8
 800104c:	af00      	add	r7, sp, #0

	if (loading != 0) {
 800104e:	4b80      	ldr	r3, [pc, #512]	; (8001250 <fireWork+0x208>)
 8001050:	781b      	ldrb	r3, [r3, #0]
 8001052:	2b00      	cmp	r3, #0
 8001054:	d004      	beq.n	8001060 <fireWork+0x18>
	    clearCube();
 8001056:	f001 f851 	bl	80020fc <clearCube>
	    loading = 0;
 800105a:	4b7d      	ldr	r3, [pc, #500]	; (8001250 <fireWork+0x208>)
 800105c:	2200      	movs	r2, #0
 800105e:	701a      	strb	r2, [r3, #0]
	}

	timer++;
 8001060:	4b7c      	ldr	r3, [pc, #496]	; (8001254 <fireWork+0x20c>)
 8001062:	881b      	ldrh	r3, [r3, #0]
 8001064:	3301      	adds	r3, #1
 8001066:	b29a      	uxth	r2, r3
 8001068:	4b7a      	ldr	r3, [pc, #488]	; (8001254 <fireWork+0x20c>)
 800106a:	801a      	strh	r2, [r3, #0]
	if (timer > FIREWORK_TIME){
 800106c:	4b79      	ldr	r3, [pc, #484]	; (8001254 <fireWork+0x20c>)
 800106e:	881b      	ldrh	r3, [r3, #0]
 8001070:	f645 72fc 	movw	r2, #24572	; 0x5ffc
 8001074:	4293      	cmp	r3, r2
 8001076:	f240 836a 	bls.w	800174e <fireWork+0x706>

		timer = 0;
 800107a:	4b76      	ldr	r3, [pc, #472]	; (8001254 <fireWork+0x20c>)
 800107c:	2200      	movs	r2, #0
 800107e:	801a      	strh	r2, [r3, #0]
		clearCube();
 8001080:	f001 f83c 	bl	80020fc <clearCube>

		switch (statusFireWork){
 8001084:	4b74      	ldr	r3, [pc, #464]	; (8001258 <fireWork+0x210>)
 8001086:	781b      	ldrb	r3, [r3, #0]
 8001088:	2b03      	cmp	r3, #3
 800108a:	f200 8362 	bhi.w	8001752 <fireWork+0x70a>
 800108e:	a201      	add	r2, pc, #4	; (adr r2, 8001094 <fireWork+0x4c>)
 8001090:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001094:	080010a5 	.word	0x080010a5
 8001098:	08001101 	.word	0x08001101
 800109c:	0800123f 	.word	0x0800123f
 80010a0:	08001555 	.word	0x08001555
			case NEW_FW:
				rocketX = 2 + (rand() % 4); //between 2 and 5.
 80010a4:	f003 ff14 	bl	8004ed0 <rand>
 80010a8:	4603      	mov	r3, r0
 80010aa:	425a      	negs	r2, r3
 80010ac:	f003 0303 	and.w	r3, r3, #3
 80010b0:	f002 0203 	and.w	r2, r2, #3
 80010b4:	bf58      	it	pl
 80010b6:	4253      	negpl	r3, r2
 80010b8:	b2db      	uxtb	r3, r3
 80010ba:	3302      	adds	r3, #2
 80010bc:	b2da      	uxtb	r2, r3
 80010be:	4b67      	ldr	r3, [pc, #412]	; (800125c <fireWork+0x214>)
 80010c0:	701a      	strb	r2, [r3, #0]
				rocketY = 2 + (rand() % 4); //between 2 and 5.
 80010c2:	f003 ff05 	bl	8004ed0 <rand>
 80010c6:	4603      	mov	r3, r0
 80010c8:	425a      	negs	r2, r3
 80010ca:	f003 0303 	and.w	r3, r3, #3
 80010ce:	f002 0203 	and.w	r2, r2, #3
 80010d2:	bf58      	it	pl
 80010d4:	4253      	negpl	r3, r2
 80010d6:	b2db      	uxtb	r3, r3
 80010d8:	3302      	adds	r3, #2
 80010da:	b2da      	uxtb	r2, r3
 80010dc:	4b60      	ldr	r3, [pc, #384]	; (8001260 <fireWork+0x218>)
 80010de:	701a      	strb	r2, [r3, #0]
				rocketZ = 0;
 80010e0:	4b60      	ldr	r3, [pc, #384]	; (8001264 <fireWork+0x21c>)
 80010e2:	2200      	movs	r2, #0
 80010e4:	701a      	strb	r2, [r3, #0]
				setVoxel(rocketX, rocketZ, rocketY);
 80010e6:	4b5d      	ldr	r3, [pc, #372]	; (800125c <fireWork+0x214>)
 80010e8:	7818      	ldrb	r0, [r3, #0]
 80010ea:	4b5e      	ldr	r3, [pc, #376]	; (8001264 <fireWork+0x21c>)
 80010ec:	7819      	ldrb	r1, [r3, #0]
 80010ee:	4b5c      	ldr	r3, [pc, #368]	; (8001260 <fireWork+0x218>)
 80010f0:	781b      	ldrb	r3, [r3, #0]
 80010f2:	461a      	mov	r2, r3
 80010f4:	f000 fd22 	bl	8001b3c <setVoxel>
				statusFireWork = RISING_ROCKET;
 80010f8:	4b57      	ldr	r3, [pc, #348]	; (8001258 <fireWork+0x210>)
 80010fa:	2201      	movs	r2, #1
 80010fc:	701a      	strb	r2, [r3, #0]
			break;
 80010fe:	e32d      	b.n	800175c <fireWork+0x714>
			case RISING_ROCKET:
				rocketZ++;
 8001100:	4b58      	ldr	r3, [pc, #352]	; (8001264 <fireWork+0x21c>)
 8001102:	781b      	ldrb	r3, [r3, #0]
 8001104:	3301      	adds	r3, #1
 8001106:	b2da      	uxtb	r2, r3
 8001108:	4b56      	ldr	r3, [pc, #344]	; (8001264 <fireWork+0x21c>)
 800110a:	701a      	strb	r2, [r3, #0]
				if (rocketZ > 4){
 800110c:	4b55      	ldr	r3, [pc, #340]	; (8001264 <fireWork+0x21c>)
 800110e:	781b      	ldrb	r3, [r3, #0]
 8001110:	2b04      	cmp	r3, #4
 8001112:	f240 808a 	bls.w	800122a <fireWork+0x1e2>
					statusFireWork = EXPLODING;
 8001116:	4b50      	ldr	r3, [pc, #320]	; (8001258 <fireWork+0x210>)
 8001118:	2202      	movs	r2, #2
 800111a:	701a      	strb	r2, [r3, #0]
//					statusFireWork = NEW_FW;
					deadParticles = 0;
 800111c:	4b52      	ldr	r3, [pc, #328]	; (8001268 <fireWork+0x220>)
 800111e:	2200      	movs	r2, #0
 8001120:	701a      	strb	r2, [r3, #0]
					explocionCicle = 0;
 8001122:	4b52      	ldr	r3, [pc, #328]	; (800126c <fireWork+0x224>)
 8001124:	2200      	movs	r2, #0
 8001126:	701a      	strb	r2, [r3, #0]
					numParticles = (30 + (rand() % 10) ); //num of particles between 30 and 40.
 8001128:	f003 fed2 	bl	8004ed0 <rand>
 800112c:	4601      	mov	r1, r0
 800112e:	4b50      	ldr	r3, [pc, #320]	; (8001270 <fireWork+0x228>)
 8001130:	fb83 2301 	smull	r2, r3, r3, r1
 8001134:	109a      	asrs	r2, r3, #2
 8001136:	17cb      	asrs	r3, r1, #31
 8001138:	1ad2      	subs	r2, r2, r3
 800113a:	4613      	mov	r3, r2
 800113c:	009b      	lsls	r3, r3, #2
 800113e:	4413      	add	r3, r2
 8001140:	005b      	lsls	r3, r3, #1
 8001142:	1aca      	subs	r2, r1, r3
 8001144:	b2d3      	uxtb	r3, r2
 8001146:	331e      	adds	r3, #30
 8001148:	b2da      	uxtb	r2, r3
 800114a:	4b4a      	ldr	r3, [pc, #296]	; (8001274 <fireWork+0x22c>)
 800114c:	701a      	strb	r2, [r3, #0]
					for(uint8_t i = 0 ; i < numParticles; i++){
 800114e:	2300      	movs	r3, #0
 8001150:	71fb      	strb	r3, [r7, #7]
 8001152:	e065      	b.n	8001220 <fireWork+0x1d8>
						particle[i].partX = rocketX;
 8001154:	4b41      	ldr	r3, [pc, #260]	; (800125c <fireWork+0x214>)
 8001156:	781a      	ldrb	r2, [r3, #0]
 8001158:	79fb      	ldrb	r3, [r7, #7]
 800115a:	b251      	sxtb	r1, r2
 800115c:	4a46      	ldr	r2, [pc, #280]	; (8001278 <fireWork+0x230>)
 800115e:	f802 1033 	strb.w	r1, [r2, r3, lsl #3]
						particle[i].partY = rocketY;
 8001162:	4b3f      	ldr	r3, [pc, #252]	; (8001260 <fireWork+0x218>)
 8001164:	781a      	ldrb	r2, [r3, #0]
 8001166:	79fb      	ldrb	r3, [r7, #7]
 8001168:	b251      	sxtb	r1, r2
 800116a:	4a43      	ldr	r2, [pc, #268]	; (8001278 <fireWork+0x230>)
 800116c:	00db      	lsls	r3, r3, #3
 800116e:	4413      	add	r3, r2
 8001170:	460a      	mov	r2, r1
 8001172:	705a      	strb	r2, [r3, #1]
						particle[i].partZ = rocketZ;
 8001174:	4b3b      	ldr	r3, [pc, #236]	; (8001264 <fireWork+0x21c>)
 8001176:	781a      	ldrb	r2, [r3, #0]
 8001178:	79fb      	ldrb	r3, [r7, #7]
 800117a:	b251      	sxtb	r1, r2
 800117c:	4a3e      	ldr	r2, [pc, #248]	; (8001278 <fireWork+0x230>)
 800117e:	00db      	lsls	r3, r3, #3
 8001180:	4413      	add	r3, r2
 8001182:	460a      	mov	r2, r1
 8001184:	709a      	strb	r2, [r3, #2]
						particle[i].velX = -2 + (rand() % 5);
 8001186:	f003 fea3 	bl	8004ed0 <rand>
 800118a:	4601      	mov	r1, r0
 800118c:	4b38      	ldr	r3, [pc, #224]	; (8001270 <fireWork+0x228>)
 800118e:	fb83 2301 	smull	r2, r3, r3, r1
 8001192:	105a      	asrs	r2, r3, #1
 8001194:	17cb      	asrs	r3, r1, #31
 8001196:	1ad2      	subs	r2, r2, r3
 8001198:	4613      	mov	r3, r2
 800119a:	009b      	lsls	r3, r3, #2
 800119c:	4413      	add	r3, r2
 800119e:	1aca      	subs	r2, r1, r3
 80011a0:	b2d3      	uxtb	r3, r2
 80011a2:	3b02      	subs	r3, #2
 80011a4:	b2da      	uxtb	r2, r3
 80011a6:	79fb      	ldrb	r3, [r7, #7]
 80011a8:	b251      	sxtb	r1, r2
 80011aa:	4a33      	ldr	r2, [pc, #204]	; (8001278 <fireWork+0x230>)
 80011ac:	00db      	lsls	r3, r3, #3
 80011ae:	4413      	add	r3, r2
 80011b0:	460a      	mov	r2, r1
 80011b2:	70da      	strb	r2, [r3, #3]
						particle[i].velY = -2 + (rand() % 5);
 80011b4:	f003 fe8c 	bl	8004ed0 <rand>
 80011b8:	4601      	mov	r1, r0
 80011ba:	4b2d      	ldr	r3, [pc, #180]	; (8001270 <fireWork+0x228>)
 80011bc:	fb83 2301 	smull	r2, r3, r3, r1
 80011c0:	105a      	asrs	r2, r3, #1
 80011c2:	17cb      	asrs	r3, r1, #31
 80011c4:	1ad2      	subs	r2, r2, r3
 80011c6:	4613      	mov	r3, r2
 80011c8:	009b      	lsls	r3, r3, #2
 80011ca:	4413      	add	r3, r2
 80011cc:	1aca      	subs	r2, r1, r3
 80011ce:	b2d3      	uxtb	r3, r2
 80011d0:	3b02      	subs	r3, #2
 80011d2:	b2da      	uxtb	r2, r3
 80011d4:	79fb      	ldrb	r3, [r7, #7]
 80011d6:	b251      	sxtb	r1, r2
 80011d8:	4a27      	ldr	r2, [pc, #156]	; (8001278 <fireWork+0x230>)
 80011da:	00db      	lsls	r3, r3, #3
 80011dc:	4413      	add	r3, r2
 80011de:	460a      	mov	r2, r1
 80011e0:	711a      	strb	r2, [r3, #4]
						particle[i].velZ = -1 + (rand() % 3);
 80011e2:	f003 fe75 	bl	8004ed0 <rand>
 80011e6:	4601      	mov	r1, r0
 80011e8:	4b24      	ldr	r3, [pc, #144]	; (800127c <fireWork+0x234>)
 80011ea:	fb83 3201 	smull	r3, r2, r3, r1
 80011ee:	17cb      	asrs	r3, r1, #31
 80011f0:	1ad2      	subs	r2, r2, r3
 80011f2:	4613      	mov	r3, r2
 80011f4:	005b      	lsls	r3, r3, #1
 80011f6:	4413      	add	r3, r2
 80011f8:	1aca      	subs	r2, r1, r3
 80011fa:	b2d3      	uxtb	r3, r2
 80011fc:	3b01      	subs	r3, #1
 80011fe:	b2da      	uxtb	r2, r3
 8001200:	79fb      	ldrb	r3, [r7, #7]
 8001202:	b251      	sxtb	r1, r2
 8001204:	4a1c      	ldr	r2, [pc, #112]	; (8001278 <fireWork+0x230>)
 8001206:	00db      	lsls	r3, r3, #3
 8001208:	4413      	add	r3, r2
 800120a:	460a      	mov	r2, r1
 800120c:	715a      	strb	r2, [r3, #5]
						particle[i].resting = 0;
 800120e:	79fb      	ldrb	r3, [r7, #7]
 8001210:	4a19      	ldr	r2, [pc, #100]	; (8001278 <fireWork+0x230>)
 8001212:	00db      	lsls	r3, r3, #3
 8001214:	4413      	add	r3, r2
 8001216:	2200      	movs	r2, #0
 8001218:	71da      	strb	r2, [r3, #7]
					for(uint8_t i = 0 ; i < numParticles; i++){
 800121a:	79fb      	ldrb	r3, [r7, #7]
 800121c:	3301      	adds	r3, #1
 800121e:	71fb      	strb	r3, [r7, #7]
 8001220:	4b14      	ldr	r3, [pc, #80]	; (8001274 <fireWork+0x22c>)
 8001222:	781b      	ldrb	r3, [r3, #0]
 8001224:	79fa      	ldrb	r2, [r7, #7]
 8001226:	429a      	cmp	r2, r3
 8001228:	d394      	bcc.n	8001154 <fireWork+0x10c>
					}
				}
				setVoxel(rocketX, rocketZ, rocketY);
 800122a:	4b0c      	ldr	r3, [pc, #48]	; (800125c <fireWork+0x214>)
 800122c:	7818      	ldrb	r0, [r3, #0]
 800122e:	4b0d      	ldr	r3, [pc, #52]	; (8001264 <fireWork+0x21c>)
 8001230:	7819      	ldrb	r1, [r3, #0]
 8001232:	4b0b      	ldr	r3, [pc, #44]	; (8001260 <fireWork+0x218>)
 8001234:	781b      	ldrb	r3, [r3, #0]
 8001236:	461a      	mov	r2, r3
 8001238:	f000 fc80 	bl	8001b3c <setVoxel>
			break;
 800123c:	e28e      	b.n	800175c <fireWork+0x714>
			case EXPLODING:
				explocionCicle++;
 800123e:	4b0b      	ldr	r3, [pc, #44]	; (800126c <fireWork+0x224>)
 8001240:	781b      	ldrb	r3, [r3, #0]
 8001242:	3301      	adds	r3, #1
 8001244:	b2da      	uxtb	r2, r3
 8001246:	4b09      	ldr	r3, [pc, #36]	; (800126c <fireWork+0x224>)
 8001248:	701a      	strb	r2, [r3, #0]
				for(uint8_t i = 0 ; i < numParticles; i++){
 800124a:	2300      	movs	r3, #0
 800124c:	71bb      	strb	r3, [r7, #6]
 800124e:	e172      	b.n	8001536 <fireWork+0x4ee>
 8001250:	2000034c 	.word	0x2000034c
 8001254:	200002ec 	.word	0x200002ec
 8001258:	200000f4 	.word	0x200000f4
 800125c:	200000f5 	.word	0x200000f5
 8001260:	200000f6 	.word	0x200000f6
 8001264:	200000f7 	.word	0x200000f7
 8001268:	200000f8 	.word	0x200000f8
 800126c:	20000053 	.word	0x20000053
 8001270:	66666667 	.word	0x66666667
 8001274:	200002f4 	.word	0x200002f4
 8001278:	200001a4 	.word	0x200001a4
 800127c:	55555556 	.word	0x55555556
					particle[i].partX += particle[i].velX;
 8001280:	79bb      	ldrb	r3, [r7, #6]
 8001282:	4aa2      	ldr	r2, [pc, #648]	; (800150c <fireWork+0x4c4>)
 8001284:	f912 3033 	ldrsb.w	r3, [r2, r3, lsl #3]
 8001288:	b2da      	uxtb	r2, r3
 800128a:	79bb      	ldrb	r3, [r7, #6]
 800128c:	499f      	ldr	r1, [pc, #636]	; (800150c <fireWork+0x4c4>)
 800128e:	00db      	lsls	r3, r3, #3
 8001290:	440b      	add	r3, r1
 8001292:	f993 3003 	ldrsb.w	r3, [r3, #3]
 8001296:	b2db      	uxtb	r3, r3
 8001298:	4413      	add	r3, r2
 800129a:	b2da      	uxtb	r2, r3
 800129c:	79bb      	ldrb	r3, [r7, #6]
 800129e:	b251      	sxtb	r1, r2
 80012a0:	4a9a      	ldr	r2, [pc, #616]	; (800150c <fireWork+0x4c4>)
 80012a2:	f802 1033 	strb.w	r1, [r2, r3, lsl #3]
					particle[i].partY += particle[i].velY;
 80012a6:	79bb      	ldrb	r3, [r7, #6]
 80012a8:	4a98      	ldr	r2, [pc, #608]	; (800150c <fireWork+0x4c4>)
 80012aa:	00db      	lsls	r3, r3, #3
 80012ac:	4413      	add	r3, r2
 80012ae:	f993 3001 	ldrsb.w	r3, [r3, #1]
 80012b2:	b2da      	uxtb	r2, r3
 80012b4:	79bb      	ldrb	r3, [r7, #6]
 80012b6:	4995      	ldr	r1, [pc, #596]	; (800150c <fireWork+0x4c4>)
 80012b8:	00db      	lsls	r3, r3, #3
 80012ba:	440b      	add	r3, r1
 80012bc:	f993 3004 	ldrsb.w	r3, [r3, #4]
 80012c0:	b2db      	uxtb	r3, r3
 80012c2:	4413      	add	r3, r2
 80012c4:	b2da      	uxtb	r2, r3
 80012c6:	79bb      	ldrb	r3, [r7, #6]
 80012c8:	b251      	sxtb	r1, r2
 80012ca:	4a90      	ldr	r2, [pc, #576]	; (800150c <fireWork+0x4c4>)
 80012cc:	00db      	lsls	r3, r3, #3
 80012ce:	4413      	add	r3, r2
 80012d0:	460a      	mov	r2, r1
 80012d2:	705a      	strb	r2, [r3, #1]
					particle[i].partZ += particle[i].velZ;
 80012d4:	79bb      	ldrb	r3, [r7, #6]
 80012d6:	4a8d      	ldr	r2, [pc, #564]	; (800150c <fireWork+0x4c4>)
 80012d8:	00db      	lsls	r3, r3, #3
 80012da:	4413      	add	r3, r2
 80012dc:	f993 3002 	ldrsb.w	r3, [r3, #2]
 80012e0:	b2da      	uxtb	r2, r3
 80012e2:	79bb      	ldrb	r3, [r7, #6]
 80012e4:	4989      	ldr	r1, [pc, #548]	; (800150c <fireWork+0x4c4>)
 80012e6:	00db      	lsls	r3, r3, #3
 80012e8:	440b      	add	r3, r1
 80012ea:	f993 3005 	ldrsb.w	r3, [r3, #5]
 80012ee:	b2db      	uxtb	r3, r3
 80012f0:	4413      	add	r3, r2
 80012f2:	b2da      	uxtb	r2, r3
 80012f4:	79bb      	ldrb	r3, [r7, #6]
 80012f6:	b251      	sxtb	r1, r2
 80012f8:	4a84      	ldr	r2, [pc, #528]	; (800150c <fireWork+0x4c4>)
 80012fa:	00db      	lsls	r3, r3, #3
 80012fc:	4413      	add	r3, r2
 80012fe:	460a      	mov	r2, r1
 8001300:	709a      	strb	r2, [r3, #2]

					if(particle[i].partX < (rocketX - explocionCicle)) particle[i].partX = (rocketX - explocionCicle);
 8001302:	79bb      	ldrb	r3, [r7, #6]
 8001304:	4a81      	ldr	r2, [pc, #516]	; (800150c <fireWork+0x4c4>)
 8001306:	f912 3033 	ldrsb.w	r3, [r2, r3, lsl #3]
 800130a:	461a      	mov	r2, r3
 800130c:	4b80      	ldr	r3, [pc, #512]	; (8001510 <fireWork+0x4c8>)
 800130e:	781b      	ldrb	r3, [r3, #0]
 8001310:	4619      	mov	r1, r3
 8001312:	4b80      	ldr	r3, [pc, #512]	; (8001514 <fireWork+0x4cc>)
 8001314:	781b      	ldrb	r3, [r3, #0]
 8001316:	1acb      	subs	r3, r1, r3
 8001318:	429a      	cmp	r2, r3
 800131a:	da0a      	bge.n	8001332 <fireWork+0x2ea>
 800131c:	4b7c      	ldr	r3, [pc, #496]	; (8001510 <fireWork+0x4c8>)
 800131e:	781a      	ldrb	r2, [r3, #0]
 8001320:	4b7c      	ldr	r3, [pc, #496]	; (8001514 <fireWork+0x4cc>)
 8001322:	781b      	ldrb	r3, [r3, #0]
 8001324:	1ad3      	subs	r3, r2, r3
 8001326:	b2da      	uxtb	r2, r3
 8001328:	79bb      	ldrb	r3, [r7, #6]
 800132a:	b251      	sxtb	r1, r2
 800132c:	4a77      	ldr	r2, [pc, #476]	; (800150c <fireWork+0x4c4>)
 800132e:	f802 1033 	strb.w	r1, [r2, r3, lsl #3]
					if(particle[i].partY < (rocketY - explocionCicle)) particle[i].partY = (rocketY - explocionCicle);
 8001332:	79bb      	ldrb	r3, [r7, #6]
 8001334:	4a75      	ldr	r2, [pc, #468]	; (800150c <fireWork+0x4c4>)
 8001336:	00db      	lsls	r3, r3, #3
 8001338:	4413      	add	r3, r2
 800133a:	f993 3001 	ldrsb.w	r3, [r3, #1]
 800133e:	461a      	mov	r2, r3
 8001340:	4b75      	ldr	r3, [pc, #468]	; (8001518 <fireWork+0x4d0>)
 8001342:	781b      	ldrb	r3, [r3, #0]
 8001344:	4619      	mov	r1, r3
 8001346:	4b73      	ldr	r3, [pc, #460]	; (8001514 <fireWork+0x4cc>)
 8001348:	781b      	ldrb	r3, [r3, #0]
 800134a:	1acb      	subs	r3, r1, r3
 800134c:	429a      	cmp	r2, r3
 800134e:	da0c      	bge.n	800136a <fireWork+0x322>
 8001350:	4b71      	ldr	r3, [pc, #452]	; (8001518 <fireWork+0x4d0>)
 8001352:	781a      	ldrb	r2, [r3, #0]
 8001354:	4b6f      	ldr	r3, [pc, #444]	; (8001514 <fireWork+0x4cc>)
 8001356:	781b      	ldrb	r3, [r3, #0]
 8001358:	1ad3      	subs	r3, r2, r3
 800135a:	b2da      	uxtb	r2, r3
 800135c:	79bb      	ldrb	r3, [r7, #6]
 800135e:	b251      	sxtb	r1, r2
 8001360:	4a6a      	ldr	r2, [pc, #424]	; (800150c <fireWork+0x4c4>)
 8001362:	00db      	lsls	r3, r3, #3
 8001364:	4413      	add	r3, r2
 8001366:	460a      	mov	r2, r1
 8001368:	705a      	strb	r2, [r3, #1]
					if(particle[i].partZ < (rocketZ - explocionCicle)) particle[i].partZ = (rocketZ - explocionCicle);
 800136a:	79bb      	ldrb	r3, [r7, #6]
 800136c:	4a67      	ldr	r2, [pc, #412]	; (800150c <fireWork+0x4c4>)
 800136e:	00db      	lsls	r3, r3, #3
 8001370:	4413      	add	r3, r2
 8001372:	f993 3002 	ldrsb.w	r3, [r3, #2]
 8001376:	461a      	mov	r2, r3
 8001378:	4b68      	ldr	r3, [pc, #416]	; (800151c <fireWork+0x4d4>)
 800137a:	781b      	ldrb	r3, [r3, #0]
 800137c:	4619      	mov	r1, r3
 800137e:	4b65      	ldr	r3, [pc, #404]	; (8001514 <fireWork+0x4cc>)
 8001380:	781b      	ldrb	r3, [r3, #0]
 8001382:	1acb      	subs	r3, r1, r3
 8001384:	429a      	cmp	r2, r3
 8001386:	da0c      	bge.n	80013a2 <fireWork+0x35a>
 8001388:	4b64      	ldr	r3, [pc, #400]	; (800151c <fireWork+0x4d4>)
 800138a:	781a      	ldrb	r2, [r3, #0]
 800138c:	4b61      	ldr	r3, [pc, #388]	; (8001514 <fireWork+0x4cc>)
 800138e:	781b      	ldrb	r3, [r3, #0]
 8001390:	1ad3      	subs	r3, r2, r3
 8001392:	b2da      	uxtb	r2, r3
 8001394:	79bb      	ldrb	r3, [r7, #6]
 8001396:	b251      	sxtb	r1, r2
 8001398:	4a5c      	ldr	r2, [pc, #368]	; (800150c <fireWork+0x4c4>)
 800139a:	00db      	lsls	r3, r3, #3
 800139c:	4413      	add	r3, r2
 800139e:	460a      	mov	r2, r1
 80013a0:	709a      	strb	r2, [r3, #2]

					if(particle[i].partX > (rocketX + explocionCicle)) particle[i].partX = (rocketX + explocionCicle);
 80013a2:	79bb      	ldrb	r3, [r7, #6]
 80013a4:	4a59      	ldr	r2, [pc, #356]	; (800150c <fireWork+0x4c4>)
 80013a6:	f912 3033 	ldrsb.w	r3, [r2, r3, lsl #3]
 80013aa:	461a      	mov	r2, r3
 80013ac:	4b58      	ldr	r3, [pc, #352]	; (8001510 <fireWork+0x4c8>)
 80013ae:	781b      	ldrb	r3, [r3, #0]
 80013b0:	4619      	mov	r1, r3
 80013b2:	4b58      	ldr	r3, [pc, #352]	; (8001514 <fireWork+0x4cc>)
 80013b4:	781b      	ldrb	r3, [r3, #0]
 80013b6:	440b      	add	r3, r1
 80013b8:	429a      	cmp	r2, r3
 80013ba:	dd0a      	ble.n	80013d2 <fireWork+0x38a>
 80013bc:	4b54      	ldr	r3, [pc, #336]	; (8001510 <fireWork+0x4c8>)
 80013be:	781a      	ldrb	r2, [r3, #0]
 80013c0:	4b54      	ldr	r3, [pc, #336]	; (8001514 <fireWork+0x4cc>)
 80013c2:	781b      	ldrb	r3, [r3, #0]
 80013c4:	4413      	add	r3, r2
 80013c6:	b2da      	uxtb	r2, r3
 80013c8:	79bb      	ldrb	r3, [r7, #6]
 80013ca:	b251      	sxtb	r1, r2
 80013cc:	4a4f      	ldr	r2, [pc, #316]	; (800150c <fireWork+0x4c4>)
 80013ce:	f802 1033 	strb.w	r1, [r2, r3, lsl #3]
					if(particle[i].partY > (rocketY + explocionCicle)) particle[i].partY = (rocketY + explocionCicle);
 80013d2:	79bb      	ldrb	r3, [r7, #6]
 80013d4:	4a4d      	ldr	r2, [pc, #308]	; (800150c <fireWork+0x4c4>)
 80013d6:	00db      	lsls	r3, r3, #3
 80013d8:	4413      	add	r3, r2
 80013da:	f993 3001 	ldrsb.w	r3, [r3, #1]
 80013de:	461a      	mov	r2, r3
 80013e0:	4b4d      	ldr	r3, [pc, #308]	; (8001518 <fireWork+0x4d0>)
 80013e2:	781b      	ldrb	r3, [r3, #0]
 80013e4:	4619      	mov	r1, r3
 80013e6:	4b4b      	ldr	r3, [pc, #300]	; (8001514 <fireWork+0x4cc>)
 80013e8:	781b      	ldrb	r3, [r3, #0]
 80013ea:	440b      	add	r3, r1
 80013ec:	429a      	cmp	r2, r3
 80013ee:	dd0c      	ble.n	800140a <fireWork+0x3c2>
 80013f0:	4b49      	ldr	r3, [pc, #292]	; (8001518 <fireWork+0x4d0>)
 80013f2:	781a      	ldrb	r2, [r3, #0]
 80013f4:	4b47      	ldr	r3, [pc, #284]	; (8001514 <fireWork+0x4cc>)
 80013f6:	781b      	ldrb	r3, [r3, #0]
 80013f8:	4413      	add	r3, r2
 80013fa:	b2da      	uxtb	r2, r3
 80013fc:	79bb      	ldrb	r3, [r7, #6]
 80013fe:	b251      	sxtb	r1, r2
 8001400:	4a42      	ldr	r2, [pc, #264]	; (800150c <fireWork+0x4c4>)
 8001402:	00db      	lsls	r3, r3, #3
 8001404:	4413      	add	r3, r2
 8001406:	460a      	mov	r2, r1
 8001408:	705a      	strb	r2, [r3, #1]
					if(particle[i].partZ > (rocketZ + explocionCicle)) particle[i].partZ = (rocketZ + explocionCicle);
 800140a:	79bb      	ldrb	r3, [r7, #6]
 800140c:	4a3f      	ldr	r2, [pc, #252]	; (800150c <fireWork+0x4c4>)
 800140e:	00db      	lsls	r3, r3, #3
 8001410:	4413      	add	r3, r2
 8001412:	f993 3002 	ldrsb.w	r3, [r3, #2]
 8001416:	461a      	mov	r2, r3
 8001418:	4b40      	ldr	r3, [pc, #256]	; (800151c <fireWork+0x4d4>)
 800141a:	781b      	ldrb	r3, [r3, #0]
 800141c:	4619      	mov	r1, r3
 800141e:	4b3d      	ldr	r3, [pc, #244]	; (8001514 <fireWork+0x4cc>)
 8001420:	781b      	ldrb	r3, [r3, #0]
 8001422:	440b      	add	r3, r1
 8001424:	429a      	cmp	r2, r3
 8001426:	dd0c      	ble.n	8001442 <fireWork+0x3fa>
 8001428:	4b3c      	ldr	r3, [pc, #240]	; (800151c <fireWork+0x4d4>)
 800142a:	781a      	ldrb	r2, [r3, #0]
 800142c:	4b39      	ldr	r3, [pc, #228]	; (8001514 <fireWork+0x4cc>)
 800142e:	781b      	ldrb	r3, [r3, #0]
 8001430:	4413      	add	r3, r2
 8001432:	b2da      	uxtb	r2, r3
 8001434:	79bb      	ldrb	r3, [r7, #6]
 8001436:	b251      	sxtb	r1, r2
 8001438:	4a34      	ldr	r2, [pc, #208]	; (800150c <fireWork+0x4c4>)
 800143a:	00db      	lsls	r3, r3, #3
 800143c:	4413      	add	r3, r2
 800143e:	460a      	mov	r2, r1
 8001440:	709a      	strb	r2, [r3, #2]

					particle[i].velX = -2 + (rand() % 5);
 8001442:	f003 fd45 	bl	8004ed0 <rand>
 8001446:	4601      	mov	r1, r0
 8001448:	4b35      	ldr	r3, [pc, #212]	; (8001520 <fireWork+0x4d8>)
 800144a:	fb83 2301 	smull	r2, r3, r3, r1
 800144e:	105a      	asrs	r2, r3, #1
 8001450:	17cb      	asrs	r3, r1, #31
 8001452:	1ad2      	subs	r2, r2, r3
 8001454:	4613      	mov	r3, r2
 8001456:	009b      	lsls	r3, r3, #2
 8001458:	4413      	add	r3, r2
 800145a:	1aca      	subs	r2, r1, r3
 800145c:	b2d3      	uxtb	r3, r2
 800145e:	3b02      	subs	r3, #2
 8001460:	b2da      	uxtb	r2, r3
 8001462:	79bb      	ldrb	r3, [r7, #6]
 8001464:	b251      	sxtb	r1, r2
 8001466:	4a29      	ldr	r2, [pc, #164]	; (800150c <fireWork+0x4c4>)
 8001468:	00db      	lsls	r3, r3, #3
 800146a:	4413      	add	r3, r2
 800146c:	460a      	mov	r2, r1
 800146e:	70da      	strb	r2, [r3, #3]
					particle[i].velY = -2 + (rand() % 5);
 8001470:	f003 fd2e 	bl	8004ed0 <rand>
 8001474:	4601      	mov	r1, r0
 8001476:	4b2a      	ldr	r3, [pc, #168]	; (8001520 <fireWork+0x4d8>)
 8001478:	fb83 2301 	smull	r2, r3, r3, r1
 800147c:	105a      	asrs	r2, r3, #1
 800147e:	17cb      	asrs	r3, r1, #31
 8001480:	1ad2      	subs	r2, r2, r3
 8001482:	4613      	mov	r3, r2
 8001484:	009b      	lsls	r3, r3, #2
 8001486:	4413      	add	r3, r2
 8001488:	1aca      	subs	r2, r1, r3
 800148a:	b2d3      	uxtb	r3, r2
 800148c:	3b02      	subs	r3, #2
 800148e:	b2da      	uxtb	r2, r3
 8001490:	79bb      	ldrb	r3, [r7, #6]
 8001492:	b251      	sxtb	r1, r2
 8001494:	4a1d      	ldr	r2, [pc, #116]	; (800150c <fireWork+0x4c4>)
 8001496:	00db      	lsls	r3, r3, #3
 8001498:	4413      	add	r3, r2
 800149a:	460a      	mov	r2, r1
 800149c:	711a      	strb	r2, [r3, #4]
					particle[i].velZ = rand() % 2;
 800149e:	f003 fd17 	bl	8004ed0 <rand>
 80014a2:	4603      	mov	r3, r0
 80014a4:	2b00      	cmp	r3, #0
 80014a6:	f003 0301 	and.w	r3, r3, #1
 80014aa:	bfb8      	it	lt
 80014ac:	425b      	neglt	r3, r3
 80014ae:	461a      	mov	r2, r3
 80014b0:	79bb      	ldrb	r3, [r7, #6]
 80014b2:	b251      	sxtb	r1, r2
 80014b4:	4a15      	ldr	r2, [pc, #84]	; (800150c <fireWork+0x4c4>)
 80014b6:	00db      	lsls	r3, r3, #3
 80014b8:	4413      	add	r3, r2
 80014ba:	460a      	mov	r2, r1
 80014bc:	715a      	strb	r2, [r3, #5]

					if(particle[i].partZ >= 0){
 80014be:	79bb      	ldrb	r3, [r7, #6]
 80014c0:	4a12      	ldr	r2, [pc, #72]	; (800150c <fireWork+0x4c4>)
 80014c2:	00db      	lsls	r3, r3, #3
 80014c4:	4413      	add	r3, r2
 80014c6:	f993 3002 	ldrsb.w	r3, [r3, #2]
 80014ca:	2b00      	cmp	r3, #0
 80014cc:	db2a      	blt.n	8001524 <fireWork+0x4dc>
						if(particle[i].partZ < 8)
 80014ce:	79bb      	ldrb	r3, [r7, #6]
 80014d0:	4a0e      	ldr	r2, [pc, #56]	; (800150c <fireWork+0x4c4>)
 80014d2:	00db      	lsls	r3, r3, #3
 80014d4:	4413      	add	r3, r2
 80014d6:	f993 3002 	ldrsb.w	r3, [r3, #2]
 80014da:	2b07      	cmp	r3, #7
 80014dc:	dc28      	bgt.n	8001530 <fireWork+0x4e8>
							setVoxel(particle[i].partX, particle[i].partZ, particle[i].partY);
 80014de:	79bb      	ldrb	r3, [r7, #6]
 80014e0:	4a0a      	ldr	r2, [pc, #40]	; (800150c <fireWork+0x4c4>)
 80014e2:	f912 3033 	ldrsb.w	r3, [r2, r3, lsl #3]
 80014e6:	b2d8      	uxtb	r0, r3
 80014e8:	79bb      	ldrb	r3, [r7, #6]
 80014ea:	4a08      	ldr	r2, [pc, #32]	; (800150c <fireWork+0x4c4>)
 80014ec:	00db      	lsls	r3, r3, #3
 80014ee:	4413      	add	r3, r2
 80014f0:	f993 3002 	ldrsb.w	r3, [r3, #2]
 80014f4:	b2d9      	uxtb	r1, r3
 80014f6:	79bb      	ldrb	r3, [r7, #6]
 80014f8:	4a04      	ldr	r2, [pc, #16]	; (800150c <fireWork+0x4c4>)
 80014fa:	00db      	lsls	r3, r3, #3
 80014fc:	4413      	add	r3, r2
 80014fe:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8001502:	b2db      	uxtb	r3, r3
 8001504:	461a      	mov	r2, r3
 8001506:	f000 fb19 	bl	8001b3c <setVoxel>
 800150a:	e011      	b.n	8001530 <fireWork+0x4e8>
 800150c:	200001a4 	.word	0x200001a4
 8001510:	200000f5 	.word	0x200000f5
 8001514:	20000053 	.word	0x20000053
 8001518:	200000f6 	.word	0x200000f6
 800151c:	200000f7 	.word	0x200000f7
 8001520:	66666667 	.word	0x66666667
					}else{
						deadParticles++;
 8001524:	4b8f      	ldr	r3, [pc, #572]	; (8001764 <fireWork+0x71c>)
 8001526:	781b      	ldrb	r3, [r3, #0]
 8001528:	3301      	adds	r3, #1
 800152a:	b2da      	uxtb	r2, r3
 800152c:	4b8d      	ldr	r3, [pc, #564]	; (8001764 <fireWork+0x71c>)
 800152e:	701a      	strb	r2, [r3, #0]
				for(uint8_t i = 0 ; i < numParticles; i++){
 8001530:	79bb      	ldrb	r3, [r7, #6]
 8001532:	3301      	adds	r3, #1
 8001534:	71bb      	strb	r3, [r7, #6]
 8001536:	4b8c      	ldr	r3, [pc, #560]	; (8001768 <fireWork+0x720>)
 8001538:	781b      	ldrb	r3, [r3, #0]
 800153a:	79ba      	ldrb	r2, [r7, #6]
 800153c:	429a      	cmp	r2, r3
 800153e:	f4ff ae9f 	bcc.w	8001280 <fireWork+0x238>
					}
				}

				if (explocionCicle == 3){
 8001542:	4b8a      	ldr	r3, [pc, #552]	; (800176c <fireWork+0x724>)
 8001544:	781b      	ldrb	r3, [r3, #0]
 8001546:	2b03      	cmp	r3, #3
 8001548:	f040 8105 	bne.w	8001756 <fireWork+0x70e>
					statusFireWork = FALLING;
 800154c:	4b88      	ldr	r3, [pc, #544]	; (8001770 <fireWork+0x728>)
 800154e:	2203      	movs	r2, #3
 8001550:	701a      	strb	r2, [r3, #0]
				}

			break;
 8001552:	e100      	b.n	8001756 <fireWork+0x70e>
			case FALLING:
				for(uint8_t i = 0 ; i < numParticles; i++){
 8001554:	2300      	movs	r3, #0
 8001556:	717b      	strb	r3, [r7, #5]
 8001558:	e0e9      	b.n	800172e <fireWork+0x6e6>

//					particle[i].velX--;
//					particle[i].velY--;
//					particle[i].velZ--;

					particle[i].partX += particle[i].velX;
 800155a:	797b      	ldrb	r3, [r7, #5]
 800155c:	4a85      	ldr	r2, [pc, #532]	; (8001774 <fireWork+0x72c>)
 800155e:	f912 3033 	ldrsb.w	r3, [r2, r3, lsl #3]
 8001562:	b2da      	uxtb	r2, r3
 8001564:	797b      	ldrb	r3, [r7, #5]
 8001566:	4983      	ldr	r1, [pc, #524]	; (8001774 <fireWork+0x72c>)
 8001568:	00db      	lsls	r3, r3, #3
 800156a:	440b      	add	r3, r1
 800156c:	f993 3003 	ldrsb.w	r3, [r3, #3]
 8001570:	b2db      	uxtb	r3, r3
 8001572:	4413      	add	r3, r2
 8001574:	b2da      	uxtb	r2, r3
 8001576:	797b      	ldrb	r3, [r7, #5]
 8001578:	b251      	sxtb	r1, r2
 800157a:	4a7e      	ldr	r2, [pc, #504]	; (8001774 <fireWork+0x72c>)
 800157c:	f802 1033 	strb.w	r1, [r2, r3, lsl #3]
					particle[i].partY += particle[i].velY;
 8001580:	797b      	ldrb	r3, [r7, #5]
 8001582:	4a7c      	ldr	r2, [pc, #496]	; (8001774 <fireWork+0x72c>)
 8001584:	00db      	lsls	r3, r3, #3
 8001586:	4413      	add	r3, r2
 8001588:	f993 3001 	ldrsb.w	r3, [r3, #1]
 800158c:	b2da      	uxtb	r2, r3
 800158e:	797b      	ldrb	r3, [r7, #5]
 8001590:	4978      	ldr	r1, [pc, #480]	; (8001774 <fireWork+0x72c>)
 8001592:	00db      	lsls	r3, r3, #3
 8001594:	440b      	add	r3, r1
 8001596:	f993 3004 	ldrsb.w	r3, [r3, #4]
 800159a:	b2db      	uxtb	r3, r3
 800159c:	4413      	add	r3, r2
 800159e:	b2da      	uxtb	r2, r3
 80015a0:	797b      	ldrb	r3, [r7, #5]
 80015a2:	b251      	sxtb	r1, r2
 80015a4:	4a73      	ldr	r2, [pc, #460]	; (8001774 <fireWork+0x72c>)
 80015a6:	00db      	lsls	r3, r3, #3
 80015a8:	4413      	add	r3, r2
 80015aa:	460a      	mov	r2, r1
 80015ac:	705a      	strb	r2, [r3, #1]
					particle[i].partZ += particle[i].velZ;
 80015ae:	797b      	ldrb	r3, [r7, #5]
 80015b0:	4a70      	ldr	r2, [pc, #448]	; (8001774 <fireWork+0x72c>)
 80015b2:	00db      	lsls	r3, r3, #3
 80015b4:	4413      	add	r3, r2
 80015b6:	f993 3002 	ldrsb.w	r3, [r3, #2]
 80015ba:	b2da      	uxtb	r2, r3
 80015bc:	797b      	ldrb	r3, [r7, #5]
 80015be:	496d      	ldr	r1, [pc, #436]	; (8001774 <fireWork+0x72c>)
 80015c0:	00db      	lsls	r3, r3, #3
 80015c2:	440b      	add	r3, r1
 80015c4:	f993 3005 	ldrsb.w	r3, [r3, #5]
 80015c8:	b2db      	uxtb	r3, r3
 80015ca:	4413      	add	r3, r2
 80015cc:	b2da      	uxtb	r2, r3
 80015ce:	797b      	ldrb	r3, [r7, #5]
 80015d0:	b251      	sxtb	r1, r2
 80015d2:	4a68      	ldr	r2, [pc, #416]	; (8001774 <fireWork+0x72c>)
 80015d4:	00db      	lsls	r3, r3, #3
 80015d6:	4413      	add	r3, r2
 80015d8:	460a      	mov	r2, r1
 80015da:	709a      	strb	r2, [r3, #2]

					particle[i].velX = 0;
 80015dc:	797b      	ldrb	r3, [r7, #5]
 80015de:	4a65      	ldr	r2, [pc, #404]	; (8001774 <fireWork+0x72c>)
 80015e0:	00db      	lsls	r3, r3, #3
 80015e2:	4413      	add	r3, r2
 80015e4:	2200      	movs	r2, #0
 80015e6:	70da      	strb	r2, [r3, #3]
					particle[i].velY = 0;
 80015e8:	797b      	ldrb	r3, [r7, #5]
 80015ea:	4a62      	ldr	r2, [pc, #392]	; (8001774 <fireWork+0x72c>)
 80015ec:	00db      	lsls	r3, r3, #3
 80015ee:	4413      	add	r3, r2
 80015f0:	2200      	movs	r2, #0
 80015f2:	711a      	strb	r2, [r3, #4]
//					particle[i].velZ = 0;
					if (particle[i].velZ > -1) particle[i].velZ--;
 80015f4:	797b      	ldrb	r3, [r7, #5]
 80015f6:	4a5f      	ldr	r2, [pc, #380]	; (8001774 <fireWork+0x72c>)
 80015f8:	00db      	lsls	r3, r3, #3
 80015fa:	4413      	add	r3, r2
 80015fc:	f993 3005 	ldrsb.w	r3, [r3, #5]
 8001600:	2b00      	cmp	r3, #0
 8001602:	db0e      	blt.n	8001622 <fireWork+0x5da>
 8001604:	797a      	ldrb	r2, [r7, #5]
 8001606:	495b      	ldr	r1, [pc, #364]	; (8001774 <fireWork+0x72c>)
 8001608:	00d3      	lsls	r3, r2, #3
 800160a:	440b      	add	r3, r1
 800160c:	f993 3005 	ldrsb.w	r3, [r3, #5]
 8001610:	b2db      	uxtb	r3, r3
 8001612:	3b01      	subs	r3, #1
 8001614:	b2db      	uxtb	r3, r3
 8001616:	b258      	sxtb	r0, r3
 8001618:	4956      	ldr	r1, [pc, #344]	; (8001774 <fireWork+0x72c>)
 800161a:	00d3      	lsls	r3, r2, #3
 800161c:	440b      	add	r3, r1
 800161e:	4602      	mov	r2, r0
 8001620:	715a      	strb	r2, [r3, #5]

					if(particle[i].partX < 0) particle[i].partX = 0;
 8001622:	797b      	ldrb	r3, [r7, #5]
 8001624:	4a53      	ldr	r2, [pc, #332]	; (8001774 <fireWork+0x72c>)
 8001626:	f912 3033 	ldrsb.w	r3, [r2, r3, lsl #3]
 800162a:	2b00      	cmp	r3, #0
 800162c:	da04      	bge.n	8001638 <fireWork+0x5f0>
 800162e:	797b      	ldrb	r3, [r7, #5]
 8001630:	4a50      	ldr	r2, [pc, #320]	; (8001774 <fireWork+0x72c>)
 8001632:	2100      	movs	r1, #0
 8001634:	f802 1033 	strb.w	r1, [r2, r3, lsl #3]
					if(particle[i].partY < 0) particle[i].partY = 0;
 8001638:	797b      	ldrb	r3, [r7, #5]
 800163a:	4a4e      	ldr	r2, [pc, #312]	; (8001774 <fireWork+0x72c>)
 800163c:	00db      	lsls	r3, r3, #3
 800163e:	4413      	add	r3, r2
 8001640:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8001644:	2b00      	cmp	r3, #0
 8001646:	da05      	bge.n	8001654 <fireWork+0x60c>
 8001648:	797b      	ldrb	r3, [r7, #5]
 800164a:	4a4a      	ldr	r2, [pc, #296]	; (8001774 <fireWork+0x72c>)
 800164c:	00db      	lsls	r3, r3, #3
 800164e:	4413      	add	r3, r2
 8001650:	2200      	movs	r2, #0
 8001652:	705a      	strb	r2, [r3, #1]
//					if(particle[i].partZ < 0) particle[i].partZ = 0;
					if(particle[i].partX > 7) particle[i].partX = 7;
 8001654:	797b      	ldrb	r3, [r7, #5]
 8001656:	4a47      	ldr	r2, [pc, #284]	; (8001774 <fireWork+0x72c>)
 8001658:	f912 3033 	ldrsb.w	r3, [r2, r3, lsl #3]
 800165c:	2b07      	cmp	r3, #7
 800165e:	dd04      	ble.n	800166a <fireWork+0x622>
 8001660:	797b      	ldrb	r3, [r7, #5]
 8001662:	4a44      	ldr	r2, [pc, #272]	; (8001774 <fireWork+0x72c>)
 8001664:	2107      	movs	r1, #7
 8001666:	f802 1033 	strb.w	r1, [r2, r3, lsl #3]
					if(particle[i].partY > 7) particle[i].partY = 7;
 800166a:	797b      	ldrb	r3, [r7, #5]
 800166c:	4a41      	ldr	r2, [pc, #260]	; (8001774 <fireWork+0x72c>)
 800166e:	00db      	lsls	r3, r3, #3
 8001670:	4413      	add	r3, r2
 8001672:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8001676:	2b07      	cmp	r3, #7
 8001678:	dd05      	ble.n	8001686 <fireWork+0x63e>
 800167a:	797b      	ldrb	r3, [r7, #5]
 800167c:	4a3d      	ldr	r2, [pc, #244]	; (8001774 <fireWork+0x72c>)
 800167e:	00db      	lsls	r3, r3, #3
 8001680:	4413      	add	r3, r2
 8001682:	2207      	movs	r2, #7
 8001684:	705a      	strb	r2, [r3, #1]
//					if(particle[i].partZ > 7) particle[i].partZ = 7;

					if(particle[i].partZ >= 0){
 8001686:	797b      	ldrb	r3, [r7, #5]
 8001688:	4a3a      	ldr	r2, [pc, #232]	; (8001774 <fireWork+0x72c>)
 800168a:	00db      	lsls	r3, r3, #3
 800168c:	4413      	add	r3, r2
 800168e:	f993 3002 	ldrsb.w	r3, [r3, #2]
 8001692:	2b00      	cmp	r3, #0
 8001694:	db1e      	blt.n	80016d4 <fireWork+0x68c>
						if(particle[i].partZ < 8)
 8001696:	797b      	ldrb	r3, [r7, #5]
 8001698:	4a36      	ldr	r2, [pc, #216]	; (8001774 <fireWork+0x72c>)
 800169a:	00db      	lsls	r3, r3, #3
 800169c:	4413      	add	r3, r2
 800169e:	f993 3002 	ldrsb.w	r3, [r3, #2]
 80016a2:	2b07      	cmp	r3, #7
 80016a4:	dc40      	bgt.n	8001728 <fireWork+0x6e0>
							setVoxel(particle[i].partX, particle[i].partZ, particle[i].partY);
 80016a6:	797b      	ldrb	r3, [r7, #5]
 80016a8:	4a32      	ldr	r2, [pc, #200]	; (8001774 <fireWork+0x72c>)
 80016aa:	f912 3033 	ldrsb.w	r3, [r2, r3, lsl #3]
 80016ae:	b2d8      	uxtb	r0, r3
 80016b0:	797b      	ldrb	r3, [r7, #5]
 80016b2:	4a30      	ldr	r2, [pc, #192]	; (8001774 <fireWork+0x72c>)
 80016b4:	00db      	lsls	r3, r3, #3
 80016b6:	4413      	add	r3, r2
 80016b8:	f993 3002 	ldrsb.w	r3, [r3, #2]
 80016bc:	b2d9      	uxtb	r1, r3
 80016be:	797b      	ldrb	r3, [r7, #5]
 80016c0:	4a2c      	ldr	r2, [pc, #176]	; (8001774 <fireWork+0x72c>)
 80016c2:	00db      	lsls	r3, r3, #3
 80016c4:	4413      	add	r3, r2
 80016c6:	f993 3001 	ldrsb.w	r3, [r3, #1]
 80016ca:	b2db      	uxtb	r3, r3
 80016cc:	461a      	mov	r2, r3
 80016ce:	f000 fa35 	bl	8001b3c <setVoxel>
 80016d2:	e029      	b.n	8001728 <fireWork+0x6e0>
					}else{

						if (particle[i].resting < 6){
 80016d4:	797b      	ldrb	r3, [r7, #5]
 80016d6:	4a27      	ldr	r2, [pc, #156]	; (8001774 <fireWork+0x72c>)
 80016d8:	00db      	lsls	r3, r3, #3
 80016da:	4413      	add	r3, r2
 80016dc:	79db      	ldrb	r3, [r3, #7]
 80016de:	2b05      	cmp	r3, #5
 80016e0:	d81c      	bhi.n	800171c <fireWork+0x6d4>
							setVoxel(particle[i].partX, 0, particle[i].partY);
 80016e2:	797b      	ldrb	r3, [r7, #5]
 80016e4:	4a23      	ldr	r2, [pc, #140]	; (8001774 <fireWork+0x72c>)
 80016e6:	f912 3033 	ldrsb.w	r3, [r2, r3, lsl #3]
 80016ea:	b2d8      	uxtb	r0, r3
 80016ec:	797b      	ldrb	r3, [r7, #5]
 80016ee:	4a21      	ldr	r2, [pc, #132]	; (8001774 <fireWork+0x72c>)
 80016f0:	00db      	lsls	r3, r3, #3
 80016f2:	4413      	add	r3, r2
 80016f4:	f993 3001 	ldrsb.w	r3, [r3, #1]
 80016f8:	b2db      	uxtb	r3, r3
 80016fa:	461a      	mov	r2, r3
 80016fc:	2100      	movs	r1, #0
 80016fe:	f000 fa1d 	bl	8001b3c <setVoxel>
							particle[i].resting++;
 8001702:	797a      	ldrb	r2, [r7, #5]
 8001704:	491b      	ldr	r1, [pc, #108]	; (8001774 <fireWork+0x72c>)
 8001706:	00d3      	lsls	r3, r2, #3
 8001708:	440b      	add	r3, r1
 800170a:	79db      	ldrb	r3, [r3, #7]
 800170c:	3301      	adds	r3, #1
 800170e:	b2d8      	uxtb	r0, r3
 8001710:	4918      	ldr	r1, [pc, #96]	; (8001774 <fireWork+0x72c>)
 8001712:	00d3      	lsls	r3, r2, #3
 8001714:	440b      	add	r3, r1
 8001716:	4602      	mov	r2, r0
 8001718:	71da      	strb	r2, [r3, #7]
 800171a:	e005      	b.n	8001728 <fireWork+0x6e0>
						}else{
							deadParticles++;
 800171c:	4b11      	ldr	r3, [pc, #68]	; (8001764 <fireWork+0x71c>)
 800171e:	781b      	ldrb	r3, [r3, #0]
 8001720:	3301      	adds	r3, #1
 8001722:	b2da      	uxtb	r2, r3
 8001724:	4b0f      	ldr	r3, [pc, #60]	; (8001764 <fireWork+0x71c>)
 8001726:	701a      	strb	r2, [r3, #0]
				for(uint8_t i = 0 ; i < numParticles; i++){
 8001728:	797b      	ldrb	r3, [r7, #5]
 800172a:	3301      	adds	r3, #1
 800172c:	717b      	strb	r3, [r7, #5]
 800172e:	4b0e      	ldr	r3, [pc, #56]	; (8001768 <fireWork+0x720>)
 8001730:	781b      	ldrb	r3, [r3, #0]
 8001732:	797a      	ldrb	r2, [r7, #5]
 8001734:	429a      	cmp	r2, r3
 8001736:	f4ff af10 	bcc.w	800155a <fireWork+0x512>
						}
					}

				} //end for i

				if (deadParticles >= numParticles)
 800173a:	4b0a      	ldr	r3, [pc, #40]	; (8001764 <fireWork+0x71c>)
 800173c:	781a      	ldrb	r2, [r3, #0]
 800173e:	4b0a      	ldr	r3, [pc, #40]	; (8001768 <fireWork+0x720>)
 8001740:	781b      	ldrb	r3, [r3, #0]
 8001742:	429a      	cmp	r2, r3
 8001744:	d309      	bcc.n	800175a <fireWork+0x712>
					statusFireWork = NEW_FW;
 8001746:	4b0a      	ldr	r3, [pc, #40]	; (8001770 <fireWork+0x728>)
 8001748:	2200      	movs	r2, #0
 800174a:	701a      	strb	r2, [r3, #0]
			break;
 800174c:	e005      	b.n	800175a <fireWork+0x712>
			default:
			break;
		} //end switch (statusFireWork)
	} //end if (timer > FIREWORK_TIME)
 800174e:	bf00      	nop
 8001750:	e004      	b.n	800175c <fireWork+0x714>
			break;
 8001752:	bf00      	nop
 8001754:	e002      	b.n	800175c <fireWork+0x714>
			break;
 8001756:	bf00      	nop
 8001758:	e000      	b.n	800175c <fireWork+0x714>
			break;
 800175a:	bf00      	nop
} //end fireWork ()
 800175c:	bf00      	nop
 800175e:	3708      	adds	r7, #8
 8001760:	46bd      	mov	sp, r7
 8001762:	bd80      	pop	{r7, pc}
 8001764:	200000f8 	.word	0x200000f8
 8001768:	200002f4 	.word	0x200002f4
 800176c:	20000053 	.word	0x20000053
 8001770:	200000f4 	.word	0x200000f4
 8001774:	200001a4 	.word	0x200001a4

08001778 <lit>:

void lit() {
 8001778:	b580      	push	{r7, lr}
 800177a:	b082      	sub	sp, #8
 800177c:	af00      	add	r7, sp, #0
  if (loading) {
 800177e:	4b13      	ldr	r3, [pc, #76]	; (80017cc <lit+0x54>)
 8001780:	781b      	ldrb	r3, [r3, #0]
 8001782:	2b00      	cmp	r3, #0
 8001784:	d01e      	beq.n	80017c4 <lit+0x4c>
    clearCube();
 8001786:	f000 fcb9 	bl	80020fc <clearCube>
    for(uint8_t i=0; i<8; i++) {
 800178a:	2300      	movs	r3, #0
 800178c:	71fb      	strb	r3, [r7, #7]
 800178e:	e013      	b.n	80017b8 <lit+0x40>
      for(uint8_t j=0; j<8; j++) {
 8001790:	2300      	movs	r3, #0
 8001792:	71bb      	strb	r3, [r7, #6]
 8001794:	e00a      	b.n	80017ac <lit+0x34>
        cube[i][j] = 0xFF;
 8001796:	79fa      	ldrb	r2, [r7, #7]
 8001798:	79bb      	ldrb	r3, [r7, #6]
 800179a:	490d      	ldr	r1, [pc, #52]	; (80017d0 <lit+0x58>)
 800179c:	00d2      	lsls	r2, r2, #3
 800179e:	440a      	add	r2, r1
 80017a0:	4413      	add	r3, r2
 80017a2:	22ff      	movs	r2, #255	; 0xff
 80017a4:	701a      	strb	r2, [r3, #0]
      for(uint8_t j=0; j<8; j++) {
 80017a6:	79bb      	ldrb	r3, [r7, #6]
 80017a8:	3301      	adds	r3, #1
 80017aa:	71bb      	strb	r3, [r7, #6]
 80017ac:	79bb      	ldrb	r3, [r7, #6]
 80017ae:	2b07      	cmp	r3, #7
 80017b0:	d9f1      	bls.n	8001796 <lit+0x1e>
    for(uint8_t i=0; i<8; i++) {
 80017b2:	79fb      	ldrb	r3, [r7, #7]
 80017b4:	3301      	adds	r3, #1
 80017b6:	71fb      	strb	r3, [r7, #7]
 80017b8:	79fb      	ldrb	r3, [r7, #7]
 80017ba:	2b07      	cmp	r3, #7
 80017bc:	d9e8      	bls.n	8001790 <lit+0x18>
      }
    }
    loading = 0;
 80017be:	4b03      	ldr	r3, [pc, #12]	; (80017cc <lit+0x54>)
 80017c0:	2200      	movs	r2, #0
 80017c2:	701a      	strb	r2, [r3, #0]
  }
} //end lit()
 80017c4:	bf00      	nop
 80017c6:	3708      	adds	r7, #8
 80017c8:	46bd      	mov	sp, r7
 80017ca:	bd80      	pop	{r7, pc}
 80017cc:	2000034c 	.word	0x2000034c
 80017d0:	200002f8 	.word	0x200002f8

080017d4 <cubeJump>:

void cubeJump() {
 80017d4:	b580      	push	{r7, lr}
 80017d6:	af00      	add	r7, sp, #0
  if (loading) {
 80017d8:	4b94      	ldr	r3, [pc, #592]	; (8001a2c <cubeJump+0x258>)
 80017da:	781b      	ldrb	r3, [r3, #0]
 80017dc:	2b00      	cmp	r3, #0
 80017de:	d037      	beq.n	8001850 <cubeJump+0x7c>
    clearCube();
 80017e0:	f000 fc8c 	bl	80020fc <clearCube>
    xPos = (rand() % 2) * 7;
 80017e4:	f003 fb74 	bl	8004ed0 <rand>
 80017e8:	4603      	mov	r3, r0
 80017ea:	2b00      	cmp	r3, #0
 80017ec:	f003 0301 	and.w	r3, r3, #1
 80017f0:	bfb8      	it	lt
 80017f2:	425b      	neglt	r3, r3
 80017f4:	b2db      	uxtb	r3, r3
 80017f6:	461a      	mov	r2, r3
 80017f8:	00d2      	lsls	r2, r2, #3
 80017fa:	1ad3      	subs	r3, r2, r3
 80017fc:	b2da      	uxtb	r2, r3
 80017fe:	4b8c      	ldr	r3, [pc, #560]	; (8001a30 <cubeJump+0x25c>)
 8001800:	701a      	strb	r2, [r3, #0]
    yPos = (rand() % 2) * 7;
 8001802:	f003 fb65 	bl	8004ed0 <rand>
 8001806:	4603      	mov	r3, r0
 8001808:	2b00      	cmp	r3, #0
 800180a:	f003 0301 	and.w	r3, r3, #1
 800180e:	bfb8      	it	lt
 8001810:	425b      	neglt	r3, r3
 8001812:	b2db      	uxtb	r3, r3
 8001814:	461a      	mov	r2, r3
 8001816:	00d2      	lsls	r2, r2, #3
 8001818:	1ad3      	subs	r3, r2, r3
 800181a:	b2da      	uxtb	r2, r3
 800181c:	4b85      	ldr	r3, [pc, #532]	; (8001a34 <cubeJump+0x260>)
 800181e:	701a      	strb	r2, [r3, #0]
    zPos = (rand() % 2) * 7;
 8001820:	f003 fb56 	bl	8004ed0 <rand>
 8001824:	4603      	mov	r3, r0
 8001826:	2b00      	cmp	r3, #0
 8001828:	f003 0301 	and.w	r3, r3, #1
 800182c:	bfb8      	it	lt
 800182e:	425b      	neglt	r3, r3
 8001830:	b2db      	uxtb	r3, r3
 8001832:	461a      	mov	r2, r3
 8001834:	00d2      	lsls	r2, r2, #3
 8001836:	1ad3      	subs	r3, r2, r3
 8001838:	b2da      	uxtb	r2, r3
 800183a:	4b7f      	ldr	r3, [pc, #508]	; (8001a38 <cubeJump+0x264>)
 800183c:	701a      	strb	r2, [r3, #0]
    cubeSize = 8;
 800183e:	4b7f      	ldr	r3, [pc, #508]	; (8001a3c <cubeJump+0x268>)
 8001840:	2208      	movs	r2, #8
 8001842:	701a      	strb	r2, [r3, #0]
    cubeExpanding = 0;
 8001844:	4b7e      	ldr	r3, [pc, #504]	; (8001a40 <cubeJump+0x26c>)
 8001846:	2200      	movs	r2, #0
 8001848:	701a      	strb	r2, [r3, #0]
    loading = 0;
 800184a:	4b78      	ldr	r3, [pc, #480]	; (8001a2c <cubeJump+0x258>)
 800184c:	2200      	movs	r2, #0
 800184e:	701a      	strb	r2, [r3, #0]
  }

  timer++;
 8001850:	4b7c      	ldr	r3, [pc, #496]	; (8001a44 <cubeJump+0x270>)
 8001852:	881b      	ldrh	r3, [r3, #0]
 8001854:	3301      	adds	r3, #1
 8001856:	b29a      	uxth	r2, r3
 8001858:	4b7a      	ldr	r3, [pc, #488]	; (8001a44 <cubeJump+0x270>)
 800185a:	801a      	strh	r2, [r3, #0]
  if (timer > CUBE_JUMP_TIME) {
 800185c:	4b79      	ldr	r3, [pc, #484]	; (8001a44 <cubeJump+0x270>)
 800185e:	881b      	ldrh	r3, [r3, #0]
 8001860:	b21b      	sxth	r3, r3
 8001862:	2b00      	cmp	r3, #0
 8001864:	f280 815e 	bge.w	8001b24 <cubeJump+0x350>
    timer = 0;
 8001868:	4b76      	ldr	r3, [pc, #472]	; (8001a44 <cubeJump+0x270>)
 800186a:	2200      	movs	r2, #0
 800186c:	801a      	strh	r2, [r3, #0]
    clearCube();
 800186e:	f000 fc45 	bl	80020fc <clearCube>
    if (xPos == 0 && yPos == 0 && zPos == 0) {
 8001872:	4b6f      	ldr	r3, [pc, #444]	; (8001a30 <cubeJump+0x25c>)
 8001874:	781b      	ldrb	r3, [r3, #0]
 8001876:	2b00      	cmp	r3, #0
 8001878:	d112      	bne.n	80018a0 <cubeJump+0xcc>
 800187a:	4b6e      	ldr	r3, [pc, #440]	; (8001a34 <cubeJump+0x260>)
 800187c:	781b      	ldrb	r3, [r3, #0]
 800187e:	2b00      	cmp	r3, #0
 8001880:	d10e      	bne.n	80018a0 <cubeJump+0xcc>
 8001882:	4b6d      	ldr	r3, [pc, #436]	; (8001a38 <cubeJump+0x264>)
 8001884:	781b      	ldrb	r3, [r3, #0]
 8001886:	2b00      	cmp	r3, #0
 8001888:	d10a      	bne.n	80018a0 <cubeJump+0xcc>
      drawCube(xPos, yPos, zPos, cubeSize);
 800188a:	4b69      	ldr	r3, [pc, #420]	; (8001a30 <cubeJump+0x25c>)
 800188c:	7818      	ldrb	r0, [r3, #0]
 800188e:	4b69      	ldr	r3, [pc, #420]	; (8001a34 <cubeJump+0x260>)
 8001890:	7819      	ldrb	r1, [r3, #0]
 8001892:	4b69      	ldr	r3, [pc, #420]	; (8001a38 <cubeJump+0x264>)
 8001894:	781a      	ldrb	r2, [r3, #0]
 8001896:	4b69      	ldr	r3, [pc, #420]	; (8001a3c <cubeJump+0x268>)
 8001898:	781b      	ldrb	r3, [r3, #0]
 800189a:	f000 fb45 	bl	8001f28 <drawCube>
 800189e:	e0f5      	b.n	8001a8c <cubeJump+0x2b8>
    } else if (xPos == 7 && yPos == 7 && zPos == 7) {
 80018a0:	4b63      	ldr	r3, [pc, #396]	; (8001a30 <cubeJump+0x25c>)
 80018a2:	781b      	ldrb	r3, [r3, #0]
 80018a4:	2b07      	cmp	r3, #7
 80018a6:	d124      	bne.n	80018f2 <cubeJump+0x11e>
 80018a8:	4b62      	ldr	r3, [pc, #392]	; (8001a34 <cubeJump+0x260>)
 80018aa:	781b      	ldrb	r3, [r3, #0]
 80018ac:	2b07      	cmp	r3, #7
 80018ae:	d120      	bne.n	80018f2 <cubeJump+0x11e>
 80018b0:	4b61      	ldr	r3, [pc, #388]	; (8001a38 <cubeJump+0x264>)
 80018b2:	781b      	ldrb	r3, [r3, #0]
 80018b4:	2b07      	cmp	r3, #7
 80018b6:	d11c      	bne.n	80018f2 <cubeJump+0x11e>
      drawCube(xPos + 1 - cubeSize, yPos + 1 - cubeSize, zPos + 1 - cubeSize, cubeSize);
 80018b8:	4b5d      	ldr	r3, [pc, #372]	; (8001a30 <cubeJump+0x25c>)
 80018ba:	781a      	ldrb	r2, [r3, #0]
 80018bc:	4b5f      	ldr	r3, [pc, #380]	; (8001a3c <cubeJump+0x268>)
 80018be:	781b      	ldrb	r3, [r3, #0]
 80018c0:	1ad3      	subs	r3, r2, r3
 80018c2:	b2db      	uxtb	r3, r3
 80018c4:	3301      	adds	r3, #1
 80018c6:	b2d8      	uxtb	r0, r3
 80018c8:	4b5a      	ldr	r3, [pc, #360]	; (8001a34 <cubeJump+0x260>)
 80018ca:	781a      	ldrb	r2, [r3, #0]
 80018cc:	4b5b      	ldr	r3, [pc, #364]	; (8001a3c <cubeJump+0x268>)
 80018ce:	781b      	ldrb	r3, [r3, #0]
 80018d0:	1ad3      	subs	r3, r2, r3
 80018d2:	b2db      	uxtb	r3, r3
 80018d4:	3301      	adds	r3, #1
 80018d6:	b2d9      	uxtb	r1, r3
 80018d8:	4b57      	ldr	r3, [pc, #348]	; (8001a38 <cubeJump+0x264>)
 80018da:	781a      	ldrb	r2, [r3, #0]
 80018dc:	4b57      	ldr	r3, [pc, #348]	; (8001a3c <cubeJump+0x268>)
 80018de:	781b      	ldrb	r3, [r3, #0]
 80018e0:	1ad3      	subs	r3, r2, r3
 80018e2:	b2db      	uxtb	r3, r3
 80018e4:	3301      	adds	r3, #1
 80018e6:	b2da      	uxtb	r2, r3
 80018e8:	4b54      	ldr	r3, [pc, #336]	; (8001a3c <cubeJump+0x268>)
 80018ea:	781b      	ldrb	r3, [r3, #0]
 80018ec:	f000 fb1c 	bl	8001f28 <drawCube>
 80018f0:	e0cc      	b.n	8001a8c <cubeJump+0x2b8>
    } else if (xPos == 7 && yPos == 0 && zPos == 0) {
 80018f2:	4b4f      	ldr	r3, [pc, #316]	; (8001a30 <cubeJump+0x25c>)
 80018f4:	781b      	ldrb	r3, [r3, #0]
 80018f6:	2b07      	cmp	r3, #7
 80018f8:	d118      	bne.n	800192c <cubeJump+0x158>
 80018fa:	4b4e      	ldr	r3, [pc, #312]	; (8001a34 <cubeJump+0x260>)
 80018fc:	781b      	ldrb	r3, [r3, #0]
 80018fe:	2b00      	cmp	r3, #0
 8001900:	d114      	bne.n	800192c <cubeJump+0x158>
 8001902:	4b4d      	ldr	r3, [pc, #308]	; (8001a38 <cubeJump+0x264>)
 8001904:	781b      	ldrb	r3, [r3, #0]
 8001906:	2b00      	cmp	r3, #0
 8001908:	d110      	bne.n	800192c <cubeJump+0x158>
      drawCube(xPos + 1 - cubeSize, yPos, zPos, cubeSize);
 800190a:	4b49      	ldr	r3, [pc, #292]	; (8001a30 <cubeJump+0x25c>)
 800190c:	781a      	ldrb	r2, [r3, #0]
 800190e:	4b4b      	ldr	r3, [pc, #300]	; (8001a3c <cubeJump+0x268>)
 8001910:	781b      	ldrb	r3, [r3, #0]
 8001912:	1ad3      	subs	r3, r2, r3
 8001914:	b2db      	uxtb	r3, r3
 8001916:	3301      	adds	r3, #1
 8001918:	b2d8      	uxtb	r0, r3
 800191a:	4b46      	ldr	r3, [pc, #280]	; (8001a34 <cubeJump+0x260>)
 800191c:	7819      	ldrb	r1, [r3, #0]
 800191e:	4b46      	ldr	r3, [pc, #280]	; (8001a38 <cubeJump+0x264>)
 8001920:	781a      	ldrb	r2, [r3, #0]
 8001922:	4b46      	ldr	r3, [pc, #280]	; (8001a3c <cubeJump+0x268>)
 8001924:	781b      	ldrb	r3, [r3, #0]
 8001926:	f000 faff 	bl	8001f28 <drawCube>
 800192a:	e0af      	b.n	8001a8c <cubeJump+0x2b8>
    } else if (xPos == 0 && yPos == 7 && zPos == 0) {
 800192c:	4b40      	ldr	r3, [pc, #256]	; (8001a30 <cubeJump+0x25c>)
 800192e:	781b      	ldrb	r3, [r3, #0]
 8001930:	2b00      	cmp	r3, #0
 8001932:	d118      	bne.n	8001966 <cubeJump+0x192>
 8001934:	4b3f      	ldr	r3, [pc, #252]	; (8001a34 <cubeJump+0x260>)
 8001936:	781b      	ldrb	r3, [r3, #0]
 8001938:	2b07      	cmp	r3, #7
 800193a:	d114      	bne.n	8001966 <cubeJump+0x192>
 800193c:	4b3e      	ldr	r3, [pc, #248]	; (8001a38 <cubeJump+0x264>)
 800193e:	781b      	ldrb	r3, [r3, #0]
 8001940:	2b00      	cmp	r3, #0
 8001942:	d110      	bne.n	8001966 <cubeJump+0x192>
      drawCube(xPos, yPos + 1 - cubeSize, zPos, cubeSize);
 8001944:	4b3a      	ldr	r3, [pc, #232]	; (8001a30 <cubeJump+0x25c>)
 8001946:	7818      	ldrb	r0, [r3, #0]
 8001948:	4b3a      	ldr	r3, [pc, #232]	; (8001a34 <cubeJump+0x260>)
 800194a:	781a      	ldrb	r2, [r3, #0]
 800194c:	4b3b      	ldr	r3, [pc, #236]	; (8001a3c <cubeJump+0x268>)
 800194e:	781b      	ldrb	r3, [r3, #0]
 8001950:	1ad3      	subs	r3, r2, r3
 8001952:	b2db      	uxtb	r3, r3
 8001954:	3301      	adds	r3, #1
 8001956:	b2d9      	uxtb	r1, r3
 8001958:	4b37      	ldr	r3, [pc, #220]	; (8001a38 <cubeJump+0x264>)
 800195a:	781a      	ldrb	r2, [r3, #0]
 800195c:	4b37      	ldr	r3, [pc, #220]	; (8001a3c <cubeJump+0x268>)
 800195e:	781b      	ldrb	r3, [r3, #0]
 8001960:	f000 fae2 	bl	8001f28 <drawCube>
 8001964:	e092      	b.n	8001a8c <cubeJump+0x2b8>
    } else if (xPos == 0 && yPos == 0 && zPos == 7) {
 8001966:	4b32      	ldr	r3, [pc, #200]	; (8001a30 <cubeJump+0x25c>)
 8001968:	781b      	ldrb	r3, [r3, #0]
 800196a:	2b00      	cmp	r3, #0
 800196c:	d118      	bne.n	80019a0 <cubeJump+0x1cc>
 800196e:	4b31      	ldr	r3, [pc, #196]	; (8001a34 <cubeJump+0x260>)
 8001970:	781b      	ldrb	r3, [r3, #0]
 8001972:	2b00      	cmp	r3, #0
 8001974:	d114      	bne.n	80019a0 <cubeJump+0x1cc>
 8001976:	4b30      	ldr	r3, [pc, #192]	; (8001a38 <cubeJump+0x264>)
 8001978:	781b      	ldrb	r3, [r3, #0]
 800197a:	2b07      	cmp	r3, #7
 800197c:	d110      	bne.n	80019a0 <cubeJump+0x1cc>
      drawCube(xPos, yPos, zPos + 1 - cubeSize, cubeSize);
 800197e:	4b2c      	ldr	r3, [pc, #176]	; (8001a30 <cubeJump+0x25c>)
 8001980:	7818      	ldrb	r0, [r3, #0]
 8001982:	4b2c      	ldr	r3, [pc, #176]	; (8001a34 <cubeJump+0x260>)
 8001984:	7819      	ldrb	r1, [r3, #0]
 8001986:	4b2c      	ldr	r3, [pc, #176]	; (8001a38 <cubeJump+0x264>)
 8001988:	781a      	ldrb	r2, [r3, #0]
 800198a:	4b2c      	ldr	r3, [pc, #176]	; (8001a3c <cubeJump+0x268>)
 800198c:	781b      	ldrb	r3, [r3, #0]
 800198e:	1ad3      	subs	r3, r2, r3
 8001990:	b2db      	uxtb	r3, r3
 8001992:	3301      	adds	r3, #1
 8001994:	b2da      	uxtb	r2, r3
 8001996:	4b29      	ldr	r3, [pc, #164]	; (8001a3c <cubeJump+0x268>)
 8001998:	781b      	ldrb	r3, [r3, #0]
 800199a:	f000 fac5 	bl	8001f28 <drawCube>
 800199e:	e075      	b.n	8001a8c <cubeJump+0x2b8>
    } else if (xPos == 7 && yPos == 7 && zPos == 0) {
 80019a0:	4b23      	ldr	r3, [pc, #140]	; (8001a30 <cubeJump+0x25c>)
 80019a2:	781b      	ldrb	r3, [r3, #0]
 80019a4:	2b07      	cmp	r3, #7
 80019a6:	d11e      	bne.n	80019e6 <cubeJump+0x212>
 80019a8:	4b22      	ldr	r3, [pc, #136]	; (8001a34 <cubeJump+0x260>)
 80019aa:	781b      	ldrb	r3, [r3, #0]
 80019ac:	2b07      	cmp	r3, #7
 80019ae:	d11a      	bne.n	80019e6 <cubeJump+0x212>
 80019b0:	4b21      	ldr	r3, [pc, #132]	; (8001a38 <cubeJump+0x264>)
 80019b2:	781b      	ldrb	r3, [r3, #0]
 80019b4:	2b00      	cmp	r3, #0
 80019b6:	d116      	bne.n	80019e6 <cubeJump+0x212>
      drawCube(xPos + 1 - cubeSize, yPos + 1 - cubeSize, zPos, cubeSize);
 80019b8:	4b1d      	ldr	r3, [pc, #116]	; (8001a30 <cubeJump+0x25c>)
 80019ba:	781a      	ldrb	r2, [r3, #0]
 80019bc:	4b1f      	ldr	r3, [pc, #124]	; (8001a3c <cubeJump+0x268>)
 80019be:	781b      	ldrb	r3, [r3, #0]
 80019c0:	1ad3      	subs	r3, r2, r3
 80019c2:	b2db      	uxtb	r3, r3
 80019c4:	3301      	adds	r3, #1
 80019c6:	b2d8      	uxtb	r0, r3
 80019c8:	4b1a      	ldr	r3, [pc, #104]	; (8001a34 <cubeJump+0x260>)
 80019ca:	781a      	ldrb	r2, [r3, #0]
 80019cc:	4b1b      	ldr	r3, [pc, #108]	; (8001a3c <cubeJump+0x268>)
 80019ce:	781b      	ldrb	r3, [r3, #0]
 80019d0:	1ad3      	subs	r3, r2, r3
 80019d2:	b2db      	uxtb	r3, r3
 80019d4:	3301      	adds	r3, #1
 80019d6:	b2d9      	uxtb	r1, r3
 80019d8:	4b17      	ldr	r3, [pc, #92]	; (8001a38 <cubeJump+0x264>)
 80019da:	781a      	ldrb	r2, [r3, #0]
 80019dc:	4b17      	ldr	r3, [pc, #92]	; (8001a3c <cubeJump+0x268>)
 80019de:	781b      	ldrb	r3, [r3, #0]
 80019e0:	f000 faa2 	bl	8001f28 <drawCube>
 80019e4:	e052      	b.n	8001a8c <cubeJump+0x2b8>
    } else if (xPos == 0 && yPos == 7 && zPos == 7) {
 80019e6:	4b12      	ldr	r3, [pc, #72]	; (8001a30 <cubeJump+0x25c>)
 80019e8:	781b      	ldrb	r3, [r3, #0]
 80019ea:	2b00      	cmp	r3, #0
 80019ec:	d12c      	bne.n	8001a48 <cubeJump+0x274>
 80019ee:	4b11      	ldr	r3, [pc, #68]	; (8001a34 <cubeJump+0x260>)
 80019f0:	781b      	ldrb	r3, [r3, #0]
 80019f2:	2b07      	cmp	r3, #7
 80019f4:	d128      	bne.n	8001a48 <cubeJump+0x274>
 80019f6:	4b10      	ldr	r3, [pc, #64]	; (8001a38 <cubeJump+0x264>)
 80019f8:	781b      	ldrb	r3, [r3, #0]
 80019fa:	2b07      	cmp	r3, #7
 80019fc:	d124      	bne.n	8001a48 <cubeJump+0x274>
      drawCube(xPos, yPos + 1 - cubeSize, zPos + 1 - cubeSize, cubeSize);
 80019fe:	4b0c      	ldr	r3, [pc, #48]	; (8001a30 <cubeJump+0x25c>)
 8001a00:	7818      	ldrb	r0, [r3, #0]
 8001a02:	4b0c      	ldr	r3, [pc, #48]	; (8001a34 <cubeJump+0x260>)
 8001a04:	781a      	ldrb	r2, [r3, #0]
 8001a06:	4b0d      	ldr	r3, [pc, #52]	; (8001a3c <cubeJump+0x268>)
 8001a08:	781b      	ldrb	r3, [r3, #0]
 8001a0a:	1ad3      	subs	r3, r2, r3
 8001a0c:	b2db      	uxtb	r3, r3
 8001a0e:	3301      	adds	r3, #1
 8001a10:	b2d9      	uxtb	r1, r3
 8001a12:	4b09      	ldr	r3, [pc, #36]	; (8001a38 <cubeJump+0x264>)
 8001a14:	781a      	ldrb	r2, [r3, #0]
 8001a16:	4b09      	ldr	r3, [pc, #36]	; (8001a3c <cubeJump+0x268>)
 8001a18:	781b      	ldrb	r3, [r3, #0]
 8001a1a:	1ad3      	subs	r3, r2, r3
 8001a1c:	b2db      	uxtb	r3, r3
 8001a1e:	3301      	adds	r3, #1
 8001a20:	b2da      	uxtb	r2, r3
 8001a22:	4b06      	ldr	r3, [pc, #24]	; (8001a3c <cubeJump+0x268>)
 8001a24:	781b      	ldrb	r3, [r3, #0]
 8001a26:	f000 fa7f 	bl	8001f28 <drawCube>
 8001a2a:	e02f      	b.n	8001a8c <cubeJump+0x2b8>
 8001a2c:	2000034c 	.word	0x2000034c
 8001a30:	20000349 	.word	0x20000349
 8001a34:	20000338 	.word	0x20000338
 8001a38:	200002e4 	.word	0x200002e4
 8001a3c:	200000ee 	.word	0x200000ee
 8001a40:	20000052 	.word	0x20000052
 8001a44:	200002ec 	.word	0x200002ec
    } else if (xPos == 7 && yPos == 0 && zPos == 7) {
 8001a48:	4b37      	ldr	r3, [pc, #220]	; (8001b28 <cubeJump+0x354>)
 8001a4a:	781b      	ldrb	r3, [r3, #0]
 8001a4c:	2b07      	cmp	r3, #7
 8001a4e:	d11d      	bne.n	8001a8c <cubeJump+0x2b8>
 8001a50:	4b36      	ldr	r3, [pc, #216]	; (8001b2c <cubeJump+0x358>)
 8001a52:	781b      	ldrb	r3, [r3, #0]
 8001a54:	2b00      	cmp	r3, #0
 8001a56:	d119      	bne.n	8001a8c <cubeJump+0x2b8>
 8001a58:	4b35      	ldr	r3, [pc, #212]	; (8001b30 <cubeJump+0x35c>)
 8001a5a:	781b      	ldrb	r3, [r3, #0]
 8001a5c:	2b07      	cmp	r3, #7
 8001a5e:	d115      	bne.n	8001a8c <cubeJump+0x2b8>
      drawCube(xPos + 1 - cubeSize, yPos, zPos + 1 - cubeSize, cubeSize);
 8001a60:	4b31      	ldr	r3, [pc, #196]	; (8001b28 <cubeJump+0x354>)
 8001a62:	781a      	ldrb	r2, [r3, #0]
 8001a64:	4b33      	ldr	r3, [pc, #204]	; (8001b34 <cubeJump+0x360>)
 8001a66:	781b      	ldrb	r3, [r3, #0]
 8001a68:	1ad3      	subs	r3, r2, r3
 8001a6a:	b2db      	uxtb	r3, r3
 8001a6c:	3301      	adds	r3, #1
 8001a6e:	b2d8      	uxtb	r0, r3
 8001a70:	4b2e      	ldr	r3, [pc, #184]	; (8001b2c <cubeJump+0x358>)
 8001a72:	7819      	ldrb	r1, [r3, #0]
 8001a74:	4b2e      	ldr	r3, [pc, #184]	; (8001b30 <cubeJump+0x35c>)
 8001a76:	781a      	ldrb	r2, [r3, #0]
 8001a78:	4b2e      	ldr	r3, [pc, #184]	; (8001b34 <cubeJump+0x360>)
 8001a7a:	781b      	ldrb	r3, [r3, #0]
 8001a7c:	1ad3      	subs	r3, r2, r3
 8001a7e:	b2db      	uxtb	r3, r3
 8001a80:	3301      	adds	r3, #1
 8001a82:	b2da      	uxtb	r2, r3
 8001a84:	4b2b      	ldr	r3, [pc, #172]	; (8001b34 <cubeJump+0x360>)
 8001a86:	781b      	ldrb	r3, [r3, #0]
 8001a88:	f000 fa4e 	bl	8001f28 <drawCube>
    }
    if (cubeExpanding) {
 8001a8c:	4b2a      	ldr	r3, [pc, #168]	; (8001b38 <cubeJump+0x364>)
 8001a8e:	781b      	ldrb	r3, [r3, #0]
 8001a90:	2b00      	cmp	r3, #0
 8001a92:	d03a      	beq.n	8001b0a <cubeJump+0x336>
      cubeSize++;
 8001a94:	4b27      	ldr	r3, [pc, #156]	; (8001b34 <cubeJump+0x360>)
 8001a96:	781b      	ldrb	r3, [r3, #0]
 8001a98:	3301      	adds	r3, #1
 8001a9a:	b2da      	uxtb	r2, r3
 8001a9c:	4b25      	ldr	r3, [pc, #148]	; (8001b34 <cubeJump+0x360>)
 8001a9e:	701a      	strb	r2, [r3, #0]
      if (cubeSize == 8) {
 8001aa0:	4b24      	ldr	r3, [pc, #144]	; (8001b34 <cubeJump+0x360>)
 8001aa2:	781b      	ldrb	r3, [r3, #0]
 8001aa4:	2b08      	cmp	r3, #8
 8001aa6:	d13d      	bne.n	8001b24 <cubeJump+0x350>
        cubeExpanding = 0;
 8001aa8:	4b23      	ldr	r3, [pc, #140]	; (8001b38 <cubeJump+0x364>)
 8001aaa:	2200      	movs	r2, #0
 8001aac:	701a      	strb	r2, [r3, #0]
        xPos = (rand() % 2) * 7;
 8001aae:	f003 fa0f 	bl	8004ed0 <rand>
 8001ab2:	4603      	mov	r3, r0
 8001ab4:	2b00      	cmp	r3, #0
 8001ab6:	f003 0301 	and.w	r3, r3, #1
 8001aba:	bfb8      	it	lt
 8001abc:	425b      	neglt	r3, r3
 8001abe:	b2db      	uxtb	r3, r3
 8001ac0:	461a      	mov	r2, r3
 8001ac2:	00d2      	lsls	r2, r2, #3
 8001ac4:	1ad3      	subs	r3, r2, r3
 8001ac6:	b2da      	uxtb	r2, r3
 8001ac8:	4b17      	ldr	r3, [pc, #92]	; (8001b28 <cubeJump+0x354>)
 8001aca:	701a      	strb	r2, [r3, #0]
        yPos = (rand() % 2) * 7;
 8001acc:	f003 fa00 	bl	8004ed0 <rand>
 8001ad0:	4603      	mov	r3, r0
 8001ad2:	2b00      	cmp	r3, #0
 8001ad4:	f003 0301 	and.w	r3, r3, #1
 8001ad8:	bfb8      	it	lt
 8001ada:	425b      	neglt	r3, r3
 8001adc:	b2db      	uxtb	r3, r3
 8001ade:	461a      	mov	r2, r3
 8001ae0:	00d2      	lsls	r2, r2, #3
 8001ae2:	1ad3      	subs	r3, r2, r3
 8001ae4:	b2da      	uxtb	r2, r3
 8001ae6:	4b11      	ldr	r3, [pc, #68]	; (8001b2c <cubeJump+0x358>)
 8001ae8:	701a      	strb	r2, [r3, #0]
        zPos = (rand() % 2) * 7;
 8001aea:	f003 f9f1 	bl	8004ed0 <rand>
 8001aee:	4603      	mov	r3, r0
 8001af0:	2b00      	cmp	r3, #0
 8001af2:	f003 0301 	and.w	r3, r3, #1
 8001af6:	bfb8      	it	lt
 8001af8:	425b      	neglt	r3, r3
 8001afa:	b2db      	uxtb	r3, r3
 8001afc:	461a      	mov	r2, r3
 8001afe:	00d2      	lsls	r2, r2, #3
 8001b00:	1ad3      	subs	r3, r2, r3
 8001b02:	b2da      	uxtb	r2, r3
 8001b04:	4b0a      	ldr	r3, [pc, #40]	; (8001b30 <cubeJump+0x35c>)
 8001b06:	701a      	strb	r2, [r3, #0]
      if (cubeSize == 1) {
        cubeExpanding = 1;
      }
    }
  }
} //end cubeJump()
 8001b08:	e00c      	b.n	8001b24 <cubeJump+0x350>
      cubeSize--;
 8001b0a:	4b0a      	ldr	r3, [pc, #40]	; (8001b34 <cubeJump+0x360>)
 8001b0c:	781b      	ldrb	r3, [r3, #0]
 8001b0e:	3b01      	subs	r3, #1
 8001b10:	b2da      	uxtb	r2, r3
 8001b12:	4b08      	ldr	r3, [pc, #32]	; (8001b34 <cubeJump+0x360>)
 8001b14:	701a      	strb	r2, [r3, #0]
      if (cubeSize == 1) {
 8001b16:	4b07      	ldr	r3, [pc, #28]	; (8001b34 <cubeJump+0x360>)
 8001b18:	781b      	ldrb	r3, [r3, #0]
 8001b1a:	2b01      	cmp	r3, #1
 8001b1c:	d102      	bne.n	8001b24 <cubeJump+0x350>
        cubeExpanding = 1;
 8001b1e:	4b06      	ldr	r3, [pc, #24]	; (8001b38 <cubeJump+0x364>)
 8001b20:	2201      	movs	r2, #1
 8001b22:	701a      	strb	r2, [r3, #0]
} //end cubeJump()
 8001b24:	bf00      	nop
 8001b26:	bd80      	pop	{r7, pc}
 8001b28:	20000349 	.word	0x20000349
 8001b2c:	20000338 	.word	0x20000338
 8001b30:	200002e4 	.word	0x200002e4
 8001b34:	200000ee 	.word	0x200000ee
 8001b38:	20000052 	.word	0x20000052

08001b3c <setVoxel>:


void setVoxel(uint8_t x, uint8_t y, uint8_t z) {
 8001b3c:	b480      	push	{r7}
 8001b3e:	b083      	sub	sp, #12
 8001b40:	af00      	add	r7, sp, #0
 8001b42:	4603      	mov	r3, r0
 8001b44:	71fb      	strb	r3, [r7, #7]
 8001b46:	460b      	mov	r3, r1
 8001b48:	71bb      	strb	r3, [r7, #6]
 8001b4a:	4613      	mov	r3, r2
 8001b4c:	717b      	strb	r3, [r7, #5]
  cube[7 - y][7 - z] |= (0x01 << x);
 8001b4e:	79bb      	ldrb	r3, [r7, #6]
 8001b50:	f1c3 0207 	rsb	r2, r3, #7
 8001b54:	797b      	ldrb	r3, [r7, #5]
 8001b56:	f1c3 0307 	rsb	r3, r3, #7
 8001b5a:	490f      	ldr	r1, [pc, #60]	; (8001b98 <setVoxel+0x5c>)
 8001b5c:	00d2      	lsls	r2, r2, #3
 8001b5e:	440a      	add	r2, r1
 8001b60:	4413      	add	r3, r2
 8001b62:	781b      	ldrb	r3, [r3, #0]
 8001b64:	b25a      	sxtb	r2, r3
 8001b66:	79fb      	ldrb	r3, [r7, #7]
 8001b68:	2101      	movs	r1, #1
 8001b6a:	fa01 f303 	lsl.w	r3, r1, r3
 8001b6e:	b25b      	sxtb	r3, r3
 8001b70:	4313      	orrs	r3, r2
 8001b72:	b259      	sxtb	r1, r3
 8001b74:	79bb      	ldrb	r3, [r7, #6]
 8001b76:	f1c3 0207 	rsb	r2, r3, #7
 8001b7a:	797b      	ldrb	r3, [r7, #5]
 8001b7c:	f1c3 0307 	rsb	r3, r3, #7
 8001b80:	b2c8      	uxtb	r0, r1
 8001b82:	4905      	ldr	r1, [pc, #20]	; (8001b98 <setVoxel+0x5c>)
 8001b84:	00d2      	lsls	r2, r2, #3
 8001b86:	440a      	add	r2, r1
 8001b88:	4413      	add	r3, r2
 8001b8a:	4602      	mov	r2, r0
 8001b8c:	701a      	strb	r2, [r3, #0]
}
 8001b8e:	bf00      	nop
 8001b90:	370c      	adds	r7, #12
 8001b92:	46bd      	mov	sp, r7
 8001b94:	bc80      	pop	{r7}
 8001b96:	4770      	bx	lr
 8001b98:	200002f8 	.word	0x200002f8

08001b9c <clearVoxel>:

void clearVoxel(uint8_t x, uint8_t y, uint8_t z) {
 8001b9c:	b480      	push	{r7}
 8001b9e:	b083      	sub	sp, #12
 8001ba0:	af00      	add	r7, sp, #0
 8001ba2:	4603      	mov	r3, r0
 8001ba4:	71fb      	strb	r3, [r7, #7]
 8001ba6:	460b      	mov	r3, r1
 8001ba8:	71bb      	strb	r3, [r7, #6]
 8001baa:	4613      	mov	r3, r2
 8001bac:	717b      	strb	r3, [r7, #5]
  cube[7 - y][7 - z] ^= (0x01 << x);
 8001bae:	79bb      	ldrb	r3, [r7, #6]
 8001bb0:	f1c3 0207 	rsb	r2, r3, #7
 8001bb4:	797b      	ldrb	r3, [r7, #5]
 8001bb6:	f1c3 0307 	rsb	r3, r3, #7
 8001bba:	490f      	ldr	r1, [pc, #60]	; (8001bf8 <clearVoxel+0x5c>)
 8001bbc:	00d2      	lsls	r2, r2, #3
 8001bbe:	440a      	add	r2, r1
 8001bc0:	4413      	add	r3, r2
 8001bc2:	781b      	ldrb	r3, [r3, #0]
 8001bc4:	b25a      	sxtb	r2, r3
 8001bc6:	79fb      	ldrb	r3, [r7, #7]
 8001bc8:	2101      	movs	r1, #1
 8001bca:	fa01 f303 	lsl.w	r3, r1, r3
 8001bce:	b25b      	sxtb	r3, r3
 8001bd0:	4053      	eors	r3, r2
 8001bd2:	b259      	sxtb	r1, r3
 8001bd4:	79bb      	ldrb	r3, [r7, #6]
 8001bd6:	f1c3 0207 	rsb	r2, r3, #7
 8001bda:	797b      	ldrb	r3, [r7, #5]
 8001bdc:	f1c3 0307 	rsb	r3, r3, #7
 8001be0:	b2c8      	uxtb	r0, r1
 8001be2:	4905      	ldr	r1, [pc, #20]	; (8001bf8 <clearVoxel+0x5c>)
 8001be4:	00d2      	lsls	r2, r2, #3
 8001be6:	440a      	add	r2, r1
 8001be8:	4413      	add	r3, r2
 8001bea:	4602      	mov	r2, r0
 8001bec:	701a      	strb	r2, [r3, #0]
}
 8001bee:	bf00      	nop
 8001bf0:	370c      	adds	r7, #12
 8001bf2:	46bd      	mov	sp, r7
 8001bf4:	bc80      	pop	{r7}
 8001bf6:	4770      	bx	lr
 8001bf8:	200002f8 	.word	0x200002f8

08001bfc <getVoxel>:

uint8_t getVoxel(uint8_t x, uint8_t y, uint8_t z) {
 8001bfc:	b480      	push	{r7}
 8001bfe:	b083      	sub	sp, #12
 8001c00:	af00      	add	r7, sp, #0
 8001c02:	4603      	mov	r3, r0
 8001c04:	71fb      	strb	r3, [r7, #7]
 8001c06:	460b      	mov	r3, r1
 8001c08:	71bb      	strb	r3, [r7, #6]
 8001c0a:	4613      	mov	r3, r2
 8001c0c:	717b      	strb	r3, [r7, #5]
  return (cube[7 - y][7 - z] & (0x01 << x)) == (0x01 << x);
 8001c0e:	79bb      	ldrb	r3, [r7, #6]
 8001c10:	f1c3 0207 	rsb	r2, r3, #7
 8001c14:	797b      	ldrb	r3, [r7, #5]
 8001c16:	f1c3 0307 	rsb	r3, r3, #7
 8001c1a:	490d      	ldr	r1, [pc, #52]	; (8001c50 <getVoxel+0x54>)
 8001c1c:	00d2      	lsls	r2, r2, #3
 8001c1e:	440a      	add	r2, r1
 8001c20:	4413      	add	r3, r2
 8001c22:	781b      	ldrb	r3, [r3, #0]
 8001c24:	4619      	mov	r1, r3
 8001c26:	79fb      	ldrb	r3, [r7, #7]
 8001c28:	2201      	movs	r2, #1
 8001c2a:	fa02 f303 	lsl.w	r3, r2, r3
 8001c2e:	ea01 0203 	and.w	r2, r1, r3
 8001c32:	79fb      	ldrb	r3, [r7, #7]
 8001c34:	2101      	movs	r1, #1
 8001c36:	fa01 f303 	lsl.w	r3, r1, r3
 8001c3a:	429a      	cmp	r2, r3
 8001c3c:	bf0c      	ite	eq
 8001c3e:	2301      	moveq	r3, #1
 8001c40:	2300      	movne	r3, #0
 8001c42:	b2db      	uxtb	r3, r3
}
 8001c44:	4618      	mov	r0, r3
 8001c46:	370c      	adds	r7, #12
 8001c48:	46bd      	mov	sp, r7
 8001c4a:	bc80      	pop	{r7}
 8001c4c:	4770      	bx	lr
 8001c4e:	bf00      	nop
 8001c50:	200002f8 	.word	0x200002f8

08001c54 <setPlane>:

void setPlane(uint8_t axis, uint8_t i) {
 8001c54:	b580      	push	{r7, lr}
 8001c56:	b084      	sub	sp, #16
 8001c58:	af00      	add	r7, sp, #0
 8001c5a:	4603      	mov	r3, r0
 8001c5c:	460a      	mov	r2, r1
 8001c5e:	71fb      	strb	r3, [r7, #7]
 8001c60:	4613      	mov	r3, r2
 8001c62:	71bb      	strb	r3, [r7, #6]
  for (uint8_t j = 0; j < 8; j++) {
 8001c64:	2300      	movs	r3, #0
 8001c66:	73fb      	strb	r3, [r7, #15]
 8001c68:	e028      	b.n	8001cbc <setPlane+0x68>
    for (uint8_t k = 0; k < 8; k++) {
 8001c6a:	2300      	movs	r3, #0
 8001c6c:	73bb      	strb	r3, [r7, #14]
 8001c6e:	e01f      	b.n	8001cb0 <setPlane+0x5c>
      if (axis == XAXIS) {
 8001c70:	79fb      	ldrb	r3, [r7, #7]
 8001c72:	2b00      	cmp	r3, #0
 8001c74:	d106      	bne.n	8001c84 <setPlane+0x30>
        setVoxel(i, j, k);
 8001c76:	7bba      	ldrb	r2, [r7, #14]
 8001c78:	7bf9      	ldrb	r1, [r7, #15]
 8001c7a:	79bb      	ldrb	r3, [r7, #6]
 8001c7c:	4618      	mov	r0, r3
 8001c7e:	f7ff ff5d 	bl	8001b3c <setVoxel>
 8001c82:	e012      	b.n	8001caa <setPlane+0x56>
      } else if (axis == YAXIS) {
 8001c84:	79fb      	ldrb	r3, [r7, #7]
 8001c86:	2b01      	cmp	r3, #1
 8001c88:	d106      	bne.n	8001c98 <setPlane+0x44>
        setVoxel(j, i, k);
 8001c8a:	7bba      	ldrb	r2, [r7, #14]
 8001c8c:	79b9      	ldrb	r1, [r7, #6]
 8001c8e:	7bfb      	ldrb	r3, [r7, #15]
 8001c90:	4618      	mov	r0, r3
 8001c92:	f7ff ff53 	bl	8001b3c <setVoxel>
 8001c96:	e008      	b.n	8001caa <setPlane+0x56>
      } else if (axis == ZAXIS) {
 8001c98:	79fb      	ldrb	r3, [r7, #7]
 8001c9a:	2b02      	cmp	r3, #2
 8001c9c:	d105      	bne.n	8001caa <setPlane+0x56>
        setVoxel(j, k, i);
 8001c9e:	79ba      	ldrb	r2, [r7, #6]
 8001ca0:	7bb9      	ldrb	r1, [r7, #14]
 8001ca2:	7bfb      	ldrb	r3, [r7, #15]
 8001ca4:	4618      	mov	r0, r3
 8001ca6:	f7ff ff49 	bl	8001b3c <setVoxel>
    for (uint8_t k = 0; k < 8; k++) {
 8001caa:	7bbb      	ldrb	r3, [r7, #14]
 8001cac:	3301      	adds	r3, #1
 8001cae:	73bb      	strb	r3, [r7, #14]
 8001cb0:	7bbb      	ldrb	r3, [r7, #14]
 8001cb2:	2b07      	cmp	r3, #7
 8001cb4:	d9dc      	bls.n	8001c70 <setPlane+0x1c>
  for (uint8_t j = 0; j < 8; j++) {
 8001cb6:	7bfb      	ldrb	r3, [r7, #15]
 8001cb8:	3301      	adds	r3, #1
 8001cba:	73fb      	strb	r3, [r7, #15]
 8001cbc:	7bfb      	ldrb	r3, [r7, #15]
 8001cbe:	2b07      	cmp	r3, #7
 8001cc0:	d9d3      	bls.n	8001c6a <setPlane+0x16>
      }
    }
  }
}
 8001cc2:	bf00      	nop
 8001cc4:	3710      	adds	r7, #16
 8001cc6:	46bd      	mov	sp, r7
 8001cc8:	bd80      	pop	{r7, pc}
	...

08001ccc <shift>:

void shift(uint8_t dir) {
 8001ccc:	b490      	push	{r4, r7}
 8001cce:	b086      	sub	sp, #24
 8001cd0:	af00      	add	r7, sp, #0
 8001cd2:	4603      	mov	r3, r0
 8001cd4:	71fb      	strb	r3, [r7, #7]

  switch (dir){
 8001cd6:	79fb      	ldrb	r3, [r7, #7]
 8001cd8:	2b05      	cmp	r3, #5
 8001cda:	f200 811c 	bhi.w	8001f16 <shift+0x24a>
 8001cde:	a201      	add	r2, pc, #4	; (adr r2, 8001ce4 <shift+0x18>)
 8001ce0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001ce4:	08001cfd 	.word	0x08001cfd
 8001ce8:	08001d45 	.word	0x08001d45
 8001cec:	08001e51 	.word	0x08001e51
 8001cf0:	08001eb5 	.word	0x08001eb5
 8001cf4:	08001d8d 	.word	0x08001d8d
 8001cf8:	08001df1 	.word	0x08001df1
	  case POS_X:
		for (uint8_t y = 0; y < 8; y++) {
 8001cfc:	2300      	movs	r3, #0
 8001cfe:	75fb      	strb	r3, [r7, #23]
 8001d00:	e01c      	b.n	8001d3c <shift+0x70>
			for (uint8_t z = 0; z < 8; z++) {
 8001d02:	2300      	movs	r3, #0
 8001d04:	75bb      	strb	r3, [r7, #22]
 8001d06:	e013      	b.n	8001d30 <shift+0x64>
				cube[y][z] = cube[y][z] << 1;
 8001d08:	7dfa      	ldrb	r2, [r7, #23]
 8001d0a:	7dbb      	ldrb	r3, [r7, #22]
 8001d0c:	4985      	ldr	r1, [pc, #532]	; (8001f24 <shift+0x258>)
 8001d0e:	00d2      	lsls	r2, r2, #3
 8001d10:	440a      	add	r2, r1
 8001d12:	4413      	add	r3, r2
 8001d14:	7819      	ldrb	r1, [r3, #0]
 8001d16:	7dfa      	ldrb	r2, [r7, #23]
 8001d18:	7dbb      	ldrb	r3, [r7, #22]
 8001d1a:	0049      	lsls	r1, r1, #1
 8001d1c:	b2c8      	uxtb	r0, r1
 8001d1e:	4981      	ldr	r1, [pc, #516]	; (8001f24 <shift+0x258>)
 8001d20:	00d2      	lsls	r2, r2, #3
 8001d22:	440a      	add	r2, r1
 8001d24:	4413      	add	r3, r2
 8001d26:	4602      	mov	r2, r0
 8001d28:	701a      	strb	r2, [r3, #0]
			for (uint8_t z = 0; z < 8; z++) {
 8001d2a:	7dbb      	ldrb	r3, [r7, #22]
 8001d2c:	3301      	adds	r3, #1
 8001d2e:	75bb      	strb	r3, [r7, #22]
 8001d30:	7dbb      	ldrb	r3, [r7, #22]
 8001d32:	2b07      	cmp	r3, #7
 8001d34:	d9e8      	bls.n	8001d08 <shift+0x3c>
		for (uint8_t y = 0; y < 8; y++) {
 8001d36:	7dfb      	ldrb	r3, [r7, #23]
 8001d38:	3301      	adds	r3, #1
 8001d3a:	75fb      	strb	r3, [r7, #23]
 8001d3c:	7dfb      	ldrb	r3, [r7, #23]
 8001d3e:	2b07      	cmp	r3, #7
 8001d40:	d9df      	bls.n	8001d02 <shift+0x36>
			}
		}
	  break;
 8001d42:	e0e9      	b.n	8001f18 <shift+0x24c>
	  case NEG_X:
		for (uint8_t y = 0; y < 8; y++) {
 8001d44:	2300      	movs	r3, #0
 8001d46:	757b      	strb	r3, [r7, #21]
 8001d48:	e01c      	b.n	8001d84 <shift+0xb8>
		  for (uint8_t z = 0; z < 8; z++) {
 8001d4a:	2300      	movs	r3, #0
 8001d4c:	753b      	strb	r3, [r7, #20]
 8001d4e:	e013      	b.n	8001d78 <shift+0xac>
			cube[y][z] = cube[y][z] >> 1;
 8001d50:	7d7a      	ldrb	r2, [r7, #21]
 8001d52:	7d3b      	ldrb	r3, [r7, #20]
 8001d54:	4973      	ldr	r1, [pc, #460]	; (8001f24 <shift+0x258>)
 8001d56:	00d2      	lsls	r2, r2, #3
 8001d58:	440a      	add	r2, r1
 8001d5a:	4413      	add	r3, r2
 8001d5c:	7819      	ldrb	r1, [r3, #0]
 8001d5e:	7d7a      	ldrb	r2, [r7, #21]
 8001d60:	7d3b      	ldrb	r3, [r7, #20]
 8001d62:	0849      	lsrs	r1, r1, #1
 8001d64:	b2c8      	uxtb	r0, r1
 8001d66:	496f      	ldr	r1, [pc, #444]	; (8001f24 <shift+0x258>)
 8001d68:	00d2      	lsls	r2, r2, #3
 8001d6a:	440a      	add	r2, r1
 8001d6c:	4413      	add	r3, r2
 8001d6e:	4602      	mov	r2, r0
 8001d70:	701a      	strb	r2, [r3, #0]
		  for (uint8_t z = 0; z < 8; z++) {
 8001d72:	7d3b      	ldrb	r3, [r7, #20]
 8001d74:	3301      	adds	r3, #1
 8001d76:	753b      	strb	r3, [r7, #20]
 8001d78:	7d3b      	ldrb	r3, [r7, #20]
 8001d7a:	2b07      	cmp	r3, #7
 8001d7c:	d9e8      	bls.n	8001d50 <shift+0x84>
		for (uint8_t y = 0; y < 8; y++) {
 8001d7e:	7d7b      	ldrb	r3, [r7, #21]
 8001d80:	3301      	adds	r3, #1
 8001d82:	757b      	strb	r3, [r7, #21]
 8001d84:	7d7b      	ldrb	r3, [r7, #21]
 8001d86:	2b07      	cmp	r3, #7
 8001d88:	d9df      	bls.n	8001d4a <shift+0x7e>
		  }
		}
	  break;
 8001d8a:	e0c5      	b.n	8001f18 <shift+0x24c>
	  case POS_Y:
		for (uint8_t y = 1; y < 8; y++) {
 8001d8c:	2301      	movs	r3, #1
 8001d8e:	74fb      	strb	r3, [r7, #19]
 8001d90:	e01b      	b.n	8001dca <shift+0xfe>
		  for (uint8_t z = 0; z < 8; z++) {
 8001d92:	2300      	movs	r3, #0
 8001d94:	74bb      	strb	r3, [r7, #18]
 8001d96:	e012      	b.n	8001dbe <shift+0xf2>
			cube[y - 1][z] = cube[y][z];
 8001d98:	7cf8      	ldrb	r0, [r7, #19]
 8001d9a:	7cb9      	ldrb	r1, [r7, #18]
 8001d9c:	7cfb      	ldrb	r3, [r7, #19]
 8001d9e:	1e5a      	subs	r2, r3, #1
 8001da0:	7cbb      	ldrb	r3, [r7, #18]
 8001da2:	4c60      	ldr	r4, [pc, #384]	; (8001f24 <shift+0x258>)
 8001da4:	00c0      	lsls	r0, r0, #3
 8001da6:	4420      	add	r0, r4
 8001da8:	4401      	add	r1, r0
 8001daa:	7808      	ldrb	r0, [r1, #0]
 8001dac:	495d      	ldr	r1, [pc, #372]	; (8001f24 <shift+0x258>)
 8001dae:	00d2      	lsls	r2, r2, #3
 8001db0:	440a      	add	r2, r1
 8001db2:	4413      	add	r3, r2
 8001db4:	4602      	mov	r2, r0
 8001db6:	701a      	strb	r2, [r3, #0]
		  for (uint8_t z = 0; z < 8; z++) {
 8001db8:	7cbb      	ldrb	r3, [r7, #18]
 8001dba:	3301      	adds	r3, #1
 8001dbc:	74bb      	strb	r3, [r7, #18]
 8001dbe:	7cbb      	ldrb	r3, [r7, #18]
 8001dc0:	2b07      	cmp	r3, #7
 8001dc2:	d9e9      	bls.n	8001d98 <shift+0xcc>
		for (uint8_t y = 1; y < 8; y++) {
 8001dc4:	7cfb      	ldrb	r3, [r7, #19]
 8001dc6:	3301      	adds	r3, #1
 8001dc8:	74fb      	strb	r3, [r7, #19]
 8001dca:	7cfb      	ldrb	r3, [r7, #19]
 8001dcc:	2b07      	cmp	r3, #7
 8001dce:	d9e0      	bls.n	8001d92 <shift+0xc6>
		  }
		}
		for (uint8_t i = 0; i < 8; i++) {
 8001dd0:	2300      	movs	r3, #0
 8001dd2:	747b      	strb	r3, [r7, #17]
 8001dd4:	e008      	b.n	8001de8 <shift+0x11c>
		  cube[7][i] = 0;
 8001dd6:	7c7b      	ldrb	r3, [r7, #17]
 8001dd8:	4a52      	ldr	r2, [pc, #328]	; (8001f24 <shift+0x258>)
 8001dda:	4413      	add	r3, r2
 8001ddc:	2200      	movs	r2, #0
 8001dde:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
		for (uint8_t i = 0; i < 8; i++) {
 8001de2:	7c7b      	ldrb	r3, [r7, #17]
 8001de4:	3301      	adds	r3, #1
 8001de6:	747b      	strb	r3, [r7, #17]
 8001de8:	7c7b      	ldrb	r3, [r7, #17]
 8001dea:	2b07      	cmp	r3, #7
 8001dec:	d9f3      	bls.n	8001dd6 <shift+0x10a>
		}
	  break;
 8001dee:	e093      	b.n	8001f18 <shift+0x24c>
	  case NEG_Y:
		for (uint8_t y = 7; y > 0; y--) {
 8001df0:	2307      	movs	r3, #7
 8001df2:	743b      	strb	r3, [r7, #16]
 8001df4:	e01b      	b.n	8001e2e <shift+0x162>
		  for (uint8_t z = 0; z < 8; z++) {
 8001df6:	2300      	movs	r3, #0
 8001df8:	73fb      	strb	r3, [r7, #15]
 8001dfa:	e012      	b.n	8001e22 <shift+0x156>
			cube[y][z] = cube[y - 1][z];
 8001dfc:	7c3b      	ldrb	r3, [r7, #16]
 8001dfe:	1e58      	subs	r0, r3, #1
 8001e00:	7bf9      	ldrb	r1, [r7, #15]
 8001e02:	7c3a      	ldrb	r2, [r7, #16]
 8001e04:	7bfb      	ldrb	r3, [r7, #15]
 8001e06:	4c47      	ldr	r4, [pc, #284]	; (8001f24 <shift+0x258>)
 8001e08:	00c0      	lsls	r0, r0, #3
 8001e0a:	4420      	add	r0, r4
 8001e0c:	4401      	add	r1, r0
 8001e0e:	7808      	ldrb	r0, [r1, #0]
 8001e10:	4944      	ldr	r1, [pc, #272]	; (8001f24 <shift+0x258>)
 8001e12:	00d2      	lsls	r2, r2, #3
 8001e14:	440a      	add	r2, r1
 8001e16:	4413      	add	r3, r2
 8001e18:	4602      	mov	r2, r0
 8001e1a:	701a      	strb	r2, [r3, #0]
		  for (uint8_t z = 0; z < 8; z++) {
 8001e1c:	7bfb      	ldrb	r3, [r7, #15]
 8001e1e:	3301      	adds	r3, #1
 8001e20:	73fb      	strb	r3, [r7, #15]
 8001e22:	7bfb      	ldrb	r3, [r7, #15]
 8001e24:	2b07      	cmp	r3, #7
 8001e26:	d9e9      	bls.n	8001dfc <shift+0x130>
		for (uint8_t y = 7; y > 0; y--) {
 8001e28:	7c3b      	ldrb	r3, [r7, #16]
 8001e2a:	3b01      	subs	r3, #1
 8001e2c:	743b      	strb	r3, [r7, #16]
 8001e2e:	7c3b      	ldrb	r3, [r7, #16]
 8001e30:	2b00      	cmp	r3, #0
 8001e32:	d1e0      	bne.n	8001df6 <shift+0x12a>
		  }
		}
		for (uint8_t i = 0; i < 8; i++) {
 8001e34:	2300      	movs	r3, #0
 8001e36:	73bb      	strb	r3, [r7, #14]
 8001e38:	e006      	b.n	8001e48 <shift+0x17c>
		  cube[0][i] = 0;
 8001e3a:	7bbb      	ldrb	r3, [r7, #14]
 8001e3c:	4a39      	ldr	r2, [pc, #228]	; (8001f24 <shift+0x258>)
 8001e3e:	2100      	movs	r1, #0
 8001e40:	54d1      	strb	r1, [r2, r3]
		for (uint8_t i = 0; i < 8; i++) {
 8001e42:	7bbb      	ldrb	r3, [r7, #14]
 8001e44:	3301      	adds	r3, #1
 8001e46:	73bb      	strb	r3, [r7, #14]
 8001e48:	7bbb      	ldrb	r3, [r7, #14]
 8001e4a:	2b07      	cmp	r3, #7
 8001e4c:	d9f5      	bls.n	8001e3a <shift+0x16e>
		}
	  break;
 8001e4e:	e063      	b.n	8001f18 <shift+0x24c>
	  case POS_Z:
		for (uint8_t y = 0; y < 8; y++) {
 8001e50:	2300      	movs	r3, #0
 8001e52:	737b      	strb	r3, [r7, #13]
 8001e54:	e01b      	b.n	8001e8e <shift+0x1c2>
		  for (uint8_t z = 1; z < 8; z++) {
 8001e56:	2301      	movs	r3, #1
 8001e58:	733b      	strb	r3, [r7, #12]
 8001e5a:	e012      	b.n	8001e82 <shift+0x1b6>
			cube[y][z - 1] = cube[y][z];
 8001e5c:	7b78      	ldrb	r0, [r7, #13]
 8001e5e:	7b39      	ldrb	r1, [r7, #12]
 8001e60:	7b7a      	ldrb	r2, [r7, #13]
 8001e62:	7b3b      	ldrb	r3, [r7, #12]
 8001e64:	3b01      	subs	r3, #1
 8001e66:	4c2f      	ldr	r4, [pc, #188]	; (8001f24 <shift+0x258>)
 8001e68:	00c0      	lsls	r0, r0, #3
 8001e6a:	4420      	add	r0, r4
 8001e6c:	4401      	add	r1, r0
 8001e6e:	7808      	ldrb	r0, [r1, #0]
 8001e70:	492c      	ldr	r1, [pc, #176]	; (8001f24 <shift+0x258>)
 8001e72:	00d2      	lsls	r2, r2, #3
 8001e74:	440a      	add	r2, r1
 8001e76:	4413      	add	r3, r2
 8001e78:	4602      	mov	r2, r0
 8001e7a:	701a      	strb	r2, [r3, #0]
		  for (uint8_t z = 1; z < 8; z++) {
 8001e7c:	7b3b      	ldrb	r3, [r7, #12]
 8001e7e:	3301      	adds	r3, #1
 8001e80:	733b      	strb	r3, [r7, #12]
 8001e82:	7b3b      	ldrb	r3, [r7, #12]
 8001e84:	2b07      	cmp	r3, #7
 8001e86:	d9e9      	bls.n	8001e5c <shift+0x190>
		for (uint8_t y = 0; y < 8; y++) {
 8001e88:	7b7b      	ldrb	r3, [r7, #13]
 8001e8a:	3301      	adds	r3, #1
 8001e8c:	737b      	strb	r3, [r7, #13]
 8001e8e:	7b7b      	ldrb	r3, [r7, #13]
 8001e90:	2b07      	cmp	r3, #7
 8001e92:	d9e0      	bls.n	8001e56 <shift+0x18a>
		  }
		}
		for (uint8_t i = 0; i < 8; i++) {
 8001e94:	2300      	movs	r3, #0
 8001e96:	72fb      	strb	r3, [r7, #11]
 8001e98:	e008      	b.n	8001eac <shift+0x1e0>
		  cube[i][7] = 0;
 8001e9a:	7afb      	ldrb	r3, [r7, #11]
 8001e9c:	4a21      	ldr	r2, [pc, #132]	; (8001f24 <shift+0x258>)
 8001e9e:	00db      	lsls	r3, r3, #3
 8001ea0:	4413      	add	r3, r2
 8001ea2:	2200      	movs	r2, #0
 8001ea4:	71da      	strb	r2, [r3, #7]
		for (uint8_t i = 0; i < 8; i++) {
 8001ea6:	7afb      	ldrb	r3, [r7, #11]
 8001ea8:	3301      	adds	r3, #1
 8001eaa:	72fb      	strb	r3, [r7, #11]
 8001eac:	7afb      	ldrb	r3, [r7, #11]
 8001eae:	2b07      	cmp	r3, #7
 8001eb0:	d9f3      	bls.n	8001e9a <shift+0x1ce>
		}
	  break;
 8001eb2:	e031      	b.n	8001f18 <shift+0x24c>
	  case NEG_Z:
		for (uint8_t y = 0; y < 8; y++) {
 8001eb4:	2300      	movs	r3, #0
 8001eb6:	72bb      	strb	r3, [r7, #10]
 8001eb8:	e01b      	b.n	8001ef2 <shift+0x226>
		  for (uint8_t z = 7; z > 0; z--) {
 8001eba:	2307      	movs	r3, #7
 8001ebc:	727b      	strb	r3, [r7, #9]
 8001ebe:	e012      	b.n	8001ee6 <shift+0x21a>
			cube[y][z] = cube[y][z - 1];
 8001ec0:	7ab8      	ldrb	r0, [r7, #10]
 8001ec2:	7a7b      	ldrb	r3, [r7, #9]
 8001ec4:	1e59      	subs	r1, r3, #1
 8001ec6:	7aba      	ldrb	r2, [r7, #10]
 8001ec8:	7a7b      	ldrb	r3, [r7, #9]
 8001eca:	4c16      	ldr	r4, [pc, #88]	; (8001f24 <shift+0x258>)
 8001ecc:	00c0      	lsls	r0, r0, #3
 8001ece:	4420      	add	r0, r4
 8001ed0:	4401      	add	r1, r0
 8001ed2:	7808      	ldrb	r0, [r1, #0]
 8001ed4:	4913      	ldr	r1, [pc, #76]	; (8001f24 <shift+0x258>)
 8001ed6:	00d2      	lsls	r2, r2, #3
 8001ed8:	440a      	add	r2, r1
 8001eda:	4413      	add	r3, r2
 8001edc:	4602      	mov	r2, r0
 8001ede:	701a      	strb	r2, [r3, #0]
		  for (uint8_t z = 7; z > 0; z--) {
 8001ee0:	7a7b      	ldrb	r3, [r7, #9]
 8001ee2:	3b01      	subs	r3, #1
 8001ee4:	727b      	strb	r3, [r7, #9]
 8001ee6:	7a7b      	ldrb	r3, [r7, #9]
 8001ee8:	2b00      	cmp	r3, #0
 8001eea:	d1e9      	bne.n	8001ec0 <shift+0x1f4>
		for (uint8_t y = 0; y < 8; y++) {
 8001eec:	7abb      	ldrb	r3, [r7, #10]
 8001eee:	3301      	adds	r3, #1
 8001ef0:	72bb      	strb	r3, [r7, #10]
 8001ef2:	7abb      	ldrb	r3, [r7, #10]
 8001ef4:	2b07      	cmp	r3, #7
 8001ef6:	d9e0      	bls.n	8001eba <shift+0x1ee>
		  }
		}
		for (uint8_t i = 0; i < 8; i++) {
 8001ef8:	2300      	movs	r3, #0
 8001efa:	723b      	strb	r3, [r7, #8]
 8001efc:	e007      	b.n	8001f0e <shift+0x242>
		  cube[i][0] = 0;
 8001efe:	7a3b      	ldrb	r3, [r7, #8]
 8001f00:	4a08      	ldr	r2, [pc, #32]	; (8001f24 <shift+0x258>)
 8001f02:	2100      	movs	r1, #0
 8001f04:	f802 1033 	strb.w	r1, [r2, r3, lsl #3]
		for (uint8_t i = 0; i < 8; i++) {
 8001f08:	7a3b      	ldrb	r3, [r7, #8]
 8001f0a:	3301      	adds	r3, #1
 8001f0c:	723b      	strb	r3, [r7, #8]
 8001f0e:	7a3b      	ldrb	r3, [r7, #8]
 8001f10:	2b07      	cmp	r3, #7
 8001f12:	d9f4      	bls.n	8001efe <shift+0x232>
		}
	  break;
 8001f14:	e000      	b.n	8001f18 <shift+0x24c>
	  default:
	  break;
 8001f16:	bf00      	nop
  } //end switch dir

} //end shift()
 8001f18:	bf00      	nop
 8001f1a:	3718      	adds	r7, #24
 8001f1c:	46bd      	mov	sp, r7
 8001f1e:	bc90      	pop	{r4, r7}
 8001f20:	4770      	bx	lr
 8001f22:	bf00      	nop
 8001f24:	200002f8 	.word	0x200002f8

08001f28 <drawCube>:

void drawCube(uint8_t x, uint8_t y, uint8_t z, uint8_t s) {
 8001f28:	b590      	push	{r4, r7, lr}
 8001f2a:	b085      	sub	sp, #20
 8001f2c:	af00      	add	r7, sp, #0
 8001f2e:	4604      	mov	r4, r0
 8001f30:	4608      	mov	r0, r1
 8001f32:	4611      	mov	r1, r2
 8001f34:	461a      	mov	r2, r3
 8001f36:	4623      	mov	r3, r4
 8001f38:	71fb      	strb	r3, [r7, #7]
 8001f3a:	4603      	mov	r3, r0
 8001f3c:	71bb      	strb	r3, [r7, #6]
 8001f3e:	460b      	mov	r3, r1
 8001f40:	717b      	strb	r3, [r7, #5]
 8001f42:	4613      	mov	r3, r2
 8001f44:	713b      	strb	r3, [r7, #4]
  for (uint8_t i = 0; i < s; i++) {
 8001f46:	2300      	movs	r3, #0
 8001f48:	73fb      	strb	r3, [r7, #15]
 8001f4a:	e0aa      	b.n	80020a2 <drawCube+0x17a>
    setVoxel(x, y + i, z);
 8001f4c:	79ba      	ldrb	r2, [r7, #6]
 8001f4e:	7bfb      	ldrb	r3, [r7, #15]
 8001f50:	4413      	add	r3, r2
 8001f52:	b2d9      	uxtb	r1, r3
 8001f54:	797a      	ldrb	r2, [r7, #5]
 8001f56:	79fb      	ldrb	r3, [r7, #7]
 8001f58:	4618      	mov	r0, r3
 8001f5a:	f7ff fdef 	bl	8001b3c <setVoxel>
    setVoxel(x + i, y, z);
 8001f5e:	79fa      	ldrb	r2, [r7, #7]
 8001f60:	7bfb      	ldrb	r3, [r7, #15]
 8001f62:	4413      	add	r3, r2
 8001f64:	b2db      	uxtb	r3, r3
 8001f66:	797a      	ldrb	r2, [r7, #5]
 8001f68:	79b9      	ldrb	r1, [r7, #6]
 8001f6a:	4618      	mov	r0, r3
 8001f6c:	f7ff fde6 	bl	8001b3c <setVoxel>
    setVoxel(x, y, z + i);
 8001f70:	797a      	ldrb	r2, [r7, #5]
 8001f72:	7bfb      	ldrb	r3, [r7, #15]
 8001f74:	4413      	add	r3, r2
 8001f76:	b2da      	uxtb	r2, r3
 8001f78:	79b9      	ldrb	r1, [r7, #6]
 8001f7a:	79fb      	ldrb	r3, [r7, #7]
 8001f7c:	4618      	mov	r0, r3
 8001f7e:	f7ff fddd 	bl	8001b3c <setVoxel>
    setVoxel(x + s - 1, y + i, z + s - 1);
 8001f82:	79fa      	ldrb	r2, [r7, #7]
 8001f84:	793b      	ldrb	r3, [r7, #4]
 8001f86:	4413      	add	r3, r2
 8001f88:	b2db      	uxtb	r3, r3
 8001f8a:	3b01      	subs	r3, #1
 8001f8c:	b2d8      	uxtb	r0, r3
 8001f8e:	79ba      	ldrb	r2, [r7, #6]
 8001f90:	7bfb      	ldrb	r3, [r7, #15]
 8001f92:	4413      	add	r3, r2
 8001f94:	b2d9      	uxtb	r1, r3
 8001f96:	797a      	ldrb	r2, [r7, #5]
 8001f98:	793b      	ldrb	r3, [r7, #4]
 8001f9a:	4413      	add	r3, r2
 8001f9c:	b2db      	uxtb	r3, r3
 8001f9e:	3b01      	subs	r3, #1
 8001fa0:	b2db      	uxtb	r3, r3
 8001fa2:	461a      	mov	r2, r3
 8001fa4:	f7ff fdca 	bl	8001b3c <setVoxel>
    setVoxel(x + i, y + s - 1, z + s - 1);
 8001fa8:	79fa      	ldrb	r2, [r7, #7]
 8001faa:	7bfb      	ldrb	r3, [r7, #15]
 8001fac:	4413      	add	r3, r2
 8001fae:	b2d8      	uxtb	r0, r3
 8001fb0:	79ba      	ldrb	r2, [r7, #6]
 8001fb2:	793b      	ldrb	r3, [r7, #4]
 8001fb4:	4413      	add	r3, r2
 8001fb6:	b2db      	uxtb	r3, r3
 8001fb8:	3b01      	subs	r3, #1
 8001fba:	b2d9      	uxtb	r1, r3
 8001fbc:	797a      	ldrb	r2, [r7, #5]
 8001fbe:	793b      	ldrb	r3, [r7, #4]
 8001fc0:	4413      	add	r3, r2
 8001fc2:	b2db      	uxtb	r3, r3
 8001fc4:	3b01      	subs	r3, #1
 8001fc6:	b2db      	uxtb	r3, r3
 8001fc8:	461a      	mov	r2, r3
 8001fca:	f7ff fdb7 	bl	8001b3c <setVoxel>
    setVoxel(x + s - 1, y + s - 1, z + i);
 8001fce:	79fa      	ldrb	r2, [r7, #7]
 8001fd0:	793b      	ldrb	r3, [r7, #4]
 8001fd2:	4413      	add	r3, r2
 8001fd4:	b2db      	uxtb	r3, r3
 8001fd6:	3b01      	subs	r3, #1
 8001fd8:	b2d8      	uxtb	r0, r3
 8001fda:	79ba      	ldrb	r2, [r7, #6]
 8001fdc:	793b      	ldrb	r3, [r7, #4]
 8001fde:	4413      	add	r3, r2
 8001fe0:	b2db      	uxtb	r3, r3
 8001fe2:	3b01      	subs	r3, #1
 8001fe4:	b2d9      	uxtb	r1, r3
 8001fe6:	797a      	ldrb	r2, [r7, #5]
 8001fe8:	7bfb      	ldrb	r3, [r7, #15]
 8001fea:	4413      	add	r3, r2
 8001fec:	b2db      	uxtb	r3, r3
 8001fee:	461a      	mov	r2, r3
 8001ff0:	f7ff fda4 	bl	8001b3c <setVoxel>
    setVoxel(x + s - 1, y + i, z);
 8001ff4:	79fa      	ldrb	r2, [r7, #7]
 8001ff6:	793b      	ldrb	r3, [r7, #4]
 8001ff8:	4413      	add	r3, r2
 8001ffa:	b2db      	uxtb	r3, r3
 8001ffc:	3b01      	subs	r3, #1
 8001ffe:	b2d8      	uxtb	r0, r3
 8002000:	79ba      	ldrb	r2, [r7, #6]
 8002002:	7bfb      	ldrb	r3, [r7, #15]
 8002004:	4413      	add	r3, r2
 8002006:	b2db      	uxtb	r3, r3
 8002008:	797a      	ldrb	r2, [r7, #5]
 800200a:	4619      	mov	r1, r3
 800200c:	f7ff fd96 	bl	8001b3c <setVoxel>
    setVoxel(x, y + i, z + s - 1);
 8002010:	79ba      	ldrb	r2, [r7, #6]
 8002012:	7bfb      	ldrb	r3, [r7, #15]
 8002014:	4413      	add	r3, r2
 8002016:	b2d9      	uxtb	r1, r3
 8002018:	797a      	ldrb	r2, [r7, #5]
 800201a:	793b      	ldrb	r3, [r7, #4]
 800201c:	4413      	add	r3, r2
 800201e:	b2db      	uxtb	r3, r3
 8002020:	3b01      	subs	r3, #1
 8002022:	b2da      	uxtb	r2, r3
 8002024:	79fb      	ldrb	r3, [r7, #7]
 8002026:	4618      	mov	r0, r3
 8002028:	f7ff fd88 	bl	8001b3c <setVoxel>
    setVoxel(x + i, y + s - 1, z);
 800202c:	79fa      	ldrb	r2, [r7, #7]
 800202e:	7bfb      	ldrb	r3, [r7, #15]
 8002030:	4413      	add	r3, r2
 8002032:	b2d8      	uxtb	r0, r3
 8002034:	79ba      	ldrb	r2, [r7, #6]
 8002036:	793b      	ldrb	r3, [r7, #4]
 8002038:	4413      	add	r3, r2
 800203a:	b2db      	uxtb	r3, r3
 800203c:	3b01      	subs	r3, #1
 800203e:	b2db      	uxtb	r3, r3
 8002040:	797a      	ldrb	r2, [r7, #5]
 8002042:	4619      	mov	r1, r3
 8002044:	f7ff fd7a 	bl	8001b3c <setVoxel>
    setVoxel(x + i, y, z + s - 1);
 8002048:	79fa      	ldrb	r2, [r7, #7]
 800204a:	7bfb      	ldrb	r3, [r7, #15]
 800204c:	4413      	add	r3, r2
 800204e:	b2d8      	uxtb	r0, r3
 8002050:	797a      	ldrb	r2, [r7, #5]
 8002052:	793b      	ldrb	r3, [r7, #4]
 8002054:	4413      	add	r3, r2
 8002056:	b2db      	uxtb	r3, r3
 8002058:	3b01      	subs	r3, #1
 800205a:	b2da      	uxtb	r2, r3
 800205c:	79bb      	ldrb	r3, [r7, #6]
 800205e:	4619      	mov	r1, r3
 8002060:	f7ff fd6c 	bl	8001b3c <setVoxel>
    setVoxel(x + s - 1, y, z + i);
 8002064:	79fa      	ldrb	r2, [r7, #7]
 8002066:	793b      	ldrb	r3, [r7, #4]
 8002068:	4413      	add	r3, r2
 800206a:	b2db      	uxtb	r3, r3
 800206c:	3b01      	subs	r3, #1
 800206e:	b2d8      	uxtb	r0, r3
 8002070:	797a      	ldrb	r2, [r7, #5]
 8002072:	7bfb      	ldrb	r3, [r7, #15]
 8002074:	4413      	add	r3, r2
 8002076:	b2da      	uxtb	r2, r3
 8002078:	79bb      	ldrb	r3, [r7, #6]
 800207a:	4619      	mov	r1, r3
 800207c:	f7ff fd5e 	bl	8001b3c <setVoxel>
    setVoxel(x, y + s - 1, z + i);
 8002080:	79ba      	ldrb	r2, [r7, #6]
 8002082:	793b      	ldrb	r3, [r7, #4]
 8002084:	4413      	add	r3, r2
 8002086:	b2db      	uxtb	r3, r3
 8002088:	3b01      	subs	r3, #1
 800208a:	b2d9      	uxtb	r1, r3
 800208c:	797a      	ldrb	r2, [r7, #5]
 800208e:	7bfb      	ldrb	r3, [r7, #15]
 8002090:	4413      	add	r3, r2
 8002092:	b2da      	uxtb	r2, r3
 8002094:	79fb      	ldrb	r3, [r7, #7]
 8002096:	4618      	mov	r0, r3
 8002098:	f7ff fd50 	bl	8001b3c <setVoxel>
  for (uint8_t i = 0; i < s; i++) {
 800209c:	7bfb      	ldrb	r3, [r7, #15]
 800209e:	3301      	adds	r3, #1
 80020a0:	73fb      	strb	r3, [r7, #15]
 80020a2:	7bfa      	ldrb	r2, [r7, #15]
 80020a4:	793b      	ldrb	r3, [r7, #4]
 80020a6:	429a      	cmp	r2, r3
 80020a8:	f4ff af50 	bcc.w	8001f4c <drawCube+0x24>
  }
} //end drawCube()
 80020ac:	bf00      	nop
 80020ae:	3714      	adds	r7, #20
 80020b0:	46bd      	mov	sp, r7
 80020b2:	bd90      	pop	{r4, r7, pc}

080020b4 <lightCube>:

void lightCube() {
 80020b4:	b480      	push	{r7}
 80020b6:	b083      	sub	sp, #12
 80020b8:	af00      	add	r7, sp, #0
  for (uint8_t i = 0; i < 8; i++) {
 80020ba:	2300      	movs	r3, #0
 80020bc:	71fb      	strb	r3, [r7, #7]
 80020be:	e013      	b.n	80020e8 <lightCube+0x34>
    for (uint8_t j = 0; j < 8; j++) {
 80020c0:	2300      	movs	r3, #0
 80020c2:	71bb      	strb	r3, [r7, #6]
 80020c4:	e00a      	b.n	80020dc <lightCube+0x28>
      cube[i][j] = 0xFF;
 80020c6:	79fa      	ldrb	r2, [r7, #7]
 80020c8:	79bb      	ldrb	r3, [r7, #6]
 80020ca:	490b      	ldr	r1, [pc, #44]	; (80020f8 <lightCube+0x44>)
 80020cc:	00d2      	lsls	r2, r2, #3
 80020ce:	440a      	add	r2, r1
 80020d0:	4413      	add	r3, r2
 80020d2:	22ff      	movs	r2, #255	; 0xff
 80020d4:	701a      	strb	r2, [r3, #0]
    for (uint8_t j = 0; j < 8; j++) {
 80020d6:	79bb      	ldrb	r3, [r7, #6]
 80020d8:	3301      	adds	r3, #1
 80020da:	71bb      	strb	r3, [r7, #6]
 80020dc:	79bb      	ldrb	r3, [r7, #6]
 80020de:	2b07      	cmp	r3, #7
 80020e0:	d9f1      	bls.n	80020c6 <lightCube+0x12>
  for (uint8_t i = 0; i < 8; i++) {
 80020e2:	79fb      	ldrb	r3, [r7, #7]
 80020e4:	3301      	adds	r3, #1
 80020e6:	71fb      	strb	r3, [r7, #7]
 80020e8:	79fb      	ldrb	r3, [r7, #7]
 80020ea:	2b07      	cmp	r3, #7
 80020ec:	d9e8      	bls.n	80020c0 <lightCube+0xc>
    }
  }
} //end lightCube()
 80020ee:	bf00      	nop
 80020f0:	370c      	adds	r7, #12
 80020f2:	46bd      	mov	sp, r7
 80020f4:	bc80      	pop	{r7}
 80020f6:	4770      	bx	lr
 80020f8:	200002f8 	.word	0x200002f8

080020fc <clearCube>:

void clearCube(void) {
 80020fc:	b480      	push	{r7}
 80020fe:	b083      	sub	sp, #12
 8002100:	af00      	add	r7, sp, #0
  for (uint8_t i = 0; i < 8; i++) {
 8002102:	2300      	movs	r3, #0
 8002104:	71fb      	strb	r3, [r7, #7]
 8002106:	e013      	b.n	8002130 <clearCube+0x34>
    for (uint8_t j = 0; j < 8; j++) {
 8002108:	2300      	movs	r3, #0
 800210a:	71bb      	strb	r3, [r7, #6]
 800210c:	e00a      	b.n	8002124 <clearCube+0x28>
      cube[i][j] = 0;
 800210e:	79fa      	ldrb	r2, [r7, #7]
 8002110:	79bb      	ldrb	r3, [r7, #6]
 8002112:	490b      	ldr	r1, [pc, #44]	; (8002140 <clearCube+0x44>)
 8002114:	00d2      	lsls	r2, r2, #3
 8002116:	440a      	add	r2, r1
 8002118:	4413      	add	r3, r2
 800211a:	2200      	movs	r2, #0
 800211c:	701a      	strb	r2, [r3, #0]
    for (uint8_t j = 0; j < 8; j++) {
 800211e:	79bb      	ldrb	r3, [r7, #6]
 8002120:	3301      	adds	r3, #1
 8002122:	71bb      	strb	r3, [r7, #6]
 8002124:	79bb      	ldrb	r3, [r7, #6]
 8002126:	2b07      	cmp	r3, #7
 8002128:	d9f1      	bls.n	800210e <clearCube+0x12>
  for (uint8_t i = 0; i < 8; i++) {
 800212a:	79fb      	ldrb	r3, [r7, #7]
 800212c:	3301      	adds	r3, #1
 800212e:	71fb      	strb	r3, [r7, #7]
 8002130:	79fb      	ldrb	r3, [r7, #7]
 8002132:	2b07      	cmp	r3, #7
 8002134:	d9e8      	bls.n	8002108 <clearCube+0xc>
    }
  }
} //end clearCube()
 8002136:	bf00      	nop
 8002138:	370c      	adds	r7, #12
 800213a:	46bd      	mov	sp, r7
 800213c:	bc80      	pop	{r7}
 800213e:	4770      	bx	lr
 8002140:	200002f8 	.word	0x200002f8

08002144 <HAL_TIM_PeriodElapsedCallback>:


void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 8002144:	b480      	push	{r7}
 8002146:	b083      	sub	sp, #12
 8002148:	af00      	add	r7, sp, #0
 800214a:	6078      	str	r0, [r7, #4]
	if(htim->Instance == TIM2){
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002154:	d102      	bne.n	800215c <HAL_TIM_PeriodElapsedCallback+0x18>
		flag_nextLevel = 1;
 8002156:	4b08      	ldr	r3, [pc, #32]	; (8002178 <HAL_TIM_PeriodElapsedCallback+0x34>)
 8002158:	2201      	movs	r2, #1
 800215a:	701a      	strb	r2, [r3, #0]
	}
	if(htim->Instance == TIM3){
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	4a06      	ldr	r2, [pc, #24]	; (800217c <HAL_TIM_PeriodElapsedCallback+0x38>)
 8002162:	4293      	cmp	r3, r2
 8002164:	d102      	bne.n	800216c <HAL_TIM_PeriodElapsedCallback+0x28>
		flag_tim3 = 1;
 8002166:	4b06      	ldr	r3, [pc, #24]	; (8002180 <HAL_TIM_PeriodElapsedCallback+0x3c>)
 8002168:	2201      	movs	r2, #1
 800216a:	701a      	strb	r2, [r3, #0]
	}
}
 800216c:	bf00      	nop
 800216e:	370c      	adds	r7, #12
 8002170:	46bd      	mov	sp, r7
 8002172:	bc80      	pop	{r7}
 8002174:	4770      	bx	lr
 8002176:	bf00      	nop
 8002178:	200000e5 	.word	0x200000e5
 800217c:	40000400 	.word	0x40000400
 8002180:	2000034b 	.word	0x2000034b

08002184 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002184:	b480      	push	{r7}
 8002186:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8002188:	bf00      	nop
 800218a:	46bd      	mov	sp, r7
 800218c:	bc80      	pop	{r7}
 800218e:	4770      	bx	lr

08002190 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8002190:	b580      	push	{r7, lr}
 8002192:	af00      	add	r7, sp, #0

  hspi1.Instance = SPI1;
 8002194:	4b18      	ldr	r3, [pc, #96]	; (80021f8 <MX_SPI1_Init+0x68>)
 8002196:	4a19      	ldr	r2, [pc, #100]	; (80021fc <MX_SPI1_Init+0x6c>)
 8002198:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800219a:	4b17      	ldr	r3, [pc, #92]	; (80021f8 <MX_SPI1_Init+0x68>)
 800219c:	f44f 7282 	mov.w	r2, #260	; 0x104
 80021a0:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_1LINE;
 80021a2:	4b15      	ldr	r3, [pc, #84]	; (80021f8 <MX_SPI1_Init+0x68>)
 80021a4:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80021a8:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80021aa:	4b13      	ldr	r3, [pc, #76]	; (80021f8 <MX_SPI1_Init+0x68>)
 80021ac:	2200      	movs	r2, #0
 80021ae:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80021b0:	4b11      	ldr	r3, [pc, #68]	; (80021f8 <MX_SPI1_Init+0x68>)
 80021b2:	2200      	movs	r2, #0
 80021b4:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80021b6:	4b10      	ldr	r3, [pc, #64]	; (80021f8 <MX_SPI1_Init+0x68>)
 80021b8:	2200      	movs	r2, #0
 80021ba:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80021bc:	4b0e      	ldr	r3, [pc, #56]	; (80021f8 <MX_SPI1_Init+0x68>)
 80021be:	f44f 7200 	mov.w	r2, #512	; 0x200
 80021c2:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_128;
 80021c4:	4b0c      	ldr	r3, [pc, #48]	; (80021f8 <MX_SPI1_Init+0x68>)
 80021c6:	2230      	movs	r2, #48	; 0x30
 80021c8:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80021ca:	4b0b      	ldr	r3, [pc, #44]	; (80021f8 <MX_SPI1_Init+0x68>)
 80021cc:	2200      	movs	r2, #0
 80021ce:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80021d0:	4b09      	ldr	r3, [pc, #36]	; (80021f8 <MX_SPI1_Init+0x68>)
 80021d2:	2200      	movs	r2, #0
 80021d4:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80021d6:	4b08      	ldr	r3, [pc, #32]	; (80021f8 <MX_SPI1_Init+0x68>)
 80021d8:	2200      	movs	r2, #0
 80021da:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 80021dc:	4b06      	ldr	r3, [pc, #24]	; (80021f8 <MX_SPI1_Init+0x68>)
 80021de:	220a      	movs	r2, #10
 80021e0:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80021e2:	4805      	ldr	r0, [pc, #20]	; (80021f8 <MX_SPI1_Init+0x68>)
 80021e4:	f001 feee 	bl	8003fc4 <HAL_SPI_Init>
 80021e8:	4603      	mov	r3, r0
 80021ea:	2b00      	cmp	r3, #0
 80021ec:	d001      	beq.n	80021f2 <MX_SPI1_Init+0x62>
  {
    Error_Handler();
 80021ee:	f7ff ffc9 	bl	8002184 <Error_Handler>
  }

}
 80021f2:	bf00      	nop
 80021f4:	bd80      	pop	{r7, pc}
 80021f6:	bf00      	nop
 80021f8:	20000350 	.word	0x20000350
 80021fc:	40013000 	.word	0x40013000

08002200 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8002200:	b580      	push	{r7, lr}
 8002202:	b088      	sub	sp, #32
 8002204:	af00      	add	r7, sp, #0
 8002206:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002208:	f107 0310 	add.w	r3, r7, #16
 800220c:	2200      	movs	r2, #0
 800220e:	601a      	str	r2, [r3, #0]
 8002210:	605a      	str	r2, [r3, #4]
 8002212:	609a      	str	r2, [r3, #8]
 8002214:	60da      	str	r2, [r3, #12]
  if(spiHandle->Instance==SPI1)
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	681b      	ldr	r3, [r3, #0]
 800221a:	4a15      	ldr	r2, [pc, #84]	; (8002270 <HAL_SPI_MspInit+0x70>)
 800221c:	4293      	cmp	r3, r2
 800221e:	d123      	bne.n	8002268 <HAL_SPI_MspInit+0x68>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002220:	4b14      	ldr	r3, [pc, #80]	; (8002274 <HAL_SPI_MspInit+0x74>)
 8002222:	699b      	ldr	r3, [r3, #24]
 8002224:	4a13      	ldr	r2, [pc, #76]	; (8002274 <HAL_SPI_MspInit+0x74>)
 8002226:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800222a:	6193      	str	r3, [r2, #24]
 800222c:	4b11      	ldr	r3, [pc, #68]	; (8002274 <HAL_SPI_MspInit+0x74>)
 800222e:	699b      	ldr	r3, [r3, #24]
 8002230:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002234:	60fb      	str	r3, [r7, #12]
 8002236:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002238:	4b0e      	ldr	r3, [pc, #56]	; (8002274 <HAL_SPI_MspInit+0x74>)
 800223a:	699b      	ldr	r3, [r3, #24]
 800223c:	4a0d      	ldr	r2, [pc, #52]	; (8002274 <HAL_SPI_MspInit+0x74>)
 800223e:	f043 0304 	orr.w	r3, r3, #4
 8002242:	6193      	str	r3, [r2, #24]
 8002244:	4b0b      	ldr	r3, [pc, #44]	; (8002274 <HAL_SPI_MspInit+0x74>)
 8002246:	699b      	ldr	r3, [r3, #24]
 8002248:	f003 0304 	and.w	r3, r3, #4
 800224c:	60bb      	str	r3, [r7, #8]
 800224e:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8002250:	23a0      	movs	r3, #160	; 0xa0
 8002252:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002254:	2302      	movs	r3, #2
 8002256:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002258:	2303      	movs	r3, #3
 800225a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800225c:	f107 0310 	add.w	r3, r7, #16
 8002260:	4619      	mov	r1, r3
 8002262:	4805      	ldr	r0, [pc, #20]	; (8002278 <HAL_SPI_MspInit+0x78>)
 8002264:	f000 ff1a 	bl	800309c <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8002268:	bf00      	nop
 800226a:	3720      	adds	r7, #32
 800226c:	46bd      	mov	sp, r7
 800226e:	bd80      	pop	{r7, pc}
 8002270:	40013000 	.word	0x40013000
 8002274:	40021000 	.word	0x40021000
 8002278:	40010800 	.word	0x40010800

0800227c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800227c:	b480      	push	{r7}
 800227e:	b085      	sub	sp, #20
 8002280:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8002282:	4b15      	ldr	r3, [pc, #84]	; (80022d8 <HAL_MspInit+0x5c>)
 8002284:	699b      	ldr	r3, [r3, #24]
 8002286:	4a14      	ldr	r2, [pc, #80]	; (80022d8 <HAL_MspInit+0x5c>)
 8002288:	f043 0301 	orr.w	r3, r3, #1
 800228c:	6193      	str	r3, [r2, #24]
 800228e:	4b12      	ldr	r3, [pc, #72]	; (80022d8 <HAL_MspInit+0x5c>)
 8002290:	699b      	ldr	r3, [r3, #24]
 8002292:	f003 0301 	and.w	r3, r3, #1
 8002296:	60bb      	str	r3, [r7, #8]
 8002298:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800229a:	4b0f      	ldr	r3, [pc, #60]	; (80022d8 <HAL_MspInit+0x5c>)
 800229c:	69db      	ldr	r3, [r3, #28]
 800229e:	4a0e      	ldr	r2, [pc, #56]	; (80022d8 <HAL_MspInit+0x5c>)
 80022a0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80022a4:	61d3      	str	r3, [r2, #28]
 80022a6:	4b0c      	ldr	r3, [pc, #48]	; (80022d8 <HAL_MspInit+0x5c>)
 80022a8:	69db      	ldr	r3, [r3, #28]
 80022aa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80022ae:	607b      	str	r3, [r7, #4]
 80022b0:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80022b2:	4b0a      	ldr	r3, [pc, #40]	; (80022dc <HAL_MspInit+0x60>)
 80022b4:	685b      	ldr	r3, [r3, #4]
 80022b6:	60fb      	str	r3, [r7, #12]
 80022b8:	68fb      	ldr	r3, [r7, #12]
 80022ba:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80022be:	60fb      	str	r3, [r7, #12]
 80022c0:	68fb      	ldr	r3, [r7, #12]
 80022c2:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80022c6:	60fb      	str	r3, [r7, #12]
 80022c8:	4a04      	ldr	r2, [pc, #16]	; (80022dc <HAL_MspInit+0x60>)
 80022ca:	68fb      	ldr	r3, [r7, #12]
 80022cc:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80022ce:	bf00      	nop
 80022d0:	3714      	adds	r7, #20
 80022d2:	46bd      	mov	sp, r7
 80022d4:	bc80      	pop	{r7}
 80022d6:	4770      	bx	lr
 80022d8:	40021000 	.word	0x40021000
 80022dc:	40010000 	.word	0x40010000

080022e0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80022e0:	b480      	push	{r7}
 80022e2:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80022e4:	bf00      	nop
 80022e6:	46bd      	mov	sp, r7
 80022e8:	bc80      	pop	{r7}
 80022ea:	4770      	bx	lr

080022ec <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80022ec:	b580      	push	{r7, lr}
 80022ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, 0);
 80022f0:	2200      	movs	r2, #0
 80022f2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80022f6:	4802      	ldr	r0, [pc, #8]	; (8002300 <HardFault_Handler+0x14>)
 80022f8:	f001 f841 	bl	800337e <HAL_GPIO_WritePin>
  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80022fc:	e7fe      	b.n	80022fc <HardFault_Handler+0x10>
 80022fe:	bf00      	nop
 8002300:	40011000 	.word	0x40011000

08002304 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002304:	b480      	push	{r7}
 8002306:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002308:	e7fe      	b.n	8002308 <MemManage_Handler+0x4>

0800230a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800230a:	b480      	push	{r7}
 800230c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800230e:	e7fe      	b.n	800230e <BusFault_Handler+0x4>

08002310 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002310:	b480      	push	{r7}
 8002312:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002314:	e7fe      	b.n	8002314 <UsageFault_Handler+0x4>

08002316 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002316:	b480      	push	{r7}
 8002318:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800231a:	bf00      	nop
 800231c:	46bd      	mov	sp, r7
 800231e:	bc80      	pop	{r7}
 8002320:	4770      	bx	lr

08002322 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002322:	b480      	push	{r7}
 8002324:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002326:	bf00      	nop
 8002328:	46bd      	mov	sp, r7
 800232a:	bc80      	pop	{r7}
 800232c:	4770      	bx	lr

0800232e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800232e:	b480      	push	{r7}
 8002330:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002332:	bf00      	nop
 8002334:	46bd      	mov	sp, r7
 8002336:	bc80      	pop	{r7}
 8002338:	4770      	bx	lr

0800233a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800233a:	b580      	push	{r7, lr}
 800233c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800233e:	f000 fa0f 	bl	8002760 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002342:	bf00      	nop
 8002344:	bd80      	pop	{r7, pc}
	...

08002348 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8002348:	b580      	push	{r7, lr}
 800234a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 800234c:	4802      	ldr	r0, [pc, #8]	; (8002358 <TIM2_IRQHandler+0x10>)
 800234e:	f002 f941 	bl	80045d4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8002352:	bf00      	nop
 8002354:	bd80      	pop	{r7, pc}
 8002356:	bf00      	nop
 8002358:	200003f0 	.word	0x200003f0

0800235c <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 800235c:	b580      	push	{r7, lr}
 800235e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8002360:	4802      	ldr	r0, [pc, #8]	; (800236c <TIM3_IRQHandler+0x10>)
 8002362:	f002 f937 	bl	80045d4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8002366:	bf00      	nop
 8002368:	bd80      	pop	{r7, pc}
 800236a:	bf00      	nop
 800236c:	200003a8 	.word	0x200003a8

08002370 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002370:	b580      	push	{r7, lr}
 8002372:	b086      	sub	sp, #24
 8002374:	af00      	add	r7, sp, #0
 8002376:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002378:	4a14      	ldr	r2, [pc, #80]	; (80023cc <_sbrk+0x5c>)
 800237a:	4b15      	ldr	r3, [pc, #84]	; (80023d0 <_sbrk+0x60>)
 800237c:	1ad3      	subs	r3, r2, r3
 800237e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002380:	697b      	ldr	r3, [r7, #20]
 8002382:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initalize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002384:	4b13      	ldr	r3, [pc, #76]	; (80023d4 <_sbrk+0x64>)
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	2b00      	cmp	r3, #0
 800238a:	d102      	bne.n	8002392 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800238c:	4b11      	ldr	r3, [pc, #68]	; (80023d4 <_sbrk+0x64>)
 800238e:	4a12      	ldr	r2, [pc, #72]	; (80023d8 <_sbrk+0x68>)
 8002390:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002392:	4b10      	ldr	r3, [pc, #64]	; (80023d4 <_sbrk+0x64>)
 8002394:	681a      	ldr	r2, [r3, #0]
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	4413      	add	r3, r2
 800239a:	693a      	ldr	r2, [r7, #16]
 800239c:	429a      	cmp	r2, r3
 800239e:	d207      	bcs.n	80023b0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80023a0:	f002 fd40 	bl	8004e24 <__errno>
 80023a4:	4602      	mov	r2, r0
 80023a6:	230c      	movs	r3, #12
 80023a8:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 80023aa:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80023ae:	e009      	b.n	80023c4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80023b0:	4b08      	ldr	r3, [pc, #32]	; (80023d4 <_sbrk+0x64>)
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80023b6:	4b07      	ldr	r3, [pc, #28]	; (80023d4 <_sbrk+0x64>)
 80023b8:	681a      	ldr	r2, [r3, #0]
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	4413      	add	r3, r2
 80023be:	4a05      	ldr	r2, [pc, #20]	; (80023d4 <_sbrk+0x64>)
 80023c0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80023c2:	68fb      	ldr	r3, [r7, #12]
}
 80023c4:	4618      	mov	r0, r3
 80023c6:	3718      	adds	r7, #24
 80023c8:	46bd      	mov	sp, r7
 80023ca:	bd80      	pop	{r7, pc}
 80023cc:	20005000 	.word	0x20005000
 80023d0:	00000400 	.word	0x00000400
 80023d4:	200000fc 	.word	0x200000fc
 80023d8:	20000488 	.word	0x20000488

080023dc <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80023dc:	b480      	push	{r7}
 80023de:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80023e0:	bf00      	nop
 80023e2:	46bd      	mov	sp, r7
 80023e4:	bc80      	pop	{r7}
 80023e6:	4770      	bx	lr

080023e8 <MX_TIM2_Init>:
TIM_HandleTypeDef htim2;
TIM_HandleTypeDef htim3;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 80023e8:	b580      	push	{r7, lr}
 80023ea:	b086      	sub	sp, #24
 80023ec:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80023ee:	f107 0308 	add.w	r3, r7, #8
 80023f2:	2200      	movs	r2, #0
 80023f4:	601a      	str	r2, [r3, #0]
 80023f6:	605a      	str	r2, [r3, #4]
 80023f8:	609a      	str	r2, [r3, #8]
 80023fa:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80023fc:	463b      	mov	r3, r7
 80023fe:	2200      	movs	r2, #0
 8002400:	601a      	str	r2, [r3, #0]
 8002402:	605a      	str	r2, [r3, #4]

  htim2.Instance = TIM2;
 8002404:	4b1d      	ldr	r3, [pc, #116]	; (800247c <MX_TIM2_Init+0x94>)
 8002406:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800240a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 225-1;
 800240c:	4b1b      	ldr	r3, [pc, #108]	; (800247c <MX_TIM2_Init+0x94>)
 800240e:	22e0      	movs	r2, #224	; 0xe0
 8002410:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002412:	4b1a      	ldr	r3, [pc, #104]	; (800247c <MX_TIM2_Init+0x94>)
 8002414:	2200      	movs	r2, #0
 8002416:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1000-1;
 8002418:	4b18      	ldr	r3, [pc, #96]	; (800247c <MX_TIM2_Init+0x94>)
 800241a:	f240 32e7 	movw	r2, #999	; 0x3e7
 800241e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002420:	4b16      	ldr	r3, [pc, #88]	; (800247c <MX_TIM2_Init+0x94>)
 8002422:	2200      	movs	r2, #0
 8002424:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002426:	4b15      	ldr	r3, [pc, #84]	; (800247c <MX_TIM2_Init+0x94>)
 8002428:	2200      	movs	r2, #0
 800242a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800242c:	4813      	ldr	r0, [pc, #76]	; (800247c <MX_TIM2_Init+0x94>)
 800242e:	f002 f82f 	bl	8004490 <HAL_TIM_Base_Init>
 8002432:	4603      	mov	r3, r0
 8002434:	2b00      	cmp	r3, #0
 8002436:	d001      	beq.n	800243c <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8002438:	f7ff fea4 	bl	8002184 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800243c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002440:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002442:	f107 0308 	add.w	r3, r7, #8
 8002446:	4619      	mov	r1, r3
 8002448:	480c      	ldr	r0, [pc, #48]	; (800247c <MX_TIM2_Init+0x94>)
 800244a:	f002 f9cb 	bl	80047e4 <HAL_TIM_ConfigClockSource>
 800244e:	4603      	mov	r3, r0
 8002450:	2b00      	cmp	r3, #0
 8002452:	d001      	beq.n	8002458 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8002454:	f7ff fe96 	bl	8002184 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002458:	2300      	movs	r3, #0
 800245a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800245c:	2300      	movs	r3, #0
 800245e:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002460:	463b      	mov	r3, r7
 8002462:	4619      	mov	r1, r3
 8002464:	4805      	ldr	r0, [pc, #20]	; (800247c <MX_TIM2_Init+0x94>)
 8002466:	f002 fb91 	bl	8004b8c <HAL_TIMEx_MasterConfigSynchronization>
 800246a:	4603      	mov	r3, r0
 800246c:	2b00      	cmp	r3, #0
 800246e:	d001      	beq.n	8002474 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8002470:	f7ff fe88 	bl	8002184 <Error_Handler>
  }

}
 8002474:	bf00      	nop
 8002476:	3718      	adds	r7, #24
 8002478:	46bd      	mov	sp, r7
 800247a:	bd80      	pop	{r7, pc}
 800247c:	200003f0 	.word	0x200003f0

08002480 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8002480:	b580      	push	{r7, lr}
 8002482:	b086      	sub	sp, #24
 8002484:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002486:	f107 0308 	add.w	r3, r7, #8
 800248a:	2200      	movs	r2, #0
 800248c:	601a      	str	r2, [r3, #0]
 800248e:	605a      	str	r2, [r3, #4]
 8002490:	609a      	str	r2, [r3, #8]
 8002492:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002494:	463b      	mov	r3, r7
 8002496:	2200      	movs	r2, #0
 8002498:	601a      	str	r2, [r3, #0]
 800249a:	605a      	str	r2, [r3, #4]

  htim3.Instance = TIM3;
 800249c:	4b1d      	ldr	r3, [pc, #116]	; (8002514 <MX_TIM3_Init+0x94>)
 800249e:	4a1e      	ldr	r2, [pc, #120]	; (8002518 <MX_TIM3_Init+0x98>)
 80024a0:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 720-1;
 80024a2:	4b1c      	ldr	r3, [pc, #112]	; (8002514 <MX_TIM3_Init+0x94>)
 80024a4:	f240 22cf 	movw	r2, #719	; 0x2cf
 80024a8:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80024aa:	4b1a      	ldr	r3, [pc, #104]	; (8002514 <MX_TIM3_Init+0x94>)
 80024ac:	2200      	movs	r2, #0
 80024ae:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 1000-1;
 80024b0:	4b18      	ldr	r3, [pc, #96]	; (8002514 <MX_TIM3_Init+0x94>)
 80024b2:	f240 32e7 	movw	r2, #999	; 0x3e7
 80024b6:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80024b8:	4b16      	ldr	r3, [pc, #88]	; (8002514 <MX_TIM3_Init+0x94>)
 80024ba:	2200      	movs	r2, #0
 80024bc:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80024be:	4b15      	ldr	r3, [pc, #84]	; (8002514 <MX_TIM3_Init+0x94>)
 80024c0:	2200      	movs	r2, #0
 80024c2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80024c4:	4813      	ldr	r0, [pc, #76]	; (8002514 <MX_TIM3_Init+0x94>)
 80024c6:	f001 ffe3 	bl	8004490 <HAL_TIM_Base_Init>
 80024ca:	4603      	mov	r3, r0
 80024cc:	2b00      	cmp	r3, #0
 80024ce:	d001      	beq.n	80024d4 <MX_TIM3_Init+0x54>
  {
    Error_Handler();
 80024d0:	f7ff fe58 	bl	8002184 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80024d4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80024d8:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80024da:	f107 0308 	add.w	r3, r7, #8
 80024de:	4619      	mov	r1, r3
 80024e0:	480c      	ldr	r0, [pc, #48]	; (8002514 <MX_TIM3_Init+0x94>)
 80024e2:	f002 f97f 	bl	80047e4 <HAL_TIM_ConfigClockSource>
 80024e6:	4603      	mov	r3, r0
 80024e8:	2b00      	cmp	r3, #0
 80024ea:	d001      	beq.n	80024f0 <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 80024ec:	f7ff fe4a 	bl	8002184 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80024f0:	2300      	movs	r3, #0
 80024f2:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80024f4:	2300      	movs	r3, #0
 80024f6:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80024f8:	463b      	mov	r3, r7
 80024fa:	4619      	mov	r1, r3
 80024fc:	4805      	ldr	r0, [pc, #20]	; (8002514 <MX_TIM3_Init+0x94>)
 80024fe:	f002 fb45 	bl	8004b8c <HAL_TIMEx_MasterConfigSynchronization>
 8002502:	4603      	mov	r3, r0
 8002504:	2b00      	cmp	r3, #0
 8002506:	d001      	beq.n	800250c <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 8002508:	f7ff fe3c 	bl	8002184 <Error_Handler>
  }

}
 800250c:	bf00      	nop
 800250e:	3718      	adds	r7, #24
 8002510:	46bd      	mov	sp, r7
 8002512:	bd80      	pop	{r7, pc}
 8002514:	200003a8 	.word	0x200003a8
 8002518:	40000400 	.word	0x40000400

0800251c <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 800251c:	b580      	push	{r7, lr}
 800251e:	b084      	sub	sp, #16
 8002520:	af00      	add	r7, sp, #0
 8002522:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800252c:	d114      	bne.n	8002558 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800252e:	4b19      	ldr	r3, [pc, #100]	; (8002594 <HAL_TIM_Base_MspInit+0x78>)
 8002530:	69db      	ldr	r3, [r3, #28]
 8002532:	4a18      	ldr	r2, [pc, #96]	; (8002594 <HAL_TIM_Base_MspInit+0x78>)
 8002534:	f043 0301 	orr.w	r3, r3, #1
 8002538:	61d3      	str	r3, [r2, #28]
 800253a:	4b16      	ldr	r3, [pc, #88]	; (8002594 <HAL_TIM_Base_MspInit+0x78>)
 800253c:	69db      	ldr	r3, [r3, #28]
 800253e:	f003 0301 	and.w	r3, r3, #1
 8002542:	60fb      	str	r3, [r7, #12]
 8002544:	68fb      	ldr	r3, [r7, #12]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8002546:	2200      	movs	r2, #0
 8002548:	2100      	movs	r1, #0
 800254a:	201c      	movs	r0, #28
 800254c:	f000 fd6f 	bl	800302e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8002550:	201c      	movs	r0, #28
 8002552:	f000 fd88 	bl	8003066 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8002556:	e018      	b.n	800258a <HAL_TIM_Base_MspInit+0x6e>
  else if(tim_baseHandle->Instance==TIM3)
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	4a0e      	ldr	r2, [pc, #56]	; (8002598 <HAL_TIM_Base_MspInit+0x7c>)
 800255e:	4293      	cmp	r3, r2
 8002560:	d113      	bne.n	800258a <HAL_TIM_Base_MspInit+0x6e>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002562:	4b0c      	ldr	r3, [pc, #48]	; (8002594 <HAL_TIM_Base_MspInit+0x78>)
 8002564:	69db      	ldr	r3, [r3, #28]
 8002566:	4a0b      	ldr	r2, [pc, #44]	; (8002594 <HAL_TIM_Base_MspInit+0x78>)
 8002568:	f043 0302 	orr.w	r3, r3, #2
 800256c:	61d3      	str	r3, [r2, #28]
 800256e:	4b09      	ldr	r3, [pc, #36]	; (8002594 <HAL_TIM_Base_MspInit+0x78>)
 8002570:	69db      	ldr	r3, [r3, #28]
 8002572:	f003 0302 	and.w	r3, r3, #2
 8002576:	60bb      	str	r3, [r7, #8]
 8002578:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 800257a:	2200      	movs	r2, #0
 800257c:	2100      	movs	r1, #0
 800257e:	201d      	movs	r0, #29
 8002580:	f000 fd55 	bl	800302e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8002584:	201d      	movs	r0, #29
 8002586:	f000 fd6e 	bl	8003066 <HAL_NVIC_EnableIRQ>
}
 800258a:	bf00      	nop
 800258c:	3710      	adds	r7, #16
 800258e:	46bd      	mov	sp, r7
 8002590:	bd80      	pop	{r7, pc}
 8002592:	bf00      	nop
 8002594:	40021000 	.word	0x40021000
 8002598:	40000400 	.word	0x40000400

0800259c <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 800259c:	b580      	push	{r7, lr}
 800259e:	af00      	add	r7, sp, #0

  huart1.Instance = USART1;
 80025a0:	4b11      	ldr	r3, [pc, #68]	; (80025e8 <MX_USART1_UART_Init+0x4c>)
 80025a2:	4a12      	ldr	r2, [pc, #72]	; (80025ec <MX_USART1_UART_Init+0x50>)
 80025a4:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80025a6:	4b10      	ldr	r3, [pc, #64]	; (80025e8 <MX_USART1_UART_Init+0x4c>)
 80025a8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80025ac:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80025ae:	4b0e      	ldr	r3, [pc, #56]	; (80025e8 <MX_USART1_UART_Init+0x4c>)
 80025b0:	2200      	movs	r2, #0
 80025b2:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80025b4:	4b0c      	ldr	r3, [pc, #48]	; (80025e8 <MX_USART1_UART_Init+0x4c>)
 80025b6:	2200      	movs	r2, #0
 80025b8:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80025ba:	4b0b      	ldr	r3, [pc, #44]	; (80025e8 <MX_USART1_UART_Init+0x4c>)
 80025bc:	2200      	movs	r2, #0
 80025be:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80025c0:	4b09      	ldr	r3, [pc, #36]	; (80025e8 <MX_USART1_UART_Init+0x4c>)
 80025c2:	220c      	movs	r2, #12
 80025c4:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80025c6:	4b08      	ldr	r3, [pc, #32]	; (80025e8 <MX_USART1_UART_Init+0x4c>)
 80025c8:	2200      	movs	r2, #0
 80025ca:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80025cc:	4b06      	ldr	r3, [pc, #24]	; (80025e8 <MX_USART1_UART_Init+0x4c>)
 80025ce:	2200      	movs	r2, #0
 80025d0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80025d2:	4805      	ldr	r0, [pc, #20]	; (80025e8 <MX_USART1_UART_Init+0x4c>)
 80025d4:	f002 fb4a 	bl	8004c6c <HAL_UART_Init>
 80025d8:	4603      	mov	r3, r0
 80025da:	2b00      	cmp	r3, #0
 80025dc:	d001      	beq.n	80025e2 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80025de:	f7ff fdd1 	bl	8002184 <Error_Handler>
  }

}
 80025e2:	bf00      	nop
 80025e4:	bd80      	pop	{r7, pc}
 80025e6:	bf00      	nop
 80025e8:	20000438 	.word	0x20000438
 80025ec:	40013800 	.word	0x40013800

080025f0 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80025f0:	b580      	push	{r7, lr}
 80025f2:	b088      	sub	sp, #32
 80025f4:	af00      	add	r7, sp, #0
 80025f6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80025f8:	f107 0310 	add.w	r3, r7, #16
 80025fc:	2200      	movs	r2, #0
 80025fe:	601a      	str	r2, [r3, #0]
 8002600:	605a      	str	r2, [r3, #4]
 8002602:	609a      	str	r2, [r3, #8]
 8002604:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART1)
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	4a1c      	ldr	r2, [pc, #112]	; (800267c <HAL_UART_MspInit+0x8c>)
 800260c:	4293      	cmp	r3, r2
 800260e:	d131      	bne.n	8002674 <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002610:	4b1b      	ldr	r3, [pc, #108]	; (8002680 <HAL_UART_MspInit+0x90>)
 8002612:	699b      	ldr	r3, [r3, #24]
 8002614:	4a1a      	ldr	r2, [pc, #104]	; (8002680 <HAL_UART_MspInit+0x90>)
 8002616:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800261a:	6193      	str	r3, [r2, #24]
 800261c:	4b18      	ldr	r3, [pc, #96]	; (8002680 <HAL_UART_MspInit+0x90>)
 800261e:	699b      	ldr	r3, [r3, #24]
 8002620:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002624:	60fb      	str	r3, [r7, #12]
 8002626:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002628:	4b15      	ldr	r3, [pc, #84]	; (8002680 <HAL_UART_MspInit+0x90>)
 800262a:	699b      	ldr	r3, [r3, #24]
 800262c:	4a14      	ldr	r2, [pc, #80]	; (8002680 <HAL_UART_MspInit+0x90>)
 800262e:	f043 0304 	orr.w	r3, r3, #4
 8002632:	6193      	str	r3, [r2, #24]
 8002634:	4b12      	ldr	r3, [pc, #72]	; (8002680 <HAL_UART_MspInit+0x90>)
 8002636:	699b      	ldr	r3, [r3, #24]
 8002638:	f003 0304 	and.w	r3, r3, #4
 800263c:	60bb      	str	r3, [r7, #8]
 800263e:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8002640:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002644:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002646:	2302      	movs	r3, #2
 8002648:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800264a:	2303      	movs	r3, #3
 800264c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800264e:	f107 0310 	add.w	r3, r7, #16
 8002652:	4619      	mov	r1, r3
 8002654:	480b      	ldr	r0, [pc, #44]	; (8002684 <HAL_UART_MspInit+0x94>)
 8002656:	f000 fd21 	bl	800309c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800265a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800265e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002660:	2300      	movs	r3, #0
 8002662:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002664:	2300      	movs	r3, #0
 8002666:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002668:	f107 0310 	add.w	r3, r7, #16
 800266c:	4619      	mov	r1, r3
 800266e:	4805      	ldr	r0, [pc, #20]	; (8002684 <HAL_UART_MspInit+0x94>)
 8002670:	f000 fd14 	bl	800309c <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8002674:	bf00      	nop
 8002676:	3720      	adds	r7, #32
 8002678:	46bd      	mov	sp, r7
 800267a:	bd80      	pop	{r7, pc}
 800267c:	40013800 	.word	0x40013800
 8002680:	40021000 	.word	0x40021000
 8002684:	40010800 	.word	0x40010800

08002688 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002688:	480c      	ldr	r0, [pc, #48]	; (80026bc <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800268a:	490d      	ldr	r1, [pc, #52]	; (80026c0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800268c:	4a0d      	ldr	r2, [pc, #52]	; (80026c4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800268e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002690:	e002      	b.n	8002698 <LoopCopyDataInit>

08002692 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002692:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002694:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002696:	3304      	adds	r3, #4

08002698 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002698:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800269a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800269c:	d3f9      	bcc.n	8002692 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800269e:	4a0a      	ldr	r2, [pc, #40]	; (80026c8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80026a0:	4c0a      	ldr	r4, [pc, #40]	; (80026cc <LoopFillZerobss+0x22>)
  movs r3, #0
 80026a2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80026a4:	e001      	b.n	80026aa <LoopFillZerobss>

080026a6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80026a6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80026a8:	3204      	adds	r2, #4

080026aa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80026aa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80026ac:	d3fb      	bcc.n	80026a6 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80026ae:	f7ff fe95 	bl	80023dc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80026b2:	f002 fbbd 	bl	8004e30 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80026b6:	f7fd ff07 	bl	80004c8 <main>
  bx lr
 80026ba:	4770      	bx	lr
  ldr r0, =_sdata
 80026bc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80026c0:	200000c4 	.word	0x200000c4
  ldr r2, =_sidata
 80026c4:	08005078 	.word	0x08005078
  ldr r2, =_sbss
 80026c8:	200000c8 	.word	0x200000c8
  ldr r4, =_ebss
 80026cc:	20000484 	.word	0x20000484

080026d0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80026d0:	e7fe      	b.n	80026d0 <ADC1_2_IRQHandler>
	...

080026d4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80026d4:	b580      	push	{r7, lr}
 80026d6:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80026d8:	4b08      	ldr	r3, [pc, #32]	; (80026fc <HAL_Init+0x28>)
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	4a07      	ldr	r2, [pc, #28]	; (80026fc <HAL_Init+0x28>)
 80026de:	f043 0310 	orr.w	r3, r3, #16
 80026e2:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80026e4:	2003      	movs	r0, #3
 80026e6:	f000 fc97 	bl	8003018 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80026ea:	2000      	movs	r0, #0
 80026ec:	f000 f808 	bl	8002700 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80026f0:	f7ff fdc4 	bl	800227c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80026f4:	2300      	movs	r3, #0
}
 80026f6:	4618      	mov	r0, r3
 80026f8:	bd80      	pop	{r7, pc}
 80026fa:	bf00      	nop
 80026fc:	40022000 	.word	0x40022000

08002700 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002700:	b580      	push	{r7, lr}
 8002702:	b082      	sub	sp, #8
 8002704:	af00      	add	r7, sp, #0
 8002706:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002708:	4b12      	ldr	r3, [pc, #72]	; (8002754 <HAL_InitTick+0x54>)
 800270a:	681a      	ldr	r2, [r3, #0]
 800270c:	4b12      	ldr	r3, [pc, #72]	; (8002758 <HAL_InitTick+0x58>)
 800270e:	781b      	ldrb	r3, [r3, #0]
 8002710:	4619      	mov	r1, r3
 8002712:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002716:	fbb3 f3f1 	udiv	r3, r3, r1
 800271a:	fbb2 f3f3 	udiv	r3, r2, r3
 800271e:	4618      	mov	r0, r3
 8002720:	f000 fcaf 	bl	8003082 <HAL_SYSTICK_Config>
 8002724:	4603      	mov	r3, r0
 8002726:	2b00      	cmp	r3, #0
 8002728:	d001      	beq.n	800272e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800272a:	2301      	movs	r3, #1
 800272c:	e00e      	b.n	800274c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	2b0f      	cmp	r3, #15
 8002732:	d80a      	bhi.n	800274a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002734:	2200      	movs	r2, #0
 8002736:	6879      	ldr	r1, [r7, #4]
 8002738:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800273c:	f000 fc77 	bl	800302e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002740:	4a06      	ldr	r2, [pc, #24]	; (800275c <HAL_InitTick+0x5c>)
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002746:	2300      	movs	r3, #0
 8002748:	e000      	b.n	800274c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800274a:	2301      	movs	r3, #1
}
 800274c:	4618      	mov	r0, r3
 800274e:	3708      	adds	r7, #8
 8002750:	46bd      	mov	sp, r7
 8002752:	bd80      	pop	{r7, pc}
 8002754:	20000054 	.word	0x20000054
 8002758:	2000005c 	.word	0x2000005c
 800275c:	20000058 	.word	0x20000058

08002760 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002760:	b480      	push	{r7}
 8002762:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002764:	4b05      	ldr	r3, [pc, #20]	; (800277c <HAL_IncTick+0x1c>)
 8002766:	781b      	ldrb	r3, [r3, #0]
 8002768:	461a      	mov	r2, r3
 800276a:	4b05      	ldr	r3, [pc, #20]	; (8002780 <HAL_IncTick+0x20>)
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	4413      	add	r3, r2
 8002770:	4a03      	ldr	r2, [pc, #12]	; (8002780 <HAL_IncTick+0x20>)
 8002772:	6013      	str	r3, [r2, #0]
}
 8002774:	bf00      	nop
 8002776:	46bd      	mov	sp, r7
 8002778:	bc80      	pop	{r7}
 800277a:	4770      	bx	lr
 800277c:	2000005c 	.word	0x2000005c
 8002780:	2000047c 	.word	0x2000047c

08002784 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002784:	b480      	push	{r7}
 8002786:	af00      	add	r7, sp, #0
  return uwTick;
 8002788:	4b02      	ldr	r3, [pc, #8]	; (8002794 <HAL_GetTick+0x10>)
 800278a:	681b      	ldr	r3, [r3, #0]
}
 800278c:	4618      	mov	r0, r3
 800278e:	46bd      	mov	sp, r7
 8002790:	bc80      	pop	{r7}
 8002792:	4770      	bx	lr
 8002794:	2000047c 	.word	0x2000047c

08002798 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002798:	b580      	push	{r7, lr}
 800279a:	b084      	sub	sp, #16
 800279c:	af00      	add	r7, sp, #0
 800279e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80027a0:	f7ff fff0 	bl	8002784 <HAL_GetTick>
 80027a4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80027aa:	68fb      	ldr	r3, [r7, #12]
 80027ac:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80027b0:	d005      	beq.n	80027be <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80027b2:	4b09      	ldr	r3, [pc, #36]	; (80027d8 <HAL_Delay+0x40>)
 80027b4:	781b      	ldrb	r3, [r3, #0]
 80027b6:	461a      	mov	r2, r3
 80027b8:	68fb      	ldr	r3, [r7, #12]
 80027ba:	4413      	add	r3, r2
 80027bc:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80027be:	bf00      	nop
 80027c0:	f7ff ffe0 	bl	8002784 <HAL_GetTick>
 80027c4:	4602      	mov	r2, r0
 80027c6:	68bb      	ldr	r3, [r7, #8]
 80027c8:	1ad3      	subs	r3, r2, r3
 80027ca:	68fa      	ldr	r2, [r7, #12]
 80027cc:	429a      	cmp	r2, r3
 80027ce:	d8f7      	bhi.n	80027c0 <HAL_Delay+0x28>
  {
  }
}
 80027d0:	bf00      	nop
 80027d2:	3710      	adds	r7, #16
 80027d4:	46bd      	mov	sp, r7
 80027d6:	bd80      	pop	{r7, pc}
 80027d8:	2000005c 	.word	0x2000005c

080027dc <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80027dc:	b580      	push	{r7, lr}
 80027de:	b086      	sub	sp, #24
 80027e0:	af00      	add	r7, sp, #0
 80027e2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80027e4:	2300      	movs	r3, #0
 80027e6:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 80027e8:	2300      	movs	r3, #0
 80027ea:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 80027ec:	2300      	movs	r3, #0
 80027ee:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 80027f0:	2300      	movs	r3, #0
 80027f2:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	2b00      	cmp	r3, #0
 80027f8:	d101      	bne.n	80027fe <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 80027fa:	2301      	movs	r3, #1
 80027fc:	e0be      	b.n	800297c <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	689b      	ldr	r3, [r3, #8]
 8002802:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002808:	2b00      	cmp	r3, #0
 800280a:	d109      	bne.n	8002820 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	2200      	movs	r2, #0
 8002810:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	2200      	movs	r2, #0
 8002816:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800281a:	6878      	ldr	r0, [r7, #4]
 800281c:	f7fd fd1e 	bl	800025c <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8002820:	6878      	ldr	r0, [r7, #4]
 8002822:	f000 faeb 	bl	8002dfc <ADC_ConversionStop_Disable>
 8002826:	4603      	mov	r3, r0
 8002828:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800282e:	f003 0310 	and.w	r3, r3, #16
 8002832:	2b00      	cmp	r3, #0
 8002834:	f040 8099 	bne.w	800296a <HAL_ADC_Init+0x18e>
 8002838:	7dfb      	ldrb	r3, [r7, #23]
 800283a:	2b00      	cmp	r3, #0
 800283c:	f040 8095 	bne.w	800296a <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002844:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002848:	f023 0302 	bic.w	r3, r3, #2
 800284c:	f043 0202 	orr.w	r2, r3, #2
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 800285c:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	7b1b      	ldrb	r3, [r3, #12]
 8002862:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8002864:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002866:	68ba      	ldr	r2, [r7, #8]
 8002868:	4313      	orrs	r3, r2
 800286a:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	689b      	ldr	r3, [r3, #8]
 8002870:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002874:	d003      	beq.n	800287e <HAL_ADC_Init+0xa2>
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	689b      	ldr	r3, [r3, #8]
 800287a:	2b01      	cmp	r3, #1
 800287c:	d102      	bne.n	8002884 <HAL_ADC_Init+0xa8>
 800287e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002882:	e000      	b.n	8002886 <HAL_ADC_Init+0xaa>
 8002884:	2300      	movs	r3, #0
 8002886:	693a      	ldr	r2, [r7, #16]
 8002888:	4313      	orrs	r3, r2
 800288a:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	7d1b      	ldrb	r3, [r3, #20]
 8002890:	2b01      	cmp	r3, #1
 8002892:	d119      	bne.n	80028c8 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	7b1b      	ldrb	r3, [r3, #12]
 8002898:	2b00      	cmp	r3, #0
 800289a:	d109      	bne.n	80028b0 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	699b      	ldr	r3, [r3, #24]
 80028a0:	3b01      	subs	r3, #1
 80028a2:	035a      	lsls	r2, r3, #13
 80028a4:	693b      	ldr	r3, [r7, #16]
 80028a6:	4313      	orrs	r3, r2
 80028a8:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80028ac:	613b      	str	r3, [r7, #16]
 80028ae:	e00b      	b.n	80028c8 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80028b4:	f043 0220 	orr.w	r2, r3, #32
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80028c0:	f043 0201 	orr.w	r2, r3, #1
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	685b      	ldr	r3, [r3, #4]
 80028ce:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	693a      	ldr	r2, [r7, #16]
 80028d8:	430a      	orrs	r2, r1
 80028da:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	689a      	ldr	r2, [r3, #8]
 80028e2:	4b28      	ldr	r3, [pc, #160]	; (8002984 <HAL_ADC_Init+0x1a8>)
 80028e4:	4013      	ands	r3, r2
 80028e6:	687a      	ldr	r2, [r7, #4]
 80028e8:	6812      	ldr	r2, [r2, #0]
 80028ea:	68b9      	ldr	r1, [r7, #8]
 80028ec:	430b      	orrs	r3, r1
 80028ee:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	689b      	ldr	r3, [r3, #8]
 80028f4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80028f8:	d003      	beq.n	8002902 <HAL_ADC_Init+0x126>
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	689b      	ldr	r3, [r3, #8]
 80028fe:	2b01      	cmp	r3, #1
 8002900:	d104      	bne.n	800290c <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	691b      	ldr	r3, [r3, #16]
 8002906:	3b01      	subs	r3, #1
 8002908:	051b      	lsls	r3, r3, #20
 800290a:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002912:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	681b      	ldr	r3, [r3, #0]
 800291a:	68fa      	ldr	r2, [r7, #12]
 800291c:	430a      	orrs	r2, r1
 800291e:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	689a      	ldr	r2, [r3, #8]
 8002926:	4b18      	ldr	r3, [pc, #96]	; (8002988 <HAL_ADC_Init+0x1ac>)
 8002928:	4013      	ands	r3, r2
 800292a:	68ba      	ldr	r2, [r7, #8]
 800292c:	429a      	cmp	r2, r3
 800292e:	d10b      	bne.n	8002948 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	2200      	movs	r2, #0
 8002934:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800293a:	f023 0303 	bic.w	r3, r3, #3
 800293e:	f043 0201 	orr.w	r2, r3, #1
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002946:	e018      	b.n	800297a <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800294c:	f023 0312 	bic.w	r3, r3, #18
 8002950:	f043 0210 	orr.w	r2, r3, #16
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800295c:	f043 0201 	orr.w	r2, r3, #1
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8002964:	2301      	movs	r3, #1
 8002966:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002968:	e007      	b.n	800297a <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800296e:	f043 0210 	orr.w	r2, r3, #16
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 8002976:	2301      	movs	r3, #1
 8002978:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 800297a:	7dfb      	ldrb	r3, [r7, #23]
}
 800297c:	4618      	mov	r0, r3
 800297e:	3718      	adds	r7, #24
 8002980:	46bd      	mov	sp, r7
 8002982:	bd80      	pop	{r7, pc}
 8002984:	ffe1f7fd 	.word	0xffe1f7fd
 8002988:	ff1f0efe 	.word	0xff1f0efe

0800298c <HAL_ADC_Start>:
  *         Interruptions enabled in this function: None.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 800298c:	b580      	push	{r7, lr}
 800298e:	b084      	sub	sp, #16
 8002990:	af00      	add	r7, sp, #0
 8002992:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002994:	2300      	movs	r3, #0
 8002996:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800299e:	2b01      	cmp	r3, #1
 80029a0:	d101      	bne.n	80029a6 <HAL_ADC_Start+0x1a>
 80029a2:	2302      	movs	r3, #2
 80029a4:	e098      	b.n	8002ad8 <HAL_ADC_Start+0x14c>
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	2201      	movs	r2, #1
 80029aa:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
   
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 80029ae:	6878      	ldr	r0, [r7, #4]
 80029b0:	f000 f9ca 	bl	8002d48 <ADC_Enable>
 80029b4:	4603      	mov	r3, r0
 80029b6:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 80029b8:	7bfb      	ldrb	r3, [r7, #15]
 80029ba:	2b00      	cmp	r3, #0
 80029bc:	f040 8087 	bne.w	8002ace <HAL_ADC_Start+0x142>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80029c4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80029c8:	f023 0301 	bic.w	r3, r3, #1
 80029cc:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	4a41      	ldr	r2, [pc, #260]	; (8002ae0 <HAL_ADC_Start+0x154>)
 80029da:	4293      	cmp	r3, r2
 80029dc:	d105      	bne.n	80029ea <HAL_ADC_Start+0x5e>
 80029de:	4b41      	ldr	r3, [pc, #260]	; (8002ae4 <HAL_ADC_Start+0x158>)
 80029e0:	685b      	ldr	r3, [r3, #4]
 80029e2:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 80029e6:	2b00      	cmp	r3, #0
 80029e8:	d115      	bne.n	8002a16 <HAL_ADC_Start+0x8a>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80029ee:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	685b      	ldr	r3, [r3, #4]
 80029fc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002a00:	2b00      	cmp	r3, #0
 8002a02:	d026      	beq.n	8002a52 <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002a08:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002a0c:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002a14:	e01d      	b.n	8002a52 <HAL_ADC_Start+0xc6>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002a1a:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	4a2f      	ldr	r2, [pc, #188]	; (8002ae4 <HAL_ADC_Start+0x158>)
 8002a28:	4293      	cmp	r3, r2
 8002a2a:	d004      	beq.n	8002a36 <HAL_ADC_Start+0xaa>
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	4a2b      	ldr	r2, [pc, #172]	; (8002ae0 <HAL_ADC_Start+0x154>)
 8002a32:	4293      	cmp	r3, r2
 8002a34:	d10d      	bne.n	8002a52 <HAL_ADC_Start+0xc6>
 8002a36:	4b2b      	ldr	r3, [pc, #172]	; (8002ae4 <HAL_ADC_Start+0x158>)
 8002a38:	685b      	ldr	r3, [r3, #4]
 8002a3a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002a3e:	2b00      	cmp	r3, #0
 8002a40:	d007      	beq.n	8002a52 <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002a46:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002a4a:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002a56:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002a5a:	2b00      	cmp	r3, #0
 8002a5c:	d006      	beq.n	8002a6c <HAL_ADC_Start+0xe0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a62:	f023 0206 	bic.w	r2, r3, #6
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	62da      	str	r2, [r3, #44]	; 0x2c
 8002a6a:	e002      	b.n	8002a72 <HAL_ADC_Start+0xe6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	2200      	movs	r2, #0
 8002a70:	62da      	str	r2, [r3, #44]	; 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	2200      	movs	r2, #0
 8002a76:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
    /* Clear regular group conversion flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	f06f 0202 	mvn.w	r2, #2
 8002a82:	601a      	str	r2, [r3, #0]
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    /* If ADC is master, ADC is enabled and conversion is started.            */
    /* Note: Alternate trigger for single conversion could be to force an     */
    /*       additional set of bit ADON "hadc->Instance->CR2 |= ADC_CR2_ADON;"*/
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	689b      	ldr	r3, [r3, #8]
 8002a8a:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8002a8e:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8002a92:	d113      	bne.n	8002abc <HAL_ADC_Start+0x130>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	681b      	ldr	r3, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8002a98:	4a11      	ldr	r2, [pc, #68]	; (8002ae0 <HAL_ADC_Start+0x154>)
 8002a9a:	4293      	cmp	r3, r2
 8002a9c:	d105      	bne.n	8002aaa <HAL_ADC_Start+0x11e>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8002a9e:	4b11      	ldr	r3, [pc, #68]	; (8002ae4 <HAL_ADC_Start+0x158>)
 8002aa0:	685b      	ldr	r3, [r3, #4]
 8002aa2:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8002aa6:	2b00      	cmp	r3, #0
 8002aa8:	d108      	bne.n	8002abc <HAL_ADC_Start+0x130>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	689a      	ldr	r2, [r3, #8]
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 8002ab8:	609a      	str	r2, [r3, #8]
 8002aba:	e00c      	b.n	8002ad6 <HAL_ADC_Start+0x14a>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	689a      	ldr	r2, [r3, #8]
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8002aca:	609a      	str	r2, [r3, #8]
 8002acc:	e003      	b.n	8002ad6 <HAL_ADC_Start+0x14a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	2200      	movs	r2, #0
 8002ad2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  }
    
  /* Return function status */
  return tmp_hal_status;
 8002ad6:	7bfb      	ldrb	r3, [r7, #15]
}
 8002ad8:	4618      	mov	r0, r3
 8002ada:	3710      	adds	r7, #16
 8002adc:	46bd      	mov	sp, r7
 8002ade:	bd80      	pop	{r7, pc}
 8002ae0:	40012800 	.word	0x40012800
 8002ae4:	40012400 	.word	0x40012400

08002ae8 <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 8002ae8:	b580      	push	{r7, lr}
 8002aea:	b084      	sub	sp, #16
 8002aec:	af00      	add	r7, sp, #0
 8002aee:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002af0:	2300      	movs	r3, #0
 8002af2:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
     
  /* Process locked */
  __HAL_LOCK(hadc);
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002afa:	2b01      	cmp	r3, #1
 8002afc:	d101      	bne.n	8002b02 <HAL_ADC_Stop+0x1a>
 8002afe:	2302      	movs	r3, #2
 8002b00:	e01a      	b.n	8002b38 <HAL_ADC_Stop+0x50>
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	2201      	movs	r2, #1
 8002b06:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8002b0a:	6878      	ldr	r0, [r7, #4]
 8002b0c:	f000 f976 	bl	8002dfc <ADC_ConversionStop_Disable>
 8002b10:	4603      	mov	r3, r0
 8002b12:	73fb      	strb	r3, [r7, #15]
  
  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8002b14:	7bfb      	ldrb	r3, [r7, #15]
 8002b16:	2b00      	cmp	r3, #0
 8002b18:	d109      	bne.n	8002b2e <HAL_ADC_Stop+0x46>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b1e:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002b22:	f023 0301 	bic.w	r3, r3, #1
 8002b26:	f043 0201 	orr.w	r2, r3, #1
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	2200      	movs	r2, #0
 8002b32:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8002b36:	7bfb      	ldrb	r3, [r7, #15]
}
 8002b38:	4618      	mov	r0, r3
 8002b3a:	3710      	adds	r7, #16
 8002b3c:	46bd      	mov	sp, r7
 8002b3e:	bd80      	pop	{r7, pc}

08002b40 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc: ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 8002b40:	b480      	push	{r7}
 8002b42:	b083      	sub	sp, #12
 8002b44:	af00      	add	r7, sp, #0
 8002b46:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8002b4e:	4618      	mov	r0, r3
 8002b50:	370c      	adds	r7, #12
 8002b52:	46bd      	mov	sp, r7
 8002b54:	bc80      	pop	{r7}
 8002b56:	4770      	bx	lr

08002b58 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8002b58:	b480      	push	{r7}
 8002b5a:	b085      	sub	sp, #20
 8002b5c:	af00      	add	r7, sp, #0
 8002b5e:	6078      	str	r0, [r7, #4]
 8002b60:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002b62:	2300      	movs	r3, #0
 8002b64:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8002b66:	2300      	movs	r3, #0
 8002b68:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002b70:	2b01      	cmp	r3, #1
 8002b72:	d101      	bne.n	8002b78 <HAL_ADC_ConfigChannel+0x20>
 8002b74:	2302      	movs	r3, #2
 8002b76:	e0dc      	b.n	8002d32 <HAL_ADC_ConfigChannel+0x1da>
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	2201      	movs	r2, #1
 8002b7c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002b80:	683b      	ldr	r3, [r7, #0]
 8002b82:	685b      	ldr	r3, [r3, #4]
 8002b84:	2b06      	cmp	r3, #6
 8002b86:	d81c      	bhi.n	8002bc2 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002b8e:	683b      	ldr	r3, [r7, #0]
 8002b90:	685a      	ldr	r2, [r3, #4]
 8002b92:	4613      	mov	r3, r2
 8002b94:	009b      	lsls	r3, r3, #2
 8002b96:	4413      	add	r3, r2
 8002b98:	3b05      	subs	r3, #5
 8002b9a:	221f      	movs	r2, #31
 8002b9c:	fa02 f303 	lsl.w	r3, r2, r3
 8002ba0:	43db      	mvns	r3, r3
 8002ba2:	4019      	ands	r1, r3
 8002ba4:	683b      	ldr	r3, [r7, #0]
 8002ba6:	6818      	ldr	r0, [r3, #0]
 8002ba8:	683b      	ldr	r3, [r7, #0]
 8002baa:	685a      	ldr	r2, [r3, #4]
 8002bac:	4613      	mov	r3, r2
 8002bae:	009b      	lsls	r3, r3, #2
 8002bb0:	4413      	add	r3, r2
 8002bb2:	3b05      	subs	r3, #5
 8002bb4:	fa00 f203 	lsl.w	r2, r0, r3
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	430a      	orrs	r2, r1
 8002bbe:	635a      	str	r2, [r3, #52]	; 0x34
 8002bc0:	e03c      	b.n	8002c3c <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002bc2:	683b      	ldr	r3, [r7, #0]
 8002bc4:	685b      	ldr	r3, [r3, #4]
 8002bc6:	2b0c      	cmp	r3, #12
 8002bc8:	d81c      	bhi.n	8002c04 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	681b      	ldr	r3, [r3, #0]
 8002bce:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002bd0:	683b      	ldr	r3, [r7, #0]
 8002bd2:	685a      	ldr	r2, [r3, #4]
 8002bd4:	4613      	mov	r3, r2
 8002bd6:	009b      	lsls	r3, r3, #2
 8002bd8:	4413      	add	r3, r2
 8002bda:	3b23      	subs	r3, #35	; 0x23
 8002bdc:	221f      	movs	r2, #31
 8002bde:	fa02 f303 	lsl.w	r3, r2, r3
 8002be2:	43db      	mvns	r3, r3
 8002be4:	4019      	ands	r1, r3
 8002be6:	683b      	ldr	r3, [r7, #0]
 8002be8:	6818      	ldr	r0, [r3, #0]
 8002bea:	683b      	ldr	r3, [r7, #0]
 8002bec:	685a      	ldr	r2, [r3, #4]
 8002bee:	4613      	mov	r3, r2
 8002bf0:	009b      	lsls	r3, r3, #2
 8002bf2:	4413      	add	r3, r2
 8002bf4:	3b23      	subs	r3, #35	; 0x23
 8002bf6:	fa00 f203 	lsl.w	r2, r0, r3
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	430a      	orrs	r2, r1
 8002c00:	631a      	str	r2, [r3, #48]	; 0x30
 8002c02:	e01b      	b.n	8002c3c <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002c0a:	683b      	ldr	r3, [r7, #0]
 8002c0c:	685a      	ldr	r2, [r3, #4]
 8002c0e:	4613      	mov	r3, r2
 8002c10:	009b      	lsls	r3, r3, #2
 8002c12:	4413      	add	r3, r2
 8002c14:	3b41      	subs	r3, #65	; 0x41
 8002c16:	221f      	movs	r2, #31
 8002c18:	fa02 f303 	lsl.w	r3, r2, r3
 8002c1c:	43db      	mvns	r3, r3
 8002c1e:	4019      	ands	r1, r3
 8002c20:	683b      	ldr	r3, [r7, #0]
 8002c22:	6818      	ldr	r0, [r3, #0]
 8002c24:	683b      	ldr	r3, [r7, #0]
 8002c26:	685a      	ldr	r2, [r3, #4]
 8002c28:	4613      	mov	r3, r2
 8002c2a:	009b      	lsls	r3, r3, #2
 8002c2c:	4413      	add	r3, r2
 8002c2e:	3b41      	subs	r3, #65	; 0x41
 8002c30:	fa00 f203 	lsl.w	r2, r0, r3
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	430a      	orrs	r2, r1
 8002c3a:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8002c3c:	683b      	ldr	r3, [r7, #0]
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	2b09      	cmp	r3, #9
 8002c42:	d91c      	bls.n	8002c7e <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	68d9      	ldr	r1, [r3, #12]
 8002c4a:	683b      	ldr	r3, [r7, #0]
 8002c4c:	681a      	ldr	r2, [r3, #0]
 8002c4e:	4613      	mov	r3, r2
 8002c50:	005b      	lsls	r3, r3, #1
 8002c52:	4413      	add	r3, r2
 8002c54:	3b1e      	subs	r3, #30
 8002c56:	2207      	movs	r2, #7
 8002c58:	fa02 f303 	lsl.w	r3, r2, r3
 8002c5c:	43db      	mvns	r3, r3
 8002c5e:	4019      	ands	r1, r3
 8002c60:	683b      	ldr	r3, [r7, #0]
 8002c62:	6898      	ldr	r0, [r3, #8]
 8002c64:	683b      	ldr	r3, [r7, #0]
 8002c66:	681a      	ldr	r2, [r3, #0]
 8002c68:	4613      	mov	r3, r2
 8002c6a:	005b      	lsls	r3, r3, #1
 8002c6c:	4413      	add	r3, r2
 8002c6e:	3b1e      	subs	r3, #30
 8002c70:	fa00 f203 	lsl.w	r2, r0, r3
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	430a      	orrs	r2, r1
 8002c7a:	60da      	str	r2, [r3, #12]
 8002c7c:	e019      	b.n	8002cb2 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	6919      	ldr	r1, [r3, #16]
 8002c84:	683b      	ldr	r3, [r7, #0]
 8002c86:	681a      	ldr	r2, [r3, #0]
 8002c88:	4613      	mov	r3, r2
 8002c8a:	005b      	lsls	r3, r3, #1
 8002c8c:	4413      	add	r3, r2
 8002c8e:	2207      	movs	r2, #7
 8002c90:	fa02 f303 	lsl.w	r3, r2, r3
 8002c94:	43db      	mvns	r3, r3
 8002c96:	4019      	ands	r1, r3
 8002c98:	683b      	ldr	r3, [r7, #0]
 8002c9a:	6898      	ldr	r0, [r3, #8]
 8002c9c:	683b      	ldr	r3, [r7, #0]
 8002c9e:	681a      	ldr	r2, [r3, #0]
 8002ca0:	4613      	mov	r3, r2
 8002ca2:	005b      	lsls	r3, r3, #1
 8002ca4:	4413      	add	r3, r2
 8002ca6:	fa00 f203 	lsl.w	r2, r0, r3
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	681b      	ldr	r3, [r3, #0]
 8002cae:	430a      	orrs	r2, r1
 8002cb0:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8002cb2:	683b      	ldr	r3, [r7, #0]
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	2b10      	cmp	r3, #16
 8002cb8:	d003      	beq.n	8002cc2 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8002cba:	683b      	ldr	r3, [r7, #0]
 8002cbc:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8002cbe:	2b11      	cmp	r3, #17
 8002cc0:	d132      	bne.n	8002d28 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	4a1d      	ldr	r2, [pc, #116]	; (8002d3c <HAL_ADC_ConfigChannel+0x1e4>)
 8002cc8:	4293      	cmp	r3, r2
 8002cca:	d125      	bne.n	8002d18 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	689b      	ldr	r3, [r3, #8]
 8002cd2:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002cd6:	2b00      	cmp	r3, #0
 8002cd8:	d126      	bne.n	8002d28 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	689a      	ldr	r2, [r3, #8]
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8002ce8:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002cea:	683b      	ldr	r3, [r7, #0]
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	2b10      	cmp	r3, #16
 8002cf0:	d11a      	bne.n	8002d28 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002cf2:	4b13      	ldr	r3, [pc, #76]	; (8002d40 <HAL_ADC_ConfigChannel+0x1e8>)
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	4a13      	ldr	r2, [pc, #76]	; (8002d44 <HAL_ADC_ConfigChannel+0x1ec>)
 8002cf8:	fba2 2303 	umull	r2, r3, r2, r3
 8002cfc:	0c9a      	lsrs	r2, r3, #18
 8002cfe:	4613      	mov	r3, r2
 8002d00:	009b      	lsls	r3, r3, #2
 8002d02:	4413      	add	r3, r2
 8002d04:	005b      	lsls	r3, r3, #1
 8002d06:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002d08:	e002      	b.n	8002d10 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8002d0a:	68bb      	ldr	r3, [r7, #8]
 8002d0c:	3b01      	subs	r3, #1
 8002d0e:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002d10:	68bb      	ldr	r3, [r7, #8]
 8002d12:	2b00      	cmp	r3, #0
 8002d14:	d1f9      	bne.n	8002d0a <HAL_ADC_ConfigChannel+0x1b2>
 8002d16:	e007      	b.n	8002d28 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d1c:	f043 0220 	orr.w	r2, r3, #32
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 8002d24:	2301      	movs	r3, #1
 8002d26:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	2200      	movs	r2, #0
 8002d2c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8002d30:	7bfb      	ldrb	r3, [r7, #15]
}
 8002d32:	4618      	mov	r0, r3
 8002d34:	3714      	adds	r7, #20
 8002d36:	46bd      	mov	sp, r7
 8002d38:	bc80      	pop	{r7}
 8002d3a:	4770      	bx	lr
 8002d3c:	40012400 	.word	0x40012400
 8002d40:	20000054 	.word	0x20000054
 8002d44:	431bde83 	.word	0x431bde83

08002d48 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8002d48:	b580      	push	{r7, lr}
 8002d4a:	b084      	sub	sp, #16
 8002d4c:	af00      	add	r7, sp, #0
 8002d4e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002d50:	2300      	movs	r3, #0
 8002d52:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8002d54:	2300      	movs	r3, #0
 8002d56:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	689b      	ldr	r3, [r3, #8]
 8002d5e:	f003 0301 	and.w	r3, r3, #1
 8002d62:	2b01      	cmp	r3, #1
 8002d64:	d040      	beq.n	8002de8 <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	689a      	ldr	r2, [r3, #8]
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	f042 0201 	orr.w	r2, r2, #1
 8002d74:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002d76:	4b1f      	ldr	r3, [pc, #124]	; (8002df4 <ADC_Enable+0xac>)
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	4a1f      	ldr	r2, [pc, #124]	; (8002df8 <ADC_Enable+0xb0>)
 8002d7c:	fba2 2303 	umull	r2, r3, r2, r3
 8002d80:	0c9b      	lsrs	r3, r3, #18
 8002d82:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8002d84:	e002      	b.n	8002d8c <ADC_Enable+0x44>
    {
      wait_loop_index--;
 8002d86:	68bb      	ldr	r3, [r7, #8]
 8002d88:	3b01      	subs	r3, #1
 8002d8a:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8002d8c:	68bb      	ldr	r3, [r7, #8]
 8002d8e:	2b00      	cmp	r3, #0
 8002d90:	d1f9      	bne.n	8002d86 <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002d92:	f7ff fcf7 	bl	8002784 <HAL_GetTick>
 8002d96:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8002d98:	e01f      	b.n	8002dda <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002d9a:	f7ff fcf3 	bl	8002784 <HAL_GetTick>
 8002d9e:	4602      	mov	r2, r0
 8002da0:	68fb      	ldr	r3, [r7, #12]
 8002da2:	1ad3      	subs	r3, r2, r3
 8002da4:	2b02      	cmp	r3, #2
 8002da6:	d918      	bls.n	8002dda <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	689b      	ldr	r3, [r3, #8]
 8002dae:	f003 0301 	and.w	r3, r3, #1
 8002db2:	2b01      	cmp	r3, #1
 8002db4:	d011      	beq.n	8002dda <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002dba:	f043 0210 	orr.w	r2, r3, #16
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002dc6:	f043 0201 	orr.w	r2, r3, #1
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	62da      	str	r2, [r3, #44]	; 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	2200      	movs	r2, #0
 8002dd2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 8002dd6:	2301      	movs	r3, #1
 8002dd8:	e007      	b.n	8002dea <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	689b      	ldr	r3, [r3, #8]
 8002de0:	f003 0301 	and.w	r3, r3, #1
 8002de4:	2b01      	cmp	r3, #1
 8002de6:	d1d8      	bne.n	8002d9a <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8002de8:	2300      	movs	r3, #0
}
 8002dea:	4618      	mov	r0, r3
 8002dec:	3710      	adds	r7, #16
 8002dee:	46bd      	mov	sp, r7
 8002df0:	bd80      	pop	{r7, pc}
 8002df2:	bf00      	nop
 8002df4:	20000054 	.word	0x20000054
 8002df8:	431bde83 	.word	0x431bde83

08002dfc <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8002dfc:	b580      	push	{r7, lr}
 8002dfe:	b084      	sub	sp, #16
 8002e00:	af00      	add	r7, sp, #0
 8002e02:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002e04:	2300      	movs	r3, #0
 8002e06:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	689b      	ldr	r3, [r3, #8]
 8002e0e:	f003 0301 	and.w	r3, r3, #1
 8002e12:	2b01      	cmp	r3, #1
 8002e14:	d12e      	bne.n	8002e74 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	689a      	ldr	r2, [r3, #8]
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	f022 0201 	bic.w	r2, r2, #1
 8002e24:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002e26:	f7ff fcad 	bl	8002784 <HAL_GetTick>
 8002e2a:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8002e2c:	e01b      	b.n	8002e66 <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8002e2e:	f7ff fca9 	bl	8002784 <HAL_GetTick>
 8002e32:	4602      	mov	r2, r0
 8002e34:	68fb      	ldr	r3, [r7, #12]
 8002e36:	1ad3      	subs	r3, r2, r3
 8002e38:	2b02      	cmp	r3, #2
 8002e3a:	d914      	bls.n	8002e66 <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	689b      	ldr	r3, [r3, #8]
 8002e42:	f003 0301 	and.w	r3, r3, #1
 8002e46:	2b01      	cmp	r3, #1
 8002e48:	d10d      	bne.n	8002e66 <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e4e:	f043 0210 	orr.w	r2, r3, #16
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e5a:	f043 0201 	orr.w	r2, r3, #1
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	62da      	str	r2, [r3, #44]	; 0x2c

          return HAL_ERROR;
 8002e62:	2301      	movs	r3, #1
 8002e64:	e007      	b.n	8002e76 <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	689b      	ldr	r3, [r3, #8]
 8002e6c:	f003 0301 	and.w	r3, r3, #1
 8002e70:	2b01      	cmp	r3, #1
 8002e72:	d0dc      	beq.n	8002e2e <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8002e74:	2300      	movs	r3, #0
}
 8002e76:	4618      	mov	r0, r3
 8002e78:	3710      	adds	r7, #16
 8002e7a:	46bd      	mov	sp, r7
 8002e7c:	bd80      	pop	{r7, pc}
	...

08002e80 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002e80:	b480      	push	{r7}
 8002e82:	b085      	sub	sp, #20
 8002e84:	af00      	add	r7, sp, #0
 8002e86:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	f003 0307 	and.w	r3, r3, #7
 8002e8e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002e90:	4b0c      	ldr	r3, [pc, #48]	; (8002ec4 <__NVIC_SetPriorityGrouping+0x44>)
 8002e92:	68db      	ldr	r3, [r3, #12]
 8002e94:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002e96:	68ba      	ldr	r2, [r7, #8]
 8002e98:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002e9c:	4013      	ands	r3, r2
 8002e9e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002ea0:	68fb      	ldr	r3, [r7, #12]
 8002ea2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002ea4:	68bb      	ldr	r3, [r7, #8]
 8002ea6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002ea8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002eac:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002eb0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002eb2:	4a04      	ldr	r2, [pc, #16]	; (8002ec4 <__NVIC_SetPriorityGrouping+0x44>)
 8002eb4:	68bb      	ldr	r3, [r7, #8]
 8002eb6:	60d3      	str	r3, [r2, #12]
}
 8002eb8:	bf00      	nop
 8002eba:	3714      	adds	r7, #20
 8002ebc:	46bd      	mov	sp, r7
 8002ebe:	bc80      	pop	{r7}
 8002ec0:	4770      	bx	lr
 8002ec2:	bf00      	nop
 8002ec4:	e000ed00 	.word	0xe000ed00

08002ec8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002ec8:	b480      	push	{r7}
 8002eca:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002ecc:	4b04      	ldr	r3, [pc, #16]	; (8002ee0 <__NVIC_GetPriorityGrouping+0x18>)
 8002ece:	68db      	ldr	r3, [r3, #12]
 8002ed0:	0a1b      	lsrs	r3, r3, #8
 8002ed2:	f003 0307 	and.w	r3, r3, #7
}
 8002ed6:	4618      	mov	r0, r3
 8002ed8:	46bd      	mov	sp, r7
 8002eda:	bc80      	pop	{r7}
 8002edc:	4770      	bx	lr
 8002ede:	bf00      	nop
 8002ee0:	e000ed00 	.word	0xe000ed00

08002ee4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002ee4:	b480      	push	{r7}
 8002ee6:	b083      	sub	sp, #12
 8002ee8:	af00      	add	r7, sp, #0
 8002eea:	4603      	mov	r3, r0
 8002eec:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002eee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ef2:	2b00      	cmp	r3, #0
 8002ef4:	db0b      	blt.n	8002f0e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002ef6:	79fb      	ldrb	r3, [r7, #7]
 8002ef8:	f003 021f 	and.w	r2, r3, #31
 8002efc:	4906      	ldr	r1, [pc, #24]	; (8002f18 <__NVIC_EnableIRQ+0x34>)
 8002efe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f02:	095b      	lsrs	r3, r3, #5
 8002f04:	2001      	movs	r0, #1
 8002f06:	fa00 f202 	lsl.w	r2, r0, r2
 8002f0a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002f0e:	bf00      	nop
 8002f10:	370c      	adds	r7, #12
 8002f12:	46bd      	mov	sp, r7
 8002f14:	bc80      	pop	{r7}
 8002f16:	4770      	bx	lr
 8002f18:	e000e100 	.word	0xe000e100

08002f1c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002f1c:	b480      	push	{r7}
 8002f1e:	b083      	sub	sp, #12
 8002f20:	af00      	add	r7, sp, #0
 8002f22:	4603      	mov	r3, r0
 8002f24:	6039      	str	r1, [r7, #0]
 8002f26:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002f28:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f2c:	2b00      	cmp	r3, #0
 8002f2e:	db0a      	blt.n	8002f46 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002f30:	683b      	ldr	r3, [r7, #0]
 8002f32:	b2da      	uxtb	r2, r3
 8002f34:	490c      	ldr	r1, [pc, #48]	; (8002f68 <__NVIC_SetPriority+0x4c>)
 8002f36:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f3a:	0112      	lsls	r2, r2, #4
 8002f3c:	b2d2      	uxtb	r2, r2
 8002f3e:	440b      	add	r3, r1
 8002f40:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002f44:	e00a      	b.n	8002f5c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002f46:	683b      	ldr	r3, [r7, #0]
 8002f48:	b2da      	uxtb	r2, r3
 8002f4a:	4908      	ldr	r1, [pc, #32]	; (8002f6c <__NVIC_SetPriority+0x50>)
 8002f4c:	79fb      	ldrb	r3, [r7, #7]
 8002f4e:	f003 030f 	and.w	r3, r3, #15
 8002f52:	3b04      	subs	r3, #4
 8002f54:	0112      	lsls	r2, r2, #4
 8002f56:	b2d2      	uxtb	r2, r2
 8002f58:	440b      	add	r3, r1
 8002f5a:	761a      	strb	r2, [r3, #24]
}
 8002f5c:	bf00      	nop
 8002f5e:	370c      	adds	r7, #12
 8002f60:	46bd      	mov	sp, r7
 8002f62:	bc80      	pop	{r7}
 8002f64:	4770      	bx	lr
 8002f66:	bf00      	nop
 8002f68:	e000e100 	.word	0xe000e100
 8002f6c:	e000ed00 	.word	0xe000ed00

08002f70 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002f70:	b480      	push	{r7}
 8002f72:	b089      	sub	sp, #36	; 0x24
 8002f74:	af00      	add	r7, sp, #0
 8002f76:	60f8      	str	r0, [r7, #12]
 8002f78:	60b9      	str	r1, [r7, #8]
 8002f7a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002f7c:	68fb      	ldr	r3, [r7, #12]
 8002f7e:	f003 0307 	and.w	r3, r3, #7
 8002f82:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002f84:	69fb      	ldr	r3, [r7, #28]
 8002f86:	f1c3 0307 	rsb	r3, r3, #7
 8002f8a:	2b04      	cmp	r3, #4
 8002f8c:	bf28      	it	cs
 8002f8e:	2304      	movcs	r3, #4
 8002f90:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002f92:	69fb      	ldr	r3, [r7, #28]
 8002f94:	3304      	adds	r3, #4
 8002f96:	2b06      	cmp	r3, #6
 8002f98:	d902      	bls.n	8002fa0 <NVIC_EncodePriority+0x30>
 8002f9a:	69fb      	ldr	r3, [r7, #28]
 8002f9c:	3b03      	subs	r3, #3
 8002f9e:	e000      	b.n	8002fa2 <NVIC_EncodePriority+0x32>
 8002fa0:	2300      	movs	r3, #0
 8002fa2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002fa4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8002fa8:	69bb      	ldr	r3, [r7, #24]
 8002faa:	fa02 f303 	lsl.w	r3, r2, r3
 8002fae:	43da      	mvns	r2, r3
 8002fb0:	68bb      	ldr	r3, [r7, #8]
 8002fb2:	401a      	ands	r2, r3
 8002fb4:	697b      	ldr	r3, [r7, #20]
 8002fb6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002fb8:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8002fbc:	697b      	ldr	r3, [r7, #20]
 8002fbe:	fa01 f303 	lsl.w	r3, r1, r3
 8002fc2:	43d9      	mvns	r1, r3
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002fc8:	4313      	orrs	r3, r2
         );
}
 8002fca:	4618      	mov	r0, r3
 8002fcc:	3724      	adds	r7, #36	; 0x24
 8002fce:	46bd      	mov	sp, r7
 8002fd0:	bc80      	pop	{r7}
 8002fd2:	4770      	bx	lr

08002fd4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002fd4:	b580      	push	{r7, lr}
 8002fd6:	b082      	sub	sp, #8
 8002fd8:	af00      	add	r7, sp, #0
 8002fda:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	3b01      	subs	r3, #1
 8002fe0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002fe4:	d301      	bcc.n	8002fea <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002fe6:	2301      	movs	r3, #1
 8002fe8:	e00f      	b.n	800300a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002fea:	4a0a      	ldr	r2, [pc, #40]	; (8003014 <SysTick_Config+0x40>)
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	3b01      	subs	r3, #1
 8002ff0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002ff2:	210f      	movs	r1, #15
 8002ff4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002ff8:	f7ff ff90 	bl	8002f1c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002ffc:	4b05      	ldr	r3, [pc, #20]	; (8003014 <SysTick_Config+0x40>)
 8002ffe:	2200      	movs	r2, #0
 8003000:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003002:	4b04      	ldr	r3, [pc, #16]	; (8003014 <SysTick_Config+0x40>)
 8003004:	2207      	movs	r2, #7
 8003006:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003008:	2300      	movs	r3, #0
}
 800300a:	4618      	mov	r0, r3
 800300c:	3708      	adds	r7, #8
 800300e:	46bd      	mov	sp, r7
 8003010:	bd80      	pop	{r7, pc}
 8003012:	bf00      	nop
 8003014:	e000e010 	.word	0xe000e010

08003018 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003018:	b580      	push	{r7, lr}
 800301a:	b082      	sub	sp, #8
 800301c:	af00      	add	r7, sp, #0
 800301e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003020:	6878      	ldr	r0, [r7, #4]
 8003022:	f7ff ff2d 	bl	8002e80 <__NVIC_SetPriorityGrouping>
}
 8003026:	bf00      	nop
 8003028:	3708      	adds	r7, #8
 800302a:	46bd      	mov	sp, r7
 800302c:	bd80      	pop	{r7, pc}

0800302e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800302e:	b580      	push	{r7, lr}
 8003030:	b086      	sub	sp, #24
 8003032:	af00      	add	r7, sp, #0
 8003034:	4603      	mov	r3, r0
 8003036:	60b9      	str	r1, [r7, #8]
 8003038:	607a      	str	r2, [r7, #4]
 800303a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800303c:	2300      	movs	r3, #0
 800303e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003040:	f7ff ff42 	bl	8002ec8 <__NVIC_GetPriorityGrouping>
 8003044:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003046:	687a      	ldr	r2, [r7, #4]
 8003048:	68b9      	ldr	r1, [r7, #8]
 800304a:	6978      	ldr	r0, [r7, #20]
 800304c:	f7ff ff90 	bl	8002f70 <NVIC_EncodePriority>
 8003050:	4602      	mov	r2, r0
 8003052:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003056:	4611      	mov	r1, r2
 8003058:	4618      	mov	r0, r3
 800305a:	f7ff ff5f 	bl	8002f1c <__NVIC_SetPriority>
}
 800305e:	bf00      	nop
 8003060:	3718      	adds	r7, #24
 8003062:	46bd      	mov	sp, r7
 8003064:	bd80      	pop	{r7, pc}

08003066 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003066:	b580      	push	{r7, lr}
 8003068:	b082      	sub	sp, #8
 800306a:	af00      	add	r7, sp, #0
 800306c:	4603      	mov	r3, r0
 800306e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003070:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003074:	4618      	mov	r0, r3
 8003076:	f7ff ff35 	bl	8002ee4 <__NVIC_EnableIRQ>
}
 800307a:	bf00      	nop
 800307c:	3708      	adds	r7, #8
 800307e:	46bd      	mov	sp, r7
 8003080:	bd80      	pop	{r7, pc}

08003082 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003082:	b580      	push	{r7, lr}
 8003084:	b082      	sub	sp, #8
 8003086:	af00      	add	r7, sp, #0
 8003088:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800308a:	6878      	ldr	r0, [r7, #4]
 800308c:	f7ff ffa2 	bl	8002fd4 <SysTick_Config>
 8003090:	4603      	mov	r3, r0
}
 8003092:	4618      	mov	r0, r3
 8003094:	3708      	adds	r7, #8
 8003096:	46bd      	mov	sp, r7
 8003098:	bd80      	pop	{r7, pc}
	...

0800309c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800309c:	b480      	push	{r7}
 800309e:	b08b      	sub	sp, #44	; 0x2c
 80030a0:	af00      	add	r7, sp, #0
 80030a2:	6078      	str	r0, [r7, #4]
 80030a4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80030a6:	2300      	movs	r3, #0
 80030a8:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80030aa:	2300      	movs	r3, #0
 80030ac:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80030ae:	e127      	b.n	8003300 <HAL_GPIO_Init+0x264>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80030b0:	2201      	movs	r2, #1
 80030b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030b4:	fa02 f303 	lsl.w	r3, r2, r3
 80030b8:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80030ba:	683b      	ldr	r3, [r7, #0]
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	69fa      	ldr	r2, [r7, #28]
 80030c0:	4013      	ands	r3, r2
 80030c2:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80030c4:	69ba      	ldr	r2, [r7, #24]
 80030c6:	69fb      	ldr	r3, [r7, #28]
 80030c8:	429a      	cmp	r2, r3
 80030ca:	f040 8116 	bne.w	80032fa <HAL_GPIO_Init+0x25e>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80030ce:	683b      	ldr	r3, [r7, #0]
 80030d0:	685b      	ldr	r3, [r3, #4]
 80030d2:	2b12      	cmp	r3, #18
 80030d4:	d034      	beq.n	8003140 <HAL_GPIO_Init+0xa4>
 80030d6:	2b12      	cmp	r3, #18
 80030d8:	d80d      	bhi.n	80030f6 <HAL_GPIO_Init+0x5a>
 80030da:	2b02      	cmp	r3, #2
 80030dc:	d02b      	beq.n	8003136 <HAL_GPIO_Init+0x9a>
 80030de:	2b02      	cmp	r3, #2
 80030e0:	d804      	bhi.n	80030ec <HAL_GPIO_Init+0x50>
 80030e2:	2b00      	cmp	r3, #0
 80030e4:	d031      	beq.n	800314a <HAL_GPIO_Init+0xae>
 80030e6:	2b01      	cmp	r3, #1
 80030e8:	d01c      	beq.n	8003124 <HAL_GPIO_Init+0x88>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80030ea:	e048      	b.n	800317e <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 80030ec:	2b03      	cmp	r3, #3
 80030ee:	d043      	beq.n	8003178 <HAL_GPIO_Init+0xdc>
 80030f0:	2b11      	cmp	r3, #17
 80030f2:	d01b      	beq.n	800312c <HAL_GPIO_Init+0x90>
          break;
 80030f4:	e043      	b.n	800317e <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 80030f6:	4a89      	ldr	r2, [pc, #548]	; (800331c <HAL_GPIO_Init+0x280>)
 80030f8:	4293      	cmp	r3, r2
 80030fa:	d026      	beq.n	800314a <HAL_GPIO_Init+0xae>
 80030fc:	4a87      	ldr	r2, [pc, #540]	; (800331c <HAL_GPIO_Init+0x280>)
 80030fe:	4293      	cmp	r3, r2
 8003100:	d806      	bhi.n	8003110 <HAL_GPIO_Init+0x74>
 8003102:	4a87      	ldr	r2, [pc, #540]	; (8003320 <HAL_GPIO_Init+0x284>)
 8003104:	4293      	cmp	r3, r2
 8003106:	d020      	beq.n	800314a <HAL_GPIO_Init+0xae>
 8003108:	4a86      	ldr	r2, [pc, #536]	; (8003324 <HAL_GPIO_Init+0x288>)
 800310a:	4293      	cmp	r3, r2
 800310c:	d01d      	beq.n	800314a <HAL_GPIO_Init+0xae>
          break;
 800310e:	e036      	b.n	800317e <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8003110:	4a85      	ldr	r2, [pc, #532]	; (8003328 <HAL_GPIO_Init+0x28c>)
 8003112:	4293      	cmp	r3, r2
 8003114:	d019      	beq.n	800314a <HAL_GPIO_Init+0xae>
 8003116:	4a85      	ldr	r2, [pc, #532]	; (800332c <HAL_GPIO_Init+0x290>)
 8003118:	4293      	cmp	r3, r2
 800311a:	d016      	beq.n	800314a <HAL_GPIO_Init+0xae>
 800311c:	4a84      	ldr	r2, [pc, #528]	; (8003330 <HAL_GPIO_Init+0x294>)
 800311e:	4293      	cmp	r3, r2
 8003120:	d013      	beq.n	800314a <HAL_GPIO_Init+0xae>
          break;
 8003122:	e02c      	b.n	800317e <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8003124:	683b      	ldr	r3, [r7, #0]
 8003126:	68db      	ldr	r3, [r3, #12]
 8003128:	623b      	str	r3, [r7, #32]
          break;
 800312a:	e028      	b.n	800317e <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 800312c:	683b      	ldr	r3, [r7, #0]
 800312e:	68db      	ldr	r3, [r3, #12]
 8003130:	3304      	adds	r3, #4
 8003132:	623b      	str	r3, [r7, #32]
          break;
 8003134:	e023      	b.n	800317e <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8003136:	683b      	ldr	r3, [r7, #0]
 8003138:	68db      	ldr	r3, [r3, #12]
 800313a:	3308      	adds	r3, #8
 800313c:	623b      	str	r3, [r7, #32]
          break;
 800313e:	e01e      	b.n	800317e <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8003140:	683b      	ldr	r3, [r7, #0]
 8003142:	68db      	ldr	r3, [r3, #12]
 8003144:	330c      	adds	r3, #12
 8003146:	623b      	str	r3, [r7, #32]
          break;
 8003148:	e019      	b.n	800317e <HAL_GPIO_Init+0xe2>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800314a:	683b      	ldr	r3, [r7, #0]
 800314c:	689b      	ldr	r3, [r3, #8]
 800314e:	2b00      	cmp	r3, #0
 8003150:	d102      	bne.n	8003158 <HAL_GPIO_Init+0xbc>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8003152:	2304      	movs	r3, #4
 8003154:	623b      	str	r3, [r7, #32]
          break;
 8003156:	e012      	b.n	800317e <HAL_GPIO_Init+0xe2>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8003158:	683b      	ldr	r3, [r7, #0]
 800315a:	689b      	ldr	r3, [r3, #8]
 800315c:	2b01      	cmp	r3, #1
 800315e:	d105      	bne.n	800316c <HAL_GPIO_Init+0xd0>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003160:	2308      	movs	r3, #8
 8003162:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	69fa      	ldr	r2, [r7, #28]
 8003168:	611a      	str	r2, [r3, #16]
          break;
 800316a:	e008      	b.n	800317e <HAL_GPIO_Init+0xe2>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800316c:	2308      	movs	r3, #8
 800316e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	69fa      	ldr	r2, [r7, #28]
 8003174:	615a      	str	r2, [r3, #20]
          break;
 8003176:	e002      	b.n	800317e <HAL_GPIO_Init+0xe2>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8003178:	2300      	movs	r3, #0
 800317a:	623b      	str	r3, [r7, #32]
          break;
 800317c:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 800317e:	69bb      	ldr	r3, [r7, #24]
 8003180:	2bff      	cmp	r3, #255	; 0xff
 8003182:	d801      	bhi.n	8003188 <HAL_GPIO_Init+0xec>
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	e001      	b.n	800318c <HAL_GPIO_Init+0xf0>
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	3304      	adds	r3, #4
 800318c:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 800318e:	69bb      	ldr	r3, [r7, #24]
 8003190:	2bff      	cmp	r3, #255	; 0xff
 8003192:	d802      	bhi.n	800319a <HAL_GPIO_Init+0xfe>
 8003194:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003196:	009b      	lsls	r3, r3, #2
 8003198:	e002      	b.n	80031a0 <HAL_GPIO_Init+0x104>
 800319a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800319c:	3b08      	subs	r3, #8
 800319e:	009b      	lsls	r3, r3, #2
 80031a0:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80031a2:	697b      	ldr	r3, [r7, #20]
 80031a4:	681a      	ldr	r2, [r3, #0]
 80031a6:	210f      	movs	r1, #15
 80031a8:	693b      	ldr	r3, [r7, #16]
 80031aa:	fa01 f303 	lsl.w	r3, r1, r3
 80031ae:	43db      	mvns	r3, r3
 80031b0:	401a      	ands	r2, r3
 80031b2:	6a39      	ldr	r1, [r7, #32]
 80031b4:	693b      	ldr	r3, [r7, #16]
 80031b6:	fa01 f303 	lsl.w	r3, r1, r3
 80031ba:	431a      	orrs	r2, r3
 80031bc:	697b      	ldr	r3, [r7, #20]
 80031be:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80031c0:	683b      	ldr	r3, [r7, #0]
 80031c2:	685b      	ldr	r3, [r3, #4]
 80031c4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80031c8:	2b00      	cmp	r3, #0
 80031ca:	f000 8096 	beq.w	80032fa <HAL_GPIO_Init+0x25e>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80031ce:	4b59      	ldr	r3, [pc, #356]	; (8003334 <HAL_GPIO_Init+0x298>)
 80031d0:	699b      	ldr	r3, [r3, #24]
 80031d2:	4a58      	ldr	r2, [pc, #352]	; (8003334 <HAL_GPIO_Init+0x298>)
 80031d4:	f043 0301 	orr.w	r3, r3, #1
 80031d8:	6193      	str	r3, [r2, #24]
 80031da:	4b56      	ldr	r3, [pc, #344]	; (8003334 <HAL_GPIO_Init+0x298>)
 80031dc:	699b      	ldr	r3, [r3, #24]
 80031de:	f003 0301 	and.w	r3, r3, #1
 80031e2:	60bb      	str	r3, [r7, #8]
 80031e4:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80031e6:	4a54      	ldr	r2, [pc, #336]	; (8003338 <HAL_GPIO_Init+0x29c>)
 80031e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80031ea:	089b      	lsrs	r3, r3, #2
 80031ec:	3302      	adds	r3, #2
 80031ee:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80031f2:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80031f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80031f6:	f003 0303 	and.w	r3, r3, #3
 80031fa:	009b      	lsls	r3, r3, #2
 80031fc:	220f      	movs	r2, #15
 80031fe:	fa02 f303 	lsl.w	r3, r2, r3
 8003202:	43db      	mvns	r3, r3
 8003204:	68fa      	ldr	r2, [r7, #12]
 8003206:	4013      	ands	r3, r2
 8003208:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	4a4b      	ldr	r2, [pc, #300]	; (800333c <HAL_GPIO_Init+0x2a0>)
 800320e:	4293      	cmp	r3, r2
 8003210:	d013      	beq.n	800323a <HAL_GPIO_Init+0x19e>
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	4a4a      	ldr	r2, [pc, #296]	; (8003340 <HAL_GPIO_Init+0x2a4>)
 8003216:	4293      	cmp	r3, r2
 8003218:	d00d      	beq.n	8003236 <HAL_GPIO_Init+0x19a>
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	4a49      	ldr	r2, [pc, #292]	; (8003344 <HAL_GPIO_Init+0x2a8>)
 800321e:	4293      	cmp	r3, r2
 8003220:	d007      	beq.n	8003232 <HAL_GPIO_Init+0x196>
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	4a48      	ldr	r2, [pc, #288]	; (8003348 <HAL_GPIO_Init+0x2ac>)
 8003226:	4293      	cmp	r3, r2
 8003228:	d101      	bne.n	800322e <HAL_GPIO_Init+0x192>
 800322a:	2303      	movs	r3, #3
 800322c:	e006      	b.n	800323c <HAL_GPIO_Init+0x1a0>
 800322e:	2304      	movs	r3, #4
 8003230:	e004      	b.n	800323c <HAL_GPIO_Init+0x1a0>
 8003232:	2302      	movs	r3, #2
 8003234:	e002      	b.n	800323c <HAL_GPIO_Init+0x1a0>
 8003236:	2301      	movs	r3, #1
 8003238:	e000      	b.n	800323c <HAL_GPIO_Init+0x1a0>
 800323a:	2300      	movs	r3, #0
 800323c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800323e:	f002 0203 	and.w	r2, r2, #3
 8003242:	0092      	lsls	r2, r2, #2
 8003244:	4093      	lsls	r3, r2
 8003246:	68fa      	ldr	r2, [r7, #12]
 8003248:	4313      	orrs	r3, r2
 800324a:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800324c:	493a      	ldr	r1, [pc, #232]	; (8003338 <HAL_GPIO_Init+0x29c>)
 800324e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003250:	089b      	lsrs	r3, r3, #2
 8003252:	3302      	adds	r3, #2
 8003254:	68fa      	ldr	r2, [r7, #12]
 8003256:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800325a:	683b      	ldr	r3, [r7, #0]
 800325c:	685b      	ldr	r3, [r3, #4]
 800325e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003262:	2b00      	cmp	r3, #0
 8003264:	d006      	beq.n	8003274 <HAL_GPIO_Init+0x1d8>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8003266:	4b39      	ldr	r3, [pc, #228]	; (800334c <HAL_GPIO_Init+0x2b0>)
 8003268:	681a      	ldr	r2, [r3, #0]
 800326a:	4938      	ldr	r1, [pc, #224]	; (800334c <HAL_GPIO_Init+0x2b0>)
 800326c:	69bb      	ldr	r3, [r7, #24]
 800326e:	4313      	orrs	r3, r2
 8003270:	600b      	str	r3, [r1, #0]
 8003272:	e006      	b.n	8003282 <HAL_GPIO_Init+0x1e6>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8003274:	4b35      	ldr	r3, [pc, #212]	; (800334c <HAL_GPIO_Init+0x2b0>)
 8003276:	681a      	ldr	r2, [r3, #0]
 8003278:	69bb      	ldr	r3, [r7, #24]
 800327a:	43db      	mvns	r3, r3
 800327c:	4933      	ldr	r1, [pc, #204]	; (800334c <HAL_GPIO_Init+0x2b0>)
 800327e:	4013      	ands	r3, r2
 8003280:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003282:	683b      	ldr	r3, [r7, #0]
 8003284:	685b      	ldr	r3, [r3, #4]
 8003286:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800328a:	2b00      	cmp	r3, #0
 800328c:	d006      	beq.n	800329c <HAL_GPIO_Init+0x200>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 800328e:	4b2f      	ldr	r3, [pc, #188]	; (800334c <HAL_GPIO_Init+0x2b0>)
 8003290:	685a      	ldr	r2, [r3, #4]
 8003292:	492e      	ldr	r1, [pc, #184]	; (800334c <HAL_GPIO_Init+0x2b0>)
 8003294:	69bb      	ldr	r3, [r7, #24]
 8003296:	4313      	orrs	r3, r2
 8003298:	604b      	str	r3, [r1, #4]
 800329a:	e006      	b.n	80032aa <HAL_GPIO_Init+0x20e>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800329c:	4b2b      	ldr	r3, [pc, #172]	; (800334c <HAL_GPIO_Init+0x2b0>)
 800329e:	685a      	ldr	r2, [r3, #4]
 80032a0:	69bb      	ldr	r3, [r7, #24]
 80032a2:	43db      	mvns	r3, r3
 80032a4:	4929      	ldr	r1, [pc, #164]	; (800334c <HAL_GPIO_Init+0x2b0>)
 80032a6:	4013      	ands	r3, r2
 80032a8:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80032aa:	683b      	ldr	r3, [r7, #0]
 80032ac:	685b      	ldr	r3, [r3, #4]
 80032ae:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80032b2:	2b00      	cmp	r3, #0
 80032b4:	d006      	beq.n	80032c4 <HAL_GPIO_Init+0x228>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80032b6:	4b25      	ldr	r3, [pc, #148]	; (800334c <HAL_GPIO_Init+0x2b0>)
 80032b8:	689a      	ldr	r2, [r3, #8]
 80032ba:	4924      	ldr	r1, [pc, #144]	; (800334c <HAL_GPIO_Init+0x2b0>)
 80032bc:	69bb      	ldr	r3, [r7, #24]
 80032be:	4313      	orrs	r3, r2
 80032c0:	608b      	str	r3, [r1, #8]
 80032c2:	e006      	b.n	80032d2 <HAL_GPIO_Init+0x236>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80032c4:	4b21      	ldr	r3, [pc, #132]	; (800334c <HAL_GPIO_Init+0x2b0>)
 80032c6:	689a      	ldr	r2, [r3, #8]
 80032c8:	69bb      	ldr	r3, [r7, #24]
 80032ca:	43db      	mvns	r3, r3
 80032cc:	491f      	ldr	r1, [pc, #124]	; (800334c <HAL_GPIO_Init+0x2b0>)
 80032ce:	4013      	ands	r3, r2
 80032d0:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80032d2:	683b      	ldr	r3, [r7, #0]
 80032d4:	685b      	ldr	r3, [r3, #4]
 80032d6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80032da:	2b00      	cmp	r3, #0
 80032dc:	d006      	beq.n	80032ec <HAL_GPIO_Init+0x250>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80032de:	4b1b      	ldr	r3, [pc, #108]	; (800334c <HAL_GPIO_Init+0x2b0>)
 80032e0:	68da      	ldr	r2, [r3, #12]
 80032e2:	491a      	ldr	r1, [pc, #104]	; (800334c <HAL_GPIO_Init+0x2b0>)
 80032e4:	69bb      	ldr	r3, [r7, #24]
 80032e6:	4313      	orrs	r3, r2
 80032e8:	60cb      	str	r3, [r1, #12]
 80032ea:	e006      	b.n	80032fa <HAL_GPIO_Init+0x25e>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80032ec:	4b17      	ldr	r3, [pc, #92]	; (800334c <HAL_GPIO_Init+0x2b0>)
 80032ee:	68da      	ldr	r2, [r3, #12]
 80032f0:	69bb      	ldr	r3, [r7, #24]
 80032f2:	43db      	mvns	r3, r3
 80032f4:	4915      	ldr	r1, [pc, #84]	; (800334c <HAL_GPIO_Init+0x2b0>)
 80032f6:	4013      	ands	r3, r2
 80032f8:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 80032fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032fc:	3301      	adds	r3, #1
 80032fe:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003300:	683b      	ldr	r3, [r7, #0]
 8003302:	681a      	ldr	r2, [r3, #0]
 8003304:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003306:	fa22 f303 	lsr.w	r3, r2, r3
 800330a:	2b00      	cmp	r3, #0
 800330c:	f47f aed0 	bne.w	80030b0 <HAL_GPIO_Init+0x14>
  }
}
 8003310:	bf00      	nop
 8003312:	372c      	adds	r7, #44	; 0x2c
 8003314:	46bd      	mov	sp, r7
 8003316:	bc80      	pop	{r7}
 8003318:	4770      	bx	lr
 800331a:	bf00      	nop
 800331c:	10210000 	.word	0x10210000
 8003320:	10110000 	.word	0x10110000
 8003324:	10120000 	.word	0x10120000
 8003328:	10310000 	.word	0x10310000
 800332c:	10320000 	.word	0x10320000
 8003330:	10220000 	.word	0x10220000
 8003334:	40021000 	.word	0x40021000
 8003338:	40010000 	.word	0x40010000
 800333c:	40010800 	.word	0x40010800
 8003340:	40010c00 	.word	0x40010c00
 8003344:	40011000 	.word	0x40011000
 8003348:	40011400 	.word	0x40011400
 800334c:	40010400 	.word	0x40010400

08003350 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8003350:	b480      	push	{r7}
 8003352:	b085      	sub	sp, #20
 8003354:	af00      	add	r7, sp, #0
 8003356:	6078      	str	r0, [r7, #4]
 8003358:	460b      	mov	r3, r1
 800335a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	689a      	ldr	r2, [r3, #8]
 8003360:	887b      	ldrh	r3, [r7, #2]
 8003362:	4013      	ands	r3, r2
 8003364:	2b00      	cmp	r3, #0
 8003366:	d002      	beq.n	800336e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003368:	2301      	movs	r3, #1
 800336a:	73fb      	strb	r3, [r7, #15]
 800336c:	e001      	b.n	8003372 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800336e:	2300      	movs	r3, #0
 8003370:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003372:	7bfb      	ldrb	r3, [r7, #15]
}
 8003374:	4618      	mov	r0, r3
 8003376:	3714      	adds	r7, #20
 8003378:	46bd      	mov	sp, r7
 800337a:	bc80      	pop	{r7}
 800337c:	4770      	bx	lr

0800337e <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800337e:	b480      	push	{r7}
 8003380:	b083      	sub	sp, #12
 8003382:	af00      	add	r7, sp, #0
 8003384:	6078      	str	r0, [r7, #4]
 8003386:	460b      	mov	r3, r1
 8003388:	807b      	strh	r3, [r7, #2]
 800338a:	4613      	mov	r3, r2
 800338c:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800338e:	787b      	ldrb	r3, [r7, #1]
 8003390:	2b00      	cmp	r3, #0
 8003392:	d003      	beq.n	800339c <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003394:	887a      	ldrh	r2, [r7, #2]
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 800339a:	e003      	b.n	80033a4 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 800339c:	887b      	ldrh	r3, [r7, #2]
 800339e:	041a      	lsls	r2, r3, #16
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	611a      	str	r2, [r3, #16]
}
 80033a4:	bf00      	nop
 80033a6:	370c      	adds	r7, #12
 80033a8:	46bd      	mov	sp, r7
 80033aa:	bc80      	pop	{r7}
 80033ac:	4770      	bx	lr
	...

080033b0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80033b0:	b580      	push	{r7, lr}
 80033b2:	b084      	sub	sp, #16
 80033b4:	af00      	add	r7, sp, #0
 80033b6:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	2b00      	cmp	r3, #0
 80033bc:	d101      	bne.n	80033c2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80033be:	2301      	movs	r3, #1
 80033c0:	e11f      	b.n	8003602 <HAL_I2C_Init+0x252>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80033c8:	b2db      	uxtb	r3, r3
 80033ca:	2b00      	cmp	r3, #0
 80033cc:	d106      	bne.n	80033dc <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	2200      	movs	r2, #0
 80033d2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80033d6:	6878      	ldr	r0, [r7, #4]
 80033d8:	f7fd f838 	bl	800044c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	2224      	movs	r2, #36	; 0x24
 80033e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	681a      	ldr	r2, [r3, #0]
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	f022 0201 	bic.w	r2, r2, #1
 80033f2:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	681a      	ldr	r2, [r3, #0]
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003402:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	681a      	ldr	r2, [r3, #0]
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003412:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003414:	f000 fcda 	bl	8003dcc <HAL_RCC_GetPCLK1Freq>
 8003418:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	685b      	ldr	r3, [r3, #4]
 800341e:	4a7b      	ldr	r2, [pc, #492]	; (800360c <HAL_I2C_Init+0x25c>)
 8003420:	4293      	cmp	r3, r2
 8003422:	d807      	bhi.n	8003434 <HAL_I2C_Init+0x84>
 8003424:	68fb      	ldr	r3, [r7, #12]
 8003426:	4a7a      	ldr	r2, [pc, #488]	; (8003610 <HAL_I2C_Init+0x260>)
 8003428:	4293      	cmp	r3, r2
 800342a:	bf94      	ite	ls
 800342c:	2301      	movls	r3, #1
 800342e:	2300      	movhi	r3, #0
 8003430:	b2db      	uxtb	r3, r3
 8003432:	e006      	b.n	8003442 <HAL_I2C_Init+0x92>
 8003434:	68fb      	ldr	r3, [r7, #12]
 8003436:	4a77      	ldr	r2, [pc, #476]	; (8003614 <HAL_I2C_Init+0x264>)
 8003438:	4293      	cmp	r3, r2
 800343a:	bf94      	ite	ls
 800343c:	2301      	movls	r3, #1
 800343e:	2300      	movhi	r3, #0
 8003440:	b2db      	uxtb	r3, r3
 8003442:	2b00      	cmp	r3, #0
 8003444:	d001      	beq.n	800344a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8003446:	2301      	movs	r3, #1
 8003448:	e0db      	b.n	8003602 <HAL_I2C_Init+0x252>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800344a:	68fb      	ldr	r3, [r7, #12]
 800344c:	4a72      	ldr	r2, [pc, #456]	; (8003618 <HAL_I2C_Init+0x268>)
 800344e:	fba2 2303 	umull	r2, r3, r2, r3
 8003452:	0c9b      	lsrs	r3, r3, #18
 8003454:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	685b      	ldr	r3, [r3, #4]
 800345c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	68ba      	ldr	r2, [r7, #8]
 8003466:	430a      	orrs	r2, r1
 8003468:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	6a1b      	ldr	r3, [r3, #32]
 8003470:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	685b      	ldr	r3, [r3, #4]
 8003478:	4a64      	ldr	r2, [pc, #400]	; (800360c <HAL_I2C_Init+0x25c>)
 800347a:	4293      	cmp	r3, r2
 800347c:	d802      	bhi.n	8003484 <HAL_I2C_Init+0xd4>
 800347e:	68bb      	ldr	r3, [r7, #8]
 8003480:	3301      	adds	r3, #1
 8003482:	e009      	b.n	8003498 <HAL_I2C_Init+0xe8>
 8003484:	68bb      	ldr	r3, [r7, #8]
 8003486:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800348a:	fb02 f303 	mul.w	r3, r2, r3
 800348e:	4a63      	ldr	r2, [pc, #396]	; (800361c <HAL_I2C_Init+0x26c>)
 8003490:	fba2 2303 	umull	r2, r3, r2, r3
 8003494:	099b      	lsrs	r3, r3, #6
 8003496:	3301      	adds	r3, #1
 8003498:	687a      	ldr	r2, [r7, #4]
 800349a:	6812      	ldr	r2, [r2, #0]
 800349c:	430b      	orrs	r3, r1
 800349e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	69db      	ldr	r3, [r3, #28]
 80034a6:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80034aa:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	685b      	ldr	r3, [r3, #4]
 80034b2:	4956      	ldr	r1, [pc, #344]	; (800360c <HAL_I2C_Init+0x25c>)
 80034b4:	428b      	cmp	r3, r1
 80034b6:	d80d      	bhi.n	80034d4 <HAL_I2C_Init+0x124>
 80034b8:	68fb      	ldr	r3, [r7, #12]
 80034ba:	1e59      	subs	r1, r3, #1
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	685b      	ldr	r3, [r3, #4]
 80034c0:	005b      	lsls	r3, r3, #1
 80034c2:	fbb1 f3f3 	udiv	r3, r1, r3
 80034c6:	3301      	adds	r3, #1
 80034c8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80034cc:	2b04      	cmp	r3, #4
 80034ce:	bf38      	it	cc
 80034d0:	2304      	movcc	r3, #4
 80034d2:	e04f      	b.n	8003574 <HAL_I2C_Init+0x1c4>
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	689b      	ldr	r3, [r3, #8]
 80034d8:	2b00      	cmp	r3, #0
 80034da:	d111      	bne.n	8003500 <HAL_I2C_Init+0x150>
 80034dc:	68fb      	ldr	r3, [r7, #12]
 80034de:	1e58      	subs	r0, r3, #1
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	6859      	ldr	r1, [r3, #4]
 80034e4:	460b      	mov	r3, r1
 80034e6:	005b      	lsls	r3, r3, #1
 80034e8:	440b      	add	r3, r1
 80034ea:	fbb0 f3f3 	udiv	r3, r0, r3
 80034ee:	3301      	adds	r3, #1
 80034f0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80034f4:	2b00      	cmp	r3, #0
 80034f6:	bf0c      	ite	eq
 80034f8:	2301      	moveq	r3, #1
 80034fa:	2300      	movne	r3, #0
 80034fc:	b2db      	uxtb	r3, r3
 80034fe:	e012      	b.n	8003526 <HAL_I2C_Init+0x176>
 8003500:	68fb      	ldr	r3, [r7, #12]
 8003502:	1e58      	subs	r0, r3, #1
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	6859      	ldr	r1, [r3, #4]
 8003508:	460b      	mov	r3, r1
 800350a:	009b      	lsls	r3, r3, #2
 800350c:	440b      	add	r3, r1
 800350e:	0099      	lsls	r1, r3, #2
 8003510:	440b      	add	r3, r1
 8003512:	fbb0 f3f3 	udiv	r3, r0, r3
 8003516:	3301      	adds	r3, #1
 8003518:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800351c:	2b00      	cmp	r3, #0
 800351e:	bf0c      	ite	eq
 8003520:	2301      	moveq	r3, #1
 8003522:	2300      	movne	r3, #0
 8003524:	b2db      	uxtb	r3, r3
 8003526:	2b00      	cmp	r3, #0
 8003528:	d001      	beq.n	800352e <HAL_I2C_Init+0x17e>
 800352a:	2301      	movs	r3, #1
 800352c:	e022      	b.n	8003574 <HAL_I2C_Init+0x1c4>
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	689b      	ldr	r3, [r3, #8]
 8003532:	2b00      	cmp	r3, #0
 8003534:	d10e      	bne.n	8003554 <HAL_I2C_Init+0x1a4>
 8003536:	68fb      	ldr	r3, [r7, #12]
 8003538:	1e58      	subs	r0, r3, #1
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	6859      	ldr	r1, [r3, #4]
 800353e:	460b      	mov	r3, r1
 8003540:	005b      	lsls	r3, r3, #1
 8003542:	440b      	add	r3, r1
 8003544:	fbb0 f3f3 	udiv	r3, r0, r3
 8003548:	3301      	adds	r3, #1
 800354a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800354e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003552:	e00f      	b.n	8003574 <HAL_I2C_Init+0x1c4>
 8003554:	68fb      	ldr	r3, [r7, #12]
 8003556:	1e58      	subs	r0, r3, #1
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	6859      	ldr	r1, [r3, #4]
 800355c:	460b      	mov	r3, r1
 800355e:	009b      	lsls	r3, r3, #2
 8003560:	440b      	add	r3, r1
 8003562:	0099      	lsls	r1, r3, #2
 8003564:	440b      	add	r3, r1
 8003566:	fbb0 f3f3 	udiv	r3, r0, r3
 800356a:	3301      	adds	r3, #1
 800356c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003570:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003574:	6879      	ldr	r1, [r7, #4]
 8003576:	6809      	ldr	r1, [r1, #0]
 8003578:	4313      	orrs	r3, r2
 800357a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	69da      	ldr	r2, [r3, #28]
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	6a1b      	ldr	r3, [r3, #32]
 800358e:	431a      	orrs	r2, r3
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	430a      	orrs	r2, r1
 8003596:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	689b      	ldr	r3, [r3, #8]
 800359e:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80035a2:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80035a6:	687a      	ldr	r2, [r7, #4]
 80035a8:	6911      	ldr	r1, [r2, #16]
 80035aa:	687a      	ldr	r2, [r7, #4]
 80035ac:	68d2      	ldr	r2, [r2, #12]
 80035ae:	4311      	orrs	r1, r2
 80035b0:	687a      	ldr	r2, [r7, #4]
 80035b2:	6812      	ldr	r2, [r2, #0]
 80035b4:	430b      	orrs	r3, r1
 80035b6:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	68db      	ldr	r3, [r3, #12]
 80035be:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	695a      	ldr	r2, [r3, #20]
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	699b      	ldr	r3, [r3, #24]
 80035ca:	431a      	orrs	r2, r3
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	430a      	orrs	r2, r1
 80035d2:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	681a      	ldr	r2, [r3, #0]
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	f042 0201 	orr.w	r2, r2, #1
 80035e2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	2200      	movs	r2, #0
 80035e8:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	2220      	movs	r2, #32
 80035ee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	2200      	movs	r2, #0
 80035f6:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	2200      	movs	r2, #0
 80035fc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003600:	2300      	movs	r3, #0
}
 8003602:	4618      	mov	r0, r3
 8003604:	3710      	adds	r7, #16
 8003606:	46bd      	mov	sp, r7
 8003608:	bd80      	pop	{r7, pc}
 800360a:	bf00      	nop
 800360c:	000186a0 	.word	0x000186a0
 8003610:	001e847f 	.word	0x001e847f
 8003614:	003d08ff 	.word	0x003d08ff
 8003618:	431bde83 	.word	0x431bde83
 800361c:	10624dd3 	.word	0x10624dd3

08003620 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003620:	b580      	push	{r7, lr}
 8003622:	b086      	sub	sp, #24
 8003624:	af00      	add	r7, sp, #0
 8003626:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	2b00      	cmp	r3, #0
 800362c:	d101      	bne.n	8003632 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800362e:	2301      	movs	r3, #1
 8003630:	e26c      	b.n	8003b0c <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	f003 0301 	and.w	r3, r3, #1
 800363a:	2b00      	cmp	r3, #0
 800363c:	f000 8087 	beq.w	800374e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003640:	4b92      	ldr	r3, [pc, #584]	; (800388c <HAL_RCC_OscConfig+0x26c>)
 8003642:	685b      	ldr	r3, [r3, #4]
 8003644:	f003 030c 	and.w	r3, r3, #12
 8003648:	2b04      	cmp	r3, #4
 800364a:	d00c      	beq.n	8003666 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800364c:	4b8f      	ldr	r3, [pc, #572]	; (800388c <HAL_RCC_OscConfig+0x26c>)
 800364e:	685b      	ldr	r3, [r3, #4]
 8003650:	f003 030c 	and.w	r3, r3, #12
 8003654:	2b08      	cmp	r3, #8
 8003656:	d112      	bne.n	800367e <HAL_RCC_OscConfig+0x5e>
 8003658:	4b8c      	ldr	r3, [pc, #560]	; (800388c <HAL_RCC_OscConfig+0x26c>)
 800365a:	685b      	ldr	r3, [r3, #4]
 800365c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003660:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003664:	d10b      	bne.n	800367e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003666:	4b89      	ldr	r3, [pc, #548]	; (800388c <HAL_RCC_OscConfig+0x26c>)
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800366e:	2b00      	cmp	r3, #0
 8003670:	d06c      	beq.n	800374c <HAL_RCC_OscConfig+0x12c>
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	685b      	ldr	r3, [r3, #4]
 8003676:	2b00      	cmp	r3, #0
 8003678:	d168      	bne.n	800374c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800367a:	2301      	movs	r3, #1
 800367c:	e246      	b.n	8003b0c <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	685b      	ldr	r3, [r3, #4]
 8003682:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003686:	d106      	bne.n	8003696 <HAL_RCC_OscConfig+0x76>
 8003688:	4b80      	ldr	r3, [pc, #512]	; (800388c <HAL_RCC_OscConfig+0x26c>)
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	4a7f      	ldr	r2, [pc, #508]	; (800388c <HAL_RCC_OscConfig+0x26c>)
 800368e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003692:	6013      	str	r3, [r2, #0]
 8003694:	e02e      	b.n	80036f4 <HAL_RCC_OscConfig+0xd4>
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	685b      	ldr	r3, [r3, #4]
 800369a:	2b00      	cmp	r3, #0
 800369c:	d10c      	bne.n	80036b8 <HAL_RCC_OscConfig+0x98>
 800369e:	4b7b      	ldr	r3, [pc, #492]	; (800388c <HAL_RCC_OscConfig+0x26c>)
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	4a7a      	ldr	r2, [pc, #488]	; (800388c <HAL_RCC_OscConfig+0x26c>)
 80036a4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80036a8:	6013      	str	r3, [r2, #0]
 80036aa:	4b78      	ldr	r3, [pc, #480]	; (800388c <HAL_RCC_OscConfig+0x26c>)
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	4a77      	ldr	r2, [pc, #476]	; (800388c <HAL_RCC_OscConfig+0x26c>)
 80036b0:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80036b4:	6013      	str	r3, [r2, #0]
 80036b6:	e01d      	b.n	80036f4 <HAL_RCC_OscConfig+0xd4>
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	685b      	ldr	r3, [r3, #4]
 80036bc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80036c0:	d10c      	bne.n	80036dc <HAL_RCC_OscConfig+0xbc>
 80036c2:	4b72      	ldr	r3, [pc, #456]	; (800388c <HAL_RCC_OscConfig+0x26c>)
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	4a71      	ldr	r2, [pc, #452]	; (800388c <HAL_RCC_OscConfig+0x26c>)
 80036c8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80036cc:	6013      	str	r3, [r2, #0]
 80036ce:	4b6f      	ldr	r3, [pc, #444]	; (800388c <HAL_RCC_OscConfig+0x26c>)
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	4a6e      	ldr	r2, [pc, #440]	; (800388c <HAL_RCC_OscConfig+0x26c>)
 80036d4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80036d8:	6013      	str	r3, [r2, #0]
 80036da:	e00b      	b.n	80036f4 <HAL_RCC_OscConfig+0xd4>
 80036dc:	4b6b      	ldr	r3, [pc, #428]	; (800388c <HAL_RCC_OscConfig+0x26c>)
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	4a6a      	ldr	r2, [pc, #424]	; (800388c <HAL_RCC_OscConfig+0x26c>)
 80036e2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80036e6:	6013      	str	r3, [r2, #0]
 80036e8:	4b68      	ldr	r3, [pc, #416]	; (800388c <HAL_RCC_OscConfig+0x26c>)
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	4a67      	ldr	r2, [pc, #412]	; (800388c <HAL_RCC_OscConfig+0x26c>)
 80036ee:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80036f2:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	685b      	ldr	r3, [r3, #4]
 80036f8:	2b00      	cmp	r3, #0
 80036fa:	d013      	beq.n	8003724 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80036fc:	f7ff f842 	bl	8002784 <HAL_GetTick>
 8003700:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003702:	e008      	b.n	8003716 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003704:	f7ff f83e 	bl	8002784 <HAL_GetTick>
 8003708:	4602      	mov	r2, r0
 800370a:	693b      	ldr	r3, [r7, #16]
 800370c:	1ad3      	subs	r3, r2, r3
 800370e:	2b64      	cmp	r3, #100	; 0x64
 8003710:	d901      	bls.n	8003716 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8003712:	2303      	movs	r3, #3
 8003714:	e1fa      	b.n	8003b0c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003716:	4b5d      	ldr	r3, [pc, #372]	; (800388c <HAL_RCC_OscConfig+0x26c>)
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800371e:	2b00      	cmp	r3, #0
 8003720:	d0f0      	beq.n	8003704 <HAL_RCC_OscConfig+0xe4>
 8003722:	e014      	b.n	800374e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003724:	f7ff f82e 	bl	8002784 <HAL_GetTick>
 8003728:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800372a:	e008      	b.n	800373e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800372c:	f7ff f82a 	bl	8002784 <HAL_GetTick>
 8003730:	4602      	mov	r2, r0
 8003732:	693b      	ldr	r3, [r7, #16]
 8003734:	1ad3      	subs	r3, r2, r3
 8003736:	2b64      	cmp	r3, #100	; 0x64
 8003738:	d901      	bls.n	800373e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800373a:	2303      	movs	r3, #3
 800373c:	e1e6      	b.n	8003b0c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800373e:	4b53      	ldr	r3, [pc, #332]	; (800388c <HAL_RCC_OscConfig+0x26c>)
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003746:	2b00      	cmp	r3, #0
 8003748:	d1f0      	bne.n	800372c <HAL_RCC_OscConfig+0x10c>
 800374a:	e000      	b.n	800374e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800374c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	f003 0302 	and.w	r3, r3, #2
 8003756:	2b00      	cmp	r3, #0
 8003758:	d063      	beq.n	8003822 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800375a:	4b4c      	ldr	r3, [pc, #304]	; (800388c <HAL_RCC_OscConfig+0x26c>)
 800375c:	685b      	ldr	r3, [r3, #4]
 800375e:	f003 030c 	and.w	r3, r3, #12
 8003762:	2b00      	cmp	r3, #0
 8003764:	d00b      	beq.n	800377e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8003766:	4b49      	ldr	r3, [pc, #292]	; (800388c <HAL_RCC_OscConfig+0x26c>)
 8003768:	685b      	ldr	r3, [r3, #4]
 800376a:	f003 030c 	and.w	r3, r3, #12
 800376e:	2b08      	cmp	r3, #8
 8003770:	d11c      	bne.n	80037ac <HAL_RCC_OscConfig+0x18c>
 8003772:	4b46      	ldr	r3, [pc, #280]	; (800388c <HAL_RCC_OscConfig+0x26c>)
 8003774:	685b      	ldr	r3, [r3, #4]
 8003776:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800377a:	2b00      	cmp	r3, #0
 800377c:	d116      	bne.n	80037ac <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800377e:	4b43      	ldr	r3, [pc, #268]	; (800388c <HAL_RCC_OscConfig+0x26c>)
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	f003 0302 	and.w	r3, r3, #2
 8003786:	2b00      	cmp	r3, #0
 8003788:	d005      	beq.n	8003796 <HAL_RCC_OscConfig+0x176>
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	691b      	ldr	r3, [r3, #16]
 800378e:	2b01      	cmp	r3, #1
 8003790:	d001      	beq.n	8003796 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8003792:	2301      	movs	r3, #1
 8003794:	e1ba      	b.n	8003b0c <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003796:	4b3d      	ldr	r3, [pc, #244]	; (800388c <HAL_RCC_OscConfig+0x26c>)
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	695b      	ldr	r3, [r3, #20]
 80037a2:	00db      	lsls	r3, r3, #3
 80037a4:	4939      	ldr	r1, [pc, #228]	; (800388c <HAL_RCC_OscConfig+0x26c>)
 80037a6:	4313      	orrs	r3, r2
 80037a8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80037aa:	e03a      	b.n	8003822 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	691b      	ldr	r3, [r3, #16]
 80037b0:	2b00      	cmp	r3, #0
 80037b2:	d020      	beq.n	80037f6 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80037b4:	4b36      	ldr	r3, [pc, #216]	; (8003890 <HAL_RCC_OscConfig+0x270>)
 80037b6:	2201      	movs	r2, #1
 80037b8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80037ba:	f7fe ffe3 	bl	8002784 <HAL_GetTick>
 80037be:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80037c0:	e008      	b.n	80037d4 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80037c2:	f7fe ffdf 	bl	8002784 <HAL_GetTick>
 80037c6:	4602      	mov	r2, r0
 80037c8:	693b      	ldr	r3, [r7, #16]
 80037ca:	1ad3      	subs	r3, r2, r3
 80037cc:	2b02      	cmp	r3, #2
 80037ce:	d901      	bls.n	80037d4 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80037d0:	2303      	movs	r3, #3
 80037d2:	e19b      	b.n	8003b0c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80037d4:	4b2d      	ldr	r3, [pc, #180]	; (800388c <HAL_RCC_OscConfig+0x26c>)
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	f003 0302 	and.w	r3, r3, #2
 80037dc:	2b00      	cmp	r3, #0
 80037de:	d0f0      	beq.n	80037c2 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80037e0:	4b2a      	ldr	r3, [pc, #168]	; (800388c <HAL_RCC_OscConfig+0x26c>)
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	695b      	ldr	r3, [r3, #20]
 80037ec:	00db      	lsls	r3, r3, #3
 80037ee:	4927      	ldr	r1, [pc, #156]	; (800388c <HAL_RCC_OscConfig+0x26c>)
 80037f0:	4313      	orrs	r3, r2
 80037f2:	600b      	str	r3, [r1, #0]
 80037f4:	e015      	b.n	8003822 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80037f6:	4b26      	ldr	r3, [pc, #152]	; (8003890 <HAL_RCC_OscConfig+0x270>)
 80037f8:	2200      	movs	r2, #0
 80037fa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80037fc:	f7fe ffc2 	bl	8002784 <HAL_GetTick>
 8003800:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003802:	e008      	b.n	8003816 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003804:	f7fe ffbe 	bl	8002784 <HAL_GetTick>
 8003808:	4602      	mov	r2, r0
 800380a:	693b      	ldr	r3, [r7, #16]
 800380c:	1ad3      	subs	r3, r2, r3
 800380e:	2b02      	cmp	r3, #2
 8003810:	d901      	bls.n	8003816 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8003812:	2303      	movs	r3, #3
 8003814:	e17a      	b.n	8003b0c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003816:	4b1d      	ldr	r3, [pc, #116]	; (800388c <HAL_RCC_OscConfig+0x26c>)
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	f003 0302 	and.w	r3, r3, #2
 800381e:	2b00      	cmp	r3, #0
 8003820:	d1f0      	bne.n	8003804 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	f003 0308 	and.w	r3, r3, #8
 800382a:	2b00      	cmp	r3, #0
 800382c:	d03a      	beq.n	80038a4 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	699b      	ldr	r3, [r3, #24]
 8003832:	2b00      	cmp	r3, #0
 8003834:	d019      	beq.n	800386a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003836:	4b17      	ldr	r3, [pc, #92]	; (8003894 <HAL_RCC_OscConfig+0x274>)
 8003838:	2201      	movs	r2, #1
 800383a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800383c:	f7fe ffa2 	bl	8002784 <HAL_GetTick>
 8003840:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003842:	e008      	b.n	8003856 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003844:	f7fe ff9e 	bl	8002784 <HAL_GetTick>
 8003848:	4602      	mov	r2, r0
 800384a:	693b      	ldr	r3, [r7, #16]
 800384c:	1ad3      	subs	r3, r2, r3
 800384e:	2b02      	cmp	r3, #2
 8003850:	d901      	bls.n	8003856 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8003852:	2303      	movs	r3, #3
 8003854:	e15a      	b.n	8003b0c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003856:	4b0d      	ldr	r3, [pc, #52]	; (800388c <HAL_RCC_OscConfig+0x26c>)
 8003858:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800385a:	f003 0302 	and.w	r3, r3, #2
 800385e:	2b00      	cmp	r3, #0
 8003860:	d0f0      	beq.n	8003844 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8003862:	2001      	movs	r0, #1
 8003864:	f000 fada 	bl	8003e1c <RCC_Delay>
 8003868:	e01c      	b.n	80038a4 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800386a:	4b0a      	ldr	r3, [pc, #40]	; (8003894 <HAL_RCC_OscConfig+0x274>)
 800386c:	2200      	movs	r2, #0
 800386e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003870:	f7fe ff88 	bl	8002784 <HAL_GetTick>
 8003874:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003876:	e00f      	b.n	8003898 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003878:	f7fe ff84 	bl	8002784 <HAL_GetTick>
 800387c:	4602      	mov	r2, r0
 800387e:	693b      	ldr	r3, [r7, #16]
 8003880:	1ad3      	subs	r3, r2, r3
 8003882:	2b02      	cmp	r3, #2
 8003884:	d908      	bls.n	8003898 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8003886:	2303      	movs	r3, #3
 8003888:	e140      	b.n	8003b0c <HAL_RCC_OscConfig+0x4ec>
 800388a:	bf00      	nop
 800388c:	40021000 	.word	0x40021000
 8003890:	42420000 	.word	0x42420000
 8003894:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003898:	4b9e      	ldr	r3, [pc, #632]	; (8003b14 <HAL_RCC_OscConfig+0x4f4>)
 800389a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800389c:	f003 0302 	and.w	r3, r3, #2
 80038a0:	2b00      	cmp	r3, #0
 80038a2:	d1e9      	bne.n	8003878 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	f003 0304 	and.w	r3, r3, #4
 80038ac:	2b00      	cmp	r3, #0
 80038ae:	f000 80a6 	beq.w	80039fe <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80038b2:	2300      	movs	r3, #0
 80038b4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80038b6:	4b97      	ldr	r3, [pc, #604]	; (8003b14 <HAL_RCC_OscConfig+0x4f4>)
 80038b8:	69db      	ldr	r3, [r3, #28]
 80038ba:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80038be:	2b00      	cmp	r3, #0
 80038c0:	d10d      	bne.n	80038de <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80038c2:	4b94      	ldr	r3, [pc, #592]	; (8003b14 <HAL_RCC_OscConfig+0x4f4>)
 80038c4:	69db      	ldr	r3, [r3, #28]
 80038c6:	4a93      	ldr	r2, [pc, #588]	; (8003b14 <HAL_RCC_OscConfig+0x4f4>)
 80038c8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80038cc:	61d3      	str	r3, [r2, #28]
 80038ce:	4b91      	ldr	r3, [pc, #580]	; (8003b14 <HAL_RCC_OscConfig+0x4f4>)
 80038d0:	69db      	ldr	r3, [r3, #28]
 80038d2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80038d6:	60bb      	str	r3, [r7, #8]
 80038d8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80038da:	2301      	movs	r3, #1
 80038dc:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80038de:	4b8e      	ldr	r3, [pc, #568]	; (8003b18 <HAL_RCC_OscConfig+0x4f8>)
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80038e6:	2b00      	cmp	r3, #0
 80038e8:	d118      	bne.n	800391c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80038ea:	4b8b      	ldr	r3, [pc, #556]	; (8003b18 <HAL_RCC_OscConfig+0x4f8>)
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	4a8a      	ldr	r2, [pc, #552]	; (8003b18 <HAL_RCC_OscConfig+0x4f8>)
 80038f0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80038f4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80038f6:	f7fe ff45 	bl	8002784 <HAL_GetTick>
 80038fa:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80038fc:	e008      	b.n	8003910 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80038fe:	f7fe ff41 	bl	8002784 <HAL_GetTick>
 8003902:	4602      	mov	r2, r0
 8003904:	693b      	ldr	r3, [r7, #16]
 8003906:	1ad3      	subs	r3, r2, r3
 8003908:	2b64      	cmp	r3, #100	; 0x64
 800390a:	d901      	bls.n	8003910 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 800390c:	2303      	movs	r3, #3
 800390e:	e0fd      	b.n	8003b0c <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003910:	4b81      	ldr	r3, [pc, #516]	; (8003b18 <HAL_RCC_OscConfig+0x4f8>)
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003918:	2b00      	cmp	r3, #0
 800391a:	d0f0      	beq.n	80038fe <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	68db      	ldr	r3, [r3, #12]
 8003920:	2b01      	cmp	r3, #1
 8003922:	d106      	bne.n	8003932 <HAL_RCC_OscConfig+0x312>
 8003924:	4b7b      	ldr	r3, [pc, #492]	; (8003b14 <HAL_RCC_OscConfig+0x4f4>)
 8003926:	6a1b      	ldr	r3, [r3, #32]
 8003928:	4a7a      	ldr	r2, [pc, #488]	; (8003b14 <HAL_RCC_OscConfig+0x4f4>)
 800392a:	f043 0301 	orr.w	r3, r3, #1
 800392e:	6213      	str	r3, [r2, #32]
 8003930:	e02d      	b.n	800398e <HAL_RCC_OscConfig+0x36e>
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	68db      	ldr	r3, [r3, #12]
 8003936:	2b00      	cmp	r3, #0
 8003938:	d10c      	bne.n	8003954 <HAL_RCC_OscConfig+0x334>
 800393a:	4b76      	ldr	r3, [pc, #472]	; (8003b14 <HAL_RCC_OscConfig+0x4f4>)
 800393c:	6a1b      	ldr	r3, [r3, #32]
 800393e:	4a75      	ldr	r2, [pc, #468]	; (8003b14 <HAL_RCC_OscConfig+0x4f4>)
 8003940:	f023 0301 	bic.w	r3, r3, #1
 8003944:	6213      	str	r3, [r2, #32]
 8003946:	4b73      	ldr	r3, [pc, #460]	; (8003b14 <HAL_RCC_OscConfig+0x4f4>)
 8003948:	6a1b      	ldr	r3, [r3, #32]
 800394a:	4a72      	ldr	r2, [pc, #456]	; (8003b14 <HAL_RCC_OscConfig+0x4f4>)
 800394c:	f023 0304 	bic.w	r3, r3, #4
 8003950:	6213      	str	r3, [r2, #32]
 8003952:	e01c      	b.n	800398e <HAL_RCC_OscConfig+0x36e>
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	68db      	ldr	r3, [r3, #12]
 8003958:	2b05      	cmp	r3, #5
 800395a:	d10c      	bne.n	8003976 <HAL_RCC_OscConfig+0x356>
 800395c:	4b6d      	ldr	r3, [pc, #436]	; (8003b14 <HAL_RCC_OscConfig+0x4f4>)
 800395e:	6a1b      	ldr	r3, [r3, #32]
 8003960:	4a6c      	ldr	r2, [pc, #432]	; (8003b14 <HAL_RCC_OscConfig+0x4f4>)
 8003962:	f043 0304 	orr.w	r3, r3, #4
 8003966:	6213      	str	r3, [r2, #32]
 8003968:	4b6a      	ldr	r3, [pc, #424]	; (8003b14 <HAL_RCC_OscConfig+0x4f4>)
 800396a:	6a1b      	ldr	r3, [r3, #32]
 800396c:	4a69      	ldr	r2, [pc, #420]	; (8003b14 <HAL_RCC_OscConfig+0x4f4>)
 800396e:	f043 0301 	orr.w	r3, r3, #1
 8003972:	6213      	str	r3, [r2, #32]
 8003974:	e00b      	b.n	800398e <HAL_RCC_OscConfig+0x36e>
 8003976:	4b67      	ldr	r3, [pc, #412]	; (8003b14 <HAL_RCC_OscConfig+0x4f4>)
 8003978:	6a1b      	ldr	r3, [r3, #32]
 800397a:	4a66      	ldr	r2, [pc, #408]	; (8003b14 <HAL_RCC_OscConfig+0x4f4>)
 800397c:	f023 0301 	bic.w	r3, r3, #1
 8003980:	6213      	str	r3, [r2, #32]
 8003982:	4b64      	ldr	r3, [pc, #400]	; (8003b14 <HAL_RCC_OscConfig+0x4f4>)
 8003984:	6a1b      	ldr	r3, [r3, #32]
 8003986:	4a63      	ldr	r2, [pc, #396]	; (8003b14 <HAL_RCC_OscConfig+0x4f4>)
 8003988:	f023 0304 	bic.w	r3, r3, #4
 800398c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	68db      	ldr	r3, [r3, #12]
 8003992:	2b00      	cmp	r3, #0
 8003994:	d015      	beq.n	80039c2 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003996:	f7fe fef5 	bl	8002784 <HAL_GetTick>
 800399a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800399c:	e00a      	b.n	80039b4 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800399e:	f7fe fef1 	bl	8002784 <HAL_GetTick>
 80039a2:	4602      	mov	r2, r0
 80039a4:	693b      	ldr	r3, [r7, #16]
 80039a6:	1ad3      	subs	r3, r2, r3
 80039a8:	f241 3288 	movw	r2, #5000	; 0x1388
 80039ac:	4293      	cmp	r3, r2
 80039ae:	d901      	bls.n	80039b4 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80039b0:	2303      	movs	r3, #3
 80039b2:	e0ab      	b.n	8003b0c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80039b4:	4b57      	ldr	r3, [pc, #348]	; (8003b14 <HAL_RCC_OscConfig+0x4f4>)
 80039b6:	6a1b      	ldr	r3, [r3, #32]
 80039b8:	f003 0302 	and.w	r3, r3, #2
 80039bc:	2b00      	cmp	r3, #0
 80039be:	d0ee      	beq.n	800399e <HAL_RCC_OscConfig+0x37e>
 80039c0:	e014      	b.n	80039ec <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80039c2:	f7fe fedf 	bl	8002784 <HAL_GetTick>
 80039c6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80039c8:	e00a      	b.n	80039e0 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80039ca:	f7fe fedb 	bl	8002784 <HAL_GetTick>
 80039ce:	4602      	mov	r2, r0
 80039d0:	693b      	ldr	r3, [r7, #16]
 80039d2:	1ad3      	subs	r3, r2, r3
 80039d4:	f241 3288 	movw	r2, #5000	; 0x1388
 80039d8:	4293      	cmp	r3, r2
 80039da:	d901      	bls.n	80039e0 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80039dc:	2303      	movs	r3, #3
 80039de:	e095      	b.n	8003b0c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80039e0:	4b4c      	ldr	r3, [pc, #304]	; (8003b14 <HAL_RCC_OscConfig+0x4f4>)
 80039e2:	6a1b      	ldr	r3, [r3, #32]
 80039e4:	f003 0302 	and.w	r3, r3, #2
 80039e8:	2b00      	cmp	r3, #0
 80039ea:	d1ee      	bne.n	80039ca <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80039ec:	7dfb      	ldrb	r3, [r7, #23]
 80039ee:	2b01      	cmp	r3, #1
 80039f0:	d105      	bne.n	80039fe <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80039f2:	4b48      	ldr	r3, [pc, #288]	; (8003b14 <HAL_RCC_OscConfig+0x4f4>)
 80039f4:	69db      	ldr	r3, [r3, #28]
 80039f6:	4a47      	ldr	r2, [pc, #284]	; (8003b14 <HAL_RCC_OscConfig+0x4f4>)
 80039f8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80039fc:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	69db      	ldr	r3, [r3, #28]
 8003a02:	2b00      	cmp	r3, #0
 8003a04:	f000 8081 	beq.w	8003b0a <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003a08:	4b42      	ldr	r3, [pc, #264]	; (8003b14 <HAL_RCC_OscConfig+0x4f4>)
 8003a0a:	685b      	ldr	r3, [r3, #4]
 8003a0c:	f003 030c 	and.w	r3, r3, #12
 8003a10:	2b08      	cmp	r3, #8
 8003a12:	d061      	beq.n	8003ad8 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	69db      	ldr	r3, [r3, #28]
 8003a18:	2b02      	cmp	r3, #2
 8003a1a:	d146      	bne.n	8003aaa <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003a1c:	4b3f      	ldr	r3, [pc, #252]	; (8003b1c <HAL_RCC_OscConfig+0x4fc>)
 8003a1e:	2200      	movs	r2, #0
 8003a20:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003a22:	f7fe feaf 	bl	8002784 <HAL_GetTick>
 8003a26:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003a28:	e008      	b.n	8003a3c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003a2a:	f7fe feab 	bl	8002784 <HAL_GetTick>
 8003a2e:	4602      	mov	r2, r0
 8003a30:	693b      	ldr	r3, [r7, #16]
 8003a32:	1ad3      	subs	r3, r2, r3
 8003a34:	2b02      	cmp	r3, #2
 8003a36:	d901      	bls.n	8003a3c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8003a38:	2303      	movs	r3, #3
 8003a3a:	e067      	b.n	8003b0c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003a3c:	4b35      	ldr	r3, [pc, #212]	; (8003b14 <HAL_RCC_OscConfig+0x4f4>)
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003a44:	2b00      	cmp	r3, #0
 8003a46:	d1f0      	bne.n	8003a2a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	6a1b      	ldr	r3, [r3, #32]
 8003a4c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003a50:	d108      	bne.n	8003a64 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8003a52:	4b30      	ldr	r3, [pc, #192]	; (8003b14 <HAL_RCC_OscConfig+0x4f4>)
 8003a54:	685b      	ldr	r3, [r3, #4]
 8003a56:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	689b      	ldr	r3, [r3, #8]
 8003a5e:	492d      	ldr	r1, [pc, #180]	; (8003b14 <HAL_RCC_OscConfig+0x4f4>)
 8003a60:	4313      	orrs	r3, r2
 8003a62:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003a64:	4b2b      	ldr	r3, [pc, #172]	; (8003b14 <HAL_RCC_OscConfig+0x4f4>)
 8003a66:	685b      	ldr	r3, [r3, #4]
 8003a68:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	6a19      	ldr	r1, [r3, #32]
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a74:	430b      	orrs	r3, r1
 8003a76:	4927      	ldr	r1, [pc, #156]	; (8003b14 <HAL_RCC_OscConfig+0x4f4>)
 8003a78:	4313      	orrs	r3, r2
 8003a7a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003a7c:	4b27      	ldr	r3, [pc, #156]	; (8003b1c <HAL_RCC_OscConfig+0x4fc>)
 8003a7e:	2201      	movs	r2, #1
 8003a80:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003a82:	f7fe fe7f 	bl	8002784 <HAL_GetTick>
 8003a86:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003a88:	e008      	b.n	8003a9c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003a8a:	f7fe fe7b 	bl	8002784 <HAL_GetTick>
 8003a8e:	4602      	mov	r2, r0
 8003a90:	693b      	ldr	r3, [r7, #16]
 8003a92:	1ad3      	subs	r3, r2, r3
 8003a94:	2b02      	cmp	r3, #2
 8003a96:	d901      	bls.n	8003a9c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8003a98:	2303      	movs	r3, #3
 8003a9a:	e037      	b.n	8003b0c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003a9c:	4b1d      	ldr	r3, [pc, #116]	; (8003b14 <HAL_RCC_OscConfig+0x4f4>)
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003aa4:	2b00      	cmp	r3, #0
 8003aa6:	d0f0      	beq.n	8003a8a <HAL_RCC_OscConfig+0x46a>
 8003aa8:	e02f      	b.n	8003b0a <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003aaa:	4b1c      	ldr	r3, [pc, #112]	; (8003b1c <HAL_RCC_OscConfig+0x4fc>)
 8003aac:	2200      	movs	r2, #0
 8003aae:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003ab0:	f7fe fe68 	bl	8002784 <HAL_GetTick>
 8003ab4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003ab6:	e008      	b.n	8003aca <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003ab8:	f7fe fe64 	bl	8002784 <HAL_GetTick>
 8003abc:	4602      	mov	r2, r0
 8003abe:	693b      	ldr	r3, [r7, #16]
 8003ac0:	1ad3      	subs	r3, r2, r3
 8003ac2:	2b02      	cmp	r3, #2
 8003ac4:	d901      	bls.n	8003aca <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8003ac6:	2303      	movs	r3, #3
 8003ac8:	e020      	b.n	8003b0c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003aca:	4b12      	ldr	r3, [pc, #72]	; (8003b14 <HAL_RCC_OscConfig+0x4f4>)
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003ad2:	2b00      	cmp	r3, #0
 8003ad4:	d1f0      	bne.n	8003ab8 <HAL_RCC_OscConfig+0x498>
 8003ad6:	e018      	b.n	8003b0a <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	69db      	ldr	r3, [r3, #28]
 8003adc:	2b01      	cmp	r3, #1
 8003ade:	d101      	bne.n	8003ae4 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8003ae0:	2301      	movs	r3, #1
 8003ae2:	e013      	b.n	8003b0c <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003ae4:	4b0b      	ldr	r3, [pc, #44]	; (8003b14 <HAL_RCC_OscConfig+0x4f4>)
 8003ae6:	685b      	ldr	r3, [r3, #4]
 8003ae8:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003aea:	68fb      	ldr	r3, [r7, #12]
 8003aec:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	6a1b      	ldr	r3, [r3, #32]
 8003af4:	429a      	cmp	r2, r3
 8003af6:	d106      	bne.n	8003b06 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8003af8:	68fb      	ldr	r3, [r7, #12]
 8003afa:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003b02:	429a      	cmp	r2, r3
 8003b04:	d001      	beq.n	8003b0a <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8003b06:	2301      	movs	r3, #1
 8003b08:	e000      	b.n	8003b0c <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8003b0a:	2300      	movs	r3, #0
}
 8003b0c:	4618      	mov	r0, r3
 8003b0e:	3718      	adds	r7, #24
 8003b10:	46bd      	mov	sp, r7
 8003b12:	bd80      	pop	{r7, pc}
 8003b14:	40021000 	.word	0x40021000
 8003b18:	40007000 	.word	0x40007000
 8003b1c:	42420060 	.word	0x42420060

08003b20 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003b20:	b580      	push	{r7, lr}
 8003b22:	b084      	sub	sp, #16
 8003b24:	af00      	add	r7, sp, #0
 8003b26:	6078      	str	r0, [r7, #4]
 8003b28:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	2b00      	cmp	r3, #0
 8003b2e:	d101      	bne.n	8003b34 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003b30:	2301      	movs	r3, #1
 8003b32:	e0d0      	b.n	8003cd6 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003b34:	4b6a      	ldr	r3, [pc, #424]	; (8003ce0 <HAL_RCC_ClockConfig+0x1c0>)
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	f003 0307 	and.w	r3, r3, #7
 8003b3c:	683a      	ldr	r2, [r7, #0]
 8003b3e:	429a      	cmp	r2, r3
 8003b40:	d910      	bls.n	8003b64 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003b42:	4b67      	ldr	r3, [pc, #412]	; (8003ce0 <HAL_RCC_ClockConfig+0x1c0>)
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	f023 0207 	bic.w	r2, r3, #7
 8003b4a:	4965      	ldr	r1, [pc, #404]	; (8003ce0 <HAL_RCC_ClockConfig+0x1c0>)
 8003b4c:	683b      	ldr	r3, [r7, #0]
 8003b4e:	4313      	orrs	r3, r2
 8003b50:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003b52:	4b63      	ldr	r3, [pc, #396]	; (8003ce0 <HAL_RCC_ClockConfig+0x1c0>)
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	f003 0307 	and.w	r3, r3, #7
 8003b5a:	683a      	ldr	r2, [r7, #0]
 8003b5c:	429a      	cmp	r2, r3
 8003b5e:	d001      	beq.n	8003b64 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8003b60:	2301      	movs	r3, #1
 8003b62:	e0b8      	b.n	8003cd6 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	681b      	ldr	r3, [r3, #0]
 8003b68:	f003 0302 	and.w	r3, r3, #2
 8003b6c:	2b00      	cmp	r3, #0
 8003b6e:	d020      	beq.n	8003bb2 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	f003 0304 	and.w	r3, r3, #4
 8003b78:	2b00      	cmp	r3, #0
 8003b7a:	d005      	beq.n	8003b88 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003b7c:	4b59      	ldr	r3, [pc, #356]	; (8003ce4 <HAL_RCC_ClockConfig+0x1c4>)
 8003b7e:	685b      	ldr	r3, [r3, #4]
 8003b80:	4a58      	ldr	r2, [pc, #352]	; (8003ce4 <HAL_RCC_ClockConfig+0x1c4>)
 8003b82:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8003b86:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	f003 0308 	and.w	r3, r3, #8
 8003b90:	2b00      	cmp	r3, #0
 8003b92:	d005      	beq.n	8003ba0 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003b94:	4b53      	ldr	r3, [pc, #332]	; (8003ce4 <HAL_RCC_ClockConfig+0x1c4>)
 8003b96:	685b      	ldr	r3, [r3, #4]
 8003b98:	4a52      	ldr	r2, [pc, #328]	; (8003ce4 <HAL_RCC_ClockConfig+0x1c4>)
 8003b9a:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8003b9e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003ba0:	4b50      	ldr	r3, [pc, #320]	; (8003ce4 <HAL_RCC_ClockConfig+0x1c4>)
 8003ba2:	685b      	ldr	r3, [r3, #4]
 8003ba4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	689b      	ldr	r3, [r3, #8]
 8003bac:	494d      	ldr	r1, [pc, #308]	; (8003ce4 <HAL_RCC_ClockConfig+0x1c4>)
 8003bae:	4313      	orrs	r3, r2
 8003bb0:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	f003 0301 	and.w	r3, r3, #1
 8003bba:	2b00      	cmp	r3, #0
 8003bbc:	d040      	beq.n	8003c40 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	685b      	ldr	r3, [r3, #4]
 8003bc2:	2b01      	cmp	r3, #1
 8003bc4:	d107      	bne.n	8003bd6 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003bc6:	4b47      	ldr	r3, [pc, #284]	; (8003ce4 <HAL_RCC_ClockConfig+0x1c4>)
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003bce:	2b00      	cmp	r3, #0
 8003bd0:	d115      	bne.n	8003bfe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003bd2:	2301      	movs	r3, #1
 8003bd4:	e07f      	b.n	8003cd6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	685b      	ldr	r3, [r3, #4]
 8003bda:	2b02      	cmp	r3, #2
 8003bdc:	d107      	bne.n	8003bee <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003bde:	4b41      	ldr	r3, [pc, #260]	; (8003ce4 <HAL_RCC_ClockConfig+0x1c4>)
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003be6:	2b00      	cmp	r3, #0
 8003be8:	d109      	bne.n	8003bfe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003bea:	2301      	movs	r3, #1
 8003bec:	e073      	b.n	8003cd6 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003bee:	4b3d      	ldr	r3, [pc, #244]	; (8003ce4 <HAL_RCC_ClockConfig+0x1c4>)
 8003bf0:	681b      	ldr	r3, [r3, #0]
 8003bf2:	f003 0302 	and.w	r3, r3, #2
 8003bf6:	2b00      	cmp	r3, #0
 8003bf8:	d101      	bne.n	8003bfe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003bfa:	2301      	movs	r3, #1
 8003bfc:	e06b      	b.n	8003cd6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003bfe:	4b39      	ldr	r3, [pc, #228]	; (8003ce4 <HAL_RCC_ClockConfig+0x1c4>)
 8003c00:	685b      	ldr	r3, [r3, #4]
 8003c02:	f023 0203 	bic.w	r2, r3, #3
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	685b      	ldr	r3, [r3, #4]
 8003c0a:	4936      	ldr	r1, [pc, #216]	; (8003ce4 <HAL_RCC_ClockConfig+0x1c4>)
 8003c0c:	4313      	orrs	r3, r2
 8003c0e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003c10:	f7fe fdb8 	bl	8002784 <HAL_GetTick>
 8003c14:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003c16:	e00a      	b.n	8003c2e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003c18:	f7fe fdb4 	bl	8002784 <HAL_GetTick>
 8003c1c:	4602      	mov	r2, r0
 8003c1e:	68fb      	ldr	r3, [r7, #12]
 8003c20:	1ad3      	subs	r3, r2, r3
 8003c22:	f241 3288 	movw	r2, #5000	; 0x1388
 8003c26:	4293      	cmp	r3, r2
 8003c28:	d901      	bls.n	8003c2e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003c2a:	2303      	movs	r3, #3
 8003c2c:	e053      	b.n	8003cd6 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003c2e:	4b2d      	ldr	r3, [pc, #180]	; (8003ce4 <HAL_RCC_ClockConfig+0x1c4>)
 8003c30:	685b      	ldr	r3, [r3, #4]
 8003c32:	f003 020c 	and.w	r2, r3, #12
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	685b      	ldr	r3, [r3, #4]
 8003c3a:	009b      	lsls	r3, r3, #2
 8003c3c:	429a      	cmp	r2, r3
 8003c3e:	d1eb      	bne.n	8003c18 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003c40:	4b27      	ldr	r3, [pc, #156]	; (8003ce0 <HAL_RCC_ClockConfig+0x1c0>)
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	f003 0307 	and.w	r3, r3, #7
 8003c48:	683a      	ldr	r2, [r7, #0]
 8003c4a:	429a      	cmp	r2, r3
 8003c4c:	d210      	bcs.n	8003c70 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003c4e:	4b24      	ldr	r3, [pc, #144]	; (8003ce0 <HAL_RCC_ClockConfig+0x1c0>)
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	f023 0207 	bic.w	r2, r3, #7
 8003c56:	4922      	ldr	r1, [pc, #136]	; (8003ce0 <HAL_RCC_ClockConfig+0x1c0>)
 8003c58:	683b      	ldr	r3, [r7, #0]
 8003c5a:	4313      	orrs	r3, r2
 8003c5c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003c5e:	4b20      	ldr	r3, [pc, #128]	; (8003ce0 <HAL_RCC_ClockConfig+0x1c0>)
 8003c60:	681b      	ldr	r3, [r3, #0]
 8003c62:	f003 0307 	and.w	r3, r3, #7
 8003c66:	683a      	ldr	r2, [r7, #0]
 8003c68:	429a      	cmp	r2, r3
 8003c6a:	d001      	beq.n	8003c70 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8003c6c:	2301      	movs	r3, #1
 8003c6e:	e032      	b.n	8003cd6 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	f003 0304 	and.w	r3, r3, #4
 8003c78:	2b00      	cmp	r3, #0
 8003c7a:	d008      	beq.n	8003c8e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003c7c:	4b19      	ldr	r3, [pc, #100]	; (8003ce4 <HAL_RCC_ClockConfig+0x1c4>)
 8003c7e:	685b      	ldr	r3, [r3, #4]
 8003c80:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	68db      	ldr	r3, [r3, #12]
 8003c88:	4916      	ldr	r1, [pc, #88]	; (8003ce4 <HAL_RCC_ClockConfig+0x1c4>)
 8003c8a:	4313      	orrs	r3, r2
 8003c8c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	f003 0308 	and.w	r3, r3, #8
 8003c96:	2b00      	cmp	r3, #0
 8003c98:	d009      	beq.n	8003cae <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003c9a:	4b12      	ldr	r3, [pc, #72]	; (8003ce4 <HAL_RCC_ClockConfig+0x1c4>)
 8003c9c:	685b      	ldr	r3, [r3, #4]
 8003c9e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	691b      	ldr	r3, [r3, #16]
 8003ca6:	00db      	lsls	r3, r3, #3
 8003ca8:	490e      	ldr	r1, [pc, #56]	; (8003ce4 <HAL_RCC_ClockConfig+0x1c4>)
 8003caa:	4313      	orrs	r3, r2
 8003cac:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003cae:	f000 f821 	bl	8003cf4 <HAL_RCC_GetSysClockFreq>
 8003cb2:	4601      	mov	r1, r0
 8003cb4:	4b0b      	ldr	r3, [pc, #44]	; (8003ce4 <HAL_RCC_ClockConfig+0x1c4>)
 8003cb6:	685b      	ldr	r3, [r3, #4]
 8003cb8:	091b      	lsrs	r3, r3, #4
 8003cba:	f003 030f 	and.w	r3, r3, #15
 8003cbe:	4a0a      	ldr	r2, [pc, #40]	; (8003ce8 <HAL_RCC_ClockConfig+0x1c8>)
 8003cc0:	5cd3      	ldrb	r3, [r2, r3]
 8003cc2:	fa21 f303 	lsr.w	r3, r1, r3
 8003cc6:	4a09      	ldr	r2, [pc, #36]	; (8003cec <HAL_RCC_ClockConfig+0x1cc>)
 8003cc8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8003cca:	4b09      	ldr	r3, [pc, #36]	; (8003cf0 <HAL_RCC_ClockConfig+0x1d0>)
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	4618      	mov	r0, r3
 8003cd0:	f7fe fd16 	bl	8002700 <HAL_InitTick>

  return HAL_OK;
 8003cd4:	2300      	movs	r3, #0
}
 8003cd6:	4618      	mov	r0, r3
 8003cd8:	3710      	adds	r7, #16
 8003cda:	46bd      	mov	sp, r7
 8003cdc:	bd80      	pop	{r7, pc}
 8003cde:	bf00      	nop
 8003ce0:	40022000 	.word	0x40022000
 8003ce4:	40021000 	.word	0x40021000
 8003ce8:	08005058 	.word	0x08005058
 8003cec:	20000054 	.word	0x20000054
 8003cf0:	20000058 	.word	0x20000058

08003cf4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003cf4:	b490      	push	{r4, r7}
 8003cf6:	b08a      	sub	sp, #40	; 0x28
 8003cf8:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8003cfa:	4b2a      	ldr	r3, [pc, #168]	; (8003da4 <HAL_RCC_GetSysClockFreq+0xb0>)
 8003cfc:	1d3c      	adds	r4, r7, #4
 8003cfe:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003d00:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8003d04:	4b28      	ldr	r3, [pc, #160]	; (8003da8 <HAL_RCC_GetSysClockFreq+0xb4>)
 8003d06:	881b      	ldrh	r3, [r3, #0]
 8003d08:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8003d0a:	2300      	movs	r3, #0
 8003d0c:	61fb      	str	r3, [r7, #28]
 8003d0e:	2300      	movs	r3, #0
 8003d10:	61bb      	str	r3, [r7, #24]
 8003d12:	2300      	movs	r3, #0
 8003d14:	627b      	str	r3, [r7, #36]	; 0x24
 8003d16:	2300      	movs	r3, #0
 8003d18:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8003d1a:	2300      	movs	r3, #0
 8003d1c:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8003d1e:	4b23      	ldr	r3, [pc, #140]	; (8003dac <HAL_RCC_GetSysClockFreq+0xb8>)
 8003d20:	685b      	ldr	r3, [r3, #4]
 8003d22:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003d24:	69fb      	ldr	r3, [r7, #28]
 8003d26:	f003 030c 	and.w	r3, r3, #12
 8003d2a:	2b04      	cmp	r3, #4
 8003d2c:	d002      	beq.n	8003d34 <HAL_RCC_GetSysClockFreq+0x40>
 8003d2e:	2b08      	cmp	r3, #8
 8003d30:	d003      	beq.n	8003d3a <HAL_RCC_GetSysClockFreq+0x46>
 8003d32:	e02d      	b.n	8003d90 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003d34:	4b1e      	ldr	r3, [pc, #120]	; (8003db0 <HAL_RCC_GetSysClockFreq+0xbc>)
 8003d36:	623b      	str	r3, [r7, #32]
      break;
 8003d38:	e02d      	b.n	8003d96 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8003d3a:	69fb      	ldr	r3, [r7, #28]
 8003d3c:	0c9b      	lsrs	r3, r3, #18
 8003d3e:	f003 030f 	and.w	r3, r3, #15
 8003d42:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8003d46:	4413      	add	r3, r2
 8003d48:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8003d4c:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003d4e:	69fb      	ldr	r3, [r7, #28]
 8003d50:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003d54:	2b00      	cmp	r3, #0
 8003d56:	d013      	beq.n	8003d80 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8003d58:	4b14      	ldr	r3, [pc, #80]	; (8003dac <HAL_RCC_GetSysClockFreq+0xb8>)
 8003d5a:	685b      	ldr	r3, [r3, #4]
 8003d5c:	0c5b      	lsrs	r3, r3, #17
 8003d5e:	f003 0301 	and.w	r3, r3, #1
 8003d62:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8003d66:	4413      	add	r3, r2
 8003d68:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8003d6c:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8003d6e:	697b      	ldr	r3, [r7, #20]
 8003d70:	4a0f      	ldr	r2, [pc, #60]	; (8003db0 <HAL_RCC_GetSysClockFreq+0xbc>)
 8003d72:	fb02 f203 	mul.w	r2, r2, r3
 8003d76:	69bb      	ldr	r3, [r7, #24]
 8003d78:	fbb2 f3f3 	udiv	r3, r2, r3
 8003d7c:	627b      	str	r3, [r7, #36]	; 0x24
 8003d7e:	e004      	b.n	8003d8a <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003d80:	697b      	ldr	r3, [r7, #20]
 8003d82:	4a0c      	ldr	r2, [pc, #48]	; (8003db4 <HAL_RCC_GetSysClockFreq+0xc0>)
 8003d84:	fb02 f303 	mul.w	r3, r2, r3
 8003d88:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8003d8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d8c:	623b      	str	r3, [r7, #32]
      break;
 8003d8e:	e002      	b.n	8003d96 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003d90:	4b07      	ldr	r3, [pc, #28]	; (8003db0 <HAL_RCC_GetSysClockFreq+0xbc>)
 8003d92:	623b      	str	r3, [r7, #32]
      break;
 8003d94:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003d96:	6a3b      	ldr	r3, [r7, #32]
}
 8003d98:	4618      	mov	r0, r3
 8003d9a:	3728      	adds	r7, #40	; 0x28
 8003d9c:	46bd      	mov	sp, r7
 8003d9e:	bc90      	pop	{r4, r7}
 8003da0:	4770      	bx	lr
 8003da2:	bf00      	nop
 8003da4:	08005044 	.word	0x08005044
 8003da8:	08005054 	.word	0x08005054
 8003dac:	40021000 	.word	0x40021000
 8003db0:	007a1200 	.word	0x007a1200
 8003db4:	003d0900 	.word	0x003d0900

08003db8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003db8:	b480      	push	{r7}
 8003dba:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003dbc:	4b02      	ldr	r3, [pc, #8]	; (8003dc8 <HAL_RCC_GetHCLKFreq+0x10>)
 8003dbe:	681b      	ldr	r3, [r3, #0]
}
 8003dc0:	4618      	mov	r0, r3
 8003dc2:	46bd      	mov	sp, r7
 8003dc4:	bc80      	pop	{r7}
 8003dc6:	4770      	bx	lr
 8003dc8:	20000054 	.word	0x20000054

08003dcc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003dcc:	b580      	push	{r7, lr}
 8003dce:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003dd0:	f7ff fff2 	bl	8003db8 <HAL_RCC_GetHCLKFreq>
 8003dd4:	4601      	mov	r1, r0
 8003dd6:	4b05      	ldr	r3, [pc, #20]	; (8003dec <HAL_RCC_GetPCLK1Freq+0x20>)
 8003dd8:	685b      	ldr	r3, [r3, #4]
 8003dda:	0a1b      	lsrs	r3, r3, #8
 8003ddc:	f003 0307 	and.w	r3, r3, #7
 8003de0:	4a03      	ldr	r2, [pc, #12]	; (8003df0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003de2:	5cd3      	ldrb	r3, [r2, r3]
 8003de4:	fa21 f303 	lsr.w	r3, r1, r3
}
 8003de8:	4618      	mov	r0, r3
 8003dea:	bd80      	pop	{r7, pc}
 8003dec:	40021000 	.word	0x40021000
 8003df0:	08005068 	.word	0x08005068

08003df4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003df4:	b580      	push	{r7, lr}
 8003df6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003df8:	f7ff ffde 	bl	8003db8 <HAL_RCC_GetHCLKFreq>
 8003dfc:	4601      	mov	r1, r0
 8003dfe:	4b05      	ldr	r3, [pc, #20]	; (8003e14 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003e00:	685b      	ldr	r3, [r3, #4]
 8003e02:	0adb      	lsrs	r3, r3, #11
 8003e04:	f003 0307 	and.w	r3, r3, #7
 8003e08:	4a03      	ldr	r2, [pc, #12]	; (8003e18 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003e0a:	5cd3      	ldrb	r3, [r2, r3]
 8003e0c:	fa21 f303 	lsr.w	r3, r1, r3
}
 8003e10:	4618      	mov	r0, r3
 8003e12:	bd80      	pop	{r7, pc}
 8003e14:	40021000 	.word	0x40021000
 8003e18:	08005068 	.word	0x08005068

08003e1c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8003e1c:	b480      	push	{r7}
 8003e1e:	b085      	sub	sp, #20
 8003e20:	af00      	add	r7, sp, #0
 8003e22:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8003e24:	4b0a      	ldr	r3, [pc, #40]	; (8003e50 <RCC_Delay+0x34>)
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	4a0a      	ldr	r2, [pc, #40]	; (8003e54 <RCC_Delay+0x38>)
 8003e2a:	fba2 2303 	umull	r2, r3, r2, r3
 8003e2e:	0a5b      	lsrs	r3, r3, #9
 8003e30:	687a      	ldr	r2, [r7, #4]
 8003e32:	fb02 f303 	mul.w	r3, r2, r3
 8003e36:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8003e38:	bf00      	nop
  }
  while (Delay --);
 8003e3a:	68fb      	ldr	r3, [r7, #12]
 8003e3c:	1e5a      	subs	r2, r3, #1
 8003e3e:	60fa      	str	r2, [r7, #12]
 8003e40:	2b00      	cmp	r3, #0
 8003e42:	d1f9      	bne.n	8003e38 <RCC_Delay+0x1c>
}
 8003e44:	bf00      	nop
 8003e46:	3714      	adds	r7, #20
 8003e48:	46bd      	mov	sp, r7
 8003e4a:	bc80      	pop	{r7}
 8003e4c:	4770      	bx	lr
 8003e4e:	bf00      	nop
 8003e50:	20000054 	.word	0x20000054
 8003e54:	10624dd3 	.word	0x10624dd3

08003e58 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003e58:	b580      	push	{r7, lr}
 8003e5a:	b086      	sub	sp, #24
 8003e5c:	af00      	add	r7, sp, #0
 8003e5e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8003e60:	2300      	movs	r3, #0
 8003e62:	613b      	str	r3, [r7, #16]
 8003e64:	2300      	movs	r3, #0
 8003e66:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	f003 0301 	and.w	r3, r3, #1
 8003e70:	2b00      	cmp	r3, #0
 8003e72:	d07d      	beq.n	8003f70 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8003e74:	2300      	movs	r3, #0
 8003e76:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003e78:	4b4f      	ldr	r3, [pc, #316]	; (8003fb8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003e7a:	69db      	ldr	r3, [r3, #28]
 8003e7c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003e80:	2b00      	cmp	r3, #0
 8003e82:	d10d      	bne.n	8003ea0 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003e84:	4b4c      	ldr	r3, [pc, #304]	; (8003fb8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003e86:	69db      	ldr	r3, [r3, #28]
 8003e88:	4a4b      	ldr	r2, [pc, #300]	; (8003fb8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003e8a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003e8e:	61d3      	str	r3, [r2, #28]
 8003e90:	4b49      	ldr	r3, [pc, #292]	; (8003fb8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003e92:	69db      	ldr	r3, [r3, #28]
 8003e94:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003e98:	60bb      	str	r3, [r7, #8]
 8003e9a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003e9c:	2301      	movs	r3, #1
 8003e9e:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003ea0:	4b46      	ldr	r3, [pc, #280]	; (8003fbc <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003ea8:	2b00      	cmp	r3, #0
 8003eaa:	d118      	bne.n	8003ede <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003eac:	4b43      	ldr	r3, [pc, #268]	; (8003fbc <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	4a42      	ldr	r2, [pc, #264]	; (8003fbc <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003eb2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003eb6:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003eb8:	f7fe fc64 	bl	8002784 <HAL_GetTick>
 8003ebc:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003ebe:	e008      	b.n	8003ed2 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003ec0:	f7fe fc60 	bl	8002784 <HAL_GetTick>
 8003ec4:	4602      	mov	r2, r0
 8003ec6:	693b      	ldr	r3, [r7, #16]
 8003ec8:	1ad3      	subs	r3, r2, r3
 8003eca:	2b64      	cmp	r3, #100	; 0x64
 8003ecc:	d901      	bls.n	8003ed2 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8003ece:	2303      	movs	r3, #3
 8003ed0:	e06d      	b.n	8003fae <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003ed2:	4b3a      	ldr	r3, [pc, #232]	; (8003fbc <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003eda:	2b00      	cmp	r3, #0
 8003edc:	d0f0      	beq.n	8003ec0 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003ede:	4b36      	ldr	r3, [pc, #216]	; (8003fb8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003ee0:	6a1b      	ldr	r3, [r3, #32]
 8003ee2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003ee6:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003ee8:	68fb      	ldr	r3, [r7, #12]
 8003eea:	2b00      	cmp	r3, #0
 8003eec:	d02e      	beq.n	8003f4c <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	685b      	ldr	r3, [r3, #4]
 8003ef2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003ef6:	68fa      	ldr	r2, [r7, #12]
 8003ef8:	429a      	cmp	r2, r3
 8003efa:	d027      	beq.n	8003f4c <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003efc:	4b2e      	ldr	r3, [pc, #184]	; (8003fb8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003efe:	6a1b      	ldr	r3, [r3, #32]
 8003f00:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003f04:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003f06:	4b2e      	ldr	r3, [pc, #184]	; (8003fc0 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8003f08:	2201      	movs	r2, #1
 8003f0a:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003f0c:	4b2c      	ldr	r3, [pc, #176]	; (8003fc0 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8003f0e:	2200      	movs	r2, #0
 8003f10:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8003f12:	4a29      	ldr	r2, [pc, #164]	; (8003fb8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003f14:	68fb      	ldr	r3, [r7, #12]
 8003f16:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8003f18:	68fb      	ldr	r3, [r7, #12]
 8003f1a:	f003 0301 	and.w	r3, r3, #1
 8003f1e:	2b00      	cmp	r3, #0
 8003f20:	d014      	beq.n	8003f4c <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003f22:	f7fe fc2f 	bl	8002784 <HAL_GetTick>
 8003f26:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003f28:	e00a      	b.n	8003f40 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003f2a:	f7fe fc2b 	bl	8002784 <HAL_GetTick>
 8003f2e:	4602      	mov	r2, r0
 8003f30:	693b      	ldr	r3, [r7, #16]
 8003f32:	1ad3      	subs	r3, r2, r3
 8003f34:	f241 3288 	movw	r2, #5000	; 0x1388
 8003f38:	4293      	cmp	r3, r2
 8003f3a:	d901      	bls.n	8003f40 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8003f3c:	2303      	movs	r3, #3
 8003f3e:	e036      	b.n	8003fae <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003f40:	4b1d      	ldr	r3, [pc, #116]	; (8003fb8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003f42:	6a1b      	ldr	r3, [r3, #32]
 8003f44:	f003 0302 	and.w	r3, r3, #2
 8003f48:	2b00      	cmp	r3, #0
 8003f4a:	d0ee      	beq.n	8003f2a <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003f4c:	4b1a      	ldr	r3, [pc, #104]	; (8003fb8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003f4e:	6a1b      	ldr	r3, [r3, #32]
 8003f50:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	685b      	ldr	r3, [r3, #4]
 8003f58:	4917      	ldr	r1, [pc, #92]	; (8003fb8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003f5a:	4313      	orrs	r3, r2
 8003f5c:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003f5e:	7dfb      	ldrb	r3, [r7, #23]
 8003f60:	2b01      	cmp	r3, #1
 8003f62:	d105      	bne.n	8003f70 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003f64:	4b14      	ldr	r3, [pc, #80]	; (8003fb8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003f66:	69db      	ldr	r3, [r3, #28]
 8003f68:	4a13      	ldr	r2, [pc, #76]	; (8003fb8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003f6a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003f6e:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	f003 0302 	and.w	r3, r3, #2
 8003f78:	2b00      	cmp	r3, #0
 8003f7a:	d008      	beq.n	8003f8e <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003f7c:	4b0e      	ldr	r3, [pc, #56]	; (8003fb8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003f7e:	685b      	ldr	r3, [r3, #4]
 8003f80:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	689b      	ldr	r3, [r3, #8]
 8003f88:	490b      	ldr	r1, [pc, #44]	; (8003fb8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003f8a:	4313      	orrs	r3, r2
 8003f8c:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	f003 0310 	and.w	r3, r3, #16
 8003f96:	2b00      	cmp	r3, #0
 8003f98:	d008      	beq.n	8003fac <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003f9a:	4b07      	ldr	r3, [pc, #28]	; (8003fb8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003f9c:	685b      	ldr	r3, [r3, #4]
 8003f9e:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	68db      	ldr	r3, [r3, #12]
 8003fa6:	4904      	ldr	r1, [pc, #16]	; (8003fb8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003fa8:	4313      	orrs	r3, r2
 8003faa:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8003fac:	2300      	movs	r3, #0
}
 8003fae:	4618      	mov	r0, r3
 8003fb0:	3718      	adds	r7, #24
 8003fb2:	46bd      	mov	sp, r7
 8003fb4:	bd80      	pop	{r7, pc}
 8003fb6:	bf00      	nop
 8003fb8:	40021000 	.word	0x40021000
 8003fbc:	40007000 	.word	0x40007000
 8003fc0:	42420440 	.word	0x42420440

08003fc4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003fc4:	b580      	push	{r7, lr}
 8003fc6:	b082      	sub	sp, #8
 8003fc8:	af00      	add	r7, sp, #0
 8003fca:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	2b00      	cmp	r3, #0
 8003fd0:	d101      	bne.n	8003fd6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003fd2:	2301      	movs	r3, #1
 8003fd4:	e076      	b.n	80040c4 <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003fda:	2b00      	cmp	r3, #0
 8003fdc:	d108      	bne.n	8003ff0 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	685b      	ldr	r3, [r3, #4]
 8003fe2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003fe6:	d009      	beq.n	8003ffc <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	2200      	movs	r2, #0
 8003fec:	61da      	str	r2, [r3, #28]
 8003fee:	e005      	b.n	8003ffc <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	2200      	movs	r2, #0
 8003ff4:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	2200      	movs	r2, #0
 8003ffa:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	2200      	movs	r2, #0
 8004000:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004008:	b2db      	uxtb	r3, r3
 800400a:	2b00      	cmp	r3, #0
 800400c:	d106      	bne.n	800401c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	2200      	movs	r2, #0
 8004012:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004016:	6878      	ldr	r0, [r7, #4]
 8004018:	f7fe f8f2 	bl	8002200 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	2202      	movs	r2, #2
 8004020:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	681a      	ldr	r2, [r3, #0]
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	681b      	ldr	r3, [r3, #0]
 800402e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004032:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	685b      	ldr	r3, [r3, #4]
 8004038:	f403 7282 	and.w	r2, r3, #260	; 0x104
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	689b      	ldr	r3, [r3, #8]
 8004040:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8004044:	431a      	orrs	r2, r3
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	68db      	ldr	r3, [r3, #12]
 800404a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800404e:	431a      	orrs	r2, r3
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	691b      	ldr	r3, [r3, #16]
 8004054:	f003 0302 	and.w	r3, r3, #2
 8004058:	431a      	orrs	r2, r3
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	695b      	ldr	r3, [r3, #20]
 800405e:	f003 0301 	and.w	r3, r3, #1
 8004062:	431a      	orrs	r2, r3
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	699b      	ldr	r3, [r3, #24]
 8004068:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800406c:	431a      	orrs	r2, r3
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	69db      	ldr	r3, [r3, #28]
 8004072:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8004076:	431a      	orrs	r2, r3
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	6a1b      	ldr	r3, [r3, #32]
 800407c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004080:	ea42 0103 	orr.w	r1, r2, r3
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004088:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	430a      	orrs	r2, r1
 8004092:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	699b      	ldr	r3, [r3, #24]
 8004098:	0c1a      	lsrs	r2, r3, #16
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	f002 0204 	and.w	r2, r2, #4
 80040a2:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	69da      	ldr	r2, [r3, #28]
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80040b2:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	2200      	movs	r2, #0
 80040b8:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	2201      	movs	r2, #1
 80040be:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 80040c2:	2300      	movs	r3, #0
}
 80040c4:	4618      	mov	r0, r3
 80040c6:	3708      	adds	r7, #8
 80040c8:	46bd      	mov	sp, r7
 80040ca:	bd80      	pop	{r7, pc}

080040cc <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80040cc:	b580      	push	{r7, lr}
 80040ce:	b088      	sub	sp, #32
 80040d0:	af00      	add	r7, sp, #0
 80040d2:	60f8      	str	r0, [r7, #12]
 80040d4:	60b9      	str	r1, [r7, #8]
 80040d6:	603b      	str	r3, [r7, #0]
 80040d8:	4613      	mov	r3, r2
 80040da:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80040dc:	2300      	movs	r3, #0
 80040de:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80040e0:	68fb      	ldr	r3, [r7, #12]
 80040e2:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80040e6:	2b01      	cmp	r3, #1
 80040e8:	d101      	bne.n	80040ee <HAL_SPI_Transmit+0x22>
 80040ea:	2302      	movs	r3, #2
 80040ec:	e126      	b.n	800433c <HAL_SPI_Transmit+0x270>
 80040ee:	68fb      	ldr	r3, [r7, #12]
 80040f0:	2201      	movs	r2, #1
 80040f2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80040f6:	f7fe fb45 	bl	8002784 <HAL_GetTick>
 80040fa:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 80040fc:	88fb      	ldrh	r3, [r7, #6]
 80040fe:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8004100:	68fb      	ldr	r3, [r7, #12]
 8004102:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004106:	b2db      	uxtb	r3, r3
 8004108:	2b01      	cmp	r3, #1
 800410a:	d002      	beq.n	8004112 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 800410c:	2302      	movs	r3, #2
 800410e:	77fb      	strb	r3, [r7, #31]
    goto error;
 8004110:	e10b      	b.n	800432a <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 8004112:	68bb      	ldr	r3, [r7, #8]
 8004114:	2b00      	cmp	r3, #0
 8004116:	d002      	beq.n	800411e <HAL_SPI_Transmit+0x52>
 8004118:	88fb      	ldrh	r3, [r7, #6]
 800411a:	2b00      	cmp	r3, #0
 800411c:	d102      	bne.n	8004124 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 800411e:	2301      	movs	r3, #1
 8004120:	77fb      	strb	r3, [r7, #31]
    goto error;
 8004122:	e102      	b.n	800432a <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8004124:	68fb      	ldr	r3, [r7, #12]
 8004126:	2203      	movs	r2, #3
 8004128:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800412c:	68fb      	ldr	r3, [r7, #12]
 800412e:	2200      	movs	r2, #0
 8004130:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8004132:	68fb      	ldr	r3, [r7, #12]
 8004134:	68ba      	ldr	r2, [r7, #8]
 8004136:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8004138:	68fb      	ldr	r3, [r7, #12]
 800413a:	88fa      	ldrh	r2, [r7, #6]
 800413c:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 800413e:	68fb      	ldr	r3, [r7, #12]
 8004140:	88fa      	ldrh	r2, [r7, #6]
 8004142:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8004144:	68fb      	ldr	r3, [r7, #12]
 8004146:	2200      	movs	r2, #0
 8004148:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 800414a:	68fb      	ldr	r3, [r7, #12]
 800414c:	2200      	movs	r2, #0
 800414e:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8004150:	68fb      	ldr	r3, [r7, #12]
 8004152:	2200      	movs	r2, #0
 8004154:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8004156:	68fb      	ldr	r3, [r7, #12]
 8004158:	2200      	movs	r2, #0
 800415a:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 800415c:	68fb      	ldr	r3, [r7, #12]
 800415e:	2200      	movs	r2, #0
 8004160:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004162:	68fb      	ldr	r3, [r7, #12]
 8004164:	689b      	ldr	r3, [r3, #8]
 8004166:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800416a:	d10f      	bne.n	800418c <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800416c:	68fb      	ldr	r3, [r7, #12]
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	681a      	ldr	r2, [r3, #0]
 8004172:	68fb      	ldr	r3, [r7, #12]
 8004174:	681b      	ldr	r3, [r3, #0]
 8004176:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800417a:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800417c:	68fb      	ldr	r3, [r7, #12]
 800417e:	681b      	ldr	r3, [r3, #0]
 8004180:	681a      	ldr	r2, [r3, #0]
 8004182:	68fb      	ldr	r3, [r7, #12]
 8004184:	681b      	ldr	r3, [r3, #0]
 8004186:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800418a:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800418c:	68fb      	ldr	r3, [r7, #12]
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004196:	2b40      	cmp	r3, #64	; 0x40
 8004198:	d007      	beq.n	80041aa <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800419a:	68fb      	ldr	r3, [r7, #12]
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	681a      	ldr	r2, [r3, #0]
 80041a0:	68fb      	ldr	r3, [r7, #12]
 80041a2:	681b      	ldr	r3, [r3, #0]
 80041a4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80041a8:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80041aa:	68fb      	ldr	r3, [r7, #12]
 80041ac:	68db      	ldr	r3, [r3, #12]
 80041ae:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80041b2:	d14b      	bne.n	800424c <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80041b4:	68fb      	ldr	r3, [r7, #12]
 80041b6:	685b      	ldr	r3, [r3, #4]
 80041b8:	2b00      	cmp	r3, #0
 80041ba:	d002      	beq.n	80041c2 <HAL_SPI_Transmit+0xf6>
 80041bc:	8afb      	ldrh	r3, [r7, #22]
 80041be:	2b01      	cmp	r3, #1
 80041c0:	d13e      	bne.n	8004240 <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80041c2:	68fb      	ldr	r3, [r7, #12]
 80041c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80041c6:	881a      	ldrh	r2, [r3, #0]
 80041c8:	68fb      	ldr	r3, [r7, #12]
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80041ce:	68fb      	ldr	r3, [r7, #12]
 80041d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80041d2:	1c9a      	adds	r2, r3, #2
 80041d4:	68fb      	ldr	r3, [r7, #12]
 80041d6:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80041d8:	68fb      	ldr	r3, [r7, #12]
 80041da:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80041dc:	b29b      	uxth	r3, r3
 80041de:	3b01      	subs	r3, #1
 80041e0:	b29a      	uxth	r2, r3
 80041e2:	68fb      	ldr	r3, [r7, #12]
 80041e4:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80041e6:	e02b      	b.n	8004240 <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80041e8:	68fb      	ldr	r3, [r7, #12]
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	689b      	ldr	r3, [r3, #8]
 80041ee:	f003 0302 	and.w	r3, r3, #2
 80041f2:	2b02      	cmp	r3, #2
 80041f4:	d112      	bne.n	800421c <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80041f6:	68fb      	ldr	r3, [r7, #12]
 80041f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80041fa:	881a      	ldrh	r2, [r3, #0]
 80041fc:	68fb      	ldr	r3, [r7, #12]
 80041fe:	681b      	ldr	r3, [r3, #0]
 8004200:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004202:	68fb      	ldr	r3, [r7, #12]
 8004204:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004206:	1c9a      	adds	r2, r3, #2
 8004208:	68fb      	ldr	r3, [r7, #12]
 800420a:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800420c:	68fb      	ldr	r3, [r7, #12]
 800420e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004210:	b29b      	uxth	r3, r3
 8004212:	3b01      	subs	r3, #1
 8004214:	b29a      	uxth	r2, r3
 8004216:	68fb      	ldr	r3, [r7, #12]
 8004218:	86da      	strh	r2, [r3, #54]	; 0x36
 800421a:	e011      	b.n	8004240 <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800421c:	f7fe fab2 	bl	8002784 <HAL_GetTick>
 8004220:	4602      	mov	r2, r0
 8004222:	69bb      	ldr	r3, [r7, #24]
 8004224:	1ad3      	subs	r3, r2, r3
 8004226:	683a      	ldr	r2, [r7, #0]
 8004228:	429a      	cmp	r2, r3
 800422a:	d803      	bhi.n	8004234 <HAL_SPI_Transmit+0x168>
 800422c:	683b      	ldr	r3, [r7, #0]
 800422e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004232:	d102      	bne.n	800423a <HAL_SPI_Transmit+0x16e>
 8004234:	683b      	ldr	r3, [r7, #0]
 8004236:	2b00      	cmp	r3, #0
 8004238:	d102      	bne.n	8004240 <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 800423a:	2303      	movs	r3, #3
 800423c:	77fb      	strb	r3, [r7, #31]
          goto error;
 800423e:	e074      	b.n	800432a <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8004240:	68fb      	ldr	r3, [r7, #12]
 8004242:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004244:	b29b      	uxth	r3, r3
 8004246:	2b00      	cmp	r3, #0
 8004248:	d1ce      	bne.n	80041e8 <HAL_SPI_Transmit+0x11c>
 800424a:	e04c      	b.n	80042e6 <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800424c:	68fb      	ldr	r3, [r7, #12]
 800424e:	685b      	ldr	r3, [r3, #4]
 8004250:	2b00      	cmp	r3, #0
 8004252:	d002      	beq.n	800425a <HAL_SPI_Transmit+0x18e>
 8004254:	8afb      	ldrh	r3, [r7, #22]
 8004256:	2b01      	cmp	r3, #1
 8004258:	d140      	bne.n	80042dc <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800425a:	68fb      	ldr	r3, [r7, #12]
 800425c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800425e:	68fb      	ldr	r3, [r7, #12]
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	330c      	adds	r3, #12
 8004264:	7812      	ldrb	r2, [r2, #0]
 8004266:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8004268:	68fb      	ldr	r3, [r7, #12]
 800426a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800426c:	1c5a      	adds	r2, r3, #1
 800426e:	68fb      	ldr	r3, [r7, #12]
 8004270:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8004272:	68fb      	ldr	r3, [r7, #12]
 8004274:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004276:	b29b      	uxth	r3, r3
 8004278:	3b01      	subs	r3, #1
 800427a:	b29a      	uxth	r2, r3
 800427c:	68fb      	ldr	r3, [r7, #12]
 800427e:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8004280:	e02c      	b.n	80042dc <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004282:	68fb      	ldr	r3, [r7, #12]
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	689b      	ldr	r3, [r3, #8]
 8004288:	f003 0302 	and.w	r3, r3, #2
 800428c:	2b02      	cmp	r3, #2
 800428e:	d113      	bne.n	80042b8 <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004290:	68fb      	ldr	r3, [r7, #12]
 8004292:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004294:	68fb      	ldr	r3, [r7, #12]
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	330c      	adds	r3, #12
 800429a:	7812      	ldrb	r2, [r2, #0]
 800429c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800429e:	68fb      	ldr	r3, [r7, #12]
 80042a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80042a2:	1c5a      	adds	r2, r3, #1
 80042a4:	68fb      	ldr	r3, [r7, #12]
 80042a6:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80042a8:	68fb      	ldr	r3, [r7, #12]
 80042aa:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80042ac:	b29b      	uxth	r3, r3
 80042ae:	3b01      	subs	r3, #1
 80042b0:	b29a      	uxth	r2, r3
 80042b2:	68fb      	ldr	r3, [r7, #12]
 80042b4:	86da      	strh	r2, [r3, #54]	; 0x36
 80042b6:	e011      	b.n	80042dc <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80042b8:	f7fe fa64 	bl	8002784 <HAL_GetTick>
 80042bc:	4602      	mov	r2, r0
 80042be:	69bb      	ldr	r3, [r7, #24]
 80042c0:	1ad3      	subs	r3, r2, r3
 80042c2:	683a      	ldr	r2, [r7, #0]
 80042c4:	429a      	cmp	r2, r3
 80042c6:	d803      	bhi.n	80042d0 <HAL_SPI_Transmit+0x204>
 80042c8:	683b      	ldr	r3, [r7, #0]
 80042ca:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80042ce:	d102      	bne.n	80042d6 <HAL_SPI_Transmit+0x20a>
 80042d0:	683b      	ldr	r3, [r7, #0]
 80042d2:	2b00      	cmp	r3, #0
 80042d4:	d102      	bne.n	80042dc <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 80042d6:	2303      	movs	r3, #3
 80042d8:	77fb      	strb	r3, [r7, #31]
          goto error;
 80042da:	e026      	b.n	800432a <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 80042dc:	68fb      	ldr	r3, [r7, #12]
 80042de:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80042e0:	b29b      	uxth	r3, r3
 80042e2:	2b00      	cmp	r3, #0
 80042e4:	d1cd      	bne.n	8004282 <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80042e6:	69ba      	ldr	r2, [r7, #24]
 80042e8:	6839      	ldr	r1, [r7, #0]
 80042ea:	68f8      	ldr	r0, [r7, #12]
 80042ec:	f000 f8b2 	bl	8004454 <SPI_EndRxTxTransaction>
 80042f0:	4603      	mov	r3, r0
 80042f2:	2b00      	cmp	r3, #0
 80042f4:	d002      	beq.n	80042fc <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80042f6:	68fb      	ldr	r3, [r7, #12]
 80042f8:	2220      	movs	r2, #32
 80042fa:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80042fc:	68fb      	ldr	r3, [r7, #12]
 80042fe:	689b      	ldr	r3, [r3, #8]
 8004300:	2b00      	cmp	r3, #0
 8004302:	d10a      	bne.n	800431a <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004304:	2300      	movs	r3, #0
 8004306:	613b      	str	r3, [r7, #16]
 8004308:	68fb      	ldr	r3, [r7, #12]
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	68db      	ldr	r3, [r3, #12]
 800430e:	613b      	str	r3, [r7, #16]
 8004310:	68fb      	ldr	r3, [r7, #12]
 8004312:	681b      	ldr	r3, [r3, #0]
 8004314:	689b      	ldr	r3, [r3, #8]
 8004316:	613b      	str	r3, [r7, #16]
 8004318:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800431a:	68fb      	ldr	r3, [r7, #12]
 800431c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800431e:	2b00      	cmp	r3, #0
 8004320:	d002      	beq.n	8004328 <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 8004322:	2301      	movs	r3, #1
 8004324:	77fb      	strb	r3, [r7, #31]
 8004326:	e000      	b.n	800432a <HAL_SPI_Transmit+0x25e>
  }

error:
 8004328:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800432a:	68fb      	ldr	r3, [r7, #12]
 800432c:	2201      	movs	r2, #1
 800432e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8004332:	68fb      	ldr	r3, [r7, #12]
 8004334:	2200      	movs	r2, #0
 8004336:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800433a:	7ffb      	ldrb	r3, [r7, #31]
}
 800433c:	4618      	mov	r0, r3
 800433e:	3720      	adds	r7, #32
 8004340:	46bd      	mov	sp, r7
 8004342:	bd80      	pop	{r7, pc}

08004344 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004344:	b580      	push	{r7, lr}
 8004346:	b088      	sub	sp, #32
 8004348:	af00      	add	r7, sp, #0
 800434a:	60f8      	str	r0, [r7, #12]
 800434c:	60b9      	str	r1, [r7, #8]
 800434e:	603b      	str	r3, [r7, #0]
 8004350:	4613      	mov	r3, r2
 8004352:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8004354:	f7fe fa16 	bl	8002784 <HAL_GetTick>
 8004358:	4602      	mov	r2, r0
 800435a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800435c:	1a9b      	subs	r3, r3, r2
 800435e:	683a      	ldr	r2, [r7, #0]
 8004360:	4413      	add	r3, r2
 8004362:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8004364:	f7fe fa0e 	bl	8002784 <HAL_GetTick>
 8004368:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800436a:	4b39      	ldr	r3, [pc, #228]	; (8004450 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	015b      	lsls	r3, r3, #5
 8004370:	0d1b      	lsrs	r3, r3, #20
 8004372:	69fa      	ldr	r2, [r7, #28]
 8004374:	fb02 f303 	mul.w	r3, r2, r3
 8004378:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800437a:	e054      	b.n	8004426 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800437c:	683b      	ldr	r3, [r7, #0]
 800437e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004382:	d050      	beq.n	8004426 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004384:	f7fe f9fe 	bl	8002784 <HAL_GetTick>
 8004388:	4602      	mov	r2, r0
 800438a:	69bb      	ldr	r3, [r7, #24]
 800438c:	1ad3      	subs	r3, r2, r3
 800438e:	69fa      	ldr	r2, [r7, #28]
 8004390:	429a      	cmp	r2, r3
 8004392:	d902      	bls.n	800439a <SPI_WaitFlagStateUntilTimeout+0x56>
 8004394:	69fb      	ldr	r3, [r7, #28]
 8004396:	2b00      	cmp	r3, #0
 8004398:	d13d      	bne.n	8004416 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800439a:	68fb      	ldr	r3, [r7, #12]
 800439c:	681b      	ldr	r3, [r3, #0]
 800439e:	685a      	ldr	r2, [r3, #4]
 80043a0:	68fb      	ldr	r3, [r7, #12]
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80043a8:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80043aa:	68fb      	ldr	r3, [r7, #12]
 80043ac:	685b      	ldr	r3, [r3, #4]
 80043ae:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80043b2:	d111      	bne.n	80043d8 <SPI_WaitFlagStateUntilTimeout+0x94>
 80043b4:	68fb      	ldr	r3, [r7, #12]
 80043b6:	689b      	ldr	r3, [r3, #8]
 80043b8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80043bc:	d004      	beq.n	80043c8 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80043be:	68fb      	ldr	r3, [r7, #12]
 80043c0:	689b      	ldr	r3, [r3, #8]
 80043c2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80043c6:	d107      	bne.n	80043d8 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80043c8:	68fb      	ldr	r3, [r7, #12]
 80043ca:	681b      	ldr	r3, [r3, #0]
 80043cc:	681a      	ldr	r2, [r3, #0]
 80043ce:	68fb      	ldr	r3, [r7, #12]
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80043d6:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80043d8:	68fb      	ldr	r3, [r7, #12]
 80043da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80043dc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80043e0:	d10f      	bne.n	8004402 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80043e2:	68fb      	ldr	r3, [r7, #12]
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	681a      	ldr	r2, [r3, #0]
 80043e8:	68fb      	ldr	r3, [r7, #12]
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80043f0:	601a      	str	r2, [r3, #0]
 80043f2:	68fb      	ldr	r3, [r7, #12]
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	681a      	ldr	r2, [r3, #0]
 80043f8:	68fb      	ldr	r3, [r7, #12]
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004400:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004402:	68fb      	ldr	r3, [r7, #12]
 8004404:	2201      	movs	r2, #1
 8004406:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800440a:	68fb      	ldr	r3, [r7, #12]
 800440c:	2200      	movs	r2, #0
 800440e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8004412:	2303      	movs	r3, #3
 8004414:	e017      	b.n	8004446 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8004416:	697b      	ldr	r3, [r7, #20]
 8004418:	2b00      	cmp	r3, #0
 800441a:	d101      	bne.n	8004420 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800441c:	2300      	movs	r3, #0
 800441e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8004420:	697b      	ldr	r3, [r7, #20]
 8004422:	3b01      	subs	r3, #1
 8004424:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004426:	68fb      	ldr	r3, [r7, #12]
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	689a      	ldr	r2, [r3, #8]
 800442c:	68bb      	ldr	r3, [r7, #8]
 800442e:	4013      	ands	r3, r2
 8004430:	68ba      	ldr	r2, [r7, #8]
 8004432:	429a      	cmp	r2, r3
 8004434:	bf0c      	ite	eq
 8004436:	2301      	moveq	r3, #1
 8004438:	2300      	movne	r3, #0
 800443a:	b2db      	uxtb	r3, r3
 800443c:	461a      	mov	r2, r3
 800443e:	79fb      	ldrb	r3, [r7, #7]
 8004440:	429a      	cmp	r2, r3
 8004442:	d19b      	bne.n	800437c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8004444:	2300      	movs	r3, #0
}
 8004446:	4618      	mov	r0, r3
 8004448:	3720      	adds	r7, #32
 800444a:	46bd      	mov	sp, r7
 800444c:	bd80      	pop	{r7, pc}
 800444e:	bf00      	nop
 8004450:	20000054 	.word	0x20000054

08004454 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004454:	b580      	push	{r7, lr}
 8004456:	b086      	sub	sp, #24
 8004458:	af02      	add	r7, sp, #8
 800445a:	60f8      	str	r0, [r7, #12]
 800445c:	60b9      	str	r1, [r7, #8]
 800445e:	607a      	str	r2, [r7, #4]
  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	9300      	str	r3, [sp, #0]
 8004464:	68bb      	ldr	r3, [r7, #8]
 8004466:	2200      	movs	r2, #0
 8004468:	2180      	movs	r1, #128	; 0x80
 800446a:	68f8      	ldr	r0, [r7, #12]
 800446c:	f7ff ff6a 	bl	8004344 <SPI_WaitFlagStateUntilTimeout>
 8004470:	4603      	mov	r3, r0
 8004472:	2b00      	cmp	r3, #0
 8004474:	d007      	beq.n	8004486 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004476:	68fb      	ldr	r3, [r7, #12]
 8004478:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800447a:	f043 0220 	orr.w	r2, r3, #32
 800447e:	68fb      	ldr	r3, [r7, #12]
 8004480:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 8004482:	2303      	movs	r3, #3
 8004484:	e000      	b.n	8004488 <SPI_EndRxTxTransaction+0x34>
  }
  return HAL_OK;
 8004486:	2300      	movs	r3, #0
}
 8004488:	4618      	mov	r0, r3
 800448a:	3710      	adds	r7, #16
 800448c:	46bd      	mov	sp, r7
 800448e:	bd80      	pop	{r7, pc}

08004490 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004490:	b580      	push	{r7, lr}
 8004492:	b082      	sub	sp, #8
 8004494:	af00      	add	r7, sp, #0
 8004496:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	2b00      	cmp	r3, #0
 800449c:	d101      	bne.n	80044a2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800449e:	2301      	movs	r3, #1
 80044a0:	e041      	b.n	8004526 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80044a8:	b2db      	uxtb	r3, r3
 80044aa:	2b00      	cmp	r3, #0
 80044ac:	d106      	bne.n	80044bc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	2200      	movs	r2, #0
 80044b2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80044b6:	6878      	ldr	r0, [r7, #4]
 80044b8:	f7fe f830 	bl	800251c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	2202      	movs	r2, #2
 80044c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	681a      	ldr	r2, [r3, #0]
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	3304      	adds	r3, #4
 80044cc:	4619      	mov	r1, r3
 80044ce:	4610      	mov	r0, r2
 80044d0:	f000 fa64 	bl	800499c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	2201      	movs	r2, #1
 80044d8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	2201      	movs	r2, #1
 80044e0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	2201      	movs	r2, #1
 80044e8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	2201      	movs	r2, #1
 80044f0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	2201      	movs	r2, #1
 80044f8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	2201      	movs	r2, #1
 8004500:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	2201      	movs	r2, #1
 8004508:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	2201      	movs	r2, #1
 8004510:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	2201      	movs	r2, #1
 8004518:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	2201      	movs	r2, #1
 8004520:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004524:	2300      	movs	r3, #0
}
 8004526:	4618      	mov	r0, r3
 8004528:	3708      	adds	r7, #8
 800452a:	46bd      	mov	sp, r7
 800452c:	bd80      	pop	{r7, pc}
	...

08004530 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004530:	b480      	push	{r7}
 8004532:	b085      	sub	sp, #20
 8004534:	af00      	add	r7, sp, #0
 8004536:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800453e:	b2db      	uxtb	r3, r3
 8004540:	2b01      	cmp	r3, #1
 8004542:	d001      	beq.n	8004548 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004544:	2301      	movs	r3, #1
 8004546:	e03a      	b.n	80045be <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	2202      	movs	r2, #2
 800454c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	68da      	ldr	r2, [r3, #12]
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	f042 0201 	orr.w	r2, r2, #1
 800455e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	4a18      	ldr	r2, [pc, #96]	; (80045c8 <HAL_TIM_Base_Start_IT+0x98>)
 8004566:	4293      	cmp	r3, r2
 8004568:	d00e      	beq.n	8004588 <HAL_TIM_Base_Start_IT+0x58>
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004572:	d009      	beq.n	8004588 <HAL_TIM_Base_Start_IT+0x58>
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	681b      	ldr	r3, [r3, #0]
 8004578:	4a14      	ldr	r2, [pc, #80]	; (80045cc <HAL_TIM_Base_Start_IT+0x9c>)
 800457a:	4293      	cmp	r3, r2
 800457c:	d004      	beq.n	8004588 <HAL_TIM_Base_Start_IT+0x58>
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	681b      	ldr	r3, [r3, #0]
 8004582:	4a13      	ldr	r2, [pc, #76]	; (80045d0 <HAL_TIM_Base_Start_IT+0xa0>)
 8004584:	4293      	cmp	r3, r2
 8004586:	d111      	bne.n	80045ac <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	689b      	ldr	r3, [r3, #8]
 800458e:	f003 0307 	and.w	r3, r3, #7
 8004592:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004594:	68fb      	ldr	r3, [r7, #12]
 8004596:	2b06      	cmp	r3, #6
 8004598:	d010      	beq.n	80045bc <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	681a      	ldr	r2, [r3, #0]
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	f042 0201 	orr.w	r2, r2, #1
 80045a8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80045aa:	e007      	b.n	80045bc <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	681a      	ldr	r2, [r3, #0]
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	681b      	ldr	r3, [r3, #0]
 80045b6:	f042 0201 	orr.w	r2, r2, #1
 80045ba:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80045bc:	2300      	movs	r3, #0
}
 80045be:	4618      	mov	r0, r3
 80045c0:	3714      	adds	r7, #20
 80045c2:	46bd      	mov	sp, r7
 80045c4:	bc80      	pop	{r7}
 80045c6:	4770      	bx	lr
 80045c8:	40012c00 	.word	0x40012c00
 80045cc:	40000400 	.word	0x40000400
 80045d0:	40000800 	.word	0x40000800

080045d4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80045d4:	b580      	push	{r7, lr}
 80045d6:	b082      	sub	sp, #8
 80045d8:	af00      	add	r7, sp, #0
 80045da:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	691b      	ldr	r3, [r3, #16]
 80045e2:	f003 0302 	and.w	r3, r3, #2
 80045e6:	2b02      	cmp	r3, #2
 80045e8:	d122      	bne.n	8004630 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	681b      	ldr	r3, [r3, #0]
 80045ee:	68db      	ldr	r3, [r3, #12]
 80045f0:	f003 0302 	and.w	r3, r3, #2
 80045f4:	2b02      	cmp	r3, #2
 80045f6:	d11b      	bne.n	8004630 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	f06f 0202 	mvn.w	r2, #2
 8004600:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	2201      	movs	r2, #1
 8004606:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	681b      	ldr	r3, [r3, #0]
 800460c:	699b      	ldr	r3, [r3, #24]
 800460e:	f003 0303 	and.w	r3, r3, #3
 8004612:	2b00      	cmp	r3, #0
 8004614:	d003      	beq.n	800461e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004616:	6878      	ldr	r0, [r7, #4]
 8004618:	f000 f9a4 	bl	8004964 <HAL_TIM_IC_CaptureCallback>
 800461c:	e005      	b.n	800462a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800461e:	6878      	ldr	r0, [r7, #4]
 8004620:	f000 f997 	bl	8004952 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004624:	6878      	ldr	r0, [r7, #4]
 8004626:	f000 f9a6 	bl	8004976 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	2200      	movs	r2, #0
 800462e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	691b      	ldr	r3, [r3, #16]
 8004636:	f003 0304 	and.w	r3, r3, #4
 800463a:	2b04      	cmp	r3, #4
 800463c:	d122      	bne.n	8004684 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	681b      	ldr	r3, [r3, #0]
 8004642:	68db      	ldr	r3, [r3, #12]
 8004644:	f003 0304 	and.w	r3, r3, #4
 8004648:	2b04      	cmp	r3, #4
 800464a:	d11b      	bne.n	8004684 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	f06f 0204 	mvn.w	r2, #4
 8004654:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	2202      	movs	r2, #2
 800465a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	681b      	ldr	r3, [r3, #0]
 8004660:	699b      	ldr	r3, [r3, #24]
 8004662:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004666:	2b00      	cmp	r3, #0
 8004668:	d003      	beq.n	8004672 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800466a:	6878      	ldr	r0, [r7, #4]
 800466c:	f000 f97a 	bl	8004964 <HAL_TIM_IC_CaptureCallback>
 8004670:	e005      	b.n	800467e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004672:	6878      	ldr	r0, [r7, #4]
 8004674:	f000 f96d 	bl	8004952 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004678:	6878      	ldr	r0, [r7, #4]
 800467a:	f000 f97c 	bl	8004976 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	2200      	movs	r2, #0
 8004682:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	691b      	ldr	r3, [r3, #16]
 800468a:	f003 0308 	and.w	r3, r3, #8
 800468e:	2b08      	cmp	r3, #8
 8004690:	d122      	bne.n	80046d8 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	68db      	ldr	r3, [r3, #12]
 8004698:	f003 0308 	and.w	r3, r3, #8
 800469c:	2b08      	cmp	r3, #8
 800469e:	d11b      	bne.n	80046d8 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	f06f 0208 	mvn.w	r2, #8
 80046a8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	2204      	movs	r2, #4
 80046ae:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	681b      	ldr	r3, [r3, #0]
 80046b4:	69db      	ldr	r3, [r3, #28]
 80046b6:	f003 0303 	and.w	r3, r3, #3
 80046ba:	2b00      	cmp	r3, #0
 80046bc:	d003      	beq.n	80046c6 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80046be:	6878      	ldr	r0, [r7, #4]
 80046c0:	f000 f950 	bl	8004964 <HAL_TIM_IC_CaptureCallback>
 80046c4:	e005      	b.n	80046d2 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80046c6:	6878      	ldr	r0, [r7, #4]
 80046c8:	f000 f943 	bl	8004952 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80046cc:	6878      	ldr	r0, [r7, #4]
 80046ce:	f000 f952 	bl	8004976 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	2200      	movs	r2, #0
 80046d6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	691b      	ldr	r3, [r3, #16]
 80046de:	f003 0310 	and.w	r3, r3, #16
 80046e2:	2b10      	cmp	r3, #16
 80046e4:	d122      	bne.n	800472c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	681b      	ldr	r3, [r3, #0]
 80046ea:	68db      	ldr	r3, [r3, #12]
 80046ec:	f003 0310 	and.w	r3, r3, #16
 80046f0:	2b10      	cmp	r3, #16
 80046f2:	d11b      	bne.n	800472c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	f06f 0210 	mvn.w	r2, #16
 80046fc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	2208      	movs	r2, #8
 8004702:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	69db      	ldr	r3, [r3, #28]
 800470a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800470e:	2b00      	cmp	r3, #0
 8004710:	d003      	beq.n	800471a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004712:	6878      	ldr	r0, [r7, #4]
 8004714:	f000 f926 	bl	8004964 <HAL_TIM_IC_CaptureCallback>
 8004718:	e005      	b.n	8004726 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800471a:	6878      	ldr	r0, [r7, #4]
 800471c:	f000 f919 	bl	8004952 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004720:	6878      	ldr	r0, [r7, #4]
 8004722:	f000 f928 	bl	8004976 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	2200      	movs	r2, #0
 800472a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	681b      	ldr	r3, [r3, #0]
 8004730:	691b      	ldr	r3, [r3, #16]
 8004732:	f003 0301 	and.w	r3, r3, #1
 8004736:	2b01      	cmp	r3, #1
 8004738:	d10e      	bne.n	8004758 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	681b      	ldr	r3, [r3, #0]
 800473e:	68db      	ldr	r3, [r3, #12]
 8004740:	f003 0301 	and.w	r3, r3, #1
 8004744:	2b01      	cmp	r3, #1
 8004746:	d107      	bne.n	8004758 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	681b      	ldr	r3, [r3, #0]
 800474c:	f06f 0201 	mvn.w	r2, #1
 8004750:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004752:	6878      	ldr	r0, [r7, #4]
 8004754:	f7fd fcf6 	bl	8002144 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	691b      	ldr	r3, [r3, #16]
 800475e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004762:	2b80      	cmp	r3, #128	; 0x80
 8004764:	d10e      	bne.n	8004784 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	681b      	ldr	r3, [r3, #0]
 800476a:	68db      	ldr	r3, [r3, #12]
 800476c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004770:	2b80      	cmp	r3, #128	; 0x80
 8004772:	d107      	bne.n	8004784 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800477c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800477e:	6878      	ldr	r0, [r7, #4]
 8004780:	f000 fa6b 	bl	8004c5a <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	691b      	ldr	r3, [r3, #16]
 800478a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800478e:	2b40      	cmp	r3, #64	; 0x40
 8004790:	d10e      	bne.n	80047b0 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	68db      	ldr	r3, [r3, #12]
 8004798:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800479c:	2b40      	cmp	r3, #64	; 0x40
 800479e:	d107      	bne.n	80047b0 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80047a8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80047aa:	6878      	ldr	r0, [r7, #4]
 80047ac:	f000 f8ec 	bl	8004988 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	681b      	ldr	r3, [r3, #0]
 80047b4:	691b      	ldr	r3, [r3, #16]
 80047b6:	f003 0320 	and.w	r3, r3, #32
 80047ba:	2b20      	cmp	r3, #32
 80047bc:	d10e      	bne.n	80047dc <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	681b      	ldr	r3, [r3, #0]
 80047c2:	68db      	ldr	r3, [r3, #12]
 80047c4:	f003 0320 	and.w	r3, r3, #32
 80047c8:	2b20      	cmp	r3, #32
 80047ca:	d107      	bne.n	80047dc <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	f06f 0220 	mvn.w	r2, #32
 80047d4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80047d6:	6878      	ldr	r0, [r7, #4]
 80047d8:	f000 fa36 	bl	8004c48 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80047dc:	bf00      	nop
 80047de:	3708      	adds	r7, #8
 80047e0:	46bd      	mov	sp, r7
 80047e2:	bd80      	pop	{r7, pc}

080047e4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80047e4:	b580      	push	{r7, lr}
 80047e6:	b084      	sub	sp, #16
 80047e8:	af00      	add	r7, sp, #0
 80047ea:	6078      	str	r0, [r7, #4]
 80047ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80047f4:	2b01      	cmp	r3, #1
 80047f6:	d101      	bne.n	80047fc <HAL_TIM_ConfigClockSource+0x18>
 80047f8:	2302      	movs	r3, #2
 80047fa:	e0a6      	b.n	800494a <HAL_TIM_ConfigClockSource+0x166>
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	2201      	movs	r2, #1
 8004800:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	2202      	movs	r2, #2
 8004808:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	689b      	ldr	r3, [r3, #8]
 8004812:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004814:	68fb      	ldr	r3, [r7, #12]
 8004816:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800481a:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800481c:	68fb      	ldr	r3, [r7, #12]
 800481e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004822:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	68fa      	ldr	r2, [r7, #12]
 800482a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800482c:	683b      	ldr	r3, [r7, #0]
 800482e:	681b      	ldr	r3, [r3, #0]
 8004830:	2b40      	cmp	r3, #64	; 0x40
 8004832:	d067      	beq.n	8004904 <HAL_TIM_ConfigClockSource+0x120>
 8004834:	2b40      	cmp	r3, #64	; 0x40
 8004836:	d80b      	bhi.n	8004850 <HAL_TIM_ConfigClockSource+0x6c>
 8004838:	2b10      	cmp	r3, #16
 800483a:	d073      	beq.n	8004924 <HAL_TIM_ConfigClockSource+0x140>
 800483c:	2b10      	cmp	r3, #16
 800483e:	d802      	bhi.n	8004846 <HAL_TIM_ConfigClockSource+0x62>
 8004840:	2b00      	cmp	r3, #0
 8004842:	d06f      	beq.n	8004924 <HAL_TIM_ConfigClockSource+0x140>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8004844:	e078      	b.n	8004938 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8004846:	2b20      	cmp	r3, #32
 8004848:	d06c      	beq.n	8004924 <HAL_TIM_ConfigClockSource+0x140>
 800484a:	2b30      	cmp	r3, #48	; 0x30
 800484c:	d06a      	beq.n	8004924 <HAL_TIM_ConfigClockSource+0x140>
      break;
 800484e:	e073      	b.n	8004938 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8004850:	2b70      	cmp	r3, #112	; 0x70
 8004852:	d00d      	beq.n	8004870 <HAL_TIM_ConfigClockSource+0x8c>
 8004854:	2b70      	cmp	r3, #112	; 0x70
 8004856:	d804      	bhi.n	8004862 <HAL_TIM_ConfigClockSource+0x7e>
 8004858:	2b50      	cmp	r3, #80	; 0x50
 800485a:	d033      	beq.n	80048c4 <HAL_TIM_ConfigClockSource+0xe0>
 800485c:	2b60      	cmp	r3, #96	; 0x60
 800485e:	d041      	beq.n	80048e4 <HAL_TIM_ConfigClockSource+0x100>
      break;
 8004860:	e06a      	b.n	8004938 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8004862:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004866:	d066      	beq.n	8004936 <HAL_TIM_ConfigClockSource+0x152>
 8004868:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800486c:	d017      	beq.n	800489e <HAL_TIM_ConfigClockSource+0xba>
      break;
 800486e:	e063      	b.n	8004938 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	6818      	ldr	r0, [r3, #0]
 8004874:	683b      	ldr	r3, [r7, #0]
 8004876:	6899      	ldr	r1, [r3, #8]
 8004878:	683b      	ldr	r3, [r7, #0]
 800487a:	685a      	ldr	r2, [r3, #4]
 800487c:	683b      	ldr	r3, [r7, #0]
 800487e:	68db      	ldr	r3, [r3, #12]
 8004880:	f000 f965 	bl	8004b4e <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	681b      	ldr	r3, [r3, #0]
 8004888:	689b      	ldr	r3, [r3, #8]
 800488a:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800488c:	68fb      	ldr	r3, [r7, #12]
 800488e:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8004892:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	681b      	ldr	r3, [r3, #0]
 8004898:	68fa      	ldr	r2, [r7, #12]
 800489a:	609a      	str	r2, [r3, #8]
      break;
 800489c:	e04c      	b.n	8004938 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	6818      	ldr	r0, [r3, #0]
 80048a2:	683b      	ldr	r3, [r7, #0]
 80048a4:	6899      	ldr	r1, [r3, #8]
 80048a6:	683b      	ldr	r3, [r7, #0]
 80048a8:	685a      	ldr	r2, [r3, #4]
 80048aa:	683b      	ldr	r3, [r7, #0]
 80048ac:	68db      	ldr	r3, [r3, #12]
 80048ae:	f000 f94e 	bl	8004b4e <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	681b      	ldr	r3, [r3, #0]
 80048b6:	689a      	ldr	r2, [r3, #8]
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80048c0:	609a      	str	r2, [r3, #8]
      break;
 80048c2:	e039      	b.n	8004938 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	6818      	ldr	r0, [r3, #0]
 80048c8:	683b      	ldr	r3, [r7, #0]
 80048ca:	6859      	ldr	r1, [r3, #4]
 80048cc:	683b      	ldr	r3, [r7, #0]
 80048ce:	68db      	ldr	r3, [r3, #12]
 80048d0:	461a      	mov	r2, r3
 80048d2:	f000 f8c5 	bl	8004a60 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	2150      	movs	r1, #80	; 0x50
 80048dc:	4618      	mov	r0, r3
 80048de:	f000 f91c 	bl	8004b1a <TIM_ITRx_SetConfig>
      break;
 80048e2:	e029      	b.n	8004938 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	6818      	ldr	r0, [r3, #0]
 80048e8:	683b      	ldr	r3, [r7, #0]
 80048ea:	6859      	ldr	r1, [r3, #4]
 80048ec:	683b      	ldr	r3, [r7, #0]
 80048ee:	68db      	ldr	r3, [r3, #12]
 80048f0:	461a      	mov	r2, r3
 80048f2:	f000 f8e3 	bl	8004abc <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	681b      	ldr	r3, [r3, #0]
 80048fa:	2160      	movs	r1, #96	; 0x60
 80048fc:	4618      	mov	r0, r3
 80048fe:	f000 f90c 	bl	8004b1a <TIM_ITRx_SetConfig>
      break;
 8004902:	e019      	b.n	8004938 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	6818      	ldr	r0, [r3, #0]
 8004908:	683b      	ldr	r3, [r7, #0]
 800490a:	6859      	ldr	r1, [r3, #4]
 800490c:	683b      	ldr	r3, [r7, #0]
 800490e:	68db      	ldr	r3, [r3, #12]
 8004910:	461a      	mov	r2, r3
 8004912:	f000 f8a5 	bl	8004a60 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	2140      	movs	r1, #64	; 0x40
 800491c:	4618      	mov	r0, r3
 800491e:	f000 f8fc 	bl	8004b1a <TIM_ITRx_SetConfig>
      break;
 8004922:	e009      	b.n	8004938 <HAL_TIM_ConfigClockSource+0x154>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	681a      	ldr	r2, [r3, #0]
 8004928:	683b      	ldr	r3, [r7, #0]
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	4619      	mov	r1, r3
 800492e:	4610      	mov	r0, r2
 8004930:	f000 f8f3 	bl	8004b1a <TIM_ITRx_SetConfig>
        break;
 8004934:	e000      	b.n	8004938 <HAL_TIM_ConfigClockSource+0x154>
      break;
 8004936:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	2201      	movs	r2, #1
 800493c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	2200      	movs	r2, #0
 8004944:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004948:	2300      	movs	r3, #0
}
 800494a:	4618      	mov	r0, r3
 800494c:	3710      	adds	r7, #16
 800494e:	46bd      	mov	sp, r7
 8004950:	bd80      	pop	{r7, pc}

08004952 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004952:	b480      	push	{r7}
 8004954:	b083      	sub	sp, #12
 8004956:	af00      	add	r7, sp, #0
 8004958:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800495a:	bf00      	nop
 800495c:	370c      	adds	r7, #12
 800495e:	46bd      	mov	sp, r7
 8004960:	bc80      	pop	{r7}
 8004962:	4770      	bx	lr

08004964 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004964:	b480      	push	{r7}
 8004966:	b083      	sub	sp, #12
 8004968:	af00      	add	r7, sp, #0
 800496a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800496c:	bf00      	nop
 800496e:	370c      	adds	r7, #12
 8004970:	46bd      	mov	sp, r7
 8004972:	bc80      	pop	{r7}
 8004974:	4770      	bx	lr

08004976 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004976:	b480      	push	{r7}
 8004978:	b083      	sub	sp, #12
 800497a:	af00      	add	r7, sp, #0
 800497c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800497e:	bf00      	nop
 8004980:	370c      	adds	r7, #12
 8004982:	46bd      	mov	sp, r7
 8004984:	bc80      	pop	{r7}
 8004986:	4770      	bx	lr

08004988 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004988:	b480      	push	{r7}
 800498a:	b083      	sub	sp, #12
 800498c:	af00      	add	r7, sp, #0
 800498e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004990:	bf00      	nop
 8004992:	370c      	adds	r7, #12
 8004994:	46bd      	mov	sp, r7
 8004996:	bc80      	pop	{r7}
 8004998:	4770      	bx	lr
	...

0800499c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800499c:	b480      	push	{r7}
 800499e:	b085      	sub	sp, #20
 80049a0:	af00      	add	r7, sp, #0
 80049a2:	6078      	str	r0, [r7, #4]
 80049a4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	681b      	ldr	r3, [r3, #0]
 80049aa:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	4a29      	ldr	r2, [pc, #164]	; (8004a54 <TIM_Base_SetConfig+0xb8>)
 80049b0:	4293      	cmp	r3, r2
 80049b2:	d00b      	beq.n	80049cc <TIM_Base_SetConfig+0x30>
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80049ba:	d007      	beq.n	80049cc <TIM_Base_SetConfig+0x30>
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	4a26      	ldr	r2, [pc, #152]	; (8004a58 <TIM_Base_SetConfig+0xbc>)
 80049c0:	4293      	cmp	r3, r2
 80049c2:	d003      	beq.n	80049cc <TIM_Base_SetConfig+0x30>
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	4a25      	ldr	r2, [pc, #148]	; (8004a5c <TIM_Base_SetConfig+0xc0>)
 80049c8:	4293      	cmp	r3, r2
 80049ca:	d108      	bne.n	80049de <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80049cc:	68fb      	ldr	r3, [r7, #12]
 80049ce:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80049d2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80049d4:	683b      	ldr	r3, [r7, #0]
 80049d6:	685b      	ldr	r3, [r3, #4]
 80049d8:	68fa      	ldr	r2, [r7, #12]
 80049da:	4313      	orrs	r3, r2
 80049dc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	4a1c      	ldr	r2, [pc, #112]	; (8004a54 <TIM_Base_SetConfig+0xb8>)
 80049e2:	4293      	cmp	r3, r2
 80049e4:	d00b      	beq.n	80049fe <TIM_Base_SetConfig+0x62>
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80049ec:	d007      	beq.n	80049fe <TIM_Base_SetConfig+0x62>
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	4a19      	ldr	r2, [pc, #100]	; (8004a58 <TIM_Base_SetConfig+0xbc>)
 80049f2:	4293      	cmp	r3, r2
 80049f4:	d003      	beq.n	80049fe <TIM_Base_SetConfig+0x62>
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	4a18      	ldr	r2, [pc, #96]	; (8004a5c <TIM_Base_SetConfig+0xc0>)
 80049fa:	4293      	cmp	r3, r2
 80049fc:	d108      	bne.n	8004a10 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80049fe:	68fb      	ldr	r3, [r7, #12]
 8004a00:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004a04:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004a06:	683b      	ldr	r3, [r7, #0]
 8004a08:	68db      	ldr	r3, [r3, #12]
 8004a0a:	68fa      	ldr	r2, [r7, #12]
 8004a0c:	4313      	orrs	r3, r2
 8004a0e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004a10:	68fb      	ldr	r3, [r7, #12]
 8004a12:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004a16:	683b      	ldr	r3, [r7, #0]
 8004a18:	695b      	ldr	r3, [r3, #20]
 8004a1a:	4313      	orrs	r3, r2
 8004a1c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	68fa      	ldr	r2, [r7, #12]
 8004a22:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004a24:	683b      	ldr	r3, [r7, #0]
 8004a26:	689a      	ldr	r2, [r3, #8]
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004a2c:	683b      	ldr	r3, [r7, #0]
 8004a2e:	681a      	ldr	r2, [r3, #0]
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	4a07      	ldr	r2, [pc, #28]	; (8004a54 <TIM_Base_SetConfig+0xb8>)
 8004a38:	4293      	cmp	r3, r2
 8004a3a:	d103      	bne.n	8004a44 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004a3c:	683b      	ldr	r3, [r7, #0]
 8004a3e:	691a      	ldr	r2, [r3, #16]
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	2201      	movs	r2, #1
 8004a48:	615a      	str	r2, [r3, #20]
}
 8004a4a:	bf00      	nop
 8004a4c:	3714      	adds	r7, #20
 8004a4e:	46bd      	mov	sp, r7
 8004a50:	bc80      	pop	{r7}
 8004a52:	4770      	bx	lr
 8004a54:	40012c00 	.word	0x40012c00
 8004a58:	40000400 	.word	0x40000400
 8004a5c:	40000800 	.word	0x40000800

08004a60 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004a60:	b480      	push	{r7}
 8004a62:	b087      	sub	sp, #28
 8004a64:	af00      	add	r7, sp, #0
 8004a66:	60f8      	str	r0, [r7, #12]
 8004a68:	60b9      	str	r1, [r7, #8]
 8004a6a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004a6c:	68fb      	ldr	r3, [r7, #12]
 8004a6e:	6a1b      	ldr	r3, [r3, #32]
 8004a70:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004a72:	68fb      	ldr	r3, [r7, #12]
 8004a74:	6a1b      	ldr	r3, [r3, #32]
 8004a76:	f023 0201 	bic.w	r2, r3, #1
 8004a7a:	68fb      	ldr	r3, [r7, #12]
 8004a7c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004a7e:	68fb      	ldr	r3, [r7, #12]
 8004a80:	699b      	ldr	r3, [r3, #24]
 8004a82:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004a84:	693b      	ldr	r3, [r7, #16]
 8004a86:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004a8a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	011b      	lsls	r3, r3, #4
 8004a90:	693a      	ldr	r2, [r7, #16]
 8004a92:	4313      	orrs	r3, r2
 8004a94:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004a96:	697b      	ldr	r3, [r7, #20]
 8004a98:	f023 030a 	bic.w	r3, r3, #10
 8004a9c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004a9e:	697a      	ldr	r2, [r7, #20]
 8004aa0:	68bb      	ldr	r3, [r7, #8]
 8004aa2:	4313      	orrs	r3, r2
 8004aa4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004aa6:	68fb      	ldr	r3, [r7, #12]
 8004aa8:	693a      	ldr	r2, [r7, #16]
 8004aaa:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004aac:	68fb      	ldr	r3, [r7, #12]
 8004aae:	697a      	ldr	r2, [r7, #20]
 8004ab0:	621a      	str	r2, [r3, #32]
}
 8004ab2:	bf00      	nop
 8004ab4:	371c      	adds	r7, #28
 8004ab6:	46bd      	mov	sp, r7
 8004ab8:	bc80      	pop	{r7}
 8004aba:	4770      	bx	lr

08004abc <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004abc:	b480      	push	{r7}
 8004abe:	b087      	sub	sp, #28
 8004ac0:	af00      	add	r7, sp, #0
 8004ac2:	60f8      	str	r0, [r7, #12]
 8004ac4:	60b9      	str	r1, [r7, #8]
 8004ac6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004ac8:	68fb      	ldr	r3, [r7, #12]
 8004aca:	6a1b      	ldr	r3, [r3, #32]
 8004acc:	f023 0210 	bic.w	r2, r3, #16
 8004ad0:	68fb      	ldr	r3, [r7, #12]
 8004ad2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004ad4:	68fb      	ldr	r3, [r7, #12]
 8004ad6:	699b      	ldr	r3, [r3, #24]
 8004ad8:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004ada:	68fb      	ldr	r3, [r7, #12]
 8004adc:	6a1b      	ldr	r3, [r3, #32]
 8004ade:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004ae0:	697b      	ldr	r3, [r7, #20]
 8004ae2:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004ae6:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	031b      	lsls	r3, r3, #12
 8004aec:	697a      	ldr	r2, [r7, #20]
 8004aee:	4313      	orrs	r3, r2
 8004af0:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004af2:	693b      	ldr	r3, [r7, #16]
 8004af4:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8004af8:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004afa:	68bb      	ldr	r3, [r7, #8]
 8004afc:	011b      	lsls	r3, r3, #4
 8004afe:	693a      	ldr	r2, [r7, #16]
 8004b00:	4313      	orrs	r3, r2
 8004b02:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004b04:	68fb      	ldr	r3, [r7, #12]
 8004b06:	697a      	ldr	r2, [r7, #20]
 8004b08:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004b0a:	68fb      	ldr	r3, [r7, #12]
 8004b0c:	693a      	ldr	r2, [r7, #16]
 8004b0e:	621a      	str	r2, [r3, #32]
}
 8004b10:	bf00      	nop
 8004b12:	371c      	adds	r7, #28
 8004b14:	46bd      	mov	sp, r7
 8004b16:	bc80      	pop	{r7}
 8004b18:	4770      	bx	lr

08004b1a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004b1a:	b480      	push	{r7}
 8004b1c:	b085      	sub	sp, #20
 8004b1e:	af00      	add	r7, sp, #0
 8004b20:	6078      	str	r0, [r7, #4]
 8004b22:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	689b      	ldr	r3, [r3, #8]
 8004b28:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004b2a:	68fb      	ldr	r3, [r7, #12]
 8004b2c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004b30:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004b32:	683a      	ldr	r2, [r7, #0]
 8004b34:	68fb      	ldr	r3, [r7, #12]
 8004b36:	4313      	orrs	r3, r2
 8004b38:	f043 0307 	orr.w	r3, r3, #7
 8004b3c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	68fa      	ldr	r2, [r7, #12]
 8004b42:	609a      	str	r2, [r3, #8]
}
 8004b44:	bf00      	nop
 8004b46:	3714      	adds	r7, #20
 8004b48:	46bd      	mov	sp, r7
 8004b4a:	bc80      	pop	{r7}
 8004b4c:	4770      	bx	lr

08004b4e <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004b4e:	b480      	push	{r7}
 8004b50:	b087      	sub	sp, #28
 8004b52:	af00      	add	r7, sp, #0
 8004b54:	60f8      	str	r0, [r7, #12]
 8004b56:	60b9      	str	r1, [r7, #8]
 8004b58:	607a      	str	r2, [r7, #4]
 8004b5a:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004b5c:	68fb      	ldr	r3, [r7, #12]
 8004b5e:	689b      	ldr	r3, [r3, #8]
 8004b60:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004b62:	697b      	ldr	r3, [r7, #20]
 8004b64:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004b68:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004b6a:	683b      	ldr	r3, [r7, #0]
 8004b6c:	021a      	lsls	r2, r3, #8
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	431a      	orrs	r2, r3
 8004b72:	68bb      	ldr	r3, [r7, #8]
 8004b74:	4313      	orrs	r3, r2
 8004b76:	697a      	ldr	r2, [r7, #20]
 8004b78:	4313      	orrs	r3, r2
 8004b7a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004b7c:	68fb      	ldr	r3, [r7, #12]
 8004b7e:	697a      	ldr	r2, [r7, #20]
 8004b80:	609a      	str	r2, [r3, #8]
}
 8004b82:	bf00      	nop
 8004b84:	371c      	adds	r7, #28
 8004b86:	46bd      	mov	sp, r7
 8004b88:	bc80      	pop	{r7}
 8004b8a:	4770      	bx	lr

08004b8c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004b8c:	b480      	push	{r7}
 8004b8e:	b085      	sub	sp, #20
 8004b90:	af00      	add	r7, sp, #0
 8004b92:	6078      	str	r0, [r7, #4]
 8004b94:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004b9c:	2b01      	cmp	r3, #1
 8004b9e:	d101      	bne.n	8004ba4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004ba0:	2302      	movs	r3, #2
 8004ba2:	e046      	b.n	8004c32 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	2201      	movs	r2, #1
 8004ba8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	2202      	movs	r2, #2
 8004bb0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	685b      	ldr	r3, [r3, #4]
 8004bba:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	689b      	ldr	r3, [r3, #8]
 8004bc2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004bc4:	68fb      	ldr	r3, [r7, #12]
 8004bc6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004bca:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004bcc:	683b      	ldr	r3, [r7, #0]
 8004bce:	681b      	ldr	r3, [r3, #0]
 8004bd0:	68fa      	ldr	r2, [r7, #12]
 8004bd2:	4313      	orrs	r3, r2
 8004bd4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	681b      	ldr	r3, [r3, #0]
 8004bda:	68fa      	ldr	r2, [r7, #12]
 8004bdc:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	681b      	ldr	r3, [r3, #0]
 8004be2:	4a16      	ldr	r2, [pc, #88]	; (8004c3c <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8004be4:	4293      	cmp	r3, r2
 8004be6:	d00e      	beq.n	8004c06 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	681b      	ldr	r3, [r3, #0]
 8004bec:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004bf0:	d009      	beq.n	8004c06 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	681b      	ldr	r3, [r3, #0]
 8004bf6:	4a12      	ldr	r2, [pc, #72]	; (8004c40 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8004bf8:	4293      	cmp	r3, r2
 8004bfa:	d004      	beq.n	8004c06 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	681b      	ldr	r3, [r3, #0]
 8004c00:	4a10      	ldr	r2, [pc, #64]	; (8004c44 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8004c02:	4293      	cmp	r3, r2
 8004c04:	d10c      	bne.n	8004c20 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004c06:	68bb      	ldr	r3, [r7, #8]
 8004c08:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004c0c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004c0e:	683b      	ldr	r3, [r7, #0]
 8004c10:	685b      	ldr	r3, [r3, #4]
 8004c12:	68ba      	ldr	r2, [r7, #8]
 8004c14:	4313      	orrs	r3, r2
 8004c16:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	68ba      	ldr	r2, [r7, #8]
 8004c1e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	2201      	movs	r2, #1
 8004c24:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	2200      	movs	r2, #0
 8004c2c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004c30:	2300      	movs	r3, #0
}
 8004c32:	4618      	mov	r0, r3
 8004c34:	3714      	adds	r7, #20
 8004c36:	46bd      	mov	sp, r7
 8004c38:	bc80      	pop	{r7}
 8004c3a:	4770      	bx	lr
 8004c3c:	40012c00 	.word	0x40012c00
 8004c40:	40000400 	.word	0x40000400
 8004c44:	40000800 	.word	0x40000800

08004c48 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004c48:	b480      	push	{r7}
 8004c4a:	b083      	sub	sp, #12
 8004c4c:	af00      	add	r7, sp, #0
 8004c4e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004c50:	bf00      	nop
 8004c52:	370c      	adds	r7, #12
 8004c54:	46bd      	mov	sp, r7
 8004c56:	bc80      	pop	{r7}
 8004c58:	4770      	bx	lr

08004c5a <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004c5a:	b480      	push	{r7}
 8004c5c:	b083      	sub	sp, #12
 8004c5e:	af00      	add	r7, sp, #0
 8004c60:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004c62:	bf00      	nop
 8004c64:	370c      	adds	r7, #12
 8004c66:	46bd      	mov	sp, r7
 8004c68:	bc80      	pop	{r7}
 8004c6a:	4770      	bx	lr

08004c6c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004c6c:	b580      	push	{r7, lr}
 8004c6e:	b082      	sub	sp, #8
 8004c70:	af00      	add	r7, sp, #0
 8004c72:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	2b00      	cmp	r3, #0
 8004c78:	d101      	bne.n	8004c7e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004c7a:	2301      	movs	r3, #1
 8004c7c:	e03f      	b.n	8004cfe <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004c84:	b2db      	uxtb	r3, r3
 8004c86:	2b00      	cmp	r3, #0
 8004c88:	d106      	bne.n	8004c98 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	2200      	movs	r2, #0
 8004c8e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004c92:	6878      	ldr	r0, [r7, #4]
 8004c94:	f7fd fcac 	bl	80025f0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	2224      	movs	r2, #36	; 0x24
 8004c9c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	681b      	ldr	r3, [r3, #0]
 8004ca4:	68da      	ldr	r2, [r3, #12]
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	681b      	ldr	r3, [r3, #0]
 8004caa:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004cae:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004cb0:	6878      	ldr	r0, [r7, #4]
 8004cb2:	f000 f829 	bl	8004d08 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	681b      	ldr	r3, [r3, #0]
 8004cba:	691a      	ldr	r2, [r3, #16]
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	681b      	ldr	r3, [r3, #0]
 8004cc0:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004cc4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	681b      	ldr	r3, [r3, #0]
 8004cca:	695a      	ldr	r2, [r3, #20]
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004cd4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	681b      	ldr	r3, [r3, #0]
 8004cda:	68da      	ldr	r2, [r3, #12]
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	681b      	ldr	r3, [r3, #0]
 8004ce0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004ce4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	2200      	movs	r2, #0
 8004cea:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	2220      	movs	r2, #32
 8004cf0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	2220      	movs	r2, #32
 8004cf8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8004cfc:	2300      	movs	r3, #0
}
 8004cfe:	4618      	mov	r0, r3
 8004d00:	3708      	adds	r7, #8
 8004d02:	46bd      	mov	sp, r7
 8004d04:	bd80      	pop	{r7, pc}
	...

08004d08 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004d08:	b580      	push	{r7, lr}
 8004d0a:	b084      	sub	sp, #16
 8004d0c:	af00      	add	r7, sp, #0
 8004d0e:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	681b      	ldr	r3, [r3, #0]
 8004d14:	691b      	ldr	r3, [r3, #16]
 8004d16:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	68da      	ldr	r2, [r3, #12]
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	681b      	ldr	r3, [r3, #0]
 8004d22:	430a      	orrs	r2, r1
 8004d24:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	689a      	ldr	r2, [r3, #8]
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	691b      	ldr	r3, [r3, #16]
 8004d2e:	431a      	orrs	r2, r3
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	695b      	ldr	r3, [r3, #20]
 8004d34:	4313      	orrs	r3, r2
 8004d36:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	68db      	ldr	r3, [r3, #12]
 8004d3e:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8004d42:	f023 030c 	bic.w	r3, r3, #12
 8004d46:	687a      	ldr	r2, [r7, #4]
 8004d48:	6812      	ldr	r2, [r2, #0]
 8004d4a:	68b9      	ldr	r1, [r7, #8]
 8004d4c:	430b      	orrs	r3, r1
 8004d4e:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	695b      	ldr	r3, [r3, #20]
 8004d56:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	699a      	ldr	r2, [r3, #24]
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	681b      	ldr	r3, [r3, #0]
 8004d62:	430a      	orrs	r2, r1
 8004d64:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	681b      	ldr	r3, [r3, #0]
 8004d6a:	4a2c      	ldr	r2, [pc, #176]	; (8004e1c <UART_SetConfig+0x114>)
 8004d6c:	4293      	cmp	r3, r2
 8004d6e:	d103      	bne.n	8004d78 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8004d70:	f7ff f840 	bl	8003df4 <HAL_RCC_GetPCLK2Freq>
 8004d74:	60f8      	str	r0, [r7, #12]
 8004d76:	e002      	b.n	8004d7e <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8004d78:	f7ff f828 	bl	8003dcc <HAL_RCC_GetPCLK1Freq>
 8004d7c:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004d7e:	68fa      	ldr	r2, [r7, #12]
 8004d80:	4613      	mov	r3, r2
 8004d82:	009b      	lsls	r3, r3, #2
 8004d84:	4413      	add	r3, r2
 8004d86:	009a      	lsls	r2, r3, #2
 8004d88:	441a      	add	r2, r3
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	685b      	ldr	r3, [r3, #4]
 8004d8e:	009b      	lsls	r3, r3, #2
 8004d90:	fbb2 f3f3 	udiv	r3, r2, r3
 8004d94:	4a22      	ldr	r2, [pc, #136]	; (8004e20 <UART_SetConfig+0x118>)
 8004d96:	fba2 2303 	umull	r2, r3, r2, r3
 8004d9a:	095b      	lsrs	r3, r3, #5
 8004d9c:	0119      	lsls	r1, r3, #4
 8004d9e:	68fa      	ldr	r2, [r7, #12]
 8004da0:	4613      	mov	r3, r2
 8004da2:	009b      	lsls	r3, r3, #2
 8004da4:	4413      	add	r3, r2
 8004da6:	009a      	lsls	r2, r3, #2
 8004da8:	441a      	add	r2, r3
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	685b      	ldr	r3, [r3, #4]
 8004dae:	009b      	lsls	r3, r3, #2
 8004db0:	fbb2 f2f3 	udiv	r2, r2, r3
 8004db4:	4b1a      	ldr	r3, [pc, #104]	; (8004e20 <UART_SetConfig+0x118>)
 8004db6:	fba3 0302 	umull	r0, r3, r3, r2
 8004dba:	095b      	lsrs	r3, r3, #5
 8004dbc:	2064      	movs	r0, #100	; 0x64
 8004dbe:	fb00 f303 	mul.w	r3, r0, r3
 8004dc2:	1ad3      	subs	r3, r2, r3
 8004dc4:	011b      	lsls	r3, r3, #4
 8004dc6:	3332      	adds	r3, #50	; 0x32
 8004dc8:	4a15      	ldr	r2, [pc, #84]	; (8004e20 <UART_SetConfig+0x118>)
 8004dca:	fba2 2303 	umull	r2, r3, r2, r3
 8004dce:	095b      	lsrs	r3, r3, #5
 8004dd0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004dd4:	4419      	add	r1, r3
 8004dd6:	68fa      	ldr	r2, [r7, #12]
 8004dd8:	4613      	mov	r3, r2
 8004dda:	009b      	lsls	r3, r3, #2
 8004ddc:	4413      	add	r3, r2
 8004dde:	009a      	lsls	r2, r3, #2
 8004de0:	441a      	add	r2, r3
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	685b      	ldr	r3, [r3, #4]
 8004de6:	009b      	lsls	r3, r3, #2
 8004de8:	fbb2 f2f3 	udiv	r2, r2, r3
 8004dec:	4b0c      	ldr	r3, [pc, #48]	; (8004e20 <UART_SetConfig+0x118>)
 8004dee:	fba3 0302 	umull	r0, r3, r3, r2
 8004df2:	095b      	lsrs	r3, r3, #5
 8004df4:	2064      	movs	r0, #100	; 0x64
 8004df6:	fb00 f303 	mul.w	r3, r0, r3
 8004dfa:	1ad3      	subs	r3, r2, r3
 8004dfc:	011b      	lsls	r3, r3, #4
 8004dfe:	3332      	adds	r3, #50	; 0x32
 8004e00:	4a07      	ldr	r2, [pc, #28]	; (8004e20 <UART_SetConfig+0x118>)
 8004e02:	fba2 2303 	umull	r2, r3, r2, r3
 8004e06:	095b      	lsrs	r3, r3, #5
 8004e08:	f003 020f 	and.w	r2, r3, #15
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	440a      	add	r2, r1
 8004e12:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8004e14:	bf00      	nop
 8004e16:	3710      	adds	r7, #16
 8004e18:	46bd      	mov	sp, r7
 8004e1a:	bd80      	pop	{r7, pc}
 8004e1c:	40013800 	.word	0x40013800
 8004e20:	51eb851f 	.word	0x51eb851f

08004e24 <__errno>:
 8004e24:	4b01      	ldr	r3, [pc, #4]	; (8004e2c <__errno+0x8>)
 8004e26:	6818      	ldr	r0, [r3, #0]
 8004e28:	4770      	bx	lr
 8004e2a:	bf00      	nop
 8004e2c:	20000060 	.word	0x20000060

08004e30 <__libc_init_array>:
 8004e30:	b570      	push	{r4, r5, r6, lr}
 8004e32:	2500      	movs	r5, #0
 8004e34:	4e0c      	ldr	r6, [pc, #48]	; (8004e68 <__libc_init_array+0x38>)
 8004e36:	4c0d      	ldr	r4, [pc, #52]	; (8004e6c <__libc_init_array+0x3c>)
 8004e38:	1ba4      	subs	r4, r4, r6
 8004e3a:	10a4      	asrs	r4, r4, #2
 8004e3c:	42a5      	cmp	r5, r4
 8004e3e:	d109      	bne.n	8004e54 <__libc_init_array+0x24>
 8004e40:	f000 f8ee 	bl	8005020 <_init>
 8004e44:	2500      	movs	r5, #0
 8004e46:	4e0a      	ldr	r6, [pc, #40]	; (8004e70 <__libc_init_array+0x40>)
 8004e48:	4c0a      	ldr	r4, [pc, #40]	; (8004e74 <__libc_init_array+0x44>)
 8004e4a:	1ba4      	subs	r4, r4, r6
 8004e4c:	10a4      	asrs	r4, r4, #2
 8004e4e:	42a5      	cmp	r5, r4
 8004e50:	d105      	bne.n	8004e5e <__libc_init_array+0x2e>
 8004e52:	bd70      	pop	{r4, r5, r6, pc}
 8004e54:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8004e58:	4798      	blx	r3
 8004e5a:	3501      	adds	r5, #1
 8004e5c:	e7ee      	b.n	8004e3c <__libc_init_array+0xc>
 8004e5e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8004e62:	4798      	blx	r3
 8004e64:	3501      	adds	r5, #1
 8004e66:	e7f2      	b.n	8004e4e <__libc_init_array+0x1e>
 8004e68:	08005070 	.word	0x08005070
 8004e6c:	08005070 	.word	0x08005070
 8004e70:	08005070 	.word	0x08005070
 8004e74:	08005074 	.word	0x08005074

08004e78 <memset>:
 8004e78:	4603      	mov	r3, r0
 8004e7a:	4402      	add	r2, r0
 8004e7c:	4293      	cmp	r3, r2
 8004e7e:	d100      	bne.n	8004e82 <memset+0xa>
 8004e80:	4770      	bx	lr
 8004e82:	f803 1b01 	strb.w	r1, [r3], #1
 8004e86:	e7f9      	b.n	8004e7c <memset+0x4>

08004e88 <srand>:
 8004e88:	b538      	push	{r3, r4, r5, lr}
 8004e8a:	4b0d      	ldr	r3, [pc, #52]	; (8004ec0 <srand+0x38>)
 8004e8c:	4605      	mov	r5, r0
 8004e8e:	681c      	ldr	r4, [r3, #0]
 8004e90:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8004e92:	b97b      	cbnz	r3, 8004eb4 <srand+0x2c>
 8004e94:	2018      	movs	r0, #24
 8004e96:	f000 f84f 	bl	8004f38 <malloc>
 8004e9a:	4a0a      	ldr	r2, [pc, #40]	; (8004ec4 <srand+0x3c>)
 8004e9c:	4b0a      	ldr	r3, [pc, #40]	; (8004ec8 <srand+0x40>)
 8004e9e:	63a0      	str	r0, [r4, #56]	; 0x38
 8004ea0:	e9c0 2300 	strd	r2, r3, [r0]
 8004ea4:	4b09      	ldr	r3, [pc, #36]	; (8004ecc <srand+0x44>)
 8004ea6:	2201      	movs	r2, #1
 8004ea8:	6083      	str	r3, [r0, #8]
 8004eaa:	230b      	movs	r3, #11
 8004eac:	8183      	strh	r3, [r0, #12]
 8004eae:	2300      	movs	r3, #0
 8004eb0:	e9c0 2304 	strd	r2, r3, [r0, #16]
 8004eb4:	2200      	movs	r2, #0
 8004eb6:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8004eb8:	611d      	str	r5, [r3, #16]
 8004eba:	615a      	str	r2, [r3, #20]
 8004ebc:	bd38      	pop	{r3, r4, r5, pc}
 8004ebe:	bf00      	nop
 8004ec0:	20000060 	.word	0x20000060
 8004ec4:	abcd330e 	.word	0xabcd330e
 8004ec8:	e66d1234 	.word	0xe66d1234
 8004ecc:	0005deec 	.word	0x0005deec

08004ed0 <rand>:
 8004ed0:	b538      	push	{r3, r4, r5, lr}
 8004ed2:	4b13      	ldr	r3, [pc, #76]	; (8004f20 <rand+0x50>)
 8004ed4:	681c      	ldr	r4, [r3, #0]
 8004ed6:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8004ed8:	b97b      	cbnz	r3, 8004efa <rand+0x2a>
 8004eda:	2018      	movs	r0, #24
 8004edc:	f000 f82c 	bl	8004f38 <malloc>
 8004ee0:	4a10      	ldr	r2, [pc, #64]	; (8004f24 <rand+0x54>)
 8004ee2:	4b11      	ldr	r3, [pc, #68]	; (8004f28 <rand+0x58>)
 8004ee4:	63a0      	str	r0, [r4, #56]	; 0x38
 8004ee6:	e9c0 2300 	strd	r2, r3, [r0]
 8004eea:	4b10      	ldr	r3, [pc, #64]	; (8004f2c <rand+0x5c>)
 8004eec:	2201      	movs	r2, #1
 8004eee:	6083      	str	r3, [r0, #8]
 8004ef0:	230b      	movs	r3, #11
 8004ef2:	8183      	strh	r3, [r0, #12]
 8004ef4:	2300      	movs	r3, #0
 8004ef6:	e9c0 2304 	strd	r2, r3, [r0, #16]
 8004efa:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8004efc:	480c      	ldr	r0, [pc, #48]	; (8004f30 <rand+0x60>)
 8004efe:	690a      	ldr	r2, [r1, #16]
 8004f00:	694b      	ldr	r3, [r1, #20]
 8004f02:	4350      	muls	r0, r2
 8004f04:	4c0b      	ldr	r4, [pc, #44]	; (8004f34 <rand+0x64>)
 8004f06:	fb04 0003 	mla	r0, r4, r3, r0
 8004f0a:	fba2 2304 	umull	r2, r3, r2, r4
 8004f0e:	4403      	add	r3, r0
 8004f10:	1c54      	adds	r4, r2, #1
 8004f12:	f143 0500 	adc.w	r5, r3, #0
 8004f16:	e9c1 4504 	strd	r4, r5, [r1, #16]
 8004f1a:	f025 4000 	bic.w	r0, r5, #2147483648	; 0x80000000
 8004f1e:	bd38      	pop	{r3, r4, r5, pc}
 8004f20:	20000060 	.word	0x20000060
 8004f24:	abcd330e 	.word	0xabcd330e
 8004f28:	e66d1234 	.word	0xe66d1234
 8004f2c:	0005deec 	.word	0x0005deec
 8004f30:	5851f42d 	.word	0x5851f42d
 8004f34:	4c957f2d 	.word	0x4c957f2d

08004f38 <malloc>:
 8004f38:	4b02      	ldr	r3, [pc, #8]	; (8004f44 <malloc+0xc>)
 8004f3a:	4601      	mov	r1, r0
 8004f3c:	6818      	ldr	r0, [r3, #0]
 8004f3e:	f000 b803 	b.w	8004f48 <_malloc_r>
 8004f42:	bf00      	nop
 8004f44:	20000060 	.word	0x20000060

08004f48 <_malloc_r>:
 8004f48:	b570      	push	{r4, r5, r6, lr}
 8004f4a:	1ccd      	adds	r5, r1, #3
 8004f4c:	f025 0503 	bic.w	r5, r5, #3
 8004f50:	3508      	adds	r5, #8
 8004f52:	2d0c      	cmp	r5, #12
 8004f54:	bf38      	it	cc
 8004f56:	250c      	movcc	r5, #12
 8004f58:	2d00      	cmp	r5, #0
 8004f5a:	4606      	mov	r6, r0
 8004f5c:	db01      	blt.n	8004f62 <_malloc_r+0x1a>
 8004f5e:	42a9      	cmp	r1, r5
 8004f60:	d903      	bls.n	8004f6a <_malloc_r+0x22>
 8004f62:	230c      	movs	r3, #12
 8004f64:	6033      	str	r3, [r6, #0]
 8004f66:	2000      	movs	r0, #0
 8004f68:	bd70      	pop	{r4, r5, r6, pc}
 8004f6a:	f000 f857 	bl	800501c <__malloc_lock>
 8004f6e:	4a21      	ldr	r2, [pc, #132]	; (8004ff4 <_malloc_r+0xac>)
 8004f70:	6814      	ldr	r4, [r2, #0]
 8004f72:	4621      	mov	r1, r4
 8004f74:	b991      	cbnz	r1, 8004f9c <_malloc_r+0x54>
 8004f76:	4c20      	ldr	r4, [pc, #128]	; (8004ff8 <_malloc_r+0xb0>)
 8004f78:	6823      	ldr	r3, [r4, #0]
 8004f7a:	b91b      	cbnz	r3, 8004f84 <_malloc_r+0x3c>
 8004f7c:	4630      	mov	r0, r6
 8004f7e:	f000 f83d 	bl	8004ffc <_sbrk_r>
 8004f82:	6020      	str	r0, [r4, #0]
 8004f84:	4629      	mov	r1, r5
 8004f86:	4630      	mov	r0, r6
 8004f88:	f000 f838 	bl	8004ffc <_sbrk_r>
 8004f8c:	1c43      	adds	r3, r0, #1
 8004f8e:	d124      	bne.n	8004fda <_malloc_r+0x92>
 8004f90:	230c      	movs	r3, #12
 8004f92:	4630      	mov	r0, r6
 8004f94:	6033      	str	r3, [r6, #0]
 8004f96:	f000 f842 	bl	800501e <__malloc_unlock>
 8004f9a:	e7e4      	b.n	8004f66 <_malloc_r+0x1e>
 8004f9c:	680b      	ldr	r3, [r1, #0]
 8004f9e:	1b5b      	subs	r3, r3, r5
 8004fa0:	d418      	bmi.n	8004fd4 <_malloc_r+0x8c>
 8004fa2:	2b0b      	cmp	r3, #11
 8004fa4:	d90f      	bls.n	8004fc6 <_malloc_r+0x7e>
 8004fa6:	600b      	str	r3, [r1, #0]
 8004fa8:	18cc      	adds	r4, r1, r3
 8004faa:	50cd      	str	r5, [r1, r3]
 8004fac:	4630      	mov	r0, r6
 8004fae:	f000 f836 	bl	800501e <__malloc_unlock>
 8004fb2:	f104 000b 	add.w	r0, r4, #11
 8004fb6:	1d23      	adds	r3, r4, #4
 8004fb8:	f020 0007 	bic.w	r0, r0, #7
 8004fbc:	1ac3      	subs	r3, r0, r3
 8004fbe:	d0d3      	beq.n	8004f68 <_malloc_r+0x20>
 8004fc0:	425a      	negs	r2, r3
 8004fc2:	50e2      	str	r2, [r4, r3]
 8004fc4:	e7d0      	b.n	8004f68 <_malloc_r+0x20>
 8004fc6:	684b      	ldr	r3, [r1, #4]
 8004fc8:	428c      	cmp	r4, r1
 8004fca:	bf16      	itet	ne
 8004fcc:	6063      	strne	r3, [r4, #4]
 8004fce:	6013      	streq	r3, [r2, #0]
 8004fd0:	460c      	movne	r4, r1
 8004fd2:	e7eb      	b.n	8004fac <_malloc_r+0x64>
 8004fd4:	460c      	mov	r4, r1
 8004fd6:	6849      	ldr	r1, [r1, #4]
 8004fd8:	e7cc      	b.n	8004f74 <_malloc_r+0x2c>
 8004fda:	1cc4      	adds	r4, r0, #3
 8004fdc:	f024 0403 	bic.w	r4, r4, #3
 8004fe0:	42a0      	cmp	r0, r4
 8004fe2:	d005      	beq.n	8004ff0 <_malloc_r+0xa8>
 8004fe4:	1a21      	subs	r1, r4, r0
 8004fe6:	4630      	mov	r0, r6
 8004fe8:	f000 f808 	bl	8004ffc <_sbrk_r>
 8004fec:	3001      	adds	r0, #1
 8004fee:	d0cf      	beq.n	8004f90 <_malloc_r+0x48>
 8004ff0:	6025      	str	r5, [r4, #0]
 8004ff2:	e7db      	b.n	8004fac <_malloc_r+0x64>
 8004ff4:	20000100 	.word	0x20000100
 8004ff8:	20000104 	.word	0x20000104

08004ffc <_sbrk_r>:
 8004ffc:	b538      	push	{r3, r4, r5, lr}
 8004ffe:	2300      	movs	r3, #0
 8005000:	4c05      	ldr	r4, [pc, #20]	; (8005018 <_sbrk_r+0x1c>)
 8005002:	4605      	mov	r5, r0
 8005004:	4608      	mov	r0, r1
 8005006:	6023      	str	r3, [r4, #0]
 8005008:	f7fd f9b2 	bl	8002370 <_sbrk>
 800500c:	1c43      	adds	r3, r0, #1
 800500e:	d102      	bne.n	8005016 <_sbrk_r+0x1a>
 8005010:	6823      	ldr	r3, [r4, #0]
 8005012:	b103      	cbz	r3, 8005016 <_sbrk_r+0x1a>
 8005014:	602b      	str	r3, [r5, #0]
 8005016:	bd38      	pop	{r3, r4, r5, pc}
 8005018:	20000480 	.word	0x20000480

0800501c <__malloc_lock>:
 800501c:	4770      	bx	lr

0800501e <__malloc_unlock>:
 800501e:	4770      	bx	lr

08005020 <_init>:
 8005020:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005022:	bf00      	nop
 8005024:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005026:	bc08      	pop	{r3}
 8005028:	469e      	mov	lr, r3
 800502a:	4770      	bx	lr

0800502c <_fini>:
 800502c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800502e:	bf00      	nop
 8005030:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005032:	bc08      	pop	{r3}
 8005034:	469e      	mov	lr, r3
 8005036:	4770      	bx	lr
