# Reading E:/Quartus/Quartus/modelsim_ase/tcl/vsim/pref.tcl
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:19:16 on May 06,2025
# vlog -reportprogress 300 -sv ../rtl/cycle_counter.sv 
# -- Compiling module cycle_counter
# 
# Top level modules:
# 	cycle_counter
# End time: 13:19:16 on May 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:19:16 on May 06,2025
# vlog -reportprogress 300 -sv ../rtl/fifo.sv 
# -- Compiling module fifo
# 
# Top level modules:
# 	fifo
# End time: 13:19:16 on May 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:19:16 on May 06,2025
# vlog -reportprogress 300 -sv ../rtl/filter_config.sv 
# -- Compiling module filter_config
# 
# Top level modules:
# 	filter_config
# End time: 13:19:16 on May 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:19:16 on May 06,2025
# vlog -reportprogress 300 -sv ../rtl/filter_core.sv 
# -- Compiling module filter_core
# 
# Top level modules:
# 	filter_core
# End time: 13:19:16 on May 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:19:16 on May 06,2025
# vlog -reportprogress 300 -sv ../rtl/header_parser.sv 
# -- Compiling package header_parser_sv_unit
# -- Compiling module header_parser
# -- Compiling module header_parser_testbench
# 
# Top level modules:
# 	header_parser_testbench
# End time: 13:19:16 on May 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" work.header_parser_testbench 
# Start time: 13:19:17 on May 06,2025
# Loading sv_std.std
# Loading work.header_parser_sv_unit
# Loading work.header_parser_testbench
# Loading work.header_parser
# Loading work.cycle_counter
# Loading work.fifo
# Loading work.filter_core
# Loading work.filter_config
# Simulation finished.
# ** Note: $finish    : ../rtl/header_parser.sv(373)
#    Time: 315 ps  Iteration: 1  Instance: /header_parser_testbench
# 1
# Break in Module header_parser_testbench at ../rtl/header_parser.sv line 373
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:21:21 on May 06,2025
# vlog -reportprogress 300 -sv ../rtl/cycle_counter.sv 
# -- Compiling module cycle_counter
# 
# Top level modules:
# 	cycle_counter
# End time: 13:21:21 on May 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:21:21 on May 06,2025
# vlog -reportprogress 300 -sv ../rtl/fifo.sv 
# -- Compiling module fifo
# 
# Top level modules:
# 	fifo
# End time: 13:21:21 on May 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:21:21 on May 06,2025
# vlog -reportprogress 300 -sv ../rtl/filter_config.sv 
# -- Compiling module filter_config
# 
# Top level modules:
# 	filter_config
# End time: 13:21:21 on May 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:21:21 on May 06,2025
# vlog -reportprogress 300 -sv ../rtl/filter_core.sv 
# -- Compiling module filter_core
# 
# Top level modules:
# 	filter_core
# End time: 13:21:21 on May 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:21:21 on May 06,2025
# vlog -reportprogress 300 -sv ../rtl/header_parser.sv 
# -- Compiling package header_parser_sv_unit
# -- Compiling module header_parser
# ** Error: (vlog-3373) ../rtl/header_parser.sv(157): Range of part-select [0:255] into 'packet_buffer' [511:0] is reversed.
# ** Error: (vlog-3373) ../rtl/header_parser.sv(166): Range of part-select [0:255] into 'packet_buffer' [511:0] is reversed.
# ** Error: (vlog-3373) ../rtl/header_parser.sv(182): Range of part-select [0:255] into 'packet_buffer' [511:0] is reversed.
# ** Error: (vlog-3373) ../rtl/header_parser.sv(190): Range of part-select [0:255] into 'packet_buffer' [511:0] is reversed.
# -- Compiling module header_parser_testbench
# End time: 13:21:21 on May 06,2025, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
# ** Error: E:/Quartus/Quartus/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 6
# E:/Quartus/Quartus/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -sv ../rtl/header_parser.sv"
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:21:35 on May 06,2025
# vlog -reportprogress 300 -sv ../rtl/cycle_counter.sv 
# -- Compiling module cycle_counter
# 
# Top level modules:
# 	cycle_counter
# End time: 13:21:35 on May 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:21:35 on May 06,2025
# vlog -reportprogress 300 -sv ../rtl/fifo.sv 
# -- Compiling module fifo
# 
# Top level modules:
# 	fifo
# End time: 13:21:35 on May 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:21:35 on May 06,2025
# vlog -reportprogress 300 -sv ../rtl/filter_config.sv 
# -- Compiling module filter_config
# 
# Top level modules:
# 	filter_config
# End time: 13:21:35 on May 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:21:35 on May 06,2025
# vlog -reportprogress 300 -sv ../rtl/filter_core.sv 
# -- Compiling module filter_core
# 
# Top level modules:
# 	filter_core
# End time: 13:21:35 on May 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:21:35 on May 06,2025
# vlog -reportprogress 300 -sv ../rtl/header_parser.sv 
# -- Compiling package header_parser_sv_unit
# -- Compiling module header_parser
# ** Error: (vlog-3373) ../rtl/header_parser.sv(157): Range of part-select [0:255] into 'packet_buffer' [511:0] is reversed.
# ** Error: (vlog-3373) ../rtl/header_parser.sv(166): Range of part-select [0:255] into 'packet_buffer' [511:0] is reversed.
# ** Error: (vlog-3373) ../rtl/header_parser.sv(182): Range of part-select [0:255] into 'packet_buffer' [511:0] is reversed.
# ** Error: (vlog-3373) ../rtl/header_parser.sv(190): Range of part-select [0:255] into 'packet_buffer' [511:0] is reversed.
# -- Compiling module header_parser_testbench
# End time: 13:21:35 on May 06,2025, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
# ** Error: E:/Quartus/Quartus/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 6
# E:/Quartus/Quartus/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -sv ../rtl/header_parser.sv"
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:22:08 on May 06,2025
# vlog -reportprogress 300 -sv ../rtl/cycle_counter.sv 
# -- Compiling module cycle_counter
# 
# Top level modules:
# 	cycle_counter
# End time: 13:22:08 on May 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:22:08 on May 06,2025
# vlog -reportprogress 300 -sv ../rtl/fifo.sv 
# -- Compiling module fifo
# 
# Top level modules:
# 	fifo
# End time: 13:22:08 on May 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:22:08 on May 06,2025
# vlog -reportprogress 300 -sv ../rtl/filter_config.sv 
# -- Compiling module filter_config
# 
# Top level modules:
# 	filter_config
# End time: 13:22:08 on May 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:22:08 on May 06,2025
# vlog -reportprogress 300 -sv ../rtl/filter_core.sv 
# -- Compiling module filter_core
# 
# Top level modules:
# 	filter_core
# End time: 13:22:08 on May 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:22:08 on May 06,2025
# vlog -reportprogress 300 -sv ../rtl/header_parser.sv 
# -- Compiling package header_parser_sv_unit
# -- Compiling module header_parser
# -- Compiling module header_parser_testbench
# 
# Top level modules:
# 	header_parser_testbench
# End time: 13:22:08 on May 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 13:22:09 on May 06,2025, Elapsed time: 0:02:52
# Errors: 14, Warnings: 0
# vsim -voptargs="+acc" work.header_parser_testbench 
# Start time: 13:22:09 on May 06,2025
# Loading sv_std.std
# Loading work.header_parser_sv_unit
# Loading work.header_parser_testbench
# Loading work.header_parser
# Loading work.cycle_counter
# Loading work.fifo
# Loading work.filter_core
# Loading work.filter_config
# Simulation finished.
# ** Note: $finish    : ../rtl/header_parser.sv(373)
#    Time: 315 ps  Iteration: 1  Instance: /header_parser_testbench
# 1
# Break in Module header_parser_testbench at ../rtl/header_parser.sv line 373
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:29:41 on May 06,2025
# vlog -reportprogress 300 -sv ../rtl/cycle_counter.sv 
# -- Compiling module cycle_counter
# 
# Top level modules:
# 	cycle_counter
# End time: 13:29:41 on May 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:29:41 on May 06,2025
# vlog -reportprogress 300 -sv ../rtl/fifo.sv 
# -- Compiling module fifo
# 
# Top level modules:
# 	fifo
# End time: 13:29:41 on May 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:29:41 on May 06,2025
# vlog -reportprogress 300 -sv ../rtl/filter_config.sv 
# -- Compiling module filter_config
# 
# Top level modules:
# 	filter_config
# End time: 13:29:41 on May 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:29:41 on May 06,2025
# vlog -reportprogress 300 -sv ../rtl/filter_core.sv 
# -- Compiling module filter_core
# 
# Top level modules:
# 	filter_core
# End time: 13:29:41 on May 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:29:41 on May 06,2025
# vlog -reportprogress 300 -sv ../rtl/header_parser.sv 
# -- Compiling package header_parser_sv_unit
# -- Compiling module header_parser
# -- Compiling module header_parser_testbench
# 
# Top level modules:
# 	header_parser_testbench
# End time: 13:29:41 on May 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 13:29:45 on May 06,2025, Elapsed time: 0:07:36
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" work.header_parser_testbench 
# Start time: 13:29:45 on May 06,2025
# Loading sv_std.std
# Loading work.header_parser_sv_unit
# Loading work.header_parser_testbench
# Loading work.header_parser
# Loading work.cycle_counter
# Loading work.fifo
# Loading work.filter_core
# Loading work.filter_config
# Simulation finished.
# ** Note: $finish    : ../rtl/header_parser.sv(374)
#    Time: 315 ps  Iteration: 1  Instance: /header_parser_testbench
# 1
# Break in Module header_parser_testbench at ../rtl/header_parser.sv line 374
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:39:36 on May 06,2025
# vlog -reportprogress 300 -sv ../rtl/cycle_counter.sv 
# -- Compiling module cycle_counter
# 
# Top level modules:
# 	cycle_counter
# End time: 13:39:36 on May 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:39:36 on May 06,2025
# vlog -reportprogress 300 -sv ../rtl/fifo.sv 
# -- Compiling module fifo
# 
# Top level modules:
# 	fifo
# End time: 13:39:36 on May 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:39:36 on May 06,2025
# vlog -reportprogress 300 -sv ../rtl/filter_config.sv 
# -- Compiling module filter_config
# 
# Top level modules:
# 	filter_config
# End time: 13:39:36 on May 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:39:36 on May 06,2025
# vlog -reportprogress 300 -sv ../rtl/filter_core.sv 
# -- Compiling module filter_core
# 
# Top level modules:
# 	filter_core
# End time: 13:39:36 on May 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:39:36 on May 06,2025
# vlog -reportprogress 300 -sv ../rtl/header_parser.sv 
# ** Error: (vlog-13069) ../rtl/header_parser.sv(275): near "initial": syntax error, unexpected initial.
# End time: 13:39:36 on May 06,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: E:/Quartus/Quartus/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 6
# E:/Quartus/Quartus/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -sv ../rtl/header_parser.sv"
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:40:06 on May 06,2025
# vlog -reportprogress 300 -sv ../rtl/cycle_counter.sv 
# -- Compiling module cycle_counter
# 
# Top level modules:
# 	cycle_counter
# End time: 13:40:06 on May 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:40:06 on May 06,2025
# vlog -reportprogress 300 -sv ../rtl/fifo.sv 
# -- Compiling module fifo
# 
# Top level modules:
# 	fifo
# End time: 13:40:06 on May 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:40:06 on May 06,2025
# vlog -reportprogress 300 -sv ../rtl/filter_config.sv 
# -- Compiling module filter_config
# 
# Top level modules:
# 	filter_config
# End time: 13:40:06 on May 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:40:06 on May 06,2025
# vlog -reportprogress 300 -sv ../rtl/filter_core.sv 
# -- Compiling module filter_core
# 
# Top level modules:
# 	filter_core
# End time: 13:40:06 on May 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:40:06 on May 06,2025
# vlog -reportprogress 300 -sv ../rtl/header_parser.sv 
# -- Compiling package header_parser_sv_unit
# -- Compiling module header_parser
# -- Compiling module header_parser_testbench
# 
# Top level modules:
# 	header_parser_testbench
# End time: 13:40:06 on May 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 13:40:10 on May 06,2025, Elapsed time: 0:10:25
# Errors: 4, Warnings: 0
# vsim -voptargs="+acc" work.header_parser_testbench 
# Start time: 13:40:10 on May 06,2025
# Loading sv_std.std
# Loading work.header_parser_sv_unit
# Loading work.header_parser_testbench
# Loading work.header_parser
# Loading work.cycle_counter
# Loading work.fifo
# Loading work.filter_core
# Loading work.filter_config
# Simulation finished.
# ** Note: $finish    : ../rtl/header_parser.sv(399)
#    Time: 315 ps  Iteration: 1  Instance: /header_parser_testbench
# 1
# Break in Module header_parser_testbench at ../rtl/header_parser.sv line 399
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:41:12 on May 06,2025
# vlog -reportprogress 300 -sv ../rtl/cycle_counter.sv 
# -- Compiling module cycle_counter
# 
# Top level modules:
# 	cycle_counter
# End time: 13:41:12 on May 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:41:12 on May 06,2025
# vlog -reportprogress 300 -sv ../rtl/fifo.sv 
# -- Compiling module fifo
# 
# Top level modules:
# 	fifo
# End time: 13:41:12 on May 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:41:12 on May 06,2025
# vlog -reportprogress 300 -sv ../rtl/filter_config.sv 
# -- Compiling module filter_config
# 
# Top level modules:
# 	filter_config
# End time: 13:41:12 on May 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:41:12 on May 06,2025
# vlog -reportprogress 300 -sv ../rtl/filter_core.sv 
# -- Compiling module filter_core
# 
# Top level modules:
# 	filter_core
# End time: 13:41:12 on May 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:41:12 on May 06,2025
# vlog -reportprogress 300 -sv ../rtl/header_parser.sv 
# ** Error: (vlog-13069) ../rtl/header_parser.sv(346): near "posedge": syntax error, unexpected posedge.
# ** Error: (vlog-13069) ../rtl/header_parser.sv(348): near "posedge": syntax error, unexpected posedge.
# End time: 13:41:12 on May 06,2025, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: E:/Quartus/Quartus/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 6
# E:/Quartus/Quartus/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -sv ../rtl/header_parser.sv"
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:41:31 on May 06,2025
# vlog -reportprogress 300 -sv ../rtl/cycle_counter.sv 
# -- Compiling module cycle_counter
# 
# Top level modules:
# 	cycle_counter
# End time: 13:41:31 on May 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:41:31 on May 06,2025
# vlog -reportprogress 300 -sv ../rtl/fifo.sv 
# -- Compiling module fifo
# 
# Top level modules:
# 	fifo
# End time: 13:41:31 on May 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:41:31 on May 06,2025
# vlog -reportprogress 300 -sv ../rtl/filter_config.sv 
# -- Compiling module filter_config
# 
# Top level modules:
# 	filter_config
# End time: 13:41:31 on May 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:41:31 on May 06,2025
# vlog -reportprogress 300 -sv ../rtl/filter_core.sv 
# -- Compiling module filter_core
# 
# Top level modules:
# 	filter_core
# End time: 13:41:31 on May 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:41:31 on May 06,2025
# vlog -reportprogress 300 -sv ../rtl/header_parser.sv 
# -- Compiling package header_parser_sv_unit
# -- Compiling module header_parser
# -- Compiling module header_parser_testbench
# 
# Top level modules:
# 	header_parser_testbench
# End time: 13:41:31 on May 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 13:41:35 on May 06,2025, Elapsed time: 0:01:25
# Errors: 5, Warnings: 0
# vsim -voptargs="+acc" work.header_parser_testbench 
# Start time: 13:41:35 on May 06,2025
# Loading sv_std.std
# Loading work.header_parser_sv_unit
# Loading work.header_parser_testbench
# Loading work.header_parser
# Loading work.cycle_counter
# Loading work.fifo
# Loading work.filter_core
# Loading work.filter_config
# Simulation finished.
# ** Note: $finish    : ../rtl/header_parser.sv(399)
#    Time: 305 ps  Iteration: 1  Instance: /header_parser_testbench
# 1
# Break in Module header_parser_testbench at ../rtl/header_parser.sv line 399
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:47:13 on May 06,2025
# vlog -reportprogress 300 -sv ../rtl/cycle_counter.sv 
# -- Compiling module cycle_counter
# 
# Top level modules:
# 	cycle_counter
# End time: 13:47:13 on May 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:47:13 on May 06,2025
# vlog -reportprogress 300 -sv ../rtl/fifo.sv 
# -- Compiling module fifo
# 
# Top level modules:
# 	fifo
# End time: 13:47:13 on May 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:47:13 on May 06,2025
# vlog -reportprogress 300 -sv ../rtl/filter_config.sv 
# -- Compiling module filter_config
# 
# Top level modules:
# 	filter_config
# End time: 13:47:13 on May 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:47:13 on May 06,2025
# vlog -reportprogress 300 -sv ../rtl/filter_core.sv 
# -- Compiling module filter_core
# 
# Top level modules:
# 	filter_core
# End time: 13:47:13 on May 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:47:13 on May 06,2025
# vlog -reportprogress 300 -sv ../rtl/header_parser.sv 
# -- Compiling package header_parser_sv_unit
# -- Compiling module header_parser
# -- Compiling module header_parser_testbench
# 
# Top level modules:
# 	header_parser_testbench
# End time: 13:47:13 on May 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 13:47:16 on May 06,2025, Elapsed time: 0:05:41
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" work.header_parser_testbench 
# Start time: 13:47:16 on May 06,2025
# Loading sv_std.std
# Loading work.header_parser_sv_unit
# Loading work.header_parser_testbench
# Loading work.header_parser
# Loading work.cycle_counter
# Loading work.fifo
# Loading work.filter_core
# Loading work.filter_config
# Simulation finished.
# ** Note: $finish    : ../rtl/header_parser.sv(399)
#    Time: 305 ps  Iteration: 1  Instance: /header_parser_testbench
# 1
# Break in Module header_parser_testbench at ../rtl/header_parser.sv line 399
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:48:53 on May 06,2025
# vlog -reportprogress 300 -sv ../rtl/cycle_counter.sv 
# -- Compiling module cycle_counter
# 
# Top level modules:
# 	cycle_counter
# End time: 13:48:53 on May 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:48:53 on May 06,2025
# vlog -reportprogress 300 -sv ../rtl/fifo.sv 
# -- Compiling module fifo
# 
# Top level modules:
# 	fifo
# End time: 13:48:54 on May 06,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:48:54 on May 06,2025
# vlog -reportprogress 300 -sv ../rtl/filter_config.sv 
# -- Compiling module filter_config
# 
# Top level modules:
# 	filter_config
# End time: 13:48:54 on May 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:48:54 on May 06,2025
# vlog -reportprogress 300 -sv ../rtl/filter_core.sv 
# -- Compiling module filter_core
# 
# Top level modules:
# 	filter_core
# End time: 13:48:54 on May 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:48:54 on May 06,2025
# vlog -reportprogress 300 -sv ../rtl/header_parser.sv 
# -- Compiling package header_parser_sv_unit
# -- Compiling module header_parser
# -- Compiling module header_parser_testbench
# 
# Top level modules:
# 	header_parser_testbench
# End time: 13:48:54 on May 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 13:48:56 on May 06,2025, Elapsed time: 0:01:40
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" work.header_parser_testbench 
# Start time: 13:48:57 on May 06,2025
# Loading sv_std.std
# Loading work.header_parser_sv_unit
# Loading work.header_parser_testbench
# Loading work.header_parser
# Loading work.cycle_counter
# Loading work.fifo
# Loading work.filter_core
# Loading work.filter_config
# Simulation finished.
# ** Note: $finish    : ../rtl/header_parser.sv(399)
#    Time: 305 ps  Iteration: 1  Instance: /header_parser_testbench
# 1
# Break in Module header_parser_testbench at ../rtl/header_parser.sv line 399
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:49:38 on May 06,2025
# vlog -reportprogress 300 -sv ../rtl/cycle_counter.sv 
# -- Compiling module cycle_counter
# 
# Top level modules:
# 	cycle_counter
# End time: 13:49:39 on May 06,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:49:39 on May 06,2025
# vlog -reportprogress 300 -sv ../rtl/fifo.sv 
# -- Compiling module fifo
# 
# Top level modules:
# 	fifo
# End time: 13:49:39 on May 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:49:39 on May 06,2025
# vlog -reportprogress 300 -sv ../rtl/filter_config.sv 
# -- Compiling module filter_config
# 
# Top level modules:
# 	filter_config
# End time: 13:49:39 on May 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:49:39 on May 06,2025
# vlog -reportprogress 300 -sv ../rtl/filter_core.sv 
# -- Compiling module filter_core
# 
# Top level modules:
# 	filter_core
# End time: 13:49:39 on May 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:49:39 on May 06,2025
# vlog -reportprogress 300 -sv ../rtl/header_parser.sv 
# -- Compiling package header_parser_sv_unit
# -- Compiling module header_parser
# -- Compiling module header_parser_testbench
# 
# Top level modules:
# 	header_parser_testbench
# End time: 13:49:39 on May 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 13:49:40 on May 06,2025, Elapsed time: 0:00:43
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" work.header_parser_testbench 
# Start time: 13:49:40 on May 06,2025
# Loading sv_std.std
# Loading work.header_parser_sv_unit
# Loading work.header_parser_testbench
# Loading work.header_parser
# Loading work.cycle_counter
# Loading work.fifo
# Loading work.filter_core
# Loading work.filter_config
# Simulation finished.
# ** Note: $finish    : ../rtl/header_parser.sv(399)
#    Time: 305 ps  Iteration: 1  Instance: /header_parser_testbench
# 1
# Break in Module header_parser_testbench at ../rtl/header_parser.sv line 399
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:52:39 on May 06,2025
# vlog -reportprogress 300 -sv ../rtl/cycle_counter.sv 
# -- Compiling module cycle_counter
# 
# Top level modules:
# 	cycle_counter
# End time: 13:52:39 on May 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:52:39 on May 06,2025
# vlog -reportprogress 300 -sv ../rtl/fifo.sv 
# -- Compiling module fifo
# 
# Top level modules:
# 	fifo
# End time: 13:52:39 on May 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:52:40 on May 06,2025
# vlog -reportprogress 300 -sv ../rtl/filter_config.sv 
# -- Compiling module filter_config
# 
# Top level modules:
# 	filter_config
# End time: 13:52:40 on May 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:52:40 on May 06,2025
# vlog -reportprogress 300 -sv ../rtl/filter_core.sv 
# -- Compiling module filter_core
# 
# Top level modules:
# 	filter_core
# End time: 13:52:40 on May 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:52:40 on May 06,2025
# vlog -reportprogress 300 -sv ../rtl/header_parser.sv 
# -- Compiling package header_parser_sv_unit
# -- Compiling module header_parser
# -- Compiling module header_parser_testbench
# 
# Top level modules:
# 	header_parser_testbench
# End time: 13:52:40 on May 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 13:52:42 on May 06,2025, Elapsed time: 0:03:02
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" work.header_parser_testbench 
# Start time: 13:52:42 on May 06,2025
# Loading sv_std.std
# Loading work.header_parser_sv_unit
# Loading work.header_parser_testbench
# Loading work.header_parser
# Loading work.cycle_counter
# Loading work.fifo
# Loading work.filter_core
# Loading work.filter_config
# Simulation finished.
# ** Note: $finish    : ../rtl/header_parser.sv(399)
#    Time: 305 ps  Iteration: 1  Instance: /header_parser_testbench
# 1
# Break in Module header_parser_testbench at ../rtl/header_parser.sv line 399
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:02:25 on May 06,2025
# vlog -reportprogress 300 -sv ../rtl/cycle_counter.sv 
# -- Compiling module cycle_counter
# 
# Top level modules:
# 	cycle_counter
# End time: 14:02:26 on May 06,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:02:26 on May 06,2025
# vlog -reportprogress 300 -sv ../rtl/fifo.sv 
# -- Compiling module fifo
# 
# Top level modules:
# 	fifo
# End time: 14:02:26 on May 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:02:26 on May 06,2025
# vlog -reportprogress 300 -sv ../rtl/filter_config.sv 
# -- Compiling module filter_config
# 
# Top level modules:
# 	filter_config
# End time: 14:02:26 on May 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:02:26 on May 06,2025
# vlog -reportprogress 300 -sv ../rtl/filter_core.sv 
# -- Compiling module filter_core
# 
# Top level modules:
# 	filter_core
# End time: 14:02:26 on May 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:02:26 on May 06,2025
# vlog -reportprogress 300 -sv ../rtl/header_parser.sv 
# -- Compiling module header_parser
# -- Compiling module header_parser_testbench
# 
# Top level modules:
# 	header_parser_testbench
# End time: 14:02:26 on May 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:02:29 on May 06,2025, Elapsed time: 0:09:47
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" work.header_parser_testbench 
# Start time: 14:02:29 on May 06,2025
# Loading sv_std.std
# Loading work.header_parser_testbench
# Loading work.header_parser
# Loading work.cycle_counter
# Loading work.fifo
# Loading work.filter_core
# Loading work.filter_config
# Simulation finished.
# ** Note: $finish    : ../rtl/header_parser.sv(394)
#    Time: 305 ps  Iteration: 1  Instance: /header_parser_testbench
# 1
# Break in Module header_parser_testbench at ../rtl/header_parser.sv line 394
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:03:41 on May 06,2025
# vlog -reportprogress 300 -sv ../rtl/cycle_counter.sv 
# -- Compiling module cycle_counter
# 
# Top level modules:
# 	cycle_counter
# End time: 14:03:41 on May 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:03:41 on May 06,2025
# vlog -reportprogress 300 -sv ../rtl/fifo.sv 
# -- Compiling module fifo
# 
# Top level modules:
# 	fifo
# End time: 14:03:41 on May 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:03:41 on May 06,2025
# vlog -reportprogress 300 -sv ../rtl/filter_config.sv 
# -- Compiling module filter_config
# 
# Top level modules:
# 	filter_config
# End time: 14:03:41 on May 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:03:41 on May 06,2025
# vlog -reportprogress 300 -sv ../rtl/filter_core.sv 
# -- Compiling module filter_core
# 
# Top level modules:
# 	filter_core
# End time: 14:03:41 on May 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:03:41 on May 06,2025
# vlog -reportprogress 300 -sv ../rtl/header_parser.sv 
# -- Compiling module header_parser
# -- Compiling module header_parser_testbench
# 
# Top level modules:
# 	header_parser_testbench
# End time: 14:03:41 on May 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:03:46 on May 06,2025, Elapsed time: 0:01:17
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" work.header_parser_testbench 
# Start time: 14:03:46 on May 06,2025
# Loading sv_std.std
# Loading work.header_parser_testbench
# Loading work.header_parser
# Loading work.cycle_counter
# Loading work.fifo
# Loading work.filter_core
# Loading work.filter_config
# Simulation finished.
# ** Note: $finish    : ../rtl/header_parser.sv(394)
#    Time: 305 ps  Iteration: 1  Instance: /header_parser_testbench
# 1
# Break in Module header_parser_testbench at ../rtl/header_parser.sv line 394
# WARNING: No extended dataflow license exists
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:19:06 on May 06,2025
# vlog -reportprogress 300 -sv ../rtl/cycle_counter.sv 
# -- Compiling module cycle_counter
# 
# Top level modules:
# 	cycle_counter
# End time: 14:19:06 on May 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:19:06 on May 06,2025
# vlog -reportprogress 300 -sv ../rtl/fifo.sv 
# -- Compiling module fifo
# 
# Top level modules:
# 	fifo
# End time: 14:19:06 on May 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:19:06 on May 06,2025
# vlog -reportprogress 300 -sv ../rtl/filter_config.sv 
# -- Compiling module filter_config
# 
# Top level modules:
# 	filter_config
# End time: 14:19:06 on May 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:19:06 on May 06,2025
# vlog -reportprogress 300 -sv ../rtl/filter_core.sv 
# -- Compiling module filter_core
# 
# Top level modules:
# 	filter_core
# End time: 14:19:06 on May 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:19:06 on May 06,2025
# vlog -reportprogress 300 -sv ../rtl/header_parser.sv 
# -- Compiling module header_parser
# -- Compiling module header_parser_testbench
# 
# Top level modules:
# 	header_parser_testbench
# End time: 14:19:06 on May 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:19:08 on May 06,2025, Elapsed time: 0:15:22
# Errors: 0, Warnings: 1
# vsim -voptargs="+acc" work.header_parser_testbench 
# Start time: 14:19:08 on May 06,2025
# Loading sv_std.std
# Loading work.header_parser_testbench
# Loading work.header_parser
# Loading work.cycle_counter
# Loading work.fifo
# Loading work.filter_core
# Loading work.filter_config
# Simulation finished.
# ** Note: $finish    : ../rtl/header_parser.sv(394)
#    Time: 305 ps  Iteration: 1  Instance: /header_parser_testbench
# 1
# Break in Module header_parser_testbench at ../rtl/header_parser.sv line 394
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:36:01 on May 06,2025
# vlog -reportprogress 300 -sv ../rtl/cycle_counter.sv 
# -- Compiling module cycle_counter
# 
# Top level modules:
# 	cycle_counter
# End time: 20:36:01 on May 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:36:01 on May 06,2025
# vlog -reportprogress 300 -sv ../rtl/fifo.sv 
# -- Compiling module fifo
# 
# Top level modules:
# 	fifo
# End time: 20:36:01 on May 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:36:01 on May 06,2025
# vlog -reportprogress 300 -sv ../rtl/filter_config.sv 
# -- Compiling module filter_config
# 
# Top level modules:
# 	filter_config
# End time: 20:36:01 on May 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:36:01 on May 06,2025
# vlog -reportprogress 300 -sv ../rtl/filter_core.sv 
# -- Compiling module filter_core
# 
# Top level modules:
# 	filter_core
# End time: 20:36:01 on May 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:36:01 on May 06,2025
# vlog -reportprogress 300 -sv ../rtl/header_parser.sv 
# -- Compiling module header_parser
# ** Error: (vlog-13069) ../rtl/header_parser.sv(155): near "]": syntax error, unexpected ']'.
# -- Compiling module header_parser_testbench
# End time: 20:36:01 on May 06,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: E:/Quartus/Quartus/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 6
# E:/Quartus/Quartus/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -sv ../rtl/header_parser.sv"
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:36:47 on May 06,2025
# vlog -reportprogress 300 -sv ../rtl/cycle_counter.sv 
# -- Compiling module cycle_counter
# 
# Top level modules:
# 	cycle_counter
# End time: 20:36:47 on May 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:36:47 on May 06,2025
# vlog -reportprogress 300 -sv ../rtl/fifo.sv 
# -- Compiling module fifo
# 
# Top level modules:
# 	fifo
# End time: 20:36:47 on May 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:36:47 on May 06,2025
# vlog -reportprogress 300 -sv ../rtl/filter_config.sv 
# -- Compiling module filter_config
# 
# Top level modules:
# 	filter_config
# End time: 20:36:47 on May 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:36:47 on May 06,2025
# vlog -reportprogress 300 -sv ../rtl/filter_core.sv 
# -- Compiling module filter_core
# 
# Top level modules:
# 	filter_core
# End time: 20:36:47 on May 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:36:47 on May 06,2025
# vlog -reportprogress 300 -sv ../rtl/header_parser.sv 
# -- Compiling module header_parser
# ** Error: (vlog-3373) ../rtl/header_parser.sv(149): Range of part-select [255:0] into 'packet_buffer' [0:511] is reversed.
# -- Compiling module header_parser_testbench
# End time: 20:36:47 on May 06,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: E:/Quartus/Quartus/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 6
# E:/Quartus/Quartus/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -sv ../rtl/header_parser.sv"
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:37:21 on May 06,2025
# vlog -reportprogress 300 -sv ../rtl/cycle_counter.sv 
# -- Compiling module cycle_counter
# 
# Top level modules:
# 	cycle_counter
# End time: 20:37:21 on May 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:37:21 on May 06,2025
# vlog -reportprogress 300 -sv ../rtl/fifo.sv 
# -- Compiling module fifo
# 
# Top level modules:
# 	fifo
# End time: 20:37:21 on May 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:37:21 on May 06,2025
# vlog -reportprogress 300 -sv ../rtl/filter_config.sv 
# -- Compiling module filter_config
# 
# Top level modules:
# 	filter_config
# End time: 20:37:21 on May 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:37:21 on May 06,2025
# vlog -reportprogress 300 -sv ../rtl/filter_core.sv 
# -- Compiling module filter_core
# 
# Top level modules:
# 	filter_core
# End time: 20:37:21 on May 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:37:21 on May 06,2025
# vlog -reportprogress 300 -sv ../rtl/header_parser.sv 
# -- Compiling module header_parser
# -- Compiling module header_parser_testbench
# 
# Top level modules:
# 	header_parser_testbench
# End time: 20:37:21 on May 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:37:25 on May 06,2025, Elapsed time: 6:18:17
# Errors: 8, Warnings: 0
# vsim -voptargs="+acc" work.header_parser_testbench 
# Start time: 20:37:26 on May 06,2025
# Loading sv_std.std
# Loading work.header_parser_testbench
# Loading work.header_parser
# Loading work.cycle_counter
# Loading work.fifo
# Loading work.filter_core
# Loading work.filter_config
# Simulation finished.
# ** Note: $finish    : ../rtl/header_parser.sv(394)
#    Time: 305 ps  Iteration: 1  Instance: /header_parser_testbench
# 1
# Break in Module header_parser_testbench at ../rtl/header_parser.sv line 394
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:42:51 on May 06,2025
# vlog -reportprogress 300 -sv ../rtl/cycle_counter.sv 
# -- Compiling module cycle_counter
# 
# Top level modules:
# 	cycle_counter
# End time: 20:42:51 on May 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:42:51 on May 06,2025
# vlog -reportprogress 300 -sv ../rtl/fifo.sv 
# -- Compiling module fifo
# 
# Top level modules:
# 	fifo
# End time: 20:42:51 on May 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:42:51 on May 06,2025
# vlog -reportprogress 300 -sv ../rtl/filter_config.sv 
# -- Compiling module filter_config
# 
# Top level modules:
# 	filter_config
# End time: 20:42:51 on May 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:42:51 on May 06,2025
# vlog -reportprogress 300 -sv ../rtl/filter_core.sv 
# -- Compiling module filter_core
# 
# Top level modules:
# 	filter_core
# End time: 20:42:51 on May 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:42:51 on May 06,2025
# vlog -reportprogress 300 -sv ../rtl/header_parser.sv 
# -- Compiling module header_parser
# -- Compiling module header_parser_testbench
# 
# Top level modules:
# 	header_parser_testbench
# End time: 20:42:51 on May 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:43:59 on May 06,2025, Elapsed time: 0:06:33
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" work.header_parser_testbench 
# Start time: 20:43:59 on May 06,2025
# Loading sv_std.std
# Loading work.header_parser_testbench
# Loading work.header_parser
# Loading work.cycle_counter
# Loading work.fifo
# Loading work.filter_core
# Loading work.filter_config
# Simulation finished.
# ** Note: $finish    : ../rtl/header_parser.sv(394)
#    Time: 305 ps  Iteration: 1  Instance: /header_parser_testbench
# 1
# Break in Module header_parser_testbench at ../rtl/header_parser.sv line 394
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:50:23 on May 06,2025
# vlog -reportprogress 300 -sv ../rtl/cycle_counter.sv 
# -- Compiling module cycle_counter
# 
# Top level modules:
# 	cycle_counter
# End time: 20:50:23 on May 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:50:23 on May 06,2025
# vlog -reportprogress 300 -sv ../rtl/fifo.sv 
# -- Compiling module fifo
# 
# Top level modules:
# 	fifo
# End time: 20:50:23 on May 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:50:23 on May 06,2025
# vlog -reportprogress 300 -sv ../rtl/filter_config.sv 
# -- Compiling module filter_config
# 
# Top level modules:
# 	filter_config
# End time: 20:50:23 on May 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:50:23 on May 06,2025
# vlog -reportprogress 300 -sv ../rtl/filter_core.sv 
# -- Compiling module filter_core
# ** Error: (vlog-3373) ../rtl/filter_core.sv(56): Range of part-select [463:416] into 'data' [0:511] is reversed.
# ** Error: (vlog-3373) ../rtl/filter_core.sv(57): Range of part-select [415:400] into 'data' [0:511] is reversed.
# End time: 20:50:23 on May 06,2025, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: E:/Quartus/Quartus/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 5
# E:/Quartus/Quartus/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -sv ../rtl/filter_core.sv"
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:50:54 on May 06,2025
# vlog -reportprogress 300 -sv ../rtl/cycle_counter.sv 
# -- Compiling module cycle_counter
# 
# Top level modules:
# 	cycle_counter
# End time: 20:50:54 on May 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:50:54 on May 06,2025
# vlog -reportprogress 300 -sv ../rtl/fifo.sv 
# -- Compiling module fifo
# 
# Top level modules:
# 	fifo
# End time: 20:50:54 on May 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:50:54 on May 06,2025
# vlog -reportprogress 300 -sv ../rtl/filter_config.sv 
# -- Compiling module filter_config
# 
# Top level modules:
# 	filter_config
# End time: 20:50:54 on May 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:50:54 on May 06,2025
# vlog -reportprogress 300 -sv ../rtl/filter_core.sv 
# -- Compiling module filter_core
# ** Error: (vlog-13069) ../rtl/filter_core.sv(57): near ";": syntax error, unexpected ';'.
# End time: 20:50:54 on May 06,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: E:/Quartus/Quartus/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 5
# E:/Quartus/Quartus/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -sv ../rtl/filter_core.sv"
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:51:02 on May 06,2025
# vlog -reportprogress 300 -sv ../rtl/cycle_counter.sv 
# -- Compiling module cycle_counter
# 
# Top level modules:
# 	cycle_counter
# End time: 20:51:02 on May 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:51:02 on May 06,2025
# vlog -reportprogress 300 -sv ../rtl/fifo.sv 
# -- Compiling module fifo
# 
# Top level modules:
# 	fifo
# End time: 20:51:02 on May 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:51:02 on May 06,2025
# vlog -reportprogress 300 -sv ../rtl/filter_config.sv 
# -- Compiling module filter_config
# 
# Top level modules:
# 	filter_config
# End time: 20:51:02 on May 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:51:02 on May 06,2025
# vlog -reportprogress 300 -sv ../rtl/filter_core.sv 
# -- Compiling module filter_core
# 
# Top level modules:
# 	filter_core
# End time: 20:51:02 on May 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:51:02 on May 06,2025
# vlog -reportprogress 300 -sv ../rtl/header_parser.sv 
# -- Compiling module header_parser
# -- Compiling module header_parser_testbench
# 
# Top level modules:
# 	header_parser_testbench
# End time: 20:51:02 on May 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:51:04 on May 06,2025, Elapsed time: 0:07:05
# Errors: 9, Warnings: 0
# vsim -voptargs="+acc" work.header_parser_testbench 
# Start time: 20:51:04 on May 06,2025
# Loading sv_std.std
# Loading work.header_parser_testbench
# Loading work.header_parser
# Loading work.cycle_counter
# Loading work.fifo
# Loading work.filter_core
# Loading work.filter_config
# Simulation finished.
# ** Note: $finish    : ../rtl/header_parser.sv(394)
#    Time: 305 ps  Iteration: 1  Instance: /header_parser_testbench
# 1
# Break in Module header_parser_testbench at ../rtl/header_parser.sv line 394
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:53:52 on May 06,2025
# vlog -reportprogress 300 -sv ../rtl/cycle_counter.sv 
# -- Compiling module cycle_counter
# 
# Top level modules:
# 	cycle_counter
# End time: 20:53:52 on May 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:53:52 on May 06,2025
# vlog -reportprogress 300 -sv ../rtl/fifo.sv 
# -- Compiling module fifo
# 
# Top level modules:
# 	fifo
# End time: 20:53:52 on May 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:53:52 on May 06,2025
# vlog -reportprogress 300 -sv ../rtl/filter_config.sv 
# -- Compiling module filter_config
# 
# Top level modules:
# 	filter_config
# End time: 20:53:52 on May 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:53:52 on May 06,2025
# vlog -reportprogress 300 -sv ../rtl/filter_core.sv 
# -- Compiling module filter_core
# 
# Top level modules:
# 	filter_core
# End time: 20:53:52 on May 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:53:52 on May 06,2025
# vlog -reportprogress 300 -sv ../rtl/header_parser.sv 
# -- Compiling module header_parser
# -- Compiling module header_parser_testbench
# 
# Top level modules:
# 	header_parser_testbench
# End time: 20:53:52 on May 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:54:16 on May 06,2025, Elapsed time: 0:03:12
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" work.header_parser_testbench 
# Start time: 20:54:16 on May 06,2025
# Loading sv_std.std
# Loading work.header_parser_testbench
# Loading work.header_parser
# Loading work.cycle_counter
# Loading work.fifo
# Loading work.filter_core
# Loading work.filter_config
# Simulation finished.
# ** Note: $finish    : ../rtl/header_parser.sv(394)
#    Time: 305 ps  Iteration: 1  Instance: /header_parser_testbench
# 1
# Break in Module header_parser_testbench at ../rtl/header_parser.sv line 394
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:56:54 on May 06,2025
# vlog -reportprogress 300 -sv ../rtl/cycle_counter.sv 
# -- Compiling module cycle_counter
# 
# Top level modules:
# 	cycle_counter
# End time: 20:56:54 on May 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:56:54 on May 06,2025
# vlog -reportprogress 300 -sv ../rtl/fifo.sv 
# -- Compiling module fifo
# 
# Top level modules:
# 	fifo
# End time: 20:56:54 on May 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:56:54 on May 06,2025
# vlog -reportprogress 300 -sv ../rtl/filter_config.sv 
# -- Compiling module filter_config
# 
# Top level modules:
# 	filter_config
# End time: 20:56:54 on May 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:56:54 on May 06,2025
# vlog -reportprogress 300 -sv ../rtl/filter_core.sv 
# -- Compiling module filter_core
# 
# Top level modules:
# 	filter_core
# End time: 20:56:54 on May 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:56:54 on May 06,2025
# vlog -reportprogress 300 -sv ../rtl/header_parser.sv 
# -- Compiling module header_parser
# -- Compiling module header_parser_testbench
# 
# Top level modules:
# 	header_parser_testbench
# End time: 20:56:54 on May 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:57:23 on May 06,2025, Elapsed time: 0:03:07
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" work.header_parser_testbench 
# Start time: 20:57:23 on May 06,2025
# Loading sv_std.std
# Loading work.header_parser_testbench
# Loading work.header_parser
# Loading work.cycle_counter
# Loading work.fifo
# Loading work.filter_core
# Loading work.filter_config
# Simulation finished.
# ** Note: $finish    : ../rtl/header_parser.sv(397)
#    Time: 305 ps  Iteration: 1  Instance: /header_parser_testbench
# 1
# Break in Module header_parser_testbench at ../rtl/header_parser.sv line 397
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:07:16 on May 06,2025
# vlog -reportprogress 300 -sv ../rtl/cycle_counter.sv 
# -- Compiling module cycle_counter
# 
# Top level modules:
# 	cycle_counter
# End time: 21:07:16 on May 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:07:16 on May 06,2025
# vlog -reportprogress 300 -sv ../rtl/fifo.sv 
# -- Compiling module fifo
# 
# Top level modules:
# 	fifo
# End time: 21:07:16 on May 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:07:16 on May 06,2025
# vlog -reportprogress 300 -sv ../rtl/filter_config.sv 
# -- Compiling module filter_config
# 
# Top level modules:
# 	filter_config
# End time: 21:07:16 on May 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:07:16 on May 06,2025
# vlog -reportprogress 300 -sv ../rtl/filter_core.sv 
# -- Compiling module filter_core
# 
# Top level modules:
# 	filter_core
# End time: 21:07:16 on May 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:07:16 on May 06,2025
# vlog -reportprogress 300 -sv ../rtl/header_parser.sv 
# -- Compiling module header_parser
# -- Compiling module header_parser_testbench
# 
# Top level modules:
# 	header_parser_testbench
# End time: 21:07:16 on May 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 21:07:25 on May 06,2025, Elapsed time: 0:10:02
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" work.header_parser_testbench 
# Start time: 21:07:25 on May 06,2025
# Loading sv_std.std
# Loading work.header_parser_testbench
# Loading work.header_parser
# Loading work.cycle_counter
# Loading work.fifo
# Loading work.filter_core
# Loading work.filter_config
# Simulation finished.
# ** Note: $finish    : ../rtl/header_parser.sv(397)
#    Time: 305 ps  Iteration: 1  Instance: /header_parser_testbench
# 1
# Break in Module header_parser_testbench at ../rtl/header_parser.sv line 397
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {F:/QuartusStuff/Projects/Ethernet Packet Parser/UDP-Packet-Processor/modelsim/wave.do}
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:11:52 on May 06,2025
# vlog -reportprogress 300 -sv ../rtl/cycle_counter.sv 
# -- Compiling module cycle_counter
# 
# Top level modules:
# 	cycle_counter
# End time: 21:11:52 on May 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:11:52 on May 06,2025
# vlog -reportprogress 300 -sv ../rtl/fifo.sv 
# -- Compiling module fifo
# 
# Top level modules:
# 	fifo
# End time: 21:11:52 on May 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:11:52 on May 06,2025
# vlog -reportprogress 300 -sv ../rtl/filter_config.sv 
# -- Compiling module filter_config
# 
# Top level modules:
# 	filter_config
# End time: 21:11:52 on May 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:11:52 on May 06,2025
# vlog -reportprogress 300 -sv ../rtl/filter_core.sv 
# -- Compiling module filter_core
# 
# Top level modules:
# 	filter_core
# End time: 21:11:52 on May 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:11:52 on May 06,2025
# vlog -reportprogress 300 -sv ../rtl/header_parser.sv 
# -- Compiling module header_parser
# -- Compiling module header_parser_testbench
# 
# Top level modules:
# 	header_parser_testbench
# End time: 21:11:52 on May 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 21:11:54 on May 06,2025, Elapsed time: 0:04:29
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" work.header_parser_testbench 
# Start time: 21:11:54 on May 06,2025
# Loading sv_std.std
# Loading work.header_parser_testbench
# Loading work.header_parser
# Loading work.cycle_counter
# Loading work.fifo
# Loading work.filter_core
# Loading work.filter_config
# Simulation finished.
# ** Note: $finish    : ../rtl/header_parser.sv(397)
#    Time: 305 ps  Iteration: 1  Instance: /header_parser_testbench
# 1
# Break in Module header_parser_testbench at ../rtl/header_parser.sv line 397
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {F:/QuartusStuff/Projects/Ethernet Packet Parser/UDP-Packet-Processor/modelsim/wave.do}
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:12:26 on May 06,2025
# vlog -reportprogress 300 -sv ../rtl/cycle_counter.sv 
# -- Compiling module cycle_counter
# 
# Top level modules:
# 	cycle_counter
# End time: 21:12:26 on May 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:12:26 on May 06,2025
# vlog -reportprogress 300 -sv ../rtl/fifo.sv 
# -- Compiling module fifo
# 
# Top level modules:
# 	fifo
# End time: 21:12:26 on May 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:12:26 on May 06,2025
# vlog -reportprogress 300 -sv ../rtl/filter_config.sv 
# -- Compiling module filter_config
# 
# Top level modules:
# 	filter_config
# End time: 21:12:26 on May 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:12:26 on May 06,2025
# vlog -reportprogress 300 -sv ../rtl/filter_core.sv 
# -- Compiling module filter_core
# 
# Top level modules:
# 	filter_core
# End time: 21:12:26 on May 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:12:26 on May 06,2025
# vlog -reportprogress 300 -sv ../rtl/header_parser.sv 
# -- Compiling module header_parser
# -- Compiling module header_parser_testbench
# 
# Top level modules:
# 	header_parser_testbench
# End time: 21:12:26 on May 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 21:12:41 on May 06,2025, Elapsed time: 0:00:47
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" work.header_parser_testbench 
# Start time: 21:12:41 on May 06,2025
# Loading sv_std.std
# Loading work.header_parser_testbench
# Loading work.header_parser
# Loading work.cycle_counter
# Loading work.fifo
# Loading work.filter_core
# Loading work.filter_config
# Simulation finished.
# ** Note: $finish    : ../rtl/header_parser.sv(397)
#    Time: 305 ps  Iteration: 1  Instance: /header_parser_testbench
# 1
# Break in Module header_parser_testbench at ../rtl/header_parser.sv line 397
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:14:04 on May 06,2025
# vlog -reportprogress 300 -sv ../rtl/cycle_counter.sv 
# -- Compiling module cycle_counter
# 
# Top level modules:
# 	cycle_counter
# End time: 21:14:04 on May 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:14:04 on May 06,2025
# vlog -reportprogress 300 -sv ../rtl/fifo.sv 
# -- Compiling module fifo
# 
# Top level modules:
# 	fifo
# End time: 21:14:04 on May 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:14:04 on May 06,2025
# vlog -reportprogress 300 -sv ../rtl/filter_config.sv 
# -- Compiling module filter_config
# 
# Top level modules:
# 	filter_config
# End time: 21:14:04 on May 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:14:04 on May 06,2025
# vlog -reportprogress 300 -sv ../rtl/filter_core.sv 
# -- Compiling module filter_core
# 
# Top level modules:
# 	filter_core
# End time: 21:14:04 on May 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:14:04 on May 06,2025
# vlog -reportprogress 300 -sv ../rtl/header_parser.sv 
# -- Compiling module header_parser
# -- Compiling module header_parser_testbench
# 
# Top level modules:
# 	header_parser_testbench
# End time: 21:14:04 on May 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 21:14:22 on May 06,2025, Elapsed time: 0:01:41
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" work.header_parser_testbench 
# Start time: 21:14:22 on May 06,2025
# Loading sv_std.std
# Loading work.header_parser_testbench
# Loading work.header_parser
# Loading work.cycle_counter
# Loading work.fifo
# Loading work.filter_core
# Loading work.filter_config
# ** Error: Missing or invalid env path
# Executing ONERROR command at macro ./wave.do line 2
# ** Error: Missing or invalid env path
# Executing ONERROR command at macro ./wave.do line 3
# ** Error: (vish-4014) No objects found matching '/header_parser_testbench/dut/Buffer1'.
# Executing ONERROR command at macro ./wave.do line 23
# ** Error: (vish-4014) No objects found matching '/header_parser_testbench/dut/Buffer2'.
# Executing ONERROR command at macro ./wave.do line 24
# Simulation finished.
# ** Note: $finish    : ../rtl/header_parser.sv(394)
#    Time: 305 ps  Iteration: 1  Instance: /header_parser_testbench
# 1
# Break in Module header_parser_testbench at ../rtl/header_parser.sv line 394
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:14:45 on May 06,2025
# vlog -reportprogress 300 -sv ../rtl/cycle_counter.sv 
# -- Compiling module cycle_counter
# 
# Top level modules:
# 	cycle_counter
# End time: 21:14:45 on May 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:14:45 on May 06,2025
# vlog -reportprogress 300 -sv ../rtl/fifo.sv 
# -- Compiling module fifo
# 
# Top level modules:
# 	fifo
# End time: 21:14:46 on May 06,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:14:46 on May 06,2025
# vlog -reportprogress 300 -sv ../rtl/filter_config.sv 
# -- Compiling module filter_config
# 
# Top level modules:
# 	filter_config
# End time: 21:14:46 on May 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:14:46 on May 06,2025
# vlog -reportprogress 300 -sv ../rtl/filter_core.sv 
# -- Compiling module filter_core
# 
# Top level modules:
# 	filter_core
# End time: 21:14:46 on May 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:14:46 on May 06,2025
# vlog -reportprogress 300 -sv ../rtl/header_parser.sv 
# -- Compiling module header_parser
# -- Compiling module header_parser_testbench
# 
# Top level modules:
# 	header_parser_testbench
# End time: 21:14:46 on May 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 21:14:47 on May 06,2025, Elapsed time: 0:00:25
# Errors: 10, Warnings: 0
# vsim -voptargs="+acc" work.header_parser_testbench 
# Start time: 21:14:47 on May 06,2025
# Loading sv_std.std
# Loading work.header_parser_testbench
# Loading work.header_parser
# Loading work.cycle_counter
# Loading work.fifo
# Loading work.filter_core
# Loading work.filter_config
# ** Error: Missing or invalid env path
# Executing ONERROR command at macro ./wave.do line 2
# ** Error: Missing or invalid env path
# Executing ONERROR command at macro ./wave.do line 3
# ** Error: (vish-4014) No objects found matching '/header_parser_testbench/dut/Buffer1'.
# Executing ONERROR command at macro ./wave.do line 23
# ** Error: (vish-4014) No objects found matching '/header_parser_testbench/dut/Buffer2'.
# Executing ONERROR command at macro ./wave.do line 24
# Simulation finished.
# ** Note: $finish    : ../rtl/header_parser.sv(394)
#    Time: 305 ps  Iteration: 1  Instance: /header_parser_testbench
# 1
# Break in Module header_parser_testbench at ../rtl/header_parser.sv line 394
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:17:28 on May 06,2025
# vlog -reportprogress 300 -sv ../rtl/cycle_counter.sv 
# -- Compiling module cycle_counter
# 
# Top level modules:
# 	cycle_counter
# End time: 21:17:28 on May 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:17:28 on May 06,2025
# vlog -reportprogress 300 -sv ../rtl/fifo.sv 
# -- Compiling module fifo
# 
# Top level modules:
# 	fifo
# End time: 21:17:28 on May 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:17:28 on May 06,2025
# vlog -reportprogress 300 -sv ../rtl/filter_config.sv 
# -- Compiling module filter_config
# 
# Top level modules:
# 	filter_config
# End time: 21:17:28 on May 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:17:28 on May 06,2025
# vlog -reportprogress 300 -sv ../rtl/filter_core.sv 
# -- Compiling module filter_core
# 
# Top level modules:
# 	filter_core
# End time: 21:17:28 on May 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:17:28 on May 06,2025
# vlog -reportprogress 300 -sv ../rtl/header_parser.sv 
# -- Compiling module header_parser
# -- Compiling module header_parser_testbench
# 
# Top level modules:
# 	header_parser_testbench
# End time: 21:17:28 on May 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 21:17:56 on May 06,2025, Elapsed time: 0:03:09
# Errors: 10, Warnings: 0
# vsim -voptargs="+acc" work.header_parser_testbench 
# Start time: 21:17:56 on May 06,2025
# Loading sv_std.std
# Loading work.header_parser_testbench
# Loading work.header_parser
# Loading work.cycle_counter
# Loading work.fifo
# Loading work.filter_core
# Loading work.filter_config
# ** Error: Missing or invalid env path
# Executing ONERROR command at macro ./wave.do line 2
# ** Error: Missing or invalid env path
# Executing ONERROR command at macro ./wave.do line 3
# ** Error: (vish-4014) No objects found matching '/header_parser_testbench/dut/Buffer1'.
# Executing ONERROR command at macro ./wave.do line 23
# ** Error: (vish-4014) No objects found matching '/header_parser_testbench/dut/Buffer2'.
# Executing ONERROR command at macro ./wave.do line 24
# Simulation finished.
# ** Note: $finish    : ../rtl/header_parser.sv(394)
#    Time: 305 ps  Iteration: 1  Instance: /header_parser_testbench
# 1
# Break in Module header_parser_testbench at ../rtl/header_parser.sv line 394
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:21:54 on May 06,2025
# vlog -reportprogress 300 -sv ../rtl/cycle_counter.sv 
# -- Compiling module cycle_counter
# 
# Top level modules:
# 	cycle_counter
# End time: 21:21:54 on May 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:21:54 on May 06,2025
# vlog -reportprogress 300 -sv ../rtl/fifo.sv 
# -- Compiling module fifo
# 
# Top level modules:
# 	fifo
# End time: 21:21:54 on May 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:21:54 on May 06,2025
# vlog -reportprogress 300 -sv ../rtl/filter_config.sv 
# -- Compiling module filter_config
# 
# Top level modules:
# 	filter_config
# End time: 21:21:54 on May 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:21:54 on May 06,2025
# vlog -reportprogress 300 -sv ../rtl/filter_core.sv 
# -- Compiling module filter_core
# 
# Top level modules:
# 	filter_core
# End time: 21:21:54 on May 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:21:54 on May 06,2025
# vlog -reportprogress 300 -sv ../rtl/header_parser.sv 
# -- Compiling module header_parser
# -- Compiling module header_parser_testbench
# 
# Top level modules:
# 	header_parser_testbench
# End time: 21:21:54 on May 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 21:22:05 on May 06,2025, Elapsed time: 0:04:09
# Errors: 10, Warnings: 0
# vsim -voptargs="+acc" work.header_parser_testbench 
# Start time: 21:22:05 on May 06,2025
# Loading sv_std.std
# Loading work.header_parser_testbench
# Loading work.header_parser
# Loading work.cycle_counter
# Loading work.fifo
# Loading work.filter_core
# Loading work.filter_config
# ** Error: Missing or invalid env path
# Executing ONERROR command at macro ./wave.do line 2
# ** Error: Missing or invalid env path
# Executing ONERROR command at macro ./wave.do line 3
# ** Error: (vish-4014) No objects found matching '/header_parser_testbench/dut/Buffer1'.
# Executing ONERROR command at macro ./wave.do line 23
# ** Error: (vish-4014) No objects found matching '/header_parser_testbench/dut/Buffer2'.
# Executing ONERROR command at macro ./wave.do line 24
# Simulation finished.
# ** Note: $finish    : ../rtl/header_parser.sv(394)
#    Time: 305 ps  Iteration: 1  Instance: /header_parser_testbench
# 1
# Break in Module header_parser_testbench at ../rtl/header_parser.sv line 394
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:23:03 on May 06,2025
# vlog -reportprogress 300 -sv ../rtl/cycle_counter.sv 
# -- Compiling module cycle_counter
# 
# Top level modules:
# 	cycle_counter
# End time: 21:23:03 on May 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:23:03 on May 06,2025
# vlog -reportprogress 300 -sv ../rtl/fifo.sv 
# -- Compiling module fifo
# 
# Top level modules:
# 	fifo
# End time: 21:23:03 on May 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:23:03 on May 06,2025
# vlog -reportprogress 300 -sv ../rtl/filter_config.sv 
# -- Compiling module filter_config
# 
# Top level modules:
# 	filter_config
# End time: 21:23:03 on May 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:23:03 on May 06,2025
# vlog -reportprogress 300 -sv ../rtl/filter_core.sv 
# -- Compiling module filter_core
# 
# Top level modules:
# 	filter_core
# End time: 21:23:03 on May 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:23:03 on May 06,2025
# vlog -reportprogress 300 -sv ../rtl/header_parser.sv 
# -- Compiling module header_parser
# -- Compiling module header_parser_testbench
# 
# Top level modules:
# 	header_parser_testbench
# End time: 21:23:03 on May 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 21:23:08 on May 06,2025, Elapsed time: 0:01:03
# Errors: 10, Warnings: 0
# vsim -voptargs="+acc" work.header_parser_testbench 
# Start time: 21:23:08 on May 06,2025
# Loading sv_std.std
# Loading work.header_parser_testbench
# Loading work.header_parser
# Loading work.cycle_counter
# Loading work.fifo
# Loading work.filter_core
# Loading work.filter_config
# ** Error: Missing or invalid env path
# Executing ONERROR command at macro ./wave.do line 2
# ** Error: Missing or invalid env path
# Executing ONERROR command at macro ./wave.do line 3
# ** Error: (vish-4014) No objects found matching '/header_parser_testbench/dut/Buffer1'.
# Executing ONERROR command at macro ./wave.do line 23
# ** Error: (vish-4014) No objects found matching '/header_parser_testbench/dut/Buffer2'.
# Executing ONERROR command at macro ./wave.do line 24
# Simulation finished.
# ** Note: $finish    : ../rtl/header_parser.sv(394)
#    Time: 305 ps  Iteration: 1  Instance: /header_parser_testbench
# 1
# Break in Module header_parser_testbench at ../rtl/header_parser.sv line 394
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:26:07 on May 06,2025
# vlog -reportprogress 300 -sv ../rtl/cycle_counter.sv 
# -- Compiling module cycle_counter
# 
# Top level modules:
# 	cycle_counter
# End time: 21:26:07 on May 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:26:07 on May 06,2025
# vlog -reportprogress 300 -sv ../rtl/fifo.sv 
# -- Compiling module fifo
# 
# Top level modules:
# 	fifo
# End time: 21:26:07 on May 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:26:08 on May 06,2025
# vlog -reportprogress 300 -sv ../rtl/filter_config.sv 
# -- Compiling module filter_config
# 
# Top level modules:
# 	filter_config
# End time: 21:26:08 on May 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:26:08 on May 06,2025
# vlog -reportprogress 300 -sv ../rtl/filter_core.sv 
# -- Compiling module filter_core
# 
# Top level modules:
# 	filter_core
# End time: 21:26:08 on May 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:26:08 on May 06,2025
# vlog -reportprogress 300 -sv ../rtl/header_parser.sv 
# -- Compiling module header_parser
# -- Compiling module header_parser_testbench
# 
# Top level modules:
# 	header_parser_testbench
# End time: 21:26:08 on May 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 21:26:20 on May 06,2025, Elapsed time: 0:03:12
# Errors: 10, Warnings: 0
# vsim -voptargs="+acc" work.header_parser_testbench 
# Start time: 21:26:20 on May 06,2025
# Loading sv_std.std
# Loading work.header_parser_testbench
# Loading work.header_parser
# Loading work.cycle_counter
# Loading work.fifo
# Loading work.filter_core
# Loading work.filter_config
# Simulation finished.
# ** Note: $finish    : ../rtl/header_parser.sv(397)
#    Time: 305 ps  Iteration: 1  Instance: /header_parser_testbench
# 1
# Break in Module header_parser_testbench at ../rtl/header_parser.sv line 397
add wave -position 22  sim:/header_parser_testbench/dut/final_valid_bytes
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {F:/QuartusStuff/Projects/Ethernet Packet Parser/UDP-Packet-Processor/modelsim/wave.do}
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:27:15 on May 06,2025
# vlog -reportprogress 300 -sv ../rtl/cycle_counter.sv 
# -- Compiling module cycle_counter
# 
# Top level modules:
# 	cycle_counter
# End time: 21:27:15 on May 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:27:15 on May 06,2025
# vlog -reportprogress 300 -sv ../rtl/fifo.sv 
# -- Compiling module fifo
# 
# Top level modules:
# 	fifo
# End time: 21:27:15 on May 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:27:15 on May 06,2025
# vlog -reportprogress 300 -sv ../rtl/filter_config.sv 
# -- Compiling module filter_config
# 
# Top level modules:
# 	filter_config
# End time: 21:27:15 on May 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:27:15 on May 06,2025
# vlog -reportprogress 300 -sv ../rtl/filter_core.sv 
# -- Compiling module filter_core
# 
# Top level modules:
# 	filter_core
# End time: 21:27:15 on May 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:27:15 on May 06,2025
# vlog -reportprogress 300 -sv ../rtl/header_parser.sv 
# -- Compiling module header_parser
# -- Compiling module header_parser_testbench
# 
# Top level modules:
# 	header_parser_testbench
# End time: 21:27:15 on May 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 21:27:17 on May 06,2025, Elapsed time: 0:00:57
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" work.header_parser_testbench 
# Start time: 21:27:17 on May 06,2025
# Loading sv_std.std
# Loading work.header_parser_testbench
# Loading work.header_parser
# Loading work.cycle_counter
# Loading work.fifo
# Loading work.filter_core
# Loading work.filter_config
# Simulation finished.
# ** Note: $finish    : ../rtl/header_parser.sv(397)
#    Time: 305 ps  Iteration: 1  Instance: /header_parser_testbench
# 1
# Break in Module header_parser_testbench at ../rtl/header_parser.sv line 397
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:29:10 on May 06,2025
# vlog -reportprogress 300 -sv ../rtl/cycle_counter.sv 
# -- Compiling module cycle_counter
# 
# Top level modules:
# 	cycle_counter
# End time: 21:29:10 on May 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:29:10 on May 06,2025
# vlog -reportprogress 300 -sv ../rtl/fifo.sv 
# -- Compiling module fifo
# 
# Top level modules:
# 	fifo
# End time: 21:29:11 on May 06,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:29:11 on May 06,2025
# vlog -reportprogress 300 -sv ../rtl/filter_config.sv 
# -- Compiling module filter_config
# 
# Top level modules:
# 	filter_config
# End time: 21:29:11 on May 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:29:11 on May 06,2025
# vlog -reportprogress 300 -sv ../rtl/filter_core.sv 
# -- Compiling module filter_core
# 
# Top level modules:
# 	filter_core
# End time: 21:29:11 on May 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:29:11 on May 06,2025
# vlog -reportprogress 300 -sv ../rtl/header_parser.sv 
# -- Compiling module header_parser
# -- Compiling module header_parser_testbench
# 
# Top level modules:
# 	header_parser_testbench
# End time: 21:29:11 on May 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 21:29:15 on May 06,2025, Elapsed time: 0:01:58
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" work.header_parser_testbench 
# Start time: 21:29:15 on May 06,2025
# Loading sv_std.std
# Loading work.header_parser_testbench
# Loading work.header_parser
# Loading work.cycle_counter
# Loading work.fifo
# Loading work.filter_core
# Loading work.filter_config
# Simulation finished.
# ** Note: $finish    : ../rtl/header_parser.sv(397)
#    Time: 305 ps  Iteration: 1  Instance: /header_parser_testbench
# 1
# Break in Module header_parser_testbench at ../rtl/header_parser.sv line 397
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {F:/QuartusStuff/Projects/Ethernet Packet Parser/UDP-Packet-Processor/modelsim/wave.do}
# End time: 21:29:59 on May 06,2025, Elapsed time: 0:00:44
# Errors: 0, Warnings: 0
