vhdl xil_defaultlib  \
"../../../bd/intellight/ip/intellight_axi_bram_ctrl_1_0/sim/intellight_axi_bram_ctrl_1_0.vhd" \
"../../../bd/intellight/ip/intellight_axi_bram_ctrl_1_1/sim/intellight_axi_bram_ctrl_1_1.vhd" \
"../../../bd/intellight/ip/intellight_axi_bram_ctrl_2_0/sim/intellight_axi_bram_ctrl_2_0.vhd" \
"../../../bd/intellight/ip/intellight_axi_bram_ctrl_0_0/sim/intellight_axi_bram_ctrl_0_0.vhd" \
"../../../bd/intellight/ip/intellight_axi_smc_0/bd_0/ip/ip_1/sim/bd_0108_psr_aclk_0.vhd" \
"../../../bd/intellight/ip/intellight_rst_clk_100M_0/sim/intellight_rst_clk_100M_0.vhd" \
"../../../bd/intellight/ip/intellight_axi_intc_0_0/sim/intellight_axi_intc_0_0.vhd" \

nosort
