Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Tue Jun  1 17:29:41 2021
| Host         : DESKTOP-437TBDQ running 64-bit major release  (build 9200)
| Command      : report_timing -file ./report/matrixmul_timing_synth.rpt
| Design       : matrixmul
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             4.920ns  (required time - arrival time)
  Source:                 i1_reg_149_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i3_reg_171_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.472ns  (logic 1.888ns (42.218%)  route 2.584ns (57.782%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1132, unset)         0.973     0.973    ap_clk
                         FDRE                                         r  i1_reg_149_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  i1_reg_149_reg[0]/Q
                         net (fo=5, unplaced)         0.769     2.260    i1_reg_149_reg_n_7_[0]
                         LUT4 (Prop_lut4_I1_O)        0.319     2.579 r  ap_CS_fsm[8]_i_33/O
                         net (fo=1, unplaced)         0.000     2.579    ap_CS_fsm[8]_i_33_n_7
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576     3.155 r  ap_CS_fsm_reg[8]_i_21/CO[3]
                         net (fo=1, unplaced)         0.009     3.164    ap_CS_fsm_reg[8]_i_21_n_7
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.281 r  ap_CS_fsm_reg[8]_i_12/CO[3]
                         net (fo=1, unplaced)         0.000     3.281    ap_CS_fsm_reg[8]_i_12_n_7
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.398 r  ap_CS_fsm_reg[8]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     3.398    ap_CS_fsm_reg[8]_i_3_n_7
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.515 f  ap_CS_fsm_reg[8]_i_2/CO[3]
                         net (fo=4, unplaced)         0.942     4.457    tmp_3_fu_346_p2
                         LUT2 (Prop_lut2_I1_O)        0.124     4.581 r  m_reg_182[31]_i_1/O
                         net (fo=63, unplaced)        0.864     5.445    m_reg_182[31]_i_1_n_7
                         FDRE                                         r  i3_reg_171_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1132, unset)         0.924    10.924    ap_clk
                         FDRE                                         r  i3_reg_171_reg[0]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDRE (Setup_fdre_C_R)       -0.524    10.365    i3_reg_171_reg[0]
  -------------------------------------------------------------------
                         required time                         10.365    
                         arrival time                          -5.445    
  -------------------------------------------------------------------
                         slack                                  4.920    




