<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Ecompass: Drivers/STM32L1xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Ecompass
   &#160;<span id="projectnumber">version1.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_60925fc218da8ca7908795bf5f624060.html">Drivers</a></li><li class="navelem"><a class="el" href="dir_8335f29d2b64ddd2929562c478118e19.html">STM32L1xx_HAL_Driver</a></li><li class="navelem"><a class="el" href="dir_c52189b4140bdd75f598e384a2e506c3.html">Inc</a></li><li class="navelem"><a class="el" href="dir_6f37c92f62e2b549d22a78c5fa7dcaaf.html">Legacy</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">stm32_hal_legacy.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="stm32__hal__legacy_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;</div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment">/* Define to prevent recursive inclusion -------------------------------------*/</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor">#ifndef __STM32_HAL_LEGACY</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor">#define __STM32_HAL_LEGACY</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;</div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160; <span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;</div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment">/* Includes ------------------------------------------------------------------*/</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment">/* Exported types ------------------------------------------------------------*/</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="comment">/* Exported constants --------------------------------------------------------*/</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;</div><div class="line"><a name="l00052"></a><span class="lineno"><a class="line" href="group___h_a_l___a_e_s___aliased___defines.html#gaa1ce46da0d4fb33de4f2c64e490cd7d7">   52</a></span>&#160;<span class="preprocessor">#define AES_FLAG_RDERR                  CRYP_FLAG_RDERR</span></div><div class="line"><a name="l00053"></a><span class="lineno"><a class="line" href="group___h_a_l___a_e_s___aliased___defines.html#gac59b45431f2eff8a134d780d9e6b108a">   53</a></span>&#160;<span class="preprocessor">#define AES_FLAG_WRERR                  CRYP_FLAG_WRERR</span></div><div class="line"><a name="l00054"></a><span class="lineno"><a class="line" href="group___h_a_l___a_e_s___aliased___defines.html#gafaf949de7991fdd5029ca6e50e52058b">   54</a></span>&#160;<span class="preprocessor">#define AES_CLEARFLAG_CCF               CRYP_CLEARFLAG_CCF</span></div><div class="line"><a name="l00055"></a><span class="lineno"><a class="line" href="group___h_a_l___a_e_s___aliased___defines.html#gaa7e307ec1428844c43578317b8978f69">   55</a></span>&#160;<span class="preprocessor">#define AES_CLEARFLAG_RDERR             CRYP_CLEARFLAG_RDERR</span></div><div class="line"><a name="l00056"></a><span class="lineno"><a class="line" href="group___h_a_l___a_e_s___aliased___defines.html#gaf098d55b0c28233a8314e3defebc12e6">   56</a></span>&#160;<span class="preprocessor">#define AES_CLEARFLAG_WRERR             CRYP_CLEARFLAG_WRERR</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;</div><div class="line"><a name="l00065"></a><span class="lineno"><a class="line" href="group___h_a_l___a_d_c___aliased___defines.html#ga6d328c588ea6f273ca698d48441a2a71">   65</a></span>&#160;<span class="preprocessor">#define ADC_RESOLUTION12b               ADC_RESOLUTION_12B</span></div><div class="line"><a name="l00066"></a><span class="lineno"><a class="line" href="group___h_a_l___a_d_c___aliased___defines.html#gaa695d7ca46602fd4317d5f6a7a2ee071">   66</a></span>&#160;<span class="preprocessor">#define ADC_RESOLUTION10b               ADC_RESOLUTION_10B</span></div><div class="line"><a name="l00067"></a><span class="lineno"><a class="line" href="group___h_a_l___a_d_c___aliased___defines.html#ga96b87d1645b3ae2e4af88daa006decc4">   67</a></span>&#160;<span class="preprocessor">#define ADC_RESOLUTION8b                ADC_RESOLUTION_8B</span></div><div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="group___h_a_l___a_d_c___aliased___defines.html#gaeaba9f99d20e7305507044f975925622">   68</a></span>&#160;<span class="preprocessor">#define ADC_RESOLUTION6b                ADC_RESOLUTION_6B</span></div><div class="line"><a name="l00069"></a><span class="lineno"><a class="line" href="group___h_a_l___a_d_c___aliased___defines.html#ga46d2fd3222a716456b74ad881eb34039">   69</a></span>&#160;<span class="preprocessor">#define OVR_DATA_OVERWRITTEN            ADC_OVR_DATA_OVERWRITTEN</span></div><div class="line"><a name="l00070"></a><span class="lineno"><a class="line" href="group___h_a_l___a_d_c___aliased___defines.html#ga1fb9c5eb49053187ac90c0af92662be6">   70</a></span>&#160;<span class="preprocessor">#define OVR_DATA_PRESERVED              ADC_OVR_DATA_PRESERVED</span></div><div class="line"><a name="l00071"></a><span class="lineno"><a class="line" href="group___h_a_l___a_d_c___aliased___defines.html#ga8160cf13a85d797ef96972174a863945">   71</a></span>&#160;<span class="preprocessor">#define EOC_SINGLE_CONV                 ADC_EOC_SINGLE_CONV</span></div><div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="group___h_a_l___a_d_c___aliased___defines.html#gac7022f73c8906a37c7faf511bc720dda">   72</a></span>&#160;<span class="preprocessor">#define EOC_SEQ_CONV                    ADC_EOC_SEQ_CONV</span></div><div class="line"><a name="l00073"></a><span class="lineno"><a class="line" href="group___h_a_l___a_d_c___aliased___defines.html#ga503236c97697e9135a9d1c2c88cac7c9">   73</a></span>&#160;<span class="preprocessor">#define EOC_SINGLE_SEQ_CONV             ADC_EOC_SINGLE_SEQ_CONV</span></div><div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="group___h_a_l___a_d_c___aliased___defines.html#ga37bac62f24a8600f62d0d35683a0a4de">   74</a></span>&#160;<span class="preprocessor">#define REGULAR_GROUP                   ADC_REGULAR_GROUP</span></div><div class="line"><a name="l00075"></a><span class="lineno"><a class="line" href="group___h_a_l___a_d_c___aliased___defines.html#gaa5d1cfe7b35cb724d898622cbd6b7894">   75</a></span>&#160;<span class="preprocessor">#define INJECTED_GROUP                  ADC_INJECTED_GROUP</span></div><div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="group___h_a_l___a_d_c___aliased___defines.html#ga1e691aaec563e444d3965d5d98d1c47b">   76</a></span>&#160;<span class="preprocessor">#define REGULAR_INJECTED_GROUP          ADC_REGULAR_INJECTED_GROUP</span></div><div class="line"><a name="l00077"></a><span class="lineno"><a class="line" href="group___h_a_l___a_d_c___aliased___defines.html#ga21fdc6d3f5ae5c030acc0f5518fbea4a">   77</a></span>&#160;<span class="preprocessor">#define AWD_EVENT                       ADC_AWD_EVENT</span></div><div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="group___h_a_l___a_d_c___aliased___defines.html#ga1429af679941d537c64f7004430fdf54">   78</a></span>&#160;<span class="preprocessor">#define AWD1_EVENT                      ADC_AWD1_EVENT</span></div><div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="group___h_a_l___a_d_c___aliased___defines.html#ga04d97e3fb4776a8fae622cf88b442687">   79</a></span>&#160;<span class="preprocessor">#define AWD2_EVENT                      ADC_AWD2_EVENT</span></div><div class="line"><a name="l00080"></a><span class="lineno"><a class="line" href="group___h_a_l___a_d_c___aliased___defines.html#gabb3f690eef894c37c3f2c49e1d8c6c06">   80</a></span>&#160;<span class="preprocessor">#define AWD3_EVENT                      ADC_AWD3_EVENT</span></div><div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="group___h_a_l___a_d_c___aliased___defines.html#gaf63a166dce844ba44197109fe3a3d02f">   81</a></span>&#160;<span class="preprocessor">#define OVR_EVENT                       ADC_OVR_EVENT</span></div><div class="line"><a name="l00082"></a><span class="lineno"><a class="line" href="group___h_a_l___a_d_c___aliased___defines.html#gae63ff704e73ca97890da8a07e141bb96">   82</a></span>&#160;<span class="preprocessor">#define JQOVF_EVENT                     ADC_JQOVF_EVENT</span></div><div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="group___h_a_l___a_d_c___aliased___defines.html#gac9dcdba2096f6b3adab742b8b1a256c2">   83</a></span>&#160;<span class="preprocessor">#define ALL_CHANNELS                    ADC_ALL_CHANNELS</span></div><div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="group___h_a_l___a_d_c___aliased___defines.html#ga9480bc25f45fc189111dba13103c404e">   84</a></span>&#160;<span class="preprocessor">#define REGULAR_CHANNELS                ADC_REGULAR_CHANNELS</span></div><div class="line"><a name="l00085"></a><span class="lineno"><a class="line" href="group___h_a_l___a_d_c___aliased___defines.html#ga458eefd477e1e06e313716de162b7d0f">   85</a></span>&#160;<span class="preprocessor">#define INJECTED_CHANNELS               ADC_INJECTED_CHANNELS</span></div><div class="line"><a name="l00086"></a><span class="lineno"><a class="line" href="group___h_a_l___a_d_c___aliased___defines.html#ga48929ac8156ee0ea52c25ad3ec9fed11">   86</a></span>&#160;<span class="preprocessor">#define SYSCFG_FLAG_SENSOR_ADC          ADC_FLAG_SENSOR</span></div><div class="line"><a name="l00087"></a><span class="lineno"><a class="line" href="group___h_a_l___a_d_c___aliased___defines.html#gaa7f5151463037ce60032a869f3e71665">   87</a></span>&#160;<span class="preprocessor">#define SYSCFG_FLAG_VREF_ADC            ADC_FLAG_VREFINT</span></div><div class="line"><a name="l00088"></a><span class="lineno"><a class="line" href="group___h_a_l___a_d_c___aliased___defines.html#gaaf80e00044e185957328f1d59bacdf37">   88</a></span>&#160;<span class="preprocessor">#define ADC_CLOCKPRESCALER_PCLK_DIV1    ADC_CLOCK_SYNC_PCLK_DIV1</span></div><div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="group___h_a_l___a_d_c___aliased___defines.html#ga058aa1143f9f7f123362039c9efcf4cb">   89</a></span>&#160;<span class="preprocessor">#define ADC_CLOCKPRESCALER_PCLK_DIV2    ADC_CLOCK_SYNC_PCLK_DIV2</span></div><div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="group___h_a_l___a_d_c___aliased___defines.html#ga98bc3d5a9f7e069183a205c8458a6645">   90</a></span>&#160;<span class="preprocessor">#define ADC_CLOCKPRESCALER_PCLK_DIV4    ADC_CLOCK_SYNC_PCLK_DIV4</span></div><div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="group___h_a_l___a_d_c___aliased___defines.html#gae5cbf680825b9ccaa02bdbab9217f550">   91</a></span>&#160;<span class="preprocessor">#define ADC_CLOCKPRESCALER_PCLK_DIV6    ADC_CLOCK_SYNC_PCLK_DIV6</span></div><div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="group___h_a_l___a_d_c___aliased___defines.html#ga93ccda8f421de00a2aa5b0b19b665393">   92</a></span>&#160;<span class="preprocessor">#define ADC_CLOCKPRESCALER_PCLK_DIV8    ADC_CLOCK_SYNC_PCLK_DIV8</span></div><div class="line"><a name="l00093"></a><span class="lineno"><a class="line" href="group___h_a_l___a_d_c___aliased___defines.html#ga72d7fcd1d65274786de2b3ccd6b853c4">   93</a></span>&#160;<span class="preprocessor">#define ADC_EXTERNALTRIG0_T6_TRGO       ADC_EXTERNALTRIGCONV_T6_TRGO </span></div><div class="line"><a name="l00094"></a><span class="lineno"><a class="line" href="group___h_a_l___a_d_c___aliased___defines.html#gab001be8f7abe45ddf92a476a65c6dd50">   94</a></span>&#160;<span class="preprocessor">#define ADC_EXTERNALTRIG1_T21_CC2       ADC_EXTERNALTRIGCONV_T21_CC2 </span></div><div class="line"><a name="l00095"></a><span class="lineno"><a class="line" href="group___h_a_l___a_d_c___aliased___defines.html#gaad24eb6d74f2e4396d59afc4c715a053">   95</a></span>&#160;<span class="preprocessor">#define ADC_EXTERNALTRIG2_T2_TRGO       ADC_EXTERNALTRIGCONV_T2_TRGO </span></div><div class="line"><a name="l00096"></a><span class="lineno"><a class="line" href="group___h_a_l___a_d_c___aliased___defines.html#gaa0f8054b3363d13a190ee0d366363575">   96</a></span>&#160;<span class="preprocessor">#define ADC_EXTERNALTRIG3_T2_CC4        ADC_EXTERNALTRIGCONV_T2_CC4  </span></div><div class="line"><a name="l00097"></a><span class="lineno"><a class="line" href="group___h_a_l___a_d_c___aliased___defines.html#ga671cb20b99d24f3c9923ac7777e5f84e">   97</a></span>&#160;<span class="preprocessor">#define ADC_EXTERNALTRIG4_T22_TRGO      ADC_EXTERNALTRIGCONV_T22_TRGO</span></div><div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="group___h_a_l___a_d_c___aliased___defines.html#ga54407c5dc446f7d5425d8ac135bee69e">   98</a></span>&#160;<span class="preprocessor">#define ADC_EXTERNALTRIG7_EXT_IT11      ADC_EXTERNALTRIGCONV_EXT_IT11</span></div><div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="group___h_a_l___a_d_c___aliased___defines.html#gae507056750621dbc26572874e89ef791">   99</a></span>&#160;<span class="preprocessor">#define ADC_CLOCK_ASYNC                 ADC_CLOCK_ASYNC_DIV1</span></div><div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="group___h_a_l___a_d_c___aliased___defines.html#ga324129b8c65e1f89b0002c31297935eb">  100</a></span>&#160;<span class="preprocessor">#define ADC_EXTERNALTRIG_EDGE_NONE      ADC_EXTERNALTRIGCONVEDGE_NONE</span></div><div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="group___h_a_l___a_d_c___aliased___defines.html#ga7955225cafbadae21be3c9eaaab4bd58">  101</a></span>&#160;<span class="preprocessor">#define ADC_EXTERNALTRIG_EDGE_RISING    ADC_EXTERNALTRIGCONVEDGE_RISING</span></div><div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="group___h_a_l___a_d_c___aliased___defines.html#ga0b539c9290d819da8932016f4a4ca2a1">  102</a></span>&#160;<span class="preprocessor">#define ADC_EXTERNALTRIG_EDGE_FALLING   ADC_EXTERNALTRIGCONVEDGE_FALLING</span></div><div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="group___h_a_l___a_d_c___aliased___defines.html#gaa0c1b4c780d8091fd60f2624ceb2f3a4">  103</a></span>&#160;<span class="preprocessor">#define ADC_EXTERNALTRIG_EDGE_RISINGFALLING ADC_EXTERNALTRIGCONVEDGE_RISINGFALLING</span></div><div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="group___h_a_l___a_d_c___aliased___defines.html#ga5a51fc2613e4af9bd780b00878393cc0">  104</a></span>&#160;<span class="preprocessor">#define ADC_SAMPLETIME_2CYCLE_5         ADC_SAMPLETIME_2CYCLES_5</span></div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;</div><div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="group___h_a_l___a_d_c___aliased___defines.html#ga3bfd5015d60e3116e55ff81e6627f041">  106</a></span>&#160;<span class="preprocessor">#define HAL_ADC_STATE_BUSY_REG          HAL_ADC_STATE_REG_BUSY</span></div><div class="line"><a name="l00107"></a><span class="lineno"><a class="line" href="group___h_a_l___a_d_c___aliased___defines.html#ga9dc7360fd46380f3149e09780cd8f4b4">  107</a></span>&#160;<span class="preprocessor">#define HAL_ADC_STATE_BUSY_INJ          HAL_ADC_STATE_INJ_BUSY</span></div><div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="group___h_a_l___a_d_c___aliased___defines.html#ga12555d013385a39ef776f1177420033c">  108</a></span>&#160;<span class="preprocessor">#define HAL_ADC_STATE_EOC_REG           HAL_ADC_STATE_REG_EOC</span></div><div class="line"><a name="l00109"></a><span class="lineno"><a class="line" href="group___h_a_l___a_d_c___aliased___defines.html#ga2d1ddc7f0311b8faf6266a3e3c005c28">  109</a></span>&#160;<span class="preprocessor">#define HAL_ADC_STATE_EOC_INJ           HAL_ADC_STATE_INJ_EOC</span></div><div class="line"><a name="l00110"></a><span class="lineno"><a class="line" href="group___h_a_l___a_d_c___aliased___defines.html#ga83e3447e639d1a9019732255700ac23a">  110</a></span>&#160;<span class="preprocessor">#define HAL_ADC_STATE_ERROR             HAL_ADC_STATE_ERROR_INTERNAL</span></div><div class="line"><a name="l00111"></a><span class="lineno"><a class="line" href="group___h_a_l___a_d_c___aliased___defines.html#ga063cc0bfc15747a4c96d2868273a4516">  111</a></span>&#160;<span class="preprocessor">#define HAL_ADC_STATE_BUSY              HAL_ADC_STATE_BUSY_INTERNAL</span></div><div class="line"><a name="l00112"></a><span class="lineno"><a class="line" href="group___h_a_l___a_d_c___aliased___defines.html#ga3147b9039ee1bc08da805d57a5136cd1">  112</a></span>&#160;<span class="preprocessor">#define HAL_ADC_STATE_AWD               HAL_ADC_STATE_AWD1 </span></div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;</div><div class="line"><a name="l00121"></a><span class="lineno"><a class="line" href="group___h_a_l___c_e_c___aliased___defines.html#ga15e21b2c6806222aa451549f7c0d902c">  121</a></span>&#160;<span class="preprocessor">#define __HAL_CEC_GET_IT __HAL_CEC_GET_FLAG </span></div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;</div><div class="line"><a name="l00130"></a><span class="lineno"><a class="line" href="group___h_a_l___c_o_m_p___aliased___defines.html#gab9e0400639ad2179b63e519e08741c05">  130</a></span>&#160;<span class="preprocessor">#define COMP_WINDOWMODE_DISABLED       COMP_WINDOWMODE_DISABLE</span></div><div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="group___h_a_l___c_o_m_p___aliased___defines.html#gab481c80a4a4235ca54d2dd39db70926c">  131</a></span>&#160;<span class="preprocessor">#define COMP_WINDOWMODE_ENABLED        COMP_WINDOWMODE_ENABLE</span></div><div class="line"><a name="l00132"></a><span class="lineno"><a class="line" href="group___h_a_l___c_o_m_p___aliased___defines.html#gaa53df1592afaa8d2a7d2f417273a50a7">  132</a></span>&#160;<span class="preprocessor">#define COMP_EXTI_LINE_COMP1_EVENT     COMP_EXTI_LINE_COMP1</span></div><div class="line"><a name="l00133"></a><span class="lineno"><a class="line" href="group___h_a_l___c_o_m_p___aliased___defines.html#gae128dfe3b90b2c0e51cde7de5987f9ef">  133</a></span>&#160;<span class="preprocessor">#define COMP_EXTI_LINE_COMP2_EVENT     COMP_EXTI_LINE_COMP2</span></div><div class="line"><a name="l00134"></a><span class="lineno"><a class="line" href="group___h_a_l___c_o_m_p___aliased___defines.html#ga30c7118ab9b9cbfa8e40870ee9e747b6">  134</a></span>&#160;<span class="preprocessor">#define COMP_EXTI_LINE_COMP3_EVENT     COMP_EXTI_LINE_COMP3</span></div><div class="line"><a name="l00135"></a><span class="lineno"><a class="line" href="group___h_a_l___c_o_m_p___aliased___defines.html#ga7e682dbcdc2deedaa2b2854b7256b742">  135</a></span>&#160;<span class="preprocessor">#define COMP_EXTI_LINE_COMP4_EVENT     COMP_EXTI_LINE_COMP4</span></div><div class="line"><a name="l00136"></a><span class="lineno"><a class="line" href="group___h_a_l___c_o_m_p___aliased___defines.html#gad0def6714ebe83bd131d6f62f12bf6b7">  136</a></span>&#160;<span class="preprocessor">#define COMP_EXTI_LINE_COMP5_EVENT     COMP_EXTI_LINE_COMP5</span></div><div class="line"><a name="l00137"></a><span class="lineno"><a class="line" href="group___h_a_l___c_o_m_p___aliased___defines.html#ga92c1033ac0c380c9f879660af7c62616">  137</a></span>&#160;<span class="preprocessor">#define COMP_EXTI_LINE_COMP6_EVENT     COMP_EXTI_LINE_COMP6</span></div><div class="line"><a name="l00138"></a><span class="lineno"><a class="line" href="group___h_a_l___c_o_m_p___aliased___defines.html#ga7f18b1fe252971b1976e906c2c7d4be7">  138</a></span>&#160;<span class="preprocessor">#define COMP_EXTI_LINE_COMP7_EVENT     COMP_EXTI_LINE_COMP7</span></div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="preprocessor">#if defined(STM32L0)</span></div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="preprocessor">#define COMP_LPTIMCONNECTION_ENABLED   ((uint32_t)0x00000003U)    </span></div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00142"></a><span class="lineno"><a class="line" href="group___h_a_l___c_o_m_p___aliased___defines.html#ga74dbd1a72efdaee104678a256383976f">  142</a></span>&#160;<span class="preprocessor">#define COMP_OUTPUT_COMP6TIM2OCREFCLR  COMP_OUTPUT_COMP6_TIM2OCREFCLR</span></div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="preprocessor">#if defined(STM32F373xC) || defined(STM32F378xx)</span></div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="preprocessor">#define COMP_OUTPUT_TIM3IC1            COMP_OUTPUT_COMP1_TIM3IC1</span></div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="preprocessor">#define COMP_OUTPUT_TIM3OCREFCLR       COMP_OUTPUT_COMP1_TIM3OCREFCLR</span></div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F373xC || STM32F378xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;</div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="preprocessor">#if defined(STM32L0) || defined(STM32L4)</span></div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="preprocessor">#define COMP_WINDOWMODE_ENABLE         COMP_WINDOWMODE_COMP1_INPUT_PLUS_COMMON</span></div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;</div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="preprocessor">#define COMP_NONINVERTINGINPUT_IO1      COMP_INPUT_PLUS_IO1</span></div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="preprocessor">#define COMP_NONINVERTINGINPUT_IO2      COMP_INPUT_PLUS_IO2</span></div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="preprocessor">#define COMP_NONINVERTINGINPUT_IO3      COMP_INPUT_PLUS_IO3</span></div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="preprocessor">#define COMP_NONINVERTINGINPUT_IO4      COMP_INPUT_PLUS_IO4</span></div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="preprocessor">#define COMP_NONINVERTINGINPUT_IO5      COMP_INPUT_PLUS_IO5</span></div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="preprocessor">#define COMP_NONINVERTINGINPUT_IO6      COMP_INPUT_PLUS_IO6</span></div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160; </div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="preprocessor">#define COMP_INVERTINGINPUT_1_4VREFINT  COMP_INPUT_MINUS_1_4VREFINT</span></div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="preprocessor">#define COMP_INVERTINGINPUT_1_2VREFINT  COMP_INPUT_MINUS_1_2VREFINT</span></div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="preprocessor">#define COMP_INVERTINGINPUT_3_4VREFINT  COMP_INPUT_MINUS_3_4VREFINT</span></div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="preprocessor">#define COMP_INVERTINGINPUT_VREFINT     COMP_INPUT_MINUS_VREFINT</span></div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="preprocessor">#define COMP_INVERTINGINPUT_DAC1_CH1    COMP_INPUT_MINUS_DAC1_CH1</span></div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="preprocessor">#define COMP_INVERTINGINPUT_DAC1_CH2    COMP_INPUT_MINUS_DAC1_CH2</span></div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="preprocessor">#define COMP_INVERTINGINPUT_DAC1        COMP_INPUT_MINUS_DAC1_CH1</span></div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="preprocessor">#define COMP_INVERTINGINPUT_DAC2        COMP_INPUT_MINUS_DAC1_CH2</span></div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="preprocessor">#define COMP_INVERTINGINPUT_IO1         COMP_INPUT_MINUS_IO1</span></div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="preprocessor">#if defined(STM32L0)</span></div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="comment">/* Issue fixed on STM32L0 COMP driver: only 2 dedicated IO (IO1 and IO2),     */</span></div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="comment">/* IO2 was wrongly assigned to IO shared with DAC and IO3 was corresponding   */</span></div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="comment">/* to the second dedicated IO (only for COMP2).                               */</span></div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="preprocessor">#define COMP_INVERTINGINPUT_IO2         COMP_INPUT_MINUS_DAC1_CH2</span></div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="preprocessor">#define COMP_INVERTINGINPUT_IO3         COMP_INPUT_MINUS_IO2</span></div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="preprocessor">#define COMP_INVERTINGINPUT_IO2         COMP_INPUT_MINUS_IO2</span></div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="preprocessor">#define COMP_INVERTINGINPUT_IO3         COMP_INPUT_MINUS_IO3</span></div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="preprocessor">#define COMP_INVERTINGINPUT_IO4         COMP_INPUT_MINUS_IO4</span></div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="preprocessor">#define COMP_INVERTINGINPUT_IO5         COMP_INPUT_MINUS_IO5</span></div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;</div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="preprocessor">#define COMP_OUTPUTLEVEL_LOW            COMP_OUTPUT_LEVEL_LOW</span></div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="preprocessor">#define COMP_OUTPUTLEVEL_HIGH           COMP_OUTPUT_LEVEL_HIGH</span></div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;</div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="comment">/* Note: Literal &quot;COMP_FLAG_LOCK&quot; kept for legacy purpose.                    */</span></div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="comment">/*       To check COMP lock state, use macro &quot;__HAL_COMP_IS_LOCKED()&quot;.        */</span></div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="preprocessor">#if defined(COMP_CSR_LOCK)</span></div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="preprocessor">#define COMP_FLAG_LOCK                 COMP_CSR_LOCK</span></div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="preprocessor">#elif defined(COMP_CSR_COMP1LOCK)</span></div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="preprocessor">#define COMP_FLAG_LOCK                 COMP_CSR_COMP1LOCK</span></div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<span class="preprocessor">#elif defined(COMP_CSR_COMPxLOCK)</span></div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="preprocessor">#define COMP_FLAG_LOCK                 COMP_CSR_COMPxLOCK</span></div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;</div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="preprocessor">#if defined(STM32L4)</span></div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="preprocessor">#define COMP_BLANKINGSRCE_TIM1OC5        COMP_BLANKINGSRC_TIM1_OC5_COMP1</span></div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;<span class="preprocessor">#define COMP_BLANKINGSRCE_TIM2OC3        COMP_BLANKINGSRC_TIM2_OC3_COMP1</span></div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="preprocessor">#define COMP_BLANKINGSRCE_TIM3OC3        COMP_BLANKINGSRC_TIM3_OC3_COMP1</span></div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<span class="preprocessor">#define COMP_BLANKINGSRCE_TIM3OC4        COMP_BLANKINGSRC_TIM3_OC4_COMP2</span></div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="preprocessor">#define COMP_BLANKINGSRCE_TIM8OC5        COMP_BLANKINGSRC_TIM8_OC5_COMP2</span></div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="preprocessor">#define COMP_BLANKINGSRCE_TIM15OC1       COMP_BLANKINGSRC_TIM15_OC1_COMP2</span></div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;<span class="preprocessor">#define COMP_BLANKINGSRCE_NONE           COMP_BLANKINGSRC_NONE</span></div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;</div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="preprocessor">#if defined(STM32L0)</span></div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<span class="preprocessor">#define COMP_MODE_HIGHSPEED              COMP_POWERMODE_MEDIUMSPEED</span></div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="preprocessor">#define COMP_MODE_LOWSPEED               COMP_POWERMODE_ULTRALOWPOWER</span></div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;<span class="preprocessor">#define COMP_MODE_HIGHSPEED              COMP_POWERMODE_HIGHSPEED</span></div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;<span class="preprocessor">#define COMP_MODE_MEDIUMSPEED            COMP_POWERMODE_MEDIUMSPEED</span></div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="preprocessor">#define COMP_MODE_LOWPOWER               COMP_POWERMODE_LOWPOWER</span></div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="preprocessor">#define COMP_MODE_ULTRALOWPOWER          COMP_POWERMODE_ULTRALOWPOWER</span></div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;</div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;</div><div class="line"><a name="l00221"></a><span class="lineno"><a class="line" href="group___h_a_l___c_o_r_t_e_x___aliased___defines.html#gac1aca630ce4888aa3febf24db3d9ce45">  221</a></span>&#160;<span class="preprocessor">#define __HAL_CORTEX_SYSTICKCLK_CONFIG HAL_SYSTICK_CLKSourceConfig</span></div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;</div><div class="line"><a name="l00230"></a><span class="lineno"><a class="line" href="group___h_a_l___c_r_c___aliased___defines.html#ga4456415555c54059730c397003bdafd7">  230</a></span>&#160;<span class="preprocessor">#define CRC_OUTPUTDATA_INVERSION_DISABLED    CRC_OUTPUTDATA_INVERSION_DISABLE</span></div><div class="line"><a name="l00231"></a><span class="lineno"><a class="line" href="group___h_a_l___c_r_c___aliased___defines.html#gac171805031f78ba980b4be8cc79a0911">  231</a></span>&#160;<span class="preprocessor">#define CRC_OUTPUTDATA_INVERSION_ENABLED     CRC_OUTPUTDATA_INVERSION_ENABLE</span></div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;</div><div class="line"><a name="l00241"></a><span class="lineno"><a class="line" href="group___h_a_l___d_a_c___aliased___defines.html#gacd0eabd250f1026912b0e3f7deecb2e7">  241</a></span>&#160;<span class="preprocessor">#define DAC1_CHANNEL_1                                  DAC_CHANNEL_1</span></div><div class="line"><a name="l00242"></a><span class="lineno"><a class="line" href="group___h_a_l___d_a_c___aliased___defines.html#ga6358f0c4cfc9a0e67a739bf6cf17870c">  242</a></span>&#160;<span class="preprocessor">#define DAC1_CHANNEL_2                                  DAC_CHANNEL_2</span></div><div class="line"><a name="l00243"></a><span class="lineno"><a class="line" href="group___h_a_l___d_a_c___aliased___defines.html#ga8d40044bd0865cdb12fea604852f2582">  243</a></span>&#160;<span class="preprocessor">#define DAC2_CHANNEL_1                                  DAC_CHANNEL_1</span></div><div class="line"><a name="l00244"></a><span class="lineno"><a class="line" href="group___h_a_l___d_a_c___aliased___defines.html#ga7e80010819867e162e936510093a4cef">  244</a></span>&#160;<span class="preprocessor">#define DAC_WAVE_NONE                                   0x00000000U</span></div><div class="line"><a name="l00245"></a><span class="lineno"><a class="line" href="group___h_a_l___d_a_c___aliased___defines.html#ga4585a41ff6dfd14971119283f1d8045b">  245</a></span>&#160;<span class="preprocessor">#define DAC_WAVE_NOISE                                  DAC_CR_WAVE1_0</span></div><div class="line"><a name="l00246"></a><span class="lineno"><a class="line" href="group___h_a_l___d_a_c___aliased___defines.html#ga8340be3743135476cb33a7daf7e6ace5">  246</a></span>&#160;<span class="preprocessor">#define DAC_WAVE_TRIANGLE                               DAC_CR_WAVE1_1</span></div><div class="line"><a name="l00247"></a><span class="lineno"><a class="line" href="group___h_a_l___d_a_c___aliased___defines.html#ga646bbf1bac854ad6c65dcd932dd97057">  247</a></span>&#160;<span class="preprocessor">#define DAC_WAVEGENERATION_NONE                         DAC_WAVE_NONE</span></div><div class="line"><a name="l00248"></a><span class="lineno"><a class="line" href="group___h_a_l___d_a_c___aliased___defines.html#ga983df0b8c271df50b8d230f9cd79b28e">  248</a></span>&#160;<span class="preprocessor">#define DAC_WAVEGENERATION_NOISE                        DAC_WAVE_NOISE</span></div><div class="line"><a name="l00249"></a><span class="lineno"><a class="line" href="group___h_a_l___d_a_c___aliased___defines.html#ga157dcc41215ec9a313621a1b3e5ba1ab">  249</a></span>&#160;<span class="preprocessor">#define DAC_WAVEGENERATION_TRIANGLE                     DAC_WAVE_TRIANGLE</span></div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;</div><div class="line"><a name="l00258"></a><span class="lineno"><a class="line" href="group___h_a_l___d_m_a___aliased___defines.html#gab67dabe51720b5e84e798243b52428c7">  258</a></span>&#160;<span class="preprocessor">#define HAL_REMAPDMA_ADC_DMA_CH2                DMA_REMAP_ADC_DMA_CH2       </span></div><div class="line"><a name="l00259"></a><span class="lineno"><a class="line" href="group___h_a_l___d_m_a___aliased___defines.html#ga9f990969f0752e658ca3b1ca5fef46b8">  259</a></span>&#160;<span class="preprocessor">#define HAL_REMAPDMA_USART1_TX_DMA_CH4          DMA_REMAP_USART1_TX_DMA_CH4 </span></div><div class="line"><a name="l00260"></a><span class="lineno"><a class="line" href="group___h_a_l___d_m_a___aliased___defines.html#gaee098de174f870c95b0853e34dddd92b">  260</a></span>&#160;<span class="preprocessor">#define HAL_REMAPDMA_USART1_RX_DMA_CH5          DMA_REMAP_USART1_RX_DMA_CH5   </span></div><div class="line"><a name="l00261"></a><span class="lineno"><a class="line" href="group___h_a_l___d_m_a___aliased___defines.html#ga4ff45d813656296b6f9226f333a22fc3">  261</a></span>&#160;<span class="preprocessor">#define HAL_REMAPDMA_TIM16_DMA_CH4              DMA_REMAP_TIM16_DMA_CH4       </span></div><div class="line"><a name="l00262"></a><span class="lineno"><a class="line" href="group___h_a_l___d_m_a___aliased___defines.html#ga4f0dcd990b13d8fd3de0ed0bfd6be555">  262</a></span>&#160;<span class="preprocessor">#define HAL_REMAPDMA_TIM17_DMA_CH2              DMA_REMAP_TIM17_DMA_CH2       </span></div><div class="line"><a name="l00263"></a><span class="lineno"><a class="line" href="group___h_a_l___d_m_a___aliased___defines.html#ga79d86fdf916efa7463e359ac4a404e29">  263</a></span>&#160;<span class="preprocessor">#define HAL_REMAPDMA_USART3_DMA_CH32            DMA_REMAP_USART3_DMA_CH32</span></div><div class="line"><a name="l00264"></a><span class="lineno"><a class="line" href="group___h_a_l___d_m_a___aliased___defines.html#ga982538686481944a0bb7277321303bee">  264</a></span>&#160;<span class="preprocessor">#define HAL_REMAPDMA_TIM16_DMA_CH6              DMA_REMAP_TIM16_DMA_CH6</span></div><div class="line"><a name="l00265"></a><span class="lineno"><a class="line" href="group___h_a_l___d_m_a___aliased___defines.html#ga5ff091f7f81537b41fe4bac1d0f7918b">  265</a></span>&#160;<span class="preprocessor">#define HAL_REMAPDMA_TIM17_DMA_CH7              DMA_REMAP_TIM17_DMA_CH7      </span></div><div class="line"><a name="l00266"></a><span class="lineno"><a class="line" href="group___h_a_l___d_m_a___aliased___defines.html#ga6376d9fb648c5df3bbd41746b98cb986">  266</a></span>&#160;<span class="preprocessor">#define HAL_REMAPDMA_SPI2_DMA_CH67              DMA_REMAP_SPI2_DMA_CH67  </span></div><div class="line"><a name="l00267"></a><span class="lineno"><a class="line" href="group___h_a_l___d_m_a___aliased___defines.html#gad932cab9ecf9c8d136b8421d8506a270">  267</a></span>&#160;<span class="preprocessor">#define HAL_REMAPDMA_USART2_DMA_CH67            DMA_REMAP_USART2_DMA_CH67 </span></div><div class="line"><a name="l00268"></a><span class="lineno"><a class="line" href="group___h_a_l___d_m_a___aliased___defines.html#gac6bff9249f33d8a00757b024f7a14487">  268</a></span>&#160;<span class="preprocessor">#define HAL_REMAPDMA_I2C1_DMA_CH76              DMA_REMAP_I2C1_DMA_CH76   </span></div><div class="line"><a name="l00269"></a><span class="lineno"><a class="line" href="group___h_a_l___d_m_a___aliased___defines.html#ga60ba973bcc155520e8b58deb73948d80">  269</a></span>&#160;<span class="preprocessor">#define HAL_REMAPDMA_TIM1_DMA_CH6               DMA_REMAP_TIM1_DMA_CH6     </span></div><div class="line"><a name="l00270"></a><span class="lineno"><a class="line" href="group___h_a_l___d_m_a___aliased___defines.html#gac2e00fc0ee4dd4d3ffdbdae32d211a35">  270</a></span>&#160;<span class="preprocessor">#define HAL_REMAPDMA_TIM2_DMA_CH7               DMA_REMAP_TIM2_DMA_CH7      </span></div><div class="line"><a name="l00271"></a><span class="lineno"><a class="line" href="group___h_a_l___d_m_a___aliased___defines.html#ga1159405ec3b5377790d12238aa48007e">  271</a></span>&#160;<span class="preprocessor">#define HAL_REMAPDMA_TIM3_DMA_CH6               DMA_REMAP_TIM3_DMA_CH6    </span></div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;  </div><div class="line"><a name="l00273"></a><span class="lineno"><a class="line" href="group___h_a_l___d_m_a___aliased___defines.html#gac6b3f25c675802ffa4bcabdd78a878b9">  273</a></span>&#160;<span class="preprocessor">#define IS_HAL_REMAPDMA                          IS_DMA_REMAP  </span></div><div class="line"><a name="l00274"></a><span class="lineno"><a class="line" href="group___h_a_l___d_m_a___aliased___defines.html#gabe3d38b912b94fa014e2bdf898804671">  274</a></span>&#160;<span class="preprocessor">#define __HAL_REMAPDMA_CHANNEL_ENABLE            __HAL_DMA_REMAP_CHANNEL_ENABLE</span></div><div class="line"><a name="l00275"></a><span class="lineno"><a class="line" href="group___h_a_l___d_m_a___aliased___defines.html#ga6bdaf74acc4e075354d1d31bf5f69f06">  275</a></span>&#160;<span class="preprocessor">#define __HAL_REMAPDMA_CHANNEL_DISABLE           __HAL_DMA_REMAP_CHANNEL_DISABLE</span></div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;  </div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;  </div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;  </div><div class="line"><a name="l00287"></a><span class="lineno"><a class="line" href="group___h_a_l___f_l_a_s_h___aliased___defines.html#ga458b1d485bc541d4a9f2196881146026">  287</a></span>&#160;<span class="preprocessor">#define TYPEPROGRAM_BYTE              FLASH_TYPEPROGRAM_BYTE</span></div><div class="line"><a name="l00288"></a><span class="lineno"><a class="line" href="group___h_a_l___f_l_a_s_h___aliased___defines.html#ga7f3aba0ba4426991096af46fb513eb4a">  288</a></span>&#160;<span class="preprocessor">#define TYPEPROGRAM_HALFWORD          FLASH_TYPEPROGRAM_HALFWORD</span></div><div class="line"><a name="l00289"></a><span class="lineno"><a class="line" href="group___h_a_l___f_l_a_s_h___aliased___defines.html#ga30d98b2839798f48f8a6e0289ab2677a">  289</a></span>&#160;<span class="preprocessor">#define TYPEPROGRAM_WORD              FLASH_TYPEPROGRAM_WORD</span></div><div class="line"><a name="l00290"></a><span class="lineno"><a class="line" href="group___h_a_l___f_l_a_s_h___aliased___defines.html#ga12da935a6f8f2870015e55ff8aa9a7b0">  290</a></span>&#160;<span class="preprocessor">#define TYPEPROGRAM_DOUBLEWORD        FLASH_TYPEPROGRAM_DOUBLEWORD</span></div><div class="line"><a name="l00291"></a><span class="lineno"><a class="line" href="group___h_a_l___f_l_a_s_h___aliased___defines.html#ga35d1514adec0ccd2f93cfd47f844d9ee">  291</a></span>&#160;<span class="preprocessor">#define TYPEERASE_SECTORS             FLASH_TYPEERASE_SECTORS</span></div><div class="line"><a name="l00292"></a><span class="lineno"><a class="line" href="group___h_a_l___f_l_a_s_h___aliased___defines.html#ga07a98a770e73711be26d0c9bef1c174c">  292</a></span>&#160;<span class="preprocessor">#define TYPEERASE_PAGES               FLASH_TYPEERASE_PAGES</span></div><div class="line"><a name="l00293"></a><span class="lineno"><a class="line" href="group___h_a_l___f_l_a_s_h___aliased___defines.html#ga75bd0c1de85562b5ca5369a7bb8d99d1">  293</a></span>&#160;<span class="preprocessor">#define TYPEERASE_PAGEERASE           FLASH_TYPEERASE_PAGES</span></div><div class="line"><a name="l00294"></a><span class="lineno"><a class="line" href="group___h_a_l___f_l_a_s_h___aliased___defines.html#gad155d920d19e0d37f71a46dce3227209">  294</a></span>&#160;<span class="preprocessor">#define TYPEERASE_MASSERASE           FLASH_TYPEERASE_MASSERASE</span></div><div class="line"><a name="l00295"></a><span class="lineno"><a class="line" href="group___h_a_l___f_l_a_s_h___aliased___defines.html#gafa6275edfe88cfcc063761a6394e475a">  295</a></span>&#160;<span class="preprocessor">#define WRPSTATE_DISABLE              OB_WRPSTATE_DISABLE</span></div><div class="line"><a name="l00296"></a><span class="lineno"><a class="line" href="group___h_a_l___f_l_a_s_h___aliased___defines.html#ga1a6d2287155d773e15bb4e5561913171">  296</a></span>&#160;<span class="preprocessor">#define WRPSTATE_ENABLE               OB_WRPSTATE_ENABLE</span></div><div class="line"><a name="l00297"></a><span class="lineno"><a class="line" href="group___h_a_l___f_l_a_s_h___aliased___defines.html#ga0c295495be438d4092e29488ac3ee897">  297</a></span>&#160;<span class="preprocessor">#define HAL_FLASH_TIMEOUT_VALUE       FLASH_TIMEOUT_VALUE</span></div><div class="line"><a name="l00298"></a><span class="lineno"><a class="line" href="group___h_a_l___f_l_a_s_h___aliased___defines.html#ga1de788f8cf04b70320aaebf3388e638c">  298</a></span>&#160;<span class="preprocessor">#define OBEX_PCROP                    OPTIONBYTE_PCROP</span></div><div class="line"><a name="l00299"></a><span class="lineno"><a class="line" href="group___h_a_l___f_l_a_s_h___aliased___defines.html#ga79284d41c929869394172fc526ff3d7e">  299</a></span>&#160;<span class="preprocessor">#define OBEX_BOOTCONFIG               OPTIONBYTE_BOOTCONFIG</span></div><div class="line"><a name="l00300"></a><span class="lineno"><a class="line" href="group___h_a_l___f_l_a_s_h___aliased___defines.html#ga09f7800119c1971e339df62f11beab14">  300</a></span>&#160;<span class="preprocessor">#define PCROPSTATE_DISABLE            OB_PCROP_STATE_DISABLE</span></div><div class="line"><a name="l00301"></a><span class="lineno"><a class="line" href="group___h_a_l___f_l_a_s_h___aliased___defines.html#ga9e086afe58f178c3e86526666bedc217">  301</a></span>&#160;<span class="preprocessor">#define PCROPSTATE_ENABLE             OB_PCROP_STATE_ENABLE</span></div><div class="line"><a name="l00302"></a><span class="lineno"><a class="line" href="group___h_a_l___f_l_a_s_h___aliased___defines.html#ga4b3d9b5629b76e57da896b4b7f95d3d7">  302</a></span>&#160;<span class="preprocessor">#define TYPEERASEDATA_BYTE            FLASH_TYPEERASEDATA_BYTE</span></div><div class="line"><a name="l00303"></a><span class="lineno"><a class="line" href="group___h_a_l___f_l_a_s_h___aliased___defines.html#gaaad85877529e61a7d77a294a9cf2d474">  303</a></span>&#160;<span class="preprocessor">#define TYPEERASEDATA_HALFWORD        FLASH_TYPEERASEDATA_HALFWORD</span></div><div class="line"><a name="l00304"></a><span class="lineno"><a class="line" href="group___h_a_l___f_l_a_s_h___aliased___defines.html#gaf4f4f8533550f97be0c26f73d57c7287">  304</a></span>&#160;<span class="preprocessor">#define TYPEERASEDATA_WORD            FLASH_TYPEERASEDATA_WORD</span></div><div class="line"><a name="l00305"></a><span class="lineno"><a class="line" href="group___h_a_l___f_l_a_s_h___aliased___defines.html#ga6864697548b848a7fc44453e1a2fb81c">  305</a></span>&#160;<span class="preprocessor">#define TYPEPROGRAMDATA_BYTE          FLASH_TYPEPROGRAMDATA_BYTE</span></div><div class="line"><a name="l00306"></a><span class="lineno"><a class="line" href="group___h_a_l___f_l_a_s_h___aliased___defines.html#ga0064d23e04c71357067fc6d55c4ef2d1">  306</a></span>&#160;<span class="preprocessor">#define TYPEPROGRAMDATA_HALFWORD      FLASH_TYPEPROGRAMDATA_HALFWORD</span></div><div class="line"><a name="l00307"></a><span class="lineno"><a class="line" href="group___h_a_l___f_l_a_s_h___aliased___defines.html#ga97f70e9304478e184521f9e9e209fb38">  307</a></span>&#160;<span class="preprocessor">#define TYPEPROGRAMDATA_WORD          FLASH_TYPEPROGRAMDATA_WORD</span></div><div class="line"><a name="l00308"></a><span class="lineno"><a class="line" href="group___h_a_l___f_l_a_s_h___aliased___defines.html#gabe017e7fb8bbfcb3e2c085ec36a74413">  308</a></span>&#160;<span class="preprocessor">#define TYPEPROGRAMDATA_FASTBYTE      FLASH_TYPEPROGRAMDATA_FASTBYTE</span></div><div class="line"><a name="l00309"></a><span class="lineno"><a class="line" href="group___h_a_l___f_l_a_s_h___aliased___defines.html#gaa7602be5fde7d3dfbc33cd647ade049f">  309</a></span>&#160;<span class="preprocessor">#define TYPEPROGRAMDATA_FASTHALFWORD  FLASH_TYPEPROGRAMDATA_FASTHALFWORD</span></div><div class="line"><a name="l00310"></a><span class="lineno"><a class="line" href="group___h_a_l___f_l_a_s_h___aliased___defines.html#ga871de63c00336d70644a300bc2a67f01">  310</a></span>&#160;<span class="preprocessor">#define TYPEPROGRAMDATA_FASTWORD      FLASH_TYPEPROGRAMDATA_FASTWORD</span></div><div class="line"><a name="l00311"></a><span class="lineno"><a class="line" href="group___h_a_l___f_l_a_s_h___aliased___defines.html#ga519adc2af3ba06a8f0548b6690050a89">  311</a></span>&#160;<span class="preprocessor">#define PAGESIZE                      FLASH_PAGE_SIZE</span></div><div class="line"><a name="l00312"></a><span class="lineno"><a class="line" href="group___h_a_l___f_l_a_s_h___aliased___defines.html#ga07e4cba7de4bf96cfafa957245f9d06d">  312</a></span>&#160;<span class="preprocessor">#define TYPEPROGRAM_FASTBYTE          FLASH_TYPEPROGRAM_BYTE</span></div><div class="line"><a name="l00313"></a><span class="lineno"><a class="line" href="group___h_a_l___f_l_a_s_h___aliased___defines.html#gad562e3d208ce464a19d5ec356e7f21ff">  313</a></span>&#160;<span class="preprocessor">#define TYPEPROGRAM_FASTHALFWORD      FLASH_TYPEPROGRAM_HALFWORD</span></div><div class="line"><a name="l00314"></a><span class="lineno"><a class="line" href="group___h_a_l___f_l_a_s_h___aliased___defines.html#ga1c170a7eba13377a1922bf6750b1f0ce">  314</a></span>&#160;<span class="preprocessor">#define TYPEPROGRAM_FASTWORD          FLASH_TYPEPROGRAM_WORD</span></div><div class="line"><a name="l00315"></a><span class="lineno"><a class="line" href="group___h_a_l___f_l_a_s_h___aliased___defines.html#ga5a1b1ceafccd5ab37c7cfbebc9527329">  315</a></span>&#160;<span class="preprocessor">#define VOLTAGE_RANGE_1               FLASH_VOLTAGE_RANGE_1</span></div><div class="line"><a name="l00316"></a><span class="lineno"><a class="line" href="group___h_a_l___f_l_a_s_h___aliased___defines.html#ga1c0639cea187d17c4dad607fe124a94f">  316</a></span>&#160;<span class="preprocessor">#define VOLTAGE_RANGE_2               FLASH_VOLTAGE_RANGE_2</span></div><div class="line"><a name="l00317"></a><span class="lineno"><a class="line" href="group___h_a_l___f_l_a_s_h___aliased___defines.html#ga45c6cc06a75f9dfd18e3d182cbe1387b">  317</a></span>&#160;<span class="preprocessor">#define VOLTAGE_RANGE_3               FLASH_VOLTAGE_RANGE_3</span></div><div class="line"><a name="l00318"></a><span class="lineno"><a class="line" href="group___h_a_l___f_l_a_s_h___aliased___defines.html#ga98497e19f090f03d71a1537fbcfebfe9">  318</a></span>&#160;<span class="preprocessor">#define VOLTAGE_RANGE_4               FLASH_VOLTAGE_RANGE_4</span></div><div class="line"><a name="l00319"></a><span class="lineno"><a class="line" href="group___h_a_l___f_l_a_s_h___aliased___defines.html#gae3b03b62939464528d8a52b034135ea2">  319</a></span>&#160;<span class="preprocessor">#define TYPEPROGRAM_FAST              FLASH_TYPEPROGRAM_FAST</span></div><div class="line"><a name="l00320"></a><span class="lineno"><a class="line" href="group___h_a_l___f_l_a_s_h___aliased___defines.html#gab52dbb436e471071f4700f9bafcb0cef">  320</a></span>&#160;<span class="preprocessor">#define TYPEPROGRAM_FAST_AND_LAST     FLASH_TYPEPROGRAM_FAST_AND_LAST</span></div><div class="line"><a name="l00321"></a><span class="lineno"><a class="line" href="group___h_a_l___f_l_a_s_h___aliased___defines.html#ga4d57e7a32711f223077cc45a55b4d333">  321</a></span>&#160;<span class="preprocessor">#define WRPAREA_BANK1_AREAA           OB_WRPAREA_BANK1_AREAA</span></div><div class="line"><a name="l00322"></a><span class="lineno"><a class="line" href="group___h_a_l___f_l_a_s_h___aliased___defines.html#ga073be154a6602831a813316fa4fb17ca">  322</a></span>&#160;<span class="preprocessor">#define WRPAREA_BANK1_AREAB           OB_WRPAREA_BANK1_AREAB</span></div><div class="line"><a name="l00323"></a><span class="lineno"><a class="line" href="group___h_a_l___f_l_a_s_h___aliased___defines.html#ga385f3bbec731cc31de0a8f83943f678c">  323</a></span>&#160;<span class="preprocessor">#define WRPAREA_BANK2_AREAA           OB_WRPAREA_BANK2_AREAA</span></div><div class="line"><a name="l00324"></a><span class="lineno"><a class="line" href="group___h_a_l___f_l_a_s_h___aliased___defines.html#gad9e82d85eb324cdc5d4c5071a5b41dc6">  324</a></span>&#160;<span class="preprocessor">#define WRPAREA_BANK2_AREAB           OB_WRPAREA_BANK2_AREAB</span></div><div class="line"><a name="l00325"></a><span class="lineno"><a class="line" href="group___h_a_l___f_l_a_s_h___aliased___defines.html#ga29ecb28c7e5de9b73778a4de74cdba4e">  325</a></span>&#160;<span class="preprocessor">#define IWDG_STDBY_FREEZE             OB_IWDG_STDBY_FREEZE</span></div><div class="line"><a name="l00326"></a><span class="lineno"><a class="line" href="group___h_a_l___f_l_a_s_h___aliased___defines.html#ga24bb71bfed2d31ab1c89e2c14617a738">  326</a></span>&#160;<span class="preprocessor">#define IWDG_STDBY_ACTIVE             OB_IWDG_STDBY_RUN</span></div><div class="line"><a name="l00327"></a><span class="lineno"><a class="line" href="group___h_a_l___f_l_a_s_h___aliased___defines.html#gafa9a4aaff8763eed2aaeae674dffd159">  327</a></span>&#160;<span class="preprocessor">#define IWDG_STOP_FREEZE              OB_IWDG_STOP_FREEZE</span></div><div class="line"><a name="l00328"></a><span class="lineno"><a class="line" href="group___h_a_l___f_l_a_s_h___aliased___defines.html#gab00290e46777b5c22558554403dee8c4">  328</a></span>&#160;<span class="preprocessor">#define IWDG_STOP_ACTIVE              OB_IWDG_STOP_RUN</span></div><div class="line"><a name="l00329"></a><span class="lineno"><a class="line" href="group___h_a_l___f_l_a_s_h___aliased___defines.html#ga12c2b55f5c37a54b5733d005ce82a0de">  329</a></span>&#160;<span class="preprocessor">#define FLASH_ERROR_NONE              HAL_FLASH_ERROR_NONE</span></div><div class="line"><a name="l00330"></a><span class="lineno"><a class="line" href="group___h_a_l___f_l_a_s_h___aliased___defines.html#gac032c0eace095140c41d6b63b9292dc2">  330</a></span>&#160;<span class="preprocessor">#define FLASH_ERROR_RD                HAL_FLASH_ERROR_RD</span></div><div class="line"><a name="l00331"></a><span class="lineno"><a class="line" href="group___h_a_l___f_l_a_s_h___aliased___defines.html#gaf48b018af2eb334ed886221152b674c6">  331</a></span>&#160;<span class="preprocessor">#define FLASH_ERROR_PG                HAL_FLASH_ERROR_PROG</span></div><div class="line"><a name="l00332"></a><span class="lineno"><a class="line" href="group___h_a_l___f_l_a_s_h___aliased___defines.html#ga83c5d3706b564f740672468d1618186d">  332</a></span>&#160;<span class="preprocessor">#define FLASH_ERROR_PGP               HAL_FLASH_ERROR_PGS</span></div><div class="line"><a name="l00333"></a><span class="lineno"><a class="line" href="group___h_a_l___f_l_a_s_h___aliased___defines.html#ga25f249bad0630be8d59b2e4fd5e83e63">  333</a></span>&#160;<span class="preprocessor">#define FLASH_ERROR_WRP               HAL_FLASH_ERROR_WRP</span></div><div class="line"><a name="l00334"></a><span class="lineno"><a class="line" href="group___h_a_l___f_l_a_s_h___aliased___defines.html#ga88b48ae21a2c56004f16cf62246aa411">  334</a></span>&#160;<span class="preprocessor">#define FLASH_ERROR_OPTV              HAL_FLASH_ERROR_OPTV</span></div><div class="line"><a name="l00335"></a><span class="lineno"><a class="line" href="group___h_a_l___f_l_a_s_h___aliased___defines.html#ga6bcc50c3baf4770eab5bb4bb6c8ca505">  335</a></span>&#160;<span class="preprocessor">#define FLASH_ERROR_OPTVUSR           HAL_FLASH_ERROR_OPTVUSR</span></div><div class="line"><a name="l00336"></a><span class="lineno"><a class="line" href="group___h_a_l___f_l_a_s_h___aliased___defines.html#ga737128e267cde11757448a999b907a7c">  336</a></span>&#160;<span class="preprocessor">#define FLASH_ERROR_PROG              HAL_FLASH_ERROR_PROG</span></div><div class="line"><a name="l00337"></a><span class="lineno"><a class="line" href="group___h_a_l___f_l_a_s_h___aliased___defines.html#ga7e6bf51847569d433bdb694bdb5ac0f7">  337</a></span>&#160;<span class="preprocessor">#define FLASH_ERROR_OP                HAL_FLASH_ERROR_OPERATION</span></div><div class="line"><a name="l00338"></a><span class="lineno"><a class="line" href="group___h_a_l___f_l_a_s_h___aliased___defines.html#ga3e610cf7bc499ea0e7eee1380a04f42d">  338</a></span>&#160;<span class="preprocessor">#define FLASH_ERROR_PGA               HAL_FLASH_ERROR_PGA</span></div><div class="line"><a name="l00339"></a><span class="lineno"><a class="line" href="group___h_a_l___f_l_a_s_h___aliased___defines.html#gac056ad0617d3beaf8cf2ffb0c87b7266">  339</a></span>&#160;<span class="preprocessor">#define FLASH_ERROR_SIZE              HAL_FLASH_ERROR_SIZE</span></div><div class="line"><a name="l00340"></a><span class="lineno"><a class="line" href="group___h_a_l___f_l_a_s_h___aliased___defines.html#gaaa959c347779d59952fcb60d15dbe2b0">  340</a></span>&#160;<span class="preprocessor">#define FLASH_ERROR_SIZ               HAL_FLASH_ERROR_SIZE</span></div><div class="line"><a name="l00341"></a><span class="lineno"><a class="line" href="group___h_a_l___f_l_a_s_h___aliased___defines.html#ga578b6dd558f1d11d9791b3c63a61e14b">  341</a></span>&#160;<span class="preprocessor">#define FLASH_ERROR_PGS               HAL_FLASH_ERROR_PGS</span></div><div class="line"><a name="l00342"></a><span class="lineno"><a class="line" href="group___h_a_l___f_l_a_s_h___aliased___defines.html#ga10229d78c25e0d944031910606462be1">  342</a></span>&#160;<span class="preprocessor">#define FLASH_ERROR_MIS               HAL_FLASH_ERROR_MIS</span></div><div class="line"><a name="l00343"></a><span class="lineno"><a class="line" href="group___h_a_l___f_l_a_s_h___aliased___defines.html#gad20c28b002e14116facba21f02b0d1ba">  343</a></span>&#160;<span class="preprocessor">#define FLASH_ERROR_FAST              HAL_FLASH_ERROR_FAST</span></div><div class="line"><a name="l00344"></a><span class="lineno"><a class="line" href="group___h_a_l___f_l_a_s_h___aliased___defines.html#ga9386eae0fe9e5b47720ad2378d27e743">  344</a></span>&#160;<span class="preprocessor">#define FLASH_ERROR_FWWERR            HAL_FLASH_ERROR_FWWERR</span></div><div class="line"><a name="l00345"></a><span class="lineno"><a class="line" href="group___h_a_l___f_l_a_s_h___aliased___defines.html#ga987edd2bf3a39310a655473718d9b495">  345</a></span>&#160;<span class="preprocessor">#define FLASH_ERROR_NOTZERO           HAL_FLASH_ERROR_NOTZERO</span></div><div class="line"><a name="l00346"></a><span class="lineno"><a class="line" href="group___h_a_l___f_l_a_s_h___aliased___defines.html#gaae29e90680573edfa4e11e07b2557f16">  346</a></span>&#160;<span class="preprocessor">#define FLASH_ERROR_OPERATION         HAL_FLASH_ERROR_OPERATION</span></div><div class="line"><a name="l00347"></a><span class="lineno"><a class="line" href="group___h_a_l___f_l_a_s_h___aliased___defines.html#gaf908de74b3e013ed30976d9e645354e2">  347</a></span>&#160;<span class="preprocessor">#define FLASH_ERROR_ERS               HAL_FLASH_ERROR_ERS</span></div><div class="line"><a name="l00348"></a><span class="lineno"><a class="line" href="group___h_a_l___f_l_a_s_h___aliased___defines.html#gac332a5aa5da146e19f3c39067220f0f8">  348</a></span>&#160;<span class="preprocessor">#define OB_WDG_SW                     OB_IWDG_SW</span></div><div class="line"><a name="l00349"></a><span class="lineno"><a class="line" href="group___h_a_l___f_l_a_s_h___aliased___defines.html#gae9a94b5f21aaa5dd5558095fa684b5a3">  349</a></span>&#160;<span class="preprocessor">#define OB_WDG_HW                     OB_IWDG_HW</span></div><div class="line"><a name="l00350"></a><span class="lineno"><a class="line" href="group___h_a_l___f_l_a_s_h___aliased___defines.html#ga28d03f0c0e87570a3bc2faa4e720b8e3">  350</a></span>&#160;<span class="preprocessor">#define OB_SDADC12_VDD_MONITOR_SET    OB_SDACD_VDD_MONITOR_SET</span></div><div class="line"><a name="l00351"></a><span class="lineno"><a class="line" href="group___h_a_l___f_l_a_s_h___aliased___defines.html#ga330d35b134c5a576318103b718559b11">  351</a></span>&#160;<span class="preprocessor">#define OB_SDADC12_VDD_MONITOR_RESET  OB_SDACD_VDD_MONITOR_RESET</span></div><div class="line"><a name="l00352"></a><span class="lineno"><a class="line" href="group___h_a_l___f_l_a_s_h___aliased___defines.html#ga98952cd374b07146bb79583fd61ef6e6">  352</a></span>&#160;<span class="preprocessor">#define OB_RAM_PARITY_CHECK_SET       OB_SRAM_PARITY_SET</span></div><div class="line"><a name="l00353"></a><span class="lineno"><a class="line" href="group___h_a_l___f_l_a_s_h___aliased___defines.html#gab425a7c5a822ef819107a93463361bd9">  353</a></span>&#160;<span class="preprocessor">#define OB_RAM_PARITY_CHECK_RESET     OB_SRAM_PARITY_RESET</span></div><div class="line"><a name="l00354"></a><span class="lineno"><a class="line" href="group___h_a_l___f_l_a_s_h___aliased___defines.html#gafc1560626d243a2c9fbd72dbb65c8941">  354</a></span>&#160;<span class="preprocessor">#define IS_OB_SDADC12_VDD_MONITOR     IS_OB_SDACD_VDD_MONITOR</span></div><div class="line"><a name="l00355"></a><span class="lineno"><a class="line" href="group___h_a_l___f_l_a_s_h___aliased___defines.html#ga7339a05119a474a7bde67e9e500d38cb">  355</a></span>&#160;<span class="preprocessor">#define OB_RDP_LEVEL0                 OB_RDP_LEVEL_0</span></div><div class="line"><a name="l00356"></a><span class="lineno"><a class="line" href="group___h_a_l___f_l_a_s_h___aliased___defines.html#ga7291ec039ae68ee1471af8ef3310d326">  356</a></span>&#160;<span class="preprocessor">#define OB_RDP_LEVEL1                 OB_RDP_LEVEL_1</span></div><div class="line"><a name="l00357"></a><span class="lineno"><a class="line" href="group___h_a_l___f_l_a_s_h___aliased___defines.html#gae591fa55ccad5cc27b322a5fba9d6ca1">  357</a></span>&#160;<span class="preprocessor">#define OB_RDP_LEVEL2                 OB_RDP_LEVEL_2</span></div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;</div><div class="line"><a name="l00367"></a><span class="lineno"><a class="line" href="group___h_a_l___s_y_s_c_f_g___aliased___defines.html#gab49ca938ca8481b3bd783423f840c1bd">  367</a></span>&#160;<span class="preprocessor">#define HAL_SYSCFG_FASTMODEPLUS_I2C_PA9    I2C_FASTMODEPLUS_PA9</span></div><div class="line"><a name="l00368"></a><span class="lineno"><a class="line" href="group___h_a_l___s_y_s_c_f_g___aliased___defines.html#ga51ca865a9860b7a43fbb46fb768e3657">  368</a></span>&#160;<span class="preprocessor">#define HAL_SYSCFG_FASTMODEPLUS_I2C_PA10   I2C_FASTMODEPLUS_PA10</span></div><div class="line"><a name="l00369"></a><span class="lineno"><a class="line" href="group___h_a_l___s_y_s_c_f_g___aliased___defines.html#ga615cfdee08ad61f7b1581775e4e0385e">  369</a></span>&#160;<span class="preprocessor">#define HAL_SYSCFG_FASTMODEPLUS_I2C_PB6    I2C_FASTMODEPLUS_PB6</span></div><div class="line"><a name="l00370"></a><span class="lineno"><a class="line" href="group___h_a_l___s_y_s_c_f_g___aliased___defines.html#gaacdf5fce976c3d425f3aac760f4dc90d">  370</a></span>&#160;<span class="preprocessor">#define HAL_SYSCFG_FASTMODEPLUS_I2C_PB7    I2C_FASTMODEPLUS_PB7</span></div><div class="line"><a name="l00371"></a><span class="lineno"><a class="line" href="group___h_a_l___s_y_s_c_f_g___aliased___defines.html#gad8342aebd8090a8777d84165d5726b62">  371</a></span>&#160;<span class="preprocessor">#define HAL_SYSCFG_FASTMODEPLUS_I2C_PB8    I2C_FASTMODEPLUS_PB8</span></div><div class="line"><a name="l00372"></a><span class="lineno"><a class="line" href="group___h_a_l___s_y_s_c_f_g___aliased___defines.html#ga8ace04770933b1fbf1b0e28abd6f3a25">  372</a></span>&#160;<span class="preprocessor">#define HAL_SYSCFG_FASTMODEPLUS_I2C_PB9    I2C_FASTMODEPLUS_PB9</span></div><div class="line"><a name="l00373"></a><span class="lineno"><a class="line" href="group___h_a_l___s_y_s_c_f_g___aliased___defines.html#gad982b1937d6178bc74b6f95e3d343ab1">  373</a></span>&#160;<span class="preprocessor">#define HAL_SYSCFG_FASTMODEPLUS_I2C1       I2C_FASTMODEPLUS_I2C1</span></div><div class="line"><a name="l00374"></a><span class="lineno"><a class="line" href="group___h_a_l___s_y_s_c_f_g___aliased___defines.html#gaa415be62939648ababfdce87dea7c8d4">  374</a></span>&#160;<span class="preprocessor">#define HAL_SYSCFG_FASTMODEPLUS_I2C2       I2C_FASTMODEPLUS_I2C2</span></div><div class="line"><a name="l00375"></a><span class="lineno"><a class="line" href="group___h_a_l___s_y_s_c_f_g___aliased___defines.html#ga3347764cd910d40c261ffcfa150b0912">  375</a></span>&#160;<span class="preprocessor">#define HAL_SYSCFG_FASTMODEPLUS_I2C3       I2C_FASTMODEPLUS_I2C3</span></div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;</div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;<span class="preprocessor">#if defined(STM32L4) || defined(STM32F7) || defined(STM32H7)</span></div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;<span class="preprocessor">#define FMC_NAND_PCC_WAIT_FEATURE_DISABLE       FMC_NAND_WAIT_FEATURE_DISABLE</span></div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;<span class="preprocessor">#define FMC_NAND_PCC_WAIT_FEATURE_ENABLE        FMC_NAND_WAIT_FEATURE_ENABLE</span></div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;<span class="preprocessor">#define FMC_NAND_PCC_MEM_BUS_WIDTH_8            FMC_NAND_MEM_BUS_WIDTH_8</span></div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;<span class="preprocessor">#define FMC_NAND_PCC_MEM_BUS_WIDTH_16           FMC_NAND_MEM_BUS_WIDTH_16</span></div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00390"></a><span class="lineno"><a class="line" href="group___l_l___f_m_c___aliased___defines.html#ga786f6ec5018f08a63751db49c5a6e504">  390</a></span>&#160;<span class="preprocessor">#define FMC_NAND_WAIT_FEATURE_DISABLE           FMC_NAND_PCC_WAIT_FEATURE_DISABLE</span></div><div class="line"><a name="l00391"></a><span class="lineno"><a class="line" href="group___l_l___f_m_c___aliased___defines.html#gabec9b7be17eabb7a382b7980d41341de">  391</a></span>&#160;<span class="preprocessor">#define FMC_NAND_WAIT_FEATURE_ENABLE            FMC_NAND_PCC_WAIT_FEATURE_ENABLE</span></div><div class="line"><a name="l00392"></a><span class="lineno"><a class="line" href="group___l_l___f_m_c___aliased___defines.html#gaa469bab7e7c2618c993f702561913781">  392</a></span>&#160;<span class="preprocessor">#define FMC_NAND_MEM_BUS_WIDTH_8                FMC_NAND_PCC_MEM_BUS_WIDTH_8</span></div><div class="line"><a name="l00393"></a><span class="lineno"><a class="line" href="group___l_l___f_m_c___aliased___defines.html#ga68c3dba3bf2f3af66f9f510d5a3f7253">  393</a></span>&#160;<span class="preprocessor">#define FMC_NAND_MEM_BUS_WIDTH_16               FMC_NAND_PCC_MEM_BUS_WIDTH_16</span></div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;</div><div class="line"><a name="l00403"></a><span class="lineno"><a class="line" href="group___l_l___f_s_m_c___aliased___defines.html#ga792cb73ad3d11cf9cc5931525ae4d27f">  403</a></span>&#160;<span class="preprocessor">#define FSMC_NORSRAM_TYPEDEF                      FSMC_NORSRAM_TypeDef</span></div><div class="line"><a name="l00404"></a><span class="lineno"><a class="line" href="group___l_l___f_s_m_c___aliased___defines.html#ga1590fe5b4e4d991c76d263dc8bc35943">  404</a></span>&#160;<span class="preprocessor">#define FSMC_NORSRAM_EXTENDED_TYPEDEF             FSMC_NORSRAM_EXTENDED_TypeDef</span></div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;</div><div class="line"><a name="l00412"></a><span class="lineno"><a class="line" href="group___h_a_l___g_p_i_o___aliased___macros.html#ga519fafd507db0341f56b24e6f5509561">  412</a></span>&#160;<span class="preprocessor">#define GET_GPIO_SOURCE                           GPIO_GET_INDEX</span></div><div class="line"><a name="l00413"></a><span class="lineno"><a class="line" href="group___h_a_l___g_p_i_o___aliased___macros.html#ga1c140fcfc79bb7185eed044b05792d70">  413</a></span>&#160;<span class="preprocessor">#define GET_GPIO_INDEX                            GPIO_GET_INDEX</span></div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;</div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;<span class="preprocessor">#if defined(STM32F4)</span></div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;<span class="preprocessor">#define GPIO_AF12_SDMMC                           GPIO_AF12_SDIO</span></div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;<span class="preprocessor">#define GPIO_AF12_SDMMC1                          GPIO_AF12_SDIO</span></div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;</div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;<span class="preprocessor">#if defined(STM32F7)</span></div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;<span class="preprocessor">#define GPIO_AF12_SDIO                            GPIO_AF12_SDMMC1</span></div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;<span class="preprocessor">#define GPIO_AF12_SDMMC                           GPIO_AF12_SDMMC1</span></div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;</div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;<span class="preprocessor">#if defined(STM32L4)</span></div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;<span class="preprocessor">#define GPIO_AF12_SDIO                            GPIO_AF12_SDMMC1</span></div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;<span class="preprocessor">#define GPIO_AF12_SDMMC                           GPIO_AF12_SDMMC1</span></div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;</div><div class="line"><a name="l00430"></a><span class="lineno"><a class="line" href="group___h_a_l___g_p_i_o___aliased___macros.html#gab7abf9473a43a0b3d2c494d9946ef5ab">  430</a></span>&#160;<span class="preprocessor">#define GPIO_AF0_LPTIM                            GPIO_AF0_LPTIM1</span></div><div class="line"><a name="l00431"></a><span class="lineno"><a class="line" href="group___h_a_l___g_p_i_o___aliased___macros.html#ga4dd6c2f7aa06ea43dd9e6fe568c34e60">  431</a></span>&#160;<span class="preprocessor">#define GPIO_AF1_LPTIM                            GPIO_AF1_LPTIM1</span></div><div class="line"><a name="l00432"></a><span class="lineno"><a class="line" href="group___h_a_l___g_p_i_o___aliased___macros.html#ga93742854899db59892aa438ce7c8a2d6">  432</a></span>&#160;<span class="preprocessor">#define GPIO_AF2_LPTIM                            GPIO_AF2_LPTIM1</span></div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;</div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;<span class="preprocessor">#if defined(STM32L0) || defined(STM32L4) || defined(STM32F4) || defined(STM32F2) || defined(STM32F7)</span></div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;<span class="preprocessor">#define  GPIO_SPEED_LOW                           GPIO_SPEED_FREQ_LOW     </span></div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;<span class="preprocessor">#define  GPIO_SPEED_MEDIUM                        GPIO_SPEED_FREQ_MEDIUM     </span></div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;<span class="preprocessor">#define  GPIO_SPEED_FAST                          GPIO_SPEED_FREQ_HIGH     </span></div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;<span class="preprocessor">#define  GPIO_SPEED_HIGH                          GPIO_SPEED_FREQ_VERY_HIGH       </span></div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32L0 || STM32L4 || STM32F4 || STM32F2 || STM32F7 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;</div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;<span class="preprocessor">#if defined(STM32L1) </span></div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;<span class="preprocessor"> #define  GPIO_SPEED_VERY_LOW    GPIO_SPEED_FREQ_LOW     </span></div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;<span class="preprocessor"> #define  GPIO_SPEED_LOW         GPIO_SPEED_FREQ_MEDIUM     </span></div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;<span class="preprocessor"> #define  GPIO_SPEED_MEDIUM      GPIO_SPEED_FREQ_HIGH     </span></div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;<span class="preprocessor"> #define  GPIO_SPEED_HIGH        GPIO_SPEED_FREQ_VERY_HIGH     </span></div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32L1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;</div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;<span class="preprocessor">#if defined(STM32F0) || defined(STM32F3) || defined(STM32F1)</span></div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;<span class="preprocessor"> #define  GPIO_SPEED_LOW    GPIO_SPEED_FREQ_LOW</span></div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;<span class="preprocessor"> #define  GPIO_SPEED_MEDIUM GPIO_SPEED_FREQ_MEDIUM</span></div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;<span class="preprocessor"> #define  GPIO_SPEED_HIGH   GPIO_SPEED_FREQ_HIGH</span></div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F0 || STM32F3 || STM32F1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;</div><div class="line"><a name="l00454"></a><span class="lineno"><a class="line" href="group___h_a_l___g_p_i_o___aliased___macros.html#ga9c9e931dff3a4678b468c65b16f6f87e">  454</a></span>&#160;<span class="preprocessor">#define GPIO_AF6_DFSDM                            GPIO_AF6_DFSDM1</span></div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;</div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;<span class="preprocessor">#if defined(STM32H7)</span></div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;<span class="preprocessor"> #define __HAL_RCC_JPEG_CLK_ENABLE               __HAL_RCC_JPGDECEN_CLK_ENABLE</span></div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;<span class="preprocessor"> #define __HAL_RCC_JPEG_CLK_DISABLE              __HAL_RCC_JPGDECEN_CLK_DISABLE</span></div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;<span class="preprocessor"> #define __HAL_RCC_JPEG_FORCE_RESET              __HAL_RCC_JPGDECRST_FORCE_RESET</span></div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;<span class="preprocessor"> #define __HAL_RCC_JPEG_RELEASE_RESET            __HAL_RCC_JPGDECRST_RELEASE_RESET</span></div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;<span class="preprocessor"> #define __HAL_RCC_JPEG_CLK_SLEEP_ENABLE         __HAL_RCC_JPGDEC_CLK_SLEEP_ENABLE</span></div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;<span class="preprocessor"> #define __HAL_RCC_JPEG_CLK_SLEEP_DISABLE        __HAL_RCC_JPGDEC_CLK_SLEEP_DISABLE</span></div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;</div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;<span class="preprocessor">  #define DMA_REQUEST_DAC1 DMA_REQUEST_DAC1_CH1 </span></div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;<span class="preprocessor">  #define DMA_REQUEST_DAC2 DMA_REQUEST_DAC1_CH2 </span></div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;</div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;<span class="preprocessor"> #define BDMA_REQUEST_LP_UART1_RX BDMA_REQUEST_LPUART1_RX</span></div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;<span class="preprocessor"> #define BDMA_REQUEST_LP_UART1_TX BDMA_REQUEST_LPUART1_TX</span></div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;</div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;<span class="preprocessor"> #define HAL_DMAMUX1_REQUEST_GEN_DMAMUX1_CH0_EVT    HAL_DMAMUX1_REQ_GEN_DMAMUX1_CH0_EVT</span></div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;<span class="preprocessor"> #define HAL_DMAMUX1_REQUEST_GEN_DMAMUX1_CH1_EVT    HAL_DMAMUX1_REQ_GEN_DMAMUX1_CH1_EVT</span></div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;<span class="preprocessor"> #define HAL_DMAMUX1_REQUEST_GEN_DMAMUX1_CH2_EVT    HAL_DMAMUX1_REQ_GEN_DMAMUX1_CH2_EVT</span></div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;<span class="preprocessor"> #define HAL_DMAMUX1_REQUEST_GEN_LPTIM1_OUT         HAL_DMAMUX1_REQ_GEN_LPTIM1_OUT</span></div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;<span class="preprocessor"> #define HAL_DMAMUX1_REQUEST_GEN_LPTIM2_OUT         HAL_DMAMUX1_REQ_GEN_LPTIM2_OUT</span></div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;<span class="preprocessor"> #define HAL_DMAMUX1_REQUEST_GEN_LPTIM3_OUT         HAL_DMAMUX1_REQ_GEN_LPTIM3_OUT</span></div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;<span class="preprocessor"> #define HAL_DMAMUX1_REQUEST_GEN_EXTI0              HAL_DMAMUX1_REQ_GEN_EXTI0</span></div><div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;<span class="preprocessor"> #define HAL_DMAMUX1_REQUEST_GEN_TIM12_TRGO         HAL_DMAMUX1_REQ_GEN_TIM12_TRGO</span></div><div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;</div><div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;<span class="preprocessor"> #define HAL_DMAMUX2_REQUEST_GEN_DMAMUX2_CH0_EVT    HAL_DMAMUX2_REQ_GEN_DMAMUX2_CH0_EVT</span></div><div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;<span class="preprocessor"> #define HAL_DMAMUX2_REQUEST_GEN_DMAMUX2_CH1_EVT    HAL_DMAMUX2_REQ_GEN_DMAMUX2_CH1_EVT</span></div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;<span class="preprocessor"> #define HAL_DMAMUX2_REQUEST_GEN_DMAMUX2_CH2_EVT    HAL_DMAMUX2_REQ_GEN_DMAMUX2_CH2_EVT</span></div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;<span class="preprocessor"> #define HAL_DMAMUX2_REQUEST_GEN_DMAMUX2_CH3_EVT    HAL_DMAMUX2_REQ_GEN_DMAMUX2_CH3_EVT</span></div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;<span class="preprocessor"> #define HAL_DMAMUX2_REQUEST_GEN_DMAMUX2_CH4_EVT    HAL_DMAMUX2_REQ_GEN_DMAMUX2_CH4_EVT</span></div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;<span class="preprocessor"> #define HAL_DMAMUX2_REQUEST_GEN_DMAMUX2_CH5_EVT    HAL_DMAMUX2_REQ_GEN_DMAMUX2_CH5_EVT</span></div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;<span class="preprocessor"> #define HAL_DMAMUX2_REQUEST_GEN_DMAMUX2_CH6_EVT    HAL_DMAMUX2_REQ_GEN_DMAMUX2_CH6_EVT</span></div><div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;<span class="preprocessor"> #define HAL_DMAMUX2_REQUEST_GEN_LPUART1_RX_WKUP    HAL_DMAMUX2_REQ_GEN_LPUART1_RX_WKUP</span></div><div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;<span class="preprocessor"> #define HAL_DMAMUX2_REQUEST_GEN_LPUART1_TX_WKUP    HAL_DMAMUX2_REQ_GEN_LPUART1_TX_WKUP</span></div><div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;<span class="preprocessor"> #define HAL_DMAMUX2_REQUEST_GEN_LPTIM2_WKUP        HAL_DMAMUX2_REQ_GEN_LPTIM2_WKUP</span></div><div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;<span class="preprocessor"> #define HAL_DMAMUX2_REQUEST_GEN_LPTIM2_OUT         HAL_DMAMUX2_REQ_GEN_LPTIM2_OUT</span></div><div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;<span class="preprocessor"> #define HAL_DMAMUX2_REQUEST_GEN_LPTIM3_WKUP        HAL_DMAMUX2_REQ_GEN_LPTIM3_WKUP</span></div><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;<span class="preprocessor"> #define HAL_DMAMUX2_REQUEST_GEN_LPTIM3_OUT         HAL_DMAMUX2_REQ_GEN_LPTIM3_OUT</span></div><div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;<span class="preprocessor"> #define HAL_DMAMUX2_REQUEST_GEN_LPTIM4_WKUP        HAL_DMAMUX2_REQ_GEN_LPTIM4_WKUP</span></div><div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;<span class="preprocessor"> #define HAL_DMAMUX2_REQUEST_GEN_LPTIM5_WKUP        HAL_DMAMUX2_REQ_GEN_LPTIM5_WKUP</span></div><div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;<span class="preprocessor"> #define HAL_DMAMUX2_REQUEST_GEN_I2C4_WKUP          HAL_DMAMUX2_REQ_GEN_I2C4_WKUP</span></div><div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;<span class="preprocessor"> #define HAL_DMAMUX2_REQUEST_GEN_SPI6_WKUP          HAL_DMAMUX2_REQ_GEN_SPI6_WKUP</span></div><div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;<span class="preprocessor"> #define HAL_DMAMUX2_REQUEST_GEN_COMP1_OUT          HAL_DMAMUX2_REQ_GEN_COMP1_OUT</span></div><div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;<span class="preprocessor"> #define HAL_DMAMUX2_REQUEST_GEN_COMP2_OUT          HAL_DMAMUX2_REQ_GEN_COMP2_OUT</span></div><div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;<span class="preprocessor"> #define HAL_DMAMUX2_REQUEST_GEN_RTC_WKUP           HAL_DMAMUX2_REQ_GEN_RTC_WKUP</span></div><div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;<span class="preprocessor"> #define HAL_DMAMUX2_REQUEST_GEN_EXTI0              HAL_DMAMUX2_REQ_GEN_EXTI0</span></div><div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;<span class="preprocessor"> #define HAL_DMAMUX2_REQUEST_GEN_EXTI2              HAL_DMAMUX2_REQ_GEN_EXTI2</span></div><div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;<span class="preprocessor"> #define HAL_DMAMUX2_REQUEST_GEN_I2C4_IT_EVT        HAL_DMAMUX2_REQ_GEN_I2C4_IT_EVT</span></div><div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;<span class="preprocessor"> #define HAL_DMAMUX2_REQUEST_GEN_SPI6_IT            HAL_DMAMUX2_REQ_GEN_SPI6_IT</span></div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;<span class="preprocessor"> #define HAL_DMAMUX2_REQUEST_GEN_LPUART1_TX_IT      HAL_DMAMUX2_REQ_GEN_LPUART1_TX_IT</span></div><div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;<span class="preprocessor"> #define HAL_DMAMUX2_REQUEST_GEN_LPUART1_RX_IT      HAL_DMAMUX2_REQ_GEN_LPUART1_RX_IT</span></div><div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;<span class="preprocessor"> #define HAL_DMAMUX2_REQUEST_GEN_ADC3_IT            HAL_DMAMUX2_REQ_GEN_ADC3_IT</span></div><div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;<span class="preprocessor"> #define HAL_DMAMUX2_REQUEST_GEN_ADC3_AWD1_OUT      HAL_DMAMUX2_REQ_GEN_ADC3_AWD1_OUT</span></div><div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;<span class="preprocessor"> #define HAL_DMAMUX2_REQUEST_GEN_BDMA_CH0_IT        HAL_DMAMUX2_REQ_GEN_BDMA_CH0_IT</span></div><div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;<span class="preprocessor"> #define HAL_DMAMUX2_REQUEST_GEN_BDMA_CH1_IT        HAL_DMAMUX2_REQ_GEN_BDMA_CH1_IT</span></div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;</div><div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;<span class="preprocessor"> #define HAL_DMAMUX_REQUEST_GEN_NO_EVENT            HAL_DMAMUX_REQ_GEN_NO_EVENT</span></div><div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;<span class="preprocessor"> #define HAL_DMAMUX_REQUEST_GEN_RISING              HAL_DMAMUX_REQ_GEN_RISING</span></div><div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;<span class="preprocessor"> #define HAL_DMAMUX_REQUEST_GEN_FALLING             HAL_DMAMUX_REQ_GEN_FALLING</span></div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;<span class="preprocessor"> #define HAL_DMAMUX_REQUEST_GEN_RISING_FALLING      HAL_DMAMUX_REQ_GEN_RISING_FALLING</span></div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;</div><div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;</div><div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32H7  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;  </div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;  </div><div class="line"><a name="l00534"></a><span class="lineno"><a class="line" href="group___h_a_l___h_r_t_i_m___aliased___macros.html#gaf8ea73c0eb91b7d7da248b14d6f82710">  534</a></span>&#160;<span class="preprocessor">#define HRTIM_TIMDELAYEDPROTECTION_DISABLED           HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_DISABLED</span></div><div class="line"><a name="l00535"></a><span class="lineno"><a class="line" href="group___h_a_l___h_r_t_i_m___aliased___macros.html#ga0ccedae4619a41d435a4c1913496a2c4">  535</a></span>&#160;<span class="preprocessor">#define HRTIM_TIMDELAYEDPROTECTION_DELAYEDOUT1_EEV68  HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_DELAYEDOUT1_EEV6</span></div><div class="line"><a name="l00536"></a><span class="lineno"><a class="line" href="group___h_a_l___h_r_t_i_m___aliased___macros.html#ga15dc628c952535647b1c510f046fb635">  536</a></span>&#160;<span class="preprocessor">#define HRTIM_TIMDELAYEDPROTECTION_DELAYEDOUT2_EEV68  HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_DELAYEDOUT2_EEV6</span></div><div class="line"><a name="l00537"></a><span class="lineno"><a class="line" href="group___h_a_l___h_r_t_i_m___aliased___macros.html#ga2bc2fb991e73a9ef622d0de1933079e5">  537</a></span>&#160;<span class="preprocessor">#define HRTIM_TIMDELAYEDPROTECTION_DELAYEDBOTH_EEV68  HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_DELAYEDBOTH_EEV6</span></div><div class="line"><a name="l00538"></a><span class="lineno"><a class="line" href="group___h_a_l___h_r_t_i_m___aliased___macros.html#gacc9d18290b90bd3ba98bc6aade450b32">  538</a></span>&#160;<span class="preprocessor">#define HRTIM_TIMDELAYEDPROTECTION_BALANCED_EEV68     HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_BALANCED_EEV6</span></div><div class="line"><a name="l00539"></a><span class="lineno"><a class="line" href="group___h_a_l___h_r_t_i_m___aliased___macros.html#gaf2fa730ef2ff94596dc103780c6ea28a">  539</a></span>&#160;<span class="preprocessor">#define HRTIM_TIMDELAYEDPROTECTION_DELAYEDOUT1_DEEV79 HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_DELAYEDOUT1_DEEV7</span></div><div class="line"><a name="l00540"></a><span class="lineno"><a class="line" href="group___h_a_l___h_r_t_i_m___aliased___macros.html#ga8facb4c8782a5539246df190451ebf91">  540</a></span>&#160;<span class="preprocessor">#define HRTIM_TIMDELAYEDPROTECTION_DELAYEDOUT2_DEEV79 HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_DELAYEDOUT2_DEEV7</span></div><div class="line"><a name="l00541"></a><span class="lineno"><a class="line" href="group___h_a_l___h_r_t_i_m___aliased___macros.html#ga81abc6daa4a2456ca1428c3fe1796e52">  541</a></span>&#160;<span class="preprocessor">#define HRTIM_TIMDELAYEDPROTECTION_DELAYEDBOTH_EEV79  HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_DELAYEDBOTH_EEV7</span></div><div class="line"><a name="l00542"></a><span class="lineno"><a class="line" href="group___h_a_l___h_r_t_i_m___aliased___macros.html#gad90cefe9f64cf5f3efe38213706b4f94">  542</a></span>&#160;<span class="preprocessor">#define HRTIM_TIMDELAYEDPROTECTION_BALANCED_EEV79     HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_BALANCED_EEV7</span></div><div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;   </div><div class="line"><a name="l00544"></a><span class="lineno"><a class="line" href="group___h_a_l___h_r_t_i_m___aliased___macros.html#gaa11c36c62453d27a8dd6db62917fb463">  544</a></span>&#160;<span class="preprocessor">#define __HAL_HRTIM_SetCounter        __HAL_HRTIM_SETCOUNTER</span></div><div class="line"><a name="l00545"></a><span class="lineno"><a class="line" href="group___h_a_l___h_r_t_i_m___aliased___macros.html#ga884c22338dec011ab9e4055589c6cd01">  545</a></span>&#160;<span class="preprocessor">#define __HAL_HRTIM_GetCounter        __HAL_HRTIM_GETCOUNTER</span></div><div class="line"><a name="l00546"></a><span class="lineno"><a class="line" href="group___h_a_l___h_r_t_i_m___aliased___macros.html#ga3e6ec773e1fd492d3cc4e9ff84054675">  546</a></span>&#160;<span class="preprocessor">#define __HAL_HRTIM_SetPeriod         __HAL_HRTIM_SETPERIOD</span></div><div class="line"><a name="l00547"></a><span class="lineno"><a class="line" href="group___h_a_l___h_r_t_i_m___aliased___macros.html#ga6ca57b361c0d23cb29ed29beddb189a4">  547</a></span>&#160;<span class="preprocessor">#define __HAL_HRTIM_GetPeriod         __HAL_HRTIM_GETPERIOD</span></div><div class="line"><a name="l00548"></a><span class="lineno"><a class="line" href="group___h_a_l___h_r_t_i_m___aliased___macros.html#gab5a9ad347b90b2128c7d4fe100758b7d">  548</a></span>&#160;<span class="preprocessor">#define __HAL_HRTIM_SetClockPrescaler __HAL_HRTIM_SETCLOCKPRESCALER</span></div><div class="line"><a name="l00549"></a><span class="lineno"><a class="line" href="group___h_a_l___h_r_t_i_m___aliased___macros.html#ga2647242e720056855c36153ef4c19d86">  549</a></span>&#160;<span class="preprocessor">#define __HAL_HRTIM_GetClockPrescaler __HAL_HRTIM_GETCLOCKPRESCALER</span></div><div class="line"><a name="l00550"></a><span class="lineno"><a class="line" href="group___h_a_l___h_r_t_i_m___aliased___macros.html#ga3a834f00e6fc6eb601cf28f3ecca47d9">  550</a></span>&#160;<span class="preprocessor">#define __HAL_HRTIM_SetCompare        __HAL_HRTIM_SETCOMPARE</span></div><div class="line"><a name="l00551"></a><span class="lineno"><a class="line" href="group___h_a_l___h_r_t_i_m___aliased___macros.html#ga7db344eedd73f9ceccd648e9d43e6ed7">  551</a></span>&#160;<span class="preprocessor">#define __HAL_HRTIM_GetCompare        __HAL_HRTIM_GETCOMPARE</span></div><div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;</div><div class="line"><a name="l00559"></a><span class="lineno"><a class="line" href="group___h_a_l___i2_c___aliased___defines.html#ga8772cb68ed61ea9b785c37548c557274">  559</a></span>&#160;<span class="preprocessor">#define I2C_DUALADDRESS_DISABLED                I2C_DUALADDRESS_DISABLE</span></div><div class="line"><a name="l00560"></a><span class="lineno"><a class="line" href="group___h_a_l___i2_c___aliased___defines.html#gab979000904ec1437b5741a6a24a9ac2e">  560</a></span>&#160;<span class="preprocessor">#define I2C_DUALADDRESS_ENABLED                 I2C_DUALADDRESS_ENABLE</span></div><div class="line"><a name="l00561"></a><span class="lineno"><a class="line" href="group___h_a_l___i2_c___aliased___defines.html#ga374e4771b33ac81e1f5602ab17224574">  561</a></span>&#160;<span class="preprocessor">#define I2C_GENERALCALL_DISABLED                I2C_GENERALCALL_DISABLE</span></div><div class="line"><a name="l00562"></a><span class="lineno"><a class="line" href="group___h_a_l___i2_c___aliased___defines.html#ga265e4666cb791e1f7ea601eccd6235b6">  562</a></span>&#160;<span class="preprocessor">#define I2C_GENERALCALL_ENABLED                 I2C_GENERALCALL_ENABLE</span></div><div class="line"><a name="l00563"></a><span class="lineno"><a class="line" href="group___h_a_l___i2_c___aliased___defines.html#ga2846329c0a2ba65a8f0cf0df3189e68f">  563</a></span>&#160;<span class="preprocessor">#define I2C_NOSTRETCH_DISABLED                  I2C_NOSTRETCH_DISABLE</span></div><div class="line"><a name="l00564"></a><span class="lineno"><a class="line" href="group___h_a_l___i2_c___aliased___defines.html#gaf3dc97e6f247f434d4157e619ce53845">  564</a></span>&#160;<span class="preprocessor">#define I2C_NOSTRETCH_ENABLED                   I2C_NOSTRETCH_ENABLE</span></div><div class="line"><a name="l00565"></a><span class="lineno"><a class="line" href="group___h_a_l___i2_c___aliased___defines.html#ga7973064ea58d45a45039db00febafe3e">  565</a></span>&#160;<span class="preprocessor">#define I2C_ANALOGFILTER_ENABLED                I2C_ANALOGFILTER_ENABLE</span></div><div class="line"><a name="l00566"></a><span class="lineno"><a class="line" href="group___h_a_l___i2_c___aliased___defines.html#gaf6815582409fdb4db1e1e64ae65ca42d">  566</a></span>&#160;<span class="preprocessor">#define I2C_ANALOGFILTER_DISABLED               I2C_ANALOGFILTER_DISABLE</span></div><div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;<span class="preprocessor">#if defined(STM32F0) || defined(STM32F1) || defined(STM32F3) || defined(STM32G0) || defined(STM32L4) || defined(STM32L1) || defined(STM32F7)</span></div><div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;<span class="preprocessor">#define HAL_I2C_STATE_MEM_BUSY_TX               HAL_I2C_STATE_BUSY_TX</span></div><div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;<span class="preprocessor">#define HAL_I2C_STATE_MEM_BUSY_RX               HAL_I2C_STATE_BUSY_RX</span></div><div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;<span class="preprocessor">#define HAL_I2C_STATE_MASTER_BUSY_TX            HAL_I2C_STATE_BUSY_TX</span></div><div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;<span class="preprocessor">#define HAL_I2C_STATE_MASTER_BUSY_RX            HAL_I2C_STATE_BUSY_RX</span></div><div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;<span class="preprocessor">#define HAL_I2C_STATE_SLAVE_BUSY_TX             HAL_I2C_STATE_BUSY_TX</span></div><div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;<span class="preprocessor">#define HAL_I2C_STATE_SLAVE_BUSY_RX             HAL_I2C_STATE_BUSY_RX</span></div><div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;</div><div class="line"><a name="l00582"></a><span class="lineno"><a class="line" href="group___h_a_l___i_r_d_a___aliased___defines.html#ga6f70dd7c72bca98600a31c076319d651">  582</a></span>&#160;<span class="preprocessor">#define IRDA_ONE_BIT_SAMPLE_DISABLED            IRDA_ONE_BIT_SAMPLE_DISABLE</span></div><div class="line"><a name="l00583"></a><span class="lineno"><a class="line" href="group___h_a_l___i_r_d_a___aliased___defines.html#gae1d975f79449d0fa7881f280ec5c403e">  583</a></span>&#160;<span class="preprocessor">#define IRDA_ONE_BIT_SAMPLE_ENABLED             IRDA_ONE_BIT_SAMPLE_ENABLE</span></div><div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;</div><div class="line"><a name="l00592"></a><span class="lineno"><a class="line" href="group___h_a_l___i_w_d_g___aliased___defines.html#ga830a9a1bad16c7043c86545f4c159a50">  592</a></span>&#160;<span class="preprocessor">#define KR_KEY_RELOAD                   IWDG_KEY_RELOAD</span></div><div class="line"><a name="l00593"></a><span class="lineno"><a class="line" href="group___h_a_l___i_w_d_g___aliased___defines.html#gaeaa0dd2da3f9d0cce0d708cfff1df545">  593</a></span>&#160;<span class="preprocessor">#define KR_KEY_ENABLE                   IWDG_KEY_ENABLE</span></div><div class="line"><a name="l00594"></a><span class="lineno"><a class="line" href="group___h_a_l___i_w_d_g___aliased___defines.html#gadf1ad39b6aa3d426f6e7fbf29d088aa5">  594</a></span>&#160;<span class="preprocessor">#define KR_KEY_EWA                      IWDG_KEY_WRITE_ACCESS_ENABLE</span></div><div class="line"><a name="l00595"></a><span class="lineno"><a class="line" href="group___h_a_l___i_w_d_g___aliased___defines.html#gae9cf62ac0d5eda2dd2417c280237e446">  595</a></span>&#160;<span class="preprocessor">#define KR_KEY_DWA                      IWDG_KEY_WRITE_ACCESS_DISABLE</span></div><div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;</div><div class="line"><a name="l00604"></a><span class="lineno"><a class="line" href="group___h_a_l___l_p_t_i_m___aliased___defines.html#gafdb10b009398575734c5178aac14b142">  604</a></span>&#160;<span class="preprocessor">#define LPTIM_CLOCKSAMPLETIME_DIRECTTRANSISTION LPTIM_CLOCKSAMPLETIME_DIRECTTRANSITION</span></div><div class="line"><a name="l00605"></a><span class="lineno"><a class="line" href="group___h_a_l___l_p_t_i_m___aliased___defines.html#ga49d2594a7e995275422b120c52af4208">  605</a></span>&#160;<span class="preprocessor">#define LPTIM_CLOCKSAMPLETIME_2TRANSISTIONS     LPTIM_CLOCKSAMPLETIME_2TRANSITIONS</span></div><div class="line"><a name="l00606"></a><span class="lineno"><a class="line" href="group___h_a_l___l_p_t_i_m___aliased___defines.html#ga9307914c57875ea6ee6d02653b1f301b">  606</a></span>&#160;<span class="preprocessor">#define LPTIM_CLOCKSAMPLETIME_4TRANSISTIONS     LPTIM_CLOCKSAMPLETIME_4TRANSITIONS</span></div><div class="line"><a name="l00607"></a><span class="lineno"><a class="line" href="group___h_a_l___l_p_t_i_m___aliased___defines.html#ga3d2f9912092f5a206324a7111cf4074f">  607</a></span>&#160;<span class="preprocessor">#define LPTIM_CLOCKSAMPLETIME_8TRANSISTIONS     LPTIM_CLOCKSAMPLETIME_8TRANSITIONS</span></div><div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;</div><div class="line"><a name="l00609"></a><span class="lineno"><a class="line" href="group___h_a_l___l_p_t_i_m___aliased___defines.html#gae63e785e207abad35b7927bcf17b6136">  609</a></span>&#160;<span class="preprocessor">#define LPTIM_CLOCKPOLARITY_RISINGEDGE          LPTIM_CLOCKPOLARITY_RISING</span></div><div class="line"><a name="l00610"></a><span class="lineno"><a class="line" href="group___h_a_l___l_p_t_i_m___aliased___defines.html#ga135a25bdd31397065f1fc31df3527f63">  610</a></span>&#160;<span class="preprocessor">#define LPTIM_CLOCKPOLARITY_FALLINGEDGE         LPTIM_CLOCKPOLARITY_FALLING</span></div><div class="line"><a name="l00611"></a><span class="lineno"><a class="line" href="group___h_a_l___l_p_t_i_m___aliased___defines.html#gabc1f42481e4ab583e9d197ff38c93871">  611</a></span>&#160;<span class="preprocessor">#define LPTIM_CLOCKPOLARITY_BOTHEDGES           LPTIM_CLOCKPOLARITY_RISING_FALLING</span></div><div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;</div><div class="line"><a name="l00613"></a><span class="lineno"><a class="line" href="group___h_a_l___l_p_t_i_m___aliased___defines.html#gac5bc86549874c69c811a5cca277e994d">  613</a></span>&#160;<span class="preprocessor">#define LPTIM_TRIGSAMPLETIME_DIRECTTRANSISTION  LPTIM_TRIGSAMPLETIME_DIRECTTRANSITION</span></div><div class="line"><a name="l00614"></a><span class="lineno"><a class="line" href="group___h_a_l___l_p_t_i_m___aliased___defines.html#ga064ebb4bef8533495f233405b0124154">  614</a></span>&#160;<span class="preprocessor">#define LPTIM_TRIGSAMPLETIME_2TRANSISTIONS      LPTIM_TRIGSAMPLETIME_2TRANSITIONS</span></div><div class="line"><a name="l00615"></a><span class="lineno"><a class="line" href="group___h_a_l___l_p_t_i_m___aliased___defines.html#ga1378b21822817efcc982321b8d4fd43b">  615</a></span>&#160;<span class="preprocessor">#define LPTIM_TRIGSAMPLETIME_4TRANSISTIONS      LPTIM_TRIGSAMPLETIME_4TRANSITIONS</span></div><div class="line"><a name="l00616"></a><span class="lineno"><a class="line" href="group___h_a_l___l_p_t_i_m___aliased___defines.html#ga0ccedeec75232b9b367ed66618e99f03">  616</a></span>&#160;<span class="preprocessor">#define LPTIM_TRIGSAMPLETIME_8TRANSISTIONS      LPTIM_TRIGSAMPLETIME_8TRANSITIONS        </span></div><div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;</div><div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;<span class="comment">/* The following 3 definition have also been present in a temporary version of lptim.h */</span></div><div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;<span class="comment">/* They need to be renamed also to the right name, just in case */</span></div><div class="line"><a name="l00620"></a><span class="lineno"><a class="line" href="group___h_a_l___l_p_t_i_m___aliased___defines.html#gaec4cd82bdedd75361451197f6a980611">  620</a></span>&#160;<span class="preprocessor">#define LPTIM_TRIGSAMPLETIME_2TRANSITION        LPTIM_TRIGSAMPLETIME_2TRANSITIONS</span></div><div class="line"><a name="l00621"></a><span class="lineno"><a class="line" href="group___h_a_l___l_p_t_i_m___aliased___defines.html#gaeaa42d9ce35665034a147ea178bae0e9">  621</a></span>&#160;<span class="preprocessor">#define LPTIM_TRIGSAMPLETIME_4TRANSITION        LPTIM_TRIGSAMPLETIME_4TRANSITIONS</span></div><div class="line"><a name="l00622"></a><span class="lineno"><a class="line" href="group___h_a_l___l_p_t_i_m___aliased___defines.html#ga6a8ba91e773bad9196923ae44d8865d3">  622</a></span>&#160;<span class="preprocessor">#define LPTIM_TRIGSAMPLETIME_8TRANSITION        LPTIM_TRIGSAMPLETIME_8TRANSITIONS</span></div><div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;</div><div class="line"><a name="l00631"></a><span class="lineno"><a class="line" href="group___h_a_l___n_a_n_d___aliased___defines.html#ga042b596f4c19c36ccc75780341b36439">  631</a></span>&#160;<span class="preprocessor">#define HAL_NAND_Read_Page              HAL_NAND_Read_Page_8b</span></div><div class="line"><a name="l00632"></a><span class="lineno"><a class="line" href="group___h_a_l___n_a_n_d___aliased___defines.html#gae90b404d2ee2c8b4b82b949a129b2e61">  632</a></span>&#160;<span class="preprocessor">#define HAL_NAND_Write_Page             HAL_NAND_Write_Page_8b</span></div><div class="line"><a name="l00633"></a><span class="lineno"><a class="line" href="group___h_a_l___n_a_n_d___aliased___defines.html#gac185e8ab0a9ca5a4d67d1cde47c881c4">  633</a></span>&#160;<span class="preprocessor">#define HAL_NAND_Read_SpareArea         HAL_NAND_Read_SpareArea_8b</span></div><div class="line"><a name="l00634"></a><span class="lineno"><a class="line" href="group___h_a_l___n_a_n_d___aliased___defines.html#ga6f54130ce2531ca52862006428e50e9d">  634</a></span>&#160;<span class="preprocessor">#define HAL_NAND_Write_SpareArea        HAL_NAND_Write_SpareArea_8b</span></div><div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;</div><div class="line"><a name="l00636"></a><span class="lineno"><a class="line" href="group___h_a_l___n_a_n_d___aliased___defines.html#gab3708b27e7380fc5270b5196b71b93aa">  636</a></span>&#160;<span class="preprocessor">#define NAND_AddressTypedef             NAND_AddressTypeDef</span></div><div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;</div><div class="line"><a name="l00638"></a><span class="lineno"><a class="line" href="group___h_a_l___n_a_n_d___aliased___defines.html#gaeaae78138cfccceb8668c896eb8fb634">  638</a></span>&#160;<span class="preprocessor">#define __ARRAY_ADDRESS                 ARRAY_ADDRESS</span></div><div class="line"><a name="l00639"></a><span class="lineno"><a class="line" href="group___h_a_l___n_a_n_d___aliased___defines.html#ga1e95b9f6b605085f2b0ad95794841a7b">  639</a></span>&#160;<span class="preprocessor">#define __ADDR_1st_CYCLE                ADDR_1ST_CYCLE</span></div><div class="line"><a name="l00640"></a><span class="lineno"><a class="line" href="group___h_a_l___n_a_n_d___aliased___defines.html#gaa1477fe89e780f7da3e780d29a97a9b1">  640</a></span>&#160;<span class="preprocessor">#define __ADDR_2nd_CYCLE                ADDR_2ND_CYCLE</span></div><div class="line"><a name="l00641"></a><span class="lineno"><a class="line" href="group___h_a_l___n_a_n_d___aliased___defines.html#ga4316e40c7905baa397537633d191fa31">  641</a></span>&#160;<span class="preprocessor">#define __ADDR_3rd_CYCLE                ADDR_3RD_CYCLE</span></div><div class="line"><a name="l00642"></a><span class="lineno"><a class="line" href="group___h_a_l___n_a_n_d___aliased___defines.html#ga012bb903469430b21f4bbca8ce3c7654">  642</a></span>&#160;<span class="preprocessor">#define __ADDR_4th_CYCLE                ADDR_4TH_CYCLE</span></div><div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;</div><div class="line"><a name="l00650"></a><span class="lineno"><a class="line" href="group___h_a_l___n_o_r___aliased___defines.html#ga279519672efdd52720bbf3b701c03286">  650</a></span>&#160;<span class="preprocessor">#define NOR_StatusTypedef              HAL_NOR_StatusTypeDef</span></div><div class="line"><a name="l00651"></a><span class="lineno"><a class="line" href="group___h_a_l___n_o_r___aliased___defines.html#ga5f4df82c08207d51443ddd3516510578">  651</a></span>&#160;<span class="preprocessor">#define NOR_SUCCESS                    HAL_NOR_STATUS_SUCCESS</span></div><div class="line"><a name="l00652"></a><span class="lineno"><a class="line" href="group___h_a_l___n_o_r___aliased___defines.html#gac80642cc21e52c08c95cad9bbb1bfe7a">  652</a></span>&#160;<span class="preprocessor">#define NOR_ONGOING                    HAL_NOR_STATUS_ONGOING</span></div><div class="line"><a name="l00653"></a><span class="lineno"><a class="line" href="group___h_a_l___n_o_r___aliased___defines.html#gab9f3025f50c2dcddae291485261981b0">  653</a></span>&#160;<span class="preprocessor">#define NOR_ERROR                      HAL_NOR_STATUS_ERROR</span></div><div class="line"><a name="l00654"></a><span class="lineno"><a class="line" href="group___h_a_l___n_o_r___aliased___defines.html#ga3b0bf7d05266f4dfb03d8dcb2093ab07">  654</a></span>&#160;<span class="preprocessor">#define NOR_TIMEOUT                    HAL_NOR_STATUS_TIMEOUT</span></div><div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;</div><div class="line"><a name="l00656"></a><span class="lineno"><a class="line" href="group___h_a_l___n_o_r___aliased___defines.html#ga7b65a23e48189016e4f22ba4b84773ad">  656</a></span>&#160;<span class="preprocessor">#define __NOR_WRITE                    NOR_WRITE</span></div><div class="line"><a name="l00657"></a><span class="lineno"><a class="line" href="group___h_a_l___n_o_r___aliased___defines.html#ga0fbcfd18de611ae4687a6bc41f427249">  657</a></span>&#160;<span class="preprocessor">#define __NOR_ADDR_SHIFT               NOR_ADDR_SHIFT</span></div><div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;</div><div class="line"><a name="l00666"></a><span class="lineno"><a class="line" href="group___h_a_l___o_p_a_m_p___aliased___defines.html#ga0c8a66d4ef4f3e5ddff93741d59730a9">  666</a></span>&#160;<span class="preprocessor">#define OPAMP_NONINVERTINGINPUT_VP0           OPAMP_NONINVERTINGINPUT_IO0</span></div><div class="line"><a name="l00667"></a><span class="lineno"><a class="line" href="group___h_a_l___o_p_a_m_p___aliased___defines.html#ga2373d73432511331d18e850f2cbcb637">  667</a></span>&#160;<span class="preprocessor">#define OPAMP_NONINVERTINGINPUT_VP1           OPAMP_NONINVERTINGINPUT_IO1</span></div><div class="line"><a name="l00668"></a><span class="lineno"><a class="line" href="group___h_a_l___o_p_a_m_p___aliased___defines.html#gaefe0c48289b99fc2a72078562ab1bbce">  668</a></span>&#160;<span class="preprocessor">#define OPAMP_NONINVERTINGINPUT_VP2           OPAMP_NONINVERTINGINPUT_IO2</span></div><div class="line"><a name="l00669"></a><span class="lineno"><a class="line" href="group___h_a_l___o_p_a_m_p___aliased___defines.html#ga45a66909e6190a2cef2b6cb1a623ef3e">  669</a></span>&#160;<span class="preprocessor">#define OPAMP_NONINVERTINGINPUT_VP3           OPAMP_NONINVERTINGINPUT_IO3</span></div><div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;                                              </div><div class="line"><a name="l00671"></a><span class="lineno"><a class="line" href="group___h_a_l___o_p_a_m_p___aliased___defines.html#ga0ca7da83e2be923743de9b1fa58e0b01">  671</a></span>&#160;<span class="preprocessor">#define OPAMP_SEC_NONINVERTINGINPUT_VP0       OPAMP_SEC_NONINVERTINGINPUT_IO0</span></div><div class="line"><a name="l00672"></a><span class="lineno"><a class="line" href="group___h_a_l___o_p_a_m_p___aliased___defines.html#ga044a5996a702fe67bd404674d6ce2890">  672</a></span>&#160;<span class="preprocessor">#define OPAMP_SEC_NONINVERTINGINPUT_VP1       OPAMP_SEC_NONINVERTINGINPUT_IO1</span></div><div class="line"><a name="l00673"></a><span class="lineno"><a class="line" href="group___h_a_l___o_p_a_m_p___aliased___defines.html#ga99d279a0ad7e685d456f454d4eb90c02">  673</a></span>&#160;<span class="preprocessor">#define OPAMP_SEC_NONINVERTINGINPUT_VP2       OPAMP_SEC_NONINVERTINGINPUT_IO2</span></div><div class="line"><a name="l00674"></a><span class="lineno"><a class="line" href="group___h_a_l___o_p_a_m_p___aliased___defines.html#gac8152b9a1e42f8513a907918f2db651b">  674</a></span>&#160;<span class="preprocessor">#define OPAMP_SEC_NONINVERTINGINPUT_VP3       OPAMP_SEC_NONINVERTINGINPUT_IO3   </span></div><div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;</div><div class="line"><a name="l00676"></a><span class="lineno"><a class="line" href="group___h_a_l___o_p_a_m_p___aliased___defines.html#gaa6ab36e92c4c9e5f08a766d722cc12e2">  676</a></span>&#160;<span class="preprocessor">#define OPAMP_INVERTINGINPUT_VM0              OPAMP_INVERTINGINPUT_IO0</span></div><div class="line"><a name="l00677"></a><span class="lineno"><a class="line" href="group___h_a_l___o_p_a_m_p___aliased___defines.html#ga1d73eb5e8d6e1c4e22cbdd896586375a">  677</a></span>&#160;<span class="preprocessor">#define OPAMP_INVERTINGINPUT_VM1              OPAMP_INVERTINGINPUT_IO1</span></div><div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;</div><div class="line"><a name="l00679"></a><span class="lineno"><a class="line" href="group___h_a_l___o_p_a_m_p___aliased___defines.html#ga16004eef1f4113ba471e24cd51570a78">  679</a></span>&#160;<span class="preprocessor">#define IOPAMP_INVERTINGINPUT_VM0             OPAMP_INVERTINGINPUT_IO0</span></div><div class="line"><a name="l00680"></a><span class="lineno"><a class="line" href="group___h_a_l___o_p_a_m_p___aliased___defines.html#ga375723a55ef087438b5614070f7daab6">  680</a></span>&#160;<span class="preprocessor">#define IOPAMP_INVERTINGINPUT_VM1             OPAMP_INVERTINGINPUT_IO1</span></div><div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;</div><div class="line"><a name="l00682"></a><span class="lineno"><a class="line" href="group___h_a_l___o_p_a_m_p___aliased___defines.html#ga2deb27c0ae55e51ce5e529b8ca12a5bf">  682</a></span>&#160;<span class="preprocessor">#define OPAMP_SEC_INVERTINGINPUT_VM0          OPAMP_SEC_INVERTINGINPUT_IO0</span></div><div class="line"><a name="l00683"></a><span class="lineno"><a class="line" href="group___h_a_l___o_p_a_m_p___aliased___defines.html#ga64e070f02a3a612aa9307cd3d7be8cb9">  683</a></span>&#160;<span class="preprocessor">#define OPAMP_SEC_INVERTINGINPUT_VM1          OPAMP_SEC_INVERTINGINPUT_IO1    </span></div><div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;</div><div class="line"><a name="l00685"></a><span class="lineno"><a class="line" href="group___h_a_l___o_p_a_m_p___aliased___defines.html#gafe28bec51c15b3c50797e6cb12e271bc">  685</a></span>&#160;<span class="preprocessor">#define OPAMP_INVERTINGINPUT_VINM             OPAMP_SEC_INVERTINGINPUT_IO1</span></div><div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;                                                                      </div><div class="line"><a name="l00687"></a><span class="lineno"><a class="line" href="group___h_a_l___o_p_a_m_p___aliased___defines.html#gae834f2fc0846277de623320d541d2b83">  687</a></span>&#160;<span class="preprocessor">#define OPAMP_PGACONNECT_NO                   OPAMP_PGA_CONNECT_INVERTINGINPUT_NO             </span></div><div class="line"><a name="l00688"></a><span class="lineno"><a class="line" href="group___h_a_l___o_p_a_m_p___aliased___defines.html#gad9238e09b6c72142f797d4a0cccef921">  688</a></span>&#160;<span class="preprocessor">#define OPAMP_PGACONNECT_VM0                  OPAMP_PGA_CONNECT_INVERTINGINPUT_IO0            </span></div><div class="line"><a name="l00689"></a><span class="lineno"><a class="line" href="group___h_a_l___o_p_a_m_p___aliased___defines.html#ga8a371a8519c5350bba225e66b4d82ef1">  689</a></span>&#160;<span class="preprocessor">#define OPAMP_PGACONNECT_VM1                  OPAMP_PGA_CONNECT_INVERTINGINPUT_IO1          </span></div><div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;                                                        </div><div class="line"><a name="l00698"></a><span class="lineno"><a class="line" href="group___h_a_l___i2_s___aliased___defines.html#ga589f7a2d1f758277adfd369c2a3e4188">  698</a></span>&#160;<span class="preprocessor">#define I2S_STANDARD_PHILLIPS      I2S_STANDARD_PHILIPS</span></div><div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;<span class="preprocessor">#if defined(STM32F7) </span></div><div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;<span class="preprocessor">  #define I2S_CLOCK_SYSCLK           I2S_CLOCK_PLL</span></div><div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;</div><div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;<span class="comment">/* Compact Flash-ATA registers description */</span></div><div class="line"><a name="l00711"></a><span class="lineno"><a class="line" href="group___h_a_l___p_c_c_a_r_d___aliased___defines.html#ga1e379206d5b5ca5c74846be8101d7b2f">  711</a></span>&#160;<span class="preprocessor">#define CF_DATA                       ATA_DATA                </span></div><div class="line"><a name="l00712"></a><span class="lineno"><a class="line" href="group___h_a_l___p_c_c_a_r_d___aliased___defines.html#gaf937a59264a458c704f4707793810f57">  712</a></span>&#160;<span class="preprocessor">#define CF_SECTOR_COUNT               ATA_SECTOR_COUNT        </span></div><div class="line"><a name="l00713"></a><span class="lineno"><a class="line" href="group___h_a_l___p_c_c_a_r_d___aliased___defines.html#ga7389836c216283b17320cfe74f8f12fa">  713</a></span>&#160;<span class="preprocessor">#define CF_SECTOR_NUMBER              ATA_SECTOR_NUMBER       </span></div><div class="line"><a name="l00714"></a><span class="lineno"><a class="line" href="group___h_a_l___p_c_c_a_r_d___aliased___defines.html#gad632388e8f6b11fcb0f25eff8d507e20">  714</a></span>&#160;<span class="preprocessor">#define CF_CYLINDER_LOW               ATA_CYLINDER_LOW        </span></div><div class="line"><a name="l00715"></a><span class="lineno"><a class="line" href="group___h_a_l___p_c_c_a_r_d___aliased___defines.html#ga43bb6343f981ac88b0b5598c72bccd83">  715</a></span>&#160;<span class="preprocessor">#define CF_CYLINDER_HIGH              ATA_CYLINDER_HIGH       </span></div><div class="line"><a name="l00716"></a><span class="lineno"><a class="line" href="group___h_a_l___p_c_c_a_r_d___aliased___defines.html#gaceaabc796a845eb796bb2cc345f4bd04">  716</a></span>&#160;<span class="preprocessor">#define CF_CARD_HEAD                  ATA_CARD_HEAD           </span></div><div class="line"><a name="l00717"></a><span class="lineno"><a class="line" href="group___h_a_l___p_c_c_a_r_d___aliased___defines.html#ga389faeb4c87e15bd7a5534b8b983d973">  717</a></span>&#160;<span class="preprocessor">#define CF_STATUS_CMD                 ATA_STATUS_CMD          </span></div><div class="line"><a name="l00718"></a><span class="lineno"><a class="line" href="group___h_a_l___p_c_c_a_r_d___aliased___defines.html#ga08ffd51015a7ea6cd10e15e664e9870e">  718</a></span>&#160;<span class="preprocessor">#define CF_STATUS_CMD_ALTERNATE       ATA_STATUS_CMD_ALTERNATE</span></div><div class="line"><a name="l00719"></a><span class="lineno"><a class="line" href="group___h_a_l___p_c_c_a_r_d___aliased___defines.html#gaf18f5166dd0d0152033945d9d223fda0">  719</a></span>&#160;<span class="preprocessor">#define CF_COMMON_DATA_AREA           ATA_COMMON_DATA_AREA    </span></div><div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;</div><div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;<span class="comment">/* Compact Flash-ATA commands */</span></div><div class="line"><a name="l00722"></a><span class="lineno"><a class="line" href="group___h_a_l___p_c_c_a_r_d___aliased___defines.html#ga75cde56e16d0b780d938df584abbfd99">  722</a></span>&#160;<span class="preprocessor">#define CF_READ_SECTOR_CMD            ATA_READ_SECTOR_CMD </span></div><div class="line"><a name="l00723"></a><span class="lineno"><a class="line" href="group___h_a_l___p_c_c_a_r_d___aliased___defines.html#ga8d78bcf3fd4df3c59d3b58c2e9587082">  723</a></span>&#160;<span class="preprocessor">#define CF_WRITE_SECTOR_CMD           ATA_WRITE_SECTOR_CMD</span></div><div class="line"><a name="l00724"></a><span class="lineno"><a class="line" href="group___h_a_l___p_c_c_a_r_d___aliased___defines.html#gacc942fb15ebc321378fa4c0cd2b7cdde">  724</a></span>&#160;<span class="preprocessor">#define CF_ERASE_SECTOR_CMD           ATA_ERASE_SECTOR_CMD</span></div><div class="line"><a name="l00725"></a><span class="lineno"><a class="line" href="group___h_a_l___p_c_c_a_r_d___aliased___defines.html#ga93bc172b08e255eb36b60a7c66ce318b">  725</a></span>&#160;<span class="preprocessor">#define CF_IDENTIFY_CMD               ATA_IDENTIFY_CMD</span></div><div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;</div><div class="line"><a name="l00727"></a><span class="lineno"><a class="line" href="group___h_a_l___p_c_c_a_r_d___aliased___defines.html#ga93e46d977fc27c9288156eb21819d6e7">  727</a></span>&#160;<span class="preprocessor">#define PCCARD_StatusTypedef          HAL_PCCARD_StatusTypeDef</span></div><div class="line"><a name="l00728"></a><span class="lineno"><a class="line" href="group___h_a_l___p_c_c_a_r_d___aliased___defines.html#gafc1ae843cb9eb6a85eaa4e0288bffe56">  728</a></span>&#160;<span class="preprocessor">#define PCCARD_SUCCESS                HAL_PCCARD_STATUS_SUCCESS</span></div><div class="line"><a name="l00729"></a><span class="lineno"><a class="line" href="group___h_a_l___p_c_c_a_r_d___aliased___defines.html#ga85d55fedbb9639c9dc9fa91a73cc3c7e">  729</a></span>&#160;<span class="preprocessor">#define PCCARD_ONGOING                HAL_PCCARD_STATUS_ONGOING</span></div><div class="line"><a name="l00730"></a><span class="lineno"><a class="line" href="group___h_a_l___p_c_c_a_r_d___aliased___defines.html#gaf60d802224c0c8b695e35d8dc678aa60">  730</a></span>&#160;<span class="preprocessor">#define PCCARD_ERROR                  HAL_PCCARD_STATUS_ERROR</span></div><div class="line"><a name="l00731"></a><span class="lineno"><a class="line" href="group___h_a_l___p_c_c_a_r_d___aliased___defines.html#gae83adf7b05e929d55697cffeeea86776">  731</a></span>&#160;<span class="preprocessor">#define PCCARD_TIMEOUT                HAL_PCCARD_STATUS_TIMEOUT</span></div><div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;</div><div class="line"><a name="l00740"></a><span class="lineno"><a class="line" href="group___h_a_l___r_t_c___aliased___defines.html#ga1adf0882a1368a3cef0edc34dcf8d34e">  740</a></span>&#160;<span class="preprocessor">#define FORMAT_BIN                  RTC_FORMAT_BIN</span></div><div class="line"><a name="l00741"></a><span class="lineno"><a class="line" href="group___h_a_l___r_t_c___aliased___defines.html#ga950fc88b539cc9a8cf66aab2ee860fe1">  741</a></span>&#160;<span class="preprocessor">#define FORMAT_BCD                  RTC_FORMAT_BCD</span></div><div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;</div><div class="line"><a name="l00743"></a><span class="lineno"><a class="line" href="group___h_a_l___r_t_c___aliased___defines.html#ga242adf20d2422fd1ae7715b8acd82623">  743</a></span>&#160;<span class="preprocessor">#define RTC_ALARMSUBSECONDMASK_None     RTC_ALARMSUBSECONDMASK_NONE</span></div><div class="line"><a name="l00744"></a><span class="lineno"><a class="line" href="group___h_a_l___r_t_c___aliased___defines.html#ga55d9466b1ec35bce5df17af28e142014">  744</a></span>&#160;<span class="preprocessor">#define RTC_TAMPERERASEBACKUP_DISABLED  RTC_TAMPER_ERASE_BACKUP_DISABLE</span></div><div class="line"><a name="l00745"></a><span class="lineno"><a class="line" href="group___h_a_l___r_t_c___aliased___defines.html#gad032982f8c14ffd4864df3ebfee45f70">  745</a></span>&#160;<span class="preprocessor">#define RTC_TAMPERMASK_FLAG_DISABLED    RTC_TAMPERMASK_FLAG_DISABLE</span></div><div class="line"><a name="l00746"></a><span class="lineno"><a class="line" href="group___h_a_l___r_t_c___aliased___defines.html#gac03d2b586cb1c5c471697b57864e7bc8">  746</a></span>&#160;<span class="preprocessor">#define RTC_TAMPERMASK_FLAG_ENABLED     RTC_TAMPERMASK_FLAG_ENABLE</span></div><div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;</div><div class="line"><a name="l00748"></a><span class="lineno"><a class="line" href="group___h_a_l___r_t_c___aliased___defines.html#ga968bde232135b78ff974d5523890860d">  748</a></span>&#160;<span class="preprocessor">#define RTC_MASKTAMPERFLAG_DISABLED     RTC_TAMPERMASK_FLAG_DISABLE </span></div><div class="line"><a name="l00749"></a><span class="lineno"><a class="line" href="group___h_a_l___r_t_c___aliased___defines.html#gab9424e57ef6067b1d7f5030ee45192d5">  749</a></span>&#160;<span class="preprocessor">#define RTC_MASKTAMPERFLAG_ENABLED      RTC_TAMPERMASK_FLAG_ENABLE </span></div><div class="line"><a name="l00750"></a><span class="lineno"><a class="line" href="group___h_a_l___r_t_c___aliased___defines.html#ga4a78a492baabe7132ddfcf94cf7805c0">  750</a></span>&#160;<span class="preprocessor">#define RTC_TAMPERERASEBACKUP_ENABLED   RTC_TAMPER_ERASE_BACKUP_ENABLE</span></div><div class="line"><a name="l00751"></a><span class="lineno"><a class="line" href="group___h_a_l___r_t_c___aliased___defines.html#gad52c576aeb40eeeed3274e6a8c5cf83a">  751</a></span>&#160;<span class="preprocessor">#define RTC_TAMPER1_2_INTERRUPT         RTC_ALL_TAMPER_INTERRUPT </span></div><div class="line"><a name="l00752"></a><span class="lineno"><a class="line" href="group___h_a_l___r_t_c___aliased___defines.html#ga30a97d2cbfeca6b663b9f116e13c511a">  752</a></span>&#160;<span class="preprocessor">#define RTC_TAMPER1_2_3_INTERRUPT       RTC_ALL_TAMPER_INTERRUPT </span></div><div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;</div><div class="line"><a name="l00754"></a><span class="lineno"><a class="line" href="group___h_a_l___r_t_c___aliased___defines.html#ga86b6c9d9b06b1ab23722bf02799adfca">  754</a></span>&#160;<span class="preprocessor">#define RTC_TIMESTAMPPIN_PC13  RTC_TIMESTAMPPIN_DEFAULT</span></div><div class="line"><a name="l00755"></a><span class="lineno"><a class="line" href="group___h_a_l___r_t_c___aliased___defines.html#ga8d806818f1fcdaf744042a19563a8052">  755</a></span>&#160;<span class="preprocessor">#define RTC_TIMESTAMPPIN_PA0 RTC_TIMESTAMPPIN_POS1 </span></div><div class="line"><a name="l00756"></a><span class="lineno"><a class="line" href="group___h_a_l___r_t_c___aliased___defines.html#ga06c626929730d0b055830978be00b438">  756</a></span>&#160;<span class="preprocessor">#define RTC_TIMESTAMPPIN_PI8 RTC_TIMESTAMPPIN_POS1</span></div><div class="line"><a name="l00757"></a><span class="lineno"><a class="line" href="group___h_a_l___r_t_c___aliased___defines.html#ga8bed03c3348ec3005e7b80e73fd13cc0">  757</a></span>&#160;<span class="preprocessor">#define RTC_TIMESTAMPPIN_PC1   RTC_TIMESTAMPPIN_POS2</span></div><div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160;</div><div class="line"><a name="l00759"></a><span class="lineno"><a class="line" href="group___h_a_l___r_t_c___aliased___defines.html#ga677d55aef2a7915a4a75befab8a5abaf">  759</a></span>&#160;<span class="preprocessor">#define RTC_OUTPUT_REMAP_PC13  RTC_OUTPUT_REMAP_NONE</span></div><div class="line"><a name="l00760"></a><span class="lineno"><a class="line" href="group___h_a_l___r_t_c___aliased___defines.html#gac67309963a2eaf95230e716c8e3f0377">  760</a></span>&#160;<span class="preprocessor">#define RTC_OUTPUT_REMAP_PB14  RTC_OUTPUT_REMAP_POS1</span></div><div class="line"><a name="l00761"></a><span class="lineno"><a class="line" href="group___h_a_l___r_t_c___aliased___defines.html#gae3219018581da1cc5687fe218d3f2a2d">  761</a></span>&#160;<span class="preprocessor">#define RTC_OUTPUT_REMAP_PB2   RTC_OUTPUT_REMAP_POS1</span></div><div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;</div><div class="line"><a name="l00763"></a><span class="lineno"><a class="line" href="group___h_a_l___r_t_c___aliased___defines.html#ga203603ca0741ea3f23beca505a121351">  763</a></span>&#160;<span class="preprocessor">#define RTC_TAMPERPIN_PC13 RTC_TAMPERPIN_DEFAULT </span></div><div class="line"><a name="l00764"></a><span class="lineno"><a class="line" href="group___h_a_l___r_t_c___aliased___defines.html#ga0eddec9c4aeae415fe983c2940a45a9d">  764</a></span>&#160;<span class="preprocessor">#define RTC_TAMPERPIN_PA0  RTC_TAMPERPIN_POS1 </span></div><div class="line"><a name="l00765"></a><span class="lineno"><a class="line" href="group___h_a_l___r_t_c___aliased___defines.html#ga281fbac5fa3ba4677a329635519f2bb5">  765</a></span>&#160;<span class="preprocessor">#define RTC_TAMPERPIN_PI8  RTC_TAMPERPIN_POS1</span></div><div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;</div><div class="line"><a name="l00775"></a><span class="lineno"><a class="line" href="group___h_a_l___s_m_a_r_t_c_a_r_d___aliased___defines.html#gacfa3faf135d8fb291f6b1db598e29110">  775</a></span>&#160;<span class="preprocessor">#define SMARTCARD_NACK_ENABLED                  SMARTCARD_NACK_ENABLE</span></div><div class="line"><a name="l00776"></a><span class="lineno"><a class="line" href="group___h_a_l___s_m_a_r_t_c_a_r_d___aliased___defines.html#gae04c68df21068299eac9bf3590b68986">  776</a></span>&#160;<span class="preprocessor">#define SMARTCARD_NACK_DISABLED                 SMARTCARD_NACK_DISABLE</span></div><div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160;</div><div class="line"><a name="l00778"></a><span class="lineno"><a class="line" href="group___h_a_l___s_m_a_r_t_c_a_r_d___aliased___defines.html#ga634f0b5cfe240462c3c195cac2569c1e">  778</a></span>&#160;<span class="preprocessor">#define SMARTCARD_ONEBIT_SAMPLING_DISABLED      SMARTCARD_ONE_BIT_SAMPLE_DISABLE</span></div><div class="line"><a name="l00779"></a><span class="lineno"><a class="line" href="group___h_a_l___s_m_a_r_t_c_a_r_d___aliased___defines.html#ga192982a823e7f6af6258b4169581cceb">  779</a></span>&#160;<span class="preprocessor">#define SMARTCARD_ONEBIT_SAMPLING_ENABLED       SMARTCARD_ONE_BIT_SAMPLE_ENABLE</span></div><div class="line"><a name="l00780"></a><span class="lineno"><a class="line" href="group___h_a_l___s_m_a_r_t_c_a_r_d___aliased___defines.html#gae2073389fc305d129f5afc0563e6f904">  780</a></span>&#160;<span class="preprocessor">#define SMARTCARD_ONEBIT_SAMPLING_DISABLE       SMARTCARD_ONE_BIT_SAMPLE_DISABLE</span></div><div class="line"><a name="l00781"></a><span class="lineno"><a class="line" href="group___h_a_l___s_m_a_r_t_c_a_r_d___aliased___defines.html#ga6b1003bcf592f95747053f3413b99c56">  781</a></span>&#160;<span class="preprocessor">#define SMARTCARD_ONEBIT_SAMPLING_ENABLE        SMARTCARD_ONE_BIT_SAMPLE_ENABLE</span></div><div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160;</div><div class="line"><a name="l00783"></a><span class="lineno"><a class="line" href="group___h_a_l___s_m_a_r_t_c_a_r_d___aliased___defines.html#ga210ac6ce433eba815aa4f60c28585cef">  783</a></span>&#160;<span class="preprocessor">#define SMARTCARD_TIMEOUT_DISABLED              SMARTCARD_TIMEOUT_DISABLE</span></div><div class="line"><a name="l00784"></a><span class="lineno"><a class="line" href="group___h_a_l___s_m_a_r_t_c_a_r_d___aliased___defines.html#ga9b647335af6422a6e012aceb7c82cfdb">  784</a></span>&#160;<span class="preprocessor">#define SMARTCARD_TIMEOUT_ENABLED               SMARTCARD_TIMEOUT_ENABLE</span></div><div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160;</div><div class="line"><a name="l00786"></a><span class="lineno"><a class="line" href="group___h_a_l___s_m_a_r_t_c_a_r_d___aliased___defines.html#ga1e078e6865628a2967aac6ade7be429e">  786</a></span>&#160;<span class="preprocessor">#define SMARTCARD_LASTBIT_DISABLED              SMARTCARD_LASTBIT_DISABLE</span></div><div class="line"><a name="l00787"></a><span class="lineno"><a class="line" href="group___h_a_l___s_m_a_r_t_c_a_r_d___aliased___defines.html#ga8855da1a5c89e98586045ec22bdedb29">  787</a></span>&#160;<span class="preprocessor">#define SMARTCARD_LASTBIT_ENABLED               SMARTCARD_LASTBIT_ENABLE</span></div><div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;</div><div class="line"><a name="l00796"></a><span class="lineno"><a class="line" href="group___h_a_l___s_m_b_u_s___aliased___defines.html#gaddbad34ded349c11686df6c08aa6471a">  796</a></span>&#160;<span class="preprocessor">#define SMBUS_DUALADDRESS_DISABLED      SMBUS_DUALADDRESS_DISABLE</span></div><div class="line"><a name="l00797"></a><span class="lineno"><a class="line" href="group___h_a_l___s_m_b_u_s___aliased___defines.html#ga40e0af7474fce8b9658f0bb0bd5dcdb5">  797</a></span>&#160;<span class="preprocessor">#define SMBUS_DUALADDRESS_ENABLED       SMBUS_DUALADDRESS_ENABLE</span></div><div class="line"><a name="l00798"></a><span class="lineno"><a class="line" href="group___h_a_l___s_m_b_u_s___aliased___defines.html#gac6c7ef3413e8533e140fda0f1c882a0e">  798</a></span>&#160;<span class="preprocessor">#define SMBUS_GENERALCALL_DISABLED      SMBUS_GENERALCALL_DISABLE</span></div><div class="line"><a name="l00799"></a><span class="lineno"><a class="line" href="group___h_a_l___s_m_b_u_s___aliased___defines.html#ga395828b6264255bd2a51c17f3b473fea">  799</a></span>&#160;<span class="preprocessor">#define SMBUS_GENERALCALL_ENABLED       SMBUS_GENERALCALL_ENABLE</span></div><div class="line"><a name="l00800"></a><span class="lineno"><a class="line" href="group___h_a_l___s_m_b_u_s___aliased___defines.html#ga4fd6421c8f8dbb020249f49dd45a786e">  800</a></span>&#160;<span class="preprocessor">#define SMBUS_NOSTRETCH_DISABLED        SMBUS_NOSTRETCH_DISABLE</span></div><div class="line"><a name="l00801"></a><span class="lineno"><a class="line" href="group___h_a_l___s_m_b_u_s___aliased___defines.html#gac13cdfb033be4b09e90f8d65745d48c2">  801</a></span>&#160;<span class="preprocessor">#define SMBUS_NOSTRETCH_ENABLED         SMBUS_NOSTRETCH_ENABLE</span></div><div class="line"><a name="l00802"></a><span class="lineno"><a class="line" href="group___h_a_l___s_m_b_u_s___aliased___defines.html#gaf636bd945246ff29d4e35ee3be6f1f6d">  802</a></span>&#160;<span class="preprocessor">#define SMBUS_ANALOGFILTER_ENABLED      SMBUS_ANALOGFILTER_ENABLE</span></div><div class="line"><a name="l00803"></a><span class="lineno"><a class="line" href="group___h_a_l___s_m_b_u_s___aliased___defines.html#ga2af661132b3a2cd8c964dc2104f8223d">  803</a></span>&#160;<span class="preprocessor">#define SMBUS_ANALOGFILTER_DISABLED     SMBUS_ANALOGFILTER_DISABLE</span></div><div class="line"><a name="l00804"></a><span class="lineno"><a class="line" href="group___h_a_l___s_m_b_u_s___aliased___defines.html#ga8f509e1a8b4bbcd2f687f066e8dafffb">  804</a></span>&#160;<span class="preprocessor">#define SMBUS_PEC_DISABLED              SMBUS_PEC_DISABLE</span></div><div class="line"><a name="l00805"></a><span class="lineno"><a class="line" href="group___h_a_l___s_m_b_u_s___aliased___defines.html#ga446c885b16518a909013c12085584e21">  805</a></span>&#160;<span class="preprocessor">#define SMBUS_PEC_ENABLED               SMBUS_PEC_ENABLE</span></div><div class="line"><a name="l00806"></a><span class="lineno"><a class="line" href="group___h_a_l___s_m_b_u_s___aliased___defines.html#ga76b21c836a3097828fdb6635777414ae">  806</a></span>&#160;<span class="preprocessor">#define HAL_SMBUS_STATE_SLAVE_LISTEN    HAL_SMBUS_STATE_LISTEN</span></div><div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;</div><div class="line"><a name="l00814"></a><span class="lineno"><a class="line" href="group___h_a_l___s_p_i___aliased___defines.html#ga609b88c83bda8bbb4ba9a7f673c034a2">  814</a></span>&#160;<span class="preprocessor">#define SPI_TIMODE_DISABLED             SPI_TIMODE_DISABLE</span></div><div class="line"><a name="l00815"></a><span class="lineno"><a class="line" href="group___h_a_l___s_p_i___aliased___defines.html#ga18e6aa4b66deab2bb37a7ada4f9e89ee">  815</a></span>&#160;<span class="preprocessor">#define SPI_TIMODE_ENABLED              SPI_TIMODE_ENABLE</span></div><div class="line"><a name="l00816"></a><span class="lineno">  816</span>&#160;</div><div class="line"><a name="l00817"></a><span class="lineno"><a class="line" href="group___h_a_l___s_p_i___aliased___defines.html#ga8b6d5ee09247d44354bf099a44a8e00c">  817</a></span>&#160;<span class="preprocessor">#define SPI_CRCCALCULATION_DISABLED     SPI_CRCCALCULATION_DISABLE</span></div><div class="line"><a name="l00818"></a><span class="lineno"><a class="line" href="group___h_a_l___s_p_i___aliased___defines.html#gae5a75572823d5dd97c6d1117902c47a1">  818</a></span>&#160;<span class="preprocessor">#define SPI_CRCCALCULATION_ENABLED      SPI_CRCCALCULATION_ENABLE</span></div><div class="line"><a name="l00819"></a><span class="lineno">  819</span>&#160;</div><div class="line"><a name="l00820"></a><span class="lineno"><a class="line" href="group___h_a_l___s_p_i___aliased___defines.html#ga7b740c1df3416560df8ced2a55c0e65c">  820</a></span>&#160;<span class="preprocessor">#define SPI_NSS_PULSE_DISABLED          SPI_NSS_PULSE_DISABLE</span></div><div class="line"><a name="l00821"></a><span class="lineno"><a class="line" href="group___h_a_l___s_p_i___aliased___defines.html#gafde578b0ee1d235743693a73045abc14">  821</a></span>&#160;<span class="preprocessor">#define SPI_NSS_PULSE_ENABLED           SPI_NSS_PULSE_ENABLE</span></div><div class="line"><a name="l00822"></a><span class="lineno">  822</span>&#160;</div><div class="line"><a name="l00830"></a><span class="lineno"><a class="line" href="group___h_a_l___t_i_m___aliased___defines.html#ga679b7f970f7ad7001de9d6f7b211d667">  830</a></span>&#160;<span class="preprocessor">#define CCER_CCxE_MASK                   TIM_CCER_CCxE_MASK</span></div><div class="line"><a name="l00831"></a><span class="lineno"><a class="line" href="group___h_a_l___t_i_m___aliased___defines.html#gadf1ac288d53d93679c086f9179dea88b">  831</a></span>&#160;<span class="preprocessor">#define CCER_CCxNE_MASK                  TIM_CCER_CCxNE_MASK</span></div><div class="line"><a name="l00832"></a><span class="lineno">  832</span>&#160;  </div><div class="line"><a name="l00833"></a><span class="lineno"><a class="line" href="group___h_a_l___t_i_m___aliased___defines.html#ga73bca5b14da2d5026fa3877d0db53740">  833</a></span>&#160;<span class="preprocessor">#define TIM_DMABase_CR1                  TIM_DMABASE_CR1</span></div><div class="line"><a name="l00834"></a><span class="lineno"><a class="line" href="group___h_a_l___t_i_m___aliased___defines.html#ga50e894f0d2cecc1ff3a3578098c3246e">  834</a></span>&#160;<span class="preprocessor">#define TIM_DMABase_CR2                  TIM_DMABASE_CR2</span></div><div class="line"><a name="l00835"></a><span class="lineno"><a class="line" href="group___h_a_l___t_i_m___aliased___defines.html#ga748e24ac0675caa55869d6ba506448df">  835</a></span>&#160;<span class="preprocessor">#define TIM_DMABase_SMCR                 TIM_DMABASE_SMCR</span></div><div class="line"><a name="l00836"></a><span class="lineno"><a class="line" href="group___h_a_l___t_i_m___aliased___defines.html#gaeddacbbc2adf9705feac250f077d8c93">  836</a></span>&#160;<span class="preprocessor">#define TIM_DMABase_DIER                 TIM_DMABASE_DIER</span></div><div class="line"><a name="l00837"></a><span class="lineno"><a class="line" href="group___h_a_l___t_i_m___aliased___defines.html#ga5cda07a11a76bbb24a7d5bb680814d31">  837</a></span>&#160;<span class="preprocessor">#define TIM_DMABase_SR                   TIM_DMABASE_SR</span></div><div class="line"><a name="l00838"></a><span class="lineno"><a class="line" href="group___h_a_l___t_i_m___aliased___defines.html#gab5e6f6c3fea100896d13ce317a6ccd8e">  838</a></span>&#160;<span class="preprocessor">#define TIM_DMABase_EGR                  TIM_DMABASE_EGR</span></div><div class="line"><a name="l00839"></a><span class="lineno"><a class="line" href="group___h_a_l___t_i_m___aliased___defines.html#gaab384496cff3e54d8179fc0db727c7ee">  839</a></span>&#160;<span class="preprocessor">#define TIM_DMABase_CCMR1                TIM_DMABASE_CCMR1</span></div><div class="line"><a name="l00840"></a><span class="lineno"><a class="line" href="group___h_a_l___t_i_m___aliased___defines.html#ga4989f74592ab359f30bd7c4a4a457571">  840</a></span>&#160;<span class="preprocessor">#define TIM_DMABase_CCMR2                TIM_DMABASE_CCMR2</span></div><div class="line"><a name="l00841"></a><span class="lineno"><a class="line" href="group___h_a_l___t_i_m___aliased___defines.html#ga6935639db5738662520e8d0eb7116dd6">  841</a></span>&#160;<span class="preprocessor">#define TIM_DMABase_CCER                 TIM_DMABASE_CCER</span></div><div class="line"><a name="l00842"></a><span class="lineno"><a class="line" href="group___h_a_l___t_i_m___aliased___defines.html#gacab604257d144cf3a59b360cbc958ec9">  842</a></span>&#160;<span class="preprocessor">#define TIM_DMABase_CNT                  TIM_DMABASE_CNT</span></div><div class="line"><a name="l00843"></a><span class="lineno"><a class="line" href="group___h_a_l___t_i_m___aliased___defines.html#gab8dd06970f235fe9f6997e0975237388">  843</a></span>&#160;<span class="preprocessor">#define TIM_DMABase_PSC                  TIM_DMABASE_PSC</span></div><div class="line"><a name="l00844"></a><span class="lineno"><a class="line" href="group___h_a_l___t_i_m___aliased___defines.html#gaab8a66f70e59b5916b4bba344746d652">  844</a></span>&#160;<span class="preprocessor">#define TIM_DMABase_ARR                  TIM_DMABASE_ARR</span></div><div class="line"><a name="l00845"></a><span class="lineno"><a class="line" href="group___h_a_l___t_i_m___aliased___defines.html#ga97f9edceee5c99b32aaa2c6daf849b7d">  845</a></span>&#160;<span class="preprocessor">#define TIM_DMABase_RCR                  TIM_DMABASE_RCR</span></div><div class="line"><a name="l00846"></a><span class="lineno"><a class="line" href="group___h_a_l___t_i_m___aliased___defines.html#ga235a47fa47fd19594a111e6e48c0d5a2">  846</a></span>&#160;<span class="preprocessor">#define TIM_DMABase_CCR1                 TIM_DMABASE_CCR1</span></div><div class="line"><a name="l00847"></a><span class="lineno"><a class="line" href="group___h_a_l___t_i_m___aliased___defines.html#ga0e2150dcd3afe31ecb793aa471b3b972">  847</a></span>&#160;<span class="preprocessor">#define TIM_DMABase_CCR2                 TIM_DMABASE_CCR2</span></div><div class="line"><a name="l00848"></a><span class="lineno"><a class="line" href="group___h_a_l___t_i_m___aliased___defines.html#ga590c90085bd2b206b941dff2731fed74">  848</a></span>&#160;<span class="preprocessor">#define TIM_DMABase_CCR3                 TIM_DMABASE_CCR3</span></div><div class="line"><a name="l00849"></a><span class="lineno"><a class="line" href="group___h_a_l___t_i_m___aliased___defines.html#ga5e84a16e7d8ea369a3a55bb6fe1f2171">  849</a></span>&#160;<span class="preprocessor">#define TIM_DMABase_CCR4                 TIM_DMABASE_CCR4</span></div><div class="line"><a name="l00850"></a><span class="lineno"><a class="line" href="group___h_a_l___t_i_m___aliased___defines.html#gaaff22bbf3091c47783c1c68b648c8605">  850</a></span>&#160;<span class="preprocessor">#define TIM_DMABase_BDTR                 TIM_DMABASE_BDTR</span></div><div class="line"><a name="l00851"></a><span class="lineno"><a class="line" href="group___h_a_l___t_i_m___aliased___defines.html#ga59e2206e4e03b9d55c9fb5a24e29b01c">  851</a></span>&#160;<span class="preprocessor">#define TIM_DMABase_DCR                  TIM_DMABASE_DCR</span></div><div class="line"><a name="l00852"></a><span class="lineno"><a class="line" href="group___h_a_l___t_i_m___aliased___defines.html#gaf2b823d37e722f9f856c654fa35eff26">  852</a></span>&#160;<span class="preprocessor">#define TIM_DMABase_DMAR                 TIM_DMABASE_DMAR</span></div><div class="line"><a name="l00853"></a><span class="lineno"><a class="line" href="group___h_a_l___t_i_m___aliased___defines.html#ga6868a38c42996b41d072025ce428c645">  853</a></span>&#160;<span class="preprocessor">#define TIM_DMABase_OR1                  TIM_DMABASE_OR1</span></div><div class="line"><a name="l00854"></a><span class="lineno"><a class="line" href="group___h_a_l___t_i_m___aliased___defines.html#gaeea36845ff52e436a46a294d0d01a193">  854</a></span>&#160;<span class="preprocessor">#define TIM_DMABase_CCMR3                TIM_DMABASE_CCMR3</span></div><div class="line"><a name="l00855"></a><span class="lineno"><a class="line" href="group___h_a_l___t_i_m___aliased___defines.html#ga8e5e6af97873ab26e62274624f31adae">  855</a></span>&#160;<span class="preprocessor">#define TIM_DMABase_CCR5                 TIM_DMABASE_CCR5</span></div><div class="line"><a name="l00856"></a><span class="lineno"><a class="line" href="group___h_a_l___t_i_m___aliased___defines.html#ga9ab65ba1f7609de8bd7bf20319e60232">  856</a></span>&#160;<span class="preprocessor">#define TIM_DMABase_CCR6                 TIM_DMABASE_CCR6</span></div><div class="line"><a name="l00857"></a><span class="lineno"><a class="line" href="group___h_a_l___t_i_m___aliased___defines.html#ga2a1e120dc725fd26c37c29cf97fdcaa9">  857</a></span>&#160;<span class="preprocessor">#define TIM_DMABase_OR2                  TIM_DMABASE_OR2</span></div><div class="line"><a name="l00858"></a><span class="lineno"><a class="line" href="group___h_a_l___t_i_m___aliased___defines.html#gae675fedf9cf67bd86a36f17d37f99106">  858</a></span>&#160;<span class="preprocessor">#define TIM_DMABase_OR3                  TIM_DMABASE_OR3</span></div><div class="line"><a name="l00859"></a><span class="lineno"><a class="line" href="group___h_a_l___t_i_m___aliased___defines.html#gad6a75d19df73bae091a0e649fba7339c">  859</a></span>&#160;<span class="preprocessor">#define TIM_DMABase_OR                   TIM_DMABASE_OR</span></div><div class="line"><a name="l00860"></a><span class="lineno">  860</span>&#160;</div><div class="line"><a name="l00861"></a><span class="lineno"><a class="line" href="group___h_a_l___t_i_m___aliased___defines.html#ga5bff72fbe94b1ae5a710e402c9868b23">  861</a></span>&#160;<span class="preprocessor">#define TIM_EventSource_Update           TIM_EVENTSOURCE_UPDATE</span></div><div class="line"><a name="l00862"></a><span class="lineno"><a class="line" href="group___h_a_l___t_i_m___aliased___defines.html#gaa634c46d4ac521ad16e25be97b487e8a">  862</a></span>&#160;<span class="preprocessor">#define TIM_EventSource_CC1              TIM_EVENTSOURCE_CC1</span></div><div class="line"><a name="l00863"></a><span class="lineno"><a class="line" href="group___h_a_l___t_i_m___aliased___defines.html#ga5e2082a09552acc9c7e9577f104ba15a">  863</a></span>&#160;<span class="preprocessor">#define TIM_EventSource_CC2              TIM_EVENTSOURCE_CC2</span></div><div class="line"><a name="l00864"></a><span class="lineno"><a class="line" href="group___h_a_l___t_i_m___aliased___defines.html#gafeb8538e3b00d938e061e5051f83836b">  864</a></span>&#160;<span class="preprocessor">#define TIM_EventSource_CC3              TIM_EVENTSOURCE_CC3</span></div><div class="line"><a name="l00865"></a><span class="lineno"><a class="line" href="group___h_a_l___t_i_m___aliased___defines.html#gab60e3190e6c09d2d067f2c689d614979">  865</a></span>&#160;<span class="preprocessor">#define TIM_EventSource_CC4              TIM_EVENTSOURCE_CC4</span></div><div class="line"><a name="l00866"></a><span class="lineno"><a class="line" href="group___h_a_l___t_i_m___aliased___defines.html#ga4c06981037fae91786f966aa9b4b3435">  866</a></span>&#160;<span class="preprocessor">#define TIM_EventSource_COM              TIM_EVENTSOURCE_COM</span></div><div class="line"><a name="l00867"></a><span class="lineno"><a class="line" href="group___h_a_l___t_i_m___aliased___defines.html#ga24835bf5eac25eed90069208dce22564">  867</a></span>&#160;<span class="preprocessor">#define TIM_EventSource_Trigger          TIM_EVENTSOURCE_TRIGGER</span></div><div class="line"><a name="l00868"></a><span class="lineno"><a class="line" href="group___h_a_l___t_i_m___aliased___defines.html#gad6f9b5366d93c73ff005273c50c9f00a">  868</a></span>&#160;<span class="preprocessor">#define TIM_EventSource_Break            TIM_EVENTSOURCE_BREAK</span></div><div class="line"><a name="l00869"></a><span class="lineno"><a class="line" href="group___h_a_l___t_i_m___aliased___defines.html#ga18fcfb87d3361c3118e7251d5a99b92a">  869</a></span>&#160;<span class="preprocessor">#define TIM_EventSource_Break2           TIM_EVENTSOURCE_BREAK2</span></div><div class="line"><a name="l00870"></a><span class="lineno">  870</span>&#160;</div><div class="line"><a name="l00871"></a><span class="lineno"><a class="line" href="group___h_a_l___t_i_m___aliased___defines.html#gab87f91f1c5583b9888cb6bb37fc639e2">  871</a></span>&#160;<span class="preprocessor">#define TIM_DMABurstLength_1Transfer     TIM_DMABURSTLENGTH_1TRANSFER</span></div><div class="line"><a name="l00872"></a><span class="lineno"><a class="line" href="group___h_a_l___t_i_m___aliased___defines.html#ga829504c3e8c90a9445f6a223bc3034f8">  872</a></span>&#160;<span class="preprocessor">#define TIM_DMABurstLength_2Transfers    TIM_DMABURSTLENGTH_2TRANSFERS</span></div><div class="line"><a name="l00873"></a><span class="lineno"><a class="line" href="group___h_a_l___t_i_m___aliased___defines.html#ga3a99863a0925e0cc9a11b91aade66f11">  873</a></span>&#160;<span class="preprocessor">#define TIM_DMABurstLength_3Transfers    TIM_DMABURSTLENGTH_3TRANSFERS</span></div><div class="line"><a name="l00874"></a><span class="lineno"><a class="line" href="group___h_a_l___t_i_m___aliased___defines.html#ga84bfeb309593a1ac580e233bf7514b36">  874</a></span>&#160;<span class="preprocessor">#define TIM_DMABurstLength_4Transfers    TIM_DMABURSTLENGTH_4TRANSFERS</span></div><div class="line"><a name="l00875"></a><span class="lineno"><a class="line" href="group___h_a_l___t_i_m___aliased___defines.html#ga44f8aa51fbe8887a5f3c37a0e776902c">  875</a></span>&#160;<span class="preprocessor">#define TIM_DMABurstLength_5Transfers    TIM_DMABURSTLENGTH_5TRANSFERS</span></div><div class="line"><a name="l00876"></a><span class="lineno"><a class="line" href="group___h_a_l___t_i_m___aliased___defines.html#ga8be40a21654eea72e9c1bf9922675b22">  876</a></span>&#160;<span class="preprocessor">#define TIM_DMABurstLength_6Transfers    TIM_DMABURSTLENGTH_6TRANSFERS</span></div><div class="line"><a name="l00877"></a><span class="lineno"><a class="line" href="group___h_a_l___t_i_m___aliased___defines.html#gaf2ae83bd73b0e92b73e5ebfc11f9bfad">  877</a></span>&#160;<span class="preprocessor">#define TIM_DMABurstLength_7Transfers    TIM_DMABURSTLENGTH_7TRANSFERS</span></div><div class="line"><a name="l00878"></a><span class="lineno"><a class="line" href="group___h_a_l___t_i_m___aliased___defines.html#ga8a760d7114425596736b0ecdbe5fdea6">  878</a></span>&#160;<span class="preprocessor">#define TIM_DMABurstLength_8Transfers    TIM_DMABURSTLENGTH_8TRANSFERS</span></div><div class="line"><a name="l00879"></a><span class="lineno"><a class="line" href="group___h_a_l___t_i_m___aliased___defines.html#ga98b208205c133557a9d67a0921559a66">  879</a></span>&#160;<span class="preprocessor">#define TIM_DMABurstLength_9Transfers    TIM_DMABURSTLENGTH_9TRANSFERS</span></div><div class="line"><a name="l00880"></a><span class="lineno"><a class="line" href="group___h_a_l___t_i_m___aliased___defines.html#ga2fc09f2148cf6ebddc8e67116212259c">  880</a></span>&#160;<span class="preprocessor">#define TIM_DMABurstLength_10Transfers   TIM_DMABURSTLENGTH_10TRANSFERS</span></div><div class="line"><a name="l00881"></a><span class="lineno"><a class="line" href="group___h_a_l___t_i_m___aliased___defines.html#ga0ca63a3caeaf1e85bd54961891949de7">  881</a></span>&#160;<span class="preprocessor">#define TIM_DMABurstLength_11Transfers   TIM_DMABURSTLENGTH_11TRANSFERS</span></div><div class="line"><a name="l00882"></a><span class="lineno"><a class="line" href="group___h_a_l___t_i_m___aliased___defines.html#ga9160d52913bbd7ad1e663ff943d01852">  882</a></span>&#160;<span class="preprocessor">#define TIM_DMABurstLength_12Transfers   TIM_DMABURSTLENGTH_12TRANSFERS</span></div><div class="line"><a name="l00883"></a><span class="lineno"><a class="line" href="group___h_a_l___t_i_m___aliased___defines.html#ga11485e9eee8a6a7edc1df868755eab85">  883</a></span>&#160;<span class="preprocessor">#define TIM_DMABurstLength_13Transfers   TIM_DMABURSTLENGTH_13TRANSFERS</span></div><div class="line"><a name="l00884"></a><span class="lineno"><a class="line" href="group___h_a_l___t_i_m___aliased___defines.html#gab1a097ca7404e518839df99795443fb0">  884</a></span>&#160;<span class="preprocessor">#define TIM_DMABurstLength_14Transfers   TIM_DMABURSTLENGTH_14TRANSFERS</span></div><div class="line"><a name="l00885"></a><span class="lineno"><a class="line" href="group___h_a_l___t_i_m___aliased___defines.html#gad13373f5fd246557a4fc487dc43c37ec">  885</a></span>&#160;<span class="preprocessor">#define TIM_DMABurstLength_15Transfers   TIM_DMABURSTLENGTH_15TRANSFERS</span></div><div class="line"><a name="l00886"></a><span class="lineno"><a class="line" href="group___h_a_l___t_i_m___aliased___defines.html#gafb644e6033f7b46c602b02754b69fde0">  886</a></span>&#160;<span class="preprocessor">#define TIM_DMABurstLength_16Transfers   TIM_DMABURSTLENGTH_16TRANSFERS</span></div><div class="line"><a name="l00887"></a><span class="lineno"><a class="line" href="group___h_a_l___t_i_m___aliased___defines.html#ga5b2c97f650a3c1726965187d852b8cc5">  887</a></span>&#160;<span class="preprocessor">#define TIM_DMABurstLength_17Transfers   TIM_DMABURSTLENGTH_17TRANSFERS</span></div><div class="line"><a name="l00888"></a><span class="lineno"><a class="line" href="group___h_a_l___t_i_m___aliased___defines.html#gaed9f2afef174079f6eb6927abd995b9b">  888</a></span>&#160;<span class="preprocessor">#define TIM_DMABurstLength_18Transfers   TIM_DMABURSTLENGTH_18TRANSFERS</span></div><div class="line"><a name="l00889"></a><span class="lineno">  889</span>&#160;</div><div class="line"><a name="l00897"></a><span class="lineno"><a class="line" href="group___h_a_l___t_s_c___aliased___defines.html#ga7a0b31853d0913f66cf37a7386b13e33">  897</a></span>&#160;<span class="preprocessor">#define TSC_SYNC_POL_FALL        TSC_SYNC_POLARITY_FALLING</span></div><div class="line"><a name="l00898"></a><span class="lineno"><a class="line" href="group___h_a_l___t_s_c___aliased___defines.html#ga8b69747ec4c97849a244c65d0c632ea6">  898</a></span>&#160;<span class="preprocessor">#define TSC_SYNC_POL_RISE_HIGH   TSC_SYNC_POLARITY_RISING</span></div><div class="line"><a name="l00899"></a><span class="lineno">  899</span>&#160;</div><div class="line"><a name="l00906"></a><span class="lineno"><a class="line" href="group___h_a_l___u_a_r_t___aliased___defines.html#gab24a7dd52e7b30408662b4d8abc23201">  906</a></span>&#160;<span class="preprocessor">#define UART_ONEBIT_SAMPLING_DISABLED   UART_ONE_BIT_SAMPLE_DISABLE</span></div><div class="line"><a name="l00907"></a><span class="lineno"><a class="line" href="group___h_a_l___u_a_r_t___aliased___defines.html#gaee55ba79523b89ea4e6c18d7d45e310f">  907</a></span>&#160;<span class="preprocessor">#define UART_ONEBIT_SAMPLING_ENABLED    UART_ONE_BIT_SAMPLE_ENABLE</span></div><div class="line"><a name="l00908"></a><span class="lineno"><a class="line" href="group___h_a_l___u_a_r_t___aliased___defines.html#gac3fb87f174fb4383fbc5f85e6cf2ff9f">  908</a></span>&#160;<span class="preprocessor">#define UART_ONE_BIT_SAMPLE_DISABLED    UART_ONE_BIT_SAMPLE_DISABLE</span></div><div class="line"><a name="l00909"></a><span class="lineno"><a class="line" href="group___h_a_l___u_a_r_t___aliased___defines.html#ga8ec1cb725dbf11a16e71c489fbe525bc">  909</a></span>&#160;<span class="preprocessor">#define UART_ONE_BIT_SAMPLE_ENABLED     UART_ONE_BIT_SAMPLE_ENABLE</span></div><div class="line"><a name="l00910"></a><span class="lineno">  910</span>&#160;</div><div class="line"><a name="l00911"></a><span class="lineno"><a class="line" href="group___h_a_l___u_a_r_t___aliased___defines.html#gaf1ec2145d7a73ee2f74ec334c8210092">  911</a></span>&#160;<span class="preprocessor">#define __HAL_UART_ONEBIT_ENABLE        __HAL_UART_ONE_BIT_SAMPLE_ENABLE</span></div><div class="line"><a name="l00912"></a><span class="lineno"><a class="line" href="group___h_a_l___u_a_r_t___aliased___defines.html#ga93fcc521745111012558544b198be1ce">  912</a></span>&#160;<span class="preprocessor">#define __HAL_UART_ONEBIT_DISABLE       __HAL_UART_ONE_BIT_SAMPLE_DISABLE</span></div><div class="line"><a name="l00913"></a><span class="lineno">  913</span>&#160;</div><div class="line"><a name="l00914"></a><span class="lineno"><a class="line" href="group___h_a_l___u_a_r_t___aliased___defines.html#ga95b08a06aee2ed42542ac95224cf13a8">  914</a></span>&#160;<span class="preprocessor">#define __DIV_SAMPLING16                UART_DIV_SAMPLING16</span></div><div class="line"><a name="l00915"></a><span class="lineno"><a class="line" href="group___h_a_l___u_a_r_t___aliased___defines.html#gaae0a8a1c78ef85c5d4e980f123dce2cb">  915</a></span>&#160;<span class="preprocessor">#define __DIVMANT_SAMPLING16            UART_DIVMANT_SAMPLING16</span></div><div class="line"><a name="l00916"></a><span class="lineno"><a class="line" href="group___h_a_l___u_a_r_t___aliased___defines.html#ga165ca293ce5aa1dc825ce6e69f104f99">  916</a></span>&#160;<span class="preprocessor">#define __DIVFRAQ_SAMPLING16            UART_DIVFRAQ_SAMPLING16</span></div><div class="line"><a name="l00917"></a><span class="lineno"><a class="line" href="group___h_a_l___u_a_r_t___aliased___defines.html#ga4ef81a279eab794f777deede4ef777cd">  917</a></span>&#160;<span class="preprocessor">#define __UART_BRR_SAMPLING16           UART_BRR_SAMPLING16</span></div><div class="line"><a name="l00918"></a><span class="lineno">  918</span>&#160;</div><div class="line"><a name="l00919"></a><span class="lineno"><a class="line" href="group___h_a_l___u_a_r_t___aliased___defines.html#ga5cba2faadc25e5ece57cd3322adf4151">  919</a></span>&#160;<span class="preprocessor">#define __DIV_SAMPLING8                 UART_DIV_SAMPLING8</span></div><div class="line"><a name="l00920"></a><span class="lineno"><a class="line" href="group___h_a_l___u_a_r_t___aliased___defines.html#ga79e617709be4f56d9a327ca3a7dc316f">  920</a></span>&#160;<span class="preprocessor">#define __DIVMANT_SAMPLING8             UART_DIVMANT_SAMPLING8</span></div><div class="line"><a name="l00921"></a><span class="lineno"><a class="line" href="group___h_a_l___u_a_r_t___aliased___defines.html#gac09eaea0db063364f5aac90f47791989">  921</a></span>&#160;<span class="preprocessor">#define __DIVFRAQ_SAMPLING8             UART_DIVFRAQ_SAMPLING8</span></div><div class="line"><a name="l00922"></a><span class="lineno"><a class="line" href="group___h_a_l___u_a_r_t___aliased___defines.html#ga446f5df9b1c7c4f2bded186402dd4e62">  922</a></span>&#160;<span class="preprocessor">#define __UART_BRR_SAMPLING8            UART_BRR_SAMPLING8</span></div><div class="line"><a name="l00923"></a><span class="lineno">  923</span>&#160;</div><div class="line"><a name="l00924"></a><span class="lineno"><a class="line" href="group___h_a_l___u_a_r_t___aliased___defines.html#gaa81cd3c42fac5a329fd499964658c20e">  924</a></span>&#160;<span class="preprocessor">#define __DIV_LPUART                    UART_DIV_LPUART</span></div><div class="line"><a name="l00925"></a><span class="lineno">  925</span>&#160;</div><div class="line"><a name="l00926"></a><span class="lineno"><a class="line" href="group___h_a_l___u_a_r_t___aliased___defines.html#gab6e73a11dc29f715c2f3e48df9d9f30f">  926</a></span>&#160;<span class="preprocessor">#define UART_WAKEUPMETHODE_IDLELINE     UART_WAKEUPMETHOD_IDLELINE</span></div><div class="line"><a name="l00927"></a><span class="lineno"><a class="line" href="group___h_a_l___u_a_r_t___aliased___defines.html#ga0535d8a60a1563f7216a0f4b62a39c43">  927</a></span>&#160;<span class="preprocessor">#define UART_WAKEUPMETHODE_ADDRESSMARK  UART_WAKEUPMETHOD_ADDRESSMARK</span></div><div class="line"><a name="l00928"></a><span class="lineno">  928</span>&#160;</div><div class="line"><a name="l00938"></a><span class="lineno"><a class="line" href="group___h_a_l___u_s_a_r_t___aliased___defines.html#ga45c49fb3e5ff70db2dea36e909ffa07a">  938</a></span>&#160;<span class="preprocessor">#define USART_CLOCK_DISABLED            USART_CLOCK_DISABLE</span></div><div class="line"><a name="l00939"></a><span class="lineno"><a class="line" href="group___h_a_l___u_s_a_r_t___aliased___defines.html#ga259282d33c89b8a3ce2db2192124ce61">  939</a></span>&#160;<span class="preprocessor">#define USART_CLOCK_ENABLED             USART_CLOCK_ENABLE</span></div><div class="line"><a name="l00940"></a><span class="lineno">  940</span>&#160;</div><div class="line"><a name="l00941"></a><span class="lineno"><a class="line" href="group___h_a_l___u_s_a_r_t___aliased___defines.html#ga5e2a0ab7e7ccbdc9832d363b95389f7f">  941</a></span>&#160;<span class="preprocessor">#define USARTNACK_ENABLED               USART_NACK_ENABLE</span></div><div class="line"><a name="l00942"></a><span class="lineno"><a class="line" href="group___h_a_l___u_s_a_r_t___aliased___defines.html#ga44c940c85051784c23cb5fdef98fe5e3">  942</a></span>&#160;<span class="preprocessor">#define USARTNACK_DISABLED              USART_NACK_DISABLE</span></div><div class="line"><a name="l00943"></a><span class="lineno">  943</span>&#160;</div><div class="line"><a name="l00950"></a><span class="lineno"><a class="line" href="group___h_a_l___w_w_d_g___aliased___defines.html#gad6422afd041f823ff1ea65e442355783">  950</a></span>&#160;<span class="preprocessor">#define CFR_BASE                    WWDG_CFR_BASE</span></div><div class="line"><a name="l00951"></a><span class="lineno">  951</span>&#160;</div><div class="line"><a name="l00959"></a><span class="lineno"><a class="line" href="group___h_a_l___c_a_n___aliased___defines.html#ga1b3d041dff9fed4dad75ed2a4a0e27e0">  959</a></span>&#160;<span class="preprocessor">#define CAN_FilterFIFO0             CAN_FILTER_FIFO0</span></div><div class="line"><a name="l00960"></a><span class="lineno"><a class="line" href="group___h_a_l___c_a_n___aliased___defines.html#gada8f9b3a9c88f36539aaeb457039e666">  960</a></span>&#160;<span class="preprocessor">#define CAN_FilterFIFO1             CAN_FILTER_FIFO1</span></div><div class="line"><a name="l00961"></a><span class="lineno"><a class="line" href="group___h_a_l___c_a_n___aliased___defines.html#ga0c57058d6d14b2baa24a4895975b1371">  961</a></span>&#160;<span class="preprocessor">#define CAN_IT_RQCP0                CAN_IT_TME</span></div><div class="line"><a name="l00962"></a><span class="lineno"><a class="line" href="group___h_a_l___c_a_n___aliased___defines.html#ga42e5c8e89e0f06f3250916fcfb21dc22">  962</a></span>&#160;<span class="preprocessor">#define CAN_IT_RQCP1                CAN_IT_TME</span></div><div class="line"><a name="l00963"></a><span class="lineno"><a class="line" href="group___h_a_l___c_a_n___aliased___defines.html#gacc634c3e29cdc9622081021dcda3127b">  963</a></span>&#160;<span class="preprocessor">#define CAN_IT_RQCP2                CAN_IT_TME</span></div><div class="line"><a name="l00964"></a><span class="lineno"><a class="line" href="group___h_a_l___c_a_n___aliased___defines.html#ga60a32132df242146efd3e9f7a079f0f0">  964</a></span>&#160;<span class="preprocessor">#define INAK_TIMEOUT                CAN_TIMEOUT_VALUE</span></div><div class="line"><a name="l00965"></a><span class="lineno"><a class="line" href="group___h_a_l___c_a_n___aliased___defines.html#ga1bb8107706c8b4039ac55a122f3c65bb">  965</a></span>&#160;<span class="preprocessor">#define SLAK_TIMEOUT                CAN_TIMEOUT_VALUE</span></div><div class="line"><a name="l00966"></a><span class="lineno"><a class="line" href="group___h_a_l___c_a_n___aliased___defines.html#gad6f04a4437ad8e83b154523f20985796">  966</a></span>&#160;<span class="preprocessor">#define CAN_TXSTATUS_FAILED         ((uint8_t)0x00U)</span></div><div class="line"><a name="l00967"></a><span class="lineno"><a class="line" href="group___h_a_l___c_a_n___aliased___defines.html#ga01cd38ecda448043ba6a7870ab62fc2b">  967</a></span>&#160;<span class="preprocessor">#define CAN_TXSTATUS_OK             ((uint8_t)0x01U)</span></div><div class="line"><a name="l00968"></a><span class="lineno"><a class="line" href="group___h_a_l___c_a_n___aliased___defines.html#gaf63b6b17ef36507122e0eaac8395aa1c">  968</a></span>&#160;<span class="preprocessor">#define CAN_TXSTATUS_PENDING        ((uint8_t)0x02U)</span></div><div class="line"><a name="l00969"></a><span class="lineno">  969</span>&#160;</div><div class="line"><a name="l00978"></a><span class="lineno"><a class="line" href="group___h_a_l___e_t_h___aliased___defines.html#ga04830f6ce829978038a6219a05883df2">  978</a></span>&#160;<span class="preprocessor">#define VLAN_TAG                ETH_VLAN_TAG</span></div><div class="line"><a name="l00979"></a><span class="lineno"><a class="line" href="group___h_a_l___e_t_h___aliased___defines.html#gad2bb317493313e77ae02b99419a41e28">  979</a></span>&#160;<span class="preprocessor">#define MIN_ETH_PAYLOAD         ETH_MIN_ETH_PAYLOAD</span></div><div class="line"><a name="l00980"></a><span class="lineno"><a class="line" href="group___h_a_l___e_t_h___aliased___defines.html#ga4041187e6b5a98c2d367ed1efc7b91ae">  980</a></span>&#160;<span class="preprocessor">#define MAX_ETH_PAYLOAD         ETH_MAX_ETH_PAYLOAD</span></div><div class="line"><a name="l00981"></a><span class="lineno"><a class="line" href="group___h_a_l___e_t_h___aliased___defines.html#ga09553e569664fd298646602806b777f5">  981</a></span>&#160;<span class="preprocessor">#define JUMBO_FRAME_PAYLOAD     ETH_JUMBO_FRAME_PAYLOAD</span></div><div class="line"><a name="l00982"></a><span class="lineno"><a class="line" href="group___h_a_l___e_t_h___aliased___defines.html#ga0d72ec6a764572a2fa52f6c2d0648b5b">  982</a></span>&#160;<span class="preprocessor">#define MACMIIAR_CR_MASK        ETH_MACMIIAR_CR_MASK</span></div><div class="line"><a name="l00983"></a><span class="lineno"><a class="line" href="group___h_a_l___e_t_h___aliased___defines.html#ga6415e52119d875b78a80ee4186233643">  983</a></span>&#160;<span class="preprocessor">#define MACCR_CLEAR_MASK        ETH_MACCR_CLEAR_MASK</span></div><div class="line"><a name="l00984"></a><span class="lineno"><a class="line" href="group___h_a_l___e_t_h___aliased___defines.html#ga0fc15b5e25134974f3a371c17882e36d">  984</a></span>&#160;<span class="preprocessor">#define MACFCR_CLEAR_MASK       ETH_MACFCR_CLEAR_MASK</span></div><div class="line"><a name="l00985"></a><span class="lineno"><a class="line" href="group___h_a_l___e_t_h___aliased___defines.html#gad1b188dfe2cdaea68fb36806a0b94b95">  985</a></span>&#160;<span class="preprocessor">#define DMAOMR_CLEAR_MASK       ETH_DMAOMR_CLEAR_MASK</span></div><div class="line"><a name="l00986"></a><span class="lineno">  986</span>&#160;</div><div class="line"><a name="l00987"></a><span class="lineno"><a class="line" href="group___h_a_l___e_t_h___aliased___defines.html#ga340605767fdf406c393f046be44a1e09">  987</a></span>&#160;<span class="preprocessor">#define ETH_MMCCR              0x00000100U</span></div><div class="line"><a name="l00988"></a><span class="lineno"><a class="line" href="group___h_a_l___e_t_h___aliased___defines.html#gaa49af339607e5c30c69d55f4941fd775">  988</a></span>&#160;<span class="preprocessor">#define ETH_MMCRIR             0x00000104U</span></div><div class="line"><a name="l00989"></a><span class="lineno"><a class="line" href="group___h_a_l___e_t_h___aliased___defines.html#gab53a2a3649b1b96533c3bb8f2dfca221">  989</a></span>&#160;<span class="preprocessor">#define ETH_MMCTIR             0x00000108U</span></div><div class="line"><a name="l00990"></a><span class="lineno"><a class="line" href="group___h_a_l___e_t_h___aliased___defines.html#ga42e63a205698925c20f69be3d711ae59">  990</a></span>&#160;<span class="preprocessor">#define ETH_MMCRIMR            0x0000010CU</span></div><div class="line"><a name="l00991"></a><span class="lineno"><a class="line" href="group___h_a_l___e_t_h___aliased___defines.html#gad0e2ddcc50c96772130c9717aa1ec496">  991</a></span>&#160;<span class="preprocessor">#define ETH_MMCTIMR            0x00000110U</span></div><div class="line"><a name="l00992"></a><span class="lineno"><a class="line" href="group___h_a_l___e_t_h___aliased___defines.html#ga355a8ef08cc4a431601016a076ae9562">  992</a></span>&#160;<span class="preprocessor">#define ETH_MMCTGFSCCR         0x0000014CU</span></div><div class="line"><a name="l00993"></a><span class="lineno"><a class="line" href="group___h_a_l___e_t_h___aliased___defines.html#gad2324378454cb5afc2709afc6849067d">  993</a></span>&#160;<span class="preprocessor">#define ETH_MMCTGFMSCCR        0x00000150U</span></div><div class="line"><a name="l00994"></a><span class="lineno"><a class="line" href="group___h_a_l___e_t_h___aliased___defines.html#ga1de87b7bf29865be1068300dd2946caf">  994</a></span>&#160;<span class="preprocessor">#define ETH_MMCTGFCR           0x00000168U</span></div><div class="line"><a name="l00995"></a><span class="lineno"><a class="line" href="group___h_a_l___e_t_h___aliased___defines.html#gacb9b04ab9c5957905a2db7314d6907b8">  995</a></span>&#160;<span class="preprocessor">#define ETH_MMCRFCECR          0x00000194U</span></div><div class="line"><a name="l00996"></a><span class="lineno"><a class="line" href="group___h_a_l___e_t_h___aliased___defines.html#ga99f6ddc380fffdfe66e6659f7c4ba325">  996</a></span>&#160;<span class="preprocessor">#define ETH_MMCRFAECR          0x00000198U</span></div><div class="line"><a name="l00997"></a><span class="lineno"><a class="line" href="group___h_a_l___e_t_h___aliased___defines.html#gadd605f380a482a06a59498eea4cad15f">  997</a></span>&#160;<span class="preprocessor">#define ETH_MMCRGUFCR          0x000001C4U</span></div><div class="line"><a name="l00998"></a><span class="lineno">  998</span>&#160; </div><div class="line"><a name="l00999"></a><span class="lineno"><a class="line" href="group___h_a_l___e_t_h___aliased___defines.html#ga568f5f8aa8a6dc34f446e303adac0e6d">  999</a></span>&#160;<span class="preprocessor">#define ETH_MAC_TXFIFO_FULL                             0x02000000U  </span><span class="comment">/* Tx FIFO full */</span><span class="preprocessor"></span></div><div class="line"><a name="l01000"></a><span class="lineno"><a class="line" href="group___h_a_l___e_t_h___aliased___defines.html#ga4c428a862f392d95b5dd889e8cd96924"> 1000</a></span>&#160;<span class="preprocessor">#define ETH_MAC_TXFIFONOT_EMPTY                         0x01000000U  </span><span class="comment">/* Tx FIFO not empty */</span><span class="preprocessor"></span></div><div class="line"><a name="l01001"></a><span class="lineno"><a class="line" href="group___h_a_l___e_t_h___aliased___defines.html#gaff6cebd747512114367fa01ef36e0394"> 1001</a></span>&#160;<span class="preprocessor">#define ETH_MAC_TXFIFO_WRITE_ACTIVE                     0x00400000U  </span><span class="comment">/* Tx FIFO write active */</span><span class="preprocessor"></span></div><div class="line"><a name="l01002"></a><span class="lineno"><a class="line" href="group___h_a_l___e_t_h___aliased___defines.html#ga36e9938d6f099aab9f801d547d0a88a5"> 1002</a></span>&#160;<span class="preprocessor">#define ETH_MAC_TXFIFO_IDLE                             0x00000000U  </span><span class="comment">/* Tx FIFO read status: Idle */</span><span class="preprocessor"></span></div><div class="line"><a name="l01003"></a><span class="lineno"><a class="line" href="group___h_a_l___e_t_h___aliased___defines.html#ga162f3eb163f0fc63e0ef21f640ee3b35"> 1003</a></span>&#160;<span class="preprocessor">#define ETH_MAC_TXFIFO_READ                             0x00100000U  </span><span class="comment">/* Tx FIFO read status: Read (transferring data to the MAC transmitter) */</span><span class="preprocessor"></span></div><div class="line"><a name="l01004"></a><span class="lineno"><a class="line" href="group___h_a_l___e_t_h___aliased___defines.html#ga732d203562136a49e6fdfe08cbbdb007"> 1004</a></span>&#160;<span class="preprocessor">#define ETH_MAC_TXFIFO_WAITING                          0x00200000U  </span><span class="comment">/* Tx FIFO read status: Waiting for TxStatus from MAC transmitter */</span><span class="preprocessor"></span></div><div class="line"><a name="l01005"></a><span class="lineno"><a class="line" href="group___h_a_l___e_t_h___aliased___defines.html#gaa98e266d20386f08f1e7d07924ae7fd8"> 1005</a></span>&#160;<span class="preprocessor">#define ETH_MAC_TXFIFO_WRITING                          0x00300000U  </span><span class="comment">/* Tx FIFO read status: Writing the received TxStatus or flushing the TxFIFO */</span><span class="preprocessor"></span></div><div class="line"><a name="l01006"></a><span class="lineno"><a class="line" href="group___h_a_l___e_t_h___aliased___defines.html#ga858c30b0c902a609fbf5e9de54c873fc"> 1006</a></span>&#160;<span class="preprocessor">#define ETH_MAC_TRANSMISSION_PAUSE                      0x00080000U  </span><span class="comment">/* MAC transmitter in pause */</span><span class="preprocessor"></span></div><div class="line"><a name="l01007"></a><span class="lineno"><a class="line" href="group___h_a_l___e_t_h___aliased___defines.html#ga3b6682322869b2f8ff8a34239418b229"> 1007</a></span>&#160;<span class="preprocessor">#define ETH_MAC_TRANSMITFRAMECONTROLLER_IDLE            0x00000000U  </span><span class="comment">/* MAC transmit frame controller: Idle */</span><span class="preprocessor"></span></div><div class="line"><a name="l01008"></a><span class="lineno"><a class="line" href="group___h_a_l___e_t_h___aliased___defines.html#ga51af5af4f0244add557e29f1c1085c76"> 1008</a></span>&#160;<span class="preprocessor">#define ETH_MAC_TRANSMITFRAMECONTROLLER_WAITING         0x00020000U  </span><span class="comment">/* MAC transmit frame controller: Waiting for Status of previous frame or IFG/backoff period to be over */</span><span class="preprocessor"></span></div><div class="line"><a name="l01009"></a><span class="lineno"><a class="line" href="group___h_a_l___e_t_h___aliased___defines.html#ga30f5421c685cc87345a62034f03e9ede"> 1009</a></span>&#160;<span class="preprocessor">#define ETH_MAC_TRANSMITFRAMECONTROLLER_GENRATING_PCF   0x00040000U  </span><span class="comment">/* MAC transmit frame controller: Generating and transmitting a Pause control frame (in full duplex mode) */</span><span class="preprocessor"></span></div><div class="line"><a name="l01010"></a><span class="lineno"><a class="line" href="group___h_a_l___e_t_h___aliased___defines.html#ga813acc11409391a70e9c8f4e2c769cf1"> 1010</a></span>&#160;<span class="preprocessor">#define ETH_MAC_TRANSMITFRAMECONTROLLER_TRANSFERRING    0x00060000U  </span><span class="comment">/* MAC transmit frame controller: Transferring input frame for transmission */</span><span class="preprocessor"></span></div><div class="line"><a name="l01011"></a><span class="lineno"><a class="line" href="group___h_a_l___e_t_h___aliased___defines.html#ga569a78f6147f1068ddeed3897776b6f3"> 1011</a></span>&#160;<span class="preprocessor">#define ETH_MAC_MII_TRANSMIT_ACTIVE           0x00010000U  </span><span class="comment">/* MAC MII transmit engine active */</span><span class="preprocessor"></span></div><div class="line"><a name="l01012"></a><span class="lineno"><a class="line" href="group___h_a_l___e_t_h___aliased___defines.html#gab0663cbb0510f2d3bdc9fdaea103725e"> 1012</a></span>&#160;<span class="preprocessor">#define ETH_MAC_RXFIFO_EMPTY                  0x00000000U  </span><span class="comment">/* Rx FIFO fill level: empty */</span><span class="preprocessor"></span></div><div class="line"><a name="l01013"></a><span class="lineno"><a class="line" href="group___h_a_l___e_t_h___aliased___defines.html#ga1ac34f74c22709a45510fe557e6b1866"> 1013</a></span>&#160;<span class="preprocessor">#define ETH_MAC_RXFIFO_BELOW_THRESHOLD        0x00000100U  </span><span class="comment">/* Rx FIFO fill level: fill-level below flow-control de-activate threshold */</span><span class="preprocessor"></span></div><div class="line"><a name="l01014"></a><span class="lineno"><a class="line" href="group___h_a_l___e_t_h___aliased___defines.html#ga10d4ac5728fe85efe0ec19699e4c90f0"> 1014</a></span>&#160;<span class="preprocessor">#define ETH_MAC_RXFIFO_ABOVE_THRESHOLD        0x00000200U  </span><span class="comment">/* Rx FIFO fill level: fill-level above flow-control activate threshold */</span><span class="preprocessor"></span></div><div class="line"><a name="l01015"></a><span class="lineno"><a class="line" href="group___h_a_l___e_t_h___aliased___defines.html#gaa7b77138ec3256a713a8aa74ea94f0c1"> 1015</a></span>&#160;<span class="preprocessor">#define ETH_MAC_RXFIFO_FULL                   0x00000300U  </span><span class="comment">/* Rx FIFO fill level: full */</span><span class="preprocessor"></span></div><div class="line"><a name="l01016"></a><span class="lineno"> 1016</span>&#160;<span class="preprocessor">#if defined(STM32F1)</span></div><div class="line"><a name="l01017"></a><span class="lineno"> 1017</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l01018"></a><span class="lineno"><a class="line" href="group___h_a_l___e_t_h___aliased___defines.html#ga0be388dadd31f6a12f2ee9b4ee6c31bb"> 1018</a></span>&#160;<span class="preprocessor">#define ETH_MAC_READCONTROLLER_IDLE           0x00000000U  </span><span class="comment">/* Rx FIFO read controller IDLE state */</span><span class="preprocessor"></span></div><div class="line"><a name="l01019"></a><span class="lineno"><a class="line" href="group___h_a_l___e_t_h___aliased___defines.html#ga056b776e92442c623c3d848314e6c8f0"> 1019</a></span>&#160;<span class="preprocessor">#define ETH_MAC_READCONTROLLER_READING_DATA   0x00000020U  </span><span class="comment">/* Rx FIFO read controller Reading frame data */</span><span class="preprocessor"></span></div><div class="line"><a name="l01020"></a><span class="lineno"><a class="line" href="group___h_a_l___e_t_h___aliased___defines.html#ga441228e7ee2416d37f22f5081d739e2c"> 1020</a></span>&#160;<span class="preprocessor">#define ETH_MAC_READCONTROLLER_READING_STATUS 0x00000040U  </span><span class="comment">/* Rx FIFO read controller Reading frame status (or time-stamp) */</span><span class="preprocessor"></span></div><div class="line"><a name="l01021"></a><span class="lineno"> 1021</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l01022"></a><span class="lineno"><a class="line" href="group___h_a_l___e_t_h___aliased___defines.html#ga7a4fe56723328085b9b80adbfb528a5d"> 1022</a></span>&#160;<span class="preprocessor">#define ETH_MAC_READCONTROLLER_FLUSHING       0x00000060U  </span><span class="comment">/* Rx FIFO read controller Flushing the frame data and status */</span><span class="preprocessor"></span></div><div class="line"><a name="l01023"></a><span class="lineno"><a class="line" href="group___h_a_l___e_t_h___aliased___defines.html#gaed7a7d977c0411b7303270d6c35e19d2"> 1023</a></span>&#160;<span class="preprocessor">#define ETH_MAC_RXFIFO_WRITE_ACTIVE           0x00000010U  </span><span class="comment">/* Rx FIFO write controller active */</span><span class="preprocessor"></span></div><div class="line"><a name="l01024"></a><span class="lineno"><a class="line" href="group___h_a_l___e_t_h___aliased___defines.html#gac16927a1916a399766258aa819372c68"> 1024</a></span>&#160;<span class="preprocessor">#define ETH_MAC_SMALL_FIFO_NOTACTIVE          0x00000000U  </span><span class="comment">/* MAC small FIFO read / write controllers not active */</span><span class="preprocessor"></span></div><div class="line"><a name="l01025"></a><span class="lineno"><a class="line" href="group___h_a_l___e_t_h___aliased___defines.html#gaaeb391df53728b1ee3d7dc0f26c89f05"> 1025</a></span>&#160;<span class="preprocessor">#define ETH_MAC_SMALL_FIFO_READ_ACTIVE        0x00000002U  </span><span class="comment">/* MAC small FIFO read controller active */</span><span class="preprocessor"></span></div><div class="line"><a name="l01026"></a><span class="lineno"><a class="line" href="group___h_a_l___e_t_h___aliased___defines.html#ga54622c82079395c06def322572f42d90"> 1026</a></span>&#160;<span class="preprocessor">#define ETH_MAC_SMALL_FIFO_WRITE_ACTIVE       0x00000004U  </span><span class="comment">/* MAC small FIFO write controller active */</span><span class="preprocessor"></span></div><div class="line"><a name="l01027"></a><span class="lineno"><a class="line" href="group___h_a_l___e_t_h___aliased___defines.html#gaef20d59c181d5c3c828ea428e7c0d81e"> 1027</a></span>&#160;<span class="preprocessor">#define ETH_MAC_SMALL_FIFO_RW_ACTIVE          0x00000006U  </span><span class="comment">/* MAC small FIFO read / write controllers active */</span><span class="preprocessor"></span></div><div class="line"><a name="l01028"></a><span class="lineno"><a class="line" href="group___h_a_l___e_t_h___aliased___defines.html#ga69bdbf3c1abe74dde1f5e1d2a85a501e"> 1028</a></span>&#160;<span class="preprocessor">#define ETH_MAC_MII_RECEIVE_PROTOCOL_ACTIVE   0x00000001U  </span><span class="comment">/* MAC MII receive protocol engine active */</span><span class="preprocessor"></span></div><div class="line"><a name="l01029"></a><span class="lineno"> 1029</span>&#160;</div><div class="line"><a name="l01037"></a><span class="lineno"><a class="line" href="group___h_a_l___d_c_m_i___aliased___defines.html#ga5aea0676cf18867facb28620b5818396"> 1037</a></span>&#160;<span class="preprocessor">#define HAL_DCMI_ERROR_OVF      HAL_DCMI_ERROR_OVR</span></div><div class="line"><a name="l01038"></a><span class="lineno"><a class="line" href="group___h_a_l___d_c_m_i___aliased___defines.html#ga5afbb2e1a8b64d9e042da18d8304667e"> 1038</a></span>&#160;<span class="preprocessor">#define DCMI_IT_OVF             DCMI_IT_OVR</span></div><div class="line"><a name="l01039"></a><span class="lineno"><a class="line" href="group___h_a_l___d_c_m_i___aliased___defines.html#ga10e986f24ca3e73d31f56ddd908987e0"> 1039</a></span>&#160;<span class="preprocessor">#define DCMI_FLAG_OVFRI         DCMI_FLAG_OVRRI</span></div><div class="line"><a name="l01040"></a><span class="lineno"><a class="line" href="group___h_a_l___d_c_m_i___aliased___defines.html#gaec0c82ddcc3994b877a2f904c680e2b1"> 1040</a></span>&#160;<span class="preprocessor">#define DCMI_FLAG_OVFMI         DCMI_FLAG_OVRMI</span></div><div class="line"><a name="l01041"></a><span class="lineno"> 1041</span>&#160;</div><div class="line"><a name="l01042"></a><span class="lineno"><a class="line" href="group___h_a_l___d_c_m_i___aliased___defines.html#ga97e4484879b160cdbd78136b4bf00e4c"> 1042</a></span>&#160;<span class="preprocessor">#define HAL_DCMI_ConfigCROP     HAL_DCMI_ConfigCrop</span></div><div class="line"><a name="l01043"></a><span class="lineno"><a class="line" href="group___h_a_l___d_c_m_i___aliased___defines.html#ga8503dfb94edec53caaa40b98e0853c82"> 1043</a></span>&#160;<span class="preprocessor">#define HAL_DCMI_EnableCROP     HAL_DCMI_EnableCrop</span></div><div class="line"><a name="l01044"></a><span class="lineno"><a class="line" href="group___h_a_l___d_c_m_i___aliased___defines.html#ga508db44d186de33245decc10be6ab0f2"> 1044</a></span>&#160;<span class="preprocessor">#define HAL_DCMI_DisableCROP    HAL_DCMI_DisableCrop</span></div><div class="line"><a name="l01045"></a><span class="lineno"> 1045</span>&#160;</div><div class="line"><a name="l01050"></a><span class="lineno"> 1050</span>&#160;<span class="preprocessor">#if defined(STM32L4) || defined(STM32F7) || defined(STM32F427xx) || defined(STM32F437xx) ||\</span></div><div class="line"><a name="l01051"></a><span class="lineno"> 1051</span>&#160;<span class="preprocessor">    defined(STM32F429xx) || defined(STM32F439xx) || defined(STM32F469xx) || defined(STM32F479xx)</span></div><div class="line"><a name="l01052"></a><span class="lineno"> 1052</span>&#160;</div><div class="line"><a name="l01055"></a><span class="lineno"> 1055</span>&#160;<span class="preprocessor">#define DMA2D_ARGB8888          DMA2D_OUTPUT_ARGB8888</span></div><div class="line"><a name="l01056"></a><span class="lineno"> 1056</span>&#160;<span class="preprocessor">#define DMA2D_RGB888            DMA2D_OUTPUT_RGB888  </span></div><div class="line"><a name="l01057"></a><span class="lineno"> 1057</span>&#160;<span class="preprocessor">#define DMA2D_RGB565            DMA2D_OUTPUT_RGB565  </span></div><div class="line"><a name="l01058"></a><span class="lineno"> 1058</span>&#160;<span class="preprocessor">#define DMA2D_ARGB1555          DMA2D_OUTPUT_ARGB1555</span></div><div class="line"><a name="l01059"></a><span class="lineno"> 1059</span>&#160;<span class="preprocessor">#define DMA2D_ARGB4444          DMA2D_OUTPUT_ARGB4444</span></div><div class="line"><a name="l01060"></a><span class="lineno"> 1060</span>&#160;</div><div class="line"><a name="l01061"></a><span class="lineno"> 1061</span>&#160;<span class="preprocessor">#define CM_ARGB8888             DMA2D_INPUT_ARGB8888</span></div><div class="line"><a name="l01062"></a><span class="lineno"> 1062</span>&#160;<span class="preprocessor">#define CM_RGB888               DMA2D_INPUT_RGB888  </span></div><div class="line"><a name="l01063"></a><span class="lineno"> 1063</span>&#160;<span class="preprocessor">#define CM_RGB565               DMA2D_INPUT_RGB565  </span></div><div class="line"><a name="l01064"></a><span class="lineno"> 1064</span>&#160;<span class="preprocessor">#define CM_ARGB1555             DMA2D_INPUT_ARGB1555</span></div><div class="line"><a name="l01065"></a><span class="lineno"> 1065</span>&#160;<span class="preprocessor">#define CM_ARGB4444             DMA2D_INPUT_ARGB4444</span></div><div class="line"><a name="l01066"></a><span class="lineno"> 1066</span>&#160;<span class="preprocessor">#define CM_L8                   DMA2D_INPUT_L8      </span></div><div class="line"><a name="l01067"></a><span class="lineno"> 1067</span>&#160;<span class="preprocessor">#define CM_AL44                 DMA2D_INPUT_AL44    </span></div><div class="line"><a name="l01068"></a><span class="lineno"> 1068</span>&#160;<span class="preprocessor">#define CM_AL88                 DMA2D_INPUT_AL88    </span></div><div class="line"><a name="l01069"></a><span class="lineno"> 1069</span>&#160;<span class="preprocessor">#define CM_L4                   DMA2D_INPUT_L4      </span></div><div class="line"><a name="l01070"></a><span class="lineno"> 1070</span>&#160;<span class="preprocessor">#define CM_A8                   DMA2D_INPUT_A8      </span></div><div class="line"><a name="l01071"></a><span class="lineno"> 1071</span>&#160;<span class="preprocessor">#define CM_A4                   DMA2D_INPUT_A4      </span></div><div class="line"><a name="l01072"></a><span class="lineno"> 1072</span>&#160;</div><div class="line"><a name="l01075"></a><span class="lineno"> 1075</span>&#160;<span class="preprocessor">#endif  </span><span class="comment">/* STM32L4 ||  STM32F7*/</span><span class="preprocessor"></span></div><div class="line"><a name="l01076"></a><span class="lineno"> 1076</span>&#160;</div><div class="line"><a name="l01085"></a><span class="lineno"> 1085</span>&#160;<span class="comment">/* Exported functions --------------------------------------------------------*/</span></div><div class="line"><a name="l01086"></a><span class="lineno"> 1086</span>&#160;</div><div class="line"><a name="l01090"></a><span class="lineno"><a class="line" href="group___h_a_l___c_r_y_p___aliased___functions.html#ga33c3454980638db6020b602a6fd38d6f"> 1090</a></span>&#160;<span class="preprocessor">#define HAL_CRYP_ComputationCpltCallback     HAL_CRYPEx_ComputationCpltCallback</span></div><div class="line"><a name="l01091"></a><span class="lineno"> 1091</span>&#160;</div><div class="line"><a name="l01098"></a><span class="lineno"><a class="line" href="group___h_a_l___h_a_s_h___aliased___functions.html#ga65a1583bf661ed4a6ffbf79f9cd73ff3"> 1098</a></span>&#160;<span class="preprocessor">#define HAL_HASH_STATETypeDef        HAL_HASH_StateTypeDef</span></div><div class="line"><a name="l01099"></a><span class="lineno"><a class="line" href="group___h_a_l___h_a_s_h___aliased___functions.html#gaeaab52d52ee43c52033f96d502c4876b"> 1099</a></span>&#160;<span class="preprocessor">#define HAL_HASHPhaseTypeDef         HAL_HASH_PhaseTypeDef</span></div><div class="line"><a name="l01100"></a><span class="lineno"><a class="line" href="group___h_a_l___h_a_s_h___aliased___functions.html#ga9038c80d41c96129d3cca1d0daefc98b"> 1100</a></span>&#160;<span class="preprocessor">#define HAL_HMAC_MD5_Finish          HAL_HASH_MD5_Finish</span></div><div class="line"><a name="l01101"></a><span class="lineno"><a class="line" href="group___h_a_l___h_a_s_h___aliased___functions.html#gaab29ddc3c3ff04d0988b5957d9499fff"> 1101</a></span>&#160;<span class="preprocessor">#define HAL_HMAC_SHA1_Finish         HAL_HASH_SHA1_Finish</span></div><div class="line"><a name="l01102"></a><span class="lineno"><a class="line" href="group___h_a_l___h_a_s_h___aliased___functions.html#ga83c74f87944b8f73a11cb5dfa858f25c"> 1102</a></span>&#160;<span class="preprocessor">#define HAL_HMAC_SHA224_Finish       HAL_HASH_SHA224_Finish</span></div><div class="line"><a name="l01103"></a><span class="lineno"><a class="line" href="group___h_a_l___h_a_s_h___aliased___functions.html#gaac86fd19acf8548fc6754c19e723d9f7"> 1103</a></span>&#160;<span class="preprocessor">#define HAL_HMAC_SHA256_Finish       HAL_HASH_SHA256_Finish</span></div><div class="line"><a name="l01104"></a><span class="lineno"> 1104</span>&#160;</div><div class="line"><a name="l01105"></a><span class="lineno"> 1105</span>&#160;<span class="comment">/*HASH Algorithm Selection*/</span></div><div class="line"><a name="l01106"></a><span class="lineno"> 1106</span>&#160;</div><div class="line"><a name="l01107"></a><span class="lineno"><a class="line" href="group___h_a_l___h_a_s_h___aliased___functions.html#gaa866d6ac9e86d2290b012681836f22d0"> 1107</a></span>&#160;<span class="preprocessor">#define HASH_AlgoSelection_SHA1      HASH_ALGOSELECTION_SHA1 </span></div><div class="line"><a name="l01108"></a><span class="lineno"><a class="line" href="group___h_a_l___h_a_s_h___aliased___functions.html#gaf8b9faddbf24e087ec70742275a16e97"> 1108</a></span>&#160;<span class="preprocessor">#define HASH_AlgoSelection_SHA224    HASH_ALGOSELECTION_SHA224</span></div><div class="line"><a name="l01109"></a><span class="lineno"><a class="line" href="group___h_a_l___h_a_s_h___aliased___functions.html#ga4dd93835c16dcffba7e303a2412d58ad"> 1109</a></span>&#160;<span class="preprocessor">#define HASH_AlgoSelection_SHA256    HASH_ALGOSELECTION_SHA256</span></div><div class="line"><a name="l01110"></a><span class="lineno"><a class="line" href="group___h_a_l___h_a_s_h___aliased___functions.html#gac443db7ebfff6d660b9321c59ecf48ed"> 1110</a></span>&#160;<span class="preprocessor">#define HASH_AlgoSelection_MD5       HASH_ALGOSELECTION_MD5</span></div><div class="line"><a name="l01111"></a><span class="lineno"> 1111</span>&#160;</div><div class="line"><a name="l01112"></a><span class="lineno"><a class="line" href="group___h_a_l___h_a_s_h___aliased___functions.html#ga4de18ef48bad8fe403226abe769bd921"> 1112</a></span>&#160;<span class="preprocessor">#define HASH_AlgoMode_HASH         HASH_ALGOMODE_HASH </span></div><div class="line"><a name="l01113"></a><span class="lineno"><a class="line" href="group___h_a_l___h_a_s_h___aliased___functions.html#ga70224c1ea0eef2f45363f92fc001a875"> 1113</a></span>&#160;<span class="preprocessor">#define HASH_AlgoMode_HMAC         HASH_ALGOMODE_HMAC</span></div><div class="line"><a name="l01114"></a><span class="lineno"> 1114</span>&#160;</div><div class="line"><a name="l01115"></a><span class="lineno"><a class="line" href="group___h_a_l___h_a_s_h___aliased___functions.html#ga75d858a8b5b891edc321486eebe74692"> 1115</a></span>&#160;<span class="preprocessor">#define HASH_HMACKeyType_ShortKey  HASH_HMAC_KEYTYPE_SHORTKEY</span></div><div class="line"><a name="l01116"></a><span class="lineno"><a class="line" href="group___h_a_l___h_a_s_h___aliased___functions.html#ga99296878d9ed1d3ede590fdeef8f8394"> 1116</a></span>&#160;<span class="preprocessor">#define HASH_HMACKeyType_LongKey   HASH_HMAC_KEYTYPE_LONGKEY</span></div><div class="line"><a name="l01117"></a><span class="lineno"> 1117</span>&#160;</div><div class="line"><a name="l01124"></a><span class="lineno"><a class="line" href="group___h_a_l___aliased___functions.html#ga334dab724209d848427632878cd18590"> 1124</a></span>&#160;<span class="preprocessor">#define HAL_EnableDBGSleepMode HAL_DBGMCU_EnableDBGSleepMode</span></div><div class="line"><a name="l01125"></a><span class="lineno"><a class="line" href="group___h_a_l___aliased___functions.html#gadd190a639a43b5aa49cf3d773d6e877f"> 1125</a></span>&#160;<span class="preprocessor">#define HAL_DisableDBGSleepMode HAL_DBGMCU_DisableDBGSleepMode</span></div><div class="line"><a name="l01126"></a><span class="lineno"><a class="line" href="group___h_a_l___aliased___functions.html#ga5d8db04085885e06f167cb9e901bb729"> 1126</a></span>&#160;<span class="preprocessor">#define HAL_EnableDBGStopMode HAL_DBGMCU_EnableDBGStopMode</span></div><div class="line"><a name="l01127"></a><span class="lineno"><a class="line" href="group___h_a_l___aliased___functions.html#gaca227f80c71d94c0880bd681d68deb85"> 1127</a></span>&#160;<span class="preprocessor">#define HAL_DisableDBGStopMode HAL_DBGMCU_DisableDBGStopMode</span></div><div class="line"><a name="l01128"></a><span class="lineno"><a class="line" href="group___h_a_l___aliased___functions.html#ga829fe0c92393d65bcb65eb8b8f7bdc99"> 1128</a></span>&#160;<span class="preprocessor">#define HAL_EnableDBGStandbyMode HAL_DBGMCU_EnableDBGStandbyMode</span></div><div class="line"><a name="l01129"></a><span class="lineno"><a class="line" href="group___h_a_l___aliased___functions.html#gac17bfe5c0df5508f778b7f3784b9723a"> 1129</a></span>&#160;<span class="preprocessor">#define HAL_DisableDBGStandbyMode HAL_DBGMCU_DisableDBGStandbyMode</span></div><div class="line"><a name="l01130"></a><span class="lineno"><a class="line" href="group___h_a_l___aliased___functions.html#gaeece8fd3268534ce330c635222ce79a3"> 1130</a></span>&#160;<span class="preprocessor">#define HAL_DBG_LowPowerConfig(Periph, cmd) (((cmd)==ENABLE)? HAL_DBGMCU_DBG_EnableLowPowerConfig(Periph) : HAL_DBGMCU_DBG_DisableLowPowerConfig(Periph))</span></div><div class="line"><a name="l01131"></a><span class="lineno"><a class="line" href="group___h_a_l___aliased___functions.html#ga2c3d2cdc9071cfc99696e78c29621852"> 1131</a></span>&#160;<span class="preprocessor">#define HAL_VREFINT_OutputSelect  HAL_SYSCFG_VREFINT_OutputSelect</span></div><div class="line"><a name="l01132"></a><span class="lineno"><a class="line" href="group___h_a_l___aliased___functions.html#ga72384357565be710258691efd3b3b72c"> 1132</a></span>&#160;<span class="preprocessor">#define HAL_Lock_Cmd(cmd) (((cmd)==ENABLE) ? HAL_SYSCFG_Enable_Lock_VREFINT() : HAL_SYSCFG_Disable_Lock_VREFINT())</span></div><div class="line"><a name="l01133"></a><span class="lineno"> 1133</span>&#160;<span class="preprocessor">#if defined(STM32L0)</span></div><div class="line"><a name="l01134"></a><span class="lineno"> 1134</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l01135"></a><span class="lineno"><a class="line" href="group___h_a_l___aliased___functions.html#ga89195eed3652b3f7ce36e89f3cc8e3a6"> 1135</a></span>&#160;<span class="preprocessor">#define HAL_VREFINT_Cmd(cmd) (((cmd)==ENABLE)? HAL_SYSCFG_EnableVREFINT() : HAL_SYSCFG_DisableVREFINT())</span></div><div class="line"><a name="l01136"></a><span class="lineno"> 1136</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l01137"></a><span class="lineno"><a class="line" href="group___h_a_l___aliased___functions.html#ga2945c26e7b184a3ee89309906de33cd3"> 1137</a></span>&#160;<span class="preprocessor">#define HAL_ADC_EnableBuffer_Cmd(cmd)  (((cmd)==ENABLE) ? HAL_ADCEx_EnableVREFINT() : HAL_ADCEx_DisableVREFINT())</span></div><div class="line"><a name="l01138"></a><span class="lineno"><a class="line" href="group___h_a_l___aliased___functions.html#ga674bce235a7be59ff19cca605b2e3ce8"> 1138</a></span>&#160;<span class="preprocessor">#define HAL_ADC_EnableBufferSensor_Cmd(cmd) (((cmd)==ENABLE) ?  HAL_ADCEx_EnableVREFINTTempSensor() : HAL_ADCEx_DisableVREFINTTempSensor())</span></div><div class="line"><a name="l01139"></a><span class="lineno"> 1139</span>&#160;</div><div class="line"><a name="l01146"></a><span class="lineno"><a class="line" href="group___h_a_l___f_l_a_s_h___aliased___functions.html#ga7f39eb32cad2b3a69edac9db280ae255"> 1146</a></span>&#160;<span class="preprocessor">#define FLASH_HalfPageProgram      HAL_FLASHEx_HalfPageProgram</span></div><div class="line"><a name="l01147"></a><span class="lineno"><a class="line" href="group___h_a_l___f_l_a_s_h___aliased___functions.html#ga59ea20f4333891430997c1f2516c8e75"> 1147</a></span>&#160;<span class="preprocessor">#define FLASH_EnableRunPowerDown   HAL_FLASHEx_EnableRunPowerDown</span></div><div class="line"><a name="l01148"></a><span class="lineno"><a class="line" href="group___h_a_l___f_l_a_s_h___aliased___functions.html#gad23696b2f516b4121e6f0fc4e162566c"> 1148</a></span>&#160;<span class="preprocessor">#define FLASH_DisableRunPowerDown  HAL_FLASHEx_DisableRunPowerDown</span></div><div class="line"><a name="l01149"></a><span class="lineno"><a class="line" href="group___h_a_l___f_l_a_s_h___aliased___functions.html#gaa1adfb208f775a74dd7796879403ff3f"> 1149</a></span>&#160;<span class="preprocessor">#define HAL_DATA_EEPROMEx_Unlock   HAL_FLASHEx_DATAEEPROM_Unlock</span></div><div class="line"><a name="l01150"></a><span class="lineno"><a class="line" href="group___h_a_l___f_l_a_s_h___aliased___functions.html#gae482c56adea4a0ba4e5037ef28143b06"> 1150</a></span>&#160;<span class="preprocessor">#define HAL_DATA_EEPROMEx_Lock     HAL_FLASHEx_DATAEEPROM_Lock</span></div><div class="line"><a name="l01151"></a><span class="lineno"><a class="line" href="group___h_a_l___f_l_a_s_h___aliased___functions.html#gadd129e009dd98c78912e328fc2aa370e"> 1151</a></span>&#160;<span class="preprocessor">#define HAL_DATA_EEPROMEx_Erase    HAL_FLASHEx_DATAEEPROM_Erase</span></div><div class="line"><a name="l01152"></a><span class="lineno"><a class="line" href="group___h_a_l___f_l_a_s_h___aliased___functions.html#ga8460315cf3b1c92cc16cb13646845529"> 1152</a></span>&#160;<span class="preprocessor">#define HAL_DATA_EEPROMEx_Program  HAL_FLASHEx_DATAEEPROM_Program</span></div><div class="line"><a name="l01153"></a><span class="lineno"> 1153</span>&#160;</div><div class="line"><a name="l01161"></a><span class="lineno"><a class="line" href="group___h_a_l___i2_c___aliased___functions.html#ga29a6d7298eb9b8290229e37a6eee9c21"> 1161</a></span>&#160;<span class="preprocessor">#define HAL_I2CEx_AnalogFilter_Config         HAL_I2CEx_ConfigAnalogFilter</span></div><div class="line"><a name="l01162"></a><span class="lineno"><a class="line" href="group___h_a_l___i2_c___aliased___functions.html#gad145cb83d816a71f5f8085e5abb9cf8a"> 1162</a></span>&#160;<span class="preprocessor">#define HAL_I2CEx_DigitalFilter_Config        HAL_I2CEx_ConfigDigitalFilter</span></div><div class="line"><a name="l01163"></a><span class="lineno"><a class="line" href="group___h_a_l___i2_c___aliased___functions.html#gab58dc8da5184549e6b0ada3895968b2d"> 1163</a></span>&#160;<span class="preprocessor">#define HAL_FMPI2CEx_AnalogFilter_Config      HAL_FMPI2CEx_ConfigAnalogFilter</span></div><div class="line"><a name="l01164"></a><span class="lineno"><a class="line" href="group___h_a_l___i2_c___aliased___functions.html#ga26c863f7dd300fa407da0a808888c8d2"> 1164</a></span>&#160;<span class="preprocessor">#define HAL_FMPI2CEx_DigitalFilter_Config     HAL_FMPI2CEx_ConfigDigitalFilter</span></div><div class="line"><a name="l01165"></a><span class="lineno"> 1165</span>&#160;</div><div class="line"><a name="l01166"></a><span class="lineno"><a class="line" href="group___h_a_l___i2_c___aliased___functions.html#ga340e0d97db96b108c18718d4b37bdb29"> 1166</a></span>&#160;<span class="preprocessor">#define HAL_I2CFastModePlusConfig(SYSCFG_I2CFastModePlus, cmd) (((cmd)==ENABLE)? HAL_I2CEx_EnableFastModePlus(SYSCFG_I2CFastModePlus): HAL_I2CEx_DisableFastModePlus(SYSCFG_I2CFastModePlus))</span></div><div class="line"><a name="l01167"></a><span class="lineno"> 1167</span>&#160;</div><div class="line"><a name="l01174"></a><span class="lineno"><a class="line" href="group___h_a_l___p_w_r___aliased.html#ga56b037b1ad9b9887c5f073aa10370168"> 1174</a></span>&#160;<span class="preprocessor">#define HAL_PWR_PVDConfig                             HAL_PWR_ConfigPVD</span></div><div class="line"><a name="l01175"></a><span class="lineno"><a class="line" href="group___h_a_l___p_w_r___aliased.html#ga190c1061330751d78f53b13231044e85"> 1175</a></span>&#160;<span class="preprocessor">#define HAL_PWR_DisableBkUpReg                        HAL_PWREx_DisableBkUpReg</span></div><div class="line"><a name="l01176"></a><span class="lineno"><a class="line" href="group___h_a_l___p_w_r___aliased.html#gac95b95ec23381b451ce4634650fb336d"> 1176</a></span>&#160;<span class="preprocessor">#define HAL_PWR_DisableFlashPowerDown                 HAL_PWREx_DisableFlashPowerDown</span></div><div class="line"><a name="l01177"></a><span class="lineno"><a class="line" href="group___h_a_l___p_w_r___aliased.html#ga33da5f16df6d8fc4c1b5073424302364"> 1177</a></span>&#160;<span class="preprocessor">#define HAL_PWR_DisableVddio2Monitor                  HAL_PWREx_DisableVddio2Monitor</span></div><div class="line"><a name="l01178"></a><span class="lineno"><a class="line" href="group___h_a_l___p_w_r___aliased.html#ga3a85d5ac9965f0c58a9a76fd73af4180"> 1178</a></span>&#160;<span class="preprocessor">#define HAL_PWR_EnableBkUpReg                         HAL_PWREx_EnableBkUpReg</span></div><div class="line"><a name="l01179"></a><span class="lineno"><a class="line" href="group___h_a_l___p_w_r___aliased.html#ga255d34e05cdc098d1ce2e906f8b9769c"> 1179</a></span>&#160;<span class="preprocessor">#define HAL_PWR_EnableFlashPowerDown                  HAL_PWREx_EnableFlashPowerDown</span></div><div class="line"><a name="l01180"></a><span class="lineno"><a class="line" href="group___h_a_l___p_w_r___aliased.html#ga24b58c5b242fb37cb1281dbe38f11cf9"> 1180</a></span>&#160;<span class="preprocessor">#define HAL_PWR_EnableVddio2Monitor                   HAL_PWREx_EnableVddio2Monitor</span></div><div class="line"><a name="l01181"></a><span class="lineno"><a class="line" href="group___h_a_l___p_w_r___aliased.html#gaef372c1750d486fcb3bf8246988fd9ae"> 1181</a></span>&#160;<span class="preprocessor">#define HAL_PWR_PVD_PVM_IRQHandler                    HAL_PWREx_PVD_PVM_IRQHandler</span></div><div class="line"><a name="l01182"></a><span class="lineno"><a class="line" href="group___h_a_l___p_w_r___aliased.html#ga68e7b6a7061c08f98dcdf40cd9292daa"> 1182</a></span>&#160;<span class="preprocessor">#define HAL_PWR_PVDLevelConfig                        HAL_PWR_ConfigPVD</span></div><div class="line"><a name="l01183"></a><span class="lineno"><a class="line" href="group___h_a_l___p_w_r___aliased.html#ga45060736b4f7dceef206a35ef5dd6fe8"> 1183</a></span>&#160;<span class="preprocessor">#define HAL_PWR_Vddio2Monitor_IRQHandler              HAL_PWREx_Vddio2Monitor_IRQHandler</span></div><div class="line"><a name="l01184"></a><span class="lineno"><a class="line" href="group___h_a_l___p_w_r___aliased.html#ga94a9526151bf5196900a49d7a29971df"> 1184</a></span>&#160;<span class="preprocessor">#define HAL_PWR_Vddio2MonitorCallback                 HAL_PWREx_Vddio2MonitorCallback</span></div><div class="line"><a name="l01185"></a><span class="lineno"><a class="line" href="group___h_a_l___p_w_r___aliased.html#ga7e8045466ad70adfb92b0d2ee2e9f8e0"> 1185</a></span>&#160;<span class="preprocessor">#define HAL_PWREx_ActivateOverDrive                   HAL_PWREx_EnableOverDrive</span></div><div class="line"><a name="l01186"></a><span class="lineno"><a class="line" href="group___h_a_l___p_w_r___aliased.html#ga89286748f454d55aa96fd55eb09b647c"> 1186</a></span>&#160;<span class="preprocessor">#define HAL_PWREx_DeactivateOverDrive                 HAL_PWREx_DisableOverDrive</span></div><div class="line"><a name="l01187"></a><span class="lineno"><a class="line" href="group___h_a_l___p_w_r___aliased.html#ga12c8593c0f54dd87bd780fa3f2f64e3d"> 1187</a></span>&#160;<span class="preprocessor">#define HAL_PWREx_DisableSDADCAnalog                  HAL_PWREx_DisableSDADC</span></div><div class="line"><a name="l01188"></a><span class="lineno"><a class="line" href="group___h_a_l___p_w_r___aliased.html#ga6d03ec69c2f6072e818420aa4135e7d3"> 1188</a></span>&#160;<span class="preprocessor">#define HAL_PWREx_EnableSDADCAnalog                   HAL_PWREx_EnableSDADC</span></div><div class="line"><a name="l01189"></a><span class="lineno"><a class="line" href="group___h_a_l___p_w_r___aliased.html#gacff48681bbdda3059a2e161b6a3b33c3"> 1189</a></span>&#160;<span class="preprocessor">#define HAL_PWREx_PVMConfig                           HAL_PWREx_ConfigPVM</span></div><div class="line"><a name="l01190"></a><span class="lineno"> 1190</span>&#160;</div><div class="line"><a name="l01191"></a><span class="lineno"><a class="line" href="group___h_a_l___p_w_r___aliased.html#ga7c173d32b42f94bf35a331ff6b52fc00"> 1191</a></span>&#160;<span class="preprocessor">#define PWR_MODE_NORMAL                               PWR_PVD_MODE_NORMAL</span></div><div class="line"><a name="l01192"></a><span class="lineno"><a class="line" href="group___h_a_l___p_w_r___aliased.html#gac7ab4dbca1cfe28383f89d0356b25da7"> 1192</a></span>&#160;<span class="preprocessor">#define PWR_MODE_IT_RISING                            PWR_PVD_MODE_IT_RISING</span></div><div class="line"><a name="l01193"></a><span class="lineno"><a class="line" href="group___h_a_l___p_w_r___aliased.html#ga9057a67887ea202b2db8da7064008fab"> 1193</a></span>&#160;<span class="preprocessor">#define PWR_MODE_IT_FALLING                           PWR_PVD_MODE_IT_FALLING</span></div><div class="line"><a name="l01194"></a><span class="lineno"><a class="line" href="group___h_a_l___p_w_r___aliased.html#ga97e8abb320b4be192e23c520e74d01a9"> 1194</a></span>&#160;<span class="preprocessor">#define PWR_MODE_IT_RISING_FALLING                    PWR_PVD_MODE_IT_RISING_FALLING</span></div><div class="line"><a name="l01195"></a><span class="lineno"><a class="line" href="group___h_a_l___p_w_r___aliased.html#gaca42d0e80c82d3f35ec7b07227fb8b7f"> 1195</a></span>&#160;<span class="preprocessor">#define PWR_MODE_EVENT_RISING                         PWR_PVD_MODE_EVENT_RISING</span></div><div class="line"><a name="l01196"></a><span class="lineno"><a class="line" href="group___h_a_l___p_w_r___aliased.html#gaa37ffde31fc0bdadb0ed77a9588034dd"> 1196</a></span>&#160;<span class="preprocessor">#define PWR_MODE_EVENT_FALLING                        PWR_PVD_MODE_EVENT_FALLING</span></div><div class="line"><a name="l01197"></a><span class="lineno"><a class="line" href="group___h_a_l___p_w_r___aliased.html#ga87c794b332bd1b39496a35613344a4cc"> 1197</a></span>&#160;<span class="preprocessor">#define PWR_MODE_EVENT_RISING_FALLING                 PWR_PVD_MODE_EVENT_RISING_FALLING</span></div><div class="line"><a name="l01198"></a><span class="lineno"> 1198</span>&#160;</div><div class="line"><a name="l01199"></a><span class="lineno"><a class="line" href="group___h_a_l___p_w_r___aliased.html#ga8f5087b1948b370918ecbdf8eb614543"> 1199</a></span>&#160;<span class="preprocessor">#define CR_OFFSET_BB                                  PWR_CR_OFFSET_BB</span></div><div class="line"><a name="l01200"></a><span class="lineno"><a class="line" href="group___h_a_l___p_w_r___aliased.html#gaed8fdacbc906bcba6acfa26ffbfc1305"> 1200</a></span>&#160;<span class="preprocessor">#define CSR_OFFSET_BB                                 PWR_CSR_OFFSET_BB</span></div><div class="line"><a name="l01201"></a><span class="lineno"> 1201</span>&#160;</div><div class="line"><a name="l01202"></a><span class="lineno"><a class="line" href="group___h_a_l___p_w_r___aliased.html#ga36ff45d972bf94f31f172fd53cf44d23"> 1202</a></span>&#160;<span class="preprocessor">#define DBP_BitNumber                                 DBP_BIT_NUMBER</span></div><div class="line"><a name="l01203"></a><span class="lineno"><a class="line" href="group___h_a_l___p_w_r___aliased.html#ga17d618eb800c401ef9c6789c9374eaf8"> 1203</a></span>&#160;<span class="preprocessor">#define PVDE_BitNumber                                PVDE_BIT_NUMBER</span></div><div class="line"><a name="l01204"></a><span class="lineno"><a class="line" href="group___h_a_l___p_w_r___aliased.html#ga15fea9df1b0d324394336f70b319b377"> 1204</a></span>&#160;<span class="preprocessor">#define PMODE_BitNumber                               PMODE_BIT_NUMBER</span></div><div class="line"><a name="l01205"></a><span class="lineno"><a class="line" href="group___h_a_l___p_w_r___aliased.html#ga94fe0520e8f9b71fa2b99c0565ec70ea"> 1205</a></span>&#160;<span class="preprocessor">#define EWUP_BitNumber                                EWUP_BIT_NUMBER</span></div><div class="line"><a name="l01206"></a><span class="lineno"><a class="line" href="group___h_a_l___p_w_r___aliased.html#gad99a3da921e3e64587f6b9505ecba665"> 1206</a></span>&#160;<span class="preprocessor">#define FPDS_BitNumber                                FPDS_BIT_NUMBER</span></div><div class="line"><a name="l01207"></a><span class="lineno"><a class="line" href="group___h_a_l___p_w_r___aliased.html#ga2f24ddbcbc5b8d74c0b032cfa53c725a"> 1207</a></span>&#160;<span class="preprocessor">#define ODEN_BitNumber                                ODEN_BIT_NUMBER</span></div><div class="line"><a name="l01208"></a><span class="lineno"><a class="line" href="group___h_a_l___p_w_r___aliased.html#gaf2e21cacf95f557d2535d623c41577c2"> 1208</a></span>&#160;<span class="preprocessor">#define ODSWEN_BitNumber                              ODSWEN_BIT_NUMBER</span></div><div class="line"><a name="l01209"></a><span class="lineno"><a class="line" href="group___h_a_l___p_w_r___aliased.html#ga50e53827046644c175fe431eea5f4261"> 1209</a></span>&#160;<span class="preprocessor">#define MRLVDS_BitNumber                              MRLVDS_BIT_NUMBER</span></div><div class="line"><a name="l01210"></a><span class="lineno"><a class="line" href="group___h_a_l___p_w_r___aliased.html#ga7ebe7d965ce7638645ee9a5e35c01be7"> 1210</a></span>&#160;<span class="preprocessor">#define LPLVDS_BitNumber                              LPLVDS_BIT_NUMBER</span></div><div class="line"><a name="l01211"></a><span class="lineno"><a class="line" href="group___h_a_l___p_w_r___aliased.html#ga1a0832bfe421cdd6f2640ffb625cc2d8"> 1211</a></span>&#160;<span class="preprocessor">#define BRE_BitNumber                                 BRE_BIT_NUMBER</span></div><div class="line"><a name="l01212"></a><span class="lineno"> 1212</span>&#160;</div><div class="line"><a name="l01213"></a><span class="lineno"><a class="line" href="group___h_a_l___p_w_r___aliased.html#ga1092f618f6edca6f56e410e926455774"> 1213</a></span>&#160;<span class="preprocessor">#define PWR_MODE_EVT                                  PWR_PVD_MODE_NORMAL</span></div><div class="line"><a name="l01214"></a><span class="lineno"> 1214</span>&#160; </div><div class="line"><a name="l01222"></a><span class="lineno"><a class="line" href="group___h_a_l___s_m_b_u_s___aliased___functions.html#gab8296e465301dc8d58f99262d962477d"> 1222</a></span>&#160;<span class="preprocessor">#define HAL_SMBUS_Slave_Listen_IT          HAL_SMBUS_EnableListen_IT</span></div><div class="line"><a name="l01223"></a><span class="lineno"><a class="line" href="group___h_a_l___s_m_b_u_s___aliased___functions.html#gaae7c1061111e46b651ca621b2949f8f3"> 1223</a></span>&#160;<span class="preprocessor">#define HAL_SMBUS_SlaveAddrCallback        HAL_SMBUS_AddrCallback         </span></div><div class="line"><a name="l01224"></a><span class="lineno"><a class="line" href="group___h_a_l___s_m_b_u_s___aliased___functions.html#ga750e8c8fe4b09b1f847a107887039432"> 1224</a></span>&#160;<span class="preprocessor">#define HAL_SMBUS_SlaveListenCpltCallback  HAL_SMBUS_ListenCpltCallback   </span></div><div class="line"><a name="l01225"></a><span class="lineno"> 1225</span>&#160;</div><div class="line"><a name="l01232"></a><span class="lineno"><a class="line" href="group___h_a_l___s_p_i___aliased___functions.html#gafaae62d4317288d16ef3fd5498565c19"> 1232</a></span>&#160;<span class="preprocessor">#define HAL_SPI_FlushRxFifo                HAL_SPIEx_FlushRxFifo</span></div><div class="line"><a name="l01233"></a><span class="lineno"> 1233</span>&#160;</div><div class="line"><a name="l01240"></a><span class="lineno"><a class="line" href="group___h_a_l___t_i_m___aliased___functions.html#gae99a6d39371e47fdec833e26fc1b8884"> 1240</a></span>&#160;<span class="preprocessor">#define HAL_TIM_DMADelayPulseCplt                       TIM_DMADelayPulseCplt</span></div><div class="line"><a name="l01241"></a><span class="lineno"><a class="line" href="group___h_a_l___t_i_m___aliased___functions.html#ga14152e5dd8e2448adf9d9345c5d14caf"> 1241</a></span>&#160;<span class="preprocessor">#define HAL_TIM_DMAError                                TIM_DMAError</span></div><div class="line"><a name="l01242"></a><span class="lineno"><a class="line" href="group___h_a_l___t_i_m___aliased___functions.html#ga190d337ac7a89138c13d5c0143b7ef50"> 1242</a></span>&#160;<span class="preprocessor">#define HAL_TIM_DMACaptureCplt                          TIM_DMACaptureCplt</span></div><div class="line"><a name="l01243"></a><span class="lineno"><a class="line" href="group___h_a_l___t_i_m___aliased___functions.html#gae7cdfde33882b4927f1ed33774103419"> 1243</a></span>&#160;<span class="preprocessor">#define HAL_TIMEx_DMACommutationCplt                    TIMEx_DMACommutationCplt</span></div><div class="line"><a name="l01244"></a><span class="lineno"> 1244</span>&#160;</div><div class="line"><a name="l01251"></a><span class="lineno"><a class="line" href="group___h_a_l___u_a_r_t___aliased___functions.html#ga055cdf638beea6b60f3027b74658eb92"> 1251</a></span>&#160;<span class="preprocessor">#define HAL_UART_WakeupCallback HAL_UARTEx_WakeupCallback</span></div><div class="line"><a name="l01252"></a><span class="lineno"> 1252</span>&#160;</div><div class="line"><a name="l01259"></a><span class="lineno"><a class="line" href="group___h_a_l___l_t_d_c___aliased___functions.html#ga9db84d8e2888690969d2cb8db7b96d0e"> 1259</a></span>&#160;<span class="preprocessor">#define HAL_LTDC_LineEvenCallback HAL_LTDC_LineEventCallback</span></div><div class="line"><a name="l01260"></a><span class="lineno"><a class="line" href="group___h_a_l___l_t_d_c___aliased___functions.html#gad1e34250a1cd7818eb43a6ba601508c2"> 1260</a></span>&#160;<span class="preprocessor">#define HAL_LTDC_Relaod           HAL_LTDC_Reload</span></div><div class="line"><a name="l01261"></a><span class="lineno"><a class="line" href="group___h_a_l___l_t_d_c___aliased___functions.html#gaab10aa276becaede12de0aa022179a19"> 1261</a></span>&#160;<span class="preprocessor">#define HAL_LTDC_StructInitFromVideoConfig  HAL_LTDCEx_StructInitFromVideoConfig</span></div><div class="line"><a name="l01262"></a><span class="lineno"><a class="line" href="group___h_a_l___l_t_d_c___aliased___functions.html#gaae7d5975926b94dfa67bff3a3f7cae1c"> 1262</a></span>&#160;<span class="preprocessor">#define HAL_LTDC_StructInitFromAdaptedCommandConfig  HAL_LTDCEx_StructInitFromAdaptedCommandConfig</span></div><div class="line"><a name="l01263"></a><span class="lineno"> 1263</span>&#160;</div><div class="line"><a name="l01276"></a><span class="lineno"> 1276</span>&#160;<span class="comment">/* Exported macros ------------------------------------------------------------*/</span></div><div class="line"><a name="l01277"></a><span class="lineno"> 1277</span>&#160;</div><div class="line"><a name="l01281"></a><span class="lineno"><a class="line" href="group___h_a_l___a_e_s___aliased___macros.html#ga31a69da61208f7b364c89ad9efd18ae0"> 1281</a></span>&#160;<span class="preprocessor">#define AES_IT_CC                      CRYP_IT_CC</span></div><div class="line"><a name="l01282"></a><span class="lineno"><a class="line" href="group___h_a_l___a_e_s___aliased___macros.html#ga2db834e985429df719bcab04e212d945"> 1282</a></span>&#160;<span class="preprocessor">#define AES_IT_ERR                     CRYP_IT_ERR</span></div><div class="line"><a name="l01283"></a><span class="lineno"><a class="line" href="group___h_a_l___a_e_s___aliased___macros.html#ga6a3f6c7678b2ec418b1cabd0c4495e33"> 1283</a></span>&#160;<span class="preprocessor">#define AES_FLAG_CCF                   CRYP_FLAG_CCF</span></div><div class="line"><a name="l01284"></a><span class="lineno"> 1284</span>&#160;</div><div class="line"><a name="l01291"></a><span class="lineno"><a class="line" href="group___h_a_l___aliased___macros.html#ga39fe1e2b6eddc3101d95ffb9f1fdfc03"> 1291</a></span>&#160;<span class="preprocessor">#define __HAL_GET_BOOT_MODE                   __HAL_SYSCFG_GET_BOOT_MODE</span></div><div class="line"><a name="l01292"></a><span class="lineno"><a class="line" href="group___h_a_l___aliased___macros.html#ga981a56c85b0612c1085c1d84cf879b35"> 1292</a></span>&#160;<span class="preprocessor">#define __HAL_REMAPMEMORY_FLASH               __HAL_SYSCFG_REMAPMEMORY_FLASH</span></div><div class="line"><a name="l01293"></a><span class="lineno"><a class="line" href="group___h_a_l___aliased___macros.html#ga476dbd120dafe0fbe3e1e090f85d01ae"> 1293</a></span>&#160;<span class="preprocessor">#define __HAL_REMAPMEMORY_SYSTEMFLASH         __HAL_SYSCFG_REMAPMEMORY_SYSTEMFLASH</span></div><div class="line"><a name="l01294"></a><span class="lineno"><a class="line" href="group___h_a_l___aliased___macros.html#ga8ac9efd3dae480b2d5d6487ddf0f1750"> 1294</a></span>&#160;<span class="preprocessor">#define __HAL_REMAPMEMORY_SRAM                __HAL_SYSCFG_REMAPMEMORY_SRAM</span></div><div class="line"><a name="l01295"></a><span class="lineno"><a class="line" href="group___h_a_l___aliased___macros.html#gaa188d9f34a61a5601aefa808e8d3053e"> 1295</a></span>&#160;<span class="preprocessor">#define __HAL_REMAPMEMORY_FMC                 __HAL_SYSCFG_REMAPMEMORY_FMC</span></div><div class="line"><a name="l01296"></a><span class="lineno"><a class="line" href="group___h_a_l___aliased___macros.html#ga366da658d4d21e3b2192803ffc1a15f9"> 1296</a></span>&#160;<span class="preprocessor">#define __HAL_REMAPMEMORY_FMC_SDRAM           __HAL_SYSCFG_REMAPMEMORY_FMC_SDRAM </span></div><div class="line"><a name="l01297"></a><span class="lineno"><a class="line" href="group___h_a_l___aliased___macros.html#gace8e26327633559ff2a31f3abfb0b43b"> 1297</a></span>&#160;<span class="preprocessor">#define __HAL_REMAPMEMORY_FSMC                __HAL_SYSCFG_REMAPMEMORY_FSMC</span></div><div class="line"><a name="l01298"></a><span class="lineno"><a class="line" href="group___h_a_l___aliased___macros.html#gabec43ae4c792da49cd660bba7bf21133"> 1298</a></span>&#160;<span class="preprocessor">#define __HAL_REMAPMEMORY_QUADSPI             __HAL_SYSCFG_REMAPMEMORY_QUADSPI</span></div><div class="line"><a name="l01299"></a><span class="lineno"><a class="line" href="group___h_a_l___aliased___macros.html#ga998ba343dd714de7bc84010ef1af5f89"> 1299</a></span>&#160;<span class="preprocessor">#define __HAL_FMC_BANK                        __HAL_SYSCFG_FMC_BANK</span></div><div class="line"><a name="l01300"></a><span class="lineno"><a class="line" href="group___h_a_l___aliased___macros.html#gabf8f11b57435bd1462f9a2137653c787"> 1300</a></span>&#160;<span class="preprocessor">#define __HAL_GET_FLAG                        __HAL_SYSCFG_GET_FLAG</span></div><div class="line"><a name="l01301"></a><span class="lineno"><a class="line" href="group___h_a_l___aliased___macros.html#ga5c6118ac714daf269dfcf8b0dc5740cf"> 1301</a></span>&#160;<span class="preprocessor">#define __HAL_CLEAR_FLAG                      __HAL_SYSCFG_CLEAR_FLAG</span></div><div class="line"><a name="l01302"></a><span class="lineno"><a class="line" href="group___h_a_l___aliased___macros.html#gac1dfd2bab2879b5106f1dc496e3c356c"> 1302</a></span>&#160;<span class="preprocessor">#define __HAL_VREFINT_OUT_ENABLE              __HAL_SYSCFG_VREFINT_OUT_ENABLE</span></div><div class="line"><a name="l01303"></a><span class="lineno"><a class="line" href="group___h_a_l___aliased___macros.html#ga8ef2904e9bea234864ed664771aeed49"> 1303</a></span>&#160;<span class="preprocessor">#define __HAL_VREFINT_OUT_DISABLE             __HAL_SYSCFG_VREFINT_OUT_DISABLE</span></div><div class="line"><a name="l01304"></a><span class="lineno"><a class="line" href="group___h_a_l___aliased___macros.html#gacc4f47478d9502c7f9326378ddf68967"> 1304</a></span>&#160;<span class="preprocessor">#define __HAL_SYSCFG_SRAM2_WRP_ENABLE         __HAL_SYSCFG_SRAM2_WRP_0_31_ENABLE</span></div><div class="line"><a name="l01305"></a><span class="lineno"> 1305</span>&#160;</div><div class="line"><a name="l01306"></a><span class="lineno"><a class="line" href="group___h_a_l___aliased___macros.html#ga2978f132138676255e533e6f18fbe5df"> 1306</a></span>&#160;<span class="preprocessor">#define SYSCFG_FLAG_VREF_READY                SYSCFG_FLAG_VREFINT_READY</span></div><div class="line"><a name="l01307"></a><span class="lineno"><a class="line" href="group___h_a_l___aliased___macros.html#gaaf8b670b9f5fdd39553af1637189456c"> 1307</a></span>&#160;<span class="preprocessor">#define SYSCFG_FLAG_RC48                      RCC_FLAG_HSI48</span></div><div class="line"><a name="l01308"></a><span class="lineno"><a class="line" href="group___h_a_l___aliased___macros.html#ga57549e7341a90913bac75a34768b9562"> 1308</a></span>&#160;<span class="preprocessor">#define IS_SYSCFG_FASTMODEPLUS_CONFIG         IS_I2C_FASTMODEPLUS</span></div><div class="line"><a name="l01309"></a><span class="lineno"><a class="line" href="group___h_a_l___aliased___macros.html#gaa531b9c8535235ee73455c2b88663c03"> 1309</a></span>&#160;<span class="preprocessor">#define UFB_MODE_BitNumber                    UFB_MODE_BIT_NUMBER</span></div><div class="line"><a name="l01310"></a><span class="lineno"><a class="line" href="group___h_a_l___aliased___macros.html#ga0ca336e48ea4840c7d1cde05a0e07e82"> 1310</a></span>&#160;<span class="preprocessor">#define CMP_PD_BitNumber                      CMP_PD_BIT_NUMBER</span></div><div class="line"><a name="l01311"></a><span class="lineno"> 1311</span>&#160;</div><div class="line"><a name="l01320"></a><span class="lineno"><a class="line" href="group___h_a_l___a_d_c___aliased___macros.html#gade2e452da8695130dbc0b8b516ec16ff"> 1320</a></span>&#160;<span class="preprocessor">#define __ADC_ENABLE                                     __HAL_ADC_ENABLE</span></div><div class="line"><a name="l01321"></a><span class="lineno"><a class="line" href="group___h_a_l___a_d_c___aliased___macros.html#ga6a8dfa9e047c1ac8f70d2fe3ae3fd4dc"> 1321</a></span>&#160;<span class="preprocessor">#define __ADC_DISABLE                                    __HAL_ADC_DISABLE</span></div><div class="line"><a name="l01322"></a><span class="lineno"><a class="line" href="group___h_a_l___a_d_c___aliased___macros.html#gaf09405aa65148ec822984b2d81992596"> 1322</a></span>&#160;<span class="preprocessor">#define __HAL_ADC_ENABLING_CONDITIONS                    ADC_ENABLING_CONDITIONS</span></div><div class="line"><a name="l01323"></a><span class="lineno"><a class="line" href="group___h_a_l___a_d_c___aliased___macros.html#ga758e02a9d4e37528e42ff60eff476cbf"> 1323</a></span>&#160;<span class="preprocessor">#define __HAL_ADC_DISABLING_CONDITIONS                   ADC_DISABLING_CONDITIONS</span></div><div class="line"><a name="l01324"></a><span class="lineno"><a class="line" href="group___h_a_l___a_d_c___aliased___macros.html#ga2c78554d5c9d8311297ea8fb01866309"> 1324</a></span>&#160;<span class="preprocessor">#define __HAL_ADC_IS_ENABLED                             ADC_IS_ENABLE</span></div><div class="line"><a name="l01325"></a><span class="lineno"><a class="line" href="group___h_a_l___a_d_c___aliased___macros.html#ga32e5ccb7060b98a06749eb20d922d51b"> 1325</a></span>&#160;<span class="preprocessor">#define __ADC_IS_ENABLED                                 ADC_IS_ENABLE</span></div><div class="line"><a name="l01326"></a><span class="lineno"><a class="line" href="group___h_a_l___a_d_c___aliased___macros.html#gad995b81efb72f4fe37152863d465bace"> 1326</a></span>&#160;<span class="preprocessor">#define __HAL_ADC_IS_SOFTWARE_START_REGULAR              ADC_IS_SOFTWARE_START_REGULAR</span></div><div class="line"><a name="l01327"></a><span class="lineno"><a class="line" href="group___h_a_l___a_d_c___aliased___macros.html#ga5fa40578941f107c4ae1308e14266f7d"> 1327</a></span>&#160;<span class="preprocessor">#define __HAL_ADC_IS_SOFTWARE_START_INJECTED             ADC_IS_SOFTWARE_START_INJECTED</span></div><div class="line"><a name="l01328"></a><span class="lineno"><a class="line" href="group___h_a_l___a_d_c___aliased___macros.html#ga573771917c650599112d38dc260f785b"> 1328</a></span>&#160;<span class="preprocessor">#define __HAL_ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED</span></div><div class="line"><a name="l01329"></a><span class="lineno"><a class="line" href="group___h_a_l___a_d_c___aliased___macros.html#gaf6d1e4fb1fd1bca13b6c22953e805698"> 1329</a></span>&#160;<span class="preprocessor">#define __HAL_ADC_IS_CONVERSION_ONGOING_REGULAR          ADC_IS_CONVERSION_ONGOING_REGULAR</span></div><div class="line"><a name="l01330"></a><span class="lineno"><a class="line" href="group___h_a_l___a_d_c___aliased___macros.html#ga085a3824fd83a50c46bcc8edaf0f986d"> 1330</a></span>&#160;<span class="preprocessor">#define __HAL_ADC_IS_CONVERSION_ONGOING_INJECTED         ADC_IS_CONVERSION_ONGOING_INJECTED</span></div><div class="line"><a name="l01331"></a><span class="lineno"><a class="line" href="group___h_a_l___a_d_c___aliased___macros.html#ga64acf0d02a8ef5df5644c4232cef1fca"> 1331</a></span>&#160;<span class="preprocessor">#define __HAL_ADC_IS_CONVERSION_ONGOING                  ADC_IS_CONVERSION_ONGOING</span></div><div class="line"><a name="l01332"></a><span class="lineno"><a class="line" href="group___h_a_l___a_d_c___aliased___macros.html#ga18c93f7ab9df4bb73371bbe50a131d6d"> 1332</a></span>&#160;<span class="preprocessor">#define __HAL_ADC_CLEAR_ERRORCODE                        ADC_CLEAR_ERRORCODE</span></div><div class="line"><a name="l01333"></a><span class="lineno"> 1333</span>&#160;</div><div class="line"><a name="l01334"></a><span class="lineno"><a class="line" href="group___h_a_l___a_d_c___aliased___macros.html#gaadc60b61ddd4d5572f3a4c6dbc0520a6"> 1334</a></span>&#160;<span class="preprocessor">#define __HAL_ADC_GET_RESOLUTION                         ADC_GET_RESOLUTION</span></div><div class="line"><a name="l01335"></a><span class="lineno"><a class="line" href="group___h_a_l___a_d_c___aliased___macros.html#ga3f3d0f19ef64dab8816b7e4d563da42c"> 1335</a></span>&#160;<span class="preprocessor">#define __HAL_ADC_JSQR_RK                                ADC_JSQR_RK</span></div><div class="line"><a name="l01336"></a><span class="lineno"><a class="line" href="group___h_a_l___a_d_c___aliased___macros.html#gaf2b93300d6c91bbe5a0253368ade466f"> 1336</a></span>&#160;<span class="preprocessor">#define __HAL_ADC_CFGR_AWD1CH                            ADC_CFGR_AWD1CH_SHIFT</span></div><div class="line"><a name="l01337"></a><span class="lineno"><a class="line" href="group___h_a_l___a_d_c___aliased___macros.html#ga73200fff4fe5aa62989ea33522fa3cfc"> 1337</a></span>&#160;<span class="preprocessor">#define __HAL_ADC_CFGR_AWD23CR                           ADC_CFGR_AWD23CR</span></div><div class="line"><a name="l01338"></a><span class="lineno"><a class="line" href="group___h_a_l___a_d_c___aliased___macros.html#ga16b4ff7c58c0fe8141bd8bf6adf0f27c"> 1338</a></span>&#160;<span class="preprocessor">#define __HAL_ADC_CFGR_INJECT_AUTO_CONVERSION            ADC_CFGR_INJECT_AUTO_CONVERSION</span></div><div class="line"><a name="l01339"></a><span class="lineno"><a class="line" href="group___h_a_l___a_d_c___aliased___macros.html#ga5010d7820f890534d6b6005438038ef5"> 1339</a></span>&#160;<span class="preprocessor">#define __HAL_ADC_CFGR_INJECT_CONTEXT_QUEUE              ADC_CFGR_INJECT_CONTEXT_QUEUE</span></div><div class="line"><a name="l01340"></a><span class="lineno"><a class="line" href="group___h_a_l___a_d_c___aliased___macros.html#gaeaa692ac73b859de118c28bc0327cf77"> 1340</a></span>&#160;<span class="preprocessor">#define __HAL_ADC_CFGR_INJECT_DISCCONTINUOUS             ADC_CFGR_INJECT_DISCCONTINUOUS</span></div><div class="line"><a name="l01341"></a><span class="lineno"><a class="line" href="group___h_a_l___a_d_c___aliased___macros.html#gad118cacc67e8c3f930008f5aa6d8dade"> 1341</a></span>&#160;<span class="preprocessor">#define __HAL_ADC_CFGR_REG_DISCCONTINUOUS                ADC_CFGR_REG_DISCCONTINUOUS</span></div><div class="line"><a name="l01342"></a><span class="lineno"><a class="line" href="group___h_a_l___a_d_c___aliased___macros.html#ga6c152cf129addeff1a7f296fa89b04af"> 1342</a></span>&#160;<span class="preprocessor">#define __HAL_ADC_CFGR_DISCONTINUOUS_NUM                 ADC_CFGR_DISCONTINUOUS_NUM</span></div><div class="line"><a name="l01343"></a><span class="lineno"><a class="line" href="group___h_a_l___a_d_c___aliased___macros.html#ga2b6be3d51e5b71511f3db77d6781fc85"> 1343</a></span>&#160;<span class="preprocessor">#define __HAL_ADC_CFGR_AUTOWAIT                          ADC_CFGR_AUTOWAIT</span></div><div class="line"><a name="l01344"></a><span class="lineno"><a class="line" href="group___h_a_l___a_d_c___aliased___macros.html#gab45f96be007a67f1251d47410b5c9618"> 1344</a></span>&#160;<span class="preprocessor">#define __HAL_ADC_CFGR_CONTINUOUS                        ADC_CFGR_CONTINUOUS</span></div><div class="line"><a name="l01345"></a><span class="lineno"><a class="line" href="group___h_a_l___a_d_c___aliased___macros.html#ga4312a4ed4373cdd0302434574aa0c8c9"> 1345</a></span>&#160;<span class="preprocessor">#define __HAL_ADC_CFGR_OVERRUN                           ADC_CFGR_OVERRUN</span></div><div class="line"><a name="l01346"></a><span class="lineno"><a class="line" href="group___h_a_l___a_d_c___aliased___macros.html#gaa80ebf8b334aa3e040d153ec06c880e2"> 1346</a></span>&#160;<span class="preprocessor">#define __HAL_ADC_CFGR_DMACONTREQ                        ADC_CFGR_DMACONTREQ</span></div><div class="line"><a name="l01347"></a><span class="lineno"><a class="line" href="group___h_a_l___a_d_c___aliased___macros.html#gacc58e207b5fcc238afb480a00997d167"> 1347</a></span>&#160;<span class="preprocessor">#define __HAL_ADC_CFGR_EXTSEL                            ADC_CFGR_EXTSEL_SET</span></div><div class="line"><a name="l01348"></a><span class="lineno"><a class="line" href="group___h_a_l___a_d_c___aliased___macros.html#ga362667abab4da4e626e45c9aef345d85"> 1348</a></span>&#160;<span class="preprocessor">#define __HAL_ADC_JSQR_JEXTSEL                           ADC_JSQR_JEXTSEL_SET</span></div><div class="line"><a name="l01349"></a><span class="lineno"><a class="line" href="group___h_a_l___a_d_c___aliased___macros.html#gad3ba77f5090921040fa9a63ff8d31241"> 1349</a></span>&#160;<span class="preprocessor">#define __HAL_ADC_OFR_CHANNEL                            ADC_OFR_CHANNEL</span></div><div class="line"><a name="l01350"></a><span class="lineno"><a class="line" href="group___h_a_l___a_d_c___aliased___macros.html#ga697c5bcf01d90462bf0c65c1434204a2"> 1350</a></span>&#160;<span class="preprocessor">#define __HAL_ADC_DIFSEL_CHANNEL                         ADC_DIFSEL_CHANNEL</span></div><div class="line"><a name="l01351"></a><span class="lineno"><a class="line" href="group___h_a_l___a_d_c___aliased___macros.html#ga0d6a948351847da8e821fd673cd5395c"> 1351</a></span>&#160;<span class="preprocessor">#define __HAL_ADC_CALFACT_DIFF_SET                       ADC_CALFACT_DIFF_SET</span></div><div class="line"><a name="l01352"></a><span class="lineno"><a class="line" href="group___h_a_l___a_d_c___aliased___macros.html#ga04d8142122bd9275a1219043edc63d98"> 1352</a></span>&#160;<span class="preprocessor">#define __HAL_ADC_CALFACT_DIFF_GET                       ADC_CALFACT_DIFF_GET</span></div><div class="line"><a name="l01353"></a><span class="lineno"><a class="line" href="group___h_a_l___a_d_c___aliased___macros.html#ga33afa59f288d4671512aed3dfb8f70b7"> 1353</a></span>&#160;<span class="preprocessor">#define __HAL_ADC_TRX_HIGHTHRESHOLD                      ADC_TRX_HIGHTHRESHOLD</span></div><div class="line"><a name="l01354"></a><span class="lineno"> 1354</span>&#160;</div><div class="line"><a name="l01355"></a><span class="lineno"><a class="line" href="group___h_a_l___a_d_c___aliased___macros.html#ga0f83fc077ad488745139c8e24641d437"> 1355</a></span>&#160;<span class="preprocessor">#define __HAL_ADC_OFFSET_SHIFT_RESOLUTION                ADC_OFFSET_SHIFT_RESOLUTION</span></div><div class="line"><a name="l01356"></a><span class="lineno"><a class="line" href="group___h_a_l___a_d_c___aliased___macros.html#ga616002cefa3a1ba7af4fa612afd02561"> 1356</a></span>&#160;<span class="preprocessor">#define __HAL_ADC_AWD1THRESHOLD_SHIFT_RESOLUTION         ADC_AWD1THRESHOLD_SHIFT_RESOLUTION</span></div><div class="line"><a name="l01357"></a><span class="lineno"><a class="line" href="group___h_a_l___a_d_c___aliased___macros.html#ga4038d6abc1b95e035a2a0b51fb999db2"> 1357</a></span>&#160;<span class="preprocessor">#define __HAL_ADC_AWD23THRESHOLD_SHIFT_RESOLUTION        ADC_AWD23THRESHOLD_SHIFT_RESOLUTION</span></div><div class="line"><a name="l01358"></a><span class="lineno"><a class="line" href="group___h_a_l___a_d_c___aliased___macros.html#ga00ebbedf4015e4538720e7a6dbacce59"> 1358</a></span>&#160;<span class="preprocessor">#define __HAL_ADC_COMMON_REGISTER                        ADC_COMMON_REGISTER</span></div><div class="line"><a name="l01359"></a><span class="lineno"><a class="line" href="group___h_a_l___a_d_c___aliased___macros.html#ga8bf50f7c58849d4cd141a421d55b148d"> 1359</a></span>&#160;<span class="preprocessor">#define __HAL_ADC_COMMON_CCR_MULTI                       ADC_COMMON_CCR_MULTI</span></div><div class="line"><a name="l01360"></a><span class="lineno"><a class="line" href="group___h_a_l___a_d_c___aliased___macros.html#ga79f75f2e379c482c38441c050efc7225"> 1360</a></span>&#160;<span class="preprocessor">#define __HAL_ADC_MULTIMODE_IS_ENABLED                   ADC_MULTIMODE_IS_ENABLE</span></div><div class="line"><a name="l01361"></a><span class="lineno"><a class="line" href="group___h_a_l___a_d_c___aliased___macros.html#gaa5b9fcac48711d597023aecdb11afc51"> 1361</a></span>&#160;<span class="preprocessor">#define __ADC_MULTIMODE_IS_ENABLED                       ADC_MULTIMODE_IS_ENABLE</span></div><div class="line"><a name="l01362"></a><span class="lineno"><a class="line" href="group___h_a_l___a_d_c___aliased___macros.html#ga3dceabcf80e81b5a911bbe5ad3ff311a"> 1362</a></span>&#160;<span class="preprocessor">#define __HAL_ADC_NONMULTIMODE_OR_MULTIMODEMASTER        ADC_NONMULTIMODE_OR_MULTIMODEMASTER</span></div><div class="line"><a name="l01363"></a><span class="lineno"><a class="line" href="group___h_a_l___a_d_c___aliased___macros.html#gafa9bcc01aa0b2a887721e8971031ad0b"> 1363</a></span>&#160;<span class="preprocessor">#define __HAL_ADC_COMMON_ADC_OTHER                       ADC_COMMON_ADC_OTHER</span></div><div class="line"><a name="l01364"></a><span class="lineno"><a class="line" href="group___h_a_l___a_d_c___aliased___macros.html#gaeff1a570027a91c87a339fd79704c3d2"> 1364</a></span>&#160;<span class="preprocessor">#define __HAL_ADC_MULTI_SLAVE                            ADC_MULTI_SLAVE</span></div><div class="line"><a name="l01365"></a><span class="lineno"> 1365</span>&#160;</div><div class="line"><a name="l01366"></a><span class="lineno"><a class="line" href="group___h_a_l___a_d_c___aliased___macros.html#ga27072f37b7d50adad434a681331755f0"> 1366</a></span>&#160;<span class="preprocessor">#define __HAL_ADC_SQR1_L                                 ADC_SQR1_L_SHIFT</span></div><div class="line"><a name="l01367"></a><span class="lineno"><a class="line" href="group___h_a_l___a_d_c___aliased___macros.html#ga8764a28e2bb7d6a859fc52074e2ec1ec"> 1367</a></span>&#160;<span class="preprocessor">#define __HAL_ADC_JSQR_JL                                ADC_JSQR_JL_SHIFT</span></div><div class="line"><a name="l01368"></a><span class="lineno"><a class="line" href="group___h_a_l___a_d_c___aliased___macros.html#ga51b8c1d68c48edfa958f988845d2ea41"> 1368</a></span>&#160;<span class="preprocessor">#define __HAL_ADC_JSQR_RK_JL                             ADC_JSQR_RK_JL</span></div><div class="line"><a name="l01369"></a><span class="lineno"><a class="line" href="group___h_a_l___a_d_c___aliased___macros.html#gab00342d0ece8deb8900df22b5193377e"> 1369</a></span>&#160;<span class="preprocessor">#define __HAL_ADC_CR1_DISCONTINUOUS_NUM                  ADC_CR1_DISCONTINUOUS_NUM</span></div><div class="line"><a name="l01370"></a><span class="lineno"><a class="line" href="group___h_a_l___a_d_c___aliased___macros.html#gae645d58040b162666fa506aeb3728f49"> 1370</a></span>&#160;<span class="preprocessor">#define __HAL_ADC_CR1_SCAN                               ADC_CR1_SCAN_SET</span></div><div class="line"><a name="l01371"></a><span class="lineno"><a class="line" href="group___h_a_l___a_d_c___aliased___macros.html#gaffcdf78845300c37812650611d2915b4"> 1371</a></span>&#160;<span class="preprocessor">#define __HAL_ADC_CONVCYCLES_MAX_RANGE                   ADC_CONVCYCLES_MAX_RANGE</span></div><div class="line"><a name="l01372"></a><span class="lineno"><a class="line" href="group___h_a_l___a_d_c___aliased___macros.html#gad371b9c9ce847537972a0bc6c1422c45"> 1372</a></span>&#160;<span class="preprocessor">#define __HAL_ADC_CLOCK_PRESCALER_RANGE                  ADC_CLOCK_PRESCALER_RANGE</span></div><div class="line"><a name="l01373"></a><span class="lineno"><a class="line" href="group___h_a_l___a_d_c___aliased___macros.html#ga0595fba00a50ea5ba7b8baf4cbdd6820"> 1373</a></span>&#160;<span class="preprocessor">#define __HAL_ADC_GET_CLOCK_PRESCALER                    ADC_GET_CLOCK_PRESCALER</span></div><div class="line"><a name="l01374"></a><span class="lineno"> 1374</span>&#160;</div><div class="line"><a name="l01375"></a><span class="lineno"><a class="line" href="group___h_a_l___a_d_c___aliased___macros.html#ga7355b4d9c49af127fdb5a1dd7e8b66f0"> 1375</a></span>&#160;<span class="preprocessor">#define __HAL_ADC_SQR1                                   ADC_SQR1</span></div><div class="line"><a name="l01376"></a><span class="lineno"><a class="line" href="group___h_a_l___a_d_c___aliased___macros.html#gad8e081521ef7ee963c7833376f52dbfd"> 1376</a></span>&#160;<span class="preprocessor">#define __HAL_ADC_SMPR1                                  ADC_SMPR1</span></div><div class="line"><a name="l01377"></a><span class="lineno"><a class="line" href="group___h_a_l___a_d_c___aliased___macros.html#gabd50880ede02b19440d1dbc549b19e8f"> 1377</a></span>&#160;<span class="preprocessor">#define __HAL_ADC_SMPR2                                  ADC_SMPR2</span></div><div class="line"><a name="l01378"></a><span class="lineno"><a class="line" href="group___h_a_l___a_d_c___aliased___macros.html#ga999c539ac6b3b5ab766461e70dadf0a2"> 1378</a></span>&#160;<span class="preprocessor">#define __HAL_ADC_SQR3_RK                                ADC_SQR3_RK</span></div><div class="line"><a name="l01379"></a><span class="lineno"><a class="line" href="group___h_a_l___a_d_c___aliased___macros.html#ga6821ae59c39afefd2644d278974b2ab6"> 1379</a></span>&#160;<span class="preprocessor">#define __HAL_ADC_SQR2_RK                                ADC_SQR2_RK</span></div><div class="line"><a name="l01380"></a><span class="lineno"><a class="line" href="group___h_a_l___a_d_c___aliased___macros.html#ga907ae83ff38403071ff564a44d5ad3cb"> 1380</a></span>&#160;<span class="preprocessor">#define __HAL_ADC_SQR1_RK                                ADC_SQR1_RK</span></div><div class="line"><a name="l01381"></a><span class="lineno"><a class="line" href="group___h_a_l___a_d_c___aliased___macros.html#ga8b8d36727b15f9d630f633e453c8dc59"> 1381</a></span>&#160;<span class="preprocessor">#define __HAL_ADC_CR2_CONTINUOUS                         ADC_CR2_CONTINUOUS</span></div><div class="line"><a name="l01382"></a><span class="lineno"><a class="line" href="group___h_a_l___a_d_c___aliased___macros.html#ga0906f1443571a5dc173f0a1561f514f4"> 1382</a></span>&#160;<span class="preprocessor">#define __HAL_ADC_CR1_DISCONTINUOUS                      ADC_CR1_DISCONTINUOUS</span></div><div class="line"><a name="l01383"></a><span class="lineno"><a class="line" href="group___h_a_l___a_d_c___aliased___macros.html#ga92d473f3afb5552b6e4a710410fcb2f1"> 1383</a></span>&#160;<span class="preprocessor">#define __HAL_ADC_CR1_SCANCONV                           ADC_CR1_SCANCONV</span></div><div class="line"><a name="l01384"></a><span class="lineno"><a class="line" href="group___h_a_l___a_d_c___aliased___macros.html#gafb4baec5d5d5ebf891a3cd8a9a0bfe65"> 1384</a></span>&#160;<span class="preprocessor">#define __HAL_ADC_CR2_EOCSelection                       ADC_CR2_EOCSelection</span></div><div class="line"><a name="l01385"></a><span class="lineno"><a class="line" href="group___h_a_l___a_d_c___aliased___macros.html#gaedcab24fbd762b1f6b65c7381f910308"> 1385</a></span>&#160;<span class="preprocessor">#define __HAL_ADC_CR2_DMAContReq                         ADC_CR2_DMAContReq</span></div><div class="line"><a name="l01386"></a><span class="lineno"><a class="line" href="group___h_a_l___a_d_c___aliased___macros.html#ga920c922d2385fcaab11b2ca7c8630da8"> 1386</a></span>&#160;<span class="preprocessor">#define __HAL_ADC_JSQR                                   ADC_JSQR</span></div><div class="line"><a name="l01387"></a><span class="lineno"> 1387</span>&#160;</div><div class="line"><a name="l01388"></a><span class="lineno"><a class="line" href="group___h_a_l___a_d_c___aliased___macros.html#gae5547f083abe059cacdcaac3e5066ea2"> 1388</a></span>&#160;<span class="preprocessor">#define __HAL_ADC_CHSELR_CHANNEL                         ADC_CHSELR_CHANNEL</span></div><div class="line"><a name="l01389"></a><span class="lineno"><a class="line" href="group___h_a_l___a_d_c___aliased___macros.html#ga3703e313dbcb2af3dea5a07d622e67c6"> 1389</a></span>&#160;<span class="preprocessor">#define __HAL_ADC_CFGR1_REG_DISCCONTINUOUS               ADC_CFGR1_REG_DISCCONTINUOUS</span></div><div class="line"><a name="l01390"></a><span class="lineno"><a class="line" href="group___h_a_l___a_d_c___aliased___macros.html#gab767937348c3e3b3c22e7316e42004c1"> 1390</a></span>&#160;<span class="preprocessor">#define __HAL_ADC_CFGR1_AUTOOFF                          ADC_CFGR1_AUTOOFF</span></div><div class="line"><a name="l01391"></a><span class="lineno"><a class="line" href="group___h_a_l___a_d_c___aliased___macros.html#ga400e3c69f55dad73669df7ce10297066"> 1391</a></span>&#160;<span class="preprocessor">#define __HAL_ADC_CFGR1_AUTOWAIT                         ADC_CFGR1_AUTOWAIT</span></div><div class="line"><a name="l01392"></a><span class="lineno"><a class="line" href="group___h_a_l___a_d_c___aliased___macros.html#ga6e3bc5992840ed200085c9b3ba68d7d2"> 1392</a></span>&#160;<span class="preprocessor">#define __HAL_ADC_CFGR1_CONTINUOUS                       ADC_CFGR1_CONTINUOUS</span></div><div class="line"><a name="l01393"></a><span class="lineno"><a class="line" href="group___h_a_l___a_d_c___aliased___macros.html#ga60d5ad7e386833338f43e293120fd20a"> 1393</a></span>&#160;<span class="preprocessor">#define __HAL_ADC_CFGR1_OVERRUN                          ADC_CFGR1_OVERRUN</span></div><div class="line"><a name="l01394"></a><span class="lineno"><a class="line" href="group___h_a_l___a_d_c___aliased___macros.html#gacadf737dca92c21560405c914f98ab06"> 1394</a></span>&#160;<span class="preprocessor">#define __HAL_ADC_CFGR1_SCANDIR                          ADC_CFGR1_SCANDIR</span></div><div class="line"><a name="l01395"></a><span class="lineno"><a class="line" href="group___h_a_l___a_d_c___aliased___macros.html#gad36423da25741a685c5aefd3cd0d08ee"> 1395</a></span>&#160;<span class="preprocessor">#define __HAL_ADC_CFGR1_DMACONTREQ                       ADC_CFGR1_DMACONTREQ</span></div><div class="line"><a name="l01396"></a><span class="lineno"> 1396</span>&#160;</div><div class="line"><a name="l01404"></a><span class="lineno"><a class="line" href="group___h_a_l___d_a_c___aliased___macros.html#ga354fd3b8705eea7292d4e4169497da60"> 1404</a></span>&#160;<span class="preprocessor">#define __HAL_DHR12R1_ALIGNEMENT                        DAC_DHR12R1_ALIGNMENT</span></div><div class="line"><a name="l01405"></a><span class="lineno"><a class="line" href="group___h_a_l___d_a_c___aliased___macros.html#ga2201f928be872705c094e047e49c4b82"> 1405</a></span>&#160;<span class="preprocessor">#define __HAL_DHR12R2_ALIGNEMENT                        DAC_DHR12R2_ALIGNMENT</span></div><div class="line"><a name="l01406"></a><span class="lineno"><a class="line" href="group___h_a_l___d_a_c___aliased___macros.html#ga32958593af3de40d27a9944ab91a7255"> 1406</a></span>&#160;<span class="preprocessor">#define __HAL_DHR12RD_ALIGNEMENT                        DAC_DHR12RD_ALIGNMENT</span></div><div class="line"><a name="l01407"></a><span class="lineno"><a class="line" href="group___h_a_l___d_a_c___aliased___macros.html#ga71522f902db10a227650387b90a0ae45"> 1407</a></span>&#160;<span class="preprocessor">#define IS_DAC_GENERATE_WAVE                            IS_DAC_WAVE</span></div><div class="line"><a name="l01408"></a><span class="lineno"> 1408</span>&#160;</div><div class="line"><a name="l01416"></a><span class="lineno"><a class="line" href="group___h_a_l___d_b_g_m_c_u___aliased___macros.html#gac0c5e626811757be9054cdeef7df4980"> 1416</a></span>&#160;<span class="preprocessor">#define __HAL_FREEZE_TIM1_DBGMCU __HAL_DBGMCU_FREEZE_TIM1</span></div><div class="line"><a name="l01417"></a><span class="lineno"><a class="line" href="group___h_a_l___d_b_g_m_c_u___aliased___macros.html#ga331504a5985db6b71dfbb29a4fc4d670"> 1417</a></span>&#160;<span class="preprocessor">#define __HAL_UNFREEZE_TIM1_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM1</span></div><div class="line"><a name="l01418"></a><span class="lineno"><a class="line" href="group___h_a_l___d_b_g_m_c_u___aliased___macros.html#ga94f02b5b50bb79574876c05eb507607b"> 1418</a></span>&#160;<span class="preprocessor">#define __HAL_FREEZE_TIM2_DBGMCU __HAL_DBGMCU_FREEZE_TIM2</span></div><div class="line"><a name="l01419"></a><span class="lineno"><a class="line" href="group___h_a_l___d_b_g_m_c_u___aliased___macros.html#gaf710a524a97565d4a117321ce7a6571c"> 1419</a></span>&#160;<span class="preprocessor">#define __HAL_UNFREEZE_TIM2_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM2</span></div><div class="line"><a name="l01420"></a><span class="lineno"><a class="line" href="group___h_a_l___d_b_g_m_c_u___aliased___macros.html#gab77737aff6c6ee212a5837dd7320c06b"> 1420</a></span>&#160;<span class="preprocessor">#define __HAL_FREEZE_TIM3_DBGMCU __HAL_DBGMCU_FREEZE_TIM3</span></div><div class="line"><a name="l01421"></a><span class="lineno"><a class="line" href="group___h_a_l___d_b_g_m_c_u___aliased___macros.html#ga3f10f260e5d0f57927abfaa221852adc"> 1421</a></span>&#160;<span class="preprocessor">#define __HAL_UNFREEZE_TIM3_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM3</span></div><div class="line"><a name="l01422"></a><span class="lineno"><a class="line" href="group___h_a_l___d_b_g_m_c_u___aliased___macros.html#ga09debeabdcdea1cb332a0de450baba57"> 1422</a></span>&#160;<span class="preprocessor">#define __HAL_FREEZE_TIM4_DBGMCU __HAL_DBGMCU_FREEZE_TIM4</span></div><div class="line"><a name="l01423"></a><span class="lineno"><a class="line" href="group___h_a_l___d_b_g_m_c_u___aliased___macros.html#gac8c490bc65df67f5ffd791f98bff8684"> 1423</a></span>&#160;<span class="preprocessor">#define __HAL_UNFREEZE_TIM4_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM4</span></div><div class="line"><a name="l01424"></a><span class="lineno"><a class="line" href="group___h_a_l___d_b_g_m_c_u___aliased___macros.html#ga3fc7dba3ede61d40d034a57ffd69eab5"> 1424</a></span>&#160;<span class="preprocessor">#define __HAL_FREEZE_TIM5_DBGMCU __HAL_DBGMCU_FREEZE_TIM5</span></div><div class="line"><a name="l01425"></a><span class="lineno"><a class="line" href="group___h_a_l___d_b_g_m_c_u___aliased___macros.html#gaaf52c2c670e73f52ef844a7f81c1a80d"> 1425</a></span>&#160;<span class="preprocessor">#define __HAL_UNFREEZE_TIM5_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM5</span></div><div class="line"><a name="l01426"></a><span class="lineno"><a class="line" href="group___h_a_l___d_b_g_m_c_u___aliased___macros.html#gae32a9752e37472f80934c314553a44e5"> 1426</a></span>&#160;<span class="preprocessor">#define __HAL_FREEZE_TIM6_DBGMCU __HAL_DBGMCU_FREEZE_TIM6</span></div><div class="line"><a name="l01427"></a><span class="lineno"><a class="line" href="group___h_a_l___d_b_g_m_c_u___aliased___macros.html#ga2a08c6ac06f114fa3ee71f3105f1ed8a"> 1427</a></span>&#160;<span class="preprocessor">#define __HAL_UNFREEZE_TIM6_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM6</span></div><div class="line"><a name="l01428"></a><span class="lineno"><a class="line" href="group___h_a_l___d_b_g_m_c_u___aliased___macros.html#ga94b402c3740a7a996eb7a726ac88e76f"> 1428</a></span>&#160;<span class="preprocessor">#define __HAL_FREEZE_TIM7_DBGMCU __HAL_DBGMCU_FREEZE_TIM7</span></div><div class="line"><a name="l01429"></a><span class="lineno"><a class="line" href="group___h_a_l___d_b_g_m_c_u___aliased___macros.html#gaa577c06b61b5993796a534133a453d98"> 1429</a></span>&#160;<span class="preprocessor">#define __HAL_UNFREEZE_TIM7_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM7</span></div><div class="line"><a name="l01430"></a><span class="lineno"><a class="line" href="group___h_a_l___d_b_g_m_c_u___aliased___macros.html#gad440cb28d99b94098bb778cb0768b0da"> 1430</a></span>&#160;<span class="preprocessor">#define __HAL_FREEZE_TIM8_DBGMCU __HAL_DBGMCU_FREEZE_TIM8</span></div><div class="line"><a name="l01431"></a><span class="lineno"><a class="line" href="group___h_a_l___d_b_g_m_c_u___aliased___macros.html#gae4e7f5991a446063e45b7cfeb8e79ae4"> 1431</a></span>&#160;<span class="preprocessor">#define __HAL_UNFREEZE_TIM8_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM8</span></div><div class="line"><a name="l01432"></a><span class="lineno"> 1432</span>&#160;</div><div class="line"><a name="l01433"></a><span class="lineno"><a class="line" href="group___h_a_l___d_b_g_m_c_u___aliased___macros.html#ga833593daa5d8571686e412f17d1f07f5"> 1433</a></span>&#160;<span class="preprocessor">#define __HAL_FREEZE_TIM9_DBGMCU __HAL_DBGMCU_FREEZE_TIM9</span></div><div class="line"><a name="l01434"></a><span class="lineno"><a class="line" href="group___h_a_l___d_b_g_m_c_u___aliased___macros.html#ga83347551ffc6925558f8b279a5c87e95"> 1434</a></span>&#160;<span class="preprocessor">#define __HAL_UNFREEZE_TIM9_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM9</span></div><div class="line"><a name="l01435"></a><span class="lineno"><a class="line" href="group___h_a_l___d_b_g_m_c_u___aliased___macros.html#gaf3c4cd6fd3c210759028a7fe2625081e"> 1435</a></span>&#160;<span class="preprocessor">#define __HAL_FREEZE_TIM10_DBGMCU __HAL_DBGMCU_FREEZE_TIM10</span></div><div class="line"><a name="l01436"></a><span class="lineno"><a class="line" href="group___h_a_l___d_b_g_m_c_u___aliased___macros.html#ga2d2973e29dc79b768084c8dd20a51902"> 1436</a></span>&#160;<span class="preprocessor">#define __HAL_UNFREEZE_TIM10_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM10</span></div><div class="line"><a name="l01437"></a><span class="lineno"><a class="line" href="group___h_a_l___d_b_g_m_c_u___aliased___macros.html#gac8155a6100bda9e15b5980c6a3bfee95"> 1437</a></span>&#160;<span class="preprocessor">#define __HAL_FREEZE_TIM11_DBGMCU __HAL_DBGMCU_FREEZE_TIM11</span></div><div class="line"><a name="l01438"></a><span class="lineno"><a class="line" href="group___h_a_l___d_b_g_m_c_u___aliased___macros.html#ga38be002f00b5e705d536fd044961ad79"> 1438</a></span>&#160;<span class="preprocessor">#define __HAL_UNFREEZE_TIM11_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM11</span></div><div class="line"><a name="l01439"></a><span class="lineno"><a class="line" href="group___h_a_l___d_b_g_m_c_u___aliased___macros.html#ga26cc09be3020aa8006a2a4db51708af5"> 1439</a></span>&#160;<span class="preprocessor">#define __HAL_FREEZE_TIM12_DBGMCU __HAL_DBGMCU_FREEZE_TIM12</span></div><div class="line"><a name="l01440"></a><span class="lineno"><a class="line" href="group___h_a_l___d_b_g_m_c_u___aliased___macros.html#ga5b17b5b165b725d296edbce1d57f96b9"> 1440</a></span>&#160;<span class="preprocessor">#define __HAL_UNFREEZE_TIM12_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM12</span></div><div class="line"><a name="l01441"></a><span class="lineno"><a class="line" href="group___h_a_l___d_b_g_m_c_u___aliased___macros.html#ga958f177a783994c955ac53d010c83c84"> 1441</a></span>&#160;<span class="preprocessor">#define __HAL_FREEZE_TIM13_DBGMCU __HAL_DBGMCU_FREEZE_TIM13</span></div><div class="line"><a name="l01442"></a><span class="lineno"><a class="line" href="group___h_a_l___d_b_g_m_c_u___aliased___macros.html#ga3011a6972f4002f1a80635ccc46f6382"> 1442</a></span>&#160;<span class="preprocessor">#define __HAL_UNFREEZE_TIM13_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM13</span></div><div class="line"><a name="l01443"></a><span class="lineno"><a class="line" href="group___h_a_l___d_b_g_m_c_u___aliased___macros.html#ga860c389b07136ce825179ce76a7a9a84"> 1443</a></span>&#160;<span class="preprocessor">#define __HAL_FREEZE_TIM14_DBGMCU __HAL_DBGMCU_FREEZE_TIM14</span></div><div class="line"><a name="l01444"></a><span class="lineno"><a class="line" href="group___h_a_l___d_b_g_m_c_u___aliased___macros.html#ga2f7f66b854108c4de12d6aa914df45aa"> 1444</a></span>&#160;<span class="preprocessor">#define __HAL_UNFREEZE_TIM14_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM14</span></div><div class="line"><a name="l01445"></a><span class="lineno"><a class="line" href="group___h_a_l___d_b_g_m_c_u___aliased___macros.html#ga43d0b44177b120d9fc27e89f3e005b6d"> 1445</a></span>&#160;<span class="preprocessor">#define __HAL_FREEZE_CAN2_DBGMCU __HAL_DBGMCU_FREEZE_CAN2</span></div><div class="line"><a name="l01446"></a><span class="lineno"><a class="line" href="group___h_a_l___d_b_g_m_c_u___aliased___macros.html#gae3d5f3cd8eb21e021fc1fb24c8449b99"> 1446</a></span>&#160;<span class="preprocessor">#define __HAL_UNFREEZE_CAN2_DBGMCU __HAL_DBGMCU_UNFREEZE_CAN2</span></div><div class="line"><a name="l01447"></a><span class="lineno"> 1447</span>&#160;</div><div class="line"><a name="l01448"></a><span class="lineno"> 1448</span>&#160;</div><div class="line"><a name="l01449"></a><span class="lineno"><a class="line" href="group___h_a_l___d_b_g_m_c_u___aliased___macros.html#ga4335fd0cf07d5e111fdbbedd9bc4c770"> 1449</a></span>&#160;<span class="preprocessor">#define __HAL_FREEZE_TIM15_DBGMCU __HAL_DBGMCU_FREEZE_TIM15</span></div><div class="line"><a name="l01450"></a><span class="lineno"><a class="line" href="group___h_a_l___d_b_g_m_c_u___aliased___macros.html#ga5c58c742b90ca9312c3fce0e40b9bf17"> 1450</a></span>&#160;<span class="preprocessor">#define __HAL_UNFREEZE_TIM15_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM15</span></div><div class="line"><a name="l01451"></a><span class="lineno"><a class="line" href="group___h_a_l___d_b_g_m_c_u___aliased___macros.html#ga90a56093c5a77913d29f5fcc62b72ad9"> 1451</a></span>&#160;<span class="preprocessor">#define __HAL_FREEZE_TIM16_DBGMCU __HAL_DBGMCU_FREEZE_TIM16</span></div><div class="line"><a name="l01452"></a><span class="lineno"><a class="line" href="group___h_a_l___d_b_g_m_c_u___aliased___macros.html#ga10b34e377b65a92c0d50ad6909abd9d8"> 1452</a></span>&#160;<span class="preprocessor">#define __HAL_UNFREEZE_TIM16_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM16</span></div><div class="line"><a name="l01453"></a><span class="lineno"><a class="line" href="group___h_a_l___d_b_g_m_c_u___aliased___macros.html#ga65b166b61431e09484788066a14f5ed9"> 1453</a></span>&#160;<span class="preprocessor">#define __HAL_FREEZE_TIM17_DBGMCU __HAL_DBGMCU_FREEZE_TIM17</span></div><div class="line"><a name="l01454"></a><span class="lineno"><a class="line" href="group___h_a_l___d_b_g_m_c_u___aliased___macros.html#ga8917b91d64c02daa61bfd4e80c920ea3"> 1454</a></span>&#160;<span class="preprocessor">#define __HAL_UNFREEZE_TIM17_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM17</span></div><div class="line"><a name="l01455"></a><span class="lineno"><a class="line" href="group___h_a_l___d_b_g_m_c_u___aliased___macros.html#ga5cde9c9073ca8e95a084d62aac0931ef"> 1455</a></span>&#160;<span class="preprocessor">#define __HAL_FREEZE_RTC_DBGMCU __HAL_DBGMCU_FREEZE_RTC</span></div><div class="line"><a name="l01456"></a><span class="lineno"><a class="line" href="group___h_a_l___d_b_g_m_c_u___aliased___macros.html#ga95995ebdcbfbdc73e7d53d0d2ae2724e"> 1456</a></span>&#160;<span class="preprocessor">#define __HAL_UNFREEZE_RTC_DBGMCU __HAL_DBGMCU_UNFREEZE_RTC</span></div><div class="line"><a name="l01457"></a><span class="lineno"><a class="line" href="group___h_a_l___d_b_g_m_c_u___aliased___macros.html#ga731d1c183c8d3876895d80f0ba348616"> 1457</a></span>&#160;<span class="preprocessor">#define __HAL_FREEZE_WWDG_DBGMCU __HAL_DBGMCU_FREEZE_WWDG</span></div><div class="line"><a name="l01458"></a><span class="lineno"><a class="line" href="group___h_a_l___d_b_g_m_c_u___aliased___macros.html#gab0af7647542a9615339bd1b0b1fc4c27"> 1458</a></span>&#160;<span class="preprocessor">#define __HAL_UNFREEZE_WWDG_DBGMCU __HAL_DBGMCU_UNFREEZE_WWDG</span></div><div class="line"><a name="l01459"></a><span class="lineno"><a class="line" href="group___h_a_l___d_b_g_m_c_u___aliased___macros.html#ga683080f08b123e73ee801508fac33188"> 1459</a></span>&#160;<span class="preprocessor">#define __HAL_FREEZE_IWDG_DBGMCU __HAL_DBGMCU_FREEZE_IWDG</span></div><div class="line"><a name="l01460"></a><span class="lineno"><a class="line" href="group___h_a_l___d_b_g_m_c_u___aliased___macros.html#ga73aaa0abfab57e061c9e64ee39f5e3c8"> 1460</a></span>&#160;<span class="preprocessor">#define __HAL_UNFREEZE_IWDG_DBGMCU __HAL_DBGMCU_UNFREEZE_IWDG</span></div><div class="line"><a name="l01461"></a><span class="lineno"><a class="line" href="group___h_a_l___d_b_g_m_c_u___aliased___macros.html#ga6e04cdfbd0408018f712455198c8120b"> 1461</a></span>&#160;<span class="preprocessor">#define __HAL_FREEZE_I2C1_TIMEOUT_DBGMCU __HAL_DBGMCU_FREEZE_I2C1_TIMEOUT</span></div><div class="line"><a name="l01462"></a><span class="lineno"><a class="line" href="group___h_a_l___d_b_g_m_c_u___aliased___macros.html#gae0a68ca652c73463c72c0d6f164ef675"> 1462</a></span>&#160;<span class="preprocessor">#define __HAL_UNFREEZE_I2C1_TIMEOUT_DBGMCU __HAL_DBGMCU_UNFREEZE_I2C1_TIMEOUT</span></div><div class="line"><a name="l01463"></a><span class="lineno"><a class="line" href="group___h_a_l___d_b_g_m_c_u___aliased___macros.html#ga2877e6a523cce3f5d72e9fcb746db130"> 1463</a></span>&#160;<span class="preprocessor">#define __HAL_FREEZE_I2C2_TIMEOUT_DBGMCU __HAL_DBGMCU_FREEZE_I2C2_TIMEOUT</span></div><div class="line"><a name="l01464"></a><span class="lineno"><a class="line" href="group___h_a_l___d_b_g_m_c_u___aliased___macros.html#ga7f8561c59b23e6157a2a4854bfd7a152"> 1464</a></span>&#160;<span class="preprocessor">#define __HAL_UNFREEZE_I2C2_TIMEOUT_DBGMCU __HAL_DBGMCU_UNFREEZE_I2C2_TIMEOUT</span></div><div class="line"><a name="l01465"></a><span class="lineno"><a class="line" href="group___h_a_l___d_b_g_m_c_u___aliased___macros.html#ga76b6e1661062fd15b339f73e4bf06425"> 1465</a></span>&#160;<span class="preprocessor">#define __HAL_FREEZE_I2C3_TIMEOUT_DBGMCU __HAL_DBGMCU_FREEZE_I2C3_TIMEOUT</span></div><div class="line"><a name="l01466"></a><span class="lineno"><a class="line" href="group___h_a_l___d_b_g_m_c_u___aliased___macros.html#gacf563c1860e9d768762ef5fbece8c9ee"> 1466</a></span>&#160;<span class="preprocessor">#define __HAL_UNFREEZE_I2C3_TIMEOUT_DBGMCU __HAL_DBGMCU_UNFREEZE_I2C3_TIMEOUT</span></div><div class="line"><a name="l01467"></a><span class="lineno"><a class="line" href="group___h_a_l___d_b_g_m_c_u___aliased___macros.html#ga1781f9a122328bdfd756224f4ddb3414"> 1467</a></span>&#160;<span class="preprocessor">#define __HAL_FREEZE_CAN1_DBGMCU __HAL_DBGMCU_FREEZE_CAN1</span></div><div class="line"><a name="l01468"></a><span class="lineno"><a class="line" href="group___h_a_l___d_b_g_m_c_u___aliased___macros.html#ga2481aaaf4c950e9ecb27fe5616115164"> 1468</a></span>&#160;<span class="preprocessor">#define __HAL_UNFREEZE_CAN1_DBGMCU __HAL_DBGMCU_UNFREEZE_CAN1</span></div><div class="line"><a name="l01469"></a><span class="lineno"><a class="line" href="group___h_a_l___d_b_g_m_c_u___aliased___macros.html#ga834e086b504768fe1c93f807e99a6182"> 1469</a></span>&#160;<span class="preprocessor">#define __HAL_FREEZE_LPTIM1_DBGMCU __HAL_DBGMCU_FREEZE_LPTIM1</span></div><div class="line"><a name="l01470"></a><span class="lineno"><a class="line" href="group___h_a_l___d_b_g_m_c_u___aliased___macros.html#ga2f9eea260a1f4d006e8b00b05816e7ba"> 1470</a></span>&#160;<span class="preprocessor">#define __HAL_UNFREEZE_LPTIM1_DBGMCU __HAL_DBGMCU_UNFREEZE_LPTIM1</span></div><div class="line"><a name="l01471"></a><span class="lineno"><a class="line" href="group___h_a_l___d_b_g_m_c_u___aliased___macros.html#gad0e137ee9aa05347e1ffde48f9820f34"> 1471</a></span>&#160;<span class="preprocessor">#define __HAL_FREEZE_LPTIM2_DBGMCU __HAL_DBGMCU_FREEZE_LPTIM2</span></div><div class="line"><a name="l01472"></a><span class="lineno"><a class="line" href="group___h_a_l___d_b_g_m_c_u___aliased___macros.html#ga7490754801ed1bcaf3e31d15757a883c"> 1472</a></span>&#160;<span class="preprocessor">#define __HAL_UNFREEZE_LPTIM2_DBGMCU __HAL_DBGMCU_UNFREEZE_LPTIM2</span></div><div class="line"><a name="l01473"></a><span class="lineno"> 1473</span>&#160;</div><div class="line"><a name="l01481"></a><span class="lineno"> 1481</span>&#160;<span class="preprocessor">#if defined(STM32F3)</span></div><div class="line"><a name="l01482"></a><span class="lineno"> 1482</span>&#160;<span class="preprocessor">#define COMP_START                                       __HAL_COMP_ENABLE</span></div><div class="line"><a name="l01483"></a><span class="lineno"> 1483</span>&#160;<span class="preprocessor">#define COMP_STOP                                        __HAL_COMP_DISABLE</span></div><div class="line"><a name="l01484"></a><span class="lineno"> 1484</span>&#160;<span class="preprocessor">#define COMP_LOCK                                        __HAL_COMP_LOCK</span></div><div class="line"><a name="l01485"></a><span class="lineno"> 1485</span>&#160;   </div><div class="line"><a name="l01486"></a><span class="lineno"> 1486</span>&#160;<span class="preprocessor">#if defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx) || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)</span></div><div class="line"><a name="l01487"></a><span class="lineno"> 1487</span>&#160;<span class="preprocessor">#define __HAL_COMP_EXTI_RISING_IT_ENABLE(__EXTILINE__)   (((__EXTILINE__)  == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_ENABLE_RISING_EDGE() : \</span></div><div class="line"><a name="l01488"></a><span class="lineno"> 1488</span>&#160;<span class="preprocessor">                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_ENABLE_RISING_EDGE() : \</span></div><div class="line"><a name="l01489"></a><span class="lineno"> 1489</span>&#160;<span class="preprocessor">                                                          __HAL_COMP_COMP6_EXTI_ENABLE_RISING_EDGE())</span></div><div class="line"><a name="l01490"></a><span class="lineno"> 1490</span>&#160;<span class="preprocessor">#define __HAL_COMP_EXTI_RISING_IT_DISABLE(__EXTILINE__)  (((__EXTILINE__)  == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_DISABLE_RISING_EDGE() : \</span></div><div class="line"><a name="l01491"></a><span class="lineno"> 1491</span>&#160;<span class="preprocessor">                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_DISABLE_RISING_EDGE() : \</span></div><div class="line"><a name="l01492"></a><span class="lineno"> 1492</span>&#160;<span class="preprocessor">                                                          __HAL_COMP_COMP6_EXTI_DISABLE_RISING_EDGE())</span></div><div class="line"><a name="l01493"></a><span class="lineno"> 1493</span>&#160;<span class="preprocessor">#define __HAL_COMP_EXTI_FALLING_IT_ENABLE(__EXTILINE__)  (((__EXTILINE__)  == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_ENABLE_FALLING_EDGE() : \</span></div><div class="line"><a name="l01494"></a><span class="lineno"> 1494</span>&#160;<span class="preprocessor">                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_ENABLE_FALLING_EDGE() : \</span></div><div class="line"><a name="l01495"></a><span class="lineno"> 1495</span>&#160;<span class="preprocessor">                                                          __HAL_COMP_COMP6_EXTI_ENABLE_FALLING_EDGE())</span></div><div class="line"><a name="l01496"></a><span class="lineno"> 1496</span>&#160;<span class="preprocessor">#define __HAL_COMP_EXTI_FALLING_IT_DISABLE(__EXTILINE__) (((__EXTILINE__)  == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_DISABLE_FALLING_EDGE() : \</span></div><div class="line"><a name="l01497"></a><span class="lineno"> 1497</span>&#160;<span class="preprocessor">                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_DISABLE_FALLING_EDGE() : \</span></div><div class="line"><a name="l01498"></a><span class="lineno"> 1498</span>&#160;<span class="preprocessor">                                                          __HAL_COMP_COMP6_EXTI_DISABLE_FALLING_EDGE())</span></div><div class="line"><a name="l01499"></a><span class="lineno"> 1499</span>&#160;<span class="preprocessor">#define __HAL_COMP_EXTI_ENABLE_IT(__EXTILINE__)          (((__EXTILINE__)  == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_ENABLE_IT() : \</span></div><div class="line"><a name="l01500"></a><span class="lineno"> 1500</span>&#160;<span class="preprocessor">                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_ENABLE_IT() : \</span></div><div class="line"><a name="l01501"></a><span class="lineno"> 1501</span>&#160;<span class="preprocessor">                                                          __HAL_COMP_COMP6_EXTI_ENABLE_IT())</span></div><div class="line"><a name="l01502"></a><span class="lineno"> 1502</span>&#160;<span class="preprocessor">#define __HAL_COMP_EXTI_DISABLE_IT(__EXTILINE__)         (((__EXTILINE__)  == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_DISABLE_IT() : \</span></div><div class="line"><a name="l01503"></a><span class="lineno"> 1503</span>&#160;<span class="preprocessor">                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_DISABLE_IT() : \</span></div><div class="line"><a name="l01504"></a><span class="lineno"> 1504</span>&#160;<span class="preprocessor">                                                          __HAL_COMP_COMP6_EXTI_DISABLE_IT())</span></div><div class="line"><a name="l01505"></a><span class="lineno"> 1505</span>&#160;<span class="preprocessor">#define __HAL_COMP_EXTI_GET_FLAG(__FLAG__)               (((__FLAG__)  == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_GET_FLAG() : \</span></div><div class="line"><a name="l01506"></a><span class="lineno"> 1506</span>&#160;<span class="preprocessor">                                                          ((__FLAG__)  == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_GET_FLAG() : \</span></div><div class="line"><a name="l01507"></a><span class="lineno"> 1507</span>&#160;<span class="preprocessor">                                                          __HAL_COMP_COMP6_EXTI_GET_FLAG())</span></div><div class="line"><a name="l01508"></a><span class="lineno"> 1508</span>&#160;<span class="preprocessor">#define __HAL_COMP_EXTI_CLEAR_FLAG(__FLAG__)             (((__FLAG__)  == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_CLEAR_FLAG() : \</span></div><div class="line"><a name="l01509"></a><span class="lineno"> 1509</span>&#160;<span class="preprocessor">                                                          ((__FLAG__)  == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_CLEAR_FLAG() : \</span></div><div class="line"><a name="l01510"></a><span class="lineno"> 1510</span>&#160;<span class="preprocessor">                                                          __HAL_COMP_COMP6_EXTI_CLEAR_FLAG())</span></div><div class="line"><a name="l01511"></a><span class="lineno"> 1511</span>&#160;<span class="preprocessor"># endif</span></div><div class="line"><a name="l01512"></a><span class="lineno"> 1512</span>&#160;<span class="preprocessor"># if defined(STM32F302xE) || defined(STM32F302xC)</span></div><div class="line"><a name="l01513"></a><span class="lineno"> 1513</span>&#160;<span class="preprocessor">#define __HAL_COMP_EXTI_RISING_IT_ENABLE(__EXTILINE__)   (((__EXTILINE__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_ENABLE_RISING_EDGE() : \</span></div><div class="line"><a name="l01514"></a><span class="lineno"> 1514</span>&#160;<span class="preprocessor">                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_ENABLE_RISING_EDGE() : \</span></div><div class="line"><a name="l01515"></a><span class="lineno"> 1515</span>&#160;<span class="preprocessor">                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_ENABLE_RISING_EDGE() : \</span></div><div class="line"><a name="l01516"></a><span class="lineno"> 1516</span>&#160;<span class="preprocessor">                                                          __HAL_COMP_COMP6_EXTI_ENABLE_RISING_EDGE())</span></div><div class="line"><a name="l01517"></a><span class="lineno"> 1517</span>&#160;<span class="preprocessor">#define __HAL_COMP_EXTI_RISING_IT_DISABLE(__EXTILINE__)  (((__EXTILINE__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_DISABLE_RISING_EDGE() : \</span></div><div class="line"><a name="l01518"></a><span class="lineno"> 1518</span>&#160;<span class="preprocessor">                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_DISABLE_RISING_EDGE() : \</span></div><div class="line"><a name="l01519"></a><span class="lineno"> 1519</span>&#160;<span class="preprocessor">                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_DISABLE_RISING_EDGE() : \</span></div><div class="line"><a name="l01520"></a><span class="lineno"> 1520</span>&#160;<span class="preprocessor">                                                          __HAL_COMP_COMP6_EXTI_DISABLE_RISING_EDGE())</span></div><div class="line"><a name="l01521"></a><span class="lineno"> 1521</span>&#160;<span class="preprocessor">#define __HAL_COMP_EXTI_FALLING_IT_ENABLE(__EXTILINE__)  (((__EXTILINE__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_ENABLE_FALLING_EDGE() : \</span></div><div class="line"><a name="l01522"></a><span class="lineno"> 1522</span>&#160;<span class="preprocessor">                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_ENABLE_FALLING_EDGE() : \</span></div><div class="line"><a name="l01523"></a><span class="lineno"> 1523</span>&#160;<span class="preprocessor">                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_ENABLE_FALLING_EDGE() : \</span></div><div class="line"><a name="l01524"></a><span class="lineno"> 1524</span>&#160;<span class="preprocessor">                                                          __HAL_COMP_COMP6_EXTI_ENABLE_FALLING_EDGE())</span></div><div class="line"><a name="l01525"></a><span class="lineno"> 1525</span>&#160;<span class="preprocessor">#define __HAL_COMP_EXTI_FALLING_IT_DISABLE(__EXTILINE__) (((__EXTILINE__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_DISABLE_FALLING_EDGE() : \</span></div><div class="line"><a name="l01526"></a><span class="lineno"> 1526</span>&#160;<span class="preprocessor">                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_DISABLE_FALLING_EDGE() : \</span></div><div class="line"><a name="l01527"></a><span class="lineno"> 1527</span>&#160;<span class="preprocessor">                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_DISABLE_FALLING_EDGE() : \</span></div><div class="line"><a name="l01528"></a><span class="lineno"> 1528</span>&#160;<span class="preprocessor">                                                          __HAL_COMP_COMP6_EXTI_DISABLE_FALLING_EDGE())</span></div><div class="line"><a name="l01529"></a><span class="lineno"> 1529</span>&#160;<span class="preprocessor">#define __HAL_COMP_EXTI_ENABLE_IT(__EXTILINE__)          (((__EXTILINE__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_ENABLE_IT() : \</span></div><div class="line"><a name="l01530"></a><span class="lineno"> 1530</span>&#160;<span class="preprocessor">                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_ENABLE_IT() : \</span></div><div class="line"><a name="l01531"></a><span class="lineno"> 1531</span>&#160;<span class="preprocessor">                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_ENABLE_IT() : \</span></div><div class="line"><a name="l01532"></a><span class="lineno"> 1532</span>&#160;<span class="preprocessor">                                                          __HAL_COMP_COMP6_EXTI_ENABLE_IT())</span></div><div class="line"><a name="l01533"></a><span class="lineno"> 1533</span>&#160;<span class="preprocessor">#define __HAL_COMP_EXTI_DISABLE_IT(__EXTILINE__)         (((__EXTILINE__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_DISABLE_IT() : \</span></div><div class="line"><a name="l01534"></a><span class="lineno"> 1534</span>&#160;<span class="preprocessor">                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_DISABLE_IT() : \</span></div><div class="line"><a name="l01535"></a><span class="lineno"> 1535</span>&#160;<span class="preprocessor">                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_DISABLE_IT() : \</span></div><div class="line"><a name="l01536"></a><span class="lineno"> 1536</span>&#160;<span class="preprocessor">                                                          __HAL_COMP_COMP6_EXTI_DISABLE_IT())</span></div><div class="line"><a name="l01537"></a><span class="lineno"> 1537</span>&#160;<span class="preprocessor">#define __HAL_COMP_EXTI_GET_FLAG(__FLAG__)               (((__FLAG__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_GET_FLAG() : \</span></div><div class="line"><a name="l01538"></a><span class="lineno"> 1538</span>&#160;<span class="preprocessor">                                                          ((__FLAG__)  == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_GET_FLAG() : \</span></div><div class="line"><a name="l01539"></a><span class="lineno"> 1539</span>&#160;<span class="preprocessor">                                                          ((__FLAG__)  == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_GET_FLAG() : \</span></div><div class="line"><a name="l01540"></a><span class="lineno"> 1540</span>&#160;<span class="preprocessor">                                                          __HAL_COMP_COMP6_EXTI_GET_FLAG())</span></div><div class="line"><a name="l01541"></a><span class="lineno"> 1541</span>&#160;<span class="preprocessor">#define __HAL_COMP_EXTI_CLEAR_FLAG(__FLAG__)             (((__FLAG__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_CLEAR_FLAG() : \</span></div><div class="line"><a name="l01542"></a><span class="lineno"> 1542</span>&#160;<span class="preprocessor">                                                          ((__FLAG__)  == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_CLEAR_FLAG() : \</span></div><div class="line"><a name="l01543"></a><span class="lineno"> 1543</span>&#160;<span class="preprocessor">                                                          ((__FLAG__)  == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_CLEAR_FLAG() : \</span></div><div class="line"><a name="l01544"></a><span class="lineno"> 1544</span>&#160;<span class="preprocessor">                                                          __HAL_COMP_COMP6_EXTI_CLEAR_FLAG())</span></div><div class="line"><a name="l01545"></a><span class="lineno"> 1545</span>&#160;<span class="preprocessor"># endif</span></div><div class="line"><a name="l01546"></a><span class="lineno"> 1546</span>&#160;<span class="preprocessor"># if defined(STM32F303xE) || defined(STM32F398xx) || defined(STM32F303xC) || defined(STM32F358xx)</span></div><div class="line"><a name="l01547"></a><span class="lineno"> 1547</span>&#160;<span class="preprocessor">#define __HAL_COMP_EXTI_RISING_IT_ENABLE(__EXTILINE__)   (((__EXTILINE__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_ENABLE_RISING_EDGE() : \</span></div><div class="line"><a name="l01548"></a><span class="lineno"> 1548</span>&#160;<span class="preprocessor">                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_ENABLE_RISING_EDGE() : \</span></div><div class="line"><a name="l01549"></a><span class="lineno"> 1549</span>&#160;<span class="preprocessor">                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP3) ? __HAL_COMP_COMP3_EXTI_ENABLE_RISING_EDGE() : \</span></div><div class="line"><a name="l01550"></a><span class="lineno"> 1550</span>&#160;<span class="preprocessor">                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_ENABLE_RISING_EDGE() : \</span></div><div class="line"><a name="l01551"></a><span class="lineno"> 1551</span>&#160;<span class="preprocessor">                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP5) ? __HAL_COMP_COMP5_EXTI_ENABLE_RISING_EDGE() : \</span></div><div class="line"><a name="l01552"></a><span class="lineno"> 1552</span>&#160;<span class="preprocessor">                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP6) ? __HAL_COMP_COMP6_EXTI_ENABLE_RISING_EDGE() : \</span></div><div class="line"><a name="l01553"></a><span class="lineno"> 1553</span>&#160;<span class="preprocessor">                                                          __HAL_COMP_COMP7_EXTI_ENABLE_RISING_EDGE())</span></div><div class="line"><a name="l01554"></a><span class="lineno"> 1554</span>&#160;<span class="preprocessor">#define __HAL_COMP_EXTI_RISING_IT_DISABLE(__EXTILINE__)  (((__EXTILINE__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_DISABLE_RISING_EDGE() : \</span></div><div class="line"><a name="l01555"></a><span class="lineno"> 1555</span>&#160;<span class="preprocessor">                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_DISABLE_RISING_EDGE() : \</span></div><div class="line"><a name="l01556"></a><span class="lineno"> 1556</span>&#160;<span class="preprocessor">                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP3) ? __HAL_COMP_COMP3_EXTI_DISABLE_RISING_EDGE() : \</span></div><div class="line"><a name="l01557"></a><span class="lineno"> 1557</span>&#160;<span class="preprocessor">                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_DISABLE_RISING_EDGE() : \</span></div><div class="line"><a name="l01558"></a><span class="lineno"> 1558</span>&#160;<span class="preprocessor">                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP5) ? __HAL_COMP_COMP5_EXTI_DISABLE_RISING_EDGE() : \</span></div><div class="line"><a name="l01559"></a><span class="lineno"> 1559</span>&#160;<span class="preprocessor">                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP6) ? __HAL_COMP_COMP6_EXTI_DISABLE_RISING_EDGE() : \</span></div><div class="line"><a name="l01560"></a><span class="lineno"> 1560</span>&#160;<span class="preprocessor">                                                          __HAL_COMP_COMP7_EXTI_DISABLE_RISING_EDGE())</span></div><div class="line"><a name="l01561"></a><span class="lineno"> 1561</span>&#160;<span class="preprocessor">#define __HAL_COMP_EXTI_FALLING_IT_ENABLE(__EXTILINE__)  (((__EXTILINE__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_ENABLE_FALLING_EDGE() : \</span></div><div class="line"><a name="l01562"></a><span class="lineno"> 1562</span>&#160;<span class="preprocessor">                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_ENABLE_FALLING_EDGE() : \</span></div><div class="line"><a name="l01563"></a><span class="lineno"> 1563</span>&#160;<span class="preprocessor">                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP3) ? __HAL_COMP_COMP3_EXTI_ENABLE_FALLING_EDGE() : \</span></div><div class="line"><a name="l01564"></a><span class="lineno"> 1564</span>&#160;<span class="preprocessor">                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_ENABLE_FALLING_EDGE() : \</span></div><div class="line"><a name="l01565"></a><span class="lineno"> 1565</span>&#160;<span class="preprocessor">                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP5) ? __HAL_COMP_COMP5_EXTI_ENABLE_FALLING_EDGE() : \</span></div><div class="line"><a name="l01566"></a><span class="lineno"> 1566</span>&#160;<span class="preprocessor">                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP6) ? __HAL_COMP_COMP6_EXTI_ENABLE_FALLING_EDGE() : \</span></div><div class="line"><a name="l01567"></a><span class="lineno"> 1567</span>&#160;<span class="preprocessor">                                                          __HAL_COMP_COMP7_EXTI_ENABLE_FALLING_EDGE())</span></div><div class="line"><a name="l01568"></a><span class="lineno"> 1568</span>&#160;<span class="preprocessor">#define __HAL_COMP_EXTI_FALLING_IT_DISABLE(__EXTILINE__) (((__EXTILINE__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_DISABLE_FALLING_EDGE() : \</span></div><div class="line"><a name="l01569"></a><span class="lineno"> 1569</span>&#160;<span class="preprocessor">                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_DISABLE_FALLING_EDGE() : \</span></div><div class="line"><a name="l01570"></a><span class="lineno"> 1570</span>&#160;<span class="preprocessor">                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP3) ? __HAL_COMP_COMP3_EXTI_DISABLE_FALLING_EDGE() : \</span></div><div class="line"><a name="l01571"></a><span class="lineno"> 1571</span>&#160;<span class="preprocessor">                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_DISABLE_FALLING_EDGE() : \</span></div><div class="line"><a name="l01572"></a><span class="lineno"> 1572</span>&#160;<span class="preprocessor">                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP5) ? __HAL_COMP_COMP5_EXTI_DISABLE_FALLING_EDGE() : \</span></div><div class="line"><a name="l01573"></a><span class="lineno"> 1573</span>&#160;<span class="preprocessor">                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP6) ? __HAL_COMP_COMP6_EXTI_DISABLE_FALLING_EDGE() : \</span></div><div class="line"><a name="l01574"></a><span class="lineno"> 1574</span>&#160;<span class="preprocessor">                                                          __HAL_COMP_COMP7_EXTI_DISABLE_FALLING_EDGE())</span></div><div class="line"><a name="l01575"></a><span class="lineno"> 1575</span>&#160;<span class="preprocessor">#define __HAL_COMP_EXTI_ENABLE_IT(__EXTILINE__)          (((__EXTILINE__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_ENABLE_IT() : \</span></div><div class="line"><a name="l01576"></a><span class="lineno"> 1576</span>&#160;<span class="preprocessor">                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_ENABLE_IT() : \</span></div><div class="line"><a name="l01577"></a><span class="lineno"> 1577</span>&#160;<span class="preprocessor">                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP3) ? __HAL_COMP_COMP3_EXTI_ENABLE_IT() : \</span></div><div class="line"><a name="l01578"></a><span class="lineno"> 1578</span>&#160;<span class="preprocessor">                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_ENABLE_IT() : \</span></div><div class="line"><a name="l01579"></a><span class="lineno"> 1579</span>&#160;<span class="preprocessor">                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP5) ? __HAL_COMP_COMP5_EXTI_ENABLE_IT() : \</span></div><div class="line"><a name="l01580"></a><span class="lineno"> 1580</span>&#160;<span class="preprocessor">                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP6) ? __HAL_COMP_COMP6_EXTI_ENABLE_IT() : \</span></div><div class="line"><a name="l01581"></a><span class="lineno"> 1581</span>&#160;<span class="preprocessor">                                                          __HAL_COMP_COMP7_EXTI_ENABLE_IT())</span></div><div class="line"><a name="l01582"></a><span class="lineno"> 1582</span>&#160;<span class="preprocessor">#define __HAL_COMP_EXTI_DISABLE_IT(__EXTILINE__)         (((__EXTILINE__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_DISABLE_IT() : \</span></div><div class="line"><a name="l01583"></a><span class="lineno"> 1583</span>&#160;<span class="preprocessor">                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_DISABLE_IT() : \</span></div><div class="line"><a name="l01584"></a><span class="lineno"> 1584</span>&#160;<span class="preprocessor">                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP3) ? __HAL_COMP_COMP3_EXTI_DISABLE_IT() : \</span></div><div class="line"><a name="l01585"></a><span class="lineno"> 1585</span>&#160;<span class="preprocessor">                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_DISABLE_IT() : \</span></div><div class="line"><a name="l01586"></a><span class="lineno"> 1586</span>&#160;<span class="preprocessor">                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP5) ? __HAL_COMP_COMP5_EXTI_DISABLE_IT() : \</span></div><div class="line"><a name="l01587"></a><span class="lineno"> 1587</span>&#160;<span class="preprocessor">                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP6) ? __HAL_COMP_COMP6_EXTI_DISABLE_IT() : \</span></div><div class="line"><a name="l01588"></a><span class="lineno"> 1588</span>&#160;<span class="preprocessor">                                                          __HAL_COMP_COMP7_EXTI_DISABLE_IT())</span></div><div class="line"><a name="l01589"></a><span class="lineno"> 1589</span>&#160;<span class="preprocessor">#define __HAL_COMP_EXTI_GET_FLAG(__FLAG__)               (((__FLAG__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_GET_FLAG() : \</span></div><div class="line"><a name="l01590"></a><span class="lineno"> 1590</span>&#160;<span class="preprocessor">                                                          ((__FLAG__)  == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_GET_FLAG() : \</span></div><div class="line"><a name="l01591"></a><span class="lineno"> 1591</span>&#160;<span class="preprocessor">                                                          ((__FLAG__)  == COMP_EXTI_LINE_COMP3) ? __HAL_COMP_COMP3_EXTI_GET_FLAG() : \</span></div><div class="line"><a name="l01592"></a><span class="lineno"> 1592</span>&#160;<span class="preprocessor">                                                          ((__FLAG__)  == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_GET_FLAG() : \</span></div><div class="line"><a name="l01593"></a><span class="lineno"> 1593</span>&#160;<span class="preprocessor">                                                          ((__FLAG__)  == COMP_EXTI_LINE_COMP5) ? __HAL_COMP_COMP5_EXTI_GET_FLAG() : \</span></div><div class="line"><a name="l01594"></a><span class="lineno"> 1594</span>&#160;<span class="preprocessor">                                                          ((__FLAG__)  == COMP_EXTI_LINE_COMP6) ? __HAL_COMP_COMP6_EXTI_GET_FLAG() : \</span></div><div class="line"><a name="l01595"></a><span class="lineno"> 1595</span>&#160;<span class="preprocessor">                                                          __HAL_COMP_COMP7_EXTI_GET_FLAG())</span></div><div class="line"><a name="l01596"></a><span class="lineno"> 1596</span>&#160;<span class="preprocessor">#define __HAL_COMP_EXTI_CLEAR_FLAG(__FLAG__)             (((__FLAG__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_CLEAR_FLAG() : \</span></div><div class="line"><a name="l01597"></a><span class="lineno"> 1597</span>&#160;<span class="preprocessor">                                                          ((__FLAG__)  == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_CLEAR_FLAG() : \</span></div><div class="line"><a name="l01598"></a><span class="lineno"> 1598</span>&#160;<span class="preprocessor">                                                          ((__FLAG__)  == COMP_EXTI_LINE_COMP3) ? __HAL_COMP_COMP3_EXTI_CLEAR_FLAG() : \</span></div><div class="line"><a name="l01599"></a><span class="lineno"> 1599</span>&#160;<span class="preprocessor">                                                          ((__FLAG__)  == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_CLEAR_FLAG() : \</span></div><div class="line"><a name="l01600"></a><span class="lineno"> 1600</span>&#160;<span class="preprocessor">                                                          ((__FLAG__)  == COMP_EXTI_LINE_COMP5) ? __HAL_COMP_COMP5_EXTI_CLEAR_FLAG() : \</span></div><div class="line"><a name="l01601"></a><span class="lineno"> 1601</span>&#160;<span class="preprocessor">                                                          ((__FLAG__)  == COMP_EXTI_LINE_COMP6) ? __HAL_COMP_COMP6_EXTI_CLEAR_FLAG() : \</span></div><div class="line"><a name="l01602"></a><span class="lineno"> 1602</span>&#160;<span class="preprocessor">                                                          __HAL_COMP_COMP7_EXTI_CLEAR_FLAG())</span></div><div class="line"><a name="l01603"></a><span class="lineno"> 1603</span>&#160;<span class="preprocessor"># endif</span></div><div class="line"><a name="l01604"></a><span class="lineno"> 1604</span>&#160;<span class="preprocessor"># if defined(STM32F373xC) ||defined(STM32F378xx)</span></div><div class="line"><a name="l01605"></a><span class="lineno"> 1605</span>&#160;<span class="preprocessor">#define __HAL_COMP_EXTI_RISING_IT_ENABLE(__EXTILINE__)   (((__EXTILINE__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_ENABLE_RISING_EDGE() : \</span></div><div class="line"><a name="l01606"></a><span class="lineno"> 1606</span>&#160;<span class="preprocessor">                                                          __HAL_COMP_COMP2_EXTI_ENABLE_RISING_EDGE())</span></div><div class="line"><a name="l01607"></a><span class="lineno"> 1607</span>&#160;<span class="preprocessor">#define __HAL_COMP_EXTI_RISING_IT_DISABLE(__EXTILINE__)  (((__EXTILINE__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_DISABLE_RISING_EDGE() : \</span></div><div class="line"><a name="l01608"></a><span class="lineno"> 1608</span>&#160;<span class="preprocessor">                                                          __HAL_COMP_COMP2_EXTI_DISABLE_RISING_EDGE())</span></div><div class="line"><a name="l01609"></a><span class="lineno"> 1609</span>&#160;<span class="preprocessor">#define __HAL_COMP_EXTI_FALLING_IT_ENABLE(__EXTILINE__)  (((__EXTILINE__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_ENABLE_FALLING_EDGE() : \</span></div><div class="line"><a name="l01610"></a><span class="lineno"> 1610</span>&#160;<span class="preprocessor">                                                          __HAL_COMP_COMP2_EXTI_ENABLE_FALLING_EDGE())</span></div><div class="line"><a name="l01611"></a><span class="lineno"> 1611</span>&#160;<span class="preprocessor">#define __HAL_COMP_EXTI_FALLING_IT_DISABLE(__EXTILINE__) (((__EXTILINE__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_DISABLE_FALLING_EDGE() : \</span></div><div class="line"><a name="l01612"></a><span class="lineno"> 1612</span>&#160;<span class="preprocessor">                                                          __HAL_COMP_COMP2_EXTI_DISABLE_FALLING_EDGE())</span></div><div class="line"><a name="l01613"></a><span class="lineno"> 1613</span>&#160;<span class="preprocessor">#define __HAL_COMP_EXTI_ENABLE_IT(__EXTILINE__)          (((__EXTILINE__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_ENABLE_IT() : \</span></div><div class="line"><a name="l01614"></a><span class="lineno"> 1614</span>&#160;<span class="preprocessor">                                                          __HAL_COMP_COMP2_EXTI_ENABLE_IT())</span></div><div class="line"><a name="l01615"></a><span class="lineno"> 1615</span>&#160;<span class="preprocessor">#define __HAL_COMP_EXTI_DISABLE_IT(__EXTILINE__)         (((__EXTILINE__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_DISABLE_IT() : \</span></div><div class="line"><a name="l01616"></a><span class="lineno"> 1616</span>&#160;<span class="preprocessor">                                                          __HAL_COMP_COMP2_EXTI_DISABLE_IT())</span></div><div class="line"><a name="l01617"></a><span class="lineno"> 1617</span>&#160;<span class="preprocessor">#define __HAL_COMP_EXTI_GET_FLAG(__FLAG__)               (((__FLAG__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_GET_FLAG() : \</span></div><div class="line"><a name="l01618"></a><span class="lineno"> 1618</span>&#160;<span class="preprocessor">                                                          __HAL_COMP_COMP2_EXTI_GET_FLAG())</span></div><div class="line"><a name="l01619"></a><span class="lineno"> 1619</span>&#160;<span class="preprocessor">#define __HAL_COMP_EXTI_CLEAR_FLAG(__FLAG__)             (((__FLAG__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_CLEAR_FLAG() : \</span></div><div class="line"><a name="l01620"></a><span class="lineno"> 1620</span>&#160;<span class="preprocessor">                                                          __HAL_COMP_COMP2_EXTI_CLEAR_FLAG())</span></div><div class="line"><a name="l01621"></a><span class="lineno"> 1621</span>&#160;<span class="preprocessor"># endif</span></div><div class="line"><a name="l01622"></a><span class="lineno"> 1622</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l01623"></a><span class="lineno"><a class="line" href="group___h_a_l___c_o_m_p___aliased___macros.html#ga3b6842cbf1a844d87f0ebb50b5322ae9"> 1623</a></span>&#160;<span class="preprocessor">#define __HAL_COMP_EXTI_RISING_IT_ENABLE(__EXTILINE__)   (((__EXTILINE__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_ENABLE_RISING_EDGE() : \</span></div><div class="line"><a name="l01624"></a><span class="lineno"> 1624</span>&#160;<span class="preprocessor">                                                          __HAL_COMP_COMP2_EXTI_ENABLE_RISING_EDGE())</span></div><div class="line"><a name="l01625"></a><span class="lineno"><a class="line" href="group___h_a_l___c_o_m_p___aliased___macros.html#ga234c3825b14ee41458a8a58430a1f448"> 1625</a></span>&#160;<span class="preprocessor">#define __HAL_COMP_EXTI_RISING_IT_DISABLE(__EXTILINE__)  (((__EXTILINE__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_DISABLE_RISING_EDGE() : \</span></div><div class="line"><a name="l01626"></a><span class="lineno"> 1626</span>&#160;<span class="preprocessor">                                                          __HAL_COMP_COMP2_EXTI_DISABLE_RISING_EDGE())</span></div><div class="line"><a name="l01627"></a><span class="lineno"><a class="line" href="group___h_a_l___c_o_m_p___aliased___macros.html#ga1803e81c3920a4c18f752124e15ee6f7"> 1627</a></span>&#160;<span class="preprocessor">#define __HAL_COMP_EXTI_FALLING_IT_ENABLE(__EXTILINE__)  (((__EXTILINE__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_ENABLE_FALLING_EDGE() : \</span></div><div class="line"><a name="l01628"></a><span class="lineno"> 1628</span>&#160;<span class="preprocessor">                                                          __HAL_COMP_COMP2_EXTI_ENABLE_FALLING_EDGE())</span></div><div class="line"><a name="l01629"></a><span class="lineno"><a class="line" href="group___h_a_l___c_o_m_p___aliased___macros.html#ga28220cc53eb0155d2f6d3197a464092b"> 1629</a></span>&#160;<span class="preprocessor">#define __HAL_COMP_EXTI_FALLING_IT_DISABLE(__EXTILINE__) (((__EXTILINE__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_DISABLE_FALLING_EDGE() : \</span></div><div class="line"><a name="l01630"></a><span class="lineno"> 1630</span>&#160;<span class="preprocessor">                                                          __HAL_COMP_COMP2_EXTI_DISABLE_FALLING_EDGE())</span></div><div class="line"><a name="l01631"></a><span class="lineno"><a class="line" href="group___h_a_l___c_o_m_p___aliased___macros.html#ga582415dabdca3b746b4713f686b6ddf0"> 1631</a></span>&#160;<span class="preprocessor">#define __HAL_COMP_EXTI_ENABLE_IT(__EXTILINE__)          (((__EXTILINE__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_ENABLE_IT() : \</span></div><div class="line"><a name="l01632"></a><span class="lineno"> 1632</span>&#160;<span class="preprocessor">                                                          __HAL_COMP_COMP2_EXTI_ENABLE_IT())</span></div><div class="line"><a name="l01633"></a><span class="lineno"><a class="line" href="group___h_a_l___c_o_m_p___aliased___macros.html#ga50d9fdcb3ccb16b52d567bb3a5821d61"> 1633</a></span>&#160;<span class="preprocessor">#define __HAL_COMP_EXTI_DISABLE_IT(__EXTILINE__)         (((__EXTILINE__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_DISABLE_IT() : \</span></div><div class="line"><a name="l01634"></a><span class="lineno"> 1634</span>&#160;<span class="preprocessor">                                                          __HAL_COMP_COMP2_EXTI_DISABLE_IT())</span></div><div class="line"><a name="l01635"></a><span class="lineno"><a class="line" href="group___h_a_l___c_o_m_p___aliased___macros.html#ga9e0b5c7e3923a1eb153917165210db1a"> 1635</a></span>&#160;<span class="preprocessor">#define __HAL_COMP_EXTI_GET_FLAG(__FLAG__)               (((__FLAG__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_GET_FLAG() : \</span></div><div class="line"><a name="l01636"></a><span class="lineno"> 1636</span>&#160;<span class="preprocessor">                                                          __HAL_COMP_COMP2_EXTI_GET_FLAG())</span></div><div class="line"><a name="l01637"></a><span class="lineno"><a class="line" href="group___h_a_l___c_o_m_p___aliased___macros.html#gaffc3545b10b38016b1d695e6f6aab1f7"> 1637</a></span>&#160;<span class="preprocessor">#define __HAL_COMP_EXTI_CLEAR_FLAG(__FLAG__)             (((__FLAG__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_CLEAR_FLAG() : \</span></div><div class="line"><a name="l01638"></a><span class="lineno"> 1638</span>&#160;<span class="preprocessor">                                                          __HAL_COMP_COMP2_EXTI_CLEAR_FLAG())</span></div><div class="line"><a name="l01639"></a><span class="lineno"> 1639</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l01640"></a><span class="lineno"> 1640</span>&#160;</div><div class="line"><a name="l01641"></a><span class="lineno"><a class="line" href="group___h_a_l___c_o_m_p___aliased___macros.html#ga76e980c077c5398741f133b81091d5e9"> 1641</a></span>&#160;<span class="preprocessor">#define __HAL_COMP_GET_EXTI_LINE  COMP_GET_EXTI_LINE</span></div><div class="line"><a name="l01642"></a><span class="lineno"> 1642</span>&#160;</div><div class="line"><a name="l01643"></a><span class="lineno"> 1643</span>&#160;<span class="preprocessor">#if defined(STM32L0) || defined(STM32L4)</span></div><div class="line"><a name="l01644"></a><span class="lineno"> 1644</span>&#160;<span class="comment">/* Note: On these STM32 families, the only argument of this macro             */</span></div><div class="line"><a name="l01645"></a><span class="lineno"> 1645</span>&#160;<span class="comment">/*       is COMP_FLAG_LOCK.                                                   */</span></div><div class="line"><a name="l01646"></a><span class="lineno"> 1646</span>&#160;<span class="comment">/*       This macro is replaced by __HAL_COMP_IS_LOCKED with only HAL handle  */</span></div><div class="line"><a name="l01647"></a><span class="lineno"> 1647</span>&#160;<span class="comment">/*       argument.                                                            */</span></div><div class="line"><a name="l01648"></a><span class="lineno"> 1648</span>&#160;<span class="preprocessor">#define __HAL_COMP_GET_FLAG(__HANDLE__, __FLAG__)  (__HAL_COMP_IS_LOCKED(__HANDLE__))</span></div><div class="line"><a name="l01649"></a><span class="lineno"> 1649</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l01650"></a><span class="lineno"> 1650</span>&#160;</div><div class="line"><a name="l01654"></a><span class="lineno"> 1654</span>&#160;<span class="preprocessor">#if defined(STM32L0) || defined(STM32L4)</span></div><div class="line"><a name="l01655"></a><span class="lineno"> 1655</span>&#160;</div><div class="line"><a name="l01658"></a><span class="lineno"> 1658</span>&#160;<span class="preprocessor">#define HAL_COMP_Start_IT       HAL_COMP_Start </span><span class="comment">/* Function considered as legacy as EXTI event or IT configuration is done into HAL_COMP_Init() */</span><span class="preprocessor"></span></div><div class="line"><a name="l01659"></a><span class="lineno"> 1659</span>&#160;<span class="preprocessor">#define HAL_COMP_Stop_IT        HAL_COMP_Stop  </span><span class="comment">/* Function considered as legacy as EXTI event or IT configuration is done into HAL_COMP_Init() */</span><span class="preprocessor"></span></div><div class="line"><a name="l01660"></a><span class="lineno"> 1660</span>&#160;</div><div class="line"><a name="l01663"></a><span class="lineno"> 1663</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l01664"></a><span class="lineno"> 1664</span>&#160;</div><div class="line"><a name="l01669"></a><span class="lineno"><a class="line" href="group___h_a_l___d_a_c___aliased___macros.html#ga45c25065fb713820f6dbae0009376e1c"> 1669</a></span>&#160;<span class="preprocessor">#define IS_DAC_WAVE(WAVE) (((WAVE) == DAC_WAVE_NONE) || \</span></div><div class="line"><a name="l01670"></a><span class="lineno"> 1670</span>&#160;<span class="preprocessor">                          ((WAVE) == DAC_WAVE_NOISE)|| \</span></div><div class="line"><a name="l01671"></a><span class="lineno"> 1671</span>&#160;<span class="preprocessor">                          ((WAVE) == DAC_WAVE_TRIANGLE))</span></div><div class="line"><a name="l01672"></a><span class="lineno"> 1672</span>&#160;  </div><div class="line"><a name="l01681"></a><span class="lineno"><a class="line" href="group___h_a_l___f_l_a_s_h___aliased___macros.html#gadd88d78ad45a7fd58291e9fdc10e3a96"> 1681</a></span>&#160;<span class="preprocessor">#define IS_WRPAREA          IS_OB_WRPAREA</span></div><div class="line"><a name="l01682"></a><span class="lineno"><a class="line" href="group___h_a_l___f_l_a_s_h___aliased___macros.html#gacce7e0976f49d61c90318c4652dee488"> 1682</a></span>&#160;<span class="preprocessor">#define IS_TYPEPROGRAM      IS_FLASH_TYPEPROGRAM</span></div><div class="line"><a name="l01683"></a><span class="lineno"><a class="line" href="group___h_a_l___f_l_a_s_h___aliased___macros.html#ga74a253c5a4e8847ae19fdb4584298543"> 1683</a></span>&#160;<span class="preprocessor">#define IS_TYPEPROGRAMFLASH IS_FLASH_TYPEPROGRAM</span></div><div class="line"><a name="l01684"></a><span class="lineno"><a class="line" href="group___h_a_l___f_l_a_s_h___aliased___macros.html#gaed75727038bff22d573cfbf1ed874fbf"> 1684</a></span>&#160;<span class="preprocessor">#define IS_TYPEERASE        IS_FLASH_TYPEERASE</span></div><div class="line"><a name="l01685"></a><span class="lineno"><a class="line" href="group___h_a_l___f_l_a_s_h___aliased___macros.html#gae0a228ff6185c6f7532fa798bdba222e"> 1685</a></span>&#160;<span class="preprocessor">#define IS_NBSECTORS        IS_FLASH_NBSECTORS</span></div><div class="line"><a name="l01686"></a><span class="lineno"><a class="line" href="group___h_a_l___f_l_a_s_h___aliased___macros.html#ga8270f77e735a199dfce1dd935cd4a2c8"> 1686</a></span>&#160;<span class="preprocessor">#define IS_OB_WDG_SOURCE    IS_OB_IWDG_SOURCE</span></div><div class="line"><a name="l01687"></a><span class="lineno"> 1687</span>&#160;</div><div class="line"><a name="l01696"></a><span class="lineno"><a class="line" href="group___h_a_l___i2_c___aliased___macros.html#gaea93e7962941cd318a48facfa56af471"> 1696</a></span>&#160;<span class="preprocessor">#define __HAL_I2C_RESET_CR2             I2C_RESET_CR2</span></div><div class="line"><a name="l01697"></a><span class="lineno"><a class="line" href="group___h_a_l___i2_c___aliased___macros.html#ga0ed346d51a7d33f880be39a99d46ecb3"> 1697</a></span>&#160;<span class="preprocessor">#define __HAL_I2C_GENERATE_START        I2C_GENERATE_START</span></div><div class="line"><a name="l01698"></a><span class="lineno"> 1698</span>&#160;<span class="preprocessor">#if defined(STM32F1)</span></div><div class="line"><a name="l01699"></a><span class="lineno"> 1699</span>&#160;<span class="preprocessor">#define __HAL_I2C_FREQ_RANGE            I2C_FREQRANGE</span></div><div class="line"><a name="l01700"></a><span class="lineno"> 1700</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l01701"></a><span class="lineno"><a class="line" href="group___h_a_l___i2_c___aliased___macros.html#ga4d75b1600113c9dc6b6478d523cf6fa1"> 1701</a></span>&#160;<span class="preprocessor">#define __HAL_I2C_FREQ_RANGE            I2C_FREQ_RANGE</span></div><div class="line"><a name="l01702"></a><span class="lineno"> 1702</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01703"></a><span class="lineno"><a class="line" href="group___h_a_l___i2_c___aliased___macros.html#gabb738ef98a989848bd56e047e2e26c39"> 1703</a></span>&#160;<span class="preprocessor">#define __HAL_I2C_RISE_TIME             I2C_RISE_TIME</span></div><div class="line"><a name="l01704"></a><span class="lineno"><a class="line" href="group___h_a_l___i2_c___aliased___macros.html#ga194453c773974cabe77a235ee676da1b"> 1704</a></span>&#160;<span class="preprocessor">#define __HAL_I2C_SPEED_STANDARD        I2C_SPEED_STANDARD</span></div><div class="line"><a name="l01705"></a><span class="lineno"><a class="line" href="group___h_a_l___i2_c___aliased___macros.html#gaa98b823b6fa54cae5a441cb21fa99b38"> 1705</a></span>&#160;<span class="preprocessor">#define __HAL_I2C_SPEED_FAST            I2C_SPEED_FAST</span></div><div class="line"><a name="l01706"></a><span class="lineno"><a class="line" href="group___h_a_l___i2_c___aliased___macros.html#gac17a40be49ac267bfe753d3006f85596"> 1706</a></span>&#160;<span class="preprocessor">#define __HAL_I2C_SPEED                 I2C_SPEED</span></div><div class="line"><a name="l01707"></a><span class="lineno"><a class="line" href="group___h_a_l___i2_c___aliased___macros.html#gaedfa90bb490b4ad07c6f0d7e0255f70a"> 1707</a></span>&#160;<span class="preprocessor">#define __HAL_I2C_7BIT_ADD_WRITE        I2C_7BIT_ADD_WRITE</span></div><div class="line"><a name="l01708"></a><span class="lineno"><a class="line" href="group___h_a_l___i2_c___aliased___macros.html#gade14fc1431c1ff134f519b7affce1d67"> 1708</a></span>&#160;<span class="preprocessor">#define __HAL_I2C_7BIT_ADD_READ         I2C_7BIT_ADD_READ</span></div><div class="line"><a name="l01709"></a><span class="lineno"><a class="line" href="group___h_a_l___i2_c___aliased___macros.html#gada8050e1518bf7e92dc2f4dbf7a03ad2"> 1709</a></span>&#160;<span class="preprocessor">#define __HAL_I2C_10BIT_ADDRESS         I2C_10BIT_ADDRESS</span></div><div class="line"><a name="l01710"></a><span class="lineno"><a class="line" href="group___h_a_l___i2_c___aliased___macros.html#gac10ed08f8e6a57a8cac00fce7fe3fb00"> 1710</a></span>&#160;<span class="preprocessor">#define __HAL_I2C_10BIT_HEADER_WRITE    I2C_10BIT_HEADER_WRITE</span></div><div class="line"><a name="l01711"></a><span class="lineno"><a class="line" href="group___h_a_l___i2_c___aliased___macros.html#ga64663fb18b88675c915c2c79d11cd38f"> 1711</a></span>&#160;<span class="preprocessor">#define __HAL_I2C_10BIT_HEADER_READ     I2C_10BIT_HEADER_READ</span></div><div class="line"><a name="l01712"></a><span class="lineno"><a class="line" href="group___h_a_l___i2_c___aliased___macros.html#gac49e0a8165df628a4692ff73a92ae444"> 1712</a></span>&#160;<span class="preprocessor">#define __HAL_I2C_MEM_ADD_MSB           I2C_MEM_ADD_MSB</span></div><div class="line"><a name="l01713"></a><span class="lineno"><a class="line" href="group___h_a_l___i2_c___aliased___macros.html#ga52194913b0724379d50176a38d64ac2a"> 1713</a></span>&#160;<span class="preprocessor">#define __HAL_I2C_MEM_ADD_LSB           I2C_MEM_ADD_LSB</span></div><div class="line"><a name="l01714"></a><span class="lineno"><a class="line" href="group___h_a_l___i2_c___aliased___macros.html#gab6eef1876c1418c050cb724dc1f3a3bc"> 1714</a></span>&#160;<span class="preprocessor">#define __HAL_I2C_FREQRANGE             I2C_FREQRANGE</span></div><div class="line"><a name="l01715"></a><span class="lineno"> 1715</span>&#160;</div><div class="line"><a name="l01723"></a><span class="lineno"><a class="line" href="group___h_a_l___i2_s___aliased___macros.html#ga9d5823981e4ecfd83d532f4189a2c97e"> 1723</a></span>&#160;<span class="preprocessor">#define IS_I2S_INSTANCE                 IS_I2S_ALL_INSTANCE</span></div><div class="line"><a name="l01724"></a><span class="lineno"><a class="line" href="group___h_a_l___i2_s___aliased___macros.html#ga8d97dfabc9313d61306bf5bbd825be6b"> 1724</a></span>&#160;<span class="preprocessor">#define IS_I2S_INSTANCE_EXT             IS_I2S_ALL_INSTANCE_EXT</span></div><div class="line"><a name="l01725"></a><span class="lineno"> 1725</span>&#160;</div><div class="line"><a name="l01734"></a><span class="lineno"><a class="line" href="group___h_a_l___i_r_d_a___aliased___macros.html#gae107b46fa75a7f1f5eb0734cbb24e997"> 1734</a></span>&#160;<span class="preprocessor">#define __IRDA_DISABLE                  __HAL_IRDA_DISABLE</span></div><div class="line"><a name="l01735"></a><span class="lineno"><a class="line" href="group___h_a_l___i_r_d_a___aliased___macros.html#ga30e950fea9b8b878eb721ef488572f93"> 1735</a></span>&#160;<span class="preprocessor">#define __IRDA_ENABLE                   __HAL_IRDA_ENABLE</span></div><div class="line"><a name="l01736"></a><span class="lineno"> 1736</span>&#160;</div><div class="line"><a name="l01737"></a><span class="lineno"><a class="line" href="group___h_a_l___i_r_d_a___aliased___macros.html#ga914579d3d8a0ebefab093a54a60bdef4"> 1737</a></span>&#160;<span class="preprocessor">#define __HAL_IRDA_GETCLOCKSOURCE       IRDA_GETCLOCKSOURCE</span></div><div class="line"><a name="l01738"></a><span class="lineno"><a class="line" href="group___h_a_l___i_r_d_a___aliased___macros.html#ga5dfede2931b25ae470e8b9222cd7f276"> 1738</a></span>&#160;<span class="preprocessor">#define __HAL_IRDA_MASK_COMPUTATION     IRDA_MASK_COMPUTATION</span></div><div class="line"><a name="l01739"></a><span class="lineno"><a class="line" href="group___h_a_l___i_r_d_a___aliased___macros.html#ga91d8bac965400b5b1e0a9be356a9e477"> 1739</a></span>&#160;<span class="preprocessor">#define __IRDA_GETCLOCKSOURCE           IRDA_GETCLOCKSOURCE</span></div><div class="line"><a name="l01740"></a><span class="lineno"><a class="line" href="group___h_a_l___i_r_d_a___aliased___macros.html#gaf50dbfc5425aee78a33582322b187616"> 1740</a></span>&#160;<span class="preprocessor">#define __IRDA_MASK_COMPUTATION         IRDA_MASK_COMPUTATION</span></div><div class="line"><a name="l01741"></a><span class="lineno"> 1741</span>&#160;</div><div class="line"><a name="l01742"></a><span class="lineno"><a class="line" href="group___h_a_l___i_r_d_a___aliased___macros.html#ga152f6e8c07efa028364631d5eab0f9ed"> 1742</a></span>&#160;<span class="preprocessor">#define IS_IRDA_ONEBIT_SAMPLE           IS_IRDA_ONE_BIT_SAMPLE                  </span></div><div class="line"><a name="l01743"></a><span class="lineno"> 1743</span>&#160;</div><div class="line"><a name="l01744"></a><span class="lineno"> 1744</span>&#160;</div><div class="line"><a name="l01753"></a><span class="lineno"><a class="line" href="group___h_a_l___i_w_d_g___aliased___macros.html#ga6854cc0a200e2e37d927e76f643a8f6a"> 1753</a></span>&#160;<span class="preprocessor">#define __HAL_IWDG_ENABLE_WRITE_ACCESS  IWDG_ENABLE_WRITE_ACCESS</span></div><div class="line"><a name="l01754"></a><span class="lineno"><a class="line" href="group___h_a_l___i_w_d_g___aliased___macros.html#gaf3dfc0b4463f19c4ff31b02ae039861a"> 1754</a></span>&#160;<span class="preprocessor">#define __HAL_IWDG_DISABLE_WRITE_ACCESS IWDG_DISABLE_WRITE_ACCESS</span></div><div class="line"><a name="l01755"></a><span class="lineno"> 1755</span>&#160;</div><div class="line"><a name="l01764"></a><span class="lineno"><a class="line" href="group___h_a_l___l_p_t_i_m___aliased___macros.html#ga54c40dc398eda578b45917f7e4174179"> 1764</a></span>&#160;<span class="preprocessor">#define __HAL_LPTIM_ENABLE_INTERRUPT    __HAL_LPTIM_ENABLE_IT</span></div><div class="line"><a name="l01765"></a><span class="lineno"><a class="line" href="group___h_a_l___l_p_t_i_m___aliased___macros.html#gaa40619690da20c2f1a590227e61c65b4"> 1765</a></span>&#160;<span class="preprocessor">#define __HAL_LPTIM_DISABLE_INTERRUPT   __HAL_LPTIM_DISABLE_IT</span></div><div class="line"><a name="l01766"></a><span class="lineno"><a class="line" href="group___h_a_l___l_p_t_i_m___aliased___macros.html#ga474f9ecb866e27708fe97496fd57ecaa"> 1766</a></span>&#160;<span class="preprocessor">#define __HAL_LPTIM_GET_ITSTATUS        __HAL_LPTIM_GET_IT_SOURCE</span></div><div class="line"><a name="l01767"></a><span class="lineno"> 1767</span>&#160;</div><div class="line"><a name="l01776"></a><span class="lineno"><a class="line" href="group___h_a_l___o_p_a_m_p___aliased___macros.html#ga718b230e8a238b0e5de1a23055ebcfe9"> 1776</a></span>&#160;<span class="preprocessor">#define __OPAMP_CSR_OPAXPD                OPAMP_CSR_OPAXPD</span></div><div class="line"><a name="l01777"></a><span class="lineno"><a class="line" href="group___h_a_l___o_p_a_m_p___aliased___macros.html#ga03dc06c2d84b2dda47d894897ff92eeb"> 1777</a></span>&#160;<span class="preprocessor">#define __OPAMP_CSR_S3SELX                OPAMP_CSR_S3SELX</span></div><div class="line"><a name="l01778"></a><span class="lineno"><a class="line" href="group___h_a_l___o_p_a_m_p___aliased___macros.html#gaad8ed366f8e8a3c3db8525d5d960a934"> 1778</a></span>&#160;<span class="preprocessor">#define __OPAMP_CSR_S4SELX                OPAMP_CSR_S4SELX</span></div><div class="line"><a name="l01779"></a><span class="lineno"><a class="line" href="group___h_a_l___o_p_a_m_p___aliased___macros.html#ga1e45efa042b54fcd97e76a96d36324ae"> 1779</a></span>&#160;<span class="preprocessor">#define __OPAMP_CSR_S5SELX                OPAMP_CSR_S5SELX</span></div><div class="line"><a name="l01780"></a><span class="lineno"><a class="line" href="group___h_a_l___o_p_a_m_p___aliased___macros.html#gae692a184865ac585c51facbb18dc03cb"> 1780</a></span>&#160;<span class="preprocessor">#define __OPAMP_CSR_S6SELX                OPAMP_CSR_S6SELX</span></div><div class="line"><a name="l01781"></a><span class="lineno"><a class="line" href="group___h_a_l___o_p_a_m_p___aliased___macros.html#ga476dfa7349959c398e971c4e96e656ad"> 1781</a></span>&#160;<span class="preprocessor">#define __OPAMP_CSR_OPAXCAL_L             OPAMP_CSR_OPAXCAL_L</span></div><div class="line"><a name="l01782"></a><span class="lineno"><a class="line" href="group___h_a_l___o_p_a_m_p___aliased___macros.html#ga0fec50091b520af8698fddad86932f0d"> 1782</a></span>&#160;<span class="preprocessor">#define __OPAMP_CSR_OPAXCAL_H             OPAMP_CSR_OPAXCAL_H</span></div><div class="line"><a name="l01783"></a><span class="lineno"><a class="line" href="group___h_a_l___o_p_a_m_p___aliased___macros.html#gad32527d90ee52b1a01ca9d4708d49546"> 1783</a></span>&#160;<span class="preprocessor">#define __OPAMP_CSR_OPAXLPM               OPAMP_CSR_OPAXLPM</span></div><div class="line"><a name="l01784"></a><span class="lineno"><a class="line" href="group___h_a_l___o_p_a_m_p___aliased___macros.html#ga8baa137838166f683fe84ba887fbaae2"> 1784</a></span>&#160;<span class="preprocessor">#define __OPAMP_CSR_ALL_SWITCHES          OPAMP_CSR_ALL_SWITCHES</span></div><div class="line"><a name="l01785"></a><span class="lineno"><a class="line" href="group___h_a_l___o_p_a_m_p___aliased___macros.html#ga7eabece68a39d88bbd36c17dda9da7dc"> 1785</a></span>&#160;<span class="preprocessor">#define __OPAMP_CSR_ANAWSELX              OPAMP_CSR_ANAWSELX</span></div><div class="line"><a name="l01786"></a><span class="lineno"><a class="line" href="group___h_a_l___o_p_a_m_p___aliased___macros.html#ga07a3019c291d8ee540821dec9c5a2bd0"> 1786</a></span>&#160;<span class="preprocessor">#define __OPAMP_CSR_OPAXCALOUT            OPAMP_CSR_OPAXCALOUT</span></div><div class="line"><a name="l01787"></a><span class="lineno"><a class="line" href="group___h_a_l___o_p_a_m_p___aliased___macros.html#ga45a1e3e121f1289a77b4f43b91d050aa"> 1787</a></span>&#160;<span class="preprocessor">#define __OPAMP_OFFSET_TRIM_BITSPOSITION  OPAMP_OFFSET_TRIM_BITSPOSITION</span></div><div class="line"><a name="l01788"></a><span class="lineno"><a class="line" href="group___h_a_l___o_p_a_m_p___aliased___macros.html#ga1b8216e44e3f38a0c394d4451fae1255"> 1788</a></span>&#160;<span class="preprocessor">#define __OPAMP_OFFSET_TRIM_SET           OPAMP_OFFSET_TRIM_SET</span></div><div class="line"><a name="l01789"></a><span class="lineno"> 1789</span>&#160;</div><div class="line"><a name="l01798"></a><span class="lineno"><a class="line" href="group___h_a_l___p_w_r___aliased___macros.html#ga753ef2626ac883dbe32f14a481868ed7"> 1798</a></span>&#160;<span class="preprocessor">#define __HAL_PVD_EVENT_DISABLE                                  __HAL_PWR_PVD_EXTI_DISABLE_EVENT</span></div><div class="line"><a name="l01799"></a><span class="lineno"><a class="line" href="group___h_a_l___p_w_r___aliased___macros.html#ga3f1c9ea32a96a6caec349640558a7122"> 1799</a></span>&#160;<span class="preprocessor">#define __HAL_PVD_EVENT_ENABLE                                   __HAL_PWR_PVD_EXTI_ENABLE_EVENT</span></div><div class="line"><a name="l01800"></a><span class="lineno"><a class="line" href="group___h_a_l___p_w_r___aliased___macros.html#gab68d377995410ab715753e6cc821ac9b"> 1800</a></span>&#160;<span class="preprocessor">#define __HAL_PVD_EXTI_FALLINGTRIGGER_DISABLE                    __HAL_PWR_PVD_EXTI_DISABLE_FALLING_EDGE</span></div><div class="line"><a name="l01801"></a><span class="lineno"><a class="line" href="group___h_a_l___p_w_r___aliased___macros.html#ga9f11243b14ca71ec43c78a894fdc14a2"> 1801</a></span>&#160;<span class="preprocessor">#define __HAL_PVD_EXTI_FALLINGTRIGGER_ENABLE                     __HAL_PWR_PVD_EXTI_ENABLE_FALLING_EDGE</span></div><div class="line"><a name="l01802"></a><span class="lineno"><a class="line" href="group___h_a_l___p_w_r___aliased___macros.html#gae3b63df648b371b5957ecdcb408cb402"> 1802</a></span>&#160;<span class="preprocessor">#define __HAL_PVD_EXTI_RISINGTRIGGER_DISABLE                     __HAL_PWR_PVD_EXTI_DISABLE_RISING_EDGE</span></div><div class="line"><a name="l01803"></a><span class="lineno"><a class="line" href="group___h_a_l___p_w_r___aliased___macros.html#ga1608e4dfa0c4c753ab68e38a40cea4ab"> 1803</a></span>&#160;<span class="preprocessor">#define __HAL_PVD_EXTI_RISINGTRIGGER_ENABLE                      __HAL_PWR_PVD_EXTI_ENABLE_RISING_EDGE</span></div><div class="line"><a name="l01804"></a><span class="lineno"><a class="line" href="group___h_a_l___p_w_r___aliased___macros.html#gab12d231c421f03366b7836a06aa1f56f"> 1804</a></span>&#160;<span class="preprocessor">#define __HAL_PVM_EVENT_DISABLE                                  __HAL_PWR_PVM_EVENT_DISABLE</span></div><div class="line"><a name="l01805"></a><span class="lineno"><a class="line" href="group___h_a_l___p_w_r___aliased___macros.html#ga304cbc4a6e794a90f9af92c037036a03"> 1805</a></span>&#160;<span class="preprocessor">#define __HAL_PVM_EVENT_ENABLE                                   __HAL_PWR_PVM_EVENT_ENABLE</span></div><div class="line"><a name="l01806"></a><span class="lineno"><a class="line" href="group___h_a_l___p_w_r___aliased___macros.html#gae4335ce98bf55ece8ba9b5cbb2c196f4"> 1806</a></span>&#160;<span class="preprocessor">#define __HAL_PVM_EXTI_FALLINGTRIGGER_DISABLE                    __HAL_PWR_PVM_EXTI_FALLINGTRIGGER_DISABLE</span></div><div class="line"><a name="l01807"></a><span class="lineno"><a class="line" href="group___h_a_l___p_w_r___aliased___macros.html#gaccadba375e65b5f60069a416f7c55024"> 1807</a></span>&#160;<span class="preprocessor">#define __HAL_PVM_EXTI_FALLINGTRIGGER_ENABLE                     __HAL_PWR_PVM_EXTI_FALLINGTRIGGER_ENABLE</span></div><div class="line"><a name="l01808"></a><span class="lineno"><a class="line" href="group___h_a_l___p_w_r___aliased___macros.html#gae9adfcfaa1b854813eb292c1a98eb115"> 1808</a></span>&#160;<span class="preprocessor">#define __HAL_PVM_EXTI_RISINGTRIGGER_DISABLE                     __HAL_PWR_PVM_EXTI_RISINGTRIGGER_DISABLE</span></div><div class="line"><a name="l01809"></a><span class="lineno"><a class="line" href="group___h_a_l___p_w_r___aliased___macros.html#ga1c9b5b08f0208e76f261cc82b1d47215"> 1809</a></span>&#160;<span class="preprocessor">#define __HAL_PVM_EXTI_RISINGTRIGGER_ENABLE                      __HAL_PWR_PVM_EXTI_RISINGTRIGGER_ENABLE</span></div><div class="line"><a name="l01810"></a><span class="lineno"><a class="line" href="group___h_a_l___p_w_r___aliased___macros.html#ga08dae9cbb242393b15d2fbaa793676b5"> 1810</a></span>&#160;<span class="preprocessor">#define __HAL_PWR_INTERNALWAKEUP_DISABLE                         HAL_PWREx_DisableInternalWakeUpLine</span></div><div class="line"><a name="l01811"></a><span class="lineno"><a class="line" href="group___h_a_l___p_w_r___aliased___macros.html#ga94aa4eb5a81a531ebca4773d808295b7"> 1811</a></span>&#160;<span class="preprocessor">#define __HAL_PWR_INTERNALWAKEUP_ENABLE                          HAL_PWREx_EnableInternalWakeUpLine</span></div><div class="line"><a name="l01812"></a><span class="lineno"><a class="line" href="group___h_a_l___p_w_r___aliased___macros.html#ga3ef24ab1c151291ee063911a00244e8d"> 1812</a></span>&#160;<span class="preprocessor">#define __HAL_PWR_PULL_UP_DOWN_CONFIG_DISABLE                    HAL_PWREx_DisablePullUpPullDownConfig</span></div><div class="line"><a name="l01813"></a><span class="lineno"><a class="line" href="group___h_a_l___p_w_r___aliased___macros.html#gadb15c53f7c44954ed13114d2a06310f8"> 1813</a></span>&#160;<span class="preprocessor">#define __HAL_PWR_PULL_UP_DOWN_CONFIG_ENABLE                     HAL_PWREx_EnablePullUpPullDownConfig</span></div><div class="line"><a name="l01814"></a><span class="lineno"><a class="line" href="group___h_a_l___p_w_r___aliased___macros.html#ga288b776e260c65b683ae05a335f5826b"> 1814</a></span>&#160;<span class="preprocessor">#define __HAL_PWR_PVD_EXTI_CLEAR_EGDE_TRIGGER()                  do { __HAL_PWR_PVD_EXTI_DISABLE_RISING_EDGE();__HAL_PWR_PVD_EXTI_DISABLE_FALLING_EDGE(); } while(0)</span></div><div class="line"><a name="l01815"></a><span class="lineno"><a class="line" href="group___h_a_l___p_w_r___aliased___macros.html#ga42775d277d6bc8441d6e03a90a133f0b"> 1815</a></span>&#160;<span class="preprocessor">#define __HAL_PWR_PVD_EXTI_EVENT_DISABLE                         __HAL_PWR_PVD_EXTI_DISABLE_EVENT</span></div><div class="line"><a name="l01816"></a><span class="lineno"><a class="line" href="group___h_a_l___p_w_r___aliased___macros.html#ga86b9e24e897c84a1441dc92c88435c00"> 1816</a></span>&#160;<span class="preprocessor">#define __HAL_PWR_PVD_EXTI_EVENT_ENABLE                          __HAL_PWR_PVD_EXTI_ENABLE_EVENT</span></div><div class="line"><a name="l01817"></a><span class="lineno"><a class="line" href="group___h_a_l___p_w_r___aliased___macros.html#gaeccf45c0c61b98bd212bd7cf905c65fd"> 1817</a></span>&#160;<span class="preprocessor">#define __HAL_PWR_PVD_EXTI_FALLINGTRIGGER_DISABLE                __HAL_PWR_PVD_EXTI_DISABLE_FALLING_EDGE</span></div><div class="line"><a name="l01818"></a><span class="lineno"><a class="line" href="group___h_a_l___p_w_r___aliased___macros.html#ga03036e3fb46ad3933576789d7d7290e5"> 1818</a></span>&#160;<span class="preprocessor">#define __HAL_PWR_PVD_EXTI_FALLINGTRIGGER_ENABLE                 __HAL_PWR_PVD_EXTI_ENABLE_FALLING_EDGE</span></div><div class="line"><a name="l01819"></a><span class="lineno"><a class="line" href="group___h_a_l___p_w_r___aliased___macros.html#gadc23ac66f1b8c429fe2bf6727220cfea"> 1819</a></span>&#160;<span class="preprocessor">#define __HAL_PWR_PVD_EXTI_RISINGTRIGGER_DISABLE                 __HAL_PWR_PVD_EXTI_DISABLE_RISING_EDGE</span></div><div class="line"><a name="l01820"></a><span class="lineno"><a class="line" href="group___h_a_l___p_w_r___aliased___macros.html#ga90e56e3a788760b51a22ffbbf52bb977"> 1820</a></span>&#160;<span class="preprocessor">#define __HAL_PWR_PVD_EXTI_RISINGTRIGGER_ENABLE                  __HAL_PWR_PVD_EXTI_ENABLE_RISING_EDGE</span></div><div class="line"><a name="l01821"></a><span class="lineno"><a class="line" href="group___h_a_l___p_w_r___aliased___macros.html#ga14336c482ff10c368ab9b7bbf1873894"> 1821</a></span>&#160;<span class="preprocessor">#define __HAL_PWR_PVD_EXTI_SET_FALLING_EGDE_TRIGGER              __HAL_PWR_PVD_EXTI_ENABLE_FALLING_EDGE</span></div><div class="line"><a name="l01822"></a><span class="lineno"><a class="line" href="group___h_a_l___p_w_r___aliased___macros.html#ga2f1057dd8cf95ab4a33a3dbe5314a5a2"> 1822</a></span>&#160;<span class="preprocessor">#define __HAL_PWR_PVD_EXTI_SET_RISING_EDGE_TRIGGER               __HAL_PWR_PVD_EXTI_ENABLE_RISING_EDGE</span></div><div class="line"><a name="l01823"></a><span class="lineno"><a class="line" href="group___h_a_l___p_w_r___aliased___macros.html#gaec66f2306538bb9002387ceafeb38462"> 1823</a></span>&#160;<span class="preprocessor">#define __HAL_PWR_PVM_DISABLE()                                  do { HAL_PWREx_DisablePVM1();HAL_PWREx_DisablePVM2();HAL_PWREx_DisablePVM3();HAL_PWREx_DisablePVM4(); } while(0)</span></div><div class="line"><a name="l01824"></a><span class="lineno"><a class="line" href="group___h_a_l___p_w_r___aliased___macros.html#ga48b28ca62d86e12f33848cbb20ea16dc"> 1824</a></span>&#160;<span class="preprocessor">#define __HAL_PWR_PVM_ENABLE()                                   do { HAL_PWREx_EnablePVM1();HAL_PWREx_EnablePVM2();HAL_PWREx_EnablePVM3();HAL_PWREx_EnablePVM4(); } while(0)</span></div><div class="line"><a name="l01825"></a><span class="lineno"><a class="line" href="group___h_a_l___p_w_r___aliased___macros.html#ga3cd8ad30e5e9e533d0a60fecfc541f03"> 1825</a></span>&#160;<span class="preprocessor">#define __HAL_PWR_SRAM2CONTENT_PRESERVE_DISABLE                  HAL_PWREx_DisableSRAM2ContentRetention</span></div><div class="line"><a name="l01826"></a><span class="lineno"><a class="line" href="group___h_a_l___p_w_r___aliased___macros.html#ga6e94fe92e8c944021c1a82cc9ab4b977"> 1826</a></span>&#160;<span class="preprocessor">#define __HAL_PWR_SRAM2CONTENT_PRESERVE_ENABLE                   HAL_PWREx_EnableSRAM2ContentRetention</span></div><div class="line"><a name="l01827"></a><span class="lineno"><a class="line" href="group___h_a_l___p_w_r___aliased___macros.html#ga61f85ad4cd0958d67c8cf027a1b67da5"> 1827</a></span>&#160;<span class="preprocessor">#define __HAL_PWR_VDDIO2_DISABLE                                 HAL_PWREx_DisableVddIO2</span></div><div class="line"><a name="l01828"></a><span class="lineno"><a class="line" href="group___h_a_l___p_w_r___aliased___macros.html#ga0dabc2d8d35163d52c02fcbd04fd14a6"> 1828</a></span>&#160;<span class="preprocessor">#define __HAL_PWR_VDDIO2_ENABLE                                  HAL_PWREx_EnableVddIO2</span></div><div class="line"><a name="l01829"></a><span class="lineno"><a class="line" href="group___h_a_l___p_w_r___aliased___macros.html#ga93b3f07014857ba319c24a7e3e8b7ed0"> 1829</a></span>&#160;<span class="preprocessor">#define __HAL_PWR_VDDIO2_EXTI_CLEAR_EGDE_TRIGGER                 __HAL_PWR_VDDIO2_EXTI_DISABLE_FALLING_EDGE</span></div><div class="line"><a name="l01830"></a><span class="lineno"><a class="line" href="group___h_a_l___p_w_r___aliased___macros.html#gab5cb9dc5b115d7af7a361bf073af54b4"> 1830</a></span>&#160;<span class="preprocessor">#define __HAL_PWR_VDDIO2_EXTI_SET_FALLING_EGDE_TRIGGER           __HAL_PWR_VDDIO2_EXTI_ENABLE_FALLING_EDGE</span></div><div class="line"><a name="l01831"></a><span class="lineno"><a class="line" href="group___h_a_l___p_w_r___aliased___macros.html#ga203b7ebde33c1eb9c99f0ac45fa521e7"> 1831</a></span>&#160;<span class="preprocessor">#define __HAL_PWR_VDDUSB_DISABLE                                 HAL_PWREx_DisableVddUSB</span></div><div class="line"><a name="l01832"></a><span class="lineno"><a class="line" href="group___h_a_l___p_w_r___aliased___macros.html#ga56a0796742be5992269988f4509011fe"> 1832</a></span>&#160;<span class="preprocessor">#define __HAL_PWR_VDDUSB_ENABLE                                  HAL_PWREx_EnableVddUSB</span></div><div class="line"><a name="l01833"></a><span class="lineno"> 1833</span>&#160;</div><div class="line"><a name="l01834"></a><span class="lineno"> 1834</span>&#160;<span class="preprocessor">#if defined (STM32F4)</span></div><div class="line"><a name="l01835"></a><span class="lineno"> 1835</span>&#160;<span class="preprocessor">#define __HAL_PVD_EXTI_ENABLE_IT(PWR_EXTI_LINE_PVD)         __HAL_PWR_PVD_EXTI_ENABLE_IT()</span></div><div class="line"><a name="l01836"></a><span class="lineno"> 1836</span>&#160;<span class="preprocessor">#define __HAL_PVD_EXTI_DISABLE_IT(PWR_EXTI_LINE_PVD)        __HAL_PWR_PVD_EXTI_DISABLE_IT()</span></div><div class="line"><a name="l01837"></a><span class="lineno"> 1837</span>&#160;<span class="preprocessor">#define __HAL_PVD_EXTI_GET_FLAG(PWR_EXTI_LINE_PVD)          __HAL_PWR_PVD_EXTI_GET_FLAG()   </span></div><div class="line"><a name="l01838"></a><span class="lineno"> 1838</span>&#160;<span class="preprocessor">#define __HAL_PVD_EXTI_CLEAR_FLAG(PWR_EXTI_LINE_PVD)        __HAL_PWR_PVD_EXTI_CLEAR_FLAG()</span></div><div class="line"><a name="l01839"></a><span class="lineno"> 1839</span>&#160;<span class="preprocessor">#define __HAL_PVD_EXTI_GENERATE_SWIT(PWR_EXTI_LINE_PVD)     __HAL_PWR_PVD_EXTI_GENERATE_SWIT()</span></div><div class="line"><a name="l01840"></a><span class="lineno"> 1840</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l01841"></a><span class="lineno"><a class="line" href="group___h_a_l___p_w_r___aliased___macros.html#ga534279f1d4354f4372991fe757acad7c"> 1841</a></span>&#160;<span class="preprocessor">#define __HAL_PVD_EXTI_CLEAR_FLAG                                __HAL_PWR_PVD_EXTI_CLEAR_FLAG</span></div><div class="line"><a name="l01842"></a><span class="lineno"><a class="line" href="group___h_a_l___p_w_r___aliased___macros.html#gaaeb62592dbf02f8aa76ac2941090e0ed"> 1842</a></span>&#160;<span class="preprocessor">#define __HAL_PVD_EXTI_DISABLE_IT                                __HAL_PWR_PVD_EXTI_DISABLE_IT</span></div><div class="line"><a name="l01843"></a><span class="lineno"><a class="line" href="group___h_a_l___p_w_r___aliased___macros.html#ga3259ab94dbb26432e4139917a4e04411"> 1843</a></span>&#160;<span class="preprocessor">#define __HAL_PVD_EXTI_ENABLE_IT                                 __HAL_PWR_PVD_EXTI_ENABLE_IT</span></div><div class="line"><a name="l01844"></a><span class="lineno"><a class="line" href="group___h_a_l___p_w_r___aliased___macros.html#gaf9d584e87f1888f0c39976613208a81e"> 1844</a></span>&#160;<span class="preprocessor">#define __HAL_PVD_EXTI_GENERATE_SWIT                             __HAL_PWR_PVD_EXTI_GENERATE_SWIT</span></div><div class="line"><a name="l01845"></a><span class="lineno"><a class="line" href="group___h_a_l___p_w_r___aliased___macros.html#ga1d5be8243a9659943e0b861d2d5ce923"> 1845</a></span>&#160;<span class="preprocessor">#define __HAL_PVD_EXTI_GET_FLAG                                  __HAL_PWR_PVD_EXTI_GET_FLAG </span></div><div class="line"><a name="l01846"></a><span class="lineno"> 1846</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F4 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01847"></a><span class="lineno"> 1847</span>&#160;</div><div class="line"><a name="l01856"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga8345b485e0da9e4ec2a8200542a7be51"> 1856</a></span>&#160;<span class="preprocessor">#define RCC_StopWakeUpClock_MSI     RCC_STOP_WAKEUPCLOCK_MSI</span></div><div class="line"><a name="l01857"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga5dacddfb5b03063cbee8f75e992cea2d"> 1857</a></span>&#160;<span class="preprocessor">#define RCC_StopWakeUpClock_HSI     RCC_STOP_WAKEUPCLOCK_HSI</span></div><div class="line"><a name="l01858"></a><span class="lineno"> 1858</span>&#160;</div><div class="line"><a name="l01859"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gaf922427772f235d505406232d98de18c"> 1859</a></span>&#160;<span class="preprocessor">#define HAL_RCC_CCSCallback HAL_RCC_CSSCallback</span></div><div class="line"><a name="l01860"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gac6eb1ec87a15e51601d0957fdf17e870"> 1860</a></span>&#160;<span class="preprocessor">#define HAL_RC48_EnableBuffer_Cmd(cmd) (((cmd)==ENABLE) ? HAL_RCCEx_EnableHSI48_VREFINT() : HAL_RCCEx_DisableHSI48_VREFINT())</span></div><div class="line"><a name="l01861"></a><span class="lineno"> 1861</span>&#160;</div><div class="line"><a name="l01862"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga0b7b1fa138a7e4d601466f5b427579cd"> 1862</a></span>&#160;<span class="preprocessor">#define __ADC_CLK_DISABLE          __HAL_RCC_ADC_CLK_DISABLE</span></div><div class="line"><a name="l01863"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga3c9e07dfc357910bdd8241d83e1ab404"> 1863</a></span>&#160;<span class="preprocessor">#define __ADC_CLK_ENABLE           __HAL_RCC_ADC_CLK_ENABLE</span></div><div class="line"><a name="l01864"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gaea979d2b065299f4699d49fbf7dc1162"> 1864</a></span>&#160;<span class="preprocessor">#define __ADC_CLK_SLEEP_DISABLE    __HAL_RCC_ADC_CLK_SLEEP_DISABLE</span></div><div class="line"><a name="l01865"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gac919ab7c7218c3d5be119a7a66727cf8"> 1865</a></span>&#160;<span class="preprocessor">#define __ADC_CLK_SLEEP_ENABLE     __HAL_RCC_ADC_CLK_SLEEP_ENABLE</span></div><div class="line"><a name="l01866"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gac2ca60c797339b8fb2407e1cd19268b7"> 1866</a></span>&#160;<span class="preprocessor">#define __ADC_FORCE_RESET          __HAL_RCC_ADC_FORCE_RESET</span></div><div class="line"><a name="l01867"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga2d1f1b26b6536e9c64d5aadc3477166b"> 1867</a></span>&#160;<span class="preprocessor">#define __ADC_RELEASE_RESET        __HAL_RCC_ADC_RELEASE_RESET</span></div><div class="line"><a name="l01868"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga6506d98e0a44a0fd83fc893acdea24b6"> 1868</a></span>&#160;<span class="preprocessor">#define __ADC1_CLK_DISABLE         __HAL_RCC_ADC1_CLK_DISABLE</span></div><div class="line"><a name="l01869"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga9a9d5243d8f3d6747cfbb026fdf2e0b7"> 1869</a></span>&#160;<span class="preprocessor">#define __ADC1_CLK_ENABLE          __HAL_RCC_ADC1_CLK_ENABLE</span></div><div class="line"><a name="l01870"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga74c96fb6dcb3e5ac23637040874f742a"> 1870</a></span>&#160;<span class="preprocessor">#define __ADC1_FORCE_RESET         __HAL_RCC_ADC1_FORCE_RESET</span></div><div class="line"><a name="l01871"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga58dc5da806adc545da8e62b986f6c4f4"> 1871</a></span>&#160;<span class="preprocessor">#define __ADC1_RELEASE_RESET       __HAL_RCC_ADC1_RELEASE_RESET</span></div><div class="line"><a name="l01872"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga9ce0348811aae0a082ef462e050bdbfa"> 1872</a></span>&#160;<span class="preprocessor">#define __ADC1_CLK_SLEEP_ENABLE    __HAL_RCC_ADC1_CLK_SLEEP_ENABLE  </span></div><div class="line"><a name="l01873"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gab6f5f7285730b9e581578c27eb407246"> 1873</a></span>&#160;<span class="preprocessor">#define __ADC1_CLK_SLEEP_DISABLE   __HAL_RCC_ADC1_CLK_SLEEP_DISABLE  </span></div><div class="line"><a name="l01874"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gae27221f87c3db8c7e520cd404e530a49"> 1874</a></span>&#160;<span class="preprocessor">#define __ADC2_CLK_DISABLE         __HAL_RCC_ADC2_CLK_DISABLE</span></div><div class="line"><a name="l01875"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga926fc527f079e5e0b3c57b899d32188c"> 1875</a></span>&#160;<span class="preprocessor">#define __ADC2_CLK_ENABLE          __HAL_RCC_ADC2_CLK_ENABLE</span></div><div class="line"><a name="l01876"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga8fff7cb98695cd6db61d658e07b3f7a0"> 1876</a></span>&#160;<span class="preprocessor">#define __ADC2_FORCE_RESET __HAL_RCC_ADC2_FORCE_RESET</span></div><div class="line"><a name="l01877"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga950dedd481bcb1024279b78abc7f80d9"> 1877</a></span>&#160;<span class="preprocessor">#define __ADC2_RELEASE_RESET __HAL_RCC_ADC2_RELEASE_RESET</span></div><div class="line"><a name="l01878"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga05c6b7d579c500a86114a5e70421e154"> 1878</a></span>&#160;<span class="preprocessor">#define __ADC3_CLK_DISABLE __HAL_RCC_ADC3_CLK_DISABLE</span></div><div class="line"><a name="l01879"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga96ef8d5f9623cc70e65c86d0806e3e86"> 1879</a></span>&#160;<span class="preprocessor">#define __ADC3_CLK_ENABLE __HAL_RCC_ADC3_CLK_ENABLE</span></div><div class="line"><a name="l01880"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gad312edcb949947577c55a2d45a9518ac"> 1880</a></span>&#160;<span class="preprocessor">#define __ADC3_FORCE_RESET __HAL_RCC_ADC3_FORCE_RESET</span></div><div class="line"><a name="l01881"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga7a8f6b458fbba95a8649e1989b58eaf5"> 1881</a></span>&#160;<span class="preprocessor">#define __ADC3_RELEASE_RESET __HAL_RCC_ADC3_RELEASE_RESET</span></div><div class="line"><a name="l01882"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gafed074f52db05d4c07cf496232bb3153"> 1882</a></span>&#160;<span class="preprocessor">#define __AES_CLK_DISABLE __HAL_RCC_AES_CLK_DISABLE</span></div><div class="line"><a name="l01883"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga0c5aad08bba28d384dc7e1181fee6b67"> 1883</a></span>&#160;<span class="preprocessor">#define __AES_CLK_ENABLE __HAL_RCC_AES_CLK_ENABLE</span></div><div class="line"><a name="l01884"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga709b3ad783f3e2b16fe5f07cf5cd9ad9"> 1884</a></span>&#160;<span class="preprocessor">#define __AES_CLK_SLEEP_DISABLE __HAL_RCC_AES_CLK_SLEEP_DISABLE</span></div><div class="line"><a name="l01885"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gab14654c7c6b702e39853f88b35228b3d"> 1885</a></span>&#160;<span class="preprocessor">#define __AES_CLK_SLEEP_ENABLE __HAL_RCC_AES_CLK_SLEEP_ENABLE</span></div><div class="line"><a name="l01886"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga1f40700201086bcf1ec079634db1a5e4"> 1886</a></span>&#160;<span class="preprocessor">#define __AES_FORCE_RESET __HAL_RCC_AES_FORCE_RESET</span></div><div class="line"><a name="l01887"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga223935e6b265768f91c37310d4f56205"> 1887</a></span>&#160;<span class="preprocessor">#define __AES_RELEASE_RESET __HAL_RCC_AES_RELEASE_RESET</span></div><div class="line"><a name="l01888"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga639e05198e1aa4cf5e2f811cfd5478a9"> 1888</a></span>&#160;<span class="preprocessor">#define __CRYP_CLK_SLEEP_ENABLE      __HAL_RCC_CRYP_CLK_SLEEP_ENABLE</span></div><div class="line"><a name="l01889"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gac488d20c2d3434a03757a62b47688854"> 1889</a></span>&#160;<span class="preprocessor">#define __CRYP_CLK_SLEEP_DISABLE  __HAL_RCC_CRYP_CLK_SLEEP_DISABLE</span></div><div class="line"><a name="l01890"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga044bf8666afaa469662c187c65807fd9"> 1890</a></span>&#160;<span class="preprocessor">#define __CRYP_CLK_ENABLE  __HAL_RCC_CRYP_CLK_ENABLE</span></div><div class="line"><a name="l01891"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gaab68329f44bc446bbfa67aa7328f28d5"> 1891</a></span>&#160;<span class="preprocessor">#define __CRYP_CLK_DISABLE  __HAL_RCC_CRYP_CLK_DISABLE</span></div><div class="line"><a name="l01892"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga01c73ed1328524317b1a87b0c65a8b8a"> 1892</a></span>&#160;<span class="preprocessor">#define __CRYP_FORCE_RESET       __HAL_RCC_CRYP_FORCE_RESET</span></div><div class="line"><a name="l01893"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga0bfbfb4f9ecc493c450fb949d53c304d"> 1893</a></span>&#160;<span class="preprocessor">#define __CRYP_RELEASE_RESET  __HAL_RCC_CRYP_RELEASE_RESET</span></div><div class="line"><a name="l01894"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga35e6ac63d013180c4eb9505f3d2b6bc0"> 1894</a></span>&#160;<span class="preprocessor">#define __AFIO_CLK_DISABLE __HAL_RCC_AFIO_CLK_DISABLE</span></div><div class="line"><a name="l01895"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gaf4c3e6fd0199c64f366becccf3e7a3ed"> 1895</a></span>&#160;<span class="preprocessor">#define __AFIO_CLK_ENABLE __HAL_RCC_AFIO_CLK_ENABLE</span></div><div class="line"><a name="l01896"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga841e59e167589985ea9819b41bbf6bf3"> 1896</a></span>&#160;<span class="preprocessor">#define __AFIO_FORCE_RESET __HAL_RCC_AFIO_FORCE_RESET</span></div><div class="line"><a name="l01897"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gaadb5113bd9b830d9b8db0fa5764b23af"> 1897</a></span>&#160;<span class="preprocessor">#define __AFIO_RELEASE_RESET __HAL_RCC_AFIO_RELEASE_RESET</span></div><div class="line"><a name="l01898"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga1cc42f2b9cb1a6c13f6d2453f8fd6451"> 1898</a></span>&#160;<span class="preprocessor">#define __AHB_FORCE_RESET __HAL_RCC_AHB_FORCE_RESET</span></div><div class="line"><a name="l01899"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gafd2237a0d990dfe8f203436c0e0315ee"> 1899</a></span>&#160;<span class="preprocessor">#define __AHB_RELEASE_RESET __HAL_RCC_AHB_RELEASE_RESET</span></div><div class="line"><a name="l01900"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga254ce7a1ec636007ff532aca4f2d7b30"> 1900</a></span>&#160;<span class="preprocessor">#define __AHB1_FORCE_RESET __HAL_RCC_AHB1_FORCE_RESET</span></div><div class="line"><a name="l01901"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga86aa3cb593141469e24fb5d133413484"> 1901</a></span>&#160;<span class="preprocessor">#define __AHB1_RELEASE_RESET __HAL_RCC_AHB1_RELEASE_RESET</span></div><div class="line"><a name="l01902"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gabf07e4804f7486e35e0f0054675fab77"> 1902</a></span>&#160;<span class="preprocessor">#define __AHB2_FORCE_RESET __HAL_RCC_AHB2_FORCE_RESET</span></div><div class="line"><a name="l01903"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga9757b88e34916ad449503457d065b844"> 1903</a></span>&#160;<span class="preprocessor">#define __AHB2_RELEASE_RESET __HAL_RCC_AHB2_RELEASE_RESET</span></div><div class="line"><a name="l01904"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga967e453f7a2dc917a2f43041bc3530bc"> 1904</a></span>&#160;<span class="preprocessor">#define __AHB3_FORCE_RESET __HAL_RCC_AHB3_FORCE_RESET</span></div><div class="line"><a name="l01905"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gacf2ccc00726b7722836cddb8f42db97c"> 1905</a></span>&#160;<span class="preprocessor">#define __AHB3_RELEASE_RESET __HAL_RCC_AHB3_RELEASE_RESET</span></div><div class="line"><a name="l01906"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gad52dd8358580ee80c5d66fb0ae3208fa"> 1906</a></span>&#160;<span class="preprocessor">#define __APB1_FORCE_RESET __HAL_RCC_APB1_FORCE_RESET</span></div><div class="line"><a name="l01907"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga497e83304224dd4740b388fe296beaf0"> 1907</a></span>&#160;<span class="preprocessor">#define __APB1_RELEASE_RESET __HAL_RCC_APB1_RELEASE_RESET</span></div><div class="line"><a name="l01908"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga92a0e6fcc37827864d686e5d023d8472"> 1908</a></span>&#160;<span class="preprocessor">#define __APB2_FORCE_RESET __HAL_RCC_APB2_FORCE_RESET</span></div><div class="line"><a name="l01909"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga68340225a9f3449d73f454972cf01726"> 1909</a></span>&#160;<span class="preprocessor">#define __APB2_RELEASE_RESET __HAL_RCC_APB2_RELEASE_RESET</span></div><div class="line"><a name="l01910"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga266ad5c1a161c961123d8f3d6db2fc69"> 1910</a></span>&#160;<span class="preprocessor">#define __BKP_CLK_DISABLE __HAL_RCC_BKP_CLK_DISABLE</span></div><div class="line"><a name="l01911"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga04daaca6a8e6c062dfc6dc3e50341b26"> 1911</a></span>&#160;<span class="preprocessor">#define __BKP_CLK_ENABLE __HAL_RCC_BKP_CLK_ENABLE</span></div><div class="line"><a name="l01912"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga91a4e9e2dcb7942be268a76e233c4bf2"> 1912</a></span>&#160;<span class="preprocessor">#define __BKP_FORCE_RESET __HAL_RCC_BKP_FORCE_RESET</span></div><div class="line"><a name="l01913"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga3b4efa57000a06d76a4c40feff772416"> 1913</a></span>&#160;<span class="preprocessor">#define __BKP_RELEASE_RESET __HAL_RCC_BKP_RELEASE_RESET</span></div><div class="line"><a name="l01914"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga069d17c79a340a1635b26ddd76b677f0"> 1914</a></span>&#160;<span class="preprocessor">#define __CAN1_CLK_DISABLE __HAL_RCC_CAN1_CLK_DISABLE</span></div><div class="line"><a name="l01915"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga87260dd9425f0d8224e8422f73288e20"> 1915</a></span>&#160;<span class="preprocessor">#define __CAN1_CLK_ENABLE __HAL_RCC_CAN1_CLK_ENABLE</span></div><div class="line"><a name="l01916"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gaf7ed90e300d365c10dbc7edf38d71cd9"> 1916</a></span>&#160;<span class="preprocessor">#define __CAN1_CLK_SLEEP_DISABLE __HAL_RCC_CAN1_CLK_SLEEP_DISABLE</span></div><div class="line"><a name="l01917"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga5c4f52b3a404de36c14b7e004c764f7d"> 1917</a></span>&#160;<span class="preprocessor">#define __CAN1_CLK_SLEEP_ENABLE __HAL_RCC_CAN1_CLK_SLEEP_ENABLE</span></div><div class="line"><a name="l01918"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gaa24eae8792489be2147d968eba01d7d9"> 1918</a></span>&#160;<span class="preprocessor">#define __CAN1_FORCE_RESET __HAL_RCC_CAN1_FORCE_RESET</span></div><div class="line"><a name="l01919"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga0e51838a3ca9bd8f2c04ed1acd78c6a0"> 1919</a></span>&#160;<span class="preprocessor">#define __CAN1_RELEASE_RESET __HAL_RCC_CAN1_RELEASE_RESET</span></div><div class="line"><a name="l01920"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga6220a8791572fb0238df8d71e7717e82"> 1920</a></span>&#160;<span class="preprocessor">#define __CAN_CLK_DISABLE         __HAL_RCC_CAN1_CLK_DISABLE</span></div><div class="line"><a name="l01921"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga1f1f9b1511361f0cfebe7983143b0005"> 1921</a></span>&#160;<span class="preprocessor">#define __CAN_CLK_ENABLE          __HAL_RCC_CAN1_CLK_ENABLE</span></div><div class="line"><a name="l01922"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gaf5c34ac74804a9d5b5847ae0cc9a549a"> 1922</a></span>&#160;<span class="preprocessor">#define __CAN_FORCE_RESET         __HAL_RCC_CAN1_FORCE_RESET</span></div><div class="line"><a name="l01923"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gacc167159c85593d2ba0a5b90c693656b"> 1923</a></span>&#160;<span class="preprocessor">#define __CAN_RELEASE_RESET       __HAL_RCC_CAN1_RELEASE_RESET</span></div><div class="line"><a name="l01924"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga0e19c4cf4794f8001f4b61cc23d330bb"> 1924</a></span>&#160;<span class="preprocessor">#define __CAN2_CLK_DISABLE __HAL_RCC_CAN2_CLK_DISABLE</span></div><div class="line"><a name="l01925"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gacd5af93932804a6d0daf1a57756a2624"> 1925</a></span>&#160;<span class="preprocessor">#define __CAN2_CLK_ENABLE __HAL_RCC_CAN2_CLK_ENABLE</span></div><div class="line"><a name="l01926"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga0758ced4a5165755753da05edd59734c"> 1926</a></span>&#160;<span class="preprocessor">#define __CAN2_FORCE_RESET __HAL_RCC_CAN2_FORCE_RESET</span></div><div class="line"><a name="l01927"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga9d24d2c5718973a68c2e6b523d0cd8cf"> 1927</a></span>&#160;<span class="preprocessor">#define __CAN2_RELEASE_RESET __HAL_RCC_CAN2_RELEASE_RESET</span></div><div class="line"><a name="l01928"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gae6139fc836b41ec3314464257ac120b5"> 1928</a></span>&#160;<span class="preprocessor">#define __CEC_CLK_DISABLE __HAL_RCC_CEC_CLK_DISABLE</span></div><div class="line"><a name="l01929"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gacd96e6033b91cf91492c3e1c69d4cdbd"> 1929</a></span>&#160;<span class="preprocessor">#define __CEC_CLK_ENABLE __HAL_RCC_CEC_CLK_ENABLE</span></div><div class="line"><a name="l01930"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gab36bc33375b159e27da274aa0a719371"> 1930</a></span>&#160;<span class="preprocessor">#define __COMP_CLK_DISABLE        __HAL_RCC_COMP_CLK_DISABLE</span></div><div class="line"><a name="l01931"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga27473848b33e4d60a45f8b426a9582b8"> 1931</a></span>&#160;<span class="preprocessor">#define __COMP_CLK_ENABLE         __HAL_RCC_COMP_CLK_ENABLE</span></div><div class="line"><a name="l01932"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gacf0479c92472c77e5b4016b57cd2a932"> 1932</a></span>&#160;<span class="preprocessor">#define __COMP_FORCE_RESET        __HAL_RCC_COMP_FORCE_RESET</span></div><div class="line"><a name="l01933"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gadee677453c7afbbae5acb992debe1e3b"> 1933</a></span>&#160;<span class="preprocessor">#define __COMP_RELEASE_RESET      __HAL_RCC_COMP_RELEASE_RESET</span></div><div class="line"><a name="l01934"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga7f3baf67404cc71a6c2b4e822daf84b4"> 1934</a></span>&#160;<span class="preprocessor">#define __COMP_CLK_SLEEP_ENABLE   __HAL_RCC_COMP_CLK_SLEEP_ENABLE</span></div><div class="line"><a name="l01935"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga4fdd3a1c0df6042d50c0a047a886f9db"> 1935</a></span>&#160;<span class="preprocessor">#define __COMP_CLK_SLEEP_DISABLE  __HAL_RCC_COMP_CLK_SLEEP_DISABLE</span></div><div class="line"><a name="l01936"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gaa0ae35657ca362e06303e65c49af90ca"> 1936</a></span>&#160;<span class="preprocessor">#define __CEC_FORCE_RESET __HAL_RCC_CEC_FORCE_RESET</span></div><div class="line"><a name="l01937"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gac2245e2719e46e154ed818c690ed2ec8"> 1937</a></span>&#160;<span class="preprocessor">#define __CEC_RELEASE_RESET __HAL_RCC_CEC_RELEASE_RESET</span></div><div class="line"><a name="l01938"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga74ee972cc90d4c53df5ee0a143c7d383"> 1938</a></span>&#160;<span class="preprocessor">#define __CRC_CLK_DISABLE __HAL_RCC_CRC_CLK_DISABLE</span></div><div class="line"><a name="l01939"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga212c2a16ed2c43e0123d70cc9c87bfa7"> 1939</a></span>&#160;<span class="preprocessor">#define __CRC_CLK_ENABLE __HAL_RCC_CRC_CLK_ENABLE</span></div><div class="line"><a name="l01940"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gaada0cd2d2a82866dccf1340de75e3c45"> 1940</a></span>&#160;<span class="preprocessor">#define __CRC_CLK_SLEEP_DISABLE __HAL_RCC_CRC_CLK_SLEEP_DISABLE</span></div><div class="line"><a name="l01941"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga8ffcd0f32b2bec3cf768fb881b67848c"> 1941</a></span>&#160;<span class="preprocessor">#define __CRC_CLK_SLEEP_ENABLE __HAL_RCC_CRC_CLK_SLEEP_ENABLE</span></div><div class="line"><a name="l01942"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gac941965d29951a88423ecb539ce31beb"> 1942</a></span>&#160;<span class="preprocessor">#define __CRC_FORCE_RESET __HAL_RCC_CRC_FORCE_RESET</span></div><div class="line"><a name="l01943"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gaa29b35e6b9f42b156e326efbb353b8f2"> 1943</a></span>&#160;<span class="preprocessor">#define __CRC_RELEASE_RESET __HAL_RCC_CRC_RELEASE_RESET</span></div><div class="line"><a name="l01944"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga8c9160056752d1daf7a39b2e4560eb9d"> 1944</a></span>&#160;<span class="preprocessor">#define __DAC_CLK_DISABLE __HAL_RCC_DAC_CLK_DISABLE</span></div><div class="line"><a name="l01945"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga702a2f0ecb75be8f6b277f0b344f92de"> 1945</a></span>&#160;<span class="preprocessor">#define __DAC_CLK_ENABLE __HAL_RCC_DAC_CLK_ENABLE</span></div><div class="line"><a name="l01946"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga3ad903bd351d3f99ebbc3a9cadec68e2"> 1946</a></span>&#160;<span class="preprocessor">#define __DAC_FORCE_RESET __HAL_RCC_DAC_FORCE_RESET</span></div><div class="line"><a name="l01947"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga27ea810f1968458f867faa45bb70bbe7"> 1947</a></span>&#160;<span class="preprocessor">#define __DAC_RELEASE_RESET __HAL_RCC_DAC_RELEASE_RESET</span></div><div class="line"><a name="l01948"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga7c25ff5fcaf15c3c3667584c18c4b8b7"> 1948</a></span>&#160;<span class="preprocessor">#define __DAC1_CLK_DISABLE __HAL_RCC_DAC1_CLK_DISABLE</span></div><div class="line"><a name="l01949"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gabd1fb5dfac0255c80e1a18dc3a536006"> 1949</a></span>&#160;<span class="preprocessor">#define __DAC1_CLK_ENABLE __HAL_RCC_DAC1_CLK_ENABLE</span></div><div class="line"><a name="l01950"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga475e99075ae36a0f7018cd5183a3bb17"> 1950</a></span>&#160;<span class="preprocessor">#define __DAC1_CLK_SLEEP_DISABLE __HAL_RCC_DAC1_CLK_SLEEP_DISABLE</span></div><div class="line"><a name="l01951"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga26e27afc0dbb8047108c4d858cc1f9c1"> 1951</a></span>&#160;<span class="preprocessor">#define __DAC1_CLK_SLEEP_ENABLE __HAL_RCC_DAC1_CLK_SLEEP_ENABLE</span></div><div class="line"><a name="l01952"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gaf0e724beab212d0055d9186d7790bccd"> 1952</a></span>&#160;<span class="preprocessor">#define __DAC1_FORCE_RESET __HAL_RCC_DAC1_FORCE_RESET</span></div><div class="line"><a name="l01953"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga7492fedac23dcce3cf6fcac88c4a5688"> 1953</a></span>&#160;<span class="preprocessor">#define __DAC1_RELEASE_RESET __HAL_RCC_DAC1_RELEASE_RESET</span></div><div class="line"><a name="l01954"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga22d83d5c92b7c06f58299bf76c0ba1ef"> 1954</a></span>&#160;<span class="preprocessor">#define __DBGMCU_CLK_ENABLE     __HAL_RCC_DBGMCU_CLK_ENABLE</span></div><div class="line"><a name="l01955"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga2f545f52b81246ca674c70fbd6c4d558"> 1955</a></span>&#160;<span class="preprocessor">#define __DBGMCU_CLK_DISABLE     __HAL_RCC_DBGMCU_CLK_DISABLE</span></div><div class="line"><a name="l01956"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gad77740fa4597914c4cd28b6b322ea714"> 1956</a></span>&#160;<span class="preprocessor">#define __DBGMCU_FORCE_RESET    __HAL_RCC_DBGMCU_FORCE_RESET</span></div><div class="line"><a name="l01957"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga48cf864f29a3c9a1bd73664291824538"> 1957</a></span>&#160;<span class="preprocessor">#define __DBGMCU_RELEASE_RESET  __HAL_RCC_DBGMCU_RELEASE_RESET</span></div><div class="line"><a name="l01958"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga7cc3dfa13e529c36891e9fda56d63e08"> 1958</a></span>&#160;<span class="preprocessor">#define __DFSDM_CLK_DISABLE __HAL_RCC_DFSDM_CLK_DISABLE</span></div><div class="line"><a name="l01959"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga6ceaf4bc0064de3b57614a5c306b5d33"> 1959</a></span>&#160;<span class="preprocessor">#define __DFSDM_CLK_ENABLE __HAL_RCC_DFSDM_CLK_ENABLE</span></div><div class="line"><a name="l01960"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga246eaf4f4f43fdb80ff77317ee626601"> 1960</a></span>&#160;<span class="preprocessor">#define __DFSDM_CLK_SLEEP_DISABLE __HAL_RCC_DFSDM_CLK_SLEEP_DISABLE</span></div><div class="line"><a name="l01961"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga6f4f605ead06c11755915994afd63063"> 1961</a></span>&#160;<span class="preprocessor">#define __DFSDM_CLK_SLEEP_ENABLE __HAL_RCC_DFSDM_CLK_SLEEP_ENABLE</span></div><div class="line"><a name="l01962"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gadd88a8e0907c4d62b6582adfd75e2c6f"> 1962</a></span>&#160;<span class="preprocessor">#define __DFSDM_FORCE_RESET __HAL_RCC_DFSDM_FORCE_RESET</span></div><div class="line"><a name="l01963"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gaf9a8039a705ed8210b2bedc0c0edc91e"> 1963</a></span>&#160;<span class="preprocessor">#define __DFSDM_RELEASE_RESET __HAL_RCC_DFSDM_RELEASE_RESET</span></div><div class="line"><a name="l01964"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga153f57f9b39b25f0e6cde82e6d84473d"> 1964</a></span>&#160;<span class="preprocessor">#define __DMA1_CLK_DISABLE __HAL_RCC_DMA1_CLK_DISABLE</span></div><div class="line"><a name="l01965"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gab7bc4cf6efeb1ea610682993cea17995"> 1965</a></span>&#160;<span class="preprocessor">#define __DMA1_CLK_ENABLE __HAL_RCC_DMA1_CLK_ENABLE</span></div><div class="line"><a name="l01966"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga78df1bf8400fee8e98d8ba43312bdc5e"> 1966</a></span>&#160;<span class="preprocessor">#define __DMA1_CLK_SLEEP_DISABLE __HAL_RCC_DMA1_CLK_SLEEP_DISABLE</span></div><div class="line"><a name="l01967"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga38e380cb1fa25bab0fe185f9dc8a1c03"> 1967</a></span>&#160;<span class="preprocessor">#define __DMA1_CLK_SLEEP_ENABLE __HAL_RCC_DMA1_CLK_SLEEP_ENABLE</span></div><div class="line"><a name="l01968"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga1b49adf6ce960db1fc3e97c015904a4e"> 1968</a></span>&#160;<span class="preprocessor">#define __DMA1_FORCE_RESET __HAL_RCC_DMA1_FORCE_RESET</span></div><div class="line"><a name="l01969"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga30b3a917fca9f9ea9004c310ed3cefe6"> 1969</a></span>&#160;<span class="preprocessor">#define __DMA1_RELEASE_RESET __HAL_RCC_DMA1_RELEASE_RESET</span></div><div class="line"><a name="l01970"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga3666b12e99818df90eca5d8c53376d0f"> 1970</a></span>&#160;<span class="preprocessor">#define __DMA2_CLK_DISABLE __HAL_RCC_DMA2_CLK_DISABLE</span></div><div class="line"><a name="l01971"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gac2d5e13fd9b6bf9608a8fdba50558dce"> 1971</a></span>&#160;<span class="preprocessor">#define __DMA2_CLK_ENABLE __HAL_RCC_DMA2_CLK_ENABLE</span></div><div class="line"><a name="l01972"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga6ac46665d831d56d75994809778459ce"> 1972</a></span>&#160;<span class="preprocessor">#define __DMA2_CLK_SLEEP_DISABLE __HAL_RCC_DMA2_CLK_SLEEP_DISABLE</span></div><div class="line"><a name="l01973"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gaf81a26ac7c46c241b8c8c38194bca9e2"> 1973</a></span>&#160;<span class="preprocessor">#define __DMA2_CLK_SLEEP_ENABLE __HAL_RCC_DMA2_CLK_SLEEP_ENABLE</span></div><div class="line"><a name="l01974"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gac4c41afd72bb5ab0fe1da7f4444ff213"> 1974</a></span>&#160;<span class="preprocessor">#define __DMA2_FORCE_RESET __HAL_RCC_DMA2_FORCE_RESET</span></div><div class="line"><a name="l01975"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gaea54267740103243fa99cba644aaffcc"> 1975</a></span>&#160;<span class="preprocessor">#define __DMA2_RELEASE_RESET __HAL_RCC_DMA2_RELEASE_RESET</span></div><div class="line"><a name="l01976"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga66ef6d7fc598a25a812e475c9382a730"> 1976</a></span>&#160;<span class="preprocessor">#define __ETHMAC_CLK_DISABLE __HAL_RCC_ETHMAC_CLK_DISABLE</span></div><div class="line"><a name="l01977"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga13de83bd7b04abc2ea4b6c7475727318"> 1977</a></span>&#160;<span class="preprocessor">#define __ETHMAC_CLK_ENABLE __HAL_RCC_ETHMAC_CLK_ENABLE</span></div><div class="line"><a name="l01978"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga68a672e5bd43e43c4c851f8d6b44c88c"> 1978</a></span>&#160;<span class="preprocessor">#define __ETHMAC_FORCE_RESET __HAL_RCC_ETHMAC_FORCE_RESET</span></div><div class="line"><a name="l01979"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gad4bf3cdd9d3a359b455185e90512517c"> 1979</a></span>&#160;<span class="preprocessor">#define __ETHMAC_RELEASE_RESET __HAL_RCC_ETHMAC_RELEASE_RESET</span></div><div class="line"><a name="l01980"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga2fdcbe11c1caa9f4868d73b309c13b56"> 1980</a></span>&#160;<span class="preprocessor">#define __ETHMACRX_CLK_DISABLE __HAL_RCC_ETHMACRX_CLK_DISABLE</span></div><div class="line"><a name="l01981"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga3568b7579d0d56fe1184a8bd8ba6dcc4"> 1981</a></span>&#160;<span class="preprocessor">#define __ETHMACRX_CLK_ENABLE __HAL_RCC_ETHMACRX_CLK_ENABLE</span></div><div class="line"><a name="l01982"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gaf41b29b7783e35afef15675e4a8fb4a6"> 1982</a></span>&#160;<span class="preprocessor">#define __ETHMACTX_CLK_DISABLE __HAL_RCC_ETHMACTX_CLK_DISABLE</span></div><div class="line"><a name="l01983"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gacbad4e4827b2926b00956035dc5500ee"> 1983</a></span>&#160;<span class="preprocessor">#define __ETHMACTX_CLK_ENABLE __HAL_RCC_ETHMACTX_CLK_ENABLE</span></div><div class="line"><a name="l01984"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga65f5c6169ae96aa7bfda9f5ec6003aa0"> 1984</a></span>&#160;<span class="preprocessor">#define __FIREWALL_CLK_DISABLE __HAL_RCC_FIREWALL_CLK_DISABLE</span></div><div class="line"><a name="l01985"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga4bc6556711651ce1fd0fa2ba6de66688"> 1985</a></span>&#160;<span class="preprocessor">#define __FIREWALL_CLK_ENABLE __HAL_RCC_FIREWALL_CLK_ENABLE</span></div><div class="line"><a name="l01986"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga201486d4c60a085aae103a6e24686f79"> 1986</a></span>&#160;<span class="preprocessor">#define __FLASH_CLK_DISABLE __HAL_RCC_FLASH_CLK_DISABLE</span></div><div class="line"><a name="l01987"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gaed751ca0ecff59ac600a0e37bb48595d"> 1987</a></span>&#160;<span class="preprocessor">#define __FLASH_CLK_ENABLE __HAL_RCC_FLASH_CLK_ENABLE</span></div><div class="line"><a name="l01988"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga693fcefbe588aab88ed03b34cbd654a2"> 1988</a></span>&#160;<span class="preprocessor">#define __FLASH_CLK_SLEEP_DISABLE __HAL_RCC_FLASH_CLK_SLEEP_DISABLE</span></div><div class="line"><a name="l01989"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gaef4f7736b82351cdf009eb0a52443fc4"> 1989</a></span>&#160;<span class="preprocessor">#define __FLASH_CLK_SLEEP_ENABLE __HAL_RCC_FLASH_CLK_SLEEP_ENABLE</span></div><div class="line"><a name="l01990"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga61f4844e1d6ead1201a1719955eaedac"> 1990</a></span>&#160;<span class="preprocessor">#define __FLASH_FORCE_RESET __HAL_RCC_FLASH_FORCE_RESET</span></div><div class="line"><a name="l01991"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga7911a352df6fda64eefb9078dd4689a5"> 1991</a></span>&#160;<span class="preprocessor">#define __FLASH_RELEASE_RESET __HAL_RCC_FLASH_RELEASE_RESET</span></div><div class="line"><a name="l01992"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga12f4502b35811f253e6a23d42a048b82"> 1992</a></span>&#160;<span class="preprocessor">#define __FLITF_CLK_DISABLE       __HAL_RCC_FLITF_CLK_DISABLE</span></div><div class="line"><a name="l01993"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga18ea2573c2441635fb10ae66bd5babf2"> 1993</a></span>&#160;<span class="preprocessor">#define __FLITF_CLK_ENABLE        __HAL_RCC_FLITF_CLK_ENABLE</span></div><div class="line"><a name="l01994"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gaabbf02ca51ae6a097a2c0b12cb99c4a5"> 1994</a></span>&#160;<span class="preprocessor">#define __FLITF_FORCE_RESET       __HAL_RCC_FLITF_FORCE_RESET</span></div><div class="line"><a name="l01995"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga0c5dc3f1f18b878e7e9d6448e603218c"> 1995</a></span>&#160;<span class="preprocessor">#define __FLITF_RELEASE_RESET     __HAL_RCC_FLITF_RELEASE_RESET</span></div><div class="line"><a name="l01996"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga6babe617d7f79bed0316d570ad6f6abe"> 1996</a></span>&#160;<span class="preprocessor">#define __FLITF_CLK_SLEEP_ENABLE  __HAL_RCC_FLITF_CLK_SLEEP_ENABLE</span></div><div class="line"><a name="l01997"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga3611eb96ece8835c54951f96d980ae95"> 1997</a></span>&#160;<span class="preprocessor">#define __FLITF_CLK_SLEEP_DISABLE __HAL_RCC_FLITF_CLK_SLEEP_DISABLE</span></div><div class="line"><a name="l01998"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga22c7b77b26a0507b21fe61a4e2db31e3"> 1998</a></span>&#160;<span class="preprocessor">#define __FMC_CLK_DISABLE __HAL_RCC_FMC_CLK_DISABLE</span></div><div class="line"><a name="l01999"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga407951f6eb69ea219ae97f4e00c1b0b0"> 1999</a></span>&#160;<span class="preprocessor">#define __FMC_CLK_ENABLE __HAL_RCC_FMC_CLK_ENABLE</span></div><div class="line"><a name="l02000"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga9e6ab3878854d53e5d689782e0da6c12"> 2000</a></span>&#160;<span class="preprocessor">#define __FMC_CLK_SLEEP_DISABLE __HAL_RCC_FMC_CLK_SLEEP_DISABLE</span></div><div class="line"><a name="l02001"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga1a8e1503902302cc5db2c8991e94d1d5"> 2001</a></span>&#160;<span class="preprocessor">#define __FMC_CLK_SLEEP_ENABLE __HAL_RCC_FMC_CLK_SLEEP_ENABLE</span></div><div class="line"><a name="l02002"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gacd251c599d336a530f707c25f999a639"> 2002</a></span>&#160;<span class="preprocessor">#define __FMC_FORCE_RESET __HAL_RCC_FMC_FORCE_RESET</span></div><div class="line"><a name="l02003"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gaafeb1568456dc0cfe7b305b98f4ee9a2"> 2003</a></span>&#160;<span class="preprocessor">#define __FMC_RELEASE_RESET __HAL_RCC_FMC_RELEASE_RESET</span></div><div class="line"><a name="l02004"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga2e6fc3790a97821d4677d08212326dd0"> 2004</a></span>&#160;<span class="preprocessor">#define __FSMC_CLK_DISABLE __HAL_RCC_FSMC_CLK_DISABLE</span></div><div class="line"><a name="l02005"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga20b6806843b156dfa5cc96194b7477d3"> 2005</a></span>&#160;<span class="preprocessor">#define __FSMC_CLK_ENABLE __HAL_RCC_FSMC_CLK_ENABLE</span></div><div class="line"><a name="l02006"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gaeade76c4127a8e0e0f8e0e30d8ed5602"> 2006</a></span>&#160;<span class="preprocessor">#define __GPIOA_CLK_DISABLE __HAL_RCC_GPIOA_CLK_DISABLE</span></div><div class="line"><a name="l02007"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gae43275a9c80a46273ae4a05cee055cb0"> 2007</a></span>&#160;<span class="preprocessor">#define __GPIOA_CLK_ENABLE __HAL_RCC_GPIOA_CLK_ENABLE</span></div><div class="line"><a name="l02008"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gac3fe0ce119ec3107d46637f728c85d97"> 2008</a></span>&#160;<span class="preprocessor">#define __GPIOA_CLK_SLEEP_DISABLE __HAL_RCC_GPIOA_CLK_SLEEP_DISABLE</span></div><div class="line"><a name="l02009"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga66771d9c903b9555e82911f0235ad591"> 2009</a></span>&#160;<span class="preprocessor">#define __GPIOA_CLK_SLEEP_ENABLE __HAL_RCC_GPIOA_CLK_SLEEP_ENABLE</span></div><div class="line"><a name="l02010"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga4d10503baeb5dc73fbb588ab1e7b4ddc"> 2010</a></span>&#160;<span class="preprocessor">#define __GPIOA_FORCE_RESET __HAL_RCC_GPIOA_FORCE_RESET</span></div><div class="line"><a name="l02011"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga3ee01c02d3d446f9ec7894d90803f39f"> 2011</a></span>&#160;<span class="preprocessor">#define __GPIOA_RELEASE_RESET __HAL_RCC_GPIOA_RELEASE_RESET</span></div><div class="line"><a name="l02012"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga239e9fd9a5eec0eea9cdd224f556b9af"> 2012</a></span>&#160;<span class="preprocessor">#define __GPIOB_CLK_DISABLE __HAL_RCC_GPIOB_CLK_DISABLE</span></div><div class="line"><a name="l02013"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga682feb02f7018ef895fe2ffe8e595aaf"> 2013</a></span>&#160;<span class="preprocessor">#define __GPIOB_CLK_ENABLE __HAL_RCC_GPIOB_CLK_ENABLE</span></div><div class="line"><a name="l02014"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga20b3699e4c7ad29d97944199f03c3b43"> 2014</a></span>&#160;<span class="preprocessor">#define __GPIOB_CLK_SLEEP_DISABLE __HAL_RCC_GPIOB_CLK_SLEEP_DISABLE</span></div><div class="line"><a name="l02015"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga97469fa272efddfa708b072ea1ead4d9"> 2015</a></span>&#160;<span class="preprocessor">#define __GPIOB_CLK_SLEEP_ENABLE __HAL_RCC_GPIOB_CLK_SLEEP_ENABLE</span></div><div class="line"><a name="l02016"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga990dc020ec85121fcb117c62b01e93b8"> 2016</a></span>&#160;<span class="preprocessor">#define __GPIOB_FORCE_RESET __HAL_RCC_GPIOB_FORCE_RESET</span></div><div class="line"><a name="l02017"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga87ff49df25db0b75b147e867febc2cbe"> 2017</a></span>&#160;<span class="preprocessor">#define __GPIOB_RELEASE_RESET __HAL_RCC_GPIOB_RELEASE_RESET</span></div><div class="line"><a name="l02018"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga3c482a89bbd8e0ce401003a6c9254e3e"> 2018</a></span>&#160;<span class="preprocessor">#define __GPIOC_CLK_DISABLE __HAL_RCC_GPIOC_CLK_DISABLE</span></div><div class="line"><a name="l02019"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gac7ba91faf1c5236aec74293ecd543657"> 2019</a></span>&#160;<span class="preprocessor">#define __GPIOC_CLK_ENABLE __HAL_RCC_GPIOC_CLK_ENABLE</span></div><div class="line"><a name="l02020"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga3ea55b79a7a043bac63c10aa18d9a3ec"> 2020</a></span>&#160;<span class="preprocessor">#define __GPIOC_CLK_SLEEP_DISABLE __HAL_RCC_GPIOC_CLK_SLEEP_DISABLE</span></div><div class="line"><a name="l02021"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga4a8f5c33409a5639f17aeed39a22f91c"> 2021</a></span>&#160;<span class="preprocessor">#define __GPIOC_CLK_SLEEP_ENABLE __HAL_RCC_GPIOC_CLK_SLEEP_ENABLE</span></div><div class="line"><a name="l02022"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga63ef2f2f1329d2647e8659b912e4e9c4"> 2022</a></span>&#160;<span class="preprocessor">#define __GPIOC_FORCE_RESET __HAL_RCC_GPIOC_FORCE_RESET</span></div><div class="line"><a name="l02023"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga12465c6f9d1cd0fc2d3a8d61298c6da2"> 2023</a></span>&#160;<span class="preprocessor">#define __GPIOC_RELEASE_RESET __HAL_RCC_GPIOC_RELEASE_RESET</span></div><div class="line"><a name="l02024"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga547bef54b61ffc8c9aabe04ace7bfa4d"> 2024</a></span>&#160;<span class="preprocessor">#define __GPIOD_CLK_DISABLE __HAL_RCC_GPIOD_CLK_DISABLE</span></div><div class="line"><a name="l02025"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga090d866663d7c82b7550745653e766e9"> 2025</a></span>&#160;<span class="preprocessor">#define __GPIOD_CLK_ENABLE __HAL_RCC_GPIOD_CLK_ENABLE</span></div><div class="line"><a name="l02026"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gaecd23b9cf109d1002f2d85891f2885fa"> 2026</a></span>&#160;<span class="preprocessor">#define __GPIOD_CLK_SLEEP_DISABLE __HAL_RCC_GPIOD_CLK_SLEEP_DISABLE</span></div><div class="line"><a name="l02027"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gab48888fe0fccfe2c3343571878163026"> 2027</a></span>&#160;<span class="preprocessor">#define __GPIOD_CLK_SLEEP_ENABLE __HAL_RCC_GPIOD_CLK_SLEEP_ENABLE</span></div><div class="line"><a name="l02028"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga505e70975bc0901549f467aa9a606bfa"> 2028</a></span>&#160;<span class="preprocessor">#define __GPIOD_FORCE_RESET __HAL_RCC_GPIOD_FORCE_RESET</span></div><div class="line"><a name="l02029"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gadffaea7e6b49f7d50e4d0bff38d3a4da"> 2029</a></span>&#160;<span class="preprocessor">#define __GPIOD_RELEASE_RESET __HAL_RCC_GPIOD_RELEASE_RESET</span></div><div class="line"><a name="l02030"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga8181ceafa56a5eb16680e0fe30bb5fe1"> 2030</a></span>&#160;<span class="preprocessor">#define __GPIOE_CLK_DISABLE __HAL_RCC_GPIOE_CLK_DISABLE</span></div><div class="line"><a name="l02031"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga3dc0f8e57701da6357860c08670c1898"> 2031</a></span>&#160;<span class="preprocessor">#define __GPIOE_CLK_ENABLE __HAL_RCC_GPIOE_CLK_ENABLE</span></div><div class="line"><a name="l02032"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga6aed41e94b90a11cbe6c4798ee3b3b9a"> 2032</a></span>&#160;<span class="preprocessor">#define __GPIOE_CLK_SLEEP_DISABLE __HAL_RCC_GPIOE_CLK_SLEEP_DISABLE</span></div><div class="line"><a name="l02033"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gadc6371db865d9313fbe560c6f25e0768"> 2033</a></span>&#160;<span class="preprocessor">#define __GPIOE_CLK_SLEEP_ENABLE __HAL_RCC_GPIOE_CLK_SLEEP_ENABLE</span></div><div class="line"><a name="l02034"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gafdfb826bee2c22e04ac51953aeaf3d17"> 2034</a></span>&#160;<span class="preprocessor">#define __GPIOE_FORCE_RESET __HAL_RCC_GPIOE_FORCE_RESET</span></div><div class="line"><a name="l02035"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga08a018573715830069dc9273ca69e856"> 2035</a></span>&#160;<span class="preprocessor">#define __GPIOE_RELEASE_RESET __HAL_RCC_GPIOE_RELEASE_RESET</span></div><div class="line"><a name="l02036"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga2ef7d457a77c095aa4b29d3bc8e7384c"> 2036</a></span>&#160;<span class="preprocessor">#define __GPIOF_CLK_DISABLE __HAL_RCC_GPIOF_CLK_DISABLE</span></div><div class="line"><a name="l02037"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga503234a173541674667d2898ed8dbca0"> 2037</a></span>&#160;<span class="preprocessor">#define __GPIOF_CLK_ENABLE __HAL_RCC_GPIOF_CLK_ENABLE</span></div><div class="line"><a name="l02038"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga7f77f1d8c491f667cfe32ed10e274f94"> 2038</a></span>&#160;<span class="preprocessor">#define __GPIOF_CLK_SLEEP_DISABLE __HAL_RCC_GPIOF_CLK_SLEEP_DISABLE</span></div><div class="line"><a name="l02039"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga207010d823f26c276bb19983634b37ac"> 2039</a></span>&#160;<span class="preprocessor">#define __GPIOF_CLK_SLEEP_ENABLE __HAL_RCC_GPIOF_CLK_SLEEP_ENABLE</span></div><div class="line"><a name="l02040"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga61155994f61ed0c2c6d3bc14aed0b9c4"> 2040</a></span>&#160;<span class="preprocessor">#define __GPIOF_FORCE_RESET __HAL_RCC_GPIOF_FORCE_RESET</span></div><div class="line"><a name="l02041"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gad98def6c53d7028877c2f34e16de5b89"> 2041</a></span>&#160;<span class="preprocessor">#define __GPIOF_RELEASE_RESET __HAL_RCC_GPIOF_RELEASE_RESET</span></div><div class="line"><a name="l02042"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga92dbcb4535f920a5491868e11679317d"> 2042</a></span>&#160;<span class="preprocessor">#define __GPIOG_CLK_DISABLE __HAL_RCC_GPIOG_CLK_DISABLE</span></div><div class="line"><a name="l02043"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gae2ca1f890479936f0af6c7babf081333"> 2043</a></span>&#160;<span class="preprocessor">#define __GPIOG_CLK_ENABLE __HAL_RCC_GPIOG_CLK_ENABLE</span></div><div class="line"><a name="l02044"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gacf397da76245acbf054ecef32284bdfc"> 2044</a></span>&#160;<span class="preprocessor">#define __GPIOG_CLK_SLEEP_DISABLE __HAL_RCC_GPIOG_CLK_SLEEP_DISABLE</span></div><div class="line"><a name="l02045"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gab096e874f34cac1a17f8304b352145fb"> 2045</a></span>&#160;<span class="preprocessor">#define __GPIOG_CLK_SLEEP_ENABLE __HAL_RCC_GPIOG_CLK_SLEEP_ENABLE</span></div><div class="line"><a name="l02046"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga57b6cddde29aedce9ebf483960f1791b"> 2046</a></span>&#160;<span class="preprocessor">#define __GPIOG_FORCE_RESET __HAL_RCC_GPIOG_FORCE_RESET</span></div><div class="line"><a name="l02047"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga832664434143cecc9b9596da4dbf0b2f"> 2047</a></span>&#160;<span class="preprocessor">#define __GPIOG_RELEASE_RESET __HAL_RCC_GPIOG_RELEASE_RESET</span></div><div class="line"><a name="l02048"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gad91af796c93891e05794ca2e567c5e19"> 2048</a></span>&#160;<span class="preprocessor">#define __GPIOH_CLK_DISABLE __HAL_RCC_GPIOH_CLK_DISABLE</span></div><div class="line"><a name="l02049"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga137644483fad343beaaa3da30fcb38dc"> 2049</a></span>&#160;<span class="preprocessor">#define __GPIOH_CLK_ENABLE __HAL_RCC_GPIOH_CLK_ENABLE</span></div><div class="line"><a name="l02050"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gae773715af6901369b9c070da4186c482"> 2050</a></span>&#160;<span class="preprocessor">#define __GPIOH_CLK_SLEEP_DISABLE __HAL_RCC_GPIOH_CLK_SLEEP_DISABLE</span></div><div class="line"><a name="l02051"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gae329633399e09af91b5fe095a3ff869e"> 2051</a></span>&#160;<span class="preprocessor">#define __GPIOH_CLK_SLEEP_ENABLE __HAL_RCC_GPIOH_CLK_SLEEP_ENABLE</span></div><div class="line"><a name="l02052"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gaa91b10bb9316fff010da4ecd09f636d5"> 2052</a></span>&#160;<span class="preprocessor">#define __GPIOH_FORCE_RESET __HAL_RCC_GPIOH_FORCE_RESET</span></div><div class="line"><a name="l02053"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga1a00e4a8dc1e9bfbf9c4396ff1344315"> 2053</a></span>&#160;<span class="preprocessor">#define __GPIOH_RELEASE_RESET __HAL_RCC_GPIOH_RELEASE_RESET</span></div><div class="line"><a name="l02054"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gad83d5f0a6ae6eef9cf5a0daf817c8e41"> 2054</a></span>&#160;<span class="preprocessor">#define __I2C1_CLK_DISABLE __HAL_RCC_I2C1_CLK_DISABLE</span></div><div class="line"><a name="l02055"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga57473cd6a4f76fedbac6dae08c8c6e78"> 2055</a></span>&#160;<span class="preprocessor">#define __I2C1_CLK_ENABLE __HAL_RCC_I2C1_CLK_ENABLE</span></div><div class="line"><a name="l02056"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga7bbdc41f3b1b13f8fe2a9c090050ed7f"> 2056</a></span>&#160;<span class="preprocessor">#define __I2C1_CLK_SLEEP_DISABLE __HAL_RCC_I2C1_CLK_SLEEP_DISABLE</span></div><div class="line"><a name="l02057"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gae34832665142d53a98bf833c9f9558b8"> 2057</a></span>&#160;<span class="preprocessor">#define __I2C1_CLK_SLEEP_ENABLE __HAL_RCC_I2C1_CLK_SLEEP_ENABLE</span></div><div class="line"><a name="l02058"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gae84da6d623ad78feba69961ea4f776bf"> 2058</a></span>&#160;<span class="preprocessor">#define __I2C1_FORCE_RESET __HAL_RCC_I2C1_FORCE_RESET</span></div><div class="line"><a name="l02059"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gae58af756d3706dcb17376b4674e70ed8"> 2059</a></span>&#160;<span class="preprocessor">#define __I2C1_RELEASE_RESET __HAL_RCC_I2C1_RELEASE_RESET</span></div><div class="line"><a name="l02060"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga4035dd0ee6f7b6386fd8531181786c97"> 2060</a></span>&#160;<span class="preprocessor">#define __I2C2_CLK_DISABLE __HAL_RCC_I2C2_CLK_DISABLE</span></div><div class="line"><a name="l02061"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga5cef079b7e35da960f9871a7d1ed1816"> 2061</a></span>&#160;<span class="preprocessor">#define __I2C2_CLK_ENABLE __HAL_RCC_I2C2_CLK_ENABLE</span></div><div class="line"><a name="l02062"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga9433bf9082b7128475bf4a4073bcdca1"> 2062</a></span>&#160;<span class="preprocessor">#define __I2C2_CLK_SLEEP_DISABLE __HAL_RCC_I2C2_CLK_SLEEP_DISABLE</span></div><div class="line"><a name="l02063"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga64ad1beac30d497e381d374778b1a953"> 2063</a></span>&#160;<span class="preprocessor">#define __I2C2_CLK_SLEEP_ENABLE __HAL_RCC_I2C2_CLK_SLEEP_ENABLE</span></div><div class="line"><a name="l02064"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga07143f105327507321078f673940461d"> 2064</a></span>&#160;<span class="preprocessor">#define __I2C2_FORCE_RESET __HAL_RCC_I2C2_FORCE_RESET</span></div><div class="line"><a name="l02065"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gaf7a482f23ba23252ef88c00e86edde9a"> 2065</a></span>&#160;<span class="preprocessor">#define __I2C2_RELEASE_RESET __HAL_RCC_I2C2_RELEASE_RESET</span></div><div class="line"><a name="l02066"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga7da00da30c1b02d1c1299dd878214db2"> 2066</a></span>&#160;<span class="preprocessor">#define __I2C3_CLK_DISABLE __HAL_RCC_I2C3_CLK_DISABLE</span></div><div class="line"><a name="l02067"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gaf7f71023839a5cad83bada95ff73741f"> 2067</a></span>&#160;<span class="preprocessor">#define __I2C3_CLK_ENABLE __HAL_RCC_I2C3_CLK_ENABLE</span></div><div class="line"><a name="l02068"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga35accdf6700c08b879d2540130cf19aa"> 2068</a></span>&#160;<span class="preprocessor">#define __I2C3_CLK_SLEEP_DISABLE __HAL_RCC_I2C3_CLK_SLEEP_DISABLE</span></div><div class="line"><a name="l02069"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gabd22a89f4561c5988d6553525c4f2ace"> 2069</a></span>&#160;<span class="preprocessor">#define __I2C3_CLK_SLEEP_ENABLE __HAL_RCC_I2C3_CLK_SLEEP_ENABLE</span></div><div class="line"><a name="l02070"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga82bddd15cceee64406a35ffc4f31591f"> 2070</a></span>&#160;<span class="preprocessor">#define __I2C3_FORCE_RESET __HAL_RCC_I2C3_FORCE_RESET</span></div><div class="line"><a name="l02071"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gad171d101f4540442a523779af94780a7"> 2071</a></span>&#160;<span class="preprocessor">#define __I2C3_RELEASE_RESET __HAL_RCC_I2C3_RELEASE_RESET</span></div><div class="line"><a name="l02072"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga00955b2f1f6c5709acc566689563e727"> 2072</a></span>&#160;<span class="preprocessor">#define __LCD_CLK_DISABLE __HAL_RCC_LCD_CLK_DISABLE</span></div><div class="line"><a name="l02073"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga5719fad27a70ec9e4512bb6fa8df1148"> 2073</a></span>&#160;<span class="preprocessor">#define __LCD_CLK_ENABLE __HAL_RCC_LCD_CLK_ENABLE</span></div><div class="line"><a name="l02074"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga16ae30997238082c03c1ba2dd42736d4"> 2074</a></span>&#160;<span class="preprocessor">#define __LCD_CLK_SLEEP_DISABLE __HAL_RCC_LCD_CLK_SLEEP_DISABLE</span></div><div class="line"><a name="l02075"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga4e3f32f549a41a5d9e4afb607bb61593"> 2075</a></span>&#160;<span class="preprocessor">#define __LCD_CLK_SLEEP_ENABLE __HAL_RCC_LCD_CLK_SLEEP_ENABLE</span></div><div class="line"><a name="l02076"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gac78590e594ded3821d92f4a6fbd623bc"> 2076</a></span>&#160;<span class="preprocessor">#define __LCD_FORCE_RESET __HAL_RCC_LCD_FORCE_RESET</span></div><div class="line"><a name="l02077"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga93aaa79e2c11077ea32d96e01e64adeb"> 2077</a></span>&#160;<span class="preprocessor">#define __LCD_RELEASE_RESET __HAL_RCC_LCD_RELEASE_RESET</span></div><div class="line"><a name="l02078"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga8fe43bce0133b27a915fb7bac43c54dc"> 2078</a></span>&#160;<span class="preprocessor">#define __LPTIM1_CLK_DISABLE __HAL_RCC_LPTIM1_CLK_DISABLE</span></div><div class="line"><a name="l02079"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gae24b86ed5b928dd5f5702e92a28547cf"> 2079</a></span>&#160;<span class="preprocessor">#define __LPTIM1_CLK_ENABLE __HAL_RCC_LPTIM1_CLK_ENABLE</span></div><div class="line"><a name="l02080"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga2794aea3c932ca4bd7d2e001f7e8ce0a"> 2080</a></span>&#160;<span class="preprocessor">#define __LPTIM1_CLK_SLEEP_DISABLE __HAL_RCC_LPTIM1_CLK_SLEEP_DISABLE</span></div><div class="line"><a name="l02081"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga517cc9953c8cdb3b4ea249401bf2cf3b"> 2081</a></span>&#160;<span class="preprocessor">#define __LPTIM1_CLK_SLEEP_ENABLE __HAL_RCC_LPTIM1_CLK_SLEEP_ENABLE</span></div><div class="line"><a name="l02082"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gaef3ee46d85a0a59c82eb8ef772c8061a"> 2082</a></span>&#160;<span class="preprocessor">#define __LPTIM1_FORCE_RESET __HAL_RCC_LPTIM1_FORCE_RESET</span></div><div class="line"><a name="l02083"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gad894e461dd243be2f7107de7b94d5e4f"> 2083</a></span>&#160;<span class="preprocessor">#define __LPTIM1_RELEASE_RESET __HAL_RCC_LPTIM1_RELEASE_RESET</span></div><div class="line"><a name="l02084"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gae4daf45ea16d3d30f8118ca34c8a4519"> 2084</a></span>&#160;<span class="preprocessor">#define __LPTIM2_CLK_DISABLE __HAL_RCC_LPTIM2_CLK_DISABLE</span></div><div class="line"><a name="l02085"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gabb780b00e76662c8ea7f55b1d333ba17"> 2085</a></span>&#160;<span class="preprocessor">#define __LPTIM2_CLK_ENABLE __HAL_RCC_LPTIM2_CLK_ENABLE</span></div><div class="line"><a name="l02086"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga5521c5857e0afe9d16e1649f3099cfbb"> 2086</a></span>&#160;<span class="preprocessor">#define __LPTIM2_CLK_SLEEP_DISABLE __HAL_RCC_LPTIM2_CLK_SLEEP_DISABLE</span></div><div class="line"><a name="l02087"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga1befaabde57db93bcf04e28dffd1d468"> 2087</a></span>&#160;<span class="preprocessor">#define __LPTIM2_CLK_SLEEP_ENABLE __HAL_RCC_LPTIM2_CLK_SLEEP_ENABLE</span></div><div class="line"><a name="l02088"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga65872113839cb5569f584e6373e2e006"> 2088</a></span>&#160;<span class="preprocessor">#define __LPTIM2_FORCE_RESET __HAL_RCC_LPTIM2_FORCE_RESET</span></div><div class="line"><a name="l02089"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gadd807afbe3725b62026e46e99531efac"> 2089</a></span>&#160;<span class="preprocessor">#define __LPTIM2_RELEASE_RESET __HAL_RCC_LPTIM2_RELEASE_RESET</span></div><div class="line"><a name="l02090"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gaed58b8ae517de9035a76e9c804087fa6"> 2090</a></span>&#160;<span class="preprocessor">#define __LPUART1_CLK_DISABLE __HAL_RCC_LPUART1_CLK_DISABLE</span></div><div class="line"><a name="l02091"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga31a3336329cc12613dc4741af218dcca"> 2091</a></span>&#160;<span class="preprocessor">#define __LPUART1_CLK_ENABLE __HAL_RCC_LPUART1_CLK_ENABLE</span></div><div class="line"><a name="l02092"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga932fe128bb4feb05c8feec3783e08499"> 2092</a></span>&#160;<span class="preprocessor">#define __LPUART1_CLK_SLEEP_DISABLE __HAL_RCC_LPUART1_CLK_SLEEP_DISABLE</span></div><div class="line"><a name="l02093"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gac9485ddfd5a22a336990ed612758384e"> 2093</a></span>&#160;<span class="preprocessor">#define __LPUART1_CLK_SLEEP_ENABLE __HAL_RCC_LPUART1_CLK_SLEEP_ENABLE</span></div><div class="line"><a name="l02094"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gaee163600587d77d2a199481ca6935c1b"> 2094</a></span>&#160;<span class="preprocessor">#define __LPUART1_FORCE_RESET __HAL_RCC_LPUART1_FORCE_RESET</span></div><div class="line"><a name="l02095"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gaa785c5b0b6b59ec86a4a33307071d8b1"> 2095</a></span>&#160;<span class="preprocessor">#define __LPUART1_RELEASE_RESET __HAL_RCC_LPUART1_RELEASE_RESET</span></div><div class="line"><a name="l02096"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga57437cfe118604cf72d55a9f85461322"> 2096</a></span>&#160;<span class="preprocessor">#define __OPAMP_CLK_DISABLE __HAL_RCC_OPAMP_CLK_DISABLE</span></div><div class="line"><a name="l02097"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga35ce4b63f0079be9008cdd6466ba22b7"> 2097</a></span>&#160;<span class="preprocessor">#define __OPAMP_CLK_ENABLE __HAL_RCC_OPAMP_CLK_ENABLE</span></div><div class="line"><a name="l02098"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gad7e06b8ade3d2d9956bf8ec61b5df71f"> 2098</a></span>&#160;<span class="preprocessor">#define __OPAMP_CLK_SLEEP_DISABLE __HAL_RCC_OPAMP_CLK_SLEEP_DISABLE</span></div><div class="line"><a name="l02099"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga6525dcd963caaf31be5ae47cb6c548d4"> 2099</a></span>&#160;<span class="preprocessor">#define __OPAMP_CLK_SLEEP_ENABLE __HAL_RCC_OPAMP_CLK_SLEEP_ENABLE</span></div><div class="line"><a name="l02100"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gac393453e90d645ba3ebf635611fe7a9b"> 2100</a></span>&#160;<span class="preprocessor">#define __OPAMP_FORCE_RESET __HAL_RCC_OPAMP_FORCE_RESET</span></div><div class="line"><a name="l02101"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga0730e1df8bbed2f4b2174739fdb629ba"> 2101</a></span>&#160;<span class="preprocessor">#define __OPAMP_RELEASE_RESET __HAL_RCC_OPAMP_RELEASE_RESET</span></div><div class="line"><a name="l02102"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gae094c2bb538319468322f107da0e0928"> 2102</a></span>&#160;<span class="preprocessor">#define __OTGFS_CLK_DISABLE __HAL_RCC_OTGFS_CLK_DISABLE</span></div><div class="line"><a name="l02103"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga3703949f8a2d819cb3097098883a5922"> 2103</a></span>&#160;<span class="preprocessor">#define __OTGFS_CLK_ENABLE __HAL_RCC_OTGFS_CLK_ENABLE</span></div><div class="line"><a name="l02104"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga8a660adfdaf43449bcaa7febee65c64b"> 2104</a></span>&#160;<span class="preprocessor">#define __OTGFS_CLK_SLEEP_DISABLE __HAL_RCC_OTGFS_CLK_SLEEP_DISABLE</span></div><div class="line"><a name="l02105"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga8f38b03c4194f0f482144aadcb00ab8f"> 2105</a></span>&#160;<span class="preprocessor">#define __OTGFS_CLK_SLEEP_ENABLE __HAL_RCC_OTGFS_CLK_SLEEP_ENABLE</span></div><div class="line"><a name="l02106"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga594ca5912c4170fab0422fb9063e3ced"> 2106</a></span>&#160;<span class="preprocessor">#define __OTGFS_FORCE_RESET __HAL_RCC_OTGFS_FORCE_RESET</span></div><div class="line"><a name="l02107"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gafe14baff640d24ba82665e9b513beb8f"> 2107</a></span>&#160;<span class="preprocessor">#define __OTGFS_RELEASE_RESET __HAL_RCC_OTGFS_RELEASE_RESET</span></div><div class="line"><a name="l02108"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga618cc267c53fbccdcfeea3d953346693"> 2108</a></span>&#160;<span class="preprocessor">#define __PWR_CLK_DISABLE __HAL_RCC_PWR_CLK_DISABLE</span></div><div class="line"><a name="l02109"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gaa17a85c19b592523e867e5ace160d548"> 2109</a></span>&#160;<span class="preprocessor">#define __PWR_CLK_ENABLE __HAL_RCC_PWR_CLK_ENABLE</span></div><div class="line"><a name="l02110"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga67d15dd9401936a16ba4fdd94a0c86e3"> 2110</a></span>&#160;<span class="preprocessor">#define __PWR_CLK_SLEEP_DISABLE __HAL_RCC_PWR_CLK_SLEEP_DISABLE</span></div><div class="line"><a name="l02111"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gae4c3fb6253fe1ea5fab7511ab41caae7"> 2111</a></span>&#160;<span class="preprocessor">#define __PWR_CLK_SLEEP_ENABLE __HAL_RCC_PWR_CLK_SLEEP_ENABLE</span></div><div class="line"><a name="l02112"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gaa878da3a908b357042a24fc177d6244d"> 2112</a></span>&#160;<span class="preprocessor">#define __PWR_FORCE_RESET __HAL_RCC_PWR_FORCE_RESET</span></div><div class="line"><a name="l02113"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga0898b8766cef7eba2878aee8bd444b52"> 2113</a></span>&#160;<span class="preprocessor">#define __PWR_RELEASE_RESET __HAL_RCC_PWR_RELEASE_RESET</span></div><div class="line"><a name="l02114"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gade92ff9561e889107d8daba67473989a"> 2114</a></span>&#160;<span class="preprocessor">#define __QSPI_CLK_DISABLE __HAL_RCC_QSPI_CLK_DISABLE</span></div><div class="line"><a name="l02115"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gadd658ac1a5f1b0813b14856fd20e2cdb"> 2115</a></span>&#160;<span class="preprocessor">#define __QSPI_CLK_ENABLE __HAL_RCC_QSPI_CLK_ENABLE</span></div><div class="line"><a name="l02116"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gaef3881596e019f17e7b5deb7d6d47937"> 2116</a></span>&#160;<span class="preprocessor">#define __QSPI_CLK_SLEEP_DISABLE __HAL_RCC_QSPI_CLK_SLEEP_DISABLE</span></div><div class="line"><a name="l02117"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga09ad8fbbc31c661c5db651cfec1836ee"> 2117</a></span>&#160;<span class="preprocessor">#define __QSPI_CLK_SLEEP_ENABLE __HAL_RCC_QSPI_CLK_SLEEP_ENABLE</span></div><div class="line"><a name="l02118"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga65b316ad66777e7a13f89e3bb6d6cd7e"> 2118</a></span>&#160;<span class="preprocessor">#define __QSPI_FORCE_RESET __HAL_RCC_QSPI_FORCE_RESET</span></div><div class="line"><a name="l02119"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gac6cfbe77cce17109359af09ea38d6650"> 2119</a></span>&#160;<span class="preprocessor">#define __QSPI_RELEASE_RESET __HAL_RCC_QSPI_RELEASE_RESET</span></div><div class="line"><a name="l02120"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gacd4f0db00b9c80187765853cc9ff04a2"> 2120</a></span>&#160;<span class="preprocessor">#define __RNG_CLK_DISABLE __HAL_RCC_RNG_CLK_DISABLE</span></div><div class="line"><a name="l02121"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga766db26e2cb32163c41af63ea098d17b"> 2121</a></span>&#160;<span class="preprocessor">#define __RNG_CLK_ENABLE __HAL_RCC_RNG_CLK_ENABLE</span></div><div class="line"><a name="l02122"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gacb8c82d2f6524d61f53f4d744b1ea469"> 2122</a></span>&#160;<span class="preprocessor">#define __RNG_CLK_SLEEP_DISABLE __HAL_RCC_RNG_CLK_SLEEP_DISABLE</span></div><div class="line"><a name="l02123"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga986bcd5b8c1fcb8798117ab1fa762e28"> 2123</a></span>&#160;<span class="preprocessor">#define __RNG_CLK_SLEEP_ENABLE __HAL_RCC_RNG_CLK_SLEEP_ENABLE</span></div><div class="line"><a name="l02124"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gae619bcc84a660ded8baf711bfaca4069"> 2124</a></span>&#160;<span class="preprocessor">#define __RNG_FORCE_RESET __HAL_RCC_RNG_FORCE_RESET</span></div><div class="line"><a name="l02125"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga24e421e3737cdb35e854520e14f29266"> 2125</a></span>&#160;<span class="preprocessor">#define __RNG_RELEASE_RESET __HAL_RCC_RNG_RELEASE_RESET</span></div><div class="line"><a name="l02126"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga037179746d806a9eb830087a3d11a184"> 2126</a></span>&#160;<span class="preprocessor">#define __SAI1_CLK_DISABLE __HAL_RCC_SAI1_CLK_DISABLE</span></div><div class="line"><a name="l02127"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gafa304625058568d2853a58c18d3a57f0"> 2127</a></span>&#160;<span class="preprocessor">#define __SAI1_CLK_ENABLE __HAL_RCC_SAI1_CLK_ENABLE</span></div><div class="line"><a name="l02128"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gad86ef4770d1d2e32c8395ff14dd9fb3e"> 2128</a></span>&#160;<span class="preprocessor">#define __SAI1_CLK_SLEEP_DISABLE __HAL_RCC_SAI1_CLK_SLEEP_DISABLE</span></div><div class="line"><a name="l02129"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga930f613f28d57aaec974d8a0e611c373"> 2129</a></span>&#160;<span class="preprocessor">#define __SAI1_CLK_SLEEP_ENABLE __HAL_RCC_SAI1_CLK_SLEEP_ENABLE</span></div><div class="line"><a name="l02130"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga6fa8759253db7e8a4feaf7e4f5e40a3e"> 2130</a></span>&#160;<span class="preprocessor">#define __SAI1_FORCE_RESET __HAL_RCC_SAI1_FORCE_RESET</span></div><div class="line"><a name="l02131"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga9348bdfef0e79a335e4c4c00cdd77e18"> 2131</a></span>&#160;<span class="preprocessor">#define __SAI1_RELEASE_RESET __HAL_RCC_SAI1_RELEASE_RESET</span></div><div class="line"><a name="l02132"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gadec8489576c1a83913f620c66517bff6"> 2132</a></span>&#160;<span class="preprocessor">#define __SAI2_CLK_DISABLE __HAL_RCC_SAI2_CLK_DISABLE</span></div><div class="line"><a name="l02133"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga918b0825bcbcaadad3cf40c7127c8322"> 2133</a></span>&#160;<span class="preprocessor">#define __SAI2_CLK_ENABLE __HAL_RCC_SAI2_CLK_ENABLE</span></div><div class="line"><a name="l02134"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga3a28b6eb8d71db32559ae19c0c451588"> 2134</a></span>&#160;<span class="preprocessor">#define __SAI2_CLK_SLEEP_DISABLE __HAL_RCC_SAI2_CLK_SLEEP_DISABLE</span></div><div class="line"><a name="l02135"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gad98dccd681d974c77f35066e0bc25026"> 2135</a></span>&#160;<span class="preprocessor">#define __SAI2_CLK_SLEEP_ENABLE __HAL_RCC_SAI2_CLK_SLEEP_ENABLE</span></div><div class="line"><a name="l02136"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gad4787448c5006a6d9e7839e922d7b851"> 2136</a></span>&#160;<span class="preprocessor">#define __SAI2_FORCE_RESET __HAL_RCC_SAI2_FORCE_RESET</span></div><div class="line"><a name="l02137"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gaa733091031d11ce795ed05d634e39ee7"> 2137</a></span>&#160;<span class="preprocessor">#define __SAI2_RELEASE_RESET __HAL_RCC_SAI2_RELEASE_RESET</span></div><div class="line"><a name="l02138"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga582de62052cae4fb4a6955b515856c1b"> 2138</a></span>&#160;<span class="preprocessor">#define __SDIO_CLK_DISABLE __HAL_RCC_SDIO_CLK_DISABLE</span></div><div class="line"><a name="l02139"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga49ae2415b1c5125e73624a4a1ca58daf"> 2139</a></span>&#160;<span class="preprocessor">#define __SDIO_CLK_ENABLE __HAL_RCC_SDIO_CLK_ENABLE</span></div><div class="line"><a name="l02140"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gab78a805200c4766a0af323d852e73c34"> 2140</a></span>&#160;<span class="preprocessor">#define __SDMMC_CLK_DISABLE __HAL_RCC_SDMMC_CLK_DISABLE</span></div><div class="line"><a name="l02141"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gad592b2db4f3a4336e7083a5bbce52de0"> 2141</a></span>&#160;<span class="preprocessor">#define __SDMMC_CLK_ENABLE __HAL_RCC_SDMMC_CLK_ENABLE</span></div><div class="line"><a name="l02142"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga3a7400ba40970d1010750ae7274d07a8"> 2142</a></span>&#160;<span class="preprocessor">#define __SDMMC_CLK_SLEEP_DISABLE __HAL_RCC_SDMMC_CLK_SLEEP_DISABLE</span></div><div class="line"><a name="l02143"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga874ca8e609a1707ee05251ea08cbcc02"> 2143</a></span>&#160;<span class="preprocessor">#define __SDMMC_CLK_SLEEP_ENABLE __HAL_RCC_SDMMC_CLK_SLEEP_ENABLE</span></div><div class="line"><a name="l02144"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga7682a64b595f3acd375f5a3ad9be9372"> 2144</a></span>&#160;<span class="preprocessor">#define __SDMMC_FORCE_RESET __HAL_RCC_SDMMC_FORCE_RESET</span></div><div class="line"><a name="l02145"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gaa5f53ce88ee0263305d9a45473927454"> 2145</a></span>&#160;<span class="preprocessor">#define __SDMMC_RELEASE_RESET __HAL_RCC_SDMMC_RELEASE_RESET</span></div><div class="line"><a name="l02146"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga1e51511e17773155e0ef0a1d45a82829"> 2146</a></span>&#160;<span class="preprocessor">#define __SPI1_CLK_DISABLE __HAL_RCC_SPI1_CLK_DISABLE</span></div><div class="line"><a name="l02147"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga449f86b99a03b2929d1fa3c3895d5df9"> 2147</a></span>&#160;<span class="preprocessor">#define __SPI1_CLK_ENABLE __HAL_RCC_SPI1_CLK_ENABLE</span></div><div class="line"><a name="l02148"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga7a2a76db53db384ea1bc6e056a0190e7"> 2148</a></span>&#160;<span class="preprocessor">#define __SPI1_CLK_SLEEP_DISABLE __HAL_RCC_SPI1_CLK_SLEEP_DISABLE</span></div><div class="line"><a name="l02149"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga4827d1af8789446e75722131ef5fcd4c"> 2149</a></span>&#160;<span class="preprocessor">#define __SPI1_CLK_SLEEP_ENABLE __HAL_RCC_SPI1_CLK_SLEEP_ENABLE</span></div><div class="line"><a name="l02150"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gab4534be76388b22aba929a389ce90961"> 2150</a></span>&#160;<span class="preprocessor">#define __SPI1_FORCE_RESET __HAL_RCC_SPI1_FORCE_RESET</span></div><div class="line"><a name="l02151"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gad44d06addea92043b0baf1add7ec7d5b"> 2151</a></span>&#160;<span class="preprocessor">#define __SPI1_RELEASE_RESET __HAL_RCC_SPI1_RELEASE_RESET</span></div><div class="line"><a name="l02152"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga64cc32462513227e3da046275f99a3ad"> 2152</a></span>&#160;<span class="preprocessor">#define __SPI2_CLK_DISABLE __HAL_RCC_SPI2_CLK_DISABLE</span></div><div class="line"><a name="l02153"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga37312dc0b6032476ee2a0bde4d4c601c"> 2153</a></span>&#160;<span class="preprocessor">#define __SPI2_CLK_ENABLE __HAL_RCC_SPI2_CLK_ENABLE</span></div><div class="line"><a name="l02154"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gac77dfd862a3f8a848bad3f5d02822003"> 2154</a></span>&#160;<span class="preprocessor">#define __SPI2_CLK_SLEEP_DISABLE __HAL_RCC_SPI2_CLK_SLEEP_DISABLE</span></div><div class="line"><a name="l02155"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gac05baf49d88f18c0f641dca961464abe"> 2155</a></span>&#160;<span class="preprocessor">#define __SPI2_CLK_SLEEP_ENABLE __HAL_RCC_SPI2_CLK_SLEEP_ENABLE</span></div><div class="line"><a name="l02156"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gae187d618acdf2464672bf0b18c34e5cd"> 2156</a></span>&#160;<span class="preprocessor">#define __SPI2_FORCE_RESET __HAL_RCC_SPI2_FORCE_RESET</span></div><div class="line"><a name="l02157"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga92a086f3ba8dd0d3afe55ba477704051"> 2157</a></span>&#160;<span class="preprocessor">#define __SPI2_RELEASE_RESET __HAL_RCC_SPI2_RELEASE_RESET</span></div><div class="line"><a name="l02158"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga28cdbd67b8d023f6c6d779ad764be780"> 2158</a></span>&#160;<span class="preprocessor">#define __SPI3_CLK_DISABLE __HAL_RCC_SPI3_CLK_DISABLE</span></div><div class="line"><a name="l02159"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gaa92d4898892ab4c0fba44fa0b6ac02b4"> 2159</a></span>&#160;<span class="preprocessor">#define __SPI3_CLK_ENABLE __HAL_RCC_SPI3_CLK_ENABLE</span></div><div class="line"><a name="l02160"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga7d9b001be65e2b904269e60f476643eb"> 2160</a></span>&#160;<span class="preprocessor">#define __SPI3_CLK_SLEEP_DISABLE __HAL_RCC_SPI3_CLK_SLEEP_DISABLE</span></div><div class="line"><a name="l02161"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gaef9852457424d2e92e6e1cb1366b8981"> 2161</a></span>&#160;<span class="preprocessor">#define __SPI3_CLK_SLEEP_ENABLE __HAL_RCC_SPI3_CLK_SLEEP_ENABLE</span></div><div class="line"><a name="l02162"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga5c8c0742752582b7b303fab8f23d1b3f"> 2162</a></span>&#160;<span class="preprocessor">#define __SPI3_FORCE_RESET __HAL_RCC_SPI3_FORCE_RESET</span></div><div class="line"><a name="l02163"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga1f3cef9cff8877c578e230b3518f041d"> 2163</a></span>&#160;<span class="preprocessor">#define __SPI3_RELEASE_RESET __HAL_RCC_SPI3_RELEASE_RESET</span></div><div class="line"><a name="l02164"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gac14e78a1860eadfef155f497a8660b6b"> 2164</a></span>&#160;<span class="preprocessor">#define __SRAM_CLK_DISABLE __HAL_RCC_SRAM_CLK_DISABLE</span></div><div class="line"><a name="l02165"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gabb6fb0307de12ccb1d30d2a167f2e4bb"> 2165</a></span>&#160;<span class="preprocessor">#define __SRAM_CLK_ENABLE __HAL_RCC_SRAM_CLK_ENABLE</span></div><div class="line"><a name="l02166"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga0d71b1d9473d534a251bf5aa021d34c6"> 2166</a></span>&#160;<span class="preprocessor">#define __SRAM1_CLK_SLEEP_DISABLE __HAL_RCC_SRAM1_CLK_SLEEP_DISABLE</span></div><div class="line"><a name="l02167"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga790fe597a6e1fbe314256d83534bc539"> 2167</a></span>&#160;<span class="preprocessor">#define __SRAM1_CLK_SLEEP_ENABLE __HAL_RCC_SRAM1_CLK_SLEEP_ENABLE</span></div><div class="line"><a name="l02168"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga1459281323d5a30163aa6ef88e4dc18e"> 2168</a></span>&#160;<span class="preprocessor">#define __SRAM2_CLK_SLEEP_DISABLE __HAL_RCC_SRAM2_CLK_SLEEP_DISABLE</span></div><div class="line"><a name="l02169"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga10a4a62a0e9b308c8b7fdd45951efc71"> 2169</a></span>&#160;<span class="preprocessor">#define __SRAM2_CLK_SLEEP_ENABLE __HAL_RCC_SRAM2_CLK_SLEEP_ENABLE</span></div><div class="line"><a name="l02170"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gada7c5432ad22e6214be6c30fdbac9638"> 2170</a></span>&#160;<span class="preprocessor">#define __SWPMI1_CLK_DISABLE __HAL_RCC_SWPMI1_CLK_DISABLE</span></div><div class="line"><a name="l02171"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga6ebd99e0c438717ba9d0f4c33dfee5c7"> 2171</a></span>&#160;<span class="preprocessor">#define __SWPMI1_CLK_ENABLE __HAL_RCC_SWPMI1_CLK_ENABLE</span></div><div class="line"><a name="l02172"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gae4421172c1cea5e53893e6f3f41729bf"> 2172</a></span>&#160;<span class="preprocessor">#define __SWPMI1_CLK_SLEEP_DISABLE __HAL_RCC_SWPMI1_CLK_SLEEP_DISABLE</span></div><div class="line"><a name="l02173"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga9b6dd1efff55cda34909be38a9435f08"> 2173</a></span>&#160;<span class="preprocessor">#define __SWPMI1_CLK_SLEEP_ENABLE __HAL_RCC_SWPMI1_CLK_SLEEP_ENABLE</span></div><div class="line"><a name="l02174"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga9c0a8cbe546be45dd7c7f0d901b2db76"> 2174</a></span>&#160;<span class="preprocessor">#define __SWPMI1_FORCE_RESET __HAL_RCC_SWPMI1_FORCE_RESET</span></div><div class="line"><a name="l02175"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga7284a029f95a64809fe509d99fbce6f2"> 2175</a></span>&#160;<span class="preprocessor">#define __SWPMI1_RELEASE_RESET __HAL_RCC_SWPMI1_RELEASE_RESET</span></div><div class="line"><a name="l02176"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gaf304a1951b4254ea8aa1ee909338cd55"> 2176</a></span>&#160;<span class="preprocessor">#define __SYSCFG_CLK_DISABLE __HAL_RCC_SYSCFG_CLK_DISABLE</span></div><div class="line"><a name="l02177"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gade2f257c0606454f62a43e92c9f4da16"> 2177</a></span>&#160;<span class="preprocessor">#define __SYSCFG_CLK_ENABLE __HAL_RCC_SYSCFG_CLK_ENABLE</span></div><div class="line"><a name="l02178"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gaec495cd65b4cd9c5794dc26ab0a99cb8"> 2178</a></span>&#160;<span class="preprocessor">#define __SYSCFG_CLK_SLEEP_DISABLE __HAL_RCC_SYSCFG_CLK_SLEEP_DISABLE</span></div><div class="line"><a name="l02179"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga8c0a2b49a38b694b40590201c0798236"> 2179</a></span>&#160;<span class="preprocessor">#define __SYSCFG_CLK_SLEEP_ENABLE __HAL_RCC_SYSCFG_CLK_SLEEP_ENABLE</span></div><div class="line"><a name="l02180"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga4beacdd25611c64ffc04f6b7e6981e65"> 2180</a></span>&#160;<span class="preprocessor">#define __SYSCFG_FORCE_RESET __HAL_RCC_SYSCFG_FORCE_RESET</span></div><div class="line"><a name="l02181"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga9460d38c3a8c209620b68453a12c6c56"> 2181</a></span>&#160;<span class="preprocessor">#define __SYSCFG_RELEASE_RESET __HAL_RCC_SYSCFG_RELEASE_RESET</span></div><div class="line"><a name="l02182"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gac374cff1e951672a19aa5857c58674f7"> 2182</a></span>&#160;<span class="preprocessor">#define __TIM1_CLK_DISABLE __HAL_RCC_TIM1_CLK_DISABLE</span></div><div class="line"><a name="l02183"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gaca66d24989c6306dabafd38dd3b2a34f"> 2183</a></span>&#160;<span class="preprocessor">#define __TIM1_CLK_ENABLE __HAL_RCC_TIM1_CLK_ENABLE</span></div><div class="line"><a name="l02184"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga4c6a5618073539cc5ae7f4662dfa96d9"> 2184</a></span>&#160;<span class="preprocessor">#define __TIM1_CLK_SLEEP_DISABLE __HAL_RCC_TIM1_CLK_SLEEP_DISABLE</span></div><div class="line"><a name="l02185"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga3ffdcca982a4a5d4b024e43cbcb5f1fe"> 2185</a></span>&#160;<span class="preprocessor">#define __TIM1_CLK_SLEEP_ENABLE __HAL_RCC_TIM1_CLK_SLEEP_ENABLE</span></div><div class="line"><a name="l02186"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga42e9934d811e4a1eb3e1315ced3f9616"> 2186</a></span>&#160;<span class="preprocessor">#define __TIM1_FORCE_RESET __HAL_RCC_TIM1_FORCE_RESET</span></div><div class="line"><a name="l02187"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga11d22b1ab7d4d7b9e21f70feca19d595"> 2187</a></span>&#160;<span class="preprocessor">#define __TIM1_RELEASE_RESET __HAL_RCC_TIM1_RELEASE_RESET</span></div><div class="line"><a name="l02188"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga6015db503657bee4d141974992681af4"> 2188</a></span>&#160;<span class="preprocessor">#define __TIM10_CLK_DISABLE __HAL_RCC_TIM10_CLK_DISABLE</span></div><div class="line"><a name="l02189"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gaaede2703ebcc0edcfe2508364b465ba2"> 2189</a></span>&#160;<span class="preprocessor">#define __TIM10_CLK_ENABLE __HAL_RCC_TIM10_CLK_ENABLE</span></div><div class="line"><a name="l02190"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga51608836d363e8f56bcd43ef9846cec4"> 2190</a></span>&#160;<span class="preprocessor">#define __TIM10_FORCE_RESET __HAL_RCC_TIM10_FORCE_RESET</span></div><div class="line"><a name="l02191"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga69408398d8d314c1ad20868dc155bd1a"> 2191</a></span>&#160;<span class="preprocessor">#define __TIM10_RELEASE_RESET __HAL_RCC_TIM10_RELEASE_RESET</span></div><div class="line"><a name="l02192"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga976ce9e8e4584c22a293cac41a8c681a"> 2192</a></span>&#160;<span class="preprocessor">#define __TIM11_CLK_DISABLE __HAL_RCC_TIM11_CLK_DISABLE</span></div><div class="line"><a name="l02193"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga6cc8eb068efb87a58f7e4ed1c052bda6"> 2193</a></span>&#160;<span class="preprocessor">#define __TIM11_CLK_ENABLE __HAL_RCC_TIM11_CLK_ENABLE</span></div><div class="line"><a name="l02194"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gabd9681b9a7bba79cd54826cce394f45a"> 2194</a></span>&#160;<span class="preprocessor">#define __TIM11_FORCE_RESET __HAL_RCC_TIM11_FORCE_RESET</span></div><div class="line"><a name="l02195"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga824e2559156eae3f0a571246d3698431"> 2195</a></span>&#160;<span class="preprocessor">#define __TIM11_RELEASE_RESET __HAL_RCC_TIM11_RELEASE_RESET</span></div><div class="line"><a name="l02196"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gab8ee1eb9468f1037ae0b82dae47b4e36"> 2196</a></span>&#160;<span class="preprocessor">#define __TIM12_CLK_DISABLE __HAL_RCC_TIM12_CLK_DISABLE</span></div><div class="line"><a name="l02197"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gaa238e8a1840193501450360652992b0a"> 2197</a></span>&#160;<span class="preprocessor">#define __TIM12_CLK_ENABLE __HAL_RCC_TIM12_CLK_ENABLE</span></div><div class="line"><a name="l02198"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gae56b393a7c3f23192414bb515d3e0ce7"> 2198</a></span>&#160;<span class="preprocessor">#define __TIM12_FORCE_RESET __HAL_RCC_TIM12_FORCE_RESET</span></div><div class="line"><a name="l02199"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gab3ad7993389232812fa3634cb8f7909f"> 2199</a></span>&#160;<span class="preprocessor">#define __TIM12_RELEASE_RESET __HAL_RCC_TIM12_RELEASE_RESET</span></div><div class="line"><a name="l02200"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gacfec356657ad501040bd9429cbdaa07f"> 2200</a></span>&#160;<span class="preprocessor">#define __TIM13_CLK_DISABLE __HAL_RCC_TIM13_CLK_DISABLE</span></div><div class="line"><a name="l02201"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gaad8f664f4f9f4425f5ca94591107a7a7"> 2201</a></span>&#160;<span class="preprocessor">#define __TIM13_CLK_ENABLE __HAL_RCC_TIM13_CLK_ENABLE</span></div><div class="line"><a name="l02202"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga93a1ee53bfd837e622370714d258835e"> 2202</a></span>&#160;<span class="preprocessor">#define __TIM13_FORCE_RESET __HAL_RCC_TIM13_FORCE_RESET</span></div><div class="line"><a name="l02203"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga6f650b47d31086ec19b1c1a146124930"> 2203</a></span>&#160;<span class="preprocessor">#define __TIM13_RELEASE_RESET __HAL_RCC_TIM13_RELEASE_RESET</span></div><div class="line"><a name="l02204"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gae9d1d7754509af407addaa6e96e35e95"> 2204</a></span>&#160;<span class="preprocessor">#define __TIM14_CLK_DISABLE __HAL_RCC_TIM14_CLK_DISABLE</span></div><div class="line"><a name="l02205"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga17ea8a6c97269b92eb4c267565e1504c"> 2205</a></span>&#160;<span class="preprocessor">#define __TIM14_CLK_ENABLE __HAL_RCC_TIM14_CLK_ENABLE</span></div><div class="line"><a name="l02206"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gae83b078b087527043d44dcb3c00b2396"> 2206</a></span>&#160;<span class="preprocessor">#define __TIM14_FORCE_RESET __HAL_RCC_TIM14_FORCE_RESET</span></div><div class="line"><a name="l02207"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gadb150e0f413bbb69889b787e2633254b"> 2207</a></span>&#160;<span class="preprocessor">#define __TIM14_RELEASE_RESET __HAL_RCC_TIM14_RELEASE_RESET</span></div><div class="line"><a name="l02208"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gaf520deb7e38c475a833720a8c449bfcd"> 2208</a></span>&#160;<span class="preprocessor">#define __TIM15_CLK_DISABLE __HAL_RCC_TIM15_CLK_DISABLE</span></div><div class="line"><a name="l02209"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga26324fde431019435e70c6f9546a9116"> 2209</a></span>&#160;<span class="preprocessor">#define __TIM15_CLK_ENABLE __HAL_RCC_TIM15_CLK_ENABLE</span></div><div class="line"><a name="l02210"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga2edf101c47e6e927889d454f7c3e4c08"> 2210</a></span>&#160;<span class="preprocessor">#define __TIM15_CLK_SLEEP_DISABLE __HAL_RCC_TIM15_CLK_SLEEP_DISABLE</span></div><div class="line"><a name="l02211"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga9d37421bcf87efc7643928dfafabecf3"> 2211</a></span>&#160;<span class="preprocessor">#define __TIM15_CLK_SLEEP_ENABLE __HAL_RCC_TIM15_CLK_SLEEP_ENABLE</span></div><div class="line"><a name="l02212"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga03c43f6aa09a714c4d091331110a209a"> 2212</a></span>&#160;<span class="preprocessor">#define __TIM15_FORCE_RESET __HAL_RCC_TIM15_FORCE_RESET</span></div><div class="line"><a name="l02213"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga1b9c6bc76d9ee78a55710eb7773a2bbc"> 2213</a></span>&#160;<span class="preprocessor">#define __TIM15_RELEASE_RESET __HAL_RCC_TIM15_RELEASE_RESET</span></div><div class="line"><a name="l02214"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga20a13035ec7902e5ca5fdf878cb51ec3"> 2214</a></span>&#160;<span class="preprocessor">#define __TIM16_CLK_DISABLE __HAL_RCC_TIM16_CLK_DISABLE</span></div><div class="line"><a name="l02215"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga9dc682b745cf3b2bb955bcc5feb4bcd3"> 2215</a></span>&#160;<span class="preprocessor">#define __TIM16_CLK_ENABLE __HAL_RCC_TIM16_CLK_ENABLE</span></div><div class="line"><a name="l02216"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga95b0b3e155fea0b19e66b5d38f4a3810"> 2216</a></span>&#160;<span class="preprocessor">#define __TIM16_CLK_SLEEP_DISABLE __HAL_RCC_TIM16_CLK_SLEEP_DISABLE</span></div><div class="line"><a name="l02217"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gade54c71fcbd16e23c401a6f219df9eaf"> 2217</a></span>&#160;<span class="preprocessor">#define __TIM16_CLK_SLEEP_ENABLE __HAL_RCC_TIM16_CLK_SLEEP_ENABLE</span></div><div class="line"><a name="l02218"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga0e1e4dcad1f5857030a9a6aec4ba4750"> 2218</a></span>&#160;<span class="preprocessor">#define __TIM16_FORCE_RESET __HAL_RCC_TIM16_FORCE_RESET</span></div><div class="line"><a name="l02219"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gabc91257ee41523107cae6d7f3413750b"> 2219</a></span>&#160;<span class="preprocessor">#define __TIM16_RELEASE_RESET __HAL_RCC_TIM16_RELEASE_RESET</span></div><div class="line"><a name="l02220"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga221f536db3bd69c4a9617067509cc328"> 2220</a></span>&#160;<span class="preprocessor">#define __TIM17_CLK_DISABLE __HAL_RCC_TIM17_CLK_DISABLE</span></div><div class="line"><a name="l02221"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga0208b98e98d5baeb46f39c7ed5ae3351"> 2221</a></span>&#160;<span class="preprocessor">#define __TIM17_CLK_ENABLE __HAL_RCC_TIM17_CLK_ENABLE</span></div><div class="line"><a name="l02222"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gacad0cfe779960cb0b9444620e6ee7997"> 2222</a></span>&#160;<span class="preprocessor">#define __TIM17_CLK_SLEEP_DISABLE __HAL_RCC_TIM17_CLK_SLEEP_DISABLE</span></div><div class="line"><a name="l02223"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga7a2dbc1a3fd9cc044f437f3b3760138f"> 2223</a></span>&#160;<span class="preprocessor">#define __TIM17_CLK_SLEEP_ENABLE __HAL_RCC_TIM17_CLK_SLEEP_ENABLE</span></div><div class="line"><a name="l02224"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga86bf9b6f86bc9071e215bc664c8e0923"> 2224</a></span>&#160;<span class="preprocessor">#define __TIM17_FORCE_RESET __HAL_RCC_TIM17_FORCE_RESET</span></div><div class="line"><a name="l02225"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gab8e7ecf7c59c1db06b2ba69bd7527e3f"> 2225</a></span>&#160;<span class="preprocessor">#define __TIM17_RELEASE_RESET __HAL_RCC_TIM17_RELEASE_RESET</span></div><div class="line"><a name="l02226"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga44d19f521b4c0161d7fb28c96bf5fbb7"> 2226</a></span>&#160;<span class="preprocessor">#define __TIM2_CLK_DISABLE __HAL_RCC_TIM2_CLK_DISABLE</span></div><div class="line"><a name="l02227"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gae06cbd87c2db5dbb2aee0d47888374af"> 2227</a></span>&#160;<span class="preprocessor">#define __TIM2_CLK_ENABLE __HAL_RCC_TIM2_CLK_ENABLE</span></div><div class="line"><a name="l02228"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga6f8e4c63d5473a6af21a776fb1c20d1d"> 2228</a></span>&#160;<span class="preprocessor">#define __TIM2_CLK_SLEEP_DISABLE __HAL_RCC_TIM2_CLK_SLEEP_DISABLE</span></div><div class="line"><a name="l02229"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gaad6d1c9176e1ca4c3eb67bfbd1d3be57"> 2229</a></span>&#160;<span class="preprocessor">#define __TIM2_CLK_SLEEP_ENABLE __HAL_RCC_TIM2_CLK_SLEEP_ENABLE</span></div><div class="line"><a name="l02230"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga436568ac94926e275ddcb03dc505af7d"> 2230</a></span>&#160;<span class="preprocessor">#define __TIM2_FORCE_RESET __HAL_RCC_TIM2_FORCE_RESET</span></div><div class="line"><a name="l02231"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga1e9358e947f8948c6a07915a5d291ca5"> 2231</a></span>&#160;<span class="preprocessor">#define __TIM2_RELEASE_RESET __HAL_RCC_TIM2_RELEASE_RESET</span></div><div class="line"><a name="l02232"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gae6a6297aa614c719a6c8f8da6aa03149"> 2232</a></span>&#160;<span class="preprocessor">#define __TIM3_CLK_DISABLE __HAL_RCC_TIM3_CLK_DISABLE</span></div><div class="line"><a name="l02233"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gaba986ca28ba487793c6eaa1f659ada7c"> 2233</a></span>&#160;<span class="preprocessor">#define __TIM3_CLK_ENABLE __HAL_RCC_TIM3_CLK_ENABLE</span></div><div class="line"><a name="l02234"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga6fbed2df3a86b61e52b2bdcea4d29988"> 2234</a></span>&#160;<span class="preprocessor">#define __TIM3_CLK_SLEEP_DISABLE __HAL_RCC_TIM3_CLK_SLEEP_DISABLE</span></div><div class="line"><a name="l02235"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gae893042ae5e7b7f5df7dddacb5b3698e"> 2235</a></span>&#160;<span class="preprocessor">#define __TIM3_CLK_SLEEP_ENABLE __HAL_RCC_TIM3_CLK_SLEEP_ENABLE</span></div><div class="line"><a name="l02236"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga97d9c3f9b7a082c72411747907d3adde"> 2236</a></span>&#160;<span class="preprocessor">#define __TIM3_FORCE_RESET __HAL_RCC_TIM3_FORCE_RESET</span></div><div class="line"><a name="l02237"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga8b8192c731e744d5018630a86deb118b"> 2237</a></span>&#160;<span class="preprocessor">#define __TIM3_RELEASE_RESET __HAL_RCC_TIM3_RELEASE_RESET</span></div><div class="line"><a name="l02238"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga489be82d36ad4def594b8ae60320f3c6"> 2238</a></span>&#160;<span class="preprocessor">#define __TIM4_CLK_DISABLE __HAL_RCC_TIM4_CLK_DISABLE</span></div><div class="line"><a name="l02239"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gaa07342539b69e7fc53a934d91f6915e2"> 2239</a></span>&#160;<span class="preprocessor">#define __TIM4_CLK_ENABLE __HAL_RCC_TIM4_CLK_ENABLE</span></div><div class="line"><a name="l02240"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gac785e48843cc0930737a7865794d502e"> 2240</a></span>&#160;<span class="preprocessor">#define __TIM4_CLK_SLEEP_DISABLE __HAL_RCC_TIM4_CLK_SLEEP_DISABLE</span></div><div class="line"><a name="l02241"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga4800dcd32761c733ad412cb7480f7f5a"> 2241</a></span>&#160;<span class="preprocessor">#define __TIM4_CLK_SLEEP_ENABLE __HAL_RCC_TIM4_CLK_SLEEP_ENABLE</span></div><div class="line"><a name="l02242"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gab4e910ec77744c42b35ba6fe5e5b902b"> 2242</a></span>&#160;<span class="preprocessor">#define __TIM4_FORCE_RESET __HAL_RCC_TIM4_FORCE_RESET</span></div><div class="line"><a name="l02243"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gae07e507d12b6112b856c71866d6a62f1"> 2243</a></span>&#160;<span class="preprocessor">#define __TIM4_RELEASE_RESET __HAL_RCC_TIM4_RELEASE_RESET</span></div><div class="line"><a name="l02244"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga182d511999875bd31812852b1b78f4e6"> 2244</a></span>&#160;<span class="preprocessor">#define __TIM5_CLK_DISABLE __HAL_RCC_TIM5_CLK_DISABLE</span></div><div class="line"><a name="l02245"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga88ce7393e694b7304832f859e79bbb45"> 2245</a></span>&#160;<span class="preprocessor">#define __TIM5_CLK_ENABLE __HAL_RCC_TIM5_CLK_ENABLE</span></div><div class="line"><a name="l02246"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga6ef0270755ff81bb2bbdfabbe4565041"> 2246</a></span>&#160;<span class="preprocessor">#define __TIM5_CLK_SLEEP_DISABLE __HAL_RCC_TIM5_CLK_SLEEP_DISABLE</span></div><div class="line"><a name="l02247"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gaa24fdb3b0088008c20c6e5ecccd3f6b6"> 2247</a></span>&#160;<span class="preprocessor">#define __TIM5_CLK_SLEEP_ENABLE __HAL_RCC_TIM5_CLK_SLEEP_ENABLE</span></div><div class="line"><a name="l02248"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gaa07976dd4fea46ea3607d60c91135d57"> 2248</a></span>&#160;<span class="preprocessor">#define __TIM5_FORCE_RESET __HAL_RCC_TIM5_FORCE_RESET</span></div><div class="line"><a name="l02249"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga9147d36f3775a32d40f0abcf2fd38fef"> 2249</a></span>&#160;<span class="preprocessor">#define __TIM5_RELEASE_RESET __HAL_RCC_TIM5_RELEASE_RESET</span></div><div class="line"><a name="l02250"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga16facf74d71ea54b2a9da63cffe0c99a"> 2250</a></span>&#160;<span class="preprocessor">#define __TIM6_CLK_DISABLE __HAL_RCC_TIM6_CLK_DISABLE</span></div><div class="line"><a name="l02251"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gaa4a746941c7432e4c3cbf7530cbd0b36"> 2251</a></span>&#160;<span class="preprocessor">#define __TIM6_CLK_ENABLE __HAL_RCC_TIM6_CLK_ENABLE</span></div><div class="line"><a name="l02252"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga03bbe3efed06a8df35996cb58c890af4"> 2252</a></span>&#160;<span class="preprocessor">#define __TIM6_CLK_SLEEP_DISABLE __HAL_RCC_TIM6_CLK_SLEEP_DISABLE</span></div><div class="line"><a name="l02253"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga0dd96378a8b3691ff2f29d93e80f4291"> 2253</a></span>&#160;<span class="preprocessor">#define __TIM6_CLK_SLEEP_ENABLE __HAL_RCC_TIM6_CLK_SLEEP_ENABLE</span></div><div class="line"><a name="l02254"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga24edb732ed2e5e6ac7724695b5f21954"> 2254</a></span>&#160;<span class="preprocessor">#define __TIM6_FORCE_RESET __HAL_RCC_TIM6_FORCE_RESET</span></div><div class="line"><a name="l02255"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gabdf7ef03c9de1208b413d09be54bbac7"> 2255</a></span>&#160;<span class="preprocessor">#define __TIM6_RELEASE_RESET __HAL_RCC_TIM6_RELEASE_RESET</span></div><div class="line"><a name="l02256"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga51e8c84a72ecac4490fa36cffd5e05b1"> 2256</a></span>&#160;<span class="preprocessor">#define __TIM7_CLK_DISABLE __HAL_RCC_TIM7_CLK_DISABLE</span></div><div class="line"><a name="l02257"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gabbecf6d3f327c8dbd1047470bb578a0a"> 2257</a></span>&#160;<span class="preprocessor">#define __TIM7_CLK_ENABLE __HAL_RCC_TIM7_CLK_ENABLE</span></div><div class="line"><a name="l02258"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga4c16bf990b994cdc00d0d4802c5d234a"> 2258</a></span>&#160;<span class="preprocessor">#define __TIM7_CLK_SLEEP_DISABLE __HAL_RCC_TIM7_CLK_SLEEP_DISABLE</span></div><div class="line"><a name="l02259"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga96f4fdc9e740dc843f6b31f82441f097"> 2259</a></span>&#160;<span class="preprocessor">#define __TIM7_CLK_SLEEP_ENABLE __HAL_RCC_TIM7_CLK_SLEEP_ENABLE</span></div><div class="line"><a name="l02260"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga63998a20f793d6defe0441970e8af993"> 2260</a></span>&#160;<span class="preprocessor">#define __TIM7_FORCE_RESET __HAL_RCC_TIM7_FORCE_RESET</span></div><div class="line"><a name="l02261"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga9bcfc1ba097bb8fbf4edef318cd34fb6"> 2261</a></span>&#160;<span class="preprocessor">#define __TIM7_RELEASE_RESET __HAL_RCC_TIM7_RELEASE_RESET</span></div><div class="line"><a name="l02262"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga8c2578c8b1027bd9d554276d7c641a03"> 2262</a></span>&#160;<span class="preprocessor">#define __TIM8_CLK_DISABLE __HAL_RCC_TIM8_CLK_DISABLE</span></div><div class="line"><a name="l02263"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gaabcfb93496a0ddb827e34bdeb9f00f1c"> 2263</a></span>&#160;<span class="preprocessor">#define __TIM8_CLK_ENABLE __HAL_RCC_TIM8_CLK_ENABLE</span></div><div class="line"><a name="l02264"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gae89db54c079131d2b38ea73963460103"> 2264</a></span>&#160;<span class="preprocessor">#define __TIM8_CLK_SLEEP_DISABLE __HAL_RCC_TIM8_CLK_SLEEP_DISABLE</span></div><div class="line"><a name="l02265"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga7e509c99ad069e570a410c60d9d4fb61"> 2265</a></span>&#160;<span class="preprocessor">#define __TIM8_CLK_SLEEP_ENABLE __HAL_RCC_TIM8_CLK_SLEEP_ENABLE</span></div><div class="line"><a name="l02266"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga835e7ae84e532db77f3712753bf49d8a"> 2266</a></span>&#160;<span class="preprocessor">#define __TIM8_FORCE_RESET __HAL_RCC_TIM8_FORCE_RESET</span></div><div class="line"><a name="l02267"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga4e2c51ab362d5c8dc0271d3bf6841b8f"> 2267</a></span>&#160;<span class="preprocessor">#define __TIM8_RELEASE_RESET __HAL_RCC_TIM8_RELEASE_RESET</span></div><div class="line"><a name="l02268"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga64ffa78e1f919fc30de9d32ed533dc3c"> 2268</a></span>&#160;<span class="preprocessor">#define __TIM9_CLK_DISABLE __HAL_RCC_TIM9_CLK_DISABLE</span></div><div class="line"><a name="l02269"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gaf62dcd57ef37f2836c3f222e774d25a4"> 2269</a></span>&#160;<span class="preprocessor">#define __TIM9_CLK_ENABLE __HAL_RCC_TIM9_CLK_ENABLE</span></div><div class="line"><a name="l02270"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga81fb5cbbf251d0b3b42a650399f327f2"> 2270</a></span>&#160;<span class="preprocessor">#define __TIM9_FORCE_RESET __HAL_RCC_TIM9_FORCE_RESET</span></div><div class="line"><a name="l02271"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gadd936f6a03bac25d239ce2111dd77048"> 2271</a></span>&#160;<span class="preprocessor">#define __TIM9_RELEASE_RESET __HAL_RCC_TIM9_RELEASE_RESET</span></div><div class="line"><a name="l02272"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga9fd4d359940ac569114e5dd75e6ccef7"> 2272</a></span>&#160;<span class="preprocessor">#define __TSC_CLK_DISABLE __HAL_RCC_TSC_CLK_DISABLE</span></div><div class="line"><a name="l02273"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gae675868b2ceace795fcc61e356cce397"> 2273</a></span>&#160;<span class="preprocessor">#define __TSC_CLK_ENABLE __HAL_RCC_TSC_CLK_ENABLE</span></div><div class="line"><a name="l02274"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gaae6ea218d3a94e736dfac2c2386c8189"> 2274</a></span>&#160;<span class="preprocessor">#define __TSC_CLK_SLEEP_DISABLE __HAL_RCC_TSC_CLK_SLEEP_DISABLE</span></div><div class="line"><a name="l02275"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga7b5f8a9297ad0b44ae5a8f138b3ec36e"> 2275</a></span>&#160;<span class="preprocessor">#define __TSC_CLK_SLEEP_ENABLE __HAL_RCC_TSC_CLK_SLEEP_ENABLE</span></div><div class="line"><a name="l02276"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gacce146f2929b942c64a8e5aec1f21e3c"> 2276</a></span>&#160;<span class="preprocessor">#define __TSC_FORCE_RESET __HAL_RCC_TSC_FORCE_RESET</span></div><div class="line"><a name="l02277"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga43df0cf8789c4ad5c6b75de0238cbb5b"> 2277</a></span>&#160;<span class="preprocessor">#define __TSC_RELEASE_RESET __HAL_RCC_TSC_RELEASE_RESET</span></div><div class="line"><a name="l02278"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga9cafabe9be45837925e0381029311698"> 2278</a></span>&#160;<span class="preprocessor">#define __UART4_CLK_DISABLE __HAL_RCC_UART4_CLK_DISABLE</span></div><div class="line"><a name="l02279"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gaa7d235e31461e6946366a789a12d2a58"> 2279</a></span>&#160;<span class="preprocessor">#define __UART4_CLK_ENABLE __HAL_RCC_UART4_CLK_ENABLE</span></div><div class="line"><a name="l02280"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga6eabcf2af5aee392a64df6c80f653d8c"> 2280</a></span>&#160;<span class="preprocessor">#define __UART4_CLK_SLEEP_DISABLE __HAL_RCC_UART4_CLK_SLEEP_DISABLE</span></div><div class="line"><a name="l02281"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga4c3526cdbbac0bdd4c1b71ff91685d08"> 2281</a></span>&#160;<span class="preprocessor">#define __UART4_CLK_SLEEP_ENABLE __HAL_RCC_UART4_CLK_SLEEP_ENABLE</span></div><div class="line"><a name="l02282"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga3fa11393865d20cc6a9dd7a3bb49a7e8"> 2282</a></span>&#160;<span class="preprocessor">#define __UART4_FORCE_RESET __HAL_RCC_UART4_FORCE_RESET</span></div><div class="line"><a name="l02283"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga0ba28f261c094e2f6df78da62042fb59"> 2283</a></span>&#160;<span class="preprocessor">#define __UART4_RELEASE_RESET __HAL_RCC_UART4_RELEASE_RESET</span></div><div class="line"><a name="l02284"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gafe498a3d4cfc62755072abdb7b20b865"> 2284</a></span>&#160;<span class="preprocessor">#define __UART5_CLK_DISABLE __HAL_RCC_UART5_CLK_DISABLE</span></div><div class="line"><a name="l02285"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga7b4b49db3dac7e83c37beed3dfd19980"> 2285</a></span>&#160;<span class="preprocessor">#define __UART5_CLK_ENABLE __HAL_RCC_UART5_CLK_ENABLE</span></div><div class="line"><a name="l02286"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga82f8f6e08fbeea0ab37d22c5d02526ea"> 2286</a></span>&#160;<span class="preprocessor">#define __UART5_CLK_SLEEP_DISABLE __HAL_RCC_UART5_CLK_SLEEP_DISABLE</span></div><div class="line"><a name="l02287"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga4a91f9d4af6a747b6e37e343101c4757"> 2287</a></span>&#160;<span class="preprocessor">#define __UART5_CLK_SLEEP_ENABLE __HAL_RCC_UART5_CLK_SLEEP_ENABLE</span></div><div class="line"><a name="l02288"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gaa862c1dd316cef6f49cf1d8b75fc98ab"> 2288</a></span>&#160;<span class="preprocessor">#define __UART5_FORCE_RESET __HAL_RCC_UART5_FORCE_RESET</span></div><div class="line"><a name="l02289"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gac1d6aac067f40a8881b272393db61725"> 2289</a></span>&#160;<span class="preprocessor">#define __UART5_RELEASE_RESET __HAL_RCC_UART5_RELEASE_RESET</span></div><div class="line"><a name="l02290"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gaa5da6139eb7a5c1432f3bbdb29021f03"> 2290</a></span>&#160;<span class="preprocessor">#define __USART1_CLK_DISABLE __HAL_RCC_USART1_CLK_DISABLE</span></div><div class="line"><a name="l02291"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gae10e7a83f9766bc578dbc39727751fa8"> 2291</a></span>&#160;<span class="preprocessor">#define __USART1_CLK_ENABLE __HAL_RCC_USART1_CLK_ENABLE</span></div><div class="line"><a name="l02292"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gaa4dced1323153e27e9c29faebee35ddb"> 2292</a></span>&#160;<span class="preprocessor">#define __USART1_CLK_SLEEP_DISABLE __HAL_RCC_USART1_CLK_SLEEP_DISABLE</span></div><div class="line"><a name="l02293"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga6378b19a4a228da0e399b703b018f10c"> 2293</a></span>&#160;<span class="preprocessor">#define __USART1_CLK_SLEEP_ENABLE __HAL_RCC_USART1_CLK_SLEEP_ENABLE</span></div><div class="line"><a name="l02294"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gaf29da865725f4aa165fa9f551c40025e"> 2294</a></span>&#160;<span class="preprocessor">#define __USART1_FORCE_RESET __HAL_RCC_USART1_FORCE_RESET</span></div><div class="line"><a name="l02295"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga705c0a674be8a0f70f013a31f7f2ee1c"> 2295</a></span>&#160;<span class="preprocessor">#define __USART1_RELEASE_RESET __HAL_RCC_USART1_RELEASE_RESET</span></div><div class="line"><a name="l02296"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gad87c7e24f846f645280bcab507705301"> 2296</a></span>&#160;<span class="preprocessor">#define __USART2_CLK_DISABLE __HAL_RCC_USART2_CLK_DISABLE</span></div><div class="line"><a name="l02297"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga8d6e2f7f87edd62b54140152a8f662c4"> 2297</a></span>&#160;<span class="preprocessor">#define __USART2_CLK_ENABLE __HAL_RCC_USART2_CLK_ENABLE</span></div><div class="line"><a name="l02298"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga7996fe6f4f857778c4acbd62a106bdce"> 2298</a></span>&#160;<span class="preprocessor">#define __USART2_CLK_SLEEP_DISABLE __HAL_RCC_USART2_CLK_SLEEP_DISABLE</span></div><div class="line"><a name="l02299"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gad7970d225de9a77f3fc745293ca316ed"> 2299</a></span>&#160;<span class="preprocessor">#define __USART2_CLK_SLEEP_ENABLE __HAL_RCC_USART2_CLK_SLEEP_ENABLE</span></div><div class="line"><a name="l02300"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga979c0d058e16fdea1923807ab635f4dd"> 2300</a></span>&#160;<span class="preprocessor">#define __USART2_FORCE_RESET __HAL_RCC_USART2_FORCE_RESET</span></div><div class="line"><a name="l02301"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga0b8442b95cc856fb66c66874d511c5bb"> 2301</a></span>&#160;<span class="preprocessor">#define __USART2_RELEASE_RESET __HAL_RCC_USART2_RELEASE_RESET</span></div><div class="line"><a name="l02302"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga5493319829b9739c7495cc765162f4b3"> 2302</a></span>&#160;<span class="preprocessor">#define __USART3_CLK_DISABLE __HAL_RCC_USART3_CLK_DISABLE</span></div><div class="line"><a name="l02303"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga821236fc8d13c8b707128514c0a42a02"> 2303</a></span>&#160;<span class="preprocessor">#define __USART3_CLK_ENABLE __HAL_RCC_USART3_CLK_ENABLE</span></div><div class="line"><a name="l02304"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga32b28245d8d5a75b7182779315cb74d8"> 2304</a></span>&#160;<span class="preprocessor">#define __USART3_CLK_SLEEP_DISABLE __HAL_RCC_USART3_CLK_SLEEP_DISABLE</span></div><div class="line"><a name="l02305"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gad2b6888f9a8ef85b727f7eabf6501d2f"> 2305</a></span>&#160;<span class="preprocessor">#define __USART3_CLK_SLEEP_ENABLE __HAL_RCC_USART3_CLK_SLEEP_ENABLE</span></div><div class="line"><a name="l02306"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga4f128e1456098323bd12668d7c934522"> 2306</a></span>&#160;<span class="preprocessor">#define __USART3_FORCE_RESET __HAL_RCC_USART3_FORCE_RESET</span></div><div class="line"><a name="l02307"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gaab6dbb36cc19bb8ec325c5236fa8effe"> 2307</a></span>&#160;<span class="preprocessor">#define __USART3_RELEASE_RESET __HAL_RCC_USART3_RELEASE_RESET</span></div><div class="line"><a name="l02308"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gac6106654699e6d24b5d4c59830b55923"> 2308</a></span>&#160;<span class="preprocessor">#define __USART4_CLK_DISABLE        __HAL_RCC_UART4_CLK_DISABLE</span></div><div class="line"><a name="l02309"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gaf3e74387a8d428bfc2251ce0b4ca795c"> 2309</a></span>&#160;<span class="preprocessor">#define __USART4_CLK_ENABLE         __HAL_RCC_UART4_CLK_ENABLE</span></div><div class="line"><a name="l02310"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gae998f7bc7193852b391c17b3d919dc6b"> 2310</a></span>&#160;<span class="preprocessor">#define __USART4_CLK_SLEEP_ENABLE   __HAL_RCC_UART4_CLK_SLEEP_ENABLE</span></div><div class="line"><a name="l02311"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga521d2e55e5207d611debbe98b2a7a22e"> 2311</a></span>&#160;<span class="preprocessor">#define __USART4_CLK_SLEEP_DISABLE  __HAL_RCC_UART4_CLK_SLEEP_DISABLE </span></div><div class="line"><a name="l02312"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga342c60e019e63a7d8e932557a6dfc35a"> 2312</a></span>&#160;<span class="preprocessor">#define __USART4_FORCE_RESET        __HAL_RCC_UART4_FORCE_RESET</span></div><div class="line"><a name="l02313"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga3381ddee2f7d2103d68173317808e96e"> 2313</a></span>&#160;<span class="preprocessor">#define __USART4_RELEASE_RESET      __HAL_RCC_UART4_RELEASE_RESET</span></div><div class="line"><a name="l02314"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gadca81993c4e9a134d292ee509f2108da"> 2314</a></span>&#160;<span class="preprocessor">#define __USART5_CLK_DISABLE        __HAL_RCC_UART5_CLK_DISABLE</span></div><div class="line"><a name="l02315"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gad959221f7e570f55a18bc2bf2e849b06"> 2315</a></span>&#160;<span class="preprocessor">#define __USART5_CLK_ENABLE         __HAL_RCC_UART5_CLK_ENABLE</span></div><div class="line"><a name="l02316"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gab2e735cf263fe2d66068649c893f9421"> 2316</a></span>&#160;<span class="preprocessor">#define __USART5_CLK_SLEEP_ENABLE   __HAL_RCC_UART5_CLK_SLEEP_ENABLE</span></div><div class="line"><a name="l02317"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga3ebcd8aa43ec53601b15d7ddd88c7a5f"> 2317</a></span>&#160;<span class="preprocessor">#define __USART5_CLK_SLEEP_DISABLE  __HAL_RCC_UART5_CLK_SLEEP_DISABLE </span></div><div class="line"><a name="l02318"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gaebc2c005ab8b9526cc9d9aa8d2fbc99d"> 2318</a></span>&#160;<span class="preprocessor">#define __USART5_FORCE_RESET        __HAL_RCC_UART5_FORCE_RESET</span></div><div class="line"><a name="l02319"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gaef0270121b0ce4da2cf3f994458326ef"> 2319</a></span>&#160;<span class="preprocessor">#define __USART5_RELEASE_RESET      __HAL_RCC_UART5_RELEASE_RESET</span></div><div class="line"><a name="l02320"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gaaf4f90ed2401b149fbda79ca0d8bc141"> 2320</a></span>&#160;<span class="preprocessor">#define __USART7_CLK_DISABLE        __HAL_RCC_UART7_CLK_DISABLE</span></div><div class="line"><a name="l02321"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga9686a6b050f6e8e97cbea3e270cb70a4"> 2321</a></span>&#160;<span class="preprocessor">#define __USART7_CLK_ENABLE         __HAL_RCC_UART7_CLK_ENABLE</span></div><div class="line"><a name="l02322"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga06c91b1d0f80f1d44dd7718aa8145eec"> 2322</a></span>&#160;<span class="preprocessor">#define __USART7_FORCE_RESET        __HAL_RCC_UART7_FORCE_RESET</span></div><div class="line"><a name="l02323"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gafa09a5eefe6ef876ceb35c5c7e927b90"> 2323</a></span>&#160;<span class="preprocessor">#define __USART7_RELEASE_RESET      __HAL_RCC_UART7_RELEASE_RESET</span></div><div class="line"><a name="l02324"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga156c3013249722a6533154a3c34cb8e5"> 2324</a></span>&#160;<span class="preprocessor">#define __USART8_CLK_DISABLE        __HAL_RCC_UART8_CLK_DISABLE</span></div><div class="line"><a name="l02325"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gadd38e5a3ecd0dd0f8118af0447a096c9"> 2325</a></span>&#160;<span class="preprocessor">#define __USART8_CLK_ENABLE         __HAL_RCC_UART8_CLK_ENABLE</span></div><div class="line"><a name="l02326"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga3a8aed7e7c3dbbb9f4f93d298a813a13"> 2326</a></span>&#160;<span class="preprocessor">#define __USART8_FORCE_RESET        __HAL_RCC_UART8_FORCE_RESET</span></div><div class="line"><a name="l02327"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga2348b929f206d24fa5bd3c4b3315b13d"> 2327</a></span>&#160;<span class="preprocessor">#define __USART8_RELEASE_RESET      __HAL_RCC_UART8_RELEASE_RESET</span></div><div class="line"><a name="l02328"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga008be7939856314751eb981d3d1b59a3"> 2328</a></span>&#160;<span class="preprocessor">#define __USB_CLK_DISABLE         __HAL_RCC_USB_CLK_DISABLE</span></div><div class="line"><a name="l02329"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gaf24171e66b567b30d1ecb05bf218043f"> 2329</a></span>&#160;<span class="preprocessor">#define __USB_CLK_ENABLE          __HAL_RCC_USB_CLK_ENABLE</span></div><div class="line"><a name="l02330"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga24aaba01becfa624ec6e3b0ea8890615"> 2330</a></span>&#160;<span class="preprocessor">#define __USB_FORCE_RESET         __HAL_RCC_USB_FORCE_RESET</span></div><div class="line"><a name="l02331"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga8bdfc42836049dfac32f91b006c16592"> 2331</a></span>&#160;<span class="preprocessor">#define __USB_CLK_SLEEP_ENABLE    __HAL_RCC_USB_CLK_SLEEP_ENABLE</span></div><div class="line"><a name="l02332"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gaf172450b93f91a70d86ad5afed46b933"> 2332</a></span>&#160;<span class="preprocessor">#define __USB_CLK_SLEEP_DISABLE   __HAL_RCC_USB_CLK_SLEEP_DISABLE</span></div><div class="line"><a name="l02333"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gae40dc64569aaca471dff7a6547f11abe"> 2333</a></span>&#160;<span class="preprocessor">#define __USB_OTG_FS_CLK_DISABLE __HAL_RCC_USB_OTG_FS_CLK_DISABLE</span></div><div class="line"><a name="l02334"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gaf4dca51b5f2f6a142fdffc063f68787f"> 2334</a></span>&#160;<span class="preprocessor">#define __USB_OTG_FS_CLK_ENABLE __HAL_RCC_USB_OTG_FS_CLK_ENABLE</span></div><div class="line"><a name="l02335"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga6fb50c3ef9ee8429bcded2b41c75a55e"> 2335</a></span>&#160;<span class="preprocessor">#define __USB_RELEASE_RESET __HAL_RCC_USB_RELEASE_RESET</span></div><div class="line"><a name="l02336"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga17c18790ccc24f556cd518f5c8ba26ec"> 2336</a></span>&#160;<span class="preprocessor">#define __WWDG_CLK_DISABLE __HAL_RCC_WWDG_CLK_DISABLE</span></div><div class="line"><a name="l02337"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga57311d1dc58aaf3d021286cc3bbb9d29"> 2337</a></span>&#160;<span class="preprocessor">#define __WWDG_CLK_ENABLE __HAL_RCC_WWDG_CLK_ENABLE</span></div><div class="line"><a name="l02338"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gac6fa67df82ed82aaafc18a52a39a65a2"> 2338</a></span>&#160;<span class="preprocessor">#define __WWDG_CLK_SLEEP_DISABLE __HAL_RCC_WWDG_CLK_SLEEP_DISABLE</span></div><div class="line"><a name="l02339"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gafe0cf8a80f682f75863f2058608d0567"> 2339</a></span>&#160;<span class="preprocessor">#define __WWDG_CLK_SLEEP_ENABLE __HAL_RCC_WWDG_CLK_SLEEP_ENABLE</span></div><div class="line"><a name="l02340"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga3f066c5b3d2b225967ac2417dae6d569"> 2340</a></span>&#160;<span class="preprocessor">#define __WWDG_FORCE_RESET __HAL_RCC_WWDG_FORCE_RESET</span></div><div class="line"><a name="l02341"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga068a4fec4a2fd9ca223b4d28a0fbc6b8"> 2341</a></span>&#160;<span class="preprocessor">#define __WWDG_RELEASE_RESET __HAL_RCC_WWDG_RELEASE_RESET</span></div><div class="line"><a name="l02342"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga5e5f6e02491ba4544c8e5e788c9914f9"> 2342</a></span>&#160;<span class="preprocessor">#define __TIM21_CLK_ENABLE   __HAL_RCC_TIM21_CLK_ENABLE</span></div><div class="line"><a name="l02343"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga73cc7df88569f682f8f5dafb8fa76fab"> 2343</a></span>&#160;<span class="preprocessor">#define __TIM21_CLK_DISABLE   __HAL_RCC_TIM21_CLK_DISABLE</span></div><div class="line"><a name="l02344"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga6d2dbc31d955310a9360e55fe7748065"> 2344</a></span>&#160;<span class="preprocessor">#define __TIM21_FORCE_RESET   __HAL_RCC_TIM21_FORCE_RESET</span></div><div class="line"><a name="l02345"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga9058ce5ea35581c862efa9d0be0a991e"> 2345</a></span>&#160;<span class="preprocessor">#define __TIM21_RELEASE_RESET  __HAL_RCC_TIM21_RELEASE_RESET</span></div><div class="line"><a name="l02346"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga92b381109bd6db49c8ad5a607ed3a99b"> 2346</a></span>&#160;<span class="preprocessor">#define __TIM21_CLK_SLEEP_ENABLE   __HAL_RCC_TIM21_CLK_SLEEP_ENABLE</span></div><div class="line"><a name="l02347"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga2079771896a6ffc761933edb8bcaaa11"> 2347</a></span>&#160;<span class="preprocessor">#define __TIM21_CLK_SLEEP_DISABLE   __HAL_RCC_TIM21_CLK_SLEEP_DISABLE</span></div><div class="line"><a name="l02348"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga1cb31ba98237a6cf0ef42a744cb85492"> 2348</a></span>&#160;<span class="preprocessor">#define __TIM22_CLK_ENABLE   __HAL_RCC_TIM22_CLK_ENABLE</span></div><div class="line"><a name="l02349"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga866ebd9a0fc9021e63853457d20b24da"> 2349</a></span>&#160;<span class="preprocessor">#define __TIM22_CLK_DISABLE   __HAL_RCC_TIM22_CLK_DISABLE</span></div><div class="line"><a name="l02350"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga3366750cb7794db4d1d46dd8d968038d"> 2350</a></span>&#160;<span class="preprocessor">#define __TIM22_FORCE_RESET   __HAL_RCC_TIM22_FORCE_RESET</span></div><div class="line"><a name="l02351"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga1519bba7d69761e2198845ce7697a92b"> 2351</a></span>&#160;<span class="preprocessor">#define __TIM22_RELEASE_RESET  __HAL_RCC_TIM22_RELEASE_RESET</span></div><div class="line"><a name="l02352"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga97b8627f8f78a55d70a6c50241c43a2f"> 2352</a></span>&#160;<span class="preprocessor">#define __TIM22_CLK_SLEEP_ENABLE   __HAL_RCC_TIM22_CLK_SLEEP_ENABLE</span></div><div class="line"><a name="l02353"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gaa0747e8119f9798cffed35b6312a90ca"> 2353</a></span>&#160;<span class="preprocessor">#define __TIM22_CLK_SLEEP_DISABLE   __HAL_RCC_TIM22_CLK_SLEEP_DISABLE</span></div><div class="line"><a name="l02354"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga84ae58b90f4c98fd88358a01820a8758"> 2354</a></span>&#160;<span class="preprocessor">#define __CRS_CLK_DISABLE __HAL_RCC_CRS_CLK_DISABLE</span></div><div class="line"><a name="l02355"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga52eccec80baca3fd78a15dd06cd38e26"> 2355</a></span>&#160;<span class="preprocessor">#define __CRS_CLK_ENABLE __HAL_RCC_CRS_CLK_ENABLE</span></div><div class="line"><a name="l02356"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga109eb744a73866e3b6acd86d7a3078b6"> 2356</a></span>&#160;<span class="preprocessor">#define __CRS_CLK_SLEEP_DISABLE __HAL_RCC_CRS_CLK_SLEEP_DISABLE</span></div><div class="line"><a name="l02357"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga021f37b26826b71eb190799dca3c9c8e"> 2357</a></span>&#160;<span class="preprocessor">#define __CRS_CLK_SLEEP_ENABLE __HAL_RCC_CRS_CLK_SLEEP_ENABLE</span></div><div class="line"><a name="l02358"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga9e67e2882448dc0477a13ff77b08ae93"> 2358</a></span>&#160;<span class="preprocessor">#define __CRS_FORCE_RESET __HAL_RCC_CRS_FORCE_RESET</span></div><div class="line"><a name="l02359"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gaee653fe1285dc71584a287f1752deef6"> 2359</a></span>&#160;<span class="preprocessor">#define __CRS_RELEASE_RESET __HAL_RCC_CRS_RELEASE_RESET</span></div><div class="line"><a name="l02360"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga717fc2d87d7b55be19d505a1c55507c5"> 2360</a></span>&#160;<span class="preprocessor">#define __RCC_BACKUPRESET_FORCE __HAL_RCC_BACKUPRESET_FORCE</span></div><div class="line"><a name="l02361"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga16e2165e9541a9ffbf34614eb6ef91c2"> 2361</a></span>&#160;<span class="preprocessor">#define __RCC_BACKUPRESET_RELEASE __HAL_RCC_BACKUPRESET_RELEASE</span></div><div class="line"><a name="l02362"></a><span class="lineno"> 2362</span>&#160;</div><div class="line"><a name="l02363"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga4cbf3d0cd9c1f29b7f38cd672a7f81a3"> 2363</a></span>&#160;<span class="preprocessor">#define __USB_OTG_FS_FORCE_RESET  __HAL_RCC_USB_OTG_FS_FORCE_RESET</span></div><div class="line"><a name="l02364"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga0c1425084511fd2205b412ee47165041"> 2364</a></span>&#160;<span class="preprocessor">#define __USB_OTG_FS_RELEASE_RESET  __HAL_RCC_USB_OTG_FS_RELEASE_RESET</span></div><div class="line"><a name="l02365"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga86e49075f8526ea61ca22a6f83ca65d7"> 2365</a></span>&#160;<span class="preprocessor">#define __USB_OTG_FS_CLK_SLEEP_ENABLE  __HAL_RCC_USB_OTG_FS_CLK_SLEEP_ENABLE</span></div><div class="line"><a name="l02366"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga5e698c23794023e6a3bc1d636f969d29"> 2366</a></span>&#160;<span class="preprocessor">#define __USB_OTG_FS_CLK_SLEEP_DISABLE  __HAL_RCC_USB_OTG_FS_CLK_SLEEP_DISABLE</span></div><div class="line"><a name="l02367"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gaa06ceafbbae0701ae30f4f2208063ab2"> 2367</a></span>&#160;<span class="preprocessor">#define __USB_OTG_HS_CLK_DISABLE  __HAL_RCC_USB_OTG_HS_CLK_DISABLE</span></div><div class="line"><a name="l02368"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gabb3e2e415cffa49ad11304197a87c815"> 2368</a></span>&#160;<span class="preprocessor">#define __USB_OTG_HS_CLK_ENABLE          __HAL_RCC_USB_OTG_HS_CLK_ENABLE</span></div><div class="line"><a name="l02369"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gacb7cf172f15526f73b2291f9440577d4"> 2369</a></span>&#160;<span class="preprocessor">#define __USB_OTG_HS_ULPI_CLK_ENABLE  __HAL_RCC_USB_OTG_HS_ULPI_CLK_ENABLE</span></div><div class="line"><a name="l02370"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gabc6cd0dc76c5ed13a0e7cba823c13312"> 2370</a></span>&#160;<span class="preprocessor">#define __USB_OTG_HS_ULPI_CLK_DISABLE  __HAL_RCC_USB_OTG_HS_ULPI_CLK_DISABLE  </span></div><div class="line"><a name="l02371"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gac9bbf39b89a6473c844e17e11a3eab9f"> 2371</a></span>&#160;<span class="preprocessor">#define __TIM9_CLK_SLEEP_ENABLE          __HAL_RCC_TIM9_CLK_SLEEP_ENABLE</span></div><div class="line"><a name="l02372"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga7f52505d183acb87448424209f9399aa"> 2372</a></span>&#160;<span class="preprocessor">#define __TIM9_CLK_SLEEP_DISABLE  __HAL_RCC_TIM9_CLK_SLEEP_DISABLE  </span></div><div class="line"><a name="l02373"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gaf1904f04654e232acf4caca31f544a33"> 2373</a></span>&#160;<span class="preprocessor">#define __TIM10_CLK_SLEEP_ENABLE  __HAL_RCC_TIM10_CLK_SLEEP_ENABLE</span></div><div class="line"><a name="l02374"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga66de9f2e0f7f60d24c3b44f15c8523c6"> 2374</a></span>&#160;<span class="preprocessor">#define __TIM10_CLK_SLEEP_DISABLE  __HAL_RCC_TIM10_CLK_SLEEP_DISABLE  </span></div><div class="line"><a name="l02375"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga4393063c2f3b735337d6732e01ee8978"> 2375</a></span>&#160;<span class="preprocessor">#define __TIM11_CLK_SLEEP_ENABLE  __HAL_RCC_TIM11_CLK_SLEEP_ENABLE</span></div><div class="line"><a name="l02376"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga690afa8116fd35919a36e091a8cf5c23"> 2376</a></span>&#160;<span class="preprocessor">#define __TIM11_CLK_SLEEP_DISABLE  __HAL_RCC_TIM11_CLK_SLEEP_DISABLE  </span></div><div class="line"><a name="l02377"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga87c7d1613c6a412c2bf635b73135b6ee"> 2377</a></span>&#160;<span class="preprocessor">#define __ETHMACPTP_CLK_SLEEP_ENABLE  __HAL_RCC_ETHMACPTP_CLK_SLEEP_ENABLE</span></div><div class="line"><a name="l02378"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gaec8c28c7d3756083ad01edb3f5c89af1"> 2378</a></span>&#160;<span class="preprocessor">#define __ETHMACPTP_CLK_SLEEP_DISABLE  __HAL_RCC_ETHMACPTP_CLK_SLEEP_DISABLE</span></div><div class="line"><a name="l02379"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga766456044c0297038af8f53d58575c6b"> 2379</a></span>&#160;<span class="preprocessor">#define __ETHMACPTP_CLK_ENABLE          __HAL_RCC_ETHMACPTP_CLK_ENABLE</span></div><div class="line"><a name="l02380"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gaff291385ffdf68d3d1d336cd4fa0f72e"> 2380</a></span>&#160;<span class="preprocessor">#define __ETHMACPTP_CLK_DISABLE          __HAL_RCC_ETHMACPTP_CLK_DISABLE  </span></div><div class="line"><a name="l02381"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga27a43502b6e59c8eb666781a340b412b"> 2381</a></span>&#160;<span class="preprocessor">#define __HASH_CLK_ENABLE          __HAL_RCC_HASH_CLK_ENABLE</span></div><div class="line"><a name="l02382"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga2dd43b4ddd51ec5b1242492e094d3a13"> 2382</a></span>&#160;<span class="preprocessor">#define __HASH_FORCE_RESET          __HAL_RCC_HASH_FORCE_RESET</span></div><div class="line"><a name="l02383"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gac3ede6a3866857961ca8374a199bfa69"> 2383</a></span>&#160;<span class="preprocessor">#define __HASH_RELEASE_RESET          __HAL_RCC_HASH_RELEASE_RESET</span></div><div class="line"><a name="l02384"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gae9acd455370cd79310252130c349f838"> 2384</a></span>&#160;<span class="preprocessor">#define __HASH_CLK_SLEEP_ENABLE          __HAL_RCC_HASH_CLK_SLEEP_ENABLE</span></div><div class="line"><a name="l02385"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga1e1531b67894be54ccf3e76229a96e68"> 2385</a></span>&#160;<span class="preprocessor">#define __HASH_CLK_SLEEP_DISABLE  __HAL_RCC_HASH_CLK_SLEEP_DISABLE</span></div><div class="line"><a name="l02386"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gab3f5c7465d76625b7f6150aceec5780e"> 2386</a></span>&#160;<span class="preprocessor">#define __HASH_CLK_DISABLE            __HAL_RCC_HASH_CLK_DISABLE  </span></div><div class="line"><a name="l02387"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gab2da9ccd3f940c93df709920900fba25"> 2387</a></span>&#160;<span class="preprocessor">#define __SPI5_CLK_ENABLE          __HAL_RCC_SPI5_CLK_ENABLE</span></div><div class="line"><a name="l02388"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga5b165d3539afb51e2e05bd2de0749ae3"> 2388</a></span>&#160;<span class="preprocessor">#define __SPI5_CLK_DISABLE              __HAL_RCC_SPI5_CLK_DISABLE</span></div><div class="line"><a name="l02389"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga58137bdc1c2d10e75f0da96c677e8ead"> 2389</a></span>&#160;<span class="preprocessor">#define __SPI5_FORCE_RESET          __HAL_RCC_SPI5_FORCE_RESET</span></div><div class="line"><a name="l02390"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gabca42c543de06ceaad91178e82cc33de"> 2390</a></span>&#160;<span class="preprocessor">#define __SPI5_RELEASE_RESET          __HAL_RCC_SPI5_RELEASE_RESET</span></div><div class="line"><a name="l02391"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gabbaf71d9b0e2f5d88c3563747d53fc4b"> 2391</a></span>&#160;<span class="preprocessor">#define __SPI5_CLK_SLEEP_ENABLE          __HAL_RCC_SPI5_CLK_SLEEP_ENABLE</span></div><div class="line"><a name="l02392"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga8ad5af0156ecf5b7fb04992a241103ed"> 2392</a></span>&#160;<span class="preprocessor">#define __SPI5_CLK_SLEEP_DISABLE  __HAL_RCC_SPI5_CLK_SLEEP_DISABLE  </span></div><div class="line"><a name="l02393"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gaeaff69ae659f6a4c17e27b80ef8a80bc"> 2393</a></span>&#160;<span class="preprocessor">#define __SPI6_CLK_ENABLE          __HAL_RCC_SPI6_CLK_ENABLE</span></div><div class="line"><a name="l02394"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga52970a8cdb4096533a1ca3221f3464d9"> 2394</a></span>&#160;<span class="preprocessor">#define __SPI6_CLK_DISABLE          __HAL_RCC_SPI6_CLK_DISABLE</span></div><div class="line"><a name="l02395"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga949e3288b4d1c612cd52f79baa120bcd"> 2395</a></span>&#160;<span class="preprocessor">#define __SPI6_FORCE_RESET          __HAL_RCC_SPI6_FORCE_RESET</span></div><div class="line"><a name="l02396"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gaa4d1b74364d9122068fb087811bbdfcf"> 2396</a></span>&#160;<span class="preprocessor">#define __SPI6_RELEASE_RESET         __HAL_RCC_SPI6_RELEASE_RESET</span></div><div class="line"><a name="l02397"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gab55448bad296383401e9fa959560e3f1"> 2397</a></span>&#160;<span class="preprocessor">#define __SPI6_CLK_SLEEP_ENABLE          __HAL_RCC_SPI6_CLK_SLEEP_ENABLE</span></div><div class="line"><a name="l02398"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga16c38d6834e985f3466c21b9d3b68da2"> 2398</a></span>&#160;<span class="preprocessor">#define __SPI6_CLK_SLEEP_DISABLE  __HAL_RCC_SPI6_CLK_SLEEP_DISABLE  </span></div><div class="line"><a name="l02399"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gad84cdc420c9416fde8536d43f12b9807"> 2399</a></span>&#160;<span class="preprocessor">#define __LTDC_CLK_ENABLE          __HAL_RCC_LTDC_CLK_ENABLE</span></div><div class="line"><a name="l02400"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga36beee830404c49d03697162869ec113"> 2400</a></span>&#160;<span class="preprocessor">#define __LTDC_CLK_DISABLE          __HAL_RCC_LTDC_CLK_DISABLE</span></div><div class="line"><a name="l02401"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga768b510b2c77d1d9e28b8cba9ed5ae76"> 2401</a></span>&#160;<span class="preprocessor">#define __LTDC_FORCE_RESET          __HAL_RCC_LTDC_FORCE_RESET</span></div><div class="line"><a name="l02402"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga481cafca3c88f7c7da318f9a6ab50cdb"> 2402</a></span>&#160;<span class="preprocessor">#define __LTDC_RELEASE_RESET          __HAL_RCC_LTDC_RELEASE_RESET</span></div><div class="line"><a name="l02403"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga3f970fe5172ef41349997acb72e5b92c"> 2403</a></span>&#160;<span class="preprocessor">#define __LTDC_CLK_SLEEP_ENABLE          __HAL_RCC_LTDC_CLK_SLEEP_ENABLE  </span></div><div class="line"><a name="l02404"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga719cdae441aa9421f0714b6359d02375"> 2404</a></span>&#160;<span class="preprocessor">#define __ETHMAC_CLK_SLEEP_ENABLE  __HAL_RCC_ETHMAC_CLK_SLEEP_ENABLE</span></div><div class="line"><a name="l02405"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gac126a734a698ab6ea80dc14acb166bcc"> 2405</a></span>&#160;<span class="preprocessor">#define __ETHMAC_CLK_SLEEP_DISABLE  __HAL_RCC_ETHMAC_CLK_SLEEP_DISABLE  </span></div><div class="line"><a name="l02406"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga821804d4757084a396a5737683660e0c"> 2406</a></span>&#160;<span class="preprocessor">#define __ETHMACTX_CLK_SLEEP_ENABLE  __HAL_RCC_ETHMACTX_CLK_SLEEP_ENABLE</span></div><div class="line"><a name="l02407"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga2965f3df04e318e630a14190539ed94f"> 2407</a></span>&#160;<span class="preprocessor">#define __ETHMACTX_CLK_SLEEP_DISABLE  __HAL_RCC_ETHMACTX_CLK_SLEEP_DISABLE  </span></div><div class="line"><a name="l02408"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gaa0ecc6517832ab5b303a184711cafe84"> 2408</a></span>&#160;<span class="preprocessor">#define __ETHMACRX_CLK_SLEEP_ENABLE  __HAL_RCC_ETHMACRX_CLK_SLEEP_ENABLE</span></div><div class="line"><a name="l02409"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gacf62579e4ae8ccbd5acef2cbc3ca7156"> 2409</a></span>&#160;<span class="preprocessor">#define __ETHMACRX_CLK_SLEEP_DISABLE  __HAL_RCC_ETHMACRX_CLK_SLEEP_DISABLE  </span></div><div class="line"><a name="l02410"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gaa109db9698df3dd4643a186a11058390"> 2410</a></span>&#160;<span class="preprocessor">#define __TIM12_CLK_SLEEP_ENABLE  __HAL_RCC_TIM12_CLK_SLEEP_ENABLE</span></div><div class="line"><a name="l02411"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gaf929e8c66960c8ea6504cfd0045f152b"> 2411</a></span>&#160;<span class="preprocessor">#define __TIM12_CLK_SLEEP_DISABLE  __HAL_RCC_TIM12_CLK_SLEEP_DISABLE  </span></div><div class="line"><a name="l02412"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga77169f2e1382485bcd9659b59f89e124"> 2412</a></span>&#160;<span class="preprocessor">#define __TIM13_CLK_SLEEP_ENABLE  __HAL_RCC_TIM13_CLK_SLEEP_ENABLE</span></div><div class="line"><a name="l02413"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga880e7b66246643be14a3c67d5b60ee81"> 2413</a></span>&#160;<span class="preprocessor">#define __TIM13_CLK_SLEEP_DISABLE  __HAL_RCC_TIM13_CLK_SLEEP_DISABLE  </span></div><div class="line"><a name="l02414"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga665eb8ea877917808e0be7ef467d1a0d"> 2414</a></span>&#160;<span class="preprocessor">#define __TIM14_CLK_SLEEP_ENABLE  __HAL_RCC_TIM14_CLK_SLEEP_ENABLE</span></div><div class="line"><a name="l02415"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga71fcbff820f7263e13dbbb2b1ae224dc"> 2415</a></span>&#160;<span class="preprocessor">#define __TIM14_CLK_SLEEP_DISABLE  __HAL_RCC_TIM14_CLK_SLEEP_DISABLE  </span></div><div class="line"><a name="l02416"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga1ef09e51c04879938b3c77bab8fee584"> 2416</a></span>&#160;<span class="preprocessor">#define __BKPSRAM_CLK_ENABLE          __HAL_RCC_BKPSRAM_CLK_ENABLE</span></div><div class="line"><a name="l02417"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga8bdedfe40e391ab3fea620a0655aa221"> 2417</a></span>&#160;<span class="preprocessor">#define __BKPSRAM_CLK_DISABLE          __HAL_RCC_BKPSRAM_CLK_DISABLE</span></div><div class="line"><a name="l02418"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga1d57b2bcc7d644008f0fa757ef43f06e"> 2418</a></span>&#160;<span class="preprocessor">#define __BKPSRAM_CLK_SLEEP_ENABLE  __HAL_RCC_BKPSRAM_CLK_SLEEP_ENABLE</span></div><div class="line"><a name="l02419"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga350a0726c08b726815f58e4c5689db5a"> 2419</a></span>&#160;<span class="preprocessor">#define __BKPSRAM_CLK_SLEEP_DISABLE  __HAL_RCC_BKPSRAM_CLK_SLEEP_DISABLE  </span></div><div class="line"><a name="l02420"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gaa16691622e4f4f03061ab0c5778934dd"> 2420</a></span>&#160;<span class="preprocessor">#define __CCMDATARAMEN_CLK_ENABLE  __HAL_RCC_CCMDATARAMEN_CLK_ENABLE</span></div><div class="line"><a name="l02421"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga25851169ddbfc457b597cfacc91173bd"> 2421</a></span>&#160;<span class="preprocessor">#define __CCMDATARAMEN_CLK_DISABLE  __HAL_RCC_CCMDATARAMEN_CLK_DISABLE  </span></div><div class="line"><a name="l02422"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga2dfc83c494279808ed47f7842f0a40e6"> 2422</a></span>&#160;<span class="preprocessor">#define __USART6_CLK_ENABLE          __HAL_RCC_USART6_CLK_ENABLE</span></div><div class="line"><a name="l02423"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga0b5f454318d65779b4fcb8f415181852"> 2423</a></span>&#160;<span class="preprocessor">#define __USART6_CLK_DISABLE          __HAL_RCC_USART6_CLK_DISABLE</span></div><div class="line"><a name="l02424"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga1a9db7963c878ef6018ff9bbc439e8ca"> 2424</a></span>&#160;<span class="preprocessor">#define __USART6_FORCE_RESET        __HAL_RCC_USART6_FORCE_RESET</span></div><div class="line"><a name="l02425"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga78937fd5dc3a98a2aea8b54a276ab49a"> 2425</a></span>&#160;<span class="preprocessor">#define __USART6_RELEASE_RESET        __HAL_RCC_USART6_RELEASE_RESET</span></div><div class="line"><a name="l02426"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gaabd2ca8c095af0b15f7da6145c4bf5ee"> 2426</a></span>&#160;<span class="preprocessor">#define __USART6_CLK_SLEEP_ENABLE  __HAL_RCC_USART6_CLK_SLEEP_ENABLE</span></div><div class="line"><a name="l02427"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gafaf27c45d3b3da58e5144c54a6765166"> 2427</a></span>&#160;<span class="preprocessor">#define __USART6_CLK_SLEEP_DISABLE  __HAL_RCC_USART6_CLK_SLEEP_DISABLE  </span></div><div class="line"><a name="l02428"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga910bbf1355bfeb7eaa6ee38c71073f74"> 2428</a></span>&#160;<span class="preprocessor">#define __SPI4_CLK_ENABLE          __HAL_RCC_SPI4_CLK_ENABLE</span></div><div class="line"><a name="l02429"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga8903b53e01525864794aed36ce5283b2"> 2429</a></span>&#160;<span class="preprocessor">#define __SPI4_CLK_DISABLE          __HAL_RCC_SPI4_CLK_DISABLE</span></div><div class="line"><a name="l02430"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gab55fe3173b3e14b97dd5c87cd99162b2"> 2430</a></span>&#160;<span class="preprocessor">#define __SPI4_FORCE_RESET          __HAL_RCC_SPI4_FORCE_RESET</span></div><div class="line"><a name="l02431"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga13c41edae57cfce264235a5568811bd5"> 2431</a></span>&#160;<span class="preprocessor">#define __SPI4_RELEASE_RESET        __HAL_RCC_SPI4_RELEASE_RESET</span></div><div class="line"><a name="l02432"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga9a82b81c574e15e53a930f9c8b127bf1"> 2432</a></span>&#160;<span class="preprocessor">#define __SPI4_CLK_SLEEP_ENABLE   __HAL_RCC_SPI4_CLK_SLEEP_ENABLE</span></div><div class="line"><a name="l02433"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga8b79d6fbaf0e6f31f8f4dfccc92fef26"> 2433</a></span>&#160;<span class="preprocessor">#define __SPI4_CLK_SLEEP_DISABLE  __HAL_RCC_SPI4_CLK_SLEEP_DISABLE  </span></div><div class="line"><a name="l02434"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gac43fbb6a098998ec56d389906b708b8c"> 2434</a></span>&#160;<span class="preprocessor">#define __GPIOI_CLK_ENABLE          __HAL_RCC_GPIOI_CLK_ENABLE</span></div><div class="line"><a name="l02435"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gaec33167cdc798a48f031e5f06b449e6d"> 2435</a></span>&#160;<span class="preprocessor">#define __GPIOI_CLK_DISABLE          __HAL_RCC_GPIOI_CLK_DISABLE</span></div><div class="line"><a name="l02436"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga26e794bff0014f0fd53afed5a5aa2979"> 2436</a></span>&#160;<span class="preprocessor">#define __GPIOI_FORCE_RESET          __HAL_RCC_GPIOI_FORCE_RESET</span></div><div class="line"><a name="l02437"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga33dcd5e32000cc2af55b91764ce07218"> 2437</a></span>&#160;<span class="preprocessor">#define __GPIOI_RELEASE_RESET          __HAL_RCC_GPIOI_RELEASE_RESET</span></div><div class="line"><a name="l02438"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga21fb63ab15ee9924ef806396fb0d8040"> 2438</a></span>&#160;<span class="preprocessor">#define __GPIOI_CLK_SLEEP_ENABLE  __HAL_RCC_GPIOI_CLK_SLEEP_ENABLE</span></div><div class="line"><a name="l02439"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gabdcc722303d0c5cc8025cd0654f4352a"> 2439</a></span>&#160;<span class="preprocessor">#define __GPIOI_CLK_SLEEP_DISABLE  __HAL_RCC_GPIOI_CLK_SLEEP_DISABLE  </span></div><div class="line"><a name="l02440"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga9306d046c939c0d6afb3e8bb48b69974"> 2440</a></span>&#160;<span class="preprocessor">#define __GPIOJ_CLK_ENABLE          __HAL_RCC_GPIOJ_CLK_ENABLE</span></div><div class="line"><a name="l02441"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga7b65a354e89d6f3b0ca137395f3851bb"> 2441</a></span>&#160;<span class="preprocessor">#define __GPIOJ_CLK_DISABLE          __HAL_RCC_GPIOJ_CLK_DISABLE</span></div><div class="line"><a name="l02442"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gacd1de4b6619359a03c6fe6cca751f054"> 2442</a></span>&#160;<span class="preprocessor">#define __GPIOJ_FORCE_RESET         __HAL_RCC_GPIOJ_FORCE_RESET</span></div><div class="line"><a name="l02443"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga352651a646a83613b70dd39b81e7d81e"> 2443</a></span>&#160;<span class="preprocessor">#define __GPIOJ_RELEASE_RESET          __HAL_RCC_GPIOJ_RELEASE_RESET</span></div><div class="line"><a name="l02444"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga6545a12e39e58f09b423f98d40e4e30f"> 2444</a></span>&#160;<span class="preprocessor">#define __GPIOJ_CLK_SLEEP_ENABLE  __HAL_RCC_GPIOJ_CLK_SLEEP_ENABLE</span></div><div class="line"><a name="l02445"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gabd552e9494e8331c78f930d7b6667c5e"> 2445</a></span>&#160;<span class="preprocessor">#define __GPIOJ_CLK_SLEEP_DISABLE  __HAL_RCC_GPIOJ_CLK_SLEEP_DISABLE  </span></div><div class="line"><a name="l02446"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gaf00d84e5f7050eee401fb7f6e23a69c2"> 2446</a></span>&#160;<span class="preprocessor">#define __GPIOK_CLK_ENABLE          __HAL_RCC_GPIOK_CLK_ENABLE</span></div><div class="line"><a name="l02447"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga90f5f4d0c32f259a4cdc27b0321ed877"> 2447</a></span>&#160;<span class="preprocessor">#define __GPIOK_CLK_DISABLE          __HAL_RCC_GPIOK_CLK_DISABLE</span></div><div class="line"><a name="l02448"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga3a1d57ca9cb48a1fab12865a28e37c86"> 2448</a></span>&#160;<span class="preprocessor">#define __GPIOK_RELEASE_RESET          __HAL_RCC_GPIOK_RELEASE_RESET</span></div><div class="line"><a name="l02449"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga1803ca1023d1e973906ea33217213506"> 2449</a></span>&#160;<span class="preprocessor">#define __GPIOK_CLK_SLEEP_ENABLE  __HAL_RCC_GPIOK_CLK_SLEEP_ENABLE</span></div><div class="line"><a name="l02450"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gac501e53a279698d854bf9767c7590777"> 2450</a></span>&#160;<span class="preprocessor">#define __GPIOK_CLK_SLEEP_DISABLE  __HAL_RCC_GPIOK_CLK_SLEEP_DISABLE  </span></div><div class="line"><a name="l02451"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga2e62d1334a35dec7840abd947e7c5e08"> 2451</a></span>&#160;<span class="preprocessor">#define __ETH_CLK_ENABLE          __HAL_RCC_ETH_CLK_ENABLE</span></div><div class="line"><a name="l02452"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga79a0882631a52ff9b86a89822122a41e"> 2452</a></span>&#160;<span class="preprocessor">#define __ETH_CLK_DISABLE          __HAL_RCC_ETH_CLK_DISABLE  </span></div><div class="line"><a name="l02453"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga5d0a441280f3b8efaa24cb93242dcc3a"> 2453</a></span>&#160;<span class="preprocessor">#define __DCMI_CLK_ENABLE          __HAL_RCC_DCMI_CLK_ENABLE</span></div><div class="line"><a name="l02454"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gacfebd1d5cc89592b9313e683e9a6c00a"> 2454</a></span>&#160;<span class="preprocessor">#define __DCMI_CLK_DISABLE          __HAL_RCC_DCMI_CLK_DISABLE</span></div><div class="line"><a name="l02455"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga083e8a8aedb1087763c550f8e1fb55c3"> 2455</a></span>&#160;<span class="preprocessor">#define __DCMI_FORCE_RESET          __HAL_RCC_DCMI_FORCE_RESET</span></div><div class="line"><a name="l02456"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga6b90a9b7940aa1bd160945c302c5bb09"> 2456</a></span>&#160;<span class="preprocessor">#define __DCMI_RELEASE_RESET          __HAL_RCC_DCMI_RELEASE_RESET</span></div><div class="line"><a name="l02457"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gaecedc3114ebbd77adfa55b4bbc2d8b57"> 2457</a></span>&#160;<span class="preprocessor">#define __DCMI_CLK_SLEEP_ENABLE   __HAL_RCC_DCMI_CLK_SLEEP_ENABLE</span></div><div class="line"><a name="l02458"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gac8a3efddee5662625e8e6600dd1ecbee"> 2458</a></span>&#160;<span class="preprocessor">#define __DCMI_CLK_SLEEP_DISABLE  __HAL_RCC_DCMI_CLK_SLEEP_DISABLE  </span></div><div class="line"><a name="l02459"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga7bb431add3abe23b0fdc920d818b478a"> 2459</a></span>&#160;<span class="preprocessor">#define __UART7_CLK_ENABLE          __HAL_RCC_UART7_CLK_ENABLE</span></div><div class="line"><a name="l02460"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gac296bb1fe20a4be61a6572c11021d61d"> 2460</a></span>&#160;<span class="preprocessor">#define __UART7_CLK_DISABLE          __HAL_RCC_UART7_CLK_DISABLE</span></div><div class="line"><a name="l02461"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga5ba5a490c4e274abe50505d7458ee505"> 2461</a></span>&#160;<span class="preprocessor">#define __UART7_RELEASE_RESET       __HAL_RCC_UART7_RELEASE_RESET</span></div><div class="line"><a name="l02462"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gaaf86ef9f6097817a19c83e97285857ba"> 2462</a></span>&#160;<span class="preprocessor">#define __UART7_FORCE_RESET       __HAL_RCC_UART7_FORCE_RESET</span></div><div class="line"><a name="l02463"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga947a94806fd8c9b1a322dccf17e05e4a"> 2463</a></span>&#160;<span class="preprocessor">#define __UART7_CLK_SLEEP_ENABLE  __HAL_RCC_UART7_CLK_SLEEP_ENABLE</span></div><div class="line"><a name="l02464"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga8bef143f6c75c16d0bfe0e242eb798cb"> 2464</a></span>&#160;<span class="preprocessor">#define __UART7_CLK_SLEEP_DISABLE  __HAL_RCC_UART7_CLK_SLEEP_DISABLE  </span></div><div class="line"><a name="l02465"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gad5875e7ed7c3a6d37da63cdf41998f52"> 2465</a></span>&#160;<span class="preprocessor">#define __UART8_CLK_ENABLE          __HAL_RCC_UART8_CLK_ENABLE</span></div><div class="line"><a name="l02466"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga623f01b12af9603571fa4e40f186860c"> 2466</a></span>&#160;<span class="preprocessor">#define __UART8_CLK_DISABLE          __HAL_RCC_UART8_CLK_DISABLE</span></div><div class="line"><a name="l02467"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga138e06749e64d444de65bbef30dd3fe1"> 2467</a></span>&#160;<span class="preprocessor">#define __UART8_FORCE_RESET          __HAL_RCC_UART8_FORCE_RESET</span></div><div class="line"><a name="l02468"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga88357c03e387b9df7ef294f5d46bb936"> 2468</a></span>&#160;<span class="preprocessor">#define __UART8_RELEASE_RESET          __HAL_RCC_UART8_RELEASE_RESET</span></div><div class="line"><a name="l02469"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga75ecbea6d7f140ed4600d5759aca2757"> 2469</a></span>&#160;<span class="preprocessor">#define __UART8_CLK_SLEEP_ENABLE  __HAL_RCC_UART8_CLK_SLEEP_ENABLE</span></div><div class="line"><a name="l02470"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga030bdf79bf7818a7a086504731c958a0"> 2470</a></span>&#160;<span class="preprocessor">#define __UART8_CLK_SLEEP_DISABLE  __HAL_RCC_UART8_CLK_SLEEP_DISABLE  </span></div><div class="line"><a name="l02471"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga7aa05a4c64e6d307e0538338cb5346ae"> 2471</a></span>&#160;<span class="preprocessor">#define __OTGHS_CLK_SLEEP_ENABLE  __HAL_RCC_USB_OTG_HS_CLK_SLEEP_ENABLE</span></div><div class="line"><a name="l02472"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga77eea2dcfeb357b89e47b20498fec495"> 2472</a></span>&#160;<span class="preprocessor">#define __OTGHS_CLK_SLEEP_DISABLE  __HAL_RCC_USB_OTG_HS_CLK_SLEEP_DISABLE</span></div><div class="line"><a name="l02473"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gaec3f4bab1369b3387a356f9b6cd72e4e"> 2473</a></span>&#160;<span class="preprocessor">#define __OTGHS_FORCE_RESET          __HAL_RCC_USB_OTG_HS_FORCE_RESET</span></div><div class="line"><a name="l02474"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga5ef24faa523bf384944f24d3f151b730"> 2474</a></span>&#160;<span class="preprocessor">#define __OTGHS_RELEASE_RESET          __HAL_RCC_USB_OTG_HS_RELEASE_RESET  </span></div><div class="line"><a name="l02475"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gab87bb1271d72ce25a81fdd16cae6c0c9"> 2475</a></span>&#160;<span class="preprocessor">#define __OTGHSULPI_CLK_SLEEP_ENABLE  __HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_ENABLE</span></div><div class="line"><a name="l02476"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga0e57c00bbe387c32eab17d0bd990a314"> 2476</a></span>&#160;<span class="preprocessor">#define __OTGHSULPI_CLK_SLEEP_DISABLE  __HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_DISABLE</span></div><div class="line"><a name="l02477"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga33ebf3c332b4cc9093720cd9959a57c3"> 2477</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_OTGHS_CLK_SLEEP_ENABLE  __HAL_RCC_USB_OTG_HS_CLK_SLEEP_ENABLE</span></div><div class="line"><a name="l02478"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga3e46182659039e69ad95eada6df0261e"> 2478</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_OTGHS_CLK_SLEEP_DISABLE  __HAL_RCC_USB_OTG_HS_CLK_SLEEP_DISABLE</span></div><div class="line"><a name="l02479"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gadad70bfa003e6cd32f8d16102216c02e"> 2479</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_OTGHS_IS_CLK_SLEEP_ENABLED __HAL_RCC_USB_OTG_HS_IS_CLK_SLEEP_ENABLED</span></div><div class="line"><a name="l02480"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gaf3cd4d85b55fc5bfd19d839d315eaa80"> 2480</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_OTGHS_IS_CLK_SLEEP_DISABLED __HAL_RCC_USB_OTG_HS_IS_CLK_SLEEP_DISABLED</span></div><div class="line"><a name="l02481"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gaba098ab8f27b638745864ad795ac250a"> 2481</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_OTGHS_FORCE_RESET          __HAL_RCC_USB_OTG_HS_FORCE_RESET</span></div><div class="line"><a name="l02482"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga286e97629c121fbc1de30fe10102f34d"> 2482</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_OTGHS_RELEASE_RESET          __HAL_RCC_USB_OTG_HS_RELEASE_RESET  </span></div><div class="line"><a name="l02483"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga53cf7b3f9670f3595220a196e54f2efa"> 2483</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_OTGHSULPI_CLK_SLEEP_ENABLE      __HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_ENABLE</span></div><div class="line"><a name="l02484"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gac2ca3744cd2801d4d67b745cc7efc725"> 2484</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_OTGHSULPI_CLK_SLEEP_DISABLE     __HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_DISABLE </span></div><div class="line"><a name="l02485"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga43aa27fabbbe7bf33b77e0e1d8579c55"> 2485</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_OTGHSULPI_IS_CLK_SLEEP_ENABLED  __HAL_RCC_USB_OTG_HS_ULPI_IS_CLK_SLEEP_ENABLED</span></div><div class="line"><a name="l02486"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gadfa02523b89387ab4a5c377ded562699"> 2486</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_OTGHSULPI_IS_CLK_SLEEP_DISABLED __HAL_RCC_USB_OTG_HS_ULPI_IS_CLK_SLEEP_DISABLED   </span></div><div class="line"><a name="l02487"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga81ad4f9659b142d685e57aff534047cc"> 2487</a></span>&#160;<span class="preprocessor">#define __SRAM3_CLK_SLEEP_ENABLE       __HAL_RCC_SRAM3_CLK_SLEEP_ENABLE  </span></div><div class="line"><a name="l02488"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga0ba6af31be85ac831c35647b797b5e7b"> 2488</a></span>&#160;<span class="preprocessor">#define __CAN2_CLK_SLEEP_ENABLE        __HAL_RCC_CAN2_CLK_SLEEP_ENABLE</span></div><div class="line"><a name="l02489"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga16eabcc8f86bb233d98aae3e2891fb3d"> 2489</a></span>&#160;<span class="preprocessor">#define __CAN2_CLK_SLEEP_DISABLE       __HAL_RCC_CAN2_CLK_SLEEP_DISABLE  </span></div><div class="line"><a name="l02490"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga9838ddb17caefb289bc820d7725d23d3"> 2490</a></span>&#160;<span class="preprocessor">#define __DAC_CLK_SLEEP_ENABLE         __HAL_RCC_DAC_CLK_SLEEP_ENABLE</span></div><div class="line"><a name="l02491"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga9142ad3f5c2df9a2613f6cb16ba7fa67"> 2491</a></span>&#160;<span class="preprocessor">#define __DAC_CLK_SLEEP_DISABLE        __HAL_RCC_DAC_CLK_SLEEP_DISABLE  </span></div><div class="line"><a name="l02492"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gafe24a48e39c495dbd65a3b0b0703d7a5"> 2492</a></span>&#160;<span class="preprocessor">#define __ADC2_CLK_SLEEP_ENABLE        __HAL_RCC_ADC2_CLK_SLEEP_ENABLE</span></div><div class="line"><a name="l02493"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gaccf07903e462de87910e343822775936"> 2493</a></span>&#160;<span class="preprocessor">#define __ADC2_CLK_SLEEP_DISABLE       __HAL_RCC_ADC2_CLK_SLEEP_DISABLE  </span></div><div class="line"><a name="l02494"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga70dc337170018b5b412db6b7c0859737"> 2494</a></span>&#160;<span class="preprocessor">#define __ADC3_CLK_SLEEP_ENABLE        __HAL_RCC_ADC3_CLK_SLEEP_ENABLE</span></div><div class="line"><a name="l02495"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gaa9fc68ed09451ca236c66d73424084b3"> 2495</a></span>&#160;<span class="preprocessor">#define __ADC3_CLK_SLEEP_DISABLE       __HAL_RCC_ADC3_CLK_SLEEP_DISABLE  </span></div><div class="line"><a name="l02496"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gad461d9ba55841153c9feb590b52be1f0"> 2496</a></span>&#160;<span class="preprocessor">#define __FSMC_FORCE_RESET             __HAL_RCC_FSMC_FORCE_RESET</span></div><div class="line"><a name="l02497"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gab73fd7208de5015546b98b38c5789c6a"> 2497</a></span>&#160;<span class="preprocessor">#define __FSMC_RELEASE_RESET           __HAL_RCC_FSMC_RELEASE_RESET</span></div><div class="line"><a name="l02498"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga404b58c024eb78288250055809bdfec4"> 2498</a></span>&#160;<span class="preprocessor">#define __FSMC_CLK_SLEEP_ENABLE        __HAL_RCC_FSMC_CLK_SLEEP_ENABLE</span></div><div class="line"><a name="l02499"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gac9c95b2d35f501bc8c01d3ebe753df84"> 2499</a></span>&#160;<span class="preprocessor">#define __FSMC_CLK_SLEEP_DISABLE       __HAL_RCC_FSMC_CLK_SLEEP_DISABLE  </span></div><div class="line"><a name="l02500"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gabe6865d9e0129c9ff78b5972aed8feaa"> 2500</a></span>&#160;<span class="preprocessor">#define __SDIO_FORCE_RESET             __HAL_RCC_SDIO_FORCE_RESET</span></div><div class="line"><a name="l02501"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gae34e3c64c3752da61570de340b8e61a8"> 2501</a></span>&#160;<span class="preprocessor">#define __SDIO_RELEASE_RESET           __HAL_RCC_SDIO_RELEASE_RESET</span></div><div class="line"><a name="l02502"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga5e192ce17bd87c40e3393ad2bd279c0c"> 2502</a></span>&#160;<span class="preprocessor">#define __SDIO_CLK_SLEEP_DISABLE       __HAL_RCC_SDIO_CLK_SLEEP_DISABLE</span></div><div class="line"><a name="l02503"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga9b44283bbb062d9b9547e1fbcfb2e46a"> 2503</a></span>&#160;<span class="preprocessor">#define __SDIO_CLK_SLEEP_ENABLE        __HAL_RCC_SDIO_CLK_SLEEP_ENABLE  </span></div><div class="line"><a name="l02504"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gae062b5b5fc826afc4ad7a44434c4ce6d"> 2504</a></span>&#160;<span class="preprocessor">#define __DMA2D_CLK_ENABLE             __HAL_RCC_DMA2D_CLK_ENABLE</span></div><div class="line"><a name="l02505"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gab1531390432dc2c531464eb1507dcf3f"> 2505</a></span>&#160;<span class="preprocessor">#define __DMA2D_CLK_DISABLE            __HAL_RCC_DMA2D_CLK_DISABLE</span></div><div class="line"><a name="l02506"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga8e258b69f763083aca55602dc6d61353"> 2506</a></span>&#160;<span class="preprocessor">#define __DMA2D_FORCE_RESET            __HAL_RCC_DMA2D_FORCE_RESET</span></div><div class="line"><a name="l02507"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga90c57750464803782f28e36f4949995e"> 2507</a></span>&#160;<span class="preprocessor">#define __DMA2D_RELEASE_RESET          __HAL_RCC_DMA2D_RELEASE_RESET</span></div><div class="line"><a name="l02508"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gadaa25978a7572300aeac9a3d6d57d8ce"> 2508</a></span>&#160;<span class="preprocessor">#define __DMA2D_CLK_SLEEP_ENABLE       __HAL_RCC_DMA2D_CLK_SLEEP_ENABLE</span></div><div class="line"><a name="l02509"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga110cab59300981de86087cbc6469fc22"> 2509</a></span>&#160;<span class="preprocessor">#define __DMA2D_CLK_SLEEP_DISABLE      __HAL_RCC_DMA2D_CLK_SLEEP_DISABLE</span></div><div class="line"><a name="l02510"></a><span class="lineno"> 2510</span>&#160;</div><div class="line"><a name="l02511"></a><span class="lineno"> 2511</span>&#160;<span class="comment">/* alias define maintained for legacy */</span></div><div class="line"><a name="l02512"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gabc6844528b432554fefc7643de9a9dd9"> 2512</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_OTGFS_FORCE_RESET    __HAL_RCC_USB_OTG_FS_FORCE_RESET</span></div><div class="line"><a name="l02513"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gaaa8e6b2c2a37901c0312f877f5845c3d"> 2513</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_OTGFS_RELEASE_RESET  __HAL_RCC_USB_OTG_FS_RELEASE_RESET</span></div><div class="line"><a name="l02514"></a><span class="lineno"> 2514</span>&#160;</div><div class="line"><a name="l02515"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga122c5ade42bf95733284ef8204a4506b"> 2515</a></span>&#160;<span class="preprocessor">#define __ADC12_CLK_ENABLE          __HAL_RCC_ADC12_CLK_ENABLE</span></div><div class="line"><a name="l02516"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gabe7e11fce558e2053cdb0ae751126536"> 2516</a></span>&#160;<span class="preprocessor">#define __ADC12_CLK_DISABLE         __HAL_RCC_ADC12_CLK_DISABLE</span></div><div class="line"><a name="l02517"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gad254ae5b9760ec6cc0b9be3f542b22db"> 2517</a></span>&#160;<span class="preprocessor">#define __ADC34_CLK_ENABLE          __HAL_RCC_ADC34_CLK_ENABLE</span></div><div class="line"><a name="l02518"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga7d658c3accc90e210938a08bb313a6be"> 2518</a></span>&#160;<span class="preprocessor">#define __ADC34_CLK_DISABLE         __HAL_RCC_ADC34_CLK_DISABLE</span></div><div class="line"><a name="l02519"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gae4c367c2fb13b1c443b9c2ead24c2589"> 2519</a></span>&#160;<span class="preprocessor">#define __DAC2_CLK_ENABLE           __HAL_RCC_DAC2_CLK_ENABLE</span></div><div class="line"><a name="l02520"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gacfc9ef4fb5d3565351542b14e6d7830e"> 2520</a></span>&#160;<span class="preprocessor">#define __DAC2_CLK_DISABLE          __HAL_RCC_DAC2_CLK_DISABLE</span></div><div class="line"><a name="l02521"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga299d99f2c8deaffbee002dd70a5c8f15"> 2521</a></span>&#160;<span class="preprocessor">#define __TIM18_CLK_ENABLE          __HAL_RCC_TIM18_CLK_ENABLE</span></div><div class="line"><a name="l02522"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gad29b4581580af1d318589d2c0403f4ab"> 2522</a></span>&#160;<span class="preprocessor">#define __TIM18_CLK_DISABLE         __HAL_RCC_TIM18_CLK_DISABLE</span></div><div class="line"><a name="l02523"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga6e908d1b2908430d1ed2af109dd81d31"> 2523</a></span>&#160;<span class="preprocessor">#define __TIM19_CLK_ENABLE          __HAL_RCC_TIM19_CLK_ENABLE</span></div><div class="line"><a name="l02524"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga3b32538dedb67006d1b9c9aa210ed5f3"> 2524</a></span>&#160;<span class="preprocessor">#define __TIM19_CLK_DISABLE         __HAL_RCC_TIM19_CLK_DISABLE</span></div><div class="line"><a name="l02525"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga1be7819837c9d5ce89b5006858aa2c78"> 2525</a></span>&#160;<span class="preprocessor">#define __TIM20_CLK_ENABLE          __HAL_RCC_TIM20_CLK_ENABLE</span></div><div class="line"><a name="l02526"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gac795b2f6f86b1444869608b8cdd2ded5"> 2526</a></span>&#160;<span class="preprocessor">#define __TIM20_CLK_DISABLE         __HAL_RCC_TIM20_CLK_DISABLE</span></div><div class="line"><a name="l02527"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gaa8ef9aa8aac2736d3795d30295bef523"> 2527</a></span>&#160;<span class="preprocessor">#define __HRTIM1_CLK_ENABLE         __HAL_RCC_HRTIM1_CLK_ENABLE</span></div><div class="line"><a name="l02528"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gaa4f872cf7c18f0c24f989024d5c6578f"> 2528</a></span>&#160;<span class="preprocessor">#define __HRTIM1_CLK_DISABLE        __HAL_RCC_HRTIM1_CLK_DISABLE</span></div><div class="line"><a name="l02529"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga276bdce4ddd1f6b148ce55ccf3160500"> 2529</a></span>&#160;<span class="preprocessor">#define __SDADC1_CLK_ENABLE         __HAL_RCC_SDADC1_CLK_ENABLE</span></div><div class="line"><a name="l02530"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga16ecec4c60d069b7d6c99aefc8956d79"> 2530</a></span>&#160;<span class="preprocessor">#define __SDADC2_CLK_ENABLE         __HAL_RCC_SDADC2_CLK_ENABLE</span></div><div class="line"><a name="l02531"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga50aefed27799abc72d6b30099a764208"> 2531</a></span>&#160;<span class="preprocessor">#define __SDADC3_CLK_ENABLE         __HAL_RCC_SDADC3_CLK_ENABLE</span></div><div class="line"><a name="l02532"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga7bee6f236c8a299f3b751b46612348a5"> 2532</a></span>&#160;<span class="preprocessor">#define __SDADC1_CLK_DISABLE        __HAL_RCC_SDADC1_CLK_DISABLE</span></div><div class="line"><a name="l02533"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga99088247c1f6d91fbc4423f589139445"> 2533</a></span>&#160;<span class="preprocessor">#define __SDADC2_CLK_DISABLE        __HAL_RCC_SDADC2_CLK_DISABLE</span></div><div class="line"><a name="l02534"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga42ec4cf1c87cbddc3b2298baedddba7b"> 2534</a></span>&#160;<span class="preprocessor">#define __SDADC3_CLK_DISABLE        __HAL_RCC_SDADC3_CLK_DISABLE</span></div><div class="line"><a name="l02535"></a><span class="lineno"> 2535</span>&#160;</div><div class="line"><a name="l02536"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gacbc2844f7655815ba4ae65f4ca715dbb"> 2536</a></span>&#160;<span class="preprocessor">#define __ADC12_FORCE_RESET         __HAL_RCC_ADC12_FORCE_RESET</span></div><div class="line"><a name="l02537"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gaccd3e06d5b914cebaaacbc94d05c7660"> 2537</a></span>&#160;<span class="preprocessor">#define __ADC12_RELEASE_RESET       __HAL_RCC_ADC12_RELEASE_RESET</span></div><div class="line"><a name="l02538"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga9d32ad39aa9a52a93e5cc48977fac1a1"> 2538</a></span>&#160;<span class="preprocessor">#define __ADC34_FORCE_RESET         __HAL_RCC_ADC34_FORCE_RESET</span></div><div class="line"><a name="l02539"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gad758bcf779fd9cab005fcc8fc6bf23ae"> 2539</a></span>&#160;<span class="preprocessor">#define __ADC34_RELEASE_RESET       __HAL_RCC_ADC34_RELEASE_RESET</span></div><div class="line"><a name="l02540"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gaf8cc5ae83a56884ca8e347a876f425b3"> 2540</a></span>&#160;<span class="preprocessor">#define __DAC2_FORCE_RESET          __HAL_RCC_DAC2_FORCE_RESET</span></div><div class="line"><a name="l02541"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga2ca6c2de66e0242e9941d090e8e99ecd"> 2541</a></span>&#160;<span class="preprocessor">#define __DAC2_RELEASE_RESET        __HAL_RCC_DAC2_RELEASE_RESET</span></div><div class="line"><a name="l02542"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga6b03e584a99a7145ffd9953327722870"> 2542</a></span>&#160;<span class="preprocessor">#define __TIM18_FORCE_RESET         __HAL_RCC_TIM18_FORCE_RESET</span></div><div class="line"><a name="l02543"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga062debe81b59ed9a88bcf4258e09dbaf"> 2543</a></span>&#160;<span class="preprocessor">#define __TIM18_RELEASE_RESET       __HAL_RCC_TIM18_RELEASE_RESET</span></div><div class="line"><a name="l02544"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga9e4eca7dac56bd682758cf5072f4e063"> 2544</a></span>&#160;<span class="preprocessor">#define __TIM19_FORCE_RESET         __HAL_RCC_TIM19_FORCE_RESET</span></div><div class="line"><a name="l02545"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga16341f8a1420c4029215b0c89de8bda5"> 2545</a></span>&#160;<span class="preprocessor">#define __TIM19_RELEASE_RESET       __HAL_RCC_TIM19_RELEASE_RESET</span></div><div class="line"><a name="l02546"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gab06074cd313cdabefa42d60b6480abc1"> 2546</a></span>&#160;<span class="preprocessor">#define __TIM20_FORCE_RESET         __HAL_RCC_TIM20_FORCE_RESET</span></div><div class="line"><a name="l02547"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gabc15a945f5f92e4dff05caf959715131"> 2547</a></span>&#160;<span class="preprocessor">#define __TIM20_RELEASE_RESET       __HAL_RCC_TIM20_RELEASE_RESET</span></div><div class="line"><a name="l02548"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga0ae3e0425993ce111901795d509024d6"> 2548</a></span>&#160;<span class="preprocessor">#define __HRTIM1_FORCE_RESET        __HAL_RCC_HRTIM1_FORCE_RESET</span></div><div class="line"><a name="l02549"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga94826174a601c902e37f88bcee03059a"> 2549</a></span>&#160;<span class="preprocessor">#define __HRTIM1_RELEASE_RESET      __HAL_RCC_HRTIM1_RELEASE_RESET</span></div><div class="line"><a name="l02550"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga4772f1a0159530556eafe5771e89396b"> 2550</a></span>&#160;<span class="preprocessor">#define __SDADC1_FORCE_RESET        __HAL_RCC_SDADC1_FORCE_RESET</span></div><div class="line"><a name="l02551"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga8ac8bc6474aee01e71d62b035fbf6126"> 2551</a></span>&#160;<span class="preprocessor">#define __SDADC2_FORCE_RESET        __HAL_RCC_SDADC2_FORCE_RESET</span></div><div class="line"><a name="l02552"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga6a3f02c81f3fbd193d9d06e429824c68"> 2552</a></span>&#160;<span class="preprocessor">#define __SDADC3_FORCE_RESET        __HAL_RCC_SDADC3_FORCE_RESET</span></div><div class="line"><a name="l02553"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga4c37af0e1de4a052f0a5a66a13369f49"> 2553</a></span>&#160;<span class="preprocessor">#define __SDADC1_RELEASE_RESET      __HAL_RCC_SDADC1_RELEASE_RESET</span></div><div class="line"><a name="l02554"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga2e4a60fcdf3be6c4ce6414cd859b245c"> 2554</a></span>&#160;<span class="preprocessor">#define __SDADC2_RELEASE_RESET      __HAL_RCC_SDADC2_RELEASE_RESET</span></div><div class="line"><a name="l02555"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gaeea6e6ea584aed7317914020ccd3e071"> 2555</a></span>&#160;<span class="preprocessor">#define __SDADC3_RELEASE_RESET      __HAL_RCC_SDADC3_RELEASE_RESET</span></div><div class="line"><a name="l02556"></a><span class="lineno"> 2556</span>&#160;</div><div class="line"><a name="l02557"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga9c6a5800240c7a38160f7b55d993d014"> 2557</a></span>&#160;<span class="preprocessor">#define __ADC1_IS_CLK_ENABLED       __HAL_RCC_ADC1_IS_CLK_ENABLED</span></div><div class="line"><a name="l02558"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga72176a626f4a7bafd415028cc446093e"> 2558</a></span>&#160;<span class="preprocessor">#define __ADC1_IS_CLK_DISABLED      __HAL_RCC_ADC1_IS_CLK_DISABLED</span></div><div class="line"><a name="l02559"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga4ba622ec6ed0408b17c9c68523fa6629"> 2559</a></span>&#160;<span class="preprocessor">#define __ADC12_IS_CLK_ENABLED      __HAL_RCC_ADC12_IS_CLK_ENABLED</span></div><div class="line"><a name="l02560"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga9464b6c06f15be9e00a1c1ed79dbe8d6"> 2560</a></span>&#160;<span class="preprocessor">#define __ADC12_IS_CLK_DISABLED     __HAL_RCC_ADC12_IS_CLK_DISABLED</span></div><div class="line"><a name="l02561"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga5f63de772d3934e3fd5e31cfd91ec6de"> 2561</a></span>&#160;<span class="preprocessor">#define __ADC34_IS_CLK_ENABLED      __HAL_RCC_ADC34_IS_CLK_ENABLED</span></div><div class="line"><a name="l02562"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga93f6d4d2538e3cffb09d7ceda988c85c"> 2562</a></span>&#160;<span class="preprocessor">#define __ADC34_IS_CLK_DISABLED     __HAL_RCC_ADC34_IS_CLK_DISABLED</span></div><div class="line"><a name="l02563"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gaa689c0774ae390c72456584c62c95e7d"> 2563</a></span>&#160;<span class="preprocessor">#define __CEC_IS_CLK_ENABLED        __HAL_RCC_CEC_IS_CLK_ENABLED</span></div><div class="line"><a name="l02564"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga737ee1eac2e1da1c1296e4d61254af98"> 2564</a></span>&#160;<span class="preprocessor">#define __CEC_IS_CLK_DISABLED       __HAL_RCC_CEC_IS_CLK_DISABLED</span></div><div class="line"><a name="l02565"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga134978ca782086807d3340e1d9bc5c70"> 2565</a></span>&#160;<span class="preprocessor">#define __CRC_IS_CLK_ENABLED        __HAL_RCC_CRC_IS_CLK_ENABLED</span></div><div class="line"><a name="l02566"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga8fc4c0275c6936b2f636c3bb4dc48385"> 2566</a></span>&#160;<span class="preprocessor">#define __CRC_IS_CLK_DISABLED       __HAL_RCC_CRC_IS_CLK_DISABLED</span></div><div class="line"><a name="l02567"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga167f94eac0b5ff0a51306a69365c4956"> 2567</a></span>&#160;<span class="preprocessor">#define __DAC1_IS_CLK_ENABLED       __HAL_RCC_DAC1_IS_CLK_ENABLED</span></div><div class="line"><a name="l02568"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga1f690182f7520375d42f4ea913191af7"> 2568</a></span>&#160;<span class="preprocessor">#define __DAC1_IS_CLK_DISABLED      __HAL_RCC_DAC1_IS_CLK_DISABLED</span></div><div class="line"><a name="l02569"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gad47e165f1cc2ccd6296e01c01cbf34f6"> 2569</a></span>&#160;<span class="preprocessor">#define __DAC2_IS_CLK_ENABLED       __HAL_RCC_DAC2_IS_CLK_ENABLED</span></div><div class="line"><a name="l02570"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga2701288e709e6bc30d7bc10732e7f854"> 2570</a></span>&#160;<span class="preprocessor">#define __DAC2_IS_CLK_DISABLED      __HAL_RCC_DAC2_IS_CLK_DISABLED</span></div><div class="line"><a name="l02571"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gab8af7da04e61260adcd91c8337e6a0b1"> 2571</a></span>&#160;<span class="preprocessor">#define __DMA1_IS_CLK_ENABLED       __HAL_RCC_DMA1_IS_CLK_ENABLED</span></div><div class="line"><a name="l02572"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga8f56d12b7d9fe3f69bed24d627a12aef"> 2572</a></span>&#160;<span class="preprocessor">#define __DMA1_IS_CLK_DISABLED      __HAL_RCC_DMA1_IS_CLK_DISABLED</span></div><div class="line"><a name="l02573"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gacca89b6e7c7ee7e75d4b296c7f414d7d"> 2573</a></span>&#160;<span class="preprocessor">#define __DMA2_IS_CLK_ENABLED       __HAL_RCC_DMA2_IS_CLK_ENABLED</span></div><div class="line"><a name="l02574"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga5343915fc6c9e81fe74c806bac95dc9c"> 2574</a></span>&#160;<span class="preprocessor">#define __DMA2_IS_CLK_DISABLED      __HAL_RCC_DMA2_IS_CLK_DISABLED</span></div><div class="line"><a name="l02575"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gaecf13d120c8b030d3b71ad688fd79518"> 2575</a></span>&#160;<span class="preprocessor">#define __FLITF_IS_CLK_ENABLED      __HAL_RCC_FLITF_IS_CLK_ENABLED</span></div><div class="line"><a name="l02576"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga2421872586051f72784338c03da58492"> 2576</a></span>&#160;<span class="preprocessor">#define __FLITF_IS_CLK_DISABLED     __HAL_RCC_FLITF_IS_CLK_DISABLED</span></div><div class="line"><a name="l02577"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gaefae2949238ac20c67f33302c39bc53e"> 2577</a></span>&#160;<span class="preprocessor">#define __FMC_IS_CLK_ENABLED        __HAL_RCC_FMC_IS_CLK_ENABLED</span></div><div class="line"><a name="l02578"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gab4d825237a2dcaa1179a16c49ece626c"> 2578</a></span>&#160;<span class="preprocessor">#define __FMC_IS_CLK_DISABLED       __HAL_RCC_FMC_IS_CLK_DISABLED</span></div><div class="line"><a name="l02579"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gae1b665ed35a5cbc7919caa954c030fc7"> 2579</a></span>&#160;<span class="preprocessor">#define __GPIOA_IS_CLK_ENABLED      __HAL_RCC_GPIOA_IS_CLK_ENABLED</span></div><div class="line"><a name="l02580"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gadaaf5188daab606033dfa7736771f391"> 2580</a></span>&#160;<span class="preprocessor">#define __GPIOA_IS_CLK_DISABLED     __HAL_RCC_GPIOA_IS_CLK_DISABLED</span></div><div class="line"><a name="l02581"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gaf50fd46c52bbb4387130ade81a66638b"> 2581</a></span>&#160;<span class="preprocessor">#define __GPIOB_IS_CLK_ENABLED      __HAL_RCC_GPIOB_IS_CLK_ENABLED</span></div><div class="line"><a name="l02582"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga72a13fc60ce82c923f9c005b17a45fe0"> 2582</a></span>&#160;<span class="preprocessor">#define __GPIOB_IS_CLK_DISABLED     __HAL_RCC_GPIOB_IS_CLK_DISABLED</span></div><div class="line"><a name="l02583"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga64b0e54296b3947741c70bdce2a3ba57"> 2583</a></span>&#160;<span class="preprocessor">#define __GPIOC_IS_CLK_ENABLED      __HAL_RCC_GPIOC_IS_CLK_ENABLED</span></div><div class="line"><a name="l02584"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga739b2c7a7364dc5d14f36cac8ebe1412"> 2584</a></span>&#160;<span class="preprocessor">#define __GPIOC_IS_CLK_DISABLED     __HAL_RCC_GPIOC_IS_CLK_DISABLED</span></div><div class="line"><a name="l02585"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gad7fd9332663f795ab809dd14655259bc"> 2585</a></span>&#160;<span class="preprocessor">#define __GPIOD_IS_CLK_ENABLED      __HAL_RCC_GPIOD_IS_CLK_ENABLED</span></div><div class="line"><a name="l02586"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gaf263202e283c076a7ec5befba3668bc1"> 2586</a></span>&#160;<span class="preprocessor">#define __GPIOD_IS_CLK_DISABLED     __HAL_RCC_GPIOD_IS_CLK_DISABLED</span></div><div class="line"><a name="l02587"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga93b12611227bb65b0cf39d2f8e4bfee8"> 2587</a></span>&#160;<span class="preprocessor">#define __GPIOE_IS_CLK_ENABLED      __HAL_RCC_GPIOE_IS_CLK_ENABLED</span></div><div class="line"><a name="l02588"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gac941a0daf1c5b83cca995df7099c19a2"> 2588</a></span>&#160;<span class="preprocessor">#define __GPIOE_IS_CLK_DISABLED     __HAL_RCC_GPIOE_IS_CLK_DISABLED</span></div><div class="line"><a name="l02589"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga67876589bb01694e6817533ed88a16ff"> 2589</a></span>&#160;<span class="preprocessor">#define __GPIOF_IS_CLK_ENABLED      __HAL_RCC_GPIOF_IS_CLK_ENABLED</span></div><div class="line"><a name="l02590"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gac51cb23651c45bb726d6f5cc73e110d7"> 2590</a></span>&#160;<span class="preprocessor">#define __GPIOF_IS_CLK_DISABLED     __HAL_RCC_GPIOF_IS_CLK_DISABLED</span></div><div class="line"><a name="l02591"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga0ddda8d7d817c15069062563b279db04"> 2591</a></span>&#160;<span class="preprocessor">#define __GPIOG_IS_CLK_ENABLED      __HAL_RCC_GPIOG_IS_CLK_ENABLED</span></div><div class="line"><a name="l02592"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga23da605d52cb9d8ead303c3a4cee0e0f"> 2592</a></span>&#160;<span class="preprocessor">#define __GPIOG_IS_CLK_DISABLED     __HAL_RCC_GPIOG_IS_CLK_DISABLED</span></div><div class="line"><a name="l02593"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga7447541153d72d8e96a5939e751d2b12"> 2593</a></span>&#160;<span class="preprocessor">#define __GPIOH_IS_CLK_ENABLED      __HAL_RCC_GPIOH_IS_CLK_ENABLED</span></div><div class="line"><a name="l02594"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga4e5617180a05e001e52000706cf4d14a"> 2594</a></span>&#160;<span class="preprocessor">#define __GPIOH_IS_CLK_DISABLED     __HAL_RCC_GPIOH_IS_CLK_DISABLED</span></div><div class="line"><a name="l02595"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gae84c10963c2caf54c3937a2238a53a94"> 2595</a></span>&#160;<span class="preprocessor">#define __HRTIM1_IS_CLK_ENABLED     __HAL_RCC_HRTIM1_IS_CLK_ENABLED</span></div><div class="line"><a name="l02596"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga85ad0fee52b035d3663383cb1726c851"> 2596</a></span>&#160;<span class="preprocessor">#define __HRTIM1_IS_CLK_DISABLED    __HAL_RCC_HRTIM1_IS_CLK_DISABLED</span></div><div class="line"><a name="l02597"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gafa49d489dd7544b4bcf0c5edca14f721"> 2597</a></span>&#160;<span class="preprocessor">#define __I2C1_IS_CLK_ENABLED       __HAL_RCC_I2C1_IS_CLK_ENABLED</span></div><div class="line"><a name="l02598"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gadd1e2d944945531b64d71bf9e261a777"> 2598</a></span>&#160;<span class="preprocessor">#define __I2C1_IS_CLK_DISABLED      __HAL_RCC_I2C1_IS_CLK_DISABLED</span></div><div class="line"><a name="l02599"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga06cc90a44300051aaa95e148297f3172"> 2599</a></span>&#160;<span class="preprocessor">#define __I2C2_IS_CLK_ENABLED       __HAL_RCC_I2C2_IS_CLK_ENABLED</span></div><div class="line"><a name="l02600"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga2c2789ff86b604021d9f66c2f689babb"> 2600</a></span>&#160;<span class="preprocessor">#define __I2C2_IS_CLK_DISABLED      __HAL_RCC_I2C2_IS_CLK_DISABLED</span></div><div class="line"><a name="l02601"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga02be11fc2d70c7132b634b27595cf577"> 2601</a></span>&#160;<span class="preprocessor">#define __I2C3_IS_CLK_ENABLED       __HAL_RCC_I2C3_IS_CLK_ENABLED</span></div><div class="line"><a name="l02602"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gad11394fc5ca1e4456726571e5f35db88"> 2602</a></span>&#160;<span class="preprocessor">#define __I2C3_IS_CLK_DISABLED      __HAL_RCC_I2C3_IS_CLK_DISABLED</span></div><div class="line"><a name="l02603"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga25e09e85ad3b2897d98591413f859a92"> 2603</a></span>&#160;<span class="preprocessor">#define __PWR_IS_CLK_ENABLED        __HAL_RCC_PWR_IS_CLK_ENABLED</span></div><div class="line"><a name="l02604"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gaa01b51b10e9f5ff9335ea6108c09fa0a"> 2604</a></span>&#160;<span class="preprocessor">#define __PWR_IS_CLK_DISABLED       __HAL_RCC_PWR_IS_CLK_DISABLED</span></div><div class="line"><a name="l02605"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga16af3115d73d7dff282a9ccb86b3ea63"> 2605</a></span>&#160;<span class="preprocessor">#define __SYSCFG_IS_CLK_ENABLED     __HAL_RCC_SYSCFG_IS_CLK_ENABLED</span></div><div class="line"><a name="l02606"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gadde476f7114c1e6239bda846adbb9c3c"> 2606</a></span>&#160;<span class="preprocessor">#define __SYSCFG_IS_CLK_DISABLED    __HAL_RCC_SYSCFG_IS_CLK_DISABLED</span></div><div class="line"><a name="l02607"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gafea44feca9f74b3fa277a00c482b3be4"> 2607</a></span>&#160;<span class="preprocessor">#define __SPI1_IS_CLK_ENABLED       __HAL_RCC_SPI1_IS_CLK_ENABLED</span></div><div class="line"><a name="l02608"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga6b94e6985c6bb5875d23a5368294a74f"> 2608</a></span>&#160;<span class="preprocessor">#define __SPI1_IS_CLK_DISABLED      __HAL_RCC_SPI1_IS_CLK_DISABLED</span></div><div class="line"><a name="l02609"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga8642a600a9a3192b876e4b65daa00b54"> 2609</a></span>&#160;<span class="preprocessor">#define __SPI2_IS_CLK_ENABLED       __HAL_RCC_SPI2_IS_CLK_ENABLED</span></div><div class="line"><a name="l02610"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gab99f19a7d6156eee3e682ac8790dba69"> 2610</a></span>&#160;<span class="preprocessor">#define __SPI2_IS_CLK_DISABLED      __HAL_RCC_SPI2_IS_CLK_DISABLED</span></div><div class="line"><a name="l02611"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gafc41a76183e7eeb5488ca82849b6c283"> 2611</a></span>&#160;<span class="preprocessor">#define __SPI3_IS_CLK_ENABLED       __HAL_RCC_SPI3_IS_CLK_ENABLED</span></div><div class="line"><a name="l02612"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga36bcdd622174a4d7bea218d00c17f16f"> 2612</a></span>&#160;<span class="preprocessor">#define __SPI3_IS_CLK_DISABLED      __HAL_RCC_SPI3_IS_CLK_DISABLED</span></div><div class="line"><a name="l02613"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga30d37b49b9b44a979d02cd7ebfad048b"> 2613</a></span>&#160;<span class="preprocessor">#define __SPI4_IS_CLK_ENABLED       __HAL_RCC_SPI4_IS_CLK_ENABLED</span></div><div class="line"><a name="l02614"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gaaf50175966a77411fd792be594bb0c55"> 2614</a></span>&#160;<span class="preprocessor">#define __SPI4_IS_CLK_DISABLED      __HAL_RCC_SPI4_IS_CLK_DISABLED</span></div><div class="line"><a name="l02615"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gaa7042e6be9f2529f230c8cd07d23be8b"> 2615</a></span>&#160;<span class="preprocessor">#define __SDADC1_IS_CLK_ENABLED     __HAL_RCC_SDADC1_IS_CLK_ENABLED</span></div><div class="line"><a name="l02616"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga2dfed9a0fbfa7be8f90c4e3ce72c25fe"> 2616</a></span>&#160;<span class="preprocessor">#define __SDADC1_IS_CLK_DISABLED    __HAL_RCC_SDADC1_IS_CLK_DISABLED</span></div><div class="line"><a name="l02617"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gaeb4574351930d88897bc5929cdc6dc0a"> 2617</a></span>&#160;<span class="preprocessor">#define __SDADC2_IS_CLK_ENABLED     __HAL_RCC_SDADC2_IS_CLK_ENABLED</span></div><div class="line"><a name="l02618"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga81f339353e933bdc48a36ef318981a45"> 2618</a></span>&#160;<span class="preprocessor">#define __SDADC2_IS_CLK_DISABLED    __HAL_RCC_SDADC2_IS_CLK_DISABLED</span></div><div class="line"><a name="l02619"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga41a9d65373a84607fc66101cb870a848"> 2619</a></span>&#160;<span class="preprocessor">#define __SDADC3_IS_CLK_ENABLED     __HAL_RCC_SDADC3_IS_CLK_ENABLED</span></div><div class="line"><a name="l02620"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga730e65c79c630f9fcc26822a8935e5c3"> 2620</a></span>&#160;<span class="preprocessor">#define __SDADC3_IS_CLK_DISABLED    __HAL_RCC_SDADC3_IS_CLK_DISABLED</span></div><div class="line"><a name="l02621"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gaa705610d5a659ed552f87a6d6dc8af1a"> 2621</a></span>&#160;<span class="preprocessor">#define __SRAM_IS_CLK_ENABLED       __HAL_RCC_SRAM_IS_CLK_ENABLED</span></div><div class="line"><a name="l02622"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga7b00de661df4e1dc8b36d9e1976b71a4"> 2622</a></span>&#160;<span class="preprocessor">#define __SRAM_IS_CLK_DISABLED      __HAL_RCC_SRAM_IS_CLK_DISABLED</span></div><div class="line"><a name="l02623"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga6f1ed81157e63c93719376c7077e4784"> 2623</a></span>&#160;<span class="preprocessor">#define __TIM1_IS_CLK_ENABLED       __HAL_RCC_TIM1_IS_CLK_ENABLED</span></div><div class="line"><a name="l02624"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga0105023c626e29aa2288e6e7d3cc524f"> 2624</a></span>&#160;<span class="preprocessor">#define __TIM1_IS_CLK_DISABLED      __HAL_RCC_TIM1_IS_CLK_DISABLED</span></div><div class="line"><a name="l02625"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gab47df1a0dae3104f5ead354b24c37a1e"> 2625</a></span>&#160;<span class="preprocessor">#define __TIM2_IS_CLK_ENABLED       __HAL_RCC_TIM2_IS_CLK_ENABLED</span></div><div class="line"><a name="l02626"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gae39de686b2eac091789e171236cb2456"> 2626</a></span>&#160;<span class="preprocessor">#define __TIM2_IS_CLK_DISABLED      __HAL_RCC_TIM2_IS_CLK_DISABLED</span></div><div class="line"><a name="l02627"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga7a81a91683178ecfc7ec096653e9afc8"> 2627</a></span>&#160;<span class="preprocessor">#define __TIM3_IS_CLK_ENABLED       __HAL_RCC_TIM3_IS_CLK_ENABLED</span></div><div class="line"><a name="l02628"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga282a0aadb354b24a4ec554b29a4916f8"> 2628</a></span>&#160;<span class="preprocessor">#define __TIM3_IS_CLK_DISABLED      __HAL_RCC_TIM3_IS_CLK_DISABLED</span></div><div class="line"><a name="l02629"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga88c7174931d62e7126a2d5f966377894"> 2629</a></span>&#160;<span class="preprocessor">#define __TIM4_IS_CLK_ENABLED       __HAL_RCC_TIM4_IS_CLK_ENABLED</span></div><div class="line"><a name="l02630"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga18e5f75acae53aeff4a5ca7108096acb"> 2630</a></span>&#160;<span class="preprocessor">#define __TIM4_IS_CLK_DISABLED      __HAL_RCC_TIM4_IS_CLK_DISABLED</span></div><div class="line"><a name="l02631"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gaa8c5734b25ae1c3f802d6c0b8472209d"> 2631</a></span>&#160;<span class="preprocessor">#define __TIM5_IS_CLK_ENABLED       __HAL_RCC_TIM5_IS_CLK_ENABLED</span></div><div class="line"><a name="l02632"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga4cd9d73f820261630786460fd3aa0453"> 2632</a></span>&#160;<span class="preprocessor">#define __TIM5_IS_CLK_DISABLED      __HAL_RCC_TIM5_IS_CLK_DISABLED</span></div><div class="line"><a name="l02633"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gab97e01d763b85c9b63bf8b76591e541b"> 2633</a></span>&#160;<span class="preprocessor">#define __TIM6_IS_CLK_ENABLED       __HAL_RCC_TIM6_IS_CLK_ENABLED</span></div><div class="line"><a name="l02634"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga7388045de140441a9623a6a3b10fd60f"> 2634</a></span>&#160;<span class="preprocessor">#define __TIM6_IS_CLK_DISABLED      __HAL_RCC_TIM6_IS_CLK_DISABLED</span></div><div class="line"><a name="l02635"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gaa484c04105e0d337939113a91662be6d"> 2635</a></span>&#160;<span class="preprocessor">#define __TIM7_IS_CLK_ENABLED       __HAL_RCC_TIM7_IS_CLK_ENABLED</span></div><div class="line"><a name="l02636"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga5060996ff360bbc9ff44e7089d970e14"> 2636</a></span>&#160;<span class="preprocessor">#define __TIM7_IS_CLK_DISABLED      __HAL_RCC_TIM7_IS_CLK_DISABLED</span></div><div class="line"><a name="l02637"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gaf47e9207e83e8bfdd1ccedca25adb919"> 2637</a></span>&#160;<span class="preprocessor">#define __TIM8_IS_CLK_ENABLED       __HAL_RCC_TIM8_IS_CLK_ENABLED</span></div><div class="line"><a name="l02638"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gac644d31214f71a4b97900297ce75fbc3"> 2638</a></span>&#160;<span class="preprocessor">#define __TIM8_IS_CLK_DISABLED      __HAL_RCC_TIM8_IS_CLK_DISABLED</span></div><div class="line"><a name="l02639"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga0c5637eebc7a41d8e9d9d7ff1fb9deec"> 2639</a></span>&#160;<span class="preprocessor">#define __TIM12_IS_CLK_ENABLED      __HAL_RCC_TIM12_IS_CLK_ENABLED</span></div><div class="line"><a name="l02640"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gaaab56663d7cb19bdd60f4e3554b747c7"> 2640</a></span>&#160;<span class="preprocessor">#define __TIM12_IS_CLK_DISABLED     __HAL_RCC_TIM12_IS_CLK_DISABLED</span></div><div class="line"><a name="l02641"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga8188c745262e4d7a49becae198d81bc0"> 2641</a></span>&#160;<span class="preprocessor">#define __TIM13_IS_CLK_ENABLED      __HAL_RCC_TIM13_IS_CLK_ENABLED</span></div><div class="line"><a name="l02642"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga166d8de45811451c662442f48bcfd5d2"> 2642</a></span>&#160;<span class="preprocessor">#define __TIM13_IS_CLK_DISABLED     __HAL_RCC_TIM13_IS_CLK_DISABLED</span></div><div class="line"><a name="l02643"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga4347652552bdd9de4852bc95885e14ae"> 2643</a></span>&#160;<span class="preprocessor">#define __TIM14_IS_CLK_ENABLED      __HAL_RCC_TIM14_IS_CLK_ENABLED</span></div><div class="line"><a name="l02644"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gaeb26f1a267eb972d5bfac74e576b1f64"> 2644</a></span>&#160;<span class="preprocessor">#define __TIM14_IS_CLK_DISABLED     __HAL_RCC_TIM14_IS_CLK_DISABLED</span></div><div class="line"><a name="l02645"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga2e7ecc7a174a07f86b79de885ebb5280"> 2645</a></span>&#160;<span class="preprocessor">#define __TIM15_IS_CLK_ENABLED      __HAL_RCC_TIM15_IS_CLK_ENABLED</span></div><div class="line"><a name="l02646"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gae23f2016afbcc226f8eb5c22739ff33e"> 2646</a></span>&#160;<span class="preprocessor">#define __TIM15_IS_CLK_DISABLED     __HAL_RCC_TIM15_IS_CLK_DISABLED</span></div><div class="line"><a name="l02647"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gaf37f50c5f648828da154ddad55c82d0e"> 2647</a></span>&#160;<span class="preprocessor">#define __TIM16_IS_CLK_ENABLED      __HAL_RCC_TIM16_IS_CLK_ENABLED</span></div><div class="line"><a name="l02648"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga74fe7a2ca9ea8792a67e08e34c4b25b5"> 2648</a></span>&#160;<span class="preprocessor">#define __TIM16_IS_CLK_DISABLED     __HAL_RCC_TIM16_IS_CLK_DISABLED</span></div><div class="line"><a name="l02649"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga7607b2ea34cb142f526c9e771a854777"> 2649</a></span>&#160;<span class="preprocessor">#define __TIM17_IS_CLK_ENABLED      __HAL_RCC_TIM17_IS_CLK_ENABLED</span></div><div class="line"><a name="l02650"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gab464919b131d5b3cb1799e5c306e8cb0"> 2650</a></span>&#160;<span class="preprocessor">#define __TIM17_IS_CLK_DISABLED     __HAL_RCC_TIM17_IS_CLK_DISABLED</span></div><div class="line"><a name="l02651"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga689f73387fa43ec3bd6e2ffc45d6c720"> 2651</a></span>&#160;<span class="preprocessor">#define __TIM18_IS_CLK_ENABLED      __HAL_RCC_TIM18_IS_CLK_ENABLED</span></div><div class="line"><a name="l02652"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga4d9c249dc0f822a21b7ebe77f6f9c091"> 2652</a></span>&#160;<span class="preprocessor">#define __TIM18_IS_CLK_DISABLED     __HAL_RCC_TIM18_IS_CLK_DISABLED</span></div><div class="line"><a name="l02653"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga71f720ee852e32bd677cb76758e1a2d6"> 2653</a></span>&#160;<span class="preprocessor">#define __TIM19_IS_CLK_ENABLED      __HAL_RCC_TIM19_IS_CLK_ENABLED</span></div><div class="line"><a name="l02654"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga612107385d789986a2200f18f05bfc9f"> 2654</a></span>&#160;<span class="preprocessor">#define __TIM19_IS_CLK_DISABLED     __HAL_RCC_TIM19_IS_CLK_DISABLED</span></div><div class="line"><a name="l02655"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga295f0f8b21ce49903a7cf27a7185f8c5"> 2655</a></span>&#160;<span class="preprocessor">#define __TIM20_IS_CLK_ENABLED      __HAL_RCC_TIM20_IS_CLK_ENABLED</span></div><div class="line"><a name="l02656"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga4507c4cdece09b9b9819081d451cd1c9"> 2656</a></span>&#160;<span class="preprocessor">#define __TIM20_IS_CLK_DISABLED     __HAL_RCC_TIM20_IS_CLK_DISABLED</span></div><div class="line"><a name="l02657"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga688b5814881327ab38b80de587427a83"> 2657</a></span>&#160;<span class="preprocessor">#define __TSC_IS_CLK_ENABLED        __HAL_RCC_TSC_IS_CLK_ENABLED</span></div><div class="line"><a name="l02658"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga26cfc13289aa205af204bcb46b4e6ed6"> 2658</a></span>&#160;<span class="preprocessor">#define __TSC_IS_CLK_DISABLED       __HAL_RCC_TSC_IS_CLK_DISABLED</span></div><div class="line"><a name="l02659"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga37af363ea4a9ef8343ff19ebc2ac15c3"> 2659</a></span>&#160;<span class="preprocessor">#define __UART4_IS_CLK_ENABLED      __HAL_RCC_UART4_IS_CLK_ENABLED</span></div><div class="line"><a name="l02660"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gaa11f06c9b2c1c950e217e551c9bb24c4"> 2660</a></span>&#160;<span class="preprocessor">#define __UART4_IS_CLK_DISABLED     __HAL_RCC_UART4_IS_CLK_DISABLED</span></div><div class="line"><a name="l02661"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gac8a52d100f428d3a279d63c67b944d14"> 2661</a></span>&#160;<span class="preprocessor">#define __UART5_IS_CLK_ENABLED      __HAL_RCC_UART5_IS_CLK_ENABLED</span></div><div class="line"><a name="l02662"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga9c9ebd9d85dd7aae9fc3ed7bf013ce57"> 2662</a></span>&#160;<span class="preprocessor">#define __UART5_IS_CLK_DISABLED     __HAL_RCC_UART5_IS_CLK_DISABLED</span></div><div class="line"><a name="l02663"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga68f879347beda3f37030ad4ffaf87f8a"> 2663</a></span>&#160;<span class="preprocessor">#define __USART1_IS_CLK_ENABLED     __HAL_RCC_USART1_IS_CLK_ENABLED</span></div><div class="line"><a name="l02664"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga5fe42363e1af6ecad731290b6e295865"> 2664</a></span>&#160;<span class="preprocessor">#define __USART1_IS_CLK_DISABLED    __HAL_RCC_USART1_IS_CLK_DISABLED</span></div><div class="line"><a name="l02665"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gab3ab022f37b6c36986ce59b53a092bda"> 2665</a></span>&#160;<span class="preprocessor">#define __USART2_IS_CLK_ENABLED     __HAL_RCC_USART2_IS_CLK_ENABLED</span></div><div class="line"><a name="l02666"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gab5889d1f5773072ac716fecf8e03f555"> 2666</a></span>&#160;<span class="preprocessor">#define __USART2_IS_CLK_DISABLED    __HAL_RCC_USART2_IS_CLK_DISABLED</span></div><div class="line"><a name="l02667"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga2d73a8b92c06fcea1ec92c9031ef2462"> 2667</a></span>&#160;<span class="preprocessor">#define __USART3_IS_CLK_ENABLED     __HAL_RCC_USART3_IS_CLK_ENABLED</span></div><div class="line"><a name="l02668"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga63cc13fc0f33d6f17bf36333cb2d3b54"> 2668</a></span>&#160;<span class="preprocessor">#define __USART3_IS_CLK_DISABLED    __HAL_RCC_USART3_IS_CLK_DISABLED</span></div><div class="line"><a name="l02669"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga5beb46cff0e9eef7513008300787779a"> 2669</a></span>&#160;<span class="preprocessor">#define __USB_IS_CLK_ENABLED        __HAL_RCC_USB_IS_CLK_ENABLED</span></div><div class="line"><a name="l02670"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga85b0605d36fd5aa803d746eca015176f"> 2670</a></span>&#160;<span class="preprocessor">#define __USB_IS_CLK_DISABLED       __HAL_RCC_USB_IS_CLK_DISABLED</span></div><div class="line"><a name="l02671"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gabf1f0e44cf619dc56ee9cf091be090f6"> 2671</a></span>&#160;<span class="preprocessor">#define __WWDG_IS_CLK_ENABLED       __HAL_RCC_WWDG_IS_CLK_ENABLED</span></div><div class="line"><a name="l02672"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga15d27ad70f9cc20c8a51b4e9eab77349"> 2672</a></span>&#160;<span class="preprocessor">#define __WWDG_IS_CLK_DISABLED      __HAL_RCC_WWDG_IS_CLK_DISABLED</span></div><div class="line"><a name="l02673"></a><span class="lineno"> 2673</span>&#160;</div><div class="line"><a name="l02674"></a><span class="lineno"> 2674</span>&#160;<span class="preprocessor">#if defined(STM32F4)</span></div><div class="line"><a name="l02675"></a><span class="lineno"> 2675</span>&#160;<span class="preprocessor">#define __HAL_RCC_SDMMC1_FORCE_RESET       __HAL_RCC_SDIO_FORCE_RESET</span></div><div class="line"><a name="l02676"></a><span class="lineno"> 2676</span>&#160;<span class="preprocessor">#define __HAL_RCC_SDMMC1_RELEASE_RESET     __HAL_RCC_SDIO_RELEASE_RESET</span></div><div class="line"><a name="l02677"></a><span class="lineno"> 2677</span>&#160;<span class="preprocessor">#define __HAL_RCC_SDMMC1_CLK_SLEEP_ENABLE  __HAL_RCC_SDIO_CLK_SLEEP_ENABLE</span></div><div class="line"><a name="l02678"></a><span class="lineno"> 2678</span>&#160;<span class="preprocessor">#define __HAL_RCC_SDMMC1_CLK_SLEEP_DISABLE __HAL_RCC_SDIO_CLK_SLEEP_DISABLE</span></div><div class="line"><a name="l02679"></a><span class="lineno"> 2679</span>&#160;<span class="preprocessor">#define __HAL_RCC_SDMMC1_CLK_ENABLE        __HAL_RCC_SDIO_CLK_ENABLE</span></div><div class="line"><a name="l02680"></a><span class="lineno"> 2680</span>&#160;<span class="preprocessor">#define __HAL_RCC_SDMMC1_CLK_DISABLE       __HAL_RCC_SDIO_CLK_DISABLE</span></div><div class="line"><a name="l02681"></a><span class="lineno"> 2681</span>&#160;<span class="preprocessor">#define __HAL_RCC_SDMMC1_IS_CLK_ENABLED    __HAL_RCC_SDIO_IS_CLK_ENABLED</span></div><div class="line"><a name="l02682"></a><span class="lineno"> 2682</span>&#160;<span class="preprocessor">#define __HAL_RCC_SDMMC1_IS_CLK_DISABLED   __HAL_RCC_SDIO_IS_CLK_DISABLED</span></div><div class="line"><a name="l02683"></a><span class="lineno"> 2683</span>&#160;<span class="preprocessor">#define Sdmmc1ClockSelection               SdioClockSelection</span></div><div class="line"><a name="l02684"></a><span class="lineno"> 2684</span>&#160;<span class="preprocessor">#define RCC_PERIPHCLK_SDMMC1               RCC_PERIPHCLK_SDIO</span></div><div class="line"><a name="l02685"></a><span class="lineno"> 2685</span>&#160;<span class="preprocessor">#define RCC_SDMMC1CLKSOURCE_CLK48          RCC_SDIOCLKSOURCE_CK48</span></div><div class="line"><a name="l02686"></a><span class="lineno"> 2686</span>&#160;<span class="preprocessor">#define RCC_SDMMC1CLKSOURCE_SYSCLK         RCC_SDIOCLKSOURCE_SYSCLK</span></div><div class="line"><a name="l02687"></a><span class="lineno"> 2687</span>&#160;<span class="preprocessor">#define __HAL_RCC_SDMMC1_CONFIG            __HAL_RCC_SDIO_CONFIG</span></div><div class="line"><a name="l02688"></a><span class="lineno"> 2688</span>&#160;<span class="preprocessor">#define __HAL_RCC_GET_SDMMC1_SOURCE        __HAL_RCC_GET_SDIO_SOURCE</span></div><div class="line"><a name="l02689"></a><span class="lineno"> 2689</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l02690"></a><span class="lineno"> 2690</span>&#160;</div><div class="line"><a name="l02691"></a><span class="lineno"> 2691</span>&#160;<span class="preprocessor">#if defined(STM32F7) || defined(STM32L4)</span></div><div class="line"><a name="l02692"></a><span class="lineno"> 2692</span>&#160;<span class="preprocessor">#define __HAL_RCC_SDIO_FORCE_RESET         __HAL_RCC_SDMMC1_FORCE_RESET</span></div><div class="line"><a name="l02693"></a><span class="lineno"> 2693</span>&#160;<span class="preprocessor">#define __HAL_RCC_SDIO_RELEASE_RESET       __HAL_RCC_SDMMC1_RELEASE_RESET</span></div><div class="line"><a name="l02694"></a><span class="lineno"> 2694</span>&#160;<span class="preprocessor">#define __HAL_RCC_SDIO_CLK_SLEEP_ENABLE    __HAL_RCC_SDMMC1_CLK_SLEEP_ENABLE</span></div><div class="line"><a name="l02695"></a><span class="lineno"> 2695</span>&#160;<span class="preprocessor">#define __HAL_RCC_SDIO_CLK_SLEEP_DISABLE   __HAL_RCC_SDMMC1_CLK_SLEEP_DISABLE</span></div><div class="line"><a name="l02696"></a><span class="lineno"> 2696</span>&#160;<span class="preprocessor">#define __HAL_RCC_SDIO_CLK_ENABLE          __HAL_RCC_SDMMC1_CLK_ENABLE</span></div><div class="line"><a name="l02697"></a><span class="lineno"> 2697</span>&#160;<span class="preprocessor">#define __HAL_RCC_SDIO_CLK_DISABLE         __HAL_RCC_SDMMC1_CLK_DISABLE</span></div><div class="line"><a name="l02698"></a><span class="lineno"> 2698</span>&#160;<span class="preprocessor">#define __HAL_RCC_SDIO_IS_CLK_ENABLED      __HAL_RCC_SDMMC1_IS_CLK_ENABLED</span></div><div class="line"><a name="l02699"></a><span class="lineno"> 2699</span>&#160;<span class="preprocessor">#define __HAL_RCC_SDIO_IS_CLK_DISABLED     __HAL_RCC_SDMMC1_IS_CLK_DISABLED</span></div><div class="line"><a name="l02700"></a><span class="lineno"> 2700</span>&#160;<span class="preprocessor">#define SdioClockSelection                 Sdmmc1ClockSelection</span></div><div class="line"><a name="l02701"></a><span class="lineno"> 2701</span>&#160;<span class="preprocessor">#define RCC_PERIPHCLK_SDIO                 RCC_PERIPHCLK_SDMMC1</span></div><div class="line"><a name="l02702"></a><span class="lineno"> 2702</span>&#160;<span class="preprocessor">#define __HAL_RCC_SDIO_CONFIG              __HAL_RCC_SDMMC1_CONFIG</span></div><div class="line"><a name="l02703"></a><span class="lineno"> 2703</span>&#160;<span class="preprocessor">#define __HAL_RCC_GET_SDIO_SOURCE          __HAL_RCC_GET_SDMMC1_SOURCE  </span></div><div class="line"><a name="l02704"></a><span class="lineno"> 2704</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l02705"></a><span class="lineno"> 2705</span>&#160;</div><div class="line"><a name="l02706"></a><span class="lineno"> 2706</span>&#160;<span class="preprocessor">#if defined(STM32F7)</span></div><div class="line"><a name="l02707"></a><span class="lineno"> 2707</span>&#160;<span class="preprocessor">#define RCC_SDIOCLKSOURCE_CLK48             RCC_SDMMC1CLKSOURCE_CLK48</span></div><div class="line"><a name="l02708"></a><span class="lineno"> 2708</span>&#160;<span class="preprocessor">#define RCC_SDIOCLKSOURCE_SYSCLK           RCC_SDMMC1CLKSOURCE_SYSCLK</span></div><div class="line"><a name="l02709"></a><span class="lineno"> 2709</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l02710"></a><span class="lineno"> 2710</span>&#160;</div><div class="line"><a name="l02711"></a><span class="lineno"> 2711</span>&#160;<span class="preprocessor">#if defined(STM32H7)</span></div><div class="line"><a name="l02712"></a><span class="lineno"> 2712</span>&#160;<span class="preprocessor">#define __HAL_RCC_USB_OTG_HS_CLK_ENABLE()              __HAL_RCC_USB1_OTG_HS_CLK_ENABLE()</span></div><div class="line"><a name="l02713"></a><span class="lineno"> 2713</span>&#160;<span class="preprocessor">#define __HAL_RCC_USB_OTG_HS_ULPI_CLK_ENABLE()         __HAL_RCC_USB1_OTG_HS_ULPI_CLK_ENABLE()</span></div><div class="line"><a name="l02714"></a><span class="lineno"> 2714</span>&#160;<span class="preprocessor">#define __HAL_RCC_USB_OTG_HS_CLK_DISABLE()             __HAL_RCC_USB1_OTG_HS_CLK_DISABLE()</span></div><div class="line"><a name="l02715"></a><span class="lineno"> 2715</span>&#160;<span class="preprocessor">#define __HAL_RCC_USB_OTG_HS_ULPI_CLK_DISABLE()        __HAL_RCC_USB1_OTG_HS_ULPI_CLK_DISABLE()</span></div><div class="line"><a name="l02716"></a><span class="lineno"> 2716</span>&#160;<span class="preprocessor">#define __HAL_RCC_USB_OTG_HS_FORCE_RESET()             __HAL_RCC_USB1_OTG_HS_FORCE_RESET()</span></div><div class="line"><a name="l02717"></a><span class="lineno"> 2717</span>&#160;<span class="preprocessor">#define __HAL_RCC_USB_OTG_HS_RELEASE_RESET()           __HAL_RCC_USB1_OTG_HS_RELEASE_RESET()</span></div><div class="line"><a name="l02718"></a><span class="lineno"> 2718</span>&#160;<span class="preprocessor">#define __HAL_RCC_USB_OTG_HS_CLK_SLEEP_ENABLE()        __HAL_RCC_USB1_OTG_HS_CLK_SLEEP_ENABLE()</span></div><div class="line"><a name="l02719"></a><span class="lineno"> 2719</span>&#160;<span class="preprocessor">#define __HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_ENABLE()   __HAL_RCC_USB1_OTG_HS_ULPI_CLK_SLEEP_ENABLE()</span></div><div class="line"><a name="l02720"></a><span class="lineno"> 2720</span>&#160;<span class="preprocessor">#define __HAL_RCC_USB_OTG_HS_CLK_SLEEP_DISABLE()       __HAL_RCC_USB1_OTG_HS_CLK_SLEEP_DISABLE()</span></div><div class="line"><a name="l02721"></a><span class="lineno"> 2721</span>&#160;<span class="preprocessor">#define __HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_DISABLE()  __HAL_RCC_USB1_OTG_HS_ULPI_CLK_SLEEP_DISABLE()</span></div><div class="line"><a name="l02722"></a><span class="lineno"> 2722</span>&#160;</div><div class="line"><a name="l02723"></a><span class="lineno"> 2723</span>&#160;<span class="preprocessor">#define __HAL_RCC_USB_OTG_FS_CLK_ENABLE()             __HAL_RCC_USB2_OTG_FS_CLK_ENABLE()</span></div><div class="line"><a name="l02724"></a><span class="lineno"> 2724</span>&#160;<span class="preprocessor">#define __HAL_RCC_USB_OTG_FS_ULPI_CLK_ENABLE()        __HAL_RCC_USB2_OTG_FS_ULPI_CLK_ENABLE()</span></div><div class="line"><a name="l02725"></a><span class="lineno"> 2725</span>&#160;<span class="preprocessor">#define __HAL_RCC_USB_OTG_FS_CLK_DISABLE()            __HAL_RCC_USB2_OTG_FS_CLK_DISABLE()</span></div><div class="line"><a name="l02726"></a><span class="lineno"> 2726</span>&#160;<span class="preprocessor">#define __HAL_RCC_USB_OTG_FS_ULPI_CLK_DISABLE()       __HAL_RCC_USB2_OTG_FS_ULPI_CLK_DISABLE()</span></div><div class="line"><a name="l02727"></a><span class="lineno"> 2727</span>&#160;<span class="preprocessor">#define __HAL_RCC_USB_OTG_FS_FORCE_RESET()            __HAL_RCC_USB2_OTG_FS_FORCE_RESET()</span></div><div class="line"><a name="l02728"></a><span class="lineno"> 2728</span>&#160;<span class="preprocessor">#define __HAL_RCC_USB_OTG_FS_RELEASE_RESET()          __HAL_RCC_USB2_OTG_FS_RELEASE_RESET()</span></div><div class="line"><a name="l02729"></a><span class="lineno"> 2729</span>&#160;<span class="preprocessor">#define __HAL_RCC_USB_OTG_FS_CLK_SLEEP_ENABLE()       __HAL_RCC_USB2_OTG_FS_CLK_SLEEP_ENABLE()</span></div><div class="line"><a name="l02730"></a><span class="lineno"> 2730</span>&#160;<span class="preprocessor">#define __HAL_RCC_USB_OTG_FS_ULPI_CLK_SLEEP_ENABLE()  __HAL_RCC_USB2_OTG_FS_ULPI_CLK_SLEEP_ENABLE()</span></div><div class="line"><a name="l02731"></a><span class="lineno"> 2731</span>&#160;<span class="preprocessor">#define __HAL_RCC_USB_OTG_FS_CLK_SLEEP_DISABLE()      __HAL_RCC_USB2_OTG_FS_CLK_SLEEP_DISABLE()</span></div><div class="line"><a name="l02732"></a><span class="lineno"> 2732</span>&#160;<span class="preprocessor">#define __HAL_RCC_USB_OTG_FS_ULPI_CLK_SLEEP_DISABLE() __HAL_RCC_USB2_OTG_FS_ULPI_CLK_SLEEP_DISABLE()</span></div><div class="line"><a name="l02733"></a><span class="lineno"> 2733</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l02734"></a><span class="lineno"> 2734</span>&#160;</div><div class="line"><a name="l02735"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga6b96f4a2f2c7dc9219b24883e8bea223"> 2735</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_I2SCLK            __HAL_RCC_I2S_CONFIG</span></div><div class="line"><a name="l02736"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gadc772f9067a6f4591305fe7dc0603447"> 2736</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_I2SCLK_CONFIG     __HAL_RCC_I2S_CONFIG</span></div><div class="line"><a name="l02737"></a><span class="lineno"> 2737</span>&#160;</div><div class="line"><a name="l02738"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga181e9fea5e2a50d09d2b32f5ebf78794"> 2738</a></span>&#160;<span class="preprocessor">#define __RCC_PLLSRC                RCC_GET_PLL_OSCSOURCE</span></div><div class="line"><a name="l02739"></a><span class="lineno"> 2739</span>&#160;</div><div class="line"><a name="l02740"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gad3f63ae7a859b8f5395aaf703ac72694"> 2740</a></span>&#160;<span class="preprocessor">#define IS_RCC_MSIRANGE             IS_RCC_MSI_CLOCK_RANGE</span></div><div class="line"><a name="l02741"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gafbf1d14cdfb90a3da2148a8b398fae50"> 2741</a></span>&#160;<span class="preprocessor">#define IS_RCC_RTCCLK_SOURCE        IS_RCC_RTCCLKSOURCE</span></div><div class="line"><a name="l02742"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga43366c08676a120c9c7ec17169183054"> 2742</a></span>&#160;<span class="preprocessor">#define IS_RCC_SYSCLK_DIV           IS_RCC_HCLK</span></div><div class="line"><a name="l02743"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga10acdfe634bde9d8591127e09c290178"> 2743</a></span>&#160;<span class="preprocessor">#define IS_RCC_HCLK_DIV             IS_RCC_PCLK</span></div><div class="line"><a name="l02744"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gad38e6304f89528092a9a24943b955d03"> 2744</a></span>&#160;<span class="preprocessor">#define IS_RCC_PERIPHCLK            IS_RCC_PERIPHCLOCK</span></div><div class="line"><a name="l02745"></a><span class="lineno"> 2745</span>&#160;</div><div class="line"><a name="l02746"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga1d2b2eb3fca0475683b879377c952fbf"> 2746</a></span>&#160;<span class="preprocessor">#define RCC_IT_HSI14                RCC_IT_HSI14RDY</span></div><div class="line"><a name="l02747"></a><span class="lineno"> 2747</span>&#160;</div><div class="line"><a name="l02748"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga2693825b3d6ae5e2202c59e9ff0f84e9"> 2748</a></span>&#160;<span class="preprocessor">#define RCC_IT_CSSLSE               RCC_IT_LSECSS</span></div><div class="line"><a name="l02749"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga0f173b0e032747b82a9322739f6e3635"> 2749</a></span>&#160;<span class="preprocessor">#define RCC_IT_CSSHSE               RCC_IT_CSS</span></div><div class="line"><a name="l02750"></a><span class="lineno"> 2750</span>&#160;</div><div class="line"><a name="l02751"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga7ff52ba9f89830affd1e02929b4db74e"> 2751</a></span>&#160;<span class="preprocessor">#define RCC_PLLMUL_3                RCC_PLL_MUL3</span></div><div class="line"><a name="l02752"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga48cf05c73391e2319b0be6b2a3c9d9c9"> 2752</a></span>&#160;<span class="preprocessor">#define RCC_PLLMUL_4                RCC_PLL_MUL4</span></div><div class="line"><a name="l02753"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gacbc14a066a66d57867c5f1f5a3669201"> 2753</a></span>&#160;<span class="preprocessor">#define RCC_PLLMUL_6                RCC_PLL_MUL6</span></div><div class="line"><a name="l02754"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gaa2dc44220ad0fa4e951fa2bd64b3b154"> 2754</a></span>&#160;<span class="preprocessor">#define RCC_PLLMUL_8                RCC_PLL_MUL8</span></div><div class="line"><a name="l02755"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gaeb9e97f00772bed44ea9dae4788b16d0"> 2755</a></span>&#160;<span class="preprocessor">#define RCC_PLLMUL_12               RCC_PLL_MUL12</span></div><div class="line"><a name="l02756"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga303c5bb3511ab4dc8afc78eb8a94db6e"> 2756</a></span>&#160;<span class="preprocessor">#define RCC_PLLMUL_16               RCC_PLL_MUL16</span></div><div class="line"><a name="l02757"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga7d51be10ed74280f60e1b1a288d6c039"> 2757</a></span>&#160;<span class="preprocessor">#define RCC_PLLMUL_24               RCC_PLL_MUL24</span></div><div class="line"><a name="l02758"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga5e0e486ea8123942d2a3efeb188cf4c0"> 2758</a></span>&#160;<span class="preprocessor">#define RCC_PLLMUL_32               RCC_PLL_MUL32</span></div><div class="line"><a name="l02759"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga01940fad545c1b60aef08279a569edfa"> 2759</a></span>&#160;<span class="preprocessor">#define RCC_PLLMUL_48               RCC_PLL_MUL48</span></div><div class="line"><a name="l02760"></a><span class="lineno"> 2760</span>&#160;</div><div class="line"><a name="l02761"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga3b43997b2f4c57fb68632db0ff63ef77"> 2761</a></span>&#160;<span class="preprocessor">#define RCC_PLLDIV_2                RCC_PLL_DIV2</span></div><div class="line"><a name="l02762"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga64492e160608f79d4c3c751f82d09dfc"> 2762</a></span>&#160;<span class="preprocessor">#define RCC_PLLDIV_3                RCC_PLL_DIV3</span></div><div class="line"><a name="l02763"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gaa25c3a8a7576db9c75ea868632d86120"> 2763</a></span>&#160;<span class="preprocessor">#define RCC_PLLDIV_4                RCC_PLL_DIV4</span></div><div class="line"><a name="l02764"></a><span class="lineno"> 2764</span>&#160;</div><div class="line"><a name="l02765"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga6ae382b78e1bcec3da6d5ac79b1a5551"> 2765</a></span>&#160;<span class="preprocessor">#define IS_RCC_MCOSOURCE            IS_RCC_MCO1SOURCE</span></div><div class="line"><a name="l02766"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga4a5994f41cd6798807bf8672ec3dc423"> 2766</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_MCO_CONFIG        __HAL_RCC_MCO1_CONFIG</span></div><div class="line"><a name="l02767"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga897ae3aa8cfe31f7b00de98637db45d5"> 2767</a></span>&#160;<span class="preprocessor">#define RCC_MCO_NODIV               RCC_MCODIV_1</span></div><div class="line"><a name="l02768"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga411caf05a68e3bd8f14150c14d1f8404"> 2768</a></span>&#160;<span class="preprocessor">#define RCC_MCO_DIV1                RCC_MCODIV_1</span></div><div class="line"><a name="l02769"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga49e93c717ea6b0916051b085aa595ecb"> 2769</a></span>&#160;<span class="preprocessor">#define RCC_MCO_DIV2                RCC_MCODIV_2</span></div><div class="line"><a name="l02770"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gadde6fd8dbc7f1e750aea3903bedffa7d"> 2770</a></span>&#160;<span class="preprocessor">#define RCC_MCO_DIV4                RCC_MCODIV_4</span></div><div class="line"><a name="l02771"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga00b1ed5dae888fa26fcaf66429c617da"> 2771</a></span>&#160;<span class="preprocessor">#define RCC_MCO_DIV8                RCC_MCODIV_8</span></div><div class="line"><a name="l02772"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga4e8e30ec40f362037055d5977a9e2ea0"> 2772</a></span>&#160;<span class="preprocessor">#define RCC_MCO_DIV16               RCC_MCODIV_16</span></div><div class="line"><a name="l02773"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga26c54546e41690456e3a57cd46a3b16a"> 2773</a></span>&#160;<span class="preprocessor">#define RCC_MCO_DIV32               RCC_MCODIV_32</span></div><div class="line"><a name="l02774"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga3e2f0bbc95937a013cdb3cc6bec61fe8"> 2774</a></span>&#160;<span class="preprocessor">#define RCC_MCO_DIV64               RCC_MCODIV_64</span></div><div class="line"><a name="l02775"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga13db6fb3b4264a8fff9f671faf393f1b"> 2775</a></span>&#160;<span class="preprocessor">#define RCC_MCO_DIV128              RCC_MCODIV_128</span></div><div class="line"><a name="l02776"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga55362c6bb39a405d997b64cf8db9709e"> 2776</a></span>&#160;<span class="preprocessor">#define RCC_MCOSOURCE_NONE          RCC_MCO1SOURCE_NOCLOCK</span></div><div class="line"><a name="l02777"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga71ac33c61f4246489cc1c34bebe9b45d"> 2777</a></span>&#160;<span class="preprocessor">#define RCC_MCOSOURCE_LSI           RCC_MCO1SOURCE_LSI</span></div><div class="line"><a name="l02778"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga830cfeba85393f5a5a2743ad0f373834"> 2778</a></span>&#160;<span class="preprocessor">#define RCC_MCOSOURCE_LSE           RCC_MCO1SOURCE_LSE</span></div><div class="line"><a name="l02779"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga250215c0f82d63c001f1a19f6baeaee4"> 2779</a></span>&#160;<span class="preprocessor">#define RCC_MCOSOURCE_SYSCLK        RCC_MCO1SOURCE_SYSCLK</span></div><div class="line"><a name="l02780"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gaf76c21fc91d02a5006b1ad20bb09fb59"> 2780</a></span>&#160;<span class="preprocessor">#define RCC_MCOSOURCE_HSI           RCC_MCO1SOURCE_HSI</span></div><div class="line"><a name="l02781"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gaf44dc4cc77e850c96fc1fee93a74a838"> 2781</a></span>&#160;<span class="preprocessor">#define RCC_MCOSOURCE_HSI14         RCC_MCO1SOURCE_HSI14</span></div><div class="line"><a name="l02782"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga31f756beeaf0bcc8082ec46ff42cfb2c"> 2782</a></span>&#160;<span class="preprocessor">#define RCC_MCOSOURCE_HSI48         RCC_MCO1SOURCE_HSI48</span></div><div class="line"><a name="l02783"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga4e6a5a2c5b38b11470c34f9adc4adb5a"> 2783</a></span>&#160;<span class="preprocessor">#define RCC_MCOSOURCE_HSE           RCC_MCO1SOURCE_HSE</span></div><div class="line"><a name="l02784"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga962bbca249325c15747b0b49c47a378c"> 2784</a></span>&#160;<span class="preprocessor">#define RCC_MCOSOURCE_PLLCLK_DIV1   RCC_MCO1SOURCE_PLLCLK</span></div><div class="line"><a name="l02785"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga8f2e0c2303a5c5c53a64a60f6900b09e"> 2785</a></span>&#160;<span class="preprocessor">#define RCC_MCOSOURCE_PLLCLK_NODIV  RCC_MCO1SOURCE_PLLCLK</span></div><div class="line"><a name="l02786"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga0c689edb9d017b7498258d5e9a9cf5f6"> 2786</a></span>&#160;<span class="preprocessor">#define RCC_MCOSOURCE_PLLCLK_DIV2   RCC_MCO1SOURCE_PLLCLK_DIV2</span></div><div class="line"><a name="l02787"></a><span class="lineno"> 2787</span>&#160;</div><div class="line"><a name="l02788"></a><span class="lineno"> 2788</span>&#160;<span class="preprocessor">#if defined(STM32WB) || defined(STM32G0)</span></div><div class="line"><a name="l02789"></a><span class="lineno"> 2789</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l02790"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga7ac4762e5f4ebe4a04aea58edc9c46a9"> 2790</a></span>&#160;<span class="preprocessor">#define RCC_RTCCLKSOURCE_NONE       RCC_RTCCLKSOURCE_NO_CLK</span></div><div class="line"><a name="l02791"></a><span class="lineno"> 2791</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l02792"></a><span class="lineno"> 2792</span>&#160;</div><div class="line"><a name="l02793"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gad3aae66d6569b04d04517ea523ce6e9e"> 2793</a></span>&#160;<span class="preprocessor">#define RCC_USBCLK_PLLSAI1          RCC_USBCLKSOURCE_PLLSAI1</span></div><div class="line"><a name="l02794"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga422c36ab3f01cba07d36c501bf230363"> 2794</a></span>&#160;<span class="preprocessor">#define RCC_USBCLK_PLL              RCC_USBCLKSOURCE_PLL</span></div><div class="line"><a name="l02795"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gab654f9e79c98d6d8edd733ad9606e98f"> 2795</a></span>&#160;<span class="preprocessor">#define RCC_USBCLK_MSI              RCC_USBCLKSOURCE_MSI</span></div><div class="line"><a name="l02796"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga5e2534f64b47ffdfe41dd2ced073389f"> 2796</a></span>&#160;<span class="preprocessor">#define RCC_USBCLKSOURCE_PLLCLK     RCC_USBCLKSOURCE_PLL</span></div><div class="line"><a name="l02797"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga7bc98d6b5187339ea08d38e635b52788"> 2797</a></span>&#160;<span class="preprocessor">#define RCC_USBPLLCLK_DIV1          RCC_USBCLKSOURCE_PLL</span></div><div class="line"><a name="l02798"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga5ce8367d15851ff6055cffc9c31ce174"> 2798</a></span>&#160;<span class="preprocessor">#define RCC_USBPLLCLK_DIV1_5        RCC_USBCLKSOURCE_PLL_DIV1_5</span></div><div class="line"><a name="l02799"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gabe13349c49b3ef0401d97c2b748ffe7b"> 2799</a></span>&#160;<span class="preprocessor">#define RCC_USBPLLCLK_DIV2          RCC_USBCLKSOURCE_PLL_DIV2</span></div><div class="line"><a name="l02800"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga895e6eac56d6689996989b9417c9ad62"> 2800</a></span>&#160;<span class="preprocessor">#define RCC_USBPLLCLK_DIV3          RCC_USBCLKSOURCE_PLL_DIV3</span></div><div class="line"><a name="l02801"></a><span class="lineno"> 2801</span>&#160;</div><div class="line"><a name="l02802"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga3d3085e491cbef815d223afbe5bf1930"> 2802</a></span>&#160;<span class="preprocessor">#define HSION_BitNumber        RCC_HSION_BIT_NUMBER</span></div><div class="line"><a name="l02803"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga79f147c8b2f8fe05574f861483be5aa4"> 2803</a></span>&#160;<span class="preprocessor">#define HSION_BITNUMBER        RCC_HSION_BIT_NUMBER</span></div><div class="line"><a name="l02804"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga7b52a4205001d305fb5ef1d6b5bfd2cd"> 2804</a></span>&#160;<span class="preprocessor">#define HSEON_BitNumber        RCC_HSEON_BIT_NUMBER</span></div><div class="line"><a name="l02805"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga6ca813609511152216b194e490bef027"> 2805</a></span>&#160;<span class="preprocessor">#define HSEON_BITNUMBER        RCC_HSEON_BIT_NUMBER</span></div><div class="line"><a name="l02806"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga269ef9e8d23c9ea0c0a0df0d361c3467"> 2806</a></span>&#160;<span class="preprocessor">#define MSION_BITNUMBER        RCC_MSION_BIT_NUMBER</span></div><div class="line"><a name="l02807"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga253fa44d87aabc55f0cd6628e77a51fd"> 2807</a></span>&#160;<span class="preprocessor">#define CSSON_BitNumber        RCC_CSSON_BIT_NUMBER</span></div><div class="line"><a name="l02808"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga993cf17c844a51d912cf099d4117bd70"> 2808</a></span>&#160;<span class="preprocessor">#define CSSON_BITNUMBER        RCC_CSSON_BIT_NUMBER</span></div><div class="line"><a name="l02809"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gab24d7f5f8e4b3b717fd91b54f393f6a3"> 2809</a></span>&#160;<span class="preprocessor">#define PLLON_BitNumber        RCC_PLLON_BIT_NUMBER</span></div><div class="line"><a name="l02810"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga1360ce96541cc7c323d3ea4b5b885a64"> 2810</a></span>&#160;<span class="preprocessor">#define PLLON_BITNUMBER        RCC_PLLON_BIT_NUMBER</span></div><div class="line"><a name="l02811"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gabae59c3e4200523e3aa5b6e10aee8c46"> 2811</a></span>&#160;<span class="preprocessor">#define PLLI2SON_BitNumber     RCC_PLLI2SON_BIT_NUMBER</span></div><div class="line"><a name="l02812"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga9561d436b438d8f513b754f1934c3e30"> 2812</a></span>&#160;<span class="preprocessor">#define I2SSRC_BitNumber       RCC_I2SSRC_BIT_NUMBER</span></div><div class="line"><a name="l02813"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga9302c551752124766afc4cee65436405"> 2813</a></span>&#160;<span class="preprocessor">#define RTCEN_BitNumber        RCC_RTCEN_BIT_NUMBER</span></div><div class="line"><a name="l02814"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga58db3c6eeaa150182f32e741e2ad8066"> 2814</a></span>&#160;<span class="preprocessor">#define RTCEN_BITNUMBER        RCC_RTCEN_BIT_NUMBER</span></div><div class="line"><a name="l02815"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gae6718158034388d8fde8caaa28ffe8b9"> 2815</a></span>&#160;<span class="preprocessor">#define BDRST_BitNumber        RCC_BDRST_BIT_NUMBER</span></div><div class="line"><a name="l02816"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga8a86677bfcc1259edf9b9a5f85e7e04a"> 2816</a></span>&#160;<span class="preprocessor">#define BDRST_BITNUMBER        RCC_BDRST_BIT_NUMBER</span></div><div class="line"><a name="l02817"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga0cfaa60ebd031d12bff625ca896f1fd5"> 2817</a></span>&#160;<span class="preprocessor">#define RTCRST_BITNUMBER       RCC_RTCRST_BIT_NUMBER</span></div><div class="line"><a name="l02818"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga3f9dbe50769ce2a63ae12520433b9b40"> 2818</a></span>&#160;<span class="preprocessor">#define LSION_BitNumber        RCC_LSION_BIT_NUMBER</span></div><div class="line"><a name="l02819"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga240275048c246bf22b5fce8ff4f7b33d"> 2819</a></span>&#160;<span class="preprocessor">#define LSION_BITNUMBER        RCC_LSION_BIT_NUMBER</span></div><div class="line"><a name="l02820"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga9d9171281f96c7cd004520985e3ae27f"> 2820</a></span>&#160;<span class="preprocessor">#define LSEON_BitNumber        RCC_LSEON_BIT_NUMBER</span></div><div class="line"><a name="l02821"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga9dcf3f6a2fd518a7fd96f96280f81f8f"> 2821</a></span>&#160;<span class="preprocessor">#define LSEON_BITNUMBER        RCC_LSEON_BIT_NUMBER</span></div><div class="line"><a name="l02822"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga6af20e20f5b32e8a85f607ea43c338df"> 2822</a></span>&#160;<span class="preprocessor">#define LSEBYP_BITNUMBER       RCC_LSEBYP_BIT_NUMBER</span></div><div class="line"><a name="l02823"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga786a15b370532d6429e03a9f9d226be7"> 2823</a></span>&#160;<span class="preprocessor">#define PLLSAION_BitNumber     RCC_PLLSAION_BIT_NUMBER</span></div><div class="line"><a name="l02824"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga3e4d33566ef60a5220ce491e74a34478"> 2824</a></span>&#160;<span class="preprocessor">#define TIMPRE_BitNumber       RCC_TIMPRE_BIT_NUMBER</span></div><div class="line"><a name="l02825"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga3a0580593374569f2663f1432812f8fe"> 2825</a></span>&#160;<span class="preprocessor">#define RMVF_BitNumber         RCC_RMVF_BIT_NUMBER</span></div><div class="line"><a name="l02826"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gad4cc72917b15affc54b4d28e6529634c"> 2826</a></span>&#160;<span class="preprocessor">#define RMVF_BITNUMBER         RCC_RMVF_BIT_NUMBER</span></div><div class="line"><a name="l02827"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga407a7f1f6db8025f2e21fbde11d65176"> 2827</a></span>&#160;<span class="preprocessor">#define RCC_CR2_HSI14TRIM_BitNumber RCC_HSI14TRIM_BIT_NUMBER</span></div><div class="line"><a name="l02828"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga0193aa09fc91ebd9a119c8d98e6184a9"> 2828</a></span>&#160;<span class="preprocessor">#define CR_BYTE2_ADDRESS       RCC_CR_BYTE2_ADDRESS</span></div><div class="line"><a name="l02829"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga159aa247b8dc96a030bcb9b43ece4256"> 2829</a></span>&#160;<span class="preprocessor">#define CIR_BYTE1_ADDRESS      RCC_CIR_BYTE1_ADDRESS</span></div><div class="line"><a name="l02830"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gaab58c3f3f81bf1ab9a14cf3fececd8c4"> 2830</a></span>&#160;<span class="preprocessor">#define CIR_BYTE2_ADDRESS      RCC_CIR_BYTE2_ADDRESS</span></div><div class="line"><a name="l02831"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga991be15dda03061a29712e8206a32510"> 2831</a></span>&#160;<span class="preprocessor">#define BDCR_BYTE0_ADDRESS     RCC_BDCR_BYTE0_ADDRESS</span></div><div class="line"><a name="l02832"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga3508fa29d62b42d7d9117c419e076efc"> 2832</a></span>&#160;<span class="preprocessor">#define DBP_TIMEOUT_VALUE      RCC_DBP_TIMEOUT_VALUE</span></div><div class="line"><a name="l02833"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga0965572baea57cdfd3616bef14d41053"> 2833</a></span>&#160;<span class="preprocessor">#define LSE_TIMEOUT_VALUE      RCC_LSE_TIMEOUT_VALUE</span></div><div class="line"><a name="l02834"></a><span class="lineno"> 2834</span>&#160;</div><div class="line"><a name="l02835"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gac3290a833c0e35ec17d32c2d494e6133"> 2835</a></span>&#160;<span class="preprocessor">#define CR_HSION_BB            RCC_CR_HSION_BB</span></div><div class="line"><a name="l02836"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gaca914aed10477ae4090fea0a9639b1ea"> 2836</a></span>&#160;<span class="preprocessor">#define CR_CSSON_BB            RCC_CR_CSSON_BB</span></div><div class="line"><a name="l02837"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga3f1fb2589cb8b5ac2f7121aba1135a5f"> 2837</a></span>&#160;<span class="preprocessor">#define CR_PLLON_BB            RCC_CR_PLLON_BB</span></div><div class="line"><a name="l02838"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga0c0fb27aba4eb660f7590252596bdfc5"> 2838</a></span>&#160;<span class="preprocessor">#define CR_PLLI2SON_BB         RCC_CR_PLLI2SON_BB</span></div><div class="line"><a name="l02839"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gac80b5fd1d6f839cc29c9272d47742907"> 2839</a></span>&#160;<span class="preprocessor">#define CR_MSION_BB            RCC_CR_MSION_BB</span></div><div class="line"><a name="l02840"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gaa253e36e7e5fb02998c0e4d0388abc52"> 2840</a></span>&#160;<span class="preprocessor">#define CSR_LSION_BB           RCC_CSR_LSION_BB</span></div><div class="line"><a name="l02841"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga213e54878ac3849d9ea59567cf73bac2"> 2841</a></span>&#160;<span class="preprocessor">#define CSR_LSEON_BB           RCC_CSR_LSEON_BB</span></div><div class="line"><a name="l02842"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gac7c26259006de79c8754693af9712d1a"> 2842</a></span>&#160;<span class="preprocessor">#define CSR_LSEBYP_BB          RCC_CSR_LSEBYP_BB</span></div><div class="line"><a name="l02843"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gac3641969630c9b8eb0f5da2f164a5892"> 2843</a></span>&#160;<span class="preprocessor">#define CSR_RTCEN_BB           RCC_CSR_RTCEN_BB</span></div><div class="line"><a name="l02844"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga55aab5ed906bf71760d81cc5acefd55c"> 2844</a></span>&#160;<span class="preprocessor">#define CSR_RTCRST_BB          RCC_CSR_RTCRST_BB</span></div><div class="line"><a name="l02845"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga9076f5ddbb262fd45584702f5d280c9e"> 2845</a></span>&#160;<span class="preprocessor">#define CFGR_I2SSRC_BB         RCC_CFGR_I2SSRC_BB</span></div><div class="line"><a name="l02846"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gaf70aaf70b0752ccb3a60307b2fb46038"> 2846</a></span>&#160;<span class="preprocessor">#define BDCR_RTCEN_BB          RCC_BDCR_RTCEN_BB</span></div><div class="line"><a name="l02847"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga892fdf297b85b85cbaf0723649b31818"> 2847</a></span>&#160;<span class="preprocessor">#define BDCR_BDRST_BB          RCC_BDCR_BDRST_BB</span></div><div class="line"><a name="l02848"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga08230c355dd58b92f14444c65521e248"> 2848</a></span>&#160;<span class="preprocessor">#define CR_HSEON_BB            RCC_CR_HSEON_BB</span></div><div class="line"><a name="l02849"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga69d10c519fec30b0177c26dbf7d44e02"> 2849</a></span>&#160;<span class="preprocessor">#define CSR_RMVF_BB            RCC_CSR_RMVF_BB</span></div><div class="line"><a name="l02850"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gab84e7d3874237ee56e5cb3a26644cd13"> 2850</a></span>&#160;<span class="preprocessor">#define CR_PLLSAION_BB         RCC_CR_PLLSAION_BB</span></div><div class="line"><a name="l02851"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gaff212f4f5168f26347acf1abbb331961"> 2851</a></span>&#160;<span class="preprocessor">#define DCKCFGR_TIMPRE_BB      RCC_DCKCFGR_TIMPRE_BB</span></div><div class="line"><a name="l02852"></a><span class="lineno"> 2852</span>&#160;</div><div class="line"><a name="l02853"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gae1dcfa2b4d26da3bd30866860476fe97"> 2853</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_CRS_ENABLE_FREQ_ERROR_COUNTER     __HAL_RCC_CRS_FREQ_ERROR_COUNTER_ENABLE</span></div><div class="line"><a name="l02854"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga4fde79e50cae4f2d38db5c547037b84b"> 2854</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_CRS_DISABLE_FREQ_ERROR_COUNTER    __HAL_RCC_CRS_FREQ_ERROR_COUNTER_DISABLE</span></div><div class="line"><a name="l02855"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga5995b6b81fd33e5ea35834afb5869f1e"> 2855</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_CRS_ENABLE_AUTOMATIC_CALIB        __HAL_RCC_CRS_AUTOMATIC_CALIB_ENABLE</span></div><div class="line"><a name="l02856"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga1a09d18c05bd1f6fbbd78ffaecc3d96f"> 2856</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_CRS_DISABLE_AUTOMATIC_CALIB       __HAL_RCC_CRS_AUTOMATIC_CALIB_DISABLE</span></div><div class="line"><a name="l02857"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga116f9acbd5f6b61002ea1a6d3b17fdcd"> 2857</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_CRS_CALCULATE_RELOADVALUE         __HAL_RCC_CRS_RELOADVALUE_CALCULATE</span></div><div class="line"><a name="l02858"></a><span class="lineno"> 2858</span>&#160;</div><div class="line"><a name="l02859"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gabfda03424b7b180eec4bad4bf9c76799"> 2859</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_GET_IT_SOURCE                     __HAL_RCC_GET_IT</span></div><div class="line"><a name="l02860"></a><span class="lineno"> 2860</span>&#160;</div><div class="line"><a name="l02861"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga891dba525c7131dc45cd727be5964a98"> 2861</a></span>&#160;<span class="preprocessor">#define RCC_CRS_SYNCWARM       RCC_CRS_SYNCWARN</span></div><div class="line"><a name="l02862"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga52aafca9877f3acfca85b91fca0d0ac4"> 2862</a></span>&#160;<span class="preprocessor">#define RCC_CRS_TRIMOV         RCC_CRS_TRIMOVF</span></div><div class="line"><a name="l02863"></a><span class="lineno"> 2863</span>&#160;</div><div class="line"><a name="l02864"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga3ee6866f9d2349cd1a099407d2a7664b"> 2864</a></span>&#160;<span class="preprocessor">#define RCC_PERIPHCLK_CK48               RCC_PERIPHCLK_CLK48</span></div><div class="line"><a name="l02865"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gaa6fb44c10b1f09d8ab50800d1ab7f4dd"> 2865</a></span>&#160;<span class="preprocessor">#define RCC_CK48CLKSOURCE_PLLQ           RCC_CLK48CLKSOURCE_PLLQ</span></div><div class="line"><a name="l02866"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga61428387bb2476bd23229e8dc92570cd"> 2866</a></span>&#160;<span class="preprocessor">#define RCC_CK48CLKSOURCE_PLLSAIP        RCC_CLK48CLKSOURCE_PLLSAIP</span></div><div class="line"><a name="l02867"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga7db3e05aa1e7a903e92ed57a5d9c1c06"> 2867</a></span>&#160;<span class="preprocessor">#define RCC_CK48CLKSOURCE_PLLI2SQ        RCC_CLK48CLKSOURCE_PLLI2SQ</span></div><div class="line"><a name="l02868"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gadc3701af78409a4623aa3462d5c18916"> 2868</a></span>&#160;<span class="preprocessor">#define IS_RCC_CK48CLKSOURCE             IS_RCC_CLK48CLKSOURCE</span></div><div class="line"><a name="l02869"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga9ef0bc577f0de24e85e10db1751ff5c7"> 2869</a></span>&#160;<span class="preprocessor">#define RCC_SDIOCLKSOURCE_CK48           RCC_SDIOCLKSOURCE_CLK48</span></div><div class="line"><a name="l02870"></a><span class="lineno"> 2870</span>&#160;</div><div class="line"><a name="l02871"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gad3863899a558adce00ea80316fc21e8b"> 2871</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_DFSDM_CLK_ENABLE             __HAL_RCC_DFSDM1_CLK_ENABLE</span></div><div class="line"><a name="l02872"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga2ac6a3d5b835993a5ecd5d3e384f936a"> 2872</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_DFSDM_CLK_DISABLE            __HAL_RCC_DFSDM1_CLK_DISABLE</span></div><div class="line"><a name="l02873"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga48f2e45cb7731ed895e7f96e02dd149c"> 2873</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_DFSDM_IS_CLK_ENABLED         __HAL_RCC_DFSDM1_IS_CLK_ENABLED</span></div><div class="line"><a name="l02874"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gaf56f10b32c0371bdb4e4b9dcaf3069ea"> 2874</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_DFSDM_IS_CLK_DISABLED        __HAL_RCC_DFSDM1_IS_CLK_DISABLED</span></div><div class="line"><a name="l02875"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga5db5c43d3f1b5ba44aec4efa8036119a"> 2875</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_DFSDM_FORCE_RESET            __HAL_RCC_DFSDM1_FORCE_RESET</span></div><div class="line"><a name="l02876"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga7f7f6307995533d12f293732193ba31e"> 2876</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_DFSDM_RELEASE_RESET          __HAL_RCC_DFSDM1_RELEASE_RESET</span></div><div class="line"><a name="l02877"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gaa16e14c4b4364315f3940c2845dd2804"> 2877</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_DFSDM_CLK_SLEEP_ENABLE       __HAL_RCC_DFSDM1_CLK_SLEEP_ENABLE</span></div><div class="line"><a name="l02878"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga56b44094824dc5ae5ba6ad440340ce98"> 2878</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_DFSDM_CLK_SLEEP_DISABLE      __HAL_RCC_DFSDM1_CLK_SLEEP_DISABLE</span></div><div class="line"><a name="l02879"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga046dcf6fbcb61994b79a54ba541320ec"> 2879</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_DFSDM_IS_CLK_SLEEP_ENABLED   __HAL_RCC_DFSDM1_IS_CLK_SLEEP_ENABLED</span></div><div class="line"><a name="l02880"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga77b4638afd73a8c4e43baa279655341f"> 2880</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_DFSDM_IS_CLK_SLEEP_DISABLED  __HAL_RCC_DFSDM1_IS_CLK_SLEEP_DISABLED</span></div><div class="line"><a name="l02881"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga245665abb7d8072ff233db26331a6648"> 2881</a></span>&#160;<span class="preprocessor">#define DfsdmClockSelection         Dfsdm1ClockSelection</span></div><div class="line"><a name="l02882"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga4a97e8e6929bf5ce0a85b8a92fd5c7e6"> 2882</a></span>&#160;<span class="preprocessor">#define RCC_PERIPHCLK_DFSDM         RCC_PERIPHCLK_DFSDM1</span></div><div class="line"><a name="l02883"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga947a134f814757c5757eef64b84cc949"> 2883</a></span>&#160;<span class="preprocessor">#define RCC_DFSDMCLKSOURCE_PCLK     RCC_DFSDM1CLKSOURCE_PCLK2</span></div><div class="line"><a name="l02884"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gad529099e8057474b7e1f86deb9519348"> 2884</a></span>&#160;<span class="preprocessor">#define RCC_DFSDMCLKSOURCE_SYSCLK   RCC_DFSDM1CLKSOURCE_SYSCLK</span></div><div class="line"><a name="l02885"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga7539e94e5f9445ea0cb18f8fae72579e"> 2885</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_DFSDM_CONFIG      __HAL_RCC_DFSDM1_CONFIG</span></div><div class="line"><a name="l02886"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gad4a161eff1e0026f34cee8c33eff569b"> 2886</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_GET_DFSDM_SOURCE  __HAL_RCC_GET_DFSDM1_SOURCE</span></div><div class="line"><a name="l02887"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga955619c85104217f8403b5efdff9e3e6"> 2887</a></span>&#160;<span class="preprocessor">#define RCC_DFSDM1CLKSOURCE_PCLK    RCC_DFSDM1CLKSOURCE_PCLK2</span></div><div class="line"><a name="l02888"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga0e9ef1db423c75e06fc65b7d0fce9b43"> 2888</a></span>&#160;<span class="preprocessor">#define RCC_SWPMI1CLKSOURCE_PCLK    RCC_SWPMI1CLKSOURCE_PCLK1</span></div><div class="line"><a name="l02889"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga7c3c0ccdb79bafc7b079c70896bd1cb9"> 2889</a></span>&#160;<span class="preprocessor">#define RCC_LPTIM1CLKSOURCE_PCLK    RCC_LPTIM1CLKSOURCE_PCLK1</span></div><div class="line"><a name="l02890"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gaf782a8b81a037ca2c00107a3f311a9de"> 2890</a></span>&#160;<span class="preprocessor">#define RCC_LPTIM2CLKSOURCE_PCLK    RCC_LPTIM2CLKSOURCE_PCLK1</span></div><div class="line"><a name="l02891"></a><span class="lineno"> 2891</span>&#160;</div><div class="line"><a name="l02892"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga185a74951bfdcbac7413461f38001f2c"> 2892</a></span>&#160;<span class="preprocessor">#define RCC_DFSDM1AUDIOCLKSOURCE_I2SAPB1    RCC_DFSDM1AUDIOCLKSOURCE_I2S1</span></div><div class="line"><a name="l02893"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#gaa9c8dabc3531ee6ed8bd93f92cb1a2b7"> 2893</a></span>&#160;<span class="preprocessor">#define RCC_DFSDM1AUDIOCLKSOURCE_I2SAPB2    RCC_DFSDM1AUDIOCLKSOURCE_I2S2</span></div><div class="line"><a name="l02894"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga02a632d74c737409741d86f8997ff142"> 2894</a></span>&#160;<span class="preprocessor">#define RCC_DFSDM2AUDIOCLKSOURCE_I2SAPB1    RCC_DFSDM2AUDIOCLKSOURCE_I2S1</span></div><div class="line"><a name="l02895"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga7b47dbfd0a1e0c7d4ebf206784d61740"> 2895</a></span>&#160;<span class="preprocessor">#define RCC_DFSDM2AUDIOCLKSOURCE_I2SAPB2    RCC_DFSDM2AUDIOCLKSOURCE_I2S2</span></div><div class="line"><a name="l02896"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga7df532f529d9a68b1a9826b96875fc35"> 2896</a></span>&#160;<span class="preprocessor">#define RCC_DFSDM1CLKSOURCE_APB2            RCC_DFSDM1CLKSOURCE_PCLK2</span></div><div class="line"><a name="l02897"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga8d2ed8eb855d6ee1b6b36331192e2fd0"> 2897</a></span>&#160;<span class="preprocessor">#define RCC_DFSDM2CLKSOURCE_APB2            RCC_DFSDM2CLKSOURCE_PCLK2</span></div><div class="line"><a name="l02898"></a><span class="lineno"><a class="line" href="group___h_a_l___r_c_c___aliased.html#ga70931272f9ab715e045f7c453088839f"> 2898</a></span>&#160;<span class="preprocessor">#define RCC_FMPI2C1CLKSOURCE_APB            RCC_FMPI2C1CLKSOURCE_PCLK1</span></div><div class="line"><a name="l02899"></a><span class="lineno"> 2899</span>&#160;</div><div class="line"><a name="l02907"></a><span class="lineno"><a class="line" href="group___h_a_l___r_n_g___aliased___macros.html#gae0a40bc008a77b2f6f6bbe2c3d4bf978"> 2907</a></span>&#160;<span class="preprocessor">#define  HAL_RNG_ReadyCallback(__HANDLE__)  HAL_RNG_ReadyDataCallback((__HANDLE__), uint32_t random32bit)                                       </span></div><div class="line"><a name="l02908"></a><span class="lineno"> 2908</span>&#160;</div><div class="line"><a name="l02916"></a><span class="lineno"> 2916</span>&#160;<span class="preprocessor">#if defined (STM32G0)</span></div><div class="line"><a name="l02917"></a><span class="lineno"> 2917</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l02918"></a><span class="lineno"><a class="line" href="group___h_a_l___r_t_c___aliased___macros.html#gaf8b41c0f2f096d2e71f304c00d183e4d"> 2918</a></span>&#160;<span class="preprocessor">#define __HAL_RTC_CLEAR_FLAG                      __HAL_RTC_EXTI_CLEAR_FLAG</span></div><div class="line"><a name="l02919"></a><span class="lineno"> 2919</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l02920"></a><span class="lineno"><a class="line" href="group___h_a_l___r_t_c___aliased___macros.html#gae758f64dcd336b7e63308d205cd92697"> 2920</a></span>&#160;<span class="preprocessor">#define __HAL_RTC_DISABLE_IT                      __HAL_RTC_EXTI_DISABLE_IT</span></div><div class="line"><a name="l02921"></a><span class="lineno"><a class="line" href="group___h_a_l___r_t_c___aliased___macros.html#ga530c1a5aba6a657bf37fbfb6fb6c4ebc"> 2921</a></span>&#160;<span class="preprocessor">#define __HAL_RTC_ENABLE_IT                       __HAL_RTC_EXTI_ENABLE_IT</span></div><div class="line"><a name="l02922"></a><span class="lineno"> 2922</span>&#160;</div><div class="line"><a name="l02923"></a><span class="lineno"> 2923</span>&#160;<span class="preprocessor">#if defined (STM32F1)</span></div><div class="line"><a name="l02924"></a><span class="lineno"> 2924</span>&#160;<span class="preprocessor">#define __HAL_RTC_EXTI_CLEAR_FLAG(RTC_EXTI_LINE_ALARM_EVENT)  __HAL_RTC_ALARM_EXTI_CLEAR_FLAG()</span></div><div class="line"><a name="l02925"></a><span class="lineno"> 2925</span>&#160;</div><div class="line"><a name="l02926"></a><span class="lineno"> 2926</span>&#160;<span class="preprocessor">#define __HAL_RTC_EXTI_ENABLE_IT(RTC_EXTI_LINE_ALARM_EVENT)   __HAL_RTC_ALARM_EXTI_ENABLE_IT()</span></div><div class="line"><a name="l02927"></a><span class="lineno"> 2927</span>&#160;</div><div class="line"><a name="l02928"></a><span class="lineno"> 2928</span>&#160;<span class="preprocessor">#define __HAL_RTC_EXTI_DISABLE_IT(RTC_EXTI_LINE_ALARM_EVENT)  __HAL_RTC_ALARM_EXTI_DISABLE_IT()</span></div><div class="line"><a name="l02929"></a><span class="lineno"> 2929</span>&#160;</div><div class="line"><a name="l02930"></a><span class="lineno"> 2930</span>&#160;<span class="preprocessor">#define __HAL_RTC_EXTI_GET_FLAG(RTC_EXTI_LINE_ALARM_EVENT)    __HAL_RTC_ALARM_EXTI_GET_FLAG()</span></div><div class="line"><a name="l02931"></a><span class="lineno"> 2931</span>&#160;</div><div class="line"><a name="l02932"></a><span class="lineno"> 2932</span>&#160;<span class="preprocessor">#define __HAL_RTC_EXTI_GENERATE_SWIT(RTC_EXTI_LINE_ALARM_EVENT)   __HAL_RTC_ALARM_EXTI_GENERATE_SWIT()</span></div><div class="line"><a name="l02933"></a><span class="lineno"> 2933</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l02934"></a><span class="lineno"><a class="line" href="group___h_a_l___r_t_c___aliased___macros.html#ga70c16094f7c10e5991b608df36ce41f8"> 2934</a></span>&#160;<span class="preprocessor">#define __HAL_RTC_EXTI_CLEAR_FLAG(__EXTI_LINE__)  (((__EXTI_LINE__) == RTC_EXTI_LINE_ALARM_EVENT) ? __HAL_RTC_ALARM_EXTI_CLEAR_FLAG() : \</span></div><div class="line"><a name="l02935"></a><span class="lineno"> 2935</span>&#160;<span class="preprocessor">                                                   (((__EXTI_LINE__) == RTC_EXTI_LINE_WAKEUPTIMER_EVENT) ? __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG() : \</span></div><div class="line"><a name="l02936"></a><span class="lineno"> 2936</span>&#160;<span class="preprocessor">                                                      __HAL_RTC_TAMPER_TIMESTAMP_EXTI_CLEAR_FLAG()))</span></div><div class="line"><a name="l02937"></a><span class="lineno"><a class="line" href="group___h_a_l___r_t_c___aliased___macros.html#ga16764e0df245c740813dbeb302e67da5"> 2937</a></span>&#160;<span class="preprocessor">#define __HAL_RTC_EXTI_ENABLE_IT(__EXTI_LINE__)   (((__EXTI_LINE__)  == RTC_EXTI_LINE_ALARM_EVENT) ? __HAL_RTC_ALARM_EXTI_ENABLE_IT() : \</span></div><div class="line"><a name="l02938"></a><span class="lineno"> 2938</span>&#160;<span class="preprocessor">                                                  (((__EXTI_LINE__) == RTC_EXTI_LINE_WAKEUPTIMER_EVENT) ? __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_IT() : \</span></div><div class="line"><a name="l02939"></a><span class="lineno"> 2939</span>&#160;<span class="preprocessor">                                                      __HAL_RTC_TAMPER_TIMESTAMP_EXTI_ENABLE_IT()))</span></div><div class="line"><a name="l02940"></a><span class="lineno"><a class="line" href="group___h_a_l___r_t_c___aliased___macros.html#ga9b18753e4b04bf550e36d81a6064ba36"> 2940</a></span>&#160;<span class="preprocessor">#define __HAL_RTC_EXTI_DISABLE_IT(__EXTI_LINE__)  (((__EXTI_LINE__) == RTC_EXTI_LINE_ALARM_EVENT) ? __HAL_RTC_ALARM_EXTI_DISABLE_IT() : \</span></div><div class="line"><a name="l02941"></a><span class="lineno"> 2941</span>&#160;<span class="preprocessor">                                                  (((__EXTI_LINE__) == RTC_EXTI_LINE_WAKEUPTIMER_EVENT) ? __HAL_RTC_WAKEUPTIMER_EXTI_DISABLE_IT() : \</span></div><div class="line"><a name="l02942"></a><span class="lineno"> 2942</span>&#160;<span class="preprocessor">                                                      __HAL_RTC_TAMPER_TIMESTAMP_EXTI_DISABLE_IT()))</span></div><div class="line"><a name="l02943"></a><span class="lineno"><a class="line" href="group___h_a_l___r_t_c___aliased___macros.html#ga7ff2ab63c65042a0a9ef683d345abf49"> 2943</a></span>&#160;<span class="preprocessor">#define __HAL_RTC_EXTI_GET_FLAG(__EXTI_LINE__)    (((__EXTI_LINE__) == RTC_EXTI_LINE_ALARM_EVENT) ? __HAL_RTC_ALARM_EXTI_GET_FLAG() : \</span></div><div class="line"><a name="l02944"></a><span class="lineno"> 2944</span>&#160;<span class="preprocessor">                                                  (((__EXTI_LINE__) == RTC_EXTI_LINE_WAKEUPTIMER_EVENT) ? __HAL_RTC_WAKEUPTIMER_EXTI_GET_FLAG() : \</span></div><div class="line"><a name="l02945"></a><span class="lineno"> 2945</span>&#160;<span class="preprocessor">                                                      __HAL_RTC_TAMPER_TIMESTAMP_EXTI_GET_FLAG()))</span></div><div class="line"><a name="l02946"></a><span class="lineno"><a class="line" href="group___h_a_l___r_t_c___aliased___macros.html#ga757e6b82b6c280b6a924c0d8ac4bfef7"> 2946</a></span>&#160;<span class="preprocessor">#define __HAL_RTC_EXTI_GENERATE_SWIT(__EXTI_LINE__)   (((__EXTI_LINE__) == RTC_EXTI_LINE_ALARM_EVENT) ? __HAL_RTC_ALARM_EXTI_GENERATE_SWIT() : \</span></div><div class="line"><a name="l02947"></a><span class="lineno"> 2947</span>&#160;<span class="preprocessor">                                                      (((__EXTI_LINE__) == RTC_EXTI_LINE_WAKEUPTIMER_EVENT) ? __HAL_RTC_WAKEUPTIMER_EXTI_GENERATE_SWIT() :  \</span></div><div class="line"><a name="l02948"></a><span class="lineno"> 2948</span>&#160;<span class="preprocessor">                                                          __HAL_RTC_TAMPER_TIMESTAMP_EXTI_GENERATE_SWIT()))</span></div><div class="line"><a name="l02949"></a><span class="lineno"> 2949</span>&#160;<span class="preprocessor">#endif   </span><span class="comment">/* STM32F1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l02950"></a><span class="lineno"> 2950</span>&#160;</div><div class="line"><a name="l02951"></a><span class="lineno"><a class="line" href="group___h_a_l___r_t_c___aliased___macros.html#ga7e6a2b69bd0cb85a1d44801ccb116e38"> 2951</a></span>&#160;<span class="preprocessor">#define IS_ALARM                                  IS_RTC_ALARM</span></div><div class="line"><a name="l02952"></a><span class="lineno"><a class="line" href="group___h_a_l___r_t_c___aliased___macros.html#ga927c5de67a80c6ea175db864959df3e0"> 2952</a></span>&#160;<span class="preprocessor">#define IS_ALARM_MASK                             IS_RTC_ALARM_MASK</span></div><div class="line"><a name="l02953"></a><span class="lineno"><a class="line" href="group___h_a_l___r_t_c___aliased___macros.html#ga720879737ff77db80e800545672cdb72"> 2953</a></span>&#160;<span class="preprocessor">#define IS_TAMPER                                 IS_RTC_TAMPER</span></div><div class="line"><a name="l02954"></a><span class="lineno"><a class="line" href="group___h_a_l___r_t_c___aliased___macros.html#ga49cab06ba96add6f8dddac75414b468f"> 2954</a></span>&#160;<span class="preprocessor">#define IS_TAMPER_ERASE_MODE                      IS_RTC_TAMPER_ERASE_MODE</span></div><div class="line"><a name="l02955"></a><span class="lineno"><a class="line" href="group___h_a_l___r_t_c___aliased___macros.html#ga96d532a9a8a0b283f2fd289355001233"> 2955</a></span>&#160;<span class="preprocessor">#define IS_TAMPER_FILTER                          IS_RTC_TAMPER_FILTER </span></div><div class="line"><a name="l02956"></a><span class="lineno"><a class="line" href="group___h_a_l___r_t_c___aliased___macros.html#gaa441c6cceeee673784fd5f9dcd1a0334"> 2956</a></span>&#160;<span class="preprocessor">#define IS_TAMPER_INTERRUPT                       IS_RTC_TAMPER_INTERRUPT</span></div><div class="line"><a name="l02957"></a><span class="lineno"><a class="line" href="group___h_a_l___r_t_c___aliased___macros.html#ga936b760d07038d51cd9a72f1f0456711"> 2957</a></span>&#160;<span class="preprocessor">#define IS_TAMPER_MASKFLAG_STATE                  IS_RTC_TAMPER_MASKFLAG_STATE</span></div><div class="line"><a name="l02958"></a><span class="lineno"><a class="line" href="group___h_a_l___r_t_c___aliased___macros.html#gacaaf7b6159a85289691dea9b0d3a6195"> 2958</a></span>&#160;<span class="preprocessor">#define IS_TAMPER_PRECHARGE_DURATION              IS_RTC_TAMPER_PRECHARGE_DURATION</span></div><div class="line"><a name="l02959"></a><span class="lineno"><a class="line" href="group___h_a_l___r_t_c___aliased___macros.html#gaf061929111a6987f8a74e09e239d686b"> 2959</a></span>&#160;<span class="preprocessor">#define IS_TAMPER_PULLUP_STATE                    IS_RTC_TAMPER_PULLUP_STATE</span></div><div class="line"><a name="l02960"></a><span class="lineno"><a class="line" href="group___h_a_l___r_t_c___aliased___macros.html#ga534eeb558f5ddd78594acc82dbc56b9d"> 2960</a></span>&#160;<span class="preprocessor">#define IS_TAMPER_SAMPLING_FREQ                   IS_RTC_TAMPER_SAMPLING_FREQ</span></div><div class="line"><a name="l02961"></a><span class="lineno"><a class="line" href="group___h_a_l___r_t_c___aliased___macros.html#ga7da808c5448f1ebf7f29c44dee830446"> 2961</a></span>&#160;<span class="preprocessor">#define IS_TAMPER_TIMESTAMPONTAMPER_DETECTION     IS_RTC_TAMPER_TIMESTAMPONTAMPER_DETECTION</span></div><div class="line"><a name="l02962"></a><span class="lineno"><a class="line" href="group___h_a_l___r_t_c___aliased___macros.html#gaa0fe0373701cfd583ae46173a60248b2"> 2962</a></span>&#160;<span class="preprocessor">#define IS_TAMPER_TRIGGER                         IS_RTC_TAMPER_TRIGGER</span></div><div class="line"><a name="l02963"></a><span class="lineno"><a class="line" href="group___h_a_l___r_t_c___aliased___macros.html#ga85becc3221346e2b872ca8f205776a47"> 2963</a></span>&#160;<span class="preprocessor">#define IS_WAKEUP_CLOCK                           IS_RTC_WAKEUP_CLOCK</span></div><div class="line"><a name="l02964"></a><span class="lineno"><a class="line" href="group___h_a_l___r_t_c___aliased___macros.html#ga806f88006a410ad9a990d4b1dff449f4"> 2964</a></span>&#160;<span class="preprocessor">#define IS_WAKEUP_COUNTER                         IS_RTC_WAKEUP_COUNTER</span></div><div class="line"><a name="l02965"></a><span class="lineno"> 2965</span>&#160;</div><div class="line"><a name="l02966"></a><span class="lineno"><a class="line" href="group___h_a_l___r_t_c___aliased___macros.html#gad93d3e4b8add5593e8a4c0ee4b60c659"> 2966</a></span>&#160;<span class="preprocessor">#define __RTC_WRITEPROTECTION_ENABLE  __HAL_RTC_WRITEPROTECTION_ENABLE</span></div><div class="line"><a name="l02967"></a><span class="lineno"><a class="line" href="group___h_a_l___r_t_c___aliased___macros.html#ga50e1d57530318f33dfa59d44c3f086ce"> 2967</a></span>&#160;<span class="preprocessor">#define __RTC_WRITEPROTECTION_DISABLE  __HAL_RTC_WRITEPROTECTION_DISABLE</span></div><div class="line"><a name="l02968"></a><span class="lineno"> 2968</span>&#160;</div><div class="line"><a name="l02977"></a><span class="lineno"><a class="line" href="group___h_a_l___s_d___aliased___macros.html#ga5a2a4ac30f0b473c87f283c9b25508c7"> 2977</a></span>&#160;<span class="preprocessor">#define SD_OCR_CID_CSD_OVERWRIETE   SD_OCR_CID_CSD_OVERWRITE</span></div><div class="line"><a name="l02978"></a><span class="lineno"><a class="line" href="group___h_a_l___s_d___aliased___macros.html#ga2984265566ee729869324cf5b842a601"> 2978</a></span>&#160;<span class="preprocessor">#define SD_CMD_SD_APP_STAUS         SD_CMD_SD_APP_STATUS</span></div><div class="line"><a name="l02979"></a><span class="lineno"> 2979</span>&#160;</div><div class="line"><a name="l02980"></a><span class="lineno"> 2980</span>&#160;<span class="preprocessor">#if defined(STM32F4) || defined(STM32F2)</span></div><div class="line"><a name="l02981"></a><span class="lineno"> 2981</span>&#160;<span class="preprocessor">#define  SD_SDMMC_DISABLED          SD_SDIO_DISABLED</span></div><div class="line"><a name="l02982"></a><span class="lineno"> 2982</span>&#160;<span class="preprocessor">#define  SD_SDMMC_FUNCTION_BUSY     SD_SDIO_FUNCTION_BUSY     </span></div><div class="line"><a name="l02983"></a><span class="lineno"> 2983</span>&#160;<span class="preprocessor">#define  SD_SDMMC_FUNCTION_FAILED   SD_SDIO_FUNCTION_FAILED   </span></div><div class="line"><a name="l02984"></a><span class="lineno"> 2984</span>&#160;<span class="preprocessor">#define  SD_SDMMC_UNKNOWN_FUNCTION  SD_SDIO_UNKNOWN_FUNCTION  </span></div><div class="line"><a name="l02985"></a><span class="lineno"> 2985</span>&#160;<span class="preprocessor">#define  SD_CMD_SDMMC_SEN_OP_COND   SD_CMD_SDIO_SEN_OP_COND   </span></div><div class="line"><a name="l02986"></a><span class="lineno"> 2986</span>&#160;<span class="preprocessor">#define  SD_CMD_SDMMC_RW_DIRECT     SD_CMD_SDIO_RW_DIRECT     </span></div><div class="line"><a name="l02987"></a><span class="lineno"> 2987</span>&#160;<span class="preprocessor">#define  SD_CMD_SDMMC_RW_EXTENDED   SD_CMD_SDIO_RW_EXTENDED   </span></div><div class="line"><a name="l02988"></a><span class="lineno"> 2988</span>&#160;<span class="preprocessor">#define  __HAL_SD_SDMMC_ENABLE      __HAL_SD_SDIO_ENABLE      </span></div><div class="line"><a name="l02989"></a><span class="lineno"> 2989</span>&#160;<span class="preprocessor">#define  __HAL_SD_SDMMC_DISABLE     __HAL_SD_SDIO_DISABLE     </span></div><div class="line"><a name="l02990"></a><span class="lineno"> 2990</span>&#160;<span class="preprocessor">#define  __HAL_SD_SDMMC_DMA_ENABLE  __HAL_SD_SDIO_DMA_ENABLE  </span></div><div class="line"><a name="l02991"></a><span class="lineno"> 2991</span>&#160;<span class="preprocessor">#define  __HAL_SD_SDMMC_DMA_DISABLE __HAL_SD_SDIO_DMA_DISABL  </span></div><div class="line"><a name="l02992"></a><span class="lineno"> 2992</span>&#160;<span class="preprocessor">#define  __HAL_SD_SDMMC_ENABLE_IT   __HAL_SD_SDIO_ENABLE_IT   </span></div><div class="line"><a name="l02993"></a><span class="lineno"> 2993</span>&#160;<span class="preprocessor">#define  __HAL_SD_SDMMC_DISABLE_IT  __HAL_SD_SDIO_DISABLE_IT  </span></div><div class="line"><a name="l02994"></a><span class="lineno"> 2994</span>&#160;<span class="preprocessor">#define  __HAL_SD_SDMMC_GET_FLAG    __HAL_SD_SDIO_GET_FLAG    </span></div><div class="line"><a name="l02995"></a><span class="lineno"> 2995</span>&#160;<span class="preprocessor">#define  __HAL_SD_SDMMC_CLEAR_FLAG  __HAL_SD_SDIO_CLEAR_FLAG  </span></div><div class="line"><a name="l02996"></a><span class="lineno"> 2996</span>&#160;<span class="preprocessor">#define  __HAL_SD_SDMMC_GET_IT      __HAL_SD_SDIO_GET_IT      </span></div><div class="line"><a name="l02997"></a><span class="lineno"> 2997</span>&#160;<span class="preprocessor">#define  __HAL_SD_SDMMC_CLEAR_IT    __HAL_SD_SDIO_CLEAR_IT    </span></div><div class="line"><a name="l02998"></a><span class="lineno"> 2998</span>&#160;<span class="preprocessor">#define  SDMMC_STATIC_FLAGS         SDIO_STATIC_FLAGS          </span></div><div class="line"><a name="l02999"></a><span class="lineno"> 2999</span>&#160;<span class="preprocessor">#define  SDMMC_CMD0TIMEOUT          SDIO_CMD0TIMEOUT           </span></div><div class="line"><a name="l03000"></a><span class="lineno"> 3000</span>&#160;<span class="preprocessor">#define  SD_SDMMC_SEND_IF_COND      SD_SDIO_SEND_IF_COND</span></div><div class="line"><a name="l03001"></a><span class="lineno"> 3001</span>&#160;<span class="comment">/* alias CMSIS */</span></div><div class="line"><a name="l03002"></a><span class="lineno"> 3002</span>&#160;<span class="preprocessor">#define  SDMMC1_IRQn                SDIO_IRQn</span></div><div class="line"><a name="l03003"></a><span class="lineno"> 3003</span>&#160;<span class="preprocessor">#define  SDMMC1_IRQHandler          SDIO_IRQHandler</span></div><div class="line"><a name="l03004"></a><span class="lineno"> 3004</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l03005"></a><span class="lineno"> 3005</span>&#160;</div><div class="line"><a name="l03006"></a><span class="lineno"> 3006</span>&#160;<span class="preprocessor">#if defined(STM32F7) || defined(STM32L4)</span></div><div class="line"><a name="l03007"></a><span class="lineno"> 3007</span>&#160;<span class="preprocessor">#define  SD_SDIO_DISABLED           SD_SDMMC_DISABLED</span></div><div class="line"><a name="l03008"></a><span class="lineno"> 3008</span>&#160;<span class="preprocessor">#define  SD_SDIO_FUNCTION_BUSY      SD_SDMMC_FUNCTION_BUSY    </span></div><div class="line"><a name="l03009"></a><span class="lineno"> 3009</span>&#160;<span class="preprocessor">#define  SD_SDIO_FUNCTION_FAILED    SD_SDMMC_FUNCTION_FAILED  </span></div><div class="line"><a name="l03010"></a><span class="lineno"> 3010</span>&#160;<span class="preprocessor">#define  SD_SDIO_UNKNOWN_FUNCTION   SD_SDMMC_UNKNOWN_FUNCTION</span></div><div class="line"><a name="l03011"></a><span class="lineno"> 3011</span>&#160;<span class="preprocessor">#define  SD_CMD_SDIO_SEN_OP_COND    SD_CMD_SDMMC_SEN_OP_COND</span></div><div class="line"><a name="l03012"></a><span class="lineno"> 3012</span>&#160;<span class="preprocessor">#define  SD_CMD_SDIO_RW_DIRECT      SD_CMD_SDMMC_RW_DIRECT</span></div><div class="line"><a name="l03013"></a><span class="lineno"> 3013</span>&#160;<span class="preprocessor">#define  SD_CMD_SDIO_RW_EXTENDED    SD_CMD_SDMMC_RW_EXTENDED</span></div><div class="line"><a name="l03014"></a><span class="lineno"> 3014</span>&#160;<span class="preprocessor">#define  __HAL_SD_SDIO_ENABLE       __HAL_SD_SDMMC_ENABLE</span></div><div class="line"><a name="l03015"></a><span class="lineno"> 3015</span>&#160;<span class="preprocessor">#define  __HAL_SD_SDIO_DISABLE      __HAL_SD_SDMMC_DISABLE</span></div><div class="line"><a name="l03016"></a><span class="lineno"> 3016</span>&#160;<span class="preprocessor">#define  __HAL_SD_SDIO_DMA_ENABLE   __HAL_SD_SDMMC_DMA_ENABLE</span></div><div class="line"><a name="l03017"></a><span class="lineno"> 3017</span>&#160;<span class="preprocessor">#define  __HAL_SD_SDIO_DMA_DISABL   __HAL_SD_SDMMC_DMA_DISABLE</span></div><div class="line"><a name="l03018"></a><span class="lineno"> 3018</span>&#160;<span class="preprocessor">#define  __HAL_SD_SDIO_ENABLE_IT    __HAL_SD_SDMMC_ENABLE_IT</span></div><div class="line"><a name="l03019"></a><span class="lineno"> 3019</span>&#160;<span class="preprocessor">#define  __HAL_SD_SDIO_DISABLE_IT   __HAL_SD_SDMMC_DISABLE_IT</span></div><div class="line"><a name="l03020"></a><span class="lineno"> 3020</span>&#160;<span class="preprocessor">#define  __HAL_SD_SDIO_GET_FLAG     __HAL_SD_SDMMC_GET_FLAG</span></div><div class="line"><a name="l03021"></a><span class="lineno"> 3021</span>&#160;<span class="preprocessor">#define  __HAL_SD_SDIO_CLEAR_FLAG   __HAL_SD_SDMMC_CLEAR_FLAG</span></div><div class="line"><a name="l03022"></a><span class="lineno"> 3022</span>&#160;<span class="preprocessor">#define  __HAL_SD_SDIO_GET_IT       __HAL_SD_SDMMC_GET_IT</span></div><div class="line"><a name="l03023"></a><span class="lineno"> 3023</span>&#160;<span class="preprocessor">#define  __HAL_SD_SDIO_CLEAR_IT     __HAL_SD_SDMMC_CLEAR_IT</span></div><div class="line"><a name="l03024"></a><span class="lineno"> 3024</span>&#160;<span class="preprocessor">#define  SDIO_STATIC_FLAGS          SDMMC_STATIC_FLAGS</span></div><div class="line"><a name="l03025"></a><span class="lineno"> 3025</span>&#160;<span class="preprocessor">#define  SDIO_CMD0TIMEOUT             SDMMC_CMD0TIMEOUT</span></div><div class="line"><a name="l03026"></a><span class="lineno"> 3026</span>&#160;<span class="preprocessor">#define  SD_SDIO_SEND_IF_COND         SD_SDMMC_SEND_IF_COND</span></div><div class="line"><a name="l03027"></a><span class="lineno"> 3027</span>&#160;<span class="comment">/* alias CMSIS for compatibilities */</span></div><div class="line"><a name="l03028"></a><span class="lineno"> 3028</span>&#160;<span class="preprocessor">#define  SDIO_IRQn                  SDMMC1_IRQn</span></div><div class="line"><a name="l03029"></a><span class="lineno"> 3029</span>&#160;<span class="preprocessor">#define  SDIO_IRQHandler            SDMMC1_IRQHandler</span></div><div class="line"><a name="l03030"></a><span class="lineno"> 3030</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l03031"></a><span class="lineno"> 3031</span>&#160;</div><div class="line"><a name="l03032"></a><span class="lineno"> 3032</span>&#160;<span class="preprocessor">#if defined(STM32F7) || defined(STM32F4) || defined(STM32F2)</span></div><div class="line"><a name="l03033"></a><span class="lineno"> 3033</span>&#160;<span class="preprocessor">#define  HAL_SD_CardCIDTypedef       HAL_SD_CardCIDTypeDef</span></div><div class="line"><a name="l03034"></a><span class="lineno"> 3034</span>&#160;<span class="preprocessor">#define  HAL_SD_CardCSDTypedef       HAL_SD_CardCSDTypeDef</span></div><div class="line"><a name="l03035"></a><span class="lineno"> 3035</span>&#160;<span class="preprocessor">#define  HAL_SD_CardStatusTypedef    HAL_SD_CardStatusTypeDef</span></div><div class="line"><a name="l03036"></a><span class="lineno"> 3036</span>&#160;<span class="preprocessor">#define  HAL_SD_CardStateTypedef     HAL_SD_CardStateTypeDef</span></div><div class="line"><a name="l03037"></a><span class="lineno"> 3037</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l03038"></a><span class="lineno"> 3038</span>&#160;</div><div class="line"><a name="l03047"></a><span class="lineno"><a class="line" href="group___h_a_l___s_m_a_r_t_c_a_r_d___aliased___macros.html#ga8d5d23bc871cf5aef481120b55f7ac9f"> 3047</a></span>&#160;<span class="preprocessor">#define __SMARTCARD_ENABLE_IT           __HAL_SMARTCARD_ENABLE_IT</span></div><div class="line"><a name="l03048"></a><span class="lineno"><a class="line" href="group___h_a_l___s_m_a_r_t_c_a_r_d___aliased___macros.html#ga86c309a6a3c0780c7847062466aaf4cc"> 3048</a></span>&#160;<span class="preprocessor">#define __SMARTCARD_DISABLE_IT          __HAL_SMARTCARD_DISABLE_IT</span></div><div class="line"><a name="l03049"></a><span class="lineno"><a class="line" href="group___h_a_l___s_m_a_r_t_c_a_r_d___aliased___macros.html#gaa4e29e98414736502d7ee2371481d9f6"> 3049</a></span>&#160;<span class="preprocessor">#define __SMARTCARD_ENABLE              __HAL_SMARTCARD_ENABLE</span></div><div class="line"><a name="l03050"></a><span class="lineno"><a class="line" href="group___h_a_l___s_m_a_r_t_c_a_r_d___aliased___macros.html#ga7765cb32d89b868ca5e775e7b6a571c7"> 3050</a></span>&#160;<span class="preprocessor">#define __SMARTCARD_DISABLE             __HAL_SMARTCARD_DISABLE</span></div><div class="line"><a name="l03051"></a><span class="lineno"><a class="line" href="group___h_a_l___s_m_a_r_t_c_a_r_d___aliased___macros.html#ga758ec49e911579f65f7cb03e11cbf1b7"> 3051</a></span>&#160;<span class="preprocessor">#define __SMARTCARD_DMA_REQUEST_ENABLE  __HAL_SMARTCARD_DMA_REQUEST_ENABLE</span></div><div class="line"><a name="l03052"></a><span class="lineno"><a class="line" href="group___h_a_l___s_m_a_r_t_c_a_r_d___aliased___macros.html#gac7fcc6baa98b300ea02656c79c48b2a9"> 3052</a></span>&#160;<span class="preprocessor">#define __SMARTCARD_DMA_REQUEST_DISABLE __HAL_SMARTCARD_DMA_REQUEST_DISABLE</span></div><div class="line"><a name="l03053"></a><span class="lineno"> 3053</span>&#160;</div><div class="line"><a name="l03054"></a><span class="lineno"><a class="line" href="group___h_a_l___s_m_a_r_t_c_a_r_d___aliased___macros.html#ga94815bec2412334dadbc50408ff955f2"> 3054</a></span>&#160;<span class="preprocessor">#define __HAL_SMARTCARD_GETCLOCKSOURCE  SMARTCARD_GETCLOCKSOURCE</span></div><div class="line"><a name="l03055"></a><span class="lineno"><a class="line" href="group___h_a_l___s_m_a_r_t_c_a_r_d___aliased___macros.html#gaba3d4f1525efcda959a2a468889af9d6"> 3055</a></span>&#160;<span class="preprocessor">#define __SMARTCARD_GETCLOCKSOURCE      SMARTCARD_GETCLOCKSOURCE</span></div><div class="line"><a name="l03056"></a><span class="lineno"> 3056</span>&#160;</div><div class="line"><a name="l03057"></a><span class="lineno"><a class="line" href="group___h_a_l___s_m_a_r_t_c_a_r_d___aliased___macros.html#ga02c2a746784a8186a7a1fbbe452670d3"> 3057</a></span>&#160;<span class="preprocessor">#define IS_SMARTCARD_ONEBIT_SAMPLING    IS_SMARTCARD_ONE_BIT_SAMPLE                  </span></div><div class="line"><a name="l03058"></a><span class="lineno"> 3058</span>&#160;</div><div class="line"><a name="l03066"></a><span class="lineno"><a class="line" href="group___h_a_l___s_m_b_u_s___aliased___macros.html#ga6a63af46bb422e4406613f0053d202d3"> 3066</a></span>&#160;<span class="preprocessor">#define __HAL_SMBUS_RESET_CR1           SMBUS_RESET_CR1</span></div><div class="line"><a name="l03067"></a><span class="lineno"><a class="line" href="group___h_a_l___s_m_b_u_s___aliased___macros.html#ga070a7fc0c22c90fab03d5b17b0cdd896"> 3067</a></span>&#160;<span class="preprocessor">#define __HAL_SMBUS_RESET_CR2           SMBUS_RESET_CR2</span></div><div class="line"><a name="l03068"></a><span class="lineno"><a class="line" href="group___h_a_l___s_m_b_u_s___aliased___macros.html#gaf2c39644ee8411a47a0e439e008ac559"> 3068</a></span>&#160;<span class="preprocessor">#define __HAL_SMBUS_GENERATE_START      SMBUS_GENERATE_START</span></div><div class="line"><a name="l03069"></a><span class="lineno"><a class="line" href="group___h_a_l___s_m_b_u_s___aliased___macros.html#ga913762172b8ae232aaa16c5b8f36c7e9"> 3069</a></span>&#160;<span class="preprocessor">#define __HAL_SMBUS_GET_ADDR_MATCH      SMBUS_GET_ADDR_MATCH</span></div><div class="line"><a name="l03070"></a><span class="lineno"><a class="line" href="group___h_a_l___s_m_b_u_s___aliased___macros.html#ga8c90e18710300f757820a2d859f2c831"> 3070</a></span>&#160;<span class="preprocessor">#define __HAL_SMBUS_GET_DIR             SMBUS_GET_DIR</span></div><div class="line"><a name="l03071"></a><span class="lineno"><a class="line" href="group___h_a_l___s_m_b_u_s___aliased___macros.html#gae2ed3da7b973e48e3dbe0a3a4591cdb8"> 3071</a></span>&#160;<span class="preprocessor">#define __HAL_SMBUS_GET_STOP_MODE       SMBUS_GET_STOP_MODE</span></div><div class="line"><a name="l03072"></a><span class="lineno"><a class="line" href="group___h_a_l___s_m_b_u_s___aliased___macros.html#gaba8cf3309454005de9d6f470b30dcda8"> 3072</a></span>&#160;<span class="preprocessor">#define __HAL_SMBUS_GET_PEC_MODE        SMBUS_GET_PEC_MODE</span></div><div class="line"><a name="l03073"></a><span class="lineno"><a class="line" href="group___h_a_l___s_m_b_u_s___aliased___macros.html#gaa60bf234087ae7f6c3d912ca6b65897c"> 3073</a></span>&#160;<span class="preprocessor">#define __HAL_SMBUS_GET_ALERT_ENABLED   SMBUS_GET_ALERT_ENABLED</span></div><div class="line"><a name="l03074"></a><span class="lineno"> 3074</span>&#160;</div><div class="line"><a name="l03082"></a><span class="lineno"><a class="line" href="group___h_a_l___s_p_i___aliased___macros.html#gab21df59cf07dc6839768a4aed3219801"> 3082</a></span>&#160;<span class="preprocessor">#define __HAL_SPI_1LINE_TX              SPI_1LINE_TX</span></div><div class="line"><a name="l03083"></a><span class="lineno"><a class="line" href="group___h_a_l___s_p_i___aliased___macros.html#ga34ee4bd3329208207be8fca1f2b6e614"> 3083</a></span>&#160;<span class="preprocessor">#define __HAL_SPI_1LINE_RX              SPI_1LINE_RX</span></div><div class="line"><a name="l03084"></a><span class="lineno"><a class="line" href="group___h_a_l___s_p_i___aliased___macros.html#gaf58ad00b4183d30205773445099d066b"> 3084</a></span>&#160;<span class="preprocessor">#define __HAL_SPI_RESET_CRC             SPI_RESET_CRC</span></div><div class="line"><a name="l03085"></a><span class="lineno"> 3085</span>&#160;</div><div class="line"><a name="l03094"></a><span class="lineno"><a class="line" href="group___h_a_l___u_a_r_t___aliased___macros.html#ga42daa2078cec8482c126dd059211feea"> 3094</a></span>&#160;<span class="preprocessor">#define __HAL_UART_GETCLOCKSOURCE       UART_GETCLOCKSOURCE</span></div><div class="line"><a name="l03095"></a><span class="lineno"><a class="line" href="group___h_a_l___u_a_r_t___aliased___macros.html#gaf30b26158e4eaa99871067016049156d"> 3095</a></span>&#160;<span class="preprocessor">#define __HAL_UART_MASK_COMPUTATION     UART_MASK_COMPUTATION</span></div><div class="line"><a name="l03096"></a><span class="lineno"><a class="line" href="group___h_a_l___u_a_r_t___aliased___macros.html#ga62b39e2261e76db74c78d6dbdb677937"> 3096</a></span>&#160;<span class="preprocessor">#define __UART_GETCLOCKSOURCE           UART_GETCLOCKSOURCE</span></div><div class="line"><a name="l03097"></a><span class="lineno"><a class="line" href="group___h_a_l___u_a_r_t___aliased___macros.html#ga4361b9637b14e21ac5a32f8d298bd270"> 3097</a></span>&#160;<span class="preprocessor">#define __UART_MASK_COMPUTATION         UART_MASK_COMPUTATION</span></div><div class="line"><a name="l03098"></a><span class="lineno"> 3098</span>&#160;</div><div class="line"><a name="l03099"></a><span class="lineno"><a class="line" href="group___h_a_l___u_a_r_t___aliased___macros.html#gaf1bb7de79bc052cd2a1a6671c9c6687d"> 3099</a></span>&#160;<span class="preprocessor">#define IS_UART_WAKEUPMETHODE           IS_UART_WAKEUPMETHOD</span></div><div class="line"><a name="l03100"></a><span class="lineno"> 3100</span>&#160;</div><div class="line"><a name="l03101"></a><span class="lineno"><a class="line" href="group___h_a_l___u_a_r_t___aliased___macros.html#ga5cc20fb4146a1269b5b8a81d5e4578fa"> 3101</a></span>&#160;<span class="preprocessor">#define IS_UART_ONEBIT_SAMPLE           IS_UART_ONE_BIT_SAMPLE                  </span></div><div class="line"><a name="l03102"></a><span class="lineno"><a class="line" href="group___h_a_l___u_a_r_t___aliased___macros.html#gae24c4fef26c5d50f9c8d27f0db203a5b"> 3102</a></span>&#160;<span class="preprocessor">#define IS_UART_ONEBIT_SAMPLING         IS_UART_ONE_BIT_SAMPLE                  </span></div><div class="line"><a name="l03103"></a><span class="lineno"> 3103</span>&#160;</div><div class="line"><a name="l03113"></a><span class="lineno"><a class="line" href="group___h_a_l___u_s_a_r_t___aliased___macros.html#gab99081ba6bb70f397ab2def3f644c3c1"> 3113</a></span>&#160;<span class="preprocessor">#define __USART_ENABLE_IT               __HAL_USART_ENABLE_IT</span></div><div class="line"><a name="l03114"></a><span class="lineno"><a class="line" href="group___h_a_l___u_s_a_r_t___aliased___macros.html#ga12ae7c59b7d95f0f8606fca7bba57db8"> 3114</a></span>&#160;<span class="preprocessor">#define __USART_DISABLE_IT              __HAL_USART_DISABLE_IT</span></div><div class="line"><a name="l03115"></a><span class="lineno"><a class="line" href="group___h_a_l___u_s_a_r_t___aliased___macros.html#gae03c01e0ee50608e887842bacbf5b361"> 3115</a></span>&#160;<span class="preprocessor">#define __USART_ENABLE                  __HAL_USART_ENABLE</span></div><div class="line"><a name="l03116"></a><span class="lineno"><a class="line" href="group___h_a_l___u_s_a_r_t___aliased___macros.html#gac894c090835b348469f36bfed6e78fbd"> 3116</a></span>&#160;<span class="preprocessor">#define __USART_DISABLE                 __HAL_USART_DISABLE</span></div><div class="line"><a name="l03117"></a><span class="lineno"> 3117</span>&#160;</div><div class="line"><a name="l03118"></a><span class="lineno"><a class="line" href="group___h_a_l___u_s_a_r_t___aliased___macros.html#ga0ed768f9a18f877413306078c442a2a5"> 3118</a></span>&#160;<span class="preprocessor">#define __HAL_USART_GETCLOCKSOURCE      USART_GETCLOCKSOURCE</span></div><div class="line"><a name="l03119"></a><span class="lineno"><a class="line" href="group___h_a_l___u_s_a_r_t___aliased___macros.html#gaa00a53bf6bc2bee096abb57d4ace2384"> 3119</a></span>&#160;<span class="preprocessor">#define __USART_GETCLOCKSOURCE          USART_GETCLOCKSOURCE</span></div><div class="line"><a name="l03120"></a><span class="lineno"> 3120</span>&#160;</div><div class="line"><a name="l03128"></a><span class="lineno"><a class="line" href="group___h_a_l___u_s_b___aliased___macros.html#ga61757a6baeb1b54c45949122b5cf9ba2"> 3128</a></span>&#160;<span class="preprocessor">#define USB_EXTI_LINE_WAKEUP                               USB_WAKEUP_EXTI_LINE</span></div><div class="line"><a name="l03129"></a><span class="lineno"> 3129</span>&#160;</div><div class="line"><a name="l03130"></a><span class="lineno"><a class="line" href="group___h_a_l___u_s_b___aliased___macros.html#ga4635bede79c31eb76839b0682657e31e"> 3130</a></span>&#160;<span class="preprocessor">#define USB_FS_EXTI_TRIGGER_RISING_EDGE                    USB_OTG_FS_WAKEUP_EXTI_RISING_EDGE</span></div><div class="line"><a name="l03131"></a><span class="lineno"><a class="line" href="group___h_a_l___u_s_b___aliased___macros.html#ga61994671a8124f126378447f96f87843"> 3131</a></span>&#160;<span class="preprocessor">#define USB_FS_EXTI_TRIGGER_FALLING_EDGE                   USB_OTG_FS_WAKEUP_EXTI_FALLING_EDGE</span></div><div class="line"><a name="l03132"></a><span class="lineno"><a class="line" href="group___h_a_l___u_s_b___aliased___macros.html#ga10b3c6190659b38d5e6d3155e30e3b5a"> 3132</a></span>&#160;<span class="preprocessor">#define USB_FS_EXTI_TRIGGER_BOTH_EDGE                      USB_OTG_FS_WAKEUP_EXTI_RISING_FALLING_EDGE</span></div><div class="line"><a name="l03133"></a><span class="lineno"><a class="line" href="group___h_a_l___u_s_b___aliased___macros.html#ga9990232132734bde77e11c4f8d2e4163"> 3133</a></span>&#160;<span class="preprocessor">#define USB_FS_EXTI_LINE_WAKEUP                            USB_OTG_FS_WAKEUP_EXTI_LINE</span></div><div class="line"><a name="l03134"></a><span class="lineno"> 3134</span>&#160;</div><div class="line"><a name="l03135"></a><span class="lineno"><a class="line" href="group___h_a_l___u_s_b___aliased___macros.html#gabae8c431934cc5189524c41c4a413e5d"> 3135</a></span>&#160;<span class="preprocessor">#define USB_HS_EXTI_TRIGGER_RISING_EDGE                    USB_OTG_HS_WAKEUP_EXTI_RISING_EDGE</span></div><div class="line"><a name="l03136"></a><span class="lineno"><a class="line" href="group___h_a_l___u_s_b___aliased___macros.html#gacf7c7cd4c0acdaef836d1381884eafdc"> 3136</a></span>&#160;<span class="preprocessor">#define USB_HS_EXTI_TRIGGER_FALLING_EDGE                   USB_OTG_HS_WAKEUP_EXTI_FALLING_EDGE</span></div><div class="line"><a name="l03137"></a><span class="lineno"><a class="line" href="group___h_a_l___u_s_b___aliased___macros.html#ga88242c33988234109ab398a9195f6c11"> 3137</a></span>&#160;<span class="preprocessor">#define USB_HS_EXTI_TRIGGER_BOTH_EDGE                      USB_OTG_HS_WAKEUP_EXTI_RISING_FALLING_EDGE</span></div><div class="line"><a name="l03138"></a><span class="lineno"><a class="line" href="group___h_a_l___u_s_b___aliased___macros.html#ga76b8cf072166993b9e3094bb8c983265"> 3138</a></span>&#160;<span class="preprocessor">#define USB_HS_EXTI_LINE_WAKEUP                            USB_OTG_HS_WAKEUP_EXTI_LINE</span></div><div class="line"><a name="l03139"></a><span class="lineno"> 3139</span>&#160;</div><div class="line"><a name="l03140"></a><span class="lineno"><a class="line" href="group___h_a_l___u_s_b___aliased___macros.html#ga8c010632fff5661d2424e4a656216044"> 3140</a></span>&#160;<span class="preprocessor">#define __HAL_USB_EXTI_ENABLE_IT                           __HAL_USB_WAKEUP_EXTI_ENABLE_IT</span></div><div class="line"><a name="l03141"></a><span class="lineno"><a class="line" href="group___h_a_l___u_s_b___aliased___macros.html#ga9ae38cfb5026c3868e5d9e9325ab801c"> 3141</a></span>&#160;<span class="preprocessor">#define __HAL_USB_EXTI_DISABLE_IT                          __HAL_USB_WAKEUP_EXTI_DISABLE_IT</span></div><div class="line"><a name="l03142"></a><span class="lineno"><a class="line" href="group___h_a_l___u_s_b___aliased___macros.html#ga6eac2b0cbade80df102638ce9eec5fff"> 3142</a></span>&#160;<span class="preprocessor">#define __HAL_USB_EXTI_GET_FLAG                            __HAL_USB_WAKEUP_EXTI_GET_FLAG</span></div><div class="line"><a name="l03143"></a><span class="lineno"><a class="line" href="group___h_a_l___u_s_b___aliased___macros.html#gabaf7fe70f4008c0b9a81a0032b7b38fb"> 3143</a></span>&#160;<span class="preprocessor">#define __HAL_USB_EXTI_CLEAR_FLAG                          __HAL_USB_WAKEUP_EXTI_CLEAR_FLAG</span></div><div class="line"><a name="l03144"></a><span class="lineno"><a class="line" href="group___h_a_l___u_s_b___aliased___macros.html#gaef664a7c509860ae0f3a1abb427cf4f7"> 3144</a></span>&#160;<span class="preprocessor">#define __HAL_USB_EXTI_SET_RISING_EDGE_TRIGGER             __HAL_USB_WAKEUP_EXTI_ENABLE_RISING_EDGE</span></div><div class="line"><a name="l03145"></a><span class="lineno"><a class="line" href="group___h_a_l___u_s_b___aliased___macros.html#ga852708fb3258bdc4b7d6b246d9ac32b9"> 3145</a></span>&#160;<span class="preprocessor">#define __HAL_USB_EXTI_SET_FALLING_EDGE_TRIGGER            __HAL_USB_WAKEUP_EXTI_ENABLE_FALLING_EDGE</span></div><div class="line"><a name="l03146"></a><span class="lineno"><a class="line" href="group___h_a_l___u_s_b___aliased___macros.html#gab88741810e4ac8773680c0cc6b948e37"> 3146</a></span>&#160;<span class="preprocessor">#define __HAL_USB_EXTI_SET_FALLINGRISING_TRIGGER           __HAL_USB_WAKEUP_EXTI_ENABLE_RISING_FALLING_EDGE</span></div><div class="line"><a name="l03147"></a><span class="lineno"> 3147</span>&#160;</div><div class="line"><a name="l03148"></a><span class="lineno"><a class="line" href="group___h_a_l___u_s_b___aliased___macros.html#ga31a23737a111962f4231725129dcebde"> 3148</a></span>&#160;<span class="preprocessor">#define __HAL_USB_FS_EXTI_ENABLE_IT                        __HAL_USB_OTG_FS_WAKEUP_EXTI_ENABLE_IT</span></div><div class="line"><a name="l03149"></a><span class="lineno"><a class="line" href="group___h_a_l___u_s_b___aliased___macros.html#gac7f83957a48d47ee7f44742dd7e30ff3"> 3149</a></span>&#160;<span class="preprocessor">#define __HAL_USB_FS_EXTI_DISABLE_IT                       __HAL_USB_OTG_FS_WAKEUP_EXTI_DISABLE_IT</span></div><div class="line"><a name="l03150"></a><span class="lineno"><a class="line" href="group___h_a_l___u_s_b___aliased___macros.html#gabf961284ea86d34de9e320e6f04fa8af"> 3150</a></span>&#160;<span class="preprocessor">#define __HAL_USB_FS_EXTI_GET_FLAG                         __HAL_USB_OTG_FS_WAKEUP_EXTI_GET_FLAG</span></div><div class="line"><a name="l03151"></a><span class="lineno"><a class="line" href="group___h_a_l___u_s_b___aliased___macros.html#ga50dabd1d5a2ad8d58e598a9faf24d812"> 3151</a></span>&#160;<span class="preprocessor">#define __HAL_USB_FS_EXTI_CLEAR_FLAG                       __HAL_USB_OTG_FS_WAKEUP_EXTI_CLEAR_FLAG</span></div><div class="line"><a name="l03152"></a><span class="lineno"><a class="line" href="group___h_a_l___u_s_b___aliased___macros.html#ga0b77287493d393b314f03576b105134e"> 3152</a></span>&#160;<span class="preprocessor">#define __HAL_USB_FS_EXTI_SET_RISING_EGDE_TRIGGER          __HAL_USB_OTG_FS_WAKEUP_EXTI_ENABLE_RISING_EDGE</span></div><div class="line"><a name="l03153"></a><span class="lineno"><a class="line" href="group___h_a_l___u_s_b___aliased___macros.html#ga68573497dbc5121fc85cc2c1b5ef14e0"> 3153</a></span>&#160;<span class="preprocessor">#define __HAL_USB_FS_EXTI_SET_FALLING_EGDE_TRIGGER         __HAL_USB_OTG_FS_WAKEUP_EXTI_ENABLE_FALLING_EDGE</span></div><div class="line"><a name="l03154"></a><span class="lineno"><a class="line" href="group___h_a_l___u_s_b___aliased___macros.html#ga9ea9069919f81db08800a1b92ee2c6ed"> 3154</a></span>&#160;<span class="preprocessor">#define __HAL_USB_FS_EXTI_SET_FALLINGRISING_TRIGGER        __HAL_USB_OTG_FS_WAKEUP_EXTI_ENABLE_RISING_FALLING_EDGE</span></div><div class="line"><a name="l03155"></a><span class="lineno"><a class="line" href="group___h_a_l___u_s_b___aliased___macros.html#gacd4ec43a3a9636070ad5546851ea6623"> 3155</a></span>&#160;<span class="preprocessor">#define __HAL_USB_FS_EXTI_GENERATE_SWIT                    __HAL_USB_OTG_FS_WAKEUP_EXTI_GENERATE_SWIT</span></div><div class="line"><a name="l03156"></a><span class="lineno"> 3156</span>&#160;</div><div class="line"><a name="l03157"></a><span class="lineno"><a class="line" href="group___h_a_l___u_s_b___aliased___macros.html#ga57d438cdca8b644cd03124ffcb8ca763"> 3157</a></span>&#160;<span class="preprocessor">#define __HAL_USB_HS_EXTI_ENABLE_IT                        __HAL_USB_OTG_HS_WAKEUP_EXTI_ENABLE_IT</span></div><div class="line"><a name="l03158"></a><span class="lineno"><a class="line" href="group___h_a_l___u_s_b___aliased___macros.html#ga909208358d7e962ec3328278d80b0dfb"> 3158</a></span>&#160;<span class="preprocessor">#define __HAL_USB_HS_EXTI_DISABLE_IT                       __HAL_USB_OTG_HS_WAKEUP_EXTI_DISABLE_IT</span></div><div class="line"><a name="l03159"></a><span class="lineno"><a class="line" href="group___h_a_l___u_s_b___aliased___macros.html#ga025ca30b0d6182705d3a59af868ce771"> 3159</a></span>&#160;<span class="preprocessor">#define __HAL_USB_HS_EXTI_GET_FLAG                         __HAL_USB_OTG_HS_WAKEUP_EXTI_GET_FLAG</span></div><div class="line"><a name="l03160"></a><span class="lineno"><a class="line" href="group___h_a_l___u_s_b___aliased___macros.html#gae44d0cdfd6c4408c8fbfa1977e31bf4f"> 3160</a></span>&#160;<span class="preprocessor">#define __HAL_USB_HS_EXTI_CLEAR_FLAG                       __HAL_USB_OTG_HS_WAKEUP_EXTI_CLEAR_FLAG</span></div><div class="line"><a name="l03161"></a><span class="lineno"><a class="line" href="group___h_a_l___u_s_b___aliased___macros.html#ga146bc9a6b749f5745487f41bae1bff29"> 3161</a></span>&#160;<span class="preprocessor">#define __HAL_USB_HS_EXTI_SET_RISING_EGDE_TRIGGER          __HAL_USB_OTG_HS_WAKEUP_EXTI_ENABLE_RISING_EDGE</span></div><div class="line"><a name="l03162"></a><span class="lineno"><a class="line" href="group___h_a_l___u_s_b___aliased___macros.html#gaa70bce4e16d41ad8d3e0232b0c235c80"> 3162</a></span>&#160;<span class="preprocessor">#define __HAL_USB_HS_EXTI_SET_FALLING_EGDE_TRIGGER         __HAL_USB_OTG_HS_WAKEUP_EXTI_ENABLE_FALLING_EDGE</span></div><div class="line"><a name="l03163"></a><span class="lineno"><a class="line" href="group___h_a_l___u_s_b___aliased___macros.html#ga112c32a1dea904f42275b7067ca4f4d1"> 3163</a></span>&#160;<span class="preprocessor">#define __HAL_USB_HS_EXTI_SET_FALLINGRISING_TRIGGER        __HAL_USB_OTG_HS_WAKEUP_EXTI_ENABLE_RISING_FALLING_EDGE</span></div><div class="line"><a name="l03164"></a><span class="lineno"><a class="line" href="group___h_a_l___u_s_b___aliased___macros.html#ga5439cec1ebe6cc15a3a9d3f30f9fa617"> 3164</a></span>&#160;<span class="preprocessor">#define __HAL_USB_HS_EXTI_GENERATE_SWIT                    __HAL_USB_OTG_HS_WAKEUP_EXTI_GENERATE_SWIT</span></div><div class="line"><a name="l03165"></a><span class="lineno"> 3165</span>&#160;</div><div class="line"><a name="l03166"></a><span class="lineno"><a class="line" href="group___h_a_l___u_s_b___aliased___macros.html#gaf7a3fc7d87b9ef4947082e8bba921480"> 3166</a></span>&#160;<span class="preprocessor">#define HAL_PCD_ActiveRemoteWakeup                         HAL_PCD_ActivateRemoteWakeup</span></div><div class="line"><a name="l03167"></a><span class="lineno"><a class="line" href="group___h_a_l___u_s_b___aliased___macros.html#ga3aa67b4ed925bf6e4f9f22054037e243"> 3167</a></span>&#160;<span class="preprocessor">#define HAL_PCD_DeActiveRemoteWakeup                       HAL_PCD_DeActivateRemoteWakeup</span></div><div class="line"><a name="l03168"></a><span class="lineno"> 3168</span>&#160;</div><div class="line"><a name="l03169"></a><span class="lineno"><a class="line" href="group___h_a_l___u_s_b___aliased___macros.html#ga7583d6ad8bc46cf004c4e7d4d75a29a4"> 3169</a></span>&#160;<span class="preprocessor">#define HAL_PCD_SetTxFiFo                                  HAL_PCDEx_SetTxFiFo</span></div><div class="line"><a name="l03170"></a><span class="lineno"><a class="line" href="group___h_a_l___u_s_b___aliased___macros.html#gaa57fb6445f12a2e697a1f61e0b748c4b"> 3170</a></span>&#160;<span class="preprocessor">#define HAL_PCD_SetRxFiFo                                  HAL_PCDEx_SetRxFiFo</span></div><div class="line"><a name="l03171"></a><span class="lineno"> 3171</span>&#160;</div><div class="line"><a name="l03178"></a><span class="lineno"><a class="line" href="group___h_a_l___t_i_m___aliased___macros.html#ga1f487f25516b3fd87b864f5be8229b7e"> 3178</a></span>&#160;<span class="preprocessor">#define __HAL_TIM_SetICPrescalerValue   TIM_SET_ICPRESCALERVALUE</span></div><div class="line"><a name="l03179"></a><span class="lineno"><a class="line" href="group___h_a_l___t_i_m___aliased___macros.html#gac171a25ce55eafe62671d40d7397d721"> 3179</a></span>&#160;<span class="preprocessor">#define __HAL_TIM_ResetICPrescalerValue TIM_RESET_ICPRESCALERVALUE</span></div><div class="line"><a name="l03180"></a><span class="lineno"> 3180</span>&#160;</div><div class="line"><a name="l03181"></a><span class="lineno"><a class="line" href="group___h_a_l___t_i_m___aliased___macros.html#ga1dd7eae80b853d3526091193e81b4731"> 3181</a></span>&#160;<span class="preprocessor">#define TIM_GET_ITSTATUS                __HAL_TIM_GET_IT_SOURCE</span></div><div class="line"><a name="l03182"></a><span class="lineno"><a class="line" href="group___h_a_l___t_i_m___aliased___macros.html#gadd580b2357a85c03653006349721a36e"> 3182</a></span>&#160;<span class="preprocessor">#define TIM_GET_CLEAR_IT                __HAL_TIM_CLEAR_IT</span></div><div class="line"><a name="l03183"></a><span class="lineno"> 3183</span>&#160;</div><div class="line"><a name="l03184"></a><span class="lineno"><a class="line" href="group___h_a_l___t_i_m___aliased___macros.html#ga5b35f7cd15ac31c7b1a9596ac8521f36"> 3184</a></span>&#160;<span class="preprocessor">#define __HAL_TIM_GET_ITSTATUS          __HAL_TIM_GET_IT_SOURCE</span></div><div class="line"><a name="l03185"></a><span class="lineno"> 3185</span>&#160;</div><div class="line"><a name="l03186"></a><span class="lineno"><a class="line" href="group___h_a_l___t_i_m___aliased___macros.html#ga76886ef4a5712e8627ea09ff564cdff2"> 3186</a></span>&#160;<span class="preprocessor">#define __HAL_TIM_DIRECTION_STATUS      __HAL_TIM_IS_TIM_COUNTING_DOWN</span></div><div class="line"><a name="l03187"></a><span class="lineno"><a class="line" href="group___h_a_l___t_i_m___aliased___macros.html#ga64fdbe2a68fc8459071ee0dcb9096e34"> 3187</a></span>&#160;<span class="preprocessor">#define __HAL_TIM_PRESCALER             __HAL_TIM_SET_PRESCALER</span></div><div class="line"><a name="l03188"></a><span class="lineno"><a class="line" href="group___h_a_l___t_i_m___aliased___macros.html#ga23ef14334077dc01d9e6d8bfa6614260"> 3188</a></span>&#160;<span class="preprocessor">#define __HAL_TIM_SetCounter            __HAL_TIM_SET_COUNTER</span></div><div class="line"><a name="l03189"></a><span class="lineno"><a class="line" href="group___h_a_l___t_i_m___aliased___macros.html#ga074ff6af2efe776a0e76622bf8d4c85a"> 3189</a></span>&#160;<span class="preprocessor">#define __HAL_TIM_GetCounter            __HAL_TIM_GET_COUNTER</span></div><div class="line"><a name="l03190"></a><span class="lineno"><a class="line" href="group___h_a_l___t_i_m___aliased___macros.html#ga8857297381807be432e6b6eb98fdb591"> 3190</a></span>&#160;<span class="preprocessor">#define __HAL_TIM_SetAutoreload         __HAL_TIM_SET_AUTORELOAD</span></div><div class="line"><a name="l03191"></a><span class="lineno"><a class="line" href="group___h_a_l___t_i_m___aliased___macros.html#gae96afd3a280ee1faf2551537e6618ee4"> 3191</a></span>&#160;<span class="preprocessor">#define __HAL_TIM_GetAutoreload         __HAL_TIM_GET_AUTORELOAD</span></div><div class="line"><a name="l03192"></a><span class="lineno"><a class="line" href="group___h_a_l___t_i_m___aliased___macros.html#ga8b8f3cf144c4058ec55e6e3659c6a68f"> 3192</a></span>&#160;<span class="preprocessor">#define __HAL_TIM_SetClockDivision      __HAL_TIM_SET_CLOCKDIVISION</span></div><div class="line"><a name="l03193"></a><span class="lineno"><a class="line" href="group___h_a_l___t_i_m___aliased___macros.html#gaaf835e3864f2ba2e2026d417ad0d5e40"> 3193</a></span>&#160;<span class="preprocessor">#define __HAL_TIM_GetClockDivision      __HAL_TIM_GET_CLOCKDIVISION</span></div><div class="line"><a name="l03194"></a><span class="lineno"><a class="line" href="group___h_a_l___t_i_m___aliased___macros.html#ga1cb3c9854441539ebe076fba62c36d22"> 3194</a></span>&#160;<span class="preprocessor">#define __HAL_TIM_SetICPrescaler        __HAL_TIM_SET_ICPRESCALER</span></div><div class="line"><a name="l03195"></a><span class="lineno"><a class="line" href="group___h_a_l___t_i_m___aliased___macros.html#gae8d82e4e04e81f7a023a45b73c9705b7"> 3195</a></span>&#160;<span class="preprocessor">#define __HAL_TIM_GetICPrescaler        __HAL_TIM_GET_ICPRESCALER</span></div><div class="line"><a name="l03196"></a><span class="lineno"><a class="line" href="group___h_a_l___t_i_m___aliased___macros.html#ga03feb77e8c86f3563d671c1ec2439e76"> 3196</a></span>&#160;<span class="preprocessor">#define __HAL_TIM_SetCompare            __HAL_TIM_SET_COMPARE</span></div><div class="line"><a name="l03197"></a><span class="lineno"><a class="line" href="group___h_a_l___t_i_m___aliased___macros.html#ga6c5f81acbdba730e0cd6a67f06e97de2"> 3197</a></span>&#160;<span class="preprocessor">#define __HAL_TIM_GetCompare            __HAL_TIM_GET_COMPARE</span></div><div class="line"><a name="l03198"></a><span class="lineno"> 3198</span>&#160;</div><div class="line"><a name="l03199"></a><span class="lineno"><a class="line" href="group___h_a_l___t_i_m___aliased___macros.html#ga1e28079e8964fba6a2b3e0484843ddc4"> 3199</a></span>&#160;<span class="preprocessor">#define TIM_BREAKINPUTSOURCE_DFSDM  TIM_BREAKINPUTSOURCE_DFSDM1</span></div><div class="line"><a name="l03200"></a><span class="lineno"> 3200</span>&#160;</div><div class="line"><a name="l03208"></a><span class="lineno"><a class="line" href="group___h_a_l___e_t_h___aliased___macros.html#gad96bacd190bd8ba2523e83be7b1432d8"> 3208</a></span>&#160;<span class="preprocessor">#define __HAL_ETH_EXTI_ENABLE_IT                   __HAL_ETH_WAKEUP_EXTI_ENABLE_IT</span></div><div class="line"><a name="l03209"></a><span class="lineno"><a class="line" href="group___h_a_l___e_t_h___aliased___macros.html#ga2e18c5d21291947835cdefeecdd061ec"> 3209</a></span>&#160;<span class="preprocessor">#define __HAL_ETH_EXTI_DISABLE_IT                  __HAL_ETH_WAKEUP_EXTI_DISABLE_IT</span></div><div class="line"><a name="l03210"></a><span class="lineno"><a class="line" href="group___h_a_l___e_t_h___aliased___macros.html#gab8cb753cb998d6d2d65f2ce0bee7c384"> 3210</a></span>&#160;<span class="preprocessor">#define __HAL_ETH_EXTI_GET_FLAG                    __HAL_ETH_WAKEUP_EXTI_GET_FLAG</span></div><div class="line"><a name="l03211"></a><span class="lineno"><a class="line" href="group___h_a_l___e_t_h___aliased___macros.html#ga54ff39d1814de51ec16312fb209f2f41"> 3211</a></span>&#160;<span class="preprocessor">#define __HAL_ETH_EXTI_CLEAR_FLAG                  __HAL_ETH_WAKEUP_EXTI_CLEAR_FLAG</span></div><div class="line"><a name="l03212"></a><span class="lineno"><a class="line" href="group___h_a_l___e_t_h___aliased___macros.html#gac2ffccd4ff4dd93383c34465f81969ce"> 3212</a></span>&#160;<span class="preprocessor">#define __HAL_ETH_EXTI_SET_RISING_EGDE_TRIGGER     __HAL_ETH_WAKEUP_EXTI_ENABLE_RISING_EDGE_TRIGGER</span></div><div class="line"><a name="l03213"></a><span class="lineno"><a class="line" href="group___h_a_l___e_t_h___aliased___macros.html#ga2a6e3b3b6ef975a01c856883cfb14621"> 3213</a></span>&#160;<span class="preprocessor">#define __HAL_ETH_EXTI_SET_FALLING_EGDE_TRIGGER    __HAL_ETH_WAKEUP_EXTI_ENABLE_FALLING_EDGE_TRIGGER</span></div><div class="line"><a name="l03214"></a><span class="lineno"><a class="line" href="group___h_a_l___e_t_h___aliased___macros.html#ga50a8c65b53a6639779b3e6ec038a0065"> 3214</a></span>&#160;<span class="preprocessor">#define __HAL_ETH_EXTI_SET_FALLINGRISING_TRIGGER   __HAL_ETH_WAKEUP_EXTI_ENABLE_FALLINGRISING_TRIGGER</span></div><div class="line"><a name="l03215"></a><span class="lineno"> 3215</span>&#160;</div><div class="line"><a name="l03216"></a><span class="lineno"><a class="line" href="group___h_a_l___e_t_h___aliased___macros.html#ga117a90653929730381f567a223c73a98"> 3216</a></span>&#160;<span class="preprocessor">#define ETH_PROMISCIOUSMODE_ENABLE   ETH_PROMISCUOUS_MODE_ENABLE </span></div><div class="line"><a name="l03217"></a><span class="lineno"><a class="line" href="group___h_a_l___e_t_h___aliased___macros.html#ga0bca9efbd85292833f130ba06962768b"> 3217</a></span>&#160;<span class="preprocessor">#define ETH_PROMISCIOUSMODE_DISABLE  ETH_PROMISCUOUS_MODE_DISABLE</span></div><div class="line"><a name="l03218"></a><span class="lineno"><a class="line" href="group___h_a_l___e_t_h___aliased___macros.html#ga418197e62c9492de5e51c8657fd0e1e8"> 3218</a></span>&#160;<span class="preprocessor">#define IS_ETH_PROMISCIOUS_MODE      IS_ETH_PROMISCUOUS_MODE</span></div><div class="line"><a name="l03219"></a><span class="lineno"> 3219</span>&#160;</div><div class="line"><a name="l03226"></a><span class="lineno"><a class="line" href="group___h_a_l___l_t_d_c___aliased___macros.html#ga3bd298a3cccf42ab68193701d93fb16d"> 3226</a></span>&#160;<span class="preprocessor">#define __HAL_LTDC_LAYER LTDC_LAYER</span></div><div class="line"><a name="l03227"></a><span class="lineno"><a class="line" href="group___h_a_l___l_t_d_c___aliased___macros.html#gabe568494404d4d1f614294966649a20a"> 3227</a></span>&#160;<span class="preprocessor">#define __HAL_LTDC_RELOAD_CONFIG  __HAL_LTDC_RELOAD_IMMEDIATE_CONFIG</span></div><div class="line"><a name="l03228"></a><span class="lineno"> 3228</span>&#160;</div><div class="line"><a name="l03235"></a><span class="lineno"><a class="line" href="group___h_a_l___s_a_i___aliased___macros.html#ga22aec02ed4baaf3d21709c32946204f8"> 3235</a></span>&#160;<span class="preprocessor">#define SAI_OUTPUTDRIVE_DISABLED          SAI_OUTPUTDRIVE_DISABLE</span></div><div class="line"><a name="l03236"></a><span class="lineno"><a class="line" href="group___h_a_l___s_a_i___aliased___macros.html#ga8f73390263eb0def04fa852f4dfed6b8"> 3236</a></span>&#160;<span class="preprocessor">#define SAI_OUTPUTDRIVE_ENABLED           SAI_OUTPUTDRIVE_ENABLE</span></div><div class="line"><a name="l03237"></a><span class="lineno"><a class="line" href="group___h_a_l___s_a_i___aliased___macros.html#ga88e1e3ce068a5fc57c3889d5f81159e0"> 3237</a></span>&#160;<span class="preprocessor">#define SAI_MASTERDIVIDER_ENABLED         SAI_MASTERDIVIDER_ENABLE</span></div><div class="line"><a name="l03238"></a><span class="lineno"><a class="line" href="group___h_a_l___s_a_i___aliased___macros.html#gadf64a1d4375f906f3cce84b8894c9aae"> 3238</a></span>&#160;<span class="preprocessor">#define SAI_MASTERDIVIDER_DISABLED        SAI_MASTERDIVIDER_DISABLE</span></div><div class="line"><a name="l03239"></a><span class="lineno"><a class="line" href="group___h_a_l___s_a_i___aliased___macros.html#gacfe3531591ed56ede7be4ec404101369"> 3239</a></span>&#160;<span class="preprocessor">#define SAI_STREOMODE                     SAI_STEREOMODE</span></div><div class="line"><a name="l03240"></a><span class="lineno"><a class="line" href="group___h_a_l___s_a_i___aliased___macros.html#ga975ffaf2925f238e84e4ec58ff07507a"> 3240</a></span>&#160;<span class="preprocessor">#define SAI_FIFOStatus_Empty              SAI_FIFOSTATUS_EMPTY</span></div><div class="line"><a name="l03241"></a><span class="lineno"><a class="line" href="group___h_a_l___s_a_i___aliased___macros.html#ga8bf03716c694dc3221b640dc5de670b6"> 3241</a></span>&#160;<span class="preprocessor">#define SAI_FIFOStatus_Less1QuarterFull   SAI_FIFOSTATUS_LESS1QUARTERFULL</span></div><div class="line"><a name="l03242"></a><span class="lineno"><a class="line" href="group___h_a_l___s_a_i___aliased___macros.html#ga521399b510e0f29fc41fb516a27fe517"> 3242</a></span>&#160;<span class="preprocessor">#define SAI_FIFOStatus_1QuarterFull       SAI_FIFOSTATUS_1QUARTERFULL</span></div><div class="line"><a name="l03243"></a><span class="lineno"><a class="line" href="group___h_a_l___s_a_i___aliased___macros.html#gafe9200ac26339d1334ab978ae508f352"> 3243</a></span>&#160;<span class="preprocessor">#define SAI_FIFOStatus_HalfFull           SAI_FIFOSTATUS_HALFFULL</span></div><div class="line"><a name="l03244"></a><span class="lineno"><a class="line" href="group___h_a_l___s_a_i___aliased___macros.html#ga50b6fc16c49a0d4eb2575567f5e9be98"> 3244</a></span>&#160;<span class="preprocessor">#define SAI_FIFOStatus_3QuartersFull      SAI_FIFOSTATUS_3QUARTERFULL</span></div><div class="line"><a name="l03245"></a><span class="lineno"><a class="line" href="group___h_a_l___s_a_i___aliased___macros.html#ga5e2fd1ac3cea38c8c2fe15cf70efe61a"> 3245</a></span>&#160;<span class="preprocessor">#define SAI_FIFOStatus_Full               SAI_FIFOSTATUS_FULL</span></div><div class="line"><a name="l03246"></a><span class="lineno"><a class="line" href="group___h_a_l___s_a_i___aliased___macros.html#gaa9eb7424d1a759fa3c84ee598b6d53a1"> 3246</a></span>&#160;<span class="preprocessor">#define IS_SAI_BLOCK_MONO_STREO_MODE      IS_SAI_BLOCK_MONO_STEREO_MODE</span></div><div class="line"><a name="l03247"></a><span class="lineno"><a class="line" href="group___h_a_l___s_a_i___aliased___macros.html#ga14be5593f2f4de9699b49f5e307e98fe"> 3247</a></span>&#160;<span class="preprocessor">#define SAI_SYNCHRONOUS_EXT               SAI_SYNCHRONOUS_EXT_SAI1</span></div><div class="line"><a name="l03248"></a><span class="lineno"><a class="line" href="group___h_a_l___s_a_i___aliased___macros.html#ga05572ce0b163fe7bd2269692929f84af"> 3248</a></span>&#160;<span class="preprocessor">#define SAI_SYNCEXT_IN_ENABLE             SAI_SYNCEXT_OUTBLOCKA_ENABLE</span></div><div class="line"><a name="l03249"></a><span class="lineno"> 3249</span>&#160;</div><div class="line"><a name="l03262"></a><span class="lineno"> 3262</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l03263"></a><span class="lineno"> 3263</span>&#160;}</div><div class="line"><a name="l03264"></a><span class="lineno"> 3264</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l03265"></a><span class="lineno"> 3265</span>&#160;</div><div class="line"><a name="l03266"></a><span class="lineno"> 3266</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* ___STM32_HAL_LEGACY */</span><span class="preprocessor"></span></div><div class="line"><a name="l03267"></a><span class="lineno"> 3267</span>&#160;</div><div class="line"><a name="l03268"></a><span class="lineno"> 3268</span>&#160;<span class="comment">/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/</span></div><div class="line"><a name="l03269"></a><span class="lineno"> 3269</span>&#160;</div></div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.14
</small></address>
</body>
</html>
