
nRF24L01_Atmega324PB.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000022  00800100  000004d6  0000056a  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         000004d6  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000005  00800122  00800122  0000058c  2**0
                  ALLOC
  3 .comment      00000060  00000000  00000000  0000058c  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  000005ec  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000250  00000000  00000000  0000062c  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00002706  00000000  00000000  0000087c  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 000010cf  00000000  00000000  00002f82  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   0000136d  00000000  00000000  00004051  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000668  00000000  00000000  000053c0  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    000009f1  00000000  00000000  00005a28  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00001bbd  00000000  00000000  00006419  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000290  00000000  00000000  00007fd6  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 66 00 	jmp	0xcc	; 0xcc <__ctors_end>
   4:	0c 94 83 00 	jmp	0x106	; 0x106 <__bad_interrupt>
   8:	0c 94 83 00 	jmp	0x106	; 0x106 <__bad_interrupt>
   c:	0c 94 83 00 	jmp	0x106	; 0x106 <__bad_interrupt>
  10:	0c 94 83 00 	jmp	0x106	; 0x106 <__bad_interrupt>
  14:	0c 94 83 00 	jmp	0x106	; 0x106 <__bad_interrupt>
  18:	0c 94 83 00 	jmp	0x106	; 0x106 <__bad_interrupt>
  1c:	0c 94 83 00 	jmp	0x106	; 0x106 <__bad_interrupt>
  20:	0c 94 83 00 	jmp	0x106	; 0x106 <__bad_interrupt>
  24:	0c 94 83 00 	jmp	0x106	; 0x106 <__bad_interrupt>
  28:	0c 94 83 00 	jmp	0x106	; 0x106 <__bad_interrupt>
  2c:	0c 94 83 00 	jmp	0x106	; 0x106 <__bad_interrupt>
  30:	0c 94 83 00 	jmp	0x106	; 0x106 <__bad_interrupt>
  34:	0c 94 40 01 	jmp	0x280	; 0x280 <__vector_13>
  38:	0c 94 83 00 	jmp	0x106	; 0x106 <__bad_interrupt>
  3c:	0c 94 83 00 	jmp	0x106	; 0x106 <__bad_interrupt>
  40:	0c 94 83 00 	jmp	0x106	; 0x106 <__bad_interrupt>
  44:	0c 94 83 00 	jmp	0x106	; 0x106 <__bad_interrupt>
  48:	0c 94 83 00 	jmp	0x106	; 0x106 <__bad_interrupt>
  4c:	0c 94 83 00 	jmp	0x106	; 0x106 <__bad_interrupt>
  50:	0c 94 83 00 	jmp	0x106	; 0x106 <__bad_interrupt>
  54:	0c 94 83 00 	jmp	0x106	; 0x106 <__bad_interrupt>
  58:	0c 94 83 00 	jmp	0x106	; 0x106 <__bad_interrupt>
  5c:	0c 94 83 00 	jmp	0x106	; 0x106 <__bad_interrupt>
  60:	0c 94 83 00 	jmp	0x106	; 0x106 <__bad_interrupt>
  64:	0c 94 83 00 	jmp	0x106	; 0x106 <__bad_interrupt>
  68:	0c 94 83 00 	jmp	0x106	; 0x106 <__bad_interrupt>
  6c:	0c 94 83 00 	jmp	0x106	; 0x106 <__bad_interrupt>
  70:	0c 94 83 00 	jmp	0x106	; 0x106 <__bad_interrupt>
  74:	0c 94 83 00 	jmp	0x106	; 0x106 <__bad_interrupt>
  78:	0c 94 83 00 	jmp	0x106	; 0x106 <__bad_interrupt>
  7c:	0c 94 83 00 	jmp	0x106	; 0x106 <__bad_interrupt>
  80:	0c 94 83 00 	jmp	0x106	; 0x106 <__bad_interrupt>
  84:	0c 94 83 00 	jmp	0x106	; 0x106 <__bad_interrupt>
  88:	0c 94 83 00 	jmp	0x106	; 0x106 <__bad_interrupt>
  8c:	0c 94 83 00 	jmp	0x106	; 0x106 <__bad_interrupt>
  90:	0c 94 83 00 	jmp	0x106	; 0x106 <__bad_interrupt>
  94:	0c 94 83 00 	jmp	0x106	; 0x106 <__bad_interrupt>
  98:	0c 94 83 00 	jmp	0x106	; 0x106 <__bad_interrupt>
  9c:	0c 94 83 00 	jmp	0x106	; 0x106 <__bad_interrupt>
  a0:	0c 94 83 00 	jmp	0x106	; 0x106 <__bad_interrupt>
  a4:	0c 94 83 00 	jmp	0x106	; 0x106 <__bad_interrupt>
  a8:	0c 94 83 00 	jmp	0x106	; 0x106 <__bad_interrupt>
  ac:	0c 94 83 00 	jmp	0x106	; 0x106 <__bad_interrupt>
  b0:	0c 94 83 00 	jmp	0x106	; 0x106 <__bad_interrupt>
  b4:	0c 94 83 00 	jmp	0x106	; 0x106 <__bad_interrupt>
  b8:	0c 94 83 00 	jmp	0x106	; 0x106 <__bad_interrupt>
  bc:	0c 94 83 00 	jmp	0x106	; 0x106 <__bad_interrupt>
  c0:	0c 94 83 00 	jmp	0x106	; 0x106 <__bad_interrupt>
  c4:	0c 94 83 00 	jmp	0x106	; 0x106 <__bad_interrupt>
  c8:	0c 94 83 00 	jmp	0x106	; 0x106 <__bad_interrupt>

000000cc <__ctors_end>:
  cc:	11 24       	eor	r1, r1
  ce:	1f be       	out	0x3f, r1	; 63
  d0:	cf ef       	ldi	r28, 0xFF	; 255
  d2:	d8 e0       	ldi	r29, 0x08	; 8
  d4:	de bf       	out	0x3e, r29	; 62
  d6:	cd bf       	out	0x3d, r28	; 61

000000d8 <__do_copy_data>:
  d8:	11 e0       	ldi	r17, 0x01	; 1
  da:	a0 e0       	ldi	r26, 0x00	; 0
  dc:	b1 e0       	ldi	r27, 0x01	; 1
  de:	e6 ed       	ldi	r30, 0xD6	; 214
  e0:	f4 e0       	ldi	r31, 0x04	; 4
  e2:	02 c0       	rjmp	.+4      	; 0xe8 <__do_copy_data+0x10>
  e4:	05 90       	lpm	r0, Z+
  e6:	0d 92       	st	X+, r0
  e8:	a2 32       	cpi	r26, 0x22	; 34
  ea:	b1 07       	cpc	r27, r17
  ec:	d9 f7       	brne	.-10     	; 0xe4 <__do_copy_data+0xc>

000000ee <__do_clear_bss>:
  ee:	21 e0       	ldi	r18, 0x01	; 1
  f0:	a2 e2       	ldi	r26, 0x22	; 34
  f2:	b1 e0       	ldi	r27, 0x01	; 1
  f4:	01 c0       	rjmp	.+2      	; 0xf8 <.do_clear_bss_start>

000000f6 <.do_clear_bss_loop>:
  f6:	1d 92       	st	X+, r1

000000f8 <.do_clear_bss_start>:
  f8:	a7 32       	cpi	r26, 0x27	; 39
  fa:	b2 07       	cpc	r27, r18
  fc:	e1 f7       	brne	.-8      	; 0xf6 <.do_clear_bss_loop>
  fe:	0e 94 cb 00 	call	0x196	; 0x196 <main>
 102:	0c 94 69 02 	jmp	0x4d2	; 0x4d2 <_exit>

00000106 <__bad_interrupt>:
 106:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

0000010a <setup_gpios>:
	print_char_0(NL);
	
	transmission_count = 0;
	signal_strength = 0;
	max_rt_count = 0;
}
 10a:	6c 9a       	sbi	0x0d, 4	; 13
 10c:	25 9a       	sbi	0x04, 5	; 4
 10e:	3c 9a       	sbi	0x07, 4	; 7
 110:	08 95       	ret

00000112 <delay_ms>:
 112:	00 97       	sbiw	r24, 0x00	; 0
 114:	69 f0       	breq	.+26     	; 0x130 <delay_ms+0x1e>
 116:	20 e0       	ldi	r18, 0x00	; 0
 118:	30 e0       	ldi	r19, 0x00	; 0
 11a:	ef e9       	ldi	r30, 0x9F	; 159
 11c:	ff e0       	ldi	r31, 0x0F	; 15
 11e:	31 97       	sbiw	r30, 0x01	; 1
 120:	f1 f7       	brne	.-4      	; 0x11e <delay_ms+0xc>
 122:	00 c0       	rjmp	.+0      	; 0x124 <delay_ms+0x12>
 124:	00 00       	nop
 126:	2f 5f       	subi	r18, 0xFF	; 255
 128:	3f 4f       	sbci	r19, 0xFF	; 255
 12a:	82 17       	cp	r24, r18
 12c:	93 07       	cpc	r25, r19
 12e:	a9 f7       	brne	.-22     	; 0x11a <delay_ms+0x8>
 130:	08 95       	ret

00000132 <flash_LED>:
 132:	ff 92       	push	r15
 134:	0f 93       	push	r16
 136:	1f 93       	push	r17
 138:	cf 93       	push	r28
 13a:	df 93       	push	r29
 13c:	88 23       	and	r24, r24
 13e:	79 f0       	breq	.+30     	; 0x15e <flash_LED+0x2c>
 140:	8b 01       	movw	r16, r22
 142:	d8 2f       	mov	r29, r24
 144:	c0 e0       	ldi	r28, 0x00	; 0
 146:	68 94       	set
 148:	ff 24       	eor	r15, r15
 14a:	f5 f8       	bld	r15, 5
 14c:	95 b1       	in	r25, 0x05	; 5
 14e:	9f 25       	eor	r25, r15
 150:	95 b9       	out	0x05, r25	; 5
 152:	c8 01       	movw	r24, r16
 154:	0e 94 89 00 	call	0x112	; 0x112 <delay_ms>
 158:	cf 5f       	subi	r28, 0xFF	; 255
 15a:	dc 13       	cpse	r29, r28
 15c:	f7 cf       	rjmp	.-18     	; 0x14c <flash_LED+0x1a>
 15e:	df 91       	pop	r29
 160:	cf 91       	pop	r28
 162:	1f 91       	pop	r17
 164:	0f 91       	pop	r16
 166:	ff 90       	pop	r15
 168:	08 95       	ret

0000016a <setup_timer_1>:
 16a:	e0 e8       	ldi	r30, 0x80	; 128
 16c:	f0 e0       	ldi	r31, 0x00	; 0
 16e:	80 81       	ld	r24, Z
 170:	80 6c       	ori	r24, 0xC0	; 192
 172:	80 83       	st	Z, r24
 174:	e1 e8       	ldi	r30, 0x81	; 129
 176:	f0 e0       	ldi	r31, 0x00	; 0
 178:	80 81       	ld	r24, Z
 17a:	8d 60       	ori	r24, 0x0D	; 13
 17c:	80 83       	st	Z, r24
 17e:	84 e8       	ldi	r24, 0x84	; 132
 180:	9e e1       	ldi	r25, 0x1E	; 30
 182:	90 93 89 00 	sts	0x0089, r25	; 0x800089 <__TEXT_REGION_LENGTH__+0x7e0089>
 186:	80 93 88 00 	sts	0x0088, r24	; 0x800088 <__TEXT_REGION_LENGTH__+0x7e0088>
 18a:	ef e6       	ldi	r30, 0x6F	; 111
 18c:	f0 e0       	ldi	r31, 0x00	; 0
 18e:	80 81       	ld	r24, Z
 190:	82 60       	ori	r24, 0x02	; 2
 192:	80 83       	st	Z, r24
 194:	08 95       	ret

00000196 <main>:
 196:	0e 94 85 00 	call	0x10a	; 0x10a <setup_gpios>
 19a:	89 e1       	ldi	r24, 0x19	; 25
 19c:	0e 94 60 02 	call	0x4c0	; 0x4c0 <setup_usart0>
 1a0:	0e 94 28 02 	call	0x450	; 0x450 <spi1_master_initialize>
 1a4:	0e 94 4f 01 	call	0x29e	; 0x29e <mirf_init>
 1a8:	0e 94 86 01 	call	0x30c	; 0x30c <mirf_config>
 1ac:	83 e0       	ldi	r24, 0x03	; 3
 1ae:	91 e0       	ldi	r25, 0x01	; 1
 1b0:	0e 94 ce 01 	call	0x39c	; 0x39c <mirf_set_TADDR>
 1b4:	0e 94 b5 00 	call	0x16a	; 0x16a <setup_timer_1>
 1b8:	78 94       	sei
 1ba:	62 e3       	ldi	r22, 0x32	; 50
 1bc:	70 e0       	ldi	r23, 0x00	; 0
 1be:	8a e0       	ldi	r24, 0x0A	; 10
 1c0:	0e 94 99 00 	call	0x132	; 0x132 <flash_LED>
 1c4:	8b e0       	ldi	r24, 0x0B	; 11
 1c6:	91 e0       	ldi	r25, 0x01	; 1
 1c8:	0e 94 02 02 	call	0x404	; 0x404 <println_0>
 1cc:	8f e3       	ldi	r24, 0x3F	; 63
 1ce:	9c e9       	ldi	r25, 0x9C	; 156
 1d0:	01 97       	sbiw	r24, 0x01	; 1
 1d2:	f1 f7       	brne	.-4      	; 0x1d0 <main+0x3a>
 1d4:	00 c0       	rjmp	.+0      	; 0x1d6 <main+0x40>
 1d6:	00 00       	nop
 1d8:	74 98       	cbi	0x0e, 4	; 14
 1da:	10 e2       	ldi	r17, 0x20	; 32
 1dc:	c8 e0       	ldi	r28, 0x08	; 8
 1de:	d1 e0       	ldi	r29, 0x01	; 1
 1e0:	00 e1       	ldi	r16, 0x10	; 16
 1e2:	85 b1       	in	r24, 0x05	; 5
 1e4:	81 27       	eor	r24, r17
 1e6:	85 b9       	out	0x05, r24	; 5
 1e8:	80 91 01 01 	lds	r24, 0x0101	; 0x800101 <mtr_cmd>
 1ec:	90 91 02 01 	lds	r25, 0x0102	; 0x800102 <mtr_cmd+0x1>
 1f0:	9c 01       	movw	r18, r24
 1f2:	29 51       	subi	r18, 0x19	; 25
 1f4:	3c 4f       	sbci	r19, 0xFC	; 252
 1f6:	2f 3c       	cpi	r18, 0xCF	; 207
 1f8:	37 40       	sbci	r19, 0x07	; 7
 1fa:	28 f0       	brcs	.+10     	; 0x206 <main+0x70>
 1fc:	20 91 00 01 	lds	r18, 0x0100	; 0x800100 <__data_start>
 200:	21 95       	neg	r18
 202:	20 93 00 01 	sts	0x0100, r18	; 0x800100 <__data_start>
 206:	20 91 00 01 	lds	r18, 0x0100	; 0x800100 <__data_start>
 20a:	82 0f       	add	r24, r18
 20c:	91 1d       	adc	r25, r1
 20e:	27 fd       	sbrc	r18, 7
 210:	9a 95       	dec	r25
 212:	90 93 02 01 	sts	0x0102, r25	; 0x800102 <mtr_cmd+0x1>
 216:	80 93 01 01 	sts	0x0101, r24	; 0x800101 <mtr_cmd>
 21a:	88 83       	st	Y, r24
 21c:	99 83       	std	Y+1, r25	; 0x01
 21e:	63 e0       	ldi	r22, 0x03	; 3
 220:	ce 01       	movw	r24, r28
 222:	0e 94 de 01 	call	0x3bc	; 0x3bc <mirf_send>
 226:	80 91 23 01 	lds	r24, 0x0123	; 0x800123 <transmission_count>
 22a:	90 91 24 01 	lds	r25, 0x0124	; 0x800124 <transmission_count+0x1>
 22e:	01 96       	adiw	r24, 0x01	; 1
 230:	90 93 24 01 	sts	0x0124, r25	; 0x800124 <transmission_count+0x1>
 234:	80 93 23 01 	sts	0x0123, r24	; 0x800123 <transmission_count>
 238:	11 c0       	rjmp	.+34     	; 0x25c <main+0xc6>
 23a:	0e 94 63 01 	call	0x2c6	; 0x2c6 <mirf_read_MAX_RT>
 23e:	88 23       	and	r24, r24
 240:	69 f0       	breq	.+26     	; 0x25c <main+0xc6>
 242:	80 91 25 01 	lds	r24, 0x0125	; 0x800125 <max_rt_count>
 246:	90 91 26 01 	lds	r25, 0x0126	; 0x800126 <max_rt_count+0x1>
 24a:	01 96       	adiw	r24, 0x01	; 1
 24c:	90 93 26 01 	sts	0x0126, r25	; 0x800126 <max_rt_count+0x1>
 250:	80 93 25 01 	sts	0x0125, r24	; 0x800125 <max_rt_count>
 254:	8e b1       	in	r24, 0x0e	; 14
 256:	80 27       	eor	r24, r16
 258:	8e b9       	out	0x0e, r24	; 14
 25a:	04 c0       	rjmp	.+8      	; 0x264 <main+0xce>
 25c:	0e 94 56 01 	call	0x2ac	; 0x2ac <mirf_data_sent>
 260:	88 23       	and	r24, r24
 262:	59 f3       	breq	.-42     	; 0x23a <main+0xa4>
 264:	80 91 22 01 	lds	r24, 0x0122	; 0x800122 <__data_end>
 268:	88 23       	and	r24, r24
 26a:	19 f0       	breq	.+6      	; 0x272 <main+0xdc>
 26c:	10 92 22 01 	sts	0x0122, r1	; 0x800122 <__data_end>
 270:	74 98       	cbi	0x0e, 4	; 14
 272:	8f e3       	ldi	r24, 0x3F	; 63
 274:	9c e9       	ldi	r25, 0x9C	; 156
 276:	01 97       	sbiw	r24, 0x01	; 1
 278:	f1 f7       	brne	.-4      	; 0x276 <main+0xe0>
 27a:	00 c0       	rjmp	.+0      	; 0x27c <main+0xe6>
 27c:	00 00       	nop
 27e:	b1 cf       	rjmp	.-158    	; 0x1e2 <main+0x4c>

00000280 <__vector_13>:


//&&&&&&&&&&&&&&&&&&&&&& ISRs &&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&
//&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&&
ISR(TIMER1_COMPA_vect)
 {
 280:	1f 92       	push	r1
 282:	0f 92       	push	r0
 284:	0f b6       	in	r0, 0x3f	; 63
 286:	0f 92       	push	r0
 288:	11 24       	eor	r1, r1
 28a:	8f 93       	push	r24
	 TMR1_flag = 1;
 28c:	81 e0       	ldi	r24, 0x01	; 1
 28e:	80 93 22 01 	sts	0x0122, r24	; 0x800122 <__data_end>
}
 292:	8f 91       	pop	r24
 294:	0f 90       	pop	r0
 296:	0f be       	out	0x3f, r0	; 63
 298:	0f 90       	pop	r0
 29a:	1f 90       	pop	r1
 29c:	18 95       	reti

0000029e <mirf_init>:
void mirf_set_RADDR(char *adr)
// Sets the receiving address
{
	mirf_CE_lo;
	mirf_write_register(RX_ADDR_P1, adr, 5);
	mirf_CE_hi;
 29e:	3f 9a       	sbi	0x07, 7	; 7
 2a0:	56 9a       	sbi	0x0a, 6	; 10
 2a2:	47 98       	cbi	0x08, 7	; 8
 2a4:	5e 9a       	sbi	0x0b, 6	; 11
 2a6:	0e 94 28 02 	call	0x450	; 0x450 <spi1_master_initialize>
 2aa:	08 95       	ret

000002ac <mirf_data_sent>:
 2ac:	5e 98       	cbi	0x0b, 6	; 11
 2ae:	8f ef       	ldi	r24, 0xFF	; 255
 2b0:	0e 94 37 02 	call	0x46e	; 0x46e <spi1_exchange_char>
 2b4:	5e 9a       	sbi	0x0b, 6	; 11
 2b6:	ef e9       	ldi	r30, 0x9F	; 159
 2b8:	ff e0       	ldi	r31, 0x0F	; 15
 2ba:	31 97       	sbiw	r30, 0x01	; 1
 2bc:	f1 f7       	brne	.-4      	; 0x2ba <mirf_data_sent+0xe>
 2be:	00 c0       	rjmp	.+0      	; 0x2c0 <mirf_data_sent+0x14>
 2c0:	00 00       	nop
 2c2:	80 72       	andi	r24, 0x20	; 32
 2c4:	08 95       	ret

000002c6 <mirf_read_MAX_RT>:
 2c6:	5e 98       	cbi	0x0b, 6	; 11
 2c8:	8f ef       	ldi	r24, 0xFF	; 255
 2ca:	0e 94 37 02 	call	0x46e	; 0x46e <spi1_exchange_char>
 2ce:	5e 9a       	sbi	0x0b, 6	; 11
 2d0:	ef e9       	ldi	r30, 0x9F	; 159
 2d2:	ff e0       	ldi	r31, 0x0F	; 15
 2d4:	31 97       	sbiw	r30, 0x01	; 1
 2d6:	f1 f7       	brne	.-4      	; 0x2d4 <mirf_read_MAX_RT+0xe>
 2d8:	00 c0       	rjmp	.+0      	; 0x2da <mirf_read_MAX_RT+0x14>
 2da:	00 00       	nop
 2dc:	82 95       	swap	r24
 2de:	81 70       	andi	r24, 0x01	; 1
 2e0:	08 95       	ret

000002e2 <mirf_config_register>:
 2e2:	cf 93       	push	r28
 2e4:	c6 2f       	mov	r28, r22
 2e6:	5e 98       	cbi	0x0b, 6	; 11
 2e8:	8f 71       	andi	r24, 0x1F	; 31
 2ea:	80 62       	ori	r24, 0x20	; 32
 2ec:	0e 94 2f 02 	call	0x45e	; 0x45e <spi1_send_char>
 2f0:	85 e8       	ldi	r24, 0x85	; 133
 2f2:	8a 95       	dec	r24
 2f4:	f1 f7       	brne	.-4      	; 0x2f2 <mirf_config_register+0x10>
 2f6:	00 00       	nop
 2f8:	8c 2f       	mov	r24, r28
 2fa:	0e 94 2f 02 	call	0x45e	; 0x45e <spi1_send_char>
 2fe:	5e 9a       	sbi	0x0b, 6	; 11
 300:	85 e8       	ldi	r24, 0x85	; 133
 302:	8a 95       	dec	r24
 304:	f1 f7       	brne	.-4      	; 0x302 <mirf_config_register+0x20>
 306:	00 00       	nop
 308:	cf 91       	pop	r28
 30a:	08 95       	ret

0000030c <mirf_config>:
 30c:	6c e6       	ldi	r22, 0x6C	; 108
 30e:	85 e0       	ldi	r24, 0x05	; 5
 310:	0e 94 71 01 	call	0x2e2	; 0x2e2 <mirf_config_register>
 314:	63 e0       	ldi	r22, 0x03	; 3
 316:	81 e1       	ldi	r24, 0x11	; 17
 318:	0e 94 71 01 	call	0x2e2	; 0x2e2 <mirf_config_register>
 31c:	60 e0       	ldi	r22, 0x00	; 0
 31e:	82 e1       	ldi	r24, 0x12	; 18
 320:	0e 94 71 01 	call	0x2e2	; 0x2e2 <mirf_config_register>
 324:	60 e0       	ldi	r22, 0x00	; 0
 326:	83 e1       	ldi	r24, 0x13	; 19
 328:	0e 94 71 01 	call	0x2e2	; 0x2e2 <mirf_config_register>
 32c:	60 e0       	ldi	r22, 0x00	; 0
 32e:	84 e1       	ldi	r24, 0x14	; 20
 330:	0e 94 71 01 	call	0x2e2	; 0x2e2 <mirf_config_register>
 334:	60 e0       	ldi	r22, 0x00	; 0
 336:	85 e1       	ldi	r24, 0x15	; 21
 338:	0e 94 71 01 	call	0x2e2	; 0x2e2 <mirf_config_register>
 33c:	60 e0       	ldi	r22, 0x00	; 0
 33e:	86 e1       	ldi	r24, 0x16	; 22
 340:	0e 94 71 01 	call	0x2e2	; 0x2e2 <mirf_config_register>
 344:	66 e0       	ldi	r22, 0x06	; 6
 346:	86 e0       	ldi	r24, 0x06	; 6
 348:	0e 94 71 01 	call	0x2e2	; 0x2e2 <mirf_config_register>
 34c:	61 e0       	ldi	r22, 0x01	; 1
 34e:	81 e0       	ldi	r24, 0x01	; 1
 350:	0e 94 71 01 	call	0x2e2	; 0x2e2 <mirf_config_register>
 354:	61 e0       	ldi	r22, 0x01	; 1
 356:	82 e0       	ldi	r24, 0x02	; 2
 358:	0e 94 71 01 	call	0x2e2	; 0x2e2 <mirf_config_register>
 35c:	6f ef       	ldi	r22, 0xFF	; 255
 35e:	84 e0       	ldi	r24, 0x04	; 4
 360:	0e 94 71 01 	call	0x2e2	; 0x2e2 <mirf_config_register>
 364:	60 e7       	ldi	r22, 0x70	; 112
 366:	87 e0       	ldi	r24, 0x07	; 7
 368:	0e 94 71 01 	call	0x2e2	; 0x2e2 <mirf_config_register>
 36c:	08 95       	ret

0000036e <mirf_write_register>:
 36e:	1f 93       	push	r17
 370:	cf 93       	push	r28
 372:	df 93       	push	r29
 374:	eb 01       	movw	r28, r22
 376:	14 2f       	mov	r17, r20
 378:	5e 98       	cbi	0x0b, 6	; 11
 37a:	8f 71       	andi	r24, 0x1F	; 31
 37c:	80 62       	ori	r24, 0x20	; 32
 37e:	0e 94 2f 02 	call	0x45e	; 0x45e <spi1_send_char>
 382:	61 2f       	mov	r22, r17
 384:	ce 01       	movw	r24, r28
 386:	0e 94 41 02 	call	0x482	; 0x482 <spi1_send_bytes>
 38a:	5e 9a       	sbi	0x0b, 6	; 11
 38c:	85 e8       	ldi	r24, 0x85	; 133
 38e:	8a 95       	dec	r24
 390:	f1 f7       	brne	.-4      	; 0x38e <mirf_write_register+0x20>
 392:	00 00       	nop
 394:	df 91       	pop	r29
 396:	cf 91       	pop	r28
 398:	1f 91       	pop	r17
 39a:	08 95       	ret

0000039c <mirf_set_TADDR>:
}

void mirf_set_TADDR(char *adr)
// Sets the transmitting address
{
 39c:	cf 93       	push	r28
 39e:	df 93       	push	r29
 3a0:	ec 01       	movw	r28, r24
	/* RX_ADDR_P0 must be set to the sending addr for auto ack to work. */
	mirf_write_register(RX_ADDR_P0, adr, 5);
 3a2:	45 e0       	ldi	r20, 0x05	; 5
 3a4:	bc 01       	movw	r22, r24
 3a6:	8a e0       	ldi	r24, 0x0A	; 10
 3a8:	0e 94 b7 01 	call	0x36e	; 0x36e <mirf_write_register>
	mirf_write_register(TX_ADDR, adr, 5);
 3ac:	45 e0       	ldi	r20, 0x05	; 5
 3ae:	be 01       	movw	r22, r28
 3b0:	80 e1       	ldi	r24, 0x10	; 16
 3b2:	0e 94 b7 01 	call	0x36e	; 0x36e <mirf_write_register>
}
 3b6:	df 91       	pop	r29
 3b8:	cf 91       	pop	r28
 3ba:	08 95       	ret

000003bc <mirf_send>:
}

void mirf_send(char *value, char len)
// Sends a data package to the default address. Be sure to send the correct
// amount of bytes as configured as payload on the receiver.
{
 3bc:	1f 93       	push	r17
 3be:	cf 93       	push	r28
 3c0:	df 93       	push	r29
 3c2:	ec 01       	movw	r28, r24
 3c4:	16 2f       	mov	r17, r22
	mirf_CE_lo; // Enter Standby-I mode
 3c6:	47 98       	cbi	0x08, 7	; 8
	
	TX_POWERUP; // Enter TX mode (PRIM_RX = 0, PWR_UP = 1)
 3c8:	6a e5       	ldi	r22, 0x5A	; 90
 3ca:	80 e0       	ldi	r24, 0x00	; 0
 3cc:	0e 94 71 01 	call	0x2e2	; 0x2e2 <mirf_config_register>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 3d0:	85 e8       	ldi	r24, 0x85	; 133
 3d2:	8a 95       	dec	r24
 3d4:	f1 f7       	brne	.-4      	; 0x3d2 <mirf_send+0x16>
 3d6:	00 00       	nop
	
	_delay_us(25);
	
	mirf_config_register(STATUS,(1<<RX_DR)|(1<<TX_DS)|(1<<MAX_RT)); // clear flags 
 3d8:	60 e7       	ldi	r22, 0x70	; 112
 3da:	87 e0       	ldi	r24, 0x07	; 7
 3dc:	0e 94 71 01 	call	0x2e2	; 0x2e2 <mirf_config_register>
	
	mirf_CSN_lo;                     // Pull down chip select
 3e0:	5e 98       	cbi	0x0b, 6	; 11
	spi1_send_char(W_TX_PAYLOAD); // Write cmd to write payload
 3e2:	80 ea       	ldi	r24, 0xA0	; 160
 3e4:	0e 94 2f 02 	call	0x45e	; 0x45e <spi1_send_char>
	spi1_send_bytes(value, len);      // Write payload
 3e8:	61 2f       	mov	r22, r17
 3ea:	ce 01       	movw	r24, r28
 3ec:	0e 94 41 02 	call	0x482	; 0x482 <spi1_send_bytes>
	mirf_CSN_hi;                     // Pull up chip select
 3f0:	5e 9a       	sbi	0x0b, 6	; 11

	mirf_CE_hi; // Start transmission
 3f2:	47 9a       	sbi	0x08, 7	; 8
 3f4:	80 e5       	ldi	r24, 0x50	; 80
 3f6:	8a 95       	dec	r24
 3f8:	f1 f7       	brne	.-4      	; 0x3f6 <mirf_send+0x3a>
	_delay_us(15); // pulse CE for at least 10us
	mirf_CE_lo; // data packet sent, ShockBurst automatically enters RX mode
 3fa:	47 98       	cbi	0x08, 7	; 8
}
 3fc:	df 91       	pop	r29
 3fe:	cf 91       	pop	r28
 400:	1f 91       	pop	r17
 402:	08 95       	ret

00000404 <println_0>:
		usart0_send_char(char_array[i]);
	}
}

void println_0(char char_array[]) // prints to usart
{
 404:	0f 93       	push	r16
 406:	1f 93       	push	r17
 408:	cf 93       	push	r28
 40a:	df 93       	push	r29
 40c:	8c 01       	movw	r16, r24
	for (int i=0; i<200 ; i++)
	{
		if( (char_array[i] == NL) || (char_array[i] == EOT) )
 40e:	fc 01       	movw	r30, r24
 410:	80 81       	ld	r24, Z
 412:	8a 30       	cpi	r24, 0x0A	; 10
 414:	69 f0       	breq	.+26     	; 0x430 <println_0+0x2c>
 416:	8b 33       	cpi	r24, 0x3B	; 59
 418:	79 f4       	brne	.+30     	; 0x438 <println_0+0x34>
 41a:	0a c0       	rjmp	.+20     	; 0x430 <println_0+0x2c>
 41c:	89 91       	ld	r24, Y+
 41e:	8a 30       	cpi	r24, 0x0A	; 10
 420:	39 f0       	breq	.+14     	; 0x430 <println_0+0x2c>
 422:	8b 33       	cpi	r24, 0x3B	; 59
 424:	29 f0       	breq	.+10     	; 0x430 <println_0+0x2c>
			break;
		usart0_send_char(char_array[i]);
 426:	0e 94 58 02 	call	0x4b0	; 0x4b0 <usart0_send_char>
	}
}

void println_0(char char_array[]) // prints to usart
{
	for (int i=0; i<200 ; i++)
 42a:	0c 17       	cp	r16, r28
 42c:	1d 07       	cpc	r17, r29
 42e:	b1 f7       	brne	.-20     	; 0x41c <println_0+0x18>
		if( (char_array[i] == NL) || (char_array[i] == EOT) )
			break;
		usart0_send_char(char_array[i]);
		
	}
	usart0_send_char(0x0A); // NL
 430:	8a e0       	ldi	r24, 0x0A	; 10
 432:	0e 94 58 02 	call	0x4b0	; 0x4b0 <usart0_send_char>
}
 436:	07 c0       	rjmp	.+14     	; 0x446 <println_0+0x42>
{
	for (int i=0; i<200 ; i++)
	{
		if( (char_array[i] == NL) || (char_array[i] == EOT) )
			break;
		usart0_send_char(char_array[i]);
 438:	0e 94 58 02 	call	0x4b0	; 0x4b0 <usart0_send_char>
 43c:	e8 01       	movw	r28, r16
 43e:	21 96       	adiw	r28, 0x01	; 1
 440:	08 53       	subi	r16, 0x38	; 56
 442:	1f 4f       	sbci	r17, 0xFF	; 255
 444:	eb cf       	rjmp	.-42     	; 0x41c <println_0+0x18>
		
	}
	usart0_send_char(0x0A); // NL
}
 446:	df 91       	pop	r29
 448:	cf 91       	pop	r28
 44a:	1f 91       	pop	r17
 44c:	0f 91       	pop	r16
 44e:	08 95       	ret

00000450 <spi1_master_initialize>:
 450:	6b 9a       	sbi	0x0d, 3	; 13
 452:	57 9a       	sbi	0x0a, 7	; 10
 454:	56 9a       	sbi	0x0a, 6	; 10
 456:	82 e5       	ldi	r24, 0x52	; 82
 458:	80 93 ac 00 	sts	0x00AC, r24	; 0x8000ac <__TEXT_REGION_LENGTH__+0x7e00ac>
 45c:	08 95       	ret

0000045e <spi1_send_char>:
 45e:	80 93 ae 00 	sts	0x00AE, r24	; 0x8000ae <__TEXT_REGION_LENGTH__+0x7e00ae>
 462:	ed ea       	ldi	r30, 0xAD	; 173
 464:	f0 e0       	ldi	r31, 0x00	; 0
 466:	80 81       	ld	r24, Z
 468:	88 23       	and	r24, r24
 46a:	ec f7       	brge	.-6      	; 0x466 <spi1_send_char+0x8>
 46c:	08 95       	ret

0000046e <spi1_exchange_char>:
 46e:	80 93 ae 00 	sts	0x00AE, r24	; 0x8000ae <__TEXT_REGION_LENGTH__+0x7e00ae>
 472:	ed ea       	ldi	r30, 0xAD	; 173
 474:	f0 e0       	ldi	r31, 0x00	; 0
 476:	80 81       	ld	r24, Z
 478:	88 23       	and	r24, r24
 47a:	ec f7       	brge	.-6      	; 0x476 <spi1_exchange_char+0x8>
 47c:	80 91 ae 00 	lds	r24, 0x00AE	; 0x8000ae <__TEXT_REGION_LENGTH__+0x7e00ae>
 480:	08 95       	ret

00000482 <spi1_send_bytes>:
 482:	cf 93       	push	r28
 484:	df 93       	push	r29
 486:	66 23       	and	r22, r22
 488:	81 f0       	breq	.+32     	; 0x4aa <spi1_send_bytes+0x28>
 48a:	dc 01       	movw	r26, r24
 48c:	9c 01       	movw	r18, r24
 48e:	26 0f       	add	r18, r22
 490:	31 1d       	adc	r19, r1
 492:	ce ea       	ldi	r28, 0xAE	; 174
 494:	d0 e0       	ldi	r29, 0x00	; 0
 496:	ed ea       	ldi	r30, 0xAD	; 173
 498:	f0 e0       	ldi	r31, 0x00	; 0
 49a:	9d 91       	ld	r25, X+
 49c:	98 83       	st	Y, r25
 49e:	90 81       	ld	r25, Z
 4a0:	99 23       	and	r25, r25
 4a2:	ec f7       	brge	.-6      	; 0x49e <spi1_send_bytes+0x1c>
 4a4:	a2 17       	cp	r26, r18
 4a6:	b3 07       	cpc	r27, r19
 4a8:	c1 f7       	brne	.-16     	; 0x49a <spi1_send_bytes+0x18>
 4aa:	df 91       	pop	r29
 4ac:	cf 91       	pop	r28
 4ae:	08 95       	ret

000004b0 <usart0_send_char>:
unsigned char usart0_receive_char()
{
	while (!(UCSR0A & (1 << RXC))) // RXCn is set when there are unread data in the receive buffer and cleared when the receive buffer is empty
	;
	return UDR0;
}
 4b0:	e0 ec       	ldi	r30, 0xC0	; 192
 4b2:	f0 e0       	ldi	r31, 0x00	; 0
 4b4:	90 81       	ld	r25, Z
 4b6:	95 ff       	sbrs	r25, 5
 4b8:	fd cf       	rjmp	.-6      	; 0x4b4 <usart0_send_char+0x4>
 4ba:	80 93 c6 00 	sts	0x00C6, r24	; 0x8000c6 <__TEXT_REGION_LENGTH__+0x7e00c6>
 4be:	08 95       	ret

000004c0 <setup_usart0>:


void setup_usart0(unsigned char BR)
{
	UCSR0B = (1 << TXEN) | (1 << RXEN) | (1<<RXCIE); //
 4c0:	98 e9       	ldi	r25, 0x98	; 152
 4c2:	90 93 c1 00 	sts	0x00C1, r25	; 0x8000c1 <__TEXT_REGION_LENGTH__+0x7e00c1>
	UCSR0C = (1 << UCSZ1) | (1 << UCSZ0);               // 8-bit character size
 4c6:	96 e0       	ldi	r25, 0x06	; 6
 4c8:	90 93 c2 00 	sts	0x00C2, r25	; 0x8000c2 <__TEXT_REGION_LENGTH__+0x7e00c2>
	UBRR0L = BR;                                        // 51 for 9600 baud rate at 8Mhz
 4cc:	80 93 c4 00 	sts	0x00C4, r24	; 0x8000c4 <__TEXT_REGION_LENGTH__+0x7e00c4>
 4d0:	08 95       	ret

000004d2 <_exit>:
 4d2:	f8 94       	cli

000004d4 <__stop_program>:
 4d4:	ff cf       	rjmp	.-2      	; 0x4d4 <__stop_program>
