# ssr-multistage-decimator
Hardware design and FPGA-based implementation of a super sample rate multistage decimator using AMD Vivado Design Suite
