<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Strict//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-strict.dtd">

<!--
		*********************************************************************************
		*********************************************************************************
		*********************************************************************************

		
		GO DOWN TO THE JOURNAL ENTRIES SECTION BELOW
		(look for more rows of asterisks)


		*********************************************************************************
		*********************************************************************************
		*********************************************************************************
		-->

<!--
This is an example weekly progress report document that team members can use to report their individual progress 
of their ECE477 senior design projects. Weekly progress reports are expected to follow the general guidelines
presented in the "Progress Report Policy" document, posted on Brightspace.  

Please create 4 copies of this example, renaming each copy to <PurdueID>.html, where <PurdueID> corresponds to
the Purdue ITAP Career Account ID given by Purdue to each individual team member. If you have any questions,
contact course staff.
-->
<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <meta http-equiv="Content-Type" content="text/html; charset=utf-8" />

    <!--Reconfigurable base tag; used to modify the site root location for root-relative links-->
    <!--<base href="https://engineering.purdue.edu/ece477/StudentWebTemplate/" />-->
    <base href="https://engineering.purdue.edu/477grp15/" />
    <!-- Replace the N with your team number-->

    <!--Content-->
    <title>ECE477 Course Documents</title>
    <meta name="keywords" content="" />
    <meta name="description" content="" />
    <meta name="author" content="George Hadley" />
    <meta name="format-detection" content="telephone=no" />
    <meta name="viewport" content="width=device-width,initial-scale=1.0" />

    <!--CSS-->
    <link rel="stylesheet" href="css/default.css" type="text/css" media="all" />
    <link rel="stylesheet" href="css/responsive.css" />
    <link rel="stylesheet" href="css/styles.css" />
    <link rel="stylesheet" href="css/content.css" />
    <!--[if IE 6]>
      <link href="default_ie6.css" rel="stylesheet" type="text/css" />
    <![endif]-->
  </head>
  <body>
    <div id="wrapper_site">
      <div id="wrapper_page">
        <!-- Instantiate global site header.-->
        <div id="header"></div>
        <!-- Instantiate site global navigation bar.-->
        <div id="menu"></div>

        <!-- Instantiate a page banner image. Page banner images should be 1100x350px and should be located within the local
			img folder located at this directory level. -->
        <div id="banner">
          <img src="Files/img/BannerImgExample.jpg" />
        </div>

        <!--
		*********************************************************************************
		*********************************************************************************
		*********************************************************************************

		
		JOURNAL ENTRIES BELOW
		Make your Journal Entries in the template area below and copy/past going forward


		*********************************************************************************
		*********************************************************************************
		*********************************************************************************
		-->

        <div id="content">
          <h2>Project Journal for Brian</h2>
          <h4>Table of Contents</h4>
          <ul>
            <li><a href="Team/journal/journal1.html#sec-week6">WEEK 6</a></li>
            <li><a href="Team/journal/journal1.html#sec-week5">WEEK 5</a></li>
            <li><a href="Team/journal/journal1.html#sec-week4">WEEK 4</a></li>
            <li><a href="Team/journal/journal1.html#sec-week3">WEEK 3</a></li>
            <li><a href="Team/journal/journal1.html#sec-week2">WEEK 2</a></li>
            <li><a href="Team/journal/journal1.html#sec-week1">WEEK 1</a></li>
            <li><a href="Team/journal/journal1.html#sec-prior">PRIOR</a></li>
          </ul>

          <div class="week-content">
            <h2 id="sec-week6">=============== Week 6: =================</h2>
            <h4>
              <b>Entry 5: -----------------------------------------------------------------</b>
            </h4>
            <div class="entry-metadata">
              <p><b>Date:</b> February 20th, 2025</p>
              <p><b>Start Time:</b> 2:49 AM</p>
              <p><b>Duration:</b> 0 hours</p>
            </div>
            <div class="entry-content">
                <div class="image-section">
                    <img
                      src="Team/journal/img - member1/week6/phone9.png"
                      alt="box of crimp connectors"
                      height="600"
                    />
                  </div>
              <div class="section">
                <p>I dropped off a box of Dupont crimp connectors that I had at my apartment. I went earlier to the ECE Shop, where they had an SN-28B ratcheting crimper that is compatible. I can't take that tool out of the ECE Shop however. The crimper on the table is not compatible.</p>
                <p>These crimp connectors are necessary to put together the communication ribbon cables for prototyping, and I will be assembling the ribbon cables soon.</p>
              </div>
            </div>

            <h4>
              <b>Entry 4: -----------------------------------------------------------------</b>
            </h4>
            <div class="entry-metadata">
              <p><b>Date:</b> February 18th, 2025</p>
              <p><b>Start Time:</b> 2:58 AM</p>
              <p><b>Duration:</b> 2 hours</p>
            </div>
            <div class="entry-content">
              <div class="section">
                <p><strong>What did you work on?</strong></p>
                <p>
                  Today, I brought my old ECE 362 breadboard in from my apartment, and will work on
                  transferring the setup currently on the other breadboard to the new one.
                </p>

                <p><strong>How did you work on it?</strong></p>
                <ul>
                  <li>
                    <div class="image-section">
                      <img
                        src="Team/journal/img - member1/week6/phone11.png"
                        alt="breadboard with ECE 362 lab on it"
                        height="600"
                      />
                    </div>
                    <p>
                      Here's the state of my breadboard before I did any work on it. It still has my
                      ECE 362 lab work on it.
                    </p>
                  </li>
                  <li>
                    I removed all the components from this breadboard, organized the parts back into
                    my Mini Kit, and set up new jumpers between all the power rails.
                  </li>
                  <li>
                    Then, at the top of the breadboard, I laid down foam tape and double-sided
                    scotch tape to act as a mounting surface for the carrier boards.
                  </li>
                  <li>
                    Finally, I placed the carrier boards on the tape layers, and secured them with a
                    couple tacks of hot glue near the mounting holes.
                  </li>
                  <li>
                    I then wired up the SWD setup that we had previously. I also included 2 slide
                    switches to be able to switch the <code>SWCLK</code> and
                    <code>SWDIO</code> signals between the two carrier boards, such that we can use
                    one Pico debug probe to debug both stamps.
                  </li>
                </ul>

                <p>
                  <strong>What was the result and what did you learn from it?</strong>
                </p>
                <div class="image-section">
                  <img
                    src="Team/journal/img - member1/week6/phone8.png"
                    alt="the newly assembled breadboard"
                    height="600"
                  />
                </div>
                <p>
                  Here's the newly assembled breadboard. I'm confident that the spring connectors in
                  my own breadboard are a lot more reliable, so this should be more usable for
                  prototyping and wiring all those signals.
                </p>

                <p>
                  <strong>How did this contribute to the project progress?</strong>
                </p>
                <p>
                  Now that we have a reliable breadboard, I won't second guess whether a jumper
                  cable on the breadboard is actually making a good connection/circuit. With better
                  peace of mind during prototyping, the rest of prototyping should be faster.
                </p>

                <p>
                  <strong>What are the next steps that must be taken?</strong>
                </p>
                <ul>
                  <li>I need to put together the ribbon cable wiring harness.</li>
                  <li>
                    I need to also remember to get the connector symbols and footprints (DDR4 DIMM,
                    JST, USB-C) we need to complete the card schematic and layout.
                  </li>
                  <li>
                    At the end of this session, I discovered that
                    <a href="https://www.raspberrypi.com/news/rp2350-now-available-at-jlcpcb/"
                      >Raspberry Pi had announced today</a
                    >
                    that RP2350A/B would be available for consignment at JLCPCB! I need to figure
                    out how to consign these parts.
                  </li>
                </ul>
              </div>
            </div>

            <h4>
              <b>Entry 3: -----------------------------------------------------------------</b>
            </h4>
            <div class="entry-metadata">
              <p><b>Date:</b> February 17th, 2025</p>
              <p><b>Start Time:</b> 11:22 PM</p>
              <p><b>Duration:</b> 2 hours</p>
            </div>
            <div class="entry-content">
              <div class="section">
                <p><strong>What did you work on?</strong></p>
                <p>
                  I decided to continue work on my own, and investigate the issue with the carrier
                  board with vertical pins.
                </p>

                <p><strong>How did you work on it?</strong></p>
                <ul>
                  <li>
                    <div class="image-section">
                      <img
                        src="Team/journal/img - member1/week6/phone3.png"
                        alt="side view of a carrier board, showing vertical-looking FlexyPins"
                        height="600"
                      />
                    </div>
                    <p>
                      First, I verified that I had the right carrier board (the one with the issue).
                      Yep, this is the one with the vertical-looking FlexyPins. Mounting stamps on
                      this is difficult, and some pins don't make proper contact.
                    </p>
                  </li>
                  <li>
                    <div class="image-section">
                      <img
                        src="Team/journal/img - member1/week6/phone4.png"
                        alt="view of a board showing correct FlexyPins"
                        width="600"
                      />
                    </div>
                    <p>
                      Here's what it looks like on the other carrier board, which I think is more
                      correct. I also took the opportunity to modify the stamp so that it had 2
                      header pins on it, such that I could use normal jumper wires, instead of
                      having to use the custom probing cables I made last time.
                    </p>
                  </li>
                  <li>
                    <div class="image-section">
                      <img
                        src="Team/journal/img - member1/week6/phone5.png"
                        alt="view of a carrier board with all of its FlexyPins removed"
                        width="600"
                      />
                    </div>
                    <p>
                      I went ahead and desoldered each FlexyPin individually, so here is the board
                      with all of the pins removed.
                    </p>
                  </li>
                  <li>
                    <div class="image-section">
                      <img
                        src="Team/journal/img - member1/week6/phone6.png"
                        alt="view of a Stamp XL directly soldered onto a carrier board"
                        height="600"
                      />
                    </div>
                    <p>
                      I tried to reinstall FlexyPins that did not have this issue, but the solder
                      from the previous job had filled the vias, and I couldn't effectively extract
                      the solder from the holes. Therefore, I decided to solder this stamp directly
                      to the carrier board using the castellated pad edges.
                    </p>
                  </li>
                </ul>

                <p>
                  <strong>What was the result and what did you learn from it?</strong>
                </p>
                <div class="image-section">
                  <img
                    src="Team/journal/img - member1/week6/phone7.png"
                    alt="alternate view of the soldered carrier board"
                    height="600"
                  />
                </div>
                <p>
                  I tested the newly amended carrier board, and it now works against the Serial Wire
                  Debug (SWD) setup. After some reworking of the other solder connections, I think
                  the board is ready to use. I learned about a lot of desoldering techniques, and
                  also other techniques to try to remove solder from vias, though the latter was
                  ultimately unsuccessful.
                </p>

                <p>
                  <strong>How did this contribute to the project progress?</strong>
                </p>
                <p>
                  Now that the second carrier board is ready for action, we can now use both boards
                  for prototyping, which is important, since so much of our project hinges on the
                  communication between boards.
                </p>

                <p>
                  <strong>What are the next steps that must be taken?</strong>
                </p>
                <ul>
                  <li>
                    I still need to get my own breadboard to the lab, because I still think the
                    current breadboard we're trying to use isn't sufficiently reliable.
                  </li>
                  <li>
                    I need to set up the wiring harness between the boards, which I've decided will
                    be done with a ribbon cable, and Dupont connectors.
                  </li>
                </ul>
              </div>
            </div>

            <h4>
              <b>Entry 2: -----------------------------------------------------------------</b>
            </h4>
            <div class="entry-metadata">
              <p><b>Date:</b> February 17th, 2025</p>
              <p><b>Start Time:</b> 7:34 PM</p>
              <p><b>Duration:</b> 2.5 hours</p>
            </div>
            <div class="entry-content">
              <div class="section">
                <p><strong>What did you work on?</strong></p>
                <p>
                  Seth asked me to come into lab today to help with an issue that he was having;
                  namely, he was trying to get Serial Wire Debug (SWD) working on the stamps, such
                  that each stamp could be programmed without needing to press the board's reset
                  button, and also allow for setting breakpoints and line stepping debugging
                  commands.
                </p>
                <p><strong>How did you work on it?</strong></p>
                <p>I did two main things:</p>
                <ul>
                  <li>
                    Acting as a
                    <a href="https://en.wikipedia.org/wiki/Rubber_duck_debugging">"rubber ducky"</a>
                    debugging assistant for Seth.
                  </li>
                  <li>
                    Did some hardware work to build out Seth's testing setup onto a breadboard; into
                    something that could be further expanded into a larger prototype.
                  </li>
                </ul>
                <p>More specifically:</p>
                <ul>
                  <li>
                    Seth explained that any Raspberry Pi Pico could be turned into an SWD debugging
                    probe, by loading the
                    <a href="https://github.com/raspberrypi/debugprobe"
                      ><code>debugprobe</code> firmware</a
                    >
                    onto it. This Pico probe can then be wired into the target board's SWD port,
                    where it would supposedly "just work"
                  </li>
                  <li>
                    In particular, the instructions we were following were "Appendix A: Debugprobe"
                    of the
                    <a href="https://datasheets.raspberrypi.com/pico/getting-started-with-pico.pdf"
                      >Getting Started with Raspberry Pi Pico-series</a
                    >
                    manual
                  </li>
                  <li>
                    We tried to connect the bench oscilloscope to the <code>SWCLK</code> and
                    <code>SWDIO</code> lines on the board, but when attemping to communicate with
                    the board using both of the tools that we tried (the Raspberry Pi fork of
                    <code>openocd</code>, and <code>probe-rs</code>), the probe was unable to
                    communicate, and the oscilloscope signals remained steady.
                  </li>
                  <li>
                    I suspected that one potential issue with the setup was that the setup wasn't
                    stable enough for SWD (the current test setup were two boards on the table, with
                    two jumpers from the Pico jammed into the SWD holes on the carrier board. The
                    reason we did not use a connector is because the carrier board only exposes SWD
                    via a small JST connector, which we did not have on hand).
                  </li>
                  <li>
                    To try to rectify this, I tried to do two things:
                    <ul>
                      <li>
                        <div class="image-section">
                          <img
                            src="Team/journal/img - member1/week6/phone10.png"
                            alt="two cables, which have clamping probes on one end, and male Dupont connectors on the other side"
                            height="600"
                          />
                        </div>
                        <p>
                          I dug through the spare table box to find a pair of Dupont cables, and a
                          pair of probes, which I then spliced together into a pair of single
                          cables. Instead of jamming the male Duponts directly into the header vias,
                          I instead used these new cables to to hook onto the FlexyPins, hopefully
                          providing a more secure connection.
                        </p>
                      </li>
                      <li>
                        <div class="image-section">
                          <img
                            src="Team/journal/img - member1/week6/phone2.png"
                            alt="a prototype breadboard with two stamp carriers and a pico mounted on it"
                            height="600"
                          />
                        </div>
                        <p>
                          I dug through the breadboard box, and found a breadboard, where I added
                          foam tape as a base layer, double sided table on top of that, and added
                          hot glue in small spots to attach each dev board into the breadboard, so
                          we can move every dev board together all as one. Then, I replicated the
                          debug circuit on this new setup.
                        </p>
                      </li>
                    </ul>
                    <p>
                      This new setup did not work either. We ran into the same no communication
                      errors, and the same flatline on the oscilloscope as we did earlier.
                    </p>
                  </li>
                  <li>
                    After some more time debugging, and reading the Getting Started manual, Seth
                    realized that we had been connecting the SWD of the Pico with the SWD of the
                    stamp, where in reality on a closer reading, we should be connecting
                    <code>GP2</code> and <code>GP3</code>. Upon some fiddling, the debugger started
                    to work, and we could flash programs via SWD.
                  </li>
                </ul>

                <p>
                  <strong>What was the result and what did you learn from it?</strong>
                </p>

                <p>
                  We got Serial Wire Debug (SWD) working by using a Raspberry Pi Pico as a debug
                  probe, and were able to program a Stamp XL using it. I learned about specifics of
                  SWD, debugging with a "Pico Probe", and to pay attention to the manual.
                </p>

                <p>
                  <strong>How did this contribute to the project progress?</strong>
                </p>

                <p>
                  By getting SWD working, we can more quickly iterate on programs for the RP2350,
                  because we don't need to reach over and press the reset button to program each
                  Stamp. This also allows for us to program in automated testing suites.
                </p>

                <p>
                  <strong>What are the next steps that must be taken?</strong>
                </p>
                <ul>
                  <li>
                    I'd like to bring over my own breadboard from ECE 362 to replace this
                    breadboard, since the contacts appear to have been worn out (continuity did not
                    pass on certain lines on the breadboard, so we had to switch to different parts
                    of it)
                  </li>
                  <li>
                    I'd like to set up a wiring harness between the two breadboards, so that the two
                    Stamp XLs can directly communicate.
                  </li>
                  <li>
                    I still need to investigate the issue with the vertical looking pins on one of
                    the stamp carriers. When testing som of its pins of continuity, they did not
                    pass. So, we could not use this carrier for SWD, and had to use the other one.
                  </li>
                </ul>
              </div>
            </div>

            <h4>
              <b>Entry 1: -----------------------------------------------------------------</b>
            </h4>
            <div class="entry-metadata">
              <p><b>Date:</b> February 15th, 2025</p>
              <p><b>Start Time:</b> 12:00 AM</p>
              <p><b>Duration:</b> 4.5 hours</p>
            </div>
            <div class="entry-content">
              <div class="section">
                <p><strong>What did you work on?</strong></p>
                <p>
                  Two of our RP2350B
                  <a href="https://www.solder.party/docs/rp2350-stamp-xl/">Stamp XLs</a> and their
                  <a href="https://www.solder.party/docs/rp2xxx-stamp-carrier-xl/"
                    >respective carrier boards</a
                  >
                  arrived yesterday, but they're not assembled. The header pins, and mounting method
                  are not soldered on. I will be working on putting these boards together, since
                  they're crucial for communication bus prototyping.
                </p>

                <p><strong>How did you work on it?</strong></p>
                <p>
                  In addition to the stamps and their carrier boards, we also ordered two (2) bags
                  of one hundred (100)
                  <a href="https://www.solder.party/docs/flexypin/">FlexyPins</a>, which should
                  allow us to place or remove the stamps on the board. Seth was also in the lab that
                  day, so I worked with him to install the FlexyPins onto the board, which need to
                  be inserted one-by-one.
                </p>
                <p>
                  I then went ahead and soldered down the FlexyPins for each carrier board. Then the
                  "Arduino Mega" style female pin headers, then the extra pin headers, then the DC
                  barrel plug. Nathan was also there, and he helped to solder the header pins on one
                  of the boards.
                </p>
                <p>Finally, I did a test fit of the Stamp XL boards on their carrier boards.</p>

                <p>
                  <strong>What was the result and what did you learn from it?</strong>
                </p>
                <div class="image-section">
                  <img
                    src="Team/journal/img - member1/week6/phone1.png"
                    alt="two assembled stamp carrier boards with stamp XLs on them"
                    height="600"
                  />
                </div>
                <p>The two boards are fully assembled!</p>
                <p>
                  One of the stamp carriers had a greater angle to its FlexyPins, while the other's
                  FlexyPins appeared to stand straight up. For the one with the pins that appeared
                  to have an angle (about 45 degrees), the Stamp XL fit easily and snugly in the
                  carrier. It was more difficult to attach the Stamp XL to the other carrier board.
                </p>

                <p>
                  <strong>How did this contribute to the project progress?</strong>
                </p>
                <p>
                  Because the Stamp XLs are the only dev boards that expose all 48 GPIO pins on the
                  RP2350B, being able to use them is crucial if we want to be able to create a
                  prototype of our (fairly wide bus). Putting the dev boards (carrier boards)
                  together is another step towards that.
                </p>

                <p>
                  <strong>What are the next steps that must be taken?</strong>
                </p>
                <ul>
                  <li>
                    We need to put these boards together into a development setup, such that their
                    GPIO pins are connected together so they can communicate.
                  </li>
                  <li>
                    I'd like to check up the carrier board that has the vertical-ish pins, to see if
                    there are any continuity issues.
                  </li>
                </ul>
              </div>
            </div>
          </div>

          <div class="week-content">
            <h2 id="sec-week5">=============== Week 5: =================</h2>
            <h4>
              <b>Entry 6: -----------------------------------------------------------------</b>
            </h4>
            <div class="entry-metadata">
              <p><b>Date:</b> February 14th, 2025</p>
              <p><b>Start Time:</b> 7:32 PM</p>
              <p><b>Duration:</b> 4 hours</p>
            </div>
            <div class="entry-content">
              <div class="section">
                <ul>
                  <li>
                    our RP2350 Stamp XLs and Stamp carrier boards arrived! they look to all be in
                    good condition
                  </li>
                  <li>working on transposing my journal from Discord over to the team website</li>
                  <li>
                    i talked a bit with seth, and we agreed that to reduce the amount of time that
                    journals take to transpose (hours sometimes), we want to switch over to using
                    Notion for our journals.
                  </li>
                  <li>this journal transition will happen next week</li>
                  <li>
                    i am also iterating through the more specific PSDR descriptions. I'm following
                    the recommendation to create a PSDR for each card implementation.
                  </li>
                  <li>please refer to the team website for the PSDR changes</li>
                </ul>
              </div>

              <div class="section">
                <h4>==== Mini-summary ====</h4>
                <p><strong>What did you work on?</strong></p>
                <p>
                  I worked on transposing my journal from Discord over to the journal website. I
                  also started writing functional descriptions for our boards (to be used in PSDRs).
                </p>

                <p><strong>How did you work on it?</strong></p>
                <p>
                  I mostly copy over my Discord notes with their relevant timestamps, and then
                  add/modify an additional mini summary of what happened in that entry to be more
                  clear.
                </p>

                <p>
                  <strong>What was the result and what did you learn from it?</strong>
                </p>
                <p>
                  That this journal transposing process takes way too long, we need to find some
                  other way of publishing project journals.
                </p>

                <p>
                  <strong>How did this contribute to the project progress?</strong>
                </p>
                <p>
                  Now that my journals are up on the website, me and my team can now reference them
                  on the site, instead of having to go to the Discord server.
                </p>

                <p>
                  <strong>What are the next steps that must be taken?</strong>
                </p>
                <p>
                  Seth and I came up with a plan to transition all of our team journals over to
                  Notion, this plan will be enacted during next week, where we'll migrate all of our
                  journals.
                </p>
              </div>
            </div>

            <h4>
              <b>Quick Remark: -----------------------------------------------------------------</b>
            </h4>
            <div class="entry-metadata">
              <p><b>Date:</b> February 13th, 2025</p>
              <p><b>9:50 AM</b></p>
            </div>
            <div class="entry-content">
              <div class="section">
                <p>
                  remark: ugh the pullup resistors for the two different MCP23017's nReset are duped
                </p>
                <p>they're different nets but they could be the same one</p>
              </div>
            </div>

            <h4>
              <b>Entry 5: -----------------------------------------------------------------</b>
            </h4>
            <div class="entry-metadata">
              <p><b>Date:</b> February 12th, 2025</p>
              <p><b>Start Time:</b> 10:14 AM (during ManLab)</p>
              <p><b>Duration:</b> 1 hour</p>
            </div>
            <div class="entry-content">
              <div class="section">
                <p>hi, good morning</p>
                <ul>
                  <li>
                    after some discussion in ManLab, looks like we should get all of our PSDR ducks
                    in a row.
                  </li>
                  <li>
                    since i'm the one who is most familiar with our design requirements, i'll start
                    to work on iterating the different design requirements of our system
                  </li>
                  <li>
                    hopefully we can pluck out some descriptions to use as better and more complete
                    PSDRs
                  </li>
                </ul>
              </div>

              <div class="section">
                <p>
                  here's some of my notes about what i think is some functionality not currently
                  described in PSDRs we can use.
                </p>
                <ul>
                  <li>
                    this computer is something that requires a lot of different boards to talk to
                    each other
                  </li>
                  <li>
                    we want design 3 boards: the front panel, the backplane, and the generic card
                  </li>
                  <li>
                    the backplane is responsible for converting some unregulated voltage source into
                    3.3V power, which can then be distributed to the rest of the system
                  </li>
                  <li>
                    let's lock this in, let's take 5V 3A power from a USB-C port on the back of the
                    backplane board, which we then need to distribute throughout the backplane
                  </li>
                  <li>
                    remark: we may need multiple voltage regulator blocks throughout the backplane,
                    because of the distance that power and signals will need to traverse (we'd like
                    to step 5V to 3.3V as close to the module connector as possible, but this is
                    mutually exclusive from having multiple module connectors. the solution?
                    multiple voltage regulators across the backplane)
                  </li>
                </ul>
              </div>

              <div class="section">
                <p>
                  our bus is inspired by the Altair 8800's original 8080-based bus, but with some
                  changes for ease of implementation
                </p>
                <p>on the bus, we map:</p>
                <ul>
                  <li>8 data signals DATA{0-7}</li>
                  <li>16 address signals ADDR{00-15}</li>
                  <li>
                    36 bus control signals BUS{00-25} (bus control signals {04-07, 20-23} are always
                    mapped to the same PIOs, the others can be swapped depending on the use case)
                    remark: elaborate
                  </li>
                  <li>
                    32 non-real time signals (16 managed by 1 I/O expander, 16 managed by another
                    I/O expander)
                  </li>
                </ul>
              </div>

              <div class="section">
                <p>there's a couple of non-trivial interfaces that we care about:</p>
                <ul>
                  <li>
                    since we have so many UI elements (more than 20 switches and LEDs each), the
                    front panel should use expanders to address LEDs, and matrices to detect switch
                    presses.
                  </li>
                  <li>
                    the front panel must be able to throw the correct instruction onto the bus in
                    sequence to both jump and modify the 8080 CPU's program counter
                  </li>
                  <li>
                    the front panel must be able to perform both glitchless clock
                    activation/deactivation, and be able to assert signals for single-stepping mode.
                    the CPU and memory boards must be able to understand these signals
                  </li>
                  <li>
                    when the CPU talks to memory, the CPU must be able to understand memory ready,
                    I/O ready, and memory WAIT signals with memory strobes to allow for I/O
                    operations to complete
                  </li>
                </ul>
              </div>

              <div class="section">
                <strong>10:23 AM</strong>
                <p>
                  remark, i did mention to the course staff about possible supply issues with the
                  RP2350B chips. we may need to consider a backup plan
                </p>
                <p>
                  writing down here that setsuna did recommend possibly using multiple time steps of
                  some lines to assert bus control signals, essentially serializing the bus control,
                  something we can do with the RP2040's pin count.
                </p>
                <p>
                  if it comes to that, that's an avenue we can pursue, since ripping chips off of
                  evaluation boards in undesireable.
                </p>
              </div>

              <div class="section">
                <strong>10:01 AM</strong>
                <p>Logical connections (for PSDRs):</p>
                <ul>
                  <li>
                    CPU <-> RAM (memory strobe messages, memory ready messages, memory WAIT
                    messages)
                  </li>
                  <li>
                    Panel <-> CPU (assert bus control [via interrupt acknowledge message], set jmp
                    instruction, set program counter)
                  </li>
                  <li>
                    Panel <-> CPU (drive clock signal, receive clock signal, receive single-step
                    mode, drive single-step mode)
                  </li>
                  <li>Panel <-> LEDs (LEDs driven via I/O expansion [I2C])</li>
                  <li>Panel <-> Switches (Switches polled via matrix)</li>
                </ul>
                <p>these can all be validated regardless of if the other feature works</p>
              </div>

              <div class="section">
                <p>
                  I ended up talking to Dr. Walter, and he made a very good point about the fact
                  that we are basically designing 3 different boards.
                </p>
                <p>
                  if we create detailed enough functional specifications for each board, then they
                  could all constitute a PSDR. I will work on this.
                </p>
              </div>

              <div class="section">
                <h4>==== Mini-summary ====</h4>
                <p><strong>What did you work on?</strong></p>
                <p>
                  I worked on coming up with ideas for our PSDRs, and also coming up with an initial
                  backup plan for if RP2350 supply doesn't work out.
                </p>

                <p><strong>How did you work on it?</strong></p>
                <p>
                  I talked with course staff (primarily Setsuna, and Dr. Walter) about what changes
                  we should make to our PSDRs, and ideas of what to do if we only have RP2040s
                  available.
                </p>

                <p>
                  <strong>What was the result and what did you learn from it?</strong>
                </p>
                <p>
                  I think we have a stronger plan of what to do for the PSDR changes, and a good
                  idea for our backup plan.
                </p>

                <p>
                  <strong>How did this contribute to the project progress?</strong>
                </p>
                <p>
                  Our PSDRs need to be revamped, since they're too simple right now. I've taken
                  charge of rewriting them, and this is a good brainstorming session towards that.
                </p>

                <p>
                  <strong>What are the next steps that must be taken?</strong>
                </p>
                <p>
                  I need to formalize our PSDRs and write detailed functional descriptions of each
                  of our cards that we can use as PSDRs.
                </p>
              </div>
            </div>
            <h4>
              <b>Entry 4: -----------------------------------------------------------------</b>
            </h4>
            <div class="entry-metadata">
              <p><b>Date:</b> February 12th, 2025</p>
              <p><b>Start Time:</b> 5:00 AM</p>
              <p><b>Duration:</b> 4.5 hours</p>
            </div>
            <div class="entry-content">
              <div class="section">
                <p>good morning</p>
                <p>
                  going to start laying out the RP2350 (card DIMM board schematic), based on the
                  info from previous sessions
                </p>
                <p>
                  i'm most interested in seeing how this validates my priors, and also this should
                  pave the way to PCB design, where we can validate the height of the DIMM
                </p>
              </div>

              <div class="section">
                <strong>5:30 AM</strong>
                <div class="image-section">
                  <img
                    src="Team/journal/img - member1/week5/sch01.png"
                    alt="schematic symbol of RP2350B"
                    width="600"
                  />
                </div>
                <ul>
                  <li>rp2350 QFN 80 is not in the base kicad std lib</li>
                  <li>imported the symbol from the reference design</li>
                </ul>
              </div>

              <div class="section">
                <strong>5:52 AM</strong>
                <p>on the topic of decoupling:</p>
                <div class="image-section">
                  <img
                    src="Team/journal/img - member1/week5/sch02.png"
                    alt="decoupling capacitor schematic"
                    width="600"
                  />
                </div>
                <ul>
                  <li>
                    section 2.2.1 of the
                    <a
                      href="https://datasheets.raspberrypi.com/rp2350/hardware-design-with-rp2350.pdf"
                      >hardware design guide</a
                    >
                    recommends 11 100 nF decoupling caps for each VDD
                  </li>
                  <li>
                    they say 53,54 and 68,69 can be doubled up to use the same cap in case of space
                    constraints on single sided population boards, so i've done that
                  </li>
                  <li>
                    i've also added a 10 uF bulk cap to the schematic (not in guidance) to be place
                    close, but slightly farther away from the chip
                  </li>
                  <li>
                    we do not use the ADC so i will not be making specific consideration to a
                    filtered power plane a la 3V3A filtered w/ ferrite bead etc.
                  </li>
                </ul>
              </div>

              <div class="section">
                <strong>6:09 AM</strong>
                <p>misc internal voltage regulation design (referenced)</p>
                <div class="image-section">
                  <img
                    src="Team/journal/img - member1/week5/sch03.png"
                    alt="vreg support discretes schematic"
                    width="600"
                  />
                </div>
              </div>

              <div class="section">
                <strong>6:40 AM</strong>
                <div class="image-section">
                  <img
                    src="Team/journal/img - member1/week5/sch04.png"
                    alt="vreg support discretes schematic"
                    width="600"
                  />
                </div>
                <p>misc wiring for the W25Q128JVS QSPI chip</p>
                <p>
                  the reference board allows for 2 QSPI chips, with the chip select determined by
                  GPIO0
                </p>
                <p>
                  we dont need this, so while reference has a lot of optionality w/ DNF (do not fit)
                  jumpers, this design can be simpler is this case
                </p>
              </div>

              <div class="section">
                <strong>6:57 AM</strong>
                <p>external oscillator (referenced)</p>
                <div class="image-section">
                  <img
                    src="Team/journal/img - member1/week5/sch05.png"
                    alt="external oscillator schematic"
                    width="600"
                  />
                </div>
              </div>

              <div class="section">
                <strong>7:16 AM</strong>
                <div class="image-section">
                  <img
                    src="Team/journal/img - member1/week5/usbccc.png"
                    alt="usb-c spec screenshot"
                    width="600"
                  />
                </div>
                <p>
                  USB C CC line passive Rd resistor specification (see 4.5.1.2.1 on
                  <a
                    href="https://www.usb.org/sites/default/files/USB%20Type-C%20Spec%20R2.0%20-%20August%202019.pdf"
                    >usb-c specification</a
                  >
                </p>
                <div class="image-section">
                  <img
                    src="Team/journal/img - member1/week5/sch06.png"
                    alt="usb connector schematic"
                    width="600"
                  />
                </div>
                <p>
                  USB CC 5.1k pulldown (NOTE: do not short CCs prior to pulldown! was an issue on
                  rpi4 launch to
                  <a
                    href="https://www.scorpia.co.uk/2019/06/28/pi4-not-working-with-some-chargers-or-why-you-need-two-cc-resistors/"
                    >great publicity</a
                  >)
                </p>
              </div>

              <div class="section">
                <strong>8:18 AM</strong>
                <div class="image-section">
                  <img
                    src="Team/journal/img - member1/week5/sch07.png"
                    alt="gpio jumpers schematic"
                    width="600"
                  />
                </div>
                <ul>
                  <li>working on GPIO mapping</li>
                  <li>
                    4 pins can jumper to either exposed signals (2 I2C buses, or 1 I2C bus and 1
                    UART tx/rx), or straight to bus
                  </li>
                  <li>12 other pins can be configured between bus lines</li>
                </ul>
              </div>

              <div class="section">
                <strong>8:33 AM</strong>
                <div class="image-section">
                  <img
                    src="Team/journal/img - member1/week5/sch08.png"
                    alt="schematic overview"
                    width="600"
                  />
                </div>
                <p>initial schematic without external connectors</p>
                <p>things to review:</p>
                <ul>
                  <li>
                    check NCP1117 handling in the case where the 3V3 side isnt passive (situation
                    where USB is plugged in while entire device is under external [other] power
                    source..)
                  </li>
                  <li>
                    check edge board substrate thickness, pitch, etc.... is it easy to route? can we
                    fit the jumper vias with the current pitch? swap from DDR4?
                  </li>
                  <li>find proper JST connector for GPIO pins 0-3</li>
                </ul>
                <p>remarks:</p>
                <ul>
                  <li>
                    check errata... do we need bias on GPIO40-GPIO47 due to weak/faulty internal
                    tri-state?
                  </li>
                  <li>reel supply of RP2350A/B not reliable, look for options</li>
                  <li>
                    4.7u guidance assumes pin 32 is far away from voltage regulation... check this
                    assertion later
                  </li>
                  <li>consider making the 12 latter jumpers have copper trace defaults</li>
                  <li>cutting/scoring as an exception may be less annoying than jumping always</li>
                </ul>
              </div>

              <div class="section">
                <strong>9:14 AM</strong>
                <ul>
                  <li>digi key doesnt have footprint for the ZTE connector we were looking at</li>
                  <li>
                    might switch over to
                    <a
                      href="https://www.digikey.com/en/products/detail/amphenol-cs-fci/10145226-0241N13LF/10233356?utm_source=snapeda&utm_medium=aggregator&utm_campaign=buynow"
                      >this connector</a
                    >
                    b/c i really really cannot find these symbols and footprints
                  </li>
                </ul>
              </div>

              <div class="section">
                <strong>9:22 AM</strong>
                <ul>
                  <li>
                    DIMMs have a weird outline (for insertion/rocking reasons, whatever), but will
                    need to create the outline for this
                  </li>
                  <li>
                    likely easier to make a sketch in a CAD tool and import the generated DXF solve
                    into KiCAD for the final board outline later
                  </li>
                  <li>
                    remark: i thought there would ne 288 available signals on a DIMM, but it seems
                    only 77 are available? i guess some are doubled up
                  </li>
                  <li>
                    i've done the schematic generously (36 bus signals, 32 extended signals, 16
                    address signals, 8 data signals, totaling 92 signals). this might be too much
                    for the current connector choice
                  </li>
                  <li>
                    i really like DIMMs because they're locking connectors, if this isnt possible
                    we'll need to find another locking connector form factor
                  </li>
                </ul>
              </div>

              <div class="section">
                <strong>9:32 AM</strong>
                <ul>
                  <li>yeah like... i cant find documentation supporting the "77 pins" idea</li>
                  <li>maybe the symbol is just weird?</li>
                  <li>
                    remark: i need to find a symbol from another DDR4 DIMM connector to compare.
                    maybe molex's makes more sense
                  </li>
                </ul>
              </div>

              <div class="section">
                <p>i'm really happy with the work i've done so far with the schematic.</p>
                <p>
                  in terms of further work on this, i need to connect all the I/O nets to the
                  appropriate edge board connector (i may need to make a custom symbol for this)
                </p>
                <p>
                  i also need to figure out parts for our other connectors like the USB-C connector
                  and the JST connector for our UART functionality
                </p>
              </div>

              <div class="section">
                <h4>==== Mini-summary ====</h4>
                <p><strong>What did you work on?</strong></p>
                <p>
                  I made a good first pass on the schematic, setting up all the decoupling caps, the
                  voltage regulator support circuits, the QSPI flash, the I/O expanders, the USB-C
                  port, the development voltage regulator, and followed all their design
                  requirements.
                </p>

                <p><strong>How did you work on it?</strong></p>
                <p>
                  For working on the RP2350B, I referenced the
                  <a
                    href="https://datasheets.raspberrypi.com/rp2350/hardware-design-with-rp2350.pdf"
                    >Hardware design with RP2350 manual</a
                  >, and the
                  <a href="https://datasheets.raspberrypi.com/rp2350/rp2350-datasheet.pdf"
                    >RP2350 datasheet</a
                  >. I also heavily referenced the
                  <a href="https://datasheets.raspberrypi.com/rp2350/Minimal-KiCAD.zip"
                    >reference KiCAD design</a
                  >.
                </p>
                <p>
                  For setting up the pull-down CC lines on the USB port, I referenced the
                  <a
                    href="https://www.usb.org/sites/default/files/USB%20Type-C%20Spec%20R2.0%20-%20August%202019.pdf"
                    >USB-C specification</a
                  >.
                </p>
                <p>
                  For writing up of the MCP23017 I/O expanders, I referenced
                  <a href="https://ww1.microchip.com/downloads/en/devicedoc/20001952c.pdf"
                    >its datasheet</a
                  >.
                </p>

                <p>
                  <strong>What was the result and what did you learn from it?</strong>
                </p>
                <p>
                  The core of the schematic is done! I learned a lot about the specifics of
                  designing with the RP2350B, since I've only designed boards for the STM32F0 series
                  previously.
                </p>

                <p>
                  <strong>How did this contribute to the project progress?</strong>
                </p>
                <p>
                  This is a big step to getting the schematic completely finished! A good stepping
                  stone to that juicy PCB layout.
                </p>

                <p>
                  <strong>What are the next steps that must be taken?</strong>
                </p>
                <p>
                  I need to recheck all the remarks I made, the voltage regulators handling if the
                  other side isn't passive, recheck edge board constraints, find proper connectors
                  (for UART), check the GPIO40-47 errata, check the chip supply, check the 4.7u
                  capacitor placement guidance, try making the solder jumpers have defaults. I also
                  need to add connectors to the schematic, and I may need to make a custom symbol
                  for our edge connector.
                </p>
              </div>
            </div>
            <h4>
              <b>Entry 3: -----------------------------------------------------------------</b>
            </h4>
            <div class="entry-metadata">
              <p><b>Date:</b> February 10th, 2025</p>
              <p><b>Start Time:</b> 4:30 PM</p>
              <p><b>Duration:</b> 1.5 hours</p>
            </div>
            <div class="entry-content">
              <div class="section">
                <p>hi all, good evening</p>
                <p>im working on a schematic for our Card Board</p>
                <p>
                  this is because i want to confirm my priors that we actually have all of the
                  parts/pins we need
                </p>
                <p>
                  this should also allow us to make a PCB layout, which can help confirm sizing
                  (height) of the DIMMs
                </p>
                <p>
                  i dont want us to commit to buying an enclosure if it wouldnt be able to fit the
                  height of our DIMMs.
                </p>
              </div>
              <div class="section">
                <strong>5:09 PM</strong>
                <div class="image-section">
                  <img
                    src="Team/journal/img - member1/week5/dimmsketch.png"
                    alt="sketch of a DDR4 DIMM"
                    width="600"
                  />
                </div>
              </div>
              <div class="section">
                <ul>
                  <li>
                    ABM8-272-T3 (reference oscillator) and W25Q128JVS (reference QSPI flash) are
                    chosen
                  </li>
                </ul>
                <div class="image-section">
                  <img
                    src="Team/journal/img - member1/week5/gpiotable.png"
                    alt="screenshot of GPIO function table"
                    width="600"
                  />
                </div>
              </div>
              <div class="section">
                <ul>
                  <li>GPIO pins 0 and 1 are reserved for board specific functionality</li>
                  <li>
                    (above screenshot from Table 3 (Section 1.2.3) of the
                    <a href="https://datasheets.raspberrypi.com/rp2350/rp2350-datasheet.pdf"
                      >RP2350 datasheet</a
                    >)
                  </li>
                  <li>
                    notionally, if an MCP23017 (I2C) is populated on the board, then the 16 I/O
                    expander signals on the board are active
                  </li>
                  <li>
                    otherwise if a JST connector is populated, those two pins are connected to the
                    JST connector
                  </li>
                  <li>
                    this can determine of a board will use those pins for additional lanes (F3 on 0
                    and 1), or as a UART transceiver (F2 on 0 and 1)
                  </li>
                  <li>
                    providing this flexibility will reduce the total number of boards that will need
                    to be designed
                  </li>
                  <li>we are intending on keeping this number at 3 (front, backplane, card)</li>
                </ul>
              </div>
              <div class="section">
                <strong>5:23 PM</strong>
                <ul>
                  <li>
                    according to
                    <a href="https://www.jedec.org/sites/default/files/docs/MO-309E.pdf"
                      >JEDEC MO-309E</a
                    >, the nominal board thickness is 1.2 milimeters. it also has a bevy of other
                    details about the board outline. i'll use this when setting up the board outline
                    during PCB layout
                  </li>
                  <li>
                    for convenience, I've obtained a copy of the standard using my JEDEC account,
                    and shared it with my team members
                  </li>
                </ul>
              </div>
              <div class="section">
                <strong>5:41 PM</strong>
                <ul>
                  <li>for the 22 other pins im consider routing 20 of them into vias</li>
                  <li>
                    where you can either jumper them to the front or rear contact of the board
                  </li>
                  <li>
                    and for the last 2 pins to also have the design optionality to jumper those two
                    into a 2nd I/O expander for... reasons (let's call it prototype flexibility)
                  </li>
                  <li>
                    shouldnt be an issue with signalling but ill need to do some minimal modelling
                    at least
                  </li>
                </ul>
              </div>
              <div class="section">
                <strong>5:56 PM</strong>
                <ul>
                  <li>remark: how mountable are ddr4 dimm connectors?</li>
                  <li>
                    would choosing a connector with a higher pitch be nicer? we dont need 200+
                    connections
                  </li>
                </ul>
              </div>
              <div class="section">
                <p>
                  did some research on the part selection and some other additional design decisions
                  id need for the schematic. next step is to actually start putting the art down
                </p>
              </div>
              <div class="section">
                <h4>==== Mini-summary ====</h4>
                <p><strong>What did you work on?</strong></p>
                <p>
                  I made a sketch to get a rough idea of what size and layout I want the card PCB
                  DIMM to have. I made some part selections for our schematic, based on the
                  RP2350B's reference hardware design. Additionally, I also made some design
                  decisions, such as including solder jumpers, and allowing for a second I/O
                  expander to be populated, to increase our I/O flexibility, and allow for the same
                  board design to be used for different purposes.
                </p>
                <p><strong>How did you work on it?</strong></p>
                <p>
                  I referenced the
                  <a
                    href="https://datasheets.raspberrypi.com/rp2350/hardware-design-with-rp2350.pdf"
                    >Hardware design with RP2350 manual</a
                  >, the
                  <a href="https://datasheets.raspberrypi.com/rp2350/rp2350-datasheet.pdf"
                    >RP2350 datasheet</a
                  >
                  itself, and
                  <a href="https://www.jedec.org/sites/default/files/docs/MO-309E.pdf"
                    >JEDEC MO-309E</a
                  >
                  for details on DDR4 DIMMs.
                </p>
                <p>
                  <strong>What was the result and what did you learn from it?</strong>
                </p>
                <p>
                  I finalized some additional design decisions related to part selection and solder
                  jumpers, and learned about some specifics to hardware design with the RP2350B,
                  since I've only designed boards for the STM32F0 series previously.
                </p>
                <p>
                  <strong>How did this contribute to the project progress?</strong>
                </p>
                <p>
                  With this done, I pretty much have all the information I need to start laying out
                  the schematic uninterrupted.
                </p>
                <p>
                  <strong>What are the next steps that must be taken?</strong>
                </p>
                <p>
                  The very next step? Work on the schematic! finally! and i would love to get the
                  PCB layout, and at least some of the routing done soon.
                </p>
              </div>
            </div>
            <h4>
              <b>Entry 2: -----------------------------------------------------------------</b>
            </h4>
            <div class="entry-metadata">
              <p><b>Date:</b> February 10th, 2025</p>
              <p><b>Start Time:</b> 1:39 PM</p>
              <p><b>Duration:</b> 0.5 hours</p>
            </div>
            <div class="entry-content">
              <div class="section">
                <p>hi all, good afternoon</p>
                <p>
                  real quickly going to finish mapping out the pin allocations based on the work
                  already done
                </p>
                <p>
                  since we'd like to get the card schematics etc. done as soon as we can, i need to
                  finish this mapping as soon as possible
                </p>
                <p>
                  i'm laying out the final strategy ill be using to determine the pin count: 16
                  address pins, 8 data pins, up to 20 pins for timing critical bus control, and 4
                  pins for SPI control of a MCP23S17 I/O expander for U/I and non timing critical
                  pins
                </p>
              </div>
              <div class="section">
                <strong>1:58 PM</strong>
                <ul>
                  <li>switch to MCP23017 for SCL/SDA 2 pin</li>
                </ul>
              </div>
              <div class="section">
                <ul>
                  <li>A0-A15 (16 pins)</li>
                  <li>D0-D7 (8 pins)</li>
                  <li>XRDY (memory ready) (1 pin)</li>
                  <li>PWAIT (mem/IO wait) (1 pin)</li>
                  <li>PRDY (IO ready) (1 pin)</li>
                  <li>PINTE (interrupt enable) (1 pin)</li>
                  <li>~PINT (interrupt request) (1 pin)</li>
                  <li>SINTA (interrupt acknowledge) (1 pin)</li>
                  <li>~CLOCK (bus clock) (1 pin)</li>
                  <li>~PRESET (reset) (1 pin)</li>
                  <li>~PHOLD ("hold" bus control) (1 pin)</li>
                  <li>UNPROT (memory protection unprotect) (1 pin)</li>
                  <li>SM1 (first machine cycle of instruction flag) (1 pin)</li>
                  <li>SOUT (ouput IO cycle) (1 pin)</li>
                  <li>SINP (input IO cycle) (1 pin)</li>
                  <li>SMEMR (memory read strobe) (1 pin)</li>
                  <li>SHLTA (halt) (1 pin)</li>
                  <li>MWRT (memory write strobe) (1 pin)</li>
                  <li>~PWR (write strobe) (1 pin)</li>
                  <li>PDBIN (data bus in) (1 pin)</li>
                  <li>SWO (write-out) (1 pin)</li>
                  <li>SSTACK (stack operation) (1 pin)</li>
                  <li>~POC (clear state) (1 pin)</li>
                </ul>
              </div>
              <div class="section">
                <p>(I/O expander)</p>
                <ul>
                  <li>SCL (1 pin)</li>
                  <li>SDA (1 pin)</li>
                </ul>
              </div>
              <div class="section">
                <p>
                  this looks good. at least, it's flexible enough that i think we have the means to
                  go forward.
                </p>
                <p>looks like I can start to work on schematic and layout soon.</p>
              </div>
              <div class="section">
                <h4>==== Mini-summary ====</h4>
                <p><strong>What did you work on?</strong></p>
                <p>
                  I finalized work on our initial pin mappings (what specific function we assign to
                  each of the RP2350's 48 GPIO pins).
                </p>
                <p><strong>How did you work on it?</strong></p>
                <p>
                  I cross-referenced against older notes I made, and continued to make use of the
                  8800's
                  <a
                    href="https://vtda.org/docs/computing/MITS/MITS_Altair8800TheoryOperation_1975.pdf"
                    >Theory of Operation Manual</a
                  >.
                </p>
                <p>
                  <strong>What was the result and what did you learn from it?</strong>
                </p>
                <p>
                  All of our initial pin mappings are done, and now I have a clearer idea about
                  which processor status lines are critical for real time operation, and which
                  status lines are really only useful for the front panel.
                </p>
                <p>
                  <strong>How did this contribute to the project progress?</strong>
                </p>
                <p>
                  Now that the pin mapping are done, I can go forward and set up the schematic for
                  the card, which is the hardware design that I'd like to start with. Making the
                  schematic for the card will also help with the schematics of the front panel
                  board, which also needs a RP2350B chip.
                </p>
                <p>
                  <strong>What are the next steps that must be taken?</strong>
                </p>
                <p>
                  The very next step is to work on the schematic and PCB layout for the card board
                </p>
              </div>
            </div>

            <h4>
              <b>Entry 1: -----------------------------------------------------------------</b>
            </h4>
            <div class="entry-metadata">
              <p><b>Date:</b> February 8th, 2025</p>
              <p><b>Start Time:</b> 5:30 PM</p>
              <p><b>Duration:</b> 1.5 hours</p>
            </div>
            <div class="entry-content">
              <div class="section">
                <p>hi all, good evening</p>
                <p>just checking in for a short bit...</p>
                <p>
                  i'd like to get some additional work done on the pin mapping, for which pins we'd
                  actually want taking up PIO pins
                </p>
              </div>
              <div class="section">
                <strong>6:26 PM</strong>
                <ul>
                  <li>i went ahread and dropped all of the VI (vectored interrupt) lines</li>
                  <li>
                    it wasn't entirely clear to me whether these lines are ever actually used by the
                    CPU in the original Altair
                  </li>
                  <li>
                    cross referencing the original
                    <a
                      href="https://vtda.org/docs/computing/MITS/MITS_Altair8800TheoryOperation_1975.pdf"
                      >Theory of Operation Manual</a
                    >, I genuinely cannot find any mention of VI0 through VI7 in any of the
                    schematics, so I can only assume that it's the role of some sort of programmable
                    interrupt controller like the 8259A series
                  </li>
                </ul>
              </div>
              <div class="section">
                <strong>6:49 PM</strong>
                <ul>
                  <li>
                    remark: the 8259A is mentioned in the
                    <a
                      href="https://ia903200.us.archive.org/21/items/Mcs80_85FamilyUsersManual/mcs%208080%20%26%208085%20family%20users%20manual.pdf"
                      >Manual for MCS-80/MCS-85</a
                    >, which, from what I understand was a new branding scheme that intel used to
                    group all their existing microcomputer component portfolios together.
                  </li>
                  <li>
                    the MCS-80 descriptions on that manual are genuinely quite useful for timing/bus
                    information, and may serve as a good future reference.
                  </li>
                </ul>
              </div>
              <div class="section">
                <p>
                  goodbye all, going to set finish some final bus pin research work next time, and
                  then i can go forward on getting a bus layout done.
                </p>
              </div>
              <div class="section">
                <h4>==== Mini-summary ====</h4>
                <p><strong>What did you work on?</strong></p>
                <p>I did additional research on the pins that we need for the bus.</p>
                <p><strong>How did you work on it?</strong></p>
                <p>
                  I consulted with the Altair 8800's
                  <a
                    href="https://vtda.org/docs/computing/MITS/MITS_Altair8800TheoryOperation_1975.pdf"
                    >Theory of Operation Manual</a
                  >
                  and the intel
                  <a
                    href="https://ia903200.us.archive.org/21/items/Mcs80_85FamilyUsersManual/mcs%208080%20%26%208085%20family%20users%20manual.pdf"
                    >Manual for MCS-80/MCS-85</a
                  >.
                </p>
                <p>
                  <strong>What was the result and what did you learn from it?</strong>
                </p>
                <p>
                  We made some additional changes (like dropping the VI lines), and I learned about
                  the role of the 8259 in a more general MCS-80 system.
                </p>
                <p>
                  <strong>How did this contribute to the project progress?</strong>
                </p>
                <p>
                  In order to progress on creating the schematic for any of the boards, we need to
                  get our communication bus defined. This pin research helps finalize some of that.
                </p>
                <p>
                  <strong>What are the next steps that must be taken?</strong>
                </p>
                <p>
                  We need to finish up the initial bus pin mapping, such that we can get to the
                  schematic, and eventually PCB design.
                </p>
              </div>
            </div>
          </div>
          <div class="week-content">
            <h2 id="sec-week4">=============== Week 4: =================</h2>

            <h4>
              <b>Entry 1: -----------------------------------------------------------------</b>
            </h4>
            <div class="entry-metadata">
              <p><b>Date:</b> February 7th, 2025</p>
              <p><b>Start Time:</b> 11:00 PM</p>
              <p><b>Duration:</b> 1 hour</p>
            </div>
            <div class="entry-content">
              <div class="section">
                <ul>
                  <li>
                    Due to travel to IEEE ICSC 2025 starting on February 2nd to today at 10 PM, I
                    did not have time to work on the lab project, as I was preoccupied with the
                    conference
                  </li>
                  <li>
                    Checked with team on the specific things worked on this week. Specifically
                    interested in the hardware work with getting the Pico flashed
                  </li>
                </ul>
              </div>
            </div>
          </div>
          <div class="week-content">
            <h2 id="sec-week3">=============== Week 3: =================</h2>

            <h4>
              <b>Entry 6: -----------------------------------------------------------------</b>
            </h4>
            <div class="entry-metadata">
              <p><b>Date:</b> January 31st, 2025</p>
              <p><b>Start Time:</b> 10:16 AM</p>
              <p><b>Duration:</b> 0.5 hours</p>
            </div>
            <div class="entry-content">
              <div class="section">
                <ul>
                  <li>Checked with a TA to see the status of our stamp XL orders</li>
                  <li>
                    Realized that we did not order the other two stamp XLs+carrier boards +
                    flexypins
                  </li>
                  <li>
                    <a
                      href="https://service.purdue.edu/TDClient/32/Purdue/Requests/TicketRequests/TicketDet.aspx?TicketID=37xHbf9FXhs_"
                      >new ticket link here</a
                    >
                  </li>
                  <li>Total for the additional parts 61.52 Euros</li>
                </ul>
              </div>
            </div>

            <h4>
              <b>Entry 5: -----------------------------------------------------------------</b>
            </h4>
            <div class="entry-metadata">
              <p><b>Date:</b> January 29th, 2025</p>
              <p><b>Start Time:</b> 9:56 AM</p>
              <p><b>Duration:</b> 4 hours</p>
            </div>
            <div class="entry-content">
              <div class="section">
                <ul>
                  <li>going to also mark whether a board requires a signal or not</li>
                  <li>
                    (this is mostly just for the sake of the front panel, I/O expander i realized we
                    definitely need for UI I/O)
                  </li>
                  <li>
                    also while looking into the front panel schematic, I realized that the front
                    panel did not have input lines to the address bus pins
                  </li>
                  <li>
                    instead, the altair panel dynamicall forces the 8080 to JMP to the correct pins
                  </li>
                  <li>
                    <a
                      href="https://retrocomputing.stackexchange.com/questions/12194/how-did-the-altair-8800-front-panel-load-the-program-counter"
                      >relevant stackexchange article</a
                    >
                  </li>
                </ul>
              </div>

              <div class="section">
                <p>
                  <strong>Continued work on pinmap, required for "tram" (our bus library)</strong>
                </p>
                <ul>
                  <li><code>P</code>: processor command/control signal</li>
                  <li><code>S</code>: processor status signal</li>
                  <li><code>~</code>: active low</li>
                </ul>
              </div>
              <div class="table-section">
                <div class="table-container">
                  <table>
                    <thead>
                      <tr>
                        <th>Original Pin</th>
                        <th>Name</th>
                        <th>Action</th>
                        <th>8080 Pin</th>
                        <th>CPU?</th>
                        <th>RAM?</th>
                        <th>UI?</th>
                        <th>PIO?</th>
                        <th>Note</th>
                      </tr>
                    </thead>
                    <tbody>
                      <tr>
                        <td></td>
                      </tr>
                      <tr>
                        <td></td>
                        <td>I/O Expander</td>
                        <td>NEW</td>
                        <td></td>
                        <td></td>
                        <td></td>
                        <td></td>
                        <td>2</td>
                        <td></td>
                      </tr>
                      <tr>
                        <td></td>
                        <td></td>
                        <td></td>
                        <td></td>
                        <td></td>
                        <td></td>
                        <td></td>
                        <td></td>
                        <td></td>
                      </tr>
                      <tr>
                        <td>1 +8v</td>
                        <td>+8 volts</td>
                        <td>DROP</td>
                        <td></td>
                        <td></td>
                        <td></td>
                        <td></td>
                        <td></td>
                        <td>3.3V unified</td>
                      </tr>
                      <tr>
                        <td>2 +16V</td>
                        <td>+6 volts</td>
                        <td>DROP</td>
                        <td></td>
                        <td></td>
                        <td></td>
                        <td></td>
                        <td></td>
                        <td>3.3V unified</td>
                      </tr>
                      <tr>
                        <td>3 XRDY</td>
                        <td>External Ready</td>
                        <td>KEEP</td>
                        <td>23 READY</td>
                        <td></td>
                        <td></td>
                        <td></td>
                        <td>1</td>
                        <td>Memory RDY</td>
                      </tr>
                      <tr>
                        <td>4 VI0</td>
                        <td>Vectored Interrupt Line #0</td>
                        <td>KEEP</td>
                        <td>14 INT</td>
                        <td></td>
                        <td></td>
                        <td></td>
                        <td>1/8</td>
                        <td>OR logic to 14</td>
                      </tr>
                      <tr>
                        <td>5 VI1</td>
                        <td>Vectored Interrupt Line #1</td>
                        <td>KEEP</td>
                        <td>14 INT</td>
                        <td></td>
                        <td></td>
                        <td></td>
                        <td>1/8</td>
                        <td>OR logic to 14</td>
                      </tr>
                      <tr>
                        <td>6 VI2</td>
                        <td>Vectored Interrupt Line #2</td>
                        <td>KEEP</td>
                        <td>14 INT</td>
                        <td></td>
                        <td></td>
                        <td></td>
                        <td>1/8</td>
                        <td>OR logic to 14</td>
                      </tr>
                      <tr>
                        <td>7 VI3</td>
                        <td>Vectored Interrupt Line #3</td>
                        <td>KEEP</td>
                        <td>14 INT</td>
                        <td></td>
                        <td></td>
                        <td></td>
                        <td>1/8</td>
                        <td>OR logic to 14</td>
                      </tr>
                      <tr>
                        <td>8 VI4</td>
                        <td>Vectored Interrupt Line #4</td>
                        <td>KEEP</td>
                        <td>14 INT</td>
                        <td></td>
                        <td></td>
                        <td></td>
                        <td>1/8</td>
                        <td>OR logic to 14</td>
                      </tr>
                      <tr>
                        <td>9 VI5</td>
                        <td>Vectored Interrupt Line #5</td>
                        <td>KEEP</td>
                        <td>14 INT</td>
                        <td></td>
                        <td></td>
                        <td></td>
                        <td>1/8</td>
                        <td>OR logic to 14</td>
                      </tr>
                      <tr>
                        <td>10 VI6</td>
                        <td>Vectored Interrupt Line #6</td>
                        <td>KEEP</td>
                        <td>14 INT</td>
                        <td></td>
                        <td></td>
                        <td></td>
                        <td>1/8</td>
                        <td>OR logic to 14</td>
                      </tr>
                      <tr>
                        <td>11 VI7</td>
                        <td>Vectored Interrupt Line #7</td>
                        <td>KEEP</td>
                        <td>14 INT</td>
                        <td></td>
                        <td></td>
                        <td></td>
                        <td>1/8</td>
                        <td>OR logic to 14</td>
                      </tr>
                      <tr>
                        <td>...</td>
                        <td></td>
                        <td></td>
                        <td></td>
                        <td></td>
                        <td></td>
                        <td></td>
                        <td></td>
                        <td></td>
                      </tr>
                      <tr>
                        <td>18 ~STA DSB</td>
                        <td>~STATUS DISABLE</td>
                        <td>DROP?</td>
                        <td></td>
                        <td></td>
                        <td></td>
                        <td></td>
                        <td></td>
                        <td>Multi-master</td>
                      </tr>
                      <tr>
                        <td>19 ~C/C DSB</td>
                        <td>~COMMAND/CONTROL DISABLE</td>
                        <td>DROP?</td>
                        <td></td>
                        <td></td>
                        <td></td>
                        <td></td>
                        <td></td>
                        <td>Multi-master</td>
                      </tr>
                      <tr>
                        <td>20 UNPROT</td>
                        <td>UNPROTECT</td>
                        <td>KEEP</td>
                        <td></td>
                        <td></td>
                        <td></td>
                        <td></td>
                        <td></td>
                        <td></td>
                      </tr>
                      <tr>
                        <td>21 SS</td>
                        <td>SINGLE STEP</td>
                        <td>KEEP</td>
                        <td></td>
                        <td></td>
                        <td></td>
                        <td>I/_</td>
                        <td></td>
                        <td></td>
                      </tr>
                      <tr>
                        <td>22 ~ADD DSB</td>
                        <td>~ADDRESS DISABLE</td>
                        <td>DROP?</td>
                        <td></td>
                        <td></td>
                        <td></td>
                        <td></td>
                        <td></td>
                        <td>Multi-master</td>
                      </tr>
                      <tr>
                        <td>23 ~DO DSB</td>
                        <td>~DATA OUT DISABLE</td>
                        <td>DROP?</td>
                        <td></td>
                        <td></td>
                        <td></td>
                        <td></td>
                        <td></td>
                        <td>Multi-master</td>
                      </tr>
                      <tr>
                        <td>24 2</td>
                        <td>Phase 2 Clock</td>
                        <td>DROP</td>
                        <td>15 2</td>
                        <td></td>
                        <td></td>
                        <td></td>
                        <td></td>
                        <td>Not NMOS</td>
                      </tr>
                      <tr>
                        <td>25 1</td>
                        <td>Phase 1 Clock</td>
                        <td>DROP</td>
                        <td>22 1</td>
                        <td></td>
                        <td></td>
                        <td></td>
                        <td></td>
                        <td>Not NMOS</td>
                      </tr>
                      <tr>
                        <td>26 PHLDA</td>
                        <td>Hold Acknowledge</td>
                        <td>KEEP</td>
                        <td>21 HLDA</td>
                        <td></td>
                        <td></td>
                        <td>_/O</td>
                        <td>1</td>
                        <td></td>
                      </tr>
                      <tr>
                        <td>27 PWAIT</td>
                        <td>WAIT</td>
                        <td>KEEP</td>
                        <td>24 WAIT</td>
                        <td></td>
                        <td></td>
                        <td>_/O</td>
                        <td>1</td>
                        <td></td>
                      </tr>
                      <tr>
                        <td>28 PINTE</td>
                        <td>INTERRUPT ENABLE</td>
                        <td>KEEP</td>
                        <td>16 INTE</td>
                        <td></td>
                        <td></td>
                        <td>_/O</td>
                        <td>1</td>
                        <td></td>
                      </tr>
                      <tr>
                        <td>29 A5</td>
                        <td>Address Line #5</td>
                        <td>KEEP</td>
                        <td>31 A5</td>
                        <td></td>
                        <td></td>
                        <td>_/O</td>
                        <td>1</td>
                        <td>UI Passive</td>
                      </tr>
                      <tr>
                        <td>29 A4</td>
                        <td>Address Line #4</td>
                        <td>KEEP</td>
                        <td>30 A4</td>
                        <td></td>
                        <td></td>
                        <td>_/O</td>
                        <td>1</td>
                        <td>UI Passive</td>
                      </tr>
                      <tr>
                        <td>31 A3</td>
                        <td>Address Line #3</td>
                        <td>KEEP</td>
                        <td>29 A3</td>
                        <td></td>
                        <td></td>
                        <td>_/O</td>
                        <td>1</td>
                        <td>UI Passive</td>
                      </tr>
                      <tr>
                        <td>32 A15</td>
                        <td>Address Line #15</td>
                        <td>KEEP</td>
                        <td>36 A15</td>
                        <td></td>
                        <td></td>
                        <td>_/O</td>
                        <td>1</td>
                        <td>UI Passive</td>
                      </tr>
                      <tr>
                        <td>33 A12</td>
                        <td>Address Line #12</td>
                        <td>KEEP</td>
                        <td>37 A12</td>
                        <td></td>
                        <td></td>
                        <td>_/O</td>
                        <td>1</td>
                        <td>UI Passive</td>
                      </tr>
                      <tr>
                        <td>34 A9</td>
                        <td>Address Line #9</td>
                        <td>KEEP</td>
                        <td>35 A9</td>
                        <td></td>
                        <td></td>
                        <td>_/O</td>
                        <td>1</td>
                        <td>UI Passive</td>
                      </tr>
                      <tr>
                        <td>35 DO1</td>
                        <td>Data Out Line #1</td>
                        <td>KEEP</td>
                        <td>9 D1</td>
                        <td></td>
                        <td></td>
                        <td>I/O</td>
                        <td>1</td>
                        <td>Bi-directional</td>
                      </tr>
                      <tr>
                        <td>36 DO0</td>
                        <td>Data Out Line #0</td>
                        <td>KEEP</td>
                        <td>10 D0</td>
                        <td></td>
                        <td></td>
                        <td>I/O</td>
                        <td>1</td>
                        <td>Bi-directional</td>
                      </tr>
                      <tr>
                        <td>37 A10</td>
                        <td>Address Line #10</td>
                        <td>KEEP</td>
                        <td>1 D10</td>
                        <td></td>
                        <td></td>
                        <td>_/O</td>
                        <td>1</td>
                        <td>UI Passive</td>
                      </tr>
                      <tr>
                        <td>38 DO4</td>
                        <td>Data Out Line #4</td>
                        <td>KEEP</td>
                        <td>3 D4</td>
                        <td></td>
                        <td></td>
                        <td>I/O</td>
                        <td>1</td>
                        <td>Bi-directional</td>
                      </tr>
                      <tr>
                        <td>39 DO5</td>
                        <td>Data Out Line #5</td>
                        <td>KEEP</td>
                        <td>4 D5</td>
                        <td></td>
                        <td></td>
                        <td>I/O</td>
                        <td>1</td>
                        <td>Bi-directional</td>
                      </tr>
                      <tr>
                        <td>40 DO6</td>
                        <td>Data Out Line #6</td>
                        <td>KEEP</td>
                        <td>5 D6</td>
                        <td></td>
                        <td></td>
                        <td>I/O</td>
                        <td>1</td>
                        <td>Bi-directional</td>
                      </tr>
                      <tr>
                        <td>41 DI2</td>
                        <td>Data In Line #2</td>
                        <td>DROP</td>
                        <td>8 D2</td>
                        <td></td>
                        <td></td>
                        <td></td>
                        <td></td>
                        <td>Force tri-state</td>
                      </tr>
                      <tr>
                        <td>42 DI3</td>
                        <td>Data In Line #3</td>
                        <td>DROP</td>
                        <td>7 D3</td>
                        <td></td>
                        <td></td>
                        <td></td>
                        <td></td>
                        <td>Force tri-state</td>
                      </tr>
                      <tr>
                        <td>43 DI7</td>
                        <td>Data In Line #7</td>
                        <td>DROP</td>
                        <td>6 D7</td>
                        <td></td>
                        <td></td>
                        <td></td>
                        <td></td>
                        <td>Force tri-state</td>
                      </tr>
                      <tr>
                        <td>44 SM1</td>
                        <td>M1</td>
                        <td></td>
                        <td></td>
                        <td></td>
                        <td></td>
                        <td>_/O</td>
                        <td></td>
                        <td></td>
                      </tr>
                      <tr>
                        <td>45 SOUT</td>
                        <td>OUT</td>
                        <td></td>
                        <td></td>
                        <td></td>
                        <td></td>
                        <td>_/O</td>
                        <td></td>
                        <td></td>
                      </tr>
                      <tr>
                        <td>46 SINP</td>
                        <td>INP</td>
                        <td></td>
                        <td></td>
                        <td></td>
                        <td></td>
                        <td>_/O</td>
                        <td></td>
                        <td></td>
                      </tr>
                      <tr>
                        <td>47 SMEMR</td>
                        <td>MEMR</td>
                        <td></td>
                        <td></td>
                        <td></td>
                        <td></td>
                        <td>_/O</td>
                        <td></td>
                        <td></td>
                      </tr>
                      <tr>
                        <td>48 SHLTA</td>
                        <td>HLTA</td>
                        <td></td>
                        <td></td>
                        <td></td>
                        <td></td>
                        <td>_/O</td>
                        <td></td>
                        <td></td>
                      </tr>
                      <tr>
                        <td>49 ~CLOCK</td>
                        <td>~CLOCK</td>
                        <td>KEEP</td>
                        <td></td>
                        <td></td>
                        <td></td>
                        <td></td>
                        <td>1</td>
                        <td>Alternate clock</td>
                      </tr>
                      <tr>
                        <td>50 GND</td>
                        <td>GROUND</td>
                        <td>KEEP</td>
                        <td>2 GND</td>
                        <td></td>
                        <td></td>
                        <td></td>
                        <td></td>
                        <td></td>
                      </tr>
                      <tr>
                        <td>51 +8V</td>
                        <td>+8 volts</td>
                        <td>DROP</td>
                        <td></td>
                        <td></td>
                        <td></td>
                        <td></td>
                        <td></td>
                        <td></td>
                      </tr>
                      <tr>
                        <td>52 -16V</td>
                        <td>-16 volts</td>
                        <td>DROP</td>
                        <td></td>
                        <td></td>
                        <td></td>
                        <td></td>
                        <td></td>
                        <td></td>
                      </tr>
                      <tr>
                        <td>53 ~SSW DSB</td>
                        <td>~SENSE SWITCH DISABLE</td>
                        <td></td>
                        <td></td>
                        <td></td>
                        <td></td>
                        <td>I/_</td>
                        <td></td>
                        <td></td>
                      </tr>
                      <tr>
                        <td>54 ~EXT CLR</td>
                        <td>~EXTERNAL CLEAR</td>
                        <td></td>
                        <td></td>
                        <td></td>
                        <td></td>
                        <td></td>
                        <td></td>
                        <td></td>
                      </tr>
                      <tr>
                        <td>...</td>
                        <td></td>
                        <td></td>
                        <td></td>
                        <td></td>
                        <td></td>
                        <td></td>
                        <td></td>
                        <td></td>
                      </tr>
                      <tr>
                        <td>68 MWRT</td>
                        <td>MEMORY WRITE</td>
                        <td></td>
                        <td></td>
                        <td></td>
                        <td></td>
                        <td>I/_</td>
                        <td></td>
                        <td></td>
                      </tr>
                      <tr>
                        <td>69 ~PS</td>
                        <td>~PROTECT STATUS</td>
                        <td></td>
                        <td></td>
                        <td></td>
                        <td></td>
                        <td>_/O</td>
                        <td></td>
                        <td></td>
                      </tr>
                      <tr>
                        <td>70 PROT</td>
                        <td>PROTECT</td>
                        <td></td>
                        <td></td>
                        <td></td>
                        <td></td>
                        <td></td>
                        <td></td>
                        <td></td>
                      </tr>
                      <tr>
                        <td>71 RUN</td>
                        <td>RUN</td>
                        <td></td>
                        <td></td>
                        <td></td>
                        <td></td>
                        <td>I/_</td>
                        <td></td>
                        <td></td>
                      </tr>
                      <tr>
                        <td>72 PRDY</td>
                        <td>READY</td>
                        <td>KEEP</td>
                        <td>23 READY</td>
                        <td></td>
                        <td></td>
                        <td>I/_</td>
                        <td>1</td>
                        <td>I/O RDY</td>
                      </tr>
                      <tr>
                        <td>73 ~PINT</td>
                        <td>~INTERRUPT REQUEST</td>
                        <td>KEEP</td>
                        <td></td>
                        <td></td>
                        <td></td>
                        <td></td>
                        <td></td>
                        <td>TODO, Check electrical config with VI lines</td>
                      </tr>
                      <tr>
                        <td>74 ~PHOLD</td>
                        <td>~HOLD</td>
                        <td>KEEP</td>
                        <td>13 HOLD</td>
                        <td></td>
                        <td></td>
                        <td></td>
                        <td>1</td>
                        <td></td>
                      </tr>
                      <tr>
                        <td>75 ~PRESET</td>
                        <td>~RESET</td>
                        <td>KEEP</td>
                        <td>12 RESET</td>
                        <td></td>
                        <td></td>
                        <td></td>
                        <td>1</td>
                        <td></td>
                      </tr>
                      <tr>
                        <td>76 PSYNC</td>
                        <td>SYNC</td>
                        <td>DROP</td>
                        <td>19 SYNC</td>
                        <td></td>
                        <td></td>
                        <td></td>
                        <td>1</td>
                        <td>No dual phase</td>
                      </tr>
                      <tr>
                        <td>77 ~PWR</td>
                        <td>~WRITE</td>
                        <td>KEEP</td>
                        <td>18 ~WR</td>
                        <td></td>
                        <td></td>
                        <td></td>
                        <td>1</td>
                        <td></td>
                      </tr>
                      <tr>
                        <td>78 PDBIN</td>
                        <td>DATA BUS IN</td>
                        <td>KEEP</td>
                        <td>17 DBIN</td>
                        <td></td>
                        <td></td>
                        <td></td>
                        <td>1</td>
                        <td></td>
                      </tr>
                      <tr>
                        <td>79 A0</td>
                        <td>Address Line #0</td>
                        <td>KEEP</td>
                        <td>25 A0</td>
                        <td></td>
                        <td></td>
                        <td>_/O</td>
                        <td>1</td>
                        <td>UI Passive</td>
                      </tr>
                      <tr>
                        <td>80 A1</td>
                        <td>Address Line #1</td>
                        <td>KEEP</td>
                        <td>26 A1</td>
                        <td></td>
                        <td></td>
                        <td>_/O</td>
                        <td>1</td>
                        <td>UI Passive</td>
                      </tr>
                      <tr>
                        <td>81 A2</td>
                        <td>Address Line #2</td>
                        <td>KEEP</td>
                        <td>27 A2</td>
                        <td></td>
                        <td></td>
                        <td>_/O</td>
                        <td>1</td>
                        <td>UI Passive</td>
                      </tr>
                      <tr>
                        <td>82 A6</td>
                        <td>Address Line #6</td>
                        <td>KEEP</td>
                        <td>32 A6</td>
                        <td></td>
                        <td></td>
                        <td>_/O</td>
                        <td>1</td>
                        <td>UI Passive</td>
                      </tr>
                      <tr>
                        <td>83 A7</td>
                        <td>Address Line #7</td>
                        <td>KEEP</td>
                        <td>33 A7</td>
                        <td></td>
                        <td></td>
                        <td>_/O</td>
                        <td>1</td>
                        <td>UI Passive</td>
                      </tr>
                      <tr>
                        <td>84 A8</td>
                        <td>Address Line #8</td>
                        <td>KEEP</td>
                        <td>34 A8</td>
                        <td></td>
                        <td></td>
                        <td>_/O</td>
                        <td>1</td>
                        <td>UI Passive</td>
                      </tr>
                      <tr>
                        <td>85 A13</td>
                        <td>Address Line #13</td>
                        <td>KEEP</td>
                        <td>38 A13</td>
                        <td></td>
                        <td></td>
                        <td>_/O</td>
                        <td>1</td>
                        <td>UI Passive</td>
                      </tr>
                      <tr>
                        <td>86 A14</td>
                        <td>Address Line #14</td>
                        <td>KEEP</td>
                        <td>39 A14</td>
                        <td></td>
                        <td></td>
                        <td>_/O</td>
                        <td>1</td>
                        <td>UI Passive</td>
                      </tr>
                      <tr>
                        <td>87 A11</td>
                        <td>Address Line #11</td>
                        <td>KEEP</td>
                        <td>40 A11</td>
                        <td></td>
                        <td></td>
                        <td>_/O</td>
                        <td>1</td>
                        <td>UI Passive</td>
                      </tr>
                      <tr>
                        <td>88 DO2</td>
                        <td>Data out Line #2</td>
                        <td>KEEP</td>
                        <td>8 D2</td>
                        <td></td>
                        <td></td>
                        <td>I/O</td>
                        <td>1</td>
                        <td>Bi-directional</td>
                      </tr>
                      <tr>
                        <td>89 DO3</td>
                        <td>Data out Line #3</td>
                        <td>KEEP</td>
                        <td>7 D3</td>
                        <td></td>
                        <td></td>
                        <td>I/O</td>
                        <td>1</td>
                        <td>Bi-directional</td>
                      </tr>
                      <tr>
                        <td>90 DO7</td>
                        <td>Data out Line #7</td>
                        <td>KEEP</td>
                        <td>6 D7</td>
                        <td></td>
                        <td></td>
                        <td>I/O</td>
                        <td>1</td>
                        <td>Bi-directional</td>
                      </tr>
                      <tr>
                        <td>91 DI4</td>
                        <td>Data In Line #4</td>
                        <td>DROP</td>
                        <td>3 D3</td>
                        <td></td>
                        <td></td>
                        <td></td>
                        <td></td>
                        <td>Force tri-state</td>
                      </tr>
                      <tr>
                        <td>92 DI5</td>
                        <td>Data In Line #5</td>
                        <td>DROP</td>
                        <td>4 D5</td>
                        <td></td>
                        <td></td>
                        <td></td>
                        <td></td>
                        <td>Force tri-state</td>
                      </tr>
                      <tr>
                        <td>93 DI6</td>
                        <td>Data In Line #6</td>
                        <td>DROP</td>
                        <td>5 D6</td>
                        <td></td>
                        <td></td>
                        <td></td>
                        <td></td>
                        <td>Force tri-state</td>
                      </tr>
                      <tr>
                        <td>94 DI1</td>
                        <td>Data In Line #1</td>
                        <td>DROP</td>
                        <td>9 D1</td>
                        <td></td>
                        <td></td>
                        <td></td>
                        <td></td>
                        <td>Force tri-state</td>
                      </tr>
                      <tr>
                        <td>95 DI0</td>
                        <td>Data In Line #0</td>
                        <td>DROP</td>
                        <td>10 D0</td>
                        <td></td>
                        <td></td>
                        <td></td>
                        <td></td>
                        <td>Force tri-state</td>
                      </tr>
                      <tr>
                        <td>96 SINTA</td>
                        <td>INTA</td>
                        <td>KEEP</td>
                        <td></td>
                        <td></td>
                        <td></td>
                        <td>_/O</td>
                        <td></td>
                        <td></td>
                      </tr>
                      <tr>
                        <td>97 SWO</td>
                        <td>WO</td>
                        <td>KEEP</td>
                        <td></td>
                        <td></td>
                        <td></td>
                        <td>_/O</td>
                        <td></td>
                        <td></td>
                      </tr>
                      <tr>
                        <td>98 SSTACK</td>
                        <td>STACK</td>
                        <td>KEEP</td>
                        <td></td>
                        <td></td>
                        <td></td>
                        <td>_/O</td>
                        <td></td>
                        <td></td>
                      </tr>
                      <tr>
                        <td>99 ~POC</td>
                        <td>Power-On Clear</td>
                        <td>KEEP</td>
                        <td></td>
                        <td></td>
                        <td></td>
                        <td></td>
                        <td></td>
                        <td></td>
                      </tr>
                      <tr>
                        <td>100 GND</td>
                        <td>GROUND</td>
                        <td>KEEP</td>
                        <td>2 GND</td>
                        <td></td>
                        <td></td>
                        <td></td>
                        <td></td>
                        <td></td>
                      </tr>
                    </tbody>
                  </table>
                </div>
              </div>
            </div>

            <h4>
              <b>Entry 4: -----------------------------------------------------------------</b>
            </h4>
            <div class="entry-metadata">
              <p><b>Date:</b> January 28nd, 2025</p>
              <p><b>Start Time:</b> 3:02 PM</p>
              <p><b>Duration:</b> 2 hours</p>
            </div>
            <div class="entry-content">
              <div class="section">
                <ul>
                  <li>
                    Setsuna recommended looking into tri-state buffers or GPIO expanders to offload
                    the functionality of certain pins
                  </li>
                  <li>Maybe can fulfill some 8212 logic? Or add back multimaster support</li>
                  <li>
                    GPIO expanders might be useful for less time critical signals... check those
                    (RESET?? certain S lines? P lines?)
                  </li>
                  <li>MCP23017/MCP23S17 for I2C line config?</li>
                  <li>I think most front panel signals have the fewest issues with this</li>
                  <li>Just need to make sure that those lines will not be used by e.g. memory</li>
                  <li>
                    Remark: Need to figure out the bus timing information + reset control timing
                    information (this will also be useful during A3, we need a state machine diagram
                    for different parts of the timing cycle [each different piece of software])
                  </li>
                  <li>
                    Alternative, use the SPI flavor, and use two of these to free up address/data
                    lines
                  </li>
                  <li>
                    Notably... 10 MHz 1-bit SPI cannot keep up with 2 MHz 16-bit parallel bus I
                    don't think... timing information investigation should help determine good fit
                  </li>
                </ul>
              </div>
            </div>
            <h4>
              <b>Entry 3: -----------------------------------------------------------------</b>
            </h4>
            <div class="entry-metadata">
              <p><b>Date:</b> January 27nd, 2025</p>
              <p><b>Start Time:</b> 9:05 PM</p>
              <p><b>Duration:</b> 0.5 hours</p>
            </div>
            <div class="entry-content">
              <div class="section">
                <ul>
                  <li>
                    Notes for Wednesday: Figure out the last features to cut (protection lines?)
                    then set up notional 2350B package pin mappings (we want some sort of remaining
                    serial support + USB for programming... are we at a limit?)
                  </li>
                  <li>
                    Two options: Drop more lines, explore physical jumper setting of modes, or
                    delegate some derived signals to external circuitry
                  </li>
                  <li>
                    Random musing: WordStar I think has a version that ran on CP/M before getting
                    DOS support
                  </li>
                  <li>
                    Might be worth seeing, if we ever get CP/M running, if WordStar would be
                    executable
                  </li>
                </ul>
              </div>
            </div>
            <h4>
              <b>Entry 2: -----------------------------------------------------------------</b>
            </h4>
            <div class="entry-metadata">
              <p><b>Date:</b> January 27nd, 2025</p>
              <p><b>Start Time:</b> 3:03 PM</p>
              <p><b>Duration:</b> 3 hours</p>
            </div>
            <div class="entry-content">
              <div class="section">
                <p>
                  Big fan on how MITS defines 8 separate "Vectored Interrupt Control Lines" and then
                  proceeds to OR them all together into the 8080's one interrupt control pin
                </p>
                <p>
                  Remark: The real vectored interrupt priority was the DIP switches we put on the
                  peripherals along the way
                </p>
                <p>
                  I've been putting together a table of "Altair bus" pins referenced from the
                  <a
                    href="https://vtda.org/docs/computing/MITS/MITS_Altair8800TheoryOperation_1975.pdf"
                    >Theory of Operation Manual</a
                  >
                </p>
                <p>
                  Cross referenced signals against the
                  <a
                    href="https://en.wikipedia.org/wiki/Intel_8080#/media/File:Intel_8080_Microprocessor.png"
                    >8080 Chip's pinout</a
                  >
                </p>
                <p>Current state of the document:</p>
              </div>
              <div class="table-section">
                <div class="table-container">
                  <pre>
                    - `P`: processor command/control signal
                    - `S`: processor status signal
                    - `~`: active low
                    ```
                    | Original Pin   | Name                       | Action    | 8080 Pin | PIO? | Note
                    |----------------|----------------------------|-----------|----------|------|
                    | 1   +8v        | +8 volts                   | DROP      |          |      | 3.3V unified
                    | 2   +16V       | +6 volts                   | DROP      |          |      | 3.3V unified
                    | 3   XRDY       | External Ready             | KEEP      | 23 READY | 1    | Memory RDY
                    | 4   VI0        | Vectored Interrupt Line #0 | KEEP      | 14 INT   | 1/8  | OR logic to 14
                    | 5   VI1        | Vectored Interrupt Line #1 | KEEP      | 14 INT   | 1/8  | OR logic to 14
                    | 6   VI2        | Vectored Interrupt Line #2 | KEEP      | 14 INT   | 1/8  | OR logic to 14
                    | 7   VI3        | Vectored Interrupt Line #3 | KEEP      | 14 INT   | 1/8  | OR logic to 14
                    | 8   VI4        | Vectored Interrupt Line #4 | KEEP      | 14 INT   | 1/8  | OR logic to 14
                    | 9   VI5        | Vectored Interrupt Line #5 | KEEP      | 14 INT   | 1/8  | OR logic to 14
                    | 10  VI6        | Vectored Interrupt Line #6 | KEEP      | 14 INT   | 1/8  | OR logic to 14
                    | 11  VI7        | Vectored Interrupt Line #7 | KEEP      | 14 INT   | 1/8  | OR logic to 14
                    | ...            |                            |           |          |      |
                    | 18  ~STA DSB   | ~STATUS DISABLE            | DROP?     |          |      | Multi-master
                    | 19  ~C/C DSB   | ~COMMAND/CONTROL DISABLE   | DROP?     |          |      | Multi-master
                    | 20  UNPROT     | UNPROTECT                  | KEEP
                    | 21  SS         | SINGLE STEP                | KEEP
                    | 22  ~ADD DSB   | ~ADDRESS DISABLE           | DROP?     |          |      | Multi-master
                    | 23  ~DO DSB    | ~DATA OUT DISABLE          | DROP?     |          |      | Multi-master
                    | 24  2         | Phase 2 Clock              | DROP      | 15 2    |      | Not NMOS
                    | 25  1         | Phase 1 Clock              | DROP      | 22 1    |      | Not NMOS
                    | 26  PHLDA      | Hold Acknowledge           | KEEP      | 21 HLDA  | 1    |
                    | 27  PWAIT      | WAIT                       | KEEP      | 24 WAIT  | 1    |
                    | 28  PINTE      | INTERRUPT ENABLE           | KEEP      | 16 INTE  | 1    |
                    | 29  A5         | Address Line #5            | KEEP      | 31 A5    | 1    |
                    | 29  A4         | Address Line #4            | KEEP      | 30 A4    | 1    |
                    | 31  A3         | Address Line #3            | KEEP      | 29 A3    | 1    |
                    | 32  A15        | Address Line #15           | KEEP      | 36 A15   | 1    |
                    | 33  A12        | Address Line #12           | KEEP      | 37 A12   | 1    |
                    | 34  A9         | Address Line #9            | KEEP      | 35 A9    | 1    |
                    | 35  DO1        | Data Out Line #1           | KEEP      |  9 D1    | 1    | Bi-directional
                    | 36  DO0        | Data Out Line #0           | KEEP      | 10 D0    | 1    | Bi-directional
                    | 37  A10        | Address Line #10           | KEEP      |  1 D10   | 1    |
                    | 38  DO4        | Data Out Line #4           | KEEP      |  3 D4    | 1    | Bi-directional
                    | 39  DO5        | Data Out Line #5           | KEEP      |  4 D5    | 1    | Bi-directional
                    | 40  DO6        | Data Out Line #6           | KEEP      |  5 D6    | 1    | Bi-directional
                    | 41  DI2        | Data In Line #2            | DROP      |  8 D2    |      | Force tri-state
                    | 42  DI3        | Data In Line #3            | DROP      |  7 D3    |      | Force tri-state
                    | 43  DI7        | Data In Line #7            | DROP      |  6 D7    |      | Force tri-state
                    | 44  SM1        | M1                         | 
                    | 45  SOUT       | OUT                        | 
                    | 46  SINP       | INP                        | 
                    | 47  SMEMR      | MEMR                       | 
                    | 48  SHLTA      | HLTA                       | 
                    | 49  ~CLOCK     | ~CLOCK                     | KEEP      |          | 1    | Alternate clock
                    | 50  GND        | GROUND                     | KEEP      | 2 GND    |      |
                    | 51  +8V        | +8 volts                   | DROP
                    | 52  -16V       | -16 volts                  | DROP
                    | 53  ~SSW DSB   | ~SENSE SWITCH DISABLE      | 
                    | 54  ~EXT CLR   | ~EXTERNAL CLEAR            | 
                    | ...            |                            | 
                    | 68  MWRT       | MEMORY WRITE               | 
                    | 69  ~PS        | ~PROTECT STATUS            | 
                    | 70  PROT       | PROTECT                    | 
                    | 71  RUN        | RUN                        | 
                    | 72  PRDY       | READY                      | KEEP      | 23 READY | 1    | I/O RDY
                    | 73  ~PINT      | ~INTERRUPT REQUEST         | KEEP # TODO, Check electrical config with VI lines
                    | 74  ~PHOLD     | ~HOLD                      | KEEP      | 13 HOLD  | 1    |
                    | 75  ~PRESET    | ~RESET                     | KEEP      | 12 RESET | 1    |
                    | 76  PSYNC      | SYNC                       | KEEP      | 19 SYNC  | 1    |
                    | 77  ~PWR       | ~WRITE                     | KEEP      | 18 ~WR   | 1    |
                    | 78  PDBIN      | DATA BUS IN                | KEEP      | 17 DBIN  | 1    |
                    | 79  A0         | Address Line #0            | KEEP      | 25 A0    | 1    |
                    | 80  A1         | Address Line #1            | KEEP      | 26 A1    | 1    |
                    | 81  A2         | Address Line #2            | KEEP      | 27 A2    | 1    |
                    | 82  A6         | Address Line #6            | KEEP      | 32 A6    | 1    |
                    | 83  A7         | Address Line #7            | KEEP      | 33 A7    | 1    |
                    | 84  A8         | Address Line #8            | KEEP      | 34 A8    | 1    |
                    | 85  A13        | Address Line #13           | KEEP      | 38 A13   | 1    |
                    | 86  A14        | Address Line #14           | KEEP      | 39 A14   | 1    |
                    | 87  A11        | Address Line #11           | KEEP      | 40 A11   | 1    |
                    | 88  DO2        | Data out Line #2           | KEEP      |  8 D2    | 1    | Bi-directional
                    | 89  DO3        | Data out Line #3           | KEEP      |  7 D3    | 1    | Bi-directional
                    | 90  DO7        | Data out Line #7           | KEEP      |  6 D7    | 1    | Bi-directional
                    | 91  DI4        | Data In Line #4            | DROP      |  3 D3    |      | Force tri-state
                    | 92  DI5        | Data In Line #5            | DROP      |  4 D5    |      | Force tri-state
                    | 93  DI6        | Data In Line #6            | DROP      |  5 D6    |      | Force tri-state
                    | 94  DI1        | Data In Line #1            | DROP      |  9 D1    |      | Force tri-state
                    | 95  DI0        | Data In Line #0            | DROP      | 10 D0    |      | Force tri-state
                    | 96  SINTA      | INTA                       | KEEP
                    | 97  SWO        | WO                         | KEEP
                    | 98  SSTACK     | STACK                      | KEEP
                    | 99  ~POC       | Power-On Clear             | KEEP
                    | 100 GND        | GROUND                     | KEEP      | 2 GND    |      |
                </pre
                  >
                  <div class="table-caption">Pin mapping table for Altair bus implementation</div>
                </div>
              </div>
              <br />
              <div class="section">
                <ul>
                  <li>
                    the RP2350B has 48 GPIO pins available, with the current layout, we're using
                    37/48 GPIO pin allocations
                  </li>
                  <li>
                    have about 11 more signals to allocation (really iffy on whether we'll have
                    enough signals on the CPU card)
                  </li>
                  <li>most likely that we will not have mutli-master support, this is fine</li>
                  <li>NOTE, need an additional column of Intel 8212 I/O peripheral support pins</li>
                  <li>
                    i think the 8212 is mostly there to latch I/O signals (provided by from #D pins,
                    once) when starting I/O operations
                  </li>
                </ul>
              </div>
            </div>
            <h4>
              <b>Entry 1: -----------------------------------------------------------------</b>
            </h4>
            <div class="entry-metadata">
              <p><b>Date:</b> January 27nd, 2025</p>
              <p><b>Start Time:</b> 10:00 AM</p>
              <p><b>Duration:</b> 1 hour</p>
            </div>
            <div class="entry-content">
              <div class="section">
                <p>
                  Going to create a Github repo containing both a rust workspace and kicad project
                </p>
                <p>Starting work on "tram" (our bus library) using the pio library in rust</p>
                <p>
                  The library provides some macros like pio! that let us write inline PIO assembler
                </p>
              </div>
            </div>
          </div>

          <div class="week-content">
            <h2 id="sec-week2">=============== Week 2: =================</h2>

            <h4>
              <b>Entry 2: -----------------------------------------------------------------</b>
            </h4>
            <div class="entry-metadata">
              <p><b>Date:</b> January 24th, 2025</p>
              <p><b>Start Time:</b> 10:29 AM</p>
              <p><b>Duration:</b> 1 hour</p>
            </div>
            <div class="entry-content">
              <div class="section">
                <p>Revised PSDRs for A1 based on feedback</p>
                <p>Removed power design PSDR and enclosure hw interface PSDR</p>
              </div>
            </div>
            <h4>
              <b>Entry 1: -----------------------------------------------------------------</b>
            </h4>
            <div class="entry-metadata">
              <p><b>Date:</b> January 22nd, 2025</p>
              <p><b>Start Time:</b> 9:57 AM</p>
              <p><b>Duration:</b> 3 hours</p>
            </div>
            <div class="entry-content">
              <div class="section">
                <p>Finalized component acquisition list</p>
                <p>Created functional block diagram for system architecture</p>
                <p>Worked on A2 documentation</p>
              </div>
              <div class="image-section">
                <img
                  src="Team/journal/img - member1/week2/Functional Block Description.drawio.png"
                  alt="functional block diagram"
                  width="600"
                />
              </div>
            </div>
          </div>

          <div class="week-content">
            <h2 id="sec-week1">=============== Week 1: =================</h2>

            <h4>
              <b>Entry 4: -----------------------------------------------------------------</b>
            </h4>
            <div class="entry-metadata">
              <p><b>Date:</b> January 17th, 2025</p>
              <p><b>Start Time:</b> 10:13 AM</p>
              <p><b>Duration:</b> 2 hours</p>
            </div>
            <div class="entry-content">
              <div class="section">
                <p>Reviewed enclosure design options</p>
                <p>Worked on A1 document draft</p>
              </div>
            </div>

            <h4>
              <b>Entry 3: -----------------------------------------------------------------</b>
            </h4>
            <div class="entry-metadata">
              <p><b>Date:</b> January 16th, 2025</p>
              <p><b>Start Time:</b> 3:13 PM</p>
              <p><b>Duration:</b> 1 hour</p>
            </div>
            <div class="entry-content">
              <div class="section">
                <p>Evaluated Takachi Electronics Enclosure options (AWA, AWN, AWP series)</p>
                <p>Considered Misumi's 5-day shipping option for enclosures</p>
              </div>
            </div>

            <h4>
              <b>Entry 2: -----------------------------------------------------------------</b>
            </h4>
            <div class="entry-metadata">
              <p><b>Date:</b> January 16th, 2025</p>
              <p><b>Start Time:</b> 1:06 PM</p>
              <p><b>Duration:</b> 2 hours</p>
            </div>
            <div class="entry-content">
              <div class="section">
                <ul>
                  <li>Evaluated RP2350 package options (QFN-60 vs QFN-80)</li>
                  <li>Identified RP2350 Stamp XL as potential dev board solution</li>
                  <li>Reviewed Stamp XL documentation and specifications</li>
                  <li>Reviewed Stamp XL carrier board specifications</li>
                  <li>Determined carrier board compatibility with various shields</li>
                  <li>Recommended purchasing Stamp XL carrier boards for development</li>
                  <li>Planned bench top hardware and prototyping board setup</li>
                </ul>
              </div>
            </div>

            <h4>
              <b>Entry 1: -----------------------------------------------------------------</b>
            </h4>
            <div class="entry-metadata">
              <p><b>Date:</b> January 15th, 2025</p>
              <p><b>Start Time:</b> 9:30 AM</p>
              <p><b>Duration:</b> 4 hours</p>
            </div>
            <div class="entry-content">
              <div class="section">
                <ul>
                  <li>
                    Discussed 8080 bus implementation requirements:
                    <ul>
                      <li>Front panel needs to support single-stepping and clock attachment</li>
                      <li>
                        CPU card needs to handle program counter, instructions, and bus access
                      </li>
                      <li>RAM card needs proper address space handling</li>
                    </ul>
                  </li>
                  <li>Researched RP2350 microcontroller capabilities for 8080 emulation</li>
                  <li>
                    Verified PIO peripheral support for 8080 parallel bus (section 1.11 of the
                    datasheet)
                  </li>
                  <li>Confirmed RP2350 PIO block can interface with 48 GPIO pins</li>
                  <li>Reviewed PIO examples for clocked input and parallel bus implementation</li>
                  <li>
                    Designed front panel aesthetics using black solder mask and white silkscreen
                  </li>
                  <li>Created custom "" mark using exposed mask technique</li>
                </ul>
              </div>
              <div class="image-section">
                <img
                  src="Team/journal/img - member1/week1/boardcassiopeiae.png"
                  alt="black pcb with design"
                  width="600"
                />
              </div>
            </div>
          </div>

          <div class="week-content">
            <h2 id="sec-prior">=============== PRIOR: =================</h2>

            <h4>
              <b>Entry 2: -----------------------------------------------------------------</b>
            </h4>
            <div class="entry-metadata">
              <p><b>Date:</b> November 12th, 2024</p>
              <p><b>Start Time:</b> 2:11 PM</p>
              <p><b>Duration:</b> 1 hour</p>
            </div>
            <div class="entry-content">
              <div class="section">
                <ul>
                  <li>Created design doodles for front panel layout</li>
                  <li>Re-evaluated front-mounted switches as viable alternative</li>
                </ul>
              </div>
              <div class="image-section">
                <img
                  src="Team/journal/img - member1/prior/20241112_141034.jpg"
                  alt="doodle"
                  width="600"
                />
              </div>
            </div>

            <h4>
              <b>Entry 1: -----------------------------------------------------------------</b>
            </h4>
            <div class="entry-metadata">
              <p><b>Date:</b> November 11th, 2024</p>
              <p><b>Start Time:</b> 6:57 PM</p>
              <p><b>Duration:</b> 4.5 hours</p>
            </div>
            <div class="entry-content">
              <div class="section">
                <ul>
                  <li>
                    Researched aluminum enclosures for electronic components on
                    <a
                      href="https://www.alibaba.com/product-detail/83-120-155mm-Aluminum-Electronic-Enclosures_1601184393467.html"
                      >Alibaba</a
                    >
                  </li>
                  <li>
                    Found 83*120*155mm Aluminum Electronic Enclosures Case suitable for project
                  </li>
                  <li>
                    Discussed reverse-mounted SMT LED devices and tactile switches for front panel
                    design
                  </li>
                  <li>
                    Explored options for reverse-mounted slide switches, considering custom SLA
                    printed switch caps as alternative
                  </li>
                </ul>
              </div>
            </div>
          </div>

          <!-- Instantiate global footer. Any changes to the footer should be made through the top-level file "footer.html" -->
          <div id="footer"></div>
        </div>
      </div>
    </div>

    <!--JS-->
    <script src="js/jquery.js"></script>
    <script src="js/jquery-migrate-1.1.1.js"></script>

    <script type="text/javascript">
      $(document).ready(function () {
        $("#header").load("header.html");
        $("#menu").load("navbar.html");
        $("#footer").load("footer.html");
      });
    </script>
  </body>
</html>
