// Seed: 1471533184
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  inout wire id_1;
  assign id_1 = id_2;
endmodule
module module_1 (
    input tri0  id_0,
    input wire  id_1,
    input tri   id_2,
    input wand  id_3,
    input tri0  id_4,
    input uwire id_5
);
  always id_7 = id_3 ? -1 : id_5;
  assign id_8[-1] = id_2;
  wire id_9;
  assign id_7 = id_4;
  module_0 modCall_1 (
      id_9,
      id_9
  );
  assign id_7 = "" && 1;
  wire id_10;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  inout wire id_9;
  inout wire id_8;
  inout wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  supply0 id_10 = -1;
  wire id_11, id_12;
  wire id_13;
  module_0 modCall_1 (
      id_12,
      id_12
  );
  wire id_14;
  wire id_15;
  assign id_2 = id_3;
  always id_10 = -1;
endmodule
