============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = D:/Anlogic/TD5.6.2/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     15597
   Run Date =   Fri Nov 10 18:02:41 2023

   Run on =     XR097-DELL-G7
============================================================
RUN-1002 : start command "open_project FOC_Controller.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../al_ip/pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/pll.v(88)
HDL-1007 : analyze verilog file ../../al_ip/MCU.v
HDL-1007 : analyze verilog file ../../al_ip/divider_gate.v
HDL-1007 : undeclared symbol 'open_n2', assumed default net type 'wire' in ../../al_ip/divider_gate.v(209)
HDL-1007 : undeclared symbol 'open_n3', assumed default net type 'wire' in ../../al_ip/divider_gate.v(216)
HDL-1007 : undeclared symbol 'open_n4', assumed default net type 'wire' in ../../al_ip/divider_gate.v(223)
HDL-1007 : undeclared symbol 'open_n5', assumed default net type 'wire' in ../../al_ip/divider_gate.v(230)
HDL-1007 : undeclared symbol 'open_n6', assumed default net type 'wire' in ../../al_ip/divider_gate.v(237)
HDL-1007 : undeclared symbol 'open_n7', assumed default net type 'wire' in ../../al_ip/divider_gate.v(244)
HDL-1007 : undeclared symbol 'open_n8', assumed default net type 'wire' in ../../al_ip/divider_gate.v(251)
HDL-1007 : undeclared symbol 'open_n9', assumed default net type 'wire' in ../../al_ip/divider_gate.v(258)
HDL-1007 : undeclared symbol 'open_n10', assumed default net type 'wire' in ../../al_ip/divider_gate.v(265)
HDL-1007 : undeclared symbol 'open_n11', assumed default net type 'wire' in ../../al_ip/divider_gate.v(272)
HDL-1007 : undeclared symbol 'open_n12', assumed default net type 'wire' in ../../al_ip/divider_gate.v(279)
HDL-1007 : undeclared symbol 'open_n13', assumed default net type 'wire' in ../../al_ip/divider_gate.v(286)
HDL-1007 : undeclared symbol 'open_n14', assumed default net type 'wire' in ../../al_ip/divider_gate.v(293)
HDL-1007 : undeclared symbol 'open_n15', assumed default net type 'wire' in ../../al_ip/divider_gate.v(300)
HDL-1007 : undeclared symbol 'open_n16', assumed default net type 'wire' in ../../al_ip/divider_gate.v(307)
HDL-1007 : undeclared symbol 'open_n17', assumed default net type 'wire' in ../../al_ip/divider_gate.v(314)
HDL-1007 : undeclared symbol 'open_n18', assumed default net type 'wire' in ../../al_ip/divider_gate.v(321)
HDL-1007 : undeclared symbol 'open_n19', assumed default net type 'wire' in ../../al_ip/divider_gate.v(328)
HDL-1007 : undeclared symbol 'open_n20', assumed default net type 'wire' in ../../al_ip/divider_gate.v(335)
HDL-1007 : undeclared symbol 'open_n21', assumed default net type 'wire' in ../../al_ip/divider_gate.v(342)
HDL-1007 : undeclared symbol 'open_n22', assumed default net type 'wire' in ../../al_ip/divider_gate.v(349)
HDL-1007 : undeclared symbol 'open_n23', assumed default net type 'wire' in ../../al_ip/divider_gate.v(356)
HDL-1007 : undeclared symbol 'open_n24', assumed default net type 'wire' in ../../al_ip/divider_gate.v(363)
HDL-1007 : undeclared symbol 'open_n25', assumed default net type 'wire' in ../../al_ip/divider_gate.v(370)
HDL-1007 : undeclared symbol 'open_n26', assumed default net type 'wire' in ../../al_ip/divider_gate.v(377)
HDL-1007 : undeclared symbol 'open_n29', assumed default net type 'wire' in ../../al_ip/divider_gate.v(1424)
HDL-1007 : undeclared symbol 'open_n30', assumed default net type 'wire' in ../../al_ip/divider_gate.v(1431)
HDL-1007 : analyze verilog file ../../RTL/adc_ad7928.v
HDL-1007 : analyze verilog file ../../RTL/foc/cartesian2polar.v
HDL-1007 : analyze verilog file ../../RTL/foc/clark_tr.v
HDL-1007 : analyze verilog file ../../RTL/foc/foc_top.v
HDL-1007 : analyze verilog file ../../RTL/foc/hold_detect.v
HDL-1007 : analyze verilog file ../../RTL/foc/park_tr.v
HDL-1007 : analyze verilog file ../../RTL/foc/sincos.v
HDL-1007 : analyze verilog file ../../RTL/foc/svpwm.v
HDL-1007 : analyze verilog file ../../RTL/fpga_top.v
HDL-1007 : analyze verilog file ../../RTL/i2c_register_read.v
HDL-1007 : analyze verilog file ../../hall_sensor.v
HDL-1007 : analyze verilog file ../../TOP.v
HDL-1007 : analyze verilog file ../../AS5600_sensor.v
HDL-1007 : analyze verilog file ../../ahb_foc_controller.v
RUN-1001 : Project manager successfully analyzed 17 source files.
RUN-1002 : start command "import_device sf1_6.db -package SF1S60CG121I"
ARC-1001 : Device Initialization.
ARC-1001 : -------------------------------------------------
ARC-1001 :       OPTION       |      IO       |   SETTING   
ARC-1001 : -------------------------------------------------
ARC-1001 :        done        |      B4       |    gpio    
ARC-1001 :        initn       |      A5       |    gpio    
ARC-1001 :       jtagen       |      B7       |    gpio    
ARC-1001 :      programn      |      B5       |  dedicate  
ARC-1001 :   tdi/tms/tck/tdo  |  C4/A6/A7/C5  |  dedicate  
ARC-1001 : -------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/FOC_Controller_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Anlogic/TD5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 12 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fpga_top
SYN-5055 WARNING: The kept net u_mcu/hsize_int[2] will be merged to another kept net u_ahb_foc_controller/I_ahb_hsize[2]
SYN-5055 WARNING: The kept net u_mcu/hsize_int[1] will be merged to another kept net u_ahb_foc_controller/I_ahb_hsize[1]
SYN-5055 WARNING: The kept net u_mcu/hsize_int[0] will be merged to another kept net u_ahb_foc_controller/I_ahb_hsize[0]
SYN-5055 WARNING: The kept net u_mcu/hrdata[31] will be merged to another kept net u_ahb_foc_controller/O_ahb_hrdata[31]
SYN-5055 WARNING: The kept net u_mcu/hrdata[30] will be merged to another kept net u_ahb_foc_controller/O_ahb_hrdata[30]
SYN-5055 WARNING: The kept net u_mcu/hrdata[29] will be merged to another kept net u_ahb_foc_controller/O_ahb_hrdata[29]
SYN-5055 WARNING: The kept net u_mcu/hrdata[28] will be merged to another kept net u_ahb_foc_controller/O_ahb_hrdata[28]
SYN-5055 WARNING: The kept net u_mcu/hrdata[27] will be merged to another kept net u_ahb_foc_controller/O_ahb_hrdata[27]
SYN-5055 WARNING: The kept net u_mcu/hrdata[26] will be merged to another kept net u_ahb_foc_controller/O_ahb_hrdata[26]
SYN-5055 WARNING: The kept net u_mcu/hrdata[25] will be merged to another kept net u_ahb_foc_controller/O_ahb_hrdata[25]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net u_mcu/hclk driven by BUFG (1053 clock/control pins, 1 other pins).
SYN-4027 : Net u_ahb_foc_controller/u_foc_controller/u_adc_ad7928/clk is clkc1 of pll u_pll/pll_inst.
SYN-4019 : Net I_clk_25m_dup_1 is refclk of pll u_pll/pll_inst.
SYN-4020 : Net I_clk_25m_dup_1 is fbclk of pll u_pll/pll_inst.
SYN-4024 : Net "u_ahb_foc_controller/u_foc_controller/u_hall_encoder/I_insert_en" drives clk pins.
SYN-4025 : Tag rtl::Net I_clk_25m_dup_1 as clock net
SYN-4025 : Tag rtl::Net u_ahb_foc_controller/u_foc_controller/u_adc_ad7928/clk as clock net
SYN-4025 : Tag rtl::Net u_ahb_foc_controller/u_foc_controller/u_hall_encoder/I_insert_en as clock net
SYN-4025 : Tag rtl::Net u_mcu/hclk as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_ahb_foc_controller/u_foc_controller/u_hall_encoder/I_insert_en to drive 24 clock pins.
PHY-1001 : Populate physical database on model fpga_top.
RUN-1001 : There are total 4658 instances
RUN-0007 : 1703 luts, 2297 seqs, 386 mslices, 218 lslices, 27 pads, 11 brams, 9 dsps
RUN-1001 : There are total 5823 nets
RUN-6004 WARNING: There are 3 nets with only 1 pin.
RUN-1001 : 4403 nets have 2 pins
RUN-1001 : 1065 nets have [3 - 5] pins
RUN-1001 : 161 nets have [6 - 10] pins
RUN-1001 : 83 nets have [11 - 20] pins
RUN-1001 : 97 nets have [21 - 99] pins
RUN-1001 : 11 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     99      
RUN-1001 :   No   |  No   |  Yes  |     551     
RUN-1001 :   No   |  Yes  |  No   |     38      
RUN-1001 :   Yes  |  No   |  No   |     65      
RUN-1001 :   Yes  |  No   |  Yes  |    1544     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    3    |  51   |     5      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 59
PHY-3001 : Initial placement ...
PHY-3001 : design contains 4656 instances, 1703 luts, 2297 seqs, 604 slices, 102 macros(604 instances: 386 mslices 218 lslices)
PHY-3001 : Huge net I_rstn_dup_3 with 1799 pins
PHY-0007 : Cell area utilization is 49%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 737351
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 49%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 495892, overlap = 68.1875
PHY-3002 : Step(2): len = 450820, overlap = 83.2188
PHY-3002 : Step(3): len = 290222, overlap = 104
PHY-3002 : Step(4): len = 249689, overlap = 122.625
PHY-3002 : Step(5): len = 225076, overlap = 125.906
PHY-3002 : Step(6): len = 198440, overlap = 134.906
PHY-3002 : Step(7): len = 185579, overlap = 156.094
PHY-3002 : Step(8): len = 166489, overlap = 162.438
PHY-3002 : Step(9): len = 153417, overlap = 175.344
PHY-3002 : Step(10): len = 146029, overlap = 180.125
PHY-3002 : Step(11): len = 134391, overlap = 184.375
PHY-3002 : Step(12): len = 128806, overlap = 192.531
PHY-3002 : Step(13): len = 122265, overlap = 205.062
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.96439e-06
PHY-3002 : Step(14): len = 122716, overlap = 189.562
PHY-3002 : Step(15): len = 125027, overlap = 183.312
PHY-3002 : Step(16): len = 130066, overlap = 149.469
PHY-3002 : Step(17): len = 133878, overlap = 139.469
PHY-3002 : Step(18): len = 128770, overlap = 140.25
PHY-3002 : Step(19): len = 127353, overlap = 140.906
PHY-3002 : Step(20): len = 123307, overlap = 145.094
PHY-3002 : Step(21): len = 122402, overlap = 136.594
PHY-3002 : Step(22): len = 118936, overlap = 126.969
PHY-3002 : Step(23): len = 115203, overlap = 115.781
PHY-3002 : Step(24): len = 112689, overlap = 116.594
PHY-3002 : Step(25): len = 110424, overlap = 116.156
PHY-3002 : Step(26): len = 109077, overlap = 110.625
PHY-3002 : Step(27): len = 107284, overlap = 107.688
PHY-3002 : Step(28): len = 108242, overlap = 107.062
PHY-3002 : Step(29): len = 107054, overlap = 110.562
PHY-3002 : Step(30): len = 104537, overlap = 101.531
PHY-3002 : Step(31): len = 103632, overlap = 100.25
PHY-3002 : Step(32): len = 102178, overlap = 100.188
PHY-3002 : Step(33): len = 102451, overlap = 99.0938
PHY-3002 : Step(34): len = 101911, overlap = 102.5
PHY-3002 : Step(35): len = 100881, overlap = 109.25
PHY-3002 : Step(36): len = 101001, overlap = 114.531
PHY-3002 : Step(37): len = 100112, overlap = 114.906
PHY-3002 : Step(38): len = 99731.8, overlap = 114.812
PHY-3002 : Step(39): len = 98769.7, overlap = 106.531
PHY-3002 : Step(40): len = 98973.3, overlap = 100.625
PHY-3002 : Step(41): len = 98206.3, overlap = 101.406
PHY-3002 : Step(42): len = 97952.8, overlap = 98.5938
PHY-3002 : Step(43): len = 97589.1, overlap = 90.5938
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.79288e-05
PHY-3002 : Step(44): len = 98685.7, overlap = 93.2188
PHY-3002 : Step(45): len = 98926.3, overlap = 93.4688
PHY-3002 : Step(46): len = 100172, overlap = 91.9062
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.09498e-05
PHY-3002 : Step(47): len = 102433, overlap = 87.375
PHY-3002 : Step(48): len = 102530, overlap = 86.9375
PHY-3002 : Step(49): len = 101331, overlap = 88.0625
PHY-3002 : Step(50): len = 101026, overlap = 87.7188
PHY-3002 : Step(51): len = 104304, overlap = 84.8438
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.013669s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 57%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/5823.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 141976, over cnt = 742(6%), over = 3914, worst = 27
PHY-1001 : End global iterations;  0.362703s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (21.5%)

PHY-1001 : Congestion index: top1 = 92.50, top5 = 75.68, top10 = 64.63, top15 = 56.53.
PHY-3001 : End congestion estimation;  0.427489s wall, 0.093750s user + 0.015625s system = 0.109375s CPU (25.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.6474e-06
PHY-3002 : Step(52): len = 110297, overlap = 117.312
PHY-3002 : Step(53): len = 110471, overlap = 115.5
PHY-3002 : Step(54): len = 107333, overlap = 134.656
PHY-3002 : Step(55): len = 106864, overlap = 147.25
PHY-3002 : Step(56): len = 102033, overlap = 182.188
PHY-3002 : Step(57): len = 99049.5, overlap = 200.562
PHY-3002 : Step(58): len = 96503.5, overlap = 203.844
PHY-3002 : Step(59): len = 93190.3, overlap = 210.219
PHY-3002 : Step(60): len = 93138.9, overlap = 211.312
PHY-3002 : Step(61): len = 92198.3, overlap = 218
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.2948e-06
PHY-3002 : Step(62): len = 90744.2, overlap = 218.688
PHY-3002 : Step(63): len = 91546.5, overlap = 219
PHY-3002 : Step(64): len = 92278.4, overlap = 215.969
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.58961e-06
PHY-3002 : Step(65): len = 91657.2, overlap = 206.344
PHY-3002 : Step(66): len = 92980, overlap = 203.875
PHY-3002 : Step(67): len = 96083.5, overlap = 198.531
PHY-3002 : Step(68): len = 98594.8, overlap = 190.094
PHY-3002 : Step(69): len = 99167.9, overlap = 157.344
PHY-3002 : Step(70): len = 99278.7, overlap = 144.438
PHY-3002 : Step(71): len = 98904.2, overlap = 133.969
PHY-3002 : Step(72): len = 99590, overlap = 131.188
PHY-3002 : Step(73): len = 100493, overlap = 122.469
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.31792e-05
PHY-3002 : Step(74): len = 100614, overlap = 127.25
PHY-3002 : Step(75): len = 101718, overlap = 132.5
PHY-3002 : Step(76): len = 104261, overlap = 127.719
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 2.63584e-05
PHY-3002 : Step(77): len = 107368, overlap = 104.438
PHY-3002 : Step(78): len = 113136, overlap = 79.875
PHY-3002 : Step(79): len = 112669, overlap = 67.0625
PHY-3002 : Step(80): len = 114360, overlap = 63.625
PHY-3002 : Step(81): len = 113848, overlap = 61.2188
PHY-3002 : Step(82): len = 114130, overlap = 62.0312
PHY-3002 : Step(83): len = 114160, overlap = 55.1562
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 5.27169e-05
PHY-3002 : Step(84): len = 115115, overlap = 51.3125
PHY-3002 : Step(85): len = 117283, overlap = 45.9375
PHY-3002 : Step(86): len = 120929, overlap = 36.5
PHY-3002 : Step(87): len = 123474, overlap = 32.1875
PHY-3002 : Step(88): len = 123372, overlap = 25.5312
PHY-3002 : Step(89): len = 120813, overlap = 24.5938
PHY-3002 : Step(90): len = 119857, overlap = 23.125
PHY-3002 : Step(91): len = 119291, overlap = 22.6562
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000105434
PHY-3002 : Step(92): len = 122219, overlap = 24.3438
PHY-3002 : Step(93): len = 125546, overlap = 23.9062
PHY-3002 : Step(94): len = 126483, overlap = 23.0938
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 57%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 78/5823.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 153912, over cnt = 728(6%), over = 3512, worst = 28
PHY-1001 : End global iterations;  0.386011s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (48.6%)

PHY-1001 : Congestion index: top1 = 83.47, top5 = 61.49, top10 = 52.27, top15 = 47.41.
PHY-3001 : End congestion estimation;  0.457861s wall, 0.187500s user + 0.015625s system = 0.203125s CPU (44.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.14254e-05
PHY-3002 : Step(95): len = 126472, overlap = 164.281
PHY-3002 : Step(96): len = 127834, overlap = 137.812
PHY-3002 : Step(97): len = 126832, overlap = 128.562
PHY-3002 : Step(98): len = 125050, overlap = 133.531
PHY-3002 : Step(99): len = 121930, overlap = 131.031
PHY-3002 : Step(100): len = 118913, overlap = 134.969
PHY-3002 : Step(101): len = 117973, overlap = 134.656
PHY-3002 : Step(102): len = 116741, overlap = 134.406
PHY-3002 : Step(103): len = 113505, overlap = 144
PHY-3002 : Step(104): len = 112726, overlap = 144.625
PHY-3002 : Step(105): len = 112093, overlap = 141.344
PHY-3002 : Step(106): len = 110745, overlap = 147.312
PHY-3002 : Step(107): len = 110243, overlap = 147.062
PHY-3002 : Step(108): len = 109794, overlap = 146.938
PHY-3002 : Step(109): len = 109004, overlap = 152.812
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.28507e-05
PHY-3002 : Step(110): len = 110541, overlap = 139.75
PHY-3002 : Step(111): len = 111603, overlap = 136.906
PHY-3002 : Step(112): len = 112471, overlap = 134
PHY-3002 : Step(113): len = 112802, overlap = 124.594
PHY-3002 : Step(114): len = 113115, overlap = 120.812
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000160727
PHY-3002 : Step(115): len = 114585, overlap = 120.75
PHY-3002 : Step(116): len = 115331, overlap = 121.375
PHY-3002 : Step(117): len = 116635, overlap = 111.281
PHY-3002 : Step(118): len = 117922, overlap = 102.719
PHY-3002 : Step(119): len = 119003, overlap = 105.375
PHY-3002 : Step(120): len = 119484, overlap = 103.75
PHY-3002 : Step(121): len = 119385, overlap = 101.781
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000313476
PHY-3002 : Step(122): len = 120653, overlap = 99.9062
PHY-3002 : Step(123): len = 121712, overlap = 96.5
PHY-3002 : Step(124): len = 123277, overlap = 93.7812
PHY-3002 : Step(125): len = 125036, overlap = 91
PHY-3002 : Step(126): len = 126683, overlap = 92.9375
PHY-3002 : Step(127): len = 127396, overlap = 84.4688
PHY-3002 : Step(128): len = 127241, overlap = 78.5625
PHY-3002 : Step(129): len = 127339, overlap = 79.8125
PHY-3002 : Step(130): len = 127764, overlap = 78.5938
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000538699
PHY-3002 : Step(131): len = 128024, overlap = 76.4062
PHY-3002 : Step(132): len = 128979, overlap = 77.0312
PHY-3002 : Step(133): len = 129776, overlap = 75.7812
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 75.78 peak overflow 1.56
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 331/5823.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 161680, over cnt = 868(7%), over = 3187, worst = 23
PHY-1001 : End global iterations;  0.407090s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (34.5%)

PHY-1001 : Congestion index: top1 = 67.29, top5 = 56.11, top10 = 49.71, top15 = 45.70.
PHY-1001 : End incremental global routing;  0.471033s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (39.8%)

RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model fpga_top.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 23838, tnet num: 5821, tinst num: 4656, tnode num: 32423, tedge num: 40016.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.508749s wall, 0.234375s user + 0.015625s system = 0.250000s CPU (49.1%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.079839s wall, 0.484375s user + 0.015625s system = 0.500000s CPU (46.3%)

OPT-1001 : Current memory(MB): used = 288, reserve = 264, peak = 288.
OPT-1001 : End physical optimization;  1.129097s wall, 0.500000s user + 0.015625s system = 0.515625s CPU (45.7%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 1703 LUT to BLE ...
SYN-4008 : Packed 1703 LUT and 587 SEQ to BLE.
SYN-4003 : Packing 1710 remaining SEQ's ...
SYN-4005 : Packed 1098 SEQ with LUT/SLICE
SYN-4006 : 146 single LUT's are left
SYN-4006 : 612 single SEQ's are left
SYN-4011 : Packing model "fpga_top" (AL_USER_NORMAL) with 2315/3043 primitive instances ...
PHY-3001 : End packing;  0.304159s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (66.8%)

PHY-1001 : Populate physical database on model fpga_top.
RUN-1001 : There are total 2002 instances
RUN-1001 : 974 mslices, 974 lslices, 27 pads, 11 brams, 9 dsps
RUN-1001 : There are total 5299 nets
RUN-6004 WARNING: There are 3 nets with only 1 pin.
RUN-1001 : 3851 nets have 2 pins
RUN-1001 : 1091 nets have [3 - 5] pins
RUN-1001 : 171 nets have [6 - 10] pins
RUN-1001 : 86 nets have [11 - 20] pins
RUN-1001 : 86 nets have [21 - 99] pins
RUN-1001 : 11 nets have 100+ pins
PHY-3001 : design contains 2000 instances, 1948 slices, 102 macros(604 instances: 386 mslices 218 lslices)
PHY-3001 : Huge net I_rstn_dup_3 with 1082 pins
PHY-3001 : Cell area utilization is 72%
PHY-3001 : After packing: Len = 134224, Over = 154.5
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 72%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 2500/5299.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 169496, over cnt = 818(7%), over = 2082, worst = 20
PHY-1002 : len = 179928, over cnt = 571(5%), over = 1084, worst = 8
PHY-1002 : len = 191520, over cnt = 120(1%), over = 182, worst = 7
PHY-1002 : len = 194264, over cnt = 28(0%), over = 29, worst = 2
PHY-1002 : len = 196920, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.788062s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (29.7%)

PHY-1001 : Congestion index: top1 = 58.47, top5 = 51.49, top10 = 47.67, top15 = 45.11.
PHY-3001 : End congestion estimation;  0.868407s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (30.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.96811e-05
PHY-3002 : Step(134): len = 121714, overlap = 158.75
PHY-3002 : Step(135): len = 120000, overlap = 161.25
PHY-3002 : Step(136): len = 117623, overlap = 162
PHY-3002 : Step(137): len = 116751, overlap = 166.75
PHY-3002 : Step(138): len = 116149, overlap = 172
PHY-3002 : Step(139): len = 114179, overlap = 168
PHY-3002 : Step(140): len = 114025, overlap = 168.25
PHY-3002 : Step(141): len = 113016, overlap = 174.5
PHY-3002 : Step(142): len = 113016, overlap = 174.5
PHY-3002 : Step(143): len = 112358, overlap = 174.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.93622e-05
PHY-3002 : Step(144): len = 115039, overlap = 161.25
PHY-3002 : Step(145): len = 116206, overlap = 160
PHY-3002 : Step(146): len = 118313, overlap = 154.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 7.87244e-05
PHY-3002 : Step(147): len = 122321, overlap = 141
PHY-3002 : Step(148): len = 124270, overlap = 136.25
PHY-3002 : Step(149): len = 125708, overlap = 130.5
PHY-3002 : Step(150): len = 126448, overlap = 130
PHY-3002 : Step(151): len = 126944, overlap = 127.75
PHY-3002 : Step(152): len = 126931, overlap = 127.75
PHY-3002 : Step(153): len = 127099, overlap = 123.25
PHY-3002 : Step(154): len = 127474, overlap = 122.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000134626
PHY-3002 : Step(155): len = 129393, overlap = 122.5
PHY-3002 : Step(156): len = 131142, overlap = 118
PHY-3002 : Step(157): len = 133620, overlap = 113.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000253067
PHY-3002 : Step(158): len = 134512, overlap = 110.5
PHY-3002 : Step(159): len = 136508, overlap = 110.5
PHY-3002 : Step(160): len = 140215, overlap = 102
PHY-3002 : Step(161): len = 142449, overlap = 99.25
PHY-3002 : Step(162): len = 143607, overlap = 91.5
PHY-3002 : Step(163): len = 144198, overlap = 90.75
PHY-3002 : Step(164): len = 144360, overlap = 89.25
PHY-3002 : Step(165): len = 144543, overlap = 95
PHY-3002 : Step(166): len = 144644, overlap = 95.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000448612
PHY-3002 : Step(167): len = 146263, overlap = 89.5
PHY-3002 : Step(168): len = 148054, overlap = 89.25
PHY-3002 : Step(169): len = 148725, overlap = 89
PHY-3002 : Step(170): len = 149717, overlap = 87.25
PHY-3002 : Step(171): len = 151156, overlap = 85
PHY-3002 : Step(172): len = 152337, overlap = 85.25
PHY-3002 : Step(173): len = 152937, overlap = 82.5
PHY-3002 : Step(174): len = 153234, overlap = 77.25
PHY-3002 : Step(175): len = 153156, overlap = 76.5
PHY-3002 : Step(176): len = 153061, overlap = 81.5
PHY-3002 : Step(177): len = 153067, overlap = 84
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.725024s wall, 0.140625s user + 0.109375s system = 0.250000s CPU (34.5%)

PHY-3001 : Trial Legalized: Len = 165518
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 71%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 132/5299.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 202176, over cnt = 696(6%), over = 1184, worst = 8
PHY-1002 : len = 207848, over cnt = 393(3%), over = 549, worst = 5
PHY-1002 : len = 212584, over cnt = 158(1%), over = 201, worst = 5
PHY-1002 : len = 215720, over cnt = 7(0%), over = 7, worst = 1
PHY-1002 : len = 216152, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.820908s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (34.3%)

PHY-1001 : Congestion index: top1 = 54.10, top5 = 48.25, top10 = 45.13, top15 = 42.93.
PHY-3001 : End congestion estimation;  0.911829s wall, 0.328125s user + 0.015625s system = 0.343750s CPU (37.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.32025e-05
PHY-3002 : Step(178): len = 151846, overlap = 62
PHY-3002 : Step(179): len = 146692, overlap = 89.75
PHY-3002 : Step(180): len = 145336, overlap = 90.25
PHY-3002 : Step(181): len = 144398, overlap = 97.75
PHY-3002 : Step(182): len = 143941, overlap = 94
PHY-3002 : Step(183): len = 143435, overlap = 93.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000146405
PHY-3002 : Step(184): len = 144990, overlap = 87.5
PHY-3002 : Step(185): len = 145650, overlap = 85.75
PHY-3002 : Step(186): len = 146079, overlap = 82.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00027135
PHY-3002 : Step(187): len = 147126, overlap = 82.5
PHY-3002 : Step(188): len = 148102, overlap = 78.5
PHY-3002 : Step(189): len = 149922, overlap = 73
PHY-3002 : Step(190): len = 150566, overlap = 72.5
PHY-3002 : Step(191): len = 151157, overlap = 73
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000439044
PHY-3002 : Step(192): len = 151890, overlap = 72.5
PHY-3002 : Step(193): len = 152744, overlap = 71
PHY-3002 : Step(194): len = 154225, overlap = 68.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000710374
PHY-3002 : Step(195): len = 154279, overlap = 66.5
PHY-3002 : Step(196): len = 155065, overlap = 65.75
PHY-3002 : Step(197): len = 157194, overlap = 64
PHY-3002 : Step(198): len = 158961, overlap = 65
PHY-3002 : Step(199): len = 159998, overlap = 64
PHY-3002 : Step(200): len = 160784, overlap = 63.75
PHY-3002 : Step(201): len = 161211, overlap = 59.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00116234
PHY-3002 : Step(202): len = 161705, overlap = 60.5
PHY-3002 : Step(203): len = 163105, overlap = 61
PHY-3002 : Step(204): len = 164322, overlap = 56.25
PHY-3002 : Step(205): len = 165662, overlap = 57
PHY-3002 : Step(206): len = 166555, overlap = 53.25
PHY-3002 : Step(207): len = 167389, overlap = 57.5
PHY-3002 : Step(208): len = 167927, overlap = 55.25
PHY-3002 : Step(209): len = 168466, overlap = 54
PHY-3002 : Step(210): len = 169233, overlap = 53
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006548s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 173598, Over = 0
PHY-3001 : Spreading special nets. 39 overflows in 930 tiles.
PHY-3001 : End spreading;  0.020887s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 56 instances has been re-located, deltaX = 12, deltaY = 35, maxDist = 2.
PHY-3001 : Final: Len = 174346, Over = 0
RUN-1003 : finish command "place" in  11.918612s wall, 3.953125s user + 0.828125s system = 4.781250s CPU (40.1%)

RUN-1004 : used memory is 263 MB, reserved memory is 238 MB, peak memory is 289 MB
RUN-1002 : start command "export_db FOC_Controller_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Anlogic/TD5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 12 thread(s)
RUN-1001 : There are total 2002 instances
RUN-1001 : 974 mslices, 974 lslices, 27 pads, 11 brams, 9 dsps
RUN-1001 : There are total 5299 nets
RUN-6004 WARNING: There are 3 nets with only 1 pin.
RUN-1001 : 3851 nets have 2 pins
RUN-1001 : 1091 nets have [3 - 5] pins
RUN-1001 : 171 nets have [6 - 10] pins
RUN-1001 : 86 nets have [11 - 20] pins
RUN-1001 : 86 nets have [21 - 99] pins
RUN-1001 : 11 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model fpga_top.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 20554, tnet num: 5297, tinst num: 2000, tnode num: 26698, tedge num: 35729.
TMR-2508 : Levelizing timing graph completed, there are 39 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 974 mslices, 974 lslices, 27 pads, 11 brams, 9 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 5297 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 2866 clock pins, and constraint 6142 relative nodes.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 209840, over cnt = 708(6%), over = 1160, worst = 8
PHY-1002 : len = 215408, over cnt = 343(3%), over = 463, worst = 6
PHY-1002 : len = 219928, over cnt = 101(0%), over = 117, worst = 3
PHY-1002 : len = 221776, over cnt = 8(0%), over = 8, worst = 1
PHY-1002 : len = 222416, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.871484s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (37.7%)

PHY-1001 : Congestion index: top1 = 53.82, top5 = 48.11, top10 = 44.51, top15 = 42.36.
PHY-1001 : End global routing;  0.960239s wall, 0.359375s user + 0.000000s system = 0.359375s CPU (37.4%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 340, reserve = 317, peak = 340.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net I_clk_25m_dup_1 will be routed on clock mesh
PHY-5010 WARNING: Net u_ahb_foc_controller/I_ahb_hsize[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_foc_controller/I_ahb_hsize[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_foc_controller/I_ahb_hsize[0] is skipped due to 0 input or output
PHY-1001 : net u_ahb_foc_controller/u_foc_controller/u_adc_ad7928/clk will be routed on clock mesh
PHY-1001 : clock net u_mcu/hclk will be merged with clock u_pll/clk0_buf
PHY-1001 : clock net u_ahb_foc_controller/u_foc_controller/u_hall_encoder/I_insert_en_syn_10 will be merged with clock u_ahb_foc_controller/u_foc_controller/u_hall_encoder/I_insert_en
PHY-5010 WARNING: Net u_ahb_foc_controller/I_ahb_hsize[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_foc_controller/I_ahb_hsize[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_foc_controller/I_ahb_hsize[0] is skipped due to 0 input or output
PHY-1001 : Current memory(MB): used = 426, reserve = 404, peak = 426.
PHY-1001 : End build detailed router design. 1.890251s wall, 0.875000s user + 0.000000s system = 0.875000s CPU (46.3%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 68896, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 0.435931s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (60.9%)

PHY-1001 : Current memory(MB): used = 438, reserve = 417, peak = 438.
PHY-1001 : End phase 1; 0.437693s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (60.7%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 44% nets.
PHY-1001 : Routed 50% nets.
PHY-1001 : Routed 61% nets.
PHY-1001 : Routed 73% nets.
PHY-1001 : Routed 89% nets.
PHY-1022 : len = 617648, over cnt = 725(0%), over = 732, worst = 2, crit = 0
PHY-1001 : Current memory(MB): used = 440, reserve = 418, peak = 440.
PHY-1001 : End initial routed; 4.694847s wall, 1.750000s user + 0.015625s system = 1.765625s CPU (37.6%)

PHY-1001 : Current memory(MB): used = 440, reserve = 418, peak = 440.
PHY-1001 : End phase 2; 4.694894s wall, 1.750000s user + 0.015625s system = 1.765625s CPU (37.6%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 586160, over cnt = 277(0%), over = 278, worst = 2, crit = 0
PHY-1001 : End DR Iter 1; 1.436095s wall, 0.640625s user + 0.000000s system = 0.640625s CPU (44.6%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 581152, over cnt = 53(0%), over = 53, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.471249s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (23.2%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 581336, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.119661s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (39.2%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 581384, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 4; 0.043874s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (35.6%)

PHY-1001 : Commit to database.....
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.dsm_refclk[0]
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.ssc_en[0]
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.dsm_rst[0]
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.frac_offset_valid[0]
PHY-1001 : 230 feed throughs used by 119 nets
PHY-1001 : End commit to database; 0.727370s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (45.1%)

PHY-1001 : Current memory(MB): used = 470, reserve = 449, peak = 470.
PHY-1001 : End phase 3; 2.865029s wall, 1.156250s user + 0.000000s system = 1.156250s CPU (40.4%)

PHY-1003 : Routed, final wirelength = 581384
PHY-1001 : Current memory(MB): used = 471, reserve = 450, peak = 471.
PHY-1001 : End export database. 0.015495s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End detail routing;  10.036474s wall, 4.109375s user + 0.031250s system = 4.140625s CPU (41.3%)

RUN-1003 : finish command "route" in  11.847682s wall, 4.765625s user + 0.046875s system = 4.812500s CPU (40.6%)

RUN-1004 : used memory is 386 MB, reserved memory is 364 MB, peak memory is 471 MB
RUN-1002 : start command "report_area -io_info -file FOC_Controller_phy.area"
RUN-1001 : standard
***Report Model: fpga_top Device: SF1S60CG121I***

IO Statistics
#IO                        21
  #input                   10
  #output                  10
  #inout                    1

Utilization Statistics
#lut                     2978   out of   5824   51.13%
#reg                     2357   out of   5824   40.47%
#le                      3589
  #lut only              1232   out of   3589   34.33%
  #reg only               611   out of   3589   17.02%
  #lut&reg               1746   out of   3589   48.65%
#dsp                        9   out of     10   90.00%
#bram                      11   out of     26   42.31%
  #bram9k                  11
  #fifo9k                   0
#hard-ip                    1
  #mcu                      1   out of      1  100.00%
  #dsc                      0   out of      1    0.00%
  #dsi                      0   out of      2    0.00%
  #psram controller         0   out of      2    0.00%
#pad                       21   out of     55   38.18%
  #ireg                     1
  #oreg                     8
  #treg                     1
#pll                        1   out of      2   50.00%
#gclk                       2   out of     16   12.50%

Clock Resource Statistics
Index     ClockNet                                                            Type               DriverType         Driver                                                               Fanout
#1        u_ahb_foc_controller/u_foc_controller/u_adc_ad7928/clk              GCLK               pll                u_pll/pll_inst.clkc1                                                 761
#2        u_pll/clk0_buf                                                      GCLK               pll                u_pll/pll_inst.clkc0                                                 662
#3        u_ahb_foc_controller/u_foc_controller/u_hall_encoder/I_insert_en    GCLK               mslice             u_ahb_foc_controller/u_foc_controller/u_adc_ad7928/reg5_syn_70.q0    14
#4        I_clk_25m_dup_1                                                     GCLK               io                 I_clk_25m_syn_2.di                                                   1


Detailed IO Report

     Name       Direction    Location    IOStandard    DriveStrength    PullType     PackReg   
  I_clk_25m       INPUT         D7        LVCMOS18          N/A          PULLUP       NONE     
   I_hall_u       INPUT        G10        LVCMOS18          N/A          PULLUP       NONE     
   I_hall_v       INPUT        H11        LVCMOS18          N/A          PULLUP       NONE     
   I_hall_w       INPUT        H10        LVCMOS18          N/A          PULLUP       NONE     
  I_jtag_tck      INPUT         C7        LVCMOS18          N/A          PULLUP       NONE     
  I_jtag_tdi      INPUT         D5        LVCMOS18          N/A          PULLUP       NONE     
  I_jtag_tms      INPUT         D6        LVCMOS18          N/A          PULLUP       NONE     
    I_rstn        INPUT         J2        LVCMOS18          N/A          PULLUP       NONE     
  I_spi_miso      INPUT         B9        LVCMOS18          N/A          PULLUP       IREG     
  I_uart_rx       INPUT         E4        LVCMOS18          N/A          PULLUP       NONE     
  O_i2c_scl      OUTPUT         G3        LVCMOS18           8            NONE        OREG     
  O_jtag_tdo     OUTPUT         C6        LVCMOS18           8            NONE        NONE     
   O_pwm_a       OUTPUT        C10        LVCMOS18           8            NONE        OREG     
   O_pwm_b       OUTPUT        C11        LVCMOS18           8            NONE        OREG     
   O_pwm_c       OUTPUT        E11        LVCMOS18           8            NONE        OREG     
   O_pwm_en      OUTPUT        F11        LVCMOS18           8            NONE        NONE     
  O_spi_mosi     OUTPUT         B8        LVCMOS18           8            NONE        OREG     
  O_spi_sck      OUTPUT         A9        LVCMOS18           8            NONE        OREG     
   O_spi_ss      OUTPUT         A8        LVCMOS18           8            NONE        OREG     
  O_uart_tx      OUTPUT         A4        LVCMOS18           8            NONE        NONE     
  IO_i2c_sda      INOUT         H3        LVCMOS18           8           PULLUP     OREG;TREG  
  hold_n_io3     OUTPUT        S6_1       LVCMOS18           8            NONE        NONE     
   mosi_io0       INOUT        S6_5       LVCMOS18           8           PULLUP       NONE     

Report Hierarchy Area:
+---------------------------------------------------------------------------------------------------+
|Instance                  |Module             |le     |lut     |ripple  |seq     |bram    |dsp     |
+---------------------------------------------------------------------------------------------------+
|top                       |fpga_top           |3589   |2374    |604     |2367    |11      |9       |
|  u_ahb_foc_controller    |ahb_foc_controller |3429   |2294    |524     |2350    |11      |9       |
|    u_foc_controller      |foc_controller     |2408   |1526    |524     |1345    |11      |9       |
|      u_adc_ad7928        |adc_ad7928         |132    |71      |28      |78      |0       |0       |
|      u_as5600_encoder    |as5600_encoder     |294    |179     |90      |101     |0       |1       |
|        u_as5600_read     |i2c_register_read  |266    |166     |82      |85      |0       |0       |
|      u_foc_top           |foc_top            |1216   |904     |259     |673     |11      |6       |
|        u_adc_sn_ctrl     |hold_detect        |22     |18      |4       |11      |0       |0       |
|        u_cartesian2polar |cartesian2polar    |375    |309     |59      |188     |8       |1       |
|        u_clark_tr        |clark_tr           |165    |114     |48      |101     |0       |0       |
|        u_park_tr         |park_tr            |218    |174     |44      |100     |2       |4       |
|          u_sincos        |sincos             |151    |125     |26      |67      |2       |0       |
|        u_svpwm           |svpwm              |304    |194     |79      |189     |1       |1       |
|      u_hall_encoder      |hall_encoder       |766    |372     |147     |493     |0       |2       |
|        u_divider         |Divider            |106    |80      |18      |62      |0       |0       |
|  u_mcu                   |MCU                |0      |0       |0       |0       |0       |0       |
|  u_pll                   |pll                |0      |0       |0       |0       |0       |0       |
+---------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       3830  
    #2          2       615   
    #3          3       373   
    #4          4       102   
    #5        5-10      181   
    #6        11-50     153   
    #7       51-100      8    
    #8       101-500     6    
    #9        >500       1    
  Average     2.62            

RUN-1002 : start command "export_db FOC_Controller_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db FOC_Controller_pr.db" in  1.062992s wall, 0.703125s user + 0.031250s system = 0.734375s CPU (69.1%)

RUN-1004 : used memory is 392 MB, reserved memory is 370 MB, peak memory is 471 MB
RUN-1002 : start command "export_bid FOC_Controller_inst.bid"
PRG-1000 : <!-- HMAC is: 4c3688dcb4cfc4d03cf4648c74d0e086248280867b8a4a9ac408206bf75d40fa -->
RUN-1002 : start command "bitgen -bit FOC_Controller.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 12 threads.
BIT-1002 : Init instances completely, inst num: 2000
BIT-1002 : Init pips with 12 threads.
BIT-1002 : Init pips completely, net num: 5299, pip num: 47657
BIT-1002 : Init feedthrough with 12 threads.
BIT-1002 : Init feedthrough completely, num: 230
BIT-1003 : Multithreading accelaration with 12 threads.
BIT-1003 : Generate bitstream completely, there are 1103 valid insts, and 129134 bits set as '1'.
BIT-1004 : the usercode register value: 00000000110101010000000000000000
BIT-1004 : Generate bits file FOC_Controller.bit.
RUN-1003 : finish command "bitgen -bit FOC_Controller.bit" in  3.582888s wall, 23.109375s user + 0.093750s system = 23.203125s CPU (647.6%)

RUN-1004 : used memory is 399 MB, reserved memory is 381 MB, peak memory is 582 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20231110_180241.log"
