Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed May  7 15:12:31 2025
| Host         : C27-5CG31326RQ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_basys3_timing_summary_routed.rpt -pb top_basys3_timing_summary_routed.pb -rpx top_basys3_timing_summary_routed.rpx -warn_on_violation
| Design       : top_basys3
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     6           
TIMING-20  Warning           Non-clocked latch               24          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (86)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (38)
5. checking no_input_delay (10)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (86)
-------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: TdmClock_inst/f_clk_reg/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: f_state_reg[0]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: f_state_reg[1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: f_state_reg[2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: f_state_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: stateMachineClock_inst/f_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (38)
-------------------------------------------------
 There are 38 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.010        0.000                      0                  124        0.263        0.000                      0                  124        4.500        0.000                       0                    65  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.010        0.000                      0                  124        0.263        0.000                      0                  124        4.500        0.000                       0                    65  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.010ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.010ns  (required time - arrival time)
  Source:                 TdmClock_inst/f_count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TdmClock_inst/f_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.407ns  (logic 1.014ns (23.007%)  route 3.393ns (76.993%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.565     5.086    TdmClock_inst/clk_IBUF_BUFG
    SLICE_X14Y12         FDRE                                         r  TdmClock_inst/f_count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y12         FDRE (Prop_fdre_C_Q)         0.518     5.604 r  TdmClock_inst/f_count_reg[16]/Q
                         net (fo=2, routed)           0.677     6.282    TdmClock_inst/f_count_reg_n_0_[16]
    SLICE_X15Y12         LUT4 (Prop_lut4_I2_O)        0.124     6.406 f  TdmClock_inst/f_count[30]_i_10/O
                         net (fo=1, routed)           0.401     6.807    TdmClock_inst/f_count[30]_i_10_n_0
    SLICE_X15Y11         LUT5 (Prop_lut5_I4_O)        0.124     6.931 f  TdmClock_inst/f_count[30]_i_8__0/O
                         net (fo=1, routed)           0.442     7.373    TdmClock_inst/f_count[30]_i_8__0_n_0
    SLICE_X15Y9          LUT6 (Prop_lut6_I5_O)        0.124     7.497 f  TdmClock_inst/f_count[30]_i_4__0/O
                         net (fo=1, routed)           0.993     8.490    TdmClock_inst/f_count[30]_i_4__0_n_0
    SLICE_X15Y14         LUT6 (Prop_lut6_I0_O)        0.124     8.614 r  TdmClock_inst/f_count[30]_i_3__0/O
                         net (fo=31, routed)          0.880     9.494    TdmClock_inst/f_clk
    SLICE_X14Y9          FDRE                                         r  TdmClock_inst/f_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.448    14.789    TdmClock_inst/clk_IBUF_BUFG
    SLICE_X14Y9          FDRE                                         r  TdmClock_inst/f_count_reg[1]/C
                         clock pessimism              0.274    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X14Y9          FDRE (Setup_fdre_C_R)       -0.524    14.504    TdmClock_inst/f_count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.504    
                         arrival time                          -9.494    
  -------------------------------------------------------------------
                         slack                                  5.010    

Slack (MET) :             5.010ns  (required time - arrival time)
  Source:                 TdmClock_inst/f_count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TdmClock_inst/f_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.407ns  (logic 1.014ns (23.007%)  route 3.393ns (76.993%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.565     5.086    TdmClock_inst/clk_IBUF_BUFG
    SLICE_X14Y12         FDRE                                         r  TdmClock_inst/f_count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y12         FDRE (Prop_fdre_C_Q)         0.518     5.604 r  TdmClock_inst/f_count_reg[16]/Q
                         net (fo=2, routed)           0.677     6.282    TdmClock_inst/f_count_reg_n_0_[16]
    SLICE_X15Y12         LUT4 (Prop_lut4_I2_O)        0.124     6.406 f  TdmClock_inst/f_count[30]_i_10/O
                         net (fo=1, routed)           0.401     6.807    TdmClock_inst/f_count[30]_i_10_n_0
    SLICE_X15Y11         LUT5 (Prop_lut5_I4_O)        0.124     6.931 f  TdmClock_inst/f_count[30]_i_8__0/O
                         net (fo=1, routed)           0.442     7.373    TdmClock_inst/f_count[30]_i_8__0_n_0
    SLICE_X15Y9          LUT6 (Prop_lut6_I5_O)        0.124     7.497 f  TdmClock_inst/f_count[30]_i_4__0/O
                         net (fo=1, routed)           0.993     8.490    TdmClock_inst/f_count[30]_i_4__0_n_0
    SLICE_X15Y14         LUT6 (Prop_lut6_I0_O)        0.124     8.614 r  TdmClock_inst/f_count[30]_i_3__0/O
                         net (fo=31, routed)          0.880     9.494    TdmClock_inst/f_clk
    SLICE_X14Y9          FDRE                                         r  TdmClock_inst/f_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.448    14.789    TdmClock_inst/clk_IBUF_BUFG
    SLICE_X14Y9          FDRE                                         r  TdmClock_inst/f_count_reg[2]/C
                         clock pessimism              0.274    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X14Y9          FDRE (Setup_fdre_C_R)       -0.524    14.504    TdmClock_inst/f_count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.504    
                         arrival time                          -9.494    
  -------------------------------------------------------------------
                         slack                                  5.010    

Slack (MET) :             5.010ns  (required time - arrival time)
  Source:                 TdmClock_inst/f_count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TdmClock_inst/f_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.407ns  (logic 1.014ns (23.007%)  route 3.393ns (76.993%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.565     5.086    TdmClock_inst/clk_IBUF_BUFG
    SLICE_X14Y12         FDRE                                         r  TdmClock_inst/f_count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y12         FDRE (Prop_fdre_C_Q)         0.518     5.604 r  TdmClock_inst/f_count_reg[16]/Q
                         net (fo=2, routed)           0.677     6.282    TdmClock_inst/f_count_reg_n_0_[16]
    SLICE_X15Y12         LUT4 (Prop_lut4_I2_O)        0.124     6.406 f  TdmClock_inst/f_count[30]_i_10/O
                         net (fo=1, routed)           0.401     6.807    TdmClock_inst/f_count[30]_i_10_n_0
    SLICE_X15Y11         LUT5 (Prop_lut5_I4_O)        0.124     6.931 f  TdmClock_inst/f_count[30]_i_8__0/O
                         net (fo=1, routed)           0.442     7.373    TdmClock_inst/f_count[30]_i_8__0_n_0
    SLICE_X15Y9          LUT6 (Prop_lut6_I5_O)        0.124     7.497 f  TdmClock_inst/f_count[30]_i_4__0/O
                         net (fo=1, routed)           0.993     8.490    TdmClock_inst/f_count[30]_i_4__0_n_0
    SLICE_X15Y14         LUT6 (Prop_lut6_I0_O)        0.124     8.614 r  TdmClock_inst/f_count[30]_i_3__0/O
                         net (fo=31, routed)          0.880     9.494    TdmClock_inst/f_clk
    SLICE_X14Y9          FDRE                                         r  TdmClock_inst/f_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.448    14.789    TdmClock_inst/clk_IBUF_BUFG
    SLICE_X14Y9          FDRE                                         r  TdmClock_inst/f_count_reg[3]/C
                         clock pessimism              0.274    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X14Y9          FDRE (Setup_fdre_C_R)       -0.524    14.504    TdmClock_inst/f_count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.504    
                         arrival time                          -9.494    
  -------------------------------------------------------------------
                         slack                                  5.010    

Slack (MET) :             5.010ns  (required time - arrival time)
  Source:                 TdmClock_inst/f_count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TdmClock_inst/f_count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.407ns  (logic 1.014ns (23.007%)  route 3.393ns (76.993%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.565     5.086    TdmClock_inst/clk_IBUF_BUFG
    SLICE_X14Y12         FDRE                                         r  TdmClock_inst/f_count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y12         FDRE (Prop_fdre_C_Q)         0.518     5.604 r  TdmClock_inst/f_count_reg[16]/Q
                         net (fo=2, routed)           0.677     6.282    TdmClock_inst/f_count_reg_n_0_[16]
    SLICE_X15Y12         LUT4 (Prop_lut4_I2_O)        0.124     6.406 f  TdmClock_inst/f_count[30]_i_10/O
                         net (fo=1, routed)           0.401     6.807    TdmClock_inst/f_count[30]_i_10_n_0
    SLICE_X15Y11         LUT5 (Prop_lut5_I4_O)        0.124     6.931 f  TdmClock_inst/f_count[30]_i_8__0/O
                         net (fo=1, routed)           0.442     7.373    TdmClock_inst/f_count[30]_i_8__0_n_0
    SLICE_X15Y9          LUT6 (Prop_lut6_I5_O)        0.124     7.497 f  TdmClock_inst/f_count[30]_i_4__0/O
                         net (fo=1, routed)           0.993     8.490    TdmClock_inst/f_count[30]_i_4__0_n_0
    SLICE_X15Y14         LUT6 (Prop_lut6_I0_O)        0.124     8.614 r  TdmClock_inst/f_count[30]_i_3__0/O
                         net (fo=31, routed)          0.880     9.494    TdmClock_inst/f_clk
    SLICE_X14Y9          FDRE                                         r  TdmClock_inst/f_count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.448    14.789    TdmClock_inst/clk_IBUF_BUFG
    SLICE_X14Y9          FDRE                                         r  TdmClock_inst/f_count_reg[4]/C
                         clock pessimism              0.274    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X14Y9          FDRE (Setup_fdre_C_R)       -0.524    14.504    TdmClock_inst/f_count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.504    
                         arrival time                          -9.494    
  -------------------------------------------------------------------
                         slack                                  5.010    

Slack (MET) :             5.059ns  (required time - arrival time)
  Source:                 TdmClock_inst/f_count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TdmClock_inst/f_count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.358ns  (logic 1.014ns (23.266%)  route 3.344ns (76.734%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.565     5.086    TdmClock_inst/clk_IBUF_BUFG
    SLICE_X14Y12         FDRE                                         r  TdmClock_inst/f_count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y12         FDRE (Prop_fdre_C_Q)         0.518     5.604 r  TdmClock_inst/f_count_reg[16]/Q
                         net (fo=2, routed)           0.677     6.282    TdmClock_inst/f_count_reg_n_0_[16]
    SLICE_X15Y12         LUT4 (Prop_lut4_I2_O)        0.124     6.406 f  TdmClock_inst/f_count[30]_i_10/O
                         net (fo=1, routed)           0.401     6.807    TdmClock_inst/f_count[30]_i_10_n_0
    SLICE_X15Y11         LUT5 (Prop_lut5_I4_O)        0.124     6.931 f  TdmClock_inst/f_count[30]_i_8__0/O
                         net (fo=1, routed)           0.442     7.373    TdmClock_inst/f_count[30]_i_8__0_n_0
    SLICE_X15Y9          LUT6 (Prop_lut6_I5_O)        0.124     7.497 f  TdmClock_inst/f_count[30]_i_4__0/O
                         net (fo=1, routed)           0.993     8.490    TdmClock_inst/f_count[30]_i_4__0_n_0
    SLICE_X15Y14         LUT6 (Prop_lut6_I0_O)        0.124     8.614 r  TdmClock_inst/f_count[30]_i_3__0/O
                         net (fo=31, routed)          0.831     9.445    TdmClock_inst/f_clk
    SLICE_X14Y10         FDRE                                         r  TdmClock_inst/f_count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.448    14.789    TdmClock_inst/clk_IBUF_BUFG
    SLICE_X14Y10         FDRE                                         r  TdmClock_inst/f_count_reg[5]/C
                         clock pessimism              0.274    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X14Y10         FDRE (Setup_fdre_C_R)       -0.524    14.504    TdmClock_inst/f_count_reg[5]
  -------------------------------------------------------------------
                         required time                         14.504    
                         arrival time                          -9.445    
  -------------------------------------------------------------------
                         slack                                  5.059    

Slack (MET) :             5.059ns  (required time - arrival time)
  Source:                 TdmClock_inst/f_count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TdmClock_inst/f_count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.358ns  (logic 1.014ns (23.266%)  route 3.344ns (76.734%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.565     5.086    TdmClock_inst/clk_IBUF_BUFG
    SLICE_X14Y12         FDRE                                         r  TdmClock_inst/f_count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y12         FDRE (Prop_fdre_C_Q)         0.518     5.604 r  TdmClock_inst/f_count_reg[16]/Q
                         net (fo=2, routed)           0.677     6.282    TdmClock_inst/f_count_reg_n_0_[16]
    SLICE_X15Y12         LUT4 (Prop_lut4_I2_O)        0.124     6.406 f  TdmClock_inst/f_count[30]_i_10/O
                         net (fo=1, routed)           0.401     6.807    TdmClock_inst/f_count[30]_i_10_n_0
    SLICE_X15Y11         LUT5 (Prop_lut5_I4_O)        0.124     6.931 f  TdmClock_inst/f_count[30]_i_8__0/O
                         net (fo=1, routed)           0.442     7.373    TdmClock_inst/f_count[30]_i_8__0_n_0
    SLICE_X15Y9          LUT6 (Prop_lut6_I5_O)        0.124     7.497 f  TdmClock_inst/f_count[30]_i_4__0/O
                         net (fo=1, routed)           0.993     8.490    TdmClock_inst/f_count[30]_i_4__0_n_0
    SLICE_X15Y14         LUT6 (Prop_lut6_I0_O)        0.124     8.614 r  TdmClock_inst/f_count[30]_i_3__0/O
                         net (fo=31, routed)          0.831     9.445    TdmClock_inst/f_clk
    SLICE_X14Y10         FDRE                                         r  TdmClock_inst/f_count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.448    14.789    TdmClock_inst/clk_IBUF_BUFG
    SLICE_X14Y10         FDRE                                         r  TdmClock_inst/f_count_reg[6]/C
                         clock pessimism              0.274    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X14Y10         FDRE (Setup_fdre_C_R)       -0.524    14.504    TdmClock_inst/f_count_reg[6]
  -------------------------------------------------------------------
                         required time                         14.504    
                         arrival time                          -9.445    
  -------------------------------------------------------------------
                         slack                                  5.059    

Slack (MET) :             5.059ns  (required time - arrival time)
  Source:                 TdmClock_inst/f_count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TdmClock_inst/f_count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.358ns  (logic 1.014ns (23.266%)  route 3.344ns (76.734%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.565     5.086    TdmClock_inst/clk_IBUF_BUFG
    SLICE_X14Y12         FDRE                                         r  TdmClock_inst/f_count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y12         FDRE (Prop_fdre_C_Q)         0.518     5.604 r  TdmClock_inst/f_count_reg[16]/Q
                         net (fo=2, routed)           0.677     6.282    TdmClock_inst/f_count_reg_n_0_[16]
    SLICE_X15Y12         LUT4 (Prop_lut4_I2_O)        0.124     6.406 f  TdmClock_inst/f_count[30]_i_10/O
                         net (fo=1, routed)           0.401     6.807    TdmClock_inst/f_count[30]_i_10_n_0
    SLICE_X15Y11         LUT5 (Prop_lut5_I4_O)        0.124     6.931 f  TdmClock_inst/f_count[30]_i_8__0/O
                         net (fo=1, routed)           0.442     7.373    TdmClock_inst/f_count[30]_i_8__0_n_0
    SLICE_X15Y9          LUT6 (Prop_lut6_I5_O)        0.124     7.497 f  TdmClock_inst/f_count[30]_i_4__0/O
                         net (fo=1, routed)           0.993     8.490    TdmClock_inst/f_count[30]_i_4__0_n_0
    SLICE_X15Y14         LUT6 (Prop_lut6_I0_O)        0.124     8.614 r  TdmClock_inst/f_count[30]_i_3__0/O
                         net (fo=31, routed)          0.831     9.445    TdmClock_inst/f_clk
    SLICE_X14Y10         FDRE                                         r  TdmClock_inst/f_count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.448    14.789    TdmClock_inst/clk_IBUF_BUFG
    SLICE_X14Y10         FDRE                                         r  TdmClock_inst/f_count_reg[7]/C
                         clock pessimism              0.274    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X14Y10         FDRE (Setup_fdre_C_R)       -0.524    14.504    TdmClock_inst/f_count_reg[7]
  -------------------------------------------------------------------
                         required time                         14.504    
                         arrival time                          -9.445    
  -------------------------------------------------------------------
                         slack                                  5.059    

Slack (MET) :             5.059ns  (required time - arrival time)
  Source:                 TdmClock_inst/f_count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TdmClock_inst/f_count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.358ns  (logic 1.014ns (23.266%)  route 3.344ns (76.734%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.565     5.086    TdmClock_inst/clk_IBUF_BUFG
    SLICE_X14Y12         FDRE                                         r  TdmClock_inst/f_count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y12         FDRE (Prop_fdre_C_Q)         0.518     5.604 r  TdmClock_inst/f_count_reg[16]/Q
                         net (fo=2, routed)           0.677     6.282    TdmClock_inst/f_count_reg_n_0_[16]
    SLICE_X15Y12         LUT4 (Prop_lut4_I2_O)        0.124     6.406 f  TdmClock_inst/f_count[30]_i_10/O
                         net (fo=1, routed)           0.401     6.807    TdmClock_inst/f_count[30]_i_10_n_0
    SLICE_X15Y11         LUT5 (Prop_lut5_I4_O)        0.124     6.931 f  TdmClock_inst/f_count[30]_i_8__0/O
                         net (fo=1, routed)           0.442     7.373    TdmClock_inst/f_count[30]_i_8__0_n_0
    SLICE_X15Y9          LUT6 (Prop_lut6_I5_O)        0.124     7.497 f  TdmClock_inst/f_count[30]_i_4__0/O
                         net (fo=1, routed)           0.993     8.490    TdmClock_inst/f_count[30]_i_4__0_n_0
    SLICE_X15Y14         LUT6 (Prop_lut6_I0_O)        0.124     8.614 r  TdmClock_inst/f_count[30]_i_3__0/O
                         net (fo=31, routed)          0.831     9.445    TdmClock_inst/f_clk
    SLICE_X14Y10         FDRE                                         r  TdmClock_inst/f_count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.448    14.789    TdmClock_inst/clk_IBUF_BUFG
    SLICE_X14Y10         FDRE                                         r  TdmClock_inst/f_count_reg[8]/C
                         clock pessimism              0.274    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X14Y10         FDRE (Setup_fdre_C_R)       -0.524    14.504    TdmClock_inst/f_count_reg[8]
  -------------------------------------------------------------------
                         required time                         14.504    
                         arrival time                          -9.445    
  -------------------------------------------------------------------
                         slack                                  5.059    

Slack (MET) :             5.143ns  (required time - arrival time)
  Source:                 TdmClock_inst/f_count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TdmClock_inst/f_count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.270ns  (logic 1.014ns (23.749%)  route 3.256ns (76.251%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.565     5.086    TdmClock_inst/clk_IBUF_BUFG
    SLICE_X14Y12         FDRE                                         r  TdmClock_inst/f_count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y12         FDRE (Prop_fdre_C_Q)         0.518     5.604 r  TdmClock_inst/f_count_reg[16]/Q
                         net (fo=2, routed)           0.677     6.282    TdmClock_inst/f_count_reg_n_0_[16]
    SLICE_X15Y12         LUT4 (Prop_lut4_I2_O)        0.124     6.406 f  TdmClock_inst/f_count[30]_i_10/O
                         net (fo=1, routed)           0.401     6.807    TdmClock_inst/f_count[30]_i_10_n_0
    SLICE_X15Y11         LUT5 (Prop_lut5_I4_O)        0.124     6.931 f  TdmClock_inst/f_count[30]_i_8__0/O
                         net (fo=1, routed)           0.442     7.373    TdmClock_inst/f_count[30]_i_8__0_n_0
    SLICE_X15Y9          LUT6 (Prop_lut6_I5_O)        0.124     7.497 f  TdmClock_inst/f_count[30]_i_4__0/O
                         net (fo=1, routed)           0.993     8.490    TdmClock_inst/f_count[30]_i_4__0_n_0
    SLICE_X15Y14         LUT6 (Prop_lut6_I0_O)        0.124     8.614 r  TdmClock_inst/f_count[30]_i_3__0/O
                         net (fo=31, routed)          0.742     9.356    TdmClock_inst/f_clk
    SLICE_X14Y16         FDRE                                         r  TdmClock_inst/f_count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.443    14.784    TdmClock_inst/clk_IBUF_BUFG
    SLICE_X14Y16         FDRE                                         r  TdmClock_inst/f_count_reg[29]/C
                         clock pessimism              0.274    15.058    
                         clock uncertainty           -0.035    15.023    
    SLICE_X14Y16         FDRE (Setup_fdre_C_R)       -0.524    14.499    TdmClock_inst/f_count_reg[29]
  -------------------------------------------------------------------
                         required time                         14.499    
                         arrival time                          -9.356    
  -------------------------------------------------------------------
                         slack                                  5.143    

Slack (MET) :             5.143ns  (required time - arrival time)
  Source:                 TdmClock_inst/f_count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TdmClock_inst/f_count_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.270ns  (logic 1.014ns (23.749%)  route 3.256ns (76.251%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.565     5.086    TdmClock_inst/clk_IBUF_BUFG
    SLICE_X14Y12         FDRE                                         r  TdmClock_inst/f_count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y12         FDRE (Prop_fdre_C_Q)         0.518     5.604 r  TdmClock_inst/f_count_reg[16]/Q
                         net (fo=2, routed)           0.677     6.282    TdmClock_inst/f_count_reg_n_0_[16]
    SLICE_X15Y12         LUT4 (Prop_lut4_I2_O)        0.124     6.406 f  TdmClock_inst/f_count[30]_i_10/O
                         net (fo=1, routed)           0.401     6.807    TdmClock_inst/f_count[30]_i_10_n_0
    SLICE_X15Y11         LUT5 (Prop_lut5_I4_O)        0.124     6.931 f  TdmClock_inst/f_count[30]_i_8__0/O
                         net (fo=1, routed)           0.442     7.373    TdmClock_inst/f_count[30]_i_8__0_n_0
    SLICE_X15Y9          LUT6 (Prop_lut6_I5_O)        0.124     7.497 f  TdmClock_inst/f_count[30]_i_4__0/O
                         net (fo=1, routed)           0.993     8.490    TdmClock_inst/f_count[30]_i_4__0_n_0
    SLICE_X15Y14         LUT6 (Prop_lut6_I0_O)        0.124     8.614 r  TdmClock_inst/f_count[30]_i_3__0/O
                         net (fo=31, routed)          0.742     9.356    TdmClock_inst/f_clk
    SLICE_X14Y16         FDRE                                         r  TdmClock_inst/f_count_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.443    14.784    TdmClock_inst/clk_IBUF_BUFG
    SLICE_X14Y16         FDRE                                         r  TdmClock_inst/f_count_reg[30]/C
                         clock pessimism              0.274    15.058    
                         clock uncertainty           -0.035    15.023    
    SLICE_X14Y16         FDRE (Setup_fdre_C_R)       -0.524    14.499    TdmClock_inst/f_count_reg[30]
  -------------------------------------------------------------------
                         required time                         14.499    
                         arrival time                          -9.356    
  -------------------------------------------------------------------
                         slack                                  5.143    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 stateMachineClock_inst/f_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stateMachineClock_inst/f_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.591     1.474    stateMachineClock_inst/clk_IBUF_BUFG
    SLICE_X1Y14          FDRE                                         r  stateMachineClock_inst/f_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  stateMachineClock_inst/f_clk_reg/Q
                         net (fo=5, routed)           0.168     1.783    stateMachineClock_inst/CLK
    SLICE_X1Y14          LUT2 (Prop_lut2_I1_O)        0.045     1.828 r  stateMachineClock_inst/f_clk_i_1/O
                         net (fo=1, routed)           0.000     1.828    stateMachineClock_inst/f_clk_i_1_n_0
    SLICE_X1Y14          FDRE                                         r  stateMachineClock_inst/f_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.861     1.988    stateMachineClock_inst/clk_IBUF_BUFG
    SLICE_X1Y14          FDRE                                         r  stateMachineClock_inst/f_clk_reg/C
                         clock pessimism             -0.514     1.474    
    SLICE_X1Y14          FDRE (Hold_fdre_C_D)         0.091     1.565    stateMachineClock_inst/f_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 TdmClock_inst/f_count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TdmClock_inst/f_count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.563     1.446    TdmClock_inst/clk_IBUF_BUFG
    SLICE_X14Y12         FDRE                                         r  TdmClock_inst/f_count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y12         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  TdmClock_inst/f_count_reg[15]/Q
                         net (fo=2, routed)           0.125     1.736    TdmClock_inst/f_count_reg_n_0_[15]
    SLICE_X14Y12         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.846 r  TdmClock_inst/f_count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.846    TdmClock_inst/f_count_reg[16]_i_1_n_5
    SLICE_X14Y12         FDRE                                         r  TdmClock_inst/f_count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.832     1.959    TdmClock_inst/clk_IBUF_BUFG
    SLICE_X14Y12         FDRE                                         r  TdmClock_inst/f_count_reg[15]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X14Y12         FDRE (Hold_fdre_C_D)         0.134     1.580    TdmClock_inst/f_count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 TdmClock_inst/f_count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TdmClock_inst/f_count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.562     1.445    TdmClock_inst/clk_IBUF_BUFG
    SLICE_X14Y14         FDRE                                         r  TdmClock_inst/f_count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y14         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  TdmClock_inst/f_count_reg[23]/Q
                         net (fo=2, routed)           0.125     1.735    TdmClock_inst/f_count_reg_n_0_[23]
    SLICE_X14Y14         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.845 r  TdmClock_inst/f_count_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.845    TdmClock_inst/f_count_reg[24]_i_1_n_5
    SLICE_X14Y14         FDRE                                         r  TdmClock_inst/f_count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.831     1.958    TdmClock_inst/clk_IBUF_BUFG
    SLICE_X14Y14         FDRE                                         r  TdmClock_inst/f_count_reg[23]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X14Y14         FDRE (Hold_fdre_C_D)         0.134     1.579    TdmClock_inst/f_count_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 TdmClock_inst/f_count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TdmClock_inst/f_count_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.562     1.445    TdmClock_inst/clk_IBUF_BUFG
    SLICE_X14Y15         FDRE                                         r  TdmClock_inst/f_count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y15         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  TdmClock_inst/f_count_reg[27]/Q
                         net (fo=2, routed)           0.125     1.735    TdmClock_inst/f_count_reg_n_0_[27]
    SLICE_X14Y15         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.845 r  TdmClock_inst/f_count_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.845    TdmClock_inst/f_count_reg[28]_i_1_n_5
    SLICE_X14Y15         FDRE                                         r  TdmClock_inst/f_count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.830     1.957    TdmClock_inst/clk_IBUF_BUFG
    SLICE_X14Y15         FDRE                                         r  TdmClock_inst/f_count_reg[27]/C
                         clock pessimism             -0.512     1.445    
    SLICE_X14Y15         FDRE (Hold_fdre_C_D)         0.134     1.579    TdmClock_inst/f_count_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 TdmClock_inst/f_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TdmClock_inst/f_count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.564     1.447    TdmClock_inst/clk_IBUF_BUFG
    SLICE_X14Y11         FDRE                                         r  TdmClock_inst/f_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y11         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  TdmClock_inst/f_count_reg[11]/Q
                         net (fo=2, routed)           0.126     1.737    TdmClock_inst/f_count_reg_n_0_[11]
    SLICE_X14Y11         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.847 r  TdmClock_inst/f_count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.847    TdmClock_inst/f_count_reg[12]_i_1_n_5
    SLICE_X14Y11         FDRE                                         r  TdmClock_inst/f_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.834     1.961    TdmClock_inst/clk_IBUF_BUFG
    SLICE_X14Y11         FDRE                                         r  TdmClock_inst/f_count_reg[11]/C
                         clock pessimism             -0.514     1.447    
    SLICE_X14Y11         FDRE (Hold_fdre_C_D)         0.134     1.581    TdmClock_inst/f_count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 TdmClock_inst/f_count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TdmClock_inst/f_count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.562     1.445    TdmClock_inst/clk_IBUF_BUFG
    SLICE_X14Y13         FDRE                                         r  TdmClock_inst/f_count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y13         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  TdmClock_inst/f_count_reg[19]/Q
                         net (fo=2, routed)           0.126     1.735    TdmClock_inst/f_count_reg_n_0_[19]
    SLICE_X14Y13         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.845 r  TdmClock_inst/f_count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.845    TdmClock_inst/f_count_reg[20]_i_1_n_5
    SLICE_X14Y13         FDRE                                         r  TdmClock_inst/f_count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.831     1.958    TdmClock_inst/clk_IBUF_BUFG
    SLICE_X14Y13         FDRE                                         r  TdmClock_inst/f_count_reg[19]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X14Y13         FDRE (Hold_fdre_C_D)         0.134     1.579    TdmClock_inst/f_count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 TdmClock_inst/f_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TdmClock_inst/f_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.565     1.448    TdmClock_inst/clk_IBUF_BUFG
    SLICE_X14Y9          FDRE                                         r  TdmClock_inst/f_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y9          FDRE (Prop_fdre_C_Q)         0.164     1.612 r  TdmClock_inst/f_count_reg[3]/Q
                         net (fo=2, routed)           0.126     1.738    TdmClock_inst/f_count_reg_n_0_[3]
    SLICE_X14Y9          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.848 r  TdmClock_inst/f_count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.848    TdmClock_inst/f_count_reg[4]_i_1_n_5
    SLICE_X14Y9          FDRE                                         r  TdmClock_inst/f_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.835     1.962    TdmClock_inst/clk_IBUF_BUFG
    SLICE_X14Y9          FDRE                                         r  TdmClock_inst/f_count_reg[3]/C
                         clock pessimism             -0.514     1.448    
    SLICE_X14Y9          FDRE (Hold_fdre_C_D)         0.134     1.582    TdmClock_inst/f_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 stateMachineClock_inst/f_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stateMachineClock_inst/f_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.902%)  route 0.179ns (49.098%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.590     1.473    stateMachineClock_inst/clk_IBUF_BUFG
    SLICE_X1Y16          FDRE                                         r  stateMachineClock_inst/f_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDRE (Prop_fdre_C_Q)         0.141     1.614 f  stateMachineClock_inst/f_count_reg[0]/Q
                         net (fo=3, routed)           0.179     1.794    stateMachineClock_inst/f_count[0]
    SLICE_X1Y16          LUT1 (Prop_lut1_I0_O)        0.045     1.839 r  stateMachineClock_inst/f_count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.839    stateMachineClock_inst/f_count_0[0]
    SLICE_X1Y16          FDRE                                         r  stateMachineClock_inst/f_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.859     1.986    stateMachineClock_inst/clk_IBUF_BUFG
    SLICE_X1Y16          FDRE                                         r  stateMachineClock_inst/f_count_reg[0]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X1Y16          FDRE (Hold_fdre_C_D)         0.091     1.564    stateMachineClock_inst/f_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 TdmClock_inst/f_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TdmClock_inst/f_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.630%)  route 0.181ns (49.370%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.565     1.448    TdmClock_inst/clk_IBUF_BUFG
    SLICE_X15Y9          FDRE                                         r  TdmClock_inst/f_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y9          FDRE (Prop_fdre_C_Q)         0.141     1.589 f  TdmClock_inst/f_count_reg[0]/Q
                         net (fo=3, routed)           0.181     1.770    TdmClock_inst/f_count_reg_n_0_[0]
    SLICE_X15Y9          LUT1 (Prop_lut1_I0_O)        0.045     1.815 r  TdmClock_inst/f_count[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.815    TdmClock_inst/f_count[0]
    SLICE_X15Y9          FDRE                                         r  TdmClock_inst/f_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.835     1.962    TdmClock_inst/clk_IBUF_BUFG
    SLICE_X15Y9          FDRE                                         r  TdmClock_inst/f_count_reg[0]/C
                         clock pessimism             -0.514     1.448    
    SLICE_X15Y9          FDRE (Hold_fdre_C_D)         0.091     1.539    TdmClock_inst/f_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 stateMachineClock_inst/f_count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stateMachineClock_inst/f_count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.591     1.474    stateMachineClock_inst/clk_IBUF_BUFG
    SLICE_X0Y13          FDRE                                         r  stateMachineClock_inst/f_count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  stateMachineClock_inst/f_count_reg[15]/Q
                         net (fo=2, routed)           0.133     1.748    stateMachineClock_inst/f_count[15]
    SLICE_X0Y13          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.859 r  stateMachineClock_inst/f_count0_carry__2/O[2]
                         net (fo=1, routed)           0.000     1.859    stateMachineClock_inst/data0[15]
    SLICE_X0Y13          FDRE                                         r  stateMachineClock_inst/f_count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.861     1.988    stateMachineClock_inst/clk_IBUF_BUFG
    SLICE_X0Y13          FDRE                                         r  stateMachineClock_inst/f_count_reg[15]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X0Y13          FDRE (Hold_fdre_C_D)         0.105     1.579    stateMachineClock_inst/f_count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.280    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y14   TdmClock_inst/f_clk_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X15Y9    TdmClock_inst/f_count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y11   TdmClock_inst/f_count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y11   TdmClock_inst/f_count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y11   TdmClock_inst/f_count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y12   TdmClock_inst/f_count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y12   TdmClock_inst/f_count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y12   TdmClock_inst/f_count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y12   TdmClock_inst/f_count_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y14   TdmClock_inst/f_clk_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y14   TdmClock_inst/f_clk_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y9    TdmClock_inst/f_count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y9    TdmClock_inst/f_count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y11   TdmClock_inst/f_count_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y11   TdmClock_inst/f_count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y11   TdmClock_inst/f_count_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y11   TdmClock_inst/f_count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y11   TdmClock_inst/f_count_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y11   TdmClock_inst/f_count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y14   TdmClock_inst/f_clk_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y14   TdmClock_inst/f_clk_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y9    TdmClock_inst/f_count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y9    TdmClock_inst/f_count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y11   TdmClock_inst/f_count_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y11   TdmClock_inst/f_count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y11   TdmClock_inst/f_count_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y11   TdmClock_inst/f_count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y11   TdmClock_inst/f_count_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y11   TdmClock_inst/f_count_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            53 Endpoints
Min Delay            53 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 w_bin_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.327ns  (logic 10.067ns (35.538%)  route 18.260ns (64.462%))
  Logic Levels:           26  (CARRY4=13 LDCE=1 LUT2=1 LUT3=3 LUT4=2 LUT6=5 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y4           LDCE                         0.000     0.000 r  w_bin_reg[2]/G
    SLICE_X4Y4           LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  w_bin_reg[2]/Q
                         net (fo=69, routed)          1.883     2.442    TDM_inst/Q[2]
    SLICE_X6Y6           LUT6 (Prop_lut6_I1_O)        0.124     2.566 r  TDM_inst/seg_OBUF[6]_inst_i_98/O
                         net (fo=17, routed)          1.353     3.919    TDM_inst/seg_OBUF[6]_inst_i_98_n_0
    SLICE_X6Y12          LUT3 (Prop_lut3_I1_O)        0.124     4.043 f  TDM_inst/seg_OBUF[6]_inst_i_102/O
                         net (fo=42, routed)          2.724     6.768    TDM_inst/twoscomp_inst/p_0_in[6]
    SLICE_X11Y2          LUT6 (Prop_lut6_I0_O)        0.124     6.892 r  TDM_inst/seg_OBUF[6]_inst_i_266/O
                         net (fo=2, routed)           0.723     7.615    TDM_inst/seg_OBUF[6]_inst_i_266_n_0
    SLICE_X8Y5           CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     8.011 r  TDM_inst/seg_OBUF[6]_inst_i_191/CO[3]
                         net (fo=1, routed)           0.000     8.011    TDM_inst/seg_OBUF[6]_inst_i_191_n_0
    SLICE_X8Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.128 r  TDM_inst/seg_OBUF[6]_inst_i_125/CO[3]
                         net (fo=1, routed)           0.000     8.128    TDM_inst/seg_OBUF[6]_inst_i_125_n_0
    SLICE_X8Y7           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.382 r  TDM_inst/seg_OBUF[6]_inst_i_72/CO[0]
                         net (fo=49, routed)          1.563     9.944    TDM_inst/seg_OBUF[6]_inst_i_72_n_3
    SLICE_X11Y4          LUT3 (Prop_lut3_I1_O)        0.395    10.339 r  TDM_inst/seg_OBUF[6]_inst_i_173/O
                         net (fo=1, routed)           0.963    11.303    TDM_inst/seg_OBUF[6]_inst_i_173_n_0
    SLICE_X9Y5           LUT6 (Prop_lut6_I5_O)        0.326    11.629 r  TDM_inst/seg_OBUF[6]_inst_i_109/O
                         net (fo=1, routed)           0.000    11.629    TDM_inst/seg_OBUF[6]_inst_i_109_n_0
    SLICE_X9Y5           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.030 r  TDM_inst/seg_OBUF[6]_inst_i_61/CO[3]
                         net (fo=1, routed)           0.000    12.030    TDM_inst/seg_OBUF[6]_inst_i_61_n_0
    SLICE_X9Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.144 r  TDM_inst/seg_OBUF[6]_inst_i_34/CO[3]
                         net (fo=1, routed)           0.000    12.144    TDM_inst/seg_OBUF[6]_inst_i_34_n_0
    SLICE_X9Y7           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.457 f  TDM_inst/seg_OBUF[6]_inst_i_18/O[3]
                         net (fo=9, routed)           1.044    13.501    TDM_inst/seg_OBUF[6]_inst_i_18_n_4
    SLICE_X10Y5          LUT3 (Prop_lut3_I1_O)        0.338    13.839 r  TDM_inst/seg_OBUF[6]_inst_i_350/O
                         net (fo=2, routed)           1.083    14.922    TDM_inst/seg_OBUF[6]_inst_i_350_n_0
    SLICE_X10Y6          LUT4 (Prop_lut4_I3_O)        0.355    15.277 r  TDM_inst/seg_OBUF[6]_inst_i_354/O
                         net (fo=1, routed)           0.000    15.277    TDM_inst/seg_OBUF[6]_inst_i_354_n_0
    SLICE_X10Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.790 r  TDM_inst/seg_OBUF[6]_inst_i_274/CO[3]
                         net (fo=1, routed)           0.000    15.790    TDM_inst/seg_OBUF[6]_inst_i_274_n_0
    SLICE_X10Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.113 r  TDM_inst/seg_OBUF[6]_inst_i_199/O[1]
                         net (fo=3, routed)           0.945    17.059    TDM_inst/seg_OBUF[6]_inst_i_199_n_6
    SLICE_X11Y8          LUT2 (Prop_lut2_I1_O)        0.306    17.365 r  TDM_inst/seg_OBUF[6]_inst_i_289/O
                         net (fo=1, routed)           0.000    17.365    TDM_inst/seg_OBUF[6]_inst_i_289_n_0
    SLICE_X11Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.766 r  TDM_inst/seg_OBUF[6]_inst_i_213/CO[3]
                         net (fo=1, routed)           0.000    17.766    TDM_inst/seg_OBUF[6]_inst_i_213_n_0
    SLICE_X11Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.880 r  TDM_inst/seg_OBUF[6]_inst_i_141/CO[3]
                         net (fo=1, routed)           0.000    17.880    TDM_inst/seg_OBUF[6]_inst_i_141_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.994 r  TDM_inst/seg_OBUF[6]_inst_i_84/CO[3]
                         net (fo=1, routed)           0.000    17.994    TDM_inst/seg_OBUF[6]_inst_i_84_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.108 r  TDM_inst/seg_OBUF[6]_inst_i_47/CO[3]
                         net (fo=1, routed)           0.000    18.108    TDM_inst/seg_OBUF[6]_inst_i_47_n_0
    SLICE_X11Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.222 r  TDM_inst/seg_OBUF[6]_inst_i_20/CO[3]
                         net (fo=4, routed)           0.956    19.178    TDM_inst/seg_OBUF[6]_inst_i_20_n_0
    SLICE_X10Y14         LUT6 (Prop_lut6_I1_O)        0.124    19.302 r  TDM_inst/seg_OBUF[6]_inst_i_17/O
                         net (fo=1, routed)           0.810    20.111    TDM_inst/seg_OBUF[6]_inst_i_17_n_0
    SLICE_X8Y14          LUT6 (Prop_lut6_I0_O)        0.124    20.235 r  TDM_inst/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.847    21.083    TDM_inst/w_disp_digit[0]
    SLICE_X10Y15         LUT4 (Prop_lut4_I0_O)        0.153    21.236 r  TDM_inst/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.364    24.600    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.727    28.327 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    28.327    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 w_bin_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.303ns  (logic 9.846ns (34.789%)  route 18.457ns (65.212%))
  Logic Levels:           26  (CARRY4=13 LDCE=1 LUT2=1 LUT3=3 LUT4=2 LUT6=5 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y4           LDCE                         0.000     0.000 r  w_bin_reg[2]/G
    SLICE_X4Y4           LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  w_bin_reg[2]/Q
                         net (fo=69, routed)          1.883     2.442    TDM_inst/Q[2]
    SLICE_X6Y6           LUT6 (Prop_lut6_I1_O)        0.124     2.566 r  TDM_inst/seg_OBUF[6]_inst_i_98/O
                         net (fo=17, routed)          1.353     3.919    TDM_inst/seg_OBUF[6]_inst_i_98_n_0
    SLICE_X6Y12          LUT3 (Prop_lut3_I1_O)        0.124     4.043 f  TDM_inst/seg_OBUF[6]_inst_i_102/O
                         net (fo=42, routed)          2.724     6.768    TDM_inst/twoscomp_inst/p_0_in[6]
    SLICE_X11Y2          LUT6 (Prop_lut6_I0_O)        0.124     6.892 r  TDM_inst/seg_OBUF[6]_inst_i_266/O
                         net (fo=2, routed)           0.723     7.615    TDM_inst/seg_OBUF[6]_inst_i_266_n_0
    SLICE_X8Y5           CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     8.011 r  TDM_inst/seg_OBUF[6]_inst_i_191/CO[3]
                         net (fo=1, routed)           0.000     8.011    TDM_inst/seg_OBUF[6]_inst_i_191_n_0
    SLICE_X8Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.128 r  TDM_inst/seg_OBUF[6]_inst_i_125/CO[3]
                         net (fo=1, routed)           0.000     8.128    TDM_inst/seg_OBUF[6]_inst_i_125_n_0
    SLICE_X8Y7           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.382 r  TDM_inst/seg_OBUF[6]_inst_i_72/CO[0]
                         net (fo=49, routed)          1.563     9.944    TDM_inst/seg_OBUF[6]_inst_i_72_n_3
    SLICE_X11Y4          LUT3 (Prop_lut3_I1_O)        0.395    10.339 r  TDM_inst/seg_OBUF[6]_inst_i_173/O
                         net (fo=1, routed)           0.963    11.303    TDM_inst/seg_OBUF[6]_inst_i_173_n_0
    SLICE_X9Y5           LUT6 (Prop_lut6_I5_O)        0.326    11.629 r  TDM_inst/seg_OBUF[6]_inst_i_109/O
                         net (fo=1, routed)           0.000    11.629    TDM_inst/seg_OBUF[6]_inst_i_109_n_0
    SLICE_X9Y5           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.030 r  TDM_inst/seg_OBUF[6]_inst_i_61/CO[3]
                         net (fo=1, routed)           0.000    12.030    TDM_inst/seg_OBUF[6]_inst_i_61_n_0
    SLICE_X9Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.144 r  TDM_inst/seg_OBUF[6]_inst_i_34/CO[3]
                         net (fo=1, routed)           0.000    12.144    TDM_inst/seg_OBUF[6]_inst_i_34_n_0
    SLICE_X9Y7           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.457 f  TDM_inst/seg_OBUF[6]_inst_i_18/O[3]
                         net (fo=9, routed)           1.044    13.501    TDM_inst/seg_OBUF[6]_inst_i_18_n_4
    SLICE_X10Y5          LUT3 (Prop_lut3_I1_O)        0.338    13.839 r  TDM_inst/seg_OBUF[6]_inst_i_350/O
                         net (fo=2, routed)           1.083    14.922    TDM_inst/seg_OBUF[6]_inst_i_350_n_0
    SLICE_X10Y6          LUT4 (Prop_lut4_I3_O)        0.355    15.277 r  TDM_inst/seg_OBUF[6]_inst_i_354/O
                         net (fo=1, routed)           0.000    15.277    TDM_inst/seg_OBUF[6]_inst_i_354_n_0
    SLICE_X10Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.790 r  TDM_inst/seg_OBUF[6]_inst_i_274/CO[3]
                         net (fo=1, routed)           0.000    15.790    TDM_inst/seg_OBUF[6]_inst_i_274_n_0
    SLICE_X10Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.113 r  TDM_inst/seg_OBUF[6]_inst_i_199/O[1]
                         net (fo=3, routed)           0.945    17.059    TDM_inst/seg_OBUF[6]_inst_i_199_n_6
    SLICE_X11Y8          LUT2 (Prop_lut2_I1_O)        0.306    17.365 r  TDM_inst/seg_OBUF[6]_inst_i_289/O
                         net (fo=1, routed)           0.000    17.365    TDM_inst/seg_OBUF[6]_inst_i_289_n_0
    SLICE_X11Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.766 r  TDM_inst/seg_OBUF[6]_inst_i_213/CO[3]
                         net (fo=1, routed)           0.000    17.766    TDM_inst/seg_OBUF[6]_inst_i_213_n_0
    SLICE_X11Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.880 r  TDM_inst/seg_OBUF[6]_inst_i_141/CO[3]
                         net (fo=1, routed)           0.000    17.880    TDM_inst/seg_OBUF[6]_inst_i_141_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.994 r  TDM_inst/seg_OBUF[6]_inst_i_84/CO[3]
                         net (fo=1, routed)           0.000    17.994    TDM_inst/seg_OBUF[6]_inst_i_84_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.108 r  TDM_inst/seg_OBUF[6]_inst_i_47/CO[3]
                         net (fo=1, routed)           0.000    18.108    TDM_inst/seg_OBUF[6]_inst_i_47_n_0
    SLICE_X11Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.222 r  TDM_inst/seg_OBUF[6]_inst_i_20/CO[3]
                         net (fo=4, routed)           0.956    19.178    TDM_inst/seg_OBUF[6]_inst_i_20_n_0
    SLICE_X10Y14         LUT6 (Prop_lut6_I1_O)        0.124    19.302 f  TDM_inst/seg_OBUF[6]_inst_i_17/O
                         net (fo=1, routed)           0.810    20.111    TDM_inst/seg_OBUF[6]_inst_i_17_n_0
    SLICE_X8Y14          LUT6 (Prop_lut6_I0_O)        0.124    20.235 f  TDM_inst/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.847    21.083    TDM_inst/w_disp_digit[0]
    SLICE_X10Y15         LUT4 (Prop_lut4_I0_O)        0.124    21.207 r  TDM_inst/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.561    24.768    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    28.303 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    28.303    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 w_bin_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.286ns  (logic 10.068ns (35.595%)  route 18.217ns (64.405%))
  Logic Levels:           26  (CARRY4=13 LDCE=1 LUT2=1 LUT3=3 LUT4=2 LUT6=5 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y4           LDCE                         0.000     0.000 r  w_bin_reg[2]/G
    SLICE_X4Y4           LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  w_bin_reg[2]/Q
                         net (fo=69, routed)          1.883     2.442    TDM_inst/Q[2]
    SLICE_X6Y6           LUT6 (Prop_lut6_I1_O)        0.124     2.566 r  TDM_inst/seg_OBUF[6]_inst_i_98/O
                         net (fo=17, routed)          1.353     3.919    TDM_inst/seg_OBUF[6]_inst_i_98_n_0
    SLICE_X6Y12          LUT3 (Prop_lut3_I1_O)        0.124     4.043 f  TDM_inst/seg_OBUF[6]_inst_i_102/O
                         net (fo=42, routed)          2.724     6.768    TDM_inst/twoscomp_inst/p_0_in[6]
    SLICE_X11Y2          LUT6 (Prop_lut6_I0_O)        0.124     6.892 r  TDM_inst/seg_OBUF[6]_inst_i_266/O
                         net (fo=2, routed)           0.723     7.615    TDM_inst/seg_OBUF[6]_inst_i_266_n_0
    SLICE_X8Y5           CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     8.011 r  TDM_inst/seg_OBUF[6]_inst_i_191/CO[3]
                         net (fo=1, routed)           0.000     8.011    TDM_inst/seg_OBUF[6]_inst_i_191_n_0
    SLICE_X8Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.128 r  TDM_inst/seg_OBUF[6]_inst_i_125/CO[3]
                         net (fo=1, routed)           0.000     8.128    TDM_inst/seg_OBUF[6]_inst_i_125_n_0
    SLICE_X8Y7           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.382 r  TDM_inst/seg_OBUF[6]_inst_i_72/CO[0]
                         net (fo=49, routed)          1.563     9.944    TDM_inst/seg_OBUF[6]_inst_i_72_n_3
    SLICE_X11Y4          LUT3 (Prop_lut3_I1_O)        0.395    10.339 r  TDM_inst/seg_OBUF[6]_inst_i_173/O
                         net (fo=1, routed)           0.963    11.303    TDM_inst/seg_OBUF[6]_inst_i_173_n_0
    SLICE_X9Y5           LUT6 (Prop_lut6_I5_O)        0.326    11.629 r  TDM_inst/seg_OBUF[6]_inst_i_109/O
                         net (fo=1, routed)           0.000    11.629    TDM_inst/seg_OBUF[6]_inst_i_109_n_0
    SLICE_X9Y5           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.030 r  TDM_inst/seg_OBUF[6]_inst_i_61/CO[3]
                         net (fo=1, routed)           0.000    12.030    TDM_inst/seg_OBUF[6]_inst_i_61_n_0
    SLICE_X9Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.144 r  TDM_inst/seg_OBUF[6]_inst_i_34/CO[3]
                         net (fo=1, routed)           0.000    12.144    TDM_inst/seg_OBUF[6]_inst_i_34_n_0
    SLICE_X9Y7           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.457 f  TDM_inst/seg_OBUF[6]_inst_i_18/O[3]
                         net (fo=9, routed)           1.044    13.501    TDM_inst/seg_OBUF[6]_inst_i_18_n_4
    SLICE_X10Y5          LUT3 (Prop_lut3_I1_O)        0.338    13.839 r  TDM_inst/seg_OBUF[6]_inst_i_350/O
                         net (fo=2, routed)           1.083    14.922    TDM_inst/seg_OBUF[6]_inst_i_350_n_0
    SLICE_X10Y6          LUT4 (Prop_lut4_I3_O)        0.355    15.277 r  TDM_inst/seg_OBUF[6]_inst_i_354/O
                         net (fo=1, routed)           0.000    15.277    TDM_inst/seg_OBUF[6]_inst_i_354_n_0
    SLICE_X10Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.790 r  TDM_inst/seg_OBUF[6]_inst_i_274/CO[3]
                         net (fo=1, routed)           0.000    15.790    TDM_inst/seg_OBUF[6]_inst_i_274_n_0
    SLICE_X10Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.113 r  TDM_inst/seg_OBUF[6]_inst_i_199/O[1]
                         net (fo=3, routed)           0.945    17.059    TDM_inst/seg_OBUF[6]_inst_i_199_n_6
    SLICE_X11Y8          LUT2 (Prop_lut2_I1_O)        0.306    17.365 r  TDM_inst/seg_OBUF[6]_inst_i_289/O
                         net (fo=1, routed)           0.000    17.365    TDM_inst/seg_OBUF[6]_inst_i_289_n_0
    SLICE_X11Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.766 r  TDM_inst/seg_OBUF[6]_inst_i_213/CO[3]
                         net (fo=1, routed)           0.000    17.766    TDM_inst/seg_OBUF[6]_inst_i_213_n_0
    SLICE_X11Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.880 r  TDM_inst/seg_OBUF[6]_inst_i_141/CO[3]
                         net (fo=1, routed)           0.000    17.880    TDM_inst/seg_OBUF[6]_inst_i_141_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.994 r  TDM_inst/seg_OBUF[6]_inst_i_84/CO[3]
                         net (fo=1, routed)           0.000    17.994    TDM_inst/seg_OBUF[6]_inst_i_84_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.108 r  TDM_inst/seg_OBUF[6]_inst_i_47/CO[3]
                         net (fo=1, routed)           0.000    18.108    TDM_inst/seg_OBUF[6]_inst_i_47_n_0
    SLICE_X11Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.222 r  TDM_inst/seg_OBUF[6]_inst_i_20/CO[3]
                         net (fo=4, routed)           1.359    19.581    TDM_inst/seg_OBUF[6]_inst_i_20_n_0
    SLICE_X10Y14         LUT6 (Prop_lut6_I2_O)        0.124    19.705 r  TDM_inst/seg_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.378    20.083    TDM_inst/seg_OBUF[6]_inst_i_6_n_0
    SLICE_X10Y14         LUT6 (Prop_lut6_I0_O)        0.124    20.207 r  TDM_inst/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.822    21.029    TDM_inst/w_disp_digit[1]
    SLICE_X10Y15         LUT4 (Prop_lut4_I0_O)        0.146    21.175 r  TDM_inst/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.375    24.550    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.735    28.286 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    28.286    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 w_bin_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.192ns  (logic 9.822ns (34.839%)  route 18.370ns (65.161%))
  Logic Levels:           26  (CARRY4=13 LDCE=1 LUT2=1 LUT3=3 LUT4=2 LUT6=5 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y4           LDCE                         0.000     0.000 r  w_bin_reg[2]/G
    SLICE_X4Y4           LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  w_bin_reg[2]/Q
                         net (fo=69, routed)          1.883     2.442    TDM_inst/Q[2]
    SLICE_X6Y6           LUT6 (Prop_lut6_I1_O)        0.124     2.566 r  TDM_inst/seg_OBUF[6]_inst_i_98/O
                         net (fo=17, routed)          1.353     3.919    TDM_inst/seg_OBUF[6]_inst_i_98_n_0
    SLICE_X6Y12          LUT3 (Prop_lut3_I1_O)        0.124     4.043 f  TDM_inst/seg_OBUF[6]_inst_i_102/O
                         net (fo=42, routed)          2.724     6.768    TDM_inst/twoscomp_inst/p_0_in[6]
    SLICE_X11Y2          LUT6 (Prop_lut6_I0_O)        0.124     6.892 r  TDM_inst/seg_OBUF[6]_inst_i_266/O
                         net (fo=2, routed)           0.723     7.615    TDM_inst/seg_OBUF[6]_inst_i_266_n_0
    SLICE_X8Y5           CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     8.011 r  TDM_inst/seg_OBUF[6]_inst_i_191/CO[3]
                         net (fo=1, routed)           0.000     8.011    TDM_inst/seg_OBUF[6]_inst_i_191_n_0
    SLICE_X8Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.128 r  TDM_inst/seg_OBUF[6]_inst_i_125/CO[3]
                         net (fo=1, routed)           0.000     8.128    TDM_inst/seg_OBUF[6]_inst_i_125_n_0
    SLICE_X8Y7           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.382 r  TDM_inst/seg_OBUF[6]_inst_i_72/CO[0]
                         net (fo=49, routed)          1.563     9.944    TDM_inst/seg_OBUF[6]_inst_i_72_n_3
    SLICE_X11Y4          LUT3 (Prop_lut3_I1_O)        0.395    10.339 r  TDM_inst/seg_OBUF[6]_inst_i_173/O
                         net (fo=1, routed)           0.963    11.303    TDM_inst/seg_OBUF[6]_inst_i_173_n_0
    SLICE_X9Y5           LUT6 (Prop_lut6_I5_O)        0.326    11.629 r  TDM_inst/seg_OBUF[6]_inst_i_109/O
                         net (fo=1, routed)           0.000    11.629    TDM_inst/seg_OBUF[6]_inst_i_109_n_0
    SLICE_X9Y5           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.030 r  TDM_inst/seg_OBUF[6]_inst_i_61/CO[3]
                         net (fo=1, routed)           0.000    12.030    TDM_inst/seg_OBUF[6]_inst_i_61_n_0
    SLICE_X9Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.144 r  TDM_inst/seg_OBUF[6]_inst_i_34/CO[3]
                         net (fo=1, routed)           0.000    12.144    TDM_inst/seg_OBUF[6]_inst_i_34_n_0
    SLICE_X9Y7           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.457 f  TDM_inst/seg_OBUF[6]_inst_i_18/O[3]
                         net (fo=9, routed)           1.044    13.501    TDM_inst/seg_OBUF[6]_inst_i_18_n_4
    SLICE_X10Y5          LUT3 (Prop_lut3_I1_O)        0.338    13.839 r  TDM_inst/seg_OBUF[6]_inst_i_350/O
                         net (fo=2, routed)           1.083    14.922    TDM_inst/seg_OBUF[6]_inst_i_350_n_0
    SLICE_X10Y6          LUT4 (Prop_lut4_I3_O)        0.355    15.277 r  TDM_inst/seg_OBUF[6]_inst_i_354/O
                         net (fo=1, routed)           0.000    15.277    TDM_inst/seg_OBUF[6]_inst_i_354_n_0
    SLICE_X10Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.790 r  TDM_inst/seg_OBUF[6]_inst_i_274/CO[3]
                         net (fo=1, routed)           0.000    15.790    TDM_inst/seg_OBUF[6]_inst_i_274_n_0
    SLICE_X10Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.113 r  TDM_inst/seg_OBUF[6]_inst_i_199/O[1]
                         net (fo=3, routed)           0.945    17.059    TDM_inst/seg_OBUF[6]_inst_i_199_n_6
    SLICE_X11Y8          LUT2 (Prop_lut2_I1_O)        0.306    17.365 r  TDM_inst/seg_OBUF[6]_inst_i_289/O
                         net (fo=1, routed)           0.000    17.365    TDM_inst/seg_OBUF[6]_inst_i_289_n_0
    SLICE_X11Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.766 r  TDM_inst/seg_OBUF[6]_inst_i_213/CO[3]
                         net (fo=1, routed)           0.000    17.766    TDM_inst/seg_OBUF[6]_inst_i_213_n_0
    SLICE_X11Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.880 r  TDM_inst/seg_OBUF[6]_inst_i_141/CO[3]
                         net (fo=1, routed)           0.000    17.880    TDM_inst/seg_OBUF[6]_inst_i_141_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.994 r  TDM_inst/seg_OBUF[6]_inst_i_84/CO[3]
                         net (fo=1, routed)           0.000    17.994    TDM_inst/seg_OBUF[6]_inst_i_84_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.108 r  TDM_inst/seg_OBUF[6]_inst_i_47/CO[3]
                         net (fo=1, routed)           0.000    18.108    TDM_inst/seg_OBUF[6]_inst_i_47_n_0
    SLICE_X11Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.222 r  TDM_inst/seg_OBUF[6]_inst_i_20/CO[3]
                         net (fo=4, routed)           1.359    19.581    TDM_inst/seg_OBUF[6]_inst_i_20_n_0
    SLICE_X10Y14         LUT6 (Prop_lut6_I2_O)        0.124    19.705 r  TDM_inst/seg_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.378    20.083    TDM_inst/seg_OBUF[6]_inst_i_6_n_0
    SLICE_X10Y14         LUT6 (Prop_lut6_I0_O)        0.124    20.207 r  TDM_inst/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.822    21.029    TDM_inst/w_disp_digit[1]
    SLICE_X10Y15         LUT4 (Prop_lut4_I3_O)        0.124    21.153 r  TDM_inst/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.528    24.681    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    28.192 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    28.192    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 w_bin_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.080ns  (logic 9.840ns (35.043%)  route 18.240ns (64.957%))
  Logic Levels:           26  (CARRY4=13 LDCE=1 LUT2=1 LUT3=3 LUT4=2 LUT6=5 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y4           LDCE                         0.000     0.000 r  w_bin_reg[2]/G
    SLICE_X4Y4           LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  w_bin_reg[2]/Q
                         net (fo=69, routed)          1.883     2.442    TDM_inst/Q[2]
    SLICE_X6Y6           LUT6 (Prop_lut6_I1_O)        0.124     2.566 r  TDM_inst/seg_OBUF[6]_inst_i_98/O
                         net (fo=17, routed)          1.353     3.919    TDM_inst/seg_OBUF[6]_inst_i_98_n_0
    SLICE_X6Y12          LUT3 (Prop_lut3_I1_O)        0.124     4.043 f  TDM_inst/seg_OBUF[6]_inst_i_102/O
                         net (fo=42, routed)          2.724     6.768    TDM_inst/twoscomp_inst/p_0_in[6]
    SLICE_X11Y2          LUT6 (Prop_lut6_I0_O)        0.124     6.892 r  TDM_inst/seg_OBUF[6]_inst_i_266/O
                         net (fo=2, routed)           0.723     7.615    TDM_inst/seg_OBUF[6]_inst_i_266_n_0
    SLICE_X8Y5           CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     8.011 r  TDM_inst/seg_OBUF[6]_inst_i_191/CO[3]
                         net (fo=1, routed)           0.000     8.011    TDM_inst/seg_OBUF[6]_inst_i_191_n_0
    SLICE_X8Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.128 r  TDM_inst/seg_OBUF[6]_inst_i_125/CO[3]
                         net (fo=1, routed)           0.000     8.128    TDM_inst/seg_OBUF[6]_inst_i_125_n_0
    SLICE_X8Y7           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.382 r  TDM_inst/seg_OBUF[6]_inst_i_72/CO[0]
                         net (fo=49, routed)          1.563     9.944    TDM_inst/seg_OBUF[6]_inst_i_72_n_3
    SLICE_X11Y4          LUT3 (Prop_lut3_I1_O)        0.395    10.339 r  TDM_inst/seg_OBUF[6]_inst_i_173/O
                         net (fo=1, routed)           0.963    11.303    TDM_inst/seg_OBUF[6]_inst_i_173_n_0
    SLICE_X9Y5           LUT6 (Prop_lut6_I5_O)        0.326    11.629 r  TDM_inst/seg_OBUF[6]_inst_i_109/O
                         net (fo=1, routed)           0.000    11.629    TDM_inst/seg_OBUF[6]_inst_i_109_n_0
    SLICE_X9Y5           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.030 r  TDM_inst/seg_OBUF[6]_inst_i_61/CO[3]
                         net (fo=1, routed)           0.000    12.030    TDM_inst/seg_OBUF[6]_inst_i_61_n_0
    SLICE_X9Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.144 r  TDM_inst/seg_OBUF[6]_inst_i_34/CO[3]
                         net (fo=1, routed)           0.000    12.144    TDM_inst/seg_OBUF[6]_inst_i_34_n_0
    SLICE_X9Y7           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.457 f  TDM_inst/seg_OBUF[6]_inst_i_18/O[3]
                         net (fo=9, routed)           1.044    13.501    TDM_inst/seg_OBUF[6]_inst_i_18_n_4
    SLICE_X10Y5          LUT3 (Prop_lut3_I1_O)        0.338    13.839 r  TDM_inst/seg_OBUF[6]_inst_i_350/O
                         net (fo=2, routed)           1.083    14.922    TDM_inst/seg_OBUF[6]_inst_i_350_n_0
    SLICE_X10Y6          LUT4 (Prop_lut4_I3_O)        0.355    15.277 r  TDM_inst/seg_OBUF[6]_inst_i_354/O
                         net (fo=1, routed)           0.000    15.277    TDM_inst/seg_OBUF[6]_inst_i_354_n_0
    SLICE_X10Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.790 r  TDM_inst/seg_OBUF[6]_inst_i_274/CO[3]
                         net (fo=1, routed)           0.000    15.790    TDM_inst/seg_OBUF[6]_inst_i_274_n_0
    SLICE_X10Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.113 r  TDM_inst/seg_OBUF[6]_inst_i_199/O[1]
                         net (fo=3, routed)           0.945    17.059    TDM_inst/seg_OBUF[6]_inst_i_199_n_6
    SLICE_X11Y8          LUT2 (Prop_lut2_I1_O)        0.306    17.365 r  TDM_inst/seg_OBUF[6]_inst_i_289/O
                         net (fo=1, routed)           0.000    17.365    TDM_inst/seg_OBUF[6]_inst_i_289_n_0
    SLICE_X11Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.766 r  TDM_inst/seg_OBUF[6]_inst_i_213/CO[3]
                         net (fo=1, routed)           0.000    17.766    TDM_inst/seg_OBUF[6]_inst_i_213_n_0
    SLICE_X11Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.880 r  TDM_inst/seg_OBUF[6]_inst_i_141/CO[3]
                         net (fo=1, routed)           0.000    17.880    TDM_inst/seg_OBUF[6]_inst_i_141_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.994 r  TDM_inst/seg_OBUF[6]_inst_i_84/CO[3]
                         net (fo=1, routed)           0.000    17.994    TDM_inst/seg_OBUF[6]_inst_i_84_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.108 r  TDM_inst/seg_OBUF[6]_inst_i_47/CO[3]
                         net (fo=1, routed)           0.000    18.108    TDM_inst/seg_OBUF[6]_inst_i_47_n_0
    SLICE_X11Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.222 r  TDM_inst/seg_OBUF[6]_inst_i_20/CO[3]
                         net (fo=4, routed)           1.359    19.581    TDM_inst/seg_OBUF[6]_inst_i_20_n_0
    SLICE_X10Y14         LUT6 (Prop_lut6_I2_O)        0.124    19.705 r  TDM_inst/seg_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.378    20.083    TDM_inst/seg_OBUF[6]_inst_i_6_n_0
    SLICE_X10Y14         LUT6 (Prop_lut6_I0_O)        0.124    20.207 r  TDM_inst/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.814    21.021    TDM_inst/w_disp_digit[1]
    SLICE_X10Y15         LUT4 (Prop_lut4_I3_O)        0.124    21.145 r  TDM_inst/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.406    24.551    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    28.080 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    28.080    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 w_bin_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        27.795ns  (logic 10.099ns (36.333%)  route 17.696ns (63.667%))
  Logic Levels:           26  (CARRY4=13 LDCE=1 LUT2=1 LUT3=3 LUT4=2 LUT6=5 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y4           LDCE                         0.000     0.000 r  w_bin_reg[2]/G
    SLICE_X4Y4           LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  w_bin_reg[2]/Q
                         net (fo=69, routed)          1.883     2.442    TDM_inst/Q[2]
    SLICE_X6Y6           LUT6 (Prop_lut6_I1_O)        0.124     2.566 r  TDM_inst/seg_OBUF[6]_inst_i_98/O
                         net (fo=17, routed)          1.353     3.919    TDM_inst/seg_OBUF[6]_inst_i_98_n_0
    SLICE_X6Y12          LUT3 (Prop_lut3_I1_O)        0.124     4.043 f  TDM_inst/seg_OBUF[6]_inst_i_102/O
                         net (fo=42, routed)          2.724     6.768    TDM_inst/twoscomp_inst/p_0_in[6]
    SLICE_X11Y2          LUT6 (Prop_lut6_I0_O)        0.124     6.892 r  TDM_inst/seg_OBUF[6]_inst_i_266/O
                         net (fo=2, routed)           0.723     7.615    TDM_inst/seg_OBUF[6]_inst_i_266_n_0
    SLICE_X8Y5           CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     8.011 r  TDM_inst/seg_OBUF[6]_inst_i_191/CO[3]
                         net (fo=1, routed)           0.000     8.011    TDM_inst/seg_OBUF[6]_inst_i_191_n_0
    SLICE_X8Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.128 r  TDM_inst/seg_OBUF[6]_inst_i_125/CO[3]
                         net (fo=1, routed)           0.000     8.128    TDM_inst/seg_OBUF[6]_inst_i_125_n_0
    SLICE_X8Y7           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.382 r  TDM_inst/seg_OBUF[6]_inst_i_72/CO[0]
                         net (fo=49, routed)          1.563     9.944    TDM_inst/seg_OBUF[6]_inst_i_72_n_3
    SLICE_X11Y4          LUT3 (Prop_lut3_I1_O)        0.395    10.339 r  TDM_inst/seg_OBUF[6]_inst_i_173/O
                         net (fo=1, routed)           0.963    11.303    TDM_inst/seg_OBUF[6]_inst_i_173_n_0
    SLICE_X9Y5           LUT6 (Prop_lut6_I5_O)        0.326    11.629 r  TDM_inst/seg_OBUF[6]_inst_i_109/O
                         net (fo=1, routed)           0.000    11.629    TDM_inst/seg_OBUF[6]_inst_i_109_n_0
    SLICE_X9Y5           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.030 r  TDM_inst/seg_OBUF[6]_inst_i_61/CO[3]
                         net (fo=1, routed)           0.000    12.030    TDM_inst/seg_OBUF[6]_inst_i_61_n_0
    SLICE_X9Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.144 r  TDM_inst/seg_OBUF[6]_inst_i_34/CO[3]
                         net (fo=1, routed)           0.000    12.144    TDM_inst/seg_OBUF[6]_inst_i_34_n_0
    SLICE_X9Y7           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.457 f  TDM_inst/seg_OBUF[6]_inst_i_18/O[3]
                         net (fo=9, routed)           1.044    13.501    TDM_inst/seg_OBUF[6]_inst_i_18_n_4
    SLICE_X10Y5          LUT3 (Prop_lut3_I1_O)        0.338    13.839 r  TDM_inst/seg_OBUF[6]_inst_i_350/O
                         net (fo=2, routed)           1.083    14.922    TDM_inst/seg_OBUF[6]_inst_i_350_n_0
    SLICE_X10Y6          LUT4 (Prop_lut4_I3_O)        0.355    15.277 r  TDM_inst/seg_OBUF[6]_inst_i_354/O
                         net (fo=1, routed)           0.000    15.277    TDM_inst/seg_OBUF[6]_inst_i_354_n_0
    SLICE_X10Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.790 r  TDM_inst/seg_OBUF[6]_inst_i_274/CO[3]
                         net (fo=1, routed)           0.000    15.790    TDM_inst/seg_OBUF[6]_inst_i_274_n_0
    SLICE_X10Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.113 r  TDM_inst/seg_OBUF[6]_inst_i_199/O[1]
                         net (fo=3, routed)           0.945    17.059    TDM_inst/seg_OBUF[6]_inst_i_199_n_6
    SLICE_X11Y8          LUT2 (Prop_lut2_I1_O)        0.306    17.365 r  TDM_inst/seg_OBUF[6]_inst_i_289/O
                         net (fo=1, routed)           0.000    17.365    TDM_inst/seg_OBUF[6]_inst_i_289_n_0
    SLICE_X11Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.766 r  TDM_inst/seg_OBUF[6]_inst_i_213/CO[3]
                         net (fo=1, routed)           0.000    17.766    TDM_inst/seg_OBUF[6]_inst_i_213_n_0
    SLICE_X11Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.880 r  TDM_inst/seg_OBUF[6]_inst_i_141/CO[3]
                         net (fo=1, routed)           0.000    17.880    TDM_inst/seg_OBUF[6]_inst_i_141_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.994 r  TDM_inst/seg_OBUF[6]_inst_i_84/CO[3]
                         net (fo=1, routed)           0.000    17.994    TDM_inst/seg_OBUF[6]_inst_i_84_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.108 r  TDM_inst/seg_OBUF[6]_inst_i_47/CO[3]
                         net (fo=1, routed)           0.000    18.108    TDM_inst/seg_OBUF[6]_inst_i_47_n_0
    SLICE_X11Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.222 r  TDM_inst/seg_OBUF[6]_inst_i_20/CO[3]
                         net (fo=4, routed)           1.359    19.581    TDM_inst/seg_OBUF[6]_inst_i_20_n_0
    SLICE_X10Y14         LUT6 (Prop_lut6_I2_O)        0.124    19.705 r  TDM_inst/seg_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.378    20.083    TDM_inst/seg_OBUF[6]_inst_i_6_n_0
    SLICE_X10Y14         LUT6 (Prop_lut6_I0_O)        0.124    20.207 r  TDM_inst/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.814    21.021    TDM_inst/w_disp_digit[1]
    SLICE_X10Y15         LUT4 (Prop_lut4_I3_O)        0.152    21.173 r  TDM_inst/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.862    24.035    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.760    27.795 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    27.795    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 w_bin_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        27.724ns  (logic 9.815ns (35.404%)  route 17.909ns (64.596%))
  Logic Levels:           26  (CARRY4=13 LDCE=1 LUT2=1 LUT3=3 LUT4=2 LUT6=5 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y4           LDCE                         0.000     0.000 r  w_bin_reg[2]/G
    SLICE_X4Y4           LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  w_bin_reg[2]/Q
                         net (fo=69, routed)          1.883     2.442    TDM_inst/Q[2]
    SLICE_X6Y6           LUT6 (Prop_lut6_I1_O)        0.124     2.566 r  TDM_inst/seg_OBUF[6]_inst_i_98/O
                         net (fo=17, routed)          1.353     3.919    TDM_inst/seg_OBUF[6]_inst_i_98_n_0
    SLICE_X6Y12          LUT3 (Prop_lut3_I1_O)        0.124     4.043 f  TDM_inst/seg_OBUF[6]_inst_i_102/O
                         net (fo=42, routed)          2.724     6.768    TDM_inst/twoscomp_inst/p_0_in[6]
    SLICE_X11Y2          LUT6 (Prop_lut6_I0_O)        0.124     6.892 r  TDM_inst/seg_OBUF[6]_inst_i_266/O
                         net (fo=2, routed)           0.723     7.615    TDM_inst/seg_OBUF[6]_inst_i_266_n_0
    SLICE_X8Y5           CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     8.011 r  TDM_inst/seg_OBUF[6]_inst_i_191/CO[3]
                         net (fo=1, routed)           0.000     8.011    TDM_inst/seg_OBUF[6]_inst_i_191_n_0
    SLICE_X8Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.128 r  TDM_inst/seg_OBUF[6]_inst_i_125/CO[3]
                         net (fo=1, routed)           0.000     8.128    TDM_inst/seg_OBUF[6]_inst_i_125_n_0
    SLICE_X8Y7           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.382 r  TDM_inst/seg_OBUF[6]_inst_i_72/CO[0]
                         net (fo=49, routed)          1.563     9.944    TDM_inst/seg_OBUF[6]_inst_i_72_n_3
    SLICE_X11Y4          LUT3 (Prop_lut3_I1_O)        0.395    10.339 r  TDM_inst/seg_OBUF[6]_inst_i_173/O
                         net (fo=1, routed)           0.963    11.303    TDM_inst/seg_OBUF[6]_inst_i_173_n_0
    SLICE_X9Y5           LUT6 (Prop_lut6_I5_O)        0.326    11.629 r  TDM_inst/seg_OBUF[6]_inst_i_109/O
                         net (fo=1, routed)           0.000    11.629    TDM_inst/seg_OBUF[6]_inst_i_109_n_0
    SLICE_X9Y5           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.030 r  TDM_inst/seg_OBUF[6]_inst_i_61/CO[3]
                         net (fo=1, routed)           0.000    12.030    TDM_inst/seg_OBUF[6]_inst_i_61_n_0
    SLICE_X9Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.144 r  TDM_inst/seg_OBUF[6]_inst_i_34/CO[3]
                         net (fo=1, routed)           0.000    12.144    TDM_inst/seg_OBUF[6]_inst_i_34_n_0
    SLICE_X9Y7           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.457 f  TDM_inst/seg_OBUF[6]_inst_i_18/O[3]
                         net (fo=9, routed)           1.044    13.501    TDM_inst/seg_OBUF[6]_inst_i_18_n_4
    SLICE_X10Y5          LUT3 (Prop_lut3_I1_O)        0.338    13.839 r  TDM_inst/seg_OBUF[6]_inst_i_350/O
                         net (fo=2, routed)           1.083    14.922    TDM_inst/seg_OBUF[6]_inst_i_350_n_0
    SLICE_X10Y6          LUT4 (Prop_lut4_I3_O)        0.355    15.277 r  TDM_inst/seg_OBUF[6]_inst_i_354/O
                         net (fo=1, routed)           0.000    15.277    TDM_inst/seg_OBUF[6]_inst_i_354_n_0
    SLICE_X10Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.790 r  TDM_inst/seg_OBUF[6]_inst_i_274/CO[3]
                         net (fo=1, routed)           0.000    15.790    TDM_inst/seg_OBUF[6]_inst_i_274_n_0
    SLICE_X10Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.113 r  TDM_inst/seg_OBUF[6]_inst_i_199/O[1]
                         net (fo=3, routed)           0.945    17.059    TDM_inst/seg_OBUF[6]_inst_i_199_n_6
    SLICE_X11Y8          LUT2 (Prop_lut2_I1_O)        0.306    17.365 r  TDM_inst/seg_OBUF[6]_inst_i_289/O
                         net (fo=1, routed)           0.000    17.365    TDM_inst/seg_OBUF[6]_inst_i_289_n_0
    SLICE_X11Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.766 r  TDM_inst/seg_OBUF[6]_inst_i_213/CO[3]
                         net (fo=1, routed)           0.000    17.766    TDM_inst/seg_OBUF[6]_inst_i_213_n_0
    SLICE_X11Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.880 r  TDM_inst/seg_OBUF[6]_inst_i_141/CO[3]
                         net (fo=1, routed)           0.000    17.880    TDM_inst/seg_OBUF[6]_inst_i_141_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.994 r  TDM_inst/seg_OBUF[6]_inst_i_84/CO[3]
                         net (fo=1, routed)           0.000    17.994    TDM_inst/seg_OBUF[6]_inst_i_84_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.108 r  TDM_inst/seg_OBUF[6]_inst_i_47/CO[3]
                         net (fo=1, routed)           0.000    18.108    TDM_inst/seg_OBUF[6]_inst_i_47_n_0
    SLICE_X11Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.222 r  TDM_inst/seg_OBUF[6]_inst_i_20/CO[3]
                         net (fo=4, routed)           0.956    19.178    TDM_inst/seg_OBUF[6]_inst_i_20_n_0
    SLICE_X10Y14         LUT6 (Prop_lut6_I1_O)        0.124    19.302 r  TDM_inst/seg_OBUF[6]_inst_i_17/O
                         net (fo=1, routed)           0.810    20.111    TDM_inst/seg_OBUF[6]_inst_i_17_n_0
    SLICE_X8Y14          LUT6 (Prop_lut6_I0_O)        0.124    20.235 r  TDM_inst/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.856    21.092    TDM_inst/w_disp_digit[0]
    SLICE_X10Y15         LUT4 (Prop_lut4_I0_O)        0.124    21.216 r  TDM_inst/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.004    24.220    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    27.724 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    27.724    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 f_state_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.005ns  (logic 4.083ns (45.343%)  route 4.922ns (54.657%))
  Logic Levels:           3  (FDCE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDCE                         0.000     0.000 r  f_state_reg[0]/C
    SLICE_X1Y15          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  f_state_reg[0]/Q
                         net (fo=17, routed)          1.296     1.752    TDM_inst/an[0][0]
    SLICE_X15Y14         LUT6 (Prop_lut6_I5_O)        0.124     1.876 r  TDM_inst/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.626     5.502    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.503     9.005 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.005    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 f_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.863ns  (logic 4.079ns (46.023%)  route 4.784ns (53.977%))
  Logic Levels:           3  (FDCE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDCE                         0.000     0.000 r  f_state_reg[1]/C
    SLICE_X1Y15          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  f_state_reg[1]/Q
                         net (fo=17, routed)          1.319     1.775    TDM_inst/an[0][1]
    SLICE_X15Y15         LUT6 (Prop_lut6_I2_O)        0.124     1.899 r  TDM_inst/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.466     5.364    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.499     8.863 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.863    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 f_state_reg[3]/C
                            (rising edge-triggered cell FDPE)
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.778ns  (logic 4.090ns (46.597%)  route 4.688ns (53.403%))
  Logic Levels:           3  (FDPE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDPE                         0.000     0.000 r  f_state_reg[3]/C
    SLICE_X1Y15          FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  f_state_reg[3]/Q
                         net (fo=8, routed)           1.283     1.739    TDM_inst/an[0][3]
    SLICE_X15Y15         LUT6 (Prop_lut6_I4_O)        0.124     1.863 r  TDM_inst/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.404     5.268    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.510     8.778 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.778    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 f_state_reg[3]/C
                            (rising edge-triggered cell FDPE)
  Destination:            f_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.391ns  (logic 0.141ns (36.017%)  route 0.250ns (63.983%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDPE                         0.000     0.000 r  f_state_reg[3]/C
    SLICE_X1Y15          FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  f_state_reg[3]/Q
                         net (fo=8, routed)           0.250     0.391    led_OBUF[0]
    SLICE_X1Y15          FDCE                                         r  f_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TDM_inst/f_sel_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            TDM_inst/f_sel_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.420ns  (logic 0.209ns (49.793%)  route 0.211ns (50.207%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y14         FDRE                         0.000     0.000 r  TDM_inst/f_sel_reg[0]/C
    SLICE_X12Y14         FDRE (Prop_fdre_C_Q)         0.164     0.164 f  TDM_inst/f_sel_reg[0]/Q
                         net (fo=15, routed)          0.211     0.375    TDM_inst/f_sel[0]
    SLICE_X12Y14         LUT1 (Prop_lut1_I0_O)        0.045     0.420 r  TDM_inst/f_sel[0]_i_1/O
                         net (fo=1, routed)           0.000     0.420    TDM_inst/plusOp[0]
    SLICE_X12Y14         FDRE                                         r  TDM_inst/f_sel_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 f_state_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            f_state_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.463ns  (logic 0.141ns (30.472%)  route 0.322ns (69.528%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDCE                         0.000     0.000 r  f_state_reg[0]/C
    SLICE_X1Y15          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  f_state_reg[0]/Q
                         net (fo=17, routed)          0.322     0.463    led_OBUF[3]
    SLICE_X1Y15          FDPE                                         r  f_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 f_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            f_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.510ns  (logic 0.141ns (27.659%)  route 0.369ns (72.341%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDCE                         0.000     0.000 r  f_state_reg[1]/C
    SLICE_X1Y15          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  f_state_reg[1]/Q
                         net (fo=17, routed)          0.369     0.510    led_OBUF[2]
    SLICE_X1Y15          FDCE                                         r  f_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TDM_inst/f_sel_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            TDM_inst/f_sel_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.534ns  (logic 0.207ns (38.783%)  route 0.327ns (61.217%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y14         FDRE                         0.000     0.000 r  TDM_inst/f_sel_reg[0]/C
    SLICE_X12Y14         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  TDM_inst/f_sel_reg[0]/Q
                         net (fo=15, routed)          0.211     0.375    TDM_inst/f_sel[0]
    SLICE_X12Y14         LUT2 (Prop_lut2_I0_O)        0.043     0.418 r  TDM_inst/f_sel[1]_i_1/O
                         net (fo=1, routed)           0.116     0.534    TDM_inst/plusOp[1]
    SLICE_X12Y14         FDRE                                         r  TDM_inst/f_sel_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 f_registerB_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            w_bin_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.543ns  (logic 0.204ns (37.537%)  route 0.339ns (62.463%))
  Logic Levels:           2  (LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           LDCE                         0.000     0.000 r  f_registerB_reg[0]/G
    SLICE_X1Y5           LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  f_registerB_reg[0]/Q
                         net (fo=21, routed)          0.339     0.497    f_registerB[0]
    SLICE_X4Y5           LUT5 (Prop_lut5_I4_O)        0.046     0.543 r  w_bin_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.543    w_bin__0[0]
    SLICE_X4Y5           LDCE                                         r  w_bin_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[4]
                            (input port)
  Destination:            f_registerA_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.565ns  (logic 0.219ns (38.734%)  route 0.346ns (61.266%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  sw[4] (IN)
                         net (fo=0)                   0.000     0.000    sw[4]
    W15                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sw_IBUF[4]_inst/O
                         net (fo=2, routed)           0.346     0.565    sw_IBUF[4]
    SLICE_X0Y6           LDCE                                         r  f_registerA_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            f_state_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.568ns  (logic 0.222ns (39.092%)  route 0.346ns (60.908%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  btnU_IBUF_inst/O
                         net (fo=4, routed)           0.346     0.568    btnU_IBUF
    SLICE_X1Y15          FDCE                                         f  f_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            f_state_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.568ns  (logic 0.222ns (39.092%)  route 0.346ns (60.908%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  btnU_IBUF_inst/O
                         net (fo=4, routed)           0.346     0.568    btnU_IBUF
    SLICE_X1Y15          FDCE                                         f  f_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            f_state_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.568ns  (logic 0.222ns (39.092%)  route 0.346ns (60.908%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  btnU_IBUF_inst/O
                         net (fo=4, routed)           0.346     0.568    btnU_IBUF
    SLICE_X1Y15          FDCE                                         f  f_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------





