JDF B
// Created by Version 2.1 
PROJECT lab14
DESIGN lab14 Normal
DEVKIT LC4256V-75T144I
ENTRY Schematic/Verilog HDL
MODULE vga.v
MODSTYLE VGA Normal
MODULE top.sch
MODSTYLE top Normal
SYNTHESIS_TOOL Synplify
SIMULATOR_TOOL ModelSim
TOPMODULE top
