module top_module (
    input clk,
    input [7:0] in,
    output [7:0] anyedge
);
    reg [7:0]one_in;
    always@(posedge clk)begin
        anyedge <= one_in ^ in;
        one_in <= in;
    end

endmodule
