// Seed: 3154279652
module module_0 #(
    parameter id_8 = 32'd66
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  wire _id_8;
  logic [7:0][1 'b0 : id_8] id_9;
  assign id_9[1] = id_7;
  parameter id_10 = 1;
endmodule
module module_1 (
    input  tri1  id_0,
    output uwire id_1,
    input  wand  id_2
);
  wire id_4 = id_2;
  tri0 id_5 = 1'b0;
  assign id_1 = 1 * -1;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_5,
      id_4,
      id_4,
      id_4,
      id_4
  );
endmodule
