==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.667ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 150MHz -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 208.265 MB.
INFO: [HLS 200-10] Analyzing design file 'Scale.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Filter_steaming.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Differentiate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Compress.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.28 seconds. CPU system time: 0.44 seconds. Elapsed time: 2.31 seconds; current allocated memory: 210.050 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::write(unsigned char const&)' into 'Filter_horizontal_HW(unsigned char const*, hls::stream<unsigned char, 0>&)' (Filter_steaming.cpp:69:25)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read(unsigned char&)' into 'hls::stream<unsigned char, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'Filter_vertical_HW(hls::stream<unsigned char, 0>&, unsigned char*)' (Filter_steaming.cpp:153:43)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'Filter_vertical_HW(hls::stream<unsigned char, 0>&, unsigned char*)' (Filter_steaming.cpp:177:51)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::stream(char const*)' into 'Filter_HW(unsigned char const*, unsigned char*)' (Filter_steaming.cpp:197:37)
INFO: [HLS 214-115] Multiple burst reads of length 3 and bit width 16 has been inferred on port 'aximm1' (Filter_steaming.cpp:44:23)
INFO: [HLS 214-115] Multiple burst writes of length 237 and bit width 16 has been inferred on port 'aximm2' (Filter_steaming.cpp:158:28)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.5 seconds. CPU system time: 0.18 seconds. Elapsed time: 3.07 seconds; current allocated memory: 211.836 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 211.837 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 213.991 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 213.782 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_49_4' (Filter_steaming.cpp:26) in function 'Filter_horizontal_HW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_44_3' (Filter_steaming.cpp:26) in function 'Filter_horizontal_HW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_152_3' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'Filter_vertical_HW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_158_5' (Filter_steaming.cpp:160) in function 'Filter_vertical_HW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_170_8' (Filter_steaming.cpp:170) in function 'Filter_vertical_HW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_175_9' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'Filter_vertical_HW' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_158_5' (Filter_steaming.cpp:160) in function 'Filter_vertical_HW' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_49_4' (Filter_steaming.cpp:26) in function 'Filter_horizontal_HW' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_161_6' (Filter_steaming.cpp:160) in function 'Filter_vertical_HW' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_58_5' (Filter_steaming.cpp:26) in function 'Filter_horizontal_HW' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_65_6' (Filter_steaming.cpp:26) in function 'Filter_horizontal_HW' completely with a factor of 7.
INFO: [XFORM 203-101] Partitioning array 'Coefficient_buffer.1'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Input_buffer' (Filter_steaming.cpp:139) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Coefficient_buffer'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Input_buffer' (Filter_steaming.cpp:30) in dimension 1 completely.
WARNING: [HLS 200-805] An internal stream 'tempStream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
INFO: [XFORM 203-712] Applying dataflow to function 'Filter_HW' (Filter_steaming.cpp:195), detected/extracted 2 process function(s): 
	 'Filter_horizontal_HW4'
	 'Filter_vertical_HW'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Filter_steaming.cpp:46:25) in function 'Filter_horizontal_HW4'... converting 7 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'Filter_vertical_HW' (Filter_steaming.cpp:0:77)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Filter_horizontal_HW4' (Filter_steaming.cpp:26:70)...8 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.41 seconds; current allocated memory: 235.501 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_151_2' (Filter_steaming.cpp:151:36) in function 'Filter_vertical_HW'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_168_7' (Filter_steaming.cpp:168:37) in function 'Filter_vertical_HW'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_157_4' (Filter_steaming.cpp:138:12) in function 'Filter_vertical_HW' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_42_2' (Filter_steaming.cpp:26:12) in function 'Filter_horizontal_HW4' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'Input_buffer[6]' (Filter_steaming.cpp:177:38)
INFO: [HLS 200-472] Inferring partial write operation for 'Input_buffer[0]' (Filter_steaming.cpp:171:31)
INFO: [HLS 200-472] Inferring partial write operation for 'Input_buffer[0]' (Filter_steaming.cpp:153:30)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 249.107 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Filter_HW' ...
WARNING: [SYN 201-107] Renaming port name 'Filter_HW/Input' to 'Filter_HW/Input_r' to avoid the conflict with HDL keywords or other object names.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.667ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 150MHz -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 208.265 MB.
INFO: [HLS 200-10] Analyzing design file 'Scale.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Filter_steaming.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Differentiate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Compress.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.58 seconds. CPU system time: 0.55 seconds. Elapsed time: 2.91 seconds; current allocated memory: 210.066 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::write(unsigned char const&)' into 'Filter_horizontal_HW(unsigned char const*, hls::stream<unsigned char, 0>&)' (Filter_steaming.cpp:69:25)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read(unsigned char&)' into 'hls::stream<unsigned char, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'Filter_vertical_HW(hls::stream<unsigned char, 0>&, unsigned char*)' (Filter_steaming.cpp:105:43)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'Filter_vertical_HW(hls::stream<unsigned char, 0>&, unsigned char*)' (Filter_steaming.cpp:140:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::stream(char const*)' into 'Filter_HW(unsigned char const*, unsigned char*)' (Filter_steaming.cpp:211:37)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_136_8' (Filter_steaming.cpp:136:20) in function 'Filter_vertical_HW' completely with a factor of 6 (Filter_steaming.cpp:136:20)
INFO: [HLS 214-115] Multiple burst reads of length 3 and bit width 16 has been inferred on port 'aximm1' (Filter_steaming.cpp:44:23)
INFO: [HLS 214-115] Multiple burst writes of length 237 and bit width 16 has been inferred on port 'aximm2' (Filter_steaming.cpp:109:28)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.63 seconds. CPU system time: 0.21 seconds. Elapsed time: 3.45 seconds; current allocated memory: 212.055 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 212.057 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 214.249 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 214.035 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_49_4' (Filter_steaming.cpp:26) in function 'Filter_horizontal_HW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_44_3' (Filter_steaming.cpp:26) in function 'Filter_horizontal_HW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_104_3' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'Filter_vertical_HW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_109_5' (Filter_steaming.cpp:110) in function 'Filter_vertical_HW' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_109_5' (Filter_steaming.cpp:110) in function 'Filter_vertical_HW' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_49_4' (Filter_steaming.cpp:26) in function 'Filter_horizontal_HW' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_111_6' (Filter_steaming.cpp:91) in function 'Filter_vertical_HW' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_58_5' (Filter_steaming.cpp:26) in function 'Filter_horizontal_HW' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_65_6' (Filter_steaming.cpp:26) in function 'Filter_horizontal_HW' completely with a factor of 7.
INFO: [XFORM 203-101] Partitioning array 'Coefficient_buffer.1'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Input_buffer' (Filter_steaming.cpp:92) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'Coefficient_buffer'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Input_buffer' (Filter_steaming.cpp:30) in dimension 1 completely.
WARNING: [HLS 200-805] An internal stream 'tempStream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
INFO: [XFORM 203-712] Applying dataflow to function 'Filter_HW' (Filter_steaming.cpp:209), detected/extracted 2 process function(s): 
	 'Filter_horizontal_HW4'
	 'Filter_vertical_HW'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Filter_steaming.cpp:46:25) in function 'Filter_horizontal_HW4'... converting 7 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'Filter_vertical_HW' (Filter_steaming.cpp:0:76)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Filter_horizontal_HW4' (Filter_steaming.cpp:26:70)...8 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 235.679 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_103_2' (Filter_steaming.cpp:103:36) in function 'Filter_vertical_HW'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_108_4' (Filter_steaming.cpp:91:12) in function 'Filter_vertical_HW' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_42_2' (Filter_steaming.cpp:26:12) in function 'Filter_horizontal_HW4' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'Input_buffer[0]' (Filter_steaming.cpp:138:21)
INFO: [HLS 200-472] Inferring partial write operation for 'Input_buffer[6]' (Filter_steaming.cpp:140:41)
INFO: [HLS 200-472] Inferring partial write operation for 'Input_buffer[0]' (Filter_steaming.cpp:105:30)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 249.107 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Filter_HW' ...
WARNING: [SYN 201-107] Renaming port name 'Filter_HW/Input' to 'Filter_HW/Input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'Filter_HW/Output' to 'Filter_HW/Output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.667ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 150MHz -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 208.265 MB.
INFO: [HLS 200-10] Analyzing design file 'Scale.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Filter_steaming.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Differentiate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Compress.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.49 seconds. CPU system time: 0.5 seconds. Elapsed time: 2.76 seconds; current allocated memory: 210.065 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::write(unsigned char const&)' into 'Filter_horizontal_HW(unsigned char const*, hls::stream<unsigned char, 0>&)' (Filter_steaming.cpp:69:25)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read(unsigned char&)' into 'hls::stream<unsigned char, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'Filter_vertical_HW(hls::stream<unsigned char, 0>&, unsigned char*)' (Filter_steaming.cpp:105:43)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'Filter_vertical_HW(hls::stream<unsigned char, 0>&, unsigned char*)' (Filter_steaming.cpp:140:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::stream(char const*)' into 'Filter_HW(unsigned char const*, unsigned char*)' (Filter_steaming.cpp:211:37)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_136_8' (Filter_steaming.cpp:136:20) in function 'Filter_vertical_HW' completely with a factor of 6 (Filter_steaming.cpp:136:20)
INFO: [HLS 214-115] Multiple burst reads of length 3 and bit width 16 has been inferred on port 'aximm1' (Filter_steaming.cpp:44:23)
INFO: [HLS 214-115] Multiple burst writes of length 237 and bit width 16 has been inferred on port 'aximm2' (Filter_steaming.cpp:109:28)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.54 seconds. CPU system time: 0.21 seconds. Elapsed time: 3.21 seconds; current allocated memory: 212.056 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 212.057 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 214.253 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 214.034 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_49_4' (Filter_steaming.cpp:26) in function 'Filter_horizontal_HW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_44_3' (Filter_steaming.cpp:26) in function 'Filter_horizontal_HW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_104_3' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'Filter_vertical_HW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_109_5' (Filter_steaming.cpp:110) in function 'Filter_vertical_HW' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_109_5' (Filter_steaming.cpp:110) in function 'Filter_vertical_HW' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_49_4' (Filter_steaming.cpp:26) in function 'Filter_horizontal_HW' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_111_6' (Filter_steaming.cpp:91) in function 'Filter_vertical_HW' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_58_5' (Filter_steaming.cpp:26) in function 'Filter_horizontal_HW' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_65_6' (Filter_steaming.cpp:26) in function 'Filter_horizontal_HW' completely with a factor of 7.
INFO: [XFORM 203-101] Partitioning array 'Coefficient_buffer.1'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Input_buffer' (Filter_steaming.cpp:92) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'Coefficient_buffer'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Input_buffer' (Filter_steaming.cpp:30) in dimension 1 completely.
WARNING: [HLS 200-805] An internal stream 'tempStream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
INFO: [XFORM 203-712] Applying dataflow to function 'Filter_HW' (Filter_steaming.cpp:209), detected/extracted 2 process function(s): 
	 'Filter_horizontal_HW4'
	 'Filter_vertical_HW'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Filter_steaming.cpp:46:25) in function 'Filter_horizontal_HW4'... converting 7 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'Filter_vertical_HW' (Filter_steaming.cpp:0:76)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Filter_horizontal_HW4' (Filter_steaming.cpp:26:70)...8 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.52 seconds; current allocated memory: 235.681 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_103_2' (Filter_steaming.cpp:103:36) in function 'Filter_vertical_HW'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_108_4' (Filter_steaming.cpp:91:12) in function 'Filter_vertical_HW' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_42_2' (Filter_steaming.cpp:26:12) in function 'Filter_horizontal_HW4' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'Input_buffer[0]' (Filter_steaming.cpp:138:21)
INFO: [HLS 200-472] Inferring partial write operation for 'Input_buffer[6]' (Filter_steaming.cpp:140:41)
INFO: [HLS 200-472] Inferring partial write operation for 'Input_buffer[0]' (Filter_steaming.cpp:105:30)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 249.084 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Filter_HW' ...
WARNING: [SYN 201-107] Renaming port name 'Filter_HW/Input' to 'Filter_HW/Input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'Filter_HW/Output' to 'Filter_HW/Output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.667ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 150MHz -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 208.265 MB.
INFO: [HLS 200-10] Analyzing design file 'Scale.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Filter_final.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Differentiate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Compress.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.62 seconds. CPU system time: 0.55 seconds. Elapsed time: 3.04 seconds; current allocated memory: 210.221 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::write(unsigned char const&)' into 'load(unsigned char const*, hls::stream<unsigned char, 0>&, int)' (Filter_final.cpp:139:14)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read(unsigned char&)' into 'hls::stream<unsigned char, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::stream(char const*)' into 'compute(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter_final.cpp:144:36)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'compute(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter_final.cpp:201:49)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::write(unsigned char const&)' into 'compute(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter_final.cpp:190:14)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'compute(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter_final.cpp:181:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::write(unsigned char const&)' into 'compute(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter_final.cpp:176:18)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'compute(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter_final.cpp:170:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'compute(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter_final.cpp:160:47)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'store(hls::stream<unsigned char, 0>&, unsigned char*, int)' (Filter_final.cpp:210:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::stream()' into 'Filter_HW(unsigned char const*, unsigned char*)' (Filter_final.cpp:221:28)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::stream()' into 'Filter_HW(unsigned char const*, unsigned char*)' (Filter_final.cpp:222:28)
INFO: [HLS 214-115] Multiple burst reads of length 2025 and bit width 512 has been inferred on port 'aximm1' (Filter_final.cpp:138:20)
INFO: [HLS 214-115] Multiple burst writes of length 7821 and bit width 128 has been inferred on port 'aximm2' (Filter_final.cpp:208:20)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.56 seconds. CPU system time: 0.26 seconds. Elapsed time: 3.22 seconds; current allocated memory: 211.971 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 211.973 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 214.122 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 214.029 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_163_4' (Filter_final.cpp:145) in function 'compute' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_158_3' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'compute' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_180_8' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'compute' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_185_10' (Filter_final.cpp:186) in function 'compute' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_195_13' (Filter_final.cpp:195) in function 'compute' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_200_14' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'compute' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_138_1' (Filter_final.cpp:138) in function 'load' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_208_1' (Filter_final.cpp:208) in function 'store' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_163_4' (Filter_final.cpp:145) in function 'compute' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_185_10' (Filter_final.cpp:186) in function 'compute' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_166_5' (Filter_final.cpp:145) in function 'compute' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_173_6' (Filter_final.cpp:171) in function 'compute' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_187_11' (Filter_final.cpp:186) in function 'compute' completely with a factor of 7.
WARNING: [HLS 200-805] An internal stream 'Input_temp' (Filter_final.cpp:221) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'result' (Filter_final.cpp:222) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'temp' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
INFO: [XFORM 203-712] Applying dataflow to function 'Filter_HW' (Filter_final.cpp:217), detected/extracted 3 process function(s): 
	 'load3'
	 'compute'
	 'store'.
INFO: [XFORM 203-11] Balancing expressions in function 'compute' (Filter_final.cpp:143)...10 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.34 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.43 seconds; current allocated memory: 235.563 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_156_2' (Filter_final.cpp:145:9) in function 'compute' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_179_7' (Filter_final.cpp:179:32) in function 'compute'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_194_12' (Filter_final.cpp:145:12) in function 'compute'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_184_9' (Filter_final.cpp:145:9) in function 'compute' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'Input_buffer_horizontal' (Filter_final.cpp:160:34)
INFO: [HLS 200-472] Inferring partial write operation for 'Input_buffer_horizontal' (Filter_final.cpp:168:38)
INFO: [HLS 200-472] Inferring partial write operation for 'Input_buffer_horizontal' (Filter_final.cpp:170:43)
INFO: [HLS 200-472] Inferring partial write operation for 'Input_buffer_vertical' (Filter_final.cpp:181:43)
INFO: [HLS 200-472] Inferring partial write operation for 'Input_buffer_vertical' (Filter_final.cpp:196:37)
INFO: [HLS 200-472] Inferring partial write operation for 'Input_buffer_vertical' (Filter_final.cpp:201:42)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 258.586 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Filter_HW' ...
WARNING: [SYN 201-107] Renaming port name 'Filter_HW/Input' to 'Filter_HW/Input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'Filter_HW/Output' to 'Filter_HW/Output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_138_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_138_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 259.099 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 259.537 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln174) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln188) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'Input_buffer_vertical'. Use bind_storage pragma to overwrite if needed.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_158_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_158_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_163_4'.
WARNING: [HLS 200-885] Unable to schedule 'load' operation ('Input_buffer_horizontal_load_3', Filter_final.cpp:168) on array 'Input_buffer_horizontal', Filter_final.cpp:146 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'Input_buffer_horizontal'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 6, Depth = 6, loop 'VITIS_LOOP_163_4'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_179_7_VITIS_LOOP_180_8'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_179_7_VITIS_LOOP_180_8'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_185_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'VITIS_LOOP_185_10'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_194_12_VITIS_LOOP_195_13'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_194_12_VITIS_LOOP_195_13'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_200_14'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_200_14'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 260.365 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 261.371 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_208_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_208_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 261.636 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 261.973 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Filter_HW' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 262.070 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 262.270 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 263.409 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_8ns_15s_16_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 266.013 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.667ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 150MHz -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 208.265 MB.
INFO: [HLS 200-10] Analyzing design file 'Scale.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Filter_final.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: Filter_final.cpp:154:5
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: Filter_final.cpp:159:5
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: Filter_final.cpp:182:5
WARNING: [HLS 214-169] There are a total of 4 such instances of non-canonical statements in the dataflow region: Filter_final.cpp:144:2
WARNING: [HLS 200-471] Dataflow form checks found 4 issue(s) in file Filter_final.cpp
INFO: [HLS 200-10] Analyzing design file 'Differentiate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Compress.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.51 seconds. CPU system time: 0.43 seconds. Elapsed time: 2.53 seconds; current allocated memory: 210.307 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::write(unsigned char const&)' into 'load(unsigned char const*, hls::stream<unsigned char, 0>&, int)' (Filter_final.cpp:139:14)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read(unsigned char&)' into 'hls::stream<unsigned char, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::stream(char const*)' into 'compute(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter_final.cpp:144:36)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'compute(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter_final.cpp:204:49)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::write(unsigned char const&)' into 'compute(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter_final.cpp:193:14)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'compute(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter_final.cpp:184:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::write(unsigned char const&)' into 'compute(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter_final.cpp:179:18)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'compute(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter_final.cpp:173:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'compute(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter_final.cpp:163:47)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'store(hls::stream<unsigned char, 0>&, unsigned char*, int)' (Filter_final.cpp:213:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::stream()' into 'Filter_HW(unsigned char const*, unsigned char*)' (Filter_final.cpp:224:28)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::stream()' into 'Filter_HW(unsigned char const*, unsigned char*)' (Filter_final.cpp:225:28)
WARNING: [HLS 214-167] The program may have out of bound array access (Filter_final.cpp:184:43)
INFO: [HLS 214-115] Multiple burst reads of length 2025 and bit width 512 has been inferred on port 'aximm1' (Filter_final.cpp:138:20)
INFO: [HLS 214-115] Multiple burst writes of length 7821 and bit width 128 has been inferred on port 'aximm2' (Filter_final.cpp:211:20)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.61 seconds. CPU system time: 0.19 seconds. Elapsed time: 3.2 seconds; current allocated memory: 212.043 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 212.044 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.07 seconds; current allocated memory: 214.182 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 214.076 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_166_4' (Filter_final.cpp:148) in function 'compute' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_161_3' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'compute' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_183_8' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'compute' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_188_10' (Filter_final.cpp:189) in function 'compute' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_198_13' (Filter_final.cpp:198) in function 'compute' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_203_14' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'compute' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_138_1' (Filter_final.cpp:138) in function 'load' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_211_1' (Filter_final.cpp:211) in function 'store' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_166_4' (Filter_final.cpp:148) in function 'compute' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_188_10' (Filter_final.cpp:189) in function 'compute' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_169_5' (Filter_final.cpp:148) in function 'compute' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_176_6' (Filter_final.cpp:174) in function 'compute' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_190_11' (Filter_final.cpp:189) in function 'compute' completely with a factor of 7.
INFO: [XFORM 203-721] Changing loop 'Loop_VITIS_LOOP_159_2_proc' (Filter_final.cpp:148) to a process function for dataflow in function 'compute'.
WARNING: [HLS 200-805] An internal stream 'Input_temp' (Filter_final.cpp:224) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'result' (Filter_final.cpp:225) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'temp' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
INFO: [XFORM 203-712] Applying dataflow to function 'compute' (Filter_final.cpp:143), detected/extracted 2 process function(s): 
	 'compute_Loop_VITIS_LOOP_159_2_proc3'
	 'compute_Loop_VITIS_LOOP_182_7_proc4'.
INFO: [XFORM 203-712] Applying dataflow to function 'Filter_HW' (Filter_final.cpp:220), detected/extracted 3 process function(s): 
	 'load5'
	 'compute'
	 'store'.
INFO: [XFORM 203-11] Balancing expressions in function 'compute_Loop_VITIS_LOOP_182_7_proc4' (Filter_final.cpp:0:37)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'compute_Loop_VITIS_LOOP_159_2_proc3' (Filter_final.cpp:0:71)...5 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.41 seconds. CPU system time: 0 seconds. Elapsed time: 0.51 seconds; current allocated memory: 235.596 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_182_7' (Filter_final.cpp:183:41) in function 'compute_Loop_VITIS_LOOP_182_7_proc4'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_197_12' (Filter_final.cpp:148:12) in function 'compute_Loop_VITIS_LOOP_182_7_proc4'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_187_9' (Filter_final.cpp:148:6) in function 'compute_Loop_VITIS_LOOP_182_7_proc4' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_159_2' (Filter_final.cpp:148:12) in function 'compute_Loop_VITIS_LOOP_159_2_proc3' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'Input_buffer_vertical' (Filter_final.cpp:184:43)
INFO: [HLS 200-472] Inferring partial write operation for 'Input_buffer_vertical' (Filter_final.cpp:204:42)
INFO: [HLS 200-472] Inferring partial write operation for 'Input_buffer_vertical' (Filter_final.cpp:199:37)
INFO: [HLS 200-472] Inferring partial write operation for 'Input_buffer_horizontal' (Filter_final.cpp:171:38)
INFO: [HLS 200-472] Inferring partial write operation for 'Input_buffer_horizontal' (Filter_final.cpp:173:43)
INFO: [HLS 200-472] Inferring partial write operation for 'Input_buffer_horizontal' (Filter_final.cpp:163:34)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 277.857 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Filter_HW' ...
WARNING: [SYN 201-107] Renaming port name 'Filter_HW/Input' to 'Filter_HW/Input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'Filter_HW/Output' to 'Filter_HW/Output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_138_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_138_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.18 seconds; current allocated memory: 278.363 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 278.788 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_Loop_VITIS_LOOP_159_2_proc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln177) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_161_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_161_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_166_4'.
WARNING: [HLS 200-885] Unable to schedule 'load' operation ('Input_buffer_horizontal_load_3', Filter_final.cpp:171) on array 'Input_buffer_horizontal' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'Input_buffer_horizontal'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 6, Depth = 6, loop 'VITIS_LOOP_166_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 279.131 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 279.564 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_Loop_VITIS_LOOP_182_7_proc4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln191) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'Input_buffer_vertical'. Use bind_storage pragma to overwrite if needed.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_182_7_VITIS_LOOP_183_8'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_182_7_VITIS_LOOP_183_8'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_188_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'VITIS_LOOP_188_10'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_197_12_VITIS_LOOP_198_13'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_197_12_VITIS_LOOP_198_13'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_203_14'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_203_14'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 280.080 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 280.735 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 280.783 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 280.865 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_211_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_211_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 281.197 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.26 seconds; current allocated memory: 281.522 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Filter_HW' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 281.630 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 281.859 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 282.911 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_Loop_VITIS_LOOP_159_2_proc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_8ns_15s_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_Loop_VITIS_LOOP_159_2_proc3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 284.572 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_Loop_VITIS_LOOP_182_7_proc4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_8ns_15s_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_Loop_VITIS_LOOP_182_7_proc4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 287.270 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 290.221 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'store'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 291.474 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Filter_HW' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'Filter_HW/aximm1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Filter_HW/aximm2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Filter_HW/Input_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Filter_HW/Output_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'Filter_HW' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'Input_r', 'Output_r' and 'return' to AXI-Lite port control.
WARNING: [RTGEN 206-101] RTL name 'fifo_w8_d2_S' is changed to 'fifo_w8_d2_S_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Filter_HW'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 293.686 MB.
INFO: [RTMG 210-278] Implementing memory 'Filter_HW_compute_Loop_VITIS_LOOP_182_7_proc4_Input_buffer_vertical_ram (RAM_1WnR)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'Filter_HW_compute_Input_buffer_horizontal_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'temp_U(Filter_HW_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_compute_Loop_VITIS_LOOP_182_7_proc4_U0_U(Filter_HW_start_for_compute_Loop_VITIS_LOOP_182_7_proc4_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'Input_temp_U(Filter_HW_fifo_w8_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'Output_c_U(Filter_HW_fifo_w64_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'result_U(Filter_HW_fifo_w8_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_compute_U0_U(Filter_HW_start_for_compute_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_store_U0_U(Filter_HW_start_for_store_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.89 seconds. CPU system time: 0.38 seconds. Elapsed time: 5.1 seconds; current allocated memory: 303.896 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for Filter_HW.
INFO: [VLOG 209-307] Generating Verilog RTL for Filter_HW.
INFO: [HLS 200-1603] Design has MAXI bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 205.47 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 9.96 seconds. CPU system time: 1.17 seconds. Elapsed time: 16.46 seconds; current allocated memory: 305.220 MB.
INFO: [HLS 200-112] Total CPU user time: 12.51 seconds. Total CPU system time: 1.55 seconds. Total elapsed time: 18.83 seconds; peak allocated memory: 303.896 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.667ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 150MHz -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 208.265 MB.
INFO: [HLS 200-10] Analyzing design file 'Scale.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Filter_final.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: Filter_final.cpp:154:5
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: Filter_final.cpp:159:5
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: Filter_final.cpp:181:5
WARNING: [HLS 214-169] There are a total of 4 such instances of non-canonical statements in the dataflow region: Filter_final.cpp:144:2
WARNING: [HLS 200-471] Dataflow form checks found 4 issue(s) in file Filter_final.cpp
INFO: [HLS 200-10] Analyzing design file 'Differentiate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Compress.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.59 seconds. CPU system time: 0.47 seconds. Elapsed time: 2.68 seconds; current allocated memory: 210.307 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::write(unsigned char const&)' into 'load(unsigned char const*, hls::stream<unsigned char, 0>&, int)' (Filter_final.cpp:139:14)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read(unsigned char&)' into 'hls::stream<unsigned char, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::stream(char const*)' into 'compute(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter_final.cpp:144:36)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'compute(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter_final.cpp:203:49)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::write(unsigned char const&)' into 'compute(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter_final.cpp:192:14)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'compute(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter_final.cpp:183:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::write(unsigned char const&)' into 'compute(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter_final.cpp:178:18)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'compute(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter_final.cpp:172:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'compute(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter_final.cpp:163:47)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'store(hls::stream<unsigned char, 0>&, unsigned char*, int)' (Filter_final.cpp:212:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::stream()' into 'Filter_HW(unsigned char const*, unsigned char*)' (Filter_final.cpp:223:28)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::stream()' into 'Filter_HW(unsigned char const*, unsigned char*)' (Filter_final.cpp:224:28)
WARNING: [HLS 214-167] The program may have out of bound array access (Filter_final.cpp:183:43)
INFO: [HLS 214-115] Multiple burst reads of length 2025 and bit width 512 has been inferred on port 'aximm1' (Filter_final.cpp:138:20)
INFO: [HLS 214-115] Multiple burst writes of length 7821 and bit width 128 has been inferred on port 'aximm2' (Filter_final.cpp:210:20)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.55 seconds. CPU system time: 0.24 seconds. Elapsed time: 3.21 seconds; current allocated memory: 212.043 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 212.044 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 214.181 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 214.077 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_166_4' (Filter_final.cpp:148) in function 'compute' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_161_3' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'compute' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_182_8' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'compute' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_187_10' (Filter_final.cpp:188) in function 'compute' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_197_13' (Filter_final.cpp:197) in function 'compute' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_202_14' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'compute' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_138_1' (Filter_final.cpp:138) in function 'load' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_210_1' (Filter_final.cpp:210) in function 'store' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_166_4' (Filter_final.cpp:148) in function 'compute' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_187_10' (Filter_final.cpp:188) in function 'compute' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_168_5' (Filter_final.cpp:148) in function 'compute' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_175_6' (Filter_final.cpp:173) in function 'compute' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_189_11' (Filter_final.cpp:188) in function 'compute' completely with a factor of 7.
INFO: [XFORM 203-721] Changing loop 'Loop_VITIS_LOOP_159_2_proc' (Filter_final.cpp:148) to a process function for dataflow in function 'compute'.
WARNING: [HLS 200-805] An internal stream 'Input_temp' (Filter_final.cpp:223) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'result' (Filter_final.cpp:224) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'temp' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
INFO: [XFORM 203-712] Applying dataflow to function 'compute' (Filter_final.cpp:143), detected/extracted 2 process function(s): 
	 'compute_Loop_VITIS_LOOP_159_2_proc3'
	 'compute_Loop_VITIS_LOOP_181_7_proc4'.
INFO: [XFORM 203-712] Applying dataflow to function 'Filter_HW' (Filter_final.cpp:219), detected/extracted 3 process function(s): 
	 'load5'
	 'compute'
	 'store'.
INFO: [XFORM 203-11] Balancing expressions in function 'compute_Loop_VITIS_LOOP_181_7_proc4' (Filter_final.cpp:0:37)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'compute_Loop_VITIS_LOOP_159_2_proc3' (Filter_final.cpp:0:71)...5 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.44 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.58 seconds; current allocated memory: 235.610 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_181_7' (Filter_final.cpp:182:41) in function 'compute_Loop_VITIS_LOOP_181_7_proc4'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_196_12' (Filter_final.cpp:148:12) in function 'compute_Loop_VITIS_LOOP_181_7_proc4'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_186_9' (Filter_final.cpp:148:6) in function 'compute_Loop_VITIS_LOOP_181_7_proc4' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_159_2' (Filter_final.cpp:148:12) in function 'compute_Loop_VITIS_LOOP_159_2_proc3' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'Input_buffer_vertical' (Filter_final.cpp:183:43)
INFO: [HLS 200-472] Inferring partial write operation for 'Input_buffer_vertical' (Filter_final.cpp:203:42)
INFO: [HLS 200-472] Inferring partial write operation for 'Input_buffer_vertical' (Filter_final.cpp:198:37)
INFO: [HLS 200-472] Inferring partial write operation for 'Input_buffer_horizontal' (Filter_final.cpp:170:38)
INFO: [HLS 200-472] Inferring partial write operation for 'Input_buffer_horizontal' (Filter_final.cpp:172:43)
INFO: [HLS 200-472] Inferring partial write operation for 'Input_buffer_horizontal' (Filter_final.cpp:163:34)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 277.864 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Filter_HW' ...
WARNING: [SYN 201-107] Renaming port name 'Filter_HW/Input' to 'Filter_HW/Input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'Filter_HW/Output' to 'Filter_HW/Output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_138_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_138_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 278.374 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 278.797 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_Loop_VITIS_LOOP_159_2_proc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln176) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_161_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_161_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_166_4'.
WARNING: [HLS 200-885] Unable to schedule 'load' operation ('Input_buffer_horizontal_load_3', Filter_final.cpp:170) on array 'Input_buffer_horizontal' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'Input_buffer_horizontal'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 6, Depth = 6, loop 'VITIS_LOOP_166_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 279.139 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 279.572 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_Loop_VITIS_LOOP_181_7_proc4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln190) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'Input_buffer_vertical'. Use bind_storage pragma to overwrite if needed.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_181_7_VITIS_LOOP_182_8'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_181_7_VITIS_LOOP_182_8'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_187_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'VITIS_LOOP_187_10'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_196_12_VITIS_LOOP_197_13'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_196_12_VITIS_LOOP_197_13'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_202_14'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_202_14'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 280.088 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 280.742 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 280.791 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 280.873 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_210_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_210_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.8 seconds; current allocated memory: 281.199 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 281.523 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Filter_HW' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 281.631 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 281.862 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 282.914 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_Loop_VITIS_LOOP_159_2_proc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_8ns_15s_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_Loop_VITIS_LOOP_159_2_proc3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 284.574 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_Loop_VITIS_LOOP_181_7_proc4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_8ns_15s_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_Loop_VITIS_LOOP_181_7_proc4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.25 seconds; current allocated memory: 287.273 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 290.224 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'store'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 291.478 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Filter_HW' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'Filter_HW/aximm1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Filter_HW/aximm2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Filter_HW/Input_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Filter_HW/Output_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'Filter_HW' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'Input_r', 'Output_r' and 'return' to AXI-Lite port control.
WARNING: [RTGEN 206-101] RTL name 'fifo_w8_d2_S' is changed to 'fifo_w8_d2_S_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Filter_HW'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 293.690 MB.
INFO: [RTMG 210-278] Implementing memory 'Filter_HW_compute_Loop_VITIS_LOOP_181_7_proc4_Input_buffer_vertical_ram (RAM_1WnR)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'Filter_HW_compute_Input_buffer_horizontal_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'temp_U(Filter_HW_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_compute_Loop_VITIS_LOOP_181_7_proc4_U0_U(Filter_HW_start_for_compute_Loop_VITIS_LOOP_181_7_proc4_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'Input_temp_U(Filter_HW_fifo_w8_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'Output_c_U(Filter_HW_fifo_w64_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'result_U(Filter_HW_fifo_w8_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_compute_U0_U(Filter_HW_start_for_compute_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_store_U0_U(Filter_HW_start_for_store_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.85 seconds. CPU system time: 0.47 seconds. Elapsed time: 5.22 seconds; current allocated memory: 303.900 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for Filter_HW.
INFO: [VLOG 209-307] Generating Verilog RTL for Filter_HW.
INFO: [HLS 200-1603] Design has MAXI bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 205.47 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 9.99 seconds. CPU system time: 1.33 seconds. Elapsed time: 17.11 seconds; current allocated memory: 305.225 MB.
INFO: [HLS 200-112] Total CPU user time: 12.85 seconds. Total CPU system time: 1.86 seconds. Total elapsed time: 21.09 seconds; peak allocated memory: 303.900 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.667ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 150MHz -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 208.265 MB.
INFO: [HLS 200-10] Analyzing design file 'Scale.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Filter_final.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: Filter_final.cpp:154:5
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: Filter_final.cpp:159:5
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: Filter_final.cpp:181:5
WARNING: [HLS 214-169] There are a total of 4 such instances of non-canonical statements in the dataflow region: Filter_final.cpp:144:2
WARNING: [HLS 200-471] Dataflow form checks found 4 issue(s) in file Filter_final.cpp
INFO: [HLS 200-10] Analyzing design file 'Differentiate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Compress.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.42 seconds. CPU system time: 0.43 seconds. Elapsed time: 2.42 seconds; current allocated memory: 210.307 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::write(unsigned char const&)' into 'load(unsigned char const*, hls::stream<unsigned char, 0>&, int)' (Filter_final.cpp:139:14)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read(unsigned char&)' into 'hls::stream<unsigned char, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::write(unsigned char const&)' into 'hls::stream<unsigned char, 0>::operator<<(unsigned char const&)' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:129:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::stream(char const*)' into 'compute(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter_final.cpp:144:36)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'compute(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter_final.cpp:203:49)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::write(unsigned char const&)' into 'compute(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter_final.cpp:192:14)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'compute(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter_final.cpp:183:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::operator<<(unsigned char const&)' into 'compute(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter_final.cpp:178:17)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'compute(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter_final.cpp:172:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'compute(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter_final.cpp:163:47)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'store(hls::stream<unsigned char, 0>&, unsigned char*, int)' (Filter_final.cpp:212:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::stream()' into 'Filter_HW(unsigned char const*, unsigned char*)' (Filter_final.cpp:223:28)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::stream()' into 'Filter_HW(unsigned char const*, unsigned char*)' (Filter_final.cpp:224:28)
WARNING: [HLS 214-167] The program may have out of bound array access (Filter_final.cpp:183:43)
INFO: [HLS 214-115] Multiple burst reads of length 2025 and bit width 512 has been inferred on port 'aximm1' (Filter_final.cpp:138:20)
INFO: [HLS 214-115] Multiple burst writes of length 7821 and bit width 128 has been inferred on port 'aximm2' (Filter_final.cpp:210:20)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.49 seconds. CPU system time: 0.21 seconds. Elapsed time: 3.15 seconds; current allocated memory: 212.046 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 212.047 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 214.213 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 214.089 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_166_4' (Filter_final.cpp:148) in function 'compute' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_161_3' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'compute' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_182_8' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'compute' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_187_10' (Filter_final.cpp:188) in function 'compute' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_197_13' (Filter_final.cpp:197) in function 'compute' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_202_14' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'compute' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_138_1' (Filter_final.cpp:138) in function 'load' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_210_1' (Filter_final.cpp:210) in function 'store' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_166_4' (Filter_final.cpp:148) in function 'compute' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_187_10' (Filter_final.cpp:188) in function 'compute' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_168_5' (Filter_final.cpp:148) in function 'compute' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_175_6' (Filter_final.cpp:173) in function 'compute' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_189_11' (Filter_final.cpp:188) in function 'compute' completely with a factor of 7.
INFO: [XFORM 203-721] Changing loop 'Loop_VITIS_LOOP_159_2_proc' (Filter_final.cpp:148) to a process function for dataflow in function 'compute'.
WARNING: [HLS 200-805] An internal stream 'Input_temp' (Filter_final.cpp:223) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'result' (Filter_final.cpp:224) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'temp' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
INFO: [XFORM 203-712] Applying dataflow to function 'compute' (Filter_final.cpp:143), detected/extracted 2 process function(s): 
	 'compute_Loop_VITIS_LOOP_159_2_proc3'
	 'compute_Loop_VITIS_LOOP_181_7_proc4'.
INFO: [XFORM 203-712] Applying dataflow to function 'Filter_HW' (Filter_final.cpp:219), detected/extracted 3 process function(s): 
	 'load5'
	 'compute'
	 'store'.
INFO: [XFORM 203-11] Balancing expressions in function 'compute_Loop_VITIS_LOOP_181_7_proc4' (Filter_final.cpp:0:37)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'compute_Loop_VITIS_LOOP_159_2_proc3' (Filter_final.cpp:0:71)...5 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 235.601 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_181_7' (Filter_final.cpp:182:41) in function 'compute_Loop_VITIS_LOOP_181_7_proc4'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_196_12' (Filter_final.cpp:148:12) in function 'compute_Loop_VITIS_LOOP_181_7_proc4'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_186_9' (Filter_final.cpp:148:6) in function 'compute_Loop_VITIS_LOOP_181_7_proc4' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_159_2' (Filter_final.cpp:148:12) in function 'compute_Loop_VITIS_LOOP_159_2_proc3' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'Input_buffer_vertical' (Filter_final.cpp:183:43)
INFO: [HLS 200-472] Inferring partial write operation for 'Input_buffer_vertical' (Filter_final.cpp:203:42)
INFO: [HLS 200-472] Inferring partial write operation for 'Input_buffer_vertical' (Filter_final.cpp:198:37)
INFO: [HLS 200-472] Inferring partial write operation for 'Input_buffer_horizontal' (Filter_final.cpp:170:38)
INFO: [HLS 200-472] Inferring partial write operation for 'Input_buffer_horizontal' (Filter_final.cpp:172:43)
INFO: [HLS 200-472] Inferring partial write operation for 'Input_buffer_horizontal' (Filter_final.cpp:163:34)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 277.841 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Filter_HW' ...
WARNING: [SYN 201-107] Renaming port name 'Filter_HW/Input' to 'Filter_HW/Input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'Filter_HW/Output' to 'Filter_HW/Output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_138_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_138_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 278.367 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 278.808 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_Loop_VITIS_LOOP_159_2_proc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln176) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_161_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_161_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_166_4'.
WARNING: [HLS 200-885] Unable to schedule 'load' operation ('Input_buffer_horizontal_load_3', Filter_final.cpp:170) on array 'Input_buffer_horizontal' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'Input_buffer_horizontal'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 6, Depth = 6, loop 'VITIS_LOOP_166_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 279.153 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 279.585 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_Loop_VITIS_LOOP_181_7_proc4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln190) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'Input_buffer_vertical'. Use bind_storage pragma to overwrite if needed.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_181_7_VITIS_LOOP_182_8'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_181_7_VITIS_LOOP_182_8'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_187_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'VITIS_LOOP_187_10'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_196_12_VITIS_LOOP_197_13'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_196_12_VITIS_LOOP_197_13'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_202_14'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_202_14'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 280.086 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 280.759 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 280.806 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 280.888 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_210_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_210_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 281.218 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 281.542 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Filter_HW' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 281.650 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 281.865 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 282.943 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_Loop_VITIS_LOOP_159_2_proc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_8ns_15s_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_Loop_VITIS_LOOP_159_2_proc3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 284.560 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_Loop_VITIS_LOOP_181_7_proc4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_8ns_15s_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_Loop_VITIS_LOOP_181_7_proc4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 287.272 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 290.207 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'store'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 291.460 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Filter_HW' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'Filter_HW/aximm1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Filter_HW/aximm2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Filter_HW/Input_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Filter_HW/Output_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'Filter_HW' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'Input_r', 'Output_r' and 'return' to AXI-Lite port control.
WARNING: [RTGEN 206-101] RTL name 'fifo_w8_d2_S' is changed to 'fifo_w8_d2_S_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Filter_HW'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 293.673 MB.
INFO: [RTMG 210-278] Implementing memory 'Filter_HW_compute_Loop_VITIS_LOOP_181_7_proc4_Input_buffer_vertical_ram (RAM_1WnR)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'Filter_HW_compute_Input_buffer_horizontal_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'temp_U(Filter_HW_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_compute_Loop_VITIS_LOOP_181_7_proc4_U0_U(Filter_HW_start_for_compute_Loop_VITIS_LOOP_181_7_proc4_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'Input_temp_U(Filter_HW_fifo_w8_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'Output_c_U(Filter_HW_fifo_w64_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'result_U(Filter_HW_fifo_w8_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_compute_U0_U(Filter_HW_start_for_compute_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_store_U0_U(Filter_HW_start_for_store_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.8 seconds. CPU system time: 0.31 seconds. Elapsed time: 4.5 seconds; current allocated memory: 303.898 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for Filter_HW.
INFO: [VLOG 209-307] Generating Verilog RTL for Filter_HW.
INFO: [HLS 200-1603] Design has MAXI bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 205.47 MHz
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.667ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 150MHz -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 208.264 MB.
INFO: [HLS 200-10] Analyzing design file 'Scale.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Filter_final.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Differentiate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Compress.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.53 seconds. CPU system time: 0.47 seconds. Elapsed time: 2.7 seconds; current allocated memory: 210.064 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::write(unsigned char const&)' into 'load(unsigned char const*, hls::stream<unsigned char, 0>&, int)' (Filter_final.cpp:370:14)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read(unsigned char&)' into 'hls::stream<unsigned char, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'Filter_horizontal_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter_final.cpp:278:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::write(unsigned char const&)' into 'Filter_horizontal_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter_final.cpp:293:29)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'Filter_horizontal_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter_final.cpp:287:49)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'Filter_vertical_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter_final.cpp:329:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'Filter_vertical_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter_final.cpp:349:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::write(unsigned char const&)' into 'Filter_vertical_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter_final.cpp:338:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::stream(char const*)' into 'compute(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter_final.cpp:375:36)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'store(hls::stream<unsigned char, 0>&, unsigned char*, int)' (Filter_final.cpp:386:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::stream()' into 'Filter_HW(unsigned char const*, unsigned char*)' (Filter_final.cpp:397:28)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::stream()' into 'Filter_HW(unsigned char const*, unsigned char*)' (Filter_final.cpp:398:28)
INFO: [HLS 214-115] Multiple burst reads of length 2025 and bit width 512 has been inferred on port 'aximm1' (Filter_final.cpp:369:20)
INFO: [HLS 214-115] Multiple burst writes of length 7821 and bit width 128 has been inferred on port 'aximm2' (Filter_final.cpp:384:20)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.6 seconds. CPU system time: 0.19 seconds. Elapsed time: 3.2 seconds; current allocated memory: 211.894 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 211.895 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 214.083 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 213.958 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_281_4' (Filter_final.cpp:260) in function 'Filter_horizontal_HW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_276_3' (Filter_final.cpp:260) in function 'Filter_horizontal_HW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_328_3' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'Filter_vertical_HW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_333_5' (Filter_final.cpp:334) in function 'Filter_vertical_HW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_343_8' (Filter_final.cpp:343) in function 'Filter_vertical_HW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_348_9' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'Filter_vertical_HW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_369_1' (Filter_final.cpp:369) in function 'load' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_384_1' (Filter_final.cpp:384) in function 'store' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_333_5' (Filter_final.cpp:334) in function 'Filter_vertical_HW' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_281_4' (Filter_final.cpp:260) in function 'Filter_horizontal_HW' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_335_6' (Filter_final.cpp:334) in function 'Filter_vertical_HW' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_283_5' (Filter_final.cpp:260) in function 'Filter_horizontal_HW' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_290_6' (Filter_final.cpp:260) in function 'Filter_horizontal_HW' completely with a factor of 7.
INFO: [XFORM 203-101] Partitioning array 'Coefficient_buffer.1'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Input_buffer' (Filter_final.cpp:316) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'Coefficient_buffer'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Input_buffer' (Filter_final.cpp:262) in dimension 1 completely.
WARNING: [HLS 200-805] An internal stream 'Input_temp' (Filter_final.cpp:397) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'result' (Filter_final.cpp:398) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'temp' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
INFO: [XFORM 203-712] Applying dataflow to function 'compute' (Filter_final.cpp:374), detected/extracted 2 process function(s): 
	 'Filter_horizontal_HW'
	 'Filter_vertical_HW'.
INFO: [XFORM 203-712] Applying dataflow to function 'Filter_HW' (Filter_final.cpp:393), detected/extracted 3 process function(s): 
	 'load4'
	 'compute'
	 'store'.
INFO: [XFORM 203-11] Balancing expressions in function 'Filter_vertical_HW' (Filter_final.cpp:0:36)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Filter_horizontal_HW' (Filter_final.cpp:145:27)...5 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.37 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.51 seconds; current allocated memory: 235.599 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_327_2' (Filter_final.cpp:327:36) in function 'Filter_vertical_HW'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_342_7' (Filter_final.cpp:315:15) in function 'Filter_vertical_HW'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_332_4' (Filter_final.cpp:315:12) in function 'Filter_vertical_HW' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_274_2' (Filter_final.cpp:260:12) in function 'Filter_horizontal_HW' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'Input_buffer[6]' (Filter_final.cpp:349:41)
INFO: [HLS 200-472] Inferring partial write operation for 'Input_buffer[0]' (Filter_final.cpp:344:36)
INFO: [HLS 200-472] Inferring partial write operation for 'Input_buffer[0]' (Filter_final.cpp:329:42)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.26 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.31 seconds; current allocated memory: 278.099 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Filter_HW' ...
WARNING: [SYN 201-107] Renaming port name 'Filter_HW/Input' to 'Filter_HW/Input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'Filter_HW/Output' to 'Filter_HW/Output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_369_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_369_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 278.663 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 279.102 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Filter_horizontal_HW' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln291) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_276_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_276_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_281_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'VITIS_LOOP_281_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.17 seconds; current allocated memory: 279.473 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 280.063 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Filter_vertical_HW' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln336) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_327_2_VITIS_LOOP_328_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_327_2_VITIS_LOOP_328_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_333_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'VITIS_LOOP_333_5'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_342_7_VITIS_LOOP_343_8'.
WARNING: [HLS 200-880] The II Violation in module 'Filter_vertical_HW' (loop 'VITIS_LOOP_342_7_VITIS_LOOP_343_8'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('Input_buffer_1_addr_3_write_ln344', Filter_final.cpp:344) of variable 'phi_ln344', Filter_final.cpp:344 on array 'Input_buffer[1]', Filter_final.cpp:316 and 'load' operation ('Input_buffer_1_load_1', Filter_final.cpp:344) on array 'Input_buffer[1]', Filter_final.cpp:316.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_342_7_VITIS_LOOP_343_8'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_348_9'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_348_9'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 280.731 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 281.605 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 281.655 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 281.732 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_384_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_384_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 282.075 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.667ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 150MHz -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 208.265 MB.
INFO: [HLS 200-10] Analyzing design file 'Scale.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Filter_final.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Differentiate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Compress.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.46 seconds. CPU system time: 0.46 seconds. Elapsed time: 2.57 seconds; current allocated memory: 210.066 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::write(unsigned char const&)' into 'load(unsigned char const*, hls::stream<unsigned char, 0>&, int)' (Filter_final.cpp:370:14)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read(unsigned char&)' into 'hls::stream<unsigned char, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'Filter_horizontal_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter_final.cpp:278:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::write(unsigned char const&)' into 'Filter_horizontal_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter_final.cpp:293:29)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'Filter_horizontal_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter_final.cpp:287:49)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::write(unsigned char const&)' into 'hls::stream<unsigned char, 0>::operator<<(unsigned char const&)' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:129:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'Filter_vertical_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter_final.cpp:329:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'Filter_vertical_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter_final.cpp:349:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::operator<<(unsigned char const&)' into 'Filter_vertical_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter_final.cpp:338:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::stream(char const*)' into 'compute(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter_final.cpp:375:36)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'store(hls::stream<unsigned char, 0>&, unsigned char*, int)' (Filter_final.cpp:386:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::stream()' into 'Filter_HW(unsigned char const*, unsigned char*)' (Filter_final.cpp:397:28)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::stream()' into 'Filter_HW(unsigned char const*, unsigned char*)' (Filter_final.cpp:398:28)
INFO: [HLS 214-115] Multiple burst reads of length 2025 and bit width 512 has been inferred on port 'aximm1' (Filter_final.cpp:369:20)
INFO: [HLS 214-115] Multiple burst writes of length 7821 and bit width 128 has been inferred on port 'aximm2' (Filter_final.cpp:384:20)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.5 seconds. CPU system time: 0.19 seconds. Elapsed time: 3.12 seconds; current allocated memory: 211.897 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 211.899 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 214.085 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 213.956 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_281_4' (Filter_final.cpp:260) in function 'Filter_horizontal_HW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_276_3' (Filter_final.cpp:260) in function 'Filter_horizontal_HW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_328_3' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'Filter_vertical_HW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_333_5' (Filter_final.cpp:334) in function 'Filter_vertical_HW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_343_8' (Filter_final.cpp:343) in function 'Filter_vertical_HW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_348_9' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'Filter_vertical_HW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_369_1' (Filter_final.cpp:369) in function 'load' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_384_1' (Filter_final.cpp:384) in function 'store' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_333_5' (Filter_final.cpp:334) in function 'Filter_vertical_HW' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_281_4' (Filter_final.cpp:260) in function 'Filter_horizontal_HW' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_335_6' (Filter_final.cpp:334) in function 'Filter_vertical_HW' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_283_5' (Filter_final.cpp:260) in function 'Filter_horizontal_HW' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_290_6' (Filter_final.cpp:260) in function 'Filter_horizontal_HW' completely with a factor of 7.
INFO: [XFORM 203-101] Partitioning array 'Coefficient_buffer.1'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Input_buffer' (Filter_final.cpp:316) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'Coefficient_buffer'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Input_buffer' (Filter_final.cpp:262) in dimension 1 completely.
WARNING: [HLS 200-805] An internal stream 'Input_temp' (Filter_final.cpp:397) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'result' (Filter_final.cpp:398) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'temp' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
INFO: [XFORM 203-712] Applying dataflow to function 'compute' (Filter_final.cpp:374), detected/extracted 2 process function(s): 
	 'Filter_horizontal_HW'
	 'Filter_vertical_HW'.
INFO: [XFORM 203-712] Applying dataflow to function 'Filter_HW' (Filter_final.cpp:393), detected/extracted 3 process function(s): 
	 'load4'
	 'compute'
	 'store'.
INFO: [XFORM 203-11] Balancing expressions in function 'Filter_vertical_HW' (Filter_final.cpp:0:36)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Filter_horizontal_HW' (Filter_final.cpp:145:27)...5 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.38 seconds. CPU system time: 0 seconds. Elapsed time: 0.53 seconds; current allocated memory: 235.606 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_327_2' (Filter_final.cpp:327:36) in function 'Filter_vertical_HW'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_342_7' (Filter_final.cpp:315:15) in function 'Filter_vertical_HW'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_332_4' (Filter_final.cpp:315:12) in function 'Filter_vertical_HW' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_274_2' (Filter_final.cpp:260:12) in function 'Filter_horizontal_HW' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'Input_buffer[6]' (Filter_final.cpp:349:41)
INFO: [HLS 200-472] Inferring partial write operation for 'Input_buffer[0]' (Filter_final.cpp:344:36)
INFO: [HLS 200-472] Inferring partial write operation for 'Input_buffer[0]' (Filter_final.cpp:329:42)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 278.105 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Filter_HW' ...
WARNING: [SYN 201-107] Renaming port name 'Filter_HW/Input' to 'Filter_HW/Input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'Filter_HW/Output' to 'Filter_HW/Output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_369_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_369_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 278.670 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 279.108 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Filter_horizontal_HW' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln291) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_276_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_276_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_281_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'VITIS_LOOP_281_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 279.497 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 280.087 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Filter_vertical_HW' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln336) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_327_2_VITIS_LOOP_328_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_327_2_VITIS_LOOP_328_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_333_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'VITIS_LOOP_333_5'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_342_7_VITIS_LOOP_343_8'.
WARNING: [HLS 200-880] The II Violation in module 'Filter_vertical_HW' (loop 'VITIS_LOOP_342_7_VITIS_LOOP_343_8'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('Input_buffer_1_addr_3_write_ln344', Filter_final.cpp:344) of variable 'phi_ln344', Filter_final.cpp:344 on array 'Input_buffer[1]', Filter_final.cpp:316 and 'load' operation ('Input_buffer_1_load_1', Filter_final.cpp:344) on array 'Input_buffer[1]', Filter_final.cpp:316.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_342_7_VITIS_LOOP_343_8'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_348_9'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_348_9'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.32 seconds; current allocated memory: 280.737 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 281.623 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 281.673 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 281.753 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.667ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 150MHz -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 208.265 MB.
INFO: [HLS 200-10] Analyzing design file 'Scale.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Filter_final.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Differentiate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Compress.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.4 seconds. CPU system time: 0.49 seconds. Elapsed time: 2.76 seconds; current allocated memory: 210.065 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::write(unsigned char const&)' into 'load(unsigned char const*, hls::stream<unsigned char, 0>&, int)' (Filter_final.cpp:370:14)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read(unsigned char&)' into 'hls::stream<unsigned char, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'Filter_horizontal_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter_final.cpp:278:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::write(unsigned char const&)' into 'Filter_horizontal_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter_final.cpp:293:29)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'Filter_horizontal_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter_final.cpp:287:49)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::write(unsigned char const&)' into 'hls::stream<unsigned char, 0>::operator<<(unsigned char const&)' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:129:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'Filter_vertical_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter_final.cpp:329:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'Filter_vertical_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter_final.cpp:349:53)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::operator<<(unsigned char const&)' into 'Filter_vertical_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter_final.cpp:338:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::stream(char const*)' into 'compute(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter_final.cpp:375:36)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'store(hls::stream<unsigned char, 0>&, unsigned char*, int)' (Filter_final.cpp:386:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::stream()' into 'Filter_HW(unsigned char const*, unsigned char*)' (Filter_final.cpp:397:28)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::stream()' into 'Filter_HW(unsigned char const*, unsigned char*)' (Filter_final.cpp:398:28)
INFO: [HLS 214-115] Multiple burst reads of length 2025 and bit width 512 has been inferred on port 'aximm1' (Filter_final.cpp:369:20)
INFO: [HLS 214-115] Multiple burst writes of length 7821 and bit width 128 has been inferred on port 'aximm2' (Filter_final.cpp:384:20)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.5 seconds. CPU system time: 0.19 seconds. Elapsed time: 3.13 seconds; current allocated memory: 211.897 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 211.899 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 214.082 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 213.953 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_281_4' (Filter_final.cpp:260) in function 'Filter_horizontal_HW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_276_3' (Filter_final.cpp:260) in function 'Filter_horizontal_HW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_328_3' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'Filter_vertical_HW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_333_5' (Filter_final.cpp:334) in function 'Filter_vertical_HW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_343_8' (Filter_final.cpp:343) in function 'Filter_vertical_HW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_348_9' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'Filter_vertical_HW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_369_1' (Filter_final.cpp:369) in function 'load' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_384_1' (Filter_final.cpp:384) in function 'store' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_333_5' (Filter_final.cpp:334) in function 'Filter_vertical_HW' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_281_4' (Filter_final.cpp:260) in function 'Filter_horizontal_HW' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_335_6' (Filter_final.cpp:334) in function 'Filter_vertical_HW' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_283_5' (Filter_final.cpp:260) in function 'Filter_horizontal_HW' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_290_6' (Filter_final.cpp:260) in function 'Filter_horizontal_HW' completely with a factor of 7.
INFO: [XFORM 203-101] Partitioning array 'Coefficient_buffer.1'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Input_buffer' (Filter_final.cpp:316) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'Coefficient_buffer'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Input_buffer' (Filter_final.cpp:262) in dimension 1 completely.
WARNING: [HLS 200-805] An internal stream 'Input_temp' (Filter_final.cpp:397) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'result' (Filter_final.cpp:398) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'temp' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
INFO: [XFORM 203-712] Applying dataflow to function 'compute' (Filter_final.cpp:374), detected/extracted 2 process function(s): 
	 'Filter_horizontal_HW'
	 'Filter_vertical_HW'.
INFO: [XFORM 203-712] Applying dataflow to function 'Filter_HW' (Filter_final.cpp:393), detected/extracted 3 process function(s): 
	 'load4'
	 'compute'
	 'store'.
INFO: [XFORM 203-11] Balancing expressions in function 'Filter_vertical_HW' (Filter_final.cpp:0:35)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Filter_horizontal_HW' (Filter_final.cpp:145:27)...5 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.6 seconds; current allocated memory: 235.605 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_327_2' (Filter_final.cpp:327:36) in function 'Filter_vertical_HW'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_342_7' (Filter_final.cpp:315:15) in function 'Filter_vertical_HW'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_332_4' (Filter_final.cpp:315:12) in function 'Filter_vertical_HW' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_274_2' (Filter_final.cpp:260:12) in function 'Filter_horizontal_HW' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'Input_buffer[6]' (Filter_final.cpp:349:40)
INFO: [HLS 200-472] Inferring partial write operation for 'Input_buffer[0]' (Filter_final.cpp:344:35)
INFO: [HLS 200-472] Inferring partial write operation for 'Input_buffer[0]' (Filter_final.cpp:329:42)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 278.110 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Filter_HW' ...
WARNING: [SYN 201-107] Renaming port name 'Filter_HW/Input' to 'Filter_HW/Input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'Filter_HW/Output' to 'Filter_HW/Output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_369_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_369_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.15 seconds; current allocated memory: 278.676 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 279.115 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Filter_horizontal_HW' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln291) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_276_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_276_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_281_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'VITIS_LOOP_281_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.17 seconds; current allocated memory: 279.502 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 280.090 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Filter_vertical_HW' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln336) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_327_2_VITIS_LOOP_328_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_327_2_VITIS_LOOP_328_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_333_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'VITIS_LOOP_333_5'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_342_7_VITIS_LOOP_343_8'.
WARNING: [HLS 200-880] The II Violation in module 'Filter_vertical_HW' (loop 'VITIS_LOOP_342_7_VITIS_LOOP_343_8'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('Input_buffer_1_addr_3_write_ln344', Filter_final.cpp:344) of variable 'phi_ln344', Filter_final.cpp:344 on array 'Input_buffer[1]', Filter_final.cpp:316 and 'load' operation ('Input_buffer_1_load_1', Filter_final.cpp:344) on array 'Input_buffer[1]', Filter_final.cpp:316.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_342_7_VITIS_LOOP_343_8'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_348_9'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_348_9'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 280.736 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 281.625 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 281.675 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 281.753 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.667ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 150MHz -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 208.265 MB.
INFO: [HLS 200-10] Analyzing design file 'Scale.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Filter_final.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Differentiate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Compress.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.54 seconds. CPU system time: 0.61 seconds. Elapsed time: 2.73 seconds; current allocated memory: 210.065 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::write(unsigned char const&)' into 'load(unsigned char const*, hls::stream<unsigned char, 0>&, int)' (Filter_final.cpp:370:14)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read(unsigned char&)' into 'hls::stream<unsigned char, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'Filter_horizontal_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter_final.cpp:278:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::write(unsigned char const&)' into 'Filter_horizontal_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter_final.cpp:293:29)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'Filter_horizontal_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter_final.cpp:287:49)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::write(unsigned char const&)' into 'hls::stream<unsigned char, 0>::operator<<(unsigned char const&)' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:129:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'Filter_vertical_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter_final.cpp:329:43)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'Filter_vertical_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter_final.cpp:349:49)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::operator<<(unsigned char const&)' into 'Filter_vertical_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter_final.cpp:338:17)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::stream(char const*)' into 'compute(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter_final.cpp:375:36)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'store(hls::stream<unsigned char, 0>&, unsigned char*, int)' (Filter_final.cpp:386:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::stream()' into 'Filter_HW(unsigned char const*, unsigned char*)' (Filter_final.cpp:397:28)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::stream()' into 'Filter_HW(unsigned char const*, unsigned char*)' (Filter_final.cpp:398:28)
INFO: [HLS 214-115] Multiple burst reads of length 2025 and bit width 512 has been inferred on port 'aximm1' (Filter_final.cpp:369:20)
INFO: [HLS 214-115] Multiple burst writes of length 7821 and bit width 128 has been inferred on port 'aximm2' (Filter_final.cpp:384:20)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.51 seconds. CPU system time: 0.22 seconds. Elapsed time: 3.12 seconds; current allocated memory: 211.897 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 211.899 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 214.082 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 213.954 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_281_4' (Filter_final.cpp:260) in function 'Filter_horizontal_HW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_276_3' (Filter_final.cpp:260) in function 'Filter_horizontal_HW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_328_3' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'Filter_vertical_HW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_333_5' (Filter_final.cpp:334) in function 'Filter_vertical_HW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_343_8' (Filter_final.cpp:343) in function 'Filter_vertical_HW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_348_9' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'Filter_vertical_HW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_369_1' (Filter_final.cpp:369) in function 'load' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_384_1' (Filter_final.cpp:384) in function 'store' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_333_5' (Filter_final.cpp:334) in function 'Filter_vertical_HW' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_281_4' (Filter_final.cpp:260) in function 'Filter_horizontal_HW' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_335_6' (Filter_final.cpp:334) in function 'Filter_vertical_HW' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_283_5' (Filter_final.cpp:260) in function 'Filter_horizontal_HW' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_290_6' (Filter_final.cpp:260) in function 'Filter_horizontal_HW' completely with a factor of 7.
INFO: [XFORM 203-101] Partitioning array 'Coefficient_buffer.1'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Input_buffer' (Filter_final.cpp:316) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'Coefficient_buffer'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Input_buffer' (Filter_final.cpp:262) in dimension 1 completely.
WARNING: [HLS 200-805] An internal stream 'Input_temp' (Filter_final.cpp:397) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'result' (Filter_final.cpp:398) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'temp' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
INFO: [XFORM 203-712] Applying dataflow to function 'compute' (Filter_final.cpp:374), detected/extracted 2 process function(s): 
	 'Filter_horizontal_HW'
	 'Filter_vertical_HW'.
INFO: [XFORM 203-712] Applying dataflow to function 'Filter_HW' (Filter_final.cpp:393), detected/extracted 3 process function(s): 
	 'load4'
	 'compute'
	 'store'.
INFO: [XFORM 203-11] Balancing expressions in function 'Filter_vertical_HW' (Filter_final.cpp:0:31)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Filter_horizontal_HW' (Filter_final.cpp:145:27)...5 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.42 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.55 seconds; current allocated memory: 235.596 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_327_2' (Filter_final.cpp:327:36) in function 'Filter_vertical_HW'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_342_7' (Filter_final.cpp:315:15) in function 'Filter_vertical_HW'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_332_4' (Filter_final.cpp:315:12) in function 'Filter_vertical_HW' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_274_2' (Filter_final.cpp:260:12) in function 'Filter_horizontal_HW' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'Input_buffer[6]' (Filter_final.cpp:349:36)
INFO: [HLS 200-472] Inferring partial write operation for 'Input_buffer[0]' (Filter_final.cpp:344:31)
INFO: [HLS 200-472] Inferring partial write operation for 'Input_buffer[0]' (Filter_final.cpp:329:30)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 278.106 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Filter_HW' ...
WARNING: [SYN 201-107] Renaming port name 'Filter_HW/Input' to 'Filter_HW/Input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'Filter_HW/Output' to 'Filter_HW/Output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_369_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_369_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 278.669 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 279.108 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Filter_horizontal_HW' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln291) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_276_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_276_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_281_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'VITIS_LOOP_281_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 279.494 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 280.083 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Filter_vertical_HW' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln336) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_327_2_VITIS_LOOP_328_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_327_2_VITIS_LOOP_328_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_333_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'VITIS_LOOP_333_5'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_342_7_VITIS_LOOP_343_8'.
WARNING: [HLS 200-880] The II Violation in module 'Filter_vertical_HW' (loop 'VITIS_LOOP_342_7_VITIS_LOOP_343_8'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('Input_buffer_1_addr_3_write_ln344', Filter_final.cpp:344) of variable 'phi_ln344', Filter_final.cpp:344 on array 'Input_buffer[1]', Filter_final.cpp:316 and 'load' operation ('Input_buffer_1_load_1', Filter_final.cpp:344) on array 'Input_buffer[1]', Filter_final.cpp:316.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_342_7_VITIS_LOOP_343_8'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_348_9'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_348_9'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 280.732 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 281.622 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 281.672 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 281.751 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.667ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 150MHz -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 208.265 MB.
INFO: [HLS 200-10] Analyzing design file 'Scale.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Filter_final.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Differentiate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Compress.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.3 seconds. CPU system time: 0.45 seconds. Elapsed time: 2.3 seconds; current allocated memory: 210.065 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::write(unsigned char const&)' into 'load(unsigned char const*, hls::stream<unsigned char, 0>&, int)' (Filter_final.cpp:370:14)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read(unsigned char&)' into 'hls::stream<unsigned char, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'Filter_horizontal_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter_final.cpp:278:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::write(unsigned char const&)' into 'Filter_horizontal_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter_final.cpp:293:29)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'Filter_horizontal_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter_final.cpp:287:49)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::write(unsigned char const&)' into 'hls::stream<unsigned char, 0>::operator<<(unsigned char const&)' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:129:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'Filter_vertical_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter_final.cpp:329:43)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'Filter_vertical_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter_final.cpp:349:49)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::operator<<(unsigned char const&)' into 'Filter_vertical_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter_final.cpp:338:17)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::stream(char const*)' into 'compute(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter_final.cpp:375:36)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'store(hls::stream<unsigned char, 0>&, unsigned char*, int)' (Filter_final.cpp:386:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::stream()' into 'Filter_HW(unsigned char const*, unsigned char*)' (Filter_final.cpp:396:28)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::stream()' into 'Filter_HW(unsigned char const*, unsigned char*)' (Filter_final.cpp:397:28)
INFO: [HLS 214-115] Multiple burst reads of length 2025 and bit width 512 has been inferred on port 'gmem' (Filter_final.cpp:369:20)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.63 seconds. CPU system time: 0.19 seconds. Elapsed time: 3.19 seconds; current allocated memory: 211.912 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 211.914 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 214.102 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 213.985 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_281_4' (Filter_final.cpp:260) in function 'Filter_horizontal_HW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_276_3' (Filter_final.cpp:260) in function 'Filter_horizontal_HW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_328_3' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'Filter_vertical_HW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_333_5' (Filter_final.cpp:334) in function 'Filter_vertical_HW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_343_8' (Filter_final.cpp:343) in function 'Filter_vertical_HW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_348_9' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'Filter_vertical_HW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_369_1' (Filter_final.cpp:369) in function 'load' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_384_1' (Filter_final.cpp:384) in function 'store' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_333_5' (Filter_final.cpp:334) in function 'Filter_vertical_HW' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_281_4' (Filter_final.cpp:260) in function 'Filter_horizontal_HW' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_335_6' (Filter_final.cpp:334) in function 'Filter_vertical_HW' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_283_5' (Filter_final.cpp:260) in function 'Filter_horizontal_HW' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_290_6' (Filter_final.cpp:260) in function 'Filter_horizontal_HW' completely with a factor of 7.
INFO: [XFORM 203-101] Partitioning array 'Coefficient_buffer.1'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Input_buffer' (Filter_final.cpp:316) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'Coefficient_buffer'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Input_buffer' (Filter_final.cpp:262) in dimension 1 completely.
WARNING: [HLS 200-805] An internal stream 'Input_temp' (Filter_final.cpp:396) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'result' (Filter_final.cpp:397) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'temp' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
INFO: [XFORM 203-712] Applying dataflow to function 'compute' (Filter_final.cpp:374), detected/extracted 2 process function(s): 
	 'Filter_horizontal_HW'
	 'Filter_vertical_HW'.
INFO: [XFORM 203-712] Applying dataflow to function 'Filter_HW' (Filter_final.cpp:393), detected/extracted 3 process function(s): 
	 'load4'
	 'compute'
	 'store'.
INFO: [XFORM 203-11] Balancing expressions in function 'Filter_vertical_HW' (Filter_final.cpp:0:31)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Filter_horizontal_HW' (Filter_final.cpp:145:27)...5 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 235.621 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_327_2' (Filter_final.cpp:327:36) in function 'Filter_vertical_HW'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_342_7' (Filter_final.cpp:315:15) in function 'Filter_vertical_HW'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_332_4' (Filter_final.cpp:315:12) in function 'Filter_vertical_HW' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_274_2' (Filter_final.cpp:260:12) in function 'Filter_horizontal_HW' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'Input_buffer[6]' (Filter_final.cpp:349:36)
INFO: [HLS 200-472] Inferring partial write operation for 'Input_buffer[0]' (Filter_final.cpp:344:31)
INFO: [HLS 200-472] Inferring partial write operation for 'Input_buffer[0]' (Filter_final.cpp:329:30)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 278.178 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Filter_HW' ...
WARNING: [SYN 201-107] Renaming port name 'Filter_HW/Input' to 'Filter_HW/Input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'Filter_HW/Output' to 'Filter_HW/Output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_369_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_369_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.17 seconds; current allocated memory: 278.730 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 279.185 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Filter_horizontal_HW' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln291) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_276_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_276_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_281_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'VITIS_LOOP_281_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 279.541 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 280.130 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Filter_vertical_HW' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln336) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_327_2_VITIS_LOOP_328_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_327_2_VITIS_LOOP_328_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_333_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'VITIS_LOOP_333_5'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_342_7_VITIS_LOOP_343_8'.
WARNING: [HLS 200-880] The II Violation in module 'Filter_vertical_HW' (loop 'VITIS_LOOP_342_7_VITIS_LOOP_343_8'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('Input_buffer_1_addr_3_write_ln344', Filter_final.cpp:344) of variable 'phi_ln344', Filter_final.cpp:344 on array 'Input_buffer[1]', Filter_final.cpp:316 and 'load' operation ('Input_buffer_1_load_1', Filter_final.cpp:344) on array 'Input_buffer[1]', Filter_final.cpp:316.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_342_7_VITIS_LOOP_343_8'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_348_9'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_348_9'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 280.777 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 281.652 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 281.718 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 281.796 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_384_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 71, loop 'VITIS_LOOP_384_1'
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.667ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 150MHz -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 208.265 MB.
INFO: [HLS 200-10] Analyzing design file 'Scale.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Filter_final.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Differentiate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Compress.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.4 seconds. CPU system time: 0.44 seconds. Elapsed time: 2.38 seconds; current allocated memory: 210.065 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::write(unsigned char const&)' into 'load(unsigned char const*, hls::stream<unsigned char, 0>&, int)' (Filter_final.cpp:370:14)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read(unsigned char&)' into 'hls::stream<unsigned char, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'Filter_horizontal_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter_final.cpp:278:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::write(unsigned char const&)' into 'Filter_horizontal_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter_final.cpp:293:29)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'Filter_horizontal_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter_final.cpp:287:49)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'Filter_vertical_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter_final.cpp:329:43)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'Filter_vertical_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter_final.cpp:349:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::write(unsigned char const&)' into 'Filter_vertical_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter_final.cpp:338:18)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::stream(char const*)' into 'compute(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter_final.cpp:375:36)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'store(hls::stream<unsigned char, 0>&, unsigned char*, int)' (Filter_final.cpp:386:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::stream()' into 'Filter_HW(unsigned char const*, unsigned char*)' (Filter_final.cpp:396:28)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::stream()' into 'Filter_HW(unsigned char const*, unsigned char*)' (Filter_final.cpp:397:28)
INFO: [HLS 214-115] Multiple burst reads of length 2025 and bit width 512 has been inferred on port 'gmem' (Filter_final.cpp:369:20)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.53 seconds. CPU system time: 0.2 seconds. Elapsed time: 3.17 seconds; current allocated memory: 211.857 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 211.858 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 214.053 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 213.929 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_281_4' (Filter_final.cpp:260) in function 'Filter_horizontal_HW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_276_3' (Filter_final.cpp:260) in function 'Filter_horizontal_HW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_328_3' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'Filter_vertical_HW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_333_5' (Filter_final.cpp:334) in function 'Filter_vertical_HW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_343_8' (Filter_final.cpp:343) in function 'Filter_vertical_HW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_348_9' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'Filter_vertical_HW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_369_1' (Filter_final.cpp:369) in function 'load' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_384_1' (Filter_final.cpp:384) in function 'store' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_333_5' (Filter_final.cpp:334) in function 'Filter_vertical_HW' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_281_4' (Filter_final.cpp:260) in function 'Filter_horizontal_HW' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_335_6' (Filter_final.cpp:334) in function 'Filter_vertical_HW' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_283_5' (Filter_final.cpp:260) in function 'Filter_horizontal_HW' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_290_6' (Filter_final.cpp:260) in function 'Filter_horizontal_HW' completely with a factor of 7.
INFO: [XFORM 203-101] Partitioning array 'Coefficient_buffer.1'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Input_buffer' (Filter_final.cpp:316) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'Coefficient_buffer'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Input_buffer' (Filter_final.cpp:262) in dimension 1 completely.
WARNING: [HLS 200-805] An internal stream 'Input_temp' (Filter_final.cpp:396) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'result' (Filter_final.cpp:397) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'temp' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
INFO: [XFORM 203-712] Applying dataflow to function 'compute' (Filter_final.cpp:374), detected/extracted 2 process function(s): 
	 'Filter_horizontal_HW'
	 'Filter_vertical_HW'.
INFO: [XFORM 203-712] Applying dataflow to function 'Filter_HW' (Filter_final.cpp:393), detected/extracted 3 process function(s): 
	 'load4'
	 'compute'
	 'store'.
INFO: [XFORM 203-11] Balancing expressions in function 'Filter_vertical_HW' (Filter_final.cpp:0:32)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Filter_horizontal_HW' (Filter_final.cpp:145:27)...5 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.54 seconds; current allocated memory: 235.575 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_327_2' (Filter_final.cpp:327:36) in function 'Filter_vertical_HW'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_342_7' (Filter_final.cpp:315:15) in function 'Filter_vertical_HW'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_332_4' (Filter_final.cpp:315:12) in function 'Filter_vertical_HW' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_274_2' (Filter_final.cpp:260:12) in function 'Filter_horizontal_HW' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'Input_buffer[6]' (Filter_final.cpp:349:37)
INFO: [HLS 200-472] Inferring partial write operation for 'Input_buffer[0]' (Filter_final.cpp:344:32)
INFO: [HLS 200-472] Inferring partial write operation for 'Input_buffer[0]' (Filter_final.cpp:329:30)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 278.125 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Filter_HW' ...
WARNING: [SYN 201-107] Renaming port name 'Filter_HW/Input' to 'Filter_HW/Input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'Filter_HW/Output' to 'Filter_HW/Output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_369_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_369_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 278.677 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 279.131 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Filter_horizontal_HW' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln291) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_276_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_276_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_281_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'VITIS_LOOP_281_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.19 seconds; current allocated memory: 279.481 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 280.073 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Filter_vertical_HW' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln336) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_327_2_VITIS_LOOP_328_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_327_2_VITIS_LOOP_328_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_333_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'VITIS_LOOP_333_5'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_342_7_VITIS_LOOP_343_8'.
WARNING: [HLS 200-880] The II Violation in module 'Filter_vertical_HW' (loop 'VITIS_LOOP_342_7_VITIS_LOOP_343_8'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('Input_buffer_1_addr_3_write_ln344', Filter_final.cpp:344) of variable 'phi_ln344', Filter_final.cpp:344 on array 'Input_buffer[1]', Filter_final.cpp:316 and 'load' operation ('Input_buffer_1_load_1', Filter_final.cpp:344) on array 'Input_buffer[1]', Filter_final.cpp:316.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_342_7_VITIS_LOOP_343_8'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_348_9'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_348_9'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 280.739 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 281.611 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 281.662 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 281.773 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_384_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 71, loop 'VITIS_LOOP_384_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 282.135 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.667ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 150MHz -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 208.265 MB.
INFO: [HLS 200-10] Analyzing design file 'Scale.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Filter_steaming.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Differentiate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Compress.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.38 seconds. CPU system time: 0.47 seconds. Elapsed time: 2.4 seconds; current allocated memory: 210.050 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::write(unsigned char const&)' into 'Filter_horizontal_HW(unsigned char const*, hls::stream<unsigned char, 0>&)' (Filter_steaming.cpp:69:25)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read(unsigned char&)' into 'hls::stream<unsigned char, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'Filter_vertical_HW(hls::stream<unsigned char, 0>&, unsigned char*)' (Filter_steaming.cpp:105:43)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'Filter_vertical_HW(hls::stream<unsigned char, 0>&, unsigned char*)' (Filter_steaming.cpp:141:53)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::stream(char const*)' into 'Filter_HW(unsigned char const*, unsigned char*)' (Filter_steaming.cpp:210:37)
INFO: [HLS 214-115] Multiple burst reads of length 3 and bit width 16 has been inferred on port 'aximm1' (Filter_steaming.cpp:44:23)
INFO: [HLS 214-115] Multiple burst writes of length 237 and bit width 16 has been inferred on port 'aximm2' (Filter_steaming.cpp:109:28)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.49 seconds. CPU system time: 0.23 seconds. Elapsed time: 3.07 seconds; current allocated memory: 211.835 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 211.836 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 213.993 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 213.788 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_49_4' (Filter_steaming.cpp:26) in function 'Filter_horizontal_HW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_44_3' (Filter_steaming.cpp:26) in function 'Filter_horizontal_HW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_104_3' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'Filter_vertical_HW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_109_5' (Filter_steaming.cpp:110) in function 'Filter_vertical_HW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_135_8' (Filter_steaming.cpp:135) in function 'Filter_vertical_HW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_140_9' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'Filter_vertical_HW' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_109_5' (Filter_steaming.cpp:110) in function 'Filter_vertical_HW' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_49_4' (Filter_steaming.cpp:26) in function 'Filter_horizontal_HW' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_111_6' (Filter_steaming.cpp:110) in function 'Filter_vertical_HW' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_58_5' (Filter_steaming.cpp:26) in function 'Filter_horizontal_HW' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_65_6' (Filter_steaming.cpp:26) in function 'Filter_horizontal_HW' completely with a factor of 7.
INFO: [XFORM 203-101] Partitioning array 'Coefficient_buffer.1'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Input_buffer' (Filter_steaming.cpp:92) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'Coefficient_buffer'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Input_buffer' (Filter_steaming.cpp:30) in dimension 1 completely.
WARNING: [HLS 200-805] An internal stream 'tempStream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
INFO: [XFORM 203-712] Applying dataflow to function 'Filter_HW' (Filter_steaming.cpp:208), detected/extracted 2 process function(s): 
	 'Filter_horizontal_HW4'
	 'Filter_vertical_HW'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Filter_steaming.cpp:46:25) in function 'Filter_horizontal_HW4'... converting 7 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'Filter_vertical_HW' (Filter_steaming.cpp:0:37)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Filter_horizontal_HW4' (Filter_steaming.cpp:26:70)...8 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 235.530 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_103_2' (Filter_steaming.cpp:103:36) in function 'Filter_vertical_HW'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_134_7' (Filter_steaming.cpp:91:15) in function 'Filter_vertical_HW'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_108_4' (Filter_steaming.cpp:91:12) in function 'Filter_vertical_HW' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_42_2' (Filter_steaming.cpp:26:12) in function 'Filter_horizontal_HW4' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'Input_buffer[6]' (Filter_steaming.cpp:141:40)
INFO: [HLS 200-472] Inferring partial write operation for 'Input_buffer[0]' (Filter_steaming.cpp:136:37)
INFO: [HLS 200-472] Inferring partial write operation for 'Input_buffer[0]' (Filter_steaming.cpp:105:30)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 249.200 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Filter_HW' ...
WARNING: [SYN 201-107] Renaming port name 'Filter_HW/Input' to 'Filter_HW/Input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'Filter_HW/Output' to 'Filter_HW/Output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Filter_horizontal_HW4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln66) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_44_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_44_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_49_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 76, loop 'VITIS_LOOP_49_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 250.288 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.45 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 251.524 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Filter_vertical_HW' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln112) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_103_2_VITIS_LOOP_104_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_103_2_VITIS_LOOP_104_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_109_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 6, loop 'VITIS_LOOP_109_5'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_134_7_VITIS_LOOP_135_8'.
WARNING: [HLS 200-880] The II Violation in module 'Filter_vertical_HW' (loop 'VITIS_LOOP_134_7_VITIS_LOOP_135_8'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('Input_buffer_1_addr_3_write_ln136', Filter_steaming.cpp:136->Filter_steaming.cpp:208) of variable 'phi_ln136', Filter_steaming.cpp:136->Filter_steaming.cpp:208 on array 'Input_buffer[1]', Filter_steaming.cpp:92->Filter_steaming.cpp:208 and 'load' operation ('Input_buffer_1_load_1', Filter_steaming.cpp:136->Filter_steaming.cpp:208) on array 'Input_buffer[1]', Filter_steaming.cpp:92->Filter_steaming.cpp:208.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_134_7_VITIS_LOOP_135_8'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_140_9'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_140_9'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.34 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.44 seconds; current allocated memory: 252.417 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 253.574 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Filter_HW' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 253.648 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 253.824 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Filter_horizontal_HW4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_8ns_15s_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Filter_horizontal_HW4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 256.454 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Filter_vertical_HW' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_8ns_15s_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Filter_vertical_HW'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.45 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.56 seconds; current allocated memory: 261.587 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Filter_HW' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'Filter_HW/aximm1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Filter_HW/aximm2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Filter_HW/Input_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Filter_HW/Output_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'Filter_HW' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'Input_r', 'Output_r' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Filter_HW'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.38 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.51 seconds; current allocated memory: 266.534 MB.
INFO: [RTMG 210-278] Implementing memory 'Filter_HW_Filter_vertical_HW_Input_buffer_0_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'Output_c_U(Filter_HW_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tempStream_U(Filter_HW_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Filter_vertical_HW_U0_U(Filter_HW_start_for_Filter_vertical_HW_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.65 seconds. CPU system time: 0.28 seconds. Elapsed time: 3.62 seconds; current allocated memory: 276.590 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for Filter_HW.
INFO: [VLOG 209-307] Generating Verilog RTL for Filter_HW.
INFO: [HLS 200-1603] Design has MAXI bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 205.47 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8.91 seconds. CPU system time: 1.1 seconds. Elapsed time: 13.42 seconds; current allocated memory: 277.736 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.667ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 150MHz -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 208.266 MB.
INFO: [HLS 200-10] Analyzing design file 'Scale.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Filter_steaming.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Differentiate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Compress.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.49 seconds. CPU system time: 0.39 seconds. Elapsed time: 2.51 seconds; current allocated memory: 210.067 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::write(unsigned char const&)' into 'Filter_horizontal_HW(unsigned char const*, hls::stream<unsigned char, 0>&)' (Filter_steaming.cpp:69:25)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read(unsigned char&)' into 'hls::stream<unsigned char, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'Filter_vertical_HW(hls::stream<unsigned char, 0>&, unsigned char*)' (Filter_steaming.cpp:105:43)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'Filter_vertical_HW(hls::stream<unsigned char, 0>&, unsigned char*)' (Filter_steaming.cpp:138:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::stream(char const*)' into 'Filter_HW(unsigned char const*, unsigned char*)' (Filter_steaming.cpp:211:37)
INFO: [HLS 214-115] Multiple burst reads of length 3 and bit width 16 has been inferred on port 'aximm1' (Filter_steaming.cpp:44:23)
INFO: [HLS 214-115] Multiple burst writes of length 237 and bit width 16 has been inferred on port 'aximm2' (Filter_steaming.cpp:109:28)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.44 seconds. CPU system time: 0.17 seconds. Elapsed time: 2.98 seconds; current allocated memory: 211.820 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 211.821 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 213.973 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 213.766 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_49_4' (Filter_steaming.cpp:26) in function 'Filter_horizontal_HW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_44_3' (Filter_steaming.cpp:26) in function 'Filter_horizontal_HW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_104_3' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'Filter_vertical_HW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_109_5' (Filter_steaming.cpp:110) in function 'Filter_vertical_HW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_134_7' (Filter_steaming.cpp:91) in function 'Filter_vertical_HW' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_109_5' (Filter_steaming.cpp:110) in function 'Filter_vertical_HW' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_134_7' (Filter_steaming.cpp:91) in function 'Filter_vertical_HW' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_49_4' (Filter_steaming.cpp:26) in function 'Filter_horizontal_HW' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_111_6' (Filter_steaming.cpp:91) in function 'Filter_vertical_HW' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_135_8' (Filter_steaming.cpp:135) in function 'Filter_vertical_HW' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_58_5' (Filter_steaming.cpp:26) in function 'Filter_horizontal_HW' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_65_6' (Filter_steaming.cpp:26) in function 'Filter_horizontal_HW' completely with a factor of 7.
INFO: [XFORM 203-101] Partitioning array 'Coefficient_buffer.1'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Input_buffer' (Filter_steaming.cpp:92) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'Coefficient_buffer'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Input_buffer' (Filter_steaming.cpp:30) in dimension 1 completely.
WARNING: [HLS 200-805] An internal stream 'tempStream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
INFO: [XFORM 203-712] Applying dataflow to function 'Filter_HW' (Filter_steaming.cpp:209), detected/extracted 2 process function(s): 
	 'Filter_horizontal_HW4'
	 'Filter_vertical_HW'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Filter_steaming.cpp:46:25) in function 'Filter_horizontal_HW4'... converting 7 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'Filter_vertical_HW' (Filter_steaming.cpp:0:76)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Filter_horizontal_HW4' (Filter_steaming.cpp:26:70)...8 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.3 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.41 seconds; current allocated memory: 235.428 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_103_2' (Filter_steaming.cpp:103:36) in function 'Filter_vertical_HW'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_108_4' (Filter_steaming.cpp:91:12) in function 'Filter_vertical_HW' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_42_2' (Filter_steaming.cpp:26:12) in function 'Filter_horizontal_HW4' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'Input_buffer[0]' (Filter_steaming.cpp:136:37)
INFO: [HLS 200-472] Inferring partial write operation for 'Input_buffer[6]' (Filter_steaming.cpp:138:41)
INFO: [HLS 200-472] Inferring partial write operation for 'Input_buffer[0]' (Filter_steaming.cpp:105:30)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 248.864 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Filter_HW' ...
WARNING: [SYN 201-107] Renaming port name 'Filter_HW/Input' to 'Filter_HW/Input_r' to avoid the conflict with HDL keywords or other object names.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.667ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 150MHz -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 208.264 MB.
INFO: [HLS 200-10] Analyzing design file 'Scale.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Filter_final.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: Filter_final.cpp:154:5
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: Filter_final.cpp:159:5
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: Filter_final.cpp:181:5
WARNING: [HLS 214-169] There are a total of 4 such instances of non-canonical statements in the dataflow region: Filter_final.cpp:144:2
WARNING: [HLS 200-471] Dataflow form checks found 4 issue(s) in file Filter_final.cpp
INFO: [HLS 200-10] Analyzing design file 'Differentiate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Compress.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.46 seconds. CPU system time: 0.44 seconds. Elapsed time: 2.74 seconds; current allocated memory: 210.290 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::write(unsigned char const&)' into 'load(unsigned char const*, hls::stream<unsigned char, 0>&, int)' (Filter_final.cpp:139:14)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read(unsigned char&)' into 'hls::stream<unsigned char, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::write(unsigned char const&)' into 'hls::stream<unsigned char, 0>::operator<<(unsigned char const&)' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:129:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::stream(char const*)' into 'compute(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter_final.cpp:144:36)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'compute(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter_final.cpp:200:49)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::write(unsigned char const&)' into 'compute(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter_final.cpp:192:14)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'compute(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter_final.cpp:183:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::operator<<(unsigned char const&)' into 'compute(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter_final.cpp:178:17)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'compute(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter_final.cpp:172:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'compute(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter_final.cpp:163:47)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'store(hls::stream<unsigned char, 0>&, unsigned char*, int)' (Filter_final.cpp:213:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::stream()' into 'Filter_HW(unsigned char const*, unsigned char*)' (Filter_final.cpp:224:28)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::stream()' into 'Filter_HW(unsigned char const*, unsigned char*)' (Filter_final.cpp:225:28)
WARNING: [HLS 214-167] The program may have out of bound array access (Filter_final.cpp:183:43)
INFO: [HLS 214-115] Multiple burst reads of length 2025 and bit width 512 has been inferred on port 'aximm1' (Filter_final.cpp:138:20)
INFO: [HLS 214-115] Multiple burst writes of length 7821 and bit width 128 has been inferred on port 'aximm2' (Filter_final.cpp:211:20)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.48 seconds. CPU system time: 0.23 seconds. Elapsed time: 3.13 seconds; current allocated memory: 212.045 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 212.047 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 214.176 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 214.067 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_166_4' (Filter_final.cpp:148) in function 'compute' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_161_3' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'compute' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_182_8' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'compute' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_187_10' (Filter_final.cpp:188) in function 'compute' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_196_12' (Filter_final.cpp:148) in function 'compute' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_138_1' (Filter_final.cpp:138) in function 'load' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_211_1' (Filter_final.cpp:211) in function 'store' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_166_4' (Filter_final.cpp:148) in function 'compute' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_187_10' (Filter_final.cpp:188) in function 'compute' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_196_12' (Filter_final.cpp:148) in function 'compute' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_168_5' (Filter_final.cpp:148) in function 'compute' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_175_6' (Filter_final.cpp:173) in function 'compute' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_189_11' (Filter_final.cpp:148) in function 'compute' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_197_13' (Filter_final.cpp:197) in function 'compute' completely with a factor of 6.
INFO: [XFORM 203-721] Changing loop 'Loop_VITIS_LOOP_159_2_proc' (Filter_final.cpp:148) to a process function for dataflow in function 'compute'.
WARNING: [HLS 200-805] An internal stream 'Input_temp' (Filter_final.cpp:224) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'result' (Filter_final.cpp:225) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'temp' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
INFO: [XFORM 203-712] Applying dataflow to function 'compute' (Filter_final.cpp:143), detected/extracted 2 process function(s): 
	 'compute_Loop_VITIS_LOOP_159_2_proc3'
	 'compute_Loop_VITIS_LOOP_181_7_proc4'.
INFO: [XFORM 203-712] Applying dataflow to function 'Filter_HW' (Filter_final.cpp:220), detected/extracted 3 process function(s): 
	 'load5'
	 'compute'
	 'store'.
INFO: [XFORM 203-11] Balancing expressions in function 'compute_Loop_VITIS_LOOP_181_7_proc4' (Filter_final.cpp:0:70)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'compute_Loop_VITIS_LOOP_159_2_proc3' (Filter_final.cpp:0:71)...5 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.46 seconds; current allocated memory: 235.568 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_181_7' (Filter_final.cpp:182:41) in function 'compute_Loop_VITIS_LOOP_181_7_proc4'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_186_9' (Filter_final.cpp:148:6) in function 'compute_Loop_VITIS_LOOP_181_7_proc4' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_159_2' (Filter_final.cpp:148:12) in function 'compute_Loop_VITIS_LOOP_159_2_proc3' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'Input_buffer_vertical' (Filter_final.cpp:183:43)
INFO: [HLS 200-472] Inferring partial write operation for 'Input_buffer_vertical' (Filter_final.cpp:198:37)
INFO: [HLS 200-472] Inferring partial write operation for 'Input_buffer_vertical' (Filter_final.cpp:200:42)
INFO: [HLS 200-472] Inferring partial write operation for 'Input_buffer_horizontal' (Filter_final.cpp:170:38)
INFO: [HLS 200-472] Inferring partial write operation for 'Input_buffer_horizontal' (Filter_final.cpp:172:43)
INFO: [HLS 200-472] Inferring partial write operation for 'Input_buffer_horizontal' (Filter_final.cpp:163:34)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 277.743 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Filter_HW' ...
WARNING: [SYN 201-107] Renaming port name 'Filter_HW/Input' to 'Filter_HW/Input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'Filter_HW/Output' to 'Filter_HW/Output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_138_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_138_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 278.253 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 278.693 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_Loop_VITIS_LOOP_159_2_proc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln176) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_161_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_161_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_166_4'.
WARNING: [HLS 200-885] Unable to schedule 'load' operation ('Input_buffer_horizontal_load_3', Filter_final.cpp:170) on array 'Input_buffer_horizontal' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'Input_buffer_horizontal'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 6, Depth = 6, loop 'VITIS_LOOP_166_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 279.035 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 279.468 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_Loop_VITIS_LOOP_181_7_proc4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln190) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_181_7_VITIS_LOOP_182_8'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_181_7_VITIS_LOOP_182_8'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_187_10'.
WARNING: [HLS 200-885] Unable to schedule 'load' operation ('Input_buffer_vertical_load_1', Filter_final.cpp:190) on array 'Input_buffer_vertical', Filter_final.cpp:150 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'Input_buffer_vertical'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 6, loop 'VITIS_LOOP_187_10'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_196_12'.
WARNING: [HLS 200-885] Unable to schedule 'load' operation ('Input_buffer_vertical_load_9', Filter_final.cpp:198) on array 'Input_buffer_vertical', Filter_final.cpp:150 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'Input_buffer_vertical'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 6, Depth = 6, loop 'VITIS_LOOP_196_12'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 279.971 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 280.633 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 280.681 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 280.762 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_211_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_211_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 281.091 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 281.415 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Filter_HW' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 281.525 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.23 seconds; current allocated memory: 281.739 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 282.806 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_Loop_VITIS_LOOP_159_2_proc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_8ns_15s_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_Loop_VITIS_LOOP_159_2_proc3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.19 seconds; current allocated memory: 284.467 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_Loop_VITIS_LOOP_181_7_proc4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_8ns_15s_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_Loop_VITIS_LOOP_181_7_proc4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 287.148 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.41 seconds; current allocated memory: 290.014 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'store'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 291.262 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Filter_HW' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'Filter_HW/aximm1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Filter_HW/aximm2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Filter_HW/Input_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Filter_HW/Output_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'Filter_HW' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'Input_r', 'Output_r' and 'return' to AXI-Lite port control.
WARNING: [RTGEN 206-101] RTL name 'fifo_w8_d2_S' is changed to 'fifo_w8_d2_S_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Filter_HW'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 293.432 MB.
INFO: [RTMG 210-278] Implementing memory 'Filter_HW_compute_Loop_VITIS_LOOP_181_7_proc4_Input_buffer_vertical_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'Filter_HW_compute_Input_buffer_horizontal_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'temp_U(Filter_HW_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_compute_Loop_VITIS_LOOP_181_7_proc4_U0_U(Filter_HW_start_for_compute_Loop_VITIS_LOOP_181_7_proc4_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'Input_temp_U(Filter_HW_fifo_w8_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'Output_c_U(Filter_HW_fifo_w64_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'result_U(Filter_HW_fifo_w8_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_compute_U0_U(Filter_HW_start_for_compute_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_store_U0_U(Filter_HW_start_for_store_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.72 seconds. CPU system time: 0.37 seconds. Elapsed time: 4.42 seconds; current allocated memory: 303.643 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for Filter_HW.
INFO: [VLOG 209-307]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.667ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 150MHz -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 208.264 MB.
INFO: [HLS 200-10] Analyzing design file 'Scale.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Filter_final.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Differentiate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Compress.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.39 seconds. CPU system time: 0.53 seconds. Elapsed time: 2.55 seconds; current allocated memory: 210.080 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::write(unsigned char const&)' into 'load(unsigned char const*, hls::stream<unsigned char, 0>&, int)' (Filter_final.cpp:372:14)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read(unsigned char&)' into 'hls::stream<unsigned char, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'Filter_horizontal_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter_final.cpp:279:40)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::write(unsigned char const&)' into 'Filter_horizontal_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter_final.cpp:294:29)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'Filter_horizontal_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter_final.cpp:288:49)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'Filter_vertical_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter_final.cpp:330:43)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'Filter_vertical_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter_final.cpp:347:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::write(unsigned char const&)' into 'Filter_vertical_HW(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter_final.cpp:339:18)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::stream(char const*)' into 'compute(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter_final.cpp:377:36)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'store(hls::stream<unsigned char, 0>&, unsigned char*, int)' (Filter_final.cpp:388:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::stream()' into 'Filter_HW(unsigned char const*, unsigned char*)' (Filter_final.cpp:398:28)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::stream()' into 'Filter_HW(unsigned char const*, unsigned char*)' (Filter_final.cpp:399:28)
INFO: [HLS 214-115] Multiple burst reads of length 2025 and bit width 512 has been inferred on port 'gmem' (Filter_final.cpp:371:20)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.48 seconds. CPU system time: 0.27 seconds. Elapsed time: 3.23 seconds; current allocated memory: 211.857 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 211.858 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 214.046 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 213.904 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_282_4' (Filter_final.cpp:261) in function 'Filter_horizontal_HW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_277_3' (Filter_final.cpp:261) in function 'Filter_horizontal_HW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_329_3' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'Filter_vertical_HW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_334_5' (Filter_final.cpp:335) in function 'Filter_vertical_HW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_343_7' (Filter_final.cpp:316) in function 'Filter_vertical_HW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_371_1' (Filter_final.cpp:371) in function 'load' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_386_1' (Filter_final.cpp:386) in function 'store' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_334_5' (Filter_final.cpp:335) in function 'Filter_vertical_HW' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_343_7' (Filter_final.cpp:316) in function 'Filter_vertical_HW' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_282_4' (Filter_final.cpp:261) in function 'Filter_horizontal_HW' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_336_6' (Filter_final.cpp:316) in function 'Filter_vertical_HW' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_344_8' (Filter_final.cpp:344) in function 'Filter_vertical_HW' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_284_5' (Filter_final.cpp:261) in function 'Filter_horizontal_HW' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_291_6' (Filter_final.cpp:261) in function 'Filter_horizontal_HW' completely with a factor of 7.
INFO: [XFORM 203-101] Partitioning array 'Coefficient_buffer.1'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Input_buffer' (Filter_final.cpp:317) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'Coefficient_buffer'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Input_buffer' (Filter_final.cpp:263) in dimension 1 completely.
WARNING: [HLS 200-805] An internal stream 'Input_temp' (Filter_final.cpp:398) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'result' (Filter_final.cpp:399) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'temp' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
INFO: [XFORM 203-712] Applying dataflow to function 'compute' (Filter_final.cpp:376), detected/extracted 2 process function(s): 
	 'Filter_horizontal_HW'
	 'Filter_vertical_HW'.
INFO: [XFORM 203-712] Applying dataflow to function 'Filter_HW' (Filter_final.cpp:395), detected/extracted 3 process function(s): 
	 'load4'
	 'compute'
	 'store'.
INFO: [XFORM 203-11] Balancing expressions in function 'Filter_vertical_HW' (Filter_final.cpp:0:73)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Filter_horizontal_HW' (Filter_final.cpp:145:27)...5 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.37 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.53 seconds; current allocated memory: 235.525 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_328_2' (Filter_final.cpp:328:36) in function 'Filter_vertical_HW'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_333_4' (Filter_final.cpp:316:12) in function 'Filter_vertical_HW' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_275_2' (Filter_final.cpp:261:12) in function 'Filter_horizontal_HW' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'Input_buffer[0]' (Filter_final.cpp:345:32)
INFO: [HLS 200-472] Inferring partial write operation for 'Input_buffer[6]' (Filter_final.cpp:347:37)
INFO: [HLS 200-472] Inferring partial write operation for 'Input_buffer[0]' (Filter_final.cpp:330:30)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 277.746 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Filter_HW' ...
WARNING: [SYN 201-107] Renaming port name 'Filter_HW/Input' to 'Filter_HW/Input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'Filter_HW/Output' to 'Filter_HW/Output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_371_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_371_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 278.282 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 278.736 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Filter_horizontal_HW' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln292) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_277_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_277_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_282_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'VITIS_LOOP_282_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 279.088 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 279.681 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Filter_vertical_HW' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln337) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_328_2_VITIS_LOOP_329_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_328_2_VITIS_LOOP_329_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_334_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'VITIS_LOOP_334_5'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_343_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_343_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 280.223 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 280.879 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 280.928 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 281.036 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_386_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 71, loop 'VITIS_LOOP_386_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 281.400 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 281.848 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Filter_HW' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 281.956 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.667ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 150MHz -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 208.265 MB.
INFO: [HLS 200-10] Analyzing design file 'Scale.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Filter_final.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: Filter_final.cpp:158:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: Filter_final.cpp:163:5
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: Filter_final.cpp:185:5
WARNING: [HLS 214-169] There are a total of 4 such instances of non-canonical statements in the dataflow region: Filter_final.cpp:144:2
WARNING: [HLS 200-471] Dataflow form checks found 4 issue(s) in file Filter_final.cpp
INFO: [HLS 200-10] Analyzing design file 'Differentiate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Compress.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.49 seconds. CPU system time: 0.48 seconds. Elapsed time: 2.65 seconds; current allocated memory: 210.291 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::write(unsigned char const&)' into 'load(unsigned char const*, hls::stream<unsigned char, 0>&, int)' (Filter_final.cpp:139:14)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read(unsigned char&)' into 'hls::stream<unsigned char, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::write(unsigned char const&)' into 'hls::stream<unsigned char, 0>::operator<<(unsigned char const&)' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:129:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::stream(char const*)' into 'compute(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter_final.cpp:144:36)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'compute(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter_final.cpp:204:49)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::write(unsigned char const&)' into 'compute(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter_final.cpp:196:14)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'compute(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter_final.cpp:187:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::operator<<(unsigned char const&)' into 'compute(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter_final.cpp:182:17)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'compute(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter_final.cpp:176:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'compute(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter_final.cpp:167:47)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'store(hls::stream<unsigned char, 0>&, unsigned char*, int)' (Filter_final.cpp:217:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::stream()' into 'Filter_HW(unsigned char const*, unsigned char*)' (Filter_final.cpp:228:28)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::stream()' into 'Filter_HW(unsigned char const*, unsigned char*)' (Filter_final.cpp:229:28)
WARNING: [HLS 214-167] The program may have out of bound array access (Filter_final.cpp:187:43)
INFO: [HLS 214-115] Multiple burst reads of length 2025 and bit width 512 has been inferred on port 'aximm1' (Filter_final.cpp:138:20)
INFO: [HLS 214-115] Multiple burst writes of length 7821 and bit width 128 has been inferred on port 'aximm2' (Filter_final.cpp:215:20)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.56 seconds. CPU system time: 0.2 seconds. Elapsed time: 3.18 seconds; current allocated memory: 212.062 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 212.063 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.1 seconds; current allocated memory: 214.218 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 214.087 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_170_4' (Filter_final.cpp:149) in function 'compute' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_165_3' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'compute' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_186_8' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'compute' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_191_10' (Filter_final.cpp:192) in function 'compute' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_200_12' (Filter_final.cpp:149) in function 'compute' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_138_1' (Filter_final.cpp:138) in function 'load' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_215_1' (Filter_final.cpp:215) in function 'store' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_170_4' (Filter_final.cpp:149) in function 'compute' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_191_10' (Filter_final.cpp:192) in function 'compute' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_200_12' (Filter_final.cpp:149) in function 'compute' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_172_5' (Filter_final.cpp:149) in function 'compute' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_179_6' (Filter_final.cpp:177) in function 'compute' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_193_11' (Filter_final.cpp:149) in function 'compute' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_201_13' (Filter_final.cpp:201) in function 'compute' completely with a factor of 6.
INFO: [XFORM 203-101] Partitioning array 'Input_buffer_horizontal' (Filter_final.cpp:150) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Coefficient_buffer'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Input_buffer_vertical' (Filter_final.cpp:151) in dimension 2 completely.
INFO: [XFORM 203-721] Changing loop 'Loop_VITIS_LOOP_163_2_proc' (Filter_final.cpp:149) to a process function for dataflow in function 'compute'.
WARNING: [HLS 200-805] An internal stream 'Input_temp' (Filter_final.cpp:228) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'result' (Filter_final.cpp:229) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'temp' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
INFO: [XFORM 203-712] Applying dataflow to function 'compute' (Filter_final.cpp:143), detected/extracted 2 process function(s): 
	 'compute_Loop_VITIS_LOOP_163_2_proc3'
	 'compute_Loop_VITIS_LOOP_185_7_proc4'.
INFO: [XFORM 203-712] Applying dataflow to function 'Filter_HW' (Filter_final.cpp:224), detected/extracted 3 process function(s): 
	 'load5'
	 'compute'
	 'store'.
INFO: [XFORM 203-11] Balancing expressions in function 'compute_Loop_VITIS_LOOP_185_7_proc4' (Filter_final.cpp:0:70)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'compute_Loop_VITIS_LOOP_163_2_proc3' (Filter_final.cpp:0:34)...5 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.37 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.5 seconds; current allocated memory: 235.730 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_185_7' (Filter_final.cpp:186:41) in function 'compute_Loop_VITIS_LOOP_185_7_proc4'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_190_9' (Filter_final.cpp:149:6) in function 'compute_Loop_VITIS_LOOP_185_7_proc4' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_163_2' (Filter_final.cpp:149:12) in function 'compute_Loop_VITIS_LOOP_163_2_proc3' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'Input_buffer_vertical[0]' (Filter_final.cpp:187:43)
INFO: [HLS 200-472] Inferring partial write operation for 'Input_buffer_vertical[0]' (Filter_final.cpp:202:37)
INFO: [HLS 200-472] Inferring partial write operation for 'Input_buffer_vertical[6]' (Filter_final.cpp:204:42)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 277.813 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Filter_HW' ...
WARNING: [SYN 201-107] Renaming port name 'Filter_HW/Input' to 'Filter_HW/Input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'Filter_HW/Output' to 'Filter_HW/Output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_138_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_138_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 278.311 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 278.749 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_Loop_VITIS_LOOP_163_2_proc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln180) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_165_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_165_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_170_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'VITIS_LOOP_170_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 279.091 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 279.671 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_Loop_VITIS_LOOP_185_7_proc4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln194) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_185_7_VITIS_LOOP_186_8'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_185_7_VITIS_LOOP_186_8'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_191_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'VITIS_LOOP_191_10'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_200_12'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_200_12'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 280.180 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 280.841 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 280.891 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.667ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 150MHz -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_top -name Filter_HW Filter_HW 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 208.268 MB.
INFO: [HLS 200-10] Analyzing design file 'Scale.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Filter_steaming.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Differentiate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Compress.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.19 seconds. CPU system time: 0.32 seconds. Elapsed time: 3.87 seconds; current allocated memory: 210.160 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::write(unsigned char const&)' into 'Filter_horizontal_HW(unsigned char const*, hls::stream<unsigned char, 0>&)' (Filter_steaming.cpp:69:25)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read(unsigned char&)' into 'hls::stream<unsigned char, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'Filter_vertical_HW(hls::stream<unsigned char, 0>&, unsigned char*)' (Filter_steaming.cpp:105:43)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'Filter_vertical_HW(hls::stream<unsigned char, 0>&, unsigned char*)' (Filter_steaming.cpp:138:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::stream(char const*)' into 'Filter_HW(unsigned char const*, unsigned char*)' (Filter_steaming.cpp:211:37)
INFO: [HLS 214-115] Multiple burst reads of length 3 and bit width 16 has been inferred on port 'aximm1' (Filter_steaming.cpp:44:23)
INFO: [HLS 214-115] Multiple burst writes of length 237 and bit width 16 has been inferred on port 'aximm2' (Filter_steaming.cpp:109:28)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.4 seconds. CPU system time: 0.15 seconds. Elapsed time: 3.98 seconds; current allocated memory: 211.885 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 211.886 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 214.038 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 213.830 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_49_4' (Filter_steaming.cpp:26) in function 'Filter_horizontal_HW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_44_3' (Filter_steaming.cpp:26) in function 'Filter_horizontal_HW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_104_3' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'Filter_vertical_HW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_109_5' (Filter_steaming.cpp:110) in function 'Filter_vertical_HW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_134_7' (Filter_steaming.cpp:91) in function 'Filter_vertical_HW' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_109_5' (Filter_steaming.cpp:110) in function 'Filter_vertical_HW' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_134_7' (Filter_steaming.cpp:91) in function 'Filter_vertical_HW' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_49_4' (Filter_steaming.cpp:26) in function 'Filter_horizontal_HW' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_111_6' (Filter_steaming.cpp:91) in function 'Filter_vertical_HW' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_135_8' (Filter_steaming.cpp:135) in function 'Filter_vertical_HW' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_58_5' (Filter_steaming.cpp:26) in function 'Filter_horizontal_HW' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_65_6' (Filter_steaming.cpp:26) in function 'Filter_horizontal_HW' completely with a factor of 7.
INFO: [XFORM 203-101] Partitioning array 'Coefficient_buffer.1'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Input_buffer' (Filter_steaming.cpp:92) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'Coefficient_buffer'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Input_buffer' (Filter_steaming.cpp:30) in dimension 1 completely.
WARNING: [HLS 200-805] An internal stream 'tempStream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
INFO: [XFORM 203-712] Applying dataflow to function 'Filter_HW' (Filter_steaming.cpp:209), detected/extracted 2 process function(s): 
	 'Filter_horizontal_HW4'
	 'Filter_vertical_HW'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Filter_steaming.cpp:46:25) in function 'Filter_horizontal_HW4'... converting 7 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'Filter_vertical_HW' (Filter_steaming.cpp:0:76)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Filter_horizontal_HW4' (Filter_steaming.cpp:26:70)...8 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.42 seconds; current allocated memory: 235.498 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_103_2' (Filter_steaming.cpp:103:36) in function 'Filter_vertical_HW'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_108_4' (Filter_steaming.cpp:91:12) in function 'Filter_vertical_HW' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_42_2' (Filter_steaming.cpp:26:12) in function 'Filter_horizontal_HW4' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'Input_buffer[0]' (Filter_steaming.cpp:136:37)
INFO: [HLS 200-472] Inferring partial write operation for 'Input_buffer[6]' (Filter_steaming.cpp:138:41)
INFO: [HLS 200-472] Inferring partial write operation for 'Input_buffer[0]' (Filter_steaming.cpp:105:30)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 248.935 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Filter_HW' ...
WARNING: [SYN 201-107] Renaming port name 'Filter_HW/Input' to 'Filter_HW/Input_r' to avoid the conflict with HDL keywords or other object names.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.667ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 150MHz -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_top -name Filter_HW Filter_HW 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 208.265 MB.
INFO: [HLS 200-10] Analyzing design file 'Scale.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Filter_final.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: Filter_final.cpp:158:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: Filter_final.cpp:163:5
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: Filter_final.cpp:185:5
WARNING: [HLS 214-169] There are a total of 4 such instances of non-canonical statements in the dataflow region: Filter_final.cpp:144:2
WARNING: [HLS 200-471] Dataflow form checks found 4 issue(s) in file Filter_final.cpp
INFO: [HLS 200-10] Analyzing design file 'Differentiate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Compress.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.29 seconds. CPU system time: 0.34 seconds. Elapsed time: 2.74 seconds; current allocated memory: 210.352 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::write(unsigned char const&)' into 'load(unsigned char const*, hls::stream<unsigned char, 0>&, int)' (Filter_final.cpp:139:14)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read(unsigned char&)' into 'hls::stream<unsigned char, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::write(unsigned char const&)' into 'hls::stream<unsigned char, 0>::operator<<(unsigned char const&)' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:129:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::stream(char const*)' into 'compute(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter_final.cpp:144:36)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'compute(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter_final.cpp:204:49)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::write(unsigned char const&)' into 'compute(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter_final.cpp:196:14)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'compute(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter_final.cpp:187:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::operator<<(unsigned char const&)' into 'compute(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter_final.cpp:182:17)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'compute(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter_final.cpp:176:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'compute(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter_final.cpp:167:47)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'store(hls::stream<unsigned char, 0>&, unsigned char*, int)' (Filter_final.cpp:217:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::stream()' into 'Filter_HW(unsigned char const*, unsigned char*)' (Filter_final.cpp:228:28)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::stream()' into 'Filter_HW(unsigned char const*, unsigned char*)' (Filter_final.cpp:229:28)
WARNING: [HLS 214-167] The program may have out of bound array access (Filter_final.cpp:187:43)
INFO: [HLS 214-115] Multiple burst reads of length 2025 and bit width 512 has been inferred on port 'aximm1' (Filter_final.cpp:138:20)
INFO: [HLS 214-115] Multiple burst writes of length 7821 and bit width 128 has been inferred on port 'aximm2' (Filter_final.cpp:215:20)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.49 seconds. CPU system time: 0.15 seconds. Elapsed time: 3.2 seconds; current allocated memory: 212.063 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 212.065 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 214.217 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 214.091 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_170_4' (Filter_final.cpp:149) in function 'compute' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_165_3' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'compute' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_186_8' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'compute' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_191_10' (Filter_final.cpp:192) in function 'compute' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_200_12' (Filter_final.cpp:149) in function 'compute' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_138_1' (Filter_final.cpp:138) in function 'load' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_215_1' (Filter_final.cpp:215) in function 'store' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_170_4' (Filter_final.cpp:149) in function 'compute' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_191_10' (Filter_final.cpp:192) in function 'compute' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_200_12' (Filter_final.cpp:149) in function 'compute' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_172_5' (Filter_final.cpp:149) in function 'compute' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_179_6' (Filter_final.cpp:177) in function 'compute' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_193_11' (Filter_final.cpp:149) in function 'compute' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_201_13' (Filter_final.cpp:201) in function 'compute' completely with a factor of 6.
INFO: [XFORM 203-101] Partitioning array 'Input_buffer_horizontal' (Filter_final.cpp:150) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Coefficient_buffer'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Input_buffer_vertical' (Filter_final.cpp:151) in dimension 2 completely.
INFO: [XFORM 203-721] Changing loop 'Loop_VITIS_LOOP_163_2_proc' (Filter_final.cpp:149) to a process function for dataflow in function 'compute'.
WARNING: [HLS 200-805] An internal stream 'Input_temp' (Filter_final.cpp:228) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'result' (Filter_final.cpp:229) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'temp' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
INFO: [XFORM 203-712] Applying dataflow to function 'compute' (Filter_final.cpp:143), detected/extracted 2 process function(s): 
	 'compute_Loop_VITIS_LOOP_163_2_proc3'
	 'compute_Loop_VITIS_LOOP_185_7_proc4'.
INFO: [XFORM 203-712] Applying dataflow to function 'Filter_HW' (Filter_final.cpp:224), detected/extracted 3 process function(s): 
	 'load5'
	 'compute'
	 'store'.
INFO: [XFORM 203-11] Balancing expressions in function 'compute_Loop_VITIS_LOOP_185_7_proc4' (Filter_final.cpp:0:70)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'compute_Loop_VITIS_LOOP_163_2_proc3' (Filter_final.cpp:0:34)...5 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.52 seconds; current allocated memory: 235.730 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_185_7' (Filter_final.cpp:186:41) in function 'compute_Loop_VITIS_LOOP_185_7_proc4'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_190_9' (Filter_final.cpp:149:6) in function 'compute_Loop_VITIS_LOOP_185_7_proc4' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_163_2' (Filter_final.cpp:149:12) in function 'compute_Loop_VITIS_LOOP_163_2_proc3' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'Input_buffer_vertical[0]' (Filter_final.cpp:187:43)
INFO: [HLS 200-472] Inferring partial write operation for 'Input_buffer_vertical[0]' (Filter_final.cpp:202:37)
INFO: [HLS 200-472] Inferring partial write operation for 'Input_buffer_vertical[6]' (Filter_final.cpp:204:42)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 277.851 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Filter_HW' ...
WARNING: [SYN 201-107] Renaming port name 'Filter_HW/Input' to 'Filter_HW/Input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'Filter_HW/Output' to 'Filter_HW/Output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_138_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_138_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 278.365 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 278.759 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_Loop_VITIS_LOOP_163_2_proc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln180) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_165_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_165_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_170_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'VITIS_LOOP_170_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 279.131 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 279.683 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_Loop_VITIS_LOOP_185_7_proc4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln194) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_185_7_VITIS_LOOP_186_8'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_185_7_VITIS_LOOP_186_8'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_191_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'VITIS_LOOP_191_10'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_200_12'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_200_12'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 280.190 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 280.850 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 280.929 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.667ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 150MHz -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_top -name Filter_HW Filter_HW 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 208.269 MB.
INFO: [HLS 200-10] Analyzing design file 'Compress.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Differentiate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Filter_final.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: Filter_final.cpp:158:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: Filter_final.cpp:163:5
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: Filter_final.cpp:185:5
WARNING: [HLS 214-169] There are a total of 4 such instances of non-canonical statements in the dataflow region: Filter_final.cpp:144:2
WARNING: [HLS 200-471] Dataflow form checks found 4 issue(s) in file Filter_final.cpp
INFO: [HLS 200-10] Analyzing design file 'Scale.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.32 seconds. CPU system time: 0.51 seconds. Elapsed time: 4.61 seconds; current allocated memory: 210.369 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::write(unsigned char const&)' into 'load(unsigned char const*, hls::stream<unsigned char, 0>&, int)' (Filter_final.cpp:139:14)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read(unsigned char&)' into 'hls::stream<unsigned char, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::write(unsigned char const&)' into 'hls::stream<unsigned char, 0>::operator<<(unsigned char const&)' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:129:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::stream(char const*)' into 'compute(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter_final.cpp:144:36)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'compute(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter_final.cpp:204:49)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::write(unsigned char const&)' into 'compute(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter_final.cpp:196:14)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'compute(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter_final.cpp:187:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::operator<<(unsigned char const&)' into 'compute(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter_final.cpp:182:17)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'compute(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter_final.cpp:176:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'compute(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (Filter_final.cpp:167:47)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'store(hls::stream<unsigned char, 0>&, unsigned char*, int)' (Filter_final.cpp:217:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::stream()' into 'Filter_HW(unsigned char const*, unsigned char*)' (Filter_final.cpp:228:28)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::stream()' into 'Filter_HW(unsigned char const*, unsigned char*)' (Filter_final.cpp:229:28)
WARNING: [HLS 214-167] The program may have out of bound array access (Filter_final.cpp:187:43)
INFO: [HLS 214-115] Multiple burst reads of length 2025 and bit width 512 has been inferred on port 'aximm1' (Filter_final.cpp:138:20)
INFO: [HLS 214-115] Multiple burst writes of length 7821 and bit width 128 has been inferred on port 'aximm2' (Filter_final.cpp:215:20)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1.97 seconds. CPU system time: 0.28 seconds. Elapsed time: 3.58 seconds; current allocated memory: 212.097 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 212.098 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 214.252 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 214.127 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_170_4' (Filter_final.cpp:149) in function 'compute' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_165_3' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'compute' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_186_8' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'compute' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_191_10' (Filter_final.cpp:192) in function 'compute' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_200_12' (Filter_final.cpp:149) in function 'compute' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_138_1' (Filter_final.cpp:138) in function 'load' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_215_1' (Filter_final.cpp:215) in function 'store' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_170_4' (Filter_final.cpp:149) in function 'compute' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_191_10' (Filter_final.cpp:192) in function 'compute' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_200_12' (Filter_final.cpp:149) in function 'compute' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_172_5' (Filter_final.cpp:149) in function 'compute' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_179_6' (Filter_final.cpp:177) in function 'compute' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_193_11' (Filter_final.cpp:149) in function 'compute' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_201_13' (Filter_final.cpp:201) in function 'compute' completely with a factor of 6.
INFO: [XFORM 203-101] Partitioning array 'Input_buffer_horizontal' (Filter_final.cpp:150) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Coefficient_buffer'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Input_buffer_vertical' (Filter_final.cpp:151) in dimension 2 completely.
INFO: [XFORM 203-721] Changing loop 'Loop_VITIS_LOOP_163_2_proc' (Filter_final.cpp:149) to a process function for dataflow in function 'compute'.
WARNING: [HLS 200-805] An internal stream 'Input_temp' (Filter_final.cpp:228) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'result' (Filter_final.cpp:229) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'temp' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
INFO: [XFORM 203-712] Applying dataflow to function 'compute' (Filter_final.cpp:143), detected/extracted 2 process function(s): 
	 'compute_Loop_VITIS_LOOP_163_2_proc3'
	 'compute_Loop_VITIS_LOOP_185_7_proc4'.
INFO: [XFORM 203-712] Applying dataflow to function 'Filter_HW' (Filter_final.cpp:224), detected/extracted 3 process function(s): 
	 'load5'
	 'compute'
	 'store'.
INFO: [XFORM 203-11] Balancing expressions in function 'compute_Loop_VITIS_LOOP_185_7_proc4' (Filter_final.cpp:0:70)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'compute_Loop_VITIS_LOOP_163_2_proc3' (Filter_final.cpp:0:34)...5 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.47 seconds; current allocated memory: 235.768 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_185_7' (Filter_final.cpp:186:41) in function 'compute_Loop_VITIS_LOOP_185_7_proc4'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_190_9' (Filter_final.cpp:149:6) in function 'compute_Loop_VITIS_LOOP_185_7_proc4' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_163_2' (Filter_final.cpp:149:12) in function 'compute_Loop_VITIS_LOOP_163_2_proc3' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'Input_buffer_vertical[0]' (Filter_final.cpp:187:43)
INFO: [HLS 200-472] Inferring partial write operation for 'Input_buffer_vertical[0]' (Filter_final.cpp:202:37)
INFO: [HLS 200-472] Inferring partial write operation for 'Input_buffer_vertical[6]' (Filter_final.cpp:204:42)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 277.860 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Filter_HW' ...
WARNING: [SYN 201-107] Renaming port name 'Filter_HW/Input' to 'Filter_HW/Input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'Filter_HW/Output' to 'Filter_HW/Output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_138_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_138_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 278.376 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 278.770 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_Loop_VITIS_LOOP_163_2_proc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln180) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_165_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_165_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_170_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'VITIS_LOOP_170_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.18 seconds; current allocated memory: 279.154 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 279.707 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_Loop_VITIS_LOOP_185_7_proc4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln194) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_185_7_VITIS_LOOP_186_8'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_185_7_VITIS_LOOP_186_8'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_191_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'VITIS_LOOP_191_10'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_200_12'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_200_12'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 280.216 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 280.874 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 280.953 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.667ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_export -format=xo
INFO: [HLS 200-1464] Running solution command: config_export -output=/mnt/castor/seas_home/s/songqij/ese532_code/hw7/Filter_HW.xo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 150MHz -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: config_export -format xo -output /mnt/castor/seas_home/s/songqij/ese532_code/hw7/Filter_HW.xo -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name Filter_HW Filter_HW 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 208.390 MB.
INFO: [HLS 200-10] Analyzing design file 'Scale.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Filter_steaming.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Differentiate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Compress.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.16 seconds. CPU system time: 0.96 seconds. Elapsed time: 7.15 seconds; current allocated memory: 210.255 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::write(unsigned char const&)' into 'Filter_horizontal_HW(unsigned char const*, hls::stream<unsigned char, 0>&)' (Filter_steaming.cpp:69:25)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read(unsigned char&)' into 'hls::stream<unsigned char, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'Filter_vertical_HW(hls::stream<unsigned char, 0>&, unsigned char*)' (Filter_steaming.cpp:105:43)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'Filter_vertical_HW(hls::stream<unsigned char, 0>&, unsigned char*)' (Filter_steaming.cpp:138:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::stream(char const*)' into 'Filter_HW(unsigned char const*, unsigned char*)' (Filter_steaming.cpp:211:37)
INFO: [HLS 214-115] Multiple burst reads of length 3 and bit width 16 has been inferred on port 'aximm1' (Filter_steaming.cpp:44:23)
INFO: [HLS 214-115] Multiple burst writes of length 237 and bit width 16 has been inferred on port 'aximm2' (Filter_steaming.cpp:109:28)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.78 seconds. CPU system time: 0.45 seconds. Elapsed time: 5.93 seconds; current allocated memory: 212.030 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 212.031 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.06 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.16 seconds; current allocated memory: 214.181 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 213.974 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_49_4' (Filter_steaming.cpp:26) in function 'Filter_horizontal_HW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_44_3' (Filter_steaming.cpp:26) in function 'Filter_horizontal_HW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_104_3' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'Filter_vertical_HW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_109_5' (Filter_steaming.cpp:110) in function 'Filter_vertical_HW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_134_7' (Filter_steaming.cpp:91) in function 'Filter_vertical_HW' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_109_5' (Filter_steaming.cpp:110) in function 'Filter_vertical_HW' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_134_7' (Filter_steaming.cpp:91) in function 'Filter_vertical_HW' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_49_4' (Filter_steaming.cpp:26) in function 'Filter_horizontal_HW' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_111_6' (Filter_steaming.cpp:91) in function 'Filter_vertical_HW' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_135_8' (Filter_steaming.cpp:135) in function 'Filter_vertical_HW' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_58_5' (Filter_steaming.cpp:26) in function 'Filter_horizontal_HW' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_65_6' (Filter_steaming.cpp:26) in function 'Filter_horizontal_HW' completely with a factor of 7.
INFO: [XFORM 203-101] Partitioning array 'Coefficient_buffer.1'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Input_buffer' (Filter_steaming.cpp:92) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'Coefficient_buffer'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Input_buffer' (Filter_steaming.cpp:30) in dimension 1 completely.
WARNING: [HLS 200-805] An internal stream 'tempStream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
INFO: [XFORM 203-712] Applying dataflow to function 'Filter_HW' (Filter_steaming.cpp:209), detected/extracted 2 process function(s): 
	 'Filter_horizontal_HW4'
	 'Filter_vertical_HW'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Filter_steaming.cpp:46:25) in function 'Filter_horizontal_HW4'... converting 7 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'Filter_vertical_HW' (Filter_steaming.cpp:0:76)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Filter_horizontal_HW4' (Filter_steaming.cpp:26:70)...8 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.42 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.66 seconds; current allocated memory: 235.637 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_103_2' (Filter_steaming.cpp:103:36) in function 'Filter_vertical_HW'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_108_4' (Filter_steaming.cpp:91:12) in function 'Filter_vertical_HW' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_42_2' (Filter_steaming.cpp:26:12) in function 'Filter_horizontal_HW4' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'Input_buffer[0]' (Filter_steaming.cpp:136:37)
INFO: [HLS 200-472] Inferring partial write operation for 'Input_buffer[6]' (Filter_steaming.cpp:138:41)
INFO: [HLS 200-472] Inferring partial write operation for 'Input_buffer[0]' (Filter_steaming.cpp:105:30)
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.667ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_export -format=xo
INFO: [HLS 200-1464] Running solution command: config_export -output=/mnt/castor/seas_home/s/songqij/ese532_code/hw7/Filter_HW.xo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 150MHz -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: config_export -format xo -output /mnt/castor/seas_home/s/songqij/ese532_code/hw7/Filter_HW.xo -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name Filter_HW Filter_HW 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 208.389 MB.
INFO: [HLS 200-10] Analyzing design file 'Scale.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Filter.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Differentiate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Compress.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.1 seconds. CPU system time: 1 seconds. Elapsed time: 5.56 seconds; current allocated memory: 210.097 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-178] Inlining function 'Filter_horizontal_HW(unsigned char const*, unsigned char*)' into 'Filter_HW(unsigned char const*, unsigned char*)' (Filter.cpp:215:0)
INFO: [HLS 214-178] Inlining function 'Filter_vertical_HW(unsigned char const*, unsigned char*)' into 'Filter_HW(unsigned char const*, unsigned char*)' (Filter.cpp:215:0)
INFO: [HLS 214-115] Multiple burst reads of length 3 and bit width 16 has been inferred on port 'gmem' (Filter.cpp:41:23)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.41 seconds. CPU system time: 0.49 seconds. Elapsed time: 4.67 seconds; current allocated memory: 211.962 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 211.963 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.12 seconds; current allocated memory: 214.128 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 214.153 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_46_4' (Filter.cpp:23) in function 'Filter_HW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_41_3' (Filter.cpp:23) in function 'Filter_HW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_158_4' (Filter.cpp:164) in function 'Filter_HW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_154_3' (Filter.cpp:138) in function 'Filter_HW' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_46_4' (Filter.cpp:23) in function 'Filter_HW' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_158_4' (Filter.cpp:164) in function 'Filter_HW' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_55_5' (Filter.cpp:23) in function 'Filter_HW' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_62_6' (Filter.cpp:23) in function 'Filter_HW' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_166_5' (Filter.cpp:138) in function 'Filter_HW' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_171_6' (Filter.cpp:138) in function 'Filter_HW' completely with a factor of 7.
INFO: [XFORM 203-101] Partitioning array 'Coefficient_buffer'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Input_buffer.1' (Filter.cpp:27) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Coefficient_buffer.1'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Input_buffer' (Filter.cpp:140) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Filter.cpp:43:25) in function 'Filter_HW'... converting 7 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'Filter_HW' (Filter.cpp:214)...15 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.25 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.51 seconds; current allocated memory: 236.241 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_39_2' (Filter.cpp:23:12) in function 'Filter_HW' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_152_2' (Filter.cpp:138:7) in function 'Filter_HW' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'Temp' (Filter.cpp:65:55)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 230.531 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Filter_HW' ...
WARNING: [SYN 201-107] Renaming port name 'Filter_HW/Input' to 'Filter_HW/Input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'Filter_HW/Output' to 'Filter_HW/Output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Filter_HW' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln63) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln156) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln172) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_41_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_41_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_46_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 76, loop 'VITIS_LOOP_46_4'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_154_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'VITIS_LOOP_154_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_158_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 74, loop 'VITIS_LOOP_158_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.48 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.6 seconds; current allocated memory: 232.076 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100]