<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="newuart.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="../lab8_uart_tx/ipcore_dir/coregen.log"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="../lab9_uart_rx/ipcore_dir/coregen.log"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_uart_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_uart_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="tb_uart_isim_beh.wdb"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_uart_rx_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_uart_tx_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1414501340" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1414501340">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1414506398" xil_pn:in_ck="-4786083276649897086" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1414506398">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="../lab8_uart_tx/baudgen.v"/>
      <outfile xil_pn:name="../lab8_uart_tx/tb_uart_tx.v"/>
      <outfile xil_pn:name="../lab8_uart_tx/uart_tx.v"/>
      <outfile xil_pn:name="../lab9_uart_rx/tb_uart_rx.v"/>
      <outfile xil_pn:name="../lab9_uart_rx/uart_rx.v"/>
      <outfile xil_pn:name="tb_uart.v"/>
      <outfile xil_pn:name="uart.v"/>
    </transform>
    <transform xil_pn:end_ts="1414506184" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="978651972314586536" xil_pn:start_ts="1414506184">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1414506184" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="8442693012581130218" xil_pn:start_ts="1414506184">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1414502014" xil_pn:in_ck="3389057087559642316" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="4917088076448377407" xil_pn:start_ts="1414502013">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../lab8_uart_tx/ipcore_dir/fifo.ngc"/>
      <outfile xil_pn:name="../lab8_uart_tx/ipcore_dir/fifo.v"/>
      <outfile xil_pn:name="../lab9_uart_rx/ipcore_dir/fifo_rx.ngc"/>
      <outfile xil_pn:name="../lab9_uart_rx/ipcore_dir/fifo_rx.v"/>
    </transform>
    <transform xil_pn:end_ts="1414506398" xil_pn:in_ck="-3009802295370319034" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1414506398">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="../lab8_uart_tx/baudgen.v"/>
      <outfile xil_pn:name="../lab8_uart_tx/ipcore_dir/fifo.v"/>
      <outfile xil_pn:name="../lab8_uart_tx/tb_uart_tx.v"/>
      <outfile xil_pn:name="../lab8_uart_tx/uart_tx.v"/>
      <outfile xil_pn:name="../lab9_uart_rx/ipcore_dir/fifo_rx.v"/>
      <outfile xil_pn:name="../lab9_uart_rx/tb_uart_rx.v"/>
      <outfile xil_pn:name="../lab9_uart_rx/uart_rx.v"/>
      <outfile xil_pn:name="tb_uart.v"/>
      <outfile xil_pn:name="uart.v"/>
    </transform>
    <transform xil_pn:end_ts="1414506403" xil_pn:in_ck="-3009802295370319034" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-3271772985972288367" xil_pn:start_ts="1414506398">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="tb_uart_beh.prj"/>
      <outfile xil_pn:name="tb_uart_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1414506420" xil_pn:in_ck="-804440005549400012" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="5864797593685258733" xil_pn:start_ts="1414506420">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="tb_uart_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:name="TRAN_SubProjectAbstractToPreProxy">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
  </transforms>

</generated_project>
