
<html><head><title>Incremental Elaboration at SV-RNM Partition Boundary</title>
<meta name="Approver" content="Technical Publications" />
<meta name="Author" content="jaini" />
<meta name="CreateDate" content="2023-03-01" />
<meta name="CreateTime" content="1677669070" />
<meta name="DataType" content="Manuals" />
<meta name="Description" content="Describes the Virtuoso AMS Designer simulator and Xcelium Simulator with mixed-signal option that supports the Verilog-AMS,  VHDL-AMS, and SystemVerilog-AMS language standards." />
<meta name="DocTitle" content="Spectre AMS Designer and Xcelium Simulator Mixed-Signal User Guide" />
<meta name="DocType" content="User Guide" />
<meta name="FileTitle" content="Incremental Elaboration at SV-RNM Partition Boundary" />
<meta name="Keywords" content="" />
<meta name="topic_type" content="concept" />
<meta name="reference_type" content="" />
<meta name="prod_feature" content="Digital Mixed-Signal," />
<meta name="prod_subfeature" content="Multi-Snapshot Incremental Elaboration," />
<meta name="new_topic" content="No" />
<meta name="spotlight_topic" content="" />
<meta name="FileType" content="Chapter" />
<meta name="Keyword" content="ams_dms_simug" />
<meta name="Language" content="English" />
<meta name="ModifiedDate" content="2023-03-01" />
<meta name="ModifiedTime" content="1677669070" />
<meta name="NextFile" content="Auto-Partitioning_Designs_with_SV-RNM_Ports.html" />
<meta name="Group" content="Mixed-Signal Simulation" />
<meta name="Platform" content="Functional Verification," />
<meta name="PrevFile" content="Incremental_Elaboration_for_Mixed-Signal.html" />
<meta name="c_product" content="Xcelium," />
<meta name="Product" content="Xcelium," />
<meta name="ProductFamily" content="Xcelium," />
<meta name="ProductVersion" content="22.09" />
<meta name="RightsManagement" content="Copyright 2023 Cadence Design Systems Inc." />
<meta name="Title" content="Spectre AMS Designer and Xcelium Simulator Mixed-Signal User Guide -- Incremental Elaboration at SV-RNM Partition Boundary" />
<meta name="Version" content="22.09" />
<meta name="Renderer" content="WIKI" />
<meta name="SpaceKey" content="amssimug2209" />
<meta name="confluence-version" content="7.4.1" />
<meta name="ecms-plugin-version" content="04.10.026" />

        
        <link href="styles/site.css" rel="stylesheet" type="text/css" />
        <meta content="text/html; charset=UTF-8" http-equiv="Content-Type" />
    

    
<script>
  document.addEventListener("DOMContentLoaded", function(event) {
    document.querySelectorAll("img").forEach((img, index) => {
   img.addEventListener("click", (e) => { 
    document.querySelector("#cad_image_modal").classList.add("opac");
      document.querySelector("#cad_image_modal_center").innerHTML = `<img style="position:absolute;top:0;bottom:0;left:0;right:0; margin: auto;max-height: 96%;max-width: 96%;" src="${e.target.src}">`;});});});
</script>

<style>
 img{cursor:pointer;
 }
 #cad_image_modal{
 position:fixed;left:0;top:0;width:100%;background:#00000099;overflow:hidden;height:0;opacity:0;transition: height 0ms 1s, opacity 1s 0ms;
 }
 #cad_image_modal.opac{height: 100%;opacity: 1;transition: height 0ms 0ms, opacity 1s 0ms;
 }
 #cad_image_modal span{
  position:fixed;right:10px;top:10px;cursor:pointer;color:#fff;
 }
 </style>

</head><body style="background-color: #FFFFFF;"><!-- Begin Buttons --><header xmlns:html="http://www.w3.org/1999/xhtml"><div class="docHeadr">Product Documentation<img src="images/Cadence-Logo.jpg" /></div>
<nav class="blueHead"><ul><li><a class="content" href="ams_dms_simugTOC.html">Contents</a></li><li><a class="prev" href="Incremental_Elaboration_for_Mixed-Signal.html" title="Incremental_Elaboration_for_Mixed-Signal">Incremental_Elaboration_for_Mi ...</a></li><li style="float: right;"><a class="viewPrint" href="ams_dms_simug.pdf">View/Print PDF</a></li><li style="float: right;margin-right: 25px;"><a class="nextd" href="Auto-Partitioning_Designs_with_SV-RNM_Ports.html" title="Auto-Partitioning_Designs_with_SV-RNM_Ports">Auto-Partitioning_Designs_with ...</a></li></ul></nav></header><!-- End Buttons --><div xmlns:html="http://www.w3.org/1999/xhtml" style="font-size:14px;line-height:1.42857142857;margin:20px 0 0 0;font-weight:bold;"><center>Spectre AMS Designer and Xcelium Simulator Mixed-Signal User Guide<br />Product Version 22.09, September 2022</center></div>
<div xmlns:html="http://www.w3.org/1999/xhtml" style="margin-left:5%;">
<p></p>

<p></p>
<div id="main-header">
                    
                    
                                                <h1 style="margin: 4px 0 4px;"><span>Incremental Elaboration at SV-RNM Partition Boundary</span></h1>

                    
                </div>
<div class="wiki-content group" id="main-content">
                    
<p><span class="confluence-anchor-link" id="IncrementalElaborationatSVRNMPartitionBoundary-Incremental_Elaboration_at_SV-RNM"></span>Incremental elaboration is enabled for designs containing SystemVerilog User Defined Nettype (SV-UDN) ports at the partition boundaries. You can specify UDN ports at the primary partition boundary of a design; then, the UDN ports from the different secondary partitions are connected and merged into one simulation net.</p>

<p>Verilog-AMS and Spice instantiations can be instantiated within partitions; however, these ports are not allowed across partition boundaries.</p>

<p>The following example enables IE for the SV-UDN port type and&#160;<code>xrun</code>&#160;compiles the&#160;<code>top.sv</code>&#160;file. Module,&#160;<code>top</code>&#160;is the incremental partition and&#160;<code>driver1</code>&#160;is the primary partition:</p>
<p style="margin-left: 30.0px;"><code>xrun -clean top.sv -primtop driver</code><br /><code>//top.sv</code><br /><code>//incremental</code><br /><code>module top;</code><br /><code>WUDNTYPE w;</code><br /><code>assign w = 1.1;</code><br /><code>driver1 d1(w);</code><br /><code>endmodule</code></p>
<p style="margin-left: 30.0px;"><code>//primary</code><br /><code>module driver1 (dr_1);</code><br /><code>input dr_1;</code><br /><code>WUDNTYPE dr_1;</code><br /><code>Endmodule</code></p>

<p>The following are the port types that are supported for incremental elaboration at SV-RNM partition boundary:</p>
<ul><li>sv wreal. For example:</li></ul><p style="margin-left: 60.0px;"><code>import cds_rnm_pkg::*;</code><br /><code>wrealsum w;</code><br /><code>or</code><br /><code>wrealavg w;</code></p>
<ul><li>nettype real with UDR. For example:</li></ul><p style="margin-left: 60.0px;"><code>function automatic real FUNC(input real drivers[]);</code><br /><code>begin</code><br /><code>FUNC = 1.0;</code><br /><code>foreach (drivers[j])</code><br /><code>begin</code><br /><code>$display(&quot;\nFUNC : drivers[%d] = {%f} &quot;, j, drivers[j]);</code><br /><code>FUNC += drivers[j];</code><br /><code>end</code><br /><code>end</code><br /><code>endfunction</code></p>
<p style="margin-left: 60.0px;"><code>// A nettype declaration with datatype</code><br /><code>nettype real WUDNTYPE with FUNC</code>;</p>
<ul><li>net type struct with one real filed, with UDR. For example:</li></ul><p style="margin-left: 60.0px;"><code>typedef struct {</code><br /><code>real V;</code><br /><code>} Rstruct;</code></p>
<p style="margin-left: 60.0px;"><code>function automatic Rstruct FUNC(input Rstruct drivers[]);</code><br /><code>begin</code><br /><code>FUNC = &#39;{1.0};</code><br /><code>foreach (drivers[j])</code><br /><code>begin</code><br /><code>$display(&quot;\nFUNC : drivers[%d] = {%f} &quot;, j, drivers[j].V);</code><br /><code>FUNC.V += drivers[j].V;</code><br /><code>end</code><br /><code>end</code><br /><code>endfunction</code></p>
<p style="margin-left: 60.0px;"><code>// A nettype declaration with datatype</code><br /><code>nettype Rstruct WUNDTYPE with FUNC;</code></p>
<ul><li>nettype struct with multiple fields. For example:</li></ul><p style="margin-left: 60.0px;"><code>typedef struct {</code><br /><code>real field1;</code><br /><code>real field2;</code><br /><code>}T;</code></p>
<p style="margin-left: 60.0px;"><code>// user-defined resolution function Tsum</code><br /><code>function automatic T Tsum (input T driver[]);</code><br /><code>begin</code><br /><code>Tsum.field1 = 0.0;</code><br /><code>Tsum.field2 = 0.0;</code><br /><code>foreach (driver[i])</code><br /><code>begin</code><br /><code>$display(&quot;driver[%d]{%f}{%f}&quot;, i, driver[i].field1, driver[i].field2);</code><br /><code>Tsum.field1 += driver[i].field1 ;</code><br /><code>Tsum.field2 += driver[i].field2 ;</code><br /><code>end</code><br /><code>$display(&quot;Tsum{%f}{%f}&quot;, Tsum.field1, Tsum.field2);</code><br /><code>end</code><br /><code>endfunction</code></p>
<p style="margin-left: 60.0px;"><code>// A nettype declaration with datatype and resolution function</code><br /><code>nettype T WUDNTYPE with Tsum;</code><br /><code>OR:&#160;</code><br /><code>import EE_pkg::*;</code><br /><code>EEnet w;</code></p>
<ul><li>
<p>nettype without UDR. For example:</p>
</li></ul><p style="margin-left: 60.0px;"><code>nettype real WUDNTYPE;</code></p>

<p>The following are the restrictions of using SV-UDN ports at the partition boundaries:</p>
<ul><li>If one side of the connect is UDN and the other side cannot be UDT (struct variable).</li><li>Wreal type in .vams connection is not supported. In such cases, you must transfer&#160;<code>.vams</code>&#160;to&#160;<code>.sv</code>; and, use SV Wreal.</li><li>Datatype connections such as real connect to non-real, UDN connect to non-UDN are not supported at partition boundaries.</li><li>Interconnect coercion to nettype that is already elaborated in a primary partition is not supported.</li><li>Discipline resolution of electrical nets at partition boundary.</li></ul><h5 id="IncrementalElaborationatSVRNMPartitionBoundary-RelatedTopics">Related Topics</h5><ul><li><a href="Auto-Partitioning_Designs_with_SV-RNM_Ports.html">Auto-Partitioning Designs with SV-RNM Ports</a></li><li><a href="Coercion_of_User-Defined_Nettype__UDN__across_Partition_Boundaries.html">Coercion of User-Defined Nettype (UDN) across Partition Boundaries</a></li></ul>
                    </div>
<br /><br /></div>
<footer xmlns:html="http://www.w3.org/1999/xhtml"><nav class="navigation"><b><em><a href="Incremental_Elaboration_for_Mixed-Signal.html" id="prev" title="Incremental_Elaboration_for_Mixed-Signal">Incremental_Elaboration_for_Mi ...</a></em></b><b><em><a href="Auto-Partitioning_Designs_with_SV-RNM_Ports.html" id="nex" title="Auto-Partitioning_Designs_with_SV-RNM_Ports">Auto-Partitioning_Designs_with ...</a></em></b></nav><div>
          For further assistance, contact <a href="https://support.cadence.com">Cadence Online Support</a>. Copyright &#169; 2023, <a href="https://www.cadence.com">Cadence Design Systems, Inc.</a> All rights reserved.
        </div>
</footer><br xmlns:html="http://www.w3.org/1999/xhtml" />
<div id="cad_image_modal" style="background-color: rgba(0, 0, 0, 0.6);"><center id="cad_image_modal_center">&#160;&#10240;</center><span style="margin-right:50px;margin-top:100px;font-weight:bold;font-size:20px;background:#e5e5e5;border:1px solid #e5e5e5;border-radius:25px;height:30px;width:20px;padding-left:6px;padding-top:2px;color: black;" onclick="document.querySelector('#cad_image_modal').classList.remove('opac');">X</span></div>

</body></html>