{
  "module_name": "ta_ras_if.h",
  "hash_id": "cc6c12a35537a0263da3c945e3aae2fd2374a6084c833cfefe676f2e22a2d4ce",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/amd/amdgpu/ta_ras_if.h",
  "human_readable_source": " \n\n#ifndef _TA_RAS_IF_H\n#define _TA_RAS_IF_H\n\n#define RAS_TA_HOST_IF_VER\t0\n\n \n#define RSP_ID_MASK (1U << 31)\n#define RSP_ID(cmdId) (((uint32_t)(cmdId)) | RSP_ID_MASK)\n\n \n \nenum ras_command {\n\tTA_RAS_COMMAND__ENABLE_FEATURES = 0,\n\tTA_RAS_COMMAND__DISABLE_FEATURES,\n\tTA_RAS_COMMAND__TRIGGER_ERROR,\n};\n\nenum ta_ras_status {\n\tTA_RAS_STATUS__SUCCESS                          = 0x0000,\n\tTA_RAS_STATUS__RESET_NEEDED                     = 0xA001,\n\tTA_RAS_STATUS__ERROR_INVALID_PARAMETER          = 0xA002,\n\tTA_RAS_STATUS__ERROR_RAS_NOT_AVAILABLE          = 0xA003,\n\tTA_RAS_STATUS__ERROR_RAS_DUPLICATE_CMD          = 0xA004,\n\tTA_RAS_STATUS__ERROR_INJECTION_FAILED           = 0xA005,\n\tTA_RAS_STATUS__ERROR_ASD_READ_WRITE             = 0xA006,\n\tTA_RAS_STATUS__ERROR_TOGGLE_DF_CSTATE           = 0xA007,\n\tTA_RAS_STATUS__ERROR_TIMEOUT                    = 0xA008,\n\tTA_RAS_STATUS__ERROR_BLOCK_DISABLED             = 0XA009,\n\tTA_RAS_STATUS__ERROR_GENERIC                    = 0xA00A,\n\tTA_RAS_STATUS__ERROR_RAS_MMHUB_INIT             = 0xA00B,\n\tTA_RAS_STATUS__ERROR_GET_DEV_INFO               = 0xA00C,\n\tTA_RAS_STATUS__ERROR_UNSUPPORTED_DEV            = 0xA00D,\n\tTA_RAS_STATUS__ERROR_NOT_INITIALIZED            = 0xA00E,\n\tTA_RAS_STATUS__ERROR_TEE_INTERNAL               = 0xA00F,\n\tTA_RAS_STATUS__ERROR_UNSUPPORTED_FUNCTION       = 0xA010,\n\tTA_RAS_STATUS__ERROR_SYS_DRV_REG_ACCESS         = 0xA011,\n\tTA_RAS_STATUS__ERROR_RAS_READ_WRITE             = 0xA012,\n\tTA_RAS_STATUS__ERROR_NULL_PTR                   = 0xA013,\n\tTA_RAS_STATUS__ERROR_UNSUPPORTED_IP             = 0xA014,\n\tTA_RAS_STATUS__ERROR_PCS_STATE_QUIET            = 0xA015,\n\tTA_RAS_STATUS__ERROR_PCS_STATE_ERROR            = 0xA016,\n\tTA_RAS_STATUS__ERROR_PCS_STATE_HANG             = 0xA017,\n\tTA_RAS_STATUS__ERROR_PCS_STATE_UNKNOWN          = 0xA018,\n\tTA_RAS_STATUS__ERROR_UNSUPPORTED_ERROR_INJ      = 0xA019,\n\tTA_RAS_STATUS__TEE_ERROR_ACCESS_DENIED          = 0xA01A\n};\n\nenum ta_ras_block {\n\tTA_RAS_BLOCK__UMC = 0,\n\tTA_RAS_BLOCK__SDMA,\n\tTA_RAS_BLOCK__GFX,\n\tTA_RAS_BLOCK__MMHUB,\n\tTA_RAS_BLOCK__ATHUB,\n\tTA_RAS_BLOCK__PCIE_BIF,\n\tTA_RAS_BLOCK__HDP,\n\tTA_RAS_BLOCK__XGMI_WAFL,\n\tTA_RAS_BLOCK__DF,\n\tTA_RAS_BLOCK__SMN,\n\tTA_RAS_BLOCK__SEM,\n\tTA_RAS_BLOCK__MP0,\n\tTA_RAS_BLOCK__MP1,\n\tTA_RAS_BLOCK__FUSE,\n\tTA_RAS_BLOCK__MCA,\n\tTA_RAS_BLOCK__VCN,\n\tTA_RAS_BLOCK__JPEG,\n\tTA_NUM_BLOCK_MAX\n};\n\nenum ta_ras_mca_block {\n\tTA_RAS_MCA_BLOCK__MP0   = 0,\n\tTA_RAS_MCA_BLOCK__MP1   = 1,\n\tTA_RAS_MCA_BLOCK__MPIO  = 2,\n\tTA_RAS_MCA_BLOCK__IOHC  = 3,\n\tTA_MCA_NUM_BLOCK_MAX\n};\n\nenum ta_ras_error_type {\n\tTA_RAS_ERROR__NONE\t\t\t= 0,\n\tTA_RAS_ERROR__PARITY\t\t\t= 1,\n\tTA_RAS_ERROR__SINGLE_CORRECTABLE\t= 2,\n\tTA_RAS_ERROR__MULTI_UNCORRECTABLE\t= 4,\n\tTA_RAS_ERROR__POISON\t\t\t= 8,\n};\n\n \n \n\nstruct ta_ras_enable_features_input {\n\tenum ta_ras_block\tblock_id;\n\tenum ta_ras_error_type\terror_type;\n};\n\nstruct ta_ras_disable_features_input {\n\tenum ta_ras_block\tblock_id;\n\tenum ta_ras_error_type\terror_type;\n};\n\nstruct ta_ras_trigger_error_input {\n\tenum ta_ras_block\tblock_id;\t\t\n\tenum ta_ras_error_type\tinject_error_type;\t\n\tuint32_t\t\tsub_block_index;\t\n\tuint64_t\t\taddress;\t\t\n\tuint64_t\t\tvalue;\t\t\t\n};\n\nstruct ta_ras_init_flags {\n\tuint8_t poison_mode_en;\n\tuint8_t dgpu_mode;\n\tuint16_t xcc_mask;\n\tuint8_t channel_dis_num;\n};\n\nstruct ta_ras_output_flags {\n\tuint8_t ras_init_success_flag;\n\tuint8_t err_inject_switch_disable_flag;\n\tuint8_t reg_access_failure_flag;\n};\n\n \n \nunion ta_ras_cmd_input {\n\tstruct ta_ras_init_flags\t\tinit_flags;\n\tstruct ta_ras_enable_features_input\tenable_features;\n\tstruct ta_ras_disable_features_input\tdisable_features;\n\tstruct ta_ras_trigger_error_input\ttrigger_error;\n\n\tuint32_t reserve_pad[256];\n};\n\nunion ta_ras_cmd_output {\n\tstruct ta_ras_output_flags flags;\n\n\tuint32_t reserve_pad[256];\n};\n\n \n \nstruct ta_ras_shared_memory {\n\tuint32_t\t\t    cmd_id;\n\tuint32_t\t\t    resp_id;\n\tuint32_t\t    \t    ras_status;\n\tuint32_t\t\t    if_version;\n\tunion ta_ras_cmd_input\t    ras_in_message;\n\tunion ta_ras_cmd_output     ras_out_message;\n};\n\n#endif \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}