# verilogLanguageApplication
---
Good source link

[FPGA designs with Verilog](https://verilogguide.readthedocs.io/en/latest/index.html)

[Verilog Procedural Blocks](https://www.theoctetinstitute.com/content/verilog/procedural-blocks/)

