$date
	Thu Oct 29 16:16:06 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var wire 1 ! q1 $end
$var reg 1 " clk $end
$var reg 1 # enabled $end
$var reg 1 $ j $end
$var reg 1 % k $end
$var reg 1 & reset $end
$scope module eins $end
$var wire 1 $ J $end
$var wire 1 % K $end
$var wire 1 " clk $end
$var wire 1 # ena $end
$var wire 1 & reset $end
$var reg 1 ! q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0&
0%
1$
0#
0"
x!
$end
#1
0!
0"
1&
#2
1"
0&
#3
0"
1#
#4
1!
1"
#5
0"
#6
1"
#7
0"
#8
1"
#9
0"
1%
0$
#10
0!
1"
#11
0"
#12
1!
1"
1$
#13
0"
#14
0!
1"
#15
0"
#16
1!
1"
#17
0"
#18
1"
0%
0$
#19
0"
#20
1"
#21
0"
#22
1"
#23
0"
#24
1"
#25
0"
