$date
	Mon Sep 27 02:56:21 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module up_down_counter $end
$var wire 1 ! clk $end
$var wire 1 " reset $end
$var wire 1 # upd $end
$var reg 4 $ out [3:0] $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx $
z#
z"
1!
$end
#5000000
1"
0!
#10000000
b0 $
1!
#15000000
0"
0!
#20000000
b1111 $
1!
#25000000
1#
0!
#30000000
b0 $
1!
#35000000
0!
#40000000
b1 $
1!
#45000000
0!
#50000000
b10 $
1!
#55000000
0!
#60000000
b11 $
1!
#65000000
0!
#70000000
b100 $
1!
#75000000
0!
#80000000
b101 $
1!
#85000000
0!
#90000000
b110 $
1!
#95000000
0!
#100000000
b111 $
1!
#105000000
0#
0!
#110000000
b110 $
1!
#115000000
0!
#120000000
b101 $
1!
#125000000
0!
#125000001
