digital "Counter4bit" {
  module Counter4bit ports:(clk, reset, enable, count[3:0]) params:(WIDTH:4, INIT:0)

  net clk, reset, enable, count[3:0]
}
