{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1542655315855 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1542655315856 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 19 17:21:55 2018 " "Processing started: Mon Nov 19 17:21:55 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1542655315856 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655315856 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655315857 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1542655316077 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1542655316077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Reset_Delay.v 1 1 " "Found 1 design units, including 1 entities, in source file Reset_Delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reset_Delay " "Found entity 1: Reset_Delay" {  } { { "Reset_Delay.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/Reset_Delay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542655327243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655327243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcdlab3.v 1 1 " "Found 1 design units, including 1 entities, in source file lcdlab3.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcdlab3 " "Found entity 1: lcdlab3" {  } { { "lcdlab3.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/lcdlab3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542655327243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655327243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LCD_Display.v 2 2 " "Found 2 design units, including 2 entities, in source file LCD_Display.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_Display " "Found entity 1: LCD_Display" {  } { { "LCD_Display.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/LCD_Display.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542655327244 ""} { "Info" "ISGN_ENTITY_NAME" "2 LCD_display_string " "Found entity 2: LCD_display_string" {  } { { "LCD_Display.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/LCD_Display.v" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542655327244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655327244 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "outputPC.v " "Can't analyze file -- file outputPC.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1542655327245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bios.v 1 1 " "Found 1 design units, including 1 entities, in source file bios.v" { { "Info" "ISGN_ENTITY_NAME" "1 bios " "Found entity 1: bios" {  } { { "bios.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/bios.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542655327245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655327245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MuxBios.v 1 1 " "Found 1 design units, including 1 entities, in source file MuxBios.v" { { "Info" "ISGN_ENTITY_NAME" "1 MuxBios " "Found entity 1: MuxBios" {  } { { "MuxBios.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/MuxBios.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542655327246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655327246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "HardDisk.v 1 1 " "Found 1 design units, including 1 entities, in source file HardDisk.v" { { "Info" "ISGN_ENTITY_NAME" "1 HardDisk " "Found entity 1: HardDisk" {  } { { "HardDisk.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/HardDisk.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542655327246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655327246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/ConvertAddr.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/ConvertAddr.v" { { "Info" "ISGN_ENTITY_NAME" "1 ConvertAddr " "Found entity 1: ConvertAddr" {  } { { "output_files/ConvertAddr.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/output_files/ConvertAddr.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542655327247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655327247 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "addrRREG ConvertAddr.v(15) " "Verilog HDL Implicit Net warning at ConvertAddr.v(15): created implicit net for \"addrRREG\"" {  } { { "output_files/ConvertAddr.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/output_files/ConvertAddr.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542655327247 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "addrWREG ConvertAddr.v(16) " "Verilog HDL Implicit Net warning at ConvertAddr.v(16): created implicit net for \"addrWREG\"" {  } { { "output_files/ConvertAddr.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/output_files/ConvertAddr.v" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542655327247 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "CPU.v(163) " "Verilog HDL Module Instantiation warning at CPU.v(163): ignored dangling comma in List of Port Connections" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 163 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1542655327326 ""}
{ "Warning" "WSGN_SEARCH_FILE" "CPU.v 1 1 " "Using design file CPU.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542655327327 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1542655327327 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "dataOutIn CPU.v(257) " "Verilog HDL Implicit Net warning at CPU.v(257): created implicit net for \"dataOutIn\"" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 257 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542655327327 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "CPU.v(102) " "Verilog HDL Instantiation warning at CPU.v(102): instance has no name" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 102 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1542655327327 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "CPU.v(129) " "Verilog HDL Instantiation warning at CPU.v(129): instance has no name" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 129 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1542655327327 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "CPU.v(138) " "Verilog HDL Instantiation warning at CPU.v(138): instance has no name" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 138 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1542655327327 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "CPU.v(150) " "Verilog HDL Instantiation warning at CPU.v(150): instance has no name" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 150 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1542655327327 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "CPU.v(163) " "Verilog HDL Instantiation warning at CPU.v(163): instance has no name" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 163 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1542655327327 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "CPU.v(173) " "Verilog HDL Instantiation warning at CPU.v(173): instance has no name" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 173 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1542655327327 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "CPU.v(180) " "Verilog HDL Instantiation warning at CPU.v(180): instance has no name" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 180 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1542655327327 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "CPU.v(187) " "Verilog HDL Instantiation warning at CPU.v(187): instance has no name" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 187 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1542655327327 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "CPU.v(200) " "Verilog HDL Instantiation warning at CPU.v(200): instance has no name" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 200 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1542655327327 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "CPU.v(210) " "Verilog HDL Instantiation warning at CPU.v(210): instance has no name" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 210 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1542655327327 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "CPU.v(220) " "Verilog HDL Instantiation warning at CPU.v(220): instance has no name" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 220 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1542655327327 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "CPU.v(229) " "Verilog HDL Instantiation warning at CPU.v(229): instance has no name" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 229 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1542655327327 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "CPU.v(250) " "Verilog HDL Instantiation warning at CPU.v(250): instance has no name" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 250 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1542655327328 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "CPU.v(258) " "Verilog HDL Instantiation warning at CPU.v(258): instance has no name" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 258 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1542655327328 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "CPU.v(268) " "Verilog HDL Instantiation warning at CPU.v(268): instance has no name" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 268 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1542655327328 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "CPU.v(275) " "Verilog HDL Instantiation warning at CPU.v(275): instance has no name" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 275 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1542655327328 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "CPU.v(299) " "Verilog HDL Instantiation warning at CPU.v(299): instance has no name" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 299 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1542655327328 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU " "Elaborating entity \"CPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1542655327330 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rtrilha CPU.v(70) " "Verilog HDL or VHDL warning at CPU.v(70): object \"rtrilha\" assigned a value but never read" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 70 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1542655327331 "|CPU"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wtrilha CPU.v(72) " "Verilog HDL or VHDL warning at CPU.v(72): object \"wtrilha\" assigned a value but never read" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 72 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1542655327331 "|CPU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "waddr CPU.v(307) " "Verilog HDL Always Construct warning at CPU.v(307): inferring latch(es) for variable \"waddr\", which holds its previous value in one or more paths through the always construct" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1542655327343 "|CPU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "raddr1 CPU.v(307) " "Verilog HDL Always Construct warning at CPU.v(307): inferring latch(es) for variable \"raddr1\", which holds its previous value in one or more paths through the always construct" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1542655327343 "|CPU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "raddr2 CPU.v(307) " "Verilog HDL Always Construct warning at CPU.v(307): inferring latch(es) for variable \"raddr2\", which holds its previous value in one or more paths through the always construct" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1542655327343 "|CPU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rsetor CPU.v(307) " "Verilog HDL Always Construct warning at CPU.v(307): inferring latch(es) for variable \"rsetor\", which holds its previous value in one or more paths through the always construct" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1542655327343 "|CPU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "wsetor CPU.v(307) " "Verilog HDL Always Construct warning at CPU.v(307): inferring latch(es) for variable \"wsetor\", which holds its previous value in one or more paths through the always construct" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1542655327343 "|CPU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "outLine CPU.v(307) " "Verilog HDL Always Construct warning at CPU.v(307): inferring latch(es) for variable \"outLine\", which holds its previous value in one or more paths through the always construct" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1542655327343 "|CPU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "PCAddress CPU.v(307) " "Verilog HDL Always Construct warning at CPU.v(307): inferring latch(es) for variable \"PCAddress\", which holds its previous value in one or more paths through the always construct" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1542655327343 "|CPU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "aluOp CPU.v(307) " "Verilog HDL Always Construct warning at CPU.v(307): inferring latch(es) for variable \"aluOp\", which holds its previous value in one or more paths through the always construct" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1542655327344 "|CPU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "operandoA CPU.v(307) " "Verilog HDL Always Construct warning at CPU.v(307): inferring latch(es) for variable \"operandoA\", which holds its previous value in one or more paths through the always construct" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1542655327344 "|CPU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "address CPU.v(307) " "Verilog HDL Always Construct warning at CPU.v(307): inferring latch(es) for variable \"address\", which holds its previous value in one or more paths through the always construct" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1542655327344 "|CPU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "in_16 CPU.v(307) " "Verilog HDL Always Construct warning at CPU.v(307): inferring latch(es) for variable \"in_16\", which holds its previous value in one or more paths through the always construct" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1542655327344 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_16\[0\] CPU.v(307) " "Inferred latch for \"in_16\[0\]\" at CPU.v(307)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655327349 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_16\[1\] CPU.v(307) " "Inferred latch for \"in_16\[1\]\" at CPU.v(307)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655327349 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_16\[2\] CPU.v(307) " "Inferred latch for \"in_16\[2\]\" at CPU.v(307)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655327349 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_16\[3\] CPU.v(307) " "Inferred latch for \"in_16\[3\]\" at CPU.v(307)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655327350 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_16\[4\] CPU.v(307) " "Inferred latch for \"in_16\[4\]\" at CPU.v(307)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655327350 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_16\[5\] CPU.v(307) " "Inferred latch for \"in_16\[5\]\" at CPU.v(307)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655327350 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_16\[6\] CPU.v(307) " "Inferred latch for \"in_16\[6\]\" at CPU.v(307)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655327350 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_16\[7\] CPU.v(307) " "Inferred latch for \"in_16\[7\]\" at CPU.v(307)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655327350 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_16\[8\] CPU.v(307) " "Inferred latch for \"in_16\[8\]\" at CPU.v(307)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655327350 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_16\[9\] CPU.v(307) " "Inferred latch for \"in_16\[9\]\" at CPU.v(307)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655327350 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_16\[10\] CPU.v(307) " "Inferred latch for \"in_16\[10\]\" at CPU.v(307)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655327350 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_16\[11\] CPU.v(307) " "Inferred latch for \"in_16\[11\]\" at CPU.v(307)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655327350 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_16\[12\] CPU.v(307) " "Inferred latch for \"in_16\[12\]\" at CPU.v(307)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655327350 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_16\[13\] CPU.v(307) " "Inferred latch for \"in_16\[13\]\" at CPU.v(307)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655327350 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_16\[14\] CPU.v(307) " "Inferred latch for \"in_16\[14\]\" at CPU.v(307)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655327350 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_16\[15\] CPU.v(307) " "Inferred latch for \"in_16\[15\]\" at CPU.v(307)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655327350 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[0\] CPU.v(307) " "Inferred latch for \"address\[0\]\" at CPU.v(307)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655327350 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[1\] CPU.v(307) " "Inferred latch for \"address\[1\]\" at CPU.v(307)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655327350 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[2\] CPU.v(307) " "Inferred latch for \"address\[2\]\" at CPU.v(307)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655327350 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[3\] CPU.v(307) " "Inferred latch for \"address\[3\]\" at CPU.v(307)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655327351 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[4\] CPU.v(307) " "Inferred latch for \"address\[4\]\" at CPU.v(307)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655327351 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[5\] CPU.v(307) " "Inferred latch for \"address\[5\]\" at CPU.v(307)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655327351 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[6\] CPU.v(307) " "Inferred latch for \"address\[6\]\" at CPU.v(307)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655327351 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[7\] CPU.v(307) " "Inferred latch for \"address\[7\]\" at CPU.v(307)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655327351 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[8\] CPU.v(307) " "Inferred latch for \"address\[8\]\" at CPU.v(307)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655327351 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[9\] CPU.v(307) " "Inferred latch for \"address\[9\]\" at CPU.v(307)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655327351 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[10\] CPU.v(307) " "Inferred latch for \"address\[10\]\" at CPU.v(307)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655327351 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[11\] CPU.v(307) " "Inferred latch for \"address\[11\]\" at CPU.v(307)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655327351 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[12\] CPU.v(307) " "Inferred latch for \"address\[12\]\" at CPU.v(307)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655327351 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[13\] CPU.v(307) " "Inferred latch for \"address\[13\]\" at CPU.v(307)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655327351 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[14\] CPU.v(307) " "Inferred latch for \"address\[14\]\" at CPU.v(307)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655327351 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[15\] CPU.v(307) " "Inferred latch for \"address\[15\]\" at CPU.v(307)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655327351 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[16\] CPU.v(307) " "Inferred latch for \"address\[16\]\" at CPU.v(307)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655327352 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[17\] CPU.v(307) " "Inferred latch for \"address\[17\]\" at CPU.v(307)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655327352 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[18\] CPU.v(307) " "Inferred latch for \"address\[18\]\" at CPU.v(307)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655327352 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[19\] CPU.v(307) " "Inferred latch for \"address\[19\]\" at CPU.v(307)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655327352 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[20\] CPU.v(307) " "Inferred latch for \"address\[20\]\" at CPU.v(307)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655327352 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[21\] CPU.v(307) " "Inferred latch for \"address\[21\]\" at CPU.v(307)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655327352 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[22\] CPU.v(307) " "Inferred latch for \"address\[22\]\" at CPU.v(307)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655327352 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[23\] CPU.v(307) " "Inferred latch for \"address\[23\]\" at CPU.v(307)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655327352 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[24\] CPU.v(307) " "Inferred latch for \"address\[24\]\" at CPU.v(307)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655327352 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[25\] CPU.v(307) " "Inferred latch for \"address\[25\]\" at CPU.v(307)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655327352 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[26\] CPU.v(307) " "Inferred latch for \"address\[26\]\" at CPU.v(307)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655327352 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[27\] CPU.v(307) " "Inferred latch for \"address\[27\]\" at CPU.v(307)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655327352 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[28\] CPU.v(307) " "Inferred latch for \"address\[28\]\" at CPU.v(307)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655327352 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[29\] CPU.v(307) " "Inferred latch for \"address\[29\]\" at CPU.v(307)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655327352 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[30\] CPU.v(307) " "Inferred latch for \"address\[30\]\" at CPU.v(307)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655327352 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[31\] CPU.v(307) " "Inferred latch for \"address\[31\]\" at CPU.v(307)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655327353 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operandoA\[0\] CPU.v(307) " "Inferred latch for \"operandoA\[0\]\" at CPU.v(307)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655327353 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operandoA\[1\] CPU.v(307) " "Inferred latch for \"operandoA\[1\]\" at CPU.v(307)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655327353 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operandoA\[2\] CPU.v(307) " "Inferred latch for \"operandoA\[2\]\" at CPU.v(307)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655327353 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operandoA\[3\] CPU.v(307) " "Inferred latch for \"operandoA\[3\]\" at CPU.v(307)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655327353 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operandoA\[4\] CPU.v(307) " "Inferred latch for \"operandoA\[4\]\" at CPU.v(307)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655327353 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operandoA\[5\] CPU.v(307) " "Inferred latch for \"operandoA\[5\]\" at CPU.v(307)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655327353 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operandoA\[6\] CPU.v(307) " "Inferred latch for \"operandoA\[6\]\" at CPU.v(307)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655327353 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operandoA\[7\] CPU.v(307) " "Inferred latch for \"operandoA\[7\]\" at CPU.v(307)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655327353 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operandoA\[8\] CPU.v(307) " "Inferred latch for \"operandoA\[8\]\" at CPU.v(307)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655327353 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operandoA\[9\] CPU.v(307) " "Inferred latch for \"operandoA\[9\]\" at CPU.v(307)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655327353 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operandoA\[10\] CPU.v(307) " "Inferred latch for \"operandoA\[10\]\" at CPU.v(307)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655327353 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operandoA\[11\] CPU.v(307) " "Inferred latch for \"operandoA\[11\]\" at CPU.v(307)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655327353 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operandoA\[12\] CPU.v(307) " "Inferred latch for \"operandoA\[12\]\" at CPU.v(307)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655327353 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operandoA\[13\] CPU.v(307) " "Inferred latch for \"operandoA\[13\]\" at CPU.v(307)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655327353 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operandoA\[14\] CPU.v(307) " "Inferred latch for \"operandoA\[14\]\" at CPU.v(307)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655327353 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operandoA\[15\] CPU.v(307) " "Inferred latch for \"operandoA\[15\]\" at CPU.v(307)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655327353 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operandoA\[16\] CPU.v(307) " "Inferred latch for \"operandoA\[16\]\" at CPU.v(307)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655327354 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operandoA\[17\] CPU.v(307) " "Inferred latch for \"operandoA\[17\]\" at CPU.v(307)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655327354 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operandoA\[18\] CPU.v(307) " "Inferred latch for \"operandoA\[18\]\" at CPU.v(307)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655327354 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operandoA\[19\] CPU.v(307) " "Inferred latch for \"operandoA\[19\]\" at CPU.v(307)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655327354 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operandoA\[20\] CPU.v(307) " "Inferred latch for \"operandoA\[20\]\" at CPU.v(307)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655327354 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operandoA\[21\] CPU.v(307) " "Inferred latch for \"operandoA\[21\]\" at CPU.v(307)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655327354 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operandoA\[22\] CPU.v(307) " "Inferred latch for \"operandoA\[22\]\" at CPU.v(307)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655327354 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operandoA\[23\] CPU.v(307) " "Inferred latch for \"operandoA\[23\]\" at CPU.v(307)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655327354 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operandoA\[24\] CPU.v(307) " "Inferred latch for \"operandoA\[24\]\" at CPU.v(307)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655327354 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operandoA\[25\] CPU.v(307) " "Inferred latch for \"operandoA\[25\]\" at CPU.v(307)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655327354 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operandoA\[26\] CPU.v(307) " "Inferred latch for \"operandoA\[26\]\" at CPU.v(307)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655327354 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operandoA\[27\] CPU.v(307) " "Inferred latch for \"operandoA\[27\]\" at CPU.v(307)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655327354 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operandoA\[28\] CPU.v(307) " "Inferred latch for \"operandoA\[28\]\" at CPU.v(307)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655327354 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operandoA\[29\] CPU.v(307) " "Inferred latch for \"operandoA\[29\]\" at CPU.v(307)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655327354 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operandoA\[30\] CPU.v(307) " "Inferred latch for \"operandoA\[30\]\" at CPU.v(307)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655327354 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operandoA\[31\] CPU.v(307) " "Inferred latch for \"operandoA\[31\]\" at CPU.v(307)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655327354 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOp\[0\] CPU.v(307) " "Inferred latch for \"aluOp\[0\]\" at CPU.v(307)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655327354 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOp\[1\] CPU.v(307) " "Inferred latch for \"aluOp\[1\]\" at CPU.v(307)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655327355 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOp\[2\] CPU.v(307) " "Inferred latch for \"aluOp\[2\]\" at CPU.v(307)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655327355 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOp\[3\] CPU.v(307) " "Inferred latch for \"aluOp\[3\]\" at CPU.v(307)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655327355 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOp\[4\] CPU.v(307) " "Inferred latch for \"aluOp\[4\]\" at CPU.v(307)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655327355 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCAddress\[0\] CPU.v(307) " "Inferred latch for \"PCAddress\[0\]\" at CPU.v(307)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655327355 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCAddress\[1\] CPU.v(307) " "Inferred latch for \"PCAddress\[1\]\" at CPU.v(307)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655327355 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCAddress\[2\] CPU.v(307) " "Inferred latch for \"PCAddress\[2\]\" at CPU.v(307)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655327355 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCAddress\[3\] CPU.v(307) " "Inferred latch for \"PCAddress\[3\]\" at CPU.v(307)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655327355 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCAddress\[4\] CPU.v(307) " "Inferred latch for \"PCAddress\[4\]\" at CPU.v(307)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655327355 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCAddress\[5\] CPU.v(307) " "Inferred latch for \"PCAddress\[5\]\" at CPU.v(307)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655327355 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCAddress\[6\] CPU.v(307) " "Inferred latch for \"PCAddress\[6\]\" at CPU.v(307)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655327355 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCAddress\[7\] CPU.v(307) " "Inferred latch for \"PCAddress\[7\]\" at CPU.v(307)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655327355 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCAddress\[8\] CPU.v(307) " "Inferred latch for \"PCAddress\[8\]\" at CPU.v(307)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655327355 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCAddress\[9\] CPU.v(307) " "Inferred latch for \"PCAddress\[9\]\" at CPU.v(307)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655327355 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCAddress\[10\] CPU.v(307) " "Inferred latch for \"PCAddress\[10\]\" at CPU.v(307)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655327355 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCAddress\[11\] CPU.v(307) " "Inferred latch for \"PCAddress\[11\]\" at CPU.v(307)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655327356 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCAddress\[12\] CPU.v(307) " "Inferred latch for \"PCAddress\[12\]\" at CPU.v(307)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655327356 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCAddress\[13\] CPU.v(307) " "Inferred latch for \"PCAddress\[13\]\" at CPU.v(307)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655327356 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCAddress\[14\] CPU.v(307) " "Inferred latch for \"PCAddress\[14\]\" at CPU.v(307)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655327356 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCAddress\[15\] CPU.v(307) " "Inferred latch for \"PCAddress\[15\]\" at CPU.v(307)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655327356 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCAddress\[16\] CPU.v(307) " "Inferred latch for \"PCAddress\[16\]\" at CPU.v(307)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655327356 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCAddress\[17\] CPU.v(307) " "Inferred latch for \"PCAddress\[17\]\" at CPU.v(307)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655327356 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCAddress\[18\] CPU.v(307) " "Inferred latch for \"PCAddress\[18\]\" at CPU.v(307)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655327356 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCAddress\[19\] CPU.v(307) " "Inferred latch for \"PCAddress\[19\]\" at CPU.v(307)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655327356 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCAddress\[20\] CPU.v(307) " "Inferred latch for \"PCAddress\[20\]\" at CPU.v(307)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655327356 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCAddress\[21\] CPU.v(307) " "Inferred latch for \"PCAddress\[21\]\" at CPU.v(307)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655327356 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCAddress\[22\] CPU.v(307) " "Inferred latch for \"PCAddress\[22\]\" at CPU.v(307)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655327356 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCAddress\[23\] CPU.v(307) " "Inferred latch for \"PCAddress\[23\]\" at CPU.v(307)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655327356 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCAddress\[24\] CPU.v(307) " "Inferred latch for \"PCAddress\[24\]\" at CPU.v(307)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655327356 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCAddress\[25\] CPU.v(307) " "Inferred latch for \"PCAddress\[25\]\" at CPU.v(307)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655327356 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCAddress\[26\] CPU.v(307) " "Inferred latch for \"PCAddress\[26\]\" at CPU.v(307)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655327357 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCAddress\[27\] CPU.v(307) " "Inferred latch for \"PCAddress\[27\]\" at CPU.v(307)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655327357 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCAddress\[28\] CPU.v(307) " "Inferred latch for \"PCAddress\[28\]\" at CPU.v(307)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655327357 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCAddress\[29\] CPU.v(307) " "Inferred latch for \"PCAddress\[29\]\" at CPU.v(307)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655327357 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCAddress\[30\] CPU.v(307) " "Inferred latch for \"PCAddress\[30\]\" at CPU.v(307)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655327357 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCAddress\[31\] CPU.v(307) " "Inferred latch for \"PCAddress\[31\]\" at CPU.v(307)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655327357 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outLine\[0\] CPU.v(307) " "Inferred latch for \"outLine\[0\]\" at CPU.v(307)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655327357 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outLine\[1\] CPU.v(307) " "Inferred latch for \"outLine\[1\]\" at CPU.v(307)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655327357 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outLine\[2\] CPU.v(307) " "Inferred latch for \"outLine\[2\]\" at CPU.v(307)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655327357 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outLine\[3\] CPU.v(307) " "Inferred latch for \"outLine\[3\]\" at CPU.v(307)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655327357 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outLine\[4\] CPU.v(307) " "Inferred latch for \"outLine\[4\]\" at CPU.v(307)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655327357 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outLine\[5\] CPU.v(307) " "Inferred latch for \"outLine\[5\]\" at CPU.v(307)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655327357 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outLine\[6\] CPU.v(307) " "Inferred latch for \"outLine\[6\]\" at CPU.v(307)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655327357 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outLine\[7\] CPU.v(307) " "Inferred latch for \"outLine\[7\]\" at CPU.v(307)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655327357 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outLine\[8\] CPU.v(307) " "Inferred latch for \"outLine\[8\]\" at CPU.v(307)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655327357 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outLine\[9\] CPU.v(307) " "Inferred latch for \"outLine\[9\]\" at CPU.v(307)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655327357 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outLine\[10\] CPU.v(307) " "Inferred latch for \"outLine\[10\]\" at CPU.v(307)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655327358 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outLine\[11\] CPU.v(307) " "Inferred latch for \"outLine\[11\]\" at CPU.v(307)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655327358 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outLine\[12\] CPU.v(307) " "Inferred latch for \"outLine\[12\]\" at CPU.v(307)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655327358 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outLine\[13\] CPU.v(307) " "Inferred latch for \"outLine\[13\]\" at CPU.v(307)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655327358 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outLine\[14\] CPU.v(307) " "Inferred latch for \"outLine\[14\]\" at CPU.v(307)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655327358 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outLine\[15\] CPU.v(307) " "Inferred latch for \"outLine\[15\]\" at CPU.v(307)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655327358 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outLine\[16\] CPU.v(307) " "Inferred latch for \"outLine\[16\]\" at CPU.v(307)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655327358 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outLine\[17\] CPU.v(307) " "Inferred latch for \"outLine\[17\]\" at CPU.v(307)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655327358 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outLine\[18\] CPU.v(307) " "Inferred latch for \"outLine\[18\]\" at CPU.v(307)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655327358 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outLine\[19\] CPU.v(307) " "Inferred latch for \"outLine\[19\]\" at CPU.v(307)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655327358 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outLine\[20\] CPU.v(307) " "Inferred latch for \"outLine\[20\]\" at CPU.v(307)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655327358 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outLine\[21\] CPU.v(307) " "Inferred latch for \"outLine\[21\]\" at CPU.v(307)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655327358 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outLine\[22\] CPU.v(307) " "Inferred latch for \"outLine\[22\]\" at CPU.v(307)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655327358 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outLine\[23\] CPU.v(307) " "Inferred latch for \"outLine\[23\]\" at CPU.v(307)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655327358 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outLine\[24\] CPU.v(307) " "Inferred latch for \"outLine\[24\]\" at CPU.v(307)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655327358 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outLine\[25\] CPU.v(307) " "Inferred latch for \"outLine\[25\]\" at CPU.v(307)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655327358 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outLine\[26\] CPU.v(307) " "Inferred latch for \"outLine\[26\]\" at CPU.v(307)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655327358 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outLine\[27\] CPU.v(307) " "Inferred latch for \"outLine\[27\]\" at CPU.v(307)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655327359 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outLine\[28\] CPU.v(307) " "Inferred latch for \"outLine\[28\]\" at CPU.v(307)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655327359 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outLine\[29\] CPU.v(307) " "Inferred latch for \"outLine\[29\]\" at CPU.v(307)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655327359 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outLine\[30\] CPU.v(307) " "Inferred latch for \"outLine\[30\]\" at CPU.v(307)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655327359 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outLine\[31\] CPU.v(307) " "Inferred latch for \"outLine\[31\]\" at CPU.v(307)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655327359 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wsetor\[0\] CPU.v(307) " "Inferred latch for \"wsetor\[0\]\" at CPU.v(307)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655327359 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wsetor\[1\] CPU.v(307) " "Inferred latch for \"wsetor\[1\]\" at CPU.v(307)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655327359 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wsetor\[2\] CPU.v(307) " "Inferred latch for \"wsetor\[2\]\" at CPU.v(307)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655327359 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wsetor\[3\] CPU.v(307) " "Inferred latch for \"wsetor\[3\]\" at CPU.v(307)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655327359 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wsetor\[4\] CPU.v(307) " "Inferred latch for \"wsetor\[4\]\" at CPU.v(307)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655327359 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wsetor\[5\] CPU.v(307) " "Inferred latch for \"wsetor\[5\]\" at CPU.v(307)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655327359 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wsetor\[6\] CPU.v(307) " "Inferred latch for \"wsetor\[6\]\" at CPU.v(307)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655327359 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wsetor\[7\] CPU.v(307) " "Inferred latch for \"wsetor\[7\]\" at CPU.v(307)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655327359 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wsetor\[8\] CPU.v(307) " "Inferred latch for \"wsetor\[8\]\" at CPU.v(307)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655327359 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wsetor\[9\] CPU.v(307) " "Inferred latch for \"wsetor\[9\]\" at CPU.v(307)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655327359 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wsetor\[10\] CPU.v(307) " "Inferred latch for \"wsetor\[10\]\" at CPU.v(307)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655327360 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wsetor\[11\] CPU.v(307) " "Inferred latch for \"wsetor\[11\]\" at CPU.v(307)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655327360 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wsetor\[12\] CPU.v(307) " "Inferred latch for \"wsetor\[12\]\" at CPU.v(307)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655327360 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wsetor\[13\] CPU.v(307) " "Inferred latch for \"wsetor\[13\]\" at CPU.v(307)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655327360 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wsetor\[14\] CPU.v(307) " "Inferred latch for \"wsetor\[14\]\" at CPU.v(307)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655327360 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wsetor\[15\] CPU.v(307) " "Inferred latch for \"wsetor\[15\]\" at CPU.v(307)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655327360 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wsetor\[16\] CPU.v(307) " "Inferred latch for \"wsetor\[16\]\" at CPU.v(307)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655327360 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wsetor\[17\] CPU.v(307) " "Inferred latch for \"wsetor\[17\]\" at CPU.v(307)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655327360 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wsetor\[18\] CPU.v(307) " "Inferred latch for \"wsetor\[18\]\" at CPU.v(307)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655327360 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wsetor\[19\] CPU.v(307) " "Inferred latch for \"wsetor\[19\]\" at CPU.v(307)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655327360 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wsetor\[20\] CPU.v(307) " "Inferred latch for \"wsetor\[20\]\" at CPU.v(307)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655327360 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wsetor\[21\] CPU.v(307) " "Inferred latch for \"wsetor\[21\]\" at CPU.v(307)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655327360 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wsetor\[22\] CPU.v(307) " "Inferred latch for \"wsetor\[22\]\" at CPU.v(307)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655327360 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wsetor\[23\] CPU.v(307) " "Inferred latch for \"wsetor\[23\]\" at CPU.v(307)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655327360 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wsetor\[24\] CPU.v(307) " "Inferred latch for \"wsetor\[24\]\" at CPU.v(307)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655327360 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wsetor\[25\] CPU.v(307) " "Inferred latch for \"wsetor\[25\]\" at CPU.v(307)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655327360 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wsetor\[26\] CPU.v(307) " "Inferred latch for \"wsetor\[26\]\" at CPU.v(307)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655327360 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wsetor\[27\] CPU.v(307) " "Inferred latch for \"wsetor\[27\]\" at CPU.v(307)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655327361 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wsetor\[28\] CPU.v(307) " "Inferred latch for \"wsetor\[28\]\" at CPU.v(307)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655327361 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wsetor\[29\] CPU.v(307) " "Inferred latch for \"wsetor\[29\]\" at CPU.v(307)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655327361 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wsetor\[30\] CPU.v(307) " "Inferred latch for \"wsetor\[30\]\" at CPU.v(307)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655327361 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wsetor\[31\] CPU.v(307) " "Inferred latch for \"wsetor\[31\]\" at CPU.v(307)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655327361 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wsetor\[32\] CPU.v(307) " "Inferred latch for \"wsetor\[32\]\" at CPU.v(307)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655327361 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rsetor\[0\] CPU.v(307) " "Inferred latch for \"rsetor\[0\]\" at CPU.v(307)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655327361 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rsetor\[1\] CPU.v(307) " "Inferred latch for \"rsetor\[1\]\" at CPU.v(307)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655327361 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rsetor\[2\] CPU.v(307) " "Inferred latch for \"rsetor\[2\]\" at CPU.v(307)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655327361 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rsetor\[3\] CPU.v(307) " "Inferred latch for \"rsetor\[3\]\" at CPU.v(307)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655327361 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rsetor\[4\] CPU.v(307) " "Inferred latch for \"rsetor\[4\]\" at CPU.v(307)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655327361 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rsetor\[5\] CPU.v(307) " "Inferred latch for \"rsetor\[5\]\" at CPU.v(307)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655327361 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rsetor\[6\] CPU.v(307) " "Inferred latch for \"rsetor\[6\]\" at CPU.v(307)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655327361 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rsetor\[7\] CPU.v(307) " "Inferred latch for \"rsetor\[7\]\" at CPU.v(307)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655327361 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rsetor\[8\] CPU.v(307) " "Inferred latch for \"rsetor\[8\]\" at CPU.v(307)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655327361 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rsetor\[9\] CPU.v(307) " "Inferred latch for \"rsetor\[9\]\" at CPU.v(307)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655327361 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rsetor\[10\] CPU.v(307) " "Inferred latch for \"rsetor\[10\]\" at CPU.v(307)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655327362 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rsetor\[11\] CPU.v(307) " "Inferred latch for \"rsetor\[11\]\" at CPU.v(307)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655327362 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rsetor\[12\] CPU.v(307) " "Inferred latch for \"rsetor\[12\]\" at CPU.v(307)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655327362 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rsetor\[13\] CPU.v(307) " "Inferred latch for \"rsetor\[13\]\" at CPU.v(307)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655327362 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rsetor\[14\] CPU.v(307) " "Inferred latch for \"rsetor\[14\]\" at CPU.v(307)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655327362 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rsetor\[15\] CPU.v(307) " "Inferred latch for \"rsetor\[15\]\" at CPU.v(307)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655327362 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rsetor\[16\] CPU.v(307) " "Inferred latch for \"rsetor\[16\]\" at CPU.v(307)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655327362 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rsetor\[17\] CPU.v(307) " "Inferred latch for \"rsetor\[17\]\" at CPU.v(307)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655327362 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rsetor\[18\] CPU.v(307) " "Inferred latch for \"rsetor\[18\]\" at CPU.v(307)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655327362 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rsetor\[19\] CPU.v(307) " "Inferred latch for \"rsetor\[19\]\" at CPU.v(307)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655327362 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rsetor\[20\] CPU.v(307) " "Inferred latch for \"rsetor\[20\]\" at CPU.v(307)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655327362 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rsetor\[21\] CPU.v(307) " "Inferred latch for \"rsetor\[21\]\" at CPU.v(307)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655327362 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rsetor\[22\] CPU.v(307) " "Inferred latch for \"rsetor\[22\]\" at CPU.v(307)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655327362 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rsetor\[23\] CPU.v(307) " "Inferred latch for \"rsetor\[23\]\" at CPU.v(307)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655327362 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rsetor\[24\] CPU.v(307) " "Inferred latch for \"rsetor\[24\]\" at CPU.v(307)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655327362 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rsetor\[25\] CPU.v(307) " "Inferred latch for \"rsetor\[25\]\" at CPU.v(307)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655327362 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rsetor\[26\] CPU.v(307) " "Inferred latch for \"rsetor\[26\]\" at CPU.v(307)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655327363 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rsetor\[27\] CPU.v(307) " "Inferred latch for \"rsetor\[27\]\" at CPU.v(307)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655327363 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rsetor\[28\] CPU.v(307) " "Inferred latch for \"rsetor\[28\]\" at CPU.v(307)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655327363 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rsetor\[29\] CPU.v(307) " "Inferred latch for \"rsetor\[29\]\" at CPU.v(307)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655327363 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rsetor\[30\] CPU.v(307) " "Inferred latch for \"rsetor\[30\]\" at CPU.v(307)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655327363 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rsetor\[31\] CPU.v(307) " "Inferred latch for \"rsetor\[31\]\" at CPU.v(307)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655327363 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rsetor\[32\] CPU.v(307) " "Inferred latch for \"rsetor\[32\]\" at CPU.v(307)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655327363 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "raddr2\[0\] CPU.v(307) " "Inferred latch for \"raddr2\[0\]\" at CPU.v(307)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655327363 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "raddr2\[1\] CPU.v(307) " "Inferred latch for \"raddr2\[1\]\" at CPU.v(307)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655327363 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "raddr2\[2\] CPU.v(307) " "Inferred latch for \"raddr2\[2\]\" at CPU.v(307)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655327363 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "raddr2\[3\] CPU.v(307) " "Inferred latch for \"raddr2\[3\]\" at CPU.v(307)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655327363 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "raddr2\[4\] CPU.v(307) " "Inferred latch for \"raddr2\[4\]\" at CPU.v(307)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655327363 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "raddr1\[0\] CPU.v(307) " "Inferred latch for \"raddr1\[0\]\" at CPU.v(307)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655327363 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "raddr1\[1\] CPU.v(307) " "Inferred latch for \"raddr1\[1\]\" at CPU.v(307)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655327363 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "raddr1\[2\] CPU.v(307) " "Inferred latch for \"raddr1\[2\]\" at CPU.v(307)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655327364 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "raddr1\[3\] CPU.v(307) " "Inferred latch for \"raddr1\[3\]\" at CPU.v(307)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655327364 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "raddr1\[4\] CPU.v(307) " "Inferred latch for \"raddr1\[4\]\" at CPU.v(307)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655327364 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waddr\[0\] CPU.v(307) " "Inferred latch for \"waddr\[0\]\" at CPU.v(307)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655327364 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waddr\[1\] CPU.v(307) " "Inferred latch for \"waddr\[1\]\" at CPU.v(307)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655327364 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waddr\[2\] CPU.v(307) " "Inferred latch for \"waddr\[2\]\" at CPU.v(307)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655327364 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waddr\[3\] CPU.v(307) " "Inferred latch for \"waddr\[3\]\" at CPU.v(307)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655327364 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waddr\[4\] CPU.v(307) " "Inferred latch for \"waddr\[4\]\" at CPU.v(307)" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655327364 "|CPU"}
{ "Warning" "WSGN_SEARCH_FILE" "Temporizador.v 1 1 " "Using design file Temporizador.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Temporizador " "Found entity 1: Temporizador" {  } { { "Temporizador.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/Temporizador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542655327399 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1542655327399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Temporizador Temporizador:comb_3 " "Elaborating entity \"Temporizador\" for hierarchy \"Temporizador:comb_3\"" {  } { { "CPU.v" "comb_3" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542655327400 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 Temporizador.v(11) " "Verilog HDL assignment warning at Temporizador.v(11): truncated value with size 32 to match size of target (20)" {  } { { "Temporizador.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/Temporizador.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542655327400 "|CPU|Temporizador:comb_3"}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ControlUnit.v(51) " "Verilog HDL warning at ControlUnit.v(51): extended using \"x\" or \"z\"" {  } { { "ControlUnit.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/ControlUnit.v" 51 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1542655327403 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ControlUnit.v(203) " "Verilog HDL warning at ControlUnit.v(203): extended using \"x\" or \"z\"" {  } { { "ControlUnit.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/ControlUnit.v" 203 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1542655327403 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ControlUnit.v(213) " "Verilog HDL warning at ControlUnit.v(213): extended using \"x\" or \"z\"" {  } { { "ControlUnit.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/ControlUnit.v" 213 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1542655327403 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ControlUnit.v(258) " "Verilog HDL warning at ControlUnit.v(258): extended using \"x\" or \"z\"" {  } { { "ControlUnit.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/ControlUnit.v" 258 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1542655327403 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ControlUnit.v(267) " "Verilog HDL warning at ControlUnit.v(267): extended using \"x\" or \"z\"" {  } { { "ControlUnit.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/ControlUnit.v" 267 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1542655327403 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ControlUnit.v(281) " "Verilog HDL warning at ControlUnit.v(281): extended using \"x\" or \"z\"" {  } { { "ControlUnit.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/ControlUnit.v" 281 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1542655327403 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ControlUnit.v(290) " "Verilog HDL warning at ControlUnit.v(290): extended using \"x\" or \"z\"" {  } { { "ControlUnit.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/ControlUnit.v" 290 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1542655327403 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ControlUnit.v(345) " "Verilog HDL warning at ControlUnit.v(345): extended using \"x\" or \"z\"" {  } { { "ControlUnit.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/ControlUnit.v" 345 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1542655327403 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ControlUnit.v(355) " "Verilog HDL warning at ControlUnit.v(355): extended using \"x\" or \"z\"" {  } { { "ControlUnit.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/ControlUnit.v" 355 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1542655327403 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ControlUnit.v(375) " "Verilog HDL warning at ControlUnit.v(375): extended using \"x\" or \"z\"" {  } { { "ControlUnit.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/ControlUnit.v" 375 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1542655327403 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ControlUnit.v(387) " "Verilog HDL warning at ControlUnit.v(387): extended using \"x\" or \"z\"" {  } { { "ControlUnit.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/ControlUnit.v" 387 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1542655327403 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ControlUnit.v(409) " "Verilog HDL warning at ControlUnit.v(409): extended using \"x\" or \"z\"" {  } { { "ControlUnit.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/ControlUnit.v" 409 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1542655327403 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ControlUnit.v(421) " "Verilog HDL warning at ControlUnit.v(421): extended using \"x\" or \"z\"" {  } { { "ControlUnit.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/ControlUnit.v" 421 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1542655327403 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ControlUnit.v 1 1 " "Using design file ControlUnit.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "ControlUnit.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/ControlUnit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542655327404 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1542655327404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlUnit ControlUnit:comb_4 " "Elaborating entity \"ControlUnit\" for hierarchy \"ControlUnit:comb_4\"" {  } { { "CPU.v" "comb_4" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542655327406 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "PC.v(24) " "Verilog HDL information at PC.v(24): always construct contains both blocking and non-blocking assignments" {  } { { "PC.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/PC.v" 24 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1542655327409 ""}
{ "Warning" "WSGN_SEARCH_FILE" "PC.v 1 1 " "Using design file PC.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/PC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542655327409 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1542655327409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:comb_5 " "Elaborating entity \"PC\" for hierarchy \"PC:comb_5\"" {  } { { "CPU.v" "comb_5" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542655327410 ""}
{ "Warning" "WSGN_SEARCH_FILE" "InstructionMemory.v 1 1 " "Using design file InstructionMemory.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 InstructionMemory " "Found entity 1: InstructionMemory" {  } { { "InstructionMemory.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/InstructionMemory.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542655327413 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1542655327413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstructionMemory InstructionMemory:comb_6 " "Elaborating entity \"InstructionMemory\" for hierarchy \"InstructionMemory:comb_6\"" {  } { { "CPU.v" "comb_6" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542655327413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ConvertAddr ConvertAddr:comb_7 " "Elaborating entity \"ConvertAddr\" for hierarchy \"ConvertAddr:comb_7\"" {  } { { "CPU.v" "comb_7" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542655327414 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "addrRREG ConvertAddr.v(15) " "Verilog HDL or VHDL warning at ConvertAddr.v(15): object \"addrRREG\" assigned a value but never read" {  } { { "output_files/ConvertAddr.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/output_files/ConvertAddr.v" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1542655327415 "|CPU|ConvertAddr:comb_7"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "addrWREG ConvertAddr.v(16) " "Verilog HDL or VHDL warning at ConvertAddr.v(16): object \"addrWREG\" assigned a value but never read" {  } { { "output_files/ConvertAddr.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/output_files/ConvertAddr.v" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1542655327415 "|CPU|ConvertAddr:comb_7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ConvertAddr.v(15) " "Verilog HDL assignment warning at ConvertAddr.v(15): truncated value with size 32 to match size of target (1)" {  } { { "output_files/ConvertAddr.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/output_files/ConvertAddr.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542655327415 "|CPU|ConvertAddr:comb_7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ConvertAddr.v(16) " "Verilog HDL assignment warning at ConvertAddr.v(16): truncated value with size 32 to match size of target (1)" {  } { { "output_files/ConvertAddr.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/output_files/ConvertAddr.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542655327415 "|CPU|ConvertAddr:comb_7"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "addrRReg ConvertAddr.v(6) " "Output port \"addrRReg\" at ConvertAddr.v(6) has no driver" {  } { { "output_files/ConvertAddr.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/output_files/ConvertAddr.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1542655327415 "|CPU|ConvertAddr:comb_7"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "addrWReg ConvertAddr.v(7) " "Output port \"addrWReg\" at ConvertAddr.v(7) has no driver" {  } { { "output_files/ConvertAddr.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/output_files/ConvertAddr.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1542655327415 "|CPU|ConvertAddr:comb_7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HardDisk HardDisk:comb_8 " "Elaborating entity \"HardDisk\" for hierarchy \"HardDisk:comb_8\"" {  } { { "CPU.v" "comb_8" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542655327416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bios bios:comb_9 " "Elaborating entity \"bios\" for hierarchy \"bios:comb_9\"" {  } { { "CPU.v" "comb_9" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542655330341 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instructionRAM.data_a 0 bios.v(10) " "Net \"instructionRAM.data_a\" at bios.v(10) has no driver or initial value, using a default initial value '0'" {  } { { "bios.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/bios.v" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1542655330341 "|CPU|bios:comb_9"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instructionRAM.waddr_a 0 bios.v(10) " "Net \"instructionRAM.waddr_a\" at bios.v(10) has no driver or initial value, using a default initial value '0'" {  } { { "bios.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/bios.v" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1542655330341 "|CPU|bios:comb_9"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instructionRAM.we_a 0 bios.v(10) " "Net \"instructionRAM.we_a\" at bios.v(10) has no driver or initial value, using a default initial value '0'" {  } { { "bios.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/bios.v" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1542655330341 "|CPU|bios:comb_9"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MuxBios MuxBios:comb_10 " "Elaborating entity \"MuxBios\" for hierarchy \"MuxBios:comb_10\"" {  } { { "CPU.v" "comb_10" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542655330342 ""}
{ "Warning" "WSGN_SEARCH_FILE" "registerFile.v 1 1 " "Using design file registerFile.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 registerFile " "Found entity 1: registerFile" {  } { { "registerFile.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/registerFile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542655330344 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1542655330344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerFile registerFile:comb_11 " "Elaborating entity \"registerFile\" for hierarchy \"registerFile:comb_11\"" {  } { { "CPU.v" "comb_11" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542655330344 ""}
{ "Warning" "WSGN_SEARCH_FILE" "DataMemory.v 1 1 " "Using design file DataMemory.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DataMemory " "Found entity 1: DataMemory" {  } { { "DataMemory.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/DataMemory.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542655330352 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1542655330352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataMemory DataMemory:comb_12 " "Elaborating entity \"DataMemory\" for hierarchy \"DataMemory:comb_12\"" {  } { { "CPU.v" "comb_12" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542655330353 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Mux.v(19) " "Verilog HDL warning at Mux.v(19): extended using \"x\" or \"z\"" {  } { { "Mux.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/Mux.v" 19 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1542655330355 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "Mux Mux.v " "Entity \"Mux\" obtained from \"Mux.v\" instead of from Quartus Prime megafunction library" {  } { { "Mux.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/Mux.v" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1542655330355 ""}
{ "Warning" "WSGN_SEARCH_FILE" "Mux.v 1 1 " "Using design file Mux.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Mux " "Found entity 1: Mux" {  } { { "Mux.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/Mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542655330355 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1542655330355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux Mux:comb_13 " "Elaborating entity \"Mux\" for hierarchy \"Mux:comb_13\"" {  } { { "CPU.v" "comb_13" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542655330356 ""}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Mux.v(18) " "Verilog HDL Case Statement warning at Mux.v(18): case item expression never matches the case expression" {  } { { "Mux.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/Mux.v" 18 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1542655330356 "|CPU|Mux:comb_13"}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Alusrc.v(15) " "Verilog HDL warning at Alusrc.v(15): extended using \"x\" or \"z\"" {  } { { "Alusrc.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/Alusrc.v" 15 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1542655330358 ""}
{ "Warning" "WSGN_SEARCH_FILE" "Alusrc.v 1 1 " "Using design file Alusrc.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Alusrc " "Found entity 1: Alusrc" {  } { { "Alusrc.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/Alusrc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542655330358 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1542655330358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Alusrc Alusrc:comb_14 " "Elaborating entity \"Alusrc\" for hierarchy \"Alusrc:comb_14\"" {  } { { "CPU.v" "comb_14" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 229 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542655330358 ""}
{ "Warning" "WSGN_SEARCH_FILE" "bitextend.v 1 1 " "Using design file bitextend.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 bitextend " "Found entity 1: bitextend" {  } { { "bitextend.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/bitextend.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542655330360 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1542655330360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bitextend bitextend:A " "Elaborating entity \"bitextend\" for hierarchy \"bitextend:A\"" {  } { { "CPU.v" "A" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542655330361 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out_32 bitextend.v(13) " "Verilog HDL Always Construct warning at bitextend.v(13): inferring latch(es) for variable \"out_32\", which holds its previous value in one or more paths through the always construct" {  } { { "bitextend.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/bitextend.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1542655330361 "|CPU|bitextend:A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_32\[0\] bitextend.v(13) " "Inferred latch for \"out_32\[0\]\" at bitextend.v(13)" {  } { { "bitextend.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/bitextend.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655330361 "|CPU|bitextend:A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_32\[1\] bitextend.v(13) " "Inferred latch for \"out_32\[1\]\" at bitextend.v(13)" {  } { { "bitextend.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/bitextend.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655330361 "|CPU|bitextend:A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_32\[2\] bitextend.v(13) " "Inferred latch for \"out_32\[2\]\" at bitextend.v(13)" {  } { { "bitextend.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/bitextend.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655330361 "|CPU|bitextend:A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_32\[3\] bitextend.v(13) " "Inferred latch for \"out_32\[3\]\" at bitextend.v(13)" {  } { { "bitextend.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/bitextend.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655330361 "|CPU|bitextend:A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_32\[4\] bitextend.v(13) " "Inferred latch for \"out_32\[4\]\" at bitextend.v(13)" {  } { { "bitextend.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/bitextend.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655330361 "|CPU|bitextend:A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_32\[5\] bitextend.v(13) " "Inferred latch for \"out_32\[5\]\" at bitextend.v(13)" {  } { { "bitextend.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/bitextend.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655330361 "|CPU|bitextend:A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_32\[6\] bitextend.v(13) " "Inferred latch for \"out_32\[6\]\" at bitextend.v(13)" {  } { { "bitextend.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/bitextend.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655330361 "|CPU|bitextend:A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_32\[7\] bitextend.v(13) " "Inferred latch for \"out_32\[7\]\" at bitextend.v(13)" {  } { { "bitextend.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/bitextend.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655330361 "|CPU|bitextend:A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_32\[8\] bitextend.v(13) " "Inferred latch for \"out_32\[8\]\" at bitextend.v(13)" {  } { { "bitextend.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/bitextend.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655330361 "|CPU|bitextend:A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_32\[9\] bitextend.v(13) " "Inferred latch for \"out_32\[9\]\" at bitextend.v(13)" {  } { { "bitextend.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/bitextend.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655330362 "|CPU|bitextend:A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_32\[10\] bitextend.v(13) " "Inferred latch for \"out_32\[10\]\" at bitextend.v(13)" {  } { { "bitextend.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/bitextend.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655330362 "|CPU|bitextend:A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_32\[11\] bitextend.v(13) " "Inferred latch for \"out_32\[11\]\" at bitextend.v(13)" {  } { { "bitextend.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/bitextend.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655330362 "|CPU|bitextend:A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_32\[12\] bitextend.v(13) " "Inferred latch for \"out_32\[12\]\" at bitextend.v(13)" {  } { { "bitextend.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/bitextend.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655330362 "|CPU|bitextend:A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_32\[13\] bitextend.v(13) " "Inferred latch for \"out_32\[13\]\" at bitextend.v(13)" {  } { { "bitextend.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/bitextend.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655330362 "|CPU|bitextend:A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_32\[14\] bitextend.v(13) " "Inferred latch for \"out_32\[14\]\" at bitextend.v(13)" {  } { { "bitextend.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/bitextend.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655330362 "|CPU|bitextend:A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_32\[15\] bitextend.v(13) " "Inferred latch for \"out_32\[15\]\" at bitextend.v(13)" {  } { { "bitextend.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/bitextend.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655330362 "|CPU|bitextend:A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_32\[16\] bitextend.v(13) " "Inferred latch for \"out_32\[16\]\" at bitextend.v(13)" {  } { { "bitextend.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/bitextend.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655330362 "|CPU|bitextend:A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_32\[17\] bitextend.v(13) " "Inferred latch for \"out_32\[17\]\" at bitextend.v(13)" {  } { { "bitextend.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/bitextend.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655330362 "|CPU|bitextend:A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_32\[18\] bitextend.v(13) " "Inferred latch for \"out_32\[18\]\" at bitextend.v(13)" {  } { { "bitextend.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/bitextend.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655330362 "|CPU|bitextend:A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_32\[19\] bitextend.v(13) " "Inferred latch for \"out_32\[19\]\" at bitextend.v(13)" {  } { { "bitextend.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/bitextend.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655330362 "|CPU|bitextend:A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_32\[20\] bitextend.v(13) " "Inferred latch for \"out_32\[20\]\" at bitextend.v(13)" {  } { { "bitextend.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/bitextend.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655330362 "|CPU|bitextend:A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_32\[21\] bitextend.v(13) " "Inferred latch for \"out_32\[21\]\" at bitextend.v(13)" {  } { { "bitextend.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/bitextend.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655330362 "|CPU|bitextend:A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_32\[22\] bitextend.v(13) " "Inferred latch for \"out_32\[22\]\" at bitextend.v(13)" {  } { { "bitextend.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/bitextend.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655330362 "|CPU|bitextend:A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_32\[23\] bitextend.v(13) " "Inferred latch for \"out_32\[23\]\" at bitextend.v(13)" {  } { { "bitextend.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/bitextend.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655330362 "|CPU|bitextend:A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_32\[24\] bitextend.v(13) " "Inferred latch for \"out_32\[24\]\" at bitextend.v(13)" {  } { { "bitextend.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/bitextend.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655330362 "|CPU|bitextend:A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_32\[25\] bitextend.v(13) " "Inferred latch for \"out_32\[25\]\" at bitextend.v(13)" {  } { { "bitextend.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/bitextend.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655330362 "|CPU|bitextend:A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_32\[26\] bitextend.v(13) " "Inferred latch for \"out_32\[26\]\" at bitextend.v(13)" {  } { { "bitextend.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/bitextend.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655330362 "|CPU|bitextend:A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_32\[27\] bitextend.v(13) " "Inferred latch for \"out_32\[27\]\" at bitextend.v(13)" {  } { { "bitextend.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/bitextend.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655330362 "|CPU|bitextend:A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_32\[28\] bitextend.v(13) " "Inferred latch for \"out_32\[28\]\" at bitextend.v(13)" {  } { { "bitextend.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/bitextend.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655330362 "|CPU|bitextend:A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_32\[29\] bitextend.v(13) " "Inferred latch for \"out_32\[29\]\" at bitextend.v(13)" {  } { { "bitextend.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/bitextend.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655330362 "|CPU|bitextend:A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_32\[30\] bitextend.v(13) " "Inferred latch for \"out_32\[30\]\" at bitextend.v(13)" {  } { { "bitextend.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/bitextend.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655330362 "|CPU|bitextend:A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_32\[31\] bitextend.v(13) " "Inferred latch for \"out_32\[31\]\" at bitextend.v(13)" {  } { { "bitextend.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/bitextend.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655330362 "|CPU|bitextend:A"}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "alu.v(30) " "Verilog HDL warning at alu.v(30): extended using \"x\" or \"z\"" {  } { { "alu.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/alu.v" 30 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1542655330364 ""}
{ "Warning" "WSGN_SEARCH_FILE" "alu.v 1 1 " "Using design file alu.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542655330364 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1542655330364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:comb_15 " "Elaborating entity \"alu\" for hierarchy \"alu:comb_15\"" {  } { { "CPU.v" "comb_15" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 250 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542655330365 ""}
{ "Warning" "WSGN_SEARCH_FILE" "Input.v 1 1 " "Using design file Input.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Input " "Found entity 1: Input" {  } { { "Input.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/Input.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542655330368 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1542655330368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Input Input:comb_16 " "Elaborating entity \"Input\" for hierarchy \"Input:comb_16\"" {  } { { "CPU.v" "comb_16" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542655330368 ""}
{ "Warning" "WSGN_SEARCH_FILE" "Output.v 1 1 " "Using design file Output.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Output " "Found entity 1: Output" {  } { { "Output.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/Output.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542655330371 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1542655330371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Output Output:comb_17 " "Elaborating entity \"Output\" for hierarchy \"Output:comb_17\"" {  } { { "CPU.v" "comb_17" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 268 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542655330371 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "exibirFlag Output.v(22) " "Verilog HDL Always Construct warning at Output.v(22): variable \"exibirFlag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Output.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/Output.v" 22 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1542655330372 "|CPU|Output:comb_17"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Output.v(43) " "Verilog HDL assignment warning at Output.v(43): truncated value with size 32 to match size of target (4)" {  } { { "Output.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/Output.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542655330372 "|CPU|Output:comb_17"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Output.v(41) " "Verilog HDL assignment warning at Output.v(41): truncated value with size 32 to match size of target (4)" {  } { { "Output.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/Output.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542655330372 "|CPU|Output:comb_17"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Output.v(39) " "Verilog HDL assignment warning at Output.v(39): truncated value with size 32 to match size of target (4)" {  } { { "Output.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/Output.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542655330372 "|CPU|Output:comb_17"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data Output.v(20) " "Verilog HDL Always Construct warning at Output.v(20): inferring latch(es) for variable \"data\", which holds its previous value in one or more paths through the always construct" {  } { { "Output.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/Output.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1542655330372 "|CPU|Output:comb_17"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Hundreds Output.v(20) " "Verilog HDL Always Construct warning at Output.v(20): inferring latch(es) for variable \"Hundreds\", which holds its previous value in one or more paths through the always construct" {  } { { "Output.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/Output.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1542655330372 "|CPU|Output:comb_17"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Tens Output.v(20) " "Verilog HDL Always Construct warning at Output.v(20): inferring latch(es) for variable \"Tens\", which holds its previous value in one or more paths through the always construct" {  } { { "Output.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/Output.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1542655330372 "|CPU|Output:comb_17"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Ones Output.v(20) " "Verilog HDL Always Construct warning at Output.v(20): inferring latch(es) for variable \"Ones\", which holds its previous value in one or more paths through the always construct" {  } { { "Output.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/Output.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1542655330372 "|CPU|Output:comb_17"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i Output.v(20) " "Verilog HDL Always Construct warning at Output.v(20): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "Output.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/Output.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1542655330372 "|CPU|Output:comb_17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ones\[0\] Output.v(22) " "Inferred latch for \"Ones\[0\]\" at Output.v(22)" {  } { { "Output.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/Output.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655330372 "|CPU|Output:comb_17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ones\[1\] Output.v(22) " "Inferred latch for \"Ones\[1\]\" at Output.v(22)" {  } { { "Output.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/Output.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655330372 "|CPU|Output:comb_17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ones\[2\] Output.v(22) " "Inferred latch for \"Ones\[2\]\" at Output.v(22)" {  } { { "Output.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/Output.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655330372 "|CPU|Output:comb_17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ones\[3\] Output.v(22) " "Inferred latch for \"Ones\[3\]\" at Output.v(22)" {  } { { "Output.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/Output.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655330372 "|CPU|Output:comb_17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Tens\[0\] Output.v(22) " "Inferred latch for \"Tens\[0\]\" at Output.v(22)" {  } { { "Output.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/Output.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655330372 "|CPU|Output:comb_17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Tens\[1\] Output.v(22) " "Inferred latch for \"Tens\[1\]\" at Output.v(22)" {  } { { "Output.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/Output.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655330372 "|CPU|Output:comb_17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Tens\[2\] Output.v(22) " "Inferred latch for \"Tens\[2\]\" at Output.v(22)" {  } { { "Output.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/Output.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655330372 "|CPU|Output:comb_17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Tens\[3\] Output.v(22) " "Inferred latch for \"Tens\[3\]\" at Output.v(22)" {  } { { "Output.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/Output.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655330373 "|CPU|Output:comb_17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Hundreds\[0\] Output.v(22) " "Inferred latch for \"Hundreds\[0\]\" at Output.v(22)" {  } { { "Output.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/Output.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655330373 "|CPU|Output:comb_17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Hundreds\[1\] Output.v(22) " "Inferred latch for \"Hundreds\[1\]\" at Output.v(22)" {  } { { "Output.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/Output.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655330373 "|CPU|Output:comb_17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Hundreds\[2\] Output.v(22) " "Inferred latch for \"Hundreds\[2\]\" at Output.v(22)" {  } { { "Output.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/Output.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655330373 "|CPU|Output:comb_17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Hundreds\[3\] Output.v(22) " "Inferred latch for \"Hundreds\[3\]\" at Output.v(22)" {  } { { "Output.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/Output.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655330373 "|CPU|Output:comb_17"}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "Display Display.v(5) " "Verilog Module Declaration warning at Display.v(5): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"Display\"" {  } { { "Display.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/Display.v" 5 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542655330374 ""}
{ "Warning" "WSGN_SEARCH_FILE" "Display.v 1 1 " "Using design file Display.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Display " "Found entity 1: Display" {  } { { "Display.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/Display.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542655330375 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1542655330375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Display Output:comb_17\|Display:S " "Elaborating entity \"Display\" for hierarchy \"Output:comb_17\|Display:S\"" {  } { { "Output.v" "S" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/Output.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542655330375 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "six Six OutputPC.v(9) " "Verilog HDL Declaration information at OutputPC.v(9): object \"six\" differs only in case from object \"Six\" in the same scope" {  } { { "OutputPC.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/OutputPC.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1542655330378 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "five Five OutputPC.v(10) " "Verilog HDL Declaration information at OutputPC.v(10): object \"five\" differs only in case from object \"Five\" in the same scope" {  } { { "OutputPC.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/OutputPC.v" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1542655330378 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "four Four OutputPC.v(11) " "Verilog HDL Declaration information at OutputPC.v(11): object \"four\" differs only in case from object \"Four\" in the same scope" {  } { { "OutputPC.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/OutputPC.v" 11 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1542655330378 ""}
{ "Warning" "WSGN_SEARCH_FILE" "OutputPC.v 1 1 " "Using design file OutputPC.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 OutputPC " "Found entity 1: OutputPC" {  } { { "OutputPC.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/OutputPC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542655330378 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1542655330378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OutputPC OutputPC:comb_18 " "Elaborating entity \"OutputPC\" for hierarchy \"OutputPC:comb_18\"" {  } { { "CPU.v" "comb_18" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 275 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542655330379 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data OutputPC.v(13) " "Verilog HDL or VHDL warning at OutputPC.v(13): object \"data\" assigned a value but never read" {  } { { "OutputPC.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/OutputPC.v" 13 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1542655330379 "|CPU|OutputPC:comb_18"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 OutputPC.v(33) " "Verilog HDL assignment warning at OutputPC.v(33): truncated value with size 32 to match size of target (4)" {  } { { "OutputPC.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/OutputPC.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542655330379 "|CPU|OutputPC:comb_18"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 OutputPC.v(31) " "Verilog HDL assignment warning at OutputPC.v(31): truncated value with size 32 to match size of target (4)" {  } { { "OutputPC.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/OutputPC.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542655330379 "|CPU|OutputPC:comb_18"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 OutputPC.v(29) " "Verilog HDL assignment warning at OutputPC.v(29): truncated value with size 32 to match size of target (4)" {  } { { "OutputPC.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/OutputPC.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542655330379 "|CPU|OutputPC:comb_18"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcdlab3 lcdlab3:comb_19 " "Elaborating entity \"lcdlab3\" for hierarchy \"lcdlab3:comb_19\"" {  } { { "CPU.v" "comb_19" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 299 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542655330381 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "LEDR lcdlab3.v(25) " "Verilog HDL or VHDL warning at lcdlab3.v(25): object \"LEDR\" assigned a value but never read" {  } { { "lcdlab3.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/lcdlab3.v" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1542655330381 "|CPU|lcdlab3:comb_19"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "GPIO_0 lcdlab3.v(26) " "Verilog HDL or VHDL warning at lcdlab3.v(26): object \"GPIO_0\" assigned a value but never read" {  } { { "lcdlab3.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/lcdlab3.v" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1542655330381 "|CPU|lcdlab3:comb_19"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "GPIO_1 lcdlab3.v(26) " "Verilog HDL or VHDL warning at lcdlab3.v(26): object \"GPIO_1\" assigned a value but never read" {  } { { "lcdlab3.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/lcdlab3.v" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1542655330381 "|CPU|lcdlab3:comb_19"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RST lcdlab3.v(34) " "Verilog HDL or VHDL warning at lcdlab3.v(34): object \"RST\" assigned a value but never read" {  } { { "lcdlab3.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/lcdlab3.v" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1542655330381 "|CPU|lcdlab3:comb_19"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reset_Delay lcdlab3:comb_19\|Reset_Delay:r0 " "Elaborating entity \"Reset_Delay\" for hierarchy \"lcdlab3:comb_19\|Reset_Delay:r0\"" {  } { { "lcdlab3.v" "r0" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/lcdlab3.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542655330381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_Display lcdlab3:comb_19\|LCD_Display:u1 " "Elaborating entity \"LCD_Display\" for hierarchy \"lcdlab3:comb_19\|LCD_Display:u1\"" {  } { { "lcdlab3.v" "u1" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/lcdlab3.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542655330382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_display_string lcdlab3:comb_19\|LCD_Display:u1\|LCD_display_string:u1 " "Elaborating entity \"LCD_display_string\" for hierarchy \"lcdlab3:comb_19\|LCD_Display:u1\|LCD_display_string:u1\"" {  } { { "LCD_Display.v" "u1" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/LCD_Display.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542655330383 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "alu:comb_15\|aluOut\[15\] " "Converted tri-state buffer \"alu:comb_15\|aluOut\[15\]\" feeding internal logic into a wire" {  } { { "alu.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/alu.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1542655330822 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "alu:comb_15\|aluOut\[14\] " "Converted tri-state buffer \"alu:comb_15\|aluOut\[14\]\" feeding internal logic into a wire" {  } { { "alu.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/alu.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1542655330822 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "alu:comb_15\|aluOut\[13\] " "Converted tri-state buffer \"alu:comb_15\|aluOut\[13\]\" feeding internal logic into a wire" {  } { { "alu.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/alu.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1542655330822 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "alu:comb_15\|aluOut\[12\] " "Converted tri-state buffer \"alu:comb_15\|aluOut\[12\]\" feeding internal logic into a wire" {  } { { "alu.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/alu.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1542655330822 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "alu:comb_15\|aluOut\[11\] " "Converted tri-state buffer \"alu:comb_15\|aluOut\[11\]\" feeding internal logic into a wire" {  } { { "alu.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/alu.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1542655330822 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "alu:comb_15\|aluOut\[10\] " "Converted tri-state buffer \"alu:comb_15\|aluOut\[10\]\" feeding internal logic into a wire" {  } { { "alu.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/alu.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1542655330822 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "alu:comb_15\|aluOut\[9\] " "Converted tri-state buffer \"alu:comb_15\|aluOut\[9\]\" feeding internal logic into a wire" {  } { { "alu.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/alu.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1542655330822 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "alu:comb_15\|aluOut\[8\] " "Converted tri-state buffer \"alu:comb_15\|aluOut\[8\]\" feeding internal logic into a wire" {  } { { "alu.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/alu.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1542655330822 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "alu:comb_15\|aluOut\[7\] " "Converted tri-state buffer \"alu:comb_15\|aluOut\[7\]\" feeding internal logic into a wire" {  } { { "alu.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/alu.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1542655330822 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "alu:comb_15\|aluOut\[6\] " "Converted tri-state buffer \"alu:comb_15\|aluOut\[6\]\" feeding internal logic into a wire" {  } { { "alu.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/alu.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1542655330822 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "alu:comb_15\|aluOut\[5\] " "Converted tri-state buffer \"alu:comb_15\|aluOut\[5\]\" feeding internal logic into a wire" {  } { { "alu.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/alu.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1542655330822 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "alu:comb_15\|aluOut\[4\] " "Converted tri-state buffer \"alu:comb_15\|aluOut\[4\]\" feeding internal logic into a wire" {  } { { "alu.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/alu.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1542655330822 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "alu:comb_15\|aluOut\[3\] " "Converted tri-state buffer \"alu:comb_15\|aluOut\[3\]\" feeding internal logic into a wire" {  } { { "alu.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/alu.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1542655330822 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "alu:comb_15\|aluOut\[2\] " "Converted tri-state buffer \"alu:comb_15\|aluOut\[2\]\" feeding internal logic into a wire" {  } { { "alu.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/alu.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1542655330822 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "alu:comb_15\|aluOut\[1\] " "Converted tri-state buffer \"alu:comb_15\|aluOut\[1\]\" feeding internal logic into a wire" {  } { { "alu.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/alu.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1542655330822 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "alu:comb_15\|aluOut\[0\] " "Converted tri-state buffer \"alu:comb_15\|aluOut\[0\]\" feeding internal logic into a wire" {  } { { "alu.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/alu.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1542655330822 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "alu:comb_15\|aluOut\[16\] " "Converted tri-state buffer \"alu:comb_15\|aluOut\[16\]\" feeding internal logic into a wire" {  } { { "alu.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/alu.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1542655330822 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "alu:comb_15\|aluOut\[17\] " "Converted tri-state buffer \"alu:comb_15\|aluOut\[17\]\" feeding internal logic into a wire" {  } { { "alu.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/alu.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1542655330822 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "alu:comb_15\|aluOut\[18\] " "Converted tri-state buffer \"alu:comb_15\|aluOut\[18\]\" feeding internal logic into a wire" {  } { { "alu.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/alu.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1542655330822 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "alu:comb_15\|aluOut\[19\] " "Converted tri-state buffer \"alu:comb_15\|aluOut\[19\]\" feeding internal logic into a wire" {  } { { "alu.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/alu.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1542655330822 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "alu:comb_15\|aluOut\[20\] " "Converted tri-state buffer \"alu:comb_15\|aluOut\[20\]\" feeding internal logic into a wire" {  } { { "alu.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/alu.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1542655330822 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "alu:comb_15\|aluOut\[21\] " "Converted tri-state buffer \"alu:comb_15\|aluOut\[21\]\" feeding internal logic into a wire" {  } { { "alu.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/alu.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1542655330822 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "alu:comb_15\|aluOut\[22\] " "Converted tri-state buffer \"alu:comb_15\|aluOut\[22\]\" feeding internal logic into a wire" {  } { { "alu.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/alu.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1542655330822 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "alu:comb_15\|aluOut\[23\] " "Converted tri-state buffer \"alu:comb_15\|aluOut\[23\]\" feeding internal logic into a wire" {  } { { "alu.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/alu.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1542655330822 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "alu:comb_15\|aluOut\[24\] " "Converted tri-state buffer \"alu:comb_15\|aluOut\[24\]\" feeding internal logic into a wire" {  } { { "alu.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/alu.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1542655330822 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "alu:comb_15\|aluOut\[25\] " "Converted tri-state buffer \"alu:comb_15\|aluOut\[25\]\" feeding internal logic into a wire" {  } { { "alu.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/alu.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1542655330822 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "alu:comb_15\|aluOut\[26\] " "Converted tri-state buffer \"alu:comb_15\|aluOut\[26\]\" feeding internal logic into a wire" {  } { { "alu.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/alu.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1542655330822 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "alu:comb_15\|aluOut\[27\] " "Converted tri-state buffer \"alu:comb_15\|aluOut\[27\]\" feeding internal logic into a wire" {  } { { "alu.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/alu.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1542655330822 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "alu:comb_15\|aluOut\[28\] " "Converted tri-state buffer \"alu:comb_15\|aluOut\[28\]\" feeding internal logic into a wire" {  } { { "alu.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/alu.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1542655330822 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "alu:comb_15\|aluOut\[29\] " "Converted tri-state buffer \"alu:comb_15\|aluOut\[29\]\" feeding internal logic into a wire" {  } { { "alu.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/alu.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1542655330822 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "alu:comb_15\|aluOut\[30\] " "Converted tri-state buffer \"alu:comb_15\|aluOut\[30\]\" feeding internal logic into a wire" {  } { { "alu.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/alu.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1542655330822 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "alu:comb_15\|aluOut\[31\] " "Converted tri-state buffer \"alu:comb_15\|aluOut\[31\]\" feeding internal logic into a wire" {  } { { "alu.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/alu.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1542655330822 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1542655330822 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "256 201 /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/db/CPU.ram0_bios_324a9c.hdl.mif " "Memory depth (256) in the design file differs from memory depth (201) in the Memory Initialization File \"/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/db/CPU.ram0_bios_324a9c.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1542655331186 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/db/CPU.ram0_bios_324a9c.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/db/CPU.ram0_bios_324a9c.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1542655331190 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "InstructionMemory:comb_6\|instructionRAM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"InstructionMemory:comb_6\|instructionRAM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1542655332301 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1542655332301 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 13 " "Parameter WIDTHAD_A set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1542655332301 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8192 " "Parameter NUMWORDS_A set to 8192" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1542655332301 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1542655332301 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 13 " "Parameter WIDTHAD_B set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1542655332301 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8192 " "Parameter NUMWORDS_B set to 8192" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1542655332301 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1542655332301 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1542655332301 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1542655332301 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1542655332301 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1542655332301 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1542655332301 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1542655332301 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1542655332301 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1542655332301 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "HardDisk:comb_8\|HD_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"HardDisk:comb_8\|HD_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1542655332301 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1542655332301 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 13 " "Parameter WIDTHAD_A set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1542655332301 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8192 " "Parameter NUMWORDS_A set to 8192" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1542655332301 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1542655332301 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 13 " "Parameter WIDTHAD_B set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1542655332301 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8192 " "Parameter NUMWORDS_B set to 8192" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1542655332301 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1542655332301 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1542655332301 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1542655332301 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1542655332301 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1542655332301 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1542655332301 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1542655332301 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/CPU.ram0_HardDisk_39d0ca6b.hdl.mif " "Parameter INIT_FILE set to db/CPU.ram0_HardDisk_39d0ca6b.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1542655332301 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1542655332301 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1542655332301 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "DataMemory:comb_12\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"DataMemory:comb_12\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1542655332301 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1542655332301 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1542655332301 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1542655332301 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1542655332301 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1542655332301 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1542655332301 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1542655332301 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1542655332301 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1542655332301 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1542655332301 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1542655332301 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "InstructionMemory:comb_6\|altsyncram:instructionRAM_rtl_0 " "Elaborated megafunction instantiation \"InstructionMemory:comb_6\|altsyncram:instructionRAM_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542655332378 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "InstructionMemory:comb_6\|altsyncram:instructionRAM_rtl_0 " "Instantiated megafunction \"InstructionMemory:comb_6\|altsyncram:instructionRAM_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542655332378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542655332378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 13 " "Parameter \"WIDTHAD_A\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542655332378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8192 " "Parameter \"NUMWORDS_A\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542655332378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542655332378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 13 " "Parameter \"WIDTHAD_B\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542655332378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 8192 " "Parameter \"NUMWORDS_B\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542655332378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542655332378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542655332378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542655332378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542655332378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542655332378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542655332378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542655332378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542655332378 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1542655332378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_a6h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_a6h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_a6h1 " "Found entity 1: altsyncram_a6h1" {  } { { "db/altsyncram_a6h1.tdf" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/db/altsyncram_a6h1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542655332424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655332424 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "HardDisk:comb_8\|altsyncram:HD_rtl_0 " "Elaborated megafunction instantiation \"HardDisk:comb_8\|altsyncram:HD_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542655332432 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "HardDisk:comb_8\|altsyncram:HD_rtl_0 " "Instantiated megafunction \"HardDisk:comb_8\|altsyncram:HD_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542655332433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542655332433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 13 " "Parameter \"WIDTHAD_A\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542655332433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8192 " "Parameter \"NUMWORDS_A\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542655332433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542655332433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 13 " "Parameter \"WIDTHAD_B\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542655332433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 8192 " "Parameter \"NUMWORDS_B\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542655332433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542655332433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542655332433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542655332433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542655332433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542655332433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542655332433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542655332433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/CPU.ram0_HardDisk_39d0ca6b.hdl.mif " "Parameter \"INIT_FILE\" = \"db/CPU.ram0_HardDisk_39d0ca6b.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542655332433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542655332433 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1542655332433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dhl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dhl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dhl1 " "Found entity 1: altsyncram_dhl1" {  } { { "db/altsyncram_dhl1.tdf" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/db/altsyncram_dhl1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542655332476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655332476 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/db/CPU.ram0_HardDisk_39d0ca6b.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/db/CPU.ram0_HardDisk_39d0ca6b.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1542655332541 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/db/CPU.ram0_HardDisk_39d0ca6b.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/db/CPU.ram0_HardDisk_39d0ca6b.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1542655332548 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DataMemory:comb_12\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"DataMemory:comb_12\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542655332742 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DataMemory:comb_12\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"DataMemory:comb_12\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE SINGLE_PORT " "Parameter \"OPERATION_MODE\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542655332743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542655332743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542655332743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542655332743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542655332743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542655332743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542655332743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_PORT_A\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542655332743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542655332743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542655332743 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1542655332743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rd81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rd81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rd81 " "Found entity 1: altsyncram_rd81" {  } { { "db/altsyncram_rd81.tdf" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/db/altsyncram_rd81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542655332789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655332789 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "9 " "9 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1542655333276 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "bitextend:A\|out_32\[15\] bitextend:A\|out_32\[16\] " "Duplicate LATCH primitive \"bitextend:A\|out_32\[15\]\" merged with LATCH primitive \"bitextend:A\|out_32\[16\]\"" {  } { { "bitextend.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/bitextend.v" 13 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1542655333308 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "bitextend:B\|out_32\[15\] bitextend:B\|out_32\[16\] " "Duplicate LATCH primitive \"bitextend:B\|out_32\[15\]\" merged with LATCH primitive \"bitextend:B\|out_32\[16\]\"" {  } { { "bitextend.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/bitextend.v" 13 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1542655333308 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1542655333308 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PCAddress\[0\] " "Latch PCAddress\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:comb_5\|flagBiosAnterior " "Ports D and ENA on the latch are fed by the same signal PC:comb_5\|flagBiosAnterior" {  } { { "PC.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/PC.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542655333310 ""}  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542655333310 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "aluOp\[1\] " "Latch aluOp\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionMemory:comb_6\|altsyncram:instructionRAM_rtl_0\|altsyncram_a6h1:auto_generated\|ram_block1a31 " "Ports D and ENA on the latch are fed by the same signal InstructionMemory:comb_6\|altsyncram:instructionRAM_rtl_0\|altsyncram_a6h1:auto_generated\|ram_block1a31" {  } { { "db/altsyncram_a6h1.tdf" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/db/altsyncram_a6h1.tdf" 905 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542655333310 ""}  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542655333310 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "raddr2\[1\] " "Latch raddr2\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:comb_5\|flagBiosAnterior " "Ports D and ENA on the latch are fed by the same signal PC:comb_5\|flagBiosAnterior" {  } { { "PC.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/PC.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542655333310 ""}  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542655333310 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "raddr2\[0\] " "Latch raddr2\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:comb_5\|flagBiosAnterior " "Ports D and ENA on the latch are fed by the same signal PC:comb_5\|flagBiosAnterior" {  } { { "PC.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/PC.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542655333310 ""}  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542655333310 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "raddr2\[3\] " "Latch raddr2\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:comb_5\|flagBiosAnterior " "Ports D and ENA on the latch are fed by the same signal PC:comb_5\|flagBiosAnterior" {  } { { "PC.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/PC.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542655333310 ""}  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542655333310 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "raddr2\[2\] " "Latch raddr2\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:comb_5\|flagBiosAnterior " "Ports D and ENA on the latch are fed by the same signal PC:comb_5\|flagBiosAnterior" {  } { { "PC.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/PC.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542655333311 ""}  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542655333311 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "raddr2\[4\] " "Latch raddr2\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:comb_5\|flagBiosAnterior " "Ports D and ENA on the latch are fed by the same signal PC:comb_5\|flagBiosAnterior" {  } { { "PC.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/PC.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542655333311 ""}  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542655333311 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "aluOp\[0\] " "Latch aluOp\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionMemory:comb_6\|altsyncram:instructionRAM_rtl_0\|altsyncram_a6h1:auto_generated\|ram_block1a31 " "Ports D and ENA on the latch are fed by the same signal InstructionMemory:comb_6\|altsyncram:instructionRAM_rtl_0\|altsyncram_a6h1:auto_generated\|ram_block1a31" {  } { { "db/altsyncram_a6h1.tdf" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/db/altsyncram_a6h1.tdf" 905 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542655333311 ""}  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542655333311 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "aluOp\[2\] " "Latch aluOp\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionMemory:comb_6\|altsyncram:instructionRAM_rtl_0\|altsyncram_a6h1:auto_generated\|ram_block1a31 " "Ports D and ENA on the latch are fed by the same signal InstructionMemory:comb_6\|altsyncram:instructionRAM_rtl_0\|altsyncram_a6h1:auto_generated\|ram_block1a31" {  } { { "db/altsyncram_a6h1.tdf" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/db/altsyncram_a6h1.tdf" 905 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542655333311 ""}  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542655333311 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "aluOp\[3\] " "Latch aluOp\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionMemory:comb_6\|altsyncram:instructionRAM_rtl_0\|altsyncram_a6h1:auto_generated\|ram_block1a31 " "Ports D and ENA on the latch are fed by the same signal InstructionMemory:comb_6\|altsyncram:instructionRAM_rtl_0\|altsyncram_a6h1:auto_generated\|ram_block1a31" {  } { { "db/altsyncram_a6h1.tdf" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/db/altsyncram_a6h1.tdf" 905 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542655333311 ""}  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542655333311 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "aluOp\[4\] " "Latch aluOp\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionMemory:comb_6\|altsyncram:instructionRAM_rtl_0\|altsyncram_a6h1:auto_generated\|ram_block1a31 " "Ports D and ENA on the latch are fed by the same signal InstructionMemory:comb_6\|altsyncram:instructionRAM_rtl_0\|altsyncram_a6h1:auto_generated\|ram_block1a31" {  } { { "db/altsyncram_a6h1.tdf" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/db/altsyncram_a6h1.tdf" 905 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542655333311 ""}  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542655333311 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PCAddress\[1\] " "Latch PCAddress\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:comb_5\|flagBiosAnterior " "Ports D and ENA on the latch are fed by the same signal PC:comb_5\|flagBiosAnterior" {  } { { "PC.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/PC.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542655333312 ""}  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542655333312 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PCAddress\[2\] " "Latch PCAddress\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:comb_5\|flagBiosAnterior " "Ports D and ENA on the latch are fed by the same signal PC:comb_5\|flagBiosAnterior" {  } { { "PC.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/PC.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542655333312 ""}  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542655333312 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PCAddress\[3\] " "Latch PCAddress\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:comb_5\|flagBiosAnterior " "Ports D and ENA on the latch are fed by the same signal PC:comb_5\|flagBiosAnterior" {  } { { "PC.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/PC.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542655333312 ""}  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542655333312 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PCAddress\[4\] " "Latch PCAddress\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:comb_5\|flagBiosAnterior " "Ports D and ENA on the latch are fed by the same signal PC:comb_5\|flagBiosAnterior" {  } { { "PC.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/PC.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542655333312 ""}  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542655333312 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PCAddress\[5\] " "Latch PCAddress\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:comb_5\|flagBiosAnterior " "Ports D and ENA on the latch are fed by the same signal PC:comb_5\|flagBiosAnterior" {  } { { "PC.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/PC.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542655333312 ""}  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542655333312 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PCAddress\[6\] " "Latch PCAddress\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:comb_5\|flagBiosAnterior " "Ports D and ENA on the latch are fed by the same signal PC:comb_5\|flagBiosAnterior" {  } { { "PC.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/PC.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542655333312 ""}  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542655333312 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PCAddress\[7\] " "Latch PCAddress\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:comb_5\|flagBiosAnterior " "Ports D and ENA on the latch are fed by the same signal PC:comb_5\|flagBiosAnterior" {  } { { "PC.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/PC.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542655333312 ""}  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542655333312 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PCAddress\[8\] " "Latch PCAddress\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:comb_5\|flagBiosAnterior " "Ports D and ENA on the latch are fed by the same signal PC:comb_5\|flagBiosAnterior" {  } { { "PC.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/PC.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542655333312 ""}  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542655333312 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PCAddress\[9\] " "Latch PCAddress\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:comb_5\|flagBiosAnterior " "Ports D and ENA on the latch are fed by the same signal PC:comb_5\|flagBiosAnterior" {  } { { "PC.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/PC.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542655333313 ""}  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542655333313 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "raddr1\[1\] " "Latch raddr1\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:comb_5\|flagBiosAnterior " "Ports D and ENA on the latch are fed by the same signal PC:comb_5\|flagBiosAnterior" {  } { { "PC.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/PC.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542655333313 ""}  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542655333313 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "raddr1\[0\] " "Latch raddr1\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:comb_5\|flagBiosAnterior " "Ports D and ENA on the latch are fed by the same signal PC:comb_5\|flagBiosAnterior" {  } { { "PC.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/PC.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542655333313 ""}  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542655333313 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "raddr1\[3\] " "Latch raddr1\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:comb_5\|flagBiosAnterior " "Ports D and ENA on the latch are fed by the same signal PC:comb_5\|flagBiosAnterior" {  } { { "PC.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/PC.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542655333313 ""}  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542655333313 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "raddr1\[2\] " "Latch raddr1\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:comb_5\|flagBiosAnterior " "Ports D and ENA on the latch are fed by the same signal PC:comb_5\|flagBiosAnterior" {  } { { "PC.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/PC.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542655333313 ""}  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542655333313 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "raddr1\[4\] " "Latch raddr1\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:comb_5\|flagBiosAnterior " "Ports D and ENA on the latch are fed by the same signal PC:comb_5\|flagBiosAnterior" {  } { { "PC.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/PC.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542655333313 ""}  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542655333313 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "waddr\[3\] " "Latch waddr\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:comb_5\|flagBiosAnterior " "Ports D and ENA on the latch are fed by the same signal PC:comb_5\|flagBiosAnterior" {  } { { "PC.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/PC.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542655333313 ""}  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542655333313 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "waddr\[4\] " "Latch waddr\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:comb_5\|flagBiosAnterior " "Ports D and ENA on the latch are fed by the same signal PC:comb_5\|flagBiosAnterior" {  } { { "PC.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/PC.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542655333313 ""}  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542655333313 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "waddr\[0\] " "Latch waddr\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:comb_5\|flagBiosAnterior " "Ports D and ENA on the latch are fed by the same signal PC:comb_5\|flagBiosAnterior" {  } { { "PC.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/PC.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542655333313 ""}  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542655333313 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "waddr\[1\] " "Latch waddr\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:comb_5\|flagBiosAnterior " "Ports D and ENA on the latch are fed by the same signal PC:comb_5\|flagBiosAnterior" {  } { { "PC.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/PC.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542655333313 ""}  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542655333313 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "waddr\[2\] " "Latch waddr\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:comb_5\|flagBiosAnterior " "Ports D and ENA on the latch are fed by the same signal PC:comb_5\|flagBiosAnterior" {  } { { "PC.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/PC.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542655333313 ""}  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542655333313 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "in_16\[15\] " "Latch in_16\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:comb_5\|flagBiosAnterior " "Ports D and ENA on the latch are fed by the same signal PC:comb_5\|flagBiosAnterior" {  } { { "PC.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/PC.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542655333313 ""}  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542655333313 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "in_16\[14\] " "Latch in_16\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:comb_5\|flagBiosAnterior " "Ports D and ENA on the latch are fed by the same signal PC:comb_5\|flagBiosAnterior" {  } { { "PC.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/PC.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542655333313 ""}  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542655333313 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "in_16\[13\] " "Latch in_16\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:comb_5\|flagBiosAnterior " "Ports D and ENA on the latch are fed by the same signal PC:comb_5\|flagBiosAnterior" {  } { { "PC.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/PC.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542655333314 ""}  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542655333314 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "in_16\[12\] " "Latch in_16\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:comb_5\|flagBiosAnterior " "Ports D and ENA on the latch are fed by the same signal PC:comb_5\|flagBiosAnterior" {  } { { "PC.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/PC.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542655333314 ""}  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542655333314 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "in_16\[11\] " "Latch in_16\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:comb_5\|flagBiosAnterior " "Ports D and ENA on the latch are fed by the same signal PC:comb_5\|flagBiosAnterior" {  } { { "PC.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/PC.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542655333314 ""}  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542655333314 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "in_16\[10\] " "Latch in_16\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:comb_5\|flagBiosAnterior " "Ports D and ENA on the latch are fed by the same signal PC:comb_5\|flagBiosAnterior" {  } { { "PC.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/PC.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542655333314 ""}  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542655333314 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "in_16\[9\] " "Latch in_16\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:comb_5\|flagBiosAnterior " "Ports D and ENA on the latch are fed by the same signal PC:comb_5\|flagBiosAnterior" {  } { { "PC.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/PC.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542655333314 ""}  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542655333314 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "in_16\[8\] " "Latch in_16\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:comb_5\|flagBiosAnterior " "Ports D and ENA on the latch are fed by the same signal PC:comb_5\|flagBiosAnterior" {  } { { "PC.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/PC.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542655333314 ""}  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542655333314 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "in_16\[7\] " "Latch in_16\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:comb_5\|flagBiosAnterior " "Ports D and ENA on the latch are fed by the same signal PC:comb_5\|flagBiosAnterior" {  } { { "PC.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/PC.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542655333314 ""}  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542655333314 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "in_16\[6\] " "Latch in_16\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:comb_5\|flagBiosAnterior " "Ports D and ENA on the latch are fed by the same signal PC:comb_5\|flagBiosAnterior" {  } { { "PC.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/PC.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542655333314 ""}  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542655333314 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "in_16\[5\] " "Latch in_16\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:comb_5\|flagBiosAnterior " "Ports D and ENA on the latch are fed by the same signal PC:comb_5\|flagBiosAnterior" {  } { { "PC.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/PC.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542655333314 ""}  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542655333314 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "in_16\[4\] " "Latch in_16\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:comb_5\|flagBiosAnterior " "Ports D and ENA on the latch are fed by the same signal PC:comb_5\|flagBiosAnterior" {  } { { "PC.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/PC.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542655333314 ""}  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542655333314 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "in_16\[3\] " "Latch in_16\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:comb_5\|flagBiosAnterior " "Ports D and ENA on the latch are fed by the same signal PC:comb_5\|flagBiosAnterior" {  } { { "PC.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/PC.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542655333314 ""}  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542655333314 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "in_16\[2\] " "Latch in_16\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:comb_5\|flagBiosAnterior " "Ports D and ENA on the latch are fed by the same signal PC:comb_5\|flagBiosAnterior" {  } { { "PC.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/PC.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542655333314 ""}  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542655333314 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "in_16\[1\] " "Latch in_16\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:comb_5\|flagBiosAnterior " "Ports D and ENA on the latch are fed by the same signal PC:comb_5\|flagBiosAnterior" {  } { { "PC.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/PC.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542655333315 ""}  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542655333315 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "in_16\[0\] " "Latch in_16\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:comb_5\|flagBiosAnterior " "Ports D and ENA on the latch are fed by the same signal PC:comb_5\|flagBiosAnterior" {  } { { "PC.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/PC.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542655333315 ""}  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542655333315 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PCAddress\[10\] " "Latch PCAddress\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:comb_5\|flagBiosAnterior " "Ports D and ENA on the latch are fed by the same signal PC:comb_5\|flagBiosAnterior" {  } { { "PC.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/PC.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542655333315 ""}  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542655333315 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PCAddress\[11\] " "Latch PCAddress\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:comb_5\|flagBiosAnterior " "Ports D and ENA on the latch are fed by the same signal PC:comb_5\|flagBiosAnterior" {  } { { "PC.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/PC.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542655333315 ""}  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542655333315 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PCAddress\[12\] " "Latch PCAddress\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:comb_5\|flagBiosAnterior " "Ports D and ENA on the latch are fed by the same signal PC:comb_5\|flagBiosAnterior" {  } { { "PC.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/PC.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542655333315 ""}  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542655333315 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PCAddress\[13\] " "Latch PCAddress\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:comb_5\|flagBiosAnterior " "Ports D and ENA on the latch are fed by the same signal PC:comb_5\|flagBiosAnterior" {  } { { "PC.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/PC.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542655333315 ""}  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542655333315 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PCAddress\[14\] " "Latch PCAddress\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:comb_5\|flagBiosAnterior " "Ports D and ENA on the latch are fed by the same signal PC:comb_5\|flagBiosAnterior" {  } { { "PC.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/PC.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542655333315 ""}  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542655333315 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PCAddress\[15\] " "Latch PCAddress\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:comb_5\|flagBiosAnterior " "Ports D and ENA on the latch are fed by the same signal PC:comb_5\|flagBiosAnterior" {  } { { "PC.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/PC.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542655333315 ""}  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542655333315 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PCAddress\[16\] " "Latch PCAddress\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionMemory:comb_6\|altsyncram:instructionRAM_rtl_0\|altsyncram_a6h1:auto_generated\|ram_block1a31 " "Ports D and ENA on the latch are fed by the same signal InstructionMemory:comb_6\|altsyncram:instructionRAM_rtl_0\|altsyncram_a6h1:auto_generated\|ram_block1a31" {  } { { "db/altsyncram_a6h1.tdf" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/db/altsyncram_a6h1.tdf" 905 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542655333315 ""}  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542655333315 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PCAddress\[17\] " "Latch PCAddress\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionMemory:comb_6\|altsyncram:instructionRAM_rtl_0\|altsyncram_a6h1:auto_generated\|ram_block1a31 " "Ports D and ENA on the latch are fed by the same signal InstructionMemory:comb_6\|altsyncram:instructionRAM_rtl_0\|altsyncram_a6h1:auto_generated\|ram_block1a31" {  } { { "db/altsyncram_a6h1.tdf" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/db/altsyncram_a6h1.tdf" 905 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542655333315 ""}  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542655333315 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PCAddress\[18\] " "Latch PCAddress\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionMemory:comb_6\|altsyncram:instructionRAM_rtl_0\|altsyncram_a6h1:auto_generated\|ram_block1a31 " "Ports D and ENA on the latch are fed by the same signal InstructionMemory:comb_6\|altsyncram:instructionRAM_rtl_0\|altsyncram_a6h1:auto_generated\|ram_block1a31" {  } { { "db/altsyncram_a6h1.tdf" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/db/altsyncram_a6h1.tdf" 905 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542655333316 ""}  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542655333316 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PCAddress\[19\] " "Latch PCAddress\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionMemory:comb_6\|altsyncram:instructionRAM_rtl_0\|altsyncram_a6h1:auto_generated\|ram_block1a31 " "Ports D and ENA on the latch are fed by the same signal InstructionMemory:comb_6\|altsyncram:instructionRAM_rtl_0\|altsyncram_a6h1:auto_generated\|ram_block1a31" {  } { { "db/altsyncram_a6h1.tdf" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/db/altsyncram_a6h1.tdf" 905 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542655333316 ""}  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542655333316 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PCAddress\[20\] " "Latch PCAddress\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionMemory:comb_6\|altsyncram:instructionRAM_rtl_0\|altsyncram_a6h1:auto_generated\|ram_block1a31 " "Ports D and ENA on the latch are fed by the same signal InstructionMemory:comb_6\|altsyncram:instructionRAM_rtl_0\|altsyncram_a6h1:auto_generated\|ram_block1a31" {  } { { "db/altsyncram_a6h1.tdf" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/db/altsyncram_a6h1.tdf" 905 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542655333316 ""}  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542655333316 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PCAddress\[21\] " "Latch PCAddress\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionMemory:comb_6\|altsyncram:instructionRAM_rtl_0\|altsyncram_a6h1:auto_generated\|ram_block1a31 " "Ports D and ENA on the latch are fed by the same signal InstructionMemory:comb_6\|altsyncram:instructionRAM_rtl_0\|altsyncram_a6h1:auto_generated\|ram_block1a31" {  } { { "db/altsyncram_a6h1.tdf" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/db/altsyncram_a6h1.tdf" 905 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542655333316 ""}  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542655333316 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PCAddress\[22\] " "Latch PCAddress\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionMemory:comb_6\|altsyncram:instructionRAM_rtl_0\|altsyncram_a6h1:auto_generated\|ram_block1a31 " "Ports D and ENA on the latch are fed by the same signal InstructionMemory:comb_6\|altsyncram:instructionRAM_rtl_0\|altsyncram_a6h1:auto_generated\|ram_block1a31" {  } { { "db/altsyncram_a6h1.tdf" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/db/altsyncram_a6h1.tdf" 905 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542655333316 ""}  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542655333316 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PCAddress\[23\] " "Latch PCAddress\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionMemory:comb_6\|altsyncram:instructionRAM_rtl_0\|altsyncram_a6h1:auto_generated\|ram_block1a31 " "Ports D and ENA on the latch are fed by the same signal InstructionMemory:comb_6\|altsyncram:instructionRAM_rtl_0\|altsyncram_a6h1:auto_generated\|ram_block1a31" {  } { { "db/altsyncram_a6h1.tdf" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/db/altsyncram_a6h1.tdf" 905 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542655333316 ""}  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542655333316 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PCAddress\[24\] " "Latch PCAddress\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionMemory:comb_6\|altsyncram:instructionRAM_rtl_0\|altsyncram_a6h1:auto_generated\|ram_block1a31 " "Ports D and ENA on the latch are fed by the same signal InstructionMemory:comb_6\|altsyncram:instructionRAM_rtl_0\|altsyncram_a6h1:auto_generated\|ram_block1a31" {  } { { "db/altsyncram_a6h1.tdf" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/db/altsyncram_a6h1.tdf" 905 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542655333316 ""}  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542655333316 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PCAddress\[25\] " "Latch PCAddress\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionMemory:comb_6\|altsyncram:instructionRAM_rtl_0\|altsyncram_a6h1:auto_generated\|ram_block1a31 " "Ports D and ENA on the latch are fed by the same signal InstructionMemory:comb_6\|altsyncram:instructionRAM_rtl_0\|altsyncram_a6h1:auto_generated\|ram_block1a31" {  } { { "db/altsyncram_a6h1.tdf" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/db/altsyncram_a6h1.tdf" 905 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542655333316 ""}  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542655333316 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PCAddress\[26\] " "Latch PCAddress\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionMemory:comb_6\|altsyncram:instructionRAM_rtl_0\|altsyncram_a6h1:auto_generated\|ram_block1a31 " "Ports D and ENA on the latch are fed by the same signal InstructionMemory:comb_6\|altsyncram:instructionRAM_rtl_0\|altsyncram_a6h1:auto_generated\|ram_block1a31" {  } { { "db/altsyncram_a6h1.tdf" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/db/altsyncram_a6h1.tdf" 905 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542655333316 ""}  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542655333316 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PCAddress\[27\] " "Latch PCAddress\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionMemory:comb_6\|altsyncram:instructionRAM_rtl_0\|altsyncram_a6h1:auto_generated\|ram_block1a31 " "Ports D and ENA on the latch are fed by the same signal InstructionMemory:comb_6\|altsyncram:instructionRAM_rtl_0\|altsyncram_a6h1:auto_generated\|ram_block1a31" {  } { { "db/altsyncram_a6h1.tdf" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/db/altsyncram_a6h1.tdf" 905 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542655333316 ""}  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542655333316 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PCAddress\[28\] " "Latch PCAddress\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionMemory:comb_6\|altsyncram:instructionRAM_rtl_0\|altsyncram_a6h1:auto_generated\|ram_block1a31 " "Ports D and ENA on the latch are fed by the same signal InstructionMemory:comb_6\|altsyncram:instructionRAM_rtl_0\|altsyncram_a6h1:auto_generated\|ram_block1a31" {  } { { "db/altsyncram_a6h1.tdf" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/db/altsyncram_a6h1.tdf" 905 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542655333316 ""}  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542655333316 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PCAddress\[29\] " "Latch PCAddress\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionMemory:comb_6\|altsyncram:instructionRAM_rtl_0\|altsyncram_a6h1:auto_generated\|ram_block1a31 " "Ports D and ENA on the latch are fed by the same signal InstructionMemory:comb_6\|altsyncram:instructionRAM_rtl_0\|altsyncram_a6h1:auto_generated\|ram_block1a31" {  } { { "db/altsyncram_a6h1.tdf" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/db/altsyncram_a6h1.tdf" 905 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542655333316 ""}  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542655333316 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PCAddress\[30\] " "Latch PCAddress\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionMemory:comb_6\|altsyncram:instructionRAM_rtl_0\|altsyncram_a6h1:auto_generated\|ram_block1a31 " "Ports D and ENA on the latch are fed by the same signal InstructionMemory:comb_6\|altsyncram:instructionRAM_rtl_0\|altsyncram_a6h1:auto_generated\|ram_block1a31" {  } { { "db/altsyncram_a6h1.tdf" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/db/altsyncram_a6h1.tdf" 905 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542655333317 ""}  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542655333317 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PCAddress\[31\] " "Latch PCAddress\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionMemory:comb_6\|altsyncram:instructionRAM_rtl_0\|altsyncram_a6h1:auto_generated\|ram_block1a31 " "Ports D and ENA on the latch are fed by the same signal InstructionMemory:comb_6\|altsyncram:instructionRAM_rtl_0\|altsyncram_a6h1:auto_generated\|ram_block1a31" {  } { { "db/altsyncram_a6h1.tdf" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/db/altsyncram_a6h1.tdf" 905 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542655333317 ""}  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542655333317 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "address\[0\] " "Latch address\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionMemory:comb_6\|altsyncram:instructionRAM_rtl_0\|altsyncram_a6h1:auto_generated\|ram_block1a27 " "Ports D and ENA on the latch are fed by the same signal InstructionMemory:comb_6\|altsyncram:instructionRAM_rtl_0\|altsyncram_a6h1:auto_generated\|ram_block1a27" {  } { { "db/altsyncram_a6h1.tdf" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/db/altsyncram_a6h1.tdf" 793 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542655333317 ""}  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542655333317 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "address\[1\] " "Latch address\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionMemory:comb_6\|altsyncram:instructionRAM_rtl_0\|altsyncram_a6h1:auto_generated\|ram_block1a27 " "Ports D and ENA on the latch are fed by the same signal InstructionMemory:comb_6\|altsyncram:instructionRAM_rtl_0\|altsyncram_a6h1:auto_generated\|ram_block1a27" {  } { { "db/altsyncram_a6h1.tdf" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/db/altsyncram_a6h1.tdf" 793 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542655333317 ""}  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542655333317 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "address\[2\] " "Latch address\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionMemory:comb_6\|altsyncram:instructionRAM_rtl_0\|altsyncram_a6h1:auto_generated\|ram_block1a27 " "Ports D and ENA on the latch are fed by the same signal InstructionMemory:comb_6\|altsyncram:instructionRAM_rtl_0\|altsyncram_a6h1:auto_generated\|ram_block1a27" {  } { { "db/altsyncram_a6h1.tdf" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/db/altsyncram_a6h1.tdf" 793 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542655333317 ""}  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542655333317 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "address\[3\] " "Latch address\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionMemory:comb_6\|altsyncram:instructionRAM_rtl_0\|altsyncram_a6h1:auto_generated\|ram_block1a27 " "Ports D and ENA on the latch are fed by the same signal InstructionMemory:comb_6\|altsyncram:instructionRAM_rtl_0\|altsyncram_a6h1:auto_generated\|ram_block1a27" {  } { { "db/altsyncram_a6h1.tdf" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/db/altsyncram_a6h1.tdf" 793 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542655333317 ""}  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542655333317 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "address\[4\] " "Latch address\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionMemory:comb_6\|altsyncram:instructionRAM_rtl_0\|altsyncram_a6h1:auto_generated\|ram_block1a27 " "Ports D and ENA on the latch are fed by the same signal InstructionMemory:comb_6\|altsyncram:instructionRAM_rtl_0\|altsyncram_a6h1:auto_generated\|ram_block1a27" {  } { { "db/altsyncram_a6h1.tdf" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/db/altsyncram_a6h1.tdf" 793 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542655333317 ""}  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542655333317 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "address\[5\] " "Latch address\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionMemory:comb_6\|altsyncram:instructionRAM_rtl_0\|altsyncram_a6h1:auto_generated\|ram_block1a27 " "Ports D and ENA on the latch are fed by the same signal InstructionMemory:comb_6\|altsyncram:instructionRAM_rtl_0\|altsyncram_a6h1:auto_generated\|ram_block1a27" {  } { { "db/altsyncram_a6h1.tdf" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/db/altsyncram_a6h1.tdf" 793 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542655333317 ""}  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542655333317 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "address\[6\] " "Latch address\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionMemory:comb_6\|altsyncram:instructionRAM_rtl_0\|altsyncram_a6h1:auto_generated\|ram_block1a27 " "Ports D and ENA on the latch are fed by the same signal InstructionMemory:comb_6\|altsyncram:instructionRAM_rtl_0\|altsyncram_a6h1:auto_generated\|ram_block1a27" {  } { { "db/altsyncram_a6h1.tdf" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/db/altsyncram_a6h1.tdf" 793 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542655333317 ""}  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542655333317 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "address\[7\] " "Latch address\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionMemory:comb_6\|altsyncram:instructionRAM_rtl_0\|altsyncram_a6h1:auto_generated\|ram_block1a27 " "Ports D and ENA on the latch are fed by the same signal InstructionMemory:comb_6\|altsyncram:instructionRAM_rtl_0\|altsyncram_a6h1:auto_generated\|ram_block1a27" {  } { { "db/altsyncram_a6h1.tdf" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/db/altsyncram_a6h1.tdf" 793 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542655333317 ""}  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542655333317 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "lcdlab3:comb_19\|LCD_Display:u1\|DATA_BUS\[0\]~synth " "Node \"lcdlab3:comb_19\|LCD_Display:u1\|DATA_BUS\[0\]~synth\"" {  } { { "LCD_Display.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/LCD_Display.v" 45 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542655335044 ""} { "Warning" "WMLS_MLS_NODE_NAME" "lcdlab3:comb_19\|LCD_Display:u1\|DATA_BUS\[1\]~synth " "Node \"lcdlab3:comb_19\|LCD_Display:u1\|DATA_BUS\[1\]~synth\"" {  } { { "LCD_Display.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/LCD_Display.v" 45 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542655335044 ""} { "Warning" "WMLS_MLS_NODE_NAME" "lcdlab3:comb_19\|LCD_Display:u1\|DATA_BUS\[2\]~synth " "Node \"lcdlab3:comb_19\|LCD_Display:u1\|DATA_BUS\[2\]~synth\"" {  } { { "LCD_Display.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/LCD_Display.v" 45 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542655335044 ""} { "Warning" "WMLS_MLS_NODE_NAME" "lcdlab3:comb_19\|LCD_Display:u1\|DATA_BUS\[3\]~synth " "Node \"lcdlab3:comb_19\|LCD_Display:u1\|DATA_BUS\[3\]~synth\"" {  } { { "LCD_Display.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/LCD_Display.v" 45 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542655335044 ""} { "Warning" "WMLS_MLS_NODE_NAME" "lcdlab3:comb_19\|LCD_Display:u1\|DATA_BUS\[4\]~synth " "Node \"lcdlab3:comb_19\|LCD_Display:u1\|DATA_BUS\[4\]~synth\"" {  } { { "LCD_Display.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/LCD_Display.v" 45 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542655335044 ""} { "Warning" "WMLS_MLS_NODE_NAME" "lcdlab3:comb_19\|LCD_Display:u1\|DATA_BUS\[5\]~synth " "Node \"lcdlab3:comb_19\|LCD_Display:u1\|DATA_BUS\[5\]~synth\"" {  } { { "LCD_Display.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/LCD_Display.v" 45 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542655335044 ""} { "Warning" "WMLS_MLS_NODE_NAME" "lcdlab3:comb_19\|LCD_Display:u1\|DATA_BUS\[6\]~synth " "Node \"lcdlab3:comb_19\|LCD_Display:u1\|DATA_BUS\[6\]~synth\"" {  } { { "LCD_Display.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/LCD_Display.v" 45 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542655335044 ""} { "Warning" "WMLS_MLS_NODE_NAME" "lcdlab3:comb_19\|LCD_Display:u1\|DATA_BUS\[7\]~synth " "Node \"lcdlab3:comb_19\|LCD_Display:u1\|DATA_BUS\[7\]~synth\"" {  } { { "LCD_Display.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/LCD_Display.v" 45 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542655335044 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1542655335044 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "signDsp\[0\] VCC " "Pin \"signDsp\[0\]\" is stuck at VCC" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542655335044 "|CPU|signDsp[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_ON VCC " "Pin \"LCD_ON\" is stuck at VCC" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542655335044 "|CPU|LCD_ON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_BLON VCC " "Pin \"LCD_BLON\" is stuck at VCC" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542655335044 "|CPU|LCD_BLON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RW GND " "Pin \"LCD_RW\" is stuck at GND" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542655335044 "|CPU|LCD_RW"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1542655335044 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1542655335310 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "9 " "9 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1542655338963 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/output_files/CPU.map.smsg " "Generated suppressed messages file /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/output_files/CPU.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655339103 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1542655339421 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542655339421 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "button " "No output dependent on input pin \"button\"" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1542655339807 "|CPU|button"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1542655339807 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3824 " "Implemented 3824 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Implemented 20 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1542655339807 ""} { "Info" "ICUT_CUT_TM_OPINS" "55 " "Implemented 55 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1542655339807 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Implemented 8 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1542655339807 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3645 " "Implemented 3645 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1542655339807 ""} { "Info" "ICUT_CUT_TM_RAMS" "96 " "Implemented 96 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1542655339807 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1542655339807 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 288 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 288 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1041 " "Peak virtual memory: 1041 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1542655339833 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 19 17:22:19 2018 " "Processing ended: Mon Nov 19 17:22:19 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1542655339833 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1542655339833 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:39 " "Total CPU time (on all processors): 00:00:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1542655339833 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1542655339833 ""}
