# Benchmark "control_merge" written by ABC on Sun Jul 13 14:41:37 2025
.model control_merge
.inputs clk rst ins[0] ins[1] ins[2] ins[3] ins[4] ins[5] ins[6] ins[7] \
 ins[8] ins[9] ins[10] ins[11] ins[12] ins[13] ins[14] ins[15] ins[16] \
 ins[17] ins[18] ins[19] ins[20] ins[21] ins[22] ins[23] ins[24] ins[25] \
 ins[26] ins[27] ins[28] ins[29] ins[30] ins[31] ins[32] ins[33] ins[34] \
 ins[35] ins[36] ins[37] ins[38] ins[39] ins[40] ins[41] ins_valid[0] \
 ins_valid[1] ins_valid[2] ins_valid[3] ins_valid[4] ins_valid[5] \
 outs_ready index_ready
.outputs ins_ready[0] ins_ready[1] ins_ready[2] ins_ready[3] ins_ready[4] \
 ins_ready[5] outs[0] outs[1] outs[2] outs[3] outs[4] outs[5] outs[6] \
 outs_valid index[0] index[1] index_valid

.latch       n140 control.fork_dataless.regBlock[0].regblock.transmitValue  1
.latch       n145 control.fork_dataless.regBlock[1].regblock.transmitValue  1
.latch       n150 control.tehb.dataReg[0]  0
.latch       n155 control.tehb.dataReg[1]  0
.latch       n160 control.tehb.control.fullReg  0

.names ins_valid[0] control.tehb.control.fullReg ins_ready[0]
10 1
.names ins_valid[0] ins_valid[1] new_n86
01 1
.names control.tehb.control.fullReg new_n86 ins_ready[1]
01 1
.names ins_valid[0] new_n86 new_n88
00 1
.names ins_valid[2] new_n88 new_n89
11 1
.names control.tehb.control.fullReg new_n89 ins_ready[2]
01 1
.names ins_valid[3] new_n88 new_n91
11 1
.names new_n89 new_n91 new_n92
01 1
.names control.tehb.control.fullReg new_n92 ins_ready[3]
01 1
.names new_n89 new_n92 new_n94
00 1
.names new_n88 new_n94 new_n95
11 1
.names ins_valid[4] new_n95 new_n96
11 1
.names control.tehb.control.fullReg new_n96 ins_ready[4]
01 1
.names new_n95 new_n96 new_n98
10 1
.names ins_valid[5] new_n98 new_n99
11 1
.names control.tehb.control.fullReg new_n99 ins_ready[5]
01 1
.names control.tehb.dataReg[1] control.tehb.control.fullReg new_n101
11 1
.names control.tehb.control.fullReg new_n94 new_n102
00 1
.names new_n101 new_n102 index[1]
00 0
.names control.tehb.dataReg[0] control.tehb.control.fullReg new_n104
11 1
.names new_n86 new_n92 new_n105
00 1
.names new_n96 new_n105 new_n106
00 1
.names new_n99 new_n106 new_n107
00 1
.names control.tehb.control.fullReg new_n107 new_n108
00 1
.names new_n104 new_n108 index[0]
00 0
.names index[1] index[0] new_n110
11 1
.names ins[21] new_n110 new_n111
11 1
.names ins[14] index[1] new_n112
11 1
.names ins[0] index[1] new_n113
10 1
.names new_n112 new_n113 new_n114
00 1
.names index[0] new_n114 new_n115
00 1
.names ins[7] index[1] new_n116
10 1
.names index[0] new_n116 new_n117
11 1
.names new_n115 new_n117 new_n118
00 1
.names new_n111 new_n118 outs[0]
01 0
.names ins[15] index[1] new_n120
01 1
.names ins[1] index[1] new_n121
00 1
.names new_n120 new_n121 new_n122
00 1
.names index[0] new_n122 new_n123
00 1
.names ins[8] index[1] new_n124
00 1
.names ins[22] index[1] new_n125
01 1
.names new_n124 new_n125 new_n126
00 1
.names index[0] new_n126 new_n127
10 1
.names new_n123 new_n127 outs[1]
00 1
.names ins[2] index[0] new_n129
10 1
.names ins[9] index[0] new_n130
11 1
.names new_n129 new_n130 new_n131
00 1
.names index[1] new_n131 new_n132
00 1
.names ins[23] new_n110 new_n133
11 1
.names ins[16] index[1] new_n134
11 1
.names index[0] new_n134 new_n135
01 1
.names new_n133 new_n135 new_n136
00 1
.names new_n132 new_n136 outs[2]
01 0
.names ins[3] index[1] new_n138
00 1
.names ins[17] index[1] new_n139
01 1
.names new_n138 new_n139 new_n140_1
00 1
.names index[0] new_n140_1 new_n141
00 1
.names ins[10] index[1] new_n142
00 1
.names ins[24] index[1] new_n143
01 1
.names new_n142 new_n143 new_n144
00 1
.names index[0] new_n144 new_n145_1
10 1
.names new_n141 new_n145_1 outs[3]
00 1
.names ins[4] index[1] new_n147
00 1
.names ins[18] index[1] new_n148
01 1
.names new_n147 new_n148 new_n149
00 1
.names index[0] new_n149 new_n150_1
00 1
.names ins[25] index[1] new_n151
01 1
.names ins[11] index[1] new_n152
00 1
.names new_n151 new_n152 new_n153
00 1
.names index[0] new_n153 new_n154
10 1
.names new_n150_1 new_n154 outs[4]
00 1
.names ins[5] index[1] new_n156
00 1
.names ins[19] index[1] new_n157
01 1
.names new_n156 new_n157 new_n158
00 1
.names index[0] new_n158 new_n159
00 1
.names ins[12] index[1] new_n160_1
00 1
.names ins[26] index[1] new_n161
01 1
.names new_n160_1 new_n161 new_n162
00 1
.names index[0] new_n162 new_n163
10 1
.names new_n159 new_n163 outs[5]
00 1
.names ins[27] new_n110 new_n165
11 1
.names ins[6] index[1] new_n166
10 1
.names ins[20] index[1] new_n167
11 1
.names new_n166 new_n167 new_n168
00 1
.names index[0] new_n168 new_n169
00 1
.names ins[13] index[1] new_n170
10 1
.names index[0] new_n170 new_n171
11 1
.names new_n169 new_n171 new_n172
00 1
.names new_n165 new_n172 outs[6]
01 0
.names new_n98 new_n99 new_n174
10 1
.names control.tehb.control.fullReg new_n174 new_n175
01 1
.names control.fork_dataless.regBlock[0].regblock.transmitValue new_n175 \
 outs_valid
10 1
.names control.fork_dataless.regBlock[1].regblock.transmitValue new_n175 \
 index_valid
10 1
.names outs_ready control.fork_dataless.regBlock[0].regblock.transmitValue \
 new_n178
01 1
.names index_ready control.fork_dataless.regBlock[1].regblock.transmitValue \
 new_n179
01 1
.names new_n178 new_n179 new_n180
00 1
.names rst new_n180 new_n181
00 1
.names new_n175 new_n181 n160
01 1
.names new_n178 n160 n140
01 0
.names new_n179 n160 n145
01 0
.names control.tehb.control.fullReg new_n180 new_n185
00 1
.names new_n174 new_n185 new_n186
01 1
.names control.tehb.dataReg[0] new_n186 new_n187
10 1
.names new_n107 new_n186 new_n188
01 1
.names new_n187 new_n188 new_n189
00 1
.names rst new_n189 n150
00 1
.names control.tehb.dataReg[1] new_n186 new_n191
10 1
.names new_n94 new_n186 new_n192
01 1
.names new_n191 new_n192 new_n193
00 1
.names rst new_n193 n155
00 1
.end
