digraph manager_compiler_graph {
conv[shape=plaintext, label=<<TABLE  BORDER="1" CELLPADDING="1" CELLSPACING="1"><TR><TD BGCOLOR="white" BORDER="0" PORT="inputs" ROWSPAN="1" COLSPAN="1"><TABLE  BORDER="1" CELLPADDING="1" CELLSPACING="4"><TR><TD BGCOLOR="white" BORDER="1" PORT="ifmap" ROWSPAN="1" COLSPAN="1">ifmap<BR/>clk=STREAM (200MHz)<BR/>width=16<BR/>PULL el=1 ael=2</TD><TD BGCOLOR="white" BORDER="1" PORT="coeff" ROWSPAN="1" COLSPAN="1">coeff<BR/>clk=STREAM (200MHz)<BR/>width=9216<BR/>PULL el=1 ael=2</TD></TR></TABLE></TD></TR><TR><TD BGCOLOR="white" BORDER="0" PORT="node_info" ROWSPAN="1" COLSPAN="1">Kernel : conv</TD></TR><TR><TD BGCOLOR="white" BORDER="0" PORT="outputs" ROWSPAN="1" COLSPAN="1"><TABLE  BORDER="1" CELLPADDING="1" CELLSPACING="4"><TR><TD BGCOLOR="white" BORDER="1" PORT="ofmap" ROWSPAN="1" COLSPAN="1">ofmap<BR/>clk=STREAM (200MHz)<BR/>width=1024<BR/>PUSH 5</TD></TR></TABLE></TD></TR></TABLE>>];
conv_coeff_unpad[shape=plaintext, label=<<TABLE  BORDER="1" CELLPADDING="1" CELLSPACING="1"><TR><TD BGCOLOR="white" BORDER="0" PORT="inputs" ROWSPAN="1" COLSPAN="1"><TABLE  BORDER="1" CELLPADDING="1" CELLSPACING="4"><TR><TD BGCOLOR="white" BORDER="1" PORT="UNPADDING_INP" ROWSPAN="1" COLSPAN="1">UNPADDING_INP<BR/>clk=STREAM (200MHz)<BR/>width=1024<BR/>PULL el=1 ael=2</TD></TR></TABLE></TD></TR><TR><TD BGCOLOR="white" BORDER="0" PORT="node_info" ROWSPAN="1" COLSPAN="1">Kernel : conv_coeff_unpad</TD></TR><TR><TD BGCOLOR="white" BORDER="0" PORT="outputs" ROWSPAN="1" COLSPAN="1"><TABLE  BORDER="1" CELLPADDING="1" CELLSPACING="4"><TR><TD BGCOLOR="white" BORDER="1" PORT="UNPADDING_OUT" ROWSPAN="1" COLSPAN="1">UNPADDING_OUT<BR/>clk=STREAM (200MHz)<BR/>width=1024<BR/>PUSH 5</TD></TR></TABLE></TD></TR></TABLE>>];
ifmap_unpad[shape=plaintext, label=<<TABLE  BORDER="1" CELLPADDING="1" CELLSPACING="1"><TR><TD BGCOLOR="white" BORDER="0" PORT="inputs" ROWSPAN="1" COLSPAN="1"><TABLE  BORDER="1" CELLPADDING="1" CELLSPACING="4"><TR><TD BGCOLOR="white" BORDER="1" PORT="UNPADDING_INP" ROWSPAN="1" COLSPAN="1">UNPADDING_INP<BR/>clk=STREAM (200MHz)<BR/>width=16<BR/>PULL el=1 ael=2</TD></TR></TABLE></TD></TR><TR><TD BGCOLOR="white" BORDER="0" PORT="node_info" ROWSPAN="1" COLSPAN="1">Kernel : ifmap_unpad</TD></TR><TR><TD BGCOLOR="white" BORDER="0" PORT="outputs" ROWSPAN="1" COLSPAN="1"><TABLE  BORDER="1" CELLPADDING="1" CELLSPACING="4"><TR><TD BGCOLOR="white" BORDER="1" PORT="UNPADDING_OUT" ROWSPAN="1" COLSPAN="1">UNPADDING_OUT<BR/>clk=STREAM (200MHz)<BR/>width=16<BR/>PUSH 5</TD></TR></TABLE></TD></TR></TABLE>>];
ofmap_pad[shape=plaintext, label=<<TABLE  BORDER="1" CELLPADDING="1" CELLSPACING="1"><TR><TD BGCOLOR="white" BORDER="0" PORT="inputs" ROWSPAN="1" COLSPAN="1"><TABLE  BORDER="1" CELLPADDING="1" CELLSPACING="4"><TR><TD BGCOLOR="white" BORDER="1" PORT="PADDING_INP" ROWSPAN="1" COLSPAN="1">PADDING_INP<BR/>clk=STREAM (200MHz)<BR/>width=1024<BR/>PULL el=1 ael=2</TD></TR></TABLE></TD></TR><TR><TD BGCOLOR="white" BORDER="0" PORT="node_info" ROWSPAN="1" COLSPAN="1">Kernel : ofmap_pad</TD></TR><TR><TD BGCOLOR="white" BORDER="0" PORT="outputs" ROWSPAN="1" COLSPAN="1"><TABLE  BORDER="1" CELLPADDING="1" CELLSPACING="4"><TR><TD BGCOLOR="white" BORDER="1" PORT="PADDING_OUT" ROWSPAN="1" COLSPAN="1">PADDING_OUT<BR/>clk=STREAM (200MHz)<BR/>width=1024<BR/>PUSH 5</TD></TR></TABLE></TD></TR></TABLE>>];
addrgen_GROUP_IFMAP[shape=plaintext, label=<<TABLE  BORDER="1" CELLPADDING="1" CELLSPACING="1"><TR><TD BGCOLOR="white" BORDER="0" PORT="node_info" ROWSPAN="1" COLSPAN="1">AddrGen : addrgen_GROUP_IFMAP</TD></TR><TR><TD BGCOLOR="white" BORDER="0" PORT="outputs" ROWSPAN="1" COLSPAN="1"><TABLE  BORDER="1" CELLPADDING="1" CELLSPACING="4"><TR><TD BGCOLOR="white" BORDER="1" PORT="addrgen_GROUP_IFMAP_0" ROWSPAN="1" COLSPAN="1">addrgen_GROUP_IFMAP_0<BR/>clk=STREAM (200MHz)<BR/>width=64<BR/>PUSH 1</TD></TR></TABLE></TD></TR></TABLE>>];
addrgen_GROUP_OFMAP[shape=plaintext, label=<<TABLE  BORDER="1" CELLPADDING="1" CELLSPACING="1"><TR><TD BGCOLOR="white" BORDER="0" PORT="node_info" ROWSPAN="1" COLSPAN="1">AddrGen : addrgen_GROUP_OFMAP</TD></TR><TR><TD BGCOLOR="white" BORDER="0" PORT="outputs" ROWSPAN="1" COLSPAN="1"><TABLE  BORDER="1" CELLPADDING="1" CELLSPACING="4"><TR><TD BGCOLOR="white" BORDER="1" PORT="addrgen_GROUP_OFMAP_0" ROWSPAN="1" COLSPAN="1">addrgen_GROUP_OFMAP_0<BR/>clk=STREAM (200MHz)<BR/>width=64<BR/>PUSH 1</TD></TR></TABLE></TD></TR></TABLE>>];
addrgen_GROUP_COEFF_0[shape=plaintext, label=<<TABLE  BORDER="1" CELLPADDING="1" CELLSPACING="1"><TR><TD BGCOLOR="white" BORDER="0" PORT="node_info" ROWSPAN="1" COLSPAN="1">AddrGen : addrgen_GROUP_COEFF_0</TD></TR><TR><TD BGCOLOR="white" BORDER="0" PORT="outputs" ROWSPAN="1" COLSPAN="1"><TABLE  BORDER="1" CELLPADDING="1" CELLSPACING="4"><TR><TD BGCOLOR="white" BORDER="1" PORT="addrgen_GROUP_COEFF_0_0" ROWSPAN="1" COLSPAN="1">addrgen_GROUP_COEFF_0_0<BR/>clk=STREAM (200MHz)<BR/>width=64<BR/>PUSH 1</TD></TR></TABLE></TD></TR></TABLE>>];
GROUP_COEFF_0_0[shape=plaintext, label=<<TABLE  BORDER="1" CELLPADDING="1" CELLSPACING="1"><TR><TD BGCOLOR="white" BORDER="0" PORT="inputs" ROWSPAN="1" COLSPAN="1"><TABLE  BORDER="1" CELLPADDING="1" CELLSPACING="4"><TR><TD BGCOLOR="white" BORDER="1" PORT="GROUP_COEFF_0_0" ROWSPAN="1" COLSPAN="1">GROUP_COEFF_0_0<BR/>clk=STREAM (200MHz)<BR/>width=64<BR/>PUSH 8</TD></TR></TABLE></TD></TR><TR><TD BGCOLOR="white" BORDER="0" PORT="node_info" ROWSPAN="1" COLSPAN="1">Memory_Cmd : GROUP_COEFF_0_0</TD></TR></TABLE>>];
coeff_0[shape=plaintext, label=<<TABLE  BORDER="1" CELLPADDING="1" CELLSPACING="1"><TR><TD BGCOLOR="white" BORDER="0" PORT="node_info" ROWSPAN="1" COLSPAN="1">From_Memory : coeff_0</TD></TR><TR><TD BGCOLOR="white" BORDER="0" PORT="outputs" ROWSPAN="1" COLSPAN="1"><TABLE  BORDER="1" CELLPADDING="1" CELLSPACING="4"><TR><TD BGCOLOR="white" BORDER="1" PORT="coeff_0" ROWSPAN="1" COLSPAN="1">coeff_0<BR/>clk=STREAM (200MHz)<BR/>width=1536<BR/>PULL el=1 ael=16</TD></TR></TABLE></TD></TR></TABLE>>];
GROUP_IFMAP_0[shape=plaintext, label=<<TABLE  BORDER="1" CELLPADDING="1" CELLSPACING="1"><TR><TD BGCOLOR="white" BORDER="0" PORT="inputs" ROWSPAN="1" COLSPAN="1"><TABLE  BORDER="1" CELLPADDING="1" CELLSPACING="4"><TR><TD BGCOLOR="white" BORDER="1" PORT="GROUP_IFMAP_0" ROWSPAN="1" COLSPAN="1">GROUP_IFMAP_0<BR/>clk=STREAM (200MHz)<BR/>width=64<BR/>PUSH 8</TD></TR></TABLE></TD></TR><TR><TD BGCOLOR="white" BORDER="0" PORT="node_info" ROWSPAN="1" COLSPAN="1">Memory_Cmd : GROUP_IFMAP_0</TD></TR></TABLE>>];
ifmap[shape=plaintext, label=<<TABLE  BORDER="1" CELLPADDING="1" CELLSPACING="1"><TR><TD BGCOLOR="white" BORDER="0" PORT="node_info" ROWSPAN="1" COLSPAN="1">From_Memory : ifmap</TD></TR><TR><TD BGCOLOR="white" BORDER="0" PORT="outputs" ROWSPAN="1" COLSPAN="1"><TABLE  BORDER="1" CELLPADDING="1" CELLSPACING="4"><TR><TD BGCOLOR="white" BORDER="1" PORT="ifmap" ROWSPAN="1" COLSPAN="1">ifmap<BR/>clk=STREAM (200MHz)<BR/>width=1536<BR/>PULL el=1 ael=16</TD></TR></TABLE></TD></TR></TABLE>>];
GROUP_OFMAP_0[shape=plaintext, label=<<TABLE  BORDER="1" CELLPADDING="1" CELLSPACING="1"><TR><TD BGCOLOR="white" BORDER="0" PORT="inputs" ROWSPAN="1" COLSPAN="1"><TABLE  BORDER="1" CELLPADDING="1" CELLSPACING="4"><TR><TD BGCOLOR="white" BORDER="1" PORT="GROUP_OFMAP_0" ROWSPAN="1" COLSPAN="1">GROUP_OFMAP_0<BR/>clk=STREAM (200MHz)<BR/>width=64<BR/>PUSH 8</TD></TR></TABLE></TD></TR><TR><TD BGCOLOR="white" BORDER="0" PORT="node_info" ROWSPAN="1" COLSPAN="1">Memory_Cmd : GROUP_OFMAP_0</TD></TR></TABLE>>];
ofmap[shape=plaintext, label=<<TABLE  BORDER="1" CELLPADDING="1" CELLSPACING="1"><TR><TD BGCOLOR="white" BORDER="0" PORT="inputs" ROWSPAN="1" COLSPAN="1"><TABLE  BORDER="1" CELLPADDING="1" CELLSPACING="4"><TR><TD BGCOLOR="white" BORDER="1" PORT="ofmap" ROWSPAN="1" COLSPAN="1">ofmap<BR/>clk=STREAM (200MHz)<BR/>width=1536<BR/>PUSH 16</TD></TR></TABLE></TD></TR><TR><TD BGCOLOR="white" BORDER="0" PORT="node_info" ROWSPAN="1" COLSPAN="1">To_Memory : ofmap</TD></TR></TABLE>>];
tocpu[shape=plaintext, label=<<TABLE  BORDER="1" CELLPADDING="1" CELLSPACING="1"><TR><TD BGCOLOR="white" BORDER="0" PORT="inputs" ROWSPAN="1" COLSPAN="1"><TABLE  BORDER="1" CELLPADDING="1" CELLSPACING="4"><TR><TD BGCOLOR="white" BORDER="1" PORT="tocpu" ROWSPAN="1" COLSPAN="1">tocpu<BR/>clk=PCIE (125MHz)<BR/>width=128<BR/>PUSH 1</TD></TR></TABLE></TD></TR><TR><TD BGCOLOR="white" BORDER="0" PORT="node_info" ROWSPAN="1" COLSPAN="1">PCIe_To_Host : tocpu</TD></TR></TABLE>>];
addrgen_cmd_lmem2cpu[shape=plaintext, label=<<TABLE  BORDER="1" CELLPADDING="1" CELLSPACING="1"><TR><TD BGCOLOR="white" BORDER="0" PORT="node_info" ROWSPAN="1" COLSPAN="1">AddrGen : addrgen_cmd_lmem2cpu</TD></TR><TR><TD BGCOLOR="white" BORDER="0" PORT="outputs" ROWSPAN="1" COLSPAN="1"><TABLE  BORDER="1" CELLPADDING="1" CELLSPACING="4"><TR><TD BGCOLOR="white" BORDER="1" PORT="addrgen_cmd_lmem2cpu_0" ROWSPAN="1" COLSPAN="1">addrgen_cmd_lmem2cpu_0<BR/>clk=STREAM (200MHz)<BR/>width=64<BR/>PUSH 1</TD></TR></TABLE></TD></TR></TABLE>>];
cmd_lmem2cpu_0[shape=plaintext, label=<<TABLE  BORDER="1" CELLPADDING="1" CELLSPACING="1"><TR><TD BGCOLOR="white" BORDER="0" PORT="inputs" ROWSPAN="1" COLSPAN="1"><TABLE  BORDER="1" CELLPADDING="1" CELLSPACING="4"><TR><TD BGCOLOR="white" BORDER="1" PORT="cmd_lmem2cpu_0" ROWSPAN="1" COLSPAN="1">cmd_lmem2cpu_0<BR/>clk=STREAM (200MHz)<BR/>width=64<BR/>PUSH 8</TD></TR></TABLE></TD></TR><TR><TD BGCOLOR="white" BORDER="0" PORT="node_info" ROWSPAN="1" COLSPAN="1">Memory_Cmd : cmd_lmem2cpu_0</TD></TR></TABLE>>];
lmem2cpu[shape=plaintext, label=<<TABLE  BORDER="1" CELLPADDING="1" CELLSPACING="1"><TR><TD BGCOLOR="white" BORDER="0" PORT="node_info" ROWSPAN="1" COLSPAN="1">From_Memory : lmem2cpu</TD></TR><TR><TD BGCOLOR="white" BORDER="0" PORT="outputs" ROWSPAN="1" COLSPAN="1"><TABLE  BORDER="1" CELLPADDING="1" CELLSPACING="4"><TR><TD BGCOLOR="white" BORDER="1" PORT="lmem2cpu" ROWSPAN="1" COLSPAN="1">lmem2cpu<BR/>clk=STREAM (200MHz)<BR/>width=1536<BR/>PULL el=1 ael=16</TD></TR></TABLE></TD></TR></TABLE>>];
addrgen_cmd_cpu2lmem[shape=plaintext, label=<<TABLE  BORDER="1" CELLPADDING="1" CELLSPACING="1"><TR><TD BGCOLOR="white" BORDER="0" PORT="node_info" ROWSPAN="1" COLSPAN="1">AddrGen : addrgen_cmd_cpu2lmem</TD></TR><TR><TD BGCOLOR="white" BORDER="0" PORT="outputs" ROWSPAN="1" COLSPAN="1"><TABLE  BORDER="1" CELLPADDING="1" CELLSPACING="4"><TR><TD BGCOLOR="white" BORDER="1" PORT="addrgen_cmd_cpu2lmem_0" ROWSPAN="1" COLSPAN="1">addrgen_cmd_cpu2lmem_0<BR/>clk=STREAM (200MHz)<BR/>width=64<BR/>PUSH 1</TD></TR></TABLE></TD></TR></TABLE>>];
cmd_cpu2lmem_0[shape=plaintext, label=<<TABLE  BORDER="1" CELLPADDING="1" CELLSPACING="1"><TR><TD BGCOLOR="white" BORDER="0" PORT="inputs" ROWSPAN="1" COLSPAN="1"><TABLE  BORDER="1" CELLPADDING="1" CELLSPACING="4"><TR><TD BGCOLOR="white" BORDER="1" PORT="cmd_cpu2lmem_0" ROWSPAN="1" COLSPAN="1">cmd_cpu2lmem_0<BR/>clk=STREAM (200MHz)<BR/>width=64<BR/>PUSH 8</TD></TR></TABLE></TD></TR><TR><TD BGCOLOR="white" BORDER="0" PORT="node_info" ROWSPAN="1" COLSPAN="1">Memory_Cmd : cmd_cpu2lmem_0</TD></TR></TABLE>>];
cpu2lmem[shape=plaintext, label=<<TABLE  BORDER="1" CELLPADDING="1" CELLSPACING="1"><TR><TD BGCOLOR="white" BORDER="0" PORT="inputs" ROWSPAN="1" COLSPAN="1"><TABLE  BORDER="1" CELLPADDING="1" CELLSPACING="4"><TR><TD BGCOLOR="white" BORDER="1" PORT="cpu2lmem" ROWSPAN="1" COLSPAN="1">cpu2lmem<BR/>clk=STREAM (200MHz)<BR/>width=1536<BR/>PUSH 16</TD></TR></TABLE></TD></TR><TR><TD BGCOLOR="white" BORDER="0" PORT="node_info" ROWSPAN="1" COLSPAN="1">To_Memory : cpu2lmem</TD></TR></TABLE>>];
fromcpu[shape=plaintext, label=<<TABLE  BORDER="1" CELLPADDING="1" CELLSPACING="1"><TR><TD BGCOLOR="white" BORDER="0" PORT="node_info" ROWSPAN="1" COLSPAN="1">PCIe_From_Host : fromcpu</TD></TR><TR><TD BGCOLOR="white" BORDER="0" PORT="outputs" ROWSPAN="1" COLSPAN="1"><TABLE  BORDER="1" CELLPADDING="1" CELLSPACING="4"><TR><TD BGCOLOR="white" BORDER="1" PORT="fromcpu" ROWSPAN="1" COLSPAN="1">fromcpu<BR/>clk=PCIE (125MHz)<BR/>width=128<BR/>PUSH 2</TD></TR></TABLE></TD></TR></TABLE>>];
Stream_7[shape=plaintext, label=<<TABLE  BORDER="1" CELLPADDING="1" CELLSPACING="1"><TR><TD BGCOLOR="white" BORDER="0" PORT="inputs" ROWSPAN="1" COLSPAN="1"><TABLE  BORDER="1" CELLPADDING="1" CELLSPACING="4"><TR><TD BGCOLOR="white" BORDER="1" PORT="input" ROWSPAN="1" COLSPAN="1">input<BR/>clk=STREAM (200MHz)<BR/>width=1536<BR/>PULL el=1</TD></TR></TABLE></TD></TR><TR><TD BGCOLOR="white" BORDER="0" PORT="node_info" ROWSPAN="1" COLSPAN="1">DualAspectReg : Stream_7</TD></TR><TR><TD BGCOLOR="white" BORDER="0" PORT="outputs" ROWSPAN="1" COLSPAN="1"><TABLE  BORDER="1" CELLPADDING="1" CELLSPACING="4"><TR><TD BGCOLOR="white" BORDER="1" PORT="output" ROWSPAN="1" COLSPAN="1">output<BR/>clk=STREAM (200MHz)<BR/>width=3072<BR/>PULL el=1</TD></TR></TABLE></TD></TR></TABLE>>];
Stream_13[shape=plaintext, label=<<TABLE  BORDER="1" CELLPADDING="1" CELLSPACING="1"><TR><TD BGCOLOR="white" BORDER="0" PORT="inputs" ROWSPAN="1" COLSPAN="1"><TABLE  BORDER="1" CELLPADDING="1" CELLSPACING="4"><TR><TD BGCOLOR="white" BORDER="1" PORT="input" ROWSPAN="1" COLSPAN="1">input<BR/>clk=STREAM (200MHz)<BR/>width=1536<BR/>PULL el=1</TD></TR></TABLE></TD></TR><TR><TD BGCOLOR="white" BORDER="0" PORT="node_info" ROWSPAN="1" COLSPAN="1">DualAspectMux : Stream_13</TD></TR><TR><TD BGCOLOR="white" BORDER="0" PORT="outputs" ROWSPAN="1" COLSPAN="1"><TABLE  BORDER="1" CELLPADDING="1" CELLSPACING="4"><TR><TD BGCOLOR="white" BORDER="1" PORT="output" ROWSPAN="1" COLSPAN="1">output<BR/>clk=STREAM (200MHz)<BR/>width=16<BR/>PUSH 2</TD></TR></TABLE></TD></TR></TABLE>>];
Stream_32[shape=plaintext, label=<<TABLE  BORDER="1" CELLPADDING="1" CELLSPACING="1"><TR><TD BGCOLOR="white" BORDER="0" PORT="inputs" ROWSPAN="1" COLSPAN="1"><TABLE  BORDER="1" CELLPADDING="1" CELLSPACING="4"><TR><TD BGCOLOR="white" BORDER="1" PORT="input" ROWSPAN="1" COLSPAN="1">input<BR/>clk=STREAM (200MHz)<BR/>width=1536<BR/>PULL el=1</TD></TR></TABLE></TD></TR><TR><TD BGCOLOR="white" BORDER="0" PORT="node_info" ROWSPAN="1" COLSPAN="1">DualAspectMux : Stream_32</TD></TR><TR><TD BGCOLOR="white" BORDER="0" PORT="outputs" ROWSPAN="1" COLSPAN="1"><TABLE  BORDER="1" CELLPADDING="1" CELLSPACING="4"><TR><TD BGCOLOR="white" BORDER="1" PORT="output" ROWSPAN="1" COLSPAN="1">output<BR/>clk=STREAM (200MHz)<BR/>width=128<BR/>PUSH 2</TD></TR></TABLE></TD></TR></TABLE>>];
Stream_44[shape=plaintext, label=<<TABLE  BORDER="1" CELLPADDING="1" CELLSPACING="1"><TR><TD BGCOLOR="white" BORDER="0" PORT="inputs" ROWSPAN="1" COLSPAN="1"><TABLE  BORDER="1" CELLPADDING="1" CELLSPACING="4"><TR><TD BGCOLOR="white" BORDER="1" PORT="input" ROWSPAN="1" COLSPAN="1">input<BR/>clk=STREAM (200MHz)<BR/>width=128<BR/>PULL el=1</TD></TR></TABLE></TD></TR><TR><TD BGCOLOR="white" BORDER="0" PORT="node_info" ROWSPAN="1" COLSPAN="1">DualAspectReg : Stream_44</TD></TR><TR><TD BGCOLOR="white" BORDER="0" PORT="outputs" ROWSPAN="1" COLSPAN="1"><TABLE  BORDER="1" CELLPADDING="1" CELLSPACING="4"><TR><TD BGCOLOR="white" BORDER="1" PORT="output" ROWSPAN="1" COLSPAN="1">output<BR/>clk=STREAM (200MHz)<BR/>width=1536<BR/>PULL el=1</TD></TR></TABLE></TD></TR></TABLE>>];
Stream_50[shape=plaintext, label=<<TABLE  BORDER="1" CELLPADDING="1" CELLSPACING="1"><TR><TD BGCOLOR="white" BORDER="0" PORT="inputs" ROWSPAN="1" COLSPAN="1"><TABLE  BORDER="1" CELLPADDING="1" CELLSPACING="4"><TR><TD BGCOLOR="white" BORDER="1" PORT="input" ROWSPAN="1" COLSPAN="1">input<BR/>clk=STREAM (200MHz)<BR/>width=3072<BR/>PULL el=1</TD></TR></TABLE></TD></TR><TR><TD BGCOLOR="white" BORDER="0" PORT="node_info" ROWSPAN="1" COLSPAN="1">DualAspectMux : Stream_50</TD></TR><TR><TD BGCOLOR="white" BORDER="0" PORT="outputs" ROWSPAN="1" COLSPAN="1"><TABLE  BORDER="1" CELLPADDING="1" CELLSPACING="4"><TR><TD BGCOLOR="white" BORDER="1" PORT="output" ROWSPAN="1" COLSPAN="1">output<BR/>clk=STREAM (200MHz)<BR/>width=1024<BR/>PUSH 2</TD></TR></TABLE></TD></TR></TABLE>>];
Stream_27[shape=plaintext, label=<<TABLE  BORDER="1" CELLPADDING="1" CELLSPACING="1"><TR><TD BGCOLOR="white" BORDER="0" PORT="inputs" ROWSPAN="1" COLSPAN="1"><TABLE  BORDER="1" CELLPADDING="1" CELLSPACING="4"><TR><TD BGCOLOR="white" BORDER="1" PORT="input" ROWSPAN="1" COLSPAN="1">input<BR/>clk=STREAM (200MHz)<BR/>width=1024<BR/>PULL el=1</TD></TR></TABLE></TD></TR><TR><TD BGCOLOR="white" BORDER="0" PORT="node_info" ROWSPAN="1" COLSPAN="1">DualAspectReg : Stream_27</TD></TR><TR><TD BGCOLOR="white" BORDER="0" PORT="outputs" ROWSPAN="1" COLSPAN="1"><TABLE  BORDER="1" CELLPADDING="1" CELLSPACING="4"><TR><TD BGCOLOR="white" BORDER="1" PORT="output" ROWSPAN="1" COLSPAN="1">output<BR/>clk=STREAM (200MHz)<BR/>width=9216<BR/>PULL el=1</TD></TR></TABLE></TD></TR></TABLE>>];
Stream_23[shape=plaintext, label=<<TABLE  BORDER="1" CELLPADDING="1" CELLSPACING="1"><TR><TD BGCOLOR="white" BORDER="0" PORT="inputs" ROWSPAN="1" COLSPAN="1"><TABLE  BORDER="1" CELLPADDING="1" CELLSPACING="4"><TR><TD BGCOLOR="white" BORDER="1" PORT="input" ROWSPAN="1" COLSPAN="1">input<BR/>clk=STREAM (200MHz)<BR/>width=1024<BR/>PULL el=1</TD></TR></TABLE></TD></TR><TR><TD BGCOLOR="white" BORDER="0" PORT="node_info" ROWSPAN="1" COLSPAN="1">DualAspectReg : Stream_23</TD></TR><TR><TD BGCOLOR="white" BORDER="0" PORT="outputs" ROWSPAN="1" COLSPAN="1"><TABLE  BORDER="1" CELLPADDING="1" CELLSPACING="4"><TR><TD BGCOLOR="white" BORDER="1" PORT="output" ROWSPAN="1" COLSPAN="1">output<BR/>clk=STREAM (200MHz)<BR/>width=3072<BR/>PULL el=1</TD></TR></TABLE></TD></TR></TABLE>>];
Stream_74[shape=plaintext, label=<<TABLE  BORDER="1" CELLPADDING="1" CELLSPACING="1"><TR><TD BGCOLOR="white" BORDER="0" PORT="inputs" ROWSPAN="1" COLSPAN="1"><TABLE  BORDER="1" CELLPADDING="1" CELLSPACING="4"><TR><TD BGCOLOR="white" BORDER="1" PORT="input" ROWSPAN="1" COLSPAN="1">input<BR/>clk=STREAM (200MHz)<BR/>width=3072<BR/>PULL el=1</TD></TR></TABLE></TD></TR><TR><TD BGCOLOR="white" BORDER="0" PORT="node_info" ROWSPAN="1" COLSPAN="1">DualAspectMux : Stream_74</TD></TR><TR><TD BGCOLOR="white" BORDER="0" PORT="outputs" ROWSPAN="1" COLSPAN="1"><TABLE  BORDER="1" CELLPADDING="1" CELLSPACING="4"><TR><TD BGCOLOR="white" BORDER="1" PORT="output" ROWSPAN="1" COLSPAN="1">output<BR/>clk=STREAM (200MHz)<BR/>width=1536<BR/>PUSH 2</TD></TR></TABLE></TD></TR></TABLE>>];
Stream_62[shape=plaintext, label=<<TABLE  BORDER="1" CELLPADDING="1" CELLSPACING="1"><TR><TD BGCOLOR="white" BORDER="0" PORT="inputs" ROWSPAN="1" COLSPAN="1"><TABLE  BORDER="1" CELLPADDING="1" CELLSPACING="4"><TR><TD BGCOLOR="white" BORDER="1" PORT="input" ROWSPAN="1" COLSPAN="1">input<BR/>clk=STREAM (200MHz)<BR/>width=1536<BR/>PULL el=1</TD></TR></TABLE></TD></TR><TR><TD BGCOLOR="white" BORDER="0" PORT="node_info" ROWSPAN="1" COLSPAN="1">StreamPullPushAdapter : Stream_62</TD></TR><TR><TD BGCOLOR="white" BORDER="0" PORT="outputs" ROWSPAN="1" COLSPAN="1"><TABLE  BORDER="1" CELLPADDING="1" CELLSPACING="4"><TR><TD BGCOLOR="white" BORDER="1" PORT="output" ROWSPAN="1" COLSPAN="1">output<BR/>clk=STREAM (200MHz)<BR/>width=1536<BR/>PUSH 1</TD></TR></TABLE></TD></TR></TABLE>>];
Stream_60[shape=plaintext, label=<<TABLE BORDER="0" CELLSPACING="0" CELLBORDER="1"> <TR><TD PORT="input"></TD><TD BORDER="0" ROWSPAN="6" WIDTH="1">Stream_60</TD></TR> <TR><TD></TD></TR> <TR><TD></TD></TR> <TR><TD></TD></TR> <TR><TD></TD></TR> <TR HEIGHT="0" CELLPADDING="0" BORDER="0" ><TD CELLPADDING="0" BORDER="0" PORT="output"></TD></TR> </TABLE>>];
Stream_64[shape=plaintext, label=<<TABLE BORDER="0" CELLSPACING="0" CELLBORDER="1"> <TR><TD PORT="input"></TD><TD BORDER="0" ROWSPAN="6" WIDTH="1">Stream_64</TD></TR> <TR><TD></TD></TR> <TR><TD></TD></TR> <TR><TD></TD></TR> <TR><TD></TD></TR> <TR HEIGHT="0" CELLPADDING="0" BORDER="0" ><TD CELLPADDING="0" BORDER="0" PORT="output"></TD></TR> </TABLE>>];
Stream_54[shape=plaintext, label=<<TABLE BORDER="0" CELLSPACING="0" CELLBORDER="1"> <TR><TD PORT="input"></TD><TD BORDER="0" ROWSPAN="6" WIDTH="1">Stream_54</TD></TR> <TR><TD></TD></TR> <TR><TD></TD></TR> <TR><TD></TD></TR> <TR><TD></TD></TR> <TR HEIGHT="0" CELLPADDING="0" BORDER="0" ><TD CELLPADDING="0" BORDER="0" PORT="output"></TD></TR> </TABLE>>];
Stream_58[shape=plaintext, label=<<TABLE BORDER="0" CELLSPACING="0" CELLBORDER="1"> <TR><TD PORT="input"></TD><TD BORDER="0" ROWSPAN="6" WIDTH="1">Stream_58</TD></TR> <TR><TD></TD></TR> <TR><TD></TD></TR> <TR><TD></TD></TR> <TR><TD></TD></TR> <TR HEIGHT="0" CELLPADDING="0" BORDER="0" ><TD CELLPADDING="0" BORDER="0" PORT="output"></TD></TR> </TABLE>>];
Stream_66[shape=plaintext, label=<<TABLE BORDER="0" CELLSPACING="0" CELLBORDER="1"> <TR><TD PORT="input"></TD><TD BORDER="0" ROWSPAN="6" WIDTH="1">Stream_66</TD></TR> <TR><TD></TD></TR> <TR><TD></TD></TR> <TR><TD></TD></TR> <TR><TD></TD></TR> <TR HEIGHT="0" CELLPADDING="0" BORDER="0" ><TD CELLPADDING="0" BORDER="0" PORT="output"></TD></TR> </TABLE>>];
Stream_68[shape=plaintext, label=<<TABLE BORDER="0" CELLSPACING="0" CELLBORDER="1"> <TR><TD PORT="input"></TD><TD BORDER="0" ROWSPAN="6" WIDTH="1">Stream_68</TD></TR> <TR><TD></TD></TR> <TR><TD></TD></TR> <TR><TD></TD></TR> <TR><TD></TD></TR> <TR HEIGHT="0" CELLPADDING="0" BORDER="0" ><TD CELLPADDING="0" BORDER="0" PORT="output"></TD></TR> </TABLE>>];
Stream_25[shape=plaintext, label=<<TABLE BORDER="0" CELLSPACING="0" CELLBORDER="1"> <TR><TD PORT="input"></TD><TD BORDER="0" ROWSPAN="6" WIDTH="1">Stream_25</TD></TR> <TR><TD></TD></TR> <TR><TD></TD></TR> <TR><TD></TD></TR> <TR><TD></TD></TR> <TR HEIGHT="0" CELLPADDING="0" BORDER="0" ><TD CELLPADDING="0" BORDER="0" PORT="output"></TD></TR> </TABLE>>];
Stream_70[shape=plaintext, label=<<TABLE BORDER="0" CELLSPACING="0" CELLBORDER="1"> <TR><TD PORT="input"></TD><TD BORDER="0" ROWSPAN="6" WIDTH="1">Stream_70</TD></TR> <TR><TD></TD></TR> <TR><TD></TD></TR> <TR><TD></TD></TR> <TR><TD></TD></TR> <TR HEIGHT="0" CELLPADDING="0" BORDER="0" ><TD CELLPADDING="0" BORDER="0" PORT="output"></TD></TR> </TABLE>>];
Stream_29[shape=plaintext, label=<<TABLE BORDER="0" CELLSPACING="0" CELLBORDER="1"> <TR><TD PORT="input"></TD><TD BORDER="0" ROWSPAN="6" WIDTH="1">Stream_29</TD></TR> <TR><TD></TD></TR> <TR><TD></TD></TR> <TR><TD></TD></TR> <TR><TD></TD></TR> <TR HEIGHT="0" CELLPADDING="0" BORDER="0" ><TD CELLPADDING="0" BORDER="0" PORT="output"></TD></TR> </TABLE>>];
Stream_72[shape=plaintext, label=<<TABLE BORDER="0" CELLSPACING="0" CELLBORDER="1"> <TR><TD PORT="input"></TD><TD BORDER="0" ROWSPAN="6" WIDTH="1">Stream_72</TD></TR> <TR><TD></TD></TR> <TR><TD></TD></TR> <TR><TD></TD></TR> <TR><TD></TD></TR> <TR HEIGHT="0" CELLPADDING="0" BORDER="0" ><TD CELLPADDING="0" BORDER="0" PORT="output"></TD></TR> </TABLE>>];
Stream_76[shape=plaintext, label=<<TABLE BORDER="0" CELLSPACING="0" CELLBORDER="1"> <TR><TD PORT="input"></TD><TD BORDER="0" ROWSPAN="6" WIDTH="1">Stream_76</TD></TR> <TR><TD></TD></TR> <TR><TD></TD></TR> <TR><TD></TD></TR> <TR><TD></TD></TR> <TR HEIGHT="0" CELLPADDING="0" BORDER="0" ><TD CELLPADDING="0" BORDER="0" PORT="output"></TD></TR> </TABLE>>];
addrgen_GROUP_COEFF_0 -> GROUP_COEFF_0_0 [headport="GROUP_COEFF_0_0" tailport="addrgen_GROUP_COEFF_0_0" label="{D{data:1}}"]
coeff_0 -> Stream_7 [headport="input" tailport="coeff_0" label="{D{data:1}}"]
addrgen_GROUP_IFMAP -> GROUP_IFMAP_0 [headport="GROUP_IFMAP_0" tailport="addrgen_GROUP_IFMAP_0" label="{D{data:1}}"]
ifmap -> Stream_13 [headport="input" tailport="ifmap" label="{D{data:1}}"]
addrgen_GROUP_OFMAP -> GROUP_OFMAP_0 [headport="GROUP_OFMAP_0" tailport="addrgen_GROUP_OFMAP_0" label="{D{data:1}}"]
ofmap_pad -> Stream_72 [headport="input" tailport="PADDING_OUT" label="{D{data:1}}"]
ifmap_unpad -> Stream_25 [headport="input" tailport="UNPADDING_OUT" label="{D{data:1}}"]
conv_coeff_unpad -> Stream_68 [headport="input" tailport="UNPADDING_OUT" label="{D{data:1}}"]
conv -> Stream_29 [headport="input" tailport="ofmap" label="{D{data:1}}"]
addrgen_cmd_lmem2cpu -> cmd_lmem2cpu_0 [headport="cmd_lmem2cpu_0" tailport="addrgen_cmd_lmem2cpu_0" label="{D{data:1}}"]
lmem2cpu -> Stream_32 [headport="input" tailport="lmem2cpu" label="{D{data:1}}"]
addrgen_cmd_cpu2lmem -> cmd_cpu2lmem_0 [headport="cmd_cpu2lmem_0" tailport="addrgen_cmd_cpu2lmem_0" label="{D{data:1}}"]
fromcpu -> Stream_60 [headport="input" tailport="fromcpu" label="{D{data:1}}"]
Stream_7 -> Stream_64 [headport="input" tailport="output" label="{D{data:1}}"]
Stream_13 -> Stream_54 [headport="input" tailport="output" label="{D{data:1}}"]
Stream_32 -> Stream_58 [headport="input" tailport="output" label="{D{data:1}}"]
Stream_44 -> Stream_62 [headport="input" tailport="output" label="{D{data:1}}"]
Stream_50 -> Stream_66 [headport="input" tailport="output" label="{D{data:1}}"]
Stream_27 -> Stream_70 [headport="input" tailport="output" label="{D{data:1}}"]
Stream_23 -> Stream_76 [headport="input" tailport="output" label="{D{data:1}}"]
Stream_74 -> ofmap [headport="ofmap" tailport="output" label="{D{data:1}}"]
Stream_62 -> cpu2lmem [headport="cpu2lmem" tailport="output" label="{D{data:1}}"]
Stream_60 -> Stream_44 [headport="input" tailport="output" label="{D{data:1}}"]
Stream_64 -> Stream_50 [headport="input" tailport="output" label="{D{data:1}}"]
Stream_54 -> ifmap_unpad [headport="UNPADDING_INP" tailport="output" label="{D{data:1}}"]
Stream_58 -> tocpu [headport="tocpu" tailport="output" label="{D{data:1}}"]
Stream_66 -> conv_coeff_unpad [headport="UNPADDING_INP" tailport="output" label="{D{data:1}}"]
Stream_68 -> Stream_27 [headport="input" tailport="output" label="{D{data:1}}"]
Stream_25 -> conv [headport="ifmap" tailport="output" label="{D{data:1}}"]
Stream_70 -> conv [headport="coeff" tailport="output" label="{D{data:1}}"]
Stream_29 -> ofmap_pad [headport="PADDING_INP" tailport="output" label="{D{data:1}}"]
Stream_72 -> Stream_23 [headport="input" tailport="output" label="{D{data:1}}"]
Stream_76 -> Stream_74 [headport="input" tailport="output" label="{D{data:1}}"]
GROUP_COEFF_0_0 -> coeff_0 [color=blue style=dotted]
GROUP_IFMAP_0 -> ifmap [color=blue style=dotted]
GROUP_OFMAP_0 -> ofmap [color=blue style=dotted]
cmd_lmem2cpu_0 -> lmem2cpu [color=blue style=dotted]
cmd_cpu2lmem_0 -> cpu2lmem [color=blue style=dotted]
}
