# Reading C:/altera/13.0sp1/modelsim_ase/tcl/vsim/pref.tcl 
# do LLiftC_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -vlog01compat -work work +incdir+D:/Quartus\ programmes/LLiftC {D:/Quartus programmes/LLiftC/LLiftC.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module LLiftC
# 
# Top level modules:
# 	LLiftC
# 
vsim work.LLiftC
# vsim work.LLiftC 
# Loading work.LLiftC
add wave -position insertpoint  \
sim:/LLiftC/y2 \
sim:/LLiftC/y1 \
sim:/LLiftC/stop \
sim:/LLiftC/reset \
sim:/LLiftC/req_floor \
sim:/LLiftC/l2 \
sim:/LLiftC/l1 \
sim:/LLiftC/door \
sim:/LLiftC/clk \
sim:/LLiftC/cf \
sim:/LLiftC/Up \
sim:/LLiftC/Down
force -freeze sim:/LLiftC/reset 0 0
force -freeze sim:/LLiftC/req_floor 0010001 0
force -freeze sim:/LLiftC/clk 1 0, 0 {50 ps} -r 100
run
run
run
run
run
run
run
run
run
run
