acom  "$COMMON_HDL/DDR_Ctrl/src/MIG2/mig_parameters_0.vhd"
acom  "$COMMON_HDL/DDR_Ctrl/src/MIG2/mig_wr_data_fifo_16.vhd"
acom  "$COMMON_HDL/DDR_Ctrl/src/MIG2/mig_wr_data_fifo_8.vhd"
acom  "$COMMON_HDL/DDR_Ctrl/src/MIG2/mig_rd_wr_addr_fifo_0.vhd"
acom  "$COMMON_HDL/DDR_Ctrl/src/MIG2/mig_backend_fifos_0.vhd"
acom  "$COMMON_HDL/DDR_Ctrl/src/MIG2/mig_controller_iobs_0.vhd"
acom  "$COMMON_HDL/DDR_Ctrl/src/MIG2/mig_v4_dm_iob.vhd"
acom  "$COMMON_HDL/DDR_Ctrl/src/MIG2/mig_v4_dq_iob.vhd"
acom  "$COMMON_HDL/DDR_Ctrl/src/MIG2/mig_v4_dqs_iob.vhd"
acom  "$COMMON_HDL/DDR_Ctrl/src/MIG2/mig_data_path_iobs_0.vhd"
acom  "$COMMON_HDL/DDR_Ctrl/src/MIG2/mig_data_tap_inc_0.vhd"
acom  "$COMMON_HDL/DDR_Ctrl/src/MIG2/mig_data_write_0.vhd"
acom  "$COMMON_HDL/DDR_Ctrl/src/MIG2/mig_ddr_controller_0.vhd"
acom  "$COMMON_HDL/DDR_Ctrl/src/MIG2/mig_idelay_ctrl.vhd"
acom  "$COMMON_HDL/DDR_Ctrl/src/MIG2/mig_infrastructure.vhd"
acom  "$COMMON_HDL/DDR_Ctrl/src/MIG2/mig_infrastructure_iobs_0.vhd"
acom  "$COMMON_HDL/DDR_Ctrl/src/MIG2/mig_iobs_0.vhd"
acom  "$COMMON_HDL/DDR_Ctrl/src/MIG2/mig_pattern_compare4.vhd"
acom  "$COMMON_HDL/DDR_Ctrl/src/MIG2/mig_RAM_D_0.vhd"
acom  "$COMMON_HDL/DDR_Ctrl/src/MIG2/mig_rd_data_fifo_0.vhd"
acom  "$COMMON_HDL/DDR_Ctrl/src/MIG2/mig_rd_data_0.vhd"
acom  "$COMMON_HDL/DDR_Ctrl/src/MIG2/mig_tap_ctrl_0.vhd"
acom  "$COMMON_HDL/DDR_Ctrl/src/MIG2/mig_tap_logic_0.vhd"
acom  "$COMMON_HDL/DDR_Ctrl/src/MIG2/mig_user_interface_0.vhd"
acom  "$COMMON_HDL/DDR_Ctrl/src/MIG2/mig_data_path_0.vhd"
acom  "$COMMON_HDL/DDR_Ctrl/src/MIG2/mig_top_0.vhd"
acom  "$COMMON_HDL/DDR_Ctrl/src/MIG2/mig.vhd"
