WARNING | 2018-07-07 18:49:45,552 | [34mangr.analyses.disassembly_utils[0m | [34mYour verison of capstone does not support MIPS instruction groups.[0m
<Arch AMD64 (LE)>
4194424
vpmulhrsw_ymm_ymm_ymm.exe
IRSB {
   t0:Ity_V256 t1:Ity_V256 t2:Ity_I64 t3:Ity_I64 t4:Ity_I64 t5:Ity_I64 t6:Ity_I64 t7:Ity_I64 t8:Ity_I64 t9:Ity_I64 t10:Ity_I64 t11:Ity_I64 t12:Ity_I64 t13:Ity_I64 t14:Ity_I64 t15:Ity_I64 t16:Ity_I64 t17:Ity_I64 t18:Ity_I64 t19:Ity_I64 t20:Ity_I64 t21:Ity_I64 t22:Ity_I64 t23:Ity_I64 t24:Ity_I64 t25:Ity_I64 t26:Ity_I64 t27:Ity_I64 t28:Ity_I64 t29:Ity_I64 t30:Ity_I64 t31:Ity_I64 t32:Ity_I64 t33:Ity_I64 t34:Ity_I64 t35:Ity_I64 t36:Ity_I64 t37:Ity_I64 t38:Ity_I64 t39:Ity_I64 t40:Ity_I64 t41:Ity_I64 t42:Ity_I64 t43:Ity_I64 t44:Ity_I64 t45:Ity_I64 t46:Ity_I64 t47:Ity_I64 t48:Ity_I64 t49:Ity_I64 t50:Ity_I64 t51:Ity_I64 t52:Ity_I64 t53:Ity_I64 t54:Ity_I64 t55:Ity_I64 t56:Ity_I64 t57:Ity_I64 t58:Ity_I64 t59:Ity_I64 t60:Ity_I64 t61:Ity_I64 t62:Ity_I64 t63:Ity_I64 t64:Ity_I64 t65:Ity_I64 t66:Ity_I64 t67:Ity_I64 t68:Ity_I64 t69:Ity_I64 t70:Ity_I64 t71:Ity_I64 t72:Ity_I64 t73:Ity_I64 t74:Ity_I64 t75:Ity_I64 t76:Ity_V128 t77:Ity_I64 t78:Ity_I64 t79:Ity_V128 t80:Ity_V256 t81:Ity_I64 t82:Ity_I64 t83:Ity_I64 t84:Ity_I64

   00 | ------ IMark(0x400078, 5, 0) ------
   01 | t0 = GET:V256(ymm2)
   02 | t1 = GET:V256(ymm3)
   03 | t2 = V256to64_0(t0)
   04 | t3 = V256to64_1(t0)
   05 | t4 = V256to64_2(t0)
   06 | t5 = V256to64_3(t0)
   07 | t6 = V256to64_0(t1)
   08 | t7 = V256to64_1(t1)
   09 | t8 = V256to64_2(t1)
   10 | t9 = V256to64_3(t1)
   11 | t10 = InterleaveHI16x4(t6,t6)
   12 | t11 = SarN32x2(t10,0x10)
   13 | t12 = InterleaveLO16x4(t6,t6)
   14 | t13 = SarN32x2(t12,0x10)
   15 | t14 = InterleaveHI16x4(t2,t2)
   16 | t15 = SarN32x2(t14,0x10)
   17 | t16 = InterleaveLO16x4(t2,t2)
   18 | t17 = SarN32x2(t16,0x10)
   19 | t18 = Mul32x2(t11,t15)
   20 | t19 = ShrN32x2(t18,0x0e)
   21 | t20 = Add32x2(t19,0x0000000100000001)
   22 | t21 = ShrN32x2(t20,0x01)
   23 | t22 = Mul32x2(t13,t17)
   24 | t23 = ShrN32x2(t22,0x0e)
   25 | t24 = Add32x2(t23,0x0000000100000001)
   26 | t25 = ShrN32x2(t24,0x01)
   27 | t26 = InterleaveHI16x4(t7,t7)
   28 | t27 = SarN32x2(t26,0x10)
   29 | t28 = InterleaveLO16x4(t7,t7)
   30 | t29 = SarN32x2(t28,0x10)
   31 | t30 = InterleaveHI16x4(t3,t3)
   32 | t31 = SarN32x2(t30,0x10)
   33 | t32 = InterleaveLO16x4(t3,t3)
   34 | t33 = SarN32x2(t32,0x10)
   35 | t34 = Mul32x2(t27,t31)
   36 | t35 = ShrN32x2(t34,0x0e)
   37 | t36 = Add32x2(t35,0x0000000100000001)
   38 | t37 = ShrN32x2(t36,0x01)
   39 | t38 = Mul32x2(t29,t33)
   40 | t39 = ShrN32x2(t38,0x0e)
   41 | t40 = Add32x2(t39,0x0000000100000001)
   42 | t41 = ShrN32x2(t40,0x01)
   43 | t42 = InterleaveHI16x4(t8,t8)
   44 | t43 = SarN32x2(t42,0x10)
   45 | t44 = InterleaveLO16x4(t8,t8)
   46 | t45 = SarN32x2(t44,0x10)
   47 | t46 = InterleaveHI16x4(t4,t4)
   48 | t47 = SarN32x2(t46,0x10)
   49 | t48 = InterleaveLO16x4(t4,t4)
   50 | t49 = SarN32x2(t48,0x10)
   51 | t50 = Mul32x2(t43,t47)
   52 | t51 = ShrN32x2(t50,0x0e)
   53 | t52 = Add32x2(t51,0x0000000100000001)
   54 | t53 = ShrN32x2(t52,0x01)
   55 | t54 = Mul32x2(t45,t49)
   56 | t55 = ShrN32x2(t54,0x0e)
   57 | t56 = Add32x2(t55,0x0000000100000001)
   58 | t57 = ShrN32x2(t56,0x01)
   59 | t58 = InterleaveHI16x4(t9,t9)
   60 | t59 = SarN32x2(t58,0x10)
   61 | t60 = InterleaveLO16x4(t9,t9)
   62 | t61 = SarN32x2(t60,0x10)
   63 | t62 = InterleaveHI16x4(t5,t5)
   64 | t63 = SarN32x2(t62,0x10)
   65 | t64 = InterleaveLO16x4(t5,t5)
   66 | t65 = SarN32x2(t64,0x10)
   67 | t66 = Mul32x2(t59,t63)
   68 | t67 = ShrN32x2(t66,0x0e)
   69 | t68 = Add32x2(t67,0x0000000100000001)
   70 | t69 = ShrN32x2(t68,0x01)
   71 | t70 = Mul32x2(t61,t65)
   72 | t71 = ShrN32x2(t70,0x0e)
   73 | t72 = Add32x2(t71,0x0000000100000001)
   74 | t73 = ShrN32x2(t72,0x01)
   75 | t74 = CatEvenLanes16x4(t21,t25)
   76 | t75 = CatEvenLanes16x4(t37,t41)
   77 | t76 = 64HLtoV128(t75,t74)
   78 | t77 = CatEvenLanes16x4(t53,t57)
   79 | t78 = CatEvenLanes16x4(t69,t73)
   80 | t79 = 64HLtoV128(t78,t77)
   81 | t80 = V128HLtoV256(t79,t76)
   82 | PUT(ymm1) = t80
   83 | PUT(pc) = 0x000000000040007d
   84 | ------ IMark(0x40007d, 1, 0) ------
   85 | t81 = GET:I64(rsp)
   86 | t82 = LDle:I64(t81)
   87 | t83 = Add64(t81,0x0000000000000008)
   88 | PUT(rsp) = t83
   89 | t84 = Sub64(t83,0x0000000000000080)
   90 | ====== AbiHint(0xt84, 128, t82) ======
   NEXT: PUT(rip) = t82; Ijk_Ret
}
