git clone --depth 1 --no-tags https://github.com/mostafa-elgendy22/Adder-Subtractor-Circuits.git f:/verilog_sva_gh_scraper/data/full_repos/628579849
git clone --depth 1 --no-tags https://github.com/Eggy115/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/629671115
git clone --depth 1 --no-tags https://github.com/Glucose-180/UCAS-COD.git f:/verilog_sva_gh_scraper/data/full_repos/630855814
git clone --depth 1 --no-tags https://github.com/Jerc007/Hardware_Evaluation_Environment.git f:/verilog_sva_gh_scraper/data/full_repos/629039326
git clone --depth 1 --no-tags https://github.com/majx1996/axi_interconnect.git f:/verilog_sva_gh_scraper/data/full_repos/631591921
git clone --depth 1 --no-tags https://github.com/zhuzhu81998/Arithmetic-Logic-Unit.git f:/verilog_sva_gh_scraper/data/full_repos/630959272
git clone --depth 1 --no-tags https://github.com/ricardobizerra/if675-sd-p3.git f:/verilog_sva_gh_scraper/data/full_repos/627694961
git clone --depth 1 --no-tags https://github.com/Sanya000/reservoir-computing.git f:/verilog_sva_gh_scraper/data/full_repos/634188224
git clone --depth 1 --no-tags https://github.com/HaHaJun1101/EGO1-Whack_A_Mole_GAME.git f:/verilog_sva_gh_scraper/data/full_repos/633729463
git clone --depth 1 --no-tags https://github.com/Zhizhifeng/Nexys4-Oscilloscope.git f:/verilog_sva_gh_scraper/data/full_repos/627861104
git clone --depth 1 --no-tags https://github.com/ishaan40/RISC-V-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/631714522
git clone --depth 1 --no-tags https://github.com/slipegg/Do-not-step-spider-block.git f:/verilog_sva_gh_scraper/data/full_repos/629900464
git clone --depth 1 --no-tags https://github.com/BlagojeBlagojevic/vga_verilog.git f:/verilog_sva_gh_scraper/data/full_repos/631975759
git clone --depth 1 --no-tags https://github.com/abzman/Mojo-V3-dev-boards.git f:/verilog_sva_gh_scraper/data/full_repos/629831436
git clone --depth 1 --no-tags https://github.com/Abd1997-Dev/Design-of-reduced-latency-and-increased-throughput-Polar-Decoder.git f:/verilog_sva_gh_scraper/data/full_repos/629329914
git clone --depth 1 --no-tags https://github.com/YukunXue/TPU_systolic_array.git f:/verilog_sva_gh_scraper/data/full_repos/631845382
git clone --depth 1 --no-tags https://github.com/is22mtech14003/2D-Coordinate-Rotating-and-Vectoring-based-Design-Methodology-CORDIC-using-Verilog-HDL.git f:/verilog_sva_gh_scraper/data/full_repos/633505423
git clone --depth 1 --no-tags https://github.com/RISCO-5bola/risc-v.git f:/verilog_sva_gh_scraper/data/full_repos/634353081
git clone --depth 1 --no-tags https://github.com/PRAGATI-0102/Down-Counter-Day-019-.git f:/verilog_sva_gh_scraper/data/full_repos/633705549
git clone --depth 1 --no-tags https://github.com/VallepalliDheeraj/All-Counters-Using-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/633841510
git clone --depth 1 --no-tags https://github.com/SeyyedAhmadRokni/CL_Lab3.git f:/verilog_sva_gh_scraper/data/full_repos/632455213
git clone --depth 1 --no-tags https://github.com/Richard-zzj/EEC-180.git f:/verilog_sva_gh_scraper/data/full_repos/628100709
git clone --depth 1 --no-tags https://github.com/ogssensor/SAR_ADC.git f:/verilog_sva_gh_scraper/data/full_repos/633217806
git clone --depth 1 --no-tags https://github.com/Buenobarbie/karatsuba.git f:/verilog_sva_gh_scraper/data/full_repos/629977776
git clone --depth 1 --no-tags https://github.com/peleemanuel/srt4-simple.git f:/verilog_sva_gh_scraper/data/full_repos/630161356
git clone --depth 1 --no-tags https://github.com/ShreyB2091/CSE-BUBBLE-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/631058992
git clone --depth 1 --no-tags https://github.com/efabless/tinytapeout-rca.git f:/verilog_sva_gh_scraper/data/full_repos/633840550
git clone --depth 1 --no-tags https://github.com/henriqueedu2001/SDII_Registrador.git f:/verilog_sva_gh_scraper/data/full_repos/629727458
git clone --depth 1 --no-tags https://github.com/vSasakiv/RV64F_Processor.git f:/verilog_sva_gh_scraper/data/full_repos/632169345
git clone --depth 1 --no-tags https://github.com/WenbinTeng/t8051.git f:/verilog_sva_gh_scraper/data/full_repos/629512217
git clone --depth 1 --no-tags https://github.com/mariaclara-moura/microwave.git f:/verilog_sva_gh_scraper/data/full_repos/631704924
git clone --depth 1 --no-tags https://github.com/DiegoBrine269/Arquitectura-32-bits.git f:/verilog_sva_gh_scraper/data/full_repos/633185817
git clone --depth 1 --no-tags https://github.com/akramhany/AES-Encryption-Decryption.git f:/verilog_sva_gh_scraper/data/full_repos/629510075
git clone --depth 1 --no-tags https://github.com/laijinlin/datan_exam.git f:/verilog_sva_gh_scraper/data/full_repos/633778724
git clone --depth 1 --no-tags https://github.com/moa234/AES-encryption-decryption.git f:/verilog_sva_gh_scraper/data/full_repos/631592824
git clone --depth 1 --no-tags https://github.com/matchupikchu/data_parity_filter.git f:/verilog_sva_gh_scraper/data/full_repos/629080348
git clone --depth 1 --no-tags https://github.com/Residuum22/fpga_2d_fir_filter.git f:/verilog_sva_gh_scraper/data/full_repos/633255743
git clone --depth 1 --no-tags https://github.com/VallepalliDheeraj/Carry-Look-Ahead-Adder-Using-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/633843628
git clone --depth 1 --no-tags https://github.com/PRAGATI-0102/Ring_Counter-Day-021-.git f:/verilog_sva_gh_scraper/data/full_repos/634581945
git clone --depth 1 --no-tags https://github.com/PRAGATI-0102/Gray_Counter-Day-020-.git f:/verilog_sva_gh_scraper/data/full_repos/634182560
git clone --depth 1 --no-tags https://github.com/Hellocoded/axi-spi.git f:/verilog_sva_gh_scraper/data/full_repos/628831422
git clone --depth 1 --no-tags https://github.com/roygabriel102/GRU-LSTM-Verliog.git f:/verilog_sva_gh_scraper/data/full_repos/633650160
git clone --depth 1 --no-tags https://github.com/gyxxc/tinyMIPS.git f:/verilog_sva_gh_scraper/data/full_repos/627802481
git clone --depth 1 --no-tags https://github.com/Wren6991/Hazard3-SWD-SoC.git f:/verilog_sva_gh_scraper/data/full_repos/630618259
git clone --depth 1 --no-tags https://github.com/Sinan997/gomulu-sistemler.git f:/verilog_sva_gh_scraper/data/full_repos/634528583
git clone --depth 1 --no-tags https://github.com/jpenolio75/smp8.git f:/verilog_sva_gh_scraper/data/full_repos/630788377
git clone --depth 1 --no-tags https://github.com/aniketuppin/16-Point-FFT---ASIC-Design-Flow.git f:/verilog_sva_gh_scraper/data/full_repos/633436235
git clone --depth 1 --no-tags https://github.com/bhendi-boi/verilog-practice.git f:/verilog_sva_gh_scraper/data/full_repos/634111795
git clone --depth 1 --no-tags https://github.com/ian-lab/uvm_prj.git f:/verilog_sva_gh_scraper/data/full_repos/631258191
git clone --depth 1 --no-tags https://github.com/muhammadali74/RISCV-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/632076438
git clone --depth 1 --no-tags https://github.com/qifengle-s/FM-PWM-LED.git f:/verilog_sva_gh_scraper/data/full_repos/632755353
git clone --depth 1 --no-tags https://github.com/VLSILab/vlsi.git f:/verilog_sva_gh_scraper/data/full_repos/630323312
git clone --depth 1 --no-tags https://github.com/edimkou/Design-of-a-Floating-Point-Unit.git f:/verilog_sva_gh_scraper/data/full_repos/631034371
git clone --depth 1 --no-tags https://github.com/ValeriyAndreevichPushkarev/Add_16_bit.git f:/verilog_sva_gh_scraper/data/full_repos/628925603
git clone --depth 1 --no-tags https://github.com/PRAGATI-0102/1X4_DEMUX-Day-005-.git f:/verilog_sva_gh_scraper/data/full_repos/627948862
git clone --depth 1 --no-tags https://github.com/Ding-weiyi/-.git f:/verilog_sva_gh_scraper/data/full_repos/631986010
git clone --depth 1 --no-tags https://github.com/SharmaPrateek18/Fully_Connected_Neural_Network.git f:/verilog_sva_gh_scraper/data/full_repos/628357007
git clone --depth 1 --no-tags https://github.com/cai-zhi-jie/iccad2023a_benchmark.git f:/verilog_sva_gh_scraper/data/full_repos/634399445
git clone --depth 1 --no-tags https://github.com/xqbf/CSC3050.git f:/verilog_sva_gh_scraper/data/full_repos/632362017
git clone --depth 1 --no-tags https://github.com/XiaohuMu/ECE385_Final_Project.git f:/verilog_sva_gh_scraper/data/full_repos/628101762
git clone --depth 1 --no-tags https://github.com/henriqueedu2001/RISC-V.git f:/verilog_sva_gh_scraper/data/full_repos/633624688
git clone --depth 1 --no-tags https://github.com/ValeriyAndreevichPushkarev/Selector_16_bit.git f:/verilog_sva_gh_scraper/data/full_repos/629547984
git clone --depth 1 --no-tags https://github.com/visvaldas01/functional-schematics-1.git f:/verilog_sva_gh_scraper/data/full_repos/631909891
git clone --depth 1 --no-tags https://github.com/douglasojesus/coffee-machine.git f:/verilog_sva_gh_scraper/data/full_repos/634641770
git clone --depth 1 --no-tags https://github.com/VitalyAnkh/open-fpga-tutorial.git f:/verilog_sva_gh_scraper/data/full_repos/628638830
git clone --depth 1 --no-tags https://github.com/mayammakram/RISCV32_CPU.git f:/verilog_sva_gh_scraper/data/full_repos/628555441
git clone --depth 1 --no-tags https://github.com/allrighteveryday/GeekClub.git f:/verilog_sva_gh_scraper/data/full_repos/632452215
git clone --depth 1 --no-tags https://github.com/PRAGATI-0102/Up_Counter-Day-018-.git f:/verilog_sva_gh_scraper/data/full_repos/633515614
git clone --depth 1 --no-tags https://github.com/somaniarushi/riscpu.git f:/verilog_sva_gh_scraper/data/full_repos/628680670
git clone --depth 1 --no-tags https://github.com/richard259/G6_imageprocessing.git f:/verilog_sva_gh_scraper/data/full_repos/628053818
git clone --depth 1 --no-tags https://github.com/xaioxaioma/RO_PUF_Design.git f:/verilog_sva_gh_scraper/data/full_repos/630363289
git clone --depth 1 --no-tags https://github.com/G1008/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/628289020
git clone --depth 1 --no-tags https://github.com/vyom-elan/Counters-Verilog-.git f:/verilog_sva_gh_scraper/data/full_repos/632123670
git clone --depth 1 --no-tags https://github.com/Pietro4F/driver-for-sha-1-on-pynq-z2.git f:/verilog_sva_gh_scraper/data/full_repos/632505264
git clone --depth 1 --no-tags https://github.com/abhinavprakash199/2D-Coordinate-Rotation-and-Vectoring-based-Design-Methodology-CORDIC-using-Verilog-HDL.git f:/verilog_sva_gh_scraper/data/full_repos/628285378
git clone --depth 1 --no-tags https://github.com/Trehan-Mayank/P4_Vending_Machine_Controllers_VERILOG.git f:/verilog_sva_gh_scraper/data/full_repos/631796030
git clone --depth 1 --no-tags https://github.com/YukunXue/pingpang_buffer.git f:/verilog_sva_gh_scraper/data/full_repos/628575283
git clone --depth 1 --no-tags https://github.com/senina-m/circuit_design.git f:/verilog_sva_gh_scraper/data/full_repos/631942524
git clone --depth 1 --no-tags https://github.com/TeinkBR/lock_in_PLL.git f:/verilog_sva_gh_scraper/data/full_repos/628386243
git clone --depth 1 --no-tags https://github.com/liy0212/verilog_learning.git f:/verilog_sva_gh_scraper/data/full_repos/630905024
git clone --depth 1 --no-tags https://github.com/Kieran-Du/PROJECTS.git f:/verilog_sva_gh_scraper/data/full_repos/633373154
git clone --depth 1 --no-tags https://github.com/lq06668/Red-Light-Green-Light.git f:/verilog_sva_gh_scraper/data/full_repos/634019790
git clone --depth 1 --no-tags https://github.com/NouraMedhat28/UART-RX.git f:/verilog_sva_gh_scraper/data/full_repos/628734260
git clone --depth 1 --no-tags https://github.com/PRAGATI-0102/Decade_Counter-Day-008-.git f:/verilog_sva_gh_scraper/data/full_repos/629093078
git clone --depth 1 --no-tags https://github.com/ajs667/ece_5760_final_proj.git f:/verilog_sva_gh_scraper/data/full_repos/629106490
git clone --depth 1 --no-tags https://github.com/YoungSTM32/LDPC_FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/629777491
git clone --depth 1 --no-tags https://github.com/IG2001/FPGA-Ping-Pong-Game.git f:/verilog_sva_gh_scraper/data/full_repos/627736014
git clone --depth 1 --no-tags https://github.com/nnk03/PIPELINE-GROUP-13-BATCH-2021-CO-LAB-IIT-PALAKKAD.git f:/verilog_sva_gh_scraper/data/full_repos/634147610
git clone --depth 1 --no-tags https://github.com/beatriz-emiliano/LASD_2022.2.git f:/verilog_sva_gh_scraper/data/full_repos/633582647
git clone --depth 1 --no-tags https://github.com/sifferman/nes_controller_interface.git f:/verilog_sva_gh_scraper/data/full_repos/632625784
git clone --depth 1 --no-tags https://github.com/VallepalliDheeraj/Ripple-Carry-Adder-Using-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/633839420
git clone --depth 1 --no-tags https://github.com/Ding-weiyi/MIPS_HUST.git f:/verilog_sva_gh_scraper/data/full_repos/631980186
git clone --depth 1 --no-tags https://github.com/ogssensor/sar_adc_2023_caravel.git f:/verilog_sva_gh_scraper/data/full_repos/633246978
git clone --depth 1 --no-tags https://github.com/DapengFeng/FPGA-Sync.git f:/verilog_sva_gh_scraper/data/full_repos/628296679
git clone --depth 1 --no-tags https://github.com/shreyas1998/HSCA_Multipliers.git f:/verilog_sva_gh_scraper/data/full_repos/628714914
git clone --depth 1 --no-tags https://github.com/bohepidan/simpleMIPS.git f:/verilog_sva_gh_scraper/data/full_repos/629743541
git clone --depth 1 --no-tags https://github.com/Chshy/FPGA_QAM_Modulation.git f:/verilog_sva_gh_scraper/data/full_repos/628789524
git clone --depth 1 --no-tags https://github.com/Mahdiyeh-Asgharpour/Computer-architecture.git f:/verilog_sva_gh_scraper/data/full_repos/630118438
git clone --depth 1 --no-tags https://github.com/NikoScher/B31DE-Assignment-3.git f:/verilog_sva_gh_scraper/data/full_repos/629102271
git clone --depth 1 --no-tags https://github.com/jianlingg/verilog.git f:/verilog_sva_gh_scraper/data/full_repos/628940610
