# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Lab 9-10.srcs/sources_1/new/Add_sub.vhd" \
"../../../../Lab 9-10.srcs/sources_1/imports/src/D_FF.vhd" \
"../../../../Lab 9-10.srcs/sources_1/imports/new/Decoder_2_to_4.vhd" \
"../../../../Lab 9-10.srcs/sources_1/imports/new/Decoder_3_to_8.vhd" \
"../../../../Lab 9-10.srcs/sources_1/imports/src/FA.vhd" \
"../../../../Lab 9-10.srcs/sources_1/imports/src/HA.vhd" \
"../../../../Lab 9-10.srcs/sources_1/new/Instruction_decoder.vhd" \
"../../../../Lab 9-10.srcs/sources_1/imports/src/LUT_16_7.vhd" \
"../../../../Lab 9-10.srcs/sources_1/new/MUX_2way_3bit.vhd" \
"../../../../Lab 9-10.srcs/sources_1/new/MUX_2way_4bit.vhd" \
"../../../../Lab 9-10.srcs/sources_1/new/MUX_8_to_1.vhd" \
"../../../../Lab 9-10.srcs/sources_1/new/Nanoprocessor.vhd" \
"../../../../Lab 9-10.srcs/sources_1/imports/Downloads/ProgramROM.VHD" \
"../../../../Lab 9-10.srcs/sources_1/new/Program_Counter.vhd" \
"../../../../Lab 9-10.srcs/sources_1/imports/src/Reg.vhd" \
"../../../../Lab 9-10.srcs/sources_1/new/Reg_DFF.vhd" \
"../../../../Lab 9-10.srcs/sources_1/imports/src/Reg_bank.vhd" \
"../../../../Lab 9-10.srcs/sources_1/new/Reg_seg.vhd" \
"../../../../Lab 9-10.srcs/sources_1/imports/src/Slow_Clk.vhd" \
"../../../../Lab 9-10.srcs/sources_1/new/TBA.vhd" \
"../../../../Lab 9-10.srcs/sources_1/new/display_unit.vhd" \
"../../../../Lab 9-10.srcs/sources_1/new/tri_state_buffer_3bit.vhd" \
"../../../../Lab 9-10.srcs/sources_1/new/tri_state_buffer_4bit.vhd" \
"../../../../Lab 9-10.srcs/sim_1/new/nanoprocessor_sim.vhd" \

# Do not sort compile order
nosort
