{
	"name": "zynq702",
	"chip_part": "xc7z020clg484-1",
	"board_part": ["xilinx.com:zc702"],

	"arch": {
		"device": "zynq"
	},

	"memory": {
		"type": "ddr",
		"size": "0x40000000",
		"base_addr": "0x0",
		"ompss_base_addr": "0x80000000",
		"interfaces": {
			"master": [
				"/bridge_to_host/M_AXI_GP0",
				"/bridge_to_host/M_AXI_GP1"
			],
			"slave": [
				"/bridge_to_host/S_AXI_HP0",
				"/bridge_to_host/S_AXI_HP1",
				"/bridge_to_host/S_AXI_HP2",
				"/bridge_to_host/S_AXI_HP3"
			]
		}
	}
}
