$date
	Thu Nov 19 19:37:23 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module relu_tb $end
$var wire 1 ! clk $end
$var wire 32 " din [31:0] $end
$var wire 1 # din_valid $end
$var wire 1 $ dout_valid $end
$var wire 16 % dout [15:0] $end
$scope module relu_inst $end
$var wire 1 ! clk $end
$var wire 32 & din [31:0] $end
$var wire 1 # din_valid $end
$var wire 16 ' dout [15:0] $end
$var wire 1 $ dout_valid $end
$var reg 16 ( dout_r [15:0] $end
$var reg 1 ) valid_r $end
$scope begin genblk1 $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1)
b111111111111111 (
b111111111111111 '
b11110111000000000000000000000000 &
b111111111111111 %
1$
1#
b11110111000000000000000000000000 "
1!
$end
#5000
0!
#10000
b0 %
b0 '
b0 (
1!
#15000
0!
#20000
1!
#20001
