#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:35 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Thu Nov  3 12:41:57 2016
# Process ID: 9559
# Current directory: /afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project
# Command line: vivado
# Log file: /afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/vivado.log
# Journal file: /afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/jorge/oscilloscope/oscilloscope.xpr
update_compile_order -fileset sources_1
close [ open /afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/jorge/oscilloscope/oscilloscope.srcs/sources_1/new/TriggerRisingEdge.v w ]
add_files /afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/jorge/oscilloscope/oscilloscope.srcs/sources_1/new/TriggerRisingEdge.v
update_compile_order -fileset sources_1
close [ open /afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/jorge/oscilloscope/oscilloscope.srcs/sources_1/new/Curve.v w ]
add_files /afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/jorge/oscilloscope/oscilloscope.srcs/sources_1/new/Curve.v
update_compile_order -fileset sources_1
remove_files /afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/jorge/oscilloscope/oscilloscope.srcs/sources_1/new/Curve.v
add_files -norecurse /afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/jorge/oscilloscope/oscilloscope.srcs/sources_1/new/Curve.v
update_compile_order -fileset sources_1
remove_files /afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/jorge/oscilloscope/oscilloscope.srcs/sources_1/new/GenerateWave.v
remove_files /afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/jorge/oscilloscope/oscilloscope.srcs/sources_1/new/Trigger.v
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
close_project
create_project Oscilloscope_v1 /afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1 -part xc7a100tcsg324-3
file mkdir /afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new
close [ open /afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/Oscilloscope_v1.v w ]
add_files /afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/Oscilloscope_v1.v
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
add_files -norecurse /afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/jorge/oscilloscope/oscilloscope.srcs/sources_1/new/Curve.v
update_compile_order -fileset sources_1
add_files -norecurse /afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/jorge/oscilloscope/oscilloscope.srcs/sources_1/new/TriggerRisingEdge.v
update_compile_order -fileset sources_1
add_files -norecurse /afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/project_xadc/src/hdl/buffer.v
update_compile_order -fileset sources_1
add_files -norecurse /afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/project_xadc/src/hdl/DigitToSeg.v
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
add_files -norecurse /afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/project_xadc/proj/XADC_Demo.srcs/sources_1/new/ADCController.v
update_compile_order -fileset sources_1
add_files -norecurse /afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/project_xadc/src/hdl/xvga.v
update_compile_order -fileset sources_1
add_files -norecurse /afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/project_xadc/src/hdl/XADCdemo.v
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
import_files  /afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/project_xadc/src/ip/xadc_wiz_0/xadc_wiz_0.xci
export_ip_user_files -of_objects [get_files  /afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0.xci] -force -quiet
update_compile_order -fileset sources_1
import_files
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.3 -module_name blk_mem_gen_0
set_property -dict [list CONFIG.Memory_Type {True_Dual_Port_RAM} CONFIG.Write_Width_A {12} CONFIG.Write_Depth_A {10} CONFIG.Fill_Remaining_Memory_Locations {true} CONFIG.Read_Width_A {12} CONFIG.Write_Width_B {12} CONFIG.Read_Width_B {12} CONFIG.Enable_B {Use_ENB_Pin} CONFIG.Register_PortB_Output_of_Memory_Primitives {true} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Write_Rate {50} CONFIG.Port_B_Enable_Rate {100}] [get_ips blk_mem_gen_0]
generate_target {instantiation_template} [get_files /afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
update_compile_order -fileset sources_1
generate_target all [get_files  /afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
export_ip_user_files -of_objects [get_files /afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -no_script -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
launch_run -jobs 4 blk_mem_gen_0_synth_1
export_simulation -of_objects [get_files /afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -directory /afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.ip_user_files/sim_scripts -ip_user_files_dir /afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.ip_user_files -ipstatic_source_dir /afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.ip_user_files/ipstatic -force -quiet
launch_runs synth_1 -jobs 4
wait_on_run synth_1
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.3 -module_name blk_mem_gen_1
set_property -dict [list CONFIG.Memory_Type {True_Dual_Port_RAM} CONFIG.Write_Width_A {12} CONFIG.Write_Depth_A {10} CONFIG.Fill_Remaining_Memory_Locations {true} CONFIG.Read_Width_A {12} CONFIG.Write_Width_B {12} CONFIG.Read_Width_B {12} CONFIG.Enable_B {Use_ENB_Pin} CONFIG.Register_PortB_Output_of_Memory_Primitives {true} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Write_Rate {50} CONFIG.Port_B_Enable_Rate {100}] [get_ips blk_mem_gen_1]
generate_target {instantiation_template} [get_files /afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1.xci]
update_compile_order -fileset sources_1
generate_target all [get_files  /afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1.xci]
export_ip_user_files -of_objects [get_files /afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1.xci] -no_script -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1.xci]
launch_run -jobs 4 blk_mem_gen_1_synth_1
export_simulation -of_objects [get_files /afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1.xci] -directory /afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.ip_user_files/sim_scripts -ip_user_files_dir /afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.ip_user_files -ipstatic_source_dir /afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.ip_user_files/ipstatic -force -quiet
add_files -fileset constrs_1 -norecurse /afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/project_xadc/src/constraints/Nexys4DDR_Master.xdc
import_files -fileset constrs_1 /afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/project_xadc/src/constraints/Nexys4DDR_Master.xdc
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
set_property top Oscilloscope_v1 [current_fileset]
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
create_ip -name clk_wiz -vendor xilinx.com -library ip -version 5.3 -module_name clk_wiz_0
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {60} CONFIG.MMCM_DIVCLK_DIVIDE {5} CONFIG.MMCM_CLKFBOUT_MULT_F {49.875} CONFIG.MMCM_CLKOUT0_DIVIDE_F {16.625} CONFIG.CLKOUT1_JITTER {259.955} CONFIG.CLKOUT1_PHASE_ERROR {293.793}] [get_ips clk_wiz_0]
generate_target {instantiation_template} [get_files /afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
update_compile_order -fileset sources_1
generate_target all [get_files  /afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
export_ip_user_files -of_objects [get_files /afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -no_script -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
launch_run -jobs 4 clk_wiz_0_synth_1
export_simulation -of_objects [get_files /afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -directory /afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.ip_user_files/sim_scripts -ip_user_files_dir /afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.ip_user_files -ipstatic_source_dir /afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.ip_user_files/ipstatic -force -quiet
update_compile_order -fileset sources_1
