<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.15"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Watchman_software: C:/Users/antho/Downloads/WATCHMAN-master/WATCHMAN-master/Vivado_Projects/00_FMC_TargetC_Prototype/sdk/watchman_final/src/TARGETC_RegisterMap.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
  $(document).ready(initResizable);
/* @license-end */</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Watchman_software
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.15 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('_t_a_r_g_e_t_c___register_map_8h.html','');});
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">TARGETC_RegisterMap.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">
<div class="textblock"><code>#include &lt;stdio.h&gt;</code><br />
<code>#include &quot;xil_printf.h&quot;</code><br />
<code>#include &quot;<a class="el" href="global_8h_source.html">global.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="utility_8h_source.html">utility.h</a>&quot;</code><br />
</div>
<p><a href="_t_a_r_g_e_t_c___register_map_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:a7fd4241dfcd7f86a39e8c6f0bd5b457c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_a_r_g_e_t_c___register_map_8h.html#a7fd4241dfcd7f86a39e8c6f0bd5b457c">TARGETC_REGISTERMAP_H</a>&#160;&#160;&#160;/* by using protection macros */</td></tr>
<tr class="separator:a7fd4241dfcd7f86a39e8c6f0bd5b457c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a15641f642908b1f115a5295e2206fe87"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_a_r_g_e_t_c___register_map_8h.html#a15641f642908b1f115a5295e2206fe87">TC_VDLYTUNE_REG</a>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:a15641f642908b1f115a5295e2206fe87"><td class="mdescLeft">&#160;</td><td class="mdescRight">DAC Fine tune for delay cells 1 to 62, TC_VDLYTUNE_REG is the base address.  <a href="#a15641f642908b1f115a5295e2206fe87">More...</a><br /></td></tr>
<tr class="separator:a15641f642908b1f115a5295e2206fe87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a321a0eb262c8474b316901d339b2836c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_a_r_g_e_t_c___register_map_8h.html#a321a0eb262c8474b316901d339b2836c">TC_SSTOUTFB_REG</a>&#160;&#160;&#160;65</td></tr>
<tr class="memdesc:a321a0eb262c8474b316901d339b2836c"><td class="mdescLeft">&#160;</td><td class="mdescRight">TARGETC Timing Generator parameter for SSTOUT Feedback.  <a href="#a321a0eb262c8474b316901d339b2836c">More...</a><br /></td></tr>
<tr class="separator:a321a0eb262c8474b316901d339b2836c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d7aa4301c9b6fce55b14bd17a214f46"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_a_r_g_e_t_c___register_map_8h.html#a6d7aa4301c9b6fce55b14bd17a214f46">TC_SSPIN_LE_REG</a>&#160;&#160;&#160;66</td></tr>
<tr class="memdesc:a6d7aa4301c9b6fce55b14bd17a214f46"><td class="mdescLeft">&#160;</td><td class="mdescRight">TARGETC Timing Generator parameter for SSPIN Leading Edge (LE)  <a href="#a6d7aa4301c9b6fce55b14bd17a214f46">More...</a><br /></td></tr>
<tr class="separator:a6d7aa4301c9b6fce55b14bd17a214f46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aedc6e65dc93ee7c4c2dc5f54da4707fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_a_r_g_e_t_c___register_map_8h.html#aedc6e65dc93ee7c4c2dc5f54da4707fa">TC_SSPIN_TE_REG</a>&#160;&#160;&#160;67</td></tr>
<tr class="memdesc:aedc6e65dc93ee7c4c2dc5f54da4707fa"><td class="mdescLeft">&#160;</td><td class="mdescRight">TARGETC Timing Generator parameter for SSPIN Trailling Edge (TE)  <a href="#aedc6e65dc93ee7c4c2dc5f54da4707fa">More...</a><br /></td></tr>
<tr class="separator:aedc6e65dc93ee7c4c2dc5f54da4707fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a64e7b473064dda2388c62ca6f9401d9c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_a_r_g_e_t_c___register_map_8h.html#a64e7b473064dda2388c62ca6f9401d9c">TC_WR_STRB2_LE_REG</a>&#160;&#160;&#160;68</td></tr>
<tr class="memdesc:a64e7b473064dda2388c62ca6f9401d9c"><td class="mdescLeft">&#160;</td><td class="mdescRight">TARGETC Timing Generator parameter for Write Strobe 2 Leading Edge (LE)  <a href="#a64e7b473064dda2388c62ca6f9401d9c">More...</a><br /></td></tr>
<tr class="separator:a64e7b473064dda2388c62ca6f9401d9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb4e7e0a8c93b6d97873588ddc56dee0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_a_r_g_e_t_c___register_map_8h.html#afb4e7e0a8c93b6d97873588ddc56dee0">TC_WR_STRB2_TE_REG</a>&#160;&#160;&#160;69</td></tr>
<tr class="memdesc:afb4e7e0a8c93b6d97873588ddc56dee0"><td class="mdescLeft">&#160;</td><td class="mdescRight">TARGETC Timing Generator parameter for Write Strobe 2 Trailling Edge (TE)  <a href="#afb4e7e0a8c93b6d97873588ddc56dee0">More...</a><br /></td></tr>
<tr class="separator:afb4e7e0a8c93b6d97873588ddc56dee0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6012bc090472db2dca717951f5f5581c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_a_r_g_e_t_c___register_map_8h.html#a6012bc090472db2dca717951f5f5581c">TC_WR2_ADDR_LE_REG</a>&#160;&#160;&#160;70</td></tr>
<tr class="memdesc:a6012bc090472db2dca717951f5f5581c"><td class="mdescLeft">&#160;</td><td class="mdescRight">TARGETC Timing Generator parameter for Write 2 Address Leading Edge (LE)  <a href="#a6012bc090472db2dca717951f5f5581c">More...</a><br /></td></tr>
<tr class="separator:a6012bc090472db2dca717951f5f5581c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6dd9175b502ec0fe0801ef2b2ff38204"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_a_r_g_e_t_c___register_map_8h.html#a6dd9175b502ec0fe0801ef2b2ff38204">TC_WR2_ADDR_TE_REG</a>&#160;&#160;&#160;71</td></tr>
<tr class="memdesc:a6dd9175b502ec0fe0801ef2b2ff38204"><td class="mdescLeft">&#160;</td><td class="mdescRight">TARGETC Timing Generator parameter for Write 2 Address Trailling Edge (TE)  <a href="#a6dd9175b502ec0fe0801ef2b2ff38204">More...</a><br /></td></tr>
<tr class="separator:a6dd9175b502ec0fe0801ef2b2ff38204"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a38b53d704e6a878c589ac60e5e467829"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_a_r_g_e_t_c___register_map_8h.html#a38b53d704e6a878c589ac60e5e467829">TC_WR_STRB1_LE_REG</a>&#160;&#160;&#160;72</td></tr>
<tr class="memdesc:a38b53d704e6a878c589ac60e5e467829"><td class="mdescLeft">&#160;</td><td class="mdescRight">TARGETC Timing Generator parameter for Write Strobe 1 Leading Edge (LE)  <a href="#a38b53d704e6a878c589ac60e5e467829">More...</a><br /></td></tr>
<tr class="separator:a38b53d704e6a878c589ac60e5e467829"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f4ae09c51bcb6caa320c000c8aaa4e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_a_r_g_e_t_c___register_map_8h.html#a3f4ae09c51bcb6caa320c000c8aaa4e3">TC_WR_STRB1_TE_REG</a>&#160;&#160;&#160;73</td></tr>
<tr class="memdesc:a3f4ae09c51bcb6caa320c000c8aaa4e3"><td class="mdescLeft">&#160;</td><td class="mdescRight">TARGETC Timing Generator parameter for Write Strobe 1 Trailling Edge (TE)  <a href="#a3f4ae09c51bcb6caa320c000c8aaa4e3">More...</a><br /></td></tr>
<tr class="separator:a3f4ae09c51bcb6caa320c000c8aaa4e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d7e20c2496226449d02130ca7f9fd9e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_a_r_g_e_t_c___register_map_8h.html#a7d7e20c2496226449d02130ca7f9fd9e">TC_WR1_ADDR_LE_REG</a>&#160;&#160;&#160;74</td></tr>
<tr class="memdesc:a7d7e20c2496226449d02130ca7f9fd9e"><td class="mdescLeft">&#160;</td><td class="mdescRight">TARGETC Timing Generator parameter for Write 2 Address Leading Edge (LE)  <a href="#a7d7e20c2496226449d02130ca7f9fd9e">More...</a><br /></td></tr>
<tr class="separator:a7d7e20c2496226449d02130ca7f9fd9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aceb2227d572ab34732319f88d9fd267d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_a_r_g_e_t_c___register_map_8h.html#aceb2227d572ab34732319f88d9fd267d">TC_WR1_ADDR_TE_REG</a>&#160;&#160;&#160;75</td></tr>
<tr class="memdesc:aceb2227d572ab34732319f88d9fd267d"><td class="mdescLeft">&#160;</td><td class="mdescRight">TARGETC Timing Generator parameter for Write 2 Address Trailling Edge (TE)  <a href="#aceb2227d572ab34732319f88d9fd267d">More...</a><br /></td></tr>
<tr class="separator:aceb2227d572ab34732319f88d9fd267d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8fe2df15572bcd67cf27adc1cb9b2702"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_a_r_g_e_t_c___register_map_8h.html#a8fe2df15572bcd67cf27adc1cb9b2702">TC_MONTIMING_REG</a>&#160;&#160;&#160;76</td></tr>
<tr class="memdesc:a8fe2df15572bcd67cf27adc1cb9b2702"><td class="mdescLeft">&#160;</td><td class="mdescRight">Monitor Timing Register.  <a href="#a8fe2df15572bcd67cf27adc1cb9b2702">More...</a><br /></td></tr>
<tr class="separator:a8fe2df15572bcd67cf27adc1cb9b2702"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abba38eb7b4de931e6ca68697289b7f9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_a_r_g_e_t_c___register_map_8h.html#abba38eb7b4de931e6ca68697289b7f9d">TC_MT_PASS_MASK</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr class="memdesc:abba38eb7b4de931e6ca68697289b7f9d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Monitor Timing Output Pin selection mask : PASS.  <a href="#abba38eb7b4de931e6ca68697289b7f9d">More...</a><br /></td></tr>
<tr class="separator:abba38eb7b4de931e6ca68697289b7f9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff546d26b72ef1f358437d0f020c523d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_a_r_g_e_t_c___register_map_8h.html#aff546d26b72ef1f358437d0f020c523d">TC_MT_SSPOUT_MASK</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="memdesc:aff546d26b72ef1f358437d0f020c523d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Monitor Timing Output Pin selection mask : SSPOUT.  <a href="#aff546d26b72ef1f358437d0f020c523d">More...</a><br /></td></tr>
<tr class="separator:aff546d26b72ef1f358437d0f020c523d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a27210e8358fefa6032fcdbf5134d9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_a_r_g_e_t_c___register_map_8h.html#a0a27210e8358fefa6032fcdbf5134d9d">TC_MT_SSTOUT_MASK</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr class="memdesc:a0a27210e8358fefa6032fcdbf5134d9d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Monitor Timing Output Pin selection mask : SSTOUT.  <a href="#a0a27210e8358fefa6032fcdbf5134d9d">More...</a><br /></td></tr>
<tr class="separator:a0a27210e8358fefa6032fcdbf5134d9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d3beb83b6d42970d44a614735d1fe5a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_a_r_g_e_t_c___register_map_8h.html#a0d3beb83b6d42970d44a614735d1fe5a">TC_MT_SSTOUTFB_MASK</a>&#160;&#160;&#160;0x00000020</td></tr>
<tr class="memdesc:a0d3beb83b6d42970d44a614735d1fe5a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Monitor Timing Output Pin selection mask : SSTOUTFB.  <a href="#a0d3beb83b6d42970d44a614735d1fe5a">More...</a><br /></td></tr>
<tr class="separator:a0d3beb83b6d42970d44a614735d1fe5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac914f73f7ff8db1a134d9e2b4b65c9b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_a_r_g_e_t_c___register_map_8h.html#ac914f73f7ff8db1a134d9e2b4b65c9b9">TC_MT_SSPIN_MASK</a>&#160;&#160;&#160;0x00000030</td></tr>
<tr class="memdesc:ac914f73f7ff8db1a134d9e2b4b65c9b9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Monitor Timing Output Pin selection mask : SSPIN.  <a href="#ac914f73f7ff8db1a134d9e2b4b65c9b9">More...</a><br /></td></tr>
<tr class="separator:ac914f73f7ff8db1a134d9e2b4b65c9b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a1a65ddfd08eedd1613688a6484ffcd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_a_r_g_e_t_c___register_map_8h.html#a2a1a65ddfd08eedd1613688a6484ffcd">TC_MT_WR_STRB1_MASK</a>&#160;&#160;&#160;0x00000040</td></tr>
<tr class="memdesc:a2a1a65ddfd08eedd1613688a6484ffcd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Monitor Timing Output Pin selection mask : WR_STRB1.  <a href="#a2a1a65ddfd08eedd1613688a6484ffcd">More...</a><br /></td></tr>
<tr class="separator:a2a1a65ddfd08eedd1613688a6484ffcd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1eea5d7878d4afe383a653b3fa1c6ee1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_a_r_g_e_t_c___register_map_8h.html#a1eea5d7878d4afe383a653b3fa1c6ee1">TC_MT_WR1_ADDR_SYNC_MASK</a>&#160;&#160;&#160;0x00000050</td></tr>
<tr class="memdesc:a1eea5d7878d4afe383a653b3fa1c6ee1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Monitor Timing Output Pin selection mask : WR1_ADDR.  <a href="#a1eea5d7878d4afe383a653b3fa1c6ee1">More...</a><br /></td></tr>
<tr class="separator:a1eea5d7878d4afe383a653b3fa1c6ee1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9909d44f8978de1e25a05fb55fe76eba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_a_r_g_e_t_c___register_map_8h.html#a9909d44f8978de1e25a05fb55fe76eba">TC_MT_WR_STRB2_MASK</a>&#160;&#160;&#160;0x00000060</td></tr>
<tr class="memdesc:a9909d44f8978de1e25a05fb55fe76eba"><td class="mdescLeft">&#160;</td><td class="mdescRight">Monitor Timing Output Pin selection mask : WR_STRB2.  <a href="#a9909d44f8978de1e25a05fb55fe76eba">More...</a><br /></td></tr>
<tr class="separator:a9909d44f8978de1e25a05fb55fe76eba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f385bae7b60c9a60c6912e6b6f88d8a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_a_r_g_e_t_c___register_map_8h.html#a2f385bae7b60c9a60c6912e6b6f88d8a">TC_MT_WR2_ADDR_SYNC_MASK</a>&#160;&#160;&#160;0x00000070</td></tr>
<tr class="memdesc:a2f385bae7b60c9a60c6912e6b6f88d8a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Monitor Timing Output Pin selection mask : WR2_ADDR.  <a href="#a2f385bae7b60c9a60c6912e6b6f88d8a">More...</a><br /></td></tr>
<tr class="separator:a2f385bae7b60c9a60c6912e6b6f88d8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a137dfc2423fb0ce02c433b5e927e8b92"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_a_r_g_e_t_c___register_map_8h.html#a137dfc2423fb0ce02c433b5e927e8b92">TC_MT_VDD_MASK</a>&#160;&#160;&#160;0x00000080</td></tr>
<tr class="memdesc:a137dfc2423fb0ce02c433b5e927e8b92"><td class="mdescLeft">&#160;</td><td class="mdescRight">Monitor Timing Output Pin selection mask : VDD (set High)  <a href="#a137dfc2423fb0ce02c433b5e927e8b92">More...</a><br /></td></tr>
<tr class="separator:a137dfc2423fb0ce02c433b5e927e8b92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9479dfc6b7ea16de75f3f484bc33eb85"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_a_r_g_e_t_c___register_map_8h.html#a9479dfc6b7ea16de75f3f484bc33eb85">TC_VQBUFF_REG</a>&#160;&#160;&#160;77</td></tr>
<tr class="memdesc:a9479dfc6b7ea16de75f3f484bc33eb85"><td class="mdescLeft">&#160;</td><td class="mdescRight">DAC Voltage Bias for QBIAS, VTRIMT and VBIAS.  <a href="#a9479dfc6b7ea16de75f3f484bc33eb85">More...</a><br /></td></tr>
<tr class="separator:a9479dfc6b7ea16de75f3f484bc33eb85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a851119f869d726fd2f491fe1a2f73c88"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_a_r_g_e_t_c___register_map_8h.html#a851119f869d726fd2f491fe1a2f73c88">TC_QBIAS_REG</a>&#160;&#160;&#160;78</td></tr>
<tr class="memdesc:a851119f869d726fd2f491fe1a2f73c88"><td class="mdescLeft">&#160;</td><td class="mdescRight">DAC Voltage Bias for the Delay Lock Loop (DLL)  <a href="#a851119f869d726fd2f491fe1a2f73c88">More...</a><br /></td></tr>
<tr class="separator:a851119f869d726fd2f491fe1a2f73c88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad8c2147fbc76ce5accfaf914e5618172"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_a_r_g_e_t_c___register_map_8h.html#ad8c2147fbc76ce5accfaf914e5618172">TC_VTRIMT_REG</a>&#160;&#160;&#160;79</td></tr>
<tr class="memdesc:ad8c2147fbc76ce5accfaf914e5618172"><td class="mdescLeft">&#160;</td><td class="mdescRight">DAC Voltage for fine tune of SSTOUFB signal.  <a href="#ad8c2147fbc76ce5accfaf914e5618172">More...</a><br /></td></tr>
<tr class="separator:ad8c2147fbc76ce5accfaf914e5618172"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aefc11a0ffdb29d47da553b0050f53ca9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_a_r_g_e_t_c___register_map_8h.html#aefc11a0ffdb29d47da553b0050f53ca9">TC_VBIAS_REG</a>&#160;&#160;&#160;80</td></tr>
<tr class="memdesc:aefc11a0ffdb29d47da553b0050f53ca9"><td class="mdescLeft">&#160;</td><td class="mdescRight">DAC Voltage for global fine tune of the Vdly1 to Vdly64, with base address TC_VDLYTUNE_REG.  <a href="#aefc11a0ffdb29d47da553b0050f53ca9">More...</a><br /></td></tr>
<tr class="separator:aefc11a0ffdb29d47da553b0050f53ca9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b79a0397aab3ec3d35cf94070a9c730"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_a_r_g_e_t_c___register_map_8h.html#a3b79a0397aab3ec3d35cf94070a9c730">TC_VAPBUFF_REG</a>&#160;&#160;&#160;81</td></tr>
<tr class="memdesc:a3b79a0397aab3ec3d35cf94070a9c730"><td class="mdescLeft">&#160;</td><td class="mdescRight">DAC Voltage bias for VADJP, 0 = disable.  <a href="#a3b79a0397aab3ec3d35cf94070a9c730">More...</a><br /></td></tr>
<tr class="separator:a3b79a0397aab3ec3d35cf94070a9c730"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a39420f232221429698f4a5d6b0316056"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_a_r_g_e_t_c___register_map_8h.html#a39420f232221429698f4a5d6b0316056">TC_VADJP_REG</a>&#160;&#160;&#160;82</td></tr>
<tr class="memdesc:a39420f232221429698f4a5d6b0316056"><td class="mdescLeft">&#160;</td><td class="mdescRight">DAC Voltage for the DLL.  <a href="#a39420f232221429698f4a5d6b0316056">More...</a><br /></td></tr>
<tr class="separator:a39420f232221429698f4a5d6b0316056"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a715bc2cab8b7e6b65146677373a30bf4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_a_r_g_e_t_c___register_map_8h.html#a715bc2cab8b7e6b65146677373a30bf4">TC_VANBUFF_REG</a>&#160;&#160;&#160;83</td></tr>
<tr class="memdesc:a715bc2cab8b7e6b65146677373a30bf4"><td class="mdescLeft">&#160;</td><td class="mdescRight">DAC Voltage bias for VADJN, 0 = disable.  <a href="#a715bc2cab8b7e6b65146677373a30bf4">More...</a><br /></td></tr>
<tr class="separator:a715bc2cab8b7e6b65146677373a30bf4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6ada6f68b8bb6491096841e849bdaacc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_a_r_g_e_t_c___register_map_8h.html#a6ada6f68b8bb6491096841e849bdaacc">TC_VADJN_REG</a>&#160;&#160;&#160;84</td></tr>
<tr class="memdesc:a6ada6f68b8bb6491096841e849bdaacc"><td class="mdescLeft">&#160;</td><td class="mdescRight">DAC Voltage for the DLL.  <a href="#a6ada6f68b8bb6491096841e849bdaacc">More...</a><br /></td></tr>
<tr class="separator:a6ada6f68b8bb6491096841e849bdaacc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeea124acb8e9b77a31c2cab08e970e19"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_a_r_g_e_t_c___register_map_8h.html#aeea124acb8e9b77a31c2cab08e970e19">TC_SBBIAS_REG</a>&#160;&#160;&#160;85</td></tr>
<tr class="memdesc:aeea124acb8e9b77a31c2cab08e970e19"><td class="mdescLeft">&#160;</td><td class="mdescRight">DAC Voltage bias for Super Buffer and Registers.  <a href="#aeea124acb8e9b77a31c2cab08e970e19">More...</a><br /></td></tr>
<tr class="separator:aeea124acb8e9b77a31c2cab08e970e19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a13df1fcfc6c7eaebd8172059656a13ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_a_r_g_e_t_c___register_map_8h.html#a13df1fcfc6c7eaebd8172059656a13ee">TC_VDISCH_REG</a>&#160;&#160;&#160;86</td></tr>
<tr class="memdesc:a13df1fcfc6c7eaebd8172059656a13ee"><td class="mdescLeft">&#160;</td><td class="mdescRight">DAC Voltage bias for the discharge of the Wilkinson compator capacitor.  <a href="#a13df1fcfc6c7eaebd8172059656a13ee">More...</a><br /></td></tr>
<tr class="separator:a13df1fcfc6c7eaebd8172059656a13ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab5b96df1a3262e8aa6e63c70ec1c1439"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_a_r_g_e_t_c___register_map_8h.html#ab5b96df1a3262e8aa6e63c70ec1c1439">TC_ISEL_REG</a>&#160;&#160;&#160;87</td></tr>
<tr class="memdesc:ab5b96df1a3262e8aa6e63c70ec1c1439"><td class="mdescLeft">&#160;</td><td class="mdescRight">DAC Voltage bias for increasing/decreasing the slope charge of the Wilkinson capacitor.  <a href="#ab5b96df1a3262e8aa6e63c70ec1c1439">More...</a><br /></td></tr>
<tr class="separator:ab5b96df1a3262e8aa6e63c70ec1c1439"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad458afbd85deb47d8d03f6598c371b7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_a_r_g_e_t_c___register_map_8h.html#ad458afbd85deb47d8d03f6598c371b7b">TC_DBBIAS_REG</a>&#160;&#160;&#160;88</td></tr>
<tr class="memdesc:ad458afbd85deb47d8d03f6598c371b7b"><td class="mdescLeft">&#160;</td><td class="mdescRight">DAC Voltage Bias for SSBIAS, VDISCH and ISEL.  <a href="#ad458afbd85deb47d8d03f6598c371b7b">More...</a><br /></td></tr>
<tr class="separator:ad458afbd85deb47d8d03f6598c371b7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8de727b19f1490c4a744512462df0ae5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_a_r_g_e_t_c___register_map_8h.html#a8de727b19f1490c4a744512462df0ae5">TC_CMPBIAS2_REG</a>&#160;&#160;&#160;89</td></tr>
<tr class="memdesc:a8de727b19f1490c4a744512462df0ae5"><td class="mdescLeft">&#160;</td><td class="mdescRight">DAC Voltage Bias for 2nd MosFET stage.  <a href="#a8de727b19f1490c4a744512462df0ae5">More...</a><br /></td></tr>
<tr class="separator:a8de727b19f1490c4a744512462df0ae5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f70b4595954ee34ef051f037d60ad72"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_a_r_g_e_t_c___register_map_8h.html#a6f70b4595954ee34ef051f037d60ad72">TC_PUBIAS_REG</a>&#160;&#160;&#160;90</td></tr>
<tr class="memdesc:a6f70b4595954ee34ef051f037d60ad72"><td class="mdescLeft">&#160;</td><td class="mdescRight">DAC Voltage Bias for the Pull-Up MosFET.  <a href="#a6f70b4595954ee34ef051f037d60ad72">More...</a><br /></td></tr>
<tr class="separator:a6f70b4595954ee34ef051f037d60ad72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a981f56858ab0505bdfb5f44a8e383a08"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_a_r_g_e_t_c___register_map_8h.html#a981f56858ab0505bdfb5f44a8e383a08">TC_CMPBIASIN_REG</a>&#160;&#160;&#160;91</td></tr>
<tr class="memdesc:a981f56858ab0505bdfb5f44a8e383a08"><td class="mdescLeft">&#160;</td><td class="mdescRight">DAC Voltage Bias for the current source of the Wilkinson Comparator.  <a href="#a981f56858ab0505bdfb5f44a8e383a08">More...</a><br /></td></tr>
<tr class="separator:a981f56858ab0505bdfb5f44a8e383a08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af51134fc67d8fb0b51f0f740de167547"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_a_r_g_e_t_c___register_map_8h.html#af51134fc67d8fb0b51f0f740de167547">TC_MISCDIG_REG</a>&#160;&#160;&#160;92</td></tr>
<tr class="memdesc:af51134fc67d8fb0b51f0f740de167547"><td class="mdescLeft">&#160;</td><td class="mdescRight">Miscellanous register.  <a href="#af51134fc67d8fb0b51f0f740de167547">More...</a><br /></td></tr>
<tr class="separator:af51134fc67d8fb0b51f0f740de167547"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0cbafe5115580fb4d1f0904c9922c984"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_a_r_g_e_t_c___register_map_8h.html#a0cbafe5115580fb4d1f0904c9922c984">TC_TPG_REG</a>&#160;&#160;&#160;128</td></tr>
<tr class="memdesc:a0cbafe5115580fb4d1f0904c9922c984"><td class="mdescLeft">&#160;</td><td class="mdescRight">Test pattern generator Register.  <a href="#a0cbafe5115580fb4d1f0904c9922c984">More...</a><br /></td></tr>
<tr class="separator:a0cbafe5115580fb4d1f0904c9922c984"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e998c3bc3a8b7e9af80fd021f3e025f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_a_r_g_e_t_c___register_map_8h.html#a2e998c3bc3a8b7e9af80fd021f3e025f">TC_CONTROL_REG</a>&#160;&#160;&#160;129</td></tr>
<tr class="memdesc:a2e998c3bc3a8b7e9af80fd021f3e025f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Programmable Logic (PL) control register.  <a href="#a2e998c3bc3a8b7e9af80fd021f3e025f">More...</a><br /></td></tr>
<tr class="separator:a2e998c3bc3a8b7e9af80fd021f3e025f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a63ac36b9e7738f8045152703b0d12610"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_a_r_g_e_t_c___register_map_8h.html#a63ac36b9e7738f8045152703b0d12610">WRITE_MASK</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="memdesc:a63ac36b9e7738f8045152703b0d12610"><td class="mdescLeft">&#160;</td><td class="mdescRight">PL Control Mask : Write to TARGETC register.  <a href="#a63ac36b9e7738f8045152703b0d12610">More...</a><br /></td></tr>
<tr class="separator:a63ac36b9e7738f8045152703b0d12610"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a438c77f5783ee313533f65a4c152e4ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_a_r_g_e_t_c___register_map_8h.html#a438c77f5783ee313533f65a4c152e4ca">REGCLR_MASK</a>&#160;&#160;&#160;0x00000020</td></tr>
<tr class="memdesc:a438c77f5783ee313533f65a4c152e4ca"><td class="mdescLeft">&#160;</td><td class="mdescRight">PL Control Mask : control over TARGETC Register Clear input (RegCLR)  <a href="#a438c77f5783ee313533f65a4c152e4ca">More...</a><br /></td></tr>
<tr class="separator:a438c77f5783ee313533f65a4c152e4ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a596e8b51a5e6b2586991e248dc07165c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_a_r_g_e_t_c___register_map_8h.html#a596e8b51a5e6b2586991e248dc07165c">SS_TPG_MASK</a>&#160;&#160;&#160;0x00000080</td></tr>
<tr class="memdesc:a596e8b51a5e6b2586991e248dc07165c"><td class="mdescLeft">&#160;</td><td class="mdescRight">PL Control Mask : control over TARGETC Sample Any Select input (Sampl_Any), 0 = TPG or 1 = Sample.  <a href="#a596e8b51a5e6b2586991e248dc07165c">More...</a><br /></td></tr>
<tr class="separator:a596e8b51a5e6b2586991e248dc07165c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a47f9d2a4d58cdfd1d178ca05bd3a5c17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_a_r_g_e_t_c___register_map_8h.html#a47f9d2a4d58cdfd1d178ca05bd3a5c17">WINDOW_MASK</a>&#160;&#160;&#160;0x00000400</td></tr>
<tr class="memdesc:a47f9d2a4d58cdfd1d178ca05bd3a5c17"><td class="mdescLeft">&#160;</td><td class="mdescRight">PL Control Mask : Sample and Readout of windows depending on the arguments in TC_FSTWINDOW_REG and TC_NBRWINDOW_REG.  <a href="#a47f9d2a4d58cdfd1d178ca05bd3a5c17">More...</a><br /></td></tr>
<tr class="separator:a47f9d2a4d58cdfd1d178ca05bd3a5c17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a16ee83208bcd1d26a5882850012aeab5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_a_r_g_e_t_c___register_map_8h.html#a16ee83208bcd1d26a5882850012aeab5">SWRESET_MASK</a>&#160;&#160;&#160;0x00001000</td></tr>
<tr class="memdesc:a16ee83208bcd1d26a5882850012aeab5"><td class="mdescLeft">&#160;</td><td class="mdescRight">PL Control Mask : Software reset for PL side, 0=enable, 1 disable.  <a href="#a16ee83208bcd1d26a5882850012aeab5">More...</a><br /></td></tr>
<tr class="separator:a16ee83208bcd1d26a5882850012aeab5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a85a510fae85cfd4e624459edf02e404d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_a_r_g_e_t_c___register_map_8h.html#a85a510fae85cfd4e624459edf02e404d">SMODE_MASK</a>&#160;&#160;&#160;0x00002000</td></tr>
<tr class="memdesc:a85a510fae85cfd4e624459edf02e404d"><td class="mdescLeft">&#160;</td><td class="mdescRight">PL Control Mask : Development bit for selection between interrupt mode, 0= each sample redout or 1=AXI-DMA.  <a href="#a85a510fae85cfd4e624459edf02e404d">More...</a><br /></td></tr>
<tr class="separator:a85a510fae85cfd4e624459edf02e404d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a37a6f450b340fa97d3ee7193c767db89"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_a_r_g_e_t_c___register_map_8h.html#a37a6f450b340fa97d3ee7193c767db89">TESTSTREAM_MASK</a>&#160;&#160;&#160;0x00004000</td></tr>
<tr class="memdesc:a37a6f450b340fa97d3ee7193c767db89"><td class="mdescLeft">&#160;</td><td class="mdescRight">PL Control Mask : Test the stream by sending dummy data from AXI-Stream component.  <a href="#a37a6f450b340fa97d3ee7193c767db89">More...</a><br /></td></tr>
<tr class="separator:a37a6f450b340fa97d3ee7193c767db89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a073c40dc6c27cf12d24ae5afb37d25bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_a_r_g_e_t_c___register_map_8h.html#a073c40dc6c27cf12d24ae5afb37d25bd">TESTFIFO_MASK</a>&#160;&#160;&#160;0x00008000</td></tr>
<tr class="memdesc:a073c40dc6c27cf12d24ae5afb37d25bd"><td class="mdescLeft">&#160;</td><td class="mdescRight">PL Control Mask : Test the FIFO manager by filling it with dummy data.  <a href="#a073c40dc6c27cf12d24ae5afb37d25bd">More...</a><br /></td></tr>
<tr class="separator:a073c40dc6c27cf12d24ae5afb37d25bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afdc9e8073d00d7022055ab159c9053b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_a_r_g_e_t_c___register_map_8h.html#afdc9e8073d00d7022055ab159c9053b1">PSBUSY_MASK</a>&#160;&#160;&#160;0x00010000</td></tr>
<tr class="memdesc:afdc9e8073d00d7022055ab159c9053b1"><td class="mdescLeft">&#160;</td><td class="mdescRight">PL Control Mask : processing system busy mask, to diable new transfer before it is ready.  <a href="#afdc9e8073d00d7022055ab159c9053b1">More...</a><br /></td></tr>
<tr class="separator:afdc9e8073d00d7022055ab159c9053b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab04b91f2ac4e34719c5e3605f3e34bd2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_a_r_g_e_t_c___register_map_8h.html#ab04b91f2ac4e34719c5e3605f3e34bd2">CPUMODE_MASK</a>&#160;&#160;&#160;0x00020000</td></tr>
<tr class="memdesc:ab04b91f2ac4e34719c5e3605f3e34bd2"><td class="mdescLeft">&#160;</td><td class="mdescRight">PL Control Mask : PL Running mode, 0=User Mode or 1 = Trigger mode.  <a href="#ab04b91f2ac4e34719c5e3605f3e34bd2">More...</a><br /></td></tr>
<tr class="separator:ab04b91f2ac4e34719c5e3605f3e34bd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a14c1fe49c274c8d2b558d9f06876e2bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_a_r_g_e_t_c___register_map_8h.html#a14c1fe49c274c8d2b558d9f06876e2bc">TC_STATUS_REG</a>&#160;&#160;&#160;130</td></tr>
<tr class="memdesc:a14c1fe49c274c8d2b558d9f06876e2bc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Programmable Logic (PL) status register.  <a href="#a14c1fe49c274c8d2b558d9f06876e2bc">More...</a><br /></td></tr>
<tr class="separator:a14c1fe49c274c8d2b558d9f06876e2bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1756efebd567c063f8a5c230e47d53d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_a_r_g_e_t_c___register_map_8h.html#a1756efebd567c063f8a5c230e47d53d9">BUSY_MASK</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="memdesc:a1756efebd567c063f8a5c230e47d53d9"><td class="mdescLeft">&#160;</td><td class="mdescRight">PL Status Mask : Write Register action status.  <a href="#a1756efebd567c063f8a5c230e47d53d9">More...</a><br /></td></tr>
<tr class="separator:a1756efebd567c063f8a5c230e47d53d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f89f798b65218af57462a164d5b10a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_a_r_g_e_t_c___register_map_8h.html#a2f89f798b65218af57462a164d5b10a1">LOCKED_MASK</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr class="memdesc:a2f89f798b65218af57462a164d5b10a1"><td class="mdescLeft">&#160;</td><td class="mdescRight">PL Status Mask : Clock management system MMCM lock feedback.  <a href="#a2f89f798b65218af57462a164d5b10a1">More...</a><br /></td></tr>
<tr class="separator:a2f89f798b65218af57462a164d5b10a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd03059921c3be5f2e51640bd0bc42da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_a_r_g_e_t_c___register_map_8h.html#acd03059921c3be5f2e51640bd0bc42da">STORAGE_MASK</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr class="memdesc:acd03059921c3be5f2e51640bd0bc42da"><td class="mdescLeft">&#160;</td><td class="mdescRight">PL Status Mask : Feedback of the sample and readout of Windows action (WINDOW_MASK in control register)  <a href="#acd03059921c3be5f2e51640bd0bc42da">More...</a><br /></td></tr>
<tr class="separator:acd03059921c3be5f2e51640bd0bc42da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab8b77e044cc8d0c088d9d82ff5cbb73e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_a_r_g_e_t_c___register_map_8h.html#ab8b77e044cc8d0c088d9d82ff5cbb73e">SSVALID_MASK</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr class="memdesc:ab8b77e044cc8d0c088d9d82ff5cbb73e"><td class="mdescLeft">&#160;</td><td class="mdescRight">PL Status Mask : Sample Select valid signal, monitors new sample availibility.  <a href="#ab8b77e044cc8d0c088d9d82ff5cbb73e">More...</a><br /></td></tr>
<tr class="separator:ab8b77e044cc8d0c088d9d82ff5cbb73e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac2e0faa3c4766775b9fbc072eead0651"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_a_r_g_e_t_c___register_map_8h.html#ac2e0faa3c4766775b9fbc072eead0651">WINDOWBUSY_MASK</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr class="memdesc:ac2e0faa3c4766775b9fbc072eead0651"><td class="mdescLeft">&#160;</td><td class="mdescRight">PL Status Mask : Monitor busy bit for the readout, digitization and sample readout processes.  <a href="#ac2e0faa3c4766775b9fbc072eead0651">More...</a><br /></td></tr>
<tr class="separator:ac2e0faa3c4766775b9fbc072eead0651"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a541a68bae30e30500105023cee98510a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_a_r_g_e_t_c___register_map_8h.html#a541a68bae30e30500105023cee98510a">TC_ADDR_REG</a>&#160;&#160;&#160;131</td></tr>
<tr class="memdesc:a541a68bae30e30500105023cee98510a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Address of register to be update in the TARGETC for a write register operation.  <a href="#a541a68bae30e30500105023cee98510a">More...</a><br /></td></tr>
<tr class="separator:a541a68bae30e30500105023cee98510a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e5a2c236b51f5b33c83818b054b2361"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_a_r_g_e_t_c___register_map_8h.html#a2e5a2c236b51f5b33c83818b054b2361">TC_DATA_OUT_REG</a>&#160;&#160;&#160;132</td></tr>
<tr class="memdesc:a2e5a2c236b51f5b33c83818b054b2361"><td class="mdescLeft">&#160;</td><td class="mdescRight">read back register for write register operation  <a href="#a2e5a2c236b51f5b33c83818b054b2361">More...</a><br /></td></tr>
<tr class="separator:a2e5a2c236b51f5b33c83818b054b2361"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a40b8d179eced9e0232eb8f323e1bdc9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_a_r_g_e_t_c___register_map_8h.html#a40b8d179eced9e0232eb8f323e1bdc9d">TC_eDO_CH0_REG</a>&#160;&#160;&#160;133</td></tr>
<tr class="memdesc:a40b8d179eced9e0232eb8f323e1bdc9d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sample readout for Channel 0 using SMODE=0.  <a href="#a40b8d179eced9e0232eb8f323e1bdc9d">More...</a><br /></td></tr>
<tr class="separator:a40b8d179eced9e0232eb8f323e1bdc9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba1b2b59ff837fb5cd09d54fd982cdfe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_a_r_g_e_t_c___register_map_8h.html#aba1b2b59ff837fb5cd09d54fd982cdfe">TC_eDO_CH1_REG</a>&#160;&#160;&#160;134</td></tr>
<tr class="memdesc:aba1b2b59ff837fb5cd09d54fd982cdfe"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sample readout for Channel 1 using SMODE=0.  <a href="#aba1b2b59ff837fb5cd09d54fd982cdfe">More...</a><br /></td></tr>
<tr class="separator:aba1b2b59ff837fb5cd09d54fd982cdfe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c80cf8b07eb66f7831ba7a43fb33764"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_a_r_g_e_t_c___register_map_8h.html#a3c80cf8b07eb66f7831ba7a43fb33764">TC_eDO_CH2_REG</a>&#160;&#160;&#160;135</td></tr>
<tr class="memdesc:a3c80cf8b07eb66f7831ba7a43fb33764"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sample readout for Channel 2 using SMODE=0.  <a href="#a3c80cf8b07eb66f7831ba7a43fb33764">More...</a><br /></td></tr>
<tr class="separator:a3c80cf8b07eb66f7831ba7a43fb33764"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6eed0aea901f042f61f48784f5811aa7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_a_r_g_e_t_c___register_map_8h.html#a6eed0aea901f042f61f48784f5811aa7">TC_eDO_CH3_REG</a>&#160;&#160;&#160;136</td></tr>
<tr class="memdesc:a6eed0aea901f042f61f48784f5811aa7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sample readout for Channel 3 using SMODE=0.  <a href="#a6eed0aea901f042f61f48784f5811aa7">More...</a><br /></td></tr>
<tr class="separator:a6eed0aea901f042f61f48784f5811aa7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac0d14d7a16998f3b6309c6ebce72123f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_a_r_g_e_t_c___register_map_8h.html#ac0d14d7a16998f3b6309c6ebce72123f">TC_eDO_CH4_REG</a>&#160;&#160;&#160;137</td></tr>
<tr class="memdesc:ac0d14d7a16998f3b6309c6ebce72123f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sample readout for Channel 4 using SMODE=0.  <a href="#ac0d14d7a16998f3b6309c6ebce72123f">More...</a><br /></td></tr>
<tr class="separator:ac0d14d7a16998f3b6309c6ebce72123f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1c0a273ae0bec71a899cf55556053c29"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_a_r_g_e_t_c___register_map_8h.html#a1c0a273ae0bec71a899cf55556053c29">TC_eDO_CH5_REG</a>&#160;&#160;&#160;138</td></tr>
<tr class="memdesc:a1c0a273ae0bec71a899cf55556053c29"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sample readout for Channel 5 using SMODE=0.  <a href="#a1c0a273ae0bec71a899cf55556053c29">More...</a><br /></td></tr>
<tr class="separator:a1c0a273ae0bec71a899cf55556053c29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae7344b1916ed6522f65a77de064f993e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_a_r_g_e_t_c___register_map_8h.html#ae7344b1916ed6522f65a77de064f993e">TC_eDO_CH6_REG</a>&#160;&#160;&#160;139</td></tr>
<tr class="memdesc:ae7344b1916ed6522f65a77de064f993e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sample readout for Channel 6 using SMODE=0.  <a href="#ae7344b1916ed6522f65a77de064f993e">More...</a><br /></td></tr>
<tr class="separator:ae7344b1916ed6522f65a77de064f993e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3278d32f7947ce4978e23965d943f202"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_a_r_g_e_t_c___register_map_8h.html#a3278d32f7947ce4978e23965d943f202">TC_eDO_CH7_REG</a>&#160;&#160;&#160;140</td></tr>
<tr class="memdesc:a3278d32f7947ce4978e23965d943f202"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sample readout for Channel 7 using SMODE=0.  <a href="#a3278d32f7947ce4978e23965d943f202">More...</a><br /></td></tr>
<tr class="separator:a3278d32f7947ce4978e23965d943f202"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa241e8643d2b2c2d70ab01e0d0b76c45"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_a_r_g_e_t_c___register_map_8h.html#aa241e8643d2b2c2d70ab01e0d0b76c45">TC_eDO_CH8_REG</a>&#160;&#160;&#160;141</td></tr>
<tr class="memdesc:aa241e8643d2b2c2d70ab01e0d0b76c45"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sample readout for Channel 8 using SMODE=0.  <a href="#aa241e8643d2b2c2d70ab01e0d0b76c45">More...</a><br /></td></tr>
<tr class="separator:aa241e8643d2b2c2d70ab01e0d0b76c45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a39c687a6f9ec0d2f8ccb3b2faecfde3c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_a_r_g_e_t_c___register_map_8h.html#a39c687a6f9ec0d2f8ccb3b2faecfde3c">TC_eDO_CH9_REG</a>&#160;&#160;&#160;142</td></tr>
<tr class="memdesc:a39c687a6f9ec0d2f8ccb3b2faecfde3c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sample readout for Channel 9 using SMODE=0.  <a href="#a39c687a6f9ec0d2f8ccb3b2faecfde3c">More...</a><br /></td></tr>
<tr class="separator:a39c687a6f9ec0d2f8ccb3b2faecfde3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a955fb8aa57f521bf1ecd73a46f436451"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_a_r_g_e_t_c___register_map_8h.html#a955fb8aa57f521bf1ecd73a46f436451">TC_eDO_CH10_REG</a>&#160;&#160;&#160;143</td></tr>
<tr class="memdesc:a955fb8aa57f521bf1ecd73a46f436451"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sample readout for Channel 10 using SMODE=0.  <a href="#a955fb8aa57f521bf1ecd73a46f436451">More...</a><br /></td></tr>
<tr class="separator:a955fb8aa57f521bf1ecd73a46f436451"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad21b7cae9364377be74c4f8955b8c591"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_a_r_g_e_t_c___register_map_8h.html#ad21b7cae9364377be74c4f8955b8c591">TC_eDO_CH11_REG</a>&#160;&#160;&#160;144</td></tr>
<tr class="memdesc:ad21b7cae9364377be74c4f8955b8c591"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sample readout for Channel 11 using SMODE=0.  <a href="#ad21b7cae9364377be74c4f8955b8c591">More...</a><br /></td></tr>
<tr class="separator:ad21b7cae9364377be74c4f8955b8c591"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a89d3c191e09b5a2fd9dba84d131bbcc7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_a_r_g_e_t_c___register_map_8h.html#a89d3c191e09b5a2fd9dba84d131bbcc7">TC_eDO_CH12_REG</a>&#160;&#160;&#160;145</td></tr>
<tr class="memdesc:a89d3c191e09b5a2fd9dba84d131bbcc7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sample readout for Channel 12 using SMODE=0.  <a href="#a89d3c191e09b5a2fd9dba84d131bbcc7">More...</a><br /></td></tr>
<tr class="separator:a89d3c191e09b5a2fd9dba84d131bbcc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e1c8296e9f2306d1977b8d568c73dc3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_a_r_g_e_t_c___register_map_8h.html#a0e1c8296e9f2306d1977b8d568c73dc3">TC_eDO_CH13_REG</a>&#160;&#160;&#160;146</td></tr>
<tr class="memdesc:a0e1c8296e9f2306d1977b8d568c73dc3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sample readout for Channel 13 using SMODE=0.  <a href="#a0e1c8296e9f2306d1977b8d568c73dc3">More...</a><br /></td></tr>
<tr class="separator:a0e1c8296e9f2306d1977b8d568c73dc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a29b485c0731976566c3af66844eb7462"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_a_r_g_e_t_c___register_map_8h.html#a29b485c0731976566c3af66844eb7462">TC_eDO_CH14_REG</a>&#160;&#160;&#160;147</td></tr>
<tr class="memdesc:a29b485c0731976566c3af66844eb7462"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sample readout for Channel 14 using SMODE=0.  <a href="#a29b485c0731976566c3af66844eb7462">More...</a><br /></td></tr>
<tr class="separator:a29b485c0731976566c3af66844eb7462"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a36ebe25b50f49943be34477eef8c396a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_a_r_g_e_t_c___register_map_8h.html#a36ebe25b50f49943be34477eef8c396a">TC_eDO_CH15_REG</a>&#160;&#160;&#160;148</td></tr>
<tr class="memdesc:a36ebe25b50f49943be34477eef8c396a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sample readout for Channel 15 using SMODE=0.  <a href="#a36ebe25b50f49943be34477eef8c396a">More...</a><br /></td></tr>
<tr class="separator:a36ebe25b50f49943be34477eef8c396a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a28fad39d9c8a3c759f3abf9dc9107bd7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_a_r_g_e_t_c___register_map_8h.html#a28fad39d9c8a3c759f3abf9dc9107bd7">TC_FSTWINDOW_REG</a>&#160;&#160;&#160;151</td></tr>
<tr class="memdesc:a28fad39d9c8a3c759f3abf9dc9107bd7"><td class="mdescLeft">&#160;</td><td class="mdescRight">For windowr operation in User Mode (CPUMODE=0), this register specifies the first window from 0 to 511.  <a href="#a28fad39d9c8a3c759f3abf9dc9107bd7">More...</a><br /></td></tr>
<tr class="separator:a28fad39d9c8a3c759f3abf9dc9107bd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6ca907085d9165322955478f133bb97e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_a_r_g_e_t_c___register_map_8h.html#a6ca907085d9165322955478f133bb97e">TC_NBRWINDOW_REG</a>&#160;&#160;&#160;152</td></tr>
<tr class="memdesc:a6ca907085d9165322955478f133bb97e"><td class="mdescLeft">&#160;</td><td class="mdescRight">For window operation in User Mode (CPUMODE=0), this register specifies the number of window to be readout consecutively, MAXIMUM is 15 windows.  <a href="#a6ca907085d9165322955478f133bb97e">More...</a><br /></td></tr>
<tr class="separator:a6ca907085d9165322955478f133bb97e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af83756a6f11b1fda120f23e902dc2d30"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_a_r_g_e_t_c___register_map_8h.html#af83756a6f11b1fda120f23e902dc2d30">LAST_REGISTER_ADDR</a>&#160;&#160;&#160;153</td></tr>
<tr class="memdesc:af83756a6f11b1fda120f23e902dc2d30"><td class="mdescLeft">&#160;</td><td class="mdescRight">Last register.  <a href="#af83756a6f11b1fda120f23e902dc2d30">More...</a><br /></td></tr>
<tr class="separator:af83756a6f11b1fda120f23e902dc2d30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a514ad415fb6125ba296793df7d1a468a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_a_r_g_e_t_c___register_map_8h.html#a514ad415fb6125ba296793df7d1a468a">ENABLE</a>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:a514ad415fb6125ba296793df7d1a468a"><td class="mdescLeft">&#160;</td><td class="mdescRight">PL Control Register Mask enable action.  <a href="#a514ad415fb6125ba296793df7d1a468a">More...</a><br /></td></tr>
<tr class="separator:a514ad415fb6125ba296793df7d1a468a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a99496f7308834e8b220f7894efa0b6ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_a_r_g_e_t_c___register_map_8h.html#a99496f7308834e8b220f7894efa0b6ab">DISABLE</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:a99496f7308834e8b220f7894efa0b6ab"><td class="mdescLeft">&#160;</td><td class="mdescRight">PL Control Register Mask disable action.  <a href="#a99496f7308834e8b220f7894efa0b6ab">More...</a><br /></td></tr>
<tr class="separator:a99496f7308834e8b220f7894efa0b6ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab5889105dcd019008c9448dff61323f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_a_r_g_e_t_c___register_map_8h.html#ab5889105dcd019008c9448dff61323f6">INIT</a>&#160;&#160;&#160;2</td></tr>
<tr class="memdesc:ab5889105dcd019008c9448dff61323f6"><td class="mdescLeft">&#160;</td><td class="mdescRight">PL Control Register Mask INIT action.  <a href="#ab5889105dcd019008c9448dff61323f6">More...</a><br /></td></tr>
<tr class="separator:ab5889105dcd019008c9448dff61323f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:a75c207718aac25b039f539a717bedf1c"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_a_r_g_e_t_c___register_map_8h.html#a75c207718aac25b039f539a717bedf1c">SetTargetCRegisters</a> (void)</td></tr>
<tr class="memdesc:a75c207718aac25b039f539a717bedf1c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the TargetC Registers to default value using AXI Lite control.  <a href="#a75c207718aac25b039f539a717bedf1c">More...</a><br /></td></tr>
<tr class="separator:a75c207718aac25b039f539a717bedf1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d2306afc10a029a7860a9397c4a168d"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_a_r_g_e_t_c___register_map_8h.html#a0d2306afc10a029a7860a9397c4a168d">GetTargetCStatus</a> ()</td></tr>
<tr class="memdesc:a0d2306afc10a029a7860a9397c4a168d"><td class="mdescLeft">&#160;</td><td class="mdescRight">In VERBOSE mode, print the status bit.  <a href="#a0d2306afc10a029a7860a9397c4a168d">More...</a><br /></td></tr>
<tr class="separator:a0d2306afc10a029a7860a9397c4a168d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a94d4774c370e66c8f467fb25ba84ac0e"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_a_r_g_e_t_c___register_map_8h.html#a94d4774c370e66c8f467fb25ba84ac0e">GetTargetCControl</a> ()</td></tr>
<tr class="memdesc:a94d4774c370e66c8f467fb25ba84ac0e"><td class="mdescLeft">&#160;</td><td class="mdescRight">In VERBOSE mode, print the control bit.  <a href="#a94d4774c370e66c8f467fb25ba84ac0e">More...</a><br /></td></tr>
<tr class="separator:a94d4774c370e66c8f467fb25ba84ac0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab78e8b74db0db6f7923e5e5b4d07cb9a"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_a_r_g_e_t_c___register_map_8h.html#ab78e8b74db0db6f7923e5e5b4d07cb9a">ControlRegisterWrite</a> (int mask, int actionID)</td></tr>
<tr class="memdesc:ab78e8b74db0db6f7923e5e5b4d07cb9a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Change a bit in the control register.  <a href="#ab78e8b74db0db6f7923e5e5b4d07cb9a">More...</a><br /></td></tr>
<tr class="separator:ab78e8b74db0db6f7923e5e5b4d07cb9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0171687cfd99ad3e2d9b00bdacd88d36"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_a_r_g_e_t_c___register_map_8h.html#a0171687cfd99ad3e2d9b00bdacd88d36">WriteRegister</a> (int regID, int regData)</td></tr>
<tr class="memdesc:a0171687cfd99ad3e2d9b00bdacd88d36"><td class="mdescLeft">&#160;</td><td class="mdescRight">Change the value of a TARGET register.  <a href="#a0171687cfd99ad3e2d9b00bdacd88d36">More...</a><br /></td></tr>
<tr class="separator:a0171687cfd99ad3e2d9b00bdacd88d36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adae92300a2b891ea8cc718bf2904ca74"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_a_r_g_e_t_c___register_map_8h.html#adae92300a2b891ea8cc718bf2904ca74">WriteReadBackRegister</a> (int regID, int regData)</td></tr>
<tr class="memdesc:adae92300a2b891ea8cc718bf2904ca74"><td class="mdescLeft">&#160;</td><td class="mdescRight">Change the value of a TARGET register and reads it back.  <a href="#adae92300a2b891ea8cc718bf2904ca74">More...</a><br /></td></tr>
<tr class="separator:adae92300a2b891ea8cc718bf2904ca74"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><dl class="section author"><dt>Author</dt><dd>Jonathan Hendriks </dd></dl>
<dl class="section date"><dt>Date</dt><dd>14th November 2018 </dd></dl>
<dl class="section version"><dt>Version</dt><dd>0.0 </dd></dl>
</div><h2 class="groupheader">Macro Definition Documentation</h2>
<a id="a1756efebd567c063f8a5c230e47d53d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1756efebd567c063f8a5c230e47d53d9">&#9670;&nbsp;</a></span>BUSY_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BUSY_MASK&#160;&#160;&#160;0x00000001</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PL Status Mask : Write Register action status. </p>

</div>
</div>
<a id="ab04b91f2ac4e34719c5e3605f3e34bd2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab04b91f2ac4e34719c5e3605f3e34bd2">&#9670;&nbsp;</a></span>CPUMODE_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPUMODE_MASK&#160;&#160;&#160;0x00020000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PL Control Mask : PL Running mode, 0=User Mode or 1 = Trigger mode. </p>

</div>
</div>
<a id="a99496f7308834e8b220f7894efa0b6ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a99496f7308834e8b220f7894efa0b6ab">&#9670;&nbsp;</a></span>DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DISABLE&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PL Control Register Mask disable action. </p>

</div>
</div>
<a id="a514ad415fb6125ba296793df7d1a468a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a514ad415fb6125ba296793df7d1a468a">&#9670;&nbsp;</a></span>ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENABLE&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PL Control Register Mask enable action. </p>
<p>Utility define </p>

</div>
</div>
<a id="ab5889105dcd019008c9448dff61323f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab5889105dcd019008c9448dff61323f6">&#9670;&nbsp;</a></span>INIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INIT&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PL Control Register Mask INIT action. </p>

</div>
</div>
<a id="af83756a6f11b1fda120f23e902dc2d30"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af83756a6f11b1fda120f23e902dc2d30">&#9670;&nbsp;</a></span>LAST_REGISTER_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LAST_REGISTER_ADDR&#160;&#160;&#160;153</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Last register. </p>

</div>
</div>
<a id="a2f89f798b65218af57462a164d5b10a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2f89f798b65218af57462a164d5b10a1">&#9670;&nbsp;</a></span>LOCKED_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LOCKED_MASK&#160;&#160;&#160;0x00000002</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PL Status Mask : Clock management system MMCM lock feedback. </p>

</div>
</div>
<a id="afdc9e8073d00d7022055ab159c9053b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afdc9e8073d00d7022055ab159c9053b1">&#9670;&nbsp;</a></span>PSBUSY_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PSBUSY_MASK&#160;&#160;&#160;0x00010000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PL Control Mask : processing system busy mask, to diable new transfer before it is ready. </p>

</div>
</div>
<a id="a438c77f5783ee313533f65a4c152e4ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a438c77f5783ee313533f65a4c152e4ca">&#9670;&nbsp;</a></span>REGCLR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REGCLR_MASK&#160;&#160;&#160;0x00000020</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PL Control Mask : control over TARGETC Register Clear input (RegCLR) </p>

</div>
</div>
<a id="a85a510fae85cfd4e624459edf02e404d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a85a510fae85cfd4e624459edf02e404d">&#9670;&nbsp;</a></span>SMODE_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SMODE_MASK&#160;&#160;&#160;0x00002000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PL Control Mask : Development bit for selection between interrupt mode, 0= each sample redout or 1=AXI-DMA. </p>

</div>
</div>
<a id="a596e8b51a5e6b2586991e248dc07165c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a596e8b51a5e6b2586991e248dc07165c">&#9670;&nbsp;</a></span>SS_TPG_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SS_TPG_MASK&#160;&#160;&#160;0x00000080</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PL Control Mask : control over TARGETC Sample Any Select input (Sampl_Any), 0 = TPG or 1 = Sample. </p>

</div>
</div>
<a id="ab8b77e044cc8d0c088d9d82ff5cbb73e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab8b77e044cc8d0c088d9d82ff5cbb73e">&#9670;&nbsp;</a></span>SSVALID_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSVALID_MASK&#160;&#160;&#160;0x00000008</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PL Status Mask : Sample Select valid signal, monitors new sample availibility. </p>

</div>
</div>
<a id="acd03059921c3be5f2e51640bd0bc42da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acd03059921c3be5f2e51640bd0bc42da">&#9670;&nbsp;</a></span>STORAGE_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STORAGE_MASK&#160;&#160;&#160;0x00000004</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PL Status Mask : Feedback of the sample and readout of Windows action (WINDOW_MASK in control register) </p>

</div>
</div>
<a id="a16ee83208bcd1d26a5882850012aeab5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a16ee83208bcd1d26a5882850012aeab5">&#9670;&nbsp;</a></span>SWRESET_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SWRESET_MASK&#160;&#160;&#160;0x00001000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PL Control Mask : Software reset for PL side, 0=enable, 1 disable. </p>

</div>
</div>
<a id="a7fd4241dfcd7f86a39e8c6f0bd5b457c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7fd4241dfcd7f86a39e8c6f0bd5b457c">&#9670;&nbsp;</a></span>TARGETC_REGISTERMAP_H</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TARGETC_REGISTERMAP_H&#160;&#160;&#160;/* by using protection macros */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a541a68bae30e30500105023cee98510a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a541a68bae30e30500105023cee98510a">&#9670;&nbsp;</a></span>TC_ADDR_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TC_ADDR_REG&#160;&#160;&#160;131</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Address of register to be update in the TARGETC for a write register operation. </p>

</div>
</div>
<a id="a8de727b19f1490c4a744512462df0ae5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8de727b19f1490c4a744512462df0ae5">&#9670;&nbsp;</a></span>TC_CMPBIAS2_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TC_CMPBIAS2_REG&#160;&#160;&#160;89</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DAC Voltage Bias for 2nd MosFET stage. </p>

</div>
</div>
<a id="a981f56858ab0505bdfb5f44a8e383a08"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a981f56858ab0505bdfb5f44a8e383a08">&#9670;&nbsp;</a></span>TC_CMPBIASIN_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TC_CMPBIASIN_REG&#160;&#160;&#160;91</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DAC Voltage Bias for the current source of the Wilkinson Comparator. </p>

</div>
</div>
<a id="a2e998c3bc3a8b7e9af80fd021f3e025f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2e998c3bc3a8b7e9af80fd021f3e025f">&#9670;&nbsp;</a></span>TC_CONTROL_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TC_CONTROL_REG&#160;&#160;&#160;129</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Programmable Logic (PL) control register. </p>
<p>PL-PS User registers </p>

</div>
</div>
<a id="a2e5a2c236b51f5b33c83818b054b2361"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2e5a2c236b51f5b33c83818b054b2361">&#9670;&nbsp;</a></span>TC_DATA_OUT_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TC_DATA_OUT_REG&#160;&#160;&#160;132</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>read back register for write register operation </p>

</div>
</div>
<a id="ad458afbd85deb47d8d03f6598c371b7b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad458afbd85deb47d8d03f6598c371b7b">&#9670;&nbsp;</a></span>TC_DBBIAS_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TC_DBBIAS_REG&#160;&#160;&#160;88</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DAC Voltage Bias for SSBIAS, VDISCH and ISEL. </p>

</div>
</div>
<a id="a40b8d179eced9e0232eb8f323e1bdc9d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a40b8d179eced9e0232eb8f323e1bdc9d">&#9670;&nbsp;</a></span>TC_eDO_CH0_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TC_eDO_CH0_REG&#160;&#160;&#160;133</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Sample readout for Channel 0 using SMODE=0. </p>

</div>
</div>
<a id="a955fb8aa57f521bf1ecd73a46f436451"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a955fb8aa57f521bf1ecd73a46f436451">&#9670;&nbsp;</a></span>TC_eDO_CH10_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TC_eDO_CH10_REG&#160;&#160;&#160;143</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Sample readout for Channel 10 using SMODE=0. </p>

</div>
</div>
<a id="ad21b7cae9364377be74c4f8955b8c591"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad21b7cae9364377be74c4f8955b8c591">&#9670;&nbsp;</a></span>TC_eDO_CH11_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TC_eDO_CH11_REG&#160;&#160;&#160;144</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Sample readout for Channel 11 using SMODE=0. </p>

</div>
</div>
<a id="a89d3c191e09b5a2fd9dba84d131bbcc7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a89d3c191e09b5a2fd9dba84d131bbcc7">&#9670;&nbsp;</a></span>TC_eDO_CH12_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TC_eDO_CH12_REG&#160;&#160;&#160;145</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Sample readout for Channel 12 using SMODE=0. </p>

</div>
</div>
<a id="a0e1c8296e9f2306d1977b8d568c73dc3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0e1c8296e9f2306d1977b8d568c73dc3">&#9670;&nbsp;</a></span>TC_eDO_CH13_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TC_eDO_CH13_REG&#160;&#160;&#160;146</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Sample readout for Channel 13 using SMODE=0. </p>

</div>
</div>
<a id="a29b485c0731976566c3af66844eb7462"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a29b485c0731976566c3af66844eb7462">&#9670;&nbsp;</a></span>TC_eDO_CH14_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TC_eDO_CH14_REG&#160;&#160;&#160;147</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Sample readout for Channel 14 using SMODE=0. </p>

</div>
</div>
<a id="a36ebe25b50f49943be34477eef8c396a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a36ebe25b50f49943be34477eef8c396a">&#9670;&nbsp;</a></span>TC_eDO_CH15_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TC_eDO_CH15_REG&#160;&#160;&#160;148</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Sample readout for Channel 15 using SMODE=0. </p>

</div>
</div>
<a id="aba1b2b59ff837fb5cd09d54fd982cdfe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aba1b2b59ff837fb5cd09d54fd982cdfe">&#9670;&nbsp;</a></span>TC_eDO_CH1_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TC_eDO_CH1_REG&#160;&#160;&#160;134</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Sample readout for Channel 1 using SMODE=0. </p>

</div>
</div>
<a id="a3c80cf8b07eb66f7831ba7a43fb33764"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3c80cf8b07eb66f7831ba7a43fb33764">&#9670;&nbsp;</a></span>TC_eDO_CH2_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TC_eDO_CH2_REG&#160;&#160;&#160;135</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Sample readout for Channel 2 using SMODE=0. </p>

</div>
</div>
<a id="a6eed0aea901f042f61f48784f5811aa7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6eed0aea901f042f61f48784f5811aa7">&#9670;&nbsp;</a></span>TC_eDO_CH3_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TC_eDO_CH3_REG&#160;&#160;&#160;136</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Sample readout for Channel 3 using SMODE=0. </p>

</div>
</div>
<a id="ac0d14d7a16998f3b6309c6ebce72123f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac0d14d7a16998f3b6309c6ebce72123f">&#9670;&nbsp;</a></span>TC_eDO_CH4_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TC_eDO_CH4_REG&#160;&#160;&#160;137</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Sample readout for Channel 4 using SMODE=0. </p>

</div>
</div>
<a id="a1c0a273ae0bec71a899cf55556053c29"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1c0a273ae0bec71a899cf55556053c29">&#9670;&nbsp;</a></span>TC_eDO_CH5_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TC_eDO_CH5_REG&#160;&#160;&#160;138</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Sample readout for Channel 5 using SMODE=0. </p>

</div>
</div>
<a id="ae7344b1916ed6522f65a77de064f993e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae7344b1916ed6522f65a77de064f993e">&#9670;&nbsp;</a></span>TC_eDO_CH6_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TC_eDO_CH6_REG&#160;&#160;&#160;139</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Sample readout for Channel 6 using SMODE=0. </p>

</div>
</div>
<a id="a3278d32f7947ce4978e23965d943f202"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3278d32f7947ce4978e23965d943f202">&#9670;&nbsp;</a></span>TC_eDO_CH7_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TC_eDO_CH7_REG&#160;&#160;&#160;140</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Sample readout for Channel 7 using SMODE=0. </p>

</div>
</div>
<a id="aa241e8643d2b2c2d70ab01e0d0b76c45"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa241e8643d2b2c2d70ab01e0d0b76c45">&#9670;&nbsp;</a></span>TC_eDO_CH8_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TC_eDO_CH8_REG&#160;&#160;&#160;141</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Sample readout for Channel 8 using SMODE=0. </p>

</div>
</div>
<a id="a39c687a6f9ec0d2f8ccb3b2faecfde3c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a39c687a6f9ec0d2f8ccb3b2faecfde3c">&#9670;&nbsp;</a></span>TC_eDO_CH9_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TC_eDO_CH9_REG&#160;&#160;&#160;142</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Sample readout for Channel 9 using SMODE=0. </p>

</div>
</div>
<a id="a28fad39d9c8a3c759f3abf9dc9107bd7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a28fad39d9c8a3c759f3abf9dc9107bd7">&#9670;&nbsp;</a></span>TC_FSTWINDOW_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TC_FSTWINDOW_REG&#160;&#160;&#160;151</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>For windowr operation in User Mode (CPUMODE=0), this register specifies the first window from 0 to 511. </p>

</div>
</div>
<a id="ab5b96df1a3262e8aa6e63c70ec1c1439"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab5b96df1a3262e8aa6e63c70ec1c1439">&#9670;&nbsp;</a></span>TC_ISEL_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TC_ISEL_REG&#160;&#160;&#160;87</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DAC Voltage bias for increasing/decreasing the slope charge of the Wilkinson capacitor. </p>

</div>
</div>
<a id="af51134fc67d8fb0b51f0f740de167547"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af51134fc67d8fb0b51f0f740de167547">&#9670;&nbsp;</a></span>TC_MISCDIG_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TC_MISCDIG_REG&#160;&#160;&#160;92</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Miscellanous register. </p>

</div>
</div>
<a id="a8fe2df15572bcd67cf27adc1cb9b2702"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8fe2df15572bcd67cf27adc1cb9b2702">&#9670;&nbsp;</a></span>TC_MONTIMING_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TC_MONTIMING_REG&#160;&#160;&#160;76</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Monitor Timing Register. </p>

</div>
</div>
<a id="abba38eb7b4de931e6ca68697289b7f9d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abba38eb7b4de931e6ca68697289b7f9d">&#9670;&nbsp;</a></span>TC_MT_PASS_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TC_MT_PASS_MASK&#160;&#160;&#160;0x00000004</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Monitor Timing Output Pin selection mask : PASS. </p>

</div>
</div>
<a id="ac914f73f7ff8db1a134d9e2b4b65c9b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac914f73f7ff8db1a134d9e2b4b65c9b9">&#9670;&nbsp;</a></span>TC_MT_SSPIN_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TC_MT_SSPIN_MASK&#160;&#160;&#160;0x00000030</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Monitor Timing Output Pin selection mask : SSPIN. </p>

</div>
</div>
<a id="aff546d26b72ef1f358437d0f020c523d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aff546d26b72ef1f358437d0f020c523d">&#9670;&nbsp;</a></span>TC_MT_SSPOUT_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TC_MT_SSPOUT_MASK&#160;&#160;&#160;0x00000000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Monitor Timing Output Pin selection mask : SSPOUT. </p>

</div>
</div>
<a id="a0a27210e8358fefa6032fcdbf5134d9d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0a27210e8358fefa6032fcdbf5134d9d">&#9670;&nbsp;</a></span>TC_MT_SSTOUT_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TC_MT_SSTOUT_MASK&#160;&#160;&#160;0x00000010</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Monitor Timing Output Pin selection mask : SSTOUT. </p>

</div>
</div>
<a id="a0d3beb83b6d42970d44a614735d1fe5a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0d3beb83b6d42970d44a614735d1fe5a">&#9670;&nbsp;</a></span>TC_MT_SSTOUTFB_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TC_MT_SSTOUTFB_MASK&#160;&#160;&#160;0x00000020</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Monitor Timing Output Pin selection mask : SSTOUTFB. </p>

</div>
</div>
<a id="a137dfc2423fb0ce02c433b5e927e8b92"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a137dfc2423fb0ce02c433b5e927e8b92">&#9670;&nbsp;</a></span>TC_MT_VDD_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TC_MT_VDD_MASK&#160;&#160;&#160;0x00000080</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Monitor Timing Output Pin selection mask : VDD (set High) </p>

</div>
</div>
<a id="a1eea5d7878d4afe383a653b3fa1c6ee1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1eea5d7878d4afe383a653b3fa1c6ee1">&#9670;&nbsp;</a></span>TC_MT_WR1_ADDR_SYNC_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TC_MT_WR1_ADDR_SYNC_MASK&#160;&#160;&#160;0x00000050</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Monitor Timing Output Pin selection mask : WR1_ADDR. </p>

</div>
</div>
<a id="a2f385bae7b60c9a60c6912e6b6f88d8a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2f385bae7b60c9a60c6912e6b6f88d8a">&#9670;&nbsp;</a></span>TC_MT_WR2_ADDR_SYNC_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TC_MT_WR2_ADDR_SYNC_MASK&#160;&#160;&#160;0x00000070</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Monitor Timing Output Pin selection mask : WR2_ADDR. </p>

</div>
</div>
<a id="a2a1a65ddfd08eedd1613688a6484ffcd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2a1a65ddfd08eedd1613688a6484ffcd">&#9670;&nbsp;</a></span>TC_MT_WR_STRB1_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TC_MT_WR_STRB1_MASK&#160;&#160;&#160;0x00000040</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Monitor Timing Output Pin selection mask : WR_STRB1. </p>

</div>
</div>
<a id="a9909d44f8978de1e25a05fb55fe76eba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9909d44f8978de1e25a05fb55fe76eba">&#9670;&nbsp;</a></span>TC_MT_WR_STRB2_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TC_MT_WR_STRB2_MASK&#160;&#160;&#160;0x00000060</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Monitor Timing Output Pin selection mask : WR_STRB2. </p>

</div>
</div>
<a id="a6ca907085d9165322955478f133bb97e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6ca907085d9165322955478f133bb97e">&#9670;&nbsp;</a></span>TC_NBRWINDOW_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TC_NBRWINDOW_REG&#160;&#160;&#160;152</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>For window operation in User Mode (CPUMODE=0), this register specifies the number of window to be readout consecutively, MAXIMUM is 15 windows. </p>

</div>
</div>
<a id="a6f70b4595954ee34ef051f037d60ad72"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6f70b4595954ee34ef051f037d60ad72">&#9670;&nbsp;</a></span>TC_PUBIAS_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TC_PUBIAS_REG&#160;&#160;&#160;90</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DAC Voltage Bias for the Pull-Up MosFET. </p>

</div>
</div>
<a id="a851119f869d726fd2f491fe1a2f73c88"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a851119f869d726fd2f491fe1a2f73c88">&#9670;&nbsp;</a></span>TC_QBIAS_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TC_QBIAS_REG&#160;&#160;&#160;78</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DAC Voltage Bias for the Delay Lock Loop (DLL) </p>

</div>
</div>
<a id="aeea124acb8e9b77a31c2cab08e970e19"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeea124acb8e9b77a31c2cab08e970e19">&#9670;&nbsp;</a></span>TC_SBBIAS_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TC_SBBIAS_REG&#160;&#160;&#160;85</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DAC Voltage bias for Super Buffer and Registers. </p>

</div>
</div>
<a id="a6d7aa4301c9b6fce55b14bd17a214f46"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6d7aa4301c9b6fce55b14bd17a214f46">&#9670;&nbsp;</a></span>TC_SSPIN_LE_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TC_SSPIN_LE_REG&#160;&#160;&#160;66</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TARGETC Timing Generator parameter for SSPIN Leading Edge (LE) </p>

</div>
</div>
<a id="aedc6e65dc93ee7c4c2dc5f54da4707fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aedc6e65dc93ee7c4c2dc5f54da4707fa">&#9670;&nbsp;</a></span>TC_SSPIN_TE_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TC_SSPIN_TE_REG&#160;&#160;&#160;67</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TARGETC Timing Generator parameter for SSPIN Trailling Edge (TE) </p>

</div>
</div>
<a id="a321a0eb262c8474b316901d339b2836c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a321a0eb262c8474b316901d339b2836c">&#9670;&nbsp;</a></span>TC_SSTOUTFB_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TC_SSTOUTFB_REG&#160;&#160;&#160;65</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TARGETC Timing Generator parameter for SSTOUT Feedback. </p>

</div>
</div>
<a id="a14c1fe49c274c8d2b558d9f06876e2bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a14c1fe49c274c8d2b558d9f06876e2bc">&#9670;&nbsp;</a></span>TC_STATUS_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TC_STATUS_REG&#160;&#160;&#160;130</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Programmable Logic (PL) status register. </p>

</div>
</div>
<a id="a0cbafe5115580fb4d1f0904c9922c984"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0cbafe5115580fb4d1f0904c9922c984">&#9670;&nbsp;</a></span>TC_TPG_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TC_TPG_REG&#160;&#160;&#160;128</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Test pattern generator Register. </p>

</div>
</div>
<a id="a6ada6f68b8bb6491096841e849bdaacc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6ada6f68b8bb6491096841e849bdaacc">&#9670;&nbsp;</a></span>TC_VADJN_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TC_VADJN_REG&#160;&#160;&#160;84</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DAC Voltage for the DLL. </p>

</div>
</div>
<a id="a39420f232221429698f4a5d6b0316056"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a39420f232221429698f4a5d6b0316056">&#9670;&nbsp;</a></span>TC_VADJP_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TC_VADJP_REG&#160;&#160;&#160;82</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DAC Voltage for the DLL. </p>

</div>
</div>
<a id="a715bc2cab8b7e6b65146677373a30bf4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a715bc2cab8b7e6b65146677373a30bf4">&#9670;&nbsp;</a></span>TC_VANBUFF_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TC_VANBUFF_REG&#160;&#160;&#160;83</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DAC Voltage bias for VADJN, 0 = disable. </p>

</div>
</div>
<a id="a3b79a0397aab3ec3d35cf94070a9c730"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3b79a0397aab3ec3d35cf94070a9c730">&#9670;&nbsp;</a></span>TC_VAPBUFF_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TC_VAPBUFF_REG&#160;&#160;&#160;81</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DAC Voltage bias for VADJP, 0 = disable. </p>

</div>
</div>
<a id="aefc11a0ffdb29d47da553b0050f53ca9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aefc11a0ffdb29d47da553b0050f53ca9">&#9670;&nbsp;</a></span>TC_VBIAS_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TC_VBIAS_REG&#160;&#160;&#160;80</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DAC Voltage for global fine tune of the Vdly1 to Vdly64, with base address TC_VDLYTUNE_REG. </p>

</div>
</div>
<a id="a13df1fcfc6c7eaebd8172059656a13ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a13df1fcfc6c7eaebd8172059656a13ee">&#9670;&nbsp;</a></span>TC_VDISCH_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TC_VDISCH_REG&#160;&#160;&#160;86</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DAC Voltage bias for the discharge of the Wilkinson compator capacitor. </p>

</div>
</div>
<a id="a15641f642908b1f115a5295e2206fe87"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a15641f642908b1f115a5295e2206fe87">&#9670;&nbsp;</a></span>TC_VDLYTUNE_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TC_VDLYTUNE_REG&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DAC Fine tune for delay cells 1 to 62, TC_VDLYTUNE_REG is the base address. </p>
<p>Definition of Registers </p>

</div>
</div>
<a id="a9479dfc6b7ea16de75f3f484bc33eb85"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9479dfc6b7ea16de75f3f484bc33eb85">&#9670;&nbsp;</a></span>TC_VQBUFF_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TC_VQBUFF_REG&#160;&#160;&#160;77</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DAC Voltage Bias for QBIAS, VTRIMT and VBIAS. </p>

</div>
</div>
<a id="ad8c2147fbc76ce5accfaf914e5618172"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad8c2147fbc76ce5accfaf914e5618172">&#9670;&nbsp;</a></span>TC_VTRIMT_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TC_VTRIMT_REG&#160;&#160;&#160;79</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DAC Voltage for fine tune of SSTOUFB signal. </p>

</div>
</div>
<a id="a7d7e20c2496226449d02130ca7f9fd9e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7d7e20c2496226449d02130ca7f9fd9e">&#9670;&nbsp;</a></span>TC_WR1_ADDR_LE_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TC_WR1_ADDR_LE_REG&#160;&#160;&#160;74</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TARGETC Timing Generator parameter for Write 2 Address Leading Edge (LE) </p>

</div>
</div>
<a id="aceb2227d572ab34732319f88d9fd267d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aceb2227d572ab34732319f88d9fd267d">&#9670;&nbsp;</a></span>TC_WR1_ADDR_TE_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TC_WR1_ADDR_TE_REG&#160;&#160;&#160;75</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TARGETC Timing Generator parameter for Write 2 Address Trailling Edge (TE) </p>

</div>
</div>
<a id="a6012bc090472db2dca717951f5f5581c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6012bc090472db2dca717951f5f5581c">&#9670;&nbsp;</a></span>TC_WR2_ADDR_LE_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TC_WR2_ADDR_LE_REG&#160;&#160;&#160;70</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TARGETC Timing Generator parameter for Write 2 Address Leading Edge (LE) </p>

</div>
</div>
<a id="a6dd9175b502ec0fe0801ef2b2ff38204"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6dd9175b502ec0fe0801ef2b2ff38204">&#9670;&nbsp;</a></span>TC_WR2_ADDR_TE_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TC_WR2_ADDR_TE_REG&#160;&#160;&#160;71</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TARGETC Timing Generator parameter for Write 2 Address Trailling Edge (TE) </p>

</div>
</div>
<a id="a38b53d704e6a878c589ac60e5e467829"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a38b53d704e6a878c589ac60e5e467829">&#9670;&nbsp;</a></span>TC_WR_STRB1_LE_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TC_WR_STRB1_LE_REG&#160;&#160;&#160;72</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TARGETC Timing Generator parameter for Write Strobe 1 Leading Edge (LE) </p>

</div>
</div>
<a id="a3f4ae09c51bcb6caa320c000c8aaa4e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3f4ae09c51bcb6caa320c000c8aaa4e3">&#9670;&nbsp;</a></span>TC_WR_STRB1_TE_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TC_WR_STRB1_TE_REG&#160;&#160;&#160;73</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TARGETC Timing Generator parameter for Write Strobe 1 Trailling Edge (TE) </p>

</div>
</div>
<a id="a64e7b473064dda2388c62ca6f9401d9c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a64e7b473064dda2388c62ca6f9401d9c">&#9670;&nbsp;</a></span>TC_WR_STRB2_LE_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TC_WR_STRB2_LE_REG&#160;&#160;&#160;68</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TARGETC Timing Generator parameter for Write Strobe 2 Leading Edge (LE) </p>

</div>
</div>
<a id="afb4e7e0a8c93b6d97873588ddc56dee0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afb4e7e0a8c93b6d97873588ddc56dee0">&#9670;&nbsp;</a></span>TC_WR_STRB2_TE_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TC_WR_STRB2_TE_REG&#160;&#160;&#160;69</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TARGETC Timing Generator parameter for Write Strobe 2 Trailling Edge (TE) </p>

</div>
</div>
<a id="a073c40dc6c27cf12d24ae5afb37d25bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a073c40dc6c27cf12d24ae5afb37d25bd">&#9670;&nbsp;</a></span>TESTFIFO_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TESTFIFO_MASK&#160;&#160;&#160;0x00008000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PL Control Mask : Test the FIFO manager by filling it with dummy data. </p>

</div>
</div>
<a id="a37a6f450b340fa97d3ee7193c767db89"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a37a6f450b340fa97d3ee7193c767db89">&#9670;&nbsp;</a></span>TESTSTREAM_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TESTSTREAM_MASK&#160;&#160;&#160;0x00004000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PL Control Mask : Test the stream by sending dummy data from AXI-Stream component. </p>

</div>
</div>
<a id="a47f9d2a4d58cdfd1d178ca05bd3a5c17"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a47f9d2a4d58cdfd1d178ca05bd3a5c17">&#9670;&nbsp;</a></span>WINDOW_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WINDOW_MASK&#160;&#160;&#160;0x00000400</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PL Control Mask : Sample and Readout of windows depending on the arguments in TC_FSTWINDOW_REG and TC_NBRWINDOW_REG. </p>

</div>
</div>
<a id="ac2e0faa3c4766775b9fbc072eead0651"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac2e0faa3c4766775b9fbc072eead0651">&#9670;&nbsp;</a></span>WINDOWBUSY_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WINDOWBUSY_MASK&#160;&#160;&#160;0x00000010</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PL Status Mask : Monitor busy bit for the readout, digitization and sample readout processes. </p>

</div>
</div>
<a id="a63ac36b9e7738f8045152703b0d12610"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a63ac36b9e7738f8045152703b0d12610">&#9670;&nbsp;</a></span>WRITE_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WRITE_MASK&#160;&#160;&#160;0x00000001</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PL Control Mask : Write to TARGETC register. </p>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a id="ab78e8b74db0db6f7923e5e5b4d07cb9a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab78e8b74db0db6f7923e5e5b4d07cb9a">&#9670;&nbsp;</a></span>ControlRegisterWrite()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void ControlRegisterWrite </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>actionID</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Change a bit in the control register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">mask</td><td>which to change </td></tr>
    <tr><td class="paramname">actionID</td><td>set with ENABLE, reset with DISABLE, initialized with INIT</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>-</dd></dl>
<dl class="section note"><dt>Note</dt><dd>- </dd></dl>

</div>
</div>
<a id="a94d4774c370e66c8f467fb25ba84ac0e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a94d4774c370e66c8f467fb25ba84ac0e">&#9670;&nbsp;</a></span>GetTargetCControl()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void GetTargetCControl </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>In VERBOSE mode, print the control bit. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">-</td><td></td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>-</dd></dl>
<dl class="section note"><dt>Note</dt><dd>- </dd></dl>

</div>
</div>
<a id="a0d2306afc10a029a7860a9397c4a168d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0d2306afc10a029a7860a9397c4a168d">&#9670;&nbsp;</a></span>GetTargetCStatus()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void GetTargetCStatus </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>In VERBOSE mode, print the status bit. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">-</td><td></td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>-</dd></dl>
<dl class="section note"><dt>Note</dt><dd>- </dd></dl>

</div>
</div>
<a id="a75c207718aac25b039f539a717bedf1c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a75c207718aac25b039f539a717bedf1c">&#9670;&nbsp;</a></span>SetTargetCRegisters()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SetTargetCRegisters </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set the TargetC Registers to default value using AXI Lite control. </p>
<hr/>
 <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">-</td><td></td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>status</dd></dl>
<dl class="section note"><dt>Note</dt><dd>- <pre class="fragment"></pre> </dd></dl>

</div>
</div>
<a id="adae92300a2b891ea8cc718bf2904ca74"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adae92300a2b891ea8cc718bf2904ca74">&#9670;&nbsp;</a></span>WriteReadBackRegister()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void WriteReadBackRegister </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>regID</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>regData</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Change the value of a TARGET register and reads it back. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">regID</td><td>register ID </td></tr>
    <tr><td class="paramname">regData</td><td>new value to set</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>-</dd></dl>
<dl class="section note"><dt>Note</dt><dd>Result is printed </dd></dl>

</div>
</div>
<a id="a0171687cfd99ad3e2d9b00bdacd88d36"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0171687cfd99ad3e2d9b00bdacd88d36">&#9670;&nbsp;</a></span>WriteRegister()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void WriteRegister </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>regID</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>regData</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Change the value of a TARGET register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">regID</td><td>register ID </td></tr>
    <tr><td class="paramname">regData</td><td>new value to set</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>-</dd></dl>
<dl class="section note"><dt>Note</dt><dd>- </dd></dl>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_68267d1309a1af8e8297ef4c3efbcdba.html">src</a></li><li class="navelem"><a class="el" href="_t_a_r_g_e_t_c___register_map_8h.html">TARGETC_RegisterMap.h</a></li>
    <li class="footer">Generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.15 </li>
  </ul>
</div>
</body>
</html>
