*********************************************************************

  Operator    [gopRAM16X1D]
  
  Author    []

  Abstract  [RAM16X1D]

  Revision History:

 ********************************************************************************/
gate
operator gopRAM16X1D
{
    parameter
    (
        bit    INIT[31:0] = 32'h0000_0000,
        string LRS_EN       = "FALSE",            // "TRUE"   "FALSE" 
        bit    CLK_POS    = 1'b0,                // 1'b0: "CLK"; 1'b1: "CLK_B"
        string CLK_SEL    = "SCLK",             // "SCLK" "ACLK"
        bit    RS_POS     = 1'b1                 // 1'b0: "RS";  1'b1: "RS_B"                  
    );

    port
    (        
        input  RAD0, RAD1, RAD2, RAD3, 
        input  WADM0, WADM1, WADM2, WADM3,
        input  WD,
        
        input  WE /* pragma PAP_ARC_GOP_CTRL_PIN = RST*/,
        input  WCLK /* pragma PAP_ARC_GOP_CTRL_PIN = "GCLK|RCLK"*/,
        output RD
    );
};

/*****************************************************************************************

  Author    []

  Abstract  [Implement this using gate device devARAM16X1D]

  Revision History:

 *****************************************************************************************/
implementation impl_devARAM16X1D of gopRAM16X1D
{
    string MODE         = "RAM";   // "LUT5" "WMUX" "ARITH"     
    device devARAM16X1D gatedev
        parameter map 
        ( 
            INITA     => INIT,
            LRS_EN    => LRS_EN,
            FGA_MODE  => MODE,
            CLK_POS   => CLK_POS,
            CLK_SEL   => CLK_SEL,
            RS_POS    => RS_POS
        )
        port map 
        (                            
            A0    => RAD0, 
            A1    => RAD1,
            A2    => RAD2,
            A3    => RAD3,
                  
            M0    => WADM0,  
            M1    => WADM1,  
            M2    => WADM2,  
            M3    => WADM3,
            
            AD    => WD,
            
            RS    => WE,
            CLK   => (CLK_SEL == "SCLK") ? WCLK : 1'bx, 
            ACLK  => (CLK_SEL == "SCLK") ? 1'bx : WCLK,
                       
            Y0    => RD
        );
}; // end of implementation impl_devARAM16X1D of gopRAM16X1D


/*****************************************************************************************

  Author    []

  Abstract  [Implement this using gate device devBRAM16X1D]

  Revision History:

 *****************************************************************************************/
implementation impl_devBRAM16X1D of gopRAM16X1D
{
    string MODE         = "RAM";   // "LUT5" "WMUX" "ARITH"     
    device devBRAM16X1D gatedev
        parameter map 
        ( 
            INITB     => INIT,
            LRS_EN    => LRS_EN,
            FGB_MODE  => MODE,
            CLK_POS   => CLK_POS,
            CLK_SEL   => CLK_SEL,
            RS_POS    => RS_POS
        )
        port map 
        (                            
            B0    => RAD0, 
            B1    => RAD1,
            B2    => RAD2,
            B3    => RAD3,
                  
            M0    => WADM0,  
            M1    => WADM1,  
            M2    => WADM2,  
            M3    => WADM3,
            
            BD    => WD,
            
            RS    => WE,
            CLK   => (CLK_SEL == "SCLK") ? WCLK : 1'bx, 
            ACLK  => (CLK_SEL == "SCLK") ? 1'bx : WCLK,
                       
            Y1    => RD
        );
}; // end of implementation impl_devBRAM16X1D of gopRAM16X1D


/*****************************************************************************************

  Author    []

  Abstract  [Implement this using gate device devCRAM16X1D]

  Revision History:

 *****************************************************************************************/
implementation impl_devCRAM16X1D of gopRAM16X1D
{
    string MODE         = "RAM";   // "LUT5" "WMUX" "ARITH"     
    device devCRAM16X1D gatedev
        parameter map 
        ( 
            INITC     => INIT,
            LRS_EN    => LRS_EN,
            FGC_MODE  => MODE,
            CLK_POS   => CLK_POS,
            CLK_SEL   => CLK_SEL,
            RS_POS    => RS_POS
        )
        port map 
        (                            
            C0    => RAD0, 
            C1    => RAD1,
            C2    => RAD2,
            C3    => RAD3,
                  
            M0    => WADM0,  
            M1    => WADM1,  
            M2    => WADM2,  
            M3    => WADM3,
            
            CD    => WD,
            
            RS    => WE,
            CLK   => (CLK_SEL == "SCLK") ? WCLK : 1'bx, 
            ACLK  => (CLK_SEL == "SCLK") ? 1'bx : WCLK,
                       
            Y2    => RD
        );
}; // end of implementation impl_devARAM16X1D of gopRAM16X1D


/*****************************************************************************************

  Author    []

  Abstract  [Implement this using gate device devDRAM16X1D]

  Revision History:

 *****************************************************************************************/
implementation impl_devDRAM16X1D of gopRAM16X1D
{
    string MODE         = "RAM";   // "LUT5" "WMUX" "ARITH"     
    device devDRAM16X1D gatedev
        parameter map 
        ( 
            INITD     => INIT,
            LRS_EN    => LRS_EN,
            FGD_MODE  => MODE,
            CLK_POS   => CLK_POS,
            CLK_SEL   => CLK_SEL,
            RS_POS    => RS_POS
        )
        port map 
        (                            
            D0    => RAD0, 
            D1    => RAD1,
            D2    => RAD2,
            D3    => RAD3,
                  
            M0    => WADM0,  
            M1    => WADM1,  
            M2    => WADM2,  
            M3    => WADM3,
            
            DD    => WD,
            
            RS    => WE,
            CLK   => (CLK_SEL == "SCLK") ? WCLK : 1'bx, 
            ACLK  => (CLK_SEL == "SCLK") ? 1'bx : WCLK,
                       
            Y3    => RD
        );
}; // end of implementation impl_devDRAM16X1D of gopRAM16X1D

