#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Thu Aug 28 14:55:02 2025
# Process ID         : 13932
# Current directory  : C:/Users/Varada Govind/Documents/Coding/Verilog/Combinational Logic/1-Bit Full Adder
# Command line       : vivado.exe -gui_launcher_event rodinguilauncherevent164 C:\Users\Varada Govind\Documents\Coding\Verilog\Combinational Logic\1-Bit Full Adder\1-Bit Full Adder.xpr
# Log file           : C:/Users/Varada Govind/Documents/Coding/Verilog/Combinational Logic/1-Bit Full Adder/vivado.log
# Journal file       : C:/Users/Varada Govind/Documents/Coding/Verilog/Combinational Logic/1-Bit Full Adder\vivado.jou
# Running On         : AsusTuf-A16
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : AMD Ryzen 7 7735HS with Radeon Graphics        
# CPU Frequency      : 3194 MHz
# CPU Physical cores : 8
# CPU Logical cores  : 16
# Host memory        : 16366 MB
# Swap memory        : 10200 MB
# Total Virtual      : 26567 MB
# Available Virtual  : 16495 MB
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Varada Govind/Documents/Coding/Verilog/Combinational Logic/1-Bit Full Adder/1-Bit Full Adder.xpr}
update_compile_order -fileset sources_1
create_project {Experiment 2} {C:/Users/Varada Govind/Documents/Coding/Verilog/Embedded System Design/Experiment 2} -part xc7a15tcpg236-1
file mkdir C:/Users/Varada Govind/Documents/Coding/Verilog/Embedded System Design/Experiment 2/Experiment 2.srcs/sources_1/new
file mkdir C:/Users/Varada Govind/Documents/Coding/Verilog/Embedded System Design/Experiment 2/Experiment 2.srcs/sources_1/new
file mkdir C:/Users/Varada Govind/Documents/Coding/Verilog/Embedded System Design/Experiment 2/Experiment 2.srcs/sources_1/new
file mkdir {C:/Users/Varada Govind/Documents/Coding/Verilog/Embedded System Design/Experiment 2/Experiment 2.srcs/sources_1/new}
close [ open {C:/Users/Varada Govind/Documents/Coding/Verilog/Embedded System Design/Experiment 2/Experiment 2.srcs/sources_1/new/Full_Adder.v} w ]
add_files {{C:/Users/Varada Govind/Documents/Coding/Verilog/Embedded System Design/Experiment 2/Experiment 2.srcs/sources_1/new/Full_Adder.v}}
update_compile_order -fileset sources_1
close [ open {C:/Users/Varada Govind/Documents/Coding/Verilog/Embedded System Design/Experiment 2/Experiment 2.srcs/sources_1/new/Half_Adder.v} w ]
add_files {{C:/Users/Varada Govind/Documents/Coding/Verilog/Embedded System Design/Experiment 2/Experiment 2.srcs/sources_1/new/Half_Adder.v}}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
current_project {1-Bit Full Adder}
close_project
close [ open {C:/Users/Varada Govind/Documents/Coding/Verilog/Embedded System Design/Experiment 2/Experiment 2.srcs/sources_1/new/FA_Gate.v} w ]
add_files {{C:/Users/Varada Govind/Documents/Coding/Verilog/Embedded System Design/Experiment 2/Experiment 2.srcs/sources_1/new/FA_Gate.v}}
update_compile_order -fileset sources_1
close [ open {C:/Users/Varada Govind/Documents/Coding/Verilog/Embedded System Design/Experiment 2/Experiment 2.srcs/sources_1/new/FA_Data.v} w ]
add_files {{C:/Users/Varada Govind/Documents/Coding/Verilog/Embedded System Design/Experiment 2/Experiment 2.srcs/sources_1/new/FA_Data.v}}
update_compile_order -fileset sources_1
close [ open {C:/Users/Varada Govind/Documents/Coding/Verilog/Embedded System Design/Experiment 2/Experiment 2.srcs/sources_1/new/FA_Beh.v} w ]
add_files {{C:/Users/Varada Govind/Documents/Coding/Verilog/Embedded System Design/Experiment 2/Experiment 2.srcs/sources_1/new/FA_Beh.v}}
update_compile_order -fileset sources_1
file mkdir C:/Users/Varada Govind/Documents/Coding/Verilog/Embedded System Design/Experiment 2/Experiment 2.srcs/sim_1/new
file mkdir C:/Users/Varada Govind/Documents/Coding/Verilog/Embedded System Design/Experiment 2/Experiment 2.srcs/sim_1/new
file mkdir C:/Users/Varada Govind/Documents/Coding/Verilog/Embedded System Design/Experiment 2/Experiment 2.srcs/sim_1/new
file mkdir C:/Users/Varada Govind/Documents/Coding/Verilog/Embedded System Design/Experiment 2/Experiment 2.srcs/sim_1/new
file mkdir C:/Users/Varada Govind/Documents/Coding/Verilog/Embedded System Design/Experiment 2/Experiment 2.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
file mkdir C:/Users/Varada Govind/Documents/Coding/Verilog/Embedded System Design/Experiment 2/Experiment 2.srcs/sim_1/new
file mkdir {C:/Users/Varada Govind/Documents/Coding/Verilog/Embedded System Design/Experiment 2/Experiment 2.srcs/sim_1/new}
close [ open {C:/Users/Varada Govind/Documents/Coding/Verilog/Embedded System Design/Experiment 2/Experiment 2.srcs/sim_1/new/Test_Bench.v} w ]
add_files -fileset sim_1 {{C:/Users/Varada Govind/Documents/Coding/Verilog/Embedded System Design/Experiment 2/Experiment 2.srcs/sim_1/new/Test_Bench.v}}
update_compile_order -fileset sim_1
create_project {Experiment 2a} {C:/Users/Varada Govind/Documents/Coding/Verilog/Embedded System Design/Experiment 2a} -part xc7a15tcpg236-1
file mkdir C:/Users/Varada Govind/Documents/Coding/Verilog/Embedded System Design/Experiment 2a/Experiment 2a.srcs/sources_1/new
file mkdir C:/Users/Varada Govind/Documents/Coding/Verilog/Embedded System Design/Experiment 2a/Experiment 2a.srcs/sources_1/new
file mkdir C:/Users/Varada Govind/Documents/Coding/Verilog/Embedded System Design/Experiment 2a/Experiment 2a.srcs/sources_1/new
file mkdir C:/Users/Varada Govind/Documents/Coding/Verilog/Embedded System Design/Experiment 2a/Experiment 2a.srcs/sources_1/new
file mkdir C:/Users/Varada Govind/Documents/Coding/Verilog/Embedded System Design/Experiment 2a/Experiment 2a.srcs/sources_1/new
file mkdir C:/Users/Varada Govind/Documents/Coding/Verilog/Embedded System Design/Experiment 2a/Experiment 2a.srcs/sources_1/new
file mkdir C:/Users/Varada Govind/Documents/Coding/Verilog/Embedded System Design/Experiment 2a/Experiment 2a.srcs/sources_1/new
file mkdir {C:/Users/Varada Govind/Documents/Coding/Verilog/Embedded System Design/Experiment 2a/Experiment 2a.srcs/sources_1/new}
close [ open {C:/Users/Varada Govind/Documents/Coding/Verilog/Embedded System Design/Experiment 2a/Experiment 2a.srcs/sources_1/new/FS_Gate.v} w ]
add_files {{C:/Users/Varada Govind/Documents/Coding/Verilog/Embedded System Design/Experiment 2a/Experiment 2a.srcs/sources_1/new/FS_Gate.v}}
close [ open {C:/Users/Varada Govind/Documents/Coding/Verilog/Embedded System Design/Experiment 2a/Experiment 2a.srcs/sources_1/new/FS_Data.v} w ]
add_files {{C:/Users/Varada Govind/Documents/Coding/Verilog/Embedded System Design/Experiment 2a/Experiment 2a.srcs/sources_1/new/FS_Data.v}}
close [ open {C:/Users/Varada Govind/Documents/Coding/Verilog/Embedded System Design/Experiment 2a/Experiment 2a.srcs/sources_1/new/FS_Beh.v} w ]
add_files {{C:/Users/Varada Govind/Documents/Coding/Verilog/Embedded System Design/Experiment 2a/Experiment 2a.srcs/sources_1/new/FS_Beh.v}}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
file mkdir C:/Users/Varada Govind/Documents/Coding/Verilog/Embedded System Design/Experiment 2a/Experiment 2a.srcs/sim_1/new
file mkdir C:/Users/Varada Govind/Documents/Coding/Verilog/Embedded System Design/Experiment 2a/Experiment 2a.srcs/sim_1/new
file mkdir C:/Users/Varada Govind/Documents/Coding/Verilog/Embedded System Design/Experiment 2a/Experiment 2a.srcs/sim_1/new
file mkdir C:/Users/Varada Govind/Documents/Coding/Verilog/Embedded System Design/Experiment 2a/Experiment 2a.srcs/sim_1/new
file mkdir C:/Users/Varada Govind/Documents/Coding/Verilog/Embedded System Design/Experiment 2a/Experiment 2a.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
file mkdir C:/Users/Varada Govind/Documents/Coding/Verilog/Embedded System Design/Experiment 2a/Experiment 2a.srcs/sim_1/new
file mkdir {C:/Users/Varada Govind/Documents/Coding/Verilog/Embedded System Design/Experiment 2a/Experiment 2a.srcs/sim_1/new}
close [ open {C:/Users/Varada Govind/Documents/Coding/Verilog/Embedded System Design/Experiment 2a/Experiment 2a.srcs/sim_1/new/Test_Bench.v} w ]
add_files -fileset sim_1 {{C:/Users/Varada Govind/Documents/Coding/Verilog/Embedded System Design/Experiment 2a/Experiment 2a.srcs/sim_1/new/Test_Bench.v}}
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
source Test_Bench.tcl
synth_design -rtl -rtl_skip_mlo -name rtl_1
close_sim
close_project
