{
  "Top": "convolution1_hls",
  "RtlTop": "convolution1_hls",
  "RtlPrefix": "",
  "RtlSubPrefix": "convolution1_hls_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynquplus",
    "Device": "xck26",
    "Package": "-sfvc784",
    "Speed": "-2LV-c",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "input": {
      "index": "0",
      "direction": "in",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_INPUT_r",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "interface",
          "interface": "s_axi_control",
          "name": "",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "weights": {
      "index": "1",
      "direction": "in",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_WEIGHTS",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "weights_r_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "weights_r_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "bias": {
      "index": "2",
      "direction": "in",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_BIAS",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "bias_r_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "bias_r_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "output": {
      "index": "3",
      "direction": "out",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_OUTPUT_r",
          "name": "",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "interface",
          "interface": "s_axi_control",
          "name": "",
          "usage": "address",
          "direction": "out"
        }
      ]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_export -format=ip_catalog",
      "config_export -rtl=verilog",
      "config_export -version=1.0.0"
    ],
    "DirectiveTcl": ["set_directive_top convolution1_hls -name convolution1_hls"],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "convolution1_hls"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "353959",
    "Latency": "353958"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "convolution1_hls",
    "Version": "1.0",
    "DisplayName": "Convolution1_hls",
    "Revision": "0",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_convolution1_hls_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/..\/SoC-based-MatMul-Accelerator-and-DNN-Accelerator\/lenet_hls\/lenet_conv1_hls.cpp"],
    "Vhdl": [
      "impl\/vhdl\/convolution1_hls_BIAS_m_axi.vhd",
      "impl\/vhdl\/convolution1_hls_control_s_axi.vhd",
      "impl\/vhdl\/convolution1_hls_convolution1_hls_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2.vhd",
      "impl\/vhdl\/convolution1_hls_convolution1_hls_Pipeline_VITIS_LOOP_26_3_VITIS_LOOP_27_4_VITIS_LOOP_28_5.vhd",
      "impl\/vhdl\/convolution1_hls_convolution1_hls_Pipeline_VITIS_LOOP_36_6.vhd",
      "impl\/vhdl\/convolution1_hls_convolution1_hls_Pipeline_VITIS_LOOP_44_8_VITIS_LOOP_45_9_VITIS_LOOP_48_10_VITIS.vhd",
      "impl\/vhdl\/convolution1_hls_convolution1_hls_Pipeline_VITIS_LOOP_44_8_VITIS_LOOP_45_9_VITIS_LOOP_48_10_VITIS_1.vhd",
      "impl\/vhdl\/convolution1_hls_CTRL_BUS_s_axi.vhd",
      "impl\/vhdl\/convolution1_hls_fadd_32ns_32ns_32_4_full_dsp_1.vhd",
      "impl\/vhdl\/convolution1_hls_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/convolution1_hls_fmul_32ns_32ns_32_3_max_dsp_1.vhd",
      "impl\/vhdl\/convolution1_hls_INPUT_r_m_axi.vhd",
      "impl\/vhdl\/convolution1_hls_local_bias_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/convolution1_hls_local_input_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/convolution1_hls_local_weights_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/convolution1_hls_mul_3ns_13ns_15_1_1.vhd",
      "impl\/vhdl\/convolution1_hls_OUTPUT_r_m_axi.vhd",
      "impl\/vhdl\/convolution1_hls_WEIGHTS_m_axi.vhd",
      "impl\/vhdl\/convolution1_hls.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/convolution1_hls_BIAS_m_axi.v",
      "impl\/verilog\/convolution1_hls_control_s_axi.v",
      "impl\/verilog\/convolution1_hls_convolution1_hls_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2.v",
      "impl\/verilog\/convolution1_hls_convolution1_hls_Pipeline_VITIS_LOOP_26_3_VITIS_LOOP_27_4_VITIS_LOOP_28_5.v",
      "impl\/verilog\/convolution1_hls_convolution1_hls_Pipeline_VITIS_LOOP_36_6.v",
      "impl\/verilog\/convolution1_hls_convolution1_hls_Pipeline_VITIS_LOOP_44_8_VITIS_LOOP_45_9_VITIS_LOOP_48_10_VITIS.v",
      "impl\/verilog\/convolution1_hls_convolution1_hls_Pipeline_VITIS_LOOP_44_8_VITIS_LOOP_45_9_VITIS_LOOP_48_10_VITIS_1.v",
      "impl\/verilog\/convolution1_hls_CTRL_BUS_s_axi.v",
      "impl\/verilog\/convolution1_hls_fadd_32ns_32ns_32_4_full_dsp_1.v",
      "impl\/verilog\/convolution1_hls_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/convolution1_hls_fmul_32ns_32ns_32_3_max_dsp_1.v",
      "impl\/verilog\/convolution1_hls_INPUT_r_m_axi.v",
      "impl\/verilog\/convolution1_hls_local_bias_RAM_AUTO_1R1W.v",
      "impl\/verilog\/convolution1_hls_local_input_RAM_AUTO_1R1W.v",
      "impl\/verilog\/convolution1_hls_local_weights_RAM_AUTO_1R1W.v",
      "impl\/verilog\/convolution1_hls_mul_3ns_13ns_15_1_1.v",
      "impl\/verilog\/convolution1_hls_OUTPUT_r_m_axi.v",
      "impl\/verilog\/convolution1_hls_WEIGHTS_m_axi.v",
      "impl\/verilog\/convolution1_hls.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/convolution1_hls_v1_0\/data\/convolution1_hls.mdd",
      "impl\/misc\/drivers\/convolution1_hls_v1_0\/data\/convolution1_hls.tcl",
      "impl\/misc\/drivers\/convolution1_hls_v1_0\/data\/convolution1_hls.yaml",
      "impl\/misc\/drivers\/convolution1_hls_v1_0\/src\/CMakeLists.txt",
      "impl\/misc\/drivers\/convolution1_hls_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/convolution1_hls_v1_0\/src\/xconvolution1_hls.c",
      "impl\/misc\/drivers\/convolution1_hls_v1_0\/src\/xconvolution1_hls.h",
      "impl\/misc\/drivers\/convolution1_hls_v1_0\/src\/xconvolution1_hls_hw.h",
      "impl\/misc\/drivers\/convolution1_hls_v1_0\/src\/xconvolution1_hls_linux.c",
      "impl\/misc\/drivers\/convolution1_hls_v1_0\/src\/xconvolution1_hls_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/convolution1_hls_fadd_32ns_32ns_32_4_full_dsp_1_ip.tcl",
      "impl\/misc\/convolution1_hls_fmul_32ns_32ns_32_3_max_dsp_1_ip.tcl"
    ],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/convolution1_hls.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": [
      {
        "Name": "convolution1_hls_fadd_32ns_32ns_32_4_full_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Add CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 2 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name convolution1_hls_fadd_32ns_32ns_32_4_full_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "convolution1_hls_fmul_32ns_32ns_32_3_max_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 1 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name convolution1_hls_fmul_32ns_32ns_32_3_max_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "s_axi_CTRL_BUS": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "4",
      "portPrefix": "s_axi_CTRL_BUS_",
      "paramPrefix": "C_S_AXI_CTRL_BUS_",
      "ports": [
        "s_axi_CTRL_BUS_ARADDR",
        "s_axi_CTRL_BUS_ARREADY",
        "s_axi_CTRL_BUS_ARVALID",
        "s_axi_CTRL_BUS_AWADDR",
        "s_axi_CTRL_BUS_AWREADY",
        "s_axi_CTRL_BUS_AWVALID",
        "s_axi_CTRL_BUS_BREADY",
        "s_axi_CTRL_BUS_BRESP",
        "s_axi_CTRL_BUS_BVALID",
        "s_axi_CTRL_BUS_RDATA",
        "s_axi_CTRL_BUS_RREADY",
        "s_axi_CTRL_BUS_RRESP",
        "s_axi_CTRL_BUS_RVALID",
        "s_axi_CTRL_BUS_WDATA",
        "s_axi_CTRL_BUS_WREADY",
        "s_axi_CTRL_BUS_WSTRB",
        "s_axi_CTRL_BUS_WVALID"
      ],
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "description": "Control signals",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "1",
              "name": "RESERVED_2",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "9",
              "width": "1",
              "name": "INTERRUPT",
              "access": "R",
              "description": "Control signal Register for 'interrupt'."
            },
            {
              "offset": "10",
              "width": "22",
              "name": "RESERVED_3",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "description": "Global Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "description": "IP Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "description": "IP Interrupt Status Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        }
      ]
    },
    "s_axi_control": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "6",
      "portPrefix": "s_axi_control_",
      "paramPrefix": "C_S_AXI_CONTROL_",
      "ports": [
        "s_axi_control_ARADDR",
        "s_axi_control_ARREADY",
        "s_axi_control_ARVALID",
        "s_axi_control_AWADDR",
        "s_axi_control_AWREADY",
        "s_axi_control_AWVALID",
        "s_axi_control_BREADY",
        "s_axi_control_BRESP",
        "s_axi_control_BVALID",
        "s_axi_control_RDATA",
        "s_axi_control_RREADY",
        "s_axi_control_RRESP",
        "s_axi_control_RVALID",
        "s_axi_control_WDATA",
        "s_axi_control_WREADY",
        "s_axi_control_WSTRB",
        "s_axi_control_WVALID"
      ],
      "registers": [
        {
          "offset": "0x10",
          "name": "input_r_r_1",
          "access": "W",
          "description": "Data signal of input_r_r",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "input_r_r",
              "access": "W",
              "description": "Bit 31 to 0 of input_r_r"
            }]
        },
        {
          "offset": "0x14",
          "name": "input_r_r_2",
          "access": "W",
          "description": "Data signal of input_r_r",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "input_r_r",
              "access": "W",
              "description": "Bit 63 to 32 of input_r_r"
            }]
        },
        {
          "offset": "0x1c",
          "name": "weights_r_1",
          "access": "W",
          "description": "Data signal of weights_r",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "weights_r",
              "access": "W",
              "description": "Bit 31 to 0 of weights_r"
            }]
        },
        {
          "offset": "0x20",
          "name": "weights_r_2",
          "access": "W",
          "description": "Data signal of weights_r",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "weights_r",
              "access": "W",
              "description": "Bit 63 to 32 of weights_r"
            }]
        },
        {
          "offset": "0x28",
          "name": "bias_r_1",
          "access": "W",
          "description": "Data signal of bias_r",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "bias_r",
              "access": "W",
              "description": "Bit 31 to 0 of bias_r"
            }]
        },
        {
          "offset": "0x2c",
          "name": "bias_r_2",
          "access": "W",
          "description": "Data signal of bias_r",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "bias_r",
              "access": "W",
              "description": "Bit 63 to 32 of bias_r"
            }]
        },
        {
          "offset": "0x34",
          "name": "output_r_r_1",
          "access": "W",
          "description": "Data signal of output_r_r",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "output_r_r",
              "access": "W",
              "description": "Bit 31 to 0 of output_r_r"
            }]
        },
        {
          "offset": "0x38",
          "name": "output_r_r_2",
          "access": "W",
          "description": "Data signal of output_r_r",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "output_r_r",
              "access": "W",
              "description": "Bit 63 to 32 of output_r_r"
            }]
        }
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "16",
          "argName": "input"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "28",
          "argName": "weights"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "40",
          "argName": "bias"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "52",
          "argName": "output"
        }
      ]
    },
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_CTRL_BUS:s_axi_control:m_axi_INPUT_r:m_axi_WEIGHTS:m_axi_BIAS:m_axi_OUTPUT_r",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "interrupt": {
      "type": "interrupt",
      "busTypeName": "interrupt",
      "mode": "master",
      "dataWidth": "1",
      "busParams": {"SENSITIVITY": "LEVEL_HIGH"},
      "portMap": {"interrupt": "INTERRUPT"},
      "ports": ["interrupt"]
    },
    "m_axi_INPUT_r": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "64",
      "portPrefix": "m_axi_INPUT_r_",
      "paramPrefix": "C_M_AXI_INPUT_R_",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_ONLY",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_INPUT_r_ARADDR",
        "m_axi_INPUT_r_ARBURST",
        "m_axi_INPUT_r_ARCACHE",
        "m_axi_INPUT_r_ARID",
        "m_axi_INPUT_r_ARLEN",
        "m_axi_INPUT_r_ARLOCK",
        "m_axi_INPUT_r_ARPROT",
        "m_axi_INPUT_r_ARQOS",
        "m_axi_INPUT_r_ARREADY",
        "m_axi_INPUT_r_ARREGION",
        "m_axi_INPUT_r_ARSIZE",
        "m_axi_INPUT_r_ARUSER",
        "m_axi_INPUT_r_ARVALID",
        "m_axi_INPUT_r_AWADDR",
        "m_axi_INPUT_r_AWBURST",
        "m_axi_INPUT_r_AWCACHE",
        "m_axi_INPUT_r_AWID",
        "m_axi_INPUT_r_AWLEN",
        "m_axi_INPUT_r_AWLOCK",
        "m_axi_INPUT_r_AWPROT",
        "m_axi_INPUT_r_AWQOS",
        "m_axi_INPUT_r_AWREADY",
        "m_axi_INPUT_r_AWREGION",
        "m_axi_INPUT_r_AWSIZE",
        "m_axi_INPUT_r_AWUSER",
        "m_axi_INPUT_r_AWVALID",
        "m_axi_INPUT_r_BID",
        "m_axi_INPUT_r_BREADY",
        "m_axi_INPUT_r_BRESP",
        "m_axi_INPUT_r_BUSER",
        "m_axi_INPUT_r_BVALID",
        "m_axi_INPUT_r_RDATA",
        "m_axi_INPUT_r_RID",
        "m_axi_INPUT_r_RLAST",
        "m_axi_INPUT_r_RREADY",
        "m_axi_INPUT_r_RRESP",
        "m_axi_INPUT_r_RUSER",
        "m_axi_INPUT_r_RVALID",
        "m_axi_INPUT_r_WDATA",
        "m_axi_INPUT_r_WID",
        "m_axi_INPUT_r_WLAST",
        "m_axi_INPUT_r_WREADY",
        "m_axi_INPUT_r_WSTRB",
        "m_axi_INPUT_r_WUSER",
        "m_axi_INPUT_r_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "argName": "input"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "32",
          "final_bitwidth": "32",
          "argName": "input"
        }
      ]
    },
    "m_axi_WEIGHTS": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "64",
      "portPrefix": "m_axi_WEIGHTS_",
      "paramPrefix": "C_M_AXI_WEIGHTS_",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_ONLY",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_WEIGHTS_ARADDR",
        "m_axi_WEIGHTS_ARBURST",
        "m_axi_WEIGHTS_ARCACHE",
        "m_axi_WEIGHTS_ARID",
        "m_axi_WEIGHTS_ARLEN",
        "m_axi_WEIGHTS_ARLOCK",
        "m_axi_WEIGHTS_ARPROT",
        "m_axi_WEIGHTS_ARQOS",
        "m_axi_WEIGHTS_ARREADY",
        "m_axi_WEIGHTS_ARREGION",
        "m_axi_WEIGHTS_ARSIZE",
        "m_axi_WEIGHTS_ARUSER",
        "m_axi_WEIGHTS_ARVALID",
        "m_axi_WEIGHTS_AWADDR",
        "m_axi_WEIGHTS_AWBURST",
        "m_axi_WEIGHTS_AWCACHE",
        "m_axi_WEIGHTS_AWID",
        "m_axi_WEIGHTS_AWLEN",
        "m_axi_WEIGHTS_AWLOCK",
        "m_axi_WEIGHTS_AWPROT",
        "m_axi_WEIGHTS_AWQOS",
        "m_axi_WEIGHTS_AWREADY",
        "m_axi_WEIGHTS_AWREGION",
        "m_axi_WEIGHTS_AWSIZE",
        "m_axi_WEIGHTS_AWUSER",
        "m_axi_WEIGHTS_AWVALID",
        "m_axi_WEIGHTS_BID",
        "m_axi_WEIGHTS_BREADY",
        "m_axi_WEIGHTS_BRESP",
        "m_axi_WEIGHTS_BUSER",
        "m_axi_WEIGHTS_BVALID",
        "m_axi_WEIGHTS_RDATA",
        "m_axi_WEIGHTS_RID",
        "m_axi_WEIGHTS_RLAST",
        "m_axi_WEIGHTS_RREADY",
        "m_axi_WEIGHTS_RRESP",
        "m_axi_WEIGHTS_RUSER",
        "m_axi_WEIGHTS_RVALID",
        "m_axi_WEIGHTS_WDATA",
        "m_axi_WEIGHTS_WID",
        "m_axi_WEIGHTS_WLAST",
        "m_axi_WEIGHTS_WREADY",
        "m_axi_WEIGHTS_WSTRB",
        "m_axi_WEIGHTS_WUSER",
        "m_axi_WEIGHTS_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "argName": "weights"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "32",
          "final_bitwidth": "32",
          "argName": "weights"
        }
      ]
    },
    "m_axi_BIAS": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "64",
      "portPrefix": "m_axi_BIAS_",
      "paramPrefix": "C_M_AXI_BIAS_",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_ONLY",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_BIAS_ARADDR",
        "m_axi_BIAS_ARBURST",
        "m_axi_BIAS_ARCACHE",
        "m_axi_BIAS_ARID",
        "m_axi_BIAS_ARLEN",
        "m_axi_BIAS_ARLOCK",
        "m_axi_BIAS_ARPROT",
        "m_axi_BIAS_ARQOS",
        "m_axi_BIAS_ARREADY",
        "m_axi_BIAS_ARREGION",
        "m_axi_BIAS_ARSIZE",
        "m_axi_BIAS_ARUSER",
        "m_axi_BIAS_ARVALID",
        "m_axi_BIAS_AWADDR",
        "m_axi_BIAS_AWBURST",
        "m_axi_BIAS_AWCACHE",
        "m_axi_BIAS_AWID",
        "m_axi_BIAS_AWLEN",
        "m_axi_BIAS_AWLOCK",
        "m_axi_BIAS_AWPROT",
        "m_axi_BIAS_AWQOS",
        "m_axi_BIAS_AWREADY",
        "m_axi_BIAS_AWREGION",
        "m_axi_BIAS_AWSIZE",
        "m_axi_BIAS_AWUSER",
        "m_axi_BIAS_AWVALID",
        "m_axi_BIAS_BID",
        "m_axi_BIAS_BREADY",
        "m_axi_BIAS_BRESP",
        "m_axi_BIAS_BUSER",
        "m_axi_BIAS_BVALID",
        "m_axi_BIAS_RDATA",
        "m_axi_BIAS_RID",
        "m_axi_BIAS_RLAST",
        "m_axi_BIAS_RREADY",
        "m_axi_BIAS_RRESP",
        "m_axi_BIAS_RUSER",
        "m_axi_BIAS_RVALID",
        "m_axi_BIAS_WDATA",
        "m_axi_BIAS_WID",
        "m_axi_BIAS_WLAST",
        "m_axi_BIAS_WREADY",
        "m_axi_BIAS_WSTRB",
        "m_axi_BIAS_WUSER",
        "m_axi_BIAS_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "argName": "bias"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "32",
          "final_bitwidth": "32",
          "argName": "bias"
        }
      ]
    },
    "m_axi_OUTPUT_r": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "64",
      "portPrefix": "m_axi_OUTPUT_r_",
      "paramPrefix": "C_M_AXI_OUTPUT_R_",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "WRITE_ONLY",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_OUTPUT_r_ARADDR",
        "m_axi_OUTPUT_r_ARBURST",
        "m_axi_OUTPUT_r_ARCACHE",
        "m_axi_OUTPUT_r_ARID",
        "m_axi_OUTPUT_r_ARLEN",
        "m_axi_OUTPUT_r_ARLOCK",
        "m_axi_OUTPUT_r_ARPROT",
        "m_axi_OUTPUT_r_ARQOS",
        "m_axi_OUTPUT_r_ARREADY",
        "m_axi_OUTPUT_r_ARREGION",
        "m_axi_OUTPUT_r_ARSIZE",
        "m_axi_OUTPUT_r_ARUSER",
        "m_axi_OUTPUT_r_ARVALID",
        "m_axi_OUTPUT_r_AWADDR",
        "m_axi_OUTPUT_r_AWBURST",
        "m_axi_OUTPUT_r_AWCACHE",
        "m_axi_OUTPUT_r_AWID",
        "m_axi_OUTPUT_r_AWLEN",
        "m_axi_OUTPUT_r_AWLOCK",
        "m_axi_OUTPUT_r_AWPROT",
        "m_axi_OUTPUT_r_AWQOS",
        "m_axi_OUTPUT_r_AWREADY",
        "m_axi_OUTPUT_r_AWREGION",
        "m_axi_OUTPUT_r_AWSIZE",
        "m_axi_OUTPUT_r_AWUSER",
        "m_axi_OUTPUT_r_AWVALID",
        "m_axi_OUTPUT_r_BID",
        "m_axi_OUTPUT_r_BREADY",
        "m_axi_OUTPUT_r_BRESP",
        "m_axi_OUTPUT_r_BUSER",
        "m_axi_OUTPUT_r_BVALID",
        "m_axi_OUTPUT_r_RDATA",
        "m_axi_OUTPUT_r_RID",
        "m_axi_OUTPUT_r_RLAST",
        "m_axi_OUTPUT_r_RREADY",
        "m_axi_OUTPUT_r_RRESP",
        "m_axi_OUTPUT_r_RUSER",
        "m_axi_OUTPUT_r_RVALID",
        "m_axi_OUTPUT_r_WDATA",
        "m_axi_OUTPUT_r_WID",
        "m_axi_OUTPUT_r_WLAST",
        "m_axi_OUTPUT_r_WREADY",
        "m_axi_OUTPUT_r_WSTRB",
        "m_axi_OUTPUT_r_WUSER",
        "m_axi_OUTPUT_r_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "argName": "output"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "32",
          "final_bitwidth": "32",
          "argName": "output"
        }
      ]
    }
  },
  "RtlPorts": {
    "s_axi_CTRL_BUS_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CTRL_BUS_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CTRL_BUS_AWADDR": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_CTRL_BUS_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CTRL_BUS_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CTRL_BUS_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_CTRL_BUS_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_CTRL_BUS_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CTRL_BUS_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CTRL_BUS_ARADDR": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_CTRL_BUS_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CTRL_BUS_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CTRL_BUS_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_CTRL_BUS_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_CTRL_BUS_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CTRL_BUS_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CTRL_BUS_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_AWADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_control_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_control_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_ARADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_control_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_control_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_INPUT_r_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_INPUT_r_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_INPUT_r_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_INPUT_r_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_INPUT_r_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_INPUT_r_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_INPUT_r_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_INPUT_r_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_INPUT_r_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_INPUT_r_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_INPUT_r_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_INPUT_r_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_INPUT_r_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_INPUT_r_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_INPUT_r_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_INPUT_r_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_INPUT_r_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_INPUT_r_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_INPUT_r_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_INPUT_r_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_INPUT_r_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_INPUT_r_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_INPUT_r_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_INPUT_r_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_INPUT_r_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_INPUT_r_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_INPUT_r_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_INPUT_r_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_INPUT_r_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_INPUT_r_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_INPUT_r_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_INPUT_r_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_INPUT_r_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_INPUT_r_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_INPUT_r_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_INPUT_r_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_INPUT_r_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_INPUT_r_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_INPUT_r_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_INPUT_r_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_INPUT_r_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_INPUT_r_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_INPUT_r_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_INPUT_r_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_INPUT_r_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_WEIGHTS_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_WEIGHTS_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_WEIGHTS_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_WEIGHTS_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_WEIGHTS_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_WEIGHTS_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_WEIGHTS_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_WEIGHTS_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_WEIGHTS_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_WEIGHTS_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_WEIGHTS_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_WEIGHTS_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_WEIGHTS_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_WEIGHTS_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_WEIGHTS_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_WEIGHTS_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_WEIGHTS_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_WEIGHTS_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_WEIGHTS_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_WEIGHTS_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_WEIGHTS_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_WEIGHTS_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_WEIGHTS_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_WEIGHTS_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_WEIGHTS_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_WEIGHTS_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_WEIGHTS_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_WEIGHTS_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_WEIGHTS_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_WEIGHTS_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_WEIGHTS_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_WEIGHTS_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_WEIGHTS_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_WEIGHTS_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_WEIGHTS_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_WEIGHTS_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_WEIGHTS_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_WEIGHTS_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_WEIGHTS_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_WEIGHTS_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_WEIGHTS_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_WEIGHTS_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_WEIGHTS_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_WEIGHTS_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_WEIGHTS_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_BIAS_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_BIAS_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_BIAS_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_BIAS_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_BIAS_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_BIAS_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_BIAS_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_BIAS_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_BIAS_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_BIAS_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_BIAS_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_BIAS_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_BIAS_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_BIAS_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_BIAS_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_BIAS_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_BIAS_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_BIAS_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_BIAS_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_BIAS_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_BIAS_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_BIAS_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_BIAS_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_BIAS_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_BIAS_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_BIAS_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_BIAS_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_BIAS_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_BIAS_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_BIAS_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_BIAS_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_BIAS_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_BIAS_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_BIAS_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_BIAS_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_BIAS_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_BIAS_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_BIAS_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_BIAS_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_BIAS_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_BIAS_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_BIAS_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_BIAS_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_BIAS_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_BIAS_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_OUTPUT_r_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_OUTPUT_r_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_OUTPUT_r_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_OUTPUT_r_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_OUTPUT_r_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_OUTPUT_r_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_OUTPUT_r_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_OUTPUT_r_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_OUTPUT_r_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_OUTPUT_r_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_OUTPUT_r_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_OUTPUT_r_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_OUTPUT_r_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_OUTPUT_r_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_OUTPUT_r_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_OUTPUT_r_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_OUTPUT_r_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_OUTPUT_r_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_OUTPUT_r_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_OUTPUT_r_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_OUTPUT_r_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_OUTPUT_r_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_OUTPUT_r_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_OUTPUT_r_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_OUTPUT_r_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_OUTPUT_r_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_OUTPUT_r_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_OUTPUT_r_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_OUTPUT_r_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_OUTPUT_r_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_OUTPUT_r_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_OUTPUT_r_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_OUTPUT_r_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_OUTPUT_r_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_OUTPUT_r_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_OUTPUT_r_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_OUTPUT_r_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_OUTPUT_r_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_OUTPUT_r_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_OUTPUT_r_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_OUTPUT_r_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_OUTPUT_r_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_OUTPUT_r_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_OUTPUT_r_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_OUTPUT_r_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "convolution1_hls",
      "Instances": [
        {
          "ModuleName": "convolution1_hls_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2",
          "InstanceName": "grp_convolution1_hls_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2_fu_224"
        },
        {
          "ModuleName": "convolution1_hls_Pipeline_VITIS_LOOP_26_3_VITIS_LOOP_27_4_VITIS_LOOP_28_5",
          "InstanceName": "grp_convolution1_hls_Pipeline_VITIS_LOOP_26_3_VITIS_LOOP_27_4_VITIS_LOOP_28_5_fu_232"
        },
        {
          "ModuleName": "convolution1_hls_Pipeline_VITIS_LOOP_36_6",
          "InstanceName": "grp_convolution1_hls_Pipeline_VITIS_LOOP_36_6_fu_240"
        },
        {
          "ModuleName": "convolution1_hls_Pipeline_VITIS_LOOP_44_8_VITIS_LOOP_45_9_VITIS_LOOP_48_10_VITIS_1",
          "InstanceName": "grp_convolution1_hls_Pipeline_VITIS_LOOP_44_8_VITIS_LOOP_45_9_VITIS_LOOP_48_10_VITIS_1_fu_248"
        },
        {
          "ModuleName": "convolution1_hls_Pipeline_VITIS_LOOP_44_8_VITIS_LOOP_45_9_VITIS_LOOP_48_10_VITIS",
          "InstanceName": "grp_convolution1_hls_Pipeline_VITIS_LOOP_44_8_VITIS_LOOP_45_9_VITIS_LOOP_48_10_VITIS_fu_260"
        }
      ]
    },
    "Info": {
      "convolution1_hls_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "convolution1_hls_Pipeline_VITIS_LOOP_26_3_VITIS_LOOP_27_4_VITIS_LOOP_28_5": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "convolution1_hls_Pipeline_VITIS_LOOP_36_6": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "convolution1_hls_Pipeline_VITIS_LOOP_44_8_VITIS_LOOP_45_9_VITIS_LOOP_48_10_VITIS_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "convolution1_hls_Pipeline_VITIS_LOOP_44_8_VITIS_LOOP_45_9_VITIS_LOOP_48_10_VITIS": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "convolution1_hls": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "convolution1_hls_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2": {
        "Latency": {
          "LatencyBest": "1027",
          "LatencyAvg": "1027",
          "LatencyWorst": "1027",
          "PipelineII": "1027",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_18_1_VITIS_LOOP_19_2",
            "TripCount": "1024",
            "Latency": "1025",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "60",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "173",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "convolution1_hls_Pipeline_VITIS_LOOP_26_3_VITIS_LOOP_27_4_VITIS_LOOP_28_5": {
        "Latency": {
          "LatencyBest": "153",
          "LatencyAvg": "153",
          "LatencyWorst": "153",
          "PipelineII": "153",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_26_3_VITIS_LOOP_27_4_VITIS_LOOP_28_5",
            "TripCount": "150",
            "Latency": "151",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "60",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "269",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "convolution1_hls_Pipeline_VITIS_LOOP_36_6": {
        "Latency": {
          "LatencyBest": "9",
          "LatencyAvg": "9",
          "LatencyWorst": "9",
          "PipelineII": "9",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_36_6",
            "TripCount": "6",
            "Latency": "7",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "46",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "69",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "convolution1_hls_Pipeline_VITIS_LOOP_44_8_VITIS_LOOP_45_9_VITIS_LOOP_48_10_VITIS_1": {
        "Latency": {
          "LatencyBest": "58812",
          "LatencyAvg": "58812",
          "LatencyWorst": "58812",
          "PipelineII": "58812",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_44_8_VITIS_LOOP_45_9_VITIS_LOOP_48_10_VITIS_LOOP_49_11",
            "TripCount": "19600",
            "Latency": "58810",
            "PipelineII": "3",
            "PipelineDepth": "14"
          }],
        "Area": {
          "FF": "389",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "582",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "convolution1_hls_Pipeline_VITIS_LOOP_44_8_VITIS_LOOP_45_9_VITIS_LOOP_48_10_VITIS": {
        "Latency": {
          "LatencyBest": "58812",
          "LatencyAvg": "58812",
          "LatencyWorst": "58812",
          "PipelineII": "58812",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_44_8_VITIS_LOOP_45_9_VITIS_LOOP_48_10_VITIS_LOOP_49_11",
            "TripCount": "19600",
            "Latency": "58810",
            "PipelineII": "3",
            "PipelineDepth": "14"
          }],
        "Area": {
          "FF": "384",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "582",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "convolution1_hls": {
        "Latency": {
          "LatencyBest": "353958",
          "LatencyAvg": "353958",
          "LatencyWorst": "353958",
          "PipelineII": "353959",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_42_7",
            "TripCount": "3",
            "Latency": "352920",
            "PipelineII": "",
            "PipelineDepth": "117640"
          }],
        "Area": {
          "BRAM_18K": "19",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "6",
          "DSP": "5",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "~0",
          "FF": "5448",
          "AVAIL_FF": "234240",
          "UTIL_FF": "2",
          "LUT": "6304",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "5",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2024-12-13 17:16:17 -0800",
    "ToolName": "vitis_hls",
    "ToolVersion": "2023.2"
  }
}
