
Aquarium.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .tag          00000068  08010000  08010000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  1 .isr_vector   00000198  08010400  08010400  00010400  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .version      000002a8  08010598  08010598  00010598  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  3 .text         00017e98  08010840  08010840  00010840  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  4 .rodata       0000e954  08028700  08028700  00028700  2**6
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .ARM.extab    00000000  08037054  08037054  000402dc  2**0
                  CONTENTS
  6 .ARM          00000008  08037054  08037054  00037054  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .preinit_array 00000000  0803705c  0803705c  000402dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  8 .init_array   00000004  0803705c  0803705c  0003705c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .fini_array   00000004  08037060  08037060  00037060  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 10 .data         000002dc  20000000  08037064  00040000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 11 .bss          0000d0d4  20000300  08037340  00040300  2**6
                  ALLOC
 12 ._user_heap_stack 00000604  2000d3d4  08037340  0004d3d4  2**0
                  ALLOC
 13 .ARM.attributes 00000030  00000000  00000000  000402dc  2**0
                  CONTENTS, READONLY
 14 .debug_info   000263df  00000000  00000000  0004030c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 000072f1  00000000  00000000  000666eb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00002478  00000000  00000000  0006d9e0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_ranges 000020a8  00000000  00000000  0006fe58  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  000242c6  00000000  00000000  00071f00  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   00037205  00000000  00000000  000961c6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000a5fdc  00000000  00000000  000cd3cb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .comment      00000050  00000000  00000000  001733a7  2**0
                  CONTENTS, READONLY
 22 .debug_frame  0000a864  00000000  00000000  001733f8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08010840 <__do_global_dtors_aux>:
 8010840:	b510      	push	{r4, lr}
 8010842:	4c05      	ldr	r4, [pc, #20]	; (8010858 <__do_global_dtors_aux+0x18>)
 8010844:	7823      	ldrb	r3, [r4, #0]
 8010846:	b933      	cbnz	r3, 8010856 <__do_global_dtors_aux+0x16>
 8010848:	4b04      	ldr	r3, [pc, #16]	; (801085c <__do_global_dtors_aux+0x1c>)
 801084a:	b113      	cbz	r3, 8010852 <__do_global_dtors_aux+0x12>
 801084c:	4804      	ldr	r0, [pc, #16]	; (8010860 <__do_global_dtors_aux+0x20>)
 801084e:	f3af 8000 	nop.w
 8010852:	2301      	movs	r3, #1
 8010854:	7023      	strb	r3, [r4, #0]
 8010856:	bd10      	pop	{r4, pc}
 8010858:	20000300 	.word	0x20000300
 801085c:	00000000 	.word	0x00000000
 8010860:	080286c0 	.word	0x080286c0

08010864 <frame_dummy>:
 8010864:	b508      	push	{r3, lr}
 8010866:	4b03      	ldr	r3, [pc, #12]	; (8010874 <frame_dummy+0x10>)
 8010868:	b11b      	cbz	r3, 8010872 <frame_dummy+0xe>
 801086a:	4903      	ldr	r1, [pc, #12]	; (8010878 <frame_dummy+0x14>)
 801086c:	4803      	ldr	r0, [pc, #12]	; (801087c <frame_dummy+0x18>)
 801086e:	f3af 8000 	nop.w
 8010872:	bd08      	pop	{r3, pc}
 8010874:	00000000 	.word	0x00000000
 8010878:	20000304 	.word	0x20000304
 801087c:	080286c0 	.word	0x080286c0

08010880 <strcmp>:
 8010880:	f810 2b01 	ldrb.w	r2, [r0], #1
 8010884:	f811 3b01 	ldrb.w	r3, [r1], #1
 8010888:	2a01      	cmp	r2, #1
 801088a:	bf28      	it	cs
 801088c:	429a      	cmpcs	r2, r3
 801088e:	d0f7      	beq.n	8010880 <strcmp>
 8010890:	1ad0      	subs	r0, r2, r3
 8010892:	4770      	bx	lr

08010894 <strlen>:
 8010894:	4603      	mov	r3, r0
 8010896:	f813 2b01 	ldrb.w	r2, [r3], #1
 801089a:	2a00      	cmp	r2, #0
 801089c:	d1fb      	bne.n	8010896 <strlen+0x2>
 801089e:	1a18      	subs	r0, r3, r0
 80108a0:	3801      	subs	r0, #1
 80108a2:	4770      	bx	lr
	...

080108b0 <memchr>:
 80108b0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80108b4:	2a10      	cmp	r2, #16
 80108b6:	db2b      	blt.n	8010910 <memchr+0x60>
 80108b8:	f010 0f07 	tst.w	r0, #7
 80108bc:	d008      	beq.n	80108d0 <memchr+0x20>
 80108be:	f810 3b01 	ldrb.w	r3, [r0], #1
 80108c2:	3a01      	subs	r2, #1
 80108c4:	428b      	cmp	r3, r1
 80108c6:	d02d      	beq.n	8010924 <memchr+0x74>
 80108c8:	f010 0f07 	tst.w	r0, #7
 80108cc:	b342      	cbz	r2, 8010920 <memchr+0x70>
 80108ce:	d1f6      	bne.n	80108be <memchr+0xe>
 80108d0:	b4f0      	push	{r4, r5, r6, r7}
 80108d2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80108d6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80108da:	f022 0407 	bic.w	r4, r2, #7
 80108de:	f07f 0700 	mvns.w	r7, #0
 80108e2:	2300      	movs	r3, #0
 80108e4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 80108e8:	3c08      	subs	r4, #8
 80108ea:	ea85 0501 	eor.w	r5, r5, r1
 80108ee:	ea86 0601 	eor.w	r6, r6, r1
 80108f2:	fa85 f547 	uadd8	r5, r5, r7
 80108f6:	faa3 f587 	sel	r5, r3, r7
 80108fa:	fa86 f647 	uadd8	r6, r6, r7
 80108fe:	faa5 f687 	sel	r6, r5, r7
 8010902:	b98e      	cbnz	r6, 8010928 <memchr+0x78>
 8010904:	d1ee      	bne.n	80108e4 <memchr+0x34>
 8010906:	bcf0      	pop	{r4, r5, r6, r7}
 8010908:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 801090c:	f002 0207 	and.w	r2, r2, #7
 8010910:	b132      	cbz	r2, 8010920 <memchr+0x70>
 8010912:	f810 3b01 	ldrb.w	r3, [r0], #1
 8010916:	3a01      	subs	r2, #1
 8010918:	ea83 0301 	eor.w	r3, r3, r1
 801091c:	b113      	cbz	r3, 8010924 <memchr+0x74>
 801091e:	d1f8      	bne.n	8010912 <memchr+0x62>
 8010920:	2000      	movs	r0, #0
 8010922:	4770      	bx	lr
 8010924:	3801      	subs	r0, #1
 8010926:	4770      	bx	lr
 8010928:	2d00      	cmp	r5, #0
 801092a:	bf06      	itte	eq
 801092c:	4635      	moveq	r5, r6
 801092e:	3803      	subeq	r0, #3
 8010930:	3807      	subne	r0, #7
 8010932:	f015 0f01 	tst.w	r5, #1
 8010936:	d107      	bne.n	8010948 <memchr+0x98>
 8010938:	3001      	adds	r0, #1
 801093a:	f415 7f80 	tst.w	r5, #256	; 0x100
 801093e:	bf02      	ittt	eq
 8010940:	3001      	addeq	r0, #1
 8010942:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8010946:	3001      	addeq	r0, #1
 8010948:	bcf0      	pop	{r4, r5, r6, r7}
 801094a:	3801      	subs	r0, #1
 801094c:	4770      	bx	lr
 801094e:	bf00      	nop

08010950 <__aeabi_drsub>:
 8010950:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8010954:	e002      	b.n	801095c <__adddf3>
 8010956:	bf00      	nop

08010958 <__aeabi_dsub>:
 8010958:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0801095c <__adddf3>:
 801095c:	b530      	push	{r4, r5, lr}
 801095e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8010962:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8010966:	ea94 0f05 	teq	r4, r5
 801096a:	bf08      	it	eq
 801096c:	ea90 0f02 	teqeq	r0, r2
 8010970:	bf1f      	itttt	ne
 8010972:	ea54 0c00 	orrsne.w	ip, r4, r0
 8010976:	ea55 0c02 	orrsne.w	ip, r5, r2
 801097a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 801097e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8010982:	f000 80e2 	beq.w	8010b4a <__adddf3+0x1ee>
 8010986:	ea4f 5454 	mov.w	r4, r4, lsr #21
 801098a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 801098e:	bfb8      	it	lt
 8010990:	426d      	neglt	r5, r5
 8010992:	dd0c      	ble.n	80109ae <__adddf3+0x52>
 8010994:	442c      	add	r4, r5
 8010996:	ea80 0202 	eor.w	r2, r0, r2
 801099a:	ea81 0303 	eor.w	r3, r1, r3
 801099e:	ea82 0000 	eor.w	r0, r2, r0
 80109a2:	ea83 0101 	eor.w	r1, r3, r1
 80109a6:	ea80 0202 	eor.w	r2, r0, r2
 80109aa:	ea81 0303 	eor.w	r3, r1, r3
 80109ae:	2d36      	cmp	r5, #54	; 0x36
 80109b0:	bf88      	it	hi
 80109b2:	bd30      	pophi	{r4, r5, pc}
 80109b4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80109b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80109bc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80109c0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80109c4:	d002      	beq.n	80109cc <__adddf3+0x70>
 80109c6:	4240      	negs	r0, r0
 80109c8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80109cc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80109d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80109d4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80109d8:	d002      	beq.n	80109e0 <__adddf3+0x84>
 80109da:	4252      	negs	r2, r2
 80109dc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80109e0:	ea94 0f05 	teq	r4, r5
 80109e4:	f000 80a7 	beq.w	8010b36 <__adddf3+0x1da>
 80109e8:	f1a4 0401 	sub.w	r4, r4, #1
 80109ec:	f1d5 0e20 	rsbs	lr, r5, #32
 80109f0:	db0d      	blt.n	8010a0e <__adddf3+0xb2>
 80109f2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80109f6:	fa22 f205 	lsr.w	r2, r2, r5
 80109fa:	1880      	adds	r0, r0, r2
 80109fc:	f141 0100 	adc.w	r1, r1, #0
 8010a00:	fa03 f20e 	lsl.w	r2, r3, lr
 8010a04:	1880      	adds	r0, r0, r2
 8010a06:	fa43 f305 	asr.w	r3, r3, r5
 8010a0a:	4159      	adcs	r1, r3
 8010a0c:	e00e      	b.n	8010a2c <__adddf3+0xd0>
 8010a0e:	f1a5 0520 	sub.w	r5, r5, #32
 8010a12:	f10e 0e20 	add.w	lr, lr, #32
 8010a16:	2a01      	cmp	r2, #1
 8010a18:	fa03 fc0e 	lsl.w	ip, r3, lr
 8010a1c:	bf28      	it	cs
 8010a1e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8010a22:	fa43 f305 	asr.w	r3, r3, r5
 8010a26:	18c0      	adds	r0, r0, r3
 8010a28:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8010a2c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8010a30:	d507      	bpl.n	8010a42 <__adddf3+0xe6>
 8010a32:	f04f 0e00 	mov.w	lr, #0
 8010a36:	f1dc 0c00 	rsbs	ip, ip, #0
 8010a3a:	eb7e 0000 	sbcs.w	r0, lr, r0
 8010a3e:	eb6e 0101 	sbc.w	r1, lr, r1
 8010a42:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8010a46:	d31b      	bcc.n	8010a80 <__adddf3+0x124>
 8010a48:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8010a4c:	d30c      	bcc.n	8010a68 <__adddf3+0x10c>
 8010a4e:	0849      	lsrs	r1, r1, #1
 8010a50:	ea5f 0030 	movs.w	r0, r0, rrx
 8010a54:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8010a58:	f104 0401 	add.w	r4, r4, #1
 8010a5c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8010a60:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8010a64:	f080 809a 	bcs.w	8010b9c <__adddf3+0x240>
 8010a68:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8010a6c:	bf08      	it	eq
 8010a6e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8010a72:	f150 0000 	adcs.w	r0, r0, #0
 8010a76:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8010a7a:	ea41 0105 	orr.w	r1, r1, r5
 8010a7e:	bd30      	pop	{r4, r5, pc}
 8010a80:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8010a84:	4140      	adcs	r0, r0
 8010a86:	eb41 0101 	adc.w	r1, r1, r1
 8010a8a:	3c01      	subs	r4, #1
 8010a8c:	bf28      	it	cs
 8010a8e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8010a92:	d2e9      	bcs.n	8010a68 <__adddf3+0x10c>
 8010a94:	f091 0f00 	teq	r1, #0
 8010a98:	bf04      	itt	eq
 8010a9a:	4601      	moveq	r1, r0
 8010a9c:	2000      	moveq	r0, #0
 8010a9e:	fab1 f381 	clz	r3, r1
 8010aa2:	bf08      	it	eq
 8010aa4:	3320      	addeq	r3, #32
 8010aa6:	f1a3 030b 	sub.w	r3, r3, #11
 8010aaa:	f1b3 0220 	subs.w	r2, r3, #32
 8010aae:	da0c      	bge.n	8010aca <__adddf3+0x16e>
 8010ab0:	320c      	adds	r2, #12
 8010ab2:	dd08      	ble.n	8010ac6 <__adddf3+0x16a>
 8010ab4:	f102 0c14 	add.w	ip, r2, #20
 8010ab8:	f1c2 020c 	rsb	r2, r2, #12
 8010abc:	fa01 f00c 	lsl.w	r0, r1, ip
 8010ac0:	fa21 f102 	lsr.w	r1, r1, r2
 8010ac4:	e00c      	b.n	8010ae0 <__adddf3+0x184>
 8010ac6:	f102 0214 	add.w	r2, r2, #20
 8010aca:	bfd8      	it	le
 8010acc:	f1c2 0c20 	rsble	ip, r2, #32
 8010ad0:	fa01 f102 	lsl.w	r1, r1, r2
 8010ad4:	fa20 fc0c 	lsr.w	ip, r0, ip
 8010ad8:	bfdc      	itt	le
 8010ada:	ea41 010c 	orrle.w	r1, r1, ip
 8010ade:	4090      	lslle	r0, r2
 8010ae0:	1ae4      	subs	r4, r4, r3
 8010ae2:	bfa2      	ittt	ge
 8010ae4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8010ae8:	4329      	orrge	r1, r5
 8010aea:	bd30      	popge	{r4, r5, pc}
 8010aec:	ea6f 0404 	mvn.w	r4, r4
 8010af0:	3c1f      	subs	r4, #31
 8010af2:	da1c      	bge.n	8010b2e <__adddf3+0x1d2>
 8010af4:	340c      	adds	r4, #12
 8010af6:	dc0e      	bgt.n	8010b16 <__adddf3+0x1ba>
 8010af8:	f104 0414 	add.w	r4, r4, #20
 8010afc:	f1c4 0220 	rsb	r2, r4, #32
 8010b00:	fa20 f004 	lsr.w	r0, r0, r4
 8010b04:	fa01 f302 	lsl.w	r3, r1, r2
 8010b08:	ea40 0003 	orr.w	r0, r0, r3
 8010b0c:	fa21 f304 	lsr.w	r3, r1, r4
 8010b10:	ea45 0103 	orr.w	r1, r5, r3
 8010b14:	bd30      	pop	{r4, r5, pc}
 8010b16:	f1c4 040c 	rsb	r4, r4, #12
 8010b1a:	f1c4 0220 	rsb	r2, r4, #32
 8010b1e:	fa20 f002 	lsr.w	r0, r0, r2
 8010b22:	fa01 f304 	lsl.w	r3, r1, r4
 8010b26:	ea40 0003 	orr.w	r0, r0, r3
 8010b2a:	4629      	mov	r1, r5
 8010b2c:	bd30      	pop	{r4, r5, pc}
 8010b2e:	fa21 f004 	lsr.w	r0, r1, r4
 8010b32:	4629      	mov	r1, r5
 8010b34:	bd30      	pop	{r4, r5, pc}
 8010b36:	f094 0f00 	teq	r4, #0
 8010b3a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 8010b3e:	bf06      	itte	eq
 8010b40:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8010b44:	3401      	addeq	r4, #1
 8010b46:	3d01      	subne	r5, #1
 8010b48:	e74e      	b.n	80109e8 <__adddf3+0x8c>
 8010b4a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8010b4e:	bf18      	it	ne
 8010b50:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8010b54:	d029      	beq.n	8010baa <__adddf3+0x24e>
 8010b56:	ea94 0f05 	teq	r4, r5
 8010b5a:	bf08      	it	eq
 8010b5c:	ea90 0f02 	teqeq	r0, r2
 8010b60:	d005      	beq.n	8010b6e <__adddf3+0x212>
 8010b62:	ea54 0c00 	orrs.w	ip, r4, r0
 8010b66:	bf04      	itt	eq
 8010b68:	4619      	moveq	r1, r3
 8010b6a:	4610      	moveq	r0, r2
 8010b6c:	bd30      	pop	{r4, r5, pc}
 8010b6e:	ea91 0f03 	teq	r1, r3
 8010b72:	bf1e      	ittt	ne
 8010b74:	2100      	movne	r1, #0
 8010b76:	2000      	movne	r0, #0
 8010b78:	bd30      	popne	{r4, r5, pc}
 8010b7a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8010b7e:	d105      	bne.n	8010b8c <__adddf3+0x230>
 8010b80:	0040      	lsls	r0, r0, #1
 8010b82:	4149      	adcs	r1, r1
 8010b84:	bf28      	it	cs
 8010b86:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8010b8a:	bd30      	pop	{r4, r5, pc}
 8010b8c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8010b90:	bf3c      	itt	cc
 8010b92:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8010b96:	bd30      	popcc	{r4, r5, pc}
 8010b98:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8010b9c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8010ba0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8010ba4:	f04f 0000 	mov.w	r0, #0
 8010ba8:	bd30      	pop	{r4, r5, pc}
 8010baa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8010bae:	bf1a      	itte	ne
 8010bb0:	4619      	movne	r1, r3
 8010bb2:	4610      	movne	r0, r2
 8010bb4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8010bb8:	bf1c      	itt	ne
 8010bba:	460b      	movne	r3, r1
 8010bbc:	4602      	movne	r2, r0
 8010bbe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8010bc2:	bf06      	itte	eq
 8010bc4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8010bc8:	ea91 0f03 	teqeq	r1, r3
 8010bcc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8010bd0:	bd30      	pop	{r4, r5, pc}
 8010bd2:	bf00      	nop

08010bd4 <__aeabi_ui2d>:
 8010bd4:	f090 0f00 	teq	r0, #0
 8010bd8:	bf04      	itt	eq
 8010bda:	2100      	moveq	r1, #0
 8010bdc:	4770      	bxeq	lr
 8010bde:	b530      	push	{r4, r5, lr}
 8010be0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8010be4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8010be8:	f04f 0500 	mov.w	r5, #0
 8010bec:	f04f 0100 	mov.w	r1, #0
 8010bf0:	e750      	b.n	8010a94 <__adddf3+0x138>
 8010bf2:	bf00      	nop

08010bf4 <__aeabi_i2d>:
 8010bf4:	f090 0f00 	teq	r0, #0
 8010bf8:	bf04      	itt	eq
 8010bfa:	2100      	moveq	r1, #0
 8010bfc:	4770      	bxeq	lr
 8010bfe:	b530      	push	{r4, r5, lr}
 8010c00:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8010c04:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8010c08:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8010c0c:	bf48      	it	mi
 8010c0e:	4240      	negmi	r0, r0
 8010c10:	f04f 0100 	mov.w	r1, #0
 8010c14:	e73e      	b.n	8010a94 <__adddf3+0x138>
 8010c16:	bf00      	nop

08010c18 <__aeabi_f2d>:
 8010c18:	0042      	lsls	r2, r0, #1
 8010c1a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8010c1e:	ea4f 0131 	mov.w	r1, r1, rrx
 8010c22:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8010c26:	bf1f      	itttt	ne
 8010c28:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8010c2c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8010c30:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8010c34:	4770      	bxne	lr
 8010c36:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 8010c3a:	bf08      	it	eq
 8010c3c:	4770      	bxeq	lr
 8010c3e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8010c42:	bf04      	itt	eq
 8010c44:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8010c48:	4770      	bxeq	lr
 8010c4a:	b530      	push	{r4, r5, lr}
 8010c4c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8010c50:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8010c54:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8010c58:	e71c      	b.n	8010a94 <__adddf3+0x138>
 8010c5a:	bf00      	nop

08010c5c <__aeabi_ul2d>:
 8010c5c:	ea50 0201 	orrs.w	r2, r0, r1
 8010c60:	bf08      	it	eq
 8010c62:	4770      	bxeq	lr
 8010c64:	b530      	push	{r4, r5, lr}
 8010c66:	f04f 0500 	mov.w	r5, #0
 8010c6a:	e00a      	b.n	8010c82 <__aeabi_l2d+0x16>

08010c6c <__aeabi_l2d>:
 8010c6c:	ea50 0201 	orrs.w	r2, r0, r1
 8010c70:	bf08      	it	eq
 8010c72:	4770      	bxeq	lr
 8010c74:	b530      	push	{r4, r5, lr}
 8010c76:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8010c7a:	d502      	bpl.n	8010c82 <__aeabi_l2d+0x16>
 8010c7c:	4240      	negs	r0, r0
 8010c7e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8010c82:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8010c86:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8010c8a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8010c8e:	f43f aed8 	beq.w	8010a42 <__adddf3+0xe6>
 8010c92:	f04f 0203 	mov.w	r2, #3
 8010c96:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8010c9a:	bf18      	it	ne
 8010c9c:	3203      	addne	r2, #3
 8010c9e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8010ca2:	bf18      	it	ne
 8010ca4:	3203      	addne	r2, #3
 8010ca6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8010caa:	f1c2 0320 	rsb	r3, r2, #32
 8010cae:	fa00 fc03 	lsl.w	ip, r0, r3
 8010cb2:	fa20 f002 	lsr.w	r0, r0, r2
 8010cb6:	fa01 fe03 	lsl.w	lr, r1, r3
 8010cba:	ea40 000e 	orr.w	r0, r0, lr
 8010cbe:	fa21 f102 	lsr.w	r1, r1, r2
 8010cc2:	4414      	add	r4, r2
 8010cc4:	e6bd      	b.n	8010a42 <__adddf3+0xe6>
 8010cc6:	bf00      	nop

08010cc8 <__aeabi_dmul>:
 8010cc8:	b570      	push	{r4, r5, r6, lr}
 8010cca:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8010cce:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8010cd2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8010cd6:	bf1d      	ittte	ne
 8010cd8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8010cdc:	ea94 0f0c 	teqne	r4, ip
 8010ce0:	ea95 0f0c 	teqne	r5, ip
 8010ce4:	f000 f8de 	bleq	8010ea4 <__aeabi_dmul+0x1dc>
 8010ce8:	442c      	add	r4, r5
 8010cea:	ea81 0603 	eor.w	r6, r1, r3
 8010cee:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8010cf2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8010cf6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8010cfa:	bf18      	it	ne
 8010cfc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8010d00:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8010d04:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8010d08:	d038      	beq.n	8010d7c <__aeabi_dmul+0xb4>
 8010d0a:	fba0 ce02 	umull	ip, lr, r0, r2
 8010d0e:	f04f 0500 	mov.w	r5, #0
 8010d12:	fbe1 e502 	umlal	lr, r5, r1, r2
 8010d16:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8010d1a:	fbe0 e503 	umlal	lr, r5, r0, r3
 8010d1e:	f04f 0600 	mov.w	r6, #0
 8010d22:	fbe1 5603 	umlal	r5, r6, r1, r3
 8010d26:	f09c 0f00 	teq	ip, #0
 8010d2a:	bf18      	it	ne
 8010d2c:	f04e 0e01 	orrne.w	lr, lr, #1
 8010d30:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8010d34:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8010d38:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8010d3c:	d204      	bcs.n	8010d48 <__aeabi_dmul+0x80>
 8010d3e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8010d42:	416d      	adcs	r5, r5
 8010d44:	eb46 0606 	adc.w	r6, r6, r6
 8010d48:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8010d4c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8010d50:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8010d54:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8010d58:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8010d5c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8010d60:	bf88      	it	hi
 8010d62:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8010d66:	d81e      	bhi.n	8010da6 <__aeabi_dmul+0xde>
 8010d68:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8010d6c:	bf08      	it	eq
 8010d6e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8010d72:	f150 0000 	adcs.w	r0, r0, #0
 8010d76:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8010d7a:	bd70      	pop	{r4, r5, r6, pc}
 8010d7c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8010d80:	ea46 0101 	orr.w	r1, r6, r1
 8010d84:	ea40 0002 	orr.w	r0, r0, r2
 8010d88:	ea81 0103 	eor.w	r1, r1, r3
 8010d8c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8010d90:	bfc2      	ittt	gt
 8010d92:	ebd4 050c 	rsbsgt	r5, r4, ip
 8010d96:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8010d9a:	bd70      	popgt	{r4, r5, r6, pc}
 8010d9c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8010da0:	f04f 0e00 	mov.w	lr, #0
 8010da4:	3c01      	subs	r4, #1
 8010da6:	f300 80ab 	bgt.w	8010f00 <__aeabi_dmul+0x238>
 8010daa:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8010dae:	bfde      	ittt	le
 8010db0:	2000      	movle	r0, #0
 8010db2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8010db6:	bd70      	pople	{r4, r5, r6, pc}
 8010db8:	f1c4 0400 	rsb	r4, r4, #0
 8010dbc:	3c20      	subs	r4, #32
 8010dbe:	da35      	bge.n	8010e2c <__aeabi_dmul+0x164>
 8010dc0:	340c      	adds	r4, #12
 8010dc2:	dc1b      	bgt.n	8010dfc <__aeabi_dmul+0x134>
 8010dc4:	f104 0414 	add.w	r4, r4, #20
 8010dc8:	f1c4 0520 	rsb	r5, r4, #32
 8010dcc:	fa00 f305 	lsl.w	r3, r0, r5
 8010dd0:	fa20 f004 	lsr.w	r0, r0, r4
 8010dd4:	fa01 f205 	lsl.w	r2, r1, r5
 8010dd8:	ea40 0002 	orr.w	r0, r0, r2
 8010ddc:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8010de0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8010de4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8010de8:	fa21 f604 	lsr.w	r6, r1, r4
 8010dec:	eb42 0106 	adc.w	r1, r2, r6
 8010df0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8010df4:	bf08      	it	eq
 8010df6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8010dfa:	bd70      	pop	{r4, r5, r6, pc}
 8010dfc:	f1c4 040c 	rsb	r4, r4, #12
 8010e00:	f1c4 0520 	rsb	r5, r4, #32
 8010e04:	fa00 f304 	lsl.w	r3, r0, r4
 8010e08:	fa20 f005 	lsr.w	r0, r0, r5
 8010e0c:	fa01 f204 	lsl.w	r2, r1, r4
 8010e10:	ea40 0002 	orr.w	r0, r0, r2
 8010e14:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8010e18:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8010e1c:	f141 0100 	adc.w	r1, r1, #0
 8010e20:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8010e24:	bf08      	it	eq
 8010e26:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8010e2a:	bd70      	pop	{r4, r5, r6, pc}
 8010e2c:	f1c4 0520 	rsb	r5, r4, #32
 8010e30:	fa00 f205 	lsl.w	r2, r0, r5
 8010e34:	ea4e 0e02 	orr.w	lr, lr, r2
 8010e38:	fa20 f304 	lsr.w	r3, r0, r4
 8010e3c:	fa01 f205 	lsl.w	r2, r1, r5
 8010e40:	ea43 0302 	orr.w	r3, r3, r2
 8010e44:	fa21 f004 	lsr.w	r0, r1, r4
 8010e48:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8010e4c:	fa21 f204 	lsr.w	r2, r1, r4
 8010e50:	ea20 0002 	bic.w	r0, r0, r2
 8010e54:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8010e58:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8010e5c:	bf08      	it	eq
 8010e5e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8010e62:	bd70      	pop	{r4, r5, r6, pc}
 8010e64:	f094 0f00 	teq	r4, #0
 8010e68:	d10f      	bne.n	8010e8a <__aeabi_dmul+0x1c2>
 8010e6a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8010e6e:	0040      	lsls	r0, r0, #1
 8010e70:	eb41 0101 	adc.w	r1, r1, r1
 8010e74:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8010e78:	bf08      	it	eq
 8010e7a:	3c01      	subeq	r4, #1
 8010e7c:	d0f7      	beq.n	8010e6e <__aeabi_dmul+0x1a6>
 8010e7e:	ea41 0106 	orr.w	r1, r1, r6
 8010e82:	f095 0f00 	teq	r5, #0
 8010e86:	bf18      	it	ne
 8010e88:	4770      	bxne	lr
 8010e8a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8010e8e:	0052      	lsls	r2, r2, #1
 8010e90:	eb43 0303 	adc.w	r3, r3, r3
 8010e94:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8010e98:	bf08      	it	eq
 8010e9a:	3d01      	subeq	r5, #1
 8010e9c:	d0f7      	beq.n	8010e8e <__aeabi_dmul+0x1c6>
 8010e9e:	ea43 0306 	orr.w	r3, r3, r6
 8010ea2:	4770      	bx	lr
 8010ea4:	ea94 0f0c 	teq	r4, ip
 8010ea8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8010eac:	bf18      	it	ne
 8010eae:	ea95 0f0c 	teqne	r5, ip
 8010eb2:	d00c      	beq.n	8010ece <__aeabi_dmul+0x206>
 8010eb4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8010eb8:	bf18      	it	ne
 8010eba:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8010ebe:	d1d1      	bne.n	8010e64 <__aeabi_dmul+0x19c>
 8010ec0:	ea81 0103 	eor.w	r1, r1, r3
 8010ec4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8010ec8:	f04f 0000 	mov.w	r0, #0
 8010ecc:	bd70      	pop	{r4, r5, r6, pc}
 8010ece:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8010ed2:	bf06      	itte	eq
 8010ed4:	4610      	moveq	r0, r2
 8010ed6:	4619      	moveq	r1, r3
 8010ed8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8010edc:	d019      	beq.n	8010f12 <__aeabi_dmul+0x24a>
 8010ede:	ea94 0f0c 	teq	r4, ip
 8010ee2:	d102      	bne.n	8010eea <__aeabi_dmul+0x222>
 8010ee4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8010ee8:	d113      	bne.n	8010f12 <__aeabi_dmul+0x24a>
 8010eea:	ea95 0f0c 	teq	r5, ip
 8010eee:	d105      	bne.n	8010efc <__aeabi_dmul+0x234>
 8010ef0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8010ef4:	bf1c      	itt	ne
 8010ef6:	4610      	movne	r0, r2
 8010ef8:	4619      	movne	r1, r3
 8010efa:	d10a      	bne.n	8010f12 <__aeabi_dmul+0x24a>
 8010efc:	ea81 0103 	eor.w	r1, r1, r3
 8010f00:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8010f04:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8010f08:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8010f0c:	f04f 0000 	mov.w	r0, #0
 8010f10:	bd70      	pop	{r4, r5, r6, pc}
 8010f12:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8010f16:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8010f1a:	bd70      	pop	{r4, r5, r6, pc}

08010f1c <__aeabi_ddiv>:
 8010f1c:	b570      	push	{r4, r5, r6, lr}
 8010f1e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8010f22:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8010f26:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8010f2a:	bf1d      	ittte	ne
 8010f2c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8010f30:	ea94 0f0c 	teqne	r4, ip
 8010f34:	ea95 0f0c 	teqne	r5, ip
 8010f38:	f000 f8a7 	bleq	801108a <__aeabi_ddiv+0x16e>
 8010f3c:	eba4 0405 	sub.w	r4, r4, r5
 8010f40:	ea81 0e03 	eor.w	lr, r1, r3
 8010f44:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8010f48:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8010f4c:	f000 8088 	beq.w	8011060 <__aeabi_ddiv+0x144>
 8010f50:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8010f54:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8010f58:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8010f5c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8010f60:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8010f64:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8010f68:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8010f6c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8010f70:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8010f74:	429d      	cmp	r5, r3
 8010f76:	bf08      	it	eq
 8010f78:	4296      	cmpeq	r6, r2
 8010f7a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8010f7e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8010f82:	d202      	bcs.n	8010f8a <__aeabi_ddiv+0x6e>
 8010f84:	085b      	lsrs	r3, r3, #1
 8010f86:	ea4f 0232 	mov.w	r2, r2, rrx
 8010f8a:	1ab6      	subs	r6, r6, r2
 8010f8c:	eb65 0503 	sbc.w	r5, r5, r3
 8010f90:	085b      	lsrs	r3, r3, #1
 8010f92:	ea4f 0232 	mov.w	r2, r2, rrx
 8010f96:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8010f9a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8010f9e:	ebb6 0e02 	subs.w	lr, r6, r2
 8010fa2:	eb75 0e03 	sbcs.w	lr, r5, r3
 8010fa6:	bf22      	ittt	cs
 8010fa8:	1ab6      	subcs	r6, r6, r2
 8010faa:	4675      	movcs	r5, lr
 8010fac:	ea40 000c 	orrcs.w	r0, r0, ip
 8010fb0:	085b      	lsrs	r3, r3, #1
 8010fb2:	ea4f 0232 	mov.w	r2, r2, rrx
 8010fb6:	ebb6 0e02 	subs.w	lr, r6, r2
 8010fba:	eb75 0e03 	sbcs.w	lr, r5, r3
 8010fbe:	bf22      	ittt	cs
 8010fc0:	1ab6      	subcs	r6, r6, r2
 8010fc2:	4675      	movcs	r5, lr
 8010fc4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8010fc8:	085b      	lsrs	r3, r3, #1
 8010fca:	ea4f 0232 	mov.w	r2, r2, rrx
 8010fce:	ebb6 0e02 	subs.w	lr, r6, r2
 8010fd2:	eb75 0e03 	sbcs.w	lr, r5, r3
 8010fd6:	bf22      	ittt	cs
 8010fd8:	1ab6      	subcs	r6, r6, r2
 8010fda:	4675      	movcs	r5, lr
 8010fdc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8010fe0:	085b      	lsrs	r3, r3, #1
 8010fe2:	ea4f 0232 	mov.w	r2, r2, rrx
 8010fe6:	ebb6 0e02 	subs.w	lr, r6, r2
 8010fea:	eb75 0e03 	sbcs.w	lr, r5, r3
 8010fee:	bf22      	ittt	cs
 8010ff0:	1ab6      	subcs	r6, r6, r2
 8010ff2:	4675      	movcs	r5, lr
 8010ff4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8010ff8:	ea55 0e06 	orrs.w	lr, r5, r6
 8010ffc:	d018      	beq.n	8011030 <__aeabi_ddiv+0x114>
 8010ffe:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8011002:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8011006:	ea4f 1606 	mov.w	r6, r6, lsl #4
 801100a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 801100e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8011012:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8011016:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 801101a:	d1c0      	bne.n	8010f9e <__aeabi_ddiv+0x82>
 801101c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8011020:	d10b      	bne.n	801103a <__aeabi_ddiv+0x11e>
 8011022:	ea41 0100 	orr.w	r1, r1, r0
 8011026:	f04f 0000 	mov.w	r0, #0
 801102a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 801102e:	e7b6      	b.n	8010f9e <__aeabi_ddiv+0x82>
 8011030:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8011034:	bf04      	itt	eq
 8011036:	4301      	orreq	r1, r0
 8011038:	2000      	moveq	r0, #0
 801103a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 801103e:	bf88      	it	hi
 8011040:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8011044:	f63f aeaf 	bhi.w	8010da6 <__aeabi_dmul+0xde>
 8011048:	ebb5 0c03 	subs.w	ip, r5, r3
 801104c:	bf04      	itt	eq
 801104e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8011052:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8011056:	f150 0000 	adcs.w	r0, r0, #0
 801105a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 801105e:	bd70      	pop	{r4, r5, r6, pc}
 8011060:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8011064:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8011068:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 801106c:	bfc2      	ittt	gt
 801106e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8011072:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8011076:	bd70      	popgt	{r4, r5, r6, pc}
 8011078:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 801107c:	f04f 0e00 	mov.w	lr, #0
 8011080:	3c01      	subs	r4, #1
 8011082:	e690      	b.n	8010da6 <__aeabi_dmul+0xde>
 8011084:	ea45 0e06 	orr.w	lr, r5, r6
 8011088:	e68d      	b.n	8010da6 <__aeabi_dmul+0xde>
 801108a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 801108e:	ea94 0f0c 	teq	r4, ip
 8011092:	bf08      	it	eq
 8011094:	ea95 0f0c 	teqeq	r5, ip
 8011098:	f43f af3b 	beq.w	8010f12 <__aeabi_dmul+0x24a>
 801109c:	ea94 0f0c 	teq	r4, ip
 80110a0:	d10a      	bne.n	80110b8 <__aeabi_ddiv+0x19c>
 80110a2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80110a6:	f47f af34 	bne.w	8010f12 <__aeabi_dmul+0x24a>
 80110aa:	ea95 0f0c 	teq	r5, ip
 80110ae:	f47f af25 	bne.w	8010efc <__aeabi_dmul+0x234>
 80110b2:	4610      	mov	r0, r2
 80110b4:	4619      	mov	r1, r3
 80110b6:	e72c      	b.n	8010f12 <__aeabi_dmul+0x24a>
 80110b8:	ea95 0f0c 	teq	r5, ip
 80110bc:	d106      	bne.n	80110cc <__aeabi_ddiv+0x1b0>
 80110be:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80110c2:	f43f aefd 	beq.w	8010ec0 <__aeabi_dmul+0x1f8>
 80110c6:	4610      	mov	r0, r2
 80110c8:	4619      	mov	r1, r3
 80110ca:	e722      	b.n	8010f12 <__aeabi_dmul+0x24a>
 80110cc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80110d0:	bf18      	it	ne
 80110d2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80110d6:	f47f aec5 	bne.w	8010e64 <__aeabi_dmul+0x19c>
 80110da:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80110de:	f47f af0d 	bne.w	8010efc <__aeabi_dmul+0x234>
 80110e2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80110e6:	f47f aeeb 	bne.w	8010ec0 <__aeabi_dmul+0x1f8>
 80110ea:	e712      	b.n	8010f12 <__aeabi_dmul+0x24a>

080110ec <__gedf2>:
 80110ec:	f04f 3cff 	mov.w	ip, #4294967295
 80110f0:	e006      	b.n	8011100 <__cmpdf2+0x4>
 80110f2:	bf00      	nop

080110f4 <__ledf2>:
 80110f4:	f04f 0c01 	mov.w	ip, #1
 80110f8:	e002      	b.n	8011100 <__cmpdf2+0x4>
 80110fa:	bf00      	nop

080110fc <__cmpdf2>:
 80110fc:	f04f 0c01 	mov.w	ip, #1
 8011100:	f84d cd04 	str.w	ip, [sp, #-4]!
 8011104:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8011108:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 801110c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8011110:	bf18      	it	ne
 8011112:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8011116:	d01b      	beq.n	8011150 <__cmpdf2+0x54>
 8011118:	b001      	add	sp, #4
 801111a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 801111e:	bf0c      	ite	eq
 8011120:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8011124:	ea91 0f03 	teqne	r1, r3
 8011128:	bf02      	ittt	eq
 801112a:	ea90 0f02 	teqeq	r0, r2
 801112e:	2000      	moveq	r0, #0
 8011130:	4770      	bxeq	lr
 8011132:	f110 0f00 	cmn.w	r0, #0
 8011136:	ea91 0f03 	teq	r1, r3
 801113a:	bf58      	it	pl
 801113c:	4299      	cmppl	r1, r3
 801113e:	bf08      	it	eq
 8011140:	4290      	cmpeq	r0, r2
 8011142:	bf2c      	ite	cs
 8011144:	17d8      	asrcs	r0, r3, #31
 8011146:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 801114a:	f040 0001 	orr.w	r0, r0, #1
 801114e:	4770      	bx	lr
 8011150:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8011154:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8011158:	d102      	bne.n	8011160 <__cmpdf2+0x64>
 801115a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 801115e:	d107      	bne.n	8011170 <__cmpdf2+0x74>
 8011160:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8011164:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8011168:	d1d6      	bne.n	8011118 <__cmpdf2+0x1c>
 801116a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 801116e:	d0d3      	beq.n	8011118 <__cmpdf2+0x1c>
 8011170:	f85d 0b04 	ldr.w	r0, [sp], #4
 8011174:	4770      	bx	lr
 8011176:	bf00      	nop

08011178 <__aeabi_cdrcmple>:
 8011178:	4684      	mov	ip, r0
 801117a:	4610      	mov	r0, r2
 801117c:	4662      	mov	r2, ip
 801117e:	468c      	mov	ip, r1
 8011180:	4619      	mov	r1, r3
 8011182:	4663      	mov	r3, ip
 8011184:	e000      	b.n	8011188 <__aeabi_cdcmpeq>
 8011186:	bf00      	nop

08011188 <__aeabi_cdcmpeq>:
 8011188:	b501      	push	{r0, lr}
 801118a:	f7ff ffb7 	bl	80110fc <__cmpdf2>
 801118e:	2800      	cmp	r0, #0
 8011190:	bf48      	it	mi
 8011192:	f110 0f00 	cmnmi.w	r0, #0
 8011196:	bd01      	pop	{r0, pc}

08011198 <__aeabi_dcmpeq>:
 8011198:	f84d ed08 	str.w	lr, [sp, #-8]!
 801119c:	f7ff fff4 	bl	8011188 <__aeabi_cdcmpeq>
 80111a0:	bf0c      	ite	eq
 80111a2:	2001      	moveq	r0, #1
 80111a4:	2000      	movne	r0, #0
 80111a6:	f85d fb08 	ldr.w	pc, [sp], #8
 80111aa:	bf00      	nop

080111ac <__aeabi_dcmplt>:
 80111ac:	f84d ed08 	str.w	lr, [sp, #-8]!
 80111b0:	f7ff ffea 	bl	8011188 <__aeabi_cdcmpeq>
 80111b4:	bf34      	ite	cc
 80111b6:	2001      	movcc	r0, #1
 80111b8:	2000      	movcs	r0, #0
 80111ba:	f85d fb08 	ldr.w	pc, [sp], #8
 80111be:	bf00      	nop

080111c0 <__aeabi_dcmple>:
 80111c0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80111c4:	f7ff ffe0 	bl	8011188 <__aeabi_cdcmpeq>
 80111c8:	bf94      	ite	ls
 80111ca:	2001      	movls	r0, #1
 80111cc:	2000      	movhi	r0, #0
 80111ce:	f85d fb08 	ldr.w	pc, [sp], #8
 80111d2:	bf00      	nop

080111d4 <__aeabi_dcmpge>:
 80111d4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80111d8:	f7ff ffce 	bl	8011178 <__aeabi_cdrcmple>
 80111dc:	bf94      	ite	ls
 80111de:	2001      	movls	r0, #1
 80111e0:	2000      	movhi	r0, #0
 80111e2:	f85d fb08 	ldr.w	pc, [sp], #8
 80111e6:	bf00      	nop

080111e8 <__aeabi_dcmpgt>:
 80111e8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80111ec:	f7ff ffc4 	bl	8011178 <__aeabi_cdrcmple>
 80111f0:	bf34      	ite	cc
 80111f2:	2001      	movcc	r0, #1
 80111f4:	2000      	movcs	r0, #0
 80111f6:	f85d fb08 	ldr.w	pc, [sp], #8
 80111fa:	bf00      	nop

080111fc <__aeabi_dcmpun>:
 80111fc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8011200:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8011204:	d102      	bne.n	801120c <__aeabi_dcmpun+0x10>
 8011206:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 801120a:	d10a      	bne.n	8011222 <__aeabi_dcmpun+0x26>
 801120c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8011210:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8011214:	d102      	bne.n	801121c <__aeabi_dcmpun+0x20>
 8011216:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 801121a:	d102      	bne.n	8011222 <__aeabi_dcmpun+0x26>
 801121c:	f04f 0000 	mov.w	r0, #0
 8011220:	4770      	bx	lr
 8011222:	f04f 0001 	mov.w	r0, #1
 8011226:	4770      	bx	lr

08011228 <__aeabi_d2iz>:
 8011228:	ea4f 0241 	mov.w	r2, r1, lsl #1
 801122c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8011230:	d215      	bcs.n	801125e <__aeabi_d2iz+0x36>
 8011232:	d511      	bpl.n	8011258 <__aeabi_d2iz+0x30>
 8011234:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8011238:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 801123c:	d912      	bls.n	8011264 <__aeabi_d2iz+0x3c>
 801123e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8011242:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8011246:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 801124a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 801124e:	fa23 f002 	lsr.w	r0, r3, r2
 8011252:	bf18      	it	ne
 8011254:	4240      	negne	r0, r0
 8011256:	4770      	bx	lr
 8011258:	f04f 0000 	mov.w	r0, #0
 801125c:	4770      	bx	lr
 801125e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8011262:	d105      	bne.n	8011270 <__aeabi_d2iz+0x48>
 8011264:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8011268:	bf08      	it	eq
 801126a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 801126e:	4770      	bx	lr
 8011270:	f04f 0000 	mov.w	r0, #0
 8011274:	4770      	bx	lr
 8011276:	bf00      	nop

08011278 <__aeabi_d2uiz>:
 8011278:	004a      	lsls	r2, r1, #1
 801127a:	d211      	bcs.n	80112a0 <__aeabi_d2uiz+0x28>
 801127c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8011280:	d211      	bcs.n	80112a6 <__aeabi_d2uiz+0x2e>
 8011282:	d50d      	bpl.n	80112a0 <__aeabi_d2uiz+0x28>
 8011284:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8011288:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 801128c:	d40e      	bmi.n	80112ac <__aeabi_d2uiz+0x34>
 801128e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8011292:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8011296:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 801129a:	fa23 f002 	lsr.w	r0, r3, r2
 801129e:	4770      	bx	lr
 80112a0:	f04f 0000 	mov.w	r0, #0
 80112a4:	4770      	bx	lr
 80112a6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 80112aa:	d102      	bne.n	80112b2 <__aeabi_d2uiz+0x3a>
 80112ac:	f04f 30ff 	mov.w	r0, #4294967295
 80112b0:	4770      	bx	lr
 80112b2:	f04f 0000 	mov.w	r0, #0
 80112b6:	4770      	bx	lr

080112b8 <__aeabi_d2f>:
 80112b8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80112bc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 80112c0:	bf24      	itt	cs
 80112c2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 80112c6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 80112ca:	d90d      	bls.n	80112e8 <__aeabi_d2f+0x30>
 80112cc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 80112d0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 80112d4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 80112d8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 80112dc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 80112e0:	bf08      	it	eq
 80112e2:	f020 0001 	biceq.w	r0, r0, #1
 80112e6:	4770      	bx	lr
 80112e8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 80112ec:	d121      	bne.n	8011332 <__aeabi_d2f+0x7a>
 80112ee:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 80112f2:	bfbc      	itt	lt
 80112f4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 80112f8:	4770      	bxlt	lr
 80112fa:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80112fe:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8011302:	f1c2 0218 	rsb	r2, r2, #24
 8011306:	f1c2 0c20 	rsb	ip, r2, #32
 801130a:	fa10 f30c 	lsls.w	r3, r0, ip
 801130e:	fa20 f002 	lsr.w	r0, r0, r2
 8011312:	bf18      	it	ne
 8011314:	f040 0001 	orrne.w	r0, r0, #1
 8011318:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 801131c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8011320:	fa03 fc0c 	lsl.w	ip, r3, ip
 8011324:	ea40 000c 	orr.w	r0, r0, ip
 8011328:	fa23 f302 	lsr.w	r3, r3, r2
 801132c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8011330:	e7cc      	b.n	80112cc <__aeabi_d2f+0x14>
 8011332:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8011336:	d107      	bne.n	8011348 <__aeabi_d2f+0x90>
 8011338:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 801133c:	bf1e      	ittt	ne
 801133e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8011342:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8011346:	4770      	bxne	lr
 8011348:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 801134c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8011350:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8011354:	4770      	bx	lr
 8011356:	bf00      	nop

08011358 <__aeabi_uldivmod>:
 8011358:	b953      	cbnz	r3, 8011370 <__aeabi_uldivmod+0x18>
 801135a:	b94a      	cbnz	r2, 8011370 <__aeabi_uldivmod+0x18>
 801135c:	2900      	cmp	r1, #0
 801135e:	bf08      	it	eq
 8011360:	2800      	cmpeq	r0, #0
 8011362:	bf1c      	itt	ne
 8011364:	f04f 31ff 	movne.w	r1, #4294967295
 8011368:	f04f 30ff 	movne.w	r0, #4294967295
 801136c:	f000 b9aa 	b.w	80116c4 <__aeabi_idiv0>
 8011370:	f1ad 0c08 	sub.w	ip, sp, #8
 8011374:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8011378:	f000 f83c 	bl	80113f4 <__udivmoddi4>
 801137c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8011380:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8011384:	b004      	add	sp, #16
 8011386:	4770      	bx	lr

08011388 <__aeabi_d2lz>:
 8011388:	b538      	push	{r3, r4, r5, lr}
 801138a:	2200      	movs	r2, #0
 801138c:	2300      	movs	r3, #0
 801138e:	4604      	mov	r4, r0
 8011390:	460d      	mov	r5, r1
 8011392:	f7ff ff0b 	bl	80111ac <__aeabi_dcmplt>
 8011396:	b928      	cbnz	r0, 80113a4 <__aeabi_d2lz+0x1c>
 8011398:	4620      	mov	r0, r4
 801139a:	4629      	mov	r1, r5
 801139c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80113a0:	f000 b80a 	b.w	80113b8 <__aeabi_d2ulz>
 80113a4:	4620      	mov	r0, r4
 80113a6:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 80113aa:	f000 f805 	bl	80113b8 <__aeabi_d2ulz>
 80113ae:	4240      	negs	r0, r0
 80113b0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80113b4:	bd38      	pop	{r3, r4, r5, pc}
 80113b6:	bf00      	nop

080113b8 <__aeabi_d2ulz>:
 80113b8:	b5d0      	push	{r4, r6, r7, lr}
 80113ba:	4b0c      	ldr	r3, [pc, #48]	; (80113ec <__aeabi_d2ulz+0x34>)
 80113bc:	2200      	movs	r2, #0
 80113be:	4606      	mov	r6, r0
 80113c0:	460f      	mov	r7, r1
 80113c2:	f7ff fc81 	bl	8010cc8 <__aeabi_dmul>
 80113c6:	f7ff ff57 	bl	8011278 <__aeabi_d2uiz>
 80113ca:	4604      	mov	r4, r0
 80113cc:	f7ff fc02 	bl	8010bd4 <__aeabi_ui2d>
 80113d0:	4b07      	ldr	r3, [pc, #28]	; (80113f0 <__aeabi_d2ulz+0x38>)
 80113d2:	2200      	movs	r2, #0
 80113d4:	f7ff fc78 	bl	8010cc8 <__aeabi_dmul>
 80113d8:	4602      	mov	r2, r0
 80113da:	460b      	mov	r3, r1
 80113dc:	4630      	mov	r0, r6
 80113de:	4639      	mov	r1, r7
 80113e0:	f7ff faba 	bl	8010958 <__aeabi_dsub>
 80113e4:	f7ff ff48 	bl	8011278 <__aeabi_d2uiz>
 80113e8:	4621      	mov	r1, r4
 80113ea:	bdd0      	pop	{r4, r6, r7, pc}
 80113ec:	3df00000 	.word	0x3df00000
 80113f0:	41f00000 	.word	0x41f00000

080113f4 <__udivmoddi4>:
 80113f4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80113f8:	9d08      	ldr	r5, [sp, #32]
 80113fa:	4604      	mov	r4, r0
 80113fc:	468e      	mov	lr, r1
 80113fe:	2b00      	cmp	r3, #0
 8011400:	d14d      	bne.n	801149e <__udivmoddi4+0xaa>
 8011402:	428a      	cmp	r2, r1
 8011404:	4694      	mov	ip, r2
 8011406:	d969      	bls.n	80114dc <__udivmoddi4+0xe8>
 8011408:	fab2 f282 	clz	r2, r2
 801140c:	b152      	cbz	r2, 8011424 <__udivmoddi4+0x30>
 801140e:	fa01 f302 	lsl.w	r3, r1, r2
 8011412:	f1c2 0120 	rsb	r1, r2, #32
 8011416:	fa20 f101 	lsr.w	r1, r0, r1
 801141a:	fa0c fc02 	lsl.w	ip, ip, r2
 801141e:	ea41 0e03 	orr.w	lr, r1, r3
 8011422:	4094      	lsls	r4, r2
 8011424:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8011428:	0c21      	lsrs	r1, r4, #16
 801142a:	fbbe f6f8 	udiv	r6, lr, r8
 801142e:	fa1f f78c 	uxth.w	r7, ip
 8011432:	fb08 e316 	mls	r3, r8, r6, lr
 8011436:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 801143a:	fb06 f107 	mul.w	r1, r6, r7
 801143e:	4299      	cmp	r1, r3
 8011440:	d90a      	bls.n	8011458 <__udivmoddi4+0x64>
 8011442:	eb1c 0303 	adds.w	r3, ip, r3
 8011446:	f106 30ff 	add.w	r0, r6, #4294967295
 801144a:	f080 811f 	bcs.w	801168c <__udivmoddi4+0x298>
 801144e:	4299      	cmp	r1, r3
 8011450:	f240 811c 	bls.w	801168c <__udivmoddi4+0x298>
 8011454:	3e02      	subs	r6, #2
 8011456:	4463      	add	r3, ip
 8011458:	1a5b      	subs	r3, r3, r1
 801145a:	b2a4      	uxth	r4, r4
 801145c:	fbb3 f0f8 	udiv	r0, r3, r8
 8011460:	fb08 3310 	mls	r3, r8, r0, r3
 8011464:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8011468:	fb00 f707 	mul.w	r7, r0, r7
 801146c:	42a7      	cmp	r7, r4
 801146e:	d90a      	bls.n	8011486 <__udivmoddi4+0x92>
 8011470:	eb1c 0404 	adds.w	r4, ip, r4
 8011474:	f100 33ff 	add.w	r3, r0, #4294967295
 8011478:	f080 810a 	bcs.w	8011690 <__udivmoddi4+0x29c>
 801147c:	42a7      	cmp	r7, r4
 801147e:	f240 8107 	bls.w	8011690 <__udivmoddi4+0x29c>
 8011482:	4464      	add	r4, ip
 8011484:	3802      	subs	r0, #2
 8011486:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 801148a:	1be4      	subs	r4, r4, r7
 801148c:	2600      	movs	r6, #0
 801148e:	b11d      	cbz	r5, 8011498 <__udivmoddi4+0xa4>
 8011490:	40d4      	lsrs	r4, r2
 8011492:	2300      	movs	r3, #0
 8011494:	e9c5 4300 	strd	r4, r3, [r5]
 8011498:	4631      	mov	r1, r6
 801149a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801149e:	428b      	cmp	r3, r1
 80114a0:	d909      	bls.n	80114b6 <__udivmoddi4+0xc2>
 80114a2:	2d00      	cmp	r5, #0
 80114a4:	f000 80ef 	beq.w	8011686 <__udivmoddi4+0x292>
 80114a8:	2600      	movs	r6, #0
 80114aa:	e9c5 0100 	strd	r0, r1, [r5]
 80114ae:	4630      	mov	r0, r6
 80114b0:	4631      	mov	r1, r6
 80114b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80114b6:	fab3 f683 	clz	r6, r3
 80114ba:	2e00      	cmp	r6, #0
 80114bc:	d14a      	bne.n	8011554 <__udivmoddi4+0x160>
 80114be:	428b      	cmp	r3, r1
 80114c0:	d302      	bcc.n	80114c8 <__udivmoddi4+0xd4>
 80114c2:	4282      	cmp	r2, r0
 80114c4:	f200 80f9 	bhi.w	80116ba <__udivmoddi4+0x2c6>
 80114c8:	1a84      	subs	r4, r0, r2
 80114ca:	eb61 0303 	sbc.w	r3, r1, r3
 80114ce:	2001      	movs	r0, #1
 80114d0:	469e      	mov	lr, r3
 80114d2:	2d00      	cmp	r5, #0
 80114d4:	d0e0      	beq.n	8011498 <__udivmoddi4+0xa4>
 80114d6:	e9c5 4e00 	strd	r4, lr, [r5]
 80114da:	e7dd      	b.n	8011498 <__udivmoddi4+0xa4>
 80114dc:	b902      	cbnz	r2, 80114e0 <__udivmoddi4+0xec>
 80114de:	deff      	udf	#255	; 0xff
 80114e0:	fab2 f282 	clz	r2, r2
 80114e4:	2a00      	cmp	r2, #0
 80114e6:	f040 8092 	bne.w	801160e <__udivmoddi4+0x21a>
 80114ea:	eba1 010c 	sub.w	r1, r1, ip
 80114ee:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80114f2:	fa1f fe8c 	uxth.w	lr, ip
 80114f6:	2601      	movs	r6, #1
 80114f8:	0c20      	lsrs	r0, r4, #16
 80114fa:	fbb1 f3f7 	udiv	r3, r1, r7
 80114fe:	fb07 1113 	mls	r1, r7, r3, r1
 8011502:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8011506:	fb0e f003 	mul.w	r0, lr, r3
 801150a:	4288      	cmp	r0, r1
 801150c:	d908      	bls.n	8011520 <__udivmoddi4+0x12c>
 801150e:	eb1c 0101 	adds.w	r1, ip, r1
 8011512:	f103 38ff 	add.w	r8, r3, #4294967295
 8011516:	d202      	bcs.n	801151e <__udivmoddi4+0x12a>
 8011518:	4288      	cmp	r0, r1
 801151a:	f200 80cb 	bhi.w	80116b4 <__udivmoddi4+0x2c0>
 801151e:	4643      	mov	r3, r8
 8011520:	1a09      	subs	r1, r1, r0
 8011522:	b2a4      	uxth	r4, r4
 8011524:	fbb1 f0f7 	udiv	r0, r1, r7
 8011528:	fb07 1110 	mls	r1, r7, r0, r1
 801152c:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8011530:	fb0e fe00 	mul.w	lr, lr, r0
 8011534:	45a6      	cmp	lr, r4
 8011536:	d908      	bls.n	801154a <__udivmoddi4+0x156>
 8011538:	eb1c 0404 	adds.w	r4, ip, r4
 801153c:	f100 31ff 	add.w	r1, r0, #4294967295
 8011540:	d202      	bcs.n	8011548 <__udivmoddi4+0x154>
 8011542:	45a6      	cmp	lr, r4
 8011544:	f200 80bb 	bhi.w	80116be <__udivmoddi4+0x2ca>
 8011548:	4608      	mov	r0, r1
 801154a:	eba4 040e 	sub.w	r4, r4, lr
 801154e:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8011552:	e79c      	b.n	801148e <__udivmoddi4+0x9a>
 8011554:	f1c6 0720 	rsb	r7, r6, #32
 8011558:	40b3      	lsls	r3, r6
 801155a:	fa22 fc07 	lsr.w	ip, r2, r7
 801155e:	ea4c 0c03 	orr.w	ip, ip, r3
 8011562:	fa20 f407 	lsr.w	r4, r0, r7
 8011566:	fa01 f306 	lsl.w	r3, r1, r6
 801156a:	431c      	orrs	r4, r3
 801156c:	40f9      	lsrs	r1, r7
 801156e:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8011572:	fa00 f306 	lsl.w	r3, r0, r6
 8011576:	fbb1 f8f9 	udiv	r8, r1, r9
 801157a:	0c20      	lsrs	r0, r4, #16
 801157c:	fa1f fe8c 	uxth.w	lr, ip
 8011580:	fb09 1118 	mls	r1, r9, r8, r1
 8011584:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8011588:	fb08 f00e 	mul.w	r0, r8, lr
 801158c:	4288      	cmp	r0, r1
 801158e:	fa02 f206 	lsl.w	r2, r2, r6
 8011592:	d90b      	bls.n	80115ac <__udivmoddi4+0x1b8>
 8011594:	eb1c 0101 	adds.w	r1, ip, r1
 8011598:	f108 3aff 	add.w	sl, r8, #4294967295
 801159c:	f080 8088 	bcs.w	80116b0 <__udivmoddi4+0x2bc>
 80115a0:	4288      	cmp	r0, r1
 80115a2:	f240 8085 	bls.w	80116b0 <__udivmoddi4+0x2bc>
 80115a6:	f1a8 0802 	sub.w	r8, r8, #2
 80115aa:	4461      	add	r1, ip
 80115ac:	1a09      	subs	r1, r1, r0
 80115ae:	b2a4      	uxth	r4, r4
 80115b0:	fbb1 f0f9 	udiv	r0, r1, r9
 80115b4:	fb09 1110 	mls	r1, r9, r0, r1
 80115b8:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 80115bc:	fb00 fe0e 	mul.w	lr, r0, lr
 80115c0:	458e      	cmp	lr, r1
 80115c2:	d908      	bls.n	80115d6 <__udivmoddi4+0x1e2>
 80115c4:	eb1c 0101 	adds.w	r1, ip, r1
 80115c8:	f100 34ff 	add.w	r4, r0, #4294967295
 80115cc:	d26c      	bcs.n	80116a8 <__udivmoddi4+0x2b4>
 80115ce:	458e      	cmp	lr, r1
 80115d0:	d96a      	bls.n	80116a8 <__udivmoddi4+0x2b4>
 80115d2:	3802      	subs	r0, #2
 80115d4:	4461      	add	r1, ip
 80115d6:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80115da:	fba0 9402 	umull	r9, r4, r0, r2
 80115de:	eba1 010e 	sub.w	r1, r1, lr
 80115e2:	42a1      	cmp	r1, r4
 80115e4:	46c8      	mov	r8, r9
 80115e6:	46a6      	mov	lr, r4
 80115e8:	d356      	bcc.n	8011698 <__udivmoddi4+0x2a4>
 80115ea:	d053      	beq.n	8011694 <__udivmoddi4+0x2a0>
 80115ec:	b15d      	cbz	r5, 8011606 <__udivmoddi4+0x212>
 80115ee:	ebb3 0208 	subs.w	r2, r3, r8
 80115f2:	eb61 010e 	sbc.w	r1, r1, lr
 80115f6:	fa01 f707 	lsl.w	r7, r1, r7
 80115fa:	fa22 f306 	lsr.w	r3, r2, r6
 80115fe:	40f1      	lsrs	r1, r6
 8011600:	431f      	orrs	r7, r3
 8011602:	e9c5 7100 	strd	r7, r1, [r5]
 8011606:	2600      	movs	r6, #0
 8011608:	4631      	mov	r1, r6
 801160a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801160e:	f1c2 0320 	rsb	r3, r2, #32
 8011612:	40d8      	lsrs	r0, r3
 8011614:	fa0c fc02 	lsl.w	ip, ip, r2
 8011618:	fa21 f303 	lsr.w	r3, r1, r3
 801161c:	4091      	lsls	r1, r2
 801161e:	4301      	orrs	r1, r0
 8011620:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8011624:	fa1f fe8c 	uxth.w	lr, ip
 8011628:	fbb3 f0f7 	udiv	r0, r3, r7
 801162c:	fb07 3610 	mls	r6, r7, r0, r3
 8011630:	0c0b      	lsrs	r3, r1, #16
 8011632:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8011636:	fb00 f60e 	mul.w	r6, r0, lr
 801163a:	429e      	cmp	r6, r3
 801163c:	fa04 f402 	lsl.w	r4, r4, r2
 8011640:	d908      	bls.n	8011654 <__udivmoddi4+0x260>
 8011642:	eb1c 0303 	adds.w	r3, ip, r3
 8011646:	f100 38ff 	add.w	r8, r0, #4294967295
 801164a:	d22f      	bcs.n	80116ac <__udivmoddi4+0x2b8>
 801164c:	429e      	cmp	r6, r3
 801164e:	d92d      	bls.n	80116ac <__udivmoddi4+0x2b8>
 8011650:	3802      	subs	r0, #2
 8011652:	4463      	add	r3, ip
 8011654:	1b9b      	subs	r3, r3, r6
 8011656:	b289      	uxth	r1, r1
 8011658:	fbb3 f6f7 	udiv	r6, r3, r7
 801165c:	fb07 3316 	mls	r3, r7, r6, r3
 8011660:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8011664:	fb06 f30e 	mul.w	r3, r6, lr
 8011668:	428b      	cmp	r3, r1
 801166a:	d908      	bls.n	801167e <__udivmoddi4+0x28a>
 801166c:	eb1c 0101 	adds.w	r1, ip, r1
 8011670:	f106 38ff 	add.w	r8, r6, #4294967295
 8011674:	d216      	bcs.n	80116a4 <__udivmoddi4+0x2b0>
 8011676:	428b      	cmp	r3, r1
 8011678:	d914      	bls.n	80116a4 <__udivmoddi4+0x2b0>
 801167a:	3e02      	subs	r6, #2
 801167c:	4461      	add	r1, ip
 801167e:	1ac9      	subs	r1, r1, r3
 8011680:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8011684:	e738      	b.n	80114f8 <__udivmoddi4+0x104>
 8011686:	462e      	mov	r6, r5
 8011688:	4628      	mov	r0, r5
 801168a:	e705      	b.n	8011498 <__udivmoddi4+0xa4>
 801168c:	4606      	mov	r6, r0
 801168e:	e6e3      	b.n	8011458 <__udivmoddi4+0x64>
 8011690:	4618      	mov	r0, r3
 8011692:	e6f8      	b.n	8011486 <__udivmoddi4+0x92>
 8011694:	454b      	cmp	r3, r9
 8011696:	d2a9      	bcs.n	80115ec <__udivmoddi4+0x1f8>
 8011698:	ebb9 0802 	subs.w	r8, r9, r2
 801169c:	eb64 0e0c 	sbc.w	lr, r4, ip
 80116a0:	3801      	subs	r0, #1
 80116a2:	e7a3      	b.n	80115ec <__udivmoddi4+0x1f8>
 80116a4:	4646      	mov	r6, r8
 80116a6:	e7ea      	b.n	801167e <__udivmoddi4+0x28a>
 80116a8:	4620      	mov	r0, r4
 80116aa:	e794      	b.n	80115d6 <__udivmoddi4+0x1e2>
 80116ac:	4640      	mov	r0, r8
 80116ae:	e7d1      	b.n	8011654 <__udivmoddi4+0x260>
 80116b0:	46d0      	mov	r8, sl
 80116b2:	e77b      	b.n	80115ac <__udivmoddi4+0x1b8>
 80116b4:	3b02      	subs	r3, #2
 80116b6:	4461      	add	r1, ip
 80116b8:	e732      	b.n	8011520 <__udivmoddi4+0x12c>
 80116ba:	4630      	mov	r0, r6
 80116bc:	e709      	b.n	80114d2 <__udivmoddi4+0xde>
 80116be:	4464      	add	r4, ip
 80116c0:	3802      	subs	r0, #2
 80116c2:	e742      	b.n	801154a <__udivmoddi4+0x156>

080116c4 <__aeabi_idiv0>:
 80116c4:	4770      	bx	lr
 80116c6:	bf00      	nop

080116c8 <apInit>:

uint8_t button_status;


void apInit(void)
{
 80116c8:	b580      	push	{r7, lr}
 80116ca:	af00      	add	r7, sp, #0
	//cliOpen(_DEF_UART1, 57600);
	uartOpen(_DEF_UART1, 57600);
 80116cc:	f44f 4161 	mov.w	r1, #57600	; 0xe100
 80116d0:	2000      	movs	r0, #0
 80116d2:	f005 fdf9 	bl	80172c8 <uartOpen>
	menuSetCallBack(lcdMain);
 80116d6:	4804      	ldr	r0, [pc, #16]	; (80116e8 <apInit+0x20>)
 80116d8:	f003 fa62 	bl	8014ba0 <menuSetCallBack>
	cliAdd("boot", cliBoot);
 80116dc:	4903      	ldr	r1, [pc, #12]	; (80116ec <apInit+0x24>)
 80116de:	4804      	ldr	r0, [pc, #16]	; (80116f0 <apInit+0x28>)
 80116e0:	f000 ffc8 	bl	8012674 <cliAdd>
}
 80116e4:	bf00      	nop
 80116e6:	bd80      	pop	{r7, pc}
 80116e8:	08011739 	.word	0x08011739
 80116ec:	08011935 	.word	0x08011935
 80116f0:	08028700 	.word	0x08028700

080116f4 <apMain>:

void apMain(void)
{
 80116f4:	b580      	push	{r7, lr}
 80116f6:	b082      	sub	sp, #8
 80116f8:	af00      	add	r7, sp, #0
  uint32_t pre_time;

  pre_time = millis();
 80116fa:	f000 f9ba 	bl	8011a72 <millis>
 80116fe:	6078      	str	r0, [r7, #4]
  while(1)
  {
    if (millis()-pre_time >= 1000)
 8011700:	f000 f9b7 	bl	8011a72 <millis>
 8011704:	4602      	mov	r2, r0
 8011706:	687b      	ldr	r3, [r7, #4]
 8011708:	1ad3      	subs	r3, r2, r3
 801170a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 801170e:	d302      	bcc.n	8011716 <apMain+0x22>
    {
      pre_time = millis();
 8011710:	f000 f9af 	bl	8011a72 <millis>
 8011714:	6078      	str	r0, [r7, #4]

    }

    sensorMain();
 8011716:	f000 f805 	bl	8011724 <sensorMain>
    //cliMain();
    menuMain();
 801171a:	f003 faad 	bl	8014c78 <menuMain>
    SerialCom();
 801171e:	f005 fbdb 	bl	8016ed8 <SerialCom>
    if (millis()-pre_time >= 1000)
 8011722:	e7ed      	b.n	8011700 <apMain+0xc>

08011724 <sensorMain>:
  }
}

void sensorMain(void)
{
 8011724:	b580      	push	{r7, lr}
 8011726:	af00      	add	r7, sp, #0
    Ds18b20_ManualConvert();
 8011728:	f001 f950 	bl	80129cc <Ds18b20_ManualConvert>
    Sonar_measure();
 801172c:	f004 fc94 	bl	8016058 <Sonar_measure>
    tds_measure();
 8011730:	f005 f95a 	bl	80169e8 <tds_measure>
}
 8011734:	bf00      	nop
 8011736:	bd80      	pop	{r7, pc}

08011738 <lcdMain>:

void lcdMain(uint8_t layer)
{
 8011738:	b580      	push	{r7, lr}
 801173a:	b084      	sub	sp, #16
 801173c:	af02      	add	r7, sp, #8
 801173e:	4603      	mov	r3, r0
 8011740:	71fb      	strb	r3, [r7, #7]
  static bool blink = 0;

  if (lcdIsInit() != true)
 8011742:	f002 fa81 	bl	8013c48 <lcdIsInit>
 8011746:	4603      	mov	r3, r0
 8011748:	f083 0301 	eor.w	r3, r3, #1
 801174c:	b2db      	uxtb	r3, r3
 801174e:	2b00      	cmp	r3, #0
 8011750:	f040 80d6 	bne.w	8011900 <lcdMain+0x1c8>
  {
    return;
  }


  if (lcdDrawAvailable() == true)
 8011754:	f002 fca2 	bl	801409c <lcdDrawAvailable>
 8011758:	4603      	mov	r3, r0
 801175a:	2b00      	cmp	r3, #0
 801175c:	f000 80d1 	beq.w	8011902 <lcdMain+0x1ca>
  {
      lcdClearBuffer(black);
 8011760:	2000      	movs	r0, #0
 8011762:	f002 faaf 	bl	8013cc4 <lcdClearBuffer>
      lcdSetFont(LCD_FONT_HAN);
 8011766:	2003      	movs	r0, #3
 8011768:	f003 f876 	bl	8014858 <lcdSetFont>
      lcdPrintf(0,16*0, green, "[ ]");
 801176c:	4b66      	ldr	r3, [pc, #408]	; (8011908 <lcdMain+0x1d0>)
 801176e:	f44f 62fc 	mov.w	r2, #2016	; 0x7e0
 8011772:	2100      	movs	r1, #0
 8011774:	2000      	movs	r0, #0
 8011776:	f002 fe9f 	bl	80144b8 <lcdPrintf>

      lcdSetFont(LCD_FONT_HAN);
 801177a:	2003      	movs	r0, #3
 801177c:	f003 f86c 	bl	8014858 <lcdSetFont>
      lcdPrintf(0,16*1, white, " : %3.1f " , ds18b20[0].Temperature);
 8011780:	4b62      	ldr	r3, [pc, #392]	; (801190c <lcdMain+0x1d4>)
 8011782:	689b      	ldr	r3, [r3, #8]
 8011784:	4618      	mov	r0, r3
 8011786:	f7ff fa47 	bl	8010c18 <__aeabi_f2d>
 801178a:	4602      	mov	r2, r0
 801178c:	460b      	mov	r3, r1
 801178e:	e9cd 2300 	strd	r2, r3, [sp]
 8011792:	4b5f      	ldr	r3, [pc, #380]	; (8011910 <lcdMain+0x1d8>)
 8011794:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8011798:	2110      	movs	r1, #16
 801179a:	2000      	movs	r0, #0
 801179c:	f002 fe8c 	bl	80144b8 <lcdPrintf>
      lcdPrintf(0,16*2, white, " : %3d cm" , sonar_tbl[0].filter_distance_cm/10);
 80117a0:	4b5c      	ldr	r3, [pc, #368]	; (8011914 <lcdMain+0x1dc>)
 80117a2:	699b      	ldr	r3, [r3, #24]
 80117a4:	4a5c      	ldr	r2, [pc, #368]	; (8011918 <lcdMain+0x1e0>)
 80117a6:	fba2 2303 	umull	r2, r3, r2, r3
 80117aa:	08db      	lsrs	r3, r3, #3
 80117ac:	9300      	str	r3, [sp, #0]
 80117ae:	4b5b      	ldr	r3, [pc, #364]	; (801191c <lcdMain+0x1e4>)
 80117b0:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80117b4:	2120      	movs	r1, #32
 80117b6:	2000      	movs	r0, #0
 80117b8:	f002 fe7e 	bl	80144b8 <lcdPrintf>
      lcdPrintf(0,16*3, white, "TDS : %4.1f ppm" , tds_tbl[0].filter_tdsValue);
 80117bc:	4b58      	ldr	r3, [pc, #352]	; (8011920 <lcdMain+0x1e8>)
 80117be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80117c0:	4618      	mov	r0, r3
 80117c2:	f7ff fa29 	bl	8010c18 <__aeabi_f2d>
 80117c6:	4602      	mov	r2, r0
 80117c8:	460b      	mov	r3, r1
 80117ca:	e9cd 2300 	strd	r2, r3, [sp]
 80117ce:	4b55      	ldr	r3, [pc, #340]	; (8011924 <lcdMain+0x1ec>)
 80117d0:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80117d4:	2130      	movs	r1, #48	; 0x30
 80117d6:	2000      	movs	r0, #0
 80117d8:	f002 fe6e 	bl	80144b8 <lcdPrintf>
      //lcdDrawBufferImage(50, 20, 50, 50, TEST);

      blink = get_blink();
 80117dc:	f006 f8b4 	bl	8017948 <get_blink>
 80117e0:	4603      	mov	r3, r0
 80117e2:	461a      	mov	r2, r3
 80117e4:	4b50      	ldr	r3, [pc, #320]	; (8011928 <lcdMain+0x1f0>)
 80117e6:	701a      	strb	r2, [r3, #0]
      draw_fan_status(0, 16*4, blink);
 80117e8:	4b4f      	ldr	r3, [pc, #316]	; (8011928 <lcdMain+0x1f0>)
 80117ea:	781b      	ldrb	r3, [r3, #0]
 80117ec:	461a      	mov	r2, r3
 80117ee:	2140      	movs	r1, #64	; 0x40
 80117f0:	2000      	movs	r0, #0
 80117f2:	f006 f85f 	bl	80178b4 <draw_fan_status>

      switch(buttonMain())
 80117f6:	f000 fcfb 	bl	80121f0 <buttonMain>
 80117fa:	4603      	mov	r3, r0
 80117fc:	3b01      	subs	r3, #1
 80117fe:	2b0f      	cmp	r3, #15
 8011800:	d83b      	bhi.n	801187a <lcdMain+0x142>
 8011802:	a201      	add	r2, pc, #4	; (adr r2, 8011808 <lcdMain+0xd0>)
 8011804:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011808:	08011849 	.word	0x08011849
 801180c:	08011853 	.word	0x08011853
 8011810:	0801187b 	.word	0x0801187b
 8011814:	0801185d 	.word	0x0801185d
 8011818:	0801187b 	.word	0x0801187b
 801181c:	0801187b 	.word	0x0801187b
 8011820:	0801187b 	.word	0x0801187b
 8011824:	08011867 	.word	0x08011867
 8011828:	0801187b 	.word	0x0801187b
 801182c:	0801187b 	.word	0x0801187b
 8011830:	0801187b 	.word	0x0801187b
 8011834:	0801187b 	.word	0x0801187b
 8011838:	0801187b 	.word	0x0801187b
 801183c:	0801187b 	.word	0x0801187b
 8011840:	0801187b 	.word	0x0801187b
 8011844:	08011871 	.word	0x08011871
      {
      	case(USER_BTN):
  				{
  					gpioPinWrite(BUZZER, true);
 8011848:	2101      	movs	r1, #1
 801184a:	2008      	movs	r0, #8
 801184c:	f002 f836 	bl	80138bc <gpioPinWrite>
  				}
      	break;
 8011850:	e053      	b.n	80118fa <lcdMain+0x1c2>

      	case(MENU_BTN):
  				{
  					gpioPinWrite(Relay1, true);
 8011852:	2101      	movs	r1, #1
 8011854:	2009      	movs	r0, #9
 8011856:	f002 f831 	bl	80138bc <gpioPinWrite>
  				}
      	break;
 801185a:	e04e      	b.n	80118fa <lcdMain+0x1c2>

      	case(UP_BTN):
  				{
  					gpioPinWrite(Relay2, true);
 801185c:	2101      	movs	r1, #1
 801185e:	200a      	movs	r0, #10
 8011860:	f002 f82c 	bl	80138bc <gpioPinWrite>
  				}
      	break;
 8011864:	e049      	b.n	80118fa <lcdMain+0x1c2>

      	case(DOWN_BTN):
  				{
  					gpioPinWrite(Relay3, true);
 8011866:	2101      	movs	r1, #1
 8011868:	200b      	movs	r0, #11
 801186a:	f002 f827 	bl	80138bc <gpioPinWrite>
  				}
      	break;
 801186e:	e044      	b.n	80118fa <lcdMain+0x1c2>

      	case(SEL_BTN):
  				{
  					gpioPinWrite(Relay4, true);
 8011870:	2101      	movs	r1, #1
 8011872:	200c      	movs	r0, #12
 8011874:	f002 f822 	bl	80138bc <gpioPinWrite>
  				}
      	break;
 8011878:	e03f      	b.n	80118fa <lcdMain+0x1c2>

      	default:
      	{
          lcdDrawRoundRect(0, 0+110,  35, 17, 5, white);
 801187a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 801187e:	9301      	str	r3, [sp, #4]
 8011880:	2305      	movs	r3, #5
 8011882:	9300      	str	r3, [sp, #0]
 8011884:	2311      	movs	r3, #17
 8011886:	2223      	movs	r2, #35	; 0x23
 8011888:	216e      	movs	r1, #110	; 0x6e
 801188a:	2000      	movs	r0, #0
 801188c:	f002 fac2 	bl	8013e14 <lcdDrawRoundRect>
          lcdDrawFillRoundRect(1, 1+110, 33, 15, 5, red);
 8011890:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8011894:	9301      	str	r3, [sp, #4]
 8011896:	2305      	movs	r3, #5
 8011898:	9300      	str	r3, [sp, #0]
 801189a:	230f      	movs	r3, #15
 801189c:	2221      	movs	r2, #33	; 0x21
 801189e:	216f      	movs	r1, #111	; 0x6f
 80118a0:	2001      	movs	r0, #1
 80118a2:	f002 fbb1 	bl	8014008 <lcdDrawFillRoundRect>
          lcdSetFont(LCD_FONT_07x10);
 80118a6:	2000      	movs	r0, #0
 80118a8:	f002 ffd6 	bl	8014858 <lcdSetFont>
          lcdPrintf(5,5+110, white, "FAN");
 80118ac:	4b1f      	ldr	r3, [pc, #124]	; (801192c <lcdMain+0x1f4>)
 80118ae:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80118b2:	2173      	movs	r1, #115	; 0x73
 80118b4:	2005      	movs	r0, #5
 80118b6:	f002 fdff 	bl	80144b8 <lcdPrintf>

          lcdDrawRoundRect(0+40, 0+110,  35, 17, 5, white);
 80118ba:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80118be:	9301      	str	r3, [sp, #4]
 80118c0:	2305      	movs	r3, #5
 80118c2:	9300      	str	r3, [sp, #0]
 80118c4:	2311      	movs	r3, #17
 80118c6:	2223      	movs	r2, #35	; 0x23
 80118c8:	216e      	movs	r1, #110	; 0x6e
 80118ca:	2028      	movs	r0, #40	; 0x28
 80118cc:	f002 faa2 	bl	8013e14 <lcdDrawRoundRect>
          lcdDrawFillRoundRect(1+40, 1+110, 33, 15, 5, red);
 80118d0:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 80118d4:	9301      	str	r3, [sp, #4]
 80118d6:	2305      	movs	r3, #5
 80118d8:	9300      	str	r3, [sp, #0]
 80118da:	230f      	movs	r3, #15
 80118dc:	2221      	movs	r2, #33	; 0x21
 80118de:	216f      	movs	r1, #111	; 0x6f
 80118e0:	2029      	movs	r0, #41	; 0x29
 80118e2:	f002 fb91 	bl	8014008 <lcdDrawFillRoundRect>
          lcdSetFont(LCD_FONT_07x10);
 80118e6:	2000      	movs	r0, #0
 80118e8:	f002 ffb6 	bl	8014858 <lcdSetFont>
          lcdPrintf(5+40,5+110, white, "PUMP");
 80118ec:	4b10      	ldr	r3, [pc, #64]	; (8011930 <lcdMain+0x1f8>)
 80118ee:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80118f2:	2173      	movs	r1, #115	; 0x73
 80118f4:	202d      	movs	r0, #45	; 0x2d
 80118f6:	f002 fddf 	bl	80144b8 <lcdPrintf>
//      		gpioPinWrite(Relay4, false);
      	}

      }

      lcdRequestDraw();
 80118fa:	f002 fbe5 	bl	80140c8 <lcdRequestDraw>
 80118fe:	e000      	b.n	8011902 <lcdMain+0x1ca>
    return;
 8011900:	bf00      	nop
  }

}
 8011902:	3708      	adds	r7, #8
 8011904:	46bd      	mov	sp, r7
 8011906:	bd80      	pop	{r7, pc}
 8011908:	08028708 	.word	0x08028708
 801190c:	20000768 	.word	0x20000768
 8011910:	08028724 	.word	0x08028724
 8011914:	2000cc90 	.word	0x2000cc90
 8011918:	cccccccd 	.word	0xcccccccd
 801191c:	0802873c 	.word	0x0802873c
 8011920:	2000ce44 	.word	0x2000ce44
 8011924:	08028750 	.word	0x08028750
 8011928:	2000031c 	.word	0x2000031c
 801192c:	08028760 	.word	0x08028760
 8011930:	08028764 	.word	0x08028764

08011934 <cliBoot>:

void cliBoot(cli_args_t *args)
{
 8011934:	b580      	push	{r7, lr}
 8011936:	b084      	sub	sp, #16
 8011938:	af00      	add	r7, sp, #0
 801193a:	6078      	str	r0, [r7, #4]
  bool ret = false;
 801193c:	2300      	movs	r3, #0
 801193e:	73fb      	strb	r3, [r7, #15]


  if (args->argc == 1 && args->isStr(0, "info") == true)
 8011940:	687b      	ldr	r3, [r7, #4]
 8011942:	881b      	ldrh	r3, [r3, #0]
 8011944:	2b01      	cmp	r3, #1
 8011946:	d11e      	bne.n	8011986 <cliBoot+0x52>
 8011948:	687b      	ldr	r3, [r7, #4]
 801194a:	695b      	ldr	r3, [r3, #20]
 801194c:	4926      	ldr	r1, [pc, #152]	; (80119e8 <cliBoot+0xb4>)
 801194e:	2000      	movs	r0, #0
 8011950:	4798      	blx	r3
 8011952:	4603      	mov	r3, r0
 8011954:	2b00      	cmp	r3, #0
 8011956:	d016      	beq.n	8011986 <cliBoot+0x52>
  {
    firm_version_t *p_boot_ver = (firm_version_t *)(FLASH_ADDR_BOOT_VER);
 8011958:	4b24      	ldr	r3, [pc, #144]	; (80119ec <cliBoot+0xb8>)
 801195a:	60bb      	str	r3, [r7, #8]


    cliPrintf("boot ver   : %s\n", p_boot_ver->version);
 801195c:	68bb      	ldr	r3, [r7, #8]
 801195e:	4619      	mov	r1, r3
 8011960:	4823      	ldr	r0, [pc, #140]	; (80119f0 <cliBoot+0xbc>)
 8011962:	f000 fd77 	bl	8012454 <cliPrintf>
    cliPrintf("boot name  : %s\n", p_boot_ver->name);
 8011966:	68bb      	ldr	r3, [r7, #8]
 8011968:	3320      	adds	r3, #32
 801196a:	4619      	mov	r1, r3
 801196c:	4821      	ldr	r0, [pc, #132]	; (80119f4 <cliBoot+0xc0>)
 801196e:	f000 fd71 	bl	8012454 <cliPrintf>
    cliPrintf("boot param : 0x%X\n", rtcBackupRegRead(0));
 8011972:	2000      	movs	r0, #0
 8011974:	f003 fea6 	bl	80156c4 <rtcBackupRegRead>
 8011978:	4603      	mov	r3, r0
 801197a:	4619      	mov	r1, r3
 801197c:	481e      	ldr	r0, [pc, #120]	; (80119f8 <cliBoot+0xc4>)
 801197e:	f000 fd69 	bl	8012454 <cliPrintf>

    ret = true;
 8011982:	2301      	movs	r3, #1
 8011984:	73fb      	strb	r3, [r7, #15]
  }

  if (args->argc == 1 && args->isStr(0, "jump_boot") == true)
 8011986:	687b      	ldr	r3, [r7, #4]
 8011988:	881b      	ldrh	r3, [r3, #0]
 801198a:	2b01      	cmp	r3, #1
 801198c:	d10c      	bne.n	80119a8 <cliBoot+0x74>
 801198e:	687b      	ldr	r3, [r7, #4]
 8011990:	695b      	ldr	r3, [r3, #20]
 8011992:	491a      	ldr	r1, [pc, #104]	; (80119fc <cliBoot+0xc8>)
 8011994:	2000      	movs	r0, #0
 8011996:	4798      	blx	r3
 8011998:	4603      	mov	r3, r0
 801199a:	2b00      	cmp	r3, #0
 801199c:	d004      	beq.n	80119a8 <cliBoot+0x74>
  {
    resetToBoot(0);
 801199e:	2000      	movs	r0, #0
 80119a0:	f003 fe2e 	bl	8015600 <resetToBoot>
    ret = true;
 80119a4:	2301      	movs	r3, #1
 80119a6:	73fb      	strb	r3, [r7, #15]
  }

  if (args->argc == 1 && args->isStr(0, "jump_fw") == true)
 80119a8:	687b      	ldr	r3, [r7, #4]
 80119aa:	881b      	ldrh	r3, [r3, #0]
 80119ac:	2b01      	cmp	r3, #1
 80119ae:	d10d      	bne.n	80119cc <cliBoot+0x98>
 80119b0:	687b      	ldr	r3, [r7, #4]
 80119b2:	695b      	ldr	r3, [r3, #20]
 80119b4:	4912      	ldr	r1, [pc, #72]	; (8011a00 <cliBoot+0xcc>)
 80119b6:	2000      	movs	r0, #0
 80119b8:	4798      	blx	r3
 80119ba:	4603      	mov	r3, r0
 80119bc:	2b00      	cmp	r3, #0
 80119be:	d005      	beq.n	80119cc <cliBoot+0x98>
  {
    rtcBackupRegWrite(0, 0);
 80119c0:	2100      	movs	r1, #0
 80119c2:	2000      	movs	r0, #0
 80119c4:	f003 fe8e 	bl	80156e4 <rtcBackupRegWrite>
    ret = true;
 80119c8:	2301      	movs	r3, #1
 80119ca:	73fb      	strb	r3, [r7, #15]
  }

  if (ret != true)
 80119cc:	7bfb      	ldrb	r3, [r7, #15]
 80119ce:	f083 0301 	eor.w	r3, r3, #1
 80119d2:	b2db      	uxtb	r3, r3
 80119d4:	2b00      	cmp	r3, #0
 80119d6:	d002      	beq.n	80119de <cliBoot+0xaa>
  {
    cliPrintf("boot info\n");
 80119d8:	480a      	ldr	r0, [pc, #40]	; (8011a04 <cliBoot+0xd0>)
 80119da:	f000 fd3b 	bl	8012454 <cliPrintf>
  }
}
 80119de:	bf00      	nop
 80119e0:	3710      	adds	r7, #16
 80119e2:	46bd      	mov	sp, r7
 80119e4:	bd80      	pop	{r7, pc}
 80119e6:	bf00      	nop
 80119e8:	0802876c 	.word	0x0802876c
 80119ec:	08000400 	.word	0x08000400
 80119f0:	08028774 	.word	0x08028774
 80119f4:	08028788 	.word	0x08028788
 80119f8:	0802879c 	.word	0x0802879c
 80119fc:	080287b0 	.word	0x080287b0
 8011a00:	080287bc 	.word	0x080287bc
 8011a04:	080287c4 	.word	0x080287c4

08011a08 <bspInit>:


void SystemClock_Config(void);

void bspInit(void)
{
 8011a08:	b580      	push	{r7, lr}
 8011a0a:	b082      	sub	sp, #8
 8011a0c:	af00      	add	r7, sp, #0
  HAL_Init();
 8011a0e:	f00a feb3 	bl	801c778 <HAL_Init>
  SystemClock_Config();
 8011a12:	f000 f835 	bl	8011a80 <SystemClock_Config>

  __HAL_RCC_GPIOC_CLK_ENABLE();
 8011a16:	2300      	movs	r3, #0
 8011a18:	607b      	str	r3, [r7, #4]
 8011a1a:	4b0f      	ldr	r3, [pc, #60]	; (8011a58 <bspInit+0x50>)
 8011a1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8011a1e:	4a0e      	ldr	r2, [pc, #56]	; (8011a58 <bspInit+0x50>)
 8011a20:	f043 0304 	orr.w	r3, r3, #4
 8011a24:	6313      	str	r3, [r2, #48]	; 0x30
 8011a26:	4b0c      	ldr	r3, [pc, #48]	; (8011a58 <bspInit+0x50>)
 8011a28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8011a2a:	f003 0304 	and.w	r3, r3, #4
 8011a2e:	607b      	str	r3, [r7, #4]
 8011a30:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8011a32:	2300      	movs	r3, #0
 8011a34:	603b      	str	r3, [r7, #0]
 8011a36:	4b08      	ldr	r3, [pc, #32]	; (8011a58 <bspInit+0x50>)
 8011a38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8011a3a:	4a07      	ldr	r2, [pc, #28]	; (8011a58 <bspInit+0x50>)
 8011a3c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8011a40:	6313      	str	r3, [r2, #48]	; 0x30
 8011a42:	4b05      	ldr	r3, [pc, #20]	; (8011a58 <bspInit+0x50>)
 8011a44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8011a46:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8011a4a:	603b      	str	r3, [r7, #0]
 8011a4c:	683b      	ldr	r3, [r7, #0]
}
 8011a4e:	bf00      	nop
 8011a50:	3708      	adds	r7, #8
 8011a52:	46bd      	mov	sp, r7
 8011a54:	bd80      	pop	{r7, pc}
 8011a56:	bf00      	nop
 8011a58:	40023800 	.word	0x40023800

08011a5c <delay>:

void delay(uint32_t ms)
{
 8011a5c:	b580      	push	{r7, lr}
 8011a5e:	b082      	sub	sp, #8
 8011a60:	af00      	add	r7, sp, #0
 8011a62:	6078      	str	r0, [r7, #4]
  else
  {
    HAL_Delay(ms);
  }
#else
  HAL_Delay(ms);
 8011a64:	6878      	ldr	r0, [r7, #4]
 8011a66:	f00a fef9 	bl	801c85c <HAL_Delay>
#endif
}
 8011a6a:	bf00      	nop
 8011a6c:	3708      	adds	r7, #8
 8011a6e:	46bd      	mov	sp, r7
 8011a70:	bd80      	pop	{r7, pc}

08011a72 <millis>:

uint32_t millis(void)
{
 8011a72:	b580      	push	{r7, lr}
 8011a74:	af00      	add	r7, sp, #0
  return HAL_GetTick();
 8011a76:	f00a fee5 	bl	801c844 <HAL_GetTick>
 8011a7a:	4603      	mov	r3, r0
}
 8011a7c:	4618      	mov	r0, r3
 8011a7e:	bd80      	pop	{r7, pc}

08011a80 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8011a80:	b580      	push	{r7, lr}
 8011a82:	b09a      	sub	sp, #104	; 0x68
 8011a84:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8011a86:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8011a8a:	2230      	movs	r2, #48	; 0x30
 8011a8c:	2100      	movs	r1, #0
 8011a8e:	4618      	mov	r0, r3
 8011a90:	f012 fb5c 	bl	802414c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8011a94:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8011a98:	2200      	movs	r2, #0
 8011a9a:	601a      	str	r2, [r3, #0]
 8011a9c:	605a      	str	r2, [r3, #4]
 8011a9e:	609a      	str	r2, [r3, #8]
 8011aa0:	60da      	str	r2, [r3, #12]
 8011aa2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8011aa4:	f107 030c 	add.w	r3, r7, #12
 8011aa8:	2200      	movs	r2, #0
 8011aaa:	601a      	str	r2, [r3, #0]
 8011aac:	605a      	str	r2, [r3, #4]
 8011aae:	609a      	str	r2, [r3, #8]
 8011ab0:	60da      	str	r2, [r3, #12]
 8011ab2:	611a      	str	r2, [r3, #16]
 8011ab4:	615a      	str	r2, [r3, #20]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8011ab6:	2300      	movs	r3, #0
 8011ab8:	60bb      	str	r3, [r7, #8]
 8011aba:	4b30      	ldr	r3, [pc, #192]	; (8011b7c <SystemClock_Config+0xfc>)
 8011abc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8011abe:	4a2f      	ldr	r2, [pc, #188]	; (8011b7c <SystemClock_Config+0xfc>)
 8011ac0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8011ac4:	6413      	str	r3, [r2, #64]	; 0x40
 8011ac6:	4b2d      	ldr	r3, [pc, #180]	; (8011b7c <SystemClock_Config+0xfc>)
 8011ac8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8011aca:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8011ace:	60bb      	str	r3, [r7, #8]
 8011ad0:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8011ad2:	2300      	movs	r3, #0
 8011ad4:	607b      	str	r3, [r7, #4]
 8011ad6:	4b2a      	ldr	r3, [pc, #168]	; (8011b80 <SystemClock_Config+0x100>)
 8011ad8:	681b      	ldr	r3, [r3, #0]
 8011ada:	4a29      	ldr	r2, [pc, #164]	; (8011b80 <SystemClock_Config+0x100>)
 8011adc:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8011ae0:	6013      	str	r3, [r2, #0]
 8011ae2:	4b27      	ldr	r3, [pc, #156]	; (8011b80 <SystemClock_Config+0x100>)
 8011ae4:	681b      	ldr	r3, [r3, #0]
 8011ae6:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8011aea:	607b      	str	r3, [r7, #4]
 8011aec:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 8011aee:	2309      	movs	r3, #9
 8011af0:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8011af2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8011af6:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8011af8:	2301      	movs	r3, #1
 8011afa:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8011afc:	2302      	movs	r3, #2
 8011afe:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8011b00:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8011b04:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLM = 25;
 8011b06:	2319      	movs	r3, #25
 8011b08:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLN = 192;
 8011b0a:	23c0      	movs	r3, #192	; 0xc0
 8011b0c:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8011b0e:	2302      	movs	r3, #2
 8011b10:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8011b12:	2304      	movs	r3, #4
 8011b14:	667b      	str	r3, [r7, #100]	; 0x64
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8011b16:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8011b1a:	4618      	mov	r0, r3
 8011b1c:	f00c fed8 	bl	801e8d0 <HAL_RCC_OscConfig>
 8011b20:	4603      	mov	r3, r0
 8011b22:	2b00      	cmp	r3, #0
 8011b24:	d001      	beq.n	8011b2a <SystemClock_Config+0xaa>
  {
    Error_Handler();
 8011b26:	f000 f82d 	bl	8011b84 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8011b2a:	230f      	movs	r3, #15
 8011b2c:	627b      	str	r3, [r7, #36]	; 0x24
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8011b2e:	2302      	movs	r3, #2
 8011b30:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8011b32:	2300      	movs	r3, #0
 8011b34:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8011b36:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8011b3a:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8011b3c:	2300      	movs	r3, #0
 8011b3e:	637b      	str	r3, [r7, #52]	; 0x34

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8011b40:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8011b44:	2103      	movs	r1, #3
 8011b46:	4618      	mov	r0, r3
 8011b48:	f00d f930 	bl	801edac <HAL_RCC_ClockConfig>
 8011b4c:	4603      	mov	r3, r0
 8011b4e:	2b00      	cmp	r3, #0
 8011b50:	d001      	beq.n	8011b56 <SystemClock_Config+0xd6>
  {
    Error_Handler();
 8011b52:	f000 f817 	bl	8011b84 <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8011b56:	2302      	movs	r3, #2
 8011b58:	60fb      	str	r3, [r7, #12]
  PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8011b5a:	f44f 7300 	mov.w	r3, #512	; 0x200
 8011b5e:	61fb      	str	r3, [r7, #28]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8011b60:	f107 030c 	add.w	r3, r7, #12
 8011b64:	4618      	mov	r0, r3
 8011b66:	f00d fb01 	bl	801f16c <HAL_RCCEx_PeriphCLKConfig>
 8011b6a:	4603      	mov	r3, r0
 8011b6c:	2b00      	cmp	r3, #0
 8011b6e:	d001      	beq.n	8011b74 <SystemClock_Config+0xf4>
  {
    Error_Handler();
 8011b70:	f000 f808 	bl	8011b84 <Error_Handler>
  }
}
 8011b74:	bf00      	nop
 8011b76:	3768      	adds	r7, #104	; 0x68
 8011b78:	46bd      	mov	sp, r7
 8011b7a:	bd80      	pop	{r7, pc}
 8011b7c:	40023800 	.word	0x40023800
 8011b80:	40007000 	.word	0x40007000

08011b84 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8011b84:	b480      	push	{r7}
 8011b86:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8011b88:	b672      	cpsid	i
}
 8011b8a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8011b8c:	e7fe      	b.n	8011b8c <Error_Handler+0x8>
	...

08011b90 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8011b90:	b480      	push	{r7}
 8011b92:	b083      	sub	sp, #12
 8011b94:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8011b96:	2300      	movs	r3, #0
 8011b98:	607b      	str	r3, [r7, #4]
 8011b9a:	4b10      	ldr	r3, [pc, #64]	; (8011bdc <HAL_MspInit+0x4c>)
 8011b9c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8011b9e:	4a0f      	ldr	r2, [pc, #60]	; (8011bdc <HAL_MspInit+0x4c>)
 8011ba0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8011ba4:	6453      	str	r3, [r2, #68]	; 0x44
 8011ba6:	4b0d      	ldr	r3, [pc, #52]	; (8011bdc <HAL_MspInit+0x4c>)
 8011ba8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8011baa:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8011bae:	607b      	str	r3, [r7, #4]
 8011bb0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8011bb2:	2300      	movs	r3, #0
 8011bb4:	603b      	str	r3, [r7, #0]
 8011bb6:	4b09      	ldr	r3, [pc, #36]	; (8011bdc <HAL_MspInit+0x4c>)
 8011bb8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8011bba:	4a08      	ldr	r2, [pc, #32]	; (8011bdc <HAL_MspInit+0x4c>)
 8011bbc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8011bc0:	6413      	str	r3, [r2, #64]	; 0x40
 8011bc2:	4b06      	ldr	r3, [pc, #24]	; (8011bdc <HAL_MspInit+0x4c>)
 8011bc4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8011bc6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8011bca:	603b      	str	r3, [r7, #0]
 8011bcc:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8011bce:	bf00      	nop
 8011bd0:	370c      	adds	r7, #12
 8011bd2:	46bd      	mov	sp, r7
 8011bd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011bd8:	4770      	bx	lr
 8011bda:	bf00      	nop
 8011bdc:	40023800 	.word	0x40023800

08011be0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8011be0:	b480      	push	{r7}
 8011be2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8011be4:	e7fe      	b.n	8011be4 <NMI_Handler+0x4>

08011be6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8011be6:	b480      	push	{r7}
 8011be8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8011bea:	e7fe      	b.n	8011bea <HardFault_Handler+0x4>

08011bec <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8011bec:	b480      	push	{r7}
 8011bee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8011bf0:	e7fe      	b.n	8011bf0 <MemManage_Handler+0x4>

08011bf2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8011bf2:	b480      	push	{r7}
 8011bf4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8011bf6:	e7fe      	b.n	8011bf6 <BusFault_Handler+0x4>

08011bf8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8011bf8:	b480      	push	{r7}
 8011bfa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8011bfc:	e7fe      	b.n	8011bfc <UsageFault_Handler+0x4>

08011bfe <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8011bfe:	b480      	push	{r7}
 8011c00:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8011c02:	bf00      	nop
 8011c04:	46bd      	mov	sp, r7
 8011c06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011c0a:	4770      	bx	lr

08011c0c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8011c0c:	b480      	push	{r7}
 8011c0e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8011c10:	bf00      	nop
 8011c12:	46bd      	mov	sp, r7
 8011c14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011c18:	4770      	bx	lr

08011c1a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8011c1a:	b480      	push	{r7}
 8011c1c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8011c1e:	bf00      	nop
 8011c20:	46bd      	mov	sp, r7
 8011c22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011c26:	4770      	bx	lr

08011c28 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8011c28:	b580      	push	{r7, lr}
 8011c2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8011c2c:	f00a fdf6 	bl	801c81c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */
  resetISR();
 8011c30:	f003 fcc4 	bl	80155bc <resetISR>
  /* USER CODE END SysTick_IRQn 1 */
}
 8011c34:	bf00      	nop
 8011c36:	bd80      	pop	{r7, pc}

08011c38 <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1 global interrupt.
  */
void ADC_IRQHandler(void)
{
 8011c38:	b580      	push	{r7, lr}
 8011c3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8011c3c:	4802      	ldr	r0, [pc, #8]	; (8011c48 <ADC_IRQHandler+0x10>)
 8011c3e:	f00a fe74 	bl	801c92a <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 8011c42:	bf00      	nop
 8011c44:	bd80      	pop	{r7, pc}
 8011c46:	bf00      	nop
 8011c48:	2000cd9c 	.word	0x2000cd9c

08011c4c <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8011c4c:	b580      	push	{r7, lr}
 8011c4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8011c50:	4802      	ldr	r0, [pc, #8]	; (8011c5c <TIM3_IRQHandler+0x10>)
 8011c52:	f00f fd8b 	bl	802176c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8011c56:	bf00      	nop
 8011c58:	bd80      	pop	{r7, pc}
 8011c5a:	bf00      	nop
 8011c5c:	2000cc50 	.word	0x2000cc50

08011c60 <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 8011c60:	b580      	push	{r7, lr}
 8011c62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 8011c64:	4802      	ldr	r0, [pc, #8]	; (8011c70 <SPI1_IRQHandler+0x10>)
 8011c66:	f00f fa6d 	bl	8021144 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 8011c6a:	bf00      	nop
 8011c6c:	bd80      	pop	{r7, pc}
 8011c6e:	bf00      	nop
 8011c70:	2000cce4 	.word	0x2000cce4

08011c74 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8011c74:	b580      	push	{r7, lr}
 8011c76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8011c78:	4802      	ldr	r0, [pc, #8]	; (8011c84 <USART1_IRQHandler+0x10>)
 8011c7a:	f010 fcbf 	bl	80225fc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8011c7e:	bf00      	nop
 8011c80:	bd80      	pop	{r7, pc}
 8011c82:	bf00      	nop
 8011c84:	2000d23c 	.word	0x2000d23c

08011c88 <SDIO_IRQHandler>:

/**
  * @brief This function handles SDIO global interrupt.
  */
void SDIO_IRQHandler(void)
{
 8011c88:	b580      	push	{r7, lr}
 8011c8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SDIO_IRQn 0 */

  /* USER CODE END SDIO_IRQn 0 */
  HAL_SD_IRQHandler(&hsd);
 8011c8c:	4802      	ldr	r0, [pc, #8]	; (8011c98 <SDIO_IRQHandler+0x10>)
 8011c8e:	f00d fedf 	bl	801fa50 <HAL_SD_IRQHandler>
  /* USER CODE BEGIN SDIO_IRQn 1 */

  /* USER CODE END SDIO_IRQn 1 */
}
 8011c92:	bf00      	nop
 8011c94:	bd80      	pop	{r7, pc}
 8011c96:	bf00      	nop
 8011c98:	2000cb0c 	.word	0x2000cb0c

08011c9c <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8011c9c:	b580      	push	{r7, lr}
 8011c9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8011ca0:	4802      	ldr	r0, [pc, #8]	; (8011cac <DMA2_Stream0_IRQHandler+0x10>)
 8011ca2:	f00b fe03 	bl	801d8ac <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8011ca6:	bf00      	nop
 8011ca8:	bd80      	pop	{r7, pc}
 8011caa:	bf00      	nop
 8011cac:	2000cde4 	.word	0x2000cde4

08011cb0 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 8011cb0:	b580      	push	{r7, lr}
 8011cb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8011cb4:	4802      	ldr	r0, [pc, #8]	; (8011cc0 <DMA2_Stream2_IRQHandler+0x10>)
 8011cb6:	f00b fdf9 	bl	801d8ac <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 8011cba:	bf00      	nop
 8011cbc:	bd80      	pop	{r7, pc}
 8011cbe:	bf00      	nop
 8011cc0:	2000d2dc 	.word	0x2000d2dc

08011cc4 <DMA2_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA2 stream3 global interrupt.
  */
void DMA2_Stream3_IRQHandler(void)
{
 8011cc4:	b580      	push	{r7, lr}
 8011cc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdio_tx);
 8011cc8:	4802      	ldr	r0, [pc, #8]	; (8011cd4 <DMA2_Stream3_IRQHandler+0x10>)
 8011cca:	f00b fdef 	bl	801d8ac <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream3_IRQn 1 */

  /* USER CODE END DMA2_Stream3_IRQn 1 */
}
 8011cce:	bf00      	nop
 8011cd0:	bd80      	pop	{r7, pc}
 8011cd2:	bf00      	nop
 8011cd4:	2000cbf0 	.word	0x2000cbf0

08011cd8 <DMA2_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA2 stream5 global interrupt.
  */
void DMA2_Stream5_IRQHandler(void)
{
 8011cd8:	b580      	push	{r7, lr}
 8011cda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream5_IRQn 0 */

  /* USER CODE END DMA2_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 8011cdc:	4802      	ldr	r0, [pc, #8]	; (8011ce8 <DMA2_Stream5_IRQHandler+0x10>)
 8011cde:	f00b fde5 	bl	801d8ac <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream5_IRQn 1 */

  /* USER CODE END DMA2_Stream5_IRQn 1 */
}
 8011ce2:	bf00      	nop
 8011ce4:	bd80      	pop	{r7, pc}
 8011ce6:	bf00      	nop
 8011ce8:	2000cd3c 	.word	0x2000cd3c

08011cec <DMA2_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA2 stream6 global interrupt.
  */
void DMA2_Stream6_IRQHandler(void)
{
 8011cec:	b580      	push	{r7, lr}
 8011cee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream6_IRQn 0 */

  /* USER CODE END DMA2_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdio_rx);
 8011cf0:	4802      	ldr	r0, [pc, #8]	; (8011cfc <DMA2_Stream6_IRQHandler+0x10>)
 8011cf2:	f00b fddb 	bl	801d8ac <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream6_IRQn 1 */

  /* USER CODE END DMA2_Stream6_IRQn 1 */
}
 8011cf6:	bf00      	nop
 8011cf8:	bd80      	pop	{r7, pc}
 8011cfa:	bf00      	nop
 8011cfc:	2000cb90 	.word	0x2000cb90

08011d00 <DMA2_Stream7_IRQHandler>:

/**
  * @brief This function handles DMA2 stream7 global interrupt.
  */
void DMA2_Stream7_IRQHandler(void)
{
 8011d00:	b580      	push	{r7, lr}
 8011d02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream7_IRQn 0 */

  /* USER CODE END DMA2_Stream7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8011d04:	4802      	ldr	r0, [pc, #8]	; (8011d10 <DMA2_Stream7_IRQHandler+0x10>)
 8011d06:	f00b fdd1 	bl	801d8ac <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream7_IRQn 1 */

  /* USER CODE END DMA2_Stream7_IRQn 1 */
}
 8011d0a:	bf00      	nop
 8011d0c:	bd80      	pop	{r7, pc}
 8011d0e:	bf00      	nop
 8011d10:	2000d27c 	.word	0x2000d27c

08011d14 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8011d14:	b480      	push	{r7}
 8011d16:	af00      	add	r7, sp, #0
	return 1;
 8011d18:	2301      	movs	r3, #1
}
 8011d1a:	4618      	mov	r0, r3
 8011d1c:	46bd      	mov	sp, r7
 8011d1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011d22:	4770      	bx	lr

08011d24 <_kill>:

int _kill(int pid, int sig)
{
 8011d24:	b580      	push	{r7, lr}
 8011d26:	b082      	sub	sp, #8
 8011d28:	af00      	add	r7, sp, #0
 8011d2a:	6078      	str	r0, [r7, #4]
 8011d2c:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8011d2e:	f012 f9c5 	bl	80240bc <__errno>
 8011d32:	4603      	mov	r3, r0
 8011d34:	2216      	movs	r2, #22
 8011d36:	601a      	str	r2, [r3, #0]
	return -1;
 8011d38:	f04f 33ff 	mov.w	r3, #4294967295
}
 8011d3c:	4618      	mov	r0, r3
 8011d3e:	3708      	adds	r7, #8
 8011d40:	46bd      	mov	sp, r7
 8011d42:	bd80      	pop	{r7, pc}

08011d44 <_exit>:

void _exit (int status)
{
 8011d44:	b580      	push	{r7, lr}
 8011d46:	b082      	sub	sp, #8
 8011d48:	af00      	add	r7, sp, #0
 8011d4a:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8011d4c:	f04f 31ff 	mov.w	r1, #4294967295
 8011d50:	6878      	ldr	r0, [r7, #4]
 8011d52:	f7ff ffe7 	bl	8011d24 <_kill>
	while (1) {}		/* Make sure we hang here */
 8011d56:	e7fe      	b.n	8011d56 <_exit+0x12>

08011d58 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8011d58:	b580      	push	{r7, lr}
 8011d5a:	b086      	sub	sp, #24
 8011d5c:	af00      	add	r7, sp, #0
 8011d5e:	60f8      	str	r0, [r7, #12]
 8011d60:	60b9      	str	r1, [r7, #8]
 8011d62:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8011d64:	2300      	movs	r3, #0
 8011d66:	617b      	str	r3, [r7, #20]
 8011d68:	e00a      	b.n	8011d80 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8011d6a:	f3af 8000 	nop.w
 8011d6e:	4601      	mov	r1, r0
 8011d70:	68bb      	ldr	r3, [r7, #8]
 8011d72:	1c5a      	adds	r2, r3, #1
 8011d74:	60ba      	str	r2, [r7, #8]
 8011d76:	b2ca      	uxtb	r2, r1
 8011d78:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8011d7a:	697b      	ldr	r3, [r7, #20]
 8011d7c:	3301      	adds	r3, #1
 8011d7e:	617b      	str	r3, [r7, #20]
 8011d80:	697a      	ldr	r2, [r7, #20]
 8011d82:	687b      	ldr	r3, [r7, #4]
 8011d84:	429a      	cmp	r2, r3
 8011d86:	dbf0      	blt.n	8011d6a <_read+0x12>
	}

return len;
 8011d88:	687b      	ldr	r3, [r7, #4]
}
 8011d8a:	4618      	mov	r0, r3
 8011d8c:	3718      	adds	r7, #24
 8011d8e:	46bd      	mov	sp, r7
 8011d90:	bd80      	pop	{r7, pc}

08011d92 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8011d92:	b580      	push	{r7, lr}
 8011d94:	b086      	sub	sp, #24
 8011d96:	af00      	add	r7, sp, #0
 8011d98:	60f8      	str	r0, [r7, #12]
 8011d9a:	60b9      	str	r1, [r7, #8]
 8011d9c:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8011d9e:	2300      	movs	r3, #0
 8011da0:	617b      	str	r3, [r7, #20]
 8011da2:	e009      	b.n	8011db8 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8011da4:	68bb      	ldr	r3, [r7, #8]
 8011da6:	1c5a      	adds	r2, r3, #1
 8011da8:	60ba      	str	r2, [r7, #8]
 8011daa:	781b      	ldrb	r3, [r3, #0]
 8011dac:	4618      	mov	r0, r3
 8011dae:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8011db2:	697b      	ldr	r3, [r7, #20]
 8011db4:	3301      	adds	r3, #1
 8011db6:	617b      	str	r3, [r7, #20]
 8011db8:	697a      	ldr	r2, [r7, #20]
 8011dba:	687b      	ldr	r3, [r7, #4]
 8011dbc:	429a      	cmp	r2, r3
 8011dbe:	dbf1      	blt.n	8011da4 <_write+0x12>
	}
	return len;
 8011dc0:	687b      	ldr	r3, [r7, #4]
}
 8011dc2:	4618      	mov	r0, r3
 8011dc4:	3718      	adds	r7, #24
 8011dc6:	46bd      	mov	sp, r7
 8011dc8:	bd80      	pop	{r7, pc}

08011dca <_close>:

int _close(int file)
{
 8011dca:	b480      	push	{r7}
 8011dcc:	b083      	sub	sp, #12
 8011dce:	af00      	add	r7, sp, #0
 8011dd0:	6078      	str	r0, [r7, #4]
	return -1;
 8011dd2:	f04f 33ff 	mov.w	r3, #4294967295
}
 8011dd6:	4618      	mov	r0, r3
 8011dd8:	370c      	adds	r7, #12
 8011dda:	46bd      	mov	sp, r7
 8011ddc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011de0:	4770      	bx	lr

08011de2 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8011de2:	b480      	push	{r7}
 8011de4:	b083      	sub	sp, #12
 8011de6:	af00      	add	r7, sp, #0
 8011de8:	6078      	str	r0, [r7, #4]
 8011dea:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8011dec:	683b      	ldr	r3, [r7, #0]
 8011dee:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8011df2:	605a      	str	r2, [r3, #4]
	return 0;
 8011df4:	2300      	movs	r3, #0
}
 8011df6:	4618      	mov	r0, r3
 8011df8:	370c      	adds	r7, #12
 8011dfa:	46bd      	mov	sp, r7
 8011dfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011e00:	4770      	bx	lr

08011e02 <_isatty>:

int _isatty(int file)
{
 8011e02:	b480      	push	{r7}
 8011e04:	b083      	sub	sp, #12
 8011e06:	af00      	add	r7, sp, #0
 8011e08:	6078      	str	r0, [r7, #4]
	return 1;
 8011e0a:	2301      	movs	r3, #1
}
 8011e0c:	4618      	mov	r0, r3
 8011e0e:	370c      	adds	r7, #12
 8011e10:	46bd      	mov	sp, r7
 8011e12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011e16:	4770      	bx	lr

08011e18 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8011e18:	b480      	push	{r7}
 8011e1a:	b085      	sub	sp, #20
 8011e1c:	af00      	add	r7, sp, #0
 8011e1e:	60f8      	str	r0, [r7, #12]
 8011e20:	60b9      	str	r1, [r7, #8]
 8011e22:	607a      	str	r2, [r7, #4]
	return 0;
 8011e24:	2300      	movs	r3, #0
}
 8011e26:	4618      	mov	r0, r3
 8011e28:	3714      	adds	r7, #20
 8011e2a:	46bd      	mov	sp, r7
 8011e2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011e30:	4770      	bx	lr
	...

08011e34 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8011e34:	b580      	push	{r7, lr}
 8011e36:	b086      	sub	sp, #24
 8011e38:	af00      	add	r7, sp, #0
 8011e3a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8011e3c:	4a14      	ldr	r2, [pc, #80]	; (8011e90 <_sbrk+0x5c>)
 8011e3e:	4b15      	ldr	r3, [pc, #84]	; (8011e94 <_sbrk+0x60>)
 8011e40:	1ad3      	subs	r3, r2, r3
 8011e42:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8011e44:	697b      	ldr	r3, [r7, #20]
 8011e46:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8011e48:	4b13      	ldr	r3, [pc, #76]	; (8011e98 <_sbrk+0x64>)
 8011e4a:	681b      	ldr	r3, [r3, #0]
 8011e4c:	2b00      	cmp	r3, #0
 8011e4e:	d102      	bne.n	8011e56 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8011e50:	4b11      	ldr	r3, [pc, #68]	; (8011e98 <_sbrk+0x64>)
 8011e52:	4a12      	ldr	r2, [pc, #72]	; (8011e9c <_sbrk+0x68>)
 8011e54:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8011e56:	4b10      	ldr	r3, [pc, #64]	; (8011e98 <_sbrk+0x64>)
 8011e58:	681a      	ldr	r2, [r3, #0]
 8011e5a:	687b      	ldr	r3, [r7, #4]
 8011e5c:	4413      	add	r3, r2
 8011e5e:	693a      	ldr	r2, [r7, #16]
 8011e60:	429a      	cmp	r2, r3
 8011e62:	d207      	bcs.n	8011e74 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8011e64:	f012 f92a 	bl	80240bc <__errno>
 8011e68:	4603      	mov	r3, r0
 8011e6a:	220c      	movs	r2, #12
 8011e6c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8011e6e:	f04f 33ff 	mov.w	r3, #4294967295
 8011e72:	e009      	b.n	8011e88 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8011e74:	4b08      	ldr	r3, [pc, #32]	; (8011e98 <_sbrk+0x64>)
 8011e76:	681b      	ldr	r3, [r3, #0]
 8011e78:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8011e7a:	4b07      	ldr	r3, [pc, #28]	; (8011e98 <_sbrk+0x64>)
 8011e7c:	681a      	ldr	r2, [r3, #0]
 8011e7e:	687b      	ldr	r3, [r7, #4]
 8011e80:	4413      	add	r3, r2
 8011e82:	4a05      	ldr	r2, [pc, #20]	; (8011e98 <_sbrk+0x64>)
 8011e84:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8011e86:	68fb      	ldr	r3, [r7, #12]
}
 8011e88:	4618      	mov	r0, r3
 8011e8a:	3718      	adds	r7, #24
 8011e8c:	46bd      	mov	sp, r7
 8011e8e:	bd80      	pop	{r7, pc}
 8011e90:	20020000 	.word	0x20020000
 8011e94:	00000400 	.word	0x00000400
 8011e98:	20000320 	.word	0x20000320
 8011e9c:	2000d3d8 	.word	0x2000d3d8

08011ea0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8011ea0:	b480      	push	{r7}
 8011ea2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8011ea4:	4b08      	ldr	r3, [pc, #32]	; (8011ec8 <SystemInit+0x28>)
 8011ea6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8011eaa:	4a07      	ldr	r2, [pc, #28]	; (8011ec8 <SystemInit+0x28>)
 8011eac:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8011eb0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8011eb4:	4b04      	ldr	r3, [pc, #16]	; (8011ec8 <SystemInit+0x28>)
 8011eb6:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8011eba:	609a      	str	r2, [r3, #8]
#endif
}
 8011ebc:	bf00      	nop
 8011ebe:	46bd      	mov	sp, r7
 8011ec0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011ec4:	4770      	bx	lr
 8011ec6:	bf00      	nop
 8011ec8:	e000ed00 	.word	0xe000ed00

08011ecc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8011ecc:	f8df d034 	ldr.w	sp, [pc, #52]	; 8011f04 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8011ed0:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8011ed2:	e003      	b.n	8011edc <LoopCopyDataInit>

08011ed4 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8011ed4:	4b0c      	ldr	r3, [pc, #48]	; (8011f08 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8011ed6:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8011ed8:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8011eda:	3104      	adds	r1, #4

08011edc <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8011edc:	480b      	ldr	r0, [pc, #44]	; (8011f0c <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8011ede:	4b0c      	ldr	r3, [pc, #48]	; (8011f10 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8011ee0:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8011ee2:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8011ee4:	d3f6      	bcc.n	8011ed4 <CopyDataInit>
  ldr  r2, =_sbss
 8011ee6:	4a0b      	ldr	r2, [pc, #44]	; (8011f14 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8011ee8:	e002      	b.n	8011ef0 <LoopFillZerobss>

08011eea <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8011eea:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8011eec:	f842 3b04 	str.w	r3, [r2], #4

08011ef0 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8011ef0:	4b09      	ldr	r3, [pc, #36]	; (8011f18 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8011ef2:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8011ef4:	d3f9      	bcc.n	8011eea <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8011ef6:	f7ff ffd3 	bl	8011ea0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8011efa:	f012 f8e5 	bl	80240c8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8011efe:	f012 f8d1 	bl	80240a4 <main>
  bx  lr    
 8011f02:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8011f04:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8011f08:	08037064 	.word	0x08037064
  ldr  r0, =_sdata
 8011f0c:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8011f10:	200002dc 	.word	0x200002dc
  ldr  r2, =_sbss
 8011f14:	20000300 	.word	0x20000300
  ldr  r3, = _ebss
 8011f18:	2000d3d4 	.word	0x2000d3d4

08011f1c <DMA1_Stream0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8011f1c:	e7fe      	b.n	8011f1c <DMA1_Stream0_IRQHandler>

08011f1e <qbufferCreate>:
{

}

bool qbufferCreate(qbuffer_t *p_node, uint8_t *p_buf, uint32_t length)
{
 8011f1e:	b480      	push	{r7}
 8011f20:	b087      	sub	sp, #28
 8011f22:	af00      	add	r7, sp, #0
 8011f24:	60f8      	str	r0, [r7, #12]
 8011f26:	60b9      	str	r1, [r7, #8]
 8011f28:	607a      	str	r2, [r7, #4]
  bool ret = true;
 8011f2a:	2301      	movs	r3, #1
 8011f2c:	75fb      	strb	r3, [r7, #23]

  p_node->in    = 0;
 8011f2e:	68fb      	ldr	r3, [r7, #12]
 8011f30:	2200      	movs	r2, #0
 8011f32:	601a      	str	r2, [r3, #0]
  p_node->out   = 0;
 8011f34:	68fb      	ldr	r3, [r7, #12]
 8011f36:	2200      	movs	r2, #0
 8011f38:	605a      	str	r2, [r3, #4]
  p_node->len   = length;
 8011f3a:	68fb      	ldr	r3, [r7, #12]
 8011f3c:	687a      	ldr	r2, [r7, #4]
 8011f3e:	609a      	str	r2, [r3, #8]
  p_node->p_buf = p_buf;
 8011f40:	68fb      	ldr	r3, [r7, #12]
 8011f42:	68ba      	ldr	r2, [r7, #8]
 8011f44:	60da      	str	r2, [r3, #12]

  return ret;
 8011f46:	7dfb      	ldrb	r3, [r7, #23]
}
 8011f48:	4618      	mov	r0, r3
 8011f4a:	371c      	adds	r7, #28
 8011f4c:	46bd      	mov	sp, r7
 8011f4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011f52:	4770      	bx	lr

08011f54 <qbufferRead>:

  return ret;
}

bool qbufferRead(qbuffer_t *p_node, uint8_t *p_data, uint32_t length)
{
 8011f54:	b480      	push	{r7}
 8011f56:	b087      	sub	sp, #28
 8011f58:	af00      	add	r7, sp, #0
 8011f5a:	60f8      	str	r0, [r7, #12]
 8011f5c:	60b9      	str	r1, [r7, #8]
 8011f5e:	607a      	str	r2, [r7, #4]
  bool ret = true;
 8011f60:	2301      	movs	r3, #1
 8011f62:	75fb      	strb	r3, [r7, #23]


  for (int i=0; i<length; i++)
 8011f64:	2300      	movs	r3, #0
 8011f66:	613b      	str	r3, [r7, #16]
 8011f68:	e026      	b.n	8011fb8 <qbufferRead+0x64>
  {
    if (p_node->p_buf != NULL)
 8011f6a:	68fb      	ldr	r3, [r7, #12]
 8011f6c:	68db      	ldr	r3, [r3, #12]
 8011f6e:	2b00      	cmp	r3, #0
 8011f70:	d009      	beq.n	8011f86 <qbufferRead+0x32>
    {
      p_data[i] = p_node->p_buf[p_node->out];
 8011f72:	68fb      	ldr	r3, [r7, #12]
 8011f74:	68da      	ldr	r2, [r3, #12]
 8011f76:	68fb      	ldr	r3, [r7, #12]
 8011f78:	685b      	ldr	r3, [r3, #4]
 8011f7a:	441a      	add	r2, r3
 8011f7c:	693b      	ldr	r3, [r7, #16]
 8011f7e:	68b9      	ldr	r1, [r7, #8]
 8011f80:	440b      	add	r3, r1
 8011f82:	7812      	ldrb	r2, [r2, #0]
 8011f84:	701a      	strb	r2, [r3, #0]
    }

    if (p_node->out != p_node->in)
 8011f86:	68fb      	ldr	r3, [r7, #12]
 8011f88:	685a      	ldr	r2, [r3, #4]
 8011f8a:	68fb      	ldr	r3, [r7, #12]
 8011f8c:	681b      	ldr	r3, [r3, #0]
 8011f8e:	429a      	cmp	r2, r3
 8011f90:	d00c      	beq.n	8011fac <qbufferRead+0x58>
    {
      p_node->out = (p_node->out + 1) % p_node->len;
 8011f92:	68fb      	ldr	r3, [r7, #12]
 8011f94:	685b      	ldr	r3, [r3, #4]
 8011f96:	3301      	adds	r3, #1
 8011f98:	68fa      	ldr	r2, [r7, #12]
 8011f9a:	6892      	ldr	r2, [r2, #8]
 8011f9c:	fbb3 f1f2 	udiv	r1, r3, r2
 8011fa0:	fb01 f202 	mul.w	r2, r1, r2
 8011fa4:	1a9a      	subs	r2, r3, r2
 8011fa6:	68fb      	ldr	r3, [r7, #12]
 8011fa8:	605a      	str	r2, [r3, #4]
 8011faa:	e002      	b.n	8011fb2 <qbufferRead+0x5e>
    }
    else
    {
      ret = false;
 8011fac:	2300      	movs	r3, #0
 8011fae:	75fb      	strb	r3, [r7, #23]
      break;
 8011fb0:	e006      	b.n	8011fc0 <qbufferRead+0x6c>
  for (int i=0; i<length; i++)
 8011fb2:	693b      	ldr	r3, [r7, #16]
 8011fb4:	3301      	adds	r3, #1
 8011fb6:	613b      	str	r3, [r7, #16]
 8011fb8:	693b      	ldr	r3, [r7, #16]
 8011fba:	687a      	ldr	r2, [r7, #4]
 8011fbc:	429a      	cmp	r2, r3
 8011fbe:	d8d4      	bhi.n	8011f6a <qbufferRead+0x16>
    }
  }

  return ret;
 8011fc0:	7dfb      	ldrb	r3, [r7, #23]
}
 8011fc2:	4618      	mov	r0, r3
 8011fc4:	371c      	adds	r7, #28
 8011fc6:	46bd      	mov	sp, r7
 8011fc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011fcc:	4770      	bx	lr

08011fce <qbufferAvailable>:

uint32_t qbufferAvailable(qbuffer_t *p_node)
{
 8011fce:	b480      	push	{r7}
 8011fd0:	b085      	sub	sp, #20
 8011fd2:	af00      	add	r7, sp, #0
 8011fd4:	6078      	str	r0, [r7, #4]
  uint32_t ret;


  ret = (p_node->in - p_node->out) % p_node->len;
 8011fd6:	687b      	ldr	r3, [r7, #4]
 8011fd8:	681a      	ldr	r2, [r3, #0]
 8011fda:	687b      	ldr	r3, [r7, #4]
 8011fdc:	685b      	ldr	r3, [r3, #4]
 8011fde:	1ad3      	subs	r3, r2, r3
 8011fe0:	687a      	ldr	r2, [r7, #4]
 8011fe2:	6892      	ldr	r2, [r2, #8]
 8011fe4:	fbb3 f1f2 	udiv	r1, r3, r2
 8011fe8:	fb01 f202 	mul.w	r2, r1, r2
 8011fec:	1a9b      	subs	r3, r3, r2
 8011fee:	60fb      	str	r3, [r7, #12]

  return ret;
 8011ff0:	68fb      	ldr	r3, [r7, #12]
}
 8011ff2:	4618      	mov	r0, r3
 8011ff4:	3714      	adds	r7, #20
 8011ff6:	46bd      	mov	sp, r7
 8011ff8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011ffc:	4770      	bx	lr
	...

08012000 <DWT_Delay_Init>:
 *  Created on: 2021. 8. 16.
 *      Author: WANG
 */
#include "user_delay.h"

uint32_t DWT_Delay_Init(void) {
 8012000:	b480      	push	{r7}
 8012002:	af00      	add	r7, sp, #0
  /* Disable TRC */
  CoreDebug->DEMCR &= ~CoreDebug_DEMCR_TRCENA_Msk; // ~0x01000000;
 8012004:	4b14      	ldr	r3, [pc, #80]	; (8012058 <DWT_Delay_Init+0x58>)
 8012006:	68db      	ldr	r3, [r3, #12]
 8012008:	4a13      	ldr	r2, [pc, #76]	; (8012058 <DWT_Delay_Init+0x58>)
 801200a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 801200e:	60d3      	str	r3, [r2, #12]
  /* Enable TRC */
  CoreDebug->DEMCR |=  CoreDebug_DEMCR_TRCENA_Msk; // 0x01000000;
 8012010:	4b11      	ldr	r3, [pc, #68]	; (8012058 <DWT_Delay_Init+0x58>)
 8012012:	68db      	ldr	r3, [r3, #12]
 8012014:	4a10      	ldr	r2, [pc, #64]	; (8012058 <DWT_Delay_Init+0x58>)
 8012016:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 801201a:	60d3      	str	r3, [r2, #12]

  /* Disable clock cycle counter */
  DWT->CTRL &= ~DWT_CTRL_CYCCNTENA_Msk; //~0x00000001;
 801201c:	4b0f      	ldr	r3, [pc, #60]	; (801205c <DWT_Delay_Init+0x5c>)
 801201e:	681b      	ldr	r3, [r3, #0]
 8012020:	4a0e      	ldr	r2, [pc, #56]	; (801205c <DWT_Delay_Init+0x5c>)
 8012022:	f023 0301 	bic.w	r3, r3, #1
 8012026:	6013      	str	r3, [r2, #0]
  /* Enable  clock cycle counter */
  DWT->CTRL |=  DWT_CTRL_CYCCNTENA_Msk; //0x00000001;
 8012028:	4b0c      	ldr	r3, [pc, #48]	; (801205c <DWT_Delay_Init+0x5c>)
 801202a:	681b      	ldr	r3, [r3, #0]
 801202c:	4a0b      	ldr	r2, [pc, #44]	; (801205c <DWT_Delay_Init+0x5c>)
 801202e:	f043 0301 	orr.w	r3, r3, #1
 8012032:	6013      	str	r3, [r2, #0]

  /* Reset the clock cycle counter value */
  DWT->CYCCNT = 0;
 8012034:	4b09      	ldr	r3, [pc, #36]	; (801205c <DWT_Delay_Init+0x5c>)
 8012036:	2200      	movs	r2, #0
 8012038:	605a      	str	r2, [r3, #4]

     /* 3 NO OPERATION instructions */
     __ASM volatile ("NOP");
 801203a:	bf00      	nop
     __ASM volatile ("NOP");
 801203c:	bf00      	nop
     __ASM volatile ("NOP");
 801203e:	bf00      	nop

  /* Check if clock cycle counter has started */
     if(DWT->CYCCNT)
 8012040:	4b06      	ldr	r3, [pc, #24]	; (801205c <DWT_Delay_Init+0x5c>)
 8012042:	685b      	ldr	r3, [r3, #4]
 8012044:	2b00      	cmp	r3, #0
 8012046:	d001      	beq.n	801204c <DWT_Delay_Init+0x4c>
     {
       return 0; /*clock cycle counter started*/
 8012048:	2300      	movs	r3, #0
 801204a:	e000      	b.n	801204e <DWT_Delay_Init+0x4e>
     }
     else
  {
    return 1; /*clock cycle counter not started*/
 801204c:	2301      	movs	r3, #1
  }
}
 801204e:	4618      	mov	r0, r3
 8012050:	46bd      	mov	sp, r7
 8012052:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012056:	4770      	bx	lr
 8012058:	e000edf0 	.word	0xe000edf0
 801205c:	e0001000 	.word	0xe0001000

08012060 <buttonInit>:
static void cliButton(cli_args_t *args);
#endif


bool buttonInit(void)
{
 8012060:	b580      	push	{r7, lr}
 8012062:	b088      	sub	sp, #32
 8012064:	af00      	add	r7, sp, #0
  bool ret = true;
 8012066:	2301      	movs	r3, #1
 8012068:	76fb      	strb	r3, [r7, #27]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 801206a:	1d3b      	adds	r3, r7, #4
 801206c:	2200      	movs	r2, #0
 801206e:	601a      	str	r2, [r3, #0]
 8012070:	605a      	str	r2, [r3, #4]
 8012072:	609a      	str	r2, [r3, #8]
 8012074:	60da      	str	r2, [r3, #12]
 8012076:	611a      	str	r2, [r3, #16]


  __HAL_RCC_GPIOA_CLK_ENABLE();
 8012078:	2300      	movs	r3, #0
 801207a:	603b      	str	r3, [r7, #0]
 801207c:	4b20      	ldr	r3, [pc, #128]	; (8012100 <buttonInit+0xa0>)
 801207e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8012080:	4a1f      	ldr	r2, [pc, #124]	; (8012100 <buttonInit+0xa0>)
 8012082:	f043 0301 	orr.w	r3, r3, #1
 8012086:	6313      	str	r3, [r2, #48]	; 0x30
 8012088:	4b1d      	ldr	r3, [pc, #116]	; (8012100 <buttonInit+0xa0>)
 801208a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801208c:	f003 0301 	and.w	r3, r3, #1
 8012090:	603b      	str	r3, [r7, #0]
 8012092:	683b      	ldr	r3, [r7, #0]


  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8012094:	2300      	movs	r3, #0
 8012096:	60bb      	str	r3, [r7, #8]

  for (int i=0; i<BUTTON_MAX_CH; i++)
 8012098:	2300      	movs	r3, #0
 801209a:	61fb      	str	r3, [r7, #28]
 801209c:	e023      	b.n	80120e6 <buttonInit+0x86>
  {
    GPIO_InitStruct.Pin = button_tbl[i].pin;
 801209e:	4919      	ldr	r1, [pc, #100]	; (8012104 <buttonInit+0xa4>)
 80120a0:	69fa      	ldr	r2, [r7, #28]
 80120a2:	4613      	mov	r3, r2
 80120a4:	005b      	lsls	r3, r3, #1
 80120a6:	4413      	add	r3, r2
 80120a8:	00db      	lsls	r3, r3, #3
 80120aa:	440b      	add	r3, r1
 80120ac:	3304      	adds	r3, #4
 80120ae:	681b      	ldr	r3, [r3, #0]
 80120b0:	607b      	str	r3, [r7, #4]
    GPIO_InitStruct.Pull = button_tbl[i].pull;
 80120b2:	4914      	ldr	r1, [pc, #80]	; (8012104 <buttonInit+0xa4>)
 80120b4:	69fa      	ldr	r2, [r7, #28]
 80120b6:	4613      	mov	r3, r2
 80120b8:	005b      	lsls	r3, r3, #1
 80120ba:	4413      	add	r3, r2
 80120bc:	00db      	lsls	r3, r3, #3
 80120be:	440b      	add	r3, r1
 80120c0:	3308      	adds	r3, #8
 80120c2:	681b      	ldr	r3, [r3, #0]
 80120c4:	60fb      	str	r3, [r7, #12]
    HAL_GPIO_Init(button_tbl[i].port, &GPIO_InitStruct);
 80120c6:	490f      	ldr	r1, [pc, #60]	; (8012104 <buttonInit+0xa4>)
 80120c8:	69fa      	ldr	r2, [r7, #28]
 80120ca:	4613      	mov	r3, r2
 80120cc:	005b      	lsls	r3, r3, #1
 80120ce:	4413      	add	r3, r2
 80120d0:	00db      	lsls	r3, r3, #3
 80120d2:	440b      	add	r3, r1
 80120d4:	681b      	ldr	r3, [r3, #0]
 80120d6:	1d3a      	adds	r2, r7, #4
 80120d8:	4611      	mov	r1, r2
 80120da:	4618      	mov	r0, r3
 80120dc:	f00c f944 	bl	801e368 <HAL_GPIO_Init>
  for (int i=0; i<BUTTON_MAX_CH; i++)
 80120e0:	69fb      	ldr	r3, [r7, #28]
 80120e2:	3301      	adds	r3, #1
 80120e4:	61fb      	str	r3, [r7, #28]
 80120e6:	69fb      	ldr	r3, [r7, #28]
 80120e8:	2b04      	cmp	r3, #4
 80120ea:	ddd8      	ble.n	801209e <buttonInit+0x3e>
  }

#ifdef _USE_HW_CLI
  cliAdd("button", cliButton);
 80120ec:	4906      	ldr	r1, [pc, #24]	; (8012108 <buttonInit+0xa8>)
 80120ee:	4807      	ldr	r0, [pc, #28]	; (801210c <buttonInit+0xac>)
 80120f0:	f000 fac0 	bl	8012674 <cliAdd>
#endif

  return ret;
 80120f4:	7efb      	ldrb	r3, [r7, #27]
}
 80120f6:	4618      	mov	r0, r3
 80120f8:	3720      	adds	r7, #32
 80120fa:	46bd      	mov	sp, r7
 80120fc:	bd80      	pop	{r7, pc}
 80120fe:	bf00      	nop
 8012100:	40023800 	.word	0x40023800
 8012104:	20000004 	.word	0x20000004
 8012108:	080122f9 	.word	0x080122f9
 801210c:	080287d0 	.word	0x080287d0

08012110 <buttonGetPressed>:

bool buttonGetPressed(uint8_t ch)
{
 8012110:	b580      	push	{r7, lr}
 8012112:	b084      	sub	sp, #16
 8012114:	af00      	add	r7, sp, #0
 8012116:	4603      	mov	r3, r0
 8012118:	71fb      	strb	r3, [r7, #7]
  bool ret = false;
 801211a:	2300      	movs	r3, #0
 801211c:	73fb      	strb	r3, [r7, #15]
  button_tbl_t *button;
  button = &button_tbl[ch];
 801211e:	79fa      	ldrb	r2, [r7, #7]
 8012120:	4613      	mov	r3, r2
 8012122:	005b      	lsls	r3, r3, #1
 8012124:	4413      	add	r3, r2
 8012126:	00db      	lsls	r3, r3, #3
 8012128:	4a30      	ldr	r2, [pc, #192]	; (80121ec <buttonGetPressed+0xdc>)
 801212a:	4413      	add	r3, r2
 801212c:	60bb      	str	r3, [r7, #8]

  if (ch >= BUTTON_MAX_CH)
 801212e:	79fb      	ldrb	r3, [r7, #7]
 8012130:	2b04      	cmp	r3, #4
 8012132:	d901      	bls.n	8012138 <buttonGetPressed+0x28>
  {
    return false;
 8012134:	2300      	movs	r3, #0
 8012136:	e054      	b.n	80121e2 <buttonGetPressed+0xd2>
  }

  switch(button->State)
 8012138:	68bb      	ldr	r3, [r7, #8]
 801213a:	7b9b      	ldrb	r3, [r3, #14]
 801213c:	2b00      	cmp	r3, #0
 801213e:	d002      	beq.n	8012146 <buttonGetPressed+0x36>
 8012140:	2b01      	cmp	r3, #1
 8012142:	d018      	beq.n	8012176 <buttonGetPressed+0x66>
 8012144:	e04c      	b.n	80121e0 <buttonGetPressed+0xd0>
  {
  	  case BUTTON_IDLE:
  		  if(HAL_GPIO_ReadPin(button->port, button->pin) == button->on_state)
 8012146:	68bb      	ldr	r3, [r7, #8]
 8012148:	681a      	ldr	r2, [r3, #0]
 801214a:	68bb      	ldr	r3, [r7, #8]
 801214c:	685b      	ldr	r3, [r3, #4]
 801214e:	b29b      	uxth	r3, r3
 8012150:	4619      	mov	r1, r3
 8012152:	4610      	mov	r0, r2
 8012154:	f00c fb70 	bl	801e838 <HAL_GPIO_ReadPin>
 8012158:	4603      	mov	r3, r0
 801215a:	461a      	mov	r2, r3
 801215c:	68bb      	ldr	r3, [r7, #8]
 801215e:	7b1b      	ldrb	r3, [r3, #12]
 8012160:	429a      	cmp	r2, r3
 8012162:	d13a      	bne.n	80121da <buttonGetPressed+0xca>
  		  {
  			  button->lastDebounceTime = millis();
 8012164:	f7ff fc85 	bl	8011a72 <millis>
 8012168:	4602      	mov	r2, r0
 801216a:	68bb      	ldr	r3, [r7, #8]
 801216c:	615a      	str	r2, [r3, #20]
  			  button->State = BUTTON_Pressed;
 801216e:	68bb      	ldr	r3, [r7, #8]
 8012170:	2201      	movs	r2, #1
 8012172:	739a      	strb	r2, [r3, #14]
  		  }
  		  break;
 8012174:	e031      	b.n	80121da <buttonGetPressed+0xca>

  	  case BUTTON_Pressed:
		  if(HAL_GPIO_ReadPin(button->port, button->pin) == button->on_state)
 8012176:	68bb      	ldr	r3, [r7, #8]
 8012178:	681a      	ldr	r2, [r3, #0]
 801217a:	68bb      	ldr	r3, [r7, #8]
 801217c:	685b      	ldr	r3, [r3, #4]
 801217e:	b29b      	uxth	r3, r3
 8012180:	4619      	mov	r1, r3
 8012182:	4610      	mov	r0, r2
 8012184:	f00c fb58 	bl	801e838 <HAL_GPIO_ReadPin>
 8012188:	4603      	mov	r3, r0
 801218a:	461a      	mov	r2, r3
 801218c:	68bb      	ldr	r3, [r7, #8]
 801218e:	7b1b      	ldrb	r3, [r3, #12]
 8012190:	429a      	cmp	r2, r3
 8012192:	d114      	bne.n	80121be <buttonGetPressed+0xae>
		  {
			  if ((millis() - button->lastDebounceTime) > button->debounceDelay)
 8012194:	f7ff fc6d 	bl	8011a72 <millis>
 8012198:	4602      	mov	r2, r0
 801219a:	68bb      	ldr	r3, [r7, #8]
 801219c:	695b      	ldr	r3, [r3, #20]
 801219e:	1ad2      	subs	r2, r2, r3
 80121a0:	68bb      	ldr	r3, [r7, #8]
 80121a2:	691b      	ldr	r3, [r3, #16]
 80121a4:	429a      	cmp	r2, r3
 80121a6:	d91a      	bls.n	80121de <buttonGetPressed+0xce>
	  		  {
				  button->PinState = GPIO_PIN_SET;
 80121a8:	68bb      	ldr	r3, [r7, #8]
 80121aa:	2201      	movs	r2, #1
 80121ac:	735a      	strb	r2, [r3, #13]
				  ret = button->PinState;
 80121ae:	68bb      	ldr	r3, [r7, #8]
 80121b0:	7b5b      	ldrb	r3, [r3, #13]
 80121b2:	2b00      	cmp	r3, #0
 80121b4:	bf14      	ite	ne
 80121b6:	2301      	movne	r3, #1
 80121b8:	2300      	moveq	r3, #0
 80121ba:	73fb      	strb	r3, [r7, #15]
		  {
			  button->State = BUTTON_IDLE;
			  button->PinState = GPIO_PIN_RESET;
			  ret = button->PinState;
		  }
		  break;
 80121bc:	e00f      	b.n	80121de <buttonGetPressed+0xce>
			  button->State = BUTTON_IDLE;
 80121be:	68bb      	ldr	r3, [r7, #8]
 80121c0:	2200      	movs	r2, #0
 80121c2:	739a      	strb	r2, [r3, #14]
			  button->PinState = GPIO_PIN_RESET;
 80121c4:	68bb      	ldr	r3, [r7, #8]
 80121c6:	2200      	movs	r2, #0
 80121c8:	735a      	strb	r2, [r3, #13]
			  ret = button->PinState;
 80121ca:	68bb      	ldr	r3, [r7, #8]
 80121cc:	7b5b      	ldrb	r3, [r3, #13]
 80121ce:	2b00      	cmp	r3, #0
 80121d0:	bf14      	ite	ne
 80121d2:	2301      	movne	r3, #1
 80121d4:	2300      	moveq	r3, #0
 80121d6:	73fb      	strb	r3, [r7, #15]
		  break;
 80121d8:	e001      	b.n	80121de <buttonGetPressed+0xce>
  		  break;
 80121da:	bf00      	nop
 80121dc:	e000      	b.n	80121e0 <buttonGetPressed+0xd0>
		  break;
 80121de:	bf00      	nop
  }
  return ret;
 80121e0:	7bfb      	ldrb	r3, [r7, #15]
}
 80121e2:	4618      	mov	r0, r3
 80121e4:	3710      	adds	r7, #16
 80121e6:	46bd      	mov	sp, r7
 80121e8:	bd80      	pop	{r7, pc}
 80121ea:	bf00      	nop
 80121ec:	20000004 	.word	0x20000004

080121f0 <buttonMain>:

uint8_t buttonMain(void)
{
 80121f0:	b580      	push	{r7, lr}
 80121f2:	b084      	sub	sp, #16
 80121f4:	af00      	add	r7, sp, #0
	uint8_t status = 0;
 80121f6:	2300      	movs	r3, #0
 80121f8:	73fb      	strb	r3, [r7, #15]
	uint8_t temp = 0;
 80121fa:	2300      	movs	r3, #0
 80121fc:	71fb      	strb	r3, [r7, #7]
	button_tbl_t *button;

	for (int i=0; i<BUTTON_MAX_CH; i++)
 80121fe:	2300      	movs	r3, #0
 8012200:	60bb      	str	r3, [r7, #8]
 8012202:	e06f      	b.n	80122e4 <buttonMain+0xf4>
	{
		temp = 0x1;
 8012204:	2301      	movs	r3, #1
 8012206:	71fb      	strb	r3, [r7, #7]
		button = &button_tbl[i];
 8012208:	68ba      	ldr	r2, [r7, #8]
 801220a:	4613      	mov	r3, r2
 801220c:	005b      	lsls	r3, r3, #1
 801220e:	4413      	add	r3, r2
 8012210:	00db      	lsls	r3, r3, #3
 8012212:	4a38      	ldr	r2, [pc, #224]	; (80122f4 <buttonMain+0x104>)
 8012214:	4413      	add	r3, r2
 8012216:	603b      	str	r3, [r7, #0]
	  if (i >= BUTTON_MAX_CH)
 8012218:	68bb      	ldr	r3, [r7, #8]
 801221a:	2b04      	cmp	r3, #4
 801221c:	dd01      	ble.n	8012222 <buttonMain+0x32>
	  {
	   	return false;
 801221e:	2300      	movs	r3, #0
 8012220:	e064      	b.n	80122ec <buttonMain+0xfc>
	  }

	  switch(button->State)
 8012222:	683b      	ldr	r3, [r7, #0]
 8012224:	7b9b      	ldrb	r3, [r3, #14]
 8012226:	2b00      	cmp	r3, #0
 8012228:	d002      	beq.n	8012230 <buttonMain+0x40>
 801222a:	2b01      	cmp	r3, #1
 801222c:	d018      	beq.n	8012260 <buttonMain+0x70>
 801222e:	e056      	b.n	80122de <buttonMain+0xee>
	  {
	  	case BUTTON_IDLE:
	   		if(HAL_GPIO_ReadPin(button->port, button->pin) == button->on_state)
 8012230:	683b      	ldr	r3, [r7, #0]
 8012232:	681a      	ldr	r2, [r3, #0]
 8012234:	683b      	ldr	r3, [r7, #0]
 8012236:	685b      	ldr	r3, [r3, #4]
 8012238:	b29b      	uxth	r3, r3
 801223a:	4619      	mov	r1, r3
 801223c:	4610      	mov	r0, r2
 801223e:	f00c fafb 	bl	801e838 <HAL_GPIO_ReadPin>
 8012242:	4603      	mov	r3, r0
 8012244:	461a      	mov	r2, r3
 8012246:	683b      	ldr	r3, [r7, #0]
 8012248:	7b1b      	ldrb	r3, [r3, #12]
 801224a:	429a      	cmp	r2, r3
 801224c:	d144      	bne.n	80122d8 <buttonMain+0xe8>
	    	{
	    		button->lastDebounceTime = millis();
 801224e:	f7ff fc10 	bl	8011a72 <millis>
 8012252:	4602      	mov	r2, r0
 8012254:	683b      	ldr	r3, [r7, #0]
 8012256:	615a      	str	r2, [r3, #20]
	    		button->State = BUTTON_Pressed;
 8012258:	683b      	ldr	r3, [r7, #0]
 801225a:	2201      	movs	r2, #1
 801225c:	739a      	strb	r2, [r3, #14]
	    	}
	    	break;
 801225e:	e03b      	b.n	80122d8 <buttonMain+0xe8>

	    case BUTTON_Pressed:
	    	if(HAL_GPIO_ReadPin(button->port, button->pin) == button->on_state)
 8012260:	683b      	ldr	r3, [r7, #0]
 8012262:	681a      	ldr	r2, [r3, #0]
 8012264:	683b      	ldr	r3, [r7, #0]
 8012266:	685b      	ldr	r3, [r3, #4]
 8012268:	b29b      	uxth	r3, r3
 801226a:	4619      	mov	r1, r3
 801226c:	4610      	mov	r0, r2
 801226e:	f00c fae3 	bl	801e838 <HAL_GPIO_ReadPin>
 8012272:	4603      	mov	r3, r0
 8012274:	461a      	mov	r2, r3
 8012276:	683b      	ldr	r3, [r7, #0]
 8012278:	7b1b      	ldrb	r3, [r3, #12]
 801227a:	429a      	cmp	r2, r3
 801227c:	d116      	bne.n	80122ac <buttonMain+0xbc>
	    	{
	    		if ((millis() - button->lastDebounceTime) > button->debounceDelay)
 801227e:	f7ff fbf8 	bl	8011a72 <millis>
 8012282:	4602      	mov	r2, r0
 8012284:	683b      	ldr	r3, [r7, #0]
 8012286:	695b      	ldr	r3, [r3, #20]
 8012288:	1ad2      	subs	r2, r2, r3
 801228a:	683b      	ldr	r3, [r7, #0]
 801228c:	691b      	ldr	r3, [r3, #16]
 801228e:	429a      	cmp	r2, r3
 8012290:	d924      	bls.n	80122dc <buttonMain+0xec>
	    		{
	    			button->PinState = GPIO_PIN_SET;
 8012292:	683b      	ldr	r3, [r7, #0]
 8012294:	2201      	movs	r2, #1
 8012296:	735a      	strb	r2, [r3, #13]
	    			temp <<= i;
 8012298:	79fa      	ldrb	r2, [r7, #7]
 801229a:	68bb      	ldr	r3, [r7, #8]
 801229c:	fa02 f303 	lsl.w	r3, r2, r3
 80122a0:	71fb      	strb	r3, [r7, #7]
	    			status |= temp;
 80122a2:	7bfa      	ldrb	r2, [r7, #15]
 80122a4:	79fb      	ldrb	r3, [r7, #7]
 80122a6:	4313      	orrs	r3, r2
 80122a8:	73fb      	strb	r3, [r7, #15]
	    		button->PinState = GPIO_PIN_RESET;
	    		temp <<= i;
	    		temp ^= 0x11111111;
	    		status &= temp;
	    	}
	    	break;
 80122aa:	e017      	b.n	80122dc <buttonMain+0xec>
	    		button->State = BUTTON_IDLE;
 80122ac:	683b      	ldr	r3, [r7, #0]
 80122ae:	2200      	movs	r2, #0
 80122b0:	739a      	strb	r2, [r3, #14]
	    		button->PinState = GPIO_PIN_RESET;
 80122b2:	683b      	ldr	r3, [r7, #0]
 80122b4:	2200      	movs	r2, #0
 80122b6:	735a      	strb	r2, [r3, #13]
	    		temp <<= i;
 80122b8:	79fa      	ldrb	r2, [r7, #7]
 80122ba:	68bb      	ldr	r3, [r7, #8]
 80122bc:	fa02 f303 	lsl.w	r3, r2, r3
 80122c0:	71fb      	strb	r3, [r7, #7]
	    		temp ^= 0x11111111;
 80122c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80122c6:	f083 0311 	eor.w	r3, r3, #17
 80122ca:	b25b      	sxtb	r3, r3
 80122cc:	71fb      	strb	r3, [r7, #7]
	    		status &= temp;
 80122ce:	7bfa      	ldrb	r2, [r7, #15]
 80122d0:	79fb      	ldrb	r3, [r7, #7]
 80122d2:	4013      	ands	r3, r2
 80122d4:	73fb      	strb	r3, [r7, #15]
	    	break;
 80122d6:	e001      	b.n	80122dc <buttonMain+0xec>
	    	break;
 80122d8:	bf00      	nop
 80122da:	e000      	b.n	80122de <buttonMain+0xee>
	    	break;
 80122dc:	bf00      	nop
	for (int i=0; i<BUTTON_MAX_CH; i++)
 80122de:	68bb      	ldr	r3, [r7, #8]
 80122e0:	3301      	adds	r3, #1
 80122e2:	60bb      	str	r3, [r7, #8]
 80122e4:	68bb      	ldr	r3, [r7, #8]
 80122e6:	2b04      	cmp	r3, #4
 80122e8:	dd8c      	ble.n	8012204 <buttonMain+0x14>
	    }
	}
	  return status;
 80122ea:	7bfb      	ldrb	r3, [r7, #15]
}
 80122ec:	4618      	mov	r0, r3
 80122ee:	3710      	adds	r7, #16
 80122f0:	46bd      	mov	sp, r7
 80122f2:	bd80      	pop	{r7, pc}
 80122f4:	20000004 	.word	0x20000004

080122f8 <cliButton>:


#ifdef _USE_HW_CLI

void cliButton(cli_args_t *args)
{
 80122f8:	b580      	push	{r7, lr}
 80122fa:	b084      	sub	sp, #16
 80122fc:	af00      	add	r7, sp, #0
 80122fe:	6078      	str	r0, [r7, #4]
  bool ret = false;
 8012300:	2300      	movs	r3, #0
 8012302:	73fb      	strb	r3, [r7, #15]


  if (args->argc == 1 && args->isStr(0, "show"))
 8012304:	687b      	ldr	r3, [r7, #4]
 8012306:	881b      	ldrh	r3, [r3, #0]
 8012308:	2b01      	cmp	r3, #1
 801230a:	d128      	bne.n	801235e <cliButton+0x66>
 801230c:	687b      	ldr	r3, [r7, #4]
 801230e:	695b      	ldr	r3, [r3, #20]
 8012310:	4919      	ldr	r1, [pc, #100]	; (8012378 <cliButton+0x80>)
 8012312:	2000      	movs	r0, #0
 8012314:	4798      	blx	r3
 8012316:	4603      	mov	r3, r0
 8012318:	2b00      	cmp	r3, #0
 801231a:	d020      	beq.n	801235e <cliButton+0x66>
  {
    while(cliKeepLoop())
 801231c:	e018      	b.n	8012350 <cliButton+0x58>
    {
      for (int i=0; i<BUTTON_MAX_CH; i++)
 801231e:	2300      	movs	r3, #0
 8012320:	60bb      	str	r3, [r7, #8]
 8012322:	e00c      	b.n	801233e <cliButton+0x46>
      {
        cliPrintf("%d", buttonGetPressed(i));
 8012324:	68bb      	ldr	r3, [r7, #8]
 8012326:	b2db      	uxtb	r3, r3
 8012328:	4618      	mov	r0, r3
 801232a:	f7ff fef1 	bl	8012110 <buttonGetPressed>
 801232e:	4603      	mov	r3, r0
 8012330:	4619      	mov	r1, r3
 8012332:	4812      	ldr	r0, [pc, #72]	; (801237c <cliButton+0x84>)
 8012334:	f000 f88e 	bl	8012454 <cliPrintf>
      for (int i=0; i<BUTTON_MAX_CH; i++)
 8012338:	68bb      	ldr	r3, [r7, #8]
 801233a:	3301      	adds	r3, #1
 801233c:	60bb      	str	r3, [r7, #8]
 801233e:	68bb      	ldr	r3, [r7, #8]
 8012340:	2b04      	cmp	r3, #4
 8012342:	ddef      	ble.n	8012324 <cliButton+0x2c>
      }
      cliPrintf("\n");
 8012344:	480e      	ldr	r0, [pc, #56]	; (8012380 <cliButton+0x88>)
 8012346:	f000 f885 	bl	8012454 <cliPrintf>

      delay(100);
 801234a:	2064      	movs	r0, #100	; 0x64
 801234c:	f7ff fb86 	bl	8011a5c <delay>
    while(cliKeepLoop())
 8012350:	f000 f97a 	bl	8012648 <cliKeepLoop>
 8012354:	4603      	mov	r3, r0
 8012356:	2b00      	cmp	r3, #0
 8012358:	d1e1      	bne.n	801231e <cliButton+0x26>
    }

    ret = true;
 801235a:	2301      	movs	r3, #1
 801235c:	73fb      	strb	r3, [r7, #15]
  }


  if (ret != true)
 801235e:	7bfb      	ldrb	r3, [r7, #15]
 8012360:	f083 0301 	eor.w	r3, r3, #1
 8012364:	b2db      	uxtb	r3, r3
 8012366:	2b00      	cmp	r3, #0
 8012368:	d002      	beq.n	8012370 <cliButton+0x78>
  {
    cliPrintf("button show\n");
 801236a:	4806      	ldr	r0, [pc, #24]	; (8012384 <cliButton+0x8c>)
 801236c:	f000 f872 	bl	8012454 <cliPrintf>
  }
}
 8012370:	bf00      	nop
 8012372:	3710      	adds	r7, #16
 8012374:	46bd      	mov	sp, r7
 8012376:	bd80      	pop	{r7, pc}
 8012378:	080287d8 	.word	0x080287d8
 801237c:	080287e0 	.word	0x080287e0
 8012380:	080287e4 	.word	0x080287e4
 8012384:	080287e8 	.word	0x080287e8

08012388 <cliInit>:
void cliShowList(cli_args_t *args);
void cliMemoryDump(cli_args_t *args);


bool cliInit(void)
{
 8012388:	b580      	push	{r7, lr}
 801238a:	af00      	add	r7, sp, #0
  cli_node.is_open = false;
 801238c:	4b1b      	ldr	r3, [pc, #108]	; (80123fc <cliInit+0x74>)
 801238e:	2200      	movs	r2, #0
 8012390:	721a      	strb	r2, [r3, #8]
  cli_node.is_log  = false;
 8012392:	4b1a      	ldr	r3, [pc, #104]	; (80123fc <cliInit+0x74>)
 8012394:	2200      	movs	r2, #0
 8012396:	725a      	strb	r2, [r3, #9]
  cli_node.state   = CLI_RX_IDLE;
 8012398:	4b18      	ldr	r3, [pc, #96]	; (80123fc <cliInit+0x74>)
 801239a:	2200      	movs	r2, #0
 801239c:	741a      	strb	r2, [r3, #16]

  cli_node.hist_line_i     = 0;
 801239e:	4b17      	ldr	r3, [pc, #92]	; (80123fc <cliInit+0x74>)
 80123a0:	2200      	movs	r2, #0
 80123a2:	f883 2195 	strb.w	r2, [r3, #405]	; 0x195
  cli_node.hist_line_last  = 0;
 80123a6:	4b15      	ldr	r3, [pc, #84]	; (80123fc <cliInit+0x74>)
 80123a8:	2200      	movs	r2, #0
 80123aa:	f883 2196 	strb.w	r2, [r3, #406]	; 0x196
  cli_node.hist_line_count = 0;
 80123ae:	4b13      	ldr	r3, [pc, #76]	; (80123fc <cliInit+0x74>)
 80123b0:	2200      	movs	r2, #0
 80123b2:	f883 2197 	strb.w	r2, [r3, #407]	; 0x197
  cli_node.hist_line_new   = false;
 80123b6:	4b11      	ldr	r3, [pc, #68]	; (80123fc <cliInit+0x74>)
 80123b8:	2200      	movs	r2, #0
 80123ba:	f883 2194 	strb.w	r2, [r3, #404]	; 0x194

  cli_node.cmd_args.getData  = cliArgsGetData;
 80123be:	4b0f      	ldr	r3, [pc, #60]	; (80123fc <cliInit+0x74>)
 80123c0:	4a0f      	ldr	r2, [pc, #60]	; (8012400 <cliInit+0x78>)
 80123c2:	f8c3 2434 	str.w	r2, [r3, #1076]	; 0x434
  cli_node.cmd_args.getFloat = cliArgsGetFloat;
 80123c6:	4b0d      	ldr	r3, [pc, #52]	; (80123fc <cliInit+0x74>)
 80123c8:	4a0e      	ldr	r2, [pc, #56]	; (8012404 <cliInit+0x7c>)
 80123ca:	f8c3 2438 	str.w	r2, [r3, #1080]	; 0x438
  cli_node.cmd_args.getStr   = cliArgsGetStr;
 80123ce:	4b0b      	ldr	r3, [pc, #44]	; (80123fc <cliInit+0x74>)
 80123d0:	4a0d      	ldr	r2, [pc, #52]	; (8012408 <cliInit+0x80>)
 80123d2:	f8c3 243c 	str.w	r2, [r3, #1084]	; 0x43c
  cli_node.cmd_args.isStr    = cliArgsIsStr;
 80123d6:	4b09      	ldr	r3, [pc, #36]	; (80123fc <cliInit+0x74>)
 80123d8:	4a0c      	ldr	r2, [pc, #48]	; (801240c <cliInit+0x84>)
 80123da:	f8c3 2440 	str.w	r2, [r3, #1088]	; 0x440

  cliLineClean(&cli_node);
 80123de:	4807      	ldr	r0, [pc, #28]	; (80123fc <cliInit+0x74>)
 80123e0:	f000 f81e 	bl	8012420 <cliLineClean>


  cliAdd("help", cliShowList);
 80123e4:	490a      	ldr	r1, [pc, #40]	; (8012410 <cliInit+0x88>)
 80123e6:	480b      	ldr	r0, [pc, #44]	; (8012414 <cliInit+0x8c>)
 80123e8:	f000 f944 	bl	8012674 <cliAdd>
  cliAdd("md"  , cliMemoryDump);
 80123ec:	490a      	ldr	r1, [pc, #40]	; (8012418 <cliInit+0x90>)
 80123ee:	480b      	ldr	r0, [pc, #44]	; (801241c <cliInit+0x94>)
 80123f0:	f000 f940 	bl	8012674 <cliAdd>

  return true;
 80123f4:	2301      	movs	r3, #1
}
 80123f6:	4618      	mov	r0, r3
 80123f8:	bd80      	pop	{r7, pc}
 80123fa:	bf00      	nop
 80123fc:	20000324 	.word	0x20000324
 8012400:	08012505 	.word	0x08012505
 8012404:	08012555 	.word	0x08012555
 8012408:	080125ad 	.word	0x080125ad
 801240c:	080125f5 	.word	0x080125f5
 8012410:	08012709 	.word	0x08012709
 8012414:	080287f8 	.word	0x080287f8
 8012418:	08012779 	.word	0x08012779
 801241c:	08028800 	.word	0x08028800

08012420 <cliLineClean>:

  return ret;
}

void cliLineClean(cli_t *p_cli)
{
 8012420:	b480      	push	{r7}
 8012422:	b083      	sub	sp, #12
 8012424:	af00      	add	r7, sp, #0
 8012426:	6078      	str	r0, [r7, #4]
  p_cli->line.count   = 0;
 8012428:	687b      	ldr	r3, [r7, #4]
 801242a:	2200      	movs	r2, #0
 801242c:	f883 22e6 	strb.w	r2, [r3, #742]	; 0x2e6
  p_cli->line.cursor  = 0;
 8012430:	687b      	ldr	r3, [r7, #4]
 8012432:	2200      	movs	r2, #0
 8012434:	f883 22e5 	strb.w	r2, [r3, #741]	; 0x2e5
  p_cli->line.buf_len = CLI_LINE_BUF_MAX - 1;
 8012438:	687b      	ldr	r3, [r7, #4]
 801243a:	223f      	movs	r2, #63	; 0x3f
 801243c:	f883 22e4 	strb.w	r2, [r3, #740]	; 0x2e4
  p_cli->line.buf[0]  = 0;
 8012440:	687b      	ldr	r3, [r7, #4]
 8012442:	2200      	movs	r2, #0
 8012444:	f883 22a4 	strb.w	r2, [r3, #676]	; 0x2a4
}
 8012448:	bf00      	nop
 801244a:	370c      	adds	r7, #12
 801244c:	46bd      	mov	sp, r7
 801244e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012452:	4770      	bx	lr

08012454 <cliPrintf>:

  return ret;
}

void cliPrintf(const char *fmt, ...)
{
 8012454:	b40f      	push	{r0, r1, r2, r3}
 8012456:	b580      	push	{r7, lr}
 8012458:	b084      	sub	sp, #16
 801245a:	af00      	add	r7, sp, #0
  va_list arg;
  va_start (arg, fmt);
 801245c:	f107 031c 	add.w	r3, r7, #28
 8012460:	607b      	str	r3, [r7, #4]
  int32_t len;
  cli_t *p_cli = &cli_node;
 8012462:	4b0d      	ldr	r3, [pc, #52]	; (8012498 <cliPrintf+0x44>)
 8012464:	60fb      	str	r3, [r7, #12]


  len = vsnprintf(p_cli->print_buffer, 256, fmt, arg);
 8012466:	68fb      	ldr	r3, [r7, #12]
 8012468:	f103 0011 	add.w	r0, r3, #17
 801246c:	687b      	ldr	r3, [r7, #4]
 801246e:	69ba      	ldr	r2, [r7, #24]
 8012470:	f44f 7180 	mov.w	r1, #256	; 0x100
 8012474:	f013 fafa 	bl	8025a6c <vsniprintf>
 8012478:	60b8      	str	r0, [r7, #8]
  va_end (arg);

  uartWrite(p_cli->ch, (uint8_t *)p_cli->print_buffer, len);
 801247a:	68fb      	ldr	r3, [r7, #12]
 801247c:	7818      	ldrb	r0, [r3, #0]
 801247e:	68fb      	ldr	r3, [r7, #12]
 8012480:	3311      	adds	r3, #17
 8012482:	68ba      	ldr	r2, [r7, #8]
 8012484:	4619      	mov	r1, r3
 8012486:	f005 f89d 	bl	80175c4 <uartWrite>
}
 801248a:	bf00      	nop
 801248c:	3710      	adds	r7, #16
 801248e:	46bd      	mov	sp, r7
 8012490:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8012494:	b004      	add	sp, #16
 8012496:	4770      	bx	lr
 8012498:	20000324 	.word	0x20000324

0801249c <cliToUpper>:

void cliToUpper(char *str)
{
 801249c:	b480      	push	{r7}
 801249e:	b085      	sub	sp, #20
 80124a0:	af00      	add	r7, sp, #0
 80124a2:	6078      	str	r0, [r7, #4]
  uint16_t i;
  uint8_t  str_ch;

  for (i=0; i<CLI_CMD_NAME_MAX; i++)
 80124a4:	2300      	movs	r3, #0
 80124a6:	81fb      	strh	r3, [r7, #14]
 80124a8:	e018      	b.n	80124dc <cliToUpper+0x40>
  {
    str_ch = str[i];
 80124aa:	89fb      	ldrh	r3, [r7, #14]
 80124ac:	687a      	ldr	r2, [r7, #4]
 80124ae:	4413      	add	r3, r2
 80124b0:	781b      	ldrb	r3, [r3, #0]
 80124b2:	737b      	strb	r3, [r7, #13]

    if (str_ch == 0)
 80124b4:	7b7b      	ldrb	r3, [r7, #13]
 80124b6:	2b00      	cmp	r3, #0
 80124b8:	d014      	beq.n	80124e4 <cliToUpper+0x48>
    {
      break;
    }

    if ((str_ch >= 'a') && (str_ch <= 'z'))
 80124ba:	7b7b      	ldrb	r3, [r7, #13]
 80124bc:	2b60      	cmp	r3, #96	; 0x60
 80124be:	d905      	bls.n	80124cc <cliToUpper+0x30>
 80124c0:	7b7b      	ldrb	r3, [r7, #13]
 80124c2:	2b7a      	cmp	r3, #122	; 0x7a
 80124c4:	d802      	bhi.n	80124cc <cliToUpper+0x30>
    {
      str_ch = str_ch - 'a' + 'A';
 80124c6:	7b7b      	ldrb	r3, [r7, #13]
 80124c8:	3b20      	subs	r3, #32
 80124ca:	737b      	strb	r3, [r7, #13]
    }
    str[i] = str_ch;
 80124cc:	89fb      	ldrh	r3, [r7, #14]
 80124ce:	687a      	ldr	r2, [r7, #4]
 80124d0:	4413      	add	r3, r2
 80124d2:	7b7a      	ldrb	r2, [r7, #13]
 80124d4:	701a      	strb	r2, [r3, #0]
  for (i=0; i<CLI_CMD_NAME_MAX; i++)
 80124d6:	89fb      	ldrh	r3, [r7, #14]
 80124d8:	3301      	adds	r3, #1
 80124da:	81fb      	strh	r3, [r7, #14]
 80124dc:	89fb      	ldrh	r3, [r7, #14]
 80124de:	2b0f      	cmp	r3, #15
 80124e0:	d9e3      	bls.n	80124aa <cliToUpper+0xe>
 80124e2:	e000      	b.n	80124e6 <cliToUpper+0x4a>
      break;
 80124e4:	bf00      	nop
  }

  if (i == CLI_CMD_NAME_MAX)
 80124e6:	89fb      	ldrh	r3, [r7, #14]
 80124e8:	2b10      	cmp	r3, #16
 80124ea:	d105      	bne.n	80124f8 <cliToUpper+0x5c>
  {
    str[i-1] = 0;
 80124ec:	89fb      	ldrh	r3, [r7, #14]
 80124ee:	3b01      	subs	r3, #1
 80124f0:	687a      	ldr	r2, [r7, #4]
 80124f2:	4413      	add	r3, r2
 80124f4:	2200      	movs	r2, #0
 80124f6:	701a      	strb	r2, [r3, #0]
  }
}
 80124f8:	bf00      	nop
 80124fa:	3714      	adds	r7, #20
 80124fc:	46bd      	mov	sp, r7
 80124fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012502:	4770      	bx	lr

08012504 <cliArgsGetData>:

int32_t cliArgsGetData(uint8_t index)
{
 8012504:	b580      	push	{r7, lr}
 8012506:	b084      	sub	sp, #16
 8012508:	af00      	add	r7, sp, #0
 801250a:	4603      	mov	r3, r0
 801250c:	71fb      	strb	r3, [r7, #7]
  int32_t ret = 0;
 801250e:	2300      	movs	r3, #0
 8012510:	60fb      	str	r3, [r7, #12]
  cli_t *p_cli = &cli_node;
 8012512:	4b0f      	ldr	r3, [pc, #60]	; (8012550 <cliArgsGetData+0x4c>)
 8012514:	60bb      	str	r3, [r7, #8]


  if (index >= p_cli->cmd_args.argc)
 8012516:	79fb      	ldrb	r3, [r7, #7]
 8012518:	b29a      	uxth	r2, r3
 801251a:	68bb      	ldr	r3, [r7, #8]
 801251c:	f8b3 342c 	ldrh.w	r3, [r3, #1068]	; 0x42c
 8012520:	429a      	cmp	r2, r3
 8012522:	d301      	bcc.n	8012528 <cliArgsGetData+0x24>
  {
    return 0;
 8012524:	2300      	movs	r3, #0
 8012526:	e00e      	b.n	8012546 <cliArgsGetData+0x42>
  }

  ret = (int32_t)strtoul((const char * ) p_cli->cmd_args.argv[index], (char **)NULL, (int) 0);
 8012528:	68bb      	ldr	r3, [r7, #8]
 801252a:	f8d3 2430 	ldr.w	r2, [r3, #1072]	; 0x430
 801252e:	79fb      	ldrb	r3, [r7, #7]
 8012530:	009b      	lsls	r3, r3, #2
 8012532:	4413      	add	r3, r2
 8012534:	681b      	ldr	r3, [r3, #0]
 8012536:	2200      	movs	r2, #0
 8012538:	2100      	movs	r1, #0
 801253a:	4618      	mov	r0, r3
 801253c:	f013 fa60 	bl	8025a00 <strtoul>
 8012540:	4603      	mov	r3, r0
 8012542:	60fb      	str	r3, [r7, #12]

  return ret;
 8012544:	68fb      	ldr	r3, [r7, #12]
}
 8012546:	4618      	mov	r0, r3
 8012548:	3710      	adds	r7, #16
 801254a:	46bd      	mov	sp, r7
 801254c:	bd80      	pop	{r7, pc}
 801254e:	bf00      	nop
 8012550:	20000324 	.word	0x20000324

08012554 <cliArgsGetFloat>:

float cliArgsGetFloat(uint8_t index)
{
 8012554:	b580      	push	{r7, lr}
 8012556:	b084      	sub	sp, #16
 8012558:	af00      	add	r7, sp, #0
 801255a:	4603      	mov	r3, r0
 801255c:	71fb      	strb	r3, [r7, #7]
  float ret = 0.0;
 801255e:	f04f 0300 	mov.w	r3, #0
 8012562:	60fb      	str	r3, [r7, #12]
  cli_t *p_cli = &cli_node;
 8012564:	4b10      	ldr	r3, [pc, #64]	; (80125a8 <cliArgsGetFloat+0x54>)
 8012566:	60bb      	str	r3, [r7, #8]


  if (index >= p_cli->cmd_args.argc)
 8012568:	79fb      	ldrb	r3, [r7, #7]
 801256a:	b29a      	uxth	r2, r3
 801256c:	68bb      	ldr	r3, [r7, #8]
 801256e:	f8b3 342c 	ldrh.w	r3, [r3, #1068]	; 0x42c
 8012572:	429a      	cmp	r2, r3
 8012574:	d302      	bcc.n	801257c <cliArgsGetFloat+0x28>
  {
    return 0;
 8012576:	f04f 0300 	mov.w	r3, #0
 801257a:	e00d      	b.n	8012598 <cliArgsGetFloat+0x44>
  }

  ret = (float)strtof((const char * ) p_cli->cmd_args.argv[index], (char **)NULL);
 801257c:	68bb      	ldr	r3, [r7, #8]
 801257e:	f8d3 2430 	ldr.w	r2, [r3, #1072]	; 0x430
 8012582:	79fb      	ldrb	r3, [r7, #7]
 8012584:	009b      	lsls	r3, r3, #2
 8012586:	4413      	add	r3, r2
 8012588:	681b      	ldr	r3, [r3, #0]
 801258a:	2100      	movs	r1, #0
 801258c:	4618      	mov	r0, r3
 801258e:	f013 f969 	bl	8025864 <strtof>
 8012592:	ed87 0a03 	vstr	s0, [r7, #12]

  return ret;
 8012596:	68fb      	ldr	r3, [r7, #12]
}
 8012598:	ee07 3a90 	vmov	s15, r3
 801259c:	eeb0 0a67 	vmov.f32	s0, s15
 80125a0:	3710      	adds	r7, #16
 80125a2:	46bd      	mov	sp, r7
 80125a4:	bd80      	pop	{r7, pc}
 80125a6:	bf00      	nop
 80125a8:	20000324 	.word	0x20000324

080125ac <cliArgsGetStr>:

char *cliArgsGetStr(uint8_t index)
{
 80125ac:	b480      	push	{r7}
 80125ae:	b085      	sub	sp, #20
 80125b0:	af00      	add	r7, sp, #0
 80125b2:	4603      	mov	r3, r0
 80125b4:	71fb      	strb	r3, [r7, #7]
  char *ret = NULL;
 80125b6:	2300      	movs	r3, #0
 80125b8:	60fb      	str	r3, [r7, #12]
  cli_t *p_cli = &cli_node;
 80125ba:	4b0d      	ldr	r3, [pc, #52]	; (80125f0 <cliArgsGetStr+0x44>)
 80125bc:	60bb      	str	r3, [r7, #8]


  if (index >= p_cli->cmd_args.argc)
 80125be:	79fb      	ldrb	r3, [r7, #7]
 80125c0:	b29a      	uxth	r2, r3
 80125c2:	68bb      	ldr	r3, [r7, #8]
 80125c4:	f8b3 342c 	ldrh.w	r3, [r3, #1068]	; 0x42c
 80125c8:	429a      	cmp	r2, r3
 80125ca:	d301      	bcc.n	80125d0 <cliArgsGetStr+0x24>
  {
    return 0;
 80125cc:	2300      	movs	r3, #0
 80125ce:	e008      	b.n	80125e2 <cliArgsGetStr+0x36>
  }

  ret = p_cli->cmd_args.argv[index];
 80125d0:	68bb      	ldr	r3, [r7, #8]
 80125d2:	f8d3 2430 	ldr.w	r2, [r3, #1072]	; 0x430
 80125d6:	79fb      	ldrb	r3, [r7, #7]
 80125d8:	009b      	lsls	r3, r3, #2
 80125da:	4413      	add	r3, r2
 80125dc:	681b      	ldr	r3, [r3, #0]
 80125de:	60fb      	str	r3, [r7, #12]

  return ret;
 80125e0:	68fb      	ldr	r3, [r7, #12]
}
 80125e2:	4618      	mov	r0, r3
 80125e4:	3714      	adds	r7, #20
 80125e6:	46bd      	mov	sp, r7
 80125e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80125ec:	4770      	bx	lr
 80125ee:	bf00      	nop
 80125f0:	20000324 	.word	0x20000324

080125f4 <cliArgsIsStr>:

bool cliArgsIsStr(uint8_t index, char *p_str)
{
 80125f4:	b580      	push	{r7, lr}
 80125f6:	b084      	sub	sp, #16
 80125f8:	af00      	add	r7, sp, #0
 80125fa:	4603      	mov	r3, r0
 80125fc:	6039      	str	r1, [r7, #0]
 80125fe:	71fb      	strb	r3, [r7, #7]
  bool ret = false;
 8012600:	2300      	movs	r3, #0
 8012602:	73fb      	strb	r3, [r7, #15]
  cli_t *p_cli = &cli_node;
 8012604:	4b0f      	ldr	r3, [pc, #60]	; (8012644 <cliArgsIsStr+0x50>)
 8012606:	60bb      	str	r3, [r7, #8]


  if (index >= p_cli->cmd_args.argc)
 8012608:	79fb      	ldrb	r3, [r7, #7]
 801260a:	b29a      	uxth	r2, r3
 801260c:	68bb      	ldr	r3, [r7, #8]
 801260e:	f8b3 342c 	ldrh.w	r3, [r3, #1068]	; 0x42c
 8012612:	429a      	cmp	r2, r3
 8012614:	d301      	bcc.n	801261a <cliArgsIsStr+0x26>
  {
    return 0;
 8012616:	2300      	movs	r3, #0
 8012618:	e010      	b.n	801263c <cliArgsIsStr+0x48>
  }

  if(strcmp(p_str, p_cli->cmd_args.argv[index]) == 0)
 801261a:	68bb      	ldr	r3, [r7, #8]
 801261c:	f8d3 2430 	ldr.w	r2, [r3, #1072]	; 0x430
 8012620:	79fb      	ldrb	r3, [r7, #7]
 8012622:	009b      	lsls	r3, r3, #2
 8012624:	4413      	add	r3, r2
 8012626:	681b      	ldr	r3, [r3, #0]
 8012628:	4619      	mov	r1, r3
 801262a:	6838      	ldr	r0, [r7, #0]
 801262c:	f7fe f928 	bl	8010880 <strcmp>
 8012630:	4603      	mov	r3, r0
 8012632:	2b00      	cmp	r3, #0
 8012634:	d101      	bne.n	801263a <cliArgsIsStr+0x46>
  {
    ret = true;
 8012636:	2301      	movs	r3, #1
 8012638:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 801263a:	7bfb      	ldrb	r3, [r7, #15]
}
 801263c:	4618      	mov	r0, r3
 801263e:	3710      	adds	r7, #16
 8012640:	46bd      	mov	sp, r7
 8012642:	bd80      	pop	{r7, pc}
 8012644:	20000324 	.word	0x20000324

08012648 <cliKeepLoop>:

bool cliKeepLoop(void)
{
 8012648:	b580      	push	{r7, lr}
 801264a:	b082      	sub	sp, #8
 801264c:	af00      	add	r7, sp, #0
  cli_t *p_cli = &cli_node;
 801264e:	4b08      	ldr	r3, [pc, #32]	; (8012670 <cliKeepLoop+0x28>)
 8012650:	607b      	str	r3, [r7, #4]


  if (uartAvailable(p_cli->ch) == 0)
 8012652:	687b      	ldr	r3, [r7, #4]
 8012654:	781b      	ldrb	r3, [r3, #0]
 8012656:	4618      	mov	r0, r3
 8012658:	f004 ff48 	bl	80174ec <uartAvailable>
 801265c:	4603      	mov	r3, r0
 801265e:	2b00      	cmp	r3, #0
 8012660:	d101      	bne.n	8012666 <cliKeepLoop+0x1e>
  {
    return true;
 8012662:	2301      	movs	r3, #1
 8012664:	e000      	b.n	8012668 <cliKeepLoop+0x20>
  }
  else
  {
    return false;
 8012666:	2300      	movs	r3, #0
  }
}
 8012668:	4618      	mov	r0, r3
 801266a:	3708      	adds	r7, #8
 801266c:	46bd      	mov	sp, r7
 801266e:	bd80      	pop	{r7, pc}
 8012670:	20000324 	.word	0x20000324

08012674 <cliAdd>:

bool cliAdd(const char *cmd_str, void (*p_func)(cli_args_t *))
{
 8012674:	b580      	push	{r7, lr}
 8012676:	b086      	sub	sp, #24
 8012678:	af00      	add	r7, sp, #0
 801267a:	6078      	str	r0, [r7, #4]
 801267c:	6039      	str	r1, [r7, #0]
  bool ret = true;
 801267e:	2301      	movs	r3, #1
 8012680:	75fb      	strb	r3, [r7, #23]
  cli_t *p_cli = &cli_node;
 8012682:	4b20      	ldr	r3, [pc, #128]	; (8012704 <cliAdd+0x90>)
 8012684:	613b      	str	r3, [r7, #16]
  uint16_t index;

  if (p_cli->cmd_count >= CLI_CMD_LIST_MAX)
 8012686:	693b      	ldr	r3, [r7, #16]
 8012688:	f8b3 32e8 	ldrh.w	r3, [r3, #744]	; 0x2e8
 801268c:	2b0f      	cmp	r3, #15
 801268e:	d901      	bls.n	8012694 <cliAdd+0x20>
  {
    return false;
 8012690:	2300      	movs	r3, #0
 8012692:	e032      	b.n	80126fa <cliAdd+0x86>
  }

  index = p_cli->cmd_count;
 8012694:	693b      	ldr	r3, [r7, #16]
 8012696:	f8b3 32e8 	ldrh.w	r3, [r3, #744]	; 0x2e8
 801269a:	81fb      	strh	r3, [r7, #14]

  strcpy(p_cli->cmd_list[index].cmd_str, cmd_str);
 801269c:	89fa      	ldrh	r2, [r7, #14]
 801269e:	4613      	mov	r3, r2
 80126a0:	009b      	lsls	r3, r3, #2
 80126a2:	4413      	add	r3, r2
 80126a4:	009b      	lsls	r3, r3, #2
 80126a6:	f503 733a 	add.w	r3, r3, #744	; 0x2e8
 80126aa:	693a      	ldr	r2, [r7, #16]
 80126ac:	4413      	add	r3, r2
 80126ae:	3304      	adds	r3, #4
 80126b0:	6879      	ldr	r1, [r7, #4]
 80126b2:	4618      	mov	r0, r3
 80126b4:	f012 faac 	bl	8024c10 <strcpy>
  p_cli->cmd_list[index].cmd_func = p_func;
 80126b8:	89fa      	ldrh	r2, [r7, #14]
 80126ba:	6939      	ldr	r1, [r7, #16]
 80126bc:	4613      	mov	r3, r2
 80126be:	009b      	lsls	r3, r3, #2
 80126c0:	4413      	add	r3, r2
 80126c2:	009b      	lsls	r3, r3, #2
 80126c4:	440b      	add	r3, r1
 80126c6:	f503 733f 	add.w	r3, r3, #764	; 0x2fc
 80126ca:	683a      	ldr	r2, [r7, #0]
 80126cc:	601a      	str	r2, [r3, #0]

  cliToUpper(p_cli->cmd_list[index].cmd_str);
 80126ce:	89fa      	ldrh	r2, [r7, #14]
 80126d0:	4613      	mov	r3, r2
 80126d2:	009b      	lsls	r3, r3, #2
 80126d4:	4413      	add	r3, r2
 80126d6:	009b      	lsls	r3, r3, #2
 80126d8:	f503 733a 	add.w	r3, r3, #744	; 0x2e8
 80126dc:	693a      	ldr	r2, [r7, #16]
 80126de:	4413      	add	r3, r2
 80126e0:	3304      	adds	r3, #4
 80126e2:	4618      	mov	r0, r3
 80126e4:	f7ff feda 	bl	801249c <cliToUpper>

  p_cli->cmd_count++;
 80126e8:	693b      	ldr	r3, [r7, #16]
 80126ea:	f8b3 32e8 	ldrh.w	r3, [r3, #744]	; 0x2e8
 80126ee:	3301      	adds	r3, #1
 80126f0:	b29a      	uxth	r2, r3
 80126f2:	693b      	ldr	r3, [r7, #16]
 80126f4:	f8a3 22e8 	strh.w	r2, [r3, #744]	; 0x2e8

  return ret;
 80126f8:	7dfb      	ldrb	r3, [r7, #23]
}
 80126fa:	4618      	mov	r0, r3
 80126fc:	3718      	adds	r7, #24
 80126fe:	46bd      	mov	sp, r7
 8012700:	bd80      	pop	{r7, pc}
 8012702:	bf00      	nop
 8012704:	20000324 	.word	0x20000324

08012708 <cliShowList>:

void cliShowList(cli_args_t *args)
{
 8012708:	b580      	push	{r7, lr}
 801270a:	b084      	sub	sp, #16
 801270c:	af00      	add	r7, sp, #0
 801270e:	6078      	str	r0, [r7, #4]
  cli_t *p_cli = &cli_node;
 8012710:	4b15      	ldr	r3, [pc, #84]	; (8012768 <cliShowList+0x60>)
 8012712:	60bb      	str	r3, [r7, #8]


  cliPrintf("\r\n");
 8012714:	4815      	ldr	r0, [pc, #84]	; (801276c <cliShowList+0x64>)
 8012716:	f7ff fe9d 	bl	8012454 <cliPrintf>
  cliPrintf("---------- cmd list ---------\r\n");
 801271a:	4815      	ldr	r0, [pc, #84]	; (8012770 <cliShowList+0x68>)
 801271c:	f7ff fe9a 	bl	8012454 <cliPrintf>

  for (int i=0; i<p_cli->cmd_count; i++)
 8012720:	2300      	movs	r3, #0
 8012722:	60fb      	str	r3, [r7, #12]
 8012724:	e012      	b.n	801274c <cliShowList+0x44>
  {
    cliPrintf(p_cli->cmd_list[i].cmd_str);
 8012726:	68fa      	ldr	r2, [r7, #12]
 8012728:	4613      	mov	r3, r2
 801272a:	009b      	lsls	r3, r3, #2
 801272c:	4413      	add	r3, r2
 801272e:	009b      	lsls	r3, r3, #2
 8012730:	f503 733a 	add.w	r3, r3, #744	; 0x2e8
 8012734:	68ba      	ldr	r2, [r7, #8]
 8012736:	4413      	add	r3, r2
 8012738:	3304      	adds	r3, #4
 801273a:	4618      	mov	r0, r3
 801273c:	f7ff fe8a 	bl	8012454 <cliPrintf>
    cliPrintf("\r\n");
 8012740:	480a      	ldr	r0, [pc, #40]	; (801276c <cliShowList+0x64>)
 8012742:	f7ff fe87 	bl	8012454 <cliPrintf>
  for (int i=0; i<p_cli->cmd_count; i++)
 8012746:	68fb      	ldr	r3, [r7, #12]
 8012748:	3301      	adds	r3, #1
 801274a:	60fb      	str	r3, [r7, #12]
 801274c:	68bb      	ldr	r3, [r7, #8]
 801274e:	f8b3 32e8 	ldrh.w	r3, [r3, #744]	; 0x2e8
 8012752:	461a      	mov	r2, r3
 8012754:	68fb      	ldr	r3, [r7, #12]
 8012756:	4293      	cmp	r3, r2
 8012758:	dbe5      	blt.n	8012726 <cliShowList+0x1e>
  }

  cliPrintf("-----------------------------\r\n");
 801275a:	4806      	ldr	r0, [pc, #24]	; (8012774 <cliShowList+0x6c>)
 801275c:	f7ff fe7a 	bl	8012454 <cliPrintf>
}
 8012760:	bf00      	nop
 8012762:	3710      	adds	r7, #16
 8012764:	46bd      	mov	sp, r7
 8012766:	bd80      	pop	{r7, pc}
 8012768:	20000324 	.word	0x20000324
 801276c:	080288c8 	.word	0x080288c8
 8012770:	080288cc 	.word	0x080288cc
 8012774:	080288ec 	.word	0x080288ec

08012778 <cliMemoryDump>:

void cliMemoryDump(cli_args_t *args)
{
 8012778:	b580      	push	{r7, lr}
 801277a:	b08c      	sub	sp, #48	; 0x30
 801277c:	af00      	add	r7, sp, #0
 801277e:	6078      	str	r0, [r7, #4]
  int idx, size = 16;
 8012780:	2310      	movs	r3, #16
 8012782:	62bb      	str	r3, [r7, #40]	; 0x28
  unsigned int *addr;
  int idx1, i;
  unsigned int *ascptr;
  unsigned char asc[4];

  int    argc = args->argc;
 8012784:	687b      	ldr	r3, [r7, #4]
 8012786:	881b      	ldrh	r3, [r3, #0]
 8012788:	617b      	str	r3, [r7, #20]
  char **argv = args->argv;
 801278a:	687b      	ldr	r3, [r7, #4]
 801278c:	685b      	ldr	r3, [r3, #4]
 801278e:	613b      	str	r3, [r7, #16]


  if(args->argc < 1)
 8012790:	687b      	ldr	r3, [r7, #4]
 8012792:	881b      	ldrh	r3, [r3, #0]
 8012794:	2b00      	cmp	r3, #0
 8012796:	d103      	bne.n	80127a0 <cliMemoryDump+0x28>
  {
    cliPrintf(">> md addr [size] \n");
 8012798:	4840      	ldr	r0, [pc, #256]	; (801289c <cliMemoryDump+0x124>)
 801279a:	f7ff fe5b 	bl	8012454 <cliPrintf>
 801279e:	e07a      	b.n	8012896 <cliMemoryDump+0x11e>
    return;
  }

  if(argc > 1)
 80127a0:	697b      	ldr	r3, [r7, #20]
 80127a2:	2b01      	cmp	r3, #1
 80127a4:	dd09      	ble.n	80127ba <cliMemoryDump+0x42>
  {
    size = (int)strtoul((const char * ) argv[1], (char **)NULL, (int) 0);
 80127a6:	693b      	ldr	r3, [r7, #16]
 80127a8:	3304      	adds	r3, #4
 80127aa:	681b      	ldr	r3, [r3, #0]
 80127ac:	2200      	movs	r2, #0
 80127ae:	2100      	movs	r1, #0
 80127b0:	4618      	mov	r0, r3
 80127b2:	f013 f925 	bl	8025a00 <strtoul>
 80127b6:	4603      	mov	r3, r0
 80127b8:	62bb      	str	r3, [r7, #40]	; 0x28
  }
  addr   = (unsigned int *)strtoul((const char * ) argv[0], (char **)NULL, (int) 0);
 80127ba:	693b      	ldr	r3, [r7, #16]
 80127bc:	681b      	ldr	r3, [r3, #0]
 80127be:	2200      	movs	r2, #0
 80127c0:	2100      	movs	r1, #0
 80127c2:	4618      	mov	r0, r3
 80127c4:	f013 f91c 	bl	8025a00 <strtoul>
 80127c8:	4603      	mov	r3, r0
 80127ca:	627b      	str	r3, [r7, #36]	; 0x24
  ascptr = (unsigned int *)addr;
 80127cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80127ce:	61bb      	str	r3, [r7, #24]

  cliPrintf("\n   ");
 80127d0:	4833      	ldr	r0, [pc, #204]	; (80128a0 <cliMemoryDump+0x128>)
 80127d2:	f7ff fe3f 	bl	8012454 <cliPrintf>
  for (idx = 0; idx<size; idx++)
 80127d6:	2300      	movs	r3, #0
 80127d8:	62fb      	str	r3, [r7, #44]	; 0x2c
 80127da:	e058      	b.n	801288e <cliMemoryDump+0x116>
  {
    if((idx%4) == 0)
 80127dc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80127de:	f003 0303 	and.w	r3, r3, #3
 80127e2:	2b00      	cmp	r3, #0
 80127e4:	d104      	bne.n	80127f0 <cliMemoryDump+0x78>
    {
      cliPrintf(" 0x%08X: ", (unsigned int)addr);
 80127e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80127e8:	4619      	mov	r1, r3
 80127ea:	482e      	ldr	r0, [pc, #184]	; (80128a4 <cliMemoryDump+0x12c>)
 80127ec:	f7ff fe32 	bl	8012454 <cliPrintf>
    }
    cliPrintf(" 0x%08X", *(addr));
 80127f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80127f2:	681b      	ldr	r3, [r3, #0]
 80127f4:	4619      	mov	r1, r3
 80127f6:	482c      	ldr	r0, [pc, #176]	; (80128a8 <cliMemoryDump+0x130>)
 80127f8:	f7ff fe2c 	bl	8012454 <cliPrintf>

    if ((idx%4) == 3)
 80127fc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80127fe:	425a      	negs	r2, r3
 8012800:	f003 0303 	and.w	r3, r3, #3
 8012804:	f002 0203 	and.w	r2, r2, #3
 8012808:	bf58      	it	pl
 801280a:	4253      	negpl	r3, r2
 801280c:	2b03      	cmp	r3, #3
 801280e:	d138      	bne.n	8012882 <cliMemoryDump+0x10a>
    {
      cliPrintf ("  |");
 8012810:	4826      	ldr	r0, [pc, #152]	; (80128ac <cliMemoryDump+0x134>)
 8012812:	f7ff fe1f 	bl	8012454 <cliPrintf>
      for (idx1= 0; idx1< 4; idx1++)
 8012816:	2300      	movs	r3, #0
 8012818:	623b      	str	r3, [r7, #32]
 801281a:	e02c      	b.n	8012876 <cliMemoryDump+0xfe>
 801281c:	69bb      	ldr	r3, [r7, #24]
 801281e:	681b      	ldr	r3, [r3, #0]
      {
        memcpy((char *)asc, (char *)ascptr, 4);
 8012820:	60fb      	str	r3, [r7, #12]
        for (i=0;i<4;i++)
 8012822:	2300      	movs	r3, #0
 8012824:	61fb      	str	r3, [r7, #28]
 8012826:	e01d      	b.n	8012864 <cliMemoryDump+0xec>
        {
          if (asc[i] > 0x1f && asc[i] < 0x7f)
 8012828:	f107 020c 	add.w	r2, r7, #12
 801282c:	69fb      	ldr	r3, [r7, #28]
 801282e:	4413      	add	r3, r2
 8012830:	781b      	ldrb	r3, [r3, #0]
 8012832:	2b1f      	cmp	r3, #31
 8012834:	d910      	bls.n	8012858 <cliMemoryDump+0xe0>
 8012836:	f107 020c 	add.w	r2, r7, #12
 801283a:	69fb      	ldr	r3, [r7, #28]
 801283c:	4413      	add	r3, r2
 801283e:	781b      	ldrb	r3, [r3, #0]
 8012840:	2b7e      	cmp	r3, #126	; 0x7e
 8012842:	d809      	bhi.n	8012858 <cliMemoryDump+0xe0>
          {
            cliPrintf("%c", asc[i]);
 8012844:	f107 020c 	add.w	r2, r7, #12
 8012848:	69fb      	ldr	r3, [r7, #28]
 801284a:	4413      	add	r3, r2
 801284c:	781b      	ldrb	r3, [r3, #0]
 801284e:	4619      	mov	r1, r3
 8012850:	4817      	ldr	r0, [pc, #92]	; (80128b0 <cliMemoryDump+0x138>)
 8012852:	f7ff fdff 	bl	8012454 <cliPrintf>
 8012856:	e002      	b.n	801285e <cliMemoryDump+0xe6>
          }
          else
          {
            cliPrintf(".");
 8012858:	4816      	ldr	r0, [pc, #88]	; (80128b4 <cliMemoryDump+0x13c>)
 801285a:	f7ff fdfb 	bl	8012454 <cliPrintf>
        for (i=0;i<4;i++)
 801285e:	69fb      	ldr	r3, [r7, #28]
 8012860:	3301      	adds	r3, #1
 8012862:	61fb      	str	r3, [r7, #28]
 8012864:	69fb      	ldr	r3, [r7, #28]
 8012866:	2b03      	cmp	r3, #3
 8012868:	ddde      	ble.n	8012828 <cliMemoryDump+0xb0>
          }
        }
        ascptr+=1;
 801286a:	69bb      	ldr	r3, [r7, #24]
 801286c:	3304      	adds	r3, #4
 801286e:	61bb      	str	r3, [r7, #24]
      for (idx1= 0; idx1< 4; idx1++)
 8012870:	6a3b      	ldr	r3, [r7, #32]
 8012872:	3301      	adds	r3, #1
 8012874:	623b      	str	r3, [r7, #32]
 8012876:	6a3b      	ldr	r3, [r7, #32]
 8012878:	2b03      	cmp	r3, #3
 801287a:	ddcf      	ble.n	801281c <cliMemoryDump+0xa4>
      }
      cliPrintf("|\n   ");
 801287c:	480e      	ldr	r0, [pc, #56]	; (80128b8 <cliMemoryDump+0x140>)
 801287e:	f7ff fde9 	bl	8012454 <cliPrintf>
    }
    addr++;
 8012882:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012884:	3304      	adds	r3, #4
 8012886:	627b      	str	r3, [r7, #36]	; 0x24
  for (idx = 0; idx<size; idx++)
 8012888:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801288a:	3301      	adds	r3, #1
 801288c:	62fb      	str	r3, [r7, #44]	; 0x2c
 801288e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8012890:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012892:	429a      	cmp	r2, r3
 8012894:	dba2      	blt.n	80127dc <cliMemoryDump+0x64>
  }
}
 8012896:	3730      	adds	r7, #48	; 0x30
 8012898:	46bd      	mov	sp, r7
 801289a:	bd80      	pop	{r7, pc}
 801289c:	0802890c 	.word	0x0802890c
 80128a0:	08028920 	.word	0x08028920
 80128a4:	08028928 	.word	0x08028928
 80128a8:	08028934 	.word	0x08028934
 80128ac:	0802893c 	.word	0x0802893c
 80128b0:	08028940 	.word	0x08028940
 80128b4:	08028944 	.word	0x08028944
 80128b8:	08028948 	.word	0x08028948

080128bc <Ds18b20_Init>:
	osThreadDef(myTask_Ds18b20, Task_Ds18b20, Priority, 0, 128);
  Ds18b20Handle = osThreadCreate(osThread(myTask_Ds18b20), NULL);
}
#else
bool	Ds18b20_Init(void)
{
 80128bc:	b580      	push	{r7, lr}
 80128be:	b082      	sub	sp, #8
 80128c0:	af00      	add	r7, sp, #0
	uint8_t	Ds18b20TryToFind=5;
 80128c2:	2305      	movs	r3, #5
 80128c4:	71fb      	strb	r3, [r7, #7]
	do
	{
		OneWire_Init(&OneWire, HW_DS18B20_GPIOX , HW_DS18B20_PINX);
 80128c6:	2201      	movs	r2, #1
 80128c8:	4939      	ldr	r1, [pc, #228]	; (80129b0 <Ds18b20_Init+0xf4>)
 80128ca:	483a      	ldr	r0, [pc, #232]	; (80129b4 <Ds18b20_Init+0xf8>)
 80128cc:	f002 fc07 	bl	80150de <OneWire_Init>
		TempSensorCount = 0;
 80128d0:	4b39      	ldr	r3, [pc, #228]	; (80129b8 <Ds18b20_Init+0xfc>)
 80128d2:	2200      	movs	r2, #0
 80128d4:	701a      	strb	r2, [r3, #0]
		while(HAL_GetTick() < 3000)
 80128d6:	e002      	b.n	80128de <Ds18b20_Init+0x22>
			HAL_Delay(100);
 80128d8:	2064      	movs	r0, #100	; 0x64
 80128da:	f009 ffbf 	bl	801c85c <HAL_Delay>
		while(HAL_GetTick() < 3000)
 80128de:	f009 ffb1 	bl	801c844 <HAL_GetTick>
 80128e2:	4603      	mov	r3, r0
 80128e4:	f640 32b7 	movw	r2, #2999	; 0xbb7
 80128e8:	4293      	cmp	r3, r2
 80128ea:	d9f5      	bls.n	80128d8 <Ds18b20_Init+0x1c>
		OneWireDevices = OneWire_First(&OneWire);
 80128ec:	4831      	ldr	r0, [pc, #196]	; (80129b4 <Ds18b20_Init+0xf8>)
 80128ee:	f002 fce4 	bl	80152ba <OneWire_First>
 80128f2:	4603      	mov	r3, r0
 80128f4:	461a      	mov	r2, r3
 80128f6:	4b31      	ldr	r3, [pc, #196]	; (80129bc <Ds18b20_Init+0x100>)
 80128f8:	701a      	strb	r2, [r3, #0]
		while (OneWireDevices)
 80128fa:	e019      	b.n	8012930 <Ds18b20_Init+0x74>
		{
			HAL_Delay(100);
 80128fc:	2064      	movs	r0, #100	; 0x64
 80128fe:	f009 ffad 	bl	801c85c <HAL_Delay>
			TempSensorCount++;
 8012902:	4b2d      	ldr	r3, [pc, #180]	; (80129b8 <Ds18b20_Init+0xfc>)
 8012904:	781b      	ldrb	r3, [r3, #0]
 8012906:	3301      	adds	r3, #1
 8012908:	b2da      	uxtb	r2, r3
 801290a:	4b2b      	ldr	r3, [pc, #172]	; (80129b8 <Ds18b20_Init+0xfc>)
 801290c:	701a      	strb	r2, [r3, #0]
			OneWire_GetFullROM(&OneWire, ds18b20[TempSensorCount-1].Address);
 801290e:	4b2a      	ldr	r3, [pc, #168]	; (80129b8 <Ds18b20_Init+0xfc>)
 8012910:	781b      	ldrb	r3, [r3, #0]
 8012912:	3b01      	subs	r3, #1
 8012914:	011b      	lsls	r3, r3, #4
 8012916:	4a2a      	ldr	r2, [pc, #168]	; (80129c0 <Ds18b20_Init+0x104>)
 8012918:	4413      	add	r3, r2
 801291a:	4619      	mov	r1, r3
 801291c:	4825      	ldr	r0, [pc, #148]	; (80129b4 <Ds18b20_Init+0xf8>)
 801291e:	f002 fde1 	bl	80154e4 <OneWire_GetFullROM>
			OneWireDevices = OneWire_Next(&OneWire);
 8012922:	4824      	ldr	r0, [pc, #144]	; (80129b4 <Ds18b20_Init+0xf8>)
 8012924:	f002 fcd9 	bl	80152da <OneWire_Next>
 8012928:	4603      	mov	r3, r0
 801292a:	461a      	mov	r2, r3
 801292c:	4b23      	ldr	r3, [pc, #140]	; (80129bc <Ds18b20_Init+0x100>)
 801292e:	701a      	strb	r2, [r3, #0]
		while (OneWireDevices)
 8012930:	4b22      	ldr	r3, [pc, #136]	; (80129bc <Ds18b20_Init+0x100>)
 8012932:	781b      	ldrb	r3, [r3, #0]
 8012934:	2b00      	cmp	r3, #0
 8012936:	d1e1      	bne.n	80128fc <Ds18b20_Init+0x40>
		}
		if(TempSensorCount>0)
 8012938:	4b1f      	ldr	r3, [pc, #124]	; (80129b8 <Ds18b20_Init+0xfc>)
 801293a:	781b      	ldrb	r3, [r3, #0]
 801293c:	2b00      	cmp	r3, #0
 801293e:	d106      	bne.n	801294e <Ds18b20_Init+0x92>
			break;
		Ds18b20TryToFind--;
 8012940:	79fb      	ldrb	r3, [r7, #7]
 8012942:	3b01      	subs	r3, #1
 8012944:	71fb      	strb	r3, [r7, #7]
	}while(Ds18b20TryToFind>0);
 8012946:	79fb      	ldrb	r3, [r7, #7]
 8012948:	2b00      	cmp	r3, #0
 801294a:	d1bc      	bne.n	80128c6 <Ds18b20_Init+0xa>
 801294c:	e000      	b.n	8012950 <Ds18b20_Init+0x94>
			break;
 801294e:	bf00      	nop
	if(Ds18b20TryToFind==0)
 8012950:	79fb      	ldrb	r3, [r7, #7]
 8012952:	2b00      	cmp	r3, #0
 8012954:	d101      	bne.n	801295a <Ds18b20_Init+0x9e>
		return false;
 8012956:	2300      	movs	r3, #0
 8012958:	e026      	b.n	80129a8 <Ds18b20_Init+0xec>
	for (uint8_t i = 0; i < TempSensorCount; i++)
 801295a:	2300      	movs	r3, #0
 801295c:	71bb      	strb	r3, [r7, #6]
 801295e:	e019      	b.n	8012994 <Ds18b20_Init+0xd8>
	{
		HAL_Delay(50);
 8012960:	2032      	movs	r0, #50	; 0x32
 8012962:	f009 ff7b 	bl	801c85c <HAL_Delay>
		DS18B20_SetResolution(&OneWire, ds18b20[i].Address, DS18B20_Resolution_12bits);
 8012966:	79bb      	ldrb	r3, [r7, #6]
 8012968:	011b      	lsls	r3, r3, #4
 801296a:	4a15      	ldr	r2, [pc, #84]	; (80129c0 <Ds18b20_Init+0x104>)
 801296c:	4413      	add	r3, r2
 801296e:	220c      	movs	r2, #12
 8012970:	4619      	mov	r1, r3
 8012972:	4810      	ldr	r0, [pc, #64]	; (80129b4 <Ds18b20_Init+0xf8>)
 8012974:	f000 f9cc 	bl	8012d10 <DS18B20_SetResolution>
		HAL_Delay(50);
 8012978:	2032      	movs	r0, #50	; 0x32
 801297a:	f009 ff6f 	bl	801c85c <HAL_Delay>
		DS18B20_DisableAlarmTemperature(&OneWire,  ds18b20[i].Address);
 801297e:	79bb      	ldrb	r3, [r7, #6]
 8012980:	011b      	lsls	r3, r3, #4
 8012982:	4a0f      	ldr	r2, [pc, #60]	; (80129c0 <Ds18b20_Init+0x104>)
 8012984:	4413      	add	r3, r2
 8012986:	4619      	mov	r1, r3
 8012988:	480a      	ldr	r0, [pc, #40]	; (80129b4 <Ds18b20_Init+0xf8>)
 801298a:	f000 fa5a 	bl	8012e42 <DS18B20_DisableAlarmTemperature>
	for (uint8_t i = 0; i < TempSensorCount; i++)
 801298e:	79bb      	ldrb	r3, [r7, #6]
 8012990:	3301      	adds	r3, #1
 8012992:	71bb      	strb	r3, [r7, #6]
 8012994:	4b08      	ldr	r3, [pc, #32]	; (80129b8 <Ds18b20_Init+0xfc>)
 8012996:	781b      	ldrb	r3, [r3, #0]
 8012998:	79ba      	ldrb	r2, [r7, #6]
 801299a:	429a      	cmp	r2, r3
 801299c:	d3e0      	bcc.n	8012960 <Ds18b20_Init+0xa4>
	}

	#ifdef _USE_HW_CLI
	cliAdd("DS18B20", cliDS18B20);
 801299e:	4909      	ldr	r1, [pc, #36]	; (80129c4 <Ds18b20_Init+0x108>)
 80129a0:	4809      	ldr	r0, [pc, #36]	; (80129c8 <Ds18b20_Init+0x10c>)
 80129a2:	f7ff fe67 	bl	8012674 <cliAdd>
	#endif

	return true;
 80129a6:	2301      	movs	r3, #1
}
 80129a8:	4618      	mov	r0, r3
 80129aa:	3708      	adds	r7, #8
 80129ac:	46bd      	mov	sp, r7
 80129ae:	bd80      	pop	{r7, pc}
 80129b0:	40020400 	.word	0x40020400
 80129b4:	20000778 	.word	0x20000778
 80129b8:	2000078d 	.word	0x2000078d
 80129bc:	2000078c 	.word	0x2000078c
 80129c0:	20000768 	.word	0x20000768
 80129c4:	08012f11 	.word	0x08012f11
 80129c8:	08028958 	.word	0x08028958

080129cc <Ds18b20_ManualConvert>:
#endif
//###########################################################################################
bool Ds18b20_ManualConvert(void)
{
 80129cc:	b590      	push	{r4, r7, lr}
 80129ce:	b083      	sub	sp, #12
 80129d0:	af00      	add	r7, sp, #0
	if(Ds18b20Timeout==0)
		return false;
	else
		return true;
	#else
	  switch(state)
 80129d2:	4b3f      	ldr	r3, [pc, #252]	; (8012ad0 <Ds18b20_ManualConvert+0x104>)
 80129d4:	781b      	ldrb	r3, [r3, #0]
 80129d6:	2b00      	cmp	r3, #0
 80129d8:	d002      	beq.n	80129e0 <Ds18b20_ManualConvert+0x14>
 80129da:	2b01      	cmp	r3, #1
 80129dc:	d013      	beq.n	8012a06 <Ds18b20_ManualConvert+0x3a>
 80129de:	e072      	b.n	8012ac6 <Ds18b20_ManualConvert+0xfa>
	  {
	  	  case 0:
	  		  Ds18b20Timeout = HW_DS18B20_CONVERT_TIMEOUT_MS/10;
 80129e0:	4b3c      	ldr	r3, [pc, #240]	; (8012ad4 <Ds18b20_ManualConvert+0x108>)
 80129e2:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 80129e6:	801a      	strh	r2, [r3, #0]
	  		  DS18B20_StartAll(&OneWire);
 80129e8:	483b      	ldr	r0, [pc, #236]	; (8012ad8 <Ds18b20_ManualConvert+0x10c>)
 80129ea:	f000 f87d 	bl	8012ae8 <DS18B20_StartAll>
	  		  pre_time = millis();
 80129ee:	f7ff f840 	bl	8011a72 <millis>
 80129f2:	4603      	mov	r3, r0
 80129f4:	4a39      	ldr	r2, [pc, #228]	; (8012adc <Ds18b20_ManualConvert+0x110>)
 80129f6:	6013      	str	r3, [r2, #0]
	  		  state++;
 80129f8:	4b35      	ldr	r3, [pc, #212]	; (8012ad0 <Ds18b20_ManualConvert+0x104>)
 80129fa:	781b      	ldrb	r3, [r3, #0]
 80129fc:	3301      	adds	r3, #1
 80129fe:	b2da      	uxtb	r2, r3
 8012a00:	4b33      	ldr	r3, [pc, #204]	; (8012ad0 <Ds18b20_ManualConvert+0x104>)
 8012a02:	701a      	strb	r2, [r3, #0]
	  		  break;
 8012a04:	e05f      	b.n	8012ac6 <Ds18b20_ManualConvert+0xfa>

	  	  case 1:
	  		  if(millis() - pre_time >= 10)
 8012a06:	f7ff f834 	bl	8011a72 <millis>
 8012a0a:	4602      	mov	r2, r0
 8012a0c:	4b33      	ldr	r3, [pc, #204]	; (8012adc <Ds18b20_ManualConvert+0x110>)
 8012a0e:	681b      	ldr	r3, [r3, #0]
 8012a10:	1ad3      	subs	r3, r2, r3
 8012a12:	2b09      	cmp	r3, #9
 8012a14:	d956      	bls.n	8012ac4 <Ds18b20_ManualConvert+0xf8>
	  		  {
	  			  if(!DS18B20_AllDone(&OneWire))
 8012a16:	4830      	ldr	r0, [pc, #192]	; (8012ad8 <Ds18b20_ManualConvert+0x10c>)
 8012a18:	f000 fa6e 	bl	8012ef8 <DS18B20_AllDone>
 8012a1c:	4603      	mov	r3, r0
 8012a1e:	2b00      	cmp	r3, #0
 8012a20:	d112      	bne.n	8012a48 <Ds18b20_ManualConvert+0x7c>
				  {
	  		  		pre_time = millis();
 8012a22:	f7ff f826 	bl	8011a72 <millis>
 8012a26:	4603      	mov	r3, r0
 8012a28:	4a2c      	ldr	r2, [pc, #176]	; (8012adc <Ds18b20_ManualConvert+0x110>)
 8012a2a:	6013      	str	r3, [r2, #0]
					Ds18b20Timeout-=1;
 8012a2c:	4b29      	ldr	r3, [pc, #164]	; (8012ad4 <Ds18b20_ManualConvert+0x108>)
 8012a2e:	881b      	ldrh	r3, [r3, #0]
 8012a30:	3b01      	subs	r3, #1
 8012a32:	b29a      	uxth	r2, r3
 8012a34:	4b27      	ldr	r3, [pc, #156]	; (8012ad4 <Ds18b20_ManualConvert+0x108>)
 8012a36:	801a      	strh	r2, [r3, #0]
					if(Ds18b20Timeout==0)
 8012a38:	4b26      	ldr	r3, [pc, #152]	; (8012ad4 <Ds18b20_ManualConvert+0x108>)
 8012a3a:	881b      	ldrh	r3, [r3, #0]
 8012a3c:	2b00      	cmp	r3, #0
 8012a3e:	d141      	bne.n	8012ac4 <Ds18b20_ManualConvert+0xf8>
					{
						state = 0;
 8012a40:	4b23      	ldr	r3, [pc, #140]	; (8012ad0 <Ds18b20_ManualConvert+0x104>)
 8012a42:	2200      	movs	r2, #0
 8012a44:	701a      	strb	r2, [r3, #0]
						break;
 8012a46:	e03e      	b.n	8012ac6 <Ds18b20_ManualConvert+0xfa>
					}
				  }
	  			  else
	  			  {
	  				  if(Ds18b20Timeout>0)
 8012a48:	4b22      	ldr	r3, [pc, #136]	; (8012ad4 <Ds18b20_ManualConvert+0x108>)
 8012a4a:	881b      	ldrh	r3, [r3, #0]
 8012a4c:	2b00      	cmp	r3, #0
 8012a4e:	d024      	beq.n	8012a9a <Ds18b20_ManualConvert+0xce>
	  				  {
	  					for (uint8_t i = 0; i < TempSensorCount; i++)
 8012a50:	2300      	movs	r3, #0
 8012a52:	71fb      	strb	r3, [r7, #7]
 8012a54:	e01b      	b.n	8012a8e <Ds18b20_ManualConvert+0xc2>
	  					{
	  						ds18b20[i].DataIsValid = DS18B20_Read(&OneWire, ds18b20[i].Address, &ds18b20[i].Temperature);
 8012a56:	79fb      	ldrb	r3, [r7, #7]
 8012a58:	011b      	lsls	r3, r3, #4
 8012a5a:	4a21      	ldr	r2, [pc, #132]	; (8012ae0 <Ds18b20_ManualConvert+0x114>)
 8012a5c:	1899      	adds	r1, r3, r2
 8012a5e:	79fb      	ldrb	r3, [r7, #7]
 8012a60:	011b      	lsls	r3, r3, #4
 8012a62:	3308      	adds	r3, #8
 8012a64:	4a1e      	ldr	r2, [pc, #120]	; (8012ae0 <Ds18b20_ManualConvert+0x114>)
 8012a66:	4413      	add	r3, r2
 8012a68:	79fc      	ldrb	r4, [r7, #7]
 8012a6a:	461a      	mov	r2, r3
 8012a6c:	481a      	ldr	r0, [pc, #104]	; (8012ad8 <Ds18b20_ManualConvert+0x10c>)
 8012a6e:	f000 f84f 	bl	8012b10 <DS18B20_Read>
 8012a72:	4603      	mov	r3, r0
 8012a74:	4619      	mov	r1, r3
 8012a76:	4a1a      	ldr	r2, [pc, #104]	; (8012ae0 <Ds18b20_ManualConvert+0x114>)
 8012a78:	0123      	lsls	r3, r4, #4
 8012a7a:	4413      	add	r3, r2
 8012a7c:	330c      	adds	r3, #12
 8012a7e:	460a      	mov	r2, r1
 8012a80:	701a      	strb	r2, [r3, #0]
	  						state = 0;
 8012a82:	4b13      	ldr	r3, [pc, #76]	; (8012ad0 <Ds18b20_ManualConvert+0x104>)
 8012a84:	2200      	movs	r2, #0
 8012a86:	701a      	strb	r2, [r3, #0]
	  					for (uint8_t i = 0; i < TempSensorCount; i++)
 8012a88:	79fb      	ldrb	r3, [r7, #7]
 8012a8a:	3301      	adds	r3, #1
 8012a8c:	71fb      	strb	r3, [r7, #7]
 8012a8e:	4b15      	ldr	r3, [pc, #84]	; (8012ae4 <Ds18b20_ManualConvert+0x118>)
 8012a90:	781b      	ldrb	r3, [r3, #0]
 8012a92:	79fa      	ldrb	r2, [r7, #7]
 8012a94:	429a      	cmp	r2, r3
 8012a96:	d3de      	bcc.n	8012a56 <Ds18b20_ManualConvert+0x8a>
	  						state = 0;
	  					}
	  				  }
	  			  }
	  		  }
			  break;
 8012a98:	e014      	b.n	8012ac4 <Ds18b20_ManualConvert+0xf8>
	  					for (uint8_t i = 0; i < TempSensorCount; i++)
 8012a9a:	2300      	movs	r3, #0
 8012a9c:	71bb      	strb	r3, [r7, #6]
 8012a9e:	e00c      	b.n	8012aba <Ds18b20_ManualConvert+0xee>
	  						ds18b20[i].DataIsValid = false;
 8012aa0:	79bb      	ldrb	r3, [r7, #6]
 8012aa2:	4a0f      	ldr	r2, [pc, #60]	; (8012ae0 <Ds18b20_ManualConvert+0x114>)
 8012aa4:	011b      	lsls	r3, r3, #4
 8012aa6:	4413      	add	r3, r2
 8012aa8:	330c      	adds	r3, #12
 8012aaa:	2200      	movs	r2, #0
 8012aac:	701a      	strb	r2, [r3, #0]
	  						state = 0;
 8012aae:	4b08      	ldr	r3, [pc, #32]	; (8012ad0 <Ds18b20_ManualConvert+0x104>)
 8012ab0:	2200      	movs	r2, #0
 8012ab2:	701a      	strb	r2, [r3, #0]
	  					for (uint8_t i = 0; i < TempSensorCount; i++)
 8012ab4:	79bb      	ldrb	r3, [r7, #6]
 8012ab6:	3301      	adds	r3, #1
 8012ab8:	71bb      	strb	r3, [r7, #6]
 8012aba:	4b0a      	ldr	r3, [pc, #40]	; (8012ae4 <Ds18b20_ManualConvert+0x118>)
 8012abc:	781b      	ldrb	r3, [r3, #0]
 8012abe:	79ba      	ldrb	r2, [r7, #6]
 8012ac0:	429a      	cmp	r2, r3
 8012ac2:	d3ed      	bcc.n	8012aa0 <Ds18b20_ManualConvert+0xd4>
			  break;
 8012ac4:	bf00      	nop
	  }
	#endif
	  return true;
 8012ac6:	2301      	movs	r3, #1
}
 8012ac8:	4618      	mov	r0, r3
 8012aca:	370c      	adds	r7, #12
 8012acc:	46bd      	mov	sp, r7
 8012ace:	bd90      	pop	{r4, r7, pc}
 8012ad0:	20000790 	.word	0x20000790
 8012ad4:	2000078e 	.word	0x2000078e
 8012ad8:	20000778 	.word	0x20000778
 8012adc:	20000794 	.word	0x20000794
 8012ae0:	20000768 	.word	0x20000768
 8012ae4:	2000078d 	.word	0x2000078d

08012ae8 <DS18B20_StartAll>:

	return 1;
}

void DS18B20_StartAll(OneWire_t* OneWire)
{
 8012ae8:	b580      	push	{r7, lr}
 8012aea:	b082      	sub	sp, #8
 8012aec:	af00      	add	r7, sp, #0
 8012aee:	6078      	str	r0, [r7, #4]
	/* Reset pulse */
	OneWire_Reset(OneWire);
 8012af0:	6878      	ldr	r0, [r7, #4]
 8012af2:	f002 fb1d 	bl	8015130 <OneWire_Reset>
	/* Skip rom */
	OneWire_WriteByte(OneWire, ONEWIRE_CMD_SKIPROM);
 8012af6:	21cc      	movs	r1, #204	; 0xcc
 8012af8:	6878      	ldr	r0, [r7, #4]
 8012afa:	f002 fb9f 	bl	801523c <OneWire_WriteByte>
	/* Start conversion on all connected devices */
	OneWire_WriteByte(OneWire, DS18B20_CMD_CONVERTTEMP);
 8012afe:	2144      	movs	r1, #68	; 0x44
 8012b00:	6878      	ldr	r0, [r7, #4]
 8012b02:	f002 fb9b 	bl	801523c <OneWire_WriteByte>
}
 8012b06:	bf00      	nop
 8012b08:	3708      	adds	r7, #8
 8012b0a:	46bd      	mov	sp, r7
 8012b0c:	bd80      	pop	{r7, pc}
	...

08012b10 <DS18B20_Read>:

bool DS18B20_Read(OneWire_t* OneWire, uint8_t *ROM, float *destination)
{
 8012b10:	b590      	push	{r4, r7, lr}
 8012b12:	b08b      	sub	sp, #44	; 0x2c
 8012b14:	af00      	add	r7, sp, #0
 8012b16:	60f8      	str	r0, [r7, #12]
 8012b18:	60b9      	str	r1, [r7, #8]
 8012b1a:	607a      	str	r2, [r7, #4]
	uint16_t temperature;
	uint8_t resolution;
	int8_t digit, minus = 0;
 8012b1c:	2300      	movs	r3, #0
 8012b1e:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
	float decimal;
	uint8_t i = 0;
 8012b22:	2300      	movs	r3, #0
 8012b24:	77fb      	strb	r3, [r7, #31]
	uint8_t data[9];
	uint8_t crc;

	/* Check if device is DS18B20 */
	if (!DS18B20_Is(ROM)) {
 8012b26:	68b8      	ldr	r0, [r7, #8]
 8012b28:	f000 f97a 	bl	8012e20 <DS18B20_Is>
 8012b2c:	4603      	mov	r3, r0
 8012b2e:	2b00      	cmp	r3, #0
 8012b30:	d101      	bne.n	8012b36 <DS18B20_Read+0x26>
		return false;
 8012b32:	2300      	movs	r3, #0
 8012b34:	e0e1      	b.n	8012cfa <DS18B20_Read+0x1ea>
	}

	/* Check if line is released, if it is, then conversion is complete */
	if (!OneWire_ReadBit(OneWire))
 8012b36:	68f8      	ldr	r0, [r7, #12]
 8012b38:	f002 fb56 	bl	80151e8 <OneWire_ReadBit>
 8012b3c:	4603      	mov	r3, r0
 8012b3e:	2b00      	cmp	r3, #0
 8012b40:	d101      	bne.n	8012b46 <DS18B20_Read+0x36>
	{
		/* Conversion is not finished yet */
		return false;
 8012b42:	2300      	movs	r3, #0
 8012b44:	e0d9      	b.n	8012cfa <DS18B20_Read+0x1ea>
	}

	/* Reset line */
	OneWire_Reset(OneWire);
 8012b46:	68f8      	ldr	r0, [r7, #12]
 8012b48:	f002 faf2 	bl	8015130 <OneWire_Reset>
	/* Select ROM number */
	OneWire_SelectWithPointer(OneWire, ROM);
 8012b4c:	68b9      	ldr	r1, [r7, #8]
 8012b4e:	68f8      	ldr	r0, [r7, #12]
 8012b50:	f002 fca9 	bl	80154a6 <OneWire_SelectWithPointer>
	/* Read scratchpad command by onewire protocol */
	OneWire_WriteByte(OneWire, ONEWIRE_CMD_RSCRATCHPAD);
 8012b54:	21be      	movs	r1, #190	; 0xbe
 8012b56:	68f8      	ldr	r0, [r7, #12]
 8012b58:	f002 fb70 	bl	801523c <OneWire_WriteByte>

	/* Get data */
	for (i = 0; i < 9; i++)
 8012b5c:	2300      	movs	r3, #0
 8012b5e:	77fb      	strb	r3, [r7, #31]
 8012b60:	e00d      	b.n	8012b7e <DS18B20_Read+0x6e>
	{
		/* Read byte by byte */
		data[i] = OneWire_ReadByte(OneWire);
 8012b62:	7ffc      	ldrb	r4, [r7, #31]
 8012b64:	68f8      	ldr	r0, [r7, #12]
 8012b66:	f002 fb87 	bl	8015278 <OneWire_ReadByte>
 8012b6a:	4603      	mov	r3, r0
 8012b6c:	461a      	mov	r2, r3
 8012b6e:	f104 0328 	add.w	r3, r4, #40	; 0x28
 8012b72:	443b      	add	r3, r7
 8012b74:	f803 2c14 	strb.w	r2, [r3, #-20]
	for (i = 0; i < 9; i++)
 8012b78:	7ffb      	ldrb	r3, [r7, #31]
 8012b7a:	3301      	adds	r3, #1
 8012b7c:	77fb      	strb	r3, [r7, #31]
 8012b7e:	7ffb      	ldrb	r3, [r7, #31]
 8012b80:	2b08      	cmp	r3, #8
 8012b82:	d9ee      	bls.n	8012b62 <DS18B20_Read+0x52>
	}

	/* Calculate CRC */
	crc = OneWire_CRC8(data, 8);
 8012b84:	f107 0314 	add.w	r3, r7, #20
 8012b88:	2108      	movs	r1, #8
 8012b8a:	4618      	mov	r0, r3
 8012b8c:	f002 fcc7 	bl	801551e <OneWire_CRC8>
 8012b90:	4603      	mov	r3, r0
 8012b92:	77bb      	strb	r3, [r7, #30]

	/* Check if CRC is ok */
	if (crc != data[8])
 8012b94:	7f3b      	ldrb	r3, [r7, #28]
 8012b96:	7fba      	ldrb	r2, [r7, #30]
 8012b98:	429a      	cmp	r2, r3
 8012b9a:	d001      	beq.n	8012ba0 <DS18B20_Read+0x90>
		/* CRC invalid */
		return 0;
 8012b9c:	2300      	movs	r3, #0
 8012b9e:	e0ac      	b.n	8012cfa <DS18B20_Read+0x1ea>


	/* First two bytes of scratchpad are temperature values */
	temperature = data[0] | (data[1] << 8);
 8012ba0:	7d3b      	ldrb	r3, [r7, #20]
 8012ba2:	b21a      	sxth	r2, r3
 8012ba4:	7d7b      	ldrb	r3, [r7, #21]
 8012ba6:	021b      	lsls	r3, r3, #8
 8012ba8:	b21b      	sxth	r3, r3
 8012baa:	4313      	orrs	r3, r2
 8012bac:	b21b      	sxth	r3, r3
 8012bae:	84fb      	strh	r3, [r7, #38]	; 0x26

	/* Reset line */
	OneWire_Reset(OneWire);
 8012bb0:	68f8      	ldr	r0, [r7, #12]
 8012bb2:	f002 fabd 	bl	8015130 <OneWire_Reset>

	/* Check if temperature is negative */
	if (temperature & 0x8000)
 8012bb6:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	; 0x26
 8012bba:	2b00      	cmp	r3, #0
 8012bbc:	da05      	bge.n	8012bca <DS18B20_Read+0xba>
	{
		/* Two's complement, temperature is negative */
		temperature = ~temperature + 1;
 8012bbe:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8012bc0:	425b      	negs	r3, r3
 8012bc2:	84fb      	strh	r3, [r7, #38]	; 0x26
		minus = 1;
 8012bc4:	2301      	movs	r3, #1
 8012bc6:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
	}


	/* Get sensor resolution */
	resolution = ((data[4] & 0x60) >> 5) + 9;
 8012bca:	7e3b      	ldrb	r3, [r7, #24]
 8012bcc:	115b      	asrs	r3, r3, #5
 8012bce:	b2db      	uxtb	r3, r3
 8012bd0:	f003 0303 	and.w	r3, r3, #3
 8012bd4:	b2db      	uxtb	r3, r3
 8012bd6:	3309      	adds	r3, #9
 8012bd8:	777b      	strb	r3, [r7, #29]


	/* Store temperature integer digits and decimal digits */
	digit = temperature >> 4;
 8012bda:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8012bdc:	091b      	lsrs	r3, r3, #4
 8012bde:	b29b      	uxth	r3, r3
 8012be0:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
	digit |= ((temperature >> 8) & 0x7) << 4;
 8012be4:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8012be6:	0a1b      	lsrs	r3, r3, #8
 8012be8:	b29b      	uxth	r3, r3
 8012bea:	011b      	lsls	r3, r3, #4
 8012bec:	b25b      	sxtb	r3, r3
 8012bee:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8012bf2:	b25a      	sxtb	r2, r3
 8012bf4:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 8012bf8:	4313      	orrs	r3, r2
 8012bfa:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25

	/* Store decimal digits */
	switch (resolution)
 8012bfe:	7f7b      	ldrb	r3, [r7, #29]
 8012c00:	3b09      	subs	r3, #9
 8012c02:	2b03      	cmp	r3, #3
 8012c04:	d858      	bhi.n	8012cb8 <DS18B20_Read+0x1a8>
 8012c06:	a201      	add	r2, pc, #4	; (adr r2, 8012c0c <DS18B20_Read+0xfc>)
 8012c08:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012c0c:	08012c1d 	.word	0x08012c1d
 8012c10:	08012c45 	.word	0x08012c45
 8012c14:	08012c6d 	.word	0x08012c6d
 8012c18:	08012c95 	.word	0x08012c95
	{
		case 9:
			decimal = (temperature >> 3) & 0x01;
 8012c1c:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8012c1e:	08db      	lsrs	r3, r3, #3
 8012c20:	b29b      	uxth	r3, r3
 8012c22:	f003 0301 	and.w	r3, r3, #1
 8012c26:	ee07 3a90 	vmov	s15, r3
 8012c2a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8012c2e:	edc7 7a08 	vstr	s15, [r7, #32]
			decimal *= (float)DS18B20_DECIMAL_STEPS_9BIT;
 8012c32:	edd7 7a08 	vldr	s15, [r7, #32]
 8012c36:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8012c3a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8012c3e:	edc7 7a08 	vstr	s15, [r7, #32]
		break;
 8012c42:	e03e      	b.n	8012cc2 <DS18B20_Read+0x1b2>
		case 10:
			decimal = (temperature >> 2) & 0x03;
 8012c44:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8012c46:	089b      	lsrs	r3, r3, #2
 8012c48:	b29b      	uxth	r3, r3
 8012c4a:	f003 0303 	and.w	r3, r3, #3
 8012c4e:	ee07 3a90 	vmov	s15, r3
 8012c52:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8012c56:	edc7 7a08 	vstr	s15, [r7, #32]
			decimal *= (float)DS18B20_DECIMAL_STEPS_10BIT;
 8012c5a:	edd7 7a08 	vldr	s15, [r7, #32]
 8012c5e:	eeb5 7a00 	vmov.f32	s14, #80	; 0x3e800000  0.250
 8012c62:	ee67 7a87 	vmul.f32	s15, s15, s14
 8012c66:	edc7 7a08 	vstr	s15, [r7, #32]
		 break;
 8012c6a:	e02a      	b.n	8012cc2 <DS18B20_Read+0x1b2>
		case 11:
			decimal = (temperature >> 1) & 0x07;
 8012c6c:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8012c6e:	085b      	lsrs	r3, r3, #1
 8012c70:	b29b      	uxth	r3, r3
 8012c72:	f003 0307 	and.w	r3, r3, #7
 8012c76:	ee07 3a90 	vmov	s15, r3
 8012c7a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8012c7e:	edc7 7a08 	vstr	s15, [r7, #32]
			decimal *= (float)DS18B20_DECIMAL_STEPS_11BIT;
 8012c82:	edd7 7a08 	vldr	s15, [r7, #32]
 8012c86:	eeb4 7a00 	vmov.f32	s14, #64	; 0x3e000000  0.125
 8012c8a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8012c8e:	edc7 7a08 	vstr	s15, [r7, #32]
		break;
 8012c92:	e016      	b.n	8012cc2 <DS18B20_Read+0x1b2>
		case 12:
			decimal = temperature & 0x0F;
 8012c94:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8012c96:	f003 030f 	and.w	r3, r3, #15
 8012c9a:	ee07 3a90 	vmov	s15, r3
 8012c9e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8012ca2:	edc7 7a08 	vstr	s15, [r7, #32]
			decimal *= (float)DS18B20_DECIMAL_STEPS_12BIT;
 8012ca6:	edd7 7a08 	vldr	s15, [r7, #32]
 8012caa:	ed9f 7a16 	vldr	s14, [pc, #88]	; 8012d04 <DS18B20_Read+0x1f4>
 8012cae:	ee67 7a87 	vmul.f32	s15, s15, s14
 8012cb2:	edc7 7a08 	vstr	s15, [r7, #32]
		 break;
 8012cb6:	e004      	b.n	8012cc2 <DS18B20_Read+0x1b2>
		default:
			decimal = 0xFF;
 8012cb8:	4b13      	ldr	r3, [pc, #76]	; (8012d08 <DS18B20_Read+0x1f8>)
 8012cba:	623b      	str	r3, [r7, #32]
			digit = 0;
 8012cbc:	2300      	movs	r3, #0
 8012cbe:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
	}

	/* Check for negative part */
	decimal = digit + decimal;
 8012cc2:	f997 3025 	ldrsb.w	r3, [r7, #37]	; 0x25
 8012cc6:	ee07 3a90 	vmov	s15, r3
 8012cca:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8012cce:	ed97 7a08 	vldr	s14, [r7, #32]
 8012cd2:	ee77 7a27 	vadd.f32	s15, s14, s15
 8012cd6:	edc7 7a08 	vstr	s15, [r7, #32]
	if (minus)
 8012cda:	f997 3024 	ldrsb.w	r3, [r7, #36]	; 0x24
 8012cde:	2b00      	cmp	r3, #0
 8012ce0:	d007      	beq.n	8012cf2 <DS18B20_Read+0x1e2>
		decimal = 0 - decimal;
 8012ce2:	ed9f 7a0a 	vldr	s14, [pc, #40]	; 8012d0c <DS18B20_Read+0x1fc>
 8012ce6:	edd7 7a08 	vldr	s15, [r7, #32]
 8012cea:	ee77 7a67 	vsub.f32	s15, s14, s15
 8012cee:	edc7 7a08 	vstr	s15, [r7, #32]


	/* Set to pointer */
	*destination = decimal;
 8012cf2:	687b      	ldr	r3, [r7, #4]
 8012cf4:	6a3a      	ldr	r2, [r7, #32]
 8012cf6:	601a      	str	r2, [r3, #0]

	/* Return 1, temperature valid */
	return true;
 8012cf8:	2301      	movs	r3, #1
}
 8012cfa:	4618      	mov	r0, r3
 8012cfc:	372c      	adds	r7, #44	; 0x2c
 8012cfe:	46bd      	mov	sp, r7
 8012d00:	bd90      	pop	{r4, r7, pc}
 8012d02:	bf00      	nop
 8012d04:	3d800000 	.word	0x3d800000
 8012d08:	437f0000 	.word	0x437f0000
 8012d0c:	00000000 	.word	0x00000000

08012d10 <DS18B20_SetResolution>:
	/* Return 9 - 12 value according to number of bits */
	return ((conf & 0x60) >> 5) + 9;
}

uint8_t DS18B20_SetResolution(OneWire_t* OneWire, uint8_t *ROM, DS18B20_Resolution_t resolution)
{
 8012d10:	b580      	push	{r7, lr}
 8012d12:	b086      	sub	sp, #24
 8012d14:	af00      	add	r7, sp, #0
 8012d16:	60f8      	str	r0, [r7, #12]
 8012d18:	60b9      	str	r1, [r7, #8]
 8012d1a:	4613      	mov	r3, r2
 8012d1c:	71fb      	strb	r3, [r7, #7]
	uint8_t th, tl, conf;
	if (!DS18B20_Is(ROM))
 8012d1e:	68b8      	ldr	r0, [r7, #8]
 8012d20:	f000 f87e 	bl	8012e20 <DS18B20_Is>
 8012d24:	4603      	mov	r3, r0
 8012d26:	2b00      	cmp	r3, #0
 8012d28:	d101      	bne.n	8012d2e <DS18B20_SetResolution+0x1e>
		return 0;
 8012d2a:	2300      	movs	r3, #0
 8012d2c:	e074      	b.n	8012e18 <DS18B20_SetResolution+0x108>


	/* Reset line */
	OneWire_Reset(OneWire);
 8012d2e:	68f8      	ldr	r0, [r7, #12]
 8012d30:	f002 f9fe 	bl	8015130 <OneWire_Reset>
	/* Select ROM number */
	OneWire_SelectWithPointer(OneWire, ROM);
 8012d34:	68b9      	ldr	r1, [r7, #8]
 8012d36:	68f8      	ldr	r0, [r7, #12]
 8012d38:	f002 fbb5 	bl	80154a6 <OneWire_SelectWithPointer>
	/* Read scratchpad command by onewire protocol */
	OneWire_WriteByte(OneWire, ONEWIRE_CMD_RSCRATCHPAD);
 8012d3c:	21be      	movs	r1, #190	; 0xbe
 8012d3e:	68f8      	ldr	r0, [r7, #12]
 8012d40:	f002 fa7c 	bl	801523c <OneWire_WriteByte>

	/* Ignore first 2 bytes */
	OneWire_ReadByte(OneWire);
 8012d44:	68f8      	ldr	r0, [r7, #12]
 8012d46:	f002 fa97 	bl	8015278 <OneWire_ReadByte>
	OneWire_ReadByte(OneWire);
 8012d4a:	68f8      	ldr	r0, [r7, #12]
 8012d4c:	f002 fa94 	bl	8015278 <OneWire_ReadByte>

	th = OneWire_ReadByte(OneWire);
 8012d50:	68f8      	ldr	r0, [r7, #12]
 8012d52:	f002 fa91 	bl	8015278 <OneWire_ReadByte>
 8012d56:	4603      	mov	r3, r0
 8012d58:	75bb      	strb	r3, [r7, #22]
	tl = OneWire_ReadByte(OneWire);
 8012d5a:	68f8      	ldr	r0, [r7, #12]
 8012d5c:	f002 fa8c 	bl	8015278 <OneWire_ReadByte>
 8012d60:	4603      	mov	r3, r0
 8012d62:	757b      	strb	r3, [r7, #21]
	conf = OneWire_ReadByte(OneWire);
 8012d64:	68f8      	ldr	r0, [r7, #12]
 8012d66:	f002 fa87 	bl	8015278 <OneWire_ReadByte>
 8012d6a:	4603      	mov	r3, r0
 8012d6c:	75fb      	strb	r3, [r7, #23]

	if (resolution == DS18B20_Resolution_9bits)
 8012d6e:	79fb      	ldrb	r3, [r7, #7]
 8012d70:	2b09      	cmp	r3, #9
 8012d72:	d108      	bne.n	8012d86 <DS18B20_SetResolution+0x76>
	{
		conf &= ~(1 << DS18B20_RESOLUTION_R1);
 8012d74:	7dfb      	ldrb	r3, [r7, #23]
 8012d76:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8012d7a:	75fb      	strb	r3, [r7, #23]
		conf &= ~(1 << DS18B20_RESOLUTION_R0);
 8012d7c:	7dfb      	ldrb	r3, [r7, #23]
 8012d7e:	f023 0320 	bic.w	r3, r3, #32
 8012d82:	75fb      	strb	r3, [r7, #23]
 8012d84:	e022      	b.n	8012dcc <DS18B20_SetResolution+0xbc>
	}
	else if (resolution == DS18B20_Resolution_10bits)
 8012d86:	79fb      	ldrb	r3, [r7, #7]
 8012d88:	2b0a      	cmp	r3, #10
 8012d8a:	d108      	bne.n	8012d9e <DS18B20_SetResolution+0x8e>
	{
		conf &= ~(1 << DS18B20_RESOLUTION_R1);
 8012d8c:	7dfb      	ldrb	r3, [r7, #23]
 8012d8e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8012d92:	75fb      	strb	r3, [r7, #23]
		conf |= 1 << DS18B20_RESOLUTION_R0;
 8012d94:	7dfb      	ldrb	r3, [r7, #23]
 8012d96:	f043 0320 	orr.w	r3, r3, #32
 8012d9a:	75fb      	strb	r3, [r7, #23]
 8012d9c:	e016      	b.n	8012dcc <DS18B20_SetResolution+0xbc>
	}
	else if (resolution == DS18B20_Resolution_11bits)
 8012d9e:	79fb      	ldrb	r3, [r7, #7]
 8012da0:	2b0b      	cmp	r3, #11
 8012da2:	d108      	bne.n	8012db6 <DS18B20_SetResolution+0xa6>
	{
		conf |= 1 << DS18B20_RESOLUTION_R1;
 8012da4:	7dfb      	ldrb	r3, [r7, #23]
 8012da6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8012daa:	75fb      	strb	r3, [r7, #23]
		conf &= ~(1 << DS18B20_RESOLUTION_R0);
 8012dac:	7dfb      	ldrb	r3, [r7, #23]
 8012dae:	f023 0320 	bic.w	r3, r3, #32
 8012db2:	75fb      	strb	r3, [r7, #23]
 8012db4:	e00a      	b.n	8012dcc <DS18B20_SetResolution+0xbc>
	}
	else if (resolution == DS18B20_Resolution_12bits)
 8012db6:	79fb      	ldrb	r3, [r7, #7]
 8012db8:	2b0c      	cmp	r3, #12
 8012dba:	d107      	bne.n	8012dcc <DS18B20_SetResolution+0xbc>
	{
		conf |= 1 << DS18B20_RESOLUTION_R1;
 8012dbc:	7dfb      	ldrb	r3, [r7, #23]
 8012dbe:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8012dc2:	75fb      	strb	r3, [r7, #23]
		conf |= 1 << DS18B20_RESOLUTION_R0;
 8012dc4:	7dfb      	ldrb	r3, [r7, #23]
 8012dc6:	f043 0320 	orr.w	r3, r3, #32
 8012dca:	75fb      	strb	r3, [r7, #23]
	}

	/* Reset line */
	OneWire_Reset(OneWire);
 8012dcc:	68f8      	ldr	r0, [r7, #12]
 8012dce:	f002 f9af 	bl	8015130 <OneWire_Reset>
	/* Select ROM number */
	OneWire_SelectWithPointer(OneWire, ROM);
 8012dd2:	68b9      	ldr	r1, [r7, #8]
 8012dd4:	68f8      	ldr	r0, [r7, #12]
 8012dd6:	f002 fb66 	bl	80154a6 <OneWire_SelectWithPointer>
	/* Write scratchpad command by onewire protocol, only th, tl and conf register can be written */
	OneWire_WriteByte(OneWire, ONEWIRE_CMD_WSCRATCHPAD);
 8012dda:	214e      	movs	r1, #78	; 0x4e
 8012ddc:	68f8      	ldr	r0, [r7, #12]
 8012dde:	f002 fa2d 	bl	801523c <OneWire_WriteByte>

	/* Write bytes */
	OneWire_WriteByte(OneWire, th);
 8012de2:	7dbb      	ldrb	r3, [r7, #22]
 8012de4:	4619      	mov	r1, r3
 8012de6:	68f8      	ldr	r0, [r7, #12]
 8012de8:	f002 fa28 	bl	801523c <OneWire_WriteByte>
	OneWire_WriteByte(OneWire, tl);
 8012dec:	7d7b      	ldrb	r3, [r7, #21]
 8012dee:	4619      	mov	r1, r3
 8012df0:	68f8      	ldr	r0, [r7, #12]
 8012df2:	f002 fa23 	bl	801523c <OneWire_WriteByte>
	OneWire_WriteByte(OneWire, conf);
 8012df6:	7dfb      	ldrb	r3, [r7, #23]
 8012df8:	4619      	mov	r1, r3
 8012dfa:	68f8      	ldr	r0, [r7, #12]
 8012dfc:	f002 fa1e 	bl	801523c <OneWire_WriteByte>

	/* Reset line */
	OneWire_Reset(OneWire);
 8012e00:	68f8      	ldr	r0, [r7, #12]
 8012e02:	f002 f995 	bl	8015130 <OneWire_Reset>
	/* Select ROM number */
	OneWire_SelectWithPointer(OneWire, ROM);
 8012e06:	68b9      	ldr	r1, [r7, #8]
 8012e08:	68f8      	ldr	r0, [r7, #12]
 8012e0a:	f002 fb4c 	bl	80154a6 <OneWire_SelectWithPointer>
	/* Copy scratchpad to EEPROM of DS18B20 */
	OneWire_WriteByte(OneWire, ONEWIRE_CMD_CPYSCRATCHPAD);
 8012e0e:	2148      	movs	r1, #72	; 0x48
 8012e10:	68f8      	ldr	r0, [r7, #12]
 8012e12:	f002 fa13 	bl	801523c <OneWire_WriteByte>

	return 1;
 8012e16:	2301      	movs	r3, #1
}
 8012e18:	4618      	mov	r0, r3
 8012e1a:	3718      	adds	r7, #24
 8012e1c:	46bd      	mov	sp, r7
 8012e1e:	bd80      	pop	{r7, pc}

08012e20 <DS18B20_Is>:

uint8_t DS18B20_Is(uint8_t *ROM)
{
 8012e20:	b480      	push	{r7}
 8012e22:	b083      	sub	sp, #12
 8012e24:	af00      	add	r7, sp, #0
 8012e26:	6078      	str	r0, [r7, #4]
	/* Checks if first byte is equal to DS18B20's family code */
	if (*ROM == DS18B20_FAMILY_CODE)
 8012e28:	687b      	ldr	r3, [r7, #4]
 8012e2a:	781b      	ldrb	r3, [r3, #0]
 8012e2c:	2b28      	cmp	r3, #40	; 0x28
 8012e2e:	d101      	bne.n	8012e34 <DS18B20_Is+0x14>
		return 1;
 8012e30:	2301      	movs	r3, #1
 8012e32:	e000      	b.n	8012e36 <DS18B20_Is+0x16>

	return 0;
 8012e34:	2300      	movs	r3, #0
}
 8012e36:	4618      	mov	r0, r3
 8012e38:	370c      	adds	r7, #12
 8012e3a:	46bd      	mov	sp, r7
 8012e3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012e40:	4770      	bx	lr

08012e42 <DS18B20_DisableAlarmTemperature>:

	return 1;
}

uint8_t DS18B20_DisableAlarmTemperature(OneWire_t* OneWire, uint8_t *ROM)
{
 8012e42:	b580      	push	{r7, lr}
 8012e44:	b084      	sub	sp, #16
 8012e46:	af00      	add	r7, sp, #0
 8012e48:	6078      	str	r0, [r7, #4]
 8012e4a:	6039      	str	r1, [r7, #0]
	uint8_t tl, th, conf;
	if (!DS18B20_Is(ROM))
 8012e4c:	6838      	ldr	r0, [r7, #0]
 8012e4e:	f7ff ffe7 	bl	8012e20 <DS18B20_Is>
 8012e52:	4603      	mov	r3, r0
 8012e54:	2b00      	cmp	r3, #0
 8012e56:	d101      	bne.n	8012e5c <DS18B20_DisableAlarmTemperature+0x1a>
		return 0;
 8012e58:	2300      	movs	r3, #0
 8012e5a:	e049      	b.n	8012ef0 <DS18B20_DisableAlarmTemperature+0xae>

	/* Reset line */
	OneWire_Reset(OneWire);
 8012e5c:	6878      	ldr	r0, [r7, #4]
 8012e5e:	f002 f967 	bl	8015130 <OneWire_Reset>
	/* Select ROM number */
	OneWire_SelectWithPointer(OneWire, ROM);
 8012e62:	6839      	ldr	r1, [r7, #0]
 8012e64:	6878      	ldr	r0, [r7, #4]
 8012e66:	f002 fb1e 	bl	80154a6 <OneWire_SelectWithPointer>
	/* Read scratchpad command by onewire protocol */
	OneWire_WriteByte(OneWire, ONEWIRE_CMD_RSCRATCHPAD);
 8012e6a:	21be      	movs	r1, #190	; 0xbe
 8012e6c:	6878      	ldr	r0, [r7, #4]
 8012e6e:	f002 f9e5 	bl	801523c <OneWire_WriteByte>

	/* Ignore first 2 bytes */
	OneWire_ReadByte(OneWire);
 8012e72:	6878      	ldr	r0, [r7, #4]
 8012e74:	f002 fa00 	bl	8015278 <OneWire_ReadByte>
	OneWire_ReadByte(OneWire);
 8012e78:	6878      	ldr	r0, [r7, #4]
 8012e7a:	f002 f9fd 	bl	8015278 <OneWire_ReadByte>

	th = OneWire_ReadByte(OneWire);
 8012e7e:	6878      	ldr	r0, [r7, #4]
 8012e80:	f002 f9fa 	bl	8015278 <OneWire_ReadByte>
 8012e84:	4603      	mov	r3, r0
 8012e86:	73fb      	strb	r3, [r7, #15]
	tl = OneWire_ReadByte(OneWire);
 8012e88:	6878      	ldr	r0, [r7, #4]
 8012e8a:	f002 f9f5 	bl	8015278 <OneWire_ReadByte>
 8012e8e:	4603      	mov	r3, r0
 8012e90:	73bb      	strb	r3, [r7, #14]
	conf = OneWire_ReadByte(OneWire);
 8012e92:	6878      	ldr	r0, [r7, #4]
 8012e94:	f002 f9f0 	bl	8015278 <OneWire_ReadByte>
 8012e98:	4603      	mov	r3, r0
 8012e9a:	737b      	strb	r3, [r7, #13]

	th = 125;
 8012e9c:	237d      	movs	r3, #125	; 0x7d
 8012e9e:	73fb      	strb	r3, [r7, #15]
	tl = (uint8_t)-55;
 8012ea0:	23c9      	movs	r3, #201	; 0xc9
 8012ea2:	73bb      	strb	r3, [r7, #14]

	/* Reset line */
	OneWire_Reset(OneWire);
 8012ea4:	6878      	ldr	r0, [r7, #4]
 8012ea6:	f002 f943 	bl	8015130 <OneWire_Reset>
	/* Select ROM number */
	OneWire_SelectWithPointer(OneWire, ROM);
 8012eaa:	6839      	ldr	r1, [r7, #0]
 8012eac:	6878      	ldr	r0, [r7, #4]
 8012eae:	f002 fafa 	bl	80154a6 <OneWire_SelectWithPointer>
	/* Write scratchpad command by onewire protocol, only th, tl and conf register can be written */
	OneWire_WriteByte(OneWire, ONEWIRE_CMD_WSCRATCHPAD);
 8012eb2:	214e      	movs	r1, #78	; 0x4e
 8012eb4:	6878      	ldr	r0, [r7, #4]
 8012eb6:	f002 f9c1 	bl	801523c <OneWire_WriteByte>

	/* Write bytes */
	OneWire_WriteByte(OneWire, th);
 8012eba:	7bfb      	ldrb	r3, [r7, #15]
 8012ebc:	4619      	mov	r1, r3
 8012ebe:	6878      	ldr	r0, [r7, #4]
 8012ec0:	f002 f9bc 	bl	801523c <OneWire_WriteByte>
	OneWire_WriteByte(OneWire, tl);
 8012ec4:	7bbb      	ldrb	r3, [r7, #14]
 8012ec6:	4619      	mov	r1, r3
 8012ec8:	6878      	ldr	r0, [r7, #4]
 8012eca:	f002 f9b7 	bl	801523c <OneWire_WriteByte>
	OneWire_WriteByte(OneWire, conf);
 8012ece:	7b7b      	ldrb	r3, [r7, #13]
 8012ed0:	4619      	mov	r1, r3
 8012ed2:	6878      	ldr	r0, [r7, #4]
 8012ed4:	f002 f9b2 	bl	801523c <OneWire_WriteByte>

	/* Reset line */
	OneWire_Reset(OneWire);
 8012ed8:	6878      	ldr	r0, [r7, #4]
 8012eda:	f002 f929 	bl	8015130 <OneWire_Reset>
	/* Select ROM number */
	OneWire_SelectWithPointer(OneWire, ROM);
 8012ede:	6839      	ldr	r1, [r7, #0]
 8012ee0:	6878      	ldr	r0, [r7, #4]
 8012ee2:	f002 fae0 	bl	80154a6 <OneWire_SelectWithPointer>
	/* Copy scratchpad to EEPROM of DS18B20 */
	OneWire_WriteByte(OneWire, ONEWIRE_CMD_CPYSCRATCHPAD);
 8012ee6:	2148      	movs	r1, #72	; 0x48
 8012ee8:	6878      	ldr	r0, [r7, #4]
 8012eea:	f002 f9a7 	bl	801523c <OneWire_WriteByte>

	return 1;
 8012eee:	2301      	movs	r3, #1
}
 8012ef0:	4618      	mov	r0, r3
 8012ef2:	3710      	adds	r7, #16
 8012ef4:	46bd      	mov	sp, r7
 8012ef6:	bd80      	pop	{r7, pc}

08012ef8 <DS18B20_AllDone>:
	/* Start alarm search */
	return OneWire_Search(OneWire, DS18B20_CMD_ALARMSEARCH);
}

uint8_t DS18B20_AllDone(OneWire_t* OneWire)
{
 8012ef8:	b580      	push	{r7, lr}
 8012efa:	b082      	sub	sp, #8
 8012efc:	af00      	add	r7, sp, #0
 8012efe:	6078      	str	r0, [r7, #4]
	/* If read bit is low, then device is not finished yet with calculation temperature */
	return OneWire_ReadBit(OneWire);
 8012f00:	6878      	ldr	r0, [r7, #4]
 8012f02:	f002 f971 	bl	80151e8 <OneWire_ReadBit>
 8012f06:	4603      	mov	r3, r0
}
 8012f08:	4618      	mov	r0, r3
 8012f0a:	3708      	adds	r7, #8
 8012f0c:	46bd      	mov	sp, r7
 8012f0e:	bd80      	pop	{r7, pc}

08012f10 <cliDS18B20>:

#ifdef _USE_HW_CLI
void cliDS18B20(cli_args_t *args)
{
 8012f10:	b580      	push	{r7, lr}
 8012f12:	b084      	sub	sp, #16
 8012f14:	af00      	add	r7, sp, #0
 8012f16:	6078      	str	r0, [r7, #4]
  bool ret = false;
 8012f18:	2300      	movs	r3, #0
 8012f1a:	73fb      	strb	r3, [r7, #15]


  if (args->argc == 1 && args->isStr(0, "test") == true)
 8012f1c:	687b      	ldr	r3, [r7, #4]
 8012f1e:	881b      	ldrh	r3, [r3, #0]
 8012f20:	2b01      	cmp	r3, #1
 8012f22:	d11b      	bne.n	8012f5c <cliDS18B20+0x4c>
 8012f24:	687b      	ldr	r3, [r7, #4]
 8012f26:	695b      	ldr	r3, [r3, #20]
 8012f28:	4913      	ldr	r1, [pc, #76]	; (8012f78 <cliDS18B20+0x68>)
 8012f2a:	2000      	movs	r0, #0
 8012f2c:	4798      	blx	r3
 8012f2e:	4603      	mov	r3, r0
 8012f30:	2b00      	cmp	r3, #0
 8012f32:	d013      	beq.n	8012f5c <cliDS18B20+0x4c>
  {

	  while(cliKeepLoop())
 8012f34:	e00b      	b.n	8012f4e <cliDS18B20+0x3e>
	  {
		  Ds18b20_ManualConvert();
 8012f36:	f7ff fd49 	bl	80129cc <Ds18b20_ManualConvert>
		  cliPrintf("DS18B20_Data : %0.1f\n", ds18b20[0].Temperature);
 8012f3a:	4b10      	ldr	r3, [pc, #64]	; (8012f7c <cliDS18B20+0x6c>)
 8012f3c:	689b      	ldr	r3, [r3, #8]
 8012f3e:	4618      	mov	r0, r3
 8012f40:	f7fd fe6a 	bl	8010c18 <__aeabi_f2d>
 8012f44:	4602      	mov	r2, r0
 8012f46:	460b      	mov	r3, r1
 8012f48:	480d      	ldr	r0, [pc, #52]	; (8012f80 <cliDS18B20+0x70>)
 8012f4a:	f7ff fa83 	bl	8012454 <cliPrintf>
	  while(cliKeepLoop())
 8012f4e:	f7ff fb7b 	bl	8012648 <cliKeepLoop>
 8012f52:	4603      	mov	r3, r0
 8012f54:	2b00      	cmp	r3, #0
 8012f56:	d1ee      	bne.n	8012f36 <cliDS18B20+0x26>
	  }
    ret = true;
 8012f58:	2301      	movs	r3, #1
 8012f5a:	73fb      	strb	r3, [r7, #15]
  }

  if (ret != true)
 8012f5c:	7bfb      	ldrb	r3, [r7, #15]
 8012f5e:	f083 0301 	eor.w	r3, r3, #1
 8012f62:	b2db      	uxtb	r3, r3
 8012f64:	2b00      	cmp	r3, #0
 8012f66:	d002      	beq.n	8012f6e <cliDS18B20+0x5e>
  {
    cliPrintf("DS18B20 test\n");
 8012f68:	4806      	ldr	r0, [pc, #24]	; (8012f84 <cliDS18B20+0x74>)
 8012f6a:	f7ff fa73 	bl	8012454 <cliPrintf>
  }
}
 8012f6e:	bf00      	nop
 8012f70:	3710      	adds	r7, #16
 8012f72:	46bd      	mov	sp, r7
 8012f74:	bd80      	pop	{r7, pc}
 8012f76:	bf00      	nop
 8012f78:	08028960 	.word	0x08028960
 8012f7c:	20000768 	.word	0x20000768
 8012f80:	08028968 	.word	0x08028968
 8012f84:	08028980 	.word	0x08028980

08012f88 <fatfsInit>:
#ifdef _USE_HW_CLI
static void cliFatfs(cli_args_t *args);
#endif

bool fatfsInit(void)
{
 8012f88:	b580      	push	{r7, lr}
 8012f8a:	b082      	sub	sp, #8
 8012f8c:	af00      	add	r7, sp, #0
  bool ret = true;
 8012f8e:	2301      	movs	r3, #1
 8012f90:	71fb      	strb	r3, [r7, #7]


  if(FATFS_LinkDriver(&SD_Driver, SDPath) == 0)
 8012f92:	490d      	ldr	r1, [pc, #52]	; (8012fc8 <fatfsInit+0x40>)
 8012f94:	480d      	ldr	r0, [pc, #52]	; (8012fcc <fatfsInit+0x44>)
 8012f96:	f009 fb03 	bl	801c5a0 <FATFS_LinkDriver>
 8012f9a:	4603      	mov	r3, r0
 8012f9c:	2b00      	cmp	r3, #0
 8012f9e:	d10a      	bne.n	8012fb6 <fatfsInit+0x2e>
  {
    if(f_mount(&SDFatFs, (TCHAR const*)SDPath, 0) == FR_OK)
 8012fa0:	2200      	movs	r2, #0
 8012fa2:	4909      	ldr	r1, [pc, #36]	; (8012fc8 <fatfsInit+0x40>)
 8012fa4:	480a      	ldr	r0, [pc, #40]	; (8012fd0 <fatfsInit+0x48>)
 8012fa6:	f007 fef5 	bl	801ad94 <f_mount>
 8012faa:	4603      	mov	r3, r0
 8012fac:	2b00      	cmp	r3, #0
 8012fae:	d102      	bne.n	8012fb6 <fatfsInit+0x2e>
    {
      is_init = true;
 8012fb0:	4b08      	ldr	r3, [pc, #32]	; (8012fd4 <fatfsInit+0x4c>)
 8012fb2:	2201      	movs	r2, #1
 8012fb4:	701a      	strb	r2, [r3, #0]
    }
  }

#ifdef _USE_HW_CLI
  cliAdd("fatfs", cliFatfs);
 8012fb6:	4908      	ldr	r1, [pc, #32]	; (8012fd8 <fatfsInit+0x50>)
 8012fb8:	4808      	ldr	r0, [pc, #32]	; (8012fdc <fatfsInit+0x54>)
 8012fba:	f7ff fb5b 	bl	8012674 <cliAdd>
#endif

  return ret;
 8012fbe:	79fb      	ldrb	r3, [r7, #7]
}
 8012fc0:	4618      	mov	r0, r3
 8012fc2:	3708      	adds	r7, #8
 8012fc4:	46bd      	mov	sp, r7
 8012fc6:	bd80      	pop	{r7, pc}
 8012fc8:	200009d0 	.word	0x200009d0
 8012fcc:	08028f50 	.word	0x08028f50
 8012fd0:	2000079c 	.word	0x2000079c
 8012fd4:	20000798 	.word	0x20000798
 8012fd8:	080130b5 	.word	0x080130b5
 8012fdc:	08028990 	.word	0x08028990

08012fe0 <fatfsDir>:


#ifdef _USE_HW_CLI

FRESULT fatfsDir(char* path)
{
 8012fe0:	b580      	push	{r7, lr}
 8012fe2:	b0d6      	sub	sp, #344	; 0x158
 8012fe4:	af00      	add	r7, sp, #0
 8012fe6:	f507 73ac 	add.w	r3, r7, #344	; 0x158
 8012fea:	f5a3 73aa 	sub.w	r3, r3, #340	; 0x154
 8012fee:	6018      	str	r0, [r3, #0]
  FRESULT res;
  DIR dir;
  FILINFO fno;


  res = f_opendir(&dir, path);                       /* Open the directory */
 8012ff0:	f507 73ac 	add.w	r3, r7, #344	; 0x158
 8012ff4:	f5a3 73aa 	sub.w	r3, r3, #340	; 0x154
 8012ff8:	f507 7290 	add.w	r2, r7, #288	; 0x120
 8012ffc:	6819      	ldr	r1, [r3, #0]
 8012ffe:	4610      	mov	r0, r2
 8013000:	f008 fe41 	bl	801bc86 <f_opendir>
 8013004:	4603      	mov	r3, r0
 8013006:	f887 3157 	strb.w	r3, [r7, #343]	; 0x157
  if (res == FR_OK)
 801300a:	f897 3157 	ldrb.w	r3, [r7, #343]	; 0x157
 801300e:	2b00      	cmp	r3, #0
 8013010:	d144      	bne.n	801309c <fatfsDir+0xbc>
  {
    for (;;)
    {
      res = f_readdir(&dir, &fno);                   /* Read a directory item */
 8013012:	f107 0208 	add.w	r2, r7, #8
 8013016:	f507 7390 	add.w	r3, r7, #288	; 0x120
 801301a:	4611      	mov	r1, r2
 801301c:	4618      	mov	r0, r3
 801301e:	f008 fedb 	bl	801bdd8 <f_readdir>
 8013022:	4603      	mov	r3, r0
 8013024:	f887 3157 	strb.w	r3, [r7, #343]	; 0x157
      if (res != FR_OK || fno.fname[0] == 0) break;  /* Break on error or end of dir */
 8013028:	f897 3157 	ldrb.w	r3, [r7, #343]	; 0x157
 801302c:	2b00      	cmp	r3, #0
 801302e:	d130      	bne.n	8013092 <fatfsDir+0xb2>
 8013030:	f507 73ac 	add.w	r3, r7, #344	; 0x158
 8013034:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 8013038:	7d9b      	ldrb	r3, [r3, #22]
 801303a:	2b00      	cmp	r3, #0
 801303c:	d029      	beq.n	8013092 <fatfsDir+0xb2>
      if (fno.fattrib & AM_DIR)
 801303e:	f507 73ac 	add.w	r3, r7, #344	; 0x158
 8013042:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 8013046:	7a1b      	ldrb	r3, [r3, #8]
 8013048:	f003 0310 	and.w	r3, r3, #16
 801304c:	2b00      	cmp	r3, #0
 801304e:	d00c      	beq.n	801306a <fatfsDir+0x8a>
      {                    /* It is a directory */
        cliPrintf(" %s/%s \n", path, fno.fname);
 8013050:	f107 0308 	add.w	r3, r7, #8
 8013054:	f103 0216 	add.w	r2, r3, #22
 8013058:	f507 73ac 	add.w	r3, r7, #344	; 0x158
 801305c:	f5a3 73aa 	sub.w	r3, r3, #340	; 0x154
 8013060:	6819      	ldr	r1, [r3, #0]
 8013062:	4812      	ldr	r0, [pc, #72]	; (80130ac <fatfsDir+0xcc>)
 8013064:	f7ff f9f6 	bl	8012454 <cliPrintf>
 8013068:	e7d3      	b.n	8013012 <fatfsDir+0x32>
      }
      else
      {                                       /* It is a file. */
        cliPrintf(" %s/%32s \t%d bytes\n", path, fno.fname, (int)fno.fsize);
 801306a:	f507 73ac 	add.w	r3, r7, #344	; 0x158
 801306e:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 8013072:	681b      	ldr	r3, [r3, #0]
 8013074:	4618      	mov	r0, r3
 8013076:	f107 0308 	add.w	r3, r7, #8
 801307a:	f103 0216 	add.w	r2, r3, #22
 801307e:	f507 73ac 	add.w	r3, r7, #344	; 0x158
 8013082:	f5a3 71aa 	sub.w	r1, r3, #340	; 0x154
 8013086:	4603      	mov	r3, r0
 8013088:	6809      	ldr	r1, [r1, #0]
 801308a:	4809      	ldr	r0, [pc, #36]	; (80130b0 <fatfsDir+0xd0>)
 801308c:	f7ff f9e2 	bl	8012454 <cliPrintf>
      res = f_readdir(&dir, &fno);                   /* Read a directory item */
 8013090:	e7bf      	b.n	8013012 <fatfsDir+0x32>
      }
    }
    f_closedir(&dir);
 8013092:	f507 7390 	add.w	r3, r7, #288	; 0x120
 8013096:	4618      	mov	r0, r3
 8013098:	f008 fe78 	bl	801bd8c <f_closedir>
  }

  return res;
 801309c:	f897 3157 	ldrb.w	r3, [r7, #343]	; 0x157
}
 80130a0:	4618      	mov	r0, r3
 80130a2:	f507 77ac 	add.w	r7, r7, #344	; 0x158
 80130a6:	46bd      	mov	sp, r7
 80130a8:	bd80      	pop	{r7, pc}
 80130aa:	bf00      	nop
 80130ac:	08028998 	.word	0x08028998
 80130b0:	080289a4 	.word	0x080289a4

080130b4 <cliFatfs>:

void cliFatfs(cli_args_t *args)
{
 80130b4:	b580      	push	{r7, lr}
 80130b6:	f5ad 7d1a 	sub.w	sp, sp, #616	; 0x268
 80130ba:	af00      	add	r7, sp, #0
 80130bc:	f507 731a 	add.w	r3, r7, #616	; 0x268
 80130c0:	f5a3 7319 	sub.w	r3, r3, #612	; 0x264
 80130c4:	6018      	str	r0, [r3, #0]
  bool ret = false;
 80130c6:	2300      	movs	r3, #0
 80130c8:	f887 3267 	strb.w	r3, [r7, #615]	; 0x267


  if (args->argc == 1 && args->isStr(0, "info") == true)
 80130cc:	f507 731a 	add.w	r3, r7, #616	; 0x268
 80130d0:	f5a3 7319 	sub.w	r3, r3, #612	; 0x264
 80130d4:	681b      	ldr	r3, [r3, #0]
 80130d6:	881b      	ldrh	r3, [r3, #0]
 80130d8:	2b01      	cmp	r3, #1
 80130da:	d14d      	bne.n	8013178 <cliFatfs+0xc4>
 80130dc:	f507 731a 	add.w	r3, r7, #616	; 0x268
 80130e0:	f5a3 7319 	sub.w	r3, r3, #612	; 0x264
 80130e4:	681b      	ldr	r3, [r3, #0]
 80130e6:	695b      	ldr	r3, [r3, #20]
 80130e8:	4990      	ldr	r1, [pc, #576]	; (801332c <cliFatfs+0x278>)
 80130ea:	2000      	movs	r0, #0
 80130ec:	4798      	blx	r3
 80130ee:	4603      	mov	r3, r0
 80130f0:	2b00      	cmp	r3, #0
 80130f2:	d041      	beq.n	8013178 <cliFatfs+0xc4>
  {
    cliPrintf("fatfs init \t: %d\n", is_init);
 80130f4:	4b8e      	ldr	r3, [pc, #568]	; (8013330 <cliFatfs+0x27c>)
 80130f6:	781b      	ldrb	r3, [r3, #0]
 80130f8:	4619      	mov	r1, r3
 80130fa:	488e      	ldr	r0, [pc, #568]	; (8013334 <cliFatfs+0x280>)
 80130fc:	f7ff f9aa 	bl	8012454 <cliPrintf>

    if (is_init == true)
 8013100:	4b8b      	ldr	r3, [pc, #556]	; (8013330 <cliFatfs+0x27c>)
 8013102:	781b      	ldrb	r3, [r3, #0]
 8013104:	2b00      	cmp	r3, #0
 8013106:	d034      	beq.n	8013172 <cliFatfs+0xbe>
      FATFS *fs;
       DWORD fre_clust, fre_sect, tot_sect;
       FRESULT res;

       /* Get volume information and free clusters of drive 1 */
       res = f_getfree("", &fre_clust, &fs);
 8013108:	f507 7211 	add.w	r2, r7, #580	; 0x244
 801310c:	f507 7310 	add.w	r3, r7, #576	; 0x240
 8013110:	4619      	mov	r1, r3
 8013112:	4889      	ldr	r0, [pc, #548]	; (8013338 <cliFatfs+0x284>)
 8013114:	f008 fead 	bl	801be72 <f_getfree>
 8013118:	4603      	mov	r3, r0
 801311a:	f887 325f 	strb.w	r3, [r7, #607]	; 0x25f
       if (res == FR_OK)
 801311e:	f897 325f 	ldrb.w	r3, [r7, #607]	; 0x25f
 8013122:	2b00      	cmp	r3, #0
 8013124:	d11f      	bne.n	8013166 <cliFatfs+0xb2>
       {
         /* Get total sectors and free sectors */
         tot_sect = (fs->n_fatent - 2) * fs->csize;
 8013126:	f8d7 3244 	ldr.w	r3, [r7, #580]	; 0x244
 801312a:	699b      	ldr	r3, [r3, #24]
 801312c:	3b02      	subs	r3, #2
 801312e:	f8d7 2244 	ldr.w	r2, [r7, #580]	; 0x244
 8013132:	8952      	ldrh	r2, [r2, #10]
 8013134:	fb02 f303 	mul.w	r3, r2, r3
 8013138:	f8c7 3258 	str.w	r3, [r7, #600]	; 0x258
         fre_sect = fre_clust * fs->csize;
 801313c:	f8d7 3244 	ldr.w	r3, [r7, #580]	; 0x244
 8013140:	895b      	ldrh	r3, [r3, #10]
 8013142:	461a      	mov	r2, r3
 8013144:	f8d7 3240 	ldr.w	r3, [r7, #576]	; 0x240
 8013148:	fb02 f303 	mul.w	r3, r2, r3
 801314c:	f8c7 3254 	str.w	r3, [r7, #596]	; 0x254

         /* Print the free space (assuming 512 bytes/sector) */
         cliPrintf("%10lu KiB total drive space.\n%10lu KiB available.\n", tot_sect / 2, fre_sect / 2);
 8013150:	f8d7 3258 	ldr.w	r3, [r7, #600]	; 0x258
 8013154:	0859      	lsrs	r1, r3, #1
 8013156:	f8d7 3254 	ldr.w	r3, [r7, #596]	; 0x254
 801315a:	085b      	lsrs	r3, r3, #1
 801315c:	461a      	mov	r2, r3
 801315e:	4877      	ldr	r0, [pc, #476]	; (801333c <cliFatfs+0x288>)
 8013160:	f7ff f978 	bl	8012454 <cliPrintf>
 8013164:	e005      	b.n	8013172 <cliFatfs+0xbe>
       }
       else
       {
         cliPrintf(" err : %d\n", res);
 8013166:	f897 325f 	ldrb.w	r3, [r7, #607]	; 0x25f
 801316a:	4619      	mov	r1, r3
 801316c:	4874      	ldr	r0, [pc, #464]	; (8013340 <cliFatfs+0x28c>)
 801316e:	f7ff f971 	bl	8012454 <cliPrintf>
       }
    }

    ret = true;
 8013172:	2301      	movs	r3, #1
 8013174:	f887 3267 	strb.w	r3, [r7, #615]	; 0x267
  }

  if (args->argc == 1 && args->isStr(0, "dir") == true)
 8013178:	f507 731a 	add.w	r3, r7, #616	; 0x268
 801317c:	f5a3 7319 	sub.w	r3, r3, #612	; 0x264
 8013180:	681b      	ldr	r3, [r3, #0]
 8013182:	881b      	ldrh	r3, [r3, #0]
 8013184:	2b01      	cmp	r3, #1
 8013186:	d11e      	bne.n	80131c6 <cliFatfs+0x112>
 8013188:	f507 731a 	add.w	r3, r7, #616	; 0x268
 801318c:	f5a3 7319 	sub.w	r3, r3, #612	; 0x264
 8013190:	681b      	ldr	r3, [r3, #0]
 8013192:	695b      	ldr	r3, [r3, #20]
 8013194:	496b      	ldr	r1, [pc, #428]	; (8013344 <cliFatfs+0x290>)
 8013196:	2000      	movs	r0, #0
 8013198:	4798      	blx	r3
 801319a:	4603      	mov	r3, r0
 801319c:	2b00      	cmp	r3, #0
 801319e:	d012      	beq.n	80131c6 <cliFatfs+0x112>
  {
    FRESULT res;

    res = fatfsDir("/");
 80131a0:	4869      	ldr	r0, [pc, #420]	; (8013348 <cliFatfs+0x294>)
 80131a2:	f7ff ff1d 	bl	8012fe0 <fatfsDir>
 80131a6:	4603      	mov	r3, r0
 80131a8:	f887 3253 	strb.w	r3, [r7, #595]	; 0x253
    if (res != FR_OK)
 80131ac:	f897 3253 	ldrb.w	r3, [r7, #595]	; 0x253
 80131b0:	2b00      	cmp	r3, #0
 80131b2:	d005      	beq.n	80131c0 <cliFatfs+0x10c>
    {
      cliPrintf(" err : %d\n", res);
 80131b4:	f897 3253 	ldrb.w	r3, [r7, #595]	; 0x253
 80131b8:	4619      	mov	r1, r3
 80131ba:	4861      	ldr	r0, [pc, #388]	; (8013340 <cliFatfs+0x28c>)
 80131bc:	f7ff f94a 	bl	8012454 <cliPrintf>
    }

    ret = true;
 80131c0:	2301      	movs	r3, #1
 80131c2:	f887 3267 	strb.w	r3, [r7, #615]	; 0x267
  }

  if (args->argc == 1 && args->isStr(0, "test") == true)
 80131c6:	f507 731a 	add.w	r3, r7, #616	; 0x268
 80131ca:	f5a3 7319 	sub.w	r3, r3, #612	; 0x264
 80131ce:	681b      	ldr	r3, [r3, #0]
 80131d0:	881b      	ldrh	r3, [r3, #0]
 80131d2:	2b01      	cmp	r3, #1
 80131d4:	f040 8095 	bne.w	8013302 <cliFatfs+0x24e>
 80131d8:	f507 731a 	add.w	r3, r7, #616	; 0x268
 80131dc:	f5a3 7319 	sub.w	r3, r3, #612	; 0x264
 80131e0:	681b      	ldr	r3, [r3, #0]
 80131e2:	695b      	ldr	r3, [r3, #20]
 80131e4:	4959      	ldr	r1, [pc, #356]	; (801334c <cliFatfs+0x298>)
 80131e6:	2000      	movs	r0, #0
 80131e8:	4798      	blx	r3
 80131ea:	4603      	mov	r3, r0
 80131ec:	2b00      	cmp	r3, #0
 80131ee:	f000 8088 	beq.w	8013302 <cliFatfs+0x24e>
  {
    FRESULT fp_ret;
    FIL log_file;
    uint32_t pre_time;

    pre_time = millis();
 80131f2:	f7fe fc3e 	bl	8011a72 <millis>
 80131f6:	f8c7 024c 	str.w	r0, [r7, #588]	; 0x24c
    fp_ret = f_open(&log_file, "1.csv", FA_CREATE_ALWAYS | FA_WRITE | FA_READ);
 80131fa:	f107 0308 	add.w	r3, r7, #8
 80131fe:	220b      	movs	r2, #11
 8013200:	4953      	ldr	r1, [pc, #332]	; (8013350 <cliFatfs+0x29c>)
 8013202:	4618      	mov	r0, r3
 8013204:	f007 fe0c 	bl	801ae20 <f_open>
 8013208:	4603      	mov	r3, r0
 801320a:	f887 324b 	strb.w	r3, [r7, #587]	; 0x24b
    if (fp_ret == FR_OK)
 801320e:	f897 324b 	ldrb.w	r3, [r7, #587]	; 0x24b
 8013212:	2b00      	cmp	r3, #0
 8013214:	d165      	bne.n	80132e2 <cliFatfs+0x22e>
    {
      f_printf(&log_file, "test1, ");
 8013216:	f107 0308 	add.w	r3, r7, #8
 801321a:	494e      	ldr	r1, [pc, #312]	; (8013354 <cliFatfs+0x2a0>)
 801321c:	4618      	mov	r0, r3
 801321e:	f008 ff55 	bl	801c0cc <f_printf>
      f_printf(&log_file, "test2, ");
 8013222:	f107 0308 	add.w	r3, r7, #8
 8013226:	494c      	ldr	r1, [pc, #304]	; (8013358 <cliFatfs+0x2a4>)
 8013228:	4618      	mov	r0, r3
 801322a:	f008 ff4f 	bl	801c0cc <f_printf>
      f_printf(&log_file, "test3, ");
 801322e:	f107 0308 	add.w	r3, r7, #8
 8013232:	494a      	ldr	r1, [pc, #296]	; (801335c <cliFatfs+0x2a8>)
 8013234:	4618      	mov	r0, r3
 8013236:	f008 ff49 	bl	801c0cc <f_printf>
      f_printf(&log_file, ", ");
 801323a:	f107 0308 	add.w	r3, r7, #8
 801323e:	4948      	ldr	r1, [pc, #288]	; (8013360 <cliFatfs+0x2ac>)
 8013240:	4618      	mov	r0, r3
 8013242:	f008 ff43 	bl	801c0cc <f_printf>
      f_printf(&log_file, "\n");
 8013246:	f107 0308 	add.w	r3, r7, #8
 801324a:	4946      	ldr	r1, [pc, #280]	; (8013364 <cliFatfs+0x2b0>)
 801324c:	4618      	mov	r0, r3
 801324e:	f008 ff3d 	bl	801c0cc <f_printf>

      for (int i=0; i<8; i++)
 8013252:	2300      	movs	r3, #0
 8013254:	f8c7 3260 	str.w	r3, [r7, #608]	; 0x260
 8013258:	e00c      	b.n	8013274 <cliFatfs+0x1c0>
      {
        f_printf(&log_file, "%d \n", i);
 801325a:	f107 0308 	add.w	r3, r7, #8
 801325e:	f8d7 2260 	ldr.w	r2, [r7, #608]	; 0x260
 8013262:	4941      	ldr	r1, [pc, #260]	; (8013368 <cliFatfs+0x2b4>)
 8013264:	4618      	mov	r0, r3
 8013266:	f008 ff31 	bl	801c0cc <f_printf>
      for (int i=0; i<8; i++)
 801326a:	f8d7 3260 	ldr.w	r3, [r7, #608]	; 0x260
 801326e:	3301      	adds	r3, #1
 8013270:	f8c7 3260 	str.w	r3, [r7, #608]	; 0x260
 8013274:	f8d7 3260 	ldr.w	r3, [r7, #608]	; 0x260
 8013278:	2b07      	cmp	r3, #7
 801327a:	ddee      	ble.n	801325a <cliFatfs+0x1a6>
      }

      f_rewind(&log_file);
 801327c:	f107 0308 	add.w	r3, r7, #8
 8013280:	2100      	movs	r1, #0
 8013282:	4618      	mov	r0, r3
 8013284:	f008 faf6 	bl	801b874 <f_lseek>


      UINT len;
      uint8_t data;

      while(cliKeepLoop())
 8013288:	e01c      	b.n	80132c4 <cliFatfs+0x210>
      {
        len = 0;
 801328a:	2300      	movs	r3, #0
 801328c:	f8c7 323c 	str.w	r3, [r7, #572]	; 0x23c
        fp_ret = f_read (&log_file, &data, 1, &len);
 8013290:	f507 730f 	add.w	r3, r7, #572	; 0x23c
 8013294:	f207 213b 	addw	r1, r7, #571	; 0x23b
 8013298:	f107 0008 	add.w	r0, r7, #8
 801329c:	2201      	movs	r2, #1
 801329e:	f007 ff8d 	bl	801b1bc <f_read>
 80132a2:	4603      	mov	r3, r0
 80132a4:	f887 324b 	strb.w	r3, [r7, #587]	; 0x24b

        if (fp_ret != FR_OK)
 80132a8:	f897 324b 	ldrb.w	r3, [r7, #587]	; 0x24b
 80132ac:	2b00      	cmp	r3, #0
 80132ae:	d10f      	bne.n	80132d0 <cliFatfs+0x21c>
        {
          break;
        }
        if (len == 0)
 80132b0:	f8d7 323c 	ldr.w	r3, [r7, #572]	; 0x23c
 80132b4:	2b00      	cmp	r3, #0
 80132b6:	d00d      	beq.n	80132d4 <cliFatfs+0x220>
        {
          break;
        }

        cliPrintf("%c", data);
 80132b8:	f897 323b 	ldrb.w	r3, [r7, #571]	; 0x23b
 80132bc:	4619      	mov	r1, r3
 80132be:	482b      	ldr	r0, [pc, #172]	; (801336c <cliFatfs+0x2b8>)
 80132c0:	f7ff f8c8 	bl	8012454 <cliPrintf>
      while(cliKeepLoop())
 80132c4:	f7ff f9c0 	bl	8012648 <cliKeepLoop>
 80132c8:	4603      	mov	r3, r0
 80132ca:	2b00      	cmp	r3, #0
 80132cc:	d1dd      	bne.n	801328a <cliFatfs+0x1d6>
 80132ce:	e002      	b.n	80132d6 <cliFatfs+0x222>
          break;
 80132d0:	bf00      	nop
 80132d2:	e000      	b.n	80132d6 <cliFatfs+0x222>
          break;
 80132d4:	bf00      	nop
      }

      f_close(&log_file);
 80132d6:	f107 0308 	add.w	r3, r7, #8
 80132da:	4618      	mov	r0, r3
 80132dc:	f008 faa0 	bl	801b820 <f_close>
 80132e0:	e002      	b.n	80132e8 <cliFatfs+0x234>
    }
    else
    {
      cliPrintf("f_open fail\r\n");
 80132e2:	4823      	ldr	r0, [pc, #140]	; (8013370 <cliFatfs+0x2bc>)
 80132e4:	f7ff f8b6 	bl	8012454 <cliPrintf>
    }
    cliPrintf("%d ms\r\n", millis()-pre_time);
 80132e8:	f7fe fbc3 	bl	8011a72 <millis>
 80132ec:	4602      	mov	r2, r0
 80132ee:	f8d7 324c 	ldr.w	r3, [r7, #588]	; 0x24c
 80132f2:	1ad3      	subs	r3, r2, r3
 80132f4:	4619      	mov	r1, r3
 80132f6:	481f      	ldr	r0, [pc, #124]	; (8013374 <cliFatfs+0x2c0>)
 80132f8:	f7ff f8ac 	bl	8012454 <cliPrintf>

    ret = true;
 80132fc:	2301      	movs	r3, #1
 80132fe:	f887 3267 	strb.w	r3, [r7, #615]	; 0x267
  }

  if (ret != true)
 8013302:	f897 3267 	ldrb.w	r3, [r7, #615]	; 0x267
 8013306:	f083 0301 	eor.w	r3, r3, #1
 801330a:	b2db      	uxtb	r3, r3
 801330c:	2b00      	cmp	r3, #0
 801330e:	d008      	beq.n	8013322 <cliFatfs+0x26e>
  {
    cliPrintf("fatfs info\n");
 8013310:	4819      	ldr	r0, [pc, #100]	; (8013378 <cliFatfs+0x2c4>)
 8013312:	f7ff f89f 	bl	8012454 <cliPrintf>
    cliPrintf("fatfs dir\n");
 8013316:	4819      	ldr	r0, [pc, #100]	; (801337c <cliFatfs+0x2c8>)
 8013318:	f7ff f89c 	bl	8012454 <cliPrintf>
    cliPrintf("fatfs test\n");
 801331c:	4818      	ldr	r0, [pc, #96]	; (8013380 <cliFatfs+0x2cc>)
 801331e:	f7ff f899 	bl	8012454 <cliPrintf>
  }
}
 8013322:	bf00      	nop
 8013324:	f507 771a 	add.w	r7, r7, #616	; 0x268
 8013328:	46bd      	mov	sp, r7
 801332a:	bd80      	pop	{r7, pc}
 801332c:	080289b8 	.word	0x080289b8
 8013330:	20000798 	.word	0x20000798
 8013334:	080289c0 	.word	0x080289c0
 8013338:	080289d4 	.word	0x080289d4
 801333c:	080289d8 	.word	0x080289d8
 8013340:	08028a0c 	.word	0x08028a0c
 8013344:	08028a18 	.word	0x08028a18
 8013348:	08028a1c 	.word	0x08028a1c
 801334c:	08028a20 	.word	0x08028a20
 8013350:	08028a28 	.word	0x08028a28
 8013354:	08028a30 	.word	0x08028a30
 8013358:	08028a38 	.word	0x08028a38
 801335c:	08028a40 	.word	0x08028a40
 8013360:	08028a48 	.word	0x08028a48
 8013364:	08028a4c 	.word	0x08028a4c
 8013368:	08028a50 	.word	0x08028a50
 801336c:	08028a58 	.word	0x08028a58
 8013370:	08028a5c 	.word	0x08028a5c
 8013374:	08028a6c 	.word	0x08028a6c
 8013378:	08028a74 	.word	0x08028a74
 801337c:	08028a80 	.word	0x08028a80
 8013380:	08028a8c 	.word	0x08028a8c

08013384 <flashInit>:
static void cliFlash(cli_args_t *args);
#endif


bool flashInit(void)
{
 8013384:	b580      	push	{r7, lr}
 8013386:	af00      	add	r7, sp, #0

#ifdef _USE_HW_CLI
  cliAdd("flash", cliFlash);
 8013388:	4903      	ldr	r1, [pc, #12]	; (8013398 <flashInit+0x14>)
 801338a:	4804      	ldr	r0, [pc, #16]	; (801339c <flashInit+0x18>)
 801338c:	f7ff f972 	bl	8012674 <cliAdd>
#endif

  return true;
 8013390:	2301      	movs	r3, #1
}
 8013392:	4618      	mov	r0, r3
 8013394:	bd80      	pop	{r7, pc}
 8013396:	bf00      	nop
 8013398:	08013561 	.word	0x08013561
 801339c:	08028a98 	.word	0x08028a98

080133a0 <flashErase>:

bool flashErase(uint32_t addr, uint32_t length)
{
 80133a0:	b580      	push	{r7, lr}
 80133a2:	b08c      	sub	sp, #48	; 0x30
 80133a4:	af00      	add	r7, sp, #0
 80133a6:	6078      	str	r0, [r7, #4]
 80133a8:	6039      	str	r1, [r7, #0]
  bool ret = false;
 80133aa:	2300      	movs	r3, #0
 80133ac:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  HAL_StatusTypeDef status;
  FLASH_EraseInitTypeDef init;
  uint32_t page_error;

  int16_t  start_sector_num = -1;
 80133b0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80133b4:	85bb      	strh	r3, [r7, #44]	; 0x2c
  uint32_t sector_count = 0;
 80133b6:	2300      	movs	r3, #0
 80133b8:	62bb      	str	r3, [r7, #40]	; 0x28



  for (int i=0; i<FLASH_SECTOR_MAX; i++)
 80133ba:	2300      	movs	r3, #0
 80133bc:	627b      	str	r3, [r7, #36]	; 0x24
 80133be:	e015      	b.n	80133ec <flashErase+0x4c>
  {
    if (flashInSector(i, addr, length) == true)
 80133c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80133c2:	b29b      	uxth	r3, r3
 80133c4:	683a      	ldr	r2, [r7, #0]
 80133c6:	6879      	ldr	r1, [r7, #4]
 80133c8:	4618      	mov	r0, r3
 80133ca:	f000 f871 	bl	80134b0 <flashInSector>
 80133ce:	4603      	mov	r3, r0
 80133d0:	2b00      	cmp	r3, #0
 80133d2:	d008      	beq.n	80133e6 <flashErase+0x46>
    {
      if (start_sector_num < 0)
 80133d4:	f9b7 302c 	ldrsh.w	r3, [r7, #44]	; 0x2c
 80133d8:	2b00      	cmp	r3, #0
 80133da:	da01      	bge.n	80133e0 <flashErase+0x40>
      {
        start_sector_num = i;
 80133dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80133de:	85bb      	strh	r3, [r7, #44]	; 0x2c
      }
      sector_count++;
 80133e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80133e2:	3301      	adds	r3, #1
 80133e4:	62bb      	str	r3, [r7, #40]	; 0x28
  for (int i=0; i<FLASH_SECTOR_MAX; i++)
 80133e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80133e8:	3301      	adds	r3, #1
 80133ea:	627b      	str	r3, [r7, #36]	; 0x24
 80133ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80133ee:	2b07      	cmp	r3, #7
 80133f0:	dde6      	ble.n	80133c0 <flashErase+0x20>
    }
  }


  if (sector_count > 0)
 80133f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80133f4:	2b00      	cmp	r3, #0
 80133f6:	d020      	beq.n	801343a <flashErase+0x9a>
  {
    HAL_FLASH_Unlock();
 80133f8:	f00a fd22 	bl	801de40 <HAL_FLASH_Unlock>

    init.TypeErase   = FLASH_TYPEERASE_SECTORS;
 80133fc:	2300      	movs	r3, #0
 80133fe:	60fb      	str	r3, [r7, #12]
    init.Banks       = FLASH_BANK_1;
 8013400:	2301      	movs	r3, #1
 8013402:	613b      	str	r3, [r7, #16]
    init.Sector      = start_sector_num;
 8013404:	f9b7 302c 	ldrsh.w	r3, [r7, #44]	; 0x2c
 8013408:	617b      	str	r3, [r7, #20]
    init.NbSectors   = sector_count;
 801340a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801340c:	61bb      	str	r3, [r7, #24]
    init.VoltageRange = FLASH_VOLTAGE_RANGE_3;
 801340e:	2302      	movs	r3, #2
 8013410:	61fb      	str	r3, [r7, #28]

    status = HAL_FLASHEx_Erase(&init, &page_error);
 8013412:	f107 0208 	add.w	r2, r7, #8
 8013416:	f107 030c 	add.w	r3, r7, #12
 801341a:	4611      	mov	r1, r2
 801341c:	4618      	mov	r0, r3
 801341e:	f00a fe81 	bl	801e124 <HAL_FLASHEx_Erase>
 8013422:	4603      	mov	r3, r0
 8013424:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    if (status == HAL_OK)
 8013428:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 801342c:	2b00      	cmp	r3, #0
 801342e:	d102      	bne.n	8013436 <flashErase+0x96>
    {
      ret = true;
 8013430:	2301      	movs	r3, #1
 8013432:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    }

    HAL_FLASH_Lock();
 8013436:	f00a fd25 	bl	801de84 <HAL_FLASH_Lock>
  }

  return ret;
 801343a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 801343e:	4618      	mov	r0, r3
 8013440:	3730      	adds	r7, #48	; 0x30
 8013442:	46bd      	mov	sp, r7
 8013444:	bd80      	pop	{r7, pc}

08013446 <flashWrite>:

bool flashWrite(uint32_t addr, uint8_t *p_data, uint32_t length)
{
 8013446:	b5b0      	push	{r4, r5, r7, lr}
 8013448:	b088      	sub	sp, #32
 801344a:	af00      	add	r7, sp, #0
 801344c:	60f8      	str	r0, [r7, #12]
 801344e:	60b9      	str	r1, [r7, #8]
 8013450:	607a      	str	r2, [r7, #4]
  bool ret = true;
 8013452:	2301      	movs	r3, #1
 8013454:	77fb      	strb	r3, [r7, #31]
  HAL_StatusTypeDef status;


  HAL_FLASH_Unlock();
 8013456:	f00a fcf3 	bl	801de40 <HAL_FLASH_Unlock>

  for (int i=0; i<length; i+=1)
 801345a:	2300      	movs	r3, #0
 801345c:	61bb      	str	r3, [r7, #24]
 801345e:	e01b      	b.n	8013498 <flashWrite+0x52>
  {
    uint16_t data;

    data  = p_data[i+0] << 0;
 8013460:	69bb      	ldr	r3, [r7, #24]
 8013462:	68ba      	ldr	r2, [r7, #8]
 8013464:	4413      	add	r3, r2
 8013466:	781b      	ldrb	r3, [r3, #0]
 8013468:	82fb      	strh	r3, [r7, #22]

    status = HAL_FLASH_Program(FLASH_TYPEPROGRAM_BYTE, addr + i, (uint64_t)data);
 801346a:	69ba      	ldr	r2, [r7, #24]
 801346c:	68fb      	ldr	r3, [r7, #12]
 801346e:	18d1      	adds	r1, r2, r3
 8013470:	8afb      	ldrh	r3, [r7, #22]
 8013472:	2200      	movs	r2, #0
 8013474:	461c      	mov	r4, r3
 8013476:	4615      	mov	r5, r2
 8013478:	4622      	mov	r2, r4
 801347a:	462b      	mov	r3, r5
 801347c:	2000      	movs	r0, #0
 801347e:	f00a fc8b 	bl	801dd98 <HAL_FLASH_Program>
 8013482:	4603      	mov	r3, r0
 8013484:	757b      	strb	r3, [r7, #21]
    if (status != HAL_OK)
 8013486:	7d7b      	ldrb	r3, [r7, #21]
 8013488:	2b00      	cmp	r3, #0
 801348a:	d002      	beq.n	8013492 <flashWrite+0x4c>
    {
      ret = false;
 801348c:	2300      	movs	r3, #0
 801348e:	77fb      	strb	r3, [r7, #31]
      break;
 8013490:	e006      	b.n	80134a0 <flashWrite+0x5a>
  for (int i=0; i<length; i+=1)
 8013492:	69bb      	ldr	r3, [r7, #24]
 8013494:	3301      	adds	r3, #1
 8013496:	61bb      	str	r3, [r7, #24]
 8013498:	69bb      	ldr	r3, [r7, #24]
 801349a:	687a      	ldr	r2, [r7, #4]
 801349c:	429a      	cmp	r2, r3
 801349e:	d8df      	bhi.n	8013460 <flashWrite+0x1a>
    }
  }

  HAL_FLASH_Lock();
 80134a0:	f00a fcf0 	bl	801de84 <HAL_FLASH_Lock>

  return ret;
 80134a4:	7ffb      	ldrb	r3, [r7, #31]
}
 80134a6:	4618      	mov	r0, r3
 80134a8:	3720      	adds	r7, #32
 80134aa:	46bd      	mov	sp, r7
 80134ac:	bdb0      	pop	{r4, r5, r7, pc}
	...

080134b0 <flashInSector>:

  return ret;
}

bool flashInSector(uint16_t sector_num, uint32_t addr, uint32_t length)
{
 80134b0:	b480      	push	{r7}
 80134b2:	b08b      	sub	sp, #44	; 0x2c
 80134b4:	af00      	add	r7, sp, #0
 80134b6:	4603      	mov	r3, r0
 80134b8:	60b9      	str	r1, [r7, #8]
 80134ba:	607a      	str	r2, [r7, #4]
 80134bc:	81fb      	strh	r3, [r7, #14]
  bool ret = false;
 80134be:	2300      	movs	r3, #0
 80134c0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t sector_end;
  uint32_t flash_start;
  uint32_t flash_end;


  sector_start = flash_tbl[sector_num].addr;
 80134c4:	89fb      	ldrh	r3, [r7, #14]
 80134c6:	4a25      	ldr	r2, [pc, #148]	; (801355c <flashInSector+0xac>)
 80134c8:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80134cc:	623b      	str	r3, [r7, #32]
  sector_end   = flash_tbl[sector_num].addr + flash_tbl[sector_num].length - 1;
 80134ce:	89fb      	ldrh	r3, [r7, #14]
 80134d0:	4a22      	ldr	r2, [pc, #136]	; (801355c <flashInSector+0xac>)
 80134d2:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 80134d6:	89fb      	ldrh	r3, [r7, #14]
 80134d8:	4920      	ldr	r1, [pc, #128]	; (801355c <flashInSector+0xac>)
 80134da:	00db      	lsls	r3, r3, #3
 80134dc:	440b      	add	r3, r1
 80134de:	685b      	ldr	r3, [r3, #4]
 80134e0:	4413      	add	r3, r2
 80134e2:	3b01      	subs	r3, #1
 80134e4:	61fb      	str	r3, [r7, #28]
  flash_start  = addr;
 80134e6:	68bb      	ldr	r3, [r7, #8]
 80134e8:	61bb      	str	r3, [r7, #24]
  flash_end    = addr + length - 1;
 80134ea:	68ba      	ldr	r2, [r7, #8]
 80134ec:	687b      	ldr	r3, [r7, #4]
 80134ee:	4413      	add	r3, r2
 80134f0:	3b01      	subs	r3, #1
 80134f2:	617b      	str	r3, [r7, #20]


  if (sector_start >= flash_start && sector_start <= flash_end)
 80134f4:	6a3a      	ldr	r2, [r7, #32]
 80134f6:	69bb      	ldr	r3, [r7, #24]
 80134f8:	429a      	cmp	r2, r3
 80134fa:	d306      	bcc.n	801350a <flashInSector+0x5a>
 80134fc:	6a3a      	ldr	r2, [r7, #32]
 80134fe:	697b      	ldr	r3, [r7, #20]
 8013500:	429a      	cmp	r2, r3
 8013502:	d802      	bhi.n	801350a <flashInSector+0x5a>
  {
    ret = true;
 8013504:	2301      	movs	r3, #1
 8013506:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (sector_end >= flash_start && sector_end <= flash_end)
 801350a:	69fa      	ldr	r2, [r7, #28]
 801350c:	69bb      	ldr	r3, [r7, #24]
 801350e:	429a      	cmp	r2, r3
 8013510:	d306      	bcc.n	8013520 <flashInSector+0x70>
 8013512:	69fa      	ldr	r2, [r7, #28]
 8013514:	697b      	ldr	r3, [r7, #20]
 8013516:	429a      	cmp	r2, r3
 8013518:	d802      	bhi.n	8013520 <flashInSector+0x70>
  {
    ret = true;
 801351a:	2301      	movs	r3, #1
 801351c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (flash_start >= sector_start && flash_start <= sector_end)
 8013520:	69ba      	ldr	r2, [r7, #24]
 8013522:	6a3b      	ldr	r3, [r7, #32]
 8013524:	429a      	cmp	r2, r3
 8013526:	d306      	bcc.n	8013536 <flashInSector+0x86>
 8013528:	69ba      	ldr	r2, [r7, #24]
 801352a:	69fb      	ldr	r3, [r7, #28]
 801352c:	429a      	cmp	r2, r3
 801352e:	d802      	bhi.n	8013536 <flashInSector+0x86>
  {
    ret = true;
 8013530:	2301      	movs	r3, #1
 8013532:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (flash_end >= sector_start && flash_end <= sector_end)
 8013536:	697a      	ldr	r2, [r7, #20]
 8013538:	6a3b      	ldr	r3, [r7, #32]
 801353a:	429a      	cmp	r2, r3
 801353c:	d306      	bcc.n	801354c <flashInSector+0x9c>
 801353e:	697a      	ldr	r2, [r7, #20]
 8013540:	69fb      	ldr	r3, [r7, #28]
 8013542:	429a      	cmp	r2, r3
 8013544:	d802      	bhi.n	801354c <flashInSector+0x9c>
  {
    ret = true;
 8013546:	2301      	movs	r3, #1
 8013548:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  return ret;
 801354c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8013550:	4618      	mov	r0, r3
 8013552:	372c      	adds	r7, #44	; 0x2c
 8013554:	46bd      	mov	sp, r7
 8013556:	f85d 7b04 	ldr.w	r7, [sp], #4
 801355a:	4770      	bx	lr
 801355c:	2000007c 	.word	0x2000007c

08013560 <cliFlash>:



#ifdef _USE_HW_CLI
void cliFlash(cli_args_t *args)
{
 8013560:	b580      	push	{r7, lr}
 8013562:	b08c      	sub	sp, #48	; 0x30
 8013564:	af00      	add	r7, sp, #0
 8013566:	6078      	str	r0, [r7, #4]
  bool ret = false;
 8013568:	2300      	movs	r3, #0
 801356a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f



  if (args->argc == 1 && args->isStr(0, "info") == true)
 801356e:	687b      	ldr	r3, [r7, #4]
 8013570:	881b      	ldrh	r3, [r3, #0]
 8013572:	2b01      	cmp	r3, #1
 8013574:	d121      	bne.n	80135ba <cliFlash+0x5a>
 8013576:	687b      	ldr	r3, [r7, #4]
 8013578:	695b      	ldr	r3, [r3, #20]
 801357a:	495c      	ldr	r1, [pc, #368]	; (80136ec <cliFlash+0x18c>)
 801357c:	2000      	movs	r0, #0
 801357e:	4798      	blx	r3
 8013580:	4603      	mov	r3, r0
 8013582:	2b00      	cmp	r3, #0
 8013584:	d019      	beq.n	80135ba <cliFlash+0x5a>
  {
    for (int i=0; i<FLASH_SECTOR_MAX; i++)
 8013586:	2300      	movs	r3, #0
 8013588:	62bb      	str	r3, [r7, #40]	; 0x28
 801358a:	e010      	b.n	80135ae <cliFlash+0x4e>
    {
      cliPrintf("0x%X : %dKB\n", flash_tbl[i].addr, flash_tbl[i].length/1024);
 801358c:	4a58      	ldr	r2, [pc, #352]	; (80136f0 <cliFlash+0x190>)
 801358e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013590:	f852 1033 	ldr.w	r1, [r2, r3, lsl #3]
 8013594:	4a56      	ldr	r2, [pc, #344]	; (80136f0 <cliFlash+0x190>)
 8013596:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013598:	00db      	lsls	r3, r3, #3
 801359a:	4413      	add	r3, r2
 801359c:	685b      	ldr	r3, [r3, #4]
 801359e:	0a9b      	lsrs	r3, r3, #10
 80135a0:	461a      	mov	r2, r3
 80135a2:	4854      	ldr	r0, [pc, #336]	; (80136f4 <cliFlash+0x194>)
 80135a4:	f7fe ff56 	bl	8012454 <cliPrintf>
    for (int i=0; i<FLASH_SECTOR_MAX; i++)
 80135a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80135aa:	3301      	adds	r3, #1
 80135ac:	62bb      	str	r3, [r7, #40]	; 0x28
 80135ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80135b0:	2b07      	cmp	r3, #7
 80135b2:	ddeb      	ble.n	801358c <cliFlash+0x2c>
    }

    ret = true;
 80135b4:	2301      	movs	r3, #1
 80135b6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  }

  if (args->argc == 3 && args->isStr(0, "read") == true)
 80135ba:	687b      	ldr	r3, [r7, #4]
 80135bc:	881b      	ldrh	r3, [r3, #0]
 80135be:	2b03      	cmp	r3, #3
 80135c0:	d12b      	bne.n	801361a <cliFlash+0xba>
 80135c2:	687b      	ldr	r3, [r7, #4]
 80135c4:	695b      	ldr	r3, [r3, #20]
 80135c6:	494c      	ldr	r1, [pc, #304]	; (80136f8 <cliFlash+0x198>)
 80135c8:	2000      	movs	r0, #0
 80135ca:	4798      	blx	r3
 80135cc:	4603      	mov	r3, r0
 80135ce:	2b00      	cmp	r3, #0
 80135d0:	d023      	beq.n	801361a <cliFlash+0xba>
  {
    uint32_t addr;
    uint32_t length;

    addr   = (uint32_t)args->getData(1);
 80135d2:	687b      	ldr	r3, [r7, #4]
 80135d4:	689b      	ldr	r3, [r3, #8]
 80135d6:	2001      	movs	r0, #1
 80135d8:	4798      	blx	r3
 80135da:	4603      	mov	r3, r0
 80135dc:	623b      	str	r3, [r7, #32]
    length = (uint32_t)args->getData(2);
 80135de:	687b      	ldr	r3, [r7, #4]
 80135e0:	689b      	ldr	r3, [r3, #8]
 80135e2:	2002      	movs	r0, #2
 80135e4:	4798      	blx	r3
 80135e6:	4603      	mov	r3, r0
 80135e8:	61fb      	str	r3, [r7, #28]

    for (int i=0; i<length; i++)
 80135ea:	2300      	movs	r3, #0
 80135ec:	627b      	str	r3, [r7, #36]	; 0x24
 80135ee:	e00d      	b.n	801360c <cliFlash+0xac>
    {
      cliPrintf("0x%X : 0x%X\n", addr+i, *((uint8_t *)(addr+i)));
 80135f0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80135f2:	6a3b      	ldr	r3, [r7, #32]
 80135f4:	18d1      	adds	r1, r2, r3
 80135f6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80135f8:	6a3b      	ldr	r3, [r7, #32]
 80135fa:	4413      	add	r3, r2
 80135fc:	781b      	ldrb	r3, [r3, #0]
 80135fe:	461a      	mov	r2, r3
 8013600:	483e      	ldr	r0, [pc, #248]	; (80136fc <cliFlash+0x19c>)
 8013602:	f7fe ff27 	bl	8012454 <cliPrintf>
    for (int i=0; i<length; i++)
 8013606:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013608:	3301      	adds	r3, #1
 801360a:	627b      	str	r3, [r7, #36]	; 0x24
 801360c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801360e:	69fa      	ldr	r2, [r7, #28]
 8013610:	429a      	cmp	r2, r3
 8013612:	d8ed      	bhi.n	80135f0 <cliFlash+0x90>
    }

    ret = true;
 8013614:	2301      	movs	r3, #1
 8013616:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  }

  if (args->argc == 3 && args->isStr(0, "erase") == true)
 801361a:	687b      	ldr	r3, [r7, #4]
 801361c:	881b      	ldrh	r3, [r3, #0]
 801361e:	2b03      	cmp	r3, #3
 8013620:	d121      	bne.n	8013666 <cliFlash+0x106>
 8013622:	687b      	ldr	r3, [r7, #4]
 8013624:	695b      	ldr	r3, [r3, #20]
 8013626:	4936      	ldr	r1, [pc, #216]	; (8013700 <cliFlash+0x1a0>)
 8013628:	2000      	movs	r0, #0
 801362a:	4798      	blx	r3
 801362c:	4603      	mov	r3, r0
 801362e:	2b00      	cmp	r3, #0
 8013630:	d019      	beq.n	8013666 <cliFlash+0x106>
  {
    uint32_t addr;
    uint32_t length;

    addr   = (uint32_t)args->getData(1);
 8013632:	687b      	ldr	r3, [r7, #4]
 8013634:	689b      	ldr	r3, [r3, #8]
 8013636:	2001      	movs	r0, #1
 8013638:	4798      	blx	r3
 801363a:	4603      	mov	r3, r0
 801363c:	61bb      	str	r3, [r7, #24]
    length = (uint32_t)args->getData(2);
 801363e:	687b      	ldr	r3, [r7, #4]
 8013640:	689b      	ldr	r3, [r3, #8]
 8013642:	2002      	movs	r0, #2
 8013644:	4798      	blx	r3
 8013646:	4603      	mov	r3, r0
 8013648:	617b      	str	r3, [r7, #20]

    if (flashErase(addr, length) == true)
 801364a:	6979      	ldr	r1, [r7, #20]
 801364c:	69b8      	ldr	r0, [r7, #24]
 801364e:	f7ff fea7 	bl	80133a0 <flashErase>
 8013652:	4603      	mov	r3, r0
 8013654:	2b00      	cmp	r3, #0
 8013656:	d003      	beq.n	8013660 <cliFlash+0x100>
    {
      cliPrintf("Erase OK\n");
 8013658:	482a      	ldr	r0, [pc, #168]	; (8013704 <cliFlash+0x1a4>)
 801365a:	f7fe fefb 	bl	8012454 <cliPrintf>
 801365e:	e002      	b.n	8013666 <cliFlash+0x106>
    }
    else
    {
      cliPrintf("Erase Fail\n");
 8013660:	4829      	ldr	r0, [pc, #164]	; (8013708 <cliFlash+0x1a8>)
 8013662:	f7fe fef7 	bl	8012454 <cliPrintf>
    }
  }

  if (args->argc == 3 && args->isStr(0, "write") == true)
 8013666:	687b      	ldr	r3, [r7, #4]
 8013668:	881b      	ldrh	r3, [r3, #0]
 801366a:	2b03      	cmp	r3, #3
 801366c:	d127      	bne.n	80136be <cliFlash+0x15e>
 801366e:	687b      	ldr	r3, [r7, #4]
 8013670:	695b      	ldr	r3, [r3, #20]
 8013672:	4926      	ldr	r1, [pc, #152]	; (801370c <cliFlash+0x1ac>)
 8013674:	2000      	movs	r0, #0
 8013676:	4798      	blx	r3
 8013678:	4603      	mov	r3, r0
 801367a:	2b00      	cmp	r3, #0
 801367c:	d01f      	beq.n	80136be <cliFlash+0x15e>
  {
    uint32_t addr;
    uint32_t data;

    addr   = (uint32_t)args->getData(1);
 801367e:	687b      	ldr	r3, [r7, #4]
 8013680:	689b      	ldr	r3, [r3, #8]
 8013682:	2001      	movs	r0, #1
 8013684:	4798      	blx	r3
 8013686:	4603      	mov	r3, r0
 8013688:	613b      	str	r3, [r7, #16]
    data   = (uint32_t)args->getData(2);
 801368a:	687b      	ldr	r3, [r7, #4]
 801368c:	689b      	ldr	r3, [r3, #8]
 801368e:	2002      	movs	r0, #2
 8013690:	4798      	blx	r3
 8013692:	4603      	mov	r3, r0
 8013694:	60fb      	str	r3, [r7, #12]

    if (flashWrite(addr, (uint8_t *)&data, 4) == true)
 8013696:	f107 030c 	add.w	r3, r7, #12
 801369a:	2204      	movs	r2, #4
 801369c:	4619      	mov	r1, r3
 801369e:	6938      	ldr	r0, [r7, #16]
 80136a0:	f7ff fed1 	bl	8013446 <flashWrite>
 80136a4:	4603      	mov	r3, r0
 80136a6:	2b00      	cmp	r3, #0
 80136a8:	d003      	beq.n	80136b2 <cliFlash+0x152>
    {
      cliPrintf("Write OK\n");
 80136aa:	4819      	ldr	r0, [pc, #100]	; (8013710 <cliFlash+0x1b0>)
 80136ac:	f7fe fed2 	bl	8012454 <cliPrintf>
 80136b0:	e002      	b.n	80136b8 <cliFlash+0x158>
    }
    else
    {
      cliPrintf("Write Fail\n");
 80136b2:	4818      	ldr	r0, [pc, #96]	; (8013714 <cliFlash+0x1b4>)
 80136b4:	f7fe fece 	bl	8012454 <cliPrintf>
    }

    ret = true;
 80136b8:	2301      	movs	r3, #1
 80136ba:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  }

  if (ret != true)
 80136be:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80136c2:	f083 0301 	eor.w	r3, r3, #1
 80136c6:	b2db      	uxtb	r3, r3
 80136c8:	2b00      	cmp	r3, #0
 80136ca:	d00b      	beq.n	80136e4 <cliFlash+0x184>
  {
    cliPrintf("flash info\n");
 80136cc:	4812      	ldr	r0, [pc, #72]	; (8013718 <cliFlash+0x1b8>)
 80136ce:	f7fe fec1 	bl	8012454 <cliPrintf>
    cliPrintf("flash read  addr length\n");
 80136d2:	4812      	ldr	r0, [pc, #72]	; (801371c <cliFlash+0x1bc>)
 80136d4:	f7fe febe 	bl	8012454 <cliPrintf>
    cliPrintf("flash erase addr length\n");
 80136d8:	4811      	ldr	r0, [pc, #68]	; (8013720 <cliFlash+0x1c0>)
 80136da:	f7fe febb 	bl	8012454 <cliPrintf>
    cliPrintf("flash write addr data\n");
 80136de:	4811      	ldr	r0, [pc, #68]	; (8013724 <cliFlash+0x1c4>)
 80136e0:	f7fe feb8 	bl	8012454 <cliPrintf>
  }
}
 80136e4:	bf00      	nop
 80136e6:	3730      	adds	r7, #48	; 0x30
 80136e8:	46bd      	mov	sp, r7
 80136ea:	bd80      	pop	{r7, pc}
 80136ec:	08028aa0 	.word	0x08028aa0
 80136f0:	2000007c 	.word	0x2000007c
 80136f4:	08028aa8 	.word	0x08028aa8
 80136f8:	08028ab8 	.word	0x08028ab8
 80136fc:	08028ac0 	.word	0x08028ac0
 8013700:	08028ad0 	.word	0x08028ad0
 8013704:	08028ad8 	.word	0x08028ad8
 8013708:	08028ae4 	.word	0x08028ae4
 801370c:	08028af0 	.word	0x08028af0
 8013710:	08028af8 	.word	0x08028af8
 8013714:	08028b04 	.word	0x08028b04
 8013718:	08028b10 	.word	0x08028b10
 801371c:	08028b1c 	.word	0x08028b1c
 8013720:	08028b38 	.word	0x08028b38
 8013724:	08028b54 	.word	0x08028b54

08013728 <gpioInit>:
#endif



bool gpioInit(void)
{
 8013728:	b580      	push	{r7, lr}
 801372a:	b084      	sub	sp, #16
 801372c:	af00      	add	r7, sp, #0
  bool ret = true;
 801372e:	2301      	movs	r3, #1
 8013730:	72fb      	strb	r3, [r7, #11]


  __HAL_RCC_GPIOA_CLK_ENABLE();
 8013732:	2300      	movs	r3, #0
 8013734:	607b      	str	r3, [r7, #4]
 8013736:	4b24      	ldr	r3, [pc, #144]	; (80137c8 <gpioInit+0xa0>)
 8013738:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801373a:	4a23      	ldr	r2, [pc, #140]	; (80137c8 <gpioInit+0xa0>)
 801373c:	f043 0301 	orr.w	r3, r3, #1
 8013740:	6313      	str	r3, [r2, #48]	; 0x30
 8013742:	4b21      	ldr	r3, [pc, #132]	; (80137c8 <gpioInit+0xa0>)
 8013744:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8013746:	f003 0301 	and.w	r3, r3, #1
 801374a:	607b      	str	r3, [r7, #4]
 801374c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 801374e:	2300      	movs	r3, #0
 8013750:	603b      	str	r3, [r7, #0]
 8013752:	4b1d      	ldr	r3, [pc, #116]	; (80137c8 <gpioInit+0xa0>)
 8013754:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8013756:	4a1c      	ldr	r2, [pc, #112]	; (80137c8 <gpioInit+0xa0>)
 8013758:	f043 0302 	orr.w	r3, r3, #2
 801375c:	6313      	str	r3, [r2, #48]	; 0x30
 801375e:	4b1a      	ldr	r3, [pc, #104]	; (80137c8 <gpioInit+0xa0>)
 8013760:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8013762:	f003 0302 	and.w	r3, r3, #2
 8013766:	603b      	str	r3, [r7, #0]
 8013768:	683b      	ldr	r3, [r7, #0]

  for (int i=0; i<GPIO_MAX_CH; i++)
 801376a:	2300      	movs	r3, #0
 801376c:	60fb      	str	r3, [r7, #12]
 801376e:	e01e      	b.n	80137ae <gpioInit+0x86>
  {
    gpioPinMode(i, gpio_tbl[i].mode);
 8013770:	68fb      	ldr	r3, [r7, #12]
 8013772:	b2d8      	uxtb	r0, r3
 8013774:	4915      	ldr	r1, [pc, #84]	; (80137cc <gpioInit+0xa4>)
 8013776:	68fa      	ldr	r2, [r7, #12]
 8013778:	4613      	mov	r3, r2
 801377a:	005b      	lsls	r3, r3, #1
 801377c:	4413      	add	r3, r2
 801377e:	009b      	lsls	r3, r3, #2
 8013780:	440b      	add	r3, r1
 8013782:	3308      	adds	r3, #8
 8013784:	781b      	ldrb	r3, [r3, #0]
 8013786:	4619      	mov	r1, r3
 8013788:	f000 f826 	bl	80137d8 <gpioPinMode>
    gpioPinWrite(i, gpio_tbl[i].init_value);
 801378c:	68fb      	ldr	r3, [r7, #12]
 801378e:	b2d8      	uxtb	r0, r3
 8013790:	490e      	ldr	r1, [pc, #56]	; (80137cc <gpioInit+0xa4>)
 8013792:	68fa      	ldr	r2, [r7, #12]
 8013794:	4613      	mov	r3, r2
 8013796:	005b      	lsls	r3, r3, #1
 8013798:	4413      	add	r3, r2
 801379a:	009b      	lsls	r3, r3, #2
 801379c:	440b      	add	r3, r1
 801379e:	330b      	adds	r3, #11
 80137a0:	781b      	ldrb	r3, [r3, #0]
 80137a2:	4619      	mov	r1, r3
 80137a4:	f000 f88a 	bl	80138bc <gpioPinWrite>
  for (int i=0; i<GPIO_MAX_CH; i++)
 80137a8:	68fb      	ldr	r3, [r7, #12]
 80137aa:	3301      	adds	r3, #1
 80137ac:	60fb      	str	r3, [r7, #12]
 80137ae:	68fb      	ldr	r3, [r7, #12]
 80137b0:	2b0c      	cmp	r3, #12
 80137b2:	dddd      	ble.n	8013770 <gpioInit+0x48>
  }

#ifdef _USE_HW_CLI
  cliAdd("gpio", cliGpio);
 80137b4:	4906      	ldr	r1, [pc, #24]	; (80137d0 <gpioInit+0xa8>)
 80137b6:	4807      	ldr	r0, [pc, #28]	; (80137d4 <gpioInit+0xac>)
 80137b8:	f7fe ff5c 	bl	8012674 <cliAdd>
#endif

  return ret;
 80137bc:	7afb      	ldrb	r3, [r7, #11]
}
 80137be:	4618      	mov	r0, r3
 80137c0:	3710      	adds	r7, #16
 80137c2:	46bd      	mov	sp, r7
 80137c4:	bd80      	pop	{r7, pc}
 80137c6:	bf00      	nop
 80137c8:	40023800 	.word	0x40023800
 80137cc:	08028e68 	.word	0x08028e68
 80137d0:	080139d1 	.word	0x080139d1
 80137d4:	08028b6c 	.word	0x08028b6c

080137d8 <gpioPinMode>:

bool gpioPinMode(uint8_t ch, uint8_t mode)
{
 80137d8:	b580      	push	{r7, lr}
 80137da:	b088      	sub	sp, #32
 80137dc:	af00      	add	r7, sp, #0
 80137de:	4603      	mov	r3, r0
 80137e0:	460a      	mov	r2, r1
 80137e2:	71fb      	strb	r3, [r7, #7]
 80137e4:	4613      	mov	r3, r2
 80137e6:	71bb      	strb	r3, [r7, #6]
  bool ret = true;
 80137e8:	2301      	movs	r3, #1
 80137ea:	77fb      	strb	r3, [r7, #31]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80137ec:	f107 0308 	add.w	r3, r7, #8
 80137f0:	2200      	movs	r2, #0
 80137f2:	601a      	str	r2, [r3, #0]
 80137f4:	605a      	str	r2, [r3, #4]
 80137f6:	609a      	str	r2, [r3, #8]
 80137f8:	60da      	str	r2, [r3, #12]
 80137fa:	611a      	str	r2, [r3, #16]


  if (ch >= GPIO_MAX_CH)
 80137fc:	79fb      	ldrb	r3, [r7, #7]
 80137fe:	2b0c      	cmp	r3, #12
 8013800:	d901      	bls.n	8013806 <gpioPinMode+0x2e>
  {
    return false;
 8013802:	2300      	movs	r3, #0
 8013804:	e054      	b.n	80138b0 <gpioPinMode+0xd8>
  }

  switch(mode)
 8013806:	79bb      	ldrb	r3, [r7, #6]
 8013808:	2b06      	cmp	r3, #6
 801380a:	d838      	bhi.n	801387e <gpioPinMode+0xa6>
 801380c:	a201      	add	r2, pc, #4	; (adr r2, 8013814 <gpioPinMode+0x3c>)
 801380e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013812:	bf00      	nop
 8013814:	08013831 	.word	0x08013831
 8013818:	0801383b 	.word	0x0801383b
 801381c:	08013845 	.word	0x08013845
 8013820:	0801384f 	.word	0x0801384f
 8013824:	08013859 	.word	0x08013859
 8013828:	08013863 	.word	0x08013863
 801382c:	0801386d 	.word	0x0801386d
  {
    case _DEF_INPUT:
      GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8013830:	2300      	movs	r3, #0
 8013832:	60fb      	str	r3, [r7, #12]
      GPIO_InitStruct.Pull = GPIO_NOPULL;
 8013834:	2300      	movs	r3, #0
 8013836:	613b      	str	r3, [r7, #16]
      break;
 8013838:	e021      	b.n	801387e <gpioPinMode+0xa6>

    case _DEF_INPUT_PULLUP:
      GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 801383a:	2300      	movs	r3, #0
 801383c:	60fb      	str	r3, [r7, #12]
      GPIO_InitStruct.Pull = GPIO_PULLUP;
 801383e:	2301      	movs	r3, #1
 8013840:	613b      	str	r3, [r7, #16]
      break;
 8013842:	e01c      	b.n	801387e <gpioPinMode+0xa6>

    case _DEF_INPUT_PULLDOWN:
      GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8013844:	2300      	movs	r3, #0
 8013846:	60fb      	str	r3, [r7, #12]
      GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8013848:	2302      	movs	r3, #2
 801384a:	613b      	str	r3, [r7, #16]
      break;
 801384c:	e017      	b.n	801387e <gpioPinMode+0xa6>

    case _DEF_OUTPUT:
      GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 801384e:	2301      	movs	r3, #1
 8013850:	60fb      	str	r3, [r7, #12]
      GPIO_InitStruct.Pull = GPIO_NOPULL;
 8013852:	2300      	movs	r3, #0
 8013854:	613b      	str	r3, [r7, #16]
      break;
 8013856:	e012      	b.n	801387e <gpioPinMode+0xa6>

    case _DEF_OUTPUT_PULLUP:
      GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8013858:	2301      	movs	r3, #1
 801385a:	60fb      	str	r3, [r7, #12]
      GPIO_InitStruct.Pull = GPIO_PULLUP;
 801385c:	2301      	movs	r3, #1
 801385e:	613b      	str	r3, [r7, #16]
      break;
 8013860:	e00d      	b.n	801387e <gpioPinMode+0xa6>

    case _DEF_OUTPUT_PULLDOWN:
      GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8013862:	2301      	movs	r3, #1
 8013864:	60fb      	str	r3, [r7, #12]
      GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8013866:	2302      	movs	r3, #2
 8013868:	613b      	str	r3, [r7, #16]
      break;
 801386a:	e008      	b.n	801387e <gpioPinMode+0xa6>

    case _DEF_INPUT_AF_PP:
      GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 801386c:	2302      	movs	r3, #2
 801386e:	60fb      	str	r3, [r7, #12]
      GPIO_InitStruct.Pull = GPIO_NOPULL;
 8013870:	2300      	movs	r3, #0
 8013872:	613b      	str	r3, [r7, #16]
      GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8013874:	2300      	movs	r3, #0
 8013876:	617b      	str	r3, [r7, #20]
      GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8013878:	2302      	movs	r3, #2
 801387a:	61bb      	str	r3, [r7, #24]
      break;
 801387c:	bf00      	nop
  }

  GPIO_InitStruct.Pin = gpio_tbl[ch].pin;
 801387e:	79fa      	ldrb	r2, [r7, #7]
 8013880:	490d      	ldr	r1, [pc, #52]	; (80138b8 <gpioPinMode+0xe0>)
 8013882:	4613      	mov	r3, r2
 8013884:	005b      	lsls	r3, r3, #1
 8013886:	4413      	add	r3, r2
 8013888:	009b      	lsls	r3, r3, #2
 801388a:	440b      	add	r3, r1
 801388c:	3304      	adds	r3, #4
 801388e:	681b      	ldr	r3, [r3, #0]
 8013890:	60bb      	str	r3, [r7, #8]
  HAL_GPIO_Init(gpio_tbl[ch].port, &GPIO_InitStruct);
 8013892:	79fa      	ldrb	r2, [r7, #7]
 8013894:	4908      	ldr	r1, [pc, #32]	; (80138b8 <gpioPinMode+0xe0>)
 8013896:	4613      	mov	r3, r2
 8013898:	005b      	lsls	r3, r3, #1
 801389a:	4413      	add	r3, r2
 801389c:	009b      	lsls	r3, r3, #2
 801389e:	440b      	add	r3, r1
 80138a0:	681b      	ldr	r3, [r3, #0]
 80138a2:	f107 0208 	add.w	r2, r7, #8
 80138a6:	4611      	mov	r1, r2
 80138a8:	4618      	mov	r0, r3
 80138aa:	f00a fd5d 	bl	801e368 <HAL_GPIO_Init>

  return ret;
 80138ae:	7ffb      	ldrb	r3, [r7, #31]
}
 80138b0:	4618      	mov	r0, r3
 80138b2:	3720      	adds	r7, #32
 80138b4:	46bd      	mov	sp, r7
 80138b6:	bd80      	pop	{r7, pc}
 80138b8:	08028e68 	.word	0x08028e68

080138bc <gpioPinWrite>:

void gpioPinWrite(uint8_t ch, bool value)
{
 80138bc:	b590      	push	{r4, r7, lr}
 80138be:	b083      	sub	sp, #12
 80138c0:	af00      	add	r7, sp, #0
 80138c2:	4603      	mov	r3, r0
 80138c4:	460a      	mov	r2, r1
 80138c6:	71fb      	strb	r3, [r7, #7]
 80138c8:	4613      	mov	r3, r2
 80138ca:	71bb      	strb	r3, [r7, #6]
  if (ch >= GPIO_MAX_CH)
 80138cc:	79fb      	ldrb	r3, [r7, #7]
 80138ce:	2b0c      	cmp	r3, #12
 80138d0:	d840      	bhi.n	8013954 <gpioPinWrite+0x98>
  {
    return;
  }

  if (value)
 80138d2:	79bb      	ldrb	r3, [r7, #6]
 80138d4:	2b00      	cmp	r3, #0
 80138d6:	d01e      	beq.n	8013916 <gpioPinWrite+0x5a>
  {
    HAL_GPIO_WritePin(gpio_tbl[ch].port, gpio_tbl[ch].pin, gpio_tbl[ch].on_state);
 80138d8:	79fa      	ldrb	r2, [r7, #7]
 80138da:	4920      	ldr	r1, [pc, #128]	; (801395c <gpioPinWrite+0xa0>)
 80138dc:	4613      	mov	r3, r2
 80138de:	005b      	lsls	r3, r3, #1
 80138e0:	4413      	add	r3, r2
 80138e2:	009b      	lsls	r3, r3, #2
 80138e4:	440b      	add	r3, r1
 80138e6:	6818      	ldr	r0, [r3, #0]
 80138e8:	79fa      	ldrb	r2, [r7, #7]
 80138ea:	491c      	ldr	r1, [pc, #112]	; (801395c <gpioPinWrite+0xa0>)
 80138ec:	4613      	mov	r3, r2
 80138ee:	005b      	lsls	r3, r3, #1
 80138f0:	4413      	add	r3, r2
 80138f2:	009b      	lsls	r3, r3, #2
 80138f4:	440b      	add	r3, r1
 80138f6:	3304      	adds	r3, #4
 80138f8:	681b      	ldr	r3, [r3, #0]
 80138fa:	b299      	uxth	r1, r3
 80138fc:	79fa      	ldrb	r2, [r7, #7]
 80138fe:	4c17      	ldr	r4, [pc, #92]	; (801395c <gpioPinWrite+0xa0>)
 8013900:	4613      	mov	r3, r2
 8013902:	005b      	lsls	r3, r3, #1
 8013904:	4413      	add	r3, r2
 8013906:	009b      	lsls	r3, r3, #2
 8013908:	4423      	add	r3, r4
 801390a:	3309      	adds	r3, #9
 801390c:	781b      	ldrb	r3, [r3, #0]
 801390e:	461a      	mov	r2, r3
 8013910:	f00a ffaa 	bl	801e868 <HAL_GPIO_WritePin>
 8013914:	e01f      	b.n	8013956 <gpioPinWrite+0x9a>
  }
  else
  {
    HAL_GPIO_WritePin(gpio_tbl[ch].port, gpio_tbl[ch].pin, gpio_tbl[ch].off_state);
 8013916:	79fa      	ldrb	r2, [r7, #7]
 8013918:	4910      	ldr	r1, [pc, #64]	; (801395c <gpioPinWrite+0xa0>)
 801391a:	4613      	mov	r3, r2
 801391c:	005b      	lsls	r3, r3, #1
 801391e:	4413      	add	r3, r2
 8013920:	009b      	lsls	r3, r3, #2
 8013922:	440b      	add	r3, r1
 8013924:	6818      	ldr	r0, [r3, #0]
 8013926:	79fa      	ldrb	r2, [r7, #7]
 8013928:	490c      	ldr	r1, [pc, #48]	; (801395c <gpioPinWrite+0xa0>)
 801392a:	4613      	mov	r3, r2
 801392c:	005b      	lsls	r3, r3, #1
 801392e:	4413      	add	r3, r2
 8013930:	009b      	lsls	r3, r3, #2
 8013932:	440b      	add	r3, r1
 8013934:	3304      	adds	r3, #4
 8013936:	681b      	ldr	r3, [r3, #0]
 8013938:	b299      	uxth	r1, r3
 801393a:	79fa      	ldrb	r2, [r7, #7]
 801393c:	4c07      	ldr	r4, [pc, #28]	; (801395c <gpioPinWrite+0xa0>)
 801393e:	4613      	mov	r3, r2
 8013940:	005b      	lsls	r3, r3, #1
 8013942:	4413      	add	r3, r2
 8013944:	009b      	lsls	r3, r3, #2
 8013946:	4423      	add	r3, r4
 8013948:	330a      	adds	r3, #10
 801394a:	781b      	ldrb	r3, [r3, #0]
 801394c:	461a      	mov	r2, r3
 801394e:	f00a ff8b 	bl	801e868 <HAL_GPIO_WritePin>
 8013952:	e000      	b.n	8013956 <gpioPinWrite+0x9a>
    return;
 8013954:	bf00      	nop
  }
}
 8013956:	370c      	adds	r7, #12
 8013958:	46bd      	mov	sp, r7
 801395a:	bd90      	pop	{r4, r7, pc}
 801395c:	08028e68 	.word	0x08028e68

08013960 <gpioPinRead>:

bool gpioPinRead(uint8_t ch)
{
 8013960:	b580      	push	{r7, lr}
 8013962:	b084      	sub	sp, #16
 8013964:	af00      	add	r7, sp, #0
 8013966:	4603      	mov	r3, r0
 8013968:	71fb      	strb	r3, [r7, #7]
  bool ret = false;
 801396a:	2300      	movs	r3, #0
 801396c:	73fb      	strb	r3, [r7, #15]

  if (ch >= GPIO_MAX_CH)
 801396e:	79fb      	ldrb	r3, [r7, #7]
 8013970:	2b0c      	cmp	r3, #12
 8013972:	d901      	bls.n	8013978 <gpioPinRead+0x18>
  {
    return false;
 8013974:	2300      	movs	r3, #0
 8013976:	e024      	b.n	80139c2 <gpioPinRead+0x62>
  }

  if (HAL_GPIO_ReadPin(gpio_tbl[ch].port, gpio_tbl[ch].pin) == gpio_tbl[ch].on_state)
 8013978:	79fa      	ldrb	r2, [r7, #7]
 801397a:	4914      	ldr	r1, [pc, #80]	; (80139cc <gpioPinRead+0x6c>)
 801397c:	4613      	mov	r3, r2
 801397e:	005b      	lsls	r3, r3, #1
 8013980:	4413      	add	r3, r2
 8013982:	009b      	lsls	r3, r3, #2
 8013984:	440b      	add	r3, r1
 8013986:	6818      	ldr	r0, [r3, #0]
 8013988:	79fa      	ldrb	r2, [r7, #7]
 801398a:	4910      	ldr	r1, [pc, #64]	; (80139cc <gpioPinRead+0x6c>)
 801398c:	4613      	mov	r3, r2
 801398e:	005b      	lsls	r3, r3, #1
 8013990:	4413      	add	r3, r2
 8013992:	009b      	lsls	r3, r3, #2
 8013994:	440b      	add	r3, r1
 8013996:	3304      	adds	r3, #4
 8013998:	681b      	ldr	r3, [r3, #0]
 801399a:	b29b      	uxth	r3, r3
 801399c:	4619      	mov	r1, r3
 801399e:	f00a ff4b 	bl	801e838 <HAL_GPIO_ReadPin>
 80139a2:	4603      	mov	r3, r0
 80139a4:	4618      	mov	r0, r3
 80139a6:	79fa      	ldrb	r2, [r7, #7]
 80139a8:	4908      	ldr	r1, [pc, #32]	; (80139cc <gpioPinRead+0x6c>)
 80139aa:	4613      	mov	r3, r2
 80139ac:	005b      	lsls	r3, r3, #1
 80139ae:	4413      	add	r3, r2
 80139b0:	009b      	lsls	r3, r3, #2
 80139b2:	440b      	add	r3, r1
 80139b4:	3309      	adds	r3, #9
 80139b6:	781b      	ldrb	r3, [r3, #0]
 80139b8:	4298      	cmp	r0, r3
 80139ba:	d101      	bne.n	80139c0 <gpioPinRead+0x60>
  {
    ret = true;
 80139bc:	2301      	movs	r3, #1
 80139be:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 80139c0:	7bfb      	ldrb	r3, [r7, #15]
}
 80139c2:	4618      	mov	r0, r3
 80139c4:	3710      	adds	r7, #16
 80139c6:	46bd      	mov	sp, r7
 80139c8:	bd80      	pop	{r7, pc}
 80139ca:	bf00      	nop
 80139cc:	08028e68 	.word	0x08028e68

080139d0 <cliGpio>:



#ifdef _USE_HW_CLI
void cliGpio(cli_args_t *args)
{
 80139d0:	b590      	push	{r4, r7, lr}
 80139d2:	b087      	sub	sp, #28
 80139d4:	af00      	add	r7, sp, #0
 80139d6:	6078      	str	r0, [r7, #4]
  bool ret = false;
 80139d8:	2300      	movs	r3, #0
 80139da:	75fb      	strb	r3, [r7, #23]


  if (args->argc == 1 && args->isStr(0, "show") == true)
 80139dc:	687b      	ldr	r3, [r7, #4]
 80139de:	881b      	ldrh	r3, [r3, #0]
 80139e0:	2b01      	cmp	r3, #1
 80139e2:	d128      	bne.n	8013a36 <cliGpio+0x66>
 80139e4:	687b      	ldr	r3, [r7, #4]
 80139e6:	695b      	ldr	r3, [r3, #20]
 80139e8:	4947      	ldr	r1, [pc, #284]	; (8013b08 <cliGpio+0x138>)
 80139ea:	2000      	movs	r0, #0
 80139ec:	4798      	blx	r3
 80139ee:	4603      	mov	r3, r0
 80139f0:	2b00      	cmp	r3, #0
 80139f2:	d020      	beq.n	8013a36 <cliGpio+0x66>
  {
    while(cliKeepLoop())
 80139f4:	e018      	b.n	8013a28 <cliGpio+0x58>
    {
      for (int i=0; i<GPIO_MAX_CH; i++)
 80139f6:	2300      	movs	r3, #0
 80139f8:	613b      	str	r3, [r7, #16]
 80139fa:	e00c      	b.n	8013a16 <cliGpio+0x46>
      {
        cliPrintf("%d", gpioPinRead(i));
 80139fc:	693b      	ldr	r3, [r7, #16]
 80139fe:	b2db      	uxtb	r3, r3
 8013a00:	4618      	mov	r0, r3
 8013a02:	f7ff ffad 	bl	8013960 <gpioPinRead>
 8013a06:	4603      	mov	r3, r0
 8013a08:	4619      	mov	r1, r3
 8013a0a:	4840      	ldr	r0, [pc, #256]	; (8013b0c <cliGpio+0x13c>)
 8013a0c:	f7fe fd22 	bl	8012454 <cliPrintf>
      for (int i=0; i<GPIO_MAX_CH; i++)
 8013a10:	693b      	ldr	r3, [r7, #16]
 8013a12:	3301      	adds	r3, #1
 8013a14:	613b      	str	r3, [r7, #16]
 8013a16:	693b      	ldr	r3, [r7, #16]
 8013a18:	2b0c      	cmp	r3, #12
 8013a1a:	ddef      	ble.n	80139fc <cliGpio+0x2c>
      }
      cliPrintf("\n");
 8013a1c:	483c      	ldr	r0, [pc, #240]	; (8013b10 <cliGpio+0x140>)
 8013a1e:	f7fe fd19 	bl	8012454 <cliPrintf>
      delay(100);
 8013a22:	2064      	movs	r0, #100	; 0x64
 8013a24:	f7fe f81a 	bl	8011a5c <delay>
    while(cliKeepLoop())
 8013a28:	f7fe fe0e 	bl	8012648 <cliKeepLoop>
 8013a2c:	4603      	mov	r3, r0
 8013a2e:	2b00      	cmp	r3, #0
 8013a30:	d1e1      	bne.n	80139f6 <cliGpio+0x26>
    }
    ret = true;
 8013a32:	2301      	movs	r3, #1
 8013a34:	75fb      	strb	r3, [r7, #23]
  }

  if (args->argc == 2 && args->isStr(0, "read") == true)
 8013a36:	687b      	ldr	r3, [r7, #4]
 8013a38:	881b      	ldrh	r3, [r3, #0]
 8013a3a:	2b02      	cmp	r3, #2
 8013a3c:	d123      	bne.n	8013a86 <cliGpio+0xb6>
 8013a3e:	687b      	ldr	r3, [r7, #4]
 8013a40:	695b      	ldr	r3, [r3, #20]
 8013a42:	4934      	ldr	r1, [pc, #208]	; (8013b14 <cliGpio+0x144>)
 8013a44:	2000      	movs	r0, #0
 8013a46:	4798      	blx	r3
 8013a48:	4603      	mov	r3, r0
 8013a4a:	2b00      	cmp	r3, #0
 8013a4c:	d01b      	beq.n	8013a86 <cliGpio+0xb6>
  {
    uint8_t ch;

    ch = (uint8_t)args->getData(1);
 8013a4e:	687b      	ldr	r3, [r7, #4]
 8013a50:	689b      	ldr	r3, [r3, #8]
 8013a52:	2001      	movs	r0, #1
 8013a54:	4798      	blx	r3
 8013a56:	4603      	mov	r3, r0
 8013a58:	73fb      	strb	r3, [r7, #15]

    while(cliKeepLoop())
 8013a5a:	e00d      	b.n	8013a78 <cliGpio+0xa8>
    {
      cliPrintf("gpio read %d : %d\n", ch, gpioPinRead(ch));
 8013a5c:	7bfc      	ldrb	r4, [r7, #15]
 8013a5e:	7bfb      	ldrb	r3, [r7, #15]
 8013a60:	4618      	mov	r0, r3
 8013a62:	f7ff ff7d 	bl	8013960 <gpioPinRead>
 8013a66:	4603      	mov	r3, r0
 8013a68:	461a      	mov	r2, r3
 8013a6a:	4621      	mov	r1, r4
 8013a6c:	482a      	ldr	r0, [pc, #168]	; (8013b18 <cliGpio+0x148>)
 8013a6e:	f7fe fcf1 	bl	8012454 <cliPrintf>
      delay(100);
 8013a72:	2064      	movs	r0, #100	; 0x64
 8013a74:	f7fd fff2 	bl	8011a5c <delay>
    while(cliKeepLoop())
 8013a78:	f7fe fde6 	bl	8012648 <cliKeepLoop>
 8013a7c:	4603      	mov	r3, r0
 8013a7e:	2b00      	cmp	r3, #0
 8013a80:	d1ec      	bne.n	8013a5c <cliGpio+0x8c>
    }

    ret = true;
 8013a82:	2301      	movs	r3, #1
 8013a84:	75fb      	strb	r3, [r7, #23]
  }

  if (args->argc == 3 && args->isStr(0, "write") == true)
 8013a86:	687b      	ldr	r3, [r7, #4]
 8013a88:	881b      	ldrh	r3, [r3, #0]
 8013a8a:	2b03      	cmp	r3, #3
 8013a8c:	d126      	bne.n	8013adc <cliGpio+0x10c>
 8013a8e:	687b      	ldr	r3, [r7, #4]
 8013a90:	695b      	ldr	r3, [r3, #20]
 8013a92:	4922      	ldr	r1, [pc, #136]	; (8013b1c <cliGpio+0x14c>)
 8013a94:	2000      	movs	r0, #0
 8013a96:	4798      	blx	r3
 8013a98:	4603      	mov	r3, r0
 8013a9a:	2b00      	cmp	r3, #0
 8013a9c:	d01e      	beq.n	8013adc <cliGpio+0x10c>
  {
    uint8_t ch;
    uint8_t data;

    ch   = (uint8_t)args->getData(1);
 8013a9e:	687b      	ldr	r3, [r7, #4]
 8013aa0:	689b      	ldr	r3, [r3, #8]
 8013aa2:	2001      	movs	r0, #1
 8013aa4:	4798      	blx	r3
 8013aa6:	4603      	mov	r3, r0
 8013aa8:	73bb      	strb	r3, [r7, #14]
    data = (uint8_t)args->getData(2);
 8013aaa:	687b      	ldr	r3, [r7, #4]
 8013aac:	689b      	ldr	r3, [r3, #8]
 8013aae:	2002      	movs	r0, #2
 8013ab0:	4798      	blx	r3
 8013ab2:	4603      	mov	r3, r0
 8013ab4:	737b      	strb	r3, [r7, #13]

    gpioPinWrite(ch, data);
 8013ab6:	7b7b      	ldrb	r3, [r7, #13]
 8013ab8:	2b00      	cmp	r3, #0
 8013aba:	bf14      	ite	ne
 8013abc:	2301      	movne	r3, #1
 8013abe:	2300      	moveq	r3, #0
 8013ac0:	b2da      	uxtb	r2, r3
 8013ac2:	7bbb      	ldrb	r3, [r7, #14]
 8013ac4:	4611      	mov	r1, r2
 8013ac6:	4618      	mov	r0, r3
 8013ac8:	f7ff fef8 	bl	80138bc <gpioPinWrite>

    cliPrintf("gpio write %d : %d\n", ch, data);
 8013acc:	7bbb      	ldrb	r3, [r7, #14]
 8013ace:	7b7a      	ldrb	r2, [r7, #13]
 8013ad0:	4619      	mov	r1, r3
 8013ad2:	4813      	ldr	r0, [pc, #76]	; (8013b20 <cliGpio+0x150>)
 8013ad4:	f7fe fcbe 	bl	8012454 <cliPrintf>
    ret = true;
 8013ad8:	2301      	movs	r3, #1
 8013ada:	75fb      	strb	r3, [r7, #23]
  }

  if (ret != true)
 8013adc:	7dfb      	ldrb	r3, [r7, #23]
 8013ade:	f083 0301 	eor.w	r3, r3, #1
 8013ae2:	b2db      	uxtb	r3, r3
 8013ae4:	2b00      	cmp	r3, #0
 8013ae6:	d00a      	beq.n	8013afe <cliGpio+0x12e>
  {
    cliPrintf("gpio show\n");
 8013ae8:	480e      	ldr	r0, [pc, #56]	; (8013b24 <cliGpio+0x154>)
 8013aea:	f7fe fcb3 	bl	8012454 <cliPrintf>
    cliPrintf("gpio read ch[0~%d]\n", GPIO_MAX_CH-1);
 8013aee:	210c      	movs	r1, #12
 8013af0:	480d      	ldr	r0, [pc, #52]	; (8013b28 <cliGpio+0x158>)
 8013af2:	f7fe fcaf 	bl	8012454 <cliPrintf>
    cliPrintf("gpio write ch[0~%d] 0:1\n", GPIO_MAX_CH-1);
 8013af6:	210c      	movs	r1, #12
 8013af8:	480c      	ldr	r0, [pc, #48]	; (8013b2c <cliGpio+0x15c>)
 8013afa:	f7fe fcab 	bl	8012454 <cliPrintf>
  }
}
 8013afe:	bf00      	nop
 8013b00:	371c      	adds	r7, #28
 8013b02:	46bd      	mov	sp, r7
 8013b04:	bd90      	pop	{r4, r7, pc}
 8013b06:	bf00      	nop
 8013b08:	08028b74 	.word	0x08028b74
 8013b0c:	08028b7c 	.word	0x08028b7c
 8013b10:	08028b80 	.word	0x08028b80
 8013b14:	08028b84 	.word	0x08028b84
 8013b18:	08028b8c 	.word	0x08028b8c
 8013b1c:	08028ba0 	.word	0x08028ba0
 8013b20:	08028ba8 	.word	0x08028ba8
 8013b24:	08028bbc 	.word	0x08028bbc
 8013b28:	08028bc8 	.word	0x08028bc8
 8013b2c:	08028bdc 	.word	0x08028bdc

08013b30 <TransferDoneISR>:
#ifdef _USE_HW_CLI
static void cliLcd(cli_args_t *args);
#endif

void TransferDoneISR(void)
{
 8013b30:	b580      	push	{r7, lr}
 8013b32:	af00      	add	r7, sp, #0
  fps_time = millis() - fps_pre_time;
 8013b34:	f7fd ff9d 	bl	8011a72 <millis>
 8013b38:	4602      	mov	r2, r0
 8013b3a:	4b0d      	ldr	r3, [pc, #52]	; (8013b70 <TransferDoneISR+0x40>)
 8013b3c:	681b      	ldr	r3, [r3, #0]
 8013b3e:	1ad3      	subs	r3, r2, r3
 8013b40:	4a0c      	ldr	r2, [pc, #48]	; (8013b74 <TransferDoneISR+0x44>)
 8013b42:	6013      	str	r3, [r2, #0]
  fps_pre_time = millis();
 8013b44:	f7fd ff95 	bl	8011a72 <millis>
 8013b48:	4603      	mov	r3, r0
 8013b4a:	4a09      	ldr	r2, [pc, #36]	; (8013b70 <TransferDoneISR+0x40>)
 8013b4c:	6013      	str	r3, [r2, #0]

  if (fps_time > 0)
 8013b4e:	4b09      	ldr	r3, [pc, #36]	; (8013b74 <TransferDoneISR+0x44>)
 8013b50:	681b      	ldr	r3, [r3, #0]
 8013b52:	2b00      	cmp	r3, #0
 8013b54:	d007      	beq.n	8013b66 <TransferDoneISR+0x36>
  {
    fps_count = 1000 / fps_time;
 8013b56:	4b07      	ldr	r3, [pc, #28]	; (8013b74 <TransferDoneISR+0x44>)
 8013b58:	681b      	ldr	r3, [r3, #0]
 8013b5a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8013b5e:	fbb2 f3f3 	udiv	r3, r2, r3
 8013b62:	4a05      	ldr	r2, [pc, #20]	; (8013b78 <TransferDoneISR+0x48>)
 8013b64:	6013      	str	r3, [r2, #0]
  }

  lcd_request_draw = false;
 8013b66:	4b05      	ldr	r3, [pc, #20]	; (8013b7c <TransferDoneISR+0x4c>)
 8013b68:	2200      	movs	r2, #0
 8013b6a:	701a      	strb	r2, [r3, #0]
}
 8013b6c:	bf00      	nop
 8013b6e:	bd80      	pop	{r7, pc}
 8013b70:	200009f4 	.word	0x200009f4
 8013b74:	200009f8 	.word	0x200009f8
 8013b78:	200009fc 	.word	0x200009fc
 8013b7c:	200009f2 	.word	0x200009f2

08013b80 <lcdInit>:


bool lcdInit(void)
{
 8013b80:	b580      	push	{r7, lr}
 8013b82:	b084      	sub	sp, #16
 8013b84:	af02      	add	r7, sp, #8
  backlight_value = 100;
 8013b86:	4b27      	ldr	r3, [pc, #156]	; (8013c24 <lcdInit+0xa4>)
 8013b88:	2264      	movs	r2, #100	; 0x64
 8013b8a:	701a      	strb	r2, [r3, #0]


#ifdef _USE_HW_ST7735
  is_init = st7735Init();
 8013b8c:	f004 faf4 	bl	8018178 <st7735Init>
 8013b90:	4603      	mov	r3, r0
 8013b92:	461a      	mov	r2, r3
 8013b94:	4b24      	ldr	r3, [pc, #144]	; (8013c28 <lcdInit+0xa8>)
 8013b96:	701a      	strb	r2, [r3, #0]
  st7735InitDriver(&lcd);
 8013b98:	4824      	ldr	r0, [pc, #144]	; (8013c2c <lcdInit+0xac>)
 8013b9a:	f004 faf9 	bl	8018190 <st7735InitDriver>
#ifdef _USE_HW_SSD1306
  is_init = ssd1306Init();
  ssd1306InitDriver(&lcd);
#endif

  lcd.setCallBack(TransferDoneISR);
 8013b9e:	4b23      	ldr	r3, [pc, #140]	; (8013c2c <lcdInit+0xac>)
 8013ba0:	695b      	ldr	r3, [r3, #20]
 8013ba2:	4823      	ldr	r0, [pc, #140]	; (8013c30 <lcdInit+0xb0>)
 8013ba4:	4798      	blx	r3


  for (int i=0; i<LCD_WIDTH*LCD_HEIGHT; i++)
 8013ba6:	2300      	movs	r3, #0
 8013ba8:	607b      	str	r3, [r7, #4]
 8013baa:	e007      	b.n	8013bbc <lcdInit+0x3c>
  {
    frame_buffer[0][i] = black;
 8013bac:	4a21      	ldr	r2, [pc, #132]	; (8013c34 <lcdInit+0xb4>)
 8013bae:	687b      	ldr	r3, [r7, #4]
 8013bb0:	2100      	movs	r1, #0
 8013bb2:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
  for (int i=0; i<LCD_WIDTH*LCD_HEIGHT; i++)
 8013bb6:	687b      	ldr	r3, [r7, #4]
 8013bb8:	3301      	adds	r3, #1
 8013bba:	607b      	str	r3, [r7, #4]
 8013bbc:	687b      	ldr	r3, [r7, #4]
 8013bbe:	f5b3 4fa0 	cmp.w	r3, #20480	; 0x5000
 8013bc2:	dbf3      	blt.n	8013bac <lcdInit+0x2c>
  }
  memset(frame_buffer, 0x00, sizeof(frame_buffer));
 8013bc4:	f44f 4220 	mov.w	r2, #40960	; 0xa000
 8013bc8:	2100      	movs	r1, #0
 8013bca:	481a      	ldr	r0, [pc, #104]	; (8013c34 <lcdInit+0xb4>)
 8013bcc:	f010 fabe 	bl	802414c <memset>

  p_draw_frame_buf = frame_buffer[frame_index];
 8013bd0:	4b19      	ldr	r3, [pc, #100]	; (8013c38 <lcdInit+0xb8>)
 8013bd2:	781b      	ldrb	r3, [r3, #0]
 8013bd4:	461a      	mov	r2, r3
 8013bd6:	4613      	mov	r3, r2
 8013bd8:	009b      	lsls	r3, r3, #2
 8013bda:	4413      	add	r3, r2
 8013bdc:	035b      	lsls	r3, r3, #13
 8013bde:	4a15      	ldr	r2, [pc, #84]	; (8013c34 <lcdInit+0xb4>)
 8013be0:	4413      	add	r3, r2
 8013be2:	4a16      	ldr	r2, [pc, #88]	; (8013c3c <lcdInit+0xbc>)
 8013be4:	6013      	str	r3, [r2, #0]


  lcdDrawFillRect(0, 0, LCD_WIDTH, LCD_HEIGHT, black);
 8013be6:	2300      	movs	r3, #0
 8013be8:	9300      	str	r3, [sp, #0]
 8013bea:	2380      	movs	r3, #128	; 0x80
 8013bec:	22a0      	movs	r2, #160	; 0xa0
 8013bee:	2100      	movs	r1, #0
 8013bf0:	2000      	movs	r0, #0
 8013bf2:	f000 fbdb 	bl	80143ac <lcdDrawFillRect>
  lcdUpdateDraw();
 8013bf6:	f000 fa9f 	bl	8014138 <lcdUpdateDraw>

  lcdSetBackLight(100);
 8013bfa:	2064      	movs	r0, #100	; 0x64
 8013bfc:	f000 f830 	bl	8013c60 <lcdSetBackLight>


  if (is_init != true)
 8013c00:	4b09      	ldr	r3, [pc, #36]	; (8013c28 <lcdInit+0xa8>)
 8013c02:	781b      	ldrb	r3, [r3, #0]
 8013c04:	f083 0301 	eor.w	r3, r3, #1
 8013c08:	b2db      	uxtb	r3, r3
 8013c0a:	2b00      	cmp	r3, #0
 8013c0c:	d001      	beq.n	8013c12 <lcdInit+0x92>
  {
    return false;
 8013c0e:	2300      	movs	r3, #0
 8013c10:	e004      	b.n	8013c1c <lcdInit+0x9c>
  }

#ifdef _USE_HW_CLI
  cliAdd("lcd", cliLcd);
 8013c12:	490b      	ldr	r1, [pc, #44]	; (8013c40 <lcdInit+0xc0>)
 8013c14:	480b      	ldr	r0, [pc, #44]	; (8013c44 <lcdInit+0xc4>)
 8013c16:	f7fe fd2d 	bl	8012674 <cliAdd>
#endif

  return true;
 8013c1a:	2301      	movs	r3, #1
}
 8013c1c:	4618      	mov	r0, r3
 8013c1e:	3708      	adds	r7, #8
 8013c20:	46bd      	mov	sp, r7
 8013c22:	bd80      	pop	{r7, pc}
 8013c24:	200000bc 	.word	0x200000bc
 8013c28:	200009f0 	.word	0x200009f0
 8013c2c:	200009d4 	.word	0x200009d4
 8013c30:	08013b31 	.word	0x08013b31
 8013c34:	20000a40 	.word	0x20000a40
 8013c38:	200009f1 	.word	0x200009f1
 8013c3c:	20000a00 	.word	0x20000a00
 8013c40:	08014879 	.word	0x08014879
 8013c44:	08028f04 	.word	0x08028f04

08013c48 <lcdIsInit>:
{
  return draw_frame_time;
}

bool lcdIsInit(void)
{
 8013c48:	b480      	push	{r7}
 8013c4a:	af00      	add	r7, sp, #0
  return is_init;
 8013c4c:	4b03      	ldr	r3, [pc, #12]	; (8013c5c <lcdIsInit+0x14>)
 8013c4e:	781b      	ldrb	r3, [r3, #0]
}
 8013c50:	4618      	mov	r0, r3
 8013c52:	46bd      	mov	sp, r7
 8013c54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013c58:	4770      	bx	lr
 8013c5a:	bf00      	nop
 8013c5c:	200009f0 	.word	0x200009f0

08013c60 <lcdSetBackLight>:
{
  return backlight_value;
}

void lcdSetBackLight(uint8_t value)
{
 8013c60:	b580      	push	{r7, lr}
 8013c62:	b082      	sub	sp, #8
 8013c64:	af00      	add	r7, sp, #0
 8013c66:	4603      	mov	r3, r0
 8013c68:	71fb      	strb	r3, [r7, #7]
  value = constrain(value, 0, 100);
 8013c6a:	79fb      	ldrb	r3, [r7, #7]
 8013c6c:	2b64      	cmp	r3, #100	; 0x64
 8013c6e:	bf28      	it	cs
 8013c70:	2364      	movcs	r3, #100	; 0x64
 8013c72:	71fb      	strb	r3, [r7, #7]

  if (value != backlight_value)
 8013c74:	4b0c      	ldr	r3, [pc, #48]	; (8013ca8 <lcdSetBackLight+0x48>)
 8013c76:	781b      	ldrb	r3, [r3, #0]
 8013c78:	79fa      	ldrb	r2, [r7, #7]
 8013c7a:	429a      	cmp	r2, r3
 8013c7c:	d002      	beq.n	8013c84 <lcdSetBackLight+0x24>
  {
    backlight_value = value;
 8013c7e:	4a0a      	ldr	r2, [pc, #40]	; (8013ca8 <lcdSetBackLight+0x48>)
 8013c80:	79fb      	ldrb	r3, [r7, #7]
 8013c82:	7013      	strb	r3, [r2, #0]
  }

  if (backlight_value > 0)
 8013c84:	4b08      	ldr	r3, [pc, #32]	; (8013ca8 <lcdSetBackLight+0x48>)
 8013c86:	781b      	ldrb	r3, [r3, #0]
 8013c88:	2b00      	cmp	r3, #0
 8013c8a:	d004      	beq.n	8013c96 <lcdSetBackLight+0x36>
  {
    gpioPinWrite(_PIN_DEF_BL_CTL, _DEF_HIGH);
 8013c8c:	2101      	movs	r1, #1
 8013c8e:	2001      	movs	r0, #1
 8013c90:	f7ff fe14 	bl	80138bc <gpioPinWrite>
  }
  else
  {
    gpioPinWrite(_PIN_DEF_BL_CTL, _DEF_LOW);
  }
}
 8013c94:	e003      	b.n	8013c9e <lcdSetBackLight+0x3e>
    gpioPinWrite(_PIN_DEF_BL_CTL, _DEF_LOW);
 8013c96:	2100      	movs	r1, #0
 8013c98:	2001      	movs	r0, #1
 8013c9a:	f7ff fe0f 	bl	80138bc <gpioPinWrite>
}
 8013c9e:	bf00      	nop
 8013ca0:	3708      	adds	r7, #8
 8013ca2:	46bd      	mov	sp, r7
 8013ca4:	bd80      	pop	{r7, pc}
 8013ca6:	bf00      	nop
 8013ca8:	200000bc 	.word	0x200000bc

08013cac <lcdDrawPixel>:
  return p_draw_frame_buf[y_pos * LCD_WIDTH + x_pos];
}

LCD_OPT_DEF void lcdDrawPixel(uint16_t x_pos, uint16_t y_pos, uint32_t rgb_code)
{
  p_draw_frame_buf[y_pos * LCD_WIDTH + x_pos] = rgb_code;
 8013cac:	4b04      	ldr	r3, [pc, #16]	; (8013cc0 <lcdDrawPixel+0x14>)
 8013cae:	eb01 0181 	add.w	r1, r1, r1, lsl #2
 8013cb2:	681b      	ldr	r3, [r3, #0]
 8013cb4:	eb00 1141 	add.w	r1, r0, r1, lsl #5
 8013cb8:	f823 2011 	strh.w	r2, [r3, r1, lsl #1]
}
 8013cbc:	4770      	bx	lr
 8013cbe:	bf00      	nop
 8013cc0:	20000a00 	.word	0x20000a00

08013cc4 <lcdClearBuffer>:

  lcdUpdateDraw();
}

LCD_OPT_DEF void lcdClearBuffer(uint32_t rgb_code)
{
 8013cc4:	b510      	push	{r4, lr}
 8013cc6:	4604      	mov	r4, r0
  uint16_t *p_buf = lcdGetFrameBuffer();
 8013cc8:	f000 fa62 	bl	8014190 <lcdGetFrameBuffer>
 8013ccc:	f500 411f 	add.w	r1, r0, #40704	; 0x9f00

  for (int i=0; i<LCD_WIDTH * LCD_HEIGHT; i++)
  {
    p_buf[i] = rgb_code;
 8013cd0:	b2a2      	uxth	r2, r4
 8013cd2:	1e83      	subs	r3, r0, #2
 8013cd4:	31fe      	adds	r1, #254	; 0xfe
 8013cd6:	f823 2f02 	strh.w	r2, [r3, #2]!
  for (int i=0; i<LCD_WIDTH * LCD_HEIGHT; i++)
 8013cda:	428b      	cmp	r3, r1
 8013cdc:	d1fb      	bne.n	8013cd6 <lcdClearBuffer+0x12>
  }
}
 8013cde:	bd10      	pop	{r4, pc}

08013ce0 <lcdDrawCircleHelper>:
    lcdDrawHLine(x0 - x, y0 - r, 2 * x+1, color);
  }
}

LCD_OPT_DEF void lcdDrawCircleHelper( int32_t x0, int32_t y0, int32_t r, uint8_t cornername, uint32_t color)
{
 8013ce0:	e92d 4f70 	stmdb	sp!, {r4, r5, r6, r8, r9, sl, fp, lr}
 8013ce4:	4616      	mov	r6, r2
 8013ce6:	b086      	sub	sp, #24
  int32_t f     = 1 - r;
  int32_t ddF_x = 1;
  int32_t ddF_y = -2 * r;
  int32_t x     = 0;

  while (x < r)
 8013ce8:	2e00      	cmp	r6, #0
{
 8013cea:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  int32_t ddF_y = -2 * r;
 8013cec:	ebc6 7bc6 	rsb	fp, r6, r6, lsl #31
  while (x < r)
 8013cf0:	f340 808d 	ble.w	8013e0e <lcdDrawCircleHelper+0x12e>
    x++;
    ddF_x += 2;
    f     += ddF_x;
    if (cornername & 0x4)
    {
      lcdDrawPixel(x0 + x, y0 + r, color);
 8013cf4:	fa1f f981 	uxth.w	r9, r1
 8013cf8:	f003 0104 	and.w	r1, r3, #4
 8013cfc:	9103      	str	r1, [sp, #12]
 8013cfe:	f003 0102 	and.w	r1, r3, #2
 8013d02:	9101      	str	r1, [sp, #4]
 8013d04:	f003 0108 	and.w	r1, r3, #8
 8013d08:	f003 0301 	and.w	r3, r3, #1
 8013d0c:	f1c6 0401 	rsb	r4, r6, #1
 8013d10:	ea4f 0b4b 	mov.w	fp, fp, lsl #1
 8013d14:	fa1f f880 	uxth.w	r8, r0
 8013d18:	9102      	str	r1, [sp, #8]
 8013d1a:	9304      	str	r3, [sp, #16]
  int32_t x     = 0;
 8013d1c:	2500      	movs	r5, #0
 8013d1e:	e00a      	b.n	8013d36 <lcdDrawCircleHelper+0x56>
      lcdDrawPixel(x0 + r, y0 + x, color);
    }
    if (cornername & 0x2)
 8013d20:	9b01      	ldr	r3, [sp, #4]
 8013d22:	2b00      	cmp	r3, #0
 8013d24:	d12c      	bne.n	8013d80 <lcdDrawCircleHelper+0xa0>
    {
      lcdDrawPixel(x0 + x, y0 - r, color);
      lcdDrawPixel(x0 + r, y0 - x, color);
    }
    if (cornername & 0x8)
 8013d26:	9b02      	ldr	r3, [sp, #8]
 8013d28:	2b00      	cmp	r3, #0
 8013d2a:	d141      	bne.n	8013db0 <lcdDrawCircleHelper+0xd0>
    {
      lcdDrawPixel(x0 - r, y0 + x, color);
      lcdDrawPixel(x0 - x, y0 + r, color);
    }
    if (cornername & 0x1)
 8013d2c:	9b04      	ldr	r3, [sp, #16]
 8013d2e:	2b00      	cmp	r3, #0
 8013d30:	d156      	bne.n	8013de0 <lcdDrawCircleHelper+0x100>
  while (x < r)
 8013d32:	42ae      	cmp	r6, r5
 8013d34:	dd6b      	ble.n	8013e0e <lcdDrawCircleHelper+0x12e>
    if (f >= 0)
 8013d36:	2c00      	cmp	r4, #0
 8013d38:	db03      	blt.n	8013d42 <lcdDrawCircleHelper+0x62>
      ddF_y += 2;
 8013d3a:	f10b 0b02 	add.w	fp, fp, #2
      r--;
 8013d3e:	3e01      	subs	r6, #1
      f     += ddF_y;
 8013d40:	445c      	add	r4, fp
    x++;
 8013d42:	3501      	adds	r5, #1
    if (cornername & 0x4)
 8013d44:	9b03      	ldr	r3, [sp, #12]
    f     += ddF_x;
 8013d46:	eb04 0445 	add.w	r4, r4, r5, lsl #1
 8013d4a:	3401      	adds	r4, #1
    if (cornername & 0x4)
 8013d4c:	2b00      	cmp	r3, #0
 8013d4e:	d0e7      	beq.n	8013d20 <lcdDrawCircleHelper+0x40>
      lcdDrawPixel(x0 + x, y0 + r, color);
 8013d50:	b2b3      	uxth	r3, r6
 8013d52:	fa1f fa85 	uxth.w	sl, r5
 8013d56:	eb09 0103 	add.w	r1, r9, r3
 8013d5a:	eb08 000a 	add.w	r0, r8, sl
 8013d5e:	b289      	uxth	r1, r1
 8013d60:	b280      	uxth	r0, r0
 8013d62:	9305      	str	r3, [sp, #20]
 8013d64:	f7ff ffa2 	bl	8013cac <lcdDrawPixel>
      lcdDrawPixel(x0 + r, y0 + x, color);
 8013d68:	9b05      	ldr	r3, [sp, #20]
 8013d6a:	eb09 010a 	add.w	r1, r9, sl
 8013d6e:	eb08 0003 	add.w	r0, r8, r3
 8013d72:	b289      	uxth	r1, r1
 8013d74:	b280      	uxth	r0, r0
 8013d76:	f7ff ff99 	bl	8013cac <lcdDrawPixel>
    if (cornername & 0x2)
 8013d7a:	9b01      	ldr	r3, [sp, #4]
 8013d7c:	2b00      	cmp	r3, #0
 8013d7e:	d0d2      	beq.n	8013d26 <lcdDrawCircleHelper+0x46>
      lcdDrawPixel(x0 + x, y0 - r, color);
 8013d80:	b2b3      	uxth	r3, r6
 8013d82:	fa1f fa85 	uxth.w	sl, r5
 8013d86:	eba9 0103 	sub.w	r1, r9, r3
 8013d8a:	eb08 000a 	add.w	r0, r8, sl
 8013d8e:	b289      	uxth	r1, r1
 8013d90:	b280      	uxth	r0, r0
 8013d92:	9305      	str	r3, [sp, #20]
 8013d94:	f7ff ff8a 	bl	8013cac <lcdDrawPixel>
      lcdDrawPixel(x0 + r, y0 - x, color);
 8013d98:	9b05      	ldr	r3, [sp, #20]
 8013d9a:	eba9 010a 	sub.w	r1, r9, sl
 8013d9e:	eb08 0003 	add.w	r0, r8, r3
 8013da2:	b289      	uxth	r1, r1
 8013da4:	b280      	uxth	r0, r0
 8013da6:	f7ff ff81 	bl	8013cac <lcdDrawPixel>
    if (cornername & 0x8)
 8013daa:	9b02      	ldr	r3, [sp, #8]
 8013dac:	2b00      	cmp	r3, #0
 8013dae:	d0bd      	beq.n	8013d2c <lcdDrawCircleHelper+0x4c>
 8013db0:	b2ab      	uxth	r3, r5
      lcdDrawPixel(x0 - r, y0 + x, color);
 8013db2:	fa1f fa86 	uxth.w	sl, r6
 8013db6:	eb09 0103 	add.w	r1, r9, r3
 8013dba:	eba8 000a 	sub.w	r0, r8, sl
 8013dbe:	b289      	uxth	r1, r1
 8013dc0:	b280      	uxth	r0, r0
 8013dc2:	9305      	str	r3, [sp, #20]
 8013dc4:	f7ff ff72 	bl	8013cac <lcdDrawPixel>
      lcdDrawPixel(x0 - x, y0 + r, color);
 8013dc8:	9b05      	ldr	r3, [sp, #20]
 8013dca:	eb0a 0109 	add.w	r1, sl, r9
 8013dce:	eba8 0003 	sub.w	r0, r8, r3
 8013dd2:	b289      	uxth	r1, r1
 8013dd4:	b280      	uxth	r0, r0
 8013dd6:	f7ff ff69 	bl	8013cac <lcdDrawPixel>
    if (cornername & 0x1)
 8013dda:	9b04      	ldr	r3, [sp, #16]
 8013ddc:	2b00      	cmp	r3, #0
 8013dde:	d0a8      	beq.n	8013d32 <lcdDrawCircleHelper+0x52>
 8013de0:	b2ab      	uxth	r3, r5
    {
      lcdDrawPixel(x0 - r, y0 - x, color);
 8013de2:	fa1f fa86 	uxth.w	sl, r6
 8013de6:	eba9 0103 	sub.w	r1, r9, r3
 8013dea:	eba8 000a 	sub.w	r0, r8, sl
 8013dee:	b289      	uxth	r1, r1
 8013df0:	b280      	uxth	r0, r0
 8013df2:	9305      	str	r3, [sp, #20]
 8013df4:	f7ff ff5a 	bl	8013cac <lcdDrawPixel>
      lcdDrawPixel(x0 - x, y0 - r, color);
 8013df8:	9b05      	ldr	r3, [sp, #20]
 8013dfa:	eba9 010a 	sub.w	r1, r9, sl
 8013dfe:	eba8 0003 	sub.w	r0, r8, r3
 8013e02:	b289      	uxth	r1, r1
 8013e04:	b280      	uxth	r0, r0
 8013e06:	f7ff ff51 	bl	8013cac <lcdDrawPixel>
  while (x < r)
 8013e0a:	42ae      	cmp	r6, r5
 8013e0c:	dc93      	bgt.n	8013d36 <lcdDrawCircleHelper+0x56>
    }
  }
}
 8013e0e:	b006      	add	sp, #24
 8013e10:	e8bd 8f70 	ldmia.w	sp!, {r4, r5, r6, r8, r9, sl, fp, pc}

08013e14 <lcdDrawRoundRect>:

LCD_OPT_DEF void lcdDrawRoundRect(int32_t x, int32_t y, int32_t w, int32_t h, int32_t r, uint32_t color)
{
 8013e14:	e92d 4f70 	stmdb	sp!, {r4, r5, r6, r8, r9, sl, fp, lr}
 8013e18:	b08a      	sub	sp, #40	; 0x28
 8013e1a:	4694      	mov	ip, r2
 8013e1c:	9e12      	ldr	r6, [sp, #72]	; 0x48
  // smarter version
  lcdDrawHLine(x + r    , y        , w - r - r, color); // Top
 8013e1e:	f8cd c00c 	str.w	ip, [sp, #12]
 8013e22:	fa1f f886 	uxth.w	r8, r6
 8013e26:	ea4f 0248 	mov.w	r2, r8, lsl #1
{
 8013e2a:	460c      	mov	r4, r1
 8013e2c:	b291      	uxth	r1, r2
  lcdDrawHLine(x + r    , y        , w - r - r, color); // Top
 8013e2e:	f8bd 200c 	ldrh.w	r2, [sp, #12]
{
 8013e32:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 8013e36:	4605      	mov	r5, r0
  lcdDrawHLine(x + r    , y        , w - r - r, color); // Top
 8013e38:	b280      	uxth	r0, r0
 8013e3a:	e9cd 2106 	strd	r2, r1, [sp, #24]
 8013e3e:	9005      	str	r0, [sp, #20]
 8013e40:	1a52      	subs	r2, r2, r1
 8013e42:	4440      	add	r0, r8
{
 8013e44:	4699      	mov	r9, r3
  lcdDrawHLine(x + r    , y        , w - r - r, color); // Top
 8013e46:	b200      	sxth	r0, r0
 8013e48:	fa1f f38a 	uxth.w	r3, sl
 8013e4c:	b212      	sxth	r2, r2
 8013e4e:	b221      	sxth	r1, r4
 8013e50:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8013e54:	9004      	str	r0, [sp, #16]
 8013e56:	f000 fa83 	bl	8014360 <lcdDrawHLine>
  lcdDrawHLine(x + r    , y + h - 1, w - r - r, color); // Bottom
 8013e5a:	9804      	ldr	r0, [sp, #16]
 8013e5c:	f8cd 9010 	str.w	r9, [sp, #16]
 8013e60:	f8bd 9010 	ldrh.w	r9, [sp, #16]
 8013e64:	9a08      	ldr	r2, [sp, #32]
 8013e66:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8013e68:	9308      	str	r3, [sp, #32]
 8013e6a:	fa1f fb84 	uxth.w	fp, r4
 8013e6e:	f109 31ff 	add.w	r1, r9, #4294967295
 8013e72:	4459      	add	r1, fp
 8013e74:	b209      	sxth	r1, r1
 8013e76:	f000 fa73 	bl	8014360 <lcdDrawHLine>
  lcdDrawVLine(x        , y + r    , h - r - r, color); // Left
 8013e7a:	9b07      	ldr	r3, [sp, #28]
 8013e7c:	eb08 010b 	add.w	r1, r8, fp
 8013e80:	eba9 0203 	sub.w	r2, r9, r3
 8013e84:	9b08      	ldr	r3, [sp, #32]
 8013e86:	b209      	sxth	r1, r1
 8013e88:	b212      	sxth	r2, r2
 8013e8a:	b228      	sxth	r0, r5
 8013e8c:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8013e90:	9107      	str	r1, [sp, #28]
 8013e92:	f000 fa3f 	bl	8014314 <lcdDrawVLine>
  lcdDrawVLine(x + w - 1, y + r    , h - r - r, color); // Right
 8013e96:	9a06      	ldr	r2, [sp, #24]
 8013e98:	9b05      	ldr	r3, [sp, #20]
 8013e9a:	9907      	ldr	r1, [sp, #28]
 8013e9c:	1e50      	subs	r0, r2, #1
 8013e9e:	4418      	add	r0, r3

  // draw four corners
  lcdDrawCircleHelper(x + r        , y + r        , r, 1, color);
 8013ea0:	eb05 0806 	add.w	r8, r5, r6
  lcdDrawVLine(x + w - 1, y + r    , h - r - r, color); // Right
 8013ea4:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8013ea8:	b200      	sxth	r0, r0
 8013eaa:	f000 fa33 	bl	8014314 <lcdDrawVLine>
  lcdDrawCircleHelper(x + r        , y + r        , r, 1, color);
 8013eae:	1931      	adds	r1, r6, r4
 8013eb0:	4632      	mov	r2, r6
 8013eb2:	4640      	mov	r0, r8
 8013eb4:	f8cd a000 	str.w	sl, [sp]
 8013eb8:	2301      	movs	r3, #1
 8013eba:	9105      	str	r1, [sp, #20]
 8013ebc:	f7ff ff10 	bl	8013ce0 <lcdDrawCircleHelper>
  lcdDrawCircleHelper(x + w - r - 1, y + r        , r, 2, color);
 8013ec0:	9803      	ldr	r0, [sp, #12]
 8013ec2:	9905      	ldr	r1, [sp, #20]
 8013ec4:	f8cd a000 	str.w	sl, [sp]
 8013ec8:	4428      	add	r0, r5
 8013eca:	1b80      	subs	r0, r0, r6
 8013ecc:	3801      	subs	r0, #1
 8013ece:	4632      	mov	r2, r6
 8013ed0:	2302      	movs	r3, #2
 8013ed2:	9003      	str	r0, [sp, #12]
 8013ed4:	f7ff ff04 	bl	8013ce0 <lcdDrawCircleHelper>
  lcdDrawCircleHelper(x + w - r - 1, y + h - r - 1, r, 4, color);
 8013ed8:	9904      	ldr	r1, [sp, #16]
 8013eda:	9803      	ldr	r0, [sp, #12]
 8013edc:	f8cd a000 	str.w	sl, [sp]
 8013ee0:	4421      	add	r1, r4
 8013ee2:	1b89      	subs	r1, r1, r6
 8013ee4:	3901      	subs	r1, #1
 8013ee6:	4632      	mov	r2, r6
 8013ee8:	2304      	movs	r3, #4
 8013eea:	9103      	str	r1, [sp, #12]
 8013eec:	f7ff fef8 	bl	8013ce0 <lcdDrawCircleHelper>
  lcdDrawCircleHelper(x + r        , y + h - r - 1, r, 8, color);
 8013ef0:	9903      	ldr	r1, [sp, #12]
 8013ef2:	f8cd a048 	str.w	sl, [sp, #72]	; 0x48
 8013ef6:	2308      	movs	r3, #8
 8013ef8:	4632      	mov	r2, r6
 8013efa:	4640      	mov	r0, r8
}
 8013efc:	b00a      	add	sp, #40	; 0x28
 8013efe:	e8bd 4f70 	ldmia.w	sp!, {r4, r5, r6, r8, r9, sl, fp, lr}
  lcdDrawCircleHelper(x + r        , y + h - r - 1, r, 8, color);
 8013f02:	f7ff beed 	b.w	8013ce0 <lcdDrawCircleHelper>
 8013f06:	bf00      	nop

08013f08 <lcdDrawFillCircleHelper>:

LCD_OPT_DEF void lcdDrawFillCircleHelper(int32_t x0, int32_t y0, int32_t r, uint8_t cornername, int32_t delta, uint32_t color)
{
 8013f08:	e92d 4f70 	stmdb	sp!, {r4, r5, r6, r8, r9, sl, fp, lr}
 8013f0c:	4690      	mov	r8, r2
 8013f0e:	b086      	sub	sp, #24
  int32_t f     = 1 - r;
  int32_t ddF_x = 1;
  int32_t ddF_y = -r - r;
 8013f10:	f1c8 0a00 	rsb	sl, r8, #0
  int32_t y     = 0;

  delta++;

  while (y < r)
 8013f14:	f1b8 0f00 	cmp.w	r8, #0
{
 8013f18:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  int32_t ddF_y = -r - r;
 8013f1a:	ebaa 0a08 	sub.w	sl, sl, r8
  while (y < r)
 8013f1e:	dd6f      	ble.n	8014000 <lcdDrawFillCircleHelper+0xf8>
 8013f20:	3201      	adds	r2, #1
 8013f22:	b292      	uxth	r2, r2
 8013f24:	1c95      	adds	r5, r2, #2
 8013f26:	9204      	str	r2, [sp, #16]
 8013f28:	f003 0201 	and.w	r2, r3, #1
 8013f2c:	f003 0302 	and.w	r3, r3, #2
 8013f30:	9302      	str	r3, [sp, #8]
    ddF_x += 2;
    f     += ddF_x;

    if (cornername & 0x1)
    {
      lcdDrawHLine(x0 - r, y0 + y, r + r + delta, color);
 8013f32:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8013f34:	9203      	str	r2, [sp, #12]
 8013f36:	b280      	uxth	r0, r0
 8013f38:	b289      	uxth	r1, r1
 8013f3a:	f1c8 0401 	rsb	r4, r8, #1
 8013f3e:	9000      	str	r0, [sp, #0]
 8013f40:	9101      	str	r1, [sp, #4]
 8013f42:	b2ad      	uxth	r5, r5
  int32_t y     = 0;
 8013f44:	2600      	movs	r6, #0
      lcdDrawHLine(x0 - r, y0 + y, r + r + delta, color);
 8013f46:	b29b      	uxth	r3, r3
 8013f48:	e006      	b.n	8013f58 <lcdDrawFillCircleHelper+0x50>
      lcdDrawHLine(x0 - y, y0 + r, y + y + delta, color);
    }
    if (cornername & 0x2)
 8013f4a:	9a02      	ldr	r2, [sp, #8]
 8013f4c:	2a00      	cmp	r2, #0
 8013f4e:	d133      	bne.n	8013fb8 <lcdDrawFillCircleHelper+0xb0>
  while (y < r)
 8013f50:	3502      	adds	r5, #2
 8013f52:	45b0      	cmp	r8, r6
 8013f54:	b2ad      	uxth	r5, r5
 8013f56:	dd53      	ble.n	8014000 <lcdDrawFillCircleHelper+0xf8>
    if (f >= 0)
 8013f58:	2c00      	cmp	r4, #0
    y++;
 8013f5a:	f106 0601 	add.w	r6, r6, #1
    if (f >= 0)
 8013f5e:	db04      	blt.n	8013f6a <lcdDrawFillCircleHelper+0x62>
      ddF_y += 2;
 8013f60:	f10a 0a02 	add.w	sl, sl, #2
      r--;
 8013f64:	f108 38ff 	add.w	r8, r8, #4294967295
      f     += ddF_y;
 8013f68:	4454      	add	r4, sl
    if (cornername & 0x1)
 8013f6a:	9a03      	ldr	r2, [sp, #12]
    f     += ddF_x;
 8013f6c:	eb04 0446 	add.w	r4, r4, r6, lsl #1
 8013f70:	3401      	adds	r4, #1
    if (cornername & 0x1)
 8013f72:	2a00      	cmp	r2, #0
 8013f74:	d0e9      	beq.n	8013f4a <lcdDrawFillCircleHelper+0x42>
      lcdDrawHLine(x0 - r, y0 + y, r + r + delta, color);
 8013f76:	9a04      	ldr	r2, [sp, #16]
 8013f78:	9901      	ldr	r1, [sp, #4]
 8013f7a:	9800      	ldr	r0, [sp, #0]
 8013f7c:	9305      	str	r3, [sp, #20]
 8013f7e:	fa1f f988 	uxth.w	r9, r8
 8013f82:	fa1f fb86 	uxth.w	fp, r6
 8013f86:	eb02 0249 	add.w	r2, r2, r9, lsl #1
 8013f8a:	4459      	add	r1, fp
 8013f8c:	eba0 0009 	sub.w	r0, r0, r9
 8013f90:	b212      	sxth	r2, r2
 8013f92:	b209      	sxth	r1, r1
 8013f94:	b200      	sxth	r0, r0
 8013f96:	f000 f9e3 	bl	8014360 <lcdDrawHLine>
      lcdDrawHLine(x0 - y, y0 + r, y + y + delta, color);
 8013f9a:	9901      	ldr	r1, [sp, #4]
 8013f9c:	9800      	ldr	r0, [sp, #0]
 8013f9e:	9b05      	ldr	r3, [sp, #20]
 8013fa0:	4449      	add	r1, r9
 8013fa2:	eba0 000b 	sub.w	r0, r0, fp
 8013fa6:	b22a      	sxth	r2, r5
 8013fa8:	b209      	sxth	r1, r1
 8013faa:	b200      	sxth	r0, r0
 8013fac:	f000 f9d8 	bl	8014360 <lcdDrawHLine>
    if (cornername & 0x2)
 8013fb0:	9a02      	ldr	r2, [sp, #8]
      lcdDrawHLine(x0 - y, y0 + r, y + y + delta, color);
 8013fb2:	9b05      	ldr	r3, [sp, #20]
    if (cornername & 0x2)
 8013fb4:	2a00      	cmp	r2, #0
 8013fb6:	d0cb      	beq.n	8013f50 <lcdDrawFillCircleHelper+0x48>
    {
      lcdDrawHLine(x0 - r, y0 - y, r + r + delta, color); // 11995, 1090
 8013fb8:	9a04      	ldr	r2, [sp, #16]
 8013fba:	9901      	ldr	r1, [sp, #4]
 8013fbc:	9800      	ldr	r0, [sp, #0]
 8013fbe:	9305      	str	r3, [sp, #20]
 8013fc0:	fa1f f988 	uxth.w	r9, r8
 8013fc4:	fa1f fb86 	uxth.w	fp, r6
 8013fc8:	eb02 0249 	add.w	r2, r2, r9, lsl #1
 8013fcc:	eba1 010b 	sub.w	r1, r1, fp
 8013fd0:	eba0 0009 	sub.w	r0, r0, r9
 8013fd4:	b212      	sxth	r2, r2
 8013fd6:	b209      	sxth	r1, r1
 8013fd8:	b200      	sxth	r0, r0
 8013fda:	f000 f9c1 	bl	8014360 <lcdDrawHLine>
      lcdDrawHLine(x0 - y, y0 - r, y + y + delta, color);
 8013fde:	9901      	ldr	r1, [sp, #4]
 8013fe0:	9800      	ldr	r0, [sp, #0]
 8013fe2:	9b05      	ldr	r3, [sp, #20]
 8013fe4:	eba1 0109 	sub.w	r1, r1, r9
 8013fe8:	eba0 000b 	sub.w	r0, r0, fp
 8013fec:	b22a      	sxth	r2, r5
 8013fee:	b209      	sxth	r1, r1
 8013ff0:	b200      	sxth	r0, r0
 8013ff2:	f000 f9b5 	bl	8014360 <lcdDrawHLine>
  while (y < r)
 8013ff6:	3502      	adds	r5, #2
 8013ff8:	45b0      	cmp	r8, r6
      lcdDrawHLine(x0 - y, y0 - r, y + y + delta, color);
 8013ffa:	9b05      	ldr	r3, [sp, #20]
  while (y < r)
 8013ffc:	b2ad      	uxth	r5, r5
 8013ffe:	dcab      	bgt.n	8013f58 <lcdDrawFillCircleHelper+0x50>
    }
  }
}
 8014000:	b006      	add	sp, #24
 8014002:	e8bd 8f70 	ldmia.w	sp!, {r4, r5, r6, r8, r9, sl, fp, pc}
 8014006:	bf00      	nop

08014008 <lcdDrawFillRoundRect>:

LCD_OPT_DEF void lcdDrawFillRoundRect(int32_t x, int32_t y, int32_t w, int32_t h, int32_t r, uint32_t color)
{
 8014008:	e92d 4770 	stmdb	sp!, {r4, r5, r6, r8, r9, sl, lr}
 801400c:	b085      	sub	sp, #20
 801400e:	e9dd 690c 	ldrd	r6, r9, [sp, #48]	; 0x30
 8014012:	4688      	mov	r8, r1
 8014014:	4614      	mov	r4, r2
  // smarter version
  lcdDrawFillRect(x, y + r, w, h - r - r, color);
 8014016:	b2b1      	uxth	r1, r6
 8014018:	fa1f f289 	uxth.w	r2, r9
{
 801401c:	461d      	mov	r5, r3
  lcdDrawFillRect(x, y + r, w, h - r - r, color);
 801401e:	9200      	str	r2, [sp, #0]
 8014020:	eba3 0341 	sub.w	r3, r3, r1, lsl #1
 8014024:	b222      	sxth	r2, r4
 8014026:	4441      	add	r1, r8

  // draw four corners
  lcdDrawFillCircleHelper(x + r, y + h - r - 1, r, 1, w - r - r - 1, color);
 8014028:	eba4 0446 	sub.w	r4, r4, r6, lsl #1
 801402c:	4445      	add	r5, r8
{
 801402e:	4682      	mov	sl, r0
  lcdDrawFillCircleHelper(x + r, y + h - r - 1, r, 1, w - r - r - 1, color);
 8014030:	3c01      	subs	r4, #1
  lcdDrawFillRect(x, y + r, w, h - r - r, color);
 8014032:	b21b      	sxth	r3, r3
 8014034:	b209      	sxth	r1, r1
 8014036:	b200      	sxth	r0, r0
  lcdDrawFillCircleHelper(x + r, y + h - r - 1, r, 1, w - r - r - 1, color);
 8014038:	1bad      	subs	r5, r5, r6
  lcdDrawFillRect(x, y + r, w, h - r - r, color);
 801403a:	f000 f9b7 	bl	80143ac <lcdDrawFillRect>
  lcdDrawFillCircleHelper(x + r, y + h - r - 1, r, 1, w - r - r - 1, color);
 801403e:	eb0a 0006 	add.w	r0, sl, r6
 8014042:	1e69      	subs	r1, r5, #1
 8014044:	4632      	mov	r2, r6
 8014046:	e9cd 4900 	strd	r4, r9, [sp]
 801404a:	2301      	movs	r3, #1
 801404c:	9003      	str	r0, [sp, #12]
 801404e:	f7ff ff5b 	bl	8013f08 <lcdDrawFillCircleHelper>
  lcdDrawFillCircleHelper(x + r, y + r        , r, 2, w - r - r - 1, color);
 8014052:	9803      	ldr	r0, [sp, #12]
 8014054:	2302      	movs	r3, #2
 8014056:	4632      	mov	r2, r6
 8014058:	eb08 0106 	add.w	r1, r8, r6
 801405c:	e9cd 490c 	strd	r4, r9, [sp, #48]	; 0x30
}
 8014060:	b005      	add	sp, #20
 8014062:	e8bd 4770 	ldmia.w	sp!, {r4, r5, r6, r8, r9, sl, lr}
  lcdDrawFillCircleHelper(x + r, y + r        , r, 2, w - r - r - 1, color);
 8014066:	f7ff bf4f 	b.w	8013f08 <lcdDrawFillCircleHelper>
 801406a:	bf00      	nop

0801406c <lcdGetFps>:
    lcdDrawLine(x1, y1, line[i].x, line[i].y, color);
  }
}

uint32_t lcdGetFps(void)
{
 801406c:	b480      	push	{r7}
 801406e:	af00      	add	r7, sp, #0
  return fps_count;
 8014070:	4b03      	ldr	r3, [pc, #12]	; (8014080 <lcdGetFps+0x14>)
 8014072:	681b      	ldr	r3, [r3, #0]
}
 8014074:	4618      	mov	r0, r3
 8014076:	46bd      	mov	sp, r7
 8014078:	f85d 7b04 	ldr.w	r7, [sp], #4
 801407c:	4770      	bx	lr
 801407e:	bf00      	nop
 8014080:	200009fc 	.word	0x200009fc

08014084 <lcdGetFpsTime>:

uint32_t lcdGetFpsTime(void)
{
 8014084:	b480      	push	{r7}
 8014086:	af00      	add	r7, sp, #0
  return fps_time;
 8014088:	4b03      	ldr	r3, [pc, #12]	; (8014098 <lcdGetFpsTime+0x14>)
 801408a:	681b      	ldr	r3, [r3, #0]
}
 801408c:	4618      	mov	r0, r3
 801408e:	46bd      	mov	sp, r7
 8014090:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014094:	4770      	bx	lr
 8014096:	bf00      	nop
 8014098:	200009f8 	.word	0x200009f8

0801409c <lcdDrawAvailable>:

bool lcdDrawAvailable(void)
{
 801409c:	b480      	push	{r7}
 801409e:	af00      	add	r7, sp, #0
  return !lcd_request_draw;
 80140a0:	4b08      	ldr	r3, [pc, #32]	; (80140c4 <lcdDrawAvailable+0x28>)
 80140a2:	781b      	ldrb	r3, [r3, #0]
 80140a4:	2b00      	cmp	r3, #0
 80140a6:	bf14      	ite	ne
 80140a8:	2301      	movne	r3, #1
 80140aa:	2300      	moveq	r3, #0
 80140ac:	b2db      	uxtb	r3, r3
 80140ae:	f083 0301 	eor.w	r3, r3, #1
 80140b2:	b2db      	uxtb	r3, r3
 80140b4:	f003 0301 	and.w	r3, r3, #1
 80140b8:	b2db      	uxtb	r3, r3
}
 80140ba:	4618      	mov	r0, r3
 80140bc:	46bd      	mov	sp, r7
 80140be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80140c2:	4770      	bx	lr
 80140c4:	200009f2 	.word	0x200009f2

080140c8 <lcdRequestDraw>:

bool lcdRequestDraw(void)
{
 80140c8:	b598      	push	{r3, r4, r7, lr}
 80140ca:	af00      	add	r7, sp, #0
  if (is_init != true)
 80140cc:	4b15      	ldr	r3, [pc, #84]	; (8014124 <lcdRequestDraw+0x5c>)
 80140ce:	781b      	ldrb	r3, [r3, #0]
 80140d0:	f083 0301 	eor.w	r3, r3, #1
 80140d4:	b2db      	uxtb	r3, r3
 80140d6:	2b00      	cmp	r3, #0
 80140d8:	d001      	beq.n	80140de <lcdRequestDraw+0x16>
  {
    return false;
 80140da:	2300      	movs	r3, #0
 80140dc:	e020      	b.n	8014120 <lcdRequestDraw+0x58>
  }
  if (lcd_request_draw == true)
 80140de:	4b12      	ldr	r3, [pc, #72]	; (8014128 <lcdRequestDraw+0x60>)
 80140e0:	781b      	ldrb	r3, [r3, #0]
 80140e2:	2b00      	cmp	r3, #0
 80140e4:	d001      	beq.n	80140ea <lcdRequestDraw+0x22>
  {
    return false;
 80140e6:	2300      	movs	r3, #0
 80140e8:	e01a      	b.n	8014120 <lcdRequestDraw+0x58>
  }

  lcd.setWindow(0, 0, LCD_WIDTH-1, LCD_HEIGHT-1);
 80140ea:	4b10      	ldr	r3, [pc, #64]	; (801412c <lcdRequestDraw+0x64>)
 80140ec:	689c      	ldr	r4, [r3, #8]
 80140ee:	237f      	movs	r3, #127	; 0x7f
 80140f0:	229f      	movs	r2, #159	; 0x9f
 80140f2:	2100      	movs	r1, #0
 80140f4:	2000      	movs	r0, #0
 80140f6:	47a0      	blx	r4

  lcd_request_draw = true;
 80140f8:	4b0b      	ldr	r3, [pc, #44]	; (8014128 <lcdRequestDraw+0x60>)
 80140fa:	2201      	movs	r2, #1
 80140fc:	701a      	strb	r2, [r3, #0]
  lcd.sendBuffer((uint8_t *)frame_buffer[frame_index], LCD_WIDTH * LCD_HEIGHT, 0);
 80140fe:	4b0b      	ldr	r3, [pc, #44]	; (801412c <lcdRequestDraw+0x64>)
 8014100:	699c      	ldr	r4, [r3, #24]
 8014102:	4b0b      	ldr	r3, [pc, #44]	; (8014130 <lcdRequestDraw+0x68>)
 8014104:	781b      	ldrb	r3, [r3, #0]
 8014106:	461a      	mov	r2, r3
 8014108:	4613      	mov	r3, r2
 801410a:	009b      	lsls	r3, r3, #2
 801410c:	4413      	add	r3, r2
 801410e:	035b      	lsls	r3, r3, #13
 8014110:	4a08      	ldr	r2, [pc, #32]	; (8014134 <lcdRequestDraw+0x6c>)
 8014112:	4413      	add	r3, r2
 8014114:	2200      	movs	r2, #0
 8014116:	f44f 41a0 	mov.w	r1, #20480	; 0x5000
 801411a:	4618      	mov	r0, r3
 801411c:	47a0      	blx	r4

  return true;
 801411e:	2301      	movs	r3, #1
}
 8014120:	4618      	mov	r0, r3
 8014122:	bd98      	pop	{r3, r4, r7, pc}
 8014124:	200009f0 	.word	0x200009f0
 8014128:	200009f2 	.word	0x200009f2
 801412c:	200009d4 	.word	0x200009d4
 8014130:	200009f1 	.word	0x200009f1
 8014134:	20000a40 	.word	0x20000a40

08014138 <lcdUpdateDraw>:

void lcdUpdateDraw(void)
{
 8014138:	b580      	push	{r7, lr}
 801413a:	b082      	sub	sp, #8
 801413c:	af00      	add	r7, sp, #0
  uint32_t pre_time;

  if (is_init != true)
 801413e:	4b13      	ldr	r3, [pc, #76]	; (801418c <lcdUpdateDraw+0x54>)
 8014140:	781b      	ldrb	r3, [r3, #0]
 8014142:	f083 0301 	eor.w	r3, r3, #1
 8014146:	b2db      	uxtb	r3, r3
 8014148:	2b00      	cmp	r3, #0
 801414a:	d118      	bne.n	801417e <lcdUpdateDraw+0x46>
  {
    return;
  }

  lcdRequestDraw();
 801414c:	f7ff ffbc 	bl	80140c8 <lcdRequestDraw>

  pre_time = millis();
 8014150:	f7fd fc8f 	bl	8011a72 <millis>
 8014154:	6078      	str	r0, [r7, #4]
  while(lcdDrawAvailable() != true)
 8014156:	e009      	b.n	801416c <lcdUpdateDraw+0x34>
  {
    delay(1);
 8014158:	2001      	movs	r0, #1
 801415a:	f7fd fc7f 	bl	8011a5c <delay>
    if (millis()-pre_time >= 100)
 801415e:	f7fd fc88 	bl	8011a72 <millis>
 8014162:	4602      	mov	r2, r0
 8014164:	687b      	ldr	r3, [r7, #4]
 8014166:	1ad3      	subs	r3, r2, r3
 8014168:	2b63      	cmp	r3, #99	; 0x63
 801416a:	d80a      	bhi.n	8014182 <lcdUpdateDraw+0x4a>
  while(lcdDrawAvailable() != true)
 801416c:	f7ff ff96 	bl	801409c <lcdDrawAvailable>
 8014170:	4603      	mov	r3, r0
 8014172:	f083 0301 	eor.w	r3, r3, #1
 8014176:	b2db      	uxtb	r3, r3
 8014178:	2b00      	cmp	r3, #0
 801417a:	d1ed      	bne.n	8014158 <lcdUpdateDraw+0x20>
 801417c:	e002      	b.n	8014184 <lcdUpdateDraw+0x4c>
    return;
 801417e:	bf00      	nop
 8014180:	e000      	b.n	8014184 <lcdUpdateDraw+0x4c>
    {
      break;
 8014182:	bf00      	nop
    }
  }
}
 8014184:	3708      	adds	r7, #8
 8014186:	46bd      	mov	sp, r7
 8014188:	bd80      	pop	{r7, pc}
 801418a:	bf00      	nop
 801418c:	200009f0 	.word	0x200009f0

08014190 <lcdGetFrameBuffer>:

  lcd.setWindow(x, y, w, h);
}

uint16_t *lcdGetFrameBuffer(void)
{
 8014190:	b480      	push	{r7}
 8014192:	af00      	add	r7, sp, #0
  return (uint16_t *)p_draw_frame_buf;
 8014194:	4b03      	ldr	r3, [pc, #12]	; (80141a4 <lcdGetFrameBuffer+0x14>)
 8014196:	681b      	ldr	r3, [r3, #0]
}
 8014198:	4618      	mov	r0, r3
 801419a:	46bd      	mov	sp, r7
 801419c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80141a0:	4770      	bx	lr
 80141a2:	bf00      	nop
 80141a4:	20000a00 	.word	0x20000a00

080141a8 <lcdDrawLine>:
  return LCD_HEIGHT;
}


void lcdDrawLine(int16_t x0, int16_t y0, int16_t x1, int16_t y1, uint16_t color)
{
 80141a8:	b590      	push	{r4, r7, lr}
 80141aa:	b089      	sub	sp, #36	; 0x24
 80141ac:	af00      	add	r7, sp, #0
 80141ae:	4604      	mov	r4, r0
 80141b0:	4608      	mov	r0, r1
 80141b2:	4611      	mov	r1, r2
 80141b4:	461a      	mov	r2, r3
 80141b6:	4623      	mov	r3, r4
 80141b8:	80fb      	strh	r3, [r7, #6]
 80141ba:	4603      	mov	r3, r0
 80141bc:	80bb      	strh	r3, [r7, #4]
 80141be:	460b      	mov	r3, r1
 80141c0:	807b      	strh	r3, [r7, #2]
 80141c2:	4613      	mov	r3, r2
 80141c4:	803b      	strh	r3, [r7, #0]
  int16_t steep = abs(y1 - y0) > abs(x1 - x0);
 80141c6:	f9b7 2000 	ldrsh.w	r2, [r7]
 80141ca:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80141ce:	1ad3      	subs	r3, r2, r3
 80141d0:	ea83 72e3 	eor.w	r2, r3, r3, asr #31
 80141d4:	eba2 72e3 	sub.w	r2, r2, r3, asr #31
 80141d8:	f9b7 1002 	ldrsh.w	r1, [r7, #2]
 80141dc:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80141e0:	1acb      	subs	r3, r1, r3
 80141e2:	2b00      	cmp	r3, #0
 80141e4:	bfb8      	it	lt
 80141e6:	425b      	neglt	r3, r3
 80141e8:	429a      	cmp	r2, r3
 80141ea:	bfcc      	ite	gt
 80141ec:	2301      	movgt	r3, #1
 80141ee:	2300      	movle	r3, #0
 80141f0:	b2db      	uxtb	r3, r3
 80141f2:	837b      	strh	r3, [r7, #26]

  if (x0 < 0) x0 = 0;
 80141f4:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80141f8:	2b00      	cmp	r3, #0
 80141fa:	da01      	bge.n	8014200 <lcdDrawLine+0x58>
 80141fc:	2300      	movs	r3, #0
 80141fe:	80fb      	strh	r3, [r7, #6]
  if (y0 < 0) y0 = 0;
 8014200:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8014204:	2b00      	cmp	r3, #0
 8014206:	da01      	bge.n	801420c <lcdDrawLine+0x64>
 8014208:	2300      	movs	r3, #0
 801420a:	80bb      	strh	r3, [r7, #4]
  if (x1 < 0) x1 = 0;
 801420c:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8014210:	2b00      	cmp	r3, #0
 8014212:	da01      	bge.n	8014218 <lcdDrawLine+0x70>
 8014214:	2300      	movs	r3, #0
 8014216:	807b      	strh	r3, [r7, #2]
  if (y1 < 0) y1 = 0;
 8014218:	f9b7 3000 	ldrsh.w	r3, [r7]
 801421c:	2b00      	cmp	r3, #0
 801421e:	da01      	bge.n	8014224 <lcdDrawLine+0x7c>
 8014220:	2300      	movs	r3, #0
 8014222:	803b      	strh	r3, [r7, #0]


  if (steep)
 8014224:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8014228:	2b00      	cmp	r3, #0
 801422a:	d00b      	beq.n	8014244 <lcdDrawLine+0x9c>
  {
    _swap_int16_t(x0, y0);
 801422c:	88fb      	ldrh	r3, [r7, #6]
 801422e:	833b      	strh	r3, [r7, #24]
 8014230:	88bb      	ldrh	r3, [r7, #4]
 8014232:	80fb      	strh	r3, [r7, #6]
 8014234:	8b3b      	ldrh	r3, [r7, #24]
 8014236:	80bb      	strh	r3, [r7, #4]
    _swap_int16_t(x1, y1);
 8014238:	887b      	ldrh	r3, [r7, #2]
 801423a:	82fb      	strh	r3, [r7, #22]
 801423c:	883b      	ldrh	r3, [r7, #0]
 801423e:	807b      	strh	r3, [r7, #2]
 8014240:	8afb      	ldrh	r3, [r7, #22]
 8014242:	803b      	strh	r3, [r7, #0]
  }

  if (x0 > x1)
 8014244:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8014248:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 801424c:	429a      	cmp	r2, r3
 801424e:	dd0b      	ble.n	8014268 <lcdDrawLine+0xc0>
  {
    _swap_int16_t(x0, x1);
 8014250:	88fb      	ldrh	r3, [r7, #6]
 8014252:	82bb      	strh	r3, [r7, #20]
 8014254:	887b      	ldrh	r3, [r7, #2]
 8014256:	80fb      	strh	r3, [r7, #6]
 8014258:	8abb      	ldrh	r3, [r7, #20]
 801425a:	807b      	strh	r3, [r7, #2]
    _swap_int16_t(y0, y1);
 801425c:	88bb      	ldrh	r3, [r7, #4]
 801425e:	827b      	strh	r3, [r7, #18]
 8014260:	883b      	ldrh	r3, [r7, #0]
 8014262:	80bb      	strh	r3, [r7, #4]
 8014264:	8a7b      	ldrh	r3, [r7, #18]
 8014266:	803b      	strh	r3, [r7, #0]
  }

  int16_t dx, dy;
  dx = x1 - x0;
 8014268:	887a      	ldrh	r2, [r7, #2]
 801426a:	88fb      	ldrh	r3, [r7, #6]
 801426c:	1ad3      	subs	r3, r2, r3
 801426e:	b29b      	uxth	r3, r3
 8014270:	823b      	strh	r3, [r7, #16]
  dy = abs(y1 - y0);
 8014272:	f9b7 2000 	ldrsh.w	r2, [r7]
 8014276:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 801427a:	1ad3      	subs	r3, r2, r3
 801427c:	2b00      	cmp	r3, #0
 801427e:	bfb8      	it	lt
 8014280:	425b      	neglt	r3, r3
 8014282:	81fb      	strh	r3, [r7, #14]

  int16_t err = dx / 2;
 8014284:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8014288:	0fda      	lsrs	r2, r3, #31
 801428a:	4413      	add	r3, r2
 801428c:	105b      	asrs	r3, r3, #1
 801428e:	83fb      	strh	r3, [r7, #30]
  int16_t ystep;

  if (y0 < y1)
 8014290:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8014294:	f9b7 3000 	ldrsh.w	r3, [r7]
 8014298:	429a      	cmp	r2, r3
 801429a:	da02      	bge.n	80142a2 <lcdDrawLine+0xfa>
  {
    ystep = 1;
 801429c:	2301      	movs	r3, #1
 801429e:	83bb      	strh	r3, [r7, #28]
 80142a0:	e02d      	b.n	80142fe <lcdDrawLine+0x156>
  } else {
    ystep = -1;
 80142a2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80142a6:	83bb      	strh	r3, [r7, #28]
  }

  for (; x0<=x1; x0++)
 80142a8:	e029      	b.n	80142fe <lcdDrawLine+0x156>
  {
    if (steep)
 80142aa:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 80142ae:	2b00      	cmp	r3, #0
 80142b0:	d006      	beq.n	80142c0 <lcdDrawLine+0x118>
    {
      lcdDrawPixel(y0, x0, color);
 80142b2:	88bb      	ldrh	r3, [r7, #4]
 80142b4:	88f9      	ldrh	r1, [r7, #6]
 80142b6:	8e3a      	ldrh	r2, [r7, #48]	; 0x30
 80142b8:	4618      	mov	r0, r3
 80142ba:	f7ff fcf7 	bl	8013cac <lcdDrawPixel>
 80142be:	e005      	b.n	80142cc <lcdDrawLine+0x124>
    } else
    {
      lcdDrawPixel(x0, y0, color);
 80142c0:	88fb      	ldrh	r3, [r7, #6]
 80142c2:	88b9      	ldrh	r1, [r7, #4]
 80142c4:	8e3a      	ldrh	r2, [r7, #48]	; 0x30
 80142c6:	4618      	mov	r0, r3
 80142c8:	f7ff fcf0 	bl	8013cac <lcdDrawPixel>
    }
    err -= dy;
 80142cc:	8bfa      	ldrh	r2, [r7, #30]
 80142ce:	89fb      	ldrh	r3, [r7, #14]
 80142d0:	1ad3      	subs	r3, r2, r3
 80142d2:	b29b      	uxth	r3, r3
 80142d4:	83fb      	strh	r3, [r7, #30]
    if (err < 0)
 80142d6:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 80142da:	2b00      	cmp	r3, #0
 80142dc:	da09      	bge.n	80142f2 <lcdDrawLine+0x14a>
    {
      y0 += ystep;
 80142de:	88ba      	ldrh	r2, [r7, #4]
 80142e0:	8bbb      	ldrh	r3, [r7, #28]
 80142e2:	4413      	add	r3, r2
 80142e4:	b29b      	uxth	r3, r3
 80142e6:	80bb      	strh	r3, [r7, #4]
      err += dx;
 80142e8:	8bfa      	ldrh	r2, [r7, #30]
 80142ea:	8a3b      	ldrh	r3, [r7, #16]
 80142ec:	4413      	add	r3, r2
 80142ee:	b29b      	uxth	r3, r3
 80142f0:	83fb      	strh	r3, [r7, #30]
  for (; x0<=x1; x0++)
 80142f2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80142f6:	b29b      	uxth	r3, r3
 80142f8:	3301      	adds	r3, #1
 80142fa:	b29b      	uxth	r3, r3
 80142fc:	80fb      	strh	r3, [r7, #6]
 80142fe:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8014302:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8014306:	429a      	cmp	r2, r3
 8014308:	ddcf      	ble.n	80142aa <lcdDrawLine+0x102>
    }
  }
}
 801430a:	bf00      	nop
 801430c:	bf00      	nop
 801430e:	3724      	adds	r7, #36	; 0x24
 8014310:	46bd      	mov	sp, r7
 8014312:	bd90      	pop	{r4, r7, pc}

08014314 <lcdDrawVLine>:
    }
  }
}

void lcdDrawVLine(int16_t x, int16_t y, int16_t h, uint16_t color)
{
 8014314:	b590      	push	{r4, r7, lr}
 8014316:	b085      	sub	sp, #20
 8014318:	af02      	add	r7, sp, #8
 801431a:	4604      	mov	r4, r0
 801431c:	4608      	mov	r0, r1
 801431e:	4611      	mov	r1, r2
 8014320:	461a      	mov	r2, r3
 8014322:	4623      	mov	r3, r4
 8014324:	80fb      	strh	r3, [r7, #6]
 8014326:	4603      	mov	r3, r0
 8014328:	80bb      	strh	r3, [r7, #4]
 801432a:	460b      	mov	r3, r1
 801432c:	807b      	strh	r3, [r7, #2]
 801432e:	4613      	mov	r3, r2
 8014330:	803b      	strh	r3, [r7, #0]
  lcdDrawLine(x, y, x, y+h-1, color);
 8014332:	88ba      	ldrh	r2, [r7, #4]
 8014334:	887b      	ldrh	r3, [r7, #2]
 8014336:	4413      	add	r3, r2
 8014338:	b29b      	uxth	r3, r3
 801433a:	3b01      	subs	r3, #1
 801433c:	b29b      	uxth	r3, r3
 801433e:	b21c      	sxth	r4, r3
 8014340:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8014344:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 8014348:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 801434c:	883b      	ldrh	r3, [r7, #0]
 801434e:	9300      	str	r3, [sp, #0]
 8014350:	4623      	mov	r3, r4
 8014352:	f7ff ff29 	bl	80141a8 <lcdDrawLine>
}
 8014356:	bf00      	nop
 8014358:	370c      	adds	r7, #12
 801435a:	46bd      	mov	sp, r7
 801435c:	bd90      	pop	{r4, r7, pc}
 801435e:	bf00      	nop

08014360 <lcdDrawHLine>:

void lcdDrawHLine(int16_t x, int16_t y, int16_t w, uint16_t color)
{
 8014360:	b590      	push	{r4, r7, lr}
 8014362:	b085      	sub	sp, #20
 8014364:	af02      	add	r7, sp, #8
 8014366:	4604      	mov	r4, r0
 8014368:	4608      	mov	r0, r1
 801436a:	4611      	mov	r1, r2
 801436c:	461a      	mov	r2, r3
 801436e:	4623      	mov	r3, r4
 8014370:	80fb      	strh	r3, [r7, #6]
 8014372:	4603      	mov	r3, r0
 8014374:	80bb      	strh	r3, [r7, #4]
 8014376:	460b      	mov	r3, r1
 8014378:	807b      	strh	r3, [r7, #2]
 801437a:	4613      	mov	r3, r2
 801437c:	803b      	strh	r3, [r7, #0]
  lcdDrawLine(x, y, x+w-1, y, color);
 801437e:	88fa      	ldrh	r2, [r7, #6]
 8014380:	887b      	ldrh	r3, [r7, #2]
 8014382:	4413      	add	r3, r2
 8014384:	b29b      	uxth	r3, r3
 8014386:	3b01      	subs	r3, #1
 8014388:	b29b      	uxth	r3, r3
 801438a:	b21a      	sxth	r2, r3
 801438c:	f9b7 4004 	ldrsh.w	r4, [r7, #4]
 8014390:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 8014394:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 8014398:	883b      	ldrh	r3, [r7, #0]
 801439a:	9300      	str	r3, [sp, #0]
 801439c:	4623      	mov	r3, r4
 801439e:	f7ff ff03 	bl	80141a8 <lcdDrawLine>
}
 80143a2:	bf00      	nop
 80143a4:	370c      	adds	r7, #12
 80143a6:	46bd      	mov	sp, r7
 80143a8:	bd90      	pop	{r4, r7, pc}
 80143aa:	bf00      	nop

080143ac <lcdDrawFillRect>:

void lcdDrawFillRect(int16_t x, int16_t y, int16_t w, int16_t h, uint16_t color)
{
 80143ac:	b590      	push	{r4, r7, lr}
 80143ae:	b085      	sub	sp, #20
 80143b0:	af00      	add	r7, sp, #0
 80143b2:	4604      	mov	r4, r0
 80143b4:	4608      	mov	r0, r1
 80143b6:	4611      	mov	r1, r2
 80143b8:	461a      	mov	r2, r3
 80143ba:	4623      	mov	r3, r4
 80143bc:	80fb      	strh	r3, [r7, #6]
 80143be:	4603      	mov	r3, r0
 80143c0:	80bb      	strh	r3, [r7, #4]
 80143c2:	460b      	mov	r3, r1
 80143c4:	807b      	strh	r3, [r7, #2]
 80143c6:	4613      	mov	r3, r2
 80143c8:	803b      	strh	r3, [r7, #0]
  for (int16_t i=x; i<x+w; i++)
 80143ca:	88fb      	ldrh	r3, [r7, #6]
 80143cc:	81fb      	strh	r3, [r7, #14]
 80143ce:	e00e      	b.n	80143ee <lcdDrawFillRect+0x42>
  {
    lcdDrawVLine(i, y, h, color);
 80143d0:	8c3b      	ldrh	r3, [r7, #32]
 80143d2:	f9b7 2000 	ldrsh.w	r2, [r7]
 80143d6:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 80143da:	f9b7 000e 	ldrsh.w	r0, [r7, #14]
 80143de:	f7ff ff99 	bl	8014314 <lcdDrawVLine>
  for (int16_t i=x; i<x+w; i++)
 80143e2:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80143e6:	b29b      	uxth	r3, r3
 80143e8:	3301      	adds	r3, #1
 80143ea:	b29b      	uxth	r3, r3
 80143ec:	81fb      	strh	r3, [r7, #14]
 80143ee:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 80143f2:	f9b7 1006 	ldrsh.w	r1, [r7, #6]
 80143f6:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80143fa:	440b      	add	r3, r1
 80143fc:	429a      	cmp	r2, r3
 80143fe:	dbe7      	blt.n	80143d0 <lcdDrawFillRect+0x24>
  }
}
 8014400:	bf00      	nop
 8014402:	bf00      	nop
 8014404:	3714      	adds	r7, #20
 8014406:	46bd      	mov	sp, r7
 8014408:	bd90      	pop	{r4, r7, pc}
 801440a:	bf00      	nop

0801440c <lcdDrawBufferImage>:
    if((y + h - 1) >= LCD_HEIGHT) return;

    lcd.setWindow(x, y, x+w-1, y+h-1);
    lcd.sendBuffer((uint8_t *)data, sizeof(uint16_t)*w*h, 10);
}
void lcdDrawBufferImage(uint16_t x, uint16_t y, uint16_t w, uint16_t h, const uint16_t* data) {
 801440c:	b590      	push	{r4, r7, lr}
 801440e:	b085      	sub	sp, #20
 8014410:	af00      	add	r7, sp, #0
 8014412:	4604      	mov	r4, r0
 8014414:	4608      	mov	r0, r1
 8014416:	4611      	mov	r1, r2
 8014418:	461a      	mov	r2, r3
 801441a:	4623      	mov	r3, r4
 801441c:	80fb      	strh	r3, [r7, #6]
 801441e:	4603      	mov	r3, r0
 8014420:	80bb      	strh	r3, [r7, #4]
 8014422:	460b      	mov	r3, r1
 8014424:	807b      	strh	r3, [r7, #2]
 8014426:	4613      	mov	r3, r2
 8014428:	803b      	strh	r3, [r7, #0]
    if((x >= LCD_WIDTH) || (y >= LCD_HEIGHT)) return;
 801442a:	88fb      	ldrh	r3, [r7, #6]
 801442c:	2b9f      	cmp	r3, #159	; 0x9f
 801442e:	d83b      	bhi.n	80144a8 <lcdDrawBufferImage+0x9c>
 8014430:	88bb      	ldrh	r3, [r7, #4]
 8014432:	2b7f      	cmp	r3, #127	; 0x7f
 8014434:	d838      	bhi.n	80144a8 <lcdDrawBufferImage+0x9c>
    if((x + w - 1) >= LCD_WIDTH) return;
 8014436:	88fa      	ldrh	r2, [r7, #6]
 8014438:	887b      	ldrh	r3, [r7, #2]
 801443a:	4413      	add	r3, r2
 801443c:	2ba0      	cmp	r3, #160	; 0xa0
 801443e:	dc35      	bgt.n	80144ac <lcdDrawBufferImage+0xa0>
    if((y + h - 1) >= LCD_HEIGHT) return;
 8014440:	88ba      	ldrh	r2, [r7, #4]
 8014442:	883b      	ldrh	r3, [r7, #0]
 8014444:	4413      	add	r3, r2
 8014446:	2b80      	cmp	r3, #128	; 0x80
 8014448:	dc32      	bgt.n	80144b0 <lcdDrawBufferImage+0xa4>

    uint16_t pixel_cnt = 0;
 801444a:	2300      	movs	r3, #0
 801444c:	81fb      	strh	r3, [r7, #14]

    for (int16_t i=y; i<y+h; i++)
 801444e:	88bb      	ldrh	r3, [r7, #4]
 8014450:	81bb      	strh	r3, [r7, #12]
 8014452:	e021      	b.n	8014498 <lcdDrawBufferImage+0x8c>
    {
		for (int16_t j=x; j<x+w; j++)
 8014454:	88fb      	ldrh	r3, [r7, #6]
 8014456:	817b      	strh	r3, [r7, #10]
 8014458:	e011      	b.n	801447e <lcdDrawBufferImage+0x72>
		{
			lcdDrawPixel(j, i, data[pixel_cnt++]);
 801445a:	8978      	ldrh	r0, [r7, #10]
 801445c:	89b9      	ldrh	r1, [r7, #12]
 801445e:	89fb      	ldrh	r3, [r7, #14]
 8014460:	1c5a      	adds	r2, r3, #1
 8014462:	81fa      	strh	r2, [r7, #14]
 8014464:	005b      	lsls	r3, r3, #1
 8014466:	6a3a      	ldr	r2, [r7, #32]
 8014468:	4413      	add	r3, r2
 801446a:	881b      	ldrh	r3, [r3, #0]
 801446c:	461a      	mov	r2, r3
 801446e:	f7ff fc1d 	bl	8013cac <lcdDrawPixel>
		for (int16_t j=x; j<x+w; j++)
 8014472:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8014476:	b29b      	uxth	r3, r3
 8014478:	3301      	adds	r3, #1
 801447a:	b29b      	uxth	r3, r3
 801447c:	817b      	strh	r3, [r7, #10]
 801447e:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8014482:	88f9      	ldrh	r1, [r7, #6]
 8014484:	887b      	ldrh	r3, [r7, #2]
 8014486:	440b      	add	r3, r1
 8014488:	429a      	cmp	r2, r3
 801448a:	dbe6      	blt.n	801445a <lcdDrawBufferImage+0x4e>
    for (int16_t i=y; i<y+h; i++)
 801448c:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8014490:	b29b      	uxth	r3, r3
 8014492:	3301      	adds	r3, #1
 8014494:	b29b      	uxth	r3, r3
 8014496:	81bb      	strh	r3, [r7, #12]
 8014498:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 801449c:	88b9      	ldrh	r1, [r7, #4]
 801449e:	883b      	ldrh	r3, [r7, #0]
 80144a0:	440b      	add	r3, r1
 80144a2:	429a      	cmp	r2, r3
 80144a4:	dbd6      	blt.n	8014454 <lcdDrawBufferImage+0x48>
 80144a6:	e004      	b.n	80144b2 <lcdDrawBufferImage+0xa6>
    if((x >= LCD_WIDTH) || (y >= LCD_HEIGHT)) return;
 80144a8:	bf00      	nop
 80144aa:	e002      	b.n	80144b2 <lcdDrawBufferImage+0xa6>
    if((x + w - 1) >= LCD_WIDTH) return;
 80144ac:	bf00      	nop
 80144ae:	e000      	b.n	80144b2 <lcdDrawBufferImage+0xa6>
    if((y + h - 1) >= LCD_HEIGHT) return;
 80144b0:	bf00      	nop
		}
    }
}
 80144b2:	3714      	adds	r7, #20
 80144b4:	46bd      	mov	sp, r7
 80144b6:	bd90      	pop	{r4, r7, pc}

080144b8 <lcdPrintf>:
{
  lcdDrawFillRect(0, 0, HW_LCD_WIDTH, HW_LCD_HEIGHT, color);
}

void lcdPrintf(int x, int y, uint16_t color,  const char *fmt, ...)
{
 80144b8:	b408      	push	{r3}
 80144ba:	b590      	push	{r4, r7, lr}
 80144bc:	b0d8      	sub	sp, #352	; 0x160
 80144be:	af02      	add	r7, sp, #8
 80144c0:	f507 73ac 	add.w	r3, r7, #344	; 0x158
 80144c4:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 80144c8:	6018      	str	r0, [r3, #0]
 80144ca:	f507 73ac 	add.w	r3, r7, #344	; 0x158
 80144ce:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 80144d2:	6019      	str	r1, [r3, #0]
 80144d4:	f507 73ac 	add.w	r3, r7, #344	; 0x158
 80144d8:	f5a3 73a9 	sub.w	r3, r3, #338	; 0x152
 80144dc:	801a      	strh	r2, [r3, #0]
  va_list arg;
  va_start (arg, fmt);
 80144de:	f507 73b4 	add.w	r3, r7, #360	; 0x168
 80144e2:	f8c7 313c 	str.w	r3, [r7, #316]	; 0x13c
  int32_t len;
  char print_buffer[256];
  int Size_Char;
  int i, x_Pre = x;
 80144e6:	f507 73ac 	add.w	r3, r7, #344	; 0x158
 80144ea:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 80144ee:	681b      	ldr	r3, [r3, #0]
 80144f0:	f8c7 314c 	str.w	r3, [r7, #332]	; 0x14c
  han_font_t FontBuf;
  uint8_t font_width;
  uint8_t font_height;


  len = vsnprintf(print_buffer, 255, fmt, arg);
 80144f4:	f107 003c 	add.w	r0, r7, #60	; 0x3c
 80144f8:	f8d7 313c 	ldr.w	r3, [r7, #316]	; 0x13c
 80144fc:	f8d7 2164 	ldr.w	r2, [r7, #356]	; 0x164
 8014500:	21ff      	movs	r1, #255	; 0xff
 8014502:	f011 fab3 	bl	8025a6c <vsniprintf>
 8014506:	f8c7 0148 	str.w	r0, [r7, #328]	; 0x148
  va_end (arg);

  if (font_tbl[lcd_font]->data != NULL)
 801450a:	4b80      	ldr	r3, [pc, #512]	; (801470c <lcdPrintf+0x254>)
 801450c:	781b      	ldrb	r3, [r3, #0]
 801450e:	461a      	mov	r2, r3
 8014510:	4b7f      	ldr	r3, [pc, #508]	; (8014710 <lcdPrintf+0x258>)
 8014512:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8014516:	685b      	ldr	r3, [r3, #4]
 8014518:	2b00      	cmp	r3, #0
 801451a:	d072      	beq.n	8014602 <lcdPrintf+0x14a>
  {
    for( i=0; i<len; i+=Size_Char )
 801451c:	2300      	movs	r3, #0
 801451e:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 8014522:	e067      	b.n	80145f4 <lcdPrintf+0x13c>
    {
      disEngFont(x, y, print_buffer[i], font_tbl[lcd_font], color);
 8014524:	f507 73ac 	add.w	r3, r7, #344	; 0x158
 8014528:	f5a3 728e 	sub.w	r2, r3, #284	; 0x11c
 801452c:	f8d7 3154 	ldr.w	r3, [r7, #340]	; 0x154
 8014530:	4413      	add	r3, r2
 8014532:	781a      	ldrb	r2, [r3, #0]
 8014534:	4b75      	ldr	r3, [pc, #468]	; (801470c <lcdPrintf+0x254>)
 8014536:	781b      	ldrb	r3, [r3, #0]
 8014538:	4619      	mov	r1, r3
 801453a:	4b75      	ldr	r3, [pc, #468]	; (8014710 <lcdPrintf+0x258>)
 801453c:	f853 4021 	ldr.w	r4, [r3, r1, lsl #2]
 8014540:	f507 73ac 	add.w	r3, r7, #344	; 0x158
 8014544:	f5a3 71a8 	sub.w	r1, r3, #336	; 0x150
 8014548:	f507 73ac 	add.w	r3, r7, #344	; 0x158
 801454c:	f5a3 70a6 	sub.w	r0, r3, #332	; 0x14c
 8014550:	f507 73ac 	add.w	r3, r7, #344	; 0x158
 8014554:	f5a3 73a9 	sub.w	r3, r3, #338	; 0x152
 8014558:	881b      	ldrh	r3, [r3, #0]
 801455a:	9300      	str	r3, [sp, #0]
 801455c:	4623      	mov	r3, r4
 801455e:	6809      	ldr	r1, [r1, #0]
 8014560:	6800      	ldr	r0, [r0, #0]
 8014562:	f000 f92d 	bl	80147c0 <disEngFont>

      Size_Char = 1;
 8014566:	2301      	movs	r3, #1
 8014568:	f8c7 3144 	str.w	r3, [r7, #324]	; 0x144
      font_width = font_tbl[lcd_font]->width;
 801456c:	4b67      	ldr	r3, [pc, #412]	; (801470c <lcdPrintf+0x254>)
 801456e:	781b      	ldrb	r3, [r3, #0]
 8014570:	461a      	mov	r2, r3
 8014572:	4b67      	ldr	r3, [pc, #412]	; (8014710 <lcdPrintf+0x258>)
 8014574:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8014578:	781b      	ldrb	r3, [r3, #0]
 801457a:	f887 3153 	strb.w	r3, [r7, #339]	; 0x153
      font_height = font_tbl[lcd_font]->height;
 801457e:	4b63      	ldr	r3, [pc, #396]	; (801470c <lcdPrintf+0x254>)
 8014580:	781b      	ldrb	r3, [r3, #0]
 8014582:	461a      	mov	r2, r3
 8014584:	4b62      	ldr	r3, [pc, #392]	; (8014710 <lcdPrintf+0x258>)
 8014586:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801458a:	785b      	ldrb	r3, [r3, #1]
 801458c:	f887 3143 	strb.w	r3, [r7, #323]	; 0x143
      x += font_width;
 8014590:	f897 2153 	ldrb.w	r2, [r7, #339]	; 0x153
 8014594:	f507 73ac 	add.w	r3, r7, #344	; 0x158
 8014598:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 801459c:	f507 71ac 	add.w	r1, r7, #344	; 0x158
 80145a0:	f5a1 71a6 	sub.w	r1, r1, #332	; 0x14c
 80145a4:	6809      	ldr	r1, [r1, #0]
 80145a6:	440a      	add	r2, r1
 80145a8:	601a      	str	r2, [r3, #0]

      if ((x+font_width) > HW_LCD_WIDTH)
 80145aa:	f897 2153 	ldrb.w	r2, [r7, #339]	; 0x153
 80145ae:	f507 73ac 	add.w	r3, r7, #344	; 0x158
 80145b2:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 80145b6:	681b      	ldr	r3, [r3, #0]
 80145b8:	4413      	add	r3, r2
 80145ba:	2ba0      	cmp	r3, #160	; 0xa0
 80145bc:	dd13      	ble.n	80145e6 <lcdPrintf+0x12e>
      {
        x  = x_Pre;
 80145be:	f507 73ac 	add.w	r3, r7, #344	; 0x158
 80145c2:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 80145c6:	f8d7 214c 	ldr.w	r2, [r7, #332]	; 0x14c
 80145ca:	601a      	str	r2, [r3, #0]
        y += font_height;
 80145cc:	f897 2143 	ldrb.w	r2, [r7, #323]	; 0x143
 80145d0:	f507 73ac 	add.w	r3, r7, #344	; 0x158
 80145d4:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 80145d8:	f507 71ac 	add.w	r1, r7, #344	; 0x158
 80145dc:	f5a1 71a8 	sub.w	r1, r1, #336	; 0x150
 80145e0:	6809      	ldr	r1, [r1, #0]
 80145e2:	440a      	add	r2, r1
 80145e4:	601a      	str	r2, [r3, #0]
    for( i=0; i<len; i+=Size_Char )
 80145e6:	f8d7 2154 	ldr.w	r2, [r7, #340]	; 0x154
 80145ea:	f8d7 3144 	ldr.w	r3, [r7, #324]	; 0x144
 80145ee:	4413      	add	r3, r2
 80145f0:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 80145f4:	f8d7 2154 	ldr.w	r2, [r7, #340]	; 0x154
 80145f8:	f8d7 3148 	ldr.w	r3, [r7, #328]	; 0x148
 80145fc:	429a      	cmp	r2, r3
 80145fe:	db91      	blt.n	8014524 <lcdPrintf+0x6c>
      }

      if( FontBuf.Code_Type == PHAN_END_CODE ) break;
    }
  }
}
 8014600:	e07b      	b.n	80146fa <lcdPrintf+0x242>
    for( i=0; i<len; i+=Size_Char )
 8014602:	2300      	movs	r3, #0
 8014604:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 8014608:	e06f      	b.n	80146ea <lcdPrintf+0x232>
      hanFontLoad( &print_buffer[i], &FontBuf );
 801460a:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 801460e:	f8d7 3154 	ldr.w	r3, [r7, #340]	; 0x154
 8014612:	4413      	add	r3, r2
 8014614:	f107 0214 	add.w	r2, r7, #20
 8014618:	4611      	mov	r1, r2
 801461a:	4618      	mov	r0, r3
 801461c:	f003 faba 	bl	8017b94 <hanFontLoad>
      disHanFont( x, y, &FontBuf, color);
 8014620:	f507 73ac 	add.w	r3, r7, #344	; 0x158
 8014624:	f5a3 73a9 	sub.w	r3, r3, #338	; 0x152
 8014628:	881b      	ldrh	r3, [r3, #0]
 801462a:	f107 0214 	add.w	r2, r7, #20
 801462e:	f507 71ac 	add.w	r1, r7, #344	; 0x158
 8014632:	f5a1 71a8 	sub.w	r1, r1, #336	; 0x150
 8014636:	f507 70ac 	add.w	r0, r7, #344	; 0x158
 801463a:	f5a0 70a6 	sub.w	r0, r0, #332	; 0x14c
 801463e:	6809      	ldr	r1, [r1, #0]
 8014640:	6800      	ldr	r0, [r0, #0]
 8014642:	f000 f867 	bl	8014714 <disHanFont>
      Size_Char = FontBuf.Size_Char;
 8014646:	f507 73ac 	add.w	r3, r7, #344	; 0x158
 801464a:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
 801464e:	885b      	ldrh	r3, [r3, #2]
 8014650:	f8c7 3144 	str.w	r3, [r7, #324]	; 0x144
      if (Size_Char >= 2)
 8014654:	f8d7 3144 	ldr.w	r3, [r7, #324]	; 0x144
 8014658:	2b01      	cmp	r3, #1
 801465a:	dd0e      	ble.n	801467a <lcdPrintf+0x1c2>
        font_width = 16;
 801465c:	2310      	movs	r3, #16
 801465e:	f887 3153 	strb.w	r3, [r7, #339]	; 0x153
        x += 2*8;
 8014662:	f507 73ac 	add.w	r3, r7, #344	; 0x158
 8014666:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 801466a:	f507 72ac 	add.w	r2, r7, #344	; 0x158
 801466e:	f5a2 72a6 	sub.w	r2, r2, #332	; 0x14c
 8014672:	6812      	ldr	r2, [r2, #0]
 8014674:	3210      	adds	r2, #16
 8014676:	601a      	str	r2, [r3, #0]
 8014678:	e00d      	b.n	8014696 <lcdPrintf+0x1de>
        font_width = 8;
 801467a:	2308      	movs	r3, #8
 801467c:	f887 3153 	strb.w	r3, [r7, #339]	; 0x153
        x += 1*8;
 8014680:	f507 73ac 	add.w	r3, r7, #344	; 0x158
 8014684:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 8014688:	f507 72ac 	add.w	r2, r7, #344	; 0x158
 801468c:	f5a2 72a6 	sub.w	r2, r2, #332	; 0x14c
 8014690:	6812      	ldr	r2, [r2, #0]
 8014692:	3208      	adds	r2, #8
 8014694:	601a      	str	r2, [r3, #0]
      if ((x+font_width) > HW_LCD_WIDTH)
 8014696:	f897 2153 	ldrb.w	r2, [r7, #339]	; 0x153
 801469a:	f507 73ac 	add.w	r3, r7, #344	; 0x158
 801469e:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 80146a2:	681b      	ldr	r3, [r3, #0]
 80146a4:	4413      	add	r3, r2
 80146a6:	2ba0      	cmp	r3, #160	; 0xa0
 80146a8:	dd11      	ble.n	80146ce <lcdPrintf+0x216>
        x  = x_Pre;
 80146aa:	f507 73ac 	add.w	r3, r7, #344	; 0x158
 80146ae:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 80146b2:	f8d7 214c 	ldr.w	r2, [r7, #332]	; 0x14c
 80146b6:	601a      	str	r2, [r3, #0]
        y += 16;
 80146b8:	f507 73ac 	add.w	r3, r7, #344	; 0x158
 80146bc:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 80146c0:	f507 72ac 	add.w	r2, r7, #344	; 0x158
 80146c4:	f5a2 72a8 	sub.w	r2, r2, #336	; 0x150
 80146c8:	6812      	ldr	r2, [r2, #0]
 80146ca:	3210      	adds	r2, #16
 80146cc:	601a      	str	r2, [r3, #0]
      if( FontBuf.Code_Type == PHAN_END_CODE ) break;
 80146ce:	f507 73ac 	add.w	r3, r7, #344	; 0x158
 80146d2:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
 80146d6:	889b      	ldrh	r3, [r3, #4]
 80146d8:	2b04      	cmp	r3, #4
 80146da:	d00d      	beq.n	80146f8 <lcdPrintf+0x240>
    for( i=0; i<len; i+=Size_Char )
 80146dc:	f8d7 2154 	ldr.w	r2, [r7, #340]	; 0x154
 80146e0:	f8d7 3144 	ldr.w	r3, [r7, #324]	; 0x144
 80146e4:	4413      	add	r3, r2
 80146e6:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 80146ea:	f8d7 2154 	ldr.w	r2, [r7, #340]	; 0x154
 80146ee:	f8d7 3148 	ldr.w	r3, [r7, #328]	; 0x148
 80146f2:	429a      	cmp	r2, r3
 80146f4:	db89      	blt.n	801460a <lcdPrintf+0x152>
}
 80146f6:	e000      	b.n	80146fa <lcdPrintf+0x242>
      if( FontBuf.Code_Type == PHAN_END_CODE ) break;
 80146f8:	bf00      	nop
}
 80146fa:	bf00      	nop
 80146fc:	f507 77ac 	add.w	r7, r7, #344	; 0x158
 8014700:	46bd      	mov	sp, r7
 8014702:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
 8014706:	b001      	add	sp, #4
 8014708:	4770      	bx	lr
 801470a:	bf00      	nop
 801470c:	200000bd 	.word	0x200000bd
 8014710:	200000c0 	.word	0x200000c0

08014714 <disHanFont>:

  return str_len;
}

void disHanFont(int x, int y, han_font_t *FontPtr, uint16_t textcolor)
{
 8014714:	b580      	push	{r7, lr}
 8014716:	b088      	sub	sp, #32
 8014718:	af00      	add	r7, sp, #0
 801471a:	60f8      	str	r0, [r7, #12]
 801471c:	60b9      	str	r1, [r7, #8]
 801471e:	607a      	str	r2, [r7, #4]
 8014720:	807b      	strh	r3, [r7, #2]
  uint16_t    i, j, Loop;
  uint16_t  FontSize = FontPtr->Size_Char;
 8014722:	687b      	ldr	r3, [r7, #4]
 8014724:	885b      	ldrh	r3, [r3, #2]
 8014726:	833b      	strh	r3, [r7, #24]
  uint16_t index_x;

  if (FontSize > 2)
 8014728:	8b3b      	ldrh	r3, [r7, #24]
 801472a:	2b02      	cmp	r3, #2
 801472c:	d901      	bls.n	8014732 <disHanFont+0x1e>
  {
    FontSize = 2;
 801472e:	2302      	movs	r3, #2
 8014730:	833b      	strh	r3, [r7, #24]
  }

  for ( i = 0 ; i < 16 ; i++ )        // 16 Lines per Font/Char
 8014732:	2300      	movs	r3, #0
 8014734:	83fb      	strh	r3, [r7, #30]
 8014736:	e03a      	b.n	80147ae <disHanFont+0x9a>
  {
    index_x = 0;
 8014738:	2300      	movs	r3, #0
 801473a:	82fb      	strh	r3, [r7, #22]
    for ( j = 0 ; j < FontSize ; j++ )      // 16 x 16 (2 Bytes)
 801473c:	2300      	movs	r3, #0
 801473e:	83bb      	strh	r3, [r7, #28]
 8014740:	e02e      	b.n	80147a0 <disHanFont+0x8c>
    {
      uint8_t font_data;

      font_data = FontPtr->FontBuffer[i*FontSize +j];
 8014742:	8bfb      	ldrh	r3, [r7, #30]
 8014744:	8b3a      	ldrh	r2, [r7, #24]
 8014746:	fb03 f202 	mul.w	r2, r3, r2
 801474a:	8bbb      	ldrh	r3, [r7, #28]
 801474c:	4413      	add	r3, r2
 801474e:	687a      	ldr	r2, [r7, #4]
 8014750:	4413      	add	r3, r2
 8014752:	799b      	ldrb	r3, [r3, #6]
 8014754:	757b      	strb	r3, [r7, #21]

      for( Loop=0; Loop<8; Loop++ )
 8014756:	2300      	movs	r3, #0
 8014758:	837b      	strh	r3, [r7, #26]
 801475a:	e01b      	b.n	8014794 <disHanFont+0x80>
      {
        if( (font_data<<Loop) & (0x80))
 801475c:	7d7a      	ldrb	r2, [r7, #21]
 801475e:	8b7b      	ldrh	r3, [r7, #26]
 8014760:	fa02 f303 	lsl.w	r3, r2, r3
 8014764:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8014768:	2b00      	cmp	r3, #0
 801476a:	d00d      	beq.n	8014788 <disHanFont+0x74>
        {
          lcdDrawPixel(x + index_x, y + i, textcolor);
 801476c:	68fb      	ldr	r3, [r7, #12]
 801476e:	b29a      	uxth	r2, r3
 8014770:	8afb      	ldrh	r3, [r7, #22]
 8014772:	4413      	add	r3, r2
 8014774:	b298      	uxth	r0, r3
 8014776:	68bb      	ldr	r3, [r7, #8]
 8014778:	b29a      	uxth	r2, r3
 801477a:	8bfb      	ldrh	r3, [r7, #30]
 801477c:	4413      	add	r3, r2
 801477e:	b29b      	uxth	r3, r3
 8014780:	887a      	ldrh	r2, [r7, #2]
 8014782:	4619      	mov	r1, r3
 8014784:	f7ff fa92 	bl	8013cac <lcdDrawPixel>
        }
        index_x++;
 8014788:	8afb      	ldrh	r3, [r7, #22]
 801478a:	3301      	adds	r3, #1
 801478c:	82fb      	strh	r3, [r7, #22]
      for( Loop=0; Loop<8; Loop++ )
 801478e:	8b7b      	ldrh	r3, [r7, #26]
 8014790:	3301      	adds	r3, #1
 8014792:	837b      	strh	r3, [r7, #26]
 8014794:	8b7b      	ldrh	r3, [r7, #26]
 8014796:	2b07      	cmp	r3, #7
 8014798:	d9e0      	bls.n	801475c <disHanFont+0x48>
    for ( j = 0 ; j < FontSize ; j++ )      // 16 x 16 (2 Bytes)
 801479a:	8bbb      	ldrh	r3, [r7, #28]
 801479c:	3301      	adds	r3, #1
 801479e:	83bb      	strh	r3, [r7, #28]
 80147a0:	8bba      	ldrh	r2, [r7, #28]
 80147a2:	8b3b      	ldrh	r3, [r7, #24]
 80147a4:	429a      	cmp	r2, r3
 80147a6:	d3cc      	bcc.n	8014742 <disHanFont+0x2e>
  for ( i = 0 ; i < 16 ; i++ )        // 16 Lines per Font/Char
 80147a8:	8bfb      	ldrh	r3, [r7, #30]
 80147aa:	3301      	adds	r3, #1
 80147ac:	83fb      	strh	r3, [r7, #30]
 80147ae:	8bfb      	ldrh	r3, [r7, #30]
 80147b0:	2b0f      	cmp	r3, #15
 80147b2:	d9c1      	bls.n	8014738 <disHanFont+0x24>
      }
    }
  }
}
 80147b4:	bf00      	nop
 80147b6:	bf00      	nop
 80147b8:	3720      	adds	r7, #32
 80147ba:	46bd      	mov	sp, r7
 80147bc:	bd80      	pop	{r7, pc}
 80147be:	bf00      	nop

080147c0 <disEngFont>:

void disEngFont(int x, int y, char ch, lcd_font_t *font, uint16_t textcolor)
{
 80147c0:	b580      	push	{r7, lr}
 80147c2:	b088      	sub	sp, #32
 80147c4:	af00      	add	r7, sp, #0
 80147c6:	60f8      	str	r0, [r7, #12]
 80147c8:	60b9      	str	r1, [r7, #8]
 80147ca:	603b      	str	r3, [r7, #0]
 80147cc:	4613      	mov	r3, r2
 80147ce:	71fb      	strb	r3, [r7, #7]
  uint32_t i, b, j;


  // We gaan door het font
  for (i = 0; i < font->height; i++)
 80147d0:	2300      	movs	r3, #0
 80147d2:	61fb      	str	r3, [r7, #28]
 80147d4:	e035      	b.n	8014842 <disEngFont+0x82>
  {
    b = font->data[(ch - 32) * font->height + i];
 80147d6:	683b      	ldr	r3, [r7, #0]
 80147d8:	685a      	ldr	r2, [r3, #4]
 80147da:	79fb      	ldrb	r3, [r7, #7]
 80147dc:	3b20      	subs	r3, #32
 80147de:	6839      	ldr	r1, [r7, #0]
 80147e0:	7849      	ldrb	r1, [r1, #1]
 80147e2:	fb01 f303 	mul.w	r3, r1, r3
 80147e6:	4619      	mov	r1, r3
 80147e8:	69fb      	ldr	r3, [r7, #28]
 80147ea:	440b      	add	r3, r1
 80147ec:	005b      	lsls	r3, r3, #1
 80147ee:	4413      	add	r3, r2
 80147f0:	881b      	ldrh	r3, [r3, #0]
 80147f2:	617b      	str	r3, [r7, #20]
    for (j = 0; j < font->width; j++)
 80147f4:	2300      	movs	r3, #0
 80147f6:	61bb      	str	r3, [r7, #24]
 80147f8:	e01a      	b.n	8014830 <disEngFont+0x70>
    {
      if ((b << j) & 0x8000)
 80147fa:	697a      	ldr	r2, [r7, #20]
 80147fc:	69bb      	ldr	r3, [r7, #24]
 80147fe:	fa02 f303 	lsl.w	r3, r2, r3
 8014802:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8014806:	2b00      	cmp	r3, #0
 8014808:	d00f      	beq.n	801482a <disEngFont+0x6a>
      {
        lcdDrawPixel(x + j, (y + i), textcolor);
 801480a:	68fb      	ldr	r3, [r7, #12]
 801480c:	b29a      	uxth	r2, r3
 801480e:	69bb      	ldr	r3, [r7, #24]
 8014810:	b29b      	uxth	r3, r3
 8014812:	4413      	add	r3, r2
 8014814:	b298      	uxth	r0, r3
 8014816:	68bb      	ldr	r3, [r7, #8]
 8014818:	b29a      	uxth	r2, r3
 801481a:	69fb      	ldr	r3, [r7, #28]
 801481c:	b29b      	uxth	r3, r3
 801481e:	4413      	add	r3, r2
 8014820:	b29b      	uxth	r3, r3
 8014822:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 8014824:	4619      	mov	r1, r3
 8014826:	f7ff fa41 	bl	8013cac <lcdDrawPixel>
    for (j = 0; j < font->width; j++)
 801482a:	69bb      	ldr	r3, [r7, #24]
 801482c:	3301      	adds	r3, #1
 801482e:	61bb      	str	r3, [r7, #24]
 8014830:	683b      	ldr	r3, [r7, #0]
 8014832:	781b      	ldrb	r3, [r3, #0]
 8014834:	461a      	mov	r2, r3
 8014836:	69bb      	ldr	r3, [r7, #24]
 8014838:	4293      	cmp	r3, r2
 801483a:	d3de      	bcc.n	80147fa <disEngFont+0x3a>
  for (i = 0; i < font->height; i++)
 801483c:	69fb      	ldr	r3, [r7, #28]
 801483e:	3301      	adds	r3, #1
 8014840:	61fb      	str	r3, [r7, #28]
 8014842:	683b      	ldr	r3, [r7, #0]
 8014844:	785b      	ldrb	r3, [r3, #1]
 8014846:	461a      	mov	r2, r3
 8014848:	69fb      	ldr	r3, [r7, #28]
 801484a:	4293      	cmp	r3, r2
 801484c:	d3c3      	bcc.n	80147d6 <disEngFont+0x16>
      }
    }
  }
}
 801484e:	bf00      	nop
 8014850:	bf00      	nop
 8014852:	3720      	adds	r7, #32
 8014854:	46bd      	mov	sp, r7
 8014856:	bd80      	pop	{r7, pc}

08014858 <lcdSetFont>:

void lcdSetFont(LcdFont font)
{
 8014858:	b480      	push	{r7}
 801485a:	b083      	sub	sp, #12
 801485c:	af00      	add	r7, sp, #0
 801485e:	4603      	mov	r3, r0
 8014860:	71fb      	strb	r3, [r7, #7]
  lcd_font = font;
 8014862:	4a04      	ldr	r2, [pc, #16]	; (8014874 <lcdSetFont+0x1c>)
 8014864:	79fb      	ldrb	r3, [r7, #7]
 8014866:	7013      	strb	r3, [r2, #0]
}
 8014868:	bf00      	nop
 801486a:	370c      	adds	r7, #12
 801486c:	46bd      	mov	sp, r7
 801486e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014872:	4770      	bx	lr
 8014874:	200000bd 	.word	0x200000bd

08014878 <cliLcd>:
  return lcd_font;
}

#ifdef _USE_HW_CLI
void cliLcd(cli_args_t *args)
{
 8014878:	b580      	push	{r7, lr}
 801487a:	b086      	sub	sp, #24
 801487c:	af02      	add	r7, sp, #8
 801487e:	6078      	str	r0, [r7, #4]
  bool ret = false;
 8014880:	2300      	movs	r3, #0
 8014882:	73fb      	strb	r3, [r7, #15]


  if (args->argc == 1 && args->isStr(0, "test") == true)
 8014884:	687b      	ldr	r3, [r7, #4]
 8014886:	881b      	ldrh	r3, [r3, #0]
 8014888:	2b01      	cmp	r3, #1
 801488a:	d163      	bne.n	8014954 <cliLcd+0xdc>
 801488c:	687b      	ldr	r3, [r7, #4]
 801488e:	695b      	ldr	r3, [r3, #20]
 8014890:	494e      	ldr	r1, [pc, #312]	; (80149cc <cliLcd+0x154>)
 8014892:	2000      	movs	r0, #0
 8014894:	4798      	blx	r3
 8014896:	4603      	mov	r3, r0
 8014898:	2b00      	cmp	r3, #0
 801489a:	d05b      	beq.n	8014954 <cliLcd+0xdc>
  {
    lcdSetFont(LCD_FONT_HAN);
 801489c:	2003      	movs	r0, #3
 801489e:	f7ff ffdb 	bl	8014858 <lcdSetFont>

    while(cliKeepLoop())
 80148a2:	e04b      	b.n	801493c <cliLcd+0xc4>
    {
      if (lcdDrawAvailable() == true)
 80148a4:	f7ff fbfa 	bl	801409c <lcdDrawAvailable>
 80148a8:	4603      	mov	r3, r0
 80148aa:	2b00      	cmp	r3, #0
 80148ac:	d046      	beq.n	801493c <cliLcd+0xc4>
      {
        lcdClearBuffer(black);
 80148ae:	2000      	movs	r0, #0
 80148b0:	f7ff fa08 	bl	8013cc4 <lcdClearBuffer>

        lcdPrintf(25,16*0, green, "[LCD ]");
 80148b4:	4b46      	ldr	r3, [pc, #280]	; (80149d0 <cliLcd+0x158>)
 80148b6:	f44f 62fc 	mov.w	r2, #2016	; 0x7e0
 80148ba:	2100      	movs	r1, #0
 80148bc:	2019      	movs	r0, #25
 80148be:	f7ff fdfb 	bl	80144b8 <lcdPrintf>

        lcdPrintf(0,16*1, white, "%d fps", lcdGetFps());
 80148c2:	f7ff fbd3 	bl	801406c <lcdGetFps>
 80148c6:	4603      	mov	r3, r0
 80148c8:	9300      	str	r3, [sp, #0]
 80148ca:	4b42      	ldr	r3, [pc, #264]	; (80149d4 <cliLcd+0x15c>)
 80148cc:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80148d0:	2110      	movs	r1, #16
 80148d2:	2000      	movs	r0, #0
 80148d4:	f7ff fdf0 	bl	80144b8 <lcdPrintf>
        lcdPrintf(0,16*2, white, "%d ms" , lcdGetFpsTime());
 80148d8:	f7ff fbd4 	bl	8014084 <lcdGetFpsTime>
 80148dc:	4603      	mov	r3, r0
 80148de:	9300      	str	r3, [sp, #0]
 80148e0:	4b3d      	ldr	r3, [pc, #244]	; (80149d8 <cliLcd+0x160>)
 80148e2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80148e6:	2120      	movs	r1, #32
 80148e8:	2000      	movs	r0, #0
 80148ea:	f7ff fde5 	bl	80144b8 <lcdPrintf>
        lcdPrintf(0,16*3, white, "%d ms" , millis());
 80148ee:	f7fd f8c0 	bl	8011a72 <millis>
 80148f2:	4603      	mov	r3, r0
 80148f4:	9300      	str	r3, [sp, #0]
 80148f6:	4b38      	ldr	r3, [pc, #224]	; (80149d8 <cliLcd+0x160>)
 80148f8:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80148fc:	2130      	movs	r1, #48	; 0x30
 80148fe:	2000      	movs	r0, #0
 8014900:	f7ff fdda 	bl	80144b8 <lcdPrintf>

        lcdDrawFillRect( 0, 70, 10, 10, red);
 8014904:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8014908:	9300      	str	r3, [sp, #0]
 801490a:	230a      	movs	r3, #10
 801490c:	220a      	movs	r2, #10
 801490e:	2146      	movs	r1, #70	; 0x46
 8014910:	2000      	movs	r0, #0
 8014912:	f7ff fd4b 	bl	80143ac <lcdDrawFillRect>
        lcdDrawFillRect(10, 70, 10, 10, green);
 8014916:	f44f 63fc 	mov.w	r3, #2016	; 0x7e0
 801491a:	9300      	str	r3, [sp, #0]
 801491c:	230a      	movs	r3, #10
 801491e:	220a      	movs	r2, #10
 8014920:	2146      	movs	r1, #70	; 0x46
 8014922:	200a      	movs	r0, #10
 8014924:	f7ff fd42 	bl	80143ac <lcdDrawFillRect>
        lcdDrawFillRect(20, 70, 10, 10, blue);
 8014928:	231f      	movs	r3, #31
 801492a:	9300      	str	r3, [sp, #0]
 801492c:	230a      	movs	r3, #10
 801492e:	220a      	movs	r2, #10
 8014930:	2146      	movs	r1, #70	; 0x46
 8014932:	2014      	movs	r0, #20
 8014934:	f7ff fd3a 	bl	80143ac <lcdDrawFillRect>

        lcdRequestDraw();
 8014938:	f7ff fbc6 	bl	80140c8 <lcdRequestDraw>
    while(cliKeepLoop())
 801493c:	f7fd fe84 	bl	8012648 <cliKeepLoop>
 8014940:	4603      	mov	r3, r0
 8014942:	2b00      	cmp	r3, #0
 8014944:	d1ae      	bne.n	80148a4 <cliLcd+0x2c>
      }
    }

    lcdClearBuffer(black);
 8014946:	2000      	movs	r0, #0
 8014948:	f7ff f9bc 	bl	8013cc4 <lcdClearBuffer>
    lcdUpdateDraw();
 801494c:	f7ff fbf4 	bl	8014138 <lcdUpdateDraw>

    ret = true;
 8014950:	2301      	movs	r3, #1
 8014952:	73fb      	strb	r3, [r7, #15]
  }

  if (args->argc == 1 && args->isStr(0, "image") == true)
 8014954:	687b      	ldr	r3, [r7, #4]
 8014956:	881b      	ldrh	r3, [r3, #0]
 8014958:	2b01      	cmp	r3, #1
 801495a:	d126      	bne.n	80149aa <cliLcd+0x132>
 801495c:	687b      	ldr	r3, [r7, #4]
 801495e:	695b      	ldr	r3, [r3, #20]
 8014960:	491e      	ldr	r1, [pc, #120]	; (80149dc <cliLcd+0x164>)
 8014962:	2000      	movs	r0, #0
 8014964:	4798      	blx	r3
 8014966:	4603      	mov	r3, r0
 8014968:	2b00      	cmp	r3, #0
 801496a:	d01e      	beq.n	80149aa <cliLcd+0x132>
  {
	  lcdClearBuffer(black);
 801496c:	2000      	movs	r0, #0
 801496e:	f7ff f9a9 	bl	8013cc4 <lcdClearBuffer>
	  lcdUpdateDraw();
 8014972:	f7ff fbe1 	bl	8014138 <lcdUpdateDraw>
	  while(cliKeepLoop())
 8014976:	e00c      	b.n	8014992 <cliLcd+0x11a>
	  {
		  static bool blink = 0;
		  blink = get_blink();
 8014978:	f002 ffe6 	bl	8017948 <get_blink>
 801497c:	4603      	mov	r3, r0
 801497e:	461a      	mov	r2, r3
 8014980:	4b17      	ldr	r3, [pc, #92]	; (80149e0 <cliLcd+0x168>)
 8014982:	701a      	strb	r2, [r3, #0]
		  draw_fan_status(0, 0, blink);
 8014984:	4b16      	ldr	r3, [pc, #88]	; (80149e0 <cliLcd+0x168>)
 8014986:	781b      	ldrb	r3, [r3, #0]
 8014988:	461a      	mov	r2, r3
 801498a:	2100      	movs	r1, #0
 801498c:	2000      	movs	r0, #0
 801498e:	f002 ff91 	bl	80178b4 <draw_fan_status>
	  while(cliKeepLoop())
 8014992:	f7fd fe59 	bl	8012648 <cliKeepLoop>
 8014996:	4603      	mov	r3, r0
 8014998:	2b00      	cmp	r3, #0
 801499a:	d1ed      	bne.n	8014978 <cliLcd+0x100>
	  }
	  lcdClearBuffer(black);
 801499c:	2000      	movs	r0, #0
 801499e:	f7ff f991 	bl	8013cc4 <lcdClearBuffer>
	  lcdUpdateDraw();
 80149a2:	f7ff fbc9 	bl	8014138 <lcdUpdateDraw>

	  ret = true;
 80149a6:	2301      	movs	r3, #1
 80149a8:	73fb      	strb	r3, [r7, #15]
  }

  if (ret != true)
 80149aa:	7bfb      	ldrb	r3, [r7, #15]
 80149ac:	f083 0301 	eor.w	r3, r3, #1
 80149b0:	b2db      	uxtb	r3, r3
 80149b2:	2b00      	cmp	r3, #0
 80149b4:	d005      	beq.n	80149c2 <cliLcd+0x14a>
  {
    cliPrintf("lcd test\n");
 80149b6:	480b      	ldr	r0, [pc, #44]	; (80149e4 <cliLcd+0x16c>)
 80149b8:	f7fd fd4c 	bl	8012454 <cliPrintf>
    cliPrintf("lcd image\n");
 80149bc:	480a      	ldr	r0, [pc, #40]	; (80149e8 <cliLcd+0x170>)
 80149be:	f7fd fd49 	bl	8012454 <cliPrintf>
  }
}
 80149c2:	bf00      	nop
 80149c4:	3710      	adds	r7, #16
 80149c6:	46bd      	mov	sp, r7
 80149c8:	bd80      	pop	{r7, pc}
 80149ca:	bf00      	nop
 80149cc:	08028f08 	.word	0x08028f08
 80149d0:	08028f10 	.word	0x08028f10
 80149d4:	08028f20 	.word	0x08028f20
 80149d8:	08028f28 	.word	0x08028f28
 80149dc:	08028f30 	.word	0x08028f30
 80149e0:	2000aa40 	.word	0x2000aa40
 80149e4:	08028f38 	.word	0x08028f38
 80149e8:	08028f44 	.word	0x08028f44

080149ec <ledInit>:
static void cliLed(cli_args_t *args);
#endif


bool ledInit(void)
{
 80149ec:	b580      	push	{r7, lr}
 80149ee:	b088      	sub	sp, #32
 80149f0:	af00      	add	r7, sp, #0
  bool ret = true;
 80149f2:	2301      	movs	r3, #1
 80149f4:	76fb      	strb	r3, [r7, #27]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80149f6:	1d3b      	adds	r3, r7, #4
 80149f8:	2200      	movs	r2, #0
 80149fa:	601a      	str	r2, [r3, #0]
 80149fc:	605a      	str	r2, [r3, #4]
 80149fe:	609a      	str	r2, [r3, #8]
 8014a00:	60da      	str	r2, [r3, #12]
 8014a02:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8014a04:	2300      	movs	r3, #0
 8014a06:	603b      	str	r3, [r7, #0]
 8014a08:	4b1b      	ldr	r3, [pc, #108]	; (8014a78 <ledInit+0x8c>)
 8014a0a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8014a0c:	4a1a      	ldr	r2, [pc, #104]	; (8014a78 <ledInit+0x8c>)
 8014a0e:	f043 0304 	orr.w	r3, r3, #4
 8014a12:	6313      	str	r3, [r2, #48]	; 0x30
 8014a14:	4b18      	ldr	r3, [pc, #96]	; (8014a78 <ledInit+0x8c>)
 8014a16:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8014a18:	f003 0304 	and.w	r3, r3, #4
 8014a1c:	603b      	str	r3, [r7, #0]
 8014a1e:	683b      	ldr	r3, [r7, #0]


  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8014a20:	2301      	movs	r3, #1
 8014a22:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8014a24:	2300      	movs	r3, #0
 8014a26:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8014a28:	2300      	movs	r3, #0
 8014a2a:	613b      	str	r3, [r7, #16]

  for (int i=0; i<LED_MAX_CH; i++)
 8014a2c:	2300      	movs	r3, #0
 8014a2e:	61fb      	str	r3, [r7, #28]
 8014a30:	e016      	b.n	8014a60 <ledInit+0x74>
  {
    GPIO_InitStruct.Pin = led_tbl[i].pin;
 8014a32:	4a12      	ldr	r2, [pc, #72]	; (8014a7c <ledInit+0x90>)
 8014a34:	69fb      	ldr	r3, [r7, #28]
 8014a36:	00db      	lsls	r3, r3, #3
 8014a38:	4413      	add	r3, r2
 8014a3a:	889b      	ldrh	r3, [r3, #4]
 8014a3c:	607b      	str	r3, [r7, #4]
    HAL_GPIO_Init(led_tbl[i].port, &GPIO_InitStruct);
 8014a3e:	4a0f      	ldr	r2, [pc, #60]	; (8014a7c <ledInit+0x90>)
 8014a40:	69fb      	ldr	r3, [r7, #28]
 8014a42:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8014a46:	1d3a      	adds	r2, r7, #4
 8014a48:	4611      	mov	r1, r2
 8014a4a:	4618      	mov	r0, r3
 8014a4c:	f009 fc8c 	bl	801e368 <HAL_GPIO_Init>

    ledOff(i);
 8014a50:	69fb      	ldr	r3, [r7, #28]
 8014a52:	b2db      	uxtb	r3, r3
 8014a54:	4618      	mov	r0, r3
 8014a56:	f000 f817 	bl	8014a88 <ledOff>
  for (int i=0; i<LED_MAX_CH; i++)
 8014a5a:	69fb      	ldr	r3, [r7, #28]
 8014a5c:	3301      	adds	r3, #1
 8014a5e:	61fb      	str	r3, [r7, #28]
 8014a60:	69fb      	ldr	r3, [r7, #28]
 8014a62:	2b00      	cmp	r3, #0
 8014a64:	dde5      	ble.n	8014a32 <ledInit+0x46>
  }

#ifdef _USE_HW_CLI
  cliAdd("led", cliLed);
 8014a66:	4906      	ldr	r1, [pc, #24]	; (8014a80 <ledInit+0x94>)
 8014a68:	4806      	ldr	r0, [pc, #24]	; (8014a84 <ledInit+0x98>)
 8014a6a:	f7fd fe03 	bl	8012674 <cliAdd>
#endif

  return ret;
 8014a6e:	7efb      	ldrb	r3, [r7, #27]
}
 8014a70:	4618      	mov	r0, r3
 8014a72:	3720      	adds	r7, #32
 8014a74:	46bd      	mov	sp, r7
 8014a76:	bd80      	pop	{r7, pc}
 8014a78:	40023800 	.word	0x40023800
 8014a7c:	200000d0 	.word	0x200000d0
 8014a80:	08014b01 	.word	0x08014b01
 8014a84:	08028bf8 	.word	0x08028bf8

08014a88 <ledOff>:

  HAL_GPIO_WritePin(led_tbl[ch].port, led_tbl[ch].pin, led_tbl[ch].on_state);
}

void ledOff(uint8_t ch)
{
 8014a88:	b580      	push	{r7, lr}
 8014a8a:	b082      	sub	sp, #8
 8014a8c:	af00      	add	r7, sp, #0
 8014a8e:	4603      	mov	r3, r0
 8014a90:	71fb      	strb	r3, [r7, #7]
  if (ch >= LED_MAX_CH) return;
 8014a92:	79fb      	ldrb	r3, [r7, #7]
 8014a94:	2b00      	cmp	r3, #0
 8014a96:	d111      	bne.n	8014abc <ledOff+0x34>

  HAL_GPIO_WritePin(led_tbl[ch].port, led_tbl[ch].pin, led_tbl[ch].off_state);
 8014a98:	79fb      	ldrb	r3, [r7, #7]
 8014a9a:	4a0a      	ldr	r2, [pc, #40]	; (8014ac4 <ledOff+0x3c>)
 8014a9c:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 8014aa0:	79fb      	ldrb	r3, [r7, #7]
 8014aa2:	4a08      	ldr	r2, [pc, #32]	; (8014ac4 <ledOff+0x3c>)
 8014aa4:	00db      	lsls	r3, r3, #3
 8014aa6:	4413      	add	r3, r2
 8014aa8:	8899      	ldrh	r1, [r3, #4]
 8014aaa:	79fb      	ldrb	r3, [r7, #7]
 8014aac:	4a05      	ldr	r2, [pc, #20]	; (8014ac4 <ledOff+0x3c>)
 8014aae:	00db      	lsls	r3, r3, #3
 8014ab0:	4413      	add	r3, r2
 8014ab2:	79db      	ldrb	r3, [r3, #7]
 8014ab4:	461a      	mov	r2, r3
 8014ab6:	f009 fed7 	bl	801e868 <HAL_GPIO_WritePin>
 8014aba:	e000      	b.n	8014abe <ledOff+0x36>
  if (ch >= LED_MAX_CH) return;
 8014abc:	bf00      	nop
}
 8014abe:	3708      	adds	r7, #8
 8014ac0:	46bd      	mov	sp, r7
 8014ac2:	bd80      	pop	{r7, pc}
 8014ac4:	200000d0 	.word	0x200000d0

08014ac8 <ledToggle>:

void ledToggle(uint8_t ch)
{
 8014ac8:	b580      	push	{r7, lr}
 8014aca:	b082      	sub	sp, #8
 8014acc:	af00      	add	r7, sp, #0
 8014ace:	4603      	mov	r3, r0
 8014ad0:	71fb      	strb	r3, [r7, #7]
  if (ch >= LED_MAX_CH) return;
 8014ad2:	79fb      	ldrb	r3, [r7, #7]
 8014ad4:	2b00      	cmp	r3, #0
 8014ad6:	d10d      	bne.n	8014af4 <ledToggle+0x2c>

  HAL_GPIO_TogglePin(led_tbl[ch].port, led_tbl[ch].pin);
 8014ad8:	79fb      	ldrb	r3, [r7, #7]
 8014ada:	4a08      	ldr	r2, [pc, #32]	; (8014afc <ledToggle+0x34>)
 8014adc:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 8014ae0:	79fb      	ldrb	r3, [r7, #7]
 8014ae2:	4906      	ldr	r1, [pc, #24]	; (8014afc <ledToggle+0x34>)
 8014ae4:	00db      	lsls	r3, r3, #3
 8014ae6:	440b      	add	r3, r1
 8014ae8:	889b      	ldrh	r3, [r3, #4]
 8014aea:	4619      	mov	r1, r3
 8014aec:	4610      	mov	r0, r2
 8014aee:	f009 fed4 	bl	801e89a <HAL_GPIO_TogglePin>
 8014af2:	e000      	b.n	8014af6 <ledToggle+0x2e>
  if (ch >= LED_MAX_CH) return;
 8014af4:	bf00      	nop
}
 8014af6:	3708      	adds	r7, #8
 8014af8:	46bd      	mov	sp, r7
 8014afa:	bd80      	pop	{r7, pc}
 8014afc:	200000d0 	.word	0x200000d0

08014b00 <cliLed>:


#ifdef _USE_HW_CLI

void cliLed(cli_args_t *args)
{
 8014b00:	b580      	push	{r7, lr}
 8014b02:	b086      	sub	sp, #24
 8014b04:	af00      	add	r7, sp, #0
 8014b06:	6078      	str	r0, [r7, #4]
  bool ret = false;
 8014b08:	2300      	movs	r3, #0
 8014b0a:	75fb      	strb	r3, [r7, #23]


  if (args->argc == 3 && args->isStr(0, "toggle") == true)
 8014b0c:	687b      	ldr	r3, [r7, #4]
 8014b0e:	881b      	ldrh	r3, [r3, #0]
 8014b10:	2b03      	cmp	r3, #3
 8014b12:	d133      	bne.n	8014b7c <cliLed+0x7c>
 8014b14:	687b      	ldr	r3, [r7, #4]
 8014b16:	695b      	ldr	r3, [r3, #20]
 8014b18:	491f      	ldr	r1, [pc, #124]	; (8014b98 <cliLed+0x98>)
 8014b1a:	2000      	movs	r0, #0
 8014b1c:	4798      	blx	r3
 8014b1e:	4603      	mov	r3, r0
 8014b20:	2b00      	cmp	r3, #0
 8014b22:	d02b      	beq.n	8014b7c <cliLed+0x7c>
  {
    uint8_t  led_ch;
    uint32_t toggle_time;
    uint32_t pre_time;

    led_ch      = (uint8_t)args->getData(1);
 8014b24:	687b      	ldr	r3, [r7, #4]
 8014b26:	689b      	ldr	r3, [r3, #8]
 8014b28:	2001      	movs	r0, #1
 8014b2a:	4798      	blx	r3
 8014b2c:	4603      	mov	r3, r0
 8014b2e:	75bb      	strb	r3, [r7, #22]
    toggle_time = (uint32_t)args->getData(2);
 8014b30:	687b      	ldr	r3, [r7, #4]
 8014b32:	689b      	ldr	r3, [r3, #8]
 8014b34:	2002      	movs	r0, #2
 8014b36:	4798      	blx	r3
 8014b38:	4603      	mov	r3, r0
 8014b3a:	60fb      	str	r3, [r7, #12]

    if (led_ch > 0)
 8014b3c:	7dbb      	ldrb	r3, [r7, #22]
 8014b3e:	2b00      	cmp	r3, #0
 8014b40:	d002      	beq.n	8014b48 <cliLed+0x48>
    {
      led_ch--;
 8014b42:	7dbb      	ldrb	r3, [r7, #22]
 8014b44:	3b01      	subs	r3, #1
 8014b46:	75bb      	strb	r3, [r7, #22]
    }

    pre_time = millis();
 8014b48:	f7fc ff93 	bl	8011a72 <millis>
 8014b4c:	6138      	str	r0, [r7, #16]
    while(cliKeepLoop())
 8014b4e:	e00e      	b.n	8014b6e <cliLed+0x6e>
    {
      if (millis()-pre_time >= toggle_time)
 8014b50:	f7fc ff8f 	bl	8011a72 <millis>
 8014b54:	4602      	mov	r2, r0
 8014b56:	693b      	ldr	r3, [r7, #16]
 8014b58:	1ad3      	subs	r3, r2, r3
 8014b5a:	68fa      	ldr	r2, [r7, #12]
 8014b5c:	429a      	cmp	r2, r3
 8014b5e:	d806      	bhi.n	8014b6e <cliLed+0x6e>
      {
        pre_time = millis();
 8014b60:	f7fc ff87 	bl	8011a72 <millis>
 8014b64:	6138      	str	r0, [r7, #16]
        ledToggle(led_ch);
 8014b66:	7dbb      	ldrb	r3, [r7, #22]
 8014b68:	4618      	mov	r0, r3
 8014b6a:	f7ff ffad 	bl	8014ac8 <ledToggle>
    while(cliKeepLoop())
 8014b6e:	f7fd fd6b 	bl	8012648 <cliKeepLoop>
 8014b72:	4603      	mov	r3, r0
 8014b74:	2b00      	cmp	r3, #0
 8014b76:	d1eb      	bne.n	8014b50 <cliLed+0x50>
      }
    }

    ret = true;
 8014b78:	2301      	movs	r3, #1
 8014b7a:	75fb      	strb	r3, [r7, #23]
  }


  if (ret != true)
 8014b7c:	7dfb      	ldrb	r3, [r7, #23]
 8014b7e:	f083 0301 	eor.w	r3, r3, #1
 8014b82:	b2db      	uxtb	r3, r3
 8014b84:	2b00      	cmp	r3, #0
 8014b86:	d003      	beq.n	8014b90 <cliLed+0x90>
  {
    cliPrintf("led toggle ch[1~%d] time_ms\n", LED_MAX_CH);
 8014b88:	2101      	movs	r1, #1
 8014b8a:	4804      	ldr	r0, [pc, #16]	; (8014b9c <cliLed+0x9c>)
 8014b8c:	f7fd fc62 	bl	8012454 <cliPrintf>
  }
}
 8014b90:	bf00      	nop
 8014b92:	3718      	adds	r7, #24
 8014b94:	46bd      	mov	sp, r7
 8014b96:	bd80      	pop	{r7, pc}
 8014b98:	08028bfc 	.word	0x08028bfc
 8014b9c:	08028c04 	.word	0x08028c04

08014ba0 <menuSetCallBack>:
#ifdef _USE_HW_CLI
static void cliMenu(cli_args_t *args);
#endif

void menuSetCallBack(void (*callback)(uint8_t layer))
{
 8014ba0:	b480      	push	{r7}
 8014ba2:	b083      	sub	sp, #12
 8014ba4:	af00      	add	r7, sp, #0
 8014ba6:	6078      	str	r0, [r7, #4]
	menu_node.callback = callback;
 8014ba8:	4b06      	ldr	r3, [pc, #24]	; (8014bc4 <menuSetCallBack+0x24>)
 8014baa:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8014bae:	461a      	mov	r2, r3
 8014bb0:	687b      	ldr	r3, [r7, #4]
 8014bb2:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
}
 8014bb6:	bf00      	nop
 8014bb8:	370c      	adds	r7, #12
 8014bba:	46bd      	mov	sp, r7
 8014bbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014bc0:	4770      	bx	lr
 8014bc2:	bf00      	nop
 8014bc4:	2000aa44 	.word	0x2000aa44

08014bc8 <menuInit>:

bool menuInit(void)
{
 8014bc8:	b580      	push	{r7, lr}
 8014bca:	af00      	add	r7, sp, #0
	menu_node.node = 1;
 8014bcc:	4b1f      	ldr	r3, [pc, #124]	; (8014c4c <menuInit+0x84>)
 8014bce:	2201      	movs	r2, #1
 8014bd0:	701a      	strb	r2, [r3, #0]
	menu_node.main = 0;
 8014bd2:	4b1e      	ldr	r3, [pc, #120]	; (8014c4c <menuInit+0x84>)
 8014bd4:	2200      	movs	r2, #0
 8014bd6:	705a      	strb	r2, [r3, #1]
	menu_node.layer = 0;
 8014bd8:	4b1c      	ldr	r3, [pc, #112]	; (8014c4c <menuInit+0x84>)
 8014bda:	2200      	movs	r2, #0
 8014bdc:	709a      	strb	r2, [r3, #2]
	menu_node.menu_count = 0;
 8014bde:	4b1b      	ldr	r3, [pc, #108]	; (8014c4c <menuInit+0x84>)
 8014be0:	2200      	movs	r2, #0
 8014be2:	70da      	strb	r2, [r3, #3]
	menu_node.menu_args.getData  = menuArgsGetData;
 8014be4:	4b19      	ldr	r3, [pc, #100]	; (8014c4c <menuInit+0x84>)
 8014be6:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8014bea:	461a      	mov	r2, r3
 8014bec:	4b18      	ldr	r3, [pc, #96]	; (8014c50 <menuInit+0x88>)
 8014bee:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
	menu_node.menu_args.getFloat = menuArgsGetFloat;
 8014bf2:	4b16      	ldr	r3, [pc, #88]	; (8014c4c <menuInit+0x84>)
 8014bf4:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8014bf8:	461a      	mov	r2, r3
 8014bfa:	4b16      	ldr	r3, [pc, #88]	; (8014c54 <menuInit+0x8c>)
 8014bfc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
	menu_node.menu_args.getStr   = menuArgsGetStr;
 8014c00:	4b12      	ldr	r3, [pc, #72]	; (8014c4c <menuInit+0x84>)
 8014c02:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8014c06:	461a      	mov	r2, r3
 8014c08:	4b13      	ldr	r3, [pc, #76]	; (8014c58 <menuInit+0x90>)
 8014c0a:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
	menu_node.menu_args.isStr    = menuArgsIsStr;
 8014c0e:	4b0f      	ldr	r3, [pc, #60]	; (8014c4c <menuInit+0x84>)
 8014c10:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8014c14:	461a      	mov	r2, r3
 8014c16:	4b11      	ldr	r3, [pc, #68]	; (8014c5c <menuInit+0x94>)
 8014c18:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

	menu_node.callback = NULL;
 8014c1c:	4b0b      	ldr	r3, [pc, #44]	; (8014c4c <menuInit+0x84>)
 8014c1e:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8014c22:	461a      	mov	r2, r3
 8014c24:	2300      	movs	r3, #0
 8014c26:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c

	menuAdd("Relay1", 0, menu_relay1);
 8014c2a:	4a0d      	ldr	r2, [pc, #52]	; (8014c60 <menuInit+0x98>)
 8014c2c:	2100      	movs	r1, #0
 8014c2e:	480d      	ldr	r0, [pc, #52]	; (8014c64 <menuInit+0x9c>)
 8014c30:	f000 f938 	bl	8014ea4 <menuAdd>
	menuAdd("Relay2", 0, menu_relay2);
 8014c34:	4a0c      	ldr	r2, [pc, #48]	; (8014c68 <menuInit+0xa0>)
 8014c36:	2100      	movs	r1, #0
 8014c38:	480c      	ldr	r0, [pc, #48]	; (8014c6c <menuInit+0xa4>)
 8014c3a:	f000 f933 	bl	8014ea4 <menuAdd>

#ifdef _USE_HW_CLI
  cliAdd("menu", cliMenu);
 8014c3e:	490c      	ldr	r1, [pc, #48]	; (8014c70 <menuInit+0xa8>)
 8014c40:	480c      	ldr	r0, [pc, #48]	; (8014c74 <menuInit+0xac>)
 8014c42:	f7fd fd17 	bl	8012674 <cliAdd>
#endif

	return true;
 8014c46:	2301      	movs	r3, #1
}
 8014c48:	4618      	mov	r0, r3
 8014c4a:	bd80      	pop	{r7, pc}
 8014c4c:	2000aa44 	.word	0x2000aa44
 8014c50:	08014d41 	.word	0x08014d41
 8014c54:	08014d99 	.word	0x08014d99
 8014c58:	08014df9 	.word	0x08014df9
 8014c5c:	08014e49 	.word	0x08014e49
 8014c60:	08014f31 	.word	0x08014f31
 8014c64:	08028c24 	.word	0x08028c24
 8014c68:	08014f4d 	.word	0x08014f4d
 8014c6c:	08028c2c 	.word	0x08028c2c
 8014c70:	08014f69 	.word	0x08014f69
 8014c74:	08028c34 	.word	0x08028c34

08014c78 <menuMain>:

bool menuMain(void)
{
 8014c78:	b580      	push	{r7, lr}
 8014c7a:	af00      	add	r7, sp, #0
  if (menu_node.node == 0)
 8014c7c:	4b07      	ldr	r3, [pc, #28]	; (8014c9c <menuMain+0x24>)
 8014c7e:	781b      	ldrb	r3, [r3, #0]
 8014c80:	2b00      	cmp	r3, #0
 8014c82:	d101      	bne.n	8014c88 <menuMain+0x10>
  {
    return false;
 8014c84:	2300      	movs	r3, #0
 8014c86:	e007      	b.n	8014c98 <menuMain+0x20>
  }

  if (menu_node.node >= 1)
 8014c88:	4b04      	ldr	r3, [pc, #16]	; (8014c9c <menuMain+0x24>)
 8014c8a:	781b      	ldrb	r3, [r3, #0]
 8014c8c:	2b00      	cmp	r3, #0
 8014c8e:	d002      	beq.n	8014c96 <menuMain+0x1e>
  {
    menuUpdate(&menu_node);
 8014c90:	4802      	ldr	r0, [pc, #8]	; (8014c9c <menuMain+0x24>)
 8014c92:	f000 f805 	bl	8014ca0 <menuUpdate>
  }

  return true;
 8014c96:	2301      	movs	r3, #1
}
 8014c98:	4618      	mov	r0, r3
 8014c9a:	bd80      	pop	{r7, pc}
 8014c9c:	2000aa44 	.word	0x2000aa44

08014ca0 <menuUpdate>:

bool menuUpdate(menu_t *p_menu)
{
 8014ca0:	b580      	push	{r7, lr}
 8014ca2:	b084      	sub	sp, #16
 8014ca4:	af00      	add	r7, sp, #0
 8014ca6:	6078      	str	r0, [r7, #4]
  bool ret = false;
 8014ca8:	2300      	movs	r3, #0
 8014caa:	73fb      	strb	r3, [r7, #15]

  if(p_menu->callback != NULL)
 8014cac:	687b      	ldr	r3, [r7, #4]
 8014cae:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8014cb2:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8014cb6:	2b00      	cmp	r3, #0
 8014cb8:	d008      	beq.n	8014ccc <menuUpdate+0x2c>
  {
	  (*p_menu->callback)(p_menu->layer);
 8014cba:	687b      	ldr	r3, [r7, #4]
 8014cbc:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8014cc0:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8014cc4:	687a      	ldr	r2, [r7, #4]
 8014cc6:	7892      	ldrb	r2, [r2, #2]
 8014cc8:	4610      	mov	r0, r2
 8014cca:	4798      	blx	r3
  }

  return ret;
 8014ccc:	7bfb      	ldrb	r3, [r7, #15]
}
 8014cce:	4618      	mov	r0, r3
 8014cd0:	3710      	adds	r7, #16
 8014cd2:	46bd      	mov	sp, r7
 8014cd4:	bd80      	pop	{r7, pc}

08014cd6 <menu_strToUpper>:

void menu_strToUpper(char *str)
{
 8014cd6:	b480      	push	{r7}
 8014cd8:	b085      	sub	sp, #20
 8014cda:	af00      	add	r7, sp, #0
 8014cdc:	6078      	str	r0, [r7, #4]
  uint16_t i;
  uint8_t  str_ch;

  for (i=0; i<MENU_NAME_MAX; i++)
 8014cde:	2300      	movs	r3, #0
 8014ce0:	81fb      	strh	r3, [r7, #14]
 8014ce2:	e018      	b.n	8014d16 <menu_strToUpper+0x40>
  {
    str_ch = str[i];
 8014ce4:	89fb      	ldrh	r3, [r7, #14]
 8014ce6:	687a      	ldr	r2, [r7, #4]
 8014ce8:	4413      	add	r3, r2
 8014cea:	781b      	ldrb	r3, [r3, #0]
 8014cec:	737b      	strb	r3, [r7, #13]

    if (str_ch == 0)
 8014cee:	7b7b      	ldrb	r3, [r7, #13]
 8014cf0:	2b00      	cmp	r3, #0
 8014cf2:	d014      	beq.n	8014d1e <menu_strToUpper+0x48>
    {
      break;
    }

    if ((str_ch >= 'a') && (str_ch <= 'z'))
 8014cf4:	7b7b      	ldrb	r3, [r7, #13]
 8014cf6:	2b60      	cmp	r3, #96	; 0x60
 8014cf8:	d905      	bls.n	8014d06 <menu_strToUpper+0x30>
 8014cfa:	7b7b      	ldrb	r3, [r7, #13]
 8014cfc:	2b7a      	cmp	r3, #122	; 0x7a
 8014cfe:	d802      	bhi.n	8014d06 <menu_strToUpper+0x30>
    {
      str_ch = str_ch - 'a' + 'A';
 8014d00:	7b7b      	ldrb	r3, [r7, #13]
 8014d02:	3b20      	subs	r3, #32
 8014d04:	737b      	strb	r3, [r7, #13]
    }
    str[i] = str_ch;
 8014d06:	89fb      	ldrh	r3, [r7, #14]
 8014d08:	687a      	ldr	r2, [r7, #4]
 8014d0a:	4413      	add	r3, r2
 8014d0c:	7b7a      	ldrb	r2, [r7, #13]
 8014d0e:	701a      	strb	r2, [r3, #0]
  for (i=0; i<MENU_NAME_MAX; i++)
 8014d10:	89fb      	ldrh	r3, [r7, #14]
 8014d12:	3301      	adds	r3, #1
 8014d14:	81fb      	strh	r3, [r7, #14]
 8014d16:	89fb      	ldrh	r3, [r7, #14]
 8014d18:	2bff      	cmp	r3, #255	; 0xff
 8014d1a:	d9e3      	bls.n	8014ce4 <menu_strToUpper+0xe>
 8014d1c:	e000      	b.n	8014d20 <menu_strToUpper+0x4a>
      break;
 8014d1e:	bf00      	nop
  }

  if (i == MENU_NAME_MAX)
 8014d20:	89fb      	ldrh	r3, [r7, #14]
 8014d22:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8014d26:	d105      	bne.n	8014d34 <menu_strToUpper+0x5e>
  {
    str[i-1] = 0;
 8014d28:	89fb      	ldrh	r3, [r7, #14]
 8014d2a:	3b01      	subs	r3, #1
 8014d2c:	687a      	ldr	r2, [r7, #4]
 8014d2e:	4413      	add	r3, r2
 8014d30:	2200      	movs	r2, #0
 8014d32:	701a      	strb	r2, [r3, #0]
  }
}
 8014d34:	bf00      	nop
 8014d36:	3714      	adds	r7, #20
 8014d38:	46bd      	mov	sp, r7
 8014d3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014d3e:	4770      	bx	lr

08014d40 <menuArgsGetData>:


int32_t menuArgsGetData(uint8_t index)
{
 8014d40:	b580      	push	{r7, lr}
 8014d42:	b084      	sub	sp, #16
 8014d44:	af00      	add	r7, sp, #0
 8014d46:	4603      	mov	r3, r0
 8014d48:	71fb      	strb	r3, [r7, #7]
  int32_t ret = 0;
 8014d4a:	2300      	movs	r3, #0
 8014d4c:	60fb      	str	r3, [r7, #12]
  menu_t *p_menu = &menu_node;
 8014d4e:	4b11      	ldr	r3, [pc, #68]	; (8014d94 <menuArgsGetData+0x54>)
 8014d50:	60bb      	str	r3, [r7, #8]


  if (index >= p_menu->menu_args.argc)
 8014d52:	79fb      	ldrb	r3, [r7, #7]
 8014d54:	b29a      	uxth	r2, r3
 8014d56:	68bb      	ldr	r3, [r7, #8]
 8014d58:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8014d5c:	f8b3 3084 	ldrh.w	r3, [r3, #132]	; 0x84
 8014d60:	429a      	cmp	r2, r3
 8014d62:	d301      	bcc.n	8014d68 <menuArgsGetData+0x28>
  {
    return 0;
 8014d64:	2300      	movs	r3, #0
 8014d66:	e010      	b.n	8014d8a <menuArgsGetData+0x4a>
  }

  ret = (int32_t)strtoul((const char * ) p_menu->menu_args.argv[index], (char **)NULL, (int) 0);
 8014d68:	68bb      	ldr	r3, [r7, #8]
 8014d6a:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8014d6e:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8014d72:	79fb      	ldrb	r3, [r7, #7]
 8014d74:	009b      	lsls	r3, r3, #2
 8014d76:	4413      	add	r3, r2
 8014d78:	681b      	ldr	r3, [r3, #0]
 8014d7a:	2200      	movs	r2, #0
 8014d7c:	2100      	movs	r1, #0
 8014d7e:	4618      	mov	r0, r3
 8014d80:	f010 fe3e 	bl	8025a00 <strtoul>
 8014d84:	4603      	mov	r3, r0
 8014d86:	60fb      	str	r3, [r7, #12]

  return ret;
 8014d88:	68fb      	ldr	r3, [r7, #12]
}
 8014d8a:	4618      	mov	r0, r3
 8014d8c:	3710      	adds	r7, #16
 8014d8e:	46bd      	mov	sp, r7
 8014d90:	bd80      	pop	{r7, pc}
 8014d92:	bf00      	nop
 8014d94:	2000aa44 	.word	0x2000aa44

08014d98 <menuArgsGetFloat>:

float menuArgsGetFloat(uint8_t index)
{
 8014d98:	b580      	push	{r7, lr}
 8014d9a:	b084      	sub	sp, #16
 8014d9c:	af00      	add	r7, sp, #0
 8014d9e:	4603      	mov	r3, r0
 8014da0:	71fb      	strb	r3, [r7, #7]
  float ret = 0.0;
 8014da2:	f04f 0300 	mov.w	r3, #0
 8014da6:	60fb      	str	r3, [r7, #12]
  menu_t *p_menu = &menu_node;
 8014da8:	4b12      	ldr	r3, [pc, #72]	; (8014df4 <menuArgsGetFloat+0x5c>)
 8014daa:	60bb      	str	r3, [r7, #8]


  if (index >= p_menu->menu_args.argc)
 8014dac:	79fb      	ldrb	r3, [r7, #7]
 8014dae:	b29a      	uxth	r2, r3
 8014db0:	68bb      	ldr	r3, [r7, #8]
 8014db2:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8014db6:	f8b3 3084 	ldrh.w	r3, [r3, #132]	; 0x84
 8014dba:	429a      	cmp	r2, r3
 8014dbc:	d302      	bcc.n	8014dc4 <menuArgsGetFloat+0x2c>
  {
    return 0;
 8014dbe:	f04f 0300 	mov.w	r3, #0
 8014dc2:	e00f      	b.n	8014de4 <menuArgsGetFloat+0x4c>
  }

  ret = (float)strtof((const char * ) p_menu->menu_args.argv[index], (char **)NULL);
 8014dc4:	68bb      	ldr	r3, [r7, #8]
 8014dc6:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8014dca:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8014dce:	79fb      	ldrb	r3, [r7, #7]
 8014dd0:	009b      	lsls	r3, r3, #2
 8014dd2:	4413      	add	r3, r2
 8014dd4:	681b      	ldr	r3, [r3, #0]
 8014dd6:	2100      	movs	r1, #0
 8014dd8:	4618      	mov	r0, r3
 8014dda:	f010 fd43 	bl	8025864 <strtof>
 8014dde:	ed87 0a03 	vstr	s0, [r7, #12]

  return ret;
 8014de2:	68fb      	ldr	r3, [r7, #12]
}
 8014de4:	ee07 3a90 	vmov	s15, r3
 8014de8:	eeb0 0a67 	vmov.f32	s0, s15
 8014dec:	3710      	adds	r7, #16
 8014dee:	46bd      	mov	sp, r7
 8014df0:	bd80      	pop	{r7, pc}
 8014df2:	bf00      	nop
 8014df4:	2000aa44 	.word	0x2000aa44

08014df8 <menuArgsGetStr>:

char *menuArgsGetStr(uint8_t index)
{
 8014df8:	b480      	push	{r7}
 8014dfa:	b085      	sub	sp, #20
 8014dfc:	af00      	add	r7, sp, #0
 8014dfe:	4603      	mov	r3, r0
 8014e00:	71fb      	strb	r3, [r7, #7]
  char *ret = NULL;
 8014e02:	2300      	movs	r3, #0
 8014e04:	60fb      	str	r3, [r7, #12]
  menu_t *p_menu = &menu_node;
 8014e06:	4b0f      	ldr	r3, [pc, #60]	; (8014e44 <menuArgsGetStr+0x4c>)
 8014e08:	60bb      	str	r3, [r7, #8]


  if (index >= p_menu->menu_args.argc)
 8014e0a:	79fb      	ldrb	r3, [r7, #7]
 8014e0c:	b29a      	uxth	r2, r3
 8014e0e:	68bb      	ldr	r3, [r7, #8]
 8014e10:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8014e14:	f8b3 3084 	ldrh.w	r3, [r3, #132]	; 0x84
 8014e18:	429a      	cmp	r2, r3
 8014e1a:	d301      	bcc.n	8014e20 <menuArgsGetStr+0x28>
  {
    return 0;
 8014e1c:	2300      	movs	r3, #0
 8014e1e:	e00a      	b.n	8014e36 <menuArgsGetStr+0x3e>
  }

  ret = p_menu->menu_args.argv[index];
 8014e20:	68bb      	ldr	r3, [r7, #8]
 8014e22:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8014e26:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8014e2a:	79fb      	ldrb	r3, [r7, #7]
 8014e2c:	009b      	lsls	r3, r3, #2
 8014e2e:	4413      	add	r3, r2
 8014e30:	681b      	ldr	r3, [r3, #0]
 8014e32:	60fb      	str	r3, [r7, #12]

  return ret;
 8014e34:	68fb      	ldr	r3, [r7, #12]
}
 8014e36:	4618      	mov	r0, r3
 8014e38:	3714      	adds	r7, #20
 8014e3a:	46bd      	mov	sp, r7
 8014e3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014e40:	4770      	bx	lr
 8014e42:	bf00      	nop
 8014e44:	2000aa44 	.word	0x2000aa44

08014e48 <menuArgsIsStr>:

bool menuArgsIsStr(uint8_t index, char *p_str)
{
 8014e48:	b580      	push	{r7, lr}
 8014e4a:	b084      	sub	sp, #16
 8014e4c:	af00      	add	r7, sp, #0
 8014e4e:	4603      	mov	r3, r0
 8014e50:	6039      	str	r1, [r7, #0]
 8014e52:	71fb      	strb	r3, [r7, #7]
  bool ret = false;
 8014e54:	2300      	movs	r3, #0
 8014e56:	73fb      	strb	r3, [r7, #15]
  menu_t *p_menu = &menu_node;
 8014e58:	4b11      	ldr	r3, [pc, #68]	; (8014ea0 <menuArgsIsStr+0x58>)
 8014e5a:	60bb      	str	r3, [r7, #8]


  if (index >= p_menu->menu_args.argc)
 8014e5c:	79fb      	ldrb	r3, [r7, #7]
 8014e5e:	b29a      	uxth	r2, r3
 8014e60:	68bb      	ldr	r3, [r7, #8]
 8014e62:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8014e66:	f8b3 3084 	ldrh.w	r3, [r3, #132]	; 0x84
 8014e6a:	429a      	cmp	r2, r3
 8014e6c:	d301      	bcc.n	8014e72 <menuArgsIsStr+0x2a>
  {
    return 0;
 8014e6e:	2300      	movs	r3, #0
 8014e70:	e012      	b.n	8014e98 <menuArgsIsStr+0x50>
  }

  if(strcmp(p_str, p_menu->menu_args.argv[index]) == 0)
 8014e72:	68bb      	ldr	r3, [r7, #8]
 8014e74:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8014e78:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8014e7c:	79fb      	ldrb	r3, [r7, #7]
 8014e7e:	009b      	lsls	r3, r3, #2
 8014e80:	4413      	add	r3, r2
 8014e82:	681b      	ldr	r3, [r3, #0]
 8014e84:	4619      	mov	r1, r3
 8014e86:	6838      	ldr	r0, [r7, #0]
 8014e88:	f7fb fcfa 	bl	8010880 <strcmp>
 8014e8c:	4603      	mov	r3, r0
 8014e8e:	2b00      	cmp	r3, #0
 8014e90:	d101      	bne.n	8014e96 <menuArgsIsStr+0x4e>
  {
    ret = true;
 8014e92:	2301      	movs	r3, #1
 8014e94:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 8014e96:	7bfb      	ldrb	r3, [r7, #15]
}
 8014e98:	4618      	mov	r0, r3
 8014e9a:	3710      	adds	r7, #16
 8014e9c:	46bd      	mov	sp, r7
 8014e9e:	bd80      	pop	{r7, pc}
 8014ea0:	2000aa44 	.word	0x2000aa44

08014ea4 <menuAdd>:

bool menuAdd(const char *menu_str, uint8_t layer, void (*p_func)(menu_args_t *))
{
 8014ea4:	b580      	push	{r7, lr}
 8014ea6:	b088      	sub	sp, #32
 8014ea8:	af00      	add	r7, sp, #0
 8014eaa:	60f8      	str	r0, [r7, #12]
 8014eac:	460b      	mov	r3, r1
 8014eae:	607a      	str	r2, [r7, #4]
 8014eb0:	72fb      	strb	r3, [r7, #11]
  bool ret = true;
 8014eb2:	2301      	movs	r3, #1
 8014eb4:	77fb      	strb	r3, [r7, #31]
  menu_t *p_menu = &menu_node;
 8014eb6:	4b1d      	ldr	r3, [pc, #116]	; (8014f2c <menuAdd+0x88>)
 8014eb8:	61bb      	str	r3, [r7, #24]
  uint16_t index;

  if (p_menu->menu_count >= MENU_LIST_MAX)
 8014eba:	69bb      	ldr	r3, [r7, #24]
 8014ebc:	78db      	ldrb	r3, [r3, #3]
 8014ebe:	2b1f      	cmp	r3, #31
 8014ec0:	d901      	bls.n	8014ec6 <menuAdd+0x22>
  {
    return false;
 8014ec2:	2300      	movs	r3, #0
 8014ec4:	e02e      	b.n	8014f24 <menuAdd+0x80>
  }

  index = p_menu->menu_count;
 8014ec6:	69bb      	ldr	r3, [r7, #24]
 8014ec8:	78db      	ldrb	r3, [r3, #3]
 8014eca:	82fb      	strh	r3, [r7, #22]
  p_menu->layer = layer;
 8014ecc:	69bb      	ldr	r3, [r7, #24]
 8014ece:	7afa      	ldrb	r2, [r7, #11]
 8014ed0:	709a      	strb	r2, [r3, #2]

  strcpy(p_menu->menu_list[index].menu_str, menu_str);
 8014ed2:	8afa      	ldrh	r2, [r7, #22]
 8014ed4:	4613      	mov	r3, r2
 8014ed6:	019b      	lsls	r3, r3, #6
 8014ed8:	4413      	add	r3, r2
 8014eda:	009b      	lsls	r3, r3, #2
 8014edc:	69ba      	ldr	r2, [r7, #24]
 8014ede:	4413      	add	r3, r2
 8014ee0:	3304      	adds	r3, #4
 8014ee2:	68f9      	ldr	r1, [r7, #12]
 8014ee4:	4618      	mov	r0, r3
 8014ee6:	f00f fe93 	bl	8024c10 <strcpy>
  p_menu->menu_list[index].menu_func = p_func;
 8014eea:	8afa      	ldrh	r2, [r7, #22]
 8014eec:	69b9      	ldr	r1, [r7, #24]
 8014eee:	4613      	mov	r3, r2
 8014ef0:	019b      	lsls	r3, r3, #6
 8014ef2:	4413      	add	r3, r2
 8014ef4:	009b      	lsls	r3, r3, #2
 8014ef6:	440b      	add	r3, r1
 8014ef8:	f503 7382 	add.w	r3, r3, #260	; 0x104
 8014efc:	687a      	ldr	r2, [r7, #4]
 8014efe:	601a      	str	r2, [r3, #0]

  menu_strToUpper(p_menu->menu_list[index].menu_str);
 8014f00:	8afa      	ldrh	r2, [r7, #22]
 8014f02:	4613      	mov	r3, r2
 8014f04:	019b      	lsls	r3, r3, #6
 8014f06:	4413      	add	r3, r2
 8014f08:	009b      	lsls	r3, r3, #2
 8014f0a:	69ba      	ldr	r2, [r7, #24]
 8014f0c:	4413      	add	r3, r2
 8014f0e:	3304      	adds	r3, #4
 8014f10:	4618      	mov	r0, r3
 8014f12:	f7ff fee0 	bl	8014cd6 <menu_strToUpper>

  p_menu->menu_count++;
 8014f16:	69bb      	ldr	r3, [r7, #24]
 8014f18:	78db      	ldrb	r3, [r3, #3]
 8014f1a:	3301      	adds	r3, #1
 8014f1c:	b2da      	uxtb	r2, r3
 8014f1e:	69bb      	ldr	r3, [r7, #24]
 8014f20:	70da      	strb	r2, [r3, #3]

  return ret;
 8014f22:	7ffb      	ldrb	r3, [r7, #31]
}
 8014f24:	4618      	mov	r0, r3
 8014f26:	3720      	adds	r7, #32
 8014f28:	46bd      	mov	sp, r7
 8014f2a:	bd80      	pop	{r7, pc}
 8014f2c:	2000aa44 	.word	0x2000aa44

08014f30 <menu_relay1>:

void menu_relay1(menu_args_t *args)
{
 8014f30:	b480      	push	{r7}
 8014f32:	b085      	sub	sp, #20
 8014f34:	af00      	add	r7, sp, #0
 8014f36:	6078      	str	r0, [r7, #4]
	menu_t *p_menu = &menu_node;
 8014f38:	4b03      	ldr	r3, [pc, #12]	; (8014f48 <menu_relay1+0x18>)
 8014f3a:	60fb      	str	r3, [r7, #12]

}
 8014f3c:	bf00      	nop
 8014f3e:	3714      	adds	r7, #20
 8014f40:	46bd      	mov	sp, r7
 8014f42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014f46:	4770      	bx	lr
 8014f48:	2000aa44 	.word	0x2000aa44

08014f4c <menu_relay2>:

void menu_relay2(menu_args_t *args)
{
 8014f4c:	b480      	push	{r7}
 8014f4e:	b085      	sub	sp, #20
 8014f50:	af00      	add	r7, sp, #0
 8014f52:	6078      	str	r0, [r7, #4]
	menu_t *p_menu = &menu_node;
 8014f54:	4b03      	ldr	r3, [pc, #12]	; (8014f64 <menu_relay2+0x18>)
 8014f56:	60fb      	str	r3, [r7, #12]

}
 8014f58:	bf00      	nop
 8014f5a:	3714      	adds	r7, #20
 8014f5c:	46bd      	mov	sp, r7
 8014f5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014f62:	4770      	bx	lr
 8014f64:	2000aa44 	.word	0x2000aa44

08014f68 <cliMenu>:

#ifdef _USE_HW_CLI

void cliMenu(cli_args_t *args)
{
 8014f68:	b580      	push	{r7, lr}
 8014f6a:	b086      	sub	sp, #24
 8014f6c:	af00      	add	r7, sp, #0
 8014f6e:	6078      	str	r0, [r7, #4]
  bool ret = false;
 8014f70:	2300      	movs	r3, #0
 8014f72:	75fb      	strb	r3, [r7, #23]

  menu_t *p_menu = &menu_node;
 8014f74:	4b1a      	ldr	r3, [pc, #104]	; (8014fe0 <cliMenu+0x78>)
 8014f76:	60fb      	str	r3, [r7, #12]


  if (args->argc == 1 && args->isStr(0, "show"))
 8014f78:	687b      	ldr	r3, [r7, #4]
 8014f7a:	881b      	ldrh	r3, [r3, #0]
 8014f7c:	2b01      	cmp	r3, #1
 8014f7e:	d121      	bne.n	8014fc4 <cliMenu+0x5c>
 8014f80:	687b      	ldr	r3, [r7, #4]
 8014f82:	695b      	ldr	r3, [r3, #20]
 8014f84:	4917      	ldr	r1, [pc, #92]	; (8014fe4 <cliMenu+0x7c>)
 8014f86:	2000      	movs	r0, #0
 8014f88:	4798      	blx	r3
 8014f8a:	4603      	mov	r3, r0
 8014f8c:	2b00      	cmp	r3, #0
 8014f8e:	d019      	beq.n	8014fc4 <cliMenu+0x5c>
  {
      for (int i=0; i<2; i++)
 8014f90:	2300      	movs	r3, #0
 8014f92:	613b      	str	r3, [r7, #16]
 8014f94:	e00e      	b.n	8014fb4 <cliMenu+0x4c>
      {
        cliPrintf("%s\n", p_menu->menu_list[i].menu_str);
 8014f96:	693a      	ldr	r2, [r7, #16]
 8014f98:	4613      	mov	r3, r2
 8014f9a:	019b      	lsls	r3, r3, #6
 8014f9c:	4413      	add	r3, r2
 8014f9e:	009b      	lsls	r3, r3, #2
 8014fa0:	68fa      	ldr	r2, [r7, #12]
 8014fa2:	4413      	add	r3, r2
 8014fa4:	3304      	adds	r3, #4
 8014fa6:	4619      	mov	r1, r3
 8014fa8:	480f      	ldr	r0, [pc, #60]	; (8014fe8 <cliMenu+0x80>)
 8014faa:	f7fd fa53 	bl	8012454 <cliPrintf>
      for (int i=0; i<2; i++)
 8014fae:	693b      	ldr	r3, [r7, #16]
 8014fb0:	3301      	adds	r3, #1
 8014fb2:	613b      	str	r3, [r7, #16]
 8014fb4:	693b      	ldr	r3, [r7, #16]
 8014fb6:	2b01      	cmp	r3, #1
 8014fb8:	dded      	ble.n	8014f96 <cliMenu+0x2e>
      }
      cliPrintf("\n");
 8014fba:	480c      	ldr	r0, [pc, #48]	; (8014fec <cliMenu+0x84>)
 8014fbc:	f7fd fa4a 	bl	8012454 <cliPrintf>
    ret = true;
 8014fc0:	2301      	movs	r3, #1
 8014fc2:	75fb      	strb	r3, [r7, #23]
  }


  if (ret != true)
 8014fc4:	7dfb      	ldrb	r3, [r7, #23]
 8014fc6:	f083 0301 	eor.w	r3, r3, #1
 8014fca:	b2db      	uxtb	r3, r3
 8014fcc:	2b00      	cmp	r3, #0
 8014fce:	d002      	beq.n	8014fd6 <cliMenu+0x6e>
  {
    cliPrintf("menu show\n");
 8014fd0:	4807      	ldr	r0, [pc, #28]	; (8014ff0 <cliMenu+0x88>)
 8014fd2:	f7fd fa3f 	bl	8012454 <cliPrintf>
  }
}
 8014fd6:	bf00      	nop
 8014fd8:	3718      	adds	r7, #24
 8014fda:	46bd      	mov	sp, r7
 8014fdc:	bd80      	pop	{r7, pc}
 8014fde:	bf00      	nop
 8014fe0:	2000aa44 	.word	0x2000aa44
 8014fe4:	08028c3c 	.word	0x08028c3c
 8014fe8:	08028c44 	.word	0x08028c44
 8014fec:	08028c48 	.word	0x08028c48
 8014ff0:	08028c4c 	.word	0x08028c4c

08014ff4 <DWT_Delay_us>:
/**
 * @brief  This function provides a delay (in microseconds)
 * @param  microseconds: delay in microseconds
 */
__STATIC_INLINE void DWT_Delay_us(volatile uint32_t microseconds)
{
 8014ff4:	b580      	push	{r7, lr}
 8014ff6:	b084      	sub	sp, #16
 8014ff8:	af00      	add	r7, sp, #0
 8014ffa:	6078      	str	r0, [r7, #4]
  uint32_t clk_cycle_start = DWT->CYCCNT;
 8014ffc:	4b0d      	ldr	r3, [pc, #52]	; (8015034 <DWT_Delay_us+0x40>)
 8014ffe:	685b      	ldr	r3, [r3, #4]
 8015000:	60fb      	str	r3, [r7, #12]

  /* Go to number of cycles for system */
  microseconds *= (HAL_RCC_GetHCLKFreq() / 1000000);
 8015002:	f00a f87f 	bl	801f104 <HAL_RCC_GetHCLKFreq>
 8015006:	4603      	mov	r3, r0
 8015008:	4a0b      	ldr	r2, [pc, #44]	; (8015038 <DWT_Delay_us+0x44>)
 801500a:	fba2 2303 	umull	r2, r3, r2, r3
 801500e:	0c9b      	lsrs	r3, r3, #18
 8015010:	687a      	ldr	r2, [r7, #4]
 8015012:	fb02 f303 	mul.w	r3, r2, r3
 8015016:	607b      	str	r3, [r7, #4]

  /* Delay till end */
  while ((DWT->CYCCNT - clk_cycle_start) < microseconds);
 8015018:	bf00      	nop
 801501a:	4b06      	ldr	r3, [pc, #24]	; (8015034 <DWT_Delay_us+0x40>)
 801501c:	685a      	ldr	r2, [r3, #4]
 801501e:	68fb      	ldr	r3, [r7, #12]
 8015020:	1ad2      	subs	r2, r2, r3
 8015022:	687b      	ldr	r3, [r7, #4]
 8015024:	429a      	cmp	r2, r3
 8015026:	d3f8      	bcc.n	801501a <DWT_Delay_us+0x26>
}
 8015028:	bf00      	nop
 801502a:	bf00      	nop
 801502c:	3710      	adds	r7, #16
 801502e:	46bd      	mov	sp, r7
 8015030:	bd80      	pop	{r7, pc}
 8015032:	bf00      	nop
 8015034:	e0001000 	.word	0xe0001000
 8015038:	431bde83 	.word	0x431bde83

0801503c <ONEWIRE_LOW>:
#include "user_delay.h"
#include "gpio.h"


void ONEWIRE_LOW(OneWire_t *gp)
{
 801503c:	b480      	push	{r7}
 801503e:	b083      	sub	sp, #12
 8015040:	af00      	add	r7, sp, #0
 8015042:	6078      	str	r0, [r7, #4]
	gp->GPIOx->BSRR = gp->GPIO_Pin<<16;
 8015044:	687b      	ldr	r3, [r7, #4]
 8015046:	889b      	ldrh	r3, [r3, #4]
 8015048:	041a      	lsls	r2, r3, #16
 801504a:	687b      	ldr	r3, [r7, #4]
 801504c:	681b      	ldr	r3, [r3, #0]
 801504e:	619a      	str	r2, [r3, #24]
}
 8015050:	bf00      	nop
 8015052:	370c      	adds	r7, #12
 8015054:	46bd      	mov	sp, r7
 8015056:	f85d 7b04 	ldr.w	r7, [sp], #4
 801505a:	4770      	bx	lr

0801505c <ONEWIRE_HIGH>:
void ONEWIRE_HIGH(OneWire_t *gp)
{
 801505c:	b480      	push	{r7}
 801505e:	b083      	sub	sp, #12
 8015060:	af00      	add	r7, sp, #0
 8015062:	6078      	str	r0, [r7, #4]
	gp->GPIOx->BSRR = gp->GPIO_Pin;
 8015064:	687b      	ldr	r3, [r7, #4]
 8015066:	889a      	ldrh	r2, [r3, #4]
 8015068:	687b      	ldr	r3, [r7, #4]
 801506a:	681b      	ldr	r3, [r3, #0]
 801506c:	619a      	str	r2, [r3, #24]
}
 801506e:	bf00      	nop
 8015070:	370c      	adds	r7, #12
 8015072:	46bd      	mov	sp, r7
 8015074:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015078:	4770      	bx	lr

0801507a <ONEWIRE_INPUT>:
void ONEWIRE_INPUT(OneWire_t *gp)
{
 801507a:	b580      	push	{r7, lr}
 801507c:	b088      	sub	sp, #32
 801507e:	af00      	add	r7, sp, #0
 8015080:	6078      	str	r0, [r7, #4]
	GPIO_InitTypeDef	gpinit;
	gpinit.Mode = GPIO_MODE_INPUT;
 8015082:	2300      	movs	r3, #0
 8015084:	613b      	str	r3, [r7, #16]
	gpinit.Pull = GPIO_NOPULL;
 8015086:	2300      	movs	r3, #0
 8015088:	617b      	str	r3, [r7, #20]
	gpinit.Speed = GPIO_SPEED_FREQ_HIGH;
 801508a:	2302      	movs	r3, #2
 801508c:	61bb      	str	r3, [r7, #24]
	gpinit.Pin = gp->GPIO_Pin;
 801508e:	687b      	ldr	r3, [r7, #4]
 8015090:	889b      	ldrh	r3, [r3, #4]
 8015092:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_Init(gp->GPIOx,&gpinit);
 8015094:	687b      	ldr	r3, [r7, #4]
 8015096:	681b      	ldr	r3, [r3, #0]
 8015098:	f107 020c 	add.w	r2, r7, #12
 801509c:	4611      	mov	r1, r2
 801509e:	4618      	mov	r0, r3
 80150a0:	f009 f962 	bl	801e368 <HAL_GPIO_Init>
}
 80150a4:	bf00      	nop
 80150a6:	3720      	adds	r7, #32
 80150a8:	46bd      	mov	sp, r7
 80150aa:	bd80      	pop	{r7, pc}

080150ac <ONEWIRE_OUTPUT>:
void ONEWIRE_OUTPUT(OneWire_t *gp)
{
 80150ac:	b580      	push	{r7, lr}
 80150ae:	b088      	sub	sp, #32
 80150b0:	af00      	add	r7, sp, #0
 80150b2:	6078      	str	r0, [r7, #4]
	GPIO_InitTypeDef	gpinit;
	gpinit.Mode = GPIO_MODE_OUTPUT_OD;
 80150b4:	2311      	movs	r3, #17
 80150b6:	613b      	str	r3, [r7, #16]
	gpinit.Pull = GPIO_NOPULL;
 80150b8:	2300      	movs	r3, #0
 80150ba:	617b      	str	r3, [r7, #20]
	gpinit.Speed = GPIO_SPEED_FREQ_HIGH;
 80150bc:	2302      	movs	r3, #2
 80150be:	61bb      	str	r3, [r7, #24]
	gpinit.Pin = gp->GPIO_Pin;
 80150c0:	687b      	ldr	r3, [r7, #4]
 80150c2:	889b      	ldrh	r3, [r3, #4]
 80150c4:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_Init(gp->GPIOx,&gpinit);
 80150c6:	687b      	ldr	r3, [r7, #4]
 80150c8:	681b      	ldr	r3, [r3, #0]
 80150ca:	f107 020c 	add.w	r2, r7, #12
 80150ce:	4611      	mov	r1, r2
 80150d0:	4618      	mov	r0, r3
 80150d2:	f009 f949 	bl	801e368 <HAL_GPIO_Init>

}
 80150d6:	bf00      	nop
 80150d8:	3720      	adds	r7, #32
 80150da:	46bd      	mov	sp, r7
 80150dc:	bd80      	pop	{r7, pc}

080150de <OneWire_Init>:
void OneWire_Init(OneWire_t* OneWireStruct, GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80150de:	b580      	push	{r7, lr}
 80150e0:	b084      	sub	sp, #16
 80150e2:	af00      	add	r7, sp, #0
 80150e4:	60f8      	str	r0, [r7, #12]
 80150e6:	60b9      	str	r1, [r7, #8]
 80150e8:	4613      	mov	r3, r2
 80150ea:	80fb      	strh	r3, [r7, #6]
	OneWireStruct->GPIOx = GPIOx;
 80150ec:	68fb      	ldr	r3, [r7, #12]
 80150ee:	68ba      	ldr	r2, [r7, #8]
 80150f0:	601a      	str	r2, [r3, #0]
	OneWireStruct->GPIO_Pin = GPIO_Pin;
 80150f2:	68fb      	ldr	r3, [r7, #12]
 80150f4:	88fa      	ldrh	r2, [r7, #6]
 80150f6:	809a      	strh	r2, [r3, #4]
	ONEWIRE_OUTPUT(OneWireStruct);
 80150f8:	68f8      	ldr	r0, [r7, #12]
 80150fa:	f7ff ffd7 	bl	80150ac <ONEWIRE_OUTPUT>
	ONEWIRE_HIGH(OneWireStruct);
 80150fe:	68f8      	ldr	r0, [r7, #12]
 8015100:	f7ff ffac 	bl	801505c <ONEWIRE_HIGH>
	DWT_Delay_us(1000);
 8015104:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8015108:	f7ff ff74 	bl	8014ff4 <DWT_Delay_us>
	ONEWIRE_LOW(OneWireStruct);
 801510c:	68f8      	ldr	r0, [r7, #12]
 801510e:	f7ff ff95 	bl	801503c <ONEWIRE_LOW>
	DWT_Delay_us(1000);
 8015112:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8015116:	f7ff ff6d 	bl	8014ff4 <DWT_Delay_us>
	ONEWIRE_HIGH(OneWireStruct);
 801511a:	68f8      	ldr	r0, [r7, #12]
 801511c:	f7ff ff9e 	bl	801505c <ONEWIRE_HIGH>
	DWT_Delay_us(2000);
 8015120:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8015124:	f7ff ff66 	bl	8014ff4 <DWT_Delay_us>
}
 8015128:	bf00      	nop
 801512a:	3710      	adds	r7, #16
 801512c:	46bd      	mov	sp, r7
 801512e:	bd80      	pop	{r7, pc}

08015130 <OneWire_Reset>:

inline uint8_t OneWire_Reset(OneWire_t* OneWireStruct)
{
 8015130:	b580      	push	{r7, lr}
 8015132:	b084      	sub	sp, #16
 8015134:	af00      	add	r7, sp, #0
 8015136:	6078      	str	r0, [r7, #4]
	uint8_t i;

	/* Line low, and wait 480us */
	ONEWIRE_LOW(OneWireStruct);
 8015138:	6878      	ldr	r0, [r7, #4]
 801513a:	f7ff ff7f 	bl	801503c <ONEWIRE_LOW>
	ONEWIRE_OUTPUT(OneWireStruct);
 801513e:	6878      	ldr	r0, [r7, #4]
 8015140:	f7ff ffb4 	bl	80150ac <ONEWIRE_OUTPUT>
	DWT_Delay_us(480);
 8015144:	f44f 70f0 	mov.w	r0, #480	; 0x1e0
 8015148:	f7ff ff54 	bl	8014ff4 <DWT_Delay_us>
	DWT_Delay_us(20);
 801514c:	2014      	movs	r0, #20
 801514e:	f7ff ff51 	bl	8014ff4 <DWT_Delay_us>
	/* Release line and wait for 70us */
	ONEWIRE_INPUT(OneWireStruct);
 8015152:	6878      	ldr	r0, [r7, #4]
 8015154:	f7ff ff91 	bl	801507a <ONEWIRE_INPUT>
	DWT_Delay_us(70);
 8015158:	2046      	movs	r0, #70	; 0x46
 801515a:	f7ff ff4b 	bl	8014ff4 <DWT_Delay_us>
	/* Check bit value */
	i = HAL_GPIO_ReadPin(OneWireStruct->GPIOx, OneWireStruct->GPIO_Pin);
 801515e:	687b      	ldr	r3, [r7, #4]
 8015160:	681a      	ldr	r2, [r3, #0]
 8015162:	687b      	ldr	r3, [r7, #4]
 8015164:	889b      	ldrh	r3, [r3, #4]
 8015166:	4619      	mov	r1, r3
 8015168:	4610      	mov	r0, r2
 801516a:	f009 fb65 	bl	801e838 <HAL_GPIO_ReadPin>
 801516e:	4603      	mov	r3, r0
 8015170:	73fb      	strb	r3, [r7, #15]

	/* Delay for 410 us */
	DWT_Delay_us(410);
 8015172:	f44f 70cd 	mov.w	r0, #410	; 0x19a
 8015176:	f7ff ff3d 	bl	8014ff4 <DWT_Delay_us>
	/* Return value of presence pulse, 0 = OK, 1 = ERROR */
	return i;
 801517a:	7bfb      	ldrb	r3, [r7, #15]
}
 801517c:	4618      	mov	r0, r3
 801517e:	3710      	adds	r7, #16
 8015180:	46bd      	mov	sp, r7
 8015182:	bd80      	pop	{r7, pc}

08015184 <OneWire_WriteBit>:

inline void OneWire_WriteBit(OneWire_t* OneWireStruct, uint8_t bit)
{
 8015184:	b580      	push	{r7, lr}
 8015186:	b082      	sub	sp, #8
 8015188:	af00      	add	r7, sp, #0
 801518a:	6078      	str	r0, [r7, #4]
 801518c:	460b      	mov	r3, r1
 801518e:	70fb      	strb	r3, [r7, #3]
	if (bit)
 8015190:	78fb      	ldrb	r3, [r7, #3]
 8015192:	2b00      	cmp	r3, #0
 8015194:	d012      	beq.n	80151bc <OneWire_WriteBit+0x38>
	{
		/* Set line low */
		ONEWIRE_LOW(OneWireStruct);
 8015196:	6878      	ldr	r0, [r7, #4]
 8015198:	f7ff ff50 	bl	801503c <ONEWIRE_LOW>
		ONEWIRE_OUTPUT(OneWireStruct);
 801519c:	6878      	ldr	r0, [r7, #4]
 801519e:	f7ff ff85 	bl	80150ac <ONEWIRE_OUTPUT>
		DWT_Delay_us(10);
 80151a2:	200a      	movs	r0, #10
 80151a4:	f7ff ff26 	bl	8014ff4 <DWT_Delay_us>

		/* Bit high */
		ONEWIRE_INPUT(OneWireStruct);
 80151a8:	6878      	ldr	r0, [r7, #4]
 80151aa:	f7ff ff66 	bl	801507a <ONEWIRE_INPUT>

		/* Wait for 55 us and release the line */
		DWT_Delay_us(55);
 80151ae:	2037      	movs	r0, #55	; 0x37
 80151b0:	f7ff ff20 	bl	8014ff4 <DWT_Delay_us>
		ONEWIRE_INPUT(OneWireStruct);
 80151b4:	6878      	ldr	r0, [r7, #4]
 80151b6:	f7ff ff60 	bl	801507a <ONEWIRE_INPUT>
		/* Wait for 5 us and release the line */
		DWT_Delay_us(5);
		ONEWIRE_INPUT(OneWireStruct);
	}

}
 80151ba:	e011      	b.n	80151e0 <OneWire_WriteBit+0x5c>
		ONEWIRE_LOW(OneWireStruct);
 80151bc:	6878      	ldr	r0, [r7, #4]
 80151be:	f7ff ff3d 	bl	801503c <ONEWIRE_LOW>
		ONEWIRE_OUTPUT(OneWireStruct);
 80151c2:	6878      	ldr	r0, [r7, #4]
 80151c4:	f7ff ff72 	bl	80150ac <ONEWIRE_OUTPUT>
		DWT_Delay_us(65);
 80151c8:	2041      	movs	r0, #65	; 0x41
 80151ca:	f7ff ff13 	bl	8014ff4 <DWT_Delay_us>
		ONEWIRE_INPUT(OneWireStruct);
 80151ce:	6878      	ldr	r0, [r7, #4]
 80151d0:	f7ff ff53 	bl	801507a <ONEWIRE_INPUT>
		DWT_Delay_us(5);
 80151d4:	2005      	movs	r0, #5
 80151d6:	f7ff ff0d 	bl	8014ff4 <DWT_Delay_us>
		ONEWIRE_INPUT(OneWireStruct);
 80151da:	6878      	ldr	r0, [r7, #4]
 80151dc:	f7ff ff4d 	bl	801507a <ONEWIRE_INPUT>
}
 80151e0:	bf00      	nop
 80151e2:	3708      	adds	r7, #8
 80151e4:	46bd      	mov	sp, r7
 80151e6:	bd80      	pop	{r7, pc}

080151e8 <OneWire_ReadBit>:

inline uint8_t OneWire_ReadBit(OneWire_t* OneWireStruct)
{
 80151e8:	b580      	push	{r7, lr}
 80151ea:	b084      	sub	sp, #16
 80151ec:	af00      	add	r7, sp, #0
 80151ee:	6078      	str	r0, [r7, #4]
	uint8_t bit = 0;
 80151f0:	2300      	movs	r3, #0
 80151f2:	73fb      	strb	r3, [r7, #15]

	/* Line low */
	ONEWIRE_LOW(OneWireStruct);
 80151f4:	6878      	ldr	r0, [r7, #4]
 80151f6:	f7ff ff21 	bl	801503c <ONEWIRE_LOW>
	ONEWIRE_OUTPUT(OneWireStruct);
 80151fa:	6878      	ldr	r0, [r7, #4]
 80151fc:	f7ff ff56 	bl	80150ac <ONEWIRE_OUTPUT>
	DWT_Delay_us(2);
 8015200:	2002      	movs	r0, #2
 8015202:	f7ff fef7 	bl	8014ff4 <DWT_Delay_us>

	/* Release line */
	ONEWIRE_INPUT(OneWireStruct);
 8015206:	6878      	ldr	r0, [r7, #4]
 8015208:	f7ff ff37 	bl	801507a <ONEWIRE_INPUT>
	DWT_Delay_us(10);
 801520c:	200a      	movs	r0, #10
 801520e:	f7ff fef1 	bl	8014ff4 <DWT_Delay_us>

	/* Read line value */
	if (HAL_GPIO_ReadPin(OneWireStruct->GPIOx, OneWireStruct->GPIO_Pin)) {
 8015212:	687b      	ldr	r3, [r7, #4]
 8015214:	681a      	ldr	r2, [r3, #0]
 8015216:	687b      	ldr	r3, [r7, #4]
 8015218:	889b      	ldrh	r3, [r3, #4]
 801521a:	4619      	mov	r1, r3
 801521c:	4610      	mov	r0, r2
 801521e:	f009 fb0b 	bl	801e838 <HAL_GPIO_ReadPin>
 8015222:	4603      	mov	r3, r0
 8015224:	2b00      	cmp	r3, #0
 8015226:	d001      	beq.n	801522c <OneWire_ReadBit+0x44>
		/* Bit is HIGH */
		bit = 1;
 8015228:	2301      	movs	r3, #1
 801522a:	73fb      	strb	r3, [r7, #15]
	}

	/* Wait 50us to complete 60us period */
	DWT_Delay_us(50);
 801522c:	2032      	movs	r0, #50	; 0x32
 801522e:	f7ff fee1 	bl	8014ff4 <DWT_Delay_us>

	/* Return bit value */
	return bit;
 8015232:	7bfb      	ldrb	r3, [r7, #15]
}
 8015234:	4618      	mov	r0, r3
 8015236:	3710      	adds	r7, #16
 8015238:	46bd      	mov	sp, r7
 801523a:	bd80      	pop	{r7, pc}

0801523c <OneWire_WriteByte>:

void OneWire_WriteByte(OneWire_t* OneWireStruct, uint8_t byte) {
 801523c:	b580      	push	{r7, lr}
 801523e:	b084      	sub	sp, #16
 8015240:	af00      	add	r7, sp, #0
 8015242:	6078      	str	r0, [r7, #4]
 8015244:	460b      	mov	r3, r1
 8015246:	70fb      	strb	r3, [r7, #3]
	uint8_t i = 8;
 8015248:	2308      	movs	r3, #8
 801524a:	73fb      	strb	r3, [r7, #15]
	/* Write 8 bits */
	while (i--) {
 801524c:	e00a      	b.n	8015264 <OneWire_WriteByte+0x28>
		/* LSB bit is first */
		OneWire_WriteBit(OneWireStruct, byte & 0x01);
 801524e:	78fb      	ldrb	r3, [r7, #3]
 8015250:	f003 0301 	and.w	r3, r3, #1
 8015254:	b2db      	uxtb	r3, r3
 8015256:	4619      	mov	r1, r3
 8015258:	6878      	ldr	r0, [r7, #4]
 801525a:	f7ff ff93 	bl	8015184 <OneWire_WriteBit>
		byte >>= 1;
 801525e:	78fb      	ldrb	r3, [r7, #3]
 8015260:	085b      	lsrs	r3, r3, #1
 8015262:	70fb      	strb	r3, [r7, #3]
	while (i--) {
 8015264:	7bfb      	ldrb	r3, [r7, #15]
 8015266:	1e5a      	subs	r2, r3, #1
 8015268:	73fa      	strb	r2, [r7, #15]
 801526a:	2b00      	cmp	r3, #0
 801526c:	d1ef      	bne.n	801524e <OneWire_WriteByte+0x12>
	}
}
 801526e:	bf00      	nop
 8015270:	bf00      	nop
 8015272:	3710      	adds	r7, #16
 8015274:	46bd      	mov	sp, r7
 8015276:	bd80      	pop	{r7, pc}

08015278 <OneWire_ReadByte>:

uint8_t OneWire_ReadByte(OneWire_t* OneWireStruct) {
 8015278:	b580      	push	{r7, lr}
 801527a:	b084      	sub	sp, #16
 801527c:	af00      	add	r7, sp, #0
 801527e:	6078      	str	r0, [r7, #4]
	uint8_t i = 8, byte = 0;
 8015280:	2308      	movs	r3, #8
 8015282:	73fb      	strb	r3, [r7, #15]
 8015284:	2300      	movs	r3, #0
 8015286:	73bb      	strb	r3, [r7, #14]
	while (i--) {
 8015288:	e00d      	b.n	80152a6 <OneWire_ReadByte+0x2e>
		byte >>= 1;
 801528a:	7bbb      	ldrb	r3, [r7, #14]
 801528c:	085b      	lsrs	r3, r3, #1
 801528e:	73bb      	strb	r3, [r7, #14]
		byte |= (OneWire_ReadBit(OneWireStruct) << 7);
 8015290:	6878      	ldr	r0, [r7, #4]
 8015292:	f7ff ffa9 	bl	80151e8 <OneWire_ReadBit>
 8015296:	4603      	mov	r3, r0
 8015298:	01db      	lsls	r3, r3, #7
 801529a:	b25a      	sxtb	r2, r3
 801529c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80152a0:	4313      	orrs	r3, r2
 80152a2:	b25b      	sxtb	r3, r3
 80152a4:	73bb      	strb	r3, [r7, #14]
	while (i--) {
 80152a6:	7bfb      	ldrb	r3, [r7, #15]
 80152a8:	1e5a      	subs	r2, r3, #1
 80152aa:	73fa      	strb	r2, [r7, #15]
 80152ac:	2b00      	cmp	r3, #0
 80152ae:	d1ec      	bne.n	801528a <OneWire_ReadByte+0x12>
	}

	return byte;
 80152b0:	7bbb      	ldrb	r3, [r7, #14]
}
 80152b2:	4618      	mov	r0, r3
 80152b4:	3710      	adds	r7, #16
 80152b6:	46bd      	mov	sp, r7
 80152b8:	bd80      	pop	{r7, pc}

080152ba <OneWire_First>:

uint8_t OneWire_First(OneWire_t* OneWireStruct) {
 80152ba:	b580      	push	{r7, lr}
 80152bc:	b082      	sub	sp, #8
 80152be:	af00      	add	r7, sp, #0
 80152c0:	6078      	str	r0, [r7, #4]
	/* Reset search values */
	OneWire_ResetSearch(OneWireStruct);
 80152c2:	6878      	ldr	r0, [r7, #4]
 80152c4:	f000 f816 	bl	80152f4 <OneWire_ResetSearch>

	/* Start with searching */
	return OneWire_Search(OneWireStruct, ONEWIRE_CMD_SEARCHROM);
 80152c8:	21f0      	movs	r1, #240	; 0xf0
 80152ca:	6878      	ldr	r0, [r7, #4]
 80152cc:	f000 f825 	bl	801531a <OneWire_Search>
 80152d0:	4603      	mov	r3, r0
}
 80152d2:	4618      	mov	r0, r3
 80152d4:	3708      	adds	r7, #8
 80152d6:	46bd      	mov	sp, r7
 80152d8:	bd80      	pop	{r7, pc}

080152da <OneWire_Next>:

uint8_t OneWire_Next(OneWire_t* OneWireStruct) {
 80152da:	b580      	push	{r7, lr}
 80152dc:	b082      	sub	sp, #8
 80152de:	af00      	add	r7, sp, #0
 80152e0:	6078      	str	r0, [r7, #4]
   /* Leave the search state alone */
   return OneWire_Search(OneWireStruct, ONEWIRE_CMD_SEARCHROM);
 80152e2:	21f0      	movs	r1, #240	; 0xf0
 80152e4:	6878      	ldr	r0, [r7, #4]
 80152e6:	f000 f818 	bl	801531a <OneWire_Search>
 80152ea:	4603      	mov	r3, r0
}
 80152ec:	4618      	mov	r0, r3
 80152ee:	3708      	adds	r7, #8
 80152f0:	46bd      	mov	sp, r7
 80152f2:	bd80      	pop	{r7, pc}

080152f4 <OneWire_ResetSearch>:

void OneWire_ResetSearch(OneWire_t* OneWireStruct) {
 80152f4:	b480      	push	{r7}
 80152f6:	b083      	sub	sp, #12
 80152f8:	af00      	add	r7, sp, #0
 80152fa:	6078      	str	r0, [r7, #4]
	/* Reset the search state */
	OneWireStruct->LastDiscrepancy = 0;
 80152fc:	687b      	ldr	r3, [r7, #4]
 80152fe:	2200      	movs	r2, #0
 8015300:	719a      	strb	r2, [r3, #6]
	OneWireStruct->LastDeviceFlag = 0;
 8015302:	687b      	ldr	r3, [r7, #4]
 8015304:	2200      	movs	r2, #0
 8015306:	721a      	strb	r2, [r3, #8]
	OneWireStruct->LastFamilyDiscrepancy = 0;
 8015308:	687b      	ldr	r3, [r7, #4]
 801530a:	2200      	movs	r2, #0
 801530c:	71da      	strb	r2, [r3, #7]
}
 801530e:	bf00      	nop
 8015310:	370c      	adds	r7, #12
 8015312:	46bd      	mov	sp, r7
 8015314:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015318:	4770      	bx	lr

0801531a <OneWire_Search>:

uint8_t OneWire_Search(OneWire_t* OneWireStruct, uint8_t command) {
 801531a:	b580      	push	{r7, lr}
 801531c:	b084      	sub	sp, #16
 801531e:	af00      	add	r7, sp, #0
 8015320:	6078      	str	r0, [r7, #4]
 8015322:	460b      	mov	r3, r1
 8015324:	70fb      	strb	r3, [r7, #3]
	uint8_t last_zero, rom_byte_number, search_result;
	uint8_t id_bit, cmp_id_bit;
	uint8_t rom_byte_mask, search_direction;

	/* Initialize for search */
	id_bit_number = 1;
 8015326:	2301      	movs	r3, #1
 8015328:	73fb      	strb	r3, [r7, #15]
	last_zero = 0;
 801532a:	2300      	movs	r3, #0
 801532c:	73bb      	strb	r3, [r7, #14]
	rom_byte_number = 0;
 801532e:	2300      	movs	r3, #0
 8015330:	737b      	strb	r3, [r7, #13]
	rom_byte_mask = 1;
 8015332:	2301      	movs	r3, #1
 8015334:	72fb      	strb	r3, [r7, #11]
	search_result = 0;
 8015336:	2300      	movs	r3, #0
 8015338:	733b      	strb	r3, [r7, #12]

	// if the last call was not the last one
	if (!OneWireStruct->LastDeviceFlag)
 801533a:	687b      	ldr	r3, [r7, #4]
 801533c:	7a1b      	ldrb	r3, [r3, #8]
 801533e:	2b00      	cmp	r3, #0
 8015340:	f040 809a 	bne.w	8015478 <OneWire_Search+0x15e>
	{
		// 1-Wire reset
		if (OneWire_Reset(OneWireStruct))
 8015344:	6878      	ldr	r0, [r7, #4]
 8015346:	f7ff fef3 	bl	8015130 <OneWire_Reset>
 801534a:	4603      	mov	r3, r0
 801534c:	2b00      	cmp	r3, #0
 801534e:	d00a      	beq.n	8015366 <OneWire_Search+0x4c>
		{
			/* Reset the search */
			OneWireStruct->LastDiscrepancy = 0;
 8015350:	687b      	ldr	r3, [r7, #4]
 8015352:	2200      	movs	r2, #0
 8015354:	719a      	strb	r2, [r3, #6]
			OneWireStruct->LastDeviceFlag = 0;
 8015356:	687b      	ldr	r3, [r7, #4]
 8015358:	2200      	movs	r2, #0
 801535a:	721a      	strb	r2, [r3, #8]
			OneWireStruct->LastFamilyDiscrepancy = 0;
 801535c:	687b      	ldr	r3, [r7, #4]
 801535e:	2200      	movs	r2, #0
 8015360:	71da      	strb	r2, [r3, #7]
			return 0;
 8015362:	2300      	movs	r3, #0
 8015364:	e09b      	b.n	801549e <OneWire_Search+0x184>
		}

		// issue the search command
		OneWire_WriteByte(OneWireStruct, command);
 8015366:	78fb      	ldrb	r3, [r7, #3]
 8015368:	4619      	mov	r1, r3
 801536a:	6878      	ldr	r0, [r7, #4]
 801536c:	f7ff ff66 	bl	801523c <OneWire_WriteByte>

		// loop to do the search
		do {
			// read a bit and its complement
			id_bit = OneWire_ReadBit(OneWireStruct);
 8015370:	6878      	ldr	r0, [r7, #4]
 8015372:	f7ff ff39 	bl	80151e8 <OneWire_ReadBit>
 8015376:	4603      	mov	r3, r0
 8015378:	727b      	strb	r3, [r7, #9]
			cmp_id_bit = OneWire_ReadBit(OneWireStruct);
 801537a:	6878      	ldr	r0, [r7, #4]
 801537c:	f7ff ff34 	bl	80151e8 <OneWire_ReadBit>
 8015380:	4603      	mov	r3, r0
 8015382:	723b      	strb	r3, [r7, #8]

			// check for no devices on 1-wire
			if ((id_bit == 1) && (cmp_id_bit == 1)) {
 8015384:	7a7b      	ldrb	r3, [r7, #9]
 8015386:	2b01      	cmp	r3, #1
 8015388:	d102      	bne.n	8015390 <OneWire_Search+0x76>
 801538a:	7a3b      	ldrb	r3, [r7, #8]
 801538c:	2b01      	cmp	r3, #1
 801538e:	d064      	beq.n	801545a <OneWire_Search+0x140>
				break;
			} else {
				// all devices coupled have 0 or 1
				if (id_bit != cmp_id_bit) {
 8015390:	7a7a      	ldrb	r2, [r7, #9]
 8015392:	7a3b      	ldrb	r3, [r7, #8]
 8015394:	429a      	cmp	r2, r3
 8015396:	d002      	beq.n	801539e <OneWire_Search+0x84>
					search_direction = id_bit;  // bit write value for search
 8015398:	7a7b      	ldrb	r3, [r7, #9]
 801539a:	72bb      	strb	r3, [r7, #10]
 801539c:	e026      	b.n	80153ec <OneWire_Search+0xd2>
				} else {
					// if this discrepancy if before the Last Discrepancy
					// on a previous next then pick the same as last time
					if (id_bit_number < OneWireStruct->LastDiscrepancy) {
 801539e:	687b      	ldr	r3, [r7, #4]
 80153a0:	799b      	ldrb	r3, [r3, #6]
 80153a2:	7bfa      	ldrb	r2, [r7, #15]
 80153a4:	429a      	cmp	r2, r3
 80153a6:	d20d      	bcs.n	80153c4 <OneWire_Search+0xaa>
						search_direction = ((OneWireStruct->ROM_NO[rom_byte_number] & rom_byte_mask) > 0);
 80153a8:	7b7b      	ldrb	r3, [r7, #13]
 80153aa:	687a      	ldr	r2, [r7, #4]
 80153ac:	4413      	add	r3, r2
 80153ae:	7a5a      	ldrb	r2, [r3, #9]
 80153b0:	7afb      	ldrb	r3, [r7, #11]
 80153b2:	4013      	ands	r3, r2
 80153b4:	b2db      	uxtb	r3, r3
 80153b6:	2b00      	cmp	r3, #0
 80153b8:	bf14      	ite	ne
 80153ba:	2301      	movne	r3, #1
 80153bc:	2300      	moveq	r3, #0
 80153be:	b2db      	uxtb	r3, r3
 80153c0:	72bb      	strb	r3, [r7, #10]
 80153c2:	e008      	b.n	80153d6 <OneWire_Search+0xbc>
					} else {
						// if equal to last pick 1, if not then pick 0
						search_direction = (id_bit_number == OneWireStruct->LastDiscrepancy);
 80153c4:	687b      	ldr	r3, [r7, #4]
 80153c6:	799b      	ldrb	r3, [r3, #6]
 80153c8:	7bfa      	ldrb	r2, [r7, #15]
 80153ca:	429a      	cmp	r2, r3
 80153cc:	bf0c      	ite	eq
 80153ce:	2301      	moveq	r3, #1
 80153d0:	2300      	movne	r3, #0
 80153d2:	b2db      	uxtb	r3, r3
 80153d4:	72bb      	strb	r3, [r7, #10]
					}

					// if 0 was picked then record its position in LastZero
					if (search_direction == 0) {
 80153d6:	7abb      	ldrb	r3, [r7, #10]
 80153d8:	2b00      	cmp	r3, #0
 80153da:	d107      	bne.n	80153ec <OneWire_Search+0xd2>
						last_zero = id_bit_number;
 80153dc:	7bfb      	ldrb	r3, [r7, #15]
 80153de:	73bb      	strb	r3, [r7, #14]

						// check for Last discrepancy in family
						if (last_zero < 9) {
 80153e0:	7bbb      	ldrb	r3, [r7, #14]
 80153e2:	2b08      	cmp	r3, #8
 80153e4:	d802      	bhi.n	80153ec <OneWire_Search+0xd2>
							OneWireStruct->LastFamilyDiscrepancy = last_zero;
 80153e6:	687b      	ldr	r3, [r7, #4]
 80153e8:	7bba      	ldrb	r2, [r7, #14]
 80153ea:	71da      	strb	r2, [r3, #7]
					}
				}

				// set or clear the bit in the ROM byte rom_byte_number
				// with mask rom_byte_mask
				if (search_direction == 1) {
 80153ec:	7abb      	ldrb	r3, [r7, #10]
 80153ee:	2b01      	cmp	r3, #1
 80153f0:	d10c      	bne.n	801540c <OneWire_Search+0xf2>
					OneWireStruct->ROM_NO[rom_byte_number] |= rom_byte_mask;
 80153f2:	7b7b      	ldrb	r3, [r7, #13]
 80153f4:	687a      	ldr	r2, [r7, #4]
 80153f6:	4413      	add	r3, r2
 80153f8:	7a59      	ldrb	r1, [r3, #9]
 80153fa:	7b7b      	ldrb	r3, [r7, #13]
 80153fc:	7afa      	ldrb	r2, [r7, #11]
 80153fe:	430a      	orrs	r2, r1
 8015400:	b2d1      	uxtb	r1, r2
 8015402:	687a      	ldr	r2, [r7, #4]
 8015404:	4413      	add	r3, r2
 8015406:	460a      	mov	r2, r1
 8015408:	725a      	strb	r2, [r3, #9]
 801540a:	e010      	b.n	801542e <OneWire_Search+0x114>
				} else {
					OneWireStruct->ROM_NO[rom_byte_number] &= ~rom_byte_mask;
 801540c:	7b7b      	ldrb	r3, [r7, #13]
 801540e:	687a      	ldr	r2, [r7, #4]
 8015410:	4413      	add	r3, r2
 8015412:	7a5b      	ldrb	r3, [r3, #9]
 8015414:	b25a      	sxtb	r2, r3
 8015416:	f997 300b 	ldrsb.w	r3, [r7, #11]
 801541a:	43db      	mvns	r3, r3
 801541c:	b25b      	sxtb	r3, r3
 801541e:	4013      	ands	r3, r2
 8015420:	b25a      	sxtb	r2, r3
 8015422:	7b7b      	ldrb	r3, [r7, #13]
 8015424:	b2d1      	uxtb	r1, r2
 8015426:	687a      	ldr	r2, [r7, #4]
 8015428:	4413      	add	r3, r2
 801542a:	460a      	mov	r2, r1
 801542c:	725a      	strb	r2, [r3, #9]
				}

				// serial number search direction write bit
				OneWire_WriteBit(OneWireStruct, search_direction);
 801542e:	7abb      	ldrb	r3, [r7, #10]
 8015430:	4619      	mov	r1, r3
 8015432:	6878      	ldr	r0, [r7, #4]
 8015434:	f7ff fea6 	bl	8015184 <OneWire_WriteBit>

				// increment the byte counter id_bit_number
				// and shift the mask rom_byte_mask
				id_bit_number++;
 8015438:	7bfb      	ldrb	r3, [r7, #15]
 801543a:	3301      	adds	r3, #1
 801543c:	73fb      	strb	r3, [r7, #15]
				rom_byte_mask <<= 1;
 801543e:	7afb      	ldrb	r3, [r7, #11]
 8015440:	005b      	lsls	r3, r3, #1
 8015442:	72fb      	strb	r3, [r7, #11]

				// if the mask is 0 then go to new SerialNum byte rom_byte_number and reset mask
				if (rom_byte_mask == 0) {
 8015444:	7afb      	ldrb	r3, [r7, #11]
 8015446:	2b00      	cmp	r3, #0
 8015448:	d104      	bne.n	8015454 <OneWire_Search+0x13a>
					//docrc8(ROM_NO[rom_byte_number]);  // accumulate the CRC
					rom_byte_number++;
 801544a:	7b7b      	ldrb	r3, [r7, #13]
 801544c:	3301      	adds	r3, #1
 801544e:	737b      	strb	r3, [r7, #13]
					rom_byte_mask = 1;
 8015450:	2301      	movs	r3, #1
 8015452:	72fb      	strb	r3, [r7, #11]
				}
			}
		} while (rom_byte_number < 8);  // loop until through all ROM bytes 0-7
 8015454:	7b7b      	ldrb	r3, [r7, #13]
 8015456:	2b07      	cmp	r3, #7
 8015458:	d98a      	bls.n	8015370 <OneWire_Search+0x56>

		// if the search was successful then
		if (!(id_bit_number < 65)) {
 801545a:	7bfb      	ldrb	r3, [r7, #15]
 801545c:	2b40      	cmp	r3, #64	; 0x40
 801545e:	d90b      	bls.n	8015478 <OneWire_Search+0x15e>
			// search successful so set LastDiscrepancy,LastDeviceFlag,search_result
			OneWireStruct->LastDiscrepancy = last_zero;
 8015460:	687b      	ldr	r3, [r7, #4]
 8015462:	7bba      	ldrb	r2, [r7, #14]
 8015464:	719a      	strb	r2, [r3, #6]

			// check for last device
			if (OneWireStruct->LastDiscrepancy == 0) {
 8015466:	687b      	ldr	r3, [r7, #4]
 8015468:	799b      	ldrb	r3, [r3, #6]
 801546a:	2b00      	cmp	r3, #0
 801546c:	d102      	bne.n	8015474 <OneWire_Search+0x15a>
				OneWireStruct->LastDeviceFlag = 1;
 801546e:	687b      	ldr	r3, [r7, #4]
 8015470:	2201      	movs	r2, #1
 8015472:	721a      	strb	r2, [r3, #8]
			}

			search_result = 1;
 8015474:	2301      	movs	r3, #1
 8015476:	733b      	strb	r3, [r7, #12]
		}
	}

	// if no device found then reset counters so next 'search' will be like a first
	if (!search_result || !OneWireStruct->ROM_NO[0]) {
 8015478:	7b3b      	ldrb	r3, [r7, #12]
 801547a:	2b00      	cmp	r3, #0
 801547c:	d003      	beq.n	8015486 <OneWire_Search+0x16c>
 801547e:	687b      	ldr	r3, [r7, #4]
 8015480:	7a5b      	ldrb	r3, [r3, #9]
 8015482:	2b00      	cmp	r3, #0
 8015484:	d10a      	bne.n	801549c <OneWire_Search+0x182>
		OneWireStruct->LastDiscrepancy = 0;
 8015486:	687b      	ldr	r3, [r7, #4]
 8015488:	2200      	movs	r2, #0
 801548a:	719a      	strb	r2, [r3, #6]
		OneWireStruct->LastDeviceFlag = 0;
 801548c:	687b      	ldr	r3, [r7, #4]
 801548e:	2200      	movs	r2, #0
 8015490:	721a      	strb	r2, [r3, #8]
		OneWireStruct->LastFamilyDiscrepancy = 0;
 8015492:	687b      	ldr	r3, [r7, #4]
 8015494:	2200      	movs	r2, #0
 8015496:	71da      	strb	r2, [r3, #7]
		search_result = 0;
 8015498:	2300      	movs	r3, #0
 801549a:	733b      	strb	r3, [r7, #12]
	}

	return search_result;
 801549c:	7b3b      	ldrb	r3, [r7, #12]
}
 801549e:	4618      	mov	r0, r3
 80154a0:	3710      	adds	r7, #16
 80154a2:	46bd      	mov	sp, r7
 80154a4:	bd80      	pop	{r7, pc}

080154a6 <OneWire_SelectWithPointer>:
	for (i = 0; i < 8; i++) {
		OneWire_WriteByte(OneWireStruct, *(addr + i));
	}
}

void OneWire_SelectWithPointer(OneWire_t* OneWireStruct, uint8_t *ROM) {
 80154a6:	b580      	push	{r7, lr}
 80154a8:	b084      	sub	sp, #16
 80154aa:	af00      	add	r7, sp, #0
 80154ac:	6078      	str	r0, [r7, #4]
 80154ae:	6039      	str	r1, [r7, #0]
	uint8_t i;
	OneWire_WriteByte(OneWireStruct, ONEWIRE_CMD_MATCHROM);
 80154b0:	2155      	movs	r1, #85	; 0x55
 80154b2:	6878      	ldr	r0, [r7, #4]
 80154b4:	f7ff fec2 	bl	801523c <OneWire_WriteByte>

	for (i = 0; i < 8; i++) {
 80154b8:	2300      	movs	r3, #0
 80154ba:	73fb      	strb	r3, [r7, #15]
 80154bc:	e00a      	b.n	80154d4 <OneWire_SelectWithPointer+0x2e>
		OneWire_WriteByte(OneWireStruct, *(ROM + i));
 80154be:	7bfb      	ldrb	r3, [r7, #15]
 80154c0:	683a      	ldr	r2, [r7, #0]
 80154c2:	4413      	add	r3, r2
 80154c4:	781b      	ldrb	r3, [r3, #0]
 80154c6:	4619      	mov	r1, r3
 80154c8:	6878      	ldr	r0, [r7, #4]
 80154ca:	f7ff feb7 	bl	801523c <OneWire_WriteByte>
	for (i = 0; i < 8; i++) {
 80154ce:	7bfb      	ldrb	r3, [r7, #15]
 80154d0:	3301      	adds	r3, #1
 80154d2:	73fb      	strb	r3, [r7, #15]
 80154d4:	7bfb      	ldrb	r3, [r7, #15]
 80154d6:	2b07      	cmp	r3, #7
 80154d8:	d9f1      	bls.n	80154be <OneWire_SelectWithPointer+0x18>
	}
}
 80154da:	bf00      	nop
 80154dc:	bf00      	nop
 80154de:	3710      	adds	r7, #16
 80154e0:	46bd      	mov	sp, r7
 80154e2:	bd80      	pop	{r7, pc}

080154e4 <OneWire_GetFullROM>:

void OneWire_GetFullROM(OneWire_t* OneWireStruct, uint8_t *firstIndex) {
 80154e4:	b480      	push	{r7}
 80154e6:	b085      	sub	sp, #20
 80154e8:	af00      	add	r7, sp, #0
 80154ea:	6078      	str	r0, [r7, #4]
 80154ec:	6039      	str	r1, [r7, #0]
	uint8_t i;
	for (i = 0; i < 8; i++) {
 80154ee:	2300      	movs	r3, #0
 80154f0:	73fb      	strb	r3, [r7, #15]
 80154f2:	e00a      	b.n	801550a <OneWire_GetFullROM+0x26>
		*(firstIndex + i) = OneWireStruct->ROM_NO[i];
 80154f4:	7bfa      	ldrb	r2, [r7, #15]
 80154f6:	7bfb      	ldrb	r3, [r7, #15]
 80154f8:	6839      	ldr	r1, [r7, #0]
 80154fa:	440b      	add	r3, r1
 80154fc:	6879      	ldr	r1, [r7, #4]
 80154fe:	440a      	add	r2, r1
 8015500:	7a52      	ldrb	r2, [r2, #9]
 8015502:	701a      	strb	r2, [r3, #0]
	for (i = 0; i < 8; i++) {
 8015504:	7bfb      	ldrb	r3, [r7, #15]
 8015506:	3301      	adds	r3, #1
 8015508:	73fb      	strb	r3, [r7, #15]
 801550a:	7bfb      	ldrb	r3, [r7, #15]
 801550c:	2b07      	cmp	r3, #7
 801550e:	d9f1      	bls.n	80154f4 <OneWire_GetFullROM+0x10>
	}
}
 8015510:	bf00      	nop
 8015512:	bf00      	nop
 8015514:	3714      	adds	r7, #20
 8015516:	46bd      	mov	sp, r7
 8015518:	f85d 7b04 	ldr.w	r7, [sp], #4
 801551c:	4770      	bx	lr

0801551e <OneWire_CRC8>:

uint8_t OneWire_CRC8(uint8_t *addr, uint8_t len) {
 801551e:	b480      	push	{r7}
 8015520:	b085      	sub	sp, #20
 8015522:	af00      	add	r7, sp, #0
 8015524:	6078      	str	r0, [r7, #4]
 8015526:	460b      	mov	r3, r1
 8015528:	70fb      	strb	r3, [r7, #3]
	uint8_t crc = 0, inbyte, i, mix;
 801552a:	2300      	movs	r3, #0
 801552c:	73fb      	strb	r3, [r7, #15]

	while (len--) {
 801552e:	e022      	b.n	8015576 <OneWire_CRC8+0x58>
		inbyte = *addr++;
 8015530:	687b      	ldr	r3, [r7, #4]
 8015532:	1c5a      	adds	r2, r3, #1
 8015534:	607a      	str	r2, [r7, #4]
 8015536:	781b      	ldrb	r3, [r3, #0]
 8015538:	73bb      	strb	r3, [r7, #14]
		for (i = 8; i; i--) {
 801553a:	2308      	movs	r3, #8
 801553c:	737b      	strb	r3, [r7, #13]
 801553e:	e017      	b.n	8015570 <OneWire_CRC8+0x52>
			mix = (crc ^ inbyte) & 0x01;
 8015540:	7bfa      	ldrb	r2, [r7, #15]
 8015542:	7bbb      	ldrb	r3, [r7, #14]
 8015544:	4053      	eors	r3, r2
 8015546:	b2db      	uxtb	r3, r3
 8015548:	f003 0301 	and.w	r3, r3, #1
 801554c:	733b      	strb	r3, [r7, #12]
			crc >>= 1;
 801554e:	7bfb      	ldrb	r3, [r7, #15]
 8015550:	085b      	lsrs	r3, r3, #1
 8015552:	73fb      	strb	r3, [r7, #15]
			if (mix) {
 8015554:	7b3b      	ldrb	r3, [r7, #12]
 8015556:	2b00      	cmp	r3, #0
 8015558:	d004      	beq.n	8015564 <OneWire_CRC8+0x46>
				crc ^= 0x8C;
 801555a:	7bfb      	ldrb	r3, [r7, #15]
 801555c:	f083 0373 	eor.w	r3, r3, #115	; 0x73
 8015560:	43db      	mvns	r3, r3
 8015562:	73fb      	strb	r3, [r7, #15]
			}
			inbyte >>= 1;
 8015564:	7bbb      	ldrb	r3, [r7, #14]
 8015566:	085b      	lsrs	r3, r3, #1
 8015568:	73bb      	strb	r3, [r7, #14]
		for (i = 8; i; i--) {
 801556a:	7b7b      	ldrb	r3, [r7, #13]
 801556c:	3b01      	subs	r3, #1
 801556e:	737b      	strb	r3, [r7, #13]
 8015570:	7b7b      	ldrb	r3, [r7, #13]
 8015572:	2b00      	cmp	r3, #0
 8015574:	d1e4      	bne.n	8015540 <OneWire_CRC8+0x22>
	while (len--) {
 8015576:	78fb      	ldrb	r3, [r7, #3]
 8015578:	1e5a      	subs	r2, r3, #1
 801557a:	70fa      	strb	r2, [r7, #3]
 801557c:	2b00      	cmp	r3, #0
 801557e:	d1d7      	bne.n	8015530 <OneWire_CRC8+0x12>
		}
	}

	/* Return calculated CRC */
	return crc;
 8015580:	7bfb      	ldrb	r3, [r7, #15]
}
 8015582:	4618      	mov	r0, r3
 8015584:	3714      	adds	r7, #20
 8015586:	46bd      	mov	sp, r7
 8015588:	f85d 7b04 	ldr.w	r7, [sp], #4
 801558c:	4770      	bx	lr
	...

08015590 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 8015590:	b480      	push	{r7}
 8015592:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8015594:	f3bf 8f4f 	dsb	sy
}
 8015598:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 801559a:	4b06      	ldr	r3, [pc, #24]	; (80155b4 <__NVIC_SystemReset+0x24>)
 801559c:	68db      	ldr	r3, [r3, #12]
 801559e:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 80155a2:	4904      	ldr	r1, [pc, #16]	; (80155b4 <__NVIC_SystemReset+0x24>)
 80155a4:	4b04      	ldr	r3, [pc, #16]	; (80155b8 <__NVIC_SystemReset+0x28>)
 80155a6:	4313      	orrs	r3, r2
 80155a8:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 80155aa:	f3bf 8f4f 	dsb	sy
}
 80155ae:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 80155b0:	bf00      	nop
 80155b2:	e7fd      	b.n	80155b0 <__NVIC_SystemReset+0x20>
 80155b4:	e000ed00 	.word	0xe000ed00
 80155b8:	05fa0004 	.word	0x05fa0004

080155bc <resetISR>:
static void resetToRunBoot(void);



void resetISR(void)
{
 80155bc:	b580      	push	{r7, lr}
 80155be:	af00      	add	r7, sp, #0
  if (run_timeout_count > 0)
 80155c0:	4b08      	ldr	r3, [pc, #32]	; (80155e4 <resetISR+0x28>)
 80155c2:	681b      	ldr	r3, [r3, #0]
 80155c4:	2b00      	cmp	r3, #0
 80155c6:	d00a      	beq.n	80155de <resetISR+0x22>
  {
    run_timeout_count--;
 80155c8:	4b06      	ldr	r3, [pc, #24]	; (80155e4 <resetISR+0x28>)
 80155ca:	681b      	ldr	r3, [r3, #0]
 80155cc:	3b01      	subs	r3, #1
 80155ce:	4a05      	ldr	r2, [pc, #20]	; (80155e4 <resetISR+0x28>)
 80155d0:	6013      	str	r3, [r2, #0]

    if (run_timeout_count == 0)
 80155d2:	4b04      	ldr	r3, [pc, #16]	; (80155e4 <resetISR+0x28>)
 80155d4:	681b      	ldr	r3, [r3, #0]
 80155d6:	2b00      	cmp	r3, #0
 80155d8:	d101      	bne.n	80155de <resetISR+0x22>
    {
      resetToRunBoot();
 80155da:	f000 f825 	bl	8015628 <resetToRunBoot>
    }
  }
}
 80155de:	bf00      	nop
 80155e0:	bd80      	pop	{r7, pc}
 80155e2:	bf00      	nop
 80155e4:	2000cae4 	.word	0x2000cae4

080155e8 <resetInit>:


bool resetInit(void)
{
 80155e8:	b480      	push	{r7}
 80155ea:	b083      	sub	sp, #12
 80155ec:	af00      	add	r7, sp, #0
  bool ret = true;
 80155ee:	2301      	movs	r3, #1
 80155f0:	71fb      	strb	r3, [r7, #7]
  }

  rtcBackupRegWrite(1, 0);
#endif

  return ret;
 80155f2:	79fb      	ldrb	r3, [r7, #7]
}
 80155f4:	4618      	mov	r0, r3
 80155f6:	370c      	adds	r7, #12
 80155f8:	46bd      	mov	sp, r7
 80155fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80155fe:	4770      	bx	lr

08015600 <resetToBoot>:
{
  return reset_count;
}

void resetToBoot(uint32_t timeout)
{
 8015600:	b580      	push	{r7, lr}
 8015602:	b082      	sub	sp, #8
 8015604:	af00      	add	r7, sp, #0
 8015606:	6078      	str	r0, [r7, #4]
  if (timeout == 0)
 8015608:	687b      	ldr	r3, [r7, #4]
 801560a:	2b00      	cmp	r3, #0
 801560c:	d102      	bne.n	8015614 <resetToBoot+0x14>
  {
    resetToRunBoot();
 801560e:	f000 f80b 	bl	8015628 <resetToRunBoot>
  }
  else
  {
    run_timeout_count = timeout;
  }
}
 8015612:	e002      	b.n	801561a <resetToBoot+0x1a>
    run_timeout_count = timeout;
 8015614:	4a03      	ldr	r2, [pc, #12]	; (8015624 <resetToBoot+0x24>)
 8015616:	687b      	ldr	r3, [r7, #4]
 8015618:	6013      	str	r3, [r2, #0]
}
 801561a:	bf00      	nop
 801561c:	3708      	adds	r7, #8
 801561e:	46bd      	mov	sp, r7
 8015620:	bd80      	pop	{r7, pc}
 8015622:	bf00      	nop
 8015624:	2000cae4 	.word	0x2000cae4

08015628 <resetToRunBoot>:

void resetToRunBoot(void)
{
 8015628:	b580      	push	{r7, lr}
 801562a:	b082      	sub	sp, #8
 801562c:	af00      	add	r7, sp, #0
  uint32_t reg;

  reg = rtcBackupRegRead(0);
 801562e:	2000      	movs	r0, #0
 8015630:	f000 f848 	bl	80156c4 <rtcBackupRegRead>
 8015634:	6078      	str	r0, [r7, #4]

  reg |= (1<<0);
 8015636:	687b      	ldr	r3, [r7, #4]
 8015638:	f043 0301 	orr.w	r3, r3, #1
 801563c:	607b      	str	r3, [r7, #4]
  rtcBackupRegWrite(0, reg);
 801563e:	6879      	ldr	r1, [r7, #4]
 8015640:	2000      	movs	r0, #0
 8015642:	f000 f84f 	bl	80156e4 <rtcBackupRegWrite>
  NVIC_SystemReset();
 8015646:	f7ff ffa3 	bl	8015590 <__NVIC_SystemReset>
	...

0801564c <rtcInit>:
static RTC_HandleTypeDef hrtc;



bool rtcInit(void)
{
 801564c:	b580      	push	{r7, lr}
 801564e:	b082      	sub	sp, #8
 8015650:	af00      	add	r7, sp, #0
  bool ret = true;
 8015652:	2301      	movs	r3, #1
 8015654:	71fb      	strb	r3, [r7, #7]


  __HAL_RCC_GPIOC_CLK_ENABLE();
 8015656:	2300      	movs	r3, #0
 8015658:	603b      	str	r3, [r7, #0]
 801565a:	4b17      	ldr	r3, [pc, #92]	; (80156b8 <rtcInit+0x6c>)
 801565c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801565e:	4a16      	ldr	r2, [pc, #88]	; (80156b8 <rtcInit+0x6c>)
 8015660:	f043 0304 	orr.w	r3, r3, #4
 8015664:	6313      	str	r3, [r2, #48]	; 0x30
 8015666:	4b14      	ldr	r3, [pc, #80]	; (80156b8 <rtcInit+0x6c>)
 8015668:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801566a:	f003 0304 	and.w	r3, r3, #4
 801566e:	603b      	str	r3, [r7, #0]
 8015670:	683b      	ldr	r3, [r7, #0]


  hrtc.Instance = RTC;
 8015672:	4b12      	ldr	r3, [pc, #72]	; (80156bc <rtcInit+0x70>)
 8015674:	4a12      	ldr	r2, [pc, #72]	; (80156c0 <rtcInit+0x74>)
 8015676:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8015678:	4b10      	ldr	r3, [pc, #64]	; (80156bc <rtcInit+0x70>)
 801567a:	2200      	movs	r2, #0
 801567c:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 801567e:	4b0f      	ldr	r3, [pc, #60]	; (80156bc <rtcInit+0x70>)
 8015680:	227f      	movs	r2, #127	; 0x7f
 8015682:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8015684:	4b0d      	ldr	r3, [pc, #52]	; (80156bc <rtcInit+0x70>)
 8015686:	22ff      	movs	r2, #255	; 0xff
 8015688:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 801568a:	4b0c      	ldr	r3, [pc, #48]	; (80156bc <rtcInit+0x70>)
 801568c:	2200      	movs	r2, #0
 801568e:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8015690:	4b0a      	ldr	r3, [pc, #40]	; (80156bc <rtcInit+0x70>)
 8015692:	2200      	movs	r2, #0
 8015694:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8015696:	4b09      	ldr	r3, [pc, #36]	; (80156bc <rtcInit+0x70>)
 8015698:	2200      	movs	r2, #0
 801569a:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 801569c:	4807      	ldr	r0, [pc, #28]	; (80156bc <rtcInit+0x70>)
 801569e:	f009 fe55 	bl	801f34c <HAL_RTC_Init>
 80156a2:	4603      	mov	r3, r0
 80156a4:	2b00      	cmp	r3, #0
 80156a6:	d001      	beq.n	80156ac <rtcInit+0x60>
  {
    Error_Handler();
 80156a8:	f7fc fa6c 	bl	8011b84 <Error_Handler>
  }

  return ret;
 80156ac:	79fb      	ldrb	r3, [r7, #7]
}
 80156ae:	4618      	mov	r0, r3
 80156b0:	3708      	adds	r7, #8
 80156b2:	46bd      	mov	sp, r7
 80156b4:	bd80      	pop	{r7, pc}
 80156b6:	bf00      	nop
 80156b8:	40023800 	.word	0x40023800
 80156bc:	2000cae8 	.word	0x2000cae8
 80156c0:	40002800 	.word	0x40002800

080156c4 <rtcBackupRegRead>:

uint32_t rtcBackupRegRead(uint32_t index)
{
 80156c4:	b580      	push	{r7, lr}
 80156c6:	b082      	sub	sp, #8
 80156c8:	af00      	add	r7, sp, #0
 80156ca:	6078      	str	r0, [r7, #4]
  return HAL_RTCEx_BKUPRead(&hrtc, index);
 80156cc:	6879      	ldr	r1, [r7, #4]
 80156ce:	4804      	ldr	r0, [pc, #16]	; (80156e0 <rtcBackupRegRead+0x1c>)
 80156d0:	f009 ff3b 	bl	801f54a <HAL_RTCEx_BKUPRead>
 80156d4:	4603      	mov	r3, r0
}
 80156d6:	4618      	mov	r0, r3
 80156d8:	3708      	adds	r7, #8
 80156da:	46bd      	mov	sp, r7
 80156dc:	bd80      	pop	{r7, pc}
 80156de:	bf00      	nop
 80156e0:	2000cae8 	.word	0x2000cae8

080156e4 <rtcBackupRegWrite>:

void rtcBackupRegWrite(uint32_t index, uint32_t data)
{
 80156e4:	b580      	push	{r7, lr}
 80156e6:	b082      	sub	sp, #8
 80156e8:	af00      	add	r7, sp, #0
 80156ea:	6078      	str	r0, [r7, #4]
 80156ec:	6039      	str	r1, [r7, #0]
  HAL_RTCEx_BKUPWrite(&hrtc, index, data);
 80156ee:	683a      	ldr	r2, [r7, #0]
 80156f0:	6879      	ldr	r1, [r7, #4]
 80156f2:	4803      	ldr	r0, [pc, #12]	; (8015700 <rtcBackupRegWrite+0x1c>)
 80156f4:	f009 ff0f 	bl	801f516 <HAL_RTCEx_BKUPWrite>
}
 80156f8:	bf00      	nop
 80156fa:	3708      	adds	r7, #8
 80156fc:	46bd      	mov	sp, r7
 80156fe:	bd80      	pop	{r7, pc}
 8015700:	2000cae8 	.word	0x2000cae8

08015704 <HAL_RTC_MspInit>:




void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 8015704:	b480      	push	{r7}
 8015706:	b083      	sub	sp, #12
 8015708:	af00      	add	r7, sp, #0
 801570a:	6078      	str	r0, [r7, #4]

  if(rtcHandle->Instance==RTC)
 801570c:	687b      	ldr	r3, [r7, #4]
 801570e:	681b      	ldr	r3, [r3, #0]
 8015710:	4a05      	ldr	r2, [pc, #20]	; (8015728 <HAL_RTC_MspInit+0x24>)
 8015712:	4293      	cmp	r3, r2
 8015714:	d102      	bne.n	801571c <HAL_RTC_MspInit+0x18>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
 8015716:	4b05      	ldr	r3, [pc, #20]	; (801572c <HAL_RTC_MspInit+0x28>)
 8015718:	2201      	movs	r2, #1
 801571a:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 801571c:	bf00      	nop
 801571e:	370c      	adds	r7, #12
 8015720:	46bd      	mov	sp, r7
 8015722:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015726:	4770      	bx	lr
 8015728:	40002800 	.word	0x40002800
 801572c:	42470e3c 	.word	0x42470e3c

08015730 <sdInit>:
static void cliSd(cli_args_t *args);
#endif


bool sdInit(void)
{
 8015730:	b580      	push	{r7, lr}
 8015732:	b082      	sub	sp, #8
 8015734:	af00      	add	r7, sp, #0
  bool ret = false;
 8015736:	2300      	movs	r3, #0
 8015738:	71fb      	strb	r3, [r7, #7]


  hsd.Instance            = SDIO;
 801573a:	4b1d      	ldr	r3, [pc, #116]	; (80157b0 <sdInit+0x80>)
 801573c:	4a1d      	ldr	r2, [pc, #116]	; (80157b4 <sdInit+0x84>)
 801573e:	601a      	str	r2, [r3, #0]
  hsd.Init.ClockEdge      = SDIO_CLOCK_EDGE_RISING;
 8015740:	4b1b      	ldr	r3, [pc, #108]	; (80157b0 <sdInit+0x80>)
 8015742:	2200      	movs	r2, #0
 8015744:	605a      	str	r2, [r3, #4]
  hsd.Init.ClockBypass    = SDIO_CLOCK_BYPASS_DISABLE;
 8015746:	4b1a      	ldr	r3, [pc, #104]	; (80157b0 <sdInit+0x80>)
 8015748:	2200      	movs	r2, #0
 801574a:	609a      	str	r2, [r3, #8]
  hsd.Init.ClockPowerSave = SDIO_CLOCK_POWER_SAVE_DISABLE;
 801574c:	4b18      	ldr	r3, [pc, #96]	; (80157b0 <sdInit+0x80>)
 801574e:	2200      	movs	r2, #0
 8015750:	60da      	str	r2, [r3, #12]
  hsd.Init.BusWide        = SDIO_BUS_WIDE_1B;
 8015752:	4b17      	ldr	r3, [pc, #92]	; (80157b0 <sdInit+0x80>)
 8015754:	2200      	movs	r2, #0
 8015756:	611a      	str	r2, [r3, #16]
  hsd.Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 8015758:	4b15      	ldr	r3, [pc, #84]	; (80157b0 <sdInit+0x80>)
 801575a:	2200      	movs	r2, #0
 801575c:	615a      	str	r2, [r3, #20]
  hsd.Init.ClockDiv       = SDIO_TRANSFER_CLK_DIV;
 801575e:	4b14      	ldr	r3, [pc, #80]	; (80157b0 <sdInit+0x80>)
 8015760:	2200      	movs	r2, #0
 8015762:	619a      	str	r2, [r3, #24]


  is_detected = false;
 8015764:	4b14      	ldr	r3, [pc, #80]	; (80157b8 <sdInit+0x88>)
 8015766:	2200      	movs	r2, #0
 8015768:	701a      	strb	r2, [r3, #0]
  if (true)//if (gpioPinRead(_PIN_GPIO_SDCARD_DETECT) == true)
  {
    is_detected = true;
 801576a:	4b13      	ldr	r3, [pc, #76]	; (80157b8 <sdInit+0x88>)
 801576c:	2201      	movs	r2, #1
 801576e:	701a      	strb	r2, [r3, #0]
  }

  if (is_detected == true)
 8015770:	4b11      	ldr	r3, [pc, #68]	; (80157b8 <sdInit+0x88>)
 8015772:	781b      	ldrb	r3, [r3, #0]
 8015774:	2b00      	cmp	r3, #0
 8015776:	d00f      	beq.n	8015798 <sdInit+0x68>
  {
    if (HAL_SD_Init(&hsd) == HAL_OK)
 8015778:	480d      	ldr	r0, [pc, #52]	; (80157b0 <sdInit+0x80>)
 801577a:	f009 fefe 	bl	801f57a <HAL_SD_Init>
 801577e:	4603      	mov	r3, r0
 8015780:	2b00      	cmp	r3, #0
 8015782:	d109      	bne.n	8015798 <sdInit+0x68>
    {
      if (HAL_SD_ConfigWideBusOperation(&hsd, SDIO_BUS_WIDE_4B) == HAL_OK)
 8015784:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8015788:	4809      	ldr	r0, [pc, #36]	; (80157b0 <sdInit+0x80>)
 801578a:	f00a fccb 	bl	8020124 <HAL_SD_ConfigWideBusOperation>
 801578e:	4603      	mov	r3, r0
 8015790:	2b00      	cmp	r3, #0
 8015792:	d101      	bne.n	8015798 <sdInit+0x68>
      {
        ret = true;
 8015794:	2301      	movs	r3, #1
 8015796:	71fb      	strb	r3, [r7, #7]
      }
    }
  }

  is_init = ret;
 8015798:	4a08      	ldr	r2, [pc, #32]	; (80157bc <sdInit+0x8c>)
 801579a:	79fb      	ldrb	r3, [r7, #7]
 801579c:	7013      	strb	r3, [r2, #0]


#ifdef _USE_HW_CLI
  cliAdd("sd", cliSd);
 801579e:	4908      	ldr	r1, [pc, #32]	; (80157c0 <sdInit+0x90>)
 80157a0:	4808      	ldr	r0, [pc, #32]	; (80157c4 <sdInit+0x94>)
 80157a2:	f7fc ff67 	bl	8012674 <cliAdd>
#endif

  return ret;
 80157a6:	79fb      	ldrb	r3, [r7, #7]
}
 80157a8:	4618      	mov	r0, r3
 80157aa:	3708      	adds	r7, #8
 80157ac:	46bd      	mov	sp, r7
 80157ae:	bd80      	pop	{r7, pc}
 80157b0:	2000cb0c 	.word	0x2000cb0c
 80157b4:	40012c00 	.word	0x40012c00
 80157b8:	2000cb09 	.word	0x2000cb09
 80157bc:	2000cb08 	.word	0x2000cb08
 80157c0:	08015cb1 	.word	0x08015cb1
 80157c4:	08028c58 	.word	0x08028c58

080157c8 <sdIsInit>:

  return ret;
}

bool sdIsInit(void)
{
 80157c8:	b480      	push	{r7}
 80157ca:	af00      	add	r7, sp, #0
  return is_init;
 80157cc:	4b03      	ldr	r3, [pc, #12]	; (80157dc <sdIsInit+0x14>)
 80157ce:	781b      	ldrb	r3, [r3, #0]
}
 80157d0:	4618      	mov	r0, r3
 80157d2:	46bd      	mov	sp, r7
 80157d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80157d8:	4770      	bx	lr
 80157da:	bf00      	nop
 80157dc:	2000cb08 	.word	0x2000cb08

080157e0 <sdIsDetected>:

bool sdIsDetected(void)
{
 80157e0:	b580      	push	{r7, lr}
 80157e2:	af00      	add	r7, sp, #0
  if (gpioPinRead(_PIN_GPIO_SDCARD_DETECT) == true)
 80157e4:	2000      	movs	r0, #0
 80157e6:	f7fe f8bb 	bl	8013960 <gpioPinRead>
 80157ea:	4603      	mov	r3, r0
 80157ec:	2b00      	cmp	r3, #0
 80157ee:	d003      	beq.n	80157f8 <sdIsDetected+0x18>
  {
    is_detected = true;
 80157f0:	4b05      	ldr	r3, [pc, #20]	; (8015808 <sdIsDetected+0x28>)
 80157f2:	2201      	movs	r2, #1
 80157f4:	701a      	strb	r2, [r3, #0]
 80157f6:	e002      	b.n	80157fe <sdIsDetected+0x1e>
  }
  else
  {
    is_detected = false;
 80157f8:	4b03      	ldr	r3, [pc, #12]	; (8015808 <sdIsDetected+0x28>)
 80157fa:	2200      	movs	r2, #0
 80157fc:	701a      	strb	r2, [r3, #0]
  }

  return is_detected;
 80157fe:	4b02      	ldr	r3, [pc, #8]	; (8015808 <sdIsDetected+0x28>)
 8015800:	781b      	ldrb	r3, [r3, #0]
}
 8015802:	4618      	mov	r0, r3
 8015804:	bd80      	pop	{r7, pc}
 8015806:	bf00      	nop
 8015808:	2000cb09 	.word	0x2000cb09

0801580c <sdGetInfo>:

bool sdGetInfo(sd_info_t *p_info)
{
 801580c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8015810:	b08c      	sub	sp, #48	; 0x30
 8015812:	af00      	add	r7, sp, #0
 8015814:	6078      	str	r0, [r7, #4]
  bool ret = false;
 8015816:	2300      	movs	r3, #0
 8015818:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  sd_info_t *p_sd_info = (sd_info_t *)p_info;
 801581c:	687b      	ldr	r3, [r7, #4]
 801581e:	62bb      	str	r3, [r7, #40]	; 0x28

  HAL_SD_CardInfoTypeDef card_info;


  if (is_init == true)
 8015820:	4b24      	ldr	r3, [pc, #144]	; (80158b4 <sdGetInfo+0xa8>)
 8015822:	781b      	ldrb	r3, [r3, #0]
 8015824:	2b00      	cmp	r3, #0
 8015826:	d03d      	beq.n	80158a4 <sdGetInfo+0x98>
  {
    HAL_SD_GetCardInfo(&hsd, &card_info);
 8015828:	f107 0308 	add.w	r3, r7, #8
 801582c:	4619      	mov	r1, r3
 801582e:	4822      	ldr	r0, [pc, #136]	; (80158b8 <sdGetInfo+0xac>)
 8015830:	f00a fc4c 	bl	80200cc <HAL_SD_GetCardInfo>

    p_sd_info->card_type          = card_info.CardType;
 8015834:	68ba      	ldr	r2, [r7, #8]
 8015836:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015838:	601a      	str	r2, [r3, #0]
    p_sd_info->card_version       = card_info.CardVersion;
 801583a:	68fa      	ldr	r2, [r7, #12]
 801583c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801583e:	605a      	str	r2, [r3, #4]
    p_sd_info->card_class         = card_info.Class;
 8015840:	693a      	ldr	r2, [r7, #16]
 8015842:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015844:	609a      	str	r2, [r3, #8]
    p_sd_info->rel_card_Add       = card_info.RelCardAdd;
 8015846:	697a      	ldr	r2, [r7, #20]
 8015848:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801584a:	60da      	str	r2, [r3, #12]
    p_sd_info->block_numbers      = card_info.BlockNbr;
 801584c:	69ba      	ldr	r2, [r7, #24]
 801584e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015850:	611a      	str	r2, [r3, #16]
    p_sd_info->block_size         = card_info.BlockSize;
 8015852:	69fa      	ldr	r2, [r7, #28]
 8015854:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015856:	615a      	str	r2, [r3, #20]
    p_sd_info->log_block_numbers  = card_info.LogBlockNbr;
 8015858:	6a3a      	ldr	r2, [r7, #32]
 801585a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801585c:	619a      	str	r2, [r3, #24]
    p_sd_info->log_block_size     = card_info.LogBlockSize;
 801585e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8015860:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015862:	61da      	str	r2, [r3, #28]
    p_sd_info->card_size          =  (uint32_t)((uint64_t)p_sd_info->block_numbers * (uint64_t)p_sd_info->block_size / (uint64_t)1024 / (uint64_t)1024);
 8015864:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015866:	691b      	ldr	r3, [r3, #16]
 8015868:	2200      	movs	r2, #0
 801586a:	469a      	mov	sl, r3
 801586c:	4693      	mov	fp, r2
 801586e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015870:	695b      	ldr	r3, [r3, #20]
 8015872:	2200      	movs	r2, #0
 8015874:	4698      	mov	r8, r3
 8015876:	4691      	mov	r9, r2
 8015878:	fb08 f20b 	mul.w	r2, r8, fp
 801587c:	fb0a f309 	mul.w	r3, sl, r9
 8015880:	4413      	add	r3, r2
 8015882:	fbaa 4508 	umull	r4, r5, sl, r8
 8015886:	442b      	add	r3, r5
 8015888:	461d      	mov	r5, r3
 801588a:	f04f 0200 	mov.w	r2, #0
 801588e:	f04f 0300 	mov.w	r3, #0
 8015892:	0d22      	lsrs	r2, r4, #20
 8015894:	ea42 3205 	orr.w	r2, r2, r5, lsl #12
 8015898:	0d2b      	lsrs	r3, r5, #20
 801589a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801589c:	621a      	str	r2, [r3, #32]
    ret = true;
 801589e:	2301      	movs	r3, #1
 80158a0:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  }

  return ret;
 80158a4:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 80158a8:	4618      	mov	r0, r3
 80158aa:	3730      	adds	r7, #48	; 0x30
 80158ac:	46bd      	mov	sp, r7
 80158ae:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80158b2:	bf00      	nop
 80158b4:	2000cb08 	.word	0x2000cb08
 80158b8:	2000cb0c 	.word	0x2000cb0c

080158bc <sdIsBusy>:

bool sdIsBusy(void)
{
 80158bc:	b580      	push	{r7, lr}
 80158be:	b082      	sub	sp, #8
 80158c0:	af00      	add	r7, sp, #0
  bool is_busy;


  if (HAL_SD_GetCardState(&hsd) == HAL_SD_CARD_TRANSFER )
 80158c2:	4808      	ldr	r0, [pc, #32]	; (80158e4 <sdIsBusy+0x28>)
 80158c4:	f00a fcaa 	bl	802021c <HAL_SD_GetCardState>
 80158c8:	4603      	mov	r3, r0
 80158ca:	2b04      	cmp	r3, #4
 80158cc:	d102      	bne.n	80158d4 <sdIsBusy+0x18>
  {
    is_busy = false;
 80158ce:	2300      	movs	r3, #0
 80158d0:	71fb      	strb	r3, [r7, #7]
 80158d2:	e001      	b.n	80158d8 <sdIsBusy+0x1c>
  }
  else
  {
    is_busy = true;
 80158d4:	2301      	movs	r3, #1
 80158d6:	71fb      	strb	r3, [r7, #7]
  }

  return is_busy;
 80158d8:	79fb      	ldrb	r3, [r7, #7]
}
 80158da:	4618      	mov	r0, r3
 80158dc:	3708      	adds	r7, #8
 80158de:	46bd      	mov	sp, r7
 80158e0:	bd80      	pop	{r7, pc}
 80158e2:	bf00      	nop
 80158e4:	2000cb0c 	.word	0x2000cb0c

080158e8 <sdIsReady>:

bool sdIsReady(uint32_t timeout)
{
 80158e8:	b580      	push	{r7, lr}
 80158ea:	b084      	sub	sp, #16
 80158ec:	af00      	add	r7, sp, #0
 80158ee:	6078      	str	r0, [r7, #4]
  uint32_t pre_time;

  pre_time = millis();
 80158f0:	f7fc f8bf 	bl	8011a72 <millis>
 80158f4:	60f8      	str	r0, [r7, #12]

  while(millis() - pre_time < timeout)
 80158f6:	e009      	b.n	801590c <sdIsReady+0x24>
  {
    if (sdIsBusy() == false)
 80158f8:	f7ff ffe0 	bl	80158bc <sdIsBusy>
 80158fc:	4603      	mov	r3, r0
 80158fe:	f083 0301 	eor.w	r3, r3, #1
 8015902:	b2db      	uxtb	r3, r3
 8015904:	2b00      	cmp	r3, #0
 8015906:	d001      	beq.n	801590c <sdIsReady+0x24>
    {
      return true;
 8015908:	2301      	movs	r3, #1
 801590a:	e008      	b.n	801591e <sdIsReady+0x36>
  while(millis() - pre_time < timeout)
 801590c:	f7fc f8b1 	bl	8011a72 <millis>
 8015910:	4602      	mov	r2, r0
 8015912:	68fb      	ldr	r3, [r7, #12]
 8015914:	1ad3      	subs	r3, r2, r3
 8015916:	687a      	ldr	r2, [r7, #4]
 8015918:	429a      	cmp	r2, r3
 801591a:	d8ed      	bhi.n	80158f8 <sdIsReady+0x10>
    }
  }

  return false;
 801591c:	2300      	movs	r3, #0
}
 801591e:	4618      	mov	r0, r3
 8015920:	3710      	adds	r7, #16
 8015922:	46bd      	mov	sp, r7
 8015924:	bd80      	pop	{r7, pc}
	...

08015928 <sdReadBlocks>:

bool sdReadBlocks(uint32_t block_addr, uint8_t *p_data, uint32_t num_of_blocks, uint32_t timeout_ms)
{
 8015928:	b580      	push	{r7, lr}
 801592a:	b086      	sub	sp, #24
 801592c:	af00      	add	r7, sp, #0
 801592e:	60f8      	str	r0, [r7, #12]
 8015930:	60b9      	str	r1, [r7, #8]
 8015932:	607a      	str	r2, [r7, #4]
 8015934:	603b      	str	r3, [r7, #0]
  bool ret = false;
 8015936:	2300      	movs	r3, #0
 8015938:	75fb      	strb	r3, [r7, #23]
  uint32_t pre_time;


  is_rx_done = false;
 801593a:	4b1e      	ldr	r3, [pc, #120]	; (80159b4 <sdReadBlocks+0x8c>)
 801593c:	2200      	movs	r2, #0
 801593e:	701a      	strb	r2, [r3, #0]
  if(HAL_SD_ReadBlocks_DMA(&hsd, (uint8_t *)p_data, block_addr, num_of_blocks) == HAL_OK)
 8015940:	687b      	ldr	r3, [r7, #4]
 8015942:	68fa      	ldr	r2, [r7, #12]
 8015944:	68b9      	ldr	r1, [r7, #8]
 8015946:	481c      	ldr	r0, [pc, #112]	; (80159b8 <sdReadBlocks+0x90>)
 8015948:	f009 fea8 	bl	801f69c <HAL_SD_ReadBlocks_DMA>
 801594c:	4603      	mov	r3, r0
 801594e:	2b00      	cmp	r3, #0
 8015950:	d12a      	bne.n	80159a8 <sdReadBlocks+0x80>
  {

    pre_time = millis();
 8015952:	f7fc f88e 	bl	8011a72 <millis>
 8015956:	6138      	str	r0, [r7, #16]
    while(is_rx_done == false)
 8015958:	e007      	b.n	801596a <sdReadBlocks+0x42>
    {
      if (millis()-pre_time >= timeout_ms)
 801595a:	f7fc f88a 	bl	8011a72 <millis>
 801595e:	4602      	mov	r2, r0
 8015960:	693b      	ldr	r3, [r7, #16]
 8015962:	1ad3      	subs	r3, r2, r3
 8015964:	683a      	ldr	r2, [r7, #0]
 8015966:	429a      	cmp	r2, r3
 8015968:	d908      	bls.n	801597c <sdReadBlocks+0x54>
    while(is_rx_done == false)
 801596a:	4b12      	ldr	r3, [pc, #72]	; (80159b4 <sdReadBlocks+0x8c>)
 801596c:	781b      	ldrb	r3, [r3, #0]
 801596e:	b2db      	uxtb	r3, r3
 8015970:	f083 0301 	eor.w	r3, r3, #1
 8015974:	b2db      	uxtb	r3, r3
 8015976:	2b00      	cmp	r3, #0
 8015978:	d1ef      	bne.n	801595a <sdReadBlocks+0x32>
 801597a:	e00d      	b.n	8015998 <sdReadBlocks+0x70>
      {
        break;
 801597c:	bf00      	nop
      }
    }
    while(sdIsBusy() == true)
 801597e:	e00b      	b.n	8015998 <sdReadBlocks+0x70>
    {
      if (millis()-pre_time >= timeout_ms)
 8015980:	f7fc f877 	bl	8011a72 <millis>
 8015984:	4602      	mov	r2, r0
 8015986:	693b      	ldr	r3, [r7, #16]
 8015988:	1ad3      	subs	r3, r2, r3
 801598a:	683a      	ldr	r2, [r7, #0]
 801598c:	429a      	cmp	r2, r3
 801598e:	d803      	bhi.n	8015998 <sdReadBlocks+0x70>
      {
        is_rx_done = false;
 8015990:	4b08      	ldr	r3, [pc, #32]	; (80159b4 <sdReadBlocks+0x8c>)
 8015992:	2200      	movs	r2, #0
 8015994:	701a      	strb	r2, [r3, #0]
        break;
 8015996:	e004      	b.n	80159a2 <sdReadBlocks+0x7a>
    while(sdIsBusy() == true)
 8015998:	f7ff ff90 	bl	80158bc <sdIsBusy>
 801599c:	4603      	mov	r3, r0
 801599e:	2b00      	cmp	r3, #0
 80159a0:	d1ee      	bne.n	8015980 <sdReadBlocks+0x58>
      }
    }
    ret = is_rx_done;
 80159a2:	4b04      	ldr	r3, [pc, #16]	; (80159b4 <sdReadBlocks+0x8c>)
 80159a4:	781b      	ldrb	r3, [r3, #0]
 80159a6:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 80159a8:	7dfb      	ldrb	r3, [r7, #23]
}
 80159aa:	4618      	mov	r0, r3
 80159ac:	3718      	adds	r7, #24
 80159ae:	46bd      	mov	sp, r7
 80159b0:	bd80      	pop	{r7, pc}
 80159b2:	bf00      	nop
 80159b4:	2000cb0a 	.word	0x2000cb0a
 80159b8:	2000cb0c 	.word	0x2000cb0c

080159bc <sdWriteBlocks>:

bool sdWriteBlocks(uint32_t block_addr, uint8_t *p_data, uint32_t num_of_blocks, uint32_t timeout_ms)
{
 80159bc:	b580      	push	{r7, lr}
 80159be:	b086      	sub	sp, #24
 80159c0:	af00      	add	r7, sp, #0
 80159c2:	60f8      	str	r0, [r7, #12]
 80159c4:	60b9      	str	r1, [r7, #8]
 80159c6:	607a      	str	r2, [r7, #4]
 80159c8:	603b      	str	r3, [r7, #0]
  bool ret = false;
 80159ca:	2300      	movs	r3, #0
 80159cc:	75fb      	strb	r3, [r7, #23]
  uint32_t pre_time;


  is_tx_done = false;
 80159ce:	4b1f      	ldr	r3, [pc, #124]	; (8015a4c <sdWriteBlocks+0x90>)
 80159d0:	2200      	movs	r2, #0
 80159d2:	701a      	strb	r2, [r3, #0]
  if(HAL_SD_WriteBlocks_DMA(&hsd, (uint8_t *)p_data, block_addr, num_of_blocks) == HAL_OK)
 80159d4:	687b      	ldr	r3, [r7, #4]
 80159d6:	68fa      	ldr	r2, [r7, #12]
 80159d8:	68b9      	ldr	r1, [r7, #8]
 80159da:	481d      	ldr	r0, [pc, #116]	; (8015a50 <sdWriteBlocks+0x94>)
 80159dc:	f009 ff48 	bl	801f870 <HAL_SD_WriteBlocks_DMA>
 80159e0:	4603      	mov	r3, r0
 80159e2:	2b00      	cmp	r3, #0
 80159e4:	d12d      	bne.n	8015a42 <sdWriteBlocks+0x86>
  {
    pre_time = millis();
 80159e6:	f7fc f844 	bl	8011a72 <millis>
 80159ea:	6138      	str	r0, [r7, #16]
    while(is_tx_done == false)
 80159ec:	e007      	b.n	80159fe <sdWriteBlocks+0x42>
    {
      if (millis()-pre_time >= timeout_ms)
 80159ee:	f7fc f840 	bl	8011a72 <millis>
 80159f2:	4602      	mov	r2, r0
 80159f4:	693b      	ldr	r3, [r7, #16]
 80159f6:	1ad3      	subs	r3, r2, r3
 80159f8:	683a      	ldr	r2, [r7, #0]
 80159fa:	429a      	cmp	r2, r3
 80159fc:	d908      	bls.n	8015a10 <sdWriteBlocks+0x54>
    while(is_tx_done == false)
 80159fe:	4b13      	ldr	r3, [pc, #76]	; (8015a4c <sdWriteBlocks+0x90>)
 8015a00:	781b      	ldrb	r3, [r3, #0]
 8015a02:	b2db      	uxtb	r3, r3
 8015a04:	f083 0301 	eor.w	r3, r3, #1
 8015a08:	b2db      	uxtb	r3, r3
 8015a0a:	2b00      	cmp	r3, #0
 8015a0c:	d1ef      	bne.n	80159ee <sdWriteBlocks+0x32>
 8015a0e:	e000      	b.n	8015a12 <sdWriteBlocks+0x56>
      {
        break;
 8015a10:	bf00      	nop
      }
    }
    pre_time = millis();
 8015a12:	f7fc f82e 	bl	8011a72 <millis>
 8015a16:	6138      	str	r0, [r7, #16]
    while(sdIsBusy() == true)
 8015a18:	e00b      	b.n	8015a32 <sdWriteBlocks+0x76>
    {
      if (millis()-pre_time >= timeout_ms)
 8015a1a:	f7fc f82a 	bl	8011a72 <millis>
 8015a1e:	4602      	mov	r2, r0
 8015a20:	693b      	ldr	r3, [r7, #16]
 8015a22:	1ad3      	subs	r3, r2, r3
 8015a24:	683a      	ldr	r2, [r7, #0]
 8015a26:	429a      	cmp	r2, r3
 8015a28:	d803      	bhi.n	8015a32 <sdWriteBlocks+0x76>
      {
        is_tx_done = false;
 8015a2a:	4b08      	ldr	r3, [pc, #32]	; (8015a4c <sdWriteBlocks+0x90>)
 8015a2c:	2200      	movs	r2, #0
 8015a2e:	701a      	strb	r2, [r3, #0]
        break;
 8015a30:	e004      	b.n	8015a3c <sdWriteBlocks+0x80>
    while(sdIsBusy() == true)
 8015a32:	f7ff ff43 	bl	80158bc <sdIsBusy>
 8015a36:	4603      	mov	r3, r0
 8015a38:	2b00      	cmp	r3, #0
 8015a3a:	d1ee      	bne.n	8015a1a <sdWriteBlocks+0x5e>
      }
    }
    ret = is_tx_done;
 8015a3c:	4b03      	ldr	r3, [pc, #12]	; (8015a4c <sdWriteBlocks+0x90>)
 8015a3e:	781b      	ldrb	r3, [r3, #0]
 8015a40:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 8015a42:	7dfb      	ldrb	r3, [r7, #23]
}
 8015a44:	4618      	mov	r0, r3
 8015a46:	3718      	adds	r7, #24
 8015a48:	46bd      	mov	sp, r7
 8015a4a:	bd80      	pop	{r7, pc}
 8015a4c:	2000cb0b 	.word	0x2000cb0b
 8015a50:	2000cb0c 	.word	0x2000cb0c

08015a54 <HAL_SD_RxCpltCallback>:




void HAL_SD_RxCpltCallback(SD_HandleTypeDef *hsd)
{
 8015a54:	b480      	push	{r7}
 8015a56:	b083      	sub	sp, #12
 8015a58:	af00      	add	r7, sp, #0
 8015a5a:	6078      	str	r0, [r7, #4]
  is_rx_done = true;
 8015a5c:	4b04      	ldr	r3, [pc, #16]	; (8015a70 <HAL_SD_RxCpltCallback+0x1c>)
 8015a5e:	2201      	movs	r2, #1
 8015a60:	701a      	strb	r2, [r3, #0]
}
 8015a62:	bf00      	nop
 8015a64:	370c      	adds	r7, #12
 8015a66:	46bd      	mov	sp, r7
 8015a68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015a6c:	4770      	bx	lr
 8015a6e:	bf00      	nop
 8015a70:	2000cb0a 	.word	0x2000cb0a

08015a74 <HAL_SD_TxCpltCallback>:

void HAL_SD_TxCpltCallback(SD_HandleTypeDef *hsd)
{
 8015a74:	b480      	push	{r7}
 8015a76:	b083      	sub	sp, #12
 8015a78:	af00      	add	r7, sp, #0
 8015a7a:	6078      	str	r0, [r7, #4]
  is_tx_done = true;
 8015a7c:	4b04      	ldr	r3, [pc, #16]	; (8015a90 <HAL_SD_TxCpltCallback+0x1c>)
 8015a7e:	2201      	movs	r2, #1
 8015a80:	701a      	strb	r2, [r3, #0]
}
 8015a82:	bf00      	nop
 8015a84:	370c      	adds	r7, #12
 8015a86:	46bd      	mov	sp, r7
 8015a88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015a8c:	4770      	bx	lr
 8015a8e:	bf00      	nop
 8015a90:	2000cb0b 	.word	0x2000cb0b

08015a94 <HAL_SD_MspInit>:

void HAL_SD_MspInit(SD_HandleTypeDef* sdHandle)
{
 8015a94:	b580      	push	{r7, lr}
 8015a96:	b08c      	sub	sp, #48	; 0x30
 8015a98:	af00      	add	r7, sp, #0
 8015a9a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8015a9c:	f107 031c 	add.w	r3, r7, #28
 8015aa0:	2200      	movs	r2, #0
 8015aa2:	601a      	str	r2, [r3, #0]
 8015aa4:	605a      	str	r2, [r3, #4]
 8015aa6:	609a      	str	r2, [r3, #8]
 8015aa8:	60da      	str	r2, [r3, #12]
 8015aaa:	611a      	str	r2, [r3, #16]
  if(sdHandle->Instance==SDIO)
 8015aac:	687b      	ldr	r3, [r7, #4]
 8015aae:	681b      	ldr	r3, [r3, #0]
 8015ab0:	4a77      	ldr	r2, [pc, #476]	; (8015c90 <HAL_SD_MspInit+0x1fc>)
 8015ab2:	4293      	cmp	r3, r2
 8015ab4:	f040 80e8 	bne.w	8015c88 <HAL_SD_MspInit+0x1f4>
  {
  /* USER CODE BEGIN SDIO_MspInit 0 */
    __HAL_RCC_DMA2_CLK_ENABLE();
 8015ab8:	2300      	movs	r3, #0
 8015aba:	61bb      	str	r3, [r7, #24]
 8015abc:	4b75      	ldr	r3, [pc, #468]	; (8015c94 <HAL_SD_MspInit+0x200>)
 8015abe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8015ac0:	4a74      	ldr	r2, [pc, #464]	; (8015c94 <HAL_SD_MspInit+0x200>)
 8015ac2:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8015ac6:	6313      	str	r3, [r2, #48]	; 0x30
 8015ac8:	4b72      	ldr	r3, [pc, #456]	; (8015c94 <HAL_SD_MspInit+0x200>)
 8015aca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8015acc:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8015ad0:	61bb      	str	r3, [r7, #24]
 8015ad2:	69bb      	ldr	r3, [r7, #24]
  /* USER CODE END SDIO_MspInit 0 */
    /* SDIO clock enable */
    __HAL_RCC_SDIO_CLK_ENABLE();
 8015ad4:	2300      	movs	r3, #0
 8015ad6:	617b      	str	r3, [r7, #20]
 8015ad8:	4b6e      	ldr	r3, [pc, #440]	; (8015c94 <HAL_SD_MspInit+0x200>)
 8015ada:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8015adc:	4a6d      	ldr	r2, [pc, #436]	; (8015c94 <HAL_SD_MspInit+0x200>)
 8015ade:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8015ae2:	6453      	str	r3, [r2, #68]	; 0x44
 8015ae4:	4b6b      	ldr	r3, [pc, #428]	; (8015c94 <HAL_SD_MspInit+0x200>)
 8015ae6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8015ae8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8015aec:	617b      	str	r3, [r7, #20]
 8015aee:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8015af0:	2300      	movs	r3, #0
 8015af2:	613b      	str	r3, [r7, #16]
 8015af4:	4b67      	ldr	r3, [pc, #412]	; (8015c94 <HAL_SD_MspInit+0x200>)
 8015af6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8015af8:	4a66      	ldr	r2, [pc, #408]	; (8015c94 <HAL_SD_MspInit+0x200>)
 8015afa:	f043 0301 	orr.w	r3, r3, #1
 8015afe:	6313      	str	r3, [r2, #48]	; 0x30
 8015b00:	4b64      	ldr	r3, [pc, #400]	; (8015c94 <HAL_SD_MspInit+0x200>)
 8015b02:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8015b04:	f003 0301 	and.w	r3, r3, #1
 8015b08:	613b      	str	r3, [r7, #16]
 8015b0a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8015b0c:	2300      	movs	r3, #0
 8015b0e:	60fb      	str	r3, [r7, #12]
 8015b10:	4b60      	ldr	r3, [pc, #384]	; (8015c94 <HAL_SD_MspInit+0x200>)
 8015b12:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8015b14:	4a5f      	ldr	r2, [pc, #380]	; (8015c94 <HAL_SD_MspInit+0x200>)
 8015b16:	f043 0302 	orr.w	r3, r3, #2
 8015b1a:	6313      	str	r3, [r2, #48]	; 0x30
 8015b1c:	4b5d      	ldr	r3, [pc, #372]	; (8015c94 <HAL_SD_MspInit+0x200>)
 8015b1e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8015b20:	f003 0302 	and.w	r3, r3, #2
 8015b24:	60fb      	str	r3, [r7, #12]
 8015b26:	68fb      	ldr	r3, [r7, #12]
    PA8     ------> SDIO_D1
    PA9     ------> SDIO_D2
    PB5     ------> SDIO_D3
    PB7     ------> SDIO_D0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_8|GPIO_PIN_9;
 8015b28:	f44f 7350 	mov.w	r3, #832	; 0x340
 8015b2c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8015b2e:	2302      	movs	r3, #2
 8015b30:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8015b32:	2300      	movs	r3, #0
 8015b34:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8015b36:	2301      	movs	r3, #1
 8015b38:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 8015b3a:	230c      	movs	r3, #12
 8015b3c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8015b3e:	f107 031c 	add.w	r3, r7, #28
 8015b42:	4619      	mov	r1, r3
 8015b44:	4854      	ldr	r0, [pc, #336]	; (8015c98 <HAL_SD_MspInit+0x204>)
 8015b46:	f008 fc0f 	bl	801e368 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_15|GPIO_PIN_5|GPIO_PIN_7;
 8015b4a:	f248 03a0 	movw	r3, #32928	; 0x80a0
 8015b4e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8015b50:	2302      	movs	r3, #2
 8015b52:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8015b54:	2300      	movs	r3, #0
 8015b56:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8015b58:	2301      	movs	r3, #1
 8015b5a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 8015b5c:	230c      	movs	r3, #12
 8015b5e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8015b60:	f107 031c 	add.w	r3, r7, #28
 8015b64:	4619      	mov	r1, r3
 8015b66:	484d      	ldr	r0, [pc, #308]	; (8015c9c <HAL_SD_MspInit+0x208>)
 8015b68:	f008 fbfe 	bl	801e368 <HAL_GPIO_Init>

    /* SDIO DMA Init */
    /* SDIO_RX Init */
    hdma_sdio_rx.Instance = DMA2_Stream6;
 8015b6c:	4b4c      	ldr	r3, [pc, #304]	; (8015ca0 <HAL_SD_MspInit+0x20c>)
 8015b6e:	4a4d      	ldr	r2, [pc, #308]	; (8015ca4 <HAL_SD_MspInit+0x210>)
 8015b70:	601a      	str	r2, [r3, #0]
    hdma_sdio_rx.Init.Channel = DMA_CHANNEL_4;
 8015b72:	4b4b      	ldr	r3, [pc, #300]	; (8015ca0 <HAL_SD_MspInit+0x20c>)
 8015b74:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8015b78:	605a      	str	r2, [r3, #4]
    hdma_sdio_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8015b7a:	4b49      	ldr	r3, [pc, #292]	; (8015ca0 <HAL_SD_MspInit+0x20c>)
 8015b7c:	2200      	movs	r2, #0
 8015b7e:	609a      	str	r2, [r3, #8]
    hdma_sdio_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8015b80:	4b47      	ldr	r3, [pc, #284]	; (8015ca0 <HAL_SD_MspInit+0x20c>)
 8015b82:	2200      	movs	r2, #0
 8015b84:	60da      	str	r2, [r3, #12]
    hdma_sdio_rx.Init.MemInc = DMA_MINC_ENABLE;
 8015b86:	4b46      	ldr	r3, [pc, #280]	; (8015ca0 <HAL_SD_MspInit+0x20c>)
 8015b88:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8015b8c:	611a      	str	r2, [r3, #16]
    hdma_sdio_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8015b8e:	4b44      	ldr	r3, [pc, #272]	; (8015ca0 <HAL_SD_MspInit+0x20c>)
 8015b90:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8015b94:	615a      	str	r2, [r3, #20]
    hdma_sdio_rx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8015b96:	4b42      	ldr	r3, [pc, #264]	; (8015ca0 <HAL_SD_MspInit+0x20c>)
 8015b98:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8015b9c:	619a      	str	r2, [r3, #24]
    hdma_sdio_rx.Init.Mode = DMA_PFCTRL;
 8015b9e:	4b40      	ldr	r3, [pc, #256]	; (8015ca0 <HAL_SD_MspInit+0x20c>)
 8015ba0:	2220      	movs	r2, #32
 8015ba2:	61da      	str	r2, [r3, #28]
    hdma_sdio_rx.Init.Priority = DMA_PRIORITY_LOW;
 8015ba4:	4b3e      	ldr	r3, [pc, #248]	; (8015ca0 <HAL_SD_MspInit+0x20c>)
 8015ba6:	2200      	movs	r2, #0
 8015ba8:	621a      	str	r2, [r3, #32]
    hdma_sdio_rx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8015baa:	4b3d      	ldr	r3, [pc, #244]	; (8015ca0 <HAL_SD_MspInit+0x20c>)
 8015bac:	2204      	movs	r2, #4
 8015bae:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_sdio_rx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8015bb0:	4b3b      	ldr	r3, [pc, #236]	; (8015ca0 <HAL_SD_MspInit+0x20c>)
 8015bb2:	2203      	movs	r2, #3
 8015bb4:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_sdio_rx.Init.MemBurst = DMA_MBURST_INC4;
 8015bb6:	4b3a      	ldr	r3, [pc, #232]	; (8015ca0 <HAL_SD_MspInit+0x20c>)
 8015bb8:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 8015bbc:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_sdio_rx.Init.PeriphBurst = DMA_PBURST_INC4;
 8015bbe:	4b38      	ldr	r3, [pc, #224]	; (8015ca0 <HAL_SD_MspInit+0x20c>)
 8015bc0:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8015bc4:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_sdio_rx) != HAL_OK)
 8015bc6:	4836      	ldr	r0, [pc, #216]	; (8015ca0 <HAL_SD_MspInit+0x20c>)
 8015bc8:	f007 fcea 	bl	801d5a0 <HAL_DMA_Init>
 8015bcc:	4603      	mov	r3, r0
 8015bce:	2b00      	cmp	r3, #0
 8015bd0:	d001      	beq.n	8015bd6 <HAL_SD_MspInit+0x142>
    {
      Error_Handler();
 8015bd2:	f7fb ffd7 	bl	8011b84 <Error_Handler>
    }

    __HAL_LINKDMA(sdHandle,hdmarx,hdma_sdio_rx);
 8015bd6:	687b      	ldr	r3, [r7, #4]
 8015bd8:	4a31      	ldr	r2, [pc, #196]	; (8015ca0 <HAL_SD_MspInit+0x20c>)
 8015bda:	641a      	str	r2, [r3, #64]	; 0x40
 8015bdc:	4a30      	ldr	r2, [pc, #192]	; (8015ca0 <HAL_SD_MspInit+0x20c>)
 8015bde:	687b      	ldr	r3, [r7, #4]
 8015be0:	6393      	str	r3, [r2, #56]	; 0x38

    /* SDIO_TX Init */
    hdma_sdio_tx.Instance = DMA2_Stream3;
 8015be2:	4b31      	ldr	r3, [pc, #196]	; (8015ca8 <HAL_SD_MspInit+0x214>)
 8015be4:	4a31      	ldr	r2, [pc, #196]	; (8015cac <HAL_SD_MspInit+0x218>)
 8015be6:	601a      	str	r2, [r3, #0]
    hdma_sdio_tx.Init.Channel = DMA_CHANNEL_4;
 8015be8:	4b2f      	ldr	r3, [pc, #188]	; (8015ca8 <HAL_SD_MspInit+0x214>)
 8015bea:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8015bee:	605a      	str	r2, [r3, #4]
    hdma_sdio_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8015bf0:	4b2d      	ldr	r3, [pc, #180]	; (8015ca8 <HAL_SD_MspInit+0x214>)
 8015bf2:	2240      	movs	r2, #64	; 0x40
 8015bf4:	609a      	str	r2, [r3, #8]
    hdma_sdio_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8015bf6:	4b2c      	ldr	r3, [pc, #176]	; (8015ca8 <HAL_SD_MspInit+0x214>)
 8015bf8:	2200      	movs	r2, #0
 8015bfa:	60da      	str	r2, [r3, #12]
    hdma_sdio_tx.Init.MemInc = DMA_MINC_ENABLE;
 8015bfc:	4b2a      	ldr	r3, [pc, #168]	; (8015ca8 <HAL_SD_MspInit+0x214>)
 8015bfe:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8015c02:	611a      	str	r2, [r3, #16]
    hdma_sdio_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8015c04:	4b28      	ldr	r3, [pc, #160]	; (8015ca8 <HAL_SD_MspInit+0x214>)
 8015c06:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8015c0a:	615a      	str	r2, [r3, #20]
    hdma_sdio_tx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8015c0c:	4b26      	ldr	r3, [pc, #152]	; (8015ca8 <HAL_SD_MspInit+0x214>)
 8015c0e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8015c12:	619a      	str	r2, [r3, #24]
    hdma_sdio_tx.Init.Mode = DMA_PFCTRL;
 8015c14:	4b24      	ldr	r3, [pc, #144]	; (8015ca8 <HAL_SD_MspInit+0x214>)
 8015c16:	2220      	movs	r2, #32
 8015c18:	61da      	str	r2, [r3, #28]
    hdma_sdio_tx.Init.Priority = DMA_PRIORITY_LOW;
 8015c1a:	4b23      	ldr	r3, [pc, #140]	; (8015ca8 <HAL_SD_MspInit+0x214>)
 8015c1c:	2200      	movs	r2, #0
 8015c1e:	621a      	str	r2, [r3, #32]
    hdma_sdio_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8015c20:	4b21      	ldr	r3, [pc, #132]	; (8015ca8 <HAL_SD_MspInit+0x214>)
 8015c22:	2204      	movs	r2, #4
 8015c24:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_sdio_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8015c26:	4b20      	ldr	r3, [pc, #128]	; (8015ca8 <HAL_SD_MspInit+0x214>)
 8015c28:	2203      	movs	r2, #3
 8015c2a:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_sdio_tx.Init.MemBurst = DMA_MBURST_INC4;
 8015c2c:	4b1e      	ldr	r3, [pc, #120]	; (8015ca8 <HAL_SD_MspInit+0x214>)
 8015c2e:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 8015c32:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_sdio_tx.Init.PeriphBurst = DMA_PBURST_INC4;
 8015c34:	4b1c      	ldr	r3, [pc, #112]	; (8015ca8 <HAL_SD_MspInit+0x214>)
 8015c36:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8015c3a:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_sdio_tx) != HAL_OK)
 8015c3c:	481a      	ldr	r0, [pc, #104]	; (8015ca8 <HAL_SD_MspInit+0x214>)
 8015c3e:	f007 fcaf 	bl	801d5a0 <HAL_DMA_Init>
 8015c42:	4603      	mov	r3, r0
 8015c44:	2b00      	cmp	r3, #0
 8015c46:	d001      	beq.n	8015c4c <HAL_SD_MspInit+0x1b8>
    {
      Error_Handler();
 8015c48:	f7fb ff9c 	bl	8011b84 <Error_Handler>
    }

    __HAL_LINKDMA(sdHandle,hdmatx,hdma_sdio_tx);
 8015c4c:	687b      	ldr	r3, [r7, #4]
 8015c4e:	4a16      	ldr	r2, [pc, #88]	; (8015ca8 <HAL_SD_MspInit+0x214>)
 8015c50:	63da      	str	r2, [r3, #60]	; 0x3c
 8015c52:	4a15      	ldr	r2, [pc, #84]	; (8015ca8 <HAL_SD_MspInit+0x214>)
 8015c54:	687b      	ldr	r3, [r7, #4]
 8015c56:	6393      	str	r3, [r2, #56]	; 0x38

    /* SDIO interrupt Init */
    HAL_NVIC_SetPriority(SDIO_IRQn, 3, 0);
 8015c58:	2200      	movs	r2, #0
 8015c5a:	2103      	movs	r1, #3
 8015c5c:	2031      	movs	r0, #49	; 0x31
 8015c5e:	f007 fc5a 	bl	801d516 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SDIO_IRQn);
 8015c62:	2031      	movs	r0, #49	; 0x31
 8015c64:	f007 fc73 	bl	801d54e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SDIO_MspInit 1 */

    /* DMA interrupt init */
    /* DMA2_Stream3_IRQn interrupt configuration */
    HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 3, 0);
 8015c68:	2200      	movs	r2, #0
 8015c6a:	2103      	movs	r1, #3
 8015c6c:	203b      	movs	r0, #59	; 0x3b
 8015c6e:	f007 fc52 	bl	801d516 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 8015c72:	203b      	movs	r0, #59	; 0x3b
 8015c74:	f007 fc6b 	bl	801d54e <HAL_NVIC_EnableIRQ>
    /* DMA2_Stream6_IRQn interrupt configuration */
    HAL_NVIC_SetPriority(DMA2_Stream6_IRQn, 3, 0);
 8015c78:	2200      	movs	r2, #0
 8015c7a:	2103      	movs	r1, #3
 8015c7c:	2045      	movs	r0, #69	; 0x45
 8015c7e:	f007 fc4a 	bl	801d516 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DMA2_Stream6_IRQn);
 8015c82:	2045      	movs	r0, #69	; 0x45
 8015c84:	f007 fc63 	bl	801d54e <HAL_NVIC_EnableIRQ>

  /* USER CODE END SDIO_MspInit 1 */
  }
}
 8015c88:	bf00      	nop
 8015c8a:	3730      	adds	r7, #48	; 0x30
 8015c8c:	46bd      	mov	sp, r7
 8015c8e:	bd80      	pop	{r7, pc}
 8015c90:	40012c00 	.word	0x40012c00
 8015c94:	40023800 	.word	0x40023800
 8015c98:	40020000 	.word	0x40020000
 8015c9c:	40020400 	.word	0x40020400
 8015ca0:	2000cb90 	.word	0x2000cb90
 8015ca4:	400264a0 	.word	0x400264a0
 8015ca8:	2000cbf0 	.word	0x2000cbf0
 8015cac:	40026458 	.word	0x40026458

08015cb0 <cliSd>:



#ifdef _USE_HW_CLI
void cliSd(cli_args_t *args)
{
 8015cb0:	b590      	push	{r4, r7, lr}
 8015cb2:	f5ad 7d07 	sub.w	sp, sp, #540	; 0x21c
 8015cb6:	af00      	add	r7, sp, #0
 8015cb8:	f507 7306 	add.w	r3, r7, #536	; 0x218
 8015cbc:	f5a3 7305 	sub.w	r3, r3, #532	; 0x214
 8015cc0:	6018      	str	r0, [r3, #0]
  bool ret = false;
 8015cc2:	2300      	movs	r3, #0
 8015cc4:	f887 3217 	strb.w	r3, [r7, #535]	; 0x217


  if (args->argc == 1 && args->isStr(0, "info") == true)
 8015cc8:	f507 7306 	add.w	r3, r7, #536	; 0x218
 8015ccc:	f5a3 7305 	sub.w	r3, r3, #532	; 0x214
 8015cd0:	681b      	ldr	r3, [r3, #0]
 8015cd2:	881b      	ldrh	r3, [r3, #0]
 8015cd4:	2b01      	cmp	r3, #1
 8015cd6:	f040 8094 	bne.w	8015e02 <cliSd+0x152>
 8015cda:	f507 7306 	add.w	r3, r7, #536	; 0x218
 8015cde:	f5a3 7305 	sub.w	r3, r3, #532	; 0x214
 8015ce2:	681b      	ldr	r3, [r3, #0]
 8015ce4:	695b      	ldr	r3, [r3, #20]
 8015ce6:	4979      	ldr	r1, [pc, #484]	; (8015ecc <cliSd+0x21c>)
 8015ce8:	2000      	movs	r0, #0
 8015cea:	4798      	blx	r3
 8015cec:	4603      	mov	r3, r0
 8015cee:	2b00      	cmp	r3, #0
 8015cf0:	f000 8087 	beq.w	8015e02 <cliSd+0x152>
  {
    sd_info_t sd_info;

    cliPrintf("sd init      : %d\n", is_init);
 8015cf4:	4b76      	ldr	r3, [pc, #472]	; (8015ed0 <cliSd+0x220>)
 8015cf6:	781b      	ldrb	r3, [r3, #0]
 8015cf8:	4619      	mov	r1, r3
 8015cfa:	4876      	ldr	r0, [pc, #472]	; (8015ed4 <cliSd+0x224>)
 8015cfc:	f7fc fbaa 	bl	8012454 <cliPrintf>
    cliPrintf("sd connected : %d\n", is_detected);
 8015d00:	4b75      	ldr	r3, [pc, #468]	; (8015ed8 <cliSd+0x228>)
 8015d02:	781b      	ldrb	r3, [r3, #0]
 8015d04:	4619      	mov	r1, r3
 8015d06:	4875      	ldr	r0, [pc, #468]	; (8015edc <cliSd+0x22c>)
 8015d08:	f7fc fba4 	bl	8012454 <cliPrintf>

    if (is_init == true)
 8015d0c:	4b70      	ldr	r3, [pc, #448]	; (8015ed0 <cliSd+0x220>)
 8015d0e:	781b      	ldrb	r3, [r3, #0]
 8015d10:	2b00      	cmp	r3, #0
 8015d12:	d073      	beq.n	8015dfc <cliSd+0x14c>
    {
      if (sdGetInfo(&sd_info) == true)
 8015d14:	f107 030c 	add.w	r3, r7, #12
 8015d18:	4618      	mov	r0, r3
 8015d1a:	f7ff fd77 	bl	801580c <sdGetInfo>
 8015d1e:	4603      	mov	r3, r0
 8015d20:	2b00      	cmp	r3, #0
 8015d22:	d06b      	beq.n	8015dfc <cliSd+0x14c>
      {
        cliPrintf("   card_type            : %d\n", sd_info.card_type);
 8015d24:	f507 7306 	add.w	r3, r7, #536	; 0x218
 8015d28:	f5a3 7303 	sub.w	r3, r3, #524	; 0x20c
 8015d2c:	681b      	ldr	r3, [r3, #0]
 8015d2e:	4619      	mov	r1, r3
 8015d30:	486b      	ldr	r0, [pc, #428]	; (8015ee0 <cliSd+0x230>)
 8015d32:	f7fc fb8f 	bl	8012454 <cliPrintf>
        cliPrintf("   card_version         : %d\n", sd_info.card_version);
 8015d36:	f507 7306 	add.w	r3, r7, #536	; 0x218
 8015d3a:	f5a3 7303 	sub.w	r3, r3, #524	; 0x20c
 8015d3e:	685b      	ldr	r3, [r3, #4]
 8015d40:	4619      	mov	r1, r3
 8015d42:	4868      	ldr	r0, [pc, #416]	; (8015ee4 <cliSd+0x234>)
 8015d44:	f7fc fb86 	bl	8012454 <cliPrintf>
        cliPrintf("   card_class           : %d\n", sd_info.card_class);
 8015d48:	f507 7306 	add.w	r3, r7, #536	; 0x218
 8015d4c:	f5a3 7303 	sub.w	r3, r3, #524	; 0x20c
 8015d50:	689b      	ldr	r3, [r3, #8]
 8015d52:	4619      	mov	r1, r3
 8015d54:	4864      	ldr	r0, [pc, #400]	; (8015ee8 <cliSd+0x238>)
 8015d56:	f7fc fb7d 	bl	8012454 <cliPrintf>
        cliPrintf("   rel_card_Add         : %d\n", sd_info.rel_card_Add);
 8015d5a:	f507 7306 	add.w	r3, r7, #536	; 0x218
 8015d5e:	f5a3 7303 	sub.w	r3, r3, #524	; 0x20c
 8015d62:	68db      	ldr	r3, [r3, #12]
 8015d64:	4619      	mov	r1, r3
 8015d66:	4861      	ldr	r0, [pc, #388]	; (8015eec <cliSd+0x23c>)
 8015d68:	f7fc fb74 	bl	8012454 <cliPrintf>
        cliPrintf("   block_numbers        : %d\n", sd_info.block_numbers);
 8015d6c:	f507 7306 	add.w	r3, r7, #536	; 0x218
 8015d70:	f5a3 7303 	sub.w	r3, r3, #524	; 0x20c
 8015d74:	691b      	ldr	r3, [r3, #16]
 8015d76:	4619      	mov	r1, r3
 8015d78:	485d      	ldr	r0, [pc, #372]	; (8015ef0 <cliSd+0x240>)
 8015d7a:	f7fc fb6b 	bl	8012454 <cliPrintf>
        cliPrintf("   block_size           : %d\n", sd_info.block_size);
 8015d7e:	f507 7306 	add.w	r3, r7, #536	; 0x218
 8015d82:	f5a3 7303 	sub.w	r3, r3, #524	; 0x20c
 8015d86:	695b      	ldr	r3, [r3, #20]
 8015d88:	4619      	mov	r1, r3
 8015d8a:	485a      	ldr	r0, [pc, #360]	; (8015ef4 <cliSd+0x244>)
 8015d8c:	f7fc fb62 	bl	8012454 <cliPrintf>
        cliPrintf("   log_block_numbers    : %d\n", sd_info.log_block_numbers);
 8015d90:	f507 7306 	add.w	r3, r7, #536	; 0x218
 8015d94:	f5a3 7303 	sub.w	r3, r3, #524	; 0x20c
 8015d98:	699b      	ldr	r3, [r3, #24]
 8015d9a:	4619      	mov	r1, r3
 8015d9c:	4856      	ldr	r0, [pc, #344]	; (8015ef8 <cliSd+0x248>)
 8015d9e:	f7fc fb59 	bl	8012454 <cliPrintf>
        cliPrintf("   log_block_size       : %d\n", sd_info.log_block_size);
 8015da2:	f507 7306 	add.w	r3, r7, #536	; 0x218
 8015da6:	f5a3 7303 	sub.w	r3, r3, #524	; 0x20c
 8015daa:	69db      	ldr	r3, [r3, #28]
 8015dac:	4619      	mov	r1, r3
 8015dae:	4853      	ldr	r0, [pc, #332]	; (8015efc <cliSd+0x24c>)
 8015db0:	f7fc fb50 	bl	8012454 <cliPrintf>
        cliPrintf("   card_size            : %d MB, %d.%d GB\n", sd_info.card_size, sd_info.card_size/1024, ((sd_info.card_size * 10)/1024) % 10);
 8015db4:	f507 7306 	add.w	r3, r7, #536	; 0x218
 8015db8:	f5a3 7303 	sub.w	r3, r3, #524	; 0x20c
 8015dbc:	6a18      	ldr	r0, [r3, #32]
 8015dbe:	f507 7306 	add.w	r3, r7, #536	; 0x218
 8015dc2:	f5a3 7303 	sub.w	r3, r3, #524	; 0x20c
 8015dc6:	6a1b      	ldr	r3, [r3, #32]
 8015dc8:	0a9c      	lsrs	r4, r3, #10
 8015dca:	f507 7306 	add.w	r3, r7, #536	; 0x218
 8015dce:	f5a3 7303 	sub.w	r3, r3, #524	; 0x20c
 8015dd2:	6a1a      	ldr	r2, [r3, #32]
 8015dd4:	4613      	mov	r3, r2
 8015dd6:	009b      	lsls	r3, r3, #2
 8015dd8:	4413      	add	r3, r2
 8015dda:	005b      	lsls	r3, r3, #1
 8015ddc:	0a99      	lsrs	r1, r3, #10
 8015dde:	4b48      	ldr	r3, [pc, #288]	; (8015f00 <cliSd+0x250>)
 8015de0:	fba3 2301 	umull	r2, r3, r3, r1
 8015de4:	08da      	lsrs	r2, r3, #3
 8015de6:	4613      	mov	r3, r2
 8015de8:	009b      	lsls	r3, r3, #2
 8015dea:	4413      	add	r3, r2
 8015dec:	005b      	lsls	r3, r3, #1
 8015dee:	1aca      	subs	r2, r1, r3
 8015df0:	4613      	mov	r3, r2
 8015df2:	4622      	mov	r2, r4
 8015df4:	4601      	mov	r1, r0
 8015df6:	4843      	ldr	r0, [pc, #268]	; (8015f04 <cliSd+0x254>)
 8015df8:	f7fc fb2c 	bl	8012454 <cliPrintf>
      }
    }
    ret = true;
 8015dfc:	2301      	movs	r3, #1
 8015dfe:	f887 3217 	strb.w	r3, [r7, #535]	; 0x217
  }

  if (args->argc == 2 && args->isStr(0, "read") == true)
 8015e02:	f507 7306 	add.w	r3, r7, #536	; 0x218
 8015e06:	f5a3 7305 	sub.w	r3, r3, #532	; 0x214
 8015e0a:	681b      	ldr	r3, [r3, #0]
 8015e0c:	881b      	ldrh	r3, [r3, #0]
 8015e0e:	2b02      	cmp	r3, #2
 8015e10:	d146      	bne.n	8015ea0 <cliSd+0x1f0>
 8015e12:	f507 7306 	add.w	r3, r7, #536	; 0x218
 8015e16:	f5a3 7305 	sub.w	r3, r3, #532	; 0x214
 8015e1a:	681b      	ldr	r3, [r3, #0]
 8015e1c:	695b      	ldr	r3, [r3, #20]
 8015e1e:	493a      	ldr	r1, [pc, #232]	; (8015f08 <cliSd+0x258>)
 8015e20:	2000      	movs	r0, #0
 8015e22:	4798      	blx	r3
 8015e24:	4603      	mov	r3, r0
 8015e26:	2b00      	cmp	r3, #0
 8015e28:	d03a      	beq.n	8015ea0 <cliSd+0x1f0>
  {
    uint32_t number;
    uint32_t buf[512/4];

    number = args->getData(1);
 8015e2a:	f507 7306 	add.w	r3, r7, #536	; 0x218
 8015e2e:	f5a3 7305 	sub.w	r3, r3, #532	; 0x214
 8015e32:	681b      	ldr	r3, [r3, #0]
 8015e34:	689b      	ldr	r3, [r3, #8]
 8015e36:	2001      	movs	r0, #1
 8015e38:	4798      	blx	r3
 8015e3a:	4603      	mov	r3, r0
 8015e3c:	f8c7 320c 	str.w	r3, [r7, #524]	; 0x20c

    if (sdReadBlocks(number, (uint8_t *)buf, 1, 100) == true)
 8015e40:	f107 010c 	add.w	r1, r7, #12
 8015e44:	2364      	movs	r3, #100	; 0x64
 8015e46:	2201      	movs	r2, #1
 8015e48:	f8d7 020c 	ldr.w	r0, [r7, #524]	; 0x20c
 8015e4c:	f7ff fd6c 	bl	8015928 <sdReadBlocks>
 8015e50:	4603      	mov	r3, r0
 8015e52:	2b00      	cmp	r3, #0
 8015e54:	d01e      	beq.n	8015e94 <cliSd+0x1e4>
    {
      for (int i=0; i<512/4; i++)
 8015e56:	2300      	movs	r3, #0
 8015e58:	f8c7 3210 	str.w	r3, [r7, #528]	; 0x210
 8015e5c:	e015      	b.n	8015e8a <cliSd+0x1da>
      {
        cliPrintf("%d:%04d : 0x%08X\n", number, i*4, buf[i]);
 8015e5e:	f8d7 3210 	ldr.w	r3, [r7, #528]	; 0x210
 8015e62:	0099      	lsls	r1, r3, #2
 8015e64:	f507 7306 	add.w	r3, r7, #536	; 0x218
 8015e68:	f5a3 7303 	sub.w	r3, r3, #524	; 0x20c
 8015e6c:	f8d7 2210 	ldr.w	r2, [r7, #528]	; 0x210
 8015e70:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8015e74:	460a      	mov	r2, r1
 8015e76:	f8d7 120c 	ldr.w	r1, [r7, #524]	; 0x20c
 8015e7a:	4824      	ldr	r0, [pc, #144]	; (8015f0c <cliSd+0x25c>)
 8015e7c:	f7fc faea 	bl	8012454 <cliPrintf>
      for (int i=0; i<512/4; i++)
 8015e80:	f8d7 3210 	ldr.w	r3, [r7, #528]	; 0x210
 8015e84:	3301      	adds	r3, #1
 8015e86:	f8c7 3210 	str.w	r3, [r7, #528]	; 0x210
 8015e8a:	f8d7 3210 	ldr.w	r3, [r7, #528]	; 0x210
 8015e8e:	2b7f      	cmp	r3, #127	; 0x7f
 8015e90:	dde5      	ble.n	8015e5e <cliSd+0x1ae>
 8015e92:	e002      	b.n	8015e9a <cliSd+0x1ea>
      }
    }
    else
    {
      cliPrintf("sdRead Fail\n");
 8015e94:	481e      	ldr	r0, [pc, #120]	; (8015f10 <cliSd+0x260>)
 8015e96:	f7fc fadd 	bl	8012454 <cliPrintf>
    }

    ret = true;
 8015e9a:	2301      	movs	r3, #1
 8015e9c:	f887 3217 	strb.w	r3, [r7, #535]	; 0x217
  }

  if (ret != true)
 8015ea0:	f897 3217 	ldrb.w	r3, [r7, #535]	; 0x217
 8015ea4:	f083 0301 	eor.w	r3, r3, #1
 8015ea8:	b2db      	uxtb	r3, r3
 8015eaa:	2b00      	cmp	r3, #0
 8015eac:	d009      	beq.n	8015ec2 <cliSd+0x212>
  {
    cliPrintf("sd info\n");
 8015eae:	4819      	ldr	r0, [pc, #100]	; (8015f14 <cliSd+0x264>)
 8015eb0:	f7fc fad0 	bl	8012454 <cliPrintf>

    if (is_init == true)
 8015eb4:	4b06      	ldr	r3, [pc, #24]	; (8015ed0 <cliSd+0x220>)
 8015eb6:	781b      	ldrb	r3, [r3, #0]
 8015eb8:	2b00      	cmp	r3, #0
 8015eba:	d002      	beq.n	8015ec2 <cliSd+0x212>
    {
      cliPrintf("sd read block_number\n");
 8015ebc:	4816      	ldr	r0, [pc, #88]	; (8015f18 <cliSd+0x268>)
 8015ebe:	f7fc fac9 	bl	8012454 <cliPrintf>
    }
  }
}
 8015ec2:	bf00      	nop
 8015ec4:	f507 7707 	add.w	r7, r7, #540	; 0x21c
 8015ec8:	46bd      	mov	sp, r7
 8015eca:	bd90      	pop	{r4, r7, pc}
 8015ecc:	08028c5c 	.word	0x08028c5c
 8015ed0:	2000cb08 	.word	0x2000cb08
 8015ed4:	08028c64 	.word	0x08028c64
 8015ed8:	2000cb09 	.word	0x2000cb09
 8015edc:	08028c78 	.word	0x08028c78
 8015ee0:	08028c8c 	.word	0x08028c8c
 8015ee4:	08028cac 	.word	0x08028cac
 8015ee8:	08028ccc 	.word	0x08028ccc
 8015eec:	08028cec 	.word	0x08028cec
 8015ef0:	08028d0c 	.word	0x08028d0c
 8015ef4:	08028d2c 	.word	0x08028d2c
 8015ef8:	08028d4c 	.word	0x08028d4c
 8015efc:	08028d6c 	.word	0x08028d6c
 8015f00:	cccccccd 	.word	0xcccccccd
 8015f04:	08028d8c 	.word	0x08028d8c
 8015f08:	08028db8 	.word	0x08028db8
 8015f0c:	08028dc0 	.word	0x08028dc0
 8015f10:	08028dd4 	.word	0x08028dd4
 8015f14:	08028de4 	.word	0x08028de4
 8015f18:	08028df0 	.word	0x08028df0

08015f1c <DWT_Delay_us>:
{
 8015f1c:	b580      	push	{r7, lr}
 8015f1e:	b084      	sub	sp, #16
 8015f20:	af00      	add	r7, sp, #0
 8015f22:	6078      	str	r0, [r7, #4]
  uint32_t clk_cycle_start = DWT->CYCCNT;
 8015f24:	4b0d      	ldr	r3, [pc, #52]	; (8015f5c <DWT_Delay_us+0x40>)
 8015f26:	685b      	ldr	r3, [r3, #4]
 8015f28:	60fb      	str	r3, [r7, #12]
  microseconds *= (HAL_RCC_GetHCLKFreq() / 1000000);
 8015f2a:	f009 f8eb 	bl	801f104 <HAL_RCC_GetHCLKFreq>
 8015f2e:	4603      	mov	r3, r0
 8015f30:	4a0b      	ldr	r2, [pc, #44]	; (8015f60 <DWT_Delay_us+0x44>)
 8015f32:	fba2 2303 	umull	r2, r3, r2, r3
 8015f36:	0c9b      	lsrs	r3, r3, #18
 8015f38:	687a      	ldr	r2, [r7, #4]
 8015f3a:	fb02 f303 	mul.w	r3, r2, r3
 8015f3e:	607b      	str	r3, [r7, #4]
  while ((DWT->CYCCNT - clk_cycle_start) < microseconds);
 8015f40:	bf00      	nop
 8015f42:	4b06      	ldr	r3, [pc, #24]	; (8015f5c <DWT_Delay_us+0x40>)
 8015f44:	685a      	ldr	r2, [r3, #4]
 8015f46:	68fb      	ldr	r3, [r7, #12]
 8015f48:	1ad2      	subs	r2, r2, r3
 8015f4a:	687b      	ldr	r3, [r7, #4]
 8015f4c:	429a      	cmp	r2, r3
 8015f4e:	d3f8      	bcc.n	8015f42 <DWT_Delay_us+0x26>
}
 8015f50:	bf00      	nop
 8015f52:	bf00      	nop
 8015f54:	3710      	adds	r7, #16
 8015f56:	46bd      	mov	sp, r7
 8015f58:	bd80      	pop	{r7, pc}
 8015f5a:	bf00      	nop
 8015f5c:	e0001000 	.word	0xe0001000
 8015f60:	431bde83 	.word	0x431bde83

08015f64 <sonarInit>:
    {
        {0, 0, 0, 0, 0, 0, 0, 0}
    };

bool sonarInit(void)
{
 8015f64:	b580      	push	{r7, lr}
 8015f66:	b08c      	sub	sp, #48	; 0x30
 8015f68:	af00      	add	r7, sp, #0
	bool ret = false;
 8015f6a:	2300      	movs	r3, #0
 8015f6c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

	  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8015f70:	f107 031c 	add.w	r3, r7, #28
 8015f74:	2200      	movs	r2, #0
 8015f76:	601a      	str	r2, [r3, #0]
 8015f78:	605a      	str	r2, [r3, #4]
 8015f7a:	609a      	str	r2, [r3, #8]
 8015f7c:	60da      	str	r2, [r3, #12]
	  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8015f7e:	f107 0314 	add.w	r3, r7, #20
 8015f82:	2200      	movs	r2, #0
 8015f84:	601a      	str	r2, [r3, #0]
 8015f86:	605a      	str	r2, [r3, #4]
	  TIM_IC_InitTypeDef sConfigIC = {0};
 8015f88:	1d3b      	adds	r3, r7, #4
 8015f8a:	2200      	movs	r2, #0
 8015f8c:	601a      	str	r2, [r3, #0]
 8015f8e:	605a      	str	r2, [r3, #4]
 8015f90:	609a      	str	r2, [r3, #8]
 8015f92:	60da      	str	r2, [r3, #12]

	  htim3.Instance = TIM3;
 8015f94:	4b2e      	ldr	r3, [pc, #184]	; (8016050 <sonarInit+0xec>)
 8015f96:	4a2f      	ldr	r2, [pc, #188]	; (8016054 <sonarInit+0xf0>)
 8015f98:	601a      	str	r2, [r3, #0]
	  htim3.Init.Prescaler = 96-1;
 8015f9a:	4b2d      	ldr	r3, [pc, #180]	; (8016050 <sonarInit+0xec>)
 8015f9c:	225f      	movs	r2, #95	; 0x5f
 8015f9e:	605a      	str	r2, [r3, #4]
	  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8015fa0:	4b2b      	ldr	r3, [pc, #172]	; (8016050 <sonarInit+0xec>)
 8015fa2:	2200      	movs	r2, #0
 8015fa4:	609a      	str	r2, [r3, #8]
	  htim3.Init.Period = 65535;
 8015fa6:	4b2a      	ldr	r3, [pc, #168]	; (8016050 <sonarInit+0xec>)
 8015fa8:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8015fac:	60da      	str	r2, [r3, #12]
	  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8015fae:	4b28      	ldr	r3, [pc, #160]	; (8016050 <sonarInit+0xec>)
 8015fb0:	2200      	movs	r2, #0
 8015fb2:	611a      	str	r2, [r3, #16]
	  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8015fb4:	4b26      	ldr	r3, [pc, #152]	; (8016050 <sonarInit+0xec>)
 8015fb6:	2200      	movs	r2, #0
 8015fb8:	619a      	str	r2, [r3, #24]
	  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8015fba:	4825      	ldr	r0, [pc, #148]	; (8016050 <sonarInit+0xec>)
 8015fbc:	f00b fb0e 	bl	80215dc <HAL_TIM_Base_Init>
 8015fc0:	4603      	mov	r3, r0
 8015fc2:	2b00      	cmp	r3, #0
 8015fc4:	d001      	beq.n	8015fca <sonarInit+0x66>
	  {
	    Error_Handler();
 8015fc6:	f7fb fddd 	bl	8011b84 <Error_Handler>
	  }
	  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8015fca:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8015fce:	61fb      	str	r3, [r7, #28]
	  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8015fd0:	f107 031c 	add.w	r3, r7, #28
 8015fd4:	4619      	mov	r1, r3
 8015fd6:	481e      	ldr	r0, [pc, #120]	; (8016050 <sonarInit+0xec>)
 8015fd8:	f00b fd6c 	bl	8021ab4 <HAL_TIM_ConfigClockSource>
 8015fdc:	4603      	mov	r3, r0
 8015fde:	2b00      	cmp	r3, #0
 8015fe0:	d001      	beq.n	8015fe6 <sonarInit+0x82>
	  {
	    Error_Handler();
 8015fe2:	f7fb fdcf 	bl	8011b84 <Error_Handler>
	  }
	  if (HAL_TIM_IC_Init(&htim3) != HAL_OK)
 8015fe6:	481a      	ldr	r0, [pc, #104]	; (8016050 <sonarInit+0xec>)
 8015fe8:	f00b fb23 	bl	8021632 <HAL_TIM_IC_Init>
 8015fec:	4603      	mov	r3, r0
 8015fee:	2b00      	cmp	r3, #0
 8015ff0:	d001      	beq.n	8015ff6 <sonarInit+0x92>
	  {
	    Error_Handler();
 8015ff2:	f7fb fdc7 	bl	8011b84 <Error_Handler>
	  }
	  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8015ff6:	2300      	movs	r3, #0
 8015ff8:	617b      	str	r3, [r7, #20]
	  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8015ffa:	2300      	movs	r3, #0
 8015ffc:	61bb      	str	r3, [r7, #24]
	  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8015ffe:	f107 0314 	add.w	r3, r7, #20
 8016002:	4619      	mov	r1, r3
 8016004:	4812      	ldr	r0, [pc, #72]	; (8016050 <sonarInit+0xec>)
 8016006:	f00c f89f 	bl	8022148 <HAL_TIMEx_MasterConfigSynchronization>
 801600a:	4603      	mov	r3, r0
 801600c:	2b00      	cmp	r3, #0
 801600e:	d001      	beq.n	8016014 <sonarInit+0xb0>
	  {
	    Error_Handler();
 8016010:	f7fb fdb8 	bl	8011b84 <Error_Handler>
	  }
	  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8016014:	2300      	movs	r3, #0
 8016016:	607b      	str	r3, [r7, #4]
	  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8016018:	2301      	movs	r3, #1
 801601a:	60bb      	str	r3, [r7, #8]
	  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 801601c:	2300      	movs	r3, #0
 801601e:	60fb      	str	r3, [r7, #12]
	  sConfigIC.ICFilter = 0;
 8016020:	2300      	movs	r3, #0
 8016022:	613b      	str	r3, [r7, #16]
	  if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_4) != HAL_OK)
 8016024:	1d3b      	adds	r3, r7, #4
 8016026:	220c      	movs	r2, #12
 8016028:	4619      	mov	r1, r3
 801602a:	4809      	ldr	r0, [pc, #36]	; (8016050 <sonarInit+0xec>)
 801602c:	f00b fca6 	bl	802197c <HAL_TIM_IC_ConfigChannel>
 8016030:	4603      	mov	r3, r0
 8016032:	2b00      	cmp	r3, #0
 8016034:	d001      	beq.n	801603a <sonarInit+0xd6>
	  {
	    Error_Handler();
 8016036:	f7fb fda5 	bl	8011b84 <Error_Handler>
	  }

	  HAL_TIM_IC_Start_IT(&htim3, TIM_CHANNEL_4);
 801603a:	210c      	movs	r1, #12
 801603c:	4804      	ldr	r0, [pc, #16]	; (8016050 <sonarInit+0xec>)
 801603e:	f00b fb2d 	bl	802169c <HAL_TIM_IC_Start_IT>

	return ret;
 8016042:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 8016046:	4618      	mov	r0, r3
 8016048:	3730      	adds	r7, #48	; 0x30
 801604a:	46bd      	mov	sp, r7
 801604c:	bd80      	pop	{r7, pc}
 801604e:	bf00      	nop
 8016050:	2000cc50 	.word	0x2000cc50
 8016054:	40000400 	.word	0x40000400

08016058 <Sonar_measure>:

bool Sonar_measure(void)
{
 8016058:	b580      	push	{r7, lr}
 801605a:	b082      	sub	sp, #8
 801605c:	af00      	add	r7, sp, #0
	bool ret = false;
 801605e:	2300      	movs	r3, #0
 8016060:	71fb      	strb	r3, [r7, #7]

	static int16_t sonarHistTab[11];
	static int sonarHistIdx = 0;
	static uint32_t sonarDistanceSum = 0;

	switch(sonar_tbl[0].state)
 8016062:	4b5d      	ldr	r3, [pc, #372]	; (80161d8 <Sonar_measure+0x180>)
 8016064:	785b      	ldrb	r3, [r3, #1]
 8016066:	2b00      	cmp	r3, #0
 8016068:	d002      	beq.n	8016070 <Sonar_measure+0x18>
 801606a:	2b01      	cmp	r3, #1
 801606c:	d022      	beq.n	80160b4 <Sonar_measure+0x5c>
 801606e:	e0a9      	b.n	80161c4 <Sonar_measure+0x16c>
	{
		case 0:
			gpioPinMode(SONAR_DATA, _DEF_OUTPUT);
 8016070:	2103      	movs	r1, #3
 8016072:	2007      	movs	r0, #7
 8016074:	f7fd fbb0 	bl	80137d8 <gpioPinMode>
			gpioPinWrite(SONAR_DATA, GPIO_PIN_SET);
 8016078:	2101      	movs	r1, #1
 801607a:	2007      	movs	r0, #7
 801607c:	f7fd fc1e 	bl	80138bc <gpioPinWrite>
			DWT_Delay_us(5);
 8016080:	2005      	movs	r0, #5
 8016082:	f7ff ff4b 	bl	8015f1c <DWT_Delay_us>
			gpioPinWrite(SONAR_DATA, GPIO_PIN_RESET);
 8016086:	2100      	movs	r1, #0
 8016088:	2007      	movs	r0, #7
 801608a:	f7fd fc17 	bl	80138bc <gpioPinWrite>
			gpioPinMode(SONAR_DATA, _DEF_INPUT_AF_PP);
 801608e:	2106      	movs	r1, #6
 8016090:	2007      	movs	r0, #7
 8016092:	f7fd fba1 	bl	80137d8 <gpioPinMode>
			sonar_tbl[0].wait_flag = true;
 8016096:	4b50      	ldr	r3, [pc, #320]	; (80161d8 <Sonar_measure+0x180>)
 8016098:	2201      	movs	r2, #1
 801609a:	701a      	strb	r2, [r3, #0]
			sonar_tbl[0].state++;
 801609c:	4b4e      	ldr	r3, [pc, #312]	; (80161d8 <Sonar_measure+0x180>)
 801609e:	785b      	ldrb	r3, [r3, #1]
 80160a0:	3301      	adds	r3, #1
 80160a2:	b2da      	uxtb	r2, r3
 80160a4:	4b4c      	ldr	r3, [pc, #304]	; (80161d8 <Sonar_measure+0x180>)
 80160a6:	705a      	strb	r2, [r3, #1]
			pre_time = millis();
 80160a8:	f7fb fce3 	bl	8011a72 <millis>
 80160ac:	4603      	mov	r3, r0
 80160ae:	4a4b      	ldr	r2, [pc, #300]	; (80161dc <Sonar_measure+0x184>)
 80160b0:	6013      	str	r3, [r2, #0]
			break;
 80160b2:	e087      	b.n	80161c4 <Sonar_measure+0x16c>

		case 1:
			if(sonar_tbl[0].wait_flag == false)
 80160b4:	4b48      	ldr	r3, [pc, #288]	; (80161d8 <Sonar_measure+0x180>)
 80160b6:	781b      	ldrb	r3, [r3, #0]
 80160b8:	f083 0301 	eor.w	r3, r3, #1
 80160bc:	b2db      	uxtb	r3, r3
 80160be:	2b00      	cmp	r3, #0
 80160c0:	d06a      	beq.n	8016198 <Sonar_measure+0x140>
			{
				if(sonar_tbl[0].falling_time > sonar_tbl[0].rising_time)
 80160c2:	4b45      	ldr	r3, [pc, #276]	; (80161d8 <Sonar_measure+0x180>)
 80160c4:	689a      	ldr	r2, [r3, #8]
 80160c6:	4b44      	ldr	r3, [pc, #272]	; (80161d8 <Sonar_measure+0x180>)
 80160c8:	685b      	ldr	r3, [r3, #4]
 80160ca:	429a      	cmp	r2, r3
 80160cc:	d907      	bls.n	80160de <Sonar_measure+0x86>
				{
					sonar_tbl[0].duty_time = sonar_tbl[0].falling_time - sonar_tbl[0].rising_time;
 80160ce:	4b42      	ldr	r3, [pc, #264]	; (80161d8 <Sonar_measure+0x180>)
 80160d0:	689a      	ldr	r2, [r3, #8]
 80160d2:	4b41      	ldr	r3, [pc, #260]	; (80161d8 <Sonar_measure+0x180>)
 80160d4:	685b      	ldr	r3, [r3, #4]
 80160d6:	1ad3      	subs	r3, r2, r3
 80160d8:	4a3f      	ldr	r2, [pc, #252]	; (80161d8 <Sonar_measure+0x180>)
 80160da:	60d3      	str	r3, [r2, #12]
 80160dc:	e00e      	b.n	80160fc <Sonar_measure+0xa4>
				}
				else if(sonar_tbl[0].falling_time < sonar_tbl[0].rising_time)
 80160de:	4b3e      	ldr	r3, [pc, #248]	; (80161d8 <Sonar_measure+0x180>)
 80160e0:	689a      	ldr	r2, [r3, #8]
 80160e2:	4b3d      	ldr	r3, [pc, #244]	; (80161d8 <Sonar_measure+0x180>)
 80160e4:	685b      	ldr	r3, [r3, #4]
 80160e6:	429a      	cmp	r2, r3
 80160e8:	d208      	bcs.n	80160fc <Sonar_measure+0xa4>
				{
					sonar_tbl[0].duty_time = 65536 - sonar_tbl[0].rising_time + sonar_tbl[0].falling_time;
 80160ea:	4b3b      	ldr	r3, [pc, #236]	; (80161d8 <Sonar_measure+0x180>)
 80160ec:	689a      	ldr	r2, [r3, #8]
 80160ee:	4b3a      	ldr	r3, [pc, #232]	; (80161d8 <Sonar_measure+0x180>)
 80160f0:	685b      	ldr	r3, [r3, #4]
 80160f2:	1ad3      	subs	r3, r2, r3
 80160f4:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 80160f8:	4a37      	ldr	r2, [pc, #220]	; (80161d8 <Sonar_measure+0x180>)
 80160fa:	60d3      	str	r3, [r2, #12]
				}

				sonar_tbl[0].distance_cm = (sonar_tbl[0].duty_time * 10) * 0.0172;
 80160fc:	4b36      	ldr	r3, [pc, #216]	; (80161d8 <Sonar_measure+0x180>)
 80160fe:	68da      	ldr	r2, [r3, #12]
 8016100:	4613      	mov	r3, r2
 8016102:	009b      	lsls	r3, r3, #2
 8016104:	4413      	add	r3, r2
 8016106:	005b      	lsls	r3, r3, #1
 8016108:	4618      	mov	r0, r3
 801610a:	f7fa fd63 	bl	8010bd4 <__aeabi_ui2d>
 801610e:	a330      	add	r3, pc, #192	; (adr r3, 80161d0 <Sonar_measure+0x178>)
 8016110:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016114:	f7fa fdd8 	bl	8010cc8 <__aeabi_dmul>
 8016118:	4602      	mov	r2, r0
 801611a:	460b      	mov	r3, r1
 801611c:	4610      	mov	r0, r2
 801611e:	4619      	mov	r1, r3
 8016120:	f7fb f8aa 	bl	8011278 <__aeabi_d2uiz>
 8016124:	4603      	mov	r3, r0
 8016126:	4a2c      	ldr	r2, [pc, #176]	; (80161d8 <Sonar_measure+0x180>)
 8016128:	6153      	str	r3, [r2, #20]

				uint8_t indexplus1 = (sonarHistIdx + 1);
 801612a:	4b2d      	ldr	r3, [pc, #180]	; (80161e0 <Sonar_measure+0x188>)
 801612c:	681b      	ldr	r3, [r3, #0]
 801612e:	b2db      	uxtb	r3, r3
 8016130:	3301      	adds	r3, #1
 8016132:	71bb      	strb	r3, [r7, #6]
				if (indexplus1 == 11) indexplus1 = 0;
 8016134:	79bb      	ldrb	r3, [r7, #6]
 8016136:	2b0b      	cmp	r3, #11
 8016138:	d101      	bne.n	801613e <Sonar_measure+0xe6>
 801613a:	2300      	movs	r3, #0
 801613c:	71bb      	strb	r3, [r7, #6]
				sonarHistTab[sonarHistIdx] = sonar_tbl[0].distance_cm;
 801613e:	4b26      	ldr	r3, [pc, #152]	; (80161d8 <Sonar_measure+0x180>)
 8016140:	695a      	ldr	r2, [r3, #20]
 8016142:	4b27      	ldr	r3, [pc, #156]	; (80161e0 <Sonar_measure+0x188>)
 8016144:	681b      	ldr	r3, [r3, #0]
 8016146:	b211      	sxth	r1, r2
 8016148:	4a26      	ldr	r2, [pc, #152]	; (80161e4 <Sonar_measure+0x18c>)
 801614a:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
				sonarDistanceSum += sonarHistTab[sonarHistIdx];
 801614e:	4b24      	ldr	r3, [pc, #144]	; (80161e0 <Sonar_measure+0x188>)
 8016150:	681b      	ldr	r3, [r3, #0]
 8016152:	4a24      	ldr	r2, [pc, #144]	; (80161e4 <Sonar_measure+0x18c>)
 8016154:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 8016158:	461a      	mov	r2, r3
 801615a:	4b23      	ldr	r3, [pc, #140]	; (80161e8 <Sonar_measure+0x190>)
 801615c:	681b      	ldr	r3, [r3, #0]
 801615e:	4413      	add	r3, r2
 8016160:	4a21      	ldr	r2, [pc, #132]	; (80161e8 <Sonar_measure+0x190>)
 8016162:	6013      	str	r3, [r2, #0]
				sonarDistanceSum -= sonarHistTab[indexplus1];
 8016164:	4b20      	ldr	r3, [pc, #128]	; (80161e8 <Sonar_measure+0x190>)
 8016166:	681b      	ldr	r3, [r3, #0]
 8016168:	79ba      	ldrb	r2, [r7, #6]
 801616a:	491e      	ldr	r1, [pc, #120]	; (80161e4 <Sonar_measure+0x18c>)
 801616c:	f931 2012 	ldrsh.w	r2, [r1, r2, lsl #1]
 8016170:	1a9b      	subs	r3, r3, r2
 8016172:	4a1d      	ldr	r2, [pc, #116]	; (80161e8 <Sonar_measure+0x190>)
 8016174:	6013      	str	r3, [r2, #0]
				sonarHistIdx = indexplus1;
 8016176:	79bb      	ldrb	r3, [r7, #6]
 8016178:	4a19      	ldr	r2, [pc, #100]	; (80161e0 <Sonar_measure+0x188>)
 801617a:	6013      	str	r3, [r2, #0]
				sonar_tbl[0].filter_distance_cm = sonarDistanceSum / 10;
 801617c:	4b1a      	ldr	r3, [pc, #104]	; (80161e8 <Sonar_measure+0x190>)
 801617e:	681b      	ldr	r3, [r3, #0]
 8016180:	4a1a      	ldr	r2, [pc, #104]	; (80161ec <Sonar_measure+0x194>)
 8016182:	fba2 2303 	umull	r2, r3, r2, r3
 8016186:	08db      	lsrs	r3, r3, #3
 8016188:	4a13      	ldr	r2, [pc, #76]	; (80161d8 <Sonar_measure+0x180>)
 801618a:	6193      	str	r3, [r2, #24]

				sonar_tbl[0].state = 0;
 801618c:	4b12      	ldr	r3, [pc, #72]	; (80161d8 <Sonar_measure+0x180>)
 801618e:	2200      	movs	r2, #0
 8016190:	705a      	strb	r2, [r3, #1]
				ret = true;
 8016192:	2301      	movs	r3, #1
 8016194:	71fb      	strb	r3, [r7, #7]
					sonar_tbl[0].wait_flag = false;
					sonar_tbl[0].state = 0;
					ret = false;
				}
			}
			break;
 8016196:	e014      	b.n	80161c2 <Sonar_measure+0x16a>
				if(millis()-pre_time >= 25)
 8016198:	f7fb fc6b 	bl	8011a72 <millis>
 801619c:	4602      	mov	r2, r0
 801619e:	4b0f      	ldr	r3, [pc, #60]	; (80161dc <Sonar_measure+0x184>)
 80161a0:	681b      	ldr	r3, [r3, #0]
 80161a2:	1ad3      	subs	r3, r2, r3
 80161a4:	2b18      	cmp	r3, #24
 80161a6:	d90c      	bls.n	80161c2 <Sonar_measure+0x16a>
					sonar_tbl[0].time_out_cnt++;
 80161a8:	4b0b      	ldr	r3, [pc, #44]	; (80161d8 <Sonar_measure+0x180>)
 80161aa:	691b      	ldr	r3, [r3, #16]
 80161ac:	3301      	adds	r3, #1
 80161ae:	4a0a      	ldr	r2, [pc, #40]	; (80161d8 <Sonar_measure+0x180>)
 80161b0:	6113      	str	r3, [r2, #16]
					sonar_tbl[0].wait_flag = false;
 80161b2:	4b09      	ldr	r3, [pc, #36]	; (80161d8 <Sonar_measure+0x180>)
 80161b4:	2200      	movs	r2, #0
 80161b6:	701a      	strb	r2, [r3, #0]
					sonar_tbl[0].state = 0;
 80161b8:	4b07      	ldr	r3, [pc, #28]	; (80161d8 <Sonar_measure+0x180>)
 80161ba:	2200      	movs	r2, #0
 80161bc:	705a      	strb	r2, [r3, #1]
					ret = false;
 80161be:	2300      	movs	r3, #0
 80161c0:	71fb      	strb	r3, [r7, #7]
			break;
 80161c2:	bf00      	nop
	}
	return ret;
 80161c4:	79fb      	ldrb	r3, [r7, #7]
}
 80161c6:	4618      	mov	r0, r3
 80161c8:	3708      	adds	r7, #8
 80161ca:	46bd      	mov	sp, r7
 80161cc:	bd80      	pop	{r7, pc}
 80161ce:	bf00      	nop
 80161d0:	75f6fd22 	.word	0x75f6fd22
 80161d4:	3f919ce0 	.word	0x3f919ce0
 80161d8:	2000cc90 	.word	0x2000cc90
 80161dc:	2000ccac 	.word	0x2000ccac
 80161e0:	2000ccb0 	.word	0x2000ccb0
 80161e4:	2000ccb4 	.word	0x2000ccb4
 80161e8:	2000cccc 	.word	0x2000cccc
 80161ec:	cccccccd 	.word	0xcccccccd

080161f0 <HAL_TIM_Base_MspInit>:


void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80161f0:	b580      	push	{r7, lr}
 80161f2:	b08a      	sub	sp, #40	; 0x28
 80161f4:	af00      	add	r7, sp, #0
 80161f6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80161f8:	f107 0314 	add.w	r3, r7, #20
 80161fc:	2200      	movs	r2, #0
 80161fe:	601a      	str	r2, [r3, #0]
 8016200:	605a      	str	r2, [r3, #4]
 8016202:	609a      	str	r2, [r3, #8]
 8016204:	60da      	str	r2, [r3, #12]
 8016206:	611a      	str	r2, [r3, #16]
  if(tim_baseHandle->Instance==TIM3)
 8016208:	687b      	ldr	r3, [r7, #4]
 801620a:	681b      	ldr	r3, [r3, #0]
 801620c:	4a1d      	ldr	r2, [pc, #116]	; (8016284 <HAL_TIM_Base_MspInit+0x94>)
 801620e:	4293      	cmp	r3, r2
 8016210:	d133      	bne.n	801627a <HAL_TIM_Base_MspInit+0x8a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8016212:	2300      	movs	r3, #0
 8016214:	613b      	str	r3, [r7, #16]
 8016216:	4b1c      	ldr	r3, [pc, #112]	; (8016288 <HAL_TIM_Base_MspInit+0x98>)
 8016218:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801621a:	4a1b      	ldr	r2, [pc, #108]	; (8016288 <HAL_TIM_Base_MspInit+0x98>)
 801621c:	f043 0302 	orr.w	r3, r3, #2
 8016220:	6413      	str	r3, [r2, #64]	; 0x40
 8016222:	4b19      	ldr	r3, [pc, #100]	; (8016288 <HAL_TIM_Base_MspInit+0x98>)
 8016224:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8016226:	f003 0302 	and.w	r3, r3, #2
 801622a:	613b      	str	r3, [r7, #16]
 801622c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 801622e:	2300      	movs	r3, #0
 8016230:	60fb      	str	r3, [r7, #12]
 8016232:	4b15      	ldr	r3, [pc, #84]	; (8016288 <HAL_TIM_Base_MspInit+0x98>)
 8016234:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8016236:	4a14      	ldr	r2, [pc, #80]	; (8016288 <HAL_TIM_Base_MspInit+0x98>)
 8016238:	f043 0302 	orr.w	r3, r3, #2
 801623c:	6313      	str	r3, [r2, #48]	; 0x30
 801623e:	4b12      	ldr	r3, [pc, #72]	; (8016288 <HAL_TIM_Base_MspInit+0x98>)
 8016240:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8016242:	f003 0302 	and.w	r3, r3, #2
 8016246:	60fb      	str	r3, [r7, #12]
 8016248:	68fb      	ldr	r3, [r7, #12]
    /**TIM3 GPIO Configuration
    PB1     ------> TIM3_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 801624a:	2302      	movs	r3, #2
 801624c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 801624e:	2302      	movs	r3, #2
 8016250:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8016252:	2300      	movs	r3, #0
 8016254:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8016256:	2300      	movs	r3, #0
 8016258:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 801625a:	2302      	movs	r3, #2
 801625c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 801625e:	f107 0314 	add.w	r3, r7, #20
 8016262:	4619      	mov	r1, r3
 8016264:	4809      	ldr	r0, [pc, #36]	; (801628c <HAL_TIM_Base_MspInit+0x9c>)
 8016266:	f008 f87f 	bl	801e368 <HAL_GPIO_Init>

    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 1, 0);
 801626a:	2200      	movs	r2, #0
 801626c:	2101      	movs	r1, #1
 801626e:	201d      	movs	r0, #29
 8016270:	f007 f951 	bl	801d516 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8016274:	201d      	movs	r0, #29
 8016276:	f007 f96a 	bl	801d54e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 801627a:	bf00      	nop
 801627c:	3728      	adds	r7, #40	; 0x28
 801627e:	46bd      	mov	sp, r7
 8016280:	bd80      	pop	{r7, pc}
 8016282:	bf00      	nop
 8016284:	40000400 	.word	0x40000400
 8016288:	40023800 	.word	0x40023800
 801628c:	40020400 	.word	0x40020400

08016290 <HAL_TIM_IC_CaptureCallback>:
/* USER CODE BEGIN 1 */

/* USER CODE END 1 */

void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8016290:	b480      	push	{r7}
 8016292:	b083      	sub	sp, #12
 8016294:	af00      	add	r7, sp, #0
 8016296:	6078      	str	r0, [r7, #4]
	if(htim->Channel == HAL_TIM_ACTIVE_CHANNEL_4 && htim->Instance == TIM3 && sonar_tbl[0].wait_flag == true)
 8016298:	687b      	ldr	r3, [r7, #4]
 801629a:	7f1b      	ldrb	r3, [r3, #28]
 801629c:	2b08      	cmp	r3, #8
 801629e:	d129      	bne.n	80162f4 <HAL_TIM_IC_CaptureCallback+0x64>
 80162a0:	687b      	ldr	r3, [r7, #4]
 80162a2:	681b      	ldr	r3, [r3, #0]
 80162a4:	4a16      	ldr	r2, [pc, #88]	; (8016300 <HAL_TIM_IC_CaptureCallback+0x70>)
 80162a6:	4293      	cmp	r3, r2
 80162a8:	d124      	bne.n	80162f4 <HAL_TIM_IC_CaptureCallback+0x64>
 80162aa:	4b16      	ldr	r3, [pc, #88]	; (8016304 <HAL_TIM_IC_CaptureCallback+0x74>)
 80162ac:	781b      	ldrb	r3, [r3, #0]
 80162ae:	2b00      	cmp	r3, #0
 80162b0:	d020      	beq.n	80162f4 <HAL_TIM_IC_CaptureCallback+0x64>
	{
		if(Ch1_PIN) //(TIM3->CCER & TIM_CCER_CC4P) == 0
 80162b2:	4b15      	ldr	r3, [pc, #84]	; (8016308 <HAL_TIM_IC_CaptureCallback+0x78>)
 80162b4:	691b      	ldr	r3, [r3, #16]
 80162b6:	f003 0302 	and.w	r3, r3, #2
 80162ba:	2b00      	cmp	r3, #0
 80162bc:	d00d      	beq.n	80162da <HAL_TIM_IC_CaptureCallback+0x4a>
		{  // Timer2 Ch1 pin(PA0) is High
			TIM3->CCR4 = 0;
 80162be:	4b10      	ldr	r3, [pc, #64]	; (8016300 <HAL_TIM_IC_CaptureCallback+0x70>)
 80162c0:	2200      	movs	r2, #0
 80162c2:	641a      	str	r2, [r3, #64]	; 0x40
			sonar_tbl[0].rising_time = TIM3->CCR4; // read capture data
 80162c4:	4b0e      	ldr	r3, [pc, #56]	; (8016300 <HAL_TIM_IC_CaptureCallback+0x70>)
 80162c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80162c8:	4a0e      	ldr	r2, [pc, #56]	; (8016304 <HAL_TIM_IC_CaptureCallback+0x74>)
 80162ca:	6053      	str	r3, [r2, #4]
			Ch1_POL_FALLING;  // to falling edge
 80162cc:	4b0c      	ldr	r3, [pc, #48]	; (8016300 <HAL_TIM_IC_CaptureCallback+0x70>)
 80162ce:	6a1b      	ldr	r3, [r3, #32]
 80162d0:	4a0b      	ldr	r2, [pc, #44]	; (8016300 <HAL_TIM_IC_CaptureCallback+0x70>)
 80162d2:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80162d6:	6213      	str	r3, [r2, #32]
			sonar_tbl[0].falling_time = TIM3->CCR4; // read capture data
			Ch1_POL_RISING;   // to rising edge
			sonar_tbl[0].wait_flag = false;
		}
	}
}
 80162d8:	e00c      	b.n	80162f4 <HAL_TIM_IC_CaptureCallback+0x64>
			sonar_tbl[0].falling_time = TIM3->CCR4; // read capture data
 80162da:	4b09      	ldr	r3, [pc, #36]	; (8016300 <HAL_TIM_IC_CaptureCallback+0x70>)
 80162dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80162de:	4a09      	ldr	r2, [pc, #36]	; (8016304 <HAL_TIM_IC_CaptureCallback+0x74>)
 80162e0:	6093      	str	r3, [r2, #8]
			Ch1_POL_RISING;   // to rising edge
 80162e2:	4b07      	ldr	r3, [pc, #28]	; (8016300 <HAL_TIM_IC_CaptureCallback+0x70>)
 80162e4:	6a1b      	ldr	r3, [r3, #32]
 80162e6:	4a06      	ldr	r2, [pc, #24]	; (8016300 <HAL_TIM_IC_CaptureCallback+0x70>)
 80162e8:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80162ec:	6213      	str	r3, [r2, #32]
			sonar_tbl[0].wait_flag = false;
 80162ee:	4b05      	ldr	r3, [pc, #20]	; (8016304 <HAL_TIM_IC_CaptureCallback+0x74>)
 80162f0:	2200      	movs	r2, #0
 80162f2:	701a      	strb	r2, [r3, #0]
}
 80162f4:	bf00      	nop
 80162f6:	370c      	adds	r7, #12
 80162f8:	46bd      	mov	sp, r7
 80162fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80162fe:	4770      	bx	lr
 8016300:	40000400 	.word	0x40000400
 8016304:	2000cc90 	.word	0x2000cc90
 8016308:	40020400 	.word	0x40020400

0801630c <spiInit>:
SPI_HandleTypeDef hspi1;
DMA_HandleTypeDef hdma_spi1_tx;


bool spiInit(void)
{
 801630c:	b480      	push	{r7}
 801630e:	b083      	sub	sp, #12
 8016310:	af00      	add	r7, sp, #0
  bool ret = true;
 8016312:	2301      	movs	r3, #1
 8016314:	70fb      	strb	r3, [r7, #3]


  for (int i=0; i<SPI_MAX_CH; i++)
 8016316:	2300      	movs	r3, #0
 8016318:	607b      	str	r3, [r7, #4]
 801631a:	e03d      	b.n	8016398 <spiInit+0x8c>
  {
    spi_tbl[i].is_open = false;
 801631c:	4923      	ldr	r1, [pc, #140]	; (80163ac <spiInit+0xa0>)
 801631e:	687a      	ldr	r2, [r7, #4]
 8016320:	4613      	mov	r3, r2
 8016322:	009b      	lsls	r3, r3, #2
 8016324:	4413      	add	r3, r2
 8016326:	009b      	lsls	r3, r3, #2
 8016328:	440b      	add	r3, r1
 801632a:	2200      	movs	r2, #0
 801632c:	701a      	strb	r2, [r3, #0]
    spi_tbl[i].is_tx_done = true;
 801632e:	491f      	ldr	r1, [pc, #124]	; (80163ac <spiInit+0xa0>)
 8016330:	687a      	ldr	r2, [r7, #4]
 8016332:	4613      	mov	r3, r2
 8016334:	009b      	lsls	r3, r3, #2
 8016336:	4413      	add	r3, r2
 8016338:	009b      	lsls	r3, r3, #2
 801633a:	440b      	add	r3, r1
 801633c:	3301      	adds	r3, #1
 801633e:	2201      	movs	r2, #1
 8016340:	701a      	strb	r2, [r3, #0]
    spi_tbl[i].is_error = false;
 8016342:	491a      	ldr	r1, [pc, #104]	; (80163ac <spiInit+0xa0>)
 8016344:	687a      	ldr	r2, [r7, #4]
 8016346:	4613      	mov	r3, r2
 8016348:	009b      	lsls	r3, r3, #2
 801634a:	4413      	add	r3, r2
 801634c:	009b      	lsls	r3, r3, #2
 801634e:	440b      	add	r3, r1
 8016350:	3302      	adds	r3, #2
 8016352:	2200      	movs	r2, #0
 8016354:	701a      	strb	r2, [r3, #0]
    spi_tbl[i].func_tx = NULL;
 8016356:	4915      	ldr	r1, [pc, #84]	; (80163ac <spiInit+0xa0>)
 8016358:	687a      	ldr	r2, [r7, #4]
 801635a:	4613      	mov	r3, r2
 801635c:	009b      	lsls	r3, r3, #2
 801635e:	4413      	add	r3, r2
 8016360:	009b      	lsls	r3, r3, #2
 8016362:	440b      	add	r3, r1
 8016364:	3304      	adds	r3, #4
 8016366:	2200      	movs	r2, #0
 8016368:	601a      	str	r2, [r3, #0]
    spi_tbl[i].h_dma_rx = NULL;
 801636a:	4910      	ldr	r1, [pc, #64]	; (80163ac <spiInit+0xa0>)
 801636c:	687a      	ldr	r2, [r7, #4]
 801636e:	4613      	mov	r3, r2
 8016370:	009b      	lsls	r3, r3, #2
 8016372:	4413      	add	r3, r2
 8016374:	009b      	lsls	r3, r3, #2
 8016376:	440b      	add	r3, r1
 8016378:	3310      	adds	r3, #16
 801637a:	2200      	movs	r2, #0
 801637c:	601a      	str	r2, [r3, #0]
    spi_tbl[i].h_dma_tx = NULL;
 801637e:	490b      	ldr	r1, [pc, #44]	; (80163ac <spiInit+0xa0>)
 8016380:	687a      	ldr	r2, [r7, #4]
 8016382:	4613      	mov	r3, r2
 8016384:	009b      	lsls	r3, r3, #2
 8016386:	4413      	add	r3, r2
 8016388:	009b      	lsls	r3, r3, #2
 801638a:	440b      	add	r3, r1
 801638c:	330c      	adds	r3, #12
 801638e:	2200      	movs	r2, #0
 8016390:	601a      	str	r2, [r3, #0]
  for (int i=0; i<SPI_MAX_CH; i++)
 8016392:	687b      	ldr	r3, [r7, #4]
 8016394:	3301      	adds	r3, #1
 8016396:	607b      	str	r3, [r7, #4]
 8016398:	687b      	ldr	r3, [r7, #4]
 801639a:	2b00      	cmp	r3, #0
 801639c:	ddbe      	ble.n	801631c <spiInit+0x10>
  }

  return ret;
 801639e:	78fb      	ldrb	r3, [r7, #3]
}
 80163a0:	4618      	mov	r0, r3
 80163a2:	370c      	adds	r7, #12
 80163a4:	46bd      	mov	sp, r7
 80163a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80163aa:	4770      	bx	lr
 80163ac:	2000ccd0 	.word	0x2000ccd0

080163b0 <spiBegin>:

bool spiBegin(uint8_t ch)
{
 80163b0:	b580      	push	{r7, lr}
 80163b2:	b084      	sub	sp, #16
 80163b4:	af00      	add	r7, sp, #0
 80163b6:	4603      	mov	r3, r0
 80163b8:	71fb      	strb	r3, [r7, #7]
  bool ret = false;
 80163ba:	2300      	movs	r3, #0
 80163bc:	73fb      	strb	r3, [r7, #15]
  spi_t *p_spi = &spi_tbl[ch];
 80163be:	79fa      	ldrb	r2, [r7, #7]
 80163c0:	4613      	mov	r3, r2
 80163c2:	009b      	lsls	r3, r3, #2
 80163c4:	4413      	add	r3, r2
 80163c6:	009b      	lsls	r3, r3, #2
 80163c8:	4a23      	ldr	r2, [pc, #140]	; (8016458 <spiBegin+0xa8>)
 80163ca:	4413      	add	r3, r2
 80163cc:	60bb      	str	r3, [r7, #8]

  switch(ch)
 80163ce:	79fb      	ldrb	r3, [r7, #7]
 80163d0:	2b00      	cmp	r3, #0
 80163d2:	d001      	beq.n	80163d8 <spiBegin+0x28>
 80163d4:	2b01      	cmp	r3, #1
        ret = true;
      }
      break;

    case _DEF_SPI2:
      break;
 80163d6:	e03a      	b.n	801644e <spiBegin+0x9e>
      p_spi->h_spi = &hspi1;
 80163d8:	68bb      	ldr	r3, [r7, #8]
 80163da:	4a20      	ldr	r2, [pc, #128]	; (801645c <spiBegin+0xac>)
 80163dc:	609a      	str	r2, [r3, #8]
      p_spi->h_dma_tx = &hdma_spi1_tx;
 80163de:	68bb      	ldr	r3, [r7, #8]
 80163e0:	4a1f      	ldr	r2, [pc, #124]	; (8016460 <spiBegin+0xb0>)
 80163e2:	60da      	str	r2, [r3, #12]
      hspi1.Instance = SPI1;
 80163e4:	4b1d      	ldr	r3, [pc, #116]	; (801645c <spiBegin+0xac>)
 80163e6:	4a1f      	ldr	r2, [pc, #124]	; (8016464 <spiBegin+0xb4>)
 80163e8:	601a      	str	r2, [r3, #0]
      hspi1.Init.Mode = SPI_MODE_MASTER;
 80163ea:	4b1c      	ldr	r3, [pc, #112]	; (801645c <spiBegin+0xac>)
 80163ec:	f44f 7282 	mov.w	r2, #260	; 0x104
 80163f0:	605a      	str	r2, [r3, #4]
      hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80163f2:	4b1a      	ldr	r3, [pc, #104]	; (801645c <spiBegin+0xac>)
 80163f4:	2200      	movs	r2, #0
 80163f6:	609a      	str	r2, [r3, #8]
      hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80163f8:	4b18      	ldr	r3, [pc, #96]	; (801645c <spiBegin+0xac>)
 80163fa:	2200      	movs	r2, #0
 80163fc:	60da      	str	r2, [r3, #12]
      hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80163fe:	4b17      	ldr	r3, [pc, #92]	; (801645c <spiBegin+0xac>)
 8016400:	2200      	movs	r2, #0
 8016402:	611a      	str	r2, [r3, #16]
      hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8016404:	4b15      	ldr	r3, [pc, #84]	; (801645c <spiBegin+0xac>)
 8016406:	2200      	movs	r2, #0
 8016408:	615a      	str	r2, [r3, #20]
      hspi1.Init.NSS = SPI_NSS_SOFT;
 801640a:	4b14      	ldr	r3, [pc, #80]	; (801645c <spiBegin+0xac>)
 801640c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8016410:	619a      	str	r2, [r3, #24]
      hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8016412:	4b12      	ldr	r3, [pc, #72]	; (801645c <spiBegin+0xac>)
 8016414:	2200      	movs	r2, #0
 8016416:	61da      	str	r2, [r3, #28]
      hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8016418:	4b10      	ldr	r3, [pc, #64]	; (801645c <spiBegin+0xac>)
 801641a:	2200      	movs	r2, #0
 801641c:	621a      	str	r2, [r3, #32]
      hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 801641e:	4b0f      	ldr	r3, [pc, #60]	; (801645c <spiBegin+0xac>)
 8016420:	2200      	movs	r2, #0
 8016422:	625a      	str	r2, [r3, #36]	; 0x24
      hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8016424:	4b0d      	ldr	r3, [pc, #52]	; (801645c <spiBegin+0xac>)
 8016426:	2200      	movs	r2, #0
 8016428:	629a      	str	r2, [r3, #40]	; 0x28
      hspi1.Init.CRCPolynomial = 10;
 801642a:	4b0c      	ldr	r3, [pc, #48]	; (801645c <spiBegin+0xac>)
 801642c:	220a      	movs	r2, #10
 801642e:	62da      	str	r2, [r3, #44]	; 0x2c
      HAL_SPI_DeInit(&hspi1);
 8016430:	480a      	ldr	r0, [pc, #40]	; (801645c <spiBegin+0xac>)
 8016432:	f00a fc0f 	bl	8020c54 <HAL_SPI_DeInit>
      if (HAL_SPI_Init(&hspi1) == HAL_OK)
 8016436:	4809      	ldr	r0, [pc, #36]	; (801645c <spiBegin+0xac>)
 8016438:	f00a fba8 	bl	8020b8c <HAL_SPI_Init>
 801643c:	4603      	mov	r3, r0
 801643e:	2b00      	cmp	r3, #0
 8016440:	d104      	bne.n	801644c <spiBegin+0x9c>
        p_spi->is_open = true;
 8016442:	68bb      	ldr	r3, [r7, #8]
 8016444:	2201      	movs	r2, #1
 8016446:	701a      	strb	r2, [r3, #0]
        ret = true;
 8016448:	2301      	movs	r3, #1
 801644a:	73fb      	strb	r3, [r7, #15]
      break;
 801644c:	bf00      	nop
  }

  return ret;
 801644e:	7bfb      	ldrb	r3, [r7, #15]
}
 8016450:	4618      	mov	r0, r3
 8016452:	3710      	adds	r7, #16
 8016454:	46bd      	mov	sp, r7
 8016456:	bd80      	pop	{r7, pc}
 8016458:	2000ccd0 	.word	0x2000ccd0
 801645c:	2000cce4 	.word	0x2000cce4
 8016460:	2000cd3c 	.word	0x2000cd3c
 8016464:	40013000 	.word	0x40013000

08016468 <spiSetDataMode>:

void spiSetDataMode(uint8_t ch, uint8_t dataMode)
{
 8016468:	b580      	push	{r7, lr}
 801646a:	b084      	sub	sp, #16
 801646c:	af00      	add	r7, sp, #0
 801646e:	4603      	mov	r3, r0
 8016470:	460a      	mov	r2, r1
 8016472:	71fb      	strb	r3, [r7, #7]
 8016474:	4613      	mov	r3, r2
 8016476:	71bb      	strb	r3, [r7, #6]
  spi_t  *p_spi = &spi_tbl[ch];
 8016478:	79fa      	ldrb	r2, [r7, #7]
 801647a:	4613      	mov	r3, r2
 801647c:	009b      	lsls	r3, r3, #2
 801647e:	4413      	add	r3, r2
 8016480:	009b      	lsls	r3, r3, #2
 8016482:	4a2a      	ldr	r2, [pc, #168]	; (801652c <spiSetDataMode+0xc4>)
 8016484:	4413      	add	r3, r2
 8016486:	60fb      	str	r3, [r7, #12]


  if (p_spi->is_open == false) return;
 8016488:	68fb      	ldr	r3, [r7, #12]
 801648a:	781b      	ldrb	r3, [r3, #0]
 801648c:	f083 0301 	eor.w	r3, r3, #1
 8016490:	b2db      	uxtb	r3, r3
 8016492:	2b00      	cmp	r3, #0
 8016494:	d146      	bne.n	8016524 <spiSetDataMode+0xbc>


  switch( dataMode )
 8016496:	79bb      	ldrb	r3, [r7, #6]
 8016498:	2b03      	cmp	r3, #3
 801649a:	d844      	bhi.n	8016526 <spiSetDataMode+0xbe>
 801649c:	a201      	add	r2, pc, #4	; (adr r2, 80164a4 <spiSetDataMode+0x3c>)
 801649e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80164a2:	bf00      	nop
 80164a4:	080164b5 	.word	0x080164b5
 80164a8:	080164d1 	.word	0x080164d1
 80164ac:	080164ed 	.word	0x080164ed
 80164b0:	08016509 	.word	0x08016509
  {
    // CPOL=0, CPHA=0
    case SPI_MODE0:
      p_spi->h_spi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80164b4:	68fb      	ldr	r3, [r7, #12]
 80164b6:	689b      	ldr	r3, [r3, #8]
 80164b8:	2200      	movs	r2, #0
 80164ba:	611a      	str	r2, [r3, #16]
      p_spi->h_spi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80164bc:	68fb      	ldr	r3, [r7, #12]
 80164be:	689b      	ldr	r3, [r3, #8]
 80164c0:	2200      	movs	r2, #0
 80164c2:	615a      	str	r2, [r3, #20]
      HAL_SPI_Init(p_spi->h_spi);
 80164c4:	68fb      	ldr	r3, [r7, #12]
 80164c6:	689b      	ldr	r3, [r3, #8]
 80164c8:	4618      	mov	r0, r3
 80164ca:	f00a fb5f 	bl	8020b8c <HAL_SPI_Init>
      break;
 80164ce:	e02a      	b.n	8016526 <spiSetDataMode+0xbe>

    // CPOL=0, CPHA=1
    case SPI_MODE1:
      p_spi->h_spi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80164d0:	68fb      	ldr	r3, [r7, #12]
 80164d2:	689b      	ldr	r3, [r3, #8]
 80164d4:	2200      	movs	r2, #0
 80164d6:	611a      	str	r2, [r3, #16]
      p_spi->h_spi->Init.CLKPhase    = SPI_PHASE_2EDGE;
 80164d8:	68fb      	ldr	r3, [r7, #12]
 80164da:	689b      	ldr	r3, [r3, #8]
 80164dc:	2201      	movs	r2, #1
 80164de:	615a      	str	r2, [r3, #20]
      HAL_SPI_Init(p_spi->h_spi);
 80164e0:	68fb      	ldr	r3, [r7, #12]
 80164e2:	689b      	ldr	r3, [r3, #8]
 80164e4:	4618      	mov	r0, r3
 80164e6:	f00a fb51 	bl	8020b8c <HAL_SPI_Init>
      break;
 80164ea:	e01c      	b.n	8016526 <spiSetDataMode+0xbe>

    // CPOL=1, CPHA=0
    case SPI_MODE2:
      p_spi->h_spi->Init.CLKPolarity = SPI_POLARITY_HIGH;
 80164ec:	68fb      	ldr	r3, [r7, #12]
 80164ee:	689b      	ldr	r3, [r3, #8]
 80164f0:	2202      	movs	r2, #2
 80164f2:	611a      	str	r2, [r3, #16]
      p_spi->h_spi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80164f4:	68fb      	ldr	r3, [r7, #12]
 80164f6:	689b      	ldr	r3, [r3, #8]
 80164f8:	2200      	movs	r2, #0
 80164fa:	615a      	str	r2, [r3, #20]
      HAL_SPI_Init(p_spi->h_spi);
 80164fc:	68fb      	ldr	r3, [r7, #12]
 80164fe:	689b      	ldr	r3, [r3, #8]
 8016500:	4618      	mov	r0, r3
 8016502:	f00a fb43 	bl	8020b8c <HAL_SPI_Init>
      break;
 8016506:	e00e      	b.n	8016526 <spiSetDataMode+0xbe>

    // CPOL=1, CPHA=1
    case SPI_MODE3:
      p_spi->h_spi->Init.CLKPolarity = SPI_POLARITY_HIGH;
 8016508:	68fb      	ldr	r3, [r7, #12]
 801650a:	689b      	ldr	r3, [r3, #8]
 801650c:	2202      	movs	r2, #2
 801650e:	611a      	str	r2, [r3, #16]
      p_spi->h_spi->Init.CLKPhase    = SPI_PHASE_2EDGE;
 8016510:	68fb      	ldr	r3, [r7, #12]
 8016512:	689b      	ldr	r3, [r3, #8]
 8016514:	2201      	movs	r2, #1
 8016516:	615a      	str	r2, [r3, #20]
      HAL_SPI_Init(p_spi->h_spi);
 8016518:	68fb      	ldr	r3, [r7, #12]
 801651a:	689b      	ldr	r3, [r3, #8]
 801651c:	4618      	mov	r0, r3
 801651e:	f00a fb35 	bl	8020b8c <HAL_SPI_Init>
      break;
 8016522:	e000      	b.n	8016526 <spiSetDataMode+0xbe>
  if (p_spi->is_open == false) return;
 8016524:	bf00      	nop
  }
}
 8016526:	3710      	adds	r7, #16
 8016528:	46bd      	mov	sp, r7
 801652a:	bd80      	pop	{r7, pc}
 801652c:	2000ccd0 	.word	0x2000ccd0

08016530 <spiSetBitWidth>:

void spiSetBitWidth(uint8_t ch, uint8_t bit_width)
{
 8016530:	b580      	push	{r7, lr}
 8016532:	b084      	sub	sp, #16
 8016534:	af00      	add	r7, sp, #0
 8016536:	4603      	mov	r3, r0
 8016538:	460a      	mov	r2, r1
 801653a:	71fb      	strb	r3, [r7, #7]
 801653c:	4613      	mov	r3, r2
 801653e:	71bb      	strb	r3, [r7, #6]
  spi_t  *p_spi = &spi_tbl[ch];
 8016540:	79fa      	ldrb	r2, [r7, #7]
 8016542:	4613      	mov	r3, r2
 8016544:	009b      	lsls	r3, r3, #2
 8016546:	4413      	add	r3, r2
 8016548:	009b      	lsls	r3, r3, #2
 801654a:	4a10      	ldr	r2, [pc, #64]	; (801658c <spiSetBitWidth+0x5c>)
 801654c:	4413      	add	r3, r2
 801654e:	60fb      	str	r3, [r7, #12]

  if (p_spi->is_open == false) return;
 8016550:	68fb      	ldr	r3, [r7, #12]
 8016552:	781b      	ldrb	r3, [r3, #0]
 8016554:	f083 0301 	eor.w	r3, r3, #1
 8016558:	b2db      	uxtb	r3, r3
 801655a:	2b00      	cmp	r3, #0
 801655c:	d111      	bne.n	8016582 <spiSetBitWidth+0x52>

  p_spi->h_spi->Init.DataSize = SPI_DATASIZE_8BIT;
 801655e:	68fb      	ldr	r3, [r7, #12]
 8016560:	689b      	ldr	r3, [r3, #8]
 8016562:	2200      	movs	r2, #0
 8016564:	60da      	str	r2, [r3, #12]

  if (bit_width == 16)
 8016566:	79bb      	ldrb	r3, [r7, #6]
 8016568:	2b10      	cmp	r3, #16
 801656a:	d104      	bne.n	8016576 <spiSetBitWidth+0x46>
  {
    p_spi->h_spi->Init.DataSize = SPI_DATASIZE_16BIT;
 801656c:	68fb      	ldr	r3, [r7, #12]
 801656e:	689b      	ldr	r3, [r3, #8]
 8016570:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8016574:	60da      	str	r2, [r3, #12]
  }
  HAL_SPI_Init(p_spi->h_spi);
 8016576:	68fb      	ldr	r3, [r7, #12]
 8016578:	689b      	ldr	r3, [r3, #8]
 801657a:	4618      	mov	r0, r3
 801657c:	f00a fb06 	bl	8020b8c <HAL_SPI_Init>
 8016580:	e000      	b.n	8016584 <spiSetBitWidth+0x54>
  if (p_spi->is_open == false) return;
 8016582:	bf00      	nop
}
 8016584:	3710      	adds	r7, #16
 8016586:	46bd      	mov	sp, r7
 8016588:	bd80      	pop	{r7, pc}
 801658a:	bf00      	nop
 801658c:	2000ccd0 	.word	0x2000ccd0

08016590 <spiTransfer8>:

uint8_t spiTransfer8(uint8_t ch, uint8_t data)
{
 8016590:	b580      	push	{r7, lr}
 8016592:	b086      	sub	sp, #24
 8016594:	af02      	add	r7, sp, #8
 8016596:	4603      	mov	r3, r0
 8016598:	460a      	mov	r2, r1
 801659a:	71fb      	strb	r3, [r7, #7]
 801659c:	4613      	mov	r3, r2
 801659e:	71bb      	strb	r3, [r7, #6]
  uint8_t ret;
  spi_t  *p_spi = &spi_tbl[ch];
 80165a0:	79fa      	ldrb	r2, [r7, #7]
 80165a2:	4613      	mov	r3, r2
 80165a4:	009b      	lsls	r3, r3, #2
 80165a6:	4413      	add	r3, r2
 80165a8:	009b      	lsls	r3, r3, #2
 80165aa:	4a0d      	ldr	r2, [pc, #52]	; (80165e0 <spiTransfer8+0x50>)
 80165ac:	4413      	add	r3, r2
 80165ae:	60fb      	str	r3, [r7, #12]


  if (p_spi->is_open == false) return 0;
 80165b0:	68fb      	ldr	r3, [r7, #12]
 80165b2:	781b      	ldrb	r3, [r3, #0]
 80165b4:	f083 0301 	eor.w	r3, r3, #1
 80165b8:	b2db      	uxtb	r3, r3
 80165ba:	2b00      	cmp	r3, #0
 80165bc:	d001      	beq.n	80165c2 <spiTransfer8+0x32>
 80165be:	2300      	movs	r3, #0
 80165c0:	e00a      	b.n	80165d8 <spiTransfer8+0x48>

  HAL_SPI_TransmitReceive(p_spi->h_spi, &data, &ret, 1, 10);
 80165c2:	68fb      	ldr	r3, [r7, #12]
 80165c4:	6898      	ldr	r0, [r3, #8]
 80165c6:	f107 020b 	add.w	r2, r7, #11
 80165ca:	1db9      	adds	r1, r7, #6
 80165cc:	230a      	movs	r3, #10
 80165ce:	9300      	str	r3, [sp, #0]
 80165d0:	2301      	movs	r3, #1
 80165d2:	f00a fb67 	bl	8020ca4 <HAL_SPI_TransmitReceive>

  return ret;
 80165d6:	7afb      	ldrb	r3, [r7, #11]
}
 80165d8:	4618      	mov	r0, r3
 80165da:	3710      	adds	r7, #16
 80165dc:	46bd      	mov	sp, r7
 80165de:	bd80      	pop	{r7, pc}
 80165e0:	2000ccd0 	.word	0x2000ccd0

080165e4 <spiDmaTxStart>:

  return ret;
}

void spiDmaTxStart(uint8_t spi_ch, uint8_t *p_buf, uint32_t length)
{
 80165e4:	b580      	push	{r7, lr}
 80165e6:	b086      	sub	sp, #24
 80165e8:	af00      	add	r7, sp, #0
 80165ea:	4603      	mov	r3, r0
 80165ec:	60b9      	str	r1, [r7, #8]
 80165ee:	607a      	str	r2, [r7, #4]
 80165f0:	73fb      	strb	r3, [r7, #15]
  spi_t  *p_spi = &spi_tbl[spi_ch];
 80165f2:	7bfa      	ldrb	r2, [r7, #15]
 80165f4:	4613      	mov	r3, r2
 80165f6:	009b      	lsls	r3, r3, #2
 80165f8:	4413      	add	r3, r2
 80165fa:	009b      	lsls	r3, r3, #2
 80165fc:	4a0c      	ldr	r2, [pc, #48]	; (8016630 <spiDmaTxStart+0x4c>)
 80165fe:	4413      	add	r3, r2
 8016600:	617b      	str	r3, [r7, #20]

  if (p_spi->is_open == false) return;
 8016602:	697b      	ldr	r3, [r7, #20]
 8016604:	781b      	ldrb	r3, [r3, #0]
 8016606:	f083 0301 	eor.w	r3, r3, #1
 801660a:	b2db      	uxtb	r3, r3
 801660c:	2b00      	cmp	r3, #0
 801660e:	d10b      	bne.n	8016628 <spiDmaTxStart+0x44>

  p_spi->is_tx_done = false;
 8016610:	697b      	ldr	r3, [r7, #20]
 8016612:	2200      	movs	r2, #0
 8016614:	705a      	strb	r2, [r3, #1]
  HAL_SPI_Transmit_DMA(p_spi->h_spi, p_buf, length);
 8016616:	697b      	ldr	r3, [r7, #20]
 8016618:	689b      	ldr	r3, [r3, #8]
 801661a:	687a      	ldr	r2, [r7, #4]
 801661c:	b292      	uxth	r2, r2
 801661e:	68b9      	ldr	r1, [r7, #8]
 8016620:	4618      	mov	r0, r3
 8016622:	f00a fce1 	bl	8020fe8 <HAL_SPI_Transmit_DMA>
 8016626:	e000      	b.n	801662a <spiDmaTxStart+0x46>
  if (p_spi->is_open == false) return;
 8016628:	bf00      	nop
}
 801662a:	3718      	adds	r7, #24
 801662c:	46bd      	mov	sp, r7
 801662e:	bd80      	pop	{r7, pc}
 8016630:	2000ccd0 	.word	0x2000ccd0

08016634 <spiDmaTxTransfer>:

bool spiDmaTxTransfer(uint8_t ch, void *buf, uint32_t length, uint32_t timeout)
{
 8016634:	b580      	push	{r7, lr}
 8016636:	b086      	sub	sp, #24
 8016638:	af00      	add	r7, sp, #0
 801663a:	60b9      	str	r1, [r7, #8]
 801663c:	607a      	str	r2, [r7, #4]
 801663e:	603b      	str	r3, [r7, #0]
 8016640:	4603      	mov	r3, r0
 8016642:	73fb      	strb	r3, [r7, #15]
  bool ret = true;
 8016644:	2301      	movs	r3, #1
 8016646:	75fb      	strb	r3, [r7, #23]
  uint32_t t_time;


  spiDmaTxStart(ch, (uint8_t *)buf, length);
 8016648:	7bfb      	ldrb	r3, [r7, #15]
 801664a:	687a      	ldr	r2, [r7, #4]
 801664c:	68b9      	ldr	r1, [r7, #8]
 801664e:	4618      	mov	r0, r3
 8016650:	f7ff ffc8 	bl	80165e4 <spiDmaTxStart>

  t_time = millis();
 8016654:	f7fb fa0d 	bl	8011a72 <millis>
 8016658:	6138      	str	r0, [r7, #16]

  if (timeout == 0) return true;
 801665a:	683b      	ldr	r3, [r7, #0]
 801665c:	2b00      	cmp	r3, #0
 801665e:	d101      	bne.n	8016664 <spiDmaTxTransfer+0x30>
 8016660:	2301      	movs	r3, #1
 8016662:	e013      	b.n	801668c <spiDmaTxTransfer+0x58>

  while(1)
  {
    if(spiDmaTxIsDone(ch))
 8016664:	7bfb      	ldrb	r3, [r7, #15]
 8016666:	4618      	mov	r0, r3
 8016668:	f000 f814 	bl	8016694 <spiDmaTxIsDone>
 801666c:	4603      	mov	r3, r0
 801666e:	2b00      	cmp	r3, #0
 8016670:	d10a      	bne.n	8016688 <spiDmaTxTransfer+0x54>
    {
      break;
    }
    if((millis()-t_time) > timeout)
 8016672:	f7fb f9fe 	bl	8011a72 <millis>
 8016676:	4602      	mov	r2, r0
 8016678:	693b      	ldr	r3, [r7, #16]
 801667a:	1ad3      	subs	r3, r2, r3
 801667c:	683a      	ldr	r2, [r7, #0]
 801667e:	429a      	cmp	r2, r3
 8016680:	d2f0      	bcs.n	8016664 <spiDmaTxTransfer+0x30>
    {
      ret = false;
 8016682:	2300      	movs	r3, #0
 8016684:	75fb      	strb	r3, [r7, #23]
      break;
 8016686:	e000      	b.n	801668a <spiDmaTxTransfer+0x56>
      break;
 8016688:	bf00      	nop
    }
  }

  return ret;
 801668a:	7dfb      	ldrb	r3, [r7, #23]
}
 801668c:	4618      	mov	r0, r3
 801668e:	3718      	adds	r7, #24
 8016690:	46bd      	mov	sp, r7
 8016692:	bd80      	pop	{r7, pc}

08016694 <spiDmaTxIsDone>:

bool spiDmaTxIsDone(uint8_t ch)
{
 8016694:	b480      	push	{r7}
 8016696:	b085      	sub	sp, #20
 8016698:	af00      	add	r7, sp, #0
 801669a:	4603      	mov	r3, r0
 801669c:	71fb      	strb	r3, [r7, #7]
  spi_t  *p_spi = &spi_tbl[ch];
 801669e:	79fa      	ldrb	r2, [r7, #7]
 80166a0:	4613      	mov	r3, r2
 80166a2:	009b      	lsls	r3, r3, #2
 80166a4:	4413      	add	r3, r2
 80166a6:	009b      	lsls	r3, r3, #2
 80166a8:	4a09      	ldr	r2, [pc, #36]	; (80166d0 <spiDmaTxIsDone+0x3c>)
 80166aa:	4413      	add	r3, r2
 80166ac:	60fb      	str	r3, [r7, #12]

  if (p_spi->is_open == false)     return true;
 80166ae:	68fb      	ldr	r3, [r7, #12]
 80166b0:	781b      	ldrb	r3, [r3, #0]
 80166b2:	f083 0301 	eor.w	r3, r3, #1
 80166b6:	b2db      	uxtb	r3, r3
 80166b8:	2b00      	cmp	r3, #0
 80166ba:	d001      	beq.n	80166c0 <spiDmaTxIsDone+0x2c>
 80166bc:	2301      	movs	r3, #1
 80166be:	e001      	b.n	80166c4 <spiDmaTxIsDone+0x30>

  return p_spi->is_tx_done;
 80166c0:	68fb      	ldr	r3, [r7, #12]
 80166c2:	785b      	ldrb	r3, [r3, #1]
}
 80166c4:	4618      	mov	r0, r3
 80166c6:	3714      	adds	r7, #20
 80166c8:	46bd      	mov	sp, r7
 80166ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80166ce:	4770      	bx	lr
 80166d0:	2000ccd0 	.word	0x2000ccd0

080166d4 <spiAttachTxInterrupt>:

void spiAttachTxInterrupt(uint8_t ch, void (*func)())
{
 80166d4:	b480      	push	{r7}
 80166d6:	b085      	sub	sp, #20
 80166d8:	af00      	add	r7, sp, #0
 80166da:	4603      	mov	r3, r0
 80166dc:	6039      	str	r1, [r7, #0]
 80166de:	71fb      	strb	r3, [r7, #7]
  spi_t  *p_spi = &spi_tbl[ch];
 80166e0:	79fa      	ldrb	r2, [r7, #7]
 80166e2:	4613      	mov	r3, r2
 80166e4:	009b      	lsls	r3, r3, #2
 80166e6:	4413      	add	r3, r2
 80166e8:	009b      	lsls	r3, r3, #2
 80166ea:	4a0a      	ldr	r2, [pc, #40]	; (8016714 <spiAttachTxInterrupt+0x40>)
 80166ec:	4413      	add	r3, r2
 80166ee:	60fb      	str	r3, [r7, #12]


  if (p_spi->is_open == false)     return;
 80166f0:	68fb      	ldr	r3, [r7, #12]
 80166f2:	781b      	ldrb	r3, [r3, #0]
 80166f4:	f083 0301 	eor.w	r3, r3, #1
 80166f8:	b2db      	uxtb	r3, r3
 80166fa:	2b00      	cmp	r3, #0
 80166fc:	d103      	bne.n	8016706 <spiAttachTxInterrupt+0x32>

  p_spi->func_tx = func;
 80166fe:	68fb      	ldr	r3, [r7, #12]
 8016700:	683a      	ldr	r2, [r7, #0]
 8016702:	605a      	str	r2, [r3, #4]
 8016704:	e000      	b.n	8016708 <spiAttachTxInterrupt+0x34>
  if (p_spi->is_open == false)     return;
 8016706:	bf00      	nop
}
 8016708:	3714      	adds	r7, #20
 801670a:	46bd      	mov	sp, r7
 801670c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016710:	4770      	bx	lr
 8016712:	bf00      	nop
 8016714:	2000ccd0 	.word	0x2000ccd0

08016718 <HAL_SPI_ErrorCallback>:



void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8016718:	b480      	push	{r7}
 801671a:	b083      	sub	sp, #12
 801671c:	af00      	add	r7, sp, #0
 801671e:	6078      	str	r0, [r7, #4]
  if (hspi->Instance == spi_tbl[_DEF_SPI1].h_spi->Instance)
 8016720:	687b      	ldr	r3, [r7, #4]
 8016722:	681a      	ldr	r2, [r3, #0]
 8016724:	4b06      	ldr	r3, [pc, #24]	; (8016740 <HAL_SPI_ErrorCallback+0x28>)
 8016726:	689b      	ldr	r3, [r3, #8]
 8016728:	681b      	ldr	r3, [r3, #0]
 801672a:	429a      	cmp	r2, r3
 801672c:	d102      	bne.n	8016734 <HAL_SPI_ErrorCallback+0x1c>
  {
    spi_tbl[_DEF_SPI1].is_error = true;
 801672e:	4b04      	ldr	r3, [pc, #16]	; (8016740 <HAL_SPI_ErrorCallback+0x28>)
 8016730:	2201      	movs	r2, #1
 8016732:	709a      	strb	r2, [r3, #2]
  }
}
 8016734:	bf00      	nop
 8016736:	370c      	adds	r7, #12
 8016738:	46bd      	mov	sp, r7
 801673a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801673e:	4770      	bx	lr
 8016740:	2000ccd0 	.word	0x2000ccd0

08016744 <HAL_SPI_TxCpltCallback>:

void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8016744:	b580      	push	{r7, lr}
 8016746:	b084      	sub	sp, #16
 8016748:	af00      	add	r7, sp, #0
 801674a:	6078      	str	r0, [r7, #4]
  spi_t  *p_spi;

  if (hspi->Instance == spi_tbl[_DEF_SPI1].h_spi->Instance)
 801674c:	687b      	ldr	r3, [r7, #4]
 801674e:	681a      	ldr	r2, [r3, #0]
 8016750:	4b0a      	ldr	r3, [pc, #40]	; (801677c <HAL_SPI_TxCpltCallback+0x38>)
 8016752:	689b      	ldr	r3, [r3, #8]
 8016754:	681b      	ldr	r3, [r3, #0]
 8016756:	429a      	cmp	r2, r3
 8016758:	d10b      	bne.n	8016772 <HAL_SPI_TxCpltCallback+0x2e>
  {
    p_spi = &spi_tbl[_DEF_SPI1];
 801675a:	4b08      	ldr	r3, [pc, #32]	; (801677c <HAL_SPI_TxCpltCallback+0x38>)
 801675c:	60fb      	str	r3, [r7, #12]

    p_spi->is_tx_done = true;
 801675e:	68fb      	ldr	r3, [r7, #12]
 8016760:	2201      	movs	r2, #1
 8016762:	705a      	strb	r2, [r3, #1]

    if (p_spi->func_tx != NULL)
 8016764:	68fb      	ldr	r3, [r7, #12]
 8016766:	685b      	ldr	r3, [r3, #4]
 8016768:	2b00      	cmp	r3, #0
 801676a:	d002      	beq.n	8016772 <HAL_SPI_TxCpltCallback+0x2e>
    {
      (*p_spi->func_tx)();
 801676c:	68fb      	ldr	r3, [r7, #12]
 801676e:	685b      	ldr	r3, [r3, #4]
 8016770:	4798      	blx	r3
    }
  }
}
 8016772:	bf00      	nop
 8016774:	3710      	adds	r7, #16
 8016776:	46bd      	mov	sp, r7
 8016778:	bd80      	pop	{r7, pc}
 801677a:	bf00      	nop
 801677c:	2000ccd0 	.word	0x2000ccd0

08016780 <HAL_SPI_MspInit>:
    }
  }
}

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8016780:	b580      	push	{r7, lr}
 8016782:	b08a      	sub	sp, #40	; 0x28
 8016784:	af00      	add	r7, sp, #0
 8016786:	6078      	str	r0, [r7, #4]

	  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8016788:	f107 0314 	add.w	r3, r7, #20
 801678c:	2200      	movs	r2, #0
 801678e:	601a      	str	r2, [r3, #0]
 8016790:	605a      	str	r2, [r3, #4]
 8016792:	609a      	str	r2, [r3, #8]
 8016794:	60da      	str	r2, [r3, #12]
 8016796:	611a      	str	r2, [r3, #16]
	  if(spiHandle->Instance==SPI1)
 8016798:	687b      	ldr	r3, [r7, #4]
 801679a:	681b      	ldr	r3, [r3, #0]
 801679c:	4a40      	ldr	r2, [pc, #256]	; (80168a0 <HAL_SPI_MspInit+0x120>)
 801679e:	4293      	cmp	r3, r2
 80167a0:	d179      	bne.n	8016896 <HAL_SPI_MspInit+0x116>
	  {
	  /* USER CODE BEGIN SPI1_MspInit 0 */
		  __HAL_RCC_DMA2_CLK_ENABLE();
 80167a2:	2300      	movs	r3, #0
 80167a4:	613b      	str	r3, [r7, #16]
 80167a6:	4b3f      	ldr	r3, [pc, #252]	; (80168a4 <HAL_SPI_MspInit+0x124>)
 80167a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80167aa:	4a3e      	ldr	r2, [pc, #248]	; (80168a4 <HAL_SPI_MspInit+0x124>)
 80167ac:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80167b0:	6313      	str	r3, [r2, #48]	; 0x30
 80167b2:	4b3c      	ldr	r3, [pc, #240]	; (80168a4 <HAL_SPI_MspInit+0x124>)
 80167b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80167b6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80167ba:	613b      	str	r3, [r7, #16]
 80167bc:	693b      	ldr	r3, [r7, #16]
	  /* USER CODE END SPI1_MspInit 0 */
	    /* SPI1 clock enable */
	    __HAL_RCC_SPI1_CLK_ENABLE();
 80167be:	2300      	movs	r3, #0
 80167c0:	60fb      	str	r3, [r7, #12]
 80167c2:	4b38      	ldr	r3, [pc, #224]	; (80168a4 <HAL_SPI_MspInit+0x124>)
 80167c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80167c6:	4a37      	ldr	r2, [pc, #220]	; (80168a4 <HAL_SPI_MspInit+0x124>)
 80167c8:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80167cc:	6453      	str	r3, [r2, #68]	; 0x44
 80167ce:	4b35      	ldr	r3, [pc, #212]	; (80168a4 <HAL_SPI_MspInit+0x124>)
 80167d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80167d2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80167d6:	60fb      	str	r3, [r7, #12]
 80167d8:	68fb      	ldr	r3, [r7, #12]

	    __HAL_RCC_GPIOA_CLK_ENABLE();
 80167da:	2300      	movs	r3, #0
 80167dc:	60bb      	str	r3, [r7, #8]
 80167de:	4b31      	ldr	r3, [pc, #196]	; (80168a4 <HAL_SPI_MspInit+0x124>)
 80167e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80167e2:	4a30      	ldr	r2, [pc, #192]	; (80168a4 <HAL_SPI_MspInit+0x124>)
 80167e4:	f043 0301 	orr.w	r3, r3, #1
 80167e8:	6313      	str	r3, [r2, #48]	; 0x30
 80167ea:	4b2e      	ldr	r3, [pc, #184]	; (80168a4 <HAL_SPI_MspInit+0x124>)
 80167ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80167ee:	f003 0301 	and.w	r3, r3, #1
 80167f2:	60bb      	str	r3, [r7, #8]
 80167f4:	68bb      	ldr	r3, [r7, #8]
	    /**SPI1 GPIO Configuration
	    PA5     ------> SPI1_SCK
	    PA7     ------> SPI1_MOSI
	    */
	    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 80167f6:	23a0      	movs	r3, #160	; 0xa0
 80167f8:	617b      	str	r3, [r7, #20]
	    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80167fa:	2302      	movs	r3, #2
 80167fc:	61bb      	str	r3, [r7, #24]
	    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80167fe:	2300      	movs	r3, #0
 8016800:	61fb      	str	r3, [r7, #28]
	    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8016802:	2303      	movs	r3, #3
 8016804:	623b      	str	r3, [r7, #32]
	    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8016806:	2305      	movs	r3, #5
 8016808:	627b      	str	r3, [r7, #36]	; 0x24
	    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 801680a:	f107 0314 	add.w	r3, r7, #20
 801680e:	4619      	mov	r1, r3
 8016810:	4825      	ldr	r0, [pc, #148]	; (80168a8 <HAL_SPI_MspInit+0x128>)
 8016812:	f007 fda9 	bl	801e368 <HAL_GPIO_Init>

	    /* SPI1 DMA Init */
	    /* SPI1_TX Init */
	    hdma_spi1_tx.Instance = DMA2_Stream5;
 8016816:	4b25      	ldr	r3, [pc, #148]	; (80168ac <HAL_SPI_MspInit+0x12c>)
 8016818:	4a25      	ldr	r2, [pc, #148]	; (80168b0 <HAL_SPI_MspInit+0x130>)
 801681a:	601a      	str	r2, [r3, #0]
	    hdma_spi1_tx.Init.Channel = DMA_CHANNEL_3;
 801681c:	4b23      	ldr	r3, [pc, #140]	; (80168ac <HAL_SPI_MspInit+0x12c>)
 801681e:	f04f 62c0 	mov.w	r2, #100663296	; 0x6000000
 8016822:	605a      	str	r2, [r3, #4]
	    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8016824:	4b21      	ldr	r3, [pc, #132]	; (80168ac <HAL_SPI_MspInit+0x12c>)
 8016826:	2240      	movs	r2, #64	; 0x40
 8016828:	609a      	str	r2, [r3, #8]
	    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 801682a:	4b20      	ldr	r3, [pc, #128]	; (80168ac <HAL_SPI_MspInit+0x12c>)
 801682c:	2200      	movs	r2, #0
 801682e:	60da      	str	r2, [r3, #12]
	    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8016830:	4b1e      	ldr	r3, [pc, #120]	; (80168ac <HAL_SPI_MspInit+0x12c>)
 8016832:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8016836:	611a      	str	r2, [r3, #16]
	    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8016838:	4b1c      	ldr	r3, [pc, #112]	; (80168ac <HAL_SPI_MspInit+0x12c>)
 801683a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 801683e:	615a      	str	r2, [r3, #20]
	    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8016840:	4b1a      	ldr	r3, [pc, #104]	; (80168ac <HAL_SPI_MspInit+0x12c>)
 8016842:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8016846:	619a      	str	r2, [r3, #24]
	    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 8016848:	4b18      	ldr	r3, [pc, #96]	; (80168ac <HAL_SPI_MspInit+0x12c>)
 801684a:	2200      	movs	r2, #0
 801684c:	61da      	str	r2, [r3, #28]
	    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 801684e:	4b17      	ldr	r3, [pc, #92]	; (80168ac <HAL_SPI_MspInit+0x12c>)
 8016850:	2200      	movs	r2, #0
 8016852:	621a      	str	r2, [r3, #32]
	    hdma_spi1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8016854:	4b15      	ldr	r3, [pc, #84]	; (80168ac <HAL_SPI_MspInit+0x12c>)
 8016856:	2200      	movs	r2, #0
 8016858:	625a      	str	r2, [r3, #36]	; 0x24
	    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 801685a:	4814      	ldr	r0, [pc, #80]	; (80168ac <HAL_SPI_MspInit+0x12c>)
 801685c:	f006 fea0 	bl	801d5a0 <HAL_DMA_Init>
 8016860:	4603      	mov	r3, r0
 8016862:	2b00      	cmp	r3, #0
 8016864:	d001      	beq.n	801686a <HAL_SPI_MspInit+0xea>
	    {
	      Error_Handler();
 8016866:	f7fb f98d 	bl	8011b84 <Error_Handler>
	    }

	    __HAL_LINKDMA(spiHandle,hdmatx,hdma_spi1_tx);
 801686a:	687b      	ldr	r3, [r7, #4]
 801686c:	4a0f      	ldr	r2, [pc, #60]	; (80168ac <HAL_SPI_MspInit+0x12c>)
 801686e:	649a      	str	r2, [r3, #72]	; 0x48
 8016870:	4a0e      	ldr	r2, [pc, #56]	; (80168ac <HAL_SPI_MspInit+0x12c>)
 8016872:	687b      	ldr	r3, [r7, #4]
 8016874:	6393      	str	r3, [r2, #56]	; 0x38

	    /* SPI1 interrupt Init */
	    HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 8016876:	2200      	movs	r2, #0
 8016878:	2100      	movs	r1, #0
 801687a:	2023      	movs	r0, #35	; 0x23
 801687c:	f006 fe4b 	bl	801d516 <HAL_NVIC_SetPriority>
	    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 8016880:	2023      	movs	r0, #35	; 0x23
 8016882:	f006 fe64 	bl	801d54e <HAL_NVIC_EnableIRQ>
	  /* USER CODE BEGIN SPI1_MspInit 1 */
	    /* DMA2_Stream3_IRQn interrupt configuration */
	    HAL_NVIC_SetPriority(DMA2_Stream5_IRQn, 5, 0);
 8016886:	2200      	movs	r2, #0
 8016888:	2105      	movs	r1, #5
 801688a:	2044      	movs	r0, #68	; 0x44
 801688c:	f006 fe43 	bl	801d516 <HAL_NVIC_SetPriority>
	    HAL_NVIC_EnableIRQ(DMA2_Stream5_IRQn);
 8016890:	2044      	movs	r0, #68	; 0x44
 8016892:	f006 fe5c 	bl	801d54e <HAL_NVIC_EnableIRQ>
	  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8016896:	bf00      	nop
 8016898:	3728      	adds	r7, #40	; 0x28
 801689a:	46bd      	mov	sp, r7
 801689c:	bd80      	pop	{r7, pc}
 801689e:	bf00      	nop
 80168a0:	40013000 	.word	0x40013000
 80168a4:	40023800 	.word	0x40023800
 80168a8:	40020000 	.word	0x40020000
 80168ac:	2000cd3c 	.word	0x2000cd3c
 80168b0:	40026488 	.word	0x40026488

080168b4 <HAL_SPI_MspDeInit>:

void HAL_SPI_MspDeInit(SPI_HandleTypeDef* spiHandle)
{
 80168b4:	b580      	push	{r7, lr}
 80168b6:	b082      	sub	sp, #8
 80168b8:	af00      	add	r7, sp, #0
 80168ba:	6078      	str	r0, [r7, #4]

	  if(spiHandle->Instance==SPI1)
 80168bc:	687b      	ldr	r3, [r7, #4]
 80168be:	681b      	ldr	r3, [r3, #0]
 80168c0:	4a0c      	ldr	r2, [pc, #48]	; (80168f4 <HAL_SPI_MspDeInit+0x40>)
 80168c2:	4293      	cmp	r3, r2
 80168c4:	d111      	bne.n	80168ea <HAL_SPI_MspDeInit+0x36>
	  {
	  /* USER CODE BEGIN SPI1_MspDeInit 0 */

	  /* USER CODE END SPI1_MspDeInit 0 */
	    /* Peripheral clock disable */
	    __HAL_RCC_SPI1_CLK_DISABLE();
 80168c6:	4b0c      	ldr	r3, [pc, #48]	; (80168f8 <HAL_SPI_MspDeInit+0x44>)
 80168c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80168ca:	4a0b      	ldr	r2, [pc, #44]	; (80168f8 <HAL_SPI_MspDeInit+0x44>)
 80168cc:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80168d0:	6453      	str	r3, [r2, #68]	; 0x44

	    /**SPI1 GPIO Configuration
	    PA5     ------> SPI1_SCK
	    PA7     ------> SPI1_MOSI
	    */
	    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_5|GPIO_PIN_7);
 80168d2:	21a0      	movs	r1, #160	; 0xa0
 80168d4:	4809      	ldr	r0, [pc, #36]	; (80168fc <HAL_SPI_MspDeInit+0x48>)
 80168d6:	f007 fecb 	bl	801e670 <HAL_GPIO_DeInit>

	    /* SPI1 DMA DeInit */
	    HAL_DMA_DeInit(spiHandle->hdmatx);
 80168da:	687b      	ldr	r3, [r7, #4]
 80168dc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80168de:	4618      	mov	r0, r3
 80168e0:	f006 ff0c 	bl	801d6fc <HAL_DMA_DeInit>

	    /* SPI1 interrupt Deinit */
	    HAL_NVIC_DisableIRQ(SPI1_IRQn);
 80168e4:	2023      	movs	r0, #35	; 0x23
 80168e6:	f006 fe40 	bl	801d56a <HAL_NVIC_DisableIRQ>
	  /* USER CODE BEGIN SPI1_MspDeInit 1 */

	  /* USER CODE END SPI1_MspDeInit 1 */
	  }
}
 80168ea:	bf00      	nop
 80168ec:	3708      	adds	r7, #8
 80168ee:	46bd      	mov	sp, r7
 80168f0:	bd80      	pop	{r7, pc}
 80168f2:	bf00      	nop
 80168f4:	40013000 	.word	0x40013000
 80168f8:	40023800 	.word	0x40023800
 80168fc:	40020000 	.word	0x40020000

08016900 <tdsInit>:

tds_tbl_t tds_tbl[HW_TDS_MAX_CH];


bool tdsInit(void)
{
 8016900:	b580      	push	{r7, lr}
 8016902:	b086      	sub	sp, #24
 8016904:	af00      	add	r7, sp, #0
	bool ret = true;
 8016906:	2301      	movs	r3, #1
 8016908:	75fb      	strb	r3, [r7, #23]
	tds_tbl[0].aref = 3.3;
 801690a:	4b31      	ldr	r3, [pc, #196]	; (80169d0 <tdsInit+0xd0>)
 801690c:	2203      	movs	r2, #3
 801690e:	701a      	strb	r2, [r3, #0]
	tds_tbl[0].temperature = 25.0;
 8016910:	4b2f      	ldr	r3, [pc, #188]	; (80169d0 <tdsInit+0xd0>)
 8016912:	4a30      	ldr	r2, [pc, #192]	; (80169d4 <tdsInit+0xd4>)
 8016914:	609a      	str	r2, [r3, #8]
	tds_tbl[0].adcRange = 4096.0;
 8016916:	4b2e      	ldr	r3, [pc, #184]	; (80169d0 <tdsInit+0xd0>)
 8016918:	f04f 428b 	mov.w	r2, #1166016512	; 0x45800000
 801691c:	60da      	str	r2, [r3, #12]
	tds_tbl[0].kValue = 1.0;
 801691e:	4b2c      	ldr	r3, [pc, #176]	; (80169d0 <tdsInit+0xd0>)
 8016920:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8016924:	605a      	str	r2, [r3, #4]

	  ADC_ChannelConfTypeDef sConfig = {0};
 8016926:	1d3b      	adds	r3, r7, #4
 8016928:	2200      	movs	r2, #0
 801692a:	601a      	str	r2, [r3, #0]
 801692c:	605a      	str	r2, [r3, #4]
 801692e:	609a      	str	r2, [r3, #8]
 8016930:	60da      	str	r2, [r3, #12]

	  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
	  */
	  hadc1.Instance = ADC1;
 8016932:	4b29      	ldr	r3, [pc, #164]	; (80169d8 <tdsInit+0xd8>)
 8016934:	4a29      	ldr	r2, [pc, #164]	; (80169dc <tdsInit+0xdc>)
 8016936:	601a      	str	r2, [r3, #0]
	  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8016938:	4b27      	ldr	r3, [pc, #156]	; (80169d8 <tdsInit+0xd8>)
 801693a:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 801693e:	605a      	str	r2, [r3, #4]
	  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8016940:	4b25      	ldr	r3, [pc, #148]	; (80169d8 <tdsInit+0xd8>)
 8016942:	2200      	movs	r2, #0
 8016944:	609a      	str	r2, [r3, #8]
	  hadc1.Init.ScanConvMode = ENABLE;
 8016946:	4b24      	ldr	r3, [pc, #144]	; (80169d8 <tdsInit+0xd8>)
 8016948:	2201      	movs	r2, #1
 801694a:	611a      	str	r2, [r3, #16]
	  hadc1.Init.ContinuousConvMode = ENABLE;
 801694c:	4b22      	ldr	r3, [pc, #136]	; (80169d8 <tdsInit+0xd8>)
 801694e:	2201      	movs	r2, #1
 8016950:	761a      	strb	r2, [r3, #24]
	  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8016952:	4b21      	ldr	r3, [pc, #132]	; (80169d8 <tdsInit+0xd8>)
 8016954:	2200      	movs	r2, #0
 8016956:	f883 2020 	strb.w	r2, [r3, #32]
	  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 801695a:	4b1f      	ldr	r3, [pc, #124]	; (80169d8 <tdsInit+0xd8>)
 801695c:	2200      	movs	r2, #0
 801695e:	62da      	str	r2, [r3, #44]	; 0x2c
	  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8016960:	4b1d      	ldr	r3, [pc, #116]	; (80169d8 <tdsInit+0xd8>)
 8016962:	4a1f      	ldr	r2, [pc, #124]	; (80169e0 <tdsInit+0xe0>)
 8016964:	629a      	str	r2, [r3, #40]	; 0x28
	  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8016966:	4b1c      	ldr	r3, [pc, #112]	; (80169d8 <tdsInit+0xd8>)
 8016968:	2200      	movs	r2, #0
 801696a:	60da      	str	r2, [r3, #12]
	  hadc1.Init.NbrOfConversion = 1;
 801696c:	4b1a      	ldr	r3, [pc, #104]	; (80169d8 <tdsInit+0xd8>)
 801696e:	2201      	movs	r2, #1
 8016970:	61da      	str	r2, [r3, #28]
	  hadc1.Init.DMAContinuousRequests = ENABLE;
 8016972:	4b19      	ldr	r3, [pc, #100]	; (80169d8 <tdsInit+0xd8>)
 8016974:	2201      	movs	r2, #1
 8016976:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
	  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 801697a:	4b17      	ldr	r3, [pc, #92]	; (80169d8 <tdsInit+0xd8>)
 801697c:	2201      	movs	r2, #1
 801697e:	615a      	str	r2, [r3, #20]
	  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8016980:	4815      	ldr	r0, [pc, #84]	; (80169d8 <tdsInit+0xd8>)
 8016982:	f005 ff8f 	bl	801c8a4 <HAL_ADC_Init>
 8016986:	4603      	mov	r3, r0
 8016988:	2b00      	cmp	r3, #0
 801698a:	d001      	beq.n	8016990 <tdsInit+0x90>
	  {
	    Error_Handler();
 801698c:	f7fb f8fa 	bl	8011b84 <Error_Handler>
	  }
	  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
	  */
	  sConfig.Channel = ADC_CHANNEL_1;
 8016990:	2301      	movs	r3, #1
 8016992:	607b      	str	r3, [r7, #4]
	  sConfig.Rank = 1;
 8016994:	2301      	movs	r3, #1
 8016996:	60bb      	str	r3, [r7, #8]
	  sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 8016998:	2307      	movs	r3, #7
 801699a:	60fb      	str	r3, [r7, #12]
	  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 801699c:	1d3b      	adds	r3, r7, #4
 801699e:	4619      	mov	r1, r3
 80169a0:	480d      	ldr	r0, [pc, #52]	; (80169d8 <tdsInit+0xd8>)
 80169a2:	f006 f9ff 	bl	801cda4 <HAL_ADC_ConfigChannel>
 80169a6:	4603      	mov	r3, r0
 80169a8:	2b00      	cmp	r3, #0
 80169aa:	d001      	beq.n	80169b0 <tdsInit+0xb0>
	  {
	    Error_Handler();
 80169ac:	f7fb f8ea 	bl	8011b84 <Error_Handler>
	  }
	if (HAL_ADC_Start_DMA(&hadc1, &tds_tbl[0].analogValue, 1) != HAL_OK)
 80169b0:	2201      	movs	r2, #1
 80169b2:	490c      	ldr	r1, [pc, #48]	; (80169e4 <tdsInit+0xe4>)
 80169b4:	4808      	ldr	r0, [pc, #32]	; (80169d8 <tdsInit+0xd8>)
 80169b6:	f006 f8f9 	bl	801cbac <HAL_ADC_Start_DMA>
 80169ba:	4603      	mov	r3, r0
 80169bc:	2b00      	cmp	r3, #0
 80169be:	d001      	beq.n	80169c4 <tdsInit+0xc4>
	{
		Error_Handler();
 80169c0:	f7fb f8e0 	bl	8011b84 <Error_Handler>
	}

	return ret;
 80169c4:	7dfb      	ldrb	r3, [r7, #23]

}
 80169c6:	4618      	mov	r0, r3
 80169c8:	3718      	adds	r7, #24
 80169ca:	46bd      	mov	sp, r7
 80169cc:	bd80      	pop	{r7, pc}
 80169ce:	bf00      	nop
 80169d0:	2000ce44 	.word	0x2000ce44
 80169d4:	41c80000 	.word	0x41c80000
 80169d8:	2000cd9c 	.word	0x2000cd9c
 80169dc:	40012000 	.word	0x40012000
 80169e0:	0f000001 	.word	0x0f000001
 80169e4:	2000ce54 	.word	0x2000ce54

080169e8 <tds_measure>:
bool tds_measure(void)
{
 80169e8:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80169ec:	b082      	sub	sp, #8
 80169ee:	af00      	add	r7, sp, #0
	bool ret = true;
 80169f0:	2301      	movs	r3, #1
 80169f2:	71bb      	strb	r3, [r7, #6]
	static int16_t tdsHistTab[11];
	static int tdsHistIdx = 0;
	static uint32_t tdsValueSum = 0;

	tds_tbl_t *tds = &tds_tbl[0];
 80169f4:	4b8e      	ldr	r3, [pc, #568]	; (8016c30 <tds_measure+0x248>)
 80169f6:	603b      	str	r3, [r7, #0]

	tds->voltage = tds->analogValue/tds->adcRange*tds->aref;
 80169f8:	683b      	ldr	r3, [r7, #0]
 80169fa:	691b      	ldr	r3, [r3, #16]
 80169fc:	ee07 3a90 	vmov	s15, r3
 8016a00:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8016a04:	683b      	ldr	r3, [r7, #0]
 8016a06:	edd3 7a03 	vldr	s15, [r3, #12]
 8016a0a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8016a0e:	683b      	ldr	r3, [r7, #0]
 8016a10:	781b      	ldrb	r3, [r3, #0]
 8016a12:	ee07 3a90 	vmov	s15, r3
 8016a16:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8016a1a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8016a1e:	683b      	ldr	r3, [r7, #0]
 8016a20:	edc3 7a05 	vstr	s15, [r3, #20]
	tds->ecValue=(133.42*tds->voltage*tds->voltage*tds->voltage - 255.86*tds->voltage*tds->voltage + 857.39*tds->voltage)*tds->kValue;
 8016a24:	683b      	ldr	r3, [r7, #0]
 8016a26:	695b      	ldr	r3, [r3, #20]
 8016a28:	4618      	mov	r0, r3
 8016a2a:	f7fa f8f5 	bl	8010c18 <__aeabi_f2d>
 8016a2e:	a378      	add	r3, pc, #480	; (adr r3, 8016c10 <tds_measure+0x228>)
 8016a30:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016a34:	f7fa f948 	bl	8010cc8 <__aeabi_dmul>
 8016a38:	4602      	mov	r2, r0
 8016a3a:	460b      	mov	r3, r1
 8016a3c:	4614      	mov	r4, r2
 8016a3e:	461d      	mov	r5, r3
 8016a40:	683b      	ldr	r3, [r7, #0]
 8016a42:	695b      	ldr	r3, [r3, #20]
 8016a44:	4618      	mov	r0, r3
 8016a46:	f7fa f8e7 	bl	8010c18 <__aeabi_f2d>
 8016a4a:	4602      	mov	r2, r0
 8016a4c:	460b      	mov	r3, r1
 8016a4e:	4620      	mov	r0, r4
 8016a50:	4629      	mov	r1, r5
 8016a52:	f7fa f939 	bl	8010cc8 <__aeabi_dmul>
 8016a56:	4602      	mov	r2, r0
 8016a58:	460b      	mov	r3, r1
 8016a5a:	4614      	mov	r4, r2
 8016a5c:	461d      	mov	r5, r3
 8016a5e:	683b      	ldr	r3, [r7, #0]
 8016a60:	695b      	ldr	r3, [r3, #20]
 8016a62:	4618      	mov	r0, r3
 8016a64:	f7fa f8d8 	bl	8010c18 <__aeabi_f2d>
 8016a68:	4602      	mov	r2, r0
 8016a6a:	460b      	mov	r3, r1
 8016a6c:	4620      	mov	r0, r4
 8016a6e:	4629      	mov	r1, r5
 8016a70:	f7fa f92a 	bl	8010cc8 <__aeabi_dmul>
 8016a74:	4602      	mov	r2, r0
 8016a76:	460b      	mov	r3, r1
 8016a78:	4614      	mov	r4, r2
 8016a7a:	461d      	mov	r5, r3
 8016a7c:	683b      	ldr	r3, [r7, #0]
 8016a7e:	695b      	ldr	r3, [r3, #20]
 8016a80:	4618      	mov	r0, r3
 8016a82:	f7fa f8c9 	bl	8010c18 <__aeabi_f2d>
 8016a86:	a364      	add	r3, pc, #400	; (adr r3, 8016c18 <tds_measure+0x230>)
 8016a88:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016a8c:	f7fa f91c 	bl	8010cc8 <__aeabi_dmul>
 8016a90:	4602      	mov	r2, r0
 8016a92:	460b      	mov	r3, r1
 8016a94:	4690      	mov	r8, r2
 8016a96:	4699      	mov	r9, r3
 8016a98:	683b      	ldr	r3, [r7, #0]
 8016a9a:	695b      	ldr	r3, [r3, #20]
 8016a9c:	4618      	mov	r0, r3
 8016a9e:	f7fa f8bb 	bl	8010c18 <__aeabi_f2d>
 8016aa2:	4602      	mov	r2, r0
 8016aa4:	460b      	mov	r3, r1
 8016aa6:	4640      	mov	r0, r8
 8016aa8:	4649      	mov	r1, r9
 8016aaa:	f7fa f90d 	bl	8010cc8 <__aeabi_dmul>
 8016aae:	4602      	mov	r2, r0
 8016ab0:	460b      	mov	r3, r1
 8016ab2:	4620      	mov	r0, r4
 8016ab4:	4629      	mov	r1, r5
 8016ab6:	f7f9 ff4f 	bl	8010958 <__aeabi_dsub>
 8016aba:	4602      	mov	r2, r0
 8016abc:	460b      	mov	r3, r1
 8016abe:	4614      	mov	r4, r2
 8016ac0:	461d      	mov	r5, r3
 8016ac2:	683b      	ldr	r3, [r7, #0]
 8016ac4:	695b      	ldr	r3, [r3, #20]
 8016ac6:	4618      	mov	r0, r3
 8016ac8:	f7fa f8a6 	bl	8010c18 <__aeabi_f2d>
 8016acc:	a354      	add	r3, pc, #336	; (adr r3, 8016c20 <tds_measure+0x238>)
 8016ace:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016ad2:	f7fa f8f9 	bl	8010cc8 <__aeabi_dmul>
 8016ad6:	4602      	mov	r2, r0
 8016ad8:	460b      	mov	r3, r1
 8016ada:	4620      	mov	r0, r4
 8016adc:	4629      	mov	r1, r5
 8016ade:	f7f9 ff3d 	bl	801095c <__adddf3>
 8016ae2:	4602      	mov	r2, r0
 8016ae4:	460b      	mov	r3, r1
 8016ae6:	4614      	mov	r4, r2
 8016ae8:	461d      	mov	r5, r3
 8016aea:	683b      	ldr	r3, [r7, #0]
 8016aec:	685b      	ldr	r3, [r3, #4]
 8016aee:	4618      	mov	r0, r3
 8016af0:	f7fa f892 	bl	8010c18 <__aeabi_f2d>
 8016af4:	4602      	mov	r2, r0
 8016af6:	460b      	mov	r3, r1
 8016af8:	4620      	mov	r0, r4
 8016afa:	4629      	mov	r1, r5
 8016afc:	f7fa f8e4 	bl	8010cc8 <__aeabi_dmul>
 8016b00:	4602      	mov	r2, r0
 8016b02:	460b      	mov	r3, r1
 8016b04:	4610      	mov	r0, r2
 8016b06:	4619      	mov	r1, r3
 8016b08:	f7fa fbd6 	bl	80112b8 <__aeabi_d2f>
 8016b0c:	4602      	mov	r2, r0
 8016b0e:	683b      	ldr	r3, [r7, #0]
 8016b10:	619a      	str	r2, [r3, #24]
	tds->ecValue25  =  tds->ecValue / (1.0+0.02*(tds->temperature-25.0));  //temperature compensation
 8016b12:	683b      	ldr	r3, [r7, #0]
 8016b14:	699b      	ldr	r3, [r3, #24]
 8016b16:	4618      	mov	r0, r3
 8016b18:	f7fa f87e 	bl	8010c18 <__aeabi_f2d>
 8016b1c:	4604      	mov	r4, r0
 8016b1e:	460d      	mov	r5, r1
 8016b20:	683b      	ldr	r3, [r7, #0]
 8016b22:	689b      	ldr	r3, [r3, #8]
 8016b24:	4618      	mov	r0, r3
 8016b26:	f7fa f877 	bl	8010c18 <__aeabi_f2d>
 8016b2a:	f04f 0200 	mov.w	r2, #0
 8016b2e:	4b41      	ldr	r3, [pc, #260]	; (8016c34 <tds_measure+0x24c>)
 8016b30:	f7f9 ff12 	bl	8010958 <__aeabi_dsub>
 8016b34:	4602      	mov	r2, r0
 8016b36:	460b      	mov	r3, r1
 8016b38:	4610      	mov	r0, r2
 8016b3a:	4619      	mov	r1, r3
 8016b3c:	a33a      	add	r3, pc, #232	; (adr r3, 8016c28 <tds_measure+0x240>)
 8016b3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016b42:	f7fa f8c1 	bl	8010cc8 <__aeabi_dmul>
 8016b46:	4602      	mov	r2, r0
 8016b48:	460b      	mov	r3, r1
 8016b4a:	4610      	mov	r0, r2
 8016b4c:	4619      	mov	r1, r3
 8016b4e:	f04f 0200 	mov.w	r2, #0
 8016b52:	4b39      	ldr	r3, [pc, #228]	; (8016c38 <tds_measure+0x250>)
 8016b54:	f7f9 ff02 	bl	801095c <__adddf3>
 8016b58:	4602      	mov	r2, r0
 8016b5a:	460b      	mov	r3, r1
 8016b5c:	4620      	mov	r0, r4
 8016b5e:	4629      	mov	r1, r5
 8016b60:	f7fa f9dc 	bl	8010f1c <__aeabi_ddiv>
 8016b64:	4602      	mov	r2, r0
 8016b66:	460b      	mov	r3, r1
 8016b68:	4610      	mov	r0, r2
 8016b6a:	4619      	mov	r1, r3
 8016b6c:	f7fa fba4 	bl	80112b8 <__aeabi_d2f>
 8016b70:	4602      	mov	r2, r0
 8016b72:	683b      	ldr	r3, [r7, #0]
 8016b74:	61da      	str	r2, [r3, #28]
	tds->tdsValue = tds->ecValue25 * TdsFactor;
 8016b76:	683b      	ldr	r3, [r7, #0]
 8016b78:	edd3 7a07 	vldr	s15, [r3, #28]
 8016b7c:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8016b80:	ee67 7a87 	vmul.f32	s15, s15, s14
 8016b84:	683b      	ldr	r3, [r7, #0]
 8016b86:	edc3 7a08 	vstr	s15, [r3, #32]

	uint8_t indexplus1 = (tdsHistIdx + 1);
 8016b8a:	4b2c      	ldr	r3, [pc, #176]	; (8016c3c <tds_measure+0x254>)
 8016b8c:	681b      	ldr	r3, [r3, #0]
 8016b8e:	b2db      	uxtb	r3, r3
 8016b90:	3301      	adds	r3, #1
 8016b92:	71fb      	strb	r3, [r7, #7]
	if (indexplus1 == 11) indexplus1 = 0;
 8016b94:	79fb      	ldrb	r3, [r7, #7]
 8016b96:	2b0b      	cmp	r3, #11
 8016b98:	d101      	bne.n	8016b9e <tds_measure+0x1b6>
 8016b9a:	2300      	movs	r3, #0
 8016b9c:	71fb      	strb	r3, [r7, #7]
	tdsHistTab[tdsHistIdx] = tds->tdsValue;
 8016b9e:	683b      	ldr	r3, [r7, #0]
 8016ba0:	edd3 7a08 	vldr	s15, [r3, #32]
 8016ba4:	4b25      	ldr	r3, [pc, #148]	; (8016c3c <tds_measure+0x254>)
 8016ba6:	681b      	ldr	r3, [r3, #0]
 8016ba8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8016bac:	ee17 2a90 	vmov	r2, s15
 8016bb0:	b211      	sxth	r1, r2
 8016bb2:	4a23      	ldr	r2, [pc, #140]	; (8016c40 <tds_measure+0x258>)
 8016bb4:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	tdsValueSum += tdsHistTab[tdsHistIdx];
 8016bb8:	4b20      	ldr	r3, [pc, #128]	; (8016c3c <tds_measure+0x254>)
 8016bba:	681b      	ldr	r3, [r3, #0]
 8016bbc:	4a20      	ldr	r2, [pc, #128]	; (8016c40 <tds_measure+0x258>)
 8016bbe:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 8016bc2:	461a      	mov	r2, r3
 8016bc4:	4b1f      	ldr	r3, [pc, #124]	; (8016c44 <tds_measure+0x25c>)
 8016bc6:	681b      	ldr	r3, [r3, #0]
 8016bc8:	4413      	add	r3, r2
 8016bca:	4a1e      	ldr	r2, [pc, #120]	; (8016c44 <tds_measure+0x25c>)
 8016bcc:	6013      	str	r3, [r2, #0]
	tdsValueSum -= tdsHistTab[indexplus1];
 8016bce:	4b1d      	ldr	r3, [pc, #116]	; (8016c44 <tds_measure+0x25c>)
 8016bd0:	681b      	ldr	r3, [r3, #0]
 8016bd2:	79fa      	ldrb	r2, [r7, #7]
 8016bd4:	491a      	ldr	r1, [pc, #104]	; (8016c40 <tds_measure+0x258>)
 8016bd6:	f931 2012 	ldrsh.w	r2, [r1, r2, lsl #1]
 8016bda:	1a9b      	subs	r3, r3, r2
 8016bdc:	4a19      	ldr	r2, [pc, #100]	; (8016c44 <tds_measure+0x25c>)
 8016bde:	6013      	str	r3, [r2, #0]
	tdsHistIdx = indexplus1;
 8016be0:	79fb      	ldrb	r3, [r7, #7]
 8016be2:	4a16      	ldr	r2, [pc, #88]	; (8016c3c <tds_measure+0x254>)
 8016be4:	6013      	str	r3, [r2, #0]
	tds->filter_tdsValue = tdsValueSum / 10;
 8016be6:	4b17      	ldr	r3, [pc, #92]	; (8016c44 <tds_measure+0x25c>)
 8016be8:	681b      	ldr	r3, [r3, #0]
 8016bea:	4a17      	ldr	r2, [pc, #92]	; (8016c48 <tds_measure+0x260>)
 8016bec:	fba2 2303 	umull	r2, r3, r2, r3
 8016bf0:	08db      	lsrs	r3, r3, #3
 8016bf2:	ee07 3a90 	vmov	s15, r3
 8016bf6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8016bfa:	683b      	ldr	r3, [r7, #0]
 8016bfc:	edc3 7a09 	vstr	s15, [r3, #36]	; 0x24

	return ret;
 8016c00:	79bb      	ldrb	r3, [r7, #6]
}
 8016c02:	4618      	mov	r0, r3
 8016c04:	3708      	adds	r7, #8
 8016c06:	46bd      	mov	sp, r7
 8016c08:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8016c0c:	f3af 8000 	nop.w
 8016c10:	a3d70a3d 	.word	0xa3d70a3d
 8016c14:	4060ad70 	.word	0x4060ad70
 8016c18:	1eb851ec 	.word	0x1eb851ec
 8016c1c:	406ffb85 	.word	0x406ffb85
 8016c20:	b851eb85 	.word	0xb851eb85
 8016c24:	408acb1e 	.word	0x408acb1e
 8016c28:	47ae147b 	.word	0x47ae147b
 8016c2c:	3f947ae1 	.word	0x3f947ae1
 8016c30:	2000ce44 	.word	0x2000ce44
 8016c34:	40390000 	.word	0x40390000
 8016c38:	3ff00000 	.word	0x3ff00000
 8016c3c:	2000ce6c 	.word	0x2000ce6c
 8016c40:	2000ce70 	.word	0x2000ce70
 8016c44:	2000ce88 	.word	0x2000ce88
 8016c48:	cccccccd 	.word	0xcccccccd

08016c4c <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8016c4c:	b580      	push	{r7, lr}
 8016c4e:	b08a      	sub	sp, #40	; 0x28
 8016c50:	af00      	add	r7, sp, #0
 8016c52:	6078      	str	r0, [r7, #4]
	  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8016c54:	f107 0314 	add.w	r3, r7, #20
 8016c58:	2200      	movs	r2, #0
 8016c5a:	601a      	str	r2, [r3, #0]
 8016c5c:	605a      	str	r2, [r3, #4]
 8016c5e:	609a      	str	r2, [r3, #8]
 8016c60:	60da      	str	r2, [r3, #12]
 8016c62:	611a      	str	r2, [r3, #16]
	  if(adcHandle->Instance==ADC1)
 8016c64:	687b      	ldr	r3, [r7, #4]
 8016c66:	681b      	ldr	r3, [r3, #0]
 8016c68:	4a3e      	ldr	r2, [pc, #248]	; (8016d64 <HAL_ADC_MspInit+0x118>)
 8016c6a:	4293      	cmp	r3, r2
 8016c6c:	d175      	bne.n	8016d5a <HAL_ADC_MspInit+0x10e>
	  {
	  /* USER CODE BEGIN ADC1_MspInit 0 */
		  /* DMA controller clock enable */
		  __HAL_RCC_DMA2_CLK_ENABLE();
 8016c6e:	2300      	movs	r3, #0
 8016c70:	613b      	str	r3, [r7, #16]
 8016c72:	4b3d      	ldr	r3, [pc, #244]	; (8016d68 <HAL_ADC_MspInit+0x11c>)
 8016c74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8016c76:	4a3c      	ldr	r2, [pc, #240]	; (8016d68 <HAL_ADC_MspInit+0x11c>)
 8016c78:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8016c7c:	6313      	str	r3, [r2, #48]	; 0x30
 8016c7e:	4b3a      	ldr	r3, [pc, #232]	; (8016d68 <HAL_ADC_MspInit+0x11c>)
 8016c80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8016c82:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8016c86:	613b      	str	r3, [r7, #16]
 8016c88:	693b      	ldr	r3, [r7, #16]
	  /* USER CODE END ADC1_MspInit 0 */
	    /* ADC1 clock enable */
	    __HAL_RCC_ADC1_CLK_ENABLE();
 8016c8a:	2300      	movs	r3, #0
 8016c8c:	60fb      	str	r3, [r7, #12]
 8016c8e:	4b36      	ldr	r3, [pc, #216]	; (8016d68 <HAL_ADC_MspInit+0x11c>)
 8016c90:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8016c92:	4a35      	ldr	r2, [pc, #212]	; (8016d68 <HAL_ADC_MspInit+0x11c>)
 8016c94:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8016c98:	6453      	str	r3, [r2, #68]	; 0x44
 8016c9a:	4b33      	ldr	r3, [pc, #204]	; (8016d68 <HAL_ADC_MspInit+0x11c>)
 8016c9c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8016c9e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8016ca2:	60fb      	str	r3, [r7, #12]
 8016ca4:	68fb      	ldr	r3, [r7, #12]

	    __HAL_RCC_GPIOA_CLK_ENABLE();
 8016ca6:	2300      	movs	r3, #0
 8016ca8:	60bb      	str	r3, [r7, #8]
 8016caa:	4b2f      	ldr	r3, [pc, #188]	; (8016d68 <HAL_ADC_MspInit+0x11c>)
 8016cac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8016cae:	4a2e      	ldr	r2, [pc, #184]	; (8016d68 <HAL_ADC_MspInit+0x11c>)
 8016cb0:	f043 0301 	orr.w	r3, r3, #1
 8016cb4:	6313      	str	r3, [r2, #48]	; 0x30
 8016cb6:	4b2c      	ldr	r3, [pc, #176]	; (8016d68 <HAL_ADC_MspInit+0x11c>)
 8016cb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8016cba:	f003 0301 	and.w	r3, r3, #1
 8016cbe:	60bb      	str	r3, [r7, #8]
 8016cc0:	68bb      	ldr	r3, [r7, #8]
	    /**ADC1 GPIO Configuration
	    PA1     ------> ADC1_IN1
	    */
	    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8016cc2:	2302      	movs	r3, #2
 8016cc4:	617b      	str	r3, [r7, #20]
	    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8016cc6:	2303      	movs	r3, #3
 8016cc8:	61bb      	str	r3, [r7, #24]
	    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8016cca:	2300      	movs	r3, #0
 8016ccc:	61fb      	str	r3, [r7, #28]
	    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8016cce:	f107 0314 	add.w	r3, r7, #20
 8016cd2:	4619      	mov	r1, r3
 8016cd4:	4825      	ldr	r0, [pc, #148]	; (8016d6c <HAL_ADC_MspInit+0x120>)
 8016cd6:	f007 fb47 	bl	801e368 <HAL_GPIO_Init>

	    /* ADC1 DMA Init */
	    /* ADC1 Init */
	    hdma_adc1.Instance = DMA2_Stream0;
 8016cda:	4b25      	ldr	r3, [pc, #148]	; (8016d70 <HAL_ADC_MspInit+0x124>)
 8016cdc:	4a25      	ldr	r2, [pc, #148]	; (8016d74 <HAL_ADC_MspInit+0x128>)
 8016cde:	601a      	str	r2, [r3, #0]
	    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8016ce0:	4b23      	ldr	r3, [pc, #140]	; (8016d70 <HAL_ADC_MspInit+0x124>)
 8016ce2:	2200      	movs	r2, #0
 8016ce4:	605a      	str	r2, [r3, #4]
	    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8016ce6:	4b22      	ldr	r3, [pc, #136]	; (8016d70 <HAL_ADC_MspInit+0x124>)
 8016ce8:	2200      	movs	r2, #0
 8016cea:	609a      	str	r2, [r3, #8]
	    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8016cec:	4b20      	ldr	r3, [pc, #128]	; (8016d70 <HAL_ADC_MspInit+0x124>)
 8016cee:	2200      	movs	r2, #0
 8016cf0:	60da      	str	r2, [r3, #12]
	    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8016cf2:	4b1f      	ldr	r3, [pc, #124]	; (8016d70 <HAL_ADC_MspInit+0x124>)
 8016cf4:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8016cf8:	611a      	str	r2, [r3, #16]
	    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8016cfa:	4b1d      	ldr	r3, [pc, #116]	; (8016d70 <HAL_ADC_MspInit+0x124>)
 8016cfc:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8016d00:	615a      	str	r2, [r3, #20]
	    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8016d02:	4b1b      	ldr	r3, [pc, #108]	; (8016d70 <HAL_ADC_MspInit+0x124>)
 8016d04:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8016d08:	619a      	str	r2, [r3, #24]
	    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8016d0a:	4b19      	ldr	r3, [pc, #100]	; (8016d70 <HAL_ADC_MspInit+0x124>)
 8016d0c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8016d10:	61da      	str	r2, [r3, #28]
	    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8016d12:	4b17      	ldr	r3, [pc, #92]	; (8016d70 <HAL_ADC_MspInit+0x124>)
 8016d14:	2200      	movs	r2, #0
 8016d16:	621a      	str	r2, [r3, #32]
	    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8016d18:	4b15      	ldr	r3, [pc, #84]	; (8016d70 <HAL_ADC_MspInit+0x124>)
 8016d1a:	2200      	movs	r2, #0
 8016d1c:	625a      	str	r2, [r3, #36]	; 0x24
	    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8016d1e:	4814      	ldr	r0, [pc, #80]	; (8016d70 <HAL_ADC_MspInit+0x124>)
 8016d20:	f006 fc3e 	bl	801d5a0 <HAL_DMA_Init>
 8016d24:	4603      	mov	r3, r0
 8016d26:	2b00      	cmp	r3, #0
 8016d28:	d001      	beq.n	8016d2e <HAL_ADC_MspInit+0xe2>
	    {
	      Error_Handler();
 8016d2a:	f7fa ff2b 	bl	8011b84 <Error_Handler>
	    }

	    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 8016d2e:	687b      	ldr	r3, [r7, #4]
 8016d30:	4a0f      	ldr	r2, [pc, #60]	; (8016d70 <HAL_ADC_MspInit+0x124>)
 8016d32:	639a      	str	r2, [r3, #56]	; 0x38
 8016d34:	4a0e      	ldr	r2, [pc, #56]	; (8016d70 <HAL_ADC_MspInit+0x124>)
 8016d36:	687b      	ldr	r3, [r7, #4]
 8016d38:	6393      	str	r3, [r2, #56]	; 0x38

	    /* ADC1 interrupt Init */
	    HAL_NVIC_SetPriority(ADC_IRQn, 6, 0);
 8016d3a:	2200      	movs	r2, #0
 8016d3c:	2106      	movs	r1, #6
 8016d3e:	2012      	movs	r0, #18
 8016d40:	f006 fbe9 	bl	801d516 <HAL_NVIC_SetPriority>
	    HAL_NVIC_EnableIRQ(ADC_IRQn);
 8016d44:	2012      	movs	r0, #18
 8016d46:	f006 fc02 	bl	801d54e <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN ADC1_MspInit 1 */
    /* DMA2_Stream0_IRQn interrupt configuration */
    HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 6, 0);
 8016d4a:	2200      	movs	r2, #0
 8016d4c:	2106      	movs	r1, #6
 8016d4e:	2038      	movs	r0, #56	; 0x38
 8016d50:	f006 fbe1 	bl	801d516 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8016d54:	2038      	movs	r0, #56	; 0x38
 8016d56:	f006 fbfa 	bl	801d54e <HAL_NVIC_EnableIRQ>
  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8016d5a:	bf00      	nop
 8016d5c:	3728      	adds	r7, #40	; 0x28
 8016d5e:	46bd      	mov	sp, r7
 8016d60:	bd80      	pop	{r7, pc}
 8016d62:	bf00      	nop
 8016d64:	40012000 	.word	0x40012000
 8016d68:	40023800 	.word	0x40023800
 8016d6c:	40020000 	.word	0x40020000
 8016d70:	2000cde4 	.word	0x2000cde4
 8016d74:	40026410 	.word	0x40026410

08016d78 <serialize8>:
static void s_struct_partial(uint8_t *cb,uint8_t siz);
//static void s_struct(uint8_t *cb,uint8_t siz);


void serialize8(uint8_t a)
{
 8016d78:	b580      	push	{r7, lr}
 8016d7a:	b082      	sub	sp, #8
 8016d7c:	af00      	add	r7, sp, #0
 8016d7e:	4603      	mov	r3, r0
 8016d80:	71fb      	strb	r3, [r7, #7]
	SerialSerialize(CURRENTPORT,a);
 8016d82:	4b0a      	ldr	r3, [pc, #40]	; (8016dac <serialize8+0x34>)
 8016d84:	781b      	ldrb	r3, [r3, #0]
 8016d86:	79fa      	ldrb	r2, [r7, #7]
 8016d88:	4611      	mov	r1, r2
 8016d8a:	4618      	mov	r0, r3
 8016d8c:	f000 f9d6 	bl	801713c <SerialSerialize>
	currentPortState->checksum ^= (a & 0xFF);
 8016d90:	4b07      	ldr	r3, [pc, #28]	; (8016db0 <serialize8+0x38>)
 8016d92:	681b      	ldr	r3, [r3, #0]
 8016d94:	7819      	ldrb	r1, [r3, #0]
 8016d96:	4b06      	ldr	r3, [pc, #24]	; (8016db0 <serialize8+0x38>)
 8016d98:	681b      	ldr	r3, [r3, #0]
 8016d9a:	79fa      	ldrb	r2, [r7, #7]
 8016d9c:	404a      	eors	r2, r1
 8016d9e:	b2d2      	uxtb	r2, r2
 8016da0:	701a      	strb	r2, [r3, #0]
}
 8016da2:	bf00      	nop
 8016da4:	3708      	adds	r7, #8
 8016da6:	46bd      	mov	sp, r7
 8016da8:	bd80      	pop	{r7, pc}
 8016daa:	bf00      	nop
 8016dac:	2000d01a 	.word	0x2000d01a
 8016db0:	200000d8 	.word	0x200000d8

08016db4 <read8>:
	serialize8((a>>16) & 0xFF);
	serialize8((a>>24) & 0xFF);
}

uint8_t read8(void)
{
 8016db4:	b480      	push	{r7}
 8016db6:	af00      	add	r7, sp, #0
	return currentPortState->inBuf[currentPortState->indRX++] & 0xff;
 8016db8:	4b07      	ldr	r3, [pc, #28]	; (8016dd8 <read8+0x24>)
 8016dba:	6819      	ldr	r1, [r3, #0]
 8016dbc:	4b06      	ldr	r3, [pc, #24]	; (8016dd8 <read8+0x24>)
 8016dbe:	681b      	ldr	r3, [r3, #0]
 8016dc0:	785a      	ldrb	r2, [r3, #1]
 8016dc2:	1c50      	adds	r0, r2, #1
 8016dc4:	b2c0      	uxtb	r0, r0
 8016dc6:	7058      	strb	r0, [r3, #1]
 8016dc8:	4613      	mov	r3, r2
 8016dca:	440b      	add	r3, r1
 8016dcc:	789b      	ldrb	r3, [r3, #2]
}
 8016dce:	4618      	mov	r0, r3
 8016dd0:	46bd      	mov	sp, r7
 8016dd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016dd6:	4770      	bx	lr
 8016dd8:	200000d8 	.word	0x200000d8

08016ddc <headSerialResponse>:
{
	headSerial(0, s, cmdMSP);
}

void headSerialResponse(uint8_t err, uint8_t s)
{
 8016ddc:	b580      	push	{r7, lr}
 8016dde:	b082      	sub	sp, #8
 8016de0:	af00      	add	r7, sp, #0
 8016de2:	4603      	mov	r3, r0
 8016de4:	460a      	mov	r2, r1
 8016de6:	71fb      	strb	r3, [r7, #7]
 8016de8:	4613      	mov	r3, r2
 8016dea:	71bb      	strb	r3, [r7, #6]
	serialize8('$');
 8016dec:	2024      	movs	r0, #36	; 0x24
 8016dee:	f7ff ffc3 	bl	8016d78 <serialize8>
	serialize8('M');
 8016df2:	204d      	movs	r0, #77	; 0x4d
 8016df4:	f7ff ffc0 	bl	8016d78 <serialize8>
	serialize8(err ? '!' : '>');
 8016df8:	79fb      	ldrb	r3, [r7, #7]
 8016dfa:	2b00      	cmp	r3, #0
 8016dfc:	d001      	beq.n	8016e02 <headSerialResponse+0x26>
 8016dfe:	2321      	movs	r3, #33	; 0x21
 8016e00:	e000      	b.n	8016e04 <headSerialResponse+0x28>
 8016e02:	233e      	movs	r3, #62	; 0x3e
 8016e04:	4618      	mov	r0, r3
 8016e06:	f7ff ffb7 	bl	8016d78 <serialize8>
	currentPortState->checksum = 0;               // start calculating a new checksum
 8016e0a:	4b09      	ldr	r3, [pc, #36]	; (8016e30 <headSerialResponse+0x54>)
 8016e0c:	681b      	ldr	r3, [r3, #0]
 8016e0e:	2200      	movs	r2, #0
 8016e10:	701a      	strb	r2, [r3, #0]
	serialize8(s);
 8016e12:	79bb      	ldrb	r3, [r7, #6]
 8016e14:	4618      	mov	r0, r3
 8016e16:	f7ff ffaf 	bl	8016d78 <serialize8>
	serialize8(currentPortState->cmdMSP);
 8016e1a:	4b05      	ldr	r3, [pc, #20]	; (8016e30 <headSerialResponse+0x54>)
 8016e1c:	681b      	ldr	r3, [r3, #0]
 8016e1e:	f893 3082 	ldrb.w	r3, [r3, #130]	; 0x82
 8016e22:	4618      	mov	r0, r3
 8016e24:	f7ff ffa8 	bl	8016d78 <serialize8>
}
 8016e28:	bf00      	nop
 8016e2a:	3708      	adds	r7, #8
 8016e2c:	46bd      	mov	sp, r7
 8016e2e:	bd80      	pop	{r7, pc}
 8016e30:	200000d8 	.word	0x200000d8

08016e34 <headSerialReply>:

void headSerialReply(uint8_t s)
{
 8016e34:	b580      	push	{r7, lr}
 8016e36:	b082      	sub	sp, #8
 8016e38:	af00      	add	r7, sp, #0
 8016e3a:	4603      	mov	r3, r0
 8016e3c:	71fb      	strb	r3, [r7, #7]
	headSerialResponse(0, s);
 8016e3e:	79fb      	ldrb	r3, [r7, #7]
 8016e40:	4619      	mov	r1, r3
 8016e42:	2000      	movs	r0, #0
 8016e44:	f7ff ffca 	bl	8016ddc <headSerialResponse>
}
 8016e48:	bf00      	nop
 8016e4a:	3708      	adds	r7, #8
 8016e4c:	46bd      	mov	sp, r7
 8016e4e:	bd80      	pop	{r7, pc}

08016e50 <tailSerialReply>:
{
	headSerialResponse(1, s);
}

void tailSerialReply(void)
{
 8016e50:	b580      	push	{r7, lr}
 8016e52:	af00      	add	r7, sp, #0
	SerialSerialize(CURRENTPORT,currentPortState->checksum);
 8016e54:	4b07      	ldr	r3, [pc, #28]	; (8016e74 <tailSerialReply+0x24>)
 8016e56:	781a      	ldrb	r2, [r3, #0]
 8016e58:	4b07      	ldr	r3, [pc, #28]	; (8016e78 <tailSerialReply+0x28>)
 8016e5a:	681b      	ldr	r3, [r3, #0]
 8016e5c:	781b      	ldrb	r3, [r3, #0]
 8016e5e:	4619      	mov	r1, r3
 8016e60:	4610      	mov	r0, r2
 8016e62:	f000 f96b 	bl	801713c <SerialSerialize>
	UartSendData(CURRENTPORT);
 8016e66:	4b03      	ldr	r3, [pc, #12]	; (8016e74 <tailSerialReply+0x24>)
 8016e68:	781b      	ldrb	r3, [r3, #0]
 8016e6a:	4618      	mov	r0, r3
 8016e6c:	f000 f990 	bl	8017190 <UartSendData>
	//serialize8(currentPortState->checksum);
}
 8016e70:	bf00      	nop
 8016e72:	bd80      	pop	{r7, pc}
 8016e74:	2000d01a 	.word	0x2000d01a
 8016e78:	200000d8 	.word	0x200000d8

08016e7c <s_struct_partial>:

void s_struct_partial(uint8_t *cb,uint8_t siz)
{
 8016e7c:	b580      	push	{r7, lr}
 8016e7e:	b082      	sub	sp, #8
 8016e80:	af00      	add	r7, sp, #0
 8016e82:	6078      	str	r0, [r7, #4]
 8016e84:	460b      	mov	r3, r1
 8016e86:	70fb      	strb	r3, [r7, #3]
	while(siz--) serialize8(*cb++);
 8016e88:	e006      	b.n	8016e98 <s_struct_partial+0x1c>
 8016e8a:	687b      	ldr	r3, [r7, #4]
 8016e8c:	1c5a      	adds	r2, r3, #1
 8016e8e:	607a      	str	r2, [r7, #4]
 8016e90:	781b      	ldrb	r3, [r3, #0]
 8016e92:	4618      	mov	r0, r3
 8016e94:	f7ff ff70 	bl	8016d78 <serialize8>
 8016e98:	78fb      	ldrb	r3, [r7, #3]
 8016e9a:	1e5a      	subs	r2, r3, #1
 8016e9c:	70fa      	strb	r2, [r7, #3]
 8016e9e:	2b00      	cmp	r3, #0
 8016ea0:	d1f3      	bne.n	8016e8a <s_struct_partial+0xe>
}
 8016ea2:	bf00      	nop
 8016ea4:	bf00      	nop
 8016ea6:	3708      	adds	r7, #8
 8016ea8:	46bd      	mov	sp, r7
 8016eaa:	bd80      	pop	{r7, pc}

08016eac <s_struct>:

void s_struct(uint8_t *cb,uint8_t siz)
{
 8016eac:	b580      	push	{r7, lr}
 8016eae:	b082      	sub	sp, #8
 8016eb0:	af00      	add	r7, sp, #0
 8016eb2:	6078      	str	r0, [r7, #4]
 8016eb4:	460b      	mov	r3, r1
 8016eb6:	70fb      	strb	r3, [r7, #3]
	headSerialReply(siz);
 8016eb8:	78fb      	ldrb	r3, [r7, #3]
 8016eba:	4618      	mov	r0, r3
 8016ebc:	f7ff ffba 	bl	8016e34 <headSerialReply>
	s_struct_partial(cb,siz);
 8016ec0:	78fb      	ldrb	r3, [r7, #3]
 8016ec2:	4619      	mov	r1, r3
 8016ec4:	6878      	ldr	r0, [r7, #4]
 8016ec6:	f7ff ffd9 	bl	8016e7c <s_struct_partial>
	tailSerialReply();
 8016eca:	f7ff ffc1 	bl	8016e50 <tailSerialReply>
}
 8016ece:	bf00      	nop
 8016ed0:	3708      	adds	r7, #8
 8016ed2:	46bd      	mov	sp, r7
 8016ed4:	bd80      	pop	{r7, pc}
	...

08016ed8 <SerialCom>:
///////////////////////////////////////////////////

void SerialCom(void)
{
 8016ed8:	b580      	push	{r7, lr}
 8016eda:	b082      	sub	sp, #8
 8016edc:	af00      	add	r7, sp, #0
	uint8_t c;

	currentPortState = &ports[_DEF_UART1];
 8016ede:	4b6f      	ldr	r3, [pc, #444]	; (801709c <SerialCom+0x1c4>)
 8016ee0:	4a6f      	ldr	r2, [pc, #444]	; (80170a0 <SerialCom+0x1c8>)
 8016ee2:	601a      	str	r2, [r3, #0]
	CURRENTPORT = _DEF_UART1;
 8016ee4:	4b6f      	ldr	r3, [pc, #444]	; (80170a4 <SerialCom+0x1cc>)
 8016ee6:	2200      	movs	r2, #0
 8016ee8:	701a      	strb	r2, [r3, #0]
	while(uartAvailable(CURRENTPORT) > 0)
 8016eea:	e0c8      	b.n	801707e <SerialCom+0x1a6>
	{
		c = uartRead(CURRENTPORT);
 8016eec:	4b6d      	ldr	r3, [pc, #436]	; (80170a4 <SerialCom+0x1cc>)
 8016eee:	781b      	ldrb	r3, [r3, #0]
 8016ef0:	4618      	mov	r0, r3
 8016ef2:	f000 fb41 	bl	8017578 <uartRead>
 8016ef6:	4603      	mov	r3, r0
 8016ef8:	71fb      	strb	r3, [r7, #7]
		if (currentPortState->c_state == IDLE)
 8016efa:	4b68      	ldr	r3, [pc, #416]	; (801709c <SerialCom+0x1c4>)
 8016efc:	681b      	ldr	r3, [r3, #0]
 8016efe:	f893 3085 	ldrb.w	r3, [r3, #133]	; 0x85
 8016f02:	2b00      	cmp	r3, #0
 8016f04:	d10a      	bne.n	8016f1c <SerialCom+0x44>
		{
			currentPortState->c_state = (c=='$') ? HEADER_START : IDLE;
 8016f06:	79fb      	ldrb	r3, [r7, #7]
 8016f08:	2b24      	cmp	r3, #36	; 0x24
 8016f0a:	bf0c      	ite	eq
 8016f0c:	2301      	moveq	r3, #1
 8016f0e:	2300      	movne	r3, #0
 8016f10:	b2da      	uxtb	r2, r3
 8016f12:	4b62      	ldr	r3, [pc, #392]	; (801709c <SerialCom+0x1c4>)
 8016f14:	681b      	ldr	r3, [r3, #0]
 8016f16:	f883 2085 	strb.w	r2, [r3, #133]	; 0x85
 8016f1a:	e0b0      	b.n	801707e <SerialCom+0x1a6>
		} else if (currentPortState->c_state == HEADER_START)
 8016f1c:	4b5f      	ldr	r3, [pc, #380]	; (801709c <SerialCom+0x1c4>)
 8016f1e:	681b      	ldr	r3, [r3, #0]
 8016f20:	f893 3085 	ldrb.w	r3, [r3, #133]	; 0x85
 8016f24:	2b01      	cmp	r3, #1
 8016f26:	d10a      	bne.n	8016f3e <SerialCom+0x66>
		{
			currentPortState->c_state = (c=='M') ? HEADER_M : IDLE;
 8016f28:	79fb      	ldrb	r3, [r7, #7]
 8016f2a:	2b4d      	cmp	r3, #77	; 0x4d
 8016f2c:	d101      	bne.n	8016f32 <SerialCom+0x5a>
 8016f2e:	2202      	movs	r2, #2
 8016f30:	e000      	b.n	8016f34 <SerialCom+0x5c>
 8016f32:	2200      	movs	r2, #0
 8016f34:	4b59      	ldr	r3, [pc, #356]	; (801709c <SerialCom+0x1c4>)
 8016f36:	681b      	ldr	r3, [r3, #0]
 8016f38:	f883 2085 	strb.w	r2, [r3, #133]	; 0x85
 8016f3c:	e09f      	b.n	801707e <SerialCom+0x1a6>
		} else if (currentPortState->c_state == HEADER_M)
 8016f3e:	4b57      	ldr	r3, [pc, #348]	; (801709c <SerialCom+0x1c4>)
 8016f40:	681b      	ldr	r3, [r3, #0]
 8016f42:	f893 3085 	ldrb.w	r3, [r3, #133]	; 0x85
 8016f46:	2b02      	cmp	r3, #2
 8016f48:	d10a      	bne.n	8016f60 <SerialCom+0x88>
		{
			currentPortState->c_state = (c=='<') ? HEADER_ARROW : IDLE;
 8016f4a:	79fb      	ldrb	r3, [r7, #7]
 8016f4c:	2b3c      	cmp	r3, #60	; 0x3c
 8016f4e:	d101      	bne.n	8016f54 <SerialCom+0x7c>
 8016f50:	2203      	movs	r2, #3
 8016f52:	e000      	b.n	8016f56 <SerialCom+0x7e>
 8016f54:	2200      	movs	r2, #0
 8016f56:	4b51      	ldr	r3, [pc, #324]	; (801709c <SerialCom+0x1c4>)
 8016f58:	681b      	ldr	r3, [r3, #0]
 8016f5a:	f883 2085 	strb.w	r2, [r3, #133]	; 0x85
 8016f5e:	e08e      	b.n	801707e <SerialCom+0x1a6>
		} else if (currentPortState->c_state == HEADER_ARROW)
 8016f60:	4b4e      	ldr	r3, [pc, #312]	; (801709c <SerialCom+0x1c4>)
 8016f62:	681b      	ldr	r3, [r3, #0]
 8016f64:	f893 3085 	ldrb.w	r3, [r3, #133]	; 0x85
 8016f68:	2b03      	cmp	r3, #3
 8016f6a:	d129      	bne.n	8016fc0 <SerialCom+0xe8>
		{
			if (c > INBUF_SIZE)
 8016f6c:	79fb      	ldrb	r3, [r7, #7]
 8016f6e:	2b80      	cmp	r3, #128	; 0x80
 8016f70:	d905      	bls.n	8016f7e <SerialCom+0xa6>
			{  // now we are expecting the payload size
				currentPortState->c_state = IDLE;
 8016f72:	4b4a      	ldr	r3, [pc, #296]	; (801709c <SerialCom+0x1c4>)
 8016f74:	681b      	ldr	r3, [r3, #0]
 8016f76:	2200      	movs	r2, #0
 8016f78:	f883 2085 	strb.w	r2, [r3, #133]	; 0x85
				continue;
 8016f7c:	e07f      	b.n	801707e <SerialCom+0x1a6>
			}
			currentPortState->dataSize = c;
 8016f7e:	4b47      	ldr	r3, [pc, #284]	; (801709c <SerialCom+0x1c4>)
 8016f80:	681b      	ldr	r3, [r3, #0]
 8016f82:	79fa      	ldrb	r2, [r7, #7]
 8016f84:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84
			currentPortState->offset = 0;
 8016f88:	4b44      	ldr	r3, [pc, #272]	; (801709c <SerialCom+0x1c4>)
 8016f8a:	681b      	ldr	r3, [r3, #0]
 8016f8c:	2200      	movs	r2, #0
 8016f8e:	f883 2083 	strb.w	r2, [r3, #131]	; 0x83
			currentPortState->indRX = 0;
 8016f92:	4b42      	ldr	r3, [pc, #264]	; (801709c <SerialCom+0x1c4>)
 8016f94:	681b      	ldr	r3, [r3, #0]
 8016f96:	2200      	movs	r2, #0
 8016f98:	705a      	strb	r2, [r3, #1]
			currentPortState->checksum = 0;
 8016f9a:	4b40      	ldr	r3, [pc, #256]	; (801709c <SerialCom+0x1c4>)
 8016f9c:	681b      	ldr	r3, [r3, #0]
 8016f9e:	2200      	movs	r2, #0
 8016fa0:	701a      	strb	r2, [r3, #0]
			currentPortState->checksum ^= c;
 8016fa2:	4b3e      	ldr	r3, [pc, #248]	; (801709c <SerialCom+0x1c4>)
 8016fa4:	681b      	ldr	r3, [r3, #0]
 8016fa6:	7819      	ldrb	r1, [r3, #0]
 8016fa8:	4b3c      	ldr	r3, [pc, #240]	; (801709c <SerialCom+0x1c4>)
 8016faa:	681b      	ldr	r3, [r3, #0]
 8016fac:	79fa      	ldrb	r2, [r7, #7]
 8016fae:	404a      	eors	r2, r1
 8016fb0:	b2d2      	uxtb	r2, r2
 8016fb2:	701a      	strb	r2, [r3, #0]
			currentPortState->c_state = HEADER_SIZE;
 8016fb4:	4b39      	ldr	r3, [pc, #228]	; (801709c <SerialCom+0x1c4>)
 8016fb6:	681b      	ldr	r3, [r3, #0]
 8016fb8:	2204      	movs	r2, #4
 8016fba:	f883 2085 	strb.w	r2, [r3, #133]	; 0x85
 8016fbe:	e05e      	b.n	801707e <SerialCom+0x1a6>
		} else if (currentPortState->c_state == HEADER_SIZE)
 8016fc0:	4b36      	ldr	r3, [pc, #216]	; (801709c <SerialCom+0x1c4>)
 8016fc2:	681b      	ldr	r3, [r3, #0]
 8016fc4:	f893 3085 	ldrb.w	r3, [r3, #133]	; 0x85
 8016fc8:	2b04      	cmp	r3, #4
 8016fca:	d113      	bne.n	8016ff4 <SerialCom+0x11c>
		{
			currentPortState->cmdMSP = c;
 8016fcc:	4b33      	ldr	r3, [pc, #204]	; (801709c <SerialCom+0x1c4>)
 8016fce:	681b      	ldr	r3, [r3, #0]
 8016fd0:	79fa      	ldrb	r2, [r7, #7]
 8016fd2:	f883 2082 	strb.w	r2, [r3, #130]	; 0x82
			currentPortState->checksum ^= c;
 8016fd6:	4b31      	ldr	r3, [pc, #196]	; (801709c <SerialCom+0x1c4>)
 8016fd8:	681b      	ldr	r3, [r3, #0]
 8016fda:	7819      	ldrb	r1, [r3, #0]
 8016fdc:	4b2f      	ldr	r3, [pc, #188]	; (801709c <SerialCom+0x1c4>)
 8016fde:	681b      	ldr	r3, [r3, #0]
 8016fe0:	79fa      	ldrb	r2, [r7, #7]
 8016fe2:	404a      	eors	r2, r1
 8016fe4:	b2d2      	uxtb	r2, r2
 8016fe6:	701a      	strb	r2, [r3, #0]
			currentPortState->c_state = HEADER_CMD;
 8016fe8:	4b2c      	ldr	r3, [pc, #176]	; (801709c <SerialCom+0x1c4>)
 8016fea:	681b      	ldr	r3, [r3, #0]
 8016fec:	2205      	movs	r2, #5
 8016fee:	f883 2085 	strb.w	r2, [r3, #133]	; 0x85
 8016ff2:	e044      	b.n	801707e <SerialCom+0x1a6>
		} else if (currentPortState->c_state == HEADER_CMD && currentPortState->offset < currentPortState->dataSize)
 8016ff4:	4b29      	ldr	r3, [pc, #164]	; (801709c <SerialCom+0x1c4>)
 8016ff6:	681b      	ldr	r3, [r3, #0]
 8016ff8:	f893 3085 	ldrb.w	r3, [r3, #133]	; 0x85
 8016ffc:	2b05      	cmp	r3, #5
 8016ffe:	d121      	bne.n	8017044 <SerialCom+0x16c>
 8017000:	4b26      	ldr	r3, [pc, #152]	; (801709c <SerialCom+0x1c4>)
 8017002:	681b      	ldr	r3, [r3, #0]
 8017004:	f893 2083 	ldrb.w	r2, [r3, #131]	; 0x83
 8017008:	4b24      	ldr	r3, [pc, #144]	; (801709c <SerialCom+0x1c4>)
 801700a:	681b      	ldr	r3, [r3, #0]
 801700c:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8017010:	429a      	cmp	r2, r3
 8017012:	d217      	bcs.n	8017044 <SerialCom+0x16c>
		{
			currentPortState->checksum ^= c;
 8017014:	4b21      	ldr	r3, [pc, #132]	; (801709c <SerialCom+0x1c4>)
 8017016:	681b      	ldr	r3, [r3, #0]
 8017018:	7819      	ldrb	r1, [r3, #0]
 801701a:	4b20      	ldr	r3, [pc, #128]	; (801709c <SerialCom+0x1c4>)
 801701c:	681b      	ldr	r3, [r3, #0]
 801701e:	79fa      	ldrb	r2, [r7, #7]
 8017020:	404a      	eors	r2, r1
 8017022:	b2d2      	uxtb	r2, r2
 8017024:	701a      	strb	r2, [r3, #0]
			currentPortState->inBuf[currentPortState->offset++] = c;
 8017026:	4b1d      	ldr	r3, [pc, #116]	; (801709c <SerialCom+0x1c4>)
 8017028:	6819      	ldr	r1, [r3, #0]
 801702a:	4b1c      	ldr	r3, [pc, #112]	; (801709c <SerialCom+0x1c4>)
 801702c:	681b      	ldr	r3, [r3, #0]
 801702e:	f893 2083 	ldrb.w	r2, [r3, #131]	; 0x83
 8017032:	1c50      	adds	r0, r2, #1
 8017034:	b2c0      	uxtb	r0, r0
 8017036:	f883 0083 	strb.w	r0, [r3, #131]	; 0x83
 801703a:	4613      	mov	r3, r2
 801703c:	440b      	add	r3, r1
 801703e:	79fa      	ldrb	r2, [r7, #7]
 8017040:	709a      	strb	r2, [r3, #2]
 8017042:	e01c      	b.n	801707e <SerialCom+0x1a6>
		} else if (currentPortState->c_state == HEADER_CMD && currentPortState->offset >= currentPortState->dataSize)
 8017044:	4b15      	ldr	r3, [pc, #84]	; (801709c <SerialCom+0x1c4>)
 8017046:	681b      	ldr	r3, [r3, #0]
 8017048:	f893 3085 	ldrb.w	r3, [r3, #133]	; 0x85
 801704c:	2b05      	cmp	r3, #5
 801704e:	d116      	bne.n	801707e <SerialCom+0x1a6>
 8017050:	4b12      	ldr	r3, [pc, #72]	; (801709c <SerialCom+0x1c4>)
 8017052:	681b      	ldr	r3, [r3, #0]
 8017054:	f893 2083 	ldrb.w	r2, [r3, #131]	; 0x83
 8017058:	4b10      	ldr	r3, [pc, #64]	; (801709c <SerialCom+0x1c4>)
 801705a:	681b      	ldr	r3, [r3, #0]
 801705c:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8017060:	429a      	cmp	r2, r3
 8017062:	d30c      	bcc.n	801707e <SerialCom+0x1a6>
		{
			if (currentPortState->checksum == c)
 8017064:	4b0d      	ldr	r3, [pc, #52]	; (801709c <SerialCom+0x1c4>)
 8017066:	681b      	ldr	r3, [r3, #0]
 8017068:	781b      	ldrb	r3, [r3, #0]
 801706a:	79fa      	ldrb	r2, [r7, #7]
 801706c:	429a      	cmp	r2, r3
 801706e:	d101      	bne.n	8017074 <SerialCom+0x19c>
			{
				evaluateCommand();
 8017070:	f000 f81a 	bl	80170a8 <evaluateCommand>
			}
			currentPortState->c_state = IDLE;
 8017074:	4b09      	ldr	r3, [pc, #36]	; (801709c <SerialCom+0x1c4>)
 8017076:	681b      	ldr	r3, [r3, #0]
 8017078:	2200      	movs	r2, #0
 801707a:	f883 2085 	strb.w	r2, [r3, #133]	; 0x85
	while(uartAvailable(CURRENTPORT) > 0)
 801707e:	4b09      	ldr	r3, [pc, #36]	; (80170a4 <SerialCom+0x1cc>)
 8017080:	781b      	ldrb	r3, [r3, #0]
 8017082:	4618      	mov	r0, r3
 8017084:	f000 fa32 	bl	80174ec <uartAvailable>
 8017088:	4603      	mov	r3, r0
 801708a:	2b00      	cmp	r3, #0
 801708c:	f47f af2e 	bne.w	8016eec <SerialCom+0x14>
		}
	}
}
 8017090:	bf00      	nop
 8017092:	bf00      	nop
 8017094:	3708      	adds	r7, #8
 8017096:	46bd      	mov	sp, r7
 8017098:	bd80      	pop	{r7, pc}
 801709a:	bf00      	nop
 801709c:	200000d8 	.word	0x200000d8
 80170a0:	2000d01c 	.word	0x2000d01c
 80170a4:	2000d01a 	.word	0x2000d01a

080170a8 <evaluateCommand>:

void evaluateCommand(void)
{
 80170a8:	b580      	push	{r7, lr}
 80170aa:	b084      	sub	sp, #16
 80170ac:	af00      	add	r7, sp, #0
	uint8_t i=0;
 80170ae:	2300      	movs	r3, #0
 80170b0:	73fb      	strb	r3, [r7, #15]

	switch(currentPortState->cmdMSP)
 80170b2:	4b1c      	ldr	r3, [pc, #112]	; (8017124 <evaluateCommand+0x7c>)
 80170b4:	681b      	ldr	r3, [r3, #0]
 80170b6:	f893 3082 	ldrb.w	r3, [r3, #130]	; 0x82
 80170ba:	2b66      	cmp	r3, #102	; 0x66
 80170bc:	d002      	beq.n	80170c4 <evaluateCommand+0x1c>
 80170be:	2bc8      	cmp	r3, #200	; 0xc8
 80170c0:	d013      	beq.n	80170ea <evaluateCommand+0x42>
			break;

		default:
			//headSerialError();
			//tailSerialReply();
			break;
 80170c2:	e02b      	b.n	801711c <evaluateCommand+0x74>
			data.water_temp = (float)ds18b20[0].Temperature;
 80170c4:	4b18      	ldr	r3, [pc, #96]	; (8017128 <evaluateCommand+0x80>)
 80170c6:	689b      	ldr	r3, [r3, #8]
 80170c8:	603b      	str	r3, [r7, #0]
			data.water_level = (uint32_t)sonar_tbl[0].filter_distance_cm/10;
 80170ca:	4b18      	ldr	r3, [pc, #96]	; (801712c <evaluateCommand+0x84>)
 80170cc:	699b      	ldr	r3, [r3, #24]
 80170ce:	4a18      	ldr	r2, [pc, #96]	; (8017130 <evaluateCommand+0x88>)
 80170d0:	fba2 2303 	umull	r2, r3, r2, r3
 80170d4:	08db      	lsrs	r3, r3, #3
 80170d6:	607b      	str	r3, [r7, #4]
			data.water_tds = (float)tds_tbl[0].filter_tdsValue;
 80170d8:	4b16      	ldr	r3, [pc, #88]	; (8017134 <evaluateCommand+0x8c>)
 80170da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80170dc:	60bb      	str	r3, [r7, #8]
			s_struct((uint8_t*)&data,12);
 80170de:	463b      	mov	r3, r7
 80170e0:	210c      	movs	r1, #12
 80170e2:	4618      	mov	r0, r3
 80170e4:	f7ff fee2 	bl	8016eac <s_struct>
			break;
 80170e8:	e018      	b.n	801711c <evaluateCommand+0x74>
			Relay[0] = read8();
 80170ea:	f7ff fe63 	bl	8016db4 <read8>
 80170ee:	4603      	mov	r3, r0
 80170f0:	b25a      	sxtb	r2, r3
 80170f2:	4b11      	ldr	r3, [pc, #68]	; (8017138 <evaluateCommand+0x90>)
 80170f4:	701a      	strb	r2, [r3, #0]
			Relay[1] = read8();
 80170f6:	f7ff fe5d 	bl	8016db4 <read8>
 80170fa:	4603      	mov	r3, r0
 80170fc:	b25a      	sxtb	r2, r3
 80170fe:	4b0e      	ldr	r3, [pc, #56]	; (8017138 <evaluateCommand+0x90>)
 8017100:	705a      	strb	r2, [r3, #1]
			Relay[2] = read8();
 8017102:	f7ff fe57 	bl	8016db4 <read8>
 8017106:	4603      	mov	r3, r0
 8017108:	b25a      	sxtb	r2, r3
 801710a:	4b0b      	ldr	r3, [pc, #44]	; (8017138 <evaluateCommand+0x90>)
 801710c:	709a      	strb	r2, [r3, #2]
			Relay[3] = read8();
 801710e:	f7ff fe51 	bl	8016db4 <read8>
 8017112:	4603      	mov	r3, r0
 8017114:	b25a      	sxtb	r2, r3
 8017116:	4b08      	ldr	r3, [pc, #32]	; (8017138 <evaluateCommand+0x90>)
 8017118:	70da      	strb	r2, [r3, #3]
			break;
 801711a:	bf00      	nop
	}

}
 801711c:	bf00      	nop
 801711e:	3710      	adds	r7, #16
 8017120:	46bd      	mov	sp, r7
 8017122:	bd80      	pop	{r7, pc}
 8017124:	200000d8 	.word	0x200000d8
 8017128:	20000768 	.word	0x20000768
 801712c:	2000cc90 	.word	0x2000cc90
 8017130:	cccccccd 	.word	0xcccccccd
 8017134:	2000ce44 	.word	0x2000ce44
 8017138:	2000ce8c 	.word	0x2000ce8c

0801713c <SerialSerialize>:

void SerialSerialize(uint8_t port,uint8_t a) {
 801713c:	b480      	push	{r7}
 801713e:	b085      	sub	sp, #20
 8017140:	af00      	add	r7, sp, #0
 8017142:	4603      	mov	r3, r0
 8017144:	460a      	mov	r2, r1
 8017146:	71fb      	strb	r3, [r7, #7]
 8017148:	4613      	mov	r3, r2
 801714a:	71bb      	strb	r3, [r7, #6]
	uint8_t t = serialHeadTX[port];
 801714c:	79fb      	ldrb	r3, [r7, #7]
 801714e:	4a0e      	ldr	r2, [pc, #56]	; (8017188 <SerialSerialize+0x4c>)
 8017150:	5cd3      	ldrb	r3, [r2, r3]
 8017152:	73fb      	strb	r3, [r7, #15]
	if (++t >= TX_BUFFER_SIZE) t = 0;
 8017154:	7bfb      	ldrb	r3, [r7, #15]
 8017156:	3301      	adds	r3, #1
 8017158:	73fb      	strb	r3, [r7, #15]
 801715a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801715e:	2b00      	cmp	r3, #0
 8017160:	da01      	bge.n	8017166 <SerialSerialize+0x2a>
 8017162:	2300      	movs	r3, #0
 8017164:	73fb      	strb	r3, [r7, #15]
	serialBufferTX[t][port] = a;
 8017166:	7bfa      	ldrb	r2, [r7, #15]
 8017168:	79fb      	ldrb	r3, [r7, #7]
 801716a:	4908      	ldr	r1, [pc, #32]	; (801718c <SerialSerialize+0x50>)
 801716c:	440a      	add	r2, r1
 801716e:	4413      	add	r3, r2
 8017170:	79ba      	ldrb	r2, [r7, #6]
 8017172:	701a      	strb	r2, [r3, #0]
	serialHeadTX[port] = t;
 8017174:	79fb      	ldrb	r3, [r7, #7]
 8017176:	4904      	ldr	r1, [pc, #16]	; (8017188 <SerialSerialize+0x4c>)
 8017178:	7bfa      	ldrb	r2, [r7, #15]
 801717a:	54ca      	strb	r2, [r1, r3]
}
 801717c:	bf00      	nop
 801717e:	3714      	adds	r7, #20
 8017180:	46bd      	mov	sp, r7
 8017182:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017186:	4770      	bx	lr
 8017188:	2000ce90 	.word	0x2000ce90
 801718c:	2000ce98 	.word	0x2000ce98

08017190 <UartSendData>:

void UartSendData(uint8_t port)
{
 8017190:	b590      	push	{r4, r7, lr}
 8017192:	b085      	sub	sp, #20
 8017194:	af00      	add	r7, sp, #0
 8017196:	4603      	mov	r3, r0
 8017198:	71fb      	strb	r3, [r7, #7]
	uint8_t t = serialTailTX[port];
 801719a:	79fb      	ldrb	r3, [r7, #7]
 801719c:	4a36      	ldr	r2, [pc, #216]	; (8017278 <UartSendData+0xe8>)
 801719e:	5cd3      	ldrb	r3, [r2, r3]
 80171a0:	73fb      	strb	r3, [r7, #15]
	switch(port){
 80171a2:	79fb      	ldrb	r3, [r7, #7]
 80171a4:	2b00      	cmp	r3, #0
 80171a6:	d01b      	beq.n	80171e0 <UartSendData+0x50>
 80171a8:	2b01      	cmp	r3, #1
 80171aa:	d049      	beq.n	8017240 <UartSendData+0xb0>
			serialTailTX[port] = t;
			uartWriteIT(_DEF_UART2, serialBufTx_1, serialHead_1);
			serialHead_1 = 0;
			break;
	}
}
 80171ac:	e05f      	b.n	801726e <UartSendData+0xde>
				if (++t >= TX_BUFFER_SIZE) t = 0;
 80171ae:	7bfb      	ldrb	r3, [r7, #15]
 80171b0:	3301      	adds	r3, #1
 80171b2:	73fb      	strb	r3, [r7, #15]
 80171b4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80171b8:	2b00      	cmp	r3, #0
 80171ba:	da01      	bge.n	80171c0 <UartSendData+0x30>
 80171bc:	2300      	movs	r3, #0
 80171be:	73fb      	strb	r3, [r7, #15]
				serialBufTx_0[serialHead_0++] = serialBufferTX[t][port];
 80171c0:	7bf9      	ldrb	r1, [r7, #15]
 80171c2:	79fa      	ldrb	r2, [r7, #7]
 80171c4:	4b2d      	ldr	r3, [pc, #180]	; (801727c <UartSendData+0xec>)
 80171c6:	781b      	ldrb	r3, [r3, #0]
 80171c8:	b2db      	uxtb	r3, r3
 80171ca:	1c58      	adds	r0, r3, #1
 80171cc:	b2c4      	uxtb	r4, r0
 80171ce:	482b      	ldr	r0, [pc, #172]	; (801727c <UartSendData+0xec>)
 80171d0:	7004      	strb	r4, [r0, #0]
 80171d2:	4618      	mov	r0, r3
 80171d4:	4b2a      	ldr	r3, [pc, #168]	; (8017280 <UartSendData+0xf0>)
 80171d6:	440b      	add	r3, r1
 80171d8:	4413      	add	r3, r2
 80171da:	781a      	ldrb	r2, [r3, #0]
 80171dc:	4b29      	ldr	r3, [pc, #164]	; (8017284 <UartSendData+0xf4>)
 80171de:	541a      	strb	r2, [r3, r0]
			while (serialHeadTX[port] != t)
 80171e0:	79fb      	ldrb	r3, [r7, #7]
 80171e2:	4a29      	ldr	r2, [pc, #164]	; (8017288 <UartSendData+0xf8>)
 80171e4:	5cd3      	ldrb	r3, [r2, r3]
 80171e6:	b2db      	uxtb	r3, r3
 80171e8:	7bfa      	ldrb	r2, [r7, #15]
 80171ea:	429a      	cmp	r2, r3
 80171ec:	d1df      	bne.n	80171ae <UartSendData+0x1e>
			serialTailTX[port] = t;
 80171ee:	79fb      	ldrb	r3, [r7, #7]
 80171f0:	4921      	ldr	r1, [pc, #132]	; (8017278 <UartSendData+0xe8>)
 80171f2:	7bfa      	ldrb	r2, [r7, #15]
 80171f4:	54ca      	strb	r2, [r1, r3]
			uartWriteIT(_DEF_UART1, serialBufTx_0, serialHead_0);
 80171f6:	4b21      	ldr	r3, [pc, #132]	; (801727c <UartSendData+0xec>)
 80171f8:	781b      	ldrb	r3, [r3, #0]
 80171fa:	b2db      	uxtb	r3, r3
 80171fc:	461a      	mov	r2, r3
 80171fe:	4921      	ldr	r1, [pc, #132]	; (8017284 <UartSendData+0xf4>)
 8017200:	2000      	movs	r0, #0
 8017202:	f000 fa17 	bl	8017634 <uartWriteIT>
			serialHead_0 = 0;
 8017206:	4b1d      	ldr	r3, [pc, #116]	; (801727c <UartSendData+0xec>)
 8017208:	2200      	movs	r2, #0
 801720a:	701a      	strb	r2, [r3, #0]
			break;
 801720c:	e02f      	b.n	801726e <UartSendData+0xde>
				if (++t >= TX_BUFFER_SIZE) t = 0;
 801720e:	7bfb      	ldrb	r3, [r7, #15]
 8017210:	3301      	adds	r3, #1
 8017212:	73fb      	strb	r3, [r7, #15]
 8017214:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8017218:	2b00      	cmp	r3, #0
 801721a:	da01      	bge.n	8017220 <UartSendData+0x90>
 801721c:	2300      	movs	r3, #0
 801721e:	73fb      	strb	r3, [r7, #15]
				serialBufTx_1[serialHead_1++] = serialBufferTX[t][port];
 8017220:	7bf9      	ldrb	r1, [r7, #15]
 8017222:	79fa      	ldrb	r2, [r7, #7]
 8017224:	4b19      	ldr	r3, [pc, #100]	; (801728c <UartSendData+0xfc>)
 8017226:	781b      	ldrb	r3, [r3, #0]
 8017228:	b2db      	uxtb	r3, r3
 801722a:	1c58      	adds	r0, r3, #1
 801722c:	b2c4      	uxtb	r4, r0
 801722e:	4817      	ldr	r0, [pc, #92]	; (801728c <UartSendData+0xfc>)
 8017230:	7004      	strb	r4, [r0, #0]
 8017232:	4618      	mov	r0, r3
 8017234:	4b12      	ldr	r3, [pc, #72]	; (8017280 <UartSendData+0xf0>)
 8017236:	440b      	add	r3, r1
 8017238:	4413      	add	r3, r2
 801723a:	781a      	ldrb	r2, [r3, #0]
 801723c:	4b14      	ldr	r3, [pc, #80]	; (8017290 <UartSendData+0x100>)
 801723e:	541a      	strb	r2, [r3, r0]
			while (serialHeadTX[port] != t)
 8017240:	79fb      	ldrb	r3, [r7, #7]
 8017242:	4a11      	ldr	r2, [pc, #68]	; (8017288 <UartSendData+0xf8>)
 8017244:	5cd3      	ldrb	r3, [r2, r3]
 8017246:	b2db      	uxtb	r3, r3
 8017248:	7bfa      	ldrb	r2, [r7, #15]
 801724a:	429a      	cmp	r2, r3
 801724c:	d1df      	bne.n	801720e <UartSendData+0x7e>
			serialTailTX[port] = t;
 801724e:	79fb      	ldrb	r3, [r7, #7]
 8017250:	4909      	ldr	r1, [pc, #36]	; (8017278 <UartSendData+0xe8>)
 8017252:	7bfa      	ldrb	r2, [r7, #15]
 8017254:	54ca      	strb	r2, [r1, r3]
			uartWriteIT(_DEF_UART2, serialBufTx_1, serialHead_1);
 8017256:	4b0d      	ldr	r3, [pc, #52]	; (801728c <UartSendData+0xfc>)
 8017258:	781b      	ldrb	r3, [r3, #0]
 801725a:	b2db      	uxtb	r3, r3
 801725c:	461a      	mov	r2, r3
 801725e:	490c      	ldr	r1, [pc, #48]	; (8017290 <UartSendData+0x100>)
 8017260:	2001      	movs	r0, #1
 8017262:	f000 f9e7 	bl	8017634 <uartWriteIT>
			serialHead_1 = 0;
 8017266:	4b09      	ldr	r3, [pc, #36]	; (801728c <UartSendData+0xfc>)
 8017268:	2200      	movs	r2, #0
 801726a:	701a      	strb	r2, [r3, #0]
			break;
 801726c:	bf00      	nop
}
 801726e:	bf00      	nop
 8017270:	3714      	adds	r7, #20
 8017272:	46bd      	mov	sp, r7
 8017274:	bd90      	pop	{r4, r7, pc}
 8017276:	bf00      	nop
 8017278:	2000ce94 	.word	0x2000ce94
 801727c:	2000d018 	.word	0x2000d018
 8017280:	2000ce98 	.word	0x2000ce98
 8017284:	2000cf18 	.word	0x2000cf18
 8017288:	2000ce90 	.word	0x2000ce90
 801728c:	2000d019 	.word	0x2000d019
 8017290:	2000cf98 	.word	0x2000cf98

08017294 <uartInit>:
#endif



bool uartInit(void)
{
 8017294:	b480      	push	{r7}
 8017296:	b083      	sub	sp, #12
 8017298:	af00      	add	r7, sp, #0
  for (int i=0; i<UART_MAX_CH; i++)
 801729a:	2300      	movs	r3, #0
 801729c:	607b      	str	r3, [r7, #4]
 801729e:	e007      	b.n	80172b0 <uartInit+0x1c>
  {
    is_open[i] = false;
 80172a0:	4a08      	ldr	r2, [pc, #32]	; (80172c4 <uartInit+0x30>)
 80172a2:	687b      	ldr	r3, [r7, #4]
 80172a4:	4413      	add	r3, r2
 80172a6:	2200      	movs	r2, #0
 80172a8:	701a      	strb	r2, [r3, #0]
  for (int i=0; i<UART_MAX_CH; i++)
 80172aa:	687b      	ldr	r3, [r7, #4]
 80172ac:	3301      	adds	r3, #1
 80172ae:	607b      	str	r3, [r7, #4]
 80172b0:	687b      	ldr	r3, [r7, #4]
 80172b2:	2b00      	cmp	r3, #0
 80172b4:	ddf4      	ble.n	80172a0 <uartInit+0xc>
  }


  return true;
 80172b6:	2301      	movs	r3, #1
}
 80172b8:	4618      	mov	r0, r3
 80172ba:	370c      	adds	r7, #12
 80172bc:	46bd      	mov	sp, r7
 80172be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80172c2:	4770      	bx	lr
 80172c4:	2000d128 	.word	0x2000d128

080172c8 <uartOpen>:

bool uartOpen(uint8_t ch, uint32_t baud)
{
 80172c8:	b580      	push	{r7, lr}
 80172ca:	b086      	sub	sp, #24
 80172cc:	af00      	add	r7, sp, #0
 80172ce:	4603      	mov	r3, r0
 80172d0:	6039      	str	r1, [r7, #0]
 80172d2:	71fb      	strb	r3, [r7, #7]
  bool ret = false;
 80172d4:	2300      	movs	r3, #0
 80172d6:	75fb      	strb	r3, [r7, #23]

  switch(ch)
 80172d8:	79fb      	ldrb	r3, [r7, #7]
 80172da:	2b00      	cmp	r3, #0
 80172dc:	d002      	beq.n	80172e4 <uartOpen+0x1c>
 80172de:	2b01      	cmp	r3, #1
 80172e0:	d078      	beq.n	80173d4 <uartOpen+0x10c>
 80172e2:	e0ef      	b.n	80174c4 <uartOpen+0x1fc>
  {
    case _DEF_UART1:
        huart1.Instance         = USART1;
 80172e4:	4b7a      	ldr	r3, [pc, #488]	; (80174d0 <uartOpen+0x208>)
 80172e6:	4a7b      	ldr	r2, [pc, #492]	; (80174d4 <uartOpen+0x20c>)
 80172e8:	601a      	str	r2, [r3, #0]
        huart1.Init.BaudRate    = baud;
 80172ea:	4a79      	ldr	r2, [pc, #484]	; (80174d0 <uartOpen+0x208>)
 80172ec:	683b      	ldr	r3, [r7, #0]
 80172ee:	6053      	str	r3, [r2, #4]
        huart1.Init.WordLength  = UART_WORDLENGTH_8B;
 80172f0:	4b77      	ldr	r3, [pc, #476]	; (80174d0 <uartOpen+0x208>)
 80172f2:	2200      	movs	r2, #0
 80172f4:	609a      	str	r2, [r3, #8]
        huart1.Init.StopBits    = UART_STOPBITS_1;
 80172f6:	4b76      	ldr	r3, [pc, #472]	; (80174d0 <uartOpen+0x208>)
 80172f8:	2200      	movs	r2, #0
 80172fa:	60da      	str	r2, [r3, #12]
        huart1.Init.Parity      = UART_PARITY_NONE;
 80172fc:	4b74      	ldr	r3, [pc, #464]	; (80174d0 <uartOpen+0x208>)
 80172fe:	2200      	movs	r2, #0
 8017300:	611a      	str	r2, [r3, #16]
        huart1.Init.Mode        = UART_MODE_TX_RX;
 8017302:	4b73      	ldr	r3, [pc, #460]	; (80174d0 <uartOpen+0x208>)
 8017304:	220c      	movs	r2, #12
 8017306:	615a      	str	r2, [r3, #20]
        huart1.Init.HwFlowCtl   = UART_HWCONTROL_NONE;
 8017308:	4b71      	ldr	r3, [pc, #452]	; (80174d0 <uartOpen+0x208>)
 801730a:	2200      	movs	r2, #0
 801730c:	619a      	str	r2, [r3, #24]
        huart1.Init.OverSampling= UART_OVERSAMPLING_16;
 801730e:	4b70      	ldr	r3, [pc, #448]	; (80174d0 <uartOpen+0x208>)
 8017310:	2200      	movs	r2, #0
 8017312:	61da      	str	r2, [r3, #28]

        HAL_UART_DeInit(&huart1);
 8017314:	486e      	ldr	r0, [pc, #440]	; (80174d0 <uartOpen+0x208>)
 8017316:	f00a ffe6 	bl	80222e6 <HAL_UART_DeInit>

        qbufferCreate(&qbuffer[ch], &rx_buf[0], 256);
 801731a:	79fb      	ldrb	r3, [r7, #7]
 801731c:	011b      	lsls	r3, r3, #4
 801731e:	4a6e      	ldr	r2, [pc, #440]	; (80174d8 <uartOpen+0x210>)
 8017320:	4413      	add	r3, r2
 8017322:	f44f 7280 	mov.w	r2, #256	; 0x100
 8017326:	496d      	ldr	r1, [pc, #436]	; (80174dc <uartOpen+0x214>)
 8017328:	4618      	mov	r0, r3
 801732a:	f7fa fdf8 	bl	8011f1e <qbufferCreate>

        /* DMA controller clock enable */
        __HAL_RCC_DMA2_CLK_ENABLE();
 801732e:	2300      	movs	r3, #0
 8017330:	613b      	str	r3, [r7, #16]
 8017332:	4b6b      	ldr	r3, [pc, #428]	; (80174e0 <uartOpen+0x218>)
 8017334:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8017336:	4a6a      	ldr	r2, [pc, #424]	; (80174e0 <uartOpen+0x218>)
 8017338:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 801733c:	6313      	str	r3, [r2, #48]	; 0x30
 801733e:	4b68      	ldr	r3, [pc, #416]	; (80174e0 <uartOpen+0x218>)
 8017340:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8017342:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8017346:	613b      	str	r3, [r7, #16]
 8017348:	693b      	ldr	r3, [r7, #16]

        /* DMA interrupt init */
        /* DMA2_Stream2_IRQn interrupt configuration */
        HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 4, 0);
 801734a:	2200      	movs	r2, #0
 801734c:	2104      	movs	r1, #4
 801734e:	203a      	movs	r0, #58	; 0x3a
 8017350:	f006 f8e1 	bl	801d516 <HAL_NVIC_SetPriority>
        HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 8017354:	203a      	movs	r0, #58	; 0x3a
 8017356:	f006 f8fa 	bl	801d54e <HAL_NVIC_EnableIRQ>
        /* DMA2_Stream7_IRQn interrupt configuration */
        HAL_NVIC_SetPriority(DMA2_Stream7_IRQn, 4, 0);
 801735a:	2200      	movs	r2, #0
 801735c:	2104      	movs	r1, #4
 801735e:	2046      	movs	r0, #70	; 0x46
 8017360:	f006 f8d9 	bl	801d516 <HAL_NVIC_SetPriority>
        HAL_NVIC_EnableIRQ(DMA2_Stream7_IRQn);
 8017364:	2046      	movs	r0, #70	; 0x46
 8017366:	f006 f8f2 	bl	801d54e <HAL_NVIC_EnableIRQ>

        if (HAL_UART_Init(&huart1) != HAL_OK)
 801736a:	4859      	ldr	r0, [pc, #356]	; (80174d0 <uartOpen+0x208>)
 801736c:	f00a ff6e 	bl	802224c <HAL_UART_Init>
 8017370:	4603      	mov	r3, r0
 8017372:	2b00      	cmp	r3, #0
 8017374:	d002      	beq.n	801737c <uartOpen+0xb4>
        {
          ret = false;
 8017376:	2300      	movs	r3, #0
 8017378:	75fb      	strb	r3, [r7, #23]
          }

          qbuffer[ch].in  = qbuffer[ch].len - hdma_usart1_rx.Instance->NDTR;
          qbuffer[ch].out = qbuffer[ch].in;
        }
      break;
 801737a:	e0a3      	b.n	80174c4 <uartOpen+0x1fc>
          ret = true;
 801737c:	2301      	movs	r3, #1
 801737e:	75fb      	strb	r3, [r7, #23]
          is_open[ch] = true;
 8017380:	79fb      	ldrb	r3, [r7, #7]
 8017382:	4a58      	ldr	r2, [pc, #352]	; (80174e4 <uartOpen+0x21c>)
 8017384:	2101      	movs	r1, #1
 8017386:	54d1      	strb	r1, [r2, r3]
          if(HAL_UART_Receive_DMA(&huart1, (uint8_t *)&rx_buf[0], 256) != HAL_OK)
 8017388:	f44f 7280 	mov.w	r2, #256	; 0x100
 801738c:	4953      	ldr	r1, [pc, #332]	; (80174dc <uartOpen+0x214>)
 801738e:	4850      	ldr	r0, [pc, #320]	; (80174d0 <uartOpen+0x208>)
 8017390:	f00b f8b4 	bl	80224fc <HAL_UART_Receive_DMA>
 8017394:	4603      	mov	r3, r0
 8017396:	2b00      	cmp	r3, #0
 8017398:	d001      	beq.n	801739e <uartOpen+0xd6>
            ret = false;
 801739a:	2300      	movs	r3, #0
 801739c:	75fb      	strb	r3, [r7, #23]
          qbuffer[ch].in  = qbuffer[ch].len - hdma_usart1_rx.Instance->NDTR;
 801739e:	79fb      	ldrb	r3, [r7, #7]
 80173a0:	4a4d      	ldr	r2, [pc, #308]	; (80174d8 <uartOpen+0x210>)
 80173a2:	011b      	lsls	r3, r3, #4
 80173a4:	4413      	add	r3, r2
 80173a6:	3308      	adds	r3, #8
 80173a8:	6819      	ldr	r1, [r3, #0]
 80173aa:	4b4f      	ldr	r3, [pc, #316]	; (80174e8 <uartOpen+0x220>)
 80173ac:	681b      	ldr	r3, [r3, #0]
 80173ae:	685a      	ldr	r2, [r3, #4]
 80173b0:	79fb      	ldrb	r3, [r7, #7]
 80173b2:	1a8a      	subs	r2, r1, r2
 80173b4:	4948      	ldr	r1, [pc, #288]	; (80174d8 <uartOpen+0x210>)
 80173b6:	011b      	lsls	r3, r3, #4
 80173b8:	440b      	add	r3, r1
 80173ba:	601a      	str	r2, [r3, #0]
          qbuffer[ch].out = qbuffer[ch].in;
 80173bc:	79fa      	ldrb	r2, [r7, #7]
 80173be:	79fb      	ldrb	r3, [r7, #7]
 80173c0:	4945      	ldr	r1, [pc, #276]	; (80174d8 <uartOpen+0x210>)
 80173c2:	0112      	lsls	r2, r2, #4
 80173c4:	440a      	add	r2, r1
 80173c6:	6812      	ldr	r2, [r2, #0]
 80173c8:	4943      	ldr	r1, [pc, #268]	; (80174d8 <uartOpen+0x210>)
 80173ca:	011b      	lsls	r3, r3, #4
 80173cc:	440b      	add	r3, r1
 80173ce:	3304      	adds	r3, #4
 80173d0:	601a      	str	r2, [r3, #0]
      break;
 80173d2:	e077      	b.n	80174c4 <uartOpen+0x1fc>

    case _DEF_UART2:
      huart1.Instance         = USART1;
 80173d4:	4b3e      	ldr	r3, [pc, #248]	; (80174d0 <uartOpen+0x208>)
 80173d6:	4a3f      	ldr	r2, [pc, #252]	; (80174d4 <uartOpen+0x20c>)
 80173d8:	601a      	str	r2, [r3, #0]
      huart1.Init.BaudRate    = baud;
 80173da:	4a3d      	ldr	r2, [pc, #244]	; (80174d0 <uartOpen+0x208>)
 80173dc:	683b      	ldr	r3, [r7, #0]
 80173de:	6053      	str	r3, [r2, #4]
      huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80173e0:	4b3b      	ldr	r3, [pc, #236]	; (80174d0 <uartOpen+0x208>)
 80173e2:	2200      	movs	r2, #0
 80173e4:	609a      	str	r2, [r3, #8]
      huart1.Init.StopBits = UART_STOPBITS_1;
 80173e6:	4b3a      	ldr	r3, [pc, #232]	; (80174d0 <uartOpen+0x208>)
 80173e8:	2200      	movs	r2, #0
 80173ea:	60da      	str	r2, [r3, #12]
      huart1.Init.Parity = UART_PARITY_NONE;
 80173ec:	4b38      	ldr	r3, [pc, #224]	; (80174d0 <uartOpen+0x208>)
 80173ee:	2200      	movs	r2, #0
 80173f0:	611a      	str	r2, [r3, #16]
      huart1.Init.Mode = UART_MODE_TX_RX;
 80173f2:	4b37      	ldr	r3, [pc, #220]	; (80174d0 <uartOpen+0x208>)
 80173f4:	220c      	movs	r2, #12
 80173f6:	615a      	str	r2, [r3, #20]
      huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80173f8:	4b35      	ldr	r3, [pc, #212]	; (80174d0 <uartOpen+0x208>)
 80173fa:	2200      	movs	r2, #0
 80173fc:	619a      	str	r2, [r3, #24]
      huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80173fe:	4b34      	ldr	r3, [pc, #208]	; (80174d0 <uartOpen+0x208>)
 8017400:	2200      	movs	r2, #0
 8017402:	61da      	str	r2, [r3, #28]

      HAL_UART_DeInit(&huart1);
 8017404:	4832      	ldr	r0, [pc, #200]	; (80174d0 <uartOpen+0x208>)
 8017406:	f00a ff6e 	bl	80222e6 <HAL_UART_DeInit>

      qbufferCreate(&qbuffer[ch], &rx_buf[0], 256);
 801740a:	79fb      	ldrb	r3, [r7, #7]
 801740c:	011b      	lsls	r3, r3, #4
 801740e:	4a32      	ldr	r2, [pc, #200]	; (80174d8 <uartOpen+0x210>)
 8017410:	4413      	add	r3, r2
 8017412:	f44f 7280 	mov.w	r2, #256	; 0x100
 8017416:	4931      	ldr	r1, [pc, #196]	; (80174dc <uartOpen+0x214>)
 8017418:	4618      	mov	r0, r3
 801741a:	f7fa fd80 	bl	8011f1e <qbufferCreate>

      /* DMA controller clock enable */
      __HAL_RCC_DMA2_CLK_ENABLE();
 801741e:	2300      	movs	r3, #0
 8017420:	60fb      	str	r3, [r7, #12]
 8017422:	4b2f      	ldr	r3, [pc, #188]	; (80174e0 <uartOpen+0x218>)
 8017424:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8017426:	4a2e      	ldr	r2, [pc, #184]	; (80174e0 <uartOpen+0x218>)
 8017428:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 801742c:	6313      	str	r3, [r2, #48]	; 0x30
 801742e:	4b2c      	ldr	r3, [pc, #176]	; (80174e0 <uartOpen+0x218>)
 8017430:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8017432:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8017436:	60fb      	str	r3, [r7, #12]
 8017438:	68fb      	ldr	r3, [r7, #12]

      /* DMA interrupt init */
      /* DMA2_Stream2_IRQn interrupt configuration */
      HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 4, 0);
 801743a:	2200      	movs	r2, #0
 801743c:	2104      	movs	r1, #4
 801743e:	203a      	movs	r0, #58	; 0x3a
 8017440:	f006 f869 	bl	801d516 <HAL_NVIC_SetPriority>
      HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 8017444:	203a      	movs	r0, #58	; 0x3a
 8017446:	f006 f882 	bl	801d54e <HAL_NVIC_EnableIRQ>
      /* DMA2_Stream7_IRQn interrupt configuration */
      HAL_NVIC_SetPriority(DMA2_Stream7_IRQn, 4, 0);
 801744a:	2200      	movs	r2, #0
 801744c:	2104      	movs	r1, #4
 801744e:	2046      	movs	r0, #70	; 0x46
 8017450:	f006 f861 	bl	801d516 <HAL_NVIC_SetPriority>
      HAL_NVIC_EnableIRQ(DMA2_Stream7_IRQn);
 8017454:	2046      	movs	r0, #70	; 0x46
 8017456:	f006 f87a 	bl	801d54e <HAL_NVIC_EnableIRQ>


      if (HAL_UART_Init(&huart1) != HAL_OK)
 801745a:	481d      	ldr	r0, [pc, #116]	; (80174d0 <uartOpen+0x208>)
 801745c:	f00a fef6 	bl	802224c <HAL_UART_Init>
 8017460:	4603      	mov	r3, r0
 8017462:	2b00      	cmp	r3, #0
 8017464:	d002      	beq.n	801746c <uartOpen+0x1a4>
      {
        ret = false;
 8017466:	2300      	movs	r3, #0
 8017468:	75fb      	strb	r3, [r7, #23]
        }

        qbuffer[ch].in  = qbuffer[ch].len - hdma_usart1_rx.Instance->NDTR;
        qbuffer[ch].out = qbuffer[ch].in;
      }
      break;
 801746a:	e02a      	b.n	80174c2 <uartOpen+0x1fa>
        ret = true;
 801746c:	2301      	movs	r3, #1
 801746e:	75fb      	strb	r3, [r7, #23]
        is_open[ch] = true;
 8017470:	79fb      	ldrb	r3, [r7, #7]
 8017472:	4a1c      	ldr	r2, [pc, #112]	; (80174e4 <uartOpen+0x21c>)
 8017474:	2101      	movs	r1, #1
 8017476:	54d1      	strb	r1, [r2, r3]
        if(HAL_UART_Receive_DMA(&huart1, (uint8_t *)&rx_buf[0], 256) != HAL_OK)
 8017478:	f44f 7280 	mov.w	r2, #256	; 0x100
 801747c:	4917      	ldr	r1, [pc, #92]	; (80174dc <uartOpen+0x214>)
 801747e:	4814      	ldr	r0, [pc, #80]	; (80174d0 <uartOpen+0x208>)
 8017480:	f00b f83c 	bl	80224fc <HAL_UART_Receive_DMA>
 8017484:	4603      	mov	r3, r0
 8017486:	2b00      	cmp	r3, #0
 8017488:	d001      	beq.n	801748e <uartOpen+0x1c6>
          ret = false;
 801748a:	2300      	movs	r3, #0
 801748c:	75fb      	strb	r3, [r7, #23]
        qbuffer[ch].in  = qbuffer[ch].len - hdma_usart1_rx.Instance->NDTR;
 801748e:	79fb      	ldrb	r3, [r7, #7]
 8017490:	4a11      	ldr	r2, [pc, #68]	; (80174d8 <uartOpen+0x210>)
 8017492:	011b      	lsls	r3, r3, #4
 8017494:	4413      	add	r3, r2
 8017496:	3308      	adds	r3, #8
 8017498:	6819      	ldr	r1, [r3, #0]
 801749a:	4b13      	ldr	r3, [pc, #76]	; (80174e8 <uartOpen+0x220>)
 801749c:	681b      	ldr	r3, [r3, #0]
 801749e:	685a      	ldr	r2, [r3, #4]
 80174a0:	79fb      	ldrb	r3, [r7, #7]
 80174a2:	1a8a      	subs	r2, r1, r2
 80174a4:	490c      	ldr	r1, [pc, #48]	; (80174d8 <uartOpen+0x210>)
 80174a6:	011b      	lsls	r3, r3, #4
 80174a8:	440b      	add	r3, r1
 80174aa:	601a      	str	r2, [r3, #0]
        qbuffer[ch].out = qbuffer[ch].in;
 80174ac:	79fa      	ldrb	r2, [r7, #7]
 80174ae:	79fb      	ldrb	r3, [r7, #7]
 80174b0:	4909      	ldr	r1, [pc, #36]	; (80174d8 <uartOpen+0x210>)
 80174b2:	0112      	lsls	r2, r2, #4
 80174b4:	440a      	add	r2, r1
 80174b6:	6812      	ldr	r2, [r2, #0]
 80174b8:	4907      	ldr	r1, [pc, #28]	; (80174d8 <uartOpen+0x210>)
 80174ba:	011b      	lsls	r3, r3, #4
 80174bc:	440b      	add	r3, r1
 80174be:	3304      	adds	r3, #4
 80174c0:	601a      	str	r2, [r3, #0]
      break;
 80174c2:	bf00      	nop
  }

  return ret;
 80174c4:	7dfb      	ldrb	r3, [r7, #23]
}
 80174c6:	4618      	mov	r0, r3
 80174c8:	3718      	adds	r7, #24
 80174ca:	46bd      	mov	sp, r7
 80174cc:	bd80      	pop	{r7, pc}
 80174ce:	bf00      	nop
 80174d0:	2000d23c 	.word	0x2000d23c
 80174d4:	40011000 	.word	0x40011000
 80174d8:	2000d12c 	.word	0x2000d12c
 80174dc:	2000d13c 	.word	0x2000d13c
 80174e0:	40023800 	.word	0x40023800
 80174e4:	2000d128 	.word	0x2000d128
 80174e8:	2000d2dc 	.word	0x2000d2dc

080174ec <uartAvailable>:

uint32_t uartAvailable(uint8_t ch)
{
 80174ec:	b580      	push	{r7, lr}
 80174ee:	b084      	sub	sp, #16
 80174f0:	af00      	add	r7, sp, #0
 80174f2:	4603      	mov	r3, r0
 80174f4:	71fb      	strb	r3, [r7, #7]
  uint32_t ret = 0;
 80174f6:	2300      	movs	r3, #0
 80174f8:	60fb      	str	r3, [r7, #12]

  switch(ch)
 80174fa:	79fb      	ldrb	r3, [r7, #7]
 80174fc:	2b00      	cmp	r3, #0
 80174fe:	d002      	beq.n	8017506 <uartAvailable+0x1a>
 8017500:	2b01      	cmp	r3, #1
 8017502:	d018      	beq.n	8017536 <uartAvailable+0x4a>
 8017504:	e02f      	b.n	8017566 <uartAvailable+0x7a>
  {
    case _DEF_UART1:
      qbuffer[ch].in = (qbuffer[ch].len - hdma_usart1_rx.Instance->NDTR);
 8017506:	79fb      	ldrb	r3, [r7, #7]
 8017508:	4a19      	ldr	r2, [pc, #100]	; (8017570 <uartAvailable+0x84>)
 801750a:	011b      	lsls	r3, r3, #4
 801750c:	4413      	add	r3, r2
 801750e:	3308      	adds	r3, #8
 8017510:	6819      	ldr	r1, [r3, #0]
 8017512:	4b18      	ldr	r3, [pc, #96]	; (8017574 <uartAvailable+0x88>)
 8017514:	681b      	ldr	r3, [r3, #0]
 8017516:	685a      	ldr	r2, [r3, #4]
 8017518:	79fb      	ldrb	r3, [r7, #7]
 801751a:	1a8a      	subs	r2, r1, r2
 801751c:	4914      	ldr	r1, [pc, #80]	; (8017570 <uartAvailable+0x84>)
 801751e:	011b      	lsls	r3, r3, #4
 8017520:	440b      	add	r3, r1
 8017522:	601a      	str	r2, [r3, #0]
      ret = qbufferAvailable(&qbuffer[ch]);
 8017524:	79fb      	ldrb	r3, [r7, #7]
 8017526:	011b      	lsls	r3, r3, #4
 8017528:	4a11      	ldr	r2, [pc, #68]	; (8017570 <uartAvailable+0x84>)
 801752a:	4413      	add	r3, r2
 801752c:	4618      	mov	r0, r3
 801752e:	f7fa fd4e 	bl	8011fce <qbufferAvailable>
 8017532:	60f8      	str	r0, [r7, #12]
      break;
 8017534:	e017      	b.n	8017566 <uartAvailable+0x7a>

    case _DEF_UART2:
      qbuffer[ch].in = (qbuffer[ch].len - hdma_usart1_rx.Instance->NDTR);
 8017536:	79fb      	ldrb	r3, [r7, #7]
 8017538:	4a0d      	ldr	r2, [pc, #52]	; (8017570 <uartAvailable+0x84>)
 801753a:	011b      	lsls	r3, r3, #4
 801753c:	4413      	add	r3, r2
 801753e:	3308      	adds	r3, #8
 8017540:	6819      	ldr	r1, [r3, #0]
 8017542:	4b0c      	ldr	r3, [pc, #48]	; (8017574 <uartAvailable+0x88>)
 8017544:	681b      	ldr	r3, [r3, #0]
 8017546:	685a      	ldr	r2, [r3, #4]
 8017548:	79fb      	ldrb	r3, [r7, #7]
 801754a:	1a8a      	subs	r2, r1, r2
 801754c:	4908      	ldr	r1, [pc, #32]	; (8017570 <uartAvailable+0x84>)
 801754e:	011b      	lsls	r3, r3, #4
 8017550:	440b      	add	r3, r1
 8017552:	601a      	str	r2, [r3, #0]
      ret = qbufferAvailable(&qbuffer[ch]);
 8017554:	79fb      	ldrb	r3, [r7, #7]
 8017556:	011b      	lsls	r3, r3, #4
 8017558:	4a05      	ldr	r2, [pc, #20]	; (8017570 <uartAvailable+0x84>)
 801755a:	4413      	add	r3, r2
 801755c:	4618      	mov	r0, r3
 801755e:	f7fa fd36 	bl	8011fce <qbufferAvailable>
 8017562:	60f8      	str	r0, [r7, #12]
      break;
 8017564:	bf00      	nop
  }

  return ret;
 8017566:	68fb      	ldr	r3, [r7, #12]
}
 8017568:	4618      	mov	r0, r3
 801756a:	3710      	adds	r7, #16
 801756c:	46bd      	mov	sp, r7
 801756e:	bd80      	pop	{r7, pc}
 8017570:	2000d12c 	.word	0x2000d12c
 8017574:	2000d2dc 	.word	0x2000d2dc

08017578 <uartRead>:

uint8_t uartRead(uint8_t ch)
{
 8017578:	b580      	push	{r7, lr}
 801757a:	b084      	sub	sp, #16
 801757c:	af00      	add	r7, sp, #0
 801757e:	4603      	mov	r3, r0
 8017580:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 0;
 8017582:	2300      	movs	r3, #0
 8017584:	73fb      	strb	r3, [r7, #15]

  switch(ch)
 8017586:	79fb      	ldrb	r3, [r7, #7]
 8017588:	2b00      	cmp	r3, #0
 801758a:	d002      	beq.n	8017592 <uartRead+0x1a>
 801758c:	2b01      	cmp	r3, #1
 801758e:	d008      	beq.n	80175a2 <uartRead+0x2a>
 8017590:	e00f      	b.n	80175b2 <uartRead+0x3a>
  {
    case _DEF_UART1:
      qbufferRead(&qbuffer[_DEF_UART1], &ret, 1);
 8017592:	f107 030f 	add.w	r3, r7, #15
 8017596:	2201      	movs	r2, #1
 8017598:	4619      	mov	r1, r3
 801759a:	4808      	ldr	r0, [pc, #32]	; (80175bc <uartRead+0x44>)
 801759c:	f7fa fcda 	bl	8011f54 <qbufferRead>
      break;
 80175a0:	e007      	b.n	80175b2 <uartRead+0x3a>

    case _DEF_UART2:
      qbufferRead(&qbuffer[_DEF_UART2], &ret, 1);
 80175a2:	f107 030f 	add.w	r3, r7, #15
 80175a6:	2201      	movs	r2, #1
 80175a8:	4619      	mov	r1, r3
 80175aa:	4805      	ldr	r0, [pc, #20]	; (80175c0 <uartRead+0x48>)
 80175ac:	f7fa fcd2 	bl	8011f54 <qbufferRead>
      break;
 80175b0:	bf00      	nop
  }

  return ret;
 80175b2:	7bfb      	ldrb	r3, [r7, #15]
}
 80175b4:	4618      	mov	r0, r3
 80175b6:	3710      	adds	r7, #16
 80175b8:	46bd      	mov	sp, r7
 80175ba:	bd80      	pop	{r7, pc}
 80175bc:	2000d12c 	.word	0x2000d12c
 80175c0:	2000d13c 	.word	0x2000d13c

080175c4 <uartWrite>:

uint32_t uartWrite(uint8_t ch, uint8_t *p_data, uint32_t length)
{
 80175c4:	b580      	push	{r7, lr}
 80175c6:	b086      	sub	sp, #24
 80175c8:	af00      	add	r7, sp, #0
 80175ca:	4603      	mov	r3, r0
 80175cc:	60b9      	str	r1, [r7, #8]
 80175ce:	607a      	str	r2, [r7, #4]
 80175d0:	73fb      	strb	r3, [r7, #15]
  uint32_t ret = 0;
 80175d2:	2300      	movs	r3, #0
 80175d4:	617b      	str	r3, [r7, #20]
  HAL_StatusTypeDef status;  /* DMA controller clock enable */

  switch(ch)
 80175d6:	7bfb      	ldrb	r3, [r7, #15]
 80175d8:	2b00      	cmp	r3, #0
 80175da:	d002      	beq.n	80175e2 <uartWrite+0x1e>
 80175dc:	2b01      	cmp	r3, #1
 80175de:	d00f      	beq.n	8017600 <uartWrite+0x3c>
 80175e0:	e020      	b.n	8017624 <uartWrite+0x60>
  {
    case _DEF_UART1:
        status = HAL_UART_Transmit(&huart1, p_data, length, 100);
 80175e2:	687b      	ldr	r3, [r7, #4]
 80175e4:	b29a      	uxth	r2, r3
 80175e6:	2364      	movs	r3, #100	; 0x64
 80175e8:	68b9      	ldr	r1, [r7, #8]
 80175ea:	4811      	ldr	r0, [pc, #68]	; (8017630 <uartWrite+0x6c>)
 80175ec:	f00a fea7 	bl	802233e <HAL_UART_Transmit>
 80175f0:	4603      	mov	r3, r0
 80175f2:	74fb      	strb	r3, [r7, #19]
        if (status == HAL_OK)
 80175f4:	7cfb      	ldrb	r3, [r7, #19]
 80175f6:	2b00      	cmp	r3, #0
 80175f8:	d111      	bne.n	801761e <uartWrite+0x5a>
        {
          ret = length;
 80175fa:	687b      	ldr	r3, [r7, #4]
 80175fc:	617b      	str	r3, [r7, #20]
        }
      break;
 80175fe:	e00e      	b.n	801761e <uartWrite+0x5a>

    case _DEF_UART2:
      status = HAL_UART_Transmit(&huart1, p_data, length, 100);
 8017600:	687b      	ldr	r3, [r7, #4]
 8017602:	b29a      	uxth	r2, r3
 8017604:	2364      	movs	r3, #100	; 0x64
 8017606:	68b9      	ldr	r1, [r7, #8]
 8017608:	4809      	ldr	r0, [pc, #36]	; (8017630 <uartWrite+0x6c>)
 801760a:	f00a fe98 	bl	802233e <HAL_UART_Transmit>
 801760e:	4603      	mov	r3, r0
 8017610:	74fb      	strb	r3, [r7, #19]
      if (status == HAL_OK)
 8017612:	7cfb      	ldrb	r3, [r7, #19]
 8017614:	2b00      	cmp	r3, #0
 8017616:	d104      	bne.n	8017622 <uartWrite+0x5e>
      {
        ret = length;
 8017618:	687b      	ldr	r3, [r7, #4]
 801761a:	617b      	str	r3, [r7, #20]
      }
      break;
 801761c:	e001      	b.n	8017622 <uartWrite+0x5e>
      break;
 801761e:	bf00      	nop
 8017620:	e000      	b.n	8017624 <uartWrite+0x60>
      break;
 8017622:	bf00      	nop
  }

  return ret;
 8017624:	697b      	ldr	r3, [r7, #20]
}
 8017626:	4618      	mov	r0, r3
 8017628:	3718      	adds	r7, #24
 801762a:	46bd      	mov	sp, r7
 801762c:	bd80      	pop	{r7, pc}
 801762e:	bf00      	nop
 8017630:	2000d23c 	.word	0x2000d23c

08017634 <uartWriteIT>:

uint32_t uartWriteIT(uint8_t ch, uint8_t *p_data, uint32_t length)
{
 8017634:	b580      	push	{r7, lr}
 8017636:	b086      	sub	sp, #24
 8017638:	af00      	add	r7, sp, #0
 801763a:	4603      	mov	r3, r0
 801763c:	60b9      	str	r1, [r7, #8]
 801763e:	607a      	str	r2, [r7, #4]
 8017640:	73fb      	strb	r3, [r7, #15]
  uint32_t ret = 0;
 8017642:	2300      	movs	r3, #0
 8017644:	617b      	str	r3, [r7, #20]
  HAL_StatusTypeDef status;

  switch(ch)
 8017646:	7bfb      	ldrb	r3, [r7, #15]
 8017648:	2b00      	cmp	r3, #0
 801764a:	d001      	beq.n	8017650 <uartWriteIT+0x1c>
 801764c:	2b01      	cmp	r3, #1
//      status = HAL_UART_Transmit_IT(&huart2, p_data, length);
//      if (status == HAL_OK)
//      {
//        ret = length;
//      }
      break;
 801764e:	e00e      	b.n	801766e <uartWriteIT+0x3a>
      status = HAL_UART_Transmit_IT(&huart1, p_data, length);
 8017650:	687b      	ldr	r3, [r7, #4]
 8017652:	b29b      	uxth	r3, r3
 8017654:	461a      	mov	r2, r3
 8017656:	68b9      	ldr	r1, [r7, #8]
 8017658:	4807      	ldr	r0, [pc, #28]	; (8017678 <uartWriteIT+0x44>)
 801765a:	f00a ff09 	bl	8022470 <HAL_UART_Transmit_IT>
 801765e:	4603      	mov	r3, r0
 8017660:	74fb      	strb	r3, [r7, #19]
      if (status == HAL_OK)
 8017662:	7cfb      	ldrb	r3, [r7, #19]
 8017664:	2b00      	cmp	r3, #0
 8017666:	d101      	bne.n	801766c <uartWriteIT+0x38>
        ret = length;
 8017668:	687b      	ldr	r3, [r7, #4]
 801766a:	617b      	str	r3, [r7, #20]
      break;
 801766c:	bf00      	nop
  }

  return ret;
 801766e:	697b      	ldr	r3, [r7, #20]
}
 8017670:	4618      	mov	r0, r3
 8017672:	3718      	adds	r7, #24
 8017674:	46bd      	mov	sp, r7
 8017676:	bd80      	pop	{r7, pc}
 8017678:	2000d23c 	.word	0x2000d23c

0801767c <HAL_UART_ErrorCallback>:
}



void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 801767c:	b480      	push	{r7}
 801767e:	b083      	sub	sp, #12
 8017680:	af00      	add	r7, sp, #0
 8017682:	6078      	str	r0, [r7, #4]
  if (huart->Instance == USART1)
  {
  }
}
 8017684:	bf00      	nop
 8017686:	370c      	adds	r7, #12
 8017688:	46bd      	mov	sp, r7
 801768a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801768e:	4770      	bx	lr

08017690 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8017690:	b480      	push	{r7}
 8017692:	b083      	sub	sp, #12
 8017694:	af00      	add	r7, sp, #0
 8017696:	6078      	str	r0, [r7, #4]
  if (huart->Instance == USART1)
  {
//    qbufferWrite(&qbuffer[_DEF_UART2], &rx_data[_DEF_UART2], 1);
//    HAL_UART_Receive_IT(&huart1, (uint8_t *)&rx_data[_DEF_UART2], 1);
  }
}
 8017698:	bf00      	nop
 801769a:	370c      	adds	r7, #12
 801769c:	46bd      	mov	sp, r7
 801769e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80176a2:	4770      	bx	lr

080176a4 <HAL_UART_MspInit>:


void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80176a4:	b580      	push	{r7, lr}
 80176a6:	b08a      	sub	sp, #40	; 0x28
 80176a8:	af00      	add	r7, sp, #0
 80176aa:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80176ac:	f107 0314 	add.w	r3, r7, #20
 80176b0:	2200      	movs	r2, #0
 80176b2:	601a      	str	r2, [r3, #0]
 80176b4:	605a      	str	r2, [r3, #4]
 80176b6:	609a      	str	r2, [r3, #8]
 80176b8:	60da      	str	r2, [r3, #12]
 80176ba:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 80176bc:	687b      	ldr	r3, [r7, #4]
 80176be:	681b      	ldr	r3, [r3, #0]
 80176c0:	4a5b      	ldr	r2, [pc, #364]	; (8017830 <HAL_UART_MspInit+0x18c>)
 80176c2:	4293      	cmp	r3, r2
 80176c4:	f040 80b0 	bne.w	8017828 <HAL_UART_MspInit+0x184>
  {
	  /* USER CODE BEGIN USART1_MspInit 0 */

	  /* USER CODE END USART1_MspInit 0 */
	    /* USART1 clock enable */
	    __HAL_RCC_USART1_CLK_ENABLE();
 80176c8:	2300      	movs	r3, #0
 80176ca:	613b      	str	r3, [r7, #16]
 80176cc:	4b59      	ldr	r3, [pc, #356]	; (8017834 <HAL_UART_MspInit+0x190>)
 80176ce:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80176d0:	4a58      	ldr	r2, [pc, #352]	; (8017834 <HAL_UART_MspInit+0x190>)
 80176d2:	f043 0310 	orr.w	r3, r3, #16
 80176d6:	6453      	str	r3, [r2, #68]	; 0x44
 80176d8:	4b56      	ldr	r3, [pc, #344]	; (8017834 <HAL_UART_MspInit+0x190>)
 80176da:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80176dc:	f003 0310 	and.w	r3, r3, #16
 80176e0:	613b      	str	r3, [r7, #16]
 80176e2:	693b      	ldr	r3, [r7, #16]

	    __HAL_RCC_GPIOA_CLK_ENABLE();
 80176e4:	2300      	movs	r3, #0
 80176e6:	60fb      	str	r3, [r7, #12]
 80176e8:	4b52      	ldr	r3, [pc, #328]	; (8017834 <HAL_UART_MspInit+0x190>)
 80176ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80176ec:	4a51      	ldr	r2, [pc, #324]	; (8017834 <HAL_UART_MspInit+0x190>)
 80176ee:	f043 0301 	orr.w	r3, r3, #1
 80176f2:	6313      	str	r3, [r2, #48]	; 0x30
 80176f4:	4b4f      	ldr	r3, [pc, #316]	; (8017834 <HAL_UART_MspInit+0x190>)
 80176f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80176f8:	f003 0301 	and.w	r3, r3, #1
 80176fc:	60fb      	str	r3, [r7, #12]
 80176fe:	68fb      	ldr	r3, [r7, #12]
	    __HAL_RCC_GPIOB_CLK_ENABLE();
 8017700:	2300      	movs	r3, #0
 8017702:	60bb      	str	r3, [r7, #8]
 8017704:	4b4b      	ldr	r3, [pc, #300]	; (8017834 <HAL_UART_MspInit+0x190>)
 8017706:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8017708:	4a4a      	ldr	r2, [pc, #296]	; (8017834 <HAL_UART_MspInit+0x190>)
 801770a:	f043 0302 	orr.w	r3, r3, #2
 801770e:	6313      	str	r3, [r2, #48]	; 0x30
 8017710:	4b48      	ldr	r3, [pc, #288]	; (8017834 <HAL_UART_MspInit+0x190>)
 8017712:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8017714:	f003 0302 	and.w	r3, r3, #2
 8017718:	60bb      	str	r3, [r7, #8]
 801771a:	68bb      	ldr	r3, [r7, #8]
	    /**USART1 GPIO Configuration
	    PB6     ------> USART1_TX
	    PA10     ------> USART1_RX
	    */
	    GPIO_InitStruct.Pin = GPIO_PIN_10;
 801771c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8017720:	617b      	str	r3, [r7, #20]
	    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8017722:	2302      	movs	r3, #2
 8017724:	61bb      	str	r3, [r7, #24]
	    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8017726:	2300      	movs	r3, #0
 8017728:	61fb      	str	r3, [r7, #28]
	    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 801772a:	2303      	movs	r3, #3
 801772c:	623b      	str	r3, [r7, #32]
	    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 801772e:	2307      	movs	r3, #7
 8017730:	627b      	str	r3, [r7, #36]	; 0x24
	    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8017732:	f107 0314 	add.w	r3, r7, #20
 8017736:	4619      	mov	r1, r3
 8017738:	483f      	ldr	r0, [pc, #252]	; (8017838 <HAL_UART_MspInit+0x194>)
 801773a:	f006 fe15 	bl	801e368 <HAL_GPIO_Init>

	    GPIO_InitStruct.Pin = GPIO_PIN_6;
 801773e:	2340      	movs	r3, #64	; 0x40
 8017740:	617b      	str	r3, [r7, #20]
	    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8017742:	2302      	movs	r3, #2
 8017744:	61bb      	str	r3, [r7, #24]
	    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8017746:	2300      	movs	r3, #0
 8017748:	61fb      	str	r3, [r7, #28]
	    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 801774a:	2303      	movs	r3, #3
 801774c:	623b      	str	r3, [r7, #32]
	    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 801774e:	2307      	movs	r3, #7
 8017750:	627b      	str	r3, [r7, #36]	; 0x24
	    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8017752:	f107 0314 	add.w	r3, r7, #20
 8017756:	4619      	mov	r1, r3
 8017758:	4838      	ldr	r0, [pc, #224]	; (801783c <HAL_UART_MspInit+0x198>)
 801775a:	f006 fe05 	bl	801e368 <HAL_GPIO_Init>

	    /* USART1 DMA Init */
	    /* USART1_TX Init */
	    hdma_usart1_tx.Instance = DMA2_Stream7;
 801775e:	4b38      	ldr	r3, [pc, #224]	; (8017840 <HAL_UART_MspInit+0x19c>)
 8017760:	4a38      	ldr	r2, [pc, #224]	; (8017844 <HAL_UART_MspInit+0x1a0>)
 8017762:	601a      	str	r2, [r3, #0]
	    hdma_usart1_tx.Init.Channel = DMA_CHANNEL_4;
 8017764:	4b36      	ldr	r3, [pc, #216]	; (8017840 <HAL_UART_MspInit+0x19c>)
 8017766:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 801776a:	605a      	str	r2, [r3, #4]
	    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 801776c:	4b34      	ldr	r3, [pc, #208]	; (8017840 <HAL_UART_MspInit+0x19c>)
 801776e:	2240      	movs	r2, #64	; 0x40
 8017770:	609a      	str	r2, [r3, #8]
	    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8017772:	4b33      	ldr	r3, [pc, #204]	; (8017840 <HAL_UART_MspInit+0x19c>)
 8017774:	2200      	movs	r2, #0
 8017776:	60da      	str	r2, [r3, #12]
	    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8017778:	4b31      	ldr	r3, [pc, #196]	; (8017840 <HAL_UART_MspInit+0x19c>)
 801777a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 801777e:	611a      	str	r2, [r3, #16]
	    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8017780:	4b2f      	ldr	r3, [pc, #188]	; (8017840 <HAL_UART_MspInit+0x19c>)
 8017782:	2200      	movs	r2, #0
 8017784:	615a      	str	r2, [r3, #20]
	    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8017786:	4b2e      	ldr	r3, [pc, #184]	; (8017840 <HAL_UART_MspInit+0x19c>)
 8017788:	2200      	movs	r2, #0
 801778a:	619a      	str	r2, [r3, #24]
	    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 801778c:	4b2c      	ldr	r3, [pc, #176]	; (8017840 <HAL_UART_MspInit+0x19c>)
 801778e:	2200      	movs	r2, #0
 8017790:	61da      	str	r2, [r3, #28]
	    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8017792:	4b2b      	ldr	r3, [pc, #172]	; (8017840 <HAL_UART_MspInit+0x19c>)
 8017794:	2200      	movs	r2, #0
 8017796:	621a      	str	r2, [r3, #32]
	    hdma_usart1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8017798:	4b29      	ldr	r3, [pc, #164]	; (8017840 <HAL_UART_MspInit+0x19c>)
 801779a:	2200      	movs	r2, #0
 801779c:	625a      	str	r2, [r3, #36]	; 0x24
	    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 801779e:	4828      	ldr	r0, [pc, #160]	; (8017840 <HAL_UART_MspInit+0x19c>)
 80177a0:	f005 fefe 	bl	801d5a0 <HAL_DMA_Init>
 80177a4:	4603      	mov	r3, r0
 80177a6:	2b00      	cmp	r3, #0
 80177a8:	d001      	beq.n	80177ae <HAL_UART_MspInit+0x10a>
	    {
	      Error_Handler();
 80177aa:	f7fa f9eb 	bl	8011b84 <Error_Handler>
	    }

	    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart1_tx);
 80177ae:	687b      	ldr	r3, [r7, #4]
 80177b0:	4a23      	ldr	r2, [pc, #140]	; (8017840 <HAL_UART_MspInit+0x19c>)
 80177b2:	631a      	str	r2, [r3, #48]	; 0x30
 80177b4:	4a22      	ldr	r2, [pc, #136]	; (8017840 <HAL_UART_MspInit+0x19c>)
 80177b6:	687b      	ldr	r3, [r7, #4]
 80177b8:	6393      	str	r3, [r2, #56]	; 0x38

	    /* USART1_RX Init */
	    hdma_usart1_rx.Instance = DMA2_Stream2;
 80177ba:	4b23      	ldr	r3, [pc, #140]	; (8017848 <HAL_UART_MspInit+0x1a4>)
 80177bc:	4a23      	ldr	r2, [pc, #140]	; (801784c <HAL_UART_MspInit+0x1a8>)
 80177be:	601a      	str	r2, [r3, #0]
	    hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 80177c0:	4b21      	ldr	r3, [pc, #132]	; (8017848 <HAL_UART_MspInit+0x1a4>)
 80177c2:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80177c6:	605a      	str	r2, [r3, #4]
	    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80177c8:	4b1f      	ldr	r3, [pc, #124]	; (8017848 <HAL_UART_MspInit+0x1a4>)
 80177ca:	2200      	movs	r2, #0
 80177cc:	609a      	str	r2, [r3, #8]
	    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80177ce:	4b1e      	ldr	r3, [pc, #120]	; (8017848 <HAL_UART_MspInit+0x1a4>)
 80177d0:	2200      	movs	r2, #0
 80177d2:	60da      	str	r2, [r3, #12]
	    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 80177d4:	4b1c      	ldr	r3, [pc, #112]	; (8017848 <HAL_UART_MspInit+0x1a4>)
 80177d6:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80177da:	611a      	str	r2, [r3, #16]
	    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80177dc:	4b1a      	ldr	r3, [pc, #104]	; (8017848 <HAL_UART_MspInit+0x1a4>)
 80177de:	2200      	movs	r2, #0
 80177e0:	615a      	str	r2, [r3, #20]
	    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80177e2:	4b19      	ldr	r3, [pc, #100]	; (8017848 <HAL_UART_MspInit+0x1a4>)
 80177e4:	2200      	movs	r2, #0
 80177e6:	619a      	str	r2, [r3, #24]
	    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 80177e8:	4b17      	ldr	r3, [pc, #92]	; (8017848 <HAL_UART_MspInit+0x1a4>)
 80177ea:	f44f 7280 	mov.w	r2, #256	; 0x100
 80177ee:	61da      	str	r2, [r3, #28]
	    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 80177f0:	4b15      	ldr	r3, [pc, #84]	; (8017848 <HAL_UART_MspInit+0x1a4>)
 80177f2:	2200      	movs	r2, #0
 80177f4:	621a      	str	r2, [r3, #32]
	    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80177f6:	4b14      	ldr	r3, [pc, #80]	; (8017848 <HAL_UART_MspInit+0x1a4>)
 80177f8:	2200      	movs	r2, #0
 80177fa:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 80177fc:	4812      	ldr	r0, [pc, #72]	; (8017848 <HAL_UART_MspInit+0x1a4>)
 80177fe:	f005 fecf 	bl	801d5a0 <HAL_DMA_Init>
 8017802:	4603      	mov	r3, r0
 8017804:	2b00      	cmp	r3, #0
 8017806:	d001      	beq.n	801780c <HAL_UART_MspInit+0x168>
    {
      Error_Handler();
 8017808:	f7fa f9bc 	bl	8011b84 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart1_rx);
 801780c:	687b      	ldr	r3, [r7, #4]
 801780e:	4a0e      	ldr	r2, [pc, #56]	; (8017848 <HAL_UART_MspInit+0x1a4>)
 8017810:	635a      	str	r2, [r3, #52]	; 0x34
 8017812:	4a0d      	ldr	r2, [pc, #52]	; (8017848 <HAL_UART_MspInit+0x1a4>)
 8017814:	687b      	ldr	r3, [r7, #4]
 8017816:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8017818:	2200      	movs	r2, #0
 801781a:	2100      	movs	r1, #0
 801781c:	2025      	movs	r0, #37	; 0x25
 801781e:	f005 fe7a 	bl	801d516 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8017822:	2025      	movs	r0, #37	; 0x25
 8017824:	f005 fe93 	bl	801d54e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8017828:	bf00      	nop
 801782a:	3728      	adds	r7, #40	; 0x28
 801782c:	46bd      	mov	sp, r7
 801782e:	bd80      	pop	{r7, pc}
 8017830:	40011000 	.word	0x40011000
 8017834:	40023800 	.word	0x40023800
 8017838:	40020000 	.word	0x40020000
 801783c:	40020400 	.word	0x40020400
 8017840:	2000d27c 	.word	0x2000d27c
 8017844:	400264b8 	.word	0x400264b8
 8017848:	2000d2dc 	.word	0x2000d2dc
 801784c:	40026440 	.word	0x40026440

08017850 <HAL_UART_MspDeInit>:

void HAL_UART_MspDeInit(UART_HandleTypeDef* uartHandle)
{
 8017850:	b580      	push	{r7, lr}
 8017852:	b082      	sub	sp, #8
 8017854:	af00      	add	r7, sp, #0
 8017856:	6078      	str	r0, [r7, #4]

  if(uartHandle->Instance==USART1)
 8017858:	687b      	ldr	r3, [r7, #4]
 801785a:	681b      	ldr	r3, [r3, #0]
 801785c:	4a11      	ldr	r2, [pc, #68]	; (80178a4 <HAL_UART_MspDeInit+0x54>)
 801785e:	4293      	cmp	r3, r2
 8017860:	d11b      	bne.n	801789a <HAL_UART_MspDeInit+0x4a>
  {
  /* USER CODE BEGIN USART1_MspDeInit 0 */

  /* USER CODE END USART1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_USART1_CLK_DISABLE();
 8017862:	4b11      	ldr	r3, [pc, #68]	; (80178a8 <HAL_UART_MspDeInit+0x58>)
 8017864:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8017866:	4a10      	ldr	r2, [pc, #64]	; (80178a8 <HAL_UART_MspDeInit+0x58>)
 8017868:	f023 0310 	bic.w	r3, r3, #16
 801786c:	6453      	str	r3, [r2, #68]	; 0x44

    /**USART1 GPIO Configuration
    PA10     ------> USART1_RX
    PB6     ------> USART1_TX
    */
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_10);
 801786e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8017872:	480e      	ldr	r0, [pc, #56]	; (80178ac <HAL_UART_MspDeInit+0x5c>)
 8017874:	f006 fefc 	bl	801e670 <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_6);
 8017878:	2140      	movs	r1, #64	; 0x40
 801787a:	480d      	ldr	r0, [pc, #52]	; (80178b0 <HAL_UART_MspDeInit+0x60>)
 801787c:	f006 fef8 	bl	801e670 <HAL_GPIO_DeInit>

    /* USART1 DMA DeInit */
    HAL_DMA_DeInit(uartHandle->hdmatx);
 8017880:	687b      	ldr	r3, [r7, #4]
 8017882:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8017884:	4618      	mov	r0, r3
 8017886:	f005 ff39 	bl	801d6fc <HAL_DMA_DeInit>
    HAL_DMA_DeInit(uartHandle->hdmarx);
 801788a:	687b      	ldr	r3, [r7, #4]
 801788c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 801788e:	4618      	mov	r0, r3
 8017890:	f005 ff34 	bl	801d6fc <HAL_DMA_DeInit>

    /* USART1 interrupt Deinit */
    HAL_NVIC_DisableIRQ(USART1_IRQn);
 8017894:	2025      	movs	r0, #37	; 0x25
 8017896:	f005 fe68 	bl	801d56a <HAL_NVIC_DisableIRQ>
  /* USER CODE BEGIN USART1_MspDeInit 1 */

  /* USER CODE END USART1_MspDeInit 1 */
  }
}
 801789a:	bf00      	nop
 801789c:	3708      	adds	r7, #8
 801789e:	46bd      	mov	sp, r7
 80178a0:	bd80      	pop	{r7, pc}
 80178a2:	bf00      	nop
 80178a4:	40011000 	.word	0x40011000
 80178a8:	40023800 	.word	0x40023800
 80178ac:	40020000 	.word	0x40020000
 80178b0:	40020400 	.word	0x40020400

080178b4 <draw_fan_status>:
#include "ui_common.h"
#include "image.h"
#include "lcd.h"


void draw_fan_status(uint16_t x, uint16_t y, const bool blink) {
 80178b4:	b590      	push	{r4, r7, lr}
 80178b6:	b089      	sub	sp, #36	; 0x24
 80178b8:	af02      	add	r7, sp, #8
 80178ba:	4603      	mov	r3, r0
 80178bc:	80fb      	strh	r3, [r7, #6]
 80178be:	460b      	mov	r3, r1
 80178c0:	80bb      	strh	r3, [r7, #4]
 80178c2:	4613      	mov	r3, r2
 80178c4:	70fb      	strb	r3, [r7, #3]
  uint8_t fanSpeed = 50;
 80178c6:	2332      	movs	r3, #50	; 0x32
 80178c8:	75fb      	strb	r3, [r7, #23]
  UI_Image image;

  if (fanSpeed >= 127)
 80178ca:	7dfb      	ldrb	r3, [r7, #23]
 80178cc:	2b7e      	cmp	r3, #126	; 0x7e
 80178ce:	d910      	bls.n	80178f2 <draw_fan_status+0x3e>
  {
    image = blink ? Fan1_32x32x4 : Fan0_32x32x4;
 80178d0:	78fb      	ldrb	r3, [r7, #3]
 80178d2:	2b00      	cmp	r3, #0
 80178d4:	d006      	beq.n	80178e4 <draw_fan_status+0x30>
 80178d6:	4a1a      	ldr	r2, [pc, #104]	; (8017940 <draw_fan_status+0x8c>)
 80178d8:	f107 030c 	add.w	r3, r7, #12
 80178dc:	6810      	ldr	r0, [r2, #0]
 80178de:	6851      	ldr	r1, [r2, #4]
 80178e0:	c303      	stmia	r3!, {r0, r1}
 80178e2:	e020      	b.n	8017926 <draw_fan_status+0x72>
 80178e4:	4a17      	ldr	r2, [pc, #92]	; (8017944 <draw_fan_status+0x90>)
 80178e6:	f107 030c 	add.w	r3, r7, #12
 80178ea:	6810      	ldr	r0, [r2, #0]
 80178ec:	6851      	ldr	r1, [r2, #4]
 80178ee:	c303      	stmia	r3!, {r0, r1}
 80178f0:	e019      	b.n	8017926 <draw_fan_status+0x72>
  }
  else if (fanSpeed > 0)
 80178f2:	7dfb      	ldrb	r3, [r7, #23]
 80178f4:	2b00      	cmp	r3, #0
 80178f6:	d010      	beq.n	801791a <draw_fan_status+0x66>
  {
    image = blink ? Fan1_32x32x4 : Fan0_32x32x4;
 80178f8:	78fb      	ldrb	r3, [r7, #3]
 80178fa:	2b00      	cmp	r3, #0
 80178fc:	d006      	beq.n	801790c <draw_fan_status+0x58>
 80178fe:	4a10      	ldr	r2, [pc, #64]	; (8017940 <draw_fan_status+0x8c>)
 8017900:	f107 030c 	add.w	r3, r7, #12
 8017904:	6810      	ldr	r0, [r2, #0]
 8017906:	6851      	ldr	r1, [r2, #4]
 8017908:	c303      	stmia	r3!, {r0, r1}
 801790a:	e00c      	b.n	8017926 <draw_fan_status+0x72>
 801790c:	4a0d      	ldr	r2, [pc, #52]	; (8017944 <draw_fan_status+0x90>)
 801790e:	f107 030c 	add.w	r3, r7, #12
 8017912:	6810      	ldr	r0, [r2, #0]
 8017914:	6851      	ldr	r1, [r2, #4]
 8017916:	c303      	stmia	r3!, {r0, r1}
 8017918:	e005      	b.n	8017926 <draw_fan_status+0x72>
  }
  else
  {
    image = Fan0_32x32x4;
 801791a:	4a0a      	ldr	r2, [pc, #40]	; (8017944 <draw_fan_status+0x90>)
 801791c:	f107 030c 	add.w	r3, r7, #12
 8017920:	6810      	ldr	r0, [r2, #0]
 8017922:	6851      	ldr	r1, [r2, #4]
 8017924:	c303      	stmia	r3!, {r0, r1}
  }
  lcdDrawBufferImage(x, y, image.width, image.height, image.data);
 8017926:	8a3a      	ldrh	r2, [r7, #16]
 8017928:	8a7c      	ldrh	r4, [r7, #18]
 801792a:	68fb      	ldr	r3, [r7, #12]
 801792c:	88b9      	ldrh	r1, [r7, #4]
 801792e:	88f8      	ldrh	r0, [r7, #6]
 8017930:	9300      	str	r3, [sp, #0]
 8017932:	4623      	mov	r3, r4
 8017934:	f7fc fd6a 	bl	801440c <lcdDrawBufferImage>
}
 8017938:	bf00      	nop
 801793a:	371c      	adds	r7, #28
 801793c:	46bd      	mov	sp, r7
 801793e:	bd90      	pop	{r4, r7, pc}
 8017940:	08032748 	.word	0x08032748
 8017944:	08032740 	.word	0x08032740

08017948 <get_blink>:

bool get_blink() {
 8017948:	b580      	push	{r7, lr}
 801794a:	b082      	sub	sp, #8
 801794c:	af00      	add	r7, sp, #0
  static uint8_t blink = 0;
  static millis_t next_blink_ms = 0;
  millis_t ms = millis();
 801794e:	f7fa f890 	bl	8011a72 <millis>
 8017952:	6078      	str	r0, [r7, #4]
  if (ELAPSED(ms, next_blink_ms)) {
 8017954:	4b0d      	ldr	r3, [pc, #52]	; (801798c <get_blink+0x44>)
 8017956:	681b      	ldr	r3, [r3, #0]
 8017958:	687a      	ldr	r2, [r7, #4]
 801795a:	1ad3      	subs	r3, r2, r3
 801795c:	2b00      	cmp	r3, #0
 801795e:	db0a      	blt.n	8017976 <get_blink+0x2e>
    blink ^= 0xFF;
 8017960:	4b0b      	ldr	r3, [pc, #44]	; (8017990 <get_blink+0x48>)
 8017962:	781b      	ldrb	r3, [r3, #0]
 8017964:	43db      	mvns	r3, r3
 8017966:	b2da      	uxtb	r2, r3
 8017968:	4b09      	ldr	r3, [pc, #36]	; (8017990 <get_blink+0x48>)
 801796a:	701a      	strb	r2, [r3, #0]
    next_blink_ms = ms + 1000 - (100) / 2;
 801796c:	687b      	ldr	r3, [r7, #4]
 801796e:	f203 33b6 	addw	r3, r3, #950	; 0x3b6
 8017972:	4a06      	ldr	r2, [pc, #24]	; (801798c <get_blink+0x44>)
 8017974:	6013      	str	r3, [r2, #0]
  }
  return blink != 0;
 8017976:	4b06      	ldr	r3, [pc, #24]	; (8017990 <get_blink+0x48>)
 8017978:	781b      	ldrb	r3, [r3, #0]
 801797a:	2b00      	cmp	r3, #0
 801797c:	bf14      	ite	ne
 801797e:	2301      	movne	r3, #1
 8017980:	2300      	moveq	r3, #0
 8017982:	b2db      	uxtb	r3, r3
}
 8017984:	4618      	mov	r0, r3
 8017986:	3708      	adds	r7, #8
 8017988:	46bd      	mov	sp, r7
 801798a:	bd80      	pop	{r7, pc}
 801798c:	2000d33c 	.word	0x2000d33c
 8017990:	2000d340 	.word	0x2000d340

08017994 <SD_CheckStatus>:
#endif /* _USE_IOCTL == 1 */
};

/* Private functions ---------------------------------------------------------*/
static DSTATUS SD_CheckStatus(BYTE lun)
{
 8017994:	b580      	push	{r7, lr}
 8017996:	b082      	sub	sp, #8
 8017998:	af00      	add	r7, sp, #0
 801799a:	4603      	mov	r3, r0
 801799c:	71fb      	strb	r3, [r7, #7]
  Stat = 0;
 801799e:	4b1d      	ldr	r3, [pc, #116]	; (8017a14 <SD_CheckStatus+0x80>)
 80179a0:	2200      	movs	r2, #0
 80179a2:	701a      	strb	r2, [r3, #0]


  if (sdIsInit() != true)
 80179a4:	f7fd ff10 	bl	80157c8 <sdIsInit>
 80179a8:	4603      	mov	r3, r0
 80179aa:	f083 0301 	eor.w	r3, r3, #1
 80179ae:	b2db      	uxtb	r3, r3
 80179b0:	2b00      	cmp	r3, #0
 80179b2:	d007      	beq.n	80179c4 <SD_CheckStatus+0x30>
  {
    Stat |= STA_NOINIT;
 80179b4:	4b17      	ldr	r3, [pc, #92]	; (8017a14 <SD_CheckStatus+0x80>)
 80179b6:	781b      	ldrb	r3, [r3, #0]
 80179b8:	b2db      	uxtb	r3, r3
 80179ba:	f043 0301 	orr.w	r3, r3, #1
 80179be:	b2da      	uxtb	r2, r3
 80179c0:	4b14      	ldr	r3, [pc, #80]	; (8017a14 <SD_CheckStatus+0x80>)
 80179c2:	701a      	strb	r2, [r3, #0]
  }
  if (sdIsDetected() != true)
 80179c4:	f7fd ff0c 	bl	80157e0 <sdIsDetected>
 80179c8:	4603      	mov	r3, r0
 80179ca:	f083 0301 	eor.w	r3, r3, #1
 80179ce:	b2db      	uxtb	r3, r3
 80179d0:	2b00      	cmp	r3, #0
 80179d2:	d007      	beq.n	80179e4 <SD_CheckStatus+0x50>
  {
    Stat |= STA_NODISK;
 80179d4:	4b0f      	ldr	r3, [pc, #60]	; (8017a14 <SD_CheckStatus+0x80>)
 80179d6:	781b      	ldrb	r3, [r3, #0]
 80179d8:	b2db      	uxtb	r3, r3
 80179da:	f043 0302 	orr.w	r3, r3, #2
 80179de:	b2da      	uxtb	r2, r3
 80179e0:	4b0c      	ldr	r3, [pc, #48]	; (8017a14 <SD_CheckStatus+0x80>)
 80179e2:	701a      	strb	r2, [r3, #0]
  }
  if (sdIsReady(10) != true)
 80179e4:	200a      	movs	r0, #10
 80179e6:	f7fd ff7f 	bl	80158e8 <sdIsReady>
 80179ea:	4603      	mov	r3, r0
 80179ec:	f083 0301 	eor.w	r3, r3, #1
 80179f0:	b2db      	uxtb	r3, r3
 80179f2:	2b00      	cmp	r3, #0
 80179f4:	d007      	beq.n	8017a06 <SD_CheckStatus+0x72>
  {
    Stat |= STA_NOINIT;
 80179f6:	4b07      	ldr	r3, [pc, #28]	; (8017a14 <SD_CheckStatus+0x80>)
 80179f8:	781b      	ldrb	r3, [r3, #0]
 80179fa:	b2db      	uxtb	r3, r3
 80179fc:	f043 0301 	orr.w	r3, r3, #1
 8017a00:	b2da      	uxtb	r2, r3
 8017a02:	4b04      	ldr	r3, [pc, #16]	; (8017a14 <SD_CheckStatus+0x80>)
 8017a04:	701a      	strb	r2, [r3, #0]
  }

  return Stat;
 8017a06:	4b03      	ldr	r3, [pc, #12]	; (8017a14 <SD_CheckStatus+0x80>)
 8017a08:	781b      	ldrb	r3, [r3, #0]
 8017a0a:	b2db      	uxtb	r3, r3
}
 8017a0c:	4618      	mov	r0, r3
 8017a0e:	3708      	adds	r7, #8
 8017a10:	46bd      	mov	sp, r7
 8017a12:	bd80      	pop	{r7, pc}
 8017a14:	200000dc 	.word	0x200000dc

08017a18 <SD_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_initialize(BYTE lun)
{
 8017a18:	b580      	push	{r7, lr}
 8017a1a:	b082      	sub	sp, #8
 8017a1c:	af00      	add	r7, sp, #0
 8017a1e:	4603      	mov	r3, r0
 8017a20:	71fb      	strb	r3, [r7, #7]
  Stat = 0;
 8017a22:	4b0d      	ldr	r3, [pc, #52]	; (8017a58 <SD_initialize+0x40>)
 8017a24:	2200      	movs	r2, #0
 8017a26:	701a      	strb	r2, [r3, #0]

  if (sdIsInit() != true)
 8017a28:	f7fd fece 	bl	80157c8 <sdIsInit>
 8017a2c:	4603      	mov	r3, r0
 8017a2e:	f083 0301 	eor.w	r3, r3, #1
 8017a32:	b2db      	uxtb	r3, r3
 8017a34:	2b00      	cmp	r3, #0
 8017a36:	d007      	beq.n	8017a48 <SD_initialize+0x30>
  {
    Stat |= STA_NOINIT;
 8017a38:	4b07      	ldr	r3, [pc, #28]	; (8017a58 <SD_initialize+0x40>)
 8017a3a:	781b      	ldrb	r3, [r3, #0]
 8017a3c:	b2db      	uxtb	r3, r3
 8017a3e:	f043 0301 	orr.w	r3, r3, #1
 8017a42:	b2da      	uxtb	r2, r3
 8017a44:	4b04      	ldr	r3, [pc, #16]	; (8017a58 <SD_initialize+0x40>)
 8017a46:	701a      	strb	r2, [r3, #0]
  }

  return Stat;
 8017a48:	4b03      	ldr	r3, [pc, #12]	; (8017a58 <SD_initialize+0x40>)
 8017a4a:	781b      	ldrb	r3, [r3, #0]
 8017a4c:	b2db      	uxtb	r3, r3
}
 8017a4e:	4618      	mov	r0, r3
 8017a50:	3708      	adds	r7, #8
 8017a52:	46bd      	mov	sp, r7
 8017a54:	bd80      	pop	{r7, pc}
 8017a56:	bf00      	nop
 8017a58:	200000dc 	.word	0x200000dc

08017a5c <SD_status>:
  * @brief  Gets Disk Status
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_status(BYTE lun)
{
 8017a5c:	b580      	push	{r7, lr}
 8017a5e:	b082      	sub	sp, #8
 8017a60:	af00      	add	r7, sp, #0
 8017a62:	4603      	mov	r3, r0
 8017a64:	71fb      	strb	r3, [r7, #7]
  return SD_CheckStatus(lun);
 8017a66:	79fb      	ldrb	r3, [r7, #7]
 8017a68:	4618      	mov	r0, r3
 8017a6a:	f7ff ff93 	bl	8017994 <SD_CheckStatus>
 8017a6e:	4603      	mov	r3, r0
}
 8017a70:	4618      	mov	r0, r3
 8017a72:	3708      	adds	r7, #8
 8017a74:	46bd      	mov	sp, r7
 8017a76:	bd80      	pop	{r7, pc}

08017a78 <SD_read>:
  * @param  sector: Sector address (LBA)
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */
DRESULT SD_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 8017a78:	b580      	push	{r7, lr}
 8017a7a:	b086      	sub	sp, #24
 8017a7c:	af00      	add	r7, sp, #0
 8017a7e:	60b9      	str	r1, [r7, #8]
 8017a80:	607a      	str	r2, [r7, #4]
 8017a82:	603b      	str	r3, [r7, #0]
 8017a84:	4603      	mov	r3, r0
 8017a86:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 8017a88:	2301      	movs	r3, #1
 8017a8a:	75fb      	strb	r3, [r7, #23]


  if (sdReadBlocks(sector, buff, count, SD_TIMEOUT) == true)
 8017a8c:	f242 7310 	movw	r3, #10000	; 0x2710
 8017a90:	683a      	ldr	r2, [r7, #0]
 8017a92:	68b9      	ldr	r1, [r7, #8]
 8017a94:	6878      	ldr	r0, [r7, #4]
 8017a96:	f7fd ff47 	bl	8015928 <sdReadBlocks>
 8017a9a:	4603      	mov	r3, r0
 8017a9c:	2b00      	cmp	r3, #0
 8017a9e:	d001      	beq.n	8017aa4 <SD_read+0x2c>
  {
    res = RES_OK;
 8017aa0:	2300      	movs	r3, #0
 8017aa2:	75fb      	strb	r3, [r7, #23]
  }

  return res;
 8017aa4:	7dfb      	ldrb	r3, [r7, #23]
}
 8017aa6:	4618      	mov	r0, r3
 8017aa8:	3718      	adds	r7, #24
 8017aaa:	46bd      	mov	sp, r7
 8017aac:	bd80      	pop	{r7, pc}

08017aae <SD_write>:
  * @param  count: Number of sectors to write (1..128)
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1
DRESULT SD_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 8017aae:	b580      	push	{r7, lr}
 8017ab0:	b086      	sub	sp, #24
 8017ab2:	af00      	add	r7, sp, #0
 8017ab4:	60b9      	str	r1, [r7, #8]
 8017ab6:	607a      	str	r2, [r7, #4]
 8017ab8:	603b      	str	r3, [r7, #0]
 8017aba:	4603      	mov	r3, r0
 8017abc:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 8017abe:	2301      	movs	r3, #1
 8017ac0:	75fb      	strb	r3, [r7, #23]

  if (sdWriteBlocks(sector, (uint8_t *)buff, count, SD_TIMEOUT) == true)
 8017ac2:	f242 7310 	movw	r3, #10000	; 0x2710
 8017ac6:	683a      	ldr	r2, [r7, #0]
 8017ac8:	68b9      	ldr	r1, [r7, #8]
 8017aca:	6878      	ldr	r0, [r7, #4]
 8017acc:	f7fd ff76 	bl	80159bc <sdWriteBlocks>
 8017ad0:	4603      	mov	r3, r0
 8017ad2:	2b00      	cmp	r3, #0
 8017ad4:	d001      	beq.n	8017ada <SD_write+0x2c>
  {
    res = RES_OK;
 8017ad6:	2300      	movs	r3, #0
 8017ad8:	75fb      	strb	r3, [r7, #23]
  }

  return res;
 8017ada:	7dfb      	ldrb	r3, [r7, #23]
}
 8017adc:	4618      	mov	r0, r3
 8017ade:	3718      	adds	r7, #24
 8017ae0:	46bd      	mov	sp, r7
 8017ae2:	bd80      	pop	{r7, pc}

08017ae4 <SD_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 8017ae4:	b580      	push	{r7, lr}
 8017ae6:	b08c      	sub	sp, #48	; 0x30
 8017ae8:	af00      	add	r7, sp, #0
 8017aea:	4603      	mov	r3, r0
 8017aec:	603a      	str	r2, [r7, #0]
 8017aee:	71fb      	strb	r3, [r7, #7]
 8017af0:	460b      	mov	r3, r1
 8017af2:	71bb      	strb	r3, [r7, #6]
  DRESULT res = RES_ERROR;
 8017af4:	2301      	movs	r3, #1
 8017af6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  sd_info_t sd_info;

  if (Stat & STA_NOINIT) return RES_NOTRDY;
 8017afa:	4b25      	ldr	r3, [pc, #148]	; (8017b90 <SD_ioctl+0xac>)
 8017afc:	781b      	ldrb	r3, [r3, #0]
 8017afe:	b2db      	uxtb	r3, r3
 8017b00:	f003 0301 	and.w	r3, r3, #1
 8017b04:	2b00      	cmp	r3, #0
 8017b06:	d001      	beq.n	8017b0c <SD_ioctl+0x28>
 8017b08:	2303      	movs	r3, #3
 8017b0a:	e03c      	b.n	8017b86 <SD_ioctl+0xa2>

  switch (cmd)
 8017b0c:	79bb      	ldrb	r3, [r7, #6]
 8017b0e:	2b03      	cmp	r3, #3
 8017b10:	d834      	bhi.n	8017b7c <SD_ioctl+0x98>
 8017b12:	a201      	add	r2, pc, #4	; (adr r2, 8017b18 <SD_ioctl+0x34>)
 8017b14:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8017b18:	08017b29 	.word	0x08017b29
 8017b1c:	08017b31 	.word	0x08017b31
 8017b20:	08017b49 	.word	0x08017b49
 8017b24:	08017b63 	.word	0x08017b63
  {
  /* Make sure that no pending write process */
  case CTRL_SYNC :
    res = RES_OK;
 8017b28:	2300      	movs	r3, #0
 8017b2a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 8017b2e:	e028      	b.n	8017b82 <SD_ioctl+0x9e>

  /* Get number of sectors on the disk (DWORD) */
  case GET_SECTOR_COUNT :
    sdGetInfo(&sd_info);
 8017b30:	f107 0308 	add.w	r3, r7, #8
 8017b34:	4618      	mov	r0, r3
 8017b36:	f7fd fe69 	bl	801580c <sdGetInfo>
    *(DWORD*)buff = sd_info.log_block_numbers;
 8017b3a:	6a3a      	ldr	r2, [r7, #32]
 8017b3c:	683b      	ldr	r3, [r7, #0]
 8017b3e:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 8017b40:	2300      	movs	r3, #0
 8017b42:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 8017b46:	e01c      	b.n	8017b82 <SD_ioctl+0x9e>

  /* Get R/W sector size (WORD) */
  case GET_SECTOR_SIZE :
    sdGetInfo(&sd_info);
 8017b48:	f107 0308 	add.w	r3, r7, #8
 8017b4c:	4618      	mov	r0, r3
 8017b4e:	f7fd fe5d 	bl	801580c <sdGetInfo>
    *(WORD*)buff = sd_info.log_block_size;
 8017b52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017b54:	b29a      	uxth	r2, r3
 8017b56:	683b      	ldr	r3, [r7, #0]
 8017b58:	801a      	strh	r2, [r3, #0]
    res = RES_OK;
 8017b5a:	2300      	movs	r3, #0
 8017b5c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 8017b60:	e00f      	b.n	8017b82 <SD_ioctl+0x9e>

  /* Get erase block size in unit of sector (DWORD) */
  case GET_BLOCK_SIZE :
    sdGetInfo(&sd_info);
 8017b62:	f107 0308 	add.w	r3, r7, #8
 8017b66:	4618      	mov	r0, r3
 8017b68:	f7fd fe50 	bl	801580c <sdGetInfo>
    *(DWORD*)buff = sd_info.log_block_size / SD_DEFAULT_BLOCK_SIZE;
 8017b6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017b6e:	0a5a      	lsrs	r2, r3, #9
 8017b70:	683b      	ldr	r3, [r7, #0]
 8017b72:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 8017b74:	2300      	movs	r3, #0
 8017b76:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 8017b7a:	e002      	b.n	8017b82 <SD_ioctl+0x9e>

  default:
    res = RES_PARERR;
 8017b7c:	2304      	movs	r3, #4
 8017b7e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  }

  return res;
 8017b82:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 8017b86:	4618      	mov	r0, r3
 8017b88:	3730      	adds	r7, #48	; 0x30
 8017b8a:	46bd      	mov	sp, r7
 8017b8c:	bd80      	pop	{r7, pc}
 8017b8e:	bf00      	nop
 8017b90:	200000dc 	.word	0x200000dc

08017b94 <hanFontLoad>:




uint16_t hanFontLoad(char *HanCode, han_font_t *FontPtr )
{
 8017b94:	b580      	push	{r7, lr}
 8017b96:	b084      	sub	sp, #16
 8017b98:	af00      	add	r7, sp, #0
 8017b9a:	6078      	str	r0, [r7, #4]
 8017b9c:	6039      	str	r1, [r7, #0]
  //  
  memset(FontPtr->FontBuffer, 0x00, 32);
 8017b9e:	683b      	ldr	r3, [r7, #0]
 8017ba0:	3306      	adds	r3, #6
 8017ba2:	2220      	movs	r2, #32
 8017ba4:	2100      	movs	r1, #0
 8017ba6:	4618      	mov	r0, r3
 8017ba8:	f00c fad0 	bl	802414c <memset>


  FontPtr->Code_Type = PHAN_NULL_CODE;
 8017bac:	683b      	ldr	r3, [r7, #0]
 8017bae:	2200      	movs	r2, #0
 8017bb0:	809a      	strh	r2, [r3, #4]
  //  
  //
  if( !HanCode[0] || HanCode[0] == 0x0A )   //  
 8017bb2:	687b      	ldr	r3, [r7, #4]
 8017bb4:	781b      	ldrb	r3, [r3, #0]
 8017bb6:	2b00      	cmp	r3, #0
 8017bb8:	d003      	beq.n	8017bc2 <hanFontLoad+0x2e>
 8017bba:	687b      	ldr	r3, [r7, #4]
 8017bbc:	781b      	ldrb	r3, [r3, #0]
 8017bbe:	2b0a      	cmp	r3, #10
 8017bc0:	d107      	bne.n	8017bd2 <hanFontLoad+0x3e>
  {
    FontPtr->Code_Type = PHAN_END_CODE;
 8017bc2:	683b      	ldr	r3, [r7, #0]
 8017bc4:	2204      	movs	r2, #4
 8017bc6:	809a      	strh	r2, [r3, #4]
    FontPtr->Size_Char = 1;
 8017bc8:	683b      	ldr	r3, [r7, #0]
 8017bca:	2201      	movs	r2, #1
 8017bcc:	805a      	strh	r2, [r3, #2]
    return PHAN_END_CODE;
 8017bce:	2304      	movs	r3, #4
 8017bd0:	e03b      	b.n	8017c4a <hanFontLoad+0xb6>
  }
  else if( HanCode[0] & 0x80 )              //  
 8017bd2:	687b      	ldr	r3, [r7, #4]
 8017bd4:	781b      	ldrb	r3, [r3, #0]
 8017bd6:	b25b      	sxtb	r3, r3
 8017bd8:	2b00      	cmp	r3, #0
 8017bda:	da2b      	bge.n	8017c34 <hanFontLoad+0xa0>
  {
    uint32_t utf8_code;

    utf8_code = ((uint8_t)HanCode[0]<<16) | ((uint8_t)HanCode[1]<<8) | ((uint8_t)HanCode[2]<<0);
 8017bdc:	687b      	ldr	r3, [r7, #4]
 8017bde:	781b      	ldrb	r3, [r3, #0]
 8017be0:	041a      	lsls	r2, r3, #16
 8017be2:	687b      	ldr	r3, [r7, #4]
 8017be4:	3301      	adds	r3, #1
 8017be6:	781b      	ldrb	r3, [r3, #0]
 8017be8:	021b      	lsls	r3, r3, #8
 8017bea:	4313      	orrs	r3, r2
 8017bec:	687a      	ldr	r2, [r7, #4]
 8017bee:	3202      	adds	r2, #2
 8017bf0:	7812      	ldrb	r2, [r2, #0]
 8017bf2:	4313      	orrs	r3, r2
 8017bf4:	60fb      	str	r3, [r7, #12]

    if (utf8_code >= 0xEAB080 && utf8_code <= 0xED9FB0)
 8017bf6:	68fb      	ldr	r3, [r7, #12]
 8017bf8:	4a16      	ldr	r2, [pc, #88]	; (8017c54 <hanFontLoad+0xc0>)
 8017bfa:	4293      	cmp	r3, r2
 8017bfc:	d30e      	bcc.n	8017c1c <hanFontLoad+0x88>
 8017bfe:	68fb      	ldr	r3, [r7, #12]
 8017c00:	4a15      	ldr	r2, [pc, #84]	; (8017c58 <hanFontLoad+0xc4>)
 8017c02:	4293      	cmp	r3, r2
 8017c04:	d80a      	bhi.n	8017c1c <hanFontLoad+0x88>
    {
      FontPtr->Code_Type = PHAN_HANGUL_CODE;
 8017c06:	683b      	ldr	r3, [r7, #0]
 8017c08:	2201      	movs	r2, #1
 8017c0a:	809a      	strh	r2, [r3, #4]
      FontPtr->Size_Char = 3;
 8017c0c:	683b      	ldr	r3, [r7, #0]
 8017c0e:	2203      	movs	r2, #3
 8017c10:	805a      	strh	r2, [r3, #2]
      hanUniFontLoad(HanCode, FontPtr);
 8017c12:	6839      	ldr	r1, [r7, #0]
 8017c14:	6878      	ldr	r0, [r7, #4]
 8017c16:	f000 f91f 	bl	8017e58 <hanUniFontLoad>
 8017c1a:	e009      	b.n	8017c30 <hanFontLoad+0x9c>
    }
    else
    {
      FontPtr->Code_Type = PHAN_HANGUL_CODE;
 8017c1c:	683b      	ldr	r3, [r7, #0]
 8017c1e:	2201      	movs	r2, #1
 8017c20:	809a      	strh	r2, [r3, #4]
      FontPtr->Size_Char = 2;
 8017c22:	683b      	ldr	r3, [r7, #0]
 8017c24:	2202      	movs	r2, #2
 8017c26:	805a      	strh	r2, [r3, #2]
      hanWanFontLoad(HanCode, FontPtr );
 8017c28:	6839      	ldr	r1, [r7, #0]
 8017c2a:	6878      	ldr	r0, [r7, #4]
 8017c2c:	f000 f816 	bl	8017c5c <hanWanFontLoad>
    }
    return PHAN_HANGUL_CODE;
 8017c30:	2301      	movs	r3, #1
 8017c32:	e00a      	b.n	8017c4a <hanFontLoad+0xb6>
  }
  else                                      //  
  {
    FontPtr->Code_Type = PHAN_ENG_CODE;
 8017c34:	683b      	ldr	r3, [r7, #0]
 8017c36:	2202      	movs	r2, #2
 8017c38:	809a      	strh	r2, [r3, #4]
    FontPtr->Size_Char = 1;
 8017c3a:	683b      	ldr	r3, [r7, #0]
 8017c3c:	2201      	movs	r2, #1
 8017c3e:	805a      	strh	r2, [r3, #2]
    hanEngFontLoad(HanCode, FontPtr);
 8017c40:	6839      	ldr	r1, [r7, #0]
 8017c42:	6878      	ldr	r0, [r7, #4]
 8017c44:	f000 fa30 	bl	80180a8 <hanEngFontLoad>
    return PHAN_ENG_CODE;
 8017c48:	2302      	movs	r3, #2
  }


  return FontPtr->Code_Type;

}
 8017c4a:	4618      	mov	r0, r3
 8017c4c:	3710      	adds	r7, #16
 8017c4e:	46bd      	mov	sp, r7
 8017c50:	bd80      	pop	{r7, pc}
 8017c52:	bf00      	nop
 8017c54:	00eab080 	.word	0x00eab080
 8017c58:	00ed9fb0 	.word	0x00ed9fb0

08017c5c <hanWanFontLoad>:

void hanWanFontLoad(char *HanCode, han_font_t *FontPtr )   /*     */
{
 8017c5c:	b580      	push	{r7, lr}
 8017c5e:	b084      	sub	sp, #16
 8017c60:	af00      	add	r7, sp, #0
 8017c62:	6078      	str	r0, [r7, #4]
 8017c64:	6039      	str	r1, [r7, #0]
  uint16_t i;
  uint16_t wHanCode;
  //static declaration    .
  static uint16_t uChosung, uJoongsung, uJongsung, uChoType, uJooType,uJonType;

  wHanCode = (uint16_t)HanCode[0]<<8  | ((uint16_t)HanCode[1] & 0x00FF);
 8017c66:	687b      	ldr	r3, [r7, #4]
 8017c68:	781b      	ldrb	r3, [r3, #0]
 8017c6a:	021b      	lsls	r3, r3, #8
 8017c6c:	b21a      	sxth	r2, r3
 8017c6e:	687b      	ldr	r3, [r7, #4]
 8017c70:	3301      	adds	r3, #1
 8017c72:	781b      	ldrb	r3, [r3, #0]
 8017c74:	b21b      	sxth	r3, r3
 8017c76:	4313      	orrs	r3, r2
 8017c78:	b21b      	sxth	r3, r3
 8017c7a:	81bb      	strh	r3, [r7, #12]


  wHanCode = hanCnvCodeWan2Johab(wHanCode);
 8017c7c:	89bb      	ldrh	r3, [r7, #12]
 8017c7e:	4618      	mov	r0, r3
 8017c80:	f000 fa3c 	bl	80180fc <hanCnvCodeWan2Johab>
 8017c84:	4603      	mov	r3, r0
 8017c86:	81bb      	strh	r3, [r7, #12]

  //seperate phoneme code
  uChosung   = (wHanCode>>10)&0x001F;//Chosung code
 8017c88:	89bb      	ldrh	r3, [r7, #12]
 8017c8a:	0a9b      	lsrs	r3, r3, #10
 8017c8c:	b29b      	uxth	r3, r3
 8017c8e:	f003 031f 	and.w	r3, r3, #31
 8017c92:	b29a      	uxth	r2, r3
 8017c94:	4b63      	ldr	r3, [pc, #396]	; (8017e24 <hanWanFontLoad+0x1c8>)
 8017c96:	801a      	strh	r2, [r3, #0]
  uJoongsung = (wHanCode>>5) &0x001F;//Joongsung code
 8017c98:	89bb      	ldrh	r3, [r7, #12]
 8017c9a:	095b      	lsrs	r3, r3, #5
 8017c9c:	b29b      	uxth	r3, r3
 8017c9e:	f003 031f 	and.w	r3, r3, #31
 8017ca2:	b29a      	uxth	r2, r3
 8017ca4:	4b60      	ldr	r3, [pc, #384]	; (8017e28 <hanWanFontLoad+0x1cc>)
 8017ca6:	801a      	strh	r2, [r3, #0]
  uJongsung  = wHanCode & 0x001F;    //Jongsung code
 8017ca8:	89bb      	ldrh	r3, [r7, #12]
 8017caa:	f003 031f 	and.w	r3, r3, #31
 8017cae:	b29a      	uxth	r2, r3
 8017cb0:	4b5e      	ldr	r3, [pc, #376]	; (8017e2c <hanWanFontLoad+0x1d0>)
 8017cb2:	801a      	strh	r2, [r3, #0]

  //make font index
  uChosung   = ChoIdxTbl[uChosung];    //Chosung index
 8017cb4:	4b5b      	ldr	r3, [pc, #364]	; (8017e24 <hanWanFontLoad+0x1c8>)
 8017cb6:	881b      	ldrh	r3, [r3, #0]
 8017cb8:	461a      	mov	r2, r3
 8017cba:	4b5d      	ldr	r3, [pc, #372]	; (8017e30 <hanWanFontLoad+0x1d4>)
 8017cbc:	5c9b      	ldrb	r3, [r3, r2]
 8017cbe:	b29a      	uxth	r2, r3
 8017cc0:	4b58      	ldr	r3, [pc, #352]	; (8017e24 <hanWanFontLoad+0x1c8>)
 8017cc2:	801a      	strh	r2, [r3, #0]
  uJoongsung = JooIdxTbl[uJoongsung];  //Joongsung index
 8017cc4:	4b58      	ldr	r3, [pc, #352]	; (8017e28 <hanWanFontLoad+0x1cc>)
 8017cc6:	881b      	ldrh	r3, [r3, #0]
 8017cc8:	461a      	mov	r2, r3
 8017cca:	4b5a      	ldr	r3, [pc, #360]	; (8017e34 <hanWanFontLoad+0x1d8>)
 8017ccc:	5c9b      	ldrb	r3, [r3, r2]
 8017cce:	b29a      	uxth	r2, r3
 8017cd0:	4b55      	ldr	r3, [pc, #340]	; (8017e28 <hanWanFontLoad+0x1cc>)
 8017cd2:	801a      	strh	r2, [r3, #0]
  uJongsung  = JonIdxTbl[uJongsung];   //Jongsung index
 8017cd4:	4b55      	ldr	r3, [pc, #340]	; (8017e2c <hanWanFontLoad+0x1d0>)
 8017cd6:	881b      	ldrh	r3, [r3, #0]
 8017cd8:	461a      	mov	r2, r3
 8017cda:	4b57      	ldr	r3, [pc, #348]	; (8017e38 <hanWanFontLoad+0x1dc>)
 8017cdc:	5c9b      	ldrb	r3, [r3, r2]
 8017cde:	b29a      	uxth	r2, r3
 8017ce0:	4b52      	ldr	r3, [pc, #328]	; (8017e2c <hanWanFontLoad+0x1d0>)
 8017ce2:	801a      	strh	r2, [r3, #0]

  //decide a character type (   )
  uChoType = uJongsung ? ChoTypeCaseJongYes[uJoongsung]:ChoTypeCaseJongNo [uJoongsung];
 8017ce4:	4b51      	ldr	r3, [pc, #324]	; (8017e2c <hanWanFontLoad+0x1d0>)
 8017ce6:	881b      	ldrh	r3, [r3, #0]
 8017ce8:	2b00      	cmp	r3, #0
 8017cea:	d006      	beq.n	8017cfa <hanWanFontLoad+0x9e>
 8017cec:	4b4e      	ldr	r3, [pc, #312]	; (8017e28 <hanWanFontLoad+0x1cc>)
 8017cee:	881b      	ldrh	r3, [r3, #0]
 8017cf0:	461a      	mov	r2, r3
 8017cf2:	4b52      	ldr	r3, [pc, #328]	; (8017e3c <hanWanFontLoad+0x1e0>)
 8017cf4:	5c9b      	ldrb	r3, [r3, r2]
 8017cf6:	b29b      	uxth	r3, r3
 8017cf8:	e005      	b.n	8017d06 <hanWanFontLoad+0xaa>
 8017cfa:	4b4b      	ldr	r3, [pc, #300]	; (8017e28 <hanWanFontLoad+0x1cc>)
 8017cfc:	881b      	ldrh	r3, [r3, #0]
 8017cfe:	461a      	mov	r2, r3
 8017d00:	4b4f      	ldr	r3, [pc, #316]	; (8017e40 <hanWanFontLoad+0x1e4>)
 8017d02:	5c9b      	ldrb	r3, [r3, r2]
 8017d04:	b29b      	uxth	r3, r3
 8017d06:	4a4f      	ldr	r2, [pc, #316]	; (8017e44 <hanWanFontLoad+0x1e8>)
 8017d08:	8013      	strh	r3, [r2, #0]
    //''(1)  ''(16) 
  uJooType = ((uChosung == 0 || uChosung == 1 ||uChosung == 16 ) ? 0: 1) + (uJongsung ? 2: 0);
 8017d0a:	4b46      	ldr	r3, [pc, #280]	; (8017e24 <hanWanFontLoad+0x1c8>)
 8017d0c:	881b      	ldrh	r3, [r3, #0]
 8017d0e:	2b00      	cmp	r3, #0
 8017d10:	d009      	beq.n	8017d26 <hanWanFontLoad+0xca>
 8017d12:	4b44      	ldr	r3, [pc, #272]	; (8017e24 <hanWanFontLoad+0x1c8>)
 8017d14:	881b      	ldrh	r3, [r3, #0]
 8017d16:	2b01      	cmp	r3, #1
 8017d18:	d005      	beq.n	8017d26 <hanWanFontLoad+0xca>
 8017d1a:	4b42      	ldr	r3, [pc, #264]	; (8017e24 <hanWanFontLoad+0x1c8>)
 8017d1c:	881b      	ldrh	r3, [r3, #0]
 8017d1e:	2b10      	cmp	r3, #16
 8017d20:	d001      	beq.n	8017d26 <hanWanFontLoad+0xca>
 8017d22:	2301      	movs	r3, #1
 8017d24:	e000      	b.n	8017d28 <hanWanFontLoad+0xcc>
 8017d26:	2300      	movs	r3, #0
 8017d28:	b29b      	uxth	r3, r3
 8017d2a:	4a40      	ldr	r2, [pc, #256]	; (8017e2c <hanWanFontLoad+0x1d0>)
 8017d2c:	8812      	ldrh	r2, [r2, #0]
 8017d2e:	2a00      	cmp	r2, #0
 8017d30:	d001      	beq.n	8017d36 <hanWanFontLoad+0xda>
 8017d32:	2202      	movs	r2, #2
 8017d34:	e000      	b.n	8017d38 <hanWanFontLoad+0xdc>
 8017d36:	2200      	movs	r2, #0
 8017d38:	4413      	add	r3, r2
 8017d3a:	b29a      	uxth	r2, r3
 8017d3c:	4b42      	ldr	r3, [pc, #264]	; (8017e48 <hanWanFontLoad+0x1ec>)
 8017d3e:	801a      	strh	r2, [r3, #0]
  uJonType = JonType[uJoongsung];
 8017d40:	4b39      	ldr	r3, [pc, #228]	; (8017e28 <hanWanFontLoad+0x1cc>)
 8017d42:	881b      	ldrh	r3, [r3, #0]
 8017d44:	461a      	mov	r2, r3
 8017d46:	4b41      	ldr	r3, [pc, #260]	; (8017e4c <hanWanFontLoad+0x1f0>)
 8017d48:	5c9b      	ldrb	r3, [r3, r2]
 8017d4a:	b29a      	uxth	r2, r3
 8017d4c:	4b40      	ldr	r3, [pc, #256]	; (8017e50 <hanWanFontLoad+0x1f4>)
 8017d4e:	801a      	strh	r2, [r3, #0]

  for(i = 0; i<32; i++)
 8017d50:	2300      	movs	r3, #0
 8017d52:	81fb      	strh	r3, [r7, #14]
 8017d54:	e035      	b.n	8017dc2 <hanWanFontLoad+0x166>
  {
    FontPtr->FontBuffer[i]  = K_font[uChoType*20+uChosung][i];
 8017d56:	4b3b      	ldr	r3, [pc, #236]	; (8017e44 <hanWanFontLoad+0x1e8>)
 8017d58:	881b      	ldrh	r3, [r3, #0]
 8017d5a:	461a      	mov	r2, r3
 8017d5c:	4613      	mov	r3, r2
 8017d5e:	009b      	lsls	r3, r3, #2
 8017d60:	4413      	add	r3, r2
 8017d62:	009b      	lsls	r3, r3, #2
 8017d64:	461a      	mov	r2, r3
 8017d66:	4b2f      	ldr	r3, [pc, #188]	; (8017e24 <hanWanFontLoad+0x1c8>)
 8017d68:	881b      	ldrh	r3, [r3, #0]
 8017d6a:	441a      	add	r2, r3
 8017d6c:	89fb      	ldrh	r3, [r7, #14]
 8017d6e:	4939      	ldr	r1, [pc, #228]	; (8017e54 <hanWanFontLoad+0x1f8>)
 8017d70:	0152      	lsls	r2, r2, #5
 8017d72:	4413      	add	r3, r2
 8017d74:	f831 2013 	ldrh.w	r2, [r1, r3, lsl #1]
 8017d78:	89fb      	ldrh	r3, [r7, #14]
 8017d7a:	b2d1      	uxtb	r1, r2
 8017d7c:	683a      	ldr	r2, [r7, #0]
 8017d7e:	4413      	add	r3, r2
 8017d80:	460a      	mov	r2, r1
 8017d82:	719a      	strb	r2, [r3, #6]
    FontPtr->FontBuffer[i] |= K_font[160 + uJooType*22+uJoongsung][i];
 8017d84:	89fb      	ldrh	r3, [r7, #14]
 8017d86:	683a      	ldr	r2, [r7, #0]
 8017d88:	4413      	add	r3, r2
 8017d8a:	7999      	ldrb	r1, [r3, #6]
 8017d8c:	4b2e      	ldr	r3, [pc, #184]	; (8017e48 <hanWanFontLoad+0x1ec>)
 8017d8e:	881b      	ldrh	r3, [r3, #0]
 8017d90:	461a      	mov	r2, r3
 8017d92:	2316      	movs	r3, #22
 8017d94:	fb02 f303 	mul.w	r3, r2, r3
 8017d98:	33a0      	adds	r3, #160	; 0xa0
 8017d9a:	4a23      	ldr	r2, [pc, #140]	; (8017e28 <hanWanFontLoad+0x1cc>)
 8017d9c:	8812      	ldrh	r2, [r2, #0]
 8017d9e:	441a      	add	r2, r3
 8017da0:	89fb      	ldrh	r3, [r7, #14]
 8017da2:	482c      	ldr	r0, [pc, #176]	; (8017e54 <hanWanFontLoad+0x1f8>)
 8017da4:	0152      	lsls	r2, r2, #5
 8017da6:	4413      	add	r3, r2
 8017da8:	f830 3013 	ldrh.w	r3, [r0, r3, lsl #1]
 8017dac:	b2da      	uxtb	r2, r3
 8017dae:	89fb      	ldrh	r3, [r7, #14]
 8017db0:	430a      	orrs	r2, r1
 8017db2:	b2d1      	uxtb	r1, r2
 8017db4:	683a      	ldr	r2, [r7, #0]
 8017db6:	4413      	add	r3, r2
 8017db8:	460a      	mov	r2, r1
 8017dba:	719a      	strb	r2, [r3, #6]
  for(i = 0; i<32; i++)
 8017dbc:	89fb      	ldrh	r3, [r7, #14]
 8017dbe:	3301      	adds	r3, #1
 8017dc0:	81fb      	strh	r3, [r7, #14]
 8017dc2:	89fb      	ldrh	r3, [r7, #14]
 8017dc4:	2b1f      	cmp	r3, #31
 8017dc6:	d9c6      	bls.n	8017d56 <hanWanFontLoad+0xfa>
  }

  //combine Jongsung
  if(uJongsung)
 8017dc8:	4b18      	ldr	r3, [pc, #96]	; (8017e2c <hanWanFontLoad+0x1d0>)
 8017dca:	881b      	ldrh	r3, [r3, #0]
 8017dcc:	2b00      	cmp	r3, #0
 8017dce:	d025      	beq.n	8017e1c <hanWanFontLoad+0x1c0>
  {
    for(i = 0; i < 32; i++)   FontPtr->FontBuffer[i] |= K_font[248 + uJonType*28+uJongsung][i];
 8017dd0:	2300      	movs	r3, #0
 8017dd2:	81fb      	strh	r3, [r7, #14]
 8017dd4:	e01f      	b.n	8017e16 <hanWanFontLoad+0x1ba>
 8017dd6:	89fb      	ldrh	r3, [r7, #14]
 8017dd8:	683a      	ldr	r2, [r7, #0]
 8017dda:	4413      	add	r3, r2
 8017ddc:	7999      	ldrb	r1, [r3, #6]
 8017dde:	4b1c      	ldr	r3, [pc, #112]	; (8017e50 <hanWanFontLoad+0x1f4>)
 8017de0:	881b      	ldrh	r3, [r3, #0]
 8017de2:	461a      	mov	r2, r3
 8017de4:	4613      	mov	r3, r2
 8017de6:	00db      	lsls	r3, r3, #3
 8017de8:	1a9b      	subs	r3, r3, r2
 8017dea:	009b      	lsls	r3, r3, #2
 8017dec:	33f8      	adds	r3, #248	; 0xf8
 8017dee:	4a0f      	ldr	r2, [pc, #60]	; (8017e2c <hanWanFontLoad+0x1d0>)
 8017df0:	8812      	ldrh	r2, [r2, #0]
 8017df2:	441a      	add	r2, r3
 8017df4:	89fb      	ldrh	r3, [r7, #14]
 8017df6:	4817      	ldr	r0, [pc, #92]	; (8017e54 <hanWanFontLoad+0x1f8>)
 8017df8:	0152      	lsls	r2, r2, #5
 8017dfa:	4413      	add	r3, r2
 8017dfc:	f830 3013 	ldrh.w	r3, [r0, r3, lsl #1]
 8017e00:	b2da      	uxtb	r2, r3
 8017e02:	89fb      	ldrh	r3, [r7, #14]
 8017e04:	430a      	orrs	r2, r1
 8017e06:	b2d1      	uxtb	r1, r2
 8017e08:	683a      	ldr	r2, [r7, #0]
 8017e0a:	4413      	add	r3, r2
 8017e0c:	460a      	mov	r2, r1
 8017e0e:	719a      	strb	r2, [r3, #6]
 8017e10:	89fb      	ldrh	r3, [r7, #14]
 8017e12:	3301      	adds	r3, #1
 8017e14:	81fb      	strh	r3, [r7, #14]
 8017e16:	89fb      	ldrh	r3, [r7, #14]
 8017e18:	2b1f      	cmp	r3, #31
 8017e1a:	d9dc      	bls.n	8017dd6 <hanWanFontLoad+0x17a>
  }
}
 8017e1c:	bf00      	nop
 8017e1e:	3710      	adds	r7, #16
 8017e20:	46bd      	mov	sp, r7
 8017e22:	bd80      	pop	{r7, pc}
 8017e24:	2000d342 	.word	0x2000d342
 8017e28:	2000d344 	.word	0x2000d344
 8017e2c:	2000d346 	.word	0x2000d346
 8017e30:	0802a764 	.word	0x0802a764
 8017e34:	0802a784 	.word	0x0802a784
 8017e38:	0802a7a4 	.word	0x0802a7a4
 8017e3c:	0802a83c 	.word	0x0802a83c
 8017e40:	0802a824 	.word	0x0802a824
 8017e44:	2000d348 	.word	0x2000d348
 8017e48:	2000d34a 	.word	0x2000d34a
 8017e4c:	0802a854 	.word	0x0802a854
 8017e50:	2000d34c 	.word	0x2000d34c
 8017e54:	0802cd40 	.word	0x0802cd40

08017e58 <hanUniFontLoad>:

void hanUniFontLoad(char *HanCode, han_font_t *FontPtr)
{
 8017e58:	b480      	push	{r7}
 8017e5a:	b085      	sub	sp, #20
 8017e5c:	af00      	add	r7, sp, #0
 8017e5e:	6078      	str	r0, [r7, #4]
 8017e60:	6039      	str	r1, [r7, #0]
  static uint16_t uChosung, uJoongsung, uJongsung, uChoType, uJooType,uJonType;




  utf16 = (uint8_t)(HanCode[0] & 0x0f) << 12 | (uint8_t)(HanCode[1] & 0x3f) << 6 | (uint8_t)(HanCode[2] & 0x3f);
 8017e62:	687b      	ldr	r3, [r7, #4]
 8017e64:	781b      	ldrb	r3, [r3, #0]
 8017e66:	031b      	lsls	r3, r3, #12
 8017e68:	b21a      	sxth	r2, r3
 8017e6a:	687b      	ldr	r3, [r7, #4]
 8017e6c:	3301      	adds	r3, #1
 8017e6e:	781b      	ldrb	r3, [r3, #0]
 8017e70:	019b      	lsls	r3, r3, #6
 8017e72:	b21b      	sxth	r3, r3
 8017e74:	f403 637c 	and.w	r3, r3, #4032	; 0xfc0
 8017e78:	b21b      	sxth	r3, r3
 8017e7a:	4313      	orrs	r3, r2
 8017e7c:	b21a      	sxth	r2, r3
 8017e7e:	687b      	ldr	r3, [r7, #4]
 8017e80:	3302      	adds	r3, #2
 8017e82:	781b      	ldrb	r3, [r3, #0]
 8017e84:	b21b      	sxth	r3, r3
 8017e86:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8017e8a:	b21b      	sxth	r3, r3
 8017e8c:	4313      	orrs	r3, r2
 8017e8e:	b21b      	sxth	r3, r3
 8017e90:	81bb      	strh	r3, [r7, #12]


  //seperate phoneme code
  utf16 -= 0xac00;
 8017e92:	89bb      	ldrh	r3, [r7, #12]
 8017e94:	f503 43a8 	add.w	r3, r3, #21504	; 0x5400
 8017e98:	81bb      	strh	r3, [r7, #12]
  uJongsung  = utf16 % 28;
 8017e9a:	89ba      	ldrh	r2, [r7, #12]
 8017e9c:	0893      	lsrs	r3, r2, #2
 8017e9e:	4973      	ldr	r1, [pc, #460]	; (801806c <hanUniFontLoad+0x214>)
 8017ea0:	fba1 3103 	umull	r3, r1, r1, r3
 8017ea4:	460b      	mov	r3, r1
 8017ea6:	00db      	lsls	r3, r3, #3
 8017ea8:	1a5b      	subs	r3, r3, r1
 8017eaa:	009b      	lsls	r3, r3, #2
 8017eac:	1ad3      	subs	r3, r2, r3
 8017eae:	b29a      	uxth	r2, r3
 8017eb0:	4b6f      	ldr	r3, [pc, #444]	; (8018070 <hanUniFontLoad+0x218>)
 8017eb2:	801a      	strh	r2, [r3, #0]
  utf16 /= 28;
 8017eb4:	89bb      	ldrh	r3, [r7, #12]
 8017eb6:	089b      	lsrs	r3, r3, #2
 8017eb8:	4a6c      	ldr	r2, [pc, #432]	; (801806c <hanUniFontLoad+0x214>)
 8017eba:	fba2 2303 	umull	r2, r3, r2, r3
 8017ebe:	81bb      	strh	r3, [r7, #12]
  uJoongsung = utf16 % 21;
 8017ec0:	89b9      	ldrh	r1, [r7, #12]
 8017ec2:	4b6c      	ldr	r3, [pc, #432]	; (8018074 <hanUniFontLoad+0x21c>)
 8017ec4:	fba3 2301 	umull	r2, r3, r3, r1
 8017ec8:	1aca      	subs	r2, r1, r3
 8017eca:	0852      	lsrs	r2, r2, #1
 8017ecc:	4413      	add	r3, r2
 8017ece:	091a      	lsrs	r2, r3, #4
 8017ed0:	4613      	mov	r3, r2
 8017ed2:	005b      	lsls	r3, r3, #1
 8017ed4:	4413      	add	r3, r2
 8017ed6:	00da      	lsls	r2, r3, #3
 8017ed8:	1ad2      	subs	r2, r2, r3
 8017eda:	1a8b      	subs	r3, r1, r2
 8017edc:	b29a      	uxth	r2, r3
 8017ede:	4b66      	ldr	r3, [pc, #408]	; (8018078 <hanUniFontLoad+0x220>)
 8017ee0:	801a      	strh	r2, [r3, #0]
  uChosung   = utf16 / 21;
 8017ee2:	89ba      	ldrh	r2, [r7, #12]
 8017ee4:	4b63      	ldr	r3, [pc, #396]	; (8018074 <hanUniFontLoad+0x21c>)
 8017ee6:	fba3 1302 	umull	r1, r3, r3, r2
 8017eea:	1ad2      	subs	r2, r2, r3
 8017eec:	0852      	lsrs	r2, r2, #1
 8017eee:	4413      	add	r3, r2
 8017ef0:	091b      	lsrs	r3, r3, #4
 8017ef2:	b29a      	uxth	r2, r3
 8017ef4:	4b61      	ldr	r3, [pc, #388]	; (801807c <hanUniFontLoad+0x224>)
 8017ef6:	801a      	strh	r2, [r3, #0]


  //make font index
  uChosung   = UniChoIdxTbl[uChosung];    //Chosung index
 8017ef8:	4b60      	ldr	r3, [pc, #384]	; (801807c <hanUniFontLoad+0x224>)
 8017efa:	881b      	ldrh	r3, [r3, #0]
 8017efc:	461a      	mov	r2, r3
 8017efe:	4b60      	ldr	r3, [pc, #384]	; (8018080 <hanUniFontLoad+0x228>)
 8017f00:	5c9b      	ldrb	r3, [r3, r2]
 8017f02:	b29a      	uxth	r2, r3
 8017f04:	4b5d      	ldr	r3, [pc, #372]	; (801807c <hanUniFontLoad+0x224>)
 8017f06:	801a      	strh	r2, [r3, #0]
  uJoongsung = UniJooIdxTbl[uJoongsung];  //Joongsung index
 8017f08:	4b5b      	ldr	r3, [pc, #364]	; (8018078 <hanUniFontLoad+0x220>)
 8017f0a:	881b      	ldrh	r3, [r3, #0]
 8017f0c:	461a      	mov	r2, r3
 8017f0e:	4b5d      	ldr	r3, [pc, #372]	; (8018084 <hanUniFontLoad+0x22c>)
 8017f10:	5c9b      	ldrb	r3, [r3, r2]
 8017f12:	b29a      	uxth	r2, r3
 8017f14:	4b58      	ldr	r3, [pc, #352]	; (8018078 <hanUniFontLoad+0x220>)
 8017f16:	801a      	strh	r2, [r3, #0]
  uJongsung  = UniJonIdxTbl[uJongsung];   //Jongsung index
 8017f18:	4b55      	ldr	r3, [pc, #340]	; (8018070 <hanUniFontLoad+0x218>)
 8017f1a:	881b      	ldrh	r3, [r3, #0]
 8017f1c:	461a      	mov	r2, r3
 8017f1e:	4b5a      	ldr	r3, [pc, #360]	; (8018088 <hanUniFontLoad+0x230>)
 8017f20:	5c9b      	ldrb	r3, [r3, r2]
 8017f22:	b29a      	uxth	r2, r3
 8017f24:	4b52      	ldr	r3, [pc, #328]	; (8018070 <hanUniFontLoad+0x218>)
 8017f26:	801a      	strh	r2, [r3, #0]


  //decide a character type (   )
  uChoType = uJongsung ? ChoTypeCaseJongYes[uJoongsung]:ChoTypeCaseJongNo [uJoongsung];
 8017f28:	4b51      	ldr	r3, [pc, #324]	; (8018070 <hanUniFontLoad+0x218>)
 8017f2a:	881b      	ldrh	r3, [r3, #0]
 8017f2c:	2b00      	cmp	r3, #0
 8017f2e:	d006      	beq.n	8017f3e <hanUniFontLoad+0xe6>
 8017f30:	4b51      	ldr	r3, [pc, #324]	; (8018078 <hanUniFontLoad+0x220>)
 8017f32:	881b      	ldrh	r3, [r3, #0]
 8017f34:	461a      	mov	r2, r3
 8017f36:	4b55      	ldr	r3, [pc, #340]	; (801808c <hanUniFontLoad+0x234>)
 8017f38:	5c9b      	ldrb	r3, [r3, r2]
 8017f3a:	b29b      	uxth	r3, r3
 8017f3c:	e005      	b.n	8017f4a <hanUniFontLoad+0xf2>
 8017f3e:	4b4e      	ldr	r3, [pc, #312]	; (8018078 <hanUniFontLoad+0x220>)
 8017f40:	881b      	ldrh	r3, [r3, #0]
 8017f42:	461a      	mov	r2, r3
 8017f44:	4b52      	ldr	r3, [pc, #328]	; (8018090 <hanUniFontLoad+0x238>)
 8017f46:	5c9b      	ldrb	r3, [r3, r2]
 8017f48:	b29b      	uxth	r3, r3
 8017f4a:	4a52      	ldr	r2, [pc, #328]	; (8018094 <hanUniFontLoad+0x23c>)
 8017f4c:	8013      	strh	r3, [r2, #0]
    //''(1)  ''(16) 
  uJooType = ((uChosung == 0 || uChosung == 1 ||uChosung == 16 ) ? 0: 1) + (uJongsung ? 2: 0);
 8017f4e:	4b4b      	ldr	r3, [pc, #300]	; (801807c <hanUniFontLoad+0x224>)
 8017f50:	881b      	ldrh	r3, [r3, #0]
 8017f52:	2b00      	cmp	r3, #0
 8017f54:	d009      	beq.n	8017f6a <hanUniFontLoad+0x112>
 8017f56:	4b49      	ldr	r3, [pc, #292]	; (801807c <hanUniFontLoad+0x224>)
 8017f58:	881b      	ldrh	r3, [r3, #0]
 8017f5a:	2b01      	cmp	r3, #1
 8017f5c:	d005      	beq.n	8017f6a <hanUniFontLoad+0x112>
 8017f5e:	4b47      	ldr	r3, [pc, #284]	; (801807c <hanUniFontLoad+0x224>)
 8017f60:	881b      	ldrh	r3, [r3, #0]
 8017f62:	2b10      	cmp	r3, #16
 8017f64:	d001      	beq.n	8017f6a <hanUniFontLoad+0x112>
 8017f66:	2301      	movs	r3, #1
 8017f68:	e000      	b.n	8017f6c <hanUniFontLoad+0x114>
 8017f6a:	2300      	movs	r3, #0
 8017f6c:	b29b      	uxth	r3, r3
 8017f6e:	4a40      	ldr	r2, [pc, #256]	; (8018070 <hanUniFontLoad+0x218>)
 8017f70:	8812      	ldrh	r2, [r2, #0]
 8017f72:	2a00      	cmp	r2, #0
 8017f74:	d001      	beq.n	8017f7a <hanUniFontLoad+0x122>
 8017f76:	2202      	movs	r2, #2
 8017f78:	e000      	b.n	8017f7c <hanUniFontLoad+0x124>
 8017f7a:	2200      	movs	r2, #0
 8017f7c:	4413      	add	r3, r2
 8017f7e:	b29a      	uxth	r2, r3
 8017f80:	4b45      	ldr	r3, [pc, #276]	; (8018098 <hanUniFontLoad+0x240>)
 8017f82:	801a      	strh	r2, [r3, #0]
  uJonType = JonType[uJoongsung];
 8017f84:	4b3c      	ldr	r3, [pc, #240]	; (8018078 <hanUniFontLoad+0x220>)
 8017f86:	881b      	ldrh	r3, [r3, #0]
 8017f88:	461a      	mov	r2, r3
 8017f8a:	4b44      	ldr	r3, [pc, #272]	; (801809c <hanUniFontLoad+0x244>)
 8017f8c:	5c9b      	ldrb	r3, [r3, r2]
 8017f8e:	b29a      	uxth	r2, r3
 8017f90:	4b43      	ldr	r3, [pc, #268]	; (80180a0 <hanUniFontLoad+0x248>)
 8017f92:	801a      	strh	r2, [r3, #0]

  for(i = 0; i<32; i++)
 8017f94:	2300      	movs	r3, #0
 8017f96:	81fb      	strh	r3, [r7, #14]
 8017f98:	e035      	b.n	8018006 <hanUniFontLoad+0x1ae>
  {
    FontPtr->FontBuffer[i]  = (uint8_t)K_font[uChoType*20+uChosung][i];
 8017f9a:	4b3e      	ldr	r3, [pc, #248]	; (8018094 <hanUniFontLoad+0x23c>)
 8017f9c:	881b      	ldrh	r3, [r3, #0]
 8017f9e:	461a      	mov	r2, r3
 8017fa0:	4613      	mov	r3, r2
 8017fa2:	009b      	lsls	r3, r3, #2
 8017fa4:	4413      	add	r3, r2
 8017fa6:	009b      	lsls	r3, r3, #2
 8017fa8:	461a      	mov	r2, r3
 8017faa:	4b34      	ldr	r3, [pc, #208]	; (801807c <hanUniFontLoad+0x224>)
 8017fac:	881b      	ldrh	r3, [r3, #0]
 8017fae:	441a      	add	r2, r3
 8017fb0:	89fb      	ldrh	r3, [r7, #14]
 8017fb2:	493c      	ldr	r1, [pc, #240]	; (80180a4 <hanUniFontLoad+0x24c>)
 8017fb4:	0152      	lsls	r2, r2, #5
 8017fb6:	4413      	add	r3, r2
 8017fb8:	f831 2013 	ldrh.w	r2, [r1, r3, lsl #1]
 8017fbc:	89fb      	ldrh	r3, [r7, #14]
 8017fbe:	b2d1      	uxtb	r1, r2
 8017fc0:	683a      	ldr	r2, [r7, #0]
 8017fc2:	4413      	add	r3, r2
 8017fc4:	460a      	mov	r2, r1
 8017fc6:	719a      	strb	r2, [r3, #6]
    FontPtr->FontBuffer[i] |= (uint8_t)K_font[160 + uJooType*22+uJoongsung][i];
 8017fc8:	89fb      	ldrh	r3, [r7, #14]
 8017fca:	683a      	ldr	r2, [r7, #0]
 8017fcc:	4413      	add	r3, r2
 8017fce:	7999      	ldrb	r1, [r3, #6]
 8017fd0:	4b31      	ldr	r3, [pc, #196]	; (8018098 <hanUniFontLoad+0x240>)
 8017fd2:	881b      	ldrh	r3, [r3, #0]
 8017fd4:	461a      	mov	r2, r3
 8017fd6:	2316      	movs	r3, #22
 8017fd8:	fb02 f303 	mul.w	r3, r2, r3
 8017fdc:	33a0      	adds	r3, #160	; 0xa0
 8017fde:	4a26      	ldr	r2, [pc, #152]	; (8018078 <hanUniFontLoad+0x220>)
 8017fe0:	8812      	ldrh	r2, [r2, #0]
 8017fe2:	441a      	add	r2, r3
 8017fe4:	89fb      	ldrh	r3, [r7, #14]
 8017fe6:	482f      	ldr	r0, [pc, #188]	; (80180a4 <hanUniFontLoad+0x24c>)
 8017fe8:	0152      	lsls	r2, r2, #5
 8017fea:	4413      	add	r3, r2
 8017fec:	f830 3013 	ldrh.w	r3, [r0, r3, lsl #1]
 8017ff0:	b2da      	uxtb	r2, r3
 8017ff2:	89fb      	ldrh	r3, [r7, #14]
 8017ff4:	430a      	orrs	r2, r1
 8017ff6:	b2d1      	uxtb	r1, r2
 8017ff8:	683a      	ldr	r2, [r7, #0]
 8017ffa:	4413      	add	r3, r2
 8017ffc:	460a      	mov	r2, r1
 8017ffe:	719a      	strb	r2, [r3, #6]
  for(i = 0; i<32; i++)
 8018000:	89fb      	ldrh	r3, [r7, #14]
 8018002:	3301      	adds	r3, #1
 8018004:	81fb      	strh	r3, [r7, #14]
 8018006:	89fb      	ldrh	r3, [r7, #14]
 8018008:	2b1f      	cmp	r3, #31
 801800a:	d9c6      	bls.n	8017f9a <hanUniFontLoad+0x142>
  }

  //combine Jongsung
  if(uJongsung)
 801800c:	4b18      	ldr	r3, [pc, #96]	; (8018070 <hanUniFontLoad+0x218>)
 801800e:	881b      	ldrh	r3, [r3, #0]
 8018010:	2b00      	cmp	r3, #0
 8018012:	d025      	beq.n	8018060 <hanUniFontLoad+0x208>
  {
    for(i = 0; i < 32; i++)   FontPtr->FontBuffer[i] |= K_font[248 + uJonType*28+uJongsung][i];
 8018014:	2300      	movs	r3, #0
 8018016:	81fb      	strh	r3, [r7, #14]
 8018018:	e01f      	b.n	801805a <hanUniFontLoad+0x202>
 801801a:	89fb      	ldrh	r3, [r7, #14]
 801801c:	683a      	ldr	r2, [r7, #0]
 801801e:	4413      	add	r3, r2
 8018020:	7999      	ldrb	r1, [r3, #6]
 8018022:	4b1f      	ldr	r3, [pc, #124]	; (80180a0 <hanUniFontLoad+0x248>)
 8018024:	881b      	ldrh	r3, [r3, #0]
 8018026:	461a      	mov	r2, r3
 8018028:	4613      	mov	r3, r2
 801802a:	00db      	lsls	r3, r3, #3
 801802c:	1a9b      	subs	r3, r3, r2
 801802e:	009b      	lsls	r3, r3, #2
 8018030:	33f8      	adds	r3, #248	; 0xf8
 8018032:	4a0f      	ldr	r2, [pc, #60]	; (8018070 <hanUniFontLoad+0x218>)
 8018034:	8812      	ldrh	r2, [r2, #0]
 8018036:	441a      	add	r2, r3
 8018038:	89fb      	ldrh	r3, [r7, #14]
 801803a:	481a      	ldr	r0, [pc, #104]	; (80180a4 <hanUniFontLoad+0x24c>)
 801803c:	0152      	lsls	r2, r2, #5
 801803e:	4413      	add	r3, r2
 8018040:	f830 3013 	ldrh.w	r3, [r0, r3, lsl #1]
 8018044:	b2da      	uxtb	r2, r3
 8018046:	89fb      	ldrh	r3, [r7, #14]
 8018048:	430a      	orrs	r2, r1
 801804a:	b2d1      	uxtb	r1, r2
 801804c:	683a      	ldr	r2, [r7, #0]
 801804e:	4413      	add	r3, r2
 8018050:	460a      	mov	r2, r1
 8018052:	719a      	strb	r2, [r3, #6]
 8018054:	89fb      	ldrh	r3, [r7, #14]
 8018056:	3301      	adds	r3, #1
 8018058:	81fb      	strh	r3, [r7, #14]
 801805a:	89fb      	ldrh	r3, [r7, #14]
 801805c:	2b1f      	cmp	r3, #31
 801805e:	d9dc      	bls.n	801801a <hanUniFontLoad+0x1c2>
  }
}
 8018060:	bf00      	nop
 8018062:	3714      	adds	r7, #20
 8018064:	46bd      	mov	sp, r7
 8018066:	f85d 7b04 	ldr.w	r7, [sp], #4
 801806a:	4770      	bx	lr
 801806c:	24924925 	.word	0x24924925
 8018070:	2000d34e 	.word	0x2000d34e
 8018074:	86186187 	.word	0x86186187
 8018078:	2000d350 	.word	0x2000d350
 801807c:	2000d352 	.word	0x2000d352
 8018080:	0802a7c4 	.word	0x0802a7c4
 8018084:	0802a7e4 	.word	0x0802a7e4
 8018088:	0802a804 	.word	0x0802a804
 801808c:	0802a83c 	.word	0x0802a83c
 8018090:	0802a824 	.word	0x0802a824
 8018094:	2000d354 	.word	0x2000d354
 8018098:	2000d356 	.word	0x2000d356
 801809c:	0802a854 	.word	0x0802a854
 80180a0:	2000d358 	.word	0x2000d358
 80180a4:	0802cd40 	.word	0x0802cd40

080180a8 <hanEngFontLoad>:

void hanEngFontLoad(char *HanCode, han_font_t *FontPtr)
{
 80180a8:	b480      	push	{r7}
 80180aa:	b085      	sub	sp, #20
 80180ac:	af00      	add	r7, sp, #0
 80180ae:	6078      	str	r0, [r7, #4]
 80180b0:	6039      	str	r1, [r7, #0]
  uint16_t i;
  char EngCode;

  EngCode = *HanCode;
 80180b2:	687b      	ldr	r3, [r7, #4]
 80180b4:	781b      	ldrb	r3, [r3, #0]
 80180b6:	737b      	strb	r3, [r7, #13]

  EngCode -= 0x20;  // FONT   .
 80180b8:	7b7b      	ldrb	r3, [r7, #13]
 80180ba:	3b20      	subs	r3, #32
 80180bc:	737b      	strb	r3, [r7, #13]

  for ( i = 0 ; i < 16 ; i++ )
 80180be:	2300      	movs	r3, #0
 80180c0:	81fb      	strh	r3, [r7, #14]
 80180c2:	e00f      	b.n	80180e4 <hanEngFontLoad+0x3c>
  {
     FontPtr->FontBuffer[ i ] = (char)wEngFon[(int)EngCode][i];
 80180c4:	7b7a      	ldrb	r2, [r7, #13]
 80180c6:	89fb      	ldrh	r3, [r7, #14]
 80180c8:	490b      	ldr	r1, [pc, #44]	; (80180f8 <hanEngFontLoad+0x50>)
 80180ca:	0112      	lsls	r2, r2, #4
 80180cc:	4413      	add	r3, r2
 80180ce:	f851 2023 	ldr.w	r2, [r1, r3, lsl #2]
 80180d2:	89fb      	ldrh	r3, [r7, #14]
 80180d4:	b2d1      	uxtb	r1, r2
 80180d6:	683a      	ldr	r2, [r7, #0]
 80180d8:	4413      	add	r3, r2
 80180da:	460a      	mov	r2, r1
 80180dc:	719a      	strb	r2, [r3, #6]
  for ( i = 0 ; i < 16 ; i++ )
 80180de:	89fb      	ldrh	r3, [r7, #14]
 80180e0:	3301      	adds	r3, #1
 80180e2:	81fb      	strh	r3, [r7, #14]
 80180e4:	89fb      	ldrh	r3, [r7, #14]
 80180e6:	2b0f      	cmp	r3, #15
 80180e8:	d9ec      	bls.n	80180c4 <hanEngFontLoad+0x1c>
  }
}
 80180ea:	bf00      	nop
 80180ec:	bf00      	nop
 80180ee:	3714      	adds	r7, #20
 80180f0:	46bd      	mov	sp, r7
 80180f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80180f6:	4770      	bx	lr
 80180f8:	08028f64 	.word	0x08028f64

080180fc <hanCnvCodeWan2Johab>:

uint16_t hanCnvCodeWan2Johab(uint16_t WanCode)
{
 80180fc:	b480      	push	{r7}
 80180fe:	b085      	sub	sp, #20
 8018100:	af00      	add	r7, sp, #0
 8018102:	4603      	mov	r3, r0
 8018104:	80fb      	strh	r3, [r7, #6]
  int index;
  uint16_t hcode, lcode;

  hcode = (WanCode >> 8) & 0xFF;
 8018106:	88fb      	ldrh	r3, [r7, #6]
 8018108:	0a1b      	lsrs	r3, r3, #8
 801810a:	81fb      	strh	r3, [r7, #14]
  lcode = WanCode & 0x0ff;
 801810c:	88fb      	ldrh	r3, [r7, #6]
 801810e:	b2db      	uxtb	r3, r3
 8018110:	81bb      	strh	r3, [r7, #12]

  index = (hcode - 0x0B0) * 94 + (lcode - 0x0A1);
 8018112:	89fb      	ldrh	r3, [r7, #14]
 8018114:	3bb0      	subs	r3, #176	; 0xb0
 8018116:	225e      	movs	r2, #94	; 0x5e
 8018118:	fb03 f202 	mul.w	r2, r3, r2
 801811c:	89bb      	ldrh	r3, [r7, #12]
 801811e:	3ba1      	subs	r3, #161	; 0xa1
 8018120:	4413      	add	r3, r2
 8018122:	60bb      	str	r3, [r7, #8]

  return wWanToJohabTable[index];
 8018124:	4a05      	ldr	r2, [pc, #20]	; (801813c <hanCnvCodeWan2Johab+0x40>)
 8018126:	68bb      	ldr	r3, [r7, #8]
 8018128:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 801812c:	b29b      	uxth	r3, r3
}
 801812e:	4618      	mov	r0, r3
 8018130:	3714      	adds	r7, #20
 8018132:	46bd      	mov	sp, r7
 8018134:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018138:	4770      	bx	lr
 801813a:	bf00      	nop
 801813c:	0802a880 	.word	0x0802a880

08018140 <TransferDoneISR>:
static void st7735SetRotation(uint8_t m);
static bool st7735Reset(void);


static void TransferDoneISR(void)
{
 8018140:	b580      	push	{r7, lr}
 8018142:	af00      	add	r7, sp, #0
  if (is_write_frame == true)
 8018144:	4b0a      	ldr	r3, [pc, #40]	; (8018170 <TransferDoneISR+0x30>)
 8018146:	781b      	ldrb	r3, [r3, #0]
 8018148:	b2db      	uxtb	r3, r3
 801814a:	2b00      	cmp	r3, #0
 801814c:	d00d      	beq.n	801816a <TransferDoneISR+0x2a>
  {
    is_write_frame = false;
 801814e:	4b08      	ldr	r3, [pc, #32]	; (8018170 <TransferDoneISR+0x30>)
 8018150:	2200      	movs	r2, #0
 8018152:	701a      	strb	r2, [r3, #0]
    gpioPinWrite(_PIN_DEF_CS, _DEF_HIGH);
 8018154:	2101      	movs	r1, #1
 8018156:	2002      	movs	r0, #2
 8018158:	f7fb fbb0 	bl	80138bc <gpioPinWrite>

    if (frameCallBack != NULL)
 801815c:	4b05      	ldr	r3, [pc, #20]	; (8018174 <TransferDoneISR+0x34>)
 801815e:	681b      	ldr	r3, [r3, #0]
 8018160:	2b00      	cmp	r3, #0
 8018162:	d002      	beq.n	801816a <TransferDoneISR+0x2a>
    {
      frameCallBack();
 8018164:	4b03      	ldr	r3, [pc, #12]	; (8018174 <TransferDoneISR+0x34>)
 8018166:	681b      	ldr	r3, [r3, #0]
 8018168:	4798      	blx	r3
    }
  }
}
 801816a:	bf00      	nop
 801816c:	bd80      	pop	{r7, pc}
 801816e:	bf00      	nop
 8018170:	2000d360 	.word	0x2000d360
 8018174:	2000d35c 	.word	0x2000d35c

08018178 <st7735Init>:


bool st7735Init(void)
{
 8018178:	b580      	push	{r7, lr}
 801817a:	b082      	sub	sp, #8
 801817c:	af00      	add	r7, sp, #0
  bool ret;

  ret = st7735Reset();
 801817e:	f000 f835 	bl	80181ec <st7735Reset>
 8018182:	4603      	mov	r3, r0
 8018184:	71fb      	strb	r3, [r7, #7]

  return ret;
 8018186:	79fb      	ldrb	r3, [r7, #7]
}
 8018188:	4618      	mov	r0, r3
 801818a:	3708      	adds	r7, #8
 801818c:	46bd      	mov	sp, r7
 801818e:	bd80      	pop	{r7, pc}

08018190 <st7735InitDriver>:

bool st7735InitDriver(lcd_driver_t *p_driver)
{
 8018190:	b480      	push	{r7}
 8018192:	b083      	sub	sp, #12
 8018194:	af00      	add	r7, sp, #0
 8018196:	6078      	str	r0, [r7, #4]
  p_driver->init = st7735Init;
 8018198:	687b      	ldr	r3, [r7, #4]
 801819a:	4a0d      	ldr	r2, [pc, #52]	; (80181d0 <st7735InitDriver+0x40>)
 801819c:	601a      	str	r2, [r3, #0]
  p_driver->reset = st7735Reset;
 801819e:	687b      	ldr	r3, [r7, #4]
 80181a0:	4a0c      	ldr	r2, [pc, #48]	; (80181d4 <st7735InitDriver+0x44>)
 80181a2:	605a      	str	r2, [r3, #4]
  p_driver->setWindow = st7735SetWindow;
 80181a4:	687b      	ldr	r3, [r7, #4]
 80181a6:	4a0c      	ldr	r2, [pc, #48]	; (80181d8 <st7735InitDriver+0x48>)
 80181a8:	609a      	str	r2, [r3, #8]
  p_driver->getWidth = st7735GetWidth;
 80181aa:	687b      	ldr	r3, [r7, #4]
 80181ac:	4a0b      	ldr	r2, [pc, #44]	; (80181dc <st7735InitDriver+0x4c>)
 80181ae:	60da      	str	r2, [r3, #12]
  p_driver->getHeight = st7735GetHeight;
 80181b0:	687b      	ldr	r3, [r7, #4]
 80181b2:	4a0b      	ldr	r2, [pc, #44]	; (80181e0 <st7735InitDriver+0x50>)
 80181b4:	611a      	str	r2, [r3, #16]
  p_driver->setCallBack = st7735SetCallBack;
 80181b6:	687b      	ldr	r3, [r7, #4]
 80181b8:	4a0a      	ldr	r2, [pc, #40]	; (80181e4 <st7735InitDriver+0x54>)
 80181ba:	615a      	str	r2, [r3, #20]
  p_driver->sendBuffer = st7735SendBuffer;
 80181bc:	687b      	ldr	r3, [r7, #4]
 80181be:	4a0a      	ldr	r2, [pc, #40]	; (80181e8 <st7735InitDriver+0x58>)
 80181c0:	619a      	str	r2, [r3, #24]
  return true;
 80181c2:	2301      	movs	r3, #1
}
 80181c4:	4618      	mov	r0, r3
 80181c6:	370c      	adds	r7, #12
 80181c8:	46bd      	mov	sp, r7
 80181ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80181ce:	4770      	bx	lr
 80181d0:	08018179 	.word	0x08018179
 80181d4:	080181ed 	.word	0x080181ed
 80181d8:	080184b1 	.word	0x080184b1
 80181dc:	08018265 	.word	0x08018265
 80181e0:	08018275 	.word	0x08018275
 80181e4:	08018709 	.word	0x08018709
 80181e8:	080186bd 	.word	0x080186bd

080181ec <st7735Reset>:

bool st7735Reset(void)
{
 80181ec:	b580      	push	{r7, lr}
 80181ee:	b082      	sub	sp, #8
 80181f0:	af02      	add	r7, sp, #8
  spiBegin(spi_ch);
 80181f2:	4b1a      	ldr	r3, [pc, #104]	; (801825c <st7735Reset+0x70>)
 80181f4:	781b      	ldrb	r3, [r3, #0]
 80181f6:	4618      	mov	r0, r3
 80181f8:	f7fe f8da 	bl	80163b0 <spiBegin>
  spiSetDataMode(spi_ch, SPI_MODE0);
 80181fc:	4b17      	ldr	r3, [pc, #92]	; (801825c <st7735Reset+0x70>)
 80181fe:	781b      	ldrb	r3, [r3, #0]
 8018200:	2100      	movs	r1, #0
 8018202:	4618      	mov	r0, r3
 8018204:	f7fe f930 	bl	8016468 <spiSetDataMode>

  spiAttachTxInterrupt(spi_ch, TransferDoneISR);
 8018208:	4b14      	ldr	r3, [pc, #80]	; (801825c <st7735Reset+0x70>)
 801820a:	781b      	ldrb	r3, [r3, #0]
 801820c:	4914      	ldr	r1, [pc, #80]	; (8018260 <st7735Reset+0x74>)
 801820e:	4618      	mov	r0, r3
 8018210:	f7fe fa60 	bl	80166d4 <spiAttachTxInterrupt>

  gpioPinWrite(_PIN_DEF_BKT, _DEF_LOW);
 8018214:	2100      	movs	r1, #0
 8018216:	2001      	movs	r0, #1
 8018218:	f7fb fb50 	bl	80138bc <gpioPinWrite>
  gpioPinWrite(_PIN_DEF_DC,  _DEF_HIGH);
 801821c:	2101      	movs	r1, #1
 801821e:	2003      	movs	r0, #3
 8018220:	f7fb fb4c 	bl	80138bc <gpioPinWrite>
  gpioPinWrite(_PIN_DEF_CS,  _DEF_HIGH);
 8018224:	2101      	movs	r1, #1
 8018226:	2002      	movs	r0, #2
 8018228:	f7fb fb48 	bl	80138bc <gpioPinWrite>
  delay(10);
 801822c:	200a      	movs	r0, #10
 801822e:	f7f9 fc15 	bl	8011a5c <delay>

  st7735InitRegs();
 8018232:	f000 f863 	bl	80182fc <st7735InitRegs>


  st7735SetRotation(1);
 8018236:	2001      	movs	r0, #1
 8018238:	f000 f910 	bl	801845c <st7735SetRotation>
  st7735FillRect(0, 0, HW_LCD_WIDTH, HW_LCD_HEIGHT, black);
 801823c:	2300      	movs	r3, #0
 801823e:	9300      	str	r3, [sp, #0]
 8018240:	2380      	movs	r3, #128	; 0x80
 8018242:	22a0      	movs	r2, #160	; 0xa0
 8018244:	2100      	movs	r1, #0
 8018246:	2000      	movs	r0, #0
 8018248:	f000 f97e 	bl	8018548 <st7735FillRect>
  gpioPinWrite(_PIN_DEF_BKT, _DEF_LOW);
 801824c:	2100      	movs	r1, #0
 801824e:	2001      	movs	r0, #1
 8018250:	f7fb fb34 	bl	80138bc <gpioPinWrite>
  return true;
 8018254:	2301      	movs	r3, #1
}
 8018256:	4618      	mov	r0, r3
 8018258:	46bd      	mov	sp, r7
 801825a:	bd80      	pop	{r7, pc}
 801825c:	2000d35a 	.word	0x2000d35a
 8018260:	08018141 	.word	0x08018141

08018264 <st7735GetWidth>:

uint16_t st7735GetWidth(void)
{
 8018264:	b480      	push	{r7}
 8018266:	af00      	add	r7, sp, #0
  return HW_LCD_WIDTH;
 8018268:	23a0      	movs	r3, #160	; 0xa0
}
 801826a:	4618      	mov	r0, r3
 801826c:	46bd      	mov	sp, r7
 801826e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018272:	4770      	bx	lr

08018274 <st7735GetHeight>:

uint16_t st7735GetHeight(void)
{
 8018274:	b480      	push	{r7}
 8018276:	af00      	add	r7, sp, #0
  return HW_LCD_HEIGHT;
 8018278:	2380      	movs	r3, #128	; 0x80
}
 801827a:	4618      	mov	r0, r3
 801827c:	46bd      	mov	sp, r7
 801827e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018282:	4770      	bx	lr

08018284 <writecommand>:

void writecommand(uint8_t c)
{
 8018284:	b580      	push	{r7, lr}
 8018286:	b082      	sub	sp, #8
 8018288:	af00      	add	r7, sp, #0
 801828a:	4603      	mov	r3, r0
 801828c:	71fb      	strb	r3, [r7, #7]
  gpioPinWrite(_PIN_DEF_DC, _DEF_LOW);
 801828e:	2100      	movs	r1, #0
 8018290:	2003      	movs	r0, #3
 8018292:	f7fb fb13 	bl	80138bc <gpioPinWrite>
  gpioPinWrite(_PIN_DEF_CS, _DEF_LOW);
 8018296:	2100      	movs	r1, #0
 8018298:	2002      	movs	r0, #2
 801829a:	f7fb fb0f 	bl	80138bc <gpioPinWrite>

  spiTransfer8(spi_ch, c);
 801829e:	4b07      	ldr	r3, [pc, #28]	; (80182bc <writecommand+0x38>)
 80182a0:	781b      	ldrb	r3, [r3, #0]
 80182a2:	79fa      	ldrb	r2, [r7, #7]
 80182a4:	4611      	mov	r1, r2
 80182a6:	4618      	mov	r0, r3
 80182a8:	f7fe f972 	bl	8016590 <spiTransfer8>

  gpioPinWrite(_PIN_DEF_CS, _DEF_HIGH);
 80182ac:	2101      	movs	r1, #1
 80182ae:	2002      	movs	r0, #2
 80182b0:	f7fb fb04 	bl	80138bc <gpioPinWrite>
}
 80182b4:	bf00      	nop
 80182b6:	3708      	adds	r7, #8
 80182b8:	46bd      	mov	sp, r7
 80182ba:	bd80      	pop	{r7, pc}
 80182bc:	2000d35a 	.word	0x2000d35a

080182c0 <writedata>:

void writedata(uint8_t d)
{
 80182c0:	b580      	push	{r7, lr}
 80182c2:	b082      	sub	sp, #8
 80182c4:	af00      	add	r7, sp, #0
 80182c6:	4603      	mov	r3, r0
 80182c8:	71fb      	strb	r3, [r7, #7]
  gpioPinWrite(_PIN_DEF_DC, _DEF_HIGH);
 80182ca:	2101      	movs	r1, #1
 80182cc:	2003      	movs	r0, #3
 80182ce:	f7fb faf5 	bl	80138bc <gpioPinWrite>
  gpioPinWrite(_PIN_DEF_CS, _DEF_LOW);
 80182d2:	2100      	movs	r1, #0
 80182d4:	2002      	movs	r0, #2
 80182d6:	f7fb faf1 	bl	80138bc <gpioPinWrite>

  spiTransfer8(spi_ch, d);
 80182da:	4b07      	ldr	r3, [pc, #28]	; (80182f8 <writedata+0x38>)
 80182dc:	781b      	ldrb	r3, [r3, #0]
 80182de:	79fa      	ldrb	r2, [r7, #7]
 80182e0:	4611      	mov	r1, r2
 80182e2:	4618      	mov	r0, r3
 80182e4:	f7fe f954 	bl	8016590 <spiTransfer8>

  gpioPinWrite(_PIN_DEF_CS, _DEF_HIGH);
 80182e8:	2101      	movs	r1, #1
 80182ea:	2002      	movs	r0, #2
 80182ec:	f7fb fae6 	bl	80138bc <gpioPinWrite>
}
 80182f0:	bf00      	nop
 80182f2:	3708      	adds	r7, #8
 80182f4:	46bd      	mov	sp, r7
 80182f6:	bd80      	pop	{r7, pc}
 80182f8:	2000d35a 	.word	0x2000d35a

080182fc <st7735InitRegs>:

void st7735InitRegs(void)
{
 80182fc:	b580      	push	{r7, lr}
 80182fe:	af00      	add	r7, sp, #0
  writecommand(ST7735_SWRESET); //  1: Software reset, 0 args, w/delay
 8018300:	2001      	movs	r0, #1
 8018302:	f7ff ffbf 	bl	8018284 <writecommand>
  delay(10);
 8018306:	200a      	movs	r0, #10
 8018308:	f7f9 fba8 	bl	8011a5c <delay>

  writecommand(ST7735_SLPOUT);  //  2: Out of sleep mode, 0 args, w/delay
 801830c:	2011      	movs	r0, #17
 801830e:	f7ff ffb9 	bl	8018284 <writecommand>
  delay(10);
 8018312:	200a      	movs	r0, #10
 8018314:	f7f9 fba2 	bl	8011a5c <delay>

  writecommand(ST7735_FRMCTR1); //  3: Frame rate ctrl - normal mode, 3 args:
 8018318:	20b1      	movs	r0, #177	; 0xb1
 801831a:	f7ff ffb3 	bl	8018284 <writecommand>
  writedata(0x01);              //     Rate = fosc/(1x2+40) * (LINE+2C+2D)
 801831e:	2001      	movs	r0, #1
 8018320:	f7ff ffce 	bl	80182c0 <writedata>
  writedata(0x2C);
 8018324:	202c      	movs	r0, #44	; 0x2c
 8018326:	f7ff ffcb 	bl	80182c0 <writedata>
  writedata(0x2D);
 801832a:	202d      	movs	r0, #45	; 0x2d
 801832c:	f7ff ffc8 	bl	80182c0 <writedata>

  writecommand(ST7735_FRMCTR2); //  4: Frame rate control - idle mode, 3 args:
 8018330:	20b2      	movs	r0, #178	; 0xb2
 8018332:	f7ff ffa7 	bl	8018284 <writecommand>
  writedata(0x01);              //     Rate = fosc/(1x2+40) * (LINE+2C+2D)
 8018336:	2001      	movs	r0, #1
 8018338:	f7ff ffc2 	bl	80182c0 <writedata>
  writedata(0x2C);
 801833c:	202c      	movs	r0, #44	; 0x2c
 801833e:	f7ff ffbf 	bl	80182c0 <writedata>
  writedata(0x2D);
 8018342:	202d      	movs	r0, #45	; 0x2d
 8018344:	f7ff ffbc 	bl	80182c0 <writedata>

  writecommand(ST7735_FRMCTR3); //  5: Frame rate ctrl - partial mode, 6 args:
 8018348:	20b3      	movs	r0, #179	; 0xb3
 801834a:	f7ff ff9b 	bl	8018284 <writecommand>
  writedata(0x01);              //     Dot inversion mode
 801834e:	2001      	movs	r0, #1
 8018350:	f7ff ffb6 	bl	80182c0 <writedata>
  writedata(0x2C);
 8018354:	202c      	movs	r0, #44	; 0x2c
 8018356:	f7ff ffb3 	bl	80182c0 <writedata>
  writedata(0x2D);
 801835a:	202d      	movs	r0, #45	; 0x2d
 801835c:	f7ff ffb0 	bl	80182c0 <writedata>
  writedata(0x01);              //     Line inversion mode
 8018360:	2001      	movs	r0, #1
 8018362:	f7ff ffad 	bl	80182c0 <writedata>
  writedata(0x2C);
 8018366:	202c      	movs	r0, #44	; 0x2c
 8018368:	f7ff ffaa 	bl	80182c0 <writedata>
  writedata(0x2D);
 801836c:	202d      	movs	r0, #45	; 0x2d
 801836e:	f7ff ffa7 	bl	80182c0 <writedata>

  writecommand(ST7735_INVCTR);  //  6: Display inversion ctrl, 1 arg, no delay:
 8018372:	20b4      	movs	r0, #180	; 0xb4
 8018374:	f7ff ff86 	bl	8018284 <writecommand>
  writedata(0x07);              //     No inversion
 8018378:	2007      	movs	r0, #7
 801837a:	f7ff ffa1 	bl	80182c0 <writedata>

  writecommand(ST7735_PWCTR1);  //  7: Power control, 3 args, no delay:
 801837e:	20c0      	movs	r0, #192	; 0xc0
 8018380:	f7ff ff80 	bl	8018284 <writecommand>
  writedata(0xA2);
 8018384:	20a2      	movs	r0, #162	; 0xa2
 8018386:	f7ff ff9b 	bl	80182c0 <writedata>
  writedata(0x02);              //     -4.6V
 801838a:	2002      	movs	r0, #2
 801838c:	f7ff ff98 	bl	80182c0 <writedata>
  writedata(0x84);              //     AUTO mode
 8018390:	2084      	movs	r0, #132	; 0x84
 8018392:	f7ff ff95 	bl	80182c0 <writedata>

  writecommand(ST7735_PWCTR2);  //  8: Power control, 1 arg, no delay:
 8018396:	20c1      	movs	r0, #193	; 0xc1
 8018398:	f7ff ff74 	bl	8018284 <writecommand>
  writedata(0xC5);              //     VGH25 = 2.4C VGSEL = -10 VGH = 3 * AVDD
 801839c:	20c5      	movs	r0, #197	; 0xc5
 801839e:	f7ff ff8f 	bl	80182c0 <writedata>

  writecommand(ST7735_PWCTR3);  //  9: Power control, 2 args, no delay:
 80183a2:	20c2      	movs	r0, #194	; 0xc2
 80183a4:	f7ff ff6e 	bl	8018284 <writecommand>
  writedata(0x0A);              //     Opamp current small
 80183a8:	200a      	movs	r0, #10
 80183aa:	f7ff ff89 	bl	80182c0 <writedata>
  writedata(0x00);              //     Boost frequency
 80183ae:	2000      	movs	r0, #0
 80183b0:	f7ff ff86 	bl	80182c0 <writedata>

  writecommand(ST7735_PWCTR4);  // 10: Power control, 2 args, no delay:
 80183b4:	20c3      	movs	r0, #195	; 0xc3
 80183b6:	f7ff ff65 	bl	8018284 <writecommand>
  writedata(0x8A);              //     BCLK/2, Opamp current small & Medium low
 80183ba:	208a      	movs	r0, #138	; 0x8a
 80183bc:	f7ff ff80 	bl	80182c0 <writedata>
  writedata(0x2A);
 80183c0:	202a      	movs	r0, #42	; 0x2a
 80183c2:	f7ff ff7d 	bl	80182c0 <writedata>

  writecommand(ST7735_PWCTR5);  // 11: Power control, 2 args, no delay:
 80183c6:	20c4      	movs	r0, #196	; 0xc4
 80183c8:	f7ff ff5c 	bl	8018284 <writecommand>
  writedata(0x8A);
 80183cc:	208a      	movs	r0, #138	; 0x8a
 80183ce:	f7ff ff77 	bl	80182c0 <writedata>
  writedata(0xEE);
 80183d2:	20ee      	movs	r0, #238	; 0xee
 80183d4:	f7ff ff74 	bl	80182c0 <writedata>

  writecommand(ST7735_VMCTR1);  // 12: Power control, 1 arg, no delay:
 80183d8:	20c5      	movs	r0, #197	; 0xc5
 80183da:	f7ff ff53 	bl	8018284 <writecommand>
  writedata(0x0E);
 80183de:	200e      	movs	r0, #14
 80183e0:	f7ff ff6e 	bl	80182c0 <writedata>

#if HW_ST7735_MODEL == 0
  writecommand(ST7735_INVON);   // 13: Don't invert display, no args, no delay
#else
  writecommand(ST7735_INVOFF);  // 13: Don't invert display, no args, no delay
 80183e4:	2020      	movs	r0, #32
 80183e6:	f7ff ff4d 	bl	8018284 <writecommand>
#endif

  writecommand(ST7735_MADCTL);  // 14: Memory access control (directions), 1 arg:
 80183ea:	2036      	movs	r0, #54	; 0x36
 80183ec:	f7ff ff4a 	bl	8018284 <writecommand>
  writedata(0xC8);              //     row addr/col addr, bottom to top refresh
 80183f0:	20c8      	movs	r0, #200	; 0xc8
 80183f2:	f7ff ff65 	bl	80182c0 <writedata>

  writecommand(ST7735_COLMOD);  // 15: set color mode, 1 arg, no delay:
 80183f6:	203a      	movs	r0, #58	; 0x3a
 80183f8:	f7ff ff44 	bl	8018284 <writecommand>
  writedata(0x05);              //     16-bit color
 80183fc:	2005      	movs	r0, #5
 80183fe:	f7ff ff5f 	bl	80182c0 <writedata>


  writecommand(ST7735_CASET);   //  1: Column addr set, 4 args, no delay:
 8018402:	202a      	movs	r0, #42	; 0x2a
 8018404:	f7ff ff3e 	bl	8018284 <writecommand>
  writedata(0x00);
 8018408:	2000      	movs	r0, #0
 801840a:	f7ff ff59 	bl	80182c0 <writedata>
  writedata(0x00);              //     XSTART = 0
 801840e:	2000      	movs	r0, #0
 8018410:	f7ff ff56 	bl	80182c0 <writedata>
  writedata(0x00);
 8018414:	2000      	movs	r0, #0
 8018416:	f7ff ff53 	bl	80182c0 <writedata>
  writedata(HW_LCD_WIDTH-1);    //     XEND = 159
 801841a:	209f      	movs	r0, #159	; 0x9f
 801841c:	f7ff ff50 	bl	80182c0 <writedata>

  writecommand(ST7735_RASET);   //  2: Row addr set, 4 args, no delay:
 8018420:	202b      	movs	r0, #43	; 0x2b
 8018422:	f7ff ff2f 	bl	8018284 <writecommand>
  writedata(0x00);
 8018426:	2000      	movs	r0, #0
 8018428:	f7ff ff4a 	bl	80182c0 <writedata>
  writedata(0x00);              //     XSTART = 0
 801842c:	2000      	movs	r0, #0
 801842e:	f7ff ff47 	bl	80182c0 <writedata>
  writedata(0x00);
 8018432:	2000      	movs	r0, #0
 8018434:	f7ff ff44 	bl	80182c0 <writedata>
  writedata(HW_LCD_HEIGHT-1);   //     XEND = 79
 8018438:	207f      	movs	r0, #127	; 0x7f
 801843a:	f7ff ff41 	bl	80182c0 <writedata>


  writecommand(ST7735_NORON);   //  3: Normal display on, no args, w/delay
 801843e:	2013      	movs	r0, #19
 8018440:	f7ff ff20 	bl	8018284 <writecommand>
  delay(10);
 8018444:	200a      	movs	r0, #10
 8018446:	f7f9 fb09 	bl	8011a5c <delay>
  writecommand(ST7735_DISPON);  //  4: Main screen turn on, no args w/delay
 801844a:	2029      	movs	r0, #41	; 0x29
 801844c:	f7ff ff1a 	bl	8018284 <writecommand>
  delay(10);
 8018450:	200a      	movs	r0, #10
 8018452:	f7f9 fb03 	bl	8011a5c <delay>
}
 8018456:	bf00      	nop
 8018458:	bd80      	pop	{r7, pc}
	...

0801845c <st7735SetRotation>:

void st7735SetRotation(uint8_t mode)
{
 801845c:	b580      	push	{r7, lr}
 801845e:	b082      	sub	sp, #8
 8018460:	af00      	add	r7, sp, #0
 8018462:	4603      	mov	r3, r0
 8018464:	71fb      	strb	r3, [r7, #7]
  writecommand(ST7735_MADCTL);
 8018466:	2036      	movs	r0, #54	; 0x36
 8018468:	f7ff ff0c 	bl	8018284 <writecommand>

  switch (mode)
 801846c:	79fb      	ldrb	r3, [r7, #7]
 801846e:	2b03      	cmp	r3, #3
 8018470:	d81a      	bhi.n	80184a8 <st7735SetRotation+0x4c>
 8018472:	a201      	add	r2, pc, #4	; (adr r2, 8018478 <st7735SetRotation+0x1c>)
 8018474:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8018478:	08018489 	.word	0x08018489
 801847c:	08018491 	.word	0x08018491
 8018480:	08018499 	.word	0x08018499
 8018484:	080184a1 	.word	0x080184a1
  {
   case 0:
     writedata(MADCTL_MX | MADCTL_MY | MADCTL_RGB);
 8018488:	20c0      	movs	r0, #192	; 0xc0
 801848a:	f7ff ff19 	bl	80182c0 <writedata>
     break;
 801848e:	e00b      	b.n	80184a8 <st7735SetRotation+0x4c>

   case 1:
     writedata(MADCTL_MY | MADCTL_MV | MADCTL_RGB);
 8018490:	20a0      	movs	r0, #160	; 0xa0
 8018492:	f7ff ff15 	bl	80182c0 <writedata>
     break;
 8018496:	e007      	b.n	80184a8 <st7735SetRotation+0x4c>

  case 2:
    writedata(MADCTL_RGB);
 8018498:	2000      	movs	r0, #0
 801849a:	f7ff ff11 	bl	80182c0 <writedata>
    break;
 801849e:	e003      	b.n	80184a8 <st7735SetRotation+0x4c>

   case 3:
     writedata(MADCTL_MX | MADCTL_MV | MADCTL_RGB);
 80184a0:	2060      	movs	r0, #96	; 0x60
 80184a2:	f7ff ff0d 	bl	80182c0 <writedata>
     break;
 80184a6:	bf00      	nop
  }
}
 80184a8:	bf00      	nop
 80184aa:	3708      	adds	r7, #8
 80184ac:	46bd      	mov	sp, r7
 80184ae:	bd80      	pop	{r7, pc}

080184b0 <st7735SetWindow>:

void st7735SetWindow(int32_t x0, int32_t y0, int32_t x1, int32_t y1)
{
 80184b0:	b580      	push	{r7, lr}
 80184b2:	b084      	sub	sp, #16
 80184b4:	af00      	add	r7, sp, #0
 80184b6:	60f8      	str	r0, [r7, #12]
 80184b8:	60b9      	str	r1, [r7, #8]
 80184ba:	607a      	str	r2, [r7, #4]
 80184bc:	603b      	str	r3, [r7, #0]
  spiSetBitWidth(spi_ch, 8);
 80184be:	4b21      	ldr	r3, [pc, #132]	; (8018544 <st7735SetWindow+0x94>)
 80184c0:	781b      	ldrb	r3, [r3, #0]
 80184c2:	2108      	movs	r1, #8
 80184c4:	4618      	mov	r0, r3
 80184c6:	f7fe f833 	bl	8016530 <spiSetBitWidth>

  writecommand(ST7735_CASET); // Column addr set
 80184ca:	202a      	movs	r0, #42	; 0x2a
 80184cc:	f7ff feda 	bl	8018284 <writecommand>
  writedata(0x00);
 80184d0:	2000      	movs	r0, #0
 80184d2:	f7ff fef5 	bl	80182c0 <writedata>
  writedata(x0+colstart);     // XSTART
 80184d6:	68fb      	ldr	r3, [r7, #12]
 80184d8:	b2da      	uxtb	r2, r3
 80184da:	2300      	movs	r3, #0
 80184dc:	b2db      	uxtb	r3, r3
 80184de:	4413      	add	r3, r2
 80184e0:	b2db      	uxtb	r3, r3
 80184e2:	4618      	mov	r0, r3
 80184e4:	f7ff feec 	bl	80182c0 <writedata>
  writedata(0x00);
 80184e8:	2000      	movs	r0, #0
 80184ea:	f7ff fee9 	bl	80182c0 <writedata>
  writedata(x1+colstart);     // XEND
 80184ee:	687b      	ldr	r3, [r7, #4]
 80184f0:	b2da      	uxtb	r2, r3
 80184f2:	2300      	movs	r3, #0
 80184f4:	b2db      	uxtb	r3, r3
 80184f6:	4413      	add	r3, r2
 80184f8:	b2db      	uxtb	r3, r3
 80184fa:	4618      	mov	r0, r3
 80184fc:	f7ff fee0 	bl	80182c0 <writedata>

  writecommand(ST7735_RASET); // Row addr set
 8018500:	202b      	movs	r0, #43	; 0x2b
 8018502:	f7ff febf 	bl	8018284 <writecommand>
  writedata(0x00);
 8018506:	2000      	movs	r0, #0
 8018508:	f7ff feda 	bl	80182c0 <writedata>
  writedata(y0+rowstart);     // YSTART
 801850c:	68bb      	ldr	r3, [r7, #8]
 801850e:	b2da      	uxtb	r2, r3
 8018510:	2300      	movs	r3, #0
 8018512:	b2db      	uxtb	r3, r3
 8018514:	4413      	add	r3, r2
 8018516:	b2db      	uxtb	r3, r3
 8018518:	4618      	mov	r0, r3
 801851a:	f7ff fed1 	bl	80182c0 <writedata>
  writedata(0x00);
 801851e:	2000      	movs	r0, #0
 8018520:	f7ff fece 	bl	80182c0 <writedata>
  writedata(y1+rowstart);     // YEND
 8018524:	683b      	ldr	r3, [r7, #0]
 8018526:	b2da      	uxtb	r2, r3
 8018528:	2300      	movs	r3, #0
 801852a:	b2db      	uxtb	r3, r3
 801852c:	4413      	add	r3, r2
 801852e:	b2db      	uxtb	r3, r3
 8018530:	4618      	mov	r0, r3
 8018532:	f7ff fec5 	bl	80182c0 <writedata>

  writecommand(ST7735_RAMWR); // write to RAM
 8018536:	202c      	movs	r0, #44	; 0x2c
 8018538:	f7ff fea4 	bl	8018284 <writecommand>
}
 801853c:	bf00      	nop
 801853e:	3710      	adds	r7, #16
 8018540:	46bd      	mov	sp, r7
 8018542:	bd80      	pop	{r7, pc}
 8018544:	2000d35a 	.word	0x2000d35a

08018548 <st7735FillRect>:

void st7735FillRect(int32_t x, int32_t y, int32_t w, int32_t h, uint32_t color)
{
 8018548:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 801854c:	b089      	sub	sp, #36	; 0x24
 801854e:	af00      	add	r7, sp, #0
 8018550:	60f8      	str	r0, [r7, #12]
 8018552:	60b9      	str	r1, [r7, #8]
 8018554:	607a      	str	r2, [r7, #4]
 8018556:	603b      	str	r3, [r7, #0]
 8018558:	466b      	mov	r3, sp
 801855a:	461e      	mov	r6, r3
  uint16_t line_buf[w];
 801855c:	6879      	ldr	r1, [r7, #4]
 801855e:	1e4b      	subs	r3, r1, #1
 8018560:	617b      	str	r3, [r7, #20]
 8018562:	460a      	mov	r2, r1
 8018564:	2300      	movs	r3, #0
 8018566:	4690      	mov	r8, r2
 8018568:	4699      	mov	r9, r3
 801856a:	f04f 0200 	mov.w	r2, #0
 801856e:	f04f 0300 	mov.w	r3, #0
 8018572:	ea4f 1309 	mov.w	r3, r9, lsl #4
 8018576:	ea43 7318 	orr.w	r3, r3, r8, lsr #28
 801857a:	ea4f 1208 	mov.w	r2, r8, lsl #4
 801857e:	460a      	mov	r2, r1
 8018580:	2300      	movs	r3, #0
 8018582:	4614      	mov	r4, r2
 8018584:	461d      	mov	r5, r3
 8018586:	f04f 0200 	mov.w	r2, #0
 801858a:	f04f 0300 	mov.w	r3, #0
 801858e:	012b      	lsls	r3, r5, #4
 8018590:	ea43 7314 	orr.w	r3, r3, r4, lsr #28
 8018594:	0122      	lsls	r2, r4, #4
 8018596:	460b      	mov	r3, r1
 8018598:	005b      	lsls	r3, r3, #1
 801859a:	3307      	adds	r3, #7
 801859c:	08db      	lsrs	r3, r3, #3
 801859e:	00db      	lsls	r3, r3, #3
 80185a0:	ebad 0d03 	sub.w	sp, sp, r3
 80185a4:	466b      	mov	r3, sp
 80185a6:	3301      	adds	r3, #1
 80185a8:	085b      	lsrs	r3, r3, #1
 80185aa:	005b      	lsls	r3, r3, #1
 80185ac:	613b      	str	r3, [r7, #16]

  // Clipping
  if ((x >= _width) || (y >= _height)) return;
 80185ae:	22a0      	movs	r2, #160	; 0xa0
 80185b0:	68fb      	ldr	r3, [r7, #12]
 80185b2:	4293      	cmp	r3, r2
 80185b4:	da78      	bge.n	80186a8 <st7735FillRect+0x160>
 80185b6:	2280      	movs	r2, #128	; 0x80
 80185b8:	68bb      	ldr	r3, [r7, #8]
 80185ba:	4293      	cmp	r3, r2
 80185bc:	da74      	bge.n	80186a8 <st7735FillRect+0x160>

  if (x < 0) { w += x; x = 0; }
 80185be:	68fb      	ldr	r3, [r7, #12]
 80185c0:	2b00      	cmp	r3, #0
 80185c2:	da05      	bge.n	80185d0 <st7735FillRect+0x88>
 80185c4:	687a      	ldr	r2, [r7, #4]
 80185c6:	68fb      	ldr	r3, [r7, #12]
 80185c8:	4413      	add	r3, r2
 80185ca:	607b      	str	r3, [r7, #4]
 80185cc:	2300      	movs	r3, #0
 80185ce:	60fb      	str	r3, [r7, #12]
  if (y < 0) { h += y; y = 0; }
 80185d0:	68bb      	ldr	r3, [r7, #8]
 80185d2:	2b00      	cmp	r3, #0
 80185d4:	da05      	bge.n	80185e2 <st7735FillRect+0x9a>
 80185d6:	683a      	ldr	r2, [r7, #0]
 80185d8:	68bb      	ldr	r3, [r7, #8]
 80185da:	4413      	add	r3, r2
 80185dc:	603b      	str	r3, [r7, #0]
 80185de:	2300      	movs	r3, #0
 80185e0:	60bb      	str	r3, [r7, #8]

  if ((x + w) > _width)  w = _width  - x;
 80185e2:	68fa      	ldr	r2, [r7, #12]
 80185e4:	687b      	ldr	r3, [r7, #4]
 80185e6:	4413      	add	r3, r2
 80185e8:	22a0      	movs	r2, #160	; 0xa0
 80185ea:	4293      	cmp	r3, r2
 80185ec:	dd03      	ble.n	80185f6 <st7735FillRect+0xae>
 80185ee:	22a0      	movs	r2, #160	; 0xa0
 80185f0:	68fb      	ldr	r3, [r7, #12]
 80185f2:	1ad3      	subs	r3, r2, r3
 80185f4:	607b      	str	r3, [r7, #4]
  if ((y + h) > _height) h = _height - y;
 80185f6:	68ba      	ldr	r2, [r7, #8]
 80185f8:	683b      	ldr	r3, [r7, #0]
 80185fa:	4413      	add	r3, r2
 80185fc:	2280      	movs	r2, #128	; 0x80
 80185fe:	4293      	cmp	r3, r2
 8018600:	dd03      	ble.n	801860a <st7735FillRect+0xc2>
 8018602:	2280      	movs	r2, #128	; 0x80
 8018604:	68bb      	ldr	r3, [r7, #8]
 8018606:	1ad3      	subs	r3, r2, r3
 8018608:	603b      	str	r3, [r7, #0]

  if ((w < 1) || (h < 1)) return;
 801860a:	687b      	ldr	r3, [r7, #4]
 801860c:	2b00      	cmp	r3, #0
 801860e:	dd4d      	ble.n	80186ac <st7735FillRect+0x164>
 8018610:	683b      	ldr	r3, [r7, #0]
 8018612:	2b00      	cmp	r3, #0
 8018614:	dd4a      	ble.n	80186ac <st7735FillRect+0x164>


  st7735SetWindow(x, y, x + w - 1, y + h - 1);
 8018616:	68fa      	ldr	r2, [r7, #12]
 8018618:	687b      	ldr	r3, [r7, #4]
 801861a:	4413      	add	r3, r2
 801861c:	1e59      	subs	r1, r3, #1
 801861e:	68ba      	ldr	r2, [r7, #8]
 8018620:	683b      	ldr	r3, [r7, #0]
 8018622:	4413      	add	r3, r2
 8018624:	3b01      	subs	r3, #1
 8018626:	460a      	mov	r2, r1
 8018628:	68b9      	ldr	r1, [r7, #8]
 801862a:	68f8      	ldr	r0, [r7, #12]
 801862c:	f7ff ff40 	bl	80184b0 <st7735SetWindow>
  spiSetBitWidth(spi_ch, 16);
 8018630:	4b21      	ldr	r3, [pc, #132]	; (80186b8 <st7735FillRect+0x170>)
 8018632:	781b      	ldrb	r3, [r3, #0]
 8018634:	2110      	movs	r1, #16
 8018636:	4618      	mov	r0, r3
 8018638:	f7fd ff7a 	bl	8016530 <spiSetBitWidth>

  gpioPinWrite(_PIN_DEF_DC, _DEF_HIGH);
 801863c:	2101      	movs	r1, #1
 801863e:	2003      	movs	r0, #3
 8018640:	f7fb f93c 	bl	80138bc <gpioPinWrite>
  gpioPinWrite(_PIN_DEF_CS, _DEF_LOW);
 8018644:	2100      	movs	r1, #0
 8018646:	2002      	movs	r0, #2
 8018648:	f7fb f938 	bl	80138bc <gpioPinWrite>

  for (int i=0; i<w; i++)
 801864c:	2300      	movs	r3, #0
 801864e:	61fb      	str	r3, [r7, #28]
 8018650:	e008      	b.n	8018664 <st7735FillRect+0x11c>
  {
    line_buf[i] = color;
 8018652:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8018654:	b299      	uxth	r1, r3
 8018656:	693b      	ldr	r3, [r7, #16]
 8018658:	69fa      	ldr	r2, [r7, #28]
 801865a:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
  for (int i=0; i<w; i++)
 801865e:	69fb      	ldr	r3, [r7, #28]
 8018660:	3301      	adds	r3, #1
 8018662:	61fb      	str	r3, [r7, #28]
 8018664:	69fa      	ldr	r2, [r7, #28]
 8018666:	687b      	ldr	r3, [r7, #4]
 8018668:	429a      	cmp	r2, r3
 801866a:	dbf2      	blt.n	8018652 <st7735FillRect+0x10a>
  }
  for (int i=0; i<h; i++)
 801866c:	2300      	movs	r3, #0
 801866e:	61bb      	str	r3, [r7, #24]
 8018670:	e00e      	b.n	8018690 <st7735FillRect+0x148>
  {
    if (spiDmaTxTransfer(_DEF_SPI1, (void *)line_buf, w, 10) != true)
 8018672:	687a      	ldr	r2, [r7, #4]
 8018674:	230a      	movs	r3, #10
 8018676:	6939      	ldr	r1, [r7, #16]
 8018678:	2000      	movs	r0, #0
 801867a:	f7fd ffdb 	bl	8016634 <spiDmaTxTransfer>
 801867e:	4603      	mov	r3, r0
 8018680:	f083 0301 	eor.w	r3, r3, #1
 8018684:	b2db      	uxtb	r3, r3
 8018686:	2b00      	cmp	r3, #0
 8018688:	d107      	bne.n	801869a <st7735FillRect+0x152>
  for (int i=0; i<h; i++)
 801868a:	69bb      	ldr	r3, [r7, #24]
 801868c:	3301      	adds	r3, #1
 801868e:	61bb      	str	r3, [r7, #24]
 8018690:	69ba      	ldr	r2, [r7, #24]
 8018692:	683b      	ldr	r3, [r7, #0]
 8018694:	429a      	cmp	r2, r3
 8018696:	dbec      	blt.n	8018672 <st7735FillRect+0x12a>
 8018698:	e000      	b.n	801869c <st7735FillRect+0x154>
    {
      break;
 801869a:	bf00      	nop
    }
  }
  gpioPinWrite(_PIN_DEF_CS, _DEF_HIGH);
 801869c:	2101      	movs	r1, #1
 801869e:	2002      	movs	r0, #2
 80186a0:	f7fb f90c 	bl	80138bc <gpioPinWrite>
 80186a4:	46b5      	mov	sp, r6
 80186a6:	e003      	b.n	80186b0 <st7735FillRect+0x168>
  if ((x >= _width) || (y >= _height)) return;
 80186a8:	bf00      	nop
 80186aa:	e000      	b.n	80186ae <st7735FillRect+0x166>
  if ((w < 1) || (h < 1)) return;
 80186ac:	bf00      	nop
 80186ae:	46b5      	mov	sp, r6
}
 80186b0:	3724      	adds	r7, #36	; 0x24
 80186b2:	46bd      	mov	sp, r7
 80186b4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80186b8:	2000d35a 	.word	0x2000d35a

080186bc <st7735SendBuffer>:

bool st7735SendBuffer(uint8_t *p_data, uint32_t length, uint32_t timeout_ms)
{
 80186bc:	b580      	push	{r7, lr}
 80186be:	b084      	sub	sp, #16
 80186c0:	af00      	add	r7, sp, #0
 80186c2:	60f8      	str	r0, [r7, #12]
 80186c4:	60b9      	str	r1, [r7, #8]
 80186c6:	607a      	str	r2, [r7, #4]
  is_write_frame = true;
 80186c8:	4b0d      	ldr	r3, [pc, #52]	; (8018700 <st7735SendBuffer+0x44>)
 80186ca:	2201      	movs	r2, #1
 80186cc:	701a      	strb	r2, [r3, #0]

  spiSetBitWidth(spi_ch, 16);
 80186ce:	4b0d      	ldr	r3, [pc, #52]	; (8018704 <st7735SendBuffer+0x48>)
 80186d0:	781b      	ldrb	r3, [r3, #0]
 80186d2:	2110      	movs	r1, #16
 80186d4:	4618      	mov	r0, r3
 80186d6:	f7fd ff2b 	bl	8016530 <spiSetBitWidth>

  gpioPinWrite(_PIN_DEF_DC, _DEF_HIGH);
 80186da:	2101      	movs	r1, #1
 80186dc:	2003      	movs	r0, #3
 80186de:	f7fb f8ed 	bl	80138bc <gpioPinWrite>
  gpioPinWrite(_PIN_DEF_CS, _DEF_LOW);
 80186e2:	2100      	movs	r1, #0
 80186e4:	2002      	movs	r0, #2
 80186e6:	f7fb f8e9 	bl	80138bc <gpioPinWrite>

  spiDmaTxTransfer(_DEF_SPI1, (void *)p_data, length, 0);
 80186ea:	2300      	movs	r3, #0
 80186ec:	68ba      	ldr	r2, [r7, #8]
 80186ee:	68f9      	ldr	r1, [r7, #12]
 80186f0:	2000      	movs	r0, #0
 80186f2:	f7fd ff9f 	bl	8016634 <spiDmaTxTransfer>
  return true;
 80186f6:	2301      	movs	r3, #1
}
 80186f8:	4618      	mov	r0, r3
 80186fa:	3710      	adds	r7, #16
 80186fc:	46bd      	mov	sp, r7
 80186fe:	bd80      	pop	{r7, pc}
 8018700:	2000d360 	.word	0x2000d360
 8018704:	2000d35a 	.word	0x2000d35a

08018708 <st7735SetCallBack>:

bool st7735SetCallBack(void (*p_func)(void))
{
 8018708:	b480      	push	{r7}
 801870a:	b083      	sub	sp, #12
 801870c:	af00      	add	r7, sp, #0
 801870e:	6078      	str	r0, [r7, #4]
  frameCallBack = p_func;
 8018710:	4a04      	ldr	r2, [pc, #16]	; (8018724 <st7735SetCallBack+0x1c>)
 8018712:	687b      	ldr	r3, [r7, #4]
 8018714:	6013      	str	r3, [r2, #0]

  return true;
 8018716:	2301      	movs	r3, #1
}
 8018718:	4618      	mov	r0, r3
 801871a:	370c      	adds	r7, #12
 801871c:	46bd      	mov	sp, r7
 801871e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018722:	4770      	bx	lr
 8018724:	2000d35c 	.word	0x2000d35c

08018728 <hwInit>:
        "Firmware"
    };


void hwInit(void)
{
 8018728:	b580      	push	{r7, lr}
 801872a:	af00      	add	r7, sp, #0
  bspInit();
 801872c:	f7f9 f96c 	bl	8011a08 <bspInit>

  rtcInit();
 8018730:	f7fc ff8c 	bl	801564c <rtcInit>
  resetInit();
 8018734:	f7fc ff58 	bl	80155e8 <resetInit>
  cliInit();
 8018738:	f7f9 fe26 	bl	8012388 <cliInit>
  ledInit();
 801873c:	f7fc f956 	bl	80149ec <ledInit>
  uartInit();
 8018740:	f7fe fda8 	bl	8017294 <uartInit>
  spiInit();
 8018744:	f7fd fde2 	bl	801630c <spiInit>
  DWT_Delay_Init();
 8018748:	f7f9 fc5a 	bl	8012000 <DWT_Delay_Init>
  buttonInit();
 801874c:	f7f9 fc88 	bl	8012060 <buttonInit>
  gpioInit();
 8018750:	f7fa ffea 	bl	8013728 <gpioInit>
  flashInit();
 8018754:	f7fa fe16 	bl	8013384 <flashInit>
  Ds18b20_Init();
 8018758:	f7fa f8b0 	bl	80128bc <Ds18b20_Init>
  sonarInit();
 801875c:	f7fd fc02 	bl	8015f64 <sonarInit>

  //LCD_INIT();
  lcdInit();
 8018760:	f7fb fa0e 	bl	8013b80 <lcdInit>
  tdsInit();
 8018764:	f7fe f8cc 	bl	8016900 <tdsInit>

  if (sdInit() == true)
 8018768:	f7fc ffe2 	bl	8015730 <sdInit>
 801876c:	4603      	mov	r3, r0
 801876e:	2b00      	cmp	r3, #0
 8018770:	d001      	beq.n	8018776 <hwInit+0x4e>
  {
    fatfsInit();
 8018772:	f7fa fc09 	bl	8012f88 <fatfsInit>
  }

  menuInit();
 8018776:	f7fc fa27 	bl	8014bc8 <menuInit>
}
 801877a:	bf00      	nop
 801877c:	bd80      	pop	{r7, pc}
	...

08018780 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 8018780:	b580      	push	{r7, lr}
 8018782:	b084      	sub	sp, #16
 8018784:	af00      	add	r7, sp, #0
 8018786:	4603      	mov	r3, r0
 8018788:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 801878a:	79fb      	ldrb	r3, [r7, #7]
 801878c:	4a08      	ldr	r2, [pc, #32]	; (80187b0 <disk_status+0x30>)
 801878e:	009b      	lsls	r3, r3, #2
 8018790:	4413      	add	r3, r2
 8018792:	685b      	ldr	r3, [r3, #4]
 8018794:	685b      	ldr	r3, [r3, #4]
 8018796:	79fa      	ldrb	r2, [r7, #7]
 8018798:	4905      	ldr	r1, [pc, #20]	; (80187b0 <disk_status+0x30>)
 801879a:	440a      	add	r2, r1
 801879c:	7b12      	ldrb	r2, [r2, #12]
 801879e:	4610      	mov	r0, r2
 80187a0:	4798      	blx	r3
 80187a2:	4603      	mov	r3, r0
 80187a4:	73fb      	strb	r3, [r7, #15]
  return stat;
 80187a6:	7bfb      	ldrb	r3, [r7, #15]
}
 80187a8:	4618      	mov	r0, r3
 80187aa:	3710      	adds	r7, #16
 80187ac:	46bd      	mov	sp, r7
 80187ae:	bd80      	pop	{r7, pc}
 80187b0:	2000d390 	.word	0x2000d390

080187b4 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 80187b4:	b580      	push	{r7, lr}
 80187b6:	b084      	sub	sp, #16
 80187b8:	af00      	add	r7, sp, #0
 80187ba:	4603      	mov	r3, r0
 80187bc:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 80187be:	2300      	movs	r3, #0
 80187c0:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 80187c2:	79fb      	ldrb	r3, [r7, #7]
 80187c4:	4a0d      	ldr	r2, [pc, #52]	; (80187fc <disk_initialize+0x48>)
 80187c6:	5cd3      	ldrb	r3, [r2, r3]
 80187c8:	2b00      	cmp	r3, #0
 80187ca:	d111      	bne.n	80187f0 <disk_initialize+0x3c>
  {
    disk.is_initialized[pdrv] = 1;
 80187cc:	79fb      	ldrb	r3, [r7, #7]
 80187ce:	4a0b      	ldr	r2, [pc, #44]	; (80187fc <disk_initialize+0x48>)
 80187d0:	2101      	movs	r1, #1
 80187d2:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 80187d4:	79fb      	ldrb	r3, [r7, #7]
 80187d6:	4a09      	ldr	r2, [pc, #36]	; (80187fc <disk_initialize+0x48>)
 80187d8:	009b      	lsls	r3, r3, #2
 80187da:	4413      	add	r3, r2
 80187dc:	685b      	ldr	r3, [r3, #4]
 80187de:	681b      	ldr	r3, [r3, #0]
 80187e0:	79fa      	ldrb	r2, [r7, #7]
 80187e2:	4906      	ldr	r1, [pc, #24]	; (80187fc <disk_initialize+0x48>)
 80187e4:	440a      	add	r2, r1
 80187e6:	7b12      	ldrb	r2, [r2, #12]
 80187e8:	4610      	mov	r0, r2
 80187ea:	4798      	blx	r3
 80187ec:	4603      	mov	r3, r0
 80187ee:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 80187f0:	7bfb      	ldrb	r3, [r7, #15]
}
 80187f2:	4618      	mov	r0, r3
 80187f4:	3710      	adds	r7, #16
 80187f6:	46bd      	mov	sp, r7
 80187f8:	bd80      	pop	{r7, pc}
 80187fa:	bf00      	nop
 80187fc:	2000d390 	.word	0x2000d390

08018800 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 8018800:	b590      	push	{r4, r7, lr}
 8018802:	b087      	sub	sp, #28
 8018804:	af00      	add	r7, sp, #0
 8018806:	60b9      	str	r1, [r7, #8]
 8018808:	607a      	str	r2, [r7, #4]
 801880a:	603b      	str	r3, [r7, #0]
 801880c:	4603      	mov	r3, r0
 801880e:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 8018810:	7bfb      	ldrb	r3, [r7, #15]
 8018812:	4a0a      	ldr	r2, [pc, #40]	; (801883c <disk_read+0x3c>)
 8018814:	009b      	lsls	r3, r3, #2
 8018816:	4413      	add	r3, r2
 8018818:	685b      	ldr	r3, [r3, #4]
 801881a:	689c      	ldr	r4, [r3, #8]
 801881c:	7bfb      	ldrb	r3, [r7, #15]
 801881e:	4a07      	ldr	r2, [pc, #28]	; (801883c <disk_read+0x3c>)
 8018820:	4413      	add	r3, r2
 8018822:	7b18      	ldrb	r0, [r3, #12]
 8018824:	683b      	ldr	r3, [r7, #0]
 8018826:	687a      	ldr	r2, [r7, #4]
 8018828:	68b9      	ldr	r1, [r7, #8]
 801882a:	47a0      	blx	r4
 801882c:	4603      	mov	r3, r0
 801882e:	75fb      	strb	r3, [r7, #23]
  return res;
 8018830:	7dfb      	ldrb	r3, [r7, #23]
}
 8018832:	4618      	mov	r0, r3
 8018834:	371c      	adds	r7, #28
 8018836:	46bd      	mov	sp, r7
 8018838:	bd90      	pop	{r4, r7, pc}
 801883a:	bf00      	nop
 801883c:	2000d390 	.word	0x2000d390

08018840 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 8018840:	b590      	push	{r4, r7, lr}
 8018842:	b087      	sub	sp, #28
 8018844:	af00      	add	r7, sp, #0
 8018846:	60b9      	str	r1, [r7, #8]
 8018848:	607a      	str	r2, [r7, #4]
 801884a:	603b      	str	r3, [r7, #0]
 801884c:	4603      	mov	r3, r0
 801884e:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 8018850:	7bfb      	ldrb	r3, [r7, #15]
 8018852:	4a0a      	ldr	r2, [pc, #40]	; (801887c <disk_write+0x3c>)
 8018854:	009b      	lsls	r3, r3, #2
 8018856:	4413      	add	r3, r2
 8018858:	685b      	ldr	r3, [r3, #4]
 801885a:	68dc      	ldr	r4, [r3, #12]
 801885c:	7bfb      	ldrb	r3, [r7, #15]
 801885e:	4a07      	ldr	r2, [pc, #28]	; (801887c <disk_write+0x3c>)
 8018860:	4413      	add	r3, r2
 8018862:	7b18      	ldrb	r0, [r3, #12]
 8018864:	683b      	ldr	r3, [r7, #0]
 8018866:	687a      	ldr	r2, [r7, #4]
 8018868:	68b9      	ldr	r1, [r7, #8]
 801886a:	47a0      	blx	r4
 801886c:	4603      	mov	r3, r0
 801886e:	75fb      	strb	r3, [r7, #23]
  return res;
 8018870:	7dfb      	ldrb	r3, [r7, #23]
}
 8018872:	4618      	mov	r0, r3
 8018874:	371c      	adds	r7, #28
 8018876:	46bd      	mov	sp, r7
 8018878:	bd90      	pop	{r4, r7, pc}
 801887a:	bf00      	nop
 801887c:	2000d390 	.word	0x2000d390

08018880 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 8018880:	b580      	push	{r7, lr}
 8018882:	b084      	sub	sp, #16
 8018884:	af00      	add	r7, sp, #0
 8018886:	4603      	mov	r3, r0
 8018888:	603a      	str	r2, [r7, #0]
 801888a:	71fb      	strb	r3, [r7, #7]
 801888c:	460b      	mov	r3, r1
 801888e:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 8018890:	79fb      	ldrb	r3, [r7, #7]
 8018892:	4a09      	ldr	r2, [pc, #36]	; (80188b8 <disk_ioctl+0x38>)
 8018894:	009b      	lsls	r3, r3, #2
 8018896:	4413      	add	r3, r2
 8018898:	685b      	ldr	r3, [r3, #4]
 801889a:	691b      	ldr	r3, [r3, #16]
 801889c:	79fa      	ldrb	r2, [r7, #7]
 801889e:	4906      	ldr	r1, [pc, #24]	; (80188b8 <disk_ioctl+0x38>)
 80188a0:	440a      	add	r2, r1
 80188a2:	7b10      	ldrb	r0, [r2, #12]
 80188a4:	79b9      	ldrb	r1, [r7, #6]
 80188a6:	683a      	ldr	r2, [r7, #0]
 80188a8:	4798      	blx	r3
 80188aa:	4603      	mov	r3, r0
 80188ac:	73fb      	strb	r3, [r7, #15]
  return res;
 80188ae:	7bfb      	ldrb	r3, [r7, #15]
}
 80188b0:	4618      	mov	r0, r3
 80188b2:	3710      	adds	r7, #16
 80188b4:	46bd      	mov	sp, r7
 80188b6:	bd80      	pop	{r7, pc}
 80188b8:	2000d390 	.word	0x2000d390

080188bc <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
__weak DWORD get_fattime (void)
{
 80188bc:	b480      	push	{r7}
 80188be:	af00      	add	r7, sp, #0
  return 0;
 80188c0:	2300      	movs	r3, #0
}
 80188c2:	4618      	mov	r0, r3
 80188c4:	46bd      	mov	sp, r7
 80188c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80188ca:	4770      	bx	lr

080188cc <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 80188cc:	b480      	push	{r7}
 80188ce:	b085      	sub	sp, #20
 80188d0:	af00      	add	r7, sp, #0
 80188d2:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 80188d4:	687b      	ldr	r3, [r7, #4]
 80188d6:	3301      	adds	r3, #1
 80188d8:	781b      	ldrb	r3, [r3, #0]
 80188da:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 80188dc:	89fb      	ldrh	r3, [r7, #14]
 80188de:	021b      	lsls	r3, r3, #8
 80188e0:	b21a      	sxth	r2, r3
 80188e2:	687b      	ldr	r3, [r7, #4]
 80188e4:	781b      	ldrb	r3, [r3, #0]
 80188e6:	b21b      	sxth	r3, r3
 80188e8:	4313      	orrs	r3, r2
 80188ea:	b21b      	sxth	r3, r3
 80188ec:	81fb      	strh	r3, [r7, #14]
	return rv;
 80188ee:	89fb      	ldrh	r3, [r7, #14]
}
 80188f0:	4618      	mov	r0, r3
 80188f2:	3714      	adds	r7, #20
 80188f4:	46bd      	mov	sp, r7
 80188f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80188fa:	4770      	bx	lr

080188fc <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 80188fc:	b480      	push	{r7}
 80188fe:	b085      	sub	sp, #20
 8018900:	af00      	add	r7, sp, #0
 8018902:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 8018904:	687b      	ldr	r3, [r7, #4]
 8018906:	3303      	adds	r3, #3
 8018908:	781b      	ldrb	r3, [r3, #0]
 801890a:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 801890c:	68fb      	ldr	r3, [r7, #12]
 801890e:	021b      	lsls	r3, r3, #8
 8018910:	687a      	ldr	r2, [r7, #4]
 8018912:	3202      	adds	r2, #2
 8018914:	7812      	ldrb	r2, [r2, #0]
 8018916:	4313      	orrs	r3, r2
 8018918:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 801891a:	68fb      	ldr	r3, [r7, #12]
 801891c:	021b      	lsls	r3, r3, #8
 801891e:	687a      	ldr	r2, [r7, #4]
 8018920:	3201      	adds	r2, #1
 8018922:	7812      	ldrb	r2, [r2, #0]
 8018924:	4313      	orrs	r3, r2
 8018926:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 8018928:	68fb      	ldr	r3, [r7, #12]
 801892a:	021b      	lsls	r3, r3, #8
 801892c:	687a      	ldr	r2, [r7, #4]
 801892e:	7812      	ldrb	r2, [r2, #0]
 8018930:	4313      	orrs	r3, r2
 8018932:	60fb      	str	r3, [r7, #12]
	return rv;
 8018934:	68fb      	ldr	r3, [r7, #12]
}
 8018936:	4618      	mov	r0, r3
 8018938:	3714      	adds	r7, #20
 801893a:	46bd      	mov	sp, r7
 801893c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018940:	4770      	bx	lr

08018942 <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 8018942:	b480      	push	{r7}
 8018944:	b083      	sub	sp, #12
 8018946:	af00      	add	r7, sp, #0
 8018948:	6078      	str	r0, [r7, #4]
 801894a:	460b      	mov	r3, r1
 801894c:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 801894e:	687b      	ldr	r3, [r7, #4]
 8018950:	1c5a      	adds	r2, r3, #1
 8018952:	607a      	str	r2, [r7, #4]
 8018954:	887a      	ldrh	r2, [r7, #2]
 8018956:	b2d2      	uxtb	r2, r2
 8018958:	701a      	strb	r2, [r3, #0]
 801895a:	887b      	ldrh	r3, [r7, #2]
 801895c:	0a1b      	lsrs	r3, r3, #8
 801895e:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 8018960:	687b      	ldr	r3, [r7, #4]
 8018962:	1c5a      	adds	r2, r3, #1
 8018964:	607a      	str	r2, [r7, #4]
 8018966:	887a      	ldrh	r2, [r7, #2]
 8018968:	b2d2      	uxtb	r2, r2
 801896a:	701a      	strb	r2, [r3, #0]
}
 801896c:	bf00      	nop
 801896e:	370c      	adds	r7, #12
 8018970:	46bd      	mov	sp, r7
 8018972:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018976:	4770      	bx	lr

08018978 <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 8018978:	b480      	push	{r7}
 801897a:	b083      	sub	sp, #12
 801897c:	af00      	add	r7, sp, #0
 801897e:	6078      	str	r0, [r7, #4]
 8018980:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8018982:	687b      	ldr	r3, [r7, #4]
 8018984:	1c5a      	adds	r2, r3, #1
 8018986:	607a      	str	r2, [r7, #4]
 8018988:	683a      	ldr	r2, [r7, #0]
 801898a:	b2d2      	uxtb	r2, r2
 801898c:	701a      	strb	r2, [r3, #0]
 801898e:	683b      	ldr	r3, [r7, #0]
 8018990:	0a1b      	lsrs	r3, r3, #8
 8018992:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8018994:	687b      	ldr	r3, [r7, #4]
 8018996:	1c5a      	adds	r2, r3, #1
 8018998:	607a      	str	r2, [r7, #4]
 801899a:	683a      	ldr	r2, [r7, #0]
 801899c:	b2d2      	uxtb	r2, r2
 801899e:	701a      	strb	r2, [r3, #0]
 80189a0:	683b      	ldr	r3, [r7, #0]
 80189a2:	0a1b      	lsrs	r3, r3, #8
 80189a4:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 80189a6:	687b      	ldr	r3, [r7, #4]
 80189a8:	1c5a      	adds	r2, r3, #1
 80189aa:	607a      	str	r2, [r7, #4]
 80189ac:	683a      	ldr	r2, [r7, #0]
 80189ae:	b2d2      	uxtb	r2, r2
 80189b0:	701a      	strb	r2, [r3, #0]
 80189b2:	683b      	ldr	r3, [r7, #0]
 80189b4:	0a1b      	lsrs	r3, r3, #8
 80189b6:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 80189b8:	687b      	ldr	r3, [r7, #4]
 80189ba:	1c5a      	adds	r2, r3, #1
 80189bc:	607a      	str	r2, [r7, #4]
 80189be:	683a      	ldr	r2, [r7, #0]
 80189c0:	b2d2      	uxtb	r2, r2
 80189c2:	701a      	strb	r2, [r3, #0]
}
 80189c4:	bf00      	nop
 80189c6:	370c      	adds	r7, #12
 80189c8:	46bd      	mov	sp, r7
 80189ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80189ce:	4770      	bx	lr

080189d0 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 80189d0:	b480      	push	{r7}
 80189d2:	b087      	sub	sp, #28
 80189d4:	af00      	add	r7, sp, #0
 80189d6:	60f8      	str	r0, [r7, #12]
 80189d8:	60b9      	str	r1, [r7, #8]
 80189da:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 80189dc:	68fb      	ldr	r3, [r7, #12]
 80189de:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 80189e0:	68bb      	ldr	r3, [r7, #8]
 80189e2:	613b      	str	r3, [r7, #16]

	if (cnt) {
 80189e4:	687b      	ldr	r3, [r7, #4]
 80189e6:	2b00      	cmp	r3, #0
 80189e8:	d00d      	beq.n	8018a06 <mem_cpy+0x36>
		do {
			*d++ = *s++;
 80189ea:	693a      	ldr	r2, [r7, #16]
 80189ec:	1c53      	adds	r3, r2, #1
 80189ee:	613b      	str	r3, [r7, #16]
 80189f0:	697b      	ldr	r3, [r7, #20]
 80189f2:	1c59      	adds	r1, r3, #1
 80189f4:	6179      	str	r1, [r7, #20]
 80189f6:	7812      	ldrb	r2, [r2, #0]
 80189f8:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 80189fa:	687b      	ldr	r3, [r7, #4]
 80189fc:	3b01      	subs	r3, #1
 80189fe:	607b      	str	r3, [r7, #4]
 8018a00:	687b      	ldr	r3, [r7, #4]
 8018a02:	2b00      	cmp	r3, #0
 8018a04:	d1f1      	bne.n	80189ea <mem_cpy+0x1a>
	}
}
 8018a06:	bf00      	nop
 8018a08:	371c      	adds	r7, #28
 8018a0a:	46bd      	mov	sp, r7
 8018a0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018a10:	4770      	bx	lr

08018a12 <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 8018a12:	b480      	push	{r7}
 8018a14:	b087      	sub	sp, #28
 8018a16:	af00      	add	r7, sp, #0
 8018a18:	60f8      	str	r0, [r7, #12]
 8018a1a:	60b9      	str	r1, [r7, #8]
 8018a1c:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8018a1e:	68fb      	ldr	r3, [r7, #12]
 8018a20:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 8018a22:	697b      	ldr	r3, [r7, #20]
 8018a24:	1c5a      	adds	r2, r3, #1
 8018a26:	617a      	str	r2, [r7, #20]
 8018a28:	68ba      	ldr	r2, [r7, #8]
 8018a2a:	b2d2      	uxtb	r2, r2
 8018a2c:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 8018a2e:	687b      	ldr	r3, [r7, #4]
 8018a30:	3b01      	subs	r3, #1
 8018a32:	607b      	str	r3, [r7, #4]
 8018a34:	687b      	ldr	r3, [r7, #4]
 8018a36:	2b00      	cmp	r3, #0
 8018a38:	d1f3      	bne.n	8018a22 <mem_set+0x10>
}
 8018a3a:	bf00      	nop
 8018a3c:	bf00      	nop
 8018a3e:	371c      	adds	r7, #28
 8018a40:	46bd      	mov	sp, r7
 8018a42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018a46:	4770      	bx	lr

08018a48 <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 8018a48:	b480      	push	{r7}
 8018a4a:	b089      	sub	sp, #36	; 0x24
 8018a4c:	af00      	add	r7, sp, #0
 8018a4e:	60f8      	str	r0, [r7, #12]
 8018a50:	60b9      	str	r1, [r7, #8]
 8018a52:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 8018a54:	68fb      	ldr	r3, [r7, #12]
 8018a56:	61fb      	str	r3, [r7, #28]
 8018a58:	68bb      	ldr	r3, [r7, #8]
 8018a5a:	61bb      	str	r3, [r7, #24]
	int r = 0;
 8018a5c:	2300      	movs	r3, #0
 8018a5e:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 8018a60:	69fb      	ldr	r3, [r7, #28]
 8018a62:	1c5a      	adds	r2, r3, #1
 8018a64:	61fa      	str	r2, [r7, #28]
 8018a66:	781b      	ldrb	r3, [r3, #0]
 8018a68:	4619      	mov	r1, r3
 8018a6a:	69bb      	ldr	r3, [r7, #24]
 8018a6c:	1c5a      	adds	r2, r3, #1
 8018a6e:	61ba      	str	r2, [r7, #24]
 8018a70:	781b      	ldrb	r3, [r3, #0]
 8018a72:	1acb      	subs	r3, r1, r3
 8018a74:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 8018a76:	687b      	ldr	r3, [r7, #4]
 8018a78:	3b01      	subs	r3, #1
 8018a7a:	607b      	str	r3, [r7, #4]
 8018a7c:	687b      	ldr	r3, [r7, #4]
 8018a7e:	2b00      	cmp	r3, #0
 8018a80:	d002      	beq.n	8018a88 <mem_cmp+0x40>
 8018a82:	697b      	ldr	r3, [r7, #20]
 8018a84:	2b00      	cmp	r3, #0
 8018a86:	d0eb      	beq.n	8018a60 <mem_cmp+0x18>

	return r;
 8018a88:	697b      	ldr	r3, [r7, #20]
}
 8018a8a:	4618      	mov	r0, r3
 8018a8c:	3724      	adds	r7, #36	; 0x24
 8018a8e:	46bd      	mov	sp, r7
 8018a90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018a94:	4770      	bx	lr

08018a96 <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 8018a96:	b480      	push	{r7}
 8018a98:	b083      	sub	sp, #12
 8018a9a:	af00      	add	r7, sp, #0
 8018a9c:	6078      	str	r0, [r7, #4]
 8018a9e:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 8018aa0:	e002      	b.n	8018aa8 <chk_chr+0x12>
 8018aa2:	687b      	ldr	r3, [r7, #4]
 8018aa4:	3301      	adds	r3, #1
 8018aa6:	607b      	str	r3, [r7, #4]
 8018aa8:	687b      	ldr	r3, [r7, #4]
 8018aaa:	781b      	ldrb	r3, [r3, #0]
 8018aac:	2b00      	cmp	r3, #0
 8018aae:	d005      	beq.n	8018abc <chk_chr+0x26>
 8018ab0:	687b      	ldr	r3, [r7, #4]
 8018ab2:	781b      	ldrb	r3, [r3, #0]
 8018ab4:	461a      	mov	r2, r3
 8018ab6:	683b      	ldr	r3, [r7, #0]
 8018ab8:	4293      	cmp	r3, r2
 8018aba:	d1f2      	bne.n	8018aa2 <chk_chr+0xc>
	return *str;
 8018abc:	687b      	ldr	r3, [r7, #4]
 8018abe:	781b      	ldrb	r3, [r3, #0]
}
 8018ac0:	4618      	mov	r0, r3
 8018ac2:	370c      	adds	r7, #12
 8018ac4:	46bd      	mov	sp, r7
 8018ac6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018aca:	4770      	bx	lr

08018acc <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8018acc:	b480      	push	{r7}
 8018ace:	b085      	sub	sp, #20
 8018ad0:	af00      	add	r7, sp, #0
 8018ad2:	6078      	str	r0, [r7, #4]
 8018ad4:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 8018ad6:	2300      	movs	r3, #0
 8018ad8:	60bb      	str	r3, [r7, #8]
 8018ada:	68bb      	ldr	r3, [r7, #8]
 8018adc:	60fb      	str	r3, [r7, #12]
 8018ade:	e029      	b.n	8018b34 <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 8018ae0:	4a27      	ldr	r2, [pc, #156]	; (8018b80 <chk_lock+0xb4>)
 8018ae2:	68fb      	ldr	r3, [r7, #12]
 8018ae4:	011b      	lsls	r3, r3, #4
 8018ae6:	4413      	add	r3, r2
 8018ae8:	681b      	ldr	r3, [r3, #0]
 8018aea:	2b00      	cmp	r3, #0
 8018aec:	d01d      	beq.n	8018b2a <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8018aee:	4a24      	ldr	r2, [pc, #144]	; (8018b80 <chk_lock+0xb4>)
 8018af0:	68fb      	ldr	r3, [r7, #12]
 8018af2:	011b      	lsls	r3, r3, #4
 8018af4:	4413      	add	r3, r2
 8018af6:	681a      	ldr	r2, [r3, #0]
 8018af8:	687b      	ldr	r3, [r7, #4]
 8018afa:	681b      	ldr	r3, [r3, #0]
 8018afc:	429a      	cmp	r2, r3
 8018afe:	d116      	bne.n	8018b2e <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 8018b00:	4a1f      	ldr	r2, [pc, #124]	; (8018b80 <chk_lock+0xb4>)
 8018b02:	68fb      	ldr	r3, [r7, #12]
 8018b04:	011b      	lsls	r3, r3, #4
 8018b06:	4413      	add	r3, r2
 8018b08:	3304      	adds	r3, #4
 8018b0a:	681a      	ldr	r2, [r3, #0]
 8018b0c:	687b      	ldr	r3, [r7, #4]
 8018b0e:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8018b10:	429a      	cmp	r2, r3
 8018b12:	d10c      	bne.n	8018b2e <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 8018b14:	4a1a      	ldr	r2, [pc, #104]	; (8018b80 <chk_lock+0xb4>)
 8018b16:	68fb      	ldr	r3, [r7, #12]
 8018b18:	011b      	lsls	r3, r3, #4
 8018b1a:	4413      	add	r3, r2
 8018b1c:	3308      	adds	r3, #8
 8018b1e:	681a      	ldr	r2, [r3, #0]
 8018b20:	687b      	ldr	r3, [r7, #4]
 8018b22:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 8018b24:	429a      	cmp	r2, r3
 8018b26:	d102      	bne.n	8018b2e <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 8018b28:	e007      	b.n	8018b3a <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 8018b2a:	2301      	movs	r3, #1
 8018b2c:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 8018b2e:	68fb      	ldr	r3, [r7, #12]
 8018b30:	3301      	adds	r3, #1
 8018b32:	60fb      	str	r3, [r7, #12]
 8018b34:	68fb      	ldr	r3, [r7, #12]
 8018b36:	2b01      	cmp	r3, #1
 8018b38:	d9d2      	bls.n	8018ae0 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 8018b3a:	68fb      	ldr	r3, [r7, #12]
 8018b3c:	2b02      	cmp	r3, #2
 8018b3e:	d109      	bne.n	8018b54 <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 8018b40:	68bb      	ldr	r3, [r7, #8]
 8018b42:	2b00      	cmp	r3, #0
 8018b44:	d102      	bne.n	8018b4c <chk_lock+0x80>
 8018b46:	683b      	ldr	r3, [r7, #0]
 8018b48:	2b02      	cmp	r3, #2
 8018b4a:	d101      	bne.n	8018b50 <chk_lock+0x84>
 8018b4c:	2300      	movs	r3, #0
 8018b4e:	e010      	b.n	8018b72 <chk_lock+0xa6>
 8018b50:	2312      	movs	r3, #18
 8018b52:	e00e      	b.n	8018b72 <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 8018b54:	683b      	ldr	r3, [r7, #0]
 8018b56:	2b00      	cmp	r3, #0
 8018b58:	d108      	bne.n	8018b6c <chk_lock+0xa0>
 8018b5a:	4a09      	ldr	r2, [pc, #36]	; (8018b80 <chk_lock+0xb4>)
 8018b5c:	68fb      	ldr	r3, [r7, #12]
 8018b5e:	011b      	lsls	r3, r3, #4
 8018b60:	4413      	add	r3, r2
 8018b62:	330c      	adds	r3, #12
 8018b64:	881b      	ldrh	r3, [r3, #0]
 8018b66:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8018b6a:	d101      	bne.n	8018b70 <chk_lock+0xa4>
 8018b6c:	2310      	movs	r3, #16
 8018b6e:	e000      	b.n	8018b72 <chk_lock+0xa6>
 8018b70:	2300      	movs	r3, #0
}
 8018b72:	4618      	mov	r0, r3
 8018b74:	3714      	adds	r7, #20
 8018b76:	46bd      	mov	sp, r7
 8018b78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018b7c:	4770      	bx	lr
 8018b7e:	bf00      	nop
 8018b80:	2000d370 	.word	0x2000d370

08018b84 <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 8018b84:	b480      	push	{r7}
 8018b86:	b083      	sub	sp, #12
 8018b88:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8018b8a:	2300      	movs	r3, #0
 8018b8c:	607b      	str	r3, [r7, #4]
 8018b8e:	e002      	b.n	8018b96 <enq_lock+0x12>
 8018b90:	687b      	ldr	r3, [r7, #4]
 8018b92:	3301      	adds	r3, #1
 8018b94:	607b      	str	r3, [r7, #4]
 8018b96:	687b      	ldr	r3, [r7, #4]
 8018b98:	2b01      	cmp	r3, #1
 8018b9a:	d806      	bhi.n	8018baa <enq_lock+0x26>
 8018b9c:	4a09      	ldr	r2, [pc, #36]	; (8018bc4 <enq_lock+0x40>)
 8018b9e:	687b      	ldr	r3, [r7, #4]
 8018ba0:	011b      	lsls	r3, r3, #4
 8018ba2:	4413      	add	r3, r2
 8018ba4:	681b      	ldr	r3, [r3, #0]
 8018ba6:	2b00      	cmp	r3, #0
 8018ba8:	d1f2      	bne.n	8018b90 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 8018baa:	687b      	ldr	r3, [r7, #4]
 8018bac:	2b02      	cmp	r3, #2
 8018bae:	bf14      	ite	ne
 8018bb0:	2301      	movne	r3, #1
 8018bb2:	2300      	moveq	r3, #0
 8018bb4:	b2db      	uxtb	r3, r3
}
 8018bb6:	4618      	mov	r0, r3
 8018bb8:	370c      	adds	r7, #12
 8018bba:	46bd      	mov	sp, r7
 8018bbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018bc0:	4770      	bx	lr
 8018bc2:	bf00      	nop
 8018bc4:	2000d370 	.word	0x2000d370

08018bc8 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8018bc8:	b480      	push	{r7}
 8018bca:	b085      	sub	sp, #20
 8018bcc:	af00      	add	r7, sp, #0
 8018bce:	6078      	str	r0, [r7, #4]
 8018bd0:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8018bd2:	2300      	movs	r3, #0
 8018bd4:	60fb      	str	r3, [r7, #12]
 8018bd6:	e01f      	b.n	8018c18 <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 8018bd8:	4a41      	ldr	r2, [pc, #260]	; (8018ce0 <inc_lock+0x118>)
 8018bda:	68fb      	ldr	r3, [r7, #12]
 8018bdc:	011b      	lsls	r3, r3, #4
 8018bde:	4413      	add	r3, r2
 8018be0:	681a      	ldr	r2, [r3, #0]
 8018be2:	687b      	ldr	r3, [r7, #4]
 8018be4:	681b      	ldr	r3, [r3, #0]
 8018be6:	429a      	cmp	r2, r3
 8018be8:	d113      	bne.n	8018c12 <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 8018bea:	4a3d      	ldr	r2, [pc, #244]	; (8018ce0 <inc_lock+0x118>)
 8018bec:	68fb      	ldr	r3, [r7, #12]
 8018bee:	011b      	lsls	r3, r3, #4
 8018bf0:	4413      	add	r3, r2
 8018bf2:	3304      	adds	r3, #4
 8018bf4:	681a      	ldr	r2, [r3, #0]
 8018bf6:	687b      	ldr	r3, [r7, #4]
 8018bf8:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 8018bfa:	429a      	cmp	r2, r3
 8018bfc:	d109      	bne.n	8018c12 <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 8018bfe:	4a38      	ldr	r2, [pc, #224]	; (8018ce0 <inc_lock+0x118>)
 8018c00:	68fb      	ldr	r3, [r7, #12]
 8018c02:	011b      	lsls	r3, r3, #4
 8018c04:	4413      	add	r3, r2
 8018c06:	3308      	adds	r3, #8
 8018c08:	681a      	ldr	r2, [r3, #0]
 8018c0a:	687b      	ldr	r3, [r7, #4]
 8018c0c:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 8018c0e:	429a      	cmp	r2, r3
 8018c10:	d006      	beq.n	8018c20 <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8018c12:	68fb      	ldr	r3, [r7, #12]
 8018c14:	3301      	adds	r3, #1
 8018c16:	60fb      	str	r3, [r7, #12]
 8018c18:	68fb      	ldr	r3, [r7, #12]
 8018c1a:	2b01      	cmp	r3, #1
 8018c1c:	d9dc      	bls.n	8018bd8 <inc_lock+0x10>
 8018c1e:	e000      	b.n	8018c22 <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 8018c20:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 8018c22:	68fb      	ldr	r3, [r7, #12]
 8018c24:	2b02      	cmp	r3, #2
 8018c26:	d132      	bne.n	8018c8e <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8018c28:	2300      	movs	r3, #0
 8018c2a:	60fb      	str	r3, [r7, #12]
 8018c2c:	e002      	b.n	8018c34 <inc_lock+0x6c>
 8018c2e:	68fb      	ldr	r3, [r7, #12]
 8018c30:	3301      	adds	r3, #1
 8018c32:	60fb      	str	r3, [r7, #12]
 8018c34:	68fb      	ldr	r3, [r7, #12]
 8018c36:	2b01      	cmp	r3, #1
 8018c38:	d806      	bhi.n	8018c48 <inc_lock+0x80>
 8018c3a:	4a29      	ldr	r2, [pc, #164]	; (8018ce0 <inc_lock+0x118>)
 8018c3c:	68fb      	ldr	r3, [r7, #12]
 8018c3e:	011b      	lsls	r3, r3, #4
 8018c40:	4413      	add	r3, r2
 8018c42:	681b      	ldr	r3, [r3, #0]
 8018c44:	2b00      	cmp	r3, #0
 8018c46:	d1f2      	bne.n	8018c2e <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 8018c48:	68fb      	ldr	r3, [r7, #12]
 8018c4a:	2b02      	cmp	r3, #2
 8018c4c:	d101      	bne.n	8018c52 <inc_lock+0x8a>
 8018c4e:	2300      	movs	r3, #0
 8018c50:	e040      	b.n	8018cd4 <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 8018c52:	687b      	ldr	r3, [r7, #4]
 8018c54:	681a      	ldr	r2, [r3, #0]
 8018c56:	4922      	ldr	r1, [pc, #136]	; (8018ce0 <inc_lock+0x118>)
 8018c58:	68fb      	ldr	r3, [r7, #12]
 8018c5a:	011b      	lsls	r3, r3, #4
 8018c5c:	440b      	add	r3, r1
 8018c5e:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 8018c60:	687b      	ldr	r3, [r7, #4]
 8018c62:	689a      	ldr	r2, [r3, #8]
 8018c64:	491e      	ldr	r1, [pc, #120]	; (8018ce0 <inc_lock+0x118>)
 8018c66:	68fb      	ldr	r3, [r7, #12]
 8018c68:	011b      	lsls	r3, r3, #4
 8018c6a:	440b      	add	r3, r1
 8018c6c:	3304      	adds	r3, #4
 8018c6e:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 8018c70:	687b      	ldr	r3, [r7, #4]
 8018c72:	695a      	ldr	r2, [r3, #20]
 8018c74:	491a      	ldr	r1, [pc, #104]	; (8018ce0 <inc_lock+0x118>)
 8018c76:	68fb      	ldr	r3, [r7, #12]
 8018c78:	011b      	lsls	r3, r3, #4
 8018c7a:	440b      	add	r3, r1
 8018c7c:	3308      	adds	r3, #8
 8018c7e:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 8018c80:	4a17      	ldr	r2, [pc, #92]	; (8018ce0 <inc_lock+0x118>)
 8018c82:	68fb      	ldr	r3, [r7, #12]
 8018c84:	011b      	lsls	r3, r3, #4
 8018c86:	4413      	add	r3, r2
 8018c88:	330c      	adds	r3, #12
 8018c8a:	2200      	movs	r2, #0
 8018c8c:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 8018c8e:	683b      	ldr	r3, [r7, #0]
 8018c90:	2b00      	cmp	r3, #0
 8018c92:	d009      	beq.n	8018ca8 <inc_lock+0xe0>
 8018c94:	4a12      	ldr	r2, [pc, #72]	; (8018ce0 <inc_lock+0x118>)
 8018c96:	68fb      	ldr	r3, [r7, #12]
 8018c98:	011b      	lsls	r3, r3, #4
 8018c9a:	4413      	add	r3, r2
 8018c9c:	330c      	adds	r3, #12
 8018c9e:	881b      	ldrh	r3, [r3, #0]
 8018ca0:	2b00      	cmp	r3, #0
 8018ca2:	d001      	beq.n	8018ca8 <inc_lock+0xe0>
 8018ca4:	2300      	movs	r3, #0
 8018ca6:	e015      	b.n	8018cd4 <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 8018ca8:	683b      	ldr	r3, [r7, #0]
 8018caa:	2b00      	cmp	r3, #0
 8018cac:	d108      	bne.n	8018cc0 <inc_lock+0xf8>
 8018cae:	4a0c      	ldr	r2, [pc, #48]	; (8018ce0 <inc_lock+0x118>)
 8018cb0:	68fb      	ldr	r3, [r7, #12]
 8018cb2:	011b      	lsls	r3, r3, #4
 8018cb4:	4413      	add	r3, r2
 8018cb6:	330c      	adds	r3, #12
 8018cb8:	881b      	ldrh	r3, [r3, #0]
 8018cba:	3301      	adds	r3, #1
 8018cbc:	b29a      	uxth	r2, r3
 8018cbe:	e001      	b.n	8018cc4 <inc_lock+0xfc>
 8018cc0:	f44f 7280 	mov.w	r2, #256	; 0x100
 8018cc4:	4906      	ldr	r1, [pc, #24]	; (8018ce0 <inc_lock+0x118>)
 8018cc6:	68fb      	ldr	r3, [r7, #12]
 8018cc8:	011b      	lsls	r3, r3, #4
 8018cca:	440b      	add	r3, r1
 8018ccc:	330c      	adds	r3, #12
 8018cce:	801a      	strh	r2, [r3, #0]

	return i + 1;
 8018cd0:	68fb      	ldr	r3, [r7, #12]
 8018cd2:	3301      	adds	r3, #1
}
 8018cd4:	4618      	mov	r0, r3
 8018cd6:	3714      	adds	r7, #20
 8018cd8:	46bd      	mov	sp, r7
 8018cda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018cde:	4770      	bx	lr
 8018ce0:	2000d370 	.word	0x2000d370

08018ce4 <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 8018ce4:	b480      	push	{r7}
 8018ce6:	b085      	sub	sp, #20
 8018ce8:	af00      	add	r7, sp, #0
 8018cea:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 8018cec:	687b      	ldr	r3, [r7, #4]
 8018cee:	3b01      	subs	r3, #1
 8018cf0:	607b      	str	r3, [r7, #4]
 8018cf2:	687b      	ldr	r3, [r7, #4]
 8018cf4:	2b01      	cmp	r3, #1
 8018cf6:	d825      	bhi.n	8018d44 <dec_lock+0x60>
		n = Files[i].ctr;
 8018cf8:	4a17      	ldr	r2, [pc, #92]	; (8018d58 <dec_lock+0x74>)
 8018cfa:	687b      	ldr	r3, [r7, #4]
 8018cfc:	011b      	lsls	r3, r3, #4
 8018cfe:	4413      	add	r3, r2
 8018d00:	330c      	adds	r3, #12
 8018d02:	881b      	ldrh	r3, [r3, #0]
 8018d04:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 8018d06:	89fb      	ldrh	r3, [r7, #14]
 8018d08:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8018d0c:	d101      	bne.n	8018d12 <dec_lock+0x2e>
 8018d0e:	2300      	movs	r3, #0
 8018d10:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 8018d12:	89fb      	ldrh	r3, [r7, #14]
 8018d14:	2b00      	cmp	r3, #0
 8018d16:	d002      	beq.n	8018d1e <dec_lock+0x3a>
 8018d18:	89fb      	ldrh	r3, [r7, #14]
 8018d1a:	3b01      	subs	r3, #1
 8018d1c:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 8018d1e:	4a0e      	ldr	r2, [pc, #56]	; (8018d58 <dec_lock+0x74>)
 8018d20:	687b      	ldr	r3, [r7, #4]
 8018d22:	011b      	lsls	r3, r3, #4
 8018d24:	4413      	add	r3, r2
 8018d26:	330c      	adds	r3, #12
 8018d28:	89fa      	ldrh	r2, [r7, #14]
 8018d2a:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 8018d2c:	89fb      	ldrh	r3, [r7, #14]
 8018d2e:	2b00      	cmp	r3, #0
 8018d30:	d105      	bne.n	8018d3e <dec_lock+0x5a>
 8018d32:	4a09      	ldr	r2, [pc, #36]	; (8018d58 <dec_lock+0x74>)
 8018d34:	687b      	ldr	r3, [r7, #4]
 8018d36:	011b      	lsls	r3, r3, #4
 8018d38:	4413      	add	r3, r2
 8018d3a:	2200      	movs	r2, #0
 8018d3c:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 8018d3e:	2300      	movs	r3, #0
 8018d40:	737b      	strb	r3, [r7, #13]
 8018d42:	e001      	b.n	8018d48 <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 8018d44:	2302      	movs	r3, #2
 8018d46:	737b      	strb	r3, [r7, #13]
	}
	return res;
 8018d48:	7b7b      	ldrb	r3, [r7, #13]
}
 8018d4a:	4618      	mov	r0, r3
 8018d4c:	3714      	adds	r7, #20
 8018d4e:	46bd      	mov	sp, r7
 8018d50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018d54:	4770      	bx	lr
 8018d56:	bf00      	nop
 8018d58:	2000d370 	.word	0x2000d370

08018d5c <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 8018d5c:	b480      	push	{r7}
 8018d5e:	b085      	sub	sp, #20
 8018d60:	af00      	add	r7, sp, #0
 8018d62:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 8018d64:	2300      	movs	r3, #0
 8018d66:	60fb      	str	r3, [r7, #12]
 8018d68:	e010      	b.n	8018d8c <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 8018d6a:	4a0d      	ldr	r2, [pc, #52]	; (8018da0 <clear_lock+0x44>)
 8018d6c:	68fb      	ldr	r3, [r7, #12]
 8018d6e:	011b      	lsls	r3, r3, #4
 8018d70:	4413      	add	r3, r2
 8018d72:	681b      	ldr	r3, [r3, #0]
 8018d74:	687a      	ldr	r2, [r7, #4]
 8018d76:	429a      	cmp	r2, r3
 8018d78:	d105      	bne.n	8018d86 <clear_lock+0x2a>
 8018d7a:	4a09      	ldr	r2, [pc, #36]	; (8018da0 <clear_lock+0x44>)
 8018d7c:	68fb      	ldr	r3, [r7, #12]
 8018d7e:	011b      	lsls	r3, r3, #4
 8018d80:	4413      	add	r3, r2
 8018d82:	2200      	movs	r2, #0
 8018d84:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 8018d86:	68fb      	ldr	r3, [r7, #12]
 8018d88:	3301      	adds	r3, #1
 8018d8a:	60fb      	str	r3, [r7, #12]
 8018d8c:	68fb      	ldr	r3, [r7, #12]
 8018d8e:	2b01      	cmp	r3, #1
 8018d90:	d9eb      	bls.n	8018d6a <clear_lock+0xe>
	}
}
 8018d92:	bf00      	nop
 8018d94:	bf00      	nop
 8018d96:	3714      	adds	r7, #20
 8018d98:	46bd      	mov	sp, r7
 8018d9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018d9e:	4770      	bx	lr
 8018da0:	2000d370 	.word	0x2000d370

08018da4 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 8018da4:	b580      	push	{r7, lr}
 8018da6:	b086      	sub	sp, #24
 8018da8:	af00      	add	r7, sp, #0
 8018daa:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 8018dac:	2300      	movs	r3, #0
 8018dae:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 8018db0:	687b      	ldr	r3, [r7, #4]
 8018db2:	78db      	ldrb	r3, [r3, #3]
 8018db4:	2b00      	cmp	r3, #0
 8018db6:	d034      	beq.n	8018e22 <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 8018db8:	687b      	ldr	r3, [r7, #4]
 8018dba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8018dbc:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 8018dbe:	687b      	ldr	r3, [r7, #4]
 8018dc0:	7858      	ldrb	r0, [r3, #1]
 8018dc2:	687b      	ldr	r3, [r7, #4]
 8018dc4:	f103 0134 	add.w	r1, r3, #52	; 0x34
 8018dc8:	2301      	movs	r3, #1
 8018dca:	697a      	ldr	r2, [r7, #20]
 8018dcc:	f7ff fd38 	bl	8018840 <disk_write>
 8018dd0:	4603      	mov	r3, r0
 8018dd2:	2b00      	cmp	r3, #0
 8018dd4:	d002      	beq.n	8018ddc <sync_window+0x38>
			res = FR_DISK_ERR;
 8018dd6:	2301      	movs	r3, #1
 8018dd8:	73fb      	strb	r3, [r7, #15]
 8018dda:	e022      	b.n	8018e22 <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 8018ddc:	687b      	ldr	r3, [r7, #4]
 8018dde:	2200      	movs	r2, #0
 8018de0:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 8018de2:	687b      	ldr	r3, [r7, #4]
 8018de4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8018de6:	697a      	ldr	r2, [r7, #20]
 8018de8:	1ad2      	subs	r2, r2, r3
 8018dea:	687b      	ldr	r3, [r7, #4]
 8018dec:	69db      	ldr	r3, [r3, #28]
 8018dee:	429a      	cmp	r2, r3
 8018df0:	d217      	bcs.n	8018e22 <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8018df2:	687b      	ldr	r3, [r7, #4]
 8018df4:	789b      	ldrb	r3, [r3, #2]
 8018df6:	613b      	str	r3, [r7, #16]
 8018df8:	e010      	b.n	8018e1c <sync_window+0x78>
					wsect += fs->fsize;
 8018dfa:	687b      	ldr	r3, [r7, #4]
 8018dfc:	69db      	ldr	r3, [r3, #28]
 8018dfe:	697a      	ldr	r2, [r7, #20]
 8018e00:	4413      	add	r3, r2
 8018e02:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 8018e04:	687b      	ldr	r3, [r7, #4]
 8018e06:	7858      	ldrb	r0, [r3, #1]
 8018e08:	687b      	ldr	r3, [r7, #4]
 8018e0a:	f103 0134 	add.w	r1, r3, #52	; 0x34
 8018e0e:	2301      	movs	r3, #1
 8018e10:	697a      	ldr	r2, [r7, #20]
 8018e12:	f7ff fd15 	bl	8018840 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8018e16:	693b      	ldr	r3, [r7, #16]
 8018e18:	3b01      	subs	r3, #1
 8018e1a:	613b      	str	r3, [r7, #16]
 8018e1c:	693b      	ldr	r3, [r7, #16]
 8018e1e:	2b01      	cmp	r3, #1
 8018e20:	d8eb      	bhi.n	8018dfa <sync_window+0x56>
				}
			}
		}
	}
	return res;
 8018e22:	7bfb      	ldrb	r3, [r7, #15]
}
 8018e24:	4618      	mov	r0, r3
 8018e26:	3718      	adds	r7, #24
 8018e28:	46bd      	mov	sp, r7
 8018e2a:	bd80      	pop	{r7, pc}

08018e2c <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 8018e2c:	b580      	push	{r7, lr}
 8018e2e:	b084      	sub	sp, #16
 8018e30:	af00      	add	r7, sp, #0
 8018e32:	6078      	str	r0, [r7, #4]
 8018e34:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 8018e36:	2300      	movs	r3, #0
 8018e38:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 8018e3a:	687b      	ldr	r3, [r7, #4]
 8018e3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8018e3e:	683a      	ldr	r2, [r7, #0]
 8018e40:	429a      	cmp	r2, r3
 8018e42:	d01b      	beq.n	8018e7c <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 8018e44:	6878      	ldr	r0, [r7, #4]
 8018e46:	f7ff ffad 	bl	8018da4 <sync_window>
 8018e4a:	4603      	mov	r3, r0
 8018e4c:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 8018e4e:	7bfb      	ldrb	r3, [r7, #15]
 8018e50:	2b00      	cmp	r3, #0
 8018e52:	d113      	bne.n	8018e7c <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 8018e54:	687b      	ldr	r3, [r7, #4]
 8018e56:	7858      	ldrb	r0, [r3, #1]
 8018e58:	687b      	ldr	r3, [r7, #4]
 8018e5a:	f103 0134 	add.w	r1, r3, #52	; 0x34
 8018e5e:	2301      	movs	r3, #1
 8018e60:	683a      	ldr	r2, [r7, #0]
 8018e62:	f7ff fccd 	bl	8018800 <disk_read>
 8018e66:	4603      	mov	r3, r0
 8018e68:	2b00      	cmp	r3, #0
 8018e6a:	d004      	beq.n	8018e76 <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 8018e6c:	f04f 33ff 	mov.w	r3, #4294967295
 8018e70:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 8018e72:	2301      	movs	r3, #1
 8018e74:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 8018e76:	687b      	ldr	r3, [r7, #4]
 8018e78:	683a      	ldr	r2, [r7, #0]
 8018e7a:	631a      	str	r2, [r3, #48]	; 0x30
		}
	}
	return res;
 8018e7c:	7bfb      	ldrb	r3, [r7, #15]
}
 8018e7e:	4618      	mov	r0, r3
 8018e80:	3710      	adds	r7, #16
 8018e82:	46bd      	mov	sp, r7
 8018e84:	bd80      	pop	{r7, pc}
	...

08018e88 <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 8018e88:	b580      	push	{r7, lr}
 8018e8a:	b084      	sub	sp, #16
 8018e8c:	af00      	add	r7, sp, #0
 8018e8e:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 8018e90:	6878      	ldr	r0, [r7, #4]
 8018e92:	f7ff ff87 	bl	8018da4 <sync_window>
 8018e96:	4603      	mov	r3, r0
 8018e98:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 8018e9a:	7bfb      	ldrb	r3, [r7, #15]
 8018e9c:	2b00      	cmp	r3, #0
 8018e9e:	d158      	bne.n	8018f52 <sync_fs+0xca>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 8018ea0:	687b      	ldr	r3, [r7, #4]
 8018ea2:	781b      	ldrb	r3, [r3, #0]
 8018ea4:	2b03      	cmp	r3, #3
 8018ea6:	d148      	bne.n	8018f3a <sync_fs+0xb2>
 8018ea8:	687b      	ldr	r3, [r7, #4]
 8018eaa:	791b      	ldrb	r3, [r3, #4]
 8018eac:	2b01      	cmp	r3, #1
 8018eae:	d144      	bne.n	8018f3a <sync_fs+0xb2>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 8018eb0:	687b      	ldr	r3, [r7, #4]
 8018eb2:	3334      	adds	r3, #52	; 0x34
 8018eb4:	f44f 7200 	mov.w	r2, #512	; 0x200
 8018eb8:	2100      	movs	r1, #0
 8018eba:	4618      	mov	r0, r3
 8018ebc:	f7ff fda9 	bl	8018a12 <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 8018ec0:	687b      	ldr	r3, [r7, #4]
 8018ec2:	3334      	adds	r3, #52	; 0x34
 8018ec4:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8018ec8:	f64a 2155 	movw	r1, #43605	; 0xaa55
 8018ecc:	4618      	mov	r0, r3
 8018ece:	f7ff fd38 	bl	8018942 <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 8018ed2:	687b      	ldr	r3, [r7, #4]
 8018ed4:	3334      	adds	r3, #52	; 0x34
 8018ed6:	4921      	ldr	r1, [pc, #132]	; (8018f5c <sync_fs+0xd4>)
 8018ed8:	4618      	mov	r0, r3
 8018eda:	f7ff fd4d 	bl	8018978 <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 8018ede:	687b      	ldr	r3, [r7, #4]
 8018ee0:	3334      	adds	r3, #52	; 0x34
 8018ee2:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 8018ee6:	491e      	ldr	r1, [pc, #120]	; (8018f60 <sync_fs+0xd8>)
 8018ee8:	4618      	mov	r0, r3
 8018eea:	f7ff fd45 	bl	8018978 <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 8018eee:	687b      	ldr	r3, [r7, #4]
 8018ef0:	3334      	adds	r3, #52	; 0x34
 8018ef2:	f503 72f4 	add.w	r2, r3, #488	; 0x1e8
 8018ef6:	687b      	ldr	r3, [r7, #4]
 8018ef8:	695b      	ldr	r3, [r3, #20]
 8018efa:	4619      	mov	r1, r3
 8018efc:	4610      	mov	r0, r2
 8018efe:	f7ff fd3b 	bl	8018978 <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 8018f02:	687b      	ldr	r3, [r7, #4]
 8018f04:	3334      	adds	r3, #52	; 0x34
 8018f06:	f503 72f6 	add.w	r2, r3, #492	; 0x1ec
 8018f0a:	687b      	ldr	r3, [r7, #4]
 8018f0c:	691b      	ldr	r3, [r3, #16]
 8018f0e:	4619      	mov	r1, r3
 8018f10:	4610      	mov	r0, r2
 8018f12:	f7ff fd31 	bl	8018978 <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 8018f16:	687b      	ldr	r3, [r7, #4]
 8018f18:	6a1b      	ldr	r3, [r3, #32]
 8018f1a:	1c5a      	adds	r2, r3, #1
 8018f1c:	687b      	ldr	r3, [r7, #4]
 8018f1e:	631a      	str	r2, [r3, #48]	; 0x30
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 8018f20:	687b      	ldr	r3, [r7, #4]
 8018f22:	7858      	ldrb	r0, [r3, #1]
 8018f24:	687b      	ldr	r3, [r7, #4]
 8018f26:	f103 0134 	add.w	r1, r3, #52	; 0x34
 8018f2a:	687b      	ldr	r3, [r7, #4]
 8018f2c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8018f2e:	2301      	movs	r3, #1
 8018f30:	f7ff fc86 	bl	8018840 <disk_write>
			fs->fsi_flag = 0;
 8018f34:	687b      	ldr	r3, [r7, #4]
 8018f36:	2200      	movs	r2, #0
 8018f38:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 8018f3a:	687b      	ldr	r3, [r7, #4]
 8018f3c:	785b      	ldrb	r3, [r3, #1]
 8018f3e:	2200      	movs	r2, #0
 8018f40:	2100      	movs	r1, #0
 8018f42:	4618      	mov	r0, r3
 8018f44:	f7ff fc9c 	bl	8018880 <disk_ioctl>
 8018f48:	4603      	mov	r3, r0
 8018f4a:	2b00      	cmp	r3, #0
 8018f4c:	d001      	beq.n	8018f52 <sync_fs+0xca>
 8018f4e:	2301      	movs	r3, #1
 8018f50:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 8018f52:	7bfb      	ldrb	r3, [r7, #15]
}
 8018f54:	4618      	mov	r0, r3
 8018f56:	3710      	adds	r7, #16
 8018f58:	46bd      	mov	sp, r7
 8018f5a:	bd80      	pop	{r7, pc}
 8018f5c:	41615252 	.word	0x41615252
 8018f60:	61417272 	.word	0x61417272

08018f64 <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 8018f64:	b480      	push	{r7}
 8018f66:	b083      	sub	sp, #12
 8018f68:	af00      	add	r7, sp, #0
 8018f6a:	6078      	str	r0, [r7, #4]
 8018f6c:	6039      	str	r1, [r7, #0]
	clst -= 2;
 8018f6e:	683b      	ldr	r3, [r7, #0]
 8018f70:	3b02      	subs	r3, #2
 8018f72:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 8018f74:	687b      	ldr	r3, [r7, #4]
 8018f76:	699b      	ldr	r3, [r3, #24]
 8018f78:	3b02      	subs	r3, #2
 8018f7a:	683a      	ldr	r2, [r7, #0]
 8018f7c:	429a      	cmp	r2, r3
 8018f7e:	d301      	bcc.n	8018f84 <clust2sect+0x20>
 8018f80:	2300      	movs	r3, #0
 8018f82:	e008      	b.n	8018f96 <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 8018f84:	687b      	ldr	r3, [r7, #4]
 8018f86:	895b      	ldrh	r3, [r3, #10]
 8018f88:	461a      	mov	r2, r3
 8018f8a:	683b      	ldr	r3, [r7, #0]
 8018f8c:	fb03 f202 	mul.w	r2, r3, r2
 8018f90:	687b      	ldr	r3, [r7, #4]
 8018f92:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8018f94:	4413      	add	r3, r2
}
 8018f96:	4618      	mov	r0, r3
 8018f98:	370c      	adds	r7, #12
 8018f9a:	46bd      	mov	sp, r7
 8018f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018fa0:	4770      	bx	lr

08018fa2 <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 8018fa2:	b580      	push	{r7, lr}
 8018fa4:	b086      	sub	sp, #24
 8018fa6:	af00      	add	r7, sp, #0
 8018fa8:	6078      	str	r0, [r7, #4]
 8018faa:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 8018fac:	687b      	ldr	r3, [r7, #4]
 8018fae:	681b      	ldr	r3, [r3, #0]
 8018fb0:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 8018fb2:	683b      	ldr	r3, [r7, #0]
 8018fb4:	2b01      	cmp	r3, #1
 8018fb6:	d904      	bls.n	8018fc2 <get_fat+0x20>
 8018fb8:	693b      	ldr	r3, [r7, #16]
 8018fba:	699b      	ldr	r3, [r3, #24]
 8018fbc:	683a      	ldr	r2, [r7, #0]
 8018fbe:	429a      	cmp	r2, r3
 8018fc0:	d302      	bcc.n	8018fc8 <get_fat+0x26>
		val = 1;	/* Internal error */
 8018fc2:	2301      	movs	r3, #1
 8018fc4:	617b      	str	r3, [r7, #20]
 8018fc6:	e08f      	b.n	80190e8 <get_fat+0x146>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 8018fc8:	f04f 33ff 	mov.w	r3, #4294967295
 8018fcc:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 8018fce:	693b      	ldr	r3, [r7, #16]
 8018fd0:	781b      	ldrb	r3, [r3, #0]
 8018fd2:	2b03      	cmp	r3, #3
 8018fd4:	d062      	beq.n	801909c <get_fat+0xfa>
 8018fd6:	2b03      	cmp	r3, #3
 8018fd8:	dc7c      	bgt.n	80190d4 <get_fat+0x132>
 8018fda:	2b01      	cmp	r3, #1
 8018fdc:	d002      	beq.n	8018fe4 <get_fat+0x42>
 8018fde:	2b02      	cmp	r3, #2
 8018fe0:	d042      	beq.n	8019068 <get_fat+0xc6>
 8018fe2:	e077      	b.n	80190d4 <get_fat+0x132>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 8018fe4:	683b      	ldr	r3, [r7, #0]
 8018fe6:	60fb      	str	r3, [r7, #12]
 8018fe8:	68fb      	ldr	r3, [r7, #12]
 8018fea:	085b      	lsrs	r3, r3, #1
 8018fec:	68fa      	ldr	r2, [r7, #12]
 8018fee:	4413      	add	r3, r2
 8018ff0:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8018ff2:	693b      	ldr	r3, [r7, #16]
 8018ff4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8018ff6:	68fb      	ldr	r3, [r7, #12]
 8018ff8:	0a5b      	lsrs	r3, r3, #9
 8018ffa:	4413      	add	r3, r2
 8018ffc:	4619      	mov	r1, r3
 8018ffe:	6938      	ldr	r0, [r7, #16]
 8019000:	f7ff ff14 	bl	8018e2c <move_window>
 8019004:	4603      	mov	r3, r0
 8019006:	2b00      	cmp	r3, #0
 8019008:	d167      	bne.n	80190da <get_fat+0x138>
			wc = fs->win[bc++ % SS(fs)];
 801900a:	68fb      	ldr	r3, [r7, #12]
 801900c:	1c5a      	adds	r2, r3, #1
 801900e:	60fa      	str	r2, [r7, #12]
 8019010:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8019014:	693a      	ldr	r2, [r7, #16]
 8019016:	4413      	add	r3, r2
 8019018:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 801901c:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 801901e:	693b      	ldr	r3, [r7, #16]
 8019020:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8019022:	68fb      	ldr	r3, [r7, #12]
 8019024:	0a5b      	lsrs	r3, r3, #9
 8019026:	4413      	add	r3, r2
 8019028:	4619      	mov	r1, r3
 801902a:	6938      	ldr	r0, [r7, #16]
 801902c:	f7ff fefe 	bl	8018e2c <move_window>
 8019030:	4603      	mov	r3, r0
 8019032:	2b00      	cmp	r3, #0
 8019034:	d153      	bne.n	80190de <get_fat+0x13c>
			wc |= fs->win[bc % SS(fs)] << 8;
 8019036:	68fb      	ldr	r3, [r7, #12]
 8019038:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801903c:	693a      	ldr	r2, [r7, #16]
 801903e:	4413      	add	r3, r2
 8019040:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8019044:	021b      	lsls	r3, r3, #8
 8019046:	461a      	mov	r2, r3
 8019048:	68bb      	ldr	r3, [r7, #8]
 801904a:	4313      	orrs	r3, r2
 801904c:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 801904e:	683b      	ldr	r3, [r7, #0]
 8019050:	f003 0301 	and.w	r3, r3, #1
 8019054:	2b00      	cmp	r3, #0
 8019056:	d002      	beq.n	801905e <get_fat+0xbc>
 8019058:	68bb      	ldr	r3, [r7, #8]
 801905a:	091b      	lsrs	r3, r3, #4
 801905c:	e002      	b.n	8019064 <get_fat+0xc2>
 801905e:	68bb      	ldr	r3, [r7, #8]
 8019060:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8019064:	617b      	str	r3, [r7, #20]
			break;
 8019066:	e03f      	b.n	80190e8 <get_fat+0x146>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8019068:	693b      	ldr	r3, [r7, #16]
 801906a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 801906c:	683b      	ldr	r3, [r7, #0]
 801906e:	0a1b      	lsrs	r3, r3, #8
 8019070:	4413      	add	r3, r2
 8019072:	4619      	mov	r1, r3
 8019074:	6938      	ldr	r0, [r7, #16]
 8019076:	f7ff fed9 	bl	8018e2c <move_window>
 801907a:	4603      	mov	r3, r0
 801907c:	2b00      	cmp	r3, #0
 801907e:	d130      	bne.n	80190e2 <get_fat+0x140>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 8019080:	693b      	ldr	r3, [r7, #16]
 8019082:	f103 0234 	add.w	r2, r3, #52	; 0x34
 8019086:	683b      	ldr	r3, [r7, #0]
 8019088:	005b      	lsls	r3, r3, #1
 801908a:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
 801908e:	4413      	add	r3, r2
 8019090:	4618      	mov	r0, r3
 8019092:	f7ff fc1b 	bl	80188cc <ld_word>
 8019096:	4603      	mov	r3, r0
 8019098:	617b      	str	r3, [r7, #20]
			break;
 801909a:	e025      	b.n	80190e8 <get_fat+0x146>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 801909c:	693b      	ldr	r3, [r7, #16]
 801909e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80190a0:	683b      	ldr	r3, [r7, #0]
 80190a2:	09db      	lsrs	r3, r3, #7
 80190a4:	4413      	add	r3, r2
 80190a6:	4619      	mov	r1, r3
 80190a8:	6938      	ldr	r0, [r7, #16]
 80190aa:	f7ff febf 	bl	8018e2c <move_window>
 80190ae:	4603      	mov	r3, r0
 80190b0:	2b00      	cmp	r3, #0
 80190b2:	d118      	bne.n	80190e6 <get_fat+0x144>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 80190b4:	693b      	ldr	r3, [r7, #16]
 80190b6:	f103 0234 	add.w	r2, r3, #52	; 0x34
 80190ba:	683b      	ldr	r3, [r7, #0]
 80190bc:	009b      	lsls	r3, r3, #2
 80190be:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 80190c2:	4413      	add	r3, r2
 80190c4:	4618      	mov	r0, r3
 80190c6:	f7ff fc19 	bl	80188fc <ld_dword>
 80190ca:	4603      	mov	r3, r0
 80190cc:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 80190d0:	617b      	str	r3, [r7, #20]
			break;
 80190d2:	e009      	b.n	80190e8 <get_fat+0x146>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 80190d4:	2301      	movs	r3, #1
 80190d6:	617b      	str	r3, [r7, #20]
 80190d8:	e006      	b.n	80190e8 <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80190da:	bf00      	nop
 80190dc:	e004      	b.n	80190e8 <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80190de:	bf00      	nop
 80190e0:	e002      	b.n	80190e8 <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 80190e2:	bf00      	nop
 80190e4:	e000      	b.n	80190e8 <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 80190e6:	bf00      	nop
		}
	}

	return val;
 80190e8:	697b      	ldr	r3, [r7, #20]
}
 80190ea:	4618      	mov	r0, r3
 80190ec:	3718      	adds	r7, #24
 80190ee:	46bd      	mov	sp, r7
 80190f0:	bd80      	pop	{r7, pc}

080190f2 <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 80190f2:	b590      	push	{r4, r7, lr}
 80190f4:	b089      	sub	sp, #36	; 0x24
 80190f6:	af00      	add	r7, sp, #0
 80190f8:	60f8      	str	r0, [r7, #12]
 80190fa:	60b9      	str	r1, [r7, #8]
 80190fc:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 80190fe:	2302      	movs	r3, #2
 8019100:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 8019102:	68bb      	ldr	r3, [r7, #8]
 8019104:	2b01      	cmp	r3, #1
 8019106:	f240 80d2 	bls.w	80192ae <put_fat+0x1bc>
 801910a:	68fb      	ldr	r3, [r7, #12]
 801910c:	699b      	ldr	r3, [r3, #24]
 801910e:	68ba      	ldr	r2, [r7, #8]
 8019110:	429a      	cmp	r2, r3
 8019112:	f080 80cc 	bcs.w	80192ae <put_fat+0x1bc>
		switch (fs->fs_type) {
 8019116:	68fb      	ldr	r3, [r7, #12]
 8019118:	781b      	ldrb	r3, [r3, #0]
 801911a:	2b03      	cmp	r3, #3
 801911c:	f000 8096 	beq.w	801924c <put_fat+0x15a>
 8019120:	2b03      	cmp	r3, #3
 8019122:	f300 80cd 	bgt.w	80192c0 <put_fat+0x1ce>
 8019126:	2b01      	cmp	r3, #1
 8019128:	d002      	beq.n	8019130 <put_fat+0x3e>
 801912a:	2b02      	cmp	r3, #2
 801912c:	d06e      	beq.n	801920c <put_fat+0x11a>
 801912e:	e0c7      	b.n	80192c0 <put_fat+0x1ce>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 8019130:	68bb      	ldr	r3, [r7, #8]
 8019132:	61bb      	str	r3, [r7, #24]
 8019134:	69bb      	ldr	r3, [r7, #24]
 8019136:	085b      	lsrs	r3, r3, #1
 8019138:	69ba      	ldr	r2, [r7, #24]
 801913a:	4413      	add	r3, r2
 801913c:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 801913e:	68fb      	ldr	r3, [r7, #12]
 8019140:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8019142:	69bb      	ldr	r3, [r7, #24]
 8019144:	0a5b      	lsrs	r3, r3, #9
 8019146:	4413      	add	r3, r2
 8019148:	4619      	mov	r1, r3
 801914a:	68f8      	ldr	r0, [r7, #12]
 801914c:	f7ff fe6e 	bl	8018e2c <move_window>
 8019150:	4603      	mov	r3, r0
 8019152:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8019154:	7ffb      	ldrb	r3, [r7, #31]
 8019156:	2b00      	cmp	r3, #0
 8019158:	f040 80ab 	bne.w	80192b2 <put_fat+0x1c0>
			p = fs->win + bc++ % SS(fs);
 801915c:	68fb      	ldr	r3, [r7, #12]
 801915e:	f103 0234 	add.w	r2, r3, #52	; 0x34
 8019162:	69bb      	ldr	r3, [r7, #24]
 8019164:	1c59      	adds	r1, r3, #1
 8019166:	61b9      	str	r1, [r7, #24]
 8019168:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801916c:	4413      	add	r3, r2
 801916e:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 8019170:	68bb      	ldr	r3, [r7, #8]
 8019172:	f003 0301 	and.w	r3, r3, #1
 8019176:	2b00      	cmp	r3, #0
 8019178:	d00d      	beq.n	8019196 <put_fat+0xa4>
 801917a:	697b      	ldr	r3, [r7, #20]
 801917c:	781b      	ldrb	r3, [r3, #0]
 801917e:	b25b      	sxtb	r3, r3
 8019180:	f003 030f 	and.w	r3, r3, #15
 8019184:	b25a      	sxtb	r2, r3
 8019186:	687b      	ldr	r3, [r7, #4]
 8019188:	b2db      	uxtb	r3, r3
 801918a:	011b      	lsls	r3, r3, #4
 801918c:	b25b      	sxtb	r3, r3
 801918e:	4313      	orrs	r3, r2
 8019190:	b25b      	sxtb	r3, r3
 8019192:	b2db      	uxtb	r3, r3
 8019194:	e001      	b.n	801919a <put_fat+0xa8>
 8019196:	687b      	ldr	r3, [r7, #4]
 8019198:	b2db      	uxtb	r3, r3
 801919a:	697a      	ldr	r2, [r7, #20]
 801919c:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 801919e:	68fb      	ldr	r3, [r7, #12]
 80191a0:	2201      	movs	r2, #1
 80191a2:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 80191a4:	68fb      	ldr	r3, [r7, #12]
 80191a6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80191a8:	69bb      	ldr	r3, [r7, #24]
 80191aa:	0a5b      	lsrs	r3, r3, #9
 80191ac:	4413      	add	r3, r2
 80191ae:	4619      	mov	r1, r3
 80191b0:	68f8      	ldr	r0, [r7, #12]
 80191b2:	f7ff fe3b 	bl	8018e2c <move_window>
 80191b6:	4603      	mov	r3, r0
 80191b8:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 80191ba:	7ffb      	ldrb	r3, [r7, #31]
 80191bc:	2b00      	cmp	r3, #0
 80191be:	d17a      	bne.n	80192b6 <put_fat+0x1c4>
			p = fs->win + bc % SS(fs);
 80191c0:	68fb      	ldr	r3, [r7, #12]
 80191c2:	f103 0234 	add.w	r2, r3, #52	; 0x34
 80191c6:	69bb      	ldr	r3, [r7, #24]
 80191c8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80191cc:	4413      	add	r3, r2
 80191ce:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 80191d0:	68bb      	ldr	r3, [r7, #8]
 80191d2:	f003 0301 	and.w	r3, r3, #1
 80191d6:	2b00      	cmp	r3, #0
 80191d8:	d003      	beq.n	80191e2 <put_fat+0xf0>
 80191da:	687b      	ldr	r3, [r7, #4]
 80191dc:	091b      	lsrs	r3, r3, #4
 80191de:	b2db      	uxtb	r3, r3
 80191e0:	e00e      	b.n	8019200 <put_fat+0x10e>
 80191e2:	697b      	ldr	r3, [r7, #20]
 80191e4:	781b      	ldrb	r3, [r3, #0]
 80191e6:	b25b      	sxtb	r3, r3
 80191e8:	f023 030f 	bic.w	r3, r3, #15
 80191ec:	b25a      	sxtb	r2, r3
 80191ee:	687b      	ldr	r3, [r7, #4]
 80191f0:	0a1b      	lsrs	r3, r3, #8
 80191f2:	b25b      	sxtb	r3, r3
 80191f4:	f003 030f 	and.w	r3, r3, #15
 80191f8:	b25b      	sxtb	r3, r3
 80191fa:	4313      	orrs	r3, r2
 80191fc:	b25b      	sxtb	r3, r3
 80191fe:	b2db      	uxtb	r3, r3
 8019200:	697a      	ldr	r2, [r7, #20]
 8019202:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8019204:	68fb      	ldr	r3, [r7, #12]
 8019206:	2201      	movs	r2, #1
 8019208:	70da      	strb	r2, [r3, #3]
			break;
 801920a:	e059      	b.n	80192c0 <put_fat+0x1ce>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 801920c:	68fb      	ldr	r3, [r7, #12]
 801920e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8019210:	68bb      	ldr	r3, [r7, #8]
 8019212:	0a1b      	lsrs	r3, r3, #8
 8019214:	4413      	add	r3, r2
 8019216:	4619      	mov	r1, r3
 8019218:	68f8      	ldr	r0, [r7, #12]
 801921a:	f7ff fe07 	bl	8018e2c <move_window>
 801921e:	4603      	mov	r3, r0
 8019220:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8019222:	7ffb      	ldrb	r3, [r7, #31]
 8019224:	2b00      	cmp	r3, #0
 8019226:	d148      	bne.n	80192ba <put_fat+0x1c8>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 8019228:	68fb      	ldr	r3, [r7, #12]
 801922a:	f103 0234 	add.w	r2, r3, #52	; 0x34
 801922e:	68bb      	ldr	r3, [r7, #8]
 8019230:	005b      	lsls	r3, r3, #1
 8019232:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
 8019236:	4413      	add	r3, r2
 8019238:	687a      	ldr	r2, [r7, #4]
 801923a:	b292      	uxth	r2, r2
 801923c:	4611      	mov	r1, r2
 801923e:	4618      	mov	r0, r3
 8019240:	f7ff fb7f 	bl	8018942 <st_word>
			fs->wflag = 1;
 8019244:	68fb      	ldr	r3, [r7, #12]
 8019246:	2201      	movs	r2, #1
 8019248:	70da      	strb	r2, [r3, #3]
			break;
 801924a:	e039      	b.n	80192c0 <put_fat+0x1ce>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 801924c:	68fb      	ldr	r3, [r7, #12]
 801924e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8019250:	68bb      	ldr	r3, [r7, #8]
 8019252:	09db      	lsrs	r3, r3, #7
 8019254:	4413      	add	r3, r2
 8019256:	4619      	mov	r1, r3
 8019258:	68f8      	ldr	r0, [r7, #12]
 801925a:	f7ff fde7 	bl	8018e2c <move_window>
 801925e:	4603      	mov	r3, r0
 8019260:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8019262:	7ffb      	ldrb	r3, [r7, #31]
 8019264:	2b00      	cmp	r3, #0
 8019266:	d12a      	bne.n	80192be <put_fat+0x1cc>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 8019268:	687b      	ldr	r3, [r7, #4]
 801926a:	f023 4470 	bic.w	r4, r3, #4026531840	; 0xf0000000
 801926e:	68fb      	ldr	r3, [r7, #12]
 8019270:	f103 0234 	add.w	r2, r3, #52	; 0x34
 8019274:	68bb      	ldr	r3, [r7, #8]
 8019276:	009b      	lsls	r3, r3, #2
 8019278:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 801927c:	4413      	add	r3, r2
 801927e:	4618      	mov	r0, r3
 8019280:	f7ff fb3c 	bl	80188fc <ld_dword>
 8019284:	4603      	mov	r3, r0
 8019286:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 801928a:	4323      	orrs	r3, r4
 801928c:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 801928e:	68fb      	ldr	r3, [r7, #12]
 8019290:	f103 0234 	add.w	r2, r3, #52	; 0x34
 8019294:	68bb      	ldr	r3, [r7, #8]
 8019296:	009b      	lsls	r3, r3, #2
 8019298:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 801929c:	4413      	add	r3, r2
 801929e:	6879      	ldr	r1, [r7, #4]
 80192a0:	4618      	mov	r0, r3
 80192a2:	f7ff fb69 	bl	8018978 <st_dword>
			fs->wflag = 1;
 80192a6:	68fb      	ldr	r3, [r7, #12]
 80192a8:	2201      	movs	r2, #1
 80192aa:	70da      	strb	r2, [r3, #3]
			break;
 80192ac:	e008      	b.n	80192c0 <put_fat+0x1ce>
		}
	}
 80192ae:	bf00      	nop
 80192b0:	e006      	b.n	80192c0 <put_fat+0x1ce>
			if (res != FR_OK) break;
 80192b2:	bf00      	nop
 80192b4:	e004      	b.n	80192c0 <put_fat+0x1ce>
			if (res != FR_OK) break;
 80192b6:	bf00      	nop
 80192b8:	e002      	b.n	80192c0 <put_fat+0x1ce>
			if (res != FR_OK) break;
 80192ba:	bf00      	nop
 80192bc:	e000      	b.n	80192c0 <put_fat+0x1ce>
			if (res != FR_OK) break;
 80192be:	bf00      	nop
	return res;
 80192c0:	7ffb      	ldrb	r3, [r7, #31]
}
 80192c2:	4618      	mov	r0, r3
 80192c4:	3724      	adds	r7, #36	; 0x24
 80192c6:	46bd      	mov	sp, r7
 80192c8:	bd90      	pop	{r4, r7, pc}

080192ca <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 80192ca:	b580      	push	{r7, lr}
 80192cc:	b088      	sub	sp, #32
 80192ce:	af00      	add	r7, sp, #0
 80192d0:	60f8      	str	r0, [r7, #12]
 80192d2:	60b9      	str	r1, [r7, #8]
 80192d4:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 80192d6:	2300      	movs	r3, #0
 80192d8:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 80192da:	68fb      	ldr	r3, [r7, #12]
 80192dc:	681b      	ldr	r3, [r3, #0]
 80192de:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 80192e0:	68bb      	ldr	r3, [r7, #8]
 80192e2:	2b01      	cmp	r3, #1
 80192e4:	d904      	bls.n	80192f0 <remove_chain+0x26>
 80192e6:	69bb      	ldr	r3, [r7, #24]
 80192e8:	699b      	ldr	r3, [r3, #24]
 80192ea:	68ba      	ldr	r2, [r7, #8]
 80192ec:	429a      	cmp	r2, r3
 80192ee:	d301      	bcc.n	80192f4 <remove_chain+0x2a>
 80192f0:	2302      	movs	r3, #2
 80192f2:	e04b      	b.n	801938c <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 80192f4:	687b      	ldr	r3, [r7, #4]
 80192f6:	2b00      	cmp	r3, #0
 80192f8:	d00c      	beq.n	8019314 <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 80192fa:	f04f 32ff 	mov.w	r2, #4294967295
 80192fe:	6879      	ldr	r1, [r7, #4]
 8019300:	69b8      	ldr	r0, [r7, #24]
 8019302:	f7ff fef6 	bl	80190f2 <put_fat>
 8019306:	4603      	mov	r3, r0
 8019308:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 801930a:	7ffb      	ldrb	r3, [r7, #31]
 801930c:	2b00      	cmp	r3, #0
 801930e:	d001      	beq.n	8019314 <remove_chain+0x4a>
 8019310:	7ffb      	ldrb	r3, [r7, #31]
 8019312:	e03b      	b.n	801938c <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 8019314:	68b9      	ldr	r1, [r7, #8]
 8019316:	68f8      	ldr	r0, [r7, #12]
 8019318:	f7ff fe43 	bl	8018fa2 <get_fat>
 801931c:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 801931e:	697b      	ldr	r3, [r7, #20]
 8019320:	2b00      	cmp	r3, #0
 8019322:	d031      	beq.n	8019388 <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 8019324:	697b      	ldr	r3, [r7, #20]
 8019326:	2b01      	cmp	r3, #1
 8019328:	d101      	bne.n	801932e <remove_chain+0x64>
 801932a:	2302      	movs	r3, #2
 801932c:	e02e      	b.n	801938c <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 801932e:	697b      	ldr	r3, [r7, #20]
 8019330:	f1b3 3fff 	cmp.w	r3, #4294967295
 8019334:	d101      	bne.n	801933a <remove_chain+0x70>
 8019336:	2301      	movs	r3, #1
 8019338:	e028      	b.n	801938c <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 801933a:	2200      	movs	r2, #0
 801933c:	68b9      	ldr	r1, [r7, #8]
 801933e:	69b8      	ldr	r0, [r7, #24]
 8019340:	f7ff fed7 	bl	80190f2 <put_fat>
 8019344:	4603      	mov	r3, r0
 8019346:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 8019348:	7ffb      	ldrb	r3, [r7, #31]
 801934a:	2b00      	cmp	r3, #0
 801934c:	d001      	beq.n	8019352 <remove_chain+0x88>
 801934e:	7ffb      	ldrb	r3, [r7, #31]
 8019350:	e01c      	b.n	801938c <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 8019352:	69bb      	ldr	r3, [r7, #24]
 8019354:	695a      	ldr	r2, [r3, #20]
 8019356:	69bb      	ldr	r3, [r7, #24]
 8019358:	699b      	ldr	r3, [r3, #24]
 801935a:	3b02      	subs	r3, #2
 801935c:	429a      	cmp	r2, r3
 801935e:	d20b      	bcs.n	8019378 <remove_chain+0xae>
			fs->free_clst++;
 8019360:	69bb      	ldr	r3, [r7, #24]
 8019362:	695b      	ldr	r3, [r3, #20]
 8019364:	1c5a      	adds	r2, r3, #1
 8019366:	69bb      	ldr	r3, [r7, #24]
 8019368:	615a      	str	r2, [r3, #20]
			fs->fsi_flag |= 1;
 801936a:	69bb      	ldr	r3, [r7, #24]
 801936c:	791b      	ldrb	r3, [r3, #4]
 801936e:	f043 0301 	orr.w	r3, r3, #1
 8019372:	b2da      	uxtb	r2, r3
 8019374:	69bb      	ldr	r3, [r7, #24]
 8019376:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 8019378:	697b      	ldr	r3, [r7, #20]
 801937a:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 801937c:	69bb      	ldr	r3, [r7, #24]
 801937e:	699b      	ldr	r3, [r3, #24]
 8019380:	68ba      	ldr	r2, [r7, #8]
 8019382:	429a      	cmp	r2, r3
 8019384:	d3c6      	bcc.n	8019314 <remove_chain+0x4a>
 8019386:	e000      	b.n	801938a <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 8019388:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 801938a:	2300      	movs	r3, #0
}
 801938c:	4618      	mov	r0, r3
 801938e:	3720      	adds	r7, #32
 8019390:	46bd      	mov	sp, r7
 8019392:	bd80      	pop	{r7, pc}

08019394 <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 8019394:	b580      	push	{r7, lr}
 8019396:	b088      	sub	sp, #32
 8019398:	af00      	add	r7, sp, #0
 801939a:	6078      	str	r0, [r7, #4]
 801939c:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 801939e:	687b      	ldr	r3, [r7, #4]
 80193a0:	681b      	ldr	r3, [r3, #0]
 80193a2:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 80193a4:	683b      	ldr	r3, [r7, #0]
 80193a6:	2b00      	cmp	r3, #0
 80193a8:	d10d      	bne.n	80193c6 <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 80193aa:	693b      	ldr	r3, [r7, #16]
 80193ac:	691b      	ldr	r3, [r3, #16]
 80193ae:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 80193b0:	69bb      	ldr	r3, [r7, #24]
 80193b2:	2b00      	cmp	r3, #0
 80193b4:	d004      	beq.n	80193c0 <create_chain+0x2c>
 80193b6:	693b      	ldr	r3, [r7, #16]
 80193b8:	699b      	ldr	r3, [r3, #24]
 80193ba:	69ba      	ldr	r2, [r7, #24]
 80193bc:	429a      	cmp	r2, r3
 80193be:	d31b      	bcc.n	80193f8 <create_chain+0x64>
 80193c0:	2301      	movs	r3, #1
 80193c2:	61bb      	str	r3, [r7, #24]
 80193c4:	e018      	b.n	80193f8 <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 80193c6:	6839      	ldr	r1, [r7, #0]
 80193c8:	6878      	ldr	r0, [r7, #4]
 80193ca:	f7ff fdea 	bl	8018fa2 <get_fat>
 80193ce:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 80193d0:	68fb      	ldr	r3, [r7, #12]
 80193d2:	2b01      	cmp	r3, #1
 80193d4:	d801      	bhi.n	80193da <create_chain+0x46>
 80193d6:	2301      	movs	r3, #1
 80193d8:	e070      	b.n	80194bc <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 80193da:	68fb      	ldr	r3, [r7, #12]
 80193dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80193e0:	d101      	bne.n	80193e6 <create_chain+0x52>
 80193e2:	68fb      	ldr	r3, [r7, #12]
 80193e4:	e06a      	b.n	80194bc <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 80193e6:	693b      	ldr	r3, [r7, #16]
 80193e8:	699b      	ldr	r3, [r3, #24]
 80193ea:	68fa      	ldr	r2, [r7, #12]
 80193ec:	429a      	cmp	r2, r3
 80193ee:	d201      	bcs.n	80193f4 <create_chain+0x60>
 80193f0:	68fb      	ldr	r3, [r7, #12]
 80193f2:	e063      	b.n	80194bc <create_chain+0x128>
		scl = clst;
 80193f4:	683b      	ldr	r3, [r7, #0]
 80193f6:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 80193f8:	69bb      	ldr	r3, [r7, #24]
 80193fa:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 80193fc:	69fb      	ldr	r3, [r7, #28]
 80193fe:	3301      	adds	r3, #1
 8019400:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 8019402:	693b      	ldr	r3, [r7, #16]
 8019404:	699b      	ldr	r3, [r3, #24]
 8019406:	69fa      	ldr	r2, [r7, #28]
 8019408:	429a      	cmp	r2, r3
 801940a:	d307      	bcc.n	801941c <create_chain+0x88>
				ncl = 2;
 801940c:	2302      	movs	r3, #2
 801940e:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 8019410:	69fa      	ldr	r2, [r7, #28]
 8019412:	69bb      	ldr	r3, [r7, #24]
 8019414:	429a      	cmp	r2, r3
 8019416:	d901      	bls.n	801941c <create_chain+0x88>
 8019418:	2300      	movs	r3, #0
 801941a:	e04f      	b.n	80194bc <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 801941c:	69f9      	ldr	r1, [r7, #28]
 801941e:	6878      	ldr	r0, [r7, #4]
 8019420:	f7ff fdbf 	bl	8018fa2 <get_fat>
 8019424:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 8019426:	68fb      	ldr	r3, [r7, #12]
 8019428:	2b00      	cmp	r3, #0
 801942a:	d00e      	beq.n	801944a <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 801942c:	68fb      	ldr	r3, [r7, #12]
 801942e:	2b01      	cmp	r3, #1
 8019430:	d003      	beq.n	801943a <create_chain+0xa6>
 8019432:	68fb      	ldr	r3, [r7, #12]
 8019434:	f1b3 3fff 	cmp.w	r3, #4294967295
 8019438:	d101      	bne.n	801943e <create_chain+0xaa>
 801943a:	68fb      	ldr	r3, [r7, #12]
 801943c:	e03e      	b.n	80194bc <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 801943e:	69fa      	ldr	r2, [r7, #28]
 8019440:	69bb      	ldr	r3, [r7, #24]
 8019442:	429a      	cmp	r2, r3
 8019444:	d1da      	bne.n	80193fc <create_chain+0x68>
 8019446:	2300      	movs	r3, #0
 8019448:	e038      	b.n	80194bc <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 801944a:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 801944c:	f04f 32ff 	mov.w	r2, #4294967295
 8019450:	69f9      	ldr	r1, [r7, #28]
 8019452:	6938      	ldr	r0, [r7, #16]
 8019454:	f7ff fe4d 	bl	80190f2 <put_fat>
 8019458:	4603      	mov	r3, r0
 801945a:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 801945c:	7dfb      	ldrb	r3, [r7, #23]
 801945e:	2b00      	cmp	r3, #0
 8019460:	d109      	bne.n	8019476 <create_chain+0xe2>
 8019462:	683b      	ldr	r3, [r7, #0]
 8019464:	2b00      	cmp	r3, #0
 8019466:	d006      	beq.n	8019476 <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 8019468:	69fa      	ldr	r2, [r7, #28]
 801946a:	6839      	ldr	r1, [r7, #0]
 801946c:	6938      	ldr	r0, [r7, #16]
 801946e:	f7ff fe40 	bl	80190f2 <put_fat>
 8019472:	4603      	mov	r3, r0
 8019474:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 8019476:	7dfb      	ldrb	r3, [r7, #23]
 8019478:	2b00      	cmp	r3, #0
 801947a:	d116      	bne.n	80194aa <create_chain+0x116>
		fs->last_clst = ncl;
 801947c:	693b      	ldr	r3, [r7, #16]
 801947e:	69fa      	ldr	r2, [r7, #28]
 8019480:	611a      	str	r2, [r3, #16]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 8019482:	693b      	ldr	r3, [r7, #16]
 8019484:	695a      	ldr	r2, [r3, #20]
 8019486:	693b      	ldr	r3, [r7, #16]
 8019488:	699b      	ldr	r3, [r3, #24]
 801948a:	3b02      	subs	r3, #2
 801948c:	429a      	cmp	r2, r3
 801948e:	d804      	bhi.n	801949a <create_chain+0x106>
 8019490:	693b      	ldr	r3, [r7, #16]
 8019492:	695b      	ldr	r3, [r3, #20]
 8019494:	1e5a      	subs	r2, r3, #1
 8019496:	693b      	ldr	r3, [r7, #16]
 8019498:	615a      	str	r2, [r3, #20]
		fs->fsi_flag |= 1;
 801949a:	693b      	ldr	r3, [r7, #16]
 801949c:	791b      	ldrb	r3, [r3, #4]
 801949e:	f043 0301 	orr.w	r3, r3, #1
 80194a2:	b2da      	uxtb	r2, r3
 80194a4:	693b      	ldr	r3, [r7, #16]
 80194a6:	711a      	strb	r2, [r3, #4]
 80194a8:	e007      	b.n	80194ba <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 80194aa:	7dfb      	ldrb	r3, [r7, #23]
 80194ac:	2b01      	cmp	r3, #1
 80194ae:	d102      	bne.n	80194b6 <create_chain+0x122>
 80194b0:	f04f 33ff 	mov.w	r3, #4294967295
 80194b4:	e000      	b.n	80194b8 <create_chain+0x124>
 80194b6:	2301      	movs	r3, #1
 80194b8:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 80194ba:	69fb      	ldr	r3, [r7, #28]
}
 80194bc:	4618      	mov	r0, r3
 80194be:	3720      	adds	r7, #32
 80194c0:	46bd      	mov	sp, r7
 80194c2:	bd80      	pop	{r7, pc}

080194c4 <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 80194c4:	b480      	push	{r7}
 80194c6:	b087      	sub	sp, #28
 80194c8:	af00      	add	r7, sp, #0
 80194ca:	6078      	str	r0, [r7, #4]
 80194cc:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 80194ce:	687b      	ldr	r3, [r7, #4]
 80194d0:	681b      	ldr	r3, [r3, #0]
 80194d2:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 80194d4:	687b      	ldr	r3, [r7, #4]
 80194d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80194d8:	3304      	adds	r3, #4
 80194da:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 80194dc:	683b      	ldr	r3, [r7, #0]
 80194de:	0a5b      	lsrs	r3, r3, #9
 80194e0:	68fa      	ldr	r2, [r7, #12]
 80194e2:	8952      	ldrh	r2, [r2, #10]
 80194e4:	fbb3 f3f2 	udiv	r3, r3, r2
 80194e8:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 80194ea:	693b      	ldr	r3, [r7, #16]
 80194ec:	1d1a      	adds	r2, r3, #4
 80194ee:	613a      	str	r2, [r7, #16]
 80194f0:	681b      	ldr	r3, [r3, #0]
 80194f2:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 80194f4:	68bb      	ldr	r3, [r7, #8]
 80194f6:	2b00      	cmp	r3, #0
 80194f8:	d101      	bne.n	80194fe <clmt_clust+0x3a>
 80194fa:	2300      	movs	r3, #0
 80194fc:	e010      	b.n	8019520 <clmt_clust+0x5c>
		if (cl < ncl) break;	/* In this fragment? */
 80194fe:	697a      	ldr	r2, [r7, #20]
 8019500:	68bb      	ldr	r3, [r7, #8]
 8019502:	429a      	cmp	r2, r3
 8019504:	d307      	bcc.n	8019516 <clmt_clust+0x52>
		cl -= ncl; tbl++;		/* Next fragment */
 8019506:	697a      	ldr	r2, [r7, #20]
 8019508:	68bb      	ldr	r3, [r7, #8]
 801950a:	1ad3      	subs	r3, r2, r3
 801950c:	617b      	str	r3, [r7, #20]
 801950e:	693b      	ldr	r3, [r7, #16]
 8019510:	3304      	adds	r3, #4
 8019512:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8019514:	e7e9      	b.n	80194ea <clmt_clust+0x26>
		if (cl < ncl) break;	/* In this fragment? */
 8019516:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 8019518:	693b      	ldr	r3, [r7, #16]
 801951a:	681a      	ldr	r2, [r3, #0]
 801951c:	697b      	ldr	r3, [r7, #20]
 801951e:	4413      	add	r3, r2
}
 8019520:	4618      	mov	r0, r3
 8019522:	371c      	adds	r7, #28
 8019524:	46bd      	mov	sp, r7
 8019526:	f85d 7b04 	ldr.w	r7, [sp], #4
 801952a:	4770      	bx	lr

0801952c <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 801952c:	b580      	push	{r7, lr}
 801952e:	b086      	sub	sp, #24
 8019530:	af00      	add	r7, sp, #0
 8019532:	6078      	str	r0, [r7, #4]
 8019534:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 8019536:	687b      	ldr	r3, [r7, #4]
 8019538:	681b      	ldr	r3, [r3, #0]
 801953a:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 801953c:	683b      	ldr	r3, [r7, #0]
 801953e:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8019542:	d204      	bcs.n	801954e <dir_sdi+0x22>
 8019544:	683b      	ldr	r3, [r7, #0]
 8019546:	f003 031f 	and.w	r3, r3, #31
 801954a:	2b00      	cmp	r3, #0
 801954c:	d001      	beq.n	8019552 <dir_sdi+0x26>
		return FR_INT_ERR;
 801954e:	2302      	movs	r3, #2
 8019550:	e063      	b.n	801961a <dir_sdi+0xee>
	}
	dp->dptr = ofs;				/* Set current offset */
 8019552:	687b      	ldr	r3, [r7, #4]
 8019554:	683a      	ldr	r2, [r7, #0]
 8019556:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 8019558:	687b      	ldr	r3, [r7, #4]
 801955a:	689b      	ldr	r3, [r3, #8]
 801955c:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 801955e:	697b      	ldr	r3, [r7, #20]
 8019560:	2b00      	cmp	r3, #0
 8019562:	d106      	bne.n	8019572 <dir_sdi+0x46>
 8019564:	693b      	ldr	r3, [r7, #16]
 8019566:	781b      	ldrb	r3, [r3, #0]
 8019568:	2b02      	cmp	r3, #2
 801956a:	d902      	bls.n	8019572 <dir_sdi+0x46>
		clst = fs->dirbase;
 801956c:	693b      	ldr	r3, [r7, #16]
 801956e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8019570:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 8019572:	697b      	ldr	r3, [r7, #20]
 8019574:	2b00      	cmp	r3, #0
 8019576:	d10c      	bne.n	8019592 <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 8019578:	683b      	ldr	r3, [r7, #0]
 801957a:	095b      	lsrs	r3, r3, #5
 801957c:	693a      	ldr	r2, [r7, #16]
 801957e:	8912      	ldrh	r2, [r2, #8]
 8019580:	4293      	cmp	r3, r2
 8019582:	d301      	bcc.n	8019588 <dir_sdi+0x5c>
 8019584:	2302      	movs	r3, #2
 8019586:	e048      	b.n	801961a <dir_sdi+0xee>
		dp->sect = fs->dirbase;
 8019588:	693b      	ldr	r3, [r7, #16]
 801958a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 801958c:	687b      	ldr	r3, [r7, #4]
 801958e:	61da      	str	r2, [r3, #28]
 8019590:	e029      	b.n	80195e6 <dir_sdi+0xba>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 8019592:	693b      	ldr	r3, [r7, #16]
 8019594:	895b      	ldrh	r3, [r3, #10]
 8019596:	025b      	lsls	r3, r3, #9
 8019598:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 801959a:	e019      	b.n	80195d0 <dir_sdi+0xa4>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 801959c:	687b      	ldr	r3, [r7, #4]
 801959e:	6979      	ldr	r1, [r7, #20]
 80195a0:	4618      	mov	r0, r3
 80195a2:	f7ff fcfe 	bl	8018fa2 <get_fat>
 80195a6:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 80195a8:	697b      	ldr	r3, [r7, #20]
 80195aa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80195ae:	d101      	bne.n	80195b4 <dir_sdi+0x88>
 80195b0:	2301      	movs	r3, #1
 80195b2:	e032      	b.n	801961a <dir_sdi+0xee>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 80195b4:	697b      	ldr	r3, [r7, #20]
 80195b6:	2b01      	cmp	r3, #1
 80195b8:	d904      	bls.n	80195c4 <dir_sdi+0x98>
 80195ba:	693b      	ldr	r3, [r7, #16]
 80195bc:	699b      	ldr	r3, [r3, #24]
 80195be:	697a      	ldr	r2, [r7, #20]
 80195c0:	429a      	cmp	r2, r3
 80195c2:	d301      	bcc.n	80195c8 <dir_sdi+0x9c>
 80195c4:	2302      	movs	r3, #2
 80195c6:	e028      	b.n	801961a <dir_sdi+0xee>
			ofs -= csz;
 80195c8:	683a      	ldr	r2, [r7, #0]
 80195ca:	68fb      	ldr	r3, [r7, #12]
 80195cc:	1ad3      	subs	r3, r2, r3
 80195ce:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 80195d0:	683a      	ldr	r2, [r7, #0]
 80195d2:	68fb      	ldr	r3, [r7, #12]
 80195d4:	429a      	cmp	r2, r3
 80195d6:	d2e1      	bcs.n	801959c <dir_sdi+0x70>
		}
		dp->sect = clust2sect(fs, clst);
 80195d8:	6979      	ldr	r1, [r7, #20]
 80195da:	6938      	ldr	r0, [r7, #16]
 80195dc:	f7ff fcc2 	bl	8018f64 <clust2sect>
 80195e0:	4602      	mov	r2, r0
 80195e2:	687b      	ldr	r3, [r7, #4]
 80195e4:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 80195e6:	687b      	ldr	r3, [r7, #4]
 80195e8:	697a      	ldr	r2, [r7, #20]
 80195ea:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 80195ec:	687b      	ldr	r3, [r7, #4]
 80195ee:	69db      	ldr	r3, [r3, #28]
 80195f0:	2b00      	cmp	r3, #0
 80195f2:	d101      	bne.n	80195f8 <dir_sdi+0xcc>
 80195f4:	2302      	movs	r3, #2
 80195f6:	e010      	b.n	801961a <dir_sdi+0xee>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 80195f8:	687b      	ldr	r3, [r7, #4]
 80195fa:	69da      	ldr	r2, [r3, #28]
 80195fc:	683b      	ldr	r3, [r7, #0]
 80195fe:	0a5b      	lsrs	r3, r3, #9
 8019600:	441a      	add	r2, r3
 8019602:	687b      	ldr	r3, [r7, #4]
 8019604:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 8019606:	693b      	ldr	r3, [r7, #16]
 8019608:	f103 0234 	add.w	r2, r3, #52	; 0x34
 801960c:	683b      	ldr	r3, [r7, #0]
 801960e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8019612:	441a      	add	r2, r3
 8019614:	687b      	ldr	r3, [r7, #4]
 8019616:	621a      	str	r2, [r3, #32]

	return FR_OK;
 8019618:	2300      	movs	r3, #0
}
 801961a:	4618      	mov	r0, r3
 801961c:	3718      	adds	r7, #24
 801961e:	46bd      	mov	sp, r7
 8019620:	bd80      	pop	{r7, pc}

08019622 <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 8019622:	b580      	push	{r7, lr}
 8019624:	b086      	sub	sp, #24
 8019626:	af00      	add	r7, sp, #0
 8019628:	6078      	str	r0, [r7, #4]
 801962a:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 801962c:	687b      	ldr	r3, [r7, #4]
 801962e:	681b      	ldr	r3, [r3, #0]
 8019630:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 8019632:	687b      	ldr	r3, [r7, #4]
 8019634:	695b      	ldr	r3, [r3, #20]
 8019636:	3320      	adds	r3, #32
 8019638:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 801963a:	687b      	ldr	r3, [r7, #4]
 801963c:	69db      	ldr	r3, [r3, #28]
 801963e:	2b00      	cmp	r3, #0
 8019640:	d003      	beq.n	801964a <dir_next+0x28>
 8019642:	68bb      	ldr	r3, [r7, #8]
 8019644:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8019648:	d301      	bcc.n	801964e <dir_next+0x2c>
 801964a:	2304      	movs	r3, #4
 801964c:	e0aa      	b.n	80197a4 <dir_next+0x182>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 801964e:	68bb      	ldr	r3, [r7, #8]
 8019650:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8019654:	2b00      	cmp	r3, #0
 8019656:	f040 8098 	bne.w	801978a <dir_next+0x168>
		dp->sect++;				/* Next sector */
 801965a:	687b      	ldr	r3, [r7, #4]
 801965c:	69db      	ldr	r3, [r3, #28]
 801965e:	1c5a      	adds	r2, r3, #1
 8019660:	687b      	ldr	r3, [r7, #4]
 8019662:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 8019664:	687b      	ldr	r3, [r7, #4]
 8019666:	699b      	ldr	r3, [r3, #24]
 8019668:	2b00      	cmp	r3, #0
 801966a:	d10b      	bne.n	8019684 <dir_next+0x62>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 801966c:	68bb      	ldr	r3, [r7, #8]
 801966e:	095b      	lsrs	r3, r3, #5
 8019670:	68fa      	ldr	r2, [r7, #12]
 8019672:	8912      	ldrh	r2, [r2, #8]
 8019674:	4293      	cmp	r3, r2
 8019676:	f0c0 8088 	bcc.w	801978a <dir_next+0x168>
				dp->sect = 0; return FR_NO_FILE;
 801967a:	687b      	ldr	r3, [r7, #4]
 801967c:	2200      	movs	r2, #0
 801967e:	61da      	str	r2, [r3, #28]
 8019680:	2304      	movs	r3, #4
 8019682:	e08f      	b.n	80197a4 <dir_next+0x182>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 8019684:	68bb      	ldr	r3, [r7, #8]
 8019686:	0a5b      	lsrs	r3, r3, #9
 8019688:	68fa      	ldr	r2, [r7, #12]
 801968a:	8952      	ldrh	r2, [r2, #10]
 801968c:	3a01      	subs	r2, #1
 801968e:	4013      	ands	r3, r2
 8019690:	2b00      	cmp	r3, #0
 8019692:	d17a      	bne.n	801978a <dir_next+0x168>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 8019694:	687a      	ldr	r2, [r7, #4]
 8019696:	687b      	ldr	r3, [r7, #4]
 8019698:	699b      	ldr	r3, [r3, #24]
 801969a:	4619      	mov	r1, r3
 801969c:	4610      	mov	r0, r2
 801969e:	f7ff fc80 	bl	8018fa2 <get_fat>
 80196a2:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 80196a4:	697b      	ldr	r3, [r7, #20]
 80196a6:	2b01      	cmp	r3, #1
 80196a8:	d801      	bhi.n	80196ae <dir_next+0x8c>
 80196aa:	2302      	movs	r3, #2
 80196ac:	e07a      	b.n	80197a4 <dir_next+0x182>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 80196ae:	697b      	ldr	r3, [r7, #20]
 80196b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80196b4:	d101      	bne.n	80196ba <dir_next+0x98>
 80196b6:	2301      	movs	r3, #1
 80196b8:	e074      	b.n	80197a4 <dir_next+0x182>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 80196ba:	68fb      	ldr	r3, [r7, #12]
 80196bc:	699b      	ldr	r3, [r3, #24]
 80196be:	697a      	ldr	r2, [r7, #20]
 80196c0:	429a      	cmp	r2, r3
 80196c2:	d358      	bcc.n	8019776 <dir_next+0x154>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 80196c4:	683b      	ldr	r3, [r7, #0]
 80196c6:	2b00      	cmp	r3, #0
 80196c8:	d104      	bne.n	80196d4 <dir_next+0xb2>
						dp->sect = 0; return FR_NO_FILE;
 80196ca:	687b      	ldr	r3, [r7, #4]
 80196cc:	2200      	movs	r2, #0
 80196ce:	61da      	str	r2, [r3, #28]
 80196d0:	2304      	movs	r3, #4
 80196d2:	e067      	b.n	80197a4 <dir_next+0x182>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 80196d4:	687a      	ldr	r2, [r7, #4]
 80196d6:	687b      	ldr	r3, [r7, #4]
 80196d8:	699b      	ldr	r3, [r3, #24]
 80196da:	4619      	mov	r1, r3
 80196dc:	4610      	mov	r0, r2
 80196de:	f7ff fe59 	bl	8019394 <create_chain>
 80196e2:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 80196e4:	697b      	ldr	r3, [r7, #20]
 80196e6:	2b00      	cmp	r3, #0
 80196e8:	d101      	bne.n	80196ee <dir_next+0xcc>
 80196ea:	2307      	movs	r3, #7
 80196ec:	e05a      	b.n	80197a4 <dir_next+0x182>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 80196ee:	697b      	ldr	r3, [r7, #20]
 80196f0:	2b01      	cmp	r3, #1
 80196f2:	d101      	bne.n	80196f8 <dir_next+0xd6>
 80196f4:	2302      	movs	r3, #2
 80196f6:	e055      	b.n	80197a4 <dir_next+0x182>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 80196f8:	697b      	ldr	r3, [r7, #20]
 80196fa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80196fe:	d101      	bne.n	8019704 <dir_next+0xe2>
 8019700:	2301      	movs	r3, #1
 8019702:	e04f      	b.n	80197a4 <dir_next+0x182>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 8019704:	68f8      	ldr	r0, [r7, #12]
 8019706:	f7ff fb4d 	bl	8018da4 <sync_window>
 801970a:	4603      	mov	r3, r0
 801970c:	2b00      	cmp	r3, #0
 801970e:	d001      	beq.n	8019714 <dir_next+0xf2>
 8019710:	2301      	movs	r3, #1
 8019712:	e047      	b.n	80197a4 <dir_next+0x182>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 8019714:	68fb      	ldr	r3, [r7, #12]
 8019716:	3334      	adds	r3, #52	; 0x34
 8019718:	f44f 7200 	mov.w	r2, #512	; 0x200
 801971c:	2100      	movs	r1, #0
 801971e:	4618      	mov	r0, r3
 8019720:	f7ff f977 	bl	8018a12 <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8019724:	2300      	movs	r3, #0
 8019726:	613b      	str	r3, [r7, #16]
 8019728:	6979      	ldr	r1, [r7, #20]
 801972a:	68f8      	ldr	r0, [r7, #12]
 801972c:	f7ff fc1a 	bl	8018f64 <clust2sect>
 8019730:	4602      	mov	r2, r0
 8019732:	68fb      	ldr	r3, [r7, #12]
 8019734:	631a      	str	r2, [r3, #48]	; 0x30
 8019736:	e012      	b.n	801975e <dir_next+0x13c>
						fs->wflag = 1;
 8019738:	68fb      	ldr	r3, [r7, #12]
 801973a:	2201      	movs	r2, #1
 801973c:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 801973e:	68f8      	ldr	r0, [r7, #12]
 8019740:	f7ff fb30 	bl	8018da4 <sync_window>
 8019744:	4603      	mov	r3, r0
 8019746:	2b00      	cmp	r3, #0
 8019748:	d001      	beq.n	801974e <dir_next+0x12c>
 801974a:	2301      	movs	r3, #1
 801974c:	e02a      	b.n	80197a4 <dir_next+0x182>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 801974e:	693b      	ldr	r3, [r7, #16]
 8019750:	3301      	adds	r3, #1
 8019752:	613b      	str	r3, [r7, #16]
 8019754:	68fb      	ldr	r3, [r7, #12]
 8019756:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8019758:	1c5a      	adds	r2, r3, #1
 801975a:	68fb      	ldr	r3, [r7, #12]
 801975c:	631a      	str	r2, [r3, #48]	; 0x30
 801975e:	68fb      	ldr	r3, [r7, #12]
 8019760:	895b      	ldrh	r3, [r3, #10]
 8019762:	461a      	mov	r2, r3
 8019764:	693b      	ldr	r3, [r7, #16]
 8019766:	4293      	cmp	r3, r2
 8019768:	d3e6      	bcc.n	8019738 <dir_next+0x116>
					}
					fs->winsect -= n;							/* Restore window offset */
 801976a:	68fb      	ldr	r3, [r7, #12]
 801976c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 801976e:	693b      	ldr	r3, [r7, #16]
 8019770:	1ad2      	subs	r2, r2, r3
 8019772:	68fb      	ldr	r3, [r7, #12]
 8019774:	631a      	str	r2, [r3, #48]	; 0x30
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 8019776:	687b      	ldr	r3, [r7, #4]
 8019778:	697a      	ldr	r2, [r7, #20]
 801977a:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 801977c:	6979      	ldr	r1, [r7, #20]
 801977e:	68f8      	ldr	r0, [r7, #12]
 8019780:	f7ff fbf0 	bl	8018f64 <clust2sect>
 8019784:	4602      	mov	r2, r0
 8019786:	687b      	ldr	r3, [r7, #4]
 8019788:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 801978a:	687b      	ldr	r3, [r7, #4]
 801978c:	68ba      	ldr	r2, [r7, #8]
 801978e:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 8019790:	68fb      	ldr	r3, [r7, #12]
 8019792:	f103 0234 	add.w	r2, r3, #52	; 0x34
 8019796:	68bb      	ldr	r3, [r7, #8]
 8019798:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801979c:	441a      	add	r2, r3
 801979e:	687b      	ldr	r3, [r7, #4]
 80197a0:	621a      	str	r2, [r3, #32]

	return FR_OK;
 80197a2:	2300      	movs	r3, #0
}
 80197a4:	4618      	mov	r0, r3
 80197a6:	3718      	adds	r7, #24
 80197a8:	46bd      	mov	sp, r7
 80197aa:	bd80      	pop	{r7, pc}

080197ac <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 80197ac:	b580      	push	{r7, lr}
 80197ae:	b086      	sub	sp, #24
 80197b0:	af00      	add	r7, sp, #0
 80197b2:	6078      	str	r0, [r7, #4]
 80197b4:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 80197b6:	687b      	ldr	r3, [r7, #4]
 80197b8:	681b      	ldr	r3, [r3, #0]
 80197ba:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 80197bc:	2100      	movs	r1, #0
 80197be:	6878      	ldr	r0, [r7, #4]
 80197c0:	f7ff feb4 	bl	801952c <dir_sdi>
 80197c4:	4603      	mov	r3, r0
 80197c6:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 80197c8:	7dfb      	ldrb	r3, [r7, #23]
 80197ca:	2b00      	cmp	r3, #0
 80197cc:	d12b      	bne.n	8019826 <dir_alloc+0x7a>
		n = 0;
 80197ce:	2300      	movs	r3, #0
 80197d0:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 80197d2:	687b      	ldr	r3, [r7, #4]
 80197d4:	69db      	ldr	r3, [r3, #28]
 80197d6:	4619      	mov	r1, r3
 80197d8:	68f8      	ldr	r0, [r7, #12]
 80197da:	f7ff fb27 	bl	8018e2c <move_window>
 80197de:	4603      	mov	r3, r0
 80197e0:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 80197e2:	7dfb      	ldrb	r3, [r7, #23]
 80197e4:	2b00      	cmp	r3, #0
 80197e6:	d11d      	bne.n	8019824 <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 80197e8:	687b      	ldr	r3, [r7, #4]
 80197ea:	6a1b      	ldr	r3, [r3, #32]
 80197ec:	781b      	ldrb	r3, [r3, #0]
 80197ee:	2be5      	cmp	r3, #229	; 0xe5
 80197f0:	d004      	beq.n	80197fc <dir_alloc+0x50>
 80197f2:	687b      	ldr	r3, [r7, #4]
 80197f4:	6a1b      	ldr	r3, [r3, #32]
 80197f6:	781b      	ldrb	r3, [r3, #0]
 80197f8:	2b00      	cmp	r3, #0
 80197fa:	d107      	bne.n	801980c <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 80197fc:	693b      	ldr	r3, [r7, #16]
 80197fe:	3301      	adds	r3, #1
 8019800:	613b      	str	r3, [r7, #16]
 8019802:	693a      	ldr	r2, [r7, #16]
 8019804:	683b      	ldr	r3, [r7, #0]
 8019806:	429a      	cmp	r2, r3
 8019808:	d102      	bne.n	8019810 <dir_alloc+0x64>
 801980a:	e00c      	b.n	8019826 <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 801980c:	2300      	movs	r3, #0
 801980e:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 8019810:	2101      	movs	r1, #1
 8019812:	6878      	ldr	r0, [r7, #4]
 8019814:	f7ff ff05 	bl	8019622 <dir_next>
 8019818:	4603      	mov	r3, r0
 801981a:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 801981c:	7dfb      	ldrb	r3, [r7, #23]
 801981e:	2b00      	cmp	r3, #0
 8019820:	d0d7      	beq.n	80197d2 <dir_alloc+0x26>
 8019822:	e000      	b.n	8019826 <dir_alloc+0x7a>
			if (res != FR_OK) break;
 8019824:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 8019826:	7dfb      	ldrb	r3, [r7, #23]
 8019828:	2b04      	cmp	r3, #4
 801982a:	d101      	bne.n	8019830 <dir_alloc+0x84>
 801982c:	2307      	movs	r3, #7
 801982e:	75fb      	strb	r3, [r7, #23]
	return res;
 8019830:	7dfb      	ldrb	r3, [r7, #23]
}
 8019832:	4618      	mov	r0, r3
 8019834:	3718      	adds	r7, #24
 8019836:	46bd      	mov	sp, r7
 8019838:	bd80      	pop	{r7, pc}

0801983a <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 801983a:	b580      	push	{r7, lr}
 801983c:	b084      	sub	sp, #16
 801983e:	af00      	add	r7, sp, #0
 8019840:	6078      	str	r0, [r7, #4]
 8019842:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 8019844:	683b      	ldr	r3, [r7, #0]
 8019846:	331a      	adds	r3, #26
 8019848:	4618      	mov	r0, r3
 801984a:	f7ff f83f 	bl	80188cc <ld_word>
 801984e:	4603      	mov	r3, r0
 8019850:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 8019852:	687b      	ldr	r3, [r7, #4]
 8019854:	781b      	ldrb	r3, [r3, #0]
 8019856:	2b03      	cmp	r3, #3
 8019858:	d109      	bne.n	801986e <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 801985a:	683b      	ldr	r3, [r7, #0]
 801985c:	3314      	adds	r3, #20
 801985e:	4618      	mov	r0, r3
 8019860:	f7ff f834 	bl	80188cc <ld_word>
 8019864:	4603      	mov	r3, r0
 8019866:	041b      	lsls	r3, r3, #16
 8019868:	68fa      	ldr	r2, [r7, #12]
 801986a:	4313      	orrs	r3, r2
 801986c:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 801986e:	68fb      	ldr	r3, [r7, #12]
}
 8019870:	4618      	mov	r0, r3
 8019872:	3710      	adds	r7, #16
 8019874:	46bd      	mov	sp, r7
 8019876:	bd80      	pop	{r7, pc}

08019878 <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 8019878:	b580      	push	{r7, lr}
 801987a:	b084      	sub	sp, #16
 801987c:	af00      	add	r7, sp, #0
 801987e:	60f8      	str	r0, [r7, #12]
 8019880:	60b9      	str	r1, [r7, #8]
 8019882:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 8019884:	68bb      	ldr	r3, [r7, #8]
 8019886:	331a      	adds	r3, #26
 8019888:	687a      	ldr	r2, [r7, #4]
 801988a:	b292      	uxth	r2, r2
 801988c:	4611      	mov	r1, r2
 801988e:	4618      	mov	r0, r3
 8019890:	f7ff f857 	bl	8018942 <st_word>
	if (fs->fs_type == FS_FAT32) {
 8019894:	68fb      	ldr	r3, [r7, #12]
 8019896:	781b      	ldrb	r3, [r3, #0]
 8019898:	2b03      	cmp	r3, #3
 801989a:	d109      	bne.n	80198b0 <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 801989c:	68bb      	ldr	r3, [r7, #8]
 801989e:	f103 0214 	add.w	r2, r3, #20
 80198a2:	687b      	ldr	r3, [r7, #4]
 80198a4:	0c1b      	lsrs	r3, r3, #16
 80198a6:	b29b      	uxth	r3, r3
 80198a8:	4619      	mov	r1, r3
 80198aa:	4610      	mov	r0, r2
 80198ac:	f7ff f849 	bl	8018942 <st_word>
	}
}
 80198b0:	bf00      	nop
 80198b2:	3710      	adds	r7, #16
 80198b4:	46bd      	mov	sp, r7
 80198b6:	bd80      	pop	{r7, pc}

080198b8 <cmp_lfn>:
static
int cmp_lfn (				/* 1:matched, 0:not matched */
	const WCHAR* lfnbuf,	/* Pointer to the LFN working buffer to be compared */
	BYTE* dir				/* Pointer to the directory entry containing the part of LFN */
)
{
 80198b8:	b590      	push	{r4, r7, lr}
 80198ba:	b087      	sub	sp, #28
 80198bc:	af00      	add	r7, sp, #0
 80198be:	6078      	str	r0, [r7, #4]
 80198c0:	6039      	str	r1, [r7, #0]
	UINT i, s;
	WCHAR wc, uc;


	if (ld_word(dir + LDIR_FstClusLO) != 0) return 0;	/* Check LDIR_FstClusLO */
 80198c2:	683b      	ldr	r3, [r7, #0]
 80198c4:	331a      	adds	r3, #26
 80198c6:	4618      	mov	r0, r3
 80198c8:	f7ff f800 	bl	80188cc <ld_word>
 80198cc:	4603      	mov	r3, r0
 80198ce:	2b00      	cmp	r3, #0
 80198d0:	d001      	beq.n	80198d6 <cmp_lfn+0x1e>
 80198d2:	2300      	movs	r3, #0
 80198d4:	e059      	b.n	801998a <cmp_lfn+0xd2>

	i = ((dir[LDIR_Ord] & 0x3F) - 1) * 13;	/* Offset in the LFN buffer */
 80198d6:	683b      	ldr	r3, [r7, #0]
 80198d8:	781b      	ldrb	r3, [r3, #0]
 80198da:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80198de:	1e5a      	subs	r2, r3, #1
 80198e0:	4613      	mov	r3, r2
 80198e2:	005b      	lsls	r3, r3, #1
 80198e4:	4413      	add	r3, r2
 80198e6:	009b      	lsls	r3, r3, #2
 80198e8:	4413      	add	r3, r2
 80198ea:	617b      	str	r3, [r7, #20]

	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 80198ec:	2301      	movs	r3, #1
 80198ee:	81fb      	strh	r3, [r7, #14]
 80198f0:	2300      	movs	r3, #0
 80198f2:	613b      	str	r3, [r7, #16]
 80198f4:	e033      	b.n	801995e <cmp_lfn+0xa6>
		uc = ld_word(dir + LfnOfs[s]);		/* Pick an LFN character */
 80198f6:	4a27      	ldr	r2, [pc, #156]	; (8019994 <cmp_lfn+0xdc>)
 80198f8:	693b      	ldr	r3, [r7, #16]
 80198fa:	4413      	add	r3, r2
 80198fc:	781b      	ldrb	r3, [r3, #0]
 80198fe:	461a      	mov	r2, r3
 8019900:	683b      	ldr	r3, [r7, #0]
 8019902:	4413      	add	r3, r2
 8019904:	4618      	mov	r0, r3
 8019906:	f7fe ffe1 	bl	80188cc <ld_word>
 801990a:	4603      	mov	r3, r0
 801990c:	81bb      	strh	r3, [r7, #12]
		if (wc) {
 801990e:	89fb      	ldrh	r3, [r7, #14]
 8019910:	2b00      	cmp	r3, #0
 8019912:	d01a      	beq.n	801994a <cmp_lfn+0x92>
			if (i >= _MAX_LFN || ff_wtoupper(uc) != ff_wtoupper(lfnbuf[i++])) {	/* Compare it */
 8019914:	697b      	ldr	r3, [r7, #20]
 8019916:	2bfe      	cmp	r3, #254	; 0xfe
 8019918:	d812      	bhi.n	8019940 <cmp_lfn+0x88>
 801991a:	89bb      	ldrh	r3, [r7, #12]
 801991c:	4618      	mov	r0, r3
 801991e:	f002 fea1 	bl	801c664 <ff_wtoupper>
 8019922:	4603      	mov	r3, r0
 8019924:	461c      	mov	r4, r3
 8019926:	697b      	ldr	r3, [r7, #20]
 8019928:	1c5a      	adds	r2, r3, #1
 801992a:	617a      	str	r2, [r7, #20]
 801992c:	005b      	lsls	r3, r3, #1
 801992e:	687a      	ldr	r2, [r7, #4]
 8019930:	4413      	add	r3, r2
 8019932:	881b      	ldrh	r3, [r3, #0]
 8019934:	4618      	mov	r0, r3
 8019936:	f002 fe95 	bl	801c664 <ff_wtoupper>
 801993a:	4603      	mov	r3, r0
 801993c:	429c      	cmp	r4, r3
 801993e:	d001      	beq.n	8019944 <cmp_lfn+0x8c>
				return 0;					/* Not matched */
 8019940:	2300      	movs	r3, #0
 8019942:	e022      	b.n	801998a <cmp_lfn+0xd2>
			}
			wc = uc;
 8019944:	89bb      	ldrh	r3, [r7, #12]
 8019946:	81fb      	strh	r3, [r7, #14]
 8019948:	e006      	b.n	8019958 <cmp_lfn+0xa0>
		} else {
			if (uc != 0xFFFF) return 0;		/* Check filler */
 801994a:	89bb      	ldrh	r3, [r7, #12]
 801994c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8019950:	4293      	cmp	r3, r2
 8019952:	d001      	beq.n	8019958 <cmp_lfn+0xa0>
 8019954:	2300      	movs	r3, #0
 8019956:	e018      	b.n	801998a <cmp_lfn+0xd2>
	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 8019958:	693b      	ldr	r3, [r7, #16]
 801995a:	3301      	adds	r3, #1
 801995c:	613b      	str	r3, [r7, #16]
 801995e:	693b      	ldr	r3, [r7, #16]
 8019960:	2b0c      	cmp	r3, #12
 8019962:	d9c8      	bls.n	80198f6 <cmp_lfn+0x3e>
		}
	}

	if ((dir[LDIR_Ord] & LLEF) && wc && lfnbuf[i]) return 0;	/* Last segment matched but different length */
 8019964:	683b      	ldr	r3, [r7, #0]
 8019966:	781b      	ldrb	r3, [r3, #0]
 8019968:	f003 0340 	and.w	r3, r3, #64	; 0x40
 801996c:	2b00      	cmp	r3, #0
 801996e:	d00b      	beq.n	8019988 <cmp_lfn+0xd0>
 8019970:	89fb      	ldrh	r3, [r7, #14]
 8019972:	2b00      	cmp	r3, #0
 8019974:	d008      	beq.n	8019988 <cmp_lfn+0xd0>
 8019976:	697b      	ldr	r3, [r7, #20]
 8019978:	005b      	lsls	r3, r3, #1
 801997a:	687a      	ldr	r2, [r7, #4]
 801997c:	4413      	add	r3, r2
 801997e:	881b      	ldrh	r3, [r3, #0]
 8019980:	2b00      	cmp	r3, #0
 8019982:	d001      	beq.n	8019988 <cmp_lfn+0xd0>
 8019984:	2300      	movs	r3, #0
 8019986:	e000      	b.n	801998a <cmp_lfn+0xd2>

	return 1;		/* The part of LFN matched */
 8019988:	2301      	movs	r3, #1
}
 801998a:	4618      	mov	r0, r3
 801998c:	371c      	adds	r7, #28
 801998e:	46bd      	mov	sp, r7
 8019990:	bd90      	pop	{r4, r7, pc}
 8019992:	bf00      	nop
 8019994:	080367e4 	.word	0x080367e4

08019998 <pick_lfn>:
static
int pick_lfn (			/* 1:succeeded, 0:buffer overflow or invalid LFN entry */
	WCHAR* lfnbuf,		/* Pointer to the LFN working buffer */
	BYTE* dir			/* Pointer to the LFN entry */
)
{
 8019998:	b580      	push	{r7, lr}
 801999a:	b086      	sub	sp, #24
 801999c:	af00      	add	r7, sp, #0
 801999e:	6078      	str	r0, [r7, #4]
 80199a0:	6039      	str	r1, [r7, #0]
	UINT i, s;
	WCHAR wc, uc;


	if (ld_word(dir + LDIR_FstClusLO) != 0) return 0;	/* Check LDIR_FstClusLO is 0 */
 80199a2:	683b      	ldr	r3, [r7, #0]
 80199a4:	331a      	adds	r3, #26
 80199a6:	4618      	mov	r0, r3
 80199a8:	f7fe ff90 	bl	80188cc <ld_word>
 80199ac:	4603      	mov	r3, r0
 80199ae:	2b00      	cmp	r3, #0
 80199b0:	d001      	beq.n	80199b6 <pick_lfn+0x1e>
 80199b2:	2300      	movs	r3, #0
 80199b4:	e04d      	b.n	8019a52 <pick_lfn+0xba>

	i = ((dir[LDIR_Ord] & ~LLEF) - 1) * 13;	/* Offset in the LFN buffer */
 80199b6:	683b      	ldr	r3, [r7, #0]
 80199b8:	781b      	ldrb	r3, [r3, #0]
 80199ba:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80199be:	1e5a      	subs	r2, r3, #1
 80199c0:	4613      	mov	r3, r2
 80199c2:	005b      	lsls	r3, r3, #1
 80199c4:	4413      	add	r3, r2
 80199c6:	009b      	lsls	r3, r3, #2
 80199c8:	4413      	add	r3, r2
 80199ca:	617b      	str	r3, [r7, #20]

	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 80199cc:	2301      	movs	r3, #1
 80199ce:	81fb      	strh	r3, [r7, #14]
 80199d0:	2300      	movs	r3, #0
 80199d2:	613b      	str	r3, [r7, #16]
 80199d4:	e028      	b.n	8019a28 <pick_lfn+0x90>
		uc = ld_word(dir + LfnOfs[s]);		/* Pick an LFN character */
 80199d6:	4a21      	ldr	r2, [pc, #132]	; (8019a5c <pick_lfn+0xc4>)
 80199d8:	693b      	ldr	r3, [r7, #16]
 80199da:	4413      	add	r3, r2
 80199dc:	781b      	ldrb	r3, [r3, #0]
 80199de:	461a      	mov	r2, r3
 80199e0:	683b      	ldr	r3, [r7, #0]
 80199e2:	4413      	add	r3, r2
 80199e4:	4618      	mov	r0, r3
 80199e6:	f7fe ff71 	bl	80188cc <ld_word>
 80199ea:	4603      	mov	r3, r0
 80199ec:	81bb      	strh	r3, [r7, #12]
		if (wc) {
 80199ee:	89fb      	ldrh	r3, [r7, #14]
 80199f0:	2b00      	cmp	r3, #0
 80199f2:	d00f      	beq.n	8019a14 <pick_lfn+0x7c>
			if (i >= _MAX_LFN) return 0;	/* Buffer overflow? */
 80199f4:	697b      	ldr	r3, [r7, #20]
 80199f6:	2bfe      	cmp	r3, #254	; 0xfe
 80199f8:	d901      	bls.n	80199fe <pick_lfn+0x66>
 80199fa:	2300      	movs	r3, #0
 80199fc:	e029      	b.n	8019a52 <pick_lfn+0xba>
			lfnbuf[i++] = wc = uc;			/* Store it */
 80199fe:	89bb      	ldrh	r3, [r7, #12]
 8019a00:	81fb      	strh	r3, [r7, #14]
 8019a02:	697b      	ldr	r3, [r7, #20]
 8019a04:	1c5a      	adds	r2, r3, #1
 8019a06:	617a      	str	r2, [r7, #20]
 8019a08:	005b      	lsls	r3, r3, #1
 8019a0a:	687a      	ldr	r2, [r7, #4]
 8019a0c:	4413      	add	r3, r2
 8019a0e:	89fa      	ldrh	r2, [r7, #14]
 8019a10:	801a      	strh	r2, [r3, #0]
 8019a12:	e006      	b.n	8019a22 <pick_lfn+0x8a>
		} else {
			if (uc != 0xFFFF) return 0;		/* Check filler */
 8019a14:	89bb      	ldrh	r3, [r7, #12]
 8019a16:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8019a1a:	4293      	cmp	r3, r2
 8019a1c:	d001      	beq.n	8019a22 <pick_lfn+0x8a>
 8019a1e:	2300      	movs	r3, #0
 8019a20:	e017      	b.n	8019a52 <pick_lfn+0xba>
	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 8019a22:	693b      	ldr	r3, [r7, #16]
 8019a24:	3301      	adds	r3, #1
 8019a26:	613b      	str	r3, [r7, #16]
 8019a28:	693b      	ldr	r3, [r7, #16]
 8019a2a:	2b0c      	cmp	r3, #12
 8019a2c:	d9d3      	bls.n	80199d6 <pick_lfn+0x3e>
		}
	}

	if (dir[LDIR_Ord] & LLEF) {				/* Put terminator if it is the last LFN part */
 8019a2e:	683b      	ldr	r3, [r7, #0]
 8019a30:	781b      	ldrb	r3, [r3, #0]
 8019a32:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8019a36:	2b00      	cmp	r3, #0
 8019a38:	d00a      	beq.n	8019a50 <pick_lfn+0xb8>
		if (i >= _MAX_LFN) return 0;		/* Buffer overflow? */
 8019a3a:	697b      	ldr	r3, [r7, #20]
 8019a3c:	2bfe      	cmp	r3, #254	; 0xfe
 8019a3e:	d901      	bls.n	8019a44 <pick_lfn+0xac>
 8019a40:	2300      	movs	r3, #0
 8019a42:	e006      	b.n	8019a52 <pick_lfn+0xba>
		lfnbuf[i] = 0;
 8019a44:	697b      	ldr	r3, [r7, #20]
 8019a46:	005b      	lsls	r3, r3, #1
 8019a48:	687a      	ldr	r2, [r7, #4]
 8019a4a:	4413      	add	r3, r2
 8019a4c:	2200      	movs	r2, #0
 8019a4e:	801a      	strh	r2, [r3, #0]
	}

	return 1;		/* The part of LFN is valid */
 8019a50:	2301      	movs	r3, #1
}
 8019a52:	4618      	mov	r0, r3
 8019a54:	3718      	adds	r7, #24
 8019a56:	46bd      	mov	sp, r7
 8019a58:	bd80      	pop	{r7, pc}
 8019a5a:	bf00      	nop
 8019a5c:	080367e4 	.word	0x080367e4

08019a60 <put_lfn>:
	const WCHAR* lfn,	/* Pointer to the LFN */
	BYTE* dir,			/* Pointer to the LFN entry to be created */
	BYTE ord,			/* LFN order (1-20) */
	BYTE sum			/* Checksum of the corresponding SFN */
)
{
 8019a60:	b580      	push	{r7, lr}
 8019a62:	b088      	sub	sp, #32
 8019a64:	af00      	add	r7, sp, #0
 8019a66:	60f8      	str	r0, [r7, #12]
 8019a68:	60b9      	str	r1, [r7, #8]
 8019a6a:	4611      	mov	r1, r2
 8019a6c:	461a      	mov	r2, r3
 8019a6e:	460b      	mov	r3, r1
 8019a70:	71fb      	strb	r3, [r7, #7]
 8019a72:	4613      	mov	r3, r2
 8019a74:	71bb      	strb	r3, [r7, #6]
	UINT i, s;
	WCHAR wc;


	dir[LDIR_Chksum] = sum;			/* Set checksum */
 8019a76:	68bb      	ldr	r3, [r7, #8]
 8019a78:	330d      	adds	r3, #13
 8019a7a:	79ba      	ldrb	r2, [r7, #6]
 8019a7c:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Attr] = AM_LFN;		/* Set attribute. LFN entry */
 8019a7e:	68bb      	ldr	r3, [r7, #8]
 8019a80:	330b      	adds	r3, #11
 8019a82:	220f      	movs	r2, #15
 8019a84:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Type] = 0;
 8019a86:	68bb      	ldr	r3, [r7, #8]
 8019a88:	330c      	adds	r3, #12
 8019a8a:	2200      	movs	r2, #0
 8019a8c:	701a      	strb	r2, [r3, #0]
	st_word(dir + LDIR_FstClusLO, 0);
 8019a8e:	68bb      	ldr	r3, [r7, #8]
 8019a90:	331a      	adds	r3, #26
 8019a92:	2100      	movs	r1, #0
 8019a94:	4618      	mov	r0, r3
 8019a96:	f7fe ff54 	bl	8018942 <st_word>

	i = (ord - 1) * 13;				/* Get offset in the LFN working buffer */
 8019a9a:	79fb      	ldrb	r3, [r7, #7]
 8019a9c:	1e5a      	subs	r2, r3, #1
 8019a9e:	4613      	mov	r3, r2
 8019aa0:	005b      	lsls	r3, r3, #1
 8019aa2:	4413      	add	r3, r2
 8019aa4:	009b      	lsls	r3, r3, #2
 8019aa6:	4413      	add	r3, r2
 8019aa8:	61fb      	str	r3, [r7, #28]
	s = wc = 0;
 8019aaa:	2300      	movs	r3, #0
 8019aac:	82fb      	strh	r3, [r7, #22]
 8019aae:	2300      	movs	r3, #0
 8019ab0:	61bb      	str	r3, [r7, #24]
	do {
		if (wc != 0xFFFF) wc = lfn[i++];	/* Get an effective character */
 8019ab2:	8afb      	ldrh	r3, [r7, #22]
 8019ab4:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8019ab8:	4293      	cmp	r3, r2
 8019aba:	d007      	beq.n	8019acc <put_lfn+0x6c>
 8019abc:	69fb      	ldr	r3, [r7, #28]
 8019abe:	1c5a      	adds	r2, r3, #1
 8019ac0:	61fa      	str	r2, [r7, #28]
 8019ac2:	005b      	lsls	r3, r3, #1
 8019ac4:	68fa      	ldr	r2, [r7, #12]
 8019ac6:	4413      	add	r3, r2
 8019ac8:	881b      	ldrh	r3, [r3, #0]
 8019aca:	82fb      	strh	r3, [r7, #22]
		st_word(dir + LfnOfs[s], wc);		/* Put it */
 8019acc:	4a17      	ldr	r2, [pc, #92]	; (8019b2c <put_lfn+0xcc>)
 8019ace:	69bb      	ldr	r3, [r7, #24]
 8019ad0:	4413      	add	r3, r2
 8019ad2:	781b      	ldrb	r3, [r3, #0]
 8019ad4:	461a      	mov	r2, r3
 8019ad6:	68bb      	ldr	r3, [r7, #8]
 8019ad8:	4413      	add	r3, r2
 8019ada:	8afa      	ldrh	r2, [r7, #22]
 8019adc:	4611      	mov	r1, r2
 8019ade:	4618      	mov	r0, r3
 8019ae0:	f7fe ff2f 	bl	8018942 <st_word>
		if (wc == 0) wc = 0xFFFF;		/* Padding characters for left locations */
 8019ae4:	8afb      	ldrh	r3, [r7, #22]
 8019ae6:	2b00      	cmp	r3, #0
 8019ae8:	d102      	bne.n	8019af0 <put_lfn+0x90>
 8019aea:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8019aee:	82fb      	strh	r3, [r7, #22]
	} while (++s < 13);
 8019af0:	69bb      	ldr	r3, [r7, #24]
 8019af2:	3301      	adds	r3, #1
 8019af4:	61bb      	str	r3, [r7, #24]
 8019af6:	69bb      	ldr	r3, [r7, #24]
 8019af8:	2b0c      	cmp	r3, #12
 8019afa:	d9da      	bls.n	8019ab2 <put_lfn+0x52>
	if (wc == 0xFFFF || !lfn[i]) ord |= LLEF;	/* Last LFN part is the start of LFN sequence */
 8019afc:	8afb      	ldrh	r3, [r7, #22]
 8019afe:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8019b02:	4293      	cmp	r3, r2
 8019b04:	d006      	beq.n	8019b14 <put_lfn+0xb4>
 8019b06:	69fb      	ldr	r3, [r7, #28]
 8019b08:	005b      	lsls	r3, r3, #1
 8019b0a:	68fa      	ldr	r2, [r7, #12]
 8019b0c:	4413      	add	r3, r2
 8019b0e:	881b      	ldrh	r3, [r3, #0]
 8019b10:	2b00      	cmp	r3, #0
 8019b12:	d103      	bne.n	8019b1c <put_lfn+0xbc>
 8019b14:	79fb      	ldrb	r3, [r7, #7]
 8019b16:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8019b1a:	71fb      	strb	r3, [r7, #7]
	dir[LDIR_Ord] = ord;			/* Set the LFN order */
 8019b1c:	68bb      	ldr	r3, [r7, #8]
 8019b1e:	79fa      	ldrb	r2, [r7, #7]
 8019b20:	701a      	strb	r2, [r3, #0]
}
 8019b22:	bf00      	nop
 8019b24:	3720      	adds	r7, #32
 8019b26:	46bd      	mov	sp, r7
 8019b28:	bd80      	pop	{r7, pc}
 8019b2a:	bf00      	nop
 8019b2c:	080367e4 	.word	0x080367e4

08019b30 <gen_numname>:
	BYTE* dst,			/* Pointer to the buffer to store numbered SFN */
	const BYTE* src,	/* Pointer to SFN */
	const WCHAR* lfn,	/* Pointer to LFN */
	UINT seq			/* Sequence number */
)
{
 8019b30:	b580      	push	{r7, lr}
 8019b32:	b08c      	sub	sp, #48	; 0x30
 8019b34:	af00      	add	r7, sp, #0
 8019b36:	60f8      	str	r0, [r7, #12]
 8019b38:	60b9      	str	r1, [r7, #8]
 8019b3a:	607a      	str	r2, [r7, #4]
 8019b3c:	603b      	str	r3, [r7, #0]
	UINT i, j;
	WCHAR wc;
	DWORD sr;


	mem_cpy(dst, src, 11);
 8019b3e:	220b      	movs	r2, #11
 8019b40:	68b9      	ldr	r1, [r7, #8]
 8019b42:	68f8      	ldr	r0, [r7, #12]
 8019b44:	f7fe ff44 	bl	80189d0 <mem_cpy>

	if (seq > 5) {	/* In case of many collisions, generate a hash number instead of sequential number */
 8019b48:	683b      	ldr	r3, [r7, #0]
 8019b4a:	2b05      	cmp	r3, #5
 8019b4c:	d92b      	bls.n	8019ba6 <gen_numname+0x76>
		sr = seq;
 8019b4e:	683b      	ldr	r3, [r7, #0]
 8019b50:	61fb      	str	r3, [r7, #28]
		while (*lfn) {	/* Create a CRC */
 8019b52:	e022      	b.n	8019b9a <gen_numname+0x6a>
			wc = *lfn++;
 8019b54:	687b      	ldr	r3, [r7, #4]
 8019b56:	1c9a      	adds	r2, r3, #2
 8019b58:	607a      	str	r2, [r7, #4]
 8019b5a:	881b      	ldrh	r3, [r3, #0]
 8019b5c:	847b      	strh	r3, [r7, #34]	; 0x22
			for (i = 0; i < 16; i++) {
 8019b5e:	2300      	movs	r3, #0
 8019b60:	62bb      	str	r3, [r7, #40]	; 0x28
 8019b62:	e017      	b.n	8019b94 <gen_numname+0x64>
				sr = (sr << 1) + (wc & 1);
 8019b64:	69fb      	ldr	r3, [r7, #28]
 8019b66:	005a      	lsls	r2, r3, #1
 8019b68:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8019b6a:	f003 0301 	and.w	r3, r3, #1
 8019b6e:	4413      	add	r3, r2
 8019b70:	61fb      	str	r3, [r7, #28]
				wc >>= 1;
 8019b72:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8019b74:	085b      	lsrs	r3, r3, #1
 8019b76:	847b      	strh	r3, [r7, #34]	; 0x22
				if (sr & 0x10000) sr ^= 0x11021;
 8019b78:	69fb      	ldr	r3, [r7, #28]
 8019b7a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8019b7e:	2b00      	cmp	r3, #0
 8019b80:	d005      	beq.n	8019b8e <gen_numname+0x5e>
 8019b82:	69fb      	ldr	r3, [r7, #28]
 8019b84:	f483 3388 	eor.w	r3, r3, #69632	; 0x11000
 8019b88:	f083 0321 	eor.w	r3, r3, #33	; 0x21
 8019b8c:	61fb      	str	r3, [r7, #28]
			for (i = 0; i < 16; i++) {
 8019b8e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8019b90:	3301      	adds	r3, #1
 8019b92:	62bb      	str	r3, [r7, #40]	; 0x28
 8019b94:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8019b96:	2b0f      	cmp	r3, #15
 8019b98:	d9e4      	bls.n	8019b64 <gen_numname+0x34>
		while (*lfn) {	/* Create a CRC */
 8019b9a:	687b      	ldr	r3, [r7, #4]
 8019b9c:	881b      	ldrh	r3, [r3, #0]
 8019b9e:	2b00      	cmp	r3, #0
 8019ba0:	d1d8      	bne.n	8019b54 <gen_numname+0x24>
			}
		}
		seq = (UINT)sr;
 8019ba2:	69fb      	ldr	r3, [r7, #28]
 8019ba4:	603b      	str	r3, [r7, #0]
	}

	/* itoa (hexdecimal) */
	i = 7;
 8019ba6:	2307      	movs	r3, #7
 8019ba8:	62bb      	str	r3, [r7, #40]	; 0x28
	do {
		c = (BYTE)((seq % 16) + '0');
 8019baa:	683b      	ldr	r3, [r7, #0]
 8019bac:	b2db      	uxtb	r3, r3
 8019bae:	f003 030f 	and.w	r3, r3, #15
 8019bb2:	b2db      	uxtb	r3, r3
 8019bb4:	3330      	adds	r3, #48	; 0x30
 8019bb6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if (c > '9') c += 7;
 8019bba:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8019bbe:	2b39      	cmp	r3, #57	; 0x39
 8019bc0:	d904      	bls.n	8019bcc <gen_numname+0x9c>
 8019bc2:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8019bc6:	3307      	adds	r3, #7
 8019bc8:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		ns[i--] = c;
 8019bcc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8019bce:	1e5a      	subs	r2, r3, #1
 8019bd0:	62ba      	str	r2, [r7, #40]	; 0x28
 8019bd2:	3330      	adds	r3, #48	; 0x30
 8019bd4:	443b      	add	r3, r7
 8019bd6:	f897 202f 	ldrb.w	r2, [r7, #47]	; 0x2f
 8019bda:	f803 2c1c 	strb.w	r2, [r3, #-28]
		seq /= 16;
 8019bde:	683b      	ldr	r3, [r7, #0]
 8019be0:	091b      	lsrs	r3, r3, #4
 8019be2:	603b      	str	r3, [r7, #0]
	} while (seq);
 8019be4:	683b      	ldr	r3, [r7, #0]
 8019be6:	2b00      	cmp	r3, #0
 8019be8:	d1df      	bne.n	8019baa <gen_numname+0x7a>
	ns[i] = '~';
 8019bea:	f107 0214 	add.w	r2, r7, #20
 8019bee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8019bf0:	4413      	add	r3, r2
 8019bf2:	227e      	movs	r2, #126	; 0x7e
 8019bf4:	701a      	strb	r2, [r3, #0]

	/* Append the number */
	for (j = 0; j < i && dst[j] != ' '; j++) {
 8019bf6:	2300      	movs	r3, #0
 8019bf8:	627b      	str	r3, [r7, #36]	; 0x24
 8019bfa:	e002      	b.n	8019c02 <gen_numname+0xd2>
 8019bfc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8019bfe:	3301      	adds	r3, #1
 8019c00:	627b      	str	r3, [r7, #36]	; 0x24
 8019c02:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8019c04:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8019c06:	429a      	cmp	r2, r3
 8019c08:	d205      	bcs.n	8019c16 <gen_numname+0xe6>
 8019c0a:	68fa      	ldr	r2, [r7, #12]
 8019c0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8019c0e:	4413      	add	r3, r2
 8019c10:	781b      	ldrb	r3, [r3, #0]
 8019c12:	2b20      	cmp	r3, #32
 8019c14:	d1f2      	bne.n	8019bfc <gen_numname+0xcc>
			if (j == i - 1) break;
			j++;
		}
	}
	do {
		dst[j++] = (i < 8) ? ns[i++] : ' ';
 8019c16:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8019c18:	2b07      	cmp	r3, #7
 8019c1a:	d807      	bhi.n	8019c2c <gen_numname+0xfc>
 8019c1c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8019c1e:	1c5a      	adds	r2, r3, #1
 8019c20:	62ba      	str	r2, [r7, #40]	; 0x28
 8019c22:	3330      	adds	r3, #48	; 0x30
 8019c24:	443b      	add	r3, r7
 8019c26:	f813 1c1c 	ldrb.w	r1, [r3, #-28]
 8019c2a:	e000      	b.n	8019c2e <gen_numname+0xfe>
 8019c2c:	2120      	movs	r1, #32
 8019c2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8019c30:	1c5a      	adds	r2, r3, #1
 8019c32:	627a      	str	r2, [r7, #36]	; 0x24
 8019c34:	68fa      	ldr	r2, [r7, #12]
 8019c36:	4413      	add	r3, r2
 8019c38:	460a      	mov	r2, r1
 8019c3a:	701a      	strb	r2, [r3, #0]
	} while (j < 8);
 8019c3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8019c3e:	2b07      	cmp	r3, #7
 8019c40:	d9e9      	bls.n	8019c16 <gen_numname+0xe6>
}
 8019c42:	bf00      	nop
 8019c44:	bf00      	nop
 8019c46:	3730      	adds	r7, #48	; 0x30
 8019c48:	46bd      	mov	sp, r7
 8019c4a:	bd80      	pop	{r7, pc}

08019c4c <sum_sfn>:

static
BYTE sum_sfn (
	const BYTE* dir		/* Pointer to the SFN entry */
)
{
 8019c4c:	b480      	push	{r7}
 8019c4e:	b085      	sub	sp, #20
 8019c50:	af00      	add	r7, sp, #0
 8019c52:	6078      	str	r0, [r7, #4]
	BYTE sum = 0;
 8019c54:	2300      	movs	r3, #0
 8019c56:	73fb      	strb	r3, [r7, #15]
	UINT n = 11;
 8019c58:	230b      	movs	r3, #11
 8019c5a:	60bb      	str	r3, [r7, #8]

	do {
		sum = (sum >> 1) + (sum << 7) + *dir++;
 8019c5c:	7bfb      	ldrb	r3, [r7, #15]
 8019c5e:	b2da      	uxtb	r2, r3
 8019c60:	0852      	lsrs	r2, r2, #1
 8019c62:	01db      	lsls	r3, r3, #7
 8019c64:	4313      	orrs	r3, r2
 8019c66:	b2da      	uxtb	r2, r3
 8019c68:	687b      	ldr	r3, [r7, #4]
 8019c6a:	1c59      	adds	r1, r3, #1
 8019c6c:	6079      	str	r1, [r7, #4]
 8019c6e:	781b      	ldrb	r3, [r3, #0]
 8019c70:	4413      	add	r3, r2
 8019c72:	73fb      	strb	r3, [r7, #15]
	} while (--n);
 8019c74:	68bb      	ldr	r3, [r7, #8]
 8019c76:	3b01      	subs	r3, #1
 8019c78:	60bb      	str	r3, [r7, #8]
 8019c7a:	68bb      	ldr	r3, [r7, #8]
 8019c7c:	2b00      	cmp	r3, #0
 8019c7e:	d1ed      	bne.n	8019c5c <sum_sfn+0x10>
	return sum;
 8019c80:	7bfb      	ldrb	r3, [r7, #15]
}
 8019c82:	4618      	mov	r0, r3
 8019c84:	3714      	adds	r7, #20
 8019c86:	46bd      	mov	sp, r7
 8019c88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019c8c:	4770      	bx	lr

08019c8e <dir_read>:
static
FRESULT dir_read (
	DIR* dp,		/* Pointer to the directory object */
	int vol			/* Filtered by 0:file/directory or 1:volume label */
)
{
 8019c8e:	b580      	push	{r7, lr}
 8019c90:	b086      	sub	sp, #24
 8019c92:	af00      	add	r7, sp, #0
 8019c94:	6078      	str	r0, [r7, #4]
 8019c96:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_NO_FILE;
 8019c98:	2304      	movs	r3, #4
 8019c9a:	75fb      	strb	r3, [r7, #23]
	FATFS *fs = dp->obj.fs;
 8019c9c:	687b      	ldr	r3, [r7, #4]
 8019c9e:	681b      	ldr	r3, [r3, #0]
 8019ca0:	613b      	str	r3, [r7, #16]
	BYTE a, c;
#if _USE_LFN != 0
	BYTE ord = 0xFF, sum = 0xFF;
 8019ca2:	23ff      	movs	r3, #255	; 0xff
 8019ca4:	757b      	strb	r3, [r7, #21]
 8019ca6:	23ff      	movs	r3, #255	; 0xff
 8019ca8:	753b      	strb	r3, [r7, #20]
#endif

	while (dp->sect) {
 8019caa:	e081      	b.n	8019db0 <dir_read+0x122>
		res = move_window(fs, dp->sect);
 8019cac:	687b      	ldr	r3, [r7, #4]
 8019cae:	69db      	ldr	r3, [r3, #28]
 8019cb0:	4619      	mov	r1, r3
 8019cb2:	6938      	ldr	r0, [r7, #16]
 8019cb4:	f7ff f8ba 	bl	8018e2c <move_window>
 8019cb8:	4603      	mov	r3, r0
 8019cba:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 8019cbc:	7dfb      	ldrb	r3, [r7, #23]
 8019cbe:	2b00      	cmp	r3, #0
 8019cc0:	d17c      	bne.n	8019dbc <dir_read+0x12e>
		c = dp->dir[DIR_Name];	/* Test for the entry type */
 8019cc2:	687b      	ldr	r3, [r7, #4]
 8019cc4:	6a1b      	ldr	r3, [r3, #32]
 8019cc6:	781b      	ldrb	r3, [r3, #0]
 8019cc8:	75bb      	strb	r3, [r7, #22]
		if (c == 0) {
 8019cca:	7dbb      	ldrb	r3, [r7, #22]
 8019ccc:	2b00      	cmp	r3, #0
 8019cce:	d102      	bne.n	8019cd6 <dir_read+0x48>
			res = FR_NO_FILE; break; /* Reached to end of the directory */
 8019cd0:	2304      	movs	r3, #4
 8019cd2:	75fb      	strb	r3, [r7, #23]
 8019cd4:	e077      	b.n	8019dc6 <dir_read+0x138>
				}
			}
		} else
#endif
		{	/* On the FAT12/16/32 volume */
			dp->obj.attr = a = dp->dir[DIR_Attr] & AM_MASK;	/* Get attribute */
 8019cd6:	687b      	ldr	r3, [r7, #4]
 8019cd8:	6a1b      	ldr	r3, [r3, #32]
 8019cda:	330b      	adds	r3, #11
 8019cdc:	781b      	ldrb	r3, [r3, #0]
 8019cde:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8019ce2:	73fb      	strb	r3, [r7, #15]
 8019ce4:	687b      	ldr	r3, [r7, #4]
 8019ce6:	7bfa      	ldrb	r2, [r7, #15]
 8019ce8:	719a      	strb	r2, [r3, #6]
#if _USE_LFN != 0	/* LFN configuration */
			if (c == DDEM || c == '.' || (int)((a & ~AM_ARC) == AM_VOL) != vol) {	/* An entry without valid data */
 8019cea:	7dbb      	ldrb	r3, [r7, #22]
 8019cec:	2be5      	cmp	r3, #229	; 0xe5
 8019cee:	d00e      	beq.n	8019d0e <dir_read+0x80>
 8019cf0:	7dbb      	ldrb	r3, [r7, #22]
 8019cf2:	2b2e      	cmp	r3, #46	; 0x2e
 8019cf4:	d00b      	beq.n	8019d0e <dir_read+0x80>
 8019cf6:	7bfb      	ldrb	r3, [r7, #15]
 8019cf8:	f023 0320 	bic.w	r3, r3, #32
 8019cfc:	2b08      	cmp	r3, #8
 8019cfe:	bf0c      	ite	eq
 8019d00:	2301      	moveq	r3, #1
 8019d02:	2300      	movne	r3, #0
 8019d04:	b2db      	uxtb	r3, r3
 8019d06:	461a      	mov	r2, r3
 8019d08:	683b      	ldr	r3, [r7, #0]
 8019d0a:	4293      	cmp	r3, r2
 8019d0c:	d002      	beq.n	8019d14 <dir_read+0x86>
				ord = 0xFF;
 8019d0e:	23ff      	movs	r3, #255	; 0xff
 8019d10:	757b      	strb	r3, [r7, #21]
 8019d12:	e044      	b.n	8019d9e <dir_read+0x110>
			} else {
				if (a == AM_LFN) {			/* An LFN entry is found */
 8019d14:	7bfb      	ldrb	r3, [r7, #15]
 8019d16:	2b0f      	cmp	r3, #15
 8019d18:	d12f      	bne.n	8019d7a <dir_read+0xec>
					if (c & LLEF) {			/* Is it start of an LFN sequence? */
 8019d1a:	7dbb      	ldrb	r3, [r7, #22]
 8019d1c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8019d20:	2b00      	cmp	r3, #0
 8019d22:	d00d      	beq.n	8019d40 <dir_read+0xb2>
						sum = dp->dir[LDIR_Chksum];
 8019d24:	687b      	ldr	r3, [r7, #4]
 8019d26:	6a1b      	ldr	r3, [r3, #32]
 8019d28:	7b5b      	ldrb	r3, [r3, #13]
 8019d2a:	753b      	strb	r3, [r7, #20]
						c &= (BYTE)~LLEF; ord = c;
 8019d2c:	7dbb      	ldrb	r3, [r7, #22]
 8019d2e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8019d32:	75bb      	strb	r3, [r7, #22]
 8019d34:	7dbb      	ldrb	r3, [r7, #22]
 8019d36:	757b      	strb	r3, [r7, #21]
						dp->blk_ofs = dp->dptr;
 8019d38:	687b      	ldr	r3, [r7, #4]
 8019d3a:	695a      	ldr	r2, [r3, #20]
 8019d3c:	687b      	ldr	r3, [r7, #4]
 8019d3e:	631a      	str	r2, [r3, #48]	; 0x30
					}
					/* Check LFN validity and capture it */
					ord = (c == ord && sum == dp->dir[LDIR_Chksum] && pick_lfn(fs->lfnbuf, dp->dir)) ? ord - 1 : 0xFF;
 8019d40:	7dba      	ldrb	r2, [r7, #22]
 8019d42:	7d7b      	ldrb	r3, [r7, #21]
 8019d44:	429a      	cmp	r2, r3
 8019d46:	d115      	bne.n	8019d74 <dir_read+0xe6>
 8019d48:	687b      	ldr	r3, [r7, #4]
 8019d4a:	6a1b      	ldr	r3, [r3, #32]
 8019d4c:	330d      	adds	r3, #13
 8019d4e:	781b      	ldrb	r3, [r3, #0]
 8019d50:	7d3a      	ldrb	r2, [r7, #20]
 8019d52:	429a      	cmp	r2, r3
 8019d54:	d10e      	bne.n	8019d74 <dir_read+0xe6>
 8019d56:	693b      	ldr	r3, [r7, #16]
 8019d58:	68da      	ldr	r2, [r3, #12]
 8019d5a:	687b      	ldr	r3, [r7, #4]
 8019d5c:	6a1b      	ldr	r3, [r3, #32]
 8019d5e:	4619      	mov	r1, r3
 8019d60:	4610      	mov	r0, r2
 8019d62:	f7ff fe19 	bl	8019998 <pick_lfn>
 8019d66:	4603      	mov	r3, r0
 8019d68:	2b00      	cmp	r3, #0
 8019d6a:	d003      	beq.n	8019d74 <dir_read+0xe6>
 8019d6c:	7d7b      	ldrb	r3, [r7, #21]
 8019d6e:	3b01      	subs	r3, #1
 8019d70:	b2db      	uxtb	r3, r3
 8019d72:	e000      	b.n	8019d76 <dir_read+0xe8>
 8019d74:	23ff      	movs	r3, #255	; 0xff
 8019d76:	757b      	strb	r3, [r7, #21]
 8019d78:	e011      	b.n	8019d9e <dir_read+0x110>
				} else {					/* An SFN entry is found */
					if (ord || sum != sum_sfn(dp->dir)) {	/* Is there a valid LFN? */
 8019d7a:	7d7b      	ldrb	r3, [r7, #21]
 8019d7c:	2b00      	cmp	r3, #0
 8019d7e:	d109      	bne.n	8019d94 <dir_read+0x106>
 8019d80:	687b      	ldr	r3, [r7, #4]
 8019d82:	6a1b      	ldr	r3, [r3, #32]
 8019d84:	4618      	mov	r0, r3
 8019d86:	f7ff ff61 	bl	8019c4c <sum_sfn>
 8019d8a:	4603      	mov	r3, r0
 8019d8c:	461a      	mov	r2, r3
 8019d8e:	7d3b      	ldrb	r3, [r7, #20]
 8019d90:	4293      	cmp	r3, r2
 8019d92:	d015      	beq.n	8019dc0 <dir_read+0x132>
						dp->blk_ofs = 0xFFFFFFFF;			/* It has no LFN. */
 8019d94:	687b      	ldr	r3, [r7, #4]
 8019d96:	f04f 32ff 	mov.w	r2, #4294967295
 8019d9a:	631a      	str	r2, [r3, #48]	; 0x30
					}
					break;
 8019d9c:	e010      	b.n	8019dc0 <dir_read+0x132>
			if (c != DDEM && c != '.' && a != AM_LFN && (int)((a & ~AM_ARC) == AM_VOL) == vol) {	/* Is it a valid entry? */
				break;
			}
#endif
		}
		res = dir_next(dp, 0);		/* Next entry */
 8019d9e:	2100      	movs	r1, #0
 8019da0:	6878      	ldr	r0, [r7, #4]
 8019da2:	f7ff fc3e 	bl	8019622 <dir_next>
 8019da6:	4603      	mov	r3, r0
 8019da8:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 8019daa:	7dfb      	ldrb	r3, [r7, #23]
 8019dac:	2b00      	cmp	r3, #0
 8019dae:	d109      	bne.n	8019dc4 <dir_read+0x136>
	while (dp->sect) {
 8019db0:	687b      	ldr	r3, [r7, #4]
 8019db2:	69db      	ldr	r3, [r3, #28]
 8019db4:	2b00      	cmp	r3, #0
 8019db6:	f47f af79 	bne.w	8019cac <dir_read+0x1e>
 8019dba:	e004      	b.n	8019dc6 <dir_read+0x138>
		if (res != FR_OK) break;
 8019dbc:	bf00      	nop
 8019dbe:	e002      	b.n	8019dc6 <dir_read+0x138>
					break;
 8019dc0:	bf00      	nop
 8019dc2:	e000      	b.n	8019dc6 <dir_read+0x138>
		if (res != FR_OK) break;
 8019dc4:	bf00      	nop
	}

	if (res != FR_OK) dp->sect = 0;		/* Terminate the read operation on error or EOT */
 8019dc6:	7dfb      	ldrb	r3, [r7, #23]
 8019dc8:	2b00      	cmp	r3, #0
 8019dca:	d002      	beq.n	8019dd2 <dir_read+0x144>
 8019dcc:	687b      	ldr	r3, [r7, #4]
 8019dce:	2200      	movs	r2, #0
 8019dd0:	61da      	str	r2, [r3, #28]
	return res;
 8019dd2:	7dfb      	ldrb	r3, [r7, #23]
}
 8019dd4:	4618      	mov	r0, r3
 8019dd6:	3718      	adds	r7, #24
 8019dd8:	46bd      	mov	sp, r7
 8019dda:	bd80      	pop	{r7, pc}

08019ddc <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 8019ddc:	b580      	push	{r7, lr}
 8019dde:	b086      	sub	sp, #24
 8019de0:	af00      	add	r7, sp, #0
 8019de2:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 8019de4:	687b      	ldr	r3, [r7, #4]
 8019de6:	681b      	ldr	r3, [r3, #0]
 8019de8:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 8019dea:	2100      	movs	r1, #0
 8019dec:	6878      	ldr	r0, [r7, #4]
 8019dee:	f7ff fb9d 	bl	801952c <dir_sdi>
 8019df2:	4603      	mov	r3, r0
 8019df4:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 8019df6:	7dfb      	ldrb	r3, [r7, #23]
 8019df8:	2b00      	cmp	r3, #0
 8019dfa:	d001      	beq.n	8019e00 <dir_find+0x24>
 8019dfc:	7dfb      	ldrb	r3, [r7, #23]
 8019dfe:	e0a9      	b.n	8019f54 <dir_find+0x178>
		return res;
	}
#endif
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 8019e00:	23ff      	movs	r3, #255	; 0xff
 8019e02:	753b      	strb	r3, [r7, #20]
 8019e04:	7d3b      	ldrb	r3, [r7, #20]
 8019e06:	757b      	strb	r3, [r7, #21]
 8019e08:	687b      	ldr	r3, [r7, #4]
 8019e0a:	f04f 32ff 	mov.w	r2, #4294967295
 8019e0e:	631a      	str	r2, [r3, #48]	; 0x30
#endif
	do {
		res = move_window(fs, dp->sect);
 8019e10:	687b      	ldr	r3, [r7, #4]
 8019e12:	69db      	ldr	r3, [r3, #28]
 8019e14:	4619      	mov	r1, r3
 8019e16:	6938      	ldr	r0, [r7, #16]
 8019e18:	f7ff f808 	bl	8018e2c <move_window>
 8019e1c:	4603      	mov	r3, r0
 8019e1e:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 8019e20:	7dfb      	ldrb	r3, [r7, #23]
 8019e22:	2b00      	cmp	r3, #0
 8019e24:	f040 8090 	bne.w	8019f48 <dir_find+0x16c>
		c = dp->dir[DIR_Name];
 8019e28:	687b      	ldr	r3, [r7, #4]
 8019e2a:	6a1b      	ldr	r3, [r3, #32]
 8019e2c:	781b      	ldrb	r3, [r3, #0]
 8019e2e:	75bb      	strb	r3, [r7, #22]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 8019e30:	7dbb      	ldrb	r3, [r7, #22]
 8019e32:	2b00      	cmp	r3, #0
 8019e34:	d102      	bne.n	8019e3c <dir_find+0x60>
 8019e36:	2304      	movs	r3, #4
 8019e38:	75fb      	strb	r3, [r7, #23]
 8019e3a:	e08a      	b.n	8019f52 <dir_find+0x176>
#if _USE_LFN != 0	/* LFN configuration */
		dp->obj.attr = a = dp->dir[DIR_Attr] & AM_MASK;
 8019e3c:	687b      	ldr	r3, [r7, #4]
 8019e3e:	6a1b      	ldr	r3, [r3, #32]
 8019e40:	330b      	adds	r3, #11
 8019e42:	781b      	ldrb	r3, [r3, #0]
 8019e44:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8019e48:	73fb      	strb	r3, [r7, #15]
 8019e4a:	687b      	ldr	r3, [r7, #4]
 8019e4c:	7bfa      	ldrb	r2, [r7, #15]
 8019e4e:	719a      	strb	r2, [r3, #6]
		if (c == DDEM || ((a & AM_VOL) && a != AM_LFN)) {	/* An entry without valid data */
 8019e50:	7dbb      	ldrb	r3, [r7, #22]
 8019e52:	2be5      	cmp	r3, #229	; 0xe5
 8019e54:	d007      	beq.n	8019e66 <dir_find+0x8a>
 8019e56:	7bfb      	ldrb	r3, [r7, #15]
 8019e58:	f003 0308 	and.w	r3, r3, #8
 8019e5c:	2b00      	cmp	r3, #0
 8019e5e:	d009      	beq.n	8019e74 <dir_find+0x98>
 8019e60:	7bfb      	ldrb	r3, [r7, #15]
 8019e62:	2b0f      	cmp	r3, #15
 8019e64:	d006      	beq.n	8019e74 <dir_find+0x98>
			ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 8019e66:	23ff      	movs	r3, #255	; 0xff
 8019e68:	757b      	strb	r3, [r7, #21]
 8019e6a:	687b      	ldr	r3, [r7, #4]
 8019e6c:	f04f 32ff 	mov.w	r2, #4294967295
 8019e70:	631a      	str	r2, [r3, #48]	; 0x30
 8019e72:	e05e      	b.n	8019f32 <dir_find+0x156>
		} else {
			if (a == AM_LFN) {			/* An LFN entry is found */
 8019e74:	7bfb      	ldrb	r3, [r7, #15]
 8019e76:	2b0f      	cmp	r3, #15
 8019e78:	d136      	bne.n	8019ee8 <dir_find+0x10c>
				if (!(dp->fn[NSFLAG] & NS_NOLFN)) {
 8019e7a:	687b      	ldr	r3, [r7, #4]
 8019e7c:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8019e80:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8019e84:	2b00      	cmp	r3, #0
 8019e86:	d154      	bne.n	8019f32 <dir_find+0x156>
					if (c & LLEF) {		/* Is it start of LFN sequence? */
 8019e88:	7dbb      	ldrb	r3, [r7, #22]
 8019e8a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8019e8e:	2b00      	cmp	r3, #0
 8019e90:	d00d      	beq.n	8019eae <dir_find+0xd2>
						sum = dp->dir[LDIR_Chksum];
 8019e92:	687b      	ldr	r3, [r7, #4]
 8019e94:	6a1b      	ldr	r3, [r3, #32]
 8019e96:	7b5b      	ldrb	r3, [r3, #13]
 8019e98:	753b      	strb	r3, [r7, #20]
						c &= (BYTE)~LLEF; ord = c;	/* LFN start order */
 8019e9a:	7dbb      	ldrb	r3, [r7, #22]
 8019e9c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8019ea0:	75bb      	strb	r3, [r7, #22]
 8019ea2:	7dbb      	ldrb	r3, [r7, #22]
 8019ea4:	757b      	strb	r3, [r7, #21]
						dp->blk_ofs = dp->dptr;	/* Start offset of LFN */
 8019ea6:	687b      	ldr	r3, [r7, #4]
 8019ea8:	695a      	ldr	r2, [r3, #20]
 8019eaa:	687b      	ldr	r3, [r7, #4]
 8019eac:	631a      	str	r2, [r3, #48]	; 0x30
					}
					/* Check validity of the LFN entry and compare it with given name */
					ord = (c == ord && sum == dp->dir[LDIR_Chksum] && cmp_lfn(fs->lfnbuf, dp->dir)) ? ord - 1 : 0xFF;
 8019eae:	7dba      	ldrb	r2, [r7, #22]
 8019eb0:	7d7b      	ldrb	r3, [r7, #21]
 8019eb2:	429a      	cmp	r2, r3
 8019eb4:	d115      	bne.n	8019ee2 <dir_find+0x106>
 8019eb6:	687b      	ldr	r3, [r7, #4]
 8019eb8:	6a1b      	ldr	r3, [r3, #32]
 8019eba:	330d      	adds	r3, #13
 8019ebc:	781b      	ldrb	r3, [r3, #0]
 8019ebe:	7d3a      	ldrb	r2, [r7, #20]
 8019ec0:	429a      	cmp	r2, r3
 8019ec2:	d10e      	bne.n	8019ee2 <dir_find+0x106>
 8019ec4:	693b      	ldr	r3, [r7, #16]
 8019ec6:	68da      	ldr	r2, [r3, #12]
 8019ec8:	687b      	ldr	r3, [r7, #4]
 8019eca:	6a1b      	ldr	r3, [r3, #32]
 8019ecc:	4619      	mov	r1, r3
 8019ece:	4610      	mov	r0, r2
 8019ed0:	f7ff fcf2 	bl	80198b8 <cmp_lfn>
 8019ed4:	4603      	mov	r3, r0
 8019ed6:	2b00      	cmp	r3, #0
 8019ed8:	d003      	beq.n	8019ee2 <dir_find+0x106>
 8019eda:	7d7b      	ldrb	r3, [r7, #21]
 8019edc:	3b01      	subs	r3, #1
 8019ede:	b2db      	uxtb	r3, r3
 8019ee0:	e000      	b.n	8019ee4 <dir_find+0x108>
 8019ee2:	23ff      	movs	r3, #255	; 0xff
 8019ee4:	757b      	strb	r3, [r7, #21]
 8019ee6:	e024      	b.n	8019f32 <dir_find+0x156>
				}
			} else {					/* An SFN entry is found */
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 8019ee8:	7d7b      	ldrb	r3, [r7, #21]
 8019eea:	2b00      	cmp	r3, #0
 8019eec:	d109      	bne.n	8019f02 <dir_find+0x126>
 8019eee:	687b      	ldr	r3, [r7, #4]
 8019ef0:	6a1b      	ldr	r3, [r3, #32]
 8019ef2:	4618      	mov	r0, r3
 8019ef4:	f7ff feaa 	bl	8019c4c <sum_sfn>
 8019ef8:	4603      	mov	r3, r0
 8019efa:	461a      	mov	r2, r3
 8019efc:	7d3b      	ldrb	r3, [r7, #20]
 8019efe:	4293      	cmp	r3, r2
 8019f00:	d024      	beq.n	8019f4c <dir_find+0x170>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 8019f02:	687b      	ldr	r3, [r7, #4]
 8019f04:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8019f08:	f003 0301 	and.w	r3, r3, #1
 8019f0c:	2b00      	cmp	r3, #0
 8019f0e:	d10a      	bne.n	8019f26 <dir_find+0x14a>
 8019f10:	687b      	ldr	r3, [r7, #4]
 8019f12:	6a18      	ldr	r0, [r3, #32]
 8019f14:	687b      	ldr	r3, [r7, #4]
 8019f16:	3324      	adds	r3, #36	; 0x24
 8019f18:	220b      	movs	r2, #11
 8019f1a:	4619      	mov	r1, r3
 8019f1c:	f7fe fd94 	bl	8018a48 <mem_cmp>
 8019f20:	4603      	mov	r3, r0
 8019f22:	2b00      	cmp	r3, #0
 8019f24:	d014      	beq.n	8019f50 <dir_find+0x174>
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 8019f26:	23ff      	movs	r3, #255	; 0xff
 8019f28:	757b      	strb	r3, [r7, #21]
 8019f2a:	687b      	ldr	r3, [r7, #4]
 8019f2c:	f04f 32ff 	mov.w	r2, #4294967295
 8019f30:	631a      	str	r2, [r3, #48]	; 0x30
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
#endif
		res = dir_next(dp, 0);	/* Next entry */
 8019f32:	2100      	movs	r1, #0
 8019f34:	6878      	ldr	r0, [r7, #4]
 8019f36:	f7ff fb74 	bl	8019622 <dir_next>
 8019f3a:	4603      	mov	r3, r0
 8019f3c:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 8019f3e:	7dfb      	ldrb	r3, [r7, #23]
 8019f40:	2b00      	cmp	r3, #0
 8019f42:	f43f af65 	beq.w	8019e10 <dir_find+0x34>
 8019f46:	e004      	b.n	8019f52 <dir_find+0x176>
		if (res != FR_OK) break;
 8019f48:	bf00      	nop
 8019f4a:	e002      	b.n	8019f52 <dir_find+0x176>
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 8019f4c:	bf00      	nop
 8019f4e:	e000      	b.n	8019f52 <dir_find+0x176>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 8019f50:	bf00      	nop

	return res;
 8019f52:	7dfb      	ldrb	r3, [r7, #23]
}
 8019f54:	4618      	mov	r0, r3
 8019f56:	3718      	adds	r7, #24
 8019f58:	46bd      	mov	sp, r7
 8019f5a:	bd80      	pop	{r7, pc}

08019f5c <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 8019f5c:	b580      	push	{r7, lr}
 8019f5e:	b08c      	sub	sp, #48	; 0x30
 8019f60:	af00      	add	r7, sp, #0
 8019f62:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 8019f64:	687b      	ldr	r3, [r7, #4]
 8019f66:	681b      	ldr	r3, [r3, #0]
 8019f68:	61fb      	str	r3, [r7, #28]
#if _USE_LFN != 0	/* LFN configuration */
	UINT n, nlen, nent;
	BYTE sn[12], sum;


	if (dp->fn[NSFLAG] & (NS_DOT | NS_NONAME)) return FR_INVALID_NAME;	/* Check name validity */
 8019f6a:	687b      	ldr	r3, [r7, #4]
 8019f6c:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8019f70:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 8019f74:	2b00      	cmp	r3, #0
 8019f76:	d001      	beq.n	8019f7c <dir_register+0x20>
 8019f78:	2306      	movs	r3, #6
 8019f7a:	e0e0      	b.n	801a13e <dir_register+0x1e2>
	for (nlen = 0; fs->lfnbuf[nlen]; nlen++) ;	/* Get lfn length */
 8019f7c:	2300      	movs	r3, #0
 8019f7e:	627b      	str	r3, [r7, #36]	; 0x24
 8019f80:	e002      	b.n	8019f88 <dir_register+0x2c>
 8019f82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8019f84:	3301      	adds	r3, #1
 8019f86:	627b      	str	r3, [r7, #36]	; 0x24
 8019f88:	69fb      	ldr	r3, [r7, #28]
 8019f8a:	68da      	ldr	r2, [r3, #12]
 8019f8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8019f8e:	005b      	lsls	r3, r3, #1
 8019f90:	4413      	add	r3, r2
 8019f92:	881b      	ldrh	r3, [r3, #0]
 8019f94:	2b00      	cmp	r3, #0
 8019f96:	d1f4      	bne.n	8019f82 <dir_register+0x26>
		create_xdir(fs->dirbuf, fs->lfnbuf);	/* Create on-memory directory block to be written later */
		return FR_OK;
	}
#endif
	/* On the FAT12/16/32 volume */
	mem_cpy(sn, dp->fn, 12);
 8019f98:	687b      	ldr	r3, [r7, #4]
 8019f9a:	f103 0124 	add.w	r1, r3, #36	; 0x24
 8019f9e:	f107 030c 	add.w	r3, r7, #12
 8019fa2:	220c      	movs	r2, #12
 8019fa4:	4618      	mov	r0, r3
 8019fa6:	f7fe fd13 	bl	80189d0 <mem_cpy>
	if (sn[NSFLAG] & NS_LOSS) {			/* When LFN is out of 8.3 format, generate a numbered name */
 8019faa:	7dfb      	ldrb	r3, [r7, #23]
 8019fac:	f003 0301 	and.w	r3, r3, #1
 8019fb0:	2b00      	cmp	r3, #0
 8019fb2:	d032      	beq.n	801a01a <dir_register+0xbe>
		dp->fn[NSFLAG] = NS_NOLFN;		/* Find only SFN */
 8019fb4:	687b      	ldr	r3, [r7, #4]
 8019fb6:	2240      	movs	r2, #64	; 0x40
 8019fb8:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
		for (n = 1; n < 100; n++) {
 8019fbc:	2301      	movs	r3, #1
 8019fbe:	62bb      	str	r3, [r7, #40]	; 0x28
 8019fc0:	e016      	b.n	8019ff0 <dir_register+0x94>
			gen_numname(dp->fn, sn, fs->lfnbuf, n);	/* Generate a numbered name */
 8019fc2:	687b      	ldr	r3, [r7, #4]
 8019fc4:	f103 0024 	add.w	r0, r3, #36	; 0x24
 8019fc8:	69fb      	ldr	r3, [r7, #28]
 8019fca:	68da      	ldr	r2, [r3, #12]
 8019fcc:	f107 010c 	add.w	r1, r7, #12
 8019fd0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8019fd2:	f7ff fdad 	bl	8019b30 <gen_numname>
			res = dir_find(dp);				/* Check if the name collides with existing SFN */
 8019fd6:	6878      	ldr	r0, [r7, #4]
 8019fd8:	f7ff ff00 	bl	8019ddc <dir_find>
 8019fdc:	4603      	mov	r3, r0
 8019fde:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			if (res != FR_OK) break;
 8019fe2:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8019fe6:	2b00      	cmp	r3, #0
 8019fe8:	d106      	bne.n	8019ff8 <dir_register+0x9c>
		for (n = 1; n < 100; n++) {
 8019fea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8019fec:	3301      	adds	r3, #1
 8019fee:	62bb      	str	r3, [r7, #40]	; 0x28
 8019ff0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8019ff2:	2b63      	cmp	r3, #99	; 0x63
 8019ff4:	d9e5      	bls.n	8019fc2 <dir_register+0x66>
 8019ff6:	e000      	b.n	8019ffa <dir_register+0x9e>
			if (res != FR_OK) break;
 8019ff8:	bf00      	nop
		}
		if (n == 100) return FR_DENIED;		/* Abort if too many collisions */
 8019ffa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8019ffc:	2b64      	cmp	r3, #100	; 0x64
 8019ffe:	d101      	bne.n	801a004 <dir_register+0xa8>
 801a000:	2307      	movs	r3, #7
 801a002:	e09c      	b.n	801a13e <dir_register+0x1e2>
		if (res != FR_NO_FILE) return res;	/* Abort if the result is other than 'not collided' */
 801a004:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 801a008:	2b04      	cmp	r3, #4
 801a00a:	d002      	beq.n	801a012 <dir_register+0xb6>
 801a00c:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 801a010:	e095      	b.n	801a13e <dir_register+0x1e2>
		dp->fn[NSFLAG] = sn[NSFLAG];
 801a012:	7dfa      	ldrb	r2, [r7, #23]
 801a014:	687b      	ldr	r3, [r7, #4]
 801a016:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
	}

	/* Create an SFN with/without LFNs. */
	nent = (sn[NSFLAG] & NS_LFN) ? (nlen + 12) / 13 + 1 : 1;	/* Number of entries to allocate */
 801a01a:	7dfb      	ldrb	r3, [r7, #23]
 801a01c:	f003 0302 	and.w	r3, r3, #2
 801a020:	2b00      	cmp	r3, #0
 801a022:	d007      	beq.n	801a034 <dir_register+0xd8>
 801a024:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801a026:	330c      	adds	r3, #12
 801a028:	4a47      	ldr	r2, [pc, #284]	; (801a148 <dir_register+0x1ec>)
 801a02a:	fba2 2303 	umull	r2, r3, r2, r3
 801a02e:	089b      	lsrs	r3, r3, #2
 801a030:	3301      	adds	r3, #1
 801a032:	e000      	b.n	801a036 <dir_register+0xda>
 801a034:	2301      	movs	r3, #1
 801a036:	623b      	str	r3, [r7, #32]
	res = dir_alloc(dp, nent);		/* Allocate entries */
 801a038:	6a39      	ldr	r1, [r7, #32]
 801a03a:	6878      	ldr	r0, [r7, #4]
 801a03c:	f7ff fbb6 	bl	80197ac <dir_alloc>
 801a040:	4603      	mov	r3, r0
 801a042:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	if (res == FR_OK && --nent) {	/* Set LFN entry if needed */
 801a046:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 801a04a:	2b00      	cmp	r3, #0
 801a04c:	d148      	bne.n	801a0e0 <dir_register+0x184>
 801a04e:	6a3b      	ldr	r3, [r7, #32]
 801a050:	3b01      	subs	r3, #1
 801a052:	623b      	str	r3, [r7, #32]
 801a054:	6a3b      	ldr	r3, [r7, #32]
 801a056:	2b00      	cmp	r3, #0
 801a058:	d042      	beq.n	801a0e0 <dir_register+0x184>
		res = dir_sdi(dp, dp->dptr - nent * SZDIRE);
 801a05a:	687b      	ldr	r3, [r7, #4]
 801a05c:	695a      	ldr	r2, [r3, #20]
 801a05e:	6a3b      	ldr	r3, [r7, #32]
 801a060:	015b      	lsls	r3, r3, #5
 801a062:	1ad3      	subs	r3, r2, r3
 801a064:	4619      	mov	r1, r3
 801a066:	6878      	ldr	r0, [r7, #4]
 801a068:	f7ff fa60 	bl	801952c <dir_sdi>
 801a06c:	4603      	mov	r3, r0
 801a06e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if (res == FR_OK) {
 801a072:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 801a076:	2b00      	cmp	r3, #0
 801a078:	d132      	bne.n	801a0e0 <dir_register+0x184>
			sum = sum_sfn(dp->fn);	/* Checksum value of the SFN tied to the LFN */
 801a07a:	687b      	ldr	r3, [r7, #4]
 801a07c:	3324      	adds	r3, #36	; 0x24
 801a07e:	4618      	mov	r0, r3
 801a080:	f7ff fde4 	bl	8019c4c <sum_sfn>
 801a084:	4603      	mov	r3, r0
 801a086:	76fb      	strb	r3, [r7, #27]
			do {					/* Store LFN entries in bottom first */
				res = move_window(fs, dp->sect);
 801a088:	687b      	ldr	r3, [r7, #4]
 801a08a:	69db      	ldr	r3, [r3, #28]
 801a08c:	4619      	mov	r1, r3
 801a08e:	69f8      	ldr	r0, [r7, #28]
 801a090:	f7fe fecc 	bl	8018e2c <move_window>
 801a094:	4603      	mov	r3, r0
 801a096:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				if (res != FR_OK) break;
 801a09a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 801a09e:	2b00      	cmp	r3, #0
 801a0a0:	d11d      	bne.n	801a0de <dir_register+0x182>
				put_lfn(fs->lfnbuf, dp->dir, (BYTE)nent, sum);
 801a0a2:	69fb      	ldr	r3, [r7, #28]
 801a0a4:	68d8      	ldr	r0, [r3, #12]
 801a0a6:	687b      	ldr	r3, [r7, #4]
 801a0a8:	6a19      	ldr	r1, [r3, #32]
 801a0aa:	6a3b      	ldr	r3, [r7, #32]
 801a0ac:	b2da      	uxtb	r2, r3
 801a0ae:	7efb      	ldrb	r3, [r7, #27]
 801a0b0:	f7ff fcd6 	bl	8019a60 <put_lfn>
				fs->wflag = 1;
 801a0b4:	69fb      	ldr	r3, [r7, #28]
 801a0b6:	2201      	movs	r2, #1
 801a0b8:	70da      	strb	r2, [r3, #3]
				res = dir_next(dp, 0);	/* Next entry */
 801a0ba:	2100      	movs	r1, #0
 801a0bc:	6878      	ldr	r0, [r7, #4]
 801a0be:	f7ff fab0 	bl	8019622 <dir_next>
 801a0c2:	4603      	mov	r3, r0
 801a0c4:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			} while (res == FR_OK && --nent);
 801a0c8:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 801a0cc:	2b00      	cmp	r3, #0
 801a0ce:	d107      	bne.n	801a0e0 <dir_register+0x184>
 801a0d0:	6a3b      	ldr	r3, [r7, #32]
 801a0d2:	3b01      	subs	r3, #1
 801a0d4:	623b      	str	r3, [r7, #32]
 801a0d6:	6a3b      	ldr	r3, [r7, #32]
 801a0d8:	2b00      	cmp	r3, #0
 801a0da:	d1d5      	bne.n	801a088 <dir_register+0x12c>
 801a0dc:	e000      	b.n	801a0e0 <dir_register+0x184>
				if (res != FR_OK) break;
 801a0de:	bf00      	nop
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 801a0e0:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 801a0e4:	2b00      	cmp	r3, #0
 801a0e6:	d128      	bne.n	801a13a <dir_register+0x1de>
		res = move_window(fs, dp->sect);
 801a0e8:	687b      	ldr	r3, [r7, #4]
 801a0ea:	69db      	ldr	r3, [r3, #28]
 801a0ec:	4619      	mov	r1, r3
 801a0ee:	69f8      	ldr	r0, [r7, #28]
 801a0f0:	f7fe fe9c 	bl	8018e2c <move_window>
 801a0f4:	4603      	mov	r3, r0
 801a0f6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if (res == FR_OK) {
 801a0fa:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 801a0fe:	2b00      	cmp	r3, #0
 801a100:	d11b      	bne.n	801a13a <dir_register+0x1de>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 801a102:	687b      	ldr	r3, [r7, #4]
 801a104:	6a1b      	ldr	r3, [r3, #32]
 801a106:	2220      	movs	r2, #32
 801a108:	2100      	movs	r1, #0
 801a10a:	4618      	mov	r0, r3
 801a10c:	f7fe fc81 	bl	8018a12 <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 801a110:	687b      	ldr	r3, [r7, #4]
 801a112:	6a18      	ldr	r0, [r3, #32]
 801a114:	687b      	ldr	r3, [r7, #4]
 801a116:	3324      	adds	r3, #36	; 0x24
 801a118:	220b      	movs	r2, #11
 801a11a:	4619      	mov	r1, r3
 801a11c:	f7fe fc58 	bl	80189d0 <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
 801a120:	687b      	ldr	r3, [r7, #4]
 801a122:	f893 202f 	ldrb.w	r2, [r3, #47]	; 0x2f
 801a126:	687b      	ldr	r3, [r7, #4]
 801a128:	6a1b      	ldr	r3, [r3, #32]
 801a12a:	330c      	adds	r3, #12
 801a12c:	f002 0218 	and.w	r2, r2, #24
 801a130:	b2d2      	uxtb	r2, r2
 801a132:	701a      	strb	r2, [r3, #0]
#endif
			fs->wflag = 1;
 801a134:	69fb      	ldr	r3, [r7, #28]
 801a136:	2201      	movs	r2, #1
 801a138:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 801a13a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 801a13e:	4618      	mov	r0, r3
 801a140:	3730      	adds	r7, #48	; 0x30
 801a142:	46bd      	mov	sp, r7
 801a144:	bd80      	pop	{r7, pc}
 801a146:	bf00      	nop
 801a148:	4ec4ec4f 	.word	0x4ec4ec4f

0801a14c <get_fileinfo>:
static
void get_fileinfo (		/* No return code */
	DIR* dp,			/* Pointer to the directory object */
	FILINFO* fno	 	/* Pointer to the file information to be filled */
)
{
 801a14c:	b580      	push	{r7, lr}
 801a14e:	b088      	sub	sp, #32
 801a150:	af00      	add	r7, sp, #0
 801a152:	6078      	str	r0, [r7, #4]
 801a154:	6039      	str	r1, [r7, #0]
	UINT i, j;
	TCHAR c;
	DWORD tm;
#if _USE_LFN != 0
	WCHAR w, lfv;
	FATFS *fs = dp->obj.fs;
 801a156:	687b      	ldr	r3, [r7, #4]
 801a158:	681b      	ldr	r3, [r3, #0]
 801a15a:	613b      	str	r3, [r7, #16]
#endif


	fno->fname[0] = 0;		/* Invaidate file info */
 801a15c:	683b      	ldr	r3, [r7, #0]
 801a15e:	2200      	movs	r2, #0
 801a160:	759a      	strb	r2, [r3, #22]
	if (!dp->sect) return;	/* Exit if read pointer has reached end of directory */
 801a162:	687b      	ldr	r3, [r7, #4]
 801a164:	69db      	ldr	r3, [r3, #28]
 801a166:	2b00      	cmp	r3, #0
 801a168:	f000 80c9 	beq.w	801a2fe <get_fileinfo+0x1b2>
		get_xdir_info(fs->dirbuf, fno);
		return;
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		if (dp->blk_ofs != 0xFFFFFFFF) {	/* Get LFN if available */
 801a16c:	687b      	ldr	r3, [r7, #4]
 801a16e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801a170:	f1b3 3fff 	cmp.w	r3, #4294967295
 801a174:	d032      	beq.n	801a1dc <get_fileinfo+0x90>
			i = j = 0;
 801a176:	2300      	movs	r3, #0
 801a178:	61bb      	str	r3, [r7, #24]
 801a17a:	69bb      	ldr	r3, [r7, #24]
 801a17c:	61fb      	str	r3, [r7, #28]
			while ((w = fs->lfnbuf[j++]) != 0) {	/* Get an LFN character */
 801a17e:	e01b      	b.n	801a1b8 <get_fileinfo+0x6c>
#if !_LFN_UNICODE
				w = ff_convert(w, 0);		/* Unicode -> OEM */
 801a180:	89fb      	ldrh	r3, [r7, #14]
 801a182:	2100      	movs	r1, #0
 801a184:	4618      	mov	r0, r3
 801a186:	f002 fa31 	bl	801c5ec <ff_convert>
 801a18a:	4603      	mov	r3, r0
 801a18c:	81fb      	strh	r3, [r7, #14]
				if (w == 0) { i = 0; break; }	/* No LFN if it could not be converted */
 801a18e:	89fb      	ldrh	r3, [r7, #14]
 801a190:	2b00      	cmp	r3, #0
 801a192:	d102      	bne.n	801a19a <get_fileinfo+0x4e>
 801a194:	2300      	movs	r3, #0
 801a196:	61fb      	str	r3, [r7, #28]
 801a198:	e01a      	b.n	801a1d0 <get_fileinfo+0x84>
				if (_DF1S && w >= 0x100) {	/* Put 1st byte if it is a DBC (always false at SBCS cfg) */
					fno->fname[i++] = (char)(w >> 8);
				}
#endif
				if (i >= _MAX_LFN) { i = 0; break; }	/* No LFN if buffer overflow */
 801a19a:	69fb      	ldr	r3, [r7, #28]
 801a19c:	2bfe      	cmp	r3, #254	; 0xfe
 801a19e:	d902      	bls.n	801a1a6 <get_fileinfo+0x5a>
 801a1a0:	2300      	movs	r3, #0
 801a1a2:	61fb      	str	r3, [r7, #28]
 801a1a4:	e014      	b.n	801a1d0 <get_fileinfo+0x84>
				fno->fname[i++] = (TCHAR)w;
 801a1a6:	69fb      	ldr	r3, [r7, #28]
 801a1a8:	1c5a      	adds	r2, r3, #1
 801a1aa:	61fa      	str	r2, [r7, #28]
 801a1ac:	89fa      	ldrh	r2, [r7, #14]
 801a1ae:	b2d1      	uxtb	r1, r2
 801a1b0:	683a      	ldr	r2, [r7, #0]
 801a1b2:	4413      	add	r3, r2
 801a1b4:	460a      	mov	r2, r1
 801a1b6:	759a      	strb	r2, [r3, #22]
			while ((w = fs->lfnbuf[j++]) != 0) {	/* Get an LFN character */
 801a1b8:	693b      	ldr	r3, [r7, #16]
 801a1ba:	68da      	ldr	r2, [r3, #12]
 801a1bc:	69bb      	ldr	r3, [r7, #24]
 801a1be:	1c59      	adds	r1, r3, #1
 801a1c0:	61b9      	str	r1, [r7, #24]
 801a1c2:	005b      	lsls	r3, r3, #1
 801a1c4:	4413      	add	r3, r2
 801a1c6:	881b      	ldrh	r3, [r3, #0]
 801a1c8:	81fb      	strh	r3, [r7, #14]
 801a1ca:	89fb      	ldrh	r3, [r7, #14]
 801a1cc:	2b00      	cmp	r3, #0
 801a1ce:	d1d7      	bne.n	801a180 <get_fileinfo+0x34>
			}
			fno->fname[i] = 0;	/* Terminate the LFN */
 801a1d0:	683a      	ldr	r2, [r7, #0]
 801a1d2:	69fb      	ldr	r3, [r7, #28]
 801a1d4:	4413      	add	r3, r2
 801a1d6:	3316      	adds	r3, #22
 801a1d8:	2200      	movs	r2, #0
 801a1da:	701a      	strb	r2, [r3, #0]
		}
	}

	i = j = 0;
 801a1dc:	2300      	movs	r3, #0
 801a1de:	61bb      	str	r3, [r7, #24]
 801a1e0:	69bb      	ldr	r3, [r7, #24]
 801a1e2:	61fb      	str	r3, [r7, #28]
	lfv = fno->fname[i];	/* LFN is exist if non-zero */
 801a1e4:	683a      	ldr	r2, [r7, #0]
 801a1e6:	69fb      	ldr	r3, [r7, #28]
 801a1e8:	4413      	add	r3, r2
 801a1ea:	3316      	adds	r3, #22
 801a1ec:	781b      	ldrb	r3, [r3, #0]
 801a1ee:	81bb      	strh	r3, [r7, #12]
	while (i < 11) {		/* Copy name body and extension */
 801a1f0:	e04c      	b.n	801a28c <get_fileinfo+0x140>
		c = (TCHAR)dp->dir[i++];
 801a1f2:	687b      	ldr	r3, [r7, #4]
 801a1f4:	6a1a      	ldr	r2, [r3, #32]
 801a1f6:	69fb      	ldr	r3, [r7, #28]
 801a1f8:	1c59      	adds	r1, r3, #1
 801a1fa:	61f9      	str	r1, [r7, #28]
 801a1fc:	4413      	add	r3, r2
 801a1fe:	781b      	ldrb	r3, [r3, #0]
 801a200:	75fb      	strb	r3, [r7, #23]
		if (c == ' ') continue;				/* Skip padding spaces */
 801a202:	7dfb      	ldrb	r3, [r7, #23]
 801a204:	2b20      	cmp	r3, #32
 801a206:	d100      	bne.n	801a20a <get_fileinfo+0xbe>
 801a208:	e040      	b.n	801a28c <get_fileinfo+0x140>
		if (c == RDDEM) c = (TCHAR)DDEM;	/* Restore replaced DDEM character */
 801a20a:	7dfb      	ldrb	r3, [r7, #23]
 801a20c:	2b05      	cmp	r3, #5
 801a20e:	d101      	bne.n	801a214 <get_fileinfo+0xc8>
 801a210:	23e5      	movs	r3, #229	; 0xe5
 801a212:	75fb      	strb	r3, [r7, #23]
		if (i == 9) {						/* Insert a . if extension is exist */
 801a214:	69fb      	ldr	r3, [r7, #28]
 801a216:	2b09      	cmp	r3, #9
 801a218:	d10f      	bne.n	801a23a <get_fileinfo+0xee>
			if (!lfv) fno->fname[j] = '.';
 801a21a:	89bb      	ldrh	r3, [r7, #12]
 801a21c:	2b00      	cmp	r3, #0
 801a21e:	d105      	bne.n	801a22c <get_fileinfo+0xe0>
 801a220:	683a      	ldr	r2, [r7, #0]
 801a222:	69bb      	ldr	r3, [r7, #24]
 801a224:	4413      	add	r3, r2
 801a226:	3316      	adds	r3, #22
 801a228:	222e      	movs	r2, #46	; 0x2e
 801a22a:	701a      	strb	r2, [r3, #0]
			fno->altname[j++] = '.';
 801a22c:	69bb      	ldr	r3, [r7, #24]
 801a22e:	1c5a      	adds	r2, r3, #1
 801a230:	61ba      	str	r2, [r7, #24]
 801a232:	683a      	ldr	r2, [r7, #0]
 801a234:	4413      	add	r3, r2
 801a236:	222e      	movs	r2, #46	; 0x2e
 801a238:	725a      	strb	r2, [r3, #9]
			c = c << 8 | dp->dir[i++];
		}
		c = ff_convert(c, 1);	/* OEM -> Unicode */
		if (!c) c = '?';
#endif
		fno->altname[j] = c;
 801a23a:	683a      	ldr	r2, [r7, #0]
 801a23c:	69bb      	ldr	r3, [r7, #24]
 801a23e:	4413      	add	r3, r2
 801a240:	3309      	adds	r3, #9
 801a242:	7dfa      	ldrb	r2, [r7, #23]
 801a244:	701a      	strb	r2, [r3, #0]
		if (!lfv) {
 801a246:	89bb      	ldrh	r3, [r7, #12]
 801a248:	2b00      	cmp	r3, #0
 801a24a:	d11c      	bne.n	801a286 <get_fileinfo+0x13a>
			if (IsUpper(c) && (dp->dir[DIR_NTres] & ((i >= 9) ? NS_EXT : NS_BODY))) {
 801a24c:	7dfb      	ldrb	r3, [r7, #23]
 801a24e:	2b40      	cmp	r3, #64	; 0x40
 801a250:	d913      	bls.n	801a27a <get_fileinfo+0x12e>
 801a252:	7dfb      	ldrb	r3, [r7, #23]
 801a254:	2b5a      	cmp	r3, #90	; 0x5a
 801a256:	d810      	bhi.n	801a27a <get_fileinfo+0x12e>
 801a258:	687b      	ldr	r3, [r7, #4]
 801a25a:	6a1b      	ldr	r3, [r3, #32]
 801a25c:	330c      	adds	r3, #12
 801a25e:	781b      	ldrb	r3, [r3, #0]
 801a260:	461a      	mov	r2, r3
 801a262:	69fb      	ldr	r3, [r7, #28]
 801a264:	2b08      	cmp	r3, #8
 801a266:	d901      	bls.n	801a26c <get_fileinfo+0x120>
 801a268:	2310      	movs	r3, #16
 801a26a:	e000      	b.n	801a26e <get_fileinfo+0x122>
 801a26c:	2308      	movs	r3, #8
 801a26e:	4013      	ands	r3, r2
 801a270:	2b00      	cmp	r3, #0
 801a272:	d002      	beq.n	801a27a <get_fileinfo+0x12e>
				c += 0x20;			/* To lower */
 801a274:	7dfb      	ldrb	r3, [r7, #23]
 801a276:	3320      	adds	r3, #32
 801a278:	75fb      	strb	r3, [r7, #23]
			}
			fno->fname[j] = c;
 801a27a:	683a      	ldr	r2, [r7, #0]
 801a27c:	69bb      	ldr	r3, [r7, #24]
 801a27e:	4413      	add	r3, r2
 801a280:	3316      	adds	r3, #22
 801a282:	7dfa      	ldrb	r2, [r7, #23]
 801a284:	701a      	strb	r2, [r3, #0]
		}
		j++;
 801a286:	69bb      	ldr	r3, [r7, #24]
 801a288:	3301      	adds	r3, #1
 801a28a:	61bb      	str	r3, [r7, #24]
	while (i < 11) {		/* Copy name body and extension */
 801a28c:	69fb      	ldr	r3, [r7, #28]
 801a28e:	2b0a      	cmp	r3, #10
 801a290:	d9af      	bls.n	801a1f2 <get_fileinfo+0xa6>
	}
	if (!lfv) {
 801a292:	89bb      	ldrh	r3, [r7, #12]
 801a294:	2b00      	cmp	r3, #0
 801a296:	d10d      	bne.n	801a2b4 <get_fileinfo+0x168>
		fno->fname[j] = 0;
 801a298:	683a      	ldr	r2, [r7, #0]
 801a29a:	69bb      	ldr	r3, [r7, #24]
 801a29c:	4413      	add	r3, r2
 801a29e:	3316      	adds	r3, #22
 801a2a0:	2200      	movs	r2, #0
 801a2a2:	701a      	strb	r2, [r3, #0]
		if (!dp->dir[DIR_NTres]) j = 0;	/* Altname is no longer needed if neither LFN nor case info is exist. */
 801a2a4:	687b      	ldr	r3, [r7, #4]
 801a2a6:	6a1b      	ldr	r3, [r3, #32]
 801a2a8:	330c      	adds	r3, #12
 801a2aa:	781b      	ldrb	r3, [r3, #0]
 801a2ac:	2b00      	cmp	r3, #0
 801a2ae:	d101      	bne.n	801a2b4 <get_fileinfo+0x168>
 801a2b0:	2300      	movs	r3, #0
 801a2b2:	61bb      	str	r3, [r7, #24]
	}
	fno->altname[j] = 0;	/* Terminate the SFN */
 801a2b4:	683a      	ldr	r2, [r7, #0]
 801a2b6:	69bb      	ldr	r3, [r7, #24]
 801a2b8:	4413      	add	r3, r2
 801a2ba:	3309      	adds	r3, #9
 801a2bc:	2200      	movs	r2, #0
 801a2be:	701a      	strb	r2, [r3, #0]
		fno->fname[j++] = c;
	}
	fno->fname[j] = 0;
#endif

	fno->fattrib = dp->dir[DIR_Attr];				/* Attribute */
 801a2c0:	687b      	ldr	r3, [r7, #4]
 801a2c2:	6a1b      	ldr	r3, [r3, #32]
 801a2c4:	7ada      	ldrb	r2, [r3, #11]
 801a2c6:	683b      	ldr	r3, [r7, #0]
 801a2c8:	721a      	strb	r2, [r3, #8]
	fno->fsize = ld_dword(dp->dir + DIR_FileSize);	/* Size */
 801a2ca:	687b      	ldr	r3, [r7, #4]
 801a2cc:	6a1b      	ldr	r3, [r3, #32]
 801a2ce:	331c      	adds	r3, #28
 801a2d0:	4618      	mov	r0, r3
 801a2d2:	f7fe fb13 	bl	80188fc <ld_dword>
 801a2d6:	4602      	mov	r2, r0
 801a2d8:	683b      	ldr	r3, [r7, #0]
 801a2da:	601a      	str	r2, [r3, #0]
	tm = ld_dword(dp->dir + DIR_ModTime);			/* Timestamp */
 801a2dc:	687b      	ldr	r3, [r7, #4]
 801a2de:	6a1b      	ldr	r3, [r3, #32]
 801a2e0:	3316      	adds	r3, #22
 801a2e2:	4618      	mov	r0, r3
 801a2e4:	f7fe fb0a 	bl	80188fc <ld_dword>
 801a2e8:	60b8      	str	r0, [r7, #8]
	fno->ftime = (WORD)tm; fno->fdate = (WORD)(tm >> 16);
 801a2ea:	68bb      	ldr	r3, [r7, #8]
 801a2ec:	b29a      	uxth	r2, r3
 801a2ee:	683b      	ldr	r3, [r7, #0]
 801a2f0:	80da      	strh	r2, [r3, #6]
 801a2f2:	68bb      	ldr	r3, [r7, #8]
 801a2f4:	0c1b      	lsrs	r3, r3, #16
 801a2f6:	b29a      	uxth	r2, r3
 801a2f8:	683b      	ldr	r3, [r7, #0]
 801a2fa:	809a      	strh	r2, [r3, #4]
 801a2fc:	e000      	b.n	801a300 <get_fileinfo+0x1b4>
	if (!dp->sect) return;	/* Exit if read pointer has reached end of directory */
 801a2fe:	bf00      	nop
}
 801a300:	3720      	adds	r7, #32
 801a302:	46bd      	mov	sp, r7
 801a304:	bd80      	pop	{r7, pc}
	...

0801a308 <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 801a308:	b580      	push	{r7, lr}
 801a30a:	b08a      	sub	sp, #40	; 0x28
 801a30c:	af00      	add	r7, sp, #0
 801a30e:	6078      	str	r0, [r7, #4]
 801a310:	6039      	str	r1, [r7, #0]
	WCHAR w, *lfn;
	UINT i, ni, si, di;
	const TCHAR *p;

	/* Create LFN in Unicode */
	p = *path; lfn = dp->obj.fs->lfnbuf; si = di = 0;
 801a312:	683b      	ldr	r3, [r7, #0]
 801a314:	681b      	ldr	r3, [r3, #0]
 801a316:	613b      	str	r3, [r7, #16]
 801a318:	687b      	ldr	r3, [r7, #4]
 801a31a:	681b      	ldr	r3, [r3, #0]
 801a31c:	68db      	ldr	r3, [r3, #12]
 801a31e:	60fb      	str	r3, [r7, #12]
 801a320:	2300      	movs	r3, #0
 801a322:	617b      	str	r3, [r7, #20]
 801a324:	697b      	ldr	r3, [r7, #20]
 801a326:	61bb      	str	r3, [r7, #24]
	for (;;) {
		w = p[si++];					/* Get a character */
 801a328:	69bb      	ldr	r3, [r7, #24]
 801a32a:	1c5a      	adds	r2, r3, #1
 801a32c:	61ba      	str	r2, [r7, #24]
 801a32e:	693a      	ldr	r2, [r7, #16]
 801a330:	4413      	add	r3, r2
 801a332:	781b      	ldrb	r3, [r3, #0]
 801a334:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (w < ' ') break;				/* Break if end of the path name */
 801a336:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 801a338:	2b1f      	cmp	r3, #31
 801a33a:	d940      	bls.n	801a3be <create_name+0xb6>
		if (w == '/' || w == '\\') {	/* Break if a separator is found */
 801a33c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 801a33e:	2b2f      	cmp	r3, #47	; 0x2f
 801a340:	d006      	beq.n	801a350 <create_name+0x48>
 801a342:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 801a344:	2b5c      	cmp	r3, #92	; 0x5c
 801a346:	d110      	bne.n	801a36a <create_name+0x62>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 801a348:	e002      	b.n	801a350 <create_name+0x48>
 801a34a:	69bb      	ldr	r3, [r7, #24]
 801a34c:	3301      	adds	r3, #1
 801a34e:	61bb      	str	r3, [r7, #24]
 801a350:	693a      	ldr	r2, [r7, #16]
 801a352:	69bb      	ldr	r3, [r7, #24]
 801a354:	4413      	add	r3, r2
 801a356:	781b      	ldrb	r3, [r3, #0]
 801a358:	2b2f      	cmp	r3, #47	; 0x2f
 801a35a:	d0f6      	beq.n	801a34a <create_name+0x42>
 801a35c:	693a      	ldr	r2, [r7, #16]
 801a35e:	69bb      	ldr	r3, [r7, #24]
 801a360:	4413      	add	r3, r2
 801a362:	781b      	ldrb	r3, [r3, #0]
 801a364:	2b5c      	cmp	r3, #92	; 0x5c
 801a366:	d0f0      	beq.n	801a34a <create_name+0x42>
			break;
 801a368:	e02a      	b.n	801a3c0 <create_name+0xb8>
		}
		if (di >= _MAX_LFN) return FR_INVALID_NAME;	/* Reject too long name */
 801a36a:	697b      	ldr	r3, [r7, #20]
 801a36c:	2bfe      	cmp	r3, #254	; 0xfe
 801a36e:	d901      	bls.n	801a374 <create_name+0x6c>
 801a370:	2306      	movs	r3, #6
 801a372:	e17d      	b.n	801a670 <create_name+0x368>
#if !_LFN_UNICODE
		w &= 0xFF;
 801a374:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 801a376:	b2db      	uxtb	r3, r3
 801a378:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (IsDBCS1(w)) {				/* Check if it is a DBC 1st byte (always false on SBCS cfg) */
			b = (BYTE)p[si++];			/* Get 2nd byte */
			w = (w << 8) + b;			/* Create a DBC */
			if (!IsDBCS2(b)) return FR_INVALID_NAME;	/* Reject invalid sequence */
		}
		w = ff_convert(w, 1);			/* Convert ANSI/OEM to Unicode */
 801a37a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 801a37c:	2101      	movs	r1, #1
 801a37e:	4618      	mov	r0, r3
 801a380:	f002 f934 	bl	801c5ec <ff_convert>
 801a384:	4603      	mov	r3, r0
 801a386:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (!w) return FR_INVALID_NAME;	/* Reject invalid code */
 801a388:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 801a38a:	2b00      	cmp	r3, #0
 801a38c:	d101      	bne.n	801a392 <create_name+0x8a>
 801a38e:	2306      	movs	r3, #6
 801a390:	e16e      	b.n	801a670 <create_name+0x368>
#endif
		if (w < 0x80 && chk_chr("\"*:<>\?|\x7F", w)) return FR_INVALID_NAME;	/* Reject illegal characters for LFN */
 801a392:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 801a394:	2b7f      	cmp	r3, #127	; 0x7f
 801a396:	d809      	bhi.n	801a3ac <create_name+0xa4>
 801a398:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 801a39a:	4619      	mov	r1, r3
 801a39c:	488d      	ldr	r0, [pc, #564]	; (801a5d4 <create_name+0x2cc>)
 801a39e:	f7fe fb7a 	bl	8018a96 <chk_chr>
 801a3a2:	4603      	mov	r3, r0
 801a3a4:	2b00      	cmp	r3, #0
 801a3a6:	d001      	beq.n	801a3ac <create_name+0xa4>
 801a3a8:	2306      	movs	r3, #6
 801a3aa:	e161      	b.n	801a670 <create_name+0x368>
		lfn[di++] = w;					/* Store the Unicode character */
 801a3ac:	697b      	ldr	r3, [r7, #20]
 801a3ae:	1c5a      	adds	r2, r3, #1
 801a3b0:	617a      	str	r2, [r7, #20]
 801a3b2:	005b      	lsls	r3, r3, #1
 801a3b4:	68fa      	ldr	r2, [r7, #12]
 801a3b6:	4413      	add	r3, r2
 801a3b8:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 801a3ba:	801a      	strh	r2, [r3, #0]
		w = p[si++];					/* Get a character */
 801a3bc:	e7b4      	b.n	801a328 <create_name+0x20>
		if (w < ' ') break;				/* Break if end of the path name */
 801a3be:	bf00      	nop
	}
	*path = &p[si];						/* Return pointer to the next segment */
 801a3c0:	693a      	ldr	r2, [r7, #16]
 801a3c2:	69bb      	ldr	r3, [r7, #24]
 801a3c4:	441a      	add	r2, r3
 801a3c6:	683b      	ldr	r3, [r7, #0]
 801a3c8:	601a      	str	r2, [r3, #0]
	cf = (w < ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 801a3ca:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 801a3cc:	2b1f      	cmp	r3, #31
 801a3ce:	d801      	bhi.n	801a3d4 <create_name+0xcc>
 801a3d0:	2304      	movs	r3, #4
 801a3d2:	e000      	b.n	801a3d6 <create_name+0xce>
 801a3d4:	2300      	movs	r3, #0
 801a3d6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			dp->fn[i] = (i < di) ? '.' : ' ';
		dp->fn[i] = cf | NS_DOT;		/* This is a dot entry */
		return FR_OK;
	}
#endif
	while (di) {						/* Snip off trailing spaces and dots if exist */
 801a3da:	e011      	b.n	801a400 <create_name+0xf8>
		w = lfn[di - 1];
 801a3dc:	697b      	ldr	r3, [r7, #20]
 801a3de:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 801a3e2:	3b01      	subs	r3, #1
 801a3e4:	005b      	lsls	r3, r3, #1
 801a3e6:	68fa      	ldr	r2, [r7, #12]
 801a3e8:	4413      	add	r3, r2
 801a3ea:	881b      	ldrh	r3, [r3, #0]
 801a3ec:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (w != ' ' && w != '.') break;
 801a3ee:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 801a3f0:	2b20      	cmp	r3, #32
 801a3f2:	d002      	beq.n	801a3fa <create_name+0xf2>
 801a3f4:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 801a3f6:	2b2e      	cmp	r3, #46	; 0x2e
 801a3f8:	d106      	bne.n	801a408 <create_name+0x100>
		di--;
 801a3fa:	697b      	ldr	r3, [r7, #20]
 801a3fc:	3b01      	subs	r3, #1
 801a3fe:	617b      	str	r3, [r7, #20]
	while (di) {						/* Snip off trailing spaces and dots if exist */
 801a400:	697b      	ldr	r3, [r7, #20]
 801a402:	2b00      	cmp	r3, #0
 801a404:	d1ea      	bne.n	801a3dc <create_name+0xd4>
 801a406:	e000      	b.n	801a40a <create_name+0x102>
		if (w != ' ' && w != '.') break;
 801a408:	bf00      	nop
	}
	lfn[di] = 0;						/* LFN is created */
 801a40a:	697b      	ldr	r3, [r7, #20]
 801a40c:	005b      	lsls	r3, r3, #1
 801a40e:	68fa      	ldr	r2, [r7, #12]
 801a410:	4413      	add	r3, r2
 801a412:	2200      	movs	r2, #0
 801a414:	801a      	strh	r2, [r3, #0]
	if (di == 0) return FR_INVALID_NAME;	/* Reject nul name */
 801a416:	697b      	ldr	r3, [r7, #20]
 801a418:	2b00      	cmp	r3, #0
 801a41a:	d101      	bne.n	801a420 <create_name+0x118>
 801a41c:	2306      	movs	r3, #6
 801a41e:	e127      	b.n	801a670 <create_name+0x368>

	/* Create SFN in directory form */
	mem_set(dp->fn, ' ', 11);
 801a420:	687b      	ldr	r3, [r7, #4]
 801a422:	3324      	adds	r3, #36	; 0x24
 801a424:	220b      	movs	r2, #11
 801a426:	2120      	movs	r1, #32
 801a428:	4618      	mov	r0, r3
 801a42a:	f7fe faf2 	bl	8018a12 <mem_set>
	for (si = 0; lfn[si] == ' ' || lfn[si] == '.'; si++) ;	/* Strip leading spaces and dots */
 801a42e:	2300      	movs	r3, #0
 801a430:	61bb      	str	r3, [r7, #24]
 801a432:	e002      	b.n	801a43a <create_name+0x132>
 801a434:	69bb      	ldr	r3, [r7, #24]
 801a436:	3301      	adds	r3, #1
 801a438:	61bb      	str	r3, [r7, #24]
 801a43a:	69bb      	ldr	r3, [r7, #24]
 801a43c:	005b      	lsls	r3, r3, #1
 801a43e:	68fa      	ldr	r2, [r7, #12]
 801a440:	4413      	add	r3, r2
 801a442:	881b      	ldrh	r3, [r3, #0]
 801a444:	2b20      	cmp	r3, #32
 801a446:	d0f5      	beq.n	801a434 <create_name+0x12c>
 801a448:	69bb      	ldr	r3, [r7, #24]
 801a44a:	005b      	lsls	r3, r3, #1
 801a44c:	68fa      	ldr	r2, [r7, #12]
 801a44e:	4413      	add	r3, r2
 801a450:	881b      	ldrh	r3, [r3, #0]
 801a452:	2b2e      	cmp	r3, #46	; 0x2e
 801a454:	d0ee      	beq.n	801a434 <create_name+0x12c>
	if (si) cf |= NS_LOSS | NS_LFN;
 801a456:	69bb      	ldr	r3, [r7, #24]
 801a458:	2b00      	cmp	r3, #0
 801a45a:	d009      	beq.n	801a470 <create_name+0x168>
 801a45c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801a460:	f043 0303 	orr.w	r3, r3, #3
 801a464:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	while (di && lfn[di - 1] != '.') di--;	/* Find extension (di<=si: no extension) */
 801a468:	e002      	b.n	801a470 <create_name+0x168>
 801a46a:	697b      	ldr	r3, [r7, #20]
 801a46c:	3b01      	subs	r3, #1
 801a46e:	617b      	str	r3, [r7, #20]
 801a470:	697b      	ldr	r3, [r7, #20]
 801a472:	2b00      	cmp	r3, #0
 801a474:	d009      	beq.n	801a48a <create_name+0x182>
 801a476:	697b      	ldr	r3, [r7, #20]
 801a478:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 801a47c:	3b01      	subs	r3, #1
 801a47e:	005b      	lsls	r3, r3, #1
 801a480:	68fa      	ldr	r2, [r7, #12]
 801a482:	4413      	add	r3, r2
 801a484:	881b      	ldrh	r3, [r3, #0]
 801a486:	2b2e      	cmp	r3, #46	; 0x2e
 801a488:	d1ef      	bne.n	801a46a <create_name+0x162>

	i = b = 0; ni = 8;
 801a48a:	2300      	movs	r3, #0
 801a48c:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 801a490:	2300      	movs	r3, #0
 801a492:	623b      	str	r3, [r7, #32]
 801a494:	2308      	movs	r3, #8
 801a496:	61fb      	str	r3, [r7, #28]
	for (;;) {
		w = lfn[si++];					/* Get an LFN character */
 801a498:	69bb      	ldr	r3, [r7, #24]
 801a49a:	1c5a      	adds	r2, r3, #1
 801a49c:	61ba      	str	r2, [r7, #24]
 801a49e:	005b      	lsls	r3, r3, #1
 801a4a0:	68fa      	ldr	r2, [r7, #12]
 801a4a2:	4413      	add	r3, r2
 801a4a4:	881b      	ldrh	r3, [r3, #0]
 801a4a6:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (!w) break;					/* Break on end of the LFN */
 801a4a8:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 801a4aa:	2b00      	cmp	r3, #0
 801a4ac:	f000 8090 	beq.w	801a5d0 <create_name+0x2c8>
		if (w == ' ' || (w == '.' && si != di)) {	/* Remove spaces and dots */
 801a4b0:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 801a4b2:	2b20      	cmp	r3, #32
 801a4b4:	d006      	beq.n	801a4c4 <create_name+0x1bc>
 801a4b6:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 801a4b8:	2b2e      	cmp	r3, #46	; 0x2e
 801a4ba:	d10a      	bne.n	801a4d2 <create_name+0x1ca>
 801a4bc:	69ba      	ldr	r2, [r7, #24]
 801a4be:	697b      	ldr	r3, [r7, #20]
 801a4c0:	429a      	cmp	r2, r3
 801a4c2:	d006      	beq.n	801a4d2 <create_name+0x1ca>
			cf |= NS_LOSS | NS_LFN; continue;
 801a4c4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801a4c8:	f043 0303 	orr.w	r3, r3, #3
 801a4cc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 801a4d0:	e07d      	b.n	801a5ce <create_name+0x2c6>
		}

		if (i >= ni || si == di) {		/* Extension or end of SFN */
 801a4d2:	6a3a      	ldr	r2, [r7, #32]
 801a4d4:	69fb      	ldr	r3, [r7, #28]
 801a4d6:	429a      	cmp	r2, r3
 801a4d8:	d203      	bcs.n	801a4e2 <create_name+0x1da>
 801a4da:	69ba      	ldr	r2, [r7, #24]
 801a4dc:	697b      	ldr	r3, [r7, #20]
 801a4de:	429a      	cmp	r2, r3
 801a4e0:	d123      	bne.n	801a52a <create_name+0x222>
			if (ni == 11) {				/* Long extension */
 801a4e2:	69fb      	ldr	r3, [r7, #28]
 801a4e4:	2b0b      	cmp	r3, #11
 801a4e6:	d106      	bne.n	801a4f6 <create_name+0x1ee>
				cf |= NS_LOSS | NS_LFN; break;
 801a4e8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801a4ec:	f043 0303 	orr.w	r3, r3, #3
 801a4f0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 801a4f4:	e075      	b.n	801a5e2 <create_name+0x2da>
			}
			if (si != di) cf |= NS_LOSS | NS_LFN;	/* Out of 8.3 format */
 801a4f6:	69ba      	ldr	r2, [r7, #24]
 801a4f8:	697b      	ldr	r3, [r7, #20]
 801a4fa:	429a      	cmp	r2, r3
 801a4fc:	d005      	beq.n	801a50a <create_name+0x202>
 801a4fe:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801a502:	f043 0303 	orr.w	r3, r3, #3
 801a506:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			if (si > di) break;			/* No extension */
 801a50a:	69ba      	ldr	r2, [r7, #24]
 801a50c:	697b      	ldr	r3, [r7, #20]
 801a50e:	429a      	cmp	r2, r3
 801a510:	d866      	bhi.n	801a5e0 <create_name+0x2d8>
			si = di; i = 8; ni = 11;	/* Enter extension section */
 801a512:	697b      	ldr	r3, [r7, #20]
 801a514:	61bb      	str	r3, [r7, #24]
 801a516:	2308      	movs	r3, #8
 801a518:	623b      	str	r3, [r7, #32]
 801a51a:	230b      	movs	r3, #11
 801a51c:	61fb      	str	r3, [r7, #28]
			b <<= 2; continue;
 801a51e:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 801a522:	009b      	lsls	r3, r3, #2
 801a524:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 801a528:	e051      	b.n	801a5ce <create_name+0x2c6>
		}

		if (w >= 0x80) {				/* Non ASCII character */
 801a52a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 801a52c:	2b7f      	cmp	r3, #127	; 0x7f
 801a52e:	d914      	bls.n	801a55a <create_name+0x252>
#ifdef _EXCVT
			w = ff_convert(w, 0);		/* Unicode -> OEM code */
 801a530:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 801a532:	2100      	movs	r1, #0
 801a534:	4618      	mov	r0, r3
 801a536:	f002 f859 	bl	801c5ec <ff_convert>
 801a53a:	4603      	mov	r3, r0
 801a53c:	84bb      	strh	r3, [r7, #36]	; 0x24
			if (w) w = ExCvt[w - 0x80];	/* Convert extended character to upper (SBCS) */
 801a53e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 801a540:	2b00      	cmp	r3, #0
 801a542:	d004      	beq.n	801a54e <create_name+0x246>
 801a544:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 801a546:	3b80      	subs	r3, #128	; 0x80
 801a548:	4a23      	ldr	r2, [pc, #140]	; (801a5d8 <create_name+0x2d0>)
 801a54a:	5cd3      	ldrb	r3, [r2, r3]
 801a54c:	84bb      	strh	r3, [r7, #36]	; 0x24
#else
			w = ff_convert(ff_wtoupper(w), 0);	/* Upper converted Unicode -> OEM code */
#endif
			cf |= NS_LFN;				/* Force create LFN entry */
 801a54e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801a552:	f043 0302 	orr.w	r3, r3, #2
 801a556:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			if (i >= ni - 1) {
				cf |= NS_LOSS | NS_LFN; i = ni; continue;
			}
			dp->fn[i++] = (BYTE)(w >> 8);
		} else {						/* SBC */
			if (!w || chk_chr("+,;=[]", w)) {	/* Replace illegal characters for SFN */
 801a55a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 801a55c:	2b00      	cmp	r3, #0
 801a55e:	d007      	beq.n	801a570 <create_name+0x268>
 801a560:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 801a562:	4619      	mov	r1, r3
 801a564:	481d      	ldr	r0, [pc, #116]	; (801a5dc <create_name+0x2d4>)
 801a566:	f7fe fa96 	bl	8018a96 <chk_chr>
 801a56a:	4603      	mov	r3, r0
 801a56c:	2b00      	cmp	r3, #0
 801a56e:	d008      	beq.n	801a582 <create_name+0x27a>
				w = '_'; cf |= NS_LOSS | NS_LFN;/* Lossy conversion */
 801a570:	235f      	movs	r3, #95	; 0x5f
 801a572:	84bb      	strh	r3, [r7, #36]	; 0x24
 801a574:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801a578:	f043 0303 	orr.w	r3, r3, #3
 801a57c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 801a580:	e01b      	b.n	801a5ba <create_name+0x2b2>
			} else {
				if (IsUpper(w)) {		/* ASCII large capital */
 801a582:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 801a584:	2b40      	cmp	r3, #64	; 0x40
 801a586:	d909      	bls.n	801a59c <create_name+0x294>
 801a588:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 801a58a:	2b5a      	cmp	r3, #90	; 0x5a
 801a58c:	d806      	bhi.n	801a59c <create_name+0x294>
					b |= 2;
 801a58e:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 801a592:	f043 0302 	orr.w	r3, r3, #2
 801a596:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 801a59a:	e00e      	b.n	801a5ba <create_name+0x2b2>
				} else {
					if (IsLower(w)) {	/* ASCII small capital */
 801a59c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 801a59e:	2b60      	cmp	r3, #96	; 0x60
 801a5a0:	d90b      	bls.n	801a5ba <create_name+0x2b2>
 801a5a2:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 801a5a4:	2b7a      	cmp	r3, #122	; 0x7a
 801a5a6:	d808      	bhi.n	801a5ba <create_name+0x2b2>
						b |= 1; w -= 0x20;
 801a5a8:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 801a5ac:	f043 0301 	orr.w	r3, r3, #1
 801a5b0:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 801a5b4:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 801a5b6:	3b20      	subs	r3, #32
 801a5b8:	84bb      	strh	r3, [r7, #36]	; 0x24
					}
				}
			}
		}
		dp->fn[i++] = (BYTE)w;
 801a5ba:	6a3b      	ldr	r3, [r7, #32]
 801a5bc:	1c5a      	adds	r2, r3, #1
 801a5be:	623a      	str	r2, [r7, #32]
 801a5c0:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 801a5c2:	b2d1      	uxtb	r1, r2
 801a5c4:	687a      	ldr	r2, [r7, #4]
 801a5c6:	4413      	add	r3, r2
 801a5c8:	460a      	mov	r2, r1
 801a5ca:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
		w = lfn[si++];					/* Get an LFN character */
 801a5ce:	e763      	b.n	801a498 <create_name+0x190>
		if (!w) break;					/* Break on end of the LFN */
 801a5d0:	bf00      	nop
 801a5d2:	e006      	b.n	801a5e2 <create_name+0x2da>
 801a5d4:	08028e08 	.word	0x08028e08
 801a5d8:	08036764 	.word	0x08036764
 801a5dc:	08028e14 	.word	0x08028e14
			if (si > di) break;			/* No extension */
 801a5e0:	bf00      	nop
	}

	if (dp->fn[0] == DDEM) dp->fn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 801a5e2:	687b      	ldr	r3, [r7, #4]
 801a5e4:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 801a5e8:	2be5      	cmp	r3, #229	; 0xe5
 801a5ea:	d103      	bne.n	801a5f4 <create_name+0x2ec>
 801a5ec:	687b      	ldr	r3, [r7, #4]
 801a5ee:	2205      	movs	r2, #5
 801a5f0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

	if (ni == 8) b <<= 2;
 801a5f4:	69fb      	ldr	r3, [r7, #28]
 801a5f6:	2b08      	cmp	r3, #8
 801a5f8:	d104      	bne.n	801a604 <create_name+0x2fc>
 801a5fa:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 801a5fe:	009b      	lsls	r3, r3, #2
 801a600:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	if ((b & 0x0C) == 0x0C || (b & 0x03) == 0x03) cf |= NS_LFN;	/* Create LFN entry when there are composite capitals */
 801a604:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 801a608:	f003 030c 	and.w	r3, r3, #12
 801a60c:	2b0c      	cmp	r3, #12
 801a60e:	d005      	beq.n	801a61c <create_name+0x314>
 801a610:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 801a614:	f003 0303 	and.w	r3, r3, #3
 801a618:	2b03      	cmp	r3, #3
 801a61a:	d105      	bne.n	801a628 <create_name+0x320>
 801a61c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801a620:	f043 0302 	orr.w	r3, r3, #2
 801a624:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	if (!(cf & NS_LFN)) {						/* When LFN is in 8.3 format without extended character, NT flags are created */
 801a628:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801a62c:	f003 0302 	and.w	r3, r3, #2
 801a630:	2b00      	cmp	r3, #0
 801a632:	d117      	bne.n	801a664 <create_name+0x35c>
		if ((b & 0x03) == 0x01) cf |= NS_EXT;	/* NT flag (Extension has only small capital) */
 801a634:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 801a638:	f003 0303 	and.w	r3, r3, #3
 801a63c:	2b01      	cmp	r3, #1
 801a63e:	d105      	bne.n	801a64c <create_name+0x344>
 801a640:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801a644:	f043 0310 	orr.w	r3, r3, #16
 801a648:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
		if ((b & 0x0C) == 0x04) cf |= NS_BODY;	/* NT flag (Filename has only small capital) */
 801a64c:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 801a650:	f003 030c 	and.w	r3, r3, #12
 801a654:	2b04      	cmp	r3, #4
 801a656:	d105      	bne.n	801a664 <create_name+0x35c>
 801a658:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801a65c:	f043 0308 	orr.w	r3, r3, #8
 801a660:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	}

	dp->fn[NSFLAG] = cf;	/* SFN is created */
 801a664:	687b      	ldr	r3, [r7, #4]
 801a666:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 801a66a:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f

	return FR_OK;
 801a66e:	2300      	movs	r3, #0
	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */

	return FR_OK;
#endif /* _USE_LFN != 0 */
}
 801a670:	4618      	mov	r0, r3
 801a672:	3728      	adds	r7, #40	; 0x28
 801a674:	46bd      	mov	sp, r7
 801a676:	bd80      	pop	{r7, pc}

0801a678 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 801a678:	b580      	push	{r7, lr}
 801a67a:	b086      	sub	sp, #24
 801a67c:	af00      	add	r7, sp, #0
 801a67e:	6078      	str	r0, [r7, #4]
 801a680:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 801a682:	687b      	ldr	r3, [r7, #4]
 801a684:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 801a686:	693b      	ldr	r3, [r7, #16]
 801a688:	681b      	ldr	r3, [r3, #0]
 801a68a:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 801a68c:	e002      	b.n	801a694 <follow_path+0x1c>
 801a68e:	683b      	ldr	r3, [r7, #0]
 801a690:	3301      	adds	r3, #1
 801a692:	603b      	str	r3, [r7, #0]
 801a694:	683b      	ldr	r3, [r7, #0]
 801a696:	781b      	ldrb	r3, [r3, #0]
 801a698:	2b2f      	cmp	r3, #47	; 0x2f
 801a69a:	d0f8      	beq.n	801a68e <follow_path+0x16>
 801a69c:	683b      	ldr	r3, [r7, #0]
 801a69e:	781b      	ldrb	r3, [r3, #0]
 801a6a0:	2b5c      	cmp	r3, #92	; 0x5c
 801a6a2:	d0f4      	beq.n	801a68e <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 801a6a4:	693b      	ldr	r3, [r7, #16]
 801a6a6:	2200      	movs	r2, #0
 801a6a8:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 801a6aa:	683b      	ldr	r3, [r7, #0]
 801a6ac:	781b      	ldrb	r3, [r3, #0]
 801a6ae:	2b1f      	cmp	r3, #31
 801a6b0:	d80a      	bhi.n	801a6c8 <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 801a6b2:	687b      	ldr	r3, [r7, #4]
 801a6b4:	2280      	movs	r2, #128	; 0x80
 801a6b6:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
		res = dir_sdi(dp, 0);
 801a6ba:	2100      	movs	r1, #0
 801a6bc:	6878      	ldr	r0, [r7, #4]
 801a6be:	f7fe ff35 	bl	801952c <dir_sdi>
 801a6c2:	4603      	mov	r3, r0
 801a6c4:	75fb      	strb	r3, [r7, #23]
 801a6c6:	e043      	b.n	801a750 <follow_path+0xd8>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 801a6c8:	463b      	mov	r3, r7
 801a6ca:	4619      	mov	r1, r3
 801a6cc:	6878      	ldr	r0, [r7, #4]
 801a6ce:	f7ff fe1b 	bl	801a308 <create_name>
 801a6d2:	4603      	mov	r3, r0
 801a6d4:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 801a6d6:	7dfb      	ldrb	r3, [r7, #23]
 801a6d8:	2b00      	cmp	r3, #0
 801a6da:	d134      	bne.n	801a746 <follow_path+0xce>
			res = dir_find(dp);				/* Find an object with the segment name */
 801a6dc:	6878      	ldr	r0, [r7, #4]
 801a6de:	f7ff fb7d 	bl	8019ddc <dir_find>
 801a6e2:	4603      	mov	r3, r0
 801a6e4:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 801a6e6:	687b      	ldr	r3, [r7, #4]
 801a6e8:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 801a6ec:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 801a6ee:	7dfb      	ldrb	r3, [r7, #23]
 801a6f0:	2b00      	cmp	r3, #0
 801a6f2:	d00a      	beq.n	801a70a <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 801a6f4:	7dfb      	ldrb	r3, [r7, #23]
 801a6f6:	2b04      	cmp	r3, #4
 801a6f8:	d127      	bne.n	801a74a <follow_path+0xd2>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 801a6fa:	7afb      	ldrb	r3, [r7, #11]
 801a6fc:	f003 0304 	and.w	r3, r3, #4
 801a700:	2b00      	cmp	r3, #0
 801a702:	d122      	bne.n	801a74a <follow_path+0xd2>
 801a704:	2305      	movs	r3, #5
 801a706:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 801a708:	e01f      	b.n	801a74a <follow_path+0xd2>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 801a70a:	7afb      	ldrb	r3, [r7, #11]
 801a70c:	f003 0304 	and.w	r3, r3, #4
 801a710:	2b00      	cmp	r3, #0
 801a712:	d11c      	bne.n	801a74e <follow_path+0xd6>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 801a714:	693b      	ldr	r3, [r7, #16]
 801a716:	799b      	ldrb	r3, [r3, #6]
 801a718:	f003 0310 	and.w	r3, r3, #16
 801a71c:	2b00      	cmp	r3, #0
 801a71e:	d102      	bne.n	801a726 <follow_path+0xae>
				res = FR_NO_PATH; break;
 801a720:	2305      	movs	r3, #5
 801a722:	75fb      	strb	r3, [r7, #23]
 801a724:	e014      	b.n	801a750 <follow_path+0xd8>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 801a726:	68fb      	ldr	r3, [r7, #12]
 801a728:	f103 0234 	add.w	r2, r3, #52	; 0x34
 801a72c:	687b      	ldr	r3, [r7, #4]
 801a72e:	695b      	ldr	r3, [r3, #20]
 801a730:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801a734:	4413      	add	r3, r2
 801a736:	4619      	mov	r1, r3
 801a738:	68f8      	ldr	r0, [r7, #12]
 801a73a:	f7ff f87e 	bl	801983a <ld_clust>
 801a73e:	4602      	mov	r2, r0
 801a740:	693b      	ldr	r3, [r7, #16]
 801a742:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 801a744:	e7c0      	b.n	801a6c8 <follow_path+0x50>
			if (res != FR_OK) break;
 801a746:	bf00      	nop
 801a748:	e002      	b.n	801a750 <follow_path+0xd8>
				break;
 801a74a:	bf00      	nop
 801a74c:	e000      	b.n	801a750 <follow_path+0xd8>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 801a74e:	bf00      	nop
			}
		}
	}

	return res;
 801a750:	7dfb      	ldrb	r3, [r7, #23]
}
 801a752:	4618      	mov	r0, r3
 801a754:	3718      	adds	r7, #24
 801a756:	46bd      	mov	sp, r7
 801a758:	bd80      	pop	{r7, pc}

0801a75a <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 801a75a:	b480      	push	{r7}
 801a75c:	b087      	sub	sp, #28
 801a75e:	af00      	add	r7, sp, #0
 801a760:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 801a762:	f04f 33ff 	mov.w	r3, #4294967295
 801a766:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 801a768:	687b      	ldr	r3, [r7, #4]
 801a76a:	681b      	ldr	r3, [r3, #0]
 801a76c:	2b00      	cmp	r3, #0
 801a76e:	d031      	beq.n	801a7d4 <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 801a770:	687b      	ldr	r3, [r7, #4]
 801a772:	681b      	ldr	r3, [r3, #0]
 801a774:	617b      	str	r3, [r7, #20]
 801a776:	e002      	b.n	801a77e <get_ldnumber+0x24>
 801a778:	697b      	ldr	r3, [r7, #20]
 801a77a:	3301      	adds	r3, #1
 801a77c:	617b      	str	r3, [r7, #20]
 801a77e:	697b      	ldr	r3, [r7, #20]
 801a780:	781b      	ldrb	r3, [r3, #0]
 801a782:	2b1f      	cmp	r3, #31
 801a784:	d903      	bls.n	801a78e <get_ldnumber+0x34>
 801a786:	697b      	ldr	r3, [r7, #20]
 801a788:	781b      	ldrb	r3, [r3, #0]
 801a78a:	2b3a      	cmp	r3, #58	; 0x3a
 801a78c:	d1f4      	bne.n	801a778 <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 801a78e:	697b      	ldr	r3, [r7, #20]
 801a790:	781b      	ldrb	r3, [r3, #0]
 801a792:	2b3a      	cmp	r3, #58	; 0x3a
 801a794:	d11c      	bne.n	801a7d0 <get_ldnumber+0x76>
			tp = *path;
 801a796:	687b      	ldr	r3, [r7, #4]
 801a798:	681b      	ldr	r3, [r3, #0]
 801a79a:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 801a79c:	68fb      	ldr	r3, [r7, #12]
 801a79e:	1c5a      	adds	r2, r3, #1
 801a7a0:	60fa      	str	r2, [r7, #12]
 801a7a2:	781b      	ldrb	r3, [r3, #0]
 801a7a4:	3b30      	subs	r3, #48	; 0x30
 801a7a6:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 801a7a8:	68bb      	ldr	r3, [r7, #8]
 801a7aa:	2b09      	cmp	r3, #9
 801a7ac:	d80e      	bhi.n	801a7cc <get_ldnumber+0x72>
 801a7ae:	68fa      	ldr	r2, [r7, #12]
 801a7b0:	697b      	ldr	r3, [r7, #20]
 801a7b2:	429a      	cmp	r2, r3
 801a7b4:	d10a      	bne.n	801a7cc <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 801a7b6:	68bb      	ldr	r3, [r7, #8]
 801a7b8:	2b01      	cmp	r3, #1
 801a7ba:	d807      	bhi.n	801a7cc <get_ldnumber+0x72>
					vol = (int)i;
 801a7bc:	68bb      	ldr	r3, [r7, #8]
 801a7be:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 801a7c0:	697b      	ldr	r3, [r7, #20]
 801a7c2:	3301      	adds	r3, #1
 801a7c4:	617b      	str	r3, [r7, #20]
 801a7c6:	687b      	ldr	r3, [r7, #4]
 801a7c8:	697a      	ldr	r2, [r7, #20]
 801a7ca:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 801a7cc:	693b      	ldr	r3, [r7, #16]
 801a7ce:	e002      	b.n	801a7d6 <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 801a7d0:	2300      	movs	r3, #0
 801a7d2:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 801a7d4:	693b      	ldr	r3, [r7, #16]
}
 801a7d6:	4618      	mov	r0, r3
 801a7d8:	371c      	adds	r7, #28
 801a7da:	46bd      	mov	sp, r7
 801a7dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 801a7e0:	4770      	bx	lr
	...

0801a7e4 <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 801a7e4:	b580      	push	{r7, lr}
 801a7e6:	b082      	sub	sp, #8
 801a7e8:	af00      	add	r7, sp, #0
 801a7ea:	6078      	str	r0, [r7, #4]
 801a7ec:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 801a7ee:	687b      	ldr	r3, [r7, #4]
 801a7f0:	2200      	movs	r2, #0
 801a7f2:	70da      	strb	r2, [r3, #3]
 801a7f4:	687b      	ldr	r3, [r7, #4]
 801a7f6:	f04f 32ff 	mov.w	r2, #4294967295
 801a7fa:	631a      	str	r2, [r3, #48]	; 0x30
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 801a7fc:	6839      	ldr	r1, [r7, #0]
 801a7fe:	6878      	ldr	r0, [r7, #4]
 801a800:	f7fe fb14 	bl	8018e2c <move_window>
 801a804:	4603      	mov	r3, r0
 801a806:	2b00      	cmp	r3, #0
 801a808:	d001      	beq.n	801a80e <check_fs+0x2a>
 801a80a:	2304      	movs	r3, #4
 801a80c:	e038      	b.n	801a880 <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 801a80e:	687b      	ldr	r3, [r7, #4]
 801a810:	3334      	adds	r3, #52	; 0x34
 801a812:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 801a816:	4618      	mov	r0, r3
 801a818:	f7fe f858 	bl	80188cc <ld_word>
 801a81c:	4603      	mov	r3, r0
 801a81e:	461a      	mov	r2, r3
 801a820:	f64a 2355 	movw	r3, #43605	; 0xaa55
 801a824:	429a      	cmp	r2, r3
 801a826:	d001      	beq.n	801a82c <check_fs+0x48>
 801a828:	2303      	movs	r3, #3
 801a82a:	e029      	b.n	801a880 <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 801a82c:	687b      	ldr	r3, [r7, #4]
 801a82e:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 801a832:	2be9      	cmp	r3, #233	; 0xe9
 801a834:	d009      	beq.n	801a84a <check_fs+0x66>
 801a836:	687b      	ldr	r3, [r7, #4]
 801a838:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 801a83c:	2beb      	cmp	r3, #235	; 0xeb
 801a83e:	d11e      	bne.n	801a87e <check_fs+0x9a>
 801a840:	687b      	ldr	r3, [r7, #4]
 801a842:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 801a846:	2b90      	cmp	r3, #144	; 0x90
 801a848:	d119      	bne.n	801a87e <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 801a84a:	687b      	ldr	r3, [r7, #4]
 801a84c:	3334      	adds	r3, #52	; 0x34
 801a84e:	3336      	adds	r3, #54	; 0x36
 801a850:	4618      	mov	r0, r3
 801a852:	f7fe f853 	bl	80188fc <ld_dword>
 801a856:	4603      	mov	r3, r0
 801a858:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 801a85c:	4a0a      	ldr	r2, [pc, #40]	; (801a888 <check_fs+0xa4>)
 801a85e:	4293      	cmp	r3, r2
 801a860:	d101      	bne.n	801a866 <check_fs+0x82>
 801a862:	2300      	movs	r3, #0
 801a864:	e00c      	b.n	801a880 <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 801a866:	687b      	ldr	r3, [r7, #4]
 801a868:	3334      	adds	r3, #52	; 0x34
 801a86a:	3352      	adds	r3, #82	; 0x52
 801a86c:	4618      	mov	r0, r3
 801a86e:	f7fe f845 	bl	80188fc <ld_dword>
 801a872:	4603      	mov	r3, r0
 801a874:	4a05      	ldr	r2, [pc, #20]	; (801a88c <check_fs+0xa8>)
 801a876:	4293      	cmp	r3, r2
 801a878:	d101      	bne.n	801a87e <check_fs+0x9a>
 801a87a:	2300      	movs	r3, #0
 801a87c:	e000      	b.n	801a880 <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 801a87e:	2302      	movs	r3, #2
}
 801a880:	4618      	mov	r0, r3
 801a882:	3708      	adds	r7, #8
 801a884:	46bd      	mov	sp, r7
 801a886:	bd80      	pop	{r7, pc}
 801a888:	00544146 	.word	0x00544146
 801a88c:	33544146 	.word	0x33544146

0801a890 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 801a890:	b580      	push	{r7, lr}
 801a892:	b096      	sub	sp, #88	; 0x58
 801a894:	af00      	add	r7, sp, #0
 801a896:	60f8      	str	r0, [r7, #12]
 801a898:	60b9      	str	r1, [r7, #8]
 801a89a:	4613      	mov	r3, r2
 801a89c:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 801a89e:	68bb      	ldr	r3, [r7, #8]
 801a8a0:	2200      	movs	r2, #0
 801a8a2:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 801a8a4:	68f8      	ldr	r0, [r7, #12]
 801a8a6:	f7ff ff58 	bl	801a75a <get_ldnumber>
 801a8aa:	63f8      	str	r0, [r7, #60]	; 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 801a8ac:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801a8ae:	2b00      	cmp	r3, #0
 801a8b0:	da01      	bge.n	801a8b6 <find_volume+0x26>
 801a8b2:	230b      	movs	r3, #11
 801a8b4:	e22d      	b.n	801ad12 <find_volume+0x482>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 801a8b6:	4aa1      	ldr	r2, [pc, #644]	; (801ab3c <find_volume+0x2ac>)
 801a8b8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801a8ba:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 801a8be:	63bb      	str	r3, [r7, #56]	; 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 801a8c0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801a8c2:	2b00      	cmp	r3, #0
 801a8c4:	d101      	bne.n	801a8ca <find_volume+0x3a>
 801a8c6:	230c      	movs	r3, #12
 801a8c8:	e223      	b.n	801ad12 <find_volume+0x482>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 801a8ca:	68bb      	ldr	r3, [r7, #8]
 801a8cc:	6bba      	ldr	r2, [r7, #56]	; 0x38
 801a8ce:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 801a8d0:	79fb      	ldrb	r3, [r7, #7]
 801a8d2:	f023 0301 	bic.w	r3, r3, #1
 801a8d6:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 801a8d8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801a8da:	781b      	ldrb	r3, [r3, #0]
 801a8dc:	2b00      	cmp	r3, #0
 801a8de:	d01a      	beq.n	801a916 <find_volume+0x86>
		stat = disk_status(fs->drv);
 801a8e0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801a8e2:	785b      	ldrb	r3, [r3, #1]
 801a8e4:	4618      	mov	r0, r3
 801a8e6:	f7fd ff4b 	bl	8018780 <disk_status>
 801a8ea:	4603      	mov	r3, r0
 801a8ec:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 801a8f0:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 801a8f4:	f003 0301 	and.w	r3, r3, #1
 801a8f8:	2b00      	cmp	r3, #0
 801a8fa:	d10c      	bne.n	801a916 <find_volume+0x86>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 801a8fc:	79fb      	ldrb	r3, [r7, #7]
 801a8fe:	2b00      	cmp	r3, #0
 801a900:	d007      	beq.n	801a912 <find_volume+0x82>
 801a902:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 801a906:	f003 0304 	and.w	r3, r3, #4
 801a90a:	2b00      	cmp	r3, #0
 801a90c:	d001      	beq.n	801a912 <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 801a90e:	230a      	movs	r3, #10
 801a910:	e1ff      	b.n	801ad12 <find_volume+0x482>
			}
			return FR_OK;				/* The file system object is valid */
 801a912:	2300      	movs	r3, #0
 801a914:	e1fd      	b.n	801ad12 <find_volume+0x482>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 801a916:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801a918:	2200      	movs	r2, #0
 801a91a:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 801a91c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801a91e:	b2da      	uxtb	r2, r3
 801a920:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801a922:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 801a924:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801a926:	785b      	ldrb	r3, [r3, #1]
 801a928:	4618      	mov	r0, r3
 801a92a:	f7fd ff43 	bl	80187b4 <disk_initialize>
 801a92e:	4603      	mov	r3, r0
 801a930:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 801a934:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 801a938:	f003 0301 	and.w	r3, r3, #1
 801a93c:	2b00      	cmp	r3, #0
 801a93e:	d001      	beq.n	801a944 <find_volume+0xb4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 801a940:	2303      	movs	r3, #3
 801a942:	e1e6      	b.n	801ad12 <find_volume+0x482>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 801a944:	79fb      	ldrb	r3, [r7, #7]
 801a946:	2b00      	cmp	r3, #0
 801a948:	d007      	beq.n	801a95a <find_volume+0xca>
 801a94a:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 801a94e:	f003 0304 	and.w	r3, r3, #4
 801a952:	2b00      	cmp	r3, #0
 801a954:	d001      	beq.n	801a95a <find_volume+0xca>
		return FR_WRITE_PROTECTED;
 801a956:	230a      	movs	r3, #10
 801a958:	e1db      	b.n	801ad12 <find_volume+0x482>
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 801a95a:	2300      	movs	r3, #0
 801a95c:	653b      	str	r3, [r7, #80]	; 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 801a95e:	6d39      	ldr	r1, [r7, #80]	; 0x50
 801a960:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 801a962:	f7ff ff3f 	bl	801a7e4 <check_fs>
 801a966:	4603      	mov	r3, r0
 801a968:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 801a96c:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 801a970:	2b02      	cmp	r3, #2
 801a972:	d149      	bne.n	801aa08 <find_volume+0x178>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 801a974:	2300      	movs	r3, #0
 801a976:	643b      	str	r3, [r7, #64]	; 0x40
 801a978:	e01e      	b.n	801a9b8 <find_volume+0x128>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 801a97a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801a97c:	f103 0234 	add.w	r2, r3, #52	; 0x34
 801a980:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 801a982:	011b      	lsls	r3, r3, #4
 801a984:	f503 73df 	add.w	r3, r3, #446	; 0x1be
 801a988:	4413      	add	r3, r2
 801a98a:	633b      	str	r3, [r7, #48]	; 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 801a98c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801a98e:	3304      	adds	r3, #4
 801a990:	781b      	ldrb	r3, [r3, #0]
 801a992:	2b00      	cmp	r3, #0
 801a994:	d006      	beq.n	801a9a4 <find_volume+0x114>
 801a996:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801a998:	3308      	adds	r3, #8
 801a99a:	4618      	mov	r0, r3
 801a99c:	f7fd ffae 	bl	80188fc <ld_dword>
 801a9a0:	4602      	mov	r2, r0
 801a9a2:	e000      	b.n	801a9a6 <find_volume+0x116>
 801a9a4:	2200      	movs	r2, #0
 801a9a6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 801a9a8:	009b      	lsls	r3, r3, #2
 801a9aa:	3358      	adds	r3, #88	; 0x58
 801a9ac:	443b      	add	r3, r7
 801a9ae:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 801a9b2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 801a9b4:	3301      	adds	r3, #1
 801a9b6:	643b      	str	r3, [r7, #64]	; 0x40
 801a9b8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 801a9ba:	2b03      	cmp	r3, #3
 801a9bc:	d9dd      	bls.n	801a97a <find_volume+0xea>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 801a9be:	2300      	movs	r3, #0
 801a9c0:	643b      	str	r3, [r7, #64]	; 0x40
		if (i) i--;
 801a9c2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 801a9c4:	2b00      	cmp	r3, #0
 801a9c6:	d002      	beq.n	801a9ce <find_volume+0x13e>
 801a9c8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 801a9ca:	3b01      	subs	r3, #1
 801a9cc:	643b      	str	r3, [r7, #64]	; 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 801a9ce:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 801a9d0:	009b      	lsls	r3, r3, #2
 801a9d2:	3358      	adds	r3, #88	; 0x58
 801a9d4:	443b      	add	r3, r7
 801a9d6:	f853 3c44 	ldr.w	r3, [r3, #-68]
 801a9da:	653b      	str	r3, [r7, #80]	; 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 801a9dc:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801a9de:	2b00      	cmp	r3, #0
 801a9e0:	d005      	beq.n	801a9ee <find_volume+0x15e>
 801a9e2:	6d39      	ldr	r1, [r7, #80]	; 0x50
 801a9e4:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 801a9e6:	f7ff fefd 	bl	801a7e4 <check_fs>
 801a9ea:	4603      	mov	r3, r0
 801a9ec:	e000      	b.n	801a9f0 <find_volume+0x160>
 801a9ee:	2303      	movs	r3, #3
 801a9f0:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 801a9f4:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 801a9f8:	2b01      	cmp	r3, #1
 801a9fa:	d905      	bls.n	801aa08 <find_volume+0x178>
 801a9fc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 801a9fe:	3301      	adds	r3, #1
 801aa00:	643b      	str	r3, [r7, #64]	; 0x40
 801aa02:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 801aa04:	2b03      	cmp	r3, #3
 801aa06:	d9e2      	bls.n	801a9ce <find_volume+0x13e>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 801aa08:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 801aa0c:	2b04      	cmp	r3, #4
 801aa0e:	d101      	bne.n	801aa14 <find_volume+0x184>
 801aa10:	2301      	movs	r3, #1
 801aa12:	e17e      	b.n	801ad12 <find_volume+0x482>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 801aa14:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 801aa18:	2b01      	cmp	r3, #1
 801aa1a:	d901      	bls.n	801aa20 <find_volume+0x190>
 801aa1c:	230d      	movs	r3, #13
 801aa1e:	e178      	b.n	801ad12 <find_volume+0x482>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 801aa20:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801aa22:	3334      	adds	r3, #52	; 0x34
 801aa24:	330b      	adds	r3, #11
 801aa26:	4618      	mov	r0, r3
 801aa28:	f7fd ff50 	bl	80188cc <ld_word>
 801aa2c:	4603      	mov	r3, r0
 801aa2e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 801aa32:	d001      	beq.n	801aa38 <find_volume+0x1a8>
 801aa34:	230d      	movs	r3, #13
 801aa36:	e16c      	b.n	801ad12 <find_volume+0x482>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 801aa38:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801aa3a:	3334      	adds	r3, #52	; 0x34
 801aa3c:	3316      	adds	r3, #22
 801aa3e:	4618      	mov	r0, r3
 801aa40:	f7fd ff44 	bl	80188cc <ld_word>
 801aa44:	4603      	mov	r3, r0
 801aa46:	64fb      	str	r3, [r7, #76]	; 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 801aa48:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 801aa4a:	2b00      	cmp	r3, #0
 801aa4c:	d106      	bne.n	801aa5c <find_volume+0x1cc>
 801aa4e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801aa50:	3334      	adds	r3, #52	; 0x34
 801aa52:	3324      	adds	r3, #36	; 0x24
 801aa54:	4618      	mov	r0, r3
 801aa56:	f7fd ff51 	bl	80188fc <ld_dword>
 801aa5a:	64f8      	str	r0, [r7, #76]	; 0x4c
		fs->fsize = fasize;
 801aa5c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801aa5e:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 801aa60:	61da      	str	r2, [r3, #28]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 801aa62:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801aa64:	f893 2044 	ldrb.w	r2, [r3, #68]	; 0x44
 801aa68:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801aa6a:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 801aa6c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801aa6e:	789b      	ldrb	r3, [r3, #2]
 801aa70:	2b01      	cmp	r3, #1
 801aa72:	d005      	beq.n	801aa80 <find_volume+0x1f0>
 801aa74:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801aa76:	789b      	ldrb	r3, [r3, #2]
 801aa78:	2b02      	cmp	r3, #2
 801aa7a:	d001      	beq.n	801aa80 <find_volume+0x1f0>
 801aa7c:	230d      	movs	r3, #13
 801aa7e:	e148      	b.n	801ad12 <find_volume+0x482>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 801aa80:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801aa82:	789b      	ldrb	r3, [r3, #2]
 801aa84:	461a      	mov	r2, r3
 801aa86:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 801aa88:	fb02 f303 	mul.w	r3, r2, r3
 801aa8c:	64fb      	str	r3, [r7, #76]	; 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 801aa8e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801aa90:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 801aa94:	b29a      	uxth	r2, r3
 801aa96:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801aa98:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 801aa9a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801aa9c:	895b      	ldrh	r3, [r3, #10]
 801aa9e:	2b00      	cmp	r3, #0
 801aaa0:	d008      	beq.n	801aab4 <find_volume+0x224>
 801aaa2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801aaa4:	895b      	ldrh	r3, [r3, #10]
 801aaa6:	461a      	mov	r2, r3
 801aaa8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801aaaa:	895b      	ldrh	r3, [r3, #10]
 801aaac:	3b01      	subs	r3, #1
 801aaae:	4013      	ands	r3, r2
 801aab0:	2b00      	cmp	r3, #0
 801aab2:	d001      	beq.n	801aab8 <find_volume+0x228>
 801aab4:	230d      	movs	r3, #13
 801aab6:	e12c      	b.n	801ad12 <find_volume+0x482>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 801aab8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801aaba:	3334      	adds	r3, #52	; 0x34
 801aabc:	3311      	adds	r3, #17
 801aabe:	4618      	mov	r0, r3
 801aac0:	f7fd ff04 	bl	80188cc <ld_word>
 801aac4:	4603      	mov	r3, r0
 801aac6:	461a      	mov	r2, r3
 801aac8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801aaca:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 801aacc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801aace:	891b      	ldrh	r3, [r3, #8]
 801aad0:	f003 030f 	and.w	r3, r3, #15
 801aad4:	b29b      	uxth	r3, r3
 801aad6:	2b00      	cmp	r3, #0
 801aad8:	d001      	beq.n	801aade <find_volume+0x24e>
 801aada:	230d      	movs	r3, #13
 801aadc:	e119      	b.n	801ad12 <find_volume+0x482>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 801aade:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801aae0:	3334      	adds	r3, #52	; 0x34
 801aae2:	3313      	adds	r3, #19
 801aae4:	4618      	mov	r0, r3
 801aae6:	f7fd fef1 	bl	80188cc <ld_word>
 801aaea:	4603      	mov	r3, r0
 801aaec:	64bb      	str	r3, [r7, #72]	; 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 801aaee:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 801aaf0:	2b00      	cmp	r3, #0
 801aaf2:	d106      	bne.n	801ab02 <find_volume+0x272>
 801aaf4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801aaf6:	3334      	adds	r3, #52	; 0x34
 801aaf8:	3320      	adds	r3, #32
 801aafa:	4618      	mov	r0, r3
 801aafc:	f7fd fefe 	bl	80188fc <ld_dword>
 801ab00:	64b8      	str	r0, [r7, #72]	; 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 801ab02:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801ab04:	3334      	adds	r3, #52	; 0x34
 801ab06:	330e      	adds	r3, #14
 801ab08:	4618      	mov	r0, r3
 801ab0a:	f7fd fedf 	bl	80188cc <ld_word>
 801ab0e:	4603      	mov	r3, r0
 801ab10:	85fb      	strh	r3, [r7, #46]	; 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 801ab12:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 801ab14:	2b00      	cmp	r3, #0
 801ab16:	d101      	bne.n	801ab1c <find_volume+0x28c>
 801ab18:	230d      	movs	r3, #13
 801ab1a:	e0fa      	b.n	801ad12 <find_volume+0x482>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 801ab1c:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 801ab1e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 801ab20:	4413      	add	r3, r2
 801ab22:	6bba      	ldr	r2, [r7, #56]	; 0x38
 801ab24:	8912      	ldrh	r2, [r2, #8]
 801ab26:	0912      	lsrs	r2, r2, #4
 801ab28:	b292      	uxth	r2, r2
 801ab2a:	4413      	add	r3, r2
 801ab2c:	62bb      	str	r3, [r7, #40]	; 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 801ab2e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 801ab30:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801ab32:	429a      	cmp	r2, r3
 801ab34:	d204      	bcs.n	801ab40 <find_volume+0x2b0>
 801ab36:	230d      	movs	r3, #13
 801ab38:	e0eb      	b.n	801ad12 <find_volume+0x482>
 801ab3a:	bf00      	nop
 801ab3c:	2000d364 	.word	0x2000d364
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 801ab40:	6cba      	ldr	r2, [r7, #72]	; 0x48
 801ab42:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801ab44:	1ad3      	subs	r3, r2, r3
 801ab46:	6bba      	ldr	r2, [r7, #56]	; 0x38
 801ab48:	8952      	ldrh	r2, [r2, #10]
 801ab4a:	fbb3 f3f2 	udiv	r3, r3, r2
 801ab4e:	627b      	str	r3, [r7, #36]	; 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 801ab50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801ab52:	2b00      	cmp	r3, #0
 801ab54:	d101      	bne.n	801ab5a <find_volume+0x2ca>
 801ab56:	230d      	movs	r3, #13
 801ab58:	e0db      	b.n	801ad12 <find_volume+0x482>
		fmt = FS_FAT32;
 801ab5a:	2303      	movs	r3, #3
 801ab5c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 801ab60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801ab62:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 801ab66:	4293      	cmp	r3, r2
 801ab68:	d802      	bhi.n	801ab70 <find_volume+0x2e0>
 801ab6a:	2302      	movs	r3, #2
 801ab6c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 801ab70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801ab72:	f640 72f5 	movw	r2, #4085	; 0xff5
 801ab76:	4293      	cmp	r3, r2
 801ab78:	d802      	bhi.n	801ab80 <find_volume+0x2f0>
 801ab7a:	2301      	movs	r3, #1
 801ab7c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 801ab80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801ab82:	1c9a      	adds	r2, r3, #2
 801ab84:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801ab86:	619a      	str	r2, [r3, #24]
		fs->volbase = bsect;							/* Volume start sector */
 801ab88:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801ab8a:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 801ab8c:	621a      	str	r2, [r3, #32]
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 801ab8e:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 801ab90:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801ab92:	441a      	add	r2, r3
 801ab94:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801ab96:	625a      	str	r2, [r3, #36]	; 0x24
		fs->database = bsect + sysect;					/* Data start sector */
 801ab98:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 801ab9a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801ab9c:	441a      	add	r2, r3
 801ab9e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801aba0:	62da      	str	r2, [r3, #44]	; 0x2c
		if (fmt == FS_FAT32) {
 801aba2:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 801aba6:	2b03      	cmp	r3, #3
 801aba8:	d11e      	bne.n	801abe8 <find_volume+0x358>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 801abaa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801abac:	3334      	adds	r3, #52	; 0x34
 801abae:	332a      	adds	r3, #42	; 0x2a
 801abb0:	4618      	mov	r0, r3
 801abb2:	f7fd fe8b 	bl	80188cc <ld_word>
 801abb6:	4603      	mov	r3, r0
 801abb8:	2b00      	cmp	r3, #0
 801abba:	d001      	beq.n	801abc0 <find_volume+0x330>
 801abbc:	230d      	movs	r3, #13
 801abbe:	e0a8      	b.n	801ad12 <find_volume+0x482>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 801abc0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801abc2:	891b      	ldrh	r3, [r3, #8]
 801abc4:	2b00      	cmp	r3, #0
 801abc6:	d001      	beq.n	801abcc <find_volume+0x33c>
 801abc8:	230d      	movs	r3, #13
 801abca:	e0a2      	b.n	801ad12 <find_volume+0x482>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 801abcc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801abce:	3334      	adds	r3, #52	; 0x34
 801abd0:	332c      	adds	r3, #44	; 0x2c
 801abd2:	4618      	mov	r0, r3
 801abd4:	f7fd fe92 	bl	80188fc <ld_dword>
 801abd8:	4602      	mov	r2, r0
 801abda:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801abdc:	629a      	str	r2, [r3, #40]	; 0x28
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 801abde:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801abe0:	699b      	ldr	r3, [r3, #24]
 801abe2:	009b      	lsls	r3, r3, #2
 801abe4:	647b      	str	r3, [r7, #68]	; 0x44
 801abe6:	e01f      	b.n	801ac28 <find_volume+0x398>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 801abe8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801abea:	891b      	ldrh	r3, [r3, #8]
 801abec:	2b00      	cmp	r3, #0
 801abee:	d101      	bne.n	801abf4 <find_volume+0x364>
 801abf0:	230d      	movs	r3, #13
 801abf2:	e08e      	b.n	801ad12 <find_volume+0x482>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 801abf4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801abf6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 801abf8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 801abfa:	441a      	add	r2, r3
 801abfc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801abfe:	629a      	str	r2, [r3, #40]	; 0x28
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 801ac00:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 801ac04:	2b02      	cmp	r3, #2
 801ac06:	d103      	bne.n	801ac10 <find_volume+0x380>
 801ac08:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801ac0a:	699b      	ldr	r3, [r3, #24]
 801ac0c:	005b      	lsls	r3, r3, #1
 801ac0e:	e00a      	b.n	801ac26 <find_volume+0x396>
 801ac10:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801ac12:	699a      	ldr	r2, [r3, #24]
 801ac14:	4613      	mov	r3, r2
 801ac16:	005b      	lsls	r3, r3, #1
 801ac18:	4413      	add	r3, r2
 801ac1a:	085a      	lsrs	r2, r3, #1
 801ac1c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801ac1e:	699b      	ldr	r3, [r3, #24]
 801ac20:	f003 0301 	and.w	r3, r3, #1
 801ac24:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 801ac26:	647b      	str	r3, [r7, #68]	; 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 801ac28:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801ac2a:	69da      	ldr	r2, [r3, #28]
 801ac2c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 801ac2e:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 801ac32:	0a5b      	lsrs	r3, r3, #9
 801ac34:	429a      	cmp	r2, r3
 801ac36:	d201      	bcs.n	801ac3c <find_volume+0x3ac>
 801ac38:	230d      	movs	r3, #13
 801ac3a:	e06a      	b.n	801ad12 <find_volume+0x482>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 801ac3c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801ac3e:	f04f 32ff 	mov.w	r2, #4294967295
 801ac42:	615a      	str	r2, [r3, #20]
 801ac44:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801ac46:	695a      	ldr	r2, [r3, #20]
 801ac48:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801ac4a:	611a      	str	r2, [r3, #16]
		fs->fsi_flag = 0x80;
 801ac4c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801ac4e:	2280      	movs	r2, #128	; 0x80
 801ac50:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 801ac52:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 801ac56:	2b03      	cmp	r3, #3
 801ac58:	d149      	bne.n	801acee <find_volume+0x45e>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 801ac5a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801ac5c:	3334      	adds	r3, #52	; 0x34
 801ac5e:	3330      	adds	r3, #48	; 0x30
 801ac60:	4618      	mov	r0, r3
 801ac62:	f7fd fe33 	bl	80188cc <ld_word>
 801ac66:	4603      	mov	r3, r0
 801ac68:	2b01      	cmp	r3, #1
 801ac6a:	d140      	bne.n	801acee <find_volume+0x45e>
			&& move_window(fs, bsect + 1) == FR_OK)
 801ac6c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801ac6e:	3301      	adds	r3, #1
 801ac70:	4619      	mov	r1, r3
 801ac72:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 801ac74:	f7fe f8da 	bl	8018e2c <move_window>
 801ac78:	4603      	mov	r3, r0
 801ac7a:	2b00      	cmp	r3, #0
 801ac7c:	d137      	bne.n	801acee <find_volume+0x45e>
		{
			fs->fsi_flag = 0;
 801ac7e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801ac80:	2200      	movs	r2, #0
 801ac82:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 801ac84:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801ac86:	3334      	adds	r3, #52	; 0x34
 801ac88:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 801ac8c:	4618      	mov	r0, r3
 801ac8e:	f7fd fe1d 	bl	80188cc <ld_word>
 801ac92:	4603      	mov	r3, r0
 801ac94:	461a      	mov	r2, r3
 801ac96:	f64a 2355 	movw	r3, #43605	; 0xaa55
 801ac9a:	429a      	cmp	r2, r3
 801ac9c:	d127      	bne.n	801acee <find_volume+0x45e>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 801ac9e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801aca0:	3334      	adds	r3, #52	; 0x34
 801aca2:	4618      	mov	r0, r3
 801aca4:	f7fd fe2a 	bl	80188fc <ld_dword>
 801aca8:	4603      	mov	r3, r0
 801acaa:	4a1c      	ldr	r2, [pc, #112]	; (801ad1c <find_volume+0x48c>)
 801acac:	4293      	cmp	r3, r2
 801acae:	d11e      	bne.n	801acee <find_volume+0x45e>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 801acb0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801acb2:	3334      	adds	r3, #52	; 0x34
 801acb4:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 801acb8:	4618      	mov	r0, r3
 801acba:	f7fd fe1f 	bl	80188fc <ld_dword>
 801acbe:	4603      	mov	r3, r0
 801acc0:	4a17      	ldr	r2, [pc, #92]	; (801ad20 <find_volume+0x490>)
 801acc2:	4293      	cmp	r3, r2
 801acc4:	d113      	bne.n	801acee <find_volume+0x45e>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 801acc6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801acc8:	3334      	adds	r3, #52	; 0x34
 801acca:	f503 73f4 	add.w	r3, r3, #488	; 0x1e8
 801acce:	4618      	mov	r0, r3
 801acd0:	f7fd fe14 	bl	80188fc <ld_dword>
 801acd4:	4602      	mov	r2, r0
 801acd6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801acd8:	615a      	str	r2, [r3, #20]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 801acda:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801acdc:	3334      	adds	r3, #52	; 0x34
 801acde:	f503 73f6 	add.w	r3, r3, #492	; 0x1ec
 801ace2:	4618      	mov	r0, r3
 801ace4:	f7fd fe0a 	bl	80188fc <ld_dword>
 801ace8:	4602      	mov	r2, r0
 801acea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801acec:	611a      	str	r2, [r3, #16]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 801acee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801acf0:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 801acf4:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 801acf6:	4b0b      	ldr	r3, [pc, #44]	; (801ad24 <find_volume+0x494>)
 801acf8:	881b      	ldrh	r3, [r3, #0]
 801acfa:	3301      	adds	r3, #1
 801acfc:	b29a      	uxth	r2, r3
 801acfe:	4b09      	ldr	r3, [pc, #36]	; (801ad24 <find_volume+0x494>)
 801ad00:	801a      	strh	r2, [r3, #0]
 801ad02:	4b08      	ldr	r3, [pc, #32]	; (801ad24 <find_volume+0x494>)
 801ad04:	881a      	ldrh	r2, [r3, #0]
 801ad06:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801ad08:	80da      	strh	r2, [r3, #6]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 801ad0a:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 801ad0c:	f7fe f826 	bl	8018d5c <clear_lock>
#endif
	return FR_OK;
 801ad10:	2300      	movs	r3, #0
}
 801ad12:	4618      	mov	r0, r3
 801ad14:	3758      	adds	r7, #88	; 0x58
 801ad16:	46bd      	mov	sp, r7
 801ad18:	bd80      	pop	{r7, pc}
 801ad1a:	bf00      	nop
 801ad1c:	41615252 	.word	0x41615252
 801ad20:	61417272 	.word	0x61417272
 801ad24:	2000d36c 	.word	0x2000d36c

0801ad28 <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 801ad28:	b580      	push	{r7, lr}
 801ad2a:	b084      	sub	sp, #16
 801ad2c:	af00      	add	r7, sp, #0
 801ad2e:	6078      	str	r0, [r7, #4]
 801ad30:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 801ad32:	2309      	movs	r3, #9
 801ad34:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 801ad36:	687b      	ldr	r3, [r7, #4]
 801ad38:	2b00      	cmp	r3, #0
 801ad3a:	d01c      	beq.n	801ad76 <validate+0x4e>
 801ad3c:	687b      	ldr	r3, [r7, #4]
 801ad3e:	681b      	ldr	r3, [r3, #0]
 801ad40:	2b00      	cmp	r3, #0
 801ad42:	d018      	beq.n	801ad76 <validate+0x4e>
 801ad44:	687b      	ldr	r3, [r7, #4]
 801ad46:	681b      	ldr	r3, [r3, #0]
 801ad48:	781b      	ldrb	r3, [r3, #0]
 801ad4a:	2b00      	cmp	r3, #0
 801ad4c:	d013      	beq.n	801ad76 <validate+0x4e>
 801ad4e:	687b      	ldr	r3, [r7, #4]
 801ad50:	889a      	ldrh	r2, [r3, #4]
 801ad52:	687b      	ldr	r3, [r7, #4]
 801ad54:	681b      	ldr	r3, [r3, #0]
 801ad56:	88db      	ldrh	r3, [r3, #6]
 801ad58:	429a      	cmp	r2, r3
 801ad5a:	d10c      	bne.n	801ad76 <validate+0x4e>
			}
		} else {
			res = FR_TIMEOUT;
		}
#else
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 801ad5c:	687b      	ldr	r3, [r7, #4]
 801ad5e:	681b      	ldr	r3, [r3, #0]
 801ad60:	785b      	ldrb	r3, [r3, #1]
 801ad62:	4618      	mov	r0, r3
 801ad64:	f7fd fd0c 	bl	8018780 <disk_status>
 801ad68:	4603      	mov	r3, r0
 801ad6a:	f003 0301 	and.w	r3, r3, #1
 801ad6e:	2b00      	cmp	r3, #0
 801ad70:	d101      	bne.n	801ad76 <validate+0x4e>
			res = FR_OK;
 801ad72:	2300      	movs	r3, #0
 801ad74:	73fb      	strb	r3, [r7, #15]
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 801ad76:	7bfb      	ldrb	r3, [r7, #15]
 801ad78:	2b00      	cmp	r3, #0
 801ad7a:	d102      	bne.n	801ad82 <validate+0x5a>
 801ad7c:	687b      	ldr	r3, [r7, #4]
 801ad7e:	681b      	ldr	r3, [r3, #0]
 801ad80:	e000      	b.n	801ad84 <validate+0x5c>
 801ad82:	2300      	movs	r3, #0
 801ad84:	683a      	ldr	r2, [r7, #0]
 801ad86:	6013      	str	r3, [r2, #0]
	return res;
 801ad88:	7bfb      	ldrb	r3, [r7, #15]
}
 801ad8a:	4618      	mov	r0, r3
 801ad8c:	3710      	adds	r7, #16
 801ad8e:	46bd      	mov	sp, r7
 801ad90:	bd80      	pop	{r7, pc}
	...

0801ad94 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 801ad94:	b580      	push	{r7, lr}
 801ad96:	b088      	sub	sp, #32
 801ad98:	af00      	add	r7, sp, #0
 801ad9a:	60f8      	str	r0, [r7, #12]
 801ad9c:	60b9      	str	r1, [r7, #8]
 801ad9e:	4613      	mov	r3, r2
 801ada0:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 801ada2:	68bb      	ldr	r3, [r7, #8]
 801ada4:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 801ada6:	f107 0310 	add.w	r3, r7, #16
 801adaa:	4618      	mov	r0, r3
 801adac:	f7ff fcd5 	bl	801a75a <get_ldnumber>
 801adb0:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 801adb2:	69fb      	ldr	r3, [r7, #28]
 801adb4:	2b00      	cmp	r3, #0
 801adb6:	da01      	bge.n	801adbc <f_mount+0x28>
 801adb8:	230b      	movs	r3, #11
 801adba:	e02b      	b.n	801ae14 <f_mount+0x80>
	cfs = FatFs[vol];					/* Pointer to fs object */
 801adbc:	4a17      	ldr	r2, [pc, #92]	; (801ae1c <f_mount+0x88>)
 801adbe:	69fb      	ldr	r3, [r7, #28]
 801adc0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 801adc4:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 801adc6:	69bb      	ldr	r3, [r7, #24]
 801adc8:	2b00      	cmp	r3, #0
 801adca:	d005      	beq.n	801add8 <f_mount+0x44>
#if _FS_LOCK != 0
		clear_lock(cfs);
 801adcc:	69b8      	ldr	r0, [r7, #24]
 801adce:	f7fd ffc5 	bl	8018d5c <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 801add2:	69bb      	ldr	r3, [r7, #24]
 801add4:	2200      	movs	r2, #0
 801add6:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 801add8:	68fb      	ldr	r3, [r7, #12]
 801adda:	2b00      	cmp	r3, #0
 801addc:	d002      	beq.n	801ade4 <f_mount+0x50>
		fs->fs_type = 0;				/* Clear new fs object */
 801adde:	68fb      	ldr	r3, [r7, #12]
 801ade0:	2200      	movs	r2, #0
 801ade2:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 801ade4:	68fa      	ldr	r2, [r7, #12]
 801ade6:	490d      	ldr	r1, [pc, #52]	; (801ae1c <f_mount+0x88>)
 801ade8:	69fb      	ldr	r3, [r7, #28]
 801adea:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 801adee:	68fb      	ldr	r3, [r7, #12]
 801adf0:	2b00      	cmp	r3, #0
 801adf2:	d002      	beq.n	801adfa <f_mount+0x66>
 801adf4:	79fb      	ldrb	r3, [r7, #7]
 801adf6:	2b01      	cmp	r3, #1
 801adf8:	d001      	beq.n	801adfe <f_mount+0x6a>
 801adfa:	2300      	movs	r3, #0
 801adfc:	e00a      	b.n	801ae14 <f_mount+0x80>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 801adfe:	f107 010c 	add.w	r1, r7, #12
 801ae02:	f107 0308 	add.w	r3, r7, #8
 801ae06:	2200      	movs	r2, #0
 801ae08:	4618      	mov	r0, r3
 801ae0a:	f7ff fd41 	bl	801a890 <find_volume>
 801ae0e:	4603      	mov	r3, r0
 801ae10:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 801ae12:	7dfb      	ldrb	r3, [r7, #23]
}
 801ae14:	4618      	mov	r0, r3
 801ae16:	3720      	adds	r7, #32
 801ae18:	46bd      	mov	sp, r7
 801ae1a:	bd80      	pop	{r7, pc}
 801ae1c:	2000d364 	.word	0x2000d364

0801ae20 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 801ae20:	b580      	push	{r7, lr}
 801ae22:	b09a      	sub	sp, #104	; 0x68
 801ae24:	af00      	add	r7, sp, #0
 801ae26:	60f8      	str	r0, [r7, #12]
 801ae28:	60b9      	str	r1, [r7, #8]
 801ae2a:	4613      	mov	r3, r2
 801ae2c:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 801ae2e:	68fb      	ldr	r3, [r7, #12]
 801ae30:	2b00      	cmp	r3, #0
 801ae32:	d101      	bne.n	801ae38 <f_open+0x18>
 801ae34:	2309      	movs	r3, #9
 801ae36:	e1bd      	b.n	801b1b4 <f_open+0x394>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 801ae38:	79fb      	ldrb	r3, [r7, #7]
 801ae3a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 801ae3e:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 801ae40:	79fa      	ldrb	r2, [r7, #7]
 801ae42:	f107 0110 	add.w	r1, r7, #16
 801ae46:	f107 0308 	add.w	r3, r7, #8
 801ae4a:	4618      	mov	r0, r3
 801ae4c:	f7ff fd20 	bl	801a890 <find_volume>
 801ae50:	4603      	mov	r3, r0
 801ae52:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
	if (res == FR_OK) {
 801ae56:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 801ae5a:	2b00      	cmp	r3, #0
 801ae5c:	f040 81a1 	bne.w	801b1a2 <f_open+0x382>
		dj.obj.fs = fs;
 801ae60:	693b      	ldr	r3, [r7, #16]
 801ae62:	617b      	str	r3, [r7, #20]
		INIT_NAMBUF(fs);
 801ae64:	f44f 7000 	mov.w	r0, #512	; 0x200
 801ae68:	f001 fba9 	bl	801c5be <ff_memalloc>
 801ae6c:	65b8      	str	r0, [r7, #88]	; 0x58
 801ae6e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 801ae70:	2b00      	cmp	r3, #0
 801ae72:	d101      	bne.n	801ae78 <f_open+0x58>
 801ae74:	2311      	movs	r3, #17
 801ae76:	e19d      	b.n	801b1b4 <f_open+0x394>
 801ae78:	693b      	ldr	r3, [r7, #16]
 801ae7a:	6dba      	ldr	r2, [r7, #88]	; 0x58
 801ae7c:	60da      	str	r2, [r3, #12]
		res = follow_path(&dj, path);	/* Follow the file path */
 801ae7e:	68ba      	ldr	r2, [r7, #8]
 801ae80:	f107 0314 	add.w	r3, r7, #20
 801ae84:	4611      	mov	r1, r2
 801ae86:	4618      	mov	r0, r3
 801ae88:	f7ff fbf6 	bl	801a678 <follow_path>
 801ae8c:	4603      	mov	r3, r0
 801ae8e:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 801ae92:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 801ae96:	2b00      	cmp	r3, #0
 801ae98:	d11a      	bne.n	801aed0 <f_open+0xb0>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 801ae9a:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 801ae9e:	b25b      	sxtb	r3, r3
 801aea0:	2b00      	cmp	r3, #0
 801aea2:	da03      	bge.n	801aeac <f_open+0x8c>
				res = FR_INVALID_NAME;
 801aea4:	2306      	movs	r3, #6
 801aea6:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 801aeaa:	e011      	b.n	801aed0 <f_open+0xb0>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 801aeac:	79fb      	ldrb	r3, [r7, #7]
 801aeae:	f023 0301 	bic.w	r3, r3, #1
 801aeb2:	2b00      	cmp	r3, #0
 801aeb4:	bf14      	ite	ne
 801aeb6:	2301      	movne	r3, #1
 801aeb8:	2300      	moveq	r3, #0
 801aeba:	b2db      	uxtb	r3, r3
 801aebc:	461a      	mov	r2, r3
 801aebe:	f107 0314 	add.w	r3, r7, #20
 801aec2:	4611      	mov	r1, r2
 801aec4:	4618      	mov	r0, r3
 801aec6:	f7fd fe01 	bl	8018acc <chk_lock>
 801aeca:	4603      	mov	r3, r0
 801aecc:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 801aed0:	79fb      	ldrb	r3, [r7, #7]
 801aed2:	f003 031c 	and.w	r3, r3, #28
 801aed6:	2b00      	cmp	r3, #0
 801aed8:	d07f      	beq.n	801afda <f_open+0x1ba>
			if (res != FR_OK) {					/* No file, create new */
 801aeda:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 801aede:	2b00      	cmp	r3, #0
 801aee0:	d017      	beq.n	801af12 <f_open+0xf2>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 801aee2:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 801aee6:	2b04      	cmp	r3, #4
 801aee8:	d10e      	bne.n	801af08 <f_open+0xe8>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 801aeea:	f7fd fe4b 	bl	8018b84 <enq_lock>
 801aeee:	4603      	mov	r3, r0
 801aef0:	2b00      	cmp	r3, #0
 801aef2:	d006      	beq.n	801af02 <f_open+0xe2>
 801aef4:	f107 0314 	add.w	r3, r7, #20
 801aef8:	4618      	mov	r0, r3
 801aefa:	f7ff f82f 	bl	8019f5c <dir_register>
 801aefe:	4603      	mov	r3, r0
 801af00:	e000      	b.n	801af04 <f_open+0xe4>
 801af02:	2312      	movs	r3, #18
 801af04:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 801af08:	79fb      	ldrb	r3, [r7, #7]
 801af0a:	f043 0308 	orr.w	r3, r3, #8
 801af0e:	71fb      	strb	r3, [r7, #7]
 801af10:	e010      	b.n	801af34 <f_open+0x114>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 801af12:	7ebb      	ldrb	r3, [r7, #26]
 801af14:	f003 0311 	and.w	r3, r3, #17
 801af18:	2b00      	cmp	r3, #0
 801af1a:	d003      	beq.n	801af24 <f_open+0x104>
					res = FR_DENIED;
 801af1c:	2307      	movs	r3, #7
 801af1e:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 801af22:	e007      	b.n	801af34 <f_open+0x114>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 801af24:	79fb      	ldrb	r3, [r7, #7]
 801af26:	f003 0304 	and.w	r3, r3, #4
 801af2a:	2b00      	cmp	r3, #0
 801af2c:	d002      	beq.n	801af34 <f_open+0x114>
 801af2e:	2308      	movs	r3, #8
 801af30:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 801af34:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 801af38:	2b00      	cmp	r3, #0
 801af3a:	d168      	bne.n	801b00e <f_open+0x1ee>
 801af3c:	79fb      	ldrb	r3, [r7, #7]
 801af3e:	f003 0308 	and.w	r3, r3, #8
 801af42:	2b00      	cmp	r3, #0
 801af44:	d063      	beq.n	801b00e <f_open+0x1ee>
				dw = GET_FATTIME();
 801af46:	f7fd fcb9 	bl	80188bc <get_fattime>
 801af4a:	6578      	str	r0, [r7, #84]	; 0x54
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 801af4c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801af4e:	330e      	adds	r3, #14
 801af50:	6d79      	ldr	r1, [r7, #84]	; 0x54
 801af52:	4618      	mov	r0, r3
 801af54:	f7fd fd10 	bl	8018978 <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 801af58:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801af5a:	3316      	adds	r3, #22
 801af5c:	6d79      	ldr	r1, [r7, #84]	; 0x54
 801af5e:	4618      	mov	r0, r3
 801af60:	f7fd fd0a 	bl	8018978 <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 801af64:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801af66:	330b      	adds	r3, #11
 801af68:	2220      	movs	r2, #32
 801af6a:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 801af6c:	693b      	ldr	r3, [r7, #16]
 801af6e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 801af70:	4611      	mov	r1, r2
 801af72:	4618      	mov	r0, r3
 801af74:	f7fe fc61 	bl	801983a <ld_clust>
 801af78:	6538      	str	r0, [r7, #80]	; 0x50
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 801af7a:	693b      	ldr	r3, [r7, #16]
 801af7c:	6b79      	ldr	r1, [r7, #52]	; 0x34
 801af7e:	2200      	movs	r2, #0
 801af80:	4618      	mov	r0, r3
 801af82:	f7fe fc79 	bl	8019878 <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 801af86:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801af88:	331c      	adds	r3, #28
 801af8a:	2100      	movs	r1, #0
 801af8c:	4618      	mov	r0, r3
 801af8e:	f7fd fcf3 	bl	8018978 <st_dword>
					fs->wflag = 1;
 801af92:	693b      	ldr	r3, [r7, #16]
 801af94:	2201      	movs	r2, #1
 801af96:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 801af98:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801af9a:	2b00      	cmp	r3, #0
 801af9c:	d037      	beq.n	801b00e <f_open+0x1ee>
						dw = fs->winsect;
 801af9e:	693b      	ldr	r3, [r7, #16]
 801afa0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801afa2:	657b      	str	r3, [r7, #84]	; 0x54
						res = remove_chain(&dj.obj, cl, 0);
 801afa4:	f107 0314 	add.w	r3, r7, #20
 801afa8:	2200      	movs	r2, #0
 801afaa:	6d39      	ldr	r1, [r7, #80]	; 0x50
 801afac:	4618      	mov	r0, r3
 801afae:	f7fe f98c 	bl	80192ca <remove_chain>
 801afb2:	4603      	mov	r3, r0
 801afb4:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
						if (res == FR_OK) {
 801afb8:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 801afbc:	2b00      	cmp	r3, #0
 801afbe:	d126      	bne.n	801b00e <f_open+0x1ee>
							res = move_window(fs, dw);
 801afc0:	693b      	ldr	r3, [r7, #16]
 801afc2:	6d79      	ldr	r1, [r7, #84]	; 0x54
 801afc4:	4618      	mov	r0, r3
 801afc6:	f7fd ff31 	bl	8018e2c <move_window>
 801afca:	4603      	mov	r3, r0
 801afcc:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 801afd0:	693b      	ldr	r3, [r7, #16]
 801afd2:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 801afd4:	3a01      	subs	r2, #1
 801afd6:	611a      	str	r2, [r3, #16]
 801afd8:	e019      	b.n	801b00e <f_open+0x1ee>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 801afda:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 801afde:	2b00      	cmp	r3, #0
 801afe0:	d115      	bne.n	801b00e <f_open+0x1ee>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 801afe2:	7ebb      	ldrb	r3, [r7, #26]
 801afe4:	f003 0310 	and.w	r3, r3, #16
 801afe8:	2b00      	cmp	r3, #0
 801afea:	d003      	beq.n	801aff4 <f_open+0x1d4>
					res = FR_NO_FILE;
 801afec:	2304      	movs	r3, #4
 801afee:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 801aff2:	e00c      	b.n	801b00e <f_open+0x1ee>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 801aff4:	79fb      	ldrb	r3, [r7, #7]
 801aff6:	f003 0302 	and.w	r3, r3, #2
 801affa:	2b00      	cmp	r3, #0
 801affc:	d007      	beq.n	801b00e <f_open+0x1ee>
 801affe:	7ebb      	ldrb	r3, [r7, #26]
 801b000:	f003 0301 	and.w	r3, r3, #1
 801b004:	2b00      	cmp	r3, #0
 801b006:	d002      	beq.n	801b00e <f_open+0x1ee>
						res = FR_DENIED;
 801b008:	2307      	movs	r3, #7
 801b00a:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
					}
				}
			}
		}
		if (res == FR_OK) {
 801b00e:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 801b012:	2b00      	cmp	r3, #0
 801b014:	d128      	bne.n	801b068 <f_open+0x248>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 801b016:	79fb      	ldrb	r3, [r7, #7]
 801b018:	f003 0308 	and.w	r3, r3, #8
 801b01c:	2b00      	cmp	r3, #0
 801b01e:	d003      	beq.n	801b028 <f_open+0x208>
				mode |= FA_MODIFIED;
 801b020:	79fb      	ldrb	r3, [r7, #7]
 801b022:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801b026:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 801b028:	693b      	ldr	r3, [r7, #16]
 801b02a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 801b02c:	68fb      	ldr	r3, [r7, #12]
 801b02e:	625a      	str	r2, [r3, #36]	; 0x24
			fp->dir_ptr = dj.dir;
 801b030:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 801b032:	68fb      	ldr	r3, [r7, #12]
 801b034:	629a      	str	r2, [r3, #40]	; 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 801b036:	79fb      	ldrb	r3, [r7, #7]
 801b038:	f023 0301 	bic.w	r3, r3, #1
 801b03c:	2b00      	cmp	r3, #0
 801b03e:	bf14      	ite	ne
 801b040:	2301      	movne	r3, #1
 801b042:	2300      	moveq	r3, #0
 801b044:	b2db      	uxtb	r3, r3
 801b046:	461a      	mov	r2, r3
 801b048:	f107 0314 	add.w	r3, r7, #20
 801b04c:	4611      	mov	r1, r2
 801b04e:	4618      	mov	r0, r3
 801b050:	f7fd fdba 	bl	8018bc8 <inc_lock>
 801b054:	4602      	mov	r2, r0
 801b056:	68fb      	ldr	r3, [r7, #12]
 801b058:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 801b05a:	68fb      	ldr	r3, [r7, #12]
 801b05c:	691b      	ldr	r3, [r3, #16]
 801b05e:	2b00      	cmp	r3, #0
 801b060:	d102      	bne.n	801b068 <f_open+0x248>
 801b062:	2302      	movs	r3, #2
 801b064:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
				}
			}
		}
#endif

		if (res == FR_OK) {
 801b068:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 801b06c:	2b00      	cmp	r3, #0
 801b06e:	f040 8095 	bne.w	801b19c <f_open+0x37c>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 801b072:	693b      	ldr	r3, [r7, #16]
 801b074:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 801b076:	4611      	mov	r1, r2
 801b078:	4618      	mov	r0, r3
 801b07a:	f7fe fbde 	bl	801983a <ld_clust>
 801b07e:	4602      	mov	r2, r0
 801b080:	68fb      	ldr	r3, [r7, #12]
 801b082:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 801b084:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801b086:	331c      	adds	r3, #28
 801b088:	4618      	mov	r0, r3
 801b08a:	f7fd fc37 	bl	80188fc <ld_dword>
 801b08e:	4602      	mov	r2, r0
 801b090:	68fb      	ldr	r3, [r7, #12]
 801b092:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 801b094:	68fb      	ldr	r3, [r7, #12]
 801b096:	2200      	movs	r2, #0
 801b098:	62da      	str	r2, [r3, #44]	; 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 801b09a:	693a      	ldr	r2, [r7, #16]
 801b09c:	68fb      	ldr	r3, [r7, #12]
 801b09e:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 801b0a0:	693b      	ldr	r3, [r7, #16]
 801b0a2:	88da      	ldrh	r2, [r3, #6]
 801b0a4:	68fb      	ldr	r3, [r7, #12]
 801b0a6:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 801b0a8:	68fb      	ldr	r3, [r7, #12]
 801b0aa:	79fa      	ldrb	r2, [r7, #7]
 801b0ac:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 801b0ae:	68fb      	ldr	r3, [r7, #12]
 801b0b0:	2200      	movs	r2, #0
 801b0b2:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 801b0b4:	68fb      	ldr	r3, [r7, #12]
 801b0b6:	2200      	movs	r2, #0
 801b0b8:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 801b0ba:	68fb      	ldr	r3, [r7, #12]
 801b0bc:	2200      	movs	r2, #0
 801b0be:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 801b0c0:	68fb      	ldr	r3, [r7, #12]
 801b0c2:	3330      	adds	r3, #48	; 0x30
 801b0c4:	f44f 7200 	mov.w	r2, #512	; 0x200
 801b0c8:	2100      	movs	r1, #0
 801b0ca:	4618      	mov	r0, r3
 801b0cc:	f7fd fca1 	bl	8018a12 <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 801b0d0:	79fb      	ldrb	r3, [r7, #7]
 801b0d2:	f003 0320 	and.w	r3, r3, #32
 801b0d6:	2b00      	cmp	r3, #0
 801b0d8:	d060      	beq.n	801b19c <f_open+0x37c>
 801b0da:	68fb      	ldr	r3, [r7, #12]
 801b0dc:	68db      	ldr	r3, [r3, #12]
 801b0de:	2b00      	cmp	r3, #0
 801b0e0:	d05c      	beq.n	801b19c <f_open+0x37c>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 801b0e2:	68fb      	ldr	r3, [r7, #12]
 801b0e4:	68da      	ldr	r2, [r3, #12]
 801b0e6:	68fb      	ldr	r3, [r7, #12]
 801b0e8:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 801b0ea:	693b      	ldr	r3, [r7, #16]
 801b0ec:	895b      	ldrh	r3, [r3, #10]
 801b0ee:	025b      	lsls	r3, r3, #9
 801b0f0:	64fb      	str	r3, [r7, #76]	; 0x4c
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 801b0f2:	68fb      	ldr	r3, [r7, #12]
 801b0f4:	689b      	ldr	r3, [r3, #8]
 801b0f6:	663b      	str	r3, [r7, #96]	; 0x60
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 801b0f8:	68fb      	ldr	r3, [r7, #12]
 801b0fa:	68db      	ldr	r3, [r3, #12]
 801b0fc:	65fb      	str	r3, [r7, #92]	; 0x5c
 801b0fe:	e016      	b.n	801b12e <f_open+0x30e>
					clst = get_fat(&fp->obj, clst);
 801b100:	68fb      	ldr	r3, [r7, #12]
 801b102:	6e39      	ldr	r1, [r7, #96]	; 0x60
 801b104:	4618      	mov	r0, r3
 801b106:	f7fd ff4c 	bl	8018fa2 <get_fat>
 801b10a:	6638      	str	r0, [r7, #96]	; 0x60
					if (clst <= 1) res = FR_INT_ERR;
 801b10c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 801b10e:	2b01      	cmp	r3, #1
 801b110:	d802      	bhi.n	801b118 <f_open+0x2f8>
 801b112:	2302      	movs	r3, #2
 801b114:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 801b118:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 801b11a:	f1b3 3fff 	cmp.w	r3, #4294967295
 801b11e:	d102      	bne.n	801b126 <f_open+0x306>
 801b120:	2301      	movs	r3, #1
 801b122:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 801b126:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 801b128:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 801b12a:	1ad3      	subs	r3, r2, r3
 801b12c:	65fb      	str	r3, [r7, #92]	; 0x5c
 801b12e:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 801b132:	2b00      	cmp	r3, #0
 801b134:	d103      	bne.n	801b13e <f_open+0x31e>
 801b136:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 801b138:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 801b13a:	429a      	cmp	r2, r3
 801b13c:	d8e0      	bhi.n	801b100 <f_open+0x2e0>
				}
				fp->clust = clst;
 801b13e:	68fb      	ldr	r3, [r7, #12]
 801b140:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 801b142:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 801b144:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 801b148:	2b00      	cmp	r3, #0
 801b14a:	d127      	bne.n	801b19c <f_open+0x37c>
 801b14c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 801b14e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801b152:	2b00      	cmp	r3, #0
 801b154:	d022      	beq.n	801b19c <f_open+0x37c>
					if ((sc = clust2sect(fs, clst)) == 0) {
 801b156:	693b      	ldr	r3, [r7, #16]
 801b158:	6e39      	ldr	r1, [r7, #96]	; 0x60
 801b15a:	4618      	mov	r0, r3
 801b15c:	f7fd ff02 	bl	8018f64 <clust2sect>
 801b160:	64b8      	str	r0, [r7, #72]	; 0x48
 801b162:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 801b164:	2b00      	cmp	r3, #0
 801b166:	d103      	bne.n	801b170 <f_open+0x350>
						res = FR_INT_ERR;
 801b168:	2302      	movs	r3, #2
 801b16a:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 801b16e:	e015      	b.n	801b19c <f_open+0x37c>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 801b170:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 801b172:	0a5a      	lsrs	r2, r3, #9
 801b174:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 801b176:	441a      	add	r2, r3
 801b178:	68fb      	ldr	r3, [r7, #12]
 801b17a:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 801b17c:	693b      	ldr	r3, [r7, #16]
 801b17e:	7858      	ldrb	r0, [r3, #1]
 801b180:	68fb      	ldr	r3, [r7, #12]
 801b182:	f103 0130 	add.w	r1, r3, #48	; 0x30
 801b186:	68fb      	ldr	r3, [r7, #12]
 801b188:	6a1a      	ldr	r2, [r3, #32]
 801b18a:	2301      	movs	r3, #1
 801b18c:	f7fd fb38 	bl	8018800 <disk_read>
 801b190:	4603      	mov	r3, r0
 801b192:	2b00      	cmp	r3, #0
 801b194:	d002      	beq.n	801b19c <f_open+0x37c>
 801b196:	2301      	movs	r3, #1
 801b198:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
				}
			}
#endif
		}

		FREE_NAMBUF();
 801b19c:	6db8      	ldr	r0, [r7, #88]	; 0x58
 801b19e:	f001 fa1a 	bl	801c5d6 <ff_memfree>
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 801b1a2:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 801b1a6:	2b00      	cmp	r3, #0
 801b1a8:	d002      	beq.n	801b1b0 <f_open+0x390>
 801b1aa:	68fb      	ldr	r3, [r7, #12]
 801b1ac:	2200      	movs	r2, #0
 801b1ae:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 801b1b0:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 801b1b4:	4618      	mov	r0, r3
 801b1b6:	3768      	adds	r7, #104	; 0x68
 801b1b8:	46bd      	mov	sp, r7
 801b1ba:	bd80      	pop	{r7, pc}

0801b1bc <f_read>:
	FIL* fp, 	/* Pointer to the file object */
	void* buff,	/* Pointer to data buffer */
	UINT btr,	/* Number of bytes to read */
	UINT* br	/* Pointer to number of bytes read */
)
{
 801b1bc:	b580      	push	{r7, lr}
 801b1be:	b08e      	sub	sp, #56	; 0x38
 801b1c0:	af00      	add	r7, sp, #0
 801b1c2:	60f8      	str	r0, [r7, #12]
 801b1c4:	60b9      	str	r1, [r7, #8]
 801b1c6:	607a      	str	r2, [r7, #4]
 801b1c8:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	FSIZE_t remain;
	UINT rcnt, cc, csect;
	BYTE *rbuff = (BYTE*)buff;
 801b1ca:	68bb      	ldr	r3, [r7, #8]
 801b1cc:	627b      	str	r3, [r7, #36]	; 0x24


	*br = 0;	/* Clear read byte counter */
 801b1ce:	683b      	ldr	r3, [r7, #0]
 801b1d0:	2200      	movs	r2, #0
 801b1d2:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);				/* Check validity of the file object */
 801b1d4:	68fb      	ldr	r3, [r7, #12]
 801b1d6:	f107 0214 	add.w	r2, r7, #20
 801b1da:	4611      	mov	r1, r2
 801b1dc:	4618      	mov	r0, r3
 801b1de:	f7ff fda3 	bl	801ad28 <validate>
 801b1e2:	4603      	mov	r3, r0
 801b1e4:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 801b1e8:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 801b1ec:	2b00      	cmp	r3, #0
 801b1ee:	d107      	bne.n	801b200 <f_read+0x44>
 801b1f0:	68fb      	ldr	r3, [r7, #12]
 801b1f2:	7d5b      	ldrb	r3, [r3, #21]
 801b1f4:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 801b1f8:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 801b1fc:	2b00      	cmp	r3, #0
 801b1fe:	d002      	beq.n	801b206 <f_read+0x4a>
 801b200:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 801b204:	e115      	b.n	801b432 <f_read+0x276>
	if (!(fp->flag & FA_READ)) LEAVE_FF(fs, FR_DENIED); /* Check access mode */
 801b206:	68fb      	ldr	r3, [r7, #12]
 801b208:	7d1b      	ldrb	r3, [r3, #20]
 801b20a:	f003 0301 	and.w	r3, r3, #1
 801b20e:	2b00      	cmp	r3, #0
 801b210:	d101      	bne.n	801b216 <f_read+0x5a>
 801b212:	2307      	movs	r3, #7
 801b214:	e10d      	b.n	801b432 <f_read+0x276>
	remain = fp->obj.objsize - fp->fptr;
 801b216:	68fb      	ldr	r3, [r7, #12]
 801b218:	68da      	ldr	r2, [r3, #12]
 801b21a:	68fb      	ldr	r3, [r7, #12]
 801b21c:	699b      	ldr	r3, [r3, #24]
 801b21e:	1ad3      	subs	r3, r2, r3
 801b220:	623b      	str	r3, [r7, #32]
	if (btr > remain) btr = (UINT)remain;		/* Truncate btr by remaining bytes */
 801b222:	687a      	ldr	r2, [r7, #4]
 801b224:	6a3b      	ldr	r3, [r7, #32]
 801b226:	429a      	cmp	r2, r3
 801b228:	f240 80fe 	bls.w	801b428 <f_read+0x26c>
 801b22c:	6a3b      	ldr	r3, [r7, #32]
 801b22e:	607b      	str	r3, [r7, #4]

	for ( ;  btr;								/* Repeat until all data read */
 801b230:	e0fa      	b.n	801b428 <f_read+0x26c>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
		if (fp->fptr % SS(fs) == 0) {			/* On the sector boundary? */
 801b232:	68fb      	ldr	r3, [r7, #12]
 801b234:	699b      	ldr	r3, [r3, #24]
 801b236:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801b23a:	2b00      	cmp	r3, #0
 801b23c:	f040 80c6 	bne.w	801b3cc <f_read+0x210>
			csect = (UINT)(fp->fptr / SS(fs) & (fs->csize - 1));	/* Sector offset in the cluster */
 801b240:	68fb      	ldr	r3, [r7, #12]
 801b242:	699b      	ldr	r3, [r3, #24]
 801b244:	0a5b      	lsrs	r3, r3, #9
 801b246:	697a      	ldr	r2, [r7, #20]
 801b248:	8952      	ldrh	r2, [r2, #10]
 801b24a:	3a01      	subs	r2, #1
 801b24c:	4013      	ands	r3, r2
 801b24e:	61fb      	str	r3, [r7, #28]
			if (csect == 0) {					/* On the cluster boundary? */
 801b250:	69fb      	ldr	r3, [r7, #28]
 801b252:	2b00      	cmp	r3, #0
 801b254:	d12f      	bne.n	801b2b6 <f_read+0xfa>
				if (fp->fptr == 0) {			/* On the top of the file? */
 801b256:	68fb      	ldr	r3, [r7, #12]
 801b258:	699b      	ldr	r3, [r3, #24]
 801b25a:	2b00      	cmp	r3, #0
 801b25c:	d103      	bne.n	801b266 <f_read+0xaa>
					clst = fp->obj.sclust;		/* Follow cluster chain from the origin */
 801b25e:	68fb      	ldr	r3, [r7, #12]
 801b260:	689b      	ldr	r3, [r3, #8]
 801b262:	633b      	str	r3, [r7, #48]	; 0x30
 801b264:	e013      	b.n	801b28e <f_read+0xd2>
				} else {						/* Middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 801b266:	68fb      	ldr	r3, [r7, #12]
 801b268:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801b26a:	2b00      	cmp	r3, #0
 801b26c:	d007      	beq.n	801b27e <f_read+0xc2>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 801b26e:	68fb      	ldr	r3, [r7, #12]
 801b270:	699b      	ldr	r3, [r3, #24]
 801b272:	4619      	mov	r1, r3
 801b274:	68f8      	ldr	r0, [r7, #12]
 801b276:	f7fe f925 	bl	80194c4 <clmt_clust>
 801b27a:	6338      	str	r0, [r7, #48]	; 0x30
 801b27c:	e007      	b.n	801b28e <f_read+0xd2>
					} else
#endif
					{
						clst = get_fat(&fp->obj, fp->clust);	/* Follow cluster chain on the FAT */
 801b27e:	68fa      	ldr	r2, [r7, #12]
 801b280:	68fb      	ldr	r3, [r7, #12]
 801b282:	69db      	ldr	r3, [r3, #28]
 801b284:	4619      	mov	r1, r3
 801b286:	4610      	mov	r0, r2
 801b288:	f7fd fe8b 	bl	8018fa2 <get_fat>
 801b28c:	6338      	str	r0, [r7, #48]	; 0x30
					}
				}
				if (clst < 2) ABORT(fs, FR_INT_ERR);
 801b28e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801b290:	2b01      	cmp	r3, #1
 801b292:	d804      	bhi.n	801b29e <f_read+0xe2>
 801b294:	68fb      	ldr	r3, [r7, #12]
 801b296:	2202      	movs	r2, #2
 801b298:	755a      	strb	r2, [r3, #21]
 801b29a:	2302      	movs	r3, #2
 801b29c:	e0c9      	b.n	801b432 <f_read+0x276>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 801b29e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801b2a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 801b2a4:	d104      	bne.n	801b2b0 <f_read+0xf4>
 801b2a6:	68fb      	ldr	r3, [r7, #12]
 801b2a8:	2201      	movs	r2, #1
 801b2aa:	755a      	strb	r2, [r3, #21]
 801b2ac:	2301      	movs	r3, #1
 801b2ae:	e0c0      	b.n	801b432 <f_read+0x276>
				fp->clust = clst;				/* Update current cluster */
 801b2b0:	68fb      	ldr	r3, [r7, #12]
 801b2b2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 801b2b4:	61da      	str	r2, [r3, #28]
			}
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 801b2b6:	697a      	ldr	r2, [r7, #20]
 801b2b8:	68fb      	ldr	r3, [r7, #12]
 801b2ba:	69db      	ldr	r3, [r3, #28]
 801b2bc:	4619      	mov	r1, r3
 801b2be:	4610      	mov	r0, r2
 801b2c0:	f7fd fe50 	bl	8018f64 <clust2sect>
 801b2c4:	61b8      	str	r0, [r7, #24]
			if (!sect) ABORT(fs, FR_INT_ERR);
 801b2c6:	69bb      	ldr	r3, [r7, #24]
 801b2c8:	2b00      	cmp	r3, #0
 801b2ca:	d104      	bne.n	801b2d6 <f_read+0x11a>
 801b2cc:	68fb      	ldr	r3, [r7, #12]
 801b2ce:	2202      	movs	r2, #2
 801b2d0:	755a      	strb	r2, [r3, #21]
 801b2d2:	2302      	movs	r3, #2
 801b2d4:	e0ad      	b.n	801b432 <f_read+0x276>
			sect += csect;
 801b2d6:	69ba      	ldr	r2, [r7, #24]
 801b2d8:	69fb      	ldr	r3, [r7, #28]
 801b2da:	4413      	add	r3, r2
 801b2dc:	61bb      	str	r3, [r7, #24]
			cc = btr / SS(fs);					/* When remaining bytes >= sector size, */
 801b2de:	687b      	ldr	r3, [r7, #4]
 801b2e0:	0a5b      	lsrs	r3, r3, #9
 801b2e2:	62bb      	str	r3, [r7, #40]	; 0x28
			if (cc) {							/* Read maximum contiguous sectors directly */
 801b2e4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801b2e6:	2b00      	cmp	r3, #0
 801b2e8:	d039      	beq.n	801b35e <f_read+0x1a2>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 801b2ea:	69fa      	ldr	r2, [r7, #28]
 801b2ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801b2ee:	4413      	add	r3, r2
 801b2f0:	697a      	ldr	r2, [r7, #20]
 801b2f2:	8952      	ldrh	r2, [r2, #10]
 801b2f4:	4293      	cmp	r3, r2
 801b2f6:	d905      	bls.n	801b304 <f_read+0x148>
					cc = fs->csize - csect;
 801b2f8:	697b      	ldr	r3, [r7, #20]
 801b2fa:	895b      	ldrh	r3, [r3, #10]
 801b2fc:	461a      	mov	r2, r3
 801b2fe:	69fb      	ldr	r3, [r7, #28]
 801b300:	1ad3      	subs	r3, r2, r3
 801b302:	62bb      	str	r3, [r7, #40]	; 0x28
				}
				if (disk_read(fs->drv, rbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 801b304:	697b      	ldr	r3, [r7, #20]
 801b306:	7858      	ldrb	r0, [r3, #1]
 801b308:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801b30a:	69ba      	ldr	r2, [r7, #24]
 801b30c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 801b30e:	f7fd fa77 	bl	8018800 <disk_read>
 801b312:	4603      	mov	r3, r0
 801b314:	2b00      	cmp	r3, #0
 801b316:	d004      	beq.n	801b322 <f_read+0x166>
 801b318:	68fb      	ldr	r3, [r7, #12]
 801b31a:	2201      	movs	r2, #1
 801b31c:	755a      	strb	r2, [r3, #21]
 801b31e:	2301      	movs	r3, #1
 801b320:	e087      	b.n	801b432 <f_read+0x276>
#if _FS_TINY
				if (fs->wflag && fs->winsect - sect < cc) {
					mem_cpy(rbuff + ((fs->winsect - sect) * SS(fs)), fs->win, SS(fs));
				}
#else
				if ((fp->flag & FA_DIRTY) && fp->sect - sect < cc) {
 801b322:	68fb      	ldr	r3, [r7, #12]
 801b324:	7d1b      	ldrb	r3, [r3, #20]
 801b326:	b25b      	sxtb	r3, r3
 801b328:	2b00      	cmp	r3, #0
 801b32a:	da14      	bge.n	801b356 <f_read+0x19a>
 801b32c:	68fb      	ldr	r3, [r7, #12]
 801b32e:	6a1a      	ldr	r2, [r3, #32]
 801b330:	69bb      	ldr	r3, [r7, #24]
 801b332:	1ad3      	subs	r3, r2, r3
 801b334:	6aba      	ldr	r2, [r7, #40]	; 0x28
 801b336:	429a      	cmp	r2, r3
 801b338:	d90d      	bls.n	801b356 <f_read+0x19a>
					mem_cpy(rbuff + ((fp->sect - sect) * SS(fs)), fp->buf, SS(fs));
 801b33a:	68fb      	ldr	r3, [r7, #12]
 801b33c:	6a1a      	ldr	r2, [r3, #32]
 801b33e:	69bb      	ldr	r3, [r7, #24]
 801b340:	1ad3      	subs	r3, r2, r3
 801b342:	025b      	lsls	r3, r3, #9
 801b344:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801b346:	18d0      	adds	r0, r2, r3
 801b348:	68fb      	ldr	r3, [r7, #12]
 801b34a:	3330      	adds	r3, #48	; 0x30
 801b34c:	f44f 7200 	mov.w	r2, #512	; 0x200
 801b350:	4619      	mov	r1, r3
 801b352:	f7fd fb3d 	bl	80189d0 <mem_cpy>
				}
#endif
#endif
				rcnt = SS(fs) * cc;				/* Number of bytes transferred */
 801b356:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801b358:	025b      	lsls	r3, r3, #9
 801b35a:	62fb      	str	r3, [r7, #44]	; 0x2c
				continue;
 801b35c:	e050      	b.n	801b400 <f_read+0x244>
			}
#if !_FS_TINY
			if (fp->sect != sect) {			/* Load data sector if not in cache */
 801b35e:	68fb      	ldr	r3, [r7, #12]
 801b360:	6a1b      	ldr	r3, [r3, #32]
 801b362:	69ba      	ldr	r2, [r7, #24]
 801b364:	429a      	cmp	r2, r3
 801b366:	d02e      	beq.n	801b3c6 <f_read+0x20a>
#if !_FS_READONLY
				if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 801b368:	68fb      	ldr	r3, [r7, #12]
 801b36a:	7d1b      	ldrb	r3, [r3, #20]
 801b36c:	b25b      	sxtb	r3, r3
 801b36e:	2b00      	cmp	r3, #0
 801b370:	da18      	bge.n	801b3a4 <f_read+0x1e8>
					if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 801b372:	697b      	ldr	r3, [r7, #20]
 801b374:	7858      	ldrb	r0, [r3, #1]
 801b376:	68fb      	ldr	r3, [r7, #12]
 801b378:	f103 0130 	add.w	r1, r3, #48	; 0x30
 801b37c:	68fb      	ldr	r3, [r7, #12]
 801b37e:	6a1a      	ldr	r2, [r3, #32]
 801b380:	2301      	movs	r3, #1
 801b382:	f7fd fa5d 	bl	8018840 <disk_write>
 801b386:	4603      	mov	r3, r0
 801b388:	2b00      	cmp	r3, #0
 801b38a:	d004      	beq.n	801b396 <f_read+0x1da>
 801b38c:	68fb      	ldr	r3, [r7, #12]
 801b38e:	2201      	movs	r2, #1
 801b390:	755a      	strb	r2, [r3, #21]
 801b392:	2301      	movs	r3, #1
 801b394:	e04d      	b.n	801b432 <f_read+0x276>
					fp->flag &= (BYTE)~FA_DIRTY;
 801b396:	68fb      	ldr	r3, [r7, #12]
 801b398:	7d1b      	ldrb	r3, [r3, #20]
 801b39a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 801b39e:	b2da      	uxtb	r2, r3
 801b3a0:	68fb      	ldr	r3, [r7, #12]
 801b3a2:	751a      	strb	r2, [r3, #20]
				}
#endif
				if (disk_read(fs->drv, fp->buf, sect, 1) != RES_OK)	ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 801b3a4:	697b      	ldr	r3, [r7, #20]
 801b3a6:	7858      	ldrb	r0, [r3, #1]
 801b3a8:	68fb      	ldr	r3, [r7, #12]
 801b3aa:	f103 0130 	add.w	r1, r3, #48	; 0x30
 801b3ae:	2301      	movs	r3, #1
 801b3b0:	69ba      	ldr	r2, [r7, #24]
 801b3b2:	f7fd fa25 	bl	8018800 <disk_read>
 801b3b6:	4603      	mov	r3, r0
 801b3b8:	2b00      	cmp	r3, #0
 801b3ba:	d004      	beq.n	801b3c6 <f_read+0x20a>
 801b3bc:	68fb      	ldr	r3, [r7, #12]
 801b3be:	2201      	movs	r2, #1
 801b3c0:	755a      	strb	r2, [r3, #21]
 801b3c2:	2301      	movs	r3, #1
 801b3c4:	e035      	b.n	801b432 <f_read+0x276>
			}
#endif
			fp->sect = sect;
 801b3c6:	68fb      	ldr	r3, [r7, #12]
 801b3c8:	69ba      	ldr	r2, [r7, #24]
 801b3ca:	621a      	str	r2, [r3, #32]
		}
		rcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 801b3cc:	68fb      	ldr	r3, [r7, #12]
 801b3ce:	699b      	ldr	r3, [r3, #24]
 801b3d0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801b3d4:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 801b3d8:	62fb      	str	r3, [r7, #44]	; 0x2c
		if (rcnt > btr) rcnt = btr;					/* Clip it by btr if needed */
 801b3da:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 801b3dc:	687b      	ldr	r3, [r7, #4]
 801b3de:	429a      	cmp	r2, r3
 801b3e0:	d901      	bls.n	801b3e6 <f_read+0x22a>
 801b3e2:	687b      	ldr	r3, [r7, #4]
 801b3e4:	62fb      	str	r3, [r7, #44]	; 0x2c
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(rbuff, fs->win + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
#else
		mem_cpy(rbuff, fp->buf + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
 801b3e6:	68fb      	ldr	r3, [r7, #12]
 801b3e8:	f103 0230 	add.w	r2, r3, #48	; 0x30
 801b3ec:	68fb      	ldr	r3, [r7, #12]
 801b3ee:	699b      	ldr	r3, [r3, #24]
 801b3f0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801b3f4:	4413      	add	r3, r2
 801b3f6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 801b3f8:	4619      	mov	r1, r3
 801b3fa:	6a78      	ldr	r0, [r7, #36]	; 0x24
 801b3fc:	f7fd fae8 	bl	80189d0 <mem_cpy>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
 801b400:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801b402:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801b404:	4413      	add	r3, r2
 801b406:	627b      	str	r3, [r7, #36]	; 0x24
 801b408:	68fb      	ldr	r3, [r7, #12]
 801b40a:	699a      	ldr	r2, [r3, #24]
 801b40c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801b40e:	441a      	add	r2, r3
 801b410:	68fb      	ldr	r3, [r7, #12]
 801b412:	619a      	str	r2, [r3, #24]
 801b414:	683b      	ldr	r3, [r7, #0]
 801b416:	681a      	ldr	r2, [r3, #0]
 801b418:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801b41a:	441a      	add	r2, r3
 801b41c:	683b      	ldr	r3, [r7, #0]
 801b41e:	601a      	str	r2, [r3, #0]
 801b420:	687a      	ldr	r2, [r7, #4]
 801b422:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801b424:	1ad3      	subs	r3, r2, r3
 801b426:	607b      	str	r3, [r7, #4]
	for ( ;  btr;								/* Repeat until all data read */
 801b428:	687b      	ldr	r3, [r7, #4]
 801b42a:	2b00      	cmp	r3, #0
 801b42c:	f47f af01 	bne.w	801b232 <f_read+0x76>
#endif
	}

	LEAVE_FF(fs, FR_OK);
 801b430:	2300      	movs	r3, #0
}
 801b432:	4618      	mov	r0, r3
 801b434:	3738      	adds	r7, #56	; 0x38
 801b436:	46bd      	mov	sp, r7
 801b438:	bd80      	pop	{r7, pc}

0801b43a <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void* buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 801b43a:	b580      	push	{r7, lr}
 801b43c:	b08c      	sub	sp, #48	; 0x30
 801b43e:	af00      	add	r7, sp, #0
 801b440:	60f8      	str	r0, [r7, #12]
 801b442:	60b9      	str	r1, [r7, #8]
 801b444:	607a      	str	r2, [r7, #4]
 801b446:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;
 801b448:	68bb      	ldr	r3, [r7, #8]
 801b44a:	61fb      	str	r3, [r7, #28]


	*bw = 0;	/* Clear write byte counter */
 801b44c:	683b      	ldr	r3, [r7, #0]
 801b44e:	2200      	movs	r2, #0
 801b450:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 801b452:	68fb      	ldr	r3, [r7, #12]
 801b454:	f107 0210 	add.w	r2, r7, #16
 801b458:	4611      	mov	r1, r2
 801b45a:	4618      	mov	r0, r3
 801b45c:	f7ff fc64 	bl	801ad28 <validate>
 801b460:	4603      	mov	r3, r0
 801b462:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 801b466:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 801b46a:	2b00      	cmp	r3, #0
 801b46c:	d107      	bne.n	801b47e <f_write+0x44>
 801b46e:	68fb      	ldr	r3, [r7, #12]
 801b470:	7d5b      	ldrb	r3, [r3, #21]
 801b472:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 801b476:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 801b47a:	2b00      	cmp	r3, #0
 801b47c:	d002      	beq.n	801b484 <f_write+0x4a>
 801b47e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 801b482:	e14b      	b.n	801b71c <f_write+0x2e2>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 801b484:	68fb      	ldr	r3, [r7, #12]
 801b486:	7d1b      	ldrb	r3, [r3, #20]
 801b488:	f003 0302 	and.w	r3, r3, #2
 801b48c:	2b00      	cmp	r3, #0
 801b48e:	d101      	bne.n	801b494 <f_write+0x5a>
 801b490:	2307      	movs	r3, #7
 801b492:	e143      	b.n	801b71c <f_write+0x2e2>

	/* Check fptr wrap-around (file size cannot reach 4GiB on FATxx) */
	if ((!_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 801b494:	68fb      	ldr	r3, [r7, #12]
 801b496:	699a      	ldr	r2, [r3, #24]
 801b498:	687b      	ldr	r3, [r7, #4]
 801b49a:	441a      	add	r2, r3
 801b49c:	68fb      	ldr	r3, [r7, #12]
 801b49e:	699b      	ldr	r3, [r3, #24]
 801b4a0:	429a      	cmp	r2, r3
 801b4a2:	f080 812d 	bcs.w	801b700 <f_write+0x2c6>
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 801b4a6:	68fb      	ldr	r3, [r7, #12]
 801b4a8:	699b      	ldr	r3, [r3, #24]
 801b4aa:	43db      	mvns	r3, r3
 801b4ac:	607b      	str	r3, [r7, #4]
	}

	for ( ;  btw;							/* Repeat until all data written */
 801b4ae:	e127      	b.n	801b700 <f_write+0x2c6>
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 801b4b0:	68fb      	ldr	r3, [r7, #12]
 801b4b2:	699b      	ldr	r3, [r3, #24]
 801b4b4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801b4b8:	2b00      	cmp	r3, #0
 801b4ba:	f040 80e3 	bne.w	801b684 <f_write+0x24a>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 801b4be:	68fb      	ldr	r3, [r7, #12]
 801b4c0:	699b      	ldr	r3, [r3, #24]
 801b4c2:	0a5b      	lsrs	r3, r3, #9
 801b4c4:	693a      	ldr	r2, [r7, #16]
 801b4c6:	8952      	ldrh	r2, [r2, #10]
 801b4c8:	3a01      	subs	r2, #1
 801b4ca:	4013      	ands	r3, r2
 801b4cc:	61bb      	str	r3, [r7, #24]
			if (csect == 0) {				/* On the cluster boundary? */
 801b4ce:	69bb      	ldr	r3, [r7, #24]
 801b4d0:	2b00      	cmp	r3, #0
 801b4d2:	d143      	bne.n	801b55c <f_write+0x122>
				if (fp->fptr == 0) {		/* On the top of the file? */
 801b4d4:	68fb      	ldr	r3, [r7, #12]
 801b4d6:	699b      	ldr	r3, [r3, #24]
 801b4d8:	2b00      	cmp	r3, #0
 801b4da:	d10c      	bne.n	801b4f6 <f_write+0xbc>
					clst = fp->obj.sclust;	/* Follow from the origin */
 801b4dc:	68fb      	ldr	r3, [r7, #12]
 801b4de:	689b      	ldr	r3, [r3, #8]
 801b4e0:	62bb      	str	r3, [r7, #40]	; 0x28
					if (clst == 0) {		/* If no cluster is allocated, */
 801b4e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801b4e4:	2b00      	cmp	r3, #0
 801b4e6:	d11a      	bne.n	801b51e <f_write+0xe4>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 801b4e8:	68fb      	ldr	r3, [r7, #12]
 801b4ea:	2100      	movs	r1, #0
 801b4ec:	4618      	mov	r0, r3
 801b4ee:	f7fd ff51 	bl	8019394 <create_chain>
 801b4f2:	62b8      	str	r0, [r7, #40]	; 0x28
 801b4f4:	e013      	b.n	801b51e <f_write+0xe4>
					}
				} else {					/* On the middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 801b4f6:	68fb      	ldr	r3, [r7, #12]
 801b4f8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801b4fa:	2b00      	cmp	r3, #0
 801b4fc:	d007      	beq.n	801b50e <f_write+0xd4>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 801b4fe:	68fb      	ldr	r3, [r7, #12]
 801b500:	699b      	ldr	r3, [r3, #24]
 801b502:	4619      	mov	r1, r3
 801b504:	68f8      	ldr	r0, [r7, #12]
 801b506:	f7fd ffdd 	bl	80194c4 <clmt_clust>
 801b50a:	62b8      	str	r0, [r7, #40]	; 0x28
 801b50c:	e007      	b.n	801b51e <f_write+0xe4>
					} else
#endif
					{
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 801b50e:	68fa      	ldr	r2, [r7, #12]
 801b510:	68fb      	ldr	r3, [r7, #12]
 801b512:	69db      	ldr	r3, [r3, #28]
 801b514:	4619      	mov	r1, r3
 801b516:	4610      	mov	r0, r2
 801b518:	f7fd ff3c 	bl	8019394 <create_chain>
 801b51c:	62b8      	str	r0, [r7, #40]	; 0x28
					}
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 801b51e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801b520:	2b00      	cmp	r3, #0
 801b522:	f000 80f2 	beq.w	801b70a <f_write+0x2d0>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 801b526:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801b528:	2b01      	cmp	r3, #1
 801b52a:	d104      	bne.n	801b536 <f_write+0xfc>
 801b52c:	68fb      	ldr	r3, [r7, #12]
 801b52e:	2202      	movs	r2, #2
 801b530:	755a      	strb	r2, [r3, #21]
 801b532:	2302      	movs	r3, #2
 801b534:	e0f2      	b.n	801b71c <f_write+0x2e2>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 801b536:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801b538:	f1b3 3fff 	cmp.w	r3, #4294967295
 801b53c:	d104      	bne.n	801b548 <f_write+0x10e>
 801b53e:	68fb      	ldr	r3, [r7, #12]
 801b540:	2201      	movs	r2, #1
 801b542:	755a      	strb	r2, [r3, #21]
 801b544:	2301      	movs	r3, #1
 801b546:	e0e9      	b.n	801b71c <f_write+0x2e2>
				fp->clust = clst;			/* Update current cluster */
 801b548:	68fb      	ldr	r3, [r7, #12]
 801b54a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 801b54c:	61da      	str	r2, [r3, #28]
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 801b54e:	68fb      	ldr	r3, [r7, #12]
 801b550:	689b      	ldr	r3, [r3, #8]
 801b552:	2b00      	cmp	r3, #0
 801b554:	d102      	bne.n	801b55c <f_write+0x122>
 801b556:	68fb      	ldr	r3, [r7, #12]
 801b558:	6aba      	ldr	r2, [r7, #40]	; 0x28
 801b55a:	609a      	str	r2, [r3, #8]
			}
#if _FS_TINY
			if (fs->winsect == fp->sect && sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Write-back sector cache */
#else
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 801b55c:	68fb      	ldr	r3, [r7, #12]
 801b55e:	7d1b      	ldrb	r3, [r3, #20]
 801b560:	b25b      	sxtb	r3, r3
 801b562:	2b00      	cmp	r3, #0
 801b564:	da18      	bge.n	801b598 <f_write+0x15e>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 801b566:	693b      	ldr	r3, [r7, #16]
 801b568:	7858      	ldrb	r0, [r3, #1]
 801b56a:	68fb      	ldr	r3, [r7, #12]
 801b56c:	f103 0130 	add.w	r1, r3, #48	; 0x30
 801b570:	68fb      	ldr	r3, [r7, #12]
 801b572:	6a1a      	ldr	r2, [r3, #32]
 801b574:	2301      	movs	r3, #1
 801b576:	f7fd f963 	bl	8018840 <disk_write>
 801b57a:	4603      	mov	r3, r0
 801b57c:	2b00      	cmp	r3, #0
 801b57e:	d004      	beq.n	801b58a <f_write+0x150>
 801b580:	68fb      	ldr	r3, [r7, #12]
 801b582:	2201      	movs	r2, #1
 801b584:	755a      	strb	r2, [r3, #21]
 801b586:	2301      	movs	r3, #1
 801b588:	e0c8      	b.n	801b71c <f_write+0x2e2>
				fp->flag &= (BYTE)~FA_DIRTY;
 801b58a:	68fb      	ldr	r3, [r7, #12]
 801b58c:	7d1b      	ldrb	r3, [r3, #20]
 801b58e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 801b592:	b2da      	uxtb	r2, r3
 801b594:	68fb      	ldr	r3, [r7, #12]
 801b596:	751a      	strb	r2, [r3, #20]
			}
#endif
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 801b598:	693a      	ldr	r2, [r7, #16]
 801b59a:	68fb      	ldr	r3, [r7, #12]
 801b59c:	69db      	ldr	r3, [r3, #28]
 801b59e:	4619      	mov	r1, r3
 801b5a0:	4610      	mov	r0, r2
 801b5a2:	f7fd fcdf 	bl	8018f64 <clust2sect>
 801b5a6:	6178      	str	r0, [r7, #20]
			if (!sect) ABORT(fs, FR_INT_ERR);
 801b5a8:	697b      	ldr	r3, [r7, #20]
 801b5aa:	2b00      	cmp	r3, #0
 801b5ac:	d104      	bne.n	801b5b8 <f_write+0x17e>
 801b5ae:	68fb      	ldr	r3, [r7, #12]
 801b5b0:	2202      	movs	r2, #2
 801b5b2:	755a      	strb	r2, [r3, #21]
 801b5b4:	2302      	movs	r3, #2
 801b5b6:	e0b1      	b.n	801b71c <f_write+0x2e2>
			sect += csect;
 801b5b8:	697a      	ldr	r2, [r7, #20]
 801b5ba:	69bb      	ldr	r3, [r7, #24]
 801b5bc:	4413      	add	r3, r2
 801b5be:	617b      	str	r3, [r7, #20]
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 801b5c0:	687b      	ldr	r3, [r7, #4]
 801b5c2:	0a5b      	lsrs	r3, r3, #9
 801b5c4:	623b      	str	r3, [r7, #32]
			if (cc) {						/* Write maximum contiguous sectors directly */
 801b5c6:	6a3b      	ldr	r3, [r7, #32]
 801b5c8:	2b00      	cmp	r3, #0
 801b5ca:	d03c      	beq.n	801b646 <f_write+0x20c>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 801b5cc:	69ba      	ldr	r2, [r7, #24]
 801b5ce:	6a3b      	ldr	r3, [r7, #32]
 801b5d0:	4413      	add	r3, r2
 801b5d2:	693a      	ldr	r2, [r7, #16]
 801b5d4:	8952      	ldrh	r2, [r2, #10]
 801b5d6:	4293      	cmp	r3, r2
 801b5d8:	d905      	bls.n	801b5e6 <f_write+0x1ac>
					cc = fs->csize - csect;
 801b5da:	693b      	ldr	r3, [r7, #16]
 801b5dc:	895b      	ldrh	r3, [r3, #10]
 801b5de:	461a      	mov	r2, r3
 801b5e0:	69bb      	ldr	r3, [r7, #24]
 801b5e2:	1ad3      	subs	r3, r2, r3
 801b5e4:	623b      	str	r3, [r7, #32]
				}
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 801b5e6:	693b      	ldr	r3, [r7, #16]
 801b5e8:	7858      	ldrb	r0, [r3, #1]
 801b5ea:	6a3b      	ldr	r3, [r7, #32]
 801b5ec:	697a      	ldr	r2, [r7, #20]
 801b5ee:	69f9      	ldr	r1, [r7, #28]
 801b5f0:	f7fd f926 	bl	8018840 <disk_write>
 801b5f4:	4603      	mov	r3, r0
 801b5f6:	2b00      	cmp	r3, #0
 801b5f8:	d004      	beq.n	801b604 <f_write+0x1ca>
 801b5fa:	68fb      	ldr	r3, [r7, #12]
 801b5fc:	2201      	movs	r2, #1
 801b5fe:	755a      	strb	r2, [r3, #21]
 801b600:	2301      	movs	r3, #1
 801b602:	e08b      	b.n	801b71c <f_write+0x2e2>
				if (fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fs->win, wbuff + ((fs->winsect - sect) * SS(fs)), SS(fs));
					fs->wflag = 0;
				}
#else
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 801b604:	68fb      	ldr	r3, [r7, #12]
 801b606:	6a1a      	ldr	r2, [r3, #32]
 801b608:	697b      	ldr	r3, [r7, #20]
 801b60a:	1ad3      	subs	r3, r2, r3
 801b60c:	6a3a      	ldr	r2, [r7, #32]
 801b60e:	429a      	cmp	r2, r3
 801b610:	d915      	bls.n	801b63e <f_write+0x204>
					mem_cpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 801b612:	68fb      	ldr	r3, [r7, #12]
 801b614:	f103 0030 	add.w	r0, r3, #48	; 0x30
 801b618:	68fb      	ldr	r3, [r7, #12]
 801b61a:	6a1a      	ldr	r2, [r3, #32]
 801b61c:	697b      	ldr	r3, [r7, #20]
 801b61e:	1ad3      	subs	r3, r2, r3
 801b620:	025b      	lsls	r3, r3, #9
 801b622:	69fa      	ldr	r2, [r7, #28]
 801b624:	4413      	add	r3, r2
 801b626:	f44f 7200 	mov.w	r2, #512	; 0x200
 801b62a:	4619      	mov	r1, r3
 801b62c:	f7fd f9d0 	bl	80189d0 <mem_cpy>
					fp->flag &= (BYTE)~FA_DIRTY;
 801b630:	68fb      	ldr	r3, [r7, #12]
 801b632:	7d1b      	ldrb	r3, [r3, #20]
 801b634:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 801b638:	b2da      	uxtb	r2, r3
 801b63a:	68fb      	ldr	r3, [r7, #12]
 801b63c:	751a      	strb	r2, [r3, #20]
				}
#endif
#endif
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 801b63e:	6a3b      	ldr	r3, [r7, #32]
 801b640:	025b      	lsls	r3, r3, #9
 801b642:	627b      	str	r3, [r7, #36]	; 0x24
				continue;
 801b644:	e03f      	b.n	801b6c6 <f_write+0x28c>
			if (fp->fptr >= fp->obj.objsize) {	/* Avoid silly cache filling on the growing edge */
				if (sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);
				fs->winsect = sect;
			}
#else
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 801b646:	68fb      	ldr	r3, [r7, #12]
 801b648:	6a1b      	ldr	r3, [r3, #32]
 801b64a:	697a      	ldr	r2, [r7, #20]
 801b64c:	429a      	cmp	r2, r3
 801b64e:	d016      	beq.n	801b67e <f_write+0x244>
				fp->fptr < fp->obj.objsize &&
 801b650:	68fb      	ldr	r3, [r7, #12]
 801b652:	699a      	ldr	r2, [r3, #24]
 801b654:	68fb      	ldr	r3, [r7, #12]
 801b656:	68db      	ldr	r3, [r3, #12]
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 801b658:	429a      	cmp	r2, r3
 801b65a:	d210      	bcs.n	801b67e <f_write+0x244>
				disk_read(fs->drv, fp->buf, sect, 1) != RES_OK) {
 801b65c:	693b      	ldr	r3, [r7, #16]
 801b65e:	7858      	ldrb	r0, [r3, #1]
 801b660:	68fb      	ldr	r3, [r7, #12]
 801b662:	f103 0130 	add.w	r1, r3, #48	; 0x30
 801b666:	2301      	movs	r3, #1
 801b668:	697a      	ldr	r2, [r7, #20]
 801b66a:	f7fd f8c9 	bl	8018800 <disk_read>
 801b66e:	4603      	mov	r3, r0
				fp->fptr < fp->obj.objsize &&
 801b670:	2b00      	cmp	r3, #0
 801b672:	d004      	beq.n	801b67e <f_write+0x244>
					ABORT(fs, FR_DISK_ERR);
 801b674:	68fb      	ldr	r3, [r7, #12]
 801b676:	2201      	movs	r2, #1
 801b678:	755a      	strb	r2, [r3, #21]
 801b67a:	2301      	movs	r3, #1
 801b67c:	e04e      	b.n	801b71c <f_write+0x2e2>
			}
#endif
			fp->sect = sect;
 801b67e:	68fb      	ldr	r3, [r7, #12]
 801b680:	697a      	ldr	r2, [r7, #20]
 801b682:	621a      	str	r2, [r3, #32]
		}
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 801b684:	68fb      	ldr	r3, [r7, #12]
 801b686:	699b      	ldr	r3, [r3, #24]
 801b688:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801b68c:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 801b690:	627b      	str	r3, [r7, #36]	; 0x24
		if (wcnt > btw) wcnt = btw;					/* Clip it by btw if needed */
 801b692:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801b694:	687b      	ldr	r3, [r7, #4]
 801b696:	429a      	cmp	r2, r3
 801b698:	d901      	bls.n	801b69e <f_write+0x264>
 801b69a:	687b      	ldr	r3, [r7, #4]
 801b69c:	627b      	str	r3, [r7, #36]	; 0x24
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(fs->win + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
		fs->wflag = 1;
#else
		mem_cpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 801b69e:	68fb      	ldr	r3, [r7, #12]
 801b6a0:	f103 0230 	add.w	r2, r3, #48	; 0x30
 801b6a4:	68fb      	ldr	r3, [r7, #12]
 801b6a6:	699b      	ldr	r3, [r3, #24]
 801b6a8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801b6ac:	4413      	add	r3, r2
 801b6ae:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801b6b0:	69f9      	ldr	r1, [r7, #28]
 801b6b2:	4618      	mov	r0, r3
 801b6b4:	f7fd f98c 	bl	80189d0 <mem_cpy>
		fp->flag |= FA_DIRTY;
 801b6b8:	68fb      	ldr	r3, [r7, #12]
 801b6ba:	7d1b      	ldrb	r3, [r3, #20]
 801b6bc:	f063 037f 	orn	r3, r3, #127	; 0x7f
 801b6c0:	b2da      	uxtb	r2, r3
 801b6c2:	68fb      	ldr	r3, [r7, #12]
 801b6c4:	751a      	strb	r2, [r3, #20]
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
 801b6c6:	69fa      	ldr	r2, [r7, #28]
 801b6c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801b6ca:	4413      	add	r3, r2
 801b6cc:	61fb      	str	r3, [r7, #28]
 801b6ce:	68fb      	ldr	r3, [r7, #12]
 801b6d0:	699a      	ldr	r2, [r3, #24]
 801b6d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801b6d4:	441a      	add	r2, r3
 801b6d6:	68fb      	ldr	r3, [r7, #12]
 801b6d8:	619a      	str	r2, [r3, #24]
 801b6da:	68fb      	ldr	r3, [r7, #12]
 801b6dc:	68da      	ldr	r2, [r3, #12]
 801b6de:	68fb      	ldr	r3, [r7, #12]
 801b6e0:	699b      	ldr	r3, [r3, #24]
 801b6e2:	429a      	cmp	r2, r3
 801b6e4:	bf38      	it	cc
 801b6e6:	461a      	movcc	r2, r3
 801b6e8:	68fb      	ldr	r3, [r7, #12]
 801b6ea:	60da      	str	r2, [r3, #12]
 801b6ec:	683b      	ldr	r3, [r7, #0]
 801b6ee:	681a      	ldr	r2, [r3, #0]
 801b6f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801b6f2:	441a      	add	r2, r3
 801b6f4:	683b      	ldr	r3, [r7, #0]
 801b6f6:	601a      	str	r2, [r3, #0]
 801b6f8:	687a      	ldr	r2, [r7, #4]
 801b6fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801b6fc:	1ad3      	subs	r3, r2, r3
 801b6fe:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 801b700:	687b      	ldr	r3, [r7, #4]
 801b702:	2b00      	cmp	r3, #0
 801b704:	f47f aed4 	bne.w	801b4b0 <f_write+0x76>
 801b708:	e000      	b.n	801b70c <f_write+0x2d2>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 801b70a:	bf00      	nop
#endif
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 801b70c:	68fb      	ldr	r3, [r7, #12]
 801b70e:	7d1b      	ldrb	r3, [r3, #20]
 801b710:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801b714:	b2da      	uxtb	r2, r3
 801b716:	68fb      	ldr	r3, [r7, #12]
 801b718:	751a      	strb	r2, [r3, #20]

	LEAVE_FF(fs, FR_OK);
 801b71a:	2300      	movs	r3, #0
}
 801b71c:	4618      	mov	r0, r3
 801b71e:	3730      	adds	r7, #48	; 0x30
 801b720:	46bd      	mov	sp, r7
 801b722:	bd80      	pop	{r7, pc}

0801b724 <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 801b724:	b580      	push	{r7, lr}
 801b726:	b086      	sub	sp, #24
 801b728:	af00      	add	r7, sp, #0
 801b72a:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 801b72c:	687b      	ldr	r3, [r7, #4]
 801b72e:	f107 0208 	add.w	r2, r7, #8
 801b732:	4611      	mov	r1, r2
 801b734:	4618      	mov	r0, r3
 801b736:	f7ff faf7 	bl	801ad28 <validate>
 801b73a:	4603      	mov	r3, r0
 801b73c:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 801b73e:	7dfb      	ldrb	r3, [r7, #23]
 801b740:	2b00      	cmp	r3, #0
 801b742:	d168      	bne.n	801b816 <f_sync+0xf2>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 801b744:	687b      	ldr	r3, [r7, #4]
 801b746:	7d1b      	ldrb	r3, [r3, #20]
 801b748:	f003 0340 	and.w	r3, r3, #64	; 0x40
 801b74c:	2b00      	cmp	r3, #0
 801b74e:	d062      	beq.n	801b816 <f_sync+0xf2>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 801b750:	687b      	ldr	r3, [r7, #4]
 801b752:	7d1b      	ldrb	r3, [r3, #20]
 801b754:	b25b      	sxtb	r3, r3
 801b756:	2b00      	cmp	r3, #0
 801b758:	da15      	bge.n	801b786 <f_sync+0x62>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 801b75a:	68bb      	ldr	r3, [r7, #8]
 801b75c:	7858      	ldrb	r0, [r3, #1]
 801b75e:	687b      	ldr	r3, [r7, #4]
 801b760:	f103 0130 	add.w	r1, r3, #48	; 0x30
 801b764:	687b      	ldr	r3, [r7, #4]
 801b766:	6a1a      	ldr	r2, [r3, #32]
 801b768:	2301      	movs	r3, #1
 801b76a:	f7fd f869 	bl	8018840 <disk_write>
 801b76e:	4603      	mov	r3, r0
 801b770:	2b00      	cmp	r3, #0
 801b772:	d001      	beq.n	801b778 <f_sync+0x54>
 801b774:	2301      	movs	r3, #1
 801b776:	e04f      	b.n	801b818 <f_sync+0xf4>
				fp->flag &= (BYTE)~FA_DIRTY;
 801b778:	687b      	ldr	r3, [r7, #4]
 801b77a:	7d1b      	ldrb	r3, [r3, #20]
 801b77c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 801b780:	b2da      	uxtb	r2, r3
 801b782:	687b      	ldr	r3, [r7, #4]
 801b784:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 801b786:	f7fd f899 	bl	80188bc <get_fattime>
 801b78a:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 801b78c:	68ba      	ldr	r2, [r7, #8]
 801b78e:	687b      	ldr	r3, [r7, #4]
 801b790:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801b792:	4619      	mov	r1, r3
 801b794:	4610      	mov	r0, r2
 801b796:	f7fd fb49 	bl	8018e2c <move_window>
 801b79a:	4603      	mov	r3, r0
 801b79c:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 801b79e:	7dfb      	ldrb	r3, [r7, #23]
 801b7a0:	2b00      	cmp	r3, #0
 801b7a2:	d138      	bne.n	801b816 <f_sync+0xf2>
					dir = fp->dir_ptr;
 801b7a4:	687b      	ldr	r3, [r7, #4]
 801b7a6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801b7a8:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 801b7aa:	68fb      	ldr	r3, [r7, #12]
 801b7ac:	330b      	adds	r3, #11
 801b7ae:	781a      	ldrb	r2, [r3, #0]
 801b7b0:	68fb      	ldr	r3, [r7, #12]
 801b7b2:	330b      	adds	r3, #11
 801b7b4:	f042 0220 	orr.w	r2, r2, #32
 801b7b8:	b2d2      	uxtb	r2, r2
 801b7ba:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 801b7bc:	687b      	ldr	r3, [r7, #4]
 801b7be:	6818      	ldr	r0, [r3, #0]
 801b7c0:	687b      	ldr	r3, [r7, #4]
 801b7c2:	689b      	ldr	r3, [r3, #8]
 801b7c4:	461a      	mov	r2, r3
 801b7c6:	68f9      	ldr	r1, [r7, #12]
 801b7c8:	f7fe f856 	bl	8019878 <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 801b7cc:	68fb      	ldr	r3, [r7, #12]
 801b7ce:	f103 021c 	add.w	r2, r3, #28
 801b7d2:	687b      	ldr	r3, [r7, #4]
 801b7d4:	68db      	ldr	r3, [r3, #12]
 801b7d6:	4619      	mov	r1, r3
 801b7d8:	4610      	mov	r0, r2
 801b7da:	f7fd f8cd 	bl	8018978 <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 801b7de:	68fb      	ldr	r3, [r7, #12]
 801b7e0:	3316      	adds	r3, #22
 801b7e2:	6939      	ldr	r1, [r7, #16]
 801b7e4:	4618      	mov	r0, r3
 801b7e6:	f7fd f8c7 	bl	8018978 <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 801b7ea:	68fb      	ldr	r3, [r7, #12]
 801b7ec:	3312      	adds	r3, #18
 801b7ee:	2100      	movs	r1, #0
 801b7f0:	4618      	mov	r0, r3
 801b7f2:	f7fd f8a6 	bl	8018942 <st_word>
					fs->wflag = 1;
 801b7f6:	68bb      	ldr	r3, [r7, #8]
 801b7f8:	2201      	movs	r2, #1
 801b7fa:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 801b7fc:	68bb      	ldr	r3, [r7, #8]
 801b7fe:	4618      	mov	r0, r3
 801b800:	f7fd fb42 	bl	8018e88 <sync_fs>
 801b804:	4603      	mov	r3, r0
 801b806:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 801b808:	687b      	ldr	r3, [r7, #4]
 801b80a:	7d1b      	ldrb	r3, [r3, #20]
 801b80c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 801b810:	b2da      	uxtb	r2, r3
 801b812:	687b      	ldr	r3, [r7, #4]
 801b814:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 801b816:	7dfb      	ldrb	r3, [r7, #23]
}
 801b818:	4618      	mov	r0, r3
 801b81a:	3718      	adds	r7, #24
 801b81c:	46bd      	mov	sp, r7
 801b81e:	bd80      	pop	{r7, pc}

0801b820 <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 801b820:	b580      	push	{r7, lr}
 801b822:	b084      	sub	sp, #16
 801b824:	af00      	add	r7, sp, #0
 801b826:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 801b828:	6878      	ldr	r0, [r7, #4]
 801b82a:	f7ff ff7b 	bl	801b724 <f_sync>
 801b82e:	4603      	mov	r3, r0
 801b830:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 801b832:	7bfb      	ldrb	r3, [r7, #15]
 801b834:	2b00      	cmp	r3, #0
 801b836:	d118      	bne.n	801b86a <f_close+0x4a>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 801b838:	687b      	ldr	r3, [r7, #4]
 801b83a:	f107 0208 	add.w	r2, r7, #8
 801b83e:	4611      	mov	r1, r2
 801b840:	4618      	mov	r0, r3
 801b842:	f7ff fa71 	bl	801ad28 <validate>
 801b846:	4603      	mov	r3, r0
 801b848:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 801b84a:	7bfb      	ldrb	r3, [r7, #15]
 801b84c:	2b00      	cmp	r3, #0
 801b84e:	d10c      	bne.n	801b86a <f_close+0x4a>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 801b850:	687b      	ldr	r3, [r7, #4]
 801b852:	691b      	ldr	r3, [r3, #16]
 801b854:	4618      	mov	r0, r3
 801b856:	f7fd fa45 	bl	8018ce4 <dec_lock>
 801b85a:	4603      	mov	r3, r0
 801b85c:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 801b85e:	7bfb      	ldrb	r3, [r7, #15]
 801b860:	2b00      	cmp	r3, #0
 801b862:	d102      	bne.n	801b86a <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 801b864:	687b      	ldr	r3, [r7, #4]
 801b866:	2200      	movs	r2, #0
 801b868:	601a      	str	r2, [r3, #0]
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 801b86a:	7bfb      	ldrb	r3, [r7, #15]
}
 801b86c:	4618      	mov	r0, r3
 801b86e:	3710      	adds	r7, #16
 801b870:	46bd      	mov	sp, r7
 801b872:	bd80      	pop	{r7, pc}

0801b874 <f_lseek>:

FRESULT f_lseek (
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File pointer from top of file */
)
{
 801b874:	b580      	push	{r7, lr}
 801b876:	b090      	sub	sp, #64	; 0x40
 801b878:	af00      	add	r7, sp, #0
 801b87a:	6078      	str	r0, [r7, #4]
 801b87c:	6039      	str	r1, [r7, #0]
	FSIZE_t ifptr;
#if _USE_FASTSEEK
	DWORD cl, pcl, ncl, tcl, dsc, tlen, ulen, *tbl;
#endif

	res = validate(&fp->obj, &fs);		/* Check validity of the file object */
 801b87e:	687b      	ldr	r3, [r7, #4]
 801b880:	f107 0208 	add.w	r2, r7, #8
 801b884:	4611      	mov	r1, r2
 801b886:	4618      	mov	r0, r3
 801b888:	f7ff fa4e 	bl	801ad28 <validate>
 801b88c:	4603      	mov	r3, r0
 801b88e:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	if (res == FR_OK) res = (FRESULT)fp->err;
 801b892:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 801b896:	2b00      	cmp	r3, #0
 801b898:	d103      	bne.n	801b8a2 <f_lseek+0x2e>
 801b89a:	687b      	ldr	r3, [r7, #4]
 801b89c:	7d5b      	ldrb	r3, [r3, #21]
 801b89e:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
#if _FS_EXFAT && !_FS_READONLY
	if (res == FR_OK && fs->fs_type == FS_EXFAT) {
		res = fill_last_frag(&fp->obj, fp->clust, 0xFFFFFFFF);	/* Fill last fragment on the FAT if needed */
	}
#endif
	if (res != FR_OK) LEAVE_FF(fs, res);
 801b8a2:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 801b8a6:	2b00      	cmp	r3, #0
 801b8a8:	d002      	beq.n	801b8b0 <f_lseek+0x3c>
 801b8aa:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 801b8ae:	e1e6      	b.n	801bc7e <f_lseek+0x40a>

#if _USE_FASTSEEK
	if (fp->cltbl) {	/* Fast seek */
 801b8b0:	687b      	ldr	r3, [r7, #4]
 801b8b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801b8b4:	2b00      	cmp	r3, #0
 801b8b6:	f000 80d1 	beq.w	801ba5c <f_lseek+0x1e8>
		if (ofs == CREATE_LINKMAP) {	/* Create CLMT */
 801b8ba:	683b      	ldr	r3, [r7, #0]
 801b8bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 801b8c0:	d15a      	bne.n	801b978 <f_lseek+0x104>
			tbl = fp->cltbl;
 801b8c2:	687b      	ldr	r3, [r7, #4]
 801b8c4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801b8c6:	627b      	str	r3, [r7, #36]	; 0x24
			tlen = *tbl++; ulen = 2;	/* Given table size and required table size */
 801b8c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801b8ca:	1d1a      	adds	r2, r3, #4
 801b8cc:	627a      	str	r2, [r7, #36]	; 0x24
 801b8ce:	681b      	ldr	r3, [r3, #0]
 801b8d0:	617b      	str	r3, [r7, #20]
 801b8d2:	2302      	movs	r3, #2
 801b8d4:	62bb      	str	r3, [r7, #40]	; 0x28
			cl = fp->obj.sclust;		/* Origin of the chain */
 801b8d6:	687b      	ldr	r3, [r7, #4]
 801b8d8:	689b      	ldr	r3, [r3, #8]
 801b8da:	633b      	str	r3, [r7, #48]	; 0x30
			if (cl) {
 801b8dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801b8de:	2b00      	cmp	r3, #0
 801b8e0:	d03a      	beq.n	801b958 <f_lseek+0xe4>
				do {
					/* Get a fragment */
					tcl = cl; ncl = 0; ulen += 2;	/* Top, length and used items */
 801b8e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801b8e4:	613b      	str	r3, [r7, #16]
 801b8e6:	2300      	movs	r3, #0
 801b8e8:	62fb      	str	r3, [r7, #44]	; 0x2c
 801b8ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801b8ec:	3302      	adds	r3, #2
 801b8ee:	62bb      	str	r3, [r7, #40]	; 0x28
					do {
						pcl = cl; ncl++;
 801b8f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801b8f2:	60fb      	str	r3, [r7, #12]
 801b8f4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801b8f6:	3301      	adds	r3, #1
 801b8f8:	62fb      	str	r3, [r7, #44]	; 0x2c
						cl = get_fat(&fp->obj, cl);
 801b8fa:	687b      	ldr	r3, [r7, #4]
 801b8fc:	6b39      	ldr	r1, [r7, #48]	; 0x30
 801b8fe:	4618      	mov	r0, r3
 801b900:	f7fd fb4f 	bl	8018fa2 <get_fat>
 801b904:	6338      	str	r0, [r7, #48]	; 0x30
						if (cl <= 1) ABORT(fs, FR_INT_ERR);
 801b906:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801b908:	2b01      	cmp	r3, #1
 801b90a:	d804      	bhi.n	801b916 <f_lseek+0xa2>
 801b90c:	687b      	ldr	r3, [r7, #4]
 801b90e:	2202      	movs	r2, #2
 801b910:	755a      	strb	r2, [r3, #21]
 801b912:	2302      	movs	r3, #2
 801b914:	e1b3      	b.n	801bc7e <f_lseek+0x40a>
						if (cl == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 801b916:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801b918:	f1b3 3fff 	cmp.w	r3, #4294967295
 801b91c:	d104      	bne.n	801b928 <f_lseek+0xb4>
 801b91e:	687b      	ldr	r3, [r7, #4]
 801b920:	2201      	movs	r2, #1
 801b922:	755a      	strb	r2, [r3, #21]
 801b924:	2301      	movs	r3, #1
 801b926:	e1aa      	b.n	801bc7e <f_lseek+0x40a>
					} while (cl == pcl + 1);
 801b928:	68fb      	ldr	r3, [r7, #12]
 801b92a:	3301      	adds	r3, #1
 801b92c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 801b92e:	429a      	cmp	r2, r3
 801b930:	d0de      	beq.n	801b8f0 <f_lseek+0x7c>
					if (ulen <= tlen) {		/* Store the length and top of the fragment */
 801b932:	6aba      	ldr	r2, [r7, #40]	; 0x28
 801b934:	697b      	ldr	r3, [r7, #20]
 801b936:	429a      	cmp	r2, r3
 801b938:	d809      	bhi.n	801b94e <f_lseek+0xda>
						*tbl++ = ncl; *tbl++ = tcl;
 801b93a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801b93c:	1d1a      	adds	r2, r3, #4
 801b93e:	627a      	str	r2, [r7, #36]	; 0x24
 801b940:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 801b942:	601a      	str	r2, [r3, #0]
 801b944:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801b946:	1d1a      	adds	r2, r3, #4
 801b948:	627a      	str	r2, [r7, #36]	; 0x24
 801b94a:	693a      	ldr	r2, [r7, #16]
 801b94c:	601a      	str	r2, [r3, #0]
					}
				} while (cl < fs->n_fatent);	/* Repeat until end of chain */
 801b94e:	68bb      	ldr	r3, [r7, #8]
 801b950:	699b      	ldr	r3, [r3, #24]
 801b952:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 801b954:	429a      	cmp	r2, r3
 801b956:	d3c4      	bcc.n	801b8e2 <f_lseek+0x6e>
			}
			*fp->cltbl = ulen;	/* Number of items used */
 801b958:	687b      	ldr	r3, [r7, #4]
 801b95a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801b95c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 801b95e:	601a      	str	r2, [r3, #0]
			if (ulen <= tlen) {
 801b960:	6aba      	ldr	r2, [r7, #40]	; 0x28
 801b962:	697b      	ldr	r3, [r7, #20]
 801b964:	429a      	cmp	r2, r3
 801b966:	d803      	bhi.n	801b970 <f_lseek+0xfc>
				*tbl = 0;		/* Terminate table */
 801b968:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801b96a:	2200      	movs	r2, #0
 801b96c:	601a      	str	r2, [r3, #0]
 801b96e:	e184      	b.n	801bc7a <f_lseek+0x406>
			} else {
				res = FR_NOT_ENOUGH_CORE;	/* Given table size is smaller than required */
 801b970:	2311      	movs	r3, #17
 801b972:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 801b976:	e180      	b.n	801bc7a <f_lseek+0x406>
			}
		} else {						/* Fast seek */
			if (ofs > fp->obj.objsize) ofs = fp->obj.objsize;	/* Clip offset at the file size */
 801b978:	687b      	ldr	r3, [r7, #4]
 801b97a:	68db      	ldr	r3, [r3, #12]
 801b97c:	683a      	ldr	r2, [r7, #0]
 801b97e:	429a      	cmp	r2, r3
 801b980:	d902      	bls.n	801b988 <f_lseek+0x114>
 801b982:	687b      	ldr	r3, [r7, #4]
 801b984:	68db      	ldr	r3, [r3, #12]
 801b986:	603b      	str	r3, [r7, #0]
			fp->fptr = ofs;				/* Set file pointer */
 801b988:	687b      	ldr	r3, [r7, #4]
 801b98a:	683a      	ldr	r2, [r7, #0]
 801b98c:	619a      	str	r2, [r3, #24]
			if (ofs) {
 801b98e:	683b      	ldr	r3, [r7, #0]
 801b990:	2b00      	cmp	r3, #0
 801b992:	f000 8172 	beq.w	801bc7a <f_lseek+0x406>
				fp->clust = clmt_clust(fp, ofs - 1);
 801b996:	683b      	ldr	r3, [r7, #0]
 801b998:	3b01      	subs	r3, #1
 801b99a:	4619      	mov	r1, r3
 801b99c:	6878      	ldr	r0, [r7, #4]
 801b99e:	f7fd fd91 	bl	80194c4 <clmt_clust>
 801b9a2:	4602      	mov	r2, r0
 801b9a4:	687b      	ldr	r3, [r7, #4]
 801b9a6:	61da      	str	r2, [r3, #28]
				dsc = clust2sect(fs, fp->clust);
 801b9a8:	68ba      	ldr	r2, [r7, #8]
 801b9aa:	687b      	ldr	r3, [r7, #4]
 801b9ac:	69db      	ldr	r3, [r3, #28]
 801b9ae:	4619      	mov	r1, r3
 801b9b0:	4610      	mov	r0, r2
 801b9b2:	f7fd fad7 	bl	8018f64 <clust2sect>
 801b9b6:	61b8      	str	r0, [r7, #24]
				if (!dsc) ABORT(fs, FR_INT_ERR);
 801b9b8:	69bb      	ldr	r3, [r7, #24]
 801b9ba:	2b00      	cmp	r3, #0
 801b9bc:	d104      	bne.n	801b9c8 <f_lseek+0x154>
 801b9be:	687b      	ldr	r3, [r7, #4]
 801b9c0:	2202      	movs	r2, #2
 801b9c2:	755a      	strb	r2, [r3, #21]
 801b9c4:	2302      	movs	r3, #2
 801b9c6:	e15a      	b.n	801bc7e <f_lseek+0x40a>
				dsc += (DWORD)((ofs - 1) / SS(fs)) & (fs->csize - 1);
 801b9c8:	683b      	ldr	r3, [r7, #0]
 801b9ca:	3b01      	subs	r3, #1
 801b9cc:	0a5b      	lsrs	r3, r3, #9
 801b9ce:	68ba      	ldr	r2, [r7, #8]
 801b9d0:	8952      	ldrh	r2, [r2, #10]
 801b9d2:	3a01      	subs	r2, #1
 801b9d4:	4013      	ands	r3, r2
 801b9d6:	69ba      	ldr	r2, [r7, #24]
 801b9d8:	4413      	add	r3, r2
 801b9da:	61bb      	str	r3, [r7, #24]
				if (fp->fptr % SS(fs) && dsc != fp->sect) {	/* Refill sector cache if needed */
 801b9dc:	687b      	ldr	r3, [r7, #4]
 801b9de:	699b      	ldr	r3, [r3, #24]
 801b9e0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801b9e4:	2b00      	cmp	r3, #0
 801b9e6:	f000 8148 	beq.w	801bc7a <f_lseek+0x406>
 801b9ea:	687b      	ldr	r3, [r7, #4]
 801b9ec:	6a1b      	ldr	r3, [r3, #32]
 801b9ee:	69ba      	ldr	r2, [r7, #24]
 801b9f0:	429a      	cmp	r2, r3
 801b9f2:	f000 8142 	beq.w	801bc7a <f_lseek+0x406>
#if !_FS_TINY
#if !_FS_READONLY
					if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 801b9f6:	687b      	ldr	r3, [r7, #4]
 801b9f8:	7d1b      	ldrb	r3, [r3, #20]
 801b9fa:	b25b      	sxtb	r3, r3
 801b9fc:	2b00      	cmp	r3, #0
 801b9fe:	da18      	bge.n	801ba32 <f_lseek+0x1be>
						if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 801ba00:	68bb      	ldr	r3, [r7, #8]
 801ba02:	7858      	ldrb	r0, [r3, #1]
 801ba04:	687b      	ldr	r3, [r7, #4]
 801ba06:	f103 0130 	add.w	r1, r3, #48	; 0x30
 801ba0a:	687b      	ldr	r3, [r7, #4]
 801ba0c:	6a1a      	ldr	r2, [r3, #32]
 801ba0e:	2301      	movs	r3, #1
 801ba10:	f7fc ff16 	bl	8018840 <disk_write>
 801ba14:	4603      	mov	r3, r0
 801ba16:	2b00      	cmp	r3, #0
 801ba18:	d004      	beq.n	801ba24 <f_lseek+0x1b0>
 801ba1a:	687b      	ldr	r3, [r7, #4]
 801ba1c:	2201      	movs	r2, #1
 801ba1e:	755a      	strb	r2, [r3, #21]
 801ba20:	2301      	movs	r3, #1
 801ba22:	e12c      	b.n	801bc7e <f_lseek+0x40a>
						fp->flag &= (BYTE)~FA_DIRTY;
 801ba24:	687b      	ldr	r3, [r7, #4]
 801ba26:	7d1b      	ldrb	r3, [r3, #20]
 801ba28:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 801ba2c:	b2da      	uxtb	r2, r3
 801ba2e:	687b      	ldr	r3, [r7, #4]
 801ba30:	751a      	strb	r2, [r3, #20]
					}
#endif
					if (disk_read(fs->drv, fp->buf, dsc, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Load current sector */
 801ba32:	68bb      	ldr	r3, [r7, #8]
 801ba34:	7858      	ldrb	r0, [r3, #1]
 801ba36:	687b      	ldr	r3, [r7, #4]
 801ba38:	f103 0130 	add.w	r1, r3, #48	; 0x30
 801ba3c:	2301      	movs	r3, #1
 801ba3e:	69ba      	ldr	r2, [r7, #24]
 801ba40:	f7fc fede 	bl	8018800 <disk_read>
 801ba44:	4603      	mov	r3, r0
 801ba46:	2b00      	cmp	r3, #0
 801ba48:	d004      	beq.n	801ba54 <f_lseek+0x1e0>
 801ba4a:	687b      	ldr	r3, [r7, #4]
 801ba4c:	2201      	movs	r2, #1
 801ba4e:	755a      	strb	r2, [r3, #21]
 801ba50:	2301      	movs	r3, #1
 801ba52:	e114      	b.n	801bc7e <f_lseek+0x40a>
#endif
					fp->sect = dsc;
 801ba54:	687b      	ldr	r3, [r7, #4]
 801ba56:	69ba      	ldr	r2, [r7, #24]
 801ba58:	621a      	str	r2, [r3, #32]
 801ba5a:	e10e      	b.n	801bc7a <f_lseek+0x406>
	/* Normal Seek */
	{
#if _FS_EXFAT
		if (fs->fs_type != FS_EXFAT && ofs >= 0x100000000) ofs = 0xFFFFFFFF;	/* Clip at 4GiB-1 if at FATxx */
#endif
		if (ofs > fp->obj.objsize && (_FS_READONLY || !(fp->flag & FA_WRITE))) {	/* In read-only mode, clip offset with the file size */
 801ba5c:	687b      	ldr	r3, [r7, #4]
 801ba5e:	68db      	ldr	r3, [r3, #12]
 801ba60:	683a      	ldr	r2, [r7, #0]
 801ba62:	429a      	cmp	r2, r3
 801ba64:	d908      	bls.n	801ba78 <f_lseek+0x204>
 801ba66:	687b      	ldr	r3, [r7, #4]
 801ba68:	7d1b      	ldrb	r3, [r3, #20]
 801ba6a:	f003 0302 	and.w	r3, r3, #2
 801ba6e:	2b00      	cmp	r3, #0
 801ba70:	d102      	bne.n	801ba78 <f_lseek+0x204>
			ofs = fp->obj.objsize;
 801ba72:	687b      	ldr	r3, [r7, #4]
 801ba74:	68db      	ldr	r3, [r3, #12]
 801ba76:	603b      	str	r3, [r7, #0]
		}
		ifptr = fp->fptr;
 801ba78:	687b      	ldr	r3, [r7, #4]
 801ba7a:	699b      	ldr	r3, [r3, #24]
 801ba7c:	623b      	str	r3, [r7, #32]
		fp->fptr = nsect = 0;
 801ba7e:	2300      	movs	r3, #0
 801ba80:	637b      	str	r3, [r7, #52]	; 0x34
 801ba82:	687b      	ldr	r3, [r7, #4]
 801ba84:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 801ba86:	619a      	str	r2, [r3, #24]
		if (ofs) {
 801ba88:	683b      	ldr	r3, [r7, #0]
 801ba8a:	2b00      	cmp	r3, #0
 801ba8c:	f000 80a7 	beq.w	801bbde <f_lseek+0x36a>
			bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size (byte) */
 801ba90:	68bb      	ldr	r3, [r7, #8]
 801ba92:	895b      	ldrh	r3, [r3, #10]
 801ba94:	025b      	lsls	r3, r3, #9
 801ba96:	61fb      	str	r3, [r7, #28]
			if (ifptr > 0 &&
 801ba98:	6a3b      	ldr	r3, [r7, #32]
 801ba9a:	2b00      	cmp	r3, #0
 801ba9c:	d01b      	beq.n	801bad6 <f_lseek+0x262>
				(ofs - 1) / bcs >= (ifptr - 1) / bcs) {	/* When seek to same or following cluster, */
 801ba9e:	683b      	ldr	r3, [r7, #0]
 801baa0:	1e5a      	subs	r2, r3, #1
 801baa2:	69fb      	ldr	r3, [r7, #28]
 801baa4:	fbb2 f2f3 	udiv	r2, r2, r3
 801baa8:	6a3b      	ldr	r3, [r7, #32]
 801baaa:	1e59      	subs	r1, r3, #1
 801baac:	69fb      	ldr	r3, [r7, #28]
 801baae:	fbb1 f3f3 	udiv	r3, r1, r3
			if (ifptr > 0 &&
 801bab2:	429a      	cmp	r2, r3
 801bab4:	d30f      	bcc.n	801bad6 <f_lseek+0x262>
				fp->fptr = (ifptr - 1) & ~(FSIZE_t)(bcs - 1);	/* start from the current cluster */
 801bab6:	6a3b      	ldr	r3, [r7, #32]
 801bab8:	1e5a      	subs	r2, r3, #1
 801baba:	69fb      	ldr	r3, [r7, #28]
 801babc:	425b      	negs	r3, r3
 801babe:	401a      	ands	r2, r3
 801bac0:	687b      	ldr	r3, [r7, #4]
 801bac2:	619a      	str	r2, [r3, #24]
				ofs -= fp->fptr;
 801bac4:	687b      	ldr	r3, [r7, #4]
 801bac6:	699b      	ldr	r3, [r3, #24]
 801bac8:	683a      	ldr	r2, [r7, #0]
 801baca:	1ad3      	subs	r3, r2, r3
 801bacc:	603b      	str	r3, [r7, #0]
				clst = fp->clust;
 801bace:	687b      	ldr	r3, [r7, #4]
 801bad0:	69db      	ldr	r3, [r3, #28]
 801bad2:	63bb      	str	r3, [r7, #56]	; 0x38
 801bad4:	e022      	b.n	801bb1c <f_lseek+0x2a8>
			} else {									/* When seek to back cluster, */
				clst = fp->obj.sclust;					/* start from the first cluster */
 801bad6:	687b      	ldr	r3, [r7, #4]
 801bad8:	689b      	ldr	r3, [r3, #8]
 801bada:	63bb      	str	r3, [r7, #56]	; 0x38
#if !_FS_READONLY
				if (clst == 0) {						/* If no cluster chain, create a new chain */
 801badc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801bade:	2b00      	cmp	r3, #0
 801bae0:	d119      	bne.n	801bb16 <f_lseek+0x2a2>
					clst = create_chain(&fp->obj, 0);
 801bae2:	687b      	ldr	r3, [r7, #4]
 801bae4:	2100      	movs	r1, #0
 801bae6:	4618      	mov	r0, r3
 801bae8:	f7fd fc54 	bl	8019394 <create_chain>
 801baec:	63b8      	str	r0, [r7, #56]	; 0x38
					if (clst == 1) ABORT(fs, FR_INT_ERR);
 801baee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801baf0:	2b01      	cmp	r3, #1
 801baf2:	d104      	bne.n	801bafe <f_lseek+0x28a>
 801baf4:	687b      	ldr	r3, [r7, #4]
 801baf6:	2202      	movs	r2, #2
 801baf8:	755a      	strb	r2, [r3, #21]
 801bafa:	2302      	movs	r3, #2
 801bafc:	e0bf      	b.n	801bc7e <f_lseek+0x40a>
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 801bafe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801bb00:	f1b3 3fff 	cmp.w	r3, #4294967295
 801bb04:	d104      	bne.n	801bb10 <f_lseek+0x29c>
 801bb06:	687b      	ldr	r3, [r7, #4]
 801bb08:	2201      	movs	r2, #1
 801bb0a:	755a      	strb	r2, [r3, #21]
 801bb0c:	2301      	movs	r3, #1
 801bb0e:	e0b6      	b.n	801bc7e <f_lseek+0x40a>
					fp->obj.sclust = clst;
 801bb10:	687b      	ldr	r3, [r7, #4]
 801bb12:	6bba      	ldr	r2, [r7, #56]	; 0x38
 801bb14:	609a      	str	r2, [r3, #8]
				}
#endif
				fp->clust = clst;
 801bb16:	687b      	ldr	r3, [r7, #4]
 801bb18:	6bba      	ldr	r2, [r7, #56]	; 0x38
 801bb1a:	61da      	str	r2, [r3, #28]
			}
			if (clst != 0) {
 801bb1c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801bb1e:	2b00      	cmp	r3, #0
 801bb20:	d05d      	beq.n	801bbde <f_lseek+0x36a>
				while (ofs > bcs) {						/* Cluster following loop */
 801bb22:	e03a      	b.n	801bb9a <f_lseek+0x326>
					ofs -= bcs; fp->fptr += bcs;
 801bb24:	683a      	ldr	r2, [r7, #0]
 801bb26:	69fb      	ldr	r3, [r7, #28]
 801bb28:	1ad3      	subs	r3, r2, r3
 801bb2a:	603b      	str	r3, [r7, #0]
 801bb2c:	687b      	ldr	r3, [r7, #4]
 801bb2e:	699a      	ldr	r2, [r3, #24]
 801bb30:	69fb      	ldr	r3, [r7, #28]
 801bb32:	441a      	add	r2, r3
 801bb34:	687b      	ldr	r3, [r7, #4]
 801bb36:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
					if (fp->flag & FA_WRITE) {			/* Check if in write mode or not */
 801bb38:	687b      	ldr	r3, [r7, #4]
 801bb3a:	7d1b      	ldrb	r3, [r3, #20]
 801bb3c:	f003 0302 	and.w	r3, r3, #2
 801bb40:	2b00      	cmp	r3, #0
 801bb42:	d00b      	beq.n	801bb5c <f_lseek+0x2e8>
						if (_FS_EXFAT && fp->fptr > fp->obj.objsize) {	/* No FAT chain object needs correct objsize to generate FAT value */
							fp->obj.objsize = fp->fptr;
							fp->flag |= FA_MODIFIED;
						}
						clst = create_chain(&fp->obj, clst);	/* Follow chain with forceed stretch */
 801bb44:	687b      	ldr	r3, [r7, #4]
 801bb46:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 801bb48:	4618      	mov	r0, r3
 801bb4a:	f7fd fc23 	bl	8019394 <create_chain>
 801bb4e:	63b8      	str	r0, [r7, #56]	; 0x38
						if (clst == 0) {				/* Clip file size in case of disk full */
 801bb50:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801bb52:	2b00      	cmp	r3, #0
 801bb54:	d108      	bne.n	801bb68 <f_lseek+0x2f4>
							ofs = 0; break;
 801bb56:	2300      	movs	r3, #0
 801bb58:	603b      	str	r3, [r7, #0]
 801bb5a:	e022      	b.n	801bba2 <f_lseek+0x32e>
						}
					} else
#endif
					{
						clst = get_fat(&fp->obj, clst);	/* Follow cluster chain if not in write mode */
 801bb5c:	687b      	ldr	r3, [r7, #4]
 801bb5e:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 801bb60:	4618      	mov	r0, r3
 801bb62:	f7fd fa1e 	bl	8018fa2 <get_fat>
 801bb66:	63b8      	str	r0, [r7, #56]	; 0x38
					}
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 801bb68:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801bb6a:	f1b3 3fff 	cmp.w	r3, #4294967295
 801bb6e:	d104      	bne.n	801bb7a <f_lseek+0x306>
 801bb70:	687b      	ldr	r3, [r7, #4]
 801bb72:	2201      	movs	r2, #1
 801bb74:	755a      	strb	r2, [r3, #21]
 801bb76:	2301      	movs	r3, #1
 801bb78:	e081      	b.n	801bc7e <f_lseek+0x40a>
					if (clst <= 1 || clst >= fs->n_fatent) ABORT(fs, FR_INT_ERR);
 801bb7a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801bb7c:	2b01      	cmp	r3, #1
 801bb7e:	d904      	bls.n	801bb8a <f_lseek+0x316>
 801bb80:	68bb      	ldr	r3, [r7, #8]
 801bb82:	699b      	ldr	r3, [r3, #24]
 801bb84:	6bba      	ldr	r2, [r7, #56]	; 0x38
 801bb86:	429a      	cmp	r2, r3
 801bb88:	d304      	bcc.n	801bb94 <f_lseek+0x320>
 801bb8a:	687b      	ldr	r3, [r7, #4]
 801bb8c:	2202      	movs	r2, #2
 801bb8e:	755a      	strb	r2, [r3, #21]
 801bb90:	2302      	movs	r3, #2
 801bb92:	e074      	b.n	801bc7e <f_lseek+0x40a>
					fp->clust = clst;
 801bb94:	687b      	ldr	r3, [r7, #4]
 801bb96:	6bba      	ldr	r2, [r7, #56]	; 0x38
 801bb98:	61da      	str	r2, [r3, #28]
				while (ofs > bcs) {						/* Cluster following loop */
 801bb9a:	683a      	ldr	r2, [r7, #0]
 801bb9c:	69fb      	ldr	r3, [r7, #28]
 801bb9e:	429a      	cmp	r2, r3
 801bba0:	d8c0      	bhi.n	801bb24 <f_lseek+0x2b0>
				}
				fp->fptr += ofs;
 801bba2:	687b      	ldr	r3, [r7, #4]
 801bba4:	699a      	ldr	r2, [r3, #24]
 801bba6:	683b      	ldr	r3, [r7, #0]
 801bba8:	441a      	add	r2, r3
 801bbaa:	687b      	ldr	r3, [r7, #4]
 801bbac:	619a      	str	r2, [r3, #24]
				if (ofs % SS(fs)) {
 801bbae:	683b      	ldr	r3, [r7, #0]
 801bbb0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801bbb4:	2b00      	cmp	r3, #0
 801bbb6:	d012      	beq.n	801bbde <f_lseek+0x36a>
					nsect = clust2sect(fs, clst);	/* Current sector */
 801bbb8:	68bb      	ldr	r3, [r7, #8]
 801bbba:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 801bbbc:	4618      	mov	r0, r3
 801bbbe:	f7fd f9d1 	bl	8018f64 <clust2sect>
 801bbc2:	6378      	str	r0, [r7, #52]	; 0x34
					if (!nsect) ABORT(fs, FR_INT_ERR);
 801bbc4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801bbc6:	2b00      	cmp	r3, #0
 801bbc8:	d104      	bne.n	801bbd4 <f_lseek+0x360>
 801bbca:	687b      	ldr	r3, [r7, #4]
 801bbcc:	2202      	movs	r2, #2
 801bbce:	755a      	strb	r2, [r3, #21]
 801bbd0:	2302      	movs	r3, #2
 801bbd2:	e054      	b.n	801bc7e <f_lseek+0x40a>
					nsect += (DWORD)(ofs / SS(fs));
 801bbd4:	683b      	ldr	r3, [r7, #0]
 801bbd6:	0a5b      	lsrs	r3, r3, #9
 801bbd8:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 801bbda:	4413      	add	r3, r2
 801bbdc:	637b      	str	r3, [r7, #52]	; 0x34
				}
			}
		}
		if (!_FS_READONLY && fp->fptr > fp->obj.objsize) {		/* Set file change flag if the file size is extended */
 801bbde:	687b      	ldr	r3, [r7, #4]
 801bbe0:	699a      	ldr	r2, [r3, #24]
 801bbe2:	687b      	ldr	r3, [r7, #4]
 801bbe4:	68db      	ldr	r3, [r3, #12]
 801bbe6:	429a      	cmp	r2, r3
 801bbe8:	d90a      	bls.n	801bc00 <f_lseek+0x38c>
			fp->obj.objsize = fp->fptr;
 801bbea:	687b      	ldr	r3, [r7, #4]
 801bbec:	699a      	ldr	r2, [r3, #24]
 801bbee:	687b      	ldr	r3, [r7, #4]
 801bbf0:	60da      	str	r2, [r3, #12]
			fp->flag |= FA_MODIFIED;
 801bbf2:	687b      	ldr	r3, [r7, #4]
 801bbf4:	7d1b      	ldrb	r3, [r3, #20]
 801bbf6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801bbfa:	b2da      	uxtb	r2, r3
 801bbfc:	687b      	ldr	r3, [r7, #4]
 801bbfe:	751a      	strb	r2, [r3, #20]
		}
		if (fp->fptr % SS(fs) && nsect != fp->sect) {	/* Fill sector cache if needed */
 801bc00:	687b      	ldr	r3, [r7, #4]
 801bc02:	699b      	ldr	r3, [r3, #24]
 801bc04:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801bc08:	2b00      	cmp	r3, #0
 801bc0a:	d036      	beq.n	801bc7a <f_lseek+0x406>
 801bc0c:	687b      	ldr	r3, [r7, #4]
 801bc0e:	6a1b      	ldr	r3, [r3, #32]
 801bc10:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 801bc12:	429a      	cmp	r2, r3
 801bc14:	d031      	beq.n	801bc7a <f_lseek+0x406>
#if !_FS_TINY
#if !_FS_READONLY
			if (fp->flag & FA_DIRTY) {			/* Write-back dirty sector cache */
 801bc16:	687b      	ldr	r3, [r7, #4]
 801bc18:	7d1b      	ldrb	r3, [r3, #20]
 801bc1a:	b25b      	sxtb	r3, r3
 801bc1c:	2b00      	cmp	r3, #0
 801bc1e:	da18      	bge.n	801bc52 <f_lseek+0x3de>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 801bc20:	68bb      	ldr	r3, [r7, #8]
 801bc22:	7858      	ldrb	r0, [r3, #1]
 801bc24:	687b      	ldr	r3, [r7, #4]
 801bc26:	f103 0130 	add.w	r1, r3, #48	; 0x30
 801bc2a:	687b      	ldr	r3, [r7, #4]
 801bc2c:	6a1a      	ldr	r2, [r3, #32]
 801bc2e:	2301      	movs	r3, #1
 801bc30:	f7fc fe06 	bl	8018840 <disk_write>
 801bc34:	4603      	mov	r3, r0
 801bc36:	2b00      	cmp	r3, #0
 801bc38:	d004      	beq.n	801bc44 <f_lseek+0x3d0>
 801bc3a:	687b      	ldr	r3, [r7, #4]
 801bc3c:	2201      	movs	r2, #1
 801bc3e:	755a      	strb	r2, [r3, #21]
 801bc40:	2301      	movs	r3, #1
 801bc42:	e01c      	b.n	801bc7e <f_lseek+0x40a>
				fp->flag &= (BYTE)~FA_DIRTY;
 801bc44:	687b      	ldr	r3, [r7, #4]
 801bc46:	7d1b      	ldrb	r3, [r3, #20]
 801bc48:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 801bc4c:	b2da      	uxtb	r2, r3
 801bc4e:	687b      	ldr	r3, [r7, #4]
 801bc50:	751a      	strb	r2, [r3, #20]
			}
#endif
			if (disk_read(fs->drv, fp->buf, nsect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 801bc52:	68bb      	ldr	r3, [r7, #8]
 801bc54:	7858      	ldrb	r0, [r3, #1]
 801bc56:	687b      	ldr	r3, [r7, #4]
 801bc58:	f103 0130 	add.w	r1, r3, #48	; 0x30
 801bc5c:	2301      	movs	r3, #1
 801bc5e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 801bc60:	f7fc fdce 	bl	8018800 <disk_read>
 801bc64:	4603      	mov	r3, r0
 801bc66:	2b00      	cmp	r3, #0
 801bc68:	d004      	beq.n	801bc74 <f_lseek+0x400>
 801bc6a:	687b      	ldr	r3, [r7, #4]
 801bc6c:	2201      	movs	r2, #1
 801bc6e:	755a      	strb	r2, [r3, #21]
 801bc70:	2301      	movs	r3, #1
 801bc72:	e004      	b.n	801bc7e <f_lseek+0x40a>
#endif
			fp->sect = nsect;
 801bc74:	687b      	ldr	r3, [r7, #4]
 801bc76:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 801bc78:	621a      	str	r2, [r3, #32]
		}
	}

	LEAVE_FF(fs, res);
 801bc7a:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
}
 801bc7e:	4618      	mov	r0, r3
 801bc80:	3740      	adds	r7, #64	; 0x40
 801bc82:	46bd      	mov	sp, r7
 801bc84:	bd80      	pop	{r7, pc}

0801bc86 <f_opendir>:

FRESULT f_opendir (
	DIR* dp,			/* Pointer to directory object to create */
	const TCHAR* path	/* Pointer to the directory path */
)
{
 801bc86:	b580      	push	{r7, lr}
 801bc88:	b086      	sub	sp, #24
 801bc8a:	af00      	add	r7, sp, #0
 801bc8c:	6078      	str	r0, [r7, #4]
 801bc8e:	6039      	str	r1, [r7, #0]
	FATFS *fs;
	_FDID *obj;
	DEF_NAMBUF


	if (!dp) return FR_INVALID_OBJECT;
 801bc90:	687b      	ldr	r3, [r7, #4]
 801bc92:	2b00      	cmp	r3, #0
 801bc94:	d101      	bne.n	801bc9a <f_opendir+0x14>
 801bc96:	2309      	movs	r3, #9
 801bc98:	e074      	b.n	801bd84 <f_opendir+0xfe>

	/* Get logical drive */
	obj = &dp->obj;
 801bc9a:	687b      	ldr	r3, [r7, #4]
 801bc9c:	613b      	str	r3, [r7, #16]
	res = find_volume(&path, &fs, 0);
 801bc9e:	f107 0108 	add.w	r1, r7, #8
 801bca2:	463b      	mov	r3, r7
 801bca4:	2200      	movs	r2, #0
 801bca6:	4618      	mov	r0, r3
 801bca8:	f7fe fdf2 	bl	801a890 <find_volume>
 801bcac:	4603      	mov	r3, r0
 801bcae:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 801bcb0:	7dfb      	ldrb	r3, [r7, #23]
 801bcb2:	2b00      	cmp	r3, #0
 801bcb4:	d15f      	bne.n	801bd76 <f_opendir+0xf0>
		obj->fs = fs;
 801bcb6:	68ba      	ldr	r2, [r7, #8]
 801bcb8:	693b      	ldr	r3, [r7, #16]
 801bcba:	601a      	str	r2, [r3, #0]
		INIT_NAMBUF(fs);
 801bcbc:	f44f 7000 	mov.w	r0, #512	; 0x200
 801bcc0:	f000 fc7d 	bl	801c5be <ff_memalloc>
 801bcc4:	60f8      	str	r0, [r7, #12]
 801bcc6:	68fb      	ldr	r3, [r7, #12]
 801bcc8:	2b00      	cmp	r3, #0
 801bcca:	d101      	bne.n	801bcd0 <f_opendir+0x4a>
 801bccc:	2311      	movs	r3, #17
 801bcce:	e059      	b.n	801bd84 <f_opendir+0xfe>
 801bcd0:	68bb      	ldr	r3, [r7, #8]
 801bcd2:	68fa      	ldr	r2, [r7, #12]
 801bcd4:	60da      	str	r2, [r3, #12]
		res = follow_path(dp, path);			/* Follow the path to the directory */
 801bcd6:	683b      	ldr	r3, [r7, #0]
 801bcd8:	4619      	mov	r1, r3
 801bcda:	6878      	ldr	r0, [r7, #4]
 801bcdc:	f7fe fccc 	bl	801a678 <follow_path>
 801bce0:	4603      	mov	r3, r0
 801bce2:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK) {						/* Follow completed */
 801bce4:	7dfb      	ldrb	r3, [r7, #23]
 801bce6:	2b00      	cmp	r3, #0
 801bce8:	d13d      	bne.n	801bd66 <f_opendir+0xe0>
			if (!(dp->fn[NSFLAG] & NS_NONAME)) {	/* It is not the origin directory itself */
 801bcea:	687b      	ldr	r3, [r7, #4]
 801bcec:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 801bcf0:	b25b      	sxtb	r3, r3
 801bcf2:	2b00      	cmp	r3, #0
 801bcf4:	db12      	blt.n	801bd1c <f_opendir+0x96>
				if (obj->attr & AM_DIR) {		/* This object is a sub-directory */
 801bcf6:	693b      	ldr	r3, [r7, #16]
 801bcf8:	799b      	ldrb	r3, [r3, #6]
 801bcfa:	f003 0310 	and.w	r3, r3, #16
 801bcfe:	2b00      	cmp	r3, #0
 801bd00:	d00a      	beq.n	801bd18 <f_opendir+0x92>
						obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
						obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
					} else
#endif
					{
						obj->sclust = ld_clust(fs, dp->dir);	/* Get object allocation info */
 801bd02:	68ba      	ldr	r2, [r7, #8]
 801bd04:	687b      	ldr	r3, [r7, #4]
 801bd06:	6a1b      	ldr	r3, [r3, #32]
 801bd08:	4619      	mov	r1, r3
 801bd0a:	4610      	mov	r0, r2
 801bd0c:	f7fd fd95 	bl	801983a <ld_clust>
 801bd10:	4602      	mov	r2, r0
 801bd12:	693b      	ldr	r3, [r7, #16]
 801bd14:	609a      	str	r2, [r3, #8]
 801bd16:	e001      	b.n	801bd1c <f_opendir+0x96>
					}
				} else {						/* This object is a file */
					res = FR_NO_PATH;
 801bd18:	2305      	movs	r3, #5
 801bd1a:	75fb      	strb	r3, [r7, #23]
				}
			}
			if (res == FR_OK) {
 801bd1c:	7dfb      	ldrb	r3, [r7, #23]
 801bd1e:	2b00      	cmp	r3, #0
 801bd20:	d121      	bne.n	801bd66 <f_opendir+0xe0>
				obj->id = fs->id;
 801bd22:	68bb      	ldr	r3, [r7, #8]
 801bd24:	88da      	ldrh	r2, [r3, #6]
 801bd26:	693b      	ldr	r3, [r7, #16]
 801bd28:	809a      	strh	r2, [r3, #4]
				res = dir_sdi(dp, 0);			/* Rewind directory */
 801bd2a:	2100      	movs	r1, #0
 801bd2c:	6878      	ldr	r0, [r7, #4]
 801bd2e:	f7fd fbfd 	bl	801952c <dir_sdi>
 801bd32:	4603      	mov	r3, r0
 801bd34:	75fb      	strb	r3, [r7, #23]
#if _FS_LOCK != 0
				if (res == FR_OK) {
 801bd36:	7dfb      	ldrb	r3, [r7, #23]
 801bd38:	2b00      	cmp	r3, #0
 801bd3a:	d114      	bne.n	801bd66 <f_opendir+0xe0>
					if (obj->sclust) {
 801bd3c:	693b      	ldr	r3, [r7, #16]
 801bd3e:	689b      	ldr	r3, [r3, #8]
 801bd40:	2b00      	cmp	r3, #0
 801bd42:	d00d      	beq.n	801bd60 <f_opendir+0xda>
						obj->lockid = inc_lock(dp, 0);	/* Lock the sub directory */
 801bd44:	2100      	movs	r1, #0
 801bd46:	6878      	ldr	r0, [r7, #4]
 801bd48:	f7fc ff3e 	bl	8018bc8 <inc_lock>
 801bd4c:	4602      	mov	r2, r0
 801bd4e:	693b      	ldr	r3, [r7, #16]
 801bd50:	611a      	str	r2, [r3, #16]
						if (!obj->lockid) res = FR_TOO_MANY_OPEN_FILES;
 801bd52:	693b      	ldr	r3, [r7, #16]
 801bd54:	691b      	ldr	r3, [r3, #16]
 801bd56:	2b00      	cmp	r3, #0
 801bd58:	d105      	bne.n	801bd66 <f_opendir+0xe0>
 801bd5a:	2312      	movs	r3, #18
 801bd5c:	75fb      	strb	r3, [r7, #23]
 801bd5e:	e002      	b.n	801bd66 <f_opendir+0xe0>
					} else {
						obj->lockid = 0;	/* Root directory need not to be locked */
 801bd60:	693b      	ldr	r3, [r7, #16]
 801bd62:	2200      	movs	r2, #0
 801bd64:	611a      	str	r2, [r3, #16]
					}
				}
#endif
			}
		}
		FREE_NAMBUF();
 801bd66:	68f8      	ldr	r0, [r7, #12]
 801bd68:	f000 fc35 	bl	801c5d6 <ff_memfree>
		if (res == FR_NO_FILE) res = FR_NO_PATH;
 801bd6c:	7dfb      	ldrb	r3, [r7, #23]
 801bd6e:	2b04      	cmp	r3, #4
 801bd70:	d101      	bne.n	801bd76 <f_opendir+0xf0>
 801bd72:	2305      	movs	r3, #5
 801bd74:	75fb      	strb	r3, [r7, #23]
	}
	if (res != FR_OK) obj->fs = 0;		/* Invalidate the directory object if function faild */
 801bd76:	7dfb      	ldrb	r3, [r7, #23]
 801bd78:	2b00      	cmp	r3, #0
 801bd7a:	d002      	beq.n	801bd82 <f_opendir+0xfc>
 801bd7c:	693b      	ldr	r3, [r7, #16]
 801bd7e:	2200      	movs	r2, #0
 801bd80:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 801bd82:	7dfb      	ldrb	r3, [r7, #23]
}
 801bd84:	4618      	mov	r0, r3
 801bd86:	3718      	adds	r7, #24
 801bd88:	46bd      	mov	sp, r7
 801bd8a:	bd80      	pop	{r7, pc}

0801bd8c <f_closedir>:
/*-----------------------------------------------------------------------*/

FRESULT f_closedir (
	DIR *dp		/* Pointer to the directory object to be closed */
)
{
 801bd8c:	b580      	push	{r7, lr}
 801bd8e:	b084      	sub	sp, #16
 801bd90:	af00      	add	r7, sp, #0
 801bd92:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;


	res = validate(&dp->obj, &fs);			/* Check validity of the file object */
 801bd94:	687b      	ldr	r3, [r7, #4]
 801bd96:	f107 0208 	add.w	r2, r7, #8
 801bd9a:	4611      	mov	r1, r2
 801bd9c:	4618      	mov	r0, r3
 801bd9e:	f7fe ffc3 	bl	801ad28 <validate>
 801bda2:	4603      	mov	r3, r0
 801bda4:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 801bda6:	7bfb      	ldrb	r3, [r7, #15]
 801bda8:	2b00      	cmp	r3, #0
 801bdaa:	d110      	bne.n	801bdce <f_closedir+0x42>
#if _FS_LOCK != 0
		if (dp->obj.lockid) {				/* Decrement sub-directory open counter */
 801bdac:	687b      	ldr	r3, [r7, #4]
 801bdae:	691b      	ldr	r3, [r3, #16]
 801bdb0:	2b00      	cmp	r3, #0
 801bdb2:	d006      	beq.n	801bdc2 <f_closedir+0x36>
			res = dec_lock(dp->obj.lockid);
 801bdb4:	687b      	ldr	r3, [r7, #4]
 801bdb6:	691b      	ldr	r3, [r3, #16]
 801bdb8:	4618      	mov	r0, r3
 801bdba:	f7fc ff93 	bl	8018ce4 <dec_lock>
 801bdbe:	4603      	mov	r3, r0
 801bdc0:	73fb      	strb	r3, [r7, #15]
		}
		if (res == FR_OK)
 801bdc2:	7bfb      	ldrb	r3, [r7, #15]
 801bdc4:	2b00      	cmp	r3, #0
 801bdc6:	d102      	bne.n	801bdce <f_closedir+0x42>
#endif
		{
			dp->obj.fs = 0;			/* Invalidate directory object */
 801bdc8:	687b      	ldr	r3, [r7, #4]
 801bdca:	2200      	movs	r2, #0
 801bdcc:	601a      	str	r2, [r3, #0]
		}
#if _FS_REENTRANT
		unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
	}
	return res;
 801bdce:	7bfb      	ldrb	r3, [r7, #15]
}
 801bdd0:	4618      	mov	r0, r3
 801bdd2:	3710      	adds	r7, #16
 801bdd4:	46bd      	mov	sp, r7
 801bdd6:	bd80      	pop	{r7, pc}

0801bdd8 <f_readdir>:

FRESULT f_readdir (
	DIR* dp,			/* Pointer to the open directory object */
	FILINFO* fno		/* Pointer to file information to return */
)
{
 801bdd8:	b580      	push	{r7, lr}
 801bdda:	b086      	sub	sp, #24
 801bddc:	af00      	add	r7, sp, #0
 801bdde:	6078      	str	r0, [r7, #4]
 801bde0:	6039      	str	r1, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DEF_NAMBUF


	res = validate(&dp->obj, &fs);	/* Check validity of the directory object */
 801bde2:	687b      	ldr	r3, [r7, #4]
 801bde4:	f107 020c 	add.w	r2, r7, #12
 801bde8:	4611      	mov	r1, r2
 801bdea:	4618      	mov	r0, r3
 801bdec:	f7fe ff9c 	bl	801ad28 <validate>
 801bdf0:	4603      	mov	r3, r0
 801bdf2:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 801bdf4:	7dfb      	ldrb	r3, [r7, #23]
 801bdf6:	2b00      	cmp	r3, #0
 801bdf8:	d136      	bne.n	801be68 <f_readdir+0x90>
		if (!fno) {
 801bdfa:	683b      	ldr	r3, [r7, #0]
 801bdfc:	2b00      	cmp	r3, #0
 801bdfe:	d106      	bne.n	801be0e <f_readdir+0x36>
			res = dir_sdi(dp, 0);			/* Rewind the directory object */
 801be00:	2100      	movs	r1, #0
 801be02:	6878      	ldr	r0, [r7, #4]
 801be04:	f7fd fb92 	bl	801952c <dir_sdi>
 801be08:	4603      	mov	r3, r0
 801be0a:	75fb      	strb	r3, [r7, #23]
 801be0c:	e02c      	b.n	801be68 <f_readdir+0x90>
		} else {
			INIT_NAMBUF(fs);
 801be0e:	f44f 7000 	mov.w	r0, #512	; 0x200
 801be12:	f000 fbd4 	bl	801c5be <ff_memalloc>
 801be16:	6138      	str	r0, [r7, #16]
 801be18:	693b      	ldr	r3, [r7, #16]
 801be1a:	2b00      	cmp	r3, #0
 801be1c:	d101      	bne.n	801be22 <f_readdir+0x4a>
 801be1e:	2311      	movs	r3, #17
 801be20:	e023      	b.n	801be6a <f_readdir+0x92>
 801be22:	68fb      	ldr	r3, [r7, #12]
 801be24:	693a      	ldr	r2, [r7, #16]
 801be26:	60da      	str	r2, [r3, #12]
			res = dir_read(dp, 0);			/* Read an item */
 801be28:	2100      	movs	r1, #0
 801be2a:	6878      	ldr	r0, [r7, #4]
 801be2c:	f7fd ff2f 	bl	8019c8e <dir_read>
 801be30:	4603      	mov	r3, r0
 801be32:	75fb      	strb	r3, [r7, #23]
			if (res == FR_NO_FILE) res = FR_OK;	/* Ignore end of directory */
 801be34:	7dfb      	ldrb	r3, [r7, #23]
 801be36:	2b04      	cmp	r3, #4
 801be38:	d101      	bne.n	801be3e <f_readdir+0x66>
 801be3a:	2300      	movs	r3, #0
 801be3c:	75fb      	strb	r3, [r7, #23]
			if (res == FR_OK) {				/* A valid entry is found */
 801be3e:	7dfb      	ldrb	r3, [r7, #23]
 801be40:	2b00      	cmp	r3, #0
 801be42:	d10e      	bne.n	801be62 <f_readdir+0x8a>
				get_fileinfo(dp, fno);		/* Get the object information */
 801be44:	6839      	ldr	r1, [r7, #0]
 801be46:	6878      	ldr	r0, [r7, #4]
 801be48:	f7fe f980 	bl	801a14c <get_fileinfo>
				res = dir_next(dp, 0);		/* Increment index for next */
 801be4c:	2100      	movs	r1, #0
 801be4e:	6878      	ldr	r0, [r7, #4]
 801be50:	f7fd fbe7 	bl	8019622 <dir_next>
 801be54:	4603      	mov	r3, r0
 801be56:	75fb      	strb	r3, [r7, #23]
				if (res == FR_NO_FILE) res = FR_OK;	/* Ignore end of directory now */
 801be58:	7dfb      	ldrb	r3, [r7, #23]
 801be5a:	2b04      	cmp	r3, #4
 801be5c:	d101      	bne.n	801be62 <f_readdir+0x8a>
 801be5e:	2300      	movs	r3, #0
 801be60:	75fb      	strb	r3, [r7, #23]
			}
			FREE_NAMBUF();
 801be62:	6938      	ldr	r0, [r7, #16]
 801be64:	f000 fbb7 	bl	801c5d6 <ff_memfree>
		}
	}
	LEAVE_FF(fs, res);
 801be68:	7dfb      	ldrb	r3, [r7, #23]
}
 801be6a:	4618      	mov	r0, r3
 801be6c:	3718      	adds	r7, #24
 801be6e:	46bd      	mov	sp, r7
 801be70:	bd80      	pop	{r7, pc}

0801be72 <f_getfree>:
FRESULT f_getfree (
	const TCHAR* path,	/* Path name of the logical drive number */
	DWORD* nclst,		/* Pointer to a variable to return number of free clusters */
	FATFS** fatfs		/* Pointer to return pointer to corresponding file system object */
)
{
 801be72:	b580      	push	{r7, lr}
 801be74:	b092      	sub	sp, #72	; 0x48
 801be76:	af00      	add	r7, sp, #0
 801be78:	60f8      	str	r0, [r7, #12]
 801be7a:	60b9      	str	r1, [r7, #8]
 801be7c:	607a      	str	r2, [r7, #4]
	BYTE *p;
	_FDID obj;


	/* Get logical drive */
	res = find_volume(&path, &fs, 0);
 801be7e:	f107 0128 	add.w	r1, r7, #40	; 0x28
 801be82:	f107 030c 	add.w	r3, r7, #12
 801be86:	2200      	movs	r2, #0
 801be88:	4618      	mov	r0, r3
 801be8a:	f7fe fd01 	bl	801a890 <find_volume>
 801be8e:	4603      	mov	r3, r0
 801be90:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
	if (res == FR_OK) {
 801be94:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 801be98:	2b00      	cmp	r3, #0
 801be9a:	f040 8099 	bne.w	801bfd0 <f_getfree+0x15e>
		*fatfs = fs;				/* Return ptr to the fs object */
 801be9e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 801bea0:	687b      	ldr	r3, [r7, #4]
 801bea2:	601a      	str	r2, [r3, #0]
		/* If free_clst is valid, return it without full cluster scan */
		if (fs->free_clst <= fs->n_fatent - 2) {
 801bea4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801bea6:	695a      	ldr	r2, [r3, #20]
 801bea8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801beaa:	699b      	ldr	r3, [r3, #24]
 801beac:	3b02      	subs	r3, #2
 801beae:	429a      	cmp	r2, r3
 801beb0:	d804      	bhi.n	801bebc <f_getfree+0x4a>
			*nclst = fs->free_clst;
 801beb2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801beb4:	695a      	ldr	r2, [r3, #20]
 801beb6:	68bb      	ldr	r3, [r7, #8]
 801beb8:	601a      	str	r2, [r3, #0]
 801beba:	e089      	b.n	801bfd0 <f_getfree+0x15e>
		} else {
			/* Get number of free clusters */
			nfree = 0;
 801bebc:	2300      	movs	r3, #0
 801bebe:	643b      	str	r3, [r7, #64]	; 0x40
			if (fs->fs_type == FS_FAT12) {	/* FAT12: Sector unalighed FAT entries */
 801bec0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801bec2:	781b      	ldrb	r3, [r3, #0]
 801bec4:	2b01      	cmp	r3, #1
 801bec6:	d128      	bne.n	801bf1a <f_getfree+0xa8>
				clst = 2; obj.fs = fs;
 801bec8:	2302      	movs	r3, #2
 801beca:	63fb      	str	r3, [r7, #60]	; 0x3c
 801becc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801bece:	617b      	str	r3, [r7, #20]
				do {
					stat = get_fat(&obj, clst);
 801bed0:	f107 0314 	add.w	r3, r7, #20
 801bed4:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 801bed6:	4618      	mov	r0, r3
 801bed8:	f7fd f863 	bl	8018fa2 <get_fat>
 801bedc:	62f8      	str	r0, [r7, #44]	; 0x2c
					if (stat == 0xFFFFFFFF) { res = FR_DISK_ERR; break; }
 801bede:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801bee0:	f1b3 3fff 	cmp.w	r3, #4294967295
 801bee4:	d103      	bne.n	801beee <f_getfree+0x7c>
 801bee6:	2301      	movs	r3, #1
 801bee8:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 801beec:	e063      	b.n	801bfb6 <f_getfree+0x144>
					if (stat == 1) { res = FR_INT_ERR; break; }
 801beee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801bef0:	2b01      	cmp	r3, #1
 801bef2:	d103      	bne.n	801befc <f_getfree+0x8a>
 801bef4:	2302      	movs	r3, #2
 801bef6:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 801befa:	e05c      	b.n	801bfb6 <f_getfree+0x144>
					if (stat == 0) nfree++;
 801befc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801befe:	2b00      	cmp	r3, #0
 801bf00:	d102      	bne.n	801bf08 <f_getfree+0x96>
 801bf02:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 801bf04:	3301      	adds	r3, #1
 801bf06:	643b      	str	r3, [r7, #64]	; 0x40
				} while (++clst < fs->n_fatent);
 801bf08:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801bf0a:	3301      	adds	r3, #1
 801bf0c:	63fb      	str	r3, [r7, #60]	; 0x3c
 801bf0e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801bf10:	699b      	ldr	r3, [r3, #24]
 801bf12:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 801bf14:	429a      	cmp	r2, r3
 801bf16:	d3db      	bcc.n	801bed0 <f_getfree+0x5e>
 801bf18:	e04d      	b.n	801bfb6 <f_getfree+0x144>
						i = (i + 1) % SS(fs);
					} while (clst);
				} else
#endif
				{	/* FAT16/32: Sector alighed FAT entries */
					clst = fs->n_fatent; sect = fs->fatbase;
 801bf1a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801bf1c:	699b      	ldr	r3, [r3, #24]
 801bf1e:	63fb      	str	r3, [r7, #60]	; 0x3c
 801bf20:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801bf22:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801bf24:	63bb      	str	r3, [r7, #56]	; 0x38
					i = 0; p = 0;
 801bf26:	2300      	movs	r3, #0
 801bf28:	637b      	str	r3, [r7, #52]	; 0x34
 801bf2a:	2300      	movs	r3, #0
 801bf2c:	633b      	str	r3, [r7, #48]	; 0x30
					do {
						if (i == 0) {
 801bf2e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801bf30:	2b00      	cmp	r3, #0
 801bf32:	d113      	bne.n	801bf5c <f_getfree+0xea>
							res = move_window(fs, sect++);
 801bf34:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 801bf36:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801bf38:	1c5a      	adds	r2, r3, #1
 801bf3a:	63ba      	str	r2, [r7, #56]	; 0x38
 801bf3c:	4619      	mov	r1, r3
 801bf3e:	f7fc ff75 	bl	8018e2c <move_window>
 801bf42:	4603      	mov	r3, r0
 801bf44:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
							if (res != FR_OK) break;
 801bf48:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 801bf4c:	2b00      	cmp	r3, #0
 801bf4e:	d131      	bne.n	801bfb4 <f_getfree+0x142>
							p = fs->win;
 801bf50:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801bf52:	3334      	adds	r3, #52	; 0x34
 801bf54:	633b      	str	r3, [r7, #48]	; 0x30
							i = SS(fs);
 801bf56:	f44f 7300 	mov.w	r3, #512	; 0x200
 801bf5a:	637b      	str	r3, [r7, #52]	; 0x34
						}
						if (fs->fs_type == FS_FAT16) {
 801bf5c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801bf5e:	781b      	ldrb	r3, [r3, #0]
 801bf60:	2b02      	cmp	r3, #2
 801bf62:	d10f      	bne.n	801bf84 <f_getfree+0x112>
							if (ld_word(p) == 0) nfree++;
 801bf64:	6b38      	ldr	r0, [r7, #48]	; 0x30
 801bf66:	f7fc fcb1 	bl	80188cc <ld_word>
 801bf6a:	4603      	mov	r3, r0
 801bf6c:	2b00      	cmp	r3, #0
 801bf6e:	d102      	bne.n	801bf76 <f_getfree+0x104>
 801bf70:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 801bf72:	3301      	adds	r3, #1
 801bf74:	643b      	str	r3, [r7, #64]	; 0x40
							p += 2; i -= 2;
 801bf76:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801bf78:	3302      	adds	r3, #2
 801bf7a:	633b      	str	r3, [r7, #48]	; 0x30
 801bf7c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801bf7e:	3b02      	subs	r3, #2
 801bf80:	637b      	str	r3, [r7, #52]	; 0x34
 801bf82:	e010      	b.n	801bfa6 <f_getfree+0x134>
						} else {
							if ((ld_dword(p) & 0x0FFFFFFF) == 0) nfree++;
 801bf84:	6b38      	ldr	r0, [r7, #48]	; 0x30
 801bf86:	f7fc fcb9 	bl	80188fc <ld_dword>
 801bf8a:	4603      	mov	r3, r0
 801bf8c:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 801bf90:	2b00      	cmp	r3, #0
 801bf92:	d102      	bne.n	801bf9a <f_getfree+0x128>
 801bf94:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 801bf96:	3301      	adds	r3, #1
 801bf98:	643b      	str	r3, [r7, #64]	; 0x40
							p += 4; i -= 4;
 801bf9a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801bf9c:	3304      	adds	r3, #4
 801bf9e:	633b      	str	r3, [r7, #48]	; 0x30
 801bfa0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801bfa2:	3b04      	subs	r3, #4
 801bfa4:	637b      	str	r3, [r7, #52]	; 0x34
						}
					} while (--clst);
 801bfa6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801bfa8:	3b01      	subs	r3, #1
 801bfaa:	63fb      	str	r3, [r7, #60]	; 0x3c
 801bfac:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801bfae:	2b00      	cmp	r3, #0
 801bfb0:	d1bd      	bne.n	801bf2e <f_getfree+0xbc>
 801bfb2:	e000      	b.n	801bfb6 <f_getfree+0x144>
							if (res != FR_OK) break;
 801bfb4:	bf00      	nop
				}
			}
			*nclst = nfree;			/* Return the free clusters */
 801bfb6:	68bb      	ldr	r3, [r7, #8]
 801bfb8:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 801bfba:	601a      	str	r2, [r3, #0]
			fs->free_clst = nfree;	/* Now free_clst is valid */
 801bfbc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801bfbe:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 801bfc0:	615a      	str	r2, [r3, #20]
			fs->fsi_flag |= 1;		/* FSInfo is to be updated */
 801bfc2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801bfc4:	791a      	ldrb	r2, [r3, #4]
 801bfc6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801bfc8:	f042 0201 	orr.w	r2, r2, #1
 801bfcc:	b2d2      	uxtb	r2, r2
 801bfce:	711a      	strb	r2, [r3, #4]
		}
	}

	LEAVE_FF(fs, res);
 801bfd0:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
}
 801bfd4:	4618      	mov	r0, r3
 801bfd6:	3748      	adds	r7, #72	; 0x48
 801bfd8:	46bd      	mov	sp, r7
 801bfda:	bd80      	pop	{r7, pc}

0801bfdc <putc_bfd>:
static
void putc_bfd (		/* Buffered write with code conversion */
	putbuff* pb,
	TCHAR c
)
{
 801bfdc:	b580      	push	{r7, lr}
 801bfde:	b084      	sub	sp, #16
 801bfe0:	af00      	add	r7, sp, #0
 801bfe2:	6078      	str	r0, [r7, #4]
 801bfe4:	460b      	mov	r3, r1
 801bfe6:	70fb      	strb	r3, [r7, #3]
	UINT bw;
	int i;


	if (_USE_STRFUNC == 2 && c == '\n') {	 /* LF -> CRLF conversion */
 801bfe8:	78fb      	ldrb	r3, [r7, #3]
 801bfea:	2b0a      	cmp	r3, #10
 801bfec:	d103      	bne.n	801bff6 <putc_bfd+0x1a>
		putc_bfd(pb, '\r');
 801bfee:	210d      	movs	r1, #13
 801bff0:	6878      	ldr	r0, [r7, #4]
 801bff2:	f7ff fff3 	bl	801bfdc <putc_bfd>
	}

	i = pb->idx;		/* Write index of pb->buf[] */
 801bff6:	687b      	ldr	r3, [r7, #4]
 801bff8:	685b      	ldr	r3, [r3, #4]
 801bffa:	60fb      	str	r3, [r7, #12]
	if (i < 0) return;
 801bffc:	68fb      	ldr	r3, [r7, #12]
 801bffe:	2b00      	cmp	r3, #0
 801c000:	db25      	blt.n	801c04e <putc_bfd+0x72>
	if (c >= 0x100)
		pb->buf[i++] = (BYTE)(c >> 8);
	pb->buf[i++] = (BYTE)c;
#endif
#else							/* Write a character without conversion */
	pb->buf[i++] = (BYTE)c;
 801c002:	68fb      	ldr	r3, [r7, #12]
 801c004:	1c5a      	adds	r2, r3, #1
 801c006:	60fa      	str	r2, [r7, #12]
 801c008:	687a      	ldr	r2, [r7, #4]
 801c00a:	4413      	add	r3, r2
 801c00c:	78fa      	ldrb	r2, [r7, #3]
 801c00e:	731a      	strb	r2, [r3, #12]
#endif

	if (i >= (int)(sizeof pb->buf) - 3) {	/* Write buffered characters to the file */
 801c010:	68fb      	ldr	r3, [r7, #12]
 801c012:	2b3c      	cmp	r3, #60	; 0x3c
 801c014:	dd12      	ble.n	801c03c <putc_bfd+0x60>
		f_write(pb->fp, pb->buf, (UINT)i, &bw);
 801c016:	687b      	ldr	r3, [r7, #4]
 801c018:	6818      	ldr	r0, [r3, #0]
 801c01a:	687b      	ldr	r3, [r7, #4]
 801c01c:	f103 010c 	add.w	r1, r3, #12
 801c020:	68fa      	ldr	r2, [r7, #12]
 801c022:	f107 0308 	add.w	r3, r7, #8
 801c026:	f7ff fa08 	bl	801b43a <f_write>
		i = (bw == (UINT)i) ? 0 : -1;
 801c02a:	68ba      	ldr	r2, [r7, #8]
 801c02c:	68fb      	ldr	r3, [r7, #12]
 801c02e:	429a      	cmp	r2, r3
 801c030:	d101      	bne.n	801c036 <putc_bfd+0x5a>
 801c032:	2300      	movs	r3, #0
 801c034:	e001      	b.n	801c03a <putc_bfd+0x5e>
 801c036:	f04f 33ff 	mov.w	r3, #4294967295
 801c03a:	60fb      	str	r3, [r7, #12]
	}
	pb->idx = i;
 801c03c:	687b      	ldr	r3, [r7, #4]
 801c03e:	68fa      	ldr	r2, [r7, #12]
 801c040:	605a      	str	r2, [r3, #4]
	pb->nchr++;
 801c042:	687b      	ldr	r3, [r7, #4]
 801c044:	689b      	ldr	r3, [r3, #8]
 801c046:	1c5a      	adds	r2, r3, #1
 801c048:	687b      	ldr	r3, [r7, #4]
 801c04a:	609a      	str	r2, [r3, #8]
 801c04c:	e000      	b.n	801c050 <putc_bfd+0x74>
	if (i < 0) return;
 801c04e:	bf00      	nop
}
 801c050:	3710      	adds	r7, #16
 801c052:	46bd      	mov	sp, r7
 801c054:	bd80      	pop	{r7, pc}

0801c056 <putc_flush>:

static
int putc_flush (		/* Flush left characters in the buffer */
	putbuff* pb
)
{
 801c056:	b580      	push	{r7, lr}
 801c058:	b084      	sub	sp, #16
 801c05a:	af00      	add	r7, sp, #0
 801c05c:	6078      	str	r0, [r7, #4]
	UINT nw;

	if (   pb->idx >= 0	/* Flush buffered characters to the file */
 801c05e:	687b      	ldr	r3, [r7, #4]
 801c060:	685b      	ldr	r3, [r3, #4]
 801c062:	2b00      	cmp	r3, #0
 801c064:	db16      	blt.n	801c094 <putc_flush+0x3e>
		&& f_write(pb->fp, pb->buf, (UINT)pb->idx, &nw) == FR_OK
 801c066:	687b      	ldr	r3, [r7, #4]
 801c068:	6818      	ldr	r0, [r3, #0]
 801c06a:	687b      	ldr	r3, [r7, #4]
 801c06c:	f103 010c 	add.w	r1, r3, #12
 801c070:	687b      	ldr	r3, [r7, #4]
 801c072:	685b      	ldr	r3, [r3, #4]
 801c074:	461a      	mov	r2, r3
 801c076:	f107 030c 	add.w	r3, r7, #12
 801c07a:	f7ff f9de 	bl	801b43a <f_write>
 801c07e:	4603      	mov	r3, r0
 801c080:	2b00      	cmp	r3, #0
 801c082:	d107      	bne.n	801c094 <putc_flush+0x3e>
		&& (UINT)pb->idx == nw) return pb->nchr;
 801c084:	687b      	ldr	r3, [r7, #4]
 801c086:	685b      	ldr	r3, [r3, #4]
 801c088:	68fa      	ldr	r2, [r7, #12]
 801c08a:	4293      	cmp	r3, r2
 801c08c:	d102      	bne.n	801c094 <putc_flush+0x3e>
 801c08e:	687b      	ldr	r3, [r7, #4]
 801c090:	689b      	ldr	r3, [r3, #8]
 801c092:	e001      	b.n	801c098 <putc_flush+0x42>
	return EOF;
 801c094:	f04f 33ff 	mov.w	r3, #4294967295
}
 801c098:	4618      	mov	r0, r3
 801c09a:	3710      	adds	r7, #16
 801c09c:	46bd      	mov	sp, r7
 801c09e:	bd80      	pop	{r7, pc}

0801c0a0 <putc_init>:
static
void putc_init (		/* Initialize write buffer */
	putbuff* pb,
	FIL* fp
)
{
 801c0a0:	b480      	push	{r7}
 801c0a2:	b083      	sub	sp, #12
 801c0a4:	af00      	add	r7, sp, #0
 801c0a6:	6078      	str	r0, [r7, #4]
 801c0a8:	6039      	str	r1, [r7, #0]
	pb->fp = fp;
 801c0aa:	687b      	ldr	r3, [r7, #4]
 801c0ac:	683a      	ldr	r2, [r7, #0]
 801c0ae:	601a      	str	r2, [r3, #0]
	pb->nchr = pb->idx = 0;
 801c0b0:	687b      	ldr	r3, [r7, #4]
 801c0b2:	2200      	movs	r2, #0
 801c0b4:	605a      	str	r2, [r3, #4]
 801c0b6:	687b      	ldr	r3, [r7, #4]
 801c0b8:	685a      	ldr	r2, [r3, #4]
 801c0ba:	687b      	ldr	r3, [r7, #4]
 801c0bc:	609a      	str	r2, [r3, #8]
}
 801c0be:	bf00      	nop
 801c0c0:	370c      	adds	r7, #12
 801c0c2:	46bd      	mov	sp, r7
 801c0c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 801c0c8:	4770      	bx	lr
	...

0801c0cc <f_printf>:
int f_printf (
	FIL* fp,			/* Pointer to the file object */
	const TCHAR* fmt,	/* Pointer to the format string */
	...					/* Optional arguments... */
)
{
 801c0cc:	b40e      	push	{r1, r2, r3}
 801c0ce:	b580      	push	{r7, lr}
 801c0d0:	b0a7      	sub	sp, #156	; 0x9c
 801c0d2:	af00      	add	r7, sp, #0
 801c0d4:	6078      	str	r0, [r7, #4]
	UINT i, j, w;
	DWORD v;
	TCHAR c, d, str[32], *p;


	putc_init(&pb, fp);
 801c0d6:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 801c0da:	6879      	ldr	r1, [r7, #4]
 801c0dc:	4618      	mov	r0, r3
 801c0de:	f7ff ffdf 	bl	801c0a0 <putc_init>

	va_start(arp, fmt);
 801c0e2:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 801c0e6:	67bb      	str	r3, [r7, #120]	; 0x78

	for (;;) {
		c = *fmt++;
 801c0e8:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 801c0ec:	1c5a      	adds	r2, r3, #1
 801c0ee:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 801c0f2:	781b      	ldrb	r3, [r3, #0]
 801c0f4:	f887 3083 	strb.w	r3, [r7, #131]	; 0x83
		if (c == 0) break;			/* End of string */
 801c0f8:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 801c0fc:	2b00      	cmp	r3, #0
 801c0fe:	f000 81f2 	beq.w	801c4e6 <f_printf+0x41a>
		if (c != '%') {				/* Non escape character */
 801c102:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 801c106:	2b25      	cmp	r3, #37	; 0x25
 801c108:	d008      	beq.n	801c11c <f_printf+0x50>
			putc_bfd(&pb, c);
 801c10a:	f897 2083 	ldrb.w	r2, [r7, #131]	; 0x83
 801c10e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 801c112:	4611      	mov	r1, r2
 801c114:	4618      	mov	r0, r3
 801c116:	f7ff ff61 	bl	801bfdc <putc_bfd>
			continue;
 801c11a:	e1e3      	b.n	801c4e4 <f_printf+0x418>
		}
		w = f = 0;
 801c11c:	2300      	movs	r3, #0
 801c11e:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
 801c122:	2300      	movs	r3, #0
 801c124:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
		c = *fmt++;
 801c128:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 801c12c:	1c5a      	adds	r2, r3, #1
 801c12e:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 801c132:	781b      	ldrb	r3, [r3, #0]
 801c134:	f887 3083 	strb.w	r3, [r7, #131]	; 0x83
		if (c == '0') {				/* Flag: '0' padding */
 801c138:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 801c13c:	2b30      	cmp	r3, #48	; 0x30
 801c13e:	d10b      	bne.n	801c158 <f_printf+0x8c>
			f = 1; c = *fmt++;
 801c140:	2301      	movs	r3, #1
 801c142:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
 801c146:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 801c14a:	1c5a      	adds	r2, r3, #1
 801c14c:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 801c150:	781b      	ldrb	r3, [r3, #0]
 801c152:	f887 3083 	strb.w	r3, [r7, #131]	; 0x83
 801c156:	e024      	b.n	801c1a2 <f_printf+0xd6>
		} else {
			if (c == '-') {			/* Flag: left justified */
 801c158:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 801c15c:	2b2d      	cmp	r3, #45	; 0x2d
 801c15e:	d120      	bne.n	801c1a2 <f_printf+0xd6>
				f = 2; c = *fmt++;
 801c160:	2302      	movs	r3, #2
 801c162:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
 801c166:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 801c16a:	1c5a      	adds	r2, r3, #1
 801c16c:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 801c170:	781b      	ldrb	r3, [r3, #0]
 801c172:	f887 3083 	strb.w	r3, [r7, #131]	; 0x83
			}
		}
		while (IsDigit(c)) {		/* Precision */
 801c176:	e014      	b.n	801c1a2 <f_printf+0xd6>
			w = w * 10 + c - '0';
 801c178:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 801c17c:	4613      	mov	r3, r2
 801c17e:	009b      	lsls	r3, r3, #2
 801c180:	4413      	add	r3, r2
 801c182:	005b      	lsls	r3, r3, #1
 801c184:	461a      	mov	r2, r3
 801c186:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 801c18a:	4413      	add	r3, r2
 801c18c:	3b30      	subs	r3, #48	; 0x30
 801c18e:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
			c = *fmt++;
 801c192:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 801c196:	1c5a      	adds	r2, r3, #1
 801c198:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 801c19c:	781b      	ldrb	r3, [r3, #0]
 801c19e:	f887 3083 	strb.w	r3, [r7, #131]	; 0x83
		while (IsDigit(c)) {		/* Precision */
 801c1a2:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 801c1a6:	2b2f      	cmp	r3, #47	; 0x2f
 801c1a8:	d903      	bls.n	801c1b2 <f_printf+0xe6>
 801c1aa:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 801c1ae:	2b39      	cmp	r3, #57	; 0x39
 801c1b0:	d9e2      	bls.n	801c178 <f_printf+0xac>
		}
		if (c == 'l' || c == 'L') {	/* Prefix: Size is long int */
 801c1b2:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 801c1b6:	2b6c      	cmp	r3, #108	; 0x6c
 801c1b8:	d003      	beq.n	801c1c2 <f_printf+0xf6>
 801c1ba:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 801c1be:	2b4c      	cmp	r3, #76	; 0x4c
 801c1c0:	d10d      	bne.n	801c1de <f_printf+0x112>
			f |= 4; c = *fmt++;
 801c1c2:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 801c1c6:	f043 0304 	orr.w	r3, r3, #4
 801c1ca:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
 801c1ce:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 801c1d2:	1c5a      	adds	r2, r3, #1
 801c1d4:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 801c1d8:	781b      	ldrb	r3, [r3, #0]
 801c1da:	f887 3083 	strb.w	r3, [r7, #131]	; 0x83
		}
		if (!c) break;
 801c1de:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 801c1e2:	2b00      	cmp	r3, #0
 801c1e4:	f000 8181 	beq.w	801c4ea <f_printf+0x41e>
		d = c;
 801c1e8:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 801c1ec:	f887 3082 	strb.w	r3, [r7, #130]	; 0x82
		if (IsLower(d)) d -= 0x20;
 801c1f0:	f897 3082 	ldrb.w	r3, [r7, #130]	; 0x82
 801c1f4:	2b60      	cmp	r3, #96	; 0x60
 801c1f6:	d908      	bls.n	801c20a <f_printf+0x13e>
 801c1f8:	f897 3082 	ldrb.w	r3, [r7, #130]	; 0x82
 801c1fc:	2b7a      	cmp	r3, #122	; 0x7a
 801c1fe:	d804      	bhi.n	801c20a <f_printf+0x13e>
 801c200:	f897 3082 	ldrb.w	r3, [r7, #130]	; 0x82
 801c204:	3b20      	subs	r3, #32
 801c206:	f887 3082 	strb.w	r3, [r7, #130]	; 0x82
		switch (d) {				/* Type is... */
 801c20a:	f897 3082 	ldrb.w	r3, [r7, #130]	; 0x82
 801c20e:	3b42      	subs	r3, #66	; 0x42
 801c210:	2b16      	cmp	r3, #22
 801c212:	f200 8098 	bhi.w	801c346 <f_printf+0x27a>
 801c216:	a201      	add	r2, pc, #4	; (adr r2, 801c21c <f_printf+0x150>)
 801c218:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801c21c:	0801c327 	.word	0x0801c327
 801c220:	0801c30f 	.word	0x0801c30f
 801c224:	0801c337 	.word	0x0801c337
 801c228:	0801c347 	.word	0x0801c347
 801c22c:	0801c347 	.word	0x0801c347
 801c230:	0801c347 	.word	0x0801c347
 801c234:	0801c347 	.word	0x0801c347
 801c238:	0801c347 	.word	0x0801c347
 801c23c:	0801c347 	.word	0x0801c347
 801c240:	0801c347 	.word	0x0801c347
 801c244:	0801c347 	.word	0x0801c347
 801c248:	0801c347 	.word	0x0801c347
 801c24c:	0801c347 	.word	0x0801c347
 801c250:	0801c32f 	.word	0x0801c32f
 801c254:	0801c347 	.word	0x0801c347
 801c258:	0801c347 	.word	0x0801c347
 801c25c:	0801c347 	.word	0x0801c347
 801c260:	0801c279 	.word	0x0801c279
 801c264:	0801c347 	.word	0x0801c347
 801c268:	0801c337 	.word	0x0801c337
 801c26c:	0801c347 	.word	0x0801c347
 801c270:	0801c347 	.word	0x0801c347
 801c274:	0801c33f 	.word	0x0801c33f
		case 'S' :					/* String */
			p = va_arg(arp, TCHAR*);
 801c278:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 801c27a:	1d1a      	adds	r2, r3, #4
 801c27c:	67ba      	str	r2, [r7, #120]	; 0x78
 801c27e:	681b      	ldr	r3, [r3, #0]
 801c280:	67fb      	str	r3, [r7, #124]	; 0x7c
			for (j = 0; p[j]; j++) ;
 801c282:	2300      	movs	r3, #0
 801c284:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 801c288:	e004      	b.n	801c294 <f_printf+0x1c8>
 801c28a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 801c28e:	3301      	adds	r3, #1
 801c290:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 801c294:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 801c296:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 801c29a:	4413      	add	r3, r2
 801c29c:	781b      	ldrb	r3, [r3, #0]
 801c29e:	2b00      	cmp	r3, #0
 801c2a0:	d1f3      	bne.n	801c28a <f_printf+0x1be>
			if (!(f & 2)) {
 801c2a2:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 801c2a6:	f003 0302 	and.w	r3, r3, #2
 801c2aa:	2b00      	cmp	r3, #0
 801c2ac:	d11a      	bne.n	801c2e4 <f_printf+0x218>
				while (j++ < w) putc_bfd(&pb, ' ');
 801c2ae:	e005      	b.n	801c2bc <f_printf+0x1f0>
 801c2b0:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 801c2b4:	2120      	movs	r1, #32
 801c2b6:	4618      	mov	r0, r3
 801c2b8:	f7ff fe90 	bl	801bfdc <putc_bfd>
 801c2bc:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 801c2c0:	1c5a      	adds	r2, r3, #1
 801c2c2:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 801c2c6:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 801c2ca:	429a      	cmp	r2, r3
 801c2cc:	d8f0      	bhi.n	801c2b0 <f_printf+0x1e4>
			}
			while (*p) putc_bfd(&pb, *p++);
 801c2ce:	e009      	b.n	801c2e4 <f_printf+0x218>
 801c2d0:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 801c2d2:	1c5a      	adds	r2, r3, #1
 801c2d4:	67fa      	str	r2, [r7, #124]	; 0x7c
 801c2d6:	781a      	ldrb	r2, [r3, #0]
 801c2d8:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 801c2dc:	4611      	mov	r1, r2
 801c2de:	4618      	mov	r0, r3
 801c2e0:	f7ff fe7c 	bl	801bfdc <putc_bfd>
 801c2e4:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 801c2e6:	781b      	ldrb	r3, [r3, #0]
 801c2e8:	2b00      	cmp	r3, #0
 801c2ea:	d1f1      	bne.n	801c2d0 <f_printf+0x204>
			while (j++ < w) putc_bfd(&pb, ' ');
 801c2ec:	e005      	b.n	801c2fa <f_printf+0x22e>
 801c2ee:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 801c2f2:	2120      	movs	r1, #32
 801c2f4:	4618      	mov	r0, r3
 801c2f6:	f7ff fe71 	bl	801bfdc <putc_bfd>
 801c2fa:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 801c2fe:	1c5a      	adds	r2, r3, #1
 801c300:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 801c304:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 801c308:	429a      	cmp	r2, r3
 801c30a:	d8f0      	bhi.n	801c2ee <f_printf+0x222>
			continue;
 801c30c:	e0ea      	b.n	801c4e4 <f_printf+0x418>

		case 'C' :					/* Character */
			putc_bfd(&pb, (TCHAR)va_arg(arp, int)); continue;
 801c30e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 801c310:	1d1a      	adds	r2, r3, #4
 801c312:	67ba      	str	r2, [r7, #120]	; 0x78
 801c314:	681b      	ldr	r3, [r3, #0]
 801c316:	b2da      	uxtb	r2, r3
 801c318:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 801c31c:	4611      	mov	r1, r2
 801c31e:	4618      	mov	r0, r3
 801c320:	f7ff fe5c 	bl	801bfdc <putc_bfd>
 801c324:	e0de      	b.n	801c4e4 <f_printf+0x418>

		case 'B' :					/* Binary */
			r = 2; break;
 801c326:	2302      	movs	r3, #2
 801c328:	f887 3096 	strb.w	r3, [r7, #150]	; 0x96
 801c32c:	e014      	b.n	801c358 <f_printf+0x28c>

		case 'O' :					/* Octal */
			r = 8; break;
 801c32e:	2308      	movs	r3, #8
 801c330:	f887 3096 	strb.w	r3, [r7, #150]	; 0x96
 801c334:	e010      	b.n	801c358 <f_printf+0x28c>

		case 'D' :					/* Signed decimal */
		case 'U' :					/* Unsigned decimal */
			r = 10; break;
 801c336:	230a      	movs	r3, #10
 801c338:	f887 3096 	strb.w	r3, [r7, #150]	; 0x96
 801c33c:	e00c      	b.n	801c358 <f_printf+0x28c>

		case 'X' :					/* Hexdecimal */
			r = 16; break;
 801c33e:	2310      	movs	r3, #16
 801c340:	f887 3096 	strb.w	r3, [r7, #150]	; 0x96
 801c344:	e008      	b.n	801c358 <f_printf+0x28c>

		default:					/* Unknown type (pass-through) */
			putc_bfd(&pb, c); continue;
 801c346:	f897 2083 	ldrb.w	r2, [r7, #131]	; 0x83
 801c34a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 801c34e:	4611      	mov	r1, r2
 801c350:	4618      	mov	r0, r3
 801c352:	f7ff fe43 	bl	801bfdc <putc_bfd>
 801c356:	e0c5      	b.n	801c4e4 <f_printf+0x418>
		}

		/* Get an argument and put it in numeral */
		v = (f & 4) ? (DWORD)va_arg(arp, long) : ((d == 'D') ? (DWORD)(long)va_arg(arp, int) : (DWORD)va_arg(arp, unsigned int));
 801c358:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 801c35c:	f003 0304 	and.w	r3, r3, #4
 801c360:	2b00      	cmp	r3, #0
 801c362:	d004      	beq.n	801c36e <f_printf+0x2a2>
 801c364:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 801c366:	1d1a      	adds	r2, r3, #4
 801c368:	67ba      	str	r2, [r7, #120]	; 0x78
 801c36a:	681b      	ldr	r3, [r3, #0]
 801c36c:	e00c      	b.n	801c388 <f_printf+0x2bc>
 801c36e:	f897 3082 	ldrb.w	r3, [r7, #130]	; 0x82
 801c372:	2b44      	cmp	r3, #68	; 0x44
 801c374:	d104      	bne.n	801c380 <f_printf+0x2b4>
 801c376:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 801c378:	1d1a      	adds	r2, r3, #4
 801c37a:	67ba      	str	r2, [r7, #120]	; 0x78
 801c37c:	681b      	ldr	r3, [r3, #0]
 801c37e:	e003      	b.n	801c388 <f_printf+0x2bc>
 801c380:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 801c382:	1d1a      	adds	r2, r3, #4
 801c384:	67ba      	str	r2, [r7, #120]	; 0x78
 801c386:	681b      	ldr	r3, [r3, #0]
 801c388:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
		if (d == 'D' && (v & 0x80000000)) {
 801c38c:	f897 3082 	ldrb.w	r3, [r7, #130]	; 0x82
 801c390:	2b44      	cmp	r3, #68	; 0x44
 801c392:	d10e      	bne.n	801c3b2 <f_printf+0x2e6>
 801c394:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 801c398:	2b00      	cmp	r3, #0
 801c39a:	da0a      	bge.n	801c3b2 <f_printf+0x2e6>
			v = 0 - v;
 801c39c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 801c3a0:	425b      	negs	r3, r3
 801c3a2:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
			f |= 8;
 801c3a6:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 801c3aa:	f043 0308 	orr.w	r3, r3, #8
 801c3ae:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
		}
		i = 0;
 801c3b2:	2300      	movs	r3, #0
 801c3b4:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
		do {
			d = (TCHAR)(v % r); v /= r;
 801c3b8:	f897 2096 	ldrb.w	r2, [r7, #150]	; 0x96
 801c3bc:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 801c3c0:	fbb3 f1f2 	udiv	r1, r3, r2
 801c3c4:	fb01 f202 	mul.w	r2, r1, r2
 801c3c8:	1a9b      	subs	r3, r3, r2
 801c3ca:	f887 3082 	strb.w	r3, [r7, #130]	; 0x82
 801c3ce:	f897 3096 	ldrb.w	r3, [r7, #150]	; 0x96
 801c3d2:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 801c3d6:	fbb2 f3f3 	udiv	r3, r2, r3
 801c3da:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
			if (d > 9) d += (c == 'x') ? 0x27 : 0x07;
 801c3de:	f897 3082 	ldrb.w	r3, [r7, #130]	; 0x82
 801c3e2:	2b09      	cmp	r3, #9
 801c3e4:	d90b      	bls.n	801c3fe <f_printf+0x332>
 801c3e6:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 801c3ea:	2b78      	cmp	r3, #120	; 0x78
 801c3ec:	d101      	bne.n	801c3f2 <f_printf+0x326>
 801c3ee:	2227      	movs	r2, #39	; 0x27
 801c3f0:	e000      	b.n	801c3f4 <f_printf+0x328>
 801c3f2:	2207      	movs	r2, #7
 801c3f4:	f897 3082 	ldrb.w	r3, [r7, #130]	; 0x82
 801c3f8:	4413      	add	r3, r2
 801c3fa:	f887 3082 	strb.w	r3, [r7, #130]	; 0x82
			str[i++] = d + '0';
 801c3fe:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 801c402:	1c5a      	adds	r2, r3, #1
 801c404:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
 801c408:	f897 2082 	ldrb.w	r2, [r7, #130]	; 0x82
 801c40c:	3230      	adds	r2, #48	; 0x30
 801c40e:	b2d2      	uxtb	r2, r2
 801c410:	3398      	adds	r3, #152	; 0x98
 801c412:	443b      	add	r3, r7
 801c414:	f803 2c8c 	strb.w	r2, [r3, #-140]
		} while (v && i < sizeof str / sizeof str[0]);
 801c418:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 801c41c:	2b00      	cmp	r3, #0
 801c41e:	d003      	beq.n	801c428 <f_printf+0x35c>
 801c420:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 801c424:	2b1f      	cmp	r3, #31
 801c426:	d9c7      	bls.n	801c3b8 <f_printf+0x2ec>
		if (f & 8) str[i++] = '-';
 801c428:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 801c42c:	f003 0308 	and.w	r3, r3, #8
 801c430:	2b00      	cmp	r3, #0
 801c432:	d009      	beq.n	801c448 <f_printf+0x37c>
 801c434:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 801c438:	1c5a      	adds	r2, r3, #1
 801c43a:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
 801c43e:	3398      	adds	r3, #152	; 0x98
 801c440:	443b      	add	r3, r7
 801c442:	222d      	movs	r2, #45	; 0x2d
 801c444:	f803 2c8c 	strb.w	r2, [r3, #-140]
		j = i; d = (f & 1) ? '0' : ' ';
 801c448:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 801c44c:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 801c450:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 801c454:	f003 0301 	and.w	r3, r3, #1
 801c458:	2b00      	cmp	r3, #0
 801c45a:	d001      	beq.n	801c460 <f_printf+0x394>
 801c45c:	2330      	movs	r3, #48	; 0x30
 801c45e:	e000      	b.n	801c462 <f_printf+0x396>
 801c460:	2320      	movs	r3, #32
 801c462:	f887 3082 	strb.w	r3, [r7, #130]	; 0x82
		while (!(f & 2) && j++ < w) putc_bfd(&pb, d);
 801c466:	e007      	b.n	801c478 <f_printf+0x3ac>
 801c468:	f897 2082 	ldrb.w	r2, [r7, #130]	; 0x82
 801c46c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 801c470:	4611      	mov	r1, r2
 801c472:	4618      	mov	r0, r3
 801c474:	f7ff fdb2 	bl	801bfdc <putc_bfd>
 801c478:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 801c47c:	f003 0302 	and.w	r3, r3, #2
 801c480:	2b00      	cmp	r3, #0
 801c482:	d108      	bne.n	801c496 <f_printf+0x3ca>
 801c484:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 801c488:	1c5a      	adds	r2, r3, #1
 801c48a:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 801c48e:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 801c492:	429a      	cmp	r2, r3
 801c494:	d8e8      	bhi.n	801c468 <f_printf+0x39c>
		do {
			putc_bfd(&pb, str[--i]);
 801c496:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 801c49a:	3b01      	subs	r3, #1
 801c49c:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 801c4a0:	f107 020c 	add.w	r2, r7, #12
 801c4a4:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 801c4a8:	4413      	add	r3, r2
 801c4aa:	781a      	ldrb	r2, [r3, #0]
 801c4ac:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 801c4b0:	4611      	mov	r1, r2
 801c4b2:	4618      	mov	r0, r3
 801c4b4:	f7ff fd92 	bl	801bfdc <putc_bfd>
		} while (i);
 801c4b8:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 801c4bc:	2b00      	cmp	r3, #0
 801c4be:	d1ea      	bne.n	801c496 <f_printf+0x3ca>
		while (j++ < w) putc_bfd(&pb, d);
 801c4c0:	e007      	b.n	801c4d2 <f_printf+0x406>
 801c4c2:	f897 2082 	ldrb.w	r2, [r7, #130]	; 0x82
 801c4c6:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 801c4ca:	4611      	mov	r1, r2
 801c4cc:	4618      	mov	r0, r3
 801c4ce:	f7ff fd85 	bl	801bfdc <putc_bfd>
 801c4d2:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 801c4d6:	1c5a      	adds	r2, r3, #1
 801c4d8:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 801c4dc:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 801c4e0:	429a      	cmp	r2, r3
 801c4e2:	d8ee      	bhi.n	801c4c2 <f_printf+0x3f6>
		c = *fmt++;
 801c4e4:	e600      	b.n	801c0e8 <f_printf+0x1c>
		if (c == 0) break;			/* End of string */
 801c4e6:	bf00      	nop
 801c4e8:	e000      	b.n	801c4ec <f_printf+0x420>
		if (!c) break;
 801c4ea:	bf00      	nop
	}

	va_end(arp);

	return putc_flush(&pb);
 801c4ec:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 801c4f0:	4618      	mov	r0, r3
 801c4f2:	f7ff fdb0 	bl	801c056 <putc_flush>
 801c4f6:	4603      	mov	r3, r0
}
 801c4f8:	4618      	mov	r0, r3
 801c4fa:	379c      	adds	r7, #156	; 0x9c
 801c4fc:	46bd      	mov	sp, r7
 801c4fe:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 801c502:	b003      	add	sp, #12
 801c504:	4770      	bx	lr
 801c506:	bf00      	nop

0801c508 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 801c508:	b480      	push	{r7}
 801c50a:	b087      	sub	sp, #28
 801c50c:	af00      	add	r7, sp, #0
 801c50e:	60f8      	str	r0, [r7, #12]
 801c510:	60b9      	str	r1, [r7, #8]
 801c512:	4613      	mov	r3, r2
 801c514:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 801c516:	2301      	movs	r3, #1
 801c518:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 801c51a:	2300      	movs	r3, #0
 801c51c:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 801c51e:	4b1f      	ldr	r3, [pc, #124]	; (801c59c <FATFS_LinkDriverEx+0x94>)
 801c520:	7b9b      	ldrb	r3, [r3, #14]
 801c522:	b2db      	uxtb	r3, r3
 801c524:	2b01      	cmp	r3, #1
 801c526:	d831      	bhi.n	801c58c <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 801c528:	4b1c      	ldr	r3, [pc, #112]	; (801c59c <FATFS_LinkDriverEx+0x94>)
 801c52a:	7b9b      	ldrb	r3, [r3, #14]
 801c52c:	b2db      	uxtb	r3, r3
 801c52e:	461a      	mov	r2, r3
 801c530:	4b1a      	ldr	r3, [pc, #104]	; (801c59c <FATFS_LinkDriverEx+0x94>)
 801c532:	2100      	movs	r1, #0
 801c534:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 801c536:	4b19      	ldr	r3, [pc, #100]	; (801c59c <FATFS_LinkDriverEx+0x94>)
 801c538:	7b9b      	ldrb	r3, [r3, #14]
 801c53a:	b2db      	uxtb	r3, r3
 801c53c:	4a17      	ldr	r2, [pc, #92]	; (801c59c <FATFS_LinkDriverEx+0x94>)
 801c53e:	009b      	lsls	r3, r3, #2
 801c540:	4413      	add	r3, r2
 801c542:	68fa      	ldr	r2, [r7, #12]
 801c544:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 801c546:	4b15      	ldr	r3, [pc, #84]	; (801c59c <FATFS_LinkDriverEx+0x94>)
 801c548:	7b9b      	ldrb	r3, [r3, #14]
 801c54a:	b2db      	uxtb	r3, r3
 801c54c:	461a      	mov	r2, r3
 801c54e:	4b13      	ldr	r3, [pc, #76]	; (801c59c <FATFS_LinkDriverEx+0x94>)
 801c550:	4413      	add	r3, r2
 801c552:	79fa      	ldrb	r2, [r7, #7]
 801c554:	731a      	strb	r2, [r3, #12]
    DiskNum = disk.nbr++;
 801c556:	4b11      	ldr	r3, [pc, #68]	; (801c59c <FATFS_LinkDriverEx+0x94>)
 801c558:	7b9b      	ldrb	r3, [r3, #14]
 801c55a:	b2db      	uxtb	r3, r3
 801c55c:	1c5a      	adds	r2, r3, #1
 801c55e:	b2d1      	uxtb	r1, r2
 801c560:	4a0e      	ldr	r2, [pc, #56]	; (801c59c <FATFS_LinkDriverEx+0x94>)
 801c562:	7391      	strb	r1, [r2, #14]
 801c564:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 801c566:	7dbb      	ldrb	r3, [r7, #22]
 801c568:	3330      	adds	r3, #48	; 0x30
 801c56a:	b2da      	uxtb	r2, r3
 801c56c:	68bb      	ldr	r3, [r7, #8]
 801c56e:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 801c570:	68bb      	ldr	r3, [r7, #8]
 801c572:	3301      	adds	r3, #1
 801c574:	223a      	movs	r2, #58	; 0x3a
 801c576:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 801c578:	68bb      	ldr	r3, [r7, #8]
 801c57a:	3302      	adds	r3, #2
 801c57c:	222f      	movs	r2, #47	; 0x2f
 801c57e:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 801c580:	68bb      	ldr	r3, [r7, #8]
 801c582:	3303      	adds	r3, #3
 801c584:	2200      	movs	r2, #0
 801c586:	701a      	strb	r2, [r3, #0]
    ret = 0;
 801c588:	2300      	movs	r3, #0
 801c58a:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 801c58c:	7dfb      	ldrb	r3, [r7, #23]
}
 801c58e:	4618      	mov	r0, r3
 801c590:	371c      	adds	r7, #28
 801c592:	46bd      	mov	sp, r7
 801c594:	f85d 7b04 	ldr.w	r7, [sp], #4
 801c598:	4770      	bx	lr
 801c59a:	bf00      	nop
 801c59c:	2000d390 	.word	0x2000d390

0801c5a0 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 801c5a0:	b580      	push	{r7, lr}
 801c5a2:	b082      	sub	sp, #8
 801c5a4:	af00      	add	r7, sp, #0
 801c5a6:	6078      	str	r0, [r7, #4]
 801c5a8:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 801c5aa:	2200      	movs	r2, #0
 801c5ac:	6839      	ldr	r1, [r7, #0]
 801c5ae:	6878      	ldr	r0, [r7, #4]
 801c5b0:	f7ff ffaa 	bl	801c508 <FATFS_LinkDriverEx>
 801c5b4:	4603      	mov	r3, r0
}
 801c5b6:	4618      	mov	r0, r3
 801c5b8:	3708      	adds	r7, #8
 801c5ba:	46bd      	mov	sp, r7
 801c5bc:	bd80      	pop	{r7, pc}

0801c5be <ff_memalloc>:
*/

void* ff_memalloc (	/* Returns pointer to the allocated memory block */
	UINT msize		/* Number of bytes to allocate */
)
{
 801c5be:	b580      	push	{r7, lr}
 801c5c0:	b082      	sub	sp, #8
 801c5c2:	af00      	add	r7, sp, #0
 801c5c4:	6078      	str	r0, [r7, #4]
	return ff_malloc(msize);	/* Allocate a new memory block with POSIX API */
 801c5c6:	6878      	ldr	r0, [r7, #4]
 801c5c8:	f007 fda2 	bl	8024110 <malloc>
 801c5cc:	4603      	mov	r3, r0
}
 801c5ce:	4618      	mov	r0, r3
 801c5d0:	3708      	adds	r7, #8
 801c5d2:	46bd      	mov	sp, r7
 801c5d4:	bd80      	pop	{r7, pc}

0801c5d6 <ff_memfree>:
/*------------------------------------------------------------------------*/

void ff_memfree (
	void* mblock	/* Pointer to the memory block to free */
)
{
 801c5d6:	b580      	push	{r7, lr}
 801c5d8:	b082      	sub	sp, #8
 801c5da:	af00      	add	r7, sp, #0
 801c5dc:	6078      	str	r0, [r7, #4]
	ff_free(mblock);	/* Discard the memory block with POSIX API */
 801c5de:	6878      	ldr	r0, [r7, #4]
 801c5e0:	f007 fd9e 	bl	8024120 <free>
}
 801c5e4:	bf00      	nop
 801c5e6:	3708      	adds	r7, #8
 801c5e8:	46bd      	mov	sp, r7
 801c5ea:	bd80      	pop	{r7, pc}

0801c5ec <ff_convert>:

WCHAR ff_convert (	/* Converted character, Returns zero on error */
	WCHAR	chr,	/* Character code to be converted */
	UINT	dir		/* 0: Unicode to OEM code, 1: OEM code to Unicode */
)
{
 801c5ec:	b480      	push	{r7}
 801c5ee:	b085      	sub	sp, #20
 801c5f0:	af00      	add	r7, sp, #0
 801c5f2:	4603      	mov	r3, r0
 801c5f4:	6039      	str	r1, [r7, #0]
 801c5f6:	80fb      	strh	r3, [r7, #6]
	WCHAR c;


	if (chr < 0x80) {	/* ASCII */
 801c5f8:	88fb      	ldrh	r3, [r7, #6]
 801c5fa:	2b7f      	cmp	r3, #127	; 0x7f
 801c5fc:	d802      	bhi.n	801c604 <ff_convert+0x18>
		c = chr;
 801c5fe:	88fb      	ldrh	r3, [r7, #6]
 801c600:	81fb      	strh	r3, [r7, #14]
 801c602:	e025      	b.n	801c650 <ff_convert+0x64>

	} else {
		if (dir) {		/* OEM code to Unicode */
 801c604:	683b      	ldr	r3, [r7, #0]
 801c606:	2b00      	cmp	r3, #0
 801c608:	d00b      	beq.n	801c622 <ff_convert+0x36>
			c = (chr >= 0x100) ? 0 : Tbl[chr - 0x80];
 801c60a:	88fb      	ldrh	r3, [r7, #6]
 801c60c:	2bff      	cmp	r3, #255	; 0xff
 801c60e:	d805      	bhi.n	801c61c <ff_convert+0x30>
 801c610:	88fb      	ldrh	r3, [r7, #6]
 801c612:	3b80      	subs	r3, #128	; 0x80
 801c614:	4a12      	ldr	r2, [pc, #72]	; (801c660 <ff_convert+0x74>)
 801c616:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 801c61a:	e000      	b.n	801c61e <ff_convert+0x32>
 801c61c:	2300      	movs	r3, #0
 801c61e:	81fb      	strh	r3, [r7, #14]
 801c620:	e016      	b.n	801c650 <ff_convert+0x64>

		} else {		/* Unicode to OEM code */
			for (c = 0; c < 0x80; c++) {
 801c622:	2300      	movs	r3, #0
 801c624:	81fb      	strh	r3, [r7, #14]
 801c626:	e009      	b.n	801c63c <ff_convert+0x50>
				if (chr == Tbl[c]) break;
 801c628:	89fb      	ldrh	r3, [r7, #14]
 801c62a:	4a0d      	ldr	r2, [pc, #52]	; (801c660 <ff_convert+0x74>)
 801c62c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 801c630:	88fa      	ldrh	r2, [r7, #6]
 801c632:	429a      	cmp	r2, r3
 801c634:	d006      	beq.n	801c644 <ff_convert+0x58>
			for (c = 0; c < 0x80; c++) {
 801c636:	89fb      	ldrh	r3, [r7, #14]
 801c638:	3301      	adds	r3, #1
 801c63a:	81fb      	strh	r3, [r7, #14]
 801c63c:	89fb      	ldrh	r3, [r7, #14]
 801c63e:	2b7f      	cmp	r3, #127	; 0x7f
 801c640:	d9f2      	bls.n	801c628 <ff_convert+0x3c>
 801c642:	e000      	b.n	801c646 <ff_convert+0x5a>
				if (chr == Tbl[c]) break;
 801c644:	bf00      	nop
			}
			c = (c + 0x80) & 0xFF;
 801c646:	89fb      	ldrh	r3, [r7, #14]
 801c648:	3380      	adds	r3, #128	; 0x80
 801c64a:	b29b      	uxth	r3, r3
 801c64c:	b2db      	uxtb	r3, r3
 801c64e:	81fb      	strh	r3, [r7, #14]
		}
	}

	return c;
 801c650:	89fb      	ldrh	r3, [r7, #14]
}
 801c652:	4618      	mov	r0, r3
 801c654:	3714      	adds	r7, #20
 801c656:	46bd      	mov	sp, r7
 801c658:	f85d 7b04 	ldr.w	r7, [sp], #4
 801c65c:	4770      	bx	lr
 801c65e:	bf00      	nop
 801c660:	080367f4 	.word	0x080367f4

0801c664 <ff_wtoupper>:


WCHAR ff_wtoupper (	/* Returns upper converted character */
	WCHAR chr		/* Unicode character to be upper converted (BMP only) */
)
{
 801c664:	b480      	push	{r7}
 801c666:	b087      	sub	sp, #28
 801c668:	af00      	add	r7, sp, #0
 801c66a:	4603      	mov	r3, r0
 801c66c:	80fb      	strh	r3, [r7, #6]
	};
	const WCHAR *p;
	WCHAR bc, nc, cmd;


	p = chr < 0x1000 ? cvt1 : cvt2;
 801c66e:	88fb      	ldrh	r3, [r7, #6]
 801c670:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 801c674:	d201      	bcs.n	801c67a <ff_wtoupper+0x16>
 801c676:	4b3e      	ldr	r3, [pc, #248]	; (801c770 <ff_wtoupper+0x10c>)
 801c678:	e000      	b.n	801c67c <ff_wtoupper+0x18>
 801c67a:	4b3e      	ldr	r3, [pc, #248]	; (801c774 <ff_wtoupper+0x110>)
 801c67c:	617b      	str	r3, [r7, #20]
	for (;;) {
		bc = *p++;								/* Get block base */
 801c67e:	697b      	ldr	r3, [r7, #20]
 801c680:	1c9a      	adds	r2, r3, #2
 801c682:	617a      	str	r2, [r7, #20]
 801c684:	881b      	ldrh	r3, [r3, #0]
 801c686:	827b      	strh	r3, [r7, #18]
		if (!bc || chr < bc) break;
 801c688:	8a7b      	ldrh	r3, [r7, #18]
 801c68a:	2b00      	cmp	r3, #0
 801c68c:	d068      	beq.n	801c760 <ff_wtoupper+0xfc>
 801c68e:	88fa      	ldrh	r2, [r7, #6]
 801c690:	8a7b      	ldrh	r3, [r7, #18]
 801c692:	429a      	cmp	r2, r3
 801c694:	d364      	bcc.n	801c760 <ff_wtoupper+0xfc>
		nc = *p++; cmd = nc >> 8; nc &= 0xFF;	/* Get processing command and block size */
 801c696:	697b      	ldr	r3, [r7, #20]
 801c698:	1c9a      	adds	r2, r3, #2
 801c69a:	617a      	str	r2, [r7, #20]
 801c69c:	881b      	ldrh	r3, [r3, #0]
 801c69e:	823b      	strh	r3, [r7, #16]
 801c6a0:	8a3b      	ldrh	r3, [r7, #16]
 801c6a2:	0a1b      	lsrs	r3, r3, #8
 801c6a4:	81fb      	strh	r3, [r7, #14]
 801c6a6:	8a3b      	ldrh	r3, [r7, #16]
 801c6a8:	b2db      	uxtb	r3, r3
 801c6aa:	823b      	strh	r3, [r7, #16]
		if (chr < bc + nc) {	/* In the block? */
 801c6ac:	88fa      	ldrh	r2, [r7, #6]
 801c6ae:	8a79      	ldrh	r1, [r7, #18]
 801c6b0:	8a3b      	ldrh	r3, [r7, #16]
 801c6b2:	440b      	add	r3, r1
 801c6b4:	429a      	cmp	r2, r3
 801c6b6:	da49      	bge.n	801c74c <ff_wtoupper+0xe8>
			switch (cmd) {
 801c6b8:	89fb      	ldrh	r3, [r7, #14]
 801c6ba:	2b08      	cmp	r3, #8
 801c6bc:	d84f      	bhi.n	801c75e <ff_wtoupper+0xfa>
 801c6be:	a201      	add	r2, pc, #4	; (adr r2, 801c6c4 <ff_wtoupper+0x60>)
 801c6c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801c6c4:	0801c6e9 	.word	0x0801c6e9
 801c6c8:	0801c6fb 	.word	0x0801c6fb
 801c6cc:	0801c711 	.word	0x0801c711
 801c6d0:	0801c719 	.word	0x0801c719
 801c6d4:	0801c721 	.word	0x0801c721
 801c6d8:	0801c729 	.word	0x0801c729
 801c6dc:	0801c731 	.word	0x0801c731
 801c6e0:	0801c739 	.word	0x0801c739
 801c6e4:	0801c741 	.word	0x0801c741
			case 0:	chr = p[chr - bc]; break;		/* Table conversion */
 801c6e8:	88fa      	ldrh	r2, [r7, #6]
 801c6ea:	8a7b      	ldrh	r3, [r7, #18]
 801c6ec:	1ad3      	subs	r3, r2, r3
 801c6ee:	005b      	lsls	r3, r3, #1
 801c6f0:	697a      	ldr	r2, [r7, #20]
 801c6f2:	4413      	add	r3, r2
 801c6f4:	881b      	ldrh	r3, [r3, #0]
 801c6f6:	80fb      	strh	r3, [r7, #6]
 801c6f8:	e027      	b.n	801c74a <ff_wtoupper+0xe6>
			case 1:	chr -= (chr - bc) & 1; break;	/* Case pairs */
 801c6fa:	88fa      	ldrh	r2, [r7, #6]
 801c6fc:	8a7b      	ldrh	r3, [r7, #18]
 801c6fe:	1ad3      	subs	r3, r2, r3
 801c700:	b29b      	uxth	r3, r3
 801c702:	f003 0301 	and.w	r3, r3, #1
 801c706:	b29b      	uxth	r3, r3
 801c708:	88fa      	ldrh	r2, [r7, #6]
 801c70a:	1ad3      	subs	r3, r2, r3
 801c70c:	80fb      	strh	r3, [r7, #6]
 801c70e:	e01c      	b.n	801c74a <ff_wtoupper+0xe6>
			case 2: chr -= 16; break;				/* Shift -16 */
 801c710:	88fb      	ldrh	r3, [r7, #6]
 801c712:	3b10      	subs	r3, #16
 801c714:	80fb      	strh	r3, [r7, #6]
 801c716:	e018      	b.n	801c74a <ff_wtoupper+0xe6>
			case 3:	chr -= 32; break;				/* Shift -32 */
 801c718:	88fb      	ldrh	r3, [r7, #6]
 801c71a:	3b20      	subs	r3, #32
 801c71c:	80fb      	strh	r3, [r7, #6]
 801c71e:	e014      	b.n	801c74a <ff_wtoupper+0xe6>
			case 4:	chr -= 48; break;				/* Shift -48 */
 801c720:	88fb      	ldrh	r3, [r7, #6]
 801c722:	3b30      	subs	r3, #48	; 0x30
 801c724:	80fb      	strh	r3, [r7, #6]
 801c726:	e010      	b.n	801c74a <ff_wtoupper+0xe6>
			case 5:	chr -= 26; break;				/* Shift -26 */
 801c728:	88fb      	ldrh	r3, [r7, #6]
 801c72a:	3b1a      	subs	r3, #26
 801c72c:	80fb      	strh	r3, [r7, #6]
 801c72e:	e00c      	b.n	801c74a <ff_wtoupper+0xe6>
			case 6:	chr += 8; break;				/* Shift +8 */
 801c730:	88fb      	ldrh	r3, [r7, #6]
 801c732:	3308      	adds	r3, #8
 801c734:	80fb      	strh	r3, [r7, #6]
 801c736:	e008      	b.n	801c74a <ff_wtoupper+0xe6>
			case 7: chr -= 80; break;				/* Shift -80 */
 801c738:	88fb      	ldrh	r3, [r7, #6]
 801c73a:	3b50      	subs	r3, #80	; 0x50
 801c73c:	80fb      	strh	r3, [r7, #6]
 801c73e:	e004      	b.n	801c74a <ff_wtoupper+0xe6>
			case 8:	chr -= 0x1C60; break;			/* Shift -0x1C60 */
 801c740:	88fb      	ldrh	r3, [r7, #6]
 801c742:	f5a3 53e3 	sub.w	r3, r3, #7264	; 0x1c60
 801c746:	80fb      	strh	r3, [r7, #6]
 801c748:	bf00      	nop
			}
			break;
 801c74a:	e008      	b.n	801c75e <ff_wtoupper+0xfa>
		}
		if (!cmd) p += nc;
 801c74c:	89fb      	ldrh	r3, [r7, #14]
 801c74e:	2b00      	cmp	r3, #0
 801c750:	d195      	bne.n	801c67e <ff_wtoupper+0x1a>
 801c752:	8a3b      	ldrh	r3, [r7, #16]
 801c754:	005b      	lsls	r3, r3, #1
 801c756:	697a      	ldr	r2, [r7, #20]
 801c758:	4413      	add	r3, r2
 801c75a:	617b      	str	r3, [r7, #20]
		bc = *p++;								/* Get block base */
 801c75c:	e78f      	b.n	801c67e <ff_wtoupper+0x1a>
			break;
 801c75e:	bf00      	nop
	}

	return chr;
 801c760:	88fb      	ldrh	r3, [r7, #6]
}
 801c762:	4618      	mov	r0, r3
 801c764:	371c      	adds	r7, #28
 801c766:	46bd      	mov	sp, r7
 801c768:	f85d 7b04 	ldr.w	r7, [sp], #4
 801c76c:	4770      	bx	lr
 801c76e:	bf00      	nop
 801c770:	080368f4 	.word	0x080368f4
 801c774:	08036ae8 	.word	0x08036ae8

0801c778 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 801c778:	b580      	push	{r7, lr}
 801c77a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 801c77c:	4b0e      	ldr	r3, [pc, #56]	; (801c7b8 <HAL_Init+0x40>)
 801c77e:	681b      	ldr	r3, [r3, #0]
 801c780:	4a0d      	ldr	r2, [pc, #52]	; (801c7b8 <HAL_Init+0x40>)
 801c782:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 801c786:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 801c788:	4b0b      	ldr	r3, [pc, #44]	; (801c7b8 <HAL_Init+0x40>)
 801c78a:	681b      	ldr	r3, [r3, #0]
 801c78c:	4a0a      	ldr	r2, [pc, #40]	; (801c7b8 <HAL_Init+0x40>)
 801c78e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 801c792:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 801c794:	4b08      	ldr	r3, [pc, #32]	; (801c7b8 <HAL_Init+0x40>)
 801c796:	681b      	ldr	r3, [r3, #0]
 801c798:	4a07      	ldr	r2, [pc, #28]	; (801c7b8 <HAL_Init+0x40>)
 801c79a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 801c79e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 801c7a0:	2003      	movs	r0, #3
 801c7a2:	f000 fead 	bl	801d500 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 801c7a6:	2000      	movs	r0, #0
 801c7a8:	f000 f808 	bl	801c7bc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 801c7ac:	f7f5 f9f0 	bl	8011b90 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 801c7b0:	2300      	movs	r3, #0
}
 801c7b2:	4618      	mov	r0, r3
 801c7b4:	bd80      	pop	{r7, pc}
 801c7b6:	bf00      	nop
 801c7b8:	40023c00 	.word	0x40023c00

0801c7bc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 801c7bc:	b580      	push	{r7, lr}
 801c7be:	b082      	sub	sp, #8
 801c7c0:	af00      	add	r7, sp, #0
 801c7c2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 801c7c4:	4b12      	ldr	r3, [pc, #72]	; (801c810 <HAL_InitTick+0x54>)
 801c7c6:	681a      	ldr	r2, [r3, #0]
 801c7c8:	4b12      	ldr	r3, [pc, #72]	; (801c814 <HAL_InitTick+0x58>)
 801c7ca:	781b      	ldrb	r3, [r3, #0]
 801c7cc:	4619      	mov	r1, r3
 801c7ce:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 801c7d2:	fbb3 f3f1 	udiv	r3, r3, r1
 801c7d6:	fbb2 f3f3 	udiv	r3, r2, r3
 801c7da:	4618      	mov	r0, r3
 801c7dc:	f000 fed3 	bl	801d586 <HAL_SYSTICK_Config>
 801c7e0:	4603      	mov	r3, r0
 801c7e2:	2b00      	cmp	r3, #0
 801c7e4:	d001      	beq.n	801c7ea <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 801c7e6:	2301      	movs	r3, #1
 801c7e8:	e00e      	b.n	801c808 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 801c7ea:	687b      	ldr	r3, [r7, #4]
 801c7ec:	2b0f      	cmp	r3, #15
 801c7ee:	d80a      	bhi.n	801c806 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 801c7f0:	2200      	movs	r2, #0
 801c7f2:	6879      	ldr	r1, [r7, #4]
 801c7f4:	f04f 30ff 	mov.w	r0, #4294967295
 801c7f8:	f000 fe8d 	bl	801d516 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 801c7fc:	4a06      	ldr	r2, [pc, #24]	; (801c818 <HAL_InitTick+0x5c>)
 801c7fe:	687b      	ldr	r3, [r7, #4]
 801c800:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 801c802:	2300      	movs	r3, #0
 801c804:	e000      	b.n	801c808 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 801c806:	2301      	movs	r3, #1
}
 801c808:	4618      	mov	r0, r3
 801c80a:	3708      	adds	r7, #8
 801c80c:	46bd      	mov	sp, r7
 801c80e:	bd80      	pop	{r7, pc}
 801c810:	20000000 	.word	0x20000000
 801c814:	20000104 	.word	0x20000104
 801c818:	20000100 	.word	0x20000100

0801c81c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 801c81c:	b480      	push	{r7}
 801c81e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 801c820:	4b06      	ldr	r3, [pc, #24]	; (801c83c <HAL_IncTick+0x20>)
 801c822:	781b      	ldrb	r3, [r3, #0]
 801c824:	461a      	mov	r2, r3
 801c826:	4b06      	ldr	r3, [pc, #24]	; (801c840 <HAL_IncTick+0x24>)
 801c828:	681b      	ldr	r3, [r3, #0]
 801c82a:	4413      	add	r3, r2
 801c82c:	4a04      	ldr	r2, [pc, #16]	; (801c840 <HAL_IncTick+0x24>)
 801c82e:	6013      	str	r3, [r2, #0]
}
 801c830:	bf00      	nop
 801c832:	46bd      	mov	sp, r7
 801c834:	f85d 7b04 	ldr.w	r7, [sp], #4
 801c838:	4770      	bx	lr
 801c83a:	bf00      	nop
 801c83c:	20000104 	.word	0x20000104
 801c840:	2000d3a0 	.word	0x2000d3a0

0801c844 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 801c844:	b480      	push	{r7}
 801c846:	af00      	add	r7, sp, #0
  return uwTick;
 801c848:	4b03      	ldr	r3, [pc, #12]	; (801c858 <HAL_GetTick+0x14>)
 801c84a:	681b      	ldr	r3, [r3, #0]
}
 801c84c:	4618      	mov	r0, r3
 801c84e:	46bd      	mov	sp, r7
 801c850:	f85d 7b04 	ldr.w	r7, [sp], #4
 801c854:	4770      	bx	lr
 801c856:	bf00      	nop
 801c858:	2000d3a0 	.word	0x2000d3a0

0801c85c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 801c85c:	b580      	push	{r7, lr}
 801c85e:	b084      	sub	sp, #16
 801c860:	af00      	add	r7, sp, #0
 801c862:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 801c864:	f7ff ffee 	bl	801c844 <HAL_GetTick>
 801c868:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 801c86a:	687b      	ldr	r3, [r7, #4]
 801c86c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 801c86e:	68fb      	ldr	r3, [r7, #12]
 801c870:	f1b3 3fff 	cmp.w	r3, #4294967295
 801c874:	d005      	beq.n	801c882 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 801c876:	4b0a      	ldr	r3, [pc, #40]	; (801c8a0 <HAL_Delay+0x44>)
 801c878:	781b      	ldrb	r3, [r3, #0]
 801c87a:	461a      	mov	r2, r3
 801c87c:	68fb      	ldr	r3, [r7, #12]
 801c87e:	4413      	add	r3, r2
 801c880:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 801c882:	bf00      	nop
 801c884:	f7ff ffde 	bl	801c844 <HAL_GetTick>
 801c888:	4602      	mov	r2, r0
 801c88a:	68bb      	ldr	r3, [r7, #8]
 801c88c:	1ad3      	subs	r3, r2, r3
 801c88e:	68fa      	ldr	r2, [r7, #12]
 801c890:	429a      	cmp	r2, r3
 801c892:	d8f7      	bhi.n	801c884 <HAL_Delay+0x28>
  {
  }
}
 801c894:	bf00      	nop
 801c896:	bf00      	nop
 801c898:	3710      	adds	r7, #16
 801c89a:	46bd      	mov	sp, r7
 801c89c:	bd80      	pop	{r7, pc}
 801c89e:	bf00      	nop
 801c8a0:	20000104 	.word	0x20000104

0801c8a4 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 801c8a4:	b580      	push	{r7, lr}
 801c8a6:	b084      	sub	sp, #16
 801c8a8:	af00      	add	r7, sp, #0
 801c8aa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 801c8ac:	2300      	movs	r3, #0
 801c8ae:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 801c8b0:	687b      	ldr	r3, [r7, #4]
 801c8b2:	2b00      	cmp	r3, #0
 801c8b4:	d101      	bne.n	801c8ba <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 801c8b6:	2301      	movs	r3, #1
 801c8b8:	e033      	b.n	801c922 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 801c8ba:	687b      	ldr	r3, [r7, #4]
 801c8bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801c8be:	2b00      	cmp	r3, #0
 801c8c0:	d109      	bne.n	801c8d6 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 801c8c2:	6878      	ldr	r0, [r7, #4]
 801c8c4:	f7fa f9c2 	bl	8016c4c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 801c8c8:	687b      	ldr	r3, [r7, #4]
 801c8ca:	2200      	movs	r2, #0
 801c8cc:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 801c8ce:	687b      	ldr	r3, [r7, #4]
 801c8d0:	2200      	movs	r2, #0
 801c8d2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 801c8d6:	687b      	ldr	r3, [r7, #4]
 801c8d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801c8da:	f003 0310 	and.w	r3, r3, #16
 801c8de:	2b00      	cmp	r3, #0
 801c8e0:	d118      	bne.n	801c914 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 801c8e2:	687b      	ldr	r3, [r7, #4]
 801c8e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801c8e6:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 801c8ea:	f023 0302 	bic.w	r3, r3, #2
 801c8ee:	f043 0202 	orr.w	r2, r3, #2
 801c8f2:	687b      	ldr	r3, [r7, #4]
 801c8f4:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 801c8f6:	6878      	ldr	r0, [r7, #4]
 801c8f8:	f000 fb86 	bl	801d008 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 801c8fc:	687b      	ldr	r3, [r7, #4]
 801c8fe:	2200      	movs	r2, #0
 801c900:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 801c902:	687b      	ldr	r3, [r7, #4]
 801c904:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801c906:	f023 0303 	bic.w	r3, r3, #3
 801c90a:	f043 0201 	orr.w	r2, r3, #1
 801c90e:	687b      	ldr	r3, [r7, #4]
 801c910:	641a      	str	r2, [r3, #64]	; 0x40
 801c912:	e001      	b.n	801c918 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 801c914:	2301      	movs	r3, #1
 801c916:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 801c918:	687b      	ldr	r3, [r7, #4]
 801c91a:	2200      	movs	r2, #0
 801c91c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 801c920:	7bfb      	ldrb	r3, [r7, #15]
}
 801c922:	4618      	mov	r0, r3
 801c924:	3710      	adds	r7, #16
 801c926:	46bd      	mov	sp, r7
 801c928:	bd80      	pop	{r7, pc}

0801c92a <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 801c92a:	b580      	push	{r7, lr}
 801c92c:	b084      	sub	sp, #16
 801c92e:	af00      	add	r7, sp, #0
 801c930:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 801c932:	2300      	movs	r3, #0
 801c934:	60fb      	str	r3, [r7, #12]
 801c936:	2300      	movs	r3, #0
 801c938:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC);
 801c93a:	687b      	ldr	r3, [r7, #4]
 801c93c:	681b      	ldr	r3, [r3, #0]
 801c93e:	681b      	ldr	r3, [r3, #0]
 801c940:	f003 0302 	and.w	r3, r3, #2
 801c944:	2b02      	cmp	r3, #2
 801c946:	bf0c      	ite	eq
 801c948:	2301      	moveq	r3, #1
 801c94a:	2300      	movne	r3, #0
 801c94c:	b2db      	uxtb	r3, r3
 801c94e:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC);
 801c950:	687b      	ldr	r3, [r7, #4]
 801c952:	681b      	ldr	r3, [r3, #0]
 801c954:	685b      	ldr	r3, [r3, #4]
 801c956:	f003 0320 	and.w	r3, r3, #32
 801c95a:	2b20      	cmp	r3, #32
 801c95c:	bf0c      	ite	eq
 801c95e:	2301      	moveq	r3, #1
 801c960:	2300      	movne	r3, #0
 801c962:	b2db      	uxtb	r3, r3
 801c964:	60bb      	str	r3, [r7, #8]
  /* Check End of conversion flag for regular channels */
  if(tmp1 && tmp2)
 801c966:	68fb      	ldr	r3, [r7, #12]
 801c968:	2b00      	cmp	r3, #0
 801c96a:	d049      	beq.n	801ca00 <HAL_ADC_IRQHandler+0xd6>
 801c96c:	68bb      	ldr	r3, [r7, #8]
 801c96e:	2b00      	cmp	r3, #0
 801c970:	d046      	beq.n	801ca00 <HAL_ADC_IRQHandler+0xd6>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 801c972:	687b      	ldr	r3, [r7, #4]
 801c974:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801c976:	f003 0310 	and.w	r3, r3, #16
 801c97a:	2b00      	cmp	r3, #0
 801c97c:	d105      	bne.n	801c98a <HAL_ADC_IRQHandler+0x60>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 801c97e:	687b      	ldr	r3, [r7, #4]
 801c980:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801c982:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 801c986:	687b      	ldr	r3, [r7, #4]
 801c988:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 801c98a:	687b      	ldr	r3, [r7, #4]
 801c98c:	681b      	ldr	r3, [r3, #0]
 801c98e:	689b      	ldr	r3, [r3, #8]
 801c990:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 801c994:	2b00      	cmp	r3, #0
 801c996:	d12b      	bne.n	801c9f0 <HAL_ADC_IRQHandler+0xc6>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 801c998:	687b      	ldr	r3, [r7, #4]
 801c99a:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 801c99c:	2b00      	cmp	r3, #0
 801c99e:	d127      	bne.n	801c9f0 <HAL_ADC_IRQHandler+0xc6>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 801c9a0:	687b      	ldr	r3, [r7, #4]
 801c9a2:	681b      	ldr	r3, [r3, #0]
 801c9a4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801c9a6:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 801c9aa:	2b00      	cmp	r3, #0
 801c9ac:	d006      	beq.n	801c9bc <HAL_ADC_IRQHandler+0x92>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 801c9ae:	687b      	ldr	r3, [r7, #4]
 801c9b0:	681b      	ldr	r3, [r3, #0]
 801c9b2:	689b      	ldr	r3, [r3, #8]
 801c9b4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 801c9b8:	2b00      	cmp	r3, #0
 801c9ba:	d119      	bne.n	801c9f0 <HAL_ADC_IRQHandler+0xc6>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 801c9bc:	687b      	ldr	r3, [r7, #4]
 801c9be:	681b      	ldr	r3, [r3, #0]
 801c9c0:	685a      	ldr	r2, [r3, #4]
 801c9c2:	687b      	ldr	r3, [r7, #4]
 801c9c4:	681b      	ldr	r3, [r3, #0]
 801c9c6:	f022 0220 	bic.w	r2, r2, #32
 801c9ca:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 801c9cc:	687b      	ldr	r3, [r7, #4]
 801c9ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801c9d0:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 801c9d4:	687b      	ldr	r3, [r7, #4]
 801c9d6:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 801c9d8:	687b      	ldr	r3, [r7, #4]
 801c9da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801c9dc:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 801c9e0:	2b00      	cmp	r3, #0
 801c9e2:	d105      	bne.n	801c9f0 <HAL_ADC_IRQHandler+0xc6>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 801c9e4:	687b      	ldr	r3, [r7, #4]
 801c9e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801c9e8:	f043 0201 	orr.w	r2, r3, #1
 801c9ec:	687b      	ldr	r3, [r7, #4]
 801c9ee:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 801c9f0:	6878      	ldr	r0, [r7, #4]
 801c9f2:	f000 f9af 	bl	801cd54 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 801c9f6:	687b      	ldr	r3, [r7, #4]
 801c9f8:	681b      	ldr	r3, [r3, #0]
 801c9fa:	f06f 0212 	mvn.w	r2, #18
 801c9fe:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOC);
 801ca00:	687b      	ldr	r3, [r7, #4]
 801ca02:	681b      	ldr	r3, [r3, #0]
 801ca04:	681b      	ldr	r3, [r3, #0]
 801ca06:	f003 0304 	and.w	r3, r3, #4
 801ca0a:	2b04      	cmp	r3, #4
 801ca0c:	bf0c      	ite	eq
 801ca0e:	2301      	moveq	r3, #1
 801ca10:	2300      	movne	r3, #0
 801ca12:	b2db      	uxtb	r3, r3
 801ca14:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOC);                               
 801ca16:	687b      	ldr	r3, [r7, #4]
 801ca18:	681b      	ldr	r3, [r3, #0]
 801ca1a:	685b      	ldr	r3, [r3, #4]
 801ca1c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 801ca20:	2b80      	cmp	r3, #128	; 0x80
 801ca22:	bf0c      	ite	eq
 801ca24:	2301      	moveq	r3, #1
 801ca26:	2300      	movne	r3, #0
 801ca28:	b2db      	uxtb	r3, r3
 801ca2a:	60bb      	str	r3, [r7, #8]
  /* Check End of conversion flag for injected channels */
  if(tmp1 && tmp2)
 801ca2c:	68fb      	ldr	r3, [r7, #12]
 801ca2e:	2b00      	cmp	r3, #0
 801ca30:	d057      	beq.n	801cae2 <HAL_ADC_IRQHandler+0x1b8>
 801ca32:	68bb      	ldr	r3, [r7, #8]
 801ca34:	2b00      	cmp	r3, #0
 801ca36:	d054      	beq.n	801cae2 <HAL_ADC_IRQHandler+0x1b8>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 801ca38:	687b      	ldr	r3, [r7, #4]
 801ca3a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801ca3c:	f003 0310 	and.w	r3, r3, #16
 801ca40:	2b00      	cmp	r3, #0
 801ca42:	d105      	bne.n	801ca50 <HAL_ADC_IRQHandler+0x126>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 801ca44:	687b      	ldr	r3, [r7, #4]
 801ca46:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801ca48:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 801ca4c:	687b      	ldr	r3, [r7, #4]
 801ca4e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 801ca50:	687b      	ldr	r3, [r7, #4]
 801ca52:	681b      	ldr	r3, [r3, #0]
 801ca54:	689b      	ldr	r3, [r3, #8]
 801ca56:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 801ca5a:	2b00      	cmp	r3, #0
 801ca5c:	d139      	bne.n	801cad2 <HAL_ADC_IRQHandler+0x1a8>
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 801ca5e:	687b      	ldr	r3, [r7, #4]
 801ca60:	681b      	ldr	r3, [r3, #0]
 801ca62:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 801ca64:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 801ca68:	2b00      	cmp	r3, #0
 801ca6a:	d006      	beq.n	801ca7a <HAL_ADC_IRQHandler+0x150>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 801ca6c:	687b      	ldr	r3, [r7, #4]
 801ca6e:	681b      	ldr	r3, [r3, #0]
 801ca70:	689b      	ldr	r3, [r3, #8]
 801ca72:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 801ca76:	2b00      	cmp	r3, #0
 801ca78:	d12b      	bne.n	801cad2 <HAL_ADC_IRQHandler+0x1a8>
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 801ca7a:	687b      	ldr	r3, [r7, #4]
 801ca7c:	681b      	ldr	r3, [r3, #0]
 801ca7e:	685b      	ldr	r3, [r3, #4]
 801ca80:	f403 6380 	and.w	r3, r3, #1024	; 0x400
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 801ca84:	2b00      	cmp	r3, #0
 801ca86:	d124      	bne.n	801cad2 <HAL_ADC_IRQHandler+0x1a8>
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 801ca88:	687b      	ldr	r3, [r7, #4]
 801ca8a:	681b      	ldr	r3, [r3, #0]
 801ca8c:	689b      	ldr	r3, [r3, #8]
 801ca8e:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 801ca92:	2b00      	cmp	r3, #0
 801ca94:	d11d      	bne.n	801cad2 <HAL_ADC_IRQHandler+0x1a8>
        (hadc->Init.ContinuousConvMode == DISABLE)   )       )   )
 801ca96:	687b      	ldr	r3, [r7, #4]
 801ca98:	7e1b      	ldrb	r3, [r3, #24]
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 801ca9a:	2b00      	cmp	r3, #0
 801ca9c:	d119      	bne.n	801cad2 <HAL_ADC_IRQHandler+0x1a8>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 801ca9e:	687b      	ldr	r3, [r7, #4]
 801caa0:	681b      	ldr	r3, [r3, #0]
 801caa2:	685a      	ldr	r2, [r3, #4]
 801caa4:	687b      	ldr	r3, [r7, #4]
 801caa6:	681b      	ldr	r3, [r3, #0]
 801caa8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 801caac:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 801caae:	687b      	ldr	r3, [r7, #4]
 801cab0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801cab2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 801cab6:	687b      	ldr	r3, [r7, #4]
 801cab8:	641a      	str	r2, [r3, #64]	; 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 801caba:	687b      	ldr	r3, [r7, #4]
 801cabc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801cabe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 801cac2:	2b00      	cmp	r3, #0
 801cac4:	d105      	bne.n	801cad2 <HAL_ADC_IRQHandler+0x1a8>
      { 
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 801cac6:	687b      	ldr	r3, [r7, #4]
 801cac8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801caca:	f043 0201 	orr.w	r2, r3, #1
 801cace:	687b      	ldr	r3, [r7, #4]
 801cad0:	641a      	str	r2, [r3, #64]	; 0x40
    /* Conversion complete callback */ 
    /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 801cad2:	6878      	ldr	r0, [r7, #4]
 801cad4:	f000 fc16 	bl	801d304 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 801cad8:	687b      	ldr	r3, [r7, #4]
 801cada:	681b      	ldr	r3, [r3, #0]
 801cadc:	f06f 020c 	mvn.w	r2, #12
 801cae0:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD);
 801cae2:	687b      	ldr	r3, [r7, #4]
 801cae4:	681b      	ldr	r3, [r3, #0]
 801cae6:	681b      	ldr	r3, [r3, #0]
 801cae8:	f003 0301 	and.w	r3, r3, #1
 801caec:	2b01      	cmp	r3, #1
 801caee:	bf0c      	ite	eq
 801caf0:	2301      	moveq	r3, #1
 801caf2:	2300      	movne	r3, #0
 801caf4:	b2db      	uxtb	r3, r3
 801caf6:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD);                          
 801caf8:	687b      	ldr	r3, [r7, #4]
 801cafa:	681b      	ldr	r3, [r3, #0]
 801cafc:	685b      	ldr	r3, [r3, #4]
 801cafe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 801cb02:	2b40      	cmp	r3, #64	; 0x40
 801cb04:	bf0c      	ite	eq
 801cb06:	2301      	moveq	r3, #1
 801cb08:	2300      	movne	r3, #0
 801cb0a:	b2db      	uxtb	r3, r3
 801cb0c:	60bb      	str	r3, [r7, #8]
  /* Check Analog watchdog flag */
  if(tmp1 && tmp2)
 801cb0e:	68fb      	ldr	r3, [r7, #12]
 801cb10:	2b00      	cmp	r3, #0
 801cb12:	d017      	beq.n	801cb44 <HAL_ADC_IRQHandler+0x21a>
 801cb14:	68bb      	ldr	r3, [r7, #8]
 801cb16:	2b00      	cmp	r3, #0
 801cb18:	d014      	beq.n	801cb44 <HAL_ADC_IRQHandler+0x21a>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 801cb1a:	687b      	ldr	r3, [r7, #4]
 801cb1c:	681b      	ldr	r3, [r3, #0]
 801cb1e:	681b      	ldr	r3, [r3, #0]
 801cb20:	f003 0301 	and.w	r3, r3, #1
 801cb24:	2b01      	cmp	r3, #1
 801cb26:	d10d      	bne.n	801cb44 <HAL_ADC_IRQHandler+0x21a>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 801cb28:	687b      	ldr	r3, [r7, #4]
 801cb2a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801cb2c:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 801cb30:	687b      	ldr	r3, [r7, #4]
 801cb32:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Level out of window callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 801cb34:	6878      	ldr	r0, [r7, #4]
 801cb36:	f000 f921 	bl	801cd7c <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 801cb3a:	687b      	ldr	r3, [r7, #4]
 801cb3c:	681b      	ldr	r3, [r3, #0]
 801cb3e:	f06f 0201 	mvn.w	r2, #1
 801cb42:	601a      	str	r2, [r3, #0]
    }
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_OVR);
 801cb44:	687b      	ldr	r3, [r7, #4]
 801cb46:	681b      	ldr	r3, [r3, #0]
 801cb48:	681b      	ldr	r3, [r3, #0]
 801cb4a:	f003 0320 	and.w	r3, r3, #32
 801cb4e:	2b20      	cmp	r3, #32
 801cb50:	bf0c      	ite	eq
 801cb52:	2301      	moveq	r3, #1
 801cb54:	2300      	movne	r3, #0
 801cb56:	b2db      	uxtb	r3, r3
 801cb58:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_OVR);
 801cb5a:	687b      	ldr	r3, [r7, #4]
 801cb5c:	681b      	ldr	r3, [r3, #0]
 801cb5e:	685b      	ldr	r3, [r3, #4]
 801cb60:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 801cb64:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 801cb68:	bf0c      	ite	eq
 801cb6a:	2301      	moveq	r3, #1
 801cb6c:	2300      	movne	r3, #0
 801cb6e:	b2db      	uxtb	r3, r3
 801cb70:	60bb      	str	r3, [r7, #8]
  /* Check Overrun flag */
  if(tmp1 && tmp2)
 801cb72:	68fb      	ldr	r3, [r7, #12]
 801cb74:	2b00      	cmp	r3, #0
 801cb76:	d015      	beq.n	801cba4 <HAL_ADC_IRQHandler+0x27a>
 801cb78:	68bb      	ldr	r3, [r7, #8]
 801cb7a:	2b00      	cmp	r3, #0
 801cb7c:	d012      	beq.n	801cba4 <HAL_ADC_IRQHandler+0x27a>
    /* Note: On STM32F4, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */
    
    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 801cb7e:	687b      	ldr	r3, [r7, #4]
 801cb80:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 801cb82:	f043 0202 	orr.w	r2, r3, #2
 801cb86:	687b      	ldr	r3, [r7, #4]
 801cb88:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 801cb8a:	687b      	ldr	r3, [r7, #4]
 801cb8c:	681b      	ldr	r3, [r3, #0]
 801cb8e:	f06f 0220 	mvn.w	r2, #32
 801cb92:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 801cb94:	6878      	ldr	r0, [r7, #4]
 801cb96:	f000 f8fb 	bl	801cd90 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 801cb9a:	687b      	ldr	r3, [r7, #4]
 801cb9c:	681b      	ldr	r3, [r3, #0]
 801cb9e:	f06f 0220 	mvn.w	r2, #32
 801cba2:	601a      	str	r2, [r3, #0]
  }
}
 801cba4:	bf00      	nop
 801cba6:	3710      	adds	r7, #16
 801cba8:	46bd      	mov	sp, r7
 801cbaa:	bd80      	pop	{r7, pc}

0801cbac <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 801cbac:	b580      	push	{r7, lr}
 801cbae:	b086      	sub	sp, #24
 801cbb0:	af00      	add	r7, sp, #0
 801cbb2:	60f8      	str	r0, [r7, #12]
 801cbb4:	60b9      	str	r1, [r7, #8]
 801cbb6:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 801cbb8:	2300      	movs	r3, #0
 801cbba:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 801cbbc:	68fb      	ldr	r3, [r7, #12]
 801cbbe:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 801cbc2:	2b01      	cmp	r3, #1
 801cbc4:	d101      	bne.n	801cbca <HAL_ADC_Start_DMA+0x1e>
 801cbc6:	2302      	movs	r3, #2
 801cbc8:	e0b1      	b.n	801cd2e <HAL_ADC_Start_DMA+0x182>
 801cbca:	68fb      	ldr	r3, [r7, #12]
 801cbcc:	2201      	movs	r2, #1
 801cbce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 801cbd2:	68fb      	ldr	r3, [r7, #12]
 801cbd4:	681b      	ldr	r3, [r3, #0]
 801cbd6:	689b      	ldr	r3, [r3, #8]
 801cbd8:	f003 0301 	and.w	r3, r3, #1
 801cbdc:	2b01      	cmp	r3, #1
 801cbde:	d018      	beq.n	801cc12 <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 801cbe0:	68fb      	ldr	r3, [r7, #12]
 801cbe2:	681b      	ldr	r3, [r3, #0]
 801cbe4:	689a      	ldr	r2, [r3, #8]
 801cbe6:	68fb      	ldr	r3, [r7, #12]
 801cbe8:	681b      	ldr	r3, [r3, #0]
 801cbea:	f042 0201 	orr.w	r2, r2, #1
 801cbee:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 801cbf0:	4b51      	ldr	r3, [pc, #324]	; (801cd38 <HAL_ADC_Start_DMA+0x18c>)
 801cbf2:	681b      	ldr	r3, [r3, #0]
 801cbf4:	4a51      	ldr	r2, [pc, #324]	; (801cd3c <HAL_ADC_Start_DMA+0x190>)
 801cbf6:	fba2 2303 	umull	r2, r3, r2, r3
 801cbfa:	0c9a      	lsrs	r2, r3, #18
 801cbfc:	4613      	mov	r3, r2
 801cbfe:	005b      	lsls	r3, r3, #1
 801cc00:	4413      	add	r3, r2
 801cc02:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 801cc04:	e002      	b.n	801cc0c <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 801cc06:	693b      	ldr	r3, [r7, #16]
 801cc08:	3b01      	subs	r3, #1
 801cc0a:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 801cc0c:	693b      	ldr	r3, [r7, #16]
 801cc0e:	2b00      	cmp	r3, #0
 801cc10:	d1f9      	bne.n	801cc06 <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 801cc12:	68fb      	ldr	r3, [r7, #12]
 801cc14:	681b      	ldr	r3, [r3, #0]
 801cc16:	689b      	ldr	r3, [r3, #8]
 801cc18:	f003 0301 	and.w	r3, r3, #1
 801cc1c:	2b01      	cmp	r3, #1
 801cc1e:	f040 8085 	bne.w	801cd2c <HAL_ADC_Start_DMA+0x180>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 801cc22:	68fb      	ldr	r3, [r7, #12]
 801cc24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801cc26:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 801cc2a:	f023 0301 	bic.w	r3, r3, #1
 801cc2e:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 801cc32:	68fb      	ldr	r3, [r7, #12]
 801cc34:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 801cc36:	68fb      	ldr	r3, [r7, #12]
 801cc38:	681b      	ldr	r3, [r3, #0]
 801cc3a:	685b      	ldr	r3, [r3, #4]
 801cc3c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 801cc40:	2b00      	cmp	r3, #0
 801cc42:	d007      	beq.n	801cc54 <HAL_ADC_Start_DMA+0xa8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 801cc44:	68fb      	ldr	r3, [r7, #12]
 801cc46:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801cc48:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 801cc4c:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 801cc50:	68fb      	ldr	r3, [r7, #12]
 801cc52:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 801cc54:	68fb      	ldr	r3, [r7, #12]
 801cc56:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801cc58:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 801cc5c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 801cc60:	d106      	bne.n	801cc70 <HAL_ADC_Start_DMA+0xc4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 801cc62:	68fb      	ldr	r3, [r7, #12]
 801cc64:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 801cc66:	f023 0206 	bic.w	r2, r3, #6
 801cc6a:	68fb      	ldr	r3, [r7, #12]
 801cc6c:	645a      	str	r2, [r3, #68]	; 0x44
 801cc6e:	e002      	b.n	801cc76 <HAL_ADC_Start_DMA+0xca>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 801cc70:	68fb      	ldr	r3, [r7, #12]
 801cc72:	2200      	movs	r2, #0
 801cc74:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 801cc76:	68fb      	ldr	r3, [r7, #12]
 801cc78:	2200      	movs	r2, #0
 801cc7a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 801cc7e:	4b30      	ldr	r3, [pc, #192]	; (801cd40 <HAL_ADC_Start_DMA+0x194>)
 801cc80:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 801cc82:	68fb      	ldr	r3, [r7, #12]
 801cc84:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 801cc86:	4a2f      	ldr	r2, [pc, #188]	; (801cd44 <HAL_ADC_Start_DMA+0x198>)
 801cc88:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 801cc8a:	68fb      	ldr	r3, [r7, #12]
 801cc8c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 801cc8e:	4a2e      	ldr	r2, [pc, #184]	; (801cd48 <HAL_ADC_Start_DMA+0x19c>)
 801cc90:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 801cc92:	68fb      	ldr	r3, [r7, #12]
 801cc94:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 801cc96:	4a2d      	ldr	r2, [pc, #180]	; (801cd4c <HAL_ADC_Start_DMA+0x1a0>)
 801cc98:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 801cc9a:	68fb      	ldr	r3, [r7, #12]
 801cc9c:	681b      	ldr	r3, [r3, #0]
 801cc9e:	f06f 0222 	mvn.w	r2, #34	; 0x22
 801cca2:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 801cca4:	68fb      	ldr	r3, [r7, #12]
 801cca6:	681b      	ldr	r3, [r3, #0]
 801cca8:	685a      	ldr	r2, [r3, #4]
 801ccaa:	68fb      	ldr	r3, [r7, #12]
 801ccac:	681b      	ldr	r3, [r3, #0]
 801ccae:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 801ccb2:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 801ccb4:	68fb      	ldr	r3, [r7, #12]
 801ccb6:	681b      	ldr	r3, [r3, #0]
 801ccb8:	689a      	ldr	r2, [r3, #8]
 801ccba:	68fb      	ldr	r3, [r7, #12]
 801ccbc:	681b      	ldr	r3, [r3, #0]
 801ccbe:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 801ccc2:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 801ccc4:	68fb      	ldr	r3, [r7, #12]
 801ccc6:	6b98      	ldr	r0, [r3, #56]	; 0x38
 801ccc8:	68fb      	ldr	r3, [r7, #12]
 801ccca:	681b      	ldr	r3, [r3, #0]
 801cccc:	334c      	adds	r3, #76	; 0x4c
 801ccce:	4619      	mov	r1, r3
 801ccd0:	68ba      	ldr	r2, [r7, #8]
 801ccd2:	687b      	ldr	r3, [r7, #4]
 801ccd4:	f000 fd70 	bl	801d7b8 <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 801ccd8:	697b      	ldr	r3, [r7, #20]
 801ccda:	685b      	ldr	r3, [r3, #4]
 801ccdc:	f003 031f 	and.w	r3, r3, #31
 801cce0:	2b00      	cmp	r3, #0
 801cce2:	d10f      	bne.n	801cd04 <HAL_ADC_Start_DMA+0x158>
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 801cce4:	68fb      	ldr	r3, [r7, #12]
 801cce6:	681b      	ldr	r3, [r3, #0]
 801cce8:	689b      	ldr	r3, [r3, #8]
 801ccea:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 801ccee:	2b00      	cmp	r3, #0
 801ccf0:	d11c      	bne.n	801cd2c <HAL_ADC_Start_DMA+0x180>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 801ccf2:	68fb      	ldr	r3, [r7, #12]
 801ccf4:	681b      	ldr	r3, [r3, #0]
 801ccf6:	689a      	ldr	r2, [r3, #8]
 801ccf8:	68fb      	ldr	r3, [r7, #12]
 801ccfa:	681b      	ldr	r3, [r3, #0]
 801ccfc:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 801cd00:	609a      	str	r2, [r3, #8]
 801cd02:	e013      	b.n	801cd2c <HAL_ADC_Start_DMA+0x180>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 801cd04:	68fb      	ldr	r3, [r7, #12]
 801cd06:	681b      	ldr	r3, [r3, #0]
 801cd08:	4a11      	ldr	r2, [pc, #68]	; (801cd50 <HAL_ADC_Start_DMA+0x1a4>)
 801cd0a:	4293      	cmp	r3, r2
 801cd0c:	d10e      	bne.n	801cd2c <HAL_ADC_Start_DMA+0x180>
 801cd0e:	68fb      	ldr	r3, [r7, #12]
 801cd10:	681b      	ldr	r3, [r3, #0]
 801cd12:	689b      	ldr	r3, [r3, #8]
 801cd14:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 801cd18:	2b00      	cmp	r3, #0
 801cd1a:	d107      	bne.n	801cd2c <HAL_ADC_Start_DMA+0x180>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 801cd1c:	68fb      	ldr	r3, [r7, #12]
 801cd1e:	681b      	ldr	r3, [r3, #0]
 801cd20:	689a      	ldr	r2, [r3, #8]
 801cd22:	68fb      	ldr	r3, [r7, #12]
 801cd24:	681b      	ldr	r3, [r3, #0]
 801cd26:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 801cd2a:	609a      	str	r2, [r3, #8]
      }
    }
  }
  
  /* Return function status */
  return HAL_OK;
 801cd2c:	2300      	movs	r3, #0
}
 801cd2e:	4618      	mov	r0, r3
 801cd30:	3718      	adds	r7, #24
 801cd32:	46bd      	mov	sp, r7
 801cd34:	bd80      	pop	{r7, pc}
 801cd36:	bf00      	nop
 801cd38:	20000000 	.word	0x20000000
 801cd3c:	431bde83 	.word	0x431bde83
 801cd40:	40012300 	.word	0x40012300
 801cd44:	0801d201 	.word	0x0801d201
 801cd48:	0801d2bb 	.word	0x0801d2bb
 801cd4c:	0801d2d7 	.word	0x0801d2d7
 801cd50:	40012000 	.word	0x40012000

0801cd54 <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 801cd54:	b480      	push	{r7}
 801cd56:	b083      	sub	sp, #12
 801cd58:	af00      	add	r7, sp, #0
 801cd5a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 801cd5c:	bf00      	nop
 801cd5e:	370c      	adds	r7, #12
 801cd60:	46bd      	mov	sp, r7
 801cd62:	f85d 7b04 	ldr.w	r7, [sp], #4
 801cd66:	4770      	bx	lr

0801cd68 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 801cd68:	b480      	push	{r7}
 801cd6a:	b083      	sub	sp, #12
 801cd6c:	af00      	add	r7, sp, #0
 801cd6e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 801cd70:	bf00      	nop
 801cd72:	370c      	adds	r7, #12
 801cd74:	46bd      	mov	sp, r7
 801cd76:	f85d 7b04 	ldr.w	r7, [sp], #4
 801cd7a:	4770      	bx	lr

0801cd7c <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 801cd7c:	b480      	push	{r7}
 801cd7e:	b083      	sub	sp, #12
 801cd80:	af00      	add	r7, sp, #0
 801cd82:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 801cd84:	bf00      	nop
 801cd86:	370c      	adds	r7, #12
 801cd88:	46bd      	mov	sp, r7
 801cd8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801cd8e:	4770      	bx	lr

0801cd90 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 801cd90:	b480      	push	{r7}
 801cd92:	b083      	sub	sp, #12
 801cd94:	af00      	add	r7, sp, #0
 801cd96:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 801cd98:	bf00      	nop
 801cd9a:	370c      	adds	r7, #12
 801cd9c:	46bd      	mov	sp, r7
 801cd9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 801cda2:	4770      	bx	lr

0801cda4 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 801cda4:	b480      	push	{r7}
 801cda6:	b085      	sub	sp, #20
 801cda8:	af00      	add	r7, sp, #0
 801cdaa:	6078      	str	r0, [r7, #4]
 801cdac:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 801cdae:	2300      	movs	r3, #0
 801cdb0:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 801cdb2:	687b      	ldr	r3, [r7, #4]
 801cdb4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 801cdb8:	2b01      	cmp	r3, #1
 801cdba:	d101      	bne.n	801cdc0 <HAL_ADC_ConfigChannel+0x1c>
 801cdbc:	2302      	movs	r3, #2
 801cdbe:	e113      	b.n	801cfe8 <HAL_ADC_ConfigChannel+0x244>
 801cdc0:	687b      	ldr	r3, [r7, #4]
 801cdc2:	2201      	movs	r2, #1
 801cdc4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 801cdc8:	683b      	ldr	r3, [r7, #0]
 801cdca:	681b      	ldr	r3, [r3, #0]
 801cdcc:	2b09      	cmp	r3, #9
 801cdce:	d925      	bls.n	801ce1c <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 801cdd0:	687b      	ldr	r3, [r7, #4]
 801cdd2:	681b      	ldr	r3, [r3, #0]
 801cdd4:	68d9      	ldr	r1, [r3, #12]
 801cdd6:	683b      	ldr	r3, [r7, #0]
 801cdd8:	681b      	ldr	r3, [r3, #0]
 801cdda:	b29b      	uxth	r3, r3
 801cddc:	461a      	mov	r2, r3
 801cdde:	4613      	mov	r3, r2
 801cde0:	005b      	lsls	r3, r3, #1
 801cde2:	4413      	add	r3, r2
 801cde4:	3b1e      	subs	r3, #30
 801cde6:	2207      	movs	r2, #7
 801cde8:	fa02 f303 	lsl.w	r3, r2, r3
 801cdec:	43da      	mvns	r2, r3
 801cdee:	687b      	ldr	r3, [r7, #4]
 801cdf0:	681b      	ldr	r3, [r3, #0]
 801cdf2:	400a      	ands	r2, r1
 801cdf4:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 801cdf6:	687b      	ldr	r3, [r7, #4]
 801cdf8:	681b      	ldr	r3, [r3, #0]
 801cdfa:	68d9      	ldr	r1, [r3, #12]
 801cdfc:	683b      	ldr	r3, [r7, #0]
 801cdfe:	689a      	ldr	r2, [r3, #8]
 801ce00:	683b      	ldr	r3, [r7, #0]
 801ce02:	681b      	ldr	r3, [r3, #0]
 801ce04:	b29b      	uxth	r3, r3
 801ce06:	4618      	mov	r0, r3
 801ce08:	4603      	mov	r3, r0
 801ce0a:	005b      	lsls	r3, r3, #1
 801ce0c:	4403      	add	r3, r0
 801ce0e:	3b1e      	subs	r3, #30
 801ce10:	409a      	lsls	r2, r3
 801ce12:	687b      	ldr	r3, [r7, #4]
 801ce14:	681b      	ldr	r3, [r3, #0]
 801ce16:	430a      	orrs	r2, r1
 801ce18:	60da      	str	r2, [r3, #12]
 801ce1a:	e022      	b.n	801ce62 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 801ce1c:	687b      	ldr	r3, [r7, #4]
 801ce1e:	681b      	ldr	r3, [r3, #0]
 801ce20:	6919      	ldr	r1, [r3, #16]
 801ce22:	683b      	ldr	r3, [r7, #0]
 801ce24:	681b      	ldr	r3, [r3, #0]
 801ce26:	b29b      	uxth	r3, r3
 801ce28:	461a      	mov	r2, r3
 801ce2a:	4613      	mov	r3, r2
 801ce2c:	005b      	lsls	r3, r3, #1
 801ce2e:	4413      	add	r3, r2
 801ce30:	2207      	movs	r2, #7
 801ce32:	fa02 f303 	lsl.w	r3, r2, r3
 801ce36:	43da      	mvns	r2, r3
 801ce38:	687b      	ldr	r3, [r7, #4]
 801ce3a:	681b      	ldr	r3, [r3, #0]
 801ce3c:	400a      	ands	r2, r1
 801ce3e:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 801ce40:	687b      	ldr	r3, [r7, #4]
 801ce42:	681b      	ldr	r3, [r3, #0]
 801ce44:	6919      	ldr	r1, [r3, #16]
 801ce46:	683b      	ldr	r3, [r7, #0]
 801ce48:	689a      	ldr	r2, [r3, #8]
 801ce4a:	683b      	ldr	r3, [r7, #0]
 801ce4c:	681b      	ldr	r3, [r3, #0]
 801ce4e:	b29b      	uxth	r3, r3
 801ce50:	4618      	mov	r0, r3
 801ce52:	4603      	mov	r3, r0
 801ce54:	005b      	lsls	r3, r3, #1
 801ce56:	4403      	add	r3, r0
 801ce58:	409a      	lsls	r2, r3
 801ce5a:	687b      	ldr	r3, [r7, #4]
 801ce5c:	681b      	ldr	r3, [r3, #0]
 801ce5e:	430a      	orrs	r2, r1
 801ce60:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 801ce62:	683b      	ldr	r3, [r7, #0]
 801ce64:	685b      	ldr	r3, [r3, #4]
 801ce66:	2b06      	cmp	r3, #6
 801ce68:	d824      	bhi.n	801ceb4 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 801ce6a:	687b      	ldr	r3, [r7, #4]
 801ce6c:	681b      	ldr	r3, [r3, #0]
 801ce6e:	6b59      	ldr	r1, [r3, #52]	; 0x34
 801ce70:	683b      	ldr	r3, [r7, #0]
 801ce72:	685a      	ldr	r2, [r3, #4]
 801ce74:	4613      	mov	r3, r2
 801ce76:	009b      	lsls	r3, r3, #2
 801ce78:	4413      	add	r3, r2
 801ce7a:	3b05      	subs	r3, #5
 801ce7c:	221f      	movs	r2, #31
 801ce7e:	fa02 f303 	lsl.w	r3, r2, r3
 801ce82:	43da      	mvns	r2, r3
 801ce84:	687b      	ldr	r3, [r7, #4]
 801ce86:	681b      	ldr	r3, [r3, #0]
 801ce88:	400a      	ands	r2, r1
 801ce8a:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 801ce8c:	687b      	ldr	r3, [r7, #4]
 801ce8e:	681b      	ldr	r3, [r3, #0]
 801ce90:	6b59      	ldr	r1, [r3, #52]	; 0x34
 801ce92:	683b      	ldr	r3, [r7, #0]
 801ce94:	681b      	ldr	r3, [r3, #0]
 801ce96:	b29b      	uxth	r3, r3
 801ce98:	4618      	mov	r0, r3
 801ce9a:	683b      	ldr	r3, [r7, #0]
 801ce9c:	685a      	ldr	r2, [r3, #4]
 801ce9e:	4613      	mov	r3, r2
 801cea0:	009b      	lsls	r3, r3, #2
 801cea2:	4413      	add	r3, r2
 801cea4:	3b05      	subs	r3, #5
 801cea6:	fa00 f203 	lsl.w	r2, r0, r3
 801ceaa:	687b      	ldr	r3, [r7, #4]
 801ceac:	681b      	ldr	r3, [r3, #0]
 801ceae:	430a      	orrs	r2, r1
 801ceb0:	635a      	str	r2, [r3, #52]	; 0x34
 801ceb2:	e04c      	b.n	801cf4e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 801ceb4:	683b      	ldr	r3, [r7, #0]
 801ceb6:	685b      	ldr	r3, [r3, #4]
 801ceb8:	2b0c      	cmp	r3, #12
 801ceba:	d824      	bhi.n	801cf06 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 801cebc:	687b      	ldr	r3, [r7, #4]
 801cebe:	681b      	ldr	r3, [r3, #0]
 801cec0:	6b19      	ldr	r1, [r3, #48]	; 0x30
 801cec2:	683b      	ldr	r3, [r7, #0]
 801cec4:	685a      	ldr	r2, [r3, #4]
 801cec6:	4613      	mov	r3, r2
 801cec8:	009b      	lsls	r3, r3, #2
 801ceca:	4413      	add	r3, r2
 801cecc:	3b23      	subs	r3, #35	; 0x23
 801cece:	221f      	movs	r2, #31
 801ced0:	fa02 f303 	lsl.w	r3, r2, r3
 801ced4:	43da      	mvns	r2, r3
 801ced6:	687b      	ldr	r3, [r7, #4]
 801ced8:	681b      	ldr	r3, [r3, #0]
 801ceda:	400a      	ands	r2, r1
 801cedc:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 801cede:	687b      	ldr	r3, [r7, #4]
 801cee0:	681b      	ldr	r3, [r3, #0]
 801cee2:	6b19      	ldr	r1, [r3, #48]	; 0x30
 801cee4:	683b      	ldr	r3, [r7, #0]
 801cee6:	681b      	ldr	r3, [r3, #0]
 801cee8:	b29b      	uxth	r3, r3
 801ceea:	4618      	mov	r0, r3
 801ceec:	683b      	ldr	r3, [r7, #0]
 801ceee:	685a      	ldr	r2, [r3, #4]
 801cef0:	4613      	mov	r3, r2
 801cef2:	009b      	lsls	r3, r3, #2
 801cef4:	4413      	add	r3, r2
 801cef6:	3b23      	subs	r3, #35	; 0x23
 801cef8:	fa00 f203 	lsl.w	r2, r0, r3
 801cefc:	687b      	ldr	r3, [r7, #4]
 801cefe:	681b      	ldr	r3, [r3, #0]
 801cf00:	430a      	orrs	r2, r1
 801cf02:	631a      	str	r2, [r3, #48]	; 0x30
 801cf04:	e023      	b.n	801cf4e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 801cf06:	687b      	ldr	r3, [r7, #4]
 801cf08:	681b      	ldr	r3, [r3, #0]
 801cf0a:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 801cf0c:	683b      	ldr	r3, [r7, #0]
 801cf0e:	685a      	ldr	r2, [r3, #4]
 801cf10:	4613      	mov	r3, r2
 801cf12:	009b      	lsls	r3, r3, #2
 801cf14:	4413      	add	r3, r2
 801cf16:	3b41      	subs	r3, #65	; 0x41
 801cf18:	221f      	movs	r2, #31
 801cf1a:	fa02 f303 	lsl.w	r3, r2, r3
 801cf1e:	43da      	mvns	r2, r3
 801cf20:	687b      	ldr	r3, [r7, #4]
 801cf22:	681b      	ldr	r3, [r3, #0]
 801cf24:	400a      	ands	r2, r1
 801cf26:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 801cf28:	687b      	ldr	r3, [r7, #4]
 801cf2a:	681b      	ldr	r3, [r3, #0]
 801cf2c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 801cf2e:	683b      	ldr	r3, [r7, #0]
 801cf30:	681b      	ldr	r3, [r3, #0]
 801cf32:	b29b      	uxth	r3, r3
 801cf34:	4618      	mov	r0, r3
 801cf36:	683b      	ldr	r3, [r7, #0]
 801cf38:	685a      	ldr	r2, [r3, #4]
 801cf3a:	4613      	mov	r3, r2
 801cf3c:	009b      	lsls	r3, r3, #2
 801cf3e:	4413      	add	r3, r2
 801cf40:	3b41      	subs	r3, #65	; 0x41
 801cf42:	fa00 f203 	lsl.w	r2, r0, r3
 801cf46:	687b      	ldr	r3, [r7, #4]
 801cf48:	681b      	ldr	r3, [r3, #0]
 801cf4a:	430a      	orrs	r2, r1
 801cf4c:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 801cf4e:	4b29      	ldr	r3, [pc, #164]	; (801cff4 <HAL_ADC_ConfigChannel+0x250>)
 801cf50:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 801cf52:	687b      	ldr	r3, [r7, #4]
 801cf54:	681b      	ldr	r3, [r3, #0]
 801cf56:	4a28      	ldr	r2, [pc, #160]	; (801cff8 <HAL_ADC_ConfigChannel+0x254>)
 801cf58:	4293      	cmp	r3, r2
 801cf5a:	d10f      	bne.n	801cf7c <HAL_ADC_ConfigChannel+0x1d8>
 801cf5c:	683b      	ldr	r3, [r7, #0]
 801cf5e:	681b      	ldr	r3, [r3, #0]
 801cf60:	2b12      	cmp	r3, #18
 801cf62:	d10b      	bne.n	801cf7c <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 801cf64:	68fb      	ldr	r3, [r7, #12]
 801cf66:	685b      	ldr	r3, [r3, #4]
 801cf68:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 801cf6c:	68fb      	ldr	r3, [r7, #12]
 801cf6e:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 801cf70:	68fb      	ldr	r3, [r7, #12]
 801cf72:	685b      	ldr	r3, [r3, #4]
 801cf74:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 801cf78:	68fb      	ldr	r3, [r7, #12]
 801cf7a:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 801cf7c:	687b      	ldr	r3, [r7, #4]
 801cf7e:	681b      	ldr	r3, [r3, #0]
 801cf80:	4a1d      	ldr	r2, [pc, #116]	; (801cff8 <HAL_ADC_ConfigChannel+0x254>)
 801cf82:	4293      	cmp	r3, r2
 801cf84:	d12b      	bne.n	801cfde <HAL_ADC_ConfigChannel+0x23a>
 801cf86:	683b      	ldr	r3, [r7, #0]
 801cf88:	681b      	ldr	r3, [r3, #0]
 801cf8a:	4a1c      	ldr	r2, [pc, #112]	; (801cffc <HAL_ADC_ConfigChannel+0x258>)
 801cf8c:	4293      	cmp	r3, r2
 801cf8e:	d003      	beq.n	801cf98 <HAL_ADC_ConfigChannel+0x1f4>
 801cf90:	683b      	ldr	r3, [r7, #0]
 801cf92:	681b      	ldr	r3, [r3, #0]
 801cf94:	2b11      	cmp	r3, #17
 801cf96:	d122      	bne.n	801cfde <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 801cf98:	68fb      	ldr	r3, [r7, #12]
 801cf9a:	685b      	ldr	r3, [r3, #4]
 801cf9c:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 801cfa0:	68fb      	ldr	r3, [r7, #12]
 801cfa2:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 801cfa4:	68fb      	ldr	r3, [r7, #12]
 801cfa6:	685b      	ldr	r3, [r3, #4]
 801cfa8:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 801cfac:	68fb      	ldr	r3, [r7, #12]
 801cfae:	605a      	str	r2, [r3, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 801cfb0:	683b      	ldr	r3, [r7, #0]
 801cfb2:	681b      	ldr	r3, [r3, #0]
 801cfb4:	4a11      	ldr	r2, [pc, #68]	; (801cffc <HAL_ADC_ConfigChannel+0x258>)
 801cfb6:	4293      	cmp	r3, r2
 801cfb8:	d111      	bne.n	801cfde <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 801cfba:	4b11      	ldr	r3, [pc, #68]	; (801d000 <HAL_ADC_ConfigChannel+0x25c>)
 801cfbc:	681b      	ldr	r3, [r3, #0]
 801cfbe:	4a11      	ldr	r2, [pc, #68]	; (801d004 <HAL_ADC_ConfigChannel+0x260>)
 801cfc0:	fba2 2303 	umull	r2, r3, r2, r3
 801cfc4:	0c9a      	lsrs	r2, r3, #18
 801cfc6:	4613      	mov	r3, r2
 801cfc8:	009b      	lsls	r3, r3, #2
 801cfca:	4413      	add	r3, r2
 801cfcc:	005b      	lsls	r3, r3, #1
 801cfce:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 801cfd0:	e002      	b.n	801cfd8 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 801cfd2:	68bb      	ldr	r3, [r7, #8]
 801cfd4:	3b01      	subs	r3, #1
 801cfd6:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 801cfd8:	68bb      	ldr	r3, [r7, #8]
 801cfda:	2b00      	cmp	r3, #0
 801cfdc:	d1f9      	bne.n	801cfd2 <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 801cfde:	687b      	ldr	r3, [r7, #4]
 801cfe0:	2200      	movs	r2, #0
 801cfe2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 801cfe6:	2300      	movs	r3, #0
}
 801cfe8:	4618      	mov	r0, r3
 801cfea:	3714      	adds	r7, #20
 801cfec:	46bd      	mov	sp, r7
 801cfee:	f85d 7b04 	ldr.w	r7, [sp], #4
 801cff2:	4770      	bx	lr
 801cff4:	40012300 	.word	0x40012300
 801cff8:	40012000 	.word	0x40012000
 801cffc:	10000012 	.word	0x10000012
 801d000:	20000000 	.word	0x20000000
 801d004:	431bde83 	.word	0x431bde83

0801d008 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 801d008:	b480      	push	{r7}
 801d00a:	b085      	sub	sp, #20
 801d00c:	af00      	add	r7, sp, #0
 801d00e:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 801d010:	4b79      	ldr	r3, [pc, #484]	; (801d1f8 <ADC_Init+0x1f0>)
 801d012:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 801d014:	68fb      	ldr	r3, [r7, #12]
 801d016:	685b      	ldr	r3, [r3, #4]
 801d018:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 801d01c:	68fb      	ldr	r3, [r7, #12]
 801d01e:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 801d020:	68fb      	ldr	r3, [r7, #12]
 801d022:	685a      	ldr	r2, [r3, #4]
 801d024:	687b      	ldr	r3, [r7, #4]
 801d026:	685b      	ldr	r3, [r3, #4]
 801d028:	431a      	orrs	r2, r3
 801d02a:	68fb      	ldr	r3, [r7, #12]
 801d02c:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 801d02e:	687b      	ldr	r3, [r7, #4]
 801d030:	681b      	ldr	r3, [r3, #0]
 801d032:	685a      	ldr	r2, [r3, #4]
 801d034:	687b      	ldr	r3, [r7, #4]
 801d036:	681b      	ldr	r3, [r3, #0]
 801d038:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 801d03c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 801d03e:	687b      	ldr	r3, [r7, #4]
 801d040:	681b      	ldr	r3, [r3, #0]
 801d042:	6859      	ldr	r1, [r3, #4]
 801d044:	687b      	ldr	r3, [r7, #4]
 801d046:	691b      	ldr	r3, [r3, #16]
 801d048:	021a      	lsls	r2, r3, #8
 801d04a:	687b      	ldr	r3, [r7, #4]
 801d04c:	681b      	ldr	r3, [r3, #0]
 801d04e:	430a      	orrs	r2, r1
 801d050:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 801d052:	687b      	ldr	r3, [r7, #4]
 801d054:	681b      	ldr	r3, [r3, #0]
 801d056:	685a      	ldr	r2, [r3, #4]
 801d058:	687b      	ldr	r3, [r7, #4]
 801d05a:	681b      	ldr	r3, [r3, #0]
 801d05c:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 801d060:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 801d062:	687b      	ldr	r3, [r7, #4]
 801d064:	681b      	ldr	r3, [r3, #0]
 801d066:	6859      	ldr	r1, [r3, #4]
 801d068:	687b      	ldr	r3, [r7, #4]
 801d06a:	689a      	ldr	r2, [r3, #8]
 801d06c:	687b      	ldr	r3, [r7, #4]
 801d06e:	681b      	ldr	r3, [r3, #0]
 801d070:	430a      	orrs	r2, r1
 801d072:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 801d074:	687b      	ldr	r3, [r7, #4]
 801d076:	681b      	ldr	r3, [r3, #0]
 801d078:	689a      	ldr	r2, [r3, #8]
 801d07a:	687b      	ldr	r3, [r7, #4]
 801d07c:	681b      	ldr	r3, [r3, #0]
 801d07e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 801d082:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 801d084:	687b      	ldr	r3, [r7, #4]
 801d086:	681b      	ldr	r3, [r3, #0]
 801d088:	6899      	ldr	r1, [r3, #8]
 801d08a:	687b      	ldr	r3, [r7, #4]
 801d08c:	68da      	ldr	r2, [r3, #12]
 801d08e:	687b      	ldr	r3, [r7, #4]
 801d090:	681b      	ldr	r3, [r3, #0]
 801d092:	430a      	orrs	r2, r1
 801d094:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 801d096:	687b      	ldr	r3, [r7, #4]
 801d098:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801d09a:	4a58      	ldr	r2, [pc, #352]	; (801d1fc <ADC_Init+0x1f4>)
 801d09c:	4293      	cmp	r3, r2
 801d09e:	d022      	beq.n	801d0e6 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 801d0a0:	687b      	ldr	r3, [r7, #4]
 801d0a2:	681b      	ldr	r3, [r3, #0]
 801d0a4:	689a      	ldr	r2, [r3, #8]
 801d0a6:	687b      	ldr	r3, [r7, #4]
 801d0a8:	681b      	ldr	r3, [r3, #0]
 801d0aa:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 801d0ae:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 801d0b0:	687b      	ldr	r3, [r7, #4]
 801d0b2:	681b      	ldr	r3, [r3, #0]
 801d0b4:	6899      	ldr	r1, [r3, #8]
 801d0b6:	687b      	ldr	r3, [r7, #4]
 801d0b8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 801d0ba:	687b      	ldr	r3, [r7, #4]
 801d0bc:	681b      	ldr	r3, [r3, #0]
 801d0be:	430a      	orrs	r2, r1
 801d0c0:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 801d0c2:	687b      	ldr	r3, [r7, #4]
 801d0c4:	681b      	ldr	r3, [r3, #0]
 801d0c6:	689a      	ldr	r2, [r3, #8]
 801d0c8:	687b      	ldr	r3, [r7, #4]
 801d0ca:	681b      	ldr	r3, [r3, #0]
 801d0cc:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 801d0d0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 801d0d2:	687b      	ldr	r3, [r7, #4]
 801d0d4:	681b      	ldr	r3, [r3, #0]
 801d0d6:	6899      	ldr	r1, [r3, #8]
 801d0d8:	687b      	ldr	r3, [r7, #4]
 801d0da:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801d0dc:	687b      	ldr	r3, [r7, #4]
 801d0de:	681b      	ldr	r3, [r3, #0]
 801d0e0:	430a      	orrs	r2, r1
 801d0e2:	609a      	str	r2, [r3, #8]
 801d0e4:	e00f      	b.n	801d106 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 801d0e6:	687b      	ldr	r3, [r7, #4]
 801d0e8:	681b      	ldr	r3, [r3, #0]
 801d0ea:	689a      	ldr	r2, [r3, #8]
 801d0ec:	687b      	ldr	r3, [r7, #4]
 801d0ee:	681b      	ldr	r3, [r3, #0]
 801d0f0:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 801d0f4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 801d0f6:	687b      	ldr	r3, [r7, #4]
 801d0f8:	681b      	ldr	r3, [r3, #0]
 801d0fa:	689a      	ldr	r2, [r3, #8]
 801d0fc:	687b      	ldr	r3, [r7, #4]
 801d0fe:	681b      	ldr	r3, [r3, #0]
 801d100:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 801d104:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 801d106:	687b      	ldr	r3, [r7, #4]
 801d108:	681b      	ldr	r3, [r3, #0]
 801d10a:	689a      	ldr	r2, [r3, #8]
 801d10c:	687b      	ldr	r3, [r7, #4]
 801d10e:	681b      	ldr	r3, [r3, #0]
 801d110:	f022 0202 	bic.w	r2, r2, #2
 801d114:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 801d116:	687b      	ldr	r3, [r7, #4]
 801d118:	681b      	ldr	r3, [r3, #0]
 801d11a:	6899      	ldr	r1, [r3, #8]
 801d11c:	687b      	ldr	r3, [r7, #4]
 801d11e:	7e1b      	ldrb	r3, [r3, #24]
 801d120:	005a      	lsls	r2, r3, #1
 801d122:	687b      	ldr	r3, [r7, #4]
 801d124:	681b      	ldr	r3, [r3, #0]
 801d126:	430a      	orrs	r2, r1
 801d128:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 801d12a:	687b      	ldr	r3, [r7, #4]
 801d12c:	f893 3020 	ldrb.w	r3, [r3, #32]
 801d130:	2b00      	cmp	r3, #0
 801d132:	d01b      	beq.n	801d16c <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 801d134:	687b      	ldr	r3, [r7, #4]
 801d136:	681b      	ldr	r3, [r3, #0]
 801d138:	685a      	ldr	r2, [r3, #4]
 801d13a:	687b      	ldr	r3, [r7, #4]
 801d13c:	681b      	ldr	r3, [r3, #0]
 801d13e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 801d142:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 801d144:	687b      	ldr	r3, [r7, #4]
 801d146:	681b      	ldr	r3, [r3, #0]
 801d148:	685a      	ldr	r2, [r3, #4]
 801d14a:	687b      	ldr	r3, [r7, #4]
 801d14c:	681b      	ldr	r3, [r3, #0]
 801d14e:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 801d152:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 801d154:	687b      	ldr	r3, [r7, #4]
 801d156:	681b      	ldr	r3, [r3, #0]
 801d158:	6859      	ldr	r1, [r3, #4]
 801d15a:	687b      	ldr	r3, [r7, #4]
 801d15c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801d15e:	3b01      	subs	r3, #1
 801d160:	035a      	lsls	r2, r3, #13
 801d162:	687b      	ldr	r3, [r7, #4]
 801d164:	681b      	ldr	r3, [r3, #0]
 801d166:	430a      	orrs	r2, r1
 801d168:	605a      	str	r2, [r3, #4]
 801d16a:	e007      	b.n	801d17c <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 801d16c:	687b      	ldr	r3, [r7, #4]
 801d16e:	681b      	ldr	r3, [r3, #0]
 801d170:	685a      	ldr	r2, [r3, #4]
 801d172:	687b      	ldr	r3, [r7, #4]
 801d174:	681b      	ldr	r3, [r3, #0]
 801d176:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 801d17a:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 801d17c:	687b      	ldr	r3, [r7, #4]
 801d17e:	681b      	ldr	r3, [r3, #0]
 801d180:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801d182:	687b      	ldr	r3, [r7, #4]
 801d184:	681b      	ldr	r3, [r3, #0]
 801d186:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 801d18a:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 801d18c:	687b      	ldr	r3, [r7, #4]
 801d18e:	681b      	ldr	r3, [r3, #0]
 801d190:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 801d192:	687b      	ldr	r3, [r7, #4]
 801d194:	69db      	ldr	r3, [r3, #28]
 801d196:	3b01      	subs	r3, #1
 801d198:	051a      	lsls	r2, r3, #20
 801d19a:	687b      	ldr	r3, [r7, #4]
 801d19c:	681b      	ldr	r3, [r3, #0]
 801d19e:	430a      	orrs	r2, r1
 801d1a0:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 801d1a2:	687b      	ldr	r3, [r7, #4]
 801d1a4:	681b      	ldr	r3, [r3, #0]
 801d1a6:	689a      	ldr	r2, [r3, #8]
 801d1a8:	687b      	ldr	r3, [r7, #4]
 801d1aa:	681b      	ldr	r3, [r3, #0]
 801d1ac:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 801d1b0:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 801d1b2:	687b      	ldr	r3, [r7, #4]
 801d1b4:	681b      	ldr	r3, [r3, #0]
 801d1b6:	6899      	ldr	r1, [r3, #8]
 801d1b8:	687b      	ldr	r3, [r7, #4]
 801d1ba:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 801d1be:	025a      	lsls	r2, r3, #9
 801d1c0:	687b      	ldr	r3, [r7, #4]
 801d1c2:	681b      	ldr	r3, [r3, #0]
 801d1c4:	430a      	orrs	r2, r1
 801d1c6:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 801d1c8:	687b      	ldr	r3, [r7, #4]
 801d1ca:	681b      	ldr	r3, [r3, #0]
 801d1cc:	689a      	ldr	r2, [r3, #8]
 801d1ce:	687b      	ldr	r3, [r7, #4]
 801d1d0:	681b      	ldr	r3, [r3, #0]
 801d1d2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 801d1d6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 801d1d8:	687b      	ldr	r3, [r7, #4]
 801d1da:	681b      	ldr	r3, [r3, #0]
 801d1dc:	6899      	ldr	r1, [r3, #8]
 801d1de:	687b      	ldr	r3, [r7, #4]
 801d1e0:	695b      	ldr	r3, [r3, #20]
 801d1e2:	029a      	lsls	r2, r3, #10
 801d1e4:	687b      	ldr	r3, [r7, #4]
 801d1e6:	681b      	ldr	r3, [r3, #0]
 801d1e8:	430a      	orrs	r2, r1
 801d1ea:	609a      	str	r2, [r3, #8]
}
 801d1ec:	bf00      	nop
 801d1ee:	3714      	adds	r7, #20
 801d1f0:	46bd      	mov	sp, r7
 801d1f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 801d1f6:	4770      	bx	lr
 801d1f8:	40012300 	.word	0x40012300
 801d1fc:	0f000001 	.word	0x0f000001

0801d200 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 801d200:	b580      	push	{r7, lr}
 801d202:	b084      	sub	sp, #16
 801d204:	af00      	add	r7, sp, #0
 801d206:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 801d208:	687b      	ldr	r3, [r7, #4]
 801d20a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 801d20c:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 801d20e:	68fb      	ldr	r3, [r7, #12]
 801d210:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801d212:	f003 0350 	and.w	r3, r3, #80	; 0x50
 801d216:	2b00      	cmp	r3, #0
 801d218:	d13c      	bne.n	801d294 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 801d21a:	68fb      	ldr	r3, [r7, #12]
 801d21c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801d21e:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 801d222:	68fb      	ldr	r3, [r7, #12]
 801d224:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 801d226:	68fb      	ldr	r3, [r7, #12]
 801d228:	681b      	ldr	r3, [r3, #0]
 801d22a:	689b      	ldr	r3, [r3, #8]
 801d22c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 801d230:	2b00      	cmp	r3, #0
 801d232:	d12b      	bne.n	801d28c <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 801d234:	68fb      	ldr	r3, [r7, #12]
 801d236:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 801d238:	2b00      	cmp	r3, #0
 801d23a:	d127      	bne.n	801d28c <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 801d23c:	68fb      	ldr	r3, [r7, #12]
 801d23e:	681b      	ldr	r3, [r3, #0]
 801d240:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801d242:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 801d246:	2b00      	cmp	r3, #0
 801d248:	d006      	beq.n	801d258 <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 801d24a:	68fb      	ldr	r3, [r7, #12]
 801d24c:	681b      	ldr	r3, [r3, #0]
 801d24e:	689b      	ldr	r3, [r3, #8]
 801d250:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 801d254:	2b00      	cmp	r3, #0
 801d256:	d119      	bne.n	801d28c <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 801d258:	68fb      	ldr	r3, [r7, #12]
 801d25a:	681b      	ldr	r3, [r3, #0]
 801d25c:	685a      	ldr	r2, [r3, #4]
 801d25e:	68fb      	ldr	r3, [r7, #12]
 801d260:	681b      	ldr	r3, [r3, #0]
 801d262:	f022 0220 	bic.w	r2, r2, #32
 801d266:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 801d268:	68fb      	ldr	r3, [r7, #12]
 801d26a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801d26c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 801d270:	68fb      	ldr	r3, [r7, #12]
 801d272:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 801d274:	68fb      	ldr	r3, [r7, #12]
 801d276:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801d278:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 801d27c:	2b00      	cmp	r3, #0
 801d27e:	d105      	bne.n	801d28c <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 801d280:	68fb      	ldr	r3, [r7, #12]
 801d282:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801d284:	f043 0201 	orr.w	r2, r3, #1
 801d288:	68fb      	ldr	r3, [r7, #12]
 801d28a:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 801d28c:	68f8      	ldr	r0, [r7, #12]
 801d28e:	f7ff fd61 	bl	801cd54 <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 801d292:	e00e      	b.n	801d2b2 <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 801d294:	68fb      	ldr	r3, [r7, #12]
 801d296:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801d298:	f003 0310 	and.w	r3, r3, #16
 801d29c:	2b00      	cmp	r3, #0
 801d29e:	d003      	beq.n	801d2a8 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 801d2a0:	68f8      	ldr	r0, [r7, #12]
 801d2a2:	f7ff fd75 	bl	801cd90 <HAL_ADC_ErrorCallback>
}
 801d2a6:	e004      	b.n	801d2b2 <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 801d2a8:	68fb      	ldr	r3, [r7, #12]
 801d2aa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 801d2ac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 801d2ae:	6878      	ldr	r0, [r7, #4]
 801d2b0:	4798      	blx	r3
}
 801d2b2:	bf00      	nop
 801d2b4:	3710      	adds	r7, #16
 801d2b6:	46bd      	mov	sp, r7
 801d2b8:	bd80      	pop	{r7, pc}

0801d2ba <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 801d2ba:	b580      	push	{r7, lr}
 801d2bc:	b084      	sub	sp, #16
 801d2be:	af00      	add	r7, sp, #0
 801d2c0:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 801d2c2:	687b      	ldr	r3, [r7, #4]
 801d2c4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 801d2c6:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 801d2c8:	68f8      	ldr	r0, [r7, #12]
 801d2ca:	f7ff fd4d 	bl	801cd68 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 801d2ce:	bf00      	nop
 801d2d0:	3710      	adds	r7, #16
 801d2d2:	46bd      	mov	sp, r7
 801d2d4:	bd80      	pop	{r7, pc}

0801d2d6 <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 801d2d6:	b580      	push	{r7, lr}
 801d2d8:	b084      	sub	sp, #16
 801d2da:	af00      	add	r7, sp, #0
 801d2dc:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 801d2de:	687b      	ldr	r3, [r7, #4]
 801d2e0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 801d2e2:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 801d2e4:	68fb      	ldr	r3, [r7, #12]
 801d2e6:	2240      	movs	r2, #64	; 0x40
 801d2e8:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 801d2ea:	68fb      	ldr	r3, [r7, #12]
 801d2ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 801d2ee:	f043 0204 	orr.w	r2, r3, #4
 801d2f2:	68fb      	ldr	r3, [r7, #12]
 801d2f4:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 801d2f6:	68f8      	ldr	r0, [r7, #12]
 801d2f8:	f7ff fd4a 	bl	801cd90 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 801d2fc:	bf00      	nop
 801d2fe:	3710      	adds	r7, #16
 801d300:	46bd      	mov	sp, r7
 801d302:	bd80      	pop	{r7, pc}

0801d304 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 801d304:	b480      	push	{r7}
 801d306:	b083      	sub	sp, #12
 801d308:	af00      	add	r7, sp, #0
 801d30a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 801d30c:	bf00      	nop
 801d30e:	370c      	adds	r7, #12
 801d310:	46bd      	mov	sp, r7
 801d312:	f85d 7b04 	ldr.w	r7, [sp], #4
 801d316:	4770      	bx	lr

0801d318 <__NVIC_SetPriorityGrouping>:
{
 801d318:	b480      	push	{r7}
 801d31a:	b085      	sub	sp, #20
 801d31c:	af00      	add	r7, sp, #0
 801d31e:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 801d320:	687b      	ldr	r3, [r7, #4]
 801d322:	f003 0307 	and.w	r3, r3, #7
 801d326:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 801d328:	4b0c      	ldr	r3, [pc, #48]	; (801d35c <__NVIC_SetPriorityGrouping+0x44>)
 801d32a:	68db      	ldr	r3, [r3, #12]
 801d32c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 801d32e:	68ba      	ldr	r2, [r7, #8]
 801d330:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 801d334:	4013      	ands	r3, r2
 801d336:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 801d338:	68fb      	ldr	r3, [r7, #12]
 801d33a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 801d33c:	68bb      	ldr	r3, [r7, #8]
 801d33e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 801d340:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 801d344:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 801d348:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 801d34a:	4a04      	ldr	r2, [pc, #16]	; (801d35c <__NVIC_SetPriorityGrouping+0x44>)
 801d34c:	68bb      	ldr	r3, [r7, #8]
 801d34e:	60d3      	str	r3, [r2, #12]
}
 801d350:	bf00      	nop
 801d352:	3714      	adds	r7, #20
 801d354:	46bd      	mov	sp, r7
 801d356:	f85d 7b04 	ldr.w	r7, [sp], #4
 801d35a:	4770      	bx	lr
 801d35c:	e000ed00 	.word	0xe000ed00

0801d360 <__NVIC_GetPriorityGrouping>:
{
 801d360:	b480      	push	{r7}
 801d362:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 801d364:	4b04      	ldr	r3, [pc, #16]	; (801d378 <__NVIC_GetPriorityGrouping+0x18>)
 801d366:	68db      	ldr	r3, [r3, #12]
 801d368:	0a1b      	lsrs	r3, r3, #8
 801d36a:	f003 0307 	and.w	r3, r3, #7
}
 801d36e:	4618      	mov	r0, r3
 801d370:	46bd      	mov	sp, r7
 801d372:	f85d 7b04 	ldr.w	r7, [sp], #4
 801d376:	4770      	bx	lr
 801d378:	e000ed00 	.word	0xe000ed00

0801d37c <__NVIC_EnableIRQ>:
{
 801d37c:	b480      	push	{r7}
 801d37e:	b083      	sub	sp, #12
 801d380:	af00      	add	r7, sp, #0
 801d382:	4603      	mov	r3, r0
 801d384:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 801d386:	f997 3007 	ldrsb.w	r3, [r7, #7]
 801d38a:	2b00      	cmp	r3, #0
 801d38c:	db0b      	blt.n	801d3a6 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 801d38e:	79fb      	ldrb	r3, [r7, #7]
 801d390:	f003 021f 	and.w	r2, r3, #31
 801d394:	4907      	ldr	r1, [pc, #28]	; (801d3b4 <__NVIC_EnableIRQ+0x38>)
 801d396:	f997 3007 	ldrsb.w	r3, [r7, #7]
 801d39a:	095b      	lsrs	r3, r3, #5
 801d39c:	2001      	movs	r0, #1
 801d39e:	fa00 f202 	lsl.w	r2, r0, r2
 801d3a2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 801d3a6:	bf00      	nop
 801d3a8:	370c      	adds	r7, #12
 801d3aa:	46bd      	mov	sp, r7
 801d3ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 801d3b0:	4770      	bx	lr
 801d3b2:	bf00      	nop
 801d3b4:	e000e100 	.word	0xe000e100

0801d3b8 <__NVIC_DisableIRQ>:
{
 801d3b8:	b480      	push	{r7}
 801d3ba:	b083      	sub	sp, #12
 801d3bc:	af00      	add	r7, sp, #0
 801d3be:	4603      	mov	r3, r0
 801d3c0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 801d3c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 801d3c6:	2b00      	cmp	r3, #0
 801d3c8:	db12      	blt.n	801d3f0 <__NVIC_DisableIRQ+0x38>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 801d3ca:	79fb      	ldrb	r3, [r7, #7]
 801d3cc:	f003 021f 	and.w	r2, r3, #31
 801d3d0:	490a      	ldr	r1, [pc, #40]	; (801d3fc <__NVIC_DisableIRQ+0x44>)
 801d3d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 801d3d6:	095b      	lsrs	r3, r3, #5
 801d3d8:	2001      	movs	r0, #1
 801d3da:	fa00 f202 	lsl.w	r2, r0, r2
 801d3de:	3320      	adds	r3, #32
 801d3e0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 801d3e4:	f3bf 8f4f 	dsb	sy
}
 801d3e8:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 801d3ea:	f3bf 8f6f 	isb	sy
}
 801d3ee:	bf00      	nop
}
 801d3f0:	bf00      	nop
 801d3f2:	370c      	adds	r7, #12
 801d3f4:	46bd      	mov	sp, r7
 801d3f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 801d3fa:	4770      	bx	lr
 801d3fc:	e000e100 	.word	0xe000e100

0801d400 <__NVIC_SetPriority>:
{
 801d400:	b480      	push	{r7}
 801d402:	b083      	sub	sp, #12
 801d404:	af00      	add	r7, sp, #0
 801d406:	4603      	mov	r3, r0
 801d408:	6039      	str	r1, [r7, #0]
 801d40a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 801d40c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 801d410:	2b00      	cmp	r3, #0
 801d412:	db0a      	blt.n	801d42a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 801d414:	683b      	ldr	r3, [r7, #0]
 801d416:	b2da      	uxtb	r2, r3
 801d418:	490c      	ldr	r1, [pc, #48]	; (801d44c <__NVIC_SetPriority+0x4c>)
 801d41a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 801d41e:	0112      	lsls	r2, r2, #4
 801d420:	b2d2      	uxtb	r2, r2
 801d422:	440b      	add	r3, r1
 801d424:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 801d428:	e00a      	b.n	801d440 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 801d42a:	683b      	ldr	r3, [r7, #0]
 801d42c:	b2da      	uxtb	r2, r3
 801d42e:	4908      	ldr	r1, [pc, #32]	; (801d450 <__NVIC_SetPriority+0x50>)
 801d430:	79fb      	ldrb	r3, [r7, #7]
 801d432:	f003 030f 	and.w	r3, r3, #15
 801d436:	3b04      	subs	r3, #4
 801d438:	0112      	lsls	r2, r2, #4
 801d43a:	b2d2      	uxtb	r2, r2
 801d43c:	440b      	add	r3, r1
 801d43e:	761a      	strb	r2, [r3, #24]
}
 801d440:	bf00      	nop
 801d442:	370c      	adds	r7, #12
 801d444:	46bd      	mov	sp, r7
 801d446:	f85d 7b04 	ldr.w	r7, [sp], #4
 801d44a:	4770      	bx	lr
 801d44c:	e000e100 	.word	0xe000e100
 801d450:	e000ed00 	.word	0xe000ed00

0801d454 <NVIC_EncodePriority>:
{
 801d454:	b480      	push	{r7}
 801d456:	b089      	sub	sp, #36	; 0x24
 801d458:	af00      	add	r7, sp, #0
 801d45a:	60f8      	str	r0, [r7, #12]
 801d45c:	60b9      	str	r1, [r7, #8]
 801d45e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 801d460:	68fb      	ldr	r3, [r7, #12]
 801d462:	f003 0307 	and.w	r3, r3, #7
 801d466:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 801d468:	69fb      	ldr	r3, [r7, #28]
 801d46a:	f1c3 0307 	rsb	r3, r3, #7
 801d46e:	2b04      	cmp	r3, #4
 801d470:	bf28      	it	cs
 801d472:	2304      	movcs	r3, #4
 801d474:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 801d476:	69fb      	ldr	r3, [r7, #28]
 801d478:	3304      	adds	r3, #4
 801d47a:	2b06      	cmp	r3, #6
 801d47c:	d902      	bls.n	801d484 <NVIC_EncodePriority+0x30>
 801d47e:	69fb      	ldr	r3, [r7, #28]
 801d480:	3b03      	subs	r3, #3
 801d482:	e000      	b.n	801d486 <NVIC_EncodePriority+0x32>
 801d484:	2300      	movs	r3, #0
 801d486:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 801d488:	f04f 32ff 	mov.w	r2, #4294967295
 801d48c:	69bb      	ldr	r3, [r7, #24]
 801d48e:	fa02 f303 	lsl.w	r3, r2, r3
 801d492:	43da      	mvns	r2, r3
 801d494:	68bb      	ldr	r3, [r7, #8]
 801d496:	401a      	ands	r2, r3
 801d498:	697b      	ldr	r3, [r7, #20]
 801d49a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 801d49c:	f04f 31ff 	mov.w	r1, #4294967295
 801d4a0:	697b      	ldr	r3, [r7, #20]
 801d4a2:	fa01 f303 	lsl.w	r3, r1, r3
 801d4a6:	43d9      	mvns	r1, r3
 801d4a8:	687b      	ldr	r3, [r7, #4]
 801d4aa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 801d4ac:	4313      	orrs	r3, r2
}
 801d4ae:	4618      	mov	r0, r3
 801d4b0:	3724      	adds	r7, #36	; 0x24
 801d4b2:	46bd      	mov	sp, r7
 801d4b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 801d4b8:	4770      	bx	lr
	...

0801d4bc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 801d4bc:	b580      	push	{r7, lr}
 801d4be:	b082      	sub	sp, #8
 801d4c0:	af00      	add	r7, sp, #0
 801d4c2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 801d4c4:	687b      	ldr	r3, [r7, #4]
 801d4c6:	3b01      	subs	r3, #1
 801d4c8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 801d4cc:	d301      	bcc.n	801d4d2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 801d4ce:	2301      	movs	r3, #1
 801d4d0:	e00f      	b.n	801d4f2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 801d4d2:	4a0a      	ldr	r2, [pc, #40]	; (801d4fc <SysTick_Config+0x40>)
 801d4d4:	687b      	ldr	r3, [r7, #4]
 801d4d6:	3b01      	subs	r3, #1
 801d4d8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 801d4da:	210f      	movs	r1, #15
 801d4dc:	f04f 30ff 	mov.w	r0, #4294967295
 801d4e0:	f7ff ff8e 	bl	801d400 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 801d4e4:	4b05      	ldr	r3, [pc, #20]	; (801d4fc <SysTick_Config+0x40>)
 801d4e6:	2200      	movs	r2, #0
 801d4e8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 801d4ea:	4b04      	ldr	r3, [pc, #16]	; (801d4fc <SysTick_Config+0x40>)
 801d4ec:	2207      	movs	r2, #7
 801d4ee:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 801d4f0:	2300      	movs	r3, #0
}
 801d4f2:	4618      	mov	r0, r3
 801d4f4:	3708      	adds	r7, #8
 801d4f6:	46bd      	mov	sp, r7
 801d4f8:	bd80      	pop	{r7, pc}
 801d4fa:	bf00      	nop
 801d4fc:	e000e010 	.word	0xe000e010

0801d500 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 801d500:	b580      	push	{r7, lr}
 801d502:	b082      	sub	sp, #8
 801d504:	af00      	add	r7, sp, #0
 801d506:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 801d508:	6878      	ldr	r0, [r7, #4]
 801d50a:	f7ff ff05 	bl	801d318 <__NVIC_SetPriorityGrouping>
}
 801d50e:	bf00      	nop
 801d510:	3708      	adds	r7, #8
 801d512:	46bd      	mov	sp, r7
 801d514:	bd80      	pop	{r7, pc}

0801d516 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 801d516:	b580      	push	{r7, lr}
 801d518:	b086      	sub	sp, #24
 801d51a:	af00      	add	r7, sp, #0
 801d51c:	4603      	mov	r3, r0
 801d51e:	60b9      	str	r1, [r7, #8]
 801d520:	607a      	str	r2, [r7, #4]
 801d522:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 801d524:	2300      	movs	r3, #0
 801d526:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 801d528:	f7ff ff1a 	bl	801d360 <__NVIC_GetPriorityGrouping>
 801d52c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 801d52e:	687a      	ldr	r2, [r7, #4]
 801d530:	68b9      	ldr	r1, [r7, #8]
 801d532:	6978      	ldr	r0, [r7, #20]
 801d534:	f7ff ff8e 	bl	801d454 <NVIC_EncodePriority>
 801d538:	4602      	mov	r2, r0
 801d53a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801d53e:	4611      	mov	r1, r2
 801d540:	4618      	mov	r0, r3
 801d542:	f7ff ff5d 	bl	801d400 <__NVIC_SetPriority>
}
 801d546:	bf00      	nop
 801d548:	3718      	adds	r7, #24
 801d54a:	46bd      	mov	sp, r7
 801d54c:	bd80      	pop	{r7, pc}

0801d54e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 801d54e:	b580      	push	{r7, lr}
 801d550:	b082      	sub	sp, #8
 801d552:	af00      	add	r7, sp, #0
 801d554:	4603      	mov	r3, r0
 801d556:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 801d558:	f997 3007 	ldrsb.w	r3, [r7, #7]
 801d55c:	4618      	mov	r0, r3
 801d55e:	f7ff ff0d 	bl	801d37c <__NVIC_EnableIRQ>
}
 801d562:	bf00      	nop
 801d564:	3708      	adds	r7, #8
 801d566:	46bd      	mov	sp, r7
 801d568:	bd80      	pop	{r7, pc}

0801d56a <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 801d56a:	b580      	push	{r7, lr}
 801d56c:	b082      	sub	sp, #8
 801d56e:	af00      	add	r7, sp, #0
 801d570:	4603      	mov	r3, r0
 801d572:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 801d574:	f997 3007 	ldrsb.w	r3, [r7, #7]
 801d578:	4618      	mov	r0, r3
 801d57a:	f7ff ff1d 	bl	801d3b8 <__NVIC_DisableIRQ>
}
 801d57e:	bf00      	nop
 801d580:	3708      	adds	r7, #8
 801d582:	46bd      	mov	sp, r7
 801d584:	bd80      	pop	{r7, pc}

0801d586 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 801d586:	b580      	push	{r7, lr}
 801d588:	b082      	sub	sp, #8
 801d58a:	af00      	add	r7, sp, #0
 801d58c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 801d58e:	6878      	ldr	r0, [r7, #4]
 801d590:	f7ff ff94 	bl	801d4bc <SysTick_Config>
 801d594:	4603      	mov	r3, r0
}
 801d596:	4618      	mov	r0, r3
 801d598:	3708      	adds	r7, #8
 801d59a:	46bd      	mov	sp, r7
 801d59c:	bd80      	pop	{r7, pc}
	...

0801d5a0 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 801d5a0:	b580      	push	{r7, lr}
 801d5a2:	b086      	sub	sp, #24
 801d5a4:	af00      	add	r7, sp, #0
 801d5a6:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 801d5a8:	2300      	movs	r3, #0
 801d5aa:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 801d5ac:	f7ff f94a 	bl	801c844 <HAL_GetTick>
 801d5b0:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 801d5b2:	687b      	ldr	r3, [r7, #4]
 801d5b4:	2b00      	cmp	r3, #0
 801d5b6:	d101      	bne.n	801d5bc <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 801d5b8:	2301      	movs	r3, #1
 801d5ba:	e099      	b.n	801d6f0 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 801d5bc:	687b      	ldr	r3, [r7, #4]
 801d5be:	2200      	movs	r2, #0
 801d5c0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 801d5c4:	687b      	ldr	r3, [r7, #4]
 801d5c6:	2202      	movs	r2, #2
 801d5c8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 801d5cc:	687b      	ldr	r3, [r7, #4]
 801d5ce:	681b      	ldr	r3, [r3, #0]
 801d5d0:	681a      	ldr	r2, [r3, #0]
 801d5d2:	687b      	ldr	r3, [r7, #4]
 801d5d4:	681b      	ldr	r3, [r3, #0]
 801d5d6:	f022 0201 	bic.w	r2, r2, #1
 801d5da:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 801d5dc:	e00f      	b.n	801d5fe <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 801d5de:	f7ff f931 	bl	801c844 <HAL_GetTick>
 801d5e2:	4602      	mov	r2, r0
 801d5e4:	693b      	ldr	r3, [r7, #16]
 801d5e6:	1ad3      	subs	r3, r2, r3
 801d5e8:	2b05      	cmp	r3, #5
 801d5ea:	d908      	bls.n	801d5fe <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 801d5ec:	687b      	ldr	r3, [r7, #4]
 801d5ee:	2220      	movs	r2, #32
 801d5f0:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 801d5f2:	687b      	ldr	r3, [r7, #4]
 801d5f4:	2203      	movs	r2, #3
 801d5f6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 801d5fa:	2303      	movs	r3, #3
 801d5fc:	e078      	b.n	801d6f0 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 801d5fe:	687b      	ldr	r3, [r7, #4]
 801d600:	681b      	ldr	r3, [r3, #0]
 801d602:	681b      	ldr	r3, [r3, #0]
 801d604:	f003 0301 	and.w	r3, r3, #1
 801d608:	2b00      	cmp	r3, #0
 801d60a:	d1e8      	bne.n	801d5de <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 801d60c:	687b      	ldr	r3, [r7, #4]
 801d60e:	681b      	ldr	r3, [r3, #0]
 801d610:	681b      	ldr	r3, [r3, #0]
 801d612:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 801d614:	697a      	ldr	r2, [r7, #20]
 801d616:	4b38      	ldr	r3, [pc, #224]	; (801d6f8 <HAL_DMA_Init+0x158>)
 801d618:	4013      	ands	r3, r2
 801d61a:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 801d61c:	687b      	ldr	r3, [r7, #4]
 801d61e:	685a      	ldr	r2, [r3, #4]
 801d620:	687b      	ldr	r3, [r7, #4]
 801d622:	689b      	ldr	r3, [r3, #8]
 801d624:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 801d626:	687b      	ldr	r3, [r7, #4]
 801d628:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 801d62a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 801d62c:	687b      	ldr	r3, [r7, #4]
 801d62e:	691b      	ldr	r3, [r3, #16]
 801d630:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 801d632:	687b      	ldr	r3, [r7, #4]
 801d634:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 801d636:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 801d638:	687b      	ldr	r3, [r7, #4]
 801d63a:	699b      	ldr	r3, [r3, #24]
 801d63c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 801d63e:	687b      	ldr	r3, [r7, #4]
 801d640:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 801d642:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 801d644:	687b      	ldr	r3, [r7, #4]
 801d646:	6a1b      	ldr	r3, [r3, #32]
 801d648:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 801d64a:	697a      	ldr	r2, [r7, #20]
 801d64c:	4313      	orrs	r3, r2
 801d64e:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 801d650:	687b      	ldr	r3, [r7, #4]
 801d652:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801d654:	2b04      	cmp	r3, #4
 801d656:	d107      	bne.n	801d668 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 801d658:	687b      	ldr	r3, [r7, #4]
 801d65a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801d65c:	687b      	ldr	r3, [r7, #4]
 801d65e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801d660:	4313      	orrs	r3, r2
 801d662:	697a      	ldr	r2, [r7, #20]
 801d664:	4313      	orrs	r3, r2
 801d666:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 801d668:	687b      	ldr	r3, [r7, #4]
 801d66a:	681b      	ldr	r3, [r3, #0]
 801d66c:	697a      	ldr	r2, [r7, #20]
 801d66e:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 801d670:	687b      	ldr	r3, [r7, #4]
 801d672:	681b      	ldr	r3, [r3, #0]
 801d674:	695b      	ldr	r3, [r3, #20]
 801d676:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 801d678:	697b      	ldr	r3, [r7, #20]
 801d67a:	f023 0307 	bic.w	r3, r3, #7
 801d67e:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 801d680:	687b      	ldr	r3, [r7, #4]
 801d682:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801d684:	697a      	ldr	r2, [r7, #20]
 801d686:	4313      	orrs	r3, r2
 801d688:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 801d68a:	687b      	ldr	r3, [r7, #4]
 801d68c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801d68e:	2b04      	cmp	r3, #4
 801d690:	d117      	bne.n	801d6c2 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 801d692:	687b      	ldr	r3, [r7, #4]
 801d694:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801d696:	697a      	ldr	r2, [r7, #20]
 801d698:	4313      	orrs	r3, r2
 801d69a:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 801d69c:	687b      	ldr	r3, [r7, #4]
 801d69e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801d6a0:	2b00      	cmp	r3, #0
 801d6a2:	d00e      	beq.n	801d6c2 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 801d6a4:	6878      	ldr	r0, [r7, #4]
 801d6a6:	f000 fafb 	bl	801dca0 <DMA_CheckFifoParam>
 801d6aa:	4603      	mov	r3, r0
 801d6ac:	2b00      	cmp	r3, #0
 801d6ae:	d008      	beq.n	801d6c2 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 801d6b0:	687b      	ldr	r3, [r7, #4]
 801d6b2:	2240      	movs	r2, #64	; 0x40
 801d6b4:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 801d6b6:	687b      	ldr	r3, [r7, #4]
 801d6b8:	2201      	movs	r2, #1
 801d6ba:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 801d6be:	2301      	movs	r3, #1
 801d6c0:	e016      	b.n	801d6f0 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 801d6c2:	687b      	ldr	r3, [r7, #4]
 801d6c4:	681b      	ldr	r3, [r3, #0]
 801d6c6:	697a      	ldr	r2, [r7, #20]
 801d6c8:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 801d6ca:	6878      	ldr	r0, [r7, #4]
 801d6cc:	f000 fab2 	bl	801dc34 <DMA_CalcBaseAndBitshift>
 801d6d0:	4603      	mov	r3, r0
 801d6d2:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 801d6d4:	687b      	ldr	r3, [r7, #4]
 801d6d6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 801d6d8:	223f      	movs	r2, #63	; 0x3f
 801d6da:	409a      	lsls	r2, r3
 801d6dc:	68fb      	ldr	r3, [r7, #12]
 801d6de:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 801d6e0:	687b      	ldr	r3, [r7, #4]
 801d6e2:	2200      	movs	r2, #0
 801d6e4:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 801d6e6:	687b      	ldr	r3, [r7, #4]
 801d6e8:	2201      	movs	r2, #1
 801d6ea:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 801d6ee:	2300      	movs	r3, #0
}
 801d6f0:	4618      	mov	r0, r3
 801d6f2:	3718      	adds	r7, #24
 801d6f4:	46bd      	mov	sp, r7
 801d6f6:	bd80      	pop	{r7, pc}
 801d6f8:	f010803f 	.word	0xf010803f

0801d6fc <HAL_DMA_DeInit>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 801d6fc:	b580      	push	{r7, lr}
 801d6fe:	b084      	sub	sp, #16
 801d700:	af00      	add	r7, sp, #0
 801d702:	6078      	str	r0, [r7, #4]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 801d704:	687b      	ldr	r3, [r7, #4]
 801d706:	2b00      	cmp	r3, #0
 801d708:	d101      	bne.n	801d70e <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 801d70a:	2301      	movs	r3, #1
 801d70c:	e050      	b.n	801d7b0 <HAL_DMA_DeInit+0xb4>
  }
  
  /* Check the DMA peripheral state */
  if(hdma->State == HAL_DMA_STATE_BUSY)
 801d70e:	687b      	ldr	r3, [r7, #4]
 801d710:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 801d714:	b2db      	uxtb	r3, r3
 801d716:	2b02      	cmp	r3, #2
 801d718:	d101      	bne.n	801d71e <HAL_DMA_DeInit+0x22>
  {
    /* Return error status */
    return HAL_BUSY;
 801d71a:	2302      	movs	r3, #2
 801d71c:	e048      	b.n	801d7b0 <HAL_DMA_DeInit+0xb4>

  /* Check the parameters */
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Streamx */
  __HAL_DMA_DISABLE(hdma);
 801d71e:	687b      	ldr	r3, [r7, #4]
 801d720:	681b      	ldr	r3, [r3, #0]
 801d722:	681a      	ldr	r2, [r3, #0]
 801d724:	687b      	ldr	r3, [r7, #4]
 801d726:	681b      	ldr	r3, [r3, #0]
 801d728:	f022 0201 	bic.w	r2, r2, #1
 801d72c:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx control register */
  hdma->Instance->CR   = 0U;
 801d72e:	687b      	ldr	r3, [r7, #4]
 801d730:	681b      	ldr	r3, [r3, #0]
 801d732:	2200      	movs	r2, #0
 801d734:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx number of data to transfer register */
  hdma->Instance->NDTR = 0U;
 801d736:	687b      	ldr	r3, [r7, #4]
 801d738:	681b      	ldr	r3, [r3, #0]
 801d73a:	2200      	movs	r2, #0
 801d73c:	605a      	str	r2, [r3, #4]

  /* Reset DMA Streamx peripheral address register */
  hdma->Instance->PAR  = 0U;
 801d73e:	687b      	ldr	r3, [r7, #4]
 801d740:	681b      	ldr	r3, [r3, #0]
 801d742:	2200      	movs	r2, #0
 801d744:	609a      	str	r2, [r3, #8]

  /* Reset DMA Streamx memory 0 address register */
  hdma->Instance->M0AR = 0U;
 801d746:	687b      	ldr	r3, [r7, #4]
 801d748:	681b      	ldr	r3, [r3, #0]
 801d74a:	2200      	movs	r2, #0
 801d74c:	60da      	str	r2, [r3, #12]
  
  /* Reset DMA Streamx memory 1 address register */
  hdma->Instance->M1AR = 0U;
 801d74e:	687b      	ldr	r3, [r7, #4]
 801d750:	681b      	ldr	r3, [r3, #0]
 801d752:	2200      	movs	r2, #0
 801d754:	611a      	str	r2, [r3, #16]
  
  /* Reset DMA Streamx FIFO control register */
  hdma->Instance->FCR  = 0x00000021U;
 801d756:	687b      	ldr	r3, [r7, #4]
 801d758:	681b      	ldr	r3, [r3, #0]
 801d75a:	2221      	movs	r2, #33	; 0x21
 801d75c:	615a      	str	r2, [r3, #20]
  
  /* Get DMA steam Base Address */  
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 801d75e:	6878      	ldr	r0, [r7, #4]
 801d760:	f000 fa68 	bl	801dc34 <DMA_CalcBaseAndBitshift>
 801d764:	4603      	mov	r3, r0
 801d766:	60fb      	str	r3, [r7, #12]
  
  /* Clean all callbacks */
  hdma->XferCpltCallback = NULL;
 801d768:	687b      	ldr	r3, [r7, #4]
 801d76a:	2200      	movs	r2, #0
 801d76c:	63da      	str	r2, [r3, #60]	; 0x3c
  hdma->XferHalfCpltCallback = NULL;
 801d76e:	687b      	ldr	r3, [r7, #4]
 801d770:	2200      	movs	r2, #0
 801d772:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->XferM1CpltCallback = NULL;
 801d774:	687b      	ldr	r3, [r7, #4]
 801d776:	2200      	movs	r2, #0
 801d778:	645a      	str	r2, [r3, #68]	; 0x44
  hdma->XferM1HalfCpltCallback = NULL;
 801d77a:	687b      	ldr	r3, [r7, #4]
 801d77c:	2200      	movs	r2, #0
 801d77e:	649a      	str	r2, [r3, #72]	; 0x48
  hdma->XferErrorCallback = NULL;
 801d780:	687b      	ldr	r3, [r7, #4]
 801d782:	2200      	movs	r2, #0
 801d784:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->XferAbortCallback = NULL;
 801d786:	687b      	ldr	r3, [r7, #4]
 801d788:	2200      	movs	r2, #0
 801d78a:	651a      	str	r2, [r3, #80]	; 0x50

  /* Clear all interrupt flags at correct offset within the register */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 801d78c:	687b      	ldr	r3, [r7, #4]
 801d78e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 801d790:	223f      	movs	r2, #63	; 0x3f
 801d792:	409a      	lsls	r2, r3
 801d794:	68fb      	ldr	r3, [r7, #12]
 801d796:	609a      	str	r2, [r3, #8]

  /* Reset the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 801d798:	687b      	ldr	r3, [r7, #4]
 801d79a:	2200      	movs	r2, #0
 801d79c:	655a      	str	r2, [r3, #84]	; 0x54

  /* Reset the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 801d79e:	687b      	ldr	r3, [r7, #4]
 801d7a0:	2200      	movs	r2, #0
 801d7a2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 801d7a6:	687b      	ldr	r3, [r7, #4]
 801d7a8:	2200      	movs	r2, #0
 801d7aa:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 801d7ae:	2300      	movs	r3, #0
}
 801d7b0:	4618      	mov	r0, r3
 801d7b2:	3710      	adds	r7, #16
 801d7b4:	46bd      	mov	sp, r7
 801d7b6:	bd80      	pop	{r7, pc}

0801d7b8 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 801d7b8:	b580      	push	{r7, lr}
 801d7ba:	b086      	sub	sp, #24
 801d7bc:	af00      	add	r7, sp, #0
 801d7be:	60f8      	str	r0, [r7, #12]
 801d7c0:	60b9      	str	r1, [r7, #8]
 801d7c2:	607a      	str	r2, [r7, #4]
 801d7c4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 801d7c6:	2300      	movs	r3, #0
 801d7c8:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 801d7ca:	68fb      	ldr	r3, [r7, #12]
 801d7cc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 801d7ce:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 801d7d0:	68fb      	ldr	r3, [r7, #12]
 801d7d2:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 801d7d6:	2b01      	cmp	r3, #1
 801d7d8:	d101      	bne.n	801d7de <HAL_DMA_Start_IT+0x26>
 801d7da:	2302      	movs	r3, #2
 801d7dc:	e040      	b.n	801d860 <HAL_DMA_Start_IT+0xa8>
 801d7de:	68fb      	ldr	r3, [r7, #12]
 801d7e0:	2201      	movs	r2, #1
 801d7e2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 801d7e6:	68fb      	ldr	r3, [r7, #12]
 801d7e8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 801d7ec:	b2db      	uxtb	r3, r3
 801d7ee:	2b01      	cmp	r3, #1
 801d7f0:	d12f      	bne.n	801d852 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 801d7f2:	68fb      	ldr	r3, [r7, #12]
 801d7f4:	2202      	movs	r2, #2
 801d7f6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 801d7fa:	68fb      	ldr	r3, [r7, #12]
 801d7fc:	2200      	movs	r2, #0
 801d7fe:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 801d800:	683b      	ldr	r3, [r7, #0]
 801d802:	687a      	ldr	r2, [r7, #4]
 801d804:	68b9      	ldr	r1, [r7, #8]
 801d806:	68f8      	ldr	r0, [r7, #12]
 801d808:	f000 f9e6 	bl	801dbd8 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 801d80c:	68fb      	ldr	r3, [r7, #12]
 801d80e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 801d810:	223f      	movs	r2, #63	; 0x3f
 801d812:	409a      	lsls	r2, r3
 801d814:	693b      	ldr	r3, [r7, #16]
 801d816:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 801d818:	68fb      	ldr	r3, [r7, #12]
 801d81a:	681b      	ldr	r3, [r3, #0]
 801d81c:	681a      	ldr	r2, [r3, #0]
 801d81e:	68fb      	ldr	r3, [r7, #12]
 801d820:	681b      	ldr	r3, [r3, #0]
 801d822:	f042 0216 	orr.w	r2, r2, #22
 801d826:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 801d828:	68fb      	ldr	r3, [r7, #12]
 801d82a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801d82c:	2b00      	cmp	r3, #0
 801d82e:	d007      	beq.n	801d840 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 801d830:	68fb      	ldr	r3, [r7, #12]
 801d832:	681b      	ldr	r3, [r3, #0]
 801d834:	681a      	ldr	r2, [r3, #0]
 801d836:	68fb      	ldr	r3, [r7, #12]
 801d838:	681b      	ldr	r3, [r3, #0]
 801d83a:	f042 0208 	orr.w	r2, r2, #8
 801d83e:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 801d840:	68fb      	ldr	r3, [r7, #12]
 801d842:	681b      	ldr	r3, [r3, #0]
 801d844:	681a      	ldr	r2, [r3, #0]
 801d846:	68fb      	ldr	r3, [r7, #12]
 801d848:	681b      	ldr	r3, [r3, #0]
 801d84a:	f042 0201 	orr.w	r2, r2, #1
 801d84e:	601a      	str	r2, [r3, #0]
 801d850:	e005      	b.n	801d85e <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 801d852:	68fb      	ldr	r3, [r7, #12]
 801d854:	2200      	movs	r2, #0
 801d856:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 801d85a:	2302      	movs	r3, #2
 801d85c:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 801d85e:	7dfb      	ldrb	r3, [r7, #23]
}
 801d860:	4618      	mov	r0, r3
 801d862:	3718      	adds	r7, #24
 801d864:	46bd      	mov	sp, r7
 801d866:	bd80      	pop	{r7, pc}

0801d868 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 801d868:	b480      	push	{r7}
 801d86a:	b083      	sub	sp, #12
 801d86c:	af00      	add	r7, sp, #0
 801d86e:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 801d870:	687b      	ldr	r3, [r7, #4]
 801d872:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 801d876:	b2db      	uxtb	r3, r3
 801d878:	2b02      	cmp	r3, #2
 801d87a:	d004      	beq.n	801d886 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 801d87c:	687b      	ldr	r3, [r7, #4]
 801d87e:	2280      	movs	r2, #128	; 0x80
 801d880:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 801d882:	2301      	movs	r3, #1
 801d884:	e00c      	b.n	801d8a0 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 801d886:	687b      	ldr	r3, [r7, #4]
 801d888:	2205      	movs	r2, #5
 801d88a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 801d88e:	687b      	ldr	r3, [r7, #4]
 801d890:	681b      	ldr	r3, [r3, #0]
 801d892:	681a      	ldr	r2, [r3, #0]
 801d894:	687b      	ldr	r3, [r7, #4]
 801d896:	681b      	ldr	r3, [r3, #0]
 801d898:	f022 0201 	bic.w	r2, r2, #1
 801d89c:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 801d89e:	2300      	movs	r3, #0
}
 801d8a0:	4618      	mov	r0, r3
 801d8a2:	370c      	adds	r7, #12
 801d8a4:	46bd      	mov	sp, r7
 801d8a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 801d8aa:	4770      	bx	lr

0801d8ac <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 801d8ac:	b580      	push	{r7, lr}
 801d8ae:	b086      	sub	sp, #24
 801d8b0:	af00      	add	r7, sp, #0
 801d8b2:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 801d8b4:	2300      	movs	r3, #0
 801d8b6:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 801d8b8:	4b8e      	ldr	r3, [pc, #568]	; (801daf4 <HAL_DMA_IRQHandler+0x248>)
 801d8ba:	681b      	ldr	r3, [r3, #0]
 801d8bc:	4a8e      	ldr	r2, [pc, #568]	; (801daf8 <HAL_DMA_IRQHandler+0x24c>)
 801d8be:	fba2 2303 	umull	r2, r3, r2, r3
 801d8c2:	0a9b      	lsrs	r3, r3, #10
 801d8c4:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 801d8c6:	687b      	ldr	r3, [r7, #4]
 801d8c8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 801d8ca:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 801d8cc:	693b      	ldr	r3, [r7, #16]
 801d8ce:	681b      	ldr	r3, [r3, #0]
 801d8d0:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 801d8d2:	687b      	ldr	r3, [r7, #4]
 801d8d4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 801d8d6:	2208      	movs	r2, #8
 801d8d8:	409a      	lsls	r2, r3
 801d8da:	68fb      	ldr	r3, [r7, #12]
 801d8dc:	4013      	ands	r3, r2
 801d8de:	2b00      	cmp	r3, #0
 801d8e0:	d01a      	beq.n	801d918 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 801d8e2:	687b      	ldr	r3, [r7, #4]
 801d8e4:	681b      	ldr	r3, [r3, #0]
 801d8e6:	681b      	ldr	r3, [r3, #0]
 801d8e8:	f003 0304 	and.w	r3, r3, #4
 801d8ec:	2b00      	cmp	r3, #0
 801d8ee:	d013      	beq.n	801d918 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 801d8f0:	687b      	ldr	r3, [r7, #4]
 801d8f2:	681b      	ldr	r3, [r3, #0]
 801d8f4:	681a      	ldr	r2, [r3, #0]
 801d8f6:	687b      	ldr	r3, [r7, #4]
 801d8f8:	681b      	ldr	r3, [r3, #0]
 801d8fa:	f022 0204 	bic.w	r2, r2, #4
 801d8fe:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 801d900:	687b      	ldr	r3, [r7, #4]
 801d902:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 801d904:	2208      	movs	r2, #8
 801d906:	409a      	lsls	r2, r3
 801d908:	693b      	ldr	r3, [r7, #16]
 801d90a:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 801d90c:	687b      	ldr	r3, [r7, #4]
 801d90e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 801d910:	f043 0201 	orr.w	r2, r3, #1
 801d914:	687b      	ldr	r3, [r7, #4]
 801d916:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 801d918:	687b      	ldr	r3, [r7, #4]
 801d91a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 801d91c:	2201      	movs	r2, #1
 801d91e:	409a      	lsls	r2, r3
 801d920:	68fb      	ldr	r3, [r7, #12]
 801d922:	4013      	ands	r3, r2
 801d924:	2b00      	cmp	r3, #0
 801d926:	d012      	beq.n	801d94e <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 801d928:	687b      	ldr	r3, [r7, #4]
 801d92a:	681b      	ldr	r3, [r3, #0]
 801d92c:	695b      	ldr	r3, [r3, #20]
 801d92e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 801d932:	2b00      	cmp	r3, #0
 801d934:	d00b      	beq.n	801d94e <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 801d936:	687b      	ldr	r3, [r7, #4]
 801d938:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 801d93a:	2201      	movs	r2, #1
 801d93c:	409a      	lsls	r2, r3
 801d93e:	693b      	ldr	r3, [r7, #16]
 801d940:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 801d942:	687b      	ldr	r3, [r7, #4]
 801d944:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 801d946:	f043 0202 	orr.w	r2, r3, #2
 801d94a:	687b      	ldr	r3, [r7, #4]
 801d94c:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 801d94e:	687b      	ldr	r3, [r7, #4]
 801d950:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 801d952:	2204      	movs	r2, #4
 801d954:	409a      	lsls	r2, r3
 801d956:	68fb      	ldr	r3, [r7, #12]
 801d958:	4013      	ands	r3, r2
 801d95a:	2b00      	cmp	r3, #0
 801d95c:	d012      	beq.n	801d984 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 801d95e:	687b      	ldr	r3, [r7, #4]
 801d960:	681b      	ldr	r3, [r3, #0]
 801d962:	681b      	ldr	r3, [r3, #0]
 801d964:	f003 0302 	and.w	r3, r3, #2
 801d968:	2b00      	cmp	r3, #0
 801d96a:	d00b      	beq.n	801d984 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 801d96c:	687b      	ldr	r3, [r7, #4]
 801d96e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 801d970:	2204      	movs	r2, #4
 801d972:	409a      	lsls	r2, r3
 801d974:	693b      	ldr	r3, [r7, #16]
 801d976:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 801d978:	687b      	ldr	r3, [r7, #4]
 801d97a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 801d97c:	f043 0204 	orr.w	r2, r3, #4
 801d980:	687b      	ldr	r3, [r7, #4]
 801d982:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 801d984:	687b      	ldr	r3, [r7, #4]
 801d986:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 801d988:	2210      	movs	r2, #16
 801d98a:	409a      	lsls	r2, r3
 801d98c:	68fb      	ldr	r3, [r7, #12]
 801d98e:	4013      	ands	r3, r2
 801d990:	2b00      	cmp	r3, #0
 801d992:	d043      	beq.n	801da1c <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 801d994:	687b      	ldr	r3, [r7, #4]
 801d996:	681b      	ldr	r3, [r3, #0]
 801d998:	681b      	ldr	r3, [r3, #0]
 801d99a:	f003 0308 	and.w	r3, r3, #8
 801d99e:	2b00      	cmp	r3, #0
 801d9a0:	d03c      	beq.n	801da1c <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 801d9a2:	687b      	ldr	r3, [r7, #4]
 801d9a4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 801d9a6:	2210      	movs	r2, #16
 801d9a8:	409a      	lsls	r2, r3
 801d9aa:	693b      	ldr	r3, [r7, #16]
 801d9ac:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 801d9ae:	687b      	ldr	r3, [r7, #4]
 801d9b0:	681b      	ldr	r3, [r3, #0]
 801d9b2:	681b      	ldr	r3, [r3, #0]
 801d9b4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 801d9b8:	2b00      	cmp	r3, #0
 801d9ba:	d018      	beq.n	801d9ee <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 801d9bc:	687b      	ldr	r3, [r7, #4]
 801d9be:	681b      	ldr	r3, [r3, #0]
 801d9c0:	681b      	ldr	r3, [r3, #0]
 801d9c2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 801d9c6:	2b00      	cmp	r3, #0
 801d9c8:	d108      	bne.n	801d9dc <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 801d9ca:	687b      	ldr	r3, [r7, #4]
 801d9cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801d9ce:	2b00      	cmp	r3, #0
 801d9d0:	d024      	beq.n	801da1c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 801d9d2:	687b      	ldr	r3, [r7, #4]
 801d9d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801d9d6:	6878      	ldr	r0, [r7, #4]
 801d9d8:	4798      	blx	r3
 801d9da:	e01f      	b.n	801da1c <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 801d9dc:	687b      	ldr	r3, [r7, #4]
 801d9de:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 801d9e0:	2b00      	cmp	r3, #0
 801d9e2:	d01b      	beq.n	801da1c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 801d9e4:	687b      	ldr	r3, [r7, #4]
 801d9e6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 801d9e8:	6878      	ldr	r0, [r7, #4]
 801d9ea:	4798      	blx	r3
 801d9ec:	e016      	b.n	801da1c <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 801d9ee:	687b      	ldr	r3, [r7, #4]
 801d9f0:	681b      	ldr	r3, [r3, #0]
 801d9f2:	681b      	ldr	r3, [r3, #0]
 801d9f4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 801d9f8:	2b00      	cmp	r3, #0
 801d9fa:	d107      	bne.n	801da0c <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 801d9fc:	687b      	ldr	r3, [r7, #4]
 801d9fe:	681b      	ldr	r3, [r3, #0]
 801da00:	681a      	ldr	r2, [r3, #0]
 801da02:	687b      	ldr	r3, [r7, #4]
 801da04:	681b      	ldr	r3, [r3, #0]
 801da06:	f022 0208 	bic.w	r2, r2, #8
 801da0a:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 801da0c:	687b      	ldr	r3, [r7, #4]
 801da0e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801da10:	2b00      	cmp	r3, #0
 801da12:	d003      	beq.n	801da1c <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 801da14:	687b      	ldr	r3, [r7, #4]
 801da16:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801da18:	6878      	ldr	r0, [r7, #4]
 801da1a:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 801da1c:	687b      	ldr	r3, [r7, #4]
 801da1e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 801da20:	2220      	movs	r2, #32
 801da22:	409a      	lsls	r2, r3
 801da24:	68fb      	ldr	r3, [r7, #12]
 801da26:	4013      	ands	r3, r2
 801da28:	2b00      	cmp	r3, #0
 801da2a:	f000 808f 	beq.w	801db4c <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 801da2e:	687b      	ldr	r3, [r7, #4]
 801da30:	681b      	ldr	r3, [r3, #0]
 801da32:	681b      	ldr	r3, [r3, #0]
 801da34:	f003 0310 	and.w	r3, r3, #16
 801da38:	2b00      	cmp	r3, #0
 801da3a:	f000 8087 	beq.w	801db4c <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 801da3e:	687b      	ldr	r3, [r7, #4]
 801da40:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 801da42:	2220      	movs	r2, #32
 801da44:	409a      	lsls	r2, r3
 801da46:	693b      	ldr	r3, [r7, #16]
 801da48:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 801da4a:	687b      	ldr	r3, [r7, #4]
 801da4c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 801da50:	b2db      	uxtb	r3, r3
 801da52:	2b05      	cmp	r3, #5
 801da54:	d136      	bne.n	801dac4 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 801da56:	687b      	ldr	r3, [r7, #4]
 801da58:	681b      	ldr	r3, [r3, #0]
 801da5a:	681a      	ldr	r2, [r3, #0]
 801da5c:	687b      	ldr	r3, [r7, #4]
 801da5e:	681b      	ldr	r3, [r3, #0]
 801da60:	f022 0216 	bic.w	r2, r2, #22
 801da64:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 801da66:	687b      	ldr	r3, [r7, #4]
 801da68:	681b      	ldr	r3, [r3, #0]
 801da6a:	695a      	ldr	r2, [r3, #20]
 801da6c:	687b      	ldr	r3, [r7, #4]
 801da6e:	681b      	ldr	r3, [r3, #0]
 801da70:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 801da74:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 801da76:	687b      	ldr	r3, [r7, #4]
 801da78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801da7a:	2b00      	cmp	r3, #0
 801da7c:	d103      	bne.n	801da86 <HAL_DMA_IRQHandler+0x1da>
 801da7e:	687b      	ldr	r3, [r7, #4]
 801da80:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 801da82:	2b00      	cmp	r3, #0
 801da84:	d007      	beq.n	801da96 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 801da86:	687b      	ldr	r3, [r7, #4]
 801da88:	681b      	ldr	r3, [r3, #0]
 801da8a:	681a      	ldr	r2, [r3, #0]
 801da8c:	687b      	ldr	r3, [r7, #4]
 801da8e:	681b      	ldr	r3, [r3, #0]
 801da90:	f022 0208 	bic.w	r2, r2, #8
 801da94:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 801da96:	687b      	ldr	r3, [r7, #4]
 801da98:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 801da9a:	223f      	movs	r2, #63	; 0x3f
 801da9c:	409a      	lsls	r2, r3
 801da9e:	693b      	ldr	r3, [r7, #16]
 801daa0:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 801daa2:	687b      	ldr	r3, [r7, #4]
 801daa4:	2200      	movs	r2, #0
 801daa6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 801daaa:	687b      	ldr	r3, [r7, #4]
 801daac:	2201      	movs	r2, #1
 801daae:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 801dab2:	687b      	ldr	r3, [r7, #4]
 801dab4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 801dab6:	2b00      	cmp	r3, #0
 801dab8:	d07e      	beq.n	801dbb8 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 801daba:	687b      	ldr	r3, [r7, #4]
 801dabc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 801dabe:	6878      	ldr	r0, [r7, #4]
 801dac0:	4798      	blx	r3
        }
        return;
 801dac2:	e079      	b.n	801dbb8 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 801dac4:	687b      	ldr	r3, [r7, #4]
 801dac6:	681b      	ldr	r3, [r3, #0]
 801dac8:	681b      	ldr	r3, [r3, #0]
 801daca:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 801dace:	2b00      	cmp	r3, #0
 801dad0:	d01d      	beq.n	801db0e <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 801dad2:	687b      	ldr	r3, [r7, #4]
 801dad4:	681b      	ldr	r3, [r3, #0]
 801dad6:	681b      	ldr	r3, [r3, #0]
 801dad8:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 801dadc:	2b00      	cmp	r3, #0
 801dade:	d10d      	bne.n	801dafc <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 801dae0:	687b      	ldr	r3, [r7, #4]
 801dae2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 801dae4:	2b00      	cmp	r3, #0
 801dae6:	d031      	beq.n	801db4c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 801dae8:	687b      	ldr	r3, [r7, #4]
 801daea:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 801daec:	6878      	ldr	r0, [r7, #4]
 801daee:	4798      	blx	r3
 801daf0:	e02c      	b.n	801db4c <HAL_DMA_IRQHandler+0x2a0>
 801daf2:	bf00      	nop
 801daf4:	20000000 	.word	0x20000000
 801daf8:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 801dafc:	687b      	ldr	r3, [r7, #4]
 801dafe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801db00:	2b00      	cmp	r3, #0
 801db02:	d023      	beq.n	801db4c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 801db04:	687b      	ldr	r3, [r7, #4]
 801db06:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801db08:	6878      	ldr	r0, [r7, #4]
 801db0a:	4798      	blx	r3
 801db0c:	e01e      	b.n	801db4c <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 801db0e:	687b      	ldr	r3, [r7, #4]
 801db10:	681b      	ldr	r3, [r3, #0]
 801db12:	681b      	ldr	r3, [r3, #0]
 801db14:	f403 7380 	and.w	r3, r3, #256	; 0x100
 801db18:	2b00      	cmp	r3, #0
 801db1a:	d10f      	bne.n	801db3c <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 801db1c:	687b      	ldr	r3, [r7, #4]
 801db1e:	681b      	ldr	r3, [r3, #0]
 801db20:	681a      	ldr	r2, [r3, #0]
 801db22:	687b      	ldr	r3, [r7, #4]
 801db24:	681b      	ldr	r3, [r3, #0]
 801db26:	f022 0210 	bic.w	r2, r2, #16
 801db2a:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 801db2c:	687b      	ldr	r3, [r7, #4]
 801db2e:	2200      	movs	r2, #0
 801db30:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 801db34:	687b      	ldr	r3, [r7, #4]
 801db36:	2201      	movs	r2, #1
 801db38:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 801db3c:	687b      	ldr	r3, [r7, #4]
 801db3e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801db40:	2b00      	cmp	r3, #0
 801db42:	d003      	beq.n	801db4c <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 801db44:	687b      	ldr	r3, [r7, #4]
 801db46:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801db48:	6878      	ldr	r0, [r7, #4]
 801db4a:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 801db4c:	687b      	ldr	r3, [r7, #4]
 801db4e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 801db50:	2b00      	cmp	r3, #0
 801db52:	d032      	beq.n	801dbba <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 801db54:	687b      	ldr	r3, [r7, #4]
 801db56:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 801db58:	f003 0301 	and.w	r3, r3, #1
 801db5c:	2b00      	cmp	r3, #0
 801db5e:	d022      	beq.n	801dba6 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 801db60:	687b      	ldr	r3, [r7, #4]
 801db62:	2205      	movs	r2, #5
 801db64:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 801db68:	687b      	ldr	r3, [r7, #4]
 801db6a:	681b      	ldr	r3, [r3, #0]
 801db6c:	681a      	ldr	r2, [r3, #0]
 801db6e:	687b      	ldr	r3, [r7, #4]
 801db70:	681b      	ldr	r3, [r3, #0]
 801db72:	f022 0201 	bic.w	r2, r2, #1
 801db76:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 801db78:	68bb      	ldr	r3, [r7, #8]
 801db7a:	3301      	adds	r3, #1
 801db7c:	60bb      	str	r3, [r7, #8]
 801db7e:	697a      	ldr	r2, [r7, #20]
 801db80:	429a      	cmp	r2, r3
 801db82:	d307      	bcc.n	801db94 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 801db84:	687b      	ldr	r3, [r7, #4]
 801db86:	681b      	ldr	r3, [r3, #0]
 801db88:	681b      	ldr	r3, [r3, #0]
 801db8a:	f003 0301 	and.w	r3, r3, #1
 801db8e:	2b00      	cmp	r3, #0
 801db90:	d1f2      	bne.n	801db78 <HAL_DMA_IRQHandler+0x2cc>
 801db92:	e000      	b.n	801db96 <HAL_DMA_IRQHandler+0x2ea>
          break;
 801db94:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 801db96:	687b      	ldr	r3, [r7, #4]
 801db98:	2200      	movs	r2, #0
 801db9a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 801db9e:	687b      	ldr	r3, [r7, #4]
 801dba0:	2201      	movs	r2, #1
 801dba2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 801dba6:	687b      	ldr	r3, [r7, #4]
 801dba8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 801dbaa:	2b00      	cmp	r3, #0
 801dbac:	d005      	beq.n	801dbba <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 801dbae:	687b      	ldr	r3, [r7, #4]
 801dbb0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 801dbb2:	6878      	ldr	r0, [r7, #4]
 801dbb4:	4798      	blx	r3
 801dbb6:	e000      	b.n	801dbba <HAL_DMA_IRQHandler+0x30e>
        return;
 801dbb8:	bf00      	nop
    }
  }
}
 801dbba:	3718      	adds	r7, #24
 801dbbc:	46bd      	mov	sp, r7
 801dbbe:	bd80      	pop	{r7, pc}

0801dbc0 <HAL_DMA_GetError>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 801dbc0:	b480      	push	{r7}
 801dbc2:	b083      	sub	sp, #12
 801dbc4:	af00      	add	r7, sp, #0
 801dbc6:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 801dbc8:	687b      	ldr	r3, [r7, #4]
 801dbca:	6d5b      	ldr	r3, [r3, #84]	; 0x54
}
 801dbcc:	4618      	mov	r0, r3
 801dbce:	370c      	adds	r7, #12
 801dbd0:	46bd      	mov	sp, r7
 801dbd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 801dbd6:	4770      	bx	lr

0801dbd8 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 801dbd8:	b480      	push	{r7}
 801dbda:	b085      	sub	sp, #20
 801dbdc:	af00      	add	r7, sp, #0
 801dbde:	60f8      	str	r0, [r7, #12]
 801dbe0:	60b9      	str	r1, [r7, #8]
 801dbe2:	607a      	str	r2, [r7, #4]
 801dbe4:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 801dbe6:	68fb      	ldr	r3, [r7, #12]
 801dbe8:	681b      	ldr	r3, [r3, #0]
 801dbea:	681a      	ldr	r2, [r3, #0]
 801dbec:	68fb      	ldr	r3, [r7, #12]
 801dbee:	681b      	ldr	r3, [r3, #0]
 801dbf0:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 801dbf4:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 801dbf6:	68fb      	ldr	r3, [r7, #12]
 801dbf8:	681b      	ldr	r3, [r3, #0]
 801dbfa:	683a      	ldr	r2, [r7, #0]
 801dbfc:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 801dbfe:	68fb      	ldr	r3, [r7, #12]
 801dc00:	689b      	ldr	r3, [r3, #8]
 801dc02:	2b40      	cmp	r3, #64	; 0x40
 801dc04:	d108      	bne.n	801dc18 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 801dc06:	68fb      	ldr	r3, [r7, #12]
 801dc08:	681b      	ldr	r3, [r3, #0]
 801dc0a:	687a      	ldr	r2, [r7, #4]
 801dc0c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 801dc0e:	68fb      	ldr	r3, [r7, #12]
 801dc10:	681b      	ldr	r3, [r3, #0]
 801dc12:	68ba      	ldr	r2, [r7, #8]
 801dc14:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 801dc16:	e007      	b.n	801dc28 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 801dc18:	68fb      	ldr	r3, [r7, #12]
 801dc1a:	681b      	ldr	r3, [r3, #0]
 801dc1c:	68ba      	ldr	r2, [r7, #8]
 801dc1e:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 801dc20:	68fb      	ldr	r3, [r7, #12]
 801dc22:	681b      	ldr	r3, [r3, #0]
 801dc24:	687a      	ldr	r2, [r7, #4]
 801dc26:	60da      	str	r2, [r3, #12]
}
 801dc28:	bf00      	nop
 801dc2a:	3714      	adds	r7, #20
 801dc2c:	46bd      	mov	sp, r7
 801dc2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 801dc32:	4770      	bx	lr

0801dc34 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 801dc34:	b480      	push	{r7}
 801dc36:	b085      	sub	sp, #20
 801dc38:	af00      	add	r7, sp, #0
 801dc3a:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 801dc3c:	687b      	ldr	r3, [r7, #4]
 801dc3e:	681b      	ldr	r3, [r3, #0]
 801dc40:	b2db      	uxtb	r3, r3
 801dc42:	3b10      	subs	r3, #16
 801dc44:	4a14      	ldr	r2, [pc, #80]	; (801dc98 <DMA_CalcBaseAndBitshift+0x64>)
 801dc46:	fba2 2303 	umull	r2, r3, r2, r3
 801dc4a:	091b      	lsrs	r3, r3, #4
 801dc4c:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 801dc4e:	4a13      	ldr	r2, [pc, #76]	; (801dc9c <DMA_CalcBaseAndBitshift+0x68>)
 801dc50:	68fb      	ldr	r3, [r7, #12]
 801dc52:	4413      	add	r3, r2
 801dc54:	781b      	ldrb	r3, [r3, #0]
 801dc56:	461a      	mov	r2, r3
 801dc58:	687b      	ldr	r3, [r7, #4]
 801dc5a:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 801dc5c:	68fb      	ldr	r3, [r7, #12]
 801dc5e:	2b03      	cmp	r3, #3
 801dc60:	d909      	bls.n	801dc76 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 801dc62:	687b      	ldr	r3, [r7, #4]
 801dc64:	681b      	ldr	r3, [r3, #0]
 801dc66:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 801dc6a:	f023 0303 	bic.w	r3, r3, #3
 801dc6e:	1d1a      	adds	r2, r3, #4
 801dc70:	687b      	ldr	r3, [r7, #4]
 801dc72:	659a      	str	r2, [r3, #88]	; 0x58
 801dc74:	e007      	b.n	801dc86 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 801dc76:	687b      	ldr	r3, [r7, #4]
 801dc78:	681b      	ldr	r3, [r3, #0]
 801dc7a:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 801dc7e:	f023 0303 	bic.w	r3, r3, #3
 801dc82:	687a      	ldr	r2, [r7, #4]
 801dc84:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 801dc86:	687b      	ldr	r3, [r7, #4]
 801dc88:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 801dc8a:	4618      	mov	r0, r3
 801dc8c:	3714      	adds	r7, #20
 801dc8e:	46bd      	mov	sp, r7
 801dc90:	f85d 7b04 	ldr.w	r7, [sp], #4
 801dc94:	4770      	bx	lr
 801dc96:	bf00      	nop
 801dc98:	aaaaaaab 	.word	0xaaaaaaab
 801dc9c:	08036ba4 	.word	0x08036ba4

0801dca0 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 801dca0:	b480      	push	{r7}
 801dca2:	b085      	sub	sp, #20
 801dca4:	af00      	add	r7, sp, #0
 801dca6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 801dca8:	2300      	movs	r3, #0
 801dcaa:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 801dcac:	687b      	ldr	r3, [r7, #4]
 801dcae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801dcb0:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 801dcb2:	687b      	ldr	r3, [r7, #4]
 801dcb4:	699b      	ldr	r3, [r3, #24]
 801dcb6:	2b00      	cmp	r3, #0
 801dcb8:	d11f      	bne.n	801dcfa <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 801dcba:	68bb      	ldr	r3, [r7, #8]
 801dcbc:	2b03      	cmp	r3, #3
 801dcbe:	d856      	bhi.n	801dd6e <DMA_CheckFifoParam+0xce>
 801dcc0:	a201      	add	r2, pc, #4	; (adr r2, 801dcc8 <DMA_CheckFifoParam+0x28>)
 801dcc2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801dcc6:	bf00      	nop
 801dcc8:	0801dcd9 	.word	0x0801dcd9
 801dccc:	0801dceb 	.word	0x0801dceb
 801dcd0:	0801dcd9 	.word	0x0801dcd9
 801dcd4:	0801dd6f 	.word	0x0801dd6f
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 801dcd8:	687b      	ldr	r3, [r7, #4]
 801dcda:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801dcdc:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 801dce0:	2b00      	cmp	r3, #0
 801dce2:	d046      	beq.n	801dd72 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 801dce4:	2301      	movs	r3, #1
 801dce6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 801dce8:	e043      	b.n	801dd72 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 801dcea:	687b      	ldr	r3, [r7, #4]
 801dcec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801dcee:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 801dcf2:	d140      	bne.n	801dd76 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 801dcf4:	2301      	movs	r3, #1
 801dcf6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 801dcf8:	e03d      	b.n	801dd76 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 801dcfa:	687b      	ldr	r3, [r7, #4]
 801dcfc:	699b      	ldr	r3, [r3, #24]
 801dcfe:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 801dd02:	d121      	bne.n	801dd48 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 801dd04:	68bb      	ldr	r3, [r7, #8]
 801dd06:	2b03      	cmp	r3, #3
 801dd08:	d837      	bhi.n	801dd7a <DMA_CheckFifoParam+0xda>
 801dd0a:	a201      	add	r2, pc, #4	; (adr r2, 801dd10 <DMA_CheckFifoParam+0x70>)
 801dd0c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801dd10:	0801dd21 	.word	0x0801dd21
 801dd14:	0801dd27 	.word	0x0801dd27
 801dd18:	0801dd21 	.word	0x0801dd21
 801dd1c:	0801dd39 	.word	0x0801dd39
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 801dd20:	2301      	movs	r3, #1
 801dd22:	73fb      	strb	r3, [r7, #15]
      break;
 801dd24:	e030      	b.n	801dd88 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 801dd26:	687b      	ldr	r3, [r7, #4]
 801dd28:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801dd2a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 801dd2e:	2b00      	cmp	r3, #0
 801dd30:	d025      	beq.n	801dd7e <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 801dd32:	2301      	movs	r3, #1
 801dd34:	73fb      	strb	r3, [r7, #15]
      }
      break;
 801dd36:	e022      	b.n	801dd7e <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 801dd38:	687b      	ldr	r3, [r7, #4]
 801dd3a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801dd3c:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 801dd40:	d11f      	bne.n	801dd82 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 801dd42:	2301      	movs	r3, #1
 801dd44:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 801dd46:	e01c      	b.n	801dd82 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 801dd48:	68bb      	ldr	r3, [r7, #8]
 801dd4a:	2b02      	cmp	r3, #2
 801dd4c:	d903      	bls.n	801dd56 <DMA_CheckFifoParam+0xb6>
 801dd4e:	68bb      	ldr	r3, [r7, #8]
 801dd50:	2b03      	cmp	r3, #3
 801dd52:	d003      	beq.n	801dd5c <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 801dd54:	e018      	b.n	801dd88 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 801dd56:	2301      	movs	r3, #1
 801dd58:	73fb      	strb	r3, [r7, #15]
      break;
 801dd5a:	e015      	b.n	801dd88 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 801dd5c:	687b      	ldr	r3, [r7, #4]
 801dd5e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801dd60:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 801dd64:	2b00      	cmp	r3, #0
 801dd66:	d00e      	beq.n	801dd86 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 801dd68:	2301      	movs	r3, #1
 801dd6a:	73fb      	strb	r3, [r7, #15]
      break;
 801dd6c:	e00b      	b.n	801dd86 <DMA_CheckFifoParam+0xe6>
      break;
 801dd6e:	bf00      	nop
 801dd70:	e00a      	b.n	801dd88 <DMA_CheckFifoParam+0xe8>
      break;
 801dd72:	bf00      	nop
 801dd74:	e008      	b.n	801dd88 <DMA_CheckFifoParam+0xe8>
      break;
 801dd76:	bf00      	nop
 801dd78:	e006      	b.n	801dd88 <DMA_CheckFifoParam+0xe8>
      break;
 801dd7a:	bf00      	nop
 801dd7c:	e004      	b.n	801dd88 <DMA_CheckFifoParam+0xe8>
      break;
 801dd7e:	bf00      	nop
 801dd80:	e002      	b.n	801dd88 <DMA_CheckFifoParam+0xe8>
      break;   
 801dd82:	bf00      	nop
 801dd84:	e000      	b.n	801dd88 <DMA_CheckFifoParam+0xe8>
      break;
 801dd86:	bf00      	nop
    }
  } 
  
  return status; 
 801dd88:	7bfb      	ldrb	r3, [r7, #15]
}
 801dd8a:	4618      	mov	r0, r3
 801dd8c:	3714      	adds	r7, #20
 801dd8e:	46bd      	mov	sp, r7
 801dd90:	f85d 7b04 	ldr.w	r7, [sp], #4
 801dd94:	4770      	bx	lr
 801dd96:	bf00      	nop

0801dd98 <HAL_FLASH_Program>:
  * @param  Data specifies the data to be programmed
  * 
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 801dd98:	b580      	push	{r7, lr}
 801dd9a:	b086      	sub	sp, #24
 801dd9c:	af00      	add	r7, sp, #0
 801dd9e:	60f8      	str	r0, [r7, #12]
 801dda0:	60b9      	str	r1, [r7, #8]
 801dda2:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status = HAL_ERROR;
 801dda6:	2301      	movs	r3, #1
 801dda8:	75fb      	strb	r3, [r7, #23]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 801ddaa:	4b23      	ldr	r3, [pc, #140]	; (801de38 <HAL_FLASH_Program+0xa0>)
 801ddac:	7e1b      	ldrb	r3, [r3, #24]
 801ddae:	2b01      	cmp	r3, #1
 801ddb0:	d101      	bne.n	801ddb6 <HAL_FLASH_Program+0x1e>
 801ddb2:	2302      	movs	r3, #2
 801ddb4:	e03b      	b.n	801de2e <HAL_FLASH_Program+0x96>
 801ddb6:	4b20      	ldr	r3, [pc, #128]	; (801de38 <HAL_FLASH_Program+0xa0>)
 801ddb8:	2201      	movs	r2, #1
 801ddba:	761a      	strb	r2, [r3, #24]
  
  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));
  
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 801ddbc:	f24c 3050 	movw	r0, #50000	; 0xc350
 801ddc0:	f000 f870 	bl	801dea4 <FLASH_WaitForLastOperation>
 801ddc4:	4603      	mov	r3, r0
 801ddc6:	75fb      	strb	r3, [r7, #23]
  
  if(status == HAL_OK)
 801ddc8:	7dfb      	ldrb	r3, [r7, #23]
 801ddca:	2b00      	cmp	r3, #0
 801ddcc:	d12b      	bne.n	801de26 <HAL_FLASH_Program+0x8e>
  {
    if(TypeProgram == FLASH_TYPEPROGRAM_BYTE)
 801ddce:	68fb      	ldr	r3, [r7, #12]
 801ddd0:	2b00      	cmp	r3, #0
 801ddd2:	d105      	bne.n	801dde0 <HAL_FLASH_Program+0x48>
    {
      /*Program byte (8-bit) at a specified address.*/
      FLASH_Program_Byte(Address, (uint8_t) Data);
 801ddd4:	783b      	ldrb	r3, [r7, #0]
 801ddd6:	4619      	mov	r1, r3
 801ddd8:	68b8      	ldr	r0, [r7, #8]
 801ddda:	f000 f91b 	bl	801e014 <FLASH_Program_Byte>
 801ddde:	e016      	b.n	801de0e <HAL_FLASH_Program+0x76>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 801dde0:	68fb      	ldr	r3, [r7, #12]
 801dde2:	2b01      	cmp	r3, #1
 801dde4:	d105      	bne.n	801ddf2 <HAL_FLASH_Program+0x5a>
    {
      /*Program halfword (16-bit) at a specified address.*/
      FLASH_Program_HalfWord(Address, (uint16_t) Data);
 801dde6:	883b      	ldrh	r3, [r7, #0]
 801dde8:	4619      	mov	r1, r3
 801ddea:	68b8      	ldr	r0, [r7, #8]
 801ddec:	f000 f8ee 	bl	801dfcc <FLASH_Program_HalfWord>
 801ddf0:	e00d      	b.n	801de0e <HAL_FLASH_Program+0x76>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_WORD)
 801ddf2:	68fb      	ldr	r3, [r7, #12]
 801ddf4:	2b02      	cmp	r3, #2
 801ddf6:	d105      	bne.n	801de04 <HAL_FLASH_Program+0x6c>
    {
      /*Program word (32-bit) at a specified address.*/
      FLASH_Program_Word(Address, (uint32_t) Data);
 801ddf8:	683b      	ldr	r3, [r7, #0]
 801ddfa:	4619      	mov	r1, r3
 801ddfc:	68b8      	ldr	r0, [r7, #8]
 801ddfe:	f000 f8c3 	bl	801df88 <FLASH_Program_Word>
 801de02:	e004      	b.n	801de0e <HAL_FLASH_Program+0x76>
    }
    else
    {
      /*Program double word (64-bit) at a specified address.*/
      FLASH_Program_DoubleWord(Address, Data);
 801de04:	e9d7 2300 	ldrd	r2, r3, [r7]
 801de08:	68b8      	ldr	r0, [r7, #8]
 801de0a:	f000 f88b 	bl	801df24 <FLASH_Program_DoubleWord>
    }
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 801de0e:	f24c 3050 	movw	r0, #50000	; 0xc350
 801de12:	f000 f847 	bl	801dea4 <FLASH_WaitForLastOperation>
 801de16:	4603      	mov	r3, r0
 801de18:	75fb      	strb	r3, [r7, #23]
    
    /* If the program operation is completed, disable the PG Bit */
    FLASH->CR &= (~FLASH_CR_PG);  
 801de1a:	4b08      	ldr	r3, [pc, #32]	; (801de3c <HAL_FLASH_Program+0xa4>)
 801de1c:	691b      	ldr	r3, [r3, #16]
 801de1e:	4a07      	ldr	r2, [pc, #28]	; (801de3c <HAL_FLASH_Program+0xa4>)
 801de20:	f023 0301 	bic.w	r3, r3, #1
 801de24:	6113      	str	r3, [r2, #16]
  }
  
  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 801de26:	4b04      	ldr	r3, [pc, #16]	; (801de38 <HAL_FLASH_Program+0xa0>)
 801de28:	2200      	movs	r2, #0
 801de2a:	761a      	strb	r2, [r3, #24]
  
  return status;
 801de2c:	7dfb      	ldrb	r3, [r7, #23]
}
 801de2e:	4618      	mov	r0, r3
 801de30:	3718      	adds	r7, #24
 801de32:	46bd      	mov	sp, r7
 801de34:	bd80      	pop	{r7, pc}
 801de36:	bf00      	nop
 801de38:	2000d3a4 	.word	0x2000d3a4
 801de3c:	40023c00 	.word	0x40023c00

0801de40 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 801de40:	b480      	push	{r7}
 801de42:	b083      	sub	sp, #12
 801de44:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 801de46:	2300      	movs	r3, #0
 801de48:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 801de4a:	4b0b      	ldr	r3, [pc, #44]	; (801de78 <HAL_FLASH_Unlock+0x38>)
 801de4c:	691b      	ldr	r3, [r3, #16]
 801de4e:	2b00      	cmp	r3, #0
 801de50:	da0b      	bge.n	801de6a <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 801de52:	4b09      	ldr	r3, [pc, #36]	; (801de78 <HAL_FLASH_Unlock+0x38>)
 801de54:	4a09      	ldr	r2, [pc, #36]	; (801de7c <HAL_FLASH_Unlock+0x3c>)
 801de56:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 801de58:	4b07      	ldr	r3, [pc, #28]	; (801de78 <HAL_FLASH_Unlock+0x38>)
 801de5a:	4a09      	ldr	r2, [pc, #36]	; (801de80 <HAL_FLASH_Unlock+0x40>)
 801de5c:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 801de5e:	4b06      	ldr	r3, [pc, #24]	; (801de78 <HAL_FLASH_Unlock+0x38>)
 801de60:	691b      	ldr	r3, [r3, #16]
 801de62:	2b00      	cmp	r3, #0
 801de64:	da01      	bge.n	801de6a <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 801de66:	2301      	movs	r3, #1
 801de68:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 801de6a:	79fb      	ldrb	r3, [r7, #7]
}
 801de6c:	4618      	mov	r0, r3
 801de6e:	370c      	adds	r7, #12
 801de70:	46bd      	mov	sp, r7
 801de72:	f85d 7b04 	ldr.w	r7, [sp], #4
 801de76:	4770      	bx	lr
 801de78:	40023c00 	.word	0x40023c00
 801de7c:	45670123 	.word	0x45670123
 801de80:	cdef89ab 	.word	0xcdef89ab

0801de84 <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 801de84:	b480      	push	{r7}
 801de86:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  FLASH->CR |= FLASH_CR_LOCK;
 801de88:	4b05      	ldr	r3, [pc, #20]	; (801dea0 <HAL_FLASH_Lock+0x1c>)
 801de8a:	691b      	ldr	r3, [r3, #16]
 801de8c:	4a04      	ldr	r2, [pc, #16]	; (801dea0 <HAL_FLASH_Lock+0x1c>)
 801de8e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 801de92:	6113      	str	r3, [r2, #16]
  
  return HAL_OK;  
 801de94:	2300      	movs	r3, #0
}
 801de96:	4618      	mov	r0, r3
 801de98:	46bd      	mov	sp, r7
 801de9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801de9e:	4770      	bx	lr
 801dea0:	40023c00 	.word	0x40023c00

0801dea4 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operationtimeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{ 
 801dea4:	b580      	push	{r7, lr}
 801dea6:	b084      	sub	sp, #16
 801dea8:	af00      	add	r7, sp, #0
 801deaa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 801deac:	2300      	movs	r3, #0
 801deae:	60fb      	str	r3, [r7, #12]
  
  /* Clear Error Code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 801deb0:	4b1a      	ldr	r3, [pc, #104]	; (801df1c <FLASH_WaitForLastOperation+0x78>)
 801deb2:	2200      	movs	r2, #0
 801deb4:	61da      	str	r2, [r3, #28]
  
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
  /* Get tick */
  tickstart = HAL_GetTick();
 801deb6:	f7fe fcc5 	bl	801c844 <HAL_GetTick>
 801deba:	60f8      	str	r0, [r7, #12]

  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 801debc:	e010      	b.n	801dee0 <FLASH_WaitForLastOperation+0x3c>
  { 
    if(Timeout != HAL_MAX_DELAY)
 801debe:	687b      	ldr	r3, [r7, #4]
 801dec0:	f1b3 3fff 	cmp.w	r3, #4294967295
 801dec4:	d00c      	beq.n	801dee0 <FLASH_WaitForLastOperation+0x3c>
    {
      if((Timeout == 0U)||((HAL_GetTick() - tickstart ) > Timeout))
 801dec6:	687b      	ldr	r3, [r7, #4]
 801dec8:	2b00      	cmp	r3, #0
 801deca:	d007      	beq.n	801dedc <FLASH_WaitForLastOperation+0x38>
 801decc:	f7fe fcba 	bl	801c844 <HAL_GetTick>
 801ded0:	4602      	mov	r2, r0
 801ded2:	68fb      	ldr	r3, [r7, #12]
 801ded4:	1ad3      	subs	r3, r2, r3
 801ded6:	687a      	ldr	r2, [r7, #4]
 801ded8:	429a      	cmp	r2, r3
 801deda:	d201      	bcs.n	801dee0 <FLASH_WaitForLastOperation+0x3c>
      {
        return HAL_TIMEOUT;
 801dedc:	2303      	movs	r3, #3
 801dede:	e019      	b.n	801df14 <FLASH_WaitForLastOperation+0x70>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 801dee0:	4b0f      	ldr	r3, [pc, #60]	; (801df20 <FLASH_WaitForLastOperation+0x7c>)
 801dee2:	68db      	ldr	r3, [r3, #12]
 801dee4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 801dee8:	2b00      	cmp	r3, #0
 801deea:	d1e8      	bne.n	801debe <FLASH_WaitForLastOperation+0x1a>
      }
    } 
  }

  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP) != RESET)
 801deec:	4b0c      	ldr	r3, [pc, #48]	; (801df20 <FLASH_WaitForLastOperation+0x7c>)
 801deee:	68db      	ldr	r3, [r3, #12]
 801def0:	f003 0301 	and.w	r3, r3, #1
 801def4:	2b00      	cmp	r3, #0
 801def6:	d002      	beq.n	801defe <FLASH_WaitForLastOperation+0x5a>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 801def8:	4b09      	ldr	r3, [pc, #36]	; (801df20 <FLASH_WaitForLastOperation+0x7c>)
 801defa:	2201      	movs	r2, #1
 801defc:	60da      	str	r2, [r3, #12]
  }
#if defined(FLASH_SR_RDERR)  
  if(__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
 801defe:	4b08      	ldr	r3, [pc, #32]	; (801df20 <FLASH_WaitForLastOperation+0x7c>)
 801df00:	68db      	ldr	r3, [r3, #12]
 801df02:	f403 73f9 	and.w	r3, r3, #498	; 0x1f2
 801df06:	2b00      	cmp	r3, #0
 801df08:	d003      	beq.n	801df12 <FLASH_WaitForLastOperation+0x6e>
  if(__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
                           FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR)) != RESET)
#endif /* FLASH_SR_RDERR */
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 801df0a:	f000 f8a5 	bl	801e058 <FLASH_SetErrorCode>
    return HAL_ERROR;
 801df0e:	2301      	movs	r3, #1
 801df10:	e000      	b.n	801df14 <FLASH_WaitForLastOperation+0x70>
  }

  /* If there is no error flag set */
  return HAL_OK;
 801df12:	2300      	movs	r3, #0
  
}  
 801df14:	4618      	mov	r0, r3
 801df16:	3710      	adds	r7, #16
 801df18:	46bd      	mov	sp, r7
 801df1a:	bd80      	pop	{r7, pc}
 801df1c:	2000d3a4 	.word	0x2000d3a4
 801df20:	40023c00 	.word	0x40023c00

0801df24 <FLASH_Program_DoubleWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 801df24:	b480      	push	{r7}
 801df26:	b085      	sub	sp, #20
 801df28:	af00      	add	r7, sp, #0
 801df2a:	60f8      	str	r0, [r7, #12]
 801df2c:	e9c7 2300 	strd	r2, r3, [r7]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 801df30:	4b14      	ldr	r3, [pc, #80]	; (801df84 <FLASH_Program_DoubleWord+0x60>)
 801df32:	691b      	ldr	r3, [r3, #16]
 801df34:	4a13      	ldr	r2, [pc, #76]	; (801df84 <FLASH_Program_DoubleWord+0x60>)
 801df36:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 801df3a:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_DOUBLE_WORD;
 801df3c:	4b11      	ldr	r3, [pc, #68]	; (801df84 <FLASH_Program_DoubleWord+0x60>)
 801df3e:	691b      	ldr	r3, [r3, #16]
 801df40:	4a10      	ldr	r2, [pc, #64]	; (801df84 <FLASH_Program_DoubleWord+0x60>)
 801df42:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 801df46:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 801df48:	4b0e      	ldr	r3, [pc, #56]	; (801df84 <FLASH_Program_DoubleWord+0x60>)
 801df4a:	691b      	ldr	r3, [r3, #16]
 801df4c:	4a0d      	ldr	r2, [pc, #52]	; (801df84 <FLASH_Program_DoubleWord+0x60>)
 801df4e:	f043 0301 	orr.w	r3, r3, #1
 801df52:	6113      	str	r3, [r2, #16]

  /* Program first word */
  *(__IO uint32_t*)Address = (uint32_t)Data;
 801df54:	68fb      	ldr	r3, [r7, #12]
 801df56:	683a      	ldr	r2, [r7, #0]
 801df58:	601a      	str	r2, [r3, #0]
  __ASM volatile ("isb 0xF":::"memory");
 801df5a:	f3bf 8f6f 	isb	sy
}
 801df5e:	bf00      	nop
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(__IO uint32_t*)(Address+4) = (uint32_t)(Data >> 32);
 801df60:	e9d7 0100 	ldrd	r0, r1, [r7]
 801df64:	f04f 0200 	mov.w	r2, #0
 801df68:	f04f 0300 	mov.w	r3, #0
 801df6c:	000a      	movs	r2, r1
 801df6e:	2300      	movs	r3, #0
 801df70:	68f9      	ldr	r1, [r7, #12]
 801df72:	3104      	adds	r1, #4
 801df74:	4613      	mov	r3, r2
 801df76:	600b      	str	r3, [r1, #0]
}
 801df78:	bf00      	nop
 801df7a:	3714      	adds	r7, #20
 801df7c:	46bd      	mov	sp, r7
 801df7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 801df82:	4770      	bx	lr
 801df84:	40023c00 	.word	0x40023c00

0801df88 <FLASH_Program_Word>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Word(uint32_t Address, uint32_t Data)
{
 801df88:	b480      	push	{r7}
 801df8a:	b083      	sub	sp, #12
 801df8c:	af00      	add	r7, sp, #0
 801df8e:	6078      	str	r0, [r7, #4]
 801df90:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 801df92:	4b0d      	ldr	r3, [pc, #52]	; (801dfc8 <FLASH_Program_Word+0x40>)
 801df94:	691b      	ldr	r3, [r3, #16]
 801df96:	4a0c      	ldr	r2, [pc, #48]	; (801dfc8 <FLASH_Program_Word+0x40>)
 801df98:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 801df9c:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_WORD;
 801df9e:	4b0a      	ldr	r3, [pc, #40]	; (801dfc8 <FLASH_Program_Word+0x40>)
 801dfa0:	691b      	ldr	r3, [r3, #16]
 801dfa2:	4a09      	ldr	r2, [pc, #36]	; (801dfc8 <FLASH_Program_Word+0x40>)
 801dfa4:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 801dfa8:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 801dfaa:	4b07      	ldr	r3, [pc, #28]	; (801dfc8 <FLASH_Program_Word+0x40>)
 801dfac:	691b      	ldr	r3, [r3, #16]
 801dfae:	4a06      	ldr	r2, [pc, #24]	; (801dfc8 <FLASH_Program_Word+0x40>)
 801dfb0:	f043 0301 	orr.w	r3, r3, #1
 801dfb4:	6113      	str	r3, [r2, #16]

  *(__IO uint32_t*)Address = Data;
 801dfb6:	687b      	ldr	r3, [r7, #4]
 801dfb8:	683a      	ldr	r2, [r7, #0]
 801dfba:	601a      	str	r2, [r3, #0]
}
 801dfbc:	bf00      	nop
 801dfbe:	370c      	adds	r7, #12
 801dfc0:	46bd      	mov	sp, r7
 801dfc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 801dfc6:	4770      	bx	lr
 801dfc8:	40023c00 	.word	0x40023c00

0801dfcc <FLASH_Program_HalfWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 801dfcc:	b480      	push	{r7}
 801dfce:	b083      	sub	sp, #12
 801dfd0:	af00      	add	r7, sp, #0
 801dfd2:	6078      	str	r0, [r7, #4]
 801dfd4:	460b      	mov	r3, r1
 801dfd6:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 801dfd8:	4b0d      	ldr	r3, [pc, #52]	; (801e010 <FLASH_Program_HalfWord+0x44>)
 801dfda:	691b      	ldr	r3, [r3, #16]
 801dfdc:	4a0c      	ldr	r2, [pc, #48]	; (801e010 <FLASH_Program_HalfWord+0x44>)
 801dfde:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 801dfe2:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_HALF_WORD;
 801dfe4:	4b0a      	ldr	r3, [pc, #40]	; (801e010 <FLASH_Program_HalfWord+0x44>)
 801dfe6:	691b      	ldr	r3, [r3, #16]
 801dfe8:	4a09      	ldr	r2, [pc, #36]	; (801e010 <FLASH_Program_HalfWord+0x44>)
 801dfea:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 801dfee:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 801dff0:	4b07      	ldr	r3, [pc, #28]	; (801e010 <FLASH_Program_HalfWord+0x44>)
 801dff2:	691b      	ldr	r3, [r3, #16]
 801dff4:	4a06      	ldr	r2, [pc, #24]	; (801e010 <FLASH_Program_HalfWord+0x44>)
 801dff6:	f043 0301 	orr.w	r3, r3, #1
 801dffa:	6113      	str	r3, [r2, #16]

  *(__IO uint16_t*)Address = Data;
 801dffc:	687b      	ldr	r3, [r7, #4]
 801dffe:	887a      	ldrh	r2, [r7, #2]
 801e000:	801a      	strh	r2, [r3, #0]
}
 801e002:	bf00      	nop
 801e004:	370c      	adds	r7, #12
 801e006:	46bd      	mov	sp, r7
 801e008:	f85d 7b04 	ldr.w	r7, [sp], #4
 801e00c:	4770      	bx	lr
 801e00e:	bf00      	nop
 801e010:	40023c00 	.word	0x40023c00

0801e014 <FLASH_Program_Byte>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Byte(uint32_t Address, uint8_t Data)
{
 801e014:	b480      	push	{r7}
 801e016:	b083      	sub	sp, #12
 801e018:	af00      	add	r7, sp, #0
 801e01a:	6078      	str	r0, [r7, #4]
 801e01c:	460b      	mov	r3, r1
 801e01e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 801e020:	4b0c      	ldr	r3, [pc, #48]	; (801e054 <FLASH_Program_Byte+0x40>)
 801e022:	691b      	ldr	r3, [r3, #16]
 801e024:	4a0b      	ldr	r2, [pc, #44]	; (801e054 <FLASH_Program_Byte+0x40>)
 801e026:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 801e02a:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_BYTE;
 801e02c:	4b09      	ldr	r3, [pc, #36]	; (801e054 <FLASH_Program_Byte+0x40>)
 801e02e:	4a09      	ldr	r2, [pc, #36]	; (801e054 <FLASH_Program_Byte+0x40>)
 801e030:	691b      	ldr	r3, [r3, #16]
 801e032:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 801e034:	4b07      	ldr	r3, [pc, #28]	; (801e054 <FLASH_Program_Byte+0x40>)
 801e036:	691b      	ldr	r3, [r3, #16]
 801e038:	4a06      	ldr	r2, [pc, #24]	; (801e054 <FLASH_Program_Byte+0x40>)
 801e03a:	f043 0301 	orr.w	r3, r3, #1
 801e03e:	6113      	str	r3, [r2, #16]

  *(__IO uint8_t*)Address = Data;
 801e040:	687b      	ldr	r3, [r7, #4]
 801e042:	78fa      	ldrb	r2, [r7, #3]
 801e044:	701a      	strb	r2, [r3, #0]
}
 801e046:	bf00      	nop
 801e048:	370c      	adds	r7, #12
 801e04a:	46bd      	mov	sp, r7
 801e04c:	f85d 7b04 	ldr.w	r7, [sp], #4
 801e050:	4770      	bx	lr
 801e052:	bf00      	nop
 801e054:	40023c00 	.word	0x40023c00

0801e058 <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{ 
 801e058:	b480      	push	{r7}
 801e05a:	af00      	add	r7, sp, #0
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) != RESET)
 801e05c:	4b2f      	ldr	r3, [pc, #188]	; (801e11c <FLASH_SetErrorCode+0xc4>)
 801e05e:	68db      	ldr	r3, [r3, #12]
 801e060:	f003 0310 	and.w	r3, r3, #16
 801e064:	2b00      	cmp	r3, #0
 801e066:	d008      	beq.n	801e07a <FLASH_SetErrorCode+0x22>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 801e068:	4b2d      	ldr	r3, [pc, #180]	; (801e120 <FLASH_SetErrorCode+0xc8>)
 801e06a:	69db      	ldr	r3, [r3, #28]
 801e06c:	f043 0310 	orr.w	r3, r3, #16
 801e070:	4a2b      	ldr	r2, [pc, #172]	; (801e120 <FLASH_SetErrorCode+0xc8>)
 801e072:	61d3      	str	r3, [r2, #28]
   
   /* Clear FLASH write protection error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_WRPERR);
 801e074:	4b29      	ldr	r3, [pc, #164]	; (801e11c <FLASH_SetErrorCode+0xc4>)
 801e076:	2210      	movs	r2, #16
 801e078:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGAERR) != RESET)
 801e07a:	4b28      	ldr	r3, [pc, #160]	; (801e11c <FLASH_SetErrorCode+0xc4>)
 801e07c:	68db      	ldr	r3, [r3, #12]
 801e07e:	f003 0320 	and.w	r3, r3, #32
 801e082:	2b00      	cmp	r3, #0
 801e084:	d008      	beq.n	801e098 <FLASH_SetErrorCode+0x40>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_PGA;
 801e086:	4b26      	ldr	r3, [pc, #152]	; (801e120 <FLASH_SetErrorCode+0xc8>)
 801e088:	69db      	ldr	r3, [r3, #28]
 801e08a:	f043 0308 	orr.w	r3, r3, #8
 801e08e:	4a24      	ldr	r2, [pc, #144]	; (801e120 <FLASH_SetErrorCode+0xc8>)
 801e090:	61d3      	str	r3, [r2, #28]
   
   /* Clear FLASH Programming alignment error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGAERR);
 801e092:	4b22      	ldr	r3, [pc, #136]	; (801e11c <FLASH_SetErrorCode+0xc4>)
 801e094:	2220      	movs	r2, #32
 801e096:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGPERR) != RESET)
 801e098:	4b20      	ldr	r3, [pc, #128]	; (801e11c <FLASH_SetErrorCode+0xc4>)
 801e09a:	68db      	ldr	r3, [r3, #12]
 801e09c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 801e0a0:	2b00      	cmp	r3, #0
 801e0a2:	d008      	beq.n	801e0b6 <FLASH_SetErrorCode+0x5e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGP;
 801e0a4:	4b1e      	ldr	r3, [pc, #120]	; (801e120 <FLASH_SetErrorCode+0xc8>)
 801e0a6:	69db      	ldr	r3, [r3, #28]
 801e0a8:	f043 0304 	orr.w	r3, r3, #4
 801e0ac:	4a1c      	ldr	r2, [pc, #112]	; (801e120 <FLASH_SetErrorCode+0xc8>)
 801e0ae:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Programming parallelism error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGPERR);
 801e0b0:	4b1a      	ldr	r3, [pc, #104]	; (801e11c <FLASH_SetErrorCode+0xc4>)
 801e0b2:	2240      	movs	r2, #64	; 0x40
 801e0b4:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGSERR) != RESET)
 801e0b6:	4b19      	ldr	r3, [pc, #100]	; (801e11c <FLASH_SetErrorCode+0xc4>)
 801e0b8:	68db      	ldr	r3, [r3, #12]
 801e0ba:	f003 0380 	and.w	r3, r3, #128	; 0x80
 801e0be:	2b00      	cmp	r3, #0
 801e0c0:	d008      	beq.n	801e0d4 <FLASH_SetErrorCode+0x7c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGS;
 801e0c2:	4b17      	ldr	r3, [pc, #92]	; (801e120 <FLASH_SetErrorCode+0xc8>)
 801e0c4:	69db      	ldr	r3, [r3, #28]
 801e0c6:	f043 0302 	orr.w	r3, r3, #2
 801e0ca:	4a15      	ldr	r2, [pc, #84]	; (801e120 <FLASH_SetErrorCode+0xc8>)
 801e0cc:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Programming sequence error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGSERR);
 801e0ce:	4b13      	ldr	r3, [pc, #76]	; (801e11c <FLASH_SetErrorCode+0xc4>)
 801e0d0:	2280      	movs	r2, #128	; 0x80
 801e0d2:	60da      	str	r2, [r3, #12]
  }
#if defined(FLASH_SR_RDERR) 
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_RDERR) != RESET)
 801e0d4:	4b11      	ldr	r3, [pc, #68]	; (801e11c <FLASH_SetErrorCode+0xc4>)
 801e0d6:	68db      	ldr	r3, [r3, #12]
 801e0d8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 801e0dc:	2b00      	cmp	r3, #0
 801e0de:	d009      	beq.n	801e0f4 <FLASH_SetErrorCode+0x9c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_RD;
 801e0e0:	4b0f      	ldr	r3, [pc, #60]	; (801e120 <FLASH_SetErrorCode+0xc8>)
 801e0e2:	69db      	ldr	r3, [r3, #28]
 801e0e4:	f043 0301 	orr.w	r3, r3, #1
 801e0e8:	4a0d      	ldr	r2, [pc, #52]	; (801e120 <FLASH_SetErrorCode+0xc8>)
 801e0ea:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Proprietary readout protection error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_RDERR);
 801e0ec:	4b0b      	ldr	r3, [pc, #44]	; (801e11c <FLASH_SetErrorCode+0xc4>)
 801e0ee:	f44f 7280 	mov.w	r2, #256	; 0x100
 801e0f2:	60da      	str	r2, [r3, #12]
  }
#endif /* FLASH_SR_RDERR */  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPERR) != RESET)
 801e0f4:	4b09      	ldr	r3, [pc, #36]	; (801e11c <FLASH_SetErrorCode+0xc4>)
 801e0f6:	68db      	ldr	r3, [r3, #12]
 801e0f8:	f003 0302 	and.w	r3, r3, #2
 801e0fc:	2b00      	cmp	r3, #0
 801e0fe:	d008      	beq.n	801e112 <FLASH_SetErrorCode+0xba>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPERATION;
 801e100:	4b07      	ldr	r3, [pc, #28]	; (801e120 <FLASH_SetErrorCode+0xc8>)
 801e102:	69db      	ldr	r3, [r3, #28]
 801e104:	f043 0320 	orr.w	r3, r3, #32
 801e108:	4a05      	ldr	r2, [pc, #20]	; (801e120 <FLASH_SetErrorCode+0xc8>)
 801e10a:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Operation error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPERR);
 801e10c:	4b03      	ldr	r3, [pc, #12]	; (801e11c <FLASH_SetErrorCode+0xc4>)
 801e10e:	2202      	movs	r2, #2
 801e110:	60da      	str	r2, [r3, #12]
  }
}
 801e112:	bf00      	nop
 801e114:	46bd      	mov	sp, r7
 801e116:	f85d 7b04 	ldr.w	r7, [sp], #4
 801e11a:	4770      	bx	lr
 801e11c:	40023c00 	.word	0x40023c00
 801e120:	2000d3a4 	.word	0x2000d3a4

0801e124 <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFFU means that all the sectors have been correctly erased)
  * 
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *SectorError)
{
 801e124:	b580      	push	{r7, lr}
 801e126:	b084      	sub	sp, #16
 801e128:	af00      	add	r7, sp, #0
 801e12a:	6078      	str	r0, [r7, #4]
 801e12c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
 801e12e:	2301      	movs	r3, #1
 801e130:	73fb      	strb	r3, [r7, #15]
  uint32_t index = 0U;
 801e132:	2300      	movs	r3, #0
 801e134:	60bb      	str	r3, [r7, #8]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 801e136:	4b31      	ldr	r3, [pc, #196]	; (801e1fc <HAL_FLASHEx_Erase+0xd8>)
 801e138:	7e1b      	ldrb	r3, [r3, #24]
 801e13a:	2b01      	cmp	r3, #1
 801e13c:	d101      	bne.n	801e142 <HAL_FLASHEx_Erase+0x1e>
 801e13e:	2302      	movs	r3, #2
 801e140:	e058      	b.n	801e1f4 <HAL_FLASHEx_Erase+0xd0>
 801e142:	4b2e      	ldr	r3, [pc, #184]	; (801e1fc <HAL_FLASHEx_Erase+0xd8>)
 801e144:	2201      	movs	r2, #1
 801e146:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 801e148:	f24c 3050 	movw	r0, #50000	; 0xc350
 801e14c:	f7ff feaa 	bl	801dea4 <FLASH_WaitForLastOperation>
 801e150:	4603      	mov	r3, r0
 801e152:	73fb      	strb	r3, [r7, #15]

  if(status == HAL_OK)
 801e154:	7bfb      	ldrb	r3, [r7, #15]
 801e156:	2b00      	cmp	r3, #0
 801e158:	d148      	bne.n	801e1ec <HAL_FLASHEx_Erase+0xc8>
  {
    /*Initialization of SectorError variable*/
    *SectorError = 0xFFFFFFFFU;
 801e15a:	683b      	ldr	r3, [r7, #0]
 801e15c:	f04f 32ff 	mov.w	r2, #4294967295
 801e160:	601a      	str	r2, [r3, #0]
    
    if(pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 801e162:	687b      	ldr	r3, [r7, #4]
 801e164:	681b      	ldr	r3, [r3, #0]
 801e166:	2b01      	cmp	r3, #1
 801e168:	d115      	bne.n	801e196 <HAL_FLASHEx_Erase+0x72>
    {
      /*Mass erase to be done*/
      FLASH_MassErase((uint8_t) pEraseInit->VoltageRange, pEraseInit->Banks);
 801e16a:	687b      	ldr	r3, [r7, #4]
 801e16c:	691b      	ldr	r3, [r3, #16]
 801e16e:	b2da      	uxtb	r2, r3
 801e170:	687b      	ldr	r3, [r7, #4]
 801e172:	685b      	ldr	r3, [r3, #4]
 801e174:	4619      	mov	r1, r3
 801e176:	4610      	mov	r0, r2
 801e178:	f000 f844 	bl	801e204 <FLASH_MassErase>

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 801e17c:	f24c 3050 	movw	r0, #50000	; 0xc350
 801e180:	f7ff fe90 	bl	801dea4 <FLASH_WaitForLastOperation>
 801e184:	4603      	mov	r3, r0
 801e186:	73fb      	strb	r3, [r7, #15]
      
      /* if the erase operation is completed, disable the MER Bit */
      FLASH->CR &= (~FLASH_MER_BIT);
 801e188:	4b1d      	ldr	r3, [pc, #116]	; (801e200 <HAL_FLASHEx_Erase+0xdc>)
 801e18a:	691b      	ldr	r3, [r3, #16]
 801e18c:	4a1c      	ldr	r2, [pc, #112]	; (801e200 <HAL_FLASHEx_Erase+0xdc>)
 801e18e:	f023 0304 	bic.w	r3, r3, #4
 801e192:	6113      	str	r3, [r2, #16]
 801e194:	e028      	b.n	801e1e8 <HAL_FLASHEx_Erase+0xc4>
    {
      /* Check the parameters */
      assert_param(IS_FLASH_NBSECTORS(pEraseInit->NbSectors + pEraseInit->Sector));

      /* Erase by sector by sector to be done*/
      for(index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 801e196:	687b      	ldr	r3, [r7, #4]
 801e198:	689b      	ldr	r3, [r3, #8]
 801e19a:	60bb      	str	r3, [r7, #8]
 801e19c:	e01c      	b.n	801e1d8 <HAL_FLASHEx_Erase+0xb4>
      {
        FLASH_Erase_Sector(index, (uint8_t) pEraseInit->VoltageRange);
 801e19e:	687b      	ldr	r3, [r7, #4]
 801e1a0:	691b      	ldr	r3, [r3, #16]
 801e1a2:	b2db      	uxtb	r3, r3
 801e1a4:	4619      	mov	r1, r3
 801e1a6:	68b8      	ldr	r0, [r7, #8]
 801e1a8:	f000 f850 	bl	801e24c <FLASH_Erase_Sector>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 801e1ac:	f24c 3050 	movw	r0, #50000	; 0xc350
 801e1b0:	f7ff fe78 	bl	801dea4 <FLASH_WaitForLastOperation>
 801e1b4:	4603      	mov	r3, r0
 801e1b6:	73fb      	strb	r3, [r7, #15]
        
        /* If the erase operation is completed, disable the SER and SNB Bits */
        CLEAR_BIT(FLASH->CR, (FLASH_CR_SER | FLASH_CR_SNB));
 801e1b8:	4b11      	ldr	r3, [pc, #68]	; (801e200 <HAL_FLASHEx_Erase+0xdc>)
 801e1ba:	691b      	ldr	r3, [r3, #16]
 801e1bc:	4a10      	ldr	r2, [pc, #64]	; (801e200 <HAL_FLASHEx_Erase+0xdc>)
 801e1be:	f023 03fa 	bic.w	r3, r3, #250	; 0xfa
 801e1c2:	6113      	str	r3, [r2, #16]

        if(status != HAL_OK) 
 801e1c4:	7bfb      	ldrb	r3, [r7, #15]
 801e1c6:	2b00      	cmp	r3, #0
 801e1c8:	d003      	beq.n	801e1d2 <HAL_FLASHEx_Erase+0xae>
        {
          /* In case of error, stop erase procedure and return the faulty sector*/
          *SectorError = index;
 801e1ca:	683b      	ldr	r3, [r7, #0]
 801e1cc:	68ba      	ldr	r2, [r7, #8]
 801e1ce:	601a      	str	r2, [r3, #0]
          break;
 801e1d0:	e00a      	b.n	801e1e8 <HAL_FLASHEx_Erase+0xc4>
      for(index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 801e1d2:	68bb      	ldr	r3, [r7, #8]
 801e1d4:	3301      	adds	r3, #1
 801e1d6:	60bb      	str	r3, [r7, #8]
 801e1d8:	687b      	ldr	r3, [r7, #4]
 801e1da:	68da      	ldr	r2, [r3, #12]
 801e1dc:	687b      	ldr	r3, [r7, #4]
 801e1de:	689b      	ldr	r3, [r3, #8]
 801e1e0:	4413      	add	r3, r2
 801e1e2:	68ba      	ldr	r2, [r7, #8]
 801e1e4:	429a      	cmp	r2, r3
 801e1e6:	d3da      	bcc.n	801e19e <HAL_FLASHEx_Erase+0x7a>
        }
      }
    }
    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches();    
 801e1e8:	f000 f878 	bl	801e2dc <FLASH_FlushCaches>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 801e1ec:	4b03      	ldr	r3, [pc, #12]	; (801e1fc <HAL_FLASHEx_Erase+0xd8>)
 801e1ee:	2200      	movs	r2, #0
 801e1f0:	761a      	strb	r2, [r3, #24]

  return status;
 801e1f2:	7bfb      	ldrb	r3, [r7, #15]
}
 801e1f4:	4618      	mov	r0, r3
 801e1f6:	3710      	adds	r7, #16
 801e1f8:	46bd      	mov	sp, r7
 801e1fa:	bd80      	pop	{r7, pc}
 801e1fc:	2000d3a4 	.word	0x2000d3a4
 801e200:	40023c00 	.word	0x40023c00

0801e204 <FLASH_MassErase>:
  *            @arg FLASH_BANK_1: Bank1 to be erased
  *
  * @retval None
  */
static void FLASH_MassErase(uint8_t VoltageRange, uint32_t Banks)
{
 801e204:	b480      	push	{r7}
 801e206:	b083      	sub	sp, #12
 801e208:	af00      	add	r7, sp, #0
 801e20a:	4603      	mov	r3, r0
 801e20c:	6039      	str	r1, [r7, #0]
 801e20e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_VOLTAGERANGE(VoltageRange));
  assert_param(IS_FLASH_BANK(Banks));
  
  /* If the previous operation is completed, proceed to erase all sectors */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 801e210:	4b0d      	ldr	r3, [pc, #52]	; (801e248 <FLASH_MassErase+0x44>)
 801e212:	691b      	ldr	r3, [r3, #16]
 801e214:	4a0c      	ldr	r2, [pc, #48]	; (801e248 <FLASH_MassErase+0x44>)
 801e216:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 801e21a:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_MER;
 801e21c:	4b0a      	ldr	r3, [pc, #40]	; (801e248 <FLASH_MassErase+0x44>)
 801e21e:	691b      	ldr	r3, [r3, #16]
 801e220:	4a09      	ldr	r2, [pc, #36]	; (801e248 <FLASH_MassErase+0x44>)
 801e222:	f043 0304 	orr.w	r3, r3, #4
 801e226:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT | ((uint32_t)VoltageRange <<8U);
 801e228:	4b07      	ldr	r3, [pc, #28]	; (801e248 <FLASH_MassErase+0x44>)
 801e22a:	691a      	ldr	r2, [r3, #16]
 801e22c:	79fb      	ldrb	r3, [r7, #7]
 801e22e:	021b      	lsls	r3, r3, #8
 801e230:	4313      	orrs	r3, r2
 801e232:	4a05      	ldr	r2, [pc, #20]	; (801e248 <FLASH_MassErase+0x44>)
 801e234:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 801e238:	6113      	str	r3, [r2, #16]
}
 801e23a:	bf00      	nop
 801e23c:	370c      	adds	r7, #12
 801e23e:	46bd      	mov	sp, r7
 801e240:	f85d 7b04 	ldr.w	r7, [sp], #4
 801e244:	4770      	bx	lr
 801e246:	bf00      	nop
 801e248:	40023c00 	.word	0x40023c00

0801e24c <FLASH_Erase_Sector>:
  *                                  the operation will be done by double word (64-bit)
  * 
  * @retval None
  */
void FLASH_Erase_Sector(uint32_t Sector, uint8_t VoltageRange)
{
 801e24c:	b480      	push	{r7}
 801e24e:	b085      	sub	sp, #20
 801e250:	af00      	add	r7, sp, #0
 801e252:	6078      	str	r0, [r7, #4]
 801e254:	460b      	mov	r3, r1
 801e256:	70fb      	strb	r3, [r7, #3]
  uint32_t tmp_psize = 0U;
 801e258:	2300      	movs	r3, #0
 801e25a:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_FLASH_SECTOR(Sector));
  assert_param(IS_VOLTAGERANGE(VoltageRange));
  
  if(VoltageRange == FLASH_VOLTAGE_RANGE_1)
 801e25c:	78fb      	ldrb	r3, [r7, #3]
 801e25e:	2b00      	cmp	r3, #0
 801e260:	d102      	bne.n	801e268 <FLASH_Erase_Sector+0x1c>
  {
     tmp_psize = FLASH_PSIZE_BYTE;
 801e262:	2300      	movs	r3, #0
 801e264:	60fb      	str	r3, [r7, #12]
 801e266:	e010      	b.n	801e28a <FLASH_Erase_Sector+0x3e>
  }
  else if(VoltageRange == FLASH_VOLTAGE_RANGE_2)
 801e268:	78fb      	ldrb	r3, [r7, #3]
 801e26a:	2b01      	cmp	r3, #1
 801e26c:	d103      	bne.n	801e276 <FLASH_Erase_Sector+0x2a>
  {
    tmp_psize = FLASH_PSIZE_HALF_WORD;
 801e26e:	f44f 7380 	mov.w	r3, #256	; 0x100
 801e272:	60fb      	str	r3, [r7, #12]
 801e274:	e009      	b.n	801e28a <FLASH_Erase_Sector+0x3e>
  }
  else if(VoltageRange == FLASH_VOLTAGE_RANGE_3)
 801e276:	78fb      	ldrb	r3, [r7, #3]
 801e278:	2b02      	cmp	r3, #2
 801e27a:	d103      	bne.n	801e284 <FLASH_Erase_Sector+0x38>
  {
    tmp_psize = FLASH_PSIZE_WORD;
 801e27c:	f44f 7300 	mov.w	r3, #512	; 0x200
 801e280:	60fb      	str	r3, [r7, #12]
 801e282:	e002      	b.n	801e28a <FLASH_Erase_Sector+0x3e>
  }
  else
  {
    tmp_psize = FLASH_PSIZE_DOUBLE_WORD;
 801e284:	f44f 7340 	mov.w	r3, #768	; 0x300
 801e288:	60fb      	str	r3, [r7, #12]
  }

  /* If the previous operation is completed, proceed to erase the sector */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 801e28a:	4b13      	ldr	r3, [pc, #76]	; (801e2d8 <FLASH_Erase_Sector+0x8c>)
 801e28c:	691b      	ldr	r3, [r3, #16]
 801e28e:	4a12      	ldr	r2, [pc, #72]	; (801e2d8 <FLASH_Erase_Sector+0x8c>)
 801e290:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 801e294:	6113      	str	r3, [r2, #16]
  FLASH->CR |= tmp_psize;
 801e296:	4b10      	ldr	r3, [pc, #64]	; (801e2d8 <FLASH_Erase_Sector+0x8c>)
 801e298:	691a      	ldr	r2, [r3, #16]
 801e29a:	490f      	ldr	r1, [pc, #60]	; (801e2d8 <FLASH_Erase_Sector+0x8c>)
 801e29c:	68fb      	ldr	r3, [r7, #12]
 801e29e:	4313      	orrs	r3, r2
 801e2a0:	610b      	str	r3, [r1, #16]
  CLEAR_BIT(FLASH->CR, FLASH_CR_SNB);
 801e2a2:	4b0d      	ldr	r3, [pc, #52]	; (801e2d8 <FLASH_Erase_Sector+0x8c>)
 801e2a4:	691b      	ldr	r3, [r3, #16]
 801e2a6:	4a0c      	ldr	r2, [pc, #48]	; (801e2d8 <FLASH_Erase_Sector+0x8c>)
 801e2a8:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 801e2ac:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_SER | (Sector << FLASH_CR_SNB_Pos);
 801e2ae:	4b0a      	ldr	r3, [pc, #40]	; (801e2d8 <FLASH_Erase_Sector+0x8c>)
 801e2b0:	691a      	ldr	r2, [r3, #16]
 801e2b2:	687b      	ldr	r3, [r7, #4]
 801e2b4:	00db      	lsls	r3, r3, #3
 801e2b6:	4313      	orrs	r3, r2
 801e2b8:	4a07      	ldr	r2, [pc, #28]	; (801e2d8 <FLASH_Erase_Sector+0x8c>)
 801e2ba:	f043 0302 	orr.w	r3, r3, #2
 801e2be:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT;
 801e2c0:	4b05      	ldr	r3, [pc, #20]	; (801e2d8 <FLASH_Erase_Sector+0x8c>)
 801e2c2:	691b      	ldr	r3, [r3, #16]
 801e2c4:	4a04      	ldr	r2, [pc, #16]	; (801e2d8 <FLASH_Erase_Sector+0x8c>)
 801e2c6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 801e2ca:	6113      	str	r3, [r2, #16]
}
 801e2cc:	bf00      	nop
 801e2ce:	3714      	adds	r7, #20
 801e2d0:	46bd      	mov	sp, r7
 801e2d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 801e2d6:	4770      	bx	lr
 801e2d8:	40023c00 	.word	0x40023c00

0801e2dc <FLASH_FlushCaches>:
/**
  * @brief  Flush the instruction and data caches
  * @retval None
  */
void FLASH_FlushCaches(void)
{
 801e2dc:	b480      	push	{r7}
 801e2de:	af00      	add	r7, sp, #0
  /* Flush instruction cache  */
  if(READ_BIT(FLASH->ACR, FLASH_ACR_ICEN)!= RESET)
 801e2e0:	4b20      	ldr	r3, [pc, #128]	; (801e364 <FLASH_FlushCaches+0x88>)
 801e2e2:	681b      	ldr	r3, [r3, #0]
 801e2e4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 801e2e8:	2b00      	cmp	r3, #0
 801e2ea:	d017      	beq.n	801e31c <FLASH_FlushCaches+0x40>
  {
    /* Disable instruction cache  */
    __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 801e2ec:	4b1d      	ldr	r3, [pc, #116]	; (801e364 <FLASH_FlushCaches+0x88>)
 801e2ee:	681b      	ldr	r3, [r3, #0]
 801e2f0:	4a1c      	ldr	r2, [pc, #112]	; (801e364 <FLASH_FlushCaches+0x88>)
 801e2f2:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 801e2f6:	6013      	str	r3, [r2, #0]
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 801e2f8:	4b1a      	ldr	r3, [pc, #104]	; (801e364 <FLASH_FlushCaches+0x88>)
 801e2fa:	681b      	ldr	r3, [r3, #0]
 801e2fc:	4a19      	ldr	r2, [pc, #100]	; (801e364 <FLASH_FlushCaches+0x88>)
 801e2fe:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 801e302:	6013      	str	r3, [r2, #0]
 801e304:	4b17      	ldr	r3, [pc, #92]	; (801e364 <FLASH_FlushCaches+0x88>)
 801e306:	681b      	ldr	r3, [r3, #0]
 801e308:	4a16      	ldr	r2, [pc, #88]	; (801e364 <FLASH_FlushCaches+0x88>)
 801e30a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 801e30e:	6013      	str	r3, [r2, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 801e310:	4b14      	ldr	r3, [pc, #80]	; (801e364 <FLASH_FlushCaches+0x88>)
 801e312:	681b      	ldr	r3, [r3, #0]
 801e314:	4a13      	ldr	r2, [pc, #76]	; (801e364 <FLASH_FlushCaches+0x88>)
 801e316:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 801e31a:	6013      	str	r3, [r2, #0]
  }
  
  /* Flush data cache */
  if(READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != RESET)
 801e31c:	4b11      	ldr	r3, [pc, #68]	; (801e364 <FLASH_FlushCaches+0x88>)
 801e31e:	681b      	ldr	r3, [r3, #0]
 801e320:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 801e324:	2b00      	cmp	r3, #0
 801e326:	d017      	beq.n	801e358 <FLASH_FlushCaches+0x7c>
  {
    /* Disable data cache  */
    __HAL_FLASH_DATA_CACHE_DISABLE();
 801e328:	4b0e      	ldr	r3, [pc, #56]	; (801e364 <FLASH_FlushCaches+0x88>)
 801e32a:	681b      	ldr	r3, [r3, #0]
 801e32c:	4a0d      	ldr	r2, [pc, #52]	; (801e364 <FLASH_FlushCaches+0x88>)
 801e32e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 801e332:	6013      	str	r3, [r2, #0]
    /* Reset data cache */
    __HAL_FLASH_DATA_CACHE_RESET();
 801e334:	4b0b      	ldr	r3, [pc, #44]	; (801e364 <FLASH_FlushCaches+0x88>)
 801e336:	681b      	ldr	r3, [r3, #0]
 801e338:	4a0a      	ldr	r2, [pc, #40]	; (801e364 <FLASH_FlushCaches+0x88>)
 801e33a:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 801e33e:	6013      	str	r3, [r2, #0]
 801e340:	4b08      	ldr	r3, [pc, #32]	; (801e364 <FLASH_FlushCaches+0x88>)
 801e342:	681b      	ldr	r3, [r3, #0]
 801e344:	4a07      	ldr	r2, [pc, #28]	; (801e364 <FLASH_FlushCaches+0x88>)
 801e346:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 801e34a:	6013      	str	r3, [r2, #0]
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
 801e34c:	4b05      	ldr	r3, [pc, #20]	; (801e364 <FLASH_FlushCaches+0x88>)
 801e34e:	681b      	ldr	r3, [r3, #0]
 801e350:	4a04      	ldr	r2, [pc, #16]	; (801e364 <FLASH_FlushCaches+0x88>)
 801e352:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 801e356:	6013      	str	r3, [r2, #0]
  }
}
 801e358:	bf00      	nop
 801e35a:	46bd      	mov	sp, r7
 801e35c:	f85d 7b04 	ldr.w	r7, [sp], #4
 801e360:	4770      	bx	lr
 801e362:	bf00      	nop
 801e364:	40023c00 	.word	0x40023c00

0801e368 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 801e368:	b480      	push	{r7}
 801e36a:	b089      	sub	sp, #36	; 0x24
 801e36c:	af00      	add	r7, sp, #0
 801e36e:	6078      	str	r0, [r7, #4]
 801e370:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 801e372:	2300      	movs	r3, #0
 801e374:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 801e376:	2300      	movs	r3, #0
 801e378:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 801e37a:	2300      	movs	r3, #0
 801e37c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 801e37e:	2300      	movs	r3, #0
 801e380:	61fb      	str	r3, [r7, #28]
 801e382:	e159      	b.n	801e638 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 801e384:	2201      	movs	r2, #1
 801e386:	69fb      	ldr	r3, [r7, #28]
 801e388:	fa02 f303 	lsl.w	r3, r2, r3
 801e38c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 801e38e:	683b      	ldr	r3, [r7, #0]
 801e390:	681b      	ldr	r3, [r3, #0]
 801e392:	697a      	ldr	r2, [r7, #20]
 801e394:	4013      	ands	r3, r2
 801e396:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 801e398:	693a      	ldr	r2, [r7, #16]
 801e39a:	697b      	ldr	r3, [r7, #20]
 801e39c:	429a      	cmp	r2, r3
 801e39e:	f040 8148 	bne.w	801e632 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 801e3a2:	683b      	ldr	r3, [r7, #0]
 801e3a4:	685b      	ldr	r3, [r3, #4]
 801e3a6:	2b01      	cmp	r3, #1
 801e3a8:	d00b      	beq.n	801e3c2 <HAL_GPIO_Init+0x5a>
 801e3aa:	683b      	ldr	r3, [r7, #0]
 801e3ac:	685b      	ldr	r3, [r3, #4]
 801e3ae:	2b02      	cmp	r3, #2
 801e3b0:	d007      	beq.n	801e3c2 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 801e3b2:	683b      	ldr	r3, [r7, #0]
 801e3b4:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 801e3b6:	2b11      	cmp	r3, #17
 801e3b8:	d003      	beq.n	801e3c2 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 801e3ba:	683b      	ldr	r3, [r7, #0]
 801e3bc:	685b      	ldr	r3, [r3, #4]
 801e3be:	2b12      	cmp	r3, #18
 801e3c0:	d130      	bne.n	801e424 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 801e3c2:	687b      	ldr	r3, [r7, #4]
 801e3c4:	689b      	ldr	r3, [r3, #8]
 801e3c6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 801e3c8:	69fb      	ldr	r3, [r7, #28]
 801e3ca:	005b      	lsls	r3, r3, #1
 801e3cc:	2203      	movs	r2, #3
 801e3ce:	fa02 f303 	lsl.w	r3, r2, r3
 801e3d2:	43db      	mvns	r3, r3
 801e3d4:	69ba      	ldr	r2, [r7, #24]
 801e3d6:	4013      	ands	r3, r2
 801e3d8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 801e3da:	683b      	ldr	r3, [r7, #0]
 801e3dc:	68da      	ldr	r2, [r3, #12]
 801e3de:	69fb      	ldr	r3, [r7, #28]
 801e3e0:	005b      	lsls	r3, r3, #1
 801e3e2:	fa02 f303 	lsl.w	r3, r2, r3
 801e3e6:	69ba      	ldr	r2, [r7, #24]
 801e3e8:	4313      	orrs	r3, r2
 801e3ea:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 801e3ec:	687b      	ldr	r3, [r7, #4]
 801e3ee:	69ba      	ldr	r2, [r7, #24]
 801e3f0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 801e3f2:	687b      	ldr	r3, [r7, #4]
 801e3f4:	685b      	ldr	r3, [r3, #4]
 801e3f6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 801e3f8:	2201      	movs	r2, #1
 801e3fa:	69fb      	ldr	r3, [r7, #28]
 801e3fc:	fa02 f303 	lsl.w	r3, r2, r3
 801e400:	43db      	mvns	r3, r3
 801e402:	69ba      	ldr	r2, [r7, #24]
 801e404:	4013      	ands	r3, r2
 801e406:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 801e408:	683b      	ldr	r3, [r7, #0]
 801e40a:	685b      	ldr	r3, [r3, #4]
 801e40c:	091b      	lsrs	r3, r3, #4
 801e40e:	f003 0201 	and.w	r2, r3, #1
 801e412:	69fb      	ldr	r3, [r7, #28]
 801e414:	fa02 f303 	lsl.w	r3, r2, r3
 801e418:	69ba      	ldr	r2, [r7, #24]
 801e41a:	4313      	orrs	r3, r2
 801e41c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 801e41e:	687b      	ldr	r3, [r7, #4]
 801e420:	69ba      	ldr	r2, [r7, #24]
 801e422:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 801e424:	687b      	ldr	r3, [r7, #4]
 801e426:	68db      	ldr	r3, [r3, #12]
 801e428:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 801e42a:	69fb      	ldr	r3, [r7, #28]
 801e42c:	005b      	lsls	r3, r3, #1
 801e42e:	2203      	movs	r2, #3
 801e430:	fa02 f303 	lsl.w	r3, r2, r3
 801e434:	43db      	mvns	r3, r3
 801e436:	69ba      	ldr	r2, [r7, #24]
 801e438:	4013      	ands	r3, r2
 801e43a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 801e43c:	683b      	ldr	r3, [r7, #0]
 801e43e:	689a      	ldr	r2, [r3, #8]
 801e440:	69fb      	ldr	r3, [r7, #28]
 801e442:	005b      	lsls	r3, r3, #1
 801e444:	fa02 f303 	lsl.w	r3, r2, r3
 801e448:	69ba      	ldr	r2, [r7, #24]
 801e44a:	4313      	orrs	r3, r2
 801e44c:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 801e44e:	687b      	ldr	r3, [r7, #4]
 801e450:	69ba      	ldr	r2, [r7, #24]
 801e452:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 801e454:	683b      	ldr	r3, [r7, #0]
 801e456:	685b      	ldr	r3, [r3, #4]
 801e458:	2b02      	cmp	r3, #2
 801e45a:	d003      	beq.n	801e464 <HAL_GPIO_Init+0xfc>
 801e45c:	683b      	ldr	r3, [r7, #0]
 801e45e:	685b      	ldr	r3, [r3, #4]
 801e460:	2b12      	cmp	r3, #18
 801e462:	d123      	bne.n	801e4ac <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 801e464:	69fb      	ldr	r3, [r7, #28]
 801e466:	08da      	lsrs	r2, r3, #3
 801e468:	687b      	ldr	r3, [r7, #4]
 801e46a:	3208      	adds	r2, #8
 801e46c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801e470:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 801e472:	69fb      	ldr	r3, [r7, #28]
 801e474:	f003 0307 	and.w	r3, r3, #7
 801e478:	009b      	lsls	r3, r3, #2
 801e47a:	220f      	movs	r2, #15
 801e47c:	fa02 f303 	lsl.w	r3, r2, r3
 801e480:	43db      	mvns	r3, r3
 801e482:	69ba      	ldr	r2, [r7, #24]
 801e484:	4013      	ands	r3, r2
 801e486:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 801e488:	683b      	ldr	r3, [r7, #0]
 801e48a:	691a      	ldr	r2, [r3, #16]
 801e48c:	69fb      	ldr	r3, [r7, #28]
 801e48e:	f003 0307 	and.w	r3, r3, #7
 801e492:	009b      	lsls	r3, r3, #2
 801e494:	fa02 f303 	lsl.w	r3, r2, r3
 801e498:	69ba      	ldr	r2, [r7, #24]
 801e49a:	4313      	orrs	r3, r2
 801e49c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 801e49e:	69fb      	ldr	r3, [r7, #28]
 801e4a0:	08da      	lsrs	r2, r3, #3
 801e4a2:	687b      	ldr	r3, [r7, #4]
 801e4a4:	3208      	adds	r2, #8
 801e4a6:	69b9      	ldr	r1, [r7, #24]
 801e4a8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 801e4ac:	687b      	ldr	r3, [r7, #4]
 801e4ae:	681b      	ldr	r3, [r3, #0]
 801e4b0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 801e4b2:	69fb      	ldr	r3, [r7, #28]
 801e4b4:	005b      	lsls	r3, r3, #1
 801e4b6:	2203      	movs	r2, #3
 801e4b8:	fa02 f303 	lsl.w	r3, r2, r3
 801e4bc:	43db      	mvns	r3, r3
 801e4be:	69ba      	ldr	r2, [r7, #24]
 801e4c0:	4013      	ands	r3, r2
 801e4c2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 801e4c4:	683b      	ldr	r3, [r7, #0]
 801e4c6:	685b      	ldr	r3, [r3, #4]
 801e4c8:	f003 0203 	and.w	r2, r3, #3
 801e4cc:	69fb      	ldr	r3, [r7, #28]
 801e4ce:	005b      	lsls	r3, r3, #1
 801e4d0:	fa02 f303 	lsl.w	r3, r2, r3
 801e4d4:	69ba      	ldr	r2, [r7, #24]
 801e4d6:	4313      	orrs	r3, r2
 801e4d8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 801e4da:	687b      	ldr	r3, [r7, #4]
 801e4dc:	69ba      	ldr	r2, [r7, #24]
 801e4de:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 801e4e0:	683b      	ldr	r3, [r7, #0]
 801e4e2:	685b      	ldr	r3, [r3, #4]
 801e4e4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 801e4e8:	2b00      	cmp	r3, #0
 801e4ea:	f000 80a2 	beq.w	801e632 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 801e4ee:	2300      	movs	r3, #0
 801e4f0:	60fb      	str	r3, [r7, #12]
 801e4f2:	4b57      	ldr	r3, [pc, #348]	; (801e650 <HAL_GPIO_Init+0x2e8>)
 801e4f4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 801e4f6:	4a56      	ldr	r2, [pc, #344]	; (801e650 <HAL_GPIO_Init+0x2e8>)
 801e4f8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 801e4fc:	6453      	str	r3, [r2, #68]	; 0x44
 801e4fe:	4b54      	ldr	r3, [pc, #336]	; (801e650 <HAL_GPIO_Init+0x2e8>)
 801e500:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 801e502:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 801e506:	60fb      	str	r3, [r7, #12]
 801e508:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 801e50a:	4a52      	ldr	r2, [pc, #328]	; (801e654 <HAL_GPIO_Init+0x2ec>)
 801e50c:	69fb      	ldr	r3, [r7, #28]
 801e50e:	089b      	lsrs	r3, r3, #2
 801e510:	3302      	adds	r3, #2
 801e512:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 801e516:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 801e518:	69fb      	ldr	r3, [r7, #28]
 801e51a:	f003 0303 	and.w	r3, r3, #3
 801e51e:	009b      	lsls	r3, r3, #2
 801e520:	220f      	movs	r2, #15
 801e522:	fa02 f303 	lsl.w	r3, r2, r3
 801e526:	43db      	mvns	r3, r3
 801e528:	69ba      	ldr	r2, [r7, #24]
 801e52a:	4013      	ands	r3, r2
 801e52c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 801e52e:	687b      	ldr	r3, [r7, #4]
 801e530:	4a49      	ldr	r2, [pc, #292]	; (801e658 <HAL_GPIO_Init+0x2f0>)
 801e532:	4293      	cmp	r3, r2
 801e534:	d019      	beq.n	801e56a <HAL_GPIO_Init+0x202>
 801e536:	687b      	ldr	r3, [r7, #4]
 801e538:	4a48      	ldr	r2, [pc, #288]	; (801e65c <HAL_GPIO_Init+0x2f4>)
 801e53a:	4293      	cmp	r3, r2
 801e53c:	d013      	beq.n	801e566 <HAL_GPIO_Init+0x1fe>
 801e53e:	687b      	ldr	r3, [r7, #4]
 801e540:	4a47      	ldr	r2, [pc, #284]	; (801e660 <HAL_GPIO_Init+0x2f8>)
 801e542:	4293      	cmp	r3, r2
 801e544:	d00d      	beq.n	801e562 <HAL_GPIO_Init+0x1fa>
 801e546:	687b      	ldr	r3, [r7, #4]
 801e548:	4a46      	ldr	r2, [pc, #280]	; (801e664 <HAL_GPIO_Init+0x2fc>)
 801e54a:	4293      	cmp	r3, r2
 801e54c:	d007      	beq.n	801e55e <HAL_GPIO_Init+0x1f6>
 801e54e:	687b      	ldr	r3, [r7, #4]
 801e550:	4a45      	ldr	r2, [pc, #276]	; (801e668 <HAL_GPIO_Init+0x300>)
 801e552:	4293      	cmp	r3, r2
 801e554:	d101      	bne.n	801e55a <HAL_GPIO_Init+0x1f2>
 801e556:	2304      	movs	r3, #4
 801e558:	e008      	b.n	801e56c <HAL_GPIO_Init+0x204>
 801e55a:	2307      	movs	r3, #7
 801e55c:	e006      	b.n	801e56c <HAL_GPIO_Init+0x204>
 801e55e:	2303      	movs	r3, #3
 801e560:	e004      	b.n	801e56c <HAL_GPIO_Init+0x204>
 801e562:	2302      	movs	r3, #2
 801e564:	e002      	b.n	801e56c <HAL_GPIO_Init+0x204>
 801e566:	2301      	movs	r3, #1
 801e568:	e000      	b.n	801e56c <HAL_GPIO_Init+0x204>
 801e56a:	2300      	movs	r3, #0
 801e56c:	69fa      	ldr	r2, [r7, #28]
 801e56e:	f002 0203 	and.w	r2, r2, #3
 801e572:	0092      	lsls	r2, r2, #2
 801e574:	4093      	lsls	r3, r2
 801e576:	69ba      	ldr	r2, [r7, #24]
 801e578:	4313      	orrs	r3, r2
 801e57a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 801e57c:	4935      	ldr	r1, [pc, #212]	; (801e654 <HAL_GPIO_Init+0x2ec>)
 801e57e:	69fb      	ldr	r3, [r7, #28]
 801e580:	089b      	lsrs	r3, r3, #2
 801e582:	3302      	adds	r3, #2
 801e584:	69ba      	ldr	r2, [r7, #24]
 801e586:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 801e58a:	4b38      	ldr	r3, [pc, #224]	; (801e66c <HAL_GPIO_Init+0x304>)
 801e58c:	681b      	ldr	r3, [r3, #0]
 801e58e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 801e590:	693b      	ldr	r3, [r7, #16]
 801e592:	43db      	mvns	r3, r3
 801e594:	69ba      	ldr	r2, [r7, #24]
 801e596:	4013      	ands	r3, r2
 801e598:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 801e59a:	683b      	ldr	r3, [r7, #0]
 801e59c:	685b      	ldr	r3, [r3, #4]
 801e59e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 801e5a2:	2b00      	cmp	r3, #0
 801e5a4:	d003      	beq.n	801e5ae <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 801e5a6:	69ba      	ldr	r2, [r7, #24]
 801e5a8:	693b      	ldr	r3, [r7, #16]
 801e5aa:	4313      	orrs	r3, r2
 801e5ac:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 801e5ae:	4a2f      	ldr	r2, [pc, #188]	; (801e66c <HAL_GPIO_Init+0x304>)
 801e5b0:	69bb      	ldr	r3, [r7, #24]
 801e5b2:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 801e5b4:	4b2d      	ldr	r3, [pc, #180]	; (801e66c <HAL_GPIO_Init+0x304>)
 801e5b6:	685b      	ldr	r3, [r3, #4]
 801e5b8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 801e5ba:	693b      	ldr	r3, [r7, #16]
 801e5bc:	43db      	mvns	r3, r3
 801e5be:	69ba      	ldr	r2, [r7, #24]
 801e5c0:	4013      	ands	r3, r2
 801e5c2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 801e5c4:	683b      	ldr	r3, [r7, #0]
 801e5c6:	685b      	ldr	r3, [r3, #4]
 801e5c8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 801e5cc:	2b00      	cmp	r3, #0
 801e5ce:	d003      	beq.n	801e5d8 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 801e5d0:	69ba      	ldr	r2, [r7, #24]
 801e5d2:	693b      	ldr	r3, [r7, #16]
 801e5d4:	4313      	orrs	r3, r2
 801e5d6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 801e5d8:	4a24      	ldr	r2, [pc, #144]	; (801e66c <HAL_GPIO_Init+0x304>)
 801e5da:	69bb      	ldr	r3, [r7, #24]
 801e5dc:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 801e5de:	4b23      	ldr	r3, [pc, #140]	; (801e66c <HAL_GPIO_Init+0x304>)
 801e5e0:	689b      	ldr	r3, [r3, #8]
 801e5e2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 801e5e4:	693b      	ldr	r3, [r7, #16]
 801e5e6:	43db      	mvns	r3, r3
 801e5e8:	69ba      	ldr	r2, [r7, #24]
 801e5ea:	4013      	ands	r3, r2
 801e5ec:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 801e5ee:	683b      	ldr	r3, [r7, #0]
 801e5f0:	685b      	ldr	r3, [r3, #4]
 801e5f2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 801e5f6:	2b00      	cmp	r3, #0
 801e5f8:	d003      	beq.n	801e602 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 801e5fa:	69ba      	ldr	r2, [r7, #24]
 801e5fc:	693b      	ldr	r3, [r7, #16]
 801e5fe:	4313      	orrs	r3, r2
 801e600:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 801e602:	4a1a      	ldr	r2, [pc, #104]	; (801e66c <HAL_GPIO_Init+0x304>)
 801e604:	69bb      	ldr	r3, [r7, #24]
 801e606:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 801e608:	4b18      	ldr	r3, [pc, #96]	; (801e66c <HAL_GPIO_Init+0x304>)
 801e60a:	68db      	ldr	r3, [r3, #12]
 801e60c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 801e60e:	693b      	ldr	r3, [r7, #16]
 801e610:	43db      	mvns	r3, r3
 801e612:	69ba      	ldr	r2, [r7, #24]
 801e614:	4013      	ands	r3, r2
 801e616:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 801e618:	683b      	ldr	r3, [r7, #0]
 801e61a:	685b      	ldr	r3, [r3, #4]
 801e61c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 801e620:	2b00      	cmp	r3, #0
 801e622:	d003      	beq.n	801e62c <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 801e624:	69ba      	ldr	r2, [r7, #24]
 801e626:	693b      	ldr	r3, [r7, #16]
 801e628:	4313      	orrs	r3, r2
 801e62a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 801e62c:	4a0f      	ldr	r2, [pc, #60]	; (801e66c <HAL_GPIO_Init+0x304>)
 801e62e:	69bb      	ldr	r3, [r7, #24]
 801e630:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 801e632:	69fb      	ldr	r3, [r7, #28]
 801e634:	3301      	adds	r3, #1
 801e636:	61fb      	str	r3, [r7, #28]
 801e638:	69fb      	ldr	r3, [r7, #28]
 801e63a:	2b0f      	cmp	r3, #15
 801e63c:	f67f aea2 	bls.w	801e384 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 801e640:	bf00      	nop
 801e642:	bf00      	nop
 801e644:	3724      	adds	r7, #36	; 0x24
 801e646:	46bd      	mov	sp, r7
 801e648:	f85d 7b04 	ldr.w	r7, [sp], #4
 801e64c:	4770      	bx	lr
 801e64e:	bf00      	nop
 801e650:	40023800 	.word	0x40023800
 801e654:	40013800 	.word	0x40013800
 801e658:	40020000 	.word	0x40020000
 801e65c:	40020400 	.word	0x40020400
 801e660:	40020800 	.word	0x40020800
 801e664:	40020c00 	.word	0x40020c00
 801e668:	40021000 	.word	0x40021000
 801e66c:	40013c00 	.word	0x40013c00

0801e670 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 801e670:	b480      	push	{r7}
 801e672:	b087      	sub	sp, #28
 801e674:	af00      	add	r7, sp, #0
 801e676:	6078      	str	r0, [r7, #4]
 801e678:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 801e67a:	2300      	movs	r3, #0
 801e67c:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00U;
 801e67e:	2300      	movs	r3, #0
 801e680:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00U;
 801e682:	2300      	movs	r3, #0
 801e684:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  
  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 801e686:	2300      	movs	r3, #0
 801e688:	617b      	str	r3, [r7, #20]
 801e68a:	e0bb      	b.n	801e804 <HAL_GPIO_DeInit+0x194>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 801e68c:	2201      	movs	r2, #1
 801e68e:	697b      	ldr	r3, [r7, #20]
 801e690:	fa02 f303 	lsl.w	r3, r2, r3
 801e694:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 801e696:	683a      	ldr	r2, [r7, #0]
 801e698:	693b      	ldr	r3, [r7, #16]
 801e69a:	4013      	ands	r3, r2
 801e69c:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
 801e69e:	68fa      	ldr	r2, [r7, #12]
 801e6a0:	693b      	ldr	r3, [r7, #16]
 801e6a2:	429a      	cmp	r2, r3
 801e6a4:	f040 80ab 	bne.w	801e7fe <HAL_GPIO_DeInit+0x18e>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2U];
 801e6a8:	4a5c      	ldr	r2, [pc, #368]	; (801e81c <HAL_GPIO_DeInit+0x1ac>)
 801e6aa:	697b      	ldr	r3, [r7, #20]
 801e6ac:	089b      	lsrs	r3, r3, #2
 801e6ae:	3302      	adds	r3, #2
 801e6b0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 801e6b4:	60bb      	str	r3, [r7, #8]
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 801e6b6:	697b      	ldr	r3, [r7, #20]
 801e6b8:	f003 0303 	and.w	r3, r3, #3
 801e6bc:	009b      	lsls	r3, r3, #2
 801e6be:	220f      	movs	r2, #15
 801e6c0:	fa02 f303 	lsl.w	r3, r2, r3
 801e6c4:	68ba      	ldr	r2, [r7, #8]
 801e6c6:	4013      	ands	r3, r2
 801e6c8:	60bb      	str	r3, [r7, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 801e6ca:	687b      	ldr	r3, [r7, #4]
 801e6cc:	4a54      	ldr	r2, [pc, #336]	; (801e820 <HAL_GPIO_DeInit+0x1b0>)
 801e6ce:	4293      	cmp	r3, r2
 801e6d0:	d019      	beq.n	801e706 <HAL_GPIO_DeInit+0x96>
 801e6d2:	687b      	ldr	r3, [r7, #4]
 801e6d4:	4a53      	ldr	r2, [pc, #332]	; (801e824 <HAL_GPIO_DeInit+0x1b4>)
 801e6d6:	4293      	cmp	r3, r2
 801e6d8:	d013      	beq.n	801e702 <HAL_GPIO_DeInit+0x92>
 801e6da:	687b      	ldr	r3, [r7, #4]
 801e6dc:	4a52      	ldr	r2, [pc, #328]	; (801e828 <HAL_GPIO_DeInit+0x1b8>)
 801e6de:	4293      	cmp	r3, r2
 801e6e0:	d00d      	beq.n	801e6fe <HAL_GPIO_DeInit+0x8e>
 801e6e2:	687b      	ldr	r3, [r7, #4]
 801e6e4:	4a51      	ldr	r2, [pc, #324]	; (801e82c <HAL_GPIO_DeInit+0x1bc>)
 801e6e6:	4293      	cmp	r3, r2
 801e6e8:	d007      	beq.n	801e6fa <HAL_GPIO_DeInit+0x8a>
 801e6ea:	687b      	ldr	r3, [r7, #4]
 801e6ec:	4a50      	ldr	r2, [pc, #320]	; (801e830 <HAL_GPIO_DeInit+0x1c0>)
 801e6ee:	4293      	cmp	r3, r2
 801e6f0:	d101      	bne.n	801e6f6 <HAL_GPIO_DeInit+0x86>
 801e6f2:	2304      	movs	r3, #4
 801e6f4:	e008      	b.n	801e708 <HAL_GPIO_DeInit+0x98>
 801e6f6:	2307      	movs	r3, #7
 801e6f8:	e006      	b.n	801e708 <HAL_GPIO_DeInit+0x98>
 801e6fa:	2303      	movs	r3, #3
 801e6fc:	e004      	b.n	801e708 <HAL_GPIO_DeInit+0x98>
 801e6fe:	2302      	movs	r3, #2
 801e700:	e002      	b.n	801e708 <HAL_GPIO_DeInit+0x98>
 801e702:	2301      	movs	r3, #1
 801e704:	e000      	b.n	801e708 <HAL_GPIO_DeInit+0x98>
 801e706:	2300      	movs	r3, #0
 801e708:	697a      	ldr	r2, [r7, #20]
 801e70a:	f002 0203 	and.w	r2, r2, #3
 801e70e:	0092      	lsls	r2, r2, #2
 801e710:	4093      	lsls	r3, r2
 801e712:	68ba      	ldr	r2, [r7, #8]
 801e714:	429a      	cmp	r2, r3
 801e716:	d132      	bne.n	801e77e <HAL_GPIO_DeInit+0x10e>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 801e718:	4b46      	ldr	r3, [pc, #280]	; (801e834 <HAL_GPIO_DeInit+0x1c4>)
 801e71a:	681a      	ldr	r2, [r3, #0]
 801e71c:	68fb      	ldr	r3, [r7, #12]
 801e71e:	43db      	mvns	r3, r3
 801e720:	4944      	ldr	r1, [pc, #272]	; (801e834 <HAL_GPIO_DeInit+0x1c4>)
 801e722:	4013      	ands	r3, r2
 801e724:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 801e726:	4b43      	ldr	r3, [pc, #268]	; (801e834 <HAL_GPIO_DeInit+0x1c4>)
 801e728:	685a      	ldr	r2, [r3, #4]
 801e72a:	68fb      	ldr	r3, [r7, #12]
 801e72c:	43db      	mvns	r3, r3
 801e72e:	4941      	ldr	r1, [pc, #260]	; (801e834 <HAL_GPIO_DeInit+0x1c4>)
 801e730:	4013      	ands	r3, r2
 801e732:	604b      	str	r3, [r1, #4]
        
        /* Clear Rising Falling edge configuration */
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 801e734:	4b3f      	ldr	r3, [pc, #252]	; (801e834 <HAL_GPIO_DeInit+0x1c4>)
 801e736:	689a      	ldr	r2, [r3, #8]
 801e738:	68fb      	ldr	r3, [r7, #12]
 801e73a:	43db      	mvns	r3, r3
 801e73c:	493d      	ldr	r1, [pc, #244]	; (801e834 <HAL_GPIO_DeInit+0x1c4>)
 801e73e:	4013      	ands	r3, r2
 801e740:	608b      	str	r3, [r1, #8]
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 801e742:	4b3c      	ldr	r3, [pc, #240]	; (801e834 <HAL_GPIO_DeInit+0x1c4>)
 801e744:	68da      	ldr	r2, [r3, #12]
 801e746:	68fb      	ldr	r3, [r7, #12]
 801e748:	43db      	mvns	r3, r3
 801e74a:	493a      	ldr	r1, [pc, #232]	; (801e834 <HAL_GPIO_DeInit+0x1c4>)
 801e74c:	4013      	ands	r3, r2
 801e74e:	60cb      	str	r3, [r1, #12]

        /* Configure the External Interrupt or event for the current IO */
        tmp = 0x0FU << (4U * (position & 0x03U));
 801e750:	697b      	ldr	r3, [r7, #20]
 801e752:	f003 0303 	and.w	r3, r3, #3
 801e756:	009b      	lsls	r3, r3, #2
 801e758:	220f      	movs	r2, #15
 801e75a:	fa02 f303 	lsl.w	r3, r2, r3
 801e75e:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 801e760:	4a2e      	ldr	r2, [pc, #184]	; (801e81c <HAL_GPIO_DeInit+0x1ac>)
 801e762:	697b      	ldr	r3, [r7, #20]
 801e764:	089b      	lsrs	r3, r3, #2
 801e766:	3302      	adds	r3, #2
 801e768:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 801e76c:	68bb      	ldr	r3, [r7, #8]
 801e76e:	43da      	mvns	r2, r3
 801e770:	482a      	ldr	r0, [pc, #168]	; (801e81c <HAL_GPIO_DeInit+0x1ac>)
 801e772:	697b      	ldr	r3, [r7, #20]
 801e774:	089b      	lsrs	r3, r3, #2
 801e776:	400a      	ands	r2, r1
 801e778:	3302      	adds	r3, #2
 801e77a:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 801e77e:	687b      	ldr	r3, [r7, #4]
 801e780:	681a      	ldr	r2, [r3, #0]
 801e782:	697b      	ldr	r3, [r7, #20]
 801e784:	005b      	lsls	r3, r3, #1
 801e786:	2103      	movs	r1, #3
 801e788:	fa01 f303 	lsl.w	r3, r1, r3
 801e78c:	43db      	mvns	r3, r3
 801e78e:	401a      	ands	r2, r3
 801e790:	687b      	ldr	r3, [r7, #4]
 801e792:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 801e794:	697b      	ldr	r3, [r7, #20]
 801e796:	08da      	lsrs	r2, r3, #3
 801e798:	687b      	ldr	r3, [r7, #4]
 801e79a:	3208      	adds	r2, #8
 801e79c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 801e7a0:	697b      	ldr	r3, [r7, #20]
 801e7a2:	f003 0307 	and.w	r3, r3, #7
 801e7a6:	009b      	lsls	r3, r3, #2
 801e7a8:	220f      	movs	r2, #15
 801e7aa:	fa02 f303 	lsl.w	r3, r2, r3
 801e7ae:	43db      	mvns	r3, r3
 801e7b0:	697a      	ldr	r2, [r7, #20]
 801e7b2:	08d2      	lsrs	r2, r2, #3
 801e7b4:	4019      	ands	r1, r3
 801e7b6:	687b      	ldr	r3, [r7, #4]
 801e7b8:	3208      	adds	r2, #8
 801e7ba:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 801e7be:	687b      	ldr	r3, [r7, #4]
 801e7c0:	68da      	ldr	r2, [r3, #12]
 801e7c2:	697b      	ldr	r3, [r7, #20]
 801e7c4:	005b      	lsls	r3, r3, #1
 801e7c6:	2103      	movs	r1, #3
 801e7c8:	fa01 f303 	lsl.w	r3, r1, r3
 801e7cc:	43db      	mvns	r3, r3
 801e7ce:	401a      	ands	r2, r3
 801e7d0:	687b      	ldr	r3, [r7, #4]
 801e7d2:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 801e7d4:	687b      	ldr	r3, [r7, #4]
 801e7d6:	685a      	ldr	r2, [r3, #4]
 801e7d8:	2101      	movs	r1, #1
 801e7da:	697b      	ldr	r3, [r7, #20]
 801e7dc:	fa01 f303 	lsl.w	r3, r1, r3
 801e7e0:	43db      	mvns	r3, r3
 801e7e2:	401a      	ands	r2, r3
 801e7e4:	687b      	ldr	r3, [r7, #4]
 801e7e6:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 801e7e8:	687b      	ldr	r3, [r7, #4]
 801e7ea:	689a      	ldr	r2, [r3, #8]
 801e7ec:	697b      	ldr	r3, [r7, #20]
 801e7ee:	005b      	lsls	r3, r3, #1
 801e7f0:	2103      	movs	r1, #3
 801e7f2:	fa01 f303 	lsl.w	r3, r1, r3
 801e7f6:	43db      	mvns	r3, r3
 801e7f8:	401a      	ands	r2, r3
 801e7fa:	687b      	ldr	r3, [r7, #4]
 801e7fc:	609a      	str	r2, [r3, #8]
  for(position = 0U; position < GPIO_NUMBER; position++)
 801e7fe:	697b      	ldr	r3, [r7, #20]
 801e800:	3301      	adds	r3, #1
 801e802:	617b      	str	r3, [r7, #20]
 801e804:	697b      	ldr	r3, [r7, #20]
 801e806:	2b0f      	cmp	r3, #15
 801e808:	f67f af40 	bls.w	801e68c <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 801e80c:	bf00      	nop
 801e80e:	bf00      	nop
 801e810:	371c      	adds	r7, #28
 801e812:	46bd      	mov	sp, r7
 801e814:	f85d 7b04 	ldr.w	r7, [sp], #4
 801e818:	4770      	bx	lr
 801e81a:	bf00      	nop
 801e81c:	40013800 	.word	0x40013800
 801e820:	40020000 	.word	0x40020000
 801e824:	40020400 	.word	0x40020400
 801e828:	40020800 	.word	0x40020800
 801e82c:	40020c00 	.word	0x40020c00
 801e830:	40021000 	.word	0x40021000
 801e834:	40013c00 	.word	0x40013c00

0801e838 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 801e838:	b480      	push	{r7}
 801e83a:	b085      	sub	sp, #20
 801e83c:	af00      	add	r7, sp, #0
 801e83e:	6078      	str	r0, [r7, #4]
 801e840:	460b      	mov	r3, r1
 801e842:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 801e844:	687b      	ldr	r3, [r7, #4]
 801e846:	691a      	ldr	r2, [r3, #16]
 801e848:	887b      	ldrh	r3, [r7, #2]
 801e84a:	4013      	ands	r3, r2
 801e84c:	2b00      	cmp	r3, #0
 801e84e:	d002      	beq.n	801e856 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 801e850:	2301      	movs	r3, #1
 801e852:	73fb      	strb	r3, [r7, #15]
 801e854:	e001      	b.n	801e85a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 801e856:	2300      	movs	r3, #0
 801e858:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 801e85a:	7bfb      	ldrb	r3, [r7, #15]
}
 801e85c:	4618      	mov	r0, r3
 801e85e:	3714      	adds	r7, #20
 801e860:	46bd      	mov	sp, r7
 801e862:	f85d 7b04 	ldr.w	r7, [sp], #4
 801e866:	4770      	bx	lr

0801e868 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 801e868:	b480      	push	{r7}
 801e86a:	b083      	sub	sp, #12
 801e86c:	af00      	add	r7, sp, #0
 801e86e:	6078      	str	r0, [r7, #4]
 801e870:	460b      	mov	r3, r1
 801e872:	807b      	strh	r3, [r7, #2]
 801e874:	4613      	mov	r3, r2
 801e876:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 801e878:	787b      	ldrb	r3, [r7, #1]
 801e87a:	2b00      	cmp	r3, #0
 801e87c:	d003      	beq.n	801e886 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 801e87e:	887a      	ldrh	r2, [r7, #2]
 801e880:	687b      	ldr	r3, [r7, #4]
 801e882:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 801e884:	e003      	b.n	801e88e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 801e886:	887b      	ldrh	r3, [r7, #2]
 801e888:	041a      	lsls	r2, r3, #16
 801e88a:	687b      	ldr	r3, [r7, #4]
 801e88c:	619a      	str	r2, [r3, #24]
}
 801e88e:	bf00      	nop
 801e890:	370c      	adds	r7, #12
 801e892:	46bd      	mov	sp, r7
 801e894:	f85d 7b04 	ldr.w	r7, [sp], #4
 801e898:	4770      	bx	lr

0801e89a <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 801e89a:	b480      	push	{r7}
 801e89c:	b083      	sub	sp, #12
 801e89e:	af00      	add	r7, sp, #0
 801e8a0:	6078      	str	r0, [r7, #4]
 801e8a2:	460b      	mov	r3, r1
 801e8a4:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) == GPIO_Pin)
 801e8a6:	687b      	ldr	r3, [r7, #4]
 801e8a8:	695a      	ldr	r2, [r3, #20]
 801e8aa:	887b      	ldrh	r3, [r7, #2]
 801e8ac:	401a      	ands	r2, r3
 801e8ae:	887b      	ldrh	r3, [r7, #2]
 801e8b0:	429a      	cmp	r2, r3
 801e8b2:	d104      	bne.n	801e8be <HAL_GPIO_TogglePin+0x24>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 801e8b4:	887b      	ldrh	r3, [r7, #2]
 801e8b6:	041a      	lsls	r2, r3, #16
 801e8b8:	687b      	ldr	r3, [r7, #4]
 801e8ba:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = GPIO_Pin;
  }
}
 801e8bc:	e002      	b.n	801e8c4 <HAL_GPIO_TogglePin+0x2a>
    GPIOx->BSRR = GPIO_Pin;
 801e8be:	887a      	ldrh	r2, [r7, #2]
 801e8c0:	687b      	ldr	r3, [r7, #4]
 801e8c2:	619a      	str	r2, [r3, #24]
}
 801e8c4:	bf00      	nop
 801e8c6:	370c      	adds	r7, #12
 801e8c8:	46bd      	mov	sp, r7
 801e8ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 801e8ce:	4770      	bx	lr

0801e8d0 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 801e8d0:	b580      	push	{r7, lr}
 801e8d2:	b086      	sub	sp, #24
 801e8d4:	af00      	add	r7, sp, #0
 801e8d6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 801e8d8:	687b      	ldr	r3, [r7, #4]
 801e8da:	2b00      	cmp	r3, #0
 801e8dc:	d101      	bne.n	801e8e2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 801e8de:	2301      	movs	r3, #1
 801e8e0:	e25e      	b.n	801eda0 <HAL_RCC_OscConfig+0x4d0>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 801e8e2:	687b      	ldr	r3, [r7, #4]
 801e8e4:	681b      	ldr	r3, [r3, #0]
 801e8e6:	f003 0301 	and.w	r3, r3, #1
 801e8ea:	2b00      	cmp	r3, #0
 801e8ec:	d075      	beq.n	801e9da <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 801e8ee:	4b88      	ldr	r3, [pc, #544]	; (801eb10 <HAL_RCC_OscConfig+0x240>)
 801e8f0:	689b      	ldr	r3, [r3, #8]
 801e8f2:	f003 030c 	and.w	r3, r3, #12
 801e8f6:	2b04      	cmp	r3, #4
 801e8f8:	d00c      	beq.n	801e914 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 801e8fa:	4b85      	ldr	r3, [pc, #532]	; (801eb10 <HAL_RCC_OscConfig+0x240>)
 801e8fc:	689b      	ldr	r3, [r3, #8]
 801e8fe:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 801e902:	2b08      	cmp	r3, #8
 801e904:	d112      	bne.n	801e92c <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 801e906:	4b82      	ldr	r3, [pc, #520]	; (801eb10 <HAL_RCC_OscConfig+0x240>)
 801e908:	685b      	ldr	r3, [r3, #4]
 801e90a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 801e90e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 801e912:	d10b      	bne.n	801e92c <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 801e914:	4b7e      	ldr	r3, [pc, #504]	; (801eb10 <HAL_RCC_OscConfig+0x240>)
 801e916:	681b      	ldr	r3, [r3, #0]
 801e918:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 801e91c:	2b00      	cmp	r3, #0
 801e91e:	d05b      	beq.n	801e9d8 <HAL_RCC_OscConfig+0x108>
 801e920:	687b      	ldr	r3, [r7, #4]
 801e922:	685b      	ldr	r3, [r3, #4]
 801e924:	2b00      	cmp	r3, #0
 801e926:	d157      	bne.n	801e9d8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 801e928:	2301      	movs	r3, #1
 801e92a:	e239      	b.n	801eda0 <HAL_RCC_OscConfig+0x4d0>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 801e92c:	687b      	ldr	r3, [r7, #4]
 801e92e:	685b      	ldr	r3, [r3, #4]
 801e930:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 801e934:	d106      	bne.n	801e944 <HAL_RCC_OscConfig+0x74>
 801e936:	4b76      	ldr	r3, [pc, #472]	; (801eb10 <HAL_RCC_OscConfig+0x240>)
 801e938:	681b      	ldr	r3, [r3, #0]
 801e93a:	4a75      	ldr	r2, [pc, #468]	; (801eb10 <HAL_RCC_OscConfig+0x240>)
 801e93c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 801e940:	6013      	str	r3, [r2, #0]
 801e942:	e01d      	b.n	801e980 <HAL_RCC_OscConfig+0xb0>
 801e944:	687b      	ldr	r3, [r7, #4]
 801e946:	685b      	ldr	r3, [r3, #4]
 801e948:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 801e94c:	d10c      	bne.n	801e968 <HAL_RCC_OscConfig+0x98>
 801e94e:	4b70      	ldr	r3, [pc, #448]	; (801eb10 <HAL_RCC_OscConfig+0x240>)
 801e950:	681b      	ldr	r3, [r3, #0]
 801e952:	4a6f      	ldr	r2, [pc, #444]	; (801eb10 <HAL_RCC_OscConfig+0x240>)
 801e954:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 801e958:	6013      	str	r3, [r2, #0]
 801e95a:	4b6d      	ldr	r3, [pc, #436]	; (801eb10 <HAL_RCC_OscConfig+0x240>)
 801e95c:	681b      	ldr	r3, [r3, #0]
 801e95e:	4a6c      	ldr	r2, [pc, #432]	; (801eb10 <HAL_RCC_OscConfig+0x240>)
 801e960:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 801e964:	6013      	str	r3, [r2, #0]
 801e966:	e00b      	b.n	801e980 <HAL_RCC_OscConfig+0xb0>
 801e968:	4b69      	ldr	r3, [pc, #420]	; (801eb10 <HAL_RCC_OscConfig+0x240>)
 801e96a:	681b      	ldr	r3, [r3, #0]
 801e96c:	4a68      	ldr	r2, [pc, #416]	; (801eb10 <HAL_RCC_OscConfig+0x240>)
 801e96e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 801e972:	6013      	str	r3, [r2, #0]
 801e974:	4b66      	ldr	r3, [pc, #408]	; (801eb10 <HAL_RCC_OscConfig+0x240>)
 801e976:	681b      	ldr	r3, [r3, #0]
 801e978:	4a65      	ldr	r2, [pc, #404]	; (801eb10 <HAL_RCC_OscConfig+0x240>)
 801e97a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 801e97e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 801e980:	687b      	ldr	r3, [r7, #4]
 801e982:	685b      	ldr	r3, [r3, #4]
 801e984:	2b00      	cmp	r3, #0
 801e986:	d013      	beq.n	801e9b0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 801e988:	f7fd ff5c 	bl	801c844 <HAL_GetTick>
 801e98c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 801e98e:	e008      	b.n	801e9a2 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 801e990:	f7fd ff58 	bl	801c844 <HAL_GetTick>
 801e994:	4602      	mov	r2, r0
 801e996:	693b      	ldr	r3, [r7, #16]
 801e998:	1ad3      	subs	r3, r2, r3
 801e99a:	2b64      	cmp	r3, #100	; 0x64
 801e99c:	d901      	bls.n	801e9a2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 801e99e:	2303      	movs	r3, #3
 801e9a0:	e1fe      	b.n	801eda0 <HAL_RCC_OscConfig+0x4d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 801e9a2:	4b5b      	ldr	r3, [pc, #364]	; (801eb10 <HAL_RCC_OscConfig+0x240>)
 801e9a4:	681b      	ldr	r3, [r3, #0]
 801e9a6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 801e9aa:	2b00      	cmp	r3, #0
 801e9ac:	d0f0      	beq.n	801e990 <HAL_RCC_OscConfig+0xc0>
 801e9ae:	e014      	b.n	801e9da <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 801e9b0:	f7fd ff48 	bl	801c844 <HAL_GetTick>
 801e9b4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 801e9b6:	e008      	b.n	801e9ca <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 801e9b8:	f7fd ff44 	bl	801c844 <HAL_GetTick>
 801e9bc:	4602      	mov	r2, r0
 801e9be:	693b      	ldr	r3, [r7, #16]
 801e9c0:	1ad3      	subs	r3, r2, r3
 801e9c2:	2b64      	cmp	r3, #100	; 0x64
 801e9c4:	d901      	bls.n	801e9ca <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 801e9c6:	2303      	movs	r3, #3
 801e9c8:	e1ea      	b.n	801eda0 <HAL_RCC_OscConfig+0x4d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 801e9ca:	4b51      	ldr	r3, [pc, #324]	; (801eb10 <HAL_RCC_OscConfig+0x240>)
 801e9cc:	681b      	ldr	r3, [r3, #0]
 801e9ce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 801e9d2:	2b00      	cmp	r3, #0
 801e9d4:	d1f0      	bne.n	801e9b8 <HAL_RCC_OscConfig+0xe8>
 801e9d6:	e000      	b.n	801e9da <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 801e9d8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 801e9da:	687b      	ldr	r3, [r7, #4]
 801e9dc:	681b      	ldr	r3, [r3, #0]
 801e9de:	f003 0302 	and.w	r3, r3, #2
 801e9e2:	2b00      	cmp	r3, #0
 801e9e4:	d063      	beq.n	801eaae <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 801e9e6:	4b4a      	ldr	r3, [pc, #296]	; (801eb10 <HAL_RCC_OscConfig+0x240>)
 801e9e8:	689b      	ldr	r3, [r3, #8]
 801e9ea:	f003 030c 	and.w	r3, r3, #12
 801e9ee:	2b00      	cmp	r3, #0
 801e9f0:	d00b      	beq.n	801ea0a <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 801e9f2:	4b47      	ldr	r3, [pc, #284]	; (801eb10 <HAL_RCC_OscConfig+0x240>)
 801e9f4:	689b      	ldr	r3, [r3, #8]
 801e9f6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 801e9fa:	2b08      	cmp	r3, #8
 801e9fc:	d11c      	bne.n	801ea38 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 801e9fe:	4b44      	ldr	r3, [pc, #272]	; (801eb10 <HAL_RCC_OscConfig+0x240>)
 801ea00:	685b      	ldr	r3, [r3, #4]
 801ea02:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 801ea06:	2b00      	cmp	r3, #0
 801ea08:	d116      	bne.n	801ea38 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 801ea0a:	4b41      	ldr	r3, [pc, #260]	; (801eb10 <HAL_RCC_OscConfig+0x240>)
 801ea0c:	681b      	ldr	r3, [r3, #0]
 801ea0e:	f003 0302 	and.w	r3, r3, #2
 801ea12:	2b00      	cmp	r3, #0
 801ea14:	d005      	beq.n	801ea22 <HAL_RCC_OscConfig+0x152>
 801ea16:	687b      	ldr	r3, [r7, #4]
 801ea18:	68db      	ldr	r3, [r3, #12]
 801ea1a:	2b01      	cmp	r3, #1
 801ea1c:	d001      	beq.n	801ea22 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 801ea1e:	2301      	movs	r3, #1
 801ea20:	e1be      	b.n	801eda0 <HAL_RCC_OscConfig+0x4d0>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 801ea22:	4b3b      	ldr	r3, [pc, #236]	; (801eb10 <HAL_RCC_OscConfig+0x240>)
 801ea24:	681b      	ldr	r3, [r3, #0]
 801ea26:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 801ea2a:	687b      	ldr	r3, [r7, #4]
 801ea2c:	691b      	ldr	r3, [r3, #16]
 801ea2e:	00db      	lsls	r3, r3, #3
 801ea30:	4937      	ldr	r1, [pc, #220]	; (801eb10 <HAL_RCC_OscConfig+0x240>)
 801ea32:	4313      	orrs	r3, r2
 801ea34:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 801ea36:	e03a      	b.n	801eaae <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 801ea38:	687b      	ldr	r3, [r7, #4]
 801ea3a:	68db      	ldr	r3, [r3, #12]
 801ea3c:	2b00      	cmp	r3, #0
 801ea3e:	d020      	beq.n	801ea82 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 801ea40:	4b34      	ldr	r3, [pc, #208]	; (801eb14 <HAL_RCC_OscConfig+0x244>)
 801ea42:	2201      	movs	r2, #1
 801ea44:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 801ea46:	f7fd fefd 	bl	801c844 <HAL_GetTick>
 801ea4a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 801ea4c:	e008      	b.n	801ea60 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 801ea4e:	f7fd fef9 	bl	801c844 <HAL_GetTick>
 801ea52:	4602      	mov	r2, r0
 801ea54:	693b      	ldr	r3, [r7, #16]
 801ea56:	1ad3      	subs	r3, r2, r3
 801ea58:	2b02      	cmp	r3, #2
 801ea5a:	d901      	bls.n	801ea60 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 801ea5c:	2303      	movs	r3, #3
 801ea5e:	e19f      	b.n	801eda0 <HAL_RCC_OscConfig+0x4d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 801ea60:	4b2b      	ldr	r3, [pc, #172]	; (801eb10 <HAL_RCC_OscConfig+0x240>)
 801ea62:	681b      	ldr	r3, [r3, #0]
 801ea64:	f003 0302 	and.w	r3, r3, #2
 801ea68:	2b00      	cmp	r3, #0
 801ea6a:	d0f0      	beq.n	801ea4e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 801ea6c:	4b28      	ldr	r3, [pc, #160]	; (801eb10 <HAL_RCC_OscConfig+0x240>)
 801ea6e:	681b      	ldr	r3, [r3, #0]
 801ea70:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 801ea74:	687b      	ldr	r3, [r7, #4]
 801ea76:	691b      	ldr	r3, [r3, #16]
 801ea78:	00db      	lsls	r3, r3, #3
 801ea7a:	4925      	ldr	r1, [pc, #148]	; (801eb10 <HAL_RCC_OscConfig+0x240>)
 801ea7c:	4313      	orrs	r3, r2
 801ea7e:	600b      	str	r3, [r1, #0]
 801ea80:	e015      	b.n	801eaae <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 801ea82:	4b24      	ldr	r3, [pc, #144]	; (801eb14 <HAL_RCC_OscConfig+0x244>)
 801ea84:	2200      	movs	r2, #0
 801ea86:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 801ea88:	f7fd fedc 	bl	801c844 <HAL_GetTick>
 801ea8c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 801ea8e:	e008      	b.n	801eaa2 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 801ea90:	f7fd fed8 	bl	801c844 <HAL_GetTick>
 801ea94:	4602      	mov	r2, r0
 801ea96:	693b      	ldr	r3, [r7, #16]
 801ea98:	1ad3      	subs	r3, r2, r3
 801ea9a:	2b02      	cmp	r3, #2
 801ea9c:	d901      	bls.n	801eaa2 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 801ea9e:	2303      	movs	r3, #3
 801eaa0:	e17e      	b.n	801eda0 <HAL_RCC_OscConfig+0x4d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 801eaa2:	4b1b      	ldr	r3, [pc, #108]	; (801eb10 <HAL_RCC_OscConfig+0x240>)
 801eaa4:	681b      	ldr	r3, [r3, #0]
 801eaa6:	f003 0302 	and.w	r3, r3, #2
 801eaaa:	2b00      	cmp	r3, #0
 801eaac:	d1f0      	bne.n	801ea90 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 801eaae:	687b      	ldr	r3, [r7, #4]
 801eab0:	681b      	ldr	r3, [r3, #0]
 801eab2:	f003 0308 	and.w	r3, r3, #8
 801eab6:	2b00      	cmp	r3, #0
 801eab8:	d036      	beq.n	801eb28 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 801eaba:	687b      	ldr	r3, [r7, #4]
 801eabc:	695b      	ldr	r3, [r3, #20]
 801eabe:	2b00      	cmp	r3, #0
 801eac0:	d016      	beq.n	801eaf0 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 801eac2:	4b15      	ldr	r3, [pc, #84]	; (801eb18 <HAL_RCC_OscConfig+0x248>)
 801eac4:	2201      	movs	r2, #1
 801eac6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 801eac8:	f7fd febc 	bl	801c844 <HAL_GetTick>
 801eacc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 801eace:	e008      	b.n	801eae2 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 801ead0:	f7fd feb8 	bl	801c844 <HAL_GetTick>
 801ead4:	4602      	mov	r2, r0
 801ead6:	693b      	ldr	r3, [r7, #16]
 801ead8:	1ad3      	subs	r3, r2, r3
 801eada:	2b02      	cmp	r3, #2
 801eadc:	d901      	bls.n	801eae2 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 801eade:	2303      	movs	r3, #3
 801eae0:	e15e      	b.n	801eda0 <HAL_RCC_OscConfig+0x4d0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 801eae2:	4b0b      	ldr	r3, [pc, #44]	; (801eb10 <HAL_RCC_OscConfig+0x240>)
 801eae4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 801eae6:	f003 0302 	and.w	r3, r3, #2
 801eaea:	2b00      	cmp	r3, #0
 801eaec:	d0f0      	beq.n	801ead0 <HAL_RCC_OscConfig+0x200>
 801eaee:	e01b      	b.n	801eb28 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 801eaf0:	4b09      	ldr	r3, [pc, #36]	; (801eb18 <HAL_RCC_OscConfig+0x248>)
 801eaf2:	2200      	movs	r2, #0
 801eaf4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 801eaf6:	f7fd fea5 	bl	801c844 <HAL_GetTick>
 801eafa:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 801eafc:	e00e      	b.n	801eb1c <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 801eafe:	f7fd fea1 	bl	801c844 <HAL_GetTick>
 801eb02:	4602      	mov	r2, r0
 801eb04:	693b      	ldr	r3, [r7, #16]
 801eb06:	1ad3      	subs	r3, r2, r3
 801eb08:	2b02      	cmp	r3, #2
 801eb0a:	d907      	bls.n	801eb1c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 801eb0c:	2303      	movs	r3, #3
 801eb0e:	e147      	b.n	801eda0 <HAL_RCC_OscConfig+0x4d0>
 801eb10:	40023800 	.word	0x40023800
 801eb14:	42470000 	.word	0x42470000
 801eb18:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 801eb1c:	4b88      	ldr	r3, [pc, #544]	; (801ed40 <HAL_RCC_OscConfig+0x470>)
 801eb1e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 801eb20:	f003 0302 	and.w	r3, r3, #2
 801eb24:	2b00      	cmp	r3, #0
 801eb26:	d1ea      	bne.n	801eafe <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 801eb28:	687b      	ldr	r3, [r7, #4]
 801eb2a:	681b      	ldr	r3, [r3, #0]
 801eb2c:	f003 0304 	and.w	r3, r3, #4
 801eb30:	2b00      	cmp	r3, #0
 801eb32:	f000 8097 	beq.w	801ec64 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 801eb36:	2300      	movs	r3, #0
 801eb38:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 801eb3a:	4b81      	ldr	r3, [pc, #516]	; (801ed40 <HAL_RCC_OscConfig+0x470>)
 801eb3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801eb3e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 801eb42:	2b00      	cmp	r3, #0
 801eb44:	d10f      	bne.n	801eb66 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 801eb46:	2300      	movs	r3, #0
 801eb48:	60bb      	str	r3, [r7, #8]
 801eb4a:	4b7d      	ldr	r3, [pc, #500]	; (801ed40 <HAL_RCC_OscConfig+0x470>)
 801eb4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801eb4e:	4a7c      	ldr	r2, [pc, #496]	; (801ed40 <HAL_RCC_OscConfig+0x470>)
 801eb50:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 801eb54:	6413      	str	r3, [r2, #64]	; 0x40
 801eb56:	4b7a      	ldr	r3, [pc, #488]	; (801ed40 <HAL_RCC_OscConfig+0x470>)
 801eb58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801eb5a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 801eb5e:	60bb      	str	r3, [r7, #8]
 801eb60:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 801eb62:	2301      	movs	r3, #1
 801eb64:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 801eb66:	4b77      	ldr	r3, [pc, #476]	; (801ed44 <HAL_RCC_OscConfig+0x474>)
 801eb68:	681b      	ldr	r3, [r3, #0]
 801eb6a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 801eb6e:	2b00      	cmp	r3, #0
 801eb70:	d118      	bne.n	801eba4 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 801eb72:	4b74      	ldr	r3, [pc, #464]	; (801ed44 <HAL_RCC_OscConfig+0x474>)
 801eb74:	681b      	ldr	r3, [r3, #0]
 801eb76:	4a73      	ldr	r2, [pc, #460]	; (801ed44 <HAL_RCC_OscConfig+0x474>)
 801eb78:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 801eb7c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 801eb7e:	f7fd fe61 	bl	801c844 <HAL_GetTick>
 801eb82:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 801eb84:	e008      	b.n	801eb98 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 801eb86:	f7fd fe5d 	bl	801c844 <HAL_GetTick>
 801eb8a:	4602      	mov	r2, r0
 801eb8c:	693b      	ldr	r3, [r7, #16]
 801eb8e:	1ad3      	subs	r3, r2, r3
 801eb90:	2b02      	cmp	r3, #2
 801eb92:	d901      	bls.n	801eb98 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 801eb94:	2303      	movs	r3, #3
 801eb96:	e103      	b.n	801eda0 <HAL_RCC_OscConfig+0x4d0>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 801eb98:	4b6a      	ldr	r3, [pc, #424]	; (801ed44 <HAL_RCC_OscConfig+0x474>)
 801eb9a:	681b      	ldr	r3, [r3, #0]
 801eb9c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 801eba0:	2b00      	cmp	r3, #0
 801eba2:	d0f0      	beq.n	801eb86 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 801eba4:	687b      	ldr	r3, [r7, #4]
 801eba6:	689b      	ldr	r3, [r3, #8]
 801eba8:	2b01      	cmp	r3, #1
 801ebaa:	d106      	bne.n	801ebba <HAL_RCC_OscConfig+0x2ea>
 801ebac:	4b64      	ldr	r3, [pc, #400]	; (801ed40 <HAL_RCC_OscConfig+0x470>)
 801ebae:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801ebb0:	4a63      	ldr	r2, [pc, #396]	; (801ed40 <HAL_RCC_OscConfig+0x470>)
 801ebb2:	f043 0301 	orr.w	r3, r3, #1
 801ebb6:	6713      	str	r3, [r2, #112]	; 0x70
 801ebb8:	e01c      	b.n	801ebf4 <HAL_RCC_OscConfig+0x324>
 801ebba:	687b      	ldr	r3, [r7, #4]
 801ebbc:	689b      	ldr	r3, [r3, #8]
 801ebbe:	2b05      	cmp	r3, #5
 801ebc0:	d10c      	bne.n	801ebdc <HAL_RCC_OscConfig+0x30c>
 801ebc2:	4b5f      	ldr	r3, [pc, #380]	; (801ed40 <HAL_RCC_OscConfig+0x470>)
 801ebc4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801ebc6:	4a5e      	ldr	r2, [pc, #376]	; (801ed40 <HAL_RCC_OscConfig+0x470>)
 801ebc8:	f043 0304 	orr.w	r3, r3, #4
 801ebcc:	6713      	str	r3, [r2, #112]	; 0x70
 801ebce:	4b5c      	ldr	r3, [pc, #368]	; (801ed40 <HAL_RCC_OscConfig+0x470>)
 801ebd0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801ebd2:	4a5b      	ldr	r2, [pc, #364]	; (801ed40 <HAL_RCC_OscConfig+0x470>)
 801ebd4:	f043 0301 	orr.w	r3, r3, #1
 801ebd8:	6713      	str	r3, [r2, #112]	; 0x70
 801ebda:	e00b      	b.n	801ebf4 <HAL_RCC_OscConfig+0x324>
 801ebdc:	4b58      	ldr	r3, [pc, #352]	; (801ed40 <HAL_RCC_OscConfig+0x470>)
 801ebde:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801ebe0:	4a57      	ldr	r2, [pc, #348]	; (801ed40 <HAL_RCC_OscConfig+0x470>)
 801ebe2:	f023 0301 	bic.w	r3, r3, #1
 801ebe6:	6713      	str	r3, [r2, #112]	; 0x70
 801ebe8:	4b55      	ldr	r3, [pc, #340]	; (801ed40 <HAL_RCC_OscConfig+0x470>)
 801ebea:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801ebec:	4a54      	ldr	r2, [pc, #336]	; (801ed40 <HAL_RCC_OscConfig+0x470>)
 801ebee:	f023 0304 	bic.w	r3, r3, #4
 801ebf2:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 801ebf4:	687b      	ldr	r3, [r7, #4]
 801ebf6:	689b      	ldr	r3, [r3, #8]
 801ebf8:	2b00      	cmp	r3, #0
 801ebfa:	d015      	beq.n	801ec28 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 801ebfc:	f7fd fe22 	bl	801c844 <HAL_GetTick>
 801ec00:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 801ec02:	e00a      	b.n	801ec1a <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 801ec04:	f7fd fe1e 	bl	801c844 <HAL_GetTick>
 801ec08:	4602      	mov	r2, r0
 801ec0a:	693b      	ldr	r3, [r7, #16]
 801ec0c:	1ad3      	subs	r3, r2, r3
 801ec0e:	f241 3288 	movw	r2, #5000	; 0x1388
 801ec12:	4293      	cmp	r3, r2
 801ec14:	d901      	bls.n	801ec1a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 801ec16:	2303      	movs	r3, #3
 801ec18:	e0c2      	b.n	801eda0 <HAL_RCC_OscConfig+0x4d0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 801ec1a:	4b49      	ldr	r3, [pc, #292]	; (801ed40 <HAL_RCC_OscConfig+0x470>)
 801ec1c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801ec1e:	f003 0302 	and.w	r3, r3, #2
 801ec22:	2b00      	cmp	r3, #0
 801ec24:	d0ee      	beq.n	801ec04 <HAL_RCC_OscConfig+0x334>
 801ec26:	e014      	b.n	801ec52 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 801ec28:	f7fd fe0c 	bl	801c844 <HAL_GetTick>
 801ec2c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 801ec2e:	e00a      	b.n	801ec46 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 801ec30:	f7fd fe08 	bl	801c844 <HAL_GetTick>
 801ec34:	4602      	mov	r2, r0
 801ec36:	693b      	ldr	r3, [r7, #16]
 801ec38:	1ad3      	subs	r3, r2, r3
 801ec3a:	f241 3288 	movw	r2, #5000	; 0x1388
 801ec3e:	4293      	cmp	r3, r2
 801ec40:	d901      	bls.n	801ec46 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 801ec42:	2303      	movs	r3, #3
 801ec44:	e0ac      	b.n	801eda0 <HAL_RCC_OscConfig+0x4d0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 801ec46:	4b3e      	ldr	r3, [pc, #248]	; (801ed40 <HAL_RCC_OscConfig+0x470>)
 801ec48:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801ec4a:	f003 0302 	and.w	r3, r3, #2
 801ec4e:	2b00      	cmp	r3, #0
 801ec50:	d1ee      	bne.n	801ec30 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 801ec52:	7dfb      	ldrb	r3, [r7, #23]
 801ec54:	2b01      	cmp	r3, #1
 801ec56:	d105      	bne.n	801ec64 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 801ec58:	4b39      	ldr	r3, [pc, #228]	; (801ed40 <HAL_RCC_OscConfig+0x470>)
 801ec5a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801ec5c:	4a38      	ldr	r2, [pc, #224]	; (801ed40 <HAL_RCC_OscConfig+0x470>)
 801ec5e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 801ec62:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 801ec64:	687b      	ldr	r3, [r7, #4]
 801ec66:	699b      	ldr	r3, [r3, #24]
 801ec68:	2b00      	cmp	r3, #0
 801ec6a:	f000 8098 	beq.w	801ed9e <HAL_RCC_OscConfig+0x4ce>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 801ec6e:	4b34      	ldr	r3, [pc, #208]	; (801ed40 <HAL_RCC_OscConfig+0x470>)
 801ec70:	689b      	ldr	r3, [r3, #8]
 801ec72:	f003 030c 	and.w	r3, r3, #12
 801ec76:	2b08      	cmp	r3, #8
 801ec78:	d05c      	beq.n	801ed34 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 801ec7a:	687b      	ldr	r3, [r7, #4]
 801ec7c:	699b      	ldr	r3, [r3, #24]
 801ec7e:	2b02      	cmp	r3, #2
 801ec80:	d141      	bne.n	801ed06 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 801ec82:	4b31      	ldr	r3, [pc, #196]	; (801ed48 <HAL_RCC_OscConfig+0x478>)
 801ec84:	2200      	movs	r2, #0
 801ec86:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 801ec88:	f7fd fddc 	bl	801c844 <HAL_GetTick>
 801ec8c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 801ec8e:	e008      	b.n	801eca2 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 801ec90:	f7fd fdd8 	bl	801c844 <HAL_GetTick>
 801ec94:	4602      	mov	r2, r0
 801ec96:	693b      	ldr	r3, [r7, #16]
 801ec98:	1ad3      	subs	r3, r2, r3
 801ec9a:	2b02      	cmp	r3, #2
 801ec9c:	d901      	bls.n	801eca2 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 801ec9e:	2303      	movs	r3, #3
 801eca0:	e07e      	b.n	801eda0 <HAL_RCC_OscConfig+0x4d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 801eca2:	4b27      	ldr	r3, [pc, #156]	; (801ed40 <HAL_RCC_OscConfig+0x470>)
 801eca4:	681b      	ldr	r3, [r3, #0]
 801eca6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 801ecaa:	2b00      	cmp	r3, #0
 801ecac:	d1f0      	bne.n	801ec90 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 801ecae:	687b      	ldr	r3, [r7, #4]
 801ecb0:	69da      	ldr	r2, [r3, #28]
 801ecb2:	687b      	ldr	r3, [r7, #4]
 801ecb4:	6a1b      	ldr	r3, [r3, #32]
 801ecb6:	431a      	orrs	r2, r3
 801ecb8:	687b      	ldr	r3, [r7, #4]
 801ecba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801ecbc:	019b      	lsls	r3, r3, #6
 801ecbe:	431a      	orrs	r2, r3
 801ecc0:	687b      	ldr	r3, [r7, #4]
 801ecc2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801ecc4:	085b      	lsrs	r3, r3, #1
 801ecc6:	3b01      	subs	r3, #1
 801ecc8:	041b      	lsls	r3, r3, #16
 801ecca:	431a      	orrs	r2, r3
 801eccc:	687b      	ldr	r3, [r7, #4]
 801ecce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801ecd0:	061b      	lsls	r3, r3, #24
 801ecd2:	491b      	ldr	r1, [pc, #108]	; (801ed40 <HAL_RCC_OscConfig+0x470>)
 801ecd4:	4313      	orrs	r3, r2
 801ecd6:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 801ecd8:	4b1b      	ldr	r3, [pc, #108]	; (801ed48 <HAL_RCC_OscConfig+0x478>)
 801ecda:	2201      	movs	r2, #1
 801ecdc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 801ecde:	f7fd fdb1 	bl	801c844 <HAL_GetTick>
 801ece2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 801ece4:	e008      	b.n	801ecf8 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 801ece6:	f7fd fdad 	bl	801c844 <HAL_GetTick>
 801ecea:	4602      	mov	r2, r0
 801ecec:	693b      	ldr	r3, [r7, #16]
 801ecee:	1ad3      	subs	r3, r2, r3
 801ecf0:	2b02      	cmp	r3, #2
 801ecf2:	d901      	bls.n	801ecf8 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 801ecf4:	2303      	movs	r3, #3
 801ecf6:	e053      	b.n	801eda0 <HAL_RCC_OscConfig+0x4d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 801ecf8:	4b11      	ldr	r3, [pc, #68]	; (801ed40 <HAL_RCC_OscConfig+0x470>)
 801ecfa:	681b      	ldr	r3, [r3, #0]
 801ecfc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 801ed00:	2b00      	cmp	r3, #0
 801ed02:	d0f0      	beq.n	801ece6 <HAL_RCC_OscConfig+0x416>
 801ed04:	e04b      	b.n	801ed9e <HAL_RCC_OscConfig+0x4ce>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 801ed06:	4b10      	ldr	r3, [pc, #64]	; (801ed48 <HAL_RCC_OscConfig+0x478>)
 801ed08:	2200      	movs	r2, #0
 801ed0a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 801ed0c:	f7fd fd9a 	bl	801c844 <HAL_GetTick>
 801ed10:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 801ed12:	e008      	b.n	801ed26 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 801ed14:	f7fd fd96 	bl	801c844 <HAL_GetTick>
 801ed18:	4602      	mov	r2, r0
 801ed1a:	693b      	ldr	r3, [r7, #16]
 801ed1c:	1ad3      	subs	r3, r2, r3
 801ed1e:	2b02      	cmp	r3, #2
 801ed20:	d901      	bls.n	801ed26 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 801ed22:	2303      	movs	r3, #3
 801ed24:	e03c      	b.n	801eda0 <HAL_RCC_OscConfig+0x4d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 801ed26:	4b06      	ldr	r3, [pc, #24]	; (801ed40 <HAL_RCC_OscConfig+0x470>)
 801ed28:	681b      	ldr	r3, [r3, #0]
 801ed2a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 801ed2e:	2b00      	cmp	r3, #0
 801ed30:	d1f0      	bne.n	801ed14 <HAL_RCC_OscConfig+0x444>
 801ed32:	e034      	b.n	801ed9e <HAL_RCC_OscConfig+0x4ce>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 801ed34:	687b      	ldr	r3, [r7, #4]
 801ed36:	699b      	ldr	r3, [r3, #24]
 801ed38:	2b01      	cmp	r3, #1
 801ed3a:	d107      	bne.n	801ed4c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 801ed3c:	2301      	movs	r3, #1
 801ed3e:	e02f      	b.n	801eda0 <HAL_RCC_OscConfig+0x4d0>
 801ed40:	40023800 	.word	0x40023800
 801ed44:	40007000 	.word	0x40007000
 801ed48:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 801ed4c:	4b16      	ldr	r3, [pc, #88]	; (801eda8 <HAL_RCC_OscConfig+0x4d8>)
 801ed4e:	685b      	ldr	r3, [r3, #4]
 801ed50:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 801ed52:	68fb      	ldr	r3, [r7, #12]
 801ed54:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 801ed58:	687b      	ldr	r3, [r7, #4]
 801ed5a:	69db      	ldr	r3, [r3, #28]
 801ed5c:	429a      	cmp	r2, r3
 801ed5e:	d11c      	bne.n	801ed9a <HAL_RCC_OscConfig+0x4ca>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 801ed60:	68fb      	ldr	r3, [r7, #12]
 801ed62:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 801ed66:	687b      	ldr	r3, [r7, #4]
 801ed68:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 801ed6a:	429a      	cmp	r2, r3
 801ed6c:	d115      	bne.n	801ed9a <HAL_RCC_OscConfig+0x4ca>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 801ed6e:	68fa      	ldr	r2, [r7, #12]
 801ed70:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 801ed74:	4013      	ands	r3, r2
 801ed76:	687a      	ldr	r2, [r7, #4]
 801ed78:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 801ed7a:	4293      	cmp	r3, r2
 801ed7c:	d10d      	bne.n	801ed9a <HAL_RCC_OscConfig+0x4ca>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 801ed7e:	68fb      	ldr	r3, [r7, #12]
 801ed80:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 801ed84:	687b      	ldr	r3, [r7, #4]
 801ed86:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 801ed88:	429a      	cmp	r2, r3
 801ed8a:	d106      	bne.n	801ed9a <HAL_RCC_OscConfig+0x4ca>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 801ed8c:	68fb      	ldr	r3, [r7, #12]
 801ed8e:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 801ed92:	687b      	ldr	r3, [r7, #4]
 801ed94:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 801ed96:	429a      	cmp	r2, r3
 801ed98:	d001      	beq.n	801ed9e <HAL_RCC_OscConfig+0x4ce>
        {
          return HAL_ERROR;
 801ed9a:	2301      	movs	r3, #1
 801ed9c:	e000      	b.n	801eda0 <HAL_RCC_OscConfig+0x4d0>
        }
      }
    }
  }
  return HAL_OK;
 801ed9e:	2300      	movs	r3, #0
}
 801eda0:	4618      	mov	r0, r3
 801eda2:	3718      	adds	r7, #24
 801eda4:	46bd      	mov	sp, r7
 801eda6:	bd80      	pop	{r7, pc}
 801eda8:	40023800 	.word	0x40023800

0801edac <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 801edac:	b580      	push	{r7, lr}
 801edae:	b084      	sub	sp, #16
 801edb0:	af00      	add	r7, sp, #0
 801edb2:	6078      	str	r0, [r7, #4]
 801edb4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 801edb6:	687b      	ldr	r3, [r7, #4]
 801edb8:	2b00      	cmp	r3, #0
 801edba:	d101      	bne.n	801edc0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 801edbc:	2301      	movs	r3, #1
 801edbe:	e0cc      	b.n	801ef5a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 801edc0:	4b68      	ldr	r3, [pc, #416]	; (801ef64 <HAL_RCC_ClockConfig+0x1b8>)
 801edc2:	681b      	ldr	r3, [r3, #0]
 801edc4:	f003 030f 	and.w	r3, r3, #15
 801edc8:	683a      	ldr	r2, [r7, #0]
 801edca:	429a      	cmp	r2, r3
 801edcc:	d90c      	bls.n	801ede8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 801edce:	4b65      	ldr	r3, [pc, #404]	; (801ef64 <HAL_RCC_ClockConfig+0x1b8>)
 801edd0:	683a      	ldr	r2, [r7, #0]
 801edd2:	b2d2      	uxtb	r2, r2
 801edd4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 801edd6:	4b63      	ldr	r3, [pc, #396]	; (801ef64 <HAL_RCC_ClockConfig+0x1b8>)
 801edd8:	681b      	ldr	r3, [r3, #0]
 801edda:	f003 030f 	and.w	r3, r3, #15
 801edde:	683a      	ldr	r2, [r7, #0]
 801ede0:	429a      	cmp	r2, r3
 801ede2:	d001      	beq.n	801ede8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 801ede4:	2301      	movs	r3, #1
 801ede6:	e0b8      	b.n	801ef5a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 801ede8:	687b      	ldr	r3, [r7, #4]
 801edea:	681b      	ldr	r3, [r3, #0]
 801edec:	f003 0302 	and.w	r3, r3, #2
 801edf0:	2b00      	cmp	r3, #0
 801edf2:	d020      	beq.n	801ee36 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 801edf4:	687b      	ldr	r3, [r7, #4]
 801edf6:	681b      	ldr	r3, [r3, #0]
 801edf8:	f003 0304 	and.w	r3, r3, #4
 801edfc:	2b00      	cmp	r3, #0
 801edfe:	d005      	beq.n	801ee0c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 801ee00:	4b59      	ldr	r3, [pc, #356]	; (801ef68 <HAL_RCC_ClockConfig+0x1bc>)
 801ee02:	689b      	ldr	r3, [r3, #8]
 801ee04:	4a58      	ldr	r2, [pc, #352]	; (801ef68 <HAL_RCC_ClockConfig+0x1bc>)
 801ee06:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 801ee0a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 801ee0c:	687b      	ldr	r3, [r7, #4]
 801ee0e:	681b      	ldr	r3, [r3, #0]
 801ee10:	f003 0308 	and.w	r3, r3, #8
 801ee14:	2b00      	cmp	r3, #0
 801ee16:	d005      	beq.n	801ee24 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 801ee18:	4b53      	ldr	r3, [pc, #332]	; (801ef68 <HAL_RCC_ClockConfig+0x1bc>)
 801ee1a:	689b      	ldr	r3, [r3, #8]
 801ee1c:	4a52      	ldr	r2, [pc, #328]	; (801ef68 <HAL_RCC_ClockConfig+0x1bc>)
 801ee1e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 801ee22:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 801ee24:	4b50      	ldr	r3, [pc, #320]	; (801ef68 <HAL_RCC_ClockConfig+0x1bc>)
 801ee26:	689b      	ldr	r3, [r3, #8]
 801ee28:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 801ee2c:	687b      	ldr	r3, [r7, #4]
 801ee2e:	689b      	ldr	r3, [r3, #8]
 801ee30:	494d      	ldr	r1, [pc, #308]	; (801ef68 <HAL_RCC_ClockConfig+0x1bc>)
 801ee32:	4313      	orrs	r3, r2
 801ee34:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 801ee36:	687b      	ldr	r3, [r7, #4]
 801ee38:	681b      	ldr	r3, [r3, #0]
 801ee3a:	f003 0301 	and.w	r3, r3, #1
 801ee3e:	2b00      	cmp	r3, #0
 801ee40:	d044      	beq.n	801eecc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 801ee42:	687b      	ldr	r3, [r7, #4]
 801ee44:	685b      	ldr	r3, [r3, #4]
 801ee46:	2b01      	cmp	r3, #1
 801ee48:	d107      	bne.n	801ee5a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 801ee4a:	4b47      	ldr	r3, [pc, #284]	; (801ef68 <HAL_RCC_ClockConfig+0x1bc>)
 801ee4c:	681b      	ldr	r3, [r3, #0]
 801ee4e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 801ee52:	2b00      	cmp	r3, #0
 801ee54:	d119      	bne.n	801ee8a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 801ee56:	2301      	movs	r3, #1
 801ee58:	e07f      	b.n	801ef5a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 801ee5a:	687b      	ldr	r3, [r7, #4]
 801ee5c:	685b      	ldr	r3, [r3, #4]
 801ee5e:	2b02      	cmp	r3, #2
 801ee60:	d003      	beq.n	801ee6a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 801ee62:	687b      	ldr	r3, [r7, #4]
 801ee64:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 801ee66:	2b03      	cmp	r3, #3
 801ee68:	d107      	bne.n	801ee7a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 801ee6a:	4b3f      	ldr	r3, [pc, #252]	; (801ef68 <HAL_RCC_ClockConfig+0x1bc>)
 801ee6c:	681b      	ldr	r3, [r3, #0]
 801ee6e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 801ee72:	2b00      	cmp	r3, #0
 801ee74:	d109      	bne.n	801ee8a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 801ee76:	2301      	movs	r3, #1
 801ee78:	e06f      	b.n	801ef5a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 801ee7a:	4b3b      	ldr	r3, [pc, #236]	; (801ef68 <HAL_RCC_ClockConfig+0x1bc>)
 801ee7c:	681b      	ldr	r3, [r3, #0]
 801ee7e:	f003 0302 	and.w	r3, r3, #2
 801ee82:	2b00      	cmp	r3, #0
 801ee84:	d101      	bne.n	801ee8a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 801ee86:	2301      	movs	r3, #1
 801ee88:	e067      	b.n	801ef5a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 801ee8a:	4b37      	ldr	r3, [pc, #220]	; (801ef68 <HAL_RCC_ClockConfig+0x1bc>)
 801ee8c:	689b      	ldr	r3, [r3, #8]
 801ee8e:	f023 0203 	bic.w	r2, r3, #3
 801ee92:	687b      	ldr	r3, [r7, #4]
 801ee94:	685b      	ldr	r3, [r3, #4]
 801ee96:	4934      	ldr	r1, [pc, #208]	; (801ef68 <HAL_RCC_ClockConfig+0x1bc>)
 801ee98:	4313      	orrs	r3, r2
 801ee9a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 801ee9c:	f7fd fcd2 	bl	801c844 <HAL_GetTick>
 801eea0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 801eea2:	e00a      	b.n	801eeba <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 801eea4:	f7fd fcce 	bl	801c844 <HAL_GetTick>
 801eea8:	4602      	mov	r2, r0
 801eeaa:	68fb      	ldr	r3, [r7, #12]
 801eeac:	1ad3      	subs	r3, r2, r3
 801eeae:	f241 3288 	movw	r2, #5000	; 0x1388
 801eeb2:	4293      	cmp	r3, r2
 801eeb4:	d901      	bls.n	801eeba <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 801eeb6:	2303      	movs	r3, #3
 801eeb8:	e04f      	b.n	801ef5a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 801eeba:	4b2b      	ldr	r3, [pc, #172]	; (801ef68 <HAL_RCC_ClockConfig+0x1bc>)
 801eebc:	689b      	ldr	r3, [r3, #8]
 801eebe:	f003 020c 	and.w	r2, r3, #12
 801eec2:	687b      	ldr	r3, [r7, #4]
 801eec4:	685b      	ldr	r3, [r3, #4]
 801eec6:	009b      	lsls	r3, r3, #2
 801eec8:	429a      	cmp	r2, r3
 801eeca:	d1eb      	bne.n	801eea4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 801eecc:	4b25      	ldr	r3, [pc, #148]	; (801ef64 <HAL_RCC_ClockConfig+0x1b8>)
 801eece:	681b      	ldr	r3, [r3, #0]
 801eed0:	f003 030f 	and.w	r3, r3, #15
 801eed4:	683a      	ldr	r2, [r7, #0]
 801eed6:	429a      	cmp	r2, r3
 801eed8:	d20c      	bcs.n	801eef4 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 801eeda:	4b22      	ldr	r3, [pc, #136]	; (801ef64 <HAL_RCC_ClockConfig+0x1b8>)
 801eedc:	683a      	ldr	r2, [r7, #0]
 801eede:	b2d2      	uxtb	r2, r2
 801eee0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 801eee2:	4b20      	ldr	r3, [pc, #128]	; (801ef64 <HAL_RCC_ClockConfig+0x1b8>)
 801eee4:	681b      	ldr	r3, [r3, #0]
 801eee6:	f003 030f 	and.w	r3, r3, #15
 801eeea:	683a      	ldr	r2, [r7, #0]
 801eeec:	429a      	cmp	r2, r3
 801eeee:	d001      	beq.n	801eef4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 801eef0:	2301      	movs	r3, #1
 801eef2:	e032      	b.n	801ef5a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 801eef4:	687b      	ldr	r3, [r7, #4]
 801eef6:	681b      	ldr	r3, [r3, #0]
 801eef8:	f003 0304 	and.w	r3, r3, #4
 801eefc:	2b00      	cmp	r3, #0
 801eefe:	d008      	beq.n	801ef12 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 801ef00:	4b19      	ldr	r3, [pc, #100]	; (801ef68 <HAL_RCC_ClockConfig+0x1bc>)
 801ef02:	689b      	ldr	r3, [r3, #8]
 801ef04:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 801ef08:	687b      	ldr	r3, [r7, #4]
 801ef0a:	68db      	ldr	r3, [r3, #12]
 801ef0c:	4916      	ldr	r1, [pc, #88]	; (801ef68 <HAL_RCC_ClockConfig+0x1bc>)
 801ef0e:	4313      	orrs	r3, r2
 801ef10:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 801ef12:	687b      	ldr	r3, [r7, #4]
 801ef14:	681b      	ldr	r3, [r3, #0]
 801ef16:	f003 0308 	and.w	r3, r3, #8
 801ef1a:	2b00      	cmp	r3, #0
 801ef1c:	d009      	beq.n	801ef32 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 801ef1e:	4b12      	ldr	r3, [pc, #72]	; (801ef68 <HAL_RCC_ClockConfig+0x1bc>)
 801ef20:	689b      	ldr	r3, [r3, #8]
 801ef22:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 801ef26:	687b      	ldr	r3, [r7, #4]
 801ef28:	691b      	ldr	r3, [r3, #16]
 801ef2a:	00db      	lsls	r3, r3, #3
 801ef2c:	490e      	ldr	r1, [pc, #56]	; (801ef68 <HAL_RCC_ClockConfig+0x1bc>)
 801ef2e:	4313      	orrs	r3, r2
 801ef30:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 801ef32:	f000 f821 	bl	801ef78 <HAL_RCC_GetSysClockFreq>
 801ef36:	4602      	mov	r2, r0
 801ef38:	4b0b      	ldr	r3, [pc, #44]	; (801ef68 <HAL_RCC_ClockConfig+0x1bc>)
 801ef3a:	689b      	ldr	r3, [r3, #8]
 801ef3c:	091b      	lsrs	r3, r3, #4
 801ef3e:	f003 030f 	and.w	r3, r3, #15
 801ef42:	490a      	ldr	r1, [pc, #40]	; (801ef6c <HAL_RCC_ClockConfig+0x1c0>)
 801ef44:	5ccb      	ldrb	r3, [r1, r3]
 801ef46:	fa22 f303 	lsr.w	r3, r2, r3
 801ef4a:	4a09      	ldr	r2, [pc, #36]	; (801ef70 <HAL_RCC_ClockConfig+0x1c4>)
 801ef4c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 801ef4e:	4b09      	ldr	r3, [pc, #36]	; (801ef74 <HAL_RCC_ClockConfig+0x1c8>)
 801ef50:	681b      	ldr	r3, [r3, #0]
 801ef52:	4618      	mov	r0, r3
 801ef54:	f7fd fc32 	bl	801c7bc <HAL_InitTick>

  return HAL_OK;
 801ef58:	2300      	movs	r3, #0
}
 801ef5a:	4618      	mov	r0, r3
 801ef5c:	3710      	adds	r7, #16
 801ef5e:	46bd      	mov	sp, r7
 801ef60:	bd80      	pop	{r7, pc}
 801ef62:	bf00      	nop
 801ef64:	40023c00 	.word	0x40023c00
 801ef68:	40023800 	.word	0x40023800
 801ef6c:	08028e50 	.word	0x08028e50
 801ef70:	20000000 	.word	0x20000000
 801ef74:	20000100 	.word	0x20000100

0801ef78 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 801ef78:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 801ef7c:	b090      	sub	sp, #64	; 0x40
 801ef7e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 801ef80:	2300      	movs	r3, #0
 801ef82:	637b      	str	r3, [r7, #52]	; 0x34
 801ef84:	2300      	movs	r3, #0
 801ef86:	63fb      	str	r3, [r7, #60]	; 0x3c
 801ef88:	2300      	movs	r3, #0
 801ef8a:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 801ef8c:	2300      	movs	r3, #0
 801ef8e:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 801ef90:	4b59      	ldr	r3, [pc, #356]	; (801f0f8 <HAL_RCC_GetSysClockFreq+0x180>)
 801ef92:	689b      	ldr	r3, [r3, #8]
 801ef94:	f003 030c 	and.w	r3, r3, #12
 801ef98:	2b08      	cmp	r3, #8
 801ef9a:	d00d      	beq.n	801efb8 <HAL_RCC_GetSysClockFreq+0x40>
 801ef9c:	2b08      	cmp	r3, #8
 801ef9e:	f200 80a1 	bhi.w	801f0e4 <HAL_RCC_GetSysClockFreq+0x16c>
 801efa2:	2b00      	cmp	r3, #0
 801efa4:	d002      	beq.n	801efac <HAL_RCC_GetSysClockFreq+0x34>
 801efa6:	2b04      	cmp	r3, #4
 801efa8:	d003      	beq.n	801efb2 <HAL_RCC_GetSysClockFreq+0x3a>
 801efaa:	e09b      	b.n	801f0e4 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 801efac:	4b53      	ldr	r3, [pc, #332]	; (801f0fc <HAL_RCC_GetSysClockFreq+0x184>)
 801efae:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 801efb0:	e09b      	b.n	801f0ea <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 801efb2:	4b53      	ldr	r3, [pc, #332]	; (801f100 <HAL_RCC_GetSysClockFreq+0x188>)
 801efb4:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 801efb6:	e098      	b.n	801f0ea <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 801efb8:	4b4f      	ldr	r3, [pc, #316]	; (801f0f8 <HAL_RCC_GetSysClockFreq+0x180>)
 801efba:	685b      	ldr	r3, [r3, #4]
 801efbc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 801efc0:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 801efc2:	4b4d      	ldr	r3, [pc, #308]	; (801f0f8 <HAL_RCC_GetSysClockFreq+0x180>)
 801efc4:	685b      	ldr	r3, [r3, #4]
 801efc6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 801efca:	2b00      	cmp	r3, #0
 801efcc:	d028      	beq.n	801f020 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 801efce:	4b4a      	ldr	r3, [pc, #296]	; (801f0f8 <HAL_RCC_GetSysClockFreq+0x180>)
 801efd0:	685b      	ldr	r3, [r3, #4]
 801efd2:	099b      	lsrs	r3, r3, #6
 801efd4:	2200      	movs	r2, #0
 801efd6:	623b      	str	r3, [r7, #32]
 801efd8:	627a      	str	r2, [r7, #36]	; 0x24
 801efda:	6a3b      	ldr	r3, [r7, #32]
 801efdc:	f3c3 0008 	ubfx	r0, r3, #0, #9
 801efe0:	2100      	movs	r1, #0
 801efe2:	4b47      	ldr	r3, [pc, #284]	; (801f100 <HAL_RCC_GetSysClockFreq+0x188>)
 801efe4:	fb03 f201 	mul.w	r2, r3, r1
 801efe8:	2300      	movs	r3, #0
 801efea:	fb00 f303 	mul.w	r3, r0, r3
 801efee:	4413      	add	r3, r2
 801eff0:	4a43      	ldr	r2, [pc, #268]	; (801f100 <HAL_RCC_GetSysClockFreq+0x188>)
 801eff2:	fba0 1202 	umull	r1, r2, r0, r2
 801eff6:	62fa      	str	r2, [r7, #44]	; 0x2c
 801eff8:	460a      	mov	r2, r1
 801effa:	62ba      	str	r2, [r7, #40]	; 0x28
 801effc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 801effe:	4413      	add	r3, r2
 801f000:	62fb      	str	r3, [r7, #44]	; 0x2c
 801f002:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801f004:	2200      	movs	r2, #0
 801f006:	61bb      	str	r3, [r7, #24]
 801f008:	61fa      	str	r2, [r7, #28]
 801f00a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 801f00e:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 801f012:	f7f2 f9a1 	bl	8011358 <__aeabi_uldivmod>
 801f016:	4602      	mov	r2, r0
 801f018:	460b      	mov	r3, r1
 801f01a:	4613      	mov	r3, r2
 801f01c:	63fb      	str	r3, [r7, #60]	; 0x3c
 801f01e:	e053      	b.n	801f0c8 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 801f020:	4b35      	ldr	r3, [pc, #212]	; (801f0f8 <HAL_RCC_GetSysClockFreq+0x180>)
 801f022:	685b      	ldr	r3, [r3, #4]
 801f024:	099b      	lsrs	r3, r3, #6
 801f026:	2200      	movs	r2, #0
 801f028:	613b      	str	r3, [r7, #16]
 801f02a:	617a      	str	r2, [r7, #20]
 801f02c:	693b      	ldr	r3, [r7, #16]
 801f02e:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 801f032:	f04f 0b00 	mov.w	fp, #0
 801f036:	4652      	mov	r2, sl
 801f038:	465b      	mov	r3, fp
 801f03a:	f04f 0000 	mov.w	r0, #0
 801f03e:	f04f 0100 	mov.w	r1, #0
 801f042:	0159      	lsls	r1, r3, #5
 801f044:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 801f048:	0150      	lsls	r0, r2, #5
 801f04a:	4602      	mov	r2, r0
 801f04c:	460b      	mov	r3, r1
 801f04e:	ebb2 080a 	subs.w	r8, r2, sl
 801f052:	eb63 090b 	sbc.w	r9, r3, fp
 801f056:	f04f 0200 	mov.w	r2, #0
 801f05a:	f04f 0300 	mov.w	r3, #0
 801f05e:	ea4f 1389 	mov.w	r3, r9, lsl #6
 801f062:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 801f066:	ea4f 1288 	mov.w	r2, r8, lsl #6
 801f06a:	ebb2 0408 	subs.w	r4, r2, r8
 801f06e:	eb63 0509 	sbc.w	r5, r3, r9
 801f072:	f04f 0200 	mov.w	r2, #0
 801f076:	f04f 0300 	mov.w	r3, #0
 801f07a:	00eb      	lsls	r3, r5, #3
 801f07c:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 801f080:	00e2      	lsls	r2, r4, #3
 801f082:	4614      	mov	r4, r2
 801f084:	461d      	mov	r5, r3
 801f086:	eb14 030a 	adds.w	r3, r4, sl
 801f08a:	603b      	str	r3, [r7, #0]
 801f08c:	eb45 030b 	adc.w	r3, r5, fp
 801f090:	607b      	str	r3, [r7, #4]
 801f092:	f04f 0200 	mov.w	r2, #0
 801f096:	f04f 0300 	mov.w	r3, #0
 801f09a:	e9d7 4500 	ldrd	r4, r5, [r7]
 801f09e:	4629      	mov	r1, r5
 801f0a0:	028b      	lsls	r3, r1, #10
 801f0a2:	4621      	mov	r1, r4
 801f0a4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 801f0a8:	4621      	mov	r1, r4
 801f0aa:	028a      	lsls	r2, r1, #10
 801f0ac:	4610      	mov	r0, r2
 801f0ae:	4619      	mov	r1, r3
 801f0b0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801f0b2:	2200      	movs	r2, #0
 801f0b4:	60bb      	str	r3, [r7, #8]
 801f0b6:	60fa      	str	r2, [r7, #12]
 801f0b8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 801f0bc:	f7f2 f94c 	bl	8011358 <__aeabi_uldivmod>
 801f0c0:	4602      	mov	r2, r0
 801f0c2:	460b      	mov	r3, r1
 801f0c4:	4613      	mov	r3, r2
 801f0c6:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 801f0c8:	4b0b      	ldr	r3, [pc, #44]	; (801f0f8 <HAL_RCC_GetSysClockFreq+0x180>)
 801f0ca:	685b      	ldr	r3, [r3, #4]
 801f0cc:	0c1b      	lsrs	r3, r3, #16
 801f0ce:	f003 0303 	and.w	r3, r3, #3
 801f0d2:	3301      	adds	r3, #1
 801f0d4:	005b      	lsls	r3, r3, #1
 801f0d6:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 801f0d8:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 801f0da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801f0dc:	fbb2 f3f3 	udiv	r3, r2, r3
 801f0e0:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 801f0e2:	e002      	b.n	801f0ea <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 801f0e4:	4b05      	ldr	r3, [pc, #20]	; (801f0fc <HAL_RCC_GetSysClockFreq+0x184>)
 801f0e6:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 801f0e8:	bf00      	nop
    }
  }
  return sysclockfreq;
 801f0ea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 801f0ec:	4618      	mov	r0, r3
 801f0ee:	3740      	adds	r7, #64	; 0x40
 801f0f0:	46bd      	mov	sp, r7
 801f0f2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 801f0f6:	bf00      	nop
 801f0f8:	40023800 	.word	0x40023800
 801f0fc:	00f42400 	.word	0x00f42400
 801f100:	017d7840 	.word	0x017d7840

0801f104 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 801f104:	b480      	push	{r7}
 801f106:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 801f108:	4b03      	ldr	r3, [pc, #12]	; (801f118 <HAL_RCC_GetHCLKFreq+0x14>)
 801f10a:	681b      	ldr	r3, [r3, #0]
}
 801f10c:	4618      	mov	r0, r3
 801f10e:	46bd      	mov	sp, r7
 801f110:	f85d 7b04 	ldr.w	r7, [sp], #4
 801f114:	4770      	bx	lr
 801f116:	bf00      	nop
 801f118:	20000000 	.word	0x20000000

0801f11c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 801f11c:	b580      	push	{r7, lr}
 801f11e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 801f120:	f7ff fff0 	bl	801f104 <HAL_RCC_GetHCLKFreq>
 801f124:	4602      	mov	r2, r0
 801f126:	4b05      	ldr	r3, [pc, #20]	; (801f13c <HAL_RCC_GetPCLK1Freq+0x20>)
 801f128:	689b      	ldr	r3, [r3, #8]
 801f12a:	0a9b      	lsrs	r3, r3, #10
 801f12c:	f003 0307 	and.w	r3, r3, #7
 801f130:	4903      	ldr	r1, [pc, #12]	; (801f140 <HAL_RCC_GetPCLK1Freq+0x24>)
 801f132:	5ccb      	ldrb	r3, [r1, r3]
 801f134:	fa22 f303 	lsr.w	r3, r2, r3
}
 801f138:	4618      	mov	r0, r3
 801f13a:	bd80      	pop	{r7, pc}
 801f13c:	40023800 	.word	0x40023800
 801f140:	08028e60 	.word	0x08028e60

0801f144 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 801f144:	b580      	push	{r7, lr}
 801f146:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 801f148:	f7ff ffdc 	bl	801f104 <HAL_RCC_GetHCLKFreq>
 801f14c:	4602      	mov	r2, r0
 801f14e:	4b05      	ldr	r3, [pc, #20]	; (801f164 <HAL_RCC_GetPCLK2Freq+0x20>)
 801f150:	689b      	ldr	r3, [r3, #8]
 801f152:	0b5b      	lsrs	r3, r3, #13
 801f154:	f003 0307 	and.w	r3, r3, #7
 801f158:	4903      	ldr	r1, [pc, #12]	; (801f168 <HAL_RCC_GetPCLK2Freq+0x24>)
 801f15a:	5ccb      	ldrb	r3, [r1, r3]
 801f15c:	fa22 f303 	lsr.w	r3, r2, r3
}
 801f160:	4618      	mov	r0, r3
 801f162:	bd80      	pop	{r7, pc}
 801f164:	40023800 	.word	0x40023800
 801f168:	08028e60 	.word	0x08028e60

0801f16c <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 801f16c:	b580      	push	{r7, lr}
 801f16e:	b086      	sub	sp, #24
 801f170:	af00      	add	r7, sp, #0
 801f172:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 801f174:	2300      	movs	r3, #0
 801f176:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 801f178:	2300      	movs	r3, #0
 801f17a:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 801f17c:	687b      	ldr	r3, [r7, #4]
 801f17e:	681b      	ldr	r3, [r3, #0]
 801f180:	f003 0301 	and.w	r3, r3, #1
 801f184:	2b00      	cmp	r3, #0
 801f186:	d105      	bne.n	801f194 <HAL_RCCEx_PeriphCLKConfig+0x28>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 801f188:	687b      	ldr	r3, [r7, #4]
 801f18a:	681b      	ldr	r3, [r3, #0]
 801f18c:	f003 0304 	and.w	r3, r3, #4
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 801f190:	2b00      	cmp	r3, #0
 801f192:	d038      	beq.n	801f206 <HAL_RCCEx_PeriphCLKConfig+0x9a>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 801f194:	4b68      	ldr	r3, [pc, #416]	; (801f338 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 801f196:	2200      	movs	r2, #0
 801f198:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 801f19a:	f7fd fb53 	bl	801c844 <HAL_GetTick>
 801f19e:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 801f1a0:	e008      	b.n	801f1b4 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 801f1a2:	f7fd fb4f 	bl	801c844 <HAL_GetTick>
 801f1a6:	4602      	mov	r2, r0
 801f1a8:	697b      	ldr	r3, [r7, #20]
 801f1aa:	1ad3      	subs	r3, r2, r3
 801f1ac:	2b02      	cmp	r3, #2
 801f1ae:	d901      	bls.n	801f1b4 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 801f1b0:	2303      	movs	r3, #3
 801f1b2:	e0bd      	b.n	801f330 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 801f1b4:	4b61      	ldr	r3, [pc, #388]	; (801f33c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 801f1b6:	681b      	ldr	r3, [r3, #0]
 801f1b8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 801f1bc:	2b00      	cmp	r3, #0
 801f1be:	d1f0      	bne.n	801f1a2 <HAL_RCCEx_PeriphCLKConfig+0x36>

#if defined(STM32F411xE)
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
 801f1c0:	687b      	ldr	r3, [r7, #4]
 801f1c2:	685a      	ldr	r2, [r3, #4]
 801f1c4:	687b      	ldr	r3, [r7, #4]
 801f1c6:	689b      	ldr	r3, [r3, #8]
 801f1c8:	019b      	lsls	r3, r3, #6
 801f1ca:	431a      	orrs	r2, r3
 801f1cc:	687b      	ldr	r3, [r7, #4]
 801f1ce:	68db      	ldr	r3, [r3, #12]
 801f1d0:	071b      	lsls	r3, r3, #28
 801f1d2:	495a      	ldr	r1, [pc, #360]	; (801f33c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 801f1d4:	4313      	orrs	r3, r2
 801f1d6:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 801f1da:	4b57      	ldr	r3, [pc, #348]	; (801f338 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 801f1dc:	2201      	movs	r2, #1
 801f1de:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 801f1e0:	f7fd fb30 	bl	801c844 <HAL_GetTick>
 801f1e4:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 801f1e6:	e008      	b.n	801f1fa <HAL_RCCEx_PeriphCLKConfig+0x8e>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 801f1e8:	f7fd fb2c 	bl	801c844 <HAL_GetTick>
 801f1ec:	4602      	mov	r2, r0
 801f1ee:	697b      	ldr	r3, [r7, #20]
 801f1f0:	1ad3      	subs	r3, r2, r3
 801f1f2:	2b02      	cmp	r3, #2
 801f1f4:	d901      	bls.n	801f1fa <HAL_RCCEx_PeriphCLKConfig+0x8e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 801f1f6:	2303      	movs	r3, #3
 801f1f8:	e09a      	b.n	801f330 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 801f1fa:	4b50      	ldr	r3, [pc, #320]	; (801f33c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 801f1fc:	681b      	ldr	r3, [r3, #0]
 801f1fe:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 801f202:	2b00      	cmp	r3, #0
 801f204:	d0f0      	beq.n	801f1e8 <HAL_RCCEx_PeriphCLKConfig+0x7c>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 801f206:	687b      	ldr	r3, [r7, #4]
 801f208:	681b      	ldr	r3, [r3, #0]
 801f20a:	f003 0302 	and.w	r3, r3, #2
 801f20e:	2b00      	cmp	r3, #0
 801f210:	f000 8083 	beq.w	801f31a <HAL_RCCEx_PeriphCLKConfig+0x1ae>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 801f214:	2300      	movs	r3, #0
 801f216:	60fb      	str	r3, [r7, #12]
 801f218:	4b48      	ldr	r3, [pc, #288]	; (801f33c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 801f21a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801f21c:	4a47      	ldr	r2, [pc, #284]	; (801f33c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 801f21e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 801f222:	6413      	str	r3, [r2, #64]	; 0x40
 801f224:	4b45      	ldr	r3, [pc, #276]	; (801f33c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 801f226:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801f228:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 801f22c:	60fb      	str	r3, [r7, #12]
 801f22e:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 801f230:	4b43      	ldr	r3, [pc, #268]	; (801f340 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 801f232:	681b      	ldr	r3, [r3, #0]
 801f234:	4a42      	ldr	r2, [pc, #264]	; (801f340 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 801f236:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 801f23a:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 801f23c:	f7fd fb02 	bl	801c844 <HAL_GetTick>
 801f240:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 801f242:	e008      	b.n	801f256 <HAL_RCCEx_PeriphCLKConfig+0xea>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 801f244:	f7fd fafe 	bl	801c844 <HAL_GetTick>
 801f248:	4602      	mov	r2, r0
 801f24a:	697b      	ldr	r3, [r7, #20]
 801f24c:	1ad3      	subs	r3, r2, r3
 801f24e:	2b02      	cmp	r3, #2
 801f250:	d901      	bls.n	801f256 <HAL_RCCEx_PeriphCLKConfig+0xea>
      {
        return HAL_TIMEOUT;
 801f252:	2303      	movs	r3, #3
 801f254:	e06c      	b.n	801f330 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 801f256:	4b3a      	ldr	r3, [pc, #232]	; (801f340 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 801f258:	681b      	ldr	r3, [r3, #0]
 801f25a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 801f25e:	2b00      	cmp	r3, #0
 801f260:	d0f0      	beq.n	801f244 <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 801f262:	4b36      	ldr	r3, [pc, #216]	; (801f33c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 801f264:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801f266:	f403 7340 	and.w	r3, r3, #768	; 0x300
 801f26a:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 801f26c:	693b      	ldr	r3, [r7, #16]
 801f26e:	2b00      	cmp	r3, #0
 801f270:	d02f      	beq.n	801f2d2 <HAL_RCCEx_PeriphCLKConfig+0x166>
 801f272:	687b      	ldr	r3, [r7, #4]
 801f274:	691b      	ldr	r3, [r3, #16]
 801f276:	f403 7340 	and.w	r3, r3, #768	; 0x300
 801f27a:	693a      	ldr	r2, [r7, #16]
 801f27c:	429a      	cmp	r2, r3
 801f27e:	d028      	beq.n	801f2d2 <HAL_RCCEx_PeriphCLKConfig+0x166>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 801f280:	4b2e      	ldr	r3, [pc, #184]	; (801f33c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 801f282:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801f284:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 801f288:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 801f28a:	4b2e      	ldr	r3, [pc, #184]	; (801f344 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 801f28c:	2201      	movs	r2, #1
 801f28e:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 801f290:	4b2c      	ldr	r3, [pc, #176]	; (801f344 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 801f292:	2200      	movs	r2, #0
 801f294:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 801f296:	4a29      	ldr	r2, [pc, #164]	; (801f33c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 801f298:	693b      	ldr	r3, [r7, #16]
 801f29a:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 801f29c:	4b27      	ldr	r3, [pc, #156]	; (801f33c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 801f29e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801f2a0:	f003 0301 	and.w	r3, r3, #1
 801f2a4:	2b01      	cmp	r3, #1
 801f2a6:	d114      	bne.n	801f2d2 <HAL_RCCEx_PeriphCLKConfig+0x166>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 801f2a8:	f7fd facc 	bl	801c844 <HAL_GetTick>
 801f2ac:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 801f2ae:	e00a      	b.n	801f2c6 <HAL_RCCEx_PeriphCLKConfig+0x15a>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 801f2b0:	f7fd fac8 	bl	801c844 <HAL_GetTick>
 801f2b4:	4602      	mov	r2, r0
 801f2b6:	697b      	ldr	r3, [r7, #20]
 801f2b8:	1ad3      	subs	r3, r2, r3
 801f2ba:	f241 3288 	movw	r2, #5000	; 0x1388
 801f2be:	4293      	cmp	r3, r2
 801f2c0:	d901      	bls.n	801f2c6 <HAL_RCCEx_PeriphCLKConfig+0x15a>
          {
            return HAL_TIMEOUT;
 801f2c2:	2303      	movs	r3, #3
 801f2c4:	e034      	b.n	801f330 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 801f2c6:	4b1d      	ldr	r3, [pc, #116]	; (801f33c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 801f2c8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801f2ca:	f003 0302 	and.w	r3, r3, #2
 801f2ce:	2b00      	cmp	r3, #0
 801f2d0:	d0ee      	beq.n	801f2b0 <HAL_RCCEx_PeriphCLKConfig+0x144>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 801f2d2:	687b      	ldr	r3, [r7, #4]
 801f2d4:	691b      	ldr	r3, [r3, #16]
 801f2d6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 801f2da:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 801f2de:	d10d      	bne.n	801f2fc <HAL_RCCEx_PeriphCLKConfig+0x190>
 801f2e0:	4b16      	ldr	r3, [pc, #88]	; (801f33c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 801f2e2:	689b      	ldr	r3, [r3, #8]
 801f2e4:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 801f2e8:	687b      	ldr	r3, [r7, #4]
 801f2ea:	691b      	ldr	r3, [r3, #16]
 801f2ec:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 801f2f0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 801f2f4:	4911      	ldr	r1, [pc, #68]	; (801f33c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 801f2f6:	4313      	orrs	r3, r2
 801f2f8:	608b      	str	r3, [r1, #8]
 801f2fa:	e005      	b.n	801f308 <HAL_RCCEx_PeriphCLKConfig+0x19c>
 801f2fc:	4b0f      	ldr	r3, [pc, #60]	; (801f33c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 801f2fe:	689b      	ldr	r3, [r3, #8]
 801f300:	4a0e      	ldr	r2, [pc, #56]	; (801f33c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 801f302:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 801f306:	6093      	str	r3, [r2, #8]
 801f308:	4b0c      	ldr	r3, [pc, #48]	; (801f33c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 801f30a:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 801f30c:	687b      	ldr	r3, [r7, #4]
 801f30e:	691b      	ldr	r3, [r3, #16]
 801f310:	f3c3 030b 	ubfx	r3, r3, #0, #12
 801f314:	4909      	ldr	r1, [pc, #36]	; (801f33c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 801f316:	4313      	orrs	r3, r2
 801f318:	670b      	str	r3, [r1, #112]	; 0x70
  }
#if defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F411xE)
  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 801f31a:	687b      	ldr	r3, [r7, #4]
 801f31c:	681b      	ldr	r3, [r3, #0]
 801f31e:	f003 0308 	and.w	r3, r3, #8
 801f322:	2b00      	cmp	r3, #0
 801f324:	d003      	beq.n	801f32e <HAL_RCCEx_PeriphCLKConfig+0x1c2>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 801f326:	687b      	ldr	r3, [r7, #4]
 801f328:	7d1a      	ldrb	r2, [r3, #20]
 801f32a:	4b07      	ldr	r3, [pc, #28]	; (801f348 <HAL_RCCEx_PeriphCLKConfig+0x1dc>)
 801f32c:	601a      	str	r2, [r3, #0]
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 801f32e:	2300      	movs	r3, #0
}
 801f330:	4618      	mov	r0, r3
 801f332:	3718      	adds	r7, #24
 801f334:	46bd      	mov	sp, r7
 801f336:	bd80      	pop	{r7, pc}
 801f338:	42470068 	.word	0x42470068
 801f33c:	40023800 	.word	0x40023800
 801f340:	40007000 	.word	0x40007000
 801f344:	42470e40 	.word	0x42470e40
 801f348:	424711e0 	.word	0x424711e0

0801f34c <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 801f34c:	b580      	push	{r7, lr}
 801f34e:	b082      	sub	sp, #8
 801f350:	af00      	add	r7, sp, #0
 801f352:	6078      	str	r0, [r7, #4]
  /* Check the RTC peripheral state */
  if(hrtc == NULL)
 801f354:	687b      	ldr	r3, [r7, #4]
 801f356:	2b00      	cmp	r3, #0
 801f358:	d101      	bne.n	801f35e <HAL_RTC_Init+0x12>
  {
     return HAL_ERROR;
 801f35a:	2301      	movs	r3, #1
 801f35c:	e083      	b.n	801f466 <HAL_RTC_Init+0x11a>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if(hrtc->State == HAL_RTC_STATE_RESET)
 801f35e:	687b      	ldr	r3, [r7, #4]
 801f360:	7f5b      	ldrb	r3, [r3, #29]
 801f362:	b2db      	uxtb	r3, r3
 801f364:	2b00      	cmp	r3, #0
 801f366:	d105      	bne.n	801f374 <HAL_RTC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 801f368:	687b      	ldr	r3, [r7, #4]
 801f36a:	2200      	movs	r2, #0
 801f36c:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 801f36e:	6878      	ldr	r0, [r7, #4]
 801f370:	f7f6 f9c8 	bl	8015704 <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 801f374:	687b      	ldr	r3, [r7, #4]
 801f376:	2202      	movs	r2, #2
 801f378:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 801f37a:	687b      	ldr	r3, [r7, #4]
 801f37c:	681b      	ldr	r3, [r3, #0]
 801f37e:	22ca      	movs	r2, #202	; 0xca
 801f380:	625a      	str	r2, [r3, #36]	; 0x24
 801f382:	687b      	ldr	r3, [r7, #4]
 801f384:	681b      	ldr	r3, [r3, #0]
 801f386:	2253      	movs	r2, #83	; 0x53
 801f388:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 801f38a:	6878      	ldr	r0, [r7, #4]
 801f38c:	f000 f897 	bl	801f4be <RTC_EnterInitMode>
 801f390:	4603      	mov	r3, r0
 801f392:	2b00      	cmp	r3, #0
 801f394:	d008      	beq.n	801f3a8 <HAL_RTC_Init+0x5c>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 801f396:	687b      	ldr	r3, [r7, #4]
 801f398:	681b      	ldr	r3, [r3, #0]
 801f39a:	22ff      	movs	r2, #255	; 0xff
 801f39c:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 801f39e:	687b      	ldr	r3, [r7, #4]
 801f3a0:	2204      	movs	r2, #4
 801f3a2:	775a      	strb	r2, [r3, #29]

    return HAL_ERROR;
 801f3a4:	2301      	movs	r3, #1
 801f3a6:	e05e      	b.n	801f466 <HAL_RTC_Init+0x11a>
  }
  else
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 801f3a8:	687b      	ldr	r3, [r7, #4]
 801f3aa:	681b      	ldr	r3, [r3, #0]
 801f3ac:	689b      	ldr	r3, [r3, #8]
 801f3ae:	687a      	ldr	r2, [r7, #4]
 801f3b0:	6812      	ldr	r2, [r2, #0]
 801f3b2:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 801f3b6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 801f3ba:	6093      	str	r3, [r2, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 801f3bc:	687b      	ldr	r3, [r7, #4]
 801f3be:	681b      	ldr	r3, [r3, #0]
 801f3c0:	6899      	ldr	r1, [r3, #8]
 801f3c2:	687b      	ldr	r3, [r7, #4]
 801f3c4:	685a      	ldr	r2, [r3, #4]
 801f3c6:	687b      	ldr	r3, [r7, #4]
 801f3c8:	691b      	ldr	r3, [r3, #16]
 801f3ca:	431a      	orrs	r2, r3
 801f3cc:	687b      	ldr	r3, [r7, #4]
 801f3ce:	695b      	ldr	r3, [r3, #20]
 801f3d0:	431a      	orrs	r2, r3
 801f3d2:	687b      	ldr	r3, [r7, #4]
 801f3d4:	681b      	ldr	r3, [r3, #0]
 801f3d6:	430a      	orrs	r2, r1
 801f3d8:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 801f3da:	687b      	ldr	r3, [r7, #4]
 801f3dc:	681b      	ldr	r3, [r3, #0]
 801f3de:	687a      	ldr	r2, [r7, #4]
 801f3e0:	68d2      	ldr	r2, [r2, #12]
 801f3e2:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16U);
 801f3e4:	687b      	ldr	r3, [r7, #4]
 801f3e6:	681b      	ldr	r3, [r3, #0]
 801f3e8:	6919      	ldr	r1, [r3, #16]
 801f3ea:	687b      	ldr	r3, [r7, #4]
 801f3ec:	689b      	ldr	r3, [r3, #8]
 801f3ee:	041a      	lsls	r2, r3, #16
 801f3f0:	687b      	ldr	r3, [r7, #4]
 801f3f2:	681b      	ldr	r3, [r3, #0]
 801f3f4:	430a      	orrs	r2, r1
 801f3f6:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 801f3f8:	687b      	ldr	r3, [r7, #4]
 801f3fa:	681b      	ldr	r3, [r3, #0]
 801f3fc:	68da      	ldr	r2, [r3, #12]
 801f3fe:	687b      	ldr	r3, [r7, #4]
 801f400:	681b      	ldr	r3, [r3, #0]
 801f402:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 801f406:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 801f408:	687b      	ldr	r3, [r7, #4]
 801f40a:	681b      	ldr	r3, [r3, #0]
 801f40c:	689b      	ldr	r3, [r3, #8]
 801f40e:	f003 0320 	and.w	r3, r3, #32
 801f412:	2b00      	cmp	r3, #0
 801f414:	d10e      	bne.n	801f434 <HAL_RTC_Init+0xe8>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 801f416:	6878      	ldr	r0, [r7, #4]
 801f418:	f000 f829 	bl	801f46e <HAL_RTC_WaitForSynchro>
 801f41c:	4603      	mov	r3, r0
 801f41e:	2b00      	cmp	r3, #0
 801f420:	d008      	beq.n	801f434 <HAL_RTC_Init+0xe8>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 801f422:	687b      	ldr	r3, [r7, #4]
 801f424:	681b      	ldr	r3, [r3, #0]
 801f426:	22ff      	movs	r2, #255	; 0xff
 801f428:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 801f42a:	687b      	ldr	r3, [r7, #4]
 801f42c:	2204      	movs	r2, #4
 801f42e:	775a      	strb	r2, [r3, #29]

        return HAL_ERROR;
 801f430:	2301      	movs	r3, #1
 801f432:	e018      	b.n	801f466 <HAL_RTC_Init+0x11a>
      }
    }

    hrtc->Instance->TAFCR &= (uint32_t)~RTC_TAFCR_ALARMOUTTYPE;
 801f434:	687b      	ldr	r3, [r7, #4]
 801f436:	681b      	ldr	r3, [r3, #0]
 801f438:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 801f43a:	687b      	ldr	r3, [r7, #4]
 801f43c:	681b      	ldr	r3, [r3, #0]
 801f43e:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 801f442:	641a      	str	r2, [r3, #64]	; 0x40
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 801f444:	687b      	ldr	r3, [r7, #4]
 801f446:	681b      	ldr	r3, [r3, #0]
 801f448:	6c19      	ldr	r1, [r3, #64]	; 0x40
 801f44a:	687b      	ldr	r3, [r7, #4]
 801f44c:	699a      	ldr	r2, [r3, #24]
 801f44e:	687b      	ldr	r3, [r7, #4]
 801f450:	681b      	ldr	r3, [r3, #0]
 801f452:	430a      	orrs	r2, r1
 801f454:	641a      	str	r2, [r3, #64]	; 0x40

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 801f456:	687b      	ldr	r3, [r7, #4]
 801f458:	681b      	ldr	r3, [r3, #0]
 801f45a:	22ff      	movs	r2, #255	; 0xff
 801f45c:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 801f45e:	687b      	ldr	r3, [r7, #4]
 801f460:	2201      	movs	r2, #1
 801f462:	775a      	strb	r2, [r3, #29]

    return HAL_OK;
 801f464:	2300      	movs	r3, #0
  }
}
 801f466:	4618      	mov	r0, r3
 801f468:	3708      	adds	r7, #8
 801f46a:	46bd      	mov	sp, r7
 801f46c:	bd80      	pop	{r7, pc}

0801f46e <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc)
{
 801f46e:	b580      	push	{r7, lr}
 801f470:	b084      	sub	sp, #16
 801f472:	af00      	add	r7, sp, #0
 801f474:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 801f476:	2300      	movs	r3, #0
 801f478:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 801f47a:	687b      	ldr	r3, [r7, #4]
 801f47c:	681b      	ldr	r3, [r3, #0]
 801f47e:	68da      	ldr	r2, [r3, #12]
 801f480:	687b      	ldr	r3, [r7, #4]
 801f482:	681b      	ldr	r3, [r3, #0]
 801f484:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 801f488:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 801f48a:	f7fd f9db 	bl	801c844 <HAL_GetTick>
 801f48e:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 801f490:	e009      	b.n	801f4a6 <HAL_RTC_WaitForSynchro+0x38>
  {
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 801f492:	f7fd f9d7 	bl	801c844 <HAL_GetTick>
 801f496:	4602      	mov	r2, r0
 801f498:	68fb      	ldr	r3, [r7, #12]
 801f49a:	1ad3      	subs	r3, r2, r3
 801f49c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 801f4a0:	d901      	bls.n	801f4a6 <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 801f4a2:	2303      	movs	r3, #3
 801f4a4:	e007      	b.n	801f4b6 <HAL_RTC_WaitForSynchro+0x48>
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 801f4a6:	687b      	ldr	r3, [r7, #4]
 801f4a8:	681b      	ldr	r3, [r3, #0]
 801f4aa:	68db      	ldr	r3, [r3, #12]
 801f4ac:	f003 0320 	and.w	r3, r3, #32
 801f4b0:	2b00      	cmp	r3, #0
 801f4b2:	d0ee      	beq.n	801f492 <HAL_RTC_WaitForSynchro+0x24>
    }
  }

  return HAL_OK;
 801f4b4:	2300      	movs	r3, #0
}
 801f4b6:	4618      	mov	r0, r3
 801f4b8:	3710      	adds	r7, #16
 801f4ba:	46bd      	mov	sp, r7
 801f4bc:	bd80      	pop	{r7, pc}

0801f4be <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 801f4be:	b580      	push	{r7, lr}
 801f4c0:	b084      	sub	sp, #16
 801f4c2:	af00      	add	r7, sp, #0
 801f4c4:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 801f4c6:	2300      	movs	r3, #0
 801f4c8:	60fb      	str	r3, [r7, #12]

  /* Check if the Initialization mode is set */
  if((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 801f4ca:	687b      	ldr	r3, [r7, #4]
 801f4cc:	681b      	ldr	r3, [r3, #0]
 801f4ce:	68db      	ldr	r3, [r3, #12]
 801f4d0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 801f4d4:	2b00      	cmp	r3, #0
 801f4d6:	d119      	bne.n	801f50c <RTC_EnterInitMode+0x4e>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 801f4d8:	687b      	ldr	r3, [r7, #4]
 801f4da:	681b      	ldr	r3, [r3, #0]
 801f4dc:	f04f 32ff 	mov.w	r2, #4294967295
 801f4e0:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 801f4e2:	f7fd f9af 	bl	801c844 <HAL_GetTick>
 801f4e6:	60f8      	str	r0, [r7, #12]

    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 801f4e8:	e009      	b.n	801f4fe <RTC_EnterInitMode+0x40>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 801f4ea:	f7fd f9ab 	bl	801c844 <HAL_GetTick>
 801f4ee:	4602      	mov	r2, r0
 801f4f0:	68fb      	ldr	r3, [r7, #12]
 801f4f2:	1ad3      	subs	r3, r2, r3
 801f4f4:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 801f4f8:	d901      	bls.n	801f4fe <RTC_EnterInitMode+0x40>
      {
        return HAL_TIMEOUT;
 801f4fa:	2303      	movs	r3, #3
 801f4fc:	e007      	b.n	801f50e <RTC_EnterInitMode+0x50>
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 801f4fe:	687b      	ldr	r3, [r7, #4]
 801f500:	681b      	ldr	r3, [r3, #0]
 801f502:	68db      	ldr	r3, [r3, #12]
 801f504:	f003 0340 	and.w	r3, r3, #64	; 0x40
 801f508:	2b00      	cmp	r3, #0
 801f50a:	d0ee      	beq.n	801f4ea <RTC_EnterInitMode+0x2c>
      }
    }
  }

  return HAL_OK;
 801f50c:	2300      	movs	r3, #0
}
 801f50e:	4618      	mov	r0, r3
 801f510:	3710      	adds	r7, #16
 801f512:	46bd      	mov	sp, r7
 801f514:	bd80      	pop	{r7, pc}

0801f516 <HAL_RTCEx_BKUPWrite>:
  *                                 specify the register.
  * @param  Data Data to be written in the specified RTC Backup data register.
  * @retval None
  */
void HAL_RTCEx_BKUPWrite(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister, uint32_t Data)
{
 801f516:	b480      	push	{r7}
 801f518:	b087      	sub	sp, #28
 801f51a:	af00      	add	r7, sp, #0
 801f51c:	60f8      	str	r0, [r7, #12]
 801f51e:	60b9      	str	r1, [r7, #8]
 801f520:	607a      	str	r2, [r7, #4]
  uint32_t tmp = 0U;
 801f522:	2300      	movs	r3, #0
 801f524:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t)&(hrtc->Instance->BKP0R);
 801f526:	68fb      	ldr	r3, [r7, #12]
 801f528:	681b      	ldr	r3, [r3, #0]
 801f52a:	3350      	adds	r3, #80	; 0x50
 801f52c:	617b      	str	r3, [r7, #20]
  tmp += (BackupRegister * 4U);
 801f52e:	68bb      	ldr	r3, [r7, #8]
 801f530:	009b      	lsls	r3, r3, #2
 801f532:	697a      	ldr	r2, [r7, #20]
 801f534:	4413      	add	r3, r2
 801f536:	617b      	str	r3, [r7, #20]

  /* Write the specified register */
  *(__IO uint32_t *)tmp = (uint32_t)Data;
 801f538:	697b      	ldr	r3, [r7, #20]
 801f53a:	687a      	ldr	r2, [r7, #4]
 801f53c:	601a      	str	r2, [r3, #0]
}
 801f53e:	bf00      	nop
 801f540:	371c      	adds	r7, #28
 801f542:	46bd      	mov	sp, r7
 801f544:	f85d 7b04 	ldr.w	r7, [sp], #4
 801f548:	4770      	bx	lr

0801f54a <HAL_RTCEx_BKUPRead>:
  *          This parameter can be: RTC_BKP_DRx where x can be from 0 to 19 to
  *                                 specify the register.
  * @retval Read value
  */
uint32_t HAL_RTCEx_BKUPRead(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister)
{
 801f54a:	b480      	push	{r7}
 801f54c:	b085      	sub	sp, #20
 801f54e:	af00      	add	r7, sp, #0
 801f550:	6078      	str	r0, [r7, #4]
 801f552:	6039      	str	r1, [r7, #0]
  uint32_t tmp = 0U;
 801f554:	2300      	movs	r3, #0
 801f556:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t)&(hrtc->Instance->BKP0R);
 801f558:	687b      	ldr	r3, [r7, #4]
 801f55a:	681b      	ldr	r3, [r3, #0]
 801f55c:	3350      	adds	r3, #80	; 0x50
 801f55e:	60fb      	str	r3, [r7, #12]
  tmp += (BackupRegister * 4U);
 801f560:	683b      	ldr	r3, [r7, #0]
 801f562:	009b      	lsls	r3, r3, #2
 801f564:	68fa      	ldr	r2, [r7, #12]
 801f566:	4413      	add	r3, r2
 801f568:	60fb      	str	r3, [r7, #12]

  /* Read the specified register */
  return (*(__IO uint32_t *)tmp);
 801f56a:	68fb      	ldr	r3, [r7, #12]
 801f56c:	681b      	ldr	r3, [r3, #0]
}
 801f56e:	4618      	mov	r0, r3
 801f570:	3714      	adds	r7, #20
 801f572:	46bd      	mov	sp, r7
 801f574:	f85d 7b04 	ldr.w	r7, [sp], #4
 801f578:	4770      	bx	lr

0801f57a <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd: Pointer to the SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 801f57a:	b580      	push	{r7, lr}
 801f57c:	b082      	sub	sp, #8
 801f57e:	af00      	add	r7, sp, #0
 801f580:	6078      	str	r0, [r7, #4]
  /* Check the SD handle allocation */
  if(hsd == NULL)
 801f582:	687b      	ldr	r3, [r7, #4]
 801f584:	2b00      	cmp	r3, #0
 801f586:	d101      	bne.n	801f58c <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 801f588:	2301      	movs	r3, #1
 801f58a:	e022      	b.n	801f5d2 <HAL_SD_Init+0x58>
  assert_param(IS_SDIO_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDIO_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(hsd->Init.ClockDiv));

  if(hsd->State == HAL_SD_STATE_RESET)
 801f58c:	687b      	ldr	r3, [r7, #4]
 801f58e:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 801f592:	b2db      	uxtb	r3, r3
 801f594:	2b00      	cmp	r3, #0
 801f596:	d105      	bne.n	801f5a4 <HAL_SD_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 801f598:	687b      	ldr	r3, [r7, #4]
 801f59a:	2200      	movs	r2, #0
 801f59c:	771a      	strb	r2, [r3, #28]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 801f59e:	6878      	ldr	r0, [r7, #4]
 801f5a0:	f7f6 fa78 	bl	8015a94 <HAL_SD_MspInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
  }

  hsd->State = HAL_SD_STATE_BUSY;
 801f5a4:	687b      	ldr	r3, [r7, #4]
 801f5a6:	2203      	movs	r2, #3
 801f5a8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Initialize the Card parameters */
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 801f5ac:	6878      	ldr	r0, [r7, #4]
 801f5ae:	f000 f815 	bl	801f5dc <HAL_SD_InitCard>
 801f5b2:	4603      	mov	r3, r0
 801f5b4:	2b00      	cmp	r3, #0
 801f5b6:	d001      	beq.n	801f5bc <HAL_SD_Init+0x42>
  {
    return HAL_ERROR;
 801f5b8:	2301      	movs	r3, #1
 801f5ba:	e00a      	b.n	801f5d2 <HAL_SD_Init+0x58>
  }

  /* Initialize the error code */
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 801f5bc:	687b      	ldr	r3, [r7, #4]
 801f5be:	2200      	movs	r2, #0
 801f5c0:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 801f5c2:	687b      	ldr	r3, [r7, #4]
 801f5c4:	2200      	movs	r2, #0
 801f5c6:	631a      	str	r2, [r3, #48]	; 0x30

  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 801f5c8:	687b      	ldr	r3, [r7, #4]
 801f5ca:	2201      	movs	r2, #1
 801f5cc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 801f5d0:	2300      	movs	r3, #0
}
 801f5d2:	4618      	mov	r0, r3
 801f5d4:	3708      	adds	r7, #8
 801f5d6:	46bd      	mov	sp, r7
 801f5d8:	bd80      	pop	{r7, pc}
	...

0801f5dc <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 801f5dc:	b5b0      	push	{r4, r5, r7, lr}
 801f5de:	b08e      	sub	sp, #56	; 0x38
 801f5e0:	af04      	add	r7, sp, #16
 801f5e2:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  HAL_StatusTypeDef status;
  SD_InitTypeDef Init;
  
  /* Default SDIO peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDIO_CLOCK_EDGE_RISING;
 801f5e4:	2300      	movs	r3, #0
 801f5e6:	60bb      	str	r3, [r7, #8]
  Init.ClockBypass         = SDIO_CLOCK_BYPASS_DISABLE;
 801f5e8:	2300      	movs	r3, #0
 801f5ea:	60fb      	str	r3, [r7, #12]
  Init.ClockPowerSave      = SDIO_CLOCK_POWER_SAVE_DISABLE;
 801f5ec:	2300      	movs	r3, #0
 801f5ee:	613b      	str	r3, [r7, #16]
  Init.BusWide             = SDIO_BUS_WIDE_1B;
 801f5f0:	2300      	movs	r3, #0
 801f5f2:	617b      	str	r3, [r7, #20]
  Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 801f5f4:	2300      	movs	r3, #0
 801f5f6:	61bb      	str	r3, [r7, #24]
  Init.ClockDiv            = SDIO_INIT_CLK_DIV;
 801f5f8:	2376      	movs	r3, #118	; 0x76
 801f5fa:	61fb      	str	r3, [r7, #28]

  /* Initialize SDIO peripheral interface with default configuration */
  status = SDIO_Init(hsd->Instance, Init);
 801f5fc:	687b      	ldr	r3, [r7, #4]
 801f5fe:	681d      	ldr	r5, [r3, #0]
 801f600:	466c      	mov	r4, sp
 801f602:	f107 0314 	add.w	r3, r7, #20
 801f606:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 801f60a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 801f60e:	f107 0308 	add.w	r3, r7, #8
 801f612:	cb0e      	ldmia	r3, {r1, r2, r3}
 801f614:	4628      	mov	r0, r5
 801f616:	f003 ffe1 	bl	80235dc <SDIO_Init>
 801f61a:	4603      	mov	r3, r0
 801f61c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  if(status != HAL_OK)
 801f620:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801f624:	2b00      	cmp	r3, #0
 801f626:	d001      	beq.n	801f62c <HAL_SD_InitCard+0x50>
  {
    return HAL_ERROR;
 801f628:	2301      	movs	r3, #1
 801f62a:	e031      	b.n	801f690 <HAL_SD_InitCard+0xb4>
  }

  /* Disable SDIO Clock */
  __HAL_SD_DISABLE(hsd);
 801f62c:	4b1a      	ldr	r3, [pc, #104]	; (801f698 <HAL_SD_InitCard+0xbc>)
 801f62e:	2200      	movs	r2, #0
 801f630:	601a      	str	r2, [r3, #0]

  /* Set Power State to ON */
  (void)SDIO_PowerState_ON(hsd->Instance);
 801f632:	687b      	ldr	r3, [r7, #4]
 801f634:	681b      	ldr	r3, [r3, #0]
 801f636:	4618      	mov	r0, r3
 801f638:	f004 f819 	bl	802366e <SDIO_PowerState_ON>

  /* Enable SDIO Clock */
  __HAL_SD_ENABLE(hsd);
 801f63c:	4b16      	ldr	r3, [pc, #88]	; (801f698 <HAL_SD_InitCard+0xbc>)
 801f63e:	2201      	movs	r2, #1
 801f640:	601a      	str	r2, [r3, #0]

  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 801f642:	6878      	ldr	r0, [r7, #4]
 801f644:	f000 ffe6 	bl	8020614 <SD_PowerON>
 801f648:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 801f64a:	6a3b      	ldr	r3, [r7, #32]
 801f64c:	2b00      	cmp	r3, #0
 801f64e:	d00b      	beq.n	801f668 <HAL_SD_InitCard+0x8c>
  {
    hsd->State = HAL_SD_STATE_READY;
 801f650:	687b      	ldr	r3, [r7, #4]
 801f652:	2201      	movs	r2, #1
 801f654:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 801f658:	687b      	ldr	r3, [r7, #4]
 801f65a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 801f65c:	6a3b      	ldr	r3, [r7, #32]
 801f65e:	431a      	orrs	r2, r3
 801f660:	687b      	ldr	r3, [r7, #4]
 801f662:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 801f664:	2301      	movs	r3, #1
 801f666:	e013      	b.n	801f690 <HAL_SD_InitCard+0xb4>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 801f668:	6878      	ldr	r0, [r7, #4]
 801f66a:	f000 ff05 	bl	8020478 <SD_InitCard>
 801f66e:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 801f670:	6a3b      	ldr	r3, [r7, #32]
 801f672:	2b00      	cmp	r3, #0
 801f674:	d00b      	beq.n	801f68e <HAL_SD_InitCard+0xb2>
  {
    hsd->State = HAL_SD_STATE_READY;
 801f676:	687b      	ldr	r3, [r7, #4]
 801f678:	2201      	movs	r2, #1
 801f67a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 801f67e:	687b      	ldr	r3, [r7, #4]
 801f680:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 801f682:	6a3b      	ldr	r3, [r7, #32]
 801f684:	431a      	orrs	r2, r3
 801f686:	687b      	ldr	r3, [r7, #4]
 801f688:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 801f68a:	2301      	movs	r3, #1
 801f68c:	e000      	b.n	801f690 <HAL_SD_InitCard+0xb4>
  }

  return HAL_OK;
 801f68e:	2300      	movs	r3, #0
}
 801f690:	4618      	mov	r0, r3
 801f692:	3728      	adds	r7, #40	; 0x28
 801f694:	46bd      	mov	sp, r7
 801f696:	bdb0      	pop	{r4, r5, r7, pc}
 801f698:	422580a0 	.word	0x422580a0

0801f69c <HAL_SD_ReadBlocks_DMA>:
  * @param  BlockAdd: Block Address from where data is to be read
  * @param  NumberOfBlocks: Number of blocks to read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ReadBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 801f69c:	b580      	push	{r7, lr}
 801f69e:	b08c      	sub	sp, #48	; 0x30
 801f6a0:	af00      	add	r7, sp, #0
 801f6a2:	60f8      	str	r0, [r7, #12]
 801f6a4:	60b9      	str	r1, [r7, #8]
 801f6a6:	607a      	str	r2, [r7, #4]
 801f6a8:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 801f6aa:	687b      	ldr	r3, [r7, #4]
 801f6ac:	62bb      	str	r3, [r7, #40]	; 0x28

  if(NULL == pData)
 801f6ae:	68bb      	ldr	r3, [r7, #8]
 801f6b0:	2b00      	cmp	r3, #0
 801f6b2:	d107      	bne.n	801f6c4 <HAL_SD_ReadBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 801f6b4:	68fb      	ldr	r3, [r7, #12]
 801f6b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 801f6b8:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 801f6bc:	68fb      	ldr	r3, [r7, #12]
 801f6be:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 801f6c0:	2301      	movs	r3, #1
 801f6c2:	e0c9      	b.n	801f858 <HAL_SD_ReadBlocks_DMA+0x1bc>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 801f6c4:	68fb      	ldr	r3, [r7, #12]
 801f6c6:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 801f6ca:	b2db      	uxtb	r3, r3
 801f6cc:	2b01      	cmp	r3, #1
 801f6ce:	f040 80c2 	bne.w	801f856 <HAL_SD_ReadBlocks_DMA+0x1ba>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 801f6d2:	68fb      	ldr	r3, [r7, #12]
 801f6d4:	2200      	movs	r2, #0
 801f6d6:	639a      	str	r2, [r3, #56]	; 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 801f6d8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 801f6da:	683b      	ldr	r3, [r7, #0]
 801f6dc:	441a      	add	r2, r3
 801f6de:	68fb      	ldr	r3, [r7, #12]
 801f6e0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 801f6e2:	429a      	cmp	r2, r3
 801f6e4:	d907      	bls.n	801f6f6 <HAL_SD_ReadBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 801f6e6:	68fb      	ldr	r3, [r7, #12]
 801f6e8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 801f6ea:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 801f6ee:	68fb      	ldr	r3, [r7, #12]
 801f6f0:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 801f6f2:	2301      	movs	r3, #1
 801f6f4:	e0b0      	b.n	801f858 <HAL_SD_ReadBlocks_DMA+0x1bc>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 801f6f6:	68fb      	ldr	r3, [r7, #12]
 801f6f8:	2203      	movs	r2, #3
 801f6fa:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 801f6fe:	68fb      	ldr	r3, [r7, #12]
 801f700:	681b      	ldr	r3, [r3, #0]
 801f702:	2200      	movs	r2, #0
 801f704:	62da      	str	r2, [r3, #44]	; 0x2c

#if defined(SDIO_STA_STBITERR)
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND | SDIO_IT_STBITERR));
 801f706:	68fb      	ldr	r3, [r7, #12]
 801f708:	681b      	ldr	r3, [r3, #0]
 801f70a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801f70c:	68fa      	ldr	r2, [r7, #12]
 801f70e:	6812      	ldr	r2, [r2, #0]
 801f710:	f443 734a 	orr.w	r3, r3, #808	; 0x328
 801f714:	f043 0302 	orr.w	r3, r3, #2
 801f718:	63d3      	str	r3, [r2, #60]	; 0x3c
#else /* SDIO_STA_STBITERR not defined */
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND));
#endif /* SDIO_STA_STBITERR */

    /* Set the DMA transfer complete callback */
    hsd->hdmarx->XferCpltCallback = SD_DMAReceiveCplt;
 801f71a:	68fb      	ldr	r3, [r7, #12]
 801f71c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801f71e:	4a50      	ldr	r2, [pc, #320]	; (801f860 <HAL_SD_ReadBlocks_DMA+0x1c4>)
 801f720:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA error callback */
    hsd->hdmarx->XferErrorCallback = SD_DMAError;
 801f722:	68fb      	ldr	r3, [r7, #12]
 801f724:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801f726:	4a4f      	ldr	r2, [pc, #316]	; (801f864 <HAL_SD_ReadBlocks_DMA+0x1c8>)
 801f728:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA Abort callback */
    hsd->hdmarx->XferAbortCallback = NULL;
 801f72a:	68fb      	ldr	r3, [r7, #12]
 801f72c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801f72e:	2200      	movs	r2, #0
 801f730:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the DMA Channel */
    if(HAL_DMA_Start_IT(hsd->hdmarx, (uint32_t)&hsd->Instance->FIFO, (uint32_t)pData, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 801f732:	68fb      	ldr	r3, [r7, #12]
 801f734:	6c18      	ldr	r0, [r3, #64]	; 0x40
 801f736:	68fb      	ldr	r3, [r7, #12]
 801f738:	681b      	ldr	r3, [r3, #0]
 801f73a:	3380      	adds	r3, #128	; 0x80
 801f73c:	4619      	mov	r1, r3
 801f73e:	68ba      	ldr	r2, [r7, #8]
 801f740:	683b      	ldr	r3, [r7, #0]
 801f742:	025b      	lsls	r3, r3, #9
 801f744:	089b      	lsrs	r3, r3, #2
 801f746:	f7fe f837 	bl	801d7b8 <HAL_DMA_Start_IT>
 801f74a:	4603      	mov	r3, r0
 801f74c:	2b00      	cmp	r3, #0
 801f74e:	d017      	beq.n	801f780 <HAL_SD_ReadBlocks_DMA+0xe4>
    {
      __HAL_SD_DISABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND));
 801f750:	68fb      	ldr	r3, [r7, #12]
 801f752:	681b      	ldr	r3, [r3, #0]
 801f754:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 801f756:	68fb      	ldr	r3, [r7, #12]
 801f758:	681b      	ldr	r3, [r3, #0]
 801f75a:	f422 7295 	bic.w	r2, r2, #298	; 0x12a
 801f75e:	63da      	str	r2, [r3, #60]	; 0x3c
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 801f760:	68fb      	ldr	r3, [r7, #12]
 801f762:	681b      	ldr	r3, [r3, #0]
 801f764:	4a40      	ldr	r2, [pc, #256]	; (801f868 <HAL_SD_ReadBlocks_DMA+0x1cc>)
 801f766:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 801f768:	68fb      	ldr	r3, [r7, #12]
 801f76a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 801f76c:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 801f770:	68fb      	ldr	r3, [r7, #12]
 801f772:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 801f774:	68fb      	ldr	r3, [r7, #12]
 801f776:	2201      	movs	r2, #1
 801f778:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 801f77c:	2301      	movs	r3, #1
 801f77e:	e06b      	b.n	801f858 <HAL_SD_ReadBlocks_DMA+0x1bc>
    }
    else
    {
      /* Enable SD DMA transfer */
      __HAL_SD_DMA_ENABLE(hsd);
 801f780:	4b3a      	ldr	r3, [pc, #232]	; (801f86c <HAL_SD_ReadBlocks_DMA+0x1d0>)
 801f782:	2201      	movs	r2, #1
 801f784:	601a      	str	r2, [r3, #0]

      if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 801f786:	68fb      	ldr	r3, [r7, #12]
 801f788:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 801f78a:	2b01      	cmp	r3, #1
 801f78c:	d002      	beq.n	801f794 <HAL_SD_ReadBlocks_DMA+0xf8>
      {
        add *= 512U;
 801f78e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801f790:	025b      	lsls	r3, r3, #9
 801f792:	62bb      	str	r3, [r7, #40]	; 0x28
      }

      /* Set Block Size for Card */
      errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 801f794:	68fb      	ldr	r3, [r7, #12]
 801f796:	681b      	ldr	r3, [r3, #0]
 801f798:	f44f 7100 	mov.w	r1, #512	; 0x200
 801f79c:	4618      	mov	r0, r3
 801f79e:	f003 fff9 	bl	8023794 <SDMMC_CmdBlockLength>
 801f7a2:	62f8      	str	r0, [r7, #44]	; 0x2c
      if(errorstate != HAL_SD_ERROR_NONE)
 801f7a4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801f7a6:	2b00      	cmp	r3, #0
 801f7a8:	d00f      	beq.n	801f7ca <HAL_SD_ReadBlocks_DMA+0x12e>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 801f7aa:	68fb      	ldr	r3, [r7, #12]
 801f7ac:	681b      	ldr	r3, [r3, #0]
 801f7ae:	4a2e      	ldr	r2, [pc, #184]	; (801f868 <HAL_SD_ReadBlocks_DMA+0x1cc>)
 801f7b0:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= errorstate;
 801f7b2:	68fb      	ldr	r3, [r7, #12]
 801f7b4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 801f7b6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801f7b8:	431a      	orrs	r2, r3
 801f7ba:	68fb      	ldr	r3, [r7, #12]
 801f7bc:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 801f7be:	68fb      	ldr	r3, [r7, #12]
 801f7c0:	2201      	movs	r2, #1
 801f7c2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        return HAL_ERROR;
 801f7c6:	2301      	movs	r3, #1
 801f7c8:	e046      	b.n	801f858 <HAL_SD_ReadBlocks_DMA+0x1bc>
      }

      /* Configure the SD DPSM (Data Path State Machine) */
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 801f7ca:	f04f 33ff 	mov.w	r3, #4294967295
 801f7ce:	613b      	str	r3, [r7, #16]
      config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 801f7d0:	683b      	ldr	r3, [r7, #0]
 801f7d2:	025b      	lsls	r3, r3, #9
 801f7d4:	617b      	str	r3, [r7, #20]
      config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 801f7d6:	2390      	movs	r3, #144	; 0x90
 801f7d8:	61bb      	str	r3, [r7, #24]
      config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 801f7da:	2302      	movs	r3, #2
 801f7dc:	61fb      	str	r3, [r7, #28]
      config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 801f7de:	2300      	movs	r3, #0
 801f7e0:	623b      	str	r3, [r7, #32]
      config.DPSM          = SDIO_DPSM_ENABLE;
 801f7e2:	2301      	movs	r3, #1
 801f7e4:	627b      	str	r3, [r7, #36]	; 0x24
      (void)SDIO_ConfigData(hsd->Instance, &config);
 801f7e6:	68fb      	ldr	r3, [r7, #12]
 801f7e8:	681b      	ldr	r3, [r3, #0]
 801f7ea:	f107 0210 	add.w	r2, r7, #16
 801f7ee:	4611      	mov	r1, r2
 801f7f0:	4618      	mov	r0, r3
 801f7f2:	f003 ffa3 	bl	802373c <SDIO_ConfigData>

      /* Read Blocks in DMA mode */
      if(NumberOfBlocks > 1U)
 801f7f6:	683b      	ldr	r3, [r7, #0]
 801f7f8:	2b01      	cmp	r3, #1
 801f7fa:	d90a      	bls.n	801f812 <HAL_SD_ReadBlocks_DMA+0x176>
      {
        hsd->Context = (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 801f7fc:	68fb      	ldr	r3, [r7, #12]
 801f7fe:	2282      	movs	r2, #130	; 0x82
 801f800:	631a      	str	r2, [r3, #48]	; 0x30

        /* Read Multi Block command */
        errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, add);
 801f802:	68fb      	ldr	r3, [r7, #12]
 801f804:	681b      	ldr	r3, [r3, #0]
 801f806:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 801f808:	4618      	mov	r0, r3
 801f80a:	f004 f807 	bl	802381c <SDMMC_CmdReadMultiBlock>
 801f80e:	62f8      	str	r0, [r7, #44]	; 0x2c
 801f810:	e009      	b.n	801f826 <HAL_SD_ReadBlocks_DMA+0x18a>
      }
      else
      {
        hsd->Context = (SD_CONTEXT_READ_SINGLE_BLOCK | SD_CONTEXT_DMA);
 801f812:	68fb      	ldr	r3, [r7, #12]
 801f814:	2281      	movs	r2, #129	; 0x81
 801f816:	631a      	str	r2, [r3, #48]	; 0x30

        /* Read Single Block command */
        errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, add);
 801f818:	68fb      	ldr	r3, [r7, #12]
 801f81a:	681b      	ldr	r3, [r3, #0]
 801f81c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 801f81e:	4618      	mov	r0, r3
 801f820:	f003 ffda 	bl	80237d8 <SDMMC_CmdReadSingleBlock>
 801f824:	62f8      	str	r0, [r7, #44]	; 0x2c
      }
      if(errorstate != HAL_SD_ERROR_NONE)
 801f826:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801f828:	2b00      	cmp	r3, #0
 801f82a:	d012      	beq.n	801f852 <HAL_SD_ReadBlocks_DMA+0x1b6>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 801f82c:	68fb      	ldr	r3, [r7, #12]
 801f82e:	681b      	ldr	r3, [r3, #0]
 801f830:	4a0d      	ldr	r2, [pc, #52]	; (801f868 <HAL_SD_ReadBlocks_DMA+0x1cc>)
 801f832:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= errorstate;
 801f834:	68fb      	ldr	r3, [r7, #12]
 801f836:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 801f838:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801f83a:	431a      	orrs	r2, r3
 801f83c:	68fb      	ldr	r3, [r7, #12]
 801f83e:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 801f840:	68fb      	ldr	r3, [r7, #12]
 801f842:	2201      	movs	r2, #1
 801f844:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 801f848:	68fb      	ldr	r3, [r7, #12]
 801f84a:	2200      	movs	r2, #0
 801f84c:	631a      	str	r2, [r3, #48]	; 0x30
        return HAL_ERROR;
 801f84e:	2301      	movs	r3, #1
 801f850:	e002      	b.n	801f858 <HAL_SD_ReadBlocks_DMA+0x1bc>
      }

      return HAL_OK;
 801f852:	2300      	movs	r3, #0
 801f854:	e000      	b.n	801f858 <HAL_SD_ReadBlocks_DMA+0x1bc>
    }
  }
  else
  {
    return HAL_BUSY;
 801f856:	2302      	movs	r3, #2
  }
}
 801f858:	4618      	mov	r0, r3
 801f85a:	3730      	adds	r7, #48	; 0x30
 801f85c:	46bd      	mov	sp, r7
 801f85e:	bd80      	pop	{r7, pc}
 801f860:	08020287 	.word	0x08020287
 801f864:	080202f9 	.word	0x080202f9
 801f868:	004005ff 	.word	0x004005ff
 801f86c:	4225858c 	.word	0x4225858c

0801f870 <HAL_SD_WriteBlocks_DMA>:
  * @param  BlockAdd: Block Address where data will be written
  * @param  NumberOfBlocks: Number of blocks to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_WriteBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 801f870:	b580      	push	{r7, lr}
 801f872:	b08c      	sub	sp, #48	; 0x30
 801f874:	af00      	add	r7, sp, #0
 801f876:	60f8      	str	r0, [r7, #12]
 801f878:	60b9      	str	r1, [r7, #8]
 801f87a:	607a      	str	r2, [r7, #4]
 801f87c:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 801f87e:	687b      	ldr	r3, [r7, #4]
 801f880:	62bb      	str	r3, [r7, #40]	; 0x28

  if(NULL == pData)
 801f882:	68bb      	ldr	r3, [r7, #8]
 801f884:	2b00      	cmp	r3, #0
 801f886:	d107      	bne.n	801f898 <HAL_SD_WriteBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 801f888:	68fb      	ldr	r3, [r7, #12]
 801f88a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 801f88c:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 801f890:	68fb      	ldr	r3, [r7, #12]
 801f892:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 801f894:	2301      	movs	r3, #1
 801f896:	e0ce      	b.n	801fa36 <HAL_SD_WriteBlocks_DMA+0x1c6>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 801f898:	68fb      	ldr	r3, [r7, #12]
 801f89a:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 801f89e:	b2db      	uxtb	r3, r3
 801f8a0:	2b01      	cmp	r3, #1
 801f8a2:	f040 80c7 	bne.w	801fa34 <HAL_SD_WriteBlocks_DMA+0x1c4>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 801f8a6:	68fb      	ldr	r3, [r7, #12]
 801f8a8:	2200      	movs	r2, #0
 801f8aa:	639a      	str	r2, [r3, #56]	; 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 801f8ac:	6aba      	ldr	r2, [r7, #40]	; 0x28
 801f8ae:	683b      	ldr	r3, [r7, #0]
 801f8b0:	441a      	add	r2, r3
 801f8b2:	68fb      	ldr	r3, [r7, #12]
 801f8b4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 801f8b6:	429a      	cmp	r2, r3
 801f8b8:	d907      	bls.n	801f8ca <HAL_SD_WriteBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 801f8ba:	68fb      	ldr	r3, [r7, #12]
 801f8bc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 801f8be:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 801f8c2:	68fb      	ldr	r3, [r7, #12]
 801f8c4:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 801f8c6:	2301      	movs	r3, #1
 801f8c8:	e0b5      	b.n	801fa36 <HAL_SD_WriteBlocks_DMA+0x1c6>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 801f8ca:	68fb      	ldr	r3, [r7, #12]
 801f8cc:	2203      	movs	r2, #3
 801f8ce:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 801f8d2:	68fb      	ldr	r3, [r7, #12]
 801f8d4:	681b      	ldr	r3, [r3, #0]
 801f8d6:	2200      	movs	r2, #0
 801f8d8:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Enable SD Error interrupts */
#if defined(SDIO_STA_STBITERR)
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR | SDIO_IT_STBITERR));
 801f8da:	68fb      	ldr	r3, [r7, #12]
 801f8dc:	681b      	ldr	r3, [r3, #0]
 801f8de:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801f8e0:	68fa      	ldr	r2, [r7, #12]
 801f8e2:	6812      	ldr	r2, [r2, #0]
 801f8e4:	f443 7306 	orr.w	r3, r3, #536	; 0x218
 801f8e8:	f043 0302 	orr.w	r3, r3, #2
 801f8ec:	63d3      	str	r3, [r2, #60]	; 0x3c
#else /* SDIO_STA_STBITERR not defined */
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR));   
#endif /* SDIO_STA_STBITERR */

    /* Set the DMA transfer complete callback */
    hsd->hdmatx->XferCpltCallback = SD_DMATransmitCplt;
 801f8ee:	68fb      	ldr	r3, [r7, #12]
 801f8f0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801f8f2:	4a53      	ldr	r2, [pc, #332]	; (801fa40 <HAL_SD_WriteBlocks_DMA+0x1d0>)
 801f8f4:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA error callback */
    hsd->hdmatx->XferErrorCallback = SD_DMAError;
 801f8f6:	68fb      	ldr	r3, [r7, #12]
 801f8f8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801f8fa:	4a52      	ldr	r2, [pc, #328]	; (801fa44 <HAL_SD_WriteBlocks_DMA+0x1d4>)
 801f8fc:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA Abort callback */
    hsd->hdmatx->XferAbortCallback = NULL;
 801f8fe:	68fb      	ldr	r3, [r7, #12]
 801f900:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801f902:	2200      	movs	r2, #0
 801f904:	651a      	str	r2, [r3, #80]	; 0x50

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 801f906:	68fb      	ldr	r3, [r7, #12]
 801f908:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 801f90a:	2b01      	cmp	r3, #1
 801f90c:	d002      	beq.n	801f914 <HAL_SD_WriteBlocks_DMA+0xa4>
    {
      add *= 512U;
 801f90e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801f910:	025b      	lsls	r3, r3, #9
 801f912:	62bb      	str	r3, [r7, #40]	; 0x28
    }

    /* Set Block Size for Card */
    errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 801f914:	68fb      	ldr	r3, [r7, #12]
 801f916:	681b      	ldr	r3, [r3, #0]
 801f918:	f44f 7100 	mov.w	r1, #512	; 0x200
 801f91c:	4618      	mov	r0, r3
 801f91e:	f003 ff39 	bl	8023794 <SDMMC_CmdBlockLength>
 801f922:	62f8      	str	r0, [r7, #44]	; 0x2c
    if(errorstate != HAL_SD_ERROR_NONE)
 801f924:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801f926:	2b00      	cmp	r3, #0
 801f928:	d00f      	beq.n	801f94a <HAL_SD_WriteBlocks_DMA+0xda>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 801f92a:	68fb      	ldr	r3, [r7, #12]
 801f92c:	681b      	ldr	r3, [r3, #0]
 801f92e:	4a46      	ldr	r2, [pc, #280]	; (801fa48 <HAL_SD_WriteBlocks_DMA+0x1d8>)
 801f930:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 801f932:	68fb      	ldr	r3, [r7, #12]
 801f934:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 801f936:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801f938:	431a      	orrs	r2, r3
 801f93a:	68fb      	ldr	r3, [r7, #12]
 801f93c:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 801f93e:	68fb      	ldr	r3, [r7, #12]
 801f940:	2201      	movs	r2, #1
 801f942:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 801f946:	2301      	movs	r3, #1
 801f948:	e075      	b.n	801fa36 <HAL_SD_WriteBlocks_DMA+0x1c6>
    }

    /* Write Blocks in Polling mode */
    if(NumberOfBlocks > 1U)
 801f94a:	683b      	ldr	r3, [r7, #0]
 801f94c:	2b01      	cmp	r3, #1
 801f94e:	d90a      	bls.n	801f966 <HAL_SD_WriteBlocks_DMA+0xf6>
    {
      hsd->Context = (SD_CONTEXT_WRITE_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 801f950:	68fb      	ldr	r3, [r7, #12]
 801f952:	22a0      	movs	r2, #160	; 0xa0
 801f954:	631a      	str	r2, [r3, #48]	; 0x30

      /* Write Multi Block command */
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 801f956:	68fb      	ldr	r3, [r7, #12]
 801f958:	681b      	ldr	r3, [r3, #0]
 801f95a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 801f95c:	4618      	mov	r0, r3
 801f95e:	f003 ffa1 	bl	80238a4 <SDMMC_CmdWriteMultiBlock>
 801f962:	62f8      	str	r0, [r7, #44]	; 0x2c
 801f964:	e009      	b.n	801f97a <HAL_SD_WriteBlocks_DMA+0x10a>
    }
    else
    {
      hsd->Context = (SD_CONTEXT_WRITE_SINGLE_BLOCK | SD_CONTEXT_DMA);
 801f966:	68fb      	ldr	r3, [r7, #12]
 801f968:	2290      	movs	r2, #144	; 0x90
 801f96a:	631a      	str	r2, [r3, #48]	; 0x30

      /* Write Single Block command */
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, add);
 801f96c:	68fb      	ldr	r3, [r7, #12]
 801f96e:	681b      	ldr	r3, [r3, #0]
 801f970:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 801f972:	4618      	mov	r0, r3
 801f974:	f003 ff74 	bl	8023860 <SDMMC_CmdWriteSingleBlock>
 801f978:	62f8      	str	r0, [r7, #44]	; 0x2c
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 801f97a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801f97c:	2b00      	cmp	r3, #0
 801f97e:	d012      	beq.n	801f9a6 <HAL_SD_WriteBlocks_DMA+0x136>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 801f980:	68fb      	ldr	r3, [r7, #12]
 801f982:	681b      	ldr	r3, [r3, #0]
 801f984:	4a30      	ldr	r2, [pc, #192]	; (801fa48 <HAL_SD_WriteBlocks_DMA+0x1d8>)
 801f986:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 801f988:	68fb      	ldr	r3, [r7, #12]
 801f98a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 801f98c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801f98e:	431a      	orrs	r2, r3
 801f990:	68fb      	ldr	r3, [r7, #12]
 801f992:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 801f994:	68fb      	ldr	r3, [r7, #12]
 801f996:	2201      	movs	r2, #1
 801f998:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 801f99c:	68fb      	ldr	r3, [r7, #12]
 801f99e:	2200      	movs	r2, #0
 801f9a0:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 801f9a2:	2301      	movs	r3, #1
 801f9a4:	e047      	b.n	801fa36 <HAL_SD_WriteBlocks_DMA+0x1c6>
    }

    /* Enable SDIO DMA transfer */
    __HAL_SD_DMA_ENABLE(hsd);
 801f9a6:	4b29      	ldr	r3, [pc, #164]	; (801fa4c <HAL_SD_WriteBlocks_DMA+0x1dc>)
 801f9a8:	2201      	movs	r2, #1
 801f9aa:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Channel */
    if(HAL_DMA_Start_IT(hsd->hdmatx, (uint32_t)pData, (uint32_t)&hsd->Instance->FIFO, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 801f9ac:	68fb      	ldr	r3, [r7, #12]
 801f9ae:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 801f9b0:	68b9      	ldr	r1, [r7, #8]
 801f9b2:	68fb      	ldr	r3, [r7, #12]
 801f9b4:	681b      	ldr	r3, [r3, #0]
 801f9b6:	3380      	adds	r3, #128	; 0x80
 801f9b8:	461a      	mov	r2, r3
 801f9ba:	683b      	ldr	r3, [r7, #0]
 801f9bc:	025b      	lsls	r3, r3, #9
 801f9be:	089b      	lsrs	r3, r3, #2
 801f9c0:	f7fd fefa 	bl	801d7b8 <HAL_DMA_Start_IT>
 801f9c4:	4603      	mov	r3, r0
 801f9c6:	2b00      	cmp	r3, #0
 801f9c8:	d01c      	beq.n	801fa04 <HAL_SD_WriteBlocks_DMA+0x194>
    {
#if defined(SDIO_STA_STBITERR)
      __HAL_SD_DISABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR | SDIO_IT_STBITERR));
 801f9ca:	68fb      	ldr	r3, [r7, #12]
 801f9cc:	681b      	ldr	r3, [r3, #0]
 801f9ce:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801f9d0:	68fa      	ldr	r2, [r7, #12]
 801f9d2:	6812      	ldr	r2, [r2, #0]
 801f9d4:	f423 7306 	bic.w	r3, r3, #536	; 0x218
 801f9d8:	f023 0302 	bic.w	r3, r3, #2
 801f9dc:	63d3      	str	r3, [r2, #60]	; 0x3c
#else /* SDIO_STA_STBITERR not defined */
      __HAL_SD_DISABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR));   
#endif /* SDIO_STA_STBITERR */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 801f9de:	68fb      	ldr	r3, [r7, #12]
 801f9e0:	681b      	ldr	r3, [r3, #0]
 801f9e2:	4a19      	ldr	r2, [pc, #100]	; (801fa48 <HAL_SD_WriteBlocks_DMA+0x1d8>)
 801f9e4:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 801f9e6:	68fb      	ldr	r3, [r7, #12]
 801f9e8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 801f9ea:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 801f9ee:	68fb      	ldr	r3, [r7, #12]
 801f9f0:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 801f9f2:	68fb      	ldr	r3, [r7, #12]
 801f9f4:	2201      	movs	r2, #1
 801f9f6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 801f9fa:	68fb      	ldr	r3, [r7, #12]
 801f9fc:	2200      	movs	r2, #0
 801f9fe:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 801fa00:	2301      	movs	r3, #1
 801fa02:	e018      	b.n	801fa36 <HAL_SD_WriteBlocks_DMA+0x1c6>
    }
    else
    {
      /* Configure the SD DPSM (Data Path State Machine) */
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 801fa04:	f04f 33ff 	mov.w	r3, #4294967295
 801fa08:	613b      	str	r3, [r7, #16]
      config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 801fa0a:	683b      	ldr	r3, [r7, #0]
 801fa0c:	025b      	lsls	r3, r3, #9
 801fa0e:	617b      	str	r3, [r7, #20]
      config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 801fa10:	2390      	movs	r3, #144	; 0x90
 801fa12:	61bb      	str	r3, [r7, #24]
      config.TransferDir   = SDIO_TRANSFER_DIR_TO_CARD;
 801fa14:	2300      	movs	r3, #0
 801fa16:	61fb      	str	r3, [r7, #28]
      config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 801fa18:	2300      	movs	r3, #0
 801fa1a:	623b      	str	r3, [r7, #32]
      config.DPSM          = SDIO_DPSM_ENABLE;
 801fa1c:	2301      	movs	r3, #1
 801fa1e:	627b      	str	r3, [r7, #36]	; 0x24
      (void)SDIO_ConfigData(hsd->Instance, &config);
 801fa20:	68fb      	ldr	r3, [r7, #12]
 801fa22:	681b      	ldr	r3, [r3, #0]
 801fa24:	f107 0210 	add.w	r2, r7, #16
 801fa28:	4611      	mov	r1, r2
 801fa2a:	4618      	mov	r0, r3
 801fa2c:	f003 fe86 	bl	802373c <SDIO_ConfigData>

      return HAL_OK;
 801fa30:	2300      	movs	r3, #0
 801fa32:	e000      	b.n	801fa36 <HAL_SD_WriteBlocks_DMA+0x1c6>
    }
  }
  else
  {
    return HAL_BUSY;
 801fa34:	2302      	movs	r3, #2
  }
}
 801fa36:	4618      	mov	r0, r3
 801fa38:	3730      	adds	r7, #48	; 0x30
 801fa3a:	46bd      	mov	sp, r7
 801fa3c:	bd80      	pop	{r7, pc}
 801fa3e:	bf00      	nop
 801fa40:	0802025d 	.word	0x0802025d
 801fa44:	080202f9 	.word	0x080202f9
 801fa48:	004005ff 	.word	0x004005ff
 801fa4c:	4225858c 	.word	0x4225858c

0801fa50 <HAL_SD_IRQHandler>:
  * @brief  This function handles SD card interrupt request.
  * @param  hsd: Pointer to SD handle
  * @retval None
  */
void HAL_SD_IRQHandler(SD_HandleTypeDef *hsd)
{
 801fa50:	b580      	push	{r7, lr}
 801fa52:	b084      	sub	sp, #16
 801fa54:	af00      	add	r7, sp, #0
 801fa56:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  uint32_t context = hsd->Context;
 801fa58:	687b      	ldr	r3, [r7, #4]
 801fa5a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801fa5c:	60fb      	str	r3, [r7, #12]

  /* Check for SDIO interrupt flags */
  if((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXFIFOHF) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 801fa5e:	687b      	ldr	r3, [r7, #4]
 801fa60:	681b      	ldr	r3, [r3, #0]
 801fa62:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 801fa64:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 801fa68:	2b00      	cmp	r3, #0
 801fa6a:	d008      	beq.n	801fa7e <HAL_SD_IRQHandler+0x2e>
 801fa6c:	68fb      	ldr	r3, [r7, #12]
 801fa6e:	f003 0308 	and.w	r3, r3, #8
 801fa72:	2b00      	cmp	r3, #0
 801fa74:	d003      	beq.n	801fa7e <HAL_SD_IRQHandler+0x2e>
  {
    SD_Read_IT(hsd);
 801fa76:	6878      	ldr	r0, [r7, #4]
 801fa78:	f000 ffe2 	bl	8020a40 <SD_Read_IT>
 801fa7c:	e165      	b.n	801fd4a <HAL_SD_IRQHandler+0x2fa>
  }

  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DATAEND) != RESET)
 801fa7e:	687b      	ldr	r3, [r7, #4]
 801fa80:	681b      	ldr	r3, [r3, #0]
 801fa82:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 801fa84:	f403 7380 	and.w	r3, r3, #256	; 0x100
 801fa88:	2b00      	cmp	r3, #0
 801fa8a:	f000 808f 	beq.w	801fbac <HAL_SD_IRQHandler+0x15c>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DATAEND);
 801fa8e:	687b      	ldr	r3, [r7, #4]
 801fa90:	681b      	ldr	r3, [r3, #0]
 801fa92:	f44f 7280 	mov.w	r2, #256	; 0x100
 801fa96:	639a      	str	r2, [r3, #56]	; 0x38

#if defined(SDIO_STA_STBITERR)
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND  | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 801fa98:	687b      	ldr	r3, [r7, #4]
 801fa9a:	681b      	ldr	r3, [r3, #0]
 801fa9c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801fa9e:	687a      	ldr	r2, [r7, #4]
 801faa0:	6812      	ldr	r2, [r2, #0]
 801faa2:	f423 4343 	bic.w	r3, r3, #49920	; 0xc300
 801faa6:	f023 033a 	bic.w	r3, r3, #58	; 0x3a
 801faaa:	63d3      	str	r3, [r2, #60]	; 0x3c
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND  | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
                             SDIO_IT_TXUNDERR | SDIO_IT_RXOVERR  | SDIO_IT_TXFIFOHE |\
                             SDIO_IT_RXFIFOHF);
#endif /* SDIO_STA_STBITERR */

    hsd->Instance->DCTRL &= ~(SDIO_DCTRL_DTEN);
 801faac:	687b      	ldr	r3, [r7, #4]
 801faae:	681b      	ldr	r3, [r3, #0]
 801fab0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801fab2:	687b      	ldr	r3, [r7, #4]
 801fab4:	681b      	ldr	r3, [r3, #0]
 801fab6:	f022 0201 	bic.w	r2, r2, #1
 801faba:	62da      	str	r2, [r3, #44]	; 0x2c
    
    if((context & SD_CONTEXT_IT) != 0U)
 801fabc:	68fb      	ldr	r3, [r7, #12]
 801fabe:	f003 0308 	and.w	r3, r3, #8
 801fac2:	2b00      	cmp	r3, #0
 801fac4:	d039      	beq.n	801fb3a <HAL_SD_IRQHandler+0xea>
    {
      if(((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 801fac6:	68fb      	ldr	r3, [r7, #12]
 801fac8:	f003 0302 	and.w	r3, r3, #2
 801facc:	2b00      	cmp	r3, #0
 801face:	d104      	bne.n	801fada <HAL_SD_IRQHandler+0x8a>
 801fad0:	68fb      	ldr	r3, [r7, #12]
 801fad2:	f003 0320 	and.w	r3, r3, #32
 801fad6:	2b00      	cmp	r3, #0
 801fad8:	d011      	beq.n	801fafe <HAL_SD_IRQHandler+0xae>
      {
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 801fada:	687b      	ldr	r3, [r7, #4]
 801fadc:	681b      	ldr	r3, [r3, #0]
 801fade:	4618      	mov	r0, r3
 801fae0:	f003 ff02 	bl	80238e8 <SDMMC_CmdStopTransfer>
 801fae4:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_SD_ERROR_NONE)
 801fae6:	68bb      	ldr	r3, [r7, #8]
 801fae8:	2b00      	cmp	r3, #0
 801faea:	d008      	beq.n	801fafe <HAL_SD_IRQHandler+0xae>
        {
          hsd->ErrorCode |= errorstate;
 801faec:	687b      	ldr	r3, [r7, #4]
 801faee:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 801faf0:	68bb      	ldr	r3, [r7, #8]
 801faf2:	431a      	orrs	r2, r3
 801faf4:	687b      	ldr	r3, [r7, #4]
 801faf6:	639a      	str	r2, [r3, #56]	; 0x38
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
          hsd->ErrorCallback(hsd);
#else
          HAL_SD_ErrorCallback(hsd);
 801faf8:	6878      	ldr	r0, [r7, #4]
 801fafa:	f000 f92f 	bl	801fd5c <HAL_SD_ErrorCallback>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
        }
      }

      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 801fafe:	687b      	ldr	r3, [r7, #4]
 801fb00:	681b      	ldr	r3, [r3, #0]
 801fb02:	f240 523a 	movw	r2, #1338	; 0x53a
 801fb06:	639a      	str	r2, [r3, #56]	; 0x38

      hsd->State = HAL_SD_STATE_READY;
 801fb08:	687b      	ldr	r3, [r7, #4]
 801fb0a:	2201      	movs	r2, #1
 801fb0c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 801fb10:	687b      	ldr	r3, [r7, #4]
 801fb12:	2200      	movs	r2, #0
 801fb14:	631a      	str	r2, [r3, #48]	; 0x30
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 801fb16:	68fb      	ldr	r3, [r7, #12]
 801fb18:	f003 0301 	and.w	r3, r3, #1
 801fb1c:	2b00      	cmp	r3, #0
 801fb1e:	d104      	bne.n	801fb2a <HAL_SD_IRQHandler+0xda>
 801fb20:	68fb      	ldr	r3, [r7, #12]
 801fb22:	f003 0302 	and.w	r3, r3, #2
 801fb26:	2b00      	cmp	r3, #0
 801fb28:	d003      	beq.n	801fb32 <HAL_SD_IRQHandler+0xe2>
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->RxCpltCallback(hsd);
#else
        HAL_SD_RxCpltCallback(hsd);
 801fb2a:	6878      	ldr	r0, [r7, #4]
 801fb2c:	f7f5 ff92 	bl	8015a54 <HAL_SD_RxCpltCallback>
 801fb30:	e10b      	b.n	801fd4a <HAL_SD_IRQHandler+0x2fa>
      else
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->TxCpltCallback(hsd);
#else
        HAL_SD_TxCpltCallback(hsd);
 801fb32:	6878      	ldr	r0, [r7, #4]
 801fb34:	f7f5 ff9e 	bl	8015a74 <HAL_SD_TxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 801fb38:	e107      	b.n	801fd4a <HAL_SD_IRQHandler+0x2fa>
    else if((context & SD_CONTEXT_DMA) != 0U)
 801fb3a:	68fb      	ldr	r3, [r7, #12]
 801fb3c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 801fb40:	2b00      	cmp	r3, #0
 801fb42:	f000 8102 	beq.w	801fd4a <HAL_SD_IRQHandler+0x2fa>
      if((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U)
 801fb46:	68fb      	ldr	r3, [r7, #12]
 801fb48:	f003 0320 	and.w	r3, r3, #32
 801fb4c:	2b00      	cmp	r3, #0
 801fb4e:	d011      	beq.n	801fb74 <HAL_SD_IRQHandler+0x124>
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 801fb50:	687b      	ldr	r3, [r7, #4]
 801fb52:	681b      	ldr	r3, [r3, #0]
 801fb54:	4618      	mov	r0, r3
 801fb56:	f003 fec7 	bl	80238e8 <SDMMC_CmdStopTransfer>
 801fb5a:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_SD_ERROR_NONE)
 801fb5c:	68bb      	ldr	r3, [r7, #8]
 801fb5e:	2b00      	cmp	r3, #0
 801fb60:	d008      	beq.n	801fb74 <HAL_SD_IRQHandler+0x124>
          hsd->ErrorCode |= errorstate;
 801fb62:	687b      	ldr	r3, [r7, #4]
 801fb64:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 801fb66:	68bb      	ldr	r3, [r7, #8]
 801fb68:	431a      	orrs	r2, r3
 801fb6a:	687b      	ldr	r3, [r7, #4]
 801fb6c:	639a      	str	r2, [r3, #56]	; 0x38
          HAL_SD_ErrorCallback(hsd);
 801fb6e:	6878      	ldr	r0, [r7, #4]
 801fb70:	f000 f8f4 	bl	801fd5c <HAL_SD_ErrorCallback>
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) == 0U) && ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) == 0U))
 801fb74:	68fb      	ldr	r3, [r7, #12]
 801fb76:	f003 0301 	and.w	r3, r3, #1
 801fb7a:	2b00      	cmp	r3, #0
 801fb7c:	f040 80e5 	bne.w	801fd4a <HAL_SD_IRQHandler+0x2fa>
 801fb80:	68fb      	ldr	r3, [r7, #12]
 801fb82:	f003 0302 	and.w	r3, r3, #2
 801fb86:	2b00      	cmp	r3, #0
 801fb88:	f040 80df 	bne.w	801fd4a <HAL_SD_IRQHandler+0x2fa>
        hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDIO_DCTRL_DMAEN);
 801fb8c:	687b      	ldr	r3, [r7, #4]
 801fb8e:	681b      	ldr	r3, [r3, #0]
 801fb90:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801fb92:	687b      	ldr	r3, [r7, #4]
 801fb94:	681b      	ldr	r3, [r3, #0]
 801fb96:	f022 0208 	bic.w	r2, r2, #8
 801fb9a:	62da      	str	r2, [r3, #44]	; 0x2c
        hsd->State = HAL_SD_STATE_READY;
 801fb9c:	687b      	ldr	r3, [r7, #4]
 801fb9e:	2201      	movs	r2, #1
 801fba0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        HAL_SD_TxCpltCallback(hsd);
 801fba4:	6878      	ldr	r0, [r7, #4]
 801fba6:	f7f5 ff65 	bl	8015a74 <HAL_SD_TxCpltCallback>
}
 801fbaa:	e0ce      	b.n	801fd4a <HAL_SD_IRQHandler+0x2fa>
  else if((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXFIFOHE) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 801fbac:	687b      	ldr	r3, [r7, #4]
 801fbae:	681b      	ldr	r3, [r3, #0]
 801fbb0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 801fbb2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 801fbb6:	2b00      	cmp	r3, #0
 801fbb8:	d008      	beq.n	801fbcc <HAL_SD_IRQHandler+0x17c>
 801fbba:	68fb      	ldr	r3, [r7, #12]
 801fbbc:	f003 0308 	and.w	r3, r3, #8
 801fbc0:	2b00      	cmp	r3, #0
 801fbc2:	d003      	beq.n	801fbcc <HAL_SD_IRQHandler+0x17c>
    SD_Write_IT(hsd);
 801fbc4:	6878      	ldr	r0, [r7, #4]
 801fbc6:	f000 ff8c 	bl	8020ae2 <SD_Write_IT>
 801fbca:	e0be      	b.n	801fd4a <HAL_SD_IRQHandler+0x2fa>
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_RXOVERR | SDIO_FLAG_TXUNDERR | SDIO_FLAG_STBITERR) != RESET)
 801fbcc:	687b      	ldr	r3, [r7, #4]
 801fbce:	681b      	ldr	r3, [r3, #0]
 801fbd0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 801fbd2:	f240 233a 	movw	r3, #570	; 0x23a
 801fbd6:	4013      	ands	r3, r2
 801fbd8:	2b00      	cmp	r3, #0
 801fbda:	f000 80b6 	beq.w	801fd4a <HAL_SD_IRQHandler+0x2fa>
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL) != RESET)
 801fbde:	687b      	ldr	r3, [r7, #4]
 801fbe0:	681b      	ldr	r3, [r3, #0]
 801fbe2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 801fbe4:	f003 0302 	and.w	r3, r3, #2
 801fbe8:	2b00      	cmp	r3, #0
 801fbea:	d005      	beq.n	801fbf8 <HAL_SD_IRQHandler+0x1a8>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 801fbec:	687b      	ldr	r3, [r7, #4]
 801fbee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 801fbf0:	f043 0202 	orr.w	r2, r3, #2
 801fbf4:	687b      	ldr	r3, [r7, #4]
 801fbf6:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT) != RESET)
 801fbf8:	687b      	ldr	r3, [r7, #4]
 801fbfa:	681b      	ldr	r3, [r3, #0]
 801fbfc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 801fbfe:	f003 0308 	and.w	r3, r3, #8
 801fc02:	2b00      	cmp	r3, #0
 801fc04:	d005      	beq.n	801fc12 <HAL_SD_IRQHandler+0x1c2>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 801fc06:	687b      	ldr	r3, [r7, #4]
 801fc08:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 801fc0a:	f043 0208 	orr.w	r2, r3, #8
 801fc0e:	687b      	ldr	r3, [r7, #4]
 801fc10:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR) != RESET)
 801fc12:	687b      	ldr	r3, [r7, #4]
 801fc14:	681b      	ldr	r3, [r3, #0]
 801fc16:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 801fc18:	f003 0320 	and.w	r3, r3, #32
 801fc1c:	2b00      	cmp	r3, #0
 801fc1e:	d005      	beq.n	801fc2c <HAL_SD_IRQHandler+0x1dc>
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 801fc20:	687b      	ldr	r3, [r7, #4]
 801fc22:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 801fc24:	f043 0220 	orr.w	r2, r3, #32
 801fc28:	687b      	ldr	r3, [r7, #4]
 801fc2a:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR) != RESET)
 801fc2c:	687b      	ldr	r3, [r7, #4]
 801fc2e:	681b      	ldr	r3, [r3, #0]
 801fc30:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 801fc32:	f003 0310 	and.w	r3, r3, #16
 801fc36:	2b00      	cmp	r3, #0
 801fc38:	d005      	beq.n	801fc46 <HAL_SD_IRQHandler+0x1f6>
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 801fc3a:	687b      	ldr	r3, [r7, #4]
 801fc3c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 801fc3e:	f043 0210 	orr.w	r2, r3, #16
 801fc42:	687b      	ldr	r3, [r7, #4]
 801fc44:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_STBITERR) != RESET)
 801fc46:	687b      	ldr	r3, [r7, #4]
 801fc48:	681b      	ldr	r3, [r3, #0]
 801fc4a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 801fc4c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 801fc50:	2b00      	cmp	r3, #0
 801fc52:	d005      	beq.n	801fc60 <HAL_SD_IRQHandler+0x210>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 801fc54:	687b      	ldr	r3, [r7, #4]
 801fc56:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 801fc58:	f043 0208 	orr.w	r2, r3, #8
 801fc5c:	687b      	ldr	r3, [r7, #4]
 801fc5e:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS | SDIO_FLAG_STBITERR);
 801fc60:	687b      	ldr	r3, [r7, #4]
 801fc62:	681b      	ldr	r3, [r3, #0]
 801fc64:	f240 723a 	movw	r2, #1850	; 0x73a
 801fc68:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 801fc6a:	687b      	ldr	r3, [r7, #4]
 801fc6c:	681b      	ldr	r3, [r3, #0]
 801fc6e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801fc70:	687a      	ldr	r2, [r7, #4]
 801fc72:	6812      	ldr	r2, [r2, #0]
 801fc74:	f423 734e 	bic.w	r3, r3, #824	; 0x338
 801fc78:	f023 0302 	bic.w	r3, r3, #2
 801fc7c:	63d3      	str	r3, [r2, #60]	; 0x3c
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 801fc7e:	687b      	ldr	r3, [r7, #4]
 801fc80:	681b      	ldr	r3, [r3, #0]
 801fc82:	4618      	mov	r0, r3
 801fc84:	f003 fe30 	bl	80238e8 <SDMMC_CmdStopTransfer>
 801fc88:	4602      	mov	r2, r0
 801fc8a:	687b      	ldr	r3, [r7, #4]
 801fc8c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 801fc8e:	431a      	orrs	r2, r3
 801fc90:	687b      	ldr	r3, [r7, #4]
 801fc92:	639a      	str	r2, [r3, #56]	; 0x38
    if((context & SD_CONTEXT_IT) != 0U)
 801fc94:	68fb      	ldr	r3, [r7, #12]
 801fc96:	f003 0308 	and.w	r3, r3, #8
 801fc9a:	2b00      	cmp	r3, #0
 801fc9c:	d00a      	beq.n	801fcb4 <HAL_SD_IRQHandler+0x264>
      hsd->State = HAL_SD_STATE_READY;
 801fc9e:	687b      	ldr	r3, [r7, #4]
 801fca0:	2201      	movs	r2, #1
 801fca2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 801fca6:	687b      	ldr	r3, [r7, #4]
 801fca8:	2200      	movs	r2, #0
 801fcaa:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_SD_ErrorCallback(hsd);
 801fcac:	6878      	ldr	r0, [r7, #4]
 801fcae:	f000 f855 	bl	801fd5c <HAL_SD_ErrorCallback>
}
 801fcb2:	e04a      	b.n	801fd4a <HAL_SD_IRQHandler+0x2fa>
    else if((context & SD_CONTEXT_DMA) != 0U)
 801fcb4:	68fb      	ldr	r3, [r7, #12]
 801fcb6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 801fcba:	2b00      	cmp	r3, #0
 801fcbc:	d045      	beq.n	801fd4a <HAL_SD_IRQHandler+0x2fa>
      if(((context & SD_CONTEXT_WRITE_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 801fcbe:	68fb      	ldr	r3, [r7, #12]
 801fcc0:	f003 0310 	and.w	r3, r3, #16
 801fcc4:	2b00      	cmp	r3, #0
 801fcc6:	d104      	bne.n	801fcd2 <HAL_SD_IRQHandler+0x282>
 801fcc8:	68fb      	ldr	r3, [r7, #12]
 801fcca:	f003 0320 	and.w	r3, r3, #32
 801fcce:	2b00      	cmp	r3, #0
 801fcd0:	d011      	beq.n	801fcf6 <HAL_SD_IRQHandler+0x2a6>
        hsd->hdmatx->XferAbortCallback = SD_DMATxAbort;
 801fcd2:	687b      	ldr	r3, [r7, #4]
 801fcd4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801fcd6:	4a1f      	ldr	r2, [pc, #124]	; (801fd54 <HAL_SD_IRQHandler+0x304>)
 801fcd8:	651a      	str	r2, [r3, #80]	; 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 801fcda:	687b      	ldr	r3, [r7, #4]
 801fcdc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801fcde:	4618      	mov	r0, r3
 801fce0:	f7fd fdc2 	bl	801d868 <HAL_DMA_Abort_IT>
 801fce4:	4603      	mov	r3, r0
 801fce6:	2b00      	cmp	r3, #0
 801fce8:	d02f      	beq.n	801fd4a <HAL_SD_IRQHandler+0x2fa>
          SD_DMATxAbort(hsd->hdmatx);
 801fcea:	687b      	ldr	r3, [r7, #4]
 801fcec:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801fcee:	4618      	mov	r0, r3
 801fcf0:	f000 fb54 	bl	802039c <SD_DMATxAbort>
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 801fcf4:	e029      	b.n	801fd4a <HAL_SD_IRQHandler+0x2fa>
      else if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 801fcf6:	68fb      	ldr	r3, [r7, #12]
 801fcf8:	f003 0301 	and.w	r3, r3, #1
 801fcfc:	2b00      	cmp	r3, #0
 801fcfe:	d104      	bne.n	801fd0a <HAL_SD_IRQHandler+0x2ba>
 801fd00:	68fb      	ldr	r3, [r7, #12]
 801fd02:	f003 0302 	and.w	r3, r3, #2
 801fd06:	2b00      	cmp	r3, #0
 801fd08:	d011      	beq.n	801fd2e <HAL_SD_IRQHandler+0x2de>
        hsd->hdmarx->XferAbortCallback = SD_DMARxAbort;
 801fd0a:	687b      	ldr	r3, [r7, #4]
 801fd0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801fd0e:	4a12      	ldr	r2, [pc, #72]	; (801fd58 <HAL_SD_IRQHandler+0x308>)
 801fd10:	651a      	str	r2, [r3, #80]	; 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 801fd12:	687b      	ldr	r3, [r7, #4]
 801fd14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801fd16:	4618      	mov	r0, r3
 801fd18:	f7fd fda6 	bl	801d868 <HAL_DMA_Abort_IT>
 801fd1c:	4603      	mov	r3, r0
 801fd1e:	2b00      	cmp	r3, #0
 801fd20:	d013      	beq.n	801fd4a <HAL_SD_IRQHandler+0x2fa>
          SD_DMARxAbort(hsd->hdmarx);
 801fd22:	687b      	ldr	r3, [r7, #4]
 801fd24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801fd26:	4618      	mov	r0, r3
 801fd28:	f000 fb6f 	bl	802040a <SD_DMARxAbort>
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 801fd2c:	e00d      	b.n	801fd4a <HAL_SD_IRQHandler+0x2fa>
        hsd->ErrorCode = HAL_SD_ERROR_NONE;
 801fd2e:	687b      	ldr	r3, [r7, #4]
 801fd30:	2200      	movs	r2, #0
 801fd32:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 801fd34:	687b      	ldr	r3, [r7, #4]
 801fd36:	2201      	movs	r2, #1
 801fd38:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 801fd3c:	687b      	ldr	r3, [r7, #4]
 801fd3e:	2200      	movs	r2, #0
 801fd40:	631a      	str	r2, [r3, #48]	; 0x30
        HAL_SD_AbortCallback(hsd);
 801fd42:	6878      	ldr	r0, [r7, #4]
 801fd44:	f000 f814 	bl	801fd70 <HAL_SD_AbortCallback>
}
 801fd48:	e7ff      	b.n	801fd4a <HAL_SD_IRQHandler+0x2fa>
 801fd4a:	bf00      	nop
 801fd4c:	3710      	adds	r7, #16
 801fd4e:	46bd      	mov	sp, r7
 801fd50:	bd80      	pop	{r7, pc}
 801fd52:	bf00      	nop
 801fd54:	0802039d 	.word	0x0802039d
 801fd58:	0802040b 	.word	0x0802040b

0801fd5c <HAL_SD_ErrorCallback>:
  * @brief SD error callbacks
  * @param hsd: Pointer SD handle
  * @retval None
  */
__weak void HAL_SD_ErrorCallback(SD_HandleTypeDef *hsd)
{
 801fd5c:	b480      	push	{r7}
 801fd5e:	b083      	sub	sp, #12
 801fd60:	af00      	add	r7, sp, #0
 801fd62:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SD_ErrorCallback can be implemented in the user file
   */
}
 801fd64:	bf00      	nop
 801fd66:	370c      	adds	r7, #12
 801fd68:	46bd      	mov	sp, r7
 801fd6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801fd6e:	4770      	bx	lr

0801fd70 <HAL_SD_AbortCallback>:
  * @brief SD Abort callbacks
  * @param hsd: Pointer SD handle
  * @retval None
  */
__weak void HAL_SD_AbortCallback(SD_HandleTypeDef *hsd)
{
 801fd70:	b480      	push	{r7}
 801fd72:	b083      	sub	sp, #12
 801fd74:	af00      	add	r7, sp, #0
 801fd76:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SD_AbortCallback can be implemented in the user file
   */
}
 801fd78:	bf00      	nop
 801fd7a:	370c      	adds	r7, #12
 801fd7c:	46bd      	mov	sp, r7
 801fd7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 801fd82:	4770      	bx	lr

0801fd84 <HAL_SD_GetCardCSD>:
  * @param  pCSD: Pointer to a HAL_SD_CardCSDTypeDef structure that  
  *         contains all CSD register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 801fd84:	b480      	push	{r7}
 801fd86:	b083      	sub	sp, #12
 801fd88:	af00      	add	r7, sp, #0
 801fd8a:	6078      	str	r0, [r7, #4]
 801fd8c:	6039      	str	r1, [r7, #0]
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 801fd8e:	687b      	ldr	r3, [r7, #4]
 801fd90:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 801fd92:	0f9b      	lsrs	r3, r3, #30
 801fd94:	b2da      	uxtb	r2, r3
 801fd96:	683b      	ldr	r3, [r7, #0]
 801fd98:	701a      	strb	r2, [r3, #0]

  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 801fd9a:	687b      	ldr	r3, [r7, #4]
 801fd9c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 801fd9e:	0e9b      	lsrs	r3, r3, #26
 801fda0:	b2db      	uxtb	r3, r3
 801fda2:	f003 030f 	and.w	r3, r3, #15
 801fda6:	b2da      	uxtb	r2, r3
 801fda8:	683b      	ldr	r3, [r7, #0]
 801fdaa:	705a      	strb	r2, [r3, #1]

  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 801fdac:	687b      	ldr	r3, [r7, #4]
 801fdae:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 801fdb0:	0e1b      	lsrs	r3, r3, #24
 801fdb2:	b2db      	uxtb	r3, r3
 801fdb4:	f003 0303 	and.w	r3, r3, #3
 801fdb8:	b2da      	uxtb	r2, r3
 801fdba:	683b      	ldr	r3, [r7, #0]
 801fdbc:	709a      	strb	r2, [r3, #2]

  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 801fdbe:	687b      	ldr	r3, [r7, #4]
 801fdc0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 801fdc2:	0c1b      	lsrs	r3, r3, #16
 801fdc4:	b2da      	uxtb	r2, r3
 801fdc6:	683b      	ldr	r3, [r7, #0]
 801fdc8:	70da      	strb	r2, [r3, #3]

  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 801fdca:	687b      	ldr	r3, [r7, #4]
 801fdcc:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 801fdce:	0a1b      	lsrs	r3, r3, #8
 801fdd0:	b2da      	uxtb	r2, r3
 801fdd2:	683b      	ldr	r3, [r7, #0]
 801fdd4:	711a      	strb	r2, [r3, #4]

  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 801fdd6:	687b      	ldr	r3, [r7, #4]
 801fdd8:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 801fdda:	b2da      	uxtb	r2, r3
 801fddc:	683b      	ldr	r3, [r7, #0]
 801fdde:	715a      	strb	r2, [r3, #5]

  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 801fde0:	687b      	ldr	r3, [r7, #4]
 801fde2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 801fde4:	0d1b      	lsrs	r3, r3, #20
 801fde6:	b29a      	uxth	r2, r3
 801fde8:	683b      	ldr	r3, [r7, #0]
 801fdea:	80da      	strh	r2, [r3, #6]

  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 801fdec:	687b      	ldr	r3, [r7, #4]
 801fdee:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 801fdf0:	0c1b      	lsrs	r3, r3, #16
 801fdf2:	b2db      	uxtb	r3, r3
 801fdf4:	f003 030f 	and.w	r3, r3, #15
 801fdf8:	b2da      	uxtb	r2, r3
 801fdfa:	683b      	ldr	r3, [r7, #0]
 801fdfc:	721a      	strb	r2, [r3, #8]

  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 801fdfe:	687b      	ldr	r3, [r7, #4]
 801fe00:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 801fe02:	0bdb      	lsrs	r3, r3, #15
 801fe04:	b2db      	uxtb	r3, r3
 801fe06:	f003 0301 	and.w	r3, r3, #1
 801fe0a:	b2da      	uxtb	r2, r3
 801fe0c:	683b      	ldr	r3, [r7, #0]
 801fe0e:	725a      	strb	r2, [r3, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 801fe10:	687b      	ldr	r3, [r7, #4]
 801fe12:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 801fe14:	0b9b      	lsrs	r3, r3, #14
 801fe16:	b2db      	uxtb	r3, r3
 801fe18:	f003 0301 	and.w	r3, r3, #1
 801fe1c:	b2da      	uxtb	r2, r3
 801fe1e:	683b      	ldr	r3, [r7, #0]
 801fe20:	729a      	strb	r2, [r3, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 801fe22:	687b      	ldr	r3, [r7, #4]
 801fe24:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 801fe26:	0b5b      	lsrs	r3, r3, #13
 801fe28:	b2db      	uxtb	r3, r3
 801fe2a:	f003 0301 	and.w	r3, r3, #1
 801fe2e:	b2da      	uxtb	r2, r3
 801fe30:	683b      	ldr	r3, [r7, #0]
 801fe32:	72da      	strb	r2, [r3, #11]

  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 801fe34:	687b      	ldr	r3, [r7, #4]
 801fe36:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 801fe38:	0b1b      	lsrs	r3, r3, #12
 801fe3a:	b2db      	uxtb	r3, r3
 801fe3c:	f003 0301 	and.w	r3, r3, #1
 801fe40:	b2da      	uxtb	r2, r3
 801fe42:	683b      	ldr	r3, [r7, #0]
 801fe44:	731a      	strb	r2, [r3, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 801fe46:	683b      	ldr	r3, [r7, #0]
 801fe48:	2200      	movs	r2, #0
 801fe4a:	735a      	strb	r2, [r3, #13]

  if(hsd->SdCard.CardType == CARD_SDSC)
 801fe4c:	687b      	ldr	r3, [r7, #4]
 801fe4e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 801fe50:	2b00      	cmp	r3, #0
 801fe52:	d163      	bne.n	801ff1c <HAL_SD_GetCardCSD+0x198>
  {
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 801fe54:	687b      	ldr	r3, [r7, #4]
 801fe56:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 801fe58:	009a      	lsls	r2, r3, #2
 801fe5a:	f640 73fc 	movw	r3, #4092	; 0xffc
 801fe5e:	4013      	ands	r3, r2
 801fe60:	687a      	ldr	r2, [r7, #4]
 801fe62:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 801fe64:	0f92      	lsrs	r2, r2, #30
 801fe66:	431a      	orrs	r2, r3
 801fe68:	683b      	ldr	r3, [r7, #0]
 801fe6a:	611a      	str	r2, [r3, #16]

    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 801fe6c:	687b      	ldr	r3, [r7, #4]
 801fe6e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801fe70:	0edb      	lsrs	r3, r3, #27
 801fe72:	b2db      	uxtb	r3, r3
 801fe74:	f003 0307 	and.w	r3, r3, #7
 801fe78:	b2da      	uxtb	r2, r3
 801fe7a:	683b      	ldr	r3, [r7, #0]
 801fe7c:	751a      	strb	r2, [r3, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 801fe7e:	687b      	ldr	r3, [r7, #4]
 801fe80:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801fe82:	0e1b      	lsrs	r3, r3, #24
 801fe84:	b2db      	uxtb	r3, r3
 801fe86:	f003 0307 	and.w	r3, r3, #7
 801fe8a:	b2da      	uxtb	r2, r3
 801fe8c:	683b      	ldr	r3, [r7, #0]
 801fe8e:	755a      	strb	r2, [r3, #21]

    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 801fe90:	687b      	ldr	r3, [r7, #4]
 801fe92:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801fe94:	0d5b      	lsrs	r3, r3, #21
 801fe96:	b2db      	uxtb	r3, r3
 801fe98:	f003 0307 	and.w	r3, r3, #7
 801fe9c:	b2da      	uxtb	r2, r3
 801fe9e:	683b      	ldr	r3, [r7, #0]
 801fea0:	759a      	strb	r2, [r3, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 801fea2:	687b      	ldr	r3, [r7, #4]
 801fea4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801fea6:	0c9b      	lsrs	r3, r3, #18
 801fea8:	b2db      	uxtb	r3, r3
 801feaa:	f003 0307 	and.w	r3, r3, #7
 801feae:	b2da      	uxtb	r2, r3
 801feb0:	683b      	ldr	r3, [r7, #0]
 801feb2:	75da      	strb	r2, [r3, #23]

    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 801feb4:	687b      	ldr	r3, [r7, #4]
 801feb6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801feb8:	0bdb      	lsrs	r3, r3, #15
 801feba:	b2db      	uxtb	r3, r3
 801febc:	f003 0307 	and.w	r3, r3, #7
 801fec0:	b2da      	uxtb	r2, r3
 801fec2:	683b      	ldr	r3, [r7, #0]
 801fec4:	761a      	strb	r2, [r3, #24]

    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 801fec6:	683b      	ldr	r3, [r7, #0]
 801fec8:	691b      	ldr	r3, [r3, #16]
 801feca:	1c5a      	adds	r2, r3, #1
 801fecc:	687b      	ldr	r3, [r7, #4]
 801fece:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 801fed0:	683b      	ldr	r3, [r7, #0]
 801fed2:	7e1b      	ldrb	r3, [r3, #24]
 801fed4:	b2db      	uxtb	r3, r3
 801fed6:	f003 0307 	and.w	r3, r3, #7
 801feda:	3302      	adds	r3, #2
 801fedc:	2201      	movs	r2, #1
 801fede:	fa02 f303 	lsl.w	r3, r2, r3
 801fee2:	687a      	ldr	r2, [r7, #4]
 801fee4:	6d52      	ldr	r2, [r2, #84]	; 0x54
 801fee6:	fb03 f202 	mul.w	r2, r3, r2
 801feea:	687b      	ldr	r3, [r7, #4]
 801feec:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 801feee:	683b      	ldr	r3, [r7, #0]
 801fef0:	7a1b      	ldrb	r3, [r3, #8]
 801fef2:	b2db      	uxtb	r3, r3
 801fef4:	f003 030f 	and.w	r3, r3, #15
 801fef8:	2201      	movs	r2, #1
 801fefa:	409a      	lsls	r2, r3
 801fefc:	687b      	ldr	r3, [r7, #4]
 801fefe:	659a      	str	r2, [r3, #88]	; 0x58

    hsd->SdCard.LogBlockNbr =  (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U);
 801ff00:	687b      	ldr	r3, [r7, #4]
 801ff02:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 801ff04:	687a      	ldr	r2, [r7, #4]
 801ff06:	6d92      	ldr	r2, [r2, #88]	; 0x58
 801ff08:	0a52      	lsrs	r2, r2, #9
 801ff0a:	fb03 f202 	mul.w	r2, r3, r2
 801ff0e:	687b      	ldr	r3, [r7, #4]
 801ff10:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.LogBlockSize = 512U;
 801ff12:	687b      	ldr	r3, [r7, #4]
 801ff14:	f44f 7200 	mov.w	r2, #512	; 0x200
 801ff18:	661a      	str	r2, [r3, #96]	; 0x60
 801ff1a:	e031      	b.n	801ff80 <HAL_SD_GetCardCSD+0x1fc>
  }
  else if(hsd->SdCard.CardType == CARD_SDHC_SDXC)
 801ff1c:	687b      	ldr	r3, [r7, #4]
 801ff1e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 801ff20:	2b01      	cmp	r3, #1
 801ff22:	d11d      	bne.n	801ff60 <HAL_SD_GetCardCSD+0x1dc>
  {
    /* Byte 7 */
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 801ff24:	687b      	ldr	r3, [r7, #4]
 801ff26:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 801ff28:	041b      	lsls	r3, r3, #16
 801ff2a:	f403 127c 	and.w	r2, r3, #4128768	; 0x3f0000
 801ff2e:	687b      	ldr	r3, [r7, #4]
 801ff30:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801ff32:	0c1b      	lsrs	r3, r3, #16
 801ff34:	431a      	orrs	r2, r3
 801ff36:	683b      	ldr	r3, [r7, #0]
 801ff38:	611a      	str	r2, [r3, #16]

    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 801ff3a:	683b      	ldr	r3, [r7, #0]
 801ff3c:	691b      	ldr	r3, [r3, #16]
 801ff3e:	3301      	adds	r3, #1
 801ff40:	029a      	lsls	r2, r3, #10
 801ff42:	687b      	ldr	r3, [r7, #4]
 801ff44:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 801ff46:	687b      	ldr	r3, [r7, #4]
 801ff48:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 801ff4a:	687b      	ldr	r3, [r7, #4]
 801ff4c:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.BlockSize = 512U;
 801ff4e:	687b      	ldr	r3, [r7, #4]
 801ff50:	f44f 7200 	mov.w	r2, #512	; 0x200
 801ff54:	659a      	str	r2, [r3, #88]	; 0x58
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 801ff56:	687b      	ldr	r3, [r7, #4]
 801ff58:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 801ff5a:	687b      	ldr	r3, [r7, #4]
 801ff5c:	661a      	str	r2, [r3, #96]	; 0x60
 801ff5e:	e00f      	b.n	801ff80 <HAL_SD_GetCardCSD+0x1fc>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 801ff60:	687b      	ldr	r3, [r7, #4]
 801ff62:	681b      	ldr	r3, [r3, #0]
 801ff64:	4a58      	ldr	r2, [pc, #352]	; (80200c8 <HAL_SD_GetCardCSD+0x344>)
 801ff66:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 801ff68:	687b      	ldr	r3, [r7, #4]
 801ff6a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 801ff6c:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 801ff70:	687b      	ldr	r3, [r7, #4]
 801ff72:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 801ff74:	687b      	ldr	r3, [r7, #4]
 801ff76:	2201      	movs	r2, #1
 801ff78:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 801ff7c:	2301      	movs	r3, #1
 801ff7e:	e09d      	b.n	80200bc <HAL_SD_GetCardCSD+0x338>
  }

  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 801ff80:	687b      	ldr	r3, [r7, #4]
 801ff82:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801ff84:	0b9b      	lsrs	r3, r3, #14
 801ff86:	b2db      	uxtb	r3, r3
 801ff88:	f003 0301 	and.w	r3, r3, #1
 801ff8c:	b2da      	uxtb	r2, r3
 801ff8e:	683b      	ldr	r3, [r7, #0]
 801ff90:	765a      	strb	r2, [r3, #25]

  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 801ff92:	687b      	ldr	r3, [r7, #4]
 801ff94:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801ff96:	09db      	lsrs	r3, r3, #7
 801ff98:	b2db      	uxtb	r3, r3
 801ff9a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 801ff9e:	b2da      	uxtb	r2, r3
 801ffa0:	683b      	ldr	r3, [r7, #0]
 801ffa2:	769a      	strb	r2, [r3, #26]

  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 801ffa4:	687b      	ldr	r3, [r7, #4]
 801ffa6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801ffa8:	b2db      	uxtb	r3, r3
 801ffaa:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 801ffae:	b2da      	uxtb	r2, r3
 801ffb0:	683b      	ldr	r3, [r7, #0]
 801ffb2:	76da      	strb	r2, [r3, #27]

  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 801ffb4:	687b      	ldr	r3, [r7, #4]
 801ffb6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801ffb8:	0fdb      	lsrs	r3, r3, #31
 801ffba:	b2da      	uxtb	r2, r3
 801ffbc:	683b      	ldr	r3, [r7, #0]
 801ffbe:	771a      	strb	r2, [r3, #28]

  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 801ffc0:	687b      	ldr	r3, [r7, #4]
 801ffc2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801ffc4:	0f5b      	lsrs	r3, r3, #29
 801ffc6:	b2db      	uxtb	r3, r3
 801ffc8:	f003 0303 	and.w	r3, r3, #3
 801ffcc:	b2da      	uxtb	r2, r3
 801ffce:	683b      	ldr	r3, [r7, #0]
 801ffd0:	775a      	strb	r2, [r3, #29]

  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 801ffd2:	687b      	ldr	r3, [r7, #4]
 801ffd4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801ffd6:	0e9b      	lsrs	r3, r3, #26
 801ffd8:	b2db      	uxtb	r3, r3
 801ffda:	f003 0307 	and.w	r3, r3, #7
 801ffde:	b2da      	uxtb	r2, r3
 801ffe0:	683b      	ldr	r3, [r7, #0]
 801ffe2:	779a      	strb	r2, [r3, #30]

  pCSD->MaxWrBlockLen= (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 801ffe4:	687b      	ldr	r3, [r7, #4]
 801ffe6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801ffe8:	0d9b      	lsrs	r3, r3, #22
 801ffea:	b2db      	uxtb	r3, r3
 801ffec:	f003 030f 	and.w	r3, r3, #15
 801fff0:	b2da      	uxtb	r2, r3
 801fff2:	683b      	ldr	r3, [r7, #0]
 801fff4:	77da      	strb	r2, [r3, #31]

  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 801fff6:	687b      	ldr	r3, [r7, #4]
 801fff8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801fffa:	0d5b      	lsrs	r3, r3, #21
 801fffc:	b2db      	uxtb	r3, r3
 801fffe:	f003 0301 	and.w	r3, r3, #1
 8020002:	b2da      	uxtb	r2, r3
 8020004:	683b      	ldr	r3, [r7, #0]
 8020006:	f883 2020 	strb.w	r2, [r3, #32]

  pCSD->Reserved3 = 0;
 802000a:	683b      	ldr	r3, [r7, #0]
 802000c:	2200      	movs	r2, #0
 802000e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 8020012:	687b      	ldr	r3, [r7, #4]
 8020014:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8020016:	0c1b      	lsrs	r3, r3, #16
 8020018:	b2db      	uxtb	r3, r3
 802001a:	f003 0301 	and.w	r3, r3, #1
 802001e:	b2da      	uxtb	r2, r3
 8020020:	683b      	ldr	r3, [r7, #0]
 8020022:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22

  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 8020026:	687b      	ldr	r3, [r7, #4]
 8020028:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 802002a:	0bdb      	lsrs	r3, r3, #15
 802002c:	b2db      	uxtb	r3, r3
 802002e:	f003 0301 	and.w	r3, r3, #1
 8020032:	b2da      	uxtb	r2, r3
 8020034:	683b      	ldr	r3, [r7, #0]
 8020036:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23

  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 802003a:	687b      	ldr	r3, [r7, #4]
 802003c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 802003e:	0b9b      	lsrs	r3, r3, #14
 8020040:	b2db      	uxtb	r3, r3
 8020042:	f003 0301 	and.w	r3, r3, #1
 8020046:	b2da      	uxtb	r2, r3
 8020048:	683b      	ldr	r3, [r7, #0]
 802004a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 802004e:	687b      	ldr	r3, [r7, #4]
 8020050:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8020052:	0b5b      	lsrs	r3, r3, #13
 8020054:	b2db      	uxtb	r3, r3
 8020056:	f003 0301 	and.w	r3, r3, #1
 802005a:	b2da      	uxtb	r2, r3
 802005c:	683b      	ldr	r3, [r7, #0]
 802005e:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 8020062:	687b      	ldr	r3, [r7, #4]
 8020064:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8020066:	0b1b      	lsrs	r3, r3, #12
 8020068:	b2db      	uxtb	r3, r3
 802006a:	f003 0301 	and.w	r3, r3, #1
 802006e:	b2da      	uxtb	r2, r3
 8020070:	683b      	ldr	r3, [r7, #0]
 8020072:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26

  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 8020076:	687b      	ldr	r3, [r7, #4]
 8020078:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 802007a:	0a9b      	lsrs	r3, r3, #10
 802007c:	b2db      	uxtb	r3, r3
 802007e:	f003 0303 	and.w	r3, r3, #3
 8020082:	b2da      	uxtb	r2, r3
 8020084:	683b      	ldr	r3, [r7, #0]
 8020086:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27

  pCSD->ECC= (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 802008a:	687b      	ldr	r3, [r7, #4]
 802008c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 802008e:	0a1b      	lsrs	r3, r3, #8
 8020090:	b2db      	uxtb	r3, r3
 8020092:	f003 0303 	and.w	r3, r3, #3
 8020096:	b2da      	uxtb	r2, r3
 8020098:	683b      	ldr	r3, [r7, #0]
 802009a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 802009e:	687b      	ldr	r3, [r7, #4]
 80200a0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80200a2:	085b      	lsrs	r3, r3, #1
 80200a4:	b2db      	uxtb	r3, r3
 80200a6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80200aa:	b2da      	uxtb	r2, r3
 80200ac:	683b      	ldr	r3, [r7, #0]
 80200ae:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29

  pCSD->Reserved4 = 1;
 80200b2:	683b      	ldr	r3, [r7, #0]
 80200b4:	2201      	movs	r2, #1
 80200b6:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a

  return HAL_OK;
 80200ba:	2300      	movs	r3, #0
}
 80200bc:	4618      	mov	r0, r3
 80200be:	370c      	adds	r7, #12
 80200c0:	46bd      	mov	sp, r7
 80200c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80200c6:	4770      	bx	lr
 80200c8:	004005ff 	.word	0x004005ff

080200cc <HAL_SD_GetCardInfo>:
  * @param  pCardInfo: Pointer to the HAL_SD_CardInfoTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardInfo(SD_HandleTypeDef *hsd, HAL_SD_CardInfoTypeDef *pCardInfo)
{
 80200cc:	b480      	push	{r7}
 80200ce:	b083      	sub	sp, #12
 80200d0:	af00      	add	r7, sp, #0
 80200d2:	6078      	str	r0, [r7, #4]
 80200d4:	6039      	str	r1, [r7, #0]
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 80200d6:	687b      	ldr	r3, [r7, #4]
 80200d8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80200da:	683b      	ldr	r3, [r7, #0]
 80200dc:	601a      	str	r2, [r3, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 80200de:	687b      	ldr	r3, [r7, #4]
 80200e0:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80200e2:	683b      	ldr	r3, [r7, #0]
 80200e4:	605a      	str	r2, [r3, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 80200e6:	687b      	ldr	r3, [r7, #4]
 80200e8:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80200ea:	683b      	ldr	r3, [r7, #0]
 80200ec:	609a      	str	r2, [r3, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 80200ee:	687b      	ldr	r3, [r7, #4]
 80200f0:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80200f2:	683b      	ldr	r3, [r7, #0]
 80200f4:	60da      	str	r2, [r3, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 80200f6:	687b      	ldr	r3, [r7, #4]
 80200f8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80200fa:	683b      	ldr	r3, [r7, #0]
 80200fc:	611a      	str	r2, [r3, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 80200fe:	687b      	ldr	r3, [r7, #4]
 8020100:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8020102:	683b      	ldr	r3, [r7, #0]
 8020104:	615a      	str	r2, [r3, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 8020106:	687b      	ldr	r3, [r7, #4]
 8020108:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 802010a:	683b      	ldr	r3, [r7, #0]
 802010c:	619a      	str	r2, [r3, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 802010e:	687b      	ldr	r3, [r7, #4]
 8020110:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8020112:	683b      	ldr	r3, [r7, #0]
 8020114:	61da      	str	r2, [r3, #28]

  return HAL_OK;
 8020116:	2300      	movs	r3, #0
}
 8020118:	4618      	mov	r0, r3
 802011a:	370c      	adds	r7, #12
 802011c:	46bd      	mov	sp, r7
 802011e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8020122:	4770      	bx	lr

08020124 <HAL_SD_ConfigWideBusOperation>:
  *            @arg SDIO_BUS_WIDE_4B: 4-bit data transfer
  *            @arg SDIO_BUS_WIDE_1B: 1-bit data transfer
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ConfigWideBusOperation(SD_HandleTypeDef *hsd, uint32_t WideMode)
{
 8020124:	b5b0      	push	{r4, r5, r7, lr}
 8020126:	b08e      	sub	sp, #56	; 0x38
 8020128:	af04      	add	r7, sp, #16
 802012a:	6078      	str	r0, [r7, #4]
 802012c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDIO_BUS_WIDE(WideMode));

  /* Change State */
  hsd->State = HAL_SD_STATE_BUSY;
 802012e:	687b      	ldr	r3, [r7, #4]
 8020130:	2203      	movs	r2, #3
 8020132:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  if(hsd->SdCard.CardType != CARD_SECURED)
 8020136:	687b      	ldr	r3, [r7, #4]
 8020138:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 802013a:	2b03      	cmp	r3, #3
 802013c:	d02e      	beq.n	802019c <HAL_SD_ConfigWideBusOperation+0x78>
  {
    if(WideMode == SDIO_BUS_WIDE_8B)
 802013e:	683b      	ldr	r3, [r7, #0]
 8020140:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8020144:	d106      	bne.n	8020154 <HAL_SD_ConfigWideBusOperation+0x30>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8020146:	687b      	ldr	r3, [r7, #4]
 8020148:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 802014a:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 802014e:	687b      	ldr	r3, [r7, #4]
 8020150:	639a      	str	r2, [r3, #56]	; 0x38
 8020152:	e029      	b.n	80201a8 <HAL_SD_ConfigWideBusOperation+0x84>
    }
    else if(WideMode == SDIO_BUS_WIDE_4B)
 8020154:	683b      	ldr	r3, [r7, #0]
 8020156:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 802015a:	d10a      	bne.n	8020172 <HAL_SD_ConfigWideBusOperation+0x4e>
    {
      errorstate = SD_WideBus_Enable(hsd);
 802015c:	6878      	ldr	r0, [r7, #4]
 802015e:	f000 fb0f 	bl	8020780 <SD_WideBus_Enable>
 8020162:	6278      	str	r0, [r7, #36]	; 0x24

      hsd->ErrorCode |= errorstate;
 8020164:	687b      	ldr	r3, [r7, #4]
 8020166:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8020168:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 802016a:	431a      	orrs	r2, r3
 802016c:	687b      	ldr	r3, [r7, #4]
 802016e:	639a      	str	r2, [r3, #56]	; 0x38
 8020170:	e01a      	b.n	80201a8 <HAL_SD_ConfigWideBusOperation+0x84>
    }
    else if(WideMode == SDIO_BUS_WIDE_1B)
 8020172:	683b      	ldr	r3, [r7, #0]
 8020174:	2b00      	cmp	r3, #0
 8020176:	d10a      	bne.n	802018e <HAL_SD_ConfigWideBusOperation+0x6a>
    {
      errorstate = SD_WideBus_Disable(hsd);
 8020178:	6878      	ldr	r0, [r7, #4]
 802017a:	f000 fb4c 	bl	8020816 <SD_WideBus_Disable>
 802017e:	6278      	str	r0, [r7, #36]	; 0x24

      hsd->ErrorCode |= errorstate;
 8020180:	687b      	ldr	r3, [r7, #4]
 8020182:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8020184:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8020186:	431a      	orrs	r2, r3
 8020188:	687b      	ldr	r3, [r7, #4]
 802018a:	639a      	str	r2, [r3, #56]	; 0x38
 802018c:	e00c      	b.n	80201a8 <HAL_SD_ConfigWideBusOperation+0x84>
    }
    else
    {
      /* WideMode is not a valid argument*/
      hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 802018e:	687b      	ldr	r3, [r7, #4]
 8020190:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8020192:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8020196:	687b      	ldr	r3, [r7, #4]
 8020198:	639a      	str	r2, [r3, #56]	; 0x38
 802019a:	e005      	b.n	80201a8 <HAL_SD_ConfigWideBusOperation+0x84>
    }
  }
  else
  {
    /* MMC Card does not support this feature */
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 802019c:	687b      	ldr	r3, [r7, #4]
 802019e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80201a0:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 80201a4:	687b      	ldr	r3, [r7, #4]
 80201a6:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode != HAL_SD_ERROR_NONE)
 80201a8:	687b      	ldr	r3, [r7, #4]
 80201aa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80201ac:	2b00      	cmp	r3, #0
 80201ae:	d009      	beq.n	80201c4 <HAL_SD_ConfigWideBusOperation+0xa0>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80201b0:	687b      	ldr	r3, [r7, #4]
 80201b2:	681b      	ldr	r3, [r3, #0]
 80201b4:	4a18      	ldr	r2, [pc, #96]	; (8020218 <HAL_SD_ConfigWideBusOperation+0xf4>)
 80201b6:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 80201b8:	687b      	ldr	r3, [r7, #4]
 80201ba:	2201      	movs	r2, #1
 80201bc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 80201c0:	2301      	movs	r3, #1
 80201c2:	e024      	b.n	802020e <HAL_SD_ConfigWideBusOperation+0xea>
  }
  else
  {
    /* Configure the SDIO peripheral */
    Init.ClockEdge           = hsd->Init.ClockEdge;
 80201c4:	687b      	ldr	r3, [r7, #4]
 80201c6:	685b      	ldr	r3, [r3, #4]
 80201c8:	60fb      	str	r3, [r7, #12]
    Init.ClockBypass         = hsd->Init.ClockBypass;
 80201ca:	687b      	ldr	r3, [r7, #4]
 80201cc:	689b      	ldr	r3, [r3, #8]
 80201ce:	613b      	str	r3, [r7, #16]
    Init.ClockPowerSave      = hsd->Init.ClockPowerSave;
 80201d0:	687b      	ldr	r3, [r7, #4]
 80201d2:	68db      	ldr	r3, [r3, #12]
 80201d4:	617b      	str	r3, [r7, #20]
    Init.BusWide             = WideMode;
 80201d6:	683b      	ldr	r3, [r7, #0]
 80201d8:	61bb      	str	r3, [r7, #24]
    Init.HardwareFlowControl = hsd->Init.HardwareFlowControl;
 80201da:	687b      	ldr	r3, [r7, #4]
 80201dc:	695b      	ldr	r3, [r3, #20]
 80201de:	61fb      	str	r3, [r7, #28]
    Init.ClockDiv            = hsd->Init.ClockDiv;
 80201e0:	687b      	ldr	r3, [r7, #4]
 80201e2:	699b      	ldr	r3, [r3, #24]
 80201e4:	623b      	str	r3, [r7, #32]
    (void)SDIO_Init(hsd->Instance, Init);
 80201e6:	687b      	ldr	r3, [r7, #4]
 80201e8:	681d      	ldr	r5, [r3, #0]
 80201ea:	466c      	mov	r4, sp
 80201ec:	f107 0318 	add.w	r3, r7, #24
 80201f0:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80201f4:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 80201f8:	f107 030c 	add.w	r3, r7, #12
 80201fc:	cb0e      	ldmia	r3, {r1, r2, r3}
 80201fe:	4628      	mov	r0, r5
 8020200:	f003 f9ec 	bl	80235dc <SDIO_Init>
  }

  /* Change State */
  hsd->State = HAL_SD_STATE_READY;
 8020204:	687b      	ldr	r3, [r7, #4]
 8020206:	2201      	movs	r2, #1
 8020208:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 802020c:	2300      	movs	r3, #0
}
 802020e:	4618      	mov	r0, r3
 8020210:	3728      	adds	r7, #40	; 0x28
 8020212:	46bd      	mov	sp, r7
 8020214:	bdb0      	pop	{r4, r5, r7, pc}
 8020216:	bf00      	nop
 8020218:	004005ff 	.word	0x004005ff

0802021c <HAL_SD_GetCardState>:
  * @brief  Gets the current sd card data state.
  * @param  hsd: pointer to SD handle
  * @retval Card state
  */
HAL_SD_CardStateTypeDef HAL_SD_GetCardState(SD_HandleTypeDef *hsd)
{
 802021c:	b580      	push	{r7, lr}
 802021e:	b086      	sub	sp, #24
 8020220:	af00      	add	r7, sp, #0
 8020222:	6078      	str	r0, [r7, #4]
  uint32_t cardstate;
  uint32_t errorstate;
  uint32_t resp1 = 0;
 8020224:	2300      	movs	r3, #0
 8020226:	60fb      	str	r3, [r7, #12]

  errorstate = SD_SendStatus(hsd, &resp1);
 8020228:	f107 030c 	add.w	r3, r7, #12
 802022c:	4619      	mov	r1, r3
 802022e:	6878      	ldr	r0, [r7, #4]
 8020230:	f000 fa7e 	bl	8020730 <SD_SendStatus>
 8020234:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 8020236:	697b      	ldr	r3, [r7, #20]
 8020238:	2b00      	cmp	r3, #0
 802023a:	d005      	beq.n	8020248 <HAL_SD_GetCardState+0x2c>
  {
    hsd->ErrorCode |= errorstate;
 802023c:	687b      	ldr	r3, [r7, #4]
 802023e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8020240:	697b      	ldr	r3, [r7, #20]
 8020242:	431a      	orrs	r2, r3
 8020244:	687b      	ldr	r3, [r7, #4]
 8020246:	639a      	str	r2, [r3, #56]	; 0x38
  }

  cardstate = ((resp1 >> 9U) & 0x0FU);
 8020248:	68fb      	ldr	r3, [r7, #12]
 802024a:	0a5b      	lsrs	r3, r3, #9
 802024c:	f003 030f 	and.w	r3, r3, #15
 8020250:	613b      	str	r3, [r7, #16]

  return (HAL_SD_CardStateTypeDef)cardstate;
 8020252:	693b      	ldr	r3, [r7, #16]
}
 8020254:	4618      	mov	r0, r3
 8020256:	3718      	adds	r7, #24
 8020258:	46bd      	mov	sp, r7
 802025a:	bd80      	pop	{r7, pc}

0802025c <SD_DMATransmitCplt>:
  * @brief  DMA SD transmit process complete callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 802025c:	b480      	push	{r7}
 802025e:	b085      	sub	sp, #20
 8020260:	af00      	add	r7, sp, #0
 8020262:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8020264:	687b      	ldr	r3, [r7, #4]
 8020266:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8020268:	60fb      	str	r3, [r7, #12]

  /* Enable DATAEND Interrupt */
  __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DATAEND));
 802026a:	68fb      	ldr	r3, [r7, #12]
 802026c:	681b      	ldr	r3, [r3, #0]
 802026e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8020270:	68fb      	ldr	r3, [r7, #12]
 8020272:	681b      	ldr	r3, [r3, #0]
 8020274:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8020278:	63da      	str	r2, [r3, #60]	; 0x3c
}
 802027a:	bf00      	nop
 802027c:	3714      	adds	r7, #20
 802027e:	46bd      	mov	sp, r7
 8020280:	f85d 7b04 	ldr.w	r7, [sp], #4
 8020284:	4770      	bx	lr

08020286 <SD_DMAReceiveCplt>:
  * @brief  DMA SD receive process complete callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8020286:	b580      	push	{r7, lr}
 8020288:	b084      	sub	sp, #16
 802028a:	af00      	add	r7, sp, #0
 802028c:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 802028e:	687b      	ldr	r3, [r7, #4]
 8020290:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8020292:	60fb      	str	r3, [r7, #12]
  uint32_t errorstate;

  /* Send stop command in multiblock write */
  if(hsd->Context == (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA))
 8020294:	68fb      	ldr	r3, [r7, #12]
 8020296:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8020298:	2b82      	cmp	r3, #130	; 0x82
 802029a:	d111      	bne.n	80202c0 <SD_DMAReceiveCplt+0x3a>
  {
    errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 802029c:	68fb      	ldr	r3, [r7, #12]
 802029e:	681b      	ldr	r3, [r3, #0]
 80202a0:	4618      	mov	r0, r3
 80202a2:	f003 fb21 	bl	80238e8 <SDMMC_CmdStopTransfer>
 80202a6:	60b8      	str	r0, [r7, #8]
    if(errorstate != HAL_SD_ERROR_NONE)
 80202a8:	68bb      	ldr	r3, [r7, #8]
 80202aa:	2b00      	cmp	r3, #0
 80202ac:	d008      	beq.n	80202c0 <SD_DMAReceiveCplt+0x3a>
    {
      hsd->ErrorCode |= errorstate;
 80202ae:	68fb      	ldr	r3, [r7, #12]
 80202b0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80202b2:	68bb      	ldr	r3, [r7, #8]
 80202b4:	431a      	orrs	r2, r3
 80202b6:	68fb      	ldr	r3, [r7, #12]
 80202b8:	639a      	str	r2, [r3, #56]	; 0x38
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
      hsd->ErrorCallback(hsd);
#else
      HAL_SD_ErrorCallback(hsd);
 80202ba:	68f8      	ldr	r0, [r7, #12]
 80202bc:	f7ff fd4e 	bl	801fd5c <HAL_SD_ErrorCallback>
    }
  }

  /* Disable the DMA transfer for transmit request by setting the DMAEN bit
  in the SD DCTRL register */
  hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDIO_DCTRL_DMAEN);
 80202c0:	68fb      	ldr	r3, [r7, #12]
 80202c2:	681b      	ldr	r3, [r3, #0]
 80202c4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80202c6:	68fb      	ldr	r3, [r7, #12]
 80202c8:	681b      	ldr	r3, [r3, #0]
 80202ca:	f022 0208 	bic.w	r2, r2, #8
 80202ce:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Clear all the static flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 80202d0:	68fb      	ldr	r3, [r7, #12]
 80202d2:	681b      	ldr	r3, [r3, #0]
 80202d4:	f240 523a 	movw	r2, #1338	; 0x53a
 80202d8:	639a      	str	r2, [r3, #56]	; 0x38

  hsd->State = HAL_SD_STATE_READY;
 80202da:	68fb      	ldr	r3, [r7, #12]
 80202dc:	2201      	movs	r2, #1
 80202de:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hsd->Context = SD_CONTEXT_NONE;
 80202e2:	68fb      	ldr	r3, [r7, #12]
 80202e4:	2200      	movs	r2, #0
 80202e6:	631a      	str	r2, [r3, #48]	; 0x30

#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
  hsd->RxCpltCallback(hsd);
#else
  HAL_SD_RxCpltCallback(hsd);
 80202e8:	68f8      	ldr	r0, [r7, #12]
 80202ea:	f7f5 fbb3 	bl	8015a54 <HAL_SD_RxCpltCallback>
#endif
}
 80202ee:	bf00      	nop
 80202f0:	3710      	adds	r7, #16
 80202f2:	46bd      	mov	sp, r7
 80202f4:	bd80      	pop	{r7, pc}
	...

080202f8 <SD_DMAError>:
  * @brief  DMA SD communication error callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMAError(DMA_HandleTypeDef *hdma)
{
 80202f8:	b580      	push	{r7, lr}
 80202fa:	b086      	sub	sp, #24
 80202fc:	af00      	add	r7, sp, #0
 80202fe:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8020300:	687b      	ldr	r3, [r7, #4]
 8020302:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8020304:	617b      	str	r3, [r7, #20]
  HAL_SD_CardStateTypeDef CardState;
  uint32_t RxErrorCode, TxErrorCode;

  /* if DMA error is FIFO error ignore it */
  if(HAL_DMA_GetError(hdma) != HAL_DMA_ERROR_FE)
 8020306:	6878      	ldr	r0, [r7, #4]
 8020308:	f7fd fc5a 	bl	801dbc0 <HAL_DMA_GetError>
 802030c:	4603      	mov	r3, r0
 802030e:	2b02      	cmp	r3, #2
 8020310:	d03e      	beq.n	8020390 <SD_DMAError+0x98>
  {
    RxErrorCode = hsd->hdmarx->ErrorCode;
 8020312:	697b      	ldr	r3, [r7, #20]
 8020314:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8020316:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8020318:	613b      	str	r3, [r7, #16]
    TxErrorCode = hsd->hdmatx->ErrorCode;  
 802031a:	697b      	ldr	r3, [r7, #20]
 802031c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 802031e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8020320:	60fb      	str	r3, [r7, #12]
    if((RxErrorCode == HAL_DMA_ERROR_TE) || (TxErrorCode == HAL_DMA_ERROR_TE))
 8020322:	693b      	ldr	r3, [r7, #16]
 8020324:	2b01      	cmp	r3, #1
 8020326:	d002      	beq.n	802032e <SD_DMAError+0x36>
 8020328:	68fb      	ldr	r3, [r7, #12]
 802032a:	2b01      	cmp	r3, #1
 802032c:	d12d      	bne.n	802038a <SD_DMAError+0x92>
    {
      /* Clear All flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 802032e:	697b      	ldr	r3, [r7, #20]
 8020330:	681b      	ldr	r3, [r3, #0]
 8020332:	4a19      	ldr	r2, [pc, #100]	; (8020398 <SD_DMAError+0xa0>)
 8020334:	639a      	str	r2, [r3, #56]	; 0x38

      /* Disable All interrupts */
      __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 8020336:	697b      	ldr	r3, [r7, #20]
 8020338:	681b      	ldr	r3, [r3, #0]
 802033a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 802033c:	697b      	ldr	r3, [r7, #20]
 802033e:	681b      	ldr	r3, [r3, #0]
 8020340:	f422 729d 	bic.w	r2, r2, #314	; 0x13a
 8020344:	63da      	str	r2, [r3, #60]	; 0x3c
        SDIO_IT_TXUNDERR| SDIO_IT_RXOVERR);

      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 8020346:	697b      	ldr	r3, [r7, #20]
 8020348:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 802034a:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 802034e:	697b      	ldr	r3, [r7, #20]
 8020350:	639a      	str	r2, [r3, #56]	; 0x38
      CardState = HAL_SD_GetCardState(hsd);
 8020352:	6978      	ldr	r0, [r7, #20]
 8020354:	f7ff ff62 	bl	802021c <HAL_SD_GetCardState>
 8020358:	60b8      	str	r0, [r7, #8]
      if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 802035a:	68bb      	ldr	r3, [r7, #8]
 802035c:	2b06      	cmp	r3, #6
 802035e:	d002      	beq.n	8020366 <SD_DMAError+0x6e>
 8020360:	68bb      	ldr	r3, [r7, #8]
 8020362:	2b05      	cmp	r3, #5
 8020364:	d10a      	bne.n	802037c <SD_DMAError+0x84>
      {
        hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8020366:	697b      	ldr	r3, [r7, #20]
 8020368:	681b      	ldr	r3, [r3, #0]
 802036a:	4618      	mov	r0, r3
 802036c:	f003 fabc 	bl	80238e8 <SDMMC_CmdStopTransfer>
 8020370:	4602      	mov	r2, r0
 8020372:	697b      	ldr	r3, [r7, #20]
 8020374:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8020376:	431a      	orrs	r2, r3
 8020378:	697b      	ldr	r3, [r7, #20]
 802037a:	639a      	str	r2, [r3, #56]	; 0x38
      }

      hsd->State= HAL_SD_STATE_READY;
 802037c:	697b      	ldr	r3, [r7, #20]
 802037e:	2201      	movs	r2, #1
 8020380:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8020384:	697b      	ldr	r3, [r7, #20]
 8020386:	2200      	movs	r2, #0
 8020388:	631a      	str	r2, [r3, #48]	; 0x30
    }

#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
 802038a:	6978      	ldr	r0, [r7, #20]
 802038c:	f7ff fce6 	bl	801fd5c <HAL_SD_ErrorCallback>
#endif
  }
}
 8020390:	bf00      	nop
 8020392:	3718      	adds	r7, #24
 8020394:	46bd      	mov	sp, r7
 8020396:	bd80      	pop	{r7, pc}
 8020398:	004005ff 	.word	0x004005ff

0802039c <SD_DMATxAbort>:
  * @brief  DMA SD Tx Abort callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMATxAbort(DMA_HandleTypeDef *hdma)
{
 802039c:	b580      	push	{r7, lr}
 802039e:	b084      	sub	sp, #16
 80203a0:	af00      	add	r7, sp, #0
 80203a2:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 80203a4:	687b      	ldr	r3, [r7, #4]
 80203a6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80203a8:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;

  /* Clear All flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 80203aa:	68fb      	ldr	r3, [r7, #12]
 80203ac:	681b      	ldr	r3, [r3, #0]
 80203ae:	f240 523a 	movw	r2, #1338	; 0x53a
 80203b2:	639a      	str	r2, [r3, #56]	; 0x38

  CardState = HAL_SD_GetCardState(hsd);
 80203b4:	68f8      	ldr	r0, [r7, #12]
 80203b6:	f7ff ff31 	bl	802021c <HAL_SD_GetCardState>
 80203ba:	60b8      	str	r0, [r7, #8]
  hsd->State = HAL_SD_STATE_READY;
 80203bc:	68fb      	ldr	r3, [r7, #12]
 80203be:	2201      	movs	r2, #1
 80203c0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hsd->Context = SD_CONTEXT_NONE;
 80203c4:	68fb      	ldr	r3, [r7, #12]
 80203c6:	2200      	movs	r2, #0
 80203c8:	631a      	str	r2, [r3, #48]	; 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 80203ca:	68bb      	ldr	r3, [r7, #8]
 80203cc:	2b06      	cmp	r3, #6
 80203ce:	d002      	beq.n	80203d6 <SD_DMATxAbort+0x3a>
 80203d0:	68bb      	ldr	r3, [r7, #8]
 80203d2:	2b05      	cmp	r3, #5
 80203d4:	d10a      	bne.n	80203ec <SD_DMATxAbort+0x50>
  {
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 80203d6:	68fb      	ldr	r3, [r7, #12]
 80203d8:	681b      	ldr	r3, [r3, #0]
 80203da:	4618      	mov	r0, r3
 80203dc:	f003 fa84 	bl	80238e8 <SDMMC_CmdStopTransfer>
 80203e0:	4602      	mov	r2, r0
 80203e2:	68fb      	ldr	r3, [r7, #12]
 80203e4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80203e6:	431a      	orrs	r2, r3
 80203e8:	68fb      	ldr	r3, [r7, #12]
 80203ea:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 80203ec:	68fb      	ldr	r3, [r7, #12]
 80203ee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80203f0:	2b00      	cmp	r3, #0
 80203f2:	d103      	bne.n	80203fc <SD_DMATxAbort+0x60>
  {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->AbortCpltCallback(hsd);
#else
    HAL_SD_AbortCallback(hsd);
 80203f4:	68f8      	ldr	r0, [r7, #12]
 80203f6:	f7ff fcbb 	bl	801fd70 <HAL_SD_AbortCallback>
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
#endif
  }
}
 80203fa:	e002      	b.n	8020402 <SD_DMATxAbort+0x66>
    HAL_SD_ErrorCallback(hsd);
 80203fc:	68f8      	ldr	r0, [r7, #12]
 80203fe:	f7ff fcad 	bl	801fd5c <HAL_SD_ErrorCallback>
}
 8020402:	bf00      	nop
 8020404:	3710      	adds	r7, #16
 8020406:	46bd      	mov	sp, r7
 8020408:	bd80      	pop	{r7, pc}

0802040a <SD_DMARxAbort>:
  * @brief  DMA SD Rx Abort callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMARxAbort(DMA_HandleTypeDef *hdma)
{
 802040a:	b580      	push	{r7, lr}
 802040c:	b084      	sub	sp, #16
 802040e:	af00      	add	r7, sp, #0
 8020410:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8020412:	687b      	ldr	r3, [r7, #4]
 8020414:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8020416:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;

  /* Clear All flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8020418:	68fb      	ldr	r3, [r7, #12]
 802041a:	681b      	ldr	r3, [r3, #0]
 802041c:	f240 523a 	movw	r2, #1338	; 0x53a
 8020420:	639a      	str	r2, [r3, #56]	; 0x38

  CardState = HAL_SD_GetCardState(hsd);
 8020422:	68f8      	ldr	r0, [r7, #12]
 8020424:	f7ff fefa 	bl	802021c <HAL_SD_GetCardState>
 8020428:	60b8      	str	r0, [r7, #8]
  hsd->State = HAL_SD_STATE_READY;
 802042a:	68fb      	ldr	r3, [r7, #12]
 802042c:	2201      	movs	r2, #1
 802042e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hsd->Context = SD_CONTEXT_NONE;
 8020432:	68fb      	ldr	r3, [r7, #12]
 8020434:	2200      	movs	r2, #0
 8020436:	631a      	str	r2, [r3, #48]	; 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 8020438:	68bb      	ldr	r3, [r7, #8]
 802043a:	2b06      	cmp	r3, #6
 802043c:	d002      	beq.n	8020444 <SD_DMARxAbort+0x3a>
 802043e:	68bb      	ldr	r3, [r7, #8]
 8020440:	2b05      	cmp	r3, #5
 8020442:	d10a      	bne.n	802045a <SD_DMARxAbort+0x50>
  {
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8020444:	68fb      	ldr	r3, [r7, #12]
 8020446:	681b      	ldr	r3, [r3, #0]
 8020448:	4618      	mov	r0, r3
 802044a:	f003 fa4d 	bl	80238e8 <SDMMC_CmdStopTransfer>
 802044e:	4602      	mov	r2, r0
 8020450:	68fb      	ldr	r3, [r7, #12]
 8020452:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8020454:	431a      	orrs	r2, r3
 8020456:	68fb      	ldr	r3, [r7, #12]
 8020458:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 802045a:	68fb      	ldr	r3, [r7, #12]
 802045c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 802045e:	2b00      	cmp	r3, #0
 8020460:	d103      	bne.n	802046a <SD_DMARxAbort+0x60>
  {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->AbortCpltCallback(hsd);
#else
    HAL_SD_AbortCallback(hsd);
 8020462:	68f8      	ldr	r0, [r7, #12]
 8020464:	f7ff fc84 	bl	801fd70 <HAL_SD_AbortCallback>
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
#endif
  }
}
 8020468:	e002      	b.n	8020470 <SD_DMARxAbort+0x66>
    HAL_SD_ErrorCallback(hsd);
 802046a:	68f8      	ldr	r0, [r7, #12]
 802046c:	f7ff fc76 	bl	801fd5c <HAL_SD_ErrorCallback>
}
 8020470:	bf00      	nop
 8020472:	3710      	adds	r7, #16
 8020474:	46bd      	mov	sp, r7
 8020476:	bd80      	pop	{r7, pc}

08020478 <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd: Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 8020478:	b5b0      	push	{r4, r5, r7, lr}
 802047a:	b094      	sub	sp, #80	; 0x50
 802047c:	af04      	add	r7, sp, #16
 802047e:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate;
  uint16_t sd_rca = 1U;
 8020480:	2301      	movs	r3, #1
 8020482:	81fb      	strh	r3, [r7, #14]

  /* Check the power State */
  if(SDIO_GetPowerState(hsd->Instance) == 0U)
 8020484:	687b      	ldr	r3, [r7, #4]
 8020486:	681b      	ldr	r3, [r3, #0]
 8020488:	4618      	mov	r0, r3
 802048a:	f003 f8ff 	bl	802368c <SDIO_GetPowerState>
 802048e:	4603      	mov	r3, r0
 8020490:	2b00      	cmp	r3, #0
 8020492:	d102      	bne.n	802049a <SD_InitCard+0x22>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8020494:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8020498:	e0b8      	b.n	802060c <SD_InitCard+0x194>
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 802049a:	687b      	ldr	r3, [r7, #4]
 802049c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 802049e:	2b03      	cmp	r3, #3
 80204a0:	d02f      	beq.n	8020502 <SD_InitCard+0x8a>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 80204a2:	687b      	ldr	r3, [r7, #4]
 80204a4:	681b      	ldr	r3, [r3, #0]
 80204a6:	4618      	mov	r0, r3
 80204a8:	f003 fb28 	bl	8023afc <SDMMC_CmdSendCID>
 80204ac:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 80204ae:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80204b0:	2b00      	cmp	r3, #0
 80204b2:	d001      	beq.n	80204b8 <SD_InitCard+0x40>
    {
      return errorstate;
 80204b4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80204b6:	e0a9      	b.n	802060c <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 80204b8:	687b      	ldr	r3, [r7, #4]
 80204ba:	681b      	ldr	r3, [r3, #0]
 80204bc:	2100      	movs	r1, #0
 80204be:	4618      	mov	r0, r3
 80204c0:	f003 f929 	bl	8023716 <SDIO_GetResponse>
 80204c4:	4602      	mov	r2, r0
 80204c6:	687b      	ldr	r3, [r7, #4]
 80204c8:	675a      	str	r2, [r3, #116]	; 0x74
      hsd->CID[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 80204ca:	687b      	ldr	r3, [r7, #4]
 80204cc:	681b      	ldr	r3, [r3, #0]
 80204ce:	2104      	movs	r1, #4
 80204d0:	4618      	mov	r0, r3
 80204d2:	f003 f920 	bl	8023716 <SDIO_GetResponse>
 80204d6:	4602      	mov	r2, r0
 80204d8:	687b      	ldr	r3, [r7, #4]
 80204da:	679a      	str	r2, [r3, #120]	; 0x78
      hsd->CID[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 80204dc:	687b      	ldr	r3, [r7, #4]
 80204de:	681b      	ldr	r3, [r3, #0]
 80204e0:	2108      	movs	r1, #8
 80204e2:	4618      	mov	r0, r3
 80204e4:	f003 f917 	bl	8023716 <SDIO_GetResponse>
 80204e8:	4602      	mov	r2, r0
 80204ea:	687b      	ldr	r3, [r7, #4]
 80204ec:	67da      	str	r2, [r3, #124]	; 0x7c
      hsd->CID[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 80204ee:	687b      	ldr	r3, [r7, #4]
 80204f0:	681b      	ldr	r3, [r3, #0]
 80204f2:	210c      	movs	r1, #12
 80204f4:	4618      	mov	r0, r3
 80204f6:	f003 f90e 	bl	8023716 <SDIO_GetResponse>
 80204fa:	4602      	mov	r2, r0
 80204fc:	687b      	ldr	r3, [r7, #4]
 80204fe:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 8020502:	687b      	ldr	r3, [r7, #4]
 8020504:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8020506:	2b03      	cmp	r3, #3
 8020508:	d00d      	beq.n	8020526 <SD_InitCard+0xae>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 802050a:	687b      	ldr	r3, [r7, #4]
 802050c:	681b      	ldr	r3, [r3, #0]
 802050e:	f107 020e 	add.w	r2, r7, #14
 8020512:	4611      	mov	r1, r2
 8020514:	4618      	mov	r0, r3
 8020516:	f003 fb2e 	bl	8023b76 <SDMMC_CmdSetRelAdd>
 802051a:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 802051c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 802051e:	2b00      	cmp	r3, #0
 8020520:	d001      	beq.n	8020526 <SD_InitCard+0xae>
    {
      return errorstate;
 8020522:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8020524:	e072      	b.n	802060c <SD_InitCard+0x194>
    }
  }
  if(hsd->SdCard.CardType != CARD_SECURED)
 8020526:	687b      	ldr	r3, [r7, #4]
 8020528:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 802052a:	2b03      	cmp	r3, #3
 802052c:	d036      	beq.n	802059c <SD_InitCard+0x124>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 802052e:	89fb      	ldrh	r3, [r7, #14]
 8020530:	461a      	mov	r2, r3
 8020532:	687b      	ldr	r3, [r7, #4]
 8020534:	651a      	str	r2, [r3, #80]	; 0x50

    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8020536:	687b      	ldr	r3, [r7, #4]
 8020538:	681a      	ldr	r2, [r3, #0]
 802053a:	687b      	ldr	r3, [r7, #4]
 802053c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 802053e:	041b      	lsls	r3, r3, #16
 8020540:	4619      	mov	r1, r3
 8020542:	4610      	mov	r0, r2
 8020544:	f003 faf8 	bl	8023b38 <SDMMC_CmdSendCSD>
 8020548:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 802054a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 802054c:	2b00      	cmp	r3, #0
 802054e:	d001      	beq.n	8020554 <SD_InitCard+0xdc>
    {
      return errorstate;
 8020550:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8020552:	e05b      	b.n	802060c <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8020554:	687b      	ldr	r3, [r7, #4]
 8020556:	681b      	ldr	r3, [r3, #0]
 8020558:	2100      	movs	r1, #0
 802055a:	4618      	mov	r0, r3
 802055c:	f003 f8db 	bl	8023716 <SDIO_GetResponse>
 8020560:	4602      	mov	r2, r0
 8020562:	687b      	ldr	r3, [r7, #4]
 8020564:	665a      	str	r2, [r3, #100]	; 0x64
      hsd->CSD[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 8020566:	687b      	ldr	r3, [r7, #4]
 8020568:	681b      	ldr	r3, [r3, #0]
 802056a:	2104      	movs	r1, #4
 802056c:	4618      	mov	r0, r3
 802056e:	f003 f8d2 	bl	8023716 <SDIO_GetResponse>
 8020572:	4602      	mov	r2, r0
 8020574:	687b      	ldr	r3, [r7, #4]
 8020576:	669a      	str	r2, [r3, #104]	; 0x68
      hsd->CSD[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 8020578:	687b      	ldr	r3, [r7, #4]
 802057a:	681b      	ldr	r3, [r3, #0]
 802057c:	2108      	movs	r1, #8
 802057e:	4618      	mov	r0, r3
 8020580:	f003 f8c9 	bl	8023716 <SDIO_GetResponse>
 8020584:	4602      	mov	r2, r0
 8020586:	687b      	ldr	r3, [r7, #4]
 8020588:	66da      	str	r2, [r3, #108]	; 0x6c
      hsd->CSD[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 802058a:	687b      	ldr	r3, [r7, #4]
 802058c:	681b      	ldr	r3, [r3, #0]
 802058e:	210c      	movs	r1, #12
 8020590:	4618      	mov	r0, r3
 8020592:	f003 f8c0 	bl	8023716 <SDIO_GetResponse>
 8020596:	4602      	mov	r2, r0
 8020598:	687b      	ldr	r3, [r7, #4]
 802059a:	671a      	str	r2, [r3, #112]	; 0x70
    }
  }

  /* Get the Card Class */
  hsd->SdCard.Class = (SDIO_GetResponse(hsd->Instance, SDIO_RESP2) >> 20U);
 802059c:	687b      	ldr	r3, [r7, #4]
 802059e:	681b      	ldr	r3, [r3, #0]
 80205a0:	2104      	movs	r1, #4
 80205a2:	4618      	mov	r0, r3
 80205a4:	f003 f8b7 	bl	8023716 <SDIO_GetResponse>
 80205a8:	4603      	mov	r3, r0
 80205aa:	0d1a      	lsrs	r2, r3, #20
 80205ac:	687b      	ldr	r3, [r7, #4]
 80205ae:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Get CSD parameters */
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 80205b0:	f107 0310 	add.w	r3, r7, #16
 80205b4:	4619      	mov	r1, r3
 80205b6:	6878      	ldr	r0, [r7, #4]
 80205b8:	f7ff fbe4 	bl	801fd84 <HAL_SD_GetCardCSD>
 80205bc:	4603      	mov	r3, r0
 80205be:	2b00      	cmp	r3, #0
 80205c0:	d002      	beq.n	80205c8 <SD_InitCard+0x150>
  {
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80205c2:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 80205c6:	e021      	b.n	802060c <SD_InitCard+0x194>
  }

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 80205c8:	687b      	ldr	r3, [r7, #4]
 80205ca:	6819      	ldr	r1, [r3, #0]
 80205cc:	687b      	ldr	r3, [r7, #4]
 80205ce:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80205d0:	041b      	lsls	r3, r3, #16
 80205d2:	2200      	movs	r2, #0
 80205d4:	461c      	mov	r4, r3
 80205d6:	4615      	mov	r5, r2
 80205d8:	4622      	mov	r2, r4
 80205da:	462b      	mov	r3, r5
 80205dc:	4608      	mov	r0, r1
 80205de:	f003 f9a5 	bl	802392c <SDMMC_CmdSelDesel>
 80205e2:	63f8      	str	r0, [r7, #60]	; 0x3c
  if(errorstate != HAL_SD_ERROR_NONE)
 80205e4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80205e6:	2b00      	cmp	r3, #0
 80205e8:	d001      	beq.n	80205ee <SD_InitCard+0x176>
  {
    return errorstate;
 80205ea:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80205ec:	e00e      	b.n	802060c <SD_InitCard+0x194>
  }

  /* Configure SDIO peripheral interface */
  (void)SDIO_Init(hsd->Instance, hsd->Init);
 80205ee:	687b      	ldr	r3, [r7, #4]
 80205f0:	681d      	ldr	r5, [r3, #0]
 80205f2:	687b      	ldr	r3, [r7, #4]
 80205f4:	466c      	mov	r4, sp
 80205f6:	f103 0210 	add.w	r2, r3, #16
 80205fa:	ca07      	ldmia	r2, {r0, r1, r2}
 80205fc:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8020600:	3304      	adds	r3, #4
 8020602:	cb0e      	ldmia	r3, {r1, r2, r3}
 8020604:	4628      	mov	r0, r5
 8020606:	f002 ffe9 	bl	80235dc <SDIO_Init>

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 802060a:	2300      	movs	r3, #0
}
 802060c:	4618      	mov	r0, r3
 802060e:	3740      	adds	r7, #64	; 0x40
 8020610:	46bd      	mov	sp, r7
 8020612:	bdb0      	pop	{r4, r5, r7, pc}

08020614 <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 8020614:	b580      	push	{r7, lr}
 8020616:	b086      	sub	sp, #24
 8020618:	af00      	add	r7, sp, #0
 802061a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 802061c:	2300      	movs	r3, #0
 802061e:	60bb      	str	r3, [r7, #8]
  uint32_t response = 0U, validvoltage = 0U;
 8020620:	2300      	movs	r3, #0
 8020622:	617b      	str	r3, [r7, #20]
 8020624:	2300      	movs	r3, #0
 8020626:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8020628:	687b      	ldr	r3, [r7, #4]
 802062a:	681b      	ldr	r3, [r3, #0]
 802062c:	4618      	mov	r0, r3
 802062e:	f003 f9a0 	bl	8023972 <SDMMC_CmdGoIdleState>
 8020632:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8020634:	68fb      	ldr	r3, [r7, #12]
 8020636:	2b00      	cmp	r3, #0
 8020638:	d001      	beq.n	802063e <SD_PowerON+0x2a>
  {
    return errorstate;
 802063a:	68fb      	ldr	r3, [r7, #12]
 802063c:	e072      	b.n	8020724 <SD_PowerON+0x110>
  }

  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 802063e:	687b      	ldr	r3, [r7, #4]
 8020640:	681b      	ldr	r3, [r3, #0]
 8020642:	4618      	mov	r0, r3
 8020644:	f003 f9b3 	bl	80239ae <SDMMC_CmdOperCond>
 8020648:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 802064a:	68fb      	ldr	r3, [r7, #12]
 802064c:	2b00      	cmp	r3, #0
 802064e:	d00d      	beq.n	802066c <SD_PowerON+0x58>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 8020650:	687b      	ldr	r3, [r7, #4]
 8020652:	2200      	movs	r2, #0
 8020654:	649a      	str	r2, [r3, #72]	; 0x48
    /* CMD0: GO_IDLE_STATE */
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8020656:	687b      	ldr	r3, [r7, #4]
 8020658:	681b      	ldr	r3, [r3, #0]
 802065a:	4618      	mov	r0, r3
 802065c:	f003 f989 	bl	8023972 <SDMMC_CmdGoIdleState>
 8020660:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8020662:	68fb      	ldr	r3, [r7, #12]
 8020664:	2b00      	cmp	r3, #0
 8020666:	d004      	beq.n	8020672 <SD_PowerON+0x5e>
    {
      return errorstate;
 8020668:	68fb      	ldr	r3, [r7, #12]
 802066a:	e05b      	b.n	8020724 <SD_PowerON+0x110>
    }

  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 802066c:	687b      	ldr	r3, [r7, #4]
 802066e:	2201      	movs	r2, #1
 8020670:	649a      	str	r2, [r3, #72]	; 0x48
  }

  if( hsd->SdCard.CardVersion == CARD_V2_X)
 8020672:	687b      	ldr	r3, [r7, #4]
 8020674:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8020676:	2b01      	cmp	r3, #1
 8020678:	d137      	bne.n	80206ea <SD_PowerON+0xd6>
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 802067a:	687b      	ldr	r3, [r7, #4]
 802067c:	681b      	ldr	r3, [r3, #0]
 802067e:	2100      	movs	r1, #0
 8020680:	4618      	mov	r0, r3
 8020682:	f003 f9b3 	bl	80239ec <SDMMC_CmdAppCommand>
 8020686:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8020688:	68fb      	ldr	r3, [r7, #12]
 802068a:	2b00      	cmp	r3, #0
 802068c:	d02d      	beq.n	80206ea <SD_PowerON+0xd6>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 802068e:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8020692:	e047      	b.n	8020724 <SD_PowerON+0x110>
  /* SD CARD */
  /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 8020694:	687b      	ldr	r3, [r7, #4]
 8020696:	681b      	ldr	r3, [r3, #0]
 8020698:	2100      	movs	r1, #0
 802069a:	4618      	mov	r0, r3
 802069c:	f003 f9a6 	bl	80239ec <SDMMC_CmdAppCommand>
 80206a0:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 80206a2:	68fb      	ldr	r3, [r7, #12]
 80206a4:	2b00      	cmp	r3, #0
 80206a6:	d001      	beq.n	80206ac <SD_PowerON+0x98>
    {
      return errorstate;
 80206a8:	68fb      	ldr	r3, [r7, #12]
 80206aa:	e03b      	b.n	8020724 <SD_PowerON+0x110>
    }

    /* Send CMD41 */
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY | SD_SWITCH_1_8V_CAPACITY);
 80206ac:	687b      	ldr	r3, [r7, #4]
 80206ae:	681b      	ldr	r3, [r3, #0]
 80206b0:	491e      	ldr	r1, [pc, #120]	; (802072c <SD_PowerON+0x118>)
 80206b2:	4618      	mov	r0, r3
 80206b4:	f003 f9bc 	bl	8023a30 <SDMMC_CmdAppOperCommand>
 80206b8:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 80206ba:	68fb      	ldr	r3, [r7, #12]
 80206bc:	2b00      	cmp	r3, #0
 80206be:	d002      	beq.n	80206c6 <SD_PowerON+0xb2>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80206c0:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 80206c4:	e02e      	b.n	8020724 <SD_PowerON+0x110>
    }

    /* Get command response */
    response = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 80206c6:	687b      	ldr	r3, [r7, #4]
 80206c8:	681b      	ldr	r3, [r3, #0]
 80206ca:	2100      	movs	r1, #0
 80206cc:	4618      	mov	r0, r3
 80206ce:	f003 f822 	bl	8023716 <SDIO_GetResponse>
 80206d2:	6178      	str	r0, [r7, #20]

    /* Get operating voltage*/
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 80206d4:	697b      	ldr	r3, [r7, #20]
 80206d6:	0fdb      	lsrs	r3, r3, #31
 80206d8:	2b01      	cmp	r3, #1
 80206da:	d101      	bne.n	80206e0 <SD_PowerON+0xcc>
 80206dc:	2301      	movs	r3, #1
 80206de:	e000      	b.n	80206e2 <SD_PowerON+0xce>
 80206e0:	2300      	movs	r3, #0
 80206e2:	613b      	str	r3, [r7, #16]

    count++;
 80206e4:	68bb      	ldr	r3, [r7, #8]
 80206e6:	3301      	adds	r3, #1
 80206e8:	60bb      	str	r3, [r7, #8]
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 80206ea:	68bb      	ldr	r3, [r7, #8]
 80206ec:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 80206f0:	4293      	cmp	r3, r2
 80206f2:	d802      	bhi.n	80206fa <SD_PowerON+0xe6>
 80206f4:	693b      	ldr	r3, [r7, #16]
 80206f6:	2b00      	cmp	r3, #0
 80206f8:	d0cc      	beq.n	8020694 <SD_PowerON+0x80>
  }

  if(count >= SDMMC_MAX_VOLT_TRIAL)
 80206fa:	68bb      	ldr	r3, [r7, #8]
 80206fc:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8020700:	4293      	cmp	r3, r2
 8020702:	d902      	bls.n	802070a <SD_PowerON+0xf6>
  {
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 8020704:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8020708:	e00c      	b.n	8020724 <SD_PowerON+0x110>
  }

  if((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY) /* (response &= SD_HIGH_CAPACITY) */
 802070a:	697b      	ldr	r3, [r7, #20]
 802070c:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8020710:	2b00      	cmp	r3, #0
 8020712:	d003      	beq.n	802071c <SD_PowerON+0x108>
  {
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 8020714:	687b      	ldr	r3, [r7, #4]
 8020716:	2201      	movs	r2, #1
 8020718:	645a      	str	r2, [r3, #68]	; 0x44
 802071a:	e002      	b.n	8020722 <SD_PowerON+0x10e>
  }
  else
  {
    hsd->SdCard.CardType = CARD_SDSC;
 802071c:	687b      	ldr	r3, [r7, #4]
 802071e:	2200      	movs	r2, #0
 8020720:	645a      	str	r2, [r3, #68]	; 0x44
  }


  return HAL_SD_ERROR_NONE;
 8020722:	2300      	movs	r3, #0
}
 8020724:	4618      	mov	r0, r3
 8020726:	3718      	adds	r7, #24
 8020728:	46bd      	mov	sp, r7
 802072a:	bd80      	pop	{r7, pc}
 802072c:	c1100000 	.word	0xc1100000

08020730 <SD_SendStatus>:
  * @param  pCardStatus: pointer to the buffer that will contain the SD card
  *         status (Card Status register)
  * @retval error state
  */
static uint32_t SD_SendStatus(SD_HandleTypeDef *hsd, uint32_t *pCardStatus)
{
 8020730:	b580      	push	{r7, lr}
 8020732:	b084      	sub	sp, #16
 8020734:	af00      	add	r7, sp, #0
 8020736:	6078      	str	r0, [r7, #4]
 8020738:	6039      	str	r1, [r7, #0]
  uint32_t errorstate;

  if(pCardStatus == NULL)
 802073a:	683b      	ldr	r3, [r7, #0]
 802073c:	2b00      	cmp	r3, #0
 802073e:	d102      	bne.n	8020746 <SD_SendStatus+0x16>
  {
    return HAL_SD_ERROR_PARAM;
 8020740:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8020744:	e018      	b.n	8020778 <SD_SendStatus+0x48>
  }

  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8020746:	687b      	ldr	r3, [r7, #4]
 8020748:	681a      	ldr	r2, [r3, #0]
 802074a:	687b      	ldr	r3, [r7, #4]
 802074c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 802074e:	041b      	lsls	r3, r3, #16
 8020750:	4619      	mov	r1, r3
 8020752:	4610      	mov	r0, r2
 8020754:	f003 fa30 	bl	8023bb8 <SDMMC_CmdSendStatus>
 8020758:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 802075a:	68fb      	ldr	r3, [r7, #12]
 802075c:	2b00      	cmp	r3, #0
 802075e:	d001      	beq.n	8020764 <SD_SendStatus+0x34>
  {
    return errorstate;
 8020760:	68fb      	ldr	r3, [r7, #12]
 8020762:	e009      	b.n	8020778 <SD_SendStatus+0x48>
  }

  /* Get SD card status */
  *pCardStatus = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8020764:	687b      	ldr	r3, [r7, #4]
 8020766:	681b      	ldr	r3, [r3, #0]
 8020768:	2100      	movs	r1, #0
 802076a:	4618      	mov	r0, r3
 802076c:	f002 ffd3 	bl	8023716 <SDIO_GetResponse>
 8020770:	4602      	mov	r2, r0
 8020772:	683b      	ldr	r3, [r7, #0]
 8020774:	601a      	str	r2, [r3, #0]

  return HAL_SD_ERROR_NONE;
 8020776:	2300      	movs	r3, #0
}
 8020778:	4618      	mov	r0, r3
 802077a:	3710      	adds	r7, #16
 802077c:	46bd      	mov	sp, r7
 802077e:	bd80      	pop	{r7, pc}

08020780 <SD_WideBus_Enable>:
  * @brief  Enables the SDIO wide bus mode.
  * @param  hsd: pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Enable(SD_HandleTypeDef *hsd)
{
 8020780:	b580      	push	{r7, lr}
 8020782:	b086      	sub	sp, #24
 8020784:	af00      	add	r7, sp, #0
 8020786:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 8020788:	2300      	movs	r3, #0
 802078a:	60fb      	str	r3, [r7, #12]
 802078c:	2300      	movs	r3, #0
 802078e:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 8020790:	687b      	ldr	r3, [r7, #4]
 8020792:	681b      	ldr	r3, [r3, #0]
 8020794:	2100      	movs	r1, #0
 8020796:	4618      	mov	r0, r3
 8020798:	f002 ffbd 	bl	8023716 <SDIO_GetResponse>
 802079c:	4603      	mov	r3, r0
 802079e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80207a2:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80207a6:	d102      	bne.n	80207ae <SD_WideBus_Enable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 80207a8:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80207ac:	e02f      	b.n	802080e <SD_WideBus_Enable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 80207ae:	f107 030c 	add.w	r3, r7, #12
 80207b2:	4619      	mov	r1, r3
 80207b4:	6878      	ldr	r0, [r7, #4]
 80207b6:	f000 f879 	bl	80208ac <SD_FindSCR>
 80207ba:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 80207bc:	697b      	ldr	r3, [r7, #20]
 80207be:	2b00      	cmp	r3, #0
 80207c0:	d001      	beq.n	80207c6 <SD_WideBus_Enable+0x46>
  {
    return errorstate;
 80207c2:	697b      	ldr	r3, [r7, #20]
 80207c4:	e023      	b.n	802080e <SD_WideBus_Enable+0x8e>
  }

  /* If requested card supports wide bus operation */
  if((scr[1U] & SDMMC_WIDE_BUS_SUPPORT) != SDMMC_ALLZERO)
 80207c6:	693b      	ldr	r3, [r7, #16]
 80207c8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80207cc:	2b00      	cmp	r3, #0
 80207ce:	d01c      	beq.n	802080a <SD_WideBus_Enable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA.*/
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 80207d0:	687b      	ldr	r3, [r7, #4]
 80207d2:	681a      	ldr	r2, [r3, #0]
 80207d4:	687b      	ldr	r3, [r7, #4]
 80207d6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80207d8:	041b      	lsls	r3, r3, #16
 80207da:	4619      	mov	r1, r3
 80207dc:	4610      	mov	r0, r2
 80207de:	f003 f905 	bl	80239ec <SDMMC_CmdAppCommand>
 80207e2:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 80207e4:	697b      	ldr	r3, [r7, #20]
 80207e6:	2b00      	cmp	r3, #0
 80207e8:	d001      	beq.n	80207ee <SD_WideBus_Enable+0x6e>
    {
      return errorstate;
 80207ea:	697b      	ldr	r3, [r7, #20]
 80207ec:	e00f      	b.n	802080e <SD_WideBus_Enable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 2 for wide bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 2U);
 80207ee:	687b      	ldr	r3, [r7, #4]
 80207f0:	681b      	ldr	r3, [r3, #0]
 80207f2:	2102      	movs	r1, #2
 80207f4:	4618      	mov	r0, r3
 80207f6:	f003 f93e 	bl	8023a76 <SDMMC_CmdBusWidth>
 80207fa:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 80207fc:	697b      	ldr	r3, [r7, #20]
 80207fe:	2b00      	cmp	r3, #0
 8020800:	d001      	beq.n	8020806 <SD_WideBus_Enable+0x86>
    {
      return errorstate;
 8020802:	697b      	ldr	r3, [r7, #20]
 8020804:	e003      	b.n	802080e <SD_WideBus_Enable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 8020806:	2300      	movs	r3, #0
 8020808:	e001      	b.n	802080e <SD_WideBus_Enable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 802080a:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  }
}
 802080e:	4618      	mov	r0, r3
 8020810:	3718      	adds	r7, #24
 8020812:	46bd      	mov	sp, r7
 8020814:	bd80      	pop	{r7, pc}

08020816 <SD_WideBus_Disable>:
  * @brief  Disables the SDIO wide bus mode.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Disable(SD_HandleTypeDef *hsd)
{
 8020816:	b580      	push	{r7, lr}
 8020818:	b086      	sub	sp, #24
 802081a:	af00      	add	r7, sp, #0
 802081c:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 802081e:	2300      	movs	r3, #0
 8020820:	60fb      	str	r3, [r7, #12]
 8020822:	2300      	movs	r3, #0
 8020824:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 8020826:	687b      	ldr	r3, [r7, #4]
 8020828:	681b      	ldr	r3, [r3, #0]
 802082a:	2100      	movs	r1, #0
 802082c:	4618      	mov	r0, r3
 802082e:	f002 ff72 	bl	8023716 <SDIO_GetResponse>
 8020832:	4603      	mov	r3, r0
 8020834:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8020838:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 802083c:	d102      	bne.n	8020844 <SD_WideBus_Disable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 802083e:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8020842:	e02f      	b.n	80208a4 <SD_WideBus_Disable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 8020844:	f107 030c 	add.w	r3, r7, #12
 8020848:	4619      	mov	r1, r3
 802084a:	6878      	ldr	r0, [r7, #4]
 802084c:	f000 f82e 	bl	80208ac <SD_FindSCR>
 8020850:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 8020852:	697b      	ldr	r3, [r7, #20]
 8020854:	2b00      	cmp	r3, #0
 8020856:	d001      	beq.n	802085c <SD_WideBus_Disable+0x46>
  {
    return errorstate;
 8020858:	697b      	ldr	r3, [r7, #20]
 802085a:	e023      	b.n	80208a4 <SD_WideBus_Disable+0x8e>
  }

  /* If requested card supports 1 bit mode operation */
  if((scr[1U] & SDMMC_SINGLE_BUS_SUPPORT) != SDMMC_ALLZERO)
 802085c:	693b      	ldr	r3, [r7, #16]
 802085e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8020862:	2b00      	cmp	r3, #0
 8020864:	d01c      	beq.n	80208a0 <SD_WideBus_Disable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8020866:	687b      	ldr	r3, [r7, #4]
 8020868:	681a      	ldr	r2, [r3, #0]
 802086a:	687b      	ldr	r3, [r7, #4]
 802086c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 802086e:	041b      	lsls	r3, r3, #16
 8020870:	4619      	mov	r1, r3
 8020872:	4610      	mov	r0, r2
 8020874:	f003 f8ba 	bl	80239ec <SDMMC_CmdAppCommand>
 8020878:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 802087a:	697b      	ldr	r3, [r7, #20]
 802087c:	2b00      	cmp	r3, #0
 802087e:	d001      	beq.n	8020884 <SD_WideBus_Disable+0x6e>
    {
      return errorstate;
 8020880:	697b      	ldr	r3, [r7, #20]
 8020882:	e00f      	b.n	80208a4 <SD_WideBus_Disable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 0 for single bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 0U);
 8020884:	687b      	ldr	r3, [r7, #4]
 8020886:	681b      	ldr	r3, [r3, #0]
 8020888:	2100      	movs	r1, #0
 802088a:	4618      	mov	r0, r3
 802088c:	f003 f8f3 	bl	8023a76 <SDMMC_CmdBusWidth>
 8020890:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 8020892:	697b      	ldr	r3, [r7, #20]
 8020894:	2b00      	cmp	r3, #0
 8020896:	d001      	beq.n	802089c <SD_WideBus_Disable+0x86>
    {
      return errorstate;
 8020898:	697b      	ldr	r3, [r7, #20]
 802089a:	e003      	b.n	80208a4 <SD_WideBus_Disable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 802089c:	2300      	movs	r3, #0
 802089e:	e001      	b.n	80208a4 <SD_WideBus_Disable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 80208a0:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  }
}
 80208a4:	4618      	mov	r0, r3
 80208a6:	3718      	adds	r7, #24
 80208a8:	46bd      	mov	sp, r7
 80208aa:	bd80      	pop	{r7, pc}

080208ac <SD_FindSCR>:
  * @param  hsd: Pointer to SD handle
  * @param  pSCR: pointer to the buffer that will contain the SCR value
  * @retval error state
  */
static uint32_t SD_FindSCR(SD_HandleTypeDef *hsd, uint32_t *pSCR)
{
 80208ac:	b590      	push	{r4, r7, lr}
 80208ae:	b08f      	sub	sp, #60	; 0x3c
 80208b0:	af00      	add	r7, sp, #0
 80208b2:	6078      	str	r0, [r7, #4]
 80208b4:	6039      	str	r1, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 80208b6:	f7fb ffc5 	bl	801c844 <HAL_GetTick>
 80208ba:	6338      	str	r0, [r7, #48]	; 0x30
  uint32_t index = 0U;
 80208bc:	2300      	movs	r3, #0
 80208be:	637b      	str	r3, [r7, #52]	; 0x34
  uint32_t tempscr[2U] = {0U, 0U};
 80208c0:	2300      	movs	r3, #0
 80208c2:	60bb      	str	r3, [r7, #8]
 80208c4:	2300      	movs	r3, #0
 80208c6:	60fb      	str	r3, [r7, #12]
  uint32_t *scr = pSCR;
 80208c8:	683b      	ldr	r3, [r7, #0]
 80208ca:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Set Block Size To 8 Bytes */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8U);
 80208cc:	687b      	ldr	r3, [r7, #4]
 80208ce:	681b      	ldr	r3, [r3, #0]
 80208d0:	2108      	movs	r1, #8
 80208d2:	4618      	mov	r0, r3
 80208d4:	f002 ff5e 	bl	8023794 <SDMMC_CmdBlockLength>
 80208d8:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 80208da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80208dc:	2b00      	cmp	r3, #0
 80208de:	d001      	beq.n	80208e4 <SD_FindSCR+0x38>
  {
    return errorstate;
 80208e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80208e2:	e0a9      	b.n	8020a38 <SD_FindSCR+0x18c>
  }

  /* Send CMD55 APP_CMD with argument as card's RCA */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)((hsd->SdCard.RelCardAdd) << 16U));
 80208e4:	687b      	ldr	r3, [r7, #4]
 80208e6:	681a      	ldr	r2, [r3, #0]
 80208e8:	687b      	ldr	r3, [r7, #4]
 80208ea:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80208ec:	041b      	lsls	r3, r3, #16
 80208ee:	4619      	mov	r1, r3
 80208f0:	4610      	mov	r0, r2
 80208f2:	f003 f87b 	bl	80239ec <SDMMC_CmdAppCommand>
 80208f6:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 80208f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80208fa:	2b00      	cmp	r3, #0
 80208fc:	d001      	beq.n	8020902 <SD_FindSCR+0x56>
  {
    return errorstate;
 80208fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8020900:	e09a      	b.n	8020a38 <SD_FindSCR+0x18c>
  }

  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8020902:	f04f 33ff 	mov.w	r3, #4294967295
 8020906:	613b      	str	r3, [r7, #16]
  config.DataLength    = 8U;
 8020908:	2308      	movs	r3, #8
 802090a:	617b      	str	r3, [r7, #20]
  config.DataBlockSize = SDIO_DATABLOCK_SIZE_8B;
 802090c:	2330      	movs	r3, #48	; 0x30
 802090e:	61bb      	str	r3, [r7, #24]
  config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 8020910:	2302      	movs	r3, #2
 8020912:	61fb      	str	r3, [r7, #28]
  config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 8020914:	2300      	movs	r3, #0
 8020916:	623b      	str	r3, [r7, #32]
  config.DPSM          = SDIO_DPSM_ENABLE;
 8020918:	2301      	movs	r3, #1
 802091a:	627b      	str	r3, [r7, #36]	; 0x24
  (void)SDIO_ConfigData(hsd->Instance, &config);
 802091c:	687b      	ldr	r3, [r7, #4]
 802091e:	681b      	ldr	r3, [r3, #0]
 8020920:	f107 0210 	add.w	r2, r7, #16
 8020924:	4611      	mov	r1, r2
 8020926:	4618      	mov	r0, r3
 8020928:	f002 ff08 	bl	802373c <SDIO_ConfigData>

  /* Send ACMD51 SD_APP_SEND_SCR with argument as 0 */
  errorstate = SDMMC_CmdSendSCR(hsd->Instance);
 802092c:	687b      	ldr	r3, [r7, #4]
 802092e:	681b      	ldr	r3, [r3, #0]
 8020930:	4618      	mov	r0, r3
 8020932:	f003 f8c2 	bl	8023aba <SDMMC_CmdSendSCR>
 8020936:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 8020938:	6abb      	ldr	r3, [r7, #40]	; 0x28
 802093a:	2b00      	cmp	r3, #0
 802093c:	d022      	beq.n	8020984 <SD_FindSCR+0xd8>
  {
    return errorstate;
 802093e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8020940:	e07a      	b.n	8020a38 <SD_FindSCR+0x18c>
  }

  while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DBCKEND))
  {
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL))
 8020942:	687b      	ldr	r3, [r7, #4]
 8020944:	681b      	ldr	r3, [r3, #0]
 8020946:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8020948:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 802094c:	2b00      	cmp	r3, #0
 802094e:	d00e      	beq.n	802096e <SD_FindSCR+0xc2>
    {
      *(tempscr + index) = SDIO_ReadFIFO(hsd->Instance);
 8020950:	687b      	ldr	r3, [r7, #4]
 8020952:	6819      	ldr	r1, [r3, #0]
 8020954:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8020956:	009b      	lsls	r3, r3, #2
 8020958:	f107 0208 	add.w	r2, r7, #8
 802095c:	18d4      	adds	r4, r2, r3
 802095e:	4608      	mov	r0, r1
 8020960:	f002 fe67 	bl	8023632 <SDIO_ReadFIFO>
 8020964:	4603      	mov	r3, r0
 8020966:	6023      	str	r3, [r4, #0]
      index++;
 8020968:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 802096a:	3301      	adds	r3, #1
 802096c:	637b      	str	r3, [r7, #52]	; 0x34
    }

    if((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 802096e:	f7fb ff69 	bl	801c844 <HAL_GetTick>
 8020972:	4602      	mov	r2, r0
 8020974:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8020976:	1ad3      	subs	r3, r2, r3
 8020978:	f1b3 3fff 	cmp.w	r3, #4294967295
 802097c:	d102      	bne.n	8020984 <SD_FindSCR+0xd8>
    {
      return HAL_SD_ERROR_TIMEOUT;
 802097e:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8020982:	e059      	b.n	8020a38 <SD_FindSCR+0x18c>
  while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DBCKEND))
 8020984:	687b      	ldr	r3, [r7, #4]
 8020986:	681b      	ldr	r3, [r3, #0]
 8020988:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 802098a:	f240 432a 	movw	r3, #1066	; 0x42a
 802098e:	4013      	ands	r3, r2
 8020990:	2b00      	cmp	r3, #0
 8020992:	d0d6      	beq.n	8020942 <SD_FindSCR+0x96>
    }
  }

  if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
 8020994:	687b      	ldr	r3, [r7, #4]
 8020996:	681b      	ldr	r3, [r3, #0]
 8020998:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 802099a:	f003 0308 	and.w	r3, r3, #8
 802099e:	2b00      	cmp	r3, #0
 80209a0:	d005      	beq.n	80209ae <SD_FindSCR+0x102>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DTIMEOUT);
 80209a2:	687b      	ldr	r3, [r7, #4]
 80209a4:	681b      	ldr	r3, [r3, #0]
 80209a6:	2208      	movs	r2, #8
 80209a8:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_DATA_TIMEOUT;
 80209aa:	2308      	movs	r3, #8
 80209ac:	e044      	b.n	8020a38 <SD_FindSCR+0x18c>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 80209ae:	687b      	ldr	r3, [r7, #4]
 80209b0:	681b      	ldr	r3, [r3, #0]
 80209b2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80209b4:	f003 0302 	and.w	r3, r3, #2
 80209b8:	2b00      	cmp	r3, #0
 80209ba:	d005      	beq.n	80209c8 <SD_FindSCR+0x11c>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DCRCFAIL);
 80209bc:	687b      	ldr	r3, [r7, #4]
 80209be:	681b      	ldr	r3, [r3, #0]
 80209c0:	2202      	movs	r2, #2
 80209c2:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_DATA_CRC_FAIL;
 80209c4:	2302      	movs	r3, #2
 80209c6:	e037      	b.n	8020a38 <SD_FindSCR+0x18c>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR))
 80209c8:	687b      	ldr	r3, [r7, #4]
 80209ca:	681b      	ldr	r3, [r3, #0]
 80209cc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80209ce:	f003 0320 	and.w	r3, r3, #32
 80209d2:	2b00      	cmp	r3, #0
 80209d4:	d005      	beq.n	80209e2 <SD_FindSCR+0x136>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_RXOVERR);
 80209d6:	687b      	ldr	r3, [r7, #4]
 80209d8:	681b      	ldr	r3, [r3, #0]
 80209da:	2220      	movs	r2, #32
 80209dc:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_RX_OVERRUN;
 80209de:	2320      	movs	r3, #32
 80209e0:	e02a      	b.n	8020a38 <SD_FindSCR+0x18c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 80209e2:	687b      	ldr	r3, [r7, #4]
 80209e4:	681b      	ldr	r3, [r3, #0]
 80209e6:	f240 523a 	movw	r2, #1338	; 0x53a
 80209ea:	639a      	str	r2, [r3, #56]	; 0x38

    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 80209ec:	68fb      	ldr	r3, [r7, #12]
 80209ee:	061a      	lsls	r2, r3, #24
 80209f0:	68fb      	ldr	r3, [r7, #12]
 80209f2:	021b      	lsls	r3, r3, #8
 80209f4:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 80209f8:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 80209fa:	68fb      	ldr	r3, [r7, #12]
 80209fc:	0a1b      	lsrs	r3, r3, #8
 80209fe:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 8020a02:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 8020a04:	68fb      	ldr	r3, [r7, #12]
 8020a06:	0e1b      	lsrs	r3, r3, #24
 8020a08:	431a      	orrs	r2, r3
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 8020a0a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8020a0c:	601a      	str	r2, [r3, #0]
    scr++;
 8020a0e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8020a10:	3304      	adds	r3, #4
 8020a12:	62fb      	str	r3, [r7, #44]	; 0x2c
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 8020a14:	68bb      	ldr	r3, [r7, #8]
 8020a16:	061a      	lsls	r2, r3, #24
 8020a18:	68bb      	ldr	r3, [r7, #8]
 8020a1a:	021b      	lsls	r3, r3, #8
 8020a1c:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8020a20:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 8020a22:	68bb      	ldr	r3, [r7, #8]
 8020a24:	0a1b      	lsrs	r3, r3, #8
 8020a26:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 8020a2a:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 8020a2c:	68bb      	ldr	r3, [r7, #8]
 8020a2e:	0e1b      	lsrs	r3, r3, #24
 8020a30:	431a      	orrs	r2, r3
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 8020a32:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8020a34:	601a      	str	r2, [r3, #0]

  }

  return HAL_SD_ERROR_NONE;
 8020a36:	2300      	movs	r3, #0
}
 8020a38:	4618      	mov	r0, r3
 8020a3a:	373c      	adds	r7, #60	; 0x3c
 8020a3c:	46bd      	mov	sp, r7
 8020a3e:	bd90      	pop	{r4, r7, pc}

08020a40 <SD_Read_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Read_IT(SD_HandleTypeDef *hsd)
{
 8020a40:	b580      	push	{r7, lr}
 8020a42:	b086      	sub	sp, #24
 8020a44:	af00      	add	r7, sp, #0
 8020a46:	6078      	str	r0, [r7, #4]
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pRxBuffPtr;
 8020a48:	687b      	ldr	r3, [r7, #4]
 8020a4a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8020a4c:	60fb      	str	r3, [r7, #12]
  dataremaining = hsd->RxXferSize;
 8020a4e:	687b      	ldr	r3, [r7, #4]
 8020a50:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8020a52:	613b      	str	r3, [r7, #16]

  if (dataremaining > 0U)
 8020a54:	693b      	ldr	r3, [r7, #16]
 8020a56:	2b00      	cmp	r3, #0
 8020a58:	d03f      	beq.n	8020ada <SD_Read_IT+0x9a>
  {
    /* Read data from SDIO Rx FIFO */
    for(count = 0U; count < 8U; count++)
 8020a5a:	2300      	movs	r3, #0
 8020a5c:	617b      	str	r3, [r7, #20]
 8020a5e:	e033      	b.n	8020ac8 <SD_Read_IT+0x88>
    {
      data = SDIO_ReadFIFO(hsd->Instance);
 8020a60:	687b      	ldr	r3, [r7, #4]
 8020a62:	681b      	ldr	r3, [r3, #0]
 8020a64:	4618      	mov	r0, r3
 8020a66:	f002 fde4 	bl	8023632 <SDIO_ReadFIFO>
 8020a6a:	60b8      	str	r0, [r7, #8]
      *tmp = (uint8_t)(data & 0xFFU);
 8020a6c:	68bb      	ldr	r3, [r7, #8]
 8020a6e:	b2da      	uxtb	r2, r3
 8020a70:	68fb      	ldr	r3, [r7, #12]
 8020a72:	701a      	strb	r2, [r3, #0]
      tmp++;
 8020a74:	68fb      	ldr	r3, [r7, #12]
 8020a76:	3301      	adds	r3, #1
 8020a78:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8020a7a:	693b      	ldr	r3, [r7, #16]
 8020a7c:	3b01      	subs	r3, #1
 8020a7e:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 8U) & 0xFFU);
 8020a80:	68bb      	ldr	r3, [r7, #8]
 8020a82:	0a1b      	lsrs	r3, r3, #8
 8020a84:	b2da      	uxtb	r2, r3
 8020a86:	68fb      	ldr	r3, [r7, #12]
 8020a88:	701a      	strb	r2, [r3, #0]
      tmp++;
 8020a8a:	68fb      	ldr	r3, [r7, #12]
 8020a8c:	3301      	adds	r3, #1
 8020a8e:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8020a90:	693b      	ldr	r3, [r7, #16]
 8020a92:	3b01      	subs	r3, #1
 8020a94:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 16U) & 0xFFU);
 8020a96:	68bb      	ldr	r3, [r7, #8]
 8020a98:	0c1b      	lsrs	r3, r3, #16
 8020a9a:	b2da      	uxtb	r2, r3
 8020a9c:	68fb      	ldr	r3, [r7, #12]
 8020a9e:	701a      	strb	r2, [r3, #0]
      tmp++;
 8020aa0:	68fb      	ldr	r3, [r7, #12]
 8020aa2:	3301      	adds	r3, #1
 8020aa4:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8020aa6:	693b      	ldr	r3, [r7, #16]
 8020aa8:	3b01      	subs	r3, #1
 8020aaa:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 24U) & 0xFFU);
 8020aac:	68bb      	ldr	r3, [r7, #8]
 8020aae:	0e1b      	lsrs	r3, r3, #24
 8020ab0:	b2da      	uxtb	r2, r3
 8020ab2:	68fb      	ldr	r3, [r7, #12]
 8020ab4:	701a      	strb	r2, [r3, #0]
      tmp++;
 8020ab6:	68fb      	ldr	r3, [r7, #12]
 8020ab8:	3301      	adds	r3, #1
 8020aba:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8020abc:	693b      	ldr	r3, [r7, #16]
 8020abe:	3b01      	subs	r3, #1
 8020ac0:	613b      	str	r3, [r7, #16]
    for(count = 0U; count < 8U; count++)
 8020ac2:	697b      	ldr	r3, [r7, #20]
 8020ac4:	3301      	adds	r3, #1
 8020ac6:	617b      	str	r3, [r7, #20]
 8020ac8:	697b      	ldr	r3, [r7, #20]
 8020aca:	2b07      	cmp	r3, #7
 8020acc:	d9c8      	bls.n	8020a60 <SD_Read_IT+0x20>
    }

    hsd->pRxBuffPtr = tmp;
 8020ace:	687b      	ldr	r3, [r7, #4]
 8020ad0:	68fa      	ldr	r2, [r7, #12]
 8020ad2:	629a      	str	r2, [r3, #40]	; 0x28
    hsd->RxXferSize = dataremaining;
 8020ad4:	687b      	ldr	r3, [r7, #4]
 8020ad6:	693a      	ldr	r2, [r7, #16]
 8020ad8:	62da      	str	r2, [r3, #44]	; 0x2c
  }
}
 8020ada:	bf00      	nop
 8020adc:	3718      	adds	r7, #24
 8020ade:	46bd      	mov	sp, r7
 8020ae0:	bd80      	pop	{r7, pc}

08020ae2 <SD_Write_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Write_IT(SD_HandleTypeDef *hsd)
{
 8020ae2:	b580      	push	{r7, lr}
 8020ae4:	b086      	sub	sp, #24
 8020ae6:	af00      	add	r7, sp, #0
 8020ae8:	6078      	str	r0, [r7, #4]
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pTxBuffPtr;
 8020aea:	687b      	ldr	r3, [r7, #4]
 8020aec:	6a1b      	ldr	r3, [r3, #32]
 8020aee:	60fb      	str	r3, [r7, #12]
  dataremaining = hsd->TxXferSize;
 8020af0:	687b      	ldr	r3, [r7, #4]
 8020af2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8020af4:	613b      	str	r3, [r7, #16]

  if (dataremaining > 0U)
 8020af6:	693b      	ldr	r3, [r7, #16]
 8020af8:	2b00      	cmp	r3, #0
 8020afa:	d043      	beq.n	8020b84 <SD_Write_IT+0xa2>
  {
    /* Write data to SDIO Tx FIFO */
    for(count = 0U; count < 8U; count++)
 8020afc:	2300      	movs	r3, #0
 8020afe:	617b      	str	r3, [r7, #20]
 8020b00:	e037      	b.n	8020b72 <SD_Write_IT+0x90>
    {
      data = (uint32_t)(*tmp);
 8020b02:	68fb      	ldr	r3, [r7, #12]
 8020b04:	781b      	ldrb	r3, [r3, #0]
 8020b06:	60bb      	str	r3, [r7, #8]
      tmp++;
 8020b08:	68fb      	ldr	r3, [r7, #12]
 8020b0a:	3301      	adds	r3, #1
 8020b0c:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8020b0e:	693b      	ldr	r3, [r7, #16]
 8020b10:	3b01      	subs	r3, #1
 8020b12:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 8U);
 8020b14:	68fb      	ldr	r3, [r7, #12]
 8020b16:	781b      	ldrb	r3, [r3, #0]
 8020b18:	021a      	lsls	r2, r3, #8
 8020b1a:	68bb      	ldr	r3, [r7, #8]
 8020b1c:	4313      	orrs	r3, r2
 8020b1e:	60bb      	str	r3, [r7, #8]
      tmp++;
 8020b20:	68fb      	ldr	r3, [r7, #12]
 8020b22:	3301      	adds	r3, #1
 8020b24:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8020b26:	693b      	ldr	r3, [r7, #16]
 8020b28:	3b01      	subs	r3, #1
 8020b2a:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 16U);
 8020b2c:	68fb      	ldr	r3, [r7, #12]
 8020b2e:	781b      	ldrb	r3, [r3, #0]
 8020b30:	041a      	lsls	r2, r3, #16
 8020b32:	68bb      	ldr	r3, [r7, #8]
 8020b34:	4313      	orrs	r3, r2
 8020b36:	60bb      	str	r3, [r7, #8]
      tmp++;
 8020b38:	68fb      	ldr	r3, [r7, #12]
 8020b3a:	3301      	adds	r3, #1
 8020b3c:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8020b3e:	693b      	ldr	r3, [r7, #16]
 8020b40:	3b01      	subs	r3, #1
 8020b42:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 24U);
 8020b44:	68fb      	ldr	r3, [r7, #12]
 8020b46:	781b      	ldrb	r3, [r3, #0]
 8020b48:	061a      	lsls	r2, r3, #24
 8020b4a:	68bb      	ldr	r3, [r7, #8]
 8020b4c:	4313      	orrs	r3, r2
 8020b4e:	60bb      	str	r3, [r7, #8]
      tmp++;
 8020b50:	68fb      	ldr	r3, [r7, #12]
 8020b52:	3301      	adds	r3, #1
 8020b54:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8020b56:	693b      	ldr	r3, [r7, #16]
 8020b58:	3b01      	subs	r3, #1
 8020b5a:	613b      	str	r3, [r7, #16]
      (void)SDIO_WriteFIFO(hsd->Instance, &data);
 8020b5c:	687b      	ldr	r3, [r7, #4]
 8020b5e:	681b      	ldr	r3, [r3, #0]
 8020b60:	f107 0208 	add.w	r2, r7, #8
 8020b64:	4611      	mov	r1, r2
 8020b66:	4618      	mov	r0, r3
 8020b68:	f002 fd70 	bl	802364c <SDIO_WriteFIFO>
    for(count = 0U; count < 8U; count++)
 8020b6c:	697b      	ldr	r3, [r7, #20]
 8020b6e:	3301      	adds	r3, #1
 8020b70:	617b      	str	r3, [r7, #20]
 8020b72:	697b      	ldr	r3, [r7, #20]
 8020b74:	2b07      	cmp	r3, #7
 8020b76:	d9c4      	bls.n	8020b02 <SD_Write_IT+0x20>
    }

    hsd->pTxBuffPtr = tmp;
 8020b78:	687b      	ldr	r3, [r7, #4]
 8020b7a:	68fa      	ldr	r2, [r7, #12]
 8020b7c:	621a      	str	r2, [r3, #32]
    hsd->TxXferSize = dataremaining;
 8020b7e:	687b      	ldr	r3, [r7, #4]
 8020b80:	693a      	ldr	r2, [r7, #16]
 8020b82:	625a      	str	r2, [r3, #36]	; 0x24
  }
}
 8020b84:	bf00      	nop
 8020b86:	3718      	adds	r7, #24
 8020b88:	46bd      	mov	sp, r7
 8020b8a:	bd80      	pop	{r7, pc}

08020b8c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8020b8c:	b580      	push	{r7, lr}
 8020b8e:	b082      	sub	sp, #8
 8020b90:	af00      	add	r7, sp, #0
 8020b92:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8020b94:	687b      	ldr	r3, [r7, #4]
 8020b96:	2b00      	cmp	r3, #0
 8020b98:	d101      	bne.n	8020b9e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8020b9a:	2301      	movs	r3, #1
 8020b9c:	e056      	b.n	8020c4c <HAL_SPI_Init+0xc0>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8020b9e:	687b      	ldr	r3, [r7, #4]
 8020ba0:	2200      	movs	r2, #0
 8020ba2:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8020ba4:	687b      	ldr	r3, [r7, #4]
 8020ba6:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8020baa:	b2db      	uxtb	r3, r3
 8020bac:	2b00      	cmp	r3, #0
 8020bae:	d106      	bne.n	8020bbe <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8020bb0:	687b      	ldr	r3, [r7, #4]
 8020bb2:	2200      	movs	r2, #0
 8020bb4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8020bb8:	6878      	ldr	r0, [r7, #4]
 8020bba:	f7f5 fde1 	bl	8016780 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8020bbe:	687b      	ldr	r3, [r7, #4]
 8020bc0:	2202      	movs	r2, #2
 8020bc2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8020bc6:	687b      	ldr	r3, [r7, #4]
 8020bc8:	681b      	ldr	r3, [r3, #0]
 8020bca:	681a      	ldr	r2, [r3, #0]
 8020bcc:	687b      	ldr	r3, [r7, #4]
 8020bce:	681b      	ldr	r3, [r3, #0]
 8020bd0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8020bd4:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8020bd6:	687b      	ldr	r3, [r7, #4]
 8020bd8:	685a      	ldr	r2, [r3, #4]
 8020bda:	687b      	ldr	r3, [r7, #4]
 8020bdc:	689b      	ldr	r3, [r3, #8]
 8020bde:	431a      	orrs	r2, r3
 8020be0:	687b      	ldr	r3, [r7, #4]
 8020be2:	68db      	ldr	r3, [r3, #12]
 8020be4:	431a      	orrs	r2, r3
 8020be6:	687b      	ldr	r3, [r7, #4]
 8020be8:	691b      	ldr	r3, [r3, #16]
 8020bea:	431a      	orrs	r2, r3
 8020bec:	687b      	ldr	r3, [r7, #4]
 8020bee:	695b      	ldr	r3, [r3, #20]
 8020bf0:	431a      	orrs	r2, r3
 8020bf2:	687b      	ldr	r3, [r7, #4]
 8020bf4:	699b      	ldr	r3, [r3, #24]
 8020bf6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8020bfa:	431a      	orrs	r2, r3
 8020bfc:	687b      	ldr	r3, [r7, #4]
 8020bfe:	69db      	ldr	r3, [r3, #28]
 8020c00:	431a      	orrs	r2, r3
 8020c02:	687b      	ldr	r3, [r7, #4]
 8020c04:	6a1b      	ldr	r3, [r3, #32]
 8020c06:	ea42 0103 	orr.w	r1, r2, r3
 8020c0a:	687b      	ldr	r3, [r7, #4]
 8020c0c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8020c0e:	687b      	ldr	r3, [r7, #4]
 8020c10:	681b      	ldr	r3, [r3, #0]
 8020c12:	430a      	orrs	r2, r1
 8020c14:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 8020c16:	687b      	ldr	r3, [r7, #4]
 8020c18:	699b      	ldr	r3, [r3, #24]
 8020c1a:	0c1b      	lsrs	r3, r3, #16
 8020c1c:	f003 0104 	and.w	r1, r3, #4
 8020c20:	687b      	ldr	r3, [r7, #4]
 8020c22:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8020c24:	687b      	ldr	r3, [r7, #4]
 8020c26:	681b      	ldr	r3, [r3, #0]
 8020c28:	430a      	orrs	r2, r1
 8020c2a:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8020c2c:	687b      	ldr	r3, [r7, #4]
 8020c2e:	681b      	ldr	r3, [r3, #0]
 8020c30:	69da      	ldr	r2, [r3, #28]
 8020c32:	687b      	ldr	r3, [r7, #4]
 8020c34:	681b      	ldr	r3, [r3, #0]
 8020c36:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8020c3a:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8020c3c:	687b      	ldr	r3, [r7, #4]
 8020c3e:	2200      	movs	r2, #0
 8020c40:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8020c42:	687b      	ldr	r3, [r7, #4]
 8020c44:	2201      	movs	r2, #1
 8020c46:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8020c4a:	2300      	movs	r3, #0
}
 8020c4c:	4618      	mov	r0, r3
 8020c4e:	3708      	adds	r7, #8
 8020c50:	46bd      	mov	sp, r7
 8020c52:	bd80      	pop	{r7, pc}

08020c54 <HAL_SPI_DeInit>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_DeInit(SPI_HandleTypeDef *hspi)
{
 8020c54:	b580      	push	{r7, lr}
 8020c56:	b082      	sub	sp, #8
 8020c58:	af00      	add	r7, sp, #0
 8020c5a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8020c5c:	687b      	ldr	r3, [r7, #4]
 8020c5e:	2b00      	cmp	r3, #0
 8020c60:	d101      	bne.n	8020c66 <HAL_SPI_DeInit+0x12>
  {
    return HAL_ERROR;
 8020c62:	2301      	movs	r3, #1
 8020c64:	e01a      	b.n	8020c9c <HAL_SPI_DeInit+0x48>
  }

  /* Check SPI Instance parameter */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));

  hspi->State = HAL_SPI_STATE_BUSY;
 8020c66:	687b      	ldr	r3, [r7, #4]
 8020c68:	2202      	movs	r2, #2
 8020c6a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the SPI Peripheral Clock */
  __HAL_SPI_DISABLE(hspi);
 8020c6e:	687b      	ldr	r3, [r7, #4]
 8020c70:	681b      	ldr	r3, [r3, #0]
 8020c72:	681a      	ldr	r2, [r3, #0]
 8020c74:	687b      	ldr	r3, [r7, #4]
 8020c76:	681b      	ldr	r3, [r3, #0]
 8020c78:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8020c7c:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  hspi->MspDeInitCallback(hspi);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  HAL_SPI_MspDeInit(hspi);
 8020c7e:	6878      	ldr	r0, [r7, #4]
 8020c80:	f7f5 fe18 	bl	80168b4 <HAL_SPI_MspDeInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8020c84:	687b      	ldr	r3, [r7, #4]
 8020c86:	2200      	movs	r2, #0
 8020c88:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State = HAL_SPI_STATE_RESET;
 8020c8a:	687b      	ldr	r3, [r7, #4]
 8020c8c:	2200      	movs	r2, #0
 8020c8e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Release Lock */
  __HAL_UNLOCK(hspi);
 8020c92:	687b      	ldr	r3, [r7, #4]
 8020c94:	2200      	movs	r2, #0
 8020c96:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  return HAL_OK;
 8020c9a:	2300      	movs	r3, #0
}
 8020c9c:	4618      	mov	r0, r3
 8020c9e:	3708      	adds	r7, #8
 8020ca0:	46bd      	mov	sp, r7
 8020ca2:	bd80      	pop	{r7, pc}

08020ca4 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8020ca4:	b580      	push	{r7, lr}
 8020ca6:	b08c      	sub	sp, #48	; 0x30
 8020ca8:	af00      	add	r7, sp, #0
 8020caa:	60f8      	str	r0, [r7, #12]
 8020cac:	60b9      	str	r1, [r7, #8]
 8020cae:	607a      	str	r2, [r7, #4]
 8020cb0:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  uint32_t             tickstart;

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8020cb2:	2301      	movs	r3, #1
 8020cb4:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8020cb6:	2300      	movs	r3, #0
 8020cb8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8020cbc:	68fb      	ldr	r3, [r7, #12]
 8020cbe:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8020cc2:	2b01      	cmp	r3, #1
 8020cc4:	d101      	bne.n	8020cca <HAL_SPI_TransmitReceive+0x26>
 8020cc6:	2302      	movs	r3, #2
 8020cc8:	e18a      	b.n	8020fe0 <HAL_SPI_TransmitReceive+0x33c>
 8020cca:	68fb      	ldr	r3, [r7, #12]
 8020ccc:	2201      	movs	r2, #1
 8020cce:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8020cd2:	f7fb fdb7 	bl	801c844 <HAL_GetTick>
 8020cd6:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8020cd8:	68fb      	ldr	r3, [r7, #12]
 8020cda:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8020cde:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8020ce2:	68fb      	ldr	r3, [r7, #12]
 8020ce4:	685b      	ldr	r3, [r3, #4]
 8020ce6:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8020ce8:	887b      	ldrh	r3, [r7, #2]
 8020cea:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8020cec:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8020cf0:	2b01      	cmp	r3, #1
 8020cf2:	d00f      	beq.n	8020d14 <HAL_SPI_TransmitReceive+0x70>
 8020cf4:	69fb      	ldr	r3, [r7, #28]
 8020cf6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8020cfa:	d107      	bne.n	8020d0c <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8020cfc:	68fb      	ldr	r3, [r7, #12]
 8020cfe:	689b      	ldr	r3, [r3, #8]
 8020d00:	2b00      	cmp	r3, #0
 8020d02:	d103      	bne.n	8020d0c <HAL_SPI_TransmitReceive+0x68>
 8020d04:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8020d08:	2b04      	cmp	r3, #4
 8020d0a:	d003      	beq.n	8020d14 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8020d0c:	2302      	movs	r3, #2
 8020d0e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8020d12:	e15b      	b.n	8020fcc <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8020d14:	68bb      	ldr	r3, [r7, #8]
 8020d16:	2b00      	cmp	r3, #0
 8020d18:	d005      	beq.n	8020d26 <HAL_SPI_TransmitReceive+0x82>
 8020d1a:	687b      	ldr	r3, [r7, #4]
 8020d1c:	2b00      	cmp	r3, #0
 8020d1e:	d002      	beq.n	8020d26 <HAL_SPI_TransmitReceive+0x82>
 8020d20:	887b      	ldrh	r3, [r7, #2]
 8020d22:	2b00      	cmp	r3, #0
 8020d24:	d103      	bne.n	8020d2e <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8020d26:	2301      	movs	r3, #1
 8020d28:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8020d2c:	e14e      	b.n	8020fcc <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8020d2e:	68fb      	ldr	r3, [r7, #12]
 8020d30:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8020d34:	b2db      	uxtb	r3, r3
 8020d36:	2b04      	cmp	r3, #4
 8020d38:	d003      	beq.n	8020d42 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8020d3a:	68fb      	ldr	r3, [r7, #12]
 8020d3c:	2205      	movs	r2, #5
 8020d3e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8020d42:	68fb      	ldr	r3, [r7, #12]
 8020d44:	2200      	movs	r2, #0
 8020d46:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8020d48:	68fb      	ldr	r3, [r7, #12]
 8020d4a:	687a      	ldr	r2, [r7, #4]
 8020d4c:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8020d4e:	68fb      	ldr	r3, [r7, #12]
 8020d50:	887a      	ldrh	r2, [r7, #2]
 8020d52:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8020d54:	68fb      	ldr	r3, [r7, #12]
 8020d56:	887a      	ldrh	r2, [r7, #2]
 8020d58:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8020d5a:	68fb      	ldr	r3, [r7, #12]
 8020d5c:	68ba      	ldr	r2, [r7, #8]
 8020d5e:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8020d60:	68fb      	ldr	r3, [r7, #12]
 8020d62:	887a      	ldrh	r2, [r7, #2]
 8020d64:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8020d66:	68fb      	ldr	r3, [r7, #12]
 8020d68:	887a      	ldrh	r2, [r7, #2]
 8020d6a:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8020d6c:	68fb      	ldr	r3, [r7, #12]
 8020d6e:	2200      	movs	r2, #0
 8020d70:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8020d72:	68fb      	ldr	r3, [r7, #12]
 8020d74:	2200      	movs	r2, #0
 8020d76:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8020d78:	68fb      	ldr	r3, [r7, #12]
 8020d7a:	681b      	ldr	r3, [r3, #0]
 8020d7c:	681b      	ldr	r3, [r3, #0]
 8020d7e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8020d82:	2b40      	cmp	r3, #64	; 0x40
 8020d84:	d007      	beq.n	8020d96 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8020d86:	68fb      	ldr	r3, [r7, #12]
 8020d88:	681b      	ldr	r3, [r3, #0]
 8020d8a:	681a      	ldr	r2, [r3, #0]
 8020d8c:	68fb      	ldr	r3, [r7, #12]
 8020d8e:	681b      	ldr	r3, [r3, #0]
 8020d90:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8020d94:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8020d96:	68fb      	ldr	r3, [r7, #12]
 8020d98:	68db      	ldr	r3, [r3, #12]
 8020d9a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8020d9e:	d178      	bne.n	8020e92 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8020da0:	68fb      	ldr	r3, [r7, #12]
 8020da2:	685b      	ldr	r3, [r3, #4]
 8020da4:	2b00      	cmp	r3, #0
 8020da6:	d002      	beq.n	8020dae <HAL_SPI_TransmitReceive+0x10a>
 8020da8:	8b7b      	ldrh	r3, [r7, #26]
 8020daa:	2b01      	cmp	r3, #1
 8020dac:	d166      	bne.n	8020e7c <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8020dae:	68fb      	ldr	r3, [r7, #12]
 8020db0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8020db2:	881a      	ldrh	r2, [r3, #0]
 8020db4:	68fb      	ldr	r3, [r7, #12]
 8020db6:	681b      	ldr	r3, [r3, #0]
 8020db8:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8020dba:	68fb      	ldr	r3, [r7, #12]
 8020dbc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8020dbe:	1c9a      	adds	r2, r3, #2
 8020dc0:	68fb      	ldr	r3, [r7, #12]
 8020dc2:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8020dc4:	68fb      	ldr	r3, [r7, #12]
 8020dc6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8020dc8:	b29b      	uxth	r3, r3
 8020dca:	3b01      	subs	r3, #1
 8020dcc:	b29a      	uxth	r2, r3
 8020dce:	68fb      	ldr	r3, [r7, #12]
 8020dd0:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8020dd2:	e053      	b.n	8020e7c <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8020dd4:	68fb      	ldr	r3, [r7, #12]
 8020dd6:	681b      	ldr	r3, [r3, #0]
 8020dd8:	689b      	ldr	r3, [r3, #8]
 8020dda:	f003 0302 	and.w	r3, r3, #2
 8020dde:	2b02      	cmp	r3, #2
 8020de0:	d11b      	bne.n	8020e1a <HAL_SPI_TransmitReceive+0x176>
 8020de2:	68fb      	ldr	r3, [r7, #12]
 8020de4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8020de6:	b29b      	uxth	r3, r3
 8020de8:	2b00      	cmp	r3, #0
 8020dea:	d016      	beq.n	8020e1a <HAL_SPI_TransmitReceive+0x176>
 8020dec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8020dee:	2b01      	cmp	r3, #1
 8020df0:	d113      	bne.n	8020e1a <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8020df2:	68fb      	ldr	r3, [r7, #12]
 8020df4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8020df6:	881a      	ldrh	r2, [r3, #0]
 8020df8:	68fb      	ldr	r3, [r7, #12]
 8020dfa:	681b      	ldr	r3, [r3, #0]
 8020dfc:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8020dfe:	68fb      	ldr	r3, [r7, #12]
 8020e00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8020e02:	1c9a      	adds	r2, r3, #2
 8020e04:	68fb      	ldr	r3, [r7, #12]
 8020e06:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8020e08:	68fb      	ldr	r3, [r7, #12]
 8020e0a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8020e0c:	b29b      	uxth	r3, r3
 8020e0e:	3b01      	subs	r3, #1
 8020e10:	b29a      	uxth	r2, r3
 8020e12:	68fb      	ldr	r3, [r7, #12]
 8020e14:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8020e16:	2300      	movs	r3, #0
 8020e18:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8020e1a:	68fb      	ldr	r3, [r7, #12]
 8020e1c:	681b      	ldr	r3, [r3, #0]
 8020e1e:	689b      	ldr	r3, [r3, #8]
 8020e20:	f003 0301 	and.w	r3, r3, #1
 8020e24:	2b01      	cmp	r3, #1
 8020e26:	d119      	bne.n	8020e5c <HAL_SPI_TransmitReceive+0x1b8>
 8020e28:	68fb      	ldr	r3, [r7, #12]
 8020e2a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8020e2c:	b29b      	uxth	r3, r3
 8020e2e:	2b00      	cmp	r3, #0
 8020e30:	d014      	beq.n	8020e5c <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8020e32:	68fb      	ldr	r3, [r7, #12]
 8020e34:	681b      	ldr	r3, [r3, #0]
 8020e36:	68da      	ldr	r2, [r3, #12]
 8020e38:	68fb      	ldr	r3, [r7, #12]
 8020e3a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8020e3c:	b292      	uxth	r2, r2
 8020e3e:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8020e40:	68fb      	ldr	r3, [r7, #12]
 8020e42:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8020e44:	1c9a      	adds	r2, r3, #2
 8020e46:	68fb      	ldr	r3, [r7, #12]
 8020e48:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8020e4a:	68fb      	ldr	r3, [r7, #12]
 8020e4c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8020e4e:	b29b      	uxth	r3, r3
 8020e50:	3b01      	subs	r3, #1
 8020e52:	b29a      	uxth	r2, r3
 8020e54:	68fb      	ldr	r3, [r7, #12]
 8020e56:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8020e58:	2301      	movs	r3, #1
 8020e5a:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8020e5c:	f7fb fcf2 	bl	801c844 <HAL_GetTick>
 8020e60:	4602      	mov	r2, r0
 8020e62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8020e64:	1ad3      	subs	r3, r2, r3
 8020e66:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8020e68:	429a      	cmp	r2, r3
 8020e6a:	d807      	bhi.n	8020e7c <HAL_SPI_TransmitReceive+0x1d8>
 8020e6c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8020e6e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8020e72:	d003      	beq.n	8020e7c <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 8020e74:	2303      	movs	r3, #3
 8020e76:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8020e7a:	e0a7      	b.n	8020fcc <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8020e7c:	68fb      	ldr	r3, [r7, #12]
 8020e7e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8020e80:	b29b      	uxth	r3, r3
 8020e82:	2b00      	cmp	r3, #0
 8020e84:	d1a6      	bne.n	8020dd4 <HAL_SPI_TransmitReceive+0x130>
 8020e86:	68fb      	ldr	r3, [r7, #12]
 8020e88:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8020e8a:	b29b      	uxth	r3, r3
 8020e8c:	2b00      	cmp	r3, #0
 8020e8e:	d1a1      	bne.n	8020dd4 <HAL_SPI_TransmitReceive+0x130>
 8020e90:	e07c      	b.n	8020f8c <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8020e92:	68fb      	ldr	r3, [r7, #12]
 8020e94:	685b      	ldr	r3, [r3, #4]
 8020e96:	2b00      	cmp	r3, #0
 8020e98:	d002      	beq.n	8020ea0 <HAL_SPI_TransmitReceive+0x1fc>
 8020e9a:	8b7b      	ldrh	r3, [r7, #26]
 8020e9c:	2b01      	cmp	r3, #1
 8020e9e:	d16b      	bne.n	8020f78 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8020ea0:	68fb      	ldr	r3, [r7, #12]
 8020ea2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8020ea4:	68fb      	ldr	r3, [r7, #12]
 8020ea6:	681b      	ldr	r3, [r3, #0]
 8020ea8:	330c      	adds	r3, #12
 8020eaa:	7812      	ldrb	r2, [r2, #0]
 8020eac:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8020eae:	68fb      	ldr	r3, [r7, #12]
 8020eb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8020eb2:	1c5a      	adds	r2, r3, #1
 8020eb4:	68fb      	ldr	r3, [r7, #12]
 8020eb6:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8020eb8:	68fb      	ldr	r3, [r7, #12]
 8020eba:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8020ebc:	b29b      	uxth	r3, r3
 8020ebe:	3b01      	subs	r3, #1
 8020ec0:	b29a      	uxth	r2, r3
 8020ec2:	68fb      	ldr	r3, [r7, #12]
 8020ec4:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8020ec6:	e057      	b.n	8020f78 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8020ec8:	68fb      	ldr	r3, [r7, #12]
 8020eca:	681b      	ldr	r3, [r3, #0]
 8020ecc:	689b      	ldr	r3, [r3, #8]
 8020ece:	f003 0302 	and.w	r3, r3, #2
 8020ed2:	2b02      	cmp	r3, #2
 8020ed4:	d11c      	bne.n	8020f10 <HAL_SPI_TransmitReceive+0x26c>
 8020ed6:	68fb      	ldr	r3, [r7, #12]
 8020ed8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8020eda:	b29b      	uxth	r3, r3
 8020edc:	2b00      	cmp	r3, #0
 8020ede:	d017      	beq.n	8020f10 <HAL_SPI_TransmitReceive+0x26c>
 8020ee0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8020ee2:	2b01      	cmp	r3, #1
 8020ee4:	d114      	bne.n	8020f10 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8020ee6:	68fb      	ldr	r3, [r7, #12]
 8020ee8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8020eea:	68fb      	ldr	r3, [r7, #12]
 8020eec:	681b      	ldr	r3, [r3, #0]
 8020eee:	330c      	adds	r3, #12
 8020ef0:	7812      	ldrb	r2, [r2, #0]
 8020ef2:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8020ef4:	68fb      	ldr	r3, [r7, #12]
 8020ef6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8020ef8:	1c5a      	adds	r2, r3, #1
 8020efa:	68fb      	ldr	r3, [r7, #12]
 8020efc:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8020efe:	68fb      	ldr	r3, [r7, #12]
 8020f00:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8020f02:	b29b      	uxth	r3, r3
 8020f04:	3b01      	subs	r3, #1
 8020f06:	b29a      	uxth	r2, r3
 8020f08:	68fb      	ldr	r3, [r7, #12]
 8020f0a:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8020f0c:	2300      	movs	r3, #0
 8020f0e:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8020f10:	68fb      	ldr	r3, [r7, #12]
 8020f12:	681b      	ldr	r3, [r3, #0]
 8020f14:	689b      	ldr	r3, [r3, #8]
 8020f16:	f003 0301 	and.w	r3, r3, #1
 8020f1a:	2b01      	cmp	r3, #1
 8020f1c:	d119      	bne.n	8020f52 <HAL_SPI_TransmitReceive+0x2ae>
 8020f1e:	68fb      	ldr	r3, [r7, #12]
 8020f20:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8020f22:	b29b      	uxth	r3, r3
 8020f24:	2b00      	cmp	r3, #0
 8020f26:	d014      	beq.n	8020f52 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8020f28:	68fb      	ldr	r3, [r7, #12]
 8020f2a:	681b      	ldr	r3, [r3, #0]
 8020f2c:	68da      	ldr	r2, [r3, #12]
 8020f2e:	68fb      	ldr	r3, [r7, #12]
 8020f30:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8020f32:	b2d2      	uxtb	r2, r2
 8020f34:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8020f36:	68fb      	ldr	r3, [r7, #12]
 8020f38:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8020f3a:	1c5a      	adds	r2, r3, #1
 8020f3c:	68fb      	ldr	r3, [r7, #12]
 8020f3e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8020f40:	68fb      	ldr	r3, [r7, #12]
 8020f42:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8020f44:	b29b      	uxth	r3, r3
 8020f46:	3b01      	subs	r3, #1
 8020f48:	b29a      	uxth	r2, r3
 8020f4a:	68fb      	ldr	r3, [r7, #12]
 8020f4c:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8020f4e:	2301      	movs	r3, #1
 8020f50:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8020f52:	f7fb fc77 	bl	801c844 <HAL_GetTick>
 8020f56:	4602      	mov	r2, r0
 8020f58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8020f5a:	1ad3      	subs	r3, r2, r3
 8020f5c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8020f5e:	429a      	cmp	r2, r3
 8020f60:	d803      	bhi.n	8020f6a <HAL_SPI_TransmitReceive+0x2c6>
 8020f62:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8020f64:	f1b3 3fff 	cmp.w	r3, #4294967295
 8020f68:	d102      	bne.n	8020f70 <HAL_SPI_TransmitReceive+0x2cc>
 8020f6a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8020f6c:	2b00      	cmp	r3, #0
 8020f6e:	d103      	bne.n	8020f78 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8020f70:	2303      	movs	r3, #3
 8020f72:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8020f76:	e029      	b.n	8020fcc <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8020f78:	68fb      	ldr	r3, [r7, #12]
 8020f7a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8020f7c:	b29b      	uxth	r3, r3
 8020f7e:	2b00      	cmp	r3, #0
 8020f80:	d1a2      	bne.n	8020ec8 <HAL_SPI_TransmitReceive+0x224>
 8020f82:	68fb      	ldr	r3, [r7, #12]
 8020f84:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8020f86:	b29b      	uxth	r3, r3
 8020f88:	2b00      	cmp	r3, #0
 8020f8a:	d19d      	bne.n	8020ec8 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8020f8c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8020f8e:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8020f90:	68f8      	ldr	r0, [r7, #12]
 8020f92:	f000 fae1 	bl	8021558 <SPI_EndRxTxTransaction>
 8020f96:	4603      	mov	r3, r0
 8020f98:	2b00      	cmp	r3, #0
 8020f9a:	d006      	beq.n	8020faa <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 8020f9c:	2301      	movs	r3, #1
 8020f9e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8020fa2:	68fb      	ldr	r3, [r7, #12]
 8020fa4:	2220      	movs	r2, #32
 8020fa6:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8020fa8:	e010      	b.n	8020fcc <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8020faa:	68fb      	ldr	r3, [r7, #12]
 8020fac:	689b      	ldr	r3, [r3, #8]
 8020fae:	2b00      	cmp	r3, #0
 8020fb0:	d10b      	bne.n	8020fca <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8020fb2:	2300      	movs	r3, #0
 8020fb4:	617b      	str	r3, [r7, #20]
 8020fb6:	68fb      	ldr	r3, [r7, #12]
 8020fb8:	681b      	ldr	r3, [r3, #0]
 8020fba:	68db      	ldr	r3, [r3, #12]
 8020fbc:	617b      	str	r3, [r7, #20]
 8020fbe:	68fb      	ldr	r3, [r7, #12]
 8020fc0:	681b      	ldr	r3, [r3, #0]
 8020fc2:	689b      	ldr	r3, [r3, #8]
 8020fc4:	617b      	str	r3, [r7, #20]
 8020fc6:	697b      	ldr	r3, [r7, #20]
 8020fc8:	e000      	b.n	8020fcc <HAL_SPI_TransmitReceive+0x328>
  }

error :
 8020fca:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8020fcc:	68fb      	ldr	r3, [r7, #12]
 8020fce:	2201      	movs	r2, #1
 8020fd0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8020fd4:	68fb      	ldr	r3, [r7, #12]
 8020fd6:	2200      	movs	r2, #0
 8020fd8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8020fdc:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8020fe0:	4618      	mov	r0, r3
 8020fe2:	3730      	adds	r7, #48	; 0x30
 8020fe4:	46bd      	mov	sp, r7
 8020fe6:	bd80      	pop	{r7, pc}

08020fe8 <HAL_SPI_Transmit_DMA>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_DMA(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 8020fe8:	b580      	push	{r7, lr}
 8020fea:	b086      	sub	sp, #24
 8020fec:	af00      	add	r7, sp, #0
 8020fee:	60f8      	str	r0, [r7, #12]
 8020ff0:	60b9      	str	r1, [r7, #8]
 8020ff2:	4613      	mov	r3, r2
 8020ff4:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef errorcode = HAL_OK;
 8020ff6:	2300      	movs	r3, #0
 8020ff8:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8020ffa:	68fb      	ldr	r3, [r7, #12]
 8020ffc:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8021000:	2b01      	cmp	r3, #1
 8021002:	d101      	bne.n	8021008 <HAL_SPI_Transmit_DMA+0x20>
 8021004:	2302      	movs	r3, #2
 8021006:	e093      	b.n	8021130 <HAL_SPI_Transmit_DMA+0x148>
 8021008:	68fb      	ldr	r3, [r7, #12]
 802100a:	2201      	movs	r2, #1
 802100c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  if (hspi->State != HAL_SPI_STATE_READY)
 8021010:	68fb      	ldr	r3, [r7, #12]
 8021012:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8021016:	b2db      	uxtb	r3, r3
 8021018:	2b01      	cmp	r3, #1
 802101a:	d002      	beq.n	8021022 <HAL_SPI_Transmit_DMA+0x3a>
  {
    errorcode = HAL_BUSY;
 802101c:	2302      	movs	r3, #2
 802101e:	75fb      	strb	r3, [r7, #23]
    goto error;
 8021020:	e081      	b.n	8021126 <HAL_SPI_Transmit_DMA+0x13e>
  }

  if ((pData == NULL) || (Size == 0U))
 8021022:	68bb      	ldr	r3, [r7, #8]
 8021024:	2b00      	cmp	r3, #0
 8021026:	d002      	beq.n	802102e <HAL_SPI_Transmit_DMA+0x46>
 8021028:	88fb      	ldrh	r3, [r7, #6]
 802102a:	2b00      	cmp	r3, #0
 802102c:	d102      	bne.n	8021034 <HAL_SPI_Transmit_DMA+0x4c>
  {
    errorcode = HAL_ERROR;
 802102e:	2301      	movs	r3, #1
 8021030:	75fb      	strb	r3, [r7, #23]
    goto error;
 8021032:	e078      	b.n	8021126 <HAL_SPI_Transmit_DMA+0x13e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8021034:	68fb      	ldr	r3, [r7, #12]
 8021036:	2203      	movs	r2, #3
 8021038:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 802103c:	68fb      	ldr	r3, [r7, #12]
 802103e:	2200      	movs	r2, #0
 8021040:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8021042:	68fb      	ldr	r3, [r7, #12]
 8021044:	68ba      	ldr	r2, [r7, #8]
 8021046:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8021048:	68fb      	ldr	r3, [r7, #12]
 802104a:	88fa      	ldrh	r2, [r7, #6]
 802104c:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 802104e:	68fb      	ldr	r3, [r7, #12]
 8021050:	88fa      	ldrh	r2, [r7, #6]
 8021052:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8021054:	68fb      	ldr	r3, [r7, #12]
 8021056:	2200      	movs	r2, #0
 8021058:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxISR       = NULL;
 802105a:	68fb      	ldr	r3, [r7, #12]
 802105c:	2200      	movs	r2, #0
 802105e:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8021060:	68fb      	ldr	r3, [r7, #12]
 8021062:	2200      	movs	r2, #0
 8021064:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 8021066:	68fb      	ldr	r3, [r7, #12]
 8021068:	2200      	movs	r2, #0
 802106a:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 802106c:	68fb      	ldr	r3, [r7, #12]
 802106e:	2200      	movs	r2, #0
 8021070:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8021072:	68fb      	ldr	r3, [r7, #12]
 8021074:	689b      	ldr	r3, [r3, #8]
 8021076:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 802107a:	d107      	bne.n	802108c <HAL_SPI_Transmit_DMA+0xa4>
  {
    SPI_1LINE_TX(hspi);
 802107c:	68fb      	ldr	r3, [r7, #12]
 802107e:	681b      	ldr	r3, [r3, #0]
 8021080:	681a      	ldr	r2, [r3, #0]
 8021082:	68fb      	ldr	r3, [r7, #12]
 8021084:	681b      	ldr	r3, [r3, #0]
 8021086:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 802108a:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the SPI TxDMA Half transfer complete callback */
  hspi->hdmatx->XferHalfCpltCallback = SPI_DMAHalfTransmitCplt;
 802108c:	68fb      	ldr	r3, [r7, #12]
 802108e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8021090:	4a29      	ldr	r2, [pc, #164]	; (8021138 <HAL_SPI_Transmit_DMA+0x150>)
 8021092:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the SPI TxDMA transfer complete callback */
  hspi->hdmatx->XferCpltCallback = SPI_DMATransmitCplt;
 8021094:	68fb      	ldr	r3, [r7, #12]
 8021096:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8021098:	4a28      	ldr	r2, [pc, #160]	; (802113c <HAL_SPI_Transmit_DMA+0x154>)
 802109a:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the DMA error callback */
  hspi->hdmatx->XferErrorCallback = SPI_DMAError;
 802109c:	68fb      	ldr	r3, [r7, #12]
 802109e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80210a0:	4a27      	ldr	r2, [pc, #156]	; (8021140 <HAL_SPI_Transmit_DMA+0x158>)
 80210a2:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA AbortCpltCallback */
  hspi->hdmatx->XferAbortCallback = NULL;
 80210a4:	68fb      	ldr	r3, [r7, #12]
 80210a6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80210a8:	2200      	movs	r2, #0
 80210aa:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 80210ac:	68fb      	ldr	r3, [r7, #12]
 80210ae:	6c98      	ldr	r0, [r3, #72]	; 0x48
 80210b0:	68fb      	ldr	r3, [r7, #12]
 80210b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80210b4:	4619      	mov	r1, r3
 80210b6:	68fb      	ldr	r3, [r7, #12]
 80210b8:	681b      	ldr	r3, [r3, #0]
 80210ba:	330c      	adds	r3, #12
 80210bc:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 80210be:	68fb      	ldr	r3, [r7, #12]
 80210c0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80210c2:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 80210c4:	f7fc fb78 	bl	801d7b8 <HAL_DMA_Start_IT>
 80210c8:	4603      	mov	r3, r0
 80210ca:	2b00      	cmp	r3, #0
 80210cc:	d00c      	beq.n	80210e8 <HAL_SPI_Transmit_DMA+0x100>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 80210ce:	68fb      	ldr	r3, [r7, #12]
 80210d0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80210d2:	f043 0210 	orr.w	r2, r3, #16
 80210d6:	68fb      	ldr	r3, [r7, #12]
 80210d8:	655a      	str	r2, [r3, #84]	; 0x54
    errorcode = HAL_ERROR;
 80210da:	2301      	movs	r3, #1
 80210dc:	75fb      	strb	r3, [r7, #23]

    hspi->State = HAL_SPI_STATE_READY;
 80210de:	68fb      	ldr	r3, [r7, #12]
 80210e0:	2201      	movs	r2, #1
 80210e2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    goto error;
 80210e6:	e01e      	b.n	8021126 <HAL_SPI_Transmit_DMA+0x13e>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80210e8:	68fb      	ldr	r3, [r7, #12]
 80210ea:	681b      	ldr	r3, [r3, #0]
 80210ec:	681b      	ldr	r3, [r3, #0]
 80210ee:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80210f2:	2b40      	cmp	r3, #64	; 0x40
 80210f4:	d007      	beq.n	8021106 <HAL_SPI_Transmit_DMA+0x11e>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80210f6:	68fb      	ldr	r3, [r7, #12]
 80210f8:	681b      	ldr	r3, [r3, #0]
 80210fa:	681a      	ldr	r2, [r3, #0]
 80210fc:	68fb      	ldr	r3, [r7, #12]
 80210fe:	681b      	ldr	r3, [r3, #0]
 8021100:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8021104:	601a      	str	r2, [r3, #0]
  }

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 8021106:	68fb      	ldr	r3, [r7, #12]
 8021108:	681b      	ldr	r3, [r3, #0]
 802110a:	685a      	ldr	r2, [r3, #4]
 802110c:	68fb      	ldr	r3, [r7, #12]
 802110e:	681b      	ldr	r3, [r3, #0]
 8021110:	f042 0220 	orr.w	r2, r2, #32
 8021114:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8021116:	68fb      	ldr	r3, [r7, #12]
 8021118:	681b      	ldr	r3, [r3, #0]
 802111a:	685a      	ldr	r2, [r3, #4]
 802111c:	68fb      	ldr	r3, [r7, #12]
 802111e:	681b      	ldr	r3, [r3, #0]
 8021120:	f042 0202 	orr.w	r2, r2, #2
 8021124:	605a      	str	r2, [r3, #4]

error :
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8021126:	68fb      	ldr	r3, [r7, #12]
 8021128:	2200      	movs	r2, #0
 802112a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 802112e:	7dfb      	ldrb	r3, [r7, #23]
}
 8021130:	4618      	mov	r0, r3
 8021132:	3718      	adds	r7, #24
 8021134:	46bd      	mov	sp, r7
 8021136:	bd80      	pop	{r7, pc}
 8021138:	08021401 	.word	0x08021401
 802113c:	08021359 	.word	0x08021359
 8021140:	0802141d 	.word	0x0802141d

08021144 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8021144:	b580      	push	{r7, lr}
 8021146:	b088      	sub	sp, #32
 8021148:	af00      	add	r7, sp, #0
 802114a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 802114c:	687b      	ldr	r3, [r7, #4]
 802114e:	681b      	ldr	r3, [r3, #0]
 8021150:	685b      	ldr	r3, [r3, #4]
 8021152:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8021154:	687b      	ldr	r3, [r7, #4]
 8021156:	681b      	ldr	r3, [r3, #0]
 8021158:	689b      	ldr	r3, [r3, #8]
 802115a:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 802115c:	69bb      	ldr	r3, [r7, #24]
 802115e:	099b      	lsrs	r3, r3, #6
 8021160:	f003 0301 	and.w	r3, r3, #1
 8021164:	2b00      	cmp	r3, #0
 8021166:	d10f      	bne.n	8021188 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8021168:	69bb      	ldr	r3, [r7, #24]
 802116a:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 802116e:	2b00      	cmp	r3, #0
 8021170:	d00a      	beq.n	8021188 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8021172:	69fb      	ldr	r3, [r7, #28]
 8021174:	099b      	lsrs	r3, r3, #6
 8021176:	f003 0301 	and.w	r3, r3, #1
 802117a:	2b00      	cmp	r3, #0
 802117c:	d004      	beq.n	8021188 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 802117e:	687b      	ldr	r3, [r7, #4]
 8021180:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8021182:	6878      	ldr	r0, [r7, #4]
 8021184:	4798      	blx	r3
    return;
 8021186:	e0d7      	b.n	8021338 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8021188:	69bb      	ldr	r3, [r7, #24]
 802118a:	085b      	lsrs	r3, r3, #1
 802118c:	f003 0301 	and.w	r3, r3, #1
 8021190:	2b00      	cmp	r3, #0
 8021192:	d00a      	beq.n	80211aa <HAL_SPI_IRQHandler+0x66>
 8021194:	69fb      	ldr	r3, [r7, #28]
 8021196:	09db      	lsrs	r3, r3, #7
 8021198:	f003 0301 	and.w	r3, r3, #1
 802119c:	2b00      	cmp	r3, #0
 802119e:	d004      	beq.n	80211aa <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 80211a0:	687b      	ldr	r3, [r7, #4]
 80211a2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80211a4:	6878      	ldr	r0, [r7, #4]
 80211a6:	4798      	blx	r3
    return;
 80211a8:	e0c6      	b.n	8021338 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 80211aa:	69bb      	ldr	r3, [r7, #24]
 80211ac:	095b      	lsrs	r3, r3, #5
 80211ae:	f003 0301 	and.w	r3, r3, #1
 80211b2:	2b00      	cmp	r3, #0
 80211b4:	d10c      	bne.n	80211d0 <HAL_SPI_IRQHandler+0x8c>
 80211b6:	69bb      	ldr	r3, [r7, #24]
 80211b8:	099b      	lsrs	r3, r3, #6
 80211ba:	f003 0301 	and.w	r3, r3, #1
 80211be:	2b00      	cmp	r3, #0
 80211c0:	d106      	bne.n	80211d0 <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 80211c2:	69bb      	ldr	r3, [r7, #24]
 80211c4:	0a1b      	lsrs	r3, r3, #8
 80211c6:	f003 0301 	and.w	r3, r3, #1
 80211ca:	2b00      	cmp	r3, #0
 80211cc:	f000 80b4 	beq.w	8021338 <HAL_SPI_IRQHandler+0x1f4>
 80211d0:	69fb      	ldr	r3, [r7, #28]
 80211d2:	095b      	lsrs	r3, r3, #5
 80211d4:	f003 0301 	and.w	r3, r3, #1
 80211d8:	2b00      	cmp	r3, #0
 80211da:	f000 80ad 	beq.w	8021338 <HAL_SPI_IRQHandler+0x1f4>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 80211de:	69bb      	ldr	r3, [r7, #24]
 80211e0:	099b      	lsrs	r3, r3, #6
 80211e2:	f003 0301 	and.w	r3, r3, #1
 80211e6:	2b00      	cmp	r3, #0
 80211e8:	d023      	beq.n	8021232 <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 80211ea:	687b      	ldr	r3, [r7, #4]
 80211ec:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80211f0:	b2db      	uxtb	r3, r3
 80211f2:	2b03      	cmp	r3, #3
 80211f4:	d011      	beq.n	802121a <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 80211f6:	687b      	ldr	r3, [r7, #4]
 80211f8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80211fa:	f043 0204 	orr.w	r2, r3, #4
 80211fe:	687b      	ldr	r3, [r7, #4]
 8021200:	655a      	str	r2, [r3, #84]	; 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8021202:	2300      	movs	r3, #0
 8021204:	617b      	str	r3, [r7, #20]
 8021206:	687b      	ldr	r3, [r7, #4]
 8021208:	681b      	ldr	r3, [r3, #0]
 802120a:	68db      	ldr	r3, [r3, #12]
 802120c:	617b      	str	r3, [r7, #20]
 802120e:	687b      	ldr	r3, [r7, #4]
 8021210:	681b      	ldr	r3, [r3, #0]
 8021212:	689b      	ldr	r3, [r3, #8]
 8021214:	617b      	str	r3, [r7, #20]
 8021216:	697b      	ldr	r3, [r7, #20]
 8021218:	e00b      	b.n	8021232 <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 802121a:	2300      	movs	r3, #0
 802121c:	613b      	str	r3, [r7, #16]
 802121e:	687b      	ldr	r3, [r7, #4]
 8021220:	681b      	ldr	r3, [r3, #0]
 8021222:	68db      	ldr	r3, [r3, #12]
 8021224:	613b      	str	r3, [r7, #16]
 8021226:	687b      	ldr	r3, [r7, #4]
 8021228:	681b      	ldr	r3, [r3, #0]
 802122a:	689b      	ldr	r3, [r3, #8]
 802122c:	613b      	str	r3, [r7, #16]
 802122e:	693b      	ldr	r3, [r7, #16]
        return;
 8021230:	e082      	b.n	8021338 <HAL_SPI_IRQHandler+0x1f4>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8021232:	69bb      	ldr	r3, [r7, #24]
 8021234:	095b      	lsrs	r3, r3, #5
 8021236:	f003 0301 	and.w	r3, r3, #1
 802123a:	2b00      	cmp	r3, #0
 802123c:	d014      	beq.n	8021268 <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 802123e:	687b      	ldr	r3, [r7, #4]
 8021240:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8021242:	f043 0201 	orr.w	r2, r3, #1
 8021246:	687b      	ldr	r3, [r7, #4]
 8021248:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 802124a:	2300      	movs	r3, #0
 802124c:	60fb      	str	r3, [r7, #12]
 802124e:	687b      	ldr	r3, [r7, #4]
 8021250:	681b      	ldr	r3, [r3, #0]
 8021252:	689b      	ldr	r3, [r3, #8]
 8021254:	60fb      	str	r3, [r7, #12]
 8021256:	687b      	ldr	r3, [r7, #4]
 8021258:	681b      	ldr	r3, [r3, #0]
 802125a:	681a      	ldr	r2, [r3, #0]
 802125c:	687b      	ldr	r3, [r7, #4]
 802125e:	681b      	ldr	r3, [r3, #0]
 8021260:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8021264:	601a      	str	r2, [r3, #0]
 8021266:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8021268:	69bb      	ldr	r3, [r7, #24]
 802126a:	0a1b      	lsrs	r3, r3, #8
 802126c:	f003 0301 	and.w	r3, r3, #1
 8021270:	2b00      	cmp	r3, #0
 8021272:	d00c      	beq.n	802128e <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8021274:	687b      	ldr	r3, [r7, #4]
 8021276:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8021278:	f043 0208 	orr.w	r2, r3, #8
 802127c:	687b      	ldr	r3, [r7, #4]
 802127e:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8021280:	2300      	movs	r3, #0
 8021282:	60bb      	str	r3, [r7, #8]
 8021284:	687b      	ldr	r3, [r7, #4]
 8021286:	681b      	ldr	r3, [r3, #0]
 8021288:	689b      	ldr	r3, [r3, #8]
 802128a:	60bb      	str	r3, [r7, #8]
 802128c:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 802128e:	687b      	ldr	r3, [r7, #4]
 8021290:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8021292:	2b00      	cmp	r3, #0
 8021294:	d04f      	beq.n	8021336 <HAL_SPI_IRQHandler+0x1f2>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8021296:	687b      	ldr	r3, [r7, #4]
 8021298:	681b      	ldr	r3, [r3, #0]
 802129a:	685a      	ldr	r2, [r3, #4]
 802129c:	687b      	ldr	r3, [r7, #4]
 802129e:	681b      	ldr	r3, [r3, #0]
 80212a0:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80212a4:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 80212a6:	687b      	ldr	r3, [r7, #4]
 80212a8:	2201      	movs	r2, #1
 80212aa:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 80212ae:	69fb      	ldr	r3, [r7, #28]
 80212b0:	f003 0302 	and.w	r3, r3, #2
 80212b4:	2b00      	cmp	r3, #0
 80212b6:	d104      	bne.n	80212c2 <HAL_SPI_IRQHandler+0x17e>
 80212b8:	69fb      	ldr	r3, [r7, #28]
 80212ba:	f003 0301 	and.w	r3, r3, #1
 80212be:	2b00      	cmp	r3, #0
 80212c0:	d034      	beq.n	802132c <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 80212c2:	687b      	ldr	r3, [r7, #4]
 80212c4:	681b      	ldr	r3, [r3, #0]
 80212c6:	685a      	ldr	r2, [r3, #4]
 80212c8:	687b      	ldr	r3, [r7, #4]
 80212ca:	681b      	ldr	r3, [r3, #0]
 80212cc:	f022 0203 	bic.w	r2, r2, #3
 80212d0:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 80212d2:	687b      	ldr	r3, [r7, #4]
 80212d4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80212d6:	2b00      	cmp	r3, #0
 80212d8:	d011      	beq.n	80212fe <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 80212da:	687b      	ldr	r3, [r7, #4]
 80212dc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80212de:	4a18      	ldr	r2, [pc, #96]	; (8021340 <HAL_SPI_IRQHandler+0x1fc>)
 80212e0:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 80212e2:	687b      	ldr	r3, [r7, #4]
 80212e4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80212e6:	4618      	mov	r0, r3
 80212e8:	f7fc fabe 	bl	801d868 <HAL_DMA_Abort_IT>
 80212ec:	4603      	mov	r3, r0
 80212ee:	2b00      	cmp	r3, #0
 80212f0:	d005      	beq.n	80212fe <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80212f2:	687b      	ldr	r3, [r7, #4]
 80212f4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80212f6:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80212fa:	687b      	ldr	r3, [r7, #4]
 80212fc:	655a      	str	r2, [r3, #84]	; 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 80212fe:	687b      	ldr	r3, [r7, #4]
 8021300:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8021302:	2b00      	cmp	r3, #0
 8021304:	d016      	beq.n	8021334 <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8021306:	687b      	ldr	r3, [r7, #4]
 8021308:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 802130a:	4a0d      	ldr	r2, [pc, #52]	; (8021340 <HAL_SPI_IRQHandler+0x1fc>)
 802130c:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 802130e:	687b      	ldr	r3, [r7, #4]
 8021310:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8021312:	4618      	mov	r0, r3
 8021314:	f7fc faa8 	bl	801d868 <HAL_DMA_Abort_IT>
 8021318:	4603      	mov	r3, r0
 802131a:	2b00      	cmp	r3, #0
 802131c:	d00a      	beq.n	8021334 <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 802131e:	687b      	ldr	r3, [r7, #4]
 8021320:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8021322:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8021326:	687b      	ldr	r3, [r7, #4]
 8021328:	655a      	str	r2, [r3, #84]	; 0x54
        if (hspi->hdmatx != NULL)
 802132a:	e003      	b.n	8021334 <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 802132c:	6878      	ldr	r0, [r7, #4]
 802132e:	f7f5 f9f3 	bl	8016718 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8021332:	e000      	b.n	8021336 <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 8021334:	bf00      	nop
    return;
 8021336:	bf00      	nop
  }
}
 8021338:	3720      	adds	r7, #32
 802133a:	46bd      	mov	sp, r7
 802133c:	bd80      	pop	{r7, pc}
 802133e:	bf00      	nop
 8021340:	0802145d 	.word	0x0802145d

08021344 <HAL_SPI_TxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8021344:	b480      	push	{r7}
 8021346:	b083      	sub	sp, #12
 8021348:	af00      	add	r7, sp, #0
 802134a:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxHalfCpltCallback should be implemented in the user file
   */
}
 802134c:	bf00      	nop
 802134e:	370c      	adds	r7, #12
 8021350:	46bd      	mov	sp, r7
 8021352:	f85d 7b04 	ldr.w	r7, [sp], #4
 8021356:	4770      	bx	lr

08021358 <SPI_DMATransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8021358:	b580      	push	{r7, lr}
 802135a:	b086      	sub	sp, #24
 802135c:	af00      	add	r7, sp, #0
 802135e:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8021360:	687b      	ldr	r3, [r7, #4]
 8021362:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8021364:	617b      	str	r3, [r7, #20]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8021366:	f7fb fa6d 	bl	801c844 <HAL_GetTick>
 802136a:	6138      	str	r0, [r7, #16]

  /* DMA Normal Mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 802136c:	687b      	ldr	r3, [r7, #4]
 802136e:	681b      	ldr	r3, [r3, #0]
 8021370:	681b      	ldr	r3, [r3, #0]
 8021372:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8021376:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 802137a:	d03b      	beq.n	80213f4 <SPI_DMATransmitCplt+0x9c>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 802137c:	697b      	ldr	r3, [r7, #20]
 802137e:	681b      	ldr	r3, [r3, #0]
 8021380:	685a      	ldr	r2, [r3, #4]
 8021382:	697b      	ldr	r3, [r7, #20]
 8021384:	681b      	ldr	r3, [r3, #0]
 8021386:	f022 0220 	bic.w	r2, r2, #32
 802138a:	605a      	str	r2, [r3, #4]

    /* Disable Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 802138c:	697b      	ldr	r3, [r7, #20]
 802138e:	681b      	ldr	r3, [r3, #0]
 8021390:	685a      	ldr	r2, [r3, #4]
 8021392:	697b      	ldr	r3, [r7, #20]
 8021394:	681b      	ldr	r3, [r3, #0]
 8021396:	f022 0202 	bic.w	r2, r2, #2
 802139a:	605a      	str	r2, [r3, #4]

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 802139c:	693a      	ldr	r2, [r7, #16]
 802139e:	2164      	movs	r1, #100	; 0x64
 80213a0:	6978      	ldr	r0, [r7, #20]
 80213a2:	f000 f8d9 	bl	8021558 <SPI_EndRxTxTransaction>
 80213a6:	4603      	mov	r3, r0
 80213a8:	2b00      	cmp	r3, #0
 80213aa:	d005      	beq.n	80213b8 <SPI_DMATransmitCplt+0x60>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80213ac:	697b      	ldr	r3, [r7, #20]
 80213ae:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80213b0:	f043 0220 	orr.w	r2, r3, #32
 80213b4:	697b      	ldr	r3, [r7, #20]
 80213b6:	655a      	str	r2, [r3, #84]	; 0x54
    }

    /* Clear overrun flag in 2 Lines communication mode because received data is not read */
    if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80213b8:	697b      	ldr	r3, [r7, #20]
 80213ba:	689b      	ldr	r3, [r3, #8]
 80213bc:	2b00      	cmp	r3, #0
 80213be:	d10a      	bne.n	80213d6 <SPI_DMATransmitCplt+0x7e>
    {
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80213c0:	2300      	movs	r3, #0
 80213c2:	60fb      	str	r3, [r7, #12]
 80213c4:	697b      	ldr	r3, [r7, #20]
 80213c6:	681b      	ldr	r3, [r3, #0]
 80213c8:	68db      	ldr	r3, [r3, #12]
 80213ca:	60fb      	str	r3, [r7, #12]
 80213cc:	697b      	ldr	r3, [r7, #20]
 80213ce:	681b      	ldr	r3, [r3, #0]
 80213d0:	689b      	ldr	r3, [r3, #8]
 80213d2:	60fb      	str	r3, [r7, #12]
 80213d4:	68fb      	ldr	r3, [r7, #12]
    }

    hspi->TxXferCount = 0U;
 80213d6:	697b      	ldr	r3, [r7, #20]
 80213d8:	2200      	movs	r2, #0
 80213da:	86da      	strh	r2, [r3, #54]	; 0x36
    hspi->State = HAL_SPI_STATE_READY;
 80213dc:	697b      	ldr	r3, [r7, #20]
 80213de:	2201      	movs	r2, #1
 80213e0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80213e4:	697b      	ldr	r3, [r7, #20]
 80213e6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80213e8:	2b00      	cmp	r3, #0
 80213ea:	d003      	beq.n	80213f4 <SPI_DMATransmitCplt+0x9c>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 80213ec:	6978      	ldr	r0, [r7, #20]
 80213ee:	f7f5 f993 	bl	8016718 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 80213f2:	e002      	b.n	80213fa <SPI_DMATransmitCplt+0xa2>
  }
  /* Call user Tx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxCpltCallback(hspi);
#else
  HAL_SPI_TxCpltCallback(hspi);
 80213f4:	6978      	ldr	r0, [r7, #20]
 80213f6:	f7f5 f9a5 	bl	8016744 <HAL_SPI_TxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80213fa:	3718      	adds	r7, #24
 80213fc:	46bd      	mov	sp, r7
 80213fe:	bd80      	pop	{r7, pc}

08021400 <SPI_DMAHalfTransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitCplt(DMA_HandleTypeDef *hdma)
{
 8021400:	b580      	push	{r7, lr}
 8021402:	b084      	sub	sp, #16
 8021404:	af00      	add	r7, sp, #0
 8021406:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8021408:	687b      	ldr	r3, [r7, #4]
 802140a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 802140c:	60fb      	str	r3, [r7, #12]

  /* Call user Tx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxHalfCpltCallback(hspi);
 802140e:	68f8      	ldr	r0, [r7, #12]
 8021410:	f7ff ff98 	bl	8021344 <HAL_SPI_TxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8021414:	bf00      	nop
 8021416:	3710      	adds	r7, #16
 8021418:	46bd      	mov	sp, r7
 802141a:	bd80      	pop	{r7, pc}

0802141c <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 802141c:	b580      	push	{r7, lr}
 802141e:	b084      	sub	sp, #16
 8021420:	af00      	add	r7, sp, #0
 8021422:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8021424:	687b      	ldr	r3, [r7, #4]
 8021426:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8021428:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 802142a:	68fb      	ldr	r3, [r7, #12]
 802142c:	681b      	ldr	r3, [r3, #0]
 802142e:	685a      	ldr	r2, [r3, #4]
 8021430:	68fb      	ldr	r3, [r7, #12]
 8021432:	681b      	ldr	r3, [r3, #0]
 8021434:	f022 0203 	bic.w	r2, r2, #3
 8021438:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 802143a:	68fb      	ldr	r3, [r7, #12]
 802143c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 802143e:	f043 0210 	orr.w	r2, r3, #16
 8021442:	68fb      	ldr	r3, [r7, #12]
 8021444:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State = HAL_SPI_STATE_READY;
 8021446:	68fb      	ldr	r3, [r7, #12]
 8021448:	2201      	movs	r2, #1
 802144a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 802144e:	68f8      	ldr	r0, [r7, #12]
 8021450:	f7f5 f962 	bl	8016718 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8021454:	bf00      	nop
 8021456:	3710      	adds	r7, #16
 8021458:	46bd      	mov	sp, r7
 802145a:	bd80      	pop	{r7, pc}

0802145c <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 802145c:	b580      	push	{r7, lr}
 802145e:	b084      	sub	sp, #16
 8021460:	af00      	add	r7, sp, #0
 8021462:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8021464:	687b      	ldr	r3, [r7, #4]
 8021466:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8021468:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 802146a:	68fb      	ldr	r3, [r7, #12]
 802146c:	2200      	movs	r2, #0
 802146e:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferCount = 0U;
 8021470:	68fb      	ldr	r3, [r7, #12]
 8021472:	2200      	movs	r2, #0
 8021474:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8021476:	68f8      	ldr	r0, [r7, #12]
 8021478:	f7f5 f94e 	bl	8016718 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 802147c:	bf00      	nop
 802147e:	3710      	adds	r7, #16
 8021480:	46bd      	mov	sp, r7
 8021482:	bd80      	pop	{r7, pc}

08021484 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8021484:	b580      	push	{r7, lr}
 8021486:	b084      	sub	sp, #16
 8021488:	af00      	add	r7, sp, #0
 802148a:	60f8      	str	r0, [r7, #12]
 802148c:	60b9      	str	r1, [r7, #8]
 802148e:	603b      	str	r3, [r7, #0]
 8021490:	4613      	mov	r3, r2
 8021492:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8021494:	e04c      	b.n	8021530 <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 8021496:	683b      	ldr	r3, [r7, #0]
 8021498:	f1b3 3fff 	cmp.w	r3, #4294967295
 802149c:	d048      	beq.n	8021530 <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 802149e:	f7fb f9d1 	bl	801c844 <HAL_GetTick>
 80214a2:	4602      	mov	r2, r0
 80214a4:	69bb      	ldr	r3, [r7, #24]
 80214a6:	1ad3      	subs	r3, r2, r3
 80214a8:	683a      	ldr	r2, [r7, #0]
 80214aa:	429a      	cmp	r2, r3
 80214ac:	d902      	bls.n	80214b4 <SPI_WaitFlagStateUntilTimeout+0x30>
 80214ae:	683b      	ldr	r3, [r7, #0]
 80214b0:	2b00      	cmp	r3, #0
 80214b2:	d13d      	bne.n	8021530 <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80214b4:	68fb      	ldr	r3, [r7, #12]
 80214b6:	681b      	ldr	r3, [r3, #0]
 80214b8:	685a      	ldr	r2, [r3, #4]
 80214ba:	68fb      	ldr	r3, [r7, #12]
 80214bc:	681b      	ldr	r3, [r3, #0]
 80214be:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80214c2:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80214c4:	68fb      	ldr	r3, [r7, #12]
 80214c6:	685b      	ldr	r3, [r3, #4]
 80214c8:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80214cc:	d111      	bne.n	80214f2 <SPI_WaitFlagStateUntilTimeout+0x6e>
 80214ce:	68fb      	ldr	r3, [r7, #12]
 80214d0:	689b      	ldr	r3, [r3, #8]
 80214d2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80214d6:	d004      	beq.n	80214e2 <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80214d8:	68fb      	ldr	r3, [r7, #12]
 80214da:	689b      	ldr	r3, [r3, #8]
 80214dc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80214e0:	d107      	bne.n	80214f2 <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80214e2:	68fb      	ldr	r3, [r7, #12]
 80214e4:	681b      	ldr	r3, [r3, #0]
 80214e6:	681a      	ldr	r2, [r3, #0]
 80214e8:	68fb      	ldr	r3, [r7, #12]
 80214ea:	681b      	ldr	r3, [r3, #0]
 80214ec:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80214f0:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80214f2:	68fb      	ldr	r3, [r7, #12]
 80214f4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80214f6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80214fa:	d10f      	bne.n	802151c <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 80214fc:	68fb      	ldr	r3, [r7, #12]
 80214fe:	681b      	ldr	r3, [r3, #0]
 8021500:	681a      	ldr	r2, [r3, #0]
 8021502:	68fb      	ldr	r3, [r7, #12]
 8021504:	681b      	ldr	r3, [r3, #0]
 8021506:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 802150a:	601a      	str	r2, [r3, #0]
 802150c:	68fb      	ldr	r3, [r7, #12]
 802150e:	681b      	ldr	r3, [r3, #0]
 8021510:	681a      	ldr	r2, [r3, #0]
 8021512:	68fb      	ldr	r3, [r7, #12]
 8021514:	681b      	ldr	r3, [r3, #0]
 8021516:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 802151a:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 802151c:	68fb      	ldr	r3, [r7, #12]
 802151e:	2201      	movs	r2, #1
 8021520:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8021524:	68fb      	ldr	r3, [r7, #12]
 8021526:	2200      	movs	r2, #0
 8021528:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 802152c:	2303      	movs	r3, #3
 802152e:	e00f      	b.n	8021550 <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8021530:	68fb      	ldr	r3, [r7, #12]
 8021532:	681b      	ldr	r3, [r3, #0]
 8021534:	689a      	ldr	r2, [r3, #8]
 8021536:	68bb      	ldr	r3, [r7, #8]
 8021538:	4013      	ands	r3, r2
 802153a:	68ba      	ldr	r2, [r7, #8]
 802153c:	429a      	cmp	r2, r3
 802153e:	bf0c      	ite	eq
 8021540:	2301      	moveq	r3, #1
 8021542:	2300      	movne	r3, #0
 8021544:	b2db      	uxtb	r3, r3
 8021546:	461a      	mov	r2, r3
 8021548:	79fb      	ldrb	r3, [r7, #7]
 802154a:	429a      	cmp	r2, r3
 802154c:	d1a3      	bne.n	8021496 <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 802154e:	2300      	movs	r3, #0
}
 8021550:	4618      	mov	r0, r3
 8021552:	3710      	adds	r7, #16
 8021554:	46bd      	mov	sp, r7
 8021556:	bd80      	pop	{r7, pc}

08021558 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8021558:	b580      	push	{r7, lr}
 802155a:	b088      	sub	sp, #32
 802155c:	af02      	add	r7, sp, #8
 802155e:	60f8      	str	r0, [r7, #12]
 8021560:	60b9      	str	r1, [r7, #8]
 8021562:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8021564:	4b1b      	ldr	r3, [pc, #108]	; (80215d4 <SPI_EndRxTxTransaction+0x7c>)
 8021566:	681b      	ldr	r3, [r3, #0]
 8021568:	4a1b      	ldr	r2, [pc, #108]	; (80215d8 <SPI_EndRxTxTransaction+0x80>)
 802156a:	fba2 2303 	umull	r2, r3, r2, r3
 802156e:	0d5b      	lsrs	r3, r3, #21
 8021570:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8021574:	fb02 f303 	mul.w	r3, r2, r3
 8021578:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 802157a:	68fb      	ldr	r3, [r7, #12]
 802157c:	685b      	ldr	r3, [r3, #4]
 802157e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8021582:	d112      	bne.n	80215aa <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8021584:	687b      	ldr	r3, [r7, #4]
 8021586:	9300      	str	r3, [sp, #0]
 8021588:	68bb      	ldr	r3, [r7, #8]
 802158a:	2200      	movs	r2, #0
 802158c:	2180      	movs	r1, #128	; 0x80
 802158e:	68f8      	ldr	r0, [r7, #12]
 8021590:	f7ff ff78 	bl	8021484 <SPI_WaitFlagStateUntilTimeout>
 8021594:	4603      	mov	r3, r0
 8021596:	2b00      	cmp	r3, #0
 8021598:	d016      	beq.n	80215c8 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 802159a:	68fb      	ldr	r3, [r7, #12]
 802159c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 802159e:	f043 0220 	orr.w	r2, r3, #32
 80215a2:	68fb      	ldr	r3, [r7, #12]
 80215a4:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 80215a6:	2303      	movs	r3, #3
 80215a8:	e00f      	b.n	80215ca <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 80215aa:	697b      	ldr	r3, [r7, #20]
 80215ac:	2b00      	cmp	r3, #0
 80215ae:	d00a      	beq.n	80215c6 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 80215b0:	697b      	ldr	r3, [r7, #20]
 80215b2:	3b01      	subs	r3, #1
 80215b4:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 80215b6:	68fb      	ldr	r3, [r7, #12]
 80215b8:	681b      	ldr	r3, [r3, #0]
 80215ba:	689b      	ldr	r3, [r3, #8]
 80215bc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80215c0:	2b80      	cmp	r3, #128	; 0x80
 80215c2:	d0f2      	beq.n	80215aa <SPI_EndRxTxTransaction+0x52>
 80215c4:	e000      	b.n	80215c8 <SPI_EndRxTxTransaction+0x70>
        break;
 80215c6:	bf00      	nop
  }

  return HAL_OK;
 80215c8:	2300      	movs	r3, #0
}
 80215ca:	4618      	mov	r0, r3
 80215cc:	3718      	adds	r7, #24
 80215ce:	46bd      	mov	sp, r7
 80215d0:	bd80      	pop	{r7, pc}
 80215d2:	bf00      	nop
 80215d4:	20000000 	.word	0x20000000
 80215d8:	165e9f81 	.word	0x165e9f81

080215dc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80215dc:	b580      	push	{r7, lr}
 80215de:	b082      	sub	sp, #8
 80215e0:	af00      	add	r7, sp, #0
 80215e2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80215e4:	687b      	ldr	r3, [r7, #4]
 80215e6:	2b00      	cmp	r3, #0
 80215e8:	d101      	bne.n	80215ee <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80215ea:	2301      	movs	r3, #1
 80215ec:	e01d      	b.n	802162a <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80215ee:	687b      	ldr	r3, [r7, #4]
 80215f0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80215f4:	b2db      	uxtb	r3, r3
 80215f6:	2b00      	cmp	r3, #0
 80215f8:	d106      	bne.n	8021608 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80215fa:	687b      	ldr	r3, [r7, #4]
 80215fc:	2200      	movs	r2, #0
 80215fe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8021602:	6878      	ldr	r0, [r7, #4]
 8021604:	f7f4 fdf4 	bl	80161f0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8021608:	687b      	ldr	r3, [r7, #4]
 802160a:	2202      	movs	r2, #2
 802160c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8021610:	687b      	ldr	r3, [r7, #4]
 8021612:	681a      	ldr	r2, [r3, #0]
 8021614:	687b      	ldr	r3, [r7, #4]
 8021616:	3304      	adds	r3, #4
 8021618:	4619      	mov	r1, r3
 802161a:	4610      	mov	r0, r2
 802161c:	f000 fb36 	bl	8021c8c <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8021620:	687b      	ldr	r3, [r7, #4]
 8021622:	2201      	movs	r2, #1
 8021624:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8021628:	2300      	movs	r3, #0
}
 802162a:	4618      	mov	r0, r3
 802162c:	3708      	adds	r7, #8
 802162e:	46bd      	mov	sp, r7
 8021630:	bd80      	pop	{r7, pc}

08021632 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8021632:	b580      	push	{r7, lr}
 8021634:	b082      	sub	sp, #8
 8021636:	af00      	add	r7, sp, #0
 8021638:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 802163a:	687b      	ldr	r3, [r7, #4]
 802163c:	2b00      	cmp	r3, #0
 802163e:	d101      	bne.n	8021644 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8021640:	2301      	movs	r3, #1
 8021642:	e01d      	b.n	8021680 <HAL_TIM_IC_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8021644:	687b      	ldr	r3, [r7, #4]
 8021646:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 802164a:	b2db      	uxtb	r3, r3
 802164c:	2b00      	cmp	r3, #0
 802164e:	d106      	bne.n	802165e <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8021650:	687b      	ldr	r3, [r7, #4]
 8021652:	2200      	movs	r2, #0
 8021654:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8021658:	6878      	ldr	r0, [r7, #4]
 802165a:	f000 f815 	bl	8021688 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 802165e:	687b      	ldr	r3, [r7, #4]
 8021660:	2202      	movs	r2, #2
 8021662:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8021666:	687b      	ldr	r3, [r7, #4]
 8021668:	681a      	ldr	r2, [r3, #0]
 802166a:	687b      	ldr	r3, [r7, #4]
 802166c:	3304      	adds	r3, #4
 802166e:	4619      	mov	r1, r3
 8021670:	4610      	mov	r0, r2
 8021672:	f000 fb0b 	bl	8021c8c <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8021676:	687b      	ldr	r3, [r7, #4]
 8021678:	2201      	movs	r2, #1
 802167a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 802167e:	2300      	movs	r3, #0
}
 8021680:	4618      	mov	r0, r3
 8021682:	3708      	adds	r7, #8
 8021684:	46bd      	mov	sp, r7
 8021686:	bd80      	pop	{r7, pc}

08021688 <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 8021688:	b480      	push	{r7}
 802168a:	b083      	sub	sp, #12
 802168c:	af00      	add	r7, sp, #0
 802168e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 8021690:	bf00      	nop
 8021692:	370c      	adds	r7, #12
 8021694:	46bd      	mov	sp, r7
 8021696:	f85d 7b04 	ldr.w	r7, [sp], #4
 802169a:	4770      	bx	lr

0802169c <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 802169c:	b580      	push	{r7, lr}
 802169e:	b084      	sub	sp, #16
 80216a0:	af00      	add	r7, sp, #0
 80216a2:	6078      	str	r0, [r7, #4]
 80216a4:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 80216a6:	683b      	ldr	r3, [r7, #0]
 80216a8:	2b0c      	cmp	r3, #12
 80216aa:	d841      	bhi.n	8021730 <HAL_TIM_IC_Start_IT+0x94>
 80216ac:	a201      	add	r2, pc, #4	; (adr r2, 80216b4 <HAL_TIM_IC_Start_IT+0x18>)
 80216ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80216b2:	bf00      	nop
 80216b4:	080216e9 	.word	0x080216e9
 80216b8:	08021731 	.word	0x08021731
 80216bc:	08021731 	.word	0x08021731
 80216c0:	08021731 	.word	0x08021731
 80216c4:	080216fb 	.word	0x080216fb
 80216c8:	08021731 	.word	0x08021731
 80216cc:	08021731 	.word	0x08021731
 80216d0:	08021731 	.word	0x08021731
 80216d4:	0802170d 	.word	0x0802170d
 80216d8:	08021731 	.word	0x08021731
 80216dc:	08021731 	.word	0x08021731
 80216e0:	08021731 	.word	0x08021731
 80216e4:	0802171f 	.word	0x0802171f
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 80216e8:	687b      	ldr	r3, [r7, #4]
 80216ea:	681b      	ldr	r3, [r3, #0]
 80216ec:	68da      	ldr	r2, [r3, #12]
 80216ee:	687b      	ldr	r3, [r7, #4]
 80216f0:	681b      	ldr	r3, [r3, #0]
 80216f2:	f042 0202 	orr.w	r2, r2, #2
 80216f6:	60da      	str	r2, [r3, #12]
      break;
 80216f8:	e01b      	b.n	8021732 <HAL_TIM_IC_Start_IT+0x96>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 80216fa:	687b      	ldr	r3, [r7, #4]
 80216fc:	681b      	ldr	r3, [r3, #0]
 80216fe:	68da      	ldr	r2, [r3, #12]
 8021700:	687b      	ldr	r3, [r7, #4]
 8021702:	681b      	ldr	r3, [r3, #0]
 8021704:	f042 0204 	orr.w	r2, r2, #4
 8021708:	60da      	str	r2, [r3, #12]
      break;
 802170a:	e012      	b.n	8021732 <HAL_TIM_IC_Start_IT+0x96>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 802170c:	687b      	ldr	r3, [r7, #4]
 802170e:	681b      	ldr	r3, [r3, #0]
 8021710:	68da      	ldr	r2, [r3, #12]
 8021712:	687b      	ldr	r3, [r7, #4]
 8021714:	681b      	ldr	r3, [r3, #0]
 8021716:	f042 0208 	orr.w	r2, r2, #8
 802171a:	60da      	str	r2, [r3, #12]
      break;
 802171c:	e009      	b.n	8021732 <HAL_TIM_IC_Start_IT+0x96>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 802171e:	687b      	ldr	r3, [r7, #4]
 8021720:	681b      	ldr	r3, [r3, #0]
 8021722:	68da      	ldr	r2, [r3, #12]
 8021724:	687b      	ldr	r3, [r7, #4]
 8021726:	681b      	ldr	r3, [r3, #0]
 8021728:	f042 0210 	orr.w	r2, r2, #16
 802172c:	60da      	str	r2, [r3, #12]
      break;
 802172e:	e000      	b.n	8021732 <HAL_TIM_IC_Start_IT+0x96>
    }

    default:
      break;
 8021730:	bf00      	nop
  }
  /* Enable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8021732:	687b      	ldr	r3, [r7, #4]
 8021734:	681b      	ldr	r3, [r3, #0]
 8021736:	2201      	movs	r2, #1
 8021738:	6839      	ldr	r1, [r7, #0]
 802173a:	4618      	mov	r0, r3
 802173c:	f000 fcde 	bl	80220fc <TIM_CCxChannelCmd>

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8021740:	687b      	ldr	r3, [r7, #4]
 8021742:	681b      	ldr	r3, [r3, #0]
 8021744:	689b      	ldr	r3, [r3, #8]
 8021746:	f003 0307 	and.w	r3, r3, #7
 802174a:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 802174c:	68fb      	ldr	r3, [r7, #12]
 802174e:	2b06      	cmp	r3, #6
 8021750:	d007      	beq.n	8021762 <HAL_TIM_IC_Start_IT+0xc6>
  {
    __HAL_TIM_ENABLE(htim);
 8021752:	687b      	ldr	r3, [r7, #4]
 8021754:	681b      	ldr	r3, [r3, #0]
 8021756:	681a      	ldr	r2, [r3, #0]
 8021758:	687b      	ldr	r3, [r7, #4]
 802175a:	681b      	ldr	r3, [r3, #0]
 802175c:	f042 0201 	orr.w	r2, r2, #1
 8021760:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8021762:	2300      	movs	r3, #0
}
 8021764:	4618      	mov	r0, r3
 8021766:	3710      	adds	r7, #16
 8021768:	46bd      	mov	sp, r7
 802176a:	bd80      	pop	{r7, pc}

0802176c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 802176c:	b580      	push	{r7, lr}
 802176e:	b082      	sub	sp, #8
 8021770:	af00      	add	r7, sp, #0
 8021772:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8021774:	687b      	ldr	r3, [r7, #4]
 8021776:	681b      	ldr	r3, [r3, #0]
 8021778:	691b      	ldr	r3, [r3, #16]
 802177a:	f003 0302 	and.w	r3, r3, #2
 802177e:	2b02      	cmp	r3, #2
 8021780:	d122      	bne.n	80217c8 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8021782:	687b      	ldr	r3, [r7, #4]
 8021784:	681b      	ldr	r3, [r3, #0]
 8021786:	68db      	ldr	r3, [r3, #12]
 8021788:	f003 0302 	and.w	r3, r3, #2
 802178c:	2b02      	cmp	r3, #2
 802178e:	d11b      	bne.n	80217c8 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8021790:	687b      	ldr	r3, [r7, #4]
 8021792:	681b      	ldr	r3, [r3, #0]
 8021794:	f06f 0202 	mvn.w	r2, #2
 8021798:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 802179a:	687b      	ldr	r3, [r7, #4]
 802179c:	2201      	movs	r2, #1
 802179e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80217a0:	687b      	ldr	r3, [r7, #4]
 80217a2:	681b      	ldr	r3, [r3, #0]
 80217a4:	699b      	ldr	r3, [r3, #24]
 80217a6:	f003 0303 	and.w	r3, r3, #3
 80217aa:	2b00      	cmp	r3, #0
 80217ac:	d003      	beq.n	80217b6 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80217ae:	6878      	ldr	r0, [r7, #4]
 80217b0:	f7f4 fd6e 	bl	8016290 <HAL_TIM_IC_CaptureCallback>
 80217b4:	e005      	b.n	80217c2 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80217b6:	6878      	ldr	r0, [r7, #4]
 80217b8:	f000 fa4a 	bl	8021c50 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80217bc:	6878      	ldr	r0, [r7, #4]
 80217be:	f000 fa51 	bl	8021c64 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80217c2:	687b      	ldr	r3, [r7, #4]
 80217c4:	2200      	movs	r2, #0
 80217c6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80217c8:	687b      	ldr	r3, [r7, #4]
 80217ca:	681b      	ldr	r3, [r3, #0]
 80217cc:	691b      	ldr	r3, [r3, #16]
 80217ce:	f003 0304 	and.w	r3, r3, #4
 80217d2:	2b04      	cmp	r3, #4
 80217d4:	d122      	bne.n	802181c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80217d6:	687b      	ldr	r3, [r7, #4]
 80217d8:	681b      	ldr	r3, [r3, #0]
 80217da:	68db      	ldr	r3, [r3, #12]
 80217dc:	f003 0304 	and.w	r3, r3, #4
 80217e0:	2b04      	cmp	r3, #4
 80217e2:	d11b      	bne.n	802181c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80217e4:	687b      	ldr	r3, [r7, #4]
 80217e6:	681b      	ldr	r3, [r3, #0]
 80217e8:	f06f 0204 	mvn.w	r2, #4
 80217ec:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80217ee:	687b      	ldr	r3, [r7, #4]
 80217f0:	2202      	movs	r2, #2
 80217f2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80217f4:	687b      	ldr	r3, [r7, #4]
 80217f6:	681b      	ldr	r3, [r3, #0]
 80217f8:	699b      	ldr	r3, [r3, #24]
 80217fa:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80217fe:	2b00      	cmp	r3, #0
 8021800:	d003      	beq.n	802180a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8021802:	6878      	ldr	r0, [r7, #4]
 8021804:	f7f4 fd44 	bl	8016290 <HAL_TIM_IC_CaptureCallback>
 8021808:	e005      	b.n	8021816 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 802180a:	6878      	ldr	r0, [r7, #4]
 802180c:	f000 fa20 	bl	8021c50 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8021810:	6878      	ldr	r0, [r7, #4]
 8021812:	f000 fa27 	bl	8021c64 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8021816:	687b      	ldr	r3, [r7, #4]
 8021818:	2200      	movs	r2, #0
 802181a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 802181c:	687b      	ldr	r3, [r7, #4]
 802181e:	681b      	ldr	r3, [r3, #0]
 8021820:	691b      	ldr	r3, [r3, #16]
 8021822:	f003 0308 	and.w	r3, r3, #8
 8021826:	2b08      	cmp	r3, #8
 8021828:	d122      	bne.n	8021870 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 802182a:	687b      	ldr	r3, [r7, #4]
 802182c:	681b      	ldr	r3, [r3, #0]
 802182e:	68db      	ldr	r3, [r3, #12]
 8021830:	f003 0308 	and.w	r3, r3, #8
 8021834:	2b08      	cmp	r3, #8
 8021836:	d11b      	bne.n	8021870 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8021838:	687b      	ldr	r3, [r7, #4]
 802183a:	681b      	ldr	r3, [r3, #0]
 802183c:	f06f 0208 	mvn.w	r2, #8
 8021840:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8021842:	687b      	ldr	r3, [r7, #4]
 8021844:	2204      	movs	r2, #4
 8021846:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8021848:	687b      	ldr	r3, [r7, #4]
 802184a:	681b      	ldr	r3, [r3, #0]
 802184c:	69db      	ldr	r3, [r3, #28]
 802184e:	f003 0303 	and.w	r3, r3, #3
 8021852:	2b00      	cmp	r3, #0
 8021854:	d003      	beq.n	802185e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8021856:	6878      	ldr	r0, [r7, #4]
 8021858:	f7f4 fd1a 	bl	8016290 <HAL_TIM_IC_CaptureCallback>
 802185c:	e005      	b.n	802186a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 802185e:	6878      	ldr	r0, [r7, #4]
 8021860:	f000 f9f6 	bl	8021c50 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8021864:	6878      	ldr	r0, [r7, #4]
 8021866:	f000 f9fd 	bl	8021c64 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 802186a:	687b      	ldr	r3, [r7, #4]
 802186c:	2200      	movs	r2, #0
 802186e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8021870:	687b      	ldr	r3, [r7, #4]
 8021872:	681b      	ldr	r3, [r3, #0]
 8021874:	691b      	ldr	r3, [r3, #16]
 8021876:	f003 0310 	and.w	r3, r3, #16
 802187a:	2b10      	cmp	r3, #16
 802187c:	d122      	bne.n	80218c4 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 802187e:	687b      	ldr	r3, [r7, #4]
 8021880:	681b      	ldr	r3, [r3, #0]
 8021882:	68db      	ldr	r3, [r3, #12]
 8021884:	f003 0310 	and.w	r3, r3, #16
 8021888:	2b10      	cmp	r3, #16
 802188a:	d11b      	bne.n	80218c4 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 802188c:	687b      	ldr	r3, [r7, #4]
 802188e:	681b      	ldr	r3, [r3, #0]
 8021890:	f06f 0210 	mvn.w	r2, #16
 8021894:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8021896:	687b      	ldr	r3, [r7, #4]
 8021898:	2208      	movs	r2, #8
 802189a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 802189c:	687b      	ldr	r3, [r7, #4]
 802189e:	681b      	ldr	r3, [r3, #0]
 80218a0:	69db      	ldr	r3, [r3, #28]
 80218a2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80218a6:	2b00      	cmp	r3, #0
 80218a8:	d003      	beq.n	80218b2 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80218aa:	6878      	ldr	r0, [r7, #4]
 80218ac:	f7f4 fcf0 	bl	8016290 <HAL_TIM_IC_CaptureCallback>
 80218b0:	e005      	b.n	80218be <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80218b2:	6878      	ldr	r0, [r7, #4]
 80218b4:	f000 f9cc 	bl	8021c50 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80218b8:	6878      	ldr	r0, [r7, #4]
 80218ba:	f000 f9d3 	bl	8021c64 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80218be:	687b      	ldr	r3, [r7, #4]
 80218c0:	2200      	movs	r2, #0
 80218c2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80218c4:	687b      	ldr	r3, [r7, #4]
 80218c6:	681b      	ldr	r3, [r3, #0]
 80218c8:	691b      	ldr	r3, [r3, #16]
 80218ca:	f003 0301 	and.w	r3, r3, #1
 80218ce:	2b01      	cmp	r3, #1
 80218d0:	d10e      	bne.n	80218f0 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80218d2:	687b      	ldr	r3, [r7, #4]
 80218d4:	681b      	ldr	r3, [r3, #0]
 80218d6:	68db      	ldr	r3, [r3, #12]
 80218d8:	f003 0301 	and.w	r3, r3, #1
 80218dc:	2b01      	cmp	r3, #1
 80218de:	d107      	bne.n	80218f0 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80218e0:	687b      	ldr	r3, [r7, #4]
 80218e2:	681b      	ldr	r3, [r3, #0]
 80218e4:	f06f 0201 	mvn.w	r2, #1
 80218e8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80218ea:	6878      	ldr	r0, [r7, #4]
 80218ec:	f000 f9a6 	bl	8021c3c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80218f0:	687b      	ldr	r3, [r7, #4]
 80218f2:	681b      	ldr	r3, [r3, #0]
 80218f4:	691b      	ldr	r3, [r3, #16]
 80218f6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80218fa:	2b80      	cmp	r3, #128	; 0x80
 80218fc:	d10e      	bne.n	802191c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80218fe:	687b      	ldr	r3, [r7, #4]
 8021900:	681b      	ldr	r3, [r3, #0]
 8021902:	68db      	ldr	r3, [r3, #12]
 8021904:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8021908:	2b80      	cmp	r3, #128	; 0x80
 802190a:	d107      	bne.n	802191c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 802190c:	687b      	ldr	r3, [r7, #4]
 802190e:	681b      	ldr	r3, [r3, #0]
 8021910:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8021914:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8021916:	6878      	ldr	r0, [r7, #4]
 8021918:	f000 fc8e 	bl	8022238 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 802191c:	687b      	ldr	r3, [r7, #4]
 802191e:	681b      	ldr	r3, [r3, #0]
 8021920:	691b      	ldr	r3, [r3, #16]
 8021922:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8021926:	2b40      	cmp	r3, #64	; 0x40
 8021928:	d10e      	bne.n	8021948 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 802192a:	687b      	ldr	r3, [r7, #4]
 802192c:	681b      	ldr	r3, [r3, #0]
 802192e:	68db      	ldr	r3, [r3, #12]
 8021930:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8021934:	2b40      	cmp	r3, #64	; 0x40
 8021936:	d107      	bne.n	8021948 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8021938:	687b      	ldr	r3, [r7, #4]
 802193a:	681b      	ldr	r3, [r3, #0]
 802193c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8021940:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8021942:	6878      	ldr	r0, [r7, #4]
 8021944:	f000 f998 	bl	8021c78 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8021948:	687b      	ldr	r3, [r7, #4]
 802194a:	681b      	ldr	r3, [r3, #0]
 802194c:	691b      	ldr	r3, [r3, #16]
 802194e:	f003 0320 	and.w	r3, r3, #32
 8021952:	2b20      	cmp	r3, #32
 8021954:	d10e      	bne.n	8021974 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8021956:	687b      	ldr	r3, [r7, #4]
 8021958:	681b      	ldr	r3, [r3, #0]
 802195a:	68db      	ldr	r3, [r3, #12]
 802195c:	f003 0320 	and.w	r3, r3, #32
 8021960:	2b20      	cmp	r3, #32
 8021962:	d107      	bne.n	8021974 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8021964:	687b      	ldr	r3, [r7, #4]
 8021966:	681b      	ldr	r3, [r3, #0]
 8021968:	f06f 0220 	mvn.w	r2, #32
 802196c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 802196e:	6878      	ldr	r0, [r7, #4]
 8021970:	f000 fc58 	bl	8022224 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8021974:	bf00      	nop
 8021976:	3708      	adds	r7, #8
 8021978:	46bd      	mov	sp, r7
 802197a:	bd80      	pop	{r7, pc}

0802197c <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 802197c:	b580      	push	{r7, lr}
 802197e:	b084      	sub	sp, #16
 8021980:	af00      	add	r7, sp, #0
 8021982:	60f8      	str	r0, [r7, #12]
 8021984:	60b9      	str	r1, [r7, #8]
 8021986:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8021988:	68fb      	ldr	r3, [r7, #12]
 802198a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 802198e:	2b01      	cmp	r3, #1
 8021990:	d101      	bne.n	8021996 <HAL_TIM_IC_ConfigChannel+0x1a>
 8021992:	2302      	movs	r3, #2
 8021994:	e08a      	b.n	8021aac <HAL_TIM_IC_ConfigChannel+0x130>
 8021996:	68fb      	ldr	r3, [r7, #12]
 8021998:	2201      	movs	r2, #1
 802199a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 802199e:	68fb      	ldr	r3, [r7, #12]
 80219a0:	2202      	movs	r2, #2
 80219a2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  if (Channel == TIM_CHANNEL_1)
 80219a6:	687b      	ldr	r3, [r7, #4]
 80219a8:	2b00      	cmp	r3, #0
 80219aa:	d11b      	bne.n	80219e4 <HAL_TIM_IC_ConfigChannel+0x68>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 80219ac:	68fb      	ldr	r3, [r7, #12]
 80219ae:	6818      	ldr	r0, [r3, #0]
 80219b0:	68bb      	ldr	r3, [r7, #8]
 80219b2:	6819      	ldr	r1, [r3, #0]
 80219b4:	68bb      	ldr	r3, [r7, #8]
 80219b6:	685a      	ldr	r2, [r3, #4]
 80219b8:	68bb      	ldr	r3, [r7, #8]
 80219ba:	68db      	ldr	r3, [r3, #12]
 80219bc:	f000 f9e6 	bl	8021d8c <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 80219c0:	68fb      	ldr	r3, [r7, #12]
 80219c2:	681b      	ldr	r3, [r3, #0]
 80219c4:	699a      	ldr	r2, [r3, #24]
 80219c6:	68fb      	ldr	r3, [r7, #12]
 80219c8:	681b      	ldr	r3, [r3, #0]
 80219ca:	f022 020c 	bic.w	r2, r2, #12
 80219ce:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 80219d0:	68fb      	ldr	r3, [r7, #12]
 80219d2:	681b      	ldr	r3, [r3, #0]
 80219d4:	6999      	ldr	r1, [r3, #24]
 80219d6:	68bb      	ldr	r3, [r7, #8]
 80219d8:	689a      	ldr	r2, [r3, #8]
 80219da:	68fb      	ldr	r3, [r7, #12]
 80219dc:	681b      	ldr	r3, [r3, #0]
 80219de:	430a      	orrs	r2, r1
 80219e0:	619a      	str	r2, [r3, #24]
 80219e2:	e05a      	b.n	8021a9a <HAL_TIM_IC_ConfigChannel+0x11e>
  }
  else if (Channel == TIM_CHANNEL_2)
 80219e4:	687b      	ldr	r3, [r7, #4]
 80219e6:	2b04      	cmp	r3, #4
 80219e8:	d11c      	bne.n	8021a24 <HAL_TIM_IC_ConfigChannel+0xa8>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 80219ea:	68fb      	ldr	r3, [r7, #12]
 80219ec:	6818      	ldr	r0, [r3, #0]
 80219ee:	68bb      	ldr	r3, [r7, #8]
 80219f0:	6819      	ldr	r1, [r3, #0]
 80219f2:	68bb      	ldr	r3, [r7, #8]
 80219f4:	685a      	ldr	r2, [r3, #4]
 80219f6:	68bb      	ldr	r3, [r7, #8]
 80219f8:	68db      	ldr	r3, [r3, #12]
 80219fa:	f000 fa5e 	bl	8021eba <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 80219fe:	68fb      	ldr	r3, [r7, #12]
 8021a00:	681b      	ldr	r3, [r3, #0]
 8021a02:	699a      	ldr	r2, [r3, #24]
 8021a04:	68fb      	ldr	r3, [r7, #12]
 8021a06:	681b      	ldr	r3, [r3, #0]
 8021a08:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8021a0c:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8021a0e:	68fb      	ldr	r3, [r7, #12]
 8021a10:	681b      	ldr	r3, [r3, #0]
 8021a12:	6999      	ldr	r1, [r3, #24]
 8021a14:	68bb      	ldr	r3, [r7, #8]
 8021a16:	689b      	ldr	r3, [r3, #8]
 8021a18:	021a      	lsls	r2, r3, #8
 8021a1a:	68fb      	ldr	r3, [r7, #12]
 8021a1c:	681b      	ldr	r3, [r3, #0]
 8021a1e:	430a      	orrs	r2, r1
 8021a20:	619a      	str	r2, [r3, #24]
 8021a22:	e03a      	b.n	8021a9a <HAL_TIM_IC_ConfigChannel+0x11e>
  }
  else if (Channel == TIM_CHANNEL_3)
 8021a24:	687b      	ldr	r3, [r7, #4]
 8021a26:	2b08      	cmp	r3, #8
 8021a28:	d11b      	bne.n	8021a62 <HAL_TIM_IC_ConfigChannel+0xe6>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8021a2a:	68fb      	ldr	r3, [r7, #12]
 8021a2c:	6818      	ldr	r0, [r3, #0]
 8021a2e:	68bb      	ldr	r3, [r7, #8]
 8021a30:	6819      	ldr	r1, [r3, #0]
 8021a32:	68bb      	ldr	r3, [r7, #8]
 8021a34:	685a      	ldr	r2, [r3, #4]
 8021a36:	68bb      	ldr	r3, [r7, #8]
 8021a38:	68db      	ldr	r3, [r3, #12]
 8021a3a:	f000 faab 	bl	8021f94 <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8021a3e:	68fb      	ldr	r3, [r7, #12]
 8021a40:	681b      	ldr	r3, [r3, #0]
 8021a42:	69da      	ldr	r2, [r3, #28]
 8021a44:	68fb      	ldr	r3, [r7, #12]
 8021a46:	681b      	ldr	r3, [r3, #0]
 8021a48:	f022 020c 	bic.w	r2, r2, #12
 8021a4c:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8021a4e:	68fb      	ldr	r3, [r7, #12]
 8021a50:	681b      	ldr	r3, [r3, #0]
 8021a52:	69d9      	ldr	r1, [r3, #28]
 8021a54:	68bb      	ldr	r3, [r7, #8]
 8021a56:	689a      	ldr	r2, [r3, #8]
 8021a58:	68fb      	ldr	r3, [r7, #12]
 8021a5a:	681b      	ldr	r3, [r3, #0]
 8021a5c:	430a      	orrs	r2, r1
 8021a5e:	61da      	str	r2, [r3, #28]
 8021a60:	e01b      	b.n	8021a9a <HAL_TIM_IC_ConfigChannel+0x11e>
  else
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8021a62:	68fb      	ldr	r3, [r7, #12]
 8021a64:	6818      	ldr	r0, [r3, #0]
 8021a66:	68bb      	ldr	r3, [r7, #8]
 8021a68:	6819      	ldr	r1, [r3, #0]
 8021a6a:	68bb      	ldr	r3, [r7, #8]
 8021a6c:	685a      	ldr	r2, [r3, #4]
 8021a6e:	68bb      	ldr	r3, [r7, #8]
 8021a70:	68db      	ldr	r3, [r3, #12]
 8021a72:	f000 facb 	bl	802200c <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8021a76:	68fb      	ldr	r3, [r7, #12]
 8021a78:	681b      	ldr	r3, [r3, #0]
 8021a7a:	69da      	ldr	r2, [r3, #28]
 8021a7c:	68fb      	ldr	r3, [r7, #12]
 8021a7e:	681b      	ldr	r3, [r3, #0]
 8021a80:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8021a84:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8021a86:	68fb      	ldr	r3, [r7, #12]
 8021a88:	681b      	ldr	r3, [r3, #0]
 8021a8a:	69d9      	ldr	r1, [r3, #28]
 8021a8c:	68bb      	ldr	r3, [r7, #8]
 8021a8e:	689b      	ldr	r3, [r3, #8]
 8021a90:	021a      	lsls	r2, r3, #8
 8021a92:	68fb      	ldr	r3, [r7, #12]
 8021a94:	681b      	ldr	r3, [r3, #0]
 8021a96:	430a      	orrs	r2, r1
 8021a98:	61da      	str	r2, [r3, #28]
  }

  htim->State = HAL_TIM_STATE_READY;
 8021a9a:	68fb      	ldr	r3, [r7, #12]
 8021a9c:	2201      	movs	r2, #1
 8021a9e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8021aa2:	68fb      	ldr	r3, [r7, #12]
 8021aa4:	2200      	movs	r2, #0
 8021aa6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8021aaa:	2300      	movs	r3, #0
}
 8021aac:	4618      	mov	r0, r3
 8021aae:	3710      	adds	r7, #16
 8021ab0:	46bd      	mov	sp, r7
 8021ab2:	bd80      	pop	{r7, pc}

08021ab4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8021ab4:	b580      	push	{r7, lr}
 8021ab6:	b084      	sub	sp, #16
 8021ab8:	af00      	add	r7, sp, #0
 8021aba:	6078      	str	r0, [r7, #4]
 8021abc:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8021abe:	687b      	ldr	r3, [r7, #4]
 8021ac0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8021ac4:	2b01      	cmp	r3, #1
 8021ac6:	d101      	bne.n	8021acc <HAL_TIM_ConfigClockSource+0x18>
 8021ac8:	2302      	movs	r3, #2
 8021aca:	e0b3      	b.n	8021c34 <HAL_TIM_ConfigClockSource+0x180>
 8021acc:	687b      	ldr	r3, [r7, #4]
 8021ace:	2201      	movs	r2, #1
 8021ad0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8021ad4:	687b      	ldr	r3, [r7, #4]
 8021ad6:	2202      	movs	r2, #2
 8021ad8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8021adc:	687b      	ldr	r3, [r7, #4]
 8021ade:	681b      	ldr	r3, [r3, #0]
 8021ae0:	689b      	ldr	r3, [r3, #8]
 8021ae2:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8021ae4:	68fb      	ldr	r3, [r7, #12]
 8021ae6:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8021aea:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8021aec:	68fb      	ldr	r3, [r7, #12]
 8021aee:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8021af2:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8021af4:	687b      	ldr	r3, [r7, #4]
 8021af6:	681b      	ldr	r3, [r3, #0]
 8021af8:	68fa      	ldr	r2, [r7, #12]
 8021afa:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8021afc:	683b      	ldr	r3, [r7, #0]
 8021afe:	681b      	ldr	r3, [r3, #0]
 8021b00:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8021b04:	d03e      	beq.n	8021b84 <HAL_TIM_ConfigClockSource+0xd0>
 8021b06:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8021b0a:	f200 8087 	bhi.w	8021c1c <HAL_TIM_ConfigClockSource+0x168>
 8021b0e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8021b12:	f000 8085 	beq.w	8021c20 <HAL_TIM_ConfigClockSource+0x16c>
 8021b16:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8021b1a:	d87f      	bhi.n	8021c1c <HAL_TIM_ConfigClockSource+0x168>
 8021b1c:	2b70      	cmp	r3, #112	; 0x70
 8021b1e:	d01a      	beq.n	8021b56 <HAL_TIM_ConfigClockSource+0xa2>
 8021b20:	2b70      	cmp	r3, #112	; 0x70
 8021b22:	d87b      	bhi.n	8021c1c <HAL_TIM_ConfigClockSource+0x168>
 8021b24:	2b60      	cmp	r3, #96	; 0x60
 8021b26:	d050      	beq.n	8021bca <HAL_TIM_ConfigClockSource+0x116>
 8021b28:	2b60      	cmp	r3, #96	; 0x60
 8021b2a:	d877      	bhi.n	8021c1c <HAL_TIM_ConfigClockSource+0x168>
 8021b2c:	2b50      	cmp	r3, #80	; 0x50
 8021b2e:	d03c      	beq.n	8021baa <HAL_TIM_ConfigClockSource+0xf6>
 8021b30:	2b50      	cmp	r3, #80	; 0x50
 8021b32:	d873      	bhi.n	8021c1c <HAL_TIM_ConfigClockSource+0x168>
 8021b34:	2b40      	cmp	r3, #64	; 0x40
 8021b36:	d058      	beq.n	8021bea <HAL_TIM_ConfigClockSource+0x136>
 8021b38:	2b40      	cmp	r3, #64	; 0x40
 8021b3a:	d86f      	bhi.n	8021c1c <HAL_TIM_ConfigClockSource+0x168>
 8021b3c:	2b30      	cmp	r3, #48	; 0x30
 8021b3e:	d064      	beq.n	8021c0a <HAL_TIM_ConfigClockSource+0x156>
 8021b40:	2b30      	cmp	r3, #48	; 0x30
 8021b42:	d86b      	bhi.n	8021c1c <HAL_TIM_ConfigClockSource+0x168>
 8021b44:	2b20      	cmp	r3, #32
 8021b46:	d060      	beq.n	8021c0a <HAL_TIM_ConfigClockSource+0x156>
 8021b48:	2b20      	cmp	r3, #32
 8021b4a:	d867      	bhi.n	8021c1c <HAL_TIM_ConfigClockSource+0x168>
 8021b4c:	2b00      	cmp	r3, #0
 8021b4e:	d05c      	beq.n	8021c0a <HAL_TIM_ConfigClockSource+0x156>
 8021b50:	2b10      	cmp	r3, #16
 8021b52:	d05a      	beq.n	8021c0a <HAL_TIM_ConfigClockSource+0x156>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 8021b54:	e062      	b.n	8021c1c <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 8021b56:	687b      	ldr	r3, [r7, #4]
 8021b58:	6818      	ldr	r0, [r3, #0]
 8021b5a:	683b      	ldr	r3, [r7, #0]
 8021b5c:	6899      	ldr	r1, [r3, #8]
 8021b5e:	683b      	ldr	r3, [r7, #0]
 8021b60:	685a      	ldr	r2, [r3, #4]
 8021b62:	683b      	ldr	r3, [r7, #0]
 8021b64:	68db      	ldr	r3, [r3, #12]
 8021b66:	f000 faa9 	bl	80220bc <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8021b6a:	687b      	ldr	r3, [r7, #4]
 8021b6c:	681b      	ldr	r3, [r3, #0]
 8021b6e:	689b      	ldr	r3, [r3, #8]
 8021b70:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8021b72:	68fb      	ldr	r3, [r7, #12]
 8021b74:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8021b78:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8021b7a:	687b      	ldr	r3, [r7, #4]
 8021b7c:	681b      	ldr	r3, [r3, #0]
 8021b7e:	68fa      	ldr	r2, [r7, #12]
 8021b80:	609a      	str	r2, [r3, #8]
      break;
 8021b82:	e04e      	b.n	8021c22 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 8021b84:	687b      	ldr	r3, [r7, #4]
 8021b86:	6818      	ldr	r0, [r3, #0]
 8021b88:	683b      	ldr	r3, [r7, #0]
 8021b8a:	6899      	ldr	r1, [r3, #8]
 8021b8c:	683b      	ldr	r3, [r7, #0]
 8021b8e:	685a      	ldr	r2, [r3, #4]
 8021b90:	683b      	ldr	r3, [r7, #0]
 8021b92:	68db      	ldr	r3, [r3, #12]
 8021b94:	f000 fa92 	bl	80220bc <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8021b98:	687b      	ldr	r3, [r7, #4]
 8021b9a:	681b      	ldr	r3, [r3, #0]
 8021b9c:	689a      	ldr	r2, [r3, #8]
 8021b9e:	687b      	ldr	r3, [r7, #4]
 8021ba0:	681b      	ldr	r3, [r3, #0]
 8021ba2:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8021ba6:	609a      	str	r2, [r3, #8]
      break;
 8021ba8:	e03b      	b.n	8021c22 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8021baa:	687b      	ldr	r3, [r7, #4]
 8021bac:	6818      	ldr	r0, [r3, #0]
 8021bae:	683b      	ldr	r3, [r7, #0]
 8021bb0:	6859      	ldr	r1, [r3, #4]
 8021bb2:	683b      	ldr	r3, [r7, #0]
 8021bb4:	68db      	ldr	r3, [r3, #12]
 8021bb6:	461a      	mov	r2, r3
 8021bb8:	f000 f950 	bl	8021e5c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8021bbc:	687b      	ldr	r3, [r7, #4]
 8021bbe:	681b      	ldr	r3, [r3, #0]
 8021bc0:	2150      	movs	r1, #80	; 0x50
 8021bc2:	4618      	mov	r0, r3
 8021bc4:	f000 fa5f 	bl	8022086 <TIM_ITRx_SetConfig>
      break;
 8021bc8:	e02b      	b.n	8021c22 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8021bca:	687b      	ldr	r3, [r7, #4]
 8021bcc:	6818      	ldr	r0, [r3, #0]
 8021bce:	683b      	ldr	r3, [r7, #0]
 8021bd0:	6859      	ldr	r1, [r3, #4]
 8021bd2:	683b      	ldr	r3, [r7, #0]
 8021bd4:	68db      	ldr	r3, [r3, #12]
 8021bd6:	461a      	mov	r2, r3
 8021bd8:	f000 f9ac 	bl	8021f34 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8021bdc:	687b      	ldr	r3, [r7, #4]
 8021bde:	681b      	ldr	r3, [r3, #0]
 8021be0:	2160      	movs	r1, #96	; 0x60
 8021be2:	4618      	mov	r0, r3
 8021be4:	f000 fa4f 	bl	8022086 <TIM_ITRx_SetConfig>
      break;
 8021be8:	e01b      	b.n	8021c22 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8021bea:	687b      	ldr	r3, [r7, #4]
 8021bec:	6818      	ldr	r0, [r3, #0]
 8021bee:	683b      	ldr	r3, [r7, #0]
 8021bf0:	6859      	ldr	r1, [r3, #4]
 8021bf2:	683b      	ldr	r3, [r7, #0]
 8021bf4:	68db      	ldr	r3, [r3, #12]
 8021bf6:	461a      	mov	r2, r3
 8021bf8:	f000 f930 	bl	8021e5c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8021bfc:	687b      	ldr	r3, [r7, #4]
 8021bfe:	681b      	ldr	r3, [r3, #0]
 8021c00:	2140      	movs	r1, #64	; 0x40
 8021c02:	4618      	mov	r0, r3
 8021c04:	f000 fa3f 	bl	8022086 <TIM_ITRx_SetConfig>
      break;
 8021c08:	e00b      	b.n	8021c22 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8021c0a:	687b      	ldr	r3, [r7, #4]
 8021c0c:	681a      	ldr	r2, [r3, #0]
 8021c0e:	683b      	ldr	r3, [r7, #0]
 8021c10:	681b      	ldr	r3, [r3, #0]
 8021c12:	4619      	mov	r1, r3
 8021c14:	4610      	mov	r0, r2
 8021c16:	f000 fa36 	bl	8022086 <TIM_ITRx_SetConfig>
      break;
 8021c1a:	e002      	b.n	8021c22 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8021c1c:	bf00      	nop
 8021c1e:	e000      	b.n	8021c22 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8021c20:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8021c22:	687b      	ldr	r3, [r7, #4]
 8021c24:	2201      	movs	r2, #1
 8021c26:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8021c2a:	687b      	ldr	r3, [r7, #4]
 8021c2c:	2200      	movs	r2, #0
 8021c2e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8021c32:	2300      	movs	r3, #0
}
 8021c34:	4618      	mov	r0, r3
 8021c36:	3710      	adds	r7, #16
 8021c38:	46bd      	mov	sp, r7
 8021c3a:	bd80      	pop	{r7, pc}

08021c3c <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8021c3c:	b480      	push	{r7}
 8021c3e:	b083      	sub	sp, #12
 8021c40:	af00      	add	r7, sp, #0
 8021c42:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8021c44:	bf00      	nop
 8021c46:	370c      	adds	r7, #12
 8021c48:	46bd      	mov	sp, r7
 8021c4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8021c4e:	4770      	bx	lr

08021c50 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8021c50:	b480      	push	{r7}
 8021c52:	b083      	sub	sp, #12
 8021c54:	af00      	add	r7, sp, #0
 8021c56:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8021c58:	bf00      	nop
 8021c5a:	370c      	adds	r7, #12
 8021c5c:	46bd      	mov	sp, r7
 8021c5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8021c62:	4770      	bx	lr

08021c64 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8021c64:	b480      	push	{r7}
 8021c66:	b083      	sub	sp, #12
 8021c68:	af00      	add	r7, sp, #0
 8021c6a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8021c6c:	bf00      	nop
 8021c6e:	370c      	adds	r7, #12
 8021c70:	46bd      	mov	sp, r7
 8021c72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8021c76:	4770      	bx	lr

08021c78 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8021c78:	b480      	push	{r7}
 8021c7a:	b083      	sub	sp, #12
 8021c7c:	af00      	add	r7, sp, #0
 8021c7e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8021c80:	bf00      	nop
 8021c82:	370c      	adds	r7, #12
 8021c84:	46bd      	mov	sp, r7
 8021c86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8021c8a:	4770      	bx	lr

08021c8c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8021c8c:	b480      	push	{r7}
 8021c8e:	b085      	sub	sp, #20
 8021c90:	af00      	add	r7, sp, #0
 8021c92:	6078      	str	r0, [r7, #4]
 8021c94:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8021c96:	687b      	ldr	r3, [r7, #4]
 8021c98:	681b      	ldr	r3, [r3, #0]
 8021c9a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8021c9c:	687b      	ldr	r3, [r7, #4]
 8021c9e:	4a34      	ldr	r2, [pc, #208]	; (8021d70 <TIM_Base_SetConfig+0xe4>)
 8021ca0:	4293      	cmp	r3, r2
 8021ca2:	d00f      	beq.n	8021cc4 <TIM_Base_SetConfig+0x38>
 8021ca4:	687b      	ldr	r3, [r7, #4]
 8021ca6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8021caa:	d00b      	beq.n	8021cc4 <TIM_Base_SetConfig+0x38>
 8021cac:	687b      	ldr	r3, [r7, #4]
 8021cae:	4a31      	ldr	r2, [pc, #196]	; (8021d74 <TIM_Base_SetConfig+0xe8>)
 8021cb0:	4293      	cmp	r3, r2
 8021cb2:	d007      	beq.n	8021cc4 <TIM_Base_SetConfig+0x38>
 8021cb4:	687b      	ldr	r3, [r7, #4]
 8021cb6:	4a30      	ldr	r2, [pc, #192]	; (8021d78 <TIM_Base_SetConfig+0xec>)
 8021cb8:	4293      	cmp	r3, r2
 8021cba:	d003      	beq.n	8021cc4 <TIM_Base_SetConfig+0x38>
 8021cbc:	687b      	ldr	r3, [r7, #4]
 8021cbe:	4a2f      	ldr	r2, [pc, #188]	; (8021d7c <TIM_Base_SetConfig+0xf0>)
 8021cc0:	4293      	cmp	r3, r2
 8021cc2:	d108      	bne.n	8021cd6 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8021cc4:	68fb      	ldr	r3, [r7, #12]
 8021cc6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8021cca:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8021ccc:	683b      	ldr	r3, [r7, #0]
 8021cce:	685b      	ldr	r3, [r3, #4]
 8021cd0:	68fa      	ldr	r2, [r7, #12]
 8021cd2:	4313      	orrs	r3, r2
 8021cd4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8021cd6:	687b      	ldr	r3, [r7, #4]
 8021cd8:	4a25      	ldr	r2, [pc, #148]	; (8021d70 <TIM_Base_SetConfig+0xe4>)
 8021cda:	4293      	cmp	r3, r2
 8021cdc:	d01b      	beq.n	8021d16 <TIM_Base_SetConfig+0x8a>
 8021cde:	687b      	ldr	r3, [r7, #4]
 8021ce0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8021ce4:	d017      	beq.n	8021d16 <TIM_Base_SetConfig+0x8a>
 8021ce6:	687b      	ldr	r3, [r7, #4]
 8021ce8:	4a22      	ldr	r2, [pc, #136]	; (8021d74 <TIM_Base_SetConfig+0xe8>)
 8021cea:	4293      	cmp	r3, r2
 8021cec:	d013      	beq.n	8021d16 <TIM_Base_SetConfig+0x8a>
 8021cee:	687b      	ldr	r3, [r7, #4]
 8021cf0:	4a21      	ldr	r2, [pc, #132]	; (8021d78 <TIM_Base_SetConfig+0xec>)
 8021cf2:	4293      	cmp	r3, r2
 8021cf4:	d00f      	beq.n	8021d16 <TIM_Base_SetConfig+0x8a>
 8021cf6:	687b      	ldr	r3, [r7, #4]
 8021cf8:	4a20      	ldr	r2, [pc, #128]	; (8021d7c <TIM_Base_SetConfig+0xf0>)
 8021cfa:	4293      	cmp	r3, r2
 8021cfc:	d00b      	beq.n	8021d16 <TIM_Base_SetConfig+0x8a>
 8021cfe:	687b      	ldr	r3, [r7, #4]
 8021d00:	4a1f      	ldr	r2, [pc, #124]	; (8021d80 <TIM_Base_SetConfig+0xf4>)
 8021d02:	4293      	cmp	r3, r2
 8021d04:	d007      	beq.n	8021d16 <TIM_Base_SetConfig+0x8a>
 8021d06:	687b      	ldr	r3, [r7, #4]
 8021d08:	4a1e      	ldr	r2, [pc, #120]	; (8021d84 <TIM_Base_SetConfig+0xf8>)
 8021d0a:	4293      	cmp	r3, r2
 8021d0c:	d003      	beq.n	8021d16 <TIM_Base_SetConfig+0x8a>
 8021d0e:	687b      	ldr	r3, [r7, #4]
 8021d10:	4a1d      	ldr	r2, [pc, #116]	; (8021d88 <TIM_Base_SetConfig+0xfc>)
 8021d12:	4293      	cmp	r3, r2
 8021d14:	d108      	bne.n	8021d28 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8021d16:	68fb      	ldr	r3, [r7, #12]
 8021d18:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8021d1c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8021d1e:	683b      	ldr	r3, [r7, #0]
 8021d20:	68db      	ldr	r3, [r3, #12]
 8021d22:	68fa      	ldr	r2, [r7, #12]
 8021d24:	4313      	orrs	r3, r2
 8021d26:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8021d28:	68fb      	ldr	r3, [r7, #12]
 8021d2a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8021d2e:	683b      	ldr	r3, [r7, #0]
 8021d30:	695b      	ldr	r3, [r3, #20]
 8021d32:	4313      	orrs	r3, r2
 8021d34:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8021d36:	687b      	ldr	r3, [r7, #4]
 8021d38:	68fa      	ldr	r2, [r7, #12]
 8021d3a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8021d3c:	683b      	ldr	r3, [r7, #0]
 8021d3e:	689a      	ldr	r2, [r3, #8]
 8021d40:	687b      	ldr	r3, [r7, #4]
 8021d42:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8021d44:	683b      	ldr	r3, [r7, #0]
 8021d46:	681a      	ldr	r2, [r3, #0]
 8021d48:	687b      	ldr	r3, [r7, #4]
 8021d4a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8021d4c:	687b      	ldr	r3, [r7, #4]
 8021d4e:	4a08      	ldr	r2, [pc, #32]	; (8021d70 <TIM_Base_SetConfig+0xe4>)
 8021d50:	4293      	cmp	r3, r2
 8021d52:	d103      	bne.n	8021d5c <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8021d54:	683b      	ldr	r3, [r7, #0]
 8021d56:	691a      	ldr	r2, [r3, #16]
 8021d58:	687b      	ldr	r3, [r7, #4]
 8021d5a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8021d5c:	687b      	ldr	r3, [r7, #4]
 8021d5e:	2201      	movs	r2, #1
 8021d60:	615a      	str	r2, [r3, #20]
}
 8021d62:	bf00      	nop
 8021d64:	3714      	adds	r7, #20
 8021d66:	46bd      	mov	sp, r7
 8021d68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8021d6c:	4770      	bx	lr
 8021d6e:	bf00      	nop
 8021d70:	40010000 	.word	0x40010000
 8021d74:	40000400 	.word	0x40000400
 8021d78:	40000800 	.word	0x40000800
 8021d7c:	40000c00 	.word	0x40000c00
 8021d80:	40014000 	.word	0x40014000
 8021d84:	40014400 	.word	0x40014400
 8021d88:	40014800 	.word	0x40014800

08021d8c <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8021d8c:	b480      	push	{r7}
 8021d8e:	b087      	sub	sp, #28
 8021d90:	af00      	add	r7, sp, #0
 8021d92:	60f8      	str	r0, [r7, #12]
 8021d94:	60b9      	str	r1, [r7, #8]
 8021d96:	607a      	str	r2, [r7, #4]
 8021d98:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8021d9a:	68fb      	ldr	r3, [r7, #12]
 8021d9c:	6a1b      	ldr	r3, [r3, #32]
 8021d9e:	f023 0201 	bic.w	r2, r3, #1
 8021da2:	68fb      	ldr	r3, [r7, #12]
 8021da4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8021da6:	68fb      	ldr	r3, [r7, #12]
 8021da8:	699b      	ldr	r3, [r3, #24]
 8021daa:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8021dac:	68fb      	ldr	r3, [r7, #12]
 8021dae:	6a1b      	ldr	r3, [r3, #32]
 8021db0:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8021db2:	68fb      	ldr	r3, [r7, #12]
 8021db4:	4a24      	ldr	r2, [pc, #144]	; (8021e48 <TIM_TI1_SetConfig+0xbc>)
 8021db6:	4293      	cmp	r3, r2
 8021db8:	d013      	beq.n	8021de2 <TIM_TI1_SetConfig+0x56>
 8021dba:	68fb      	ldr	r3, [r7, #12]
 8021dbc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8021dc0:	d00f      	beq.n	8021de2 <TIM_TI1_SetConfig+0x56>
 8021dc2:	68fb      	ldr	r3, [r7, #12]
 8021dc4:	4a21      	ldr	r2, [pc, #132]	; (8021e4c <TIM_TI1_SetConfig+0xc0>)
 8021dc6:	4293      	cmp	r3, r2
 8021dc8:	d00b      	beq.n	8021de2 <TIM_TI1_SetConfig+0x56>
 8021dca:	68fb      	ldr	r3, [r7, #12]
 8021dcc:	4a20      	ldr	r2, [pc, #128]	; (8021e50 <TIM_TI1_SetConfig+0xc4>)
 8021dce:	4293      	cmp	r3, r2
 8021dd0:	d007      	beq.n	8021de2 <TIM_TI1_SetConfig+0x56>
 8021dd2:	68fb      	ldr	r3, [r7, #12]
 8021dd4:	4a1f      	ldr	r2, [pc, #124]	; (8021e54 <TIM_TI1_SetConfig+0xc8>)
 8021dd6:	4293      	cmp	r3, r2
 8021dd8:	d003      	beq.n	8021de2 <TIM_TI1_SetConfig+0x56>
 8021dda:	68fb      	ldr	r3, [r7, #12]
 8021ddc:	4a1e      	ldr	r2, [pc, #120]	; (8021e58 <TIM_TI1_SetConfig+0xcc>)
 8021dde:	4293      	cmp	r3, r2
 8021de0:	d101      	bne.n	8021de6 <TIM_TI1_SetConfig+0x5a>
 8021de2:	2301      	movs	r3, #1
 8021de4:	e000      	b.n	8021de8 <TIM_TI1_SetConfig+0x5c>
 8021de6:	2300      	movs	r3, #0
 8021de8:	2b00      	cmp	r3, #0
 8021dea:	d008      	beq.n	8021dfe <TIM_TI1_SetConfig+0x72>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8021dec:	697b      	ldr	r3, [r7, #20]
 8021dee:	f023 0303 	bic.w	r3, r3, #3
 8021df2:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8021df4:	697a      	ldr	r2, [r7, #20]
 8021df6:	687b      	ldr	r3, [r7, #4]
 8021df8:	4313      	orrs	r3, r2
 8021dfa:	617b      	str	r3, [r7, #20]
 8021dfc:	e003      	b.n	8021e06 <TIM_TI1_SetConfig+0x7a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8021dfe:	697b      	ldr	r3, [r7, #20]
 8021e00:	f043 0301 	orr.w	r3, r3, #1
 8021e04:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8021e06:	697b      	ldr	r3, [r7, #20]
 8021e08:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8021e0c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8021e0e:	683b      	ldr	r3, [r7, #0]
 8021e10:	011b      	lsls	r3, r3, #4
 8021e12:	b2db      	uxtb	r3, r3
 8021e14:	697a      	ldr	r2, [r7, #20]
 8021e16:	4313      	orrs	r3, r2
 8021e18:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8021e1a:	693b      	ldr	r3, [r7, #16]
 8021e1c:	f023 030a 	bic.w	r3, r3, #10
 8021e20:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8021e22:	68bb      	ldr	r3, [r7, #8]
 8021e24:	f003 030a 	and.w	r3, r3, #10
 8021e28:	693a      	ldr	r2, [r7, #16]
 8021e2a:	4313      	orrs	r3, r2
 8021e2c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8021e2e:	68fb      	ldr	r3, [r7, #12]
 8021e30:	697a      	ldr	r2, [r7, #20]
 8021e32:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8021e34:	68fb      	ldr	r3, [r7, #12]
 8021e36:	693a      	ldr	r2, [r7, #16]
 8021e38:	621a      	str	r2, [r3, #32]
}
 8021e3a:	bf00      	nop
 8021e3c:	371c      	adds	r7, #28
 8021e3e:	46bd      	mov	sp, r7
 8021e40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8021e44:	4770      	bx	lr
 8021e46:	bf00      	nop
 8021e48:	40010000 	.word	0x40010000
 8021e4c:	40000400 	.word	0x40000400
 8021e50:	40000800 	.word	0x40000800
 8021e54:	40000c00 	.word	0x40000c00
 8021e58:	40014000 	.word	0x40014000

08021e5c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8021e5c:	b480      	push	{r7}
 8021e5e:	b087      	sub	sp, #28
 8021e60:	af00      	add	r7, sp, #0
 8021e62:	60f8      	str	r0, [r7, #12]
 8021e64:	60b9      	str	r1, [r7, #8]
 8021e66:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8021e68:	68fb      	ldr	r3, [r7, #12]
 8021e6a:	6a1b      	ldr	r3, [r3, #32]
 8021e6c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8021e6e:	68fb      	ldr	r3, [r7, #12]
 8021e70:	6a1b      	ldr	r3, [r3, #32]
 8021e72:	f023 0201 	bic.w	r2, r3, #1
 8021e76:	68fb      	ldr	r3, [r7, #12]
 8021e78:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8021e7a:	68fb      	ldr	r3, [r7, #12]
 8021e7c:	699b      	ldr	r3, [r3, #24]
 8021e7e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8021e80:	693b      	ldr	r3, [r7, #16]
 8021e82:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8021e86:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8021e88:	687b      	ldr	r3, [r7, #4]
 8021e8a:	011b      	lsls	r3, r3, #4
 8021e8c:	693a      	ldr	r2, [r7, #16]
 8021e8e:	4313      	orrs	r3, r2
 8021e90:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8021e92:	697b      	ldr	r3, [r7, #20]
 8021e94:	f023 030a 	bic.w	r3, r3, #10
 8021e98:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8021e9a:	697a      	ldr	r2, [r7, #20]
 8021e9c:	68bb      	ldr	r3, [r7, #8]
 8021e9e:	4313      	orrs	r3, r2
 8021ea0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8021ea2:	68fb      	ldr	r3, [r7, #12]
 8021ea4:	693a      	ldr	r2, [r7, #16]
 8021ea6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8021ea8:	68fb      	ldr	r3, [r7, #12]
 8021eaa:	697a      	ldr	r2, [r7, #20]
 8021eac:	621a      	str	r2, [r3, #32]
}
 8021eae:	bf00      	nop
 8021eb0:	371c      	adds	r7, #28
 8021eb2:	46bd      	mov	sp, r7
 8021eb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8021eb8:	4770      	bx	lr

08021eba <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8021eba:	b480      	push	{r7}
 8021ebc:	b087      	sub	sp, #28
 8021ebe:	af00      	add	r7, sp, #0
 8021ec0:	60f8      	str	r0, [r7, #12]
 8021ec2:	60b9      	str	r1, [r7, #8]
 8021ec4:	607a      	str	r2, [r7, #4]
 8021ec6:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8021ec8:	68fb      	ldr	r3, [r7, #12]
 8021eca:	6a1b      	ldr	r3, [r3, #32]
 8021ecc:	f023 0210 	bic.w	r2, r3, #16
 8021ed0:	68fb      	ldr	r3, [r7, #12]
 8021ed2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8021ed4:	68fb      	ldr	r3, [r7, #12]
 8021ed6:	699b      	ldr	r3, [r3, #24]
 8021ed8:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8021eda:	68fb      	ldr	r3, [r7, #12]
 8021edc:	6a1b      	ldr	r3, [r3, #32]
 8021ede:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8021ee0:	697b      	ldr	r3, [r7, #20]
 8021ee2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8021ee6:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8021ee8:	687b      	ldr	r3, [r7, #4]
 8021eea:	021b      	lsls	r3, r3, #8
 8021eec:	697a      	ldr	r2, [r7, #20]
 8021eee:	4313      	orrs	r3, r2
 8021ef0:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8021ef2:	697b      	ldr	r3, [r7, #20]
 8021ef4:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8021ef8:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8021efa:	683b      	ldr	r3, [r7, #0]
 8021efc:	031b      	lsls	r3, r3, #12
 8021efe:	b29b      	uxth	r3, r3
 8021f00:	697a      	ldr	r2, [r7, #20]
 8021f02:	4313      	orrs	r3, r2
 8021f04:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8021f06:	693b      	ldr	r3, [r7, #16]
 8021f08:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8021f0c:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8021f0e:	68bb      	ldr	r3, [r7, #8]
 8021f10:	011b      	lsls	r3, r3, #4
 8021f12:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 8021f16:	693a      	ldr	r2, [r7, #16]
 8021f18:	4313      	orrs	r3, r2
 8021f1a:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8021f1c:	68fb      	ldr	r3, [r7, #12]
 8021f1e:	697a      	ldr	r2, [r7, #20]
 8021f20:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8021f22:	68fb      	ldr	r3, [r7, #12]
 8021f24:	693a      	ldr	r2, [r7, #16]
 8021f26:	621a      	str	r2, [r3, #32]
}
 8021f28:	bf00      	nop
 8021f2a:	371c      	adds	r7, #28
 8021f2c:	46bd      	mov	sp, r7
 8021f2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8021f32:	4770      	bx	lr

08021f34 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8021f34:	b480      	push	{r7}
 8021f36:	b087      	sub	sp, #28
 8021f38:	af00      	add	r7, sp, #0
 8021f3a:	60f8      	str	r0, [r7, #12]
 8021f3c:	60b9      	str	r1, [r7, #8]
 8021f3e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8021f40:	68fb      	ldr	r3, [r7, #12]
 8021f42:	6a1b      	ldr	r3, [r3, #32]
 8021f44:	f023 0210 	bic.w	r2, r3, #16
 8021f48:	68fb      	ldr	r3, [r7, #12]
 8021f4a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8021f4c:	68fb      	ldr	r3, [r7, #12]
 8021f4e:	699b      	ldr	r3, [r3, #24]
 8021f50:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8021f52:	68fb      	ldr	r3, [r7, #12]
 8021f54:	6a1b      	ldr	r3, [r3, #32]
 8021f56:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8021f58:	697b      	ldr	r3, [r7, #20]
 8021f5a:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8021f5e:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8021f60:	687b      	ldr	r3, [r7, #4]
 8021f62:	031b      	lsls	r3, r3, #12
 8021f64:	697a      	ldr	r2, [r7, #20]
 8021f66:	4313      	orrs	r3, r2
 8021f68:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8021f6a:	693b      	ldr	r3, [r7, #16]
 8021f6c:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8021f70:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8021f72:	68bb      	ldr	r3, [r7, #8]
 8021f74:	011b      	lsls	r3, r3, #4
 8021f76:	693a      	ldr	r2, [r7, #16]
 8021f78:	4313      	orrs	r3, r2
 8021f7a:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8021f7c:	68fb      	ldr	r3, [r7, #12]
 8021f7e:	697a      	ldr	r2, [r7, #20]
 8021f80:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8021f82:	68fb      	ldr	r3, [r7, #12]
 8021f84:	693a      	ldr	r2, [r7, #16]
 8021f86:	621a      	str	r2, [r3, #32]
}
 8021f88:	bf00      	nop
 8021f8a:	371c      	adds	r7, #28
 8021f8c:	46bd      	mov	sp, r7
 8021f8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8021f92:	4770      	bx	lr

08021f94 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8021f94:	b480      	push	{r7}
 8021f96:	b087      	sub	sp, #28
 8021f98:	af00      	add	r7, sp, #0
 8021f9a:	60f8      	str	r0, [r7, #12]
 8021f9c:	60b9      	str	r1, [r7, #8]
 8021f9e:	607a      	str	r2, [r7, #4]
 8021fa0:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8021fa2:	68fb      	ldr	r3, [r7, #12]
 8021fa4:	6a1b      	ldr	r3, [r3, #32]
 8021fa6:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8021faa:	68fb      	ldr	r3, [r7, #12]
 8021fac:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8021fae:	68fb      	ldr	r3, [r7, #12]
 8021fb0:	69db      	ldr	r3, [r3, #28]
 8021fb2:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8021fb4:	68fb      	ldr	r3, [r7, #12]
 8021fb6:	6a1b      	ldr	r3, [r3, #32]
 8021fb8:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8021fba:	697b      	ldr	r3, [r7, #20]
 8021fbc:	f023 0303 	bic.w	r3, r3, #3
 8021fc0:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 8021fc2:	697a      	ldr	r2, [r7, #20]
 8021fc4:	687b      	ldr	r3, [r7, #4]
 8021fc6:	4313      	orrs	r3, r2
 8021fc8:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8021fca:	697b      	ldr	r3, [r7, #20]
 8021fcc:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8021fd0:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8021fd2:	683b      	ldr	r3, [r7, #0]
 8021fd4:	011b      	lsls	r3, r3, #4
 8021fd6:	b2db      	uxtb	r3, r3
 8021fd8:	697a      	ldr	r2, [r7, #20]
 8021fda:	4313      	orrs	r3, r2
 8021fdc:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8021fde:	693b      	ldr	r3, [r7, #16]
 8021fe0:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 8021fe4:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8021fe6:	68bb      	ldr	r3, [r7, #8]
 8021fe8:	021b      	lsls	r3, r3, #8
 8021fea:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 8021fee:	693a      	ldr	r2, [r7, #16]
 8021ff0:	4313      	orrs	r3, r2
 8021ff2:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8021ff4:	68fb      	ldr	r3, [r7, #12]
 8021ff6:	697a      	ldr	r2, [r7, #20]
 8021ff8:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8021ffa:	68fb      	ldr	r3, [r7, #12]
 8021ffc:	693a      	ldr	r2, [r7, #16]
 8021ffe:	621a      	str	r2, [r3, #32]
}
 8022000:	bf00      	nop
 8022002:	371c      	adds	r7, #28
 8022004:	46bd      	mov	sp, r7
 8022006:	f85d 7b04 	ldr.w	r7, [sp], #4
 802200a:	4770      	bx	lr

0802200c <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 802200c:	b480      	push	{r7}
 802200e:	b087      	sub	sp, #28
 8022010:	af00      	add	r7, sp, #0
 8022012:	60f8      	str	r0, [r7, #12]
 8022014:	60b9      	str	r1, [r7, #8]
 8022016:	607a      	str	r2, [r7, #4]
 8022018:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 802201a:	68fb      	ldr	r3, [r7, #12]
 802201c:	6a1b      	ldr	r3, [r3, #32]
 802201e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8022022:	68fb      	ldr	r3, [r7, #12]
 8022024:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8022026:	68fb      	ldr	r3, [r7, #12]
 8022028:	69db      	ldr	r3, [r3, #28]
 802202a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 802202c:	68fb      	ldr	r3, [r7, #12]
 802202e:	6a1b      	ldr	r3, [r3, #32]
 8022030:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8022032:	697b      	ldr	r3, [r7, #20]
 8022034:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8022038:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 802203a:	687b      	ldr	r3, [r7, #4]
 802203c:	021b      	lsls	r3, r3, #8
 802203e:	697a      	ldr	r2, [r7, #20]
 8022040:	4313      	orrs	r3, r2
 8022042:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8022044:	697b      	ldr	r3, [r7, #20]
 8022046:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 802204a:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 802204c:	683b      	ldr	r3, [r7, #0]
 802204e:	031b      	lsls	r3, r3, #12
 8022050:	b29b      	uxth	r3, r3
 8022052:	697a      	ldr	r2, [r7, #20]
 8022054:	4313      	orrs	r3, r2
 8022056:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8022058:	693b      	ldr	r3, [r7, #16]
 802205a:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 802205e:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8022060:	68bb      	ldr	r3, [r7, #8]
 8022062:	031b      	lsls	r3, r3, #12
 8022064:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 8022068:	693a      	ldr	r2, [r7, #16]
 802206a:	4313      	orrs	r3, r2
 802206c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 802206e:	68fb      	ldr	r3, [r7, #12]
 8022070:	697a      	ldr	r2, [r7, #20]
 8022072:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8022074:	68fb      	ldr	r3, [r7, #12]
 8022076:	693a      	ldr	r2, [r7, #16]
 8022078:	621a      	str	r2, [r3, #32]
}
 802207a:	bf00      	nop
 802207c:	371c      	adds	r7, #28
 802207e:	46bd      	mov	sp, r7
 8022080:	f85d 7b04 	ldr.w	r7, [sp], #4
 8022084:	4770      	bx	lr

08022086 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8022086:	b480      	push	{r7}
 8022088:	b085      	sub	sp, #20
 802208a:	af00      	add	r7, sp, #0
 802208c:	6078      	str	r0, [r7, #4]
 802208e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8022090:	687b      	ldr	r3, [r7, #4]
 8022092:	689b      	ldr	r3, [r3, #8]
 8022094:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8022096:	68fb      	ldr	r3, [r7, #12]
 8022098:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 802209c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 802209e:	683a      	ldr	r2, [r7, #0]
 80220a0:	68fb      	ldr	r3, [r7, #12]
 80220a2:	4313      	orrs	r3, r2
 80220a4:	f043 0307 	orr.w	r3, r3, #7
 80220a8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80220aa:	687b      	ldr	r3, [r7, #4]
 80220ac:	68fa      	ldr	r2, [r7, #12]
 80220ae:	609a      	str	r2, [r3, #8]
}
 80220b0:	bf00      	nop
 80220b2:	3714      	adds	r7, #20
 80220b4:	46bd      	mov	sp, r7
 80220b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80220ba:	4770      	bx	lr

080220bc <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80220bc:	b480      	push	{r7}
 80220be:	b087      	sub	sp, #28
 80220c0:	af00      	add	r7, sp, #0
 80220c2:	60f8      	str	r0, [r7, #12]
 80220c4:	60b9      	str	r1, [r7, #8]
 80220c6:	607a      	str	r2, [r7, #4]
 80220c8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80220ca:	68fb      	ldr	r3, [r7, #12]
 80220cc:	689b      	ldr	r3, [r3, #8]
 80220ce:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80220d0:	697b      	ldr	r3, [r7, #20]
 80220d2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80220d6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80220d8:	683b      	ldr	r3, [r7, #0]
 80220da:	021a      	lsls	r2, r3, #8
 80220dc:	687b      	ldr	r3, [r7, #4]
 80220de:	431a      	orrs	r2, r3
 80220e0:	68bb      	ldr	r3, [r7, #8]
 80220e2:	4313      	orrs	r3, r2
 80220e4:	697a      	ldr	r2, [r7, #20]
 80220e6:	4313      	orrs	r3, r2
 80220e8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80220ea:	68fb      	ldr	r3, [r7, #12]
 80220ec:	697a      	ldr	r2, [r7, #20]
 80220ee:	609a      	str	r2, [r3, #8]
}
 80220f0:	bf00      	nop
 80220f2:	371c      	adds	r7, #28
 80220f4:	46bd      	mov	sp, r7
 80220f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80220fa:	4770      	bx	lr

080220fc <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80220fc:	b480      	push	{r7}
 80220fe:	b087      	sub	sp, #28
 8022100:	af00      	add	r7, sp, #0
 8022102:	60f8      	str	r0, [r7, #12]
 8022104:	60b9      	str	r1, [r7, #8]
 8022106:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8022108:	68bb      	ldr	r3, [r7, #8]
 802210a:	f003 031f 	and.w	r3, r3, #31
 802210e:	2201      	movs	r2, #1
 8022110:	fa02 f303 	lsl.w	r3, r2, r3
 8022114:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8022116:	68fb      	ldr	r3, [r7, #12]
 8022118:	6a1a      	ldr	r2, [r3, #32]
 802211a:	697b      	ldr	r3, [r7, #20]
 802211c:	43db      	mvns	r3, r3
 802211e:	401a      	ands	r2, r3
 8022120:	68fb      	ldr	r3, [r7, #12]
 8022122:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8022124:	68fb      	ldr	r3, [r7, #12]
 8022126:	6a1a      	ldr	r2, [r3, #32]
 8022128:	68bb      	ldr	r3, [r7, #8]
 802212a:	f003 031f 	and.w	r3, r3, #31
 802212e:	6879      	ldr	r1, [r7, #4]
 8022130:	fa01 f303 	lsl.w	r3, r1, r3
 8022134:	431a      	orrs	r2, r3
 8022136:	68fb      	ldr	r3, [r7, #12]
 8022138:	621a      	str	r2, [r3, #32]
}
 802213a:	bf00      	nop
 802213c:	371c      	adds	r7, #28
 802213e:	46bd      	mov	sp, r7
 8022140:	f85d 7b04 	ldr.w	r7, [sp], #4
 8022144:	4770      	bx	lr
	...

08022148 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8022148:	b480      	push	{r7}
 802214a:	b085      	sub	sp, #20
 802214c:	af00      	add	r7, sp, #0
 802214e:	6078      	str	r0, [r7, #4]
 8022150:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8022152:	687b      	ldr	r3, [r7, #4]
 8022154:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8022158:	2b01      	cmp	r3, #1
 802215a:	d101      	bne.n	8022160 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 802215c:	2302      	movs	r3, #2
 802215e:	e050      	b.n	8022202 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8022160:	687b      	ldr	r3, [r7, #4]
 8022162:	2201      	movs	r2, #1
 8022164:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8022168:	687b      	ldr	r3, [r7, #4]
 802216a:	2202      	movs	r2, #2
 802216c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8022170:	687b      	ldr	r3, [r7, #4]
 8022172:	681b      	ldr	r3, [r3, #0]
 8022174:	685b      	ldr	r3, [r3, #4]
 8022176:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8022178:	687b      	ldr	r3, [r7, #4]
 802217a:	681b      	ldr	r3, [r3, #0]
 802217c:	689b      	ldr	r3, [r3, #8]
 802217e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8022180:	68fb      	ldr	r3, [r7, #12]
 8022182:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8022186:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8022188:	683b      	ldr	r3, [r7, #0]
 802218a:	681b      	ldr	r3, [r3, #0]
 802218c:	68fa      	ldr	r2, [r7, #12]
 802218e:	4313      	orrs	r3, r2
 8022190:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8022192:	687b      	ldr	r3, [r7, #4]
 8022194:	681b      	ldr	r3, [r3, #0]
 8022196:	68fa      	ldr	r2, [r7, #12]
 8022198:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 802219a:	687b      	ldr	r3, [r7, #4]
 802219c:	681b      	ldr	r3, [r3, #0]
 802219e:	4a1c      	ldr	r2, [pc, #112]	; (8022210 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 80221a0:	4293      	cmp	r3, r2
 80221a2:	d018      	beq.n	80221d6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80221a4:	687b      	ldr	r3, [r7, #4]
 80221a6:	681b      	ldr	r3, [r3, #0]
 80221a8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80221ac:	d013      	beq.n	80221d6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80221ae:	687b      	ldr	r3, [r7, #4]
 80221b0:	681b      	ldr	r3, [r3, #0]
 80221b2:	4a18      	ldr	r2, [pc, #96]	; (8022214 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 80221b4:	4293      	cmp	r3, r2
 80221b6:	d00e      	beq.n	80221d6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80221b8:	687b      	ldr	r3, [r7, #4]
 80221ba:	681b      	ldr	r3, [r3, #0]
 80221bc:	4a16      	ldr	r2, [pc, #88]	; (8022218 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 80221be:	4293      	cmp	r3, r2
 80221c0:	d009      	beq.n	80221d6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80221c2:	687b      	ldr	r3, [r7, #4]
 80221c4:	681b      	ldr	r3, [r3, #0]
 80221c6:	4a15      	ldr	r2, [pc, #84]	; (802221c <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 80221c8:	4293      	cmp	r3, r2
 80221ca:	d004      	beq.n	80221d6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80221cc:	687b      	ldr	r3, [r7, #4]
 80221ce:	681b      	ldr	r3, [r3, #0]
 80221d0:	4a13      	ldr	r2, [pc, #76]	; (8022220 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 80221d2:	4293      	cmp	r3, r2
 80221d4:	d10c      	bne.n	80221f0 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80221d6:	68bb      	ldr	r3, [r7, #8]
 80221d8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80221dc:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80221de:	683b      	ldr	r3, [r7, #0]
 80221e0:	685b      	ldr	r3, [r3, #4]
 80221e2:	68ba      	ldr	r2, [r7, #8]
 80221e4:	4313      	orrs	r3, r2
 80221e6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80221e8:	687b      	ldr	r3, [r7, #4]
 80221ea:	681b      	ldr	r3, [r3, #0]
 80221ec:	68ba      	ldr	r2, [r7, #8]
 80221ee:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80221f0:	687b      	ldr	r3, [r7, #4]
 80221f2:	2201      	movs	r2, #1
 80221f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80221f8:	687b      	ldr	r3, [r7, #4]
 80221fa:	2200      	movs	r2, #0
 80221fc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8022200:	2300      	movs	r3, #0
}
 8022202:	4618      	mov	r0, r3
 8022204:	3714      	adds	r7, #20
 8022206:	46bd      	mov	sp, r7
 8022208:	f85d 7b04 	ldr.w	r7, [sp], #4
 802220c:	4770      	bx	lr
 802220e:	bf00      	nop
 8022210:	40010000 	.word	0x40010000
 8022214:	40000400 	.word	0x40000400
 8022218:	40000800 	.word	0x40000800
 802221c:	40000c00 	.word	0x40000c00
 8022220:	40014000 	.word	0x40014000

08022224 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8022224:	b480      	push	{r7}
 8022226:	b083      	sub	sp, #12
 8022228:	af00      	add	r7, sp, #0
 802222a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 802222c:	bf00      	nop
 802222e:	370c      	adds	r7, #12
 8022230:	46bd      	mov	sp, r7
 8022232:	f85d 7b04 	ldr.w	r7, [sp], #4
 8022236:	4770      	bx	lr

08022238 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8022238:	b480      	push	{r7}
 802223a:	b083      	sub	sp, #12
 802223c:	af00      	add	r7, sp, #0
 802223e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8022240:	bf00      	nop
 8022242:	370c      	adds	r7, #12
 8022244:	46bd      	mov	sp, r7
 8022246:	f85d 7b04 	ldr.w	r7, [sp], #4
 802224a:	4770      	bx	lr

0802224c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 802224c:	b580      	push	{r7, lr}
 802224e:	b082      	sub	sp, #8
 8022250:	af00      	add	r7, sp, #0
 8022252:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8022254:	687b      	ldr	r3, [r7, #4]
 8022256:	2b00      	cmp	r3, #0
 8022258:	d101      	bne.n	802225e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 802225a:	2301      	movs	r3, #1
 802225c:	e03f      	b.n	80222de <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 802225e:	687b      	ldr	r3, [r7, #4]
 8022260:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8022264:	b2db      	uxtb	r3, r3
 8022266:	2b00      	cmp	r3, #0
 8022268:	d106      	bne.n	8022278 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 802226a:	687b      	ldr	r3, [r7, #4]
 802226c:	2200      	movs	r2, #0
 802226e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8022272:	6878      	ldr	r0, [r7, #4]
 8022274:	f7f5 fa16 	bl	80176a4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8022278:	687b      	ldr	r3, [r7, #4]
 802227a:	2224      	movs	r2, #36	; 0x24
 802227c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8022280:	687b      	ldr	r3, [r7, #4]
 8022282:	681b      	ldr	r3, [r3, #0]
 8022284:	68da      	ldr	r2, [r3, #12]
 8022286:	687b      	ldr	r3, [r7, #4]
 8022288:	681b      	ldr	r3, [r3, #0]
 802228a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 802228e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8022290:	6878      	ldr	r0, [r7, #4]
 8022292:	f000 fcd5 	bl	8022c40 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8022296:	687b      	ldr	r3, [r7, #4]
 8022298:	681b      	ldr	r3, [r3, #0]
 802229a:	691a      	ldr	r2, [r3, #16]
 802229c:	687b      	ldr	r3, [r7, #4]
 802229e:	681b      	ldr	r3, [r3, #0]
 80222a0:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80222a4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80222a6:	687b      	ldr	r3, [r7, #4]
 80222a8:	681b      	ldr	r3, [r3, #0]
 80222aa:	695a      	ldr	r2, [r3, #20]
 80222ac:	687b      	ldr	r3, [r7, #4]
 80222ae:	681b      	ldr	r3, [r3, #0]
 80222b0:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80222b4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80222b6:	687b      	ldr	r3, [r7, #4]
 80222b8:	681b      	ldr	r3, [r3, #0]
 80222ba:	68da      	ldr	r2, [r3, #12]
 80222bc:	687b      	ldr	r3, [r7, #4]
 80222be:	681b      	ldr	r3, [r3, #0]
 80222c0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80222c4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80222c6:	687b      	ldr	r3, [r7, #4]
 80222c8:	2200      	movs	r2, #0
 80222ca:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 80222cc:	687b      	ldr	r3, [r7, #4]
 80222ce:	2220      	movs	r2, #32
 80222d0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 80222d4:	687b      	ldr	r3, [r7, #4]
 80222d6:	2220      	movs	r2, #32
 80222d8:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 80222dc:	2300      	movs	r3, #0
}
 80222de:	4618      	mov	r0, r3
 80222e0:	3708      	adds	r7, #8
 80222e2:	46bd      	mov	sp, r7
 80222e4:	bd80      	pop	{r7, pc}

080222e6 <HAL_UART_DeInit>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DeInit(UART_HandleTypeDef *huart)
{
 80222e6:	b580      	push	{r7, lr}
 80222e8:	b082      	sub	sp, #8
 80222ea:	af00      	add	r7, sp, #0
 80222ec:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80222ee:	687b      	ldr	r3, [r7, #4]
 80222f0:	2b00      	cmp	r3, #0
 80222f2:	d101      	bne.n	80222f8 <HAL_UART_DeInit+0x12>
  {
    return HAL_ERROR;
 80222f4:	2301      	movs	r3, #1
 80222f6:	e01e      	b.n	8022336 <HAL_UART_DeInit+0x50>
  }

  /* Check the parameters */
  assert_param(IS_UART_INSTANCE(huart->Instance));

  huart->gState = HAL_UART_STATE_BUSY;
 80222f8:	687b      	ldr	r3, [r7, #4]
 80222fa:	2224      	movs	r2, #36	; 0x24
 80222fc:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 8022300:	687b      	ldr	r3, [r7, #4]
 8022302:	681b      	ldr	r3, [r3, #0]
 8022304:	68da      	ldr	r2, [r3, #12]
 8022306:	687b      	ldr	r3, [r7, #4]
 8022308:	681b      	ldr	r3, [r3, #0]
 802230a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 802230e:	60da      	str	r2, [r3, #12]
  }
  /* DeInit the low level hardware */
  huart->MspDeInitCallback(huart);
#else
  /* DeInit the low level hardware */
  HAL_UART_MspDeInit(huart);
 8022310:	6878      	ldr	r0, [r7, #4]
 8022312:	f7f5 fa9d 	bl	8017850 <HAL_UART_MspDeInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8022316:	687b      	ldr	r3, [r7, #4]
 8022318:	2200      	movs	r2, #0
 802231a:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_RESET;
 802231c:	687b      	ldr	r3, [r7, #4]
 802231e:	2200      	movs	r2, #0
 8022320:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_RESET;
 8022324:	687b      	ldr	r3, [r7, #4]
 8022326:	2200      	movs	r2, #0
 8022328:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  /* Process Unlock */
  __HAL_UNLOCK(huart);
 802232c:	687b      	ldr	r3, [r7, #4]
 802232e:	2200      	movs	r2, #0
 8022330:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return HAL_OK;
 8022334:	2300      	movs	r3, #0
}
 8022336:	4618      	mov	r0, r3
 8022338:	3708      	adds	r7, #8
 802233a:	46bd      	mov	sp, r7
 802233c:	bd80      	pop	{r7, pc}

0802233e <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 802233e:	b580      	push	{r7, lr}
 8022340:	b088      	sub	sp, #32
 8022342:	af02      	add	r7, sp, #8
 8022344:	60f8      	str	r0, [r7, #12]
 8022346:	60b9      	str	r1, [r7, #8]
 8022348:	603b      	str	r3, [r7, #0]
 802234a:	4613      	mov	r3, r2
 802234c:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 802234e:	2300      	movs	r3, #0
 8022350:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8022352:	68fb      	ldr	r3, [r7, #12]
 8022354:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8022358:	b2db      	uxtb	r3, r3
 802235a:	2b20      	cmp	r3, #32
 802235c:	f040 8083 	bne.w	8022466 <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 8022360:	68bb      	ldr	r3, [r7, #8]
 8022362:	2b00      	cmp	r3, #0
 8022364:	d002      	beq.n	802236c <HAL_UART_Transmit+0x2e>
 8022366:	88fb      	ldrh	r3, [r7, #6]
 8022368:	2b00      	cmp	r3, #0
 802236a:	d101      	bne.n	8022370 <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 802236c:	2301      	movs	r3, #1
 802236e:	e07b      	b.n	8022468 <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8022370:	68fb      	ldr	r3, [r7, #12]
 8022372:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8022376:	2b01      	cmp	r3, #1
 8022378:	d101      	bne.n	802237e <HAL_UART_Transmit+0x40>
 802237a:	2302      	movs	r3, #2
 802237c:	e074      	b.n	8022468 <HAL_UART_Transmit+0x12a>
 802237e:	68fb      	ldr	r3, [r7, #12]
 8022380:	2201      	movs	r2, #1
 8022382:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8022386:	68fb      	ldr	r3, [r7, #12]
 8022388:	2200      	movs	r2, #0
 802238a:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 802238c:	68fb      	ldr	r3, [r7, #12]
 802238e:	2221      	movs	r2, #33	; 0x21
 8022390:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 8022394:	f7fa fa56 	bl	801c844 <HAL_GetTick>
 8022398:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 802239a:	68fb      	ldr	r3, [r7, #12]
 802239c:	88fa      	ldrh	r2, [r7, #6]
 802239e:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80223a0:	68fb      	ldr	r3, [r7, #12]
 80223a2:	88fa      	ldrh	r2, [r7, #6]
 80223a4:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80223a6:	68fb      	ldr	r3, [r7, #12]
 80223a8:	2200      	movs	r2, #0
 80223aa:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    while (huart->TxXferCount > 0U)
 80223ae:	e042      	b.n	8022436 <HAL_UART_Transmit+0xf8>
    {
      huart->TxXferCount--;
 80223b0:	68fb      	ldr	r3, [r7, #12]
 80223b2:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80223b4:	b29b      	uxth	r3, r3
 80223b6:	3b01      	subs	r3, #1
 80223b8:	b29a      	uxth	r2, r3
 80223ba:	68fb      	ldr	r3, [r7, #12]
 80223bc:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 80223be:	68fb      	ldr	r3, [r7, #12]
 80223c0:	689b      	ldr	r3, [r3, #8]
 80223c2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80223c6:	d122      	bne.n	802240e <HAL_UART_Transmit+0xd0>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80223c8:	683b      	ldr	r3, [r7, #0]
 80223ca:	9300      	str	r3, [sp, #0]
 80223cc:	697b      	ldr	r3, [r7, #20]
 80223ce:	2200      	movs	r2, #0
 80223d0:	2180      	movs	r1, #128	; 0x80
 80223d2:	68f8      	ldr	r0, [r7, #12]
 80223d4:	f000 fab2 	bl	802293c <UART_WaitOnFlagUntilTimeout>
 80223d8:	4603      	mov	r3, r0
 80223da:	2b00      	cmp	r3, #0
 80223dc:	d001      	beq.n	80223e2 <HAL_UART_Transmit+0xa4>
        {
          return HAL_TIMEOUT;
 80223de:	2303      	movs	r3, #3
 80223e0:	e042      	b.n	8022468 <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t *) pData;
 80223e2:	68bb      	ldr	r3, [r7, #8]
 80223e4:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 80223e6:	693b      	ldr	r3, [r7, #16]
 80223e8:	881b      	ldrh	r3, [r3, #0]
 80223ea:	461a      	mov	r2, r3
 80223ec:	68fb      	ldr	r3, [r7, #12]
 80223ee:	681b      	ldr	r3, [r3, #0]
 80223f0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80223f4:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 80223f6:	68fb      	ldr	r3, [r7, #12]
 80223f8:	691b      	ldr	r3, [r3, #16]
 80223fa:	2b00      	cmp	r3, #0
 80223fc:	d103      	bne.n	8022406 <HAL_UART_Transmit+0xc8>
        {
          pData += 2U;
 80223fe:	68bb      	ldr	r3, [r7, #8]
 8022400:	3302      	adds	r3, #2
 8022402:	60bb      	str	r3, [r7, #8]
 8022404:	e017      	b.n	8022436 <HAL_UART_Transmit+0xf8>
        }
        else
        {
          pData += 1U;
 8022406:	68bb      	ldr	r3, [r7, #8]
 8022408:	3301      	adds	r3, #1
 802240a:	60bb      	str	r3, [r7, #8]
 802240c:	e013      	b.n	8022436 <HAL_UART_Transmit+0xf8>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 802240e:	683b      	ldr	r3, [r7, #0]
 8022410:	9300      	str	r3, [sp, #0]
 8022412:	697b      	ldr	r3, [r7, #20]
 8022414:	2200      	movs	r2, #0
 8022416:	2180      	movs	r1, #128	; 0x80
 8022418:	68f8      	ldr	r0, [r7, #12]
 802241a:	f000 fa8f 	bl	802293c <UART_WaitOnFlagUntilTimeout>
 802241e:	4603      	mov	r3, r0
 8022420:	2b00      	cmp	r3, #0
 8022422:	d001      	beq.n	8022428 <HAL_UART_Transmit+0xea>
        {
          return HAL_TIMEOUT;
 8022424:	2303      	movs	r3, #3
 8022426:	e01f      	b.n	8022468 <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 8022428:	68bb      	ldr	r3, [r7, #8]
 802242a:	1c5a      	adds	r2, r3, #1
 802242c:	60ba      	str	r2, [r7, #8]
 802242e:	781a      	ldrb	r2, [r3, #0]
 8022430:	68fb      	ldr	r3, [r7, #12]
 8022432:	681b      	ldr	r3, [r3, #0]
 8022434:	605a      	str	r2, [r3, #4]
    while (huart->TxXferCount > 0U)
 8022436:	68fb      	ldr	r3, [r7, #12]
 8022438:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 802243a:	b29b      	uxth	r3, r3
 802243c:	2b00      	cmp	r3, #0
 802243e:	d1b7      	bne.n	80223b0 <HAL_UART_Transmit+0x72>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8022440:	683b      	ldr	r3, [r7, #0]
 8022442:	9300      	str	r3, [sp, #0]
 8022444:	697b      	ldr	r3, [r7, #20]
 8022446:	2200      	movs	r2, #0
 8022448:	2140      	movs	r1, #64	; 0x40
 802244a:	68f8      	ldr	r0, [r7, #12]
 802244c:	f000 fa76 	bl	802293c <UART_WaitOnFlagUntilTimeout>
 8022450:	4603      	mov	r3, r0
 8022452:	2b00      	cmp	r3, #0
 8022454:	d001      	beq.n	802245a <HAL_UART_Transmit+0x11c>
    {
      return HAL_TIMEOUT;
 8022456:	2303      	movs	r3, #3
 8022458:	e006      	b.n	8022468 <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 802245a:	68fb      	ldr	r3, [r7, #12]
 802245c:	2220      	movs	r2, #32
 802245e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    return HAL_OK;
 8022462:	2300      	movs	r3, #0
 8022464:	e000      	b.n	8022468 <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 8022466:	2302      	movs	r3, #2
  }
}
 8022468:	4618      	mov	r0, r3
 802246a:	3718      	adds	r7, #24
 802246c:	46bd      	mov	sp, r7
 802246e:	bd80      	pop	{r7, pc}

08022470 <HAL_UART_Transmit_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8022470:	b480      	push	{r7}
 8022472:	b085      	sub	sp, #20
 8022474:	af00      	add	r7, sp, #0
 8022476:	60f8      	str	r0, [r7, #12]
 8022478:	60b9      	str	r1, [r7, #8]
 802247a:	4613      	mov	r3, r2
 802247c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 802247e:	68fb      	ldr	r3, [r7, #12]
 8022480:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8022484:	b2db      	uxtb	r3, r3
 8022486:	2b20      	cmp	r3, #32
 8022488:	d130      	bne.n	80224ec <HAL_UART_Transmit_IT+0x7c>
  {
    if ((pData == NULL) || (Size == 0U))
 802248a:	68bb      	ldr	r3, [r7, #8]
 802248c:	2b00      	cmp	r3, #0
 802248e:	d002      	beq.n	8022496 <HAL_UART_Transmit_IT+0x26>
 8022490:	88fb      	ldrh	r3, [r7, #6]
 8022492:	2b00      	cmp	r3, #0
 8022494:	d101      	bne.n	802249a <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 8022496:	2301      	movs	r3, #1
 8022498:	e029      	b.n	80224ee <HAL_UART_Transmit_IT+0x7e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 802249a:	68fb      	ldr	r3, [r7, #12]
 802249c:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80224a0:	2b01      	cmp	r3, #1
 80224a2:	d101      	bne.n	80224a8 <HAL_UART_Transmit_IT+0x38>
 80224a4:	2302      	movs	r3, #2
 80224a6:	e022      	b.n	80224ee <HAL_UART_Transmit_IT+0x7e>
 80224a8:	68fb      	ldr	r3, [r7, #12]
 80224aa:	2201      	movs	r2, #1
 80224ac:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pTxBuffPtr = pData;
 80224b0:	68fb      	ldr	r3, [r7, #12]
 80224b2:	68ba      	ldr	r2, [r7, #8]
 80224b4:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 80224b6:	68fb      	ldr	r3, [r7, #12]
 80224b8:	88fa      	ldrh	r2, [r7, #6]
 80224ba:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80224bc:	68fb      	ldr	r3, [r7, #12]
 80224be:	88fa      	ldrh	r2, [r7, #6]
 80224c0:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80224c2:	68fb      	ldr	r3, [r7, #12]
 80224c4:	2200      	movs	r2, #0
 80224c6:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80224c8:	68fb      	ldr	r3, [r7, #12]
 80224ca:	2221      	movs	r2, #33	; 0x21
 80224cc:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80224d0:	68fb      	ldr	r3, [r7, #12]
 80224d2:	2200      	movs	r2, #0
 80224d4:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 80224d8:	68fb      	ldr	r3, [r7, #12]
 80224da:	681b      	ldr	r3, [r3, #0]
 80224dc:	68da      	ldr	r2, [r3, #12]
 80224de:	68fb      	ldr	r3, [r7, #12]
 80224e0:	681b      	ldr	r3, [r3, #0]
 80224e2:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80224e6:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 80224e8:	2300      	movs	r3, #0
 80224ea:	e000      	b.n	80224ee <HAL_UART_Transmit_IT+0x7e>
  }
  else
  {
    return HAL_BUSY;
 80224ec:	2302      	movs	r3, #2
  }
}
 80224ee:	4618      	mov	r0, r3
 80224f0:	3714      	adds	r7, #20
 80224f2:	46bd      	mov	sp, r7
 80224f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80224f8:	4770      	bx	lr
	...

080224fc <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80224fc:	b580      	push	{r7, lr}
 80224fe:	b086      	sub	sp, #24
 8022500:	af00      	add	r7, sp, #0
 8022502:	60f8      	str	r0, [r7, #12]
 8022504:	60b9      	str	r1, [r7, #8]
 8022506:	4613      	mov	r3, r2
 8022508:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 802250a:	68fb      	ldr	r3, [r7, #12]
 802250c:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8022510:	b2db      	uxtb	r3, r3
 8022512:	2b20      	cmp	r3, #32
 8022514:	d166      	bne.n	80225e4 <HAL_UART_Receive_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 8022516:	68bb      	ldr	r3, [r7, #8]
 8022518:	2b00      	cmp	r3, #0
 802251a:	d002      	beq.n	8022522 <HAL_UART_Receive_DMA+0x26>
 802251c:	88fb      	ldrh	r3, [r7, #6]
 802251e:	2b00      	cmp	r3, #0
 8022520:	d101      	bne.n	8022526 <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 8022522:	2301      	movs	r3, #1
 8022524:	e05f      	b.n	80225e6 <HAL_UART_Receive_DMA+0xea>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8022526:	68fb      	ldr	r3, [r7, #12]
 8022528:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 802252c:	2b01      	cmp	r3, #1
 802252e:	d101      	bne.n	8022534 <HAL_UART_Receive_DMA+0x38>
 8022530:	2302      	movs	r3, #2
 8022532:	e058      	b.n	80225e6 <HAL_UART_Receive_DMA+0xea>
 8022534:	68fb      	ldr	r3, [r7, #12]
 8022536:	2201      	movs	r2, #1
 8022538:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 802253c:	68ba      	ldr	r2, [r7, #8]
 802253e:	68fb      	ldr	r3, [r7, #12]
 8022540:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 8022542:	68fb      	ldr	r3, [r7, #12]
 8022544:	88fa      	ldrh	r2, [r7, #6]
 8022546:	859a      	strh	r2, [r3, #44]	; 0x2c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8022548:	68fb      	ldr	r3, [r7, #12]
 802254a:	2200      	movs	r2, #0
 802254c:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 802254e:	68fb      	ldr	r3, [r7, #12]
 8022550:	2222      	movs	r2, #34	; 0x22
 8022552:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8022556:	68fb      	ldr	r3, [r7, #12]
 8022558:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 802255a:	4a25      	ldr	r2, [pc, #148]	; (80225f0 <HAL_UART_Receive_DMA+0xf4>)
 802255c:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 802255e:	68fb      	ldr	r3, [r7, #12]
 8022560:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8022562:	4a24      	ldr	r2, [pc, #144]	; (80225f4 <HAL_UART_Receive_DMA+0xf8>)
 8022564:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 8022566:	68fb      	ldr	r3, [r7, #12]
 8022568:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 802256a:	4a23      	ldr	r2, [pc, #140]	; (80225f8 <HAL_UART_Receive_DMA+0xfc>)
 802256c:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 802256e:	68fb      	ldr	r3, [r7, #12]
 8022570:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8022572:	2200      	movs	r2, #0
 8022574:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the DMA stream */
    tmp = (uint32_t *)&pData;
 8022576:	f107 0308 	add.w	r3, r7, #8
 802257a:	617b      	str	r3, [r7, #20]
    HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 802257c:	68fb      	ldr	r3, [r7, #12]
 802257e:	6b58      	ldr	r0, [r3, #52]	; 0x34
 8022580:	68fb      	ldr	r3, [r7, #12]
 8022582:	681b      	ldr	r3, [r3, #0]
 8022584:	3304      	adds	r3, #4
 8022586:	4619      	mov	r1, r3
 8022588:	697b      	ldr	r3, [r7, #20]
 802258a:	681a      	ldr	r2, [r3, #0]
 802258c:	88fb      	ldrh	r3, [r7, #6]
 802258e:	f7fb f913 	bl	801d7b8 <HAL_DMA_Start_IT>

    /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
    __HAL_UART_CLEAR_OREFLAG(huart);
 8022592:	2300      	movs	r3, #0
 8022594:	613b      	str	r3, [r7, #16]
 8022596:	68fb      	ldr	r3, [r7, #12]
 8022598:	681b      	ldr	r3, [r3, #0]
 802259a:	681b      	ldr	r3, [r3, #0]
 802259c:	613b      	str	r3, [r7, #16]
 802259e:	68fb      	ldr	r3, [r7, #12]
 80225a0:	681b      	ldr	r3, [r3, #0]
 80225a2:	685b      	ldr	r3, [r3, #4]
 80225a4:	613b      	str	r3, [r7, #16]
 80225a6:	693b      	ldr	r3, [r7, #16]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80225a8:	68fb      	ldr	r3, [r7, #12]
 80225aa:	2200      	movs	r2, #0
 80225ac:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80225b0:	68fb      	ldr	r3, [r7, #12]
 80225b2:	681b      	ldr	r3, [r3, #0]
 80225b4:	68da      	ldr	r2, [r3, #12]
 80225b6:	68fb      	ldr	r3, [r7, #12]
 80225b8:	681b      	ldr	r3, [r3, #0]
 80225ba:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80225be:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80225c0:	68fb      	ldr	r3, [r7, #12]
 80225c2:	681b      	ldr	r3, [r3, #0]
 80225c4:	695a      	ldr	r2, [r3, #20]
 80225c6:	68fb      	ldr	r3, [r7, #12]
 80225c8:	681b      	ldr	r3, [r3, #0]
 80225ca:	f042 0201 	orr.w	r2, r2, #1
 80225ce:	615a      	str	r2, [r3, #20]

    /* Enable the DMA transfer for the receiver request by setting the DMAR bit
    in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80225d0:	68fb      	ldr	r3, [r7, #12]
 80225d2:	681b      	ldr	r3, [r3, #0]
 80225d4:	695a      	ldr	r2, [r3, #20]
 80225d6:	68fb      	ldr	r3, [r7, #12]
 80225d8:	681b      	ldr	r3, [r3, #0]
 80225da:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80225de:	615a      	str	r2, [r3, #20]

    return HAL_OK;
 80225e0:	2300      	movs	r3, #0
 80225e2:	e000      	b.n	80225e6 <HAL_UART_Receive_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 80225e4:	2302      	movs	r3, #2
  }
}
 80225e6:	4618      	mov	r0, r3
 80225e8:	3718      	adds	r7, #24
 80225ea:	46bd      	mov	sp, r7
 80225ec:	bd80      	pop	{r7, pc}
 80225ee:	bf00      	nop
 80225f0:	08022825 	.word	0x08022825
 80225f4:	0802288d 	.word	0x0802288d
 80225f8:	080228a9 	.word	0x080228a9

080225fc <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80225fc:	b580      	push	{r7, lr}
 80225fe:	b088      	sub	sp, #32
 8022600:	af00      	add	r7, sp, #0
 8022602:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8022604:	687b      	ldr	r3, [r7, #4]
 8022606:	681b      	ldr	r3, [r3, #0]
 8022608:	681b      	ldr	r3, [r3, #0]
 802260a:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 802260c:	687b      	ldr	r3, [r7, #4]
 802260e:	681b      	ldr	r3, [r3, #0]
 8022610:	68db      	ldr	r3, [r3, #12]
 8022612:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8022614:	687b      	ldr	r3, [r7, #4]
 8022616:	681b      	ldr	r3, [r3, #0]
 8022618:	695b      	ldr	r3, [r3, #20]
 802261a:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 802261c:	2300      	movs	r3, #0
 802261e:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 8022620:	2300      	movs	r3, #0
 8022622:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8022624:	69fb      	ldr	r3, [r7, #28]
 8022626:	f003 030f 	and.w	r3, r3, #15
 802262a:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 802262c:	693b      	ldr	r3, [r7, #16]
 802262e:	2b00      	cmp	r3, #0
 8022630:	d10d      	bne.n	802264e <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8022632:	69fb      	ldr	r3, [r7, #28]
 8022634:	f003 0320 	and.w	r3, r3, #32
 8022638:	2b00      	cmp	r3, #0
 802263a:	d008      	beq.n	802264e <HAL_UART_IRQHandler+0x52>
 802263c:	69bb      	ldr	r3, [r7, #24]
 802263e:	f003 0320 	and.w	r3, r3, #32
 8022642:	2b00      	cmp	r3, #0
 8022644:	d003      	beq.n	802264e <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8022646:	6878      	ldr	r0, [r7, #4]
 8022648:	f000 fa78 	bl	8022b3c <UART_Receive_IT>
      return;
 802264c:	e0d0      	b.n	80227f0 <HAL_UART_IRQHandler+0x1f4>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 802264e:	693b      	ldr	r3, [r7, #16]
 8022650:	2b00      	cmp	r3, #0
 8022652:	f000 80b0 	beq.w	80227b6 <HAL_UART_IRQHandler+0x1ba>
 8022656:	697b      	ldr	r3, [r7, #20]
 8022658:	f003 0301 	and.w	r3, r3, #1
 802265c:	2b00      	cmp	r3, #0
 802265e:	d105      	bne.n	802266c <HAL_UART_IRQHandler+0x70>
 8022660:	69bb      	ldr	r3, [r7, #24]
 8022662:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8022666:	2b00      	cmp	r3, #0
 8022668:	f000 80a5 	beq.w	80227b6 <HAL_UART_IRQHandler+0x1ba>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 802266c:	69fb      	ldr	r3, [r7, #28]
 802266e:	f003 0301 	and.w	r3, r3, #1
 8022672:	2b00      	cmp	r3, #0
 8022674:	d00a      	beq.n	802268c <HAL_UART_IRQHandler+0x90>
 8022676:	69bb      	ldr	r3, [r7, #24]
 8022678:	f403 7380 	and.w	r3, r3, #256	; 0x100
 802267c:	2b00      	cmp	r3, #0
 802267e:	d005      	beq.n	802268c <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8022680:	687b      	ldr	r3, [r7, #4]
 8022682:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8022684:	f043 0201 	orr.w	r2, r3, #1
 8022688:	687b      	ldr	r3, [r7, #4]
 802268a:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 802268c:	69fb      	ldr	r3, [r7, #28]
 802268e:	f003 0304 	and.w	r3, r3, #4
 8022692:	2b00      	cmp	r3, #0
 8022694:	d00a      	beq.n	80226ac <HAL_UART_IRQHandler+0xb0>
 8022696:	697b      	ldr	r3, [r7, #20]
 8022698:	f003 0301 	and.w	r3, r3, #1
 802269c:	2b00      	cmp	r3, #0
 802269e:	d005      	beq.n	80226ac <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80226a0:	687b      	ldr	r3, [r7, #4]
 80226a2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80226a4:	f043 0202 	orr.w	r2, r3, #2
 80226a8:	687b      	ldr	r3, [r7, #4]
 80226aa:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80226ac:	69fb      	ldr	r3, [r7, #28]
 80226ae:	f003 0302 	and.w	r3, r3, #2
 80226b2:	2b00      	cmp	r3, #0
 80226b4:	d00a      	beq.n	80226cc <HAL_UART_IRQHandler+0xd0>
 80226b6:	697b      	ldr	r3, [r7, #20]
 80226b8:	f003 0301 	and.w	r3, r3, #1
 80226bc:	2b00      	cmp	r3, #0
 80226be:	d005      	beq.n	80226cc <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80226c0:	687b      	ldr	r3, [r7, #4]
 80226c2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80226c4:	f043 0204 	orr.w	r2, r3, #4
 80226c8:	687b      	ldr	r3, [r7, #4]
 80226ca:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 80226cc:	69fb      	ldr	r3, [r7, #28]
 80226ce:	f003 0308 	and.w	r3, r3, #8
 80226d2:	2b00      	cmp	r3, #0
 80226d4:	d00f      	beq.n	80226f6 <HAL_UART_IRQHandler+0xfa>
 80226d6:	69bb      	ldr	r3, [r7, #24]
 80226d8:	f003 0320 	and.w	r3, r3, #32
 80226dc:	2b00      	cmp	r3, #0
 80226de:	d104      	bne.n	80226ea <HAL_UART_IRQHandler+0xee>
 80226e0:	697b      	ldr	r3, [r7, #20]
 80226e2:	f003 0301 	and.w	r3, r3, #1
 80226e6:	2b00      	cmp	r3, #0
 80226e8:	d005      	beq.n	80226f6 <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80226ea:	687b      	ldr	r3, [r7, #4]
 80226ec:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80226ee:	f043 0208 	orr.w	r2, r3, #8
 80226f2:	687b      	ldr	r3, [r7, #4]
 80226f4:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80226f6:	687b      	ldr	r3, [r7, #4]
 80226f8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80226fa:	2b00      	cmp	r3, #0
 80226fc:	d077      	beq.n	80227ee <HAL_UART_IRQHandler+0x1f2>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80226fe:	69fb      	ldr	r3, [r7, #28]
 8022700:	f003 0320 	and.w	r3, r3, #32
 8022704:	2b00      	cmp	r3, #0
 8022706:	d007      	beq.n	8022718 <HAL_UART_IRQHandler+0x11c>
 8022708:	69bb      	ldr	r3, [r7, #24]
 802270a:	f003 0320 	and.w	r3, r3, #32
 802270e:	2b00      	cmp	r3, #0
 8022710:	d002      	beq.n	8022718 <HAL_UART_IRQHandler+0x11c>
      {
        UART_Receive_IT(huart);
 8022712:	6878      	ldr	r0, [r7, #4]
 8022714:	f000 fa12 	bl	8022b3c <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8022718:	687b      	ldr	r3, [r7, #4]
 802271a:	681b      	ldr	r3, [r3, #0]
 802271c:	695b      	ldr	r3, [r3, #20]
 802271e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8022722:	2b40      	cmp	r3, #64	; 0x40
 8022724:	bf0c      	ite	eq
 8022726:	2301      	moveq	r3, #1
 8022728:	2300      	movne	r3, #0
 802272a:	b2db      	uxtb	r3, r3
 802272c:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 802272e:	687b      	ldr	r3, [r7, #4]
 8022730:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8022732:	f003 0308 	and.w	r3, r3, #8
 8022736:	2b00      	cmp	r3, #0
 8022738:	d102      	bne.n	8022740 <HAL_UART_IRQHandler+0x144>
 802273a:	68fb      	ldr	r3, [r7, #12]
 802273c:	2b00      	cmp	r3, #0
 802273e:	d031      	beq.n	80227a4 <HAL_UART_IRQHandler+0x1a8>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8022740:	6878      	ldr	r0, [r7, #4]
 8022742:	f000 f95b 	bl	80229fc <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8022746:	687b      	ldr	r3, [r7, #4]
 8022748:	681b      	ldr	r3, [r3, #0]
 802274a:	695b      	ldr	r3, [r3, #20]
 802274c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8022750:	2b40      	cmp	r3, #64	; 0x40
 8022752:	d123      	bne.n	802279c <HAL_UART_IRQHandler+0x1a0>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8022754:	687b      	ldr	r3, [r7, #4]
 8022756:	681b      	ldr	r3, [r3, #0]
 8022758:	695a      	ldr	r2, [r3, #20]
 802275a:	687b      	ldr	r3, [r7, #4]
 802275c:	681b      	ldr	r3, [r3, #0]
 802275e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8022762:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8022764:	687b      	ldr	r3, [r7, #4]
 8022766:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8022768:	2b00      	cmp	r3, #0
 802276a:	d013      	beq.n	8022794 <HAL_UART_IRQHandler+0x198>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 802276c:	687b      	ldr	r3, [r7, #4]
 802276e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8022770:	4a21      	ldr	r2, [pc, #132]	; (80227f8 <HAL_UART_IRQHandler+0x1fc>)
 8022772:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8022774:	687b      	ldr	r3, [r7, #4]
 8022776:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8022778:	4618      	mov	r0, r3
 802277a:	f7fb f875 	bl	801d868 <HAL_DMA_Abort_IT>
 802277e:	4603      	mov	r3, r0
 8022780:	2b00      	cmp	r3, #0
 8022782:	d016      	beq.n	80227b2 <HAL_UART_IRQHandler+0x1b6>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8022784:	687b      	ldr	r3, [r7, #4]
 8022786:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8022788:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 802278a:	687a      	ldr	r2, [r7, #4]
 802278c:	6b52      	ldr	r2, [r2, #52]	; 0x34
 802278e:	4610      	mov	r0, r2
 8022790:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8022792:	e00e      	b.n	80227b2 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8022794:	6878      	ldr	r0, [r7, #4]
 8022796:	f7f4 ff71 	bl	801767c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 802279a:	e00a      	b.n	80227b2 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 802279c:	6878      	ldr	r0, [r7, #4]
 802279e:	f7f4 ff6d 	bl	801767c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80227a2:	e006      	b.n	80227b2 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80227a4:	6878      	ldr	r0, [r7, #4]
 80227a6:	f7f4 ff69 	bl	801767c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80227aa:	687b      	ldr	r3, [r7, #4]
 80227ac:	2200      	movs	r2, #0
 80227ae:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 80227b0:	e01d      	b.n	80227ee <HAL_UART_IRQHandler+0x1f2>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80227b2:	bf00      	nop
    return;
 80227b4:	e01b      	b.n	80227ee <HAL_UART_IRQHandler+0x1f2>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80227b6:	69fb      	ldr	r3, [r7, #28]
 80227b8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80227bc:	2b00      	cmp	r3, #0
 80227be:	d008      	beq.n	80227d2 <HAL_UART_IRQHandler+0x1d6>
 80227c0:	69bb      	ldr	r3, [r7, #24]
 80227c2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80227c6:	2b00      	cmp	r3, #0
 80227c8:	d003      	beq.n	80227d2 <HAL_UART_IRQHandler+0x1d6>
  {
    UART_Transmit_IT(huart);
 80227ca:	6878      	ldr	r0, [r7, #4]
 80227cc:	f000 f948 	bl	8022a60 <UART_Transmit_IT>
    return;
 80227d0:	e00e      	b.n	80227f0 <HAL_UART_IRQHandler+0x1f4>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80227d2:	69fb      	ldr	r3, [r7, #28]
 80227d4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80227d8:	2b00      	cmp	r3, #0
 80227da:	d009      	beq.n	80227f0 <HAL_UART_IRQHandler+0x1f4>
 80227dc:	69bb      	ldr	r3, [r7, #24]
 80227de:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80227e2:	2b00      	cmp	r3, #0
 80227e4:	d004      	beq.n	80227f0 <HAL_UART_IRQHandler+0x1f4>
  {
    UART_EndTransmit_IT(huart);
 80227e6:	6878      	ldr	r0, [r7, #4]
 80227e8:	f000 f990 	bl	8022b0c <UART_EndTransmit_IT>
    return;
 80227ec:	e000      	b.n	80227f0 <HAL_UART_IRQHandler+0x1f4>
    return;
 80227ee:	bf00      	nop
  }
}
 80227f0:	3720      	adds	r7, #32
 80227f2:	46bd      	mov	sp, r7
 80227f4:	bd80      	pop	{r7, pc}
 80227f6:	bf00      	nop
 80227f8:	08022a39 	.word	0x08022a39

080227fc <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80227fc:	b480      	push	{r7}
 80227fe:	b083      	sub	sp, #12
 8022800:	af00      	add	r7, sp, #0
 8022802:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8022804:	bf00      	nop
 8022806:	370c      	adds	r7, #12
 8022808:	46bd      	mov	sp, r7
 802280a:	f85d 7b04 	ldr.w	r7, [sp], #4
 802280e:	4770      	bx	lr

08022810 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8022810:	b480      	push	{r7}
 8022812:	b083      	sub	sp, #12
 8022814:	af00      	add	r7, sp, #0
 8022816:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8022818:	bf00      	nop
 802281a:	370c      	adds	r7, #12
 802281c:	46bd      	mov	sp, r7
 802281e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8022822:	4770      	bx	lr

08022824 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8022824:	b580      	push	{r7, lr}
 8022826:	b084      	sub	sp, #16
 8022828:	af00      	add	r7, sp, #0
 802282a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 802282c:	687b      	ldr	r3, [r7, #4]
 802282e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8022830:	60fb      	str	r3, [r7, #12]
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8022832:	687b      	ldr	r3, [r7, #4]
 8022834:	681b      	ldr	r3, [r3, #0]
 8022836:	681b      	ldr	r3, [r3, #0]
 8022838:	f403 7380 	and.w	r3, r3, #256	; 0x100
 802283c:	2b00      	cmp	r3, #0
 802283e:	d11e      	bne.n	802287e <UART_DMAReceiveCplt+0x5a>
  {
    huart->RxXferCount = 0U;
 8022840:	68fb      	ldr	r3, [r7, #12]
 8022842:	2200      	movs	r2, #0
 8022844:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8022846:	68fb      	ldr	r3, [r7, #12]
 8022848:	681b      	ldr	r3, [r3, #0]
 802284a:	68da      	ldr	r2, [r3, #12]
 802284c:	68fb      	ldr	r3, [r7, #12]
 802284e:	681b      	ldr	r3, [r3, #0]
 8022850:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8022854:	60da      	str	r2, [r3, #12]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8022856:	68fb      	ldr	r3, [r7, #12]
 8022858:	681b      	ldr	r3, [r3, #0]
 802285a:	695a      	ldr	r2, [r3, #20]
 802285c:	68fb      	ldr	r3, [r7, #12]
 802285e:	681b      	ldr	r3, [r3, #0]
 8022860:	f022 0201 	bic.w	r2, r2, #1
 8022864:	615a      	str	r2, [r3, #20]

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8022866:	68fb      	ldr	r3, [r7, #12]
 8022868:	681b      	ldr	r3, [r3, #0]
 802286a:	695a      	ldr	r2, [r3, #20]
 802286c:	68fb      	ldr	r3, [r7, #12]
 802286e:	681b      	ldr	r3, [r3, #0]
 8022870:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8022874:	615a      	str	r2, [r3, #20]

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8022876:	68fb      	ldr	r3, [r7, #12]
 8022878:	2220      	movs	r2, #32
 802287a:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx complete callback*/
  huart->RxCpltCallback(huart);
#else
  /*Call legacy weak Rx complete callback*/
  HAL_UART_RxCpltCallback(huart);
 802287e:	68f8      	ldr	r0, [r7, #12]
 8022880:	f7f4 ff06 	bl	8017690 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8022884:	bf00      	nop
 8022886:	3710      	adds	r7, #16
 8022888:	46bd      	mov	sp, r7
 802288a:	bd80      	pop	{r7, pc}

0802288c <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 802288c:	b580      	push	{r7, lr}
 802288e:	b084      	sub	sp, #16
 8022890:	af00      	add	r7, sp, #0
 8022892:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8022894:	687b      	ldr	r3, [r7, #4]
 8022896:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8022898:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx Half complete callback*/
  huart->RxHalfCpltCallback(huart);
#else
  /*Call legacy weak Rx Half complete callback*/
  HAL_UART_RxHalfCpltCallback(huart);
 802289a:	68f8      	ldr	r0, [r7, #12]
 802289c:	f7ff ffb8 	bl	8022810 <HAL_UART_RxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80228a0:	bf00      	nop
 80228a2:	3710      	adds	r7, #16
 80228a4:	46bd      	mov	sp, r7
 80228a6:	bd80      	pop	{r7, pc}

080228a8 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 80228a8:	b580      	push	{r7, lr}
 80228aa:	b084      	sub	sp, #16
 80228ac:	af00      	add	r7, sp, #0
 80228ae:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 80228b0:	2300      	movs	r3, #0
 80228b2:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80228b4:	687b      	ldr	r3, [r7, #4]
 80228b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80228b8:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 80228ba:	68bb      	ldr	r3, [r7, #8]
 80228bc:	681b      	ldr	r3, [r3, #0]
 80228be:	695b      	ldr	r3, [r3, #20]
 80228c0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80228c4:	2b80      	cmp	r3, #128	; 0x80
 80228c6:	bf0c      	ite	eq
 80228c8:	2301      	moveq	r3, #1
 80228ca:	2300      	movne	r3, #0
 80228cc:	b2db      	uxtb	r3, r3
 80228ce:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 80228d0:	68bb      	ldr	r3, [r7, #8]
 80228d2:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80228d6:	b2db      	uxtb	r3, r3
 80228d8:	2b21      	cmp	r3, #33	; 0x21
 80228da:	d108      	bne.n	80228ee <UART_DMAError+0x46>
 80228dc:	68fb      	ldr	r3, [r7, #12]
 80228de:	2b00      	cmp	r3, #0
 80228e0:	d005      	beq.n	80228ee <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 80228e2:	68bb      	ldr	r3, [r7, #8]
 80228e4:	2200      	movs	r2, #0
 80228e6:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 80228e8:	68b8      	ldr	r0, [r7, #8]
 80228ea:	f000 f871 	bl	80229d0 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80228ee:	68bb      	ldr	r3, [r7, #8]
 80228f0:	681b      	ldr	r3, [r3, #0]
 80228f2:	695b      	ldr	r3, [r3, #20]
 80228f4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80228f8:	2b40      	cmp	r3, #64	; 0x40
 80228fa:	bf0c      	ite	eq
 80228fc:	2301      	moveq	r3, #1
 80228fe:	2300      	movne	r3, #0
 8022900:	b2db      	uxtb	r3, r3
 8022902:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8022904:	68bb      	ldr	r3, [r7, #8]
 8022906:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 802290a:	b2db      	uxtb	r3, r3
 802290c:	2b22      	cmp	r3, #34	; 0x22
 802290e:	d108      	bne.n	8022922 <UART_DMAError+0x7a>
 8022910:	68fb      	ldr	r3, [r7, #12]
 8022912:	2b00      	cmp	r3, #0
 8022914:	d005      	beq.n	8022922 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8022916:	68bb      	ldr	r3, [r7, #8]
 8022918:	2200      	movs	r2, #0
 802291a:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 802291c:	68b8      	ldr	r0, [r7, #8]
 802291e:	f000 f86d 	bl	80229fc <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8022922:	68bb      	ldr	r3, [r7, #8]
 8022924:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8022926:	f043 0210 	orr.w	r2, r3, #16
 802292a:	68bb      	ldr	r3, [r7, #8]
 802292c:	63da      	str	r2, [r3, #60]	; 0x3c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 802292e:	68b8      	ldr	r0, [r7, #8]
 8022930:	f7f4 fea4 	bl	801767c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8022934:	bf00      	nop
 8022936:	3710      	adds	r7, #16
 8022938:	46bd      	mov	sp, r7
 802293a:	bd80      	pop	{r7, pc}

0802293c <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 802293c:	b580      	push	{r7, lr}
 802293e:	b084      	sub	sp, #16
 8022940:	af00      	add	r7, sp, #0
 8022942:	60f8      	str	r0, [r7, #12]
 8022944:	60b9      	str	r1, [r7, #8]
 8022946:	603b      	str	r3, [r7, #0]
 8022948:	4613      	mov	r3, r2
 802294a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 802294c:	e02c      	b.n	80229a8 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 802294e:	69bb      	ldr	r3, [r7, #24]
 8022950:	f1b3 3fff 	cmp.w	r3, #4294967295
 8022954:	d028      	beq.n	80229a8 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8022956:	69bb      	ldr	r3, [r7, #24]
 8022958:	2b00      	cmp	r3, #0
 802295a:	d007      	beq.n	802296c <UART_WaitOnFlagUntilTimeout+0x30>
 802295c:	f7f9 ff72 	bl	801c844 <HAL_GetTick>
 8022960:	4602      	mov	r2, r0
 8022962:	683b      	ldr	r3, [r7, #0]
 8022964:	1ad3      	subs	r3, r2, r3
 8022966:	69ba      	ldr	r2, [r7, #24]
 8022968:	429a      	cmp	r2, r3
 802296a:	d21d      	bcs.n	80229a8 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 802296c:	68fb      	ldr	r3, [r7, #12]
 802296e:	681b      	ldr	r3, [r3, #0]
 8022970:	68da      	ldr	r2, [r3, #12]
 8022972:	68fb      	ldr	r3, [r7, #12]
 8022974:	681b      	ldr	r3, [r3, #0]
 8022976:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 802297a:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 802297c:	68fb      	ldr	r3, [r7, #12]
 802297e:	681b      	ldr	r3, [r3, #0]
 8022980:	695a      	ldr	r2, [r3, #20]
 8022982:	68fb      	ldr	r3, [r7, #12]
 8022984:	681b      	ldr	r3, [r3, #0]
 8022986:	f022 0201 	bic.w	r2, r2, #1
 802298a:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 802298c:	68fb      	ldr	r3, [r7, #12]
 802298e:	2220      	movs	r2, #32
 8022990:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8022994:	68fb      	ldr	r3, [r7, #12]
 8022996:	2220      	movs	r2, #32
 8022998:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 802299c:	68fb      	ldr	r3, [r7, #12]
 802299e:	2200      	movs	r2, #0
 80229a0:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 80229a4:	2303      	movs	r3, #3
 80229a6:	e00f      	b.n	80229c8 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80229a8:	68fb      	ldr	r3, [r7, #12]
 80229aa:	681b      	ldr	r3, [r3, #0]
 80229ac:	681a      	ldr	r2, [r3, #0]
 80229ae:	68bb      	ldr	r3, [r7, #8]
 80229b0:	4013      	ands	r3, r2
 80229b2:	68ba      	ldr	r2, [r7, #8]
 80229b4:	429a      	cmp	r2, r3
 80229b6:	bf0c      	ite	eq
 80229b8:	2301      	moveq	r3, #1
 80229ba:	2300      	movne	r3, #0
 80229bc:	b2db      	uxtb	r3, r3
 80229be:	461a      	mov	r2, r3
 80229c0:	79fb      	ldrb	r3, [r7, #7]
 80229c2:	429a      	cmp	r2, r3
 80229c4:	d0c3      	beq.n	802294e <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80229c6:	2300      	movs	r3, #0
}
 80229c8:	4618      	mov	r0, r3
 80229ca:	3710      	adds	r7, #16
 80229cc:	46bd      	mov	sp, r7
 80229ce:	bd80      	pop	{r7, pc}

080229d0 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 80229d0:	b480      	push	{r7}
 80229d2:	b083      	sub	sp, #12
 80229d4:	af00      	add	r7, sp, #0
 80229d6:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 80229d8:	687b      	ldr	r3, [r7, #4]
 80229da:	681b      	ldr	r3, [r3, #0]
 80229dc:	68da      	ldr	r2, [r3, #12]
 80229de:	687b      	ldr	r3, [r7, #4]
 80229e0:	681b      	ldr	r3, [r3, #0]
 80229e2:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 80229e6:	60da      	str	r2, [r3, #12]

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80229e8:	687b      	ldr	r3, [r7, #4]
 80229ea:	2220      	movs	r2, #32
 80229ec:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
}
 80229f0:	bf00      	nop
 80229f2:	370c      	adds	r7, #12
 80229f4:	46bd      	mov	sp, r7
 80229f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80229fa:	4770      	bx	lr

080229fc <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80229fc:	b480      	push	{r7}
 80229fe:	b083      	sub	sp, #12
 8022a00:	af00      	add	r7, sp, #0
 8022a02:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8022a04:	687b      	ldr	r3, [r7, #4]
 8022a06:	681b      	ldr	r3, [r3, #0]
 8022a08:	68da      	ldr	r2, [r3, #12]
 8022a0a:	687b      	ldr	r3, [r7, #4]
 8022a0c:	681b      	ldr	r3, [r3, #0]
 8022a0e:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8022a12:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8022a14:	687b      	ldr	r3, [r7, #4]
 8022a16:	681b      	ldr	r3, [r3, #0]
 8022a18:	695a      	ldr	r2, [r3, #20]
 8022a1a:	687b      	ldr	r3, [r7, #4]
 8022a1c:	681b      	ldr	r3, [r3, #0]
 8022a1e:	f022 0201 	bic.w	r2, r2, #1
 8022a22:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8022a24:	687b      	ldr	r3, [r7, #4]
 8022a26:	2220      	movs	r2, #32
 8022a28:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 8022a2c:	bf00      	nop
 8022a2e:	370c      	adds	r7, #12
 8022a30:	46bd      	mov	sp, r7
 8022a32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8022a36:	4770      	bx	lr

08022a38 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8022a38:	b580      	push	{r7, lr}
 8022a3a:	b084      	sub	sp, #16
 8022a3c:	af00      	add	r7, sp, #0
 8022a3e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8022a40:	687b      	ldr	r3, [r7, #4]
 8022a42:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8022a44:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8022a46:	68fb      	ldr	r3, [r7, #12]
 8022a48:	2200      	movs	r2, #0
 8022a4a:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8022a4c:	68fb      	ldr	r3, [r7, #12]
 8022a4e:	2200      	movs	r2, #0
 8022a50:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8022a52:	68f8      	ldr	r0, [r7, #12]
 8022a54:	f7f4 fe12 	bl	801767c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8022a58:	bf00      	nop
 8022a5a:	3710      	adds	r7, #16
 8022a5c:	46bd      	mov	sp, r7
 8022a5e:	bd80      	pop	{r7, pc}

08022a60 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8022a60:	b480      	push	{r7}
 8022a62:	b085      	sub	sp, #20
 8022a64:	af00      	add	r7, sp, #0
 8022a66:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8022a68:	687b      	ldr	r3, [r7, #4]
 8022a6a:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8022a6e:	b2db      	uxtb	r3, r3
 8022a70:	2b21      	cmp	r3, #33	; 0x21
 8022a72:	d144      	bne.n	8022afe <UART_Transmit_IT+0x9e>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8022a74:	687b      	ldr	r3, [r7, #4]
 8022a76:	689b      	ldr	r3, [r3, #8]
 8022a78:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8022a7c:	d11a      	bne.n	8022ab4 <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8022a7e:	687b      	ldr	r3, [r7, #4]
 8022a80:	6a1b      	ldr	r3, [r3, #32]
 8022a82:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8022a84:	68fb      	ldr	r3, [r7, #12]
 8022a86:	881b      	ldrh	r3, [r3, #0]
 8022a88:	461a      	mov	r2, r3
 8022a8a:	687b      	ldr	r3, [r7, #4]
 8022a8c:	681b      	ldr	r3, [r3, #0]
 8022a8e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8022a92:	605a      	str	r2, [r3, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8022a94:	687b      	ldr	r3, [r7, #4]
 8022a96:	691b      	ldr	r3, [r3, #16]
 8022a98:	2b00      	cmp	r3, #0
 8022a9a:	d105      	bne.n	8022aa8 <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 8022a9c:	687b      	ldr	r3, [r7, #4]
 8022a9e:	6a1b      	ldr	r3, [r3, #32]
 8022aa0:	1c9a      	adds	r2, r3, #2
 8022aa2:	687b      	ldr	r3, [r7, #4]
 8022aa4:	621a      	str	r2, [r3, #32]
 8022aa6:	e00e      	b.n	8022ac6 <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 8022aa8:	687b      	ldr	r3, [r7, #4]
 8022aaa:	6a1b      	ldr	r3, [r3, #32]
 8022aac:	1c5a      	adds	r2, r3, #1
 8022aae:	687b      	ldr	r3, [r7, #4]
 8022ab0:	621a      	str	r2, [r3, #32]
 8022ab2:	e008      	b.n	8022ac6 <UART_Transmit_IT+0x66>
      }
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8022ab4:	687b      	ldr	r3, [r7, #4]
 8022ab6:	6a1b      	ldr	r3, [r3, #32]
 8022ab8:	1c59      	adds	r1, r3, #1
 8022aba:	687a      	ldr	r2, [r7, #4]
 8022abc:	6211      	str	r1, [r2, #32]
 8022abe:	781a      	ldrb	r2, [r3, #0]
 8022ac0:	687b      	ldr	r3, [r7, #4]
 8022ac2:	681b      	ldr	r3, [r3, #0]
 8022ac4:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8022ac6:	687b      	ldr	r3, [r7, #4]
 8022ac8:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8022aca:	b29b      	uxth	r3, r3
 8022acc:	3b01      	subs	r3, #1
 8022ace:	b29b      	uxth	r3, r3
 8022ad0:	687a      	ldr	r2, [r7, #4]
 8022ad2:	4619      	mov	r1, r3
 8022ad4:	84d1      	strh	r1, [r2, #38]	; 0x26
 8022ad6:	2b00      	cmp	r3, #0
 8022ad8:	d10f      	bne.n	8022afa <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8022ada:	687b      	ldr	r3, [r7, #4]
 8022adc:	681b      	ldr	r3, [r3, #0]
 8022ade:	68da      	ldr	r2, [r3, #12]
 8022ae0:	687b      	ldr	r3, [r7, #4]
 8022ae2:	681b      	ldr	r3, [r3, #0]
 8022ae4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8022ae8:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8022aea:	687b      	ldr	r3, [r7, #4]
 8022aec:	681b      	ldr	r3, [r3, #0]
 8022aee:	68da      	ldr	r2, [r3, #12]
 8022af0:	687b      	ldr	r3, [r7, #4]
 8022af2:	681b      	ldr	r3, [r3, #0]
 8022af4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8022af8:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8022afa:	2300      	movs	r3, #0
 8022afc:	e000      	b.n	8022b00 <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 8022afe:	2302      	movs	r3, #2
  }
}
 8022b00:	4618      	mov	r0, r3
 8022b02:	3714      	adds	r7, #20
 8022b04:	46bd      	mov	sp, r7
 8022b06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8022b0a:	4770      	bx	lr

08022b0c <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8022b0c:	b580      	push	{r7, lr}
 8022b0e:	b082      	sub	sp, #8
 8022b10:	af00      	add	r7, sp, #0
 8022b12:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8022b14:	687b      	ldr	r3, [r7, #4]
 8022b16:	681b      	ldr	r3, [r3, #0]
 8022b18:	68da      	ldr	r2, [r3, #12]
 8022b1a:	687b      	ldr	r3, [r7, #4]
 8022b1c:	681b      	ldr	r3, [r3, #0]
 8022b1e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8022b22:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8022b24:	687b      	ldr	r3, [r7, #4]
 8022b26:	2220      	movs	r2, #32
 8022b28:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8022b2c:	6878      	ldr	r0, [r7, #4]
 8022b2e:	f7ff fe65 	bl	80227fc <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8022b32:	2300      	movs	r3, #0
}
 8022b34:	4618      	mov	r0, r3
 8022b36:	3708      	adds	r7, #8
 8022b38:	46bd      	mov	sp, r7
 8022b3a:	bd80      	pop	{r7, pc}

08022b3c <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8022b3c:	b580      	push	{r7, lr}
 8022b3e:	b084      	sub	sp, #16
 8022b40:	af00      	add	r7, sp, #0
 8022b42:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8022b44:	687b      	ldr	r3, [r7, #4]
 8022b46:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8022b4a:	b2db      	uxtb	r3, r3
 8022b4c:	2b22      	cmp	r3, #34	; 0x22
 8022b4e:	d171      	bne.n	8022c34 <UART_Receive_IT+0xf8>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8022b50:	687b      	ldr	r3, [r7, #4]
 8022b52:	689b      	ldr	r3, [r3, #8]
 8022b54:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8022b58:	d123      	bne.n	8022ba2 <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t *) huart->pRxBuffPtr;
 8022b5a:	687b      	ldr	r3, [r7, #4]
 8022b5c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8022b5e:	60fb      	str	r3, [r7, #12]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8022b60:	687b      	ldr	r3, [r7, #4]
 8022b62:	691b      	ldr	r3, [r3, #16]
 8022b64:	2b00      	cmp	r3, #0
 8022b66:	d10e      	bne.n	8022b86 <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8022b68:	687b      	ldr	r3, [r7, #4]
 8022b6a:	681b      	ldr	r3, [r3, #0]
 8022b6c:	685b      	ldr	r3, [r3, #4]
 8022b6e:	b29b      	uxth	r3, r3
 8022b70:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8022b74:	b29a      	uxth	r2, r3
 8022b76:	68fb      	ldr	r3, [r7, #12]
 8022b78:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 8022b7a:	687b      	ldr	r3, [r7, #4]
 8022b7c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8022b7e:	1c9a      	adds	r2, r3, #2
 8022b80:	687b      	ldr	r3, [r7, #4]
 8022b82:	629a      	str	r2, [r3, #40]	; 0x28
 8022b84:	e029      	b.n	8022bda <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8022b86:	687b      	ldr	r3, [r7, #4]
 8022b88:	681b      	ldr	r3, [r3, #0]
 8022b8a:	685b      	ldr	r3, [r3, #4]
 8022b8c:	b29b      	uxth	r3, r3
 8022b8e:	b2db      	uxtb	r3, r3
 8022b90:	b29a      	uxth	r2, r3
 8022b92:	68fb      	ldr	r3, [r7, #12]
 8022b94:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 8022b96:	687b      	ldr	r3, [r7, #4]
 8022b98:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8022b9a:	1c5a      	adds	r2, r3, #1
 8022b9c:	687b      	ldr	r3, [r7, #4]
 8022b9e:	629a      	str	r2, [r3, #40]	; 0x28
 8022ba0:	e01b      	b.n	8022bda <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if (huart->Init.Parity == UART_PARITY_NONE)
 8022ba2:	687b      	ldr	r3, [r7, #4]
 8022ba4:	691b      	ldr	r3, [r3, #16]
 8022ba6:	2b00      	cmp	r3, #0
 8022ba8:	d10a      	bne.n	8022bc0 <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8022baa:	687b      	ldr	r3, [r7, #4]
 8022bac:	681b      	ldr	r3, [r3, #0]
 8022bae:	6858      	ldr	r0, [r3, #4]
 8022bb0:	687b      	ldr	r3, [r7, #4]
 8022bb2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8022bb4:	1c59      	adds	r1, r3, #1
 8022bb6:	687a      	ldr	r2, [r7, #4]
 8022bb8:	6291      	str	r1, [r2, #40]	; 0x28
 8022bba:	b2c2      	uxtb	r2, r0
 8022bbc:	701a      	strb	r2, [r3, #0]
 8022bbe:	e00c      	b.n	8022bda <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8022bc0:	687b      	ldr	r3, [r7, #4]
 8022bc2:	681b      	ldr	r3, [r3, #0]
 8022bc4:	685b      	ldr	r3, [r3, #4]
 8022bc6:	b2da      	uxtb	r2, r3
 8022bc8:	687b      	ldr	r3, [r7, #4]
 8022bca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8022bcc:	1c58      	adds	r0, r3, #1
 8022bce:	6879      	ldr	r1, [r7, #4]
 8022bd0:	6288      	str	r0, [r1, #40]	; 0x28
 8022bd2:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8022bd6:	b2d2      	uxtb	r2, r2
 8022bd8:	701a      	strb	r2, [r3, #0]
      }
    }

    if (--huart->RxXferCount == 0U)
 8022bda:	687b      	ldr	r3, [r7, #4]
 8022bdc:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8022bde:	b29b      	uxth	r3, r3
 8022be0:	3b01      	subs	r3, #1
 8022be2:	b29b      	uxth	r3, r3
 8022be4:	687a      	ldr	r2, [r7, #4]
 8022be6:	4619      	mov	r1, r3
 8022be8:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8022bea:	2b00      	cmp	r3, #0
 8022bec:	d120      	bne.n	8022c30 <UART_Receive_IT+0xf4>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8022bee:	687b      	ldr	r3, [r7, #4]
 8022bf0:	681b      	ldr	r3, [r3, #0]
 8022bf2:	68da      	ldr	r2, [r3, #12]
 8022bf4:	687b      	ldr	r3, [r7, #4]
 8022bf6:	681b      	ldr	r3, [r3, #0]
 8022bf8:	f022 0220 	bic.w	r2, r2, #32
 8022bfc:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8022bfe:	687b      	ldr	r3, [r7, #4]
 8022c00:	681b      	ldr	r3, [r3, #0]
 8022c02:	68da      	ldr	r2, [r3, #12]
 8022c04:	687b      	ldr	r3, [r7, #4]
 8022c06:	681b      	ldr	r3, [r3, #0]
 8022c08:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8022c0c:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8022c0e:	687b      	ldr	r3, [r7, #4]
 8022c10:	681b      	ldr	r3, [r3, #0]
 8022c12:	695a      	ldr	r2, [r3, #20]
 8022c14:	687b      	ldr	r3, [r7, #4]
 8022c16:	681b      	ldr	r3, [r3, #0]
 8022c18:	f022 0201 	bic.w	r2, r2, #1
 8022c1c:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8022c1e:	687b      	ldr	r3, [r7, #4]
 8022c20:	2220      	movs	r2, #32
 8022c22:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 8022c26:	6878      	ldr	r0, [r7, #4]
 8022c28:	f7f4 fd32 	bl	8017690 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 8022c2c:	2300      	movs	r3, #0
 8022c2e:	e002      	b.n	8022c36 <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 8022c30:	2300      	movs	r3, #0
 8022c32:	e000      	b.n	8022c36 <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 8022c34:	2302      	movs	r3, #2
  }
}
 8022c36:	4618      	mov	r0, r3
 8022c38:	3710      	adds	r7, #16
 8022c3a:	46bd      	mov	sp, r7
 8022c3c:	bd80      	pop	{r7, pc}
	...

08022c40 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8022c40:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8022c44:	f5ad 7d02 	sub.w	sp, sp, #520	; 0x208
 8022c48:	af00      	add	r7, sp, #0
 8022c4a:	f8c7 01fc 	str.w	r0, [r7, #508]	; 0x1fc
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8022c4e:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8022c52:	681b      	ldr	r3, [r3, #0]
 8022c54:	691b      	ldr	r3, [r3, #16]
 8022c56:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8022c5a:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8022c5e:	68d9      	ldr	r1, [r3, #12]
 8022c60:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8022c64:	681a      	ldr	r2, [r3, #0]
 8022c66:	ea40 0301 	orr.w	r3, r0, r1
 8022c6a:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8022c6c:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8022c70:	689a      	ldr	r2, [r3, #8]
 8022c72:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8022c76:	691b      	ldr	r3, [r3, #16]
 8022c78:	431a      	orrs	r2, r3
 8022c7a:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8022c7e:	695b      	ldr	r3, [r3, #20]
 8022c80:	431a      	orrs	r2, r3
 8022c82:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8022c86:	69db      	ldr	r3, [r3, #28]
 8022c88:	4313      	orrs	r3, r2
 8022c8a:	f8c7 3204 	str.w	r3, [r7, #516]	; 0x204
  MODIFY_REG(huart->Instance->CR1,
 8022c8e:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8022c92:	681b      	ldr	r3, [r3, #0]
 8022c94:	68db      	ldr	r3, [r3, #12]
 8022c96:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8022c9a:	f021 010c 	bic.w	r1, r1, #12
 8022c9e:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8022ca2:	681a      	ldr	r2, [r3, #0]
 8022ca4:	f8d7 3204 	ldr.w	r3, [r7, #516]	; 0x204
 8022ca8:	430b      	orrs	r3, r1
 8022caa:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8022cac:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8022cb0:	681b      	ldr	r3, [r3, #0]
 8022cb2:	695b      	ldr	r3, [r3, #20]
 8022cb4:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8022cb8:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8022cbc:	6999      	ldr	r1, [r3, #24]
 8022cbe:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8022cc2:	681a      	ldr	r2, [r3, #0]
 8022cc4:	ea40 0301 	orr.w	r3, r0, r1
 8022cc8:	6153      	str	r3, [r2, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8022cca:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8022cce:	69db      	ldr	r3, [r3, #28]
 8022cd0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8022cd4:	f040 824a 	bne.w	802316c <UART_SetConfig+0x52c>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8022cd8:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8022cdc:	681a      	ldr	r2, [r3, #0]
 8022cde:	4b96      	ldr	r3, [pc, #600]	; (8022f38 <UART_SetConfig+0x2f8>)
 8022ce0:	429a      	cmp	r2, r3
 8022ce2:	d006      	beq.n	8022cf2 <UART_SetConfig+0xb2>
 8022ce4:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8022ce8:	681a      	ldr	r2, [r3, #0]
 8022cea:	4b94      	ldr	r3, [pc, #592]	; (8022f3c <UART_SetConfig+0x2fc>)
 8022cec:	429a      	cmp	r2, r3
 8022cee:	f040 8129 	bne.w	8022f44 <UART_SetConfig+0x304>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8022cf2:	f7fc fa27 	bl	801f144 <HAL_RCC_GetPCLK2Freq>
 8022cf6:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8022cfa:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8022cfe:	2200      	movs	r2, #0
 8022d00:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
 8022d04:	f8c7 21f4 	str.w	r2, [r7, #500]	; 0x1f4
 8022d08:	e9d7 457c 	ldrd	r4, r5, [r7, #496]	; 0x1f0
 8022d0c:	4622      	mov	r2, r4
 8022d0e:	462b      	mov	r3, r5
 8022d10:	1891      	adds	r1, r2, r2
 8022d12:	f8c7 10d0 	str.w	r1, [r7, #208]	; 0xd0
 8022d16:	415b      	adcs	r3, r3
 8022d18:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 8022d1c:	e9d7 2334 	ldrd	r2, r3, [r7, #208]	; 0xd0
 8022d20:	4621      	mov	r1, r4
 8022d22:	1851      	adds	r1, r2, r1
 8022d24:	f8c7 10c8 	str.w	r1, [r7, #200]	; 0xc8
 8022d28:	4629      	mov	r1, r5
 8022d2a:	414b      	adcs	r3, r1
 8022d2c:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8022d30:	f04f 0200 	mov.w	r2, #0
 8022d34:	f04f 0300 	mov.w	r3, #0
 8022d38:	e9d7 8932 	ldrd	r8, r9, [r7, #200]	; 0xc8
 8022d3c:	4649      	mov	r1, r9
 8022d3e:	00cb      	lsls	r3, r1, #3
 8022d40:	4641      	mov	r1, r8
 8022d42:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8022d46:	4641      	mov	r1, r8
 8022d48:	00ca      	lsls	r2, r1, #3
 8022d4a:	4610      	mov	r0, r2
 8022d4c:	4619      	mov	r1, r3
 8022d4e:	4603      	mov	r3, r0
 8022d50:	4622      	mov	r2, r4
 8022d52:	189b      	adds	r3, r3, r2
 8022d54:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
 8022d58:	462b      	mov	r3, r5
 8022d5a:	460a      	mov	r2, r1
 8022d5c:	eb42 0303 	adc.w	r3, r2, r3
 8022d60:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
 8022d64:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8022d68:	685b      	ldr	r3, [r3, #4]
 8022d6a:	2200      	movs	r2, #0
 8022d6c:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 8022d70:	f8c7 21e4 	str.w	r2, [r7, #484]	; 0x1e4
 8022d74:	e9d7 1278 	ldrd	r1, r2, [r7, #480]	; 0x1e0
 8022d78:	460b      	mov	r3, r1
 8022d7a:	18db      	adds	r3, r3, r3
 8022d7c:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8022d80:	4613      	mov	r3, r2
 8022d82:	eb42 0303 	adc.w	r3, r2, r3
 8022d86:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8022d8a:	e9d7 2330 	ldrd	r2, r3, [r7, #192]	; 0xc0
 8022d8e:	e9d7 017a 	ldrd	r0, r1, [r7, #488]	; 0x1e8
 8022d92:	f7ee fae1 	bl	8011358 <__aeabi_uldivmod>
 8022d96:	4602      	mov	r2, r0
 8022d98:	460b      	mov	r3, r1
 8022d9a:	4b69      	ldr	r3, [pc, #420]	; (8022f40 <UART_SetConfig+0x300>)
 8022d9c:	fba3 2302 	umull	r2, r3, r3, r2
 8022da0:	095b      	lsrs	r3, r3, #5
 8022da2:	011c      	lsls	r4, r3, #4
 8022da4:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8022da8:	2200      	movs	r2, #0
 8022daa:	f8c7 31d8 	str.w	r3, [r7, #472]	; 0x1d8
 8022dae:	f8c7 21dc 	str.w	r2, [r7, #476]	; 0x1dc
 8022db2:	e9d7 8976 	ldrd	r8, r9, [r7, #472]	; 0x1d8
 8022db6:	4642      	mov	r2, r8
 8022db8:	464b      	mov	r3, r9
 8022dba:	1891      	adds	r1, r2, r2
 8022dbc:	f8c7 10b8 	str.w	r1, [r7, #184]	; 0xb8
 8022dc0:	415b      	adcs	r3, r3
 8022dc2:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 8022dc6:	e9d7 232e 	ldrd	r2, r3, [r7, #184]	; 0xb8
 8022dca:	4641      	mov	r1, r8
 8022dcc:	1851      	adds	r1, r2, r1
 8022dce:	f8c7 10b0 	str.w	r1, [r7, #176]	; 0xb0
 8022dd2:	4649      	mov	r1, r9
 8022dd4:	414b      	adcs	r3, r1
 8022dd6:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8022dda:	f04f 0200 	mov.w	r2, #0
 8022dde:	f04f 0300 	mov.w	r3, #0
 8022de2:	e9d7 ab2c 	ldrd	sl, fp, [r7, #176]	; 0xb0
 8022de6:	4659      	mov	r1, fp
 8022de8:	00cb      	lsls	r3, r1, #3
 8022dea:	4651      	mov	r1, sl
 8022dec:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8022df0:	4651      	mov	r1, sl
 8022df2:	00ca      	lsls	r2, r1, #3
 8022df4:	4610      	mov	r0, r2
 8022df6:	4619      	mov	r1, r3
 8022df8:	4603      	mov	r3, r0
 8022dfa:	4642      	mov	r2, r8
 8022dfc:	189b      	adds	r3, r3, r2
 8022dfe:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
 8022e02:	464b      	mov	r3, r9
 8022e04:	460a      	mov	r2, r1
 8022e06:	eb42 0303 	adc.w	r3, r2, r3
 8022e0a:	f8c7 31d4 	str.w	r3, [r7, #468]	; 0x1d4
 8022e0e:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8022e12:	685b      	ldr	r3, [r3, #4]
 8022e14:	2200      	movs	r2, #0
 8022e16:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
 8022e1a:	f8c7 21cc 	str.w	r2, [r7, #460]	; 0x1cc
 8022e1e:	e9d7 1272 	ldrd	r1, r2, [r7, #456]	; 0x1c8
 8022e22:	460b      	mov	r3, r1
 8022e24:	18db      	adds	r3, r3, r3
 8022e26:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8022e2a:	4613      	mov	r3, r2
 8022e2c:	eb42 0303 	adc.w	r3, r2, r3
 8022e30:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8022e34:	e9d7 232a 	ldrd	r2, r3, [r7, #168]	; 0xa8
 8022e38:	e9d7 0174 	ldrd	r0, r1, [r7, #464]	; 0x1d0
 8022e3c:	f7ee fa8c 	bl	8011358 <__aeabi_uldivmod>
 8022e40:	4602      	mov	r2, r0
 8022e42:	460b      	mov	r3, r1
 8022e44:	4611      	mov	r1, r2
 8022e46:	4b3e      	ldr	r3, [pc, #248]	; (8022f40 <UART_SetConfig+0x300>)
 8022e48:	fba3 2301 	umull	r2, r3, r3, r1
 8022e4c:	095b      	lsrs	r3, r3, #5
 8022e4e:	2264      	movs	r2, #100	; 0x64
 8022e50:	fb02 f303 	mul.w	r3, r2, r3
 8022e54:	1acb      	subs	r3, r1, r3
 8022e56:	00db      	lsls	r3, r3, #3
 8022e58:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8022e5c:	4b38      	ldr	r3, [pc, #224]	; (8022f40 <UART_SetConfig+0x300>)
 8022e5e:	fba3 2302 	umull	r2, r3, r3, r2
 8022e62:	095b      	lsrs	r3, r3, #5
 8022e64:	005b      	lsls	r3, r3, #1
 8022e66:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8022e6a:	441c      	add	r4, r3
 8022e6c:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8022e70:	2200      	movs	r2, #0
 8022e72:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 8022e76:	f8c7 21c4 	str.w	r2, [r7, #452]	; 0x1c4
 8022e7a:	e9d7 8970 	ldrd	r8, r9, [r7, #448]	; 0x1c0
 8022e7e:	4642      	mov	r2, r8
 8022e80:	464b      	mov	r3, r9
 8022e82:	1891      	adds	r1, r2, r2
 8022e84:	f8c7 10a0 	str.w	r1, [r7, #160]	; 0xa0
 8022e88:	415b      	adcs	r3, r3
 8022e8a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 8022e8e:	e9d7 2328 	ldrd	r2, r3, [r7, #160]	; 0xa0
 8022e92:	4641      	mov	r1, r8
 8022e94:	1851      	adds	r1, r2, r1
 8022e96:	f8c7 1098 	str.w	r1, [r7, #152]	; 0x98
 8022e9a:	4649      	mov	r1, r9
 8022e9c:	414b      	adcs	r3, r1
 8022e9e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8022ea2:	f04f 0200 	mov.w	r2, #0
 8022ea6:	f04f 0300 	mov.w	r3, #0
 8022eaa:	e9d7 ab26 	ldrd	sl, fp, [r7, #152]	; 0x98
 8022eae:	4659      	mov	r1, fp
 8022eb0:	00cb      	lsls	r3, r1, #3
 8022eb2:	4651      	mov	r1, sl
 8022eb4:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8022eb8:	4651      	mov	r1, sl
 8022eba:	00ca      	lsls	r2, r1, #3
 8022ebc:	4610      	mov	r0, r2
 8022ebe:	4619      	mov	r1, r3
 8022ec0:	4603      	mov	r3, r0
 8022ec2:	4642      	mov	r2, r8
 8022ec4:	189b      	adds	r3, r3, r2
 8022ec6:	f8c7 31b8 	str.w	r3, [r7, #440]	; 0x1b8
 8022eca:	464b      	mov	r3, r9
 8022ecc:	460a      	mov	r2, r1
 8022ece:	eb42 0303 	adc.w	r3, r2, r3
 8022ed2:	f8c7 31bc 	str.w	r3, [r7, #444]	; 0x1bc
 8022ed6:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8022eda:	685b      	ldr	r3, [r3, #4]
 8022edc:	2200      	movs	r2, #0
 8022ede:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
 8022ee2:	f8c7 21b4 	str.w	r2, [r7, #436]	; 0x1b4
 8022ee6:	e9d7 126c 	ldrd	r1, r2, [r7, #432]	; 0x1b0
 8022eea:	460b      	mov	r3, r1
 8022eec:	18db      	adds	r3, r3, r3
 8022eee:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8022ef2:	4613      	mov	r3, r2
 8022ef4:	eb42 0303 	adc.w	r3, r2, r3
 8022ef8:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8022efc:	e9d7 2324 	ldrd	r2, r3, [r7, #144]	; 0x90
 8022f00:	e9d7 016e 	ldrd	r0, r1, [r7, #440]	; 0x1b8
 8022f04:	f7ee fa28 	bl	8011358 <__aeabi_uldivmod>
 8022f08:	4602      	mov	r2, r0
 8022f0a:	460b      	mov	r3, r1
 8022f0c:	4b0c      	ldr	r3, [pc, #48]	; (8022f40 <UART_SetConfig+0x300>)
 8022f0e:	fba3 1302 	umull	r1, r3, r3, r2
 8022f12:	095b      	lsrs	r3, r3, #5
 8022f14:	2164      	movs	r1, #100	; 0x64
 8022f16:	fb01 f303 	mul.w	r3, r1, r3
 8022f1a:	1ad3      	subs	r3, r2, r3
 8022f1c:	00db      	lsls	r3, r3, #3
 8022f1e:	3332      	adds	r3, #50	; 0x32
 8022f20:	4a07      	ldr	r2, [pc, #28]	; (8022f40 <UART_SetConfig+0x300>)
 8022f22:	fba2 2303 	umull	r2, r3, r2, r3
 8022f26:	095b      	lsrs	r3, r3, #5
 8022f28:	f003 0207 	and.w	r2, r3, #7
 8022f2c:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8022f30:	681b      	ldr	r3, [r3, #0]
 8022f32:	4422      	add	r2, r4
 8022f34:	609a      	str	r2, [r3, #8]
 8022f36:	e349      	b.n	80235cc <UART_SetConfig+0x98c>
 8022f38:	40011000 	.word	0x40011000
 8022f3c:	40011400 	.word	0x40011400
 8022f40:	51eb851f 	.word	0x51eb851f
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8022f44:	f7fc f8ea 	bl	801f11c <HAL_RCC_GetPCLK1Freq>
 8022f48:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8022f4c:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8022f50:	2200      	movs	r2, #0
 8022f52:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
 8022f56:	f8c7 21ac 	str.w	r2, [r7, #428]	; 0x1ac
 8022f5a:	e9d7 456a 	ldrd	r4, r5, [r7, #424]	; 0x1a8
 8022f5e:	4622      	mov	r2, r4
 8022f60:	462b      	mov	r3, r5
 8022f62:	1891      	adds	r1, r2, r2
 8022f64:	f8c7 1088 	str.w	r1, [r7, #136]	; 0x88
 8022f68:	415b      	adcs	r3, r3
 8022f6a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 8022f6e:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 8022f72:	4621      	mov	r1, r4
 8022f74:	eb12 0a01 	adds.w	sl, r2, r1
 8022f78:	4629      	mov	r1, r5
 8022f7a:	eb43 0b01 	adc.w	fp, r3, r1
 8022f7e:	f04f 0200 	mov.w	r2, #0
 8022f82:	f04f 0300 	mov.w	r3, #0
 8022f86:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8022f8a:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8022f8e:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8022f92:	4692      	mov	sl, r2
 8022f94:	469b      	mov	fp, r3
 8022f96:	4623      	mov	r3, r4
 8022f98:	eb1a 0303 	adds.w	r3, sl, r3
 8022f9c:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 8022fa0:	462b      	mov	r3, r5
 8022fa2:	eb4b 0303 	adc.w	r3, fp, r3
 8022fa6:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 8022faa:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8022fae:	685b      	ldr	r3, [r3, #4]
 8022fb0:	2200      	movs	r2, #0
 8022fb2:	f8c7 3198 	str.w	r3, [r7, #408]	; 0x198
 8022fb6:	f8c7 219c 	str.w	r2, [r7, #412]	; 0x19c
 8022fba:	e9d7 1266 	ldrd	r1, r2, [r7, #408]	; 0x198
 8022fbe:	460b      	mov	r3, r1
 8022fc0:	18db      	adds	r3, r3, r3
 8022fc2:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8022fc6:	4613      	mov	r3, r2
 8022fc8:	eb42 0303 	adc.w	r3, r2, r3
 8022fcc:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8022fd0:	e9d7 2320 	ldrd	r2, r3, [r7, #128]	; 0x80
 8022fd4:	e9d7 0168 	ldrd	r0, r1, [r7, #416]	; 0x1a0
 8022fd8:	f7ee f9be 	bl	8011358 <__aeabi_uldivmod>
 8022fdc:	4602      	mov	r2, r0
 8022fde:	460b      	mov	r3, r1
 8022fe0:	4b61      	ldr	r3, [pc, #388]	; (8023168 <UART_SetConfig+0x528>)
 8022fe2:	fba3 2302 	umull	r2, r3, r3, r2
 8022fe6:	095b      	lsrs	r3, r3, #5
 8022fe8:	011c      	lsls	r4, r3, #4
 8022fea:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8022fee:	2200      	movs	r2, #0
 8022ff0:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
 8022ff4:	f8c7 2194 	str.w	r2, [r7, #404]	; 0x194
 8022ff8:	e9d7 8964 	ldrd	r8, r9, [r7, #400]	; 0x190
 8022ffc:	4642      	mov	r2, r8
 8022ffe:	464b      	mov	r3, r9
 8023000:	1891      	adds	r1, r2, r2
 8023002:	67b9      	str	r1, [r7, #120]	; 0x78
 8023004:	415b      	adcs	r3, r3
 8023006:	67fb      	str	r3, [r7, #124]	; 0x7c
 8023008:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	; 0x78
 802300c:	4641      	mov	r1, r8
 802300e:	1851      	adds	r1, r2, r1
 8023010:	6739      	str	r1, [r7, #112]	; 0x70
 8023012:	4649      	mov	r1, r9
 8023014:	414b      	adcs	r3, r1
 8023016:	677b      	str	r3, [r7, #116]	; 0x74
 8023018:	f04f 0200 	mov.w	r2, #0
 802301c:	f04f 0300 	mov.w	r3, #0
 8023020:	e9d7 ab1c 	ldrd	sl, fp, [r7, #112]	; 0x70
 8023024:	4659      	mov	r1, fp
 8023026:	00cb      	lsls	r3, r1, #3
 8023028:	4651      	mov	r1, sl
 802302a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 802302e:	4651      	mov	r1, sl
 8023030:	00ca      	lsls	r2, r1, #3
 8023032:	4610      	mov	r0, r2
 8023034:	4619      	mov	r1, r3
 8023036:	4603      	mov	r3, r0
 8023038:	4642      	mov	r2, r8
 802303a:	189b      	adds	r3, r3, r2
 802303c:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
 8023040:	464b      	mov	r3, r9
 8023042:	460a      	mov	r2, r1
 8023044:	eb42 0303 	adc.w	r3, r2, r3
 8023048:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
 802304c:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8023050:	685b      	ldr	r3, [r3, #4]
 8023052:	2200      	movs	r2, #0
 8023054:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 8023058:	f8c7 2184 	str.w	r2, [r7, #388]	; 0x184
 802305c:	e9d7 1260 	ldrd	r1, r2, [r7, #384]	; 0x180
 8023060:	460b      	mov	r3, r1
 8023062:	18db      	adds	r3, r3, r3
 8023064:	66bb      	str	r3, [r7, #104]	; 0x68
 8023066:	4613      	mov	r3, r2
 8023068:	eb42 0303 	adc.w	r3, r2, r3
 802306c:	66fb      	str	r3, [r7, #108]	; 0x6c
 802306e:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	; 0x68
 8023072:	e9d7 0162 	ldrd	r0, r1, [r7, #392]	; 0x188
 8023076:	f7ee f96f 	bl	8011358 <__aeabi_uldivmod>
 802307a:	4602      	mov	r2, r0
 802307c:	460b      	mov	r3, r1
 802307e:	4611      	mov	r1, r2
 8023080:	4b39      	ldr	r3, [pc, #228]	; (8023168 <UART_SetConfig+0x528>)
 8023082:	fba3 2301 	umull	r2, r3, r3, r1
 8023086:	095b      	lsrs	r3, r3, #5
 8023088:	2264      	movs	r2, #100	; 0x64
 802308a:	fb02 f303 	mul.w	r3, r2, r3
 802308e:	1acb      	subs	r3, r1, r3
 8023090:	00db      	lsls	r3, r3, #3
 8023092:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8023096:	4b34      	ldr	r3, [pc, #208]	; (8023168 <UART_SetConfig+0x528>)
 8023098:	fba3 2302 	umull	r2, r3, r3, r2
 802309c:	095b      	lsrs	r3, r3, #5
 802309e:	005b      	lsls	r3, r3, #1
 80230a0:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80230a4:	441c      	add	r4, r3
 80230a6:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80230aa:	2200      	movs	r2, #0
 80230ac:	f8c7 3178 	str.w	r3, [r7, #376]	; 0x178
 80230b0:	f8c7 217c 	str.w	r2, [r7, #380]	; 0x17c
 80230b4:	e9d7 895e 	ldrd	r8, r9, [r7, #376]	; 0x178
 80230b8:	4642      	mov	r2, r8
 80230ba:	464b      	mov	r3, r9
 80230bc:	1891      	adds	r1, r2, r2
 80230be:	6639      	str	r1, [r7, #96]	; 0x60
 80230c0:	415b      	adcs	r3, r3
 80230c2:	667b      	str	r3, [r7, #100]	; 0x64
 80230c4:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
 80230c8:	4641      	mov	r1, r8
 80230ca:	1851      	adds	r1, r2, r1
 80230cc:	65b9      	str	r1, [r7, #88]	; 0x58
 80230ce:	4649      	mov	r1, r9
 80230d0:	414b      	adcs	r3, r1
 80230d2:	65fb      	str	r3, [r7, #92]	; 0x5c
 80230d4:	f04f 0200 	mov.w	r2, #0
 80230d8:	f04f 0300 	mov.w	r3, #0
 80230dc:	e9d7 ab16 	ldrd	sl, fp, [r7, #88]	; 0x58
 80230e0:	4659      	mov	r1, fp
 80230e2:	00cb      	lsls	r3, r1, #3
 80230e4:	4651      	mov	r1, sl
 80230e6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80230ea:	4651      	mov	r1, sl
 80230ec:	00ca      	lsls	r2, r1, #3
 80230ee:	4610      	mov	r0, r2
 80230f0:	4619      	mov	r1, r3
 80230f2:	4603      	mov	r3, r0
 80230f4:	4642      	mov	r2, r8
 80230f6:	189b      	adds	r3, r3, r2
 80230f8:	f8c7 3170 	str.w	r3, [r7, #368]	; 0x170
 80230fc:	464b      	mov	r3, r9
 80230fe:	460a      	mov	r2, r1
 8023100:	eb42 0303 	adc.w	r3, r2, r3
 8023104:	f8c7 3174 	str.w	r3, [r7, #372]	; 0x174
 8023108:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 802310c:	685b      	ldr	r3, [r3, #4]
 802310e:	2200      	movs	r2, #0
 8023110:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
 8023114:	f8c7 216c 	str.w	r2, [r7, #364]	; 0x16c
 8023118:	e9d7 125a 	ldrd	r1, r2, [r7, #360]	; 0x168
 802311c:	460b      	mov	r3, r1
 802311e:	18db      	adds	r3, r3, r3
 8023120:	653b      	str	r3, [r7, #80]	; 0x50
 8023122:	4613      	mov	r3, r2
 8023124:	eb42 0303 	adc.w	r3, r2, r3
 8023128:	657b      	str	r3, [r7, #84]	; 0x54
 802312a:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 802312e:	e9d7 015c 	ldrd	r0, r1, [r7, #368]	; 0x170
 8023132:	f7ee f911 	bl	8011358 <__aeabi_uldivmod>
 8023136:	4602      	mov	r2, r0
 8023138:	460b      	mov	r3, r1
 802313a:	4b0b      	ldr	r3, [pc, #44]	; (8023168 <UART_SetConfig+0x528>)
 802313c:	fba3 1302 	umull	r1, r3, r3, r2
 8023140:	095b      	lsrs	r3, r3, #5
 8023142:	2164      	movs	r1, #100	; 0x64
 8023144:	fb01 f303 	mul.w	r3, r1, r3
 8023148:	1ad3      	subs	r3, r2, r3
 802314a:	00db      	lsls	r3, r3, #3
 802314c:	3332      	adds	r3, #50	; 0x32
 802314e:	4a06      	ldr	r2, [pc, #24]	; (8023168 <UART_SetConfig+0x528>)
 8023150:	fba2 2303 	umull	r2, r3, r2, r3
 8023154:	095b      	lsrs	r3, r3, #5
 8023156:	f003 0207 	and.w	r2, r3, #7
 802315a:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 802315e:	681b      	ldr	r3, [r3, #0]
 8023160:	4422      	add	r2, r4
 8023162:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 8023164:	e232      	b.n	80235cc <UART_SetConfig+0x98c>
 8023166:	bf00      	nop
 8023168:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 802316c:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8023170:	681a      	ldr	r2, [r3, #0]
 8023172:	4b8d      	ldr	r3, [pc, #564]	; (80233a8 <UART_SetConfig+0x768>)
 8023174:	429a      	cmp	r2, r3
 8023176:	d006      	beq.n	8023186 <UART_SetConfig+0x546>
 8023178:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 802317c:	681a      	ldr	r2, [r3, #0]
 802317e:	4b8b      	ldr	r3, [pc, #556]	; (80233ac <UART_SetConfig+0x76c>)
 8023180:	429a      	cmp	r2, r3
 8023182:	f040 8117 	bne.w	80233b4 <UART_SetConfig+0x774>
      pclk = HAL_RCC_GetPCLK2Freq();
 8023186:	f7fb ffdd 	bl	801f144 <HAL_RCC_GetPCLK2Freq>
 802318a:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 802318e:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8023192:	2200      	movs	r2, #0
 8023194:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
 8023198:	f8c7 2164 	str.w	r2, [r7, #356]	; 0x164
 802319c:	e9d7 4558 	ldrd	r4, r5, [r7, #352]	; 0x160
 80231a0:	4622      	mov	r2, r4
 80231a2:	462b      	mov	r3, r5
 80231a4:	1891      	adds	r1, r2, r2
 80231a6:	64b9      	str	r1, [r7, #72]	; 0x48
 80231a8:	415b      	adcs	r3, r3
 80231aa:	64fb      	str	r3, [r7, #76]	; 0x4c
 80231ac:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 80231b0:	4621      	mov	r1, r4
 80231b2:	eb12 0801 	adds.w	r8, r2, r1
 80231b6:	4629      	mov	r1, r5
 80231b8:	eb43 0901 	adc.w	r9, r3, r1
 80231bc:	f04f 0200 	mov.w	r2, #0
 80231c0:	f04f 0300 	mov.w	r3, #0
 80231c4:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80231c8:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80231cc:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80231d0:	4690      	mov	r8, r2
 80231d2:	4699      	mov	r9, r3
 80231d4:	4623      	mov	r3, r4
 80231d6:	eb18 0303 	adds.w	r3, r8, r3
 80231da:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
 80231de:	462b      	mov	r3, r5
 80231e0:	eb49 0303 	adc.w	r3, r9, r3
 80231e4:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
 80231e8:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 80231ec:	685b      	ldr	r3, [r3, #4]
 80231ee:	2200      	movs	r2, #0
 80231f0:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 80231f4:	f8c7 2154 	str.w	r2, [r7, #340]	; 0x154
 80231f8:	f04f 0200 	mov.w	r2, #0
 80231fc:	f04f 0300 	mov.w	r3, #0
 8023200:	e9d7 4554 	ldrd	r4, r5, [r7, #336]	; 0x150
 8023204:	4629      	mov	r1, r5
 8023206:	008b      	lsls	r3, r1, #2
 8023208:	4621      	mov	r1, r4
 802320a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 802320e:	4621      	mov	r1, r4
 8023210:	008a      	lsls	r2, r1, #2
 8023212:	e9d7 0156 	ldrd	r0, r1, [r7, #344]	; 0x158
 8023216:	f7ee f89f 	bl	8011358 <__aeabi_uldivmod>
 802321a:	4602      	mov	r2, r0
 802321c:	460b      	mov	r3, r1
 802321e:	4b64      	ldr	r3, [pc, #400]	; (80233b0 <UART_SetConfig+0x770>)
 8023220:	fba3 2302 	umull	r2, r3, r3, r2
 8023224:	095b      	lsrs	r3, r3, #5
 8023226:	011c      	lsls	r4, r3, #4
 8023228:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 802322c:	2200      	movs	r2, #0
 802322e:	f8c7 3148 	str.w	r3, [r7, #328]	; 0x148
 8023232:	f8c7 214c 	str.w	r2, [r7, #332]	; 0x14c
 8023236:	e9d7 8952 	ldrd	r8, r9, [r7, #328]	; 0x148
 802323a:	4642      	mov	r2, r8
 802323c:	464b      	mov	r3, r9
 802323e:	1891      	adds	r1, r2, r2
 8023240:	6439      	str	r1, [r7, #64]	; 0x40
 8023242:	415b      	adcs	r3, r3
 8023244:	647b      	str	r3, [r7, #68]	; 0x44
 8023246:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 802324a:	4641      	mov	r1, r8
 802324c:	1851      	adds	r1, r2, r1
 802324e:	63b9      	str	r1, [r7, #56]	; 0x38
 8023250:	4649      	mov	r1, r9
 8023252:	414b      	adcs	r3, r1
 8023254:	63fb      	str	r3, [r7, #60]	; 0x3c
 8023256:	f04f 0200 	mov.w	r2, #0
 802325a:	f04f 0300 	mov.w	r3, #0
 802325e:	e9d7 ab0e 	ldrd	sl, fp, [r7, #56]	; 0x38
 8023262:	4659      	mov	r1, fp
 8023264:	00cb      	lsls	r3, r1, #3
 8023266:	4651      	mov	r1, sl
 8023268:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 802326c:	4651      	mov	r1, sl
 802326e:	00ca      	lsls	r2, r1, #3
 8023270:	4610      	mov	r0, r2
 8023272:	4619      	mov	r1, r3
 8023274:	4603      	mov	r3, r0
 8023276:	4642      	mov	r2, r8
 8023278:	189b      	adds	r3, r3, r2
 802327a:	f8c7 3140 	str.w	r3, [r7, #320]	; 0x140
 802327e:	464b      	mov	r3, r9
 8023280:	460a      	mov	r2, r1
 8023282:	eb42 0303 	adc.w	r3, r2, r3
 8023286:	f8c7 3144 	str.w	r3, [r7, #324]	; 0x144
 802328a:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 802328e:	685b      	ldr	r3, [r3, #4]
 8023290:	2200      	movs	r2, #0
 8023292:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
 8023296:	f8c7 213c 	str.w	r2, [r7, #316]	; 0x13c
 802329a:	f04f 0200 	mov.w	r2, #0
 802329e:	f04f 0300 	mov.w	r3, #0
 80232a2:	e9d7 894e 	ldrd	r8, r9, [r7, #312]	; 0x138
 80232a6:	4649      	mov	r1, r9
 80232a8:	008b      	lsls	r3, r1, #2
 80232aa:	4641      	mov	r1, r8
 80232ac:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80232b0:	4641      	mov	r1, r8
 80232b2:	008a      	lsls	r2, r1, #2
 80232b4:	e9d7 0150 	ldrd	r0, r1, [r7, #320]	; 0x140
 80232b8:	f7ee f84e 	bl	8011358 <__aeabi_uldivmod>
 80232bc:	4602      	mov	r2, r0
 80232be:	460b      	mov	r3, r1
 80232c0:	4b3b      	ldr	r3, [pc, #236]	; (80233b0 <UART_SetConfig+0x770>)
 80232c2:	fba3 1302 	umull	r1, r3, r3, r2
 80232c6:	095b      	lsrs	r3, r3, #5
 80232c8:	2164      	movs	r1, #100	; 0x64
 80232ca:	fb01 f303 	mul.w	r3, r1, r3
 80232ce:	1ad3      	subs	r3, r2, r3
 80232d0:	011b      	lsls	r3, r3, #4
 80232d2:	3332      	adds	r3, #50	; 0x32
 80232d4:	4a36      	ldr	r2, [pc, #216]	; (80233b0 <UART_SetConfig+0x770>)
 80232d6:	fba2 2303 	umull	r2, r3, r2, r3
 80232da:	095b      	lsrs	r3, r3, #5
 80232dc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80232e0:	441c      	add	r4, r3
 80232e2:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80232e6:	2200      	movs	r2, #0
 80232e8:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
 80232ec:	f8c7 2134 	str.w	r2, [r7, #308]	; 0x134
 80232f0:	e9d7 894c 	ldrd	r8, r9, [r7, #304]	; 0x130
 80232f4:	4642      	mov	r2, r8
 80232f6:	464b      	mov	r3, r9
 80232f8:	1891      	adds	r1, r2, r2
 80232fa:	6339      	str	r1, [r7, #48]	; 0x30
 80232fc:	415b      	adcs	r3, r3
 80232fe:	637b      	str	r3, [r7, #52]	; 0x34
 8023300:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8023304:	4641      	mov	r1, r8
 8023306:	1851      	adds	r1, r2, r1
 8023308:	62b9      	str	r1, [r7, #40]	; 0x28
 802330a:	4649      	mov	r1, r9
 802330c:	414b      	adcs	r3, r1
 802330e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8023310:	f04f 0200 	mov.w	r2, #0
 8023314:	f04f 0300 	mov.w	r3, #0
 8023318:	e9d7 ab0a 	ldrd	sl, fp, [r7, #40]	; 0x28
 802331c:	4659      	mov	r1, fp
 802331e:	00cb      	lsls	r3, r1, #3
 8023320:	4651      	mov	r1, sl
 8023322:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8023326:	4651      	mov	r1, sl
 8023328:	00ca      	lsls	r2, r1, #3
 802332a:	4610      	mov	r0, r2
 802332c:	4619      	mov	r1, r3
 802332e:	4603      	mov	r3, r0
 8023330:	4642      	mov	r2, r8
 8023332:	189b      	adds	r3, r3, r2
 8023334:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
 8023338:	464b      	mov	r3, r9
 802333a:	460a      	mov	r2, r1
 802333c:	eb42 0303 	adc.w	r3, r2, r3
 8023340:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
 8023344:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8023348:	685b      	ldr	r3, [r3, #4]
 802334a:	2200      	movs	r2, #0
 802334c:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 8023350:	f8c7 2124 	str.w	r2, [r7, #292]	; 0x124
 8023354:	f04f 0200 	mov.w	r2, #0
 8023358:	f04f 0300 	mov.w	r3, #0
 802335c:	e9d7 8948 	ldrd	r8, r9, [r7, #288]	; 0x120
 8023360:	4649      	mov	r1, r9
 8023362:	008b      	lsls	r3, r1, #2
 8023364:	4641      	mov	r1, r8
 8023366:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 802336a:	4641      	mov	r1, r8
 802336c:	008a      	lsls	r2, r1, #2
 802336e:	e9d7 014a 	ldrd	r0, r1, [r7, #296]	; 0x128
 8023372:	f7ed fff1 	bl	8011358 <__aeabi_uldivmod>
 8023376:	4602      	mov	r2, r0
 8023378:	460b      	mov	r3, r1
 802337a:	4b0d      	ldr	r3, [pc, #52]	; (80233b0 <UART_SetConfig+0x770>)
 802337c:	fba3 1302 	umull	r1, r3, r3, r2
 8023380:	095b      	lsrs	r3, r3, #5
 8023382:	2164      	movs	r1, #100	; 0x64
 8023384:	fb01 f303 	mul.w	r3, r1, r3
 8023388:	1ad3      	subs	r3, r2, r3
 802338a:	011b      	lsls	r3, r3, #4
 802338c:	3332      	adds	r3, #50	; 0x32
 802338e:	4a08      	ldr	r2, [pc, #32]	; (80233b0 <UART_SetConfig+0x770>)
 8023390:	fba2 2303 	umull	r2, r3, r2, r3
 8023394:	095b      	lsrs	r3, r3, #5
 8023396:	f003 020f 	and.w	r2, r3, #15
 802339a:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 802339e:	681b      	ldr	r3, [r3, #0]
 80233a0:	4422      	add	r2, r4
 80233a2:	609a      	str	r2, [r3, #8]
 80233a4:	e112      	b.n	80235cc <UART_SetConfig+0x98c>
 80233a6:	bf00      	nop
 80233a8:	40011000 	.word	0x40011000
 80233ac:	40011400 	.word	0x40011400
 80233b0:	51eb851f 	.word	0x51eb851f
      pclk = HAL_RCC_GetPCLK1Freq();
 80233b4:	f7fb feb2 	bl	801f11c <HAL_RCC_GetPCLK1Freq>
 80233b8:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80233bc:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80233c0:	2200      	movs	r2, #0
 80233c2:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
 80233c6:	f8c7 211c 	str.w	r2, [r7, #284]	; 0x11c
 80233ca:	e9d7 8946 	ldrd	r8, r9, [r7, #280]	; 0x118
 80233ce:	4642      	mov	r2, r8
 80233d0:	464b      	mov	r3, r9
 80233d2:	1891      	adds	r1, r2, r2
 80233d4:	6239      	str	r1, [r7, #32]
 80233d6:	415b      	adcs	r3, r3
 80233d8:	627b      	str	r3, [r7, #36]	; 0x24
 80233da:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80233de:	4641      	mov	r1, r8
 80233e0:	1854      	adds	r4, r2, r1
 80233e2:	4649      	mov	r1, r9
 80233e4:	eb43 0501 	adc.w	r5, r3, r1
 80233e8:	f04f 0200 	mov.w	r2, #0
 80233ec:	f04f 0300 	mov.w	r3, #0
 80233f0:	00eb      	lsls	r3, r5, #3
 80233f2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80233f6:	00e2      	lsls	r2, r4, #3
 80233f8:	4614      	mov	r4, r2
 80233fa:	461d      	mov	r5, r3
 80233fc:	4643      	mov	r3, r8
 80233fe:	18e3      	adds	r3, r4, r3
 8023400:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
 8023404:	464b      	mov	r3, r9
 8023406:	eb45 0303 	adc.w	r3, r5, r3
 802340a:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
 802340e:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8023412:	685b      	ldr	r3, [r3, #4]
 8023414:	2200      	movs	r2, #0
 8023416:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 802341a:	f8c7 210c 	str.w	r2, [r7, #268]	; 0x10c
 802341e:	f04f 0200 	mov.w	r2, #0
 8023422:	f04f 0300 	mov.w	r3, #0
 8023426:	e9d7 4542 	ldrd	r4, r5, [r7, #264]	; 0x108
 802342a:	4629      	mov	r1, r5
 802342c:	008b      	lsls	r3, r1, #2
 802342e:	4621      	mov	r1, r4
 8023430:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8023434:	4621      	mov	r1, r4
 8023436:	008a      	lsls	r2, r1, #2
 8023438:	e9d7 0144 	ldrd	r0, r1, [r7, #272]	; 0x110
 802343c:	f7ed ff8c 	bl	8011358 <__aeabi_uldivmod>
 8023440:	4602      	mov	r2, r0
 8023442:	460b      	mov	r3, r1
 8023444:	4b64      	ldr	r3, [pc, #400]	; (80235d8 <UART_SetConfig+0x998>)
 8023446:	fba3 2302 	umull	r2, r3, r3, r2
 802344a:	095b      	lsrs	r3, r3, #5
 802344c:	011c      	lsls	r4, r3, #4
 802344e:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8023452:	2200      	movs	r2, #0
 8023454:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 8023458:	f8c7 2104 	str.w	r2, [r7, #260]	; 0x104
 802345c:	e9d7 8940 	ldrd	r8, r9, [r7, #256]	; 0x100
 8023460:	4642      	mov	r2, r8
 8023462:	464b      	mov	r3, r9
 8023464:	1891      	adds	r1, r2, r2
 8023466:	61b9      	str	r1, [r7, #24]
 8023468:	415b      	adcs	r3, r3
 802346a:	61fb      	str	r3, [r7, #28]
 802346c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8023470:	4641      	mov	r1, r8
 8023472:	1851      	adds	r1, r2, r1
 8023474:	6139      	str	r1, [r7, #16]
 8023476:	4649      	mov	r1, r9
 8023478:	414b      	adcs	r3, r1
 802347a:	617b      	str	r3, [r7, #20]
 802347c:	f04f 0200 	mov.w	r2, #0
 8023480:	f04f 0300 	mov.w	r3, #0
 8023484:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8023488:	4659      	mov	r1, fp
 802348a:	00cb      	lsls	r3, r1, #3
 802348c:	4651      	mov	r1, sl
 802348e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8023492:	4651      	mov	r1, sl
 8023494:	00ca      	lsls	r2, r1, #3
 8023496:	4610      	mov	r0, r2
 8023498:	4619      	mov	r1, r3
 802349a:	4603      	mov	r3, r0
 802349c:	4642      	mov	r2, r8
 802349e:	189b      	adds	r3, r3, r2
 80234a0:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 80234a4:	464b      	mov	r3, r9
 80234a6:	460a      	mov	r2, r1
 80234a8:	eb42 0303 	adc.w	r3, r2, r3
 80234ac:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 80234b0:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 80234b4:	685b      	ldr	r3, [r3, #4]
 80234b6:	2200      	movs	r2, #0
 80234b8:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 80234bc:	f8c7 20f4 	str.w	r2, [r7, #244]	; 0xf4
 80234c0:	f04f 0200 	mov.w	r2, #0
 80234c4:	f04f 0300 	mov.w	r3, #0
 80234c8:	e9d7 893c 	ldrd	r8, r9, [r7, #240]	; 0xf0
 80234cc:	4649      	mov	r1, r9
 80234ce:	008b      	lsls	r3, r1, #2
 80234d0:	4641      	mov	r1, r8
 80234d2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80234d6:	4641      	mov	r1, r8
 80234d8:	008a      	lsls	r2, r1, #2
 80234da:	e9d7 013e 	ldrd	r0, r1, [r7, #248]	; 0xf8
 80234de:	f7ed ff3b 	bl	8011358 <__aeabi_uldivmod>
 80234e2:	4602      	mov	r2, r0
 80234e4:	460b      	mov	r3, r1
 80234e6:	4b3c      	ldr	r3, [pc, #240]	; (80235d8 <UART_SetConfig+0x998>)
 80234e8:	fba3 1302 	umull	r1, r3, r3, r2
 80234ec:	095b      	lsrs	r3, r3, #5
 80234ee:	2164      	movs	r1, #100	; 0x64
 80234f0:	fb01 f303 	mul.w	r3, r1, r3
 80234f4:	1ad3      	subs	r3, r2, r3
 80234f6:	011b      	lsls	r3, r3, #4
 80234f8:	3332      	adds	r3, #50	; 0x32
 80234fa:	4a37      	ldr	r2, [pc, #220]	; (80235d8 <UART_SetConfig+0x998>)
 80234fc:	fba2 2303 	umull	r2, r3, r2, r3
 8023500:	095b      	lsrs	r3, r3, #5
 8023502:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8023506:	441c      	add	r4, r3
 8023508:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 802350c:	2200      	movs	r2, #0
 802350e:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8023512:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8023516:	e9d7 893a 	ldrd	r8, r9, [r7, #232]	; 0xe8
 802351a:	4642      	mov	r2, r8
 802351c:	464b      	mov	r3, r9
 802351e:	1891      	adds	r1, r2, r2
 8023520:	60b9      	str	r1, [r7, #8]
 8023522:	415b      	adcs	r3, r3
 8023524:	60fb      	str	r3, [r7, #12]
 8023526:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 802352a:	4641      	mov	r1, r8
 802352c:	1851      	adds	r1, r2, r1
 802352e:	6039      	str	r1, [r7, #0]
 8023530:	4649      	mov	r1, r9
 8023532:	414b      	adcs	r3, r1
 8023534:	607b      	str	r3, [r7, #4]
 8023536:	f04f 0200 	mov.w	r2, #0
 802353a:	f04f 0300 	mov.w	r3, #0
 802353e:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8023542:	4659      	mov	r1, fp
 8023544:	00cb      	lsls	r3, r1, #3
 8023546:	4651      	mov	r1, sl
 8023548:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 802354c:	4651      	mov	r1, sl
 802354e:	00ca      	lsls	r2, r1, #3
 8023550:	4610      	mov	r0, r2
 8023552:	4619      	mov	r1, r3
 8023554:	4603      	mov	r3, r0
 8023556:	4642      	mov	r2, r8
 8023558:	189b      	adds	r3, r3, r2
 802355a:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 802355e:	464b      	mov	r3, r9
 8023560:	460a      	mov	r2, r1
 8023562:	eb42 0303 	adc.w	r3, r2, r3
 8023566:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 802356a:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 802356e:	685b      	ldr	r3, [r3, #4]
 8023570:	2200      	movs	r2, #0
 8023572:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8023576:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 802357a:	f04f 0200 	mov.w	r2, #0
 802357e:	f04f 0300 	mov.w	r3, #0
 8023582:	e9d7 8936 	ldrd	r8, r9, [r7, #216]	; 0xd8
 8023586:	4649      	mov	r1, r9
 8023588:	008b      	lsls	r3, r1, #2
 802358a:	4641      	mov	r1, r8
 802358c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8023590:	4641      	mov	r1, r8
 8023592:	008a      	lsls	r2, r1, #2
 8023594:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8023598:	f7ed fede 	bl	8011358 <__aeabi_uldivmod>
 802359c:	4602      	mov	r2, r0
 802359e:	460b      	mov	r3, r1
 80235a0:	4b0d      	ldr	r3, [pc, #52]	; (80235d8 <UART_SetConfig+0x998>)
 80235a2:	fba3 1302 	umull	r1, r3, r3, r2
 80235a6:	095b      	lsrs	r3, r3, #5
 80235a8:	2164      	movs	r1, #100	; 0x64
 80235aa:	fb01 f303 	mul.w	r3, r1, r3
 80235ae:	1ad3      	subs	r3, r2, r3
 80235b0:	011b      	lsls	r3, r3, #4
 80235b2:	3332      	adds	r3, #50	; 0x32
 80235b4:	4a08      	ldr	r2, [pc, #32]	; (80235d8 <UART_SetConfig+0x998>)
 80235b6:	fba2 2303 	umull	r2, r3, r2, r3
 80235ba:	095b      	lsrs	r3, r3, #5
 80235bc:	f003 020f 	and.w	r2, r3, #15
 80235c0:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 80235c4:	681b      	ldr	r3, [r3, #0]
 80235c6:	4422      	add	r2, r4
 80235c8:	609a      	str	r2, [r3, #8]
}
 80235ca:	e7ff      	b.n	80235cc <UART_SetConfig+0x98c>
 80235cc:	bf00      	nop
 80235ce:	f507 7702 	add.w	r7, r7, #520	; 0x208
 80235d2:	46bd      	mov	sp, r7
 80235d4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80235d8:	51eb851f 	.word	0x51eb851f

080235dc <SDIO_Init>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  Init: SDMMC initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_Init(SDIO_TypeDef *SDIOx, SDIO_InitTypeDef Init)
{
 80235dc:	b084      	sub	sp, #16
 80235de:	b480      	push	{r7}
 80235e0:	b085      	sub	sp, #20
 80235e2:	af00      	add	r7, sp, #0
 80235e4:	6078      	str	r0, [r7, #4]
 80235e6:	f107 001c 	add.w	r0, r7, #28
 80235ea:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
 80235ee:	2300      	movs	r3, #0
 80235f0:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_BUS_WIDE(Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(Init.ClockDiv));
  
  /* Set SDMMC configuration parameters */
  tmpreg |= (Init.ClockEdge           |\
 80235f2:	69fa      	ldr	r2, [r7, #28]
             Init.ClockBypass         |\
 80235f4:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           |\
 80235f6:	431a      	orrs	r2, r3
             Init.ClockPowerSave      |\
 80235f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
             Init.ClockBypass         |\
 80235fa:	431a      	orrs	r2, r3
             Init.BusWide             |\
 80235fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
             Init.ClockPowerSave      |\
 80235fe:	431a      	orrs	r2, r3
             Init.HardwareFlowControl |\
 8023600:	6afb      	ldr	r3, [r7, #44]	; 0x2c
             Init.BusWide             |\
 8023602:	431a      	orrs	r2, r3
             Init.ClockDiv
 8023604:	6b3b      	ldr	r3, [r7, #48]	; 0x30
             Init.HardwareFlowControl |\
 8023606:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           |\
 8023608:	68fa      	ldr	r2, [r7, #12]
 802360a:	4313      	orrs	r3, r2
 802360c:	60fb      	str	r3, [r7, #12]
             ); 
  
  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDIOx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);  
 802360e:	687b      	ldr	r3, [r7, #4]
 8023610:	685b      	ldr	r3, [r3, #4]
 8023612:	f423 43fd 	bic.w	r3, r3, #32384	; 0x7e80
 8023616:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 802361a:	68fa      	ldr	r2, [r7, #12]
 802361c:	431a      	orrs	r2, r3
 802361e:	687b      	ldr	r3, [r7, #4]
 8023620:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 8023622:	2300      	movs	r3, #0
}
 8023624:	4618      	mov	r0, r3
 8023626:	3714      	adds	r7, #20
 8023628:	46bd      	mov	sp, r7
 802362a:	f85d 7b04 	ldr.w	r7, [sp], #4
 802362e:	b004      	add	sp, #16
 8023630:	4770      	bx	lr

08023632 <SDIO_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling) 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDIO_ReadFIFO(SDIO_TypeDef *SDIOx)
{
 8023632:	b480      	push	{r7}
 8023634:	b083      	sub	sp, #12
 8023636:	af00      	add	r7, sp, #0
 8023638:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */ 
  return (SDIOx->FIFO);
 802363a:	687b      	ldr	r3, [r7, #4]
 802363c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
}
 8023640:	4618      	mov	r0, r3
 8023642:	370c      	adds	r7, #12
 8023644:	46bd      	mov	sp, r7
 8023646:	f85d 7b04 	ldr.w	r7, [sp], #4
 802364a:	4770      	bx	lr

0802364c <SDIO_WriteFIFO>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  pWriteData: pointer to data to write
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_WriteFIFO(SDIO_TypeDef *SDIOx, uint32_t *pWriteData)
{ 
 802364c:	b480      	push	{r7}
 802364e:	b083      	sub	sp, #12
 8023650:	af00      	add	r7, sp, #0
 8023652:	6078      	str	r0, [r7, #4]
 8023654:	6039      	str	r1, [r7, #0]
  /* Write data to FIFO */ 
  SDIOx->FIFO = *pWriteData;
 8023656:	683b      	ldr	r3, [r7, #0]
 8023658:	681a      	ldr	r2, [r3, #0]
 802365a:	687b      	ldr	r3, [r7, #4]
 802365c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8023660:	2300      	movs	r3, #0
}
 8023662:	4618      	mov	r0, r3
 8023664:	370c      	adds	r7, #12
 8023666:	46bd      	mov	sp, r7
 8023668:	f85d 7b04 	ldr.w	r7, [sp], #4
 802366c:	4770      	bx	lr

0802366e <SDIO_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON. 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_PowerState_ON(SDIO_TypeDef *SDIOx)
{  
 802366e:	b580      	push	{r7, lr}
 8023670:	b082      	sub	sp, #8
 8023672:	af00      	add	r7, sp, #0
 8023674:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */ 
  SDIOx->POWER = SDIO_POWER_PWRCTRL;
 8023676:	687b      	ldr	r3, [r7, #4]
 8023678:	2203      	movs	r2, #3
 802367a:	601a      	str	r2, [r3, #0]

  /* 1ms: required power up waiting time before starting the SD initialization
  sequence */
  HAL_Delay(2);
 802367c:	2002      	movs	r0, #2
 802367e:	f7f9 f8ed 	bl	801c85c <HAL_Delay>
  
  return HAL_OK;
 8023682:	2300      	movs	r3, #0
}
 8023684:	4618      	mov	r0, r3
 8023686:	3708      	adds	r7, #8
 8023688:	46bd      	mov	sp, r7
 802368a:	bd80      	pop	{r7, pc}

0802368c <SDIO_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON 
  */
uint32_t SDIO_GetPowerState(SDIO_TypeDef *SDIOx)  
{
 802368c:	b480      	push	{r7}
 802368e:	b083      	sub	sp, #12
 8023690:	af00      	add	r7, sp, #0
 8023692:	6078      	str	r0, [r7, #4]
  return (SDIOx->POWER & SDIO_POWER_PWRCTRL);
 8023694:	687b      	ldr	r3, [r7, #4]
 8023696:	681b      	ldr	r3, [r3, #0]
 8023698:	f003 0303 	and.w	r3, r3, #3
}
 802369c:	4618      	mov	r0, r3
 802369e:	370c      	adds	r7, #12
 80236a0:	46bd      	mov	sp, r7
 80236a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80236a6:	4770      	bx	lr

080236a8 <SDIO_SendCommand>:
  * @param  Command: pointer to a SDIO_CmdInitTypeDef structure that contains 
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_SendCommand(SDIO_TypeDef *SDIOx, SDIO_CmdInitTypeDef *Command)
{
 80236a8:	b480      	push	{r7}
 80236aa:	b085      	sub	sp, #20
 80236ac:	af00      	add	r7, sp, #0
 80236ae:	6078      	str	r0, [r7, #4]
 80236b0:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 80236b2:	2300      	movs	r3, #0
 80236b4:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_RESPONSE(Command->Response));
  assert_param(IS_SDIO_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDIO_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDIOx->ARG = Command->Argument;
 80236b6:	683b      	ldr	r3, [r7, #0]
 80236b8:	681a      	ldr	r2, [r3, #0]
 80236ba:	687b      	ldr	r3, [r7, #4]
 80236bc:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 80236be:	683b      	ldr	r3, [r7, #0]
 80236c0:	685a      	ldr	r2, [r3, #4]
                       Command->Response         |\
 80236c2:	683b      	ldr	r3, [r7, #0]
 80236c4:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 80236c6:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt |\
 80236c8:	683b      	ldr	r3, [r7, #0]
 80236ca:	68db      	ldr	r3, [r3, #12]
                       Command->Response         |\
 80236cc:	431a      	orrs	r2, r3
                       Command->CPSM);
 80236ce:	683b      	ldr	r3, [r7, #0]
 80236d0:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt |\
 80236d2:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 80236d4:	68fa      	ldr	r2, [r7, #12]
 80236d6:	4313      	orrs	r3, r2
 80236d8:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC CMD register */
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 80236da:	687b      	ldr	r3, [r7, #4]
 80236dc:	68db      	ldr	r3, [r3, #12]
 80236de:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 80236e2:	f023 030f 	bic.w	r3, r3, #15
 80236e6:	68fa      	ldr	r2, [r7, #12]
 80236e8:	431a      	orrs	r2, r3
 80236ea:	687b      	ldr	r3, [r7, #4]
 80236ec:	60da      	str	r2, [r3, #12]
  
  return HAL_OK;  
 80236ee:	2300      	movs	r3, #0
}
 80236f0:	4618      	mov	r0, r3
 80236f2:	3714      	adds	r7, #20
 80236f4:	46bd      	mov	sp, r7
 80236f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80236fa:	4770      	bx	lr

080236fc <SDIO_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDIO_GetCommandResponse(SDIO_TypeDef *SDIOx)
{
 80236fc:	b480      	push	{r7}
 80236fe:	b083      	sub	sp, #12
 8023700:	af00      	add	r7, sp, #0
 8023702:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDIOx->RESPCMD);
 8023704:	687b      	ldr	r3, [r7, #4]
 8023706:	691b      	ldr	r3, [r3, #16]
 8023708:	b2db      	uxtb	r3, r3
}
 802370a:	4618      	mov	r0, r3
 802370c:	370c      	adds	r7, #12
 802370e:	46bd      	mov	sp, r7
 8023710:	f85d 7b04 	ldr.w	r7, [sp], #4
 8023714:	4770      	bx	lr

08023716 <SDIO_GetResponse>:
  *            @arg SDIO_RESP3: Response Register 3
  *            @arg SDIO_RESP4: Response Register 4  
  * @retval The Corresponding response register value
  */
uint32_t SDIO_GetResponse(SDIO_TypeDef *SDIOx, uint32_t Response)
{
 8023716:	b480      	push	{r7}
 8023718:	b085      	sub	sp, #20
 802371a:	af00      	add	r7, sp, #0
 802371c:	6078      	str	r0, [r7, #4]
 802371e:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDIO_RESP(Response));
  
  /* Get the response */
  tmp = (uint32_t)(&(SDIOx->RESP1)) + Response;
 8023720:	687b      	ldr	r3, [r7, #4]
 8023722:	3314      	adds	r3, #20
 8023724:	461a      	mov	r2, r3
 8023726:	683b      	ldr	r3, [r7, #0]
 8023728:	4413      	add	r3, r2
 802372a:	60fb      	str	r3, [r7, #12]
  
  return (*(__IO uint32_t *) tmp);
 802372c:	68fb      	ldr	r3, [r7, #12]
 802372e:	681b      	ldr	r3, [r3, #0]
}  
 8023730:	4618      	mov	r0, r3
 8023732:	3714      	adds	r7, #20
 8023734:	46bd      	mov	sp, r7
 8023736:	f85d 7b04 	ldr.w	r7, [sp], #4
 802373a:	4770      	bx	lr

0802373c <SDIO_ConfigData>:
  * @param  Data : pointer to a SDIO_DataInitTypeDef structure 
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_ConfigData(SDIO_TypeDef *SDIOx, SDIO_DataInitTypeDef* Data)
{
 802373c:	b480      	push	{r7}
 802373e:	b085      	sub	sp, #20
 8023740:	af00      	add	r7, sp, #0
 8023742:	6078      	str	r0, [r7, #4]
 8023744:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8023746:	2300      	movs	r3, #0
 8023748:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDIO_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDIO_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDIOx->DTIMER = Data->DataTimeOut;
 802374a:	683b      	ldr	r3, [r7, #0]
 802374c:	681a      	ldr	r2, [r3, #0]
 802374e:	687b      	ldr	r3, [r7, #4]
 8023750:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set the SDMMC DataLength value */
  SDIOx->DLEN = Data->DataLength;
 8023752:	683b      	ldr	r3, [r7, #0]
 8023754:	685a      	ldr	r2, [r3, #4]
 8023756:	687b      	ldr	r3, [r7, #4]
 8023758:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 802375a:	683b      	ldr	r3, [r7, #0]
 802375c:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   |\
 802375e:	683b      	ldr	r3, [r7, #0]
 8023760:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8023762:	431a      	orrs	r2, r3
                       Data->TransferMode  |\
 8023764:	683b      	ldr	r3, [r7, #0]
 8023766:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   |\
 8023768:	431a      	orrs	r2, r3
                       Data->DPSM);
 802376a:	683b      	ldr	r3, [r7, #0]
 802376c:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  |\
 802376e:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8023770:	68fa      	ldr	r2, [r7, #12]
 8023772:	4313      	orrs	r3, r2
 8023774:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDIOx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 8023776:	687b      	ldr	r3, [r7, #4]
 8023778:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 802377a:	f023 02f7 	bic.w	r2, r3, #247	; 0xf7
 802377e:	68fb      	ldr	r3, [r7, #12]
 8023780:	431a      	orrs	r2, r3
 8023782:	687b      	ldr	r3, [r7, #4]
 8023784:	62da      	str	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 8023786:	2300      	movs	r3, #0

}
 8023788:	4618      	mov	r0, r3
 802378a:	3714      	adds	r7, #20
 802378c:	46bd      	mov	sp, r7
 802378e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8023792:	4770      	bx	lr

08023794 <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Lenght command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDIO_TypeDef *SDIOx, uint32_t BlockSize)
{
 8023794:	b580      	push	{r7, lr}
 8023796:	b088      	sub	sp, #32
 8023798:	af00      	add	r7, sp, #0
 802379a:	6078      	str	r0, [r7, #4]
 802379c:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 802379e:	683b      	ldr	r3, [r7, #0]
 80237a0:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 80237a2:	2310      	movs	r3, #16
 80237a4:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80237a6:	2340      	movs	r3, #64	; 0x40
 80237a8:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80237aa:	2300      	movs	r3, #0
 80237ac:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80237ae:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80237b2:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80237b4:	f107 0308 	add.w	r3, r7, #8
 80237b8:	4619      	mov	r1, r3
 80237ba:	6878      	ldr	r0, [r7, #4]
 80237bc:	f7ff ff74 	bl	80236a8 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SET_BLOCKLEN, SDIO_CMDTIMEOUT);
 80237c0:	f241 3288 	movw	r2, #5000	; 0x1388
 80237c4:	2110      	movs	r1, #16
 80237c6:	6878      	ldr	r0, [r7, #4]
 80237c8:	f000 fa40 	bl	8023c4c <SDMMC_GetCmdResp1>
 80237cc:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80237ce:	69fb      	ldr	r3, [r7, #28]
}
 80237d0:	4618      	mov	r0, r3
 80237d2:	3720      	adds	r7, #32
 80237d4:	46bd      	mov	sp, r7
 80237d6:	bd80      	pop	{r7, pc}

080237d8 <SDMMC_CmdReadSingleBlock>:
  * @brief  Send the Read Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadSingleBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 80237d8:	b580      	push	{r7, lr}
 80237da:	b088      	sub	sp, #32
 80237dc:	af00      	add	r7, sp, #0
 80237de:	6078      	str	r0, [r7, #4]
 80237e0:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 80237e2:	683b      	ldr	r3, [r7, #0]
 80237e4:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 80237e6:	2311      	movs	r3, #17
 80237e8:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80237ea:	2340      	movs	r3, #64	; 0x40
 80237ec:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80237ee:	2300      	movs	r3, #0
 80237f0:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80237f2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80237f6:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80237f8:	f107 0308 	add.w	r3, r7, #8
 80237fc:	4619      	mov	r1, r3
 80237fe:	6878      	ldr	r0, [r7, #4]
 8023800:	f7ff ff52 	bl	80236a8 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 8023804:	f241 3288 	movw	r2, #5000	; 0x1388
 8023808:	2111      	movs	r1, #17
 802380a:	6878      	ldr	r0, [r7, #4]
 802380c:	f000 fa1e 	bl	8023c4c <SDMMC_GetCmdResp1>
 8023810:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8023812:	69fb      	ldr	r3, [r7, #28]
}
 8023814:	4618      	mov	r0, r3
 8023816:	3720      	adds	r7, #32
 8023818:	46bd      	mov	sp, r7
 802381a:	bd80      	pop	{r7, pc}

0802381c <SDMMC_CmdReadMultiBlock>:
  * @brief  Send the Read Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadMultiBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 802381c:	b580      	push	{r7, lr}
 802381e:	b088      	sub	sp, #32
 8023820:	af00      	add	r7, sp, #0
 8023822:	6078      	str	r0, [r7, #4]
 8023824:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 8023826:	683b      	ldr	r3, [r7, #0]
 8023828:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 802382a:	2312      	movs	r3, #18
 802382c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 802382e:	2340      	movs	r3, #64	; 0x40
 8023830:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8023832:	2300      	movs	r3, #0
 8023834:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8023836:	f44f 6380 	mov.w	r3, #1024	; 0x400
 802383a:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 802383c:	f107 0308 	add.w	r3, r7, #8
 8023840:	4619      	mov	r1, r3
 8023842:	6878      	ldr	r0, [r7, #4]
 8023844:	f7ff ff30 	bl	80236a8 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_MULT_BLOCK, SDIO_CMDTIMEOUT);
 8023848:	f241 3288 	movw	r2, #5000	; 0x1388
 802384c:	2112      	movs	r1, #18
 802384e:	6878      	ldr	r0, [r7, #4]
 8023850:	f000 f9fc 	bl	8023c4c <SDMMC_GetCmdResp1>
 8023854:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8023856:	69fb      	ldr	r3, [r7, #28]
}
 8023858:	4618      	mov	r0, r3
 802385a:	3720      	adds	r7, #32
 802385c:	46bd      	mov	sp, r7
 802385e:	bd80      	pop	{r7, pc}

08023860 <SDMMC_CmdWriteSingleBlock>:
  * @brief  Send the Write Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteSingleBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 8023860:	b580      	push	{r7, lr}
 8023862:	b088      	sub	sp, #32
 8023864:	af00      	add	r7, sp, #0
 8023866:	6078      	str	r0, [r7, #4]
 8023868:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 802386a:	683b      	ldr	r3, [r7, #0]
 802386c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 802386e:	2318      	movs	r3, #24
 8023870:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8023872:	2340      	movs	r3, #64	; 0x40
 8023874:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8023876:	2300      	movs	r3, #0
 8023878:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 802387a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 802387e:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8023880:	f107 0308 	add.w	r3, r7, #8
 8023884:	4619      	mov	r1, r3
 8023886:	6878      	ldr	r0, [r7, #4]
 8023888:	f7ff ff0e 	bl	80236a8 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 802388c:	f241 3288 	movw	r2, #5000	; 0x1388
 8023890:	2118      	movs	r1, #24
 8023892:	6878      	ldr	r0, [r7, #4]
 8023894:	f000 f9da 	bl	8023c4c <SDMMC_GetCmdResp1>
 8023898:	61f8      	str	r0, [r7, #28]

  return errorstate;
 802389a:	69fb      	ldr	r3, [r7, #28]
}
 802389c:	4618      	mov	r0, r3
 802389e:	3720      	adds	r7, #32
 80238a0:	46bd      	mov	sp, r7
 80238a2:	bd80      	pop	{r7, pc}

080238a4 <SDMMC_CmdWriteMultiBlock>:
  * @brief  Send the Write Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteMultiBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 80238a4:	b580      	push	{r7, lr}
 80238a6:	b088      	sub	sp, #32
 80238a8:	af00      	add	r7, sp, #0
 80238aa:	6078      	str	r0, [r7, #4]
 80238ac:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 80238ae:	683b      	ldr	r3, [r7, #0]
 80238b0:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 80238b2:	2319      	movs	r3, #25
 80238b4:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80238b6:	2340      	movs	r3, #64	; 0x40
 80238b8:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80238ba:	2300      	movs	r3, #0
 80238bc:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80238be:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80238c2:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80238c4:	f107 0308 	add.w	r3, r7, #8
 80238c8:	4619      	mov	r1, r3
 80238ca:	6878      	ldr	r0, [r7, #4]
 80238cc:	f7ff feec 	bl	80236a8 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_MULT_BLOCK, SDIO_CMDTIMEOUT);
 80238d0:	f241 3288 	movw	r2, #5000	; 0x1388
 80238d4:	2119      	movs	r1, #25
 80238d6:	6878      	ldr	r0, [r7, #4]
 80238d8:	f000 f9b8 	bl	8023c4c <SDMMC_GetCmdResp1>
 80238dc:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80238de:	69fb      	ldr	r3, [r7, #28]
}
 80238e0:	4618      	mov	r0, r3
 80238e2:	3720      	adds	r7, #32
 80238e4:	46bd      	mov	sp, r7
 80238e6:	bd80      	pop	{r7, pc}

080238e8 <SDMMC_CmdStopTransfer>:
  * @brief  Send the Stop Transfer command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdStopTransfer(SDIO_TypeDef *SDIOx)
{
 80238e8:	b580      	push	{r7, lr}
 80238ea:	b088      	sub	sp, #32
 80238ec:	af00      	add	r7, sp, #0
 80238ee:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD12 STOP_TRANSMISSION  */
  sdmmc_cmdinit.Argument         = 0U;
 80238f0:	2300      	movs	r3, #0
 80238f2:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 80238f4:	230c      	movs	r3, #12
 80238f6:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80238f8:	2340      	movs	r3, #64	; 0x40
 80238fa:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80238fc:	2300      	movs	r3, #0
 80238fe:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8023900:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8023904:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8023906:	f107 0308 	add.w	r3, r7, #8
 802390a:	4619      	mov	r1, r3
 802390c:	6878      	ldr	r0, [r7, #4]
 802390e:	f7ff fecb 	bl	80236a8 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_STOP_TRANSMISSION, SDIO_STOPTRANSFERTIMEOUT);
 8023912:	4a05      	ldr	r2, [pc, #20]	; (8023928 <SDMMC_CmdStopTransfer+0x40>)
 8023914:	210c      	movs	r1, #12
 8023916:	6878      	ldr	r0, [r7, #4]
 8023918:	f000 f998 	bl	8023c4c <SDMMC_GetCmdResp1>
 802391c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 802391e:	69fb      	ldr	r3, [r7, #28]
}
 8023920:	4618      	mov	r0, r3
 8023922:	3720      	adds	r7, #32
 8023924:	46bd      	mov	sp, r7
 8023926:	bd80      	pop	{r7, pc}
 8023928:	05f5e100 	.word	0x05f5e100

0802392c <SDMMC_CmdSelDesel>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  addr: Address of the card to be selected  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDIO_TypeDef *SDIOx, uint64_t Addr)
{
 802392c:	b580      	push	{r7, lr}
 802392e:	b08a      	sub	sp, #40	; 0x28
 8023930:	af00      	add	r7, sp, #0
 8023932:	60f8      	str	r0, [r7, #12]
 8023934:	e9c7 2300 	strd	r2, r3, [r7]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 8023938:	683b      	ldr	r3, [r7, #0]
 802393a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 802393c:	2307      	movs	r3, #7
 802393e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8023940:	2340      	movs	r3, #64	; 0x40
 8023942:	61bb      	str	r3, [r7, #24]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8023944:	2300      	movs	r3, #0
 8023946:	61fb      	str	r3, [r7, #28]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8023948:	f44f 6380 	mov.w	r3, #1024	; 0x400
 802394c:	623b      	str	r3, [r7, #32]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 802394e:	f107 0310 	add.w	r3, r7, #16
 8023952:	4619      	mov	r1, r3
 8023954:	68f8      	ldr	r0, [r7, #12]
 8023956:	f7ff fea7 	bl	80236a8 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEL_DESEL_CARD, SDIO_CMDTIMEOUT);
 802395a:	f241 3288 	movw	r2, #5000	; 0x1388
 802395e:	2107      	movs	r1, #7
 8023960:	68f8      	ldr	r0, [r7, #12]
 8023962:	f000 f973 	bl	8023c4c <SDMMC_GetCmdResp1>
 8023966:	6278      	str	r0, [r7, #36]	; 0x24

  return errorstate;
 8023968:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 802396a:	4618      	mov	r0, r3
 802396c:	3728      	adds	r7, #40	; 0x28
 802396e:	46bd      	mov	sp, r7
 8023970:	bd80      	pop	{r7, pc}

08023972 <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDIO_TypeDef *SDIOx)
{
 8023972:	b580      	push	{r7, lr}
 8023974:	b088      	sub	sp, #32
 8023976:	af00      	add	r7, sp, #0
 8023978:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = 0U;
 802397a:	2300      	movs	r3, #0
 802397c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 802397e:	2300      	movs	r3, #0
 8023980:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_NO;
 8023982:	2300      	movs	r3, #0
 8023984:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8023986:	2300      	movs	r3, #0
 8023988:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 802398a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 802398e:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8023990:	f107 0308 	add.w	r3, r7, #8
 8023994:	4619      	mov	r1, r3
 8023996:	6878      	ldr	r0, [r7, #4]
 8023998:	f7ff fe86 	bl	80236a8 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDIOx);
 802399c:	6878      	ldr	r0, [r7, #4]
 802399e:	f000 f92d 	bl	8023bfc <SDMMC_GetCmdError>
 80239a2:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80239a4:	69fb      	ldr	r3, [r7, #28]
}
 80239a6:	4618      	mov	r0, r3
 80239a8:	3720      	adds	r7, #32
 80239aa:	46bd      	mov	sp, r7
 80239ac:	bd80      	pop	{r7, pc}

080239ae <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDIO_TypeDef *SDIOx)
{
 80239ae:	b580      	push	{r7, lr}
 80239b0:	b088      	sub	sp, #32
 80239b2:	af00      	add	r7, sp, #0
 80239b4:	6078      	str	r0, [r7, #4]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 80239b6:	f44f 73d5 	mov.w	r3, #426	; 0x1aa
 80239ba:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 80239bc:	2308      	movs	r3, #8
 80239be:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80239c0:	2340      	movs	r3, #64	; 0x40
 80239c2:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80239c4:	2300      	movs	r3, #0
 80239c6:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80239c8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80239cc:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80239ce:	f107 0308 	add.w	r3, r7, #8
 80239d2:	4619      	mov	r1, r3
 80239d4:	6878      	ldr	r0, [r7, #4]
 80239d6:	f7ff fe67 	bl	80236a8 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDIOx);
 80239da:	6878      	ldr	r0, [r7, #4]
 80239dc:	f000 fb16 	bl	802400c <SDMMC_GetCmdResp7>
 80239e0:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80239e2:	69fb      	ldr	r3, [r7, #28]
}
 80239e4:	4618      	mov	r0, r3
 80239e6:	3720      	adds	r7, #32
 80239e8:	46bd      	mov	sp, r7
 80239ea:	bd80      	pop	{r7, pc}

080239ec <SDMMC_CmdAppCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument 
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 80239ec:	b580      	push	{r7, lr}
 80239ee:	b088      	sub	sp, #32
 80239f0:	af00      	add	r7, sp, #0
 80239f2:	6078      	str	r0, [r7, #4]
 80239f4:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 80239f6:	683b      	ldr	r3, [r7, #0]
 80239f8:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 80239fa:	2337      	movs	r3, #55	; 0x37
 80239fc:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80239fe:	2340      	movs	r3, #64	; 0x40
 8023a00:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8023a02:	2300      	movs	r3, #0
 8023a04:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8023a06:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8023a0a:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8023a0c:	f107 0308 	add.w	r3, r7, #8
 8023a10:	4619      	mov	r1, r3
 8023a12:	6878      	ldr	r0, [r7, #4]
 8023a14:	f7ff fe48 	bl	80236a8 <SDIO_SendCommand>
  
  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_CMD, SDIO_CMDTIMEOUT);
 8023a18:	f241 3288 	movw	r2, #5000	; 0x1388
 8023a1c:	2137      	movs	r1, #55	; 0x37
 8023a1e:	6878      	ldr	r0, [r7, #4]
 8023a20:	f000 f914 	bl	8023c4c <SDMMC_GetCmdResp1>
 8023a24:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8023a26:	69fb      	ldr	r3, [r7, #28]
}
 8023a28:	4618      	mov	r0, r3
 8023a2a:	3720      	adds	r7, #32
 8023a2c:	46bd      	mov	sp, r7
 8023a2e:	bd80      	pop	{r7, pc}

08023a30 <SDMMC_CmdAppOperCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 8023a30:	b580      	push	{r7, lr}
 8023a32:	b088      	sub	sp, #32
 8023a34:	af00      	add	r7, sp, #0
 8023a36:	6078      	str	r0, [r7, #4]
 8023a38:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | Argument;
 8023a3a:	683b      	ldr	r3, [r7, #0]
 8023a3c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8023a40:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8023a44:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 8023a46:	2329      	movs	r3, #41	; 0x29
 8023a48:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8023a4a:	2340      	movs	r3, #64	; 0x40
 8023a4c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8023a4e:	2300      	movs	r3, #0
 8023a50:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8023a52:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8023a56:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8023a58:	f107 0308 	add.w	r3, r7, #8
 8023a5c:	4619      	mov	r1, r3
 8023a5e:	6878      	ldr	r0, [r7, #4]
 8023a60:	f7ff fe22 	bl	80236a8 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDIOx);
 8023a64:	6878      	ldr	r0, [r7, #4]
 8023a66:	f000 fa23 	bl	8023eb0 <SDMMC_GetCmdResp3>
 8023a6a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8023a6c:	69fb      	ldr	r3, [r7, #28]
}
 8023a6e:	4618      	mov	r0, r3
 8023a70:	3720      	adds	r7, #32
 8023a72:	46bd      	mov	sp, r7
 8023a74:	bd80      	pop	{r7, pc}

08023a76 <SDMMC_CmdBusWidth>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  BusWidth: BusWidth
  * @retval HAL status
  */
uint32_t SDMMC_CmdBusWidth(SDIO_TypeDef *SDIOx, uint32_t BusWidth)
{
 8023a76:	b580      	push	{r7, lr}
 8023a78:	b088      	sub	sp, #32
 8023a7a:	af00      	add	r7, sp, #0
 8023a7c:	6078      	str	r0, [r7, #4]
 8023a7e:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)BusWidth;
 8023a80:	683b      	ldr	r3, [r7, #0]
 8023a82:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_SD_SET_BUSWIDTH;
 8023a84:	2306      	movs	r3, #6
 8023a86:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8023a88:	2340      	movs	r3, #64	; 0x40
 8023a8a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8023a8c:	2300      	movs	r3, #0
 8023a8e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8023a90:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8023a94:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8023a96:	f107 0308 	add.w	r3, r7, #8
 8023a9a:	4619      	mov	r1, r3
 8023a9c:	6878      	ldr	r0, [r7, #4]
 8023a9e:	f7ff fe03 	bl	80236a8 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_SD_SET_BUSWIDTH, SDIO_CMDTIMEOUT);
 8023aa2:	f241 3288 	movw	r2, #5000	; 0x1388
 8023aa6:	2106      	movs	r1, #6
 8023aa8:	6878      	ldr	r0, [r7, #4]
 8023aaa:	f000 f8cf 	bl	8023c4c <SDMMC_GetCmdResp1>
 8023aae:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8023ab0:	69fb      	ldr	r3, [r7, #28]
}
 8023ab2:	4618      	mov	r0, r3
 8023ab4:	3720      	adds	r7, #32
 8023ab6:	46bd      	mov	sp, r7
 8023ab8:	bd80      	pop	{r7, pc}

08023aba <SDMMC_CmdSendSCR>:
  * @brief  Send the Send SCR command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendSCR(SDIO_TypeDef *SDIOx)
{
 8023aba:	b580      	push	{r7, lr}
 8023abc:	b088      	sub	sp, #32
 8023abe:	af00      	add	r7, sp, #0
 8023ac0:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD51 SD_APP_SEND_SCR */
  sdmmc_cmdinit.Argument         = 0U;
 8023ac2:	2300      	movs	r3, #0
 8023ac4:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_SEND_SCR;
 8023ac6:	2333      	movs	r3, #51	; 0x33
 8023ac8:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8023aca:	2340      	movs	r3, #64	; 0x40
 8023acc:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8023ace:	2300      	movs	r3, #0
 8023ad0:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8023ad2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8023ad6:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8023ad8:	f107 0308 	add.w	r3, r7, #8
 8023adc:	4619      	mov	r1, r3
 8023ade:	6878      	ldr	r0, [r7, #4]
 8023ae0:	f7ff fde2 	bl	80236a8 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SD_APP_SEND_SCR, SDIO_CMDTIMEOUT);
 8023ae4:	f241 3288 	movw	r2, #5000	; 0x1388
 8023ae8:	2133      	movs	r1, #51	; 0x33
 8023aea:	6878      	ldr	r0, [r7, #4]
 8023aec:	f000 f8ae 	bl	8023c4c <SDMMC_GetCmdResp1>
 8023af0:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8023af2:	69fb      	ldr	r3, [r7, #28]
}
 8023af4:	4618      	mov	r0, r3
 8023af6:	3720      	adds	r7, #32
 8023af8:	46bd      	mov	sp, r7
 8023afa:	bd80      	pop	{r7, pc}

08023afc <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDIO_TypeDef *SDIOx)
{
 8023afc:	b580      	push	{r7, lr}
 8023afe:	b088      	sub	sp, #32
 8023b00:	af00      	add	r7, sp, #0
 8023b02:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 8023b04:	2300      	movs	r3, #0
 8023b06:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 8023b08:	2302      	movs	r3, #2
 8023b0a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 8023b0c:	23c0      	movs	r3, #192	; 0xc0
 8023b0e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8023b10:	2300      	movs	r3, #0
 8023b12:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8023b14:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8023b18:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8023b1a:	f107 0308 	add.w	r3, r7, #8
 8023b1e:	4619      	mov	r1, r3
 8023b20:	6878      	ldr	r0, [r7, #4]
 8023b22:	f7ff fdc1 	bl	80236a8 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 8023b26:	6878      	ldr	r0, [r7, #4]
 8023b28:	f000 f97c 	bl	8023e24 <SDMMC_GetCmdResp2>
 8023b2c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8023b2e:	69fb      	ldr	r3, [r7, #28]
}
 8023b30:	4618      	mov	r0, r3
 8023b32:	3720      	adds	r7, #32
 8023b34:	46bd      	mov	sp, r7
 8023b36:	bd80      	pop	{r7, pc}

08023b38 <SDMMC_CmdSendCSD>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 8023b38:	b580      	push	{r7, lr}
 8023b3a:	b088      	sub	sp, #32
 8023b3c:	af00      	add	r7, sp, #0
 8023b3e:	6078      	str	r0, [r7, #4]
 8023b40:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 8023b42:	683b      	ldr	r3, [r7, #0]
 8023b44:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 8023b46:	2309      	movs	r3, #9
 8023b48:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 8023b4a:	23c0      	movs	r3, #192	; 0xc0
 8023b4c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8023b4e:	2300      	movs	r3, #0
 8023b50:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8023b52:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8023b56:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8023b58:	f107 0308 	add.w	r3, r7, #8
 8023b5c:	4619      	mov	r1, r3
 8023b5e:	6878      	ldr	r0, [r7, #4]
 8023b60:	f7ff fda2 	bl	80236a8 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 8023b64:	6878      	ldr	r0, [r7, #4]
 8023b66:	f000 f95d 	bl	8023e24 <SDMMC_GetCmdResp2>
 8023b6a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8023b6c:	69fb      	ldr	r3, [r7, #28]
}
 8023b6e:	4618      	mov	r0, r3
 8023b70:	3720      	adds	r7, #32
 8023b72:	46bd      	mov	sp, r7
 8023b74:	bd80      	pop	{r7, pc}

08023b76 <SDMMC_CmdSetRelAdd>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  pRCA: Card RCA  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDIO_TypeDef *SDIOx, uint16_t *pRCA)
{
 8023b76:	b580      	push	{r7, lr}
 8023b78:	b088      	sub	sp, #32
 8023b7a:	af00      	add	r7, sp, #0
 8023b7c:	6078      	str	r0, [r7, #4]
 8023b7e:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 8023b80:	2300      	movs	r3, #0
 8023b82:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 8023b84:	2303      	movs	r3, #3
 8023b86:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8023b88:	2340      	movs	r3, #64	; 0x40
 8023b8a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8023b8c:	2300      	movs	r3, #0
 8023b8e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8023b90:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8023b94:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8023b96:	f107 0308 	add.w	r3, r7, #8
 8023b9a:	4619      	mov	r1, r3
 8023b9c:	6878      	ldr	r0, [r7, #4]
 8023b9e:	f7ff fd83 	bl	80236a8 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDIOx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 8023ba2:	683a      	ldr	r2, [r7, #0]
 8023ba4:	2103      	movs	r1, #3
 8023ba6:	6878      	ldr	r0, [r7, #4]
 8023ba8:	f000 f9bc 	bl	8023f24 <SDMMC_GetCmdResp6>
 8023bac:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8023bae:	69fb      	ldr	r3, [r7, #28]
}
 8023bb0:	4618      	mov	r0, r3
 8023bb2:	3720      	adds	r7, #32
 8023bb4:	46bd      	mov	sp, r7
 8023bb6:	bd80      	pop	{r7, pc}

08023bb8 <SDMMC_CmdSendStatus>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendStatus(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 8023bb8:	b580      	push	{r7, lr}
 8023bba:	b088      	sub	sp, #32
 8023bbc:	af00      	add	r7, sp, #0
 8023bbe:	6078      	str	r0, [r7, #4]
 8023bc0:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = Argument;
 8023bc2:	683b      	ldr	r3, [r7, #0]
 8023bc4:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 8023bc6:	230d      	movs	r3, #13
 8023bc8:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8023bca:	2340      	movs	r3, #64	; 0x40
 8023bcc:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8023bce:	2300      	movs	r3, #0
 8023bd0:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8023bd2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8023bd6:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8023bd8:	f107 0308 	add.w	r3, r7, #8
 8023bdc:	4619      	mov	r1, r3
 8023bde:	6878      	ldr	r0, [r7, #4]
 8023be0:	f7ff fd62 	bl	80236a8 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEND_STATUS, SDIO_CMDTIMEOUT);
 8023be4:	f241 3288 	movw	r2, #5000	; 0x1388
 8023be8:	210d      	movs	r1, #13
 8023bea:	6878      	ldr	r0, [r7, #4]
 8023bec:	f000 f82e 	bl	8023c4c <SDMMC_GetCmdResp1>
 8023bf0:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8023bf2:	69fb      	ldr	r3, [r7, #28]
}
 8023bf4:	4618      	mov	r0, r3
 8023bf6:	3720      	adds	r7, #32
 8023bf8:	46bd      	mov	sp, r7
 8023bfa:	bd80      	pop	{r7, pc}

08023bfc <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDIO_TypeDef *SDIOx)
{
 8023bfc:	b490      	push	{r4, r7}
 8023bfe:	b082      	sub	sp, #8
 8023c00:	af00      	add	r7, sp, #0
 8023c02:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8023c04:	4b0f      	ldr	r3, [pc, #60]	; (8023c44 <SDMMC_GetCmdError+0x48>)
 8023c06:	681b      	ldr	r3, [r3, #0]
 8023c08:	4a0f      	ldr	r2, [pc, #60]	; (8023c48 <SDMMC_GetCmdError+0x4c>)
 8023c0a:	fba2 2303 	umull	r2, r3, r2, r3
 8023c0e:	0a5b      	lsrs	r3, r3, #9
 8023c10:	f241 3288 	movw	r2, #5000	; 0x1388
 8023c14:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 8023c18:	4623      	mov	r3, r4
 8023c1a:	1e5c      	subs	r4, r3, #1
 8023c1c:	2b00      	cmp	r3, #0
 8023c1e:	d102      	bne.n	8023c26 <SDMMC_GetCmdError+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 8023c20:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8023c24:	e009      	b.n	8023c3a <SDMMC_GetCmdError+0x3e>
    }
    
  }while(!__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDSENT));
 8023c26:	687b      	ldr	r3, [r7, #4]
 8023c28:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8023c2a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8023c2e:	2b00      	cmp	r3, #0
 8023c30:	d0f2      	beq.n	8023c18 <SDMMC_GetCmdError+0x1c>
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8023c32:	687b      	ldr	r3, [r7, #4]
 8023c34:	22c5      	movs	r2, #197	; 0xc5
 8023c36:	639a      	str	r2, [r3, #56]	; 0x38
  
  return SDMMC_ERROR_NONE;
 8023c38:	2300      	movs	r3, #0
}
 8023c3a:	4618      	mov	r0, r3
 8023c3c:	3708      	adds	r7, #8
 8023c3e:	46bd      	mov	sp, r7
 8023c40:	bc90      	pop	{r4, r7}
 8023c42:	4770      	bx	lr
 8023c44:	20000000 	.word	0x20000000
 8023c48:	10624dd3 	.word	0x10624dd3

08023c4c <SDMMC_GetCmdResp1>:
  * @param  hsd: SD handle
  * @param  SD_CMD: The sent command index  
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp1(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint32_t Timeout)
{
 8023c4c:	b590      	push	{r4, r7, lr}
 8023c4e:	b087      	sub	sp, #28
 8023c50:	af00      	add	r7, sp, #0
 8023c52:	60f8      	str	r0, [r7, #12]
 8023c54:	460b      	mov	r3, r1
 8023c56:	607a      	str	r2, [r7, #4]
 8023c58:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;
  
  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  register uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 8023c5a:	4b6f      	ldr	r3, [pc, #444]	; (8023e18 <SDMMC_GetCmdResp1+0x1cc>)
 8023c5c:	681b      	ldr	r3, [r3, #0]
 8023c5e:	4a6f      	ldr	r2, [pc, #444]	; (8023e1c <SDMMC_GetCmdResp1+0x1d0>)
 8023c60:	fba2 2303 	umull	r2, r3, r2, r3
 8023c64:	0a5b      	lsrs	r3, r3, #9
 8023c66:	687a      	ldr	r2, [r7, #4]
 8023c68:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 8023c6c:	4623      	mov	r3, r4
 8023c6e:	1e5c      	subs	r4, r3, #1
 8023c70:	2b00      	cmp	r3, #0
 8023c72:	d102      	bne.n	8023c7a <SDMMC_GetCmdResp1+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8023c74:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8023c78:	e0c9      	b.n	8023e0e <SDMMC_GetCmdResp1+0x1c2>
    }
    sta_reg = SDIOx->STA;
 8023c7a:	68fb      	ldr	r3, [r7, #12]
 8023c7c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8023c7e:	617b      	str	r3, [r7, #20]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8023c80:	697b      	ldr	r3, [r7, #20]
 8023c82:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8023c86:	2b00      	cmp	r3, #0
 8023c88:	d0f0      	beq.n	8023c6c <SDMMC_GetCmdResp1+0x20>
 8023c8a:	697b      	ldr	r3, [r7, #20]
 8023c8c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8023c90:	2b00      	cmp	r3, #0
 8023c92:	d1eb      	bne.n	8023c6c <SDMMC_GetCmdResp1+0x20>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8023c94:	68fb      	ldr	r3, [r7, #12]
 8023c96:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8023c98:	f003 0304 	and.w	r3, r3, #4
 8023c9c:	2b00      	cmp	r3, #0
 8023c9e:	d004      	beq.n	8023caa <SDMMC_GetCmdResp1+0x5e>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8023ca0:	68fb      	ldr	r3, [r7, #12]
 8023ca2:	2204      	movs	r2, #4
 8023ca4:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8023ca6:	2304      	movs	r3, #4
 8023ca8:	e0b1      	b.n	8023e0e <SDMMC_GetCmdResp1+0x1c2>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8023caa:	68fb      	ldr	r3, [r7, #12]
 8023cac:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8023cae:	f003 0301 	and.w	r3, r3, #1
 8023cb2:	2b00      	cmp	r3, #0
 8023cb4:	d004      	beq.n	8023cc0 <SDMMC_GetCmdResp1+0x74>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8023cb6:	68fb      	ldr	r3, [r7, #12]
 8023cb8:	2201      	movs	r2, #1
 8023cba:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8023cbc:	2301      	movs	r3, #1
 8023cbe:	e0a6      	b.n	8023e0e <SDMMC_GetCmdResp1+0x1c2>
  {
    /* Nothing to do */
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8023cc0:	68fb      	ldr	r3, [r7, #12]
 8023cc2:	22c5      	movs	r2, #197	; 0xc5
 8023cc4:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 8023cc6:	68f8      	ldr	r0, [r7, #12]
 8023cc8:	f7ff fd18 	bl	80236fc <SDIO_GetCommandResponse>
 8023ccc:	4603      	mov	r3, r0
 8023cce:	461a      	mov	r2, r3
 8023cd0:	7afb      	ldrb	r3, [r7, #11]
 8023cd2:	4293      	cmp	r3, r2
 8023cd4:	d001      	beq.n	8023cda <SDMMC_GetCmdResp1+0x8e>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8023cd6:	2301      	movs	r3, #1
 8023cd8:	e099      	b.n	8023e0e <SDMMC_GetCmdResp1+0x1c2>
  }
  
  /* We have received response, retrieve it for analysis  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 8023cda:	2100      	movs	r1, #0
 8023cdc:	68f8      	ldr	r0, [r7, #12]
 8023cde:	f7ff fd1a 	bl	8023716 <SDIO_GetResponse>
 8023ce2:	6138      	str	r0, [r7, #16]
  
  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 8023ce4:	693a      	ldr	r2, [r7, #16]
 8023ce6:	4b4e      	ldr	r3, [pc, #312]	; (8023e20 <SDMMC_GetCmdResp1+0x1d4>)
 8023ce8:	4013      	ands	r3, r2
 8023cea:	2b00      	cmp	r3, #0
 8023cec:	d101      	bne.n	8023cf2 <SDMMC_GetCmdResp1+0xa6>
  {
    return SDMMC_ERROR_NONE;
 8023cee:	2300      	movs	r3, #0
 8023cf0:	e08d      	b.n	8023e0e <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 8023cf2:	693b      	ldr	r3, [r7, #16]
 8023cf4:	2b00      	cmp	r3, #0
 8023cf6:	da02      	bge.n	8023cfe <SDMMC_GetCmdResp1+0xb2>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 8023cf8:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8023cfc:	e087      	b.n	8023e0e <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 8023cfe:	693b      	ldr	r3, [r7, #16]
 8023d00:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8023d04:	2b00      	cmp	r3, #0
 8023d06:	d001      	beq.n	8023d0c <SDMMC_GetCmdResp1+0xc0>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 8023d08:	2340      	movs	r3, #64	; 0x40
 8023d0a:	e080      	b.n	8023e0e <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 8023d0c:	693b      	ldr	r3, [r7, #16]
 8023d0e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8023d12:	2b00      	cmp	r3, #0
 8023d14:	d001      	beq.n	8023d1a <SDMMC_GetCmdResp1+0xce>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 8023d16:	2380      	movs	r3, #128	; 0x80
 8023d18:	e079      	b.n	8023e0e <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 8023d1a:	693b      	ldr	r3, [r7, #16]
 8023d1c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8023d20:	2b00      	cmp	r3, #0
 8023d22:	d002      	beq.n	8023d2a <SDMMC_GetCmdResp1+0xde>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 8023d24:	f44f 7380 	mov.w	r3, #256	; 0x100
 8023d28:	e071      	b.n	8023e0e <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 8023d2a:	693b      	ldr	r3, [r7, #16]
 8023d2c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8023d30:	2b00      	cmp	r3, #0
 8023d32:	d002      	beq.n	8023d3a <SDMMC_GetCmdResp1+0xee>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 8023d34:	f44f 7300 	mov.w	r3, #512	; 0x200
 8023d38:	e069      	b.n	8023e0e <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 8023d3a:	693b      	ldr	r3, [r7, #16]
 8023d3c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8023d40:	2b00      	cmp	r3, #0
 8023d42:	d002      	beq.n	8023d4a <SDMMC_GetCmdResp1+0xfe>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 8023d44:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8023d48:	e061      	b.n	8023e0e <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 8023d4a:	693b      	ldr	r3, [r7, #16]
 8023d4c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8023d50:	2b00      	cmp	r3, #0
 8023d52:	d002      	beq.n	8023d5a <SDMMC_GetCmdResp1+0x10e>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 8023d54:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8023d58:	e059      	b.n	8023e0e <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 8023d5a:	693b      	ldr	r3, [r7, #16]
 8023d5c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8023d60:	2b00      	cmp	r3, #0
 8023d62:	d002      	beq.n	8023d6a <SDMMC_GetCmdResp1+0x11e>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 8023d64:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8023d68:	e051      	b.n	8023e0e <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 8023d6a:	693b      	ldr	r3, [r7, #16]
 8023d6c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8023d70:	2b00      	cmp	r3, #0
 8023d72:	d002      	beq.n	8023d7a <SDMMC_GetCmdResp1+0x12e>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 8023d74:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8023d78:	e049      	b.n	8023e0e <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 8023d7a:	693b      	ldr	r3, [r7, #16]
 8023d7c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8023d80:	2b00      	cmp	r3, #0
 8023d82:	d002      	beq.n	8023d8a <SDMMC_GetCmdResp1+0x13e>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 8023d84:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8023d88:	e041      	b.n	8023e0e <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 8023d8a:	693b      	ldr	r3, [r7, #16]
 8023d8c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8023d90:	2b00      	cmp	r3, #0
 8023d92:	d002      	beq.n	8023d9a <SDMMC_GetCmdResp1+0x14e>
  {
    return SDMMC_ERROR_CC_ERR;
 8023d94:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8023d98:	e039      	b.n	8023e0e <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 8023d9a:	693b      	ldr	r3, [r7, #16]
 8023d9c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8023da0:	2b00      	cmp	r3, #0
 8023da2:	d002      	beq.n	8023daa <SDMMC_GetCmdResp1+0x15e>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 8023da4:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8023da8:	e031      	b.n	8023e0e <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 8023daa:	693b      	ldr	r3, [r7, #16]
 8023dac:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8023db0:	2b00      	cmp	r3, #0
 8023db2:	d002      	beq.n	8023dba <SDMMC_GetCmdResp1+0x16e>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 8023db4:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8023db8:	e029      	b.n	8023e0e <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 8023dba:	693b      	ldr	r3, [r7, #16]
 8023dbc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8023dc0:	2b00      	cmp	r3, #0
 8023dc2:	d002      	beq.n	8023dca <SDMMC_GetCmdResp1+0x17e>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 8023dc4:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8023dc8:	e021      	b.n	8023e0e <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 8023dca:	693b      	ldr	r3, [r7, #16]
 8023dcc:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8023dd0:	2b00      	cmp	r3, #0
 8023dd2:	d002      	beq.n	8023dda <SDMMC_GetCmdResp1+0x18e>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 8023dd4:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8023dd8:	e019      	b.n	8023e0e <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 8023dda:	693b      	ldr	r3, [r7, #16]
 8023ddc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8023de0:	2b00      	cmp	r3, #0
 8023de2:	d002      	beq.n	8023dea <SDMMC_GetCmdResp1+0x19e>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 8023de4:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8023de8:	e011      	b.n	8023e0e <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 8023dea:	693b      	ldr	r3, [r7, #16]
 8023dec:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8023df0:	2b00      	cmp	r3, #0
 8023df2:	d002      	beq.n	8023dfa <SDMMC_GetCmdResp1+0x1ae>
  {
    return SDMMC_ERROR_ERASE_RESET;
 8023df4:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8023df8:	e009      	b.n	8023e0e <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 8023dfa:	693b      	ldr	r3, [r7, #16]
 8023dfc:	f003 0308 	and.w	r3, r3, #8
 8023e00:	2b00      	cmp	r3, #0
 8023e02:	d002      	beq.n	8023e0a <SDMMC_GetCmdResp1+0x1be>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 8023e04:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 8023e08:	e001      	b.n	8023e0e <SDMMC_GetCmdResp1+0x1c2>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 8023e0a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 8023e0e:	4618      	mov	r0, r3
 8023e10:	371c      	adds	r7, #28
 8023e12:	46bd      	mov	sp, r7
 8023e14:	bd90      	pop	{r4, r7, pc}
 8023e16:	bf00      	nop
 8023e18:	20000000 	.word	0x20000000
 8023e1c:	10624dd3 	.word	0x10624dd3
 8023e20:	fdffe008 	.word	0xfdffe008

08023e24 <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp2(SDIO_TypeDef *SDIOx)
{
 8023e24:	b490      	push	{r4, r7}
 8023e26:	b084      	sub	sp, #16
 8023e28:	af00      	add	r7, sp, #0
 8023e2a:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8023e2c:	4b1e      	ldr	r3, [pc, #120]	; (8023ea8 <SDMMC_GetCmdResp2+0x84>)
 8023e2e:	681b      	ldr	r3, [r3, #0]
 8023e30:	4a1e      	ldr	r2, [pc, #120]	; (8023eac <SDMMC_GetCmdResp2+0x88>)
 8023e32:	fba2 2303 	umull	r2, r3, r2, r3
 8023e36:	0a5b      	lsrs	r3, r3, #9
 8023e38:	f241 3288 	movw	r2, #5000	; 0x1388
 8023e3c:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 8023e40:	4623      	mov	r3, r4
 8023e42:	1e5c      	subs	r4, r3, #1
 8023e44:	2b00      	cmp	r3, #0
 8023e46:	d102      	bne.n	8023e4e <SDMMC_GetCmdResp2+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 8023e48:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8023e4c:	e026      	b.n	8023e9c <SDMMC_GetCmdResp2+0x78>
    }
    sta_reg = SDIOx->STA;
 8023e4e:	687b      	ldr	r3, [r7, #4]
 8023e50:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8023e52:	60fb      	str	r3, [r7, #12]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8023e54:	68fb      	ldr	r3, [r7, #12]
 8023e56:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8023e5a:	2b00      	cmp	r3, #0
 8023e5c:	d0f0      	beq.n	8023e40 <SDMMC_GetCmdResp2+0x1c>
 8023e5e:	68fb      	ldr	r3, [r7, #12]
 8023e60:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8023e64:	2b00      	cmp	r3, #0
 8023e66:	d1eb      	bne.n	8023e40 <SDMMC_GetCmdResp2+0x1c>
    
  if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8023e68:	687b      	ldr	r3, [r7, #4]
 8023e6a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8023e6c:	f003 0304 	and.w	r3, r3, #4
 8023e70:	2b00      	cmp	r3, #0
 8023e72:	d004      	beq.n	8023e7e <SDMMC_GetCmdResp2+0x5a>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8023e74:	687b      	ldr	r3, [r7, #4]
 8023e76:	2204      	movs	r2, #4
 8023e78:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8023e7a:	2304      	movs	r3, #4
 8023e7c:	e00e      	b.n	8023e9c <SDMMC_GetCmdResp2+0x78>
  }
  else if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8023e7e:	687b      	ldr	r3, [r7, #4]
 8023e80:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8023e82:	f003 0301 	and.w	r3, r3, #1
 8023e86:	2b00      	cmp	r3, #0
 8023e88:	d004      	beq.n	8023e94 <SDMMC_GetCmdResp2+0x70>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8023e8a:	687b      	ldr	r3, [r7, #4]
 8023e8c:	2201      	movs	r2, #1
 8023e8e:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8023e90:	2301      	movs	r3, #1
 8023e92:	e003      	b.n	8023e9c <SDMMC_GetCmdResp2+0x78>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8023e94:	687b      	ldr	r3, [r7, #4]
 8023e96:	22c5      	movs	r2, #197	; 0xc5
 8023e98:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return SDMMC_ERROR_NONE;
 8023e9a:	2300      	movs	r3, #0
}
 8023e9c:	4618      	mov	r0, r3
 8023e9e:	3710      	adds	r7, #16
 8023ea0:	46bd      	mov	sp, r7
 8023ea2:	bc90      	pop	{r4, r7}
 8023ea4:	4770      	bx	lr
 8023ea6:	bf00      	nop
 8023ea8:	20000000 	.word	0x20000000
 8023eac:	10624dd3 	.word	0x10624dd3

08023eb0 <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp3(SDIO_TypeDef *SDIOx)
{
 8023eb0:	b490      	push	{r4, r7}
 8023eb2:	b084      	sub	sp, #16
 8023eb4:	af00      	add	r7, sp, #0
 8023eb6:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8023eb8:	4b18      	ldr	r3, [pc, #96]	; (8023f1c <SDMMC_GetCmdResp3+0x6c>)
 8023eba:	681b      	ldr	r3, [r3, #0]
 8023ebc:	4a18      	ldr	r2, [pc, #96]	; (8023f20 <SDMMC_GetCmdResp3+0x70>)
 8023ebe:	fba2 2303 	umull	r2, r3, r2, r3
 8023ec2:	0a5b      	lsrs	r3, r3, #9
 8023ec4:	f241 3288 	movw	r2, #5000	; 0x1388
 8023ec8:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 8023ecc:	4623      	mov	r3, r4
 8023ece:	1e5c      	subs	r4, r3, #1
 8023ed0:	2b00      	cmp	r3, #0
 8023ed2:	d102      	bne.n	8023eda <SDMMC_GetCmdResp3+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 8023ed4:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8023ed8:	e01b      	b.n	8023f12 <SDMMC_GetCmdResp3+0x62>
    }
    sta_reg = SDIOx->STA;
 8023eda:	687b      	ldr	r3, [r7, #4]
 8023edc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8023ede:	60fb      	str	r3, [r7, #12]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8023ee0:	68fb      	ldr	r3, [r7, #12]
 8023ee2:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8023ee6:	2b00      	cmp	r3, #0
 8023ee8:	d0f0      	beq.n	8023ecc <SDMMC_GetCmdResp3+0x1c>
 8023eea:	68fb      	ldr	r3, [r7, #12]
 8023eec:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8023ef0:	2b00      	cmp	r3, #0
 8023ef2:	d1eb      	bne.n	8023ecc <SDMMC_GetCmdResp3+0x1c>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8023ef4:	687b      	ldr	r3, [r7, #4]
 8023ef6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8023ef8:	f003 0304 	and.w	r3, r3, #4
 8023efc:	2b00      	cmp	r3, #0
 8023efe:	d004      	beq.n	8023f0a <SDMMC_GetCmdResp3+0x5a>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8023f00:	687b      	ldr	r3, [r7, #4]
 8023f02:	2204      	movs	r2, #4
 8023f04:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8023f06:	2304      	movs	r3, #4
 8023f08:	e003      	b.n	8023f12 <SDMMC_GetCmdResp3+0x62>
  }
  else
  {  
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8023f0a:	687b      	ldr	r3, [r7, #4]
 8023f0c:	22c5      	movs	r2, #197	; 0xc5
 8023f0e:	639a      	str	r2, [r3, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 8023f10:	2300      	movs	r3, #0
}
 8023f12:	4618      	mov	r0, r3
 8023f14:	3710      	adds	r7, #16
 8023f16:	46bd      	mov	sp, r7
 8023f18:	bc90      	pop	{r4, r7}
 8023f1a:	4770      	bx	lr
 8023f1c:	20000000 	.word	0x20000000
 8023f20:	10624dd3 	.word	0x10624dd3

08023f24 <SDMMC_GetCmdResp6>:
  * @param  pRCA: Pointer to the variable that will contain the SD card relative 
  *         address RCA   
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp6(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint16_t *pRCA)
{
 8023f24:	b590      	push	{r4, r7, lr}
 8023f26:	b087      	sub	sp, #28
 8023f28:	af00      	add	r7, sp, #0
 8023f2a:	60f8      	str	r0, [r7, #12]
 8023f2c:	460b      	mov	r3, r1
 8023f2e:	607a      	str	r2, [r7, #4]
 8023f30:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8023f32:	4b34      	ldr	r3, [pc, #208]	; (8024004 <SDMMC_GetCmdResp6+0xe0>)
 8023f34:	681b      	ldr	r3, [r3, #0]
 8023f36:	4a34      	ldr	r2, [pc, #208]	; (8024008 <SDMMC_GetCmdResp6+0xe4>)
 8023f38:	fba2 2303 	umull	r2, r3, r2, r3
 8023f3c:	0a5b      	lsrs	r3, r3, #9
 8023f3e:	f241 3288 	movw	r2, #5000	; 0x1388
 8023f42:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 8023f46:	4623      	mov	r3, r4
 8023f48:	1e5c      	subs	r4, r3, #1
 8023f4a:	2b00      	cmp	r3, #0
 8023f4c:	d102      	bne.n	8023f54 <SDMMC_GetCmdResp6+0x30>
    {
      return SDMMC_ERROR_TIMEOUT;
 8023f4e:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8023f52:	e052      	b.n	8023ffa <SDMMC_GetCmdResp6+0xd6>
    }
    sta_reg = SDIOx->STA;
 8023f54:	68fb      	ldr	r3, [r7, #12]
 8023f56:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8023f58:	617b      	str	r3, [r7, #20]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8023f5a:	697b      	ldr	r3, [r7, #20]
 8023f5c:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8023f60:	2b00      	cmp	r3, #0
 8023f62:	d0f0      	beq.n	8023f46 <SDMMC_GetCmdResp6+0x22>
 8023f64:	697b      	ldr	r3, [r7, #20]
 8023f66:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8023f6a:	2b00      	cmp	r3, #0
 8023f6c:	d1eb      	bne.n	8023f46 <SDMMC_GetCmdResp6+0x22>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8023f6e:	68fb      	ldr	r3, [r7, #12]
 8023f70:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8023f72:	f003 0304 	and.w	r3, r3, #4
 8023f76:	2b00      	cmp	r3, #0
 8023f78:	d004      	beq.n	8023f84 <SDMMC_GetCmdResp6+0x60>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8023f7a:	68fb      	ldr	r3, [r7, #12]
 8023f7c:	2204      	movs	r2, #4
 8023f7e:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8023f80:	2304      	movs	r3, #4
 8023f82:	e03a      	b.n	8023ffa <SDMMC_GetCmdResp6+0xd6>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8023f84:	68fb      	ldr	r3, [r7, #12]
 8023f86:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8023f88:	f003 0301 	and.w	r3, r3, #1
 8023f8c:	2b00      	cmp	r3, #0
 8023f8e:	d004      	beq.n	8023f9a <SDMMC_GetCmdResp6+0x76>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8023f90:	68fb      	ldr	r3, [r7, #12]
 8023f92:	2201      	movs	r2, #1
 8023f94:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8023f96:	2301      	movs	r3, #1
 8023f98:	e02f      	b.n	8023ffa <SDMMC_GetCmdResp6+0xd6>
  {
    /* Nothing to do */
  }
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 8023f9a:	68f8      	ldr	r0, [r7, #12]
 8023f9c:	f7ff fbae 	bl	80236fc <SDIO_GetCommandResponse>
 8023fa0:	4603      	mov	r3, r0
 8023fa2:	461a      	mov	r2, r3
 8023fa4:	7afb      	ldrb	r3, [r7, #11]
 8023fa6:	4293      	cmp	r3, r2
 8023fa8:	d001      	beq.n	8023fae <SDMMC_GetCmdResp6+0x8a>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8023faa:	2301      	movs	r3, #1
 8023fac:	e025      	b.n	8023ffa <SDMMC_GetCmdResp6+0xd6>
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8023fae:	68fb      	ldr	r3, [r7, #12]
 8023fb0:	22c5      	movs	r2, #197	; 0xc5
 8023fb2:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* We have received response, retrieve it.  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 8023fb4:	2100      	movs	r1, #0
 8023fb6:	68f8      	ldr	r0, [r7, #12]
 8023fb8:	f7ff fbad 	bl	8023716 <SDIO_GetResponse>
 8023fbc:	6138      	str	r0, [r7, #16]
  
  if((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD | SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
 8023fbe:	693b      	ldr	r3, [r7, #16]
 8023fc0:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8023fc4:	2b00      	cmp	r3, #0
 8023fc6:	d106      	bne.n	8023fd6 <SDMMC_GetCmdResp6+0xb2>
  {
    *pRCA = (uint16_t) (response_r1 >> 16);
 8023fc8:	693b      	ldr	r3, [r7, #16]
 8023fca:	0c1b      	lsrs	r3, r3, #16
 8023fcc:	b29a      	uxth	r2, r3
 8023fce:	687b      	ldr	r3, [r7, #4]
 8023fd0:	801a      	strh	r2, [r3, #0]
    
    return SDMMC_ERROR_NONE;
 8023fd2:	2300      	movs	r3, #0
 8023fd4:	e011      	b.n	8023ffa <SDMMC_GetCmdResp6+0xd6>
  }
  else if((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 8023fd6:	693b      	ldr	r3, [r7, #16]
 8023fd8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8023fdc:	2b00      	cmp	r3, #0
 8023fde:	d002      	beq.n	8023fe6 <SDMMC_GetCmdResp6+0xc2>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 8023fe0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8023fe4:	e009      	b.n	8023ffa <SDMMC_GetCmdResp6+0xd6>
  }
  else if((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 8023fe6:	693b      	ldr	r3, [r7, #16]
 8023fe8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8023fec:	2b00      	cmp	r3, #0
 8023fee:	d002      	beq.n	8023ff6 <SDMMC_GetCmdResp6+0xd2>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 8023ff0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8023ff4:	e001      	b.n	8023ffa <SDMMC_GetCmdResp6+0xd6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 8023ff6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 8023ffa:	4618      	mov	r0, r3
 8023ffc:	371c      	adds	r7, #28
 8023ffe:	46bd      	mov	sp, r7
 8024000:	bd90      	pop	{r4, r7, pc}
 8024002:	bf00      	nop
 8024004:	20000000 	.word	0x20000000
 8024008:	10624dd3 	.word	0x10624dd3

0802400c <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp7(SDIO_TypeDef *SDIOx)
{
 802400c:	b490      	push	{r4, r7}
 802400e:	b084      	sub	sp, #16
 8024010:	af00      	add	r7, sp, #0
 8024012:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8024014:	4b21      	ldr	r3, [pc, #132]	; (802409c <SDMMC_GetCmdResp7+0x90>)
 8024016:	681b      	ldr	r3, [r3, #0]
 8024018:	4a21      	ldr	r2, [pc, #132]	; (80240a0 <SDMMC_GetCmdResp7+0x94>)
 802401a:	fba2 2303 	umull	r2, r3, r2, r3
 802401e:	0a5b      	lsrs	r3, r3, #9
 8024020:	f241 3288 	movw	r2, #5000	; 0x1388
 8024024:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 8024028:	4623      	mov	r3, r4
 802402a:	1e5c      	subs	r4, r3, #1
 802402c:	2b00      	cmp	r3, #0
 802402e:	d102      	bne.n	8024036 <SDMMC_GetCmdResp7+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 8024030:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8024034:	e02c      	b.n	8024090 <SDMMC_GetCmdResp7+0x84>
    }
    sta_reg = SDIOx->STA;
 8024036:	687b      	ldr	r3, [r7, #4]
 8024038:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 802403a:	60fb      	str	r3, [r7, #12]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 802403c:	68fb      	ldr	r3, [r7, #12]
 802403e:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8024042:	2b00      	cmp	r3, #0
 8024044:	d0f0      	beq.n	8024028 <SDMMC_GetCmdResp7+0x1c>
 8024046:	68fb      	ldr	r3, [r7, #12]
 8024048:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 802404c:	2b00      	cmp	r3, #0
 802404e:	d1eb      	bne.n	8024028 <SDMMC_GetCmdResp7+0x1c>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8024050:	687b      	ldr	r3, [r7, #4]
 8024052:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8024054:	f003 0304 	and.w	r3, r3, #4
 8024058:	2b00      	cmp	r3, #0
 802405a:	d004      	beq.n	8024066 <SDMMC_GetCmdResp7+0x5a>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 802405c:	687b      	ldr	r3, [r7, #4]
 802405e:	2204      	movs	r2, #4
 8024060:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8024062:	2304      	movs	r3, #4
 8024064:	e014      	b.n	8024090 <SDMMC_GetCmdResp7+0x84>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8024066:	687b      	ldr	r3, [r7, #4]
 8024068:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 802406a:	f003 0301 	and.w	r3, r3, #1
 802406e:	2b00      	cmp	r3, #0
 8024070:	d004      	beq.n	802407c <SDMMC_GetCmdResp7+0x70>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8024072:	687b      	ldr	r3, [r7, #4]
 8024074:	2201      	movs	r2, #1
 8024076:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8024078:	2301      	movs	r3, #1
 802407a:	e009      	b.n	8024090 <SDMMC_GetCmdResp7+0x84>
  else
  {
    /* Nothing to do */
  }
  
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDREND))
 802407c:	687b      	ldr	r3, [r7, #4]
 802407e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8024080:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8024084:	2b00      	cmp	r3, #0
 8024086:	d002      	beq.n	802408e <SDMMC_GetCmdResp7+0x82>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CMDREND);
 8024088:	687b      	ldr	r3, [r7, #4]
 802408a:	2240      	movs	r2, #64	; 0x40
 802408c:	639a      	str	r2, [r3, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 802408e:	2300      	movs	r3, #0
  
}
 8024090:	4618      	mov	r0, r3
 8024092:	3710      	adds	r7, #16
 8024094:	46bd      	mov	sp, r7
 8024096:	bc90      	pop	{r4, r7}
 8024098:	4770      	bx	lr
 802409a:	bf00      	nop
 802409c:	20000000 	.word	0x20000000
 80240a0:	10624dd3 	.word	0x10624dd3

080240a4 <main>:




int main(void)
{
 80240a4:	b580      	push	{r7, lr}
 80240a6:	af00      	add	r7, sp, #0
  hwInit();
 80240a8:	f7f4 fb3e 	bl	8018728 <hwInit>
  apInit();
 80240ac:	f7ed fb0c 	bl	80116c8 <apInit>

  apMain();
 80240b0:	f7ed fb20 	bl	80116f4 <apMain>

  return 0;
 80240b4:	2300      	movs	r3, #0
}
 80240b6:	4618      	mov	r0, r3
 80240b8:	bd80      	pop	{r7, pc}
	...

080240bc <__errno>:
 80240bc:	4b01      	ldr	r3, [pc, #4]	; (80240c4 <__errno+0x8>)
 80240be:	6818      	ldr	r0, [r3, #0]
 80240c0:	4770      	bx	lr
 80240c2:	bf00      	nop
 80240c4:	20000108 	.word	0x20000108

080240c8 <__libc_init_array>:
 80240c8:	b570      	push	{r4, r5, r6, lr}
 80240ca:	4d0d      	ldr	r5, [pc, #52]	; (8024100 <__libc_init_array+0x38>)
 80240cc:	4c0d      	ldr	r4, [pc, #52]	; (8024104 <__libc_init_array+0x3c>)
 80240ce:	1b64      	subs	r4, r4, r5
 80240d0:	10a4      	asrs	r4, r4, #2
 80240d2:	2600      	movs	r6, #0
 80240d4:	42a6      	cmp	r6, r4
 80240d6:	d109      	bne.n	80240ec <__libc_init_array+0x24>
 80240d8:	4d0b      	ldr	r5, [pc, #44]	; (8024108 <__libc_init_array+0x40>)
 80240da:	4c0c      	ldr	r4, [pc, #48]	; (802410c <__libc_init_array+0x44>)
 80240dc:	f004 faf0 	bl	80286c0 <_init>
 80240e0:	1b64      	subs	r4, r4, r5
 80240e2:	10a4      	asrs	r4, r4, #2
 80240e4:	2600      	movs	r6, #0
 80240e6:	42a6      	cmp	r6, r4
 80240e8:	d105      	bne.n	80240f6 <__libc_init_array+0x2e>
 80240ea:	bd70      	pop	{r4, r5, r6, pc}
 80240ec:	f855 3b04 	ldr.w	r3, [r5], #4
 80240f0:	4798      	blx	r3
 80240f2:	3601      	adds	r6, #1
 80240f4:	e7ee      	b.n	80240d4 <__libc_init_array+0xc>
 80240f6:	f855 3b04 	ldr.w	r3, [r5], #4
 80240fa:	4798      	blx	r3
 80240fc:	3601      	adds	r6, #1
 80240fe:	e7f2      	b.n	80240e6 <__libc_init_array+0x1e>
 8024100:	0803705c 	.word	0x0803705c
 8024104:	0803705c 	.word	0x0803705c
 8024108:	0803705c 	.word	0x0803705c
 802410c:	08037060 	.word	0x08037060

08024110 <malloc>:
 8024110:	4b02      	ldr	r3, [pc, #8]	; (802411c <malloc+0xc>)
 8024112:	4601      	mov	r1, r0
 8024114:	6818      	ldr	r0, [r3, #0]
 8024116:	f000 b88d 	b.w	8024234 <_malloc_r>
 802411a:	bf00      	nop
 802411c:	20000108 	.word	0x20000108

08024120 <free>:
 8024120:	4b02      	ldr	r3, [pc, #8]	; (802412c <free+0xc>)
 8024122:	4601      	mov	r1, r0
 8024124:	6818      	ldr	r0, [r3, #0]
 8024126:	f000 b819 	b.w	802415c <_free_r>
 802412a:	bf00      	nop
 802412c:	20000108 	.word	0x20000108

08024130 <memcpy>:
 8024130:	440a      	add	r2, r1
 8024132:	4291      	cmp	r1, r2
 8024134:	f100 33ff 	add.w	r3, r0, #4294967295
 8024138:	d100      	bne.n	802413c <memcpy+0xc>
 802413a:	4770      	bx	lr
 802413c:	b510      	push	{r4, lr}
 802413e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8024142:	f803 4f01 	strb.w	r4, [r3, #1]!
 8024146:	4291      	cmp	r1, r2
 8024148:	d1f9      	bne.n	802413e <memcpy+0xe>
 802414a:	bd10      	pop	{r4, pc}

0802414c <memset>:
 802414c:	4402      	add	r2, r0
 802414e:	4603      	mov	r3, r0
 8024150:	4293      	cmp	r3, r2
 8024152:	d100      	bne.n	8024156 <memset+0xa>
 8024154:	4770      	bx	lr
 8024156:	f803 1b01 	strb.w	r1, [r3], #1
 802415a:	e7f9      	b.n	8024150 <memset+0x4>

0802415c <_free_r>:
 802415c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 802415e:	2900      	cmp	r1, #0
 8024160:	d044      	beq.n	80241ec <_free_r+0x90>
 8024162:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8024166:	9001      	str	r0, [sp, #4]
 8024168:	2b00      	cmp	r3, #0
 802416a:	f1a1 0404 	sub.w	r4, r1, #4
 802416e:	bfb8      	it	lt
 8024170:	18e4      	addlt	r4, r4, r3
 8024172:	f003 f967 	bl	8027444 <__malloc_lock>
 8024176:	4a1e      	ldr	r2, [pc, #120]	; (80241f0 <_free_r+0x94>)
 8024178:	9801      	ldr	r0, [sp, #4]
 802417a:	6813      	ldr	r3, [r2, #0]
 802417c:	b933      	cbnz	r3, 802418c <_free_r+0x30>
 802417e:	6063      	str	r3, [r4, #4]
 8024180:	6014      	str	r4, [r2, #0]
 8024182:	b003      	add	sp, #12
 8024184:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8024188:	f003 b962 	b.w	8027450 <__malloc_unlock>
 802418c:	42a3      	cmp	r3, r4
 802418e:	d908      	bls.n	80241a2 <_free_r+0x46>
 8024190:	6825      	ldr	r5, [r4, #0]
 8024192:	1961      	adds	r1, r4, r5
 8024194:	428b      	cmp	r3, r1
 8024196:	bf01      	itttt	eq
 8024198:	6819      	ldreq	r1, [r3, #0]
 802419a:	685b      	ldreq	r3, [r3, #4]
 802419c:	1949      	addeq	r1, r1, r5
 802419e:	6021      	streq	r1, [r4, #0]
 80241a0:	e7ed      	b.n	802417e <_free_r+0x22>
 80241a2:	461a      	mov	r2, r3
 80241a4:	685b      	ldr	r3, [r3, #4]
 80241a6:	b10b      	cbz	r3, 80241ac <_free_r+0x50>
 80241a8:	42a3      	cmp	r3, r4
 80241aa:	d9fa      	bls.n	80241a2 <_free_r+0x46>
 80241ac:	6811      	ldr	r1, [r2, #0]
 80241ae:	1855      	adds	r5, r2, r1
 80241b0:	42a5      	cmp	r5, r4
 80241b2:	d10b      	bne.n	80241cc <_free_r+0x70>
 80241b4:	6824      	ldr	r4, [r4, #0]
 80241b6:	4421      	add	r1, r4
 80241b8:	1854      	adds	r4, r2, r1
 80241ba:	42a3      	cmp	r3, r4
 80241bc:	6011      	str	r1, [r2, #0]
 80241be:	d1e0      	bne.n	8024182 <_free_r+0x26>
 80241c0:	681c      	ldr	r4, [r3, #0]
 80241c2:	685b      	ldr	r3, [r3, #4]
 80241c4:	6053      	str	r3, [r2, #4]
 80241c6:	4421      	add	r1, r4
 80241c8:	6011      	str	r1, [r2, #0]
 80241ca:	e7da      	b.n	8024182 <_free_r+0x26>
 80241cc:	d902      	bls.n	80241d4 <_free_r+0x78>
 80241ce:	230c      	movs	r3, #12
 80241d0:	6003      	str	r3, [r0, #0]
 80241d2:	e7d6      	b.n	8024182 <_free_r+0x26>
 80241d4:	6825      	ldr	r5, [r4, #0]
 80241d6:	1961      	adds	r1, r4, r5
 80241d8:	428b      	cmp	r3, r1
 80241da:	bf04      	itt	eq
 80241dc:	6819      	ldreq	r1, [r3, #0]
 80241de:	685b      	ldreq	r3, [r3, #4]
 80241e0:	6063      	str	r3, [r4, #4]
 80241e2:	bf04      	itt	eq
 80241e4:	1949      	addeq	r1, r1, r5
 80241e6:	6021      	streq	r1, [r4, #0]
 80241e8:	6054      	str	r4, [r2, #4]
 80241ea:	e7ca      	b.n	8024182 <_free_r+0x26>
 80241ec:	b003      	add	sp, #12
 80241ee:	bd30      	pop	{r4, r5, pc}
 80241f0:	2000d3c4 	.word	0x2000d3c4

080241f4 <sbrk_aligned>:
 80241f4:	b570      	push	{r4, r5, r6, lr}
 80241f6:	4e0e      	ldr	r6, [pc, #56]	; (8024230 <sbrk_aligned+0x3c>)
 80241f8:	460c      	mov	r4, r1
 80241fa:	6831      	ldr	r1, [r6, #0]
 80241fc:	4605      	mov	r5, r0
 80241fe:	b911      	cbnz	r1, 8024206 <sbrk_aligned+0x12>
 8024200:	f000 fcf6 	bl	8024bf0 <_sbrk_r>
 8024204:	6030      	str	r0, [r6, #0]
 8024206:	4621      	mov	r1, r4
 8024208:	4628      	mov	r0, r5
 802420a:	f000 fcf1 	bl	8024bf0 <_sbrk_r>
 802420e:	1c43      	adds	r3, r0, #1
 8024210:	d00a      	beq.n	8024228 <sbrk_aligned+0x34>
 8024212:	1cc4      	adds	r4, r0, #3
 8024214:	f024 0403 	bic.w	r4, r4, #3
 8024218:	42a0      	cmp	r0, r4
 802421a:	d007      	beq.n	802422c <sbrk_aligned+0x38>
 802421c:	1a21      	subs	r1, r4, r0
 802421e:	4628      	mov	r0, r5
 8024220:	f000 fce6 	bl	8024bf0 <_sbrk_r>
 8024224:	3001      	adds	r0, #1
 8024226:	d101      	bne.n	802422c <sbrk_aligned+0x38>
 8024228:	f04f 34ff 	mov.w	r4, #4294967295
 802422c:	4620      	mov	r0, r4
 802422e:	bd70      	pop	{r4, r5, r6, pc}
 8024230:	2000d3c8 	.word	0x2000d3c8

08024234 <_malloc_r>:
 8024234:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8024238:	1ccd      	adds	r5, r1, #3
 802423a:	f025 0503 	bic.w	r5, r5, #3
 802423e:	3508      	adds	r5, #8
 8024240:	2d0c      	cmp	r5, #12
 8024242:	bf38      	it	cc
 8024244:	250c      	movcc	r5, #12
 8024246:	2d00      	cmp	r5, #0
 8024248:	4607      	mov	r7, r0
 802424a:	db01      	blt.n	8024250 <_malloc_r+0x1c>
 802424c:	42a9      	cmp	r1, r5
 802424e:	d905      	bls.n	802425c <_malloc_r+0x28>
 8024250:	230c      	movs	r3, #12
 8024252:	603b      	str	r3, [r7, #0]
 8024254:	2600      	movs	r6, #0
 8024256:	4630      	mov	r0, r6
 8024258:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 802425c:	4e2e      	ldr	r6, [pc, #184]	; (8024318 <_malloc_r+0xe4>)
 802425e:	f003 f8f1 	bl	8027444 <__malloc_lock>
 8024262:	6833      	ldr	r3, [r6, #0]
 8024264:	461c      	mov	r4, r3
 8024266:	bb34      	cbnz	r4, 80242b6 <_malloc_r+0x82>
 8024268:	4629      	mov	r1, r5
 802426a:	4638      	mov	r0, r7
 802426c:	f7ff ffc2 	bl	80241f4 <sbrk_aligned>
 8024270:	1c43      	adds	r3, r0, #1
 8024272:	4604      	mov	r4, r0
 8024274:	d14d      	bne.n	8024312 <_malloc_r+0xde>
 8024276:	6834      	ldr	r4, [r6, #0]
 8024278:	4626      	mov	r6, r4
 802427a:	2e00      	cmp	r6, #0
 802427c:	d140      	bne.n	8024300 <_malloc_r+0xcc>
 802427e:	6823      	ldr	r3, [r4, #0]
 8024280:	4631      	mov	r1, r6
 8024282:	4638      	mov	r0, r7
 8024284:	eb04 0803 	add.w	r8, r4, r3
 8024288:	f000 fcb2 	bl	8024bf0 <_sbrk_r>
 802428c:	4580      	cmp	r8, r0
 802428e:	d13a      	bne.n	8024306 <_malloc_r+0xd2>
 8024290:	6821      	ldr	r1, [r4, #0]
 8024292:	3503      	adds	r5, #3
 8024294:	1a6d      	subs	r5, r5, r1
 8024296:	f025 0503 	bic.w	r5, r5, #3
 802429a:	3508      	adds	r5, #8
 802429c:	2d0c      	cmp	r5, #12
 802429e:	bf38      	it	cc
 80242a0:	250c      	movcc	r5, #12
 80242a2:	4629      	mov	r1, r5
 80242a4:	4638      	mov	r0, r7
 80242a6:	f7ff ffa5 	bl	80241f4 <sbrk_aligned>
 80242aa:	3001      	adds	r0, #1
 80242ac:	d02b      	beq.n	8024306 <_malloc_r+0xd2>
 80242ae:	6823      	ldr	r3, [r4, #0]
 80242b0:	442b      	add	r3, r5
 80242b2:	6023      	str	r3, [r4, #0]
 80242b4:	e00e      	b.n	80242d4 <_malloc_r+0xa0>
 80242b6:	6822      	ldr	r2, [r4, #0]
 80242b8:	1b52      	subs	r2, r2, r5
 80242ba:	d41e      	bmi.n	80242fa <_malloc_r+0xc6>
 80242bc:	2a0b      	cmp	r2, #11
 80242be:	d916      	bls.n	80242ee <_malloc_r+0xba>
 80242c0:	1961      	adds	r1, r4, r5
 80242c2:	42a3      	cmp	r3, r4
 80242c4:	6025      	str	r5, [r4, #0]
 80242c6:	bf18      	it	ne
 80242c8:	6059      	strne	r1, [r3, #4]
 80242ca:	6863      	ldr	r3, [r4, #4]
 80242cc:	bf08      	it	eq
 80242ce:	6031      	streq	r1, [r6, #0]
 80242d0:	5162      	str	r2, [r4, r5]
 80242d2:	604b      	str	r3, [r1, #4]
 80242d4:	4638      	mov	r0, r7
 80242d6:	f104 060b 	add.w	r6, r4, #11
 80242da:	f003 f8b9 	bl	8027450 <__malloc_unlock>
 80242de:	f026 0607 	bic.w	r6, r6, #7
 80242e2:	1d23      	adds	r3, r4, #4
 80242e4:	1af2      	subs	r2, r6, r3
 80242e6:	d0b6      	beq.n	8024256 <_malloc_r+0x22>
 80242e8:	1b9b      	subs	r3, r3, r6
 80242ea:	50a3      	str	r3, [r4, r2]
 80242ec:	e7b3      	b.n	8024256 <_malloc_r+0x22>
 80242ee:	6862      	ldr	r2, [r4, #4]
 80242f0:	42a3      	cmp	r3, r4
 80242f2:	bf0c      	ite	eq
 80242f4:	6032      	streq	r2, [r6, #0]
 80242f6:	605a      	strne	r2, [r3, #4]
 80242f8:	e7ec      	b.n	80242d4 <_malloc_r+0xa0>
 80242fa:	4623      	mov	r3, r4
 80242fc:	6864      	ldr	r4, [r4, #4]
 80242fe:	e7b2      	b.n	8024266 <_malloc_r+0x32>
 8024300:	4634      	mov	r4, r6
 8024302:	6876      	ldr	r6, [r6, #4]
 8024304:	e7b9      	b.n	802427a <_malloc_r+0x46>
 8024306:	230c      	movs	r3, #12
 8024308:	603b      	str	r3, [r7, #0]
 802430a:	4638      	mov	r0, r7
 802430c:	f003 f8a0 	bl	8027450 <__malloc_unlock>
 8024310:	e7a1      	b.n	8024256 <_malloc_r+0x22>
 8024312:	6025      	str	r5, [r4, #0]
 8024314:	e7de      	b.n	80242d4 <_malloc_r+0xa0>
 8024316:	bf00      	nop
 8024318:	2000d3c4 	.word	0x2000d3c4

0802431c <__cvt>:
 802431c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8024320:	ec55 4b10 	vmov	r4, r5, d0
 8024324:	2d00      	cmp	r5, #0
 8024326:	460e      	mov	r6, r1
 8024328:	4619      	mov	r1, r3
 802432a:	462b      	mov	r3, r5
 802432c:	bfbb      	ittet	lt
 802432e:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8024332:	461d      	movlt	r5, r3
 8024334:	2300      	movge	r3, #0
 8024336:	232d      	movlt	r3, #45	; 0x2d
 8024338:	700b      	strb	r3, [r1, #0]
 802433a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 802433c:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8024340:	4691      	mov	r9, r2
 8024342:	f023 0820 	bic.w	r8, r3, #32
 8024346:	bfbc      	itt	lt
 8024348:	4622      	movlt	r2, r4
 802434a:	4614      	movlt	r4, r2
 802434c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8024350:	d005      	beq.n	802435e <__cvt+0x42>
 8024352:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8024356:	d100      	bne.n	802435a <__cvt+0x3e>
 8024358:	3601      	adds	r6, #1
 802435a:	2102      	movs	r1, #2
 802435c:	e000      	b.n	8024360 <__cvt+0x44>
 802435e:	2103      	movs	r1, #3
 8024360:	ab03      	add	r3, sp, #12
 8024362:	9301      	str	r3, [sp, #4]
 8024364:	ab02      	add	r3, sp, #8
 8024366:	9300      	str	r3, [sp, #0]
 8024368:	ec45 4b10 	vmov	d0, r4, r5
 802436c:	4653      	mov	r3, sl
 802436e:	4632      	mov	r2, r6
 8024370:	f001 fcd6 	bl	8025d20 <_dtoa_r>
 8024374:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8024378:	4607      	mov	r7, r0
 802437a:	d102      	bne.n	8024382 <__cvt+0x66>
 802437c:	f019 0f01 	tst.w	r9, #1
 8024380:	d022      	beq.n	80243c8 <__cvt+0xac>
 8024382:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8024386:	eb07 0906 	add.w	r9, r7, r6
 802438a:	d110      	bne.n	80243ae <__cvt+0x92>
 802438c:	783b      	ldrb	r3, [r7, #0]
 802438e:	2b30      	cmp	r3, #48	; 0x30
 8024390:	d10a      	bne.n	80243a8 <__cvt+0x8c>
 8024392:	2200      	movs	r2, #0
 8024394:	2300      	movs	r3, #0
 8024396:	4620      	mov	r0, r4
 8024398:	4629      	mov	r1, r5
 802439a:	f7ec fefd 	bl	8011198 <__aeabi_dcmpeq>
 802439e:	b918      	cbnz	r0, 80243a8 <__cvt+0x8c>
 80243a0:	f1c6 0601 	rsb	r6, r6, #1
 80243a4:	f8ca 6000 	str.w	r6, [sl]
 80243a8:	f8da 3000 	ldr.w	r3, [sl]
 80243ac:	4499      	add	r9, r3
 80243ae:	2200      	movs	r2, #0
 80243b0:	2300      	movs	r3, #0
 80243b2:	4620      	mov	r0, r4
 80243b4:	4629      	mov	r1, r5
 80243b6:	f7ec feef 	bl	8011198 <__aeabi_dcmpeq>
 80243ba:	b108      	cbz	r0, 80243c0 <__cvt+0xa4>
 80243bc:	f8cd 900c 	str.w	r9, [sp, #12]
 80243c0:	2230      	movs	r2, #48	; 0x30
 80243c2:	9b03      	ldr	r3, [sp, #12]
 80243c4:	454b      	cmp	r3, r9
 80243c6:	d307      	bcc.n	80243d8 <__cvt+0xbc>
 80243c8:	9b03      	ldr	r3, [sp, #12]
 80243ca:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80243cc:	1bdb      	subs	r3, r3, r7
 80243ce:	4638      	mov	r0, r7
 80243d0:	6013      	str	r3, [r2, #0]
 80243d2:	b004      	add	sp, #16
 80243d4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80243d8:	1c59      	adds	r1, r3, #1
 80243da:	9103      	str	r1, [sp, #12]
 80243dc:	701a      	strb	r2, [r3, #0]
 80243de:	e7f0      	b.n	80243c2 <__cvt+0xa6>

080243e0 <__exponent>:
 80243e0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80243e2:	4603      	mov	r3, r0
 80243e4:	2900      	cmp	r1, #0
 80243e6:	bfb8      	it	lt
 80243e8:	4249      	neglt	r1, r1
 80243ea:	f803 2b02 	strb.w	r2, [r3], #2
 80243ee:	bfb4      	ite	lt
 80243f0:	222d      	movlt	r2, #45	; 0x2d
 80243f2:	222b      	movge	r2, #43	; 0x2b
 80243f4:	2909      	cmp	r1, #9
 80243f6:	7042      	strb	r2, [r0, #1]
 80243f8:	dd2a      	ble.n	8024450 <__exponent+0x70>
 80243fa:	f10d 0407 	add.w	r4, sp, #7
 80243fe:	46a4      	mov	ip, r4
 8024400:	270a      	movs	r7, #10
 8024402:	46a6      	mov	lr, r4
 8024404:	460a      	mov	r2, r1
 8024406:	fb91 f6f7 	sdiv	r6, r1, r7
 802440a:	fb07 1516 	mls	r5, r7, r6, r1
 802440e:	3530      	adds	r5, #48	; 0x30
 8024410:	2a63      	cmp	r2, #99	; 0x63
 8024412:	f104 34ff 	add.w	r4, r4, #4294967295
 8024416:	f80e 5c01 	strb.w	r5, [lr, #-1]
 802441a:	4631      	mov	r1, r6
 802441c:	dcf1      	bgt.n	8024402 <__exponent+0x22>
 802441e:	3130      	adds	r1, #48	; 0x30
 8024420:	f1ae 0502 	sub.w	r5, lr, #2
 8024424:	f804 1c01 	strb.w	r1, [r4, #-1]
 8024428:	1c44      	adds	r4, r0, #1
 802442a:	4629      	mov	r1, r5
 802442c:	4561      	cmp	r1, ip
 802442e:	d30a      	bcc.n	8024446 <__exponent+0x66>
 8024430:	f10d 0209 	add.w	r2, sp, #9
 8024434:	eba2 020e 	sub.w	r2, r2, lr
 8024438:	4565      	cmp	r5, ip
 802443a:	bf88      	it	hi
 802443c:	2200      	movhi	r2, #0
 802443e:	4413      	add	r3, r2
 8024440:	1a18      	subs	r0, r3, r0
 8024442:	b003      	add	sp, #12
 8024444:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8024446:	f811 2b01 	ldrb.w	r2, [r1], #1
 802444a:	f804 2f01 	strb.w	r2, [r4, #1]!
 802444e:	e7ed      	b.n	802442c <__exponent+0x4c>
 8024450:	2330      	movs	r3, #48	; 0x30
 8024452:	3130      	adds	r1, #48	; 0x30
 8024454:	7083      	strb	r3, [r0, #2]
 8024456:	70c1      	strb	r1, [r0, #3]
 8024458:	1d03      	adds	r3, r0, #4
 802445a:	e7f1      	b.n	8024440 <__exponent+0x60>

0802445c <_printf_float>:
 802445c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8024460:	ed2d 8b02 	vpush	{d8}
 8024464:	b08d      	sub	sp, #52	; 0x34
 8024466:	460c      	mov	r4, r1
 8024468:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 802446c:	4616      	mov	r6, r2
 802446e:	461f      	mov	r7, r3
 8024470:	4605      	mov	r5, r0
 8024472:	f002 ff69 	bl	8027348 <_localeconv_r>
 8024476:	f8d0 a000 	ldr.w	sl, [r0]
 802447a:	4650      	mov	r0, sl
 802447c:	f7ec fa0a 	bl	8010894 <strlen>
 8024480:	2300      	movs	r3, #0
 8024482:	930a      	str	r3, [sp, #40]	; 0x28
 8024484:	6823      	ldr	r3, [r4, #0]
 8024486:	9305      	str	r3, [sp, #20]
 8024488:	f8d8 3000 	ldr.w	r3, [r8]
 802448c:	f894 b018 	ldrb.w	fp, [r4, #24]
 8024490:	3307      	adds	r3, #7
 8024492:	f023 0307 	bic.w	r3, r3, #7
 8024496:	f103 0208 	add.w	r2, r3, #8
 802449a:	f8c8 2000 	str.w	r2, [r8]
 802449e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80244a2:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 80244a6:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 80244aa:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80244ae:	9307      	str	r3, [sp, #28]
 80244b0:	f8cd 8018 	str.w	r8, [sp, #24]
 80244b4:	ee08 0a10 	vmov	s16, r0
 80244b8:	4b9f      	ldr	r3, [pc, #636]	; (8024738 <_printf_float+0x2dc>)
 80244ba:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80244be:	f04f 32ff 	mov.w	r2, #4294967295
 80244c2:	f7ec fe9b 	bl	80111fc <__aeabi_dcmpun>
 80244c6:	bb88      	cbnz	r0, 802452c <_printf_float+0xd0>
 80244c8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80244cc:	4b9a      	ldr	r3, [pc, #616]	; (8024738 <_printf_float+0x2dc>)
 80244ce:	f04f 32ff 	mov.w	r2, #4294967295
 80244d2:	f7ec fe75 	bl	80111c0 <__aeabi_dcmple>
 80244d6:	bb48      	cbnz	r0, 802452c <_printf_float+0xd0>
 80244d8:	2200      	movs	r2, #0
 80244da:	2300      	movs	r3, #0
 80244dc:	4640      	mov	r0, r8
 80244de:	4649      	mov	r1, r9
 80244e0:	f7ec fe64 	bl	80111ac <__aeabi_dcmplt>
 80244e4:	b110      	cbz	r0, 80244ec <_printf_float+0x90>
 80244e6:	232d      	movs	r3, #45	; 0x2d
 80244e8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80244ec:	4b93      	ldr	r3, [pc, #588]	; (802473c <_printf_float+0x2e0>)
 80244ee:	4894      	ldr	r0, [pc, #592]	; (8024740 <_printf_float+0x2e4>)
 80244f0:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 80244f4:	bf94      	ite	ls
 80244f6:	4698      	movls	r8, r3
 80244f8:	4680      	movhi	r8, r0
 80244fa:	2303      	movs	r3, #3
 80244fc:	6123      	str	r3, [r4, #16]
 80244fe:	9b05      	ldr	r3, [sp, #20]
 8024500:	f023 0204 	bic.w	r2, r3, #4
 8024504:	6022      	str	r2, [r4, #0]
 8024506:	f04f 0900 	mov.w	r9, #0
 802450a:	9700      	str	r7, [sp, #0]
 802450c:	4633      	mov	r3, r6
 802450e:	aa0b      	add	r2, sp, #44	; 0x2c
 8024510:	4621      	mov	r1, r4
 8024512:	4628      	mov	r0, r5
 8024514:	f000 f9d8 	bl	80248c8 <_printf_common>
 8024518:	3001      	adds	r0, #1
 802451a:	f040 8090 	bne.w	802463e <_printf_float+0x1e2>
 802451e:	f04f 30ff 	mov.w	r0, #4294967295
 8024522:	b00d      	add	sp, #52	; 0x34
 8024524:	ecbd 8b02 	vpop	{d8}
 8024528:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 802452c:	4642      	mov	r2, r8
 802452e:	464b      	mov	r3, r9
 8024530:	4640      	mov	r0, r8
 8024532:	4649      	mov	r1, r9
 8024534:	f7ec fe62 	bl	80111fc <__aeabi_dcmpun>
 8024538:	b140      	cbz	r0, 802454c <_printf_float+0xf0>
 802453a:	464b      	mov	r3, r9
 802453c:	2b00      	cmp	r3, #0
 802453e:	bfbc      	itt	lt
 8024540:	232d      	movlt	r3, #45	; 0x2d
 8024542:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8024546:	487f      	ldr	r0, [pc, #508]	; (8024744 <_printf_float+0x2e8>)
 8024548:	4b7f      	ldr	r3, [pc, #508]	; (8024748 <_printf_float+0x2ec>)
 802454a:	e7d1      	b.n	80244f0 <_printf_float+0x94>
 802454c:	6863      	ldr	r3, [r4, #4]
 802454e:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8024552:	9206      	str	r2, [sp, #24]
 8024554:	1c5a      	adds	r2, r3, #1
 8024556:	d13f      	bne.n	80245d8 <_printf_float+0x17c>
 8024558:	2306      	movs	r3, #6
 802455a:	6063      	str	r3, [r4, #4]
 802455c:	9b05      	ldr	r3, [sp, #20]
 802455e:	6861      	ldr	r1, [r4, #4]
 8024560:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8024564:	2300      	movs	r3, #0
 8024566:	9303      	str	r3, [sp, #12]
 8024568:	ab0a      	add	r3, sp, #40	; 0x28
 802456a:	e9cd b301 	strd	fp, r3, [sp, #4]
 802456e:	ab09      	add	r3, sp, #36	; 0x24
 8024570:	ec49 8b10 	vmov	d0, r8, r9
 8024574:	9300      	str	r3, [sp, #0]
 8024576:	6022      	str	r2, [r4, #0]
 8024578:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 802457c:	4628      	mov	r0, r5
 802457e:	f7ff fecd 	bl	802431c <__cvt>
 8024582:	9b06      	ldr	r3, [sp, #24]
 8024584:	9909      	ldr	r1, [sp, #36]	; 0x24
 8024586:	2b47      	cmp	r3, #71	; 0x47
 8024588:	4680      	mov	r8, r0
 802458a:	d108      	bne.n	802459e <_printf_float+0x142>
 802458c:	1cc8      	adds	r0, r1, #3
 802458e:	db02      	blt.n	8024596 <_printf_float+0x13a>
 8024590:	6863      	ldr	r3, [r4, #4]
 8024592:	4299      	cmp	r1, r3
 8024594:	dd41      	ble.n	802461a <_printf_float+0x1be>
 8024596:	f1ab 0b02 	sub.w	fp, fp, #2
 802459a:	fa5f fb8b 	uxtb.w	fp, fp
 802459e:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80245a2:	d820      	bhi.n	80245e6 <_printf_float+0x18a>
 80245a4:	3901      	subs	r1, #1
 80245a6:	465a      	mov	r2, fp
 80245a8:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80245ac:	9109      	str	r1, [sp, #36]	; 0x24
 80245ae:	f7ff ff17 	bl	80243e0 <__exponent>
 80245b2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80245b4:	1813      	adds	r3, r2, r0
 80245b6:	2a01      	cmp	r2, #1
 80245b8:	4681      	mov	r9, r0
 80245ba:	6123      	str	r3, [r4, #16]
 80245bc:	dc02      	bgt.n	80245c4 <_printf_float+0x168>
 80245be:	6822      	ldr	r2, [r4, #0]
 80245c0:	07d2      	lsls	r2, r2, #31
 80245c2:	d501      	bpl.n	80245c8 <_printf_float+0x16c>
 80245c4:	3301      	adds	r3, #1
 80245c6:	6123      	str	r3, [r4, #16]
 80245c8:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 80245cc:	2b00      	cmp	r3, #0
 80245ce:	d09c      	beq.n	802450a <_printf_float+0xae>
 80245d0:	232d      	movs	r3, #45	; 0x2d
 80245d2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80245d6:	e798      	b.n	802450a <_printf_float+0xae>
 80245d8:	9a06      	ldr	r2, [sp, #24]
 80245da:	2a47      	cmp	r2, #71	; 0x47
 80245dc:	d1be      	bne.n	802455c <_printf_float+0x100>
 80245de:	2b00      	cmp	r3, #0
 80245e0:	d1bc      	bne.n	802455c <_printf_float+0x100>
 80245e2:	2301      	movs	r3, #1
 80245e4:	e7b9      	b.n	802455a <_printf_float+0xfe>
 80245e6:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 80245ea:	d118      	bne.n	802461e <_printf_float+0x1c2>
 80245ec:	2900      	cmp	r1, #0
 80245ee:	6863      	ldr	r3, [r4, #4]
 80245f0:	dd0b      	ble.n	802460a <_printf_float+0x1ae>
 80245f2:	6121      	str	r1, [r4, #16]
 80245f4:	b913      	cbnz	r3, 80245fc <_printf_float+0x1a0>
 80245f6:	6822      	ldr	r2, [r4, #0]
 80245f8:	07d0      	lsls	r0, r2, #31
 80245fa:	d502      	bpl.n	8024602 <_printf_float+0x1a6>
 80245fc:	3301      	adds	r3, #1
 80245fe:	440b      	add	r3, r1
 8024600:	6123      	str	r3, [r4, #16]
 8024602:	65a1      	str	r1, [r4, #88]	; 0x58
 8024604:	f04f 0900 	mov.w	r9, #0
 8024608:	e7de      	b.n	80245c8 <_printf_float+0x16c>
 802460a:	b913      	cbnz	r3, 8024612 <_printf_float+0x1b6>
 802460c:	6822      	ldr	r2, [r4, #0]
 802460e:	07d2      	lsls	r2, r2, #31
 8024610:	d501      	bpl.n	8024616 <_printf_float+0x1ba>
 8024612:	3302      	adds	r3, #2
 8024614:	e7f4      	b.n	8024600 <_printf_float+0x1a4>
 8024616:	2301      	movs	r3, #1
 8024618:	e7f2      	b.n	8024600 <_printf_float+0x1a4>
 802461a:	f04f 0b67 	mov.w	fp, #103	; 0x67
 802461e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8024620:	4299      	cmp	r1, r3
 8024622:	db05      	blt.n	8024630 <_printf_float+0x1d4>
 8024624:	6823      	ldr	r3, [r4, #0]
 8024626:	6121      	str	r1, [r4, #16]
 8024628:	07d8      	lsls	r0, r3, #31
 802462a:	d5ea      	bpl.n	8024602 <_printf_float+0x1a6>
 802462c:	1c4b      	adds	r3, r1, #1
 802462e:	e7e7      	b.n	8024600 <_printf_float+0x1a4>
 8024630:	2900      	cmp	r1, #0
 8024632:	bfd4      	ite	le
 8024634:	f1c1 0202 	rsble	r2, r1, #2
 8024638:	2201      	movgt	r2, #1
 802463a:	4413      	add	r3, r2
 802463c:	e7e0      	b.n	8024600 <_printf_float+0x1a4>
 802463e:	6823      	ldr	r3, [r4, #0]
 8024640:	055a      	lsls	r2, r3, #21
 8024642:	d407      	bmi.n	8024654 <_printf_float+0x1f8>
 8024644:	6923      	ldr	r3, [r4, #16]
 8024646:	4642      	mov	r2, r8
 8024648:	4631      	mov	r1, r6
 802464a:	4628      	mov	r0, r5
 802464c:	47b8      	blx	r7
 802464e:	3001      	adds	r0, #1
 8024650:	d12c      	bne.n	80246ac <_printf_float+0x250>
 8024652:	e764      	b.n	802451e <_printf_float+0xc2>
 8024654:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8024658:	f240 80e0 	bls.w	802481c <_printf_float+0x3c0>
 802465c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8024660:	2200      	movs	r2, #0
 8024662:	2300      	movs	r3, #0
 8024664:	f7ec fd98 	bl	8011198 <__aeabi_dcmpeq>
 8024668:	2800      	cmp	r0, #0
 802466a:	d034      	beq.n	80246d6 <_printf_float+0x27a>
 802466c:	4a37      	ldr	r2, [pc, #220]	; (802474c <_printf_float+0x2f0>)
 802466e:	2301      	movs	r3, #1
 8024670:	4631      	mov	r1, r6
 8024672:	4628      	mov	r0, r5
 8024674:	47b8      	blx	r7
 8024676:	3001      	adds	r0, #1
 8024678:	f43f af51 	beq.w	802451e <_printf_float+0xc2>
 802467c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8024680:	429a      	cmp	r2, r3
 8024682:	db02      	blt.n	802468a <_printf_float+0x22e>
 8024684:	6823      	ldr	r3, [r4, #0]
 8024686:	07d8      	lsls	r0, r3, #31
 8024688:	d510      	bpl.n	80246ac <_printf_float+0x250>
 802468a:	ee18 3a10 	vmov	r3, s16
 802468e:	4652      	mov	r2, sl
 8024690:	4631      	mov	r1, r6
 8024692:	4628      	mov	r0, r5
 8024694:	47b8      	blx	r7
 8024696:	3001      	adds	r0, #1
 8024698:	f43f af41 	beq.w	802451e <_printf_float+0xc2>
 802469c:	f04f 0800 	mov.w	r8, #0
 80246a0:	f104 091a 	add.w	r9, r4, #26
 80246a4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80246a6:	3b01      	subs	r3, #1
 80246a8:	4543      	cmp	r3, r8
 80246aa:	dc09      	bgt.n	80246c0 <_printf_float+0x264>
 80246ac:	6823      	ldr	r3, [r4, #0]
 80246ae:	079b      	lsls	r3, r3, #30
 80246b0:	f100 8105 	bmi.w	80248be <_printf_float+0x462>
 80246b4:	68e0      	ldr	r0, [r4, #12]
 80246b6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80246b8:	4298      	cmp	r0, r3
 80246ba:	bfb8      	it	lt
 80246bc:	4618      	movlt	r0, r3
 80246be:	e730      	b.n	8024522 <_printf_float+0xc6>
 80246c0:	2301      	movs	r3, #1
 80246c2:	464a      	mov	r2, r9
 80246c4:	4631      	mov	r1, r6
 80246c6:	4628      	mov	r0, r5
 80246c8:	47b8      	blx	r7
 80246ca:	3001      	adds	r0, #1
 80246cc:	f43f af27 	beq.w	802451e <_printf_float+0xc2>
 80246d0:	f108 0801 	add.w	r8, r8, #1
 80246d4:	e7e6      	b.n	80246a4 <_printf_float+0x248>
 80246d6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80246d8:	2b00      	cmp	r3, #0
 80246da:	dc39      	bgt.n	8024750 <_printf_float+0x2f4>
 80246dc:	4a1b      	ldr	r2, [pc, #108]	; (802474c <_printf_float+0x2f0>)
 80246de:	2301      	movs	r3, #1
 80246e0:	4631      	mov	r1, r6
 80246e2:	4628      	mov	r0, r5
 80246e4:	47b8      	blx	r7
 80246e6:	3001      	adds	r0, #1
 80246e8:	f43f af19 	beq.w	802451e <_printf_float+0xc2>
 80246ec:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80246f0:	4313      	orrs	r3, r2
 80246f2:	d102      	bne.n	80246fa <_printf_float+0x29e>
 80246f4:	6823      	ldr	r3, [r4, #0]
 80246f6:	07d9      	lsls	r1, r3, #31
 80246f8:	d5d8      	bpl.n	80246ac <_printf_float+0x250>
 80246fa:	ee18 3a10 	vmov	r3, s16
 80246fe:	4652      	mov	r2, sl
 8024700:	4631      	mov	r1, r6
 8024702:	4628      	mov	r0, r5
 8024704:	47b8      	blx	r7
 8024706:	3001      	adds	r0, #1
 8024708:	f43f af09 	beq.w	802451e <_printf_float+0xc2>
 802470c:	f04f 0900 	mov.w	r9, #0
 8024710:	f104 0a1a 	add.w	sl, r4, #26
 8024714:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8024716:	425b      	negs	r3, r3
 8024718:	454b      	cmp	r3, r9
 802471a:	dc01      	bgt.n	8024720 <_printf_float+0x2c4>
 802471c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 802471e:	e792      	b.n	8024646 <_printf_float+0x1ea>
 8024720:	2301      	movs	r3, #1
 8024722:	4652      	mov	r2, sl
 8024724:	4631      	mov	r1, r6
 8024726:	4628      	mov	r0, r5
 8024728:	47b8      	blx	r7
 802472a:	3001      	adds	r0, #1
 802472c:	f43f aef7 	beq.w	802451e <_printf_float+0xc2>
 8024730:	f109 0901 	add.w	r9, r9, #1
 8024734:	e7ee      	b.n	8024714 <_printf_float+0x2b8>
 8024736:	bf00      	nop
 8024738:	7fefffff 	.word	0x7fefffff
 802473c:	08036bb0 	.word	0x08036bb0
 8024740:	08036bb4 	.word	0x08036bb4
 8024744:	08036bbc 	.word	0x08036bbc
 8024748:	08036bb8 	.word	0x08036bb8
 802474c:	08036bc0 	.word	0x08036bc0
 8024750:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8024752:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8024754:	429a      	cmp	r2, r3
 8024756:	bfa8      	it	ge
 8024758:	461a      	movge	r2, r3
 802475a:	2a00      	cmp	r2, #0
 802475c:	4691      	mov	r9, r2
 802475e:	dc37      	bgt.n	80247d0 <_printf_float+0x374>
 8024760:	f04f 0b00 	mov.w	fp, #0
 8024764:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8024768:	f104 021a 	add.w	r2, r4, #26
 802476c:	6da3      	ldr	r3, [r4, #88]	; 0x58
 802476e:	9305      	str	r3, [sp, #20]
 8024770:	eba3 0309 	sub.w	r3, r3, r9
 8024774:	455b      	cmp	r3, fp
 8024776:	dc33      	bgt.n	80247e0 <_printf_float+0x384>
 8024778:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 802477c:	429a      	cmp	r2, r3
 802477e:	db3b      	blt.n	80247f8 <_printf_float+0x39c>
 8024780:	6823      	ldr	r3, [r4, #0]
 8024782:	07da      	lsls	r2, r3, #31
 8024784:	d438      	bmi.n	80247f8 <_printf_float+0x39c>
 8024786:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8024788:	9a05      	ldr	r2, [sp, #20]
 802478a:	9909      	ldr	r1, [sp, #36]	; 0x24
 802478c:	1a9a      	subs	r2, r3, r2
 802478e:	eba3 0901 	sub.w	r9, r3, r1
 8024792:	4591      	cmp	r9, r2
 8024794:	bfa8      	it	ge
 8024796:	4691      	movge	r9, r2
 8024798:	f1b9 0f00 	cmp.w	r9, #0
 802479c:	dc35      	bgt.n	802480a <_printf_float+0x3ae>
 802479e:	f04f 0800 	mov.w	r8, #0
 80247a2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80247a6:	f104 0a1a 	add.w	sl, r4, #26
 80247aa:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80247ae:	1a9b      	subs	r3, r3, r2
 80247b0:	eba3 0309 	sub.w	r3, r3, r9
 80247b4:	4543      	cmp	r3, r8
 80247b6:	f77f af79 	ble.w	80246ac <_printf_float+0x250>
 80247ba:	2301      	movs	r3, #1
 80247bc:	4652      	mov	r2, sl
 80247be:	4631      	mov	r1, r6
 80247c0:	4628      	mov	r0, r5
 80247c2:	47b8      	blx	r7
 80247c4:	3001      	adds	r0, #1
 80247c6:	f43f aeaa 	beq.w	802451e <_printf_float+0xc2>
 80247ca:	f108 0801 	add.w	r8, r8, #1
 80247ce:	e7ec      	b.n	80247aa <_printf_float+0x34e>
 80247d0:	4613      	mov	r3, r2
 80247d2:	4631      	mov	r1, r6
 80247d4:	4642      	mov	r2, r8
 80247d6:	4628      	mov	r0, r5
 80247d8:	47b8      	blx	r7
 80247da:	3001      	adds	r0, #1
 80247dc:	d1c0      	bne.n	8024760 <_printf_float+0x304>
 80247de:	e69e      	b.n	802451e <_printf_float+0xc2>
 80247e0:	2301      	movs	r3, #1
 80247e2:	4631      	mov	r1, r6
 80247e4:	4628      	mov	r0, r5
 80247e6:	9205      	str	r2, [sp, #20]
 80247e8:	47b8      	blx	r7
 80247ea:	3001      	adds	r0, #1
 80247ec:	f43f ae97 	beq.w	802451e <_printf_float+0xc2>
 80247f0:	9a05      	ldr	r2, [sp, #20]
 80247f2:	f10b 0b01 	add.w	fp, fp, #1
 80247f6:	e7b9      	b.n	802476c <_printf_float+0x310>
 80247f8:	ee18 3a10 	vmov	r3, s16
 80247fc:	4652      	mov	r2, sl
 80247fe:	4631      	mov	r1, r6
 8024800:	4628      	mov	r0, r5
 8024802:	47b8      	blx	r7
 8024804:	3001      	adds	r0, #1
 8024806:	d1be      	bne.n	8024786 <_printf_float+0x32a>
 8024808:	e689      	b.n	802451e <_printf_float+0xc2>
 802480a:	9a05      	ldr	r2, [sp, #20]
 802480c:	464b      	mov	r3, r9
 802480e:	4442      	add	r2, r8
 8024810:	4631      	mov	r1, r6
 8024812:	4628      	mov	r0, r5
 8024814:	47b8      	blx	r7
 8024816:	3001      	adds	r0, #1
 8024818:	d1c1      	bne.n	802479e <_printf_float+0x342>
 802481a:	e680      	b.n	802451e <_printf_float+0xc2>
 802481c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 802481e:	2a01      	cmp	r2, #1
 8024820:	dc01      	bgt.n	8024826 <_printf_float+0x3ca>
 8024822:	07db      	lsls	r3, r3, #31
 8024824:	d538      	bpl.n	8024898 <_printf_float+0x43c>
 8024826:	2301      	movs	r3, #1
 8024828:	4642      	mov	r2, r8
 802482a:	4631      	mov	r1, r6
 802482c:	4628      	mov	r0, r5
 802482e:	47b8      	blx	r7
 8024830:	3001      	adds	r0, #1
 8024832:	f43f ae74 	beq.w	802451e <_printf_float+0xc2>
 8024836:	ee18 3a10 	vmov	r3, s16
 802483a:	4652      	mov	r2, sl
 802483c:	4631      	mov	r1, r6
 802483e:	4628      	mov	r0, r5
 8024840:	47b8      	blx	r7
 8024842:	3001      	adds	r0, #1
 8024844:	f43f ae6b 	beq.w	802451e <_printf_float+0xc2>
 8024848:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 802484c:	2200      	movs	r2, #0
 802484e:	2300      	movs	r3, #0
 8024850:	f7ec fca2 	bl	8011198 <__aeabi_dcmpeq>
 8024854:	b9d8      	cbnz	r0, 802488e <_printf_float+0x432>
 8024856:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8024858:	f108 0201 	add.w	r2, r8, #1
 802485c:	3b01      	subs	r3, #1
 802485e:	4631      	mov	r1, r6
 8024860:	4628      	mov	r0, r5
 8024862:	47b8      	blx	r7
 8024864:	3001      	adds	r0, #1
 8024866:	d10e      	bne.n	8024886 <_printf_float+0x42a>
 8024868:	e659      	b.n	802451e <_printf_float+0xc2>
 802486a:	2301      	movs	r3, #1
 802486c:	4652      	mov	r2, sl
 802486e:	4631      	mov	r1, r6
 8024870:	4628      	mov	r0, r5
 8024872:	47b8      	blx	r7
 8024874:	3001      	adds	r0, #1
 8024876:	f43f ae52 	beq.w	802451e <_printf_float+0xc2>
 802487a:	f108 0801 	add.w	r8, r8, #1
 802487e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8024880:	3b01      	subs	r3, #1
 8024882:	4543      	cmp	r3, r8
 8024884:	dcf1      	bgt.n	802486a <_printf_float+0x40e>
 8024886:	464b      	mov	r3, r9
 8024888:	f104 0250 	add.w	r2, r4, #80	; 0x50
 802488c:	e6dc      	b.n	8024648 <_printf_float+0x1ec>
 802488e:	f04f 0800 	mov.w	r8, #0
 8024892:	f104 0a1a 	add.w	sl, r4, #26
 8024896:	e7f2      	b.n	802487e <_printf_float+0x422>
 8024898:	2301      	movs	r3, #1
 802489a:	4642      	mov	r2, r8
 802489c:	e7df      	b.n	802485e <_printf_float+0x402>
 802489e:	2301      	movs	r3, #1
 80248a0:	464a      	mov	r2, r9
 80248a2:	4631      	mov	r1, r6
 80248a4:	4628      	mov	r0, r5
 80248a6:	47b8      	blx	r7
 80248a8:	3001      	adds	r0, #1
 80248aa:	f43f ae38 	beq.w	802451e <_printf_float+0xc2>
 80248ae:	f108 0801 	add.w	r8, r8, #1
 80248b2:	68e3      	ldr	r3, [r4, #12]
 80248b4:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80248b6:	1a5b      	subs	r3, r3, r1
 80248b8:	4543      	cmp	r3, r8
 80248ba:	dcf0      	bgt.n	802489e <_printf_float+0x442>
 80248bc:	e6fa      	b.n	80246b4 <_printf_float+0x258>
 80248be:	f04f 0800 	mov.w	r8, #0
 80248c2:	f104 0919 	add.w	r9, r4, #25
 80248c6:	e7f4      	b.n	80248b2 <_printf_float+0x456>

080248c8 <_printf_common>:
 80248c8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80248cc:	4616      	mov	r6, r2
 80248ce:	4699      	mov	r9, r3
 80248d0:	688a      	ldr	r2, [r1, #8]
 80248d2:	690b      	ldr	r3, [r1, #16]
 80248d4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80248d8:	4293      	cmp	r3, r2
 80248da:	bfb8      	it	lt
 80248dc:	4613      	movlt	r3, r2
 80248de:	6033      	str	r3, [r6, #0]
 80248e0:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80248e4:	4607      	mov	r7, r0
 80248e6:	460c      	mov	r4, r1
 80248e8:	b10a      	cbz	r2, 80248ee <_printf_common+0x26>
 80248ea:	3301      	adds	r3, #1
 80248ec:	6033      	str	r3, [r6, #0]
 80248ee:	6823      	ldr	r3, [r4, #0]
 80248f0:	0699      	lsls	r1, r3, #26
 80248f2:	bf42      	ittt	mi
 80248f4:	6833      	ldrmi	r3, [r6, #0]
 80248f6:	3302      	addmi	r3, #2
 80248f8:	6033      	strmi	r3, [r6, #0]
 80248fa:	6825      	ldr	r5, [r4, #0]
 80248fc:	f015 0506 	ands.w	r5, r5, #6
 8024900:	d106      	bne.n	8024910 <_printf_common+0x48>
 8024902:	f104 0a19 	add.w	sl, r4, #25
 8024906:	68e3      	ldr	r3, [r4, #12]
 8024908:	6832      	ldr	r2, [r6, #0]
 802490a:	1a9b      	subs	r3, r3, r2
 802490c:	42ab      	cmp	r3, r5
 802490e:	dc26      	bgt.n	802495e <_printf_common+0x96>
 8024910:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8024914:	1e13      	subs	r3, r2, #0
 8024916:	6822      	ldr	r2, [r4, #0]
 8024918:	bf18      	it	ne
 802491a:	2301      	movne	r3, #1
 802491c:	0692      	lsls	r2, r2, #26
 802491e:	d42b      	bmi.n	8024978 <_printf_common+0xb0>
 8024920:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8024924:	4649      	mov	r1, r9
 8024926:	4638      	mov	r0, r7
 8024928:	47c0      	blx	r8
 802492a:	3001      	adds	r0, #1
 802492c:	d01e      	beq.n	802496c <_printf_common+0xa4>
 802492e:	6823      	ldr	r3, [r4, #0]
 8024930:	68e5      	ldr	r5, [r4, #12]
 8024932:	6832      	ldr	r2, [r6, #0]
 8024934:	f003 0306 	and.w	r3, r3, #6
 8024938:	2b04      	cmp	r3, #4
 802493a:	bf08      	it	eq
 802493c:	1aad      	subeq	r5, r5, r2
 802493e:	68a3      	ldr	r3, [r4, #8]
 8024940:	6922      	ldr	r2, [r4, #16]
 8024942:	bf0c      	ite	eq
 8024944:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8024948:	2500      	movne	r5, #0
 802494a:	4293      	cmp	r3, r2
 802494c:	bfc4      	itt	gt
 802494e:	1a9b      	subgt	r3, r3, r2
 8024950:	18ed      	addgt	r5, r5, r3
 8024952:	2600      	movs	r6, #0
 8024954:	341a      	adds	r4, #26
 8024956:	42b5      	cmp	r5, r6
 8024958:	d11a      	bne.n	8024990 <_printf_common+0xc8>
 802495a:	2000      	movs	r0, #0
 802495c:	e008      	b.n	8024970 <_printf_common+0xa8>
 802495e:	2301      	movs	r3, #1
 8024960:	4652      	mov	r2, sl
 8024962:	4649      	mov	r1, r9
 8024964:	4638      	mov	r0, r7
 8024966:	47c0      	blx	r8
 8024968:	3001      	adds	r0, #1
 802496a:	d103      	bne.n	8024974 <_printf_common+0xac>
 802496c:	f04f 30ff 	mov.w	r0, #4294967295
 8024970:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8024974:	3501      	adds	r5, #1
 8024976:	e7c6      	b.n	8024906 <_printf_common+0x3e>
 8024978:	18e1      	adds	r1, r4, r3
 802497a:	1c5a      	adds	r2, r3, #1
 802497c:	2030      	movs	r0, #48	; 0x30
 802497e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8024982:	4422      	add	r2, r4
 8024984:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8024988:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 802498c:	3302      	adds	r3, #2
 802498e:	e7c7      	b.n	8024920 <_printf_common+0x58>
 8024990:	2301      	movs	r3, #1
 8024992:	4622      	mov	r2, r4
 8024994:	4649      	mov	r1, r9
 8024996:	4638      	mov	r0, r7
 8024998:	47c0      	blx	r8
 802499a:	3001      	adds	r0, #1
 802499c:	d0e6      	beq.n	802496c <_printf_common+0xa4>
 802499e:	3601      	adds	r6, #1
 80249a0:	e7d9      	b.n	8024956 <_printf_common+0x8e>
	...

080249a4 <_printf_i>:
 80249a4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80249a8:	7e0f      	ldrb	r7, [r1, #24]
 80249aa:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80249ac:	2f78      	cmp	r7, #120	; 0x78
 80249ae:	4691      	mov	r9, r2
 80249b0:	4680      	mov	r8, r0
 80249b2:	460c      	mov	r4, r1
 80249b4:	469a      	mov	sl, r3
 80249b6:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80249ba:	d807      	bhi.n	80249cc <_printf_i+0x28>
 80249bc:	2f62      	cmp	r7, #98	; 0x62
 80249be:	d80a      	bhi.n	80249d6 <_printf_i+0x32>
 80249c0:	2f00      	cmp	r7, #0
 80249c2:	f000 80d8 	beq.w	8024b76 <_printf_i+0x1d2>
 80249c6:	2f58      	cmp	r7, #88	; 0x58
 80249c8:	f000 80a3 	beq.w	8024b12 <_printf_i+0x16e>
 80249cc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80249d0:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80249d4:	e03a      	b.n	8024a4c <_printf_i+0xa8>
 80249d6:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80249da:	2b15      	cmp	r3, #21
 80249dc:	d8f6      	bhi.n	80249cc <_printf_i+0x28>
 80249de:	a101      	add	r1, pc, #4	; (adr r1, 80249e4 <_printf_i+0x40>)
 80249e0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80249e4:	08024a3d 	.word	0x08024a3d
 80249e8:	08024a51 	.word	0x08024a51
 80249ec:	080249cd 	.word	0x080249cd
 80249f0:	080249cd 	.word	0x080249cd
 80249f4:	080249cd 	.word	0x080249cd
 80249f8:	080249cd 	.word	0x080249cd
 80249fc:	08024a51 	.word	0x08024a51
 8024a00:	080249cd 	.word	0x080249cd
 8024a04:	080249cd 	.word	0x080249cd
 8024a08:	080249cd 	.word	0x080249cd
 8024a0c:	080249cd 	.word	0x080249cd
 8024a10:	08024b5d 	.word	0x08024b5d
 8024a14:	08024a81 	.word	0x08024a81
 8024a18:	08024b3f 	.word	0x08024b3f
 8024a1c:	080249cd 	.word	0x080249cd
 8024a20:	080249cd 	.word	0x080249cd
 8024a24:	08024b7f 	.word	0x08024b7f
 8024a28:	080249cd 	.word	0x080249cd
 8024a2c:	08024a81 	.word	0x08024a81
 8024a30:	080249cd 	.word	0x080249cd
 8024a34:	080249cd 	.word	0x080249cd
 8024a38:	08024b47 	.word	0x08024b47
 8024a3c:	682b      	ldr	r3, [r5, #0]
 8024a3e:	1d1a      	adds	r2, r3, #4
 8024a40:	681b      	ldr	r3, [r3, #0]
 8024a42:	602a      	str	r2, [r5, #0]
 8024a44:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8024a48:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8024a4c:	2301      	movs	r3, #1
 8024a4e:	e0a3      	b.n	8024b98 <_printf_i+0x1f4>
 8024a50:	6820      	ldr	r0, [r4, #0]
 8024a52:	6829      	ldr	r1, [r5, #0]
 8024a54:	0606      	lsls	r6, r0, #24
 8024a56:	f101 0304 	add.w	r3, r1, #4
 8024a5a:	d50a      	bpl.n	8024a72 <_printf_i+0xce>
 8024a5c:	680e      	ldr	r6, [r1, #0]
 8024a5e:	602b      	str	r3, [r5, #0]
 8024a60:	2e00      	cmp	r6, #0
 8024a62:	da03      	bge.n	8024a6c <_printf_i+0xc8>
 8024a64:	232d      	movs	r3, #45	; 0x2d
 8024a66:	4276      	negs	r6, r6
 8024a68:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8024a6c:	485e      	ldr	r0, [pc, #376]	; (8024be8 <_printf_i+0x244>)
 8024a6e:	230a      	movs	r3, #10
 8024a70:	e019      	b.n	8024aa6 <_printf_i+0x102>
 8024a72:	680e      	ldr	r6, [r1, #0]
 8024a74:	602b      	str	r3, [r5, #0]
 8024a76:	f010 0f40 	tst.w	r0, #64	; 0x40
 8024a7a:	bf18      	it	ne
 8024a7c:	b236      	sxthne	r6, r6
 8024a7e:	e7ef      	b.n	8024a60 <_printf_i+0xbc>
 8024a80:	682b      	ldr	r3, [r5, #0]
 8024a82:	6820      	ldr	r0, [r4, #0]
 8024a84:	1d19      	adds	r1, r3, #4
 8024a86:	6029      	str	r1, [r5, #0]
 8024a88:	0601      	lsls	r1, r0, #24
 8024a8a:	d501      	bpl.n	8024a90 <_printf_i+0xec>
 8024a8c:	681e      	ldr	r6, [r3, #0]
 8024a8e:	e002      	b.n	8024a96 <_printf_i+0xf2>
 8024a90:	0646      	lsls	r6, r0, #25
 8024a92:	d5fb      	bpl.n	8024a8c <_printf_i+0xe8>
 8024a94:	881e      	ldrh	r6, [r3, #0]
 8024a96:	4854      	ldr	r0, [pc, #336]	; (8024be8 <_printf_i+0x244>)
 8024a98:	2f6f      	cmp	r7, #111	; 0x6f
 8024a9a:	bf0c      	ite	eq
 8024a9c:	2308      	moveq	r3, #8
 8024a9e:	230a      	movne	r3, #10
 8024aa0:	2100      	movs	r1, #0
 8024aa2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8024aa6:	6865      	ldr	r5, [r4, #4]
 8024aa8:	60a5      	str	r5, [r4, #8]
 8024aaa:	2d00      	cmp	r5, #0
 8024aac:	bfa2      	ittt	ge
 8024aae:	6821      	ldrge	r1, [r4, #0]
 8024ab0:	f021 0104 	bicge.w	r1, r1, #4
 8024ab4:	6021      	strge	r1, [r4, #0]
 8024ab6:	b90e      	cbnz	r6, 8024abc <_printf_i+0x118>
 8024ab8:	2d00      	cmp	r5, #0
 8024aba:	d04d      	beq.n	8024b58 <_printf_i+0x1b4>
 8024abc:	4615      	mov	r5, r2
 8024abe:	fbb6 f1f3 	udiv	r1, r6, r3
 8024ac2:	fb03 6711 	mls	r7, r3, r1, r6
 8024ac6:	5dc7      	ldrb	r7, [r0, r7]
 8024ac8:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8024acc:	4637      	mov	r7, r6
 8024ace:	42bb      	cmp	r3, r7
 8024ad0:	460e      	mov	r6, r1
 8024ad2:	d9f4      	bls.n	8024abe <_printf_i+0x11a>
 8024ad4:	2b08      	cmp	r3, #8
 8024ad6:	d10b      	bne.n	8024af0 <_printf_i+0x14c>
 8024ad8:	6823      	ldr	r3, [r4, #0]
 8024ada:	07de      	lsls	r6, r3, #31
 8024adc:	d508      	bpl.n	8024af0 <_printf_i+0x14c>
 8024ade:	6923      	ldr	r3, [r4, #16]
 8024ae0:	6861      	ldr	r1, [r4, #4]
 8024ae2:	4299      	cmp	r1, r3
 8024ae4:	bfde      	ittt	le
 8024ae6:	2330      	movle	r3, #48	; 0x30
 8024ae8:	f805 3c01 	strble.w	r3, [r5, #-1]
 8024aec:	f105 35ff 	addle.w	r5, r5, #4294967295
 8024af0:	1b52      	subs	r2, r2, r5
 8024af2:	6122      	str	r2, [r4, #16]
 8024af4:	f8cd a000 	str.w	sl, [sp]
 8024af8:	464b      	mov	r3, r9
 8024afa:	aa03      	add	r2, sp, #12
 8024afc:	4621      	mov	r1, r4
 8024afe:	4640      	mov	r0, r8
 8024b00:	f7ff fee2 	bl	80248c8 <_printf_common>
 8024b04:	3001      	adds	r0, #1
 8024b06:	d14c      	bne.n	8024ba2 <_printf_i+0x1fe>
 8024b08:	f04f 30ff 	mov.w	r0, #4294967295
 8024b0c:	b004      	add	sp, #16
 8024b0e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8024b12:	4835      	ldr	r0, [pc, #212]	; (8024be8 <_printf_i+0x244>)
 8024b14:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8024b18:	6829      	ldr	r1, [r5, #0]
 8024b1a:	6823      	ldr	r3, [r4, #0]
 8024b1c:	f851 6b04 	ldr.w	r6, [r1], #4
 8024b20:	6029      	str	r1, [r5, #0]
 8024b22:	061d      	lsls	r5, r3, #24
 8024b24:	d514      	bpl.n	8024b50 <_printf_i+0x1ac>
 8024b26:	07df      	lsls	r7, r3, #31
 8024b28:	bf44      	itt	mi
 8024b2a:	f043 0320 	orrmi.w	r3, r3, #32
 8024b2e:	6023      	strmi	r3, [r4, #0]
 8024b30:	b91e      	cbnz	r6, 8024b3a <_printf_i+0x196>
 8024b32:	6823      	ldr	r3, [r4, #0]
 8024b34:	f023 0320 	bic.w	r3, r3, #32
 8024b38:	6023      	str	r3, [r4, #0]
 8024b3a:	2310      	movs	r3, #16
 8024b3c:	e7b0      	b.n	8024aa0 <_printf_i+0xfc>
 8024b3e:	6823      	ldr	r3, [r4, #0]
 8024b40:	f043 0320 	orr.w	r3, r3, #32
 8024b44:	6023      	str	r3, [r4, #0]
 8024b46:	2378      	movs	r3, #120	; 0x78
 8024b48:	4828      	ldr	r0, [pc, #160]	; (8024bec <_printf_i+0x248>)
 8024b4a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8024b4e:	e7e3      	b.n	8024b18 <_printf_i+0x174>
 8024b50:	0659      	lsls	r1, r3, #25
 8024b52:	bf48      	it	mi
 8024b54:	b2b6      	uxthmi	r6, r6
 8024b56:	e7e6      	b.n	8024b26 <_printf_i+0x182>
 8024b58:	4615      	mov	r5, r2
 8024b5a:	e7bb      	b.n	8024ad4 <_printf_i+0x130>
 8024b5c:	682b      	ldr	r3, [r5, #0]
 8024b5e:	6826      	ldr	r6, [r4, #0]
 8024b60:	6961      	ldr	r1, [r4, #20]
 8024b62:	1d18      	adds	r0, r3, #4
 8024b64:	6028      	str	r0, [r5, #0]
 8024b66:	0635      	lsls	r5, r6, #24
 8024b68:	681b      	ldr	r3, [r3, #0]
 8024b6a:	d501      	bpl.n	8024b70 <_printf_i+0x1cc>
 8024b6c:	6019      	str	r1, [r3, #0]
 8024b6e:	e002      	b.n	8024b76 <_printf_i+0x1d2>
 8024b70:	0670      	lsls	r0, r6, #25
 8024b72:	d5fb      	bpl.n	8024b6c <_printf_i+0x1c8>
 8024b74:	8019      	strh	r1, [r3, #0]
 8024b76:	2300      	movs	r3, #0
 8024b78:	6123      	str	r3, [r4, #16]
 8024b7a:	4615      	mov	r5, r2
 8024b7c:	e7ba      	b.n	8024af4 <_printf_i+0x150>
 8024b7e:	682b      	ldr	r3, [r5, #0]
 8024b80:	1d1a      	adds	r2, r3, #4
 8024b82:	602a      	str	r2, [r5, #0]
 8024b84:	681d      	ldr	r5, [r3, #0]
 8024b86:	6862      	ldr	r2, [r4, #4]
 8024b88:	2100      	movs	r1, #0
 8024b8a:	4628      	mov	r0, r5
 8024b8c:	f7eb fe90 	bl	80108b0 <memchr>
 8024b90:	b108      	cbz	r0, 8024b96 <_printf_i+0x1f2>
 8024b92:	1b40      	subs	r0, r0, r5
 8024b94:	6060      	str	r0, [r4, #4]
 8024b96:	6863      	ldr	r3, [r4, #4]
 8024b98:	6123      	str	r3, [r4, #16]
 8024b9a:	2300      	movs	r3, #0
 8024b9c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8024ba0:	e7a8      	b.n	8024af4 <_printf_i+0x150>
 8024ba2:	6923      	ldr	r3, [r4, #16]
 8024ba4:	462a      	mov	r2, r5
 8024ba6:	4649      	mov	r1, r9
 8024ba8:	4640      	mov	r0, r8
 8024baa:	47d0      	blx	sl
 8024bac:	3001      	adds	r0, #1
 8024bae:	d0ab      	beq.n	8024b08 <_printf_i+0x164>
 8024bb0:	6823      	ldr	r3, [r4, #0]
 8024bb2:	079b      	lsls	r3, r3, #30
 8024bb4:	d413      	bmi.n	8024bde <_printf_i+0x23a>
 8024bb6:	68e0      	ldr	r0, [r4, #12]
 8024bb8:	9b03      	ldr	r3, [sp, #12]
 8024bba:	4298      	cmp	r0, r3
 8024bbc:	bfb8      	it	lt
 8024bbe:	4618      	movlt	r0, r3
 8024bc0:	e7a4      	b.n	8024b0c <_printf_i+0x168>
 8024bc2:	2301      	movs	r3, #1
 8024bc4:	4632      	mov	r2, r6
 8024bc6:	4649      	mov	r1, r9
 8024bc8:	4640      	mov	r0, r8
 8024bca:	47d0      	blx	sl
 8024bcc:	3001      	adds	r0, #1
 8024bce:	d09b      	beq.n	8024b08 <_printf_i+0x164>
 8024bd0:	3501      	adds	r5, #1
 8024bd2:	68e3      	ldr	r3, [r4, #12]
 8024bd4:	9903      	ldr	r1, [sp, #12]
 8024bd6:	1a5b      	subs	r3, r3, r1
 8024bd8:	42ab      	cmp	r3, r5
 8024bda:	dcf2      	bgt.n	8024bc2 <_printf_i+0x21e>
 8024bdc:	e7eb      	b.n	8024bb6 <_printf_i+0x212>
 8024bde:	2500      	movs	r5, #0
 8024be0:	f104 0619 	add.w	r6, r4, #25
 8024be4:	e7f5      	b.n	8024bd2 <_printf_i+0x22e>
 8024be6:	bf00      	nop
 8024be8:	08036bc2 	.word	0x08036bc2
 8024bec:	08036bd3 	.word	0x08036bd3

08024bf0 <_sbrk_r>:
 8024bf0:	b538      	push	{r3, r4, r5, lr}
 8024bf2:	4d06      	ldr	r5, [pc, #24]	; (8024c0c <_sbrk_r+0x1c>)
 8024bf4:	2300      	movs	r3, #0
 8024bf6:	4604      	mov	r4, r0
 8024bf8:	4608      	mov	r0, r1
 8024bfa:	602b      	str	r3, [r5, #0]
 8024bfc:	f7ed f91a 	bl	8011e34 <_sbrk>
 8024c00:	1c43      	adds	r3, r0, #1
 8024c02:	d102      	bne.n	8024c0a <_sbrk_r+0x1a>
 8024c04:	682b      	ldr	r3, [r5, #0]
 8024c06:	b103      	cbz	r3, 8024c0a <_sbrk_r+0x1a>
 8024c08:	6023      	str	r3, [r4, #0]
 8024c0a:	bd38      	pop	{r3, r4, r5, pc}
 8024c0c:	2000d3d0 	.word	0x2000d3d0

08024c10 <strcpy>:
 8024c10:	4603      	mov	r3, r0
 8024c12:	f811 2b01 	ldrb.w	r2, [r1], #1
 8024c16:	f803 2b01 	strb.w	r2, [r3], #1
 8024c1a:	2a00      	cmp	r2, #0
 8024c1c:	d1f9      	bne.n	8024c12 <strcpy+0x2>
 8024c1e:	4770      	bx	lr

08024c20 <sulp>:
 8024c20:	b570      	push	{r4, r5, r6, lr}
 8024c22:	4604      	mov	r4, r0
 8024c24:	460d      	mov	r5, r1
 8024c26:	ec45 4b10 	vmov	d0, r4, r5
 8024c2a:	4616      	mov	r6, r2
 8024c2c:	f002 ff88 	bl	8027b40 <__ulp>
 8024c30:	ec51 0b10 	vmov	r0, r1, d0
 8024c34:	b17e      	cbz	r6, 8024c56 <sulp+0x36>
 8024c36:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8024c3a:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8024c3e:	2b00      	cmp	r3, #0
 8024c40:	dd09      	ble.n	8024c56 <sulp+0x36>
 8024c42:	051b      	lsls	r3, r3, #20
 8024c44:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8024c48:	2400      	movs	r4, #0
 8024c4a:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 8024c4e:	4622      	mov	r2, r4
 8024c50:	462b      	mov	r3, r5
 8024c52:	f7ec f839 	bl	8010cc8 <__aeabi_dmul>
 8024c56:	bd70      	pop	{r4, r5, r6, pc}

08024c58 <_strtod_l>:
 8024c58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8024c5c:	ed2d 8b02 	vpush	{d8}
 8024c60:	b09d      	sub	sp, #116	; 0x74
 8024c62:	461f      	mov	r7, r3
 8024c64:	2300      	movs	r3, #0
 8024c66:	9318      	str	r3, [sp, #96]	; 0x60
 8024c68:	4ba2      	ldr	r3, [pc, #648]	; (8024ef4 <_strtod_l+0x29c>)
 8024c6a:	9213      	str	r2, [sp, #76]	; 0x4c
 8024c6c:	681b      	ldr	r3, [r3, #0]
 8024c6e:	9305      	str	r3, [sp, #20]
 8024c70:	4604      	mov	r4, r0
 8024c72:	4618      	mov	r0, r3
 8024c74:	4688      	mov	r8, r1
 8024c76:	f7eb fe0d 	bl	8010894 <strlen>
 8024c7a:	f04f 0a00 	mov.w	sl, #0
 8024c7e:	4605      	mov	r5, r0
 8024c80:	f04f 0b00 	mov.w	fp, #0
 8024c84:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 8024c88:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8024c8a:	781a      	ldrb	r2, [r3, #0]
 8024c8c:	2a2b      	cmp	r2, #43	; 0x2b
 8024c8e:	d04e      	beq.n	8024d2e <_strtod_l+0xd6>
 8024c90:	d83b      	bhi.n	8024d0a <_strtod_l+0xb2>
 8024c92:	2a0d      	cmp	r2, #13
 8024c94:	d834      	bhi.n	8024d00 <_strtod_l+0xa8>
 8024c96:	2a08      	cmp	r2, #8
 8024c98:	d834      	bhi.n	8024d04 <_strtod_l+0xac>
 8024c9a:	2a00      	cmp	r2, #0
 8024c9c:	d03e      	beq.n	8024d1c <_strtod_l+0xc4>
 8024c9e:	2300      	movs	r3, #0
 8024ca0:	930a      	str	r3, [sp, #40]	; 0x28
 8024ca2:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 8024ca4:	7833      	ldrb	r3, [r6, #0]
 8024ca6:	2b30      	cmp	r3, #48	; 0x30
 8024ca8:	f040 80b0 	bne.w	8024e0c <_strtod_l+0x1b4>
 8024cac:	7873      	ldrb	r3, [r6, #1]
 8024cae:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8024cb2:	2b58      	cmp	r3, #88	; 0x58
 8024cb4:	d168      	bne.n	8024d88 <_strtod_l+0x130>
 8024cb6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8024cb8:	9301      	str	r3, [sp, #4]
 8024cba:	ab18      	add	r3, sp, #96	; 0x60
 8024cbc:	9702      	str	r7, [sp, #8]
 8024cbe:	9300      	str	r3, [sp, #0]
 8024cc0:	4a8d      	ldr	r2, [pc, #564]	; (8024ef8 <_strtod_l+0x2a0>)
 8024cc2:	ab19      	add	r3, sp, #100	; 0x64
 8024cc4:	a917      	add	r1, sp, #92	; 0x5c
 8024cc6:	4620      	mov	r0, r4
 8024cc8:	f002 f836 	bl	8026d38 <__gethex>
 8024ccc:	f010 0707 	ands.w	r7, r0, #7
 8024cd0:	4605      	mov	r5, r0
 8024cd2:	d005      	beq.n	8024ce0 <_strtod_l+0x88>
 8024cd4:	2f06      	cmp	r7, #6
 8024cd6:	d12c      	bne.n	8024d32 <_strtod_l+0xda>
 8024cd8:	3601      	adds	r6, #1
 8024cda:	2300      	movs	r3, #0
 8024cdc:	9617      	str	r6, [sp, #92]	; 0x5c
 8024cde:	930a      	str	r3, [sp, #40]	; 0x28
 8024ce0:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8024ce2:	2b00      	cmp	r3, #0
 8024ce4:	f040 8590 	bne.w	8025808 <_strtod_l+0xbb0>
 8024ce8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8024cea:	b1eb      	cbz	r3, 8024d28 <_strtod_l+0xd0>
 8024cec:	4652      	mov	r2, sl
 8024cee:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8024cf2:	ec43 2b10 	vmov	d0, r2, r3
 8024cf6:	b01d      	add	sp, #116	; 0x74
 8024cf8:	ecbd 8b02 	vpop	{d8}
 8024cfc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8024d00:	2a20      	cmp	r2, #32
 8024d02:	d1cc      	bne.n	8024c9e <_strtod_l+0x46>
 8024d04:	3301      	adds	r3, #1
 8024d06:	9317      	str	r3, [sp, #92]	; 0x5c
 8024d08:	e7be      	b.n	8024c88 <_strtod_l+0x30>
 8024d0a:	2a2d      	cmp	r2, #45	; 0x2d
 8024d0c:	d1c7      	bne.n	8024c9e <_strtod_l+0x46>
 8024d0e:	2201      	movs	r2, #1
 8024d10:	920a      	str	r2, [sp, #40]	; 0x28
 8024d12:	1c5a      	adds	r2, r3, #1
 8024d14:	9217      	str	r2, [sp, #92]	; 0x5c
 8024d16:	785b      	ldrb	r3, [r3, #1]
 8024d18:	2b00      	cmp	r3, #0
 8024d1a:	d1c2      	bne.n	8024ca2 <_strtod_l+0x4a>
 8024d1c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8024d1e:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 8024d22:	2b00      	cmp	r3, #0
 8024d24:	f040 856e 	bne.w	8025804 <_strtod_l+0xbac>
 8024d28:	4652      	mov	r2, sl
 8024d2a:	465b      	mov	r3, fp
 8024d2c:	e7e1      	b.n	8024cf2 <_strtod_l+0x9a>
 8024d2e:	2200      	movs	r2, #0
 8024d30:	e7ee      	b.n	8024d10 <_strtod_l+0xb8>
 8024d32:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8024d34:	b13a      	cbz	r2, 8024d46 <_strtod_l+0xee>
 8024d36:	2135      	movs	r1, #53	; 0x35
 8024d38:	a81a      	add	r0, sp, #104	; 0x68
 8024d3a:	f003 f80c 	bl	8027d56 <__copybits>
 8024d3e:	9918      	ldr	r1, [sp, #96]	; 0x60
 8024d40:	4620      	mov	r0, r4
 8024d42:	f002 fbcb 	bl	80274dc <_Bfree>
 8024d46:	3f01      	subs	r7, #1
 8024d48:	2f04      	cmp	r7, #4
 8024d4a:	d806      	bhi.n	8024d5a <_strtod_l+0x102>
 8024d4c:	e8df f007 	tbb	[pc, r7]
 8024d50:	1714030a 	.word	0x1714030a
 8024d54:	0a          	.byte	0x0a
 8024d55:	00          	.byte	0x00
 8024d56:	e9dd ab1a 	ldrd	sl, fp, [sp, #104]	; 0x68
 8024d5a:	0728      	lsls	r0, r5, #28
 8024d5c:	d5c0      	bpl.n	8024ce0 <_strtod_l+0x88>
 8024d5e:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 8024d62:	e7bd      	b.n	8024ce0 <_strtod_l+0x88>
 8024d64:	e9dd a31a 	ldrd	sl, r3, [sp, #104]	; 0x68
 8024d68:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8024d6a:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8024d6e:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8024d72:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8024d76:	e7f0      	b.n	8024d5a <_strtod_l+0x102>
 8024d78:	f8df b180 	ldr.w	fp, [pc, #384]	; 8024efc <_strtod_l+0x2a4>
 8024d7c:	e7ed      	b.n	8024d5a <_strtod_l+0x102>
 8024d7e:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 8024d82:	f04f 3aff 	mov.w	sl, #4294967295
 8024d86:	e7e8      	b.n	8024d5a <_strtod_l+0x102>
 8024d88:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8024d8a:	1c5a      	adds	r2, r3, #1
 8024d8c:	9217      	str	r2, [sp, #92]	; 0x5c
 8024d8e:	785b      	ldrb	r3, [r3, #1]
 8024d90:	2b30      	cmp	r3, #48	; 0x30
 8024d92:	d0f9      	beq.n	8024d88 <_strtod_l+0x130>
 8024d94:	2b00      	cmp	r3, #0
 8024d96:	d0a3      	beq.n	8024ce0 <_strtod_l+0x88>
 8024d98:	2301      	movs	r3, #1
 8024d9a:	f04f 0900 	mov.w	r9, #0
 8024d9e:	9304      	str	r3, [sp, #16]
 8024da0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8024da2:	9308      	str	r3, [sp, #32]
 8024da4:	f8cd 901c 	str.w	r9, [sp, #28]
 8024da8:	464f      	mov	r7, r9
 8024daa:	220a      	movs	r2, #10
 8024dac:	9817      	ldr	r0, [sp, #92]	; 0x5c
 8024dae:	7806      	ldrb	r6, [r0, #0]
 8024db0:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 8024db4:	b2d9      	uxtb	r1, r3
 8024db6:	2909      	cmp	r1, #9
 8024db8:	d92a      	bls.n	8024e10 <_strtod_l+0x1b8>
 8024dba:	9905      	ldr	r1, [sp, #20]
 8024dbc:	462a      	mov	r2, r5
 8024dbe:	f003 f9d0 	bl	8028162 <strncmp>
 8024dc2:	b398      	cbz	r0, 8024e2c <_strtod_l+0x1d4>
 8024dc4:	2000      	movs	r0, #0
 8024dc6:	4632      	mov	r2, r6
 8024dc8:	463d      	mov	r5, r7
 8024dca:	9005      	str	r0, [sp, #20]
 8024dcc:	4603      	mov	r3, r0
 8024dce:	2a65      	cmp	r2, #101	; 0x65
 8024dd0:	d001      	beq.n	8024dd6 <_strtod_l+0x17e>
 8024dd2:	2a45      	cmp	r2, #69	; 0x45
 8024dd4:	d118      	bne.n	8024e08 <_strtod_l+0x1b0>
 8024dd6:	b91d      	cbnz	r5, 8024de0 <_strtod_l+0x188>
 8024dd8:	9a04      	ldr	r2, [sp, #16]
 8024dda:	4302      	orrs	r2, r0
 8024ddc:	d09e      	beq.n	8024d1c <_strtod_l+0xc4>
 8024dde:	2500      	movs	r5, #0
 8024de0:	f8dd 805c 	ldr.w	r8, [sp, #92]	; 0x5c
 8024de4:	f108 0201 	add.w	r2, r8, #1
 8024de8:	9217      	str	r2, [sp, #92]	; 0x5c
 8024dea:	f898 2001 	ldrb.w	r2, [r8, #1]
 8024dee:	2a2b      	cmp	r2, #43	; 0x2b
 8024df0:	d075      	beq.n	8024ede <_strtod_l+0x286>
 8024df2:	2a2d      	cmp	r2, #45	; 0x2d
 8024df4:	d07b      	beq.n	8024eee <_strtod_l+0x296>
 8024df6:	f04f 0c00 	mov.w	ip, #0
 8024dfa:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 8024dfe:	2909      	cmp	r1, #9
 8024e00:	f240 8082 	bls.w	8024f08 <_strtod_l+0x2b0>
 8024e04:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 8024e08:	2600      	movs	r6, #0
 8024e0a:	e09d      	b.n	8024f48 <_strtod_l+0x2f0>
 8024e0c:	2300      	movs	r3, #0
 8024e0e:	e7c4      	b.n	8024d9a <_strtod_l+0x142>
 8024e10:	2f08      	cmp	r7, #8
 8024e12:	bfd8      	it	le
 8024e14:	9907      	ldrle	r1, [sp, #28]
 8024e16:	f100 0001 	add.w	r0, r0, #1
 8024e1a:	bfda      	itte	le
 8024e1c:	fb02 3301 	mlale	r3, r2, r1, r3
 8024e20:	9307      	strle	r3, [sp, #28]
 8024e22:	fb02 3909 	mlagt	r9, r2, r9, r3
 8024e26:	3701      	adds	r7, #1
 8024e28:	9017      	str	r0, [sp, #92]	; 0x5c
 8024e2a:	e7bf      	b.n	8024dac <_strtod_l+0x154>
 8024e2c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8024e2e:	195a      	adds	r2, r3, r5
 8024e30:	9217      	str	r2, [sp, #92]	; 0x5c
 8024e32:	5d5a      	ldrb	r2, [r3, r5]
 8024e34:	2f00      	cmp	r7, #0
 8024e36:	d037      	beq.n	8024ea8 <_strtod_l+0x250>
 8024e38:	9005      	str	r0, [sp, #20]
 8024e3a:	463d      	mov	r5, r7
 8024e3c:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 8024e40:	2b09      	cmp	r3, #9
 8024e42:	d912      	bls.n	8024e6a <_strtod_l+0x212>
 8024e44:	2301      	movs	r3, #1
 8024e46:	e7c2      	b.n	8024dce <_strtod_l+0x176>
 8024e48:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8024e4a:	1c5a      	adds	r2, r3, #1
 8024e4c:	9217      	str	r2, [sp, #92]	; 0x5c
 8024e4e:	785a      	ldrb	r2, [r3, #1]
 8024e50:	3001      	adds	r0, #1
 8024e52:	2a30      	cmp	r2, #48	; 0x30
 8024e54:	d0f8      	beq.n	8024e48 <_strtod_l+0x1f0>
 8024e56:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 8024e5a:	2b08      	cmp	r3, #8
 8024e5c:	f200 84d9 	bhi.w	8025812 <_strtod_l+0xbba>
 8024e60:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8024e62:	9005      	str	r0, [sp, #20]
 8024e64:	2000      	movs	r0, #0
 8024e66:	9308      	str	r3, [sp, #32]
 8024e68:	4605      	mov	r5, r0
 8024e6a:	3a30      	subs	r2, #48	; 0x30
 8024e6c:	f100 0301 	add.w	r3, r0, #1
 8024e70:	d014      	beq.n	8024e9c <_strtod_l+0x244>
 8024e72:	9905      	ldr	r1, [sp, #20]
 8024e74:	4419      	add	r1, r3
 8024e76:	9105      	str	r1, [sp, #20]
 8024e78:	462b      	mov	r3, r5
 8024e7a:	eb00 0e05 	add.w	lr, r0, r5
 8024e7e:	210a      	movs	r1, #10
 8024e80:	4573      	cmp	r3, lr
 8024e82:	d113      	bne.n	8024eac <_strtod_l+0x254>
 8024e84:	182b      	adds	r3, r5, r0
 8024e86:	2b08      	cmp	r3, #8
 8024e88:	f105 0501 	add.w	r5, r5, #1
 8024e8c:	4405      	add	r5, r0
 8024e8e:	dc1c      	bgt.n	8024eca <_strtod_l+0x272>
 8024e90:	9907      	ldr	r1, [sp, #28]
 8024e92:	230a      	movs	r3, #10
 8024e94:	fb03 2301 	mla	r3, r3, r1, r2
 8024e98:	9307      	str	r3, [sp, #28]
 8024e9a:	2300      	movs	r3, #0
 8024e9c:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8024e9e:	1c51      	adds	r1, r2, #1
 8024ea0:	9117      	str	r1, [sp, #92]	; 0x5c
 8024ea2:	7852      	ldrb	r2, [r2, #1]
 8024ea4:	4618      	mov	r0, r3
 8024ea6:	e7c9      	b.n	8024e3c <_strtod_l+0x1e4>
 8024ea8:	4638      	mov	r0, r7
 8024eaa:	e7d2      	b.n	8024e52 <_strtod_l+0x1fa>
 8024eac:	2b08      	cmp	r3, #8
 8024eae:	dc04      	bgt.n	8024eba <_strtod_l+0x262>
 8024eb0:	9e07      	ldr	r6, [sp, #28]
 8024eb2:	434e      	muls	r6, r1
 8024eb4:	9607      	str	r6, [sp, #28]
 8024eb6:	3301      	adds	r3, #1
 8024eb8:	e7e2      	b.n	8024e80 <_strtod_l+0x228>
 8024eba:	f103 0c01 	add.w	ip, r3, #1
 8024ebe:	f1bc 0f10 	cmp.w	ip, #16
 8024ec2:	bfd8      	it	le
 8024ec4:	fb01 f909 	mulle.w	r9, r1, r9
 8024ec8:	e7f5      	b.n	8024eb6 <_strtod_l+0x25e>
 8024eca:	2d10      	cmp	r5, #16
 8024ecc:	bfdc      	itt	le
 8024ece:	230a      	movle	r3, #10
 8024ed0:	fb03 2909 	mlale	r9, r3, r9, r2
 8024ed4:	e7e1      	b.n	8024e9a <_strtod_l+0x242>
 8024ed6:	2300      	movs	r3, #0
 8024ed8:	9305      	str	r3, [sp, #20]
 8024eda:	2301      	movs	r3, #1
 8024edc:	e77c      	b.n	8024dd8 <_strtod_l+0x180>
 8024ede:	f04f 0c00 	mov.w	ip, #0
 8024ee2:	f108 0202 	add.w	r2, r8, #2
 8024ee6:	9217      	str	r2, [sp, #92]	; 0x5c
 8024ee8:	f898 2002 	ldrb.w	r2, [r8, #2]
 8024eec:	e785      	b.n	8024dfa <_strtod_l+0x1a2>
 8024eee:	f04f 0c01 	mov.w	ip, #1
 8024ef2:	e7f6      	b.n	8024ee2 <_strtod_l+0x28a>
 8024ef4:	08036e94 	.word	0x08036e94
 8024ef8:	08036be4 	.word	0x08036be4
 8024efc:	7ff00000 	.word	0x7ff00000
 8024f00:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8024f02:	1c51      	adds	r1, r2, #1
 8024f04:	9117      	str	r1, [sp, #92]	; 0x5c
 8024f06:	7852      	ldrb	r2, [r2, #1]
 8024f08:	2a30      	cmp	r2, #48	; 0x30
 8024f0a:	d0f9      	beq.n	8024f00 <_strtod_l+0x2a8>
 8024f0c:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 8024f10:	2908      	cmp	r1, #8
 8024f12:	f63f af79 	bhi.w	8024e08 <_strtod_l+0x1b0>
 8024f16:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 8024f1a:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8024f1c:	9206      	str	r2, [sp, #24]
 8024f1e:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8024f20:	1c51      	adds	r1, r2, #1
 8024f22:	9117      	str	r1, [sp, #92]	; 0x5c
 8024f24:	7852      	ldrb	r2, [r2, #1]
 8024f26:	f1a2 0630 	sub.w	r6, r2, #48	; 0x30
 8024f2a:	2e09      	cmp	r6, #9
 8024f2c:	d937      	bls.n	8024f9e <_strtod_l+0x346>
 8024f2e:	9e06      	ldr	r6, [sp, #24]
 8024f30:	1b89      	subs	r1, r1, r6
 8024f32:	2908      	cmp	r1, #8
 8024f34:	f644 661f 	movw	r6, #19999	; 0x4e1f
 8024f38:	dc02      	bgt.n	8024f40 <_strtod_l+0x2e8>
 8024f3a:	4576      	cmp	r6, lr
 8024f3c:	bfa8      	it	ge
 8024f3e:	4676      	movge	r6, lr
 8024f40:	f1bc 0f00 	cmp.w	ip, #0
 8024f44:	d000      	beq.n	8024f48 <_strtod_l+0x2f0>
 8024f46:	4276      	negs	r6, r6
 8024f48:	2d00      	cmp	r5, #0
 8024f4a:	d14d      	bne.n	8024fe8 <_strtod_l+0x390>
 8024f4c:	9904      	ldr	r1, [sp, #16]
 8024f4e:	4301      	orrs	r1, r0
 8024f50:	f47f aec6 	bne.w	8024ce0 <_strtod_l+0x88>
 8024f54:	2b00      	cmp	r3, #0
 8024f56:	f47f aee1 	bne.w	8024d1c <_strtod_l+0xc4>
 8024f5a:	2a69      	cmp	r2, #105	; 0x69
 8024f5c:	d027      	beq.n	8024fae <_strtod_l+0x356>
 8024f5e:	dc24      	bgt.n	8024faa <_strtod_l+0x352>
 8024f60:	2a49      	cmp	r2, #73	; 0x49
 8024f62:	d024      	beq.n	8024fae <_strtod_l+0x356>
 8024f64:	2a4e      	cmp	r2, #78	; 0x4e
 8024f66:	f47f aed9 	bne.w	8024d1c <_strtod_l+0xc4>
 8024f6a:	499f      	ldr	r1, [pc, #636]	; (80251e8 <_strtod_l+0x590>)
 8024f6c:	a817      	add	r0, sp, #92	; 0x5c
 8024f6e:	f002 f93b 	bl	80271e8 <__match>
 8024f72:	2800      	cmp	r0, #0
 8024f74:	f43f aed2 	beq.w	8024d1c <_strtod_l+0xc4>
 8024f78:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8024f7a:	781b      	ldrb	r3, [r3, #0]
 8024f7c:	2b28      	cmp	r3, #40	; 0x28
 8024f7e:	d12d      	bne.n	8024fdc <_strtod_l+0x384>
 8024f80:	499a      	ldr	r1, [pc, #616]	; (80251ec <_strtod_l+0x594>)
 8024f82:	aa1a      	add	r2, sp, #104	; 0x68
 8024f84:	a817      	add	r0, sp, #92	; 0x5c
 8024f86:	f002 f943 	bl	8027210 <__hexnan>
 8024f8a:	2805      	cmp	r0, #5
 8024f8c:	d126      	bne.n	8024fdc <_strtod_l+0x384>
 8024f8e:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8024f90:	f8dd a068 	ldr.w	sl, [sp, #104]	; 0x68
 8024f94:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 8024f98:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 8024f9c:	e6a0      	b.n	8024ce0 <_strtod_l+0x88>
 8024f9e:	210a      	movs	r1, #10
 8024fa0:	fb01 2e0e 	mla	lr, r1, lr, r2
 8024fa4:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 8024fa8:	e7b9      	b.n	8024f1e <_strtod_l+0x2c6>
 8024faa:	2a6e      	cmp	r2, #110	; 0x6e
 8024fac:	e7db      	b.n	8024f66 <_strtod_l+0x30e>
 8024fae:	4990      	ldr	r1, [pc, #576]	; (80251f0 <_strtod_l+0x598>)
 8024fb0:	a817      	add	r0, sp, #92	; 0x5c
 8024fb2:	f002 f919 	bl	80271e8 <__match>
 8024fb6:	2800      	cmp	r0, #0
 8024fb8:	f43f aeb0 	beq.w	8024d1c <_strtod_l+0xc4>
 8024fbc:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8024fbe:	498d      	ldr	r1, [pc, #564]	; (80251f4 <_strtod_l+0x59c>)
 8024fc0:	3b01      	subs	r3, #1
 8024fc2:	a817      	add	r0, sp, #92	; 0x5c
 8024fc4:	9317      	str	r3, [sp, #92]	; 0x5c
 8024fc6:	f002 f90f 	bl	80271e8 <__match>
 8024fca:	b910      	cbnz	r0, 8024fd2 <_strtod_l+0x37a>
 8024fcc:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8024fce:	3301      	adds	r3, #1
 8024fd0:	9317      	str	r3, [sp, #92]	; 0x5c
 8024fd2:	f8df b230 	ldr.w	fp, [pc, #560]	; 8025204 <_strtod_l+0x5ac>
 8024fd6:	f04f 0a00 	mov.w	sl, #0
 8024fda:	e681      	b.n	8024ce0 <_strtod_l+0x88>
 8024fdc:	4886      	ldr	r0, [pc, #536]	; (80251f8 <_strtod_l+0x5a0>)
 8024fde:	f003 f86f 	bl	80280c0 <nan>
 8024fe2:	ec5b ab10 	vmov	sl, fp, d0
 8024fe6:	e67b      	b.n	8024ce0 <_strtod_l+0x88>
 8024fe8:	9b05      	ldr	r3, [sp, #20]
 8024fea:	9807      	ldr	r0, [sp, #28]
 8024fec:	1af3      	subs	r3, r6, r3
 8024fee:	2f00      	cmp	r7, #0
 8024ff0:	bf08      	it	eq
 8024ff2:	462f      	moveq	r7, r5
 8024ff4:	2d10      	cmp	r5, #16
 8024ff6:	9306      	str	r3, [sp, #24]
 8024ff8:	46a8      	mov	r8, r5
 8024ffa:	bfa8      	it	ge
 8024ffc:	f04f 0810 	movge.w	r8, #16
 8025000:	f7eb fde8 	bl	8010bd4 <__aeabi_ui2d>
 8025004:	2d09      	cmp	r5, #9
 8025006:	4682      	mov	sl, r0
 8025008:	468b      	mov	fp, r1
 802500a:	dd13      	ble.n	8025034 <_strtod_l+0x3dc>
 802500c:	4b7b      	ldr	r3, [pc, #492]	; (80251fc <_strtod_l+0x5a4>)
 802500e:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8025012:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 8025016:	f7eb fe57 	bl	8010cc8 <__aeabi_dmul>
 802501a:	4682      	mov	sl, r0
 802501c:	4648      	mov	r0, r9
 802501e:	468b      	mov	fp, r1
 8025020:	f7eb fdd8 	bl	8010bd4 <__aeabi_ui2d>
 8025024:	4602      	mov	r2, r0
 8025026:	460b      	mov	r3, r1
 8025028:	4650      	mov	r0, sl
 802502a:	4659      	mov	r1, fp
 802502c:	f7eb fc96 	bl	801095c <__adddf3>
 8025030:	4682      	mov	sl, r0
 8025032:	468b      	mov	fp, r1
 8025034:	2d0f      	cmp	r5, #15
 8025036:	dc38      	bgt.n	80250aa <_strtod_l+0x452>
 8025038:	9b06      	ldr	r3, [sp, #24]
 802503a:	2b00      	cmp	r3, #0
 802503c:	f43f ae50 	beq.w	8024ce0 <_strtod_l+0x88>
 8025040:	dd24      	ble.n	802508c <_strtod_l+0x434>
 8025042:	2b16      	cmp	r3, #22
 8025044:	dc0b      	bgt.n	802505e <_strtod_l+0x406>
 8025046:	496d      	ldr	r1, [pc, #436]	; (80251fc <_strtod_l+0x5a4>)
 8025048:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 802504c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8025050:	4652      	mov	r2, sl
 8025052:	465b      	mov	r3, fp
 8025054:	f7eb fe38 	bl	8010cc8 <__aeabi_dmul>
 8025058:	4682      	mov	sl, r0
 802505a:	468b      	mov	fp, r1
 802505c:	e640      	b.n	8024ce0 <_strtod_l+0x88>
 802505e:	9a06      	ldr	r2, [sp, #24]
 8025060:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 8025064:	4293      	cmp	r3, r2
 8025066:	db20      	blt.n	80250aa <_strtod_l+0x452>
 8025068:	4c64      	ldr	r4, [pc, #400]	; (80251fc <_strtod_l+0x5a4>)
 802506a:	f1c5 050f 	rsb	r5, r5, #15
 802506e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8025072:	4652      	mov	r2, sl
 8025074:	465b      	mov	r3, fp
 8025076:	e9d1 0100 	ldrd	r0, r1, [r1]
 802507a:	f7eb fe25 	bl	8010cc8 <__aeabi_dmul>
 802507e:	9b06      	ldr	r3, [sp, #24]
 8025080:	1b5d      	subs	r5, r3, r5
 8025082:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8025086:	e9d4 2300 	ldrd	r2, r3, [r4]
 802508a:	e7e3      	b.n	8025054 <_strtod_l+0x3fc>
 802508c:	9b06      	ldr	r3, [sp, #24]
 802508e:	3316      	adds	r3, #22
 8025090:	db0b      	blt.n	80250aa <_strtod_l+0x452>
 8025092:	9b05      	ldr	r3, [sp, #20]
 8025094:	1b9e      	subs	r6, r3, r6
 8025096:	4b59      	ldr	r3, [pc, #356]	; (80251fc <_strtod_l+0x5a4>)
 8025098:	eb03 06c6 	add.w	r6, r3, r6, lsl #3
 802509c:	e9d6 2300 	ldrd	r2, r3, [r6]
 80250a0:	4650      	mov	r0, sl
 80250a2:	4659      	mov	r1, fp
 80250a4:	f7eb ff3a 	bl	8010f1c <__aeabi_ddiv>
 80250a8:	e7d6      	b.n	8025058 <_strtod_l+0x400>
 80250aa:	9b06      	ldr	r3, [sp, #24]
 80250ac:	eba5 0808 	sub.w	r8, r5, r8
 80250b0:	4498      	add	r8, r3
 80250b2:	f1b8 0f00 	cmp.w	r8, #0
 80250b6:	dd74      	ble.n	80251a2 <_strtod_l+0x54a>
 80250b8:	f018 030f 	ands.w	r3, r8, #15
 80250bc:	d00a      	beq.n	80250d4 <_strtod_l+0x47c>
 80250be:	494f      	ldr	r1, [pc, #316]	; (80251fc <_strtod_l+0x5a4>)
 80250c0:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80250c4:	4652      	mov	r2, sl
 80250c6:	465b      	mov	r3, fp
 80250c8:	e9d1 0100 	ldrd	r0, r1, [r1]
 80250cc:	f7eb fdfc 	bl	8010cc8 <__aeabi_dmul>
 80250d0:	4682      	mov	sl, r0
 80250d2:	468b      	mov	fp, r1
 80250d4:	f038 080f 	bics.w	r8, r8, #15
 80250d8:	d04f      	beq.n	802517a <_strtod_l+0x522>
 80250da:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 80250de:	dd22      	ble.n	8025126 <_strtod_l+0x4ce>
 80250e0:	2500      	movs	r5, #0
 80250e2:	462e      	mov	r6, r5
 80250e4:	9507      	str	r5, [sp, #28]
 80250e6:	9505      	str	r5, [sp, #20]
 80250e8:	2322      	movs	r3, #34	; 0x22
 80250ea:	f8df b118 	ldr.w	fp, [pc, #280]	; 8025204 <_strtod_l+0x5ac>
 80250ee:	6023      	str	r3, [r4, #0]
 80250f0:	f04f 0a00 	mov.w	sl, #0
 80250f4:	9b07      	ldr	r3, [sp, #28]
 80250f6:	2b00      	cmp	r3, #0
 80250f8:	f43f adf2 	beq.w	8024ce0 <_strtod_l+0x88>
 80250fc:	9918      	ldr	r1, [sp, #96]	; 0x60
 80250fe:	4620      	mov	r0, r4
 8025100:	f002 f9ec 	bl	80274dc <_Bfree>
 8025104:	9905      	ldr	r1, [sp, #20]
 8025106:	4620      	mov	r0, r4
 8025108:	f002 f9e8 	bl	80274dc <_Bfree>
 802510c:	4631      	mov	r1, r6
 802510e:	4620      	mov	r0, r4
 8025110:	f002 f9e4 	bl	80274dc <_Bfree>
 8025114:	9907      	ldr	r1, [sp, #28]
 8025116:	4620      	mov	r0, r4
 8025118:	f002 f9e0 	bl	80274dc <_Bfree>
 802511c:	4629      	mov	r1, r5
 802511e:	4620      	mov	r0, r4
 8025120:	f002 f9dc 	bl	80274dc <_Bfree>
 8025124:	e5dc      	b.n	8024ce0 <_strtod_l+0x88>
 8025126:	4b36      	ldr	r3, [pc, #216]	; (8025200 <_strtod_l+0x5a8>)
 8025128:	9304      	str	r3, [sp, #16]
 802512a:	2300      	movs	r3, #0
 802512c:	ea4f 1828 	mov.w	r8, r8, asr #4
 8025130:	4650      	mov	r0, sl
 8025132:	4659      	mov	r1, fp
 8025134:	4699      	mov	r9, r3
 8025136:	f1b8 0f01 	cmp.w	r8, #1
 802513a:	dc21      	bgt.n	8025180 <_strtod_l+0x528>
 802513c:	b10b      	cbz	r3, 8025142 <_strtod_l+0x4ea>
 802513e:	4682      	mov	sl, r0
 8025140:	468b      	mov	fp, r1
 8025142:	4b2f      	ldr	r3, [pc, #188]	; (8025200 <_strtod_l+0x5a8>)
 8025144:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 8025148:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 802514c:	4652      	mov	r2, sl
 802514e:	465b      	mov	r3, fp
 8025150:	e9d9 0100 	ldrd	r0, r1, [r9]
 8025154:	f7eb fdb8 	bl	8010cc8 <__aeabi_dmul>
 8025158:	4b2a      	ldr	r3, [pc, #168]	; (8025204 <_strtod_l+0x5ac>)
 802515a:	460a      	mov	r2, r1
 802515c:	400b      	ands	r3, r1
 802515e:	492a      	ldr	r1, [pc, #168]	; (8025208 <_strtod_l+0x5b0>)
 8025160:	428b      	cmp	r3, r1
 8025162:	4682      	mov	sl, r0
 8025164:	d8bc      	bhi.n	80250e0 <_strtod_l+0x488>
 8025166:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 802516a:	428b      	cmp	r3, r1
 802516c:	bf86      	itte	hi
 802516e:	f8df b09c 	ldrhi.w	fp, [pc, #156]	; 802520c <_strtod_l+0x5b4>
 8025172:	f04f 3aff 	movhi.w	sl, #4294967295
 8025176:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 802517a:	2300      	movs	r3, #0
 802517c:	9304      	str	r3, [sp, #16]
 802517e:	e084      	b.n	802528a <_strtod_l+0x632>
 8025180:	f018 0f01 	tst.w	r8, #1
 8025184:	d005      	beq.n	8025192 <_strtod_l+0x53a>
 8025186:	9b04      	ldr	r3, [sp, #16]
 8025188:	e9d3 2300 	ldrd	r2, r3, [r3]
 802518c:	f7eb fd9c 	bl	8010cc8 <__aeabi_dmul>
 8025190:	2301      	movs	r3, #1
 8025192:	9a04      	ldr	r2, [sp, #16]
 8025194:	3208      	adds	r2, #8
 8025196:	f109 0901 	add.w	r9, r9, #1
 802519a:	ea4f 0868 	mov.w	r8, r8, asr #1
 802519e:	9204      	str	r2, [sp, #16]
 80251a0:	e7c9      	b.n	8025136 <_strtod_l+0x4de>
 80251a2:	d0ea      	beq.n	802517a <_strtod_l+0x522>
 80251a4:	f1c8 0800 	rsb	r8, r8, #0
 80251a8:	f018 020f 	ands.w	r2, r8, #15
 80251ac:	d00a      	beq.n	80251c4 <_strtod_l+0x56c>
 80251ae:	4b13      	ldr	r3, [pc, #76]	; (80251fc <_strtod_l+0x5a4>)
 80251b0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80251b4:	4650      	mov	r0, sl
 80251b6:	4659      	mov	r1, fp
 80251b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80251bc:	f7eb feae 	bl	8010f1c <__aeabi_ddiv>
 80251c0:	4682      	mov	sl, r0
 80251c2:	468b      	mov	fp, r1
 80251c4:	ea5f 1828 	movs.w	r8, r8, asr #4
 80251c8:	d0d7      	beq.n	802517a <_strtod_l+0x522>
 80251ca:	f1b8 0f1f 	cmp.w	r8, #31
 80251ce:	dd1f      	ble.n	8025210 <_strtod_l+0x5b8>
 80251d0:	2500      	movs	r5, #0
 80251d2:	462e      	mov	r6, r5
 80251d4:	9507      	str	r5, [sp, #28]
 80251d6:	9505      	str	r5, [sp, #20]
 80251d8:	2322      	movs	r3, #34	; 0x22
 80251da:	f04f 0a00 	mov.w	sl, #0
 80251de:	f04f 0b00 	mov.w	fp, #0
 80251e2:	6023      	str	r3, [r4, #0]
 80251e4:	e786      	b.n	80250f4 <_strtod_l+0x49c>
 80251e6:	bf00      	nop
 80251e8:	08036bbd 	.word	0x08036bbd
 80251ec:	08036bf8 	.word	0x08036bf8
 80251f0:	08036bb5 	.word	0x08036bb5
 80251f4:	08036d3c 	.word	0x08036d3c
 80251f8:	08037050 	.word	0x08037050
 80251fc:	08036f30 	.word	0x08036f30
 8025200:	08036f08 	.word	0x08036f08
 8025204:	7ff00000 	.word	0x7ff00000
 8025208:	7ca00000 	.word	0x7ca00000
 802520c:	7fefffff 	.word	0x7fefffff
 8025210:	f018 0310 	ands.w	r3, r8, #16
 8025214:	bf18      	it	ne
 8025216:	236a      	movne	r3, #106	; 0x6a
 8025218:	f8df 93ac 	ldr.w	r9, [pc, #940]	; 80255c8 <_strtod_l+0x970>
 802521c:	9304      	str	r3, [sp, #16]
 802521e:	4650      	mov	r0, sl
 8025220:	4659      	mov	r1, fp
 8025222:	2300      	movs	r3, #0
 8025224:	f018 0f01 	tst.w	r8, #1
 8025228:	d004      	beq.n	8025234 <_strtod_l+0x5dc>
 802522a:	e9d9 2300 	ldrd	r2, r3, [r9]
 802522e:	f7eb fd4b 	bl	8010cc8 <__aeabi_dmul>
 8025232:	2301      	movs	r3, #1
 8025234:	ea5f 0868 	movs.w	r8, r8, asr #1
 8025238:	f109 0908 	add.w	r9, r9, #8
 802523c:	d1f2      	bne.n	8025224 <_strtod_l+0x5cc>
 802523e:	b10b      	cbz	r3, 8025244 <_strtod_l+0x5ec>
 8025240:	4682      	mov	sl, r0
 8025242:	468b      	mov	fp, r1
 8025244:	9b04      	ldr	r3, [sp, #16]
 8025246:	b1c3      	cbz	r3, 802527a <_strtod_l+0x622>
 8025248:	f3cb 520a 	ubfx	r2, fp, #20, #11
 802524c:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8025250:	2b00      	cmp	r3, #0
 8025252:	4659      	mov	r1, fp
 8025254:	dd11      	ble.n	802527a <_strtod_l+0x622>
 8025256:	2b1f      	cmp	r3, #31
 8025258:	f340 8124 	ble.w	80254a4 <_strtod_l+0x84c>
 802525c:	2b34      	cmp	r3, #52	; 0x34
 802525e:	bfde      	ittt	le
 8025260:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 8025264:	f04f 33ff 	movle.w	r3, #4294967295
 8025268:	fa03 f202 	lslle.w	r2, r3, r2
 802526c:	f04f 0a00 	mov.w	sl, #0
 8025270:	bfcc      	ite	gt
 8025272:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 8025276:	ea02 0b01 	andle.w	fp, r2, r1
 802527a:	2200      	movs	r2, #0
 802527c:	2300      	movs	r3, #0
 802527e:	4650      	mov	r0, sl
 8025280:	4659      	mov	r1, fp
 8025282:	f7eb ff89 	bl	8011198 <__aeabi_dcmpeq>
 8025286:	2800      	cmp	r0, #0
 8025288:	d1a2      	bne.n	80251d0 <_strtod_l+0x578>
 802528a:	9b07      	ldr	r3, [sp, #28]
 802528c:	9300      	str	r3, [sp, #0]
 802528e:	9908      	ldr	r1, [sp, #32]
 8025290:	462b      	mov	r3, r5
 8025292:	463a      	mov	r2, r7
 8025294:	4620      	mov	r0, r4
 8025296:	f002 f989 	bl	80275ac <__s2b>
 802529a:	9007      	str	r0, [sp, #28]
 802529c:	2800      	cmp	r0, #0
 802529e:	f43f af1f 	beq.w	80250e0 <_strtod_l+0x488>
 80252a2:	9b05      	ldr	r3, [sp, #20]
 80252a4:	1b9e      	subs	r6, r3, r6
 80252a6:	9b06      	ldr	r3, [sp, #24]
 80252a8:	2b00      	cmp	r3, #0
 80252aa:	bfb4      	ite	lt
 80252ac:	4633      	movlt	r3, r6
 80252ae:	2300      	movge	r3, #0
 80252b0:	930c      	str	r3, [sp, #48]	; 0x30
 80252b2:	9b06      	ldr	r3, [sp, #24]
 80252b4:	2500      	movs	r5, #0
 80252b6:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 80252ba:	9312      	str	r3, [sp, #72]	; 0x48
 80252bc:	462e      	mov	r6, r5
 80252be:	9b07      	ldr	r3, [sp, #28]
 80252c0:	4620      	mov	r0, r4
 80252c2:	6859      	ldr	r1, [r3, #4]
 80252c4:	f002 f8ca 	bl	802745c <_Balloc>
 80252c8:	9005      	str	r0, [sp, #20]
 80252ca:	2800      	cmp	r0, #0
 80252cc:	f43f af0c 	beq.w	80250e8 <_strtod_l+0x490>
 80252d0:	9b07      	ldr	r3, [sp, #28]
 80252d2:	691a      	ldr	r2, [r3, #16]
 80252d4:	3202      	adds	r2, #2
 80252d6:	f103 010c 	add.w	r1, r3, #12
 80252da:	0092      	lsls	r2, r2, #2
 80252dc:	300c      	adds	r0, #12
 80252de:	f7fe ff27 	bl	8024130 <memcpy>
 80252e2:	ec4b ab10 	vmov	d0, sl, fp
 80252e6:	aa1a      	add	r2, sp, #104	; 0x68
 80252e8:	a919      	add	r1, sp, #100	; 0x64
 80252ea:	4620      	mov	r0, r4
 80252ec:	f002 fca4 	bl	8027c38 <__d2b>
 80252f0:	ec4b ab18 	vmov	d8, sl, fp
 80252f4:	9018      	str	r0, [sp, #96]	; 0x60
 80252f6:	2800      	cmp	r0, #0
 80252f8:	f43f aef6 	beq.w	80250e8 <_strtod_l+0x490>
 80252fc:	2101      	movs	r1, #1
 80252fe:	4620      	mov	r0, r4
 8025300:	f002 f9ee 	bl	80276e0 <__i2b>
 8025304:	4606      	mov	r6, r0
 8025306:	2800      	cmp	r0, #0
 8025308:	f43f aeee 	beq.w	80250e8 <_strtod_l+0x490>
 802530c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 802530e:	9904      	ldr	r1, [sp, #16]
 8025310:	2b00      	cmp	r3, #0
 8025312:	bfab      	itete	ge
 8025314:	9a0c      	ldrge	r2, [sp, #48]	; 0x30
 8025316:	9a12      	ldrlt	r2, [sp, #72]	; 0x48
 8025318:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 802531a:	f8dd 9030 	ldrlt.w	r9, [sp, #48]	; 0x30
 802531e:	bfac      	ite	ge
 8025320:	eb03 0902 	addge.w	r9, r3, r2
 8025324:	1ad7      	sublt	r7, r2, r3
 8025326:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8025328:	eba3 0801 	sub.w	r8, r3, r1
 802532c:	4490      	add	r8, r2
 802532e:	4ba1      	ldr	r3, [pc, #644]	; (80255b4 <_strtod_l+0x95c>)
 8025330:	f108 38ff 	add.w	r8, r8, #4294967295
 8025334:	4598      	cmp	r8, r3
 8025336:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 802533a:	f280 80c7 	bge.w	80254cc <_strtod_l+0x874>
 802533e:	eba3 0308 	sub.w	r3, r3, r8
 8025342:	2b1f      	cmp	r3, #31
 8025344:	eba2 0203 	sub.w	r2, r2, r3
 8025348:	f04f 0101 	mov.w	r1, #1
 802534c:	f300 80b1 	bgt.w	80254b2 <_strtod_l+0x85a>
 8025350:	fa01 f303 	lsl.w	r3, r1, r3
 8025354:	930d      	str	r3, [sp, #52]	; 0x34
 8025356:	2300      	movs	r3, #0
 8025358:	9308      	str	r3, [sp, #32]
 802535a:	eb09 0802 	add.w	r8, r9, r2
 802535e:	9b04      	ldr	r3, [sp, #16]
 8025360:	45c1      	cmp	r9, r8
 8025362:	4417      	add	r7, r2
 8025364:	441f      	add	r7, r3
 8025366:	464b      	mov	r3, r9
 8025368:	bfa8      	it	ge
 802536a:	4643      	movge	r3, r8
 802536c:	42bb      	cmp	r3, r7
 802536e:	bfa8      	it	ge
 8025370:	463b      	movge	r3, r7
 8025372:	2b00      	cmp	r3, #0
 8025374:	bfc2      	ittt	gt
 8025376:	eba8 0803 	subgt.w	r8, r8, r3
 802537a:	1aff      	subgt	r7, r7, r3
 802537c:	eba9 0903 	subgt.w	r9, r9, r3
 8025380:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8025382:	2b00      	cmp	r3, #0
 8025384:	dd17      	ble.n	80253b6 <_strtod_l+0x75e>
 8025386:	4631      	mov	r1, r6
 8025388:	461a      	mov	r2, r3
 802538a:	4620      	mov	r0, r4
 802538c:	f002 fa68 	bl	8027860 <__pow5mult>
 8025390:	4606      	mov	r6, r0
 8025392:	2800      	cmp	r0, #0
 8025394:	f43f aea8 	beq.w	80250e8 <_strtod_l+0x490>
 8025398:	4601      	mov	r1, r0
 802539a:	9a18      	ldr	r2, [sp, #96]	; 0x60
 802539c:	4620      	mov	r0, r4
 802539e:	f002 f9b5 	bl	802770c <__multiply>
 80253a2:	900b      	str	r0, [sp, #44]	; 0x2c
 80253a4:	2800      	cmp	r0, #0
 80253a6:	f43f ae9f 	beq.w	80250e8 <_strtod_l+0x490>
 80253aa:	9918      	ldr	r1, [sp, #96]	; 0x60
 80253ac:	4620      	mov	r0, r4
 80253ae:	f002 f895 	bl	80274dc <_Bfree>
 80253b2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80253b4:	9318      	str	r3, [sp, #96]	; 0x60
 80253b6:	f1b8 0f00 	cmp.w	r8, #0
 80253ba:	f300 808c 	bgt.w	80254d6 <_strtod_l+0x87e>
 80253be:	9b06      	ldr	r3, [sp, #24]
 80253c0:	2b00      	cmp	r3, #0
 80253c2:	dd08      	ble.n	80253d6 <_strtod_l+0x77e>
 80253c4:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80253c6:	9905      	ldr	r1, [sp, #20]
 80253c8:	4620      	mov	r0, r4
 80253ca:	f002 fa49 	bl	8027860 <__pow5mult>
 80253ce:	9005      	str	r0, [sp, #20]
 80253d0:	2800      	cmp	r0, #0
 80253d2:	f43f ae89 	beq.w	80250e8 <_strtod_l+0x490>
 80253d6:	2f00      	cmp	r7, #0
 80253d8:	dd08      	ble.n	80253ec <_strtod_l+0x794>
 80253da:	9905      	ldr	r1, [sp, #20]
 80253dc:	463a      	mov	r2, r7
 80253de:	4620      	mov	r0, r4
 80253e0:	f002 fa98 	bl	8027914 <__lshift>
 80253e4:	9005      	str	r0, [sp, #20]
 80253e6:	2800      	cmp	r0, #0
 80253e8:	f43f ae7e 	beq.w	80250e8 <_strtod_l+0x490>
 80253ec:	f1b9 0f00 	cmp.w	r9, #0
 80253f0:	dd08      	ble.n	8025404 <_strtod_l+0x7ac>
 80253f2:	4631      	mov	r1, r6
 80253f4:	464a      	mov	r2, r9
 80253f6:	4620      	mov	r0, r4
 80253f8:	f002 fa8c 	bl	8027914 <__lshift>
 80253fc:	4606      	mov	r6, r0
 80253fe:	2800      	cmp	r0, #0
 8025400:	f43f ae72 	beq.w	80250e8 <_strtod_l+0x490>
 8025404:	9a05      	ldr	r2, [sp, #20]
 8025406:	9918      	ldr	r1, [sp, #96]	; 0x60
 8025408:	4620      	mov	r0, r4
 802540a:	f002 fb0f 	bl	8027a2c <__mdiff>
 802540e:	4605      	mov	r5, r0
 8025410:	2800      	cmp	r0, #0
 8025412:	f43f ae69 	beq.w	80250e8 <_strtod_l+0x490>
 8025416:	68c3      	ldr	r3, [r0, #12]
 8025418:	930b      	str	r3, [sp, #44]	; 0x2c
 802541a:	2300      	movs	r3, #0
 802541c:	60c3      	str	r3, [r0, #12]
 802541e:	4631      	mov	r1, r6
 8025420:	f002 fae8 	bl	80279f4 <__mcmp>
 8025424:	2800      	cmp	r0, #0
 8025426:	da60      	bge.n	80254ea <_strtod_l+0x892>
 8025428:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 802542a:	ea53 030a 	orrs.w	r3, r3, sl
 802542e:	f040 8082 	bne.w	8025536 <_strtod_l+0x8de>
 8025432:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8025436:	2b00      	cmp	r3, #0
 8025438:	d17d      	bne.n	8025536 <_strtod_l+0x8de>
 802543a:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 802543e:	0d1b      	lsrs	r3, r3, #20
 8025440:	051b      	lsls	r3, r3, #20
 8025442:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8025446:	d976      	bls.n	8025536 <_strtod_l+0x8de>
 8025448:	696b      	ldr	r3, [r5, #20]
 802544a:	b913      	cbnz	r3, 8025452 <_strtod_l+0x7fa>
 802544c:	692b      	ldr	r3, [r5, #16]
 802544e:	2b01      	cmp	r3, #1
 8025450:	dd71      	ble.n	8025536 <_strtod_l+0x8de>
 8025452:	4629      	mov	r1, r5
 8025454:	2201      	movs	r2, #1
 8025456:	4620      	mov	r0, r4
 8025458:	f002 fa5c 	bl	8027914 <__lshift>
 802545c:	4631      	mov	r1, r6
 802545e:	4605      	mov	r5, r0
 8025460:	f002 fac8 	bl	80279f4 <__mcmp>
 8025464:	2800      	cmp	r0, #0
 8025466:	dd66      	ble.n	8025536 <_strtod_l+0x8de>
 8025468:	9904      	ldr	r1, [sp, #16]
 802546a:	4a53      	ldr	r2, [pc, #332]	; (80255b8 <_strtod_l+0x960>)
 802546c:	465b      	mov	r3, fp
 802546e:	2900      	cmp	r1, #0
 8025470:	f000 8081 	beq.w	8025576 <_strtod_l+0x91e>
 8025474:	ea02 010b 	and.w	r1, r2, fp
 8025478:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 802547c:	dc7b      	bgt.n	8025576 <_strtod_l+0x91e>
 802547e:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8025482:	f77f aea9 	ble.w	80251d8 <_strtod_l+0x580>
 8025486:	4b4d      	ldr	r3, [pc, #308]	; (80255bc <_strtod_l+0x964>)
 8025488:	4650      	mov	r0, sl
 802548a:	4659      	mov	r1, fp
 802548c:	2200      	movs	r2, #0
 802548e:	f7eb fc1b 	bl	8010cc8 <__aeabi_dmul>
 8025492:	460b      	mov	r3, r1
 8025494:	4303      	orrs	r3, r0
 8025496:	bf08      	it	eq
 8025498:	2322      	moveq	r3, #34	; 0x22
 802549a:	4682      	mov	sl, r0
 802549c:	468b      	mov	fp, r1
 802549e:	bf08      	it	eq
 80254a0:	6023      	streq	r3, [r4, #0]
 80254a2:	e62b      	b.n	80250fc <_strtod_l+0x4a4>
 80254a4:	f04f 32ff 	mov.w	r2, #4294967295
 80254a8:	fa02 f303 	lsl.w	r3, r2, r3
 80254ac:	ea03 0a0a 	and.w	sl, r3, sl
 80254b0:	e6e3      	b.n	802527a <_strtod_l+0x622>
 80254b2:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 80254b6:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 80254ba:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 80254be:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 80254c2:	fa01 f308 	lsl.w	r3, r1, r8
 80254c6:	9308      	str	r3, [sp, #32]
 80254c8:	910d      	str	r1, [sp, #52]	; 0x34
 80254ca:	e746      	b.n	802535a <_strtod_l+0x702>
 80254cc:	2300      	movs	r3, #0
 80254ce:	9308      	str	r3, [sp, #32]
 80254d0:	2301      	movs	r3, #1
 80254d2:	930d      	str	r3, [sp, #52]	; 0x34
 80254d4:	e741      	b.n	802535a <_strtod_l+0x702>
 80254d6:	9918      	ldr	r1, [sp, #96]	; 0x60
 80254d8:	4642      	mov	r2, r8
 80254da:	4620      	mov	r0, r4
 80254dc:	f002 fa1a 	bl	8027914 <__lshift>
 80254e0:	9018      	str	r0, [sp, #96]	; 0x60
 80254e2:	2800      	cmp	r0, #0
 80254e4:	f47f af6b 	bne.w	80253be <_strtod_l+0x766>
 80254e8:	e5fe      	b.n	80250e8 <_strtod_l+0x490>
 80254ea:	465f      	mov	r7, fp
 80254ec:	d16e      	bne.n	80255cc <_strtod_l+0x974>
 80254ee:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80254f0:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80254f4:	b342      	cbz	r2, 8025548 <_strtod_l+0x8f0>
 80254f6:	4a32      	ldr	r2, [pc, #200]	; (80255c0 <_strtod_l+0x968>)
 80254f8:	4293      	cmp	r3, r2
 80254fa:	d128      	bne.n	802554e <_strtod_l+0x8f6>
 80254fc:	9b04      	ldr	r3, [sp, #16]
 80254fe:	4651      	mov	r1, sl
 8025500:	b1eb      	cbz	r3, 802553e <_strtod_l+0x8e6>
 8025502:	4b2d      	ldr	r3, [pc, #180]	; (80255b8 <_strtod_l+0x960>)
 8025504:	403b      	ands	r3, r7
 8025506:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 802550a:	f04f 32ff 	mov.w	r2, #4294967295
 802550e:	d819      	bhi.n	8025544 <_strtod_l+0x8ec>
 8025510:	0d1b      	lsrs	r3, r3, #20
 8025512:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8025516:	fa02 f303 	lsl.w	r3, r2, r3
 802551a:	4299      	cmp	r1, r3
 802551c:	d117      	bne.n	802554e <_strtod_l+0x8f6>
 802551e:	4b29      	ldr	r3, [pc, #164]	; (80255c4 <_strtod_l+0x96c>)
 8025520:	429f      	cmp	r7, r3
 8025522:	d102      	bne.n	802552a <_strtod_l+0x8d2>
 8025524:	3101      	adds	r1, #1
 8025526:	f43f addf 	beq.w	80250e8 <_strtod_l+0x490>
 802552a:	4b23      	ldr	r3, [pc, #140]	; (80255b8 <_strtod_l+0x960>)
 802552c:	403b      	ands	r3, r7
 802552e:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 8025532:	f04f 0a00 	mov.w	sl, #0
 8025536:	9b04      	ldr	r3, [sp, #16]
 8025538:	2b00      	cmp	r3, #0
 802553a:	d1a4      	bne.n	8025486 <_strtod_l+0x82e>
 802553c:	e5de      	b.n	80250fc <_strtod_l+0x4a4>
 802553e:	f04f 33ff 	mov.w	r3, #4294967295
 8025542:	e7ea      	b.n	802551a <_strtod_l+0x8c2>
 8025544:	4613      	mov	r3, r2
 8025546:	e7e8      	b.n	802551a <_strtod_l+0x8c2>
 8025548:	ea53 030a 	orrs.w	r3, r3, sl
 802554c:	d08c      	beq.n	8025468 <_strtod_l+0x810>
 802554e:	9b08      	ldr	r3, [sp, #32]
 8025550:	b1db      	cbz	r3, 802558a <_strtod_l+0x932>
 8025552:	423b      	tst	r3, r7
 8025554:	d0ef      	beq.n	8025536 <_strtod_l+0x8de>
 8025556:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8025558:	9a04      	ldr	r2, [sp, #16]
 802555a:	4650      	mov	r0, sl
 802555c:	4659      	mov	r1, fp
 802555e:	b1c3      	cbz	r3, 8025592 <_strtod_l+0x93a>
 8025560:	f7ff fb5e 	bl	8024c20 <sulp>
 8025564:	4602      	mov	r2, r0
 8025566:	460b      	mov	r3, r1
 8025568:	ec51 0b18 	vmov	r0, r1, d8
 802556c:	f7eb f9f6 	bl	801095c <__adddf3>
 8025570:	4682      	mov	sl, r0
 8025572:	468b      	mov	fp, r1
 8025574:	e7df      	b.n	8025536 <_strtod_l+0x8de>
 8025576:	4013      	ands	r3, r2
 8025578:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 802557c:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8025580:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8025584:	f04f 3aff 	mov.w	sl, #4294967295
 8025588:	e7d5      	b.n	8025536 <_strtod_l+0x8de>
 802558a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 802558c:	ea13 0f0a 	tst.w	r3, sl
 8025590:	e7e0      	b.n	8025554 <_strtod_l+0x8fc>
 8025592:	f7ff fb45 	bl	8024c20 <sulp>
 8025596:	4602      	mov	r2, r0
 8025598:	460b      	mov	r3, r1
 802559a:	ec51 0b18 	vmov	r0, r1, d8
 802559e:	f7eb f9db 	bl	8010958 <__aeabi_dsub>
 80255a2:	2200      	movs	r2, #0
 80255a4:	2300      	movs	r3, #0
 80255a6:	4682      	mov	sl, r0
 80255a8:	468b      	mov	fp, r1
 80255aa:	f7eb fdf5 	bl	8011198 <__aeabi_dcmpeq>
 80255ae:	2800      	cmp	r0, #0
 80255b0:	d0c1      	beq.n	8025536 <_strtod_l+0x8de>
 80255b2:	e611      	b.n	80251d8 <_strtod_l+0x580>
 80255b4:	fffffc02 	.word	0xfffffc02
 80255b8:	7ff00000 	.word	0x7ff00000
 80255bc:	39500000 	.word	0x39500000
 80255c0:	000fffff 	.word	0x000fffff
 80255c4:	7fefffff 	.word	0x7fefffff
 80255c8:	08036c10 	.word	0x08036c10
 80255cc:	4631      	mov	r1, r6
 80255ce:	4628      	mov	r0, r5
 80255d0:	f002 fb8e 	bl	8027cf0 <__ratio>
 80255d4:	ec59 8b10 	vmov	r8, r9, d0
 80255d8:	ee10 0a10 	vmov	r0, s0
 80255dc:	2200      	movs	r2, #0
 80255de:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80255e2:	4649      	mov	r1, r9
 80255e4:	f7eb fdec 	bl	80111c0 <__aeabi_dcmple>
 80255e8:	2800      	cmp	r0, #0
 80255ea:	d07a      	beq.n	80256e2 <_strtod_l+0xa8a>
 80255ec:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80255ee:	2b00      	cmp	r3, #0
 80255f0:	d04a      	beq.n	8025688 <_strtod_l+0xa30>
 80255f2:	4b95      	ldr	r3, [pc, #596]	; (8025848 <_strtod_l+0xbf0>)
 80255f4:	2200      	movs	r2, #0
 80255f6:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80255fa:	f8df 924c 	ldr.w	r9, [pc, #588]	; 8025848 <_strtod_l+0xbf0>
 80255fe:	f04f 0800 	mov.w	r8, #0
 8025602:	4b92      	ldr	r3, [pc, #584]	; (802584c <_strtod_l+0xbf4>)
 8025604:	403b      	ands	r3, r7
 8025606:	930d      	str	r3, [sp, #52]	; 0x34
 8025608:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 802560a:	4b91      	ldr	r3, [pc, #580]	; (8025850 <_strtod_l+0xbf8>)
 802560c:	429a      	cmp	r2, r3
 802560e:	f040 80b0 	bne.w	8025772 <_strtod_l+0xb1a>
 8025612:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8025616:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 802561a:	ec4b ab10 	vmov	d0, sl, fp
 802561e:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8025622:	f002 fa8d 	bl	8027b40 <__ulp>
 8025626:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 802562a:	ec53 2b10 	vmov	r2, r3, d0
 802562e:	f7eb fb4b 	bl	8010cc8 <__aeabi_dmul>
 8025632:	4652      	mov	r2, sl
 8025634:	465b      	mov	r3, fp
 8025636:	f7eb f991 	bl	801095c <__adddf3>
 802563a:	460b      	mov	r3, r1
 802563c:	4983      	ldr	r1, [pc, #524]	; (802584c <_strtod_l+0xbf4>)
 802563e:	4a85      	ldr	r2, [pc, #532]	; (8025854 <_strtod_l+0xbfc>)
 8025640:	4019      	ands	r1, r3
 8025642:	4291      	cmp	r1, r2
 8025644:	4682      	mov	sl, r0
 8025646:	d960      	bls.n	802570a <_strtod_l+0xab2>
 8025648:	ee18 3a90 	vmov	r3, s17
 802564c:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 8025650:	4293      	cmp	r3, r2
 8025652:	d104      	bne.n	802565e <_strtod_l+0xa06>
 8025654:	ee18 3a10 	vmov	r3, s16
 8025658:	3301      	adds	r3, #1
 802565a:	f43f ad45 	beq.w	80250e8 <_strtod_l+0x490>
 802565e:	f8df b200 	ldr.w	fp, [pc, #512]	; 8025860 <_strtod_l+0xc08>
 8025662:	f04f 3aff 	mov.w	sl, #4294967295
 8025666:	9918      	ldr	r1, [sp, #96]	; 0x60
 8025668:	4620      	mov	r0, r4
 802566a:	f001 ff37 	bl	80274dc <_Bfree>
 802566e:	9905      	ldr	r1, [sp, #20]
 8025670:	4620      	mov	r0, r4
 8025672:	f001 ff33 	bl	80274dc <_Bfree>
 8025676:	4631      	mov	r1, r6
 8025678:	4620      	mov	r0, r4
 802567a:	f001 ff2f 	bl	80274dc <_Bfree>
 802567e:	4629      	mov	r1, r5
 8025680:	4620      	mov	r0, r4
 8025682:	f001 ff2b 	bl	80274dc <_Bfree>
 8025686:	e61a      	b.n	80252be <_strtod_l+0x666>
 8025688:	f1ba 0f00 	cmp.w	sl, #0
 802568c:	d11b      	bne.n	80256c6 <_strtod_l+0xa6e>
 802568e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8025692:	b9f3      	cbnz	r3, 80256d2 <_strtod_l+0xa7a>
 8025694:	4b6c      	ldr	r3, [pc, #432]	; (8025848 <_strtod_l+0xbf0>)
 8025696:	2200      	movs	r2, #0
 8025698:	4640      	mov	r0, r8
 802569a:	4649      	mov	r1, r9
 802569c:	f7eb fd86 	bl	80111ac <__aeabi_dcmplt>
 80256a0:	b9d0      	cbnz	r0, 80256d8 <_strtod_l+0xa80>
 80256a2:	4640      	mov	r0, r8
 80256a4:	4649      	mov	r1, r9
 80256a6:	4b6c      	ldr	r3, [pc, #432]	; (8025858 <_strtod_l+0xc00>)
 80256a8:	2200      	movs	r2, #0
 80256aa:	f7eb fb0d 	bl	8010cc8 <__aeabi_dmul>
 80256ae:	4680      	mov	r8, r0
 80256b0:	4689      	mov	r9, r1
 80256b2:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 80256b6:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
 80256ba:	9315      	str	r3, [sp, #84]	; 0x54
 80256bc:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 80256c0:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80256c4:	e79d      	b.n	8025602 <_strtod_l+0x9aa>
 80256c6:	f1ba 0f01 	cmp.w	sl, #1
 80256ca:	d102      	bne.n	80256d2 <_strtod_l+0xa7a>
 80256cc:	2f00      	cmp	r7, #0
 80256ce:	f43f ad83 	beq.w	80251d8 <_strtod_l+0x580>
 80256d2:	4b62      	ldr	r3, [pc, #392]	; (802585c <_strtod_l+0xc04>)
 80256d4:	2200      	movs	r2, #0
 80256d6:	e78e      	b.n	80255f6 <_strtod_l+0x99e>
 80256d8:	f8df 917c 	ldr.w	r9, [pc, #380]	; 8025858 <_strtod_l+0xc00>
 80256dc:	f04f 0800 	mov.w	r8, #0
 80256e0:	e7e7      	b.n	80256b2 <_strtod_l+0xa5a>
 80256e2:	4b5d      	ldr	r3, [pc, #372]	; (8025858 <_strtod_l+0xc00>)
 80256e4:	4640      	mov	r0, r8
 80256e6:	4649      	mov	r1, r9
 80256e8:	2200      	movs	r2, #0
 80256ea:	f7eb faed 	bl	8010cc8 <__aeabi_dmul>
 80256ee:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80256f0:	4680      	mov	r8, r0
 80256f2:	4689      	mov	r9, r1
 80256f4:	b933      	cbnz	r3, 8025704 <_strtod_l+0xaac>
 80256f6:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80256fa:	900e      	str	r0, [sp, #56]	; 0x38
 80256fc:	930f      	str	r3, [sp, #60]	; 0x3c
 80256fe:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 8025702:	e7dd      	b.n	80256c0 <_strtod_l+0xa68>
 8025704:	e9cd 890e 	strd	r8, r9, [sp, #56]	; 0x38
 8025708:	e7f9      	b.n	80256fe <_strtod_l+0xaa6>
 802570a:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 802570e:	9b04      	ldr	r3, [sp, #16]
 8025710:	2b00      	cmp	r3, #0
 8025712:	d1a8      	bne.n	8025666 <_strtod_l+0xa0e>
 8025714:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8025718:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 802571a:	0d1b      	lsrs	r3, r3, #20
 802571c:	051b      	lsls	r3, r3, #20
 802571e:	429a      	cmp	r2, r3
 8025720:	d1a1      	bne.n	8025666 <_strtod_l+0xa0e>
 8025722:	4640      	mov	r0, r8
 8025724:	4649      	mov	r1, r9
 8025726:	f7eb fe2f 	bl	8011388 <__aeabi_d2lz>
 802572a:	f7eb fa9f 	bl	8010c6c <__aeabi_l2d>
 802572e:	4602      	mov	r2, r0
 8025730:	460b      	mov	r3, r1
 8025732:	4640      	mov	r0, r8
 8025734:	4649      	mov	r1, r9
 8025736:	f7eb f90f 	bl	8010958 <__aeabi_dsub>
 802573a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 802573c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8025740:	ea43 030a 	orr.w	r3, r3, sl
 8025744:	4313      	orrs	r3, r2
 8025746:	4680      	mov	r8, r0
 8025748:	4689      	mov	r9, r1
 802574a:	d055      	beq.n	80257f8 <_strtod_l+0xba0>
 802574c:	a336      	add	r3, pc, #216	; (adr r3, 8025828 <_strtod_l+0xbd0>)
 802574e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8025752:	f7eb fd2b 	bl	80111ac <__aeabi_dcmplt>
 8025756:	2800      	cmp	r0, #0
 8025758:	f47f acd0 	bne.w	80250fc <_strtod_l+0x4a4>
 802575c:	a334      	add	r3, pc, #208	; (adr r3, 8025830 <_strtod_l+0xbd8>)
 802575e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8025762:	4640      	mov	r0, r8
 8025764:	4649      	mov	r1, r9
 8025766:	f7eb fd3f 	bl	80111e8 <__aeabi_dcmpgt>
 802576a:	2800      	cmp	r0, #0
 802576c:	f43f af7b 	beq.w	8025666 <_strtod_l+0xa0e>
 8025770:	e4c4      	b.n	80250fc <_strtod_l+0x4a4>
 8025772:	9b04      	ldr	r3, [sp, #16]
 8025774:	b333      	cbz	r3, 80257c4 <_strtod_l+0xb6c>
 8025776:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8025778:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 802577c:	d822      	bhi.n	80257c4 <_strtod_l+0xb6c>
 802577e:	a32e      	add	r3, pc, #184	; (adr r3, 8025838 <_strtod_l+0xbe0>)
 8025780:	e9d3 2300 	ldrd	r2, r3, [r3]
 8025784:	4640      	mov	r0, r8
 8025786:	4649      	mov	r1, r9
 8025788:	f7eb fd1a 	bl	80111c0 <__aeabi_dcmple>
 802578c:	b1a0      	cbz	r0, 80257b8 <_strtod_l+0xb60>
 802578e:	4649      	mov	r1, r9
 8025790:	4640      	mov	r0, r8
 8025792:	f7eb fd71 	bl	8011278 <__aeabi_d2uiz>
 8025796:	2801      	cmp	r0, #1
 8025798:	bf38      	it	cc
 802579a:	2001      	movcc	r0, #1
 802579c:	f7eb fa1a 	bl	8010bd4 <__aeabi_ui2d>
 80257a0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80257a2:	4680      	mov	r8, r0
 80257a4:	4689      	mov	r9, r1
 80257a6:	bb23      	cbnz	r3, 80257f2 <_strtod_l+0xb9a>
 80257a8:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80257ac:	9010      	str	r0, [sp, #64]	; 0x40
 80257ae:	9311      	str	r3, [sp, #68]	; 0x44
 80257b0:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80257b4:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80257b8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80257ba:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80257bc:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 80257c0:	1a9b      	subs	r3, r3, r2
 80257c2:	9309      	str	r3, [sp, #36]	; 0x24
 80257c4:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80257c8:	eeb0 0a48 	vmov.f32	s0, s16
 80257cc:	eef0 0a68 	vmov.f32	s1, s17
 80257d0:	e9cd 0108 	strd	r0, r1, [sp, #32]
 80257d4:	f002 f9b4 	bl	8027b40 <__ulp>
 80257d8:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80257dc:	ec53 2b10 	vmov	r2, r3, d0
 80257e0:	f7eb fa72 	bl	8010cc8 <__aeabi_dmul>
 80257e4:	ec53 2b18 	vmov	r2, r3, d8
 80257e8:	f7eb f8b8 	bl	801095c <__adddf3>
 80257ec:	4682      	mov	sl, r0
 80257ee:	468b      	mov	fp, r1
 80257f0:	e78d      	b.n	802570e <_strtod_l+0xab6>
 80257f2:	e9cd 8910 	strd	r8, r9, [sp, #64]	; 0x40
 80257f6:	e7db      	b.n	80257b0 <_strtod_l+0xb58>
 80257f8:	a311      	add	r3, pc, #68	; (adr r3, 8025840 <_strtod_l+0xbe8>)
 80257fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80257fe:	f7eb fcd5 	bl	80111ac <__aeabi_dcmplt>
 8025802:	e7b2      	b.n	802576a <_strtod_l+0xb12>
 8025804:	2300      	movs	r3, #0
 8025806:	930a      	str	r3, [sp, #40]	; 0x28
 8025808:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 802580a:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 802580c:	6013      	str	r3, [r2, #0]
 802580e:	f7ff ba6b 	b.w	8024ce8 <_strtod_l+0x90>
 8025812:	2a65      	cmp	r2, #101	; 0x65
 8025814:	f43f ab5f 	beq.w	8024ed6 <_strtod_l+0x27e>
 8025818:	2a45      	cmp	r2, #69	; 0x45
 802581a:	f43f ab5c 	beq.w	8024ed6 <_strtod_l+0x27e>
 802581e:	2301      	movs	r3, #1
 8025820:	f7ff bb94 	b.w	8024f4c <_strtod_l+0x2f4>
 8025824:	f3af 8000 	nop.w
 8025828:	94a03595 	.word	0x94a03595
 802582c:	3fdfffff 	.word	0x3fdfffff
 8025830:	35afe535 	.word	0x35afe535
 8025834:	3fe00000 	.word	0x3fe00000
 8025838:	ffc00000 	.word	0xffc00000
 802583c:	41dfffff 	.word	0x41dfffff
 8025840:	94a03595 	.word	0x94a03595
 8025844:	3fcfffff 	.word	0x3fcfffff
 8025848:	3ff00000 	.word	0x3ff00000
 802584c:	7ff00000 	.word	0x7ff00000
 8025850:	7fe00000 	.word	0x7fe00000
 8025854:	7c9fffff 	.word	0x7c9fffff
 8025858:	3fe00000 	.word	0x3fe00000
 802585c:	bff00000 	.word	0xbff00000
 8025860:	7fefffff 	.word	0x7fefffff

08025864 <strtof>:
 8025864:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8025868:	f8df 80ac 	ldr.w	r8, [pc, #172]	; 8025918 <strtof+0xb4>
 802586c:	4b26      	ldr	r3, [pc, #152]	; (8025908 <strtof+0xa4>)
 802586e:	460a      	mov	r2, r1
 8025870:	ed2d 8b02 	vpush	{d8}
 8025874:	4601      	mov	r1, r0
 8025876:	f8d8 0000 	ldr.w	r0, [r8]
 802587a:	f7ff f9ed 	bl	8024c58 <_strtod_l>
 802587e:	ec55 4b10 	vmov	r4, r5, d0
 8025882:	ee10 2a10 	vmov	r2, s0
 8025886:	ee10 0a10 	vmov	r0, s0
 802588a:	462b      	mov	r3, r5
 802588c:	4629      	mov	r1, r5
 802588e:	f7eb fcb5 	bl	80111fc <__aeabi_dcmpun>
 8025892:	b190      	cbz	r0, 80258ba <strtof+0x56>
 8025894:	2d00      	cmp	r5, #0
 8025896:	481d      	ldr	r0, [pc, #116]	; (802590c <strtof+0xa8>)
 8025898:	da09      	bge.n	80258ae <strtof+0x4a>
 802589a:	f002 fc19 	bl	80280d0 <nanf>
 802589e:	eeb1 8a40 	vneg.f32	s16, s0
 80258a2:	eeb0 0a48 	vmov.f32	s0, s16
 80258a6:	ecbd 8b02 	vpop	{d8}
 80258aa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80258ae:	ecbd 8b02 	vpop	{d8}
 80258b2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80258b6:	f002 bc0b 	b.w	80280d0 <nanf>
 80258ba:	4620      	mov	r0, r4
 80258bc:	4629      	mov	r1, r5
 80258be:	f7eb fcfb 	bl	80112b8 <__aeabi_d2f>
 80258c2:	ee08 0a10 	vmov	s16, r0
 80258c6:	eddf 7a12 	vldr	s15, [pc, #72]	; 8025910 <strtof+0xac>
 80258ca:	eeb0 7ac8 	vabs.f32	s14, s16
 80258ce:	eeb4 7a67 	vcmp.f32	s14, s15
 80258d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80258d6:	dde4      	ble.n	80258a2 <strtof+0x3e>
 80258d8:	f025 4700 	bic.w	r7, r5, #2147483648	; 0x80000000
 80258dc:	4b0d      	ldr	r3, [pc, #52]	; (8025914 <strtof+0xb0>)
 80258de:	f04f 32ff 	mov.w	r2, #4294967295
 80258e2:	4620      	mov	r0, r4
 80258e4:	4639      	mov	r1, r7
 80258e6:	f7eb fc89 	bl	80111fc <__aeabi_dcmpun>
 80258ea:	b940      	cbnz	r0, 80258fe <strtof+0x9a>
 80258ec:	4b09      	ldr	r3, [pc, #36]	; (8025914 <strtof+0xb0>)
 80258ee:	f04f 32ff 	mov.w	r2, #4294967295
 80258f2:	4620      	mov	r0, r4
 80258f4:	4639      	mov	r1, r7
 80258f6:	f7eb fc63 	bl	80111c0 <__aeabi_dcmple>
 80258fa:	2800      	cmp	r0, #0
 80258fc:	d0d1      	beq.n	80258a2 <strtof+0x3e>
 80258fe:	f8d8 3000 	ldr.w	r3, [r8]
 8025902:	2222      	movs	r2, #34	; 0x22
 8025904:	601a      	str	r2, [r3, #0]
 8025906:	e7cc      	b.n	80258a2 <strtof+0x3e>
 8025908:	20000170 	.word	0x20000170
 802590c:	08037050 	.word	0x08037050
 8025910:	7f7fffff 	.word	0x7f7fffff
 8025914:	7fefffff 	.word	0x7fefffff
 8025918:	20000108 	.word	0x20000108

0802591c <_strtoul_l.constprop.0>:
 802591c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8025920:	4f36      	ldr	r7, [pc, #216]	; (80259fc <_strtoul_l.constprop.0+0xe0>)
 8025922:	4686      	mov	lr, r0
 8025924:	460d      	mov	r5, r1
 8025926:	4628      	mov	r0, r5
 8025928:	f815 4b01 	ldrb.w	r4, [r5], #1
 802592c:	5de6      	ldrb	r6, [r4, r7]
 802592e:	f016 0608 	ands.w	r6, r6, #8
 8025932:	d1f8      	bne.n	8025926 <_strtoul_l.constprop.0+0xa>
 8025934:	2c2d      	cmp	r4, #45	; 0x2d
 8025936:	d12f      	bne.n	8025998 <_strtoul_l.constprop.0+0x7c>
 8025938:	782c      	ldrb	r4, [r5, #0]
 802593a:	2601      	movs	r6, #1
 802593c:	1c85      	adds	r5, r0, #2
 802593e:	2b00      	cmp	r3, #0
 8025940:	d057      	beq.n	80259f2 <_strtoul_l.constprop.0+0xd6>
 8025942:	2b10      	cmp	r3, #16
 8025944:	d109      	bne.n	802595a <_strtoul_l.constprop.0+0x3e>
 8025946:	2c30      	cmp	r4, #48	; 0x30
 8025948:	d107      	bne.n	802595a <_strtoul_l.constprop.0+0x3e>
 802594a:	7828      	ldrb	r0, [r5, #0]
 802594c:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 8025950:	2858      	cmp	r0, #88	; 0x58
 8025952:	d149      	bne.n	80259e8 <_strtoul_l.constprop.0+0xcc>
 8025954:	786c      	ldrb	r4, [r5, #1]
 8025956:	2310      	movs	r3, #16
 8025958:	3502      	adds	r5, #2
 802595a:	f04f 38ff 	mov.w	r8, #4294967295
 802595e:	2700      	movs	r7, #0
 8025960:	fbb8 f8f3 	udiv	r8, r8, r3
 8025964:	fb03 f908 	mul.w	r9, r3, r8
 8025968:	ea6f 0909 	mvn.w	r9, r9
 802596c:	4638      	mov	r0, r7
 802596e:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 8025972:	f1bc 0f09 	cmp.w	ip, #9
 8025976:	d814      	bhi.n	80259a2 <_strtoul_l.constprop.0+0x86>
 8025978:	4664      	mov	r4, ip
 802597a:	42a3      	cmp	r3, r4
 802597c:	dd22      	ble.n	80259c4 <_strtoul_l.constprop.0+0xa8>
 802597e:	2f00      	cmp	r7, #0
 8025980:	db1d      	blt.n	80259be <_strtoul_l.constprop.0+0xa2>
 8025982:	4580      	cmp	r8, r0
 8025984:	d31b      	bcc.n	80259be <_strtoul_l.constprop.0+0xa2>
 8025986:	d101      	bne.n	802598c <_strtoul_l.constprop.0+0x70>
 8025988:	45a1      	cmp	r9, r4
 802598a:	db18      	blt.n	80259be <_strtoul_l.constprop.0+0xa2>
 802598c:	fb00 4003 	mla	r0, r0, r3, r4
 8025990:	2701      	movs	r7, #1
 8025992:	f815 4b01 	ldrb.w	r4, [r5], #1
 8025996:	e7ea      	b.n	802596e <_strtoul_l.constprop.0+0x52>
 8025998:	2c2b      	cmp	r4, #43	; 0x2b
 802599a:	bf04      	itt	eq
 802599c:	782c      	ldrbeq	r4, [r5, #0]
 802599e:	1c85      	addeq	r5, r0, #2
 80259a0:	e7cd      	b.n	802593e <_strtoul_l.constprop.0+0x22>
 80259a2:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 80259a6:	f1bc 0f19 	cmp.w	ip, #25
 80259aa:	d801      	bhi.n	80259b0 <_strtoul_l.constprop.0+0x94>
 80259ac:	3c37      	subs	r4, #55	; 0x37
 80259ae:	e7e4      	b.n	802597a <_strtoul_l.constprop.0+0x5e>
 80259b0:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 80259b4:	f1bc 0f19 	cmp.w	ip, #25
 80259b8:	d804      	bhi.n	80259c4 <_strtoul_l.constprop.0+0xa8>
 80259ba:	3c57      	subs	r4, #87	; 0x57
 80259bc:	e7dd      	b.n	802597a <_strtoul_l.constprop.0+0x5e>
 80259be:	f04f 37ff 	mov.w	r7, #4294967295
 80259c2:	e7e6      	b.n	8025992 <_strtoul_l.constprop.0+0x76>
 80259c4:	2f00      	cmp	r7, #0
 80259c6:	da07      	bge.n	80259d8 <_strtoul_l.constprop.0+0xbc>
 80259c8:	2322      	movs	r3, #34	; 0x22
 80259ca:	f8ce 3000 	str.w	r3, [lr]
 80259ce:	f04f 30ff 	mov.w	r0, #4294967295
 80259d2:	b932      	cbnz	r2, 80259e2 <_strtoul_l.constprop.0+0xc6>
 80259d4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80259d8:	b106      	cbz	r6, 80259dc <_strtoul_l.constprop.0+0xc0>
 80259da:	4240      	negs	r0, r0
 80259dc:	2a00      	cmp	r2, #0
 80259de:	d0f9      	beq.n	80259d4 <_strtoul_l.constprop.0+0xb8>
 80259e0:	b107      	cbz	r7, 80259e4 <_strtoul_l.constprop.0+0xc8>
 80259e2:	1e69      	subs	r1, r5, #1
 80259e4:	6011      	str	r1, [r2, #0]
 80259e6:	e7f5      	b.n	80259d4 <_strtoul_l.constprop.0+0xb8>
 80259e8:	2430      	movs	r4, #48	; 0x30
 80259ea:	2b00      	cmp	r3, #0
 80259ec:	d1b5      	bne.n	802595a <_strtoul_l.constprop.0+0x3e>
 80259ee:	2308      	movs	r3, #8
 80259f0:	e7b3      	b.n	802595a <_strtoul_l.constprop.0+0x3e>
 80259f2:	2c30      	cmp	r4, #48	; 0x30
 80259f4:	d0a9      	beq.n	802594a <_strtoul_l.constprop.0+0x2e>
 80259f6:	230a      	movs	r3, #10
 80259f8:	e7af      	b.n	802595a <_strtoul_l.constprop.0+0x3e>
 80259fa:	bf00      	nop
 80259fc:	08036c39 	.word	0x08036c39

08025a00 <strtoul>:
 8025a00:	4613      	mov	r3, r2
 8025a02:	460a      	mov	r2, r1
 8025a04:	4601      	mov	r1, r0
 8025a06:	4802      	ldr	r0, [pc, #8]	; (8025a10 <strtoul+0x10>)
 8025a08:	6800      	ldr	r0, [r0, #0]
 8025a0a:	f7ff bf87 	b.w	802591c <_strtoul_l.constprop.0>
 8025a0e:	bf00      	nop
 8025a10:	20000108 	.word	0x20000108

08025a14 <_vsniprintf_r>:
 8025a14:	b530      	push	{r4, r5, lr}
 8025a16:	4614      	mov	r4, r2
 8025a18:	2c00      	cmp	r4, #0
 8025a1a:	b09b      	sub	sp, #108	; 0x6c
 8025a1c:	4605      	mov	r5, r0
 8025a1e:	461a      	mov	r2, r3
 8025a20:	da05      	bge.n	8025a2e <_vsniprintf_r+0x1a>
 8025a22:	238b      	movs	r3, #139	; 0x8b
 8025a24:	6003      	str	r3, [r0, #0]
 8025a26:	f04f 30ff 	mov.w	r0, #4294967295
 8025a2a:	b01b      	add	sp, #108	; 0x6c
 8025a2c:	bd30      	pop	{r4, r5, pc}
 8025a2e:	f44f 7302 	mov.w	r3, #520	; 0x208
 8025a32:	f8ad 300c 	strh.w	r3, [sp, #12]
 8025a36:	bf14      	ite	ne
 8025a38:	f104 33ff 	addne.w	r3, r4, #4294967295
 8025a3c:	4623      	moveq	r3, r4
 8025a3e:	9302      	str	r3, [sp, #8]
 8025a40:	9305      	str	r3, [sp, #20]
 8025a42:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8025a46:	9100      	str	r1, [sp, #0]
 8025a48:	9104      	str	r1, [sp, #16]
 8025a4a:	f8ad 300e 	strh.w	r3, [sp, #14]
 8025a4e:	4669      	mov	r1, sp
 8025a50:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8025a52:	f002 fa35 	bl	8027ec0 <_svfiprintf_r>
 8025a56:	1c43      	adds	r3, r0, #1
 8025a58:	bfbc      	itt	lt
 8025a5a:	238b      	movlt	r3, #139	; 0x8b
 8025a5c:	602b      	strlt	r3, [r5, #0]
 8025a5e:	2c00      	cmp	r4, #0
 8025a60:	d0e3      	beq.n	8025a2a <_vsniprintf_r+0x16>
 8025a62:	9b00      	ldr	r3, [sp, #0]
 8025a64:	2200      	movs	r2, #0
 8025a66:	701a      	strb	r2, [r3, #0]
 8025a68:	e7df      	b.n	8025a2a <_vsniprintf_r+0x16>
	...

08025a6c <vsniprintf>:
 8025a6c:	b507      	push	{r0, r1, r2, lr}
 8025a6e:	9300      	str	r3, [sp, #0]
 8025a70:	4613      	mov	r3, r2
 8025a72:	460a      	mov	r2, r1
 8025a74:	4601      	mov	r1, r0
 8025a76:	4803      	ldr	r0, [pc, #12]	; (8025a84 <vsniprintf+0x18>)
 8025a78:	6800      	ldr	r0, [r0, #0]
 8025a7a:	f7ff ffcb 	bl	8025a14 <_vsniprintf_r>
 8025a7e:	b003      	add	sp, #12
 8025a80:	f85d fb04 	ldr.w	pc, [sp], #4
 8025a84:	20000108 	.word	0x20000108

08025a88 <__swbuf_r>:
 8025a88:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8025a8a:	460e      	mov	r6, r1
 8025a8c:	4614      	mov	r4, r2
 8025a8e:	4605      	mov	r5, r0
 8025a90:	b118      	cbz	r0, 8025a9a <__swbuf_r+0x12>
 8025a92:	6983      	ldr	r3, [r0, #24]
 8025a94:	b90b      	cbnz	r3, 8025a9a <__swbuf_r+0x12>
 8025a96:	f001 f84b 	bl	8026b30 <__sinit>
 8025a9a:	4b21      	ldr	r3, [pc, #132]	; (8025b20 <__swbuf_r+0x98>)
 8025a9c:	429c      	cmp	r4, r3
 8025a9e:	d12b      	bne.n	8025af8 <__swbuf_r+0x70>
 8025aa0:	686c      	ldr	r4, [r5, #4]
 8025aa2:	69a3      	ldr	r3, [r4, #24]
 8025aa4:	60a3      	str	r3, [r4, #8]
 8025aa6:	89a3      	ldrh	r3, [r4, #12]
 8025aa8:	071a      	lsls	r2, r3, #28
 8025aaa:	d52f      	bpl.n	8025b0c <__swbuf_r+0x84>
 8025aac:	6923      	ldr	r3, [r4, #16]
 8025aae:	b36b      	cbz	r3, 8025b0c <__swbuf_r+0x84>
 8025ab0:	6923      	ldr	r3, [r4, #16]
 8025ab2:	6820      	ldr	r0, [r4, #0]
 8025ab4:	1ac0      	subs	r0, r0, r3
 8025ab6:	6963      	ldr	r3, [r4, #20]
 8025ab8:	b2f6      	uxtb	r6, r6
 8025aba:	4283      	cmp	r3, r0
 8025abc:	4637      	mov	r7, r6
 8025abe:	dc04      	bgt.n	8025aca <__swbuf_r+0x42>
 8025ac0:	4621      	mov	r1, r4
 8025ac2:	4628      	mov	r0, r5
 8025ac4:	f000 ffa0 	bl	8026a08 <_fflush_r>
 8025ac8:	bb30      	cbnz	r0, 8025b18 <__swbuf_r+0x90>
 8025aca:	68a3      	ldr	r3, [r4, #8]
 8025acc:	3b01      	subs	r3, #1
 8025ace:	60a3      	str	r3, [r4, #8]
 8025ad0:	6823      	ldr	r3, [r4, #0]
 8025ad2:	1c5a      	adds	r2, r3, #1
 8025ad4:	6022      	str	r2, [r4, #0]
 8025ad6:	701e      	strb	r6, [r3, #0]
 8025ad8:	6963      	ldr	r3, [r4, #20]
 8025ada:	3001      	adds	r0, #1
 8025adc:	4283      	cmp	r3, r0
 8025ade:	d004      	beq.n	8025aea <__swbuf_r+0x62>
 8025ae0:	89a3      	ldrh	r3, [r4, #12]
 8025ae2:	07db      	lsls	r3, r3, #31
 8025ae4:	d506      	bpl.n	8025af4 <__swbuf_r+0x6c>
 8025ae6:	2e0a      	cmp	r6, #10
 8025ae8:	d104      	bne.n	8025af4 <__swbuf_r+0x6c>
 8025aea:	4621      	mov	r1, r4
 8025aec:	4628      	mov	r0, r5
 8025aee:	f000 ff8b 	bl	8026a08 <_fflush_r>
 8025af2:	b988      	cbnz	r0, 8025b18 <__swbuf_r+0x90>
 8025af4:	4638      	mov	r0, r7
 8025af6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8025af8:	4b0a      	ldr	r3, [pc, #40]	; (8025b24 <__swbuf_r+0x9c>)
 8025afa:	429c      	cmp	r4, r3
 8025afc:	d101      	bne.n	8025b02 <__swbuf_r+0x7a>
 8025afe:	68ac      	ldr	r4, [r5, #8]
 8025b00:	e7cf      	b.n	8025aa2 <__swbuf_r+0x1a>
 8025b02:	4b09      	ldr	r3, [pc, #36]	; (8025b28 <__swbuf_r+0xa0>)
 8025b04:	429c      	cmp	r4, r3
 8025b06:	bf08      	it	eq
 8025b08:	68ec      	ldreq	r4, [r5, #12]
 8025b0a:	e7ca      	b.n	8025aa2 <__swbuf_r+0x1a>
 8025b0c:	4621      	mov	r1, r4
 8025b0e:	4628      	mov	r0, r5
 8025b10:	f000 f80c 	bl	8025b2c <__swsetup_r>
 8025b14:	2800      	cmp	r0, #0
 8025b16:	d0cb      	beq.n	8025ab0 <__swbuf_r+0x28>
 8025b18:	f04f 37ff 	mov.w	r7, #4294967295
 8025b1c:	e7ea      	b.n	8025af4 <__swbuf_r+0x6c>
 8025b1e:	bf00      	nop
 8025b20:	08036dec 	.word	0x08036dec
 8025b24:	08036e0c 	.word	0x08036e0c
 8025b28:	08036dcc 	.word	0x08036dcc

08025b2c <__swsetup_r>:
 8025b2c:	4b32      	ldr	r3, [pc, #200]	; (8025bf8 <__swsetup_r+0xcc>)
 8025b2e:	b570      	push	{r4, r5, r6, lr}
 8025b30:	681d      	ldr	r5, [r3, #0]
 8025b32:	4606      	mov	r6, r0
 8025b34:	460c      	mov	r4, r1
 8025b36:	b125      	cbz	r5, 8025b42 <__swsetup_r+0x16>
 8025b38:	69ab      	ldr	r3, [r5, #24]
 8025b3a:	b913      	cbnz	r3, 8025b42 <__swsetup_r+0x16>
 8025b3c:	4628      	mov	r0, r5
 8025b3e:	f000 fff7 	bl	8026b30 <__sinit>
 8025b42:	4b2e      	ldr	r3, [pc, #184]	; (8025bfc <__swsetup_r+0xd0>)
 8025b44:	429c      	cmp	r4, r3
 8025b46:	d10f      	bne.n	8025b68 <__swsetup_r+0x3c>
 8025b48:	686c      	ldr	r4, [r5, #4]
 8025b4a:	89a3      	ldrh	r3, [r4, #12]
 8025b4c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8025b50:	0719      	lsls	r1, r3, #28
 8025b52:	d42c      	bmi.n	8025bae <__swsetup_r+0x82>
 8025b54:	06dd      	lsls	r5, r3, #27
 8025b56:	d411      	bmi.n	8025b7c <__swsetup_r+0x50>
 8025b58:	2309      	movs	r3, #9
 8025b5a:	6033      	str	r3, [r6, #0]
 8025b5c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8025b60:	81a3      	strh	r3, [r4, #12]
 8025b62:	f04f 30ff 	mov.w	r0, #4294967295
 8025b66:	e03e      	b.n	8025be6 <__swsetup_r+0xba>
 8025b68:	4b25      	ldr	r3, [pc, #148]	; (8025c00 <__swsetup_r+0xd4>)
 8025b6a:	429c      	cmp	r4, r3
 8025b6c:	d101      	bne.n	8025b72 <__swsetup_r+0x46>
 8025b6e:	68ac      	ldr	r4, [r5, #8]
 8025b70:	e7eb      	b.n	8025b4a <__swsetup_r+0x1e>
 8025b72:	4b24      	ldr	r3, [pc, #144]	; (8025c04 <__swsetup_r+0xd8>)
 8025b74:	429c      	cmp	r4, r3
 8025b76:	bf08      	it	eq
 8025b78:	68ec      	ldreq	r4, [r5, #12]
 8025b7a:	e7e6      	b.n	8025b4a <__swsetup_r+0x1e>
 8025b7c:	0758      	lsls	r0, r3, #29
 8025b7e:	d512      	bpl.n	8025ba6 <__swsetup_r+0x7a>
 8025b80:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8025b82:	b141      	cbz	r1, 8025b96 <__swsetup_r+0x6a>
 8025b84:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8025b88:	4299      	cmp	r1, r3
 8025b8a:	d002      	beq.n	8025b92 <__swsetup_r+0x66>
 8025b8c:	4630      	mov	r0, r6
 8025b8e:	f7fe fae5 	bl	802415c <_free_r>
 8025b92:	2300      	movs	r3, #0
 8025b94:	6363      	str	r3, [r4, #52]	; 0x34
 8025b96:	89a3      	ldrh	r3, [r4, #12]
 8025b98:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8025b9c:	81a3      	strh	r3, [r4, #12]
 8025b9e:	2300      	movs	r3, #0
 8025ba0:	6063      	str	r3, [r4, #4]
 8025ba2:	6923      	ldr	r3, [r4, #16]
 8025ba4:	6023      	str	r3, [r4, #0]
 8025ba6:	89a3      	ldrh	r3, [r4, #12]
 8025ba8:	f043 0308 	orr.w	r3, r3, #8
 8025bac:	81a3      	strh	r3, [r4, #12]
 8025bae:	6923      	ldr	r3, [r4, #16]
 8025bb0:	b94b      	cbnz	r3, 8025bc6 <__swsetup_r+0x9a>
 8025bb2:	89a3      	ldrh	r3, [r4, #12]
 8025bb4:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8025bb8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8025bbc:	d003      	beq.n	8025bc6 <__swsetup_r+0x9a>
 8025bbe:	4621      	mov	r1, r4
 8025bc0:	4630      	mov	r0, r6
 8025bc2:	f001 fbed 	bl	80273a0 <__smakebuf_r>
 8025bc6:	89a0      	ldrh	r0, [r4, #12]
 8025bc8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8025bcc:	f010 0301 	ands.w	r3, r0, #1
 8025bd0:	d00a      	beq.n	8025be8 <__swsetup_r+0xbc>
 8025bd2:	2300      	movs	r3, #0
 8025bd4:	60a3      	str	r3, [r4, #8]
 8025bd6:	6963      	ldr	r3, [r4, #20]
 8025bd8:	425b      	negs	r3, r3
 8025bda:	61a3      	str	r3, [r4, #24]
 8025bdc:	6923      	ldr	r3, [r4, #16]
 8025bde:	b943      	cbnz	r3, 8025bf2 <__swsetup_r+0xc6>
 8025be0:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8025be4:	d1ba      	bne.n	8025b5c <__swsetup_r+0x30>
 8025be6:	bd70      	pop	{r4, r5, r6, pc}
 8025be8:	0781      	lsls	r1, r0, #30
 8025bea:	bf58      	it	pl
 8025bec:	6963      	ldrpl	r3, [r4, #20]
 8025bee:	60a3      	str	r3, [r4, #8]
 8025bf0:	e7f4      	b.n	8025bdc <__swsetup_r+0xb0>
 8025bf2:	2000      	movs	r0, #0
 8025bf4:	e7f7      	b.n	8025be6 <__swsetup_r+0xba>
 8025bf6:	bf00      	nop
 8025bf8:	20000108 	.word	0x20000108
 8025bfc:	08036dec 	.word	0x08036dec
 8025c00:	08036e0c 	.word	0x08036e0c
 8025c04:	08036dcc 	.word	0x08036dcc

08025c08 <quorem>:
 8025c08:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8025c0c:	6903      	ldr	r3, [r0, #16]
 8025c0e:	690c      	ldr	r4, [r1, #16]
 8025c10:	42a3      	cmp	r3, r4
 8025c12:	4607      	mov	r7, r0
 8025c14:	f2c0 8081 	blt.w	8025d1a <quorem+0x112>
 8025c18:	3c01      	subs	r4, #1
 8025c1a:	f101 0814 	add.w	r8, r1, #20
 8025c1e:	f100 0514 	add.w	r5, r0, #20
 8025c22:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8025c26:	9301      	str	r3, [sp, #4]
 8025c28:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8025c2c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8025c30:	3301      	adds	r3, #1
 8025c32:	429a      	cmp	r2, r3
 8025c34:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8025c38:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8025c3c:	fbb2 f6f3 	udiv	r6, r2, r3
 8025c40:	d331      	bcc.n	8025ca6 <quorem+0x9e>
 8025c42:	f04f 0e00 	mov.w	lr, #0
 8025c46:	4640      	mov	r0, r8
 8025c48:	46ac      	mov	ip, r5
 8025c4a:	46f2      	mov	sl, lr
 8025c4c:	f850 2b04 	ldr.w	r2, [r0], #4
 8025c50:	b293      	uxth	r3, r2
 8025c52:	fb06 e303 	mla	r3, r6, r3, lr
 8025c56:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8025c5a:	b29b      	uxth	r3, r3
 8025c5c:	ebaa 0303 	sub.w	r3, sl, r3
 8025c60:	f8dc a000 	ldr.w	sl, [ip]
 8025c64:	0c12      	lsrs	r2, r2, #16
 8025c66:	fa13 f38a 	uxtah	r3, r3, sl
 8025c6a:	fb06 e202 	mla	r2, r6, r2, lr
 8025c6e:	9300      	str	r3, [sp, #0]
 8025c70:	9b00      	ldr	r3, [sp, #0]
 8025c72:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8025c76:	b292      	uxth	r2, r2
 8025c78:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8025c7c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8025c80:	f8bd 3000 	ldrh.w	r3, [sp]
 8025c84:	4581      	cmp	r9, r0
 8025c86:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8025c8a:	f84c 3b04 	str.w	r3, [ip], #4
 8025c8e:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8025c92:	d2db      	bcs.n	8025c4c <quorem+0x44>
 8025c94:	f855 300b 	ldr.w	r3, [r5, fp]
 8025c98:	b92b      	cbnz	r3, 8025ca6 <quorem+0x9e>
 8025c9a:	9b01      	ldr	r3, [sp, #4]
 8025c9c:	3b04      	subs	r3, #4
 8025c9e:	429d      	cmp	r5, r3
 8025ca0:	461a      	mov	r2, r3
 8025ca2:	d32e      	bcc.n	8025d02 <quorem+0xfa>
 8025ca4:	613c      	str	r4, [r7, #16]
 8025ca6:	4638      	mov	r0, r7
 8025ca8:	f001 fea4 	bl	80279f4 <__mcmp>
 8025cac:	2800      	cmp	r0, #0
 8025cae:	db24      	blt.n	8025cfa <quorem+0xf2>
 8025cb0:	3601      	adds	r6, #1
 8025cb2:	4628      	mov	r0, r5
 8025cb4:	f04f 0c00 	mov.w	ip, #0
 8025cb8:	f858 2b04 	ldr.w	r2, [r8], #4
 8025cbc:	f8d0 e000 	ldr.w	lr, [r0]
 8025cc0:	b293      	uxth	r3, r2
 8025cc2:	ebac 0303 	sub.w	r3, ip, r3
 8025cc6:	0c12      	lsrs	r2, r2, #16
 8025cc8:	fa13 f38e 	uxtah	r3, r3, lr
 8025ccc:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8025cd0:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8025cd4:	b29b      	uxth	r3, r3
 8025cd6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8025cda:	45c1      	cmp	r9, r8
 8025cdc:	f840 3b04 	str.w	r3, [r0], #4
 8025ce0:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8025ce4:	d2e8      	bcs.n	8025cb8 <quorem+0xb0>
 8025ce6:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8025cea:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8025cee:	b922      	cbnz	r2, 8025cfa <quorem+0xf2>
 8025cf0:	3b04      	subs	r3, #4
 8025cf2:	429d      	cmp	r5, r3
 8025cf4:	461a      	mov	r2, r3
 8025cf6:	d30a      	bcc.n	8025d0e <quorem+0x106>
 8025cf8:	613c      	str	r4, [r7, #16]
 8025cfa:	4630      	mov	r0, r6
 8025cfc:	b003      	add	sp, #12
 8025cfe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8025d02:	6812      	ldr	r2, [r2, #0]
 8025d04:	3b04      	subs	r3, #4
 8025d06:	2a00      	cmp	r2, #0
 8025d08:	d1cc      	bne.n	8025ca4 <quorem+0x9c>
 8025d0a:	3c01      	subs	r4, #1
 8025d0c:	e7c7      	b.n	8025c9e <quorem+0x96>
 8025d0e:	6812      	ldr	r2, [r2, #0]
 8025d10:	3b04      	subs	r3, #4
 8025d12:	2a00      	cmp	r2, #0
 8025d14:	d1f0      	bne.n	8025cf8 <quorem+0xf0>
 8025d16:	3c01      	subs	r4, #1
 8025d18:	e7eb      	b.n	8025cf2 <quorem+0xea>
 8025d1a:	2000      	movs	r0, #0
 8025d1c:	e7ee      	b.n	8025cfc <quorem+0xf4>
	...

08025d20 <_dtoa_r>:
 8025d20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8025d24:	ed2d 8b04 	vpush	{d8-d9}
 8025d28:	ec57 6b10 	vmov	r6, r7, d0
 8025d2c:	b093      	sub	sp, #76	; 0x4c
 8025d2e:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8025d30:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8025d34:	9106      	str	r1, [sp, #24]
 8025d36:	ee10 aa10 	vmov	sl, s0
 8025d3a:	4604      	mov	r4, r0
 8025d3c:	9209      	str	r2, [sp, #36]	; 0x24
 8025d3e:	930c      	str	r3, [sp, #48]	; 0x30
 8025d40:	46bb      	mov	fp, r7
 8025d42:	b975      	cbnz	r5, 8025d62 <_dtoa_r+0x42>
 8025d44:	2010      	movs	r0, #16
 8025d46:	f7fe f9e3 	bl	8024110 <malloc>
 8025d4a:	4602      	mov	r2, r0
 8025d4c:	6260      	str	r0, [r4, #36]	; 0x24
 8025d4e:	b920      	cbnz	r0, 8025d5a <_dtoa_r+0x3a>
 8025d50:	4ba7      	ldr	r3, [pc, #668]	; (8025ff0 <_dtoa_r+0x2d0>)
 8025d52:	21ea      	movs	r1, #234	; 0xea
 8025d54:	48a7      	ldr	r0, [pc, #668]	; (8025ff4 <_dtoa_r+0x2d4>)
 8025d56:	f002 fa37 	bl	80281c8 <__assert_func>
 8025d5a:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8025d5e:	6005      	str	r5, [r0, #0]
 8025d60:	60c5      	str	r5, [r0, #12]
 8025d62:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8025d64:	6819      	ldr	r1, [r3, #0]
 8025d66:	b151      	cbz	r1, 8025d7e <_dtoa_r+0x5e>
 8025d68:	685a      	ldr	r2, [r3, #4]
 8025d6a:	604a      	str	r2, [r1, #4]
 8025d6c:	2301      	movs	r3, #1
 8025d6e:	4093      	lsls	r3, r2
 8025d70:	608b      	str	r3, [r1, #8]
 8025d72:	4620      	mov	r0, r4
 8025d74:	f001 fbb2 	bl	80274dc <_Bfree>
 8025d78:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8025d7a:	2200      	movs	r2, #0
 8025d7c:	601a      	str	r2, [r3, #0]
 8025d7e:	1e3b      	subs	r3, r7, #0
 8025d80:	bfaa      	itet	ge
 8025d82:	2300      	movge	r3, #0
 8025d84:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 8025d88:	f8c8 3000 	strge.w	r3, [r8]
 8025d8c:	4b9a      	ldr	r3, [pc, #616]	; (8025ff8 <_dtoa_r+0x2d8>)
 8025d8e:	bfbc      	itt	lt
 8025d90:	2201      	movlt	r2, #1
 8025d92:	f8c8 2000 	strlt.w	r2, [r8]
 8025d96:	ea33 030b 	bics.w	r3, r3, fp
 8025d9a:	d11b      	bne.n	8025dd4 <_dtoa_r+0xb4>
 8025d9c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8025d9e:	f242 730f 	movw	r3, #9999	; 0x270f
 8025da2:	6013      	str	r3, [r2, #0]
 8025da4:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8025da8:	4333      	orrs	r3, r6
 8025daa:	f000 8592 	beq.w	80268d2 <_dtoa_r+0xbb2>
 8025dae:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8025db0:	b963      	cbnz	r3, 8025dcc <_dtoa_r+0xac>
 8025db2:	4b92      	ldr	r3, [pc, #584]	; (8025ffc <_dtoa_r+0x2dc>)
 8025db4:	e022      	b.n	8025dfc <_dtoa_r+0xdc>
 8025db6:	4b92      	ldr	r3, [pc, #584]	; (8026000 <_dtoa_r+0x2e0>)
 8025db8:	9301      	str	r3, [sp, #4]
 8025dba:	3308      	adds	r3, #8
 8025dbc:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8025dbe:	6013      	str	r3, [r2, #0]
 8025dc0:	9801      	ldr	r0, [sp, #4]
 8025dc2:	b013      	add	sp, #76	; 0x4c
 8025dc4:	ecbd 8b04 	vpop	{d8-d9}
 8025dc8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8025dcc:	4b8b      	ldr	r3, [pc, #556]	; (8025ffc <_dtoa_r+0x2dc>)
 8025dce:	9301      	str	r3, [sp, #4]
 8025dd0:	3303      	adds	r3, #3
 8025dd2:	e7f3      	b.n	8025dbc <_dtoa_r+0x9c>
 8025dd4:	2200      	movs	r2, #0
 8025dd6:	2300      	movs	r3, #0
 8025dd8:	4650      	mov	r0, sl
 8025dda:	4659      	mov	r1, fp
 8025ddc:	f7eb f9dc 	bl	8011198 <__aeabi_dcmpeq>
 8025de0:	ec4b ab19 	vmov	d9, sl, fp
 8025de4:	4680      	mov	r8, r0
 8025de6:	b158      	cbz	r0, 8025e00 <_dtoa_r+0xe0>
 8025de8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8025dea:	2301      	movs	r3, #1
 8025dec:	6013      	str	r3, [r2, #0]
 8025dee:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8025df0:	2b00      	cmp	r3, #0
 8025df2:	f000 856b 	beq.w	80268cc <_dtoa_r+0xbac>
 8025df6:	4883      	ldr	r0, [pc, #524]	; (8026004 <_dtoa_r+0x2e4>)
 8025df8:	6018      	str	r0, [r3, #0]
 8025dfa:	1e43      	subs	r3, r0, #1
 8025dfc:	9301      	str	r3, [sp, #4]
 8025dfe:	e7df      	b.n	8025dc0 <_dtoa_r+0xa0>
 8025e00:	ec4b ab10 	vmov	d0, sl, fp
 8025e04:	aa10      	add	r2, sp, #64	; 0x40
 8025e06:	a911      	add	r1, sp, #68	; 0x44
 8025e08:	4620      	mov	r0, r4
 8025e0a:	f001 ff15 	bl	8027c38 <__d2b>
 8025e0e:	f3cb 550a 	ubfx	r5, fp, #20, #11
 8025e12:	ee08 0a10 	vmov	s16, r0
 8025e16:	2d00      	cmp	r5, #0
 8025e18:	f000 8084 	beq.w	8025f24 <_dtoa_r+0x204>
 8025e1c:	ee19 3a90 	vmov	r3, s19
 8025e20:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8025e24:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8025e28:	4656      	mov	r6, sl
 8025e2a:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8025e2e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8025e32:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 8025e36:	4b74      	ldr	r3, [pc, #464]	; (8026008 <_dtoa_r+0x2e8>)
 8025e38:	2200      	movs	r2, #0
 8025e3a:	4630      	mov	r0, r6
 8025e3c:	4639      	mov	r1, r7
 8025e3e:	f7ea fd8b 	bl	8010958 <__aeabi_dsub>
 8025e42:	a365      	add	r3, pc, #404	; (adr r3, 8025fd8 <_dtoa_r+0x2b8>)
 8025e44:	e9d3 2300 	ldrd	r2, r3, [r3]
 8025e48:	f7ea ff3e 	bl	8010cc8 <__aeabi_dmul>
 8025e4c:	a364      	add	r3, pc, #400	; (adr r3, 8025fe0 <_dtoa_r+0x2c0>)
 8025e4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8025e52:	f7ea fd83 	bl	801095c <__adddf3>
 8025e56:	4606      	mov	r6, r0
 8025e58:	4628      	mov	r0, r5
 8025e5a:	460f      	mov	r7, r1
 8025e5c:	f7ea feca 	bl	8010bf4 <__aeabi_i2d>
 8025e60:	a361      	add	r3, pc, #388	; (adr r3, 8025fe8 <_dtoa_r+0x2c8>)
 8025e62:	e9d3 2300 	ldrd	r2, r3, [r3]
 8025e66:	f7ea ff2f 	bl	8010cc8 <__aeabi_dmul>
 8025e6a:	4602      	mov	r2, r0
 8025e6c:	460b      	mov	r3, r1
 8025e6e:	4630      	mov	r0, r6
 8025e70:	4639      	mov	r1, r7
 8025e72:	f7ea fd73 	bl	801095c <__adddf3>
 8025e76:	4606      	mov	r6, r0
 8025e78:	460f      	mov	r7, r1
 8025e7a:	f7eb f9d5 	bl	8011228 <__aeabi_d2iz>
 8025e7e:	2200      	movs	r2, #0
 8025e80:	9000      	str	r0, [sp, #0]
 8025e82:	2300      	movs	r3, #0
 8025e84:	4630      	mov	r0, r6
 8025e86:	4639      	mov	r1, r7
 8025e88:	f7eb f990 	bl	80111ac <__aeabi_dcmplt>
 8025e8c:	b150      	cbz	r0, 8025ea4 <_dtoa_r+0x184>
 8025e8e:	9800      	ldr	r0, [sp, #0]
 8025e90:	f7ea feb0 	bl	8010bf4 <__aeabi_i2d>
 8025e94:	4632      	mov	r2, r6
 8025e96:	463b      	mov	r3, r7
 8025e98:	f7eb f97e 	bl	8011198 <__aeabi_dcmpeq>
 8025e9c:	b910      	cbnz	r0, 8025ea4 <_dtoa_r+0x184>
 8025e9e:	9b00      	ldr	r3, [sp, #0]
 8025ea0:	3b01      	subs	r3, #1
 8025ea2:	9300      	str	r3, [sp, #0]
 8025ea4:	9b00      	ldr	r3, [sp, #0]
 8025ea6:	2b16      	cmp	r3, #22
 8025ea8:	d85a      	bhi.n	8025f60 <_dtoa_r+0x240>
 8025eaa:	9a00      	ldr	r2, [sp, #0]
 8025eac:	4b57      	ldr	r3, [pc, #348]	; (802600c <_dtoa_r+0x2ec>)
 8025eae:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8025eb2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8025eb6:	ec51 0b19 	vmov	r0, r1, d9
 8025eba:	f7eb f977 	bl	80111ac <__aeabi_dcmplt>
 8025ebe:	2800      	cmp	r0, #0
 8025ec0:	d050      	beq.n	8025f64 <_dtoa_r+0x244>
 8025ec2:	9b00      	ldr	r3, [sp, #0]
 8025ec4:	3b01      	subs	r3, #1
 8025ec6:	9300      	str	r3, [sp, #0]
 8025ec8:	2300      	movs	r3, #0
 8025eca:	930b      	str	r3, [sp, #44]	; 0x2c
 8025ecc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8025ece:	1b5d      	subs	r5, r3, r5
 8025ed0:	1e6b      	subs	r3, r5, #1
 8025ed2:	9305      	str	r3, [sp, #20]
 8025ed4:	bf45      	ittet	mi
 8025ed6:	f1c5 0301 	rsbmi	r3, r5, #1
 8025eda:	9304      	strmi	r3, [sp, #16]
 8025edc:	2300      	movpl	r3, #0
 8025ede:	2300      	movmi	r3, #0
 8025ee0:	bf4c      	ite	mi
 8025ee2:	9305      	strmi	r3, [sp, #20]
 8025ee4:	9304      	strpl	r3, [sp, #16]
 8025ee6:	9b00      	ldr	r3, [sp, #0]
 8025ee8:	2b00      	cmp	r3, #0
 8025eea:	db3d      	blt.n	8025f68 <_dtoa_r+0x248>
 8025eec:	9b05      	ldr	r3, [sp, #20]
 8025eee:	9a00      	ldr	r2, [sp, #0]
 8025ef0:	920a      	str	r2, [sp, #40]	; 0x28
 8025ef2:	4413      	add	r3, r2
 8025ef4:	9305      	str	r3, [sp, #20]
 8025ef6:	2300      	movs	r3, #0
 8025ef8:	9307      	str	r3, [sp, #28]
 8025efa:	9b06      	ldr	r3, [sp, #24]
 8025efc:	2b09      	cmp	r3, #9
 8025efe:	f200 8089 	bhi.w	8026014 <_dtoa_r+0x2f4>
 8025f02:	2b05      	cmp	r3, #5
 8025f04:	bfc4      	itt	gt
 8025f06:	3b04      	subgt	r3, #4
 8025f08:	9306      	strgt	r3, [sp, #24]
 8025f0a:	9b06      	ldr	r3, [sp, #24]
 8025f0c:	f1a3 0302 	sub.w	r3, r3, #2
 8025f10:	bfcc      	ite	gt
 8025f12:	2500      	movgt	r5, #0
 8025f14:	2501      	movle	r5, #1
 8025f16:	2b03      	cmp	r3, #3
 8025f18:	f200 8087 	bhi.w	802602a <_dtoa_r+0x30a>
 8025f1c:	e8df f003 	tbb	[pc, r3]
 8025f20:	59383a2d 	.word	0x59383a2d
 8025f24:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8025f28:	441d      	add	r5, r3
 8025f2a:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8025f2e:	2b20      	cmp	r3, #32
 8025f30:	bfc1      	itttt	gt
 8025f32:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8025f36:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8025f3a:	fa0b f303 	lslgt.w	r3, fp, r3
 8025f3e:	fa26 f000 	lsrgt.w	r0, r6, r0
 8025f42:	bfda      	itte	le
 8025f44:	f1c3 0320 	rsble	r3, r3, #32
 8025f48:	fa06 f003 	lslle.w	r0, r6, r3
 8025f4c:	4318      	orrgt	r0, r3
 8025f4e:	f7ea fe41 	bl	8010bd4 <__aeabi_ui2d>
 8025f52:	2301      	movs	r3, #1
 8025f54:	4606      	mov	r6, r0
 8025f56:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8025f5a:	3d01      	subs	r5, #1
 8025f5c:	930e      	str	r3, [sp, #56]	; 0x38
 8025f5e:	e76a      	b.n	8025e36 <_dtoa_r+0x116>
 8025f60:	2301      	movs	r3, #1
 8025f62:	e7b2      	b.n	8025eca <_dtoa_r+0x1aa>
 8025f64:	900b      	str	r0, [sp, #44]	; 0x2c
 8025f66:	e7b1      	b.n	8025ecc <_dtoa_r+0x1ac>
 8025f68:	9b04      	ldr	r3, [sp, #16]
 8025f6a:	9a00      	ldr	r2, [sp, #0]
 8025f6c:	1a9b      	subs	r3, r3, r2
 8025f6e:	9304      	str	r3, [sp, #16]
 8025f70:	4253      	negs	r3, r2
 8025f72:	9307      	str	r3, [sp, #28]
 8025f74:	2300      	movs	r3, #0
 8025f76:	930a      	str	r3, [sp, #40]	; 0x28
 8025f78:	e7bf      	b.n	8025efa <_dtoa_r+0x1da>
 8025f7a:	2300      	movs	r3, #0
 8025f7c:	9308      	str	r3, [sp, #32]
 8025f7e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8025f80:	2b00      	cmp	r3, #0
 8025f82:	dc55      	bgt.n	8026030 <_dtoa_r+0x310>
 8025f84:	2301      	movs	r3, #1
 8025f86:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8025f8a:	461a      	mov	r2, r3
 8025f8c:	9209      	str	r2, [sp, #36]	; 0x24
 8025f8e:	e00c      	b.n	8025faa <_dtoa_r+0x28a>
 8025f90:	2301      	movs	r3, #1
 8025f92:	e7f3      	b.n	8025f7c <_dtoa_r+0x25c>
 8025f94:	2300      	movs	r3, #0
 8025f96:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8025f98:	9308      	str	r3, [sp, #32]
 8025f9a:	9b00      	ldr	r3, [sp, #0]
 8025f9c:	4413      	add	r3, r2
 8025f9e:	9302      	str	r3, [sp, #8]
 8025fa0:	3301      	adds	r3, #1
 8025fa2:	2b01      	cmp	r3, #1
 8025fa4:	9303      	str	r3, [sp, #12]
 8025fa6:	bfb8      	it	lt
 8025fa8:	2301      	movlt	r3, #1
 8025faa:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8025fac:	2200      	movs	r2, #0
 8025fae:	6042      	str	r2, [r0, #4]
 8025fb0:	2204      	movs	r2, #4
 8025fb2:	f102 0614 	add.w	r6, r2, #20
 8025fb6:	429e      	cmp	r6, r3
 8025fb8:	6841      	ldr	r1, [r0, #4]
 8025fba:	d93d      	bls.n	8026038 <_dtoa_r+0x318>
 8025fbc:	4620      	mov	r0, r4
 8025fbe:	f001 fa4d 	bl	802745c <_Balloc>
 8025fc2:	9001      	str	r0, [sp, #4]
 8025fc4:	2800      	cmp	r0, #0
 8025fc6:	d13b      	bne.n	8026040 <_dtoa_r+0x320>
 8025fc8:	4b11      	ldr	r3, [pc, #68]	; (8026010 <_dtoa_r+0x2f0>)
 8025fca:	4602      	mov	r2, r0
 8025fcc:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8025fd0:	e6c0      	b.n	8025d54 <_dtoa_r+0x34>
 8025fd2:	2301      	movs	r3, #1
 8025fd4:	e7df      	b.n	8025f96 <_dtoa_r+0x276>
 8025fd6:	bf00      	nop
 8025fd8:	636f4361 	.word	0x636f4361
 8025fdc:	3fd287a7 	.word	0x3fd287a7
 8025fe0:	8b60c8b3 	.word	0x8b60c8b3
 8025fe4:	3fc68a28 	.word	0x3fc68a28
 8025fe8:	509f79fb 	.word	0x509f79fb
 8025fec:	3fd34413 	.word	0x3fd34413
 8025ff0:	08036d46 	.word	0x08036d46
 8025ff4:	08036d5d 	.word	0x08036d5d
 8025ff8:	7ff00000 	.word	0x7ff00000
 8025ffc:	08036d42 	.word	0x08036d42
 8026000:	08036d39 	.word	0x08036d39
 8026004:	08036bc1 	.word	0x08036bc1
 8026008:	3ff80000 	.word	0x3ff80000
 802600c:	08036f30 	.word	0x08036f30
 8026010:	08036db8 	.word	0x08036db8
 8026014:	2501      	movs	r5, #1
 8026016:	2300      	movs	r3, #0
 8026018:	9306      	str	r3, [sp, #24]
 802601a:	9508      	str	r5, [sp, #32]
 802601c:	f04f 33ff 	mov.w	r3, #4294967295
 8026020:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8026024:	2200      	movs	r2, #0
 8026026:	2312      	movs	r3, #18
 8026028:	e7b0      	b.n	8025f8c <_dtoa_r+0x26c>
 802602a:	2301      	movs	r3, #1
 802602c:	9308      	str	r3, [sp, #32]
 802602e:	e7f5      	b.n	802601c <_dtoa_r+0x2fc>
 8026030:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8026032:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8026036:	e7b8      	b.n	8025faa <_dtoa_r+0x28a>
 8026038:	3101      	adds	r1, #1
 802603a:	6041      	str	r1, [r0, #4]
 802603c:	0052      	lsls	r2, r2, #1
 802603e:	e7b8      	b.n	8025fb2 <_dtoa_r+0x292>
 8026040:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8026042:	9a01      	ldr	r2, [sp, #4]
 8026044:	601a      	str	r2, [r3, #0]
 8026046:	9b03      	ldr	r3, [sp, #12]
 8026048:	2b0e      	cmp	r3, #14
 802604a:	f200 809d 	bhi.w	8026188 <_dtoa_r+0x468>
 802604e:	2d00      	cmp	r5, #0
 8026050:	f000 809a 	beq.w	8026188 <_dtoa_r+0x468>
 8026054:	9b00      	ldr	r3, [sp, #0]
 8026056:	2b00      	cmp	r3, #0
 8026058:	dd32      	ble.n	80260c0 <_dtoa_r+0x3a0>
 802605a:	4ab7      	ldr	r2, [pc, #732]	; (8026338 <_dtoa_r+0x618>)
 802605c:	f003 030f 	and.w	r3, r3, #15
 8026060:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8026064:	e9d3 8900 	ldrd	r8, r9, [r3]
 8026068:	9b00      	ldr	r3, [sp, #0]
 802606a:	05d8      	lsls	r0, r3, #23
 802606c:	ea4f 1723 	mov.w	r7, r3, asr #4
 8026070:	d516      	bpl.n	80260a0 <_dtoa_r+0x380>
 8026072:	4bb2      	ldr	r3, [pc, #712]	; (802633c <_dtoa_r+0x61c>)
 8026074:	ec51 0b19 	vmov	r0, r1, d9
 8026078:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 802607c:	f7ea ff4e 	bl	8010f1c <__aeabi_ddiv>
 8026080:	f007 070f 	and.w	r7, r7, #15
 8026084:	4682      	mov	sl, r0
 8026086:	468b      	mov	fp, r1
 8026088:	2503      	movs	r5, #3
 802608a:	4eac      	ldr	r6, [pc, #688]	; (802633c <_dtoa_r+0x61c>)
 802608c:	b957      	cbnz	r7, 80260a4 <_dtoa_r+0x384>
 802608e:	4642      	mov	r2, r8
 8026090:	464b      	mov	r3, r9
 8026092:	4650      	mov	r0, sl
 8026094:	4659      	mov	r1, fp
 8026096:	f7ea ff41 	bl	8010f1c <__aeabi_ddiv>
 802609a:	4682      	mov	sl, r0
 802609c:	468b      	mov	fp, r1
 802609e:	e028      	b.n	80260f2 <_dtoa_r+0x3d2>
 80260a0:	2502      	movs	r5, #2
 80260a2:	e7f2      	b.n	802608a <_dtoa_r+0x36a>
 80260a4:	07f9      	lsls	r1, r7, #31
 80260a6:	d508      	bpl.n	80260ba <_dtoa_r+0x39a>
 80260a8:	4640      	mov	r0, r8
 80260aa:	4649      	mov	r1, r9
 80260ac:	e9d6 2300 	ldrd	r2, r3, [r6]
 80260b0:	f7ea fe0a 	bl	8010cc8 <__aeabi_dmul>
 80260b4:	3501      	adds	r5, #1
 80260b6:	4680      	mov	r8, r0
 80260b8:	4689      	mov	r9, r1
 80260ba:	107f      	asrs	r7, r7, #1
 80260bc:	3608      	adds	r6, #8
 80260be:	e7e5      	b.n	802608c <_dtoa_r+0x36c>
 80260c0:	f000 809b 	beq.w	80261fa <_dtoa_r+0x4da>
 80260c4:	9b00      	ldr	r3, [sp, #0]
 80260c6:	4f9d      	ldr	r7, [pc, #628]	; (802633c <_dtoa_r+0x61c>)
 80260c8:	425e      	negs	r6, r3
 80260ca:	4b9b      	ldr	r3, [pc, #620]	; (8026338 <_dtoa_r+0x618>)
 80260cc:	f006 020f 	and.w	r2, r6, #15
 80260d0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80260d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80260d8:	ec51 0b19 	vmov	r0, r1, d9
 80260dc:	f7ea fdf4 	bl	8010cc8 <__aeabi_dmul>
 80260e0:	1136      	asrs	r6, r6, #4
 80260e2:	4682      	mov	sl, r0
 80260e4:	468b      	mov	fp, r1
 80260e6:	2300      	movs	r3, #0
 80260e8:	2502      	movs	r5, #2
 80260ea:	2e00      	cmp	r6, #0
 80260ec:	d17a      	bne.n	80261e4 <_dtoa_r+0x4c4>
 80260ee:	2b00      	cmp	r3, #0
 80260f0:	d1d3      	bne.n	802609a <_dtoa_r+0x37a>
 80260f2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80260f4:	2b00      	cmp	r3, #0
 80260f6:	f000 8082 	beq.w	80261fe <_dtoa_r+0x4de>
 80260fa:	4b91      	ldr	r3, [pc, #580]	; (8026340 <_dtoa_r+0x620>)
 80260fc:	2200      	movs	r2, #0
 80260fe:	4650      	mov	r0, sl
 8026100:	4659      	mov	r1, fp
 8026102:	f7eb f853 	bl	80111ac <__aeabi_dcmplt>
 8026106:	2800      	cmp	r0, #0
 8026108:	d079      	beq.n	80261fe <_dtoa_r+0x4de>
 802610a:	9b03      	ldr	r3, [sp, #12]
 802610c:	2b00      	cmp	r3, #0
 802610e:	d076      	beq.n	80261fe <_dtoa_r+0x4de>
 8026110:	9b02      	ldr	r3, [sp, #8]
 8026112:	2b00      	cmp	r3, #0
 8026114:	dd36      	ble.n	8026184 <_dtoa_r+0x464>
 8026116:	9b00      	ldr	r3, [sp, #0]
 8026118:	4650      	mov	r0, sl
 802611a:	4659      	mov	r1, fp
 802611c:	1e5f      	subs	r7, r3, #1
 802611e:	2200      	movs	r2, #0
 8026120:	4b88      	ldr	r3, [pc, #544]	; (8026344 <_dtoa_r+0x624>)
 8026122:	f7ea fdd1 	bl	8010cc8 <__aeabi_dmul>
 8026126:	9e02      	ldr	r6, [sp, #8]
 8026128:	4682      	mov	sl, r0
 802612a:	468b      	mov	fp, r1
 802612c:	3501      	adds	r5, #1
 802612e:	4628      	mov	r0, r5
 8026130:	f7ea fd60 	bl	8010bf4 <__aeabi_i2d>
 8026134:	4652      	mov	r2, sl
 8026136:	465b      	mov	r3, fp
 8026138:	f7ea fdc6 	bl	8010cc8 <__aeabi_dmul>
 802613c:	4b82      	ldr	r3, [pc, #520]	; (8026348 <_dtoa_r+0x628>)
 802613e:	2200      	movs	r2, #0
 8026140:	f7ea fc0c 	bl	801095c <__adddf3>
 8026144:	46d0      	mov	r8, sl
 8026146:	46d9      	mov	r9, fp
 8026148:	4682      	mov	sl, r0
 802614a:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 802614e:	2e00      	cmp	r6, #0
 8026150:	d158      	bne.n	8026204 <_dtoa_r+0x4e4>
 8026152:	4b7e      	ldr	r3, [pc, #504]	; (802634c <_dtoa_r+0x62c>)
 8026154:	2200      	movs	r2, #0
 8026156:	4640      	mov	r0, r8
 8026158:	4649      	mov	r1, r9
 802615a:	f7ea fbfd 	bl	8010958 <__aeabi_dsub>
 802615e:	4652      	mov	r2, sl
 8026160:	465b      	mov	r3, fp
 8026162:	4680      	mov	r8, r0
 8026164:	4689      	mov	r9, r1
 8026166:	f7eb f83f 	bl	80111e8 <__aeabi_dcmpgt>
 802616a:	2800      	cmp	r0, #0
 802616c:	f040 8295 	bne.w	802669a <_dtoa_r+0x97a>
 8026170:	4652      	mov	r2, sl
 8026172:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8026176:	4640      	mov	r0, r8
 8026178:	4649      	mov	r1, r9
 802617a:	f7eb f817 	bl	80111ac <__aeabi_dcmplt>
 802617e:	2800      	cmp	r0, #0
 8026180:	f040 8289 	bne.w	8026696 <_dtoa_r+0x976>
 8026184:	ec5b ab19 	vmov	sl, fp, d9
 8026188:	9b11      	ldr	r3, [sp, #68]	; 0x44
 802618a:	2b00      	cmp	r3, #0
 802618c:	f2c0 8148 	blt.w	8026420 <_dtoa_r+0x700>
 8026190:	9a00      	ldr	r2, [sp, #0]
 8026192:	2a0e      	cmp	r2, #14
 8026194:	f300 8144 	bgt.w	8026420 <_dtoa_r+0x700>
 8026198:	4b67      	ldr	r3, [pc, #412]	; (8026338 <_dtoa_r+0x618>)
 802619a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 802619e:	e9d3 8900 	ldrd	r8, r9, [r3]
 80261a2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80261a4:	2b00      	cmp	r3, #0
 80261a6:	f280 80d5 	bge.w	8026354 <_dtoa_r+0x634>
 80261aa:	9b03      	ldr	r3, [sp, #12]
 80261ac:	2b00      	cmp	r3, #0
 80261ae:	f300 80d1 	bgt.w	8026354 <_dtoa_r+0x634>
 80261b2:	f040 826f 	bne.w	8026694 <_dtoa_r+0x974>
 80261b6:	4b65      	ldr	r3, [pc, #404]	; (802634c <_dtoa_r+0x62c>)
 80261b8:	2200      	movs	r2, #0
 80261ba:	4640      	mov	r0, r8
 80261bc:	4649      	mov	r1, r9
 80261be:	f7ea fd83 	bl	8010cc8 <__aeabi_dmul>
 80261c2:	4652      	mov	r2, sl
 80261c4:	465b      	mov	r3, fp
 80261c6:	f7eb f805 	bl	80111d4 <__aeabi_dcmpge>
 80261ca:	9e03      	ldr	r6, [sp, #12]
 80261cc:	4637      	mov	r7, r6
 80261ce:	2800      	cmp	r0, #0
 80261d0:	f040 8245 	bne.w	802665e <_dtoa_r+0x93e>
 80261d4:	9d01      	ldr	r5, [sp, #4]
 80261d6:	2331      	movs	r3, #49	; 0x31
 80261d8:	f805 3b01 	strb.w	r3, [r5], #1
 80261dc:	9b00      	ldr	r3, [sp, #0]
 80261de:	3301      	adds	r3, #1
 80261e0:	9300      	str	r3, [sp, #0]
 80261e2:	e240      	b.n	8026666 <_dtoa_r+0x946>
 80261e4:	07f2      	lsls	r2, r6, #31
 80261e6:	d505      	bpl.n	80261f4 <_dtoa_r+0x4d4>
 80261e8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80261ec:	f7ea fd6c 	bl	8010cc8 <__aeabi_dmul>
 80261f0:	3501      	adds	r5, #1
 80261f2:	2301      	movs	r3, #1
 80261f4:	1076      	asrs	r6, r6, #1
 80261f6:	3708      	adds	r7, #8
 80261f8:	e777      	b.n	80260ea <_dtoa_r+0x3ca>
 80261fa:	2502      	movs	r5, #2
 80261fc:	e779      	b.n	80260f2 <_dtoa_r+0x3d2>
 80261fe:	9f00      	ldr	r7, [sp, #0]
 8026200:	9e03      	ldr	r6, [sp, #12]
 8026202:	e794      	b.n	802612e <_dtoa_r+0x40e>
 8026204:	9901      	ldr	r1, [sp, #4]
 8026206:	4b4c      	ldr	r3, [pc, #304]	; (8026338 <_dtoa_r+0x618>)
 8026208:	4431      	add	r1, r6
 802620a:	910d      	str	r1, [sp, #52]	; 0x34
 802620c:	9908      	ldr	r1, [sp, #32]
 802620e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8026212:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8026216:	2900      	cmp	r1, #0
 8026218:	d043      	beq.n	80262a2 <_dtoa_r+0x582>
 802621a:	494d      	ldr	r1, [pc, #308]	; (8026350 <_dtoa_r+0x630>)
 802621c:	2000      	movs	r0, #0
 802621e:	f7ea fe7d 	bl	8010f1c <__aeabi_ddiv>
 8026222:	4652      	mov	r2, sl
 8026224:	465b      	mov	r3, fp
 8026226:	f7ea fb97 	bl	8010958 <__aeabi_dsub>
 802622a:	9d01      	ldr	r5, [sp, #4]
 802622c:	4682      	mov	sl, r0
 802622e:	468b      	mov	fp, r1
 8026230:	4649      	mov	r1, r9
 8026232:	4640      	mov	r0, r8
 8026234:	f7ea fff8 	bl	8011228 <__aeabi_d2iz>
 8026238:	4606      	mov	r6, r0
 802623a:	f7ea fcdb 	bl	8010bf4 <__aeabi_i2d>
 802623e:	4602      	mov	r2, r0
 8026240:	460b      	mov	r3, r1
 8026242:	4640      	mov	r0, r8
 8026244:	4649      	mov	r1, r9
 8026246:	f7ea fb87 	bl	8010958 <__aeabi_dsub>
 802624a:	3630      	adds	r6, #48	; 0x30
 802624c:	f805 6b01 	strb.w	r6, [r5], #1
 8026250:	4652      	mov	r2, sl
 8026252:	465b      	mov	r3, fp
 8026254:	4680      	mov	r8, r0
 8026256:	4689      	mov	r9, r1
 8026258:	f7ea ffa8 	bl	80111ac <__aeabi_dcmplt>
 802625c:	2800      	cmp	r0, #0
 802625e:	d163      	bne.n	8026328 <_dtoa_r+0x608>
 8026260:	4642      	mov	r2, r8
 8026262:	464b      	mov	r3, r9
 8026264:	4936      	ldr	r1, [pc, #216]	; (8026340 <_dtoa_r+0x620>)
 8026266:	2000      	movs	r0, #0
 8026268:	f7ea fb76 	bl	8010958 <__aeabi_dsub>
 802626c:	4652      	mov	r2, sl
 802626e:	465b      	mov	r3, fp
 8026270:	f7ea ff9c 	bl	80111ac <__aeabi_dcmplt>
 8026274:	2800      	cmp	r0, #0
 8026276:	f040 80b5 	bne.w	80263e4 <_dtoa_r+0x6c4>
 802627a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 802627c:	429d      	cmp	r5, r3
 802627e:	d081      	beq.n	8026184 <_dtoa_r+0x464>
 8026280:	4b30      	ldr	r3, [pc, #192]	; (8026344 <_dtoa_r+0x624>)
 8026282:	2200      	movs	r2, #0
 8026284:	4650      	mov	r0, sl
 8026286:	4659      	mov	r1, fp
 8026288:	f7ea fd1e 	bl	8010cc8 <__aeabi_dmul>
 802628c:	4b2d      	ldr	r3, [pc, #180]	; (8026344 <_dtoa_r+0x624>)
 802628e:	4682      	mov	sl, r0
 8026290:	468b      	mov	fp, r1
 8026292:	4640      	mov	r0, r8
 8026294:	4649      	mov	r1, r9
 8026296:	2200      	movs	r2, #0
 8026298:	f7ea fd16 	bl	8010cc8 <__aeabi_dmul>
 802629c:	4680      	mov	r8, r0
 802629e:	4689      	mov	r9, r1
 80262a0:	e7c6      	b.n	8026230 <_dtoa_r+0x510>
 80262a2:	4650      	mov	r0, sl
 80262a4:	4659      	mov	r1, fp
 80262a6:	f7ea fd0f 	bl	8010cc8 <__aeabi_dmul>
 80262aa:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80262ac:	9d01      	ldr	r5, [sp, #4]
 80262ae:	930f      	str	r3, [sp, #60]	; 0x3c
 80262b0:	4682      	mov	sl, r0
 80262b2:	468b      	mov	fp, r1
 80262b4:	4649      	mov	r1, r9
 80262b6:	4640      	mov	r0, r8
 80262b8:	f7ea ffb6 	bl	8011228 <__aeabi_d2iz>
 80262bc:	4606      	mov	r6, r0
 80262be:	f7ea fc99 	bl	8010bf4 <__aeabi_i2d>
 80262c2:	3630      	adds	r6, #48	; 0x30
 80262c4:	4602      	mov	r2, r0
 80262c6:	460b      	mov	r3, r1
 80262c8:	4640      	mov	r0, r8
 80262ca:	4649      	mov	r1, r9
 80262cc:	f7ea fb44 	bl	8010958 <__aeabi_dsub>
 80262d0:	f805 6b01 	strb.w	r6, [r5], #1
 80262d4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80262d6:	429d      	cmp	r5, r3
 80262d8:	4680      	mov	r8, r0
 80262da:	4689      	mov	r9, r1
 80262dc:	f04f 0200 	mov.w	r2, #0
 80262e0:	d124      	bne.n	802632c <_dtoa_r+0x60c>
 80262e2:	4b1b      	ldr	r3, [pc, #108]	; (8026350 <_dtoa_r+0x630>)
 80262e4:	4650      	mov	r0, sl
 80262e6:	4659      	mov	r1, fp
 80262e8:	f7ea fb38 	bl	801095c <__adddf3>
 80262ec:	4602      	mov	r2, r0
 80262ee:	460b      	mov	r3, r1
 80262f0:	4640      	mov	r0, r8
 80262f2:	4649      	mov	r1, r9
 80262f4:	f7ea ff78 	bl	80111e8 <__aeabi_dcmpgt>
 80262f8:	2800      	cmp	r0, #0
 80262fa:	d173      	bne.n	80263e4 <_dtoa_r+0x6c4>
 80262fc:	4652      	mov	r2, sl
 80262fe:	465b      	mov	r3, fp
 8026300:	4913      	ldr	r1, [pc, #76]	; (8026350 <_dtoa_r+0x630>)
 8026302:	2000      	movs	r0, #0
 8026304:	f7ea fb28 	bl	8010958 <__aeabi_dsub>
 8026308:	4602      	mov	r2, r0
 802630a:	460b      	mov	r3, r1
 802630c:	4640      	mov	r0, r8
 802630e:	4649      	mov	r1, r9
 8026310:	f7ea ff4c 	bl	80111ac <__aeabi_dcmplt>
 8026314:	2800      	cmp	r0, #0
 8026316:	f43f af35 	beq.w	8026184 <_dtoa_r+0x464>
 802631a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 802631c:	1e6b      	subs	r3, r5, #1
 802631e:	930f      	str	r3, [sp, #60]	; 0x3c
 8026320:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8026324:	2b30      	cmp	r3, #48	; 0x30
 8026326:	d0f8      	beq.n	802631a <_dtoa_r+0x5fa>
 8026328:	9700      	str	r7, [sp, #0]
 802632a:	e049      	b.n	80263c0 <_dtoa_r+0x6a0>
 802632c:	4b05      	ldr	r3, [pc, #20]	; (8026344 <_dtoa_r+0x624>)
 802632e:	f7ea fccb 	bl	8010cc8 <__aeabi_dmul>
 8026332:	4680      	mov	r8, r0
 8026334:	4689      	mov	r9, r1
 8026336:	e7bd      	b.n	80262b4 <_dtoa_r+0x594>
 8026338:	08036f30 	.word	0x08036f30
 802633c:	08036f08 	.word	0x08036f08
 8026340:	3ff00000 	.word	0x3ff00000
 8026344:	40240000 	.word	0x40240000
 8026348:	401c0000 	.word	0x401c0000
 802634c:	40140000 	.word	0x40140000
 8026350:	3fe00000 	.word	0x3fe00000
 8026354:	9d01      	ldr	r5, [sp, #4]
 8026356:	4656      	mov	r6, sl
 8026358:	465f      	mov	r7, fp
 802635a:	4642      	mov	r2, r8
 802635c:	464b      	mov	r3, r9
 802635e:	4630      	mov	r0, r6
 8026360:	4639      	mov	r1, r7
 8026362:	f7ea fddb 	bl	8010f1c <__aeabi_ddiv>
 8026366:	f7ea ff5f 	bl	8011228 <__aeabi_d2iz>
 802636a:	4682      	mov	sl, r0
 802636c:	f7ea fc42 	bl	8010bf4 <__aeabi_i2d>
 8026370:	4642      	mov	r2, r8
 8026372:	464b      	mov	r3, r9
 8026374:	f7ea fca8 	bl	8010cc8 <__aeabi_dmul>
 8026378:	4602      	mov	r2, r0
 802637a:	460b      	mov	r3, r1
 802637c:	4630      	mov	r0, r6
 802637e:	4639      	mov	r1, r7
 8026380:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 8026384:	f7ea fae8 	bl	8010958 <__aeabi_dsub>
 8026388:	f805 6b01 	strb.w	r6, [r5], #1
 802638c:	9e01      	ldr	r6, [sp, #4]
 802638e:	9f03      	ldr	r7, [sp, #12]
 8026390:	1bae      	subs	r6, r5, r6
 8026392:	42b7      	cmp	r7, r6
 8026394:	4602      	mov	r2, r0
 8026396:	460b      	mov	r3, r1
 8026398:	d135      	bne.n	8026406 <_dtoa_r+0x6e6>
 802639a:	f7ea fadf 	bl	801095c <__adddf3>
 802639e:	4642      	mov	r2, r8
 80263a0:	464b      	mov	r3, r9
 80263a2:	4606      	mov	r6, r0
 80263a4:	460f      	mov	r7, r1
 80263a6:	f7ea ff1f 	bl	80111e8 <__aeabi_dcmpgt>
 80263aa:	b9d0      	cbnz	r0, 80263e2 <_dtoa_r+0x6c2>
 80263ac:	4642      	mov	r2, r8
 80263ae:	464b      	mov	r3, r9
 80263b0:	4630      	mov	r0, r6
 80263b2:	4639      	mov	r1, r7
 80263b4:	f7ea fef0 	bl	8011198 <__aeabi_dcmpeq>
 80263b8:	b110      	cbz	r0, 80263c0 <_dtoa_r+0x6a0>
 80263ba:	f01a 0f01 	tst.w	sl, #1
 80263be:	d110      	bne.n	80263e2 <_dtoa_r+0x6c2>
 80263c0:	4620      	mov	r0, r4
 80263c2:	ee18 1a10 	vmov	r1, s16
 80263c6:	f001 f889 	bl	80274dc <_Bfree>
 80263ca:	2300      	movs	r3, #0
 80263cc:	9800      	ldr	r0, [sp, #0]
 80263ce:	702b      	strb	r3, [r5, #0]
 80263d0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80263d2:	3001      	adds	r0, #1
 80263d4:	6018      	str	r0, [r3, #0]
 80263d6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80263d8:	2b00      	cmp	r3, #0
 80263da:	f43f acf1 	beq.w	8025dc0 <_dtoa_r+0xa0>
 80263de:	601d      	str	r5, [r3, #0]
 80263e0:	e4ee      	b.n	8025dc0 <_dtoa_r+0xa0>
 80263e2:	9f00      	ldr	r7, [sp, #0]
 80263e4:	462b      	mov	r3, r5
 80263e6:	461d      	mov	r5, r3
 80263e8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80263ec:	2a39      	cmp	r2, #57	; 0x39
 80263ee:	d106      	bne.n	80263fe <_dtoa_r+0x6de>
 80263f0:	9a01      	ldr	r2, [sp, #4]
 80263f2:	429a      	cmp	r2, r3
 80263f4:	d1f7      	bne.n	80263e6 <_dtoa_r+0x6c6>
 80263f6:	9901      	ldr	r1, [sp, #4]
 80263f8:	2230      	movs	r2, #48	; 0x30
 80263fa:	3701      	adds	r7, #1
 80263fc:	700a      	strb	r2, [r1, #0]
 80263fe:	781a      	ldrb	r2, [r3, #0]
 8026400:	3201      	adds	r2, #1
 8026402:	701a      	strb	r2, [r3, #0]
 8026404:	e790      	b.n	8026328 <_dtoa_r+0x608>
 8026406:	4ba6      	ldr	r3, [pc, #664]	; (80266a0 <_dtoa_r+0x980>)
 8026408:	2200      	movs	r2, #0
 802640a:	f7ea fc5d 	bl	8010cc8 <__aeabi_dmul>
 802640e:	2200      	movs	r2, #0
 8026410:	2300      	movs	r3, #0
 8026412:	4606      	mov	r6, r0
 8026414:	460f      	mov	r7, r1
 8026416:	f7ea febf 	bl	8011198 <__aeabi_dcmpeq>
 802641a:	2800      	cmp	r0, #0
 802641c:	d09d      	beq.n	802635a <_dtoa_r+0x63a>
 802641e:	e7cf      	b.n	80263c0 <_dtoa_r+0x6a0>
 8026420:	9a08      	ldr	r2, [sp, #32]
 8026422:	2a00      	cmp	r2, #0
 8026424:	f000 80d7 	beq.w	80265d6 <_dtoa_r+0x8b6>
 8026428:	9a06      	ldr	r2, [sp, #24]
 802642a:	2a01      	cmp	r2, #1
 802642c:	f300 80ba 	bgt.w	80265a4 <_dtoa_r+0x884>
 8026430:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8026432:	2a00      	cmp	r2, #0
 8026434:	f000 80b2 	beq.w	802659c <_dtoa_r+0x87c>
 8026438:	f203 4333 	addw	r3, r3, #1075	; 0x433
 802643c:	9e07      	ldr	r6, [sp, #28]
 802643e:	9d04      	ldr	r5, [sp, #16]
 8026440:	9a04      	ldr	r2, [sp, #16]
 8026442:	441a      	add	r2, r3
 8026444:	9204      	str	r2, [sp, #16]
 8026446:	9a05      	ldr	r2, [sp, #20]
 8026448:	2101      	movs	r1, #1
 802644a:	441a      	add	r2, r3
 802644c:	4620      	mov	r0, r4
 802644e:	9205      	str	r2, [sp, #20]
 8026450:	f001 f946 	bl	80276e0 <__i2b>
 8026454:	4607      	mov	r7, r0
 8026456:	2d00      	cmp	r5, #0
 8026458:	dd0c      	ble.n	8026474 <_dtoa_r+0x754>
 802645a:	9b05      	ldr	r3, [sp, #20]
 802645c:	2b00      	cmp	r3, #0
 802645e:	dd09      	ble.n	8026474 <_dtoa_r+0x754>
 8026460:	42ab      	cmp	r3, r5
 8026462:	9a04      	ldr	r2, [sp, #16]
 8026464:	bfa8      	it	ge
 8026466:	462b      	movge	r3, r5
 8026468:	1ad2      	subs	r2, r2, r3
 802646a:	9204      	str	r2, [sp, #16]
 802646c:	9a05      	ldr	r2, [sp, #20]
 802646e:	1aed      	subs	r5, r5, r3
 8026470:	1ad3      	subs	r3, r2, r3
 8026472:	9305      	str	r3, [sp, #20]
 8026474:	9b07      	ldr	r3, [sp, #28]
 8026476:	b31b      	cbz	r3, 80264c0 <_dtoa_r+0x7a0>
 8026478:	9b08      	ldr	r3, [sp, #32]
 802647a:	2b00      	cmp	r3, #0
 802647c:	f000 80af 	beq.w	80265de <_dtoa_r+0x8be>
 8026480:	2e00      	cmp	r6, #0
 8026482:	dd13      	ble.n	80264ac <_dtoa_r+0x78c>
 8026484:	4639      	mov	r1, r7
 8026486:	4632      	mov	r2, r6
 8026488:	4620      	mov	r0, r4
 802648a:	f001 f9e9 	bl	8027860 <__pow5mult>
 802648e:	ee18 2a10 	vmov	r2, s16
 8026492:	4601      	mov	r1, r0
 8026494:	4607      	mov	r7, r0
 8026496:	4620      	mov	r0, r4
 8026498:	f001 f938 	bl	802770c <__multiply>
 802649c:	ee18 1a10 	vmov	r1, s16
 80264a0:	4680      	mov	r8, r0
 80264a2:	4620      	mov	r0, r4
 80264a4:	f001 f81a 	bl	80274dc <_Bfree>
 80264a8:	ee08 8a10 	vmov	s16, r8
 80264ac:	9b07      	ldr	r3, [sp, #28]
 80264ae:	1b9a      	subs	r2, r3, r6
 80264b0:	d006      	beq.n	80264c0 <_dtoa_r+0x7a0>
 80264b2:	ee18 1a10 	vmov	r1, s16
 80264b6:	4620      	mov	r0, r4
 80264b8:	f001 f9d2 	bl	8027860 <__pow5mult>
 80264bc:	ee08 0a10 	vmov	s16, r0
 80264c0:	2101      	movs	r1, #1
 80264c2:	4620      	mov	r0, r4
 80264c4:	f001 f90c 	bl	80276e0 <__i2b>
 80264c8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80264ca:	2b00      	cmp	r3, #0
 80264cc:	4606      	mov	r6, r0
 80264ce:	f340 8088 	ble.w	80265e2 <_dtoa_r+0x8c2>
 80264d2:	461a      	mov	r2, r3
 80264d4:	4601      	mov	r1, r0
 80264d6:	4620      	mov	r0, r4
 80264d8:	f001 f9c2 	bl	8027860 <__pow5mult>
 80264dc:	9b06      	ldr	r3, [sp, #24]
 80264de:	2b01      	cmp	r3, #1
 80264e0:	4606      	mov	r6, r0
 80264e2:	f340 8081 	ble.w	80265e8 <_dtoa_r+0x8c8>
 80264e6:	f04f 0800 	mov.w	r8, #0
 80264ea:	6933      	ldr	r3, [r6, #16]
 80264ec:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 80264f0:	6918      	ldr	r0, [r3, #16]
 80264f2:	f001 f8a5 	bl	8027640 <__hi0bits>
 80264f6:	f1c0 0020 	rsb	r0, r0, #32
 80264fa:	9b05      	ldr	r3, [sp, #20]
 80264fc:	4418      	add	r0, r3
 80264fe:	f010 001f 	ands.w	r0, r0, #31
 8026502:	f000 8092 	beq.w	802662a <_dtoa_r+0x90a>
 8026506:	f1c0 0320 	rsb	r3, r0, #32
 802650a:	2b04      	cmp	r3, #4
 802650c:	f340 808a 	ble.w	8026624 <_dtoa_r+0x904>
 8026510:	f1c0 001c 	rsb	r0, r0, #28
 8026514:	9b04      	ldr	r3, [sp, #16]
 8026516:	4403      	add	r3, r0
 8026518:	9304      	str	r3, [sp, #16]
 802651a:	9b05      	ldr	r3, [sp, #20]
 802651c:	4403      	add	r3, r0
 802651e:	4405      	add	r5, r0
 8026520:	9305      	str	r3, [sp, #20]
 8026522:	9b04      	ldr	r3, [sp, #16]
 8026524:	2b00      	cmp	r3, #0
 8026526:	dd07      	ble.n	8026538 <_dtoa_r+0x818>
 8026528:	ee18 1a10 	vmov	r1, s16
 802652c:	461a      	mov	r2, r3
 802652e:	4620      	mov	r0, r4
 8026530:	f001 f9f0 	bl	8027914 <__lshift>
 8026534:	ee08 0a10 	vmov	s16, r0
 8026538:	9b05      	ldr	r3, [sp, #20]
 802653a:	2b00      	cmp	r3, #0
 802653c:	dd05      	ble.n	802654a <_dtoa_r+0x82a>
 802653e:	4631      	mov	r1, r6
 8026540:	461a      	mov	r2, r3
 8026542:	4620      	mov	r0, r4
 8026544:	f001 f9e6 	bl	8027914 <__lshift>
 8026548:	4606      	mov	r6, r0
 802654a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 802654c:	2b00      	cmp	r3, #0
 802654e:	d06e      	beq.n	802662e <_dtoa_r+0x90e>
 8026550:	ee18 0a10 	vmov	r0, s16
 8026554:	4631      	mov	r1, r6
 8026556:	f001 fa4d 	bl	80279f4 <__mcmp>
 802655a:	2800      	cmp	r0, #0
 802655c:	da67      	bge.n	802662e <_dtoa_r+0x90e>
 802655e:	9b00      	ldr	r3, [sp, #0]
 8026560:	3b01      	subs	r3, #1
 8026562:	ee18 1a10 	vmov	r1, s16
 8026566:	9300      	str	r3, [sp, #0]
 8026568:	220a      	movs	r2, #10
 802656a:	2300      	movs	r3, #0
 802656c:	4620      	mov	r0, r4
 802656e:	f000 ffd7 	bl	8027520 <__multadd>
 8026572:	9b08      	ldr	r3, [sp, #32]
 8026574:	ee08 0a10 	vmov	s16, r0
 8026578:	2b00      	cmp	r3, #0
 802657a:	f000 81b1 	beq.w	80268e0 <_dtoa_r+0xbc0>
 802657e:	2300      	movs	r3, #0
 8026580:	4639      	mov	r1, r7
 8026582:	220a      	movs	r2, #10
 8026584:	4620      	mov	r0, r4
 8026586:	f000 ffcb 	bl	8027520 <__multadd>
 802658a:	9b02      	ldr	r3, [sp, #8]
 802658c:	2b00      	cmp	r3, #0
 802658e:	4607      	mov	r7, r0
 8026590:	f300 808e 	bgt.w	80266b0 <_dtoa_r+0x990>
 8026594:	9b06      	ldr	r3, [sp, #24]
 8026596:	2b02      	cmp	r3, #2
 8026598:	dc51      	bgt.n	802663e <_dtoa_r+0x91e>
 802659a:	e089      	b.n	80266b0 <_dtoa_r+0x990>
 802659c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 802659e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80265a2:	e74b      	b.n	802643c <_dtoa_r+0x71c>
 80265a4:	9b03      	ldr	r3, [sp, #12]
 80265a6:	1e5e      	subs	r6, r3, #1
 80265a8:	9b07      	ldr	r3, [sp, #28]
 80265aa:	42b3      	cmp	r3, r6
 80265ac:	bfbf      	itttt	lt
 80265ae:	9b07      	ldrlt	r3, [sp, #28]
 80265b0:	9607      	strlt	r6, [sp, #28]
 80265b2:	1af2      	sublt	r2, r6, r3
 80265b4:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 80265b6:	bfb6      	itet	lt
 80265b8:	189b      	addlt	r3, r3, r2
 80265ba:	1b9e      	subge	r6, r3, r6
 80265bc:	930a      	strlt	r3, [sp, #40]	; 0x28
 80265be:	9b03      	ldr	r3, [sp, #12]
 80265c0:	bfb8      	it	lt
 80265c2:	2600      	movlt	r6, #0
 80265c4:	2b00      	cmp	r3, #0
 80265c6:	bfb7      	itett	lt
 80265c8:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 80265cc:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 80265d0:	1a9d      	sublt	r5, r3, r2
 80265d2:	2300      	movlt	r3, #0
 80265d4:	e734      	b.n	8026440 <_dtoa_r+0x720>
 80265d6:	9e07      	ldr	r6, [sp, #28]
 80265d8:	9d04      	ldr	r5, [sp, #16]
 80265da:	9f08      	ldr	r7, [sp, #32]
 80265dc:	e73b      	b.n	8026456 <_dtoa_r+0x736>
 80265de:	9a07      	ldr	r2, [sp, #28]
 80265e0:	e767      	b.n	80264b2 <_dtoa_r+0x792>
 80265e2:	9b06      	ldr	r3, [sp, #24]
 80265e4:	2b01      	cmp	r3, #1
 80265e6:	dc18      	bgt.n	802661a <_dtoa_r+0x8fa>
 80265e8:	f1ba 0f00 	cmp.w	sl, #0
 80265ec:	d115      	bne.n	802661a <_dtoa_r+0x8fa>
 80265ee:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80265f2:	b993      	cbnz	r3, 802661a <_dtoa_r+0x8fa>
 80265f4:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 80265f8:	0d1b      	lsrs	r3, r3, #20
 80265fa:	051b      	lsls	r3, r3, #20
 80265fc:	b183      	cbz	r3, 8026620 <_dtoa_r+0x900>
 80265fe:	9b04      	ldr	r3, [sp, #16]
 8026600:	3301      	adds	r3, #1
 8026602:	9304      	str	r3, [sp, #16]
 8026604:	9b05      	ldr	r3, [sp, #20]
 8026606:	3301      	adds	r3, #1
 8026608:	9305      	str	r3, [sp, #20]
 802660a:	f04f 0801 	mov.w	r8, #1
 802660e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8026610:	2b00      	cmp	r3, #0
 8026612:	f47f af6a 	bne.w	80264ea <_dtoa_r+0x7ca>
 8026616:	2001      	movs	r0, #1
 8026618:	e76f      	b.n	80264fa <_dtoa_r+0x7da>
 802661a:	f04f 0800 	mov.w	r8, #0
 802661e:	e7f6      	b.n	802660e <_dtoa_r+0x8ee>
 8026620:	4698      	mov	r8, r3
 8026622:	e7f4      	b.n	802660e <_dtoa_r+0x8ee>
 8026624:	f43f af7d 	beq.w	8026522 <_dtoa_r+0x802>
 8026628:	4618      	mov	r0, r3
 802662a:	301c      	adds	r0, #28
 802662c:	e772      	b.n	8026514 <_dtoa_r+0x7f4>
 802662e:	9b03      	ldr	r3, [sp, #12]
 8026630:	2b00      	cmp	r3, #0
 8026632:	dc37      	bgt.n	80266a4 <_dtoa_r+0x984>
 8026634:	9b06      	ldr	r3, [sp, #24]
 8026636:	2b02      	cmp	r3, #2
 8026638:	dd34      	ble.n	80266a4 <_dtoa_r+0x984>
 802663a:	9b03      	ldr	r3, [sp, #12]
 802663c:	9302      	str	r3, [sp, #8]
 802663e:	9b02      	ldr	r3, [sp, #8]
 8026640:	b96b      	cbnz	r3, 802665e <_dtoa_r+0x93e>
 8026642:	4631      	mov	r1, r6
 8026644:	2205      	movs	r2, #5
 8026646:	4620      	mov	r0, r4
 8026648:	f000 ff6a 	bl	8027520 <__multadd>
 802664c:	4601      	mov	r1, r0
 802664e:	4606      	mov	r6, r0
 8026650:	ee18 0a10 	vmov	r0, s16
 8026654:	f001 f9ce 	bl	80279f4 <__mcmp>
 8026658:	2800      	cmp	r0, #0
 802665a:	f73f adbb 	bgt.w	80261d4 <_dtoa_r+0x4b4>
 802665e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8026660:	9d01      	ldr	r5, [sp, #4]
 8026662:	43db      	mvns	r3, r3
 8026664:	9300      	str	r3, [sp, #0]
 8026666:	f04f 0800 	mov.w	r8, #0
 802666a:	4631      	mov	r1, r6
 802666c:	4620      	mov	r0, r4
 802666e:	f000 ff35 	bl	80274dc <_Bfree>
 8026672:	2f00      	cmp	r7, #0
 8026674:	f43f aea4 	beq.w	80263c0 <_dtoa_r+0x6a0>
 8026678:	f1b8 0f00 	cmp.w	r8, #0
 802667c:	d005      	beq.n	802668a <_dtoa_r+0x96a>
 802667e:	45b8      	cmp	r8, r7
 8026680:	d003      	beq.n	802668a <_dtoa_r+0x96a>
 8026682:	4641      	mov	r1, r8
 8026684:	4620      	mov	r0, r4
 8026686:	f000 ff29 	bl	80274dc <_Bfree>
 802668a:	4639      	mov	r1, r7
 802668c:	4620      	mov	r0, r4
 802668e:	f000 ff25 	bl	80274dc <_Bfree>
 8026692:	e695      	b.n	80263c0 <_dtoa_r+0x6a0>
 8026694:	2600      	movs	r6, #0
 8026696:	4637      	mov	r7, r6
 8026698:	e7e1      	b.n	802665e <_dtoa_r+0x93e>
 802669a:	9700      	str	r7, [sp, #0]
 802669c:	4637      	mov	r7, r6
 802669e:	e599      	b.n	80261d4 <_dtoa_r+0x4b4>
 80266a0:	40240000 	.word	0x40240000
 80266a4:	9b08      	ldr	r3, [sp, #32]
 80266a6:	2b00      	cmp	r3, #0
 80266a8:	f000 80ca 	beq.w	8026840 <_dtoa_r+0xb20>
 80266ac:	9b03      	ldr	r3, [sp, #12]
 80266ae:	9302      	str	r3, [sp, #8]
 80266b0:	2d00      	cmp	r5, #0
 80266b2:	dd05      	ble.n	80266c0 <_dtoa_r+0x9a0>
 80266b4:	4639      	mov	r1, r7
 80266b6:	462a      	mov	r2, r5
 80266b8:	4620      	mov	r0, r4
 80266ba:	f001 f92b 	bl	8027914 <__lshift>
 80266be:	4607      	mov	r7, r0
 80266c0:	f1b8 0f00 	cmp.w	r8, #0
 80266c4:	d05b      	beq.n	802677e <_dtoa_r+0xa5e>
 80266c6:	6879      	ldr	r1, [r7, #4]
 80266c8:	4620      	mov	r0, r4
 80266ca:	f000 fec7 	bl	802745c <_Balloc>
 80266ce:	4605      	mov	r5, r0
 80266d0:	b928      	cbnz	r0, 80266de <_dtoa_r+0x9be>
 80266d2:	4b87      	ldr	r3, [pc, #540]	; (80268f0 <_dtoa_r+0xbd0>)
 80266d4:	4602      	mov	r2, r0
 80266d6:	f240 21ea 	movw	r1, #746	; 0x2ea
 80266da:	f7ff bb3b 	b.w	8025d54 <_dtoa_r+0x34>
 80266de:	693a      	ldr	r2, [r7, #16]
 80266e0:	3202      	adds	r2, #2
 80266e2:	0092      	lsls	r2, r2, #2
 80266e4:	f107 010c 	add.w	r1, r7, #12
 80266e8:	300c      	adds	r0, #12
 80266ea:	f7fd fd21 	bl	8024130 <memcpy>
 80266ee:	2201      	movs	r2, #1
 80266f0:	4629      	mov	r1, r5
 80266f2:	4620      	mov	r0, r4
 80266f4:	f001 f90e 	bl	8027914 <__lshift>
 80266f8:	9b01      	ldr	r3, [sp, #4]
 80266fa:	f103 0901 	add.w	r9, r3, #1
 80266fe:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 8026702:	4413      	add	r3, r2
 8026704:	9305      	str	r3, [sp, #20]
 8026706:	f00a 0301 	and.w	r3, sl, #1
 802670a:	46b8      	mov	r8, r7
 802670c:	9304      	str	r3, [sp, #16]
 802670e:	4607      	mov	r7, r0
 8026710:	4631      	mov	r1, r6
 8026712:	ee18 0a10 	vmov	r0, s16
 8026716:	f7ff fa77 	bl	8025c08 <quorem>
 802671a:	4641      	mov	r1, r8
 802671c:	9002      	str	r0, [sp, #8]
 802671e:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8026722:	ee18 0a10 	vmov	r0, s16
 8026726:	f001 f965 	bl	80279f4 <__mcmp>
 802672a:	463a      	mov	r2, r7
 802672c:	9003      	str	r0, [sp, #12]
 802672e:	4631      	mov	r1, r6
 8026730:	4620      	mov	r0, r4
 8026732:	f001 f97b 	bl	8027a2c <__mdiff>
 8026736:	68c2      	ldr	r2, [r0, #12]
 8026738:	f109 3bff 	add.w	fp, r9, #4294967295
 802673c:	4605      	mov	r5, r0
 802673e:	bb02      	cbnz	r2, 8026782 <_dtoa_r+0xa62>
 8026740:	4601      	mov	r1, r0
 8026742:	ee18 0a10 	vmov	r0, s16
 8026746:	f001 f955 	bl	80279f4 <__mcmp>
 802674a:	4602      	mov	r2, r0
 802674c:	4629      	mov	r1, r5
 802674e:	4620      	mov	r0, r4
 8026750:	9207      	str	r2, [sp, #28]
 8026752:	f000 fec3 	bl	80274dc <_Bfree>
 8026756:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 802675a:	ea43 0102 	orr.w	r1, r3, r2
 802675e:	9b04      	ldr	r3, [sp, #16]
 8026760:	430b      	orrs	r3, r1
 8026762:	464d      	mov	r5, r9
 8026764:	d10f      	bne.n	8026786 <_dtoa_r+0xa66>
 8026766:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 802676a:	d02a      	beq.n	80267c2 <_dtoa_r+0xaa2>
 802676c:	9b03      	ldr	r3, [sp, #12]
 802676e:	2b00      	cmp	r3, #0
 8026770:	dd02      	ble.n	8026778 <_dtoa_r+0xa58>
 8026772:	9b02      	ldr	r3, [sp, #8]
 8026774:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 8026778:	f88b a000 	strb.w	sl, [fp]
 802677c:	e775      	b.n	802666a <_dtoa_r+0x94a>
 802677e:	4638      	mov	r0, r7
 8026780:	e7ba      	b.n	80266f8 <_dtoa_r+0x9d8>
 8026782:	2201      	movs	r2, #1
 8026784:	e7e2      	b.n	802674c <_dtoa_r+0xa2c>
 8026786:	9b03      	ldr	r3, [sp, #12]
 8026788:	2b00      	cmp	r3, #0
 802678a:	db04      	blt.n	8026796 <_dtoa_r+0xa76>
 802678c:	9906      	ldr	r1, [sp, #24]
 802678e:	430b      	orrs	r3, r1
 8026790:	9904      	ldr	r1, [sp, #16]
 8026792:	430b      	orrs	r3, r1
 8026794:	d122      	bne.n	80267dc <_dtoa_r+0xabc>
 8026796:	2a00      	cmp	r2, #0
 8026798:	ddee      	ble.n	8026778 <_dtoa_r+0xa58>
 802679a:	ee18 1a10 	vmov	r1, s16
 802679e:	2201      	movs	r2, #1
 80267a0:	4620      	mov	r0, r4
 80267a2:	f001 f8b7 	bl	8027914 <__lshift>
 80267a6:	4631      	mov	r1, r6
 80267a8:	ee08 0a10 	vmov	s16, r0
 80267ac:	f001 f922 	bl	80279f4 <__mcmp>
 80267b0:	2800      	cmp	r0, #0
 80267b2:	dc03      	bgt.n	80267bc <_dtoa_r+0xa9c>
 80267b4:	d1e0      	bne.n	8026778 <_dtoa_r+0xa58>
 80267b6:	f01a 0f01 	tst.w	sl, #1
 80267ba:	d0dd      	beq.n	8026778 <_dtoa_r+0xa58>
 80267bc:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 80267c0:	d1d7      	bne.n	8026772 <_dtoa_r+0xa52>
 80267c2:	2339      	movs	r3, #57	; 0x39
 80267c4:	f88b 3000 	strb.w	r3, [fp]
 80267c8:	462b      	mov	r3, r5
 80267ca:	461d      	mov	r5, r3
 80267cc:	3b01      	subs	r3, #1
 80267ce:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 80267d2:	2a39      	cmp	r2, #57	; 0x39
 80267d4:	d071      	beq.n	80268ba <_dtoa_r+0xb9a>
 80267d6:	3201      	adds	r2, #1
 80267d8:	701a      	strb	r2, [r3, #0]
 80267da:	e746      	b.n	802666a <_dtoa_r+0x94a>
 80267dc:	2a00      	cmp	r2, #0
 80267de:	dd07      	ble.n	80267f0 <_dtoa_r+0xad0>
 80267e0:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 80267e4:	d0ed      	beq.n	80267c2 <_dtoa_r+0xaa2>
 80267e6:	f10a 0301 	add.w	r3, sl, #1
 80267ea:	f88b 3000 	strb.w	r3, [fp]
 80267ee:	e73c      	b.n	802666a <_dtoa_r+0x94a>
 80267f0:	9b05      	ldr	r3, [sp, #20]
 80267f2:	f809 ac01 	strb.w	sl, [r9, #-1]
 80267f6:	4599      	cmp	r9, r3
 80267f8:	d047      	beq.n	802688a <_dtoa_r+0xb6a>
 80267fa:	ee18 1a10 	vmov	r1, s16
 80267fe:	2300      	movs	r3, #0
 8026800:	220a      	movs	r2, #10
 8026802:	4620      	mov	r0, r4
 8026804:	f000 fe8c 	bl	8027520 <__multadd>
 8026808:	45b8      	cmp	r8, r7
 802680a:	ee08 0a10 	vmov	s16, r0
 802680e:	f04f 0300 	mov.w	r3, #0
 8026812:	f04f 020a 	mov.w	r2, #10
 8026816:	4641      	mov	r1, r8
 8026818:	4620      	mov	r0, r4
 802681a:	d106      	bne.n	802682a <_dtoa_r+0xb0a>
 802681c:	f000 fe80 	bl	8027520 <__multadd>
 8026820:	4680      	mov	r8, r0
 8026822:	4607      	mov	r7, r0
 8026824:	f109 0901 	add.w	r9, r9, #1
 8026828:	e772      	b.n	8026710 <_dtoa_r+0x9f0>
 802682a:	f000 fe79 	bl	8027520 <__multadd>
 802682e:	4639      	mov	r1, r7
 8026830:	4680      	mov	r8, r0
 8026832:	2300      	movs	r3, #0
 8026834:	220a      	movs	r2, #10
 8026836:	4620      	mov	r0, r4
 8026838:	f000 fe72 	bl	8027520 <__multadd>
 802683c:	4607      	mov	r7, r0
 802683e:	e7f1      	b.n	8026824 <_dtoa_r+0xb04>
 8026840:	9b03      	ldr	r3, [sp, #12]
 8026842:	9302      	str	r3, [sp, #8]
 8026844:	9d01      	ldr	r5, [sp, #4]
 8026846:	ee18 0a10 	vmov	r0, s16
 802684a:	4631      	mov	r1, r6
 802684c:	f7ff f9dc 	bl	8025c08 <quorem>
 8026850:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8026854:	9b01      	ldr	r3, [sp, #4]
 8026856:	f805 ab01 	strb.w	sl, [r5], #1
 802685a:	1aea      	subs	r2, r5, r3
 802685c:	9b02      	ldr	r3, [sp, #8]
 802685e:	4293      	cmp	r3, r2
 8026860:	dd09      	ble.n	8026876 <_dtoa_r+0xb56>
 8026862:	ee18 1a10 	vmov	r1, s16
 8026866:	2300      	movs	r3, #0
 8026868:	220a      	movs	r2, #10
 802686a:	4620      	mov	r0, r4
 802686c:	f000 fe58 	bl	8027520 <__multadd>
 8026870:	ee08 0a10 	vmov	s16, r0
 8026874:	e7e7      	b.n	8026846 <_dtoa_r+0xb26>
 8026876:	9b02      	ldr	r3, [sp, #8]
 8026878:	2b00      	cmp	r3, #0
 802687a:	bfc8      	it	gt
 802687c:	461d      	movgt	r5, r3
 802687e:	9b01      	ldr	r3, [sp, #4]
 8026880:	bfd8      	it	le
 8026882:	2501      	movle	r5, #1
 8026884:	441d      	add	r5, r3
 8026886:	f04f 0800 	mov.w	r8, #0
 802688a:	ee18 1a10 	vmov	r1, s16
 802688e:	2201      	movs	r2, #1
 8026890:	4620      	mov	r0, r4
 8026892:	f001 f83f 	bl	8027914 <__lshift>
 8026896:	4631      	mov	r1, r6
 8026898:	ee08 0a10 	vmov	s16, r0
 802689c:	f001 f8aa 	bl	80279f4 <__mcmp>
 80268a0:	2800      	cmp	r0, #0
 80268a2:	dc91      	bgt.n	80267c8 <_dtoa_r+0xaa8>
 80268a4:	d102      	bne.n	80268ac <_dtoa_r+0xb8c>
 80268a6:	f01a 0f01 	tst.w	sl, #1
 80268aa:	d18d      	bne.n	80267c8 <_dtoa_r+0xaa8>
 80268ac:	462b      	mov	r3, r5
 80268ae:	461d      	mov	r5, r3
 80268b0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80268b4:	2a30      	cmp	r2, #48	; 0x30
 80268b6:	d0fa      	beq.n	80268ae <_dtoa_r+0xb8e>
 80268b8:	e6d7      	b.n	802666a <_dtoa_r+0x94a>
 80268ba:	9a01      	ldr	r2, [sp, #4]
 80268bc:	429a      	cmp	r2, r3
 80268be:	d184      	bne.n	80267ca <_dtoa_r+0xaaa>
 80268c0:	9b00      	ldr	r3, [sp, #0]
 80268c2:	3301      	adds	r3, #1
 80268c4:	9300      	str	r3, [sp, #0]
 80268c6:	2331      	movs	r3, #49	; 0x31
 80268c8:	7013      	strb	r3, [r2, #0]
 80268ca:	e6ce      	b.n	802666a <_dtoa_r+0x94a>
 80268cc:	4b09      	ldr	r3, [pc, #36]	; (80268f4 <_dtoa_r+0xbd4>)
 80268ce:	f7ff ba95 	b.w	8025dfc <_dtoa_r+0xdc>
 80268d2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80268d4:	2b00      	cmp	r3, #0
 80268d6:	f47f aa6e 	bne.w	8025db6 <_dtoa_r+0x96>
 80268da:	4b07      	ldr	r3, [pc, #28]	; (80268f8 <_dtoa_r+0xbd8>)
 80268dc:	f7ff ba8e 	b.w	8025dfc <_dtoa_r+0xdc>
 80268e0:	9b02      	ldr	r3, [sp, #8]
 80268e2:	2b00      	cmp	r3, #0
 80268e4:	dcae      	bgt.n	8026844 <_dtoa_r+0xb24>
 80268e6:	9b06      	ldr	r3, [sp, #24]
 80268e8:	2b02      	cmp	r3, #2
 80268ea:	f73f aea8 	bgt.w	802663e <_dtoa_r+0x91e>
 80268ee:	e7a9      	b.n	8026844 <_dtoa_r+0xb24>
 80268f0:	08036db8 	.word	0x08036db8
 80268f4:	08036bc0 	.word	0x08036bc0
 80268f8:	08036d39 	.word	0x08036d39

080268fc <__sflush_r>:
 80268fc:	898a      	ldrh	r2, [r1, #12]
 80268fe:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8026902:	4605      	mov	r5, r0
 8026904:	0710      	lsls	r0, r2, #28
 8026906:	460c      	mov	r4, r1
 8026908:	d458      	bmi.n	80269bc <__sflush_r+0xc0>
 802690a:	684b      	ldr	r3, [r1, #4]
 802690c:	2b00      	cmp	r3, #0
 802690e:	dc05      	bgt.n	802691c <__sflush_r+0x20>
 8026910:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8026912:	2b00      	cmp	r3, #0
 8026914:	dc02      	bgt.n	802691c <__sflush_r+0x20>
 8026916:	2000      	movs	r0, #0
 8026918:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 802691c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 802691e:	2e00      	cmp	r6, #0
 8026920:	d0f9      	beq.n	8026916 <__sflush_r+0x1a>
 8026922:	2300      	movs	r3, #0
 8026924:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8026928:	682f      	ldr	r7, [r5, #0]
 802692a:	602b      	str	r3, [r5, #0]
 802692c:	d032      	beq.n	8026994 <__sflush_r+0x98>
 802692e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8026930:	89a3      	ldrh	r3, [r4, #12]
 8026932:	075a      	lsls	r2, r3, #29
 8026934:	d505      	bpl.n	8026942 <__sflush_r+0x46>
 8026936:	6863      	ldr	r3, [r4, #4]
 8026938:	1ac0      	subs	r0, r0, r3
 802693a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 802693c:	b10b      	cbz	r3, 8026942 <__sflush_r+0x46>
 802693e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8026940:	1ac0      	subs	r0, r0, r3
 8026942:	2300      	movs	r3, #0
 8026944:	4602      	mov	r2, r0
 8026946:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8026948:	6a21      	ldr	r1, [r4, #32]
 802694a:	4628      	mov	r0, r5
 802694c:	47b0      	blx	r6
 802694e:	1c43      	adds	r3, r0, #1
 8026950:	89a3      	ldrh	r3, [r4, #12]
 8026952:	d106      	bne.n	8026962 <__sflush_r+0x66>
 8026954:	6829      	ldr	r1, [r5, #0]
 8026956:	291d      	cmp	r1, #29
 8026958:	d82c      	bhi.n	80269b4 <__sflush_r+0xb8>
 802695a:	4a2a      	ldr	r2, [pc, #168]	; (8026a04 <__sflush_r+0x108>)
 802695c:	40ca      	lsrs	r2, r1
 802695e:	07d6      	lsls	r6, r2, #31
 8026960:	d528      	bpl.n	80269b4 <__sflush_r+0xb8>
 8026962:	2200      	movs	r2, #0
 8026964:	6062      	str	r2, [r4, #4]
 8026966:	04d9      	lsls	r1, r3, #19
 8026968:	6922      	ldr	r2, [r4, #16]
 802696a:	6022      	str	r2, [r4, #0]
 802696c:	d504      	bpl.n	8026978 <__sflush_r+0x7c>
 802696e:	1c42      	adds	r2, r0, #1
 8026970:	d101      	bne.n	8026976 <__sflush_r+0x7a>
 8026972:	682b      	ldr	r3, [r5, #0]
 8026974:	b903      	cbnz	r3, 8026978 <__sflush_r+0x7c>
 8026976:	6560      	str	r0, [r4, #84]	; 0x54
 8026978:	6b61      	ldr	r1, [r4, #52]	; 0x34
 802697a:	602f      	str	r7, [r5, #0]
 802697c:	2900      	cmp	r1, #0
 802697e:	d0ca      	beq.n	8026916 <__sflush_r+0x1a>
 8026980:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8026984:	4299      	cmp	r1, r3
 8026986:	d002      	beq.n	802698e <__sflush_r+0x92>
 8026988:	4628      	mov	r0, r5
 802698a:	f7fd fbe7 	bl	802415c <_free_r>
 802698e:	2000      	movs	r0, #0
 8026990:	6360      	str	r0, [r4, #52]	; 0x34
 8026992:	e7c1      	b.n	8026918 <__sflush_r+0x1c>
 8026994:	6a21      	ldr	r1, [r4, #32]
 8026996:	2301      	movs	r3, #1
 8026998:	4628      	mov	r0, r5
 802699a:	47b0      	blx	r6
 802699c:	1c41      	adds	r1, r0, #1
 802699e:	d1c7      	bne.n	8026930 <__sflush_r+0x34>
 80269a0:	682b      	ldr	r3, [r5, #0]
 80269a2:	2b00      	cmp	r3, #0
 80269a4:	d0c4      	beq.n	8026930 <__sflush_r+0x34>
 80269a6:	2b1d      	cmp	r3, #29
 80269a8:	d001      	beq.n	80269ae <__sflush_r+0xb2>
 80269aa:	2b16      	cmp	r3, #22
 80269ac:	d101      	bne.n	80269b2 <__sflush_r+0xb6>
 80269ae:	602f      	str	r7, [r5, #0]
 80269b0:	e7b1      	b.n	8026916 <__sflush_r+0x1a>
 80269b2:	89a3      	ldrh	r3, [r4, #12]
 80269b4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80269b8:	81a3      	strh	r3, [r4, #12]
 80269ba:	e7ad      	b.n	8026918 <__sflush_r+0x1c>
 80269bc:	690f      	ldr	r7, [r1, #16]
 80269be:	2f00      	cmp	r7, #0
 80269c0:	d0a9      	beq.n	8026916 <__sflush_r+0x1a>
 80269c2:	0793      	lsls	r3, r2, #30
 80269c4:	680e      	ldr	r6, [r1, #0]
 80269c6:	bf08      	it	eq
 80269c8:	694b      	ldreq	r3, [r1, #20]
 80269ca:	600f      	str	r7, [r1, #0]
 80269cc:	bf18      	it	ne
 80269ce:	2300      	movne	r3, #0
 80269d0:	eba6 0807 	sub.w	r8, r6, r7
 80269d4:	608b      	str	r3, [r1, #8]
 80269d6:	f1b8 0f00 	cmp.w	r8, #0
 80269da:	dd9c      	ble.n	8026916 <__sflush_r+0x1a>
 80269dc:	6a21      	ldr	r1, [r4, #32]
 80269de:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80269e0:	4643      	mov	r3, r8
 80269e2:	463a      	mov	r2, r7
 80269e4:	4628      	mov	r0, r5
 80269e6:	47b0      	blx	r6
 80269e8:	2800      	cmp	r0, #0
 80269ea:	dc06      	bgt.n	80269fa <__sflush_r+0xfe>
 80269ec:	89a3      	ldrh	r3, [r4, #12]
 80269ee:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80269f2:	81a3      	strh	r3, [r4, #12]
 80269f4:	f04f 30ff 	mov.w	r0, #4294967295
 80269f8:	e78e      	b.n	8026918 <__sflush_r+0x1c>
 80269fa:	4407      	add	r7, r0
 80269fc:	eba8 0800 	sub.w	r8, r8, r0
 8026a00:	e7e9      	b.n	80269d6 <__sflush_r+0xda>
 8026a02:	bf00      	nop
 8026a04:	20400001 	.word	0x20400001

08026a08 <_fflush_r>:
 8026a08:	b538      	push	{r3, r4, r5, lr}
 8026a0a:	690b      	ldr	r3, [r1, #16]
 8026a0c:	4605      	mov	r5, r0
 8026a0e:	460c      	mov	r4, r1
 8026a10:	b913      	cbnz	r3, 8026a18 <_fflush_r+0x10>
 8026a12:	2500      	movs	r5, #0
 8026a14:	4628      	mov	r0, r5
 8026a16:	bd38      	pop	{r3, r4, r5, pc}
 8026a18:	b118      	cbz	r0, 8026a22 <_fflush_r+0x1a>
 8026a1a:	6983      	ldr	r3, [r0, #24]
 8026a1c:	b90b      	cbnz	r3, 8026a22 <_fflush_r+0x1a>
 8026a1e:	f000 f887 	bl	8026b30 <__sinit>
 8026a22:	4b14      	ldr	r3, [pc, #80]	; (8026a74 <_fflush_r+0x6c>)
 8026a24:	429c      	cmp	r4, r3
 8026a26:	d11b      	bne.n	8026a60 <_fflush_r+0x58>
 8026a28:	686c      	ldr	r4, [r5, #4]
 8026a2a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8026a2e:	2b00      	cmp	r3, #0
 8026a30:	d0ef      	beq.n	8026a12 <_fflush_r+0xa>
 8026a32:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8026a34:	07d0      	lsls	r0, r2, #31
 8026a36:	d404      	bmi.n	8026a42 <_fflush_r+0x3a>
 8026a38:	0599      	lsls	r1, r3, #22
 8026a3a:	d402      	bmi.n	8026a42 <_fflush_r+0x3a>
 8026a3c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8026a3e:	f000 fc88 	bl	8027352 <__retarget_lock_acquire_recursive>
 8026a42:	4628      	mov	r0, r5
 8026a44:	4621      	mov	r1, r4
 8026a46:	f7ff ff59 	bl	80268fc <__sflush_r>
 8026a4a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8026a4c:	07da      	lsls	r2, r3, #31
 8026a4e:	4605      	mov	r5, r0
 8026a50:	d4e0      	bmi.n	8026a14 <_fflush_r+0xc>
 8026a52:	89a3      	ldrh	r3, [r4, #12]
 8026a54:	059b      	lsls	r3, r3, #22
 8026a56:	d4dd      	bmi.n	8026a14 <_fflush_r+0xc>
 8026a58:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8026a5a:	f000 fc7b 	bl	8027354 <__retarget_lock_release_recursive>
 8026a5e:	e7d9      	b.n	8026a14 <_fflush_r+0xc>
 8026a60:	4b05      	ldr	r3, [pc, #20]	; (8026a78 <_fflush_r+0x70>)
 8026a62:	429c      	cmp	r4, r3
 8026a64:	d101      	bne.n	8026a6a <_fflush_r+0x62>
 8026a66:	68ac      	ldr	r4, [r5, #8]
 8026a68:	e7df      	b.n	8026a2a <_fflush_r+0x22>
 8026a6a:	4b04      	ldr	r3, [pc, #16]	; (8026a7c <_fflush_r+0x74>)
 8026a6c:	429c      	cmp	r4, r3
 8026a6e:	bf08      	it	eq
 8026a70:	68ec      	ldreq	r4, [r5, #12]
 8026a72:	e7da      	b.n	8026a2a <_fflush_r+0x22>
 8026a74:	08036dec 	.word	0x08036dec
 8026a78:	08036e0c 	.word	0x08036e0c
 8026a7c:	08036dcc 	.word	0x08036dcc

08026a80 <std>:
 8026a80:	2300      	movs	r3, #0
 8026a82:	b510      	push	{r4, lr}
 8026a84:	4604      	mov	r4, r0
 8026a86:	e9c0 3300 	strd	r3, r3, [r0]
 8026a8a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8026a8e:	6083      	str	r3, [r0, #8]
 8026a90:	8181      	strh	r1, [r0, #12]
 8026a92:	6643      	str	r3, [r0, #100]	; 0x64
 8026a94:	81c2      	strh	r2, [r0, #14]
 8026a96:	6183      	str	r3, [r0, #24]
 8026a98:	4619      	mov	r1, r3
 8026a9a:	2208      	movs	r2, #8
 8026a9c:	305c      	adds	r0, #92	; 0x5c
 8026a9e:	f7fd fb55 	bl	802414c <memset>
 8026aa2:	4b05      	ldr	r3, [pc, #20]	; (8026ab8 <std+0x38>)
 8026aa4:	6263      	str	r3, [r4, #36]	; 0x24
 8026aa6:	4b05      	ldr	r3, [pc, #20]	; (8026abc <std+0x3c>)
 8026aa8:	62a3      	str	r3, [r4, #40]	; 0x28
 8026aaa:	4b05      	ldr	r3, [pc, #20]	; (8026ac0 <std+0x40>)
 8026aac:	62e3      	str	r3, [r4, #44]	; 0x2c
 8026aae:	4b05      	ldr	r3, [pc, #20]	; (8026ac4 <std+0x44>)
 8026ab0:	6224      	str	r4, [r4, #32]
 8026ab2:	6323      	str	r3, [r4, #48]	; 0x30
 8026ab4:	bd10      	pop	{r4, pc}
 8026ab6:	bf00      	nop
 8026ab8:	080280dd 	.word	0x080280dd
 8026abc:	080280ff 	.word	0x080280ff
 8026ac0:	08028137 	.word	0x08028137
 8026ac4:	0802815b 	.word	0x0802815b

08026ac8 <_cleanup_r>:
 8026ac8:	4901      	ldr	r1, [pc, #4]	; (8026ad0 <_cleanup_r+0x8>)
 8026aca:	f000 b8af 	b.w	8026c2c <_fwalk_reent>
 8026ace:	bf00      	nop
 8026ad0:	08026a09 	.word	0x08026a09

08026ad4 <__sfmoreglue>:
 8026ad4:	b570      	push	{r4, r5, r6, lr}
 8026ad6:	2268      	movs	r2, #104	; 0x68
 8026ad8:	1e4d      	subs	r5, r1, #1
 8026ada:	4355      	muls	r5, r2
 8026adc:	460e      	mov	r6, r1
 8026ade:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8026ae2:	f7fd fba7 	bl	8024234 <_malloc_r>
 8026ae6:	4604      	mov	r4, r0
 8026ae8:	b140      	cbz	r0, 8026afc <__sfmoreglue+0x28>
 8026aea:	2100      	movs	r1, #0
 8026aec:	e9c0 1600 	strd	r1, r6, [r0]
 8026af0:	300c      	adds	r0, #12
 8026af2:	60a0      	str	r0, [r4, #8]
 8026af4:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8026af8:	f7fd fb28 	bl	802414c <memset>
 8026afc:	4620      	mov	r0, r4
 8026afe:	bd70      	pop	{r4, r5, r6, pc}

08026b00 <__sfp_lock_acquire>:
 8026b00:	4801      	ldr	r0, [pc, #4]	; (8026b08 <__sfp_lock_acquire+0x8>)
 8026b02:	f000 bc26 	b.w	8027352 <__retarget_lock_acquire_recursive>
 8026b06:	bf00      	nop
 8026b08:	2000d3cd 	.word	0x2000d3cd

08026b0c <__sfp_lock_release>:
 8026b0c:	4801      	ldr	r0, [pc, #4]	; (8026b14 <__sfp_lock_release+0x8>)
 8026b0e:	f000 bc21 	b.w	8027354 <__retarget_lock_release_recursive>
 8026b12:	bf00      	nop
 8026b14:	2000d3cd 	.word	0x2000d3cd

08026b18 <__sinit_lock_acquire>:
 8026b18:	4801      	ldr	r0, [pc, #4]	; (8026b20 <__sinit_lock_acquire+0x8>)
 8026b1a:	f000 bc1a 	b.w	8027352 <__retarget_lock_acquire_recursive>
 8026b1e:	bf00      	nop
 8026b20:	2000d3ce 	.word	0x2000d3ce

08026b24 <__sinit_lock_release>:
 8026b24:	4801      	ldr	r0, [pc, #4]	; (8026b2c <__sinit_lock_release+0x8>)
 8026b26:	f000 bc15 	b.w	8027354 <__retarget_lock_release_recursive>
 8026b2a:	bf00      	nop
 8026b2c:	2000d3ce 	.word	0x2000d3ce

08026b30 <__sinit>:
 8026b30:	b510      	push	{r4, lr}
 8026b32:	4604      	mov	r4, r0
 8026b34:	f7ff fff0 	bl	8026b18 <__sinit_lock_acquire>
 8026b38:	69a3      	ldr	r3, [r4, #24]
 8026b3a:	b11b      	cbz	r3, 8026b44 <__sinit+0x14>
 8026b3c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8026b40:	f7ff bff0 	b.w	8026b24 <__sinit_lock_release>
 8026b44:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8026b48:	6523      	str	r3, [r4, #80]	; 0x50
 8026b4a:	4b13      	ldr	r3, [pc, #76]	; (8026b98 <__sinit+0x68>)
 8026b4c:	4a13      	ldr	r2, [pc, #76]	; (8026b9c <__sinit+0x6c>)
 8026b4e:	681b      	ldr	r3, [r3, #0]
 8026b50:	62a2      	str	r2, [r4, #40]	; 0x28
 8026b52:	42a3      	cmp	r3, r4
 8026b54:	bf04      	itt	eq
 8026b56:	2301      	moveq	r3, #1
 8026b58:	61a3      	streq	r3, [r4, #24]
 8026b5a:	4620      	mov	r0, r4
 8026b5c:	f000 f820 	bl	8026ba0 <__sfp>
 8026b60:	6060      	str	r0, [r4, #4]
 8026b62:	4620      	mov	r0, r4
 8026b64:	f000 f81c 	bl	8026ba0 <__sfp>
 8026b68:	60a0      	str	r0, [r4, #8]
 8026b6a:	4620      	mov	r0, r4
 8026b6c:	f000 f818 	bl	8026ba0 <__sfp>
 8026b70:	2200      	movs	r2, #0
 8026b72:	60e0      	str	r0, [r4, #12]
 8026b74:	2104      	movs	r1, #4
 8026b76:	6860      	ldr	r0, [r4, #4]
 8026b78:	f7ff ff82 	bl	8026a80 <std>
 8026b7c:	68a0      	ldr	r0, [r4, #8]
 8026b7e:	2201      	movs	r2, #1
 8026b80:	2109      	movs	r1, #9
 8026b82:	f7ff ff7d 	bl	8026a80 <std>
 8026b86:	68e0      	ldr	r0, [r4, #12]
 8026b88:	2202      	movs	r2, #2
 8026b8a:	2112      	movs	r1, #18
 8026b8c:	f7ff ff78 	bl	8026a80 <std>
 8026b90:	2301      	movs	r3, #1
 8026b92:	61a3      	str	r3, [r4, #24]
 8026b94:	e7d2      	b.n	8026b3c <__sinit+0xc>
 8026b96:	bf00      	nop
 8026b98:	08036bac 	.word	0x08036bac
 8026b9c:	08026ac9 	.word	0x08026ac9

08026ba0 <__sfp>:
 8026ba0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8026ba2:	4607      	mov	r7, r0
 8026ba4:	f7ff ffac 	bl	8026b00 <__sfp_lock_acquire>
 8026ba8:	4b1e      	ldr	r3, [pc, #120]	; (8026c24 <__sfp+0x84>)
 8026baa:	681e      	ldr	r6, [r3, #0]
 8026bac:	69b3      	ldr	r3, [r6, #24]
 8026bae:	b913      	cbnz	r3, 8026bb6 <__sfp+0x16>
 8026bb0:	4630      	mov	r0, r6
 8026bb2:	f7ff ffbd 	bl	8026b30 <__sinit>
 8026bb6:	3648      	adds	r6, #72	; 0x48
 8026bb8:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8026bbc:	3b01      	subs	r3, #1
 8026bbe:	d503      	bpl.n	8026bc8 <__sfp+0x28>
 8026bc0:	6833      	ldr	r3, [r6, #0]
 8026bc2:	b30b      	cbz	r3, 8026c08 <__sfp+0x68>
 8026bc4:	6836      	ldr	r6, [r6, #0]
 8026bc6:	e7f7      	b.n	8026bb8 <__sfp+0x18>
 8026bc8:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8026bcc:	b9d5      	cbnz	r5, 8026c04 <__sfp+0x64>
 8026bce:	4b16      	ldr	r3, [pc, #88]	; (8026c28 <__sfp+0x88>)
 8026bd0:	60e3      	str	r3, [r4, #12]
 8026bd2:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8026bd6:	6665      	str	r5, [r4, #100]	; 0x64
 8026bd8:	f000 fbba 	bl	8027350 <__retarget_lock_init_recursive>
 8026bdc:	f7ff ff96 	bl	8026b0c <__sfp_lock_release>
 8026be0:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8026be4:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8026be8:	6025      	str	r5, [r4, #0]
 8026bea:	61a5      	str	r5, [r4, #24]
 8026bec:	2208      	movs	r2, #8
 8026bee:	4629      	mov	r1, r5
 8026bf0:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8026bf4:	f7fd faaa 	bl	802414c <memset>
 8026bf8:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8026bfc:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8026c00:	4620      	mov	r0, r4
 8026c02:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8026c04:	3468      	adds	r4, #104	; 0x68
 8026c06:	e7d9      	b.n	8026bbc <__sfp+0x1c>
 8026c08:	2104      	movs	r1, #4
 8026c0a:	4638      	mov	r0, r7
 8026c0c:	f7ff ff62 	bl	8026ad4 <__sfmoreglue>
 8026c10:	4604      	mov	r4, r0
 8026c12:	6030      	str	r0, [r6, #0]
 8026c14:	2800      	cmp	r0, #0
 8026c16:	d1d5      	bne.n	8026bc4 <__sfp+0x24>
 8026c18:	f7ff ff78 	bl	8026b0c <__sfp_lock_release>
 8026c1c:	230c      	movs	r3, #12
 8026c1e:	603b      	str	r3, [r7, #0]
 8026c20:	e7ee      	b.n	8026c00 <__sfp+0x60>
 8026c22:	bf00      	nop
 8026c24:	08036bac 	.word	0x08036bac
 8026c28:	ffff0001 	.word	0xffff0001

08026c2c <_fwalk_reent>:
 8026c2c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8026c30:	4606      	mov	r6, r0
 8026c32:	4688      	mov	r8, r1
 8026c34:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8026c38:	2700      	movs	r7, #0
 8026c3a:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8026c3e:	f1b9 0901 	subs.w	r9, r9, #1
 8026c42:	d505      	bpl.n	8026c50 <_fwalk_reent+0x24>
 8026c44:	6824      	ldr	r4, [r4, #0]
 8026c46:	2c00      	cmp	r4, #0
 8026c48:	d1f7      	bne.n	8026c3a <_fwalk_reent+0xe>
 8026c4a:	4638      	mov	r0, r7
 8026c4c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8026c50:	89ab      	ldrh	r3, [r5, #12]
 8026c52:	2b01      	cmp	r3, #1
 8026c54:	d907      	bls.n	8026c66 <_fwalk_reent+0x3a>
 8026c56:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8026c5a:	3301      	adds	r3, #1
 8026c5c:	d003      	beq.n	8026c66 <_fwalk_reent+0x3a>
 8026c5e:	4629      	mov	r1, r5
 8026c60:	4630      	mov	r0, r6
 8026c62:	47c0      	blx	r8
 8026c64:	4307      	orrs	r7, r0
 8026c66:	3568      	adds	r5, #104	; 0x68
 8026c68:	e7e9      	b.n	8026c3e <_fwalk_reent+0x12>

08026c6a <rshift>:
 8026c6a:	6903      	ldr	r3, [r0, #16]
 8026c6c:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8026c70:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8026c74:	ea4f 1261 	mov.w	r2, r1, asr #5
 8026c78:	f100 0414 	add.w	r4, r0, #20
 8026c7c:	dd45      	ble.n	8026d0a <rshift+0xa0>
 8026c7e:	f011 011f 	ands.w	r1, r1, #31
 8026c82:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8026c86:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8026c8a:	d10c      	bne.n	8026ca6 <rshift+0x3c>
 8026c8c:	f100 0710 	add.w	r7, r0, #16
 8026c90:	4629      	mov	r1, r5
 8026c92:	42b1      	cmp	r1, r6
 8026c94:	d334      	bcc.n	8026d00 <rshift+0x96>
 8026c96:	1a9b      	subs	r3, r3, r2
 8026c98:	009b      	lsls	r3, r3, #2
 8026c9a:	1eea      	subs	r2, r5, #3
 8026c9c:	4296      	cmp	r6, r2
 8026c9e:	bf38      	it	cc
 8026ca0:	2300      	movcc	r3, #0
 8026ca2:	4423      	add	r3, r4
 8026ca4:	e015      	b.n	8026cd2 <rshift+0x68>
 8026ca6:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8026caa:	f1c1 0820 	rsb	r8, r1, #32
 8026cae:	40cf      	lsrs	r7, r1
 8026cb0:	f105 0e04 	add.w	lr, r5, #4
 8026cb4:	46a1      	mov	r9, r4
 8026cb6:	4576      	cmp	r6, lr
 8026cb8:	46f4      	mov	ip, lr
 8026cba:	d815      	bhi.n	8026ce8 <rshift+0x7e>
 8026cbc:	1a9a      	subs	r2, r3, r2
 8026cbe:	0092      	lsls	r2, r2, #2
 8026cc0:	3a04      	subs	r2, #4
 8026cc2:	3501      	adds	r5, #1
 8026cc4:	42ae      	cmp	r6, r5
 8026cc6:	bf38      	it	cc
 8026cc8:	2200      	movcc	r2, #0
 8026cca:	18a3      	adds	r3, r4, r2
 8026ccc:	50a7      	str	r7, [r4, r2]
 8026cce:	b107      	cbz	r7, 8026cd2 <rshift+0x68>
 8026cd0:	3304      	adds	r3, #4
 8026cd2:	1b1a      	subs	r2, r3, r4
 8026cd4:	42a3      	cmp	r3, r4
 8026cd6:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8026cda:	bf08      	it	eq
 8026cdc:	2300      	moveq	r3, #0
 8026cde:	6102      	str	r2, [r0, #16]
 8026ce0:	bf08      	it	eq
 8026ce2:	6143      	streq	r3, [r0, #20]
 8026ce4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8026ce8:	f8dc c000 	ldr.w	ip, [ip]
 8026cec:	fa0c fc08 	lsl.w	ip, ip, r8
 8026cf0:	ea4c 0707 	orr.w	r7, ip, r7
 8026cf4:	f849 7b04 	str.w	r7, [r9], #4
 8026cf8:	f85e 7b04 	ldr.w	r7, [lr], #4
 8026cfc:	40cf      	lsrs	r7, r1
 8026cfe:	e7da      	b.n	8026cb6 <rshift+0x4c>
 8026d00:	f851 cb04 	ldr.w	ip, [r1], #4
 8026d04:	f847 cf04 	str.w	ip, [r7, #4]!
 8026d08:	e7c3      	b.n	8026c92 <rshift+0x28>
 8026d0a:	4623      	mov	r3, r4
 8026d0c:	e7e1      	b.n	8026cd2 <rshift+0x68>

08026d0e <__hexdig_fun>:
 8026d0e:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8026d12:	2b09      	cmp	r3, #9
 8026d14:	d802      	bhi.n	8026d1c <__hexdig_fun+0xe>
 8026d16:	3820      	subs	r0, #32
 8026d18:	b2c0      	uxtb	r0, r0
 8026d1a:	4770      	bx	lr
 8026d1c:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8026d20:	2b05      	cmp	r3, #5
 8026d22:	d801      	bhi.n	8026d28 <__hexdig_fun+0x1a>
 8026d24:	3847      	subs	r0, #71	; 0x47
 8026d26:	e7f7      	b.n	8026d18 <__hexdig_fun+0xa>
 8026d28:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8026d2c:	2b05      	cmp	r3, #5
 8026d2e:	d801      	bhi.n	8026d34 <__hexdig_fun+0x26>
 8026d30:	3827      	subs	r0, #39	; 0x27
 8026d32:	e7f1      	b.n	8026d18 <__hexdig_fun+0xa>
 8026d34:	2000      	movs	r0, #0
 8026d36:	4770      	bx	lr

08026d38 <__gethex>:
 8026d38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8026d3c:	ed2d 8b02 	vpush	{d8}
 8026d40:	b089      	sub	sp, #36	; 0x24
 8026d42:	ee08 0a10 	vmov	s16, r0
 8026d46:	9304      	str	r3, [sp, #16]
 8026d48:	4bb4      	ldr	r3, [pc, #720]	; (802701c <__gethex+0x2e4>)
 8026d4a:	681b      	ldr	r3, [r3, #0]
 8026d4c:	9301      	str	r3, [sp, #4]
 8026d4e:	4618      	mov	r0, r3
 8026d50:	468b      	mov	fp, r1
 8026d52:	4690      	mov	r8, r2
 8026d54:	f7e9 fd9e 	bl	8010894 <strlen>
 8026d58:	9b01      	ldr	r3, [sp, #4]
 8026d5a:	f8db 2000 	ldr.w	r2, [fp]
 8026d5e:	4403      	add	r3, r0
 8026d60:	4682      	mov	sl, r0
 8026d62:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 8026d66:	9305      	str	r3, [sp, #20]
 8026d68:	1c93      	adds	r3, r2, #2
 8026d6a:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 8026d6e:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 8026d72:	32fe      	adds	r2, #254	; 0xfe
 8026d74:	18d1      	adds	r1, r2, r3
 8026d76:	461f      	mov	r7, r3
 8026d78:	f813 0b01 	ldrb.w	r0, [r3], #1
 8026d7c:	9100      	str	r1, [sp, #0]
 8026d7e:	2830      	cmp	r0, #48	; 0x30
 8026d80:	d0f8      	beq.n	8026d74 <__gethex+0x3c>
 8026d82:	f7ff ffc4 	bl	8026d0e <__hexdig_fun>
 8026d86:	4604      	mov	r4, r0
 8026d88:	2800      	cmp	r0, #0
 8026d8a:	d13a      	bne.n	8026e02 <__gethex+0xca>
 8026d8c:	9901      	ldr	r1, [sp, #4]
 8026d8e:	4652      	mov	r2, sl
 8026d90:	4638      	mov	r0, r7
 8026d92:	f001 f9e6 	bl	8028162 <strncmp>
 8026d96:	4605      	mov	r5, r0
 8026d98:	2800      	cmp	r0, #0
 8026d9a:	d168      	bne.n	8026e6e <__gethex+0x136>
 8026d9c:	f817 000a 	ldrb.w	r0, [r7, sl]
 8026da0:	eb07 060a 	add.w	r6, r7, sl
 8026da4:	f7ff ffb3 	bl	8026d0e <__hexdig_fun>
 8026da8:	2800      	cmp	r0, #0
 8026daa:	d062      	beq.n	8026e72 <__gethex+0x13a>
 8026dac:	4633      	mov	r3, r6
 8026dae:	7818      	ldrb	r0, [r3, #0]
 8026db0:	2830      	cmp	r0, #48	; 0x30
 8026db2:	461f      	mov	r7, r3
 8026db4:	f103 0301 	add.w	r3, r3, #1
 8026db8:	d0f9      	beq.n	8026dae <__gethex+0x76>
 8026dba:	f7ff ffa8 	bl	8026d0e <__hexdig_fun>
 8026dbe:	2301      	movs	r3, #1
 8026dc0:	fab0 f480 	clz	r4, r0
 8026dc4:	0964      	lsrs	r4, r4, #5
 8026dc6:	4635      	mov	r5, r6
 8026dc8:	9300      	str	r3, [sp, #0]
 8026dca:	463a      	mov	r2, r7
 8026dcc:	4616      	mov	r6, r2
 8026dce:	3201      	adds	r2, #1
 8026dd0:	7830      	ldrb	r0, [r6, #0]
 8026dd2:	f7ff ff9c 	bl	8026d0e <__hexdig_fun>
 8026dd6:	2800      	cmp	r0, #0
 8026dd8:	d1f8      	bne.n	8026dcc <__gethex+0x94>
 8026dda:	9901      	ldr	r1, [sp, #4]
 8026ddc:	4652      	mov	r2, sl
 8026dde:	4630      	mov	r0, r6
 8026de0:	f001 f9bf 	bl	8028162 <strncmp>
 8026de4:	b980      	cbnz	r0, 8026e08 <__gethex+0xd0>
 8026de6:	b94d      	cbnz	r5, 8026dfc <__gethex+0xc4>
 8026de8:	eb06 050a 	add.w	r5, r6, sl
 8026dec:	462a      	mov	r2, r5
 8026dee:	4616      	mov	r6, r2
 8026df0:	3201      	adds	r2, #1
 8026df2:	7830      	ldrb	r0, [r6, #0]
 8026df4:	f7ff ff8b 	bl	8026d0e <__hexdig_fun>
 8026df8:	2800      	cmp	r0, #0
 8026dfa:	d1f8      	bne.n	8026dee <__gethex+0xb6>
 8026dfc:	1bad      	subs	r5, r5, r6
 8026dfe:	00ad      	lsls	r5, r5, #2
 8026e00:	e004      	b.n	8026e0c <__gethex+0xd4>
 8026e02:	2400      	movs	r4, #0
 8026e04:	4625      	mov	r5, r4
 8026e06:	e7e0      	b.n	8026dca <__gethex+0x92>
 8026e08:	2d00      	cmp	r5, #0
 8026e0a:	d1f7      	bne.n	8026dfc <__gethex+0xc4>
 8026e0c:	7833      	ldrb	r3, [r6, #0]
 8026e0e:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8026e12:	2b50      	cmp	r3, #80	; 0x50
 8026e14:	d13b      	bne.n	8026e8e <__gethex+0x156>
 8026e16:	7873      	ldrb	r3, [r6, #1]
 8026e18:	2b2b      	cmp	r3, #43	; 0x2b
 8026e1a:	d02c      	beq.n	8026e76 <__gethex+0x13e>
 8026e1c:	2b2d      	cmp	r3, #45	; 0x2d
 8026e1e:	d02e      	beq.n	8026e7e <__gethex+0x146>
 8026e20:	1c71      	adds	r1, r6, #1
 8026e22:	f04f 0900 	mov.w	r9, #0
 8026e26:	7808      	ldrb	r0, [r1, #0]
 8026e28:	f7ff ff71 	bl	8026d0e <__hexdig_fun>
 8026e2c:	1e43      	subs	r3, r0, #1
 8026e2e:	b2db      	uxtb	r3, r3
 8026e30:	2b18      	cmp	r3, #24
 8026e32:	d82c      	bhi.n	8026e8e <__gethex+0x156>
 8026e34:	f1a0 0210 	sub.w	r2, r0, #16
 8026e38:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8026e3c:	f7ff ff67 	bl	8026d0e <__hexdig_fun>
 8026e40:	1e43      	subs	r3, r0, #1
 8026e42:	b2db      	uxtb	r3, r3
 8026e44:	2b18      	cmp	r3, #24
 8026e46:	d91d      	bls.n	8026e84 <__gethex+0x14c>
 8026e48:	f1b9 0f00 	cmp.w	r9, #0
 8026e4c:	d000      	beq.n	8026e50 <__gethex+0x118>
 8026e4e:	4252      	negs	r2, r2
 8026e50:	4415      	add	r5, r2
 8026e52:	f8cb 1000 	str.w	r1, [fp]
 8026e56:	b1e4      	cbz	r4, 8026e92 <__gethex+0x15a>
 8026e58:	9b00      	ldr	r3, [sp, #0]
 8026e5a:	2b00      	cmp	r3, #0
 8026e5c:	bf14      	ite	ne
 8026e5e:	2700      	movne	r7, #0
 8026e60:	2706      	moveq	r7, #6
 8026e62:	4638      	mov	r0, r7
 8026e64:	b009      	add	sp, #36	; 0x24
 8026e66:	ecbd 8b02 	vpop	{d8}
 8026e6a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8026e6e:	463e      	mov	r6, r7
 8026e70:	4625      	mov	r5, r4
 8026e72:	2401      	movs	r4, #1
 8026e74:	e7ca      	b.n	8026e0c <__gethex+0xd4>
 8026e76:	f04f 0900 	mov.w	r9, #0
 8026e7a:	1cb1      	adds	r1, r6, #2
 8026e7c:	e7d3      	b.n	8026e26 <__gethex+0xee>
 8026e7e:	f04f 0901 	mov.w	r9, #1
 8026e82:	e7fa      	b.n	8026e7a <__gethex+0x142>
 8026e84:	230a      	movs	r3, #10
 8026e86:	fb03 0202 	mla	r2, r3, r2, r0
 8026e8a:	3a10      	subs	r2, #16
 8026e8c:	e7d4      	b.n	8026e38 <__gethex+0x100>
 8026e8e:	4631      	mov	r1, r6
 8026e90:	e7df      	b.n	8026e52 <__gethex+0x11a>
 8026e92:	1bf3      	subs	r3, r6, r7
 8026e94:	3b01      	subs	r3, #1
 8026e96:	4621      	mov	r1, r4
 8026e98:	2b07      	cmp	r3, #7
 8026e9a:	dc0b      	bgt.n	8026eb4 <__gethex+0x17c>
 8026e9c:	ee18 0a10 	vmov	r0, s16
 8026ea0:	f000 fadc 	bl	802745c <_Balloc>
 8026ea4:	4604      	mov	r4, r0
 8026ea6:	b940      	cbnz	r0, 8026eba <__gethex+0x182>
 8026ea8:	4b5d      	ldr	r3, [pc, #372]	; (8027020 <__gethex+0x2e8>)
 8026eaa:	4602      	mov	r2, r0
 8026eac:	21de      	movs	r1, #222	; 0xde
 8026eae:	485d      	ldr	r0, [pc, #372]	; (8027024 <__gethex+0x2ec>)
 8026eb0:	f001 f98a 	bl	80281c8 <__assert_func>
 8026eb4:	3101      	adds	r1, #1
 8026eb6:	105b      	asrs	r3, r3, #1
 8026eb8:	e7ee      	b.n	8026e98 <__gethex+0x160>
 8026eba:	f100 0914 	add.w	r9, r0, #20
 8026ebe:	f04f 0b00 	mov.w	fp, #0
 8026ec2:	f1ca 0301 	rsb	r3, sl, #1
 8026ec6:	f8cd 9008 	str.w	r9, [sp, #8]
 8026eca:	f8cd b000 	str.w	fp, [sp]
 8026ece:	9306      	str	r3, [sp, #24]
 8026ed0:	42b7      	cmp	r7, r6
 8026ed2:	d340      	bcc.n	8026f56 <__gethex+0x21e>
 8026ed4:	9802      	ldr	r0, [sp, #8]
 8026ed6:	9b00      	ldr	r3, [sp, #0]
 8026ed8:	f840 3b04 	str.w	r3, [r0], #4
 8026edc:	eba0 0009 	sub.w	r0, r0, r9
 8026ee0:	1080      	asrs	r0, r0, #2
 8026ee2:	0146      	lsls	r6, r0, #5
 8026ee4:	6120      	str	r0, [r4, #16]
 8026ee6:	4618      	mov	r0, r3
 8026ee8:	f000 fbaa 	bl	8027640 <__hi0bits>
 8026eec:	1a30      	subs	r0, r6, r0
 8026eee:	f8d8 6000 	ldr.w	r6, [r8]
 8026ef2:	42b0      	cmp	r0, r6
 8026ef4:	dd63      	ble.n	8026fbe <__gethex+0x286>
 8026ef6:	1b87      	subs	r7, r0, r6
 8026ef8:	4639      	mov	r1, r7
 8026efa:	4620      	mov	r0, r4
 8026efc:	f000 ff4e 	bl	8027d9c <__any_on>
 8026f00:	4682      	mov	sl, r0
 8026f02:	b1a8      	cbz	r0, 8026f30 <__gethex+0x1f8>
 8026f04:	1e7b      	subs	r3, r7, #1
 8026f06:	1159      	asrs	r1, r3, #5
 8026f08:	f003 021f 	and.w	r2, r3, #31
 8026f0c:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 8026f10:	f04f 0a01 	mov.w	sl, #1
 8026f14:	fa0a f202 	lsl.w	r2, sl, r2
 8026f18:	420a      	tst	r2, r1
 8026f1a:	d009      	beq.n	8026f30 <__gethex+0x1f8>
 8026f1c:	4553      	cmp	r3, sl
 8026f1e:	dd05      	ble.n	8026f2c <__gethex+0x1f4>
 8026f20:	1eb9      	subs	r1, r7, #2
 8026f22:	4620      	mov	r0, r4
 8026f24:	f000 ff3a 	bl	8027d9c <__any_on>
 8026f28:	2800      	cmp	r0, #0
 8026f2a:	d145      	bne.n	8026fb8 <__gethex+0x280>
 8026f2c:	f04f 0a02 	mov.w	sl, #2
 8026f30:	4639      	mov	r1, r7
 8026f32:	4620      	mov	r0, r4
 8026f34:	f7ff fe99 	bl	8026c6a <rshift>
 8026f38:	443d      	add	r5, r7
 8026f3a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8026f3e:	42ab      	cmp	r3, r5
 8026f40:	da4c      	bge.n	8026fdc <__gethex+0x2a4>
 8026f42:	ee18 0a10 	vmov	r0, s16
 8026f46:	4621      	mov	r1, r4
 8026f48:	f000 fac8 	bl	80274dc <_Bfree>
 8026f4c:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8026f4e:	2300      	movs	r3, #0
 8026f50:	6013      	str	r3, [r2, #0]
 8026f52:	27a3      	movs	r7, #163	; 0xa3
 8026f54:	e785      	b.n	8026e62 <__gethex+0x12a>
 8026f56:	1e73      	subs	r3, r6, #1
 8026f58:	9a05      	ldr	r2, [sp, #20]
 8026f5a:	9303      	str	r3, [sp, #12]
 8026f5c:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8026f60:	4293      	cmp	r3, r2
 8026f62:	d019      	beq.n	8026f98 <__gethex+0x260>
 8026f64:	f1bb 0f20 	cmp.w	fp, #32
 8026f68:	d107      	bne.n	8026f7a <__gethex+0x242>
 8026f6a:	9b02      	ldr	r3, [sp, #8]
 8026f6c:	9a00      	ldr	r2, [sp, #0]
 8026f6e:	f843 2b04 	str.w	r2, [r3], #4
 8026f72:	9302      	str	r3, [sp, #8]
 8026f74:	2300      	movs	r3, #0
 8026f76:	9300      	str	r3, [sp, #0]
 8026f78:	469b      	mov	fp, r3
 8026f7a:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 8026f7e:	f7ff fec6 	bl	8026d0e <__hexdig_fun>
 8026f82:	9b00      	ldr	r3, [sp, #0]
 8026f84:	f000 000f 	and.w	r0, r0, #15
 8026f88:	fa00 f00b 	lsl.w	r0, r0, fp
 8026f8c:	4303      	orrs	r3, r0
 8026f8e:	9300      	str	r3, [sp, #0]
 8026f90:	f10b 0b04 	add.w	fp, fp, #4
 8026f94:	9b03      	ldr	r3, [sp, #12]
 8026f96:	e00d      	b.n	8026fb4 <__gethex+0x27c>
 8026f98:	9b03      	ldr	r3, [sp, #12]
 8026f9a:	9a06      	ldr	r2, [sp, #24]
 8026f9c:	4413      	add	r3, r2
 8026f9e:	42bb      	cmp	r3, r7
 8026fa0:	d3e0      	bcc.n	8026f64 <__gethex+0x22c>
 8026fa2:	4618      	mov	r0, r3
 8026fa4:	9901      	ldr	r1, [sp, #4]
 8026fa6:	9307      	str	r3, [sp, #28]
 8026fa8:	4652      	mov	r2, sl
 8026faa:	f001 f8da 	bl	8028162 <strncmp>
 8026fae:	9b07      	ldr	r3, [sp, #28]
 8026fb0:	2800      	cmp	r0, #0
 8026fb2:	d1d7      	bne.n	8026f64 <__gethex+0x22c>
 8026fb4:	461e      	mov	r6, r3
 8026fb6:	e78b      	b.n	8026ed0 <__gethex+0x198>
 8026fb8:	f04f 0a03 	mov.w	sl, #3
 8026fbc:	e7b8      	b.n	8026f30 <__gethex+0x1f8>
 8026fbe:	da0a      	bge.n	8026fd6 <__gethex+0x29e>
 8026fc0:	1a37      	subs	r7, r6, r0
 8026fc2:	4621      	mov	r1, r4
 8026fc4:	ee18 0a10 	vmov	r0, s16
 8026fc8:	463a      	mov	r2, r7
 8026fca:	f000 fca3 	bl	8027914 <__lshift>
 8026fce:	1bed      	subs	r5, r5, r7
 8026fd0:	4604      	mov	r4, r0
 8026fd2:	f100 0914 	add.w	r9, r0, #20
 8026fd6:	f04f 0a00 	mov.w	sl, #0
 8026fda:	e7ae      	b.n	8026f3a <__gethex+0x202>
 8026fdc:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8026fe0:	42a8      	cmp	r0, r5
 8026fe2:	dd72      	ble.n	80270ca <__gethex+0x392>
 8026fe4:	1b45      	subs	r5, r0, r5
 8026fe6:	42ae      	cmp	r6, r5
 8026fe8:	dc36      	bgt.n	8027058 <__gethex+0x320>
 8026fea:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8026fee:	2b02      	cmp	r3, #2
 8026ff0:	d02a      	beq.n	8027048 <__gethex+0x310>
 8026ff2:	2b03      	cmp	r3, #3
 8026ff4:	d02c      	beq.n	8027050 <__gethex+0x318>
 8026ff6:	2b01      	cmp	r3, #1
 8026ff8:	d11c      	bne.n	8027034 <__gethex+0x2fc>
 8026ffa:	42ae      	cmp	r6, r5
 8026ffc:	d11a      	bne.n	8027034 <__gethex+0x2fc>
 8026ffe:	2e01      	cmp	r6, #1
 8027000:	d112      	bne.n	8027028 <__gethex+0x2f0>
 8027002:	9a04      	ldr	r2, [sp, #16]
 8027004:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8027008:	6013      	str	r3, [r2, #0]
 802700a:	2301      	movs	r3, #1
 802700c:	6123      	str	r3, [r4, #16]
 802700e:	f8c9 3000 	str.w	r3, [r9]
 8027012:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8027014:	2762      	movs	r7, #98	; 0x62
 8027016:	601c      	str	r4, [r3, #0]
 8027018:	e723      	b.n	8026e62 <__gethex+0x12a>
 802701a:	bf00      	nop
 802701c:	08036e94 	.word	0x08036e94
 8027020:	08036db8 	.word	0x08036db8
 8027024:	08036e2c 	.word	0x08036e2c
 8027028:	1e71      	subs	r1, r6, #1
 802702a:	4620      	mov	r0, r4
 802702c:	f000 feb6 	bl	8027d9c <__any_on>
 8027030:	2800      	cmp	r0, #0
 8027032:	d1e6      	bne.n	8027002 <__gethex+0x2ca>
 8027034:	ee18 0a10 	vmov	r0, s16
 8027038:	4621      	mov	r1, r4
 802703a:	f000 fa4f 	bl	80274dc <_Bfree>
 802703e:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8027040:	2300      	movs	r3, #0
 8027042:	6013      	str	r3, [r2, #0]
 8027044:	2750      	movs	r7, #80	; 0x50
 8027046:	e70c      	b.n	8026e62 <__gethex+0x12a>
 8027048:	9b15      	ldr	r3, [sp, #84]	; 0x54
 802704a:	2b00      	cmp	r3, #0
 802704c:	d1f2      	bne.n	8027034 <__gethex+0x2fc>
 802704e:	e7d8      	b.n	8027002 <__gethex+0x2ca>
 8027050:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8027052:	2b00      	cmp	r3, #0
 8027054:	d1d5      	bne.n	8027002 <__gethex+0x2ca>
 8027056:	e7ed      	b.n	8027034 <__gethex+0x2fc>
 8027058:	1e6f      	subs	r7, r5, #1
 802705a:	f1ba 0f00 	cmp.w	sl, #0
 802705e:	d131      	bne.n	80270c4 <__gethex+0x38c>
 8027060:	b127      	cbz	r7, 802706c <__gethex+0x334>
 8027062:	4639      	mov	r1, r7
 8027064:	4620      	mov	r0, r4
 8027066:	f000 fe99 	bl	8027d9c <__any_on>
 802706a:	4682      	mov	sl, r0
 802706c:	117b      	asrs	r3, r7, #5
 802706e:	2101      	movs	r1, #1
 8027070:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 8027074:	f007 071f 	and.w	r7, r7, #31
 8027078:	fa01 f707 	lsl.w	r7, r1, r7
 802707c:	421f      	tst	r7, r3
 802707e:	4629      	mov	r1, r5
 8027080:	4620      	mov	r0, r4
 8027082:	bf18      	it	ne
 8027084:	f04a 0a02 	orrne.w	sl, sl, #2
 8027088:	1b76      	subs	r6, r6, r5
 802708a:	f7ff fdee 	bl	8026c6a <rshift>
 802708e:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8027092:	2702      	movs	r7, #2
 8027094:	f1ba 0f00 	cmp.w	sl, #0
 8027098:	d048      	beq.n	802712c <__gethex+0x3f4>
 802709a:	f8d8 300c 	ldr.w	r3, [r8, #12]
 802709e:	2b02      	cmp	r3, #2
 80270a0:	d015      	beq.n	80270ce <__gethex+0x396>
 80270a2:	2b03      	cmp	r3, #3
 80270a4:	d017      	beq.n	80270d6 <__gethex+0x39e>
 80270a6:	2b01      	cmp	r3, #1
 80270a8:	d109      	bne.n	80270be <__gethex+0x386>
 80270aa:	f01a 0f02 	tst.w	sl, #2
 80270ae:	d006      	beq.n	80270be <__gethex+0x386>
 80270b0:	f8d9 0000 	ldr.w	r0, [r9]
 80270b4:	ea4a 0a00 	orr.w	sl, sl, r0
 80270b8:	f01a 0f01 	tst.w	sl, #1
 80270bc:	d10e      	bne.n	80270dc <__gethex+0x3a4>
 80270be:	f047 0710 	orr.w	r7, r7, #16
 80270c2:	e033      	b.n	802712c <__gethex+0x3f4>
 80270c4:	f04f 0a01 	mov.w	sl, #1
 80270c8:	e7d0      	b.n	802706c <__gethex+0x334>
 80270ca:	2701      	movs	r7, #1
 80270cc:	e7e2      	b.n	8027094 <__gethex+0x35c>
 80270ce:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80270d0:	f1c3 0301 	rsb	r3, r3, #1
 80270d4:	9315      	str	r3, [sp, #84]	; 0x54
 80270d6:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80270d8:	2b00      	cmp	r3, #0
 80270da:	d0f0      	beq.n	80270be <__gethex+0x386>
 80270dc:	f8d4 b010 	ldr.w	fp, [r4, #16]
 80270e0:	f104 0314 	add.w	r3, r4, #20
 80270e4:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 80270e8:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 80270ec:	f04f 0c00 	mov.w	ip, #0
 80270f0:	4618      	mov	r0, r3
 80270f2:	f853 2b04 	ldr.w	r2, [r3], #4
 80270f6:	f1b2 3fff 	cmp.w	r2, #4294967295
 80270fa:	d01c      	beq.n	8027136 <__gethex+0x3fe>
 80270fc:	3201      	adds	r2, #1
 80270fe:	6002      	str	r2, [r0, #0]
 8027100:	2f02      	cmp	r7, #2
 8027102:	f104 0314 	add.w	r3, r4, #20
 8027106:	d13f      	bne.n	8027188 <__gethex+0x450>
 8027108:	f8d8 2000 	ldr.w	r2, [r8]
 802710c:	3a01      	subs	r2, #1
 802710e:	42b2      	cmp	r2, r6
 8027110:	d10a      	bne.n	8027128 <__gethex+0x3f0>
 8027112:	1171      	asrs	r1, r6, #5
 8027114:	2201      	movs	r2, #1
 8027116:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 802711a:	f006 061f 	and.w	r6, r6, #31
 802711e:	fa02 f606 	lsl.w	r6, r2, r6
 8027122:	421e      	tst	r6, r3
 8027124:	bf18      	it	ne
 8027126:	4617      	movne	r7, r2
 8027128:	f047 0720 	orr.w	r7, r7, #32
 802712c:	9b14      	ldr	r3, [sp, #80]	; 0x50
 802712e:	601c      	str	r4, [r3, #0]
 8027130:	9b04      	ldr	r3, [sp, #16]
 8027132:	601d      	str	r5, [r3, #0]
 8027134:	e695      	b.n	8026e62 <__gethex+0x12a>
 8027136:	4299      	cmp	r1, r3
 8027138:	f843 cc04 	str.w	ip, [r3, #-4]
 802713c:	d8d8      	bhi.n	80270f0 <__gethex+0x3b8>
 802713e:	68a3      	ldr	r3, [r4, #8]
 8027140:	459b      	cmp	fp, r3
 8027142:	db19      	blt.n	8027178 <__gethex+0x440>
 8027144:	6861      	ldr	r1, [r4, #4]
 8027146:	ee18 0a10 	vmov	r0, s16
 802714a:	3101      	adds	r1, #1
 802714c:	f000 f986 	bl	802745c <_Balloc>
 8027150:	4681      	mov	r9, r0
 8027152:	b918      	cbnz	r0, 802715c <__gethex+0x424>
 8027154:	4b1a      	ldr	r3, [pc, #104]	; (80271c0 <__gethex+0x488>)
 8027156:	4602      	mov	r2, r0
 8027158:	2184      	movs	r1, #132	; 0x84
 802715a:	e6a8      	b.n	8026eae <__gethex+0x176>
 802715c:	6922      	ldr	r2, [r4, #16]
 802715e:	3202      	adds	r2, #2
 8027160:	f104 010c 	add.w	r1, r4, #12
 8027164:	0092      	lsls	r2, r2, #2
 8027166:	300c      	adds	r0, #12
 8027168:	f7fc ffe2 	bl	8024130 <memcpy>
 802716c:	4621      	mov	r1, r4
 802716e:	ee18 0a10 	vmov	r0, s16
 8027172:	f000 f9b3 	bl	80274dc <_Bfree>
 8027176:	464c      	mov	r4, r9
 8027178:	6923      	ldr	r3, [r4, #16]
 802717a:	1c5a      	adds	r2, r3, #1
 802717c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8027180:	6122      	str	r2, [r4, #16]
 8027182:	2201      	movs	r2, #1
 8027184:	615a      	str	r2, [r3, #20]
 8027186:	e7bb      	b.n	8027100 <__gethex+0x3c8>
 8027188:	6922      	ldr	r2, [r4, #16]
 802718a:	455a      	cmp	r2, fp
 802718c:	dd0b      	ble.n	80271a6 <__gethex+0x46e>
 802718e:	2101      	movs	r1, #1
 8027190:	4620      	mov	r0, r4
 8027192:	f7ff fd6a 	bl	8026c6a <rshift>
 8027196:	f8d8 3008 	ldr.w	r3, [r8, #8]
 802719a:	3501      	adds	r5, #1
 802719c:	42ab      	cmp	r3, r5
 802719e:	f6ff aed0 	blt.w	8026f42 <__gethex+0x20a>
 80271a2:	2701      	movs	r7, #1
 80271a4:	e7c0      	b.n	8027128 <__gethex+0x3f0>
 80271a6:	f016 061f 	ands.w	r6, r6, #31
 80271aa:	d0fa      	beq.n	80271a2 <__gethex+0x46a>
 80271ac:	4453      	add	r3, sl
 80271ae:	f1c6 0620 	rsb	r6, r6, #32
 80271b2:	f853 0c04 	ldr.w	r0, [r3, #-4]
 80271b6:	f000 fa43 	bl	8027640 <__hi0bits>
 80271ba:	42b0      	cmp	r0, r6
 80271bc:	dbe7      	blt.n	802718e <__gethex+0x456>
 80271be:	e7f0      	b.n	80271a2 <__gethex+0x46a>
 80271c0:	08036db8 	.word	0x08036db8

080271c4 <L_shift>:
 80271c4:	f1c2 0208 	rsb	r2, r2, #8
 80271c8:	0092      	lsls	r2, r2, #2
 80271ca:	b570      	push	{r4, r5, r6, lr}
 80271cc:	f1c2 0620 	rsb	r6, r2, #32
 80271d0:	6843      	ldr	r3, [r0, #4]
 80271d2:	6804      	ldr	r4, [r0, #0]
 80271d4:	fa03 f506 	lsl.w	r5, r3, r6
 80271d8:	432c      	orrs	r4, r5
 80271da:	40d3      	lsrs	r3, r2
 80271dc:	6004      	str	r4, [r0, #0]
 80271de:	f840 3f04 	str.w	r3, [r0, #4]!
 80271e2:	4288      	cmp	r0, r1
 80271e4:	d3f4      	bcc.n	80271d0 <L_shift+0xc>
 80271e6:	bd70      	pop	{r4, r5, r6, pc}

080271e8 <__match>:
 80271e8:	b530      	push	{r4, r5, lr}
 80271ea:	6803      	ldr	r3, [r0, #0]
 80271ec:	3301      	adds	r3, #1
 80271ee:	f811 4b01 	ldrb.w	r4, [r1], #1
 80271f2:	b914      	cbnz	r4, 80271fa <__match+0x12>
 80271f4:	6003      	str	r3, [r0, #0]
 80271f6:	2001      	movs	r0, #1
 80271f8:	bd30      	pop	{r4, r5, pc}
 80271fa:	f813 2b01 	ldrb.w	r2, [r3], #1
 80271fe:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 8027202:	2d19      	cmp	r5, #25
 8027204:	bf98      	it	ls
 8027206:	3220      	addls	r2, #32
 8027208:	42a2      	cmp	r2, r4
 802720a:	d0f0      	beq.n	80271ee <__match+0x6>
 802720c:	2000      	movs	r0, #0
 802720e:	e7f3      	b.n	80271f8 <__match+0x10>

08027210 <__hexnan>:
 8027210:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8027214:	680b      	ldr	r3, [r1, #0]
 8027216:	115e      	asrs	r6, r3, #5
 8027218:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 802721c:	f013 031f 	ands.w	r3, r3, #31
 8027220:	b087      	sub	sp, #28
 8027222:	bf18      	it	ne
 8027224:	3604      	addne	r6, #4
 8027226:	2500      	movs	r5, #0
 8027228:	1f37      	subs	r7, r6, #4
 802722a:	4690      	mov	r8, r2
 802722c:	6802      	ldr	r2, [r0, #0]
 802722e:	9301      	str	r3, [sp, #4]
 8027230:	4682      	mov	sl, r0
 8027232:	f846 5c04 	str.w	r5, [r6, #-4]
 8027236:	46b9      	mov	r9, r7
 8027238:	463c      	mov	r4, r7
 802723a:	9502      	str	r5, [sp, #8]
 802723c:	46ab      	mov	fp, r5
 802723e:	7851      	ldrb	r1, [r2, #1]
 8027240:	1c53      	adds	r3, r2, #1
 8027242:	9303      	str	r3, [sp, #12]
 8027244:	b341      	cbz	r1, 8027298 <__hexnan+0x88>
 8027246:	4608      	mov	r0, r1
 8027248:	9205      	str	r2, [sp, #20]
 802724a:	9104      	str	r1, [sp, #16]
 802724c:	f7ff fd5f 	bl	8026d0e <__hexdig_fun>
 8027250:	2800      	cmp	r0, #0
 8027252:	d14f      	bne.n	80272f4 <__hexnan+0xe4>
 8027254:	9904      	ldr	r1, [sp, #16]
 8027256:	9a05      	ldr	r2, [sp, #20]
 8027258:	2920      	cmp	r1, #32
 802725a:	d818      	bhi.n	802728e <__hexnan+0x7e>
 802725c:	9b02      	ldr	r3, [sp, #8]
 802725e:	459b      	cmp	fp, r3
 8027260:	dd13      	ble.n	802728a <__hexnan+0x7a>
 8027262:	454c      	cmp	r4, r9
 8027264:	d206      	bcs.n	8027274 <__hexnan+0x64>
 8027266:	2d07      	cmp	r5, #7
 8027268:	dc04      	bgt.n	8027274 <__hexnan+0x64>
 802726a:	462a      	mov	r2, r5
 802726c:	4649      	mov	r1, r9
 802726e:	4620      	mov	r0, r4
 8027270:	f7ff ffa8 	bl	80271c4 <L_shift>
 8027274:	4544      	cmp	r4, r8
 8027276:	d950      	bls.n	802731a <__hexnan+0x10a>
 8027278:	2300      	movs	r3, #0
 802727a:	f1a4 0904 	sub.w	r9, r4, #4
 802727e:	f844 3c04 	str.w	r3, [r4, #-4]
 8027282:	f8cd b008 	str.w	fp, [sp, #8]
 8027286:	464c      	mov	r4, r9
 8027288:	461d      	mov	r5, r3
 802728a:	9a03      	ldr	r2, [sp, #12]
 802728c:	e7d7      	b.n	802723e <__hexnan+0x2e>
 802728e:	2929      	cmp	r1, #41	; 0x29
 8027290:	d156      	bne.n	8027340 <__hexnan+0x130>
 8027292:	3202      	adds	r2, #2
 8027294:	f8ca 2000 	str.w	r2, [sl]
 8027298:	f1bb 0f00 	cmp.w	fp, #0
 802729c:	d050      	beq.n	8027340 <__hexnan+0x130>
 802729e:	454c      	cmp	r4, r9
 80272a0:	d206      	bcs.n	80272b0 <__hexnan+0xa0>
 80272a2:	2d07      	cmp	r5, #7
 80272a4:	dc04      	bgt.n	80272b0 <__hexnan+0xa0>
 80272a6:	462a      	mov	r2, r5
 80272a8:	4649      	mov	r1, r9
 80272aa:	4620      	mov	r0, r4
 80272ac:	f7ff ff8a 	bl	80271c4 <L_shift>
 80272b0:	4544      	cmp	r4, r8
 80272b2:	d934      	bls.n	802731e <__hexnan+0x10e>
 80272b4:	f1a8 0204 	sub.w	r2, r8, #4
 80272b8:	4623      	mov	r3, r4
 80272ba:	f853 1b04 	ldr.w	r1, [r3], #4
 80272be:	f842 1f04 	str.w	r1, [r2, #4]!
 80272c2:	429f      	cmp	r7, r3
 80272c4:	d2f9      	bcs.n	80272ba <__hexnan+0xaa>
 80272c6:	1b3b      	subs	r3, r7, r4
 80272c8:	f023 0303 	bic.w	r3, r3, #3
 80272cc:	3304      	adds	r3, #4
 80272ce:	3401      	adds	r4, #1
 80272d0:	3e03      	subs	r6, #3
 80272d2:	42b4      	cmp	r4, r6
 80272d4:	bf88      	it	hi
 80272d6:	2304      	movhi	r3, #4
 80272d8:	4443      	add	r3, r8
 80272da:	2200      	movs	r2, #0
 80272dc:	f843 2b04 	str.w	r2, [r3], #4
 80272e0:	429f      	cmp	r7, r3
 80272e2:	d2fb      	bcs.n	80272dc <__hexnan+0xcc>
 80272e4:	683b      	ldr	r3, [r7, #0]
 80272e6:	b91b      	cbnz	r3, 80272f0 <__hexnan+0xe0>
 80272e8:	4547      	cmp	r7, r8
 80272ea:	d127      	bne.n	802733c <__hexnan+0x12c>
 80272ec:	2301      	movs	r3, #1
 80272ee:	603b      	str	r3, [r7, #0]
 80272f0:	2005      	movs	r0, #5
 80272f2:	e026      	b.n	8027342 <__hexnan+0x132>
 80272f4:	3501      	adds	r5, #1
 80272f6:	2d08      	cmp	r5, #8
 80272f8:	f10b 0b01 	add.w	fp, fp, #1
 80272fc:	dd06      	ble.n	802730c <__hexnan+0xfc>
 80272fe:	4544      	cmp	r4, r8
 8027300:	d9c3      	bls.n	802728a <__hexnan+0x7a>
 8027302:	2300      	movs	r3, #0
 8027304:	f844 3c04 	str.w	r3, [r4, #-4]
 8027308:	2501      	movs	r5, #1
 802730a:	3c04      	subs	r4, #4
 802730c:	6822      	ldr	r2, [r4, #0]
 802730e:	f000 000f 	and.w	r0, r0, #15
 8027312:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 8027316:	6022      	str	r2, [r4, #0]
 8027318:	e7b7      	b.n	802728a <__hexnan+0x7a>
 802731a:	2508      	movs	r5, #8
 802731c:	e7b5      	b.n	802728a <__hexnan+0x7a>
 802731e:	9b01      	ldr	r3, [sp, #4]
 8027320:	2b00      	cmp	r3, #0
 8027322:	d0df      	beq.n	80272e4 <__hexnan+0xd4>
 8027324:	f04f 32ff 	mov.w	r2, #4294967295
 8027328:	f1c3 0320 	rsb	r3, r3, #32
 802732c:	fa22 f303 	lsr.w	r3, r2, r3
 8027330:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8027334:	401a      	ands	r2, r3
 8027336:	f846 2c04 	str.w	r2, [r6, #-4]
 802733a:	e7d3      	b.n	80272e4 <__hexnan+0xd4>
 802733c:	3f04      	subs	r7, #4
 802733e:	e7d1      	b.n	80272e4 <__hexnan+0xd4>
 8027340:	2004      	movs	r0, #4
 8027342:	b007      	add	sp, #28
 8027344:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08027348 <_localeconv_r>:
 8027348:	4800      	ldr	r0, [pc, #0]	; (802734c <_localeconv_r+0x4>)
 802734a:	4770      	bx	lr
 802734c:	20000260 	.word	0x20000260

08027350 <__retarget_lock_init_recursive>:
 8027350:	4770      	bx	lr

08027352 <__retarget_lock_acquire_recursive>:
 8027352:	4770      	bx	lr

08027354 <__retarget_lock_release_recursive>:
 8027354:	4770      	bx	lr

08027356 <__swhatbuf_r>:
 8027356:	b570      	push	{r4, r5, r6, lr}
 8027358:	460e      	mov	r6, r1
 802735a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 802735e:	2900      	cmp	r1, #0
 8027360:	b096      	sub	sp, #88	; 0x58
 8027362:	4614      	mov	r4, r2
 8027364:	461d      	mov	r5, r3
 8027366:	da08      	bge.n	802737a <__swhatbuf_r+0x24>
 8027368:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 802736c:	2200      	movs	r2, #0
 802736e:	602a      	str	r2, [r5, #0]
 8027370:	061a      	lsls	r2, r3, #24
 8027372:	d410      	bmi.n	8027396 <__swhatbuf_r+0x40>
 8027374:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8027378:	e00e      	b.n	8027398 <__swhatbuf_r+0x42>
 802737a:	466a      	mov	r2, sp
 802737c:	f000 ff64 	bl	8028248 <_fstat_r>
 8027380:	2800      	cmp	r0, #0
 8027382:	dbf1      	blt.n	8027368 <__swhatbuf_r+0x12>
 8027384:	9a01      	ldr	r2, [sp, #4]
 8027386:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 802738a:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 802738e:	425a      	negs	r2, r3
 8027390:	415a      	adcs	r2, r3
 8027392:	602a      	str	r2, [r5, #0]
 8027394:	e7ee      	b.n	8027374 <__swhatbuf_r+0x1e>
 8027396:	2340      	movs	r3, #64	; 0x40
 8027398:	2000      	movs	r0, #0
 802739a:	6023      	str	r3, [r4, #0]
 802739c:	b016      	add	sp, #88	; 0x58
 802739e:	bd70      	pop	{r4, r5, r6, pc}

080273a0 <__smakebuf_r>:
 80273a0:	898b      	ldrh	r3, [r1, #12]
 80273a2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80273a4:	079d      	lsls	r5, r3, #30
 80273a6:	4606      	mov	r6, r0
 80273a8:	460c      	mov	r4, r1
 80273aa:	d507      	bpl.n	80273bc <__smakebuf_r+0x1c>
 80273ac:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80273b0:	6023      	str	r3, [r4, #0]
 80273b2:	6123      	str	r3, [r4, #16]
 80273b4:	2301      	movs	r3, #1
 80273b6:	6163      	str	r3, [r4, #20]
 80273b8:	b002      	add	sp, #8
 80273ba:	bd70      	pop	{r4, r5, r6, pc}
 80273bc:	ab01      	add	r3, sp, #4
 80273be:	466a      	mov	r2, sp
 80273c0:	f7ff ffc9 	bl	8027356 <__swhatbuf_r>
 80273c4:	9900      	ldr	r1, [sp, #0]
 80273c6:	4605      	mov	r5, r0
 80273c8:	4630      	mov	r0, r6
 80273ca:	f7fc ff33 	bl	8024234 <_malloc_r>
 80273ce:	b948      	cbnz	r0, 80273e4 <__smakebuf_r+0x44>
 80273d0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80273d4:	059a      	lsls	r2, r3, #22
 80273d6:	d4ef      	bmi.n	80273b8 <__smakebuf_r+0x18>
 80273d8:	f023 0303 	bic.w	r3, r3, #3
 80273dc:	f043 0302 	orr.w	r3, r3, #2
 80273e0:	81a3      	strh	r3, [r4, #12]
 80273e2:	e7e3      	b.n	80273ac <__smakebuf_r+0xc>
 80273e4:	4b0d      	ldr	r3, [pc, #52]	; (802741c <__smakebuf_r+0x7c>)
 80273e6:	62b3      	str	r3, [r6, #40]	; 0x28
 80273e8:	89a3      	ldrh	r3, [r4, #12]
 80273ea:	6020      	str	r0, [r4, #0]
 80273ec:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80273f0:	81a3      	strh	r3, [r4, #12]
 80273f2:	9b00      	ldr	r3, [sp, #0]
 80273f4:	6163      	str	r3, [r4, #20]
 80273f6:	9b01      	ldr	r3, [sp, #4]
 80273f8:	6120      	str	r0, [r4, #16]
 80273fa:	b15b      	cbz	r3, 8027414 <__smakebuf_r+0x74>
 80273fc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8027400:	4630      	mov	r0, r6
 8027402:	f000 ff33 	bl	802826c <_isatty_r>
 8027406:	b128      	cbz	r0, 8027414 <__smakebuf_r+0x74>
 8027408:	89a3      	ldrh	r3, [r4, #12]
 802740a:	f023 0303 	bic.w	r3, r3, #3
 802740e:	f043 0301 	orr.w	r3, r3, #1
 8027412:	81a3      	strh	r3, [r4, #12]
 8027414:	89a0      	ldrh	r0, [r4, #12]
 8027416:	4305      	orrs	r5, r0
 8027418:	81a5      	strh	r5, [r4, #12]
 802741a:	e7cd      	b.n	80273b8 <__smakebuf_r+0x18>
 802741c:	08026ac9 	.word	0x08026ac9

08027420 <__ascii_mbtowc>:
 8027420:	b082      	sub	sp, #8
 8027422:	b901      	cbnz	r1, 8027426 <__ascii_mbtowc+0x6>
 8027424:	a901      	add	r1, sp, #4
 8027426:	b142      	cbz	r2, 802743a <__ascii_mbtowc+0x1a>
 8027428:	b14b      	cbz	r3, 802743e <__ascii_mbtowc+0x1e>
 802742a:	7813      	ldrb	r3, [r2, #0]
 802742c:	600b      	str	r3, [r1, #0]
 802742e:	7812      	ldrb	r2, [r2, #0]
 8027430:	1e10      	subs	r0, r2, #0
 8027432:	bf18      	it	ne
 8027434:	2001      	movne	r0, #1
 8027436:	b002      	add	sp, #8
 8027438:	4770      	bx	lr
 802743a:	4610      	mov	r0, r2
 802743c:	e7fb      	b.n	8027436 <__ascii_mbtowc+0x16>
 802743e:	f06f 0001 	mvn.w	r0, #1
 8027442:	e7f8      	b.n	8027436 <__ascii_mbtowc+0x16>

08027444 <__malloc_lock>:
 8027444:	4801      	ldr	r0, [pc, #4]	; (802744c <__malloc_lock+0x8>)
 8027446:	f7ff bf84 	b.w	8027352 <__retarget_lock_acquire_recursive>
 802744a:	bf00      	nop
 802744c:	2000d3cc 	.word	0x2000d3cc

08027450 <__malloc_unlock>:
 8027450:	4801      	ldr	r0, [pc, #4]	; (8027458 <__malloc_unlock+0x8>)
 8027452:	f7ff bf7f 	b.w	8027354 <__retarget_lock_release_recursive>
 8027456:	bf00      	nop
 8027458:	2000d3cc 	.word	0x2000d3cc

0802745c <_Balloc>:
 802745c:	b570      	push	{r4, r5, r6, lr}
 802745e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8027460:	4604      	mov	r4, r0
 8027462:	460d      	mov	r5, r1
 8027464:	b976      	cbnz	r6, 8027484 <_Balloc+0x28>
 8027466:	2010      	movs	r0, #16
 8027468:	f7fc fe52 	bl	8024110 <malloc>
 802746c:	4602      	mov	r2, r0
 802746e:	6260      	str	r0, [r4, #36]	; 0x24
 8027470:	b920      	cbnz	r0, 802747c <_Balloc+0x20>
 8027472:	4b18      	ldr	r3, [pc, #96]	; (80274d4 <_Balloc+0x78>)
 8027474:	4818      	ldr	r0, [pc, #96]	; (80274d8 <_Balloc+0x7c>)
 8027476:	2166      	movs	r1, #102	; 0x66
 8027478:	f000 fea6 	bl	80281c8 <__assert_func>
 802747c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8027480:	6006      	str	r6, [r0, #0]
 8027482:	60c6      	str	r6, [r0, #12]
 8027484:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8027486:	68f3      	ldr	r3, [r6, #12]
 8027488:	b183      	cbz	r3, 80274ac <_Balloc+0x50>
 802748a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 802748c:	68db      	ldr	r3, [r3, #12]
 802748e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8027492:	b9b8      	cbnz	r0, 80274c4 <_Balloc+0x68>
 8027494:	2101      	movs	r1, #1
 8027496:	fa01 f605 	lsl.w	r6, r1, r5
 802749a:	1d72      	adds	r2, r6, #5
 802749c:	0092      	lsls	r2, r2, #2
 802749e:	4620      	mov	r0, r4
 80274a0:	f000 fc9d 	bl	8027dde <_calloc_r>
 80274a4:	b160      	cbz	r0, 80274c0 <_Balloc+0x64>
 80274a6:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80274aa:	e00e      	b.n	80274ca <_Balloc+0x6e>
 80274ac:	2221      	movs	r2, #33	; 0x21
 80274ae:	2104      	movs	r1, #4
 80274b0:	4620      	mov	r0, r4
 80274b2:	f000 fc94 	bl	8027dde <_calloc_r>
 80274b6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80274b8:	60f0      	str	r0, [r6, #12]
 80274ba:	68db      	ldr	r3, [r3, #12]
 80274bc:	2b00      	cmp	r3, #0
 80274be:	d1e4      	bne.n	802748a <_Balloc+0x2e>
 80274c0:	2000      	movs	r0, #0
 80274c2:	bd70      	pop	{r4, r5, r6, pc}
 80274c4:	6802      	ldr	r2, [r0, #0]
 80274c6:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80274ca:	2300      	movs	r3, #0
 80274cc:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80274d0:	e7f7      	b.n	80274c2 <_Balloc+0x66>
 80274d2:	bf00      	nop
 80274d4:	08036d46 	.word	0x08036d46
 80274d8:	08036ea8 	.word	0x08036ea8

080274dc <_Bfree>:
 80274dc:	b570      	push	{r4, r5, r6, lr}
 80274de:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80274e0:	4605      	mov	r5, r0
 80274e2:	460c      	mov	r4, r1
 80274e4:	b976      	cbnz	r6, 8027504 <_Bfree+0x28>
 80274e6:	2010      	movs	r0, #16
 80274e8:	f7fc fe12 	bl	8024110 <malloc>
 80274ec:	4602      	mov	r2, r0
 80274ee:	6268      	str	r0, [r5, #36]	; 0x24
 80274f0:	b920      	cbnz	r0, 80274fc <_Bfree+0x20>
 80274f2:	4b09      	ldr	r3, [pc, #36]	; (8027518 <_Bfree+0x3c>)
 80274f4:	4809      	ldr	r0, [pc, #36]	; (802751c <_Bfree+0x40>)
 80274f6:	218a      	movs	r1, #138	; 0x8a
 80274f8:	f000 fe66 	bl	80281c8 <__assert_func>
 80274fc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8027500:	6006      	str	r6, [r0, #0]
 8027502:	60c6      	str	r6, [r0, #12]
 8027504:	b13c      	cbz	r4, 8027516 <_Bfree+0x3a>
 8027506:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8027508:	6862      	ldr	r2, [r4, #4]
 802750a:	68db      	ldr	r3, [r3, #12]
 802750c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8027510:	6021      	str	r1, [r4, #0]
 8027512:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8027516:	bd70      	pop	{r4, r5, r6, pc}
 8027518:	08036d46 	.word	0x08036d46
 802751c:	08036ea8 	.word	0x08036ea8

08027520 <__multadd>:
 8027520:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8027524:	690d      	ldr	r5, [r1, #16]
 8027526:	4607      	mov	r7, r0
 8027528:	460c      	mov	r4, r1
 802752a:	461e      	mov	r6, r3
 802752c:	f101 0c14 	add.w	ip, r1, #20
 8027530:	2000      	movs	r0, #0
 8027532:	f8dc 3000 	ldr.w	r3, [ip]
 8027536:	b299      	uxth	r1, r3
 8027538:	fb02 6101 	mla	r1, r2, r1, r6
 802753c:	0c1e      	lsrs	r6, r3, #16
 802753e:	0c0b      	lsrs	r3, r1, #16
 8027540:	fb02 3306 	mla	r3, r2, r6, r3
 8027544:	b289      	uxth	r1, r1
 8027546:	3001      	adds	r0, #1
 8027548:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 802754c:	4285      	cmp	r5, r0
 802754e:	f84c 1b04 	str.w	r1, [ip], #4
 8027552:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8027556:	dcec      	bgt.n	8027532 <__multadd+0x12>
 8027558:	b30e      	cbz	r6, 802759e <__multadd+0x7e>
 802755a:	68a3      	ldr	r3, [r4, #8]
 802755c:	42ab      	cmp	r3, r5
 802755e:	dc19      	bgt.n	8027594 <__multadd+0x74>
 8027560:	6861      	ldr	r1, [r4, #4]
 8027562:	4638      	mov	r0, r7
 8027564:	3101      	adds	r1, #1
 8027566:	f7ff ff79 	bl	802745c <_Balloc>
 802756a:	4680      	mov	r8, r0
 802756c:	b928      	cbnz	r0, 802757a <__multadd+0x5a>
 802756e:	4602      	mov	r2, r0
 8027570:	4b0c      	ldr	r3, [pc, #48]	; (80275a4 <__multadd+0x84>)
 8027572:	480d      	ldr	r0, [pc, #52]	; (80275a8 <__multadd+0x88>)
 8027574:	21b5      	movs	r1, #181	; 0xb5
 8027576:	f000 fe27 	bl	80281c8 <__assert_func>
 802757a:	6922      	ldr	r2, [r4, #16]
 802757c:	3202      	adds	r2, #2
 802757e:	f104 010c 	add.w	r1, r4, #12
 8027582:	0092      	lsls	r2, r2, #2
 8027584:	300c      	adds	r0, #12
 8027586:	f7fc fdd3 	bl	8024130 <memcpy>
 802758a:	4621      	mov	r1, r4
 802758c:	4638      	mov	r0, r7
 802758e:	f7ff ffa5 	bl	80274dc <_Bfree>
 8027592:	4644      	mov	r4, r8
 8027594:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8027598:	3501      	adds	r5, #1
 802759a:	615e      	str	r6, [r3, #20]
 802759c:	6125      	str	r5, [r4, #16]
 802759e:	4620      	mov	r0, r4
 80275a0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80275a4:	08036db8 	.word	0x08036db8
 80275a8:	08036ea8 	.word	0x08036ea8

080275ac <__s2b>:
 80275ac:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80275b0:	460c      	mov	r4, r1
 80275b2:	4615      	mov	r5, r2
 80275b4:	461f      	mov	r7, r3
 80275b6:	2209      	movs	r2, #9
 80275b8:	3308      	adds	r3, #8
 80275ba:	4606      	mov	r6, r0
 80275bc:	fb93 f3f2 	sdiv	r3, r3, r2
 80275c0:	2100      	movs	r1, #0
 80275c2:	2201      	movs	r2, #1
 80275c4:	429a      	cmp	r2, r3
 80275c6:	db09      	blt.n	80275dc <__s2b+0x30>
 80275c8:	4630      	mov	r0, r6
 80275ca:	f7ff ff47 	bl	802745c <_Balloc>
 80275ce:	b940      	cbnz	r0, 80275e2 <__s2b+0x36>
 80275d0:	4602      	mov	r2, r0
 80275d2:	4b19      	ldr	r3, [pc, #100]	; (8027638 <__s2b+0x8c>)
 80275d4:	4819      	ldr	r0, [pc, #100]	; (802763c <__s2b+0x90>)
 80275d6:	21ce      	movs	r1, #206	; 0xce
 80275d8:	f000 fdf6 	bl	80281c8 <__assert_func>
 80275dc:	0052      	lsls	r2, r2, #1
 80275de:	3101      	adds	r1, #1
 80275e0:	e7f0      	b.n	80275c4 <__s2b+0x18>
 80275e2:	9b08      	ldr	r3, [sp, #32]
 80275e4:	6143      	str	r3, [r0, #20]
 80275e6:	2d09      	cmp	r5, #9
 80275e8:	f04f 0301 	mov.w	r3, #1
 80275ec:	6103      	str	r3, [r0, #16]
 80275ee:	dd16      	ble.n	802761e <__s2b+0x72>
 80275f0:	f104 0909 	add.w	r9, r4, #9
 80275f4:	46c8      	mov	r8, r9
 80275f6:	442c      	add	r4, r5
 80275f8:	f818 3b01 	ldrb.w	r3, [r8], #1
 80275fc:	4601      	mov	r1, r0
 80275fe:	3b30      	subs	r3, #48	; 0x30
 8027600:	220a      	movs	r2, #10
 8027602:	4630      	mov	r0, r6
 8027604:	f7ff ff8c 	bl	8027520 <__multadd>
 8027608:	45a0      	cmp	r8, r4
 802760a:	d1f5      	bne.n	80275f8 <__s2b+0x4c>
 802760c:	f1a5 0408 	sub.w	r4, r5, #8
 8027610:	444c      	add	r4, r9
 8027612:	1b2d      	subs	r5, r5, r4
 8027614:	1963      	adds	r3, r4, r5
 8027616:	42bb      	cmp	r3, r7
 8027618:	db04      	blt.n	8027624 <__s2b+0x78>
 802761a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 802761e:	340a      	adds	r4, #10
 8027620:	2509      	movs	r5, #9
 8027622:	e7f6      	b.n	8027612 <__s2b+0x66>
 8027624:	f814 3b01 	ldrb.w	r3, [r4], #1
 8027628:	4601      	mov	r1, r0
 802762a:	3b30      	subs	r3, #48	; 0x30
 802762c:	220a      	movs	r2, #10
 802762e:	4630      	mov	r0, r6
 8027630:	f7ff ff76 	bl	8027520 <__multadd>
 8027634:	e7ee      	b.n	8027614 <__s2b+0x68>
 8027636:	bf00      	nop
 8027638:	08036db8 	.word	0x08036db8
 802763c:	08036ea8 	.word	0x08036ea8

08027640 <__hi0bits>:
 8027640:	0c03      	lsrs	r3, r0, #16
 8027642:	041b      	lsls	r3, r3, #16
 8027644:	b9d3      	cbnz	r3, 802767c <__hi0bits+0x3c>
 8027646:	0400      	lsls	r0, r0, #16
 8027648:	2310      	movs	r3, #16
 802764a:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 802764e:	bf04      	itt	eq
 8027650:	0200      	lsleq	r0, r0, #8
 8027652:	3308      	addeq	r3, #8
 8027654:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8027658:	bf04      	itt	eq
 802765a:	0100      	lsleq	r0, r0, #4
 802765c:	3304      	addeq	r3, #4
 802765e:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8027662:	bf04      	itt	eq
 8027664:	0080      	lsleq	r0, r0, #2
 8027666:	3302      	addeq	r3, #2
 8027668:	2800      	cmp	r0, #0
 802766a:	db05      	blt.n	8027678 <__hi0bits+0x38>
 802766c:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8027670:	f103 0301 	add.w	r3, r3, #1
 8027674:	bf08      	it	eq
 8027676:	2320      	moveq	r3, #32
 8027678:	4618      	mov	r0, r3
 802767a:	4770      	bx	lr
 802767c:	2300      	movs	r3, #0
 802767e:	e7e4      	b.n	802764a <__hi0bits+0xa>

08027680 <__lo0bits>:
 8027680:	6803      	ldr	r3, [r0, #0]
 8027682:	f013 0207 	ands.w	r2, r3, #7
 8027686:	4601      	mov	r1, r0
 8027688:	d00b      	beq.n	80276a2 <__lo0bits+0x22>
 802768a:	07da      	lsls	r2, r3, #31
 802768c:	d423      	bmi.n	80276d6 <__lo0bits+0x56>
 802768e:	0798      	lsls	r0, r3, #30
 8027690:	bf49      	itett	mi
 8027692:	085b      	lsrmi	r3, r3, #1
 8027694:	089b      	lsrpl	r3, r3, #2
 8027696:	2001      	movmi	r0, #1
 8027698:	600b      	strmi	r3, [r1, #0]
 802769a:	bf5c      	itt	pl
 802769c:	600b      	strpl	r3, [r1, #0]
 802769e:	2002      	movpl	r0, #2
 80276a0:	4770      	bx	lr
 80276a2:	b298      	uxth	r0, r3
 80276a4:	b9a8      	cbnz	r0, 80276d2 <__lo0bits+0x52>
 80276a6:	0c1b      	lsrs	r3, r3, #16
 80276a8:	2010      	movs	r0, #16
 80276aa:	b2da      	uxtb	r2, r3
 80276ac:	b90a      	cbnz	r2, 80276b2 <__lo0bits+0x32>
 80276ae:	3008      	adds	r0, #8
 80276b0:	0a1b      	lsrs	r3, r3, #8
 80276b2:	071a      	lsls	r2, r3, #28
 80276b4:	bf04      	itt	eq
 80276b6:	091b      	lsreq	r3, r3, #4
 80276b8:	3004      	addeq	r0, #4
 80276ba:	079a      	lsls	r2, r3, #30
 80276bc:	bf04      	itt	eq
 80276be:	089b      	lsreq	r3, r3, #2
 80276c0:	3002      	addeq	r0, #2
 80276c2:	07da      	lsls	r2, r3, #31
 80276c4:	d403      	bmi.n	80276ce <__lo0bits+0x4e>
 80276c6:	085b      	lsrs	r3, r3, #1
 80276c8:	f100 0001 	add.w	r0, r0, #1
 80276cc:	d005      	beq.n	80276da <__lo0bits+0x5a>
 80276ce:	600b      	str	r3, [r1, #0]
 80276d0:	4770      	bx	lr
 80276d2:	4610      	mov	r0, r2
 80276d4:	e7e9      	b.n	80276aa <__lo0bits+0x2a>
 80276d6:	2000      	movs	r0, #0
 80276d8:	4770      	bx	lr
 80276da:	2020      	movs	r0, #32
 80276dc:	4770      	bx	lr
	...

080276e0 <__i2b>:
 80276e0:	b510      	push	{r4, lr}
 80276e2:	460c      	mov	r4, r1
 80276e4:	2101      	movs	r1, #1
 80276e6:	f7ff feb9 	bl	802745c <_Balloc>
 80276ea:	4602      	mov	r2, r0
 80276ec:	b928      	cbnz	r0, 80276fa <__i2b+0x1a>
 80276ee:	4b05      	ldr	r3, [pc, #20]	; (8027704 <__i2b+0x24>)
 80276f0:	4805      	ldr	r0, [pc, #20]	; (8027708 <__i2b+0x28>)
 80276f2:	f44f 71a0 	mov.w	r1, #320	; 0x140
 80276f6:	f000 fd67 	bl	80281c8 <__assert_func>
 80276fa:	2301      	movs	r3, #1
 80276fc:	6144      	str	r4, [r0, #20]
 80276fe:	6103      	str	r3, [r0, #16]
 8027700:	bd10      	pop	{r4, pc}
 8027702:	bf00      	nop
 8027704:	08036db8 	.word	0x08036db8
 8027708:	08036ea8 	.word	0x08036ea8

0802770c <__multiply>:
 802770c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8027710:	4691      	mov	r9, r2
 8027712:	690a      	ldr	r2, [r1, #16]
 8027714:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8027718:	429a      	cmp	r2, r3
 802771a:	bfb8      	it	lt
 802771c:	460b      	movlt	r3, r1
 802771e:	460c      	mov	r4, r1
 8027720:	bfbc      	itt	lt
 8027722:	464c      	movlt	r4, r9
 8027724:	4699      	movlt	r9, r3
 8027726:	6927      	ldr	r7, [r4, #16]
 8027728:	f8d9 a010 	ldr.w	sl, [r9, #16]
 802772c:	68a3      	ldr	r3, [r4, #8]
 802772e:	6861      	ldr	r1, [r4, #4]
 8027730:	eb07 060a 	add.w	r6, r7, sl
 8027734:	42b3      	cmp	r3, r6
 8027736:	b085      	sub	sp, #20
 8027738:	bfb8      	it	lt
 802773a:	3101      	addlt	r1, #1
 802773c:	f7ff fe8e 	bl	802745c <_Balloc>
 8027740:	b930      	cbnz	r0, 8027750 <__multiply+0x44>
 8027742:	4602      	mov	r2, r0
 8027744:	4b44      	ldr	r3, [pc, #272]	; (8027858 <__multiply+0x14c>)
 8027746:	4845      	ldr	r0, [pc, #276]	; (802785c <__multiply+0x150>)
 8027748:	f240 115d 	movw	r1, #349	; 0x15d
 802774c:	f000 fd3c 	bl	80281c8 <__assert_func>
 8027750:	f100 0514 	add.w	r5, r0, #20
 8027754:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8027758:	462b      	mov	r3, r5
 802775a:	2200      	movs	r2, #0
 802775c:	4543      	cmp	r3, r8
 802775e:	d321      	bcc.n	80277a4 <__multiply+0x98>
 8027760:	f104 0314 	add.w	r3, r4, #20
 8027764:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8027768:	f109 0314 	add.w	r3, r9, #20
 802776c:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8027770:	9202      	str	r2, [sp, #8]
 8027772:	1b3a      	subs	r2, r7, r4
 8027774:	3a15      	subs	r2, #21
 8027776:	f022 0203 	bic.w	r2, r2, #3
 802777a:	3204      	adds	r2, #4
 802777c:	f104 0115 	add.w	r1, r4, #21
 8027780:	428f      	cmp	r7, r1
 8027782:	bf38      	it	cc
 8027784:	2204      	movcc	r2, #4
 8027786:	9201      	str	r2, [sp, #4]
 8027788:	9a02      	ldr	r2, [sp, #8]
 802778a:	9303      	str	r3, [sp, #12]
 802778c:	429a      	cmp	r2, r3
 802778e:	d80c      	bhi.n	80277aa <__multiply+0x9e>
 8027790:	2e00      	cmp	r6, #0
 8027792:	dd03      	ble.n	802779c <__multiply+0x90>
 8027794:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8027798:	2b00      	cmp	r3, #0
 802779a:	d05a      	beq.n	8027852 <__multiply+0x146>
 802779c:	6106      	str	r6, [r0, #16]
 802779e:	b005      	add	sp, #20
 80277a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80277a4:	f843 2b04 	str.w	r2, [r3], #4
 80277a8:	e7d8      	b.n	802775c <__multiply+0x50>
 80277aa:	f8b3 a000 	ldrh.w	sl, [r3]
 80277ae:	f1ba 0f00 	cmp.w	sl, #0
 80277b2:	d024      	beq.n	80277fe <__multiply+0xf2>
 80277b4:	f104 0e14 	add.w	lr, r4, #20
 80277b8:	46a9      	mov	r9, r5
 80277ba:	f04f 0c00 	mov.w	ip, #0
 80277be:	f85e 2b04 	ldr.w	r2, [lr], #4
 80277c2:	f8d9 1000 	ldr.w	r1, [r9]
 80277c6:	fa1f fb82 	uxth.w	fp, r2
 80277ca:	b289      	uxth	r1, r1
 80277cc:	fb0a 110b 	mla	r1, sl, fp, r1
 80277d0:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 80277d4:	f8d9 2000 	ldr.w	r2, [r9]
 80277d8:	4461      	add	r1, ip
 80277da:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80277de:	fb0a c20b 	mla	r2, sl, fp, ip
 80277e2:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 80277e6:	b289      	uxth	r1, r1
 80277e8:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 80277ec:	4577      	cmp	r7, lr
 80277ee:	f849 1b04 	str.w	r1, [r9], #4
 80277f2:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80277f6:	d8e2      	bhi.n	80277be <__multiply+0xb2>
 80277f8:	9a01      	ldr	r2, [sp, #4]
 80277fa:	f845 c002 	str.w	ip, [r5, r2]
 80277fe:	9a03      	ldr	r2, [sp, #12]
 8027800:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8027804:	3304      	adds	r3, #4
 8027806:	f1b9 0f00 	cmp.w	r9, #0
 802780a:	d020      	beq.n	802784e <__multiply+0x142>
 802780c:	6829      	ldr	r1, [r5, #0]
 802780e:	f104 0c14 	add.w	ip, r4, #20
 8027812:	46ae      	mov	lr, r5
 8027814:	f04f 0a00 	mov.w	sl, #0
 8027818:	f8bc b000 	ldrh.w	fp, [ip]
 802781c:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8027820:	fb09 220b 	mla	r2, r9, fp, r2
 8027824:	4492      	add	sl, r2
 8027826:	b289      	uxth	r1, r1
 8027828:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 802782c:	f84e 1b04 	str.w	r1, [lr], #4
 8027830:	f85c 2b04 	ldr.w	r2, [ip], #4
 8027834:	f8be 1000 	ldrh.w	r1, [lr]
 8027838:	0c12      	lsrs	r2, r2, #16
 802783a:	fb09 1102 	mla	r1, r9, r2, r1
 802783e:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 8027842:	4567      	cmp	r7, ip
 8027844:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8027848:	d8e6      	bhi.n	8027818 <__multiply+0x10c>
 802784a:	9a01      	ldr	r2, [sp, #4]
 802784c:	50a9      	str	r1, [r5, r2]
 802784e:	3504      	adds	r5, #4
 8027850:	e79a      	b.n	8027788 <__multiply+0x7c>
 8027852:	3e01      	subs	r6, #1
 8027854:	e79c      	b.n	8027790 <__multiply+0x84>
 8027856:	bf00      	nop
 8027858:	08036db8 	.word	0x08036db8
 802785c:	08036ea8 	.word	0x08036ea8

08027860 <__pow5mult>:
 8027860:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8027864:	4615      	mov	r5, r2
 8027866:	f012 0203 	ands.w	r2, r2, #3
 802786a:	4606      	mov	r6, r0
 802786c:	460f      	mov	r7, r1
 802786e:	d007      	beq.n	8027880 <__pow5mult+0x20>
 8027870:	4c25      	ldr	r4, [pc, #148]	; (8027908 <__pow5mult+0xa8>)
 8027872:	3a01      	subs	r2, #1
 8027874:	2300      	movs	r3, #0
 8027876:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 802787a:	f7ff fe51 	bl	8027520 <__multadd>
 802787e:	4607      	mov	r7, r0
 8027880:	10ad      	asrs	r5, r5, #2
 8027882:	d03d      	beq.n	8027900 <__pow5mult+0xa0>
 8027884:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8027886:	b97c      	cbnz	r4, 80278a8 <__pow5mult+0x48>
 8027888:	2010      	movs	r0, #16
 802788a:	f7fc fc41 	bl	8024110 <malloc>
 802788e:	4602      	mov	r2, r0
 8027890:	6270      	str	r0, [r6, #36]	; 0x24
 8027892:	b928      	cbnz	r0, 80278a0 <__pow5mult+0x40>
 8027894:	4b1d      	ldr	r3, [pc, #116]	; (802790c <__pow5mult+0xac>)
 8027896:	481e      	ldr	r0, [pc, #120]	; (8027910 <__pow5mult+0xb0>)
 8027898:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 802789c:	f000 fc94 	bl	80281c8 <__assert_func>
 80278a0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80278a4:	6004      	str	r4, [r0, #0]
 80278a6:	60c4      	str	r4, [r0, #12]
 80278a8:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 80278ac:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80278b0:	b94c      	cbnz	r4, 80278c6 <__pow5mult+0x66>
 80278b2:	f240 2171 	movw	r1, #625	; 0x271
 80278b6:	4630      	mov	r0, r6
 80278b8:	f7ff ff12 	bl	80276e0 <__i2b>
 80278bc:	2300      	movs	r3, #0
 80278be:	f8c8 0008 	str.w	r0, [r8, #8]
 80278c2:	4604      	mov	r4, r0
 80278c4:	6003      	str	r3, [r0, #0]
 80278c6:	f04f 0900 	mov.w	r9, #0
 80278ca:	07eb      	lsls	r3, r5, #31
 80278cc:	d50a      	bpl.n	80278e4 <__pow5mult+0x84>
 80278ce:	4639      	mov	r1, r7
 80278d0:	4622      	mov	r2, r4
 80278d2:	4630      	mov	r0, r6
 80278d4:	f7ff ff1a 	bl	802770c <__multiply>
 80278d8:	4639      	mov	r1, r7
 80278da:	4680      	mov	r8, r0
 80278dc:	4630      	mov	r0, r6
 80278de:	f7ff fdfd 	bl	80274dc <_Bfree>
 80278e2:	4647      	mov	r7, r8
 80278e4:	106d      	asrs	r5, r5, #1
 80278e6:	d00b      	beq.n	8027900 <__pow5mult+0xa0>
 80278e8:	6820      	ldr	r0, [r4, #0]
 80278ea:	b938      	cbnz	r0, 80278fc <__pow5mult+0x9c>
 80278ec:	4622      	mov	r2, r4
 80278ee:	4621      	mov	r1, r4
 80278f0:	4630      	mov	r0, r6
 80278f2:	f7ff ff0b 	bl	802770c <__multiply>
 80278f6:	6020      	str	r0, [r4, #0]
 80278f8:	f8c0 9000 	str.w	r9, [r0]
 80278fc:	4604      	mov	r4, r0
 80278fe:	e7e4      	b.n	80278ca <__pow5mult+0x6a>
 8027900:	4638      	mov	r0, r7
 8027902:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8027906:	bf00      	nop
 8027908:	08036ff8 	.word	0x08036ff8
 802790c:	08036d46 	.word	0x08036d46
 8027910:	08036ea8 	.word	0x08036ea8

08027914 <__lshift>:
 8027914:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8027918:	460c      	mov	r4, r1
 802791a:	6849      	ldr	r1, [r1, #4]
 802791c:	6923      	ldr	r3, [r4, #16]
 802791e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8027922:	68a3      	ldr	r3, [r4, #8]
 8027924:	4607      	mov	r7, r0
 8027926:	4691      	mov	r9, r2
 8027928:	ea4f 1a62 	mov.w	sl, r2, asr #5
 802792c:	f108 0601 	add.w	r6, r8, #1
 8027930:	42b3      	cmp	r3, r6
 8027932:	db0b      	blt.n	802794c <__lshift+0x38>
 8027934:	4638      	mov	r0, r7
 8027936:	f7ff fd91 	bl	802745c <_Balloc>
 802793a:	4605      	mov	r5, r0
 802793c:	b948      	cbnz	r0, 8027952 <__lshift+0x3e>
 802793e:	4602      	mov	r2, r0
 8027940:	4b2a      	ldr	r3, [pc, #168]	; (80279ec <__lshift+0xd8>)
 8027942:	482b      	ldr	r0, [pc, #172]	; (80279f0 <__lshift+0xdc>)
 8027944:	f240 11d9 	movw	r1, #473	; 0x1d9
 8027948:	f000 fc3e 	bl	80281c8 <__assert_func>
 802794c:	3101      	adds	r1, #1
 802794e:	005b      	lsls	r3, r3, #1
 8027950:	e7ee      	b.n	8027930 <__lshift+0x1c>
 8027952:	2300      	movs	r3, #0
 8027954:	f100 0114 	add.w	r1, r0, #20
 8027958:	f100 0210 	add.w	r2, r0, #16
 802795c:	4618      	mov	r0, r3
 802795e:	4553      	cmp	r3, sl
 8027960:	db37      	blt.n	80279d2 <__lshift+0xbe>
 8027962:	6920      	ldr	r0, [r4, #16]
 8027964:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8027968:	f104 0314 	add.w	r3, r4, #20
 802796c:	f019 091f 	ands.w	r9, r9, #31
 8027970:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8027974:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8027978:	d02f      	beq.n	80279da <__lshift+0xc6>
 802797a:	f1c9 0e20 	rsb	lr, r9, #32
 802797e:	468a      	mov	sl, r1
 8027980:	f04f 0c00 	mov.w	ip, #0
 8027984:	681a      	ldr	r2, [r3, #0]
 8027986:	fa02 f209 	lsl.w	r2, r2, r9
 802798a:	ea42 020c 	orr.w	r2, r2, ip
 802798e:	f84a 2b04 	str.w	r2, [sl], #4
 8027992:	f853 2b04 	ldr.w	r2, [r3], #4
 8027996:	4298      	cmp	r0, r3
 8027998:	fa22 fc0e 	lsr.w	ip, r2, lr
 802799c:	d8f2      	bhi.n	8027984 <__lshift+0x70>
 802799e:	1b03      	subs	r3, r0, r4
 80279a0:	3b15      	subs	r3, #21
 80279a2:	f023 0303 	bic.w	r3, r3, #3
 80279a6:	3304      	adds	r3, #4
 80279a8:	f104 0215 	add.w	r2, r4, #21
 80279ac:	4290      	cmp	r0, r2
 80279ae:	bf38      	it	cc
 80279b0:	2304      	movcc	r3, #4
 80279b2:	f841 c003 	str.w	ip, [r1, r3]
 80279b6:	f1bc 0f00 	cmp.w	ip, #0
 80279ba:	d001      	beq.n	80279c0 <__lshift+0xac>
 80279bc:	f108 0602 	add.w	r6, r8, #2
 80279c0:	3e01      	subs	r6, #1
 80279c2:	4638      	mov	r0, r7
 80279c4:	612e      	str	r6, [r5, #16]
 80279c6:	4621      	mov	r1, r4
 80279c8:	f7ff fd88 	bl	80274dc <_Bfree>
 80279cc:	4628      	mov	r0, r5
 80279ce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80279d2:	f842 0f04 	str.w	r0, [r2, #4]!
 80279d6:	3301      	adds	r3, #1
 80279d8:	e7c1      	b.n	802795e <__lshift+0x4a>
 80279da:	3904      	subs	r1, #4
 80279dc:	f853 2b04 	ldr.w	r2, [r3], #4
 80279e0:	f841 2f04 	str.w	r2, [r1, #4]!
 80279e4:	4298      	cmp	r0, r3
 80279e6:	d8f9      	bhi.n	80279dc <__lshift+0xc8>
 80279e8:	e7ea      	b.n	80279c0 <__lshift+0xac>
 80279ea:	bf00      	nop
 80279ec:	08036db8 	.word	0x08036db8
 80279f0:	08036ea8 	.word	0x08036ea8

080279f4 <__mcmp>:
 80279f4:	b530      	push	{r4, r5, lr}
 80279f6:	6902      	ldr	r2, [r0, #16]
 80279f8:	690c      	ldr	r4, [r1, #16]
 80279fa:	1b12      	subs	r2, r2, r4
 80279fc:	d10e      	bne.n	8027a1c <__mcmp+0x28>
 80279fe:	f100 0314 	add.w	r3, r0, #20
 8027a02:	3114      	adds	r1, #20
 8027a04:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8027a08:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8027a0c:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8027a10:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8027a14:	42a5      	cmp	r5, r4
 8027a16:	d003      	beq.n	8027a20 <__mcmp+0x2c>
 8027a18:	d305      	bcc.n	8027a26 <__mcmp+0x32>
 8027a1a:	2201      	movs	r2, #1
 8027a1c:	4610      	mov	r0, r2
 8027a1e:	bd30      	pop	{r4, r5, pc}
 8027a20:	4283      	cmp	r3, r0
 8027a22:	d3f3      	bcc.n	8027a0c <__mcmp+0x18>
 8027a24:	e7fa      	b.n	8027a1c <__mcmp+0x28>
 8027a26:	f04f 32ff 	mov.w	r2, #4294967295
 8027a2a:	e7f7      	b.n	8027a1c <__mcmp+0x28>

08027a2c <__mdiff>:
 8027a2c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8027a30:	460c      	mov	r4, r1
 8027a32:	4606      	mov	r6, r0
 8027a34:	4611      	mov	r1, r2
 8027a36:	4620      	mov	r0, r4
 8027a38:	4690      	mov	r8, r2
 8027a3a:	f7ff ffdb 	bl	80279f4 <__mcmp>
 8027a3e:	1e05      	subs	r5, r0, #0
 8027a40:	d110      	bne.n	8027a64 <__mdiff+0x38>
 8027a42:	4629      	mov	r1, r5
 8027a44:	4630      	mov	r0, r6
 8027a46:	f7ff fd09 	bl	802745c <_Balloc>
 8027a4a:	b930      	cbnz	r0, 8027a5a <__mdiff+0x2e>
 8027a4c:	4b3a      	ldr	r3, [pc, #232]	; (8027b38 <__mdiff+0x10c>)
 8027a4e:	4602      	mov	r2, r0
 8027a50:	f240 2132 	movw	r1, #562	; 0x232
 8027a54:	4839      	ldr	r0, [pc, #228]	; (8027b3c <__mdiff+0x110>)
 8027a56:	f000 fbb7 	bl	80281c8 <__assert_func>
 8027a5a:	2301      	movs	r3, #1
 8027a5c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8027a60:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8027a64:	bfa4      	itt	ge
 8027a66:	4643      	movge	r3, r8
 8027a68:	46a0      	movge	r8, r4
 8027a6a:	4630      	mov	r0, r6
 8027a6c:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8027a70:	bfa6      	itte	ge
 8027a72:	461c      	movge	r4, r3
 8027a74:	2500      	movge	r5, #0
 8027a76:	2501      	movlt	r5, #1
 8027a78:	f7ff fcf0 	bl	802745c <_Balloc>
 8027a7c:	b920      	cbnz	r0, 8027a88 <__mdiff+0x5c>
 8027a7e:	4b2e      	ldr	r3, [pc, #184]	; (8027b38 <__mdiff+0x10c>)
 8027a80:	4602      	mov	r2, r0
 8027a82:	f44f 7110 	mov.w	r1, #576	; 0x240
 8027a86:	e7e5      	b.n	8027a54 <__mdiff+0x28>
 8027a88:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8027a8c:	6926      	ldr	r6, [r4, #16]
 8027a8e:	60c5      	str	r5, [r0, #12]
 8027a90:	f104 0914 	add.w	r9, r4, #20
 8027a94:	f108 0514 	add.w	r5, r8, #20
 8027a98:	f100 0e14 	add.w	lr, r0, #20
 8027a9c:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8027aa0:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8027aa4:	f108 0210 	add.w	r2, r8, #16
 8027aa8:	46f2      	mov	sl, lr
 8027aaa:	2100      	movs	r1, #0
 8027aac:	f859 3b04 	ldr.w	r3, [r9], #4
 8027ab0:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8027ab4:	fa1f f883 	uxth.w	r8, r3
 8027ab8:	fa11 f18b 	uxtah	r1, r1, fp
 8027abc:	0c1b      	lsrs	r3, r3, #16
 8027abe:	eba1 0808 	sub.w	r8, r1, r8
 8027ac2:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8027ac6:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8027aca:	fa1f f888 	uxth.w	r8, r8
 8027ace:	1419      	asrs	r1, r3, #16
 8027ad0:	454e      	cmp	r6, r9
 8027ad2:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8027ad6:	f84a 3b04 	str.w	r3, [sl], #4
 8027ada:	d8e7      	bhi.n	8027aac <__mdiff+0x80>
 8027adc:	1b33      	subs	r3, r6, r4
 8027ade:	3b15      	subs	r3, #21
 8027ae0:	f023 0303 	bic.w	r3, r3, #3
 8027ae4:	3304      	adds	r3, #4
 8027ae6:	3415      	adds	r4, #21
 8027ae8:	42a6      	cmp	r6, r4
 8027aea:	bf38      	it	cc
 8027aec:	2304      	movcc	r3, #4
 8027aee:	441d      	add	r5, r3
 8027af0:	4473      	add	r3, lr
 8027af2:	469e      	mov	lr, r3
 8027af4:	462e      	mov	r6, r5
 8027af6:	4566      	cmp	r6, ip
 8027af8:	d30e      	bcc.n	8027b18 <__mdiff+0xec>
 8027afa:	f10c 0203 	add.w	r2, ip, #3
 8027afe:	1b52      	subs	r2, r2, r5
 8027b00:	f022 0203 	bic.w	r2, r2, #3
 8027b04:	3d03      	subs	r5, #3
 8027b06:	45ac      	cmp	ip, r5
 8027b08:	bf38      	it	cc
 8027b0a:	2200      	movcc	r2, #0
 8027b0c:	441a      	add	r2, r3
 8027b0e:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8027b12:	b17b      	cbz	r3, 8027b34 <__mdiff+0x108>
 8027b14:	6107      	str	r7, [r0, #16]
 8027b16:	e7a3      	b.n	8027a60 <__mdiff+0x34>
 8027b18:	f856 8b04 	ldr.w	r8, [r6], #4
 8027b1c:	fa11 f288 	uxtah	r2, r1, r8
 8027b20:	1414      	asrs	r4, r2, #16
 8027b22:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8027b26:	b292      	uxth	r2, r2
 8027b28:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8027b2c:	f84e 2b04 	str.w	r2, [lr], #4
 8027b30:	1421      	asrs	r1, r4, #16
 8027b32:	e7e0      	b.n	8027af6 <__mdiff+0xca>
 8027b34:	3f01      	subs	r7, #1
 8027b36:	e7ea      	b.n	8027b0e <__mdiff+0xe2>
 8027b38:	08036db8 	.word	0x08036db8
 8027b3c:	08036ea8 	.word	0x08036ea8

08027b40 <__ulp>:
 8027b40:	b082      	sub	sp, #8
 8027b42:	ed8d 0b00 	vstr	d0, [sp]
 8027b46:	9b01      	ldr	r3, [sp, #4]
 8027b48:	4912      	ldr	r1, [pc, #72]	; (8027b94 <__ulp+0x54>)
 8027b4a:	4019      	ands	r1, r3
 8027b4c:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 8027b50:	2900      	cmp	r1, #0
 8027b52:	dd05      	ble.n	8027b60 <__ulp+0x20>
 8027b54:	2200      	movs	r2, #0
 8027b56:	460b      	mov	r3, r1
 8027b58:	ec43 2b10 	vmov	d0, r2, r3
 8027b5c:	b002      	add	sp, #8
 8027b5e:	4770      	bx	lr
 8027b60:	4249      	negs	r1, r1
 8027b62:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 8027b66:	ea4f 5021 	mov.w	r0, r1, asr #20
 8027b6a:	f04f 0200 	mov.w	r2, #0
 8027b6e:	f04f 0300 	mov.w	r3, #0
 8027b72:	da04      	bge.n	8027b7e <__ulp+0x3e>
 8027b74:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 8027b78:	fa41 f300 	asr.w	r3, r1, r0
 8027b7c:	e7ec      	b.n	8027b58 <__ulp+0x18>
 8027b7e:	f1a0 0114 	sub.w	r1, r0, #20
 8027b82:	291e      	cmp	r1, #30
 8027b84:	bfda      	itte	le
 8027b86:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 8027b8a:	fa20 f101 	lsrle.w	r1, r0, r1
 8027b8e:	2101      	movgt	r1, #1
 8027b90:	460a      	mov	r2, r1
 8027b92:	e7e1      	b.n	8027b58 <__ulp+0x18>
 8027b94:	7ff00000 	.word	0x7ff00000

08027b98 <__b2d>:
 8027b98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8027b9a:	6905      	ldr	r5, [r0, #16]
 8027b9c:	f100 0714 	add.w	r7, r0, #20
 8027ba0:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 8027ba4:	1f2e      	subs	r6, r5, #4
 8027ba6:	f855 4c04 	ldr.w	r4, [r5, #-4]
 8027baa:	4620      	mov	r0, r4
 8027bac:	f7ff fd48 	bl	8027640 <__hi0bits>
 8027bb0:	f1c0 0320 	rsb	r3, r0, #32
 8027bb4:	280a      	cmp	r0, #10
 8027bb6:	f8df c07c 	ldr.w	ip, [pc, #124]	; 8027c34 <__b2d+0x9c>
 8027bba:	600b      	str	r3, [r1, #0]
 8027bbc:	dc14      	bgt.n	8027be8 <__b2d+0x50>
 8027bbe:	f1c0 0e0b 	rsb	lr, r0, #11
 8027bc2:	fa24 f10e 	lsr.w	r1, r4, lr
 8027bc6:	42b7      	cmp	r7, r6
 8027bc8:	ea41 030c 	orr.w	r3, r1, ip
 8027bcc:	bf34      	ite	cc
 8027bce:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8027bd2:	2100      	movcs	r1, #0
 8027bd4:	3015      	adds	r0, #21
 8027bd6:	fa04 f000 	lsl.w	r0, r4, r0
 8027bda:	fa21 f10e 	lsr.w	r1, r1, lr
 8027bde:	ea40 0201 	orr.w	r2, r0, r1
 8027be2:	ec43 2b10 	vmov	d0, r2, r3
 8027be6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8027be8:	42b7      	cmp	r7, r6
 8027bea:	bf3a      	itte	cc
 8027bec:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8027bf0:	f1a5 0608 	subcc.w	r6, r5, #8
 8027bf4:	2100      	movcs	r1, #0
 8027bf6:	380b      	subs	r0, #11
 8027bf8:	d017      	beq.n	8027c2a <__b2d+0x92>
 8027bfa:	f1c0 0c20 	rsb	ip, r0, #32
 8027bfe:	fa04 f500 	lsl.w	r5, r4, r0
 8027c02:	42be      	cmp	r6, r7
 8027c04:	fa21 f40c 	lsr.w	r4, r1, ip
 8027c08:	ea45 0504 	orr.w	r5, r5, r4
 8027c0c:	bf8c      	ite	hi
 8027c0e:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 8027c12:	2400      	movls	r4, #0
 8027c14:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 8027c18:	fa01 f000 	lsl.w	r0, r1, r0
 8027c1c:	fa24 f40c 	lsr.w	r4, r4, ip
 8027c20:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8027c24:	ea40 0204 	orr.w	r2, r0, r4
 8027c28:	e7db      	b.n	8027be2 <__b2d+0x4a>
 8027c2a:	ea44 030c 	orr.w	r3, r4, ip
 8027c2e:	460a      	mov	r2, r1
 8027c30:	e7d7      	b.n	8027be2 <__b2d+0x4a>
 8027c32:	bf00      	nop
 8027c34:	3ff00000 	.word	0x3ff00000

08027c38 <__d2b>:
 8027c38:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8027c3c:	4689      	mov	r9, r1
 8027c3e:	2101      	movs	r1, #1
 8027c40:	ec57 6b10 	vmov	r6, r7, d0
 8027c44:	4690      	mov	r8, r2
 8027c46:	f7ff fc09 	bl	802745c <_Balloc>
 8027c4a:	4604      	mov	r4, r0
 8027c4c:	b930      	cbnz	r0, 8027c5c <__d2b+0x24>
 8027c4e:	4602      	mov	r2, r0
 8027c50:	4b25      	ldr	r3, [pc, #148]	; (8027ce8 <__d2b+0xb0>)
 8027c52:	4826      	ldr	r0, [pc, #152]	; (8027cec <__d2b+0xb4>)
 8027c54:	f240 310a 	movw	r1, #778	; 0x30a
 8027c58:	f000 fab6 	bl	80281c8 <__assert_func>
 8027c5c:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8027c60:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8027c64:	bb35      	cbnz	r5, 8027cb4 <__d2b+0x7c>
 8027c66:	2e00      	cmp	r6, #0
 8027c68:	9301      	str	r3, [sp, #4]
 8027c6a:	d028      	beq.n	8027cbe <__d2b+0x86>
 8027c6c:	4668      	mov	r0, sp
 8027c6e:	9600      	str	r6, [sp, #0]
 8027c70:	f7ff fd06 	bl	8027680 <__lo0bits>
 8027c74:	9900      	ldr	r1, [sp, #0]
 8027c76:	b300      	cbz	r0, 8027cba <__d2b+0x82>
 8027c78:	9a01      	ldr	r2, [sp, #4]
 8027c7a:	f1c0 0320 	rsb	r3, r0, #32
 8027c7e:	fa02 f303 	lsl.w	r3, r2, r3
 8027c82:	430b      	orrs	r3, r1
 8027c84:	40c2      	lsrs	r2, r0
 8027c86:	6163      	str	r3, [r4, #20]
 8027c88:	9201      	str	r2, [sp, #4]
 8027c8a:	9b01      	ldr	r3, [sp, #4]
 8027c8c:	61a3      	str	r3, [r4, #24]
 8027c8e:	2b00      	cmp	r3, #0
 8027c90:	bf14      	ite	ne
 8027c92:	2202      	movne	r2, #2
 8027c94:	2201      	moveq	r2, #1
 8027c96:	6122      	str	r2, [r4, #16]
 8027c98:	b1d5      	cbz	r5, 8027cd0 <__d2b+0x98>
 8027c9a:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8027c9e:	4405      	add	r5, r0
 8027ca0:	f8c9 5000 	str.w	r5, [r9]
 8027ca4:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8027ca8:	f8c8 0000 	str.w	r0, [r8]
 8027cac:	4620      	mov	r0, r4
 8027cae:	b003      	add	sp, #12
 8027cb0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8027cb4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8027cb8:	e7d5      	b.n	8027c66 <__d2b+0x2e>
 8027cba:	6161      	str	r1, [r4, #20]
 8027cbc:	e7e5      	b.n	8027c8a <__d2b+0x52>
 8027cbe:	a801      	add	r0, sp, #4
 8027cc0:	f7ff fcde 	bl	8027680 <__lo0bits>
 8027cc4:	9b01      	ldr	r3, [sp, #4]
 8027cc6:	6163      	str	r3, [r4, #20]
 8027cc8:	2201      	movs	r2, #1
 8027cca:	6122      	str	r2, [r4, #16]
 8027ccc:	3020      	adds	r0, #32
 8027cce:	e7e3      	b.n	8027c98 <__d2b+0x60>
 8027cd0:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8027cd4:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8027cd8:	f8c9 0000 	str.w	r0, [r9]
 8027cdc:	6918      	ldr	r0, [r3, #16]
 8027cde:	f7ff fcaf 	bl	8027640 <__hi0bits>
 8027ce2:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8027ce6:	e7df      	b.n	8027ca8 <__d2b+0x70>
 8027ce8:	08036db8 	.word	0x08036db8
 8027cec:	08036ea8 	.word	0x08036ea8

08027cf0 <__ratio>:
 8027cf0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8027cf4:	4688      	mov	r8, r1
 8027cf6:	4669      	mov	r1, sp
 8027cf8:	4681      	mov	r9, r0
 8027cfa:	f7ff ff4d 	bl	8027b98 <__b2d>
 8027cfe:	a901      	add	r1, sp, #4
 8027d00:	4640      	mov	r0, r8
 8027d02:	ec55 4b10 	vmov	r4, r5, d0
 8027d06:	f7ff ff47 	bl	8027b98 <__b2d>
 8027d0a:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8027d0e:	f8d8 2010 	ldr.w	r2, [r8, #16]
 8027d12:	eba3 0c02 	sub.w	ip, r3, r2
 8027d16:	e9dd 3200 	ldrd	r3, r2, [sp]
 8027d1a:	1a9b      	subs	r3, r3, r2
 8027d1c:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 8027d20:	ec51 0b10 	vmov	r0, r1, d0
 8027d24:	2b00      	cmp	r3, #0
 8027d26:	bfd6      	itet	le
 8027d28:	460a      	movle	r2, r1
 8027d2a:	462a      	movgt	r2, r5
 8027d2c:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8027d30:	468b      	mov	fp, r1
 8027d32:	462f      	mov	r7, r5
 8027d34:	bfd4      	ite	le
 8027d36:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 8027d3a:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 8027d3e:	4620      	mov	r0, r4
 8027d40:	ee10 2a10 	vmov	r2, s0
 8027d44:	465b      	mov	r3, fp
 8027d46:	4639      	mov	r1, r7
 8027d48:	f7e9 f8e8 	bl	8010f1c <__aeabi_ddiv>
 8027d4c:	ec41 0b10 	vmov	d0, r0, r1
 8027d50:	b003      	add	sp, #12
 8027d52:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08027d56 <__copybits>:
 8027d56:	3901      	subs	r1, #1
 8027d58:	b570      	push	{r4, r5, r6, lr}
 8027d5a:	1149      	asrs	r1, r1, #5
 8027d5c:	6914      	ldr	r4, [r2, #16]
 8027d5e:	3101      	adds	r1, #1
 8027d60:	f102 0314 	add.w	r3, r2, #20
 8027d64:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8027d68:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8027d6c:	1f05      	subs	r5, r0, #4
 8027d6e:	42a3      	cmp	r3, r4
 8027d70:	d30c      	bcc.n	8027d8c <__copybits+0x36>
 8027d72:	1aa3      	subs	r3, r4, r2
 8027d74:	3b11      	subs	r3, #17
 8027d76:	f023 0303 	bic.w	r3, r3, #3
 8027d7a:	3211      	adds	r2, #17
 8027d7c:	42a2      	cmp	r2, r4
 8027d7e:	bf88      	it	hi
 8027d80:	2300      	movhi	r3, #0
 8027d82:	4418      	add	r0, r3
 8027d84:	2300      	movs	r3, #0
 8027d86:	4288      	cmp	r0, r1
 8027d88:	d305      	bcc.n	8027d96 <__copybits+0x40>
 8027d8a:	bd70      	pop	{r4, r5, r6, pc}
 8027d8c:	f853 6b04 	ldr.w	r6, [r3], #4
 8027d90:	f845 6f04 	str.w	r6, [r5, #4]!
 8027d94:	e7eb      	b.n	8027d6e <__copybits+0x18>
 8027d96:	f840 3b04 	str.w	r3, [r0], #4
 8027d9a:	e7f4      	b.n	8027d86 <__copybits+0x30>

08027d9c <__any_on>:
 8027d9c:	f100 0214 	add.w	r2, r0, #20
 8027da0:	6900      	ldr	r0, [r0, #16]
 8027da2:	114b      	asrs	r3, r1, #5
 8027da4:	4298      	cmp	r0, r3
 8027da6:	b510      	push	{r4, lr}
 8027da8:	db11      	blt.n	8027dce <__any_on+0x32>
 8027daa:	dd0a      	ble.n	8027dc2 <__any_on+0x26>
 8027dac:	f011 011f 	ands.w	r1, r1, #31
 8027db0:	d007      	beq.n	8027dc2 <__any_on+0x26>
 8027db2:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8027db6:	fa24 f001 	lsr.w	r0, r4, r1
 8027dba:	fa00 f101 	lsl.w	r1, r0, r1
 8027dbe:	428c      	cmp	r4, r1
 8027dc0:	d10b      	bne.n	8027dda <__any_on+0x3e>
 8027dc2:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8027dc6:	4293      	cmp	r3, r2
 8027dc8:	d803      	bhi.n	8027dd2 <__any_on+0x36>
 8027dca:	2000      	movs	r0, #0
 8027dcc:	bd10      	pop	{r4, pc}
 8027dce:	4603      	mov	r3, r0
 8027dd0:	e7f7      	b.n	8027dc2 <__any_on+0x26>
 8027dd2:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8027dd6:	2900      	cmp	r1, #0
 8027dd8:	d0f5      	beq.n	8027dc6 <__any_on+0x2a>
 8027dda:	2001      	movs	r0, #1
 8027ddc:	e7f6      	b.n	8027dcc <__any_on+0x30>

08027dde <_calloc_r>:
 8027dde:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8027de0:	fba1 2402 	umull	r2, r4, r1, r2
 8027de4:	b94c      	cbnz	r4, 8027dfa <_calloc_r+0x1c>
 8027de6:	4611      	mov	r1, r2
 8027de8:	9201      	str	r2, [sp, #4]
 8027dea:	f7fc fa23 	bl	8024234 <_malloc_r>
 8027dee:	9a01      	ldr	r2, [sp, #4]
 8027df0:	4605      	mov	r5, r0
 8027df2:	b930      	cbnz	r0, 8027e02 <_calloc_r+0x24>
 8027df4:	4628      	mov	r0, r5
 8027df6:	b003      	add	sp, #12
 8027df8:	bd30      	pop	{r4, r5, pc}
 8027dfa:	220c      	movs	r2, #12
 8027dfc:	6002      	str	r2, [r0, #0]
 8027dfe:	2500      	movs	r5, #0
 8027e00:	e7f8      	b.n	8027df4 <_calloc_r+0x16>
 8027e02:	4621      	mov	r1, r4
 8027e04:	f7fc f9a2 	bl	802414c <memset>
 8027e08:	e7f4      	b.n	8027df4 <_calloc_r+0x16>

08027e0a <__ssputs_r>:
 8027e0a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8027e0e:	688e      	ldr	r6, [r1, #8]
 8027e10:	429e      	cmp	r6, r3
 8027e12:	4682      	mov	sl, r0
 8027e14:	460c      	mov	r4, r1
 8027e16:	4690      	mov	r8, r2
 8027e18:	461f      	mov	r7, r3
 8027e1a:	d838      	bhi.n	8027e8e <__ssputs_r+0x84>
 8027e1c:	898a      	ldrh	r2, [r1, #12]
 8027e1e:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8027e22:	d032      	beq.n	8027e8a <__ssputs_r+0x80>
 8027e24:	6825      	ldr	r5, [r4, #0]
 8027e26:	6909      	ldr	r1, [r1, #16]
 8027e28:	eba5 0901 	sub.w	r9, r5, r1
 8027e2c:	6965      	ldr	r5, [r4, #20]
 8027e2e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8027e32:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8027e36:	3301      	adds	r3, #1
 8027e38:	444b      	add	r3, r9
 8027e3a:	106d      	asrs	r5, r5, #1
 8027e3c:	429d      	cmp	r5, r3
 8027e3e:	bf38      	it	cc
 8027e40:	461d      	movcc	r5, r3
 8027e42:	0553      	lsls	r3, r2, #21
 8027e44:	d531      	bpl.n	8027eaa <__ssputs_r+0xa0>
 8027e46:	4629      	mov	r1, r5
 8027e48:	f7fc f9f4 	bl	8024234 <_malloc_r>
 8027e4c:	4606      	mov	r6, r0
 8027e4e:	b950      	cbnz	r0, 8027e66 <__ssputs_r+0x5c>
 8027e50:	230c      	movs	r3, #12
 8027e52:	f8ca 3000 	str.w	r3, [sl]
 8027e56:	89a3      	ldrh	r3, [r4, #12]
 8027e58:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8027e5c:	81a3      	strh	r3, [r4, #12]
 8027e5e:	f04f 30ff 	mov.w	r0, #4294967295
 8027e62:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8027e66:	6921      	ldr	r1, [r4, #16]
 8027e68:	464a      	mov	r2, r9
 8027e6a:	f7fc f961 	bl	8024130 <memcpy>
 8027e6e:	89a3      	ldrh	r3, [r4, #12]
 8027e70:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8027e74:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8027e78:	81a3      	strh	r3, [r4, #12]
 8027e7a:	6126      	str	r6, [r4, #16]
 8027e7c:	6165      	str	r5, [r4, #20]
 8027e7e:	444e      	add	r6, r9
 8027e80:	eba5 0509 	sub.w	r5, r5, r9
 8027e84:	6026      	str	r6, [r4, #0]
 8027e86:	60a5      	str	r5, [r4, #8]
 8027e88:	463e      	mov	r6, r7
 8027e8a:	42be      	cmp	r6, r7
 8027e8c:	d900      	bls.n	8027e90 <__ssputs_r+0x86>
 8027e8e:	463e      	mov	r6, r7
 8027e90:	6820      	ldr	r0, [r4, #0]
 8027e92:	4632      	mov	r2, r6
 8027e94:	4641      	mov	r1, r8
 8027e96:	f000 fa0b 	bl	80282b0 <memmove>
 8027e9a:	68a3      	ldr	r3, [r4, #8]
 8027e9c:	1b9b      	subs	r3, r3, r6
 8027e9e:	60a3      	str	r3, [r4, #8]
 8027ea0:	6823      	ldr	r3, [r4, #0]
 8027ea2:	4433      	add	r3, r6
 8027ea4:	6023      	str	r3, [r4, #0]
 8027ea6:	2000      	movs	r0, #0
 8027ea8:	e7db      	b.n	8027e62 <__ssputs_r+0x58>
 8027eaa:	462a      	mov	r2, r5
 8027eac:	f000 fa1a 	bl	80282e4 <_realloc_r>
 8027eb0:	4606      	mov	r6, r0
 8027eb2:	2800      	cmp	r0, #0
 8027eb4:	d1e1      	bne.n	8027e7a <__ssputs_r+0x70>
 8027eb6:	6921      	ldr	r1, [r4, #16]
 8027eb8:	4650      	mov	r0, sl
 8027eba:	f7fc f94f 	bl	802415c <_free_r>
 8027ebe:	e7c7      	b.n	8027e50 <__ssputs_r+0x46>

08027ec0 <_svfiprintf_r>:
 8027ec0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8027ec4:	4698      	mov	r8, r3
 8027ec6:	898b      	ldrh	r3, [r1, #12]
 8027ec8:	061b      	lsls	r3, r3, #24
 8027eca:	b09d      	sub	sp, #116	; 0x74
 8027ecc:	4607      	mov	r7, r0
 8027ece:	460d      	mov	r5, r1
 8027ed0:	4614      	mov	r4, r2
 8027ed2:	d50e      	bpl.n	8027ef2 <_svfiprintf_r+0x32>
 8027ed4:	690b      	ldr	r3, [r1, #16]
 8027ed6:	b963      	cbnz	r3, 8027ef2 <_svfiprintf_r+0x32>
 8027ed8:	2140      	movs	r1, #64	; 0x40
 8027eda:	f7fc f9ab 	bl	8024234 <_malloc_r>
 8027ede:	6028      	str	r0, [r5, #0]
 8027ee0:	6128      	str	r0, [r5, #16]
 8027ee2:	b920      	cbnz	r0, 8027eee <_svfiprintf_r+0x2e>
 8027ee4:	230c      	movs	r3, #12
 8027ee6:	603b      	str	r3, [r7, #0]
 8027ee8:	f04f 30ff 	mov.w	r0, #4294967295
 8027eec:	e0d1      	b.n	8028092 <_svfiprintf_r+0x1d2>
 8027eee:	2340      	movs	r3, #64	; 0x40
 8027ef0:	616b      	str	r3, [r5, #20]
 8027ef2:	2300      	movs	r3, #0
 8027ef4:	9309      	str	r3, [sp, #36]	; 0x24
 8027ef6:	2320      	movs	r3, #32
 8027ef8:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8027efc:	f8cd 800c 	str.w	r8, [sp, #12]
 8027f00:	2330      	movs	r3, #48	; 0x30
 8027f02:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 80280ac <_svfiprintf_r+0x1ec>
 8027f06:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8027f0a:	f04f 0901 	mov.w	r9, #1
 8027f0e:	4623      	mov	r3, r4
 8027f10:	469a      	mov	sl, r3
 8027f12:	f813 2b01 	ldrb.w	r2, [r3], #1
 8027f16:	b10a      	cbz	r2, 8027f1c <_svfiprintf_r+0x5c>
 8027f18:	2a25      	cmp	r2, #37	; 0x25
 8027f1a:	d1f9      	bne.n	8027f10 <_svfiprintf_r+0x50>
 8027f1c:	ebba 0b04 	subs.w	fp, sl, r4
 8027f20:	d00b      	beq.n	8027f3a <_svfiprintf_r+0x7a>
 8027f22:	465b      	mov	r3, fp
 8027f24:	4622      	mov	r2, r4
 8027f26:	4629      	mov	r1, r5
 8027f28:	4638      	mov	r0, r7
 8027f2a:	f7ff ff6e 	bl	8027e0a <__ssputs_r>
 8027f2e:	3001      	adds	r0, #1
 8027f30:	f000 80aa 	beq.w	8028088 <_svfiprintf_r+0x1c8>
 8027f34:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8027f36:	445a      	add	r2, fp
 8027f38:	9209      	str	r2, [sp, #36]	; 0x24
 8027f3a:	f89a 3000 	ldrb.w	r3, [sl]
 8027f3e:	2b00      	cmp	r3, #0
 8027f40:	f000 80a2 	beq.w	8028088 <_svfiprintf_r+0x1c8>
 8027f44:	2300      	movs	r3, #0
 8027f46:	f04f 32ff 	mov.w	r2, #4294967295
 8027f4a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8027f4e:	f10a 0a01 	add.w	sl, sl, #1
 8027f52:	9304      	str	r3, [sp, #16]
 8027f54:	9307      	str	r3, [sp, #28]
 8027f56:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8027f5a:	931a      	str	r3, [sp, #104]	; 0x68
 8027f5c:	4654      	mov	r4, sl
 8027f5e:	2205      	movs	r2, #5
 8027f60:	f814 1b01 	ldrb.w	r1, [r4], #1
 8027f64:	4851      	ldr	r0, [pc, #324]	; (80280ac <_svfiprintf_r+0x1ec>)
 8027f66:	f7e8 fca3 	bl	80108b0 <memchr>
 8027f6a:	9a04      	ldr	r2, [sp, #16]
 8027f6c:	b9d8      	cbnz	r0, 8027fa6 <_svfiprintf_r+0xe6>
 8027f6e:	06d0      	lsls	r0, r2, #27
 8027f70:	bf44      	itt	mi
 8027f72:	2320      	movmi	r3, #32
 8027f74:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8027f78:	0711      	lsls	r1, r2, #28
 8027f7a:	bf44      	itt	mi
 8027f7c:	232b      	movmi	r3, #43	; 0x2b
 8027f7e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8027f82:	f89a 3000 	ldrb.w	r3, [sl]
 8027f86:	2b2a      	cmp	r3, #42	; 0x2a
 8027f88:	d015      	beq.n	8027fb6 <_svfiprintf_r+0xf6>
 8027f8a:	9a07      	ldr	r2, [sp, #28]
 8027f8c:	4654      	mov	r4, sl
 8027f8e:	2000      	movs	r0, #0
 8027f90:	f04f 0c0a 	mov.w	ip, #10
 8027f94:	4621      	mov	r1, r4
 8027f96:	f811 3b01 	ldrb.w	r3, [r1], #1
 8027f9a:	3b30      	subs	r3, #48	; 0x30
 8027f9c:	2b09      	cmp	r3, #9
 8027f9e:	d94e      	bls.n	802803e <_svfiprintf_r+0x17e>
 8027fa0:	b1b0      	cbz	r0, 8027fd0 <_svfiprintf_r+0x110>
 8027fa2:	9207      	str	r2, [sp, #28]
 8027fa4:	e014      	b.n	8027fd0 <_svfiprintf_r+0x110>
 8027fa6:	eba0 0308 	sub.w	r3, r0, r8
 8027faa:	fa09 f303 	lsl.w	r3, r9, r3
 8027fae:	4313      	orrs	r3, r2
 8027fb0:	9304      	str	r3, [sp, #16]
 8027fb2:	46a2      	mov	sl, r4
 8027fb4:	e7d2      	b.n	8027f5c <_svfiprintf_r+0x9c>
 8027fb6:	9b03      	ldr	r3, [sp, #12]
 8027fb8:	1d19      	adds	r1, r3, #4
 8027fba:	681b      	ldr	r3, [r3, #0]
 8027fbc:	9103      	str	r1, [sp, #12]
 8027fbe:	2b00      	cmp	r3, #0
 8027fc0:	bfbb      	ittet	lt
 8027fc2:	425b      	neglt	r3, r3
 8027fc4:	f042 0202 	orrlt.w	r2, r2, #2
 8027fc8:	9307      	strge	r3, [sp, #28]
 8027fca:	9307      	strlt	r3, [sp, #28]
 8027fcc:	bfb8      	it	lt
 8027fce:	9204      	strlt	r2, [sp, #16]
 8027fd0:	7823      	ldrb	r3, [r4, #0]
 8027fd2:	2b2e      	cmp	r3, #46	; 0x2e
 8027fd4:	d10c      	bne.n	8027ff0 <_svfiprintf_r+0x130>
 8027fd6:	7863      	ldrb	r3, [r4, #1]
 8027fd8:	2b2a      	cmp	r3, #42	; 0x2a
 8027fda:	d135      	bne.n	8028048 <_svfiprintf_r+0x188>
 8027fdc:	9b03      	ldr	r3, [sp, #12]
 8027fde:	1d1a      	adds	r2, r3, #4
 8027fe0:	681b      	ldr	r3, [r3, #0]
 8027fe2:	9203      	str	r2, [sp, #12]
 8027fe4:	2b00      	cmp	r3, #0
 8027fe6:	bfb8      	it	lt
 8027fe8:	f04f 33ff 	movlt.w	r3, #4294967295
 8027fec:	3402      	adds	r4, #2
 8027fee:	9305      	str	r3, [sp, #20]
 8027ff0:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 80280bc <_svfiprintf_r+0x1fc>
 8027ff4:	7821      	ldrb	r1, [r4, #0]
 8027ff6:	2203      	movs	r2, #3
 8027ff8:	4650      	mov	r0, sl
 8027ffa:	f7e8 fc59 	bl	80108b0 <memchr>
 8027ffe:	b140      	cbz	r0, 8028012 <_svfiprintf_r+0x152>
 8028000:	2340      	movs	r3, #64	; 0x40
 8028002:	eba0 000a 	sub.w	r0, r0, sl
 8028006:	fa03 f000 	lsl.w	r0, r3, r0
 802800a:	9b04      	ldr	r3, [sp, #16]
 802800c:	4303      	orrs	r3, r0
 802800e:	3401      	adds	r4, #1
 8028010:	9304      	str	r3, [sp, #16]
 8028012:	f814 1b01 	ldrb.w	r1, [r4], #1
 8028016:	4826      	ldr	r0, [pc, #152]	; (80280b0 <_svfiprintf_r+0x1f0>)
 8028018:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 802801c:	2206      	movs	r2, #6
 802801e:	f7e8 fc47 	bl	80108b0 <memchr>
 8028022:	2800      	cmp	r0, #0
 8028024:	d038      	beq.n	8028098 <_svfiprintf_r+0x1d8>
 8028026:	4b23      	ldr	r3, [pc, #140]	; (80280b4 <_svfiprintf_r+0x1f4>)
 8028028:	bb1b      	cbnz	r3, 8028072 <_svfiprintf_r+0x1b2>
 802802a:	9b03      	ldr	r3, [sp, #12]
 802802c:	3307      	adds	r3, #7
 802802e:	f023 0307 	bic.w	r3, r3, #7
 8028032:	3308      	adds	r3, #8
 8028034:	9303      	str	r3, [sp, #12]
 8028036:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8028038:	4433      	add	r3, r6
 802803a:	9309      	str	r3, [sp, #36]	; 0x24
 802803c:	e767      	b.n	8027f0e <_svfiprintf_r+0x4e>
 802803e:	fb0c 3202 	mla	r2, ip, r2, r3
 8028042:	460c      	mov	r4, r1
 8028044:	2001      	movs	r0, #1
 8028046:	e7a5      	b.n	8027f94 <_svfiprintf_r+0xd4>
 8028048:	2300      	movs	r3, #0
 802804a:	3401      	adds	r4, #1
 802804c:	9305      	str	r3, [sp, #20]
 802804e:	4619      	mov	r1, r3
 8028050:	f04f 0c0a 	mov.w	ip, #10
 8028054:	4620      	mov	r0, r4
 8028056:	f810 2b01 	ldrb.w	r2, [r0], #1
 802805a:	3a30      	subs	r2, #48	; 0x30
 802805c:	2a09      	cmp	r2, #9
 802805e:	d903      	bls.n	8028068 <_svfiprintf_r+0x1a8>
 8028060:	2b00      	cmp	r3, #0
 8028062:	d0c5      	beq.n	8027ff0 <_svfiprintf_r+0x130>
 8028064:	9105      	str	r1, [sp, #20]
 8028066:	e7c3      	b.n	8027ff0 <_svfiprintf_r+0x130>
 8028068:	fb0c 2101 	mla	r1, ip, r1, r2
 802806c:	4604      	mov	r4, r0
 802806e:	2301      	movs	r3, #1
 8028070:	e7f0      	b.n	8028054 <_svfiprintf_r+0x194>
 8028072:	ab03      	add	r3, sp, #12
 8028074:	9300      	str	r3, [sp, #0]
 8028076:	462a      	mov	r2, r5
 8028078:	4b0f      	ldr	r3, [pc, #60]	; (80280b8 <_svfiprintf_r+0x1f8>)
 802807a:	a904      	add	r1, sp, #16
 802807c:	4638      	mov	r0, r7
 802807e:	f7fc f9ed 	bl	802445c <_printf_float>
 8028082:	1c42      	adds	r2, r0, #1
 8028084:	4606      	mov	r6, r0
 8028086:	d1d6      	bne.n	8028036 <_svfiprintf_r+0x176>
 8028088:	89ab      	ldrh	r3, [r5, #12]
 802808a:	065b      	lsls	r3, r3, #25
 802808c:	f53f af2c 	bmi.w	8027ee8 <_svfiprintf_r+0x28>
 8028090:	9809      	ldr	r0, [sp, #36]	; 0x24
 8028092:	b01d      	add	sp, #116	; 0x74
 8028094:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8028098:	ab03      	add	r3, sp, #12
 802809a:	9300      	str	r3, [sp, #0]
 802809c:	462a      	mov	r2, r5
 802809e:	4b06      	ldr	r3, [pc, #24]	; (80280b8 <_svfiprintf_r+0x1f8>)
 80280a0:	a904      	add	r1, sp, #16
 80280a2:	4638      	mov	r0, r7
 80280a4:	f7fc fc7e 	bl	80249a4 <_printf_i>
 80280a8:	e7eb      	b.n	8028082 <_svfiprintf_r+0x1c2>
 80280aa:	bf00      	nop
 80280ac:	08037004 	.word	0x08037004
 80280b0:	0803700e 	.word	0x0803700e
 80280b4:	0802445d 	.word	0x0802445d
 80280b8:	08027e0b 	.word	0x08027e0b
 80280bc:	0803700a 	.word	0x0803700a

080280c0 <nan>:
 80280c0:	ed9f 0b01 	vldr	d0, [pc, #4]	; 80280c8 <nan+0x8>
 80280c4:	4770      	bx	lr
 80280c6:	bf00      	nop
 80280c8:	00000000 	.word	0x00000000
 80280cc:	7ff80000 	.word	0x7ff80000

080280d0 <nanf>:
 80280d0:	ed9f 0a01 	vldr	s0, [pc, #4]	; 80280d8 <nanf+0x8>
 80280d4:	4770      	bx	lr
 80280d6:	bf00      	nop
 80280d8:	7fc00000 	.word	0x7fc00000

080280dc <__sread>:
 80280dc:	b510      	push	{r4, lr}
 80280de:	460c      	mov	r4, r1
 80280e0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80280e4:	f000 fa86 	bl	80285f4 <_read_r>
 80280e8:	2800      	cmp	r0, #0
 80280ea:	bfab      	itete	ge
 80280ec:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80280ee:	89a3      	ldrhlt	r3, [r4, #12]
 80280f0:	181b      	addge	r3, r3, r0
 80280f2:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80280f6:	bfac      	ite	ge
 80280f8:	6563      	strge	r3, [r4, #84]	; 0x54
 80280fa:	81a3      	strhlt	r3, [r4, #12]
 80280fc:	bd10      	pop	{r4, pc}

080280fe <__swrite>:
 80280fe:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8028102:	461f      	mov	r7, r3
 8028104:	898b      	ldrh	r3, [r1, #12]
 8028106:	05db      	lsls	r3, r3, #23
 8028108:	4605      	mov	r5, r0
 802810a:	460c      	mov	r4, r1
 802810c:	4616      	mov	r6, r2
 802810e:	d505      	bpl.n	802811c <__swrite+0x1e>
 8028110:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8028114:	2302      	movs	r3, #2
 8028116:	2200      	movs	r2, #0
 8028118:	f000 f8b8 	bl	802828c <_lseek_r>
 802811c:	89a3      	ldrh	r3, [r4, #12]
 802811e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8028122:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8028126:	81a3      	strh	r3, [r4, #12]
 8028128:	4632      	mov	r2, r6
 802812a:	463b      	mov	r3, r7
 802812c:	4628      	mov	r0, r5
 802812e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8028132:	f000 b837 	b.w	80281a4 <_write_r>

08028136 <__sseek>:
 8028136:	b510      	push	{r4, lr}
 8028138:	460c      	mov	r4, r1
 802813a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 802813e:	f000 f8a5 	bl	802828c <_lseek_r>
 8028142:	1c43      	adds	r3, r0, #1
 8028144:	89a3      	ldrh	r3, [r4, #12]
 8028146:	bf15      	itete	ne
 8028148:	6560      	strne	r0, [r4, #84]	; 0x54
 802814a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 802814e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8028152:	81a3      	strheq	r3, [r4, #12]
 8028154:	bf18      	it	ne
 8028156:	81a3      	strhne	r3, [r4, #12]
 8028158:	bd10      	pop	{r4, pc}

0802815a <__sclose>:
 802815a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 802815e:	f000 b851 	b.w	8028204 <_close_r>

08028162 <strncmp>:
 8028162:	b510      	push	{r4, lr}
 8028164:	b17a      	cbz	r2, 8028186 <strncmp+0x24>
 8028166:	4603      	mov	r3, r0
 8028168:	3901      	subs	r1, #1
 802816a:	1884      	adds	r4, r0, r2
 802816c:	f813 0b01 	ldrb.w	r0, [r3], #1
 8028170:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8028174:	4290      	cmp	r0, r2
 8028176:	d101      	bne.n	802817c <strncmp+0x1a>
 8028178:	42a3      	cmp	r3, r4
 802817a:	d101      	bne.n	8028180 <strncmp+0x1e>
 802817c:	1a80      	subs	r0, r0, r2
 802817e:	bd10      	pop	{r4, pc}
 8028180:	2800      	cmp	r0, #0
 8028182:	d1f3      	bne.n	802816c <strncmp+0xa>
 8028184:	e7fa      	b.n	802817c <strncmp+0x1a>
 8028186:	4610      	mov	r0, r2
 8028188:	e7f9      	b.n	802817e <strncmp+0x1c>

0802818a <__ascii_wctomb>:
 802818a:	b149      	cbz	r1, 80281a0 <__ascii_wctomb+0x16>
 802818c:	2aff      	cmp	r2, #255	; 0xff
 802818e:	bf85      	ittet	hi
 8028190:	238a      	movhi	r3, #138	; 0x8a
 8028192:	6003      	strhi	r3, [r0, #0]
 8028194:	700a      	strbls	r2, [r1, #0]
 8028196:	f04f 30ff 	movhi.w	r0, #4294967295
 802819a:	bf98      	it	ls
 802819c:	2001      	movls	r0, #1
 802819e:	4770      	bx	lr
 80281a0:	4608      	mov	r0, r1
 80281a2:	4770      	bx	lr

080281a4 <_write_r>:
 80281a4:	b538      	push	{r3, r4, r5, lr}
 80281a6:	4d07      	ldr	r5, [pc, #28]	; (80281c4 <_write_r+0x20>)
 80281a8:	4604      	mov	r4, r0
 80281aa:	4608      	mov	r0, r1
 80281ac:	4611      	mov	r1, r2
 80281ae:	2200      	movs	r2, #0
 80281b0:	602a      	str	r2, [r5, #0]
 80281b2:	461a      	mov	r2, r3
 80281b4:	f7e9 fded 	bl	8011d92 <_write>
 80281b8:	1c43      	adds	r3, r0, #1
 80281ba:	d102      	bne.n	80281c2 <_write_r+0x1e>
 80281bc:	682b      	ldr	r3, [r5, #0]
 80281be:	b103      	cbz	r3, 80281c2 <_write_r+0x1e>
 80281c0:	6023      	str	r3, [r4, #0]
 80281c2:	bd38      	pop	{r3, r4, r5, pc}
 80281c4:	2000d3d0 	.word	0x2000d3d0

080281c8 <__assert_func>:
 80281c8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80281ca:	4614      	mov	r4, r2
 80281cc:	461a      	mov	r2, r3
 80281ce:	4b09      	ldr	r3, [pc, #36]	; (80281f4 <__assert_func+0x2c>)
 80281d0:	681b      	ldr	r3, [r3, #0]
 80281d2:	4605      	mov	r5, r0
 80281d4:	68d8      	ldr	r0, [r3, #12]
 80281d6:	b14c      	cbz	r4, 80281ec <__assert_func+0x24>
 80281d8:	4b07      	ldr	r3, [pc, #28]	; (80281f8 <__assert_func+0x30>)
 80281da:	9100      	str	r1, [sp, #0]
 80281dc:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80281e0:	4906      	ldr	r1, [pc, #24]	; (80281fc <__assert_func+0x34>)
 80281e2:	462b      	mov	r3, r5
 80281e4:	f000 f81e 	bl	8028224 <fiprintf>
 80281e8:	f000 fa16 	bl	8028618 <abort>
 80281ec:	4b04      	ldr	r3, [pc, #16]	; (8028200 <__assert_func+0x38>)
 80281ee:	461c      	mov	r4, r3
 80281f0:	e7f3      	b.n	80281da <__assert_func+0x12>
 80281f2:	bf00      	nop
 80281f4:	20000108 	.word	0x20000108
 80281f8:	08037015 	.word	0x08037015
 80281fc:	08037022 	.word	0x08037022
 8028200:	08037050 	.word	0x08037050

08028204 <_close_r>:
 8028204:	b538      	push	{r3, r4, r5, lr}
 8028206:	4d06      	ldr	r5, [pc, #24]	; (8028220 <_close_r+0x1c>)
 8028208:	2300      	movs	r3, #0
 802820a:	4604      	mov	r4, r0
 802820c:	4608      	mov	r0, r1
 802820e:	602b      	str	r3, [r5, #0]
 8028210:	f7e9 fddb 	bl	8011dca <_close>
 8028214:	1c43      	adds	r3, r0, #1
 8028216:	d102      	bne.n	802821e <_close_r+0x1a>
 8028218:	682b      	ldr	r3, [r5, #0]
 802821a:	b103      	cbz	r3, 802821e <_close_r+0x1a>
 802821c:	6023      	str	r3, [r4, #0]
 802821e:	bd38      	pop	{r3, r4, r5, pc}
 8028220:	2000d3d0 	.word	0x2000d3d0

08028224 <fiprintf>:
 8028224:	b40e      	push	{r1, r2, r3}
 8028226:	b503      	push	{r0, r1, lr}
 8028228:	4601      	mov	r1, r0
 802822a:	ab03      	add	r3, sp, #12
 802822c:	4805      	ldr	r0, [pc, #20]	; (8028244 <fiprintf+0x20>)
 802822e:	f853 2b04 	ldr.w	r2, [r3], #4
 8028232:	6800      	ldr	r0, [r0, #0]
 8028234:	9301      	str	r3, [sp, #4]
 8028236:	f000 f8ad 	bl	8028394 <_vfiprintf_r>
 802823a:	b002      	add	sp, #8
 802823c:	f85d eb04 	ldr.w	lr, [sp], #4
 8028240:	b003      	add	sp, #12
 8028242:	4770      	bx	lr
 8028244:	20000108 	.word	0x20000108

08028248 <_fstat_r>:
 8028248:	b538      	push	{r3, r4, r5, lr}
 802824a:	4d07      	ldr	r5, [pc, #28]	; (8028268 <_fstat_r+0x20>)
 802824c:	2300      	movs	r3, #0
 802824e:	4604      	mov	r4, r0
 8028250:	4608      	mov	r0, r1
 8028252:	4611      	mov	r1, r2
 8028254:	602b      	str	r3, [r5, #0]
 8028256:	f7e9 fdc4 	bl	8011de2 <_fstat>
 802825a:	1c43      	adds	r3, r0, #1
 802825c:	d102      	bne.n	8028264 <_fstat_r+0x1c>
 802825e:	682b      	ldr	r3, [r5, #0]
 8028260:	b103      	cbz	r3, 8028264 <_fstat_r+0x1c>
 8028262:	6023      	str	r3, [r4, #0]
 8028264:	bd38      	pop	{r3, r4, r5, pc}
 8028266:	bf00      	nop
 8028268:	2000d3d0 	.word	0x2000d3d0

0802826c <_isatty_r>:
 802826c:	b538      	push	{r3, r4, r5, lr}
 802826e:	4d06      	ldr	r5, [pc, #24]	; (8028288 <_isatty_r+0x1c>)
 8028270:	2300      	movs	r3, #0
 8028272:	4604      	mov	r4, r0
 8028274:	4608      	mov	r0, r1
 8028276:	602b      	str	r3, [r5, #0]
 8028278:	f7e9 fdc3 	bl	8011e02 <_isatty>
 802827c:	1c43      	adds	r3, r0, #1
 802827e:	d102      	bne.n	8028286 <_isatty_r+0x1a>
 8028280:	682b      	ldr	r3, [r5, #0]
 8028282:	b103      	cbz	r3, 8028286 <_isatty_r+0x1a>
 8028284:	6023      	str	r3, [r4, #0]
 8028286:	bd38      	pop	{r3, r4, r5, pc}
 8028288:	2000d3d0 	.word	0x2000d3d0

0802828c <_lseek_r>:
 802828c:	b538      	push	{r3, r4, r5, lr}
 802828e:	4d07      	ldr	r5, [pc, #28]	; (80282ac <_lseek_r+0x20>)
 8028290:	4604      	mov	r4, r0
 8028292:	4608      	mov	r0, r1
 8028294:	4611      	mov	r1, r2
 8028296:	2200      	movs	r2, #0
 8028298:	602a      	str	r2, [r5, #0]
 802829a:	461a      	mov	r2, r3
 802829c:	f7e9 fdbc 	bl	8011e18 <_lseek>
 80282a0:	1c43      	adds	r3, r0, #1
 80282a2:	d102      	bne.n	80282aa <_lseek_r+0x1e>
 80282a4:	682b      	ldr	r3, [r5, #0]
 80282a6:	b103      	cbz	r3, 80282aa <_lseek_r+0x1e>
 80282a8:	6023      	str	r3, [r4, #0]
 80282aa:	bd38      	pop	{r3, r4, r5, pc}
 80282ac:	2000d3d0 	.word	0x2000d3d0

080282b0 <memmove>:
 80282b0:	4288      	cmp	r0, r1
 80282b2:	b510      	push	{r4, lr}
 80282b4:	eb01 0402 	add.w	r4, r1, r2
 80282b8:	d902      	bls.n	80282c0 <memmove+0x10>
 80282ba:	4284      	cmp	r4, r0
 80282bc:	4623      	mov	r3, r4
 80282be:	d807      	bhi.n	80282d0 <memmove+0x20>
 80282c0:	1e43      	subs	r3, r0, #1
 80282c2:	42a1      	cmp	r1, r4
 80282c4:	d008      	beq.n	80282d8 <memmove+0x28>
 80282c6:	f811 2b01 	ldrb.w	r2, [r1], #1
 80282ca:	f803 2f01 	strb.w	r2, [r3, #1]!
 80282ce:	e7f8      	b.n	80282c2 <memmove+0x12>
 80282d0:	4402      	add	r2, r0
 80282d2:	4601      	mov	r1, r0
 80282d4:	428a      	cmp	r2, r1
 80282d6:	d100      	bne.n	80282da <memmove+0x2a>
 80282d8:	bd10      	pop	{r4, pc}
 80282da:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80282de:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80282e2:	e7f7      	b.n	80282d4 <memmove+0x24>

080282e4 <_realloc_r>:
 80282e4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80282e8:	4680      	mov	r8, r0
 80282ea:	4614      	mov	r4, r2
 80282ec:	460e      	mov	r6, r1
 80282ee:	b921      	cbnz	r1, 80282fa <_realloc_r+0x16>
 80282f0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80282f4:	4611      	mov	r1, r2
 80282f6:	f7fb bf9d 	b.w	8024234 <_malloc_r>
 80282fa:	b92a      	cbnz	r2, 8028308 <_realloc_r+0x24>
 80282fc:	f7fb ff2e 	bl	802415c <_free_r>
 8028300:	4625      	mov	r5, r4
 8028302:	4628      	mov	r0, r5
 8028304:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8028308:	f000 f98d 	bl	8028626 <_malloc_usable_size_r>
 802830c:	4284      	cmp	r4, r0
 802830e:	4607      	mov	r7, r0
 8028310:	d802      	bhi.n	8028318 <_realloc_r+0x34>
 8028312:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8028316:	d812      	bhi.n	802833e <_realloc_r+0x5a>
 8028318:	4621      	mov	r1, r4
 802831a:	4640      	mov	r0, r8
 802831c:	f7fb ff8a 	bl	8024234 <_malloc_r>
 8028320:	4605      	mov	r5, r0
 8028322:	2800      	cmp	r0, #0
 8028324:	d0ed      	beq.n	8028302 <_realloc_r+0x1e>
 8028326:	42bc      	cmp	r4, r7
 8028328:	4622      	mov	r2, r4
 802832a:	4631      	mov	r1, r6
 802832c:	bf28      	it	cs
 802832e:	463a      	movcs	r2, r7
 8028330:	f7fb fefe 	bl	8024130 <memcpy>
 8028334:	4631      	mov	r1, r6
 8028336:	4640      	mov	r0, r8
 8028338:	f7fb ff10 	bl	802415c <_free_r>
 802833c:	e7e1      	b.n	8028302 <_realloc_r+0x1e>
 802833e:	4635      	mov	r5, r6
 8028340:	e7df      	b.n	8028302 <_realloc_r+0x1e>

08028342 <__sfputc_r>:
 8028342:	6893      	ldr	r3, [r2, #8]
 8028344:	3b01      	subs	r3, #1
 8028346:	2b00      	cmp	r3, #0
 8028348:	b410      	push	{r4}
 802834a:	6093      	str	r3, [r2, #8]
 802834c:	da08      	bge.n	8028360 <__sfputc_r+0x1e>
 802834e:	6994      	ldr	r4, [r2, #24]
 8028350:	42a3      	cmp	r3, r4
 8028352:	db01      	blt.n	8028358 <__sfputc_r+0x16>
 8028354:	290a      	cmp	r1, #10
 8028356:	d103      	bne.n	8028360 <__sfputc_r+0x1e>
 8028358:	f85d 4b04 	ldr.w	r4, [sp], #4
 802835c:	f7fd bb94 	b.w	8025a88 <__swbuf_r>
 8028360:	6813      	ldr	r3, [r2, #0]
 8028362:	1c58      	adds	r0, r3, #1
 8028364:	6010      	str	r0, [r2, #0]
 8028366:	7019      	strb	r1, [r3, #0]
 8028368:	4608      	mov	r0, r1
 802836a:	f85d 4b04 	ldr.w	r4, [sp], #4
 802836e:	4770      	bx	lr

08028370 <__sfputs_r>:
 8028370:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8028372:	4606      	mov	r6, r0
 8028374:	460f      	mov	r7, r1
 8028376:	4614      	mov	r4, r2
 8028378:	18d5      	adds	r5, r2, r3
 802837a:	42ac      	cmp	r4, r5
 802837c:	d101      	bne.n	8028382 <__sfputs_r+0x12>
 802837e:	2000      	movs	r0, #0
 8028380:	e007      	b.n	8028392 <__sfputs_r+0x22>
 8028382:	f814 1b01 	ldrb.w	r1, [r4], #1
 8028386:	463a      	mov	r2, r7
 8028388:	4630      	mov	r0, r6
 802838a:	f7ff ffda 	bl	8028342 <__sfputc_r>
 802838e:	1c43      	adds	r3, r0, #1
 8028390:	d1f3      	bne.n	802837a <__sfputs_r+0xa>
 8028392:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08028394 <_vfiprintf_r>:
 8028394:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8028398:	460d      	mov	r5, r1
 802839a:	b09d      	sub	sp, #116	; 0x74
 802839c:	4614      	mov	r4, r2
 802839e:	4698      	mov	r8, r3
 80283a0:	4606      	mov	r6, r0
 80283a2:	b118      	cbz	r0, 80283ac <_vfiprintf_r+0x18>
 80283a4:	6983      	ldr	r3, [r0, #24]
 80283a6:	b90b      	cbnz	r3, 80283ac <_vfiprintf_r+0x18>
 80283a8:	f7fe fbc2 	bl	8026b30 <__sinit>
 80283ac:	4b89      	ldr	r3, [pc, #548]	; (80285d4 <_vfiprintf_r+0x240>)
 80283ae:	429d      	cmp	r5, r3
 80283b0:	d11b      	bne.n	80283ea <_vfiprintf_r+0x56>
 80283b2:	6875      	ldr	r5, [r6, #4]
 80283b4:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80283b6:	07d9      	lsls	r1, r3, #31
 80283b8:	d405      	bmi.n	80283c6 <_vfiprintf_r+0x32>
 80283ba:	89ab      	ldrh	r3, [r5, #12]
 80283bc:	059a      	lsls	r2, r3, #22
 80283be:	d402      	bmi.n	80283c6 <_vfiprintf_r+0x32>
 80283c0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80283c2:	f7fe ffc6 	bl	8027352 <__retarget_lock_acquire_recursive>
 80283c6:	89ab      	ldrh	r3, [r5, #12]
 80283c8:	071b      	lsls	r3, r3, #28
 80283ca:	d501      	bpl.n	80283d0 <_vfiprintf_r+0x3c>
 80283cc:	692b      	ldr	r3, [r5, #16]
 80283ce:	b9eb      	cbnz	r3, 802840c <_vfiprintf_r+0x78>
 80283d0:	4629      	mov	r1, r5
 80283d2:	4630      	mov	r0, r6
 80283d4:	f7fd fbaa 	bl	8025b2c <__swsetup_r>
 80283d8:	b1c0      	cbz	r0, 802840c <_vfiprintf_r+0x78>
 80283da:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80283dc:	07dc      	lsls	r4, r3, #31
 80283de:	d50e      	bpl.n	80283fe <_vfiprintf_r+0x6a>
 80283e0:	f04f 30ff 	mov.w	r0, #4294967295
 80283e4:	b01d      	add	sp, #116	; 0x74
 80283e6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80283ea:	4b7b      	ldr	r3, [pc, #492]	; (80285d8 <_vfiprintf_r+0x244>)
 80283ec:	429d      	cmp	r5, r3
 80283ee:	d101      	bne.n	80283f4 <_vfiprintf_r+0x60>
 80283f0:	68b5      	ldr	r5, [r6, #8]
 80283f2:	e7df      	b.n	80283b4 <_vfiprintf_r+0x20>
 80283f4:	4b79      	ldr	r3, [pc, #484]	; (80285dc <_vfiprintf_r+0x248>)
 80283f6:	429d      	cmp	r5, r3
 80283f8:	bf08      	it	eq
 80283fa:	68f5      	ldreq	r5, [r6, #12]
 80283fc:	e7da      	b.n	80283b4 <_vfiprintf_r+0x20>
 80283fe:	89ab      	ldrh	r3, [r5, #12]
 8028400:	0598      	lsls	r0, r3, #22
 8028402:	d4ed      	bmi.n	80283e0 <_vfiprintf_r+0x4c>
 8028404:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8028406:	f7fe ffa5 	bl	8027354 <__retarget_lock_release_recursive>
 802840a:	e7e9      	b.n	80283e0 <_vfiprintf_r+0x4c>
 802840c:	2300      	movs	r3, #0
 802840e:	9309      	str	r3, [sp, #36]	; 0x24
 8028410:	2320      	movs	r3, #32
 8028412:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8028416:	f8cd 800c 	str.w	r8, [sp, #12]
 802841a:	2330      	movs	r3, #48	; 0x30
 802841c:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 80285e0 <_vfiprintf_r+0x24c>
 8028420:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8028424:	f04f 0901 	mov.w	r9, #1
 8028428:	4623      	mov	r3, r4
 802842a:	469a      	mov	sl, r3
 802842c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8028430:	b10a      	cbz	r2, 8028436 <_vfiprintf_r+0xa2>
 8028432:	2a25      	cmp	r2, #37	; 0x25
 8028434:	d1f9      	bne.n	802842a <_vfiprintf_r+0x96>
 8028436:	ebba 0b04 	subs.w	fp, sl, r4
 802843a:	d00b      	beq.n	8028454 <_vfiprintf_r+0xc0>
 802843c:	465b      	mov	r3, fp
 802843e:	4622      	mov	r2, r4
 8028440:	4629      	mov	r1, r5
 8028442:	4630      	mov	r0, r6
 8028444:	f7ff ff94 	bl	8028370 <__sfputs_r>
 8028448:	3001      	adds	r0, #1
 802844a:	f000 80aa 	beq.w	80285a2 <_vfiprintf_r+0x20e>
 802844e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8028450:	445a      	add	r2, fp
 8028452:	9209      	str	r2, [sp, #36]	; 0x24
 8028454:	f89a 3000 	ldrb.w	r3, [sl]
 8028458:	2b00      	cmp	r3, #0
 802845a:	f000 80a2 	beq.w	80285a2 <_vfiprintf_r+0x20e>
 802845e:	2300      	movs	r3, #0
 8028460:	f04f 32ff 	mov.w	r2, #4294967295
 8028464:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8028468:	f10a 0a01 	add.w	sl, sl, #1
 802846c:	9304      	str	r3, [sp, #16]
 802846e:	9307      	str	r3, [sp, #28]
 8028470:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8028474:	931a      	str	r3, [sp, #104]	; 0x68
 8028476:	4654      	mov	r4, sl
 8028478:	2205      	movs	r2, #5
 802847a:	f814 1b01 	ldrb.w	r1, [r4], #1
 802847e:	4858      	ldr	r0, [pc, #352]	; (80285e0 <_vfiprintf_r+0x24c>)
 8028480:	f7e8 fa16 	bl	80108b0 <memchr>
 8028484:	9a04      	ldr	r2, [sp, #16]
 8028486:	b9d8      	cbnz	r0, 80284c0 <_vfiprintf_r+0x12c>
 8028488:	06d1      	lsls	r1, r2, #27
 802848a:	bf44      	itt	mi
 802848c:	2320      	movmi	r3, #32
 802848e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8028492:	0713      	lsls	r3, r2, #28
 8028494:	bf44      	itt	mi
 8028496:	232b      	movmi	r3, #43	; 0x2b
 8028498:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 802849c:	f89a 3000 	ldrb.w	r3, [sl]
 80284a0:	2b2a      	cmp	r3, #42	; 0x2a
 80284a2:	d015      	beq.n	80284d0 <_vfiprintf_r+0x13c>
 80284a4:	9a07      	ldr	r2, [sp, #28]
 80284a6:	4654      	mov	r4, sl
 80284a8:	2000      	movs	r0, #0
 80284aa:	f04f 0c0a 	mov.w	ip, #10
 80284ae:	4621      	mov	r1, r4
 80284b0:	f811 3b01 	ldrb.w	r3, [r1], #1
 80284b4:	3b30      	subs	r3, #48	; 0x30
 80284b6:	2b09      	cmp	r3, #9
 80284b8:	d94e      	bls.n	8028558 <_vfiprintf_r+0x1c4>
 80284ba:	b1b0      	cbz	r0, 80284ea <_vfiprintf_r+0x156>
 80284bc:	9207      	str	r2, [sp, #28]
 80284be:	e014      	b.n	80284ea <_vfiprintf_r+0x156>
 80284c0:	eba0 0308 	sub.w	r3, r0, r8
 80284c4:	fa09 f303 	lsl.w	r3, r9, r3
 80284c8:	4313      	orrs	r3, r2
 80284ca:	9304      	str	r3, [sp, #16]
 80284cc:	46a2      	mov	sl, r4
 80284ce:	e7d2      	b.n	8028476 <_vfiprintf_r+0xe2>
 80284d0:	9b03      	ldr	r3, [sp, #12]
 80284d2:	1d19      	adds	r1, r3, #4
 80284d4:	681b      	ldr	r3, [r3, #0]
 80284d6:	9103      	str	r1, [sp, #12]
 80284d8:	2b00      	cmp	r3, #0
 80284da:	bfbb      	ittet	lt
 80284dc:	425b      	neglt	r3, r3
 80284de:	f042 0202 	orrlt.w	r2, r2, #2
 80284e2:	9307      	strge	r3, [sp, #28]
 80284e4:	9307      	strlt	r3, [sp, #28]
 80284e6:	bfb8      	it	lt
 80284e8:	9204      	strlt	r2, [sp, #16]
 80284ea:	7823      	ldrb	r3, [r4, #0]
 80284ec:	2b2e      	cmp	r3, #46	; 0x2e
 80284ee:	d10c      	bne.n	802850a <_vfiprintf_r+0x176>
 80284f0:	7863      	ldrb	r3, [r4, #1]
 80284f2:	2b2a      	cmp	r3, #42	; 0x2a
 80284f4:	d135      	bne.n	8028562 <_vfiprintf_r+0x1ce>
 80284f6:	9b03      	ldr	r3, [sp, #12]
 80284f8:	1d1a      	adds	r2, r3, #4
 80284fa:	681b      	ldr	r3, [r3, #0]
 80284fc:	9203      	str	r2, [sp, #12]
 80284fe:	2b00      	cmp	r3, #0
 8028500:	bfb8      	it	lt
 8028502:	f04f 33ff 	movlt.w	r3, #4294967295
 8028506:	3402      	adds	r4, #2
 8028508:	9305      	str	r3, [sp, #20]
 802850a:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 80285f0 <_vfiprintf_r+0x25c>
 802850e:	7821      	ldrb	r1, [r4, #0]
 8028510:	2203      	movs	r2, #3
 8028512:	4650      	mov	r0, sl
 8028514:	f7e8 f9cc 	bl	80108b0 <memchr>
 8028518:	b140      	cbz	r0, 802852c <_vfiprintf_r+0x198>
 802851a:	2340      	movs	r3, #64	; 0x40
 802851c:	eba0 000a 	sub.w	r0, r0, sl
 8028520:	fa03 f000 	lsl.w	r0, r3, r0
 8028524:	9b04      	ldr	r3, [sp, #16]
 8028526:	4303      	orrs	r3, r0
 8028528:	3401      	adds	r4, #1
 802852a:	9304      	str	r3, [sp, #16]
 802852c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8028530:	482c      	ldr	r0, [pc, #176]	; (80285e4 <_vfiprintf_r+0x250>)
 8028532:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8028536:	2206      	movs	r2, #6
 8028538:	f7e8 f9ba 	bl	80108b0 <memchr>
 802853c:	2800      	cmp	r0, #0
 802853e:	d03f      	beq.n	80285c0 <_vfiprintf_r+0x22c>
 8028540:	4b29      	ldr	r3, [pc, #164]	; (80285e8 <_vfiprintf_r+0x254>)
 8028542:	bb1b      	cbnz	r3, 802858c <_vfiprintf_r+0x1f8>
 8028544:	9b03      	ldr	r3, [sp, #12]
 8028546:	3307      	adds	r3, #7
 8028548:	f023 0307 	bic.w	r3, r3, #7
 802854c:	3308      	adds	r3, #8
 802854e:	9303      	str	r3, [sp, #12]
 8028550:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8028552:	443b      	add	r3, r7
 8028554:	9309      	str	r3, [sp, #36]	; 0x24
 8028556:	e767      	b.n	8028428 <_vfiprintf_r+0x94>
 8028558:	fb0c 3202 	mla	r2, ip, r2, r3
 802855c:	460c      	mov	r4, r1
 802855e:	2001      	movs	r0, #1
 8028560:	e7a5      	b.n	80284ae <_vfiprintf_r+0x11a>
 8028562:	2300      	movs	r3, #0
 8028564:	3401      	adds	r4, #1
 8028566:	9305      	str	r3, [sp, #20]
 8028568:	4619      	mov	r1, r3
 802856a:	f04f 0c0a 	mov.w	ip, #10
 802856e:	4620      	mov	r0, r4
 8028570:	f810 2b01 	ldrb.w	r2, [r0], #1
 8028574:	3a30      	subs	r2, #48	; 0x30
 8028576:	2a09      	cmp	r2, #9
 8028578:	d903      	bls.n	8028582 <_vfiprintf_r+0x1ee>
 802857a:	2b00      	cmp	r3, #0
 802857c:	d0c5      	beq.n	802850a <_vfiprintf_r+0x176>
 802857e:	9105      	str	r1, [sp, #20]
 8028580:	e7c3      	b.n	802850a <_vfiprintf_r+0x176>
 8028582:	fb0c 2101 	mla	r1, ip, r1, r2
 8028586:	4604      	mov	r4, r0
 8028588:	2301      	movs	r3, #1
 802858a:	e7f0      	b.n	802856e <_vfiprintf_r+0x1da>
 802858c:	ab03      	add	r3, sp, #12
 802858e:	9300      	str	r3, [sp, #0]
 8028590:	462a      	mov	r2, r5
 8028592:	4b16      	ldr	r3, [pc, #88]	; (80285ec <_vfiprintf_r+0x258>)
 8028594:	a904      	add	r1, sp, #16
 8028596:	4630      	mov	r0, r6
 8028598:	f7fb ff60 	bl	802445c <_printf_float>
 802859c:	4607      	mov	r7, r0
 802859e:	1c78      	adds	r0, r7, #1
 80285a0:	d1d6      	bne.n	8028550 <_vfiprintf_r+0x1bc>
 80285a2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80285a4:	07d9      	lsls	r1, r3, #31
 80285a6:	d405      	bmi.n	80285b4 <_vfiprintf_r+0x220>
 80285a8:	89ab      	ldrh	r3, [r5, #12]
 80285aa:	059a      	lsls	r2, r3, #22
 80285ac:	d402      	bmi.n	80285b4 <_vfiprintf_r+0x220>
 80285ae:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80285b0:	f7fe fed0 	bl	8027354 <__retarget_lock_release_recursive>
 80285b4:	89ab      	ldrh	r3, [r5, #12]
 80285b6:	065b      	lsls	r3, r3, #25
 80285b8:	f53f af12 	bmi.w	80283e0 <_vfiprintf_r+0x4c>
 80285bc:	9809      	ldr	r0, [sp, #36]	; 0x24
 80285be:	e711      	b.n	80283e4 <_vfiprintf_r+0x50>
 80285c0:	ab03      	add	r3, sp, #12
 80285c2:	9300      	str	r3, [sp, #0]
 80285c4:	462a      	mov	r2, r5
 80285c6:	4b09      	ldr	r3, [pc, #36]	; (80285ec <_vfiprintf_r+0x258>)
 80285c8:	a904      	add	r1, sp, #16
 80285ca:	4630      	mov	r0, r6
 80285cc:	f7fc f9ea 	bl	80249a4 <_printf_i>
 80285d0:	e7e4      	b.n	802859c <_vfiprintf_r+0x208>
 80285d2:	bf00      	nop
 80285d4:	08036dec 	.word	0x08036dec
 80285d8:	08036e0c 	.word	0x08036e0c
 80285dc:	08036dcc 	.word	0x08036dcc
 80285e0:	08037004 	.word	0x08037004
 80285e4:	0803700e 	.word	0x0803700e
 80285e8:	0802445d 	.word	0x0802445d
 80285ec:	08028371 	.word	0x08028371
 80285f0:	0803700a 	.word	0x0803700a

080285f4 <_read_r>:
 80285f4:	b538      	push	{r3, r4, r5, lr}
 80285f6:	4d07      	ldr	r5, [pc, #28]	; (8028614 <_read_r+0x20>)
 80285f8:	4604      	mov	r4, r0
 80285fa:	4608      	mov	r0, r1
 80285fc:	4611      	mov	r1, r2
 80285fe:	2200      	movs	r2, #0
 8028600:	602a      	str	r2, [r5, #0]
 8028602:	461a      	mov	r2, r3
 8028604:	f7e9 fba8 	bl	8011d58 <_read>
 8028608:	1c43      	adds	r3, r0, #1
 802860a:	d102      	bne.n	8028612 <_read_r+0x1e>
 802860c:	682b      	ldr	r3, [r5, #0]
 802860e:	b103      	cbz	r3, 8028612 <_read_r+0x1e>
 8028610:	6023      	str	r3, [r4, #0]
 8028612:	bd38      	pop	{r3, r4, r5, pc}
 8028614:	2000d3d0 	.word	0x2000d3d0

08028618 <abort>:
 8028618:	b508      	push	{r3, lr}
 802861a:	2006      	movs	r0, #6
 802861c:	f000 f834 	bl	8028688 <raise>
 8028620:	2001      	movs	r0, #1
 8028622:	f7e9 fb8f 	bl	8011d44 <_exit>

08028626 <_malloc_usable_size_r>:
 8028626:	f851 3c04 	ldr.w	r3, [r1, #-4]
 802862a:	1f18      	subs	r0, r3, #4
 802862c:	2b00      	cmp	r3, #0
 802862e:	bfbc      	itt	lt
 8028630:	580b      	ldrlt	r3, [r1, r0]
 8028632:	18c0      	addlt	r0, r0, r3
 8028634:	4770      	bx	lr

08028636 <_raise_r>:
 8028636:	291f      	cmp	r1, #31
 8028638:	b538      	push	{r3, r4, r5, lr}
 802863a:	4604      	mov	r4, r0
 802863c:	460d      	mov	r5, r1
 802863e:	d904      	bls.n	802864a <_raise_r+0x14>
 8028640:	2316      	movs	r3, #22
 8028642:	6003      	str	r3, [r0, #0]
 8028644:	f04f 30ff 	mov.w	r0, #4294967295
 8028648:	bd38      	pop	{r3, r4, r5, pc}
 802864a:	6c42      	ldr	r2, [r0, #68]	; 0x44
 802864c:	b112      	cbz	r2, 8028654 <_raise_r+0x1e>
 802864e:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8028652:	b94b      	cbnz	r3, 8028668 <_raise_r+0x32>
 8028654:	4620      	mov	r0, r4
 8028656:	f000 f831 	bl	80286bc <_getpid_r>
 802865a:	462a      	mov	r2, r5
 802865c:	4601      	mov	r1, r0
 802865e:	4620      	mov	r0, r4
 8028660:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8028664:	f000 b818 	b.w	8028698 <_kill_r>
 8028668:	2b01      	cmp	r3, #1
 802866a:	d00a      	beq.n	8028682 <_raise_r+0x4c>
 802866c:	1c59      	adds	r1, r3, #1
 802866e:	d103      	bne.n	8028678 <_raise_r+0x42>
 8028670:	2316      	movs	r3, #22
 8028672:	6003      	str	r3, [r0, #0]
 8028674:	2001      	movs	r0, #1
 8028676:	e7e7      	b.n	8028648 <_raise_r+0x12>
 8028678:	2400      	movs	r4, #0
 802867a:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 802867e:	4628      	mov	r0, r5
 8028680:	4798      	blx	r3
 8028682:	2000      	movs	r0, #0
 8028684:	e7e0      	b.n	8028648 <_raise_r+0x12>
	...

08028688 <raise>:
 8028688:	4b02      	ldr	r3, [pc, #8]	; (8028694 <raise+0xc>)
 802868a:	4601      	mov	r1, r0
 802868c:	6818      	ldr	r0, [r3, #0]
 802868e:	f7ff bfd2 	b.w	8028636 <_raise_r>
 8028692:	bf00      	nop
 8028694:	20000108 	.word	0x20000108

08028698 <_kill_r>:
 8028698:	b538      	push	{r3, r4, r5, lr}
 802869a:	4d07      	ldr	r5, [pc, #28]	; (80286b8 <_kill_r+0x20>)
 802869c:	2300      	movs	r3, #0
 802869e:	4604      	mov	r4, r0
 80286a0:	4608      	mov	r0, r1
 80286a2:	4611      	mov	r1, r2
 80286a4:	602b      	str	r3, [r5, #0]
 80286a6:	f7e9 fb3d 	bl	8011d24 <_kill>
 80286aa:	1c43      	adds	r3, r0, #1
 80286ac:	d102      	bne.n	80286b4 <_kill_r+0x1c>
 80286ae:	682b      	ldr	r3, [r5, #0]
 80286b0:	b103      	cbz	r3, 80286b4 <_kill_r+0x1c>
 80286b2:	6023      	str	r3, [r4, #0]
 80286b4:	bd38      	pop	{r3, r4, r5, pc}
 80286b6:	bf00      	nop
 80286b8:	2000d3d0 	.word	0x2000d3d0

080286bc <_getpid_r>:
 80286bc:	f7e9 bb2a 	b.w	8011d14 <_getpid>

080286c0 <_init>:
 80286c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80286c2:	bf00      	nop
 80286c4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80286c6:	bc08      	pop	{r3}
 80286c8:	469e      	mov	lr, r3
 80286ca:	4770      	bx	lr

080286cc <_fini>:
 80286cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80286ce:	bf00      	nop
 80286d0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80286d2:	bc08      	pop	{r3}
 80286d4:	469e      	mov	lr, r3
 80286d6:	4770      	bx	lr
