{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1736498743831 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1736498743831 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 10 14:15:43 2025 " "Processing started: Fri Jan 10 14:15:43 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1736498743831 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1736498743831 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off accelerator_toplevel -c accelerator_toplevel " "Command: quartus_map --read_settings_files=on --write_settings_files=off accelerator_toplevel -c accelerator_toplevel" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1736498743831 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1736498744225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/education/academic/projects/fyp/codes/fyp-fpga/accelerator_10_neurons/rtl/potential_decay_9.v 1 1 " "Found 1 design units, including 1 entities, in source file /education/academic/projects/fyp/codes/fyp-fpga/accelerator_10_neurons/rtl/potential_decay_9.v" { { "Info" "ISGN_ENTITY_NAME" "1 potential_decay_9 " "Found entity 1: potential_decay_9" {  } { { "../rtl/potential_decay_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_9.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1736498744379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1736498744379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/education/academic/projects/fyp/codes/fyp-fpga/accelerator_10_neurons/rtl/potential_decay_8.v 1 1 " "Found 1 design units, including 1 entities, in source file /education/academic/projects/fyp/codes/fyp-fpga/accelerator_10_neurons/rtl/potential_decay_8.v" { { "Info" "ISGN_ENTITY_NAME" "1 potential_decay_8 " "Found entity 1: potential_decay_8" {  } { { "../rtl/potential_decay_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_8.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1736498744418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1736498744418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/education/academic/projects/fyp/codes/fyp-fpga/accelerator_10_neurons/rtl/potential_decay_7.v 1 1 " "Found 1 design units, including 1 entities, in source file /education/academic/projects/fyp/codes/fyp-fpga/accelerator_10_neurons/rtl/potential_decay_7.v" { { "Info" "ISGN_ENTITY_NAME" "1 potential_decay_7 " "Found entity 1: potential_decay_7" {  } { { "../rtl/potential_decay_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_7.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1736498744455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1736498744455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/education/academic/projects/fyp/codes/fyp-fpga/accelerator_10_neurons/rtl/potential_decay_6.v 1 1 " "Found 1 design units, including 1 entities, in source file /education/academic/projects/fyp/codes/fyp-fpga/accelerator_10_neurons/rtl/potential_decay_6.v" { { "Info" "ISGN_ENTITY_NAME" "1 potential_decay_6 " "Found entity 1: potential_decay_6" {  } { { "../rtl/potential_decay_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_6.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1736498744490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1736498744490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/education/academic/projects/fyp/codes/fyp-fpga/accelerator_10_neurons/rtl/potential_decay_5.v 1 1 " "Found 1 design units, including 1 entities, in source file /education/academic/projects/fyp/codes/fyp-fpga/accelerator_10_neurons/rtl/potential_decay_5.v" { { "Info" "ISGN_ENTITY_NAME" "1 potential_decay_5 " "Found entity 1: potential_decay_5" {  } { { "../rtl/potential_decay_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_5.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1736498744526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1736498744526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/education/academic/projects/fyp/codes/fyp-fpga/accelerator_10_neurons/rtl/potential_decay_4.v 1 1 " "Found 1 design units, including 1 entities, in source file /education/academic/projects/fyp/codes/fyp-fpga/accelerator_10_neurons/rtl/potential_decay_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 potential_decay_4 " "Found entity 1: potential_decay_4" {  } { { "../rtl/potential_decay_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_4.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1736498744561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1736498744561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/education/academic/projects/fyp/codes/fyp-fpga/accelerator_10_neurons/rtl/potential_decay_3.v 1 1 " "Found 1 design units, including 1 entities, in source file /education/academic/projects/fyp/codes/fyp-fpga/accelerator_10_neurons/rtl/potential_decay_3.v" { { "Info" "ISGN_ENTITY_NAME" "1 potential_decay_3 " "Found entity 1: potential_decay_3" {  } { { "../rtl/potential_decay_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_3.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1736498744595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1736498744595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/education/academic/projects/fyp/codes/fyp-fpga/accelerator_10_neurons/rtl/potential_decay_2.v 1 1 " "Found 1 design units, including 1 entities, in source file /education/academic/projects/fyp/codes/fyp-fpga/accelerator_10_neurons/rtl/potential_decay_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 potential_decay_2 " "Found entity 1: potential_decay_2" {  } { { "../rtl/potential_decay_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_2.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1736498744631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1736498744631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/education/academic/projects/fyp/codes/fyp-fpga/accelerator_10_neurons/rtl/potential_decay_1.v 1 1 " "Found 1 design units, including 1 entities, in source file /education/academic/projects/fyp/codes/fyp-fpga/accelerator_10_neurons/rtl/potential_decay_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 potential_decay_1 " "Found entity 1: potential_decay_1" {  } { { "../rtl/potential_decay_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_1.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1736498744663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1736498744663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/education/academic/projects/fyp/codes/fyp-fpga/accelerator_10_neurons/rtl/potential_decay_0.v 1 1 " "Found 1 design units, including 1 entities, in source file /education/academic/projects/fyp/codes/fyp-fpga/accelerator_10_neurons/rtl/potential_decay_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 potential_decay_0 " "Found entity 1: potential_decay_0" {  } { { "../rtl/potential_decay_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_0.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1736498744696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1736498744696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/education/academic/projects/fyp/codes/fyp-fpga/accelerator_10_neurons/rtl/potential_adder_9.v 1 1 " "Found 1 design units, including 1 entities, in source file /education/academic/projects/fyp/codes/fyp-fpga/accelerator_10_neurons/rtl/potential_adder_9.v" { { "Info" "ISGN_ENTITY_NAME" "1 potential_adder_9 " "Found entity 1: potential_adder_9" {  } { { "../rtl/potential_adder_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_9.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1736498744729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1736498744729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/education/academic/projects/fyp/codes/fyp-fpga/accelerator_10_neurons/rtl/potential_adder_8.v 1 1 " "Found 1 design units, including 1 entities, in source file /education/academic/projects/fyp/codes/fyp-fpga/accelerator_10_neurons/rtl/potential_adder_8.v" { { "Info" "ISGN_ENTITY_NAME" "1 potential_adder_8 " "Found entity 1: potential_adder_8" {  } { { "../rtl/potential_adder_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_8.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1736498744761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1736498744761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/education/academic/projects/fyp/codes/fyp-fpga/accelerator_10_neurons/rtl/potential_adder_7.v 1 1 " "Found 1 design units, including 1 entities, in source file /education/academic/projects/fyp/codes/fyp-fpga/accelerator_10_neurons/rtl/potential_adder_7.v" { { "Info" "ISGN_ENTITY_NAME" "1 potential_adder_7 " "Found entity 1: potential_adder_7" {  } { { "../rtl/potential_adder_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_7.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1736498744795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1736498744795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/education/academic/projects/fyp/codes/fyp-fpga/accelerator_10_neurons/rtl/potential_adder_6.v 1 1 " "Found 1 design units, including 1 entities, in source file /education/academic/projects/fyp/codes/fyp-fpga/accelerator_10_neurons/rtl/potential_adder_6.v" { { "Info" "ISGN_ENTITY_NAME" "1 potential_adder_6 " "Found entity 1: potential_adder_6" {  } { { "../rtl/potential_adder_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_6.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1736498744837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1736498744837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/education/academic/projects/fyp/codes/fyp-fpga/accelerator_10_neurons/rtl/potential_adder_5.v 1 1 " "Found 1 design units, including 1 entities, in source file /education/academic/projects/fyp/codes/fyp-fpga/accelerator_10_neurons/rtl/potential_adder_5.v" { { "Info" "ISGN_ENTITY_NAME" "1 potential_adder_5 " "Found entity 1: potential_adder_5" {  } { { "../rtl/potential_adder_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_5.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1736498744873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1736498744873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/education/academic/projects/fyp/codes/fyp-fpga/accelerator_10_neurons/rtl/potential_adder_4.v 1 1 " "Found 1 design units, including 1 entities, in source file /education/academic/projects/fyp/codes/fyp-fpga/accelerator_10_neurons/rtl/potential_adder_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 potential_adder_4 " "Found entity 1: potential_adder_4" {  } { { "../rtl/potential_adder_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_4.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1736498744906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1736498744906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/education/academic/projects/fyp/codes/fyp-fpga/accelerator_10_neurons/rtl/potential_adder_3.v 1 1 " "Found 1 design units, including 1 entities, in source file /education/academic/projects/fyp/codes/fyp-fpga/accelerator_10_neurons/rtl/potential_adder_3.v" { { "Info" "ISGN_ENTITY_NAME" "1 potential_adder_3 " "Found entity 1: potential_adder_3" {  } { { "../rtl/potential_adder_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_3.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1736498744941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1736498744941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/education/academic/projects/fyp/codes/fyp-fpga/accelerator_10_neurons/rtl/potential_adder_2.v 1 1 " "Found 1 design units, including 1 entities, in source file /education/academic/projects/fyp/codes/fyp-fpga/accelerator_10_neurons/rtl/potential_adder_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 potential_adder_2 " "Found entity 1: potential_adder_2" {  } { { "../rtl/potential_adder_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_2.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1736498744974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1736498744974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/education/academic/projects/fyp/codes/fyp-fpga/accelerator_10_neurons/rtl/potential_adder_1.v 1 1 " "Found 1 design units, including 1 entities, in source file /education/academic/projects/fyp/codes/fyp-fpga/accelerator_10_neurons/rtl/potential_adder_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 potential_adder_1 " "Found entity 1: potential_adder_1" {  } { { "../rtl/potential_adder_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_1.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1736498745016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1736498745016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/education/academic/projects/fyp/codes/fyp-fpga/accelerator_10_neurons/rtl/potential_adder_0.v 1 1 " "Found 1 design units, including 1 entities, in source file /education/academic/projects/fyp/codes/fyp-fpga/accelerator_10_neurons/rtl/potential_adder_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 potential_adder_0 " "Found entity 1: potential_adder_0" {  } { { "../rtl/potential_adder_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_0.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1736498745048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1736498745048 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "break mac9.v(38) " "Verilog HDL Declaration warning at mac9.v(38): \"break\" is SystemVerilog-2005 keyword" {  } { { "../rtl/mac9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac9.v" 38 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Quartus II" 0 -1 1736498745128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/education/academic/projects/fyp/codes/fyp-fpga/accelerator_10_neurons/rtl/mac9.v 1 1 " "Found 1 design units, including 1 entities, in source file /education/academic/projects/fyp/codes/fyp-fpga/accelerator_10_neurons/rtl/mac9.v" { { "Info" "ISGN_ENTITY_NAME" "1 mac9 " "Found entity 1: mac9" {  } { { "../rtl/mac9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac9.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1736498745131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1736498745131 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "break mac8.v(38) " "Verilog HDL Declaration warning at mac8.v(38): \"break\" is SystemVerilog-2005 keyword" {  } { { "../rtl/mac8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac8.v" 38 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Quartus II" 0 -1 1736498745180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/education/academic/projects/fyp/codes/fyp-fpga/accelerator_10_neurons/rtl/mac8.v 1 1 " "Found 1 design units, including 1 entities, in source file /education/academic/projects/fyp/codes/fyp-fpga/accelerator_10_neurons/rtl/mac8.v" { { "Info" "ISGN_ENTITY_NAME" "1 mac8 " "Found entity 1: mac8" {  } { { "../rtl/mac8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac8.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1736498745182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1736498745182 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "break mac7.v(38) " "Verilog HDL Declaration warning at mac7.v(38): \"break\" is SystemVerilog-2005 keyword" {  } { { "../rtl/mac7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac7.v" 38 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Quartus II" 0 -1 1736498745226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/education/academic/projects/fyp/codes/fyp-fpga/accelerator_10_neurons/rtl/mac7.v 1 1 " "Found 1 design units, including 1 entities, in source file /education/academic/projects/fyp/codes/fyp-fpga/accelerator_10_neurons/rtl/mac7.v" { { "Info" "ISGN_ENTITY_NAME" "1 mac7 " "Found entity 1: mac7" {  } { { "../rtl/mac7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac7.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1736498745229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1736498745229 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "break mac6.v(38) " "Verilog HDL Declaration warning at mac6.v(38): \"break\" is SystemVerilog-2005 keyword" {  } { { "../rtl/mac6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac6.v" 38 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Quartus II" 0 -1 1736498745275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/education/academic/projects/fyp/codes/fyp-fpga/accelerator_10_neurons/rtl/mac6.v 1 1 " "Found 1 design units, including 1 entities, in source file /education/academic/projects/fyp/codes/fyp-fpga/accelerator_10_neurons/rtl/mac6.v" { { "Info" "ISGN_ENTITY_NAME" "1 mac6 " "Found entity 1: mac6" {  } { { "../rtl/mac6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac6.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1736498745278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1736498745278 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "break mac5.v(38) " "Verilog HDL Declaration warning at mac5.v(38): \"break\" is SystemVerilog-2005 keyword" {  } { { "../rtl/mac5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac5.v" 38 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Quartus II" 0 -1 1736498745319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/education/academic/projects/fyp/codes/fyp-fpga/accelerator_10_neurons/rtl/mac5.v 1 1 " "Found 1 design units, including 1 entities, in source file /education/academic/projects/fyp/codes/fyp-fpga/accelerator_10_neurons/rtl/mac5.v" { { "Info" "ISGN_ENTITY_NAME" "1 mac5 " "Found entity 1: mac5" {  } { { "../rtl/mac5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac5.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1736498745323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1736498745323 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "break mac4.v(38) " "Verilog HDL Declaration warning at mac4.v(38): \"break\" is SystemVerilog-2005 keyword" {  } { { "../rtl/mac4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac4.v" 38 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Quartus II" 0 -1 1736498745363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/education/academic/projects/fyp/codes/fyp-fpga/accelerator_10_neurons/rtl/mac4.v 1 1 " "Found 1 design units, including 1 entities, in source file /education/academic/projects/fyp/codes/fyp-fpga/accelerator_10_neurons/rtl/mac4.v" { { "Info" "ISGN_ENTITY_NAME" "1 mac4 " "Found entity 1: mac4" {  } { { "../rtl/mac4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac4.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1736498745367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1736498745367 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "break mac3.v(38) " "Verilog HDL Declaration warning at mac3.v(38): \"break\" is SystemVerilog-2005 keyword" {  } { { "../rtl/mac3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac3.v" 38 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Quartus II" 0 -1 1736498745409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/education/academic/projects/fyp/codes/fyp-fpga/accelerator_10_neurons/rtl/mac3.v 1 1 " "Found 1 design units, including 1 entities, in source file /education/academic/projects/fyp/codes/fyp-fpga/accelerator_10_neurons/rtl/mac3.v" { { "Info" "ISGN_ENTITY_NAME" "1 mac3 " "Found entity 1: mac3" {  } { { "../rtl/mac3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac3.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1736498745412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1736498745412 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "break mac2.v(38) " "Verilog HDL Declaration warning at mac2.v(38): \"break\" is SystemVerilog-2005 keyword" {  } { { "../rtl/mac2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac2.v" 38 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Quartus II" 0 -1 1736498745450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/education/academic/projects/fyp/codes/fyp-fpga/accelerator_10_neurons/rtl/mac2.v 1 1 " "Found 1 design units, including 1 entities, in source file /education/academic/projects/fyp/codes/fyp-fpga/accelerator_10_neurons/rtl/mac2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mac2 " "Found entity 1: mac2" {  } { { "../rtl/mac2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac2.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1736498745453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1736498745453 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "break mac1.v(38) " "Verilog HDL Declaration warning at mac1.v(38): \"break\" is SystemVerilog-2005 keyword" {  } { { "../rtl/mac1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac1.v" 38 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Quartus II" 0 -1 1736498745493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/education/academic/projects/fyp/codes/fyp-fpga/accelerator_10_neurons/rtl/mac1.v 1 1 " "Found 1 design units, including 1 entities, in source file /education/academic/projects/fyp/codes/fyp-fpga/accelerator_10_neurons/rtl/mac1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mac1 " "Found entity 1: mac1" {  } { { "../rtl/mac1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac1.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1736498745496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1736498745496 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "break mac0.v(38) " "Verilog HDL Declaration warning at mac0.v(38): \"break\" is SystemVerilog-2005 keyword" {  } { { "../rtl/mac0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac0.v" 38 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Quartus II" 0 -1 1736498745535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/education/academic/projects/fyp/codes/fyp-fpga/accelerator_10_neurons/rtl/mac0.v 1 1 " "Found 1 design units, including 1 entities, in source file /education/academic/projects/fyp/codes/fyp-fpga/accelerator_10_neurons/rtl/mac0.v" { { "Info" "ISGN_ENTITY_NAME" "1 mac0 " "Found entity 1: mac0" {  } { { "../rtl/mac0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac0.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1736498745538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1736498745538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/education/academic/projects/fyp/codes/fyp-fpga/accelerator_10_neurons/rtl/network_interface_test.v 1 1 " "Found 1 design units, including 1 entities, in source file /education/academic/projects/fyp/codes/fyp-fpga/accelerator_10_neurons/rtl/network_interface_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 network_interface_test " "Found entity 1: network_interface_test" {  } { { "../rtl/network_interface_test.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/network_interface_test.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1736498745606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1736498745606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/education/academic/projects/fyp/codes/fyp-fpga/accelerator_10_neurons/rtl/network_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file /education/academic/projects/fyp/codes/fyp-fpga/accelerator_10_neurons/rtl/network_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 network_interface_new " "Found entity 1: network_interface_new" {  } { { "../rtl/network_interface.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/network_interface.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1736498745696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1736498745696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/education/academic/projects/fyp/codes/fyp-fpga/accelerator_10_neurons/rtl/potential_adder_test.v 1 1 " "Found 1 design units, including 1 entities, in source file /education/academic/projects/fyp/codes/fyp-fpga/accelerator_10_neurons/rtl/potential_adder_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 potential_adder_test " "Found entity 1: potential_adder_test" {  } { { "../rtl/potential_adder_test.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_test.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1736498745731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1736498745731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/education/academic/projects/fyp/codes/fyp-fpga/accelerator_10_neurons/rtl/potential_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file /education/academic/projects/fyp/codes/fyp-fpga/accelerator_10_neurons/rtl/potential_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 potential_adder " "Found entity 1: potential_adder" {  } { { "../rtl/potential_adder.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1736498745767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1736498745767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/education/academic/projects/fyp/codes/fyp-fpga/accelerator_10_neurons/rtl/comparator.v 1 1 " "Found 1 design units, including 1 entities, in source file /education/academic/projects/fyp/codes/fyp-fpga/accelerator_10_neurons/rtl/comparator.v" { { "Info" "ISGN_ENTITY_NAME" "1 comparator " "Found entity 1: comparator" {  } { { "../rtl/comparator.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/comparator.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1736498745774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1736498745774 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "significand Significand Priority_Encoder.v(11) " "Verilog HDL Declaration information at Priority_Encoder.v(11): object \"significand\" differs only in case from object \"Significand\" in the same scope" {  } { { "../rtl/Priority_Encoder.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/Priority_Encoder.v" 11 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1736498745781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/education/academic/projects/fyp/codes/fyp-fpga/accelerator_10_neurons/rtl/priority_encoder.v 1 1 " "Found 1 design units, including 1 entities, in source file /education/academic/projects/fyp/codes/fyp-fpga/accelerator_10_neurons/rtl/priority_encoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 priority_encoder " "Found entity 1: priority_encoder" {  } { { "../rtl/Priority_Encoder.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/Priority_Encoder.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1736498745782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1736498745782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/education/academic/projects/fyp/codes/fyp-fpga/accelerator_10_neurons/rtl/potential_decay_test.v 1 1 " "Found 1 design units, including 1 entities, in source file /education/academic/projects/fyp/codes/fyp-fpga/accelerator_10_neurons/rtl/potential_decay_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 potential_decay_test " "Found entity 1: potential_decay_test" {  } { { "../rtl/potential_decay_test.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_test.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1736498745822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1736498745822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/education/academic/projects/fyp/codes/fyp-fpga/accelerator_10_neurons/rtl/potential_decay.v 1 1 " "Found 1 design units, including 1 entities, in source file /education/academic/projects/fyp/codes/fyp-fpga/accelerator_10_neurons/rtl/potential_decay.v" { { "Info" "ISGN_ENTITY_NAME" "1 potential_decay " "Found entity 1: potential_decay" {  } { { "../rtl/potential_decay.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1736498745873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1736498745873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/education/academic/projects/fyp/codes/fyp-fpga/accelerator_10_neurons/rtl/multiplication.v 1 1 " "Found 1 design units, including 1 entities, in source file /education/academic/projects/fyp/codes/fyp-fpga/accelerator_10_neurons/rtl/multiplication.v" { { "Info" "ISGN_ENTITY_NAME" "1 Multiplication " "Found entity 1: Multiplication" {  } { { "../rtl/Multiplication.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/Multiplication.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1736498745922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1736498745922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/education/academic/projects/fyp/codes/fyp-fpga/accelerator_10_neurons/rtl/mac_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file /education/academic/projects/fyp/codes/fyp-fpga/accelerator_10_neurons/rtl/mac_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 mac_TESTBENCH " "Found entity 1: mac_TESTBENCH" {  } { { "../rtl/mac_TESTBENCH.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac_TESTBENCH.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1736498745976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1736498745976 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "break mac.v(38) " "Verilog HDL Declaration warning at mac.v(38): \"break\" is SystemVerilog-2005 keyword" {  } { { "../rtl/mac.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac.v" 38 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Quartus II" 0 -1 1736498746048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/education/academic/projects/fyp/codes/fyp-fpga/accelerator_10_neurons/rtl/mac.v 1 1 " "Found 1 design units, including 1 entities, in source file /education/academic/projects/fyp/codes/fyp-fpga/accelerator_10_neurons/rtl/mac.v" { { "Info" "ISGN_ENTITY_NAME" "1 mac " "Found entity 1: mac" {  } { { "../rtl/mac.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1736498746050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1736498746050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/education/academic/projects/fyp/codes/fyp-fpga/accelerator_10_neurons/rtl/addition_subtraction.v 1 1 " "Found 1 design units, including 1 entities, in source file /education/academic/projects/fyp/codes/fyp-fpga/accelerator_10_neurons/rtl/addition_subtraction.v" { { "Info" "ISGN_ENTITY_NAME" "1 Addition_Subtraction " "Found entity 1: Addition_Subtraction" {  } { { "../rtl/Addition_Subtraction.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/Addition_Subtraction.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1736498746069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1736498746069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "accelerator_toplevel.bdf 1 1 " "Found 1 design units, including 1 entities, in source file accelerator_toplevel.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 accelerator_toplevel " "Found entity 1: accelerator_toplevel" {  } { { "accelerator_toplevel.bdf" "" { Schematic "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/synth/accelerator_toplevel.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1736498746075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1736498746075 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "accelerator_toplevel " "Elaborating entity \"accelerator_toplevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1736498746280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "potential_adder_0 potential_adder_0:inst2 " "Elaborating entity \"potential_adder_0\" for hierarchy \"potential_adder_0:inst2\"" {  } { { "accelerator_toplevel.bdf" "inst2" { Schematic "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/synth/accelerator_toplevel.bdf" { { 2056 -2832 -2496 2328 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1736498746580 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "u potential_adder_0.v(130) " "Verilog HDL Always Construct warning at potential_adder_0.v(130): inferring latch(es) for variable \"u\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_adder_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_0.v" 130 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498746593 "|accelerator_toplevel|potential_adder_0:inst2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "v_threshold potential_adder_0.v(130) " "Verilog HDL Always Construct warning at potential_adder_0.v(130): inferring latch(es) for variable \"v_threshold\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_adder_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_0.v" 130 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498746594 "|accelerator_toplevel|potential_adder_0:inst2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "model potential_adder_0.v(130) " "Verilog HDL Always Construct warning at potential_adder_0.v(130): inferring latch(es) for variable \"model\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_adder_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_0.v" 130 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498746594 "|accelerator_toplevel|potential_adder_0:inst2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "a potential_adder_0.v(130) " "Verilog HDL Always Construct warning at potential_adder_0.v(130): inferring latch(es) for variable \"a\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_adder_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_0.v" 130 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498746594 "|accelerator_toplevel|potential_adder_0:inst2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "b potential_adder_0.v(130) " "Verilog HDL Always Construct warning at potential_adder_0.v(130): inferring latch(es) for variable \"b\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_adder_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_0.v" 130 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498746594 "|accelerator_toplevel|potential_adder_0:inst2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "c potential_adder_0.v(130) " "Verilog HDL Always Construct warning at potential_adder_0.v(130): inferring latch(es) for variable \"c\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_adder_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_0.v" 130 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498746595 "|accelerator_toplevel|potential_adder_0:inst2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "d potential_adder_0.v(130) " "Verilog HDL Always Construct warning at potential_adder_0.v(130): inferring latch(es) for variable \"d\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_adder_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_0.v" 130 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498746595 "|accelerator_toplevel|potential_adder_0:inst2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "final_potentialAdder0 potential_adder_0.v(130) " "Verilog HDL Always Construct warning at potential_adder_0.v(130): inferring latch(es) for variable \"final_potentialAdder0\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_adder_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_0.v" 130 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498746595 "|accelerator_toplevel|potential_adder_0:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder0\[0\] potential_adder_0.v(134) " "Inferred latch for \"final_potentialAdder0\[0\]\" at potential_adder_0.v(134)" {  } { { "../rtl/potential_adder_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_0.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746608 "|accelerator_toplevel|potential_adder_0:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder0\[1\] potential_adder_0.v(134) " "Inferred latch for \"final_potentialAdder0\[1\]\" at potential_adder_0.v(134)" {  } { { "../rtl/potential_adder_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_0.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746608 "|accelerator_toplevel|potential_adder_0:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder0\[2\] potential_adder_0.v(134) " "Inferred latch for \"final_potentialAdder0\[2\]\" at potential_adder_0.v(134)" {  } { { "../rtl/potential_adder_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_0.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746608 "|accelerator_toplevel|potential_adder_0:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder0\[3\] potential_adder_0.v(134) " "Inferred latch for \"final_potentialAdder0\[3\]\" at potential_adder_0.v(134)" {  } { { "../rtl/potential_adder_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_0.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746609 "|accelerator_toplevel|potential_adder_0:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder0\[4\] potential_adder_0.v(134) " "Inferred latch for \"final_potentialAdder0\[4\]\" at potential_adder_0.v(134)" {  } { { "../rtl/potential_adder_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_0.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746609 "|accelerator_toplevel|potential_adder_0:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder0\[5\] potential_adder_0.v(134) " "Inferred latch for \"final_potentialAdder0\[5\]\" at potential_adder_0.v(134)" {  } { { "../rtl/potential_adder_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_0.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746609 "|accelerator_toplevel|potential_adder_0:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder0\[6\] potential_adder_0.v(134) " "Inferred latch for \"final_potentialAdder0\[6\]\" at potential_adder_0.v(134)" {  } { { "../rtl/potential_adder_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_0.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746609 "|accelerator_toplevel|potential_adder_0:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder0\[7\] potential_adder_0.v(134) " "Inferred latch for \"final_potentialAdder0\[7\]\" at potential_adder_0.v(134)" {  } { { "../rtl/potential_adder_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_0.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746610 "|accelerator_toplevel|potential_adder_0:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder0\[8\] potential_adder_0.v(134) " "Inferred latch for \"final_potentialAdder0\[8\]\" at potential_adder_0.v(134)" {  } { { "../rtl/potential_adder_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_0.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746611 "|accelerator_toplevel|potential_adder_0:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder0\[9\] potential_adder_0.v(134) " "Inferred latch for \"final_potentialAdder0\[9\]\" at potential_adder_0.v(134)" {  } { { "../rtl/potential_adder_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_0.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746611 "|accelerator_toplevel|potential_adder_0:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder0\[10\] potential_adder_0.v(134) " "Inferred latch for \"final_potentialAdder0\[10\]\" at potential_adder_0.v(134)" {  } { { "../rtl/potential_adder_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_0.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746611 "|accelerator_toplevel|potential_adder_0:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder0\[11\] potential_adder_0.v(134) " "Inferred latch for \"final_potentialAdder0\[11\]\" at potential_adder_0.v(134)" {  } { { "../rtl/potential_adder_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_0.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746611 "|accelerator_toplevel|potential_adder_0:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder0\[12\] potential_adder_0.v(134) " "Inferred latch for \"final_potentialAdder0\[12\]\" at potential_adder_0.v(134)" {  } { { "../rtl/potential_adder_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_0.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746611 "|accelerator_toplevel|potential_adder_0:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder0\[13\] potential_adder_0.v(134) " "Inferred latch for \"final_potentialAdder0\[13\]\" at potential_adder_0.v(134)" {  } { { "../rtl/potential_adder_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_0.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746612 "|accelerator_toplevel|potential_adder_0:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder0\[14\] potential_adder_0.v(134) " "Inferred latch for \"final_potentialAdder0\[14\]\" at potential_adder_0.v(134)" {  } { { "../rtl/potential_adder_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_0.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746612 "|accelerator_toplevel|potential_adder_0:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder0\[15\] potential_adder_0.v(134) " "Inferred latch for \"final_potentialAdder0\[15\]\" at potential_adder_0.v(134)" {  } { { "../rtl/potential_adder_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_0.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746612 "|accelerator_toplevel|potential_adder_0:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder0\[16\] potential_adder_0.v(134) " "Inferred latch for \"final_potentialAdder0\[16\]\" at potential_adder_0.v(134)" {  } { { "../rtl/potential_adder_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_0.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746612 "|accelerator_toplevel|potential_adder_0:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder0\[17\] potential_adder_0.v(134) " "Inferred latch for \"final_potentialAdder0\[17\]\" at potential_adder_0.v(134)" {  } { { "../rtl/potential_adder_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_0.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746612 "|accelerator_toplevel|potential_adder_0:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder0\[18\] potential_adder_0.v(134) " "Inferred latch for \"final_potentialAdder0\[18\]\" at potential_adder_0.v(134)" {  } { { "../rtl/potential_adder_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_0.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746613 "|accelerator_toplevel|potential_adder_0:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder0\[19\] potential_adder_0.v(134) " "Inferred latch for \"final_potentialAdder0\[19\]\" at potential_adder_0.v(134)" {  } { { "../rtl/potential_adder_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_0.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746613 "|accelerator_toplevel|potential_adder_0:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder0\[20\] potential_adder_0.v(134) " "Inferred latch for \"final_potentialAdder0\[20\]\" at potential_adder_0.v(134)" {  } { { "../rtl/potential_adder_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_0.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746613 "|accelerator_toplevel|potential_adder_0:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder0\[21\] potential_adder_0.v(134) " "Inferred latch for \"final_potentialAdder0\[21\]\" at potential_adder_0.v(134)" {  } { { "../rtl/potential_adder_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_0.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746613 "|accelerator_toplevel|potential_adder_0:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder0\[22\] potential_adder_0.v(134) " "Inferred latch for \"final_potentialAdder0\[22\]\" at potential_adder_0.v(134)" {  } { { "../rtl/potential_adder_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_0.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746614 "|accelerator_toplevel|potential_adder_0:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder0\[23\] potential_adder_0.v(134) " "Inferred latch for \"final_potentialAdder0\[23\]\" at potential_adder_0.v(134)" {  } { { "../rtl/potential_adder_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_0.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746614 "|accelerator_toplevel|potential_adder_0:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder0\[24\] potential_adder_0.v(134) " "Inferred latch for \"final_potentialAdder0\[24\]\" at potential_adder_0.v(134)" {  } { { "../rtl/potential_adder_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_0.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746614 "|accelerator_toplevel|potential_adder_0:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder0\[25\] potential_adder_0.v(134) " "Inferred latch for \"final_potentialAdder0\[25\]\" at potential_adder_0.v(134)" {  } { { "../rtl/potential_adder_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_0.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746614 "|accelerator_toplevel|potential_adder_0:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder0\[26\] potential_adder_0.v(134) " "Inferred latch for \"final_potentialAdder0\[26\]\" at potential_adder_0.v(134)" {  } { { "../rtl/potential_adder_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_0.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746615 "|accelerator_toplevel|potential_adder_0:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder0\[27\] potential_adder_0.v(134) " "Inferred latch for \"final_potentialAdder0\[27\]\" at potential_adder_0.v(134)" {  } { { "../rtl/potential_adder_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_0.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746615 "|accelerator_toplevel|potential_adder_0:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder0\[28\] potential_adder_0.v(134) " "Inferred latch for \"final_potentialAdder0\[28\]\" at potential_adder_0.v(134)" {  } { { "../rtl/potential_adder_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_0.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746615 "|accelerator_toplevel|potential_adder_0:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder0\[29\] potential_adder_0.v(134) " "Inferred latch for \"final_potentialAdder0\[29\]\" at potential_adder_0.v(134)" {  } { { "../rtl/potential_adder_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_0.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746616 "|accelerator_toplevel|potential_adder_0:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder0\[30\] potential_adder_0.v(134) " "Inferred latch for \"final_potentialAdder0\[30\]\" at potential_adder_0.v(134)" {  } { { "../rtl/potential_adder_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_0.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746616 "|accelerator_toplevel|potential_adder_0:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder0\[31\] potential_adder_0.v(134) " "Inferred latch for \"final_potentialAdder0\[31\]\" at potential_adder_0.v(134)" {  } { { "../rtl/potential_adder_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_0.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746616 "|accelerator_toplevel|potential_adder_0:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[0\] potential_adder_0.v(134) " "Inferred latch for \"d\[0\]\" at potential_adder_0.v(134)" {  } { { "../rtl/potential_adder_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_0.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746616 "|accelerator_toplevel|potential_adder_0:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[1\] potential_adder_0.v(134) " "Inferred latch for \"d\[1\]\" at potential_adder_0.v(134)" {  } { { "../rtl/potential_adder_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_0.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746616 "|accelerator_toplevel|potential_adder_0:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[2\] potential_adder_0.v(134) " "Inferred latch for \"d\[2\]\" at potential_adder_0.v(134)" {  } { { "../rtl/potential_adder_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_0.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746617 "|accelerator_toplevel|potential_adder_0:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[3\] potential_adder_0.v(134) " "Inferred latch for \"d\[3\]\" at potential_adder_0.v(134)" {  } { { "../rtl/potential_adder_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_0.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746617 "|accelerator_toplevel|potential_adder_0:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[4\] potential_adder_0.v(134) " "Inferred latch for \"d\[4\]\" at potential_adder_0.v(134)" {  } { { "../rtl/potential_adder_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_0.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746617 "|accelerator_toplevel|potential_adder_0:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[5\] potential_adder_0.v(134) " "Inferred latch for \"d\[5\]\" at potential_adder_0.v(134)" {  } { { "../rtl/potential_adder_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_0.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746617 "|accelerator_toplevel|potential_adder_0:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[6\] potential_adder_0.v(134) " "Inferred latch for \"d\[6\]\" at potential_adder_0.v(134)" {  } { { "../rtl/potential_adder_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_0.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746617 "|accelerator_toplevel|potential_adder_0:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[7\] potential_adder_0.v(134) " "Inferred latch for \"d\[7\]\" at potential_adder_0.v(134)" {  } { { "../rtl/potential_adder_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_0.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746618 "|accelerator_toplevel|potential_adder_0:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[8\] potential_adder_0.v(134) " "Inferred latch for \"d\[8\]\" at potential_adder_0.v(134)" {  } { { "../rtl/potential_adder_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_0.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746618 "|accelerator_toplevel|potential_adder_0:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[9\] potential_adder_0.v(134) " "Inferred latch for \"d\[9\]\" at potential_adder_0.v(134)" {  } { { "../rtl/potential_adder_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_0.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746618 "|accelerator_toplevel|potential_adder_0:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[10\] potential_adder_0.v(134) " "Inferred latch for \"d\[10\]\" at potential_adder_0.v(134)" {  } { { "../rtl/potential_adder_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_0.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746618 "|accelerator_toplevel|potential_adder_0:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[11\] potential_adder_0.v(134) " "Inferred latch for \"d\[11\]\" at potential_adder_0.v(134)" {  } { { "../rtl/potential_adder_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_0.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746619 "|accelerator_toplevel|potential_adder_0:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[12\] potential_adder_0.v(134) " "Inferred latch for \"d\[12\]\" at potential_adder_0.v(134)" {  } { { "../rtl/potential_adder_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_0.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746619 "|accelerator_toplevel|potential_adder_0:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[13\] potential_adder_0.v(134) " "Inferred latch for \"d\[13\]\" at potential_adder_0.v(134)" {  } { { "../rtl/potential_adder_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_0.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746620 "|accelerator_toplevel|potential_adder_0:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[14\] potential_adder_0.v(134) " "Inferred latch for \"d\[14\]\" at potential_adder_0.v(134)" {  } { { "../rtl/potential_adder_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_0.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746620 "|accelerator_toplevel|potential_adder_0:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[15\] potential_adder_0.v(134) " "Inferred latch for \"d\[15\]\" at potential_adder_0.v(134)" {  } { { "../rtl/potential_adder_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_0.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746620 "|accelerator_toplevel|potential_adder_0:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[16\] potential_adder_0.v(134) " "Inferred latch for \"d\[16\]\" at potential_adder_0.v(134)" {  } { { "../rtl/potential_adder_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_0.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746620 "|accelerator_toplevel|potential_adder_0:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[17\] potential_adder_0.v(134) " "Inferred latch for \"d\[17\]\" at potential_adder_0.v(134)" {  } { { "../rtl/potential_adder_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_0.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746620 "|accelerator_toplevel|potential_adder_0:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[18\] potential_adder_0.v(134) " "Inferred latch for \"d\[18\]\" at potential_adder_0.v(134)" {  } { { "../rtl/potential_adder_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_0.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746620 "|accelerator_toplevel|potential_adder_0:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[19\] potential_adder_0.v(134) " "Inferred latch for \"d\[19\]\" at potential_adder_0.v(134)" {  } { { "../rtl/potential_adder_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_0.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746620 "|accelerator_toplevel|potential_adder_0:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[20\] potential_adder_0.v(134) " "Inferred latch for \"d\[20\]\" at potential_adder_0.v(134)" {  } { { "../rtl/potential_adder_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_0.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746621 "|accelerator_toplevel|potential_adder_0:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[21\] potential_adder_0.v(134) " "Inferred latch for \"d\[21\]\" at potential_adder_0.v(134)" {  } { { "../rtl/potential_adder_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_0.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746621 "|accelerator_toplevel|potential_adder_0:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[22\] potential_adder_0.v(134) " "Inferred latch for \"d\[22\]\" at potential_adder_0.v(134)" {  } { { "../rtl/potential_adder_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_0.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746621 "|accelerator_toplevel|potential_adder_0:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[23\] potential_adder_0.v(134) " "Inferred latch for \"d\[23\]\" at potential_adder_0.v(134)" {  } { { "../rtl/potential_adder_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_0.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746621 "|accelerator_toplevel|potential_adder_0:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[24\] potential_adder_0.v(134) " "Inferred latch for \"d\[24\]\" at potential_adder_0.v(134)" {  } { { "../rtl/potential_adder_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_0.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746622 "|accelerator_toplevel|potential_adder_0:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[25\] potential_adder_0.v(134) " "Inferred latch for \"d\[25\]\" at potential_adder_0.v(134)" {  } { { "../rtl/potential_adder_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_0.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746623 "|accelerator_toplevel|potential_adder_0:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[26\] potential_adder_0.v(134) " "Inferred latch for \"d\[26\]\" at potential_adder_0.v(134)" {  } { { "../rtl/potential_adder_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_0.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746623 "|accelerator_toplevel|potential_adder_0:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[27\] potential_adder_0.v(134) " "Inferred latch for \"d\[27\]\" at potential_adder_0.v(134)" {  } { { "../rtl/potential_adder_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_0.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746623 "|accelerator_toplevel|potential_adder_0:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[28\] potential_adder_0.v(134) " "Inferred latch for \"d\[28\]\" at potential_adder_0.v(134)" {  } { { "../rtl/potential_adder_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_0.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746623 "|accelerator_toplevel|potential_adder_0:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[29\] potential_adder_0.v(134) " "Inferred latch for \"d\[29\]\" at potential_adder_0.v(134)" {  } { { "../rtl/potential_adder_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_0.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746623 "|accelerator_toplevel|potential_adder_0:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[30\] potential_adder_0.v(134) " "Inferred latch for \"d\[30\]\" at potential_adder_0.v(134)" {  } { { "../rtl/potential_adder_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_0.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746623 "|accelerator_toplevel|potential_adder_0:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[31\] potential_adder_0.v(134) " "Inferred latch for \"d\[31\]\" at potential_adder_0.v(134)" {  } { { "../rtl/potential_adder_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_0.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746623 "|accelerator_toplevel|potential_adder_0:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[0\] potential_adder_0.v(134) " "Inferred latch for \"c\[0\]\" at potential_adder_0.v(134)" {  } { { "../rtl/potential_adder_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_0.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746623 "|accelerator_toplevel|potential_adder_0:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[1\] potential_adder_0.v(134) " "Inferred latch for \"c\[1\]\" at potential_adder_0.v(134)" {  } { { "../rtl/potential_adder_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_0.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746624 "|accelerator_toplevel|potential_adder_0:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[2\] potential_adder_0.v(134) " "Inferred latch for \"c\[2\]\" at potential_adder_0.v(134)" {  } { { "../rtl/potential_adder_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_0.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746624 "|accelerator_toplevel|potential_adder_0:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[3\] potential_adder_0.v(134) " "Inferred latch for \"c\[3\]\" at potential_adder_0.v(134)" {  } { { "../rtl/potential_adder_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_0.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746625 "|accelerator_toplevel|potential_adder_0:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[4\] potential_adder_0.v(134) " "Inferred latch for \"c\[4\]\" at potential_adder_0.v(134)" {  } { { "../rtl/potential_adder_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_0.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746625 "|accelerator_toplevel|potential_adder_0:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[5\] potential_adder_0.v(134) " "Inferred latch for \"c\[5\]\" at potential_adder_0.v(134)" {  } { { "../rtl/potential_adder_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_0.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746625 "|accelerator_toplevel|potential_adder_0:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[6\] potential_adder_0.v(134) " "Inferred latch for \"c\[6\]\" at potential_adder_0.v(134)" {  } { { "../rtl/potential_adder_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_0.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746625 "|accelerator_toplevel|potential_adder_0:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[7\] potential_adder_0.v(134) " "Inferred latch for \"c\[7\]\" at potential_adder_0.v(134)" {  } { { "../rtl/potential_adder_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_0.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746625 "|accelerator_toplevel|potential_adder_0:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[8\] potential_adder_0.v(134) " "Inferred latch for \"c\[8\]\" at potential_adder_0.v(134)" {  } { { "../rtl/potential_adder_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_0.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746625 "|accelerator_toplevel|potential_adder_0:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[9\] potential_adder_0.v(134) " "Inferred latch for \"c\[9\]\" at potential_adder_0.v(134)" {  } { { "../rtl/potential_adder_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_0.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746626 "|accelerator_toplevel|potential_adder_0:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[10\] potential_adder_0.v(134) " "Inferred latch for \"c\[10\]\" at potential_adder_0.v(134)" {  } { { "../rtl/potential_adder_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_0.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746626 "|accelerator_toplevel|potential_adder_0:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[11\] potential_adder_0.v(134) " "Inferred latch for \"c\[11\]\" at potential_adder_0.v(134)" {  } { { "../rtl/potential_adder_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_0.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746626 "|accelerator_toplevel|potential_adder_0:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[12\] potential_adder_0.v(134) " "Inferred latch for \"c\[12\]\" at potential_adder_0.v(134)" {  } { { "../rtl/potential_adder_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_0.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746626 "|accelerator_toplevel|potential_adder_0:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[13\] potential_adder_0.v(134) " "Inferred latch for \"c\[13\]\" at potential_adder_0.v(134)" {  } { { "../rtl/potential_adder_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_0.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746626 "|accelerator_toplevel|potential_adder_0:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[14\] potential_adder_0.v(134) " "Inferred latch for \"c\[14\]\" at potential_adder_0.v(134)" {  } { { "../rtl/potential_adder_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_0.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746627 "|accelerator_toplevel|potential_adder_0:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[15\] potential_adder_0.v(134) " "Inferred latch for \"c\[15\]\" at potential_adder_0.v(134)" {  } { { "../rtl/potential_adder_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_0.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746627 "|accelerator_toplevel|potential_adder_0:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[16\] potential_adder_0.v(134) " "Inferred latch for \"c\[16\]\" at potential_adder_0.v(134)" {  } { { "../rtl/potential_adder_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_0.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746627 "|accelerator_toplevel|potential_adder_0:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[17\] potential_adder_0.v(134) " "Inferred latch for \"c\[17\]\" at potential_adder_0.v(134)" {  } { { "../rtl/potential_adder_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_0.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746627 "|accelerator_toplevel|potential_adder_0:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[18\] potential_adder_0.v(134) " "Inferred latch for \"c\[18\]\" at potential_adder_0.v(134)" {  } { { "../rtl/potential_adder_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_0.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746627 "|accelerator_toplevel|potential_adder_0:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[19\] potential_adder_0.v(134) " "Inferred latch for \"c\[19\]\" at potential_adder_0.v(134)" {  } { { "../rtl/potential_adder_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_0.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746628 "|accelerator_toplevel|potential_adder_0:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[20\] potential_adder_0.v(134) " "Inferred latch for \"c\[20\]\" at potential_adder_0.v(134)" {  } { { "../rtl/potential_adder_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_0.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746629 "|accelerator_toplevel|potential_adder_0:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[21\] potential_adder_0.v(134) " "Inferred latch for \"c\[21\]\" at potential_adder_0.v(134)" {  } { { "../rtl/potential_adder_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_0.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746629 "|accelerator_toplevel|potential_adder_0:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[22\] potential_adder_0.v(134) " "Inferred latch for \"c\[22\]\" at potential_adder_0.v(134)" {  } { { "../rtl/potential_adder_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_0.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746629 "|accelerator_toplevel|potential_adder_0:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[23\] potential_adder_0.v(134) " "Inferred latch for \"c\[23\]\" at potential_adder_0.v(134)" {  } { { "../rtl/potential_adder_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_0.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746629 "|accelerator_toplevel|potential_adder_0:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[24\] potential_adder_0.v(134) " "Inferred latch for \"c\[24\]\" at potential_adder_0.v(134)" {  } { { "../rtl/potential_adder_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_0.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746629 "|accelerator_toplevel|potential_adder_0:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[25\] potential_adder_0.v(134) " "Inferred latch for \"c\[25\]\" at potential_adder_0.v(134)" {  } { { "../rtl/potential_adder_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_0.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746629 "|accelerator_toplevel|potential_adder_0:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[26\] potential_adder_0.v(134) " "Inferred latch for \"c\[26\]\" at potential_adder_0.v(134)" {  } { { "../rtl/potential_adder_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_0.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746630 "|accelerator_toplevel|potential_adder_0:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[27\] potential_adder_0.v(134) " "Inferred latch for \"c\[27\]\" at potential_adder_0.v(134)" {  } { { "../rtl/potential_adder_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_0.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746630 "|accelerator_toplevel|potential_adder_0:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[28\] potential_adder_0.v(134) " "Inferred latch for \"c\[28\]\" at potential_adder_0.v(134)" {  } { { "../rtl/potential_adder_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_0.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746630 "|accelerator_toplevel|potential_adder_0:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[29\] potential_adder_0.v(134) " "Inferred latch for \"c\[29\]\" at potential_adder_0.v(134)" {  } { { "../rtl/potential_adder_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_0.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746630 "|accelerator_toplevel|potential_adder_0:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[30\] potential_adder_0.v(134) " "Inferred latch for \"c\[30\]\" at potential_adder_0.v(134)" {  } { { "../rtl/potential_adder_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_0.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746630 "|accelerator_toplevel|potential_adder_0:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[31\] potential_adder_0.v(134) " "Inferred latch for \"c\[31\]\" at potential_adder_0.v(134)" {  } { { "../rtl/potential_adder_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_0.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746631 "|accelerator_toplevel|potential_adder_0:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[0\] potential_adder_0.v(134) " "Inferred latch for \"b\[0\]\" at potential_adder_0.v(134)" {  } { { "../rtl/potential_adder_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_0.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746631 "|accelerator_toplevel|potential_adder_0:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[1\] potential_adder_0.v(134) " "Inferred latch for \"b\[1\]\" at potential_adder_0.v(134)" {  } { { "../rtl/potential_adder_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_0.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746631 "|accelerator_toplevel|potential_adder_0:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[2\] potential_adder_0.v(134) " "Inferred latch for \"b\[2\]\" at potential_adder_0.v(134)" {  } { { "../rtl/potential_adder_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_0.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746631 "|accelerator_toplevel|potential_adder_0:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[3\] potential_adder_0.v(134) " "Inferred latch for \"b\[3\]\" at potential_adder_0.v(134)" {  } { { "../rtl/potential_adder_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_0.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746631 "|accelerator_toplevel|potential_adder_0:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[4\] potential_adder_0.v(134) " "Inferred latch for \"b\[4\]\" at potential_adder_0.v(134)" {  } { { "../rtl/potential_adder_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_0.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746632 "|accelerator_toplevel|potential_adder_0:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[5\] potential_adder_0.v(134) " "Inferred latch for \"b\[5\]\" at potential_adder_0.v(134)" {  } { { "../rtl/potential_adder_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_0.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746632 "|accelerator_toplevel|potential_adder_0:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[6\] potential_adder_0.v(134) " "Inferred latch for \"b\[6\]\" at potential_adder_0.v(134)" {  } { { "../rtl/potential_adder_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_0.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746633 "|accelerator_toplevel|potential_adder_0:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[7\] potential_adder_0.v(134) " "Inferred latch for \"b\[7\]\" at potential_adder_0.v(134)" {  } { { "../rtl/potential_adder_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_0.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746633 "|accelerator_toplevel|potential_adder_0:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[8\] potential_adder_0.v(134) " "Inferred latch for \"b\[8\]\" at potential_adder_0.v(134)" {  } { { "../rtl/potential_adder_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_0.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746633 "|accelerator_toplevel|potential_adder_0:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[9\] potential_adder_0.v(134) " "Inferred latch for \"b\[9\]\" at potential_adder_0.v(134)" {  } { { "../rtl/potential_adder_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_0.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746633 "|accelerator_toplevel|potential_adder_0:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[10\] potential_adder_0.v(134) " "Inferred latch for \"b\[10\]\" at potential_adder_0.v(134)" {  } { { "../rtl/potential_adder_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_0.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746633 "|accelerator_toplevel|potential_adder_0:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[11\] potential_adder_0.v(134) " "Inferred latch for \"b\[11\]\" at potential_adder_0.v(134)" {  } { { "../rtl/potential_adder_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_0.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746633 "|accelerator_toplevel|potential_adder_0:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[12\] potential_adder_0.v(134) " "Inferred latch for \"b\[12\]\" at potential_adder_0.v(134)" {  } { { "../rtl/potential_adder_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_0.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746634 "|accelerator_toplevel|potential_adder_0:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[13\] potential_adder_0.v(134) " "Inferred latch for \"b\[13\]\" at potential_adder_0.v(134)" {  } { { "../rtl/potential_adder_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_0.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746634 "|accelerator_toplevel|potential_adder_0:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[14\] potential_adder_0.v(134) " "Inferred latch for \"b\[14\]\" at potential_adder_0.v(134)" {  } { { "../rtl/potential_adder_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_0.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746634 "|accelerator_toplevel|potential_adder_0:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[15\] potential_adder_0.v(134) " "Inferred latch for \"b\[15\]\" at potential_adder_0.v(134)" {  } { { "../rtl/potential_adder_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_0.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746634 "|accelerator_toplevel|potential_adder_0:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[16\] potential_adder_0.v(134) " "Inferred latch for \"b\[16\]\" at potential_adder_0.v(134)" {  } { { "../rtl/potential_adder_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_0.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746634 "|accelerator_toplevel|potential_adder_0:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[17\] potential_adder_0.v(134) " "Inferred latch for \"b\[17\]\" at potential_adder_0.v(134)" {  } { { "../rtl/potential_adder_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_0.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746635 "|accelerator_toplevel|potential_adder_0:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[18\] potential_adder_0.v(134) " "Inferred latch for \"b\[18\]\" at potential_adder_0.v(134)" {  } { { "../rtl/potential_adder_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_0.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746635 "|accelerator_toplevel|potential_adder_0:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[19\] potential_adder_0.v(134) " "Inferred latch for \"b\[19\]\" at potential_adder_0.v(134)" {  } { { "../rtl/potential_adder_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_0.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746635 "|accelerator_toplevel|potential_adder_0:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[20\] potential_adder_0.v(134) " "Inferred latch for \"b\[20\]\" at potential_adder_0.v(134)" {  } { { "../rtl/potential_adder_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_0.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746635 "|accelerator_toplevel|potential_adder_0:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[21\] potential_adder_0.v(134) " "Inferred latch for \"b\[21\]\" at potential_adder_0.v(134)" {  } { { "../rtl/potential_adder_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_0.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746635 "|accelerator_toplevel|potential_adder_0:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[22\] potential_adder_0.v(134) " "Inferred latch for \"b\[22\]\" at potential_adder_0.v(134)" {  } { { "../rtl/potential_adder_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_0.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746636 "|accelerator_toplevel|potential_adder_0:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[23\] potential_adder_0.v(134) " "Inferred latch for \"b\[23\]\" at potential_adder_0.v(134)" {  } { { "../rtl/potential_adder_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_0.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746637 "|accelerator_toplevel|potential_adder_0:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[24\] potential_adder_0.v(134) " "Inferred latch for \"b\[24\]\" at potential_adder_0.v(134)" {  } { { "../rtl/potential_adder_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_0.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746637 "|accelerator_toplevel|potential_adder_0:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[25\] potential_adder_0.v(134) " "Inferred latch for \"b\[25\]\" at potential_adder_0.v(134)" {  } { { "../rtl/potential_adder_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_0.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746637 "|accelerator_toplevel|potential_adder_0:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[26\] potential_adder_0.v(134) " "Inferred latch for \"b\[26\]\" at potential_adder_0.v(134)" {  } { { "../rtl/potential_adder_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_0.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746637 "|accelerator_toplevel|potential_adder_0:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[27\] potential_adder_0.v(134) " "Inferred latch for \"b\[27\]\" at potential_adder_0.v(134)" {  } { { "../rtl/potential_adder_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_0.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746637 "|accelerator_toplevel|potential_adder_0:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[28\] potential_adder_0.v(134) " "Inferred latch for \"b\[28\]\" at potential_adder_0.v(134)" {  } { { "../rtl/potential_adder_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_0.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746638 "|accelerator_toplevel|potential_adder_0:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[29\] potential_adder_0.v(134) " "Inferred latch for \"b\[29\]\" at potential_adder_0.v(134)" {  } { { "../rtl/potential_adder_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_0.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746638 "|accelerator_toplevel|potential_adder_0:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[30\] potential_adder_0.v(134) " "Inferred latch for \"b\[30\]\" at potential_adder_0.v(134)" {  } { { "../rtl/potential_adder_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_0.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746638 "|accelerator_toplevel|potential_adder_0:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[31\] potential_adder_0.v(134) " "Inferred latch for \"b\[31\]\" at potential_adder_0.v(134)" {  } { { "../rtl/potential_adder_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_0.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746638 "|accelerator_toplevel|potential_adder_0:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[0\] potential_adder_0.v(134) " "Inferred latch for \"a\[0\]\" at potential_adder_0.v(134)" {  } { { "../rtl/potential_adder_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_0.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746638 "|accelerator_toplevel|potential_adder_0:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[1\] potential_adder_0.v(134) " "Inferred latch for \"a\[1\]\" at potential_adder_0.v(134)" {  } { { "../rtl/potential_adder_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_0.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746638 "|accelerator_toplevel|potential_adder_0:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[2\] potential_adder_0.v(134) " "Inferred latch for \"a\[2\]\" at potential_adder_0.v(134)" {  } { { "../rtl/potential_adder_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_0.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746638 "|accelerator_toplevel|potential_adder_0:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[3\] potential_adder_0.v(134) " "Inferred latch for \"a\[3\]\" at potential_adder_0.v(134)" {  } { { "../rtl/potential_adder_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_0.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746639 "|accelerator_toplevel|potential_adder_0:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[4\] potential_adder_0.v(134) " "Inferred latch for \"a\[4\]\" at potential_adder_0.v(134)" {  } { { "../rtl/potential_adder_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_0.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746640 "|accelerator_toplevel|potential_adder_0:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[5\] potential_adder_0.v(134) " "Inferred latch for \"a\[5\]\" at potential_adder_0.v(134)" {  } { { "../rtl/potential_adder_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_0.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746640 "|accelerator_toplevel|potential_adder_0:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[6\] potential_adder_0.v(134) " "Inferred latch for \"a\[6\]\" at potential_adder_0.v(134)" {  } { { "../rtl/potential_adder_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_0.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746640 "|accelerator_toplevel|potential_adder_0:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[7\] potential_adder_0.v(134) " "Inferred latch for \"a\[7\]\" at potential_adder_0.v(134)" {  } { { "../rtl/potential_adder_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_0.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746640 "|accelerator_toplevel|potential_adder_0:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[8\] potential_adder_0.v(134) " "Inferred latch for \"a\[8\]\" at potential_adder_0.v(134)" {  } { { "../rtl/potential_adder_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_0.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746640 "|accelerator_toplevel|potential_adder_0:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[9\] potential_adder_0.v(134) " "Inferred latch for \"a\[9\]\" at potential_adder_0.v(134)" {  } { { "../rtl/potential_adder_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_0.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746640 "|accelerator_toplevel|potential_adder_0:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[10\] potential_adder_0.v(134) " "Inferred latch for \"a\[10\]\" at potential_adder_0.v(134)" {  } { { "../rtl/potential_adder_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_0.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746641 "|accelerator_toplevel|potential_adder_0:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[11\] potential_adder_0.v(134) " "Inferred latch for \"a\[11\]\" at potential_adder_0.v(134)" {  } { { "../rtl/potential_adder_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_0.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746641 "|accelerator_toplevel|potential_adder_0:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[12\] potential_adder_0.v(134) " "Inferred latch for \"a\[12\]\" at potential_adder_0.v(134)" {  } { { "../rtl/potential_adder_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_0.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746641 "|accelerator_toplevel|potential_adder_0:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[13\] potential_adder_0.v(134) " "Inferred latch for \"a\[13\]\" at potential_adder_0.v(134)" {  } { { "../rtl/potential_adder_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_0.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746641 "|accelerator_toplevel|potential_adder_0:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[14\] potential_adder_0.v(134) " "Inferred latch for \"a\[14\]\" at potential_adder_0.v(134)" {  } { { "../rtl/potential_adder_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_0.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746641 "|accelerator_toplevel|potential_adder_0:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[15\] potential_adder_0.v(134) " "Inferred latch for \"a\[15\]\" at potential_adder_0.v(134)" {  } { { "../rtl/potential_adder_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_0.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746641 "|accelerator_toplevel|potential_adder_0:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[16\] potential_adder_0.v(134) " "Inferred latch for \"a\[16\]\" at potential_adder_0.v(134)" {  } { { "../rtl/potential_adder_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_0.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746642 "|accelerator_toplevel|potential_adder_0:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[17\] potential_adder_0.v(134) " "Inferred latch for \"a\[17\]\" at potential_adder_0.v(134)" {  } { { "../rtl/potential_adder_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_0.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746642 "|accelerator_toplevel|potential_adder_0:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[18\] potential_adder_0.v(134) " "Inferred latch for \"a\[18\]\" at potential_adder_0.v(134)" {  } { { "../rtl/potential_adder_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_0.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746642 "|accelerator_toplevel|potential_adder_0:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[19\] potential_adder_0.v(134) " "Inferred latch for \"a\[19\]\" at potential_adder_0.v(134)" {  } { { "../rtl/potential_adder_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_0.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746643 "|accelerator_toplevel|potential_adder_0:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[20\] potential_adder_0.v(134) " "Inferred latch for \"a\[20\]\" at potential_adder_0.v(134)" {  } { { "../rtl/potential_adder_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_0.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746643 "|accelerator_toplevel|potential_adder_0:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[21\] potential_adder_0.v(134) " "Inferred latch for \"a\[21\]\" at potential_adder_0.v(134)" {  } { { "../rtl/potential_adder_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_0.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746643 "|accelerator_toplevel|potential_adder_0:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[22\] potential_adder_0.v(134) " "Inferred latch for \"a\[22\]\" at potential_adder_0.v(134)" {  } { { "../rtl/potential_adder_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_0.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746643 "|accelerator_toplevel|potential_adder_0:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[23\] potential_adder_0.v(134) " "Inferred latch for \"a\[23\]\" at potential_adder_0.v(134)" {  } { { "../rtl/potential_adder_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_0.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746644 "|accelerator_toplevel|potential_adder_0:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[24\] potential_adder_0.v(134) " "Inferred latch for \"a\[24\]\" at potential_adder_0.v(134)" {  } { { "../rtl/potential_adder_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_0.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746644 "|accelerator_toplevel|potential_adder_0:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[25\] potential_adder_0.v(134) " "Inferred latch for \"a\[25\]\" at potential_adder_0.v(134)" {  } { { "../rtl/potential_adder_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_0.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746644 "|accelerator_toplevel|potential_adder_0:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[26\] potential_adder_0.v(134) " "Inferred latch for \"a\[26\]\" at potential_adder_0.v(134)" {  } { { "../rtl/potential_adder_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_0.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746645 "|accelerator_toplevel|potential_adder_0:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[27\] potential_adder_0.v(134) " "Inferred latch for \"a\[27\]\" at potential_adder_0.v(134)" {  } { { "../rtl/potential_adder_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_0.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746645 "|accelerator_toplevel|potential_adder_0:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[28\] potential_adder_0.v(134) " "Inferred latch for \"a\[28\]\" at potential_adder_0.v(134)" {  } { { "../rtl/potential_adder_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_0.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746645 "|accelerator_toplevel|potential_adder_0:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[29\] potential_adder_0.v(134) " "Inferred latch for \"a\[29\]\" at potential_adder_0.v(134)" {  } { { "../rtl/potential_adder_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_0.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746645 "|accelerator_toplevel|potential_adder_0:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[30\] potential_adder_0.v(134) " "Inferred latch for \"a\[30\]\" at potential_adder_0.v(134)" {  } { { "../rtl/potential_adder_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_0.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746645 "|accelerator_toplevel|potential_adder_0:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[31\] potential_adder_0.v(134) " "Inferred latch for \"a\[31\]\" at potential_adder_0.v(134)" {  } { { "../rtl/potential_adder_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_0.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746645 "|accelerator_toplevel|potential_adder_0:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "model.10 potential_adder_0.v(134) " "Inferred latch for \"model.10\" at potential_adder_0.v(134)" {  } { { "../rtl/potential_adder_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_0.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746646 "|accelerator_toplevel|potential_adder_0:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "model.01 potential_adder_0.v(134) " "Inferred latch for \"model.01\" at potential_adder_0.v(134)" {  } { { "../rtl/potential_adder_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_0.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746646 "|accelerator_toplevel|potential_adder_0:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "model.00 potential_adder_0.v(134) " "Inferred latch for \"model.00\" at potential_adder_0.v(134)" {  } { { "../rtl/potential_adder_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_0.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746646 "|accelerator_toplevel|potential_adder_0:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[0\] potential_adder_0.v(134) " "Inferred latch for \"v_threshold\[0\]\" at potential_adder_0.v(134)" {  } { { "../rtl/potential_adder_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_0.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746647 "|accelerator_toplevel|potential_adder_0:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[1\] potential_adder_0.v(134) " "Inferred latch for \"v_threshold\[1\]\" at potential_adder_0.v(134)" {  } { { "../rtl/potential_adder_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_0.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746647 "|accelerator_toplevel|potential_adder_0:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[2\] potential_adder_0.v(134) " "Inferred latch for \"v_threshold\[2\]\" at potential_adder_0.v(134)" {  } { { "../rtl/potential_adder_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_0.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746648 "|accelerator_toplevel|potential_adder_0:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[3\] potential_adder_0.v(134) " "Inferred latch for \"v_threshold\[3\]\" at potential_adder_0.v(134)" {  } { { "../rtl/potential_adder_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_0.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746648 "|accelerator_toplevel|potential_adder_0:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[4\] potential_adder_0.v(134) " "Inferred latch for \"v_threshold\[4\]\" at potential_adder_0.v(134)" {  } { { "../rtl/potential_adder_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_0.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746648 "|accelerator_toplevel|potential_adder_0:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[5\] potential_adder_0.v(134) " "Inferred latch for \"v_threshold\[5\]\" at potential_adder_0.v(134)" {  } { { "../rtl/potential_adder_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_0.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746648 "|accelerator_toplevel|potential_adder_0:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[6\] potential_adder_0.v(134) " "Inferred latch for \"v_threshold\[6\]\" at potential_adder_0.v(134)" {  } { { "../rtl/potential_adder_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_0.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746648 "|accelerator_toplevel|potential_adder_0:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[7\] potential_adder_0.v(134) " "Inferred latch for \"v_threshold\[7\]\" at potential_adder_0.v(134)" {  } { { "../rtl/potential_adder_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_0.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746648 "|accelerator_toplevel|potential_adder_0:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[8\] potential_adder_0.v(134) " "Inferred latch for \"v_threshold\[8\]\" at potential_adder_0.v(134)" {  } { { "../rtl/potential_adder_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_0.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746648 "|accelerator_toplevel|potential_adder_0:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[9\] potential_adder_0.v(134) " "Inferred latch for \"v_threshold\[9\]\" at potential_adder_0.v(134)" {  } { { "../rtl/potential_adder_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_0.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746649 "|accelerator_toplevel|potential_adder_0:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[10\] potential_adder_0.v(134) " "Inferred latch for \"v_threshold\[10\]\" at potential_adder_0.v(134)" {  } { { "../rtl/potential_adder_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_0.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746649 "|accelerator_toplevel|potential_adder_0:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[11\] potential_adder_0.v(134) " "Inferred latch for \"v_threshold\[11\]\" at potential_adder_0.v(134)" {  } { { "../rtl/potential_adder_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_0.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746649 "|accelerator_toplevel|potential_adder_0:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[12\] potential_adder_0.v(134) " "Inferred latch for \"v_threshold\[12\]\" at potential_adder_0.v(134)" {  } { { "../rtl/potential_adder_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_0.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746650 "|accelerator_toplevel|potential_adder_0:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[13\] potential_adder_0.v(134) " "Inferred latch for \"v_threshold\[13\]\" at potential_adder_0.v(134)" {  } { { "../rtl/potential_adder_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_0.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746650 "|accelerator_toplevel|potential_adder_0:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[14\] potential_adder_0.v(134) " "Inferred latch for \"v_threshold\[14\]\" at potential_adder_0.v(134)" {  } { { "../rtl/potential_adder_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_0.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746650 "|accelerator_toplevel|potential_adder_0:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[15\] potential_adder_0.v(134) " "Inferred latch for \"v_threshold\[15\]\" at potential_adder_0.v(134)" {  } { { "../rtl/potential_adder_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_0.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746650 "|accelerator_toplevel|potential_adder_0:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[16\] potential_adder_0.v(134) " "Inferred latch for \"v_threshold\[16\]\" at potential_adder_0.v(134)" {  } { { "../rtl/potential_adder_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_0.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746650 "|accelerator_toplevel|potential_adder_0:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[17\] potential_adder_0.v(134) " "Inferred latch for \"v_threshold\[17\]\" at potential_adder_0.v(134)" {  } { { "../rtl/potential_adder_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_0.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746651 "|accelerator_toplevel|potential_adder_0:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[18\] potential_adder_0.v(134) " "Inferred latch for \"v_threshold\[18\]\" at potential_adder_0.v(134)" {  } { { "../rtl/potential_adder_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_0.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746651 "|accelerator_toplevel|potential_adder_0:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[19\] potential_adder_0.v(134) " "Inferred latch for \"v_threshold\[19\]\" at potential_adder_0.v(134)" {  } { { "../rtl/potential_adder_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_0.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746651 "|accelerator_toplevel|potential_adder_0:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[20\] potential_adder_0.v(134) " "Inferred latch for \"v_threshold\[20\]\" at potential_adder_0.v(134)" {  } { { "../rtl/potential_adder_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_0.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746652 "|accelerator_toplevel|potential_adder_0:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[21\] potential_adder_0.v(134) " "Inferred latch for \"v_threshold\[21\]\" at potential_adder_0.v(134)" {  } { { "../rtl/potential_adder_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_0.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746652 "|accelerator_toplevel|potential_adder_0:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[22\] potential_adder_0.v(134) " "Inferred latch for \"v_threshold\[22\]\" at potential_adder_0.v(134)" {  } { { "../rtl/potential_adder_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_0.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746652 "|accelerator_toplevel|potential_adder_0:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[23\] potential_adder_0.v(134) " "Inferred latch for \"v_threshold\[23\]\" at potential_adder_0.v(134)" {  } { { "../rtl/potential_adder_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_0.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746653 "|accelerator_toplevel|potential_adder_0:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[24\] potential_adder_0.v(134) " "Inferred latch for \"v_threshold\[24\]\" at potential_adder_0.v(134)" {  } { { "../rtl/potential_adder_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_0.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746653 "|accelerator_toplevel|potential_adder_0:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[25\] potential_adder_0.v(134) " "Inferred latch for \"v_threshold\[25\]\" at potential_adder_0.v(134)" {  } { { "../rtl/potential_adder_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_0.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746653 "|accelerator_toplevel|potential_adder_0:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[26\] potential_adder_0.v(134) " "Inferred latch for \"v_threshold\[26\]\" at potential_adder_0.v(134)" {  } { { "../rtl/potential_adder_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_0.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746653 "|accelerator_toplevel|potential_adder_0:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[27\] potential_adder_0.v(134) " "Inferred latch for \"v_threshold\[27\]\" at potential_adder_0.v(134)" {  } { { "../rtl/potential_adder_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_0.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746654 "|accelerator_toplevel|potential_adder_0:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[28\] potential_adder_0.v(134) " "Inferred latch for \"v_threshold\[28\]\" at potential_adder_0.v(134)" {  } { { "../rtl/potential_adder_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_0.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746654 "|accelerator_toplevel|potential_adder_0:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[29\] potential_adder_0.v(134) " "Inferred latch for \"v_threshold\[29\]\" at potential_adder_0.v(134)" {  } { { "../rtl/potential_adder_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_0.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746654 "|accelerator_toplevel|potential_adder_0:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[30\] potential_adder_0.v(134) " "Inferred latch for \"v_threshold\[30\]\" at potential_adder_0.v(134)" {  } { { "../rtl/potential_adder_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_0.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746655 "|accelerator_toplevel|potential_adder_0:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[31\] potential_adder_0.v(134) " "Inferred latch for \"v_threshold\[31\]\" at potential_adder_0.v(134)" {  } { { "../rtl/potential_adder_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_0.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746655 "|accelerator_toplevel|potential_adder_0:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[0\] potential_adder_0.v(134) " "Inferred latch for \"u\[0\]\" at potential_adder_0.v(134)" {  } { { "../rtl/potential_adder_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_0.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746655 "|accelerator_toplevel|potential_adder_0:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[1\] potential_adder_0.v(134) " "Inferred latch for \"u\[1\]\" at potential_adder_0.v(134)" {  } { { "../rtl/potential_adder_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_0.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746655 "|accelerator_toplevel|potential_adder_0:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[2\] potential_adder_0.v(134) " "Inferred latch for \"u\[2\]\" at potential_adder_0.v(134)" {  } { { "../rtl/potential_adder_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_0.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746656 "|accelerator_toplevel|potential_adder_0:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[3\] potential_adder_0.v(134) " "Inferred latch for \"u\[3\]\" at potential_adder_0.v(134)" {  } { { "../rtl/potential_adder_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_0.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746656 "|accelerator_toplevel|potential_adder_0:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[4\] potential_adder_0.v(134) " "Inferred latch for \"u\[4\]\" at potential_adder_0.v(134)" {  } { { "../rtl/potential_adder_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_0.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746656 "|accelerator_toplevel|potential_adder_0:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[5\] potential_adder_0.v(134) " "Inferred latch for \"u\[5\]\" at potential_adder_0.v(134)" {  } { { "../rtl/potential_adder_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_0.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746656 "|accelerator_toplevel|potential_adder_0:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[6\] potential_adder_0.v(134) " "Inferred latch for \"u\[6\]\" at potential_adder_0.v(134)" {  } { { "../rtl/potential_adder_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_0.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746657 "|accelerator_toplevel|potential_adder_0:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[7\] potential_adder_0.v(134) " "Inferred latch for \"u\[7\]\" at potential_adder_0.v(134)" {  } { { "../rtl/potential_adder_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_0.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746657 "|accelerator_toplevel|potential_adder_0:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[8\] potential_adder_0.v(134) " "Inferred latch for \"u\[8\]\" at potential_adder_0.v(134)" {  } { { "../rtl/potential_adder_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_0.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746657 "|accelerator_toplevel|potential_adder_0:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[9\] potential_adder_0.v(134) " "Inferred latch for \"u\[9\]\" at potential_adder_0.v(134)" {  } { { "../rtl/potential_adder_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_0.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746657 "|accelerator_toplevel|potential_adder_0:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[10\] potential_adder_0.v(134) " "Inferred latch for \"u\[10\]\" at potential_adder_0.v(134)" {  } { { "../rtl/potential_adder_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_0.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746658 "|accelerator_toplevel|potential_adder_0:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[11\] potential_adder_0.v(134) " "Inferred latch for \"u\[11\]\" at potential_adder_0.v(134)" {  } { { "../rtl/potential_adder_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_0.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746658 "|accelerator_toplevel|potential_adder_0:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[12\] potential_adder_0.v(134) " "Inferred latch for \"u\[12\]\" at potential_adder_0.v(134)" {  } { { "../rtl/potential_adder_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_0.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746659 "|accelerator_toplevel|potential_adder_0:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[13\] potential_adder_0.v(134) " "Inferred latch for \"u\[13\]\" at potential_adder_0.v(134)" {  } { { "../rtl/potential_adder_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_0.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746659 "|accelerator_toplevel|potential_adder_0:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[14\] potential_adder_0.v(134) " "Inferred latch for \"u\[14\]\" at potential_adder_0.v(134)" {  } { { "../rtl/potential_adder_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_0.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746659 "|accelerator_toplevel|potential_adder_0:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[15\] potential_adder_0.v(134) " "Inferred latch for \"u\[15\]\" at potential_adder_0.v(134)" {  } { { "../rtl/potential_adder_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_0.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746659 "|accelerator_toplevel|potential_adder_0:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[16\] potential_adder_0.v(134) " "Inferred latch for \"u\[16\]\" at potential_adder_0.v(134)" {  } { { "../rtl/potential_adder_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_0.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746659 "|accelerator_toplevel|potential_adder_0:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[17\] potential_adder_0.v(134) " "Inferred latch for \"u\[17\]\" at potential_adder_0.v(134)" {  } { { "../rtl/potential_adder_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_0.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746660 "|accelerator_toplevel|potential_adder_0:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[18\] potential_adder_0.v(134) " "Inferred latch for \"u\[18\]\" at potential_adder_0.v(134)" {  } { { "../rtl/potential_adder_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_0.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746660 "|accelerator_toplevel|potential_adder_0:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[19\] potential_adder_0.v(134) " "Inferred latch for \"u\[19\]\" at potential_adder_0.v(134)" {  } { { "../rtl/potential_adder_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_0.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746660 "|accelerator_toplevel|potential_adder_0:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[20\] potential_adder_0.v(134) " "Inferred latch for \"u\[20\]\" at potential_adder_0.v(134)" {  } { { "../rtl/potential_adder_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_0.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746661 "|accelerator_toplevel|potential_adder_0:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[21\] potential_adder_0.v(134) " "Inferred latch for \"u\[21\]\" at potential_adder_0.v(134)" {  } { { "../rtl/potential_adder_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_0.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746662 "|accelerator_toplevel|potential_adder_0:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[22\] potential_adder_0.v(134) " "Inferred latch for \"u\[22\]\" at potential_adder_0.v(134)" {  } { { "../rtl/potential_adder_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_0.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746662 "|accelerator_toplevel|potential_adder_0:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[23\] potential_adder_0.v(134) " "Inferred latch for \"u\[23\]\" at potential_adder_0.v(134)" {  } { { "../rtl/potential_adder_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_0.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746662 "|accelerator_toplevel|potential_adder_0:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[24\] potential_adder_0.v(134) " "Inferred latch for \"u\[24\]\" at potential_adder_0.v(134)" {  } { { "../rtl/potential_adder_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_0.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746662 "|accelerator_toplevel|potential_adder_0:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[25\] potential_adder_0.v(134) " "Inferred latch for \"u\[25\]\" at potential_adder_0.v(134)" {  } { { "../rtl/potential_adder_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_0.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746663 "|accelerator_toplevel|potential_adder_0:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[26\] potential_adder_0.v(134) " "Inferred latch for \"u\[26\]\" at potential_adder_0.v(134)" {  } { { "../rtl/potential_adder_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_0.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746663 "|accelerator_toplevel|potential_adder_0:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[27\] potential_adder_0.v(134) " "Inferred latch for \"u\[27\]\" at potential_adder_0.v(134)" {  } { { "../rtl/potential_adder_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_0.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746663 "|accelerator_toplevel|potential_adder_0:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[28\] potential_adder_0.v(134) " "Inferred latch for \"u\[28\]\" at potential_adder_0.v(134)" {  } { { "../rtl/potential_adder_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_0.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746663 "|accelerator_toplevel|potential_adder_0:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[29\] potential_adder_0.v(134) " "Inferred latch for \"u\[29\]\" at potential_adder_0.v(134)" {  } { { "../rtl/potential_adder_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_0.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746663 "|accelerator_toplevel|potential_adder_0:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[30\] potential_adder_0.v(134) " "Inferred latch for \"u\[30\]\" at potential_adder_0.v(134)" {  } { { "../rtl/potential_adder_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_0.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746663 "|accelerator_toplevel|potential_adder_0:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[31\] potential_adder_0.v(134) " "Inferred latch for \"u\[31\]\" at potential_adder_0.v(134)" {  } { { "../rtl/potential_adder_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_0.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746663 "|accelerator_toplevel|potential_adder_0:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Addition_Subtraction potential_adder_0:inst2\|Addition_Subtraction:Addition_Subtraction_2 " "Elaborating entity \"Addition_Subtraction\" for hierarchy \"potential_adder_0:inst2\|Addition_Subtraction:Addition_Subtraction_2\"" {  } { { "../rtl/potential_adder_0.v" "Addition_Subtraction_2" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_0.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1736498746710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "priority_encoder potential_adder_0:inst2\|Addition_Subtraction:Addition_Subtraction_2\|priority_encoder:pe " "Elaborating entity \"priority_encoder\" for hierarchy \"potential_adder_0:inst2\|Addition_Subtraction:Addition_Subtraction_2\|priority_encoder:pe\"" {  } { { "../rtl/Addition_Subtraction.v" "pe" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/Addition_Subtraction.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1736498746729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator potential_adder_0:inst2\|comparator:comparator_2 " "Elaborating entity \"comparator\" for hierarchy \"potential_adder_0:inst2\|comparator:comparator_2\"" {  } { { "../rtl/potential_adder_0.v" "comparator_2" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_0.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1736498746756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplication potential_adder_0:inst2\|Multiplication:Multiplication_1 " "Elaborating entity \"Multiplication\" for hierarchy \"potential_adder_0:inst2\|Multiplication:Multiplication_1\"" {  } { { "../rtl/potential_adder_0.v" "Multiplication_1" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_0.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1736498746792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "potential_decay_0 potential_decay_0:inst1 " "Elaborating entity \"potential_decay_0\" for hierarchy \"potential_decay_0:inst1\"" {  } { { "accelerator_toplevel.bdf" "inst1" { Schematic "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/synth/accelerator_toplevel.bdf" { { 2232 -3536 -3208 2472 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1736498746835 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "neuron_address potential_decay_0.v(43) " "Verilog HDL or VHDL warning at potential_decay_0.v(43): object \"neuron_address\" assigned a value but never read" {  } { { "../rtl/potential_decay_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_0.v" 43 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1736498746837 "|accelerator_toplevel|potential_decay_0:inst1"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "output_potential_decay0_izhi potential_decay_0.v(45) " "Verilog HDL warning at potential_decay_0.v(45): object output_potential_decay0_izhi used but never assigned" {  } { { "../rtl/potential_decay_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_0.v" 45 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1736498746838 "|accelerator_toplevel|potential_decay_0:inst1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "set potential_decay_0.v(76) " "Verilog HDL Always Construct warning at potential_decay_0.v(76): variable \"set\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/potential_decay_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_0.v" 76 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1736498746839 "|accelerator_toplevel|potential_decay_0:inst1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "decay_rate potential_decay_0.v(74) " "Verilog HDL Always Construct warning at potential_decay_0.v(74): inferring latch(es) for variable \"decay_rate\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_decay_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_0.v" 74 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498746840 "|accelerator_toplevel|potential_decay_0:inst1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "model potential_decay_0.v(74) " "Verilog HDL Always Construct warning at potential_decay_0.v(74): inferring latch(es) for variable \"model\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_decay_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_0.v" 74 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498746840 "|accelerator_toplevel|potential_decay_0:inst1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "membrane_potential potential_decay_0.v(135) " "Verilog HDL Always Construct warning at potential_decay_0.v(135): variable \"membrane_potential\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/potential_decay_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_0.v" 135 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1736498746842 "|accelerator_toplevel|potential_decay_0:inst1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "membrane_potential potential_decay_0.v(136) " "Verilog HDL Always Construct warning at potential_decay_0.v(136): variable \"membrane_potential\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/potential_decay_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_0.v" 136 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1736498746842 "|accelerator_toplevel|potential_decay_0:inst1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "membrane_potential potential_decay_0.v(137) " "Verilog HDL Always Construct warning at potential_decay_0.v(137): variable \"membrane_potential\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/potential_decay_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_0.v" 137 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1736498746842 "|accelerator_toplevel|potential_decay_0:inst1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "decay_rate potential_decay_0.v(139) " "Verilog HDL Always Construct warning at potential_decay_0.v(139): variable \"decay_rate\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/potential_decay_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_0.v" 139 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1736498746843 "|accelerator_toplevel|potential_decay_0:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 potential_decay_0.v(143) " "Verilog HDL assignment warning at potential_decay_0.v(143): truncated value with size 33 to match size of target (32)" {  } { { "../rtl/potential_decay_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_0.v" 143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1736498746843 "|accelerator_toplevel|potential_decay_0:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 potential_decay_0.v(158) " "Verilog HDL assignment warning at potential_decay_0.v(158): truncated value with size 33 to match size of target (32)" {  } { { "../rtl/potential_decay_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_0.v" 158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1736498746843 "|accelerator_toplevel|potential_decay_0:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 potential_decay_0.v(163) " "Verilog HDL assignment warning at potential_decay_0.v(163): truncated value with size 33 to match size of target (32)" {  } { { "../rtl/potential_decay_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_0.v" 163 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1736498746845 "|accelerator_toplevel|potential_decay_0:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 potential_decay_0.v(168) " "Verilog HDL assignment warning at potential_decay_0.v(168): truncated value with size 33 to match size of target (32)" {  } { { "../rtl/potential_decay_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_0.v" 168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1736498746845 "|accelerator_toplevel|potential_decay_0:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 potential_decay_0.v(174) " "Verilog HDL assignment warning at potential_decay_0.v(174): truncated value with size 33 to match size of target (32)" {  } { { "../rtl/potential_decay_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_0.v" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1736498746845 "|accelerator_toplevel|potential_decay_0:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 potential_decay_0.v(175) " "Verilog HDL assignment warning at potential_decay_0.v(175): truncated value with size 33 to match size of target (32)" {  } { { "../rtl/potential_decay_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_0.v" 175 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1736498746845 "|accelerator_toplevel|potential_decay_0:inst1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "result_divide_by_2_plus_4 potential_decay_0.v(176) " "Verilog HDL Always Construct warning at potential_decay_0.v(176): variable \"result_divide_by_2_plus_4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/potential_decay_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_0.v" 176 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1736498746845 "|accelerator_toplevel|potential_decay_0:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 potential_decay_0.v(181) " "Verilog HDL assignment warning at potential_decay_0.v(181): truncated value with size 33 to match size of target (32)" {  } { { "../rtl/potential_decay_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_0.v" 181 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1736498746846 "|accelerator_toplevel|potential_decay_0:inst1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sign potential_decay_0.v(110) " "Verilog HDL Always Construct warning at potential_decay_0.v(110): inferring latch(es) for variable \"sign\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_decay_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_0.v" 110 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498746848 "|accelerator_toplevel|potential_decay_0:inst1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "exponent potential_decay_0.v(110) " "Verilog HDL Always Construct warning at potential_decay_0.v(110): inferring latch(es) for variable \"exponent\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_decay_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_0.v" 110 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498746848 "|accelerator_toplevel|potential_decay_0:inst1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mantissa potential_decay_0.v(110) " "Verilog HDL Always Construct warning at potential_decay_0.v(110): inferring latch(es) for variable \"mantissa\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_decay_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_0.v" 110 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498746849 "|accelerator_toplevel|potential_decay_0:inst1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "adjusted_exponent potential_decay_0.v(110) " "Verilog HDL Always Construct warning at potential_decay_0.v(110): inferring latch(es) for variable \"adjusted_exponent\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_decay_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_0.v" 110 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498746849 "|accelerator_toplevel|potential_decay_0:inst1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "output_potential_decay0_LIF potential_decay_0.v(110) " "Verilog HDL Always Construct warning at potential_decay_0.v(110): inferring latch(es) for variable \"output_potential_decay0_LIF\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_decay_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_0.v" 110 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498746849 "|accelerator_toplevel|potential_decay_0:inst1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "exponent_divided_by_2 potential_decay_0.v(110) " "Verilog HDL Always Construct warning at potential_decay_0.v(110): inferring latch(es) for variable \"exponent_divided_by_2\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_decay_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_0.v" 110 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498746849 "|accelerator_toplevel|potential_decay_0:inst1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "exponent_divided_by_4 potential_decay_0.v(110) " "Verilog HDL Always Construct warning at potential_decay_0.v(110): inferring latch(es) for variable \"exponent_divided_by_4\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_decay_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_0.v" 110 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498746849 "|accelerator_toplevel|potential_decay_0:inst1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "number_divided_by_2 potential_decay_0.v(110) " "Verilog HDL Always Construct warning at potential_decay_0.v(110): inferring latch(es) for variable \"number_divided_by_2\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_decay_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_0.v" 110 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498746850 "|accelerator_toplevel|potential_decay_0:inst1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "number_divided_by_4 potential_decay_0.v(110) " "Verilog HDL Always Construct warning at potential_decay_0.v(110): inferring latch(es) for variable \"number_divided_by_4\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_decay_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_0.v" 110 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498746850 "|accelerator_toplevel|potential_decay_0:inst1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "model potential_decay_0.v(191) " "Verilog HDL Always Construct warning at potential_decay_0.v(191): variable \"model\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/potential_decay_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_0.v" 191 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1736498746851 "|accelerator_toplevel|potential_decay_0:inst1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "output_potential_decay0_izhi 0 potential_decay_0.v(45) " "Net \"output_potential_decay0_izhi\" at potential_decay_0.v(45) has no driver or initial value, using a default initial value '0'" {  } { { "../rtl/potential_decay_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_0.v" 45 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1736498746857 "|accelerator_toplevel|potential_decay_0:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[0\] potential_decay_0.v(123) " "Inferred latch for \"number_divided_by_4\[0\]\" at potential_decay_0.v(123)" {  } { { "../rtl/potential_decay_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_0.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746861 "|accelerator_toplevel|potential_decay_0:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[1\] potential_decay_0.v(123) " "Inferred latch for \"number_divided_by_4\[1\]\" at potential_decay_0.v(123)" {  } { { "../rtl/potential_decay_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_0.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746861 "|accelerator_toplevel|potential_decay_0:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[2\] potential_decay_0.v(123) " "Inferred latch for \"number_divided_by_4\[2\]\" at potential_decay_0.v(123)" {  } { { "../rtl/potential_decay_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_0.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746862 "|accelerator_toplevel|potential_decay_0:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[3\] potential_decay_0.v(123) " "Inferred latch for \"number_divided_by_4\[3\]\" at potential_decay_0.v(123)" {  } { { "../rtl/potential_decay_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_0.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746862 "|accelerator_toplevel|potential_decay_0:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[4\] potential_decay_0.v(123) " "Inferred latch for \"number_divided_by_4\[4\]\" at potential_decay_0.v(123)" {  } { { "../rtl/potential_decay_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_0.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746862 "|accelerator_toplevel|potential_decay_0:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[5\] potential_decay_0.v(123) " "Inferred latch for \"number_divided_by_4\[5\]\" at potential_decay_0.v(123)" {  } { { "../rtl/potential_decay_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_0.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746862 "|accelerator_toplevel|potential_decay_0:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[6\] potential_decay_0.v(123) " "Inferred latch for \"number_divided_by_4\[6\]\" at potential_decay_0.v(123)" {  } { { "../rtl/potential_decay_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_0.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746863 "|accelerator_toplevel|potential_decay_0:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[7\] potential_decay_0.v(123) " "Inferred latch for \"number_divided_by_4\[7\]\" at potential_decay_0.v(123)" {  } { { "../rtl/potential_decay_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_0.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746863 "|accelerator_toplevel|potential_decay_0:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[8\] potential_decay_0.v(123) " "Inferred latch for \"number_divided_by_4\[8\]\" at potential_decay_0.v(123)" {  } { { "../rtl/potential_decay_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_0.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746864 "|accelerator_toplevel|potential_decay_0:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[9\] potential_decay_0.v(123) " "Inferred latch for \"number_divided_by_4\[9\]\" at potential_decay_0.v(123)" {  } { { "../rtl/potential_decay_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_0.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746864 "|accelerator_toplevel|potential_decay_0:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[10\] potential_decay_0.v(123) " "Inferred latch for \"number_divided_by_4\[10\]\" at potential_decay_0.v(123)" {  } { { "../rtl/potential_decay_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_0.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746864 "|accelerator_toplevel|potential_decay_0:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[11\] potential_decay_0.v(123) " "Inferred latch for \"number_divided_by_4\[11\]\" at potential_decay_0.v(123)" {  } { { "../rtl/potential_decay_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_0.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746864 "|accelerator_toplevel|potential_decay_0:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[12\] potential_decay_0.v(123) " "Inferred latch for \"number_divided_by_4\[12\]\" at potential_decay_0.v(123)" {  } { { "../rtl/potential_decay_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_0.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746864 "|accelerator_toplevel|potential_decay_0:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[13\] potential_decay_0.v(123) " "Inferred latch for \"number_divided_by_4\[13\]\" at potential_decay_0.v(123)" {  } { { "../rtl/potential_decay_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_0.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746864 "|accelerator_toplevel|potential_decay_0:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[14\] potential_decay_0.v(123) " "Inferred latch for \"number_divided_by_4\[14\]\" at potential_decay_0.v(123)" {  } { { "../rtl/potential_decay_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_0.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746865 "|accelerator_toplevel|potential_decay_0:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[15\] potential_decay_0.v(123) " "Inferred latch for \"number_divided_by_4\[15\]\" at potential_decay_0.v(123)" {  } { { "../rtl/potential_decay_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_0.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746865 "|accelerator_toplevel|potential_decay_0:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[16\] potential_decay_0.v(123) " "Inferred latch for \"number_divided_by_4\[16\]\" at potential_decay_0.v(123)" {  } { { "../rtl/potential_decay_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_0.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746865 "|accelerator_toplevel|potential_decay_0:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[17\] potential_decay_0.v(123) " "Inferred latch for \"number_divided_by_4\[17\]\" at potential_decay_0.v(123)" {  } { { "../rtl/potential_decay_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_0.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746865 "|accelerator_toplevel|potential_decay_0:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[18\] potential_decay_0.v(123) " "Inferred latch for \"number_divided_by_4\[18\]\" at potential_decay_0.v(123)" {  } { { "../rtl/potential_decay_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_0.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746865 "|accelerator_toplevel|potential_decay_0:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[19\] potential_decay_0.v(123) " "Inferred latch for \"number_divided_by_4\[19\]\" at potential_decay_0.v(123)" {  } { { "../rtl/potential_decay_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_0.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746866 "|accelerator_toplevel|potential_decay_0:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[20\] potential_decay_0.v(123) " "Inferred latch for \"number_divided_by_4\[20\]\" at potential_decay_0.v(123)" {  } { { "../rtl/potential_decay_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_0.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746866 "|accelerator_toplevel|potential_decay_0:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[21\] potential_decay_0.v(123) " "Inferred latch for \"number_divided_by_4\[21\]\" at potential_decay_0.v(123)" {  } { { "../rtl/potential_decay_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_0.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746866 "|accelerator_toplevel|potential_decay_0:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[22\] potential_decay_0.v(123) " "Inferred latch for \"number_divided_by_4\[22\]\" at potential_decay_0.v(123)" {  } { { "../rtl/potential_decay_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_0.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746866 "|accelerator_toplevel|potential_decay_0:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[23\] potential_decay_0.v(123) " "Inferred latch for \"number_divided_by_4\[23\]\" at potential_decay_0.v(123)" {  } { { "../rtl/potential_decay_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_0.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746867 "|accelerator_toplevel|potential_decay_0:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[24\] potential_decay_0.v(123) " "Inferred latch for \"number_divided_by_4\[24\]\" at potential_decay_0.v(123)" {  } { { "../rtl/potential_decay_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_0.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746867 "|accelerator_toplevel|potential_decay_0:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[25\] potential_decay_0.v(123) " "Inferred latch for \"number_divided_by_4\[25\]\" at potential_decay_0.v(123)" {  } { { "../rtl/potential_decay_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_0.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746867 "|accelerator_toplevel|potential_decay_0:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[26\] potential_decay_0.v(123) " "Inferred latch for \"number_divided_by_4\[26\]\" at potential_decay_0.v(123)" {  } { { "../rtl/potential_decay_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_0.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746867 "|accelerator_toplevel|potential_decay_0:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[27\] potential_decay_0.v(123) " "Inferred latch for \"number_divided_by_4\[27\]\" at potential_decay_0.v(123)" {  } { { "../rtl/potential_decay_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_0.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746868 "|accelerator_toplevel|potential_decay_0:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[28\] potential_decay_0.v(123) " "Inferred latch for \"number_divided_by_4\[28\]\" at potential_decay_0.v(123)" {  } { { "../rtl/potential_decay_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_0.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746868 "|accelerator_toplevel|potential_decay_0:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[29\] potential_decay_0.v(123) " "Inferred latch for \"number_divided_by_4\[29\]\" at potential_decay_0.v(123)" {  } { { "../rtl/potential_decay_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_0.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746868 "|accelerator_toplevel|potential_decay_0:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[30\] potential_decay_0.v(123) " "Inferred latch for \"number_divided_by_4\[30\]\" at potential_decay_0.v(123)" {  } { { "../rtl/potential_decay_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_0.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746869 "|accelerator_toplevel|potential_decay_0:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[31\] potential_decay_0.v(123) " "Inferred latch for \"number_divided_by_4\[31\]\" at potential_decay_0.v(123)" {  } { { "../rtl/potential_decay_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_0.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746869 "|accelerator_toplevel|potential_decay_0:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[0\] potential_decay_0.v(123) " "Inferred latch for \"number_divided_by_2\[0\]\" at potential_decay_0.v(123)" {  } { { "../rtl/potential_decay_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_0.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746871 "|accelerator_toplevel|potential_decay_0:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[1\] potential_decay_0.v(123) " "Inferred latch for \"number_divided_by_2\[1\]\" at potential_decay_0.v(123)" {  } { { "../rtl/potential_decay_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_0.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746871 "|accelerator_toplevel|potential_decay_0:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[2\] potential_decay_0.v(123) " "Inferred latch for \"number_divided_by_2\[2\]\" at potential_decay_0.v(123)" {  } { { "../rtl/potential_decay_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_0.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746871 "|accelerator_toplevel|potential_decay_0:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[3\] potential_decay_0.v(123) " "Inferred latch for \"number_divided_by_2\[3\]\" at potential_decay_0.v(123)" {  } { { "../rtl/potential_decay_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_0.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746871 "|accelerator_toplevel|potential_decay_0:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[4\] potential_decay_0.v(123) " "Inferred latch for \"number_divided_by_2\[4\]\" at potential_decay_0.v(123)" {  } { { "../rtl/potential_decay_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_0.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746871 "|accelerator_toplevel|potential_decay_0:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[5\] potential_decay_0.v(123) " "Inferred latch for \"number_divided_by_2\[5\]\" at potential_decay_0.v(123)" {  } { { "../rtl/potential_decay_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_0.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746871 "|accelerator_toplevel|potential_decay_0:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[6\] potential_decay_0.v(123) " "Inferred latch for \"number_divided_by_2\[6\]\" at potential_decay_0.v(123)" {  } { { "../rtl/potential_decay_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_0.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746871 "|accelerator_toplevel|potential_decay_0:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[7\] potential_decay_0.v(123) " "Inferred latch for \"number_divided_by_2\[7\]\" at potential_decay_0.v(123)" {  } { { "../rtl/potential_decay_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_0.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746871 "|accelerator_toplevel|potential_decay_0:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[8\] potential_decay_0.v(123) " "Inferred latch for \"number_divided_by_2\[8\]\" at potential_decay_0.v(123)" {  } { { "../rtl/potential_decay_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_0.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746872 "|accelerator_toplevel|potential_decay_0:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[9\] potential_decay_0.v(123) " "Inferred latch for \"number_divided_by_2\[9\]\" at potential_decay_0.v(123)" {  } { { "../rtl/potential_decay_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_0.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746873 "|accelerator_toplevel|potential_decay_0:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[10\] potential_decay_0.v(123) " "Inferred latch for \"number_divided_by_2\[10\]\" at potential_decay_0.v(123)" {  } { { "../rtl/potential_decay_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_0.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746873 "|accelerator_toplevel|potential_decay_0:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[11\] potential_decay_0.v(123) " "Inferred latch for \"number_divided_by_2\[11\]\" at potential_decay_0.v(123)" {  } { { "../rtl/potential_decay_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_0.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746873 "|accelerator_toplevel|potential_decay_0:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[12\] potential_decay_0.v(123) " "Inferred latch for \"number_divided_by_2\[12\]\" at potential_decay_0.v(123)" {  } { { "../rtl/potential_decay_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_0.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746873 "|accelerator_toplevel|potential_decay_0:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[13\] potential_decay_0.v(123) " "Inferred latch for \"number_divided_by_2\[13\]\" at potential_decay_0.v(123)" {  } { { "../rtl/potential_decay_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_0.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746873 "|accelerator_toplevel|potential_decay_0:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[14\] potential_decay_0.v(123) " "Inferred latch for \"number_divided_by_2\[14\]\" at potential_decay_0.v(123)" {  } { { "../rtl/potential_decay_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_0.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746873 "|accelerator_toplevel|potential_decay_0:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[15\] potential_decay_0.v(123) " "Inferred latch for \"number_divided_by_2\[15\]\" at potential_decay_0.v(123)" {  } { { "../rtl/potential_decay_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_0.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746873 "|accelerator_toplevel|potential_decay_0:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[16\] potential_decay_0.v(123) " "Inferred latch for \"number_divided_by_2\[16\]\" at potential_decay_0.v(123)" {  } { { "../rtl/potential_decay_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_0.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746874 "|accelerator_toplevel|potential_decay_0:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[17\] potential_decay_0.v(123) " "Inferred latch for \"number_divided_by_2\[17\]\" at potential_decay_0.v(123)" {  } { { "../rtl/potential_decay_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_0.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746874 "|accelerator_toplevel|potential_decay_0:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[18\] potential_decay_0.v(123) " "Inferred latch for \"number_divided_by_2\[18\]\" at potential_decay_0.v(123)" {  } { { "../rtl/potential_decay_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_0.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746874 "|accelerator_toplevel|potential_decay_0:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[19\] potential_decay_0.v(123) " "Inferred latch for \"number_divided_by_2\[19\]\" at potential_decay_0.v(123)" {  } { { "../rtl/potential_decay_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_0.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746874 "|accelerator_toplevel|potential_decay_0:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[20\] potential_decay_0.v(123) " "Inferred latch for \"number_divided_by_2\[20\]\" at potential_decay_0.v(123)" {  } { { "../rtl/potential_decay_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_0.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746875 "|accelerator_toplevel|potential_decay_0:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[21\] potential_decay_0.v(123) " "Inferred latch for \"number_divided_by_2\[21\]\" at potential_decay_0.v(123)" {  } { { "../rtl/potential_decay_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_0.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746875 "|accelerator_toplevel|potential_decay_0:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[22\] potential_decay_0.v(123) " "Inferred latch for \"number_divided_by_2\[22\]\" at potential_decay_0.v(123)" {  } { { "../rtl/potential_decay_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_0.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746875 "|accelerator_toplevel|potential_decay_0:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[23\] potential_decay_0.v(123) " "Inferred latch for \"number_divided_by_2\[23\]\" at potential_decay_0.v(123)" {  } { { "../rtl/potential_decay_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_0.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746875 "|accelerator_toplevel|potential_decay_0:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[24\] potential_decay_0.v(123) " "Inferred latch for \"number_divided_by_2\[24\]\" at potential_decay_0.v(123)" {  } { { "../rtl/potential_decay_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_0.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746875 "|accelerator_toplevel|potential_decay_0:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[25\] potential_decay_0.v(123) " "Inferred latch for \"number_divided_by_2\[25\]\" at potential_decay_0.v(123)" {  } { { "../rtl/potential_decay_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_0.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746876 "|accelerator_toplevel|potential_decay_0:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[26\] potential_decay_0.v(123) " "Inferred latch for \"number_divided_by_2\[26\]\" at potential_decay_0.v(123)" {  } { { "../rtl/potential_decay_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_0.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746877 "|accelerator_toplevel|potential_decay_0:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[27\] potential_decay_0.v(123) " "Inferred latch for \"number_divided_by_2\[27\]\" at potential_decay_0.v(123)" {  } { { "../rtl/potential_decay_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_0.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746877 "|accelerator_toplevel|potential_decay_0:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[28\] potential_decay_0.v(123) " "Inferred latch for \"number_divided_by_2\[28\]\" at potential_decay_0.v(123)" {  } { { "../rtl/potential_decay_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_0.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746877 "|accelerator_toplevel|potential_decay_0:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[29\] potential_decay_0.v(123) " "Inferred latch for \"number_divided_by_2\[29\]\" at potential_decay_0.v(123)" {  } { { "../rtl/potential_decay_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_0.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746877 "|accelerator_toplevel|potential_decay_0:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[30\] potential_decay_0.v(123) " "Inferred latch for \"number_divided_by_2\[30\]\" at potential_decay_0.v(123)" {  } { { "../rtl/potential_decay_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_0.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746877 "|accelerator_toplevel|potential_decay_0:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[31\] potential_decay_0.v(123) " "Inferred latch for \"number_divided_by_2\[31\]\" at potential_decay_0.v(123)" {  } { { "../rtl/potential_decay_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_0.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746877 "|accelerator_toplevel|potential_decay_0:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay0_LIF\[0\] potential_decay_0.v(123) " "Inferred latch for \"output_potential_decay0_LIF\[0\]\" at potential_decay_0.v(123)" {  } { { "../rtl/potential_decay_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_0.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746878 "|accelerator_toplevel|potential_decay_0:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay0_LIF\[1\] potential_decay_0.v(123) " "Inferred latch for \"output_potential_decay0_LIF\[1\]\" at potential_decay_0.v(123)" {  } { { "../rtl/potential_decay_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_0.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746878 "|accelerator_toplevel|potential_decay_0:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay0_LIF\[2\] potential_decay_0.v(123) " "Inferred latch for \"output_potential_decay0_LIF\[2\]\" at potential_decay_0.v(123)" {  } { { "../rtl/potential_decay_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_0.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746878 "|accelerator_toplevel|potential_decay_0:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay0_LIF\[3\] potential_decay_0.v(123) " "Inferred latch for \"output_potential_decay0_LIF\[3\]\" at potential_decay_0.v(123)" {  } { { "../rtl/potential_decay_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_0.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746878 "|accelerator_toplevel|potential_decay_0:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay0_LIF\[4\] potential_decay_0.v(123) " "Inferred latch for \"output_potential_decay0_LIF\[4\]\" at potential_decay_0.v(123)" {  } { { "../rtl/potential_decay_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_0.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746878 "|accelerator_toplevel|potential_decay_0:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay0_LIF\[5\] potential_decay_0.v(123) " "Inferred latch for \"output_potential_decay0_LIF\[5\]\" at potential_decay_0.v(123)" {  } { { "../rtl/potential_decay_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_0.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746879 "|accelerator_toplevel|potential_decay_0:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay0_LIF\[6\] potential_decay_0.v(123) " "Inferred latch for \"output_potential_decay0_LIF\[6\]\" at potential_decay_0.v(123)" {  } { { "../rtl/potential_decay_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_0.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746879 "|accelerator_toplevel|potential_decay_0:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay0_LIF\[7\] potential_decay_0.v(123) " "Inferred latch for \"output_potential_decay0_LIF\[7\]\" at potential_decay_0.v(123)" {  } { { "../rtl/potential_decay_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_0.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746879 "|accelerator_toplevel|potential_decay_0:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay0_LIF\[8\] potential_decay_0.v(123) " "Inferred latch for \"output_potential_decay0_LIF\[8\]\" at potential_decay_0.v(123)" {  } { { "../rtl/potential_decay_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_0.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746879 "|accelerator_toplevel|potential_decay_0:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay0_LIF\[9\] potential_decay_0.v(123) " "Inferred latch for \"output_potential_decay0_LIF\[9\]\" at potential_decay_0.v(123)" {  } { { "../rtl/potential_decay_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_0.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746879 "|accelerator_toplevel|potential_decay_0:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay0_LIF\[10\] potential_decay_0.v(123) " "Inferred latch for \"output_potential_decay0_LIF\[10\]\" at potential_decay_0.v(123)" {  } { { "../rtl/potential_decay_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_0.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746880 "|accelerator_toplevel|potential_decay_0:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay0_LIF\[11\] potential_decay_0.v(123) " "Inferred latch for \"output_potential_decay0_LIF\[11\]\" at potential_decay_0.v(123)" {  } { { "../rtl/potential_decay_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_0.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746880 "|accelerator_toplevel|potential_decay_0:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay0_LIF\[12\] potential_decay_0.v(123) " "Inferred latch for \"output_potential_decay0_LIF\[12\]\" at potential_decay_0.v(123)" {  } { { "../rtl/potential_decay_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_0.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746880 "|accelerator_toplevel|potential_decay_0:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay0_LIF\[13\] potential_decay_0.v(123) " "Inferred latch for \"output_potential_decay0_LIF\[13\]\" at potential_decay_0.v(123)" {  } { { "../rtl/potential_decay_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_0.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746880 "|accelerator_toplevel|potential_decay_0:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay0_LIF\[14\] potential_decay_0.v(123) " "Inferred latch for \"output_potential_decay0_LIF\[14\]\" at potential_decay_0.v(123)" {  } { { "../rtl/potential_decay_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_0.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746880 "|accelerator_toplevel|potential_decay_0:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay0_LIF\[15\] potential_decay_0.v(123) " "Inferred latch for \"output_potential_decay0_LIF\[15\]\" at potential_decay_0.v(123)" {  } { { "../rtl/potential_decay_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_0.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746881 "|accelerator_toplevel|potential_decay_0:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay0_LIF\[16\] potential_decay_0.v(123) " "Inferred latch for \"output_potential_decay0_LIF\[16\]\" at potential_decay_0.v(123)" {  } { { "../rtl/potential_decay_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_0.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746881 "|accelerator_toplevel|potential_decay_0:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay0_LIF\[17\] potential_decay_0.v(123) " "Inferred latch for \"output_potential_decay0_LIF\[17\]\" at potential_decay_0.v(123)" {  } { { "../rtl/potential_decay_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_0.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746882 "|accelerator_toplevel|potential_decay_0:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay0_LIF\[18\] potential_decay_0.v(123) " "Inferred latch for \"output_potential_decay0_LIF\[18\]\" at potential_decay_0.v(123)" {  } { { "../rtl/potential_decay_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_0.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746882 "|accelerator_toplevel|potential_decay_0:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay0_LIF\[19\] potential_decay_0.v(123) " "Inferred latch for \"output_potential_decay0_LIF\[19\]\" at potential_decay_0.v(123)" {  } { { "../rtl/potential_decay_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_0.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746882 "|accelerator_toplevel|potential_decay_0:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay0_LIF\[20\] potential_decay_0.v(123) " "Inferred latch for \"output_potential_decay0_LIF\[20\]\" at potential_decay_0.v(123)" {  } { { "../rtl/potential_decay_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_0.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746882 "|accelerator_toplevel|potential_decay_0:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay0_LIF\[21\] potential_decay_0.v(123) " "Inferred latch for \"output_potential_decay0_LIF\[21\]\" at potential_decay_0.v(123)" {  } { { "../rtl/potential_decay_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_0.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746882 "|accelerator_toplevel|potential_decay_0:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay0_LIF\[22\] potential_decay_0.v(123) " "Inferred latch for \"output_potential_decay0_LIF\[22\]\" at potential_decay_0.v(123)" {  } { { "../rtl/potential_decay_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_0.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746882 "|accelerator_toplevel|potential_decay_0:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay0_LIF\[23\] potential_decay_0.v(123) " "Inferred latch for \"output_potential_decay0_LIF\[23\]\" at potential_decay_0.v(123)" {  } { { "../rtl/potential_decay_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_0.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746883 "|accelerator_toplevel|potential_decay_0:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay0_LIF\[24\] potential_decay_0.v(123) " "Inferred latch for \"output_potential_decay0_LIF\[24\]\" at potential_decay_0.v(123)" {  } { { "../rtl/potential_decay_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_0.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746883 "|accelerator_toplevel|potential_decay_0:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay0_LIF\[25\] potential_decay_0.v(123) " "Inferred latch for \"output_potential_decay0_LIF\[25\]\" at potential_decay_0.v(123)" {  } { { "../rtl/potential_decay_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_0.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746883 "|accelerator_toplevel|potential_decay_0:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay0_LIF\[26\] potential_decay_0.v(123) " "Inferred latch for \"output_potential_decay0_LIF\[26\]\" at potential_decay_0.v(123)" {  } { { "../rtl/potential_decay_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_0.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746883 "|accelerator_toplevel|potential_decay_0:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay0_LIF\[27\] potential_decay_0.v(123) " "Inferred latch for \"output_potential_decay0_LIF\[27\]\" at potential_decay_0.v(123)" {  } { { "../rtl/potential_decay_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_0.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746884 "|accelerator_toplevel|potential_decay_0:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay0_LIF\[28\] potential_decay_0.v(123) " "Inferred latch for \"output_potential_decay0_LIF\[28\]\" at potential_decay_0.v(123)" {  } { { "../rtl/potential_decay_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_0.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746884 "|accelerator_toplevel|potential_decay_0:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay0_LIF\[29\] potential_decay_0.v(123) " "Inferred latch for \"output_potential_decay0_LIF\[29\]\" at potential_decay_0.v(123)" {  } { { "../rtl/potential_decay_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_0.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746884 "|accelerator_toplevel|potential_decay_0:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay0_LIF\[30\] potential_decay_0.v(123) " "Inferred latch for \"output_potential_decay0_LIF\[30\]\" at potential_decay_0.v(123)" {  } { { "../rtl/potential_decay_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_0.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746884 "|accelerator_toplevel|potential_decay_0:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay0_LIF\[31\] potential_decay_0.v(123) " "Inferred latch for \"output_potential_decay0_LIF\[31\]\" at potential_decay_0.v(123)" {  } { { "../rtl/potential_decay_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_0.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746884 "|accelerator_toplevel|potential_decay_0:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "model.10 potential_decay_0.v(82) " "Inferred latch for \"model.10\" at potential_decay_0.v(82)" {  } { { "../rtl/potential_decay_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_0.v" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746885 "|accelerator_toplevel|potential_decay_0:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "model.01 potential_decay_0.v(82) " "Inferred latch for \"model.01\" at potential_decay_0.v(82)" {  } { { "../rtl/potential_decay_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_0.v" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746885 "|accelerator_toplevel|potential_decay_0:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "model.00 potential_decay_0.v(82) " "Inferred latch for \"model.00\" at potential_decay_0.v(82)" {  } { { "../rtl/potential_decay_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_0.v" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746886 "|accelerator_toplevel|potential_decay_0:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decay_rate.1000 potential_decay_0.v(82) " "Inferred latch for \"decay_rate.1000\" at potential_decay_0.v(82)" {  } { { "../rtl/potential_decay_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_0.v" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746886 "|accelerator_toplevel|potential_decay_0:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decay_rate.0100 potential_decay_0.v(82) " "Inferred latch for \"decay_rate.0100\" at potential_decay_0.v(82)" {  } { { "../rtl/potential_decay_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_0.v" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746887 "|accelerator_toplevel|potential_decay_0:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decay_rate.0011 potential_decay_0.v(82) " "Inferred latch for \"decay_rate.0011\" at potential_decay_0.v(82)" {  } { { "../rtl/potential_decay_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_0.v" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746887 "|accelerator_toplevel|potential_decay_0:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decay_rate.0010 potential_decay_0.v(82) " "Inferred latch for \"decay_rate.0010\" at potential_decay_0.v(82)" {  } { { "../rtl/potential_decay_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_0.v" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746887 "|accelerator_toplevel|potential_decay_0:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decay_rate.0001 potential_decay_0.v(82) " "Inferred latch for \"decay_rate.0001\" at potential_decay_0.v(82)" {  } { { "../rtl/potential_decay_0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_0.v" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498746887 "|accelerator_toplevel|potential_decay_0:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mac0 mac0:inst " "Elaborating entity \"mac0\" for hierarchy \"mac0:inst\"" {  } { { "accelerator_toplevel.bdf" "inst" { Schematic "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/synth/accelerator_toplevel.bdf" { { 1976 -3536 -3296 2216 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1736498746946 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "weights mac0.v(36) " "Verilog HDL or VHDL warning at mac0.v(36): object \"weights\" assigned a value but never read" {  } { { "../rtl/mac0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac0.v" 36 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1736498746949 "|accelerator_toplevel|mac0:inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "break mac0.v(38) " "Verilog HDL or VHDL warning at mac0.v(38): object \"break\" assigned a value but never read" {  } { { "../rtl/mac0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac0.v" 38 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1736498746949 "|accelerator_toplevel|mac0:inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "accumulated_weight mac0.v(39) " "Verilog HDL or VHDL warning at mac0.v(39): object \"accumulated_weight\" assigned a value but never read" {  } { { "../rtl/mac0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac0.v" 39 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1736498746949 "|accelerator_toplevel|mac0:inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "considered_weight mac0.v(40) " "Verilog HDL or VHDL warning at mac0.v(40): object \"considered_weight\" assigned a value but never read" {  } { { "../rtl/mac0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac0.v" 40 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1736498746949 "|accelerator_toplevel|mac0:inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "clear mac0.v(101) " "Verilog HDL Always Construct warning at mac0.v(101): variable \"clear\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/mac0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac0.v" 101 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1736498746950 "|accelerator_toplevel|mac0:inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "incomingspikes mac0.v(103) " "Verilog HDL Always Construct warning at mac0.v(103): variable \"incomingspikes\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/mac0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac0.v" 103 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1736498746950 "|accelerator_toplevel|mac0:inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "incomingspikes mac0.v(104) " "Verilog HDL Always Construct warning at mac0.v(104): variable \"incomingspikes\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/mac0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac0.v" 104 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1736498746950 "|accelerator_toplevel|mac0:inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "incomingspikes mac0.v(105) " "Verilog HDL Always Construct warning at mac0.v(105): variable \"incomingspikes\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/mac0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac0.v" 105 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1736498746951 "|accelerator_toplevel|mac0:inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "incomingspikes mac0.v(106) " "Verilog HDL Always Construct warning at mac0.v(106): variable \"incomingspikes\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/mac0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac0.v" 106 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1736498746952 "|accelerator_toplevel|mac0:inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "incomingspikes mac0.v(107) " "Verilog HDL Always Construct warning at mac0.v(107): variable \"incomingspikes\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/mac0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac0.v" 107 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1736498746952 "|accelerator_toplevel|mac0:inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "clear mac0.v(167) " "Verilog HDL Always Construct warning at mac0.v(167): variable \"clear\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/mac0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac0.v" 167 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1736498747000 "|accelerator_toplevel|mac0:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "flip_clear mac0.v(67) " "Verilog HDL Always Construct warning at mac0.v(67): inferring latch(es) for variable \"flip_clear\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/mac0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac0.v" 67 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498747004 "|accelerator_toplevel|mac0:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "incomingspikes mac0.v(67) " "Verilog HDL Always Construct warning at mac0.v(67): inferring latch(es) for variable \"incomingspikes\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/mac0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac0.v" 67 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498747004 "|accelerator_toplevel|mac0:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "spikes mac0.v(67) " "Verilog HDL Always Construct warning at mac0.v(67): inferring latch(es) for variable \"spikes\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/mac0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac0.v" 67 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498747005 "|accelerator_toplevel|mac0:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mac0mult_output mac0.v(67) " "Verilog HDL Always Construct warning at mac0.v(67): inferring latch(es) for variable \"mac0mult_output\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/mac0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac0.v" 67 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498747006 "|accelerator_toplevel|mac0:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mac0output0 mac0.v(67) " "Verilog HDL Always Construct warning at mac0.v(67): inferring latch(es) for variable \"mac0output0\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/mac0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac0.v" 67 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498747006 "|accelerator_toplevel|mac0:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mac0output1 mac0.v(67) " "Verilog HDL Always Construct warning at mac0.v(67): inferring latch(es) for variable \"mac0output1\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/mac0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac0.v" 67 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498747006 "|accelerator_toplevel|mac0:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mac0output2 mac0.v(67) " "Verilog HDL Always Construct warning at mac0.v(67): inferring latch(es) for variable \"mac0output2\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/mac0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac0.v" 67 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498747006 "|accelerator_toplevel|mac0:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mac0output3 mac0.v(67) " "Verilog HDL Always Construct warning at mac0.v(67): inferring latch(es) for variable \"mac0output3\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/mac0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac0.v" 67 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498747006 "|accelerator_toplevel|mac0:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mac0output4 mac0.v(67) " "Verilog HDL Always Construct warning at mac0.v(67): inferring latch(es) for variable \"mac0output4\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/mac0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac0.v" 67 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498747007 "|accelerator_toplevel|mac0:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mac0output5 mac0.v(67) " "Verilog HDL Always Construct warning at mac0.v(67): inferring latch(es) for variable \"mac0output5\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/mac0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac0.v" 67 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498747007 "|accelerator_toplevel|mac0:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mac0output6 mac0.v(67) " "Verilog HDL Always Construct warning at mac0.v(67): inferring latch(es) for variable \"mac0output6\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/mac0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac0.v" 67 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498747007 "|accelerator_toplevel|mac0:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mac0output7 mac0.v(67) " "Verilog HDL Always Construct warning at mac0.v(67): inferring latch(es) for variable \"mac0output7\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/mac0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac0.v" 67 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498747007 "|accelerator_toplevel|mac0:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mac0output8 mac0.v(67) " "Verilog HDL Always Construct warning at mac0.v(67): inferring latch(es) for variable \"mac0output8\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/mac0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac0.v" 67 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498747007 "|accelerator_toplevel|mac0:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mac0output9 mac0.v(67) " "Verilog HDL Always Construct warning at mac0.v(67): inferring latch(es) for variable \"mac0output9\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/mac0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac0.v" 67 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498747007 "|accelerator_toplevel|mac0:inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "source_addresses\[1..4\] 0 mac0.v(37) " "Net \"source_addresses\[1..4\]\" at mac0.v(37) has no driver or initial value, using a default initial value '0'" {  } { { "../rtl/mac0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac0.v" 37 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1736498747014 "|accelerator_toplevel|mac0:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac0output9 mac0.v(101) " "Inferred latch for \"mac0output9\" at mac0.v(101)" {  } { { "../rtl/mac0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac0.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498747019 "|accelerator_toplevel|mac0:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac0output8 mac0.v(101) " "Inferred latch for \"mac0output8\" at mac0.v(101)" {  } { { "../rtl/mac0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac0.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498747019 "|accelerator_toplevel|mac0:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac0output7 mac0.v(101) " "Inferred latch for \"mac0output7\" at mac0.v(101)" {  } { { "../rtl/mac0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac0.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498747020 "|accelerator_toplevel|mac0:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac0output6 mac0.v(101) " "Inferred latch for \"mac0output6\" at mac0.v(101)" {  } { { "../rtl/mac0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac0.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498747020 "|accelerator_toplevel|mac0:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac0output5 mac0.v(101) " "Inferred latch for \"mac0output5\" at mac0.v(101)" {  } { { "../rtl/mac0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac0.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498747020 "|accelerator_toplevel|mac0:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac0output4 mac0.v(101) " "Inferred latch for \"mac0output4\" at mac0.v(101)" {  } { { "../rtl/mac0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac0.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498747020 "|accelerator_toplevel|mac0:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac0output3 mac0.v(101) " "Inferred latch for \"mac0output3\" at mac0.v(101)" {  } { { "../rtl/mac0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac0.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498747020 "|accelerator_toplevel|mac0:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac0output2 mac0.v(101) " "Inferred latch for \"mac0output2\" at mac0.v(101)" {  } { { "../rtl/mac0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac0.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498747020 "|accelerator_toplevel|mac0:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac0output1 mac0.v(101) " "Inferred latch for \"mac0output1\" at mac0.v(101)" {  } { { "../rtl/mac0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac0.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498747021 "|accelerator_toplevel|mac0:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac0output0 mac0.v(101) " "Inferred latch for \"mac0output0\" at mac0.v(101)" {  } { { "../rtl/mac0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac0.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498747021 "|accelerator_toplevel|mac0:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac0mult_output\[0\] mac0.v(101) " "Inferred latch for \"mac0mult_output\[0\]\" at mac0.v(101)" {  } { { "../rtl/mac0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac0.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498747021 "|accelerator_toplevel|mac0:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac0mult_output\[1\] mac0.v(101) " "Inferred latch for \"mac0mult_output\[1\]\" at mac0.v(101)" {  } { { "../rtl/mac0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac0.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498747021 "|accelerator_toplevel|mac0:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac0mult_output\[2\] mac0.v(101) " "Inferred latch for \"mac0mult_output\[2\]\" at mac0.v(101)" {  } { { "../rtl/mac0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac0.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498747021 "|accelerator_toplevel|mac0:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac0mult_output\[3\] mac0.v(101) " "Inferred latch for \"mac0mult_output\[3\]\" at mac0.v(101)" {  } { { "../rtl/mac0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac0.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498747022 "|accelerator_toplevel|mac0:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac0mult_output\[4\] mac0.v(101) " "Inferred latch for \"mac0mult_output\[4\]\" at mac0.v(101)" {  } { { "../rtl/mac0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac0.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498747022 "|accelerator_toplevel|mac0:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac0mult_output\[5\] mac0.v(101) " "Inferred latch for \"mac0mult_output\[5\]\" at mac0.v(101)" {  } { { "../rtl/mac0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac0.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498747022 "|accelerator_toplevel|mac0:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac0mult_output\[6\] mac0.v(101) " "Inferred latch for \"mac0mult_output\[6\]\" at mac0.v(101)" {  } { { "../rtl/mac0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac0.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498747022 "|accelerator_toplevel|mac0:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac0mult_output\[7\] mac0.v(101) " "Inferred latch for \"mac0mult_output\[7\]\" at mac0.v(101)" {  } { { "../rtl/mac0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac0.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498747023 "|accelerator_toplevel|mac0:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac0mult_output\[8\] mac0.v(101) " "Inferred latch for \"mac0mult_output\[8\]\" at mac0.v(101)" {  } { { "../rtl/mac0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac0.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498747023 "|accelerator_toplevel|mac0:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac0mult_output\[9\] mac0.v(101) " "Inferred latch for \"mac0mult_output\[9\]\" at mac0.v(101)" {  } { { "../rtl/mac0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac0.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498747023 "|accelerator_toplevel|mac0:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac0mult_output\[10\] mac0.v(101) " "Inferred latch for \"mac0mult_output\[10\]\" at mac0.v(101)" {  } { { "../rtl/mac0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac0.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498747023 "|accelerator_toplevel|mac0:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac0mult_output\[11\] mac0.v(101) " "Inferred latch for \"mac0mult_output\[11\]\" at mac0.v(101)" {  } { { "../rtl/mac0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac0.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498747024 "|accelerator_toplevel|mac0:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac0mult_output\[12\] mac0.v(101) " "Inferred latch for \"mac0mult_output\[12\]\" at mac0.v(101)" {  } { { "../rtl/mac0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac0.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498747024 "|accelerator_toplevel|mac0:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac0mult_output\[13\] mac0.v(101) " "Inferred latch for \"mac0mult_output\[13\]\" at mac0.v(101)" {  } { { "../rtl/mac0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac0.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498747024 "|accelerator_toplevel|mac0:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac0mult_output\[14\] mac0.v(101) " "Inferred latch for \"mac0mult_output\[14\]\" at mac0.v(101)" {  } { { "../rtl/mac0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac0.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498747024 "|accelerator_toplevel|mac0:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac0mult_output\[15\] mac0.v(101) " "Inferred latch for \"mac0mult_output\[15\]\" at mac0.v(101)" {  } { { "../rtl/mac0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac0.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498747025 "|accelerator_toplevel|mac0:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac0mult_output\[16\] mac0.v(101) " "Inferred latch for \"mac0mult_output\[16\]\" at mac0.v(101)" {  } { { "../rtl/mac0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac0.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498747025 "|accelerator_toplevel|mac0:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac0mult_output\[17\] mac0.v(101) " "Inferred latch for \"mac0mult_output\[17\]\" at mac0.v(101)" {  } { { "../rtl/mac0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac0.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498747026 "|accelerator_toplevel|mac0:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac0mult_output\[18\] mac0.v(101) " "Inferred latch for \"mac0mult_output\[18\]\" at mac0.v(101)" {  } { { "../rtl/mac0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac0.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498747026 "|accelerator_toplevel|mac0:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac0mult_output\[19\] mac0.v(101) " "Inferred latch for \"mac0mult_output\[19\]\" at mac0.v(101)" {  } { { "../rtl/mac0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac0.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498747026 "|accelerator_toplevel|mac0:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac0mult_output\[20\] mac0.v(101) " "Inferred latch for \"mac0mult_output\[20\]\" at mac0.v(101)" {  } { { "../rtl/mac0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac0.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498747026 "|accelerator_toplevel|mac0:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac0mult_output\[21\] mac0.v(101) " "Inferred latch for \"mac0mult_output\[21\]\" at mac0.v(101)" {  } { { "../rtl/mac0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac0.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498747026 "|accelerator_toplevel|mac0:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac0mult_output\[22\] mac0.v(101) " "Inferred latch for \"mac0mult_output\[22\]\" at mac0.v(101)" {  } { { "../rtl/mac0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac0.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498747027 "|accelerator_toplevel|mac0:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac0mult_output\[23\] mac0.v(101) " "Inferred latch for \"mac0mult_output\[23\]\" at mac0.v(101)" {  } { { "../rtl/mac0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac0.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498747027 "|accelerator_toplevel|mac0:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac0mult_output\[24\] mac0.v(101) " "Inferred latch for \"mac0mult_output\[24\]\" at mac0.v(101)" {  } { { "../rtl/mac0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac0.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498747027 "|accelerator_toplevel|mac0:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac0mult_output\[25\] mac0.v(101) " "Inferred latch for \"mac0mult_output\[25\]\" at mac0.v(101)" {  } { { "../rtl/mac0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac0.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498747027 "|accelerator_toplevel|mac0:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac0mult_output\[26\] mac0.v(101) " "Inferred latch for \"mac0mult_output\[26\]\" at mac0.v(101)" {  } { { "../rtl/mac0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac0.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498747027 "|accelerator_toplevel|mac0:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac0mult_output\[27\] mac0.v(101) " "Inferred latch for \"mac0mult_output\[27\]\" at mac0.v(101)" {  } { { "../rtl/mac0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac0.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498747027 "|accelerator_toplevel|mac0:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac0mult_output\[28\] mac0.v(101) " "Inferred latch for \"mac0mult_output\[28\]\" at mac0.v(101)" {  } { { "../rtl/mac0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac0.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498747028 "|accelerator_toplevel|mac0:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac0mult_output\[29\] mac0.v(101) " "Inferred latch for \"mac0mult_output\[29\]\" at mac0.v(101)" {  } { { "../rtl/mac0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac0.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498747028 "|accelerator_toplevel|mac0:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac0mult_output\[30\] mac0.v(101) " "Inferred latch for \"mac0mult_output\[30\]\" at mac0.v(101)" {  } { { "../rtl/mac0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac0.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498747028 "|accelerator_toplevel|mac0:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac0mult_output\[31\] mac0.v(101) " "Inferred latch for \"mac0mult_output\[31\]\" at mac0.v(101)" {  } { { "../rtl/mac0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac0.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498747028 "|accelerator_toplevel|mac0:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[0\]\[0\] mac0.v(101) " "Inferred latch for \"source_addresses\[0\]\[0\]\" at mac0.v(101)" {  } { { "../rtl/mac0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac0.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498747028 "|accelerator_toplevel|mac0:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[0\]\[1\] mac0.v(101) " "Inferred latch for \"source_addresses\[0\]\[1\]\" at mac0.v(101)" {  } { { "../rtl/mac0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac0.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498747028 "|accelerator_toplevel|mac0:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[0\]\[2\] mac0.v(101) " "Inferred latch for \"source_addresses\[0\]\[2\]\" at mac0.v(101)" {  } { { "../rtl/mac0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac0.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498747030 "|accelerator_toplevel|mac0:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[0\]\[3\] mac0.v(101) " "Inferred latch for \"source_addresses\[0\]\[3\]\" at mac0.v(101)" {  } { { "../rtl/mac0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac0.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498747030 "|accelerator_toplevel|mac0:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[0\]\[4\] mac0.v(101) " "Inferred latch for \"source_addresses\[0\]\[4\]\" at mac0.v(101)" {  } { { "../rtl/mac0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac0.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498747030 "|accelerator_toplevel|mac0:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[0\]\[5\] mac0.v(101) " "Inferred latch for \"source_addresses\[0\]\[5\]\" at mac0.v(101)" {  } { { "../rtl/mac0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac0.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498747030 "|accelerator_toplevel|mac0:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[0\]\[6\] mac0.v(101) " "Inferred latch for \"source_addresses\[0\]\[6\]\" at mac0.v(101)" {  } { { "../rtl/mac0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac0.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498747030 "|accelerator_toplevel|mac0:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[0\]\[7\] mac0.v(101) " "Inferred latch for \"source_addresses\[0\]\[7\]\" at mac0.v(101)" {  } { { "../rtl/mac0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac0.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498747030 "|accelerator_toplevel|mac0:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[0\]\[8\] mac0.v(101) " "Inferred latch for \"source_addresses\[0\]\[8\]\" at mac0.v(101)" {  } { { "../rtl/mac0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac0.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498747030 "|accelerator_toplevel|mac0:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[0\]\[9\] mac0.v(101) " "Inferred latch for \"source_addresses\[0\]\[9\]\" at mac0.v(101)" {  } { { "../rtl/mac0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac0.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498747030 "|accelerator_toplevel|mac0:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[0\]\[10\] mac0.v(101) " "Inferred latch for \"source_addresses\[0\]\[10\]\" at mac0.v(101)" {  } { { "../rtl/mac0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac0.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498747031 "|accelerator_toplevel|mac0:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[0\]\[11\] mac0.v(101) " "Inferred latch for \"source_addresses\[0\]\[11\]\" at mac0.v(101)" {  } { { "../rtl/mac0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac0.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498747031 "|accelerator_toplevel|mac0:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "incomingspikes\[0\] mac0.v(101) " "Inferred latch for \"incomingspikes\[0\]\" at mac0.v(101)" {  } { { "../rtl/mac0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac0.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498747031 "|accelerator_toplevel|mac0:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "incomingspikes\[1\] mac0.v(101) " "Inferred latch for \"incomingspikes\[1\]\" at mac0.v(101)" {  } { { "../rtl/mac0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac0.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498747031 "|accelerator_toplevel|mac0:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "incomingspikes\[2\] mac0.v(101) " "Inferred latch for \"incomingspikes\[2\]\" at mac0.v(101)" {  } { { "../rtl/mac0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac0.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498747031 "|accelerator_toplevel|mac0:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "incomingspikes\[3\] mac0.v(101) " "Inferred latch for \"incomingspikes\[3\]\" at mac0.v(101)" {  } { { "../rtl/mac0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac0.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498747031 "|accelerator_toplevel|mac0:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "incomingspikes\[4\] mac0.v(101) " "Inferred latch for \"incomingspikes\[4\]\" at mac0.v(101)" {  } { { "../rtl/mac0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac0.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498747032 "|accelerator_toplevel|mac0:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "network_interface_test network_interface_test:inst20 " "Elaborating entity \"network_interface_test\" for hierarchy \"network_interface_test:inst20\"" {  } { { "accelerator_toplevel.bdf" "inst20" { Schematic "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/synth/accelerator_toplevel.bdf" { { 1712 2256 2448 2112 "inst20" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1736498747058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "network_interface_new network_interface_test:inst20\|network_interface_new:my_status\[0\].ni " "Elaborating entity \"network_interface_new\" for hierarchy \"network_interface_test:inst20\|network_interface_new:my_status\[0\].ni\"" {  } { { "../rtl/network_interface_test.v" "my_status\[0\].ni" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/network_interface_test.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1736498747097 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 network_interface.v(135) " "Verilog HDL assignment warning at network_interface.v(135): truncated value with size 32 to match size of target (19)" {  } { { "../rtl/network_interface.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/network_interface.v" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1736498747113 "|accelerator_toplevel|network_interface_test:inst20|network_interface_new:my_status[0].ni"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 network_interface.v(132) " "Verilog HDL assignment warning at network_interface.v(132): truncated value with size 32 to match size of target (19)" {  } { { "../rtl/network_interface.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/network_interface.v" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1736498747175 "|accelerator_toplevel|network_interface_test:inst20|network_interface_new:my_status[0].ni"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i1 network_interface.v(125) " "Verilog HDL Always Construct warning at network_interface.v(125): inferring latch(es) for variable \"i1\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/network_interface.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/network_interface.v" 125 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498747861 "|accelerator_toplevel|network_interface_test:inst20|network_interface_new:my_status[0].ni"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "lock1 network_interface.v(125) " "Verilog HDL Always Construct warning at network_interface.v(125): inferring latch(es) for variable \"lock1\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/network_interface.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/network_interface.v" 125 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498747861 "|accelerator_toplevel|network_interface_test:inst20|network_interface_new:my_status[0].ni"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "j1 network_interface.v(125) " "Verilog HDL Always Construct warning at network_interface.v(125): inferring latch(es) for variable \"j1\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/network_interface.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/network_interface.v" 125 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498747861 "|accelerator_toplevel|network_interface_test:inst20|network_interface_new:my_status[0].ni"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "clear network_interface.v(157) " "Verilog HDL Always Construct warning at network_interface.v(157): variable \"clear\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/network_interface.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/network_interface.v" 157 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1736498747930 "|accelerator_toplevel|network_interface_test:inst20|network_interface_new:my_status[0].ni"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "clear network_interface.v(164) " "Verilog HDL Always Construct warning at network_interface.v(164): variable \"clear\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/network_interface.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/network_interface.v" 164 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1736498747930 "|accelerator_toplevel|network_interface_test:inst20|network_interface_new:my_status[0].ni"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "clear network_interface.v(171) " "Verilog HDL Always Construct warning at network_interface.v(171): variable \"clear\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/network_interface.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/network_interface.v" 171 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1736498747932 "|accelerator_toplevel|network_interface_test:inst20|network_interface_new:my_status[0].ni"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "clear network_interface.v(178) " "Verilog HDL Always Construct warning at network_interface.v(178): variable \"clear\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/network_interface.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/network_interface.v" 178 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1736498747932 "|accelerator_toplevel|network_interface_test:inst20|network_interface_new:my_status[0].ni"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "clear network_interface.v(185) " "Verilog HDL Always Construct warning at network_interface.v(185): variable \"clear\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/network_interface.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/network_interface.v" 185 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1736498747932 "|accelerator_toplevel|network_interface_test:inst20|network_interface_new:my_status[0].ni"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "clear network_interface.v(192) " "Verilog HDL Always Construct warning at network_interface.v(192): variable \"clear\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/network_interface.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/network_interface.v" 192 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1736498747933 "|accelerator_toplevel|network_interface_test:inst20|network_interface_new:my_status[0].ni"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "clear network_interface.v(199) " "Verilog HDL Always Construct warning at network_interface.v(199): variable \"clear\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/network_interface.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/network_interface.v" 199 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1736498747933 "|accelerator_toplevel|network_interface_test:inst20|network_interface_new:my_status[0].ni"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "clear network_interface.v(206) " "Verilog HDL Always Construct warning at network_interface.v(206): variable \"clear\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/network_interface.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/network_interface.v" 206 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1736498747933 "|accelerator_toplevel|network_interface_test:inst20|network_interface_new:my_status[0].ni"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "output0 network_interface.v(13) " "Output port \"output0\" at network_interface.v(13) has no driver" {  } { { "../rtl/network_interface.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/network_interface.v" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1736498748176 "|accelerator_toplevel|network_interface_test:inst20|network_interface_new:my_status[0].ni"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "output1 network_interface.v(13) " "Output port \"output1\" at network_interface.v(13) has no driver" {  } { { "../rtl/network_interface.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/network_interface.v" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1736498748176 "|accelerator_toplevel|network_interface_test:inst20|network_interface_new:my_status[0].ni"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "output2 network_interface.v(13) " "Output port \"output2\" at network_interface.v(13) has no driver" {  } { { "../rtl/network_interface.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/network_interface.v" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1736498748176 "|accelerator_toplevel|network_interface_test:inst20|network_interface_new:my_status[0].ni"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "output3 network_interface.v(13) " "Output port \"output3\" at network_interface.v(13) has no driver" {  } { { "../rtl/network_interface.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/network_interface.v" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1736498748177 "|accelerator_toplevel|network_interface_test:inst20|network_interface_new:my_status[0].ni"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "output4 network_interface.v(13) " "Output port \"output4\" at network_interface.v(13) has no driver" {  } { { "../rtl/network_interface.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/network_interface.v" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1736498748177 "|accelerator_toplevel|network_interface_test:inst20|network_interface_new:my_status[0].ni"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "output5 network_interface.v(14) " "Output port \"output5\" at network_interface.v(14) has no driver" {  } { { "../rtl/network_interface.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/network_interface.v" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1736498748177 "|accelerator_toplevel|network_interface_test:inst20|network_interface_new:my_status[0].ni"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "output6 network_interface.v(14) " "Output port \"output6\" at network_interface.v(14) has no driver" {  } { { "../rtl/network_interface.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/network_interface.v" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1736498748177 "|accelerator_toplevel|network_interface_test:inst20|network_interface_new:my_status[0].ni"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "output7 network_interface.v(14) " "Output port \"output7\" at network_interface.v(14) has no driver" {  } { { "../rtl/network_interface.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/network_interface.v" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1736498748177 "|accelerator_toplevel|network_interface_test:inst20|network_interface_new:my_status[0].ni"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "output8 network_interface.v(14) " "Output port \"output8\" at network_interface.v(14) has no driver" {  } { { "../rtl/network_interface.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/network_interface.v" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1736498748177 "|accelerator_toplevel|network_interface_test:inst20|network_interface_new:my_status[0].ni"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "output9 network_interface.v(15) " "Output port \"output9\" at network_interface.v(15) has no driver" {  } { { "../rtl/network_interface.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/network_interface.v" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1736498748177 "|accelerator_toplevel|network_interface_test:inst20|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[9\]\[0\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[9\]\[0\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498750560 "|accelerator_toplevel|network_interface_test:inst20|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[9\]\[1\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[9\]\[1\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498750564 "|accelerator_toplevel|network_interface_test:inst20|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[9\]\[2\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[9\]\[2\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498750569 "|accelerator_toplevel|network_interface_test:inst20|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[9\]\[3\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[9\]\[3\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498750573 "|accelerator_toplevel|network_interface_test:inst20|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[9\]\[4\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[9\]\[4\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498750578 "|accelerator_toplevel|network_interface_test:inst20|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[9\]\[5\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[9\]\[5\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498750583 "|accelerator_toplevel|network_interface_test:inst20|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[9\]\[6\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[9\]\[6\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498750588 "|accelerator_toplevel|network_interface_test:inst20|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[9\]\[7\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[9\]\[7\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498750593 "|accelerator_toplevel|network_interface_test:inst20|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[9\]\[8\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[9\]\[8\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498750598 "|accelerator_toplevel|network_interface_test:inst20|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[9\]\[9\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[9\]\[9\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498750604 "|accelerator_toplevel|network_interface_test:inst20|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[9\]\[10\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[9\]\[10\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498750608 "|accelerator_toplevel|network_interface_test:inst20|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[9\]\[11\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[9\]\[11\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498750613 "|accelerator_toplevel|network_interface_test:inst20|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[8\]\[0\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[8\]\[0\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498750619 "|accelerator_toplevel|network_interface_test:inst20|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[8\]\[1\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[8\]\[1\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498750625 "|accelerator_toplevel|network_interface_test:inst20|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[8\]\[2\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[8\]\[2\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498750634 "|accelerator_toplevel|network_interface_test:inst20|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[8\]\[3\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[8\]\[3\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498750642 "|accelerator_toplevel|network_interface_test:inst20|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[8\]\[4\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[8\]\[4\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498750652 "|accelerator_toplevel|network_interface_test:inst20|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[8\]\[5\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[8\]\[5\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498750659 "|accelerator_toplevel|network_interface_test:inst20|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[8\]\[6\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[8\]\[6\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498750667 "|accelerator_toplevel|network_interface_test:inst20|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[8\]\[7\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[8\]\[7\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498750674 "|accelerator_toplevel|network_interface_test:inst20|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[8\]\[8\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[8\]\[8\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498750681 "|accelerator_toplevel|network_interface_test:inst20|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[8\]\[9\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[8\]\[9\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498750688 "|accelerator_toplevel|network_interface_test:inst20|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[8\]\[10\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[8\]\[10\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498750695 "|accelerator_toplevel|network_interface_test:inst20|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[8\]\[11\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[8\]\[11\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498750704 "|accelerator_toplevel|network_interface_test:inst20|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[7\]\[0\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[7\]\[0\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498750711 "|accelerator_toplevel|network_interface_test:inst20|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[7\]\[1\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[7\]\[1\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498750719 "|accelerator_toplevel|network_interface_test:inst20|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[7\]\[2\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[7\]\[2\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498750726 "|accelerator_toplevel|network_interface_test:inst20|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[7\]\[3\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[7\]\[3\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498750733 "|accelerator_toplevel|network_interface_test:inst20|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[7\]\[4\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[7\]\[4\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498750740 "|accelerator_toplevel|network_interface_test:inst20|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[7\]\[5\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[7\]\[5\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498750749 "|accelerator_toplevel|network_interface_test:inst20|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[7\]\[6\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[7\]\[6\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498750758 "|accelerator_toplevel|network_interface_test:inst20|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[7\]\[7\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[7\]\[7\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498750765 "|accelerator_toplevel|network_interface_test:inst20|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[7\]\[8\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[7\]\[8\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498750776 "|accelerator_toplevel|network_interface_test:inst20|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[7\]\[9\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[7\]\[9\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498750784 "|accelerator_toplevel|network_interface_test:inst20|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[7\]\[10\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[7\]\[10\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498750790 "|accelerator_toplevel|network_interface_test:inst20|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[7\]\[11\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[7\]\[11\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498750798 "|accelerator_toplevel|network_interface_test:inst20|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[6\]\[0\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[6\]\[0\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498750805 "|accelerator_toplevel|network_interface_test:inst20|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[6\]\[1\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[6\]\[1\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498750813 "|accelerator_toplevel|network_interface_test:inst20|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[6\]\[2\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[6\]\[2\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498750822 "|accelerator_toplevel|network_interface_test:inst20|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[6\]\[3\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[6\]\[3\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498750829 "|accelerator_toplevel|network_interface_test:inst20|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[6\]\[4\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[6\]\[4\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498750837 "|accelerator_toplevel|network_interface_test:inst20|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[6\]\[5\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[6\]\[5\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498750844 "|accelerator_toplevel|network_interface_test:inst20|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[6\]\[6\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[6\]\[6\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498750851 "|accelerator_toplevel|network_interface_test:inst20|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[6\]\[7\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[6\]\[7\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498750859 "|accelerator_toplevel|network_interface_test:inst20|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[6\]\[8\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[6\]\[8\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498750867 "|accelerator_toplevel|network_interface_test:inst20|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[6\]\[9\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[6\]\[9\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498750875 "|accelerator_toplevel|network_interface_test:inst20|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[6\]\[10\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[6\]\[10\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498750884 "|accelerator_toplevel|network_interface_test:inst20|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[6\]\[11\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[6\]\[11\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498750892 "|accelerator_toplevel|network_interface_test:inst20|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[5\]\[0\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[5\]\[0\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498750900 "|accelerator_toplevel|network_interface_test:inst20|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[5\]\[1\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[5\]\[1\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498750909 "|accelerator_toplevel|network_interface_test:inst20|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[5\]\[2\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[5\]\[2\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498750917 "|accelerator_toplevel|network_interface_test:inst20|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[5\]\[3\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[5\]\[3\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498750925 "|accelerator_toplevel|network_interface_test:inst20|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[5\]\[4\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[5\]\[4\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498750934 "|accelerator_toplevel|network_interface_test:inst20|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[5\]\[5\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[5\]\[5\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498750943 "|accelerator_toplevel|network_interface_test:inst20|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[5\]\[6\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[5\]\[6\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498750951 "|accelerator_toplevel|network_interface_test:inst20|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[5\]\[7\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[5\]\[7\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498750960 "|accelerator_toplevel|network_interface_test:inst20|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[5\]\[8\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[5\]\[8\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498750969 "|accelerator_toplevel|network_interface_test:inst20|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[5\]\[9\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[5\]\[9\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498750978 "|accelerator_toplevel|network_interface_test:inst20|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[5\]\[10\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[5\]\[10\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498750988 "|accelerator_toplevel|network_interface_test:inst20|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[5\]\[11\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[5\]\[11\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498750997 "|accelerator_toplevel|network_interface_test:inst20|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[4\]\[0\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[4\]\[0\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498751008 "|accelerator_toplevel|network_interface_test:inst20|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[4\]\[1\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[4\]\[1\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498751016 "|accelerator_toplevel|network_interface_test:inst20|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[4\]\[2\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[4\]\[2\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498751025 "|accelerator_toplevel|network_interface_test:inst20|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[4\]\[3\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[4\]\[3\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498751036 "|accelerator_toplevel|network_interface_test:inst20|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[4\]\[4\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[4\]\[4\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498751051 "|accelerator_toplevel|network_interface_test:inst20|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[4\]\[5\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[4\]\[5\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498751061 "|accelerator_toplevel|network_interface_test:inst20|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[4\]\[6\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[4\]\[6\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498751071 "|accelerator_toplevel|network_interface_test:inst20|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[4\]\[7\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[4\]\[7\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498751080 "|accelerator_toplevel|network_interface_test:inst20|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[4\]\[8\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[4\]\[8\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498751090 "|accelerator_toplevel|network_interface_test:inst20|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[4\]\[9\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[4\]\[9\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498751102 "|accelerator_toplevel|network_interface_test:inst20|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[4\]\[10\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[4\]\[10\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498751112 "|accelerator_toplevel|network_interface_test:inst20|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[4\]\[11\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[4\]\[11\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498751124 "|accelerator_toplevel|network_interface_test:inst20|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[3\]\[0\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[3\]\[0\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498751134 "|accelerator_toplevel|network_interface_test:inst20|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[3\]\[1\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[3\]\[1\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498751146 "|accelerator_toplevel|network_interface_test:inst20|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[3\]\[2\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[3\]\[2\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498751156 "|accelerator_toplevel|network_interface_test:inst20|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[3\]\[3\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[3\]\[3\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498751166 "|accelerator_toplevel|network_interface_test:inst20|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[3\]\[4\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[3\]\[4\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498751178 "|accelerator_toplevel|network_interface_test:inst20|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[3\]\[5\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[3\]\[5\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498751189 "|accelerator_toplevel|network_interface_test:inst20|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[3\]\[6\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[3\]\[6\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498751199 "|accelerator_toplevel|network_interface_test:inst20|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[3\]\[7\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[3\]\[7\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498751207 "|accelerator_toplevel|network_interface_test:inst20|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[3\]\[8\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[3\]\[8\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498751215 "|accelerator_toplevel|network_interface_test:inst20|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[3\]\[9\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[3\]\[9\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498751223 "|accelerator_toplevel|network_interface_test:inst20|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[3\]\[10\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[3\]\[10\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498751230 "|accelerator_toplevel|network_interface_test:inst20|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[3\]\[11\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[3\]\[11\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498751240 "|accelerator_toplevel|network_interface_test:inst20|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[2\]\[0\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[2\]\[0\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498751248 "|accelerator_toplevel|network_interface_test:inst20|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[2\]\[1\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[2\]\[1\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498751258 "|accelerator_toplevel|network_interface_test:inst20|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[2\]\[2\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[2\]\[2\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498751270 "|accelerator_toplevel|network_interface_test:inst20|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[2\]\[3\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[2\]\[3\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498751280 "|accelerator_toplevel|network_interface_test:inst20|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[2\]\[4\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[2\]\[4\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498751290 "|accelerator_toplevel|network_interface_test:inst20|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[2\]\[5\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[2\]\[5\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498751298 "|accelerator_toplevel|network_interface_test:inst20|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[2\]\[6\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[2\]\[6\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498751305 "|accelerator_toplevel|network_interface_test:inst20|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[2\]\[7\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[2\]\[7\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498751314 "|accelerator_toplevel|network_interface_test:inst20|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[2\]\[8\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[2\]\[8\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498751323 "|accelerator_toplevel|network_interface_test:inst20|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[2\]\[9\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[2\]\[9\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498751330 "|accelerator_toplevel|network_interface_test:inst20|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[2\]\[10\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[2\]\[10\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498751339 "|accelerator_toplevel|network_interface_test:inst20|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[2\]\[11\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[2\]\[11\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498751347 "|accelerator_toplevel|network_interface_test:inst20|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[1\]\[0\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[1\]\[0\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498751355 "|accelerator_toplevel|network_interface_test:inst20|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[1\]\[1\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[1\]\[1\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498751364 "|accelerator_toplevel|network_interface_test:inst20|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[1\]\[2\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[1\]\[2\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498751374 "|accelerator_toplevel|network_interface_test:inst20|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[1\]\[3\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[1\]\[3\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498751380 "|accelerator_toplevel|network_interface_test:inst20|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[1\]\[4\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[1\]\[4\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498751389 "|accelerator_toplevel|network_interface_test:inst20|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[1\]\[5\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[1\]\[5\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498751396 "|accelerator_toplevel|network_interface_test:inst20|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[1\]\[6\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[1\]\[6\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498751405 "|accelerator_toplevel|network_interface_test:inst20|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[1\]\[7\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[1\]\[7\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498751414 "|accelerator_toplevel|network_interface_test:inst20|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[1\]\[8\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[1\]\[8\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498751424 "|accelerator_toplevel|network_interface_test:inst20|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[1\]\[9\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[1\]\[9\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498751431 "|accelerator_toplevel|network_interface_test:inst20|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[1\]\[10\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[1\]\[10\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498751440 "|accelerator_toplevel|network_interface_test:inst20|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[1\]\[11\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[1\]\[11\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498751448 "|accelerator_toplevel|network_interface_test:inst20|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[0\]\[0\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[0\]\[0\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498751455 "|accelerator_toplevel|network_interface_test:inst20|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[0\]\[1\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[0\]\[1\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498751464 "|accelerator_toplevel|network_interface_test:inst20|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[0\]\[2\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[0\]\[2\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498751472 "|accelerator_toplevel|network_interface_test:inst20|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[0\]\[3\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[0\]\[3\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498751480 "|accelerator_toplevel|network_interface_test:inst20|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[0\]\[4\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[0\]\[4\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498751488 "|accelerator_toplevel|network_interface_test:inst20|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[0\]\[5\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[0\]\[5\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498751496 "|accelerator_toplevel|network_interface_test:inst20|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[0\]\[6\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[0\]\[6\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498751504 "|accelerator_toplevel|network_interface_test:inst20|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[0\]\[7\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[0\]\[7\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498751511 "|accelerator_toplevel|network_interface_test:inst20|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[0\]\[8\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[0\]\[8\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498751521 "|accelerator_toplevel|network_interface_test:inst20|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[0\]\[9\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[0\]\[9\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498751529 "|accelerator_toplevel|network_interface_test:inst20|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[0\]\[10\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[0\]\[10\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498751538 "|accelerator_toplevel|network_interface_test:inst20|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spike_out_source_array\[0\]\[11\] network_interface.v(131) " "Inferred latch for \"spike_out_source_array\[0\]\[11\]\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498751546 "|accelerator_toplevel|network_interface_test:inst20|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lock1.1 network_interface.v(131) " "Inferred latch for \"lock1.1\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498751549 "|accelerator_toplevel|network_interface_test:inst20|network_interface_new:my_status[0].ni"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lock1.0 network_interface.v(131) " "Inferred latch for \"lock1.0\" at network_interface.v(131)" {  } { { "../rtl/network_interface.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/network_interface.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498751550 "|accelerator_toplevel|network_interface_test:inst20|network_interface_new:my_status[0].ni"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "potential_adder_1 potential_adder_1:inst5 " "Elaborating entity \"potential_adder_1\" for hierarchy \"potential_adder_1:inst5\"" {  } { { "accelerator_toplevel.bdf" "inst5" { Schematic "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/synth/accelerator_toplevel.bdf" { { 2776 -2408 -2080 3048 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1736498755527 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "u potential_adder_1.v(130) " "Verilog HDL Always Construct warning at potential_adder_1.v(130): inferring latch(es) for variable \"u\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_adder_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_1.v" 130 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498755535 "|accelerator_toplevel|potential_adder_1:inst5"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "v_threshold potential_adder_1.v(130) " "Verilog HDL Always Construct warning at potential_adder_1.v(130): inferring latch(es) for variable \"v_threshold\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_adder_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_1.v" 130 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498755535 "|accelerator_toplevel|potential_adder_1:inst5"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "model potential_adder_1.v(130) " "Verilog HDL Always Construct warning at potential_adder_1.v(130): inferring latch(es) for variable \"model\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_adder_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_1.v" 130 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498755536 "|accelerator_toplevel|potential_adder_1:inst5"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "a potential_adder_1.v(130) " "Verilog HDL Always Construct warning at potential_adder_1.v(130): inferring latch(es) for variable \"a\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_adder_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_1.v" 130 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498755536 "|accelerator_toplevel|potential_adder_1:inst5"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "b potential_adder_1.v(130) " "Verilog HDL Always Construct warning at potential_adder_1.v(130): inferring latch(es) for variable \"b\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_adder_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_1.v" 130 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498755536 "|accelerator_toplevel|potential_adder_1:inst5"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "c potential_adder_1.v(130) " "Verilog HDL Always Construct warning at potential_adder_1.v(130): inferring latch(es) for variable \"c\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_adder_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_1.v" 130 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498755536 "|accelerator_toplevel|potential_adder_1:inst5"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "d potential_adder_1.v(130) " "Verilog HDL Always Construct warning at potential_adder_1.v(130): inferring latch(es) for variable \"d\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_adder_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_1.v" 130 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498755536 "|accelerator_toplevel|potential_adder_1:inst5"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "final_potentialAdder1 potential_adder_1.v(130) " "Verilog HDL Always Construct warning at potential_adder_1.v(130): inferring latch(es) for variable \"final_potentialAdder1\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_adder_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_1.v" 130 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498755537 "|accelerator_toplevel|potential_adder_1:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder1\[0\] potential_adder_1.v(134) " "Inferred latch for \"final_potentialAdder1\[0\]\" at potential_adder_1.v(134)" {  } { { "../rtl/potential_adder_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_1.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755546 "|accelerator_toplevel|potential_adder_1:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder1\[1\] potential_adder_1.v(134) " "Inferred latch for \"final_potentialAdder1\[1\]\" at potential_adder_1.v(134)" {  } { { "../rtl/potential_adder_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_1.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755547 "|accelerator_toplevel|potential_adder_1:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder1\[2\] potential_adder_1.v(134) " "Inferred latch for \"final_potentialAdder1\[2\]\" at potential_adder_1.v(134)" {  } { { "../rtl/potential_adder_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_1.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755547 "|accelerator_toplevel|potential_adder_1:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder1\[3\] potential_adder_1.v(134) " "Inferred latch for \"final_potentialAdder1\[3\]\" at potential_adder_1.v(134)" {  } { { "../rtl/potential_adder_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_1.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755547 "|accelerator_toplevel|potential_adder_1:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder1\[4\] potential_adder_1.v(134) " "Inferred latch for \"final_potentialAdder1\[4\]\" at potential_adder_1.v(134)" {  } { { "../rtl/potential_adder_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_1.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755548 "|accelerator_toplevel|potential_adder_1:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder1\[5\] potential_adder_1.v(134) " "Inferred latch for \"final_potentialAdder1\[5\]\" at potential_adder_1.v(134)" {  } { { "../rtl/potential_adder_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_1.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755548 "|accelerator_toplevel|potential_adder_1:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder1\[6\] potential_adder_1.v(134) " "Inferred latch for \"final_potentialAdder1\[6\]\" at potential_adder_1.v(134)" {  } { { "../rtl/potential_adder_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_1.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755548 "|accelerator_toplevel|potential_adder_1:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder1\[7\] potential_adder_1.v(134) " "Inferred latch for \"final_potentialAdder1\[7\]\" at potential_adder_1.v(134)" {  } { { "../rtl/potential_adder_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_1.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755548 "|accelerator_toplevel|potential_adder_1:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder1\[8\] potential_adder_1.v(134) " "Inferred latch for \"final_potentialAdder1\[8\]\" at potential_adder_1.v(134)" {  } { { "../rtl/potential_adder_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_1.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755549 "|accelerator_toplevel|potential_adder_1:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder1\[9\] potential_adder_1.v(134) " "Inferred latch for \"final_potentialAdder1\[9\]\" at potential_adder_1.v(134)" {  } { { "../rtl/potential_adder_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_1.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755549 "|accelerator_toplevel|potential_adder_1:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder1\[10\] potential_adder_1.v(134) " "Inferred latch for \"final_potentialAdder1\[10\]\" at potential_adder_1.v(134)" {  } { { "../rtl/potential_adder_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_1.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755549 "|accelerator_toplevel|potential_adder_1:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder1\[11\] potential_adder_1.v(134) " "Inferred latch for \"final_potentialAdder1\[11\]\" at potential_adder_1.v(134)" {  } { { "../rtl/potential_adder_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_1.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755549 "|accelerator_toplevel|potential_adder_1:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder1\[12\] potential_adder_1.v(134) " "Inferred latch for \"final_potentialAdder1\[12\]\" at potential_adder_1.v(134)" {  } { { "../rtl/potential_adder_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_1.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755549 "|accelerator_toplevel|potential_adder_1:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder1\[13\] potential_adder_1.v(134) " "Inferred latch for \"final_potentialAdder1\[13\]\" at potential_adder_1.v(134)" {  } { { "../rtl/potential_adder_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_1.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755549 "|accelerator_toplevel|potential_adder_1:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder1\[14\] potential_adder_1.v(134) " "Inferred latch for \"final_potentialAdder1\[14\]\" at potential_adder_1.v(134)" {  } { { "../rtl/potential_adder_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_1.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755549 "|accelerator_toplevel|potential_adder_1:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder1\[15\] potential_adder_1.v(134) " "Inferred latch for \"final_potentialAdder1\[15\]\" at potential_adder_1.v(134)" {  } { { "../rtl/potential_adder_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_1.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755549 "|accelerator_toplevel|potential_adder_1:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder1\[16\] potential_adder_1.v(134) " "Inferred latch for \"final_potentialAdder1\[16\]\" at potential_adder_1.v(134)" {  } { { "../rtl/potential_adder_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_1.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755549 "|accelerator_toplevel|potential_adder_1:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder1\[17\] potential_adder_1.v(134) " "Inferred latch for \"final_potentialAdder1\[17\]\" at potential_adder_1.v(134)" {  } { { "../rtl/potential_adder_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_1.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755550 "|accelerator_toplevel|potential_adder_1:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder1\[18\] potential_adder_1.v(134) " "Inferred latch for \"final_potentialAdder1\[18\]\" at potential_adder_1.v(134)" {  } { { "../rtl/potential_adder_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_1.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755550 "|accelerator_toplevel|potential_adder_1:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder1\[19\] potential_adder_1.v(134) " "Inferred latch for \"final_potentialAdder1\[19\]\" at potential_adder_1.v(134)" {  } { { "../rtl/potential_adder_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_1.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755550 "|accelerator_toplevel|potential_adder_1:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder1\[20\] potential_adder_1.v(134) " "Inferred latch for \"final_potentialAdder1\[20\]\" at potential_adder_1.v(134)" {  } { { "../rtl/potential_adder_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_1.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755550 "|accelerator_toplevel|potential_adder_1:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder1\[21\] potential_adder_1.v(134) " "Inferred latch for \"final_potentialAdder1\[21\]\" at potential_adder_1.v(134)" {  } { { "../rtl/potential_adder_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_1.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755550 "|accelerator_toplevel|potential_adder_1:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder1\[22\] potential_adder_1.v(134) " "Inferred latch for \"final_potentialAdder1\[22\]\" at potential_adder_1.v(134)" {  } { { "../rtl/potential_adder_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_1.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755550 "|accelerator_toplevel|potential_adder_1:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder1\[23\] potential_adder_1.v(134) " "Inferred latch for \"final_potentialAdder1\[23\]\" at potential_adder_1.v(134)" {  } { { "../rtl/potential_adder_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_1.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755550 "|accelerator_toplevel|potential_adder_1:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder1\[24\] potential_adder_1.v(134) " "Inferred latch for \"final_potentialAdder1\[24\]\" at potential_adder_1.v(134)" {  } { { "../rtl/potential_adder_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_1.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755551 "|accelerator_toplevel|potential_adder_1:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder1\[25\] potential_adder_1.v(134) " "Inferred latch for \"final_potentialAdder1\[25\]\" at potential_adder_1.v(134)" {  } { { "../rtl/potential_adder_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_1.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755551 "|accelerator_toplevel|potential_adder_1:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder1\[26\] potential_adder_1.v(134) " "Inferred latch for \"final_potentialAdder1\[26\]\" at potential_adder_1.v(134)" {  } { { "../rtl/potential_adder_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_1.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755551 "|accelerator_toplevel|potential_adder_1:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder1\[27\] potential_adder_1.v(134) " "Inferred latch for \"final_potentialAdder1\[27\]\" at potential_adder_1.v(134)" {  } { { "../rtl/potential_adder_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_1.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755551 "|accelerator_toplevel|potential_adder_1:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder1\[28\] potential_adder_1.v(134) " "Inferred latch for \"final_potentialAdder1\[28\]\" at potential_adder_1.v(134)" {  } { { "../rtl/potential_adder_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_1.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755551 "|accelerator_toplevel|potential_adder_1:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder1\[29\] potential_adder_1.v(134) " "Inferred latch for \"final_potentialAdder1\[29\]\" at potential_adder_1.v(134)" {  } { { "../rtl/potential_adder_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_1.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755551 "|accelerator_toplevel|potential_adder_1:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder1\[30\] potential_adder_1.v(134) " "Inferred latch for \"final_potentialAdder1\[30\]\" at potential_adder_1.v(134)" {  } { { "../rtl/potential_adder_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_1.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755551 "|accelerator_toplevel|potential_adder_1:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder1\[31\] potential_adder_1.v(134) " "Inferred latch for \"final_potentialAdder1\[31\]\" at potential_adder_1.v(134)" {  } { { "../rtl/potential_adder_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_1.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755553 "|accelerator_toplevel|potential_adder_1:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[0\] potential_adder_1.v(134) " "Inferred latch for \"d\[0\]\" at potential_adder_1.v(134)" {  } { { "../rtl/potential_adder_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_1.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755553 "|accelerator_toplevel|potential_adder_1:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[1\] potential_adder_1.v(134) " "Inferred latch for \"d\[1\]\" at potential_adder_1.v(134)" {  } { { "../rtl/potential_adder_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_1.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755553 "|accelerator_toplevel|potential_adder_1:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[2\] potential_adder_1.v(134) " "Inferred latch for \"d\[2\]\" at potential_adder_1.v(134)" {  } { { "../rtl/potential_adder_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_1.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755553 "|accelerator_toplevel|potential_adder_1:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[3\] potential_adder_1.v(134) " "Inferred latch for \"d\[3\]\" at potential_adder_1.v(134)" {  } { { "../rtl/potential_adder_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_1.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755553 "|accelerator_toplevel|potential_adder_1:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[4\] potential_adder_1.v(134) " "Inferred latch for \"d\[4\]\" at potential_adder_1.v(134)" {  } { { "../rtl/potential_adder_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_1.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755553 "|accelerator_toplevel|potential_adder_1:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[5\] potential_adder_1.v(134) " "Inferred latch for \"d\[5\]\" at potential_adder_1.v(134)" {  } { { "../rtl/potential_adder_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_1.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755553 "|accelerator_toplevel|potential_adder_1:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[6\] potential_adder_1.v(134) " "Inferred latch for \"d\[6\]\" at potential_adder_1.v(134)" {  } { { "../rtl/potential_adder_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_1.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755553 "|accelerator_toplevel|potential_adder_1:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[7\] potential_adder_1.v(134) " "Inferred latch for \"d\[7\]\" at potential_adder_1.v(134)" {  } { { "../rtl/potential_adder_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_1.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755553 "|accelerator_toplevel|potential_adder_1:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[8\] potential_adder_1.v(134) " "Inferred latch for \"d\[8\]\" at potential_adder_1.v(134)" {  } { { "../rtl/potential_adder_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_1.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755554 "|accelerator_toplevel|potential_adder_1:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[9\] potential_adder_1.v(134) " "Inferred latch for \"d\[9\]\" at potential_adder_1.v(134)" {  } { { "../rtl/potential_adder_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_1.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755554 "|accelerator_toplevel|potential_adder_1:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[10\] potential_adder_1.v(134) " "Inferred latch for \"d\[10\]\" at potential_adder_1.v(134)" {  } { { "../rtl/potential_adder_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_1.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755554 "|accelerator_toplevel|potential_adder_1:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[11\] potential_adder_1.v(134) " "Inferred latch for \"d\[11\]\" at potential_adder_1.v(134)" {  } { { "../rtl/potential_adder_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_1.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755554 "|accelerator_toplevel|potential_adder_1:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[12\] potential_adder_1.v(134) " "Inferred latch for \"d\[12\]\" at potential_adder_1.v(134)" {  } { { "../rtl/potential_adder_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_1.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755554 "|accelerator_toplevel|potential_adder_1:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[13\] potential_adder_1.v(134) " "Inferred latch for \"d\[13\]\" at potential_adder_1.v(134)" {  } { { "../rtl/potential_adder_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_1.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755554 "|accelerator_toplevel|potential_adder_1:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[14\] potential_adder_1.v(134) " "Inferred latch for \"d\[14\]\" at potential_adder_1.v(134)" {  } { { "../rtl/potential_adder_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_1.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755556 "|accelerator_toplevel|potential_adder_1:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[15\] potential_adder_1.v(134) " "Inferred latch for \"d\[15\]\" at potential_adder_1.v(134)" {  } { { "../rtl/potential_adder_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_1.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755556 "|accelerator_toplevel|potential_adder_1:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[16\] potential_adder_1.v(134) " "Inferred latch for \"d\[16\]\" at potential_adder_1.v(134)" {  } { { "../rtl/potential_adder_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_1.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755556 "|accelerator_toplevel|potential_adder_1:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[17\] potential_adder_1.v(134) " "Inferred latch for \"d\[17\]\" at potential_adder_1.v(134)" {  } { { "../rtl/potential_adder_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_1.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755556 "|accelerator_toplevel|potential_adder_1:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[18\] potential_adder_1.v(134) " "Inferred latch for \"d\[18\]\" at potential_adder_1.v(134)" {  } { { "../rtl/potential_adder_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_1.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755556 "|accelerator_toplevel|potential_adder_1:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[19\] potential_adder_1.v(134) " "Inferred latch for \"d\[19\]\" at potential_adder_1.v(134)" {  } { { "../rtl/potential_adder_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_1.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755556 "|accelerator_toplevel|potential_adder_1:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[20\] potential_adder_1.v(134) " "Inferred latch for \"d\[20\]\" at potential_adder_1.v(134)" {  } { { "../rtl/potential_adder_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_1.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755557 "|accelerator_toplevel|potential_adder_1:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[21\] potential_adder_1.v(134) " "Inferred latch for \"d\[21\]\" at potential_adder_1.v(134)" {  } { { "../rtl/potential_adder_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_1.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755557 "|accelerator_toplevel|potential_adder_1:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[22\] potential_adder_1.v(134) " "Inferred latch for \"d\[22\]\" at potential_adder_1.v(134)" {  } { { "../rtl/potential_adder_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_1.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755557 "|accelerator_toplevel|potential_adder_1:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[23\] potential_adder_1.v(134) " "Inferred latch for \"d\[23\]\" at potential_adder_1.v(134)" {  } { { "../rtl/potential_adder_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_1.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755557 "|accelerator_toplevel|potential_adder_1:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[24\] potential_adder_1.v(134) " "Inferred latch for \"d\[24\]\" at potential_adder_1.v(134)" {  } { { "../rtl/potential_adder_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_1.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755557 "|accelerator_toplevel|potential_adder_1:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[25\] potential_adder_1.v(134) " "Inferred latch for \"d\[25\]\" at potential_adder_1.v(134)" {  } { { "../rtl/potential_adder_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_1.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755557 "|accelerator_toplevel|potential_adder_1:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[26\] potential_adder_1.v(134) " "Inferred latch for \"d\[26\]\" at potential_adder_1.v(134)" {  } { { "../rtl/potential_adder_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_1.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755558 "|accelerator_toplevel|potential_adder_1:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[27\] potential_adder_1.v(134) " "Inferred latch for \"d\[27\]\" at potential_adder_1.v(134)" {  } { { "../rtl/potential_adder_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_1.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755558 "|accelerator_toplevel|potential_adder_1:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[28\] potential_adder_1.v(134) " "Inferred latch for \"d\[28\]\" at potential_adder_1.v(134)" {  } { { "../rtl/potential_adder_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_1.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755558 "|accelerator_toplevel|potential_adder_1:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[29\] potential_adder_1.v(134) " "Inferred latch for \"d\[29\]\" at potential_adder_1.v(134)" {  } { { "../rtl/potential_adder_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_1.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755558 "|accelerator_toplevel|potential_adder_1:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[30\] potential_adder_1.v(134) " "Inferred latch for \"d\[30\]\" at potential_adder_1.v(134)" {  } { { "../rtl/potential_adder_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_1.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755558 "|accelerator_toplevel|potential_adder_1:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[31\] potential_adder_1.v(134) " "Inferred latch for \"d\[31\]\" at potential_adder_1.v(134)" {  } { { "../rtl/potential_adder_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_1.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755558 "|accelerator_toplevel|potential_adder_1:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[0\] potential_adder_1.v(134) " "Inferred latch for \"c\[0\]\" at potential_adder_1.v(134)" {  } { { "../rtl/potential_adder_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_1.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755559 "|accelerator_toplevel|potential_adder_1:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[1\] potential_adder_1.v(134) " "Inferred latch for \"c\[1\]\" at potential_adder_1.v(134)" {  } { { "../rtl/potential_adder_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_1.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755559 "|accelerator_toplevel|potential_adder_1:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[2\] potential_adder_1.v(134) " "Inferred latch for \"c\[2\]\" at potential_adder_1.v(134)" {  } { { "../rtl/potential_adder_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_1.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755559 "|accelerator_toplevel|potential_adder_1:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[3\] potential_adder_1.v(134) " "Inferred latch for \"c\[3\]\" at potential_adder_1.v(134)" {  } { { "../rtl/potential_adder_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_1.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755559 "|accelerator_toplevel|potential_adder_1:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[4\] potential_adder_1.v(134) " "Inferred latch for \"c\[4\]\" at potential_adder_1.v(134)" {  } { { "../rtl/potential_adder_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_1.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755559 "|accelerator_toplevel|potential_adder_1:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[5\] potential_adder_1.v(134) " "Inferred latch for \"c\[5\]\" at potential_adder_1.v(134)" {  } { { "../rtl/potential_adder_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_1.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755559 "|accelerator_toplevel|potential_adder_1:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[6\] potential_adder_1.v(134) " "Inferred latch for \"c\[6\]\" at potential_adder_1.v(134)" {  } { { "../rtl/potential_adder_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_1.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755559 "|accelerator_toplevel|potential_adder_1:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[7\] potential_adder_1.v(134) " "Inferred latch for \"c\[7\]\" at potential_adder_1.v(134)" {  } { { "../rtl/potential_adder_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_1.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755559 "|accelerator_toplevel|potential_adder_1:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[8\] potential_adder_1.v(134) " "Inferred latch for \"c\[8\]\" at potential_adder_1.v(134)" {  } { { "../rtl/potential_adder_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_1.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755559 "|accelerator_toplevel|potential_adder_1:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[9\] potential_adder_1.v(134) " "Inferred latch for \"c\[9\]\" at potential_adder_1.v(134)" {  } { { "../rtl/potential_adder_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_1.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755559 "|accelerator_toplevel|potential_adder_1:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[10\] potential_adder_1.v(134) " "Inferred latch for \"c\[10\]\" at potential_adder_1.v(134)" {  } { { "../rtl/potential_adder_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_1.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755560 "|accelerator_toplevel|potential_adder_1:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[11\] potential_adder_1.v(134) " "Inferred latch for \"c\[11\]\" at potential_adder_1.v(134)" {  } { { "../rtl/potential_adder_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_1.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755560 "|accelerator_toplevel|potential_adder_1:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[12\] potential_adder_1.v(134) " "Inferred latch for \"c\[12\]\" at potential_adder_1.v(134)" {  } { { "../rtl/potential_adder_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_1.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755560 "|accelerator_toplevel|potential_adder_1:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[13\] potential_adder_1.v(134) " "Inferred latch for \"c\[13\]\" at potential_adder_1.v(134)" {  } { { "../rtl/potential_adder_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_1.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755560 "|accelerator_toplevel|potential_adder_1:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[14\] potential_adder_1.v(134) " "Inferred latch for \"c\[14\]\" at potential_adder_1.v(134)" {  } { { "../rtl/potential_adder_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_1.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755560 "|accelerator_toplevel|potential_adder_1:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[15\] potential_adder_1.v(134) " "Inferred latch for \"c\[15\]\" at potential_adder_1.v(134)" {  } { { "../rtl/potential_adder_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_1.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755560 "|accelerator_toplevel|potential_adder_1:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[16\] potential_adder_1.v(134) " "Inferred latch for \"c\[16\]\" at potential_adder_1.v(134)" {  } { { "../rtl/potential_adder_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_1.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755560 "|accelerator_toplevel|potential_adder_1:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[17\] potential_adder_1.v(134) " "Inferred latch for \"c\[17\]\" at potential_adder_1.v(134)" {  } { { "../rtl/potential_adder_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_1.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755562 "|accelerator_toplevel|potential_adder_1:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[18\] potential_adder_1.v(134) " "Inferred latch for \"c\[18\]\" at potential_adder_1.v(134)" {  } { { "../rtl/potential_adder_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_1.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755562 "|accelerator_toplevel|potential_adder_1:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[19\] potential_adder_1.v(134) " "Inferred latch for \"c\[19\]\" at potential_adder_1.v(134)" {  } { { "../rtl/potential_adder_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_1.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755562 "|accelerator_toplevel|potential_adder_1:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[20\] potential_adder_1.v(134) " "Inferred latch for \"c\[20\]\" at potential_adder_1.v(134)" {  } { { "../rtl/potential_adder_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_1.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755562 "|accelerator_toplevel|potential_adder_1:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[21\] potential_adder_1.v(134) " "Inferred latch for \"c\[21\]\" at potential_adder_1.v(134)" {  } { { "../rtl/potential_adder_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_1.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755562 "|accelerator_toplevel|potential_adder_1:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[22\] potential_adder_1.v(134) " "Inferred latch for \"c\[22\]\" at potential_adder_1.v(134)" {  } { { "../rtl/potential_adder_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_1.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755563 "|accelerator_toplevel|potential_adder_1:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[23\] potential_adder_1.v(134) " "Inferred latch for \"c\[23\]\" at potential_adder_1.v(134)" {  } { { "../rtl/potential_adder_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_1.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755563 "|accelerator_toplevel|potential_adder_1:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[24\] potential_adder_1.v(134) " "Inferred latch for \"c\[24\]\" at potential_adder_1.v(134)" {  } { { "../rtl/potential_adder_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_1.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755563 "|accelerator_toplevel|potential_adder_1:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[25\] potential_adder_1.v(134) " "Inferred latch for \"c\[25\]\" at potential_adder_1.v(134)" {  } { { "../rtl/potential_adder_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_1.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755563 "|accelerator_toplevel|potential_adder_1:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[26\] potential_adder_1.v(134) " "Inferred latch for \"c\[26\]\" at potential_adder_1.v(134)" {  } { { "../rtl/potential_adder_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_1.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755563 "|accelerator_toplevel|potential_adder_1:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[27\] potential_adder_1.v(134) " "Inferred latch for \"c\[27\]\" at potential_adder_1.v(134)" {  } { { "../rtl/potential_adder_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_1.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755563 "|accelerator_toplevel|potential_adder_1:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[28\] potential_adder_1.v(134) " "Inferred latch for \"c\[28\]\" at potential_adder_1.v(134)" {  } { { "../rtl/potential_adder_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_1.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755564 "|accelerator_toplevel|potential_adder_1:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[29\] potential_adder_1.v(134) " "Inferred latch for \"c\[29\]\" at potential_adder_1.v(134)" {  } { { "../rtl/potential_adder_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_1.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755564 "|accelerator_toplevel|potential_adder_1:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[30\] potential_adder_1.v(134) " "Inferred latch for \"c\[30\]\" at potential_adder_1.v(134)" {  } { { "../rtl/potential_adder_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_1.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755564 "|accelerator_toplevel|potential_adder_1:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[31\] potential_adder_1.v(134) " "Inferred latch for \"c\[31\]\" at potential_adder_1.v(134)" {  } { { "../rtl/potential_adder_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_1.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755564 "|accelerator_toplevel|potential_adder_1:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[0\] potential_adder_1.v(134) " "Inferred latch for \"b\[0\]\" at potential_adder_1.v(134)" {  } { { "../rtl/potential_adder_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_1.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755564 "|accelerator_toplevel|potential_adder_1:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[1\] potential_adder_1.v(134) " "Inferred latch for \"b\[1\]\" at potential_adder_1.v(134)" {  } { { "../rtl/potential_adder_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_1.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755564 "|accelerator_toplevel|potential_adder_1:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[2\] potential_adder_1.v(134) " "Inferred latch for \"b\[2\]\" at potential_adder_1.v(134)" {  } { { "../rtl/potential_adder_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_1.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755564 "|accelerator_toplevel|potential_adder_1:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[3\] potential_adder_1.v(134) " "Inferred latch for \"b\[3\]\" at potential_adder_1.v(134)" {  } { { "../rtl/potential_adder_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_1.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755564 "|accelerator_toplevel|potential_adder_1:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[4\] potential_adder_1.v(134) " "Inferred latch for \"b\[4\]\" at potential_adder_1.v(134)" {  } { { "../rtl/potential_adder_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_1.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755564 "|accelerator_toplevel|potential_adder_1:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[5\] potential_adder_1.v(134) " "Inferred latch for \"b\[5\]\" at potential_adder_1.v(134)" {  } { { "../rtl/potential_adder_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_1.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755565 "|accelerator_toplevel|potential_adder_1:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[6\] potential_adder_1.v(134) " "Inferred latch for \"b\[6\]\" at potential_adder_1.v(134)" {  } { { "../rtl/potential_adder_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_1.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755565 "|accelerator_toplevel|potential_adder_1:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[7\] potential_adder_1.v(134) " "Inferred latch for \"b\[7\]\" at potential_adder_1.v(134)" {  } { { "../rtl/potential_adder_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_1.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755565 "|accelerator_toplevel|potential_adder_1:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[8\] potential_adder_1.v(134) " "Inferred latch for \"b\[8\]\" at potential_adder_1.v(134)" {  } { { "../rtl/potential_adder_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_1.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755566 "|accelerator_toplevel|potential_adder_1:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[9\] potential_adder_1.v(134) " "Inferred latch for \"b\[9\]\" at potential_adder_1.v(134)" {  } { { "../rtl/potential_adder_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_1.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755566 "|accelerator_toplevel|potential_adder_1:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[10\] potential_adder_1.v(134) " "Inferred latch for \"b\[10\]\" at potential_adder_1.v(134)" {  } { { "../rtl/potential_adder_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_1.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755566 "|accelerator_toplevel|potential_adder_1:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[11\] potential_adder_1.v(134) " "Inferred latch for \"b\[11\]\" at potential_adder_1.v(134)" {  } { { "../rtl/potential_adder_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_1.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755566 "|accelerator_toplevel|potential_adder_1:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[12\] potential_adder_1.v(134) " "Inferred latch for \"b\[12\]\" at potential_adder_1.v(134)" {  } { { "../rtl/potential_adder_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_1.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755566 "|accelerator_toplevel|potential_adder_1:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[13\] potential_adder_1.v(134) " "Inferred latch for \"b\[13\]\" at potential_adder_1.v(134)" {  } { { "../rtl/potential_adder_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_1.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755567 "|accelerator_toplevel|potential_adder_1:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[14\] potential_adder_1.v(134) " "Inferred latch for \"b\[14\]\" at potential_adder_1.v(134)" {  } { { "../rtl/potential_adder_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_1.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755567 "|accelerator_toplevel|potential_adder_1:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[15\] potential_adder_1.v(134) " "Inferred latch for \"b\[15\]\" at potential_adder_1.v(134)" {  } { { "../rtl/potential_adder_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_1.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755567 "|accelerator_toplevel|potential_adder_1:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[16\] potential_adder_1.v(134) " "Inferred latch for \"b\[16\]\" at potential_adder_1.v(134)" {  } { { "../rtl/potential_adder_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_1.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755567 "|accelerator_toplevel|potential_adder_1:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[17\] potential_adder_1.v(134) " "Inferred latch for \"b\[17\]\" at potential_adder_1.v(134)" {  } { { "../rtl/potential_adder_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_1.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755567 "|accelerator_toplevel|potential_adder_1:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[18\] potential_adder_1.v(134) " "Inferred latch for \"b\[18\]\" at potential_adder_1.v(134)" {  } { { "../rtl/potential_adder_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_1.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755567 "|accelerator_toplevel|potential_adder_1:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[19\] potential_adder_1.v(134) " "Inferred latch for \"b\[19\]\" at potential_adder_1.v(134)" {  } { { "../rtl/potential_adder_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_1.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755567 "|accelerator_toplevel|potential_adder_1:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[20\] potential_adder_1.v(134) " "Inferred latch for \"b\[20\]\" at potential_adder_1.v(134)" {  } { { "../rtl/potential_adder_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_1.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755567 "|accelerator_toplevel|potential_adder_1:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[21\] potential_adder_1.v(134) " "Inferred latch for \"b\[21\]\" at potential_adder_1.v(134)" {  } { { "../rtl/potential_adder_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_1.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755567 "|accelerator_toplevel|potential_adder_1:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[22\] potential_adder_1.v(134) " "Inferred latch for \"b\[22\]\" at potential_adder_1.v(134)" {  } { { "../rtl/potential_adder_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_1.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755567 "|accelerator_toplevel|potential_adder_1:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[23\] potential_adder_1.v(134) " "Inferred latch for \"b\[23\]\" at potential_adder_1.v(134)" {  } { { "../rtl/potential_adder_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_1.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755567 "|accelerator_toplevel|potential_adder_1:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[24\] potential_adder_1.v(134) " "Inferred latch for \"b\[24\]\" at potential_adder_1.v(134)" {  } { { "../rtl/potential_adder_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_1.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755568 "|accelerator_toplevel|potential_adder_1:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[25\] potential_adder_1.v(134) " "Inferred latch for \"b\[25\]\" at potential_adder_1.v(134)" {  } { { "../rtl/potential_adder_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_1.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755568 "|accelerator_toplevel|potential_adder_1:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[26\] potential_adder_1.v(134) " "Inferred latch for \"b\[26\]\" at potential_adder_1.v(134)" {  } { { "../rtl/potential_adder_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_1.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755568 "|accelerator_toplevel|potential_adder_1:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[27\] potential_adder_1.v(134) " "Inferred latch for \"b\[27\]\" at potential_adder_1.v(134)" {  } { { "../rtl/potential_adder_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_1.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755568 "|accelerator_toplevel|potential_adder_1:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[28\] potential_adder_1.v(134) " "Inferred latch for \"b\[28\]\" at potential_adder_1.v(134)" {  } { { "../rtl/potential_adder_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_1.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755568 "|accelerator_toplevel|potential_adder_1:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[29\] potential_adder_1.v(134) " "Inferred latch for \"b\[29\]\" at potential_adder_1.v(134)" {  } { { "../rtl/potential_adder_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_1.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755569 "|accelerator_toplevel|potential_adder_1:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[30\] potential_adder_1.v(134) " "Inferred latch for \"b\[30\]\" at potential_adder_1.v(134)" {  } { { "../rtl/potential_adder_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_1.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755569 "|accelerator_toplevel|potential_adder_1:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[31\] potential_adder_1.v(134) " "Inferred latch for \"b\[31\]\" at potential_adder_1.v(134)" {  } { { "../rtl/potential_adder_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_1.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755569 "|accelerator_toplevel|potential_adder_1:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[0\] potential_adder_1.v(134) " "Inferred latch for \"a\[0\]\" at potential_adder_1.v(134)" {  } { { "../rtl/potential_adder_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_1.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755569 "|accelerator_toplevel|potential_adder_1:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[1\] potential_adder_1.v(134) " "Inferred latch for \"a\[1\]\" at potential_adder_1.v(134)" {  } { { "../rtl/potential_adder_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_1.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755569 "|accelerator_toplevel|potential_adder_1:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[2\] potential_adder_1.v(134) " "Inferred latch for \"a\[2\]\" at potential_adder_1.v(134)" {  } { { "../rtl/potential_adder_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_1.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755569 "|accelerator_toplevel|potential_adder_1:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[3\] potential_adder_1.v(134) " "Inferred latch for \"a\[3\]\" at potential_adder_1.v(134)" {  } { { "../rtl/potential_adder_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_1.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755571 "|accelerator_toplevel|potential_adder_1:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[4\] potential_adder_1.v(134) " "Inferred latch for \"a\[4\]\" at potential_adder_1.v(134)" {  } { { "../rtl/potential_adder_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_1.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755571 "|accelerator_toplevel|potential_adder_1:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[5\] potential_adder_1.v(134) " "Inferred latch for \"a\[5\]\" at potential_adder_1.v(134)" {  } { { "../rtl/potential_adder_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_1.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755571 "|accelerator_toplevel|potential_adder_1:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[6\] potential_adder_1.v(134) " "Inferred latch for \"a\[6\]\" at potential_adder_1.v(134)" {  } { { "../rtl/potential_adder_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_1.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755571 "|accelerator_toplevel|potential_adder_1:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[7\] potential_adder_1.v(134) " "Inferred latch for \"a\[7\]\" at potential_adder_1.v(134)" {  } { { "../rtl/potential_adder_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_1.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755571 "|accelerator_toplevel|potential_adder_1:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[8\] potential_adder_1.v(134) " "Inferred latch for \"a\[8\]\" at potential_adder_1.v(134)" {  } { { "../rtl/potential_adder_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_1.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755571 "|accelerator_toplevel|potential_adder_1:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[9\] potential_adder_1.v(134) " "Inferred latch for \"a\[9\]\" at potential_adder_1.v(134)" {  } { { "../rtl/potential_adder_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_1.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755572 "|accelerator_toplevel|potential_adder_1:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[10\] potential_adder_1.v(134) " "Inferred latch for \"a\[10\]\" at potential_adder_1.v(134)" {  } { { "../rtl/potential_adder_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_1.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755572 "|accelerator_toplevel|potential_adder_1:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[11\] potential_adder_1.v(134) " "Inferred latch for \"a\[11\]\" at potential_adder_1.v(134)" {  } { { "../rtl/potential_adder_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_1.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755572 "|accelerator_toplevel|potential_adder_1:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[12\] potential_adder_1.v(134) " "Inferred latch for \"a\[12\]\" at potential_adder_1.v(134)" {  } { { "../rtl/potential_adder_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_1.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755572 "|accelerator_toplevel|potential_adder_1:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[13\] potential_adder_1.v(134) " "Inferred latch for \"a\[13\]\" at potential_adder_1.v(134)" {  } { { "../rtl/potential_adder_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_1.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755572 "|accelerator_toplevel|potential_adder_1:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[14\] potential_adder_1.v(134) " "Inferred latch for \"a\[14\]\" at potential_adder_1.v(134)" {  } { { "../rtl/potential_adder_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_1.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755573 "|accelerator_toplevel|potential_adder_1:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[15\] potential_adder_1.v(134) " "Inferred latch for \"a\[15\]\" at potential_adder_1.v(134)" {  } { { "../rtl/potential_adder_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_1.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755573 "|accelerator_toplevel|potential_adder_1:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[16\] potential_adder_1.v(134) " "Inferred latch for \"a\[16\]\" at potential_adder_1.v(134)" {  } { { "../rtl/potential_adder_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_1.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755573 "|accelerator_toplevel|potential_adder_1:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[17\] potential_adder_1.v(134) " "Inferred latch for \"a\[17\]\" at potential_adder_1.v(134)" {  } { { "../rtl/potential_adder_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_1.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755573 "|accelerator_toplevel|potential_adder_1:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[18\] potential_adder_1.v(134) " "Inferred latch for \"a\[18\]\" at potential_adder_1.v(134)" {  } { { "../rtl/potential_adder_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_1.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755573 "|accelerator_toplevel|potential_adder_1:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[19\] potential_adder_1.v(134) " "Inferred latch for \"a\[19\]\" at potential_adder_1.v(134)" {  } { { "../rtl/potential_adder_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_1.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755573 "|accelerator_toplevel|potential_adder_1:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[20\] potential_adder_1.v(134) " "Inferred latch for \"a\[20\]\" at potential_adder_1.v(134)" {  } { { "../rtl/potential_adder_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_1.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755573 "|accelerator_toplevel|potential_adder_1:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[21\] potential_adder_1.v(134) " "Inferred latch for \"a\[21\]\" at potential_adder_1.v(134)" {  } { { "../rtl/potential_adder_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_1.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755573 "|accelerator_toplevel|potential_adder_1:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[22\] potential_adder_1.v(134) " "Inferred latch for \"a\[22\]\" at potential_adder_1.v(134)" {  } { { "../rtl/potential_adder_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_1.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755573 "|accelerator_toplevel|potential_adder_1:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[23\] potential_adder_1.v(134) " "Inferred latch for \"a\[23\]\" at potential_adder_1.v(134)" {  } { { "../rtl/potential_adder_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_1.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755573 "|accelerator_toplevel|potential_adder_1:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[24\] potential_adder_1.v(134) " "Inferred latch for \"a\[24\]\" at potential_adder_1.v(134)" {  } { { "../rtl/potential_adder_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_1.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755573 "|accelerator_toplevel|potential_adder_1:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[25\] potential_adder_1.v(134) " "Inferred latch for \"a\[25\]\" at potential_adder_1.v(134)" {  } { { "../rtl/potential_adder_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_1.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755573 "|accelerator_toplevel|potential_adder_1:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[26\] potential_adder_1.v(134) " "Inferred latch for \"a\[26\]\" at potential_adder_1.v(134)" {  } { { "../rtl/potential_adder_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_1.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755575 "|accelerator_toplevel|potential_adder_1:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[27\] potential_adder_1.v(134) " "Inferred latch for \"a\[27\]\" at potential_adder_1.v(134)" {  } { { "../rtl/potential_adder_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_1.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755575 "|accelerator_toplevel|potential_adder_1:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[28\] potential_adder_1.v(134) " "Inferred latch for \"a\[28\]\" at potential_adder_1.v(134)" {  } { { "../rtl/potential_adder_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_1.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755575 "|accelerator_toplevel|potential_adder_1:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[29\] potential_adder_1.v(134) " "Inferred latch for \"a\[29\]\" at potential_adder_1.v(134)" {  } { { "../rtl/potential_adder_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_1.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755575 "|accelerator_toplevel|potential_adder_1:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[30\] potential_adder_1.v(134) " "Inferred latch for \"a\[30\]\" at potential_adder_1.v(134)" {  } { { "../rtl/potential_adder_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_1.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755575 "|accelerator_toplevel|potential_adder_1:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[31\] potential_adder_1.v(134) " "Inferred latch for \"a\[31\]\" at potential_adder_1.v(134)" {  } { { "../rtl/potential_adder_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_1.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755576 "|accelerator_toplevel|potential_adder_1:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "model.10 potential_adder_1.v(134) " "Inferred latch for \"model.10\" at potential_adder_1.v(134)" {  } { { "../rtl/potential_adder_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_1.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755576 "|accelerator_toplevel|potential_adder_1:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "model.01 potential_adder_1.v(134) " "Inferred latch for \"model.01\" at potential_adder_1.v(134)" {  } { { "../rtl/potential_adder_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_1.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755576 "|accelerator_toplevel|potential_adder_1:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "model.00 potential_adder_1.v(134) " "Inferred latch for \"model.00\" at potential_adder_1.v(134)" {  } { { "../rtl/potential_adder_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_1.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755576 "|accelerator_toplevel|potential_adder_1:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[0\] potential_adder_1.v(134) " "Inferred latch for \"v_threshold\[0\]\" at potential_adder_1.v(134)" {  } { { "../rtl/potential_adder_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_1.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755576 "|accelerator_toplevel|potential_adder_1:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[1\] potential_adder_1.v(134) " "Inferred latch for \"v_threshold\[1\]\" at potential_adder_1.v(134)" {  } { { "../rtl/potential_adder_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_1.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755576 "|accelerator_toplevel|potential_adder_1:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[2\] potential_adder_1.v(134) " "Inferred latch for \"v_threshold\[2\]\" at potential_adder_1.v(134)" {  } { { "../rtl/potential_adder_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_1.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755576 "|accelerator_toplevel|potential_adder_1:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[3\] potential_adder_1.v(134) " "Inferred latch for \"v_threshold\[3\]\" at potential_adder_1.v(134)" {  } { { "../rtl/potential_adder_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_1.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755576 "|accelerator_toplevel|potential_adder_1:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[4\] potential_adder_1.v(134) " "Inferred latch for \"v_threshold\[4\]\" at potential_adder_1.v(134)" {  } { { "../rtl/potential_adder_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_1.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755576 "|accelerator_toplevel|potential_adder_1:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[5\] potential_adder_1.v(134) " "Inferred latch for \"v_threshold\[5\]\" at potential_adder_1.v(134)" {  } { { "../rtl/potential_adder_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_1.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755576 "|accelerator_toplevel|potential_adder_1:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[6\] potential_adder_1.v(134) " "Inferred latch for \"v_threshold\[6\]\" at potential_adder_1.v(134)" {  } { { "../rtl/potential_adder_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_1.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755576 "|accelerator_toplevel|potential_adder_1:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[7\] potential_adder_1.v(134) " "Inferred latch for \"v_threshold\[7\]\" at potential_adder_1.v(134)" {  } { { "../rtl/potential_adder_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_1.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755577 "|accelerator_toplevel|potential_adder_1:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[8\] potential_adder_1.v(134) " "Inferred latch for \"v_threshold\[8\]\" at potential_adder_1.v(134)" {  } { { "../rtl/potential_adder_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_1.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755578 "|accelerator_toplevel|potential_adder_1:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[9\] potential_adder_1.v(134) " "Inferred latch for \"v_threshold\[9\]\" at potential_adder_1.v(134)" {  } { { "../rtl/potential_adder_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_1.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755578 "|accelerator_toplevel|potential_adder_1:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[10\] potential_adder_1.v(134) " "Inferred latch for \"v_threshold\[10\]\" at potential_adder_1.v(134)" {  } { { "../rtl/potential_adder_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_1.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755578 "|accelerator_toplevel|potential_adder_1:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[11\] potential_adder_1.v(134) " "Inferred latch for \"v_threshold\[11\]\" at potential_adder_1.v(134)" {  } { { "../rtl/potential_adder_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_1.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755578 "|accelerator_toplevel|potential_adder_1:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[12\] potential_adder_1.v(134) " "Inferred latch for \"v_threshold\[12\]\" at potential_adder_1.v(134)" {  } { { "../rtl/potential_adder_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_1.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755578 "|accelerator_toplevel|potential_adder_1:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[13\] potential_adder_1.v(134) " "Inferred latch for \"v_threshold\[13\]\" at potential_adder_1.v(134)" {  } { { "../rtl/potential_adder_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_1.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755579 "|accelerator_toplevel|potential_adder_1:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[14\] potential_adder_1.v(134) " "Inferred latch for \"v_threshold\[14\]\" at potential_adder_1.v(134)" {  } { { "../rtl/potential_adder_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_1.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755579 "|accelerator_toplevel|potential_adder_1:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[15\] potential_adder_1.v(134) " "Inferred latch for \"v_threshold\[15\]\" at potential_adder_1.v(134)" {  } { { "../rtl/potential_adder_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_1.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755579 "|accelerator_toplevel|potential_adder_1:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[16\] potential_adder_1.v(134) " "Inferred latch for \"v_threshold\[16\]\" at potential_adder_1.v(134)" {  } { { "../rtl/potential_adder_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_1.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755579 "|accelerator_toplevel|potential_adder_1:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[17\] potential_adder_1.v(134) " "Inferred latch for \"v_threshold\[17\]\" at potential_adder_1.v(134)" {  } { { "../rtl/potential_adder_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_1.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755579 "|accelerator_toplevel|potential_adder_1:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[18\] potential_adder_1.v(134) " "Inferred latch for \"v_threshold\[18\]\" at potential_adder_1.v(134)" {  } { { "../rtl/potential_adder_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_1.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755580 "|accelerator_toplevel|potential_adder_1:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[19\] potential_adder_1.v(134) " "Inferred latch for \"v_threshold\[19\]\" at potential_adder_1.v(134)" {  } { { "../rtl/potential_adder_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_1.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755580 "|accelerator_toplevel|potential_adder_1:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[20\] potential_adder_1.v(134) " "Inferred latch for \"v_threshold\[20\]\" at potential_adder_1.v(134)" {  } { { "../rtl/potential_adder_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_1.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755580 "|accelerator_toplevel|potential_adder_1:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[21\] potential_adder_1.v(134) " "Inferred latch for \"v_threshold\[21\]\" at potential_adder_1.v(134)" {  } { { "../rtl/potential_adder_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_1.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755580 "|accelerator_toplevel|potential_adder_1:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[22\] potential_adder_1.v(134) " "Inferred latch for \"v_threshold\[22\]\" at potential_adder_1.v(134)" {  } { { "../rtl/potential_adder_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_1.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755580 "|accelerator_toplevel|potential_adder_1:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[23\] potential_adder_1.v(134) " "Inferred latch for \"v_threshold\[23\]\" at potential_adder_1.v(134)" {  } { { "../rtl/potential_adder_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_1.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755580 "|accelerator_toplevel|potential_adder_1:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[24\] potential_adder_1.v(134) " "Inferred latch for \"v_threshold\[24\]\" at potential_adder_1.v(134)" {  } { { "../rtl/potential_adder_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_1.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755581 "|accelerator_toplevel|potential_adder_1:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[25\] potential_adder_1.v(134) " "Inferred latch for \"v_threshold\[25\]\" at potential_adder_1.v(134)" {  } { { "../rtl/potential_adder_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_1.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755581 "|accelerator_toplevel|potential_adder_1:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[26\] potential_adder_1.v(134) " "Inferred latch for \"v_threshold\[26\]\" at potential_adder_1.v(134)" {  } { { "../rtl/potential_adder_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_1.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755581 "|accelerator_toplevel|potential_adder_1:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[27\] potential_adder_1.v(134) " "Inferred latch for \"v_threshold\[27\]\" at potential_adder_1.v(134)" {  } { { "../rtl/potential_adder_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_1.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755581 "|accelerator_toplevel|potential_adder_1:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[28\] potential_adder_1.v(134) " "Inferred latch for \"v_threshold\[28\]\" at potential_adder_1.v(134)" {  } { { "../rtl/potential_adder_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_1.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755581 "|accelerator_toplevel|potential_adder_1:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[29\] potential_adder_1.v(134) " "Inferred latch for \"v_threshold\[29\]\" at potential_adder_1.v(134)" {  } { { "../rtl/potential_adder_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_1.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755582 "|accelerator_toplevel|potential_adder_1:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[30\] potential_adder_1.v(134) " "Inferred latch for \"v_threshold\[30\]\" at potential_adder_1.v(134)" {  } { { "../rtl/potential_adder_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_1.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755582 "|accelerator_toplevel|potential_adder_1:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[31\] potential_adder_1.v(134) " "Inferred latch for \"v_threshold\[31\]\" at potential_adder_1.v(134)" {  } { { "../rtl/potential_adder_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_1.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755582 "|accelerator_toplevel|potential_adder_1:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[0\] potential_adder_1.v(134) " "Inferred latch for \"u\[0\]\" at potential_adder_1.v(134)" {  } { { "../rtl/potential_adder_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_1.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755582 "|accelerator_toplevel|potential_adder_1:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[1\] potential_adder_1.v(134) " "Inferred latch for \"u\[1\]\" at potential_adder_1.v(134)" {  } { { "../rtl/potential_adder_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_1.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755582 "|accelerator_toplevel|potential_adder_1:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[2\] potential_adder_1.v(134) " "Inferred latch for \"u\[2\]\" at potential_adder_1.v(134)" {  } { { "../rtl/potential_adder_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_1.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755583 "|accelerator_toplevel|potential_adder_1:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[3\] potential_adder_1.v(134) " "Inferred latch for \"u\[3\]\" at potential_adder_1.v(134)" {  } { { "../rtl/potential_adder_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_1.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755583 "|accelerator_toplevel|potential_adder_1:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[4\] potential_adder_1.v(134) " "Inferred latch for \"u\[4\]\" at potential_adder_1.v(134)" {  } { { "../rtl/potential_adder_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_1.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755583 "|accelerator_toplevel|potential_adder_1:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[5\] potential_adder_1.v(134) " "Inferred latch for \"u\[5\]\" at potential_adder_1.v(134)" {  } { { "../rtl/potential_adder_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_1.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755583 "|accelerator_toplevel|potential_adder_1:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[6\] potential_adder_1.v(134) " "Inferred latch for \"u\[6\]\" at potential_adder_1.v(134)" {  } { { "../rtl/potential_adder_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_1.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755583 "|accelerator_toplevel|potential_adder_1:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[7\] potential_adder_1.v(134) " "Inferred latch for \"u\[7\]\" at potential_adder_1.v(134)" {  } { { "../rtl/potential_adder_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_1.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755583 "|accelerator_toplevel|potential_adder_1:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[8\] potential_adder_1.v(134) " "Inferred latch for \"u\[8\]\" at potential_adder_1.v(134)" {  } { { "../rtl/potential_adder_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_1.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755583 "|accelerator_toplevel|potential_adder_1:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[9\] potential_adder_1.v(134) " "Inferred latch for \"u\[9\]\" at potential_adder_1.v(134)" {  } { { "../rtl/potential_adder_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_1.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755583 "|accelerator_toplevel|potential_adder_1:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[10\] potential_adder_1.v(134) " "Inferred latch for \"u\[10\]\" at potential_adder_1.v(134)" {  } { { "../rtl/potential_adder_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_1.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755583 "|accelerator_toplevel|potential_adder_1:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[11\] potential_adder_1.v(134) " "Inferred latch for \"u\[11\]\" at potential_adder_1.v(134)" {  } { { "../rtl/potential_adder_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_1.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755583 "|accelerator_toplevel|potential_adder_1:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[12\] potential_adder_1.v(134) " "Inferred latch for \"u\[12\]\" at potential_adder_1.v(134)" {  } { { "../rtl/potential_adder_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_1.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755584 "|accelerator_toplevel|potential_adder_1:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[13\] potential_adder_1.v(134) " "Inferred latch for \"u\[13\]\" at potential_adder_1.v(134)" {  } { { "../rtl/potential_adder_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_1.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755584 "|accelerator_toplevel|potential_adder_1:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[14\] potential_adder_1.v(134) " "Inferred latch for \"u\[14\]\" at potential_adder_1.v(134)" {  } { { "../rtl/potential_adder_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_1.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755584 "|accelerator_toplevel|potential_adder_1:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[15\] potential_adder_1.v(134) " "Inferred latch for \"u\[15\]\" at potential_adder_1.v(134)" {  } { { "../rtl/potential_adder_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_1.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755584 "|accelerator_toplevel|potential_adder_1:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[16\] potential_adder_1.v(134) " "Inferred latch for \"u\[16\]\" at potential_adder_1.v(134)" {  } { { "../rtl/potential_adder_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_1.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755584 "|accelerator_toplevel|potential_adder_1:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[17\] potential_adder_1.v(134) " "Inferred latch for \"u\[17\]\" at potential_adder_1.v(134)" {  } { { "../rtl/potential_adder_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_1.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755584 "|accelerator_toplevel|potential_adder_1:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[18\] potential_adder_1.v(134) " "Inferred latch for \"u\[18\]\" at potential_adder_1.v(134)" {  } { { "../rtl/potential_adder_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_1.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755584 "|accelerator_toplevel|potential_adder_1:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[19\] potential_adder_1.v(134) " "Inferred latch for \"u\[19\]\" at potential_adder_1.v(134)" {  } { { "../rtl/potential_adder_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_1.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755584 "|accelerator_toplevel|potential_adder_1:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[20\] potential_adder_1.v(134) " "Inferred latch for \"u\[20\]\" at potential_adder_1.v(134)" {  } { { "../rtl/potential_adder_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_1.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755584 "|accelerator_toplevel|potential_adder_1:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[21\] potential_adder_1.v(134) " "Inferred latch for \"u\[21\]\" at potential_adder_1.v(134)" {  } { { "../rtl/potential_adder_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_1.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755585 "|accelerator_toplevel|potential_adder_1:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[22\] potential_adder_1.v(134) " "Inferred latch for \"u\[22\]\" at potential_adder_1.v(134)" {  } { { "../rtl/potential_adder_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_1.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755585 "|accelerator_toplevel|potential_adder_1:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[23\] potential_adder_1.v(134) " "Inferred latch for \"u\[23\]\" at potential_adder_1.v(134)" {  } { { "../rtl/potential_adder_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_1.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755585 "|accelerator_toplevel|potential_adder_1:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[24\] potential_adder_1.v(134) " "Inferred latch for \"u\[24\]\" at potential_adder_1.v(134)" {  } { { "../rtl/potential_adder_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_1.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755585 "|accelerator_toplevel|potential_adder_1:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[25\] potential_adder_1.v(134) " "Inferred latch for \"u\[25\]\" at potential_adder_1.v(134)" {  } { { "../rtl/potential_adder_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_1.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755585 "|accelerator_toplevel|potential_adder_1:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[26\] potential_adder_1.v(134) " "Inferred latch for \"u\[26\]\" at potential_adder_1.v(134)" {  } { { "../rtl/potential_adder_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_1.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755585 "|accelerator_toplevel|potential_adder_1:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[27\] potential_adder_1.v(134) " "Inferred latch for \"u\[27\]\" at potential_adder_1.v(134)" {  } { { "../rtl/potential_adder_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_1.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755585 "|accelerator_toplevel|potential_adder_1:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[28\] potential_adder_1.v(134) " "Inferred latch for \"u\[28\]\" at potential_adder_1.v(134)" {  } { { "../rtl/potential_adder_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_1.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755586 "|accelerator_toplevel|potential_adder_1:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[29\] potential_adder_1.v(134) " "Inferred latch for \"u\[29\]\" at potential_adder_1.v(134)" {  } { { "../rtl/potential_adder_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_1.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755586 "|accelerator_toplevel|potential_adder_1:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[30\] potential_adder_1.v(134) " "Inferred latch for \"u\[30\]\" at potential_adder_1.v(134)" {  } { { "../rtl/potential_adder_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_1.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755586 "|accelerator_toplevel|potential_adder_1:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[31\] potential_adder_1.v(134) " "Inferred latch for \"u\[31\]\" at potential_adder_1.v(134)" {  } { { "../rtl/potential_adder_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_1.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755586 "|accelerator_toplevel|potential_adder_1:inst5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "potential_decay_1 potential_decay_1:inst6 " "Elaborating entity \"potential_decay_1\" for hierarchy \"potential_decay_1:inst6\"" {  } { { "accelerator_toplevel.bdf" "inst6" { Schematic "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/synth/accelerator_toplevel.bdf" { { 2984 -3512 -3184 3224 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1736498755690 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "neuron_address potential_decay_1.v(43) " "Verilog HDL or VHDL warning at potential_decay_1.v(43): object \"neuron_address\" assigned a value but never read" {  } { { "../rtl/potential_decay_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_1.v" 43 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1736498755691 "|accelerator_toplevel|potential_decay_1:inst6"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "output_potential_decay1_izhi potential_decay_1.v(45) " "Verilog HDL warning at potential_decay_1.v(45): object output_potential_decay1_izhi used but never assigned" {  } { { "../rtl/potential_decay_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_1.v" 45 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1736498755691 "|accelerator_toplevel|potential_decay_1:inst6"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "set potential_decay_1.v(76) " "Verilog HDL Always Construct warning at potential_decay_1.v(76): variable \"set\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/potential_decay_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_1.v" 76 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1736498755693 "|accelerator_toplevel|potential_decay_1:inst6"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "decay_rate potential_decay_1.v(74) " "Verilog HDL Always Construct warning at potential_decay_1.v(74): inferring latch(es) for variable \"decay_rate\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_decay_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_1.v" 74 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498755693 "|accelerator_toplevel|potential_decay_1:inst6"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "model potential_decay_1.v(74) " "Verilog HDL Always Construct warning at potential_decay_1.v(74): inferring latch(es) for variable \"model\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_decay_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_1.v" 74 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498755693 "|accelerator_toplevel|potential_decay_1:inst6"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "membrane_potential potential_decay_1.v(135) " "Verilog HDL Always Construct warning at potential_decay_1.v(135): variable \"membrane_potential\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/potential_decay_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_1.v" 135 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1736498755695 "|accelerator_toplevel|potential_decay_1:inst6"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "membrane_potential potential_decay_1.v(136) " "Verilog HDL Always Construct warning at potential_decay_1.v(136): variable \"membrane_potential\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/potential_decay_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_1.v" 136 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1736498755695 "|accelerator_toplevel|potential_decay_1:inst6"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "membrane_potential potential_decay_1.v(137) " "Verilog HDL Always Construct warning at potential_decay_1.v(137): variable \"membrane_potential\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/potential_decay_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_1.v" 137 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1736498755695 "|accelerator_toplevel|potential_decay_1:inst6"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "decay_rate potential_decay_1.v(139) " "Verilog HDL Always Construct warning at potential_decay_1.v(139): variable \"decay_rate\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/potential_decay_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_1.v" 139 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1736498755695 "|accelerator_toplevel|potential_decay_1:inst6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 potential_decay_1.v(143) " "Verilog HDL assignment warning at potential_decay_1.v(143): truncated value with size 33 to match size of target (32)" {  } { { "../rtl/potential_decay_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_1.v" 143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1736498755696 "|accelerator_toplevel|potential_decay_1:inst6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 potential_decay_1.v(158) " "Verilog HDL assignment warning at potential_decay_1.v(158): truncated value with size 33 to match size of target (32)" {  } { { "../rtl/potential_decay_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_1.v" 158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1736498755696 "|accelerator_toplevel|potential_decay_1:inst6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 potential_decay_1.v(163) " "Verilog HDL assignment warning at potential_decay_1.v(163): truncated value with size 33 to match size of target (32)" {  } { { "../rtl/potential_decay_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_1.v" 163 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1736498755696 "|accelerator_toplevel|potential_decay_1:inst6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 potential_decay_1.v(168) " "Verilog HDL assignment warning at potential_decay_1.v(168): truncated value with size 33 to match size of target (32)" {  } { { "../rtl/potential_decay_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_1.v" 168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1736498755697 "|accelerator_toplevel|potential_decay_1:inst6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 potential_decay_1.v(174) " "Verilog HDL assignment warning at potential_decay_1.v(174): truncated value with size 33 to match size of target (32)" {  } { { "../rtl/potential_decay_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_1.v" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1736498755697 "|accelerator_toplevel|potential_decay_1:inst6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 potential_decay_1.v(175) " "Verilog HDL assignment warning at potential_decay_1.v(175): truncated value with size 33 to match size of target (32)" {  } { { "../rtl/potential_decay_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_1.v" 175 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1736498755697 "|accelerator_toplevel|potential_decay_1:inst6"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "result_divide_by_2_plus_4 potential_decay_1.v(176) " "Verilog HDL Always Construct warning at potential_decay_1.v(176): variable \"result_divide_by_2_plus_4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/potential_decay_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_1.v" 176 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1736498755697 "|accelerator_toplevel|potential_decay_1:inst6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 potential_decay_1.v(181) " "Verilog HDL assignment warning at potential_decay_1.v(181): truncated value with size 33 to match size of target (32)" {  } { { "../rtl/potential_decay_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_1.v" 181 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1736498755697 "|accelerator_toplevel|potential_decay_1:inst6"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sign potential_decay_1.v(110) " "Verilog HDL Always Construct warning at potential_decay_1.v(110): inferring latch(es) for variable \"sign\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_decay_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_1.v" 110 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498755699 "|accelerator_toplevel|potential_decay_1:inst6"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "exponent potential_decay_1.v(110) " "Verilog HDL Always Construct warning at potential_decay_1.v(110): inferring latch(es) for variable \"exponent\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_decay_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_1.v" 110 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498755699 "|accelerator_toplevel|potential_decay_1:inst6"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mantissa potential_decay_1.v(110) " "Verilog HDL Always Construct warning at potential_decay_1.v(110): inferring latch(es) for variable \"mantissa\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_decay_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_1.v" 110 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498755700 "|accelerator_toplevel|potential_decay_1:inst6"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "adjusted_exponent potential_decay_1.v(110) " "Verilog HDL Always Construct warning at potential_decay_1.v(110): inferring latch(es) for variable \"adjusted_exponent\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_decay_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_1.v" 110 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498755700 "|accelerator_toplevel|potential_decay_1:inst6"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "output_potential_decay1_LIF potential_decay_1.v(110) " "Verilog HDL Always Construct warning at potential_decay_1.v(110): inferring latch(es) for variable \"output_potential_decay1_LIF\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_decay_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_1.v" 110 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498755700 "|accelerator_toplevel|potential_decay_1:inst6"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "exponent_divided_by_2 potential_decay_1.v(110) " "Verilog HDL Always Construct warning at potential_decay_1.v(110): inferring latch(es) for variable \"exponent_divided_by_2\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_decay_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_1.v" 110 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498755700 "|accelerator_toplevel|potential_decay_1:inst6"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "exponent_divided_by_4 potential_decay_1.v(110) " "Verilog HDL Always Construct warning at potential_decay_1.v(110): inferring latch(es) for variable \"exponent_divided_by_4\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_decay_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_1.v" 110 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498755700 "|accelerator_toplevel|potential_decay_1:inst6"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "number_divided_by_2 potential_decay_1.v(110) " "Verilog HDL Always Construct warning at potential_decay_1.v(110): inferring latch(es) for variable \"number_divided_by_2\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_decay_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_1.v" 110 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498755701 "|accelerator_toplevel|potential_decay_1:inst6"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "number_divided_by_4 potential_decay_1.v(110) " "Verilog HDL Always Construct warning at potential_decay_1.v(110): inferring latch(es) for variable \"number_divided_by_4\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_decay_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_1.v" 110 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498755701 "|accelerator_toplevel|potential_decay_1:inst6"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "model potential_decay_1.v(191) " "Verilog HDL Always Construct warning at potential_decay_1.v(191): variable \"model\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/potential_decay_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_1.v" 191 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1736498755701 "|accelerator_toplevel|potential_decay_1:inst6"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "output_potential_decay1_izhi 0 potential_decay_1.v(45) " "Net \"output_potential_decay1_izhi\" at potential_decay_1.v(45) has no driver or initial value, using a default initial value '0'" {  } { { "../rtl/potential_decay_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_1.v" 45 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1736498755706 "|accelerator_toplevel|potential_decay_1:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[0\] potential_decay_1.v(123) " "Inferred latch for \"number_divided_by_4\[0\]\" at potential_decay_1.v(123)" {  } { { "../rtl/potential_decay_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_1.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755709 "|accelerator_toplevel|potential_decay_1:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[1\] potential_decay_1.v(123) " "Inferred latch for \"number_divided_by_4\[1\]\" at potential_decay_1.v(123)" {  } { { "../rtl/potential_decay_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_1.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755710 "|accelerator_toplevel|potential_decay_1:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[2\] potential_decay_1.v(123) " "Inferred latch for \"number_divided_by_4\[2\]\" at potential_decay_1.v(123)" {  } { { "../rtl/potential_decay_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_1.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755710 "|accelerator_toplevel|potential_decay_1:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[3\] potential_decay_1.v(123) " "Inferred latch for \"number_divided_by_4\[3\]\" at potential_decay_1.v(123)" {  } { { "../rtl/potential_decay_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_1.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755710 "|accelerator_toplevel|potential_decay_1:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[4\] potential_decay_1.v(123) " "Inferred latch for \"number_divided_by_4\[4\]\" at potential_decay_1.v(123)" {  } { { "../rtl/potential_decay_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_1.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755710 "|accelerator_toplevel|potential_decay_1:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[5\] potential_decay_1.v(123) " "Inferred latch for \"number_divided_by_4\[5\]\" at potential_decay_1.v(123)" {  } { { "../rtl/potential_decay_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_1.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755710 "|accelerator_toplevel|potential_decay_1:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[6\] potential_decay_1.v(123) " "Inferred latch for \"number_divided_by_4\[6\]\" at potential_decay_1.v(123)" {  } { { "../rtl/potential_decay_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_1.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755711 "|accelerator_toplevel|potential_decay_1:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[7\] potential_decay_1.v(123) " "Inferred latch for \"number_divided_by_4\[7\]\" at potential_decay_1.v(123)" {  } { { "../rtl/potential_decay_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_1.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755711 "|accelerator_toplevel|potential_decay_1:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[8\] potential_decay_1.v(123) " "Inferred latch for \"number_divided_by_4\[8\]\" at potential_decay_1.v(123)" {  } { { "../rtl/potential_decay_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_1.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755711 "|accelerator_toplevel|potential_decay_1:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[9\] potential_decay_1.v(123) " "Inferred latch for \"number_divided_by_4\[9\]\" at potential_decay_1.v(123)" {  } { { "../rtl/potential_decay_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_1.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755711 "|accelerator_toplevel|potential_decay_1:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[10\] potential_decay_1.v(123) " "Inferred latch for \"number_divided_by_4\[10\]\" at potential_decay_1.v(123)" {  } { { "../rtl/potential_decay_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_1.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755711 "|accelerator_toplevel|potential_decay_1:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[11\] potential_decay_1.v(123) " "Inferred latch for \"number_divided_by_4\[11\]\" at potential_decay_1.v(123)" {  } { { "../rtl/potential_decay_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_1.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755711 "|accelerator_toplevel|potential_decay_1:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[12\] potential_decay_1.v(123) " "Inferred latch for \"number_divided_by_4\[12\]\" at potential_decay_1.v(123)" {  } { { "../rtl/potential_decay_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_1.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755711 "|accelerator_toplevel|potential_decay_1:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[13\] potential_decay_1.v(123) " "Inferred latch for \"number_divided_by_4\[13\]\" at potential_decay_1.v(123)" {  } { { "../rtl/potential_decay_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_1.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755711 "|accelerator_toplevel|potential_decay_1:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[14\] potential_decay_1.v(123) " "Inferred latch for \"number_divided_by_4\[14\]\" at potential_decay_1.v(123)" {  } { { "../rtl/potential_decay_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_1.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755711 "|accelerator_toplevel|potential_decay_1:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[15\] potential_decay_1.v(123) " "Inferred latch for \"number_divided_by_4\[15\]\" at potential_decay_1.v(123)" {  } { { "../rtl/potential_decay_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_1.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755711 "|accelerator_toplevel|potential_decay_1:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[16\] potential_decay_1.v(123) " "Inferred latch for \"number_divided_by_4\[16\]\" at potential_decay_1.v(123)" {  } { { "../rtl/potential_decay_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_1.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755711 "|accelerator_toplevel|potential_decay_1:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[17\] potential_decay_1.v(123) " "Inferred latch for \"number_divided_by_4\[17\]\" at potential_decay_1.v(123)" {  } { { "../rtl/potential_decay_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_1.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755712 "|accelerator_toplevel|potential_decay_1:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[18\] potential_decay_1.v(123) " "Inferred latch for \"number_divided_by_4\[18\]\" at potential_decay_1.v(123)" {  } { { "../rtl/potential_decay_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_1.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755712 "|accelerator_toplevel|potential_decay_1:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[19\] potential_decay_1.v(123) " "Inferred latch for \"number_divided_by_4\[19\]\" at potential_decay_1.v(123)" {  } { { "../rtl/potential_decay_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_1.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755712 "|accelerator_toplevel|potential_decay_1:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[20\] potential_decay_1.v(123) " "Inferred latch for \"number_divided_by_4\[20\]\" at potential_decay_1.v(123)" {  } { { "../rtl/potential_decay_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_1.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755712 "|accelerator_toplevel|potential_decay_1:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[21\] potential_decay_1.v(123) " "Inferred latch for \"number_divided_by_4\[21\]\" at potential_decay_1.v(123)" {  } { { "../rtl/potential_decay_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_1.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755712 "|accelerator_toplevel|potential_decay_1:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[22\] potential_decay_1.v(123) " "Inferred latch for \"number_divided_by_4\[22\]\" at potential_decay_1.v(123)" {  } { { "../rtl/potential_decay_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_1.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755713 "|accelerator_toplevel|potential_decay_1:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[23\] potential_decay_1.v(123) " "Inferred latch for \"number_divided_by_4\[23\]\" at potential_decay_1.v(123)" {  } { { "../rtl/potential_decay_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_1.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755713 "|accelerator_toplevel|potential_decay_1:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[24\] potential_decay_1.v(123) " "Inferred latch for \"number_divided_by_4\[24\]\" at potential_decay_1.v(123)" {  } { { "../rtl/potential_decay_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_1.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755713 "|accelerator_toplevel|potential_decay_1:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[25\] potential_decay_1.v(123) " "Inferred latch for \"number_divided_by_4\[25\]\" at potential_decay_1.v(123)" {  } { { "../rtl/potential_decay_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_1.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755713 "|accelerator_toplevel|potential_decay_1:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[26\] potential_decay_1.v(123) " "Inferred latch for \"number_divided_by_4\[26\]\" at potential_decay_1.v(123)" {  } { { "../rtl/potential_decay_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_1.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755713 "|accelerator_toplevel|potential_decay_1:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[27\] potential_decay_1.v(123) " "Inferred latch for \"number_divided_by_4\[27\]\" at potential_decay_1.v(123)" {  } { { "../rtl/potential_decay_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_1.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755714 "|accelerator_toplevel|potential_decay_1:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[28\] potential_decay_1.v(123) " "Inferred latch for \"number_divided_by_4\[28\]\" at potential_decay_1.v(123)" {  } { { "../rtl/potential_decay_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_1.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755714 "|accelerator_toplevel|potential_decay_1:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[29\] potential_decay_1.v(123) " "Inferred latch for \"number_divided_by_4\[29\]\" at potential_decay_1.v(123)" {  } { { "../rtl/potential_decay_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_1.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755715 "|accelerator_toplevel|potential_decay_1:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[30\] potential_decay_1.v(123) " "Inferred latch for \"number_divided_by_4\[30\]\" at potential_decay_1.v(123)" {  } { { "../rtl/potential_decay_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_1.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755715 "|accelerator_toplevel|potential_decay_1:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[31\] potential_decay_1.v(123) " "Inferred latch for \"number_divided_by_4\[31\]\" at potential_decay_1.v(123)" {  } { { "../rtl/potential_decay_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_1.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755715 "|accelerator_toplevel|potential_decay_1:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[0\] potential_decay_1.v(123) " "Inferred latch for \"number_divided_by_2\[0\]\" at potential_decay_1.v(123)" {  } { { "../rtl/potential_decay_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_1.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755716 "|accelerator_toplevel|potential_decay_1:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[1\] potential_decay_1.v(123) " "Inferred latch for \"number_divided_by_2\[1\]\" at potential_decay_1.v(123)" {  } { { "../rtl/potential_decay_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_1.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755716 "|accelerator_toplevel|potential_decay_1:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[2\] potential_decay_1.v(123) " "Inferred latch for \"number_divided_by_2\[2\]\" at potential_decay_1.v(123)" {  } { { "../rtl/potential_decay_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_1.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755716 "|accelerator_toplevel|potential_decay_1:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[3\] potential_decay_1.v(123) " "Inferred latch for \"number_divided_by_2\[3\]\" at potential_decay_1.v(123)" {  } { { "../rtl/potential_decay_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_1.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755716 "|accelerator_toplevel|potential_decay_1:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[4\] potential_decay_1.v(123) " "Inferred latch for \"number_divided_by_2\[4\]\" at potential_decay_1.v(123)" {  } { { "../rtl/potential_decay_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_1.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755716 "|accelerator_toplevel|potential_decay_1:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[5\] potential_decay_1.v(123) " "Inferred latch for \"number_divided_by_2\[5\]\" at potential_decay_1.v(123)" {  } { { "../rtl/potential_decay_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_1.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755716 "|accelerator_toplevel|potential_decay_1:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[6\] potential_decay_1.v(123) " "Inferred latch for \"number_divided_by_2\[6\]\" at potential_decay_1.v(123)" {  } { { "../rtl/potential_decay_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_1.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755717 "|accelerator_toplevel|potential_decay_1:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[7\] potential_decay_1.v(123) " "Inferred latch for \"number_divided_by_2\[7\]\" at potential_decay_1.v(123)" {  } { { "../rtl/potential_decay_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_1.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755717 "|accelerator_toplevel|potential_decay_1:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[8\] potential_decay_1.v(123) " "Inferred latch for \"number_divided_by_2\[8\]\" at potential_decay_1.v(123)" {  } { { "../rtl/potential_decay_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_1.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755717 "|accelerator_toplevel|potential_decay_1:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[9\] potential_decay_1.v(123) " "Inferred latch for \"number_divided_by_2\[9\]\" at potential_decay_1.v(123)" {  } { { "../rtl/potential_decay_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_1.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755717 "|accelerator_toplevel|potential_decay_1:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[10\] potential_decay_1.v(123) " "Inferred latch for \"number_divided_by_2\[10\]\" at potential_decay_1.v(123)" {  } { { "../rtl/potential_decay_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_1.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755717 "|accelerator_toplevel|potential_decay_1:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[11\] potential_decay_1.v(123) " "Inferred latch for \"number_divided_by_2\[11\]\" at potential_decay_1.v(123)" {  } { { "../rtl/potential_decay_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_1.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755717 "|accelerator_toplevel|potential_decay_1:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[12\] potential_decay_1.v(123) " "Inferred latch for \"number_divided_by_2\[12\]\" at potential_decay_1.v(123)" {  } { { "../rtl/potential_decay_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_1.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755718 "|accelerator_toplevel|potential_decay_1:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[13\] potential_decay_1.v(123) " "Inferred latch for \"number_divided_by_2\[13\]\" at potential_decay_1.v(123)" {  } { { "../rtl/potential_decay_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_1.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755718 "|accelerator_toplevel|potential_decay_1:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[14\] potential_decay_1.v(123) " "Inferred latch for \"number_divided_by_2\[14\]\" at potential_decay_1.v(123)" {  } { { "../rtl/potential_decay_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_1.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755718 "|accelerator_toplevel|potential_decay_1:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[15\] potential_decay_1.v(123) " "Inferred latch for \"number_divided_by_2\[15\]\" at potential_decay_1.v(123)" {  } { { "../rtl/potential_decay_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_1.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755718 "|accelerator_toplevel|potential_decay_1:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[16\] potential_decay_1.v(123) " "Inferred latch for \"number_divided_by_2\[16\]\" at potential_decay_1.v(123)" {  } { { "../rtl/potential_decay_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_1.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755718 "|accelerator_toplevel|potential_decay_1:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[17\] potential_decay_1.v(123) " "Inferred latch for \"number_divided_by_2\[17\]\" at potential_decay_1.v(123)" {  } { { "../rtl/potential_decay_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_1.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755719 "|accelerator_toplevel|potential_decay_1:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[18\] potential_decay_1.v(123) " "Inferred latch for \"number_divided_by_2\[18\]\" at potential_decay_1.v(123)" {  } { { "../rtl/potential_decay_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_1.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755719 "|accelerator_toplevel|potential_decay_1:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[19\] potential_decay_1.v(123) " "Inferred latch for \"number_divided_by_2\[19\]\" at potential_decay_1.v(123)" {  } { { "../rtl/potential_decay_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_1.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755719 "|accelerator_toplevel|potential_decay_1:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[20\] potential_decay_1.v(123) " "Inferred latch for \"number_divided_by_2\[20\]\" at potential_decay_1.v(123)" {  } { { "../rtl/potential_decay_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_1.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755719 "|accelerator_toplevel|potential_decay_1:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[21\] potential_decay_1.v(123) " "Inferred latch for \"number_divided_by_2\[21\]\" at potential_decay_1.v(123)" {  } { { "../rtl/potential_decay_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_1.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755719 "|accelerator_toplevel|potential_decay_1:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[22\] potential_decay_1.v(123) " "Inferred latch for \"number_divided_by_2\[22\]\" at potential_decay_1.v(123)" {  } { { "../rtl/potential_decay_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_1.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755720 "|accelerator_toplevel|potential_decay_1:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[23\] potential_decay_1.v(123) " "Inferred latch for \"number_divided_by_2\[23\]\" at potential_decay_1.v(123)" {  } { { "../rtl/potential_decay_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_1.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755720 "|accelerator_toplevel|potential_decay_1:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[24\] potential_decay_1.v(123) " "Inferred latch for \"number_divided_by_2\[24\]\" at potential_decay_1.v(123)" {  } { { "../rtl/potential_decay_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_1.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755720 "|accelerator_toplevel|potential_decay_1:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[25\] potential_decay_1.v(123) " "Inferred latch for \"number_divided_by_2\[25\]\" at potential_decay_1.v(123)" {  } { { "../rtl/potential_decay_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_1.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755720 "|accelerator_toplevel|potential_decay_1:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[26\] potential_decay_1.v(123) " "Inferred latch for \"number_divided_by_2\[26\]\" at potential_decay_1.v(123)" {  } { { "../rtl/potential_decay_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_1.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755720 "|accelerator_toplevel|potential_decay_1:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[27\] potential_decay_1.v(123) " "Inferred latch for \"number_divided_by_2\[27\]\" at potential_decay_1.v(123)" {  } { { "../rtl/potential_decay_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_1.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755720 "|accelerator_toplevel|potential_decay_1:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[28\] potential_decay_1.v(123) " "Inferred latch for \"number_divided_by_2\[28\]\" at potential_decay_1.v(123)" {  } { { "../rtl/potential_decay_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_1.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755720 "|accelerator_toplevel|potential_decay_1:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[29\] potential_decay_1.v(123) " "Inferred latch for \"number_divided_by_2\[29\]\" at potential_decay_1.v(123)" {  } { { "../rtl/potential_decay_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_1.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755721 "|accelerator_toplevel|potential_decay_1:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[30\] potential_decay_1.v(123) " "Inferred latch for \"number_divided_by_2\[30\]\" at potential_decay_1.v(123)" {  } { { "../rtl/potential_decay_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_1.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755721 "|accelerator_toplevel|potential_decay_1:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[31\] potential_decay_1.v(123) " "Inferred latch for \"number_divided_by_2\[31\]\" at potential_decay_1.v(123)" {  } { { "../rtl/potential_decay_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_1.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755721 "|accelerator_toplevel|potential_decay_1:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay1_LIF\[0\] potential_decay_1.v(123) " "Inferred latch for \"output_potential_decay1_LIF\[0\]\" at potential_decay_1.v(123)" {  } { { "../rtl/potential_decay_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_1.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755721 "|accelerator_toplevel|potential_decay_1:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay1_LIF\[1\] potential_decay_1.v(123) " "Inferred latch for \"output_potential_decay1_LIF\[1\]\" at potential_decay_1.v(123)" {  } { { "../rtl/potential_decay_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_1.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755721 "|accelerator_toplevel|potential_decay_1:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay1_LIF\[2\] potential_decay_1.v(123) " "Inferred latch for \"output_potential_decay1_LIF\[2\]\" at potential_decay_1.v(123)" {  } { { "../rtl/potential_decay_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_1.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755721 "|accelerator_toplevel|potential_decay_1:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay1_LIF\[3\] potential_decay_1.v(123) " "Inferred latch for \"output_potential_decay1_LIF\[3\]\" at potential_decay_1.v(123)" {  } { { "../rtl/potential_decay_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_1.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755721 "|accelerator_toplevel|potential_decay_1:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay1_LIF\[4\] potential_decay_1.v(123) " "Inferred latch for \"output_potential_decay1_LIF\[4\]\" at potential_decay_1.v(123)" {  } { { "../rtl/potential_decay_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_1.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755721 "|accelerator_toplevel|potential_decay_1:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay1_LIF\[5\] potential_decay_1.v(123) " "Inferred latch for \"output_potential_decay1_LIF\[5\]\" at potential_decay_1.v(123)" {  } { { "../rtl/potential_decay_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_1.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755721 "|accelerator_toplevel|potential_decay_1:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay1_LIF\[6\] potential_decay_1.v(123) " "Inferred latch for \"output_potential_decay1_LIF\[6\]\" at potential_decay_1.v(123)" {  } { { "../rtl/potential_decay_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_1.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755721 "|accelerator_toplevel|potential_decay_1:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay1_LIF\[7\] potential_decay_1.v(123) " "Inferred latch for \"output_potential_decay1_LIF\[7\]\" at potential_decay_1.v(123)" {  } { { "../rtl/potential_decay_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_1.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755721 "|accelerator_toplevel|potential_decay_1:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay1_LIF\[8\] potential_decay_1.v(123) " "Inferred latch for \"output_potential_decay1_LIF\[8\]\" at potential_decay_1.v(123)" {  } { { "../rtl/potential_decay_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_1.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755722 "|accelerator_toplevel|potential_decay_1:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay1_LIF\[9\] potential_decay_1.v(123) " "Inferred latch for \"output_potential_decay1_LIF\[9\]\" at potential_decay_1.v(123)" {  } { { "../rtl/potential_decay_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_1.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755722 "|accelerator_toplevel|potential_decay_1:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay1_LIF\[10\] potential_decay_1.v(123) " "Inferred latch for \"output_potential_decay1_LIF\[10\]\" at potential_decay_1.v(123)" {  } { { "../rtl/potential_decay_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_1.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755722 "|accelerator_toplevel|potential_decay_1:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay1_LIF\[11\] potential_decay_1.v(123) " "Inferred latch for \"output_potential_decay1_LIF\[11\]\" at potential_decay_1.v(123)" {  } { { "../rtl/potential_decay_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_1.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755722 "|accelerator_toplevel|potential_decay_1:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay1_LIF\[12\] potential_decay_1.v(123) " "Inferred latch for \"output_potential_decay1_LIF\[12\]\" at potential_decay_1.v(123)" {  } { { "../rtl/potential_decay_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_1.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755722 "|accelerator_toplevel|potential_decay_1:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay1_LIF\[13\] potential_decay_1.v(123) " "Inferred latch for \"output_potential_decay1_LIF\[13\]\" at potential_decay_1.v(123)" {  } { { "../rtl/potential_decay_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_1.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755722 "|accelerator_toplevel|potential_decay_1:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay1_LIF\[14\] potential_decay_1.v(123) " "Inferred latch for \"output_potential_decay1_LIF\[14\]\" at potential_decay_1.v(123)" {  } { { "../rtl/potential_decay_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_1.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755723 "|accelerator_toplevel|potential_decay_1:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay1_LIF\[15\] potential_decay_1.v(123) " "Inferred latch for \"output_potential_decay1_LIF\[15\]\" at potential_decay_1.v(123)" {  } { { "../rtl/potential_decay_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_1.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755723 "|accelerator_toplevel|potential_decay_1:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay1_LIF\[16\] potential_decay_1.v(123) " "Inferred latch for \"output_potential_decay1_LIF\[16\]\" at potential_decay_1.v(123)" {  } { { "../rtl/potential_decay_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_1.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755723 "|accelerator_toplevel|potential_decay_1:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay1_LIF\[17\] potential_decay_1.v(123) " "Inferred latch for \"output_potential_decay1_LIF\[17\]\" at potential_decay_1.v(123)" {  } { { "../rtl/potential_decay_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_1.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755723 "|accelerator_toplevel|potential_decay_1:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay1_LIF\[18\] potential_decay_1.v(123) " "Inferred latch for \"output_potential_decay1_LIF\[18\]\" at potential_decay_1.v(123)" {  } { { "../rtl/potential_decay_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_1.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755723 "|accelerator_toplevel|potential_decay_1:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay1_LIF\[19\] potential_decay_1.v(123) " "Inferred latch for \"output_potential_decay1_LIF\[19\]\" at potential_decay_1.v(123)" {  } { { "../rtl/potential_decay_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_1.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755723 "|accelerator_toplevel|potential_decay_1:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay1_LIF\[20\] potential_decay_1.v(123) " "Inferred latch for \"output_potential_decay1_LIF\[20\]\" at potential_decay_1.v(123)" {  } { { "../rtl/potential_decay_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_1.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755723 "|accelerator_toplevel|potential_decay_1:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay1_LIF\[21\] potential_decay_1.v(123) " "Inferred latch for \"output_potential_decay1_LIF\[21\]\" at potential_decay_1.v(123)" {  } { { "../rtl/potential_decay_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_1.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755723 "|accelerator_toplevel|potential_decay_1:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay1_LIF\[22\] potential_decay_1.v(123) " "Inferred latch for \"output_potential_decay1_LIF\[22\]\" at potential_decay_1.v(123)" {  } { { "../rtl/potential_decay_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_1.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755724 "|accelerator_toplevel|potential_decay_1:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay1_LIF\[23\] potential_decay_1.v(123) " "Inferred latch for \"output_potential_decay1_LIF\[23\]\" at potential_decay_1.v(123)" {  } { { "../rtl/potential_decay_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_1.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755724 "|accelerator_toplevel|potential_decay_1:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay1_LIF\[24\] potential_decay_1.v(123) " "Inferred latch for \"output_potential_decay1_LIF\[24\]\" at potential_decay_1.v(123)" {  } { { "../rtl/potential_decay_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_1.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755724 "|accelerator_toplevel|potential_decay_1:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay1_LIF\[25\] potential_decay_1.v(123) " "Inferred latch for \"output_potential_decay1_LIF\[25\]\" at potential_decay_1.v(123)" {  } { { "../rtl/potential_decay_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_1.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755724 "|accelerator_toplevel|potential_decay_1:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay1_LIF\[26\] potential_decay_1.v(123) " "Inferred latch for \"output_potential_decay1_LIF\[26\]\" at potential_decay_1.v(123)" {  } { { "../rtl/potential_decay_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_1.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755724 "|accelerator_toplevel|potential_decay_1:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay1_LIF\[27\] potential_decay_1.v(123) " "Inferred latch for \"output_potential_decay1_LIF\[27\]\" at potential_decay_1.v(123)" {  } { { "../rtl/potential_decay_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_1.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755724 "|accelerator_toplevel|potential_decay_1:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay1_LIF\[28\] potential_decay_1.v(123) " "Inferred latch for \"output_potential_decay1_LIF\[28\]\" at potential_decay_1.v(123)" {  } { { "../rtl/potential_decay_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_1.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755724 "|accelerator_toplevel|potential_decay_1:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay1_LIF\[29\] potential_decay_1.v(123) " "Inferred latch for \"output_potential_decay1_LIF\[29\]\" at potential_decay_1.v(123)" {  } { { "../rtl/potential_decay_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_1.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755724 "|accelerator_toplevel|potential_decay_1:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay1_LIF\[30\] potential_decay_1.v(123) " "Inferred latch for \"output_potential_decay1_LIF\[30\]\" at potential_decay_1.v(123)" {  } { { "../rtl/potential_decay_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_1.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755724 "|accelerator_toplevel|potential_decay_1:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay1_LIF\[31\] potential_decay_1.v(123) " "Inferred latch for \"output_potential_decay1_LIF\[31\]\" at potential_decay_1.v(123)" {  } { { "../rtl/potential_decay_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_1.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755724 "|accelerator_toplevel|potential_decay_1:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "model.10 potential_decay_1.v(82) " "Inferred latch for \"model.10\" at potential_decay_1.v(82)" {  } { { "../rtl/potential_decay_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_1.v" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755724 "|accelerator_toplevel|potential_decay_1:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "model.01 potential_decay_1.v(82) " "Inferred latch for \"model.01\" at potential_decay_1.v(82)" {  } { { "../rtl/potential_decay_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_1.v" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755724 "|accelerator_toplevel|potential_decay_1:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "model.00 potential_decay_1.v(82) " "Inferred latch for \"model.00\" at potential_decay_1.v(82)" {  } { { "../rtl/potential_decay_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_1.v" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755724 "|accelerator_toplevel|potential_decay_1:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decay_rate.1000 potential_decay_1.v(82) " "Inferred latch for \"decay_rate.1000\" at potential_decay_1.v(82)" {  } { { "../rtl/potential_decay_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_1.v" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755724 "|accelerator_toplevel|potential_decay_1:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decay_rate.0100 potential_decay_1.v(82) " "Inferred latch for \"decay_rate.0100\" at potential_decay_1.v(82)" {  } { { "../rtl/potential_decay_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_1.v" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755724 "|accelerator_toplevel|potential_decay_1:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decay_rate.0011 potential_decay_1.v(82) " "Inferred latch for \"decay_rate.0011\" at potential_decay_1.v(82)" {  } { { "../rtl/potential_decay_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_1.v" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755724 "|accelerator_toplevel|potential_decay_1:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decay_rate.0010 potential_decay_1.v(82) " "Inferred latch for \"decay_rate.0010\" at potential_decay_1.v(82)" {  } { { "../rtl/potential_decay_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_1.v" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755724 "|accelerator_toplevel|potential_decay_1:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decay_rate.0001 potential_decay_1.v(82) " "Inferred latch for \"decay_rate.0001\" at potential_decay_1.v(82)" {  } { { "../rtl/potential_decay_1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_1.v" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755724 "|accelerator_toplevel|potential_decay_1:inst6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mac1 mac1:inst4 " "Elaborating entity \"mac1\" for hierarchy \"mac1:inst4\"" {  } { { "accelerator_toplevel.bdf" "inst4" { Schematic "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/synth/accelerator_toplevel.bdf" { { 2680 -3512 -3272 2920 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1736498755751 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "weights mac1.v(36) " "Verilog HDL or VHDL warning at mac1.v(36): object \"weights\" assigned a value but never read" {  } { { "../rtl/mac1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac1.v" 36 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1736498755753 "|accelerator_toplevel|mac1:inst4"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "break mac1.v(38) " "Verilog HDL or VHDL warning at mac1.v(38): object \"break\" assigned a value but never read" {  } { { "../rtl/mac1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac1.v" 38 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1736498755754 "|accelerator_toplevel|mac1:inst4"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "accumulated_weight mac1.v(39) " "Verilog HDL or VHDL warning at mac1.v(39): object \"accumulated_weight\" assigned a value but never read" {  } { { "../rtl/mac1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac1.v" 39 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1736498755754 "|accelerator_toplevel|mac1:inst4"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "considered_weight mac1.v(40) " "Verilog HDL or VHDL warning at mac1.v(40): object \"considered_weight\" assigned a value but never read" {  } { { "../rtl/mac1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac1.v" 40 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1736498755754 "|accelerator_toplevel|mac1:inst4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "clear mac1.v(102) " "Verilog HDL Always Construct warning at mac1.v(102): variable \"clear\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/mac1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac1.v" 102 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1736498755754 "|accelerator_toplevel|mac1:inst4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "incomingspikes mac1.v(104) " "Verilog HDL Always Construct warning at mac1.v(104): variable \"incomingspikes\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/mac1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac1.v" 104 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1736498755754 "|accelerator_toplevel|mac1:inst4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "incomingspikes mac1.v(105) " "Verilog HDL Always Construct warning at mac1.v(105): variable \"incomingspikes\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/mac1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac1.v" 105 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1736498755755 "|accelerator_toplevel|mac1:inst4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "incomingspikes mac1.v(106) " "Verilog HDL Always Construct warning at mac1.v(106): variable \"incomingspikes\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/mac1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac1.v" 106 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1736498755755 "|accelerator_toplevel|mac1:inst4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "incomingspikes mac1.v(107) " "Verilog HDL Always Construct warning at mac1.v(107): variable \"incomingspikes\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/mac1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac1.v" 107 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1736498755755 "|accelerator_toplevel|mac1:inst4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "incomingspikes mac1.v(108) " "Verilog HDL Always Construct warning at mac1.v(108): variable \"incomingspikes\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/mac1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac1.v" 108 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1736498755755 "|accelerator_toplevel|mac1:inst4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "clear mac1.v(168) " "Verilog HDL Always Construct warning at mac1.v(168): variable \"clear\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/mac1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac1.v" 168 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1736498755854 "|accelerator_toplevel|mac1:inst4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "flip_clear mac1.v(67) " "Verilog HDL Always Construct warning at mac1.v(67): inferring latch(es) for variable \"flip_clear\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/mac1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac1.v" 67 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498755856 "|accelerator_toplevel|mac1:inst4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "incomingspikes mac1.v(67) " "Verilog HDL Always Construct warning at mac1.v(67): inferring latch(es) for variable \"incomingspikes\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/mac1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac1.v" 67 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498755857 "|accelerator_toplevel|mac1:inst4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "spikes mac1.v(67) " "Verilog HDL Always Construct warning at mac1.v(67): inferring latch(es) for variable \"spikes\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/mac1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac1.v" 67 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498755857 "|accelerator_toplevel|mac1:inst4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mac1mult_output mac1.v(67) " "Verilog HDL Always Construct warning at mac1.v(67): inferring latch(es) for variable \"mac1mult_output\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/mac1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac1.v" 67 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498755858 "|accelerator_toplevel|mac1:inst4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mac1output0 mac1.v(67) " "Verilog HDL Always Construct warning at mac1.v(67): inferring latch(es) for variable \"mac1output0\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/mac1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac1.v" 67 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498755858 "|accelerator_toplevel|mac1:inst4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mac1output1 mac1.v(67) " "Verilog HDL Always Construct warning at mac1.v(67): inferring latch(es) for variable \"mac1output1\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/mac1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac1.v" 67 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498755858 "|accelerator_toplevel|mac1:inst4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mac1output2 mac1.v(67) " "Verilog HDL Always Construct warning at mac1.v(67): inferring latch(es) for variable \"mac1output2\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/mac1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac1.v" 67 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498755858 "|accelerator_toplevel|mac1:inst4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mac1output3 mac1.v(67) " "Verilog HDL Always Construct warning at mac1.v(67): inferring latch(es) for variable \"mac1output3\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/mac1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac1.v" 67 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498755858 "|accelerator_toplevel|mac1:inst4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mac1output4 mac1.v(67) " "Verilog HDL Always Construct warning at mac1.v(67): inferring latch(es) for variable \"mac1output4\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/mac1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac1.v" 67 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498755859 "|accelerator_toplevel|mac1:inst4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mac1output5 mac1.v(67) " "Verilog HDL Always Construct warning at mac1.v(67): inferring latch(es) for variable \"mac1output5\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/mac1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac1.v" 67 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498755859 "|accelerator_toplevel|mac1:inst4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mac1output6 mac1.v(67) " "Verilog HDL Always Construct warning at mac1.v(67): inferring latch(es) for variable \"mac1output6\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/mac1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac1.v" 67 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498755859 "|accelerator_toplevel|mac1:inst4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mac1output7 mac1.v(67) " "Verilog HDL Always Construct warning at mac1.v(67): inferring latch(es) for variable \"mac1output7\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/mac1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac1.v" 67 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498755859 "|accelerator_toplevel|mac1:inst4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mac1output8 mac1.v(67) " "Verilog HDL Always Construct warning at mac1.v(67): inferring latch(es) for variable \"mac1output8\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/mac1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac1.v" 67 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498755859 "|accelerator_toplevel|mac1:inst4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mac1output9 mac1.v(67) " "Verilog HDL Always Construct warning at mac1.v(67): inferring latch(es) for variable \"mac1output9\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/mac1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac1.v" 67 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498755860 "|accelerator_toplevel|mac1:inst4"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "source_addresses\[1..4\] 0 mac1.v(37) " "Net \"source_addresses\[1..4\]\" at mac1.v(37) has no driver or initial value, using a default initial value '0'" {  } { { "../rtl/mac1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac1.v" 37 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1736498755866 "|accelerator_toplevel|mac1:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac1output9 mac1.v(102) " "Inferred latch for \"mac1output9\" at mac1.v(102)" {  } { { "../rtl/mac1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755871 "|accelerator_toplevel|mac1:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac1output8 mac1.v(102) " "Inferred latch for \"mac1output8\" at mac1.v(102)" {  } { { "../rtl/mac1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755872 "|accelerator_toplevel|mac1:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac1output7 mac1.v(102) " "Inferred latch for \"mac1output7\" at mac1.v(102)" {  } { { "../rtl/mac1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755872 "|accelerator_toplevel|mac1:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac1output6 mac1.v(102) " "Inferred latch for \"mac1output6\" at mac1.v(102)" {  } { { "../rtl/mac1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755873 "|accelerator_toplevel|mac1:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac1output5 mac1.v(102) " "Inferred latch for \"mac1output5\" at mac1.v(102)" {  } { { "../rtl/mac1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755873 "|accelerator_toplevel|mac1:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac1output4 mac1.v(102) " "Inferred latch for \"mac1output4\" at mac1.v(102)" {  } { { "../rtl/mac1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755873 "|accelerator_toplevel|mac1:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac1output3 mac1.v(102) " "Inferred latch for \"mac1output3\" at mac1.v(102)" {  } { { "../rtl/mac1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755873 "|accelerator_toplevel|mac1:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac1output2 mac1.v(102) " "Inferred latch for \"mac1output2\" at mac1.v(102)" {  } { { "../rtl/mac1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755874 "|accelerator_toplevel|mac1:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac1output1 mac1.v(102) " "Inferred latch for \"mac1output1\" at mac1.v(102)" {  } { { "../rtl/mac1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755874 "|accelerator_toplevel|mac1:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac1output0 mac1.v(102) " "Inferred latch for \"mac1output0\" at mac1.v(102)" {  } { { "../rtl/mac1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755874 "|accelerator_toplevel|mac1:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac1mult_output\[0\] mac1.v(102) " "Inferred latch for \"mac1mult_output\[0\]\" at mac1.v(102)" {  } { { "../rtl/mac1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755874 "|accelerator_toplevel|mac1:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac1mult_output\[1\] mac1.v(102) " "Inferred latch for \"mac1mult_output\[1\]\" at mac1.v(102)" {  } { { "../rtl/mac1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755874 "|accelerator_toplevel|mac1:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac1mult_output\[2\] mac1.v(102) " "Inferred latch for \"mac1mult_output\[2\]\" at mac1.v(102)" {  } { { "../rtl/mac1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755875 "|accelerator_toplevel|mac1:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac1mult_output\[3\] mac1.v(102) " "Inferred latch for \"mac1mult_output\[3\]\" at mac1.v(102)" {  } { { "../rtl/mac1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755875 "|accelerator_toplevel|mac1:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac1mult_output\[4\] mac1.v(102) " "Inferred latch for \"mac1mult_output\[4\]\" at mac1.v(102)" {  } { { "../rtl/mac1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755875 "|accelerator_toplevel|mac1:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac1mult_output\[5\] mac1.v(102) " "Inferred latch for \"mac1mult_output\[5\]\" at mac1.v(102)" {  } { { "../rtl/mac1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755875 "|accelerator_toplevel|mac1:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac1mult_output\[6\] mac1.v(102) " "Inferred latch for \"mac1mult_output\[6\]\" at mac1.v(102)" {  } { { "../rtl/mac1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755876 "|accelerator_toplevel|mac1:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac1mult_output\[7\] mac1.v(102) " "Inferred latch for \"mac1mult_output\[7\]\" at mac1.v(102)" {  } { { "../rtl/mac1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755876 "|accelerator_toplevel|mac1:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac1mult_output\[8\] mac1.v(102) " "Inferred latch for \"mac1mult_output\[8\]\" at mac1.v(102)" {  } { { "../rtl/mac1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755876 "|accelerator_toplevel|mac1:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac1mult_output\[9\] mac1.v(102) " "Inferred latch for \"mac1mult_output\[9\]\" at mac1.v(102)" {  } { { "../rtl/mac1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755876 "|accelerator_toplevel|mac1:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac1mult_output\[10\] mac1.v(102) " "Inferred latch for \"mac1mult_output\[10\]\" at mac1.v(102)" {  } { { "../rtl/mac1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755877 "|accelerator_toplevel|mac1:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac1mult_output\[11\] mac1.v(102) " "Inferred latch for \"mac1mult_output\[11\]\" at mac1.v(102)" {  } { { "../rtl/mac1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755877 "|accelerator_toplevel|mac1:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac1mult_output\[12\] mac1.v(102) " "Inferred latch for \"mac1mult_output\[12\]\" at mac1.v(102)" {  } { { "../rtl/mac1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755877 "|accelerator_toplevel|mac1:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac1mult_output\[13\] mac1.v(102) " "Inferred latch for \"mac1mult_output\[13\]\" at mac1.v(102)" {  } { { "../rtl/mac1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755877 "|accelerator_toplevel|mac1:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac1mult_output\[14\] mac1.v(102) " "Inferred latch for \"mac1mult_output\[14\]\" at mac1.v(102)" {  } { { "../rtl/mac1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755877 "|accelerator_toplevel|mac1:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac1mult_output\[15\] mac1.v(102) " "Inferred latch for \"mac1mult_output\[15\]\" at mac1.v(102)" {  } { { "../rtl/mac1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755878 "|accelerator_toplevel|mac1:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac1mult_output\[16\] mac1.v(102) " "Inferred latch for \"mac1mult_output\[16\]\" at mac1.v(102)" {  } { { "../rtl/mac1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755878 "|accelerator_toplevel|mac1:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac1mult_output\[17\] mac1.v(102) " "Inferred latch for \"mac1mult_output\[17\]\" at mac1.v(102)" {  } { { "../rtl/mac1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755878 "|accelerator_toplevel|mac1:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac1mult_output\[18\] mac1.v(102) " "Inferred latch for \"mac1mult_output\[18\]\" at mac1.v(102)" {  } { { "../rtl/mac1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755878 "|accelerator_toplevel|mac1:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac1mult_output\[19\] mac1.v(102) " "Inferred latch for \"mac1mult_output\[19\]\" at mac1.v(102)" {  } { { "../rtl/mac1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755879 "|accelerator_toplevel|mac1:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac1mult_output\[20\] mac1.v(102) " "Inferred latch for \"mac1mult_output\[20\]\" at mac1.v(102)" {  } { { "../rtl/mac1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755879 "|accelerator_toplevel|mac1:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac1mult_output\[21\] mac1.v(102) " "Inferred latch for \"mac1mult_output\[21\]\" at mac1.v(102)" {  } { { "../rtl/mac1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755879 "|accelerator_toplevel|mac1:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac1mult_output\[22\] mac1.v(102) " "Inferred latch for \"mac1mult_output\[22\]\" at mac1.v(102)" {  } { { "../rtl/mac1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755879 "|accelerator_toplevel|mac1:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac1mult_output\[23\] mac1.v(102) " "Inferred latch for \"mac1mult_output\[23\]\" at mac1.v(102)" {  } { { "../rtl/mac1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755880 "|accelerator_toplevel|mac1:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac1mult_output\[24\] mac1.v(102) " "Inferred latch for \"mac1mult_output\[24\]\" at mac1.v(102)" {  } { { "../rtl/mac1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755880 "|accelerator_toplevel|mac1:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac1mult_output\[25\] mac1.v(102) " "Inferred latch for \"mac1mult_output\[25\]\" at mac1.v(102)" {  } { { "../rtl/mac1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755880 "|accelerator_toplevel|mac1:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac1mult_output\[26\] mac1.v(102) " "Inferred latch for \"mac1mult_output\[26\]\" at mac1.v(102)" {  } { { "../rtl/mac1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755880 "|accelerator_toplevel|mac1:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac1mult_output\[27\] mac1.v(102) " "Inferred latch for \"mac1mult_output\[27\]\" at mac1.v(102)" {  } { { "../rtl/mac1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755880 "|accelerator_toplevel|mac1:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac1mult_output\[28\] mac1.v(102) " "Inferred latch for \"mac1mult_output\[28\]\" at mac1.v(102)" {  } { { "../rtl/mac1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755881 "|accelerator_toplevel|mac1:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac1mult_output\[29\] mac1.v(102) " "Inferred latch for \"mac1mult_output\[29\]\" at mac1.v(102)" {  } { { "../rtl/mac1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755881 "|accelerator_toplevel|mac1:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac1mult_output\[30\] mac1.v(102) " "Inferred latch for \"mac1mult_output\[30\]\" at mac1.v(102)" {  } { { "../rtl/mac1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755881 "|accelerator_toplevel|mac1:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac1mult_output\[31\] mac1.v(102) " "Inferred latch for \"mac1mult_output\[31\]\" at mac1.v(102)" {  } { { "../rtl/mac1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755881 "|accelerator_toplevel|mac1:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[0\]\[0\] mac1.v(102) " "Inferred latch for \"source_addresses\[0\]\[0\]\" at mac1.v(102)" {  } { { "../rtl/mac1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755882 "|accelerator_toplevel|mac1:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[0\]\[1\] mac1.v(102) " "Inferred latch for \"source_addresses\[0\]\[1\]\" at mac1.v(102)" {  } { { "../rtl/mac1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755882 "|accelerator_toplevel|mac1:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[0\]\[2\] mac1.v(102) " "Inferred latch for \"source_addresses\[0\]\[2\]\" at mac1.v(102)" {  } { { "../rtl/mac1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755882 "|accelerator_toplevel|mac1:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[0\]\[3\] mac1.v(102) " "Inferred latch for \"source_addresses\[0\]\[3\]\" at mac1.v(102)" {  } { { "../rtl/mac1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755882 "|accelerator_toplevel|mac1:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[0\]\[4\] mac1.v(102) " "Inferred latch for \"source_addresses\[0\]\[4\]\" at mac1.v(102)" {  } { { "../rtl/mac1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755882 "|accelerator_toplevel|mac1:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[0\]\[5\] mac1.v(102) " "Inferred latch for \"source_addresses\[0\]\[5\]\" at mac1.v(102)" {  } { { "../rtl/mac1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755883 "|accelerator_toplevel|mac1:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[0\]\[6\] mac1.v(102) " "Inferred latch for \"source_addresses\[0\]\[6\]\" at mac1.v(102)" {  } { { "../rtl/mac1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755883 "|accelerator_toplevel|mac1:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[0\]\[7\] mac1.v(102) " "Inferred latch for \"source_addresses\[0\]\[7\]\" at mac1.v(102)" {  } { { "../rtl/mac1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755883 "|accelerator_toplevel|mac1:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[0\]\[8\] mac1.v(102) " "Inferred latch for \"source_addresses\[0\]\[8\]\" at mac1.v(102)" {  } { { "../rtl/mac1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755883 "|accelerator_toplevel|mac1:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[0\]\[9\] mac1.v(102) " "Inferred latch for \"source_addresses\[0\]\[9\]\" at mac1.v(102)" {  } { { "../rtl/mac1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755883 "|accelerator_toplevel|mac1:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[0\]\[10\] mac1.v(102) " "Inferred latch for \"source_addresses\[0\]\[10\]\" at mac1.v(102)" {  } { { "../rtl/mac1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755883 "|accelerator_toplevel|mac1:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[0\]\[11\] mac1.v(102) " "Inferred latch for \"source_addresses\[0\]\[11\]\" at mac1.v(102)" {  } { { "../rtl/mac1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755884 "|accelerator_toplevel|mac1:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "incomingspikes\[0\] mac1.v(102) " "Inferred latch for \"incomingspikes\[0\]\" at mac1.v(102)" {  } { { "../rtl/mac1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755884 "|accelerator_toplevel|mac1:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "incomingspikes\[1\] mac1.v(102) " "Inferred latch for \"incomingspikes\[1\]\" at mac1.v(102)" {  } { { "../rtl/mac1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755885 "|accelerator_toplevel|mac1:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "incomingspikes\[2\] mac1.v(102) " "Inferred latch for \"incomingspikes\[2\]\" at mac1.v(102)" {  } { { "../rtl/mac1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755885 "|accelerator_toplevel|mac1:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "incomingspikes\[3\] mac1.v(102) " "Inferred latch for \"incomingspikes\[3\]\" at mac1.v(102)" {  } { { "../rtl/mac1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755885 "|accelerator_toplevel|mac1:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "incomingspikes\[4\] mac1.v(102) " "Inferred latch for \"incomingspikes\[4\]\" at mac1.v(102)" {  } { { "../rtl/mac1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac1.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755885 "|accelerator_toplevel|mac1:inst4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "potential_adder_2 potential_adder_2:inst9 " "Elaborating entity \"potential_adder_2\" for hierarchy \"potential_adder_2:inst9\"" {  } { { "accelerator_toplevel.bdf" "inst9" { Schematic "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/synth/accelerator_toplevel.bdf" { { 3608 -2624 -2288 3880 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1736498755906 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "u potential_adder_2.v(130) " "Verilog HDL Always Construct warning at potential_adder_2.v(130): inferring latch(es) for variable \"u\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_adder_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_2.v" 130 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498755917 "|accelerator_toplevel|potential_adder_2:inst9"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "v_threshold potential_adder_2.v(130) " "Verilog HDL Always Construct warning at potential_adder_2.v(130): inferring latch(es) for variable \"v_threshold\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_adder_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_2.v" 130 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498755917 "|accelerator_toplevel|potential_adder_2:inst9"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "model potential_adder_2.v(130) " "Verilog HDL Always Construct warning at potential_adder_2.v(130): inferring latch(es) for variable \"model\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_adder_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_2.v" 130 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498755917 "|accelerator_toplevel|potential_adder_2:inst9"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "a potential_adder_2.v(130) " "Verilog HDL Always Construct warning at potential_adder_2.v(130): inferring latch(es) for variable \"a\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_adder_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_2.v" 130 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498755918 "|accelerator_toplevel|potential_adder_2:inst9"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "b potential_adder_2.v(130) " "Verilog HDL Always Construct warning at potential_adder_2.v(130): inferring latch(es) for variable \"b\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_adder_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_2.v" 130 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498755918 "|accelerator_toplevel|potential_adder_2:inst9"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "c potential_adder_2.v(130) " "Verilog HDL Always Construct warning at potential_adder_2.v(130): inferring latch(es) for variable \"c\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_adder_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_2.v" 130 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498755919 "|accelerator_toplevel|potential_adder_2:inst9"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "d potential_adder_2.v(130) " "Verilog HDL Always Construct warning at potential_adder_2.v(130): inferring latch(es) for variable \"d\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_adder_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_2.v" 130 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498755919 "|accelerator_toplevel|potential_adder_2:inst9"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "final_potentialAdder2 potential_adder_2.v(130) " "Verilog HDL Always Construct warning at potential_adder_2.v(130): inferring latch(es) for variable \"final_potentialAdder2\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_adder_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_2.v" 130 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498755919 "|accelerator_toplevel|potential_adder_2:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder2\[0\] potential_adder_2.v(134) " "Inferred latch for \"final_potentialAdder2\[0\]\" at potential_adder_2.v(134)" {  } { { "../rtl/potential_adder_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755932 "|accelerator_toplevel|potential_adder_2:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder2\[1\] potential_adder_2.v(134) " "Inferred latch for \"final_potentialAdder2\[1\]\" at potential_adder_2.v(134)" {  } { { "../rtl/potential_adder_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755933 "|accelerator_toplevel|potential_adder_2:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder2\[2\] potential_adder_2.v(134) " "Inferred latch for \"final_potentialAdder2\[2\]\" at potential_adder_2.v(134)" {  } { { "../rtl/potential_adder_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755933 "|accelerator_toplevel|potential_adder_2:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder2\[3\] potential_adder_2.v(134) " "Inferred latch for \"final_potentialAdder2\[3\]\" at potential_adder_2.v(134)" {  } { { "../rtl/potential_adder_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755933 "|accelerator_toplevel|potential_adder_2:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder2\[4\] potential_adder_2.v(134) " "Inferred latch for \"final_potentialAdder2\[4\]\" at potential_adder_2.v(134)" {  } { { "../rtl/potential_adder_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755933 "|accelerator_toplevel|potential_adder_2:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder2\[5\] potential_adder_2.v(134) " "Inferred latch for \"final_potentialAdder2\[5\]\" at potential_adder_2.v(134)" {  } { { "../rtl/potential_adder_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755933 "|accelerator_toplevel|potential_adder_2:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder2\[6\] potential_adder_2.v(134) " "Inferred latch for \"final_potentialAdder2\[6\]\" at potential_adder_2.v(134)" {  } { { "../rtl/potential_adder_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755934 "|accelerator_toplevel|potential_adder_2:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder2\[7\] potential_adder_2.v(134) " "Inferred latch for \"final_potentialAdder2\[7\]\" at potential_adder_2.v(134)" {  } { { "../rtl/potential_adder_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755934 "|accelerator_toplevel|potential_adder_2:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder2\[8\] potential_adder_2.v(134) " "Inferred latch for \"final_potentialAdder2\[8\]\" at potential_adder_2.v(134)" {  } { { "../rtl/potential_adder_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755934 "|accelerator_toplevel|potential_adder_2:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder2\[9\] potential_adder_2.v(134) " "Inferred latch for \"final_potentialAdder2\[9\]\" at potential_adder_2.v(134)" {  } { { "../rtl/potential_adder_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755934 "|accelerator_toplevel|potential_adder_2:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder2\[10\] potential_adder_2.v(134) " "Inferred latch for \"final_potentialAdder2\[10\]\" at potential_adder_2.v(134)" {  } { { "../rtl/potential_adder_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755935 "|accelerator_toplevel|potential_adder_2:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder2\[11\] potential_adder_2.v(134) " "Inferred latch for \"final_potentialAdder2\[11\]\" at potential_adder_2.v(134)" {  } { { "../rtl/potential_adder_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755935 "|accelerator_toplevel|potential_adder_2:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder2\[12\] potential_adder_2.v(134) " "Inferred latch for \"final_potentialAdder2\[12\]\" at potential_adder_2.v(134)" {  } { { "../rtl/potential_adder_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755935 "|accelerator_toplevel|potential_adder_2:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder2\[13\] potential_adder_2.v(134) " "Inferred latch for \"final_potentialAdder2\[13\]\" at potential_adder_2.v(134)" {  } { { "../rtl/potential_adder_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755935 "|accelerator_toplevel|potential_adder_2:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder2\[14\] potential_adder_2.v(134) " "Inferred latch for \"final_potentialAdder2\[14\]\" at potential_adder_2.v(134)" {  } { { "../rtl/potential_adder_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755935 "|accelerator_toplevel|potential_adder_2:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder2\[15\] potential_adder_2.v(134) " "Inferred latch for \"final_potentialAdder2\[15\]\" at potential_adder_2.v(134)" {  } { { "../rtl/potential_adder_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755936 "|accelerator_toplevel|potential_adder_2:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder2\[16\] potential_adder_2.v(134) " "Inferred latch for \"final_potentialAdder2\[16\]\" at potential_adder_2.v(134)" {  } { { "../rtl/potential_adder_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755936 "|accelerator_toplevel|potential_adder_2:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder2\[17\] potential_adder_2.v(134) " "Inferred latch for \"final_potentialAdder2\[17\]\" at potential_adder_2.v(134)" {  } { { "../rtl/potential_adder_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755936 "|accelerator_toplevel|potential_adder_2:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder2\[18\] potential_adder_2.v(134) " "Inferred latch for \"final_potentialAdder2\[18\]\" at potential_adder_2.v(134)" {  } { { "../rtl/potential_adder_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755936 "|accelerator_toplevel|potential_adder_2:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder2\[19\] potential_adder_2.v(134) " "Inferred latch for \"final_potentialAdder2\[19\]\" at potential_adder_2.v(134)" {  } { { "../rtl/potential_adder_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755936 "|accelerator_toplevel|potential_adder_2:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder2\[20\] potential_adder_2.v(134) " "Inferred latch for \"final_potentialAdder2\[20\]\" at potential_adder_2.v(134)" {  } { { "../rtl/potential_adder_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755937 "|accelerator_toplevel|potential_adder_2:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder2\[21\] potential_adder_2.v(134) " "Inferred latch for \"final_potentialAdder2\[21\]\" at potential_adder_2.v(134)" {  } { { "../rtl/potential_adder_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755937 "|accelerator_toplevel|potential_adder_2:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder2\[22\] potential_adder_2.v(134) " "Inferred latch for \"final_potentialAdder2\[22\]\" at potential_adder_2.v(134)" {  } { { "../rtl/potential_adder_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755937 "|accelerator_toplevel|potential_adder_2:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder2\[23\] potential_adder_2.v(134) " "Inferred latch for \"final_potentialAdder2\[23\]\" at potential_adder_2.v(134)" {  } { { "../rtl/potential_adder_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755937 "|accelerator_toplevel|potential_adder_2:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder2\[24\] potential_adder_2.v(134) " "Inferred latch for \"final_potentialAdder2\[24\]\" at potential_adder_2.v(134)" {  } { { "../rtl/potential_adder_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755937 "|accelerator_toplevel|potential_adder_2:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder2\[25\] potential_adder_2.v(134) " "Inferred latch for \"final_potentialAdder2\[25\]\" at potential_adder_2.v(134)" {  } { { "../rtl/potential_adder_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755938 "|accelerator_toplevel|potential_adder_2:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder2\[26\] potential_adder_2.v(134) " "Inferred latch for \"final_potentialAdder2\[26\]\" at potential_adder_2.v(134)" {  } { { "../rtl/potential_adder_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755938 "|accelerator_toplevel|potential_adder_2:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder2\[27\] potential_adder_2.v(134) " "Inferred latch for \"final_potentialAdder2\[27\]\" at potential_adder_2.v(134)" {  } { { "../rtl/potential_adder_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755938 "|accelerator_toplevel|potential_adder_2:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder2\[28\] potential_adder_2.v(134) " "Inferred latch for \"final_potentialAdder2\[28\]\" at potential_adder_2.v(134)" {  } { { "../rtl/potential_adder_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755938 "|accelerator_toplevel|potential_adder_2:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder2\[29\] potential_adder_2.v(134) " "Inferred latch for \"final_potentialAdder2\[29\]\" at potential_adder_2.v(134)" {  } { { "../rtl/potential_adder_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755939 "|accelerator_toplevel|potential_adder_2:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder2\[30\] potential_adder_2.v(134) " "Inferred latch for \"final_potentialAdder2\[30\]\" at potential_adder_2.v(134)" {  } { { "../rtl/potential_adder_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755939 "|accelerator_toplevel|potential_adder_2:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder2\[31\] potential_adder_2.v(134) " "Inferred latch for \"final_potentialAdder2\[31\]\" at potential_adder_2.v(134)" {  } { { "../rtl/potential_adder_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755939 "|accelerator_toplevel|potential_adder_2:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[0\] potential_adder_2.v(134) " "Inferred latch for \"d\[0\]\" at potential_adder_2.v(134)" {  } { { "../rtl/potential_adder_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755939 "|accelerator_toplevel|potential_adder_2:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[1\] potential_adder_2.v(134) " "Inferred latch for \"d\[1\]\" at potential_adder_2.v(134)" {  } { { "../rtl/potential_adder_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755939 "|accelerator_toplevel|potential_adder_2:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[2\] potential_adder_2.v(134) " "Inferred latch for \"d\[2\]\" at potential_adder_2.v(134)" {  } { { "../rtl/potential_adder_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755940 "|accelerator_toplevel|potential_adder_2:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[3\] potential_adder_2.v(134) " "Inferred latch for \"d\[3\]\" at potential_adder_2.v(134)" {  } { { "../rtl/potential_adder_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755940 "|accelerator_toplevel|potential_adder_2:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[4\] potential_adder_2.v(134) " "Inferred latch for \"d\[4\]\" at potential_adder_2.v(134)" {  } { { "../rtl/potential_adder_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755940 "|accelerator_toplevel|potential_adder_2:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[5\] potential_adder_2.v(134) " "Inferred latch for \"d\[5\]\" at potential_adder_2.v(134)" {  } { { "../rtl/potential_adder_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755940 "|accelerator_toplevel|potential_adder_2:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[6\] potential_adder_2.v(134) " "Inferred latch for \"d\[6\]\" at potential_adder_2.v(134)" {  } { { "../rtl/potential_adder_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755940 "|accelerator_toplevel|potential_adder_2:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[7\] potential_adder_2.v(134) " "Inferred latch for \"d\[7\]\" at potential_adder_2.v(134)" {  } { { "../rtl/potential_adder_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755940 "|accelerator_toplevel|potential_adder_2:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[8\] potential_adder_2.v(134) " "Inferred latch for \"d\[8\]\" at potential_adder_2.v(134)" {  } { { "../rtl/potential_adder_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755941 "|accelerator_toplevel|potential_adder_2:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[9\] potential_adder_2.v(134) " "Inferred latch for \"d\[9\]\" at potential_adder_2.v(134)" {  } { { "../rtl/potential_adder_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755941 "|accelerator_toplevel|potential_adder_2:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[10\] potential_adder_2.v(134) " "Inferred latch for \"d\[10\]\" at potential_adder_2.v(134)" {  } { { "../rtl/potential_adder_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755941 "|accelerator_toplevel|potential_adder_2:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[11\] potential_adder_2.v(134) " "Inferred latch for \"d\[11\]\" at potential_adder_2.v(134)" {  } { { "../rtl/potential_adder_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755941 "|accelerator_toplevel|potential_adder_2:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[12\] potential_adder_2.v(134) " "Inferred latch for \"d\[12\]\" at potential_adder_2.v(134)" {  } { { "../rtl/potential_adder_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755941 "|accelerator_toplevel|potential_adder_2:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[13\] potential_adder_2.v(134) " "Inferred latch for \"d\[13\]\" at potential_adder_2.v(134)" {  } { { "../rtl/potential_adder_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755941 "|accelerator_toplevel|potential_adder_2:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[14\] potential_adder_2.v(134) " "Inferred latch for \"d\[14\]\" at potential_adder_2.v(134)" {  } { { "../rtl/potential_adder_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755942 "|accelerator_toplevel|potential_adder_2:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[15\] potential_adder_2.v(134) " "Inferred latch for \"d\[15\]\" at potential_adder_2.v(134)" {  } { { "../rtl/potential_adder_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755942 "|accelerator_toplevel|potential_adder_2:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[16\] potential_adder_2.v(134) " "Inferred latch for \"d\[16\]\" at potential_adder_2.v(134)" {  } { { "../rtl/potential_adder_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755942 "|accelerator_toplevel|potential_adder_2:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[17\] potential_adder_2.v(134) " "Inferred latch for \"d\[17\]\" at potential_adder_2.v(134)" {  } { { "../rtl/potential_adder_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755942 "|accelerator_toplevel|potential_adder_2:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[18\] potential_adder_2.v(134) " "Inferred latch for \"d\[18\]\" at potential_adder_2.v(134)" {  } { { "../rtl/potential_adder_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755942 "|accelerator_toplevel|potential_adder_2:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[19\] potential_adder_2.v(134) " "Inferred latch for \"d\[19\]\" at potential_adder_2.v(134)" {  } { { "../rtl/potential_adder_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755943 "|accelerator_toplevel|potential_adder_2:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[20\] potential_adder_2.v(134) " "Inferred latch for \"d\[20\]\" at potential_adder_2.v(134)" {  } { { "../rtl/potential_adder_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755943 "|accelerator_toplevel|potential_adder_2:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[21\] potential_adder_2.v(134) " "Inferred latch for \"d\[21\]\" at potential_adder_2.v(134)" {  } { { "../rtl/potential_adder_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755943 "|accelerator_toplevel|potential_adder_2:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[22\] potential_adder_2.v(134) " "Inferred latch for \"d\[22\]\" at potential_adder_2.v(134)" {  } { { "../rtl/potential_adder_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755943 "|accelerator_toplevel|potential_adder_2:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[23\] potential_adder_2.v(134) " "Inferred latch for \"d\[23\]\" at potential_adder_2.v(134)" {  } { { "../rtl/potential_adder_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755943 "|accelerator_toplevel|potential_adder_2:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[24\] potential_adder_2.v(134) " "Inferred latch for \"d\[24\]\" at potential_adder_2.v(134)" {  } { { "../rtl/potential_adder_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755944 "|accelerator_toplevel|potential_adder_2:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[25\] potential_adder_2.v(134) " "Inferred latch for \"d\[25\]\" at potential_adder_2.v(134)" {  } { { "../rtl/potential_adder_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755944 "|accelerator_toplevel|potential_adder_2:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[26\] potential_adder_2.v(134) " "Inferred latch for \"d\[26\]\" at potential_adder_2.v(134)" {  } { { "../rtl/potential_adder_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755944 "|accelerator_toplevel|potential_adder_2:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[27\] potential_adder_2.v(134) " "Inferred latch for \"d\[27\]\" at potential_adder_2.v(134)" {  } { { "../rtl/potential_adder_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755944 "|accelerator_toplevel|potential_adder_2:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[28\] potential_adder_2.v(134) " "Inferred latch for \"d\[28\]\" at potential_adder_2.v(134)" {  } { { "../rtl/potential_adder_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755944 "|accelerator_toplevel|potential_adder_2:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[29\] potential_adder_2.v(134) " "Inferred latch for \"d\[29\]\" at potential_adder_2.v(134)" {  } { { "../rtl/potential_adder_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755944 "|accelerator_toplevel|potential_adder_2:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[30\] potential_adder_2.v(134) " "Inferred latch for \"d\[30\]\" at potential_adder_2.v(134)" {  } { { "../rtl/potential_adder_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755945 "|accelerator_toplevel|potential_adder_2:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[31\] potential_adder_2.v(134) " "Inferred latch for \"d\[31\]\" at potential_adder_2.v(134)" {  } { { "../rtl/potential_adder_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755945 "|accelerator_toplevel|potential_adder_2:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[0\] potential_adder_2.v(134) " "Inferred latch for \"c\[0\]\" at potential_adder_2.v(134)" {  } { { "../rtl/potential_adder_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755945 "|accelerator_toplevel|potential_adder_2:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[1\] potential_adder_2.v(134) " "Inferred latch for \"c\[1\]\" at potential_adder_2.v(134)" {  } { { "../rtl/potential_adder_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755945 "|accelerator_toplevel|potential_adder_2:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[2\] potential_adder_2.v(134) " "Inferred latch for \"c\[2\]\" at potential_adder_2.v(134)" {  } { { "../rtl/potential_adder_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755945 "|accelerator_toplevel|potential_adder_2:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[3\] potential_adder_2.v(134) " "Inferred latch for \"c\[3\]\" at potential_adder_2.v(134)" {  } { { "../rtl/potential_adder_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755945 "|accelerator_toplevel|potential_adder_2:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[4\] potential_adder_2.v(134) " "Inferred latch for \"c\[4\]\" at potential_adder_2.v(134)" {  } { { "../rtl/potential_adder_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755946 "|accelerator_toplevel|potential_adder_2:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[5\] potential_adder_2.v(134) " "Inferred latch for \"c\[5\]\" at potential_adder_2.v(134)" {  } { { "../rtl/potential_adder_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755946 "|accelerator_toplevel|potential_adder_2:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[6\] potential_adder_2.v(134) " "Inferred latch for \"c\[6\]\" at potential_adder_2.v(134)" {  } { { "../rtl/potential_adder_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755946 "|accelerator_toplevel|potential_adder_2:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[7\] potential_adder_2.v(134) " "Inferred latch for \"c\[7\]\" at potential_adder_2.v(134)" {  } { { "../rtl/potential_adder_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755946 "|accelerator_toplevel|potential_adder_2:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[8\] potential_adder_2.v(134) " "Inferred latch for \"c\[8\]\" at potential_adder_2.v(134)" {  } { { "../rtl/potential_adder_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755946 "|accelerator_toplevel|potential_adder_2:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[9\] potential_adder_2.v(134) " "Inferred latch for \"c\[9\]\" at potential_adder_2.v(134)" {  } { { "../rtl/potential_adder_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755946 "|accelerator_toplevel|potential_adder_2:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[10\] potential_adder_2.v(134) " "Inferred latch for \"c\[10\]\" at potential_adder_2.v(134)" {  } { { "../rtl/potential_adder_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755946 "|accelerator_toplevel|potential_adder_2:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[11\] potential_adder_2.v(134) " "Inferred latch for \"c\[11\]\" at potential_adder_2.v(134)" {  } { { "../rtl/potential_adder_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755947 "|accelerator_toplevel|potential_adder_2:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[12\] potential_adder_2.v(134) " "Inferred latch for \"c\[12\]\" at potential_adder_2.v(134)" {  } { { "../rtl/potential_adder_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755947 "|accelerator_toplevel|potential_adder_2:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[13\] potential_adder_2.v(134) " "Inferred latch for \"c\[13\]\" at potential_adder_2.v(134)" {  } { { "../rtl/potential_adder_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755947 "|accelerator_toplevel|potential_adder_2:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[14\] potential_adder_2.v(134) " "Inferred latch for \"c\[14\]\" at potential_adder_2.v(134)" {  } { { "../rtl/potential_adder_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755948 "|accelerator_toplevel|potential_adder_2:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[15\] potential_adder_2.v(134) " "Inferred latch for \"c\[15\]\" at potential_adder_2.v(134)" {  } { { "../rtl/potential_adder_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755948 "|accelerator_toplevel|potential_adder_2:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[16\] potential_adder_2.v(134) " "Inferred latch for \"c\[16\]\" at potential_adder_2.v(134)" {  } { { "../rtl/potential_adder_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755948 "|accelerator_toplevel|potential_adder_2:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[17\] potential_adder_2.v(134) " "Inferred latch for \"c\[17\]\" at potential_adder_2.v(134)" {  } { { "../rtl/potential_adder_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755948 "|accelerator_toplevel|potential_adder_2:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[18\] potential_adder_2.v(134) " "Inferred latch for \"c\[18\]\" at potential_adder_2.v(134)" {  } { { "../rtl/potential_adder_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755949 "|accelerator_toplevel|potential_adder_2:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[19\] potential_adder_2.v(134) " "Inferred latch for \"c\[19\]\" at potential_adder_2.v(134)" {  } { { "../rtl/potential_adder_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755949 "|accelerator_toplevel|potential_adder_2:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[20\] potential_adder_2.v(134) " "Inferred latch for \"c\[20\]\" at potential_adder_2.v(134)" {  } { { "../rtl/potential_adder_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755949 "|accelerator_toplevel|potential_adder_2:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[21\] potential_adder_2.v(134) " "Inferred latch for \"c\[21\]\" at potential_adder_2.v(134)" {  } { { "../rtl/potential_adder_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755949 "|accelerator_toplevel|potential_adder_2:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[22\] potential_adder_2.v(134) " "Inferred latch for \"c\[22\]\" at potential_adder_2.v(134)" {  } { { "../rtl/potential_adder_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755949 "|accelerator_toplevel|potential_adder_2:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[23\] potential_adder_2.v(134) " "Inferred latch for \"c\[23\]\" at potential_adder_2.v(134)" {  } { { "../rtl/potential_adder_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755949 "|accelerator_toplevel|potential_adder_2:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[24\] potential_adder_2.v(134) " "Inferred latch for \"c\[24\]\" at potential_adder_2.v(134)" {  } { { "../rtl/potential_adder_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755950 "|accelerator_toplevel|potential_adder_2:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[25\] potential_adder_2.v(134) " "Inferred latch for \"c\[25\]\" at potential_adder_2.v(134)" {  } { { "../rtl/potential_adder_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755950 "|accelerator_toplevel|potential_adder_2:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[26\] potential_adder_2.v(134) " "Inferred latch for \"c\[26\]\" at potential_adder_2.v(134)" {  } { { "../rtl/potential_adder_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755950 "|accelerator_toplevel|potential_adder_2:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[27\] potential_adder_2.v(134) " "Inferred latch for \"c\[27\]\" at potential_adder_2.v(134)" {  } { { "../rtl/potential_adder_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755950 "|accelerator_toplevel|potential_adder_2:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[28\] potential_adder_2.v(134) " "Inferred latch for \"c\[28\]\" at potential_adder_2.v(134)" {  } { { "../rtl/potential_adder_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755950 "|accelerator_toplevel|potential_adder_2:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[29\] potential_adder_2.v(134) " "Inferred latch for \"c\[29\]\" at potential_adder_2.v(134)" {  } { { "../rtl/potential_adder_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755950 "|accelerator_toplevel|potential_adder_2:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[30\] potential_adder_2.v(134) " "Inferred latch for \"c\[30\]\" at potential_adder_2.v(134)" {  } { { "../rtl/potential_adder_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755951 "|accelerator_toplevel|potential_adder_2:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[31\] potential_adder_2.v(134) " "Inferred latch for \"c\[31\]\" at potential_adder_2.v(134)" {  } { { "../rtl/potential_adder_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755951 "|accelerator_toplevel|potential_adder_2:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[0\] potential_adder_2.v(134) " "Inferred latch for \"b\[0\]\" at potential_adder_2.v(134)" {  } { { "../rtl/potential_adder_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755951 "|accelerator_toplevel|potential_adder_2:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[1\] potential_adder_2.v(134) " "Inferred latch for \"b\[1\]\" at potential_adder_2.v(134)" {  } { { "../rtl/potential_adder_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755951 "|accelerator_toplevel|potential_adder_2:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[2\] potential_adder_2.v(134) " "Inferred latch for \"b\[2\]\" at potential_adder_2.v(134)" {  } { { "../rtl/potential_adder_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755951 "|accelerator_toplevel|potential_adder_2:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[3\] potential_adder_2.v(134) " "Inferred latch for \"b\[3\]\" at potential_adder_2.v(134)" {  } { { "../rtl/potential_adder_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755951 "|accelerator_toplevel|potential_adder_2:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[4\] potential_adder_2.v(134) " "Inferred latch for \"b\[4\]\" at potential_adder_2.v(134)" {  } { { "../rtl/potential_adder_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755951 "|accelerator_toplevel|potential_adder_2:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[5\] potential_adder_2.v(134) " "Inferred latch for \"b\[5\]\" at potential_adder_2.v(134)" {  } { { "../rtl/potential_adder_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755952 "|accelerator_toplevel|potential_adder_2:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[6\] potential_adder_2.v(134) " "Inferred latch for \"b\[6\]\" at potential_adder_2.v(134)" {  } { { "../rtl/potential_adder_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755952 "|accelerator_toplevel|potential_adder_2:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[7\] potential_adder_2.v(134) " "Inferred latch for \"b\[7\]\" at potential_adder_2.v(134)" {  } { { "../rtl/potential_adder_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755952 "|accelerator_toplevel|potential_adder_2:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[8\] potential_adder_2.v(134) " "Inferred latch for \"b\[8\]\" at potential_adder_2.v(134)" {  } { { "../rtl/potential_adder_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755952 "|accelerator_toplevel|potential_adder_2:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[9\] potential_adder_2.v(134) " "Inferred latch for \"b\[9\]\" at potential_adder_2.v(134)" {  } { { "../rtl/potential_adder_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755952 "|accelerator_toplevel|potential_adder_2:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[10\] potential_adder_2.v(134) " "Inferred latch for \"b\[10\]\" at potential_adder_2.v(134)" {  } { { "../rtl/potential_adder_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755952 "|accelerator_toplevel|potential_adder_2:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[11\] potential_adder_2.v(134) " "Inferred latch for \"b\[11\]\" at potential_adder_2.v(134)" {  } { { "../rtl/potential_adder_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755952 "|accelerator_toplevel|potential_adder_2:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[12\] potential_adder_2.v(134) " "Inferred latch for \"b\[12\]\" at potential_adder_2.v(134)" {  } { { "../rtl/potential_adder_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755953 "|accelerator_toplevel|potential_adder_2:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[13\] potential_adder_2.v(134) " "Inferred latch for \"b\[13\]\" at potential_adder_2.v(134)" {  } { { "../rtl/potential_adder_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755953 "|accelerator_toplevel|potential_adder_2:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[14\] potential_adder_2.v(134) " "Inferred latch for \"b\[14\]\" at potential_adder_2.v(134)" {  } { { "../rtl/potential_adder_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755953 "|accelerator_toplevel|potential_adder_2:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[15\] potential_adder_2.v(134) " "Inferred latch for \"b\[15\]\" at potential_adder_2.v(134)" {  } { { "../rtl/potential_adder_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755953 "|accelerator_toplevel|potential_adder_2:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[16\] potential_adder_2.v(134) " "Inferred latch for \"b\[16\]\" at potential_adder_2.v(134)" {  } { { "../rtl/potential_adder_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755953 "|accelerator_toplevel|potential_adder_2:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[17\] potential_adder_2.v(134) " "Inferred latch for \"b\[17\]\" at potential_adder_2.v(134)" {  } { { "../rtl/potential_adder_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755953 "|accelerator_toplevel|potential_adder_2:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[18\] potential_adder_2.v(134) " "Inferred latch for \"b\[18\]\" at potential_adder_2.v(134)" {  } { { "../rtl/potential_adder_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755954 "|accelerator_toplevel|potential_adder_2:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[19\] potential_adder_2.v(134) " "Inferred latch for \"b\[19\]\" at potential_adder_2.v(134)" {  } { { "../rtl/potential_adder_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755954 "|accelerator_toplevel|potential_adder_2:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[20\] potential_adder_2.v(134) " "Inferred latch for \"b\[20\]\" at potential_adder_2.v(134)" {  } { { "../rtl/potential_adder_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755954 "|accelerator_toplevel|potential_adder_2:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[21\] potential_adder_2.v(134) " "Inferred latch for \"b\[21\]\" at potential_adder_2.v(134)" {  } { { "../rtl/potential_adder_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755954 "|accelerator_toplevel|potential_adder_2:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[22\] potential_adder_2.v(134) " "Inferred latch for \"b\[22\]\" at potential_adder_2.v(134)" {  } { { "../rtl/potential_adder_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755954 "|accelerator_toplevel|potential_adder_2:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[23\] potential_adder_2.v(134) " "Inferred latch for \"b\[23\]\" at potential_adder_2.v(134)" {  } { { "../rtl/potential_adder_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755954 "|accelerator_toplevel|potential_adder_2:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[24\] potential_adder_2.v(134) " "Inferred latch for \"b\[24\]\" at potential_adder_2.v(134)" {  } { { "../rtl/potential_adder_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755954 "|accelerator_toplevel|potential_adder_2:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[25\] potential_adder_2.v(134) " "Inferred latch for \"b\[25\]\" at potential_adder_2.v(134)" {  } { { "../rtl/potential_adder_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755955 "|accelerator_toplevel|potential_adder_2:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[26\] potential_adder_2.v(134) " "Inferred latch for \"b\[26\]\" at potential_adder_2.v(134)" {  } { { "../rtl/potential_adder_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755955 "|accelerator_toplevel|potential_adder_2:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[27\] potential_adder_2.v(134) " "Inferred latch for \"b\[27\]\" at potential_adder_2.v(134)" {  } { { "../rtl/potential_adder_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755955 "|accelerator_toplevel|potential_adder_2:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[28\] potential_adder_2.v(134) " "Inferred latch for \"b\[28\]\" at potential_adder_2.v(134)" {  } { { "../rtl/potential_adder_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755955 "|accelerator_toplevel|potential_adder_2:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[29\] potential_adder_2.v(134) " "Inferred latch for \"b\[29\]\" at potential_adder_2.v(134)" {  } { { "../rtl/potential_adder_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755955 "|accelerator_toplevel|potential_adder_2:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[30\] potential_adder_2.v(134) " "Inferred latch for \"b\[30\]\" at potential_adder_2.v(134)" {  } { { "../rtl/potential_adder_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755955 "|accelerator_toplevel|potential_adder_2:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[31\] potential_adder_2.v(134) " "Inferred latch for \"b\[31\]\" at potential_adder_2.v(134)" {  } { { "../rtl/potential_adder_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755955 "|accelerator_toplevel|potential_adder_2:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[0\] potential_adder_2.v(134) " "Inferred latch for \"a\[0\]\" at potential_adder_2.v(134)" {  } { { "../rtl/potential_adder_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755956 "|accelerator_toplevel|potential_adder_2:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[1\] potential_adder_2.v(134) " "Inferred latch for \"a\[1\]\" at potential_adder_2.v(134)" {  } { { "../rtl/potential_adder_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755956 "|accelerator_toplevel|potential_adder_2:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[2\] potential_adder_2.v(134) " "Inferred latch for \"a\[2\]\" at potential_adder_2.v(134)" {  } { { "../rtl/potential_adder_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755956 "|accelerator_toplevel|potential_adder_2:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[3\] potential_adder_2.v(134) " "Inferred latch for \"a\[3\]\" at potential_adder_2.v(134)" {  } { { "../rtl/potential_adder_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755956 "|accelerator_toplevel|potential_adder_2:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[4\] potential_adder_2.v(134) " "Inferred latch for \"a\[4\]\" at potential_adder_2.v(134)" {  } { { "../rtl/potential_adder_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755956 "|accelerator_toplevel|potential_adder_2:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[5\] potential_adder_2.v(134) " "Inferred latch for \"a\[5\]\" at potential_adder_2.v(134)" {  } { { "../rtl/potential_adder_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755956 "|accelerator_toplevel|potential_adder_2:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[6\] potential_adder_2.v(134) " "Inferred latch for \"a\[6\]\" at potential_adder_2.v(134)" {  } { { "../rtl/potential_adder_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755956 "|accelerator_toplevel|potential_adder_2:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[7\] potential_adder_2.v(134) " "Inferred latch for \"a\[7\]\" at potential_adder_2.v(134)" {  } { { "../rtl/potential_adder_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755957 "|accelerator_toplevel|potential_adder_2:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[8\] potential_adder_2.v(134) " "Inferred latch for \"a\[8\]\" at potential_adder_2.v(134)" {  } { { "../rtl/potential_adder_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755957 "|accelerator_toplevel|potential_adder_2:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[9\] potential_adder_2.v(134) " "Inferred latch for \"a\[9\]\" at potential_adder_2.v(134)" {  } { { "../rtl/potential_adder_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755957 "|accelerator_toplevel|potential_adder_2:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[10\] potential_adder_2.v(134) " "Inferred latch for \"a\[10\]\" at potential_adder_2.v(134)" {  } { { "../rtl/potential_adder_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755957 "|accelerator_toplevel|potential_adder_2:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[11\] potential_adder_2.v(134) " "Inferred latch for \"a\[11\]\" at potential_adder_2.v(134)" {  } { { "../rtl/potential_adder_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755957 "|accelerator_toplevel|potential_adder_2:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[12\] potential_adder_2.v(134) " "Inferred latch for \"a\[12\]\" at potential_adder_2.v(134)" {  } { { "../rtl/potential_adder_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755957 "|accelerator_toplevel|potential_adder_2:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[13\] potential_adder_2.v(134) " "Inferred latch for \"a\[13\]\" at potential_adder_2.v(134)" {  } { { "../rtl/potential_adder_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755958 "|accelerator_toplevel|potential_adder_2:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[14\] potential_adder_2.v(134) " "Inferred latch for \"a\[14\]\" at potential_adder_2.v(134)" {  } { { "../rtl/potential_adder_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755958 "|accelerator_toplevel|potential_adder_2:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[15\] potential_adder_2.v(134) " "Inferred latch for \"a\[15\]\" at potential_adder_2.v(134)" {  } { { "../rtl/potential_adder_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755958 "|accelerator_toplevel|potential_adder_2:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[16\] potential_adder_2.v(134) " "Inferred latch for \"a\[16\]\" at potential_adder_2.v(134)" {  } { { "../rtl/potential_adder_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755958 "|accelerator_toplevel|potential_adder_2:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[17\] potential_adder_2.v(134) " "Inferred latch for \"a\[17\]\" at potential_adder_2.v(134)" {  } { { "../rtl/potential_adder_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755958 "|accelerator_toplevel|potential_adder_2:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[18\] potential_adder_2.v(134) " "Inferred latch for \"a\[18\]\" at potential_adder_2.v(134)" {  } { { "../rtl/potential_adder_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755958 "|accelerator_toplevel|potential_adder_2:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[19\] potential_adder_2.v(134) " "Inferred latch for \"a\[19\]\" at potential_adder_2.v(134)" {  } { { "../rtl/potential_adder_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755958 "|accelerator_toplevel|potential_adder_2:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[20\] potential_adder_2.v(134) " "Inferred latch for \"a\[20\]\" at potential_adder_2.v(134)" {  } { { "../rtl/potential_adder_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755959 "|accelerator_toplevel|potential_adder_2:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[21\] potential_adder_2.v(134) " "Inferred latch for \"a\[21\]\" at potential_adder_2.v(134)" {  } { { "../rtl/potential_adder_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755959 "|accelerator_toplevel|potential_adder_2:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[22\] potential_adder_2.v(134) " "Inferred latch for \"a\[22\]\" at potential_adder_2.v(134)" {  } { { "../rtl/potential_adder_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755959 "|accelerator_toplevel|potential_adder_2:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[23\] potential_adder_2.v(134) " "Inferred latch for \"a\[23\]\" at potential_adder_2.v(134)" {  } { { "../rtl/potential_adder_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755959 "|accelerator_toplevel|potential_adder_2:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[24\] potential_adder_2.v(134) " "Inferred latch for \"a\[24\]\" at potential_adder_2.v(134)" {  } { { "../rtl/potential_adder_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755959 "|accelerator_toplevel|potential_adder_2:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[25\] potential_adder_2.v(134) " "Inferred latch for \"a\[25\]\" at potential_adder_2.v(134)" {  } { { "../rtl/potential_adder_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755959 "|accelerator_toplevel|potential_adder_2:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[26\] potential_adder_2.v(134) " "Inferred latch for \"a\[26\]\" at potential_adder_2.v(134)" {  } { { "../rtl/potential_adder_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755959 "|accelerator_toplevel|potential_adder_2:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[27\] potential_adder_2.v(134) " "Inferred latch for \"a\[27\]\" at potential_adder_2.v(134)" {  } { { "../rtl/potential_adder_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755960 "|accelerator_toplevel|potential_adder_2:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[28\] potential_adder_2.v(134) " "Inferred latch for \"a\[28\]\" at potential_adder_2.v(134)" {  } { { "../rtl/potential_adder_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755960 "|accelerator_toplevel|potential_adder_2:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[29\] potential_adder_2.v(134) " "Inferred latch for \"a\[29\]\" at potential_adder_2.v(134)" {  } { { "../rtl/potential_adder_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755960 "|accelerator_toplevel|potential_adder_2:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[30\] potential_adder_2.v(134) " "Inferred latch for \"a\[30\]\" at potential_adder_2.v(134)" {  } { { "../rtl/potential_adder_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755960 "|accelerator_toplevel|potential_adder_2:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[31\] potential_adder_2.v(134) " "Inferred latch for \"a\[31\]\" at potential_adder_2.v(134)" {  } { { "../rtl/potential_adder_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755960 "|accelerator_toplevel|potential_adder_2:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "model.10 potential_adder_2.v(134) " "Inferred latch for \"model.10\" at potential_adder_2.v(134)" {  } { { "../rtl/potential_adder_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755960 "|accelerator_toplevel|potential_adder_2:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "model.01 potential_adder_2.v(134) " "Inferred latch for \"model.01\" at potential_adder_2.v(134)" {  } { { "../rtl/potential_adder_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755961 "|accelerator_toplevel|potential_adder_2:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "model.00 potential_adder_2.v(134) " "Inferred latch for \"model.00\" at potential_adder_2.v(134)" {  } { { "../rtl/potential_adder_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755961 "|accelerator_toplevel|potential_adder_2:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[0\] potential_adder_2.v(134) " "Inferred latch for \"v_threshold\[0\]\" at potential_adder_2.v(134)" {  } { { "../rtl/potential_adder_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755961 "|accelerator_toplevel|potential_adder_2:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[1\] potential_adder_2.v(134) " "Inferred latch for \"v_threshold\[1\]\" at potential_adder_2.v(134)" {  } { { "../rtl/potential_adder_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755961 "|accelerator_toplevel|potential_adder_2:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[2\] potential_adder_2.v(134) " "Inferred latch for \"v_threshold\[2\]\" at potential_adder_2.v(134)" {  } { { "../rtl/potential_adder_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755961 "|accelerator_toplevel|potential_adder_2:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[3\] potential_adder_2.v(134) " "Inferred latch for \"v_threshold\[3\]\" at potential_adder_2.v(134)" {  } { { "../rtl/potential_adder_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755961 "|accelerator_toplevel|potential_adder_2:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[4\] potential_adder_2.v(134) " "Inferred latch for \"v_threshold\[4\]\" at potential_adder_2.v(134)" {  } { { "../rtl/potential_adder_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755961 "|accelerator_toplevel|potential_adder_2:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[5\] potential_adder_2.v(134) " "Inferred latch for \"v_threshold\[5\]\" at potential_adder_2.v(134)" {  } { { "../rtl/potential_adder_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755962 "|accelerator_toplevel|potential_adder_2:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[6\] potential_adder_2.v(134) " "Inferred latch for \"v_threshold\[6\]\" at potential_adder_2.v(134)" {  } { { "../rtl/potential_adder_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755962 "|accelerator_toplevel|potential_adder_2:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[7\] potential_adder_2.v(134) " "Inferred latch for \"v_threshold\[7\]\" at potential_adder_2.v(134)" {  } { { "../rtl/potential_adder_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755962 "|accelerator_toplevel|potential_adder_2:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[8\] potential_adder_2.v(134) " "Inferred latch for \"v_threshold\[8\]\" at potential_adder_2.v(134)" {  } { { "../rtl/potential_adder_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755962 "|accelerator_toplevel|potential_adder_2:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[9\] potential_adder_2.v(134) " "Inferred latch for \"v_threshold\[9\]\" at potential_adder_2.v(134)" {  } { { "../rtl/potential_adder_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755962 "|accelerator_toplevel|potential_adder_2:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[10\] potential_adder_2.v(134) " "Inferred latch for \"v_threshold\[10\]\" at potential_adder_2.v(134)" {  } { { "../rtl/potential_adder_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755962 "|accelerator_toplevel|potential_adder_2:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[11\] potential_adder_2.v(134) " "Inferred latch for \"v_threshold\[11\]\" at potential_adder_2.v(134)" {  } { { "../rtl/potential_adder_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755962 "|accelerator_toplevel|potential_adder_2:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[12\] potential_adder_2.v(134) " "Inferred latch for \"v_threshold\[12\]\" at potential_adder_2.v(134)" {  } { { "../rtl/potential_adder_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755963 "|accelerator_toplevel|potential_adder_2:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[13\] potential_adder_2.v(134) " "Inferred latch for \"v_threshold\[13\]\" at potential_adder_2.v(134)" {  } { { "../rtl/potential_adder_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755963 "|accelerator_toplevel|potential_adder_2:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[14\] potential_adder_2.v(134) " "Inferred latch for \"v_threshold\[14\]\" at potential_adder_2.v(134)" {  } { { "../rtl/potential_adder_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755963 "|accelerator_toplevel|potential_adder_2:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[15\] potential_adder_2.v(134) " "Inferred latch for \"v_threshold\[15\]\" at potential_adder_2.v(134)" {  } { { "../rtl/potential_adder_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755963 "|accelerator_toplevel|potential_adder_2:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[16\] potential_adder_2.v(134) " "Inferred latch for \"v_threshold\[16\]\" at potential_adder_2.v(134)" {  } { { "../rtl/potential_adder_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755964 "|accelerator_toplevel|potential_adder_2:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[17\] potential_adder_2.v(134) " "Inferred latch for \"v_threshold\[17\]\" at potential_adder_2.v(134)" {  } { { "../rtl/potential_adder_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755964 "|accelerator_toplevel|potential_adder_2:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[18\] potential_adder_2.v(134) " "Inferred latch for \"v_threshold\[18\]\" at potential_adder_2.v(134)" {  } { { "../rtl/potential_adder_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755964 "|accelerator_toplevel|potential_adder_2:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[19\] potential_adder_2.v(134) " "Inferred latch for \"v_threshold\[19\]\" at potential_adder_2.v(134)" {  } { { "../rtl/potential_adder_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755964 "|accelerator_toplevel|potential_adder_2:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[20\] potential_adder_2.v(134) " "Inferred latch for \"v_threshold\[20\]\" at potential_adder_2.v(134)" {  } { { "../rtl/potential_adder_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755965 "|accelerator_toplevel|potential_adder_2:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[21\] potential_adder_2.v(134) " "Inferred latch for \"v_threshold\[21\]\" at potential_adder_2.v(134)" {  } { { "../rtl/potential_adder_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755965 "|accelerator_toplevel|potential_adder_2:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[22\] potential_adder_2.v(134) " "Inferred latch for \"v_threshold\[22\]\" at potential_adder_2.v(134)" {  } { { "../rtl/potential_adder_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755965 "|accelerator_toplevel|potential_adder_2:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[23\] potential_adder_2.v(134) " "Inferred latch for \"v_threshold\[23\]\" at potential_adder_2.v(134)" {  } { { "../rtl/potential_adder_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755965 "|accelerator_toplevel|potential_adder_2:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[24\] potential_adder_2.v(134) " "Inferred latch for \"v_threshold\[24\]\" at potential_adder_2.v(134)" {  } { { "../rtl/potential_adder_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755965 "|accelerator_toplevel|potential_adder_2:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[25\] potential_adder_2.v(134) " "Inferred latch for \"v_threshold\[25\]\" at potential_adder_2.v(134)" {  } { { "../rtl/potential_adder_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755965 "|accelerator_toplevel|potential_adder_2:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[26\] potential_adder_2.v(134) " "Inferred latch for \"v_threshold\[26\]\" at potential_adder_2.v(134)" {  } { { "../rtl/potential_adder_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755966 "|accelerator_toplevel|potential_adder_2:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[27\] potential_adder_2.v(134) " "Inferred latch for \"v_threshold\[27\]\" at potential_adder_2.v(134)" {  } { { "../rtl/potential_adder_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755966 "|accelerator_toplevel|potential_adder_2:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[28\] potential_adder_2.v(134) " "Inferred latch for \"v_threshold\[28\]\" at potential_adder_2.v(134)" {  } { { "../rtl/potential_adder_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755966 "|accelerator_toplevel|potential_adder_2:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[29\] potential_adder_2.v(134) " "Inferred latch for \"v_threshold\[29\]\" at potential_adder_2.v(134)" {  } { { "../rtl/potential_adder_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755966 "|accelerator_toplevel|potential_adder_2:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[30\] potential_adder_2.v(134) " "Inferred latch for \"v_threshold\[30\]\" at potential_adder_2.v(134)" {  } { { "../rtl/potential_adder_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755966 "|accelerator_toplevel|potential_adder_2:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[31\] potential_adder_2.v(134) " "Inferred latch for \"v_threshold\[31\]\" at potential_adder_2.v(134)" {  } { { "../rtl/potential_adder_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755966 "|accelerator_toplevel|potential_adder_2:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[0\] potential_adder_2.v(134) " "Inferred latch for \"u\[0\]\" at potential_adder_2.v(134)" {  } { { "../rtl/potential_adder_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755967 "|accelerator_toplevel|potential_adder_2:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[1\] potential_adder_2.v(134) " "Inferred latch for \"u\[1\]\" at potential_adder_2.v(134)" {  } { { "../rtl/potential_adder_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755967 "|accelerator_toplevel|potential_adder_2:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[2\] potential_adder_2.v(134) " "Inferred latch for \"u\[2\]\" at potential_adder_2.v(134)" {  } { { "../rtl/potential_adder_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755967 "|accelerator_toplevel|potential_adder_2:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[3\] potential_adder_2.v(134) " "Inferred latch for \"u\[3\]\" at potential_adder_2.v(134)" {  } { { "../rtl/potential_adder_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755967 "|accelerator_toplevel|potential_adder_2:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[4\] potential_adder_2.v(134) " "Inferred latch for \"u\[4\]\" at potential_adder_2.v(134)" {  } { { "../rtl/potential_adder_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755967 "|accelerator_toplevel|potential_adder_2:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[5\] potential_adder_2.v(134) " "Inferred latch for \"u\[5\]\" at potential_adder_2.v(134)" {  } { { "../rtl/potential_adder_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755967 "|accelerator_toplevel|potential_adder_2:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[6\] potential_adder_2.v(134) " "Inferred latch for \"u\[6\]\" at potential_adder_2.v(134)" {  } { { "../rtl/potential_adder_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755967 "|accelerator_toplevel|potential_adder_2:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[7\] potential_adder_2.v(134) " "Inferred latch for \"u\[7\]\" at potential_adder_2.v(134)" {  } { { "../rtl/potential_adder_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755968 "|accelerator_toplevel|potential_adder_2:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[8\] potential_adder_2.v(134) " "Inferred latch for \"u\[8\]\" at potential_adder_2.v(134)" {  } { { "../rtl/potential_adder_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755968 "|accelerator_toplevel|potential_adder_2:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[9\] potential_adder_2.v(134) " "Inferred latch for \"u\[9\]\" at potential_adder_2.v(134)" {  } { { "../rtl/potential_adder_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755968 "|accelerator_toplevel|potential_adder_2:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[10\] potential_adder_2.v(134) " "Inferred latch for \"u\[10\]\" at potential_adder_2.v(134)" {  } { { "../rtl/potential_adder_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755968 "|accelerator_toplevel|potential_adder_2:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[11\] potential_adder_2.v(134) " "Inferred latch for \"u\[11\]\" at potential_adder_2.v(134)" {  } { { "../rtl/potential_adder_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755968 "|accelerator_toplevel|potential_adder_2:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[12\] potential_adder_2.v(134) " "Inferred latch for \"u\[12\]\" at potential_adder_2.v(134)" {  } { { "../rtl/potential_adder_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755968 "|accelerator_toplevel|potential_adder_2:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[13\] potential_adder_2.v(134) " "Inferred latch for \"u\[13\]\" at potential_adder_2.v(134)" {  } { { "../rtl/potential_adder_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755968 "|accelerator_toplevel|potential_adder_2:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[14\] potential_adder_2.v(134) " "Inferred latch for \"u\[14\]\" at potential_adder_2.v(134)" {  } { { "../rtl/potential_adder_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755969 "|accelerator_toplevel|potential_adder_2:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[15\] potential_adder_2.v(134) " "Inferred latch for \"u\[15\]\" at potential_adder_2.v(134)" {  } { { "../rtl/potential_adder_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755969 "|accelerator_toplevel|potential_adder_2:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[16\] potential_adder_2.v(134) " "Inferred latch for \"u\[16\]\" at potential_adder_2.v(134)" {  } { { "../rtl/potential_adder_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755969 "|accelerator_toplevel|potential_adder_2:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[17\] potential_adder_2.v(134) " "Inferred latch for \"u\[17\]\" at potential_adder_2.v(134)" {  } { { "../rtl/potential_adder_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755969 "|accelerator_toplevel|potential_adder_2:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[18\] potential_adder_2.v(134) " "Inferred latch for \"u\[18\]\" at potential_adder_2.v(134)" {  } { { "../rtl/potential_adder_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755969 "|accelerator_toplevel|potential_adder_2:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[19\] potential_adder_2.v(134) " "Inferred latch for \"u\[19\]\" at potential_adder_2.v(134)" {  } { { "../rtl/potential_adder_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755969 "|accelerator_toplevel|potential_adder_2:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[20\] potential_adder_2.v(134) " "Inferred latch for \"u\[20\]\" at potential_adder_2.v(134)" {  } { { "../rtl/potential_adder_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755970 "|accelerator_toplevel|potential_adder_2:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[21\] potential_adder_2.v(134) " "Inferred latch for \"u\[21\]\" at potential_adder_2.v(134)" {  } { { "../rtl/potential_adder_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755970 "|accelerator_toplevel|potential_adder_2:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[22\] potential_adder_2.v(134) " "Inferred latch for \"u\[22\]\" at potential_adder_2.v(134)" {  } { { "../rtl/potential_adder_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755970 "|accelerator_toplevel|potential_adder_2:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[23\] potential_adder_2.v(134) " "Inferred latch for \"u\[23\]\" at potential_adder_2.v(134)" {  } { { "../rtl/potential_adder_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755970 "|accelerator_toplevel|potential_adder_2:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[24\] potential_adder_2.v(134) " "Inferred latch for \"u\[24\]\" at potential_adder_2.v(134)" {  } { { "../rtl/potential_adder_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755970 "|accelerator_toplevel|potential_adder_2:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[25\] potential_adder_2.v(134) " "Inferred latch for \"u\[25\]\" at potential_adder_2.v(134)" {  } { { "../rtl/potential_adder_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755970 "|accelerator_toplevel|potential_adder_2:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[26\] potential_adder_2.v(134) " "Inferred latch for \"u\[26\]\" at potential_adder_2.v(134)" {  } { { "../rtl/potential_adder_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755970 "|accelerator_toplevel|potential_adder_2:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[27\] potential_adder_2.v(134) " "Inferred latch for \"u\[27\]\" at potential_adder_2.v(134)" {  } { { "../rtl/potential_adder_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755971 "|accelerator_toplevel|potential_adder_2:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[28\] potential_adder_2.v(134) " "Inferred latch for \"u\[28\]\" at potential_adder_2.v(134)" {  } { { "../rtl/potential_adder_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755971 "|accelerator_toplevel|potential_adder_2:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[29\] potential_adder_2.v(134) " "Inferred latch for \"u\[29\]\" at potential_adder_2.v(134)" {  } { { "../rtl/potential_adder_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755971 "|accelerator_toplevel|potential_adder_2:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[30\] potential_adder_2.v(134) " "Inferred latch for \"u\[30\]\" at potential_adder_2.v(134)" {  } { { "../rtl/potential_adder_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755971 "|accelerator_toplevel|potential_adder_2:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[31\] potential_adder_2.v(134) " "Inferred latch for \"u\[31\]\" at potential_adder_2.v(134)" {  } { { "../rtl/potential_adder_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_2.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498755971 "|accelerator_toplevel|potential_adder_2:inst9"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "potential_decay_2 potential_decay_2:inst8 " "Elaborating entity \"potential_decay_2\" for hierarchy \"potential_decay_2:inst8\"" {  } { { "accelerator_toplevel.bdf" "inst8" { Schematic "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/synth/accelerator_toplevel.bdf" { { 3816 -3488 -3160 4056 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1736498756033 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "neuron_address potential_decay_2.v(43) " "Verilog HDL or VHDL warning at potential_decay_2.v(43): object \"neuron_address\" assigned a value but never read" {  } { { "../rtl/potential_decay_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_2.v" 43 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1736498756034 "|accelerator_toplevel|potential_decay_2:inst8"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "output_potential_decay2_izhi potential_decay_2.v(45) " "Verilog HDL warning at potential_decay_2.v(45): object output_potential_decay2_izhi used but never assigned" {  } { { "../rtl/potential_decay_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_2.v" 45 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1736498756034 "|accelerator_toplevel|potential_decay_2:inst8"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "set potential_decay_2.v(76) " "Verilog HDL Always Construct warning at potential_decay_2.v(76): variable \"set\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/potential_decay_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_2.v" 76 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1736498756035 "|accelerator_toplevel|potential_decay_2:inst8"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "decay_rate potential_decay_2.v(74) " "Verilog HDL Always Construct warning at potential_decay_2.v(74): inferring latch(es) for variable \"decay_rate\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_decay_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_2.v" 74 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498756035 "|accelerator_toplevel|potential_decay_2:inst8"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "model potential_decay_2.v(74) " "Verilog HDL Always Construct warning at potential_decay_2.v(74): inferring latch(es) for variable \"model\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_decay_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_2.v" 74 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498756035 "|accelerator_toplevel|potential_decay_2:inst8"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "membrane_potential potential_decay_2.v(135) " "Verilog HDL Always Construct warning at potential_decay_2.v(135): variable \"membrane_potential\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/potential_decay_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_2.v" 135 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1736498756036 "|accelerator_toplevel|potential_decay_2:inst8"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "membrane_potential potential_decay_2.v(136) " "Verilog HDL Always Construct warning at potential_decay_2.v(136): variable \"membrane_potential\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/potential_decay_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_2.v" 136 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1736498756036 "|accelerator_toplevel|potential_decay_2:inst8"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "membrane_potential potential_decay_2.v(137) " "Verilog HDL Always Construct warning at potential_decay_2.v(137): variable \"membrane_potential\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/potential_decay_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_2.v" 137 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1736498756036 "|accelerator_toplevel|potential_decay_2:inst8"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "decay_rate potential_decay_2.v(139) " "Verilog HDL Always Construct warning at potential_decay_2.v(139): variable \"decay_rate\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/potential_decay_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_2.v" 139 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1736498756037 "|accelerator_toplevel|potential_decay_2:inst8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 potential_decay_2.v(143) " "Verilog HDL assignment warning at potential_decay_2.v(143): truncated value with size 33 to match size of target (32)" {  } { { "../rtl/potential_decay_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_2.v" 143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1736498756037 "|accelerator_toplevel|potential_decay_2:inst8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 potential_decay_2.v(158) " "Verilog HDL assignment warning at potential_decay_2.v(158): truncated value with size 33 to match size of target (32)" {  } { { "../rtl/potential_decay_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_2.v" 158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1736498756037 "|accelerator_toplevel|potential_decay_2:inst8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 potential_decay_2.v(163) " "Verilog HDL assignment warning at potential_decay_2.v(163): truncated value with size 33 to match size of target (32)" {  } { { "../rtl/potential_decay_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_2.v" 163 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1736498756037 "|accelerator_toplevel|potential_decay_2:inst8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 potential_decay_2.v(168) " "Verilog HDL assignment warning at potential_decay_2.v(168): truncated value with size 33 to match size of target (32)" {  } { { "../rtl/potential_decay_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_2.v" 168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1736498756037 "|accelerator_toplevel|potential_decay_2:inst8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 potential_decay_2.v(174) " "Verilog HDL assignment warning at potential_decay_2.v(174): truncated value with size 33 to match size of target (32)" {  } { { "../rtl/potential_decay_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_2.v" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1736498756037 "|accelerator_toplevel|potential_decay_2:inst8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 potential_decay_2.v(175) " "Verilog HDL assignment warning at potential_decay_2.v(175): truncated value with size 33 to match size of target (32)" {  } { { "../rtl/potential_decay_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_2.v" 175 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1736498756038 "|accelerator_toplevel|potential_decay_2:inst8"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "result_divide_by_2_plus_4 potential_decay_2.v(176) " "Verilog HDL Always Construct warning at potential_decay_2.v(176): variable \"result_divide_by_2_plus_4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/potential_decay_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_2.v" 176 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1736498756038 "|accelerator_toplevel|potential_decay_2:inst8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 potential_decay_2.v(181) " "Verilog HDL assignment warning at potential_decay_2.v(181): truncated value with size 33 to match size of target (32)" {  } { { "../rtl/potential_decay_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_2.v" 181 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1736498756038 "|accelerator_toplevel|potential_decay_2:inst8"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sign potential_decay_2.v(110) " "Verilog HDL Always Construct warning at potential_decay_2.v(110): inferring latch(es) for variable \"sign\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_decay_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_2.v" 110 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498756039 "|accelerator_toplevel|potential_decay_2:inst8"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "exponent potential_decay_2.v(110) " "Verilog HDL Always Construct warning at potential_decay_2.v(110): inferring latch(es) for variable \"exponent\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_decay_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_2.v" 110 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498756039 "|accelerator_toplevel|potential_decay_2:inst8"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mantissa potential_decay_2.v(110) " "Verilog HDL Always Construct warning at potential_decay_2.v(110): inferring latch(es) for variable \"mantissa\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_decay_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_2.v" 110 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498756039 "|accelerator_toplevel|potential_decay_2:inst8"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "adjusted_exponent potential_decay_2.v(110) " "Verilog HDL Always Construct warning at potential_decay_2.v(110): inferring latch(es) for variable \"adjusted_exponent\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_decay_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_2.v" 110 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498756039 "|accelerator_toplevel|potential_decay_2:inst8"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "output_potential_decay2_LIF potential_decay_2.v(110) " "Verilog HDL Always Construct warning at potential_decay_2.v(110): inferring latch(es) for variable \"output_potential_decay2_LIF\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_decay_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_2.v" 110 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498756039 "|accelerator_toplevel|potential_decay_2:inst8"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "exponent_divided_by_2 potential_decay_2.v(110) " "Verilog HDL Always Construct warning at potential_decay_2.v(110): inferring latch(es) for variable \"exponent_divided_by_2\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_decay_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_2.v" 110 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498756040 "|accelerator_toplevel|potential_decay_2:inst8"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "exponent_divided_by_4 potential_decay_2.v(110) " "Verilog HDL Always Construct warning at potential_decay_2.v(110): inferring latch(es) for variable \"exponent_divided_by_4\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_decay_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_2.v" 110 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498756040 "|accelerator_toplevel|potential_decay_2:inst8"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "number_divided_by_2 potential_decay_2.v(110) " "Verilog HDL Always Construct warning at potential_decay_2.v(110): inferring latch(es) for variable \"number_divided_by_2\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_decay_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_2.v" 110 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498756040 "|accelerator_toplevel|potential_decay_2:inst8"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "number_divided_by_4 potential_decay_2.v(110) " "Verilog HDL Always Construct warning at potential_decay_2.v(110): inferring latch(es) for variable \"number_divided_by_4\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_decay_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_2.v" 110 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498756040 "|accelerator_toplevel|potential_decay_2:inst8"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "model potential_decay_2.v(191) " "Verilog HDL Always Construct warning at potential_decay_2.v(191): variable \"model\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/potential_decay_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_2.v" 191 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1736498756040 "|accelerator_toplevel|potential_decay_2:inst8"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "output_potential_decay2_izhi 0 potential_decay_2.v(45) " "Net \"output_potential_decay2_izhi\" at potential_decay_2.v(45) has no driver or initial value, using a default initial value '0'" {  } { { "../rtl/potential_decay_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_2.v" 45 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1736498756043 "|accelerator_toplevel|potential_decay_2:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[0\] potential_decay_2.v(123) " "Inferred latch for \"number_divided_by_4\[0\]\" at potential_decay_2.v(123)" {  } { { "../rtl/potential_decay_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_2.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756045 "|accelerator_toplevel|potential_decay_2:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[1\] potential_decay_2.v(123) " "Inferred latch for \"number_divided_by_4\[1\]\" at potential_decay_2.v(123)" {  } { { "../rtl/potential_decay_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_2.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756045 "|accelerator_toplevel|potential_decay_2:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[2\] potential_decay_2.v(123) " "Inferred latch for \"number_divided_by_4\[2\]\" at potential_decay_2.v(123)" {  } { { "../rtl/potential_decay_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_2.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756045 "|accelerator_toplevel|potential_decay_2:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[3\] potential_decay_2.v(123) " "Inferred latch for \"number_divided_by_4\[3\]\" at potential_decay_2.v(123)" {  } { { "../rtl/potential_decay_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_2.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756045 "|accelerator_toplevel|potential_decay_2:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[4\] potential_decay_2.v(123) " "Inferred latch for \"number_divided_by_4\[4\]\" at potential_decay_2.v(123)" {  } { { "../rtl/potential_decay_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_2.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756045 "|accelerator_toplevel|potential_decay_2:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[5\] potential_decay_2.v(123) " "Inferred latch for \"number_divided_by_4\[5\]\" at potential_decay_2.v(123)" {  } { { "../rtl/potential_decay_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_2.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756045 "|accelerator_toplevel|potential_decay_2:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[6\] potential_decay_2.v(123) " "Inferred latch for \"number_divided_by_4\[6\]\" at potential_decay_2.v(123)" {  } { { "../rtl/potential_decay_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_2.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756046 "|accelerator_toplevel|potential_decay_2:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[7\] potential_decay_2.v(123) " "Inferred latch for \"number_divided_by_4\[7\]\" at potential_decay_2.v(123)" {  } { { "../rtl/potential_decay_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_2.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756046 "|accelerator_toplevel|potential_decay_2:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[8\] potential_decay_2.v(123) " "Inferred latch for \"number_divided_by_4\[8\]\" at potential_decay_2.v(123)" {  } { { "../rtl/potential_decay_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_2.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756046 "|accelerator_toplevel|potential_decay_2:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[9\] potential_decay_2.v(123) " "Inferred latch for \"number_divided_by_4\[9\]\" at potential_decay_2.v(123)" {  } { { "../rtl/potential_decay_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_2.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756046 "|accelerator_toplevel|potential_decay_2:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[10\] potential_decay_2.v(123) " "Inferred latch for \"number_divided_by_4\[10\]\" at potential_decay_2.v(123)" {  } { { "../rtl/potential_decay_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_2.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756046 "|accelerator_toplevel|potential_decay_2:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[11\] potential_decay_2.v(123) " "Inferred latch for \"number_divided_by_4\[11\]\" at potential_decay_2.v(123)" {  } { { "../rtl/potential_decay_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_2.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756046 "|accelerator_toplevel|potential_decay_2:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[12\] potential_decay_2.v(123) " "Inferred latch for \"number_divided_by_4\[12\]\" at potential_decay_2.v(123)" {  } { { "../rtl/potential_decay_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_2.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756046 "|accelerator_toplevel|potential_decay_2:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[13\] potential_decay_2.v(123) " "Inferred latch for \"number_divided_by_4\[13\]\" at potential_decay_2.v(123)" {  } { { "../rtl/potential_decay_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_2.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756046 "|accelerator_toplevel|potential_decay_2:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[14\] potential_decay_2.v(123) " "Inferred latch for \"number_divided_by_4\[14\]\" at potential_decay_2.v(123)" {  } { { "../rtl/potential_decay_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_2.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756047 "|accelerator_toplevel|potential_decay_2:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[15\] potential_decay_2.v(123) " "Inferred latch for \"number_divided_by_4\[15\]\" at potential_decay_2.v(123)" {  } { { "../rtl/potential_decay_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_2.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756047 "|accelerator_toplevel|potential_decay_2:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[16\] potential_decay_2.v(123) " "Inferred latch for \"number_divided_by_4\[16\]\" at potential_decay_2.v(123)" {  } { { "../rtl/potential_decay_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_2.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756047 "|accelerator_toplevel|potential_decay_2:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[17\] potential_decay_2.v(123) " "Inferred latch for \"number_divided_by_4\[17\]\" at potential_decay_2.v(123)" {  } { { "../rtl/potential_decay_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_2.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756047 "|accelerator_toplevel|potential_decay_2:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[18\] potential_decay_2.v(123) " "Inferred latch for \"number_divided_by_4\[18\]\" at potential_decay_2.v(123)" {  } { { "../rtl/potential_decay_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_2.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756047 "|accelerator_toplevel|potential_decay_2:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[19\] potential_decay_2.v(123) " "Inferred latch for \"number_divided_by_4\[19\]\" at potential_decay_2.v(123)" {  } { { "../rtl/potential_decay_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_2.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756048 "|accelerator_toplevel|potential_decay_2:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[20\] potential_decay_2.v(123) " "Inferred latch for \"number_divided_by_4\[20\]\" at potential_decay_2.v(123)" {  } { { "../rtl/potential_decay_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_2.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756049 "|accelerator_toplevel|potential_decay_2:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[21\] potential_decay_2.v(123) " "Inferred latch for \"number_divided_by_4\[21\]\" at potential_decay_2.v(123)" {  } { { "../rtl/potential_decay_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_2.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756049 "|accelerator_toplevel|potential_decay_2:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[22\] potential_decay_2.v(123) " "Inferred latch for \"number_divided_by_4\[22\]\" at potential_decay_2.v(123)" {  } { { "../rtl/potential_decay_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_2.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756049 "|accelerator_toplevel|potential_decay_2:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[23\] potential_decay_2.v(123) " "Inferred latch for \"number_divided_by_4\[23\]\" at potential_decay_2.v(123)" {  } { { "../rtl/potential_decay_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_2.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756049 "|accelerator_toplevel|potential_decay_2:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[24\] potential_decay_2.v(123) " "Inferred latch for \"number_divided_by_4\[24\]\" at potential_decay_2.v(123)" {  } { { "../rtl/potential_decay_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_2.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756049 "|accelerator_toplevel|potential_decay_2:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[25\] potential_decay_2.v(123) " "Inferred latch for \"number_divided_by_4\[25\]\" at potential_decay_2.v(123)" {  } { { "../rtl/potential_decay_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_2.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756049 "|accelerator_toplevel|potential_decay_2:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[26\] potential_decay_2.v(123) " "Inferred latch for \"number_divided_by_4\[26\]\" at potential_decay_2.v(123)" {  } { { "../rtl/potential_decay_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_2.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756049 "|accelerator_toplevel|potential_decay_2:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[27\] potential_decay_2.v(123) " "Inferred latch for \"number_divided_by_4\[27\]\" at potential_decay_2.v(123)" {  } { { "../rtl/potential_decay_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_2.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756049 "|accelerator_toplevel|potential_decay_2:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[28\] potential_decay_2.v(123) " "Inferred latch for \"number_divided_by_4\[28\]\" at potential_decay_2.v(123)" {  } { { "../rtl/potential_decay_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_2.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756049 "|accelerator_toplevel|potential_decay_2:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[29\] potential_decay_2.v(123) " "Inferred latch for \"number_divided_by_4\[29\]\" at potential_decay_2.v(123)" {  } { { "../rtl/potential_decay_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_2.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756050 "|accelerator_toplevel|potential_decay_2:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[30\] potential_decay_2.v(123) " "Inferred latch for \"number_divided_by_4\[30\]\" at potential_decay_2.v(123)" {  } { { "../rtl/potential_decay_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_2.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756050 "|accelerator_toplevel|potential_decay_2:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[31\] potential_decay_2.v(123) " "Inferred latch for \"number_divided_by_4\[31\]\" at potential_decay_2.v(123)" {  } { { "../rtl/potential_decay_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_2.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756050 "|accelerator_toplevel|potential_decay_2:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[0\] potential_decay_2.v(123) " "Inferred latch for \"number_divided_by_2\[0\]\" at potential_decay_2.v(123)" {  } { { "../rtl/potential_decay_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_2.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756050 "|accelerator_toplevel|potential_decay_2:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[1\] potential_decay_2.v(123) " "Inferred latch for \"number_divided_by_2\[1\]\" at potential_decay_2.v(123)" {  } { { "../rtl/potential_decay_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_2.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756050 "|accelerator_toplevel|potential_decay_2:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[2\] potential_decay_2.v(123) " "Inferred latch for \"number_divided_by_2\[2\]\" at potential_decay_2.v(123)" {  } { { "../rtl/potential_decay_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_2.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756050 "|accelerator_toplevel|potential_decay_2:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[3\] potential_decay_2.v(123) " "Inferred latch for \"number_divided_by_2\[3\]\" at potential_decay_2.v(123)" {  } { { "../rtl/potential_decay_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_2.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756050 "|accelerator_toplevel|potential_decay_2:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[4\] potential_decay_2.v(123) " "Inferred latch for \"number_divided_by_2\[4\]\" at potential_decay_2.v(123)" {  } { { "../rtl/potential_decay_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_2.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756050 "|accelerator_toplevel|potential_decay_2:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[5\] potential_decay_2.v(123) " "Inferred latch for \"number_divided_by_2\[5\]\" at potential_decay_2.v(123)" {  } { { "../rtl/potential_decay_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_2.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756050 "|accelerator_toplevel|potential_decay_2:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[6\] potential_decay_2.v(123) " "Inferred latch for \"number_divided_by_2\[6\]\" at potential_decay_2.v(123)" {  } { { "../rtl/potential_decay_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_2.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756051 "|accelerator_toplevel|potential_decay_2:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[7\] potential_decay_2.v(123) " "Inferred latch for \"number_divided_by_2\[7\]\" at potential_decay_2.v(123)" {  } { { "../rtl/potential_decay_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_2.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756051 "|accelerator_toplevel|potential_decay_2:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[8\] potential_decay_2.v(123) " "Inferred latch for \"number_divided_by_2\[8\]\" at potential_decay_2.v(123)" {  } { { "../rtl/potential_decay_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_2.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756051 "|accelerator_toplevel|potential_decay_2:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[9\] potential_decay_2.v(123) " "Inferred latch for \"number_divided_by_2\[9\]\" at potential_decay_2.v(123)" {  } { { "../rtl/potential_decay_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_2.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756051 "|accelerator_toplevel|potential_decay_2:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[10\] potential_decay_2.v(123) " "Inferred latch for \"number_divided_by_2\[10\]\" at potential_decay_2.v(123)" {  } { { "../rtl/potential_decay_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_2.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756051 "|accelerator_toplevel|potential_decay_2:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[11\] potential_decay_2.v(123) " "Inferred latch for \"number_divided_by_2\[11\]\" at potential_decay_2.v(123)" {  } { { "../rtl/potential_decay_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_2.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756051 "|accelerator_toplevel|potential_decay_2:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[12\] potential_decay_2.v(123) " "Inferred latch for \"number_divided_by_2\[12\]\" at potential_decay_2.v(123)" {  } { { "../rtl/potential_decay_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_2.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756051 "|accelerator_toplevel|potential_decay_2:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[13\] potential_decay_2.v(123) " "Inferred latch for \"number_divided_by_2\[13\]\" at potential_decay_2.v(123)" {  } { { "../rtl/potential_decay_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_2.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756051 "|accelerator_toplevel|potential_decay_2:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[14\] potential_decay_2.v(123) " "Inferred latch for \"number_divided_by_2\[14\]\" at potential_decay_2.v(123)" {  } { { "../rtl/potential_decay_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_2.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756051 "|accelerator_toplevel|potential_decay_2:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[15\] potential_decay_2.v(123) " "Inferred latch for \"number_divided_by_2\[15\]\" at potential_decay_2.v(123)" {  } { { "../rtl/potential_decay_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_2.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756051 "|accelerator_toplevel|potential_decay_2:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[16\] potential_decay_2.v(123) " "Inferred latch for \"number_divided_by_2\[16\]\" at potential_decay_2.v(123)" {  } { { "../rtl/potential_decay_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_2.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756052 "|accelerator_toplevel|potential_decay_2:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[17\] potential_decay_2.v(123) " "Inferred latch for \"number_divided_by_2\[17\]\" at potential_decay_2.v(123)" {  } { { "../rtl/potential_decay_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_2.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756052 "|accelerator_toplevel|potential_decay_2:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[18\] potential_decay_2.v(123) " "Inferred latch for \"number_divided_by_2\[18\]\" at potential_decay_2.v(123)" {  } { { "../rtl/potential_decay_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_2.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756052 "|accelerator_toplevel|potential_decay_2:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[19\] potential_decay_2.v(123) " "Inferred latch for \"number_divided_by_2\[19\]\" at potential_decay_2.v(123)" {  } { { "../rtl/potential_decay_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_2.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756052 "|accelerator_toplevel|potential_decay_2:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[20\] potential_decay_2.v(123) " "Inferred latch for \"number_divided_by_2\[20\]\" at potential_decay_2.v(123)" {  } { { "../rtl/potential_decay_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_2.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756052 "|accelerator_toplevel|potential_decay_2:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[21\] potential_decay_2.v(123) " "Inferred latch for \"number_divided_by_2\[21\]\" at potential_decay_2.v(123)" {  } { { "../rtl/potential_decay_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_2.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756052 "|accelerator_toplevel|potential_decay_2:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[22\] potential_decay_2.v(123) " "Inferred latch for \"number_divided_by_2\[22\]\" at potential_decay_2.v(123)" {  } { { "../rtl/potential_decay_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_2.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756052 "|accelerator_toplevel|potential_decay_2:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[23\] potential_decay_2.v(123) " "Inferred latch for \"number_divided_by_2\[23\]\" at potential_decay_2.v(123)" {  } { { "../rtl/potential_decay_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_2.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756052 "|accelerator_toplevel|potential_decay_2:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[24\] potential_decay_2.v(123) " "Inferred latch for \"number_divided_by_2\[24\]\" at potential_decay_2.v(123)" {  } { { "../rtl/potential_decay_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_2.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756052 "|accelerator_toplevel|potential_decay_2:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[25\] potential_decay_2.v(123) " "Inferred latch for \"number_divided_by_2\[25\]\" at potential_decay_2.v(123)" {  } { { "../rtl/potential_decay_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_2.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756053 "|accelerator_toplevel|potential_decay_2:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[26\] potential_decay_2.v(123) " "Inferred latch for \"number_divided_by_2\[26\]\" at potential_decay_2.v(123)" {  } { { "../rtl/potential_decay_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_2.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756053 "|accelerator_toplevel|potential_decay_2:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[27\] potential_decay_2.v(123) " "Inferred latch for \"number_divided_by_2\[27\]\" at potential_decay_2.v(123)" {  } { { "../rtl/potential_decay_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_2.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756053 "|accelerator_toplevel|potential_decay_2:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[28\] potential_decay_2.v(123) " "Inferred latch for \"number_divided_by_2\[28\]\" at potential_decay_2.v(123)" {  } { { "../rtl/potential_decay_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_2.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756053 "|accelerator_toplevel|potential_decay_2:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[29\] potential_decay_2.v(123) " "Inferred latch for \"number_divided_by_2\[29\]\" at potential_decay_2.v(123)" {  } { { "../rtl/potential_decay_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_2.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756053 "|accelerator_toplevel|potential_decay_2:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[30\] potential_decay_2.v(123) " "Inferred latch for \"number_divided_by_2\[30\]\" at potential_decay_2.v(123)" {  } { { "../rtl/potential_decay_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_2.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756053 "|accelerator_toplevel|potential_decay_2:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[31\] potential_decay_2.v(123) " "Inferred latch for \"number_divided_by_2\[31\]\" at potential_decay_2.v(123)" {  } { { "../rtl/potential_decay_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_2.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756053 "|accelerator_toplevel|potential_decay_2:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay2_LIF\[0\] potential_decay_2.v(123) " "Inferred latch for \"output_potential_decay2_LIF\[0\]\" at potential_decay_2.v(123)" {  } { { "../rtl/potential_decay_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_2.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756053 "|accelerator_toplevel|potential_decay_2:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay2_LIF\[1\] potential_decay_2.v(123) " "Inferred latch for \"output_potential_decay2_LIF\[1\]\" at potential_decay_2.v(123)" {  } { { "../rtl/potential_decay_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_2.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756053 "|accelerator_toplevel|potential_decay_2:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay2_LIF\[2\] potential_decay_2.v(123) " "Inferred latch for \"output_potential_decay2_LIF\[2\]\" at potential_decay_2.v(123)" {  } { { "../rtl/potential_decay_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_2.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756053 "|accelerator_toplevel|potential_decay_2:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay2_LIF\[3\] potential_decay_2.v(123) " "Inferred latch for \"output_potential_decay2_LIF\[3\]\" at potential_decay_2.v(123)" {  } { { "../rtl/potential_decay_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_2.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756054 "|accelerator_toplevel|potential_decay_2:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay2_LIF\[4\] potential_decay_2.v(123) " "Inferred latch for \"output_potential_decay2_LIF\[4\]\" at potential_decay_2.v(123)" {  } { { "../rtl/potential_decay_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_2.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756054 "|accelerator_toplevel|potential_decay_2:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay2_LIF\[5\] potential_decay_2.v(123) " "Inferred latch for \"output_potential_decay2_LIF\[5\]\" at potential_decay_2.v(123)" {  } { { "../rtl/potential_decay_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_2.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756054 "|accelerator_toplevel|potential_decay_2:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay2_LIF\[6\] potential_decay_2.v(123) " "Inferred latch for \"output_potential_decay2_LIF\[6\]\" at potential_decay_2.v(123)" {  } { { "../rtl/potential_decay_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_2.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756054 "|accelerator_toplevel|potential_decay_2:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay2_LIF\[7\] potential_decay_2.v(123) " "Inferred latch for \"output_potential_decay2_LIF\[7\]\" at potential_decay_2.v(123)" {  } { { "../rtl/potential_decay_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_2.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756054 "|accelerator_toplevel|potential_decay_2:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay2_LIF\[8\] potential_decay_2.v(123) " "Inferred latch for \"output_potential_decay2_LIF\[8\]\" at potential_decay_2.v(123)" {  } { { "../rtl/potential_decay_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_2.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756054 "|accelerator_toplevel|potential_decay_2:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay2_LIF\[9\] potential_decay_2.v(123) " "Inferred latch for \"output_potential_decay2_LIF\[9\]\" at potential_decay_2.v(123)" {  } { { "../rtl/potential_decay_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_2.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756054 "|accelerator_toplevel|potential_decay_2:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay2_LIF\[10\] potential_decay_2.v(123) " "Inferred latch for \"output_potential_decay2_LIF\[10\]\" at potential_decay_2.v(123)" {  } { { "../rtl/potential_decay_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_2.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756054 "|accelerator_toplevel|potential_decay_2:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay2_LIF\[11\] potential_decay_2.v(123) " "Inferred latch for \"output_potential_decay2_LIF\[11\]\" at potential_decay_2.v(123)" {  } { { "../rtl/potential_decay_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_2.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756054 "|accelerator_toplevel|potential_decay_2:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay2_LIF\[12\] potential_decay_2.v(123) " "Inferred latch for \"output_potential_decay2_LIF\[12\]\" at potential_decay_2.v(123)" {  } { { "../rtl/potential_decay_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_2.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756054 "|accelerator_toplevel|potential_decay_2:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay2_LIF\[13\] potential_decay_2.v(123) " "Inferred latch for \"output_potential_decay2_LIF\[13\]\" at potential_decay_2.v(123)" {  } { { "../rtl/potential_decay_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_2.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756055 "|accelerator_toplevel|potential_decay_2:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay2_LIF\[14\] potential_decay_2.v(123) " "Inferred latch for \"output_potential_decay2_LIF\[14\]\" at potential_decay_2.v(123)" {  } { { "../rtl/potential_decay_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_2.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756055 "|accelerator_toplevel|potential_decay_2:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay2_LIF\[15\] potential_decay_2.v(123) " "Inferred latch for \"output_potential_decay2_LIF\[15\]\" at potential_decay_2.v(123)" {  } { { "../rtl/potential_decay_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_2.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756055 "|accelerator_toplevel|potential_decay_2:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay2_LIF\[16\] potential_decay_2.v(123) " "Inferred latch for \"output_potential_decay2_LIF\[16\]\" at potential_decay_2.v(123)" {  } { { "../rtl/potential_decay_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_2.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756055 "|accelerator_toplevel|potential_decay_2:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay2_LIF\[17\] potential_decay_2.v(123) " "Inferred latch for \"output_potential_decay2_LIF\[17\]\" at potential_decay_2.v(123)" {  } { { "../rtl/potential_decay_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_2.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756055 "|accelerator_toplevel|potential_decay_2:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay2_LIF\[18\] potential_decay_2.v(123) " "Inferred latch for \"output_potential_decay2_LIF\[18\]\" at potential_decay_2.v(123)" {  } { { "../rtl/potential_decay_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_2.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756055 "|accelerator_toplevel|potential_decay_2:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay2_LIF\[19\] potential_decay_2.v(123) " "Inferred latch for \"output_potential_decay2_LIF\[19\]\" at potential_decay_2.v(123)" {  } { { "../rtl/potential_decay_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_2.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756055 "|accelerator_toplevel|potential_decay_2:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay2_LIF\[20\] potential_decay_2.v(123) " "Inferred latch for \"output_potential_decay2_LIF\[20\]\" at potential_decay_2.v(123)" {  } { { "../rtl/potential_decay_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_2.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756055 "|accelerator_toplevel|potential_decay_2:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay2_LIF\[21\] potential_decay_2.v(123) " "Inferred latch for \"output_potential_decay2_LIF\[21\]\" at potential_decay_2.v(123)" {  } { { "../rtl/potential_decay_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_2.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756055 "|accelerator_toplevel|potential_decay_2:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay2_LIF\[22\] potential_decay_2.v(123) " "Inferred latch for \"output_potential_decay2_LIF\[22\]\" at potential_decay_2.v(123)" {  } { { "../rtl/potential_decay_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_2.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756055 "|accelerator_toplevel|potential_decay_2:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay2_LIF\[23\] potential_decay_2.v(123) " "Inferred latch for \"output_potential_decay2_LIF\[23\]\" at potential_decay_2.v(123)" {  } { { "../rtl/potential_decay_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_2.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756056 "|accelerator_toplevel|potential_decay_2:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay2_LIF\[24\] potential_decay_2.v(123) " "Inferred latch for \"output_potential_decay2_LIF\[24\]\" at potential_decay_2.v(123)" {  } { { "../rtl/potential_decay_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_2.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756056 "|accelerator_toplevel|potential_decay_2:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay2_LIF\[25\] potential_decay_2.v(123) " "Inferred latch for \"output_potential_decay2_LIF\[25\]\" at potential_decay_2.v(123)" {  } { { "../rtl/potential_decay_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_2.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756056 "|accelerator_toplevel|potential_decay_2:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay2_LIF\[26\] potential_decay_2.v(123) " "Inferred latch for \"output_potential_decay2_LIF\[26\]\" at potential_decay_2.v(123)" {  } { { "../rtl/potential_decay_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_2.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756056 "|accelerator_toplevel|potential_decay_2:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay2_LIF\[27\] potential_decay_2.v(123) " "Inferred latch for \"output_potential_decay2_LIF\[27\]\" at potential_decay_2.v(123)" {  } { { "../rtl/potential_decay_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_2.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756056 "|accelerator_toplevel|potential_decay_2:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay2_LIF\[28\] potential_decay_2.v(123) " "Inferred latch for \"output_potential_decay2_LIF\[28\]\" at potential_decay_2.v(123)" {  } { { "../rtl/potential_decay_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_2.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756056 "|accelerator_toplevel|potential_decay_2:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay2_LIF\[29\] potential_decay_2.v(123) " "Inferred latch for \"output_potential_decay2_LIF\[29\]\" at potential_decay_2.v(123)" {  } { { "../rtl/potential_decay_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_2.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756056 "|accelerator_toplevel|potential_decay_2:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay2_LIF\[30\] potential_decay_2.v(123) " "Inferred latch for \"output_potential_decay2_LIF\[30\]\" at potential_decay_2.v(123)" {  } { { "../rtl/potential_decay_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_2.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756056 "|accelerator_toplevel|potential_decay_2:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay2_LIF\[31\] potential_decay_2.v(123) " "Inferred latch for \"output_potential_decay2_LIF\[31\]\" at potential_decay_2.v(123)" {  } { { "../rtl/potential_decay_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_2.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756056 "|accelerator_toplevel|potential_decay_2:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "model.10 potential_decay_2.v(82) " "Inferred latch for \"model.10\" at potential_decay_2.v(82)" {  } { { "../rtl/potential_decay_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_2.v" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756056 "|accelerator_toplevel|potential_decay_2:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "model.01 potential_decay_2.v(82) " "Inferred latch for \"model.01\" at potential_decay_2.v(82)" {  } { { "../rtl/potential_decay_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_2.v" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756056 "|accelerator_toplevel|potential_decay_2:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "model.00 potential_decay_2.v(82) " "Inferred latch for \"model.00\" at potential_decay_2.v(82)" {  } { { "../rtl/potential_decay_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_2.v" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756057 "|accelerator_toplevel|potential_decay_2:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decay_rate.1000 potential_decay_2.v(82) " "Inferred latch for \"decay_rate.1000\" at potential_decay_2.v(82)" {  } { { "../rtl/potential_decay_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_2.v" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756057 "|accelerator_toplevel|potential_decay_2:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decay_rate.0100 potential_decay_2.v(82) " "Inferred latch for \"decay_rate.0100\" at potential_decay_2.v(82)" {  } { { "../rtl/potential_decay_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_2.v" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756057 "|accelerator_toplevel|potential_decay_2:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decay_rate.0011 potential_decay_2.v(82) " "Inferred latch for \"decay_rate.0011\" at potential_decay_2.v(82)" {  } { { "../rtl/potential_decay_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_2.v" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756057 "|accelerator_toplevel|potential_decay_2:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decay_rate.0010 potential_decay_2.v(82) " "Inferred latch for \"decay_rate.0010\" at potential_decay_2.v(82)" {  } { { "../rtl/potential_decay_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_2.v" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756057 "|accelerator_toplevel|potential_decay_2:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decay_rate.0001 potential_decay_2.v(82) " "Inferred latch for \"decay_rate.0001\" at potential_decay_2.v(82)" {  } { { "../rtl/potential_decay_2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_2.v" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756057 "|accelerator_toplevel|potential_decay_2:inst8"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mac2 mac2:inst3 " "Elaborating entity \"mac2\" for hierarchy \"mac2:inst3\"" {  } { { "accelerator_toplevel.bdf" "inst3" { Schematic "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/synth/accelerator_toplevel.bdf" { { 3520 -3488 -3248 3760 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1736498756083 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "weights mac2.v(36) " "Verilog HDL or VHDL warning at mac2.v(36): object \"weights\" assigned a value but never read" {  } { { "../rtl/mac2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac2.v" 36 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1736498756084 "|accelerator_toplevel|mac2:inst3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "break mac2.v(38) " "Verilog HDL or VHDL warning at mac2.v(38): object \"break\" assigned a value but never read" {  } { { "../rtl/mac2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac2.v" 38 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1736498756084 "|accelerator_toplevel|mac2:inst3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "accumulated_weight mac2.v(39) " "Verilog HDL or VHDL warning at mac2.v(39): object \"accumulated_weight\" assigned a value but never read" {  } { { "../rtl/mac2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac2.v" 39 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1736498756084 "|accelerator_toplevel|mac2:inst3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "considered_weight mac2.v(40) " "Verilog HDL or VHDL warning at mac2.v(40): object \"considered_weight\" assigned a value but never read" {  } { { "../rtl/mac2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac2.v" 40 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1736498756084 "|accelerator_toplevel|mac2:inst3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "clear mac2.v(101) " "Verilog HDL Always Construct warning at mac2.v(101): variable \"clear\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/mac2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac2.v" 101 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1736498756085 "|accelerator_toplevel|mac2:inst3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "incomingspikes mac2.v(103) " "Verilog HDL Always Construct warning at mac2.v(103): variable \"incomingspikes\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/mac2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac2.v" 103 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1736498756085 "|accelerator_toplevel|mac2:inst3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "incomingspikes mac2.v(104) " "Verilog HDL Always Construct warning at mac2.v(104): variable \"incomingspikes\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/mac2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac2.v" 104 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1736498756085 "|accelerator_toplevel|mac2:inst3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "incomingspikes mac2.v(105) " "Verilog HDL Always Construct warning at mac2.v(105): variable \"incomingspikes\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/mac2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac2.v" 105 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1736498756085 "|accelerator_toplevel|mac2:inst3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "incomingspikes mac2.v(106) " "Verilog HDL Always Construct warning at mac2.v(106): variable \"incomingspikes\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/mac2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac2.v" 106 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1736498756085 "|accelerator_toplevel|mac2:inst3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "incomingspikes mac2.v(107) " "Verilog HDL Always Construct warning at mac2.v(107): variable \"incomingspikes\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/mac2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac2.v" 107 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1736498756085 "|accelerator_toplevel|mac2:inst3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "clear mac2.v(167) " "Verilog HDL Always Construct warning at mac2.v(167): variable \"clear\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/mac2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac2.v" 167 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1736498756088 "|accelerator_toplevel|mac2:inst3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "flip_clear mac2.v(67) " "Verilog HDL Always Construct warning at mac2.v(67): inferring latch(es) for variable \"flip_clear\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/mac2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac2.v" 67 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498756089 "|accelerator_toplevel|mac2:inst3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "incomingspikes mac2.v(67) " "Verilog HDL Always Construct warning at mac2.v(67): inferring latch(es) for variable \"incomingspikes\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/mac2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac2.v" 67 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498756090 "|accelerator_toplevel|mac2:inst3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "spikes mac2.v(67) " "Verilog HDL Always Construct warning at mac2.v(67): inferring latch(es) for variable \"spikes\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/mac2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac2.v" 67 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498756090 "|accelerator_toplevel|mac2:inst3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mac2mult_output mac2.v(67) " "Verilog HDL Always Construct warning at mac2.v(67): inferring latch(es) for variable \"mac2mult_output\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/mac2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac2.v" 67 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498756090 "|accelerator_toplevel|mac2:inst3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mac2output0 mac2.v(67) " "Verilog HDL Always Construct warning at mac2.v(67): inferring latch(es) for variable \"mac2output0\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/mac2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac2.v" 67 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498756090 "|accelerator_toplevel|mac2:inst3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mac2output1 mac2.v(67) " "Verilog HDL Always Construct warning at mac2.v(67): inferring latch(es) for variable \"mac2output1\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/mac2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac2.v" 67 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498756090 "|accelerator_toplevel|mac2:inst3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mac2output2 mac2.v(67) " "Verilog HDL Always Construct warning at mac2.v(67): inferring latch(es) for variable \"mac2output2\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/mac2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac2.v" 67 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498756090 "|accelerator_toplevel|mac2:inst3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mac2output3 mac2.v(67) " "Verilog HDL Always Construct warning at mac2.v(67): inferring latch(es) for variable \"mac2output3\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/mac2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac2.v" 67 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498756090 "|accelerator_toplevel|mac2:inst3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mac2output4 mac2.v(67) " "Verilog HDL Always Construct warning at mac2.v(67): inferring latch(es) for variable \"mac2output4\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/mac2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac2.v" 67 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498756091 "|accelerator_toplevel|mac2:inst3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mac2output5 mac2.v(67) " "Verilog HDL Always Construct warning at mac2.v(67): inferring latch(es) for variable \"mac2output5\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/mac2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac2.v" 67 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498756091 "|accelerator_toplevel|mac2:inst3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mac2output6 mac2.v(67) " "Verilog HDL Always Construct warning at mac2.v(67): inferring latch(es) for variable \"mac2output6\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/mac2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac2.v" 67 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498756091 "|accelerator_toplevel|mac2:inst3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mac2output7 mac2.v(67) " "Verilog HDL Always Construct warning at mac2.v(67): inferring latch(es) for variable \"mac2output7\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/mac2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac2.v" 67 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498756091 "|accelerator_toplevel|mac2:inst3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mac2output8 mac2.v(67) " "Verilog HDL Always Construct warning at mac2.v(67): inferring latch(es) for variable \"mac2output8\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/mac2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac2.v" 67 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498756091 "|accelerator_toplevel|mac2:inst3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mac2output9 mac2.v(67) " "Verilog HDL Always Construct warning at mac2.v(67): inferring latch(es) for variable \"mac2output9\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/mac2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac2.v" 67 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498756091 "|accelerator_toplevel|mac2:inst3"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "source_addresses\[1..4\] 0 mac2.v(37) " "Net \"source_addresses\[1..4\]\" at mac2.v(37) has no driver or initial value, using a default initial value '0'" {  } { { "../rtl/mac2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac2.v" 37 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1736498756094 "|accelerator_toplevel|mac2:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac2output9 mac2.v(101) " "Inferred latch for \"mac2output9\" at mac2.v(101)" {  } { { "../rtl/mac2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac2.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756096 "|accelerator_toplevel|mac2:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac2output8 mac2.v(101) " "Inferred latch for \"mac2output8\" at mac2.v(101)" {  } { { "../rtl/mac2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac2.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756096 "|accelerator_toplevel|mac2:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac2output7 mac2.v(101) " "Inferred latch for \"mac2output7\" at mac2.v(101)" {  } { { "../rtl/mac2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac2.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756097 "|accelerator_toplevel|mac2:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac2output6 mac2.v(101) " "Inferred latch for \"mac2output6\" at mac2.v(101)" {  } { { "../rtl/mac2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac2.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756097 "|accelerator_toplevel|mac2:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac2output5 mac2.v(101) " "Inferred latch for \"mac2output5\" at mac2.v(101)" {  } { { "../rtl/mac2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac2.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756097 "|accelerator_toplevel|mac2:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac2output4 mac2.v(101) " "Inferred latch for \"mac2output4\" at mac2.v(101)" {  } { { "../rtl/mac2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac2.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756097 "|accelerator_toplevel|mac2:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac2output3 mac2.v(101) " "Inferred latch for \"mac2output3\" at mac2.v(101)" {  } { { "../rtl/mac2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac2.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756097 "|accelerator_toplevel|mac2:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac2output2 mac2.v(101) " "Inferred latch for \"mac2output2\" at mac2.v(101)" {  } { { "../rtl/mac2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac2.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756097 "|accelerator_toplevel|mac2:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac2output1 mac2.v(101) " "Inferred latch for \"mac2output1\" at mac2.v(101)" {  } { { "../rtl/mac2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac2.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756097 "|accelerator_toplevel|mac2:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac2output0 mac2.v(101) " "Inferred latch for \"mac2output0\" at mac2.v(101)" {  } { { "../rtl/mac2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac2.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756097 "|accelerator_toplevel|mac2:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac2mult_output\[0\] mac2.v(101) " "Inferred latch for \"mac2mult_output\[0\]\" at mac2.v(101)" {  } { { "../rtl/mac2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac2.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756097 "|accelerator_toplevel|mac2:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac2mult_output\[1\] mac2.v(101) " "Inferred latch for \"mac2mult_output\[1\]\" at mac2.v(101)" {  } { { "../rtl/mac2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac2.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756098 "|accelerator_toplevel|mac2:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac2mult_output\[2\] mac2.v(101) " "Inferred latch for \"mac2mult_output\[2\]\" at mac2.v(101)" {  } { { "../rtl/mac2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac2.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756098 "|accelerator_toplevel|mac2:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac2mult_output\[3\] mac2.v(101) " "Inferred latch for \"mac2mult_output\[3\]\" at mac2.v(101)" {  } { { "../rtl/mac2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac2.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756098 "|accelerator_toplevel|mac2:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac2mult_output\[4\] mac2.v(101) " "Inferred latch for \"mac2mult_output\[4\]\" at mac2.v(101)" {  } { { "../rtl/mac2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac2.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756098 "|accelerator_toplevel|mac2:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac2mult_output\[5\] mac2.v(101) " "Inferred latch for \"mac2mult_output\[5\]\" at mac2.v(101)" {  } { { "../rtl/mac2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac2.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756098 "|accelerator_toplevel|mac2:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac2mult_output\[6\] mac2.v(101) " "Inferred latch for \"mac2mult_output\[6\]\" at mac2.v(101)" {  } { { "../rtl/mac2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac2.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756098 "|accelerator_toplevel|mac2:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac2mult_output\[7\] mac2.v(101) " "Inferred latch for \"mac2mult_output\[7\]\" at mac2.v(101)" {  } { { "../rtl/mac2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac2.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756098 "|accelerator_toplevel|mac2:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac2mult_output\[8\] mac2.v(101) " "Inferred latch for \"mac2mult_output\[8\]\" at mac2.v(101)" {  } { { "../rtl/mac2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac2.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756098 "|accelerator_toplevel|mac2:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac2mult_output\[9\] mac2.v(101) " "Inferred latch for \"mac2mult_output\[9\]\" at mac2.v(101)" {  } { { "../rtl/mac2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac2.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756098 "|accelerator_toplevel|mac2:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac2mult_output\[10\] mac2.v(101) " "Inferred latch for \"mac2mult_output\[10\]\" at mac2.v(101)" {  } { { "../rtl/mac2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac2.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756099 "|accelerator_toplevel|mac2:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac2mult_output\[11\] mac2.v(101) " "Inferred latch for \"mac2mult_output\[11\]\" at mac2.v(101)" {  } { { "../rtl/mac2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac2.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756099 "|accelerator_toplevel|mac2:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac2mult_output\[12\] mac2.v(101) " "Inferred latch for \"mac2mult_output\[12\]\" at mac2.v(101)" {  } { { "../rtl/mac2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac2.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756099 "|accelerator_toplevel|mac2:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac2mult_output\[13\] mac2.v(101) " "Inferred latch for \"mac2mult_output\[13\]\" at mac2.v(101)" {  } { { "../rtl/mac2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac2.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756099 "|accelerator_toplevel|mac2:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac2mult_output\[14\] mac2.v(101) " "Inferred latch for \"mac2mult_output\[14\]\" at mac2.v(101)" {  } { { "../rtl/mac2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac2.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756099 "|accelerator_toplevel|mac2:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac2mult_output\[15\] mac2.v(101) " "Inferred latch for \"mac2mult_output\[15\]\" at mac2.v(101)" {  } { { "../rtl/mac2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac2.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756099 "|accelerator_toplevel|mac2:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac2mult_output\[16\] mac2.v(101) " "Inferred latch for \"mac2mult_output\[16\]\" at mac2.v(101)" {  } { { "../rtl/mac2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac2.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756099 "|accelerator_toplevel|mac2:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac2mult_output\[17\] mac2.v(101) " "Inferred latch for \"mac2mult_output\[17\]\" at mac2.v(101)" {  } { { "../rtl/mac2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac2.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756099 "|accelerator_toplevel|mac2:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac2mult_output\[18\] mac2.v(101) " "Inferred latch for \"mac2mult_output\[18\]\" at mac2.v(101)" {  } { { "../rtl/mac2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac2.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756099 "|accelerator_toplevel|mac2:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac2mult_output\[19\] mac2.v(101) " "Inferred latch for \"mac2mult_output\[19\]\" at mac2.v(101)" {  } { { "../rtl/mac2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac2.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756100 "|accelerator_toplevel|mac2:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac2mult_output\[20\] mac2.v(101) " "Inferred latch for \"mac2mult_output\[20\]\" at mac2.v(101)" {  } { { "../rtl/mac2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac2.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756100 "|accelerator_toplevel|mac2:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac2mult_output\[21\] mac2.v(101) " "Inferred latch for \"mac2mult_output\[21\]\" at mac2.v(101)" {  } { { "../rtl/mac2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac2.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756100 "|accelerator_toplevel|mac2:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac2mult_output\[22\] mac2.v(101) " "Inferred latch for \"mac2mult_output\[22\]\" at mac2.v(101)" {  } { { "../rtl/mac2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac2.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756100 "|accelerator_toplevel|mac2:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac2mult_output\[23\] mac2.v(101) " "Inferred latch for \"mac2mult_output\[23\]\" at mac2.v(101)" {  } { { "../rtl/mac2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac2.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756100 "|accelerator_toplevel|mac2:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac2mult_output\[24\] mac2.v(101) " "Inferred latch for \"mac2mult_output\[24\]\" at mac2.v(101)" {  } { { "../rtl/mac2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac2.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756100 "|accelerator_toplevel|mac2:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac2mult_output\[25\] mac2.v(101) " "Inferred latch for \"mac2mult_output\[25\]\" at mac2.v(101)" {  } { { "../rtl/mac2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac2.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756100 "|accelerator_toplevel|mac2:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac2mult_output\[26\] mac2.v(101) " "Inferred latch for \"mac2mult_output\[26\]\" at mac2.v(101)" {  } { { "../rtl/mac2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac2.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756100 "|accelerator_toplevel|mac2:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac2mult_output\[27\] mac2.v(101) " "Inferred latch for \"mac2mult_output\[27\]\" at mac2.v(101)" {  } { { "../rtl/mac2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac2.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756100 "|accelerator_toplevel|mac2:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac2mult_output\[28\] mac2.v(101) " "Inferred latch for \"mac2mult_output\[28\]\" at mac2.v(101)" {  } { { "../rtl/mac2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac2.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756100 "|accelerator_toplevel|mac2:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac2mult_output\[29\] mac2.v(101) " "Inferred latch for \"mac2mult_output\[29\]\" at mac2.v(101)" {  } { { "../rtl/mac2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac2.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756101 "|accelerator_toplevel|mac2:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac2mult_output\[30\] mac2.v(101) " "Inferred latch for \"mac2mult_output\[30\]\" at mac2.v(101)" {  } { { "../rtl/mac2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac2.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756101 "|accelerator_toplevel|mac2:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac2mult_output\[31\] mac2.v(101) " "Inferred latch for \"mac2mult_output\[31\]\" at mac2.v(101)" {  } { { "../rtl/mac2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac2.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756101 "|accelerator_toplevel|mac2:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[0\]\[0\] mac2.v(101) " "Inferred latch for \"source_addresses\[0\]\[0\]\" at mac2.v(101)" {  } { { "../rtl/mac2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac2.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756101 "|accelerator_toplevel|mac2:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[0\]\[1\] mac2.v(101) " "Inferred latch for \"source_addresses\[0\]\[1\]\" at mac2.v(101)" {  } { { "../rtl/mac2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac2.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756101 "|accelerator_toplevel|mac2:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[0\]\[2\] mac2.v(101) " "Inferred latch for \"source_addresses\[0\]\[2\]\" at mac2.v(101)" {  } { { "../rtl/mac2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac2.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756101 "|accelerator_toplevel|mac2:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[0\]\[3\] mac2.v(101) " "Inferred latch for \"source_addresses\[0\]\[3\]\" at mac2.v(101)" {  } { { "../rtl/mac2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac2.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756101 "|accelerator_toplevel|mac2:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[0\]\[4\] mac2.v(101) " "Inferred latch for \"source_addresses\[0\]\[4\]\" at mac2.v(101)" {  } { { "../rtl/mac2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac2.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756101 "|accelerator_toplevel|mac2:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[0\]\[5\] mac2.v(101) " "Inferred latch for \"source_addresses\[0\]\[5\]\" at mac2.v(101)" {  } { { "../rtl/mac2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac2.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756101 "|accelerator_toplevel|mac2:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[0\]\[6\] mac2.v(101) " "Inferred latch for \"source_addresses\[0\]\[6\]\" at mac2.v(101)" {  } { { "../rtl/mac2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac2.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756101 "|accelerator_toplevel|mac2:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[0\]\[7\] mac2.v(101) " "Inferred latch for \"source_addresses\[0\]\[7\]\" at mac2.v(101)" {  } { { "../rtl/mac2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac2.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756101 "|accelerator_toplevel|mac2:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[0\]\[8\] mac2.v(101) " "Inferred latch for \"source_addresses\[0\]\[8\]\" at mac2.v(101)" {  } { { "../rtl/mac2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac2.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756101 "|accelerator_toplevel|mac2:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[0\]\[9\] mac2.v(101) " "Inferred latch for \"source_addresses\[0\]\[9\]\" at mac2.v(101)" {  } { { "../rtl/mac2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac2.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756102 "|accelerator_toplevel|mac2:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[0\]\[10\] mac2.v(101) " "Inferred latch for \"source_addresses\[0\]\[10\]\" at mac2.v(101)" {  } { { "../rtl/mac2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac2.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756102 "|accelerator_toplevel|mac2:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[0\]\[11\] mac2.v(101) " "Inferred latch for \"source_addresses\[0\]\[11\]\" at mac2.v(101)" {  } { { "../rtl/mac2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac2.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756102 "|accelerator_toplevel|mac2:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "incomingspikes\[0\] mac2.v(101) " "Inferred latch for \"incomingspikes\[0\]\" at mac2.v(101)" {  } { { "../rtl/mac2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac2.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756102 "|accelerator_toplevel|mac2:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "incomingspikes\[1\] mac2.v(101) " "Inferred latch for \"incomingspikes\[1\]\" at mac2.v(101)" {  } { { "../rtl/mac2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac2.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756102 "|accelerator_toplevel|mac2:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "incomingspikes\[2\] mac2.v(101) " "Inferred latch for \"incomingspikes\[2\]\" at mac2.v(101)" {  } { { "../rtl/mac2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac2.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756102 "|accelerator_toplevel|mac2:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "incomingspikes\[3\] mac2.v(101) " "Inferred latch for \"incomingspikes\[3\]\" at mac2.v(101)" {  } { { "../rtl/mac2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac2.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756102 "|accelerator_toplevel|mac2:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "incomingspikes\[4\] mac2.v(101) " "Inferred latch for \"incomingspikes\[4\]\" at mac2.v(101)" {  } { { "../rtl/mac2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac2.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756102 "|accelerator_toplevel|mac2:inst3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "potential_adder_3 potential_adder_3:inst12 " "Elaborating entity \"potential_adder_3\" for hierarchy \"potential_adder_3:inst12\"" {  } { { "accelerator_toplevel.bdf" "inst12" { Schematic "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/synth/accelerator_toplevel.bdf" { { 4336 -2592 -2256 4608 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1736498756115 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "u potential_adder_3.v(130) " "Verilog HDL Always Construct warning at potential_adder_3.v(130): inferring latch(es) for variable \"u\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_adder_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_3.v" 130 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498756121 "|accelerator_toplevel|potential_adder_3:inst12"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "v_threshold potential_adder_3.v(130) " "Verilog HDL Always Construct warning at potential_adder_3.v(130): inferring latch(es) for variable \"v_threshold\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_adder_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_3.v" 130 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498756122 "|accelerator_toplevel|potential_adder_3:inst12"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "model potential_adder_3.v(130) " "Verilog HDL Always Construct warning at potential_adder_3.v(130): inferring latch(es) for variable \"model\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_adder_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_3.v" 130 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498756122 "|accelerator_toplevel|potential_adder_3:inst12"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "a potential_adder_3.v(130) " "Verilog HDL Always Construct warning at potential_adder_3.v(130): inferring latch(es) for variable \"a\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_adder_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_3.v" 130 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498756122 "|accelerator_toplevel|potential_adder_3:inst12"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "b potential_adder_3.v(130) " "Verilog HDL Always Construct warning at potential_adder_3.v(130): inferring latch(es) for variable \"b\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_adder_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_3.v" 130 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498756122 "|accelerator_toplevel|potential_adder_3:inst12"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "c potential_adder_3.v(130) " "Verilog HDL Always Construct warning at potential_adder_3.v(130): inferring latch(es) for variable \"c\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_adder_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_3.v" 130 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498756122 "|accelerator_toplevel|potential_adder_3:inst12"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "d potential_adder_3.v(130) " "Verilog HDL Always Construct warning at potential_adder_3.v(130): inferring latch(es) for variable \"d\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_adder_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_3.v" 130 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498756122 "|accelerator_toplevel|potential_adder_3:inst12"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "final_potentialAdder3 potential_adder_3.v(130) " "Verilog HDL Always Construct warning at potential_adder_3.v(130): inferring latch(es) for variable \"final_potentialAdder3\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_adder_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_3.v" 130 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498756122 "|accelerator_toplevel|potential_adder_3:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder3\[0\] potential_adder_3.v(134) " "Inferred latch for \"final_potentialAdder3\[0\]\" at potential_adder_3.v(134)" {  } { { "../rtl/potential_adder_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_3.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756130 "|accelerator_toplevel|potential_adder_3:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder3\[1\] potential_adder_3.v(134) " "Inferred latch for \"final_potentialAdder3\[1\]\" at potential_adder_3.v(134)" {  } { { "../rtl/potential_adder_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_3.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756130 "|accelerator_toplevel|potential_adder_3:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder3\[2\] potential_adder_3.v(134) " "Inferred latch for \"final_potentialAdder3\[2\]\" at potential_adder_3.v(134)" {  } { { "../rtl/potential_adder_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_3.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756130 "|accelerator_toplevel|potential_adder_3:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder3\[3\] potential_adder_3.v(134) " "Inferred latch for \"final_potentialAdder3\[3\]\" at potential_adder_3.v(134)" {  } { { "../rtl/potential_adder_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_3.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756131 "|accelerator_toplevel|potential_adder_3:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder3\[4\] potential_adder_3.v(134) " "Inferred latch for \"final_potentialAdder3\[4\]\" at potential_adder_3.v(134)" {  } { { "../rtl/potential_adder_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_3.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756131 "|accelerator_toplevel|potential_adder_3:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder3\[5\] potential_adder_3.v(134) " "Inferred latch for \"final_potentialAdder3\[5\]\" at potential_adder_3.v(134)" {  } { { "../rtl/potential_adder_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_3.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756131 "|accelerator_toplevel|potential_adder_3:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder3\[6\] potential_adder_3.v(134) " "Inferred latch for \"final_potentialAdder3\[6\]\" at potential_adder_3.v(134)" {  } { { "../rtl/potential_adder_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_3.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756131 "|accelerator_toplevel|potential_adder_3:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder3\[7\] potential_adder_3.v(134) " "Inferred latch for \"final_potentialAdder3\[7\]\" at potential_adder_3.v(134)" {  } { { "../rtl/potential_adder_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_3.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756131 "|accelerator_toplevel|potential_adder_3:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder3\[8\] potential_adder_3.v(134) " "Inferred latch for \"final_potentialAdder3\[8\]\" at potential_adder_3.v(134)" {  } { { "../rtl/potential_adder_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_3.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756132 "|accelerator_toplevel|potential_adder_3:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder3\[9\] potential_adder_3.v(134) " "Inferred latch for \"final_potentialAdder3\[9\]\" at potential_adder_3.v(134)" {  } { { "../rtl/potential_adder_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_3.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756132 "|accelerator_toplevel|potential_adder_3:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder3\[10\] potential_adder_3.v(134) " "Inferred latch for \"final_potentialAdder3\[10\]\" at potential_adder_3.v(134)" {  } { { "../rtl/potential_adder_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_3.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756132 "|accelerator_toplevel|potential_adder_3:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder3\[11\] potential_adder_3.v(134) " "Inferred latch for \"final_potentialAdder3\[11\]\" at potential_adder_3.v(134)" {  } { { "../rtl/potential_adder_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_3.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756132 "|accelerator_toplevel|potential_adder_3:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder3\[12\] potential_adder_3.v(134) " "Inferred latch for \"final_potentialAdder3\[12\]\" at potential_adder_3.v(134)" {  } { { "../rtl/potential_adder_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_3.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756132 "|accelerator_toplevel|potential_adder_3:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder3\[13\] potential_adder_3.v(134) " "Inferred latch for \"final_potentialAdder3\[13\]\" at potential_adder_3.v(134)" {  } { { "../rtl/potential_adder_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_3.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756132 "|accelerator_toplevel|potential_adder_3:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder3\[14\] potential_adder_3.v(134) " "Inferred latch for \"final_potentialAdder3\[14\]\" at potential_adder_3.v(134)" {  } { { "../rtl/potential_adder_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_3.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756132 "|accelerator_toplevel|potential_adder_3:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder3\[15\] potential_adder_3.v(134) " "Inferred latch for \"final_potentialAdder3\[15\]\" at potential_adder_3.v(134)" {  } { { "../rtl/potential_adder_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_3.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756132 "|accelerator_toplevel|potential_adder_3:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder3\[16\] potential_adder_3.v(134) " "Inferred latch for \"final_potentialAdder3\[16\]\" at potential_adder_3.v(134)" {  } { { "../rtl/potential_adder_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_3.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756133 "|accelerator_toplevel|potential_adder_3:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder3\[17\] potential_adder_3.v(134) " "Inferred latch for \"final_potentialAdder3\[17\]\" at potential_adder_3.v(134)" {  } { { "../rtl/potential_adder_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_3.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756133 "|accelerator_toplevel|potential_adder_3:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder3\[18\] potential_adder_3.v(134) " "Inferred latch for \"final_potentialAdder3\[18\]\" at potential_adder_3.v(134)" {  } { { "../rtl/potential_adder_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_3.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756133 "|accelerator_toplevel|potential_adder_3:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder3\[19\] potential_adder_3.v(134) " "Inferred latch for \"final_potentialAdder3\[19\]\" at potential_adder_3.v(134)" {  } { { "../rtl/potential_adder_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_3.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756133 "|accelerator_toplevel|potential_adder_3:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder3\[20\] potential_adder_3.v(134) " "Inferred latch for \"final_potentialAdder3\[20\]\" at potential_adder_3.v(134)" {  } { { "../rtl/potential_adder_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_3.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756133 "|accelerator_toplevel|potential_adder_3:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder3\[21\] potential_adder_3.v(134) " "Inferred latch for \"final_potentialAdder3\[21\]\" at potential_adder_3.v(134)" {  } { { "../rtl/potential_adder_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_3.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756133 "|accelerator_toplevel|potential_adder_3:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder3\[22\] potential_adder_3.v(134) " "Inferred latch for \"final_potentialAdder3\[22\]\" at potential_adder_3.v(134)" {  } { { "../rtl/potential_adder_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_3.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756133 "|accelerator_toplevel|potential_adder_3:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder3\[23\] potential_adder_3.v(134) " "Inferred latch for \"final_potentialAdder3\[23\]\" at potential_adder_3.v(134)" {  } { { "../rtl/potential_adder_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_3.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756133 "|accelerator_toplevel|potential_adder_3:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder3\[24\] potential_adder_3.v(134) " "Inferred latch for \"final_potentialAdder3\[24\]\" at potential_adder_3.v(134)" {  } { { "../rtl/potential_adder_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_3.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756134 "|accelerator_toplevel|potential_adder_3:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder3\[25\] potential_adder_3.v(134) " "Inferred latch for \"final_potentialAdder3\[25\]\" at potential_adder_3.v(134)" {  } { { "../rtl/potential_adder_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_3.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756134 "|accelerator_toplevel|potential_adder_3:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder3\[26\] potential_adder_3.v(134) " "Inferred latch for \"final_potentialAdder3\[26\]\" at potential_adder_3.v(134)" {  } { { "../rtl/potential_adder_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_3.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756134 "|accelerator_toplevel|potential_adder_3:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder3\[27\] potential_adder_3.v(134) " "Inferred latch for \"final_potentialAdder3\[27\]\" at potential_adder_3.v(134)" {  } { { "../rtl/potential_adder_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_3.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756134 "|accelerator_toplevel|potential_adder_3:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder3\[28\] potential_adder_3.v(134) " "Inferred latch for \"final_potentialAdder3\[28\]\" at potential_adder_3.v(134)" {  } { { "../rtl/potential_adder_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_3.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756134 "|accelerator_toplevel|potential_adder_3:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder3\[29\] potential_adder_3.v(134) " "Inferred latch for \"final_potentialAdder3\[29\]\" at potential_adder_3.v(134)" {  } { { "../rtl/potential_adder_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_3.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756134 "|accelerator_toplevel|potential_adder_3:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder3\[30\] potential_adder_3.v(134) " "Inferred latch for \"final_potentialAdder3\[30\]\" at potential_adder_3.v(134)" {  } { { "../rtl/potential_adder_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_3.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756134 "|accelerator_toplevel|potential_adder_3:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder3\[31\] potential_adder_3.v(134) " "Inferred latch for \"final_potentialAdder3\[31\]\" at potential_adder_3.v(134)" {  } { { "../rtl/potential_adder_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_3.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756134 "|accelerator_toplevel|potential_adder_3:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[0\] potential_adder_3.v(134) " "Inferred latch for \"d\[0\]\" at potential_adder_3.v(134)" {  } { { "../rtl/potential_adder_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_3.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756135 "|accelerator_toplevel|potential_adder_3:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[1\] potential_adder_3.v(134) " "Inferred latch for \"d\[1\]\" at potential_adder_3.v(134)" {  } { { "../rtl/potential_adder_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_3.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756135 "|accelerator_toplevel|potential_adder_3:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[2\] potential_adder_3.v(134) " "Inferred latch for \"d\[2\]\" at potential_adder_3.v(134)" {  } { { "../rtl/potential_adder_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_3.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756135 "|accelerator_toplevel|potential_adder_3:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[3\] potential_adder_3.v(134) " "Inferred latch for \"d\[3\]\" at potential_adder_3.v(134)" {  } { { "../rtl/potential_adder_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_3.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756135 "|accelerator_toplevel|potential_adder_3:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[4\] potential_adder_3.v(134) " "Inferred latch for \"d\[4\]\" at potential_adder_3.v(134)" {  } { { "../rtl/potential_adder_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_3.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756135 "|accelerator_toplevel|potential_adder_3:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[5\] potential_adder_3.v(134) " "Inferred latch for \"d\[5\]\" at potential_adder_3.v(134)" {  } { { "../rtl/potential_adder_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_3.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756135 "|accelerator_toplevel|potential_adder_3:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[6\] potential_adder_3.v(134) " "Inferred latch for \"d\[6\]\" at potential_adder_3.v(134)" {  } { { "../rtl/potential_adder_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_3.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756135 "|accelerator_toplevel|potential_adder_3:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[7\] potential_adder_3.v(134) " "Inferred latch for \"d\[7\]\" at potential_adder_3.v(134)" {  } { { "../rtl/potential_adder_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_3.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756135 "|accelerator_toplevel|potential_adder_3:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[8\] potential_adder_3.v(134) " "Inferred latch for \"d\[8\]\" at potential_adder_3.v(134)" {  } { { "../rtl/potential_adder_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_3.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756135 "|accelerator_toplevel|potential_adder_3:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[9\] potential_adder_3.v(134) " "Inferred latch for \"d\[9\]\" at potential_adder_3.v(134)" {  } { { "../rtl/potential_adder_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_3.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756135 "|accelerator_toplevel|potential_adder_3:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[10\] potential_adder_3.v(134) " "Inferred latch for \"d\[10\]\" at potential_adder_3.v(134)" {  } { { "../rtl/potential_adder_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_3.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756136 "|accelerator_toplevel|potential_adder_3:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[11\] potential_adder_3.v(134) " "Inferred latch for \"d\[11\]\" at potential_adder_3.v(134)" {  } { { "../rtl/potential_adder_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_3.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756136 "|accelerator_toplevel|potential_adder_3:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[12\] potential_adder_3.v(134) " "Inferred latch for \"d\[12\]\" at potential_adder_3.v(134)" {  } { { "../rtl/potential_adder_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_3.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756136 "|accelerator_toplevel|potential_adder_3:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[13\] potential_adder_3.v(134) " "Inferred latch for \"d\[13\]\" at potential_adder_3.v(134)" {  } { { "../rtl/potential_adder_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_3.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756136 "|accelerator_toplevel|potential_adder_3:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[14\] potential_adder_3.v(134) " "Inferred latch for \"d\[14\]\" at potential_adder_3.v(134)" {  } { { "../rtl/potential_adder_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_3.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756136 "|accelerator_toplevel|potential_adder_3:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[15\] potential_adder_3.v(134) " "Inferred latch for \"d\[15\]\" at potential_adder_3.v(134)" {  } { { "../rtl/potential_adder_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_3.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756136 "|accelerator_toplevel|potential_adder_3:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[16\] potential_adder_3.v(134) " "Inferred latch for \"d\[16\]\" at potential_adder_3.v(134)" {  } { { "../rtl/potential_adder_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_3.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756136 "|accelerator_toplevel|potential_adder_3:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[17\] potential_adder_3.v(134) " "Inferred latch for \"d\[17\]\" at potential_adder_3.v(134)" {  } { { "../rtl/potential_adder_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_3.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756136 "|accelerator_toplevel|potential_adder_3:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[18\] potential_adder_3.v(134) " "Inferred latch for \"d\[18\]\" at potential_adder_3.v(134)" {  } { { "../rtl/potential_adder_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_3.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756137 "|accelerator_toplevel|potential_adder_3:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[19\] potential_adder_3.v(134) " "Inferred latch for \"d\[19\]\" at potential_adder_3.v(134)" {  } { { "../rtl/potential_adder_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_3.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756137 "|accelerator_toplevel|potential_adder_3:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[20\] potential_adder_3.v(134) " "Inferred latch for \"d\[20\]\" at potential_adder_3.v(134)" {  } { { "../rtl/potential_adder_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_3.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756137 "|accelerator_toplevel|potential_adder_3:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[21\] potential_adder_3.v(134) " "Inferred latch for \"d\[21\]\" at potential_adder_3.v(134)" {  } { { "../rtl/potential_adder_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_3.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756137 "|accelerator_toplevel|potential_adder_3:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[22\] potential_adder_3.v(134) " "Inferred latch for \"d\[22\]\" at potential_adder_3.v(134)" {  } { { "../rtl/potential_adder_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_3.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756137 "|accelerator_toplevel|potential_adder_3:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[23\] potential_adder_3.v(134) " "Inferred latch for \"d\[23\]\" at potential_adder_3.v(134)" {  } { { "../rtl/potential_adder_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_3.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756137 "|accelerator_toplevel|potential_adder_3:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[24\] potential_adder_3.v(134) " "Inferred latch for \"d\[24\]\" at potential_adder_3.v(134)" {  } { { "../rtl/potential_adder_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_3.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756137 "|accelerator_toplevel|potential_adder_3:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[25\] potential_adder_3.v(134) " "Inferred latch for \"d\[25\]\" at potential_adder_3.v(134)" {  } { { "../rtl/potential_adder_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_3.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756137 "|accelerator_toplevel|potential_adder_3:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[26\] potential_adder_3.v(134) " "Inferred latch for \"d\[26\]\" at potential_adder_3.v(134)" {  } { { "../rtl/potential_adder_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_3.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756137 "|accelerator_toplevel|potential_adder_3:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[27\] potential_adder_3.v(134) " "Inferred latch for \"d\[27\]\" at potential_adder_3.v(134)" {  } { { "../rtl/potential_adder_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_3.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756138 "|accelerator_toplevel|potential_adder_3:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[28\] potential_adder_3.v(134) " "Inferred latch for \"d\[28\]\" at potential_adder_3.v(134)" {  } { { "../rtl/potential_adder_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_3.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756138 "|accelerator_toplevel|potential_adder_3:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[29\] potential_adder_3.v(134) " "Inferred latch for \"d\[29\]\" at potential_adder_3.v(134)" {  } { { "../rtl/potential_adder_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_3.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756138 "|accelerator_toplevel|potential_adder_3:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[30\] potential_adder_3.v(134) " "Inferred latch for \"d\[30\]\" at potential_adder_3.v(134)" {  } { { "../rtl/potential_adder_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_3.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756138 "|accelerator_toplevel|potential_adder_3:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[31\] potential_adder_3.v(134) " "Inferred latch for \"d\[31\]\" at potential_adder_3.v(134)" {  } { { "../rtl/potential_adder_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_3.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756138 "|accelerator_toplevel|potential_adder_3:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[0\] potential_adder_3.v(134) " "Inferred latch for \"c\[0\]\" at potential_adder_3.v(134)" {  } { { "../rtl/potential_adder_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_3.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756138 "|accelerator_toplevel|potential_adder_3:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[1\] potential_adder_3.v(134) " "Inferred latch for \"c\[1\]\" at potential_adder_3.v(134)" {  } { { "../rtl/potential_adder_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_3.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756138 "|accelerator_toplevel|potential_adder_3:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[2\] potential_adder_3.v(134) " "Inferred latch for \"c\[2\]\" at potential_adder_3.v(134)" {  } { { "../rtl/potential_adder_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_3.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756138 "|accelerator_toplevel|potential_adder_3:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[3\] potential_adder_3.v(134) " "Inferred latch for \"c\[3\]\" at potential_adder_3.v(134)" {  } { { "../rtl/potential_adder_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_3.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756138 "|accelerator_toplevel|potential_adder_3:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[4\] potential_adder_3.v(134) " "Inferred latch for \"c\[4\]\" at potential_adder_3.v(134)" {  } { { "../rtl/potential_adder_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_3.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756139 "|accelerator_toplevel|potential_adder_3:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[5\] potential_adder_3.v(134) " "Inferred latch for \"c\[5\]\" at potential_adder_3.v(134)" {  } { { "../rtl/potential_adder_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_3.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756139 "|accelerator_toplevel|potential_adder_3:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[6\] potential_adder_3.v(134) " "Inferred latch for \"c\[6\]\" at potential_adder_3.v(134)" {  } { { "../rtl/potential_adder_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_3.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756139 "|accelerator_toplevel|potential_adder_3:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[7\] potential_adder_3.v(134) " "Inferred latch for \"c\[7\]\" at potential_adder_3.v(134)" {  } { { "../rtl/potential_adder_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_3.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756139 "|accelerator_toplevel|potential_adder_3:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[8\] potential_adder_3.v(134) " "Inferred latch for \"c\[8\]\" at potential_adder_3.v(134)" {  } { { "../rtl/potential_adder_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_3.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756139 "|accelerator_toplevel|potential_adder_3:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[9\] potential_adder_3.v(134) " "Inferred latch for \"c\[9\]\" at potential_adder_3.v(134)" {  } { { "../rtl/potential_adder_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_3.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756139 "|accelerator_toplevel|potential_adder_3:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[10\] potential_adder_3.v(134) " "Inferred latch for \"c\[10\]\" at potential_adder_3.v(134)" {  } { { "../rtl/potential_adder_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_3.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756139 "|accelerator_toplevel|potential_adder_3:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[11\] potential_adder_3.v(134) " "Inferred latch for \"c\[11\]\" at potential_adder_3.v(134)" {  } { { "../rtl/potential_adder_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_3.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756139 "|accelerator_toplevel|potential_adder_3:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[12\] potential_adder_3.v(134) " "Inferred latch for \"c\[12\]\" at potential_adder_3.v(134)" {  } { { "../rtl/potential_adder_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_3.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756139 "|accelerator_toplevel|potential_adder_3:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[13\] potential_adder_3.v(134) " "Inferred latch for \"c\[13\]\" at potential_adder_3.v(134)" {  } { { "../rtl/potential_adder_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_3.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756139 "|accelerator_toplevel|potential_adder_3:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[14\] potential_adder_3.v(134) " "Inferred latch for \"c\[14\]\" at potential_adder_3.v(134)" {  } { { "../rtl/potential_adder_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_3.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756140 "|accelerator_toplevel|potential_adder_3:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[15\] potential_adder_3.v(134) " "Inferred latch for \"c\[15\]\" at potential_adder_3.v(134)" {  } { { "../rtl/potential_adder_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_3.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756140 "|accelerator_toplevel|potential_adder_3:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[16\] potential_adder_3.v(134) " "Inferred latch for \"c\[16\]\" at potential_adder_3.v(134)" {  } { { "../rtl/potential_adder_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_3.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756140 "|accelerator_toplevel|potential_adder_3:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[17\] potential_adder_3.v(134) " "Inferred latch for \"c\[17\]\" at potential_adder_3.v(134)" {  } { { "../rtl/potential_adder_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_3.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756140 "|accelerator_toplevel|potential_adder_3:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[18\] potential_adder_3.v(134) " "Inferred latch for \"c\[18\]\" at potential_adder_3.v(134)" {  } { { "../rtl/potential_adder_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_3.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756140 "|accelerator_toplevel|potential_adder_3:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[19\] potential_adder_3.v(134) " "Inferred latch for \"c\[19\]\" at potential_adder_3.v(134)" {  } { { "../rtl/potential_adder_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_3.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756140 "|accelerator_toplevel|potential_adder_3:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[20\] potential_adder_3.v(134) " "Inferred latch for \"c\[20\]\" at potential_adder_3.v(134)" {  } { { "../rtl/potential_adder_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_3.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756140 "|accelerator_toplevel|potential_adder_3:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[21\] potential_adder_3.v(134) " "Inferred latch for \"c\[21\]\" at potential_adder_3.v(134)" {  } { { "../rtl/potential_adder_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_3.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756140 "|accelerator_toplevel|potential_adder_3:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[22\] potential_adder_3.v(134) " "Inferred latch for \"c\[22\]\" at potential_adder_3.v(134)" {  } { { "../rtl/potential_adder_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_3.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756140 "|accelerator_toplevel|potential_adder_3:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[23\] potential_adder_3.v(134) " "Inferred latch for \"c\[23\]\" at potential_adder_3.v(134)" {  } { { "../rtl/potential_adder_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_3.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756141 "|accelerator_toplevel|potential_adder_3:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[24\] potential_adder_3.v(134) " "Inferred latch for \"c\[24\]\" at potential_adder_3.v(134)" {  } { { "../rtl/potential_adder_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_3.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756141 "|accelerator_toplevel|potential_adder_3:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[25\] potential_adder_3.v(134) " "Inferred latch for \"c\[25\]\" at potential_adder_3.v(134)" {  } { { "../rtl/potential_adder_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_3.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756141 "|accelerator_toplevel|potential_adder_3:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[26\] potential_adder_3.v(134) " "Inferred latch for \"c\[26\]\" at potential_adder_3.v(134)" {  } { { "../rtl/potential_adder_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_3.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756141 "|accelerator_toplevel|potential_adder_3:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[27\] potential_adder_3.v(134) " "Inferred latch for \"c\[27\]\" at potential_adder_3.v(134)" {  } { { "../rtl/potential_adder_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_3.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756141 "|accelerator_toplevel|potential_adder_3:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[28\] potential_adder_3.v(134) " "Inferred latch for \"c\[28\]\" at potential_adder_3.v(134)" {  } { { "../rtl/potential_adder_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_3.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756141 "|accelerator_toplevel|potential_adder_3:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[29\] potential_adder_3.v(134) " "Inferred latch for \"c\[29\]\" at potential_adder_3.v(134)" {  } { { "../rtl/potential_adder_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_3.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756141 "|accelerator_toplevel|potential_adder_3:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[30\] potential_adder_3.v(134) " "Inferred latch for \"c\[30\]\" at potential_adder_3.v(134)" {  } { { "../rtl/potential_adder_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_3.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756141 "|accelerator_toplevel|potential_adder_3:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[31\] potential_adder_3.v(134) " "Inferred latch for \"c\[31\]\" at potential_adder_3.v(134)" {  } { { "../rtl/potential_adder_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_3.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756141 "|accelerator_toplevel|potential_adder_3:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[0\] potential_adder_3.v(134) " "Inferred latch for \"b\[0\]\" at potential_adder_3.v(134)" {  } { { "../rtl/potential_adder_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_3.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756141 "|accelerator_toplevel|potential_adder_3:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[1\] potential_adder_3.v(134) " "Inferred latch for \"b\[1\]\" at potential_adder_3.v(134)" {  } { { "../rtl/potential_adder_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_3.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756142 "|accelerator_toplevel|potential_adder_3:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[2\] potential_adder_3.v(134) " "Inferred latch for \"b\[2\]\" at potential_adder_3.v(134)" {  } { { "../rtl/potential_adder_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_3.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756142 "|accelerator_toplevel|potential_adder_3:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[3\] potential_adder_3.v(134) " "Inferred latch for \"b\[3\]\" at potential_adder_3.v(134)" {  } { { "../rtl/potential_adder_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_3.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756142 "|accelerator_toplevel|potential_adder_3:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[4\] potential_adder_3.v(134) " "Inferred latch for \"b\[4\]\" at potential_adder_3.v(134)" {  } { { "../rtl/potential_adder_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_3.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756142 "|accelerator_toplevel|potential_adder_3:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[5\] potential_adder_3.v(134) " "Inferred latch for \"b\[5\]\" at potential_adder_3.v(134)" {  } { { "../rtl/potential_adder_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_3.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756142 "|accelerator_toplevel|potential_adder_3:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[6\] potential_adder_3.v(134) " "Inferred latch for \"b\[6\]\" at potential_adder_3.v(134)" {  } { { "../rtl/potential_adder_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_3.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756142 "|accelerator_toplevel|potential_adder_3:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[7\] potential_adder_3.v(134) " "Inferred latch for \"b\[7\]\" at potential_adder_3.v(134)" {  } { { "../rtl/potential_adder_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_3.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756142 "|accelerator_toplevel|potential_adder_3:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[8\] potential_adder_3.v(134) " "Inferred latch for \"b\[8\]\" at potential_adder_3.v(134)" {  } { { "../rtl/potential_adder_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_3.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756142 "|accelerator_toplevel|potential_adder_3:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[9\] potential_adder_3.v(134) " "Inferred latch for \"b\[9\]\" at potential_adder_3.v(134)" {  } { { "../rtl/potential_adder_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_3.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756142 "|accelerator_toplevel|potential_adder_3:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[10\] potential_adder_3.v(134) " "Inferred latch for \"b\[10\]\" at potential_adder_3.v(134)" {  } { { "../rtl/potential_adder_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_3.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756143 "|accelerator_toplevel|potential_adder_3:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[11\] potential_adder_3.v(134) " "Inferred latch for \"b\[11\]\" at potential_adder_3.v(134)" {  } { { "../rtl/potential_adder_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_3.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756143 "|accelerator_toplevel|potential_adder_3:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[12\] potential_adder_3.v(134) " "Inferred latch for \"b\[12\]\" at potential_adder_3.v(134)" {  } { { "../rtl/potential_adder_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_3.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756143 "|accelerator_toplevel|potential_adder_3:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[13\] potential_adder_3.v(134) " "Inferred latch for \"b\[13\]\" at potential_adder_3.v(134)" {  } { { "../rtl/potential_adder_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_3.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756143 "|accelerator_toplevel|potential_adder_3:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[14\] potential_adder_3.v(134) " "Inferred latch for \"b\[14\]\" at potential_adder_3.v(134)" {  } { { "../rtl/potential_adder_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_3.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756143 "|accelerator_toplevel|potential_adder_3:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[15\] potential_adder_3.v(134) " "Inferred latch for \"b\[15\]\" at potential_adder_3.v(134)" {  } { { "../rtl/potential_adder_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_3.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756143 "|accelerator_toplevel|potential_adder_3:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[16\] potential_adder_3.v(134) " "Inferred latch for \"b\[16\]\" at potential_adder_3.v(134)" {  } { { "../rtl/potential_adder_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_3.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756143 "|accelerator_toplevel|potential_adder_3:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[17\] potential_adder_3.v(134) " "Inferred latch for \"b\[17\]\" at potential_adder_3.v(134)" {  } { { "../rtl/potential_adder_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_3.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756143 "|accelerator_toplevel|potential_adder_3:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[18\] potential_adder_3.v(134) " "Inferred latch for \"b\[18\]\" at potential_adder_3.v(134)" {  } { { "../rtl/potential_adder_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_3.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756143 "|accelerator_toplevel|potential_adder_3:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[19\] potential_adder_3.v(134) " "Inferred latch for \"b\[19\]\" at potential_adder_3.v(134)" {  } { { "../rtl/potential_adder_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_3.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756144 "|accelerator_toplevel|potential_adder_3:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[20\] potential_adder_3.v(134) " "Inferred latch for \"b\[20\]\" at potential_adder_3.v(134)" {  } { { "../rtl/potential_adder_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_3.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756144 "|accelerator_toplevel|potential_adder_3:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[21\] potential_adder_3.v(134) " "Inferred latch for \"b\[21\]\" at potential_adder_3.v(134)" {  } { { "../rtl/potential_adder_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_3.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756144 "|accelerator_toplevel|potential_adder_3:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[22\] potential_adder_3.v(134) " "Inferred latch for \"b\[22\]\" at potential_adder_3.v(134)" {  } { { "../rtl/potential_adder_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_3.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756144 "|accelerator_toplevel|potential_adder_3:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[23\] potential_adder_3.v(134) " "Inferred latch for \"b\[23\]\" at potential_adder_3.v(134)" {  } { { "../rtl/potential_adder_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_3.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756144 "|accelerator_toplevel|potential_adder_3:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[24\] potential_adder_3.v(134) " "Inferred latch for \"b\[24\]\" at potential_adder_3.v(134)" {  } { { "../rtl/potential_adder_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_3.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756144 "|accelerator_toplevel|potential_adder_3:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[25\] potential_adder_3.v(134) " "Inferred latch for \"b\[25\]\" at potential_adder_3.v(134)" {  } { { "../rtl/potential_adder_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_3.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756144 "|accelerator_toplevel|potential_adder_3:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[26\] potential_adder_3.v(134) " "Inferred latch for \"b\[26\]\" at potential_adder_3.v(134)" {  } { { "../rtl/potential_adder_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_3.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756144 "|accelerator_toplevel|potential_adder_3:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[27\] potential_adder_3.v(134) " "Inferred latch for \"b\[27\]\" at potential_adder_3.v(134)" {  } { { "../rtl/potential_adder_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_3.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756144 "|accelerator_toplevel|potential_adder_3:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[28\] potential_adder_3.v(134) " "Inferred latch for \"b\[28\]\" at potential_adder_3.v(134)" {  } { { "../rtl/potential_adder_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_3.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756145 "|accelerator_toplevel|potential_adder_3:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[29\] potential_adder_3.v(134) " "Inferred latch for \"b\[29\]\" at potential_adder_3.v(134)" {  } { { "../rtl/potential_adder_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_3.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756145 "|accelerator_toplevel|potential_adder_3:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[30\] potential_adder_3.v(134) " "Inferred latch for \"b\[30\]\" at potential_adder_3.v(134)" {  } { { "../rtl/potential_adder_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_3.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756145 "|accelerator_toplevel|potential_adder_3:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[31\] potential_adder_3.v(134) " "Inferred latch for \"b\[31\]\" at potential_adder_3.v(134)" {  } { { "../rtl/potential_adder_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_3.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756145 "|accelerator_toplevel|potential_adder_3:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[0\] potential_adder_3.v(134) " "Inferred latch for \"a\[0\]\" at potential_adder_3.v(134)" {  } { { "../rtl/potential_adder_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_3.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756145 "|accelerator_toplevel|potential_adder_3:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[1\] potential_adder_3.v(134) " "Inferred latch for \"a\[1\]\" at potential_adder_3.v(134)" {  } { { "../rtl/potential_adder_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_3.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756145 "|accelerator_toplevel|potential_adder_3:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[2\] potential_adder_3.v(134) " "Inferred latch for \"a\[2\]\" at potential_adder_3.v(134)" {  } { { "../rtl/potential_adder_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_3.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756145 "|accelerator_toplevel|potential_adder_3:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[3\] potential_adder_3.v(134) " "Inferred latch for \"a\[3\]\" at potential_adder_3.v(134)" {  } { { "../rtl/potential_adder_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_3.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756145 "|accelerator_toplevel|potential_adder_3:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[4\] potential_adder_3.v(134) " "Inferred latch for \"a\[4\]\" at potential_adder_3.v(134)" {  } { { "../rtl/potential_adder_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_3.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756145 "|accelerator_toplevel|potential_adder_3:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[5\] potential_adder_3.v(134) " "Inferred latch for \"a\[5\]\" at potential_adder_3.v(134)" {  } { { "../rtl/potential_adder_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_3.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756146 "|accelerator_toplevel|potential_adder_3:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[6\] potential_adder_3.v(134) " "Inferred latch for \"a\[6\]\" at potential_adder_3.v(134)" {  } { { "../rtl/potential_adder_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_3.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756146 "|accelerator_toplevel|potential_adder_3:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[7\] potential_adder_3.v(134) " "Inferred latch for \"a\[7\]\" at potential_adder_3.v(134)" {  } { { "../rtl/potential_adder_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_3.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756146 "|accelerator_toplevel|potential_adder_3:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[8\] potential_adder_3.v(134) " "Inferred latch for \"a\[8\]\" at potential_adder_3.v(134)" {  } { { "../rtl/potential_adder_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_3.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756146 "|accelerator_toplevel|potential_adder_3:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[9\] potential_adder_3.v(134) " "Inferred latch for \"a\[9\]\" at potential_adder_3.v(134)" {  } { { "../rtl/potential_adder_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_3.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756146 "|accelerator_toplevel|potential_adder_3:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[10\] potential_adder_3.v(134) " "Inferred latch for \"a\[10\]\" at potential_adder_3.v(134)" {  } { { "../rtl/potential_adder_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_3.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756146 "|accelerator_toplevel|potential_adder_3:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[11\] potential_adder_3.v(134) " "Inferred latch for \"a\[11\]\" at potential_adder_3.v(134)" {  } { { "../rtl/potential_adder_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_3.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756146 "|accelerator_toplevel|potential_adder_3:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[12\] potential_adder_3.v(134) " "Inferred latch for \"a\[12\]\" at potential_adder_3.v(134)" {  } { { "../rtl/potential_adder_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_3.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756146 "|accelerator_toplevel|potential_adder_3:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[13\] potential_adder_3.v(134) " "Inferred latch for \"a\[13\]\" at potential_adder_3.v(134)" {  } { { "../rtl/potential_adder_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_3.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756147 "|accelerator_toplevel|potential_adder_3:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[14\] potential_adder_3.v(134) " "Inferred latch for \"a\[14\]\" at potential_adder_3.v(134)" {  } { { "../rtl/potential_adder_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_3.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756147 "|accelerator_toplevel|potential_adder_3:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[15\] potential_adder_3.v(134) " "Inferred latch for \"a\[15\]\" at potential_adder_3.v(134)" {  } { { "../rtl/potential_adder_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_3.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756147 "|accelerator_toplevel|potential_adder_3:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[16\] potential_adder_3.v(134) " "Inferred latch for \"a\[16\]\" at potential_adder_3.v(134)" {  } { { "../rtl/potential_adder_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_3.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756147 "|accelerator_toplevel|potential_adder_3:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[17\] potential_adder_3.v(134) " "Inferred latch for \"a\[17\]\" at potential_adder_3.v(134)" {  } { { "../rtl/potential_adder_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_3.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756148 "|accelerator_toplevel|potential_adder_3:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[18\] potential_adder_3.v(134) " "Inferred latch for \"a\[18\]\" at potential_adder_3.v(134)" {  } { { "../rtl/potential_adder_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_3.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756148 "|accelerator_toplevel|potential_adder_3:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[19\] potential_adder_3.v(134) " "Inferred latch for \"a\[19\]\" at potential_adder_3.v(134)" {  } { { "../rtl/potential_adder_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_3.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756148 "|accelerator_toplevel|potential_adder_3:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[20\] potential_adder_3.v(134) " "Inferred latch for \"a\[20\]\" at potential_adder_3.v(134)" {  } { { "../rtl/potential_adder_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_3.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756148 "|accelerator_toplevel|potential_adder_3:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[21\] potential_adder_3.v(134) " "Inferred latch for \"a\[21\]\" at potential_adder_3.v(134)" {  } { { "../rtl/potential_adder_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_3.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756148 "|accelerator_toplevel|potential_adder_3:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[22\] potential_adder_3.v(134) " "Inferred latch for \"a\[22\]\" at potential_adder_3.v(134)" {  } { { "../rtl/potential_adder_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_3.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756148 "|accelerator_toplevel|potential_adder_3:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[23\] potential_adder_3.v(134) " "Inferred latch for \"a\[23\]\" at potential_adder_3.v(134)" {  } { { "../rtl/potential_adder_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_3.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756149 "|accelerator_toplevel|potential_adder_3:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[24\] potential_adder_3.v(134) " "Inferred latch for \"a\[24\]\" at potential_adder_3.v(134)" {  } { { "../rtl/potential_adder_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_3.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756149 "|accelerator_toplevel|potential_adder_3:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[25\] potential_adder_3.v(134) " "Inferred latch for \"a\[25\]\" at potential_adder_3.v(134)" {  } { { "../rtl/potential_adder_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_3.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756149 "|accelerator_toplevel|potential_adder_3:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[26\] potential_adder_3.v(134) " "Inferred latch for \"a\[26\]\" at potential_adder_3.v(134)" {  } { { "../rtl/potential_adder_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_3.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756149 "|accelerator_toplevel|potential_adder_3:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[27\] potential_adder_3.v(134) " "Inferred latch for \"a\[27\]\" at potential_adder_3.v(134)" {  } { { "../rtl/potential_adder_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_3.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756149 "|accelerator_toplevel|potential_adder_3:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[28\] potential_adder_3.v(134) " "Inferred latch for \"a\[28\]\" at potential_adder_3.v(134)" {  } { { "../rtl/potential_adder_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_3.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756149 "|accelerator_toplevel|potential_adder_3:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[29\] potential_adder_3.v(134) " "Inferred latch for \"a\[29\]\" at potential_adder_3.v(134)" {  } { { "../rtl/potential_adder_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_3.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756149 "|accelerator_toplevel|potential_adder_3:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[30\] potential_adder_3.v(134) " "Inferred latch for \"a\[30\]\" at potential_adder_3.v(134)" {  } { { "../rtl/potential_adder_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_3.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756149 "|accelerator_toplevel|potential_adder_3:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[31\] potential_adder_3.v(134) " "Inferred latch for \"a\[31\]\" at potential_adder_3.v(134)" {  } { { "../rtl/potential_adder_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_3.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756149 "|accelerator_toplevel|potential_adder_3:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "model.10 potential_adder_3.v(134) " "Inferred latch for \"model.10\" at potential_adder_3.v(134)" {  } { { "../rtl/potential_adder_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_3.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756150 "|accelerator_toplevel|potential_adder_3:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "model.01 potential_adder_3.v(134) " "Inferred latch for \"model.01\" at potential_adder_3.v(134)" {  } { { "../rtl/potential_adder_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_3.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756150 "|accelerator_toplevel|potential_adder_3:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "model.00 potential_adder_3.v(134) " "Inferred latch for \"model.00\" at potential_adder_3.v(134)" {  } { { "../rtl/potential_adder_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_3.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756150 "|accelerator_toplevel|potential_adder_3:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[0\] potential_adder_3.v(134) " "Inferred latch for \"v_threshold\[0\]\" at potential_adder_3.v(134)" {  } { { "../rtl/potential_adder_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_3.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756150 "|accelerator_toplevel|potential_adder_3:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[1\] potential_adder_3.v(134) " "Inferred latch for \"v_threshold\[1\]\" at potential_adder_3.v(134)" {  } { { "../rtl/potential_adder_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_3.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756150 "|accelerator_toplevel|potential_adder_3:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[2\] potential_adder_3.v(134) " "Inferred latch for \"v_threshold\[2\]\" at potential_adder_3.v(134)" {  } { { "../rtl/potential_adder_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_3.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756150 "|accelerator_toplevel|potential_adder_3:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[3\] potential_adder_3.v(134) " "Inferred latch for \"v_threshold\[3\]\" at potential_adder_3.v(134)" {  } { { "../rtl/potential_adder_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_3.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756150 "|accelerator_toplevel|potential_adder_3:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[4\] potential_adder_3.v(134) " "Inferred latch for \"v_threshold\[4\]\" at potential_adder_3.v(134)" {  } { { "../rtl/potential_adder_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_3.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756150 "|accelerator_toplevel|potential_adder_3:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[5\] potential_adder_3.v(134) " "Inferred latch for \"v_threshold\[5\]\" at potential_adder_3.v(134)" {  } { { "../rtl/potential_adder_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_3.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756150 "|accelerator_toplevel|potential_adder_3:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[6\] potential_adder_3.v(134) " "Inferred latch for \"v_threshold\[6\]\" at potential_adder_3.v(134)" {  } { { "../rtl/potential_adder_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_3.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756151 "|accelerator_toplevel|potential_adder_3:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[7\] potential_adder_3.v(134) " "Inferred latch for \"v_threshold\[7\]\" at potential_adder_3.v(134)" {  } { { "../rtl/potential_adder_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_3.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756151 "|accelerator_toplevel|potential_adder_3:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[8\] potential_adder_3.v(134) " "Inferred latch for \"v_threshold\[8\]\" at potential_adder_3.v(134)" {  } { { "../rtl/potential_adder_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_3.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756151 "|accelerator_toplevel|potential_adder_3:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[9\] potential_adder_3.v(134) " "Inferred latch for \"v_threshold\[9\]\" at potential_adder_3.v(134)" {  } { { "../rtl/potential_adder_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_3.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756151 "|accelerator_toplevel|potential_adder_3:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[10\] potential_adder_3.v(134) " "Inferred latch for \"v_threshold\[10\]\" at potential_adder_3.v(134)" {  } { { "../rtl/potential_adder_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_3.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756151 "|accelerator_toplevel|potential_adder_3:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[11\] potential_adder_3.v(134) " "Inferred latch for \"v_threshold\[11\]\" at potential_adder_3.v(134)" {  } { { "../rtl/potential_adder_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_3.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756151 "|accelerator_toplevel|potential_adder_3:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[12\] potential_adder_3.v(134) " "Inferred latch for \"v_threshold\[12\]\" at potential_adder_3.v(134)" {  } { { "../rtl/potential_adder_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_3.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756151 "|accelerator_toplevel|potential_adder_3:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[13\] potential_adder_3.v(134) " "Inferred latch for \"v_threshold\[13\]\" at potential_adder_3.v(134)" {  } { { "../rtl/potential_adder_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_3.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756151 "|accelerator_toplevel|potential_adder_3:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[14\] potential_adder_3.v(134) " "Inferred latch for \"v_threshold\[14\]\" at potential_adder_3.v(134)" {  } { { "../rtl/potential_adder_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_3.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756151 "|accelerator_toplevel|potential_adder_3:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[15\] potential_adder_3.v(134) " "Inferred latch for \"v_threshold\[15\]\" at potential_adder_3.v(134)" {  } { { "../rtl/potential_adder_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_3.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756152 "|accelerator_toplevel|potential_adder_3:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[16\] potential_adder_3.v(134) " "Inferred latch for \"v_threshold\[16\]\" at potential_adder_3.v(134)" {  } { { "../rtl/potential_adder_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_3.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756152 "|accelerator_toplevel|potential_adder_3:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[17\] potential_adder_3.v(134) " "Inferred latch for \"v_threshold\[17\]\" at potential_adder_3.v(134)" {  } { { "../rtl/potential_adder_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_3.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756152 "|accelerator_toplevel|potential_adder_3:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[18\] potential_adder_3.v(134) " "Inferred latch for \"v_threshold\[18\]\" at potential_adder_3.v(134)" {  } { { "../rtl/potential_adder_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_3.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756152 "|accelerator_toplevel|potential_adder_3:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[19\] potential_adder_3.v(134) " "Inferred latch for \"v_threshold\[19\]\" at potential_adder_3.v(134)" {  } { { "../rtl/potential_adder_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_3.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756152 "|accelerator_toplevel|potential_adder_3:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[20\] potential_adder_3.v(134) " "Inferred latch for \"v_threshold\[20\]\" at potential_adder_3.v(134)" {  } { { "../rtl/potential_adder_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_3.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756152 "|accelerator_toplevel|potential_adder_3:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[21\] potential_adder_3.v(134) " "Inferred latch for \"v_threshold\[21\]\" at potential_adder_3.v(134)" {  } { { "../rtl/potential_adder_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_3.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756152 "|accelerator_toplevel|potential_adder_3:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[22\] potential_adder_3.v(134) " "Inferred latch for \"v_threshold\[22\]\" at potential_adder_3.v(134)" {  } { { "../rtl/potential_adder_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_3.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756152 "|accelerator_toplevel|potential_adder_3:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[23\] potential_adder_3.v(134) " "Inferred latch for \"v_threshold\[23\]\" at potential_adder_3.v(134)" {  } { { "../rtl/potential_adder_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_3.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756152 "|accelerator_toplevel|potential_adder_3:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[24\] potential_adder_3.v(134) " "Inferred latch for \"v_threshold\[24\]\" at potential_adder_3.v(134)" {  } { { "../rtl/potential_adder_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_3.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756152 "|accelerator_toplevel|potential_adder_3:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[25\] potential_adder_3.v(134) " "Inferred latch for \"v_threshold\[25\]\" at potential_adder_3.v(134)" {  } { { "../rtl/potential_adder_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_3.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756153 "|accelerator_toplevel|potential_adder_3:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[26\] potential_adder_3.v(134) " "Inferred latch for \"v_threshold\[26\]\" at potential_adder_3.v(134)" {  } { { "../rtl/potential_adder_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_3.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756153 "|accelerator_toplevel|potential_adder_3:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[27\] potential_adder_3.v(134) " "Inferred latch for \"v_threshold\[27\]\" at potential_adder_3.v(134)" {  } { { "../rtl/potential_adder_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_3.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756153 "|accelerator_toplevel|potential_adder_3:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[28\] potential_adder_3.v(134) " "Inferred latch for \"v_threshold\[28\]\" at potential_adder_3.v(134)" {  } { { "../rtl/potential_adder_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_3.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756153 "|accelerator_toplevel|potential_adder_3:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[29\] potential_adder_3.v(134) " "Inferred latch for \"v_threshold\[29\]\" at potential_adder_3.v(134)" {  } { { "../rtl/potential_adder_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_3.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756153 "|accelerator_toplevel|potential_adder_3:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[30\] potential_adder_3.v(134) " "Inferred latch for \"v_threshold\[30\]\" at potential_adder_3.v(134)" {  } { { "../rtl/potential_adder_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_3.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756153 "|accelerator_toplevel|potential_adder_3:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[31\] potential_adder_3.v(134) " "Inferred latch for \"v_threshold\[31\]\" at potential_adder_3.v(134)" {  } { { "../rtl/potential_adder_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_3.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756153 "|accelerator_toplevel|potential_adder_3:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[0\] potential_adder_3.v(134) " "Inferred latch for \"u\[0\]\" at potential_adder_3.v(134)" {  } { { "../rtl/potential_adder_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_3.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756153 "|accelerator_toplevel|potential_adder_3:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[1\] potential_adder_3.v(134) " "Inferred latch for \"u\[1\]\" at potential_adder_3.v(134)" {  } { { "../rtl/potential_adder_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_3.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756153 "|accelerator_toplevel|potential_adder_3:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[2\] potential_adder_3.v(134) " "Inferred latch for \"u\[2\]\" at potential_adder_3.v(134)" {  } { { "../rtl/potential_adder_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_3.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756154 "|accelerator_toplevel|potential_adder_3:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[3\] potential_adder_3.v(134) " "Inferred latch for \"u\[3\]\" at potential_adder_3.v(134)" {  } { { "../rtl/potential_adder_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_3.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756154 "|accelerator_toplevel|potential_adder_3:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[4\] potential_adder_3.v(134) " "Inferred latch for \"u\[4\]\" at potential_adder_3.v(134)" {  } { { "../rtl/potential_adder_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_3.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756154 "|accelerator_toplevel|potential_adder_3:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[5\] potential_adder_3.v(134) " "Inferred latch for \"u\[5\]\" at potential_adder_3.v(134)" {  } { { "../rtl/potential_adder_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_3.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756154 "|accelerator_toplevel|potential_adder_3:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[6\] potential_adder_3.v(134) " "Inferred latch for \"u\[6\]\" at potential_adder_3.v(134)" {  } { { "../rtl/potential_adder_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_3.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756154 "|accelerator_toplevel|potential_adder_3:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[7\] potential_adder_3.v(134) " "Inferred latch for \"u\[7\]\" at potential_adder_3.v(134)" {  } { { "../rtl/potential_adder_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_3.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756154 "|accelerator_toplevel|potential_adder_3:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[8\] potential_adder_3.v(134) " "Inferred latch for \"u\[8\]\" at potential_adder_3.v(134)" {  } { { "../rtl/potential_adder_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_3.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756154 "|accelerator_toplevel|potential_adder_3:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[9\] potential_adder_3.v(134) " "Inferred latch for \"u\[9\]\" at potential_adder_3.v(134)" {  } { { "../rtl/potential_adder_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_3.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756154 "|accelerator_toplevel|potential_adder_3:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[10\] potential_adder_3.v(134) " "Inferred latch for \"u\[10\]\" at potential_adder_3.v(134)" {  } { { "../rtl/potential_adder_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_3.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756154 "|accelerator_toplevel|potential_adder_3:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[11\] potential_adder_3.v(134) " "Inferred latch for \"u\[11\]\" at potential_adder_3.v(134)" {  } { { "../rtl/potential_adder_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_3.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756155 "|accelerator_toplevel|potential_adder_3:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[12\] potential_adder_3.v(134) " "Inferred latch for \"u\[12\]\" at potential_adder_3.v(134)" {  } { { "../rtl/potential_adder_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_3.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756155 "|accelerator_toplevel|potential_adder_3:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[13\] potential_adder_3.v(134) " "Inferred latch for \"u\[13\]\" at potential_adder_3.v(134)" {  } { { "../rtl/potential_adder_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_3.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756155 "|accelerator_toplevel|potential_adder_3:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[14\] potential_adder_3.v(134) " "Inferred latch for \"u\[14\]\" at potential_adder_3.v(134)" {  } { { "../rtl/potential_adder_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_3.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756155 "|accelerator_toplevel|potential_adder_3:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[15\] potential_adder_3.v(134) " "Inferred latch for \"u\[15\]\" at potential_adder_3.v(134)" {  } { { "../rtl/potential_adder_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_3.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756155 "|accelerator_toplevel|potential_adder_3:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[16\] potential_adder_3.v(134) " "Inferred latch for \"u\[16\]\" at potential_adder_3.v(134)" {  } { { "../rtl/potential_adder_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_3.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756155 "|accelerator_toplevel|potential_adder_3:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[17\] potential_adder_3.v(134) " "Inferred latch for \"u\[17\]\" at potential_adder_3.v(134)" {  } { { "../rtl/potential_adder_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_3.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756155 "|accelerator_toplevel|potential_adder_3:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[18\] potential_adder_3.v(134) " "Inferred latch for \"u\[18\]\" at potential_adder_3.v(134)" {  } { { "../rtl/potential_adder_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_3.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756155 "|accelerator_toplevel|potential_adder_3:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[19\] potential_adder_3.v(134) " "Inferred latch for \"u\[19\]\" at potential_adder_3.v(134)" {  } { { "../rtl/potential_adder_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_3.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756155 "|accelerator_toplevel|potential_adder_3:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[20\] potential_adder_3.v(134) " "Inferred latch for \"u\[20\]\" at potential_adder_3.v(134)" {  } { { "../rtl/potential_adder_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_3.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756156 "|accelerator_toplevel|potential_adder_3:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[21\] potential_adder_3.v(134) " "Inferred latch for \"u\[21\]\" at potential_adder_3.v(134)" {  } { { "../rtl/potential_adder_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_3.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756156 "|accelerator_toplevel|potential_adder_3:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[22\] potential_adder_3.v(134) " "Inferred latch for \"u\[22\]\" at potential_adder_3.v(134)" {  } { { "../rtl/potential_adder_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_3.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756156 "|accelerator_toplevel|potential_adder_3:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[23\] potential_adder_3.v(134) " "Inferred latch for \"u\[23\]\" at potential_adder_3.v(134)" {  } { { "../rtl/potential_adder_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_3.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756156 "|accelerator_toplevel|potential_adder_3:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[24\] potential_adder_3.v(134) " "Inferred latch for \"u\[24\]\" at potential_adder_3.v(134)" {  } { { "../rtl/potential_adder_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_3.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756156 "|accelerator_toplevel|potential_adder_3:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[25\] potential_adder_3.v(134) " "Inferred latch for \"u\[25\]\" at potential_adder_3.v(134)" {  } { { "../rtl/potential_adder_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_3.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756156 "|accelerator_toplevel|potential_adder_3:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[26\] potential_adder_3.v(134) " "Inferred latch for \"u\[26\]\" at potential_adder_3.v(134)" {  } { { "../rtl/potential_adder_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_3.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756156 "|accelerator_toplevel|potential_adder_3:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[27\] potential_adder_3.v(134) " "Inferred latch for \"u\[27\]\" at potential_adder_3.v(134)" {  } { { "../rtl/potential_adder_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_3.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756156 "|accelerator_toplevel|potential_adder_3:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[28\] potential_adder_3.v(134) " "Inferred latch for \"u\[28\]\" at potential_adder_3.v(134)" {  } { { "../rtl/potential_adder_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_3.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756157 "|accelerator_toplevel|potential_adder_3:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[29\] potential_adder_3.v(134) " "Inferred latch for \"u\[29\]\" at potential_adder_3.v(134)" {  } { { "../rtl/potential_adder_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_3.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756157 "|accelerator_toplevel|potential_adder_3:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[30\] potential_adder_3.v(134) " "Inferred latch for \"u\[30\]\" at potential_adder_3.v(134)" {  } { { "../rtl/potential_adder_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_3.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756157 "|accelerator_toplevel|potential_adder_3:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[31\] potential_adder_3.v(134) " "Inferred latch for \"u\[31\]\" at potential_adder_3.v(134)" {  } { { "../rtl/potential_adder_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_3.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756157 "|accelerator_toplevel|potential_adder_3:inst12"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "potential_decay_3 potential_decay_3:inst11 " "Elaborating entity \"potential_decay_3\" for hierarchy \"potential_decay_3:inst11\"" {  } { { "accelerator_toplevel.bdf" "inst11" { Schematic "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/synth/accelerator_toplevel.bdf" { { 4552 -3480 -3152 4792 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1736498756215 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "neuron_address potential_decay_3.v(43) " "Verilog HDL or VHDL warning at potential_decay_3.v(43): object \"neuron_address\" assigned a value but never read" {  } { { "../rtl/potential_decay_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_3.v" 43 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1736498756216 "|accelerator_toplevel|potential_decay_3:inst11"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "output_potential_decay3_izhi potential_decay_3.v(45) " "Verilog HDL warning at potential_decay_3.v(45): object output_potential_decay3_izhi used but never assigned" {  } { { "../rtl/potential_decay_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_3.v" 45 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1736498756216 "|accelerator_toplevel|potential_decay_3:inst11"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "set potential_decay_3.v(76) " "Verilog HDL Always Construct warning at potential_decay_3.v(76): variable \"set\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/potential_decay_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_3.v" 76 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1736498756217 "|accelerator_toplevel|potential_decay_3:inst11"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "decay_rate potential_decay_3.v(74) " "Verilog HDL Always Construct warning at potential_decay_3.v(74): inferring latch(es) for variable \"decay_rate\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_decay_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_3.v" 74 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498756217 "|accelerator_toplevel|potential_decay_3:inst11"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "model potential_decay_3.v(74) " "Verilog HDL Always Construct warning at potential_decay_3.v(74): inferring latch(es) for variable \"model\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_decay_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_3.v" 74 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498756217 "|accelerator_toplevel|potential_decay_3:inst11"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "membrane_potential potential_decay_3.v(135) " "Verilog HDL Always Construct warning at potential_decay_3.v(135): variable \"membrane_potential\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/potential_decay_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_3.v" 135 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1736498756218 "|accelerator_toplevel|potential_decay_3:inst11"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "membrane_potential potential_decay_3.v(136) " "Verilog HDL Always Construct warning at potential_decay_3.v(136): variable \"membrane_potential\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/potential_decay_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_3.v" 136 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1736498756218 "|accelerator_toplevel|potential_decay_3:inst11"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "membrane_potential potential_decay_3.v(137) " "Verilog HDL Always Construct warning at potential_decay_3.v(137): variable \"membrane_potential\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/potential_decay_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_3.v" 137 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1736498756218 "|accelerator_toplevel|potential_decay_3:inst11"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "decay_rate potential_decay_3.v(139) " "Verilog HDL Always Construct warning at potential_decay_3.v(139): variable \"decay_rate\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/potential_decay_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_3.v" 139 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1736498756219 "|accelerator_toplevel|potential_decay_3:inst11"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 potential_decay_3.v(143) " "Verilog HDL assignment warning at potential_decay_3.v(143): truncated value with size 33 to match size of target (32)" {  } { { "../rtl/potential_decay_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_3.v" 143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1736498756219 "|accelerator_toplevel|potential_decay_3:inst11"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 potential_decay_3.v(158) " "Verilog HDL assignment warning at potential_decay_3.v(158): truncated value with size 33 to match size of target (32)" {  } { { "../rtl/potential_decay_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_3.v" 158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1736498756219 "|accelerator_toplevel|potential_decay_3:inst11"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 potential_decay_3.v(163) " "Verilog HDL assignment warning at potential_decay_3.v(163): truncated value with size 33 to match size of target (32)" {  } { { "../rtl/potential_decay_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_3.v" 163 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1736498756219 "|accelerator_toplevel|potential_decay_3:inst11"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 potential_decay_3.v(168) " "Verilog HDL assignment warning at potential_decay_3.v(168): truncated value with size 33 to match size of target (32)" {  } { { "../rtl/potential_decay_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_3.v" 168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1736498756219 "|accelerator_toplevel|potential_decay_3:inst11"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 potential_decay_3.v(174) " "Verilog HDL assignment warning at potential_decay_3.v(174): truncated value with size 33 to match size of target (32)" {  } { { "../rtl/potential_decay_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_3.v" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1736498756219 "|accelerator_toplevel|potential_decay_3:inst11"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 potential_decay_3.v(175) " "Verilog HDL assignment warning at potential_decay_3.v(175): truncated value with size 33 to match size of target (32)" {  } { { "../rtl/potential_decay_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_3.v" 175 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1736498756219 "|accelerator_toplevel|potential_decay_3:inst11"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "result_divide_by_2_plus_4 potential_decay_3.v(176) " "Verilog HDL Always Construct warning at potential_decay_3.v(176): variable \"result_divide_by_2_plus_4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/potential_decay_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_3.v" 176 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1736498756220 "|accelerator_toplevel|potential_decay_3:inst11"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 potential_decay_3.v(181) " "Verilog HDL assignment warning at potential_decay_3.v(181): truncated value with size 33 to match size of target (32)" {  } { { "../rtl/potential_decay_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_3.v" 181 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1736498756220 "|accelerator_toplevel|potential_decay_3:inst11"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sign potential_decay_3.v(110) " "Verilog HDL Always Construct warning at potential_decay_3.v(110): inferring latch(es) for variable \"sign\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_decay_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_3.v" 110 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498756221 "|accelerator_toplevel|potential_decay_3:inst11"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "exponent potential_decay_3.v(110) " "Verilog HDL Always Construct warning at potential_decay_3.v(110): inferring latch(es) for variable \"exponent\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_decay_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_3.v" 110 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498756221 "|accelerator_toplevel|potential_decay_3:inst11"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mantissa potential_decay_3.v(110) " "Verilog HDL Always Construct warning at potential_decay_3.v(110): inferring latch(es) for variable \"mantissa\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_decay_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_3.v" 110 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498756221 "|accelerator_toplevel|potential_decay_3:inst11"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "adjusted_exponent potential_decay_3.v(110) " "Verilog HDL Always Construct warning at potential_decay_3.v(110): inferring latch(es) for variable \"adjusted_exponent\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_decay_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_3.v" 110 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498756221 "|accelerator_toplevel|potential_decay_3:inst11"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "output_potential_decay3_LIF potential_decay_3.v(110) " "Verilog HDL Always Construct warning at potential_decay_3.v(110): inferring latch(es) for variable \"output_potential_decay3_LIF\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_decay_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_3.v" 110 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498756221 "|accelerator_toplevel|potential_decay_3:inst11"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "exponent_divided_by_2 potential_decay_3.v(110) " "Verilog HDL Always Construct warning at potential_decay_3.v(110): inferring latch(es) for variable \"exponent_divided_by_2\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_decay_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_3.v" 110 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498756221 "|accelerator_toplevel|potential_decay_3:inst11"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "exponent_divided_by_4 potential_decay_3.v(110) " "Verilog HDL Always Construct warning at potential_decay_3.v(110): inferring latch(es) for variable \"exponent_divided_by_4\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_decay_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_3.v" 110 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498756221 "|accelerator_toplevel|potential_decay_3:inst11"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "number_divided_by_2 potential_decay_3.v(110) " "Verilog HDL Always Construct warning at potential_decay_3.v(110): inferring latch(es) for variable \"number_divided_by_2\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_decay_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_3.v" 110 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498756222 "|accelerator_toplevel|potential_decay_3:inst11"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "number_divided_by_4 potential_decay_3.v(110) " "Verilog HDL Always Construct warning at potential_decay_3.v(110): inferring latch(es) for variable \"number_divided_by_4\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_decay_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_3.v" 110 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498756222 "|accelerator_toplevel|potential_decay_3:inst11"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "model potential_decay_3.v(191) " "Verilog HDL Always Construct warning at potential_decay_3.v(191): variable \"model\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/potential_decay_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_3.v" 191 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1736498756222 "|accelerator_toplevel|potential_decay_3:inst11"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "output_potential_decay3_izhi 0 potential_decay_3.v(45) " "Net \"output_potential_decay3_izhi\" at potential_decay_3.v(45) has no driver or initial value, using a default initial value '0'" {  } { { "../rtl/potential_decay_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_3.v" 45 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1736498756225 "|accelerator_toplevel|potential_decay_3:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[0\] potential_decay_3.v(123) " "Inferred latch for \"number_divided_by_4\[0\]\" at potential_decay_3.v(123)" {  } { { "../rtl/potential_decay_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_3.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756227 "|accelerator_toplevel|potential_decay_3:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[1\] potential_decay_3.v(123) " "Inferred latch for \"number_divided_by_4\[1\]\" at potential_decay_3.v(123)" {  } { { "../rtl/potential_decay_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_3.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756227 "|accelerator_toplevel|potential_decay_3:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[2\] potential_decay_3.v(123) " "Inferred latch for \"number_divided_by_4\[2\]\" at potential_decay_3.v(123)" {  } { { "../rtl/potential_decay_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_3.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756227 "|accelerator_toplevel|potential_decay_3:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[3\] potential_decay_3.v(123) " "Inferred latch for \"number_divided_by_4\[3\]\" at potential_decay_3.v(123)" {  } { { "../rtl/potential_decay_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_3.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756227 "|accelerator_toplevel|potential_decay_3:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[4\] potential_decay_3.v(123) " "Inferred latch for \"number_divided_by_4\[4\]\" at potential_decay_3.v(123)" {  } { { "../rtl/potential_decay_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_3.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756227 "|accelerator_toplevel|potential_decay_3:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[5\] potential_decay_3.v(123) " "Inferred latch for \"number_divided_by_4\[5\]\" at potential_decay_3.v(123)" {  } { { "../rtl/potential_decay_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_3.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756227 "|accelerator_toplevel|potential_decay_3:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[6\] potential_decay_3.v(123) " "Inferred latch for \"number_divided_by_4\[6\]\" at potential_decay_3.v(123)" {  } { { "../rtl/potential_decay_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_3.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756227 "|accelerator_toplevel|potential_decay_3:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[7\] potential_decay_3.v(123) " "Inferred latch for \"number_divided_by_4\[7\]\" at potential_decay_3.v(123)" {  } { { "../rtl/potential_decay_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_3.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756227 "|accelerator_toplevel|potential_decay_3:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[8\] potential_decay_3.v(123) " "Inferred latch for \"number_divided_by_4\[8\]\" at potential_decay_3.v(123)" {  } { { "../rtl/potential_decay_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_3.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756228 "|accelerator_toplevel|potential_decay_3:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[9\] potential_decay_3.v(123) " "Inferred latch for \"number_divided_by_4\[9\]\" at potential_decay_3.v(123)" {  } { { "../rtl/potential_decay_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_3.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756228 "|accelerator_toplevel|potential_decay_3:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[10\] potential_decay_3.v(123) " "Inferred latch for \"number_divided_by_4\[10\]\" at potential_decay_3.v(123)" {  } { { "../rtl/potential_decay_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_3.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756228 "|accelerator_toplevel|potential_decay_3:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[11\] potential_decay_3.v(123) " "Inferred latch for \"number_divided_by_4\[11\]\" at potential_decay_3.v(123)" {  } { { "../rtl/potential_decay_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_3.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756228 "|accelerator_toplevel|potential_decay_3:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[12\] potential_decay_3.v(123) " "Inferred latch for \"number_divided_by_4\[12\]\" at potential_decay_3.v(123)" {  } { { "../rtl/potential_decay_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_3.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756228 "|accelerator_toplevel|potential_decay_3:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[13\] potential_decay_3.v(123) " "Inferred latch for \"number_divided_by_4\[13\]\" at potential_decay_3.v(123)" {  } { { "../rtl/potential_decay_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_3.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756228 "|accelerator_toplevel|potential_decay_3:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[14\] potential_decay_3.v(123) " "Inferred latch for \"number_divided_by_4\[14\]\" at potential_decay_3.v(123)" {  } { { "../rtl/potential_decay_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_3.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756228 "|accelerator_toplevel|potential_decay_3:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[15\] potential_decay_3.v(123) " "Inferred latch for \"number_divided_by_4\[15\]\" at potential_decay_3.v(123)" {  } { { "../rtl/potential_decay_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_3.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756228 "|accelerator_toplevel|potential_decay_3:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[16\] potential_decay_3.v(123) " "Inferred latch for \"number_divided_by_4\[16\]\" at potential_decay_3.v(123)" {  } { { "../rtl/potential_decay_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_3.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756228 "|accelerator_toplevel|potential_decay_3:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[17\] potential_decay_3.v(123) " "Inferred latch for \"number_divided_by_4\[17\]\" at potential_decay_3.v(123)" {  } { { "../rtl/potential_decay_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_3.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756228 "|accelerator_toplevel|potential_decay_3:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[18\] potential_decay_3.v(123) " "Inferred latch for \"number_divided_by_4\[18\]\" at potential_decay_3.v(123)" {  } { { "../rtl/potential_decay_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_3.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756229 "|accelerator_toplevel|potential_decay_3:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[19\] potential_decay_3.v(123) " "Inferred latch for \"number_divided_by_4\[19\]\" at potential_decay_3.v(123)" {  } { { "../rtl/potential_decay_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_3.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756229 "|accelerator_toplevel|potential_decay_3:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[20\] potential_decay_3.v(123) " "Inferred latch for \"number_divided_by_4\[20\]\" at potential_decay_3.v(123)" {  } { { "../rtl/potential_decay_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_3.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756229 "|accelerator_toplevel|potential_decay_3:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[21\] potential_decay_3.v(123) " "Inferred latch for \"number_divided_by_4\[21\]\" at potential_decay_3.v(123)" {  } { { "../rtl/potential_decay_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_3.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756229 "|accelerator_toplevel|potential_decay_3:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[22\] potential_decay_3.v(123) " "Inferred latch for \"number_divided_by_4\[22\]\" at potential_decay_3.v(123)" {  } { { "../rtl/potential_decay_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_3.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756229 "|accelerator_toplevel|potential_decay_3:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[23\] potential_decay_3.v(123) " "Inferred latch for \"number_divided_by_4\[23\]\" at potential_decay_3.v(123)" {  } { { "../rtl/potential_decay_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_3.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756229 "|accelerator_toplevel|potential_decay_3:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[24\] potential_decay_3.v(123) " "Inferred latch for \"number_divided_by_4\[24\]\" at potential_decay_3.v(123)" {  } { { "../rtl/potential_decay_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_3.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756229 "|accelerator_toplevel|potential_decay_3:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[25\] potential_decay_3.v(123) " "Inferred latch for \"number_divided_by_4\[25\]\" at potential_decay_3.v(123)" {  } { { "../rtl/potential_decay_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_3.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756229 "|accelerator_toplevel|potential_decay_3:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[26\] potential_decay_3.v(123) " "Inferred latch for \"number_divided_by_4\[26\]\" at potential_decay_3.v(123)" {  } { { "../rtl/potential_decay_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_3.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756229 "|accelerator_toplevel|potential_decay_3:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[27\] potential_decay_3.v(123) " "Inferred latch for \"number_divided_by_4\[27\]\" at potential_decay_3.v(123)" {  } { { "../rtl/potential_decay_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_3.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756229 "|accelerator_toplevel|potential_decay_3:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[28\] potential_decay_3.v(123) " "Inferred latch for \"number_divided_by_4\[28\]\" at potential_decay_3.v(123)" {  } { { "../rtl/potential_decay_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_3.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756230 "|accelerator_toplevel|potential_decay_3:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[29\] potential_decay_3.v(123) " "Inferred latch for \"number_divided_by_4\[29\]\" at potential_decay_3.v(123)" {  } { { "../rtl/potential_decay_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_3.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756230 "|accelerator_toplevel|potential_decay_3:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[30\] potential_decay_3.v(123) " "Inferred latch for \"number_divided_by_4\[30\]\" at potential_decay_3.v(123)" {  } { { "../rtl/potential_decay_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_3.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756230 "|accelerator_toplevel|potential_decay_3:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[31\] potential_decay_3.v(123) " "Inferred latch for \"number_divided_by_4\[31\]\" at potential_decay_3.v(123)" {  } { { "../rtl/potential_decay_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_3.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756230 "|accelerator_toplevel|potential_decay_3:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[0\] potential_decay_3.v(123) " "Inferred latch for \"number_divided_by_2\[0\]\" at potential_decay_3.v(123)" {  } { { "../rtl/potential_decay_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_3.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756230 "|accelerator_toplevel|potential_decay_3:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[1\] potential_decay_3.v(123) " "Inferred latch for \"number_divided_by_2\[1\]\" at potential_decay_3.v(123)" {  } { { "../rtl/potential_decay_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_3.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756230 "|accelerator_toplevel|potential_decay_3:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[2\] potential_decay_3.v(123) " "Inferred latch for \"number_divided_by_2\[2\]\" at potential_decay_3.v(123)" {  } { { "../rtl/potential_decay_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_3.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756230 "|accelerator_toplevel|potential_decay_3:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[3\] potential_decay_3.v(123) " "Inferred latch for \"number_divided_by_2\[3\]\" at potential_decay_3.v(123)" {  } { { "../rtl/potential_decay_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_3.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756230 "|accelerator_toplevel|potential_decay_3:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[4\] potential_decay_3.v(123) " "Inferred latch for \"number_divided_by_2\[4\]\" at potential_decay_3.v(123)" {  } { { "../rtl/potential_decay_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_3.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756230 "|accelerator_toplevel|potential_decay_3:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[5\] potential_decay_3.v(123) " "Inferred latch for \"number_divided_by_2\[5\]\" at potential_decay_3.v(123)" {  } { { "../rtl/potential_decay_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_3.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756230 "|accelerator_toplevel|potential_decay_3:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[6\] potential_decay_3.v(123) " "Inferred latch for \"number_divided_by_2\[6\]\" at potential_decay_3.v(123)" {  } { { "../rtl/potential_decay_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_3.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756231 "|accelerator_toplevel|potential_decay_3:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[7\] potential_decay_3.v(123) " "Inferred latch for \"number_divided_by_2\[7\]\" at potential_decay_3.v(123)" {  } { { "../rtl/potential_decay_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_3.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756231 "|accelerator_toplevel|potential_decay_3:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[8\] potential_decay_3.v(123) " "Inferred latch for \"number_divided_by_2\[8\]\" at potential_decay_3.v(123)" {  } { { "../rtl/potential_decay_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_3.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756231 "|accelerator_toplevel|potential_decay_3:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[9\] potential_decay_3.v(123) " "Inferred latch for \"number_divided_by_2\[9\]\" at potential_decay_3.v(123)" {  } { { "../rtl/potential_decay_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_3.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756231 "|accelerator_toplevel|potential_decay_3:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[10\] potential_decay_3.v(123) " "Inferred latch for \"number_divided_by_2\[10\]\" at potential_decay_3.v(123)" {  } { { "../rtl/potential_decay_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_3.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756231 "|accelerator_toplevel|potential_decay_3:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[11\] potential_decay_3.v(123) " "Inferred latch for \"number_divided_by_2\[11\]\" at potential_decay_3.v(123)" {  } { { "../rtl/potential_decay_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_3.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756231 "|accelerator_toplevel|potential_decay_3:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[12\] potential_decay_3.v(123) " "Inferred latch for \"number_divided_by_2\[12\]\" at potential_decay_3.v(123)" {  } { { "../rtl/potential_decay_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_3.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756231 "|accelerator_toplevel|potential_decay_3:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[13\] potential_decay_3.v(123) " "Inferred latch for \"number_divided_by_2\[13\]\" at potential_decay_3.v(123)" {  } { { "../rtl/potential_decay_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_3.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756231 "|accelerator_toplevel|potential_decay_3:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[14\] potential_decay_3.v(123) " "Inferred latch for \"number_divided_by_2\[14\]\" at potential_decay_3.v(123)" {  } { { "../rtl/potential_decay_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_3.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756231 "|accelerator_toplevel|potential_decay_3:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[15\] potential_decay_3.v(123) " "Inferred latch for \"number_divided_by_2\[15\]\" at potential_decay_3.v(123)" {  } { { "../rtl/potential_decay_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_3.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756231 "|accelerator_toplevel|potential_decay_3:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[16\] potential_decay_3.v(123) " "Inferred latch for \"number_divided_by_2\[16\]\" at potential_decay_3.v(123)" {  } { { "../rtl/potential_decay_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_3.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756231 "|accelerator_toplevel|potential_decay_3:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[17\] potential_decay_3.v(123) " "Inferred latch for \"number_divided_by_2\[17\]\" at potential_decay_3.v(123)" {  } { { "../rtl/potential_decay_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_3.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756232 "|accelerator_toplevel|potential_decay_3:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[18\] potential_decay_3.v(123) " "Inferred latch for \"number_divided_by_2\[18\]\" at potential_decay_3.v(123)" {  } { { "../rtl/potential_decay_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_3.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756232 "|accelerator_toplevel|potential_decay_3:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[19\] potential_decay_3.v(123) " "Inferred latch for \"number_divided_by_2\[19\]\" at potential_decay_3.v(123)" {  } { { "../rtl/potential_decay_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_3.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756232 "|accelerator_toplevel|potential_decay_3:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[20\] potential_decay_3.v(123) " "Inferred latch for \"number_divided_by_2\[20\]\" at potential_decay_3.v(123)" {  } { { "../rtl/potential_decay_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_3.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756232 "|accelerator_toplevel|potential_decay_3:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[21\] potential_decay_3.v(123) " "Inferred latch for \"number_divided_by_2\[21\]\" at potential_decay_3.v(123)" {  } { { "../rtl/potential_decay_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_3.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756232 "|accelerator_toplevel|potential_decay_3:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[22\] potential_decay_3.v(123) " "Inferred latch for \"number_divided_by_2\[22\]\" at potential_decay_3.v(123)" {  } { { "../rtl/potential_decay_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_3.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756232 "|accelerator_toplevel|potential_decay_3:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[23\] potential_decay_3.v(123) " "Inferred latch for \"number_divided_by_2\[23\]\" at potential_decay_3.v(123)" {  } { { "../rtl/potential_decay_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_3.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756232 "|accelerator_toplevel|potential_decay_3:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[24\] potential_decay_3.v(123) " "Inferred latch for \"number_divided_by_2\[24\]\" at potential_decay_3.v(123)" {  } { { "../rtl/potential_decay_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_3.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756232 "|accelerator_toplevel|potential_decay_3:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[25\] potential_decay_3.v(123) " "Inferred latch for \"number_divided_by_2\[25\]\" at potential_decay_3.v(123)" {  } { { "../rtl/potential_decay_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_3.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756232 "|accelerator_toplevel|potential_decay_3:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[26\] potential_decay_3.v(123) " "Inferred latch for \"number_divided_by_2\[26\]\" at potential_decay_3.v(123)" {  } { { "../rtl/potential_decay_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_3.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756232 "|accelerator_toplevel|potential_decay_3:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[27\] potential_decay_3.v(123) " "Inferred latch for \"number_divided_by_2\[27\]\" at potential_decay_3.v(123)" {  } { { "../rtl/potential_decay_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_3.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756233 "|accelerator_toplevel|potential_decay_3:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[28\] potential_decay_3.v(123) " "Inferred latch for \"number_divided_by_2\[28\]\" at potential_decay_3.v(123)" {  } { { "../rtl/potential_decay_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_3.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756233 "|accelerator_toplevel|potential_decay_3:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[29\] potential_decay_3.v(123) " "Inferred latch for \"number_divided_by_2\[29\]\" at potential_decay_3.v(123)" {  } { { "../rtl/potential_decay_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_3.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756233 "|accelerator_toplevel|potential_decay_3:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[30\] potential_decay_3.v(123) " "Inferred latch for \"number_divided_by_2\[30\]\" at potential_decay_3.v(123)" {  } { { "../rtl/potential_decay_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_3.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756233 "|accelerator_toplevel|potential_decay_3:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[31\] potential_decay_3.v(123) " "Inferred latch for \"number_divided_by_2\[31\]\" at potential_decay_3.v(123)" {  } { { "../rtl/potential_decay_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_3.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756233 "|accelerator_toplevel|potential_decay_3:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay3_LIF\[0\] potential_decay_3.v(123) " "Inferred latch for \"output_potential_decay3_LIF\[0\]\" at potential_decay_3.v(123)" {  } { { "../rtl/potential_decay_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_3.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756233 "|accelerator_toplevel|potential_decay_3:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay3_LIF\[1\] potential_decay_3.v(123) " "Inferred latch for \"output_potential_decay3_LIF\[1\]\" at potential_decay_3.v(123)" {  } { { "../rtl/potential_decay_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_3.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756233 "|accelerator_toplevel|potential_decay_3:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay3_LIF\[2\] potential_decay_3.v(123) " "Inferred latch for \"output_potential_decay3_LIF\[2\]\" at potential_decay_3.v(123)" {  } { { "../rtl/potential_decay_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_3.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756233 "|accelerator_toplevel|potential_decay_3:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay3_LIF\[3\] potential_decay_3.v(123) " "Inferred latch for \"output_potential_decay3_LIF\[3\]\" at potential_decay_3.v(123)" {  } { { "../rtl/potential_decay_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_3.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756233 "|accelerator_toplevel|potential_decay_3:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay3_LIF\[4\] potential_decay_3.v(123) " "Inferred latch for \"output_potential_decay3_LIF\[4\]\" at potential_decay_3.v(123)" {  } { { "../rtl/potential_decay_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_3.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756233 "|accelerator_toplevel|potential_decay_3:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay3_LIF\[5\] potential_decay_3.v(123) " "Inferred latch for \"output_potential_decay3_LIF\[5\]\" at potential_decay_3.v(123)" {  } { { "../rtl/potential_decay_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_3.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756234 "|accelerator_toplevel|potential_decay_3:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay3_LIF\[6\] potential_decay_3.v(123) " "Inferred latch for \"output_potential_decay3_LIF\[6\]\" at potential_decay_3.v(123)" {  } { { "../rtl/potential_decay_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_3.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756234 "|accelerator_toplevel|potential_decay_3:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay3_LIF\[7\] potential_decay_3.v(123) " "Inferred latch for \"output_potential_decay3_LIF\[7\]\" at potential_decay_3.v(123)" {  } { { "../rtl/potential_decay_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_3.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756234 "|accelerator_toplevel|potential_decay_3:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay3_LIF\[8\] potential_decay_3.v(123) " "Inferred latch for \"output_potential_decay3_LIF\[8\]\" at potential_decay_3.v(123)" {  } { { "../rtl/potential_decay_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_3.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756234 "|accelerator_toplevel|potential_decay_3:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay3_LIF\[9\] potential_decay_3.v(123) " "Inferred latch for \"output_potential_decay3_LIF\[9\]\" at potential_decay_3.v(123)" {  } { { "../rtl/potential_decay_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_3.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756234 "|accelerator_toplevel|potential_decay_3:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay3_LIF\[10\] potential_decay_3.v(123) " "Inferred latch for \"output_potential_decay3_LIF\[10\]\" at potential_decay_3.v(123)" {  } { { "../rtl/potential_decay_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_3.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756234 "|accelerator_toplevel|potential_decay_3:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay3_LIF\[11\] potential_decay_3.v(123) " "Inferred latch for \"output_potential_decay3_LIF\[11\]\" at potential_decay_3.v(123)" {  } { { "../rtl/potential_decay_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_3.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756234 "|accelerator_toplevel|potential_decay_3:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay3_LIF\[12\] potential_decay_3.v(123) " "Inferred latch for \"output_potential_decay3_LIF\[12\]\" at potential_decay_3.v(123)" {  } { { "../rtl/potential_decay_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_3.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756234 "|accelerator_toplevel|potential_decay_3:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay3_LIF\[13\] potential_decay_3.v(123) " "Inferred latch for \"output_potential_decay3_LIF\[13\]\" at potential_decay_3.v(123)" {  } { { "../rtl/potential_decay_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_3.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756234 "|accelerator_toplevel|potential_decay_3:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay3_LIF\[14\] potential_decay_3.v(123) " "Inferred latch for \"output_potential_decay3_LIF\[14\]\" at potential_decay_3.v(123)" {  } { { "../rtl/potential_decay_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_3.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756234 "|accelerator_toplevel|potential_decay_3:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay3_LIF\[15\] potential_decay_3.v(123) " "Inferred latch for \"output_potential_decay3_LIF\[15\]\" at potential_decay_3.v(123)" {  } { { "../rtl/potential_decay_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_3.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756235 "|accelerator_toplevel|potential_decay_3:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay3_LIF\[16\] potential_decay_3.v(123) " "Inferred latch for \"output_potential_decay3_LIF\[16\]\" at potential_decay_3.v(123)" {  } { { "../rtl/potential_decay_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_3.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756235 "|accelerator_toplevel|potential_decay_3:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay3_LIF\[17\] potential_decay_3.v(123) " "Inferred latch for \"output_potential_decay3_LIF\[17\]\" at potential_decay_3.v(123)" {  } { { "../rtl/potential_decay_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_3.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756235 "|accelerator_toplevel|potential_decay_3:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay3_LIF\[18\] potential_decay_3.v(123) " "Inferred latch for \"output_potential_decay3_LIF\[18\]\" at potential_decay_3.v(123)" {  } { { "../rtl/potential_decay_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_3.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756235 "|accelerator_toplevel|potential_decay_3:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay3_LIF\[19\] potential_decay_3.v(123) " "Inferred latch for \"output_potential_decay3_LIF\[19\]\" at potential_decay_3.v(123)" {  } { { "../rtl/potential_decay_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_3.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756235 "|accelerator_toplevel|potential_decay_3:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay3_LIF\[20\] potential_decay_3.v(123) " "Inferred latch for \"output_potential_decay3_LIF\[20\]\" at potential_decay_3.v(123)" {  } { { "../rtl/potential_decay_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_3.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756235 "|accelerator_toplevel|potential_decay_3:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay3_LIF\[21\] potential_decay_3.v(123) " "Inferred latch for \"output_potential_decay3_LIF\[21\]\" at potential_decay_3.v(123)" {  } { { "../rtl/potential_decay_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_3.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756235 "|accelerator_toplevel|potential_decay_3:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay3_LIF\[22\] potential_decay_3.v(123) " "Inferred latch for \"output_potential_decay3_LIF\[22\]\" at potential_decay_3.v(123)" {  } { { "../rtl/potential_decay_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_3.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756235 "|accelerator_toplevel|potential_decay_3:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay3_LIF\[23\] potential_decay_3.v(123) " "Inferred latch for \"output_potential_decay3_LIF\[23\]\" at potential_decay_3.v(123)" {  } { { "../rtl/potential_decay_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_3.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756235 "|accelerator_toplevel|potential_decay_3:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay3_LIF\[24\] potential_decay_3.v(123) " "Inferred latch for \"output_potential_decay3_LIF\[24\]\" at potential_decay_3.v(123)" {  } { { "../rtl/potential_decay_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_3.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756235 "|accelerator_toplevel|potential_decay_3:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay3_LIF\[25\] potential_decay_3.v(123) " "Inferred latch for \"output_potential_decay3_LIF\[25\]\" at potential_decay_3.v(123)" {  } { { "../rtl/potential_decay_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_3.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756235 "|accelerator_toplevel|potential_decay_3:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay3_LIF\[26\] potential_decay_3.v(123) " "Inferred latch for \"output_potential_decay3_LIF\[26\]\" at potential_decay_3.v(123)" {  } { { "../rtl/potential_decay_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_3.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756236 "|accelerator_toplevel|potential_decay_3:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay3_LIF\[27\] potential_decay_3.v(123) " "Inferred latch for \"output_potential_decay3_LIF\[27\]\" at potential_decay_3.v(123)" {  } { { "../rtl/potential_decay_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_3.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756236 "|accelerator_toplevel|potential_decay_3:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay3_LIF\[28\] potential_decay_3.v(123) " "Inferred latch for \"output_potential_decay3_LIF\[28\]\" at potential_decay_3.v(123)" {  } { { "../rtl/potential_decay_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_3.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756236 "|accelerator_toplevel|potential_decay_3:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay3_LIF\[29\] potential_decay_3.v(123) " "Inferred latch for \"output_potential_decay3_LIF\[29\]\" at potential_decay_3.v(123)" {  } { { "../rtl/potential_decay_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_3.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756236 "|accelerator_toplevel|potential_decay_3:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay3_LIF\[30\] potential_decay_3.v(123) " "Inferred latch for \"output_potential_decay3_LIF\[30\]\" at potential_decay_3.v(123)" {  } { { "../rtl/potential_decay_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_3.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756236 "|accelerator_toplevel|potential_decay_3:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay3_LIF\[31\] potential_decay_3.v(123) " "Inferred latch for \"output_potential_decay3_LIF\[31\]\" at potential_decay_3.v(123)" {  } { { "../rtl/potential_decay_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_3.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756236 "|accelerator_toplevel|potential_decay_3:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "model.10 potential_decay_3.v(82) " "Inferred latch for \"model.10\" at potential_decay_3.v(82)" {  } { { "../rtl/potential_decay_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_3.v" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756236 "|accelerator_toplevel|potential_decay_3:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "model.01 potential_decay_3.v(82) " "Inferred latch for \"model.01\" at potential_decay_3.v(82)" {  } { { "../rtl/potential_decay_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_3.v" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756236 "|accelerator_toplevel|potential_decay_3:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "model.00 potential_decay_3.v(82) " "Inferred latch for \"model.00\" at potential_decay_3.v(82)" {  } { { "../rtl/potential_decay_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_3.v" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756236 "|accelerator_toplevel|potential_decay_3:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decay_rate.1000 potential_decay_3.v(82) " "Inferred latch for \"decay_rate.1000\" at potential_decay_3.v(82)" {  } { { "../rtl/potential_decay_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_3.v" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756236 "|accelerator_toplevel|potential_decay_3:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decay_rate.0100 potential_decay_3.v(82) " "Inferred latch for \"decay_rate.0100\" at potential_decay_3.v(82)" {  } { { "../rtl/potential_decay_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_3.v" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756236 "|accelerator_toplevel|potential_decay_3:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decay_rate.0011 potential_decay_3.v(82) " "Inferred latch for \"decay_rate.0011\" at potential_decay_3.v(82)" {  } { { "../rtl/potential_decay_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_3.v" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756237 "|accelerator_toplevel|potential_decay_3:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decay_rate.0010 potential_decay_3.v(82) " "Inferred latch for \"decay_rate.0010\" at potential_decay_3.v(82)" {  } { { "../rtl/potential_decay_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_3.v" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756237 "|accelerator_toplevel|potential_decay_3:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decay_rate.0001 potential_decay_3.v(82) " "Inferred latch for \"decay_rate.0001\" at potential_decay_3.v(82)" {  } { { "../rtl/potential_decay_3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_3.v" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756237 "|accelerator_toplevel|potential_decay_3:inst11"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mac3 mac3:inst10 " "Elaborating entity \"mac3\" for hierarchy \"mac3:inst10\"" {  } { { "accelerator_toplevel.bdf" "inst10" { Schematic "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/synth/accelerator_toplevel.bdf" { { 4248 -3480 -3200 4488 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1736498756265 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "weights mac3.v(36) " "Verilog HDL or VHDL warning at mac3.v(36): object \"weights\" assigned a value but never read" {  } { { "../rtl/mac3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac3.v" 36 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1736498756266 "|accelerator_toplevel|mac3:inst10"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "break mac3.v(38) " "Verilog HDL or VHDL warning at mac3.v(38): object \"break\" assigned a value but never read" {  } { { "../rtl/mac3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac3.v" 38 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1736498756266 "|accelerator_toplevel|mac3:inst10"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "accumulated_weight mac3.v(39) " "Verilog HDL or VHDL warning at mac3.v(39): object \"accumulated_weight\" assigned a value but never read" {  } { { "../rtl/mac3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac3.v" 39 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1736498756266 "|accelerator_toplevel|mac3:inst10"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "considered_weight mac3.v(40) " "Verilog HDL or VHDL warning at mac3.v(40): object \"considered_weight\" assigned a value but never read" {  } { { "../rtl/mac3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac3.v" 40 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1736498756267 "|accelerator_toplevel|mac3:inst10"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "clear mac3.v(102) " "Verilog HDL Always Construct warning at mac3.v(102): variable \"clear\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/mac3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac3.v" 102 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1736498756267 "|accelerator_toplevel|mac3:inst10"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "incomingspikes mac3.v(104) " "Verilog HDL Always Construct warning at mac3.v(104): variable \"incomingspikes\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/mac3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac3.v" 104 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1736498756267 "|accelerator_toplevel|mac3:inst10"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "incomingspikes mac3.v(105) " "Verilog HDL Always Construct warning at mac3.v(105): variable \"incomingspikes\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/mac3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac3.v" 105 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1736498756267 "|accelerator_toplevel|mac3:inst10"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "incomingspikes mac3.v(106) " "Verilog HDL Always Construct warning at mac3.v(106): variable \"incomingspikes\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/mac3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac3.v" 106 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1736498756267 "|accelerator_toplevel|mac3:inst10"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "incomingspikes mac3.v(107) " "Verilog HDL Always Construct warning at mac3.v(107): variable \"incomingspikes\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/mac3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac3.v" 107 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1736498756268 "|accelerator_toplevel|mac3:inst10"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "incomingspikes mac3.v(108) " "Verilog HDL Always Construct warning at mac3.v(108): variable \"incomingspikes\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/mac3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac3.v" 108 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1736498756268 "|accelerator_toplevel|mac3:inst10"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "clear mac3.v(168) " "Verilog HDL Always Construct warning at mac3.v(168): variable \"clear\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/mac3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac3.v" 168 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1736498756282 "|accelerator_toplevel|mac3:inst10"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "flip_clear mac3.v(67) " "Verilog HDL Always Construct warning at mac3.v(67): inferring latch(es) for variable \"flip_clear\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/mac3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac3.v" 67 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498756283 "|accelerator_toplevel|mac3:inst10"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "incomingspikes mac3.v(67) " "Verilog HDL Always Construct warning at mac3.v(67): inferring latch(es) for variable \"incomingspikes\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/mac3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac3.v" 67 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498756284 "|accelerator_toplevel|mac3:inst10"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "spikes mac3.v(67) " "Verilog HDL Always Construct warning at mac3.v(67): inferring latch(es) for variable \"spikes\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/mac3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac3.v" 67 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498756284 "|accelerator_toplevel|mac3:inst10"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mac3mult_output mac3.v(67) " "Verilog HDL Always Construct warning at mac3.v(67): inferring latch(es) for variable \"mac3mult_output\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/mac3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac3.v" 67 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498756284 "|accelerator_toplevel|mac3:inst10"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mac3output0 mac3.v(67) " "Verilog HDL Always Construct warning at mac3.v(67): inferring latch(es) for variable \"mac3output0\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/mac3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac3.v" 67 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498756284 "|accelerator_toplevel|mac3:inst10"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mac3output1 mac3.v(67) " "Verilog HDL Always Construct warning at mac3.v(67): inferring latch(es) for variable \"mac3output1\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/mac3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac3.v" 67 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498756284 "|accelerator_toplevel|mac3:inst10"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mac3output2 mac3.v(67) " "Verilog HDL Always Construct warning at mac3.v(67): inferring latch(es) for variable \"mac3output2\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/mac3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac3.v" 67 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498756285 "|accelerator_toplevel|mac3:inst10"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mac3output3 mac3.v(67) " "Verilog HDL Always Construct warning at mac3.v(67): inferring latch(es) for variable \"mac3output3\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/mac3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac3.v" 67 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498756285 "|accelerator_toplevel|mac3:inst10"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mac3output4 mac3.v(67) " "Verilog HDL Always Construct warning at mac3.v(67): inferring latch(es) for variable \"mac3output4\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/mac3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac3.v" 67 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498756285 "|accelerator_toplevel|mac3:inst10"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mac3output5 mac3.v(67) " "Verilog HDL Always Construct warning at mac3.v(67): inferring latch(es) for variable \"mac3output5\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/mac3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac3.v" 67 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498756285 "|accelerator_toplevel|mac3:inst10"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mac3output6 mac3.v(67) " "Verilog HDL Always Construct warning at mac3.v(67): inferring latch(es) for variable \"mac3output6\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/mac3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac3.v" 67 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498756285 "|accelerator_toplevel|mac3:inst10"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mac3output7 mac3.v(67) " "Verilog HDL Always Construct warning at mac3.v(67): inferring latch(es) for variable \"mac3output7\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/mac3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac3.v" 67 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498756285 "|accelerator_toplevel|mac3:inst10"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mac3output8 mac3.v(67) " "Verilog HDL Always Construct warning at mac3.v(67): inferring latch(es) for variable \"mac3output8\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/mac3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac3.v" 67 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498756285 "|accelerator_toplevel|mac3:inst10"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mac3output9 mac3.v(67) " "Verilog HDL Always Construct warning at mac3.v(67): inferring latch(es) for variable \"mac3output9\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/mac3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac3.v" 67 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498756285 "|accelerator_toplevel|mac3:inst10"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "source_addresses\[3..4\] 0 mac3.v(37) " "Net \"source_addresses\[3..4\]\" at mac3.v(37) has no driver or initial value, using a default initial value '0'" {  } { { "../rtl/mac3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac3.v" 37 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1736498756289 "|accelerator_toplevel|mac3:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac3output9 mac3.v(102) " "Inferred latch for \"mac3output9\" at mac3.v(102)" {  } { { "../rtl/mac3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac3.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756291 "|accelerator_toplevel|mac3:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac3output8 mac3.v(102) " "Inferred latch for \"mac3output8\" at mac3.v(102)" {  } { { "../rtl/mac3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac3.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756291 "|accelerator_toplevel|mac3:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac3output7 mac3.v(102) " "Inferred latch for \"mac3output7\" at mac3.v(102)" {  } { { "../rtl/mac3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac3.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756291 "|accelerator_toplevel|mac3:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac3output6 mac3.v(102) " "Inferred latch for \"mac3output6\" at mac3.v(102)" {  } { { "../rtl/mac3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac3.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756291 "|accelerator_toplevel|mac3:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac3output5 mac3.v(102) " "Inferred latch for \"mac3output5\" at mac3.v(102)" {  } { { "../rtl/mac3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac3.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756291 "|accelerator_toplevel|mac3:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac3output4 mac3.v(102) " "Inferred latch for \"mac3output4\" at mac3.v(102)" {  } { { "../rtl/mac3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac3.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756291 "|accelerator_toplevel|mac3:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac3output3 mac3.v(102) " "Inferred latch for \"mac3output3\" at mac3.v(102)" {  } { { "../rtl/mac3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac3.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756291 "|accelerator_toplevel|mac3:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac3output2 mac3.v(102) " "Inferred latch for \"mac3output2\" at mac3.v(102)" {  } { { "../rtl/mac3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac3.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756291 "|accelerator_toplevel|mac3:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac3output1 mac3.v(102) " "Inferred latch for \"mac3output1\" at mac3.v(102)" {  } { { "../rtl/mac3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac3.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756292 "|accelerator_toplevel|mac3:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac3output0 mac3.v(102) " "Inferred latch for \"mac3output0\" at mac3.v(102)" {  } { { "../rtl/mac3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac3.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756292 "|accelerator_toplevel|mac3:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac3mult_output\[0\] mac3.v(102) " "Inferred latch for \"mac3mult_output\[0\]\" at mac3.v(102)" {  } { { "../rtl/mac3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac3.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756292 "|accelerator_toplevel|mac3:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac3mult_output\[1\] mac3.v(102) " "Inferred latch for \"mac3mult_output\[1\]\" at mac3.v(102)" {  } { { "../rtl/mac3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac3.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756292 "|accelerator_toplevel|mac3:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac3mult_output\[2\] mac3.v(102) " "Inferred latch for \"mac3mult_output\[2\]\" at mac3.v(102)" {  } { { "../rtl/mac3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac3.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756292 "|accelerator_toplevel|mac3:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac3mult_output\[3\] mac3.v(102) " "Inferred latch for \"mac3mult_output\[3\]\" at mac3.v(102)" {  } { { "../rtl/mac3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac3.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756292 "|accelerator_toplevel|mac3:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac3mult_output\[4\] mac3.v(102) " "Inferred latch for \"mac3mult_output\[4\]\" at mac3.v(102)" {  } { { "../rtl/mac3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac3.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756292 "|accelerator_toplevel|mac3:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac3mult_output\[5\] mac3.v(102) " "Inferred latch for \"mac3mult_output\[5\]\" at mac3.v(102)" {  } { { "../rtl/mac3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac3.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756292 "|accelerator_toplevel|mac3:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac3mult_output\[6\] mac3.v(102) " "Inferred latch for \"mac3mult_output\[6\]\" at mac3.v(102)" {  } { { "../rtl/mac3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac3.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756292 "|accelerator_toplevel|mac3:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac3mult_output\[7\] mac3.v(102) " "Inferred latch for \"mac3mult_output\[7\]\" at mac3.v(102)" {  } { { "../rtl/mac3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac3.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756293 "|accelerator_toplevel|mac3:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac3mult_output\[8\] mac3.v(102) " "Inferred latch for \"mac3mult_output\[8\]\" at mac3.v(102)" {  } { { "../rtl/mac3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac3.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756293 "|accelerator_toplevel|mac3:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac3mult_output\[9\] mac3.v(102) " "Inferred latch for \"mac3mult_output\[9\]\" at mac3.v(102)" {  } { { "../rtl/mac3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac3.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756293 "|accelerator_toplevel|mac3:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac3mult_output\[10\] mac3.v(102) " "Inferred latch for \"mac3mult_output\[10\]\" at mac3.v(102)" {  } { { "../rtl/mac3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac3.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756293 "|accelerator_toplevel|mac3:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac3mult_output\[11\] mac3.v(102) " "Inferred latch for \"mac3mult_output\[11\]\" at mac3.v(102)" {  } { { "../rtl/mac3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac3.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756293 "|accelerator_toplevel|mac3:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac3mult_output\[12\] mac3.v(102) " "Inferred latch for \"mac3mult_output\[12\]\" at mac3.v(102)" {  } { { "../rtl/mac3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac3.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756293 "|accelerator_toplevel|mac3:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac3mult_output\[13\] mac3.v(102) " "Inferred latch for \"mac3mult_output\[13\]\" at mac3.v(102)" {  } { { "../rtl/mac3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac3.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756293 "|accelerator_toplevel|mac3:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac3mult_output\[14\] mac3.v(102) " "Inferred latch for \"mac3mult_output\[14\]\" at mac3.v(102)" {  } { { "../rtl/mac3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac3.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756293 "|accelerator_toplevel|mac3:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac3mult_output\[15\] mac3.v(102) " "Inferred latch for \"mac3mult_output\[15\]\" at mac3.v(102)" {  } { { "../rtl/mac3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac3.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756293 "|accelerator_toplevel|mac3:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac3mult_output\[16\] mac3.v(102) " "Inferred latch for \"mac3mult_output\[16\]\" at mac3.v(102)" {  } { { "../rtl/mac3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac3.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756294 "|accelerator_toplevel|mac3:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac3mult_output\[17\] mac3.v(102) " "Inferred latch for \"mac3mult_output\[17\]\" at mac3.v(102)" {  } { { "../rtl/mac3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac3.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756294 "|accelerator_toplevel|mac3:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac3mult_output\[18\] mac3.v(102) " "Inferred latch for \"mac3mult_output\[18\]\" at mac3.v(102)" {  } { { "../rtl/mac3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac3.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756294 "|accelerator_toplevel|mac3:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac3mult_output\[19\] mac3.v(102) " "Inferred latch for \"mac3mult_output\[19\]\" at mac3.v(102)" {  } { { "../rtl/mac3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac3.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756294 "|accelerator_toplevel|mac3:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac3mult_output\[20\] mac3.v(102) " "Inferred latch for \"mac3mult_output\[20\]\" at mac3.v(102)" {  } { { "../rtl/mac3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac3.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756294 "|accelerator_toplevel|mac3:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac3mult_output\[21\] mac3.v(102) " "Inferred latch for \"mac3mult_output\[21\]\" at mac3.v(102)" {  } { { "../rtl/mac3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac3.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756294 "|accelerator_toplevel|mac3:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac3mult_output\[22\] mac3.v(102) " "Inferred latch for \"mac3mult_output\[22\]\" at mac3.v(102)" {  } { { "../rtl/mac3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac3.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756294 "|accelerator_toplevel|mac3:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac3mult_output\[23\] mac3.v(102) " "Inferred latch for \"mac3mult_output\[23\]\" at mac3.v(102)" {  } { { "../rtl/mac3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac3.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756294 "|accelerator_toplevel|mac3:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac3mult_output\[24\] mac3.v(102) " "Inferred latch for \"mac3mult_output\[24\]\" at mac3.v(102)" {  } { { "../rtl/mac3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac3.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756294 "|accelerator_toplevel|mac3:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac3mult_output\[25\] mac3.v(102) " "Inferred latch for \"mac3mult_output\[25\]\" at mac3.v(102)" {  } { { "../rtl/mac3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac3.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756294 "|accelerator_toplevel|mac3:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac3mult_output\[26\] mac3.v(102) " "Inferred latch for \"mac3mult_output\[26\]\" at mac3.v(102)" {  } { { "../rtl/mac3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac3.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756295 "|accelerator_toplevel|mac3:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac3mult_output\[27\] mac3.v(102) " "Inferred latch for \"mac3mult_output\[27\]\" at mac3.v(102)" {  } { { "../rtl/mac3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac3.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756295 "|accelerator_toplevel|mac3:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac3mult_output\[28\] mac3.v(102) " "Inferred latch for \"mac3mult_output\[28\]\" at mac3.v(102)" {  } { { "../rtl/mac3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac3.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756295 "|accelerator_toplevel|mac3:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac3mult_output\[29\] mac3.v(102) " "Inferred latch for \"mac3mult_output\[29\]\" at mac3.v(102)" {  } { { "../rtl/mac3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac3.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756295 "|accelerator_toplevel|mac3:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac3mult_output\[30\] mac3.v(102) " "Inferred latch for \"mac3mult_output\[30\]\" at mac3.v(102)" {  } { { "../rtl/mac3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac3.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756295 "|accelerator_toplevel|mac3:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac3mult_output\[31\] mac3.v(102) " "Inferred latch for \"mac3mult_output\[31\]\" at mac3.v(102)" {  } { { "../rtl/mac3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac3.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756295 "|accelerator_toplevel|mac3:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[2\]\[0\] mac3.v(102) " "Inferred latch for \"source_addresses\[2\]\[0\]\" at mac3.v(102)" {  } { { "../rtl/mac3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac3.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756295 "|accelerator_toplevel|mac3:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[2\]\[1\] mac3.v(102) " "Inferred latch for \"source_addresses\[2\]\[1\]\" at mac3.v(102)" {  } { { "../rtl/mac3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac3.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756295 "|accelerator_toplevel|mac3:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[2\]\[2\] mac3.v(102) " "Inferred latch for \"source_addresses\[2\]\[2\]\" at mac3.v(102)" {  } { { "../rtl/mac3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac3.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756295 "|accelerator_toplevel|mac3:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[2\]\[3\] mac3.v(102) " "Inferred latch for \"source_addresses\[2\]\[3\]\" at mac3.v(102)" {  } { { "../rtl/mac3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac3.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756296 "|accelerator_toplevel|mac3:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[2\]\[4\] mac3.v(102) " "Inferred latch for \"source_addresses\[2\]\[4\]\" at mac3.v(102)" {  } { { "../rtl/mac3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac3.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756296 "|accelerator_toplevel|mac3:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[2\]\[5\] mac3.v(102) " "Inferred latch for \"source_addresses\[2\]\[5\]\" at mac3.v(102)" {  } { { "../rtl/mac3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac3.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756296 "|accelerator_toplevel|mac3:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[2\]\[6\] mac3.v(102) " "Inferred latch for \"source_addresses\[2\]\[6\]\" at mac3.v(102)" {  } { { "../rtl/mac3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac3.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756296 "|accelerator_toplevel|mac3:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[2\]\[7\] mac3.v(102) " "Inferred latch for \"source_addresses\[2\]\[7\]\" at mac3.v(102)" {  } { { "../rtl/mac3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac3.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756296 "|accelerator_toplevel|mac3:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[2\]\[8\] mac3.v(102) " "Inferred latch for \"source_addresses\[2\]\[8\]\" at mac3.v(102)" {  } { { "../rtl/mac3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac3.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756296 "|accelerator_toplevel|mac3:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[2\]\[9\] mac3.v(102) " "Inferred latch for \"source_addresses\[2\]\[9\]\" at mac3.v(102)" {  } { { "../rtl/mac3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac3.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756296 "|accelerator_toplevel|mac3:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[2\]\[10\] mac3.v(102) " "Inferred latch for \"source_addresses\[2\]\[10\]\" at mac3.v(102)" {  } { { "../rtl/mac3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac3.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756296 "|accelerator_toplevel|mac3:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[2\]\[11\] mac3.v(102) " "Inferred latch for \"source_addresses\[2\]\[11\]\" at mac3.v(102)" {  } { { "../rtl/mac3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac3.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756296 "|accelerator_toplevel|mac3:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[1\]\[0\] mac3.v(102) " "Inferred latch for \"source_addresses\[1\]\[0\]\" at mac3.v(102)" {  } { { "../rtl/mac3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac3.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756296 "|accelerator_toplevel|mac3:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[1\]\[1\] mac3.v(102) " "Inferred latch for \"source_addresses\[1\]\[1\]\" at mac3.v(102)" {  } { { "../rtl/mac3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac3.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756296 "|accelerator_toplevel|mac3:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[1\]\[2\] mac3.v(102) " "Inferred latch for \"source_addresses\[1\]\[2\]\" at mac3.v(102)" {  } { { "../rtl/mac3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac3.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756296 "|accelerator_toplevel|mac3:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[1\]\[3\] mac3.v(102) " "Inferred latch for \"source_addresses\[1\]\[3\]\" at mac3.v(102)" {  } { { "../rtl/mac3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac3.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756297 "|accelerator_toplevel|mac3:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[1\]\[4\] mac3.v(102) " "Inferred latch for \"source_addresses\[1\]\[4\]\" at mac3.v(102)" {  } { { "../rtl/mac3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac3.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756297 "|accelerator_toplevel|mac3:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[1\]\[5\] mac3.v(102) " "Inferred latch for \"source_addresses\[1\]\[5\]\" at mac3.v(102)" {  } { { "../rtl/mac3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac3.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756297 "|accelerator_toplevel|mac3:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[1\]\[6\] mac3.v(102) " "Inferred latch for \"source_addresses\[1\]\[6\]\" at mac3.v(102)" {  } { { "../rtl/mac3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac3.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756297 "|accelerator_toplevel|mac3:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[1\]\[7\] mac3.v(102) " "Inferred latch for \"source_addresses\[1\]\[7\]\" at mac3.v(102)" {  } { { "../rtl/mac3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac3.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756297 "|accelerator_toplevel|mac3:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[1\]\[8\] mac3.v(102) " "Inferred latch for \"source_addresses\[1\]\[8\]\" at mac3.v(102)" {  } { { "../rtl/mac3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac3.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756297 "|accelerator_toplevel|mac3:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[1\]\[9\] mac3.v(102) " "Inferred latch for \"source_addresses\[1\]\[9\]\" at mac3.v(102)" {  } { { "../rtl/mac3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac3.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756297 "|accelerator_toplevel|mac3:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[1\]\[10\] mac3.v(102) " "Inferred latch for \"source_addresses\[1\]\[10\]\" at mac3.v(102)" {  } { { "../rtl/mac3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac3.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756297 "|accelerator_toplevel|mac3:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[1\]\[11\] mac3.v(102) " "Inferred latch for \"source_addresses\[1\]\[11\]\" at mac3.v(102)" {  } { { "../rtl/mac3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac3.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756297 "|accelerator_toplevel|mac3:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[0\]\[0\] mac3.v(102) " "Inferred latch for \"source_addresses\[0\]\[0\]\" at mac3.v(102)" {  } { { "../rtl/mac3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac3.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756297 "|accelerator_toplevel|mac3:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[0\]\[1\] mac3.v(102) " "Inferred latch for \"source_addresses\[0\]\[1\]\" at mac3.v(102)" {  } { { "../rtl/mac3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac3.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756297 "|accelerator_toplevel|mac3:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[0\]\[2\] mac3.v(102) " "Inferred latch for \"source_addresses\[0\]\[2\]\" at mac3.v(102)" {  } { { "../rtl/mac3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac3.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756298 "|accelerator_toplevel|mac3:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[0\]\[3\] mac3.v(102) " "Inferred latch for \"source_addresses\[0\]\[3\]\" at mac3.v(102)" {  } { { "../rtl/mac3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac3.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756298 "|accelerator_toplevel|mac3:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[0\]\[4\] mac3.v(102) " "Inferred latch for \"source_addresses\[0\]\[4\]\" at mac3.v(102)" {  } { { "../rtl/mac3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac3.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756298 "|accelerator_toplevel|mac3:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[0\]\[5\] mac3.v(102) " "Inferred latch for \"source_addresses\[0\]\[5\]\" at mac3.v(102)" {  } { { "../rtl/mac3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac3.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756298 "|accelerator_toplevel|mac3:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[0\]\[6\] mac3.v(102) " "Inferred latch for \"source_addresses\[0\]\[6\]\" at mac3.v(102)" {  } { { "../rtl/mac3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac3.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756298 "|accelerator_toplevel|mac3:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[0\]\[7\] mac3.v(102) " "Inferred latch for \"source_addresses\[0\]\[7\]\" at mac3.v(102)" {  } { { "../rtl/mac3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac3.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756298 "|accelerator_toplevel|mac3:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[0\]\[8\] mac3.v(102) " "Inferred latch for \"source_addresses\[0\]\[8\]\" at mac3.v(102)" {  } { { "../rtl/mac3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac3.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756298 "|accelerator_toplevel|mac3:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[0\]\[9\] mac3.v(102) " "Inferred latch for \"source_addresses\[0\]\[9\]\" at mac3.v(102)" {  } { { "../rtl/mac3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac3.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756298 "|accelerator_toplevel|mac3:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[0\]\[10\] mac3.v(102) " "Inferred latch for \"source_addresses\[0\]\[10\]\" at mac3.v(102)" {  } { { "../rtl/mac3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac3.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756298 "|accelerator_toplevel|mac3:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[0\]\[11\] mac3.v(102) " "Inferred latch for \"source_addresses\[0\]\[11\]\" at mac3.v(102)" {  } { { "../rtl/mac3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac3.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756298 "|accelerator_toplevel|mac3:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "incomingspikes\[0\] mac3.v(102) " "Inferred latch for \"incomingspikes\[0\]\" at mac3.v(102)" {  } { { "../rtl/mac3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac3.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756298 "|accelerator_toplevel|mac3:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "incomingspikes\[1\] mac3.v(102) " "Inferred latch for \"incomingspikes\[1\]\" at mac3.v(102)" {  } { { "../rtl/mac3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac3.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756299 "|accelerator_toplevel|mac3:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "incomingspikes\[2\] mac3.v(102) " "Inferred latch for \"incomingspikes\[2\]\" at mac3.v(102)" {  } { { "../rtl/mac3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac3.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756299 "|accelerator_toplevel|mac3:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "incomingspikes\[3\] mac3.v(102) " "Inferred latch for \"incomingspikes\[3\]\" at mac3.v(102)" {  } { { "../rtl/mac3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac3.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756299 "|accelerator_toplevel|mac3:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "incomingspikes\[4\] mac3.v(102) " "Inferred latch for \"incomingspikes\[4\]\" at mac3.v(102)" {  } { { "../rtl/mac3.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac3.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756299 "|accelerator_toplevel|mac3:inst10"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "potential_adder_4 potential_adder_4:inst15 " "Elaborating entity \"potential_adder_4\" for hierarchy \"potential_adder_4:inst15\"" {  } { { "accelerator_toplevel.bdf" "inst15" { Schematic "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/synth/accelerator_toplevel.bdf" { { 5088 -2576 -2240 5360 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1736498756312 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "u potential_adder_4.v(130) " "Verilog HDL Always Construct warning at potential_adder_4.v(130): inferring latch(es) for variable \"u\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_adder_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_4.v" 130 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498756317 "|accelerator_toplevel|potential_adder_4:inst15"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "v_threshold potential_adder_4.v(130) " "Verilog HDL Always Construct warning at potential_adder_4.v(130): inferring latch(es) for variable \"v_threshold\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_adder_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_4.v" 130 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498756317 "|accelerator_toplevel|potential_adder_4:inst15"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "model potential_adder_4.v(130) " "Verilog HDL Always Construct warning at potential_adder_4.v(130): inferring latch(es) for variable \"model\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_adder_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_4.v" 130 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498756318 "|accelerator_toplevel|potential_adder_4:inst15"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "a potential_adder_4.v(130) " "Verilog HDL Always Construct warning at potential_adder_4.v(130): inferring latch(es) for variable \"a\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_adder_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_4.v" 130 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498756318 "|accelerator_toplevel|potential_adder_4:inst15"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "b potential_adder_4.v(130) " "Verilog HDL Always Construct warning at potential_adder_4.v(130): inferring latch(es) for variable \"b\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_adder_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_4.v" 130 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498756318 "|accelerator_toplevel|potential_adder_4:inst15"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "c potential_adder_4.v(130) " "Verilog HDL Always Construct warning at potential_adder_4.v(130): inferring latch(es) for variable \"c\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_adder_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_4.v" 130 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498756318 "|accelerator_toplevel|potential_adder_4:inst15"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "d potential_adder_4.v(130) " "Verilog HDL Always Construct warning at potential_adder_4.v(130): inferring latch(es) for variable \"d\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_adder_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_4.v" 130 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498756318 "|accelerator_toplevel|potential_adder_4:inst15"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "final_potentialAdder4 potential_adder_4.v(130) " "Verilog HDL Always Construct warning at potential_adder_4.v(130): inferring latch(es) for variable \"final_potentialAdder4\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_adder_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_4.v" 130 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498756319 "|accelerator_toplevel|potential_adder_4:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder4\[0\] potential_adder_4.v(134) " "Inferred latch for \"final_potentialAdder4\[0\]\" at potential_adder_4.v(134)" {  } { { "../rtl/potential_adder_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_4.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756326 "|accelerator_toplevel|potential_adder_4:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder4\[1\] potential_adder_4.v(134) " "Inferred latch for \"final_potentialAdder4\[1\]\" at potential_adder_4.v(134)" {  } { { "../rtl/potential_adder_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_4.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756326 "|accelerator_toplevel|potential_adder_4:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder4\[2\] potential_adder_4.v(134) " "Inferred latch for \"final_potentialAdder4\[2\]\" at potential_adder_4.v(134)" {  } { { "../rtl/potential_adder_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_4.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756326 "|accelerator_toplevel|potential_adder_4:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder4\[3\] potential_adder_4.v(134) " "Inferred latch for \"final_potentialAdder4\[3\]\" at potential_adder_4.v(134)" {  } { { "../rtl/potential_adder_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_4.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756326 "|accelerator_toplevel|potential_adder_4:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder4\[4\] potential_adder_4.v(134) " "Inferred latch for \"final_potentialAdder4\[4\]\" at potential_adder_4.v(134)" {  } { { "../rtl/potential_adder_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_4.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756326 "|accelerator_toplevel|potential_adder_4:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder4\[5\] potential_adder_4.v(134) " "Inferred latch for \"final_potentialAdder4\[5\]\" at potential_adder_4.v(134)" {  } { { "../rtl/potential_adder_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_4.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756326 "|accelerator_toplevel|potential_adder_4:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder4\[6\] potential_adder_4.v(134) " "Inferred latch for \"final_potentialAdder4\[6\]\" at potential_adder_4.v(134)" {  } { { "../rtl/potential_adder_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_4.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756326 "|accelerator_toplevel|potential_adder_4:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder4\[7\] potential_adder_4.v(134) " "Inferred latch for \"final_potentialAdder4\[7\]\" at potential_adder_4.v(134)" {  } { { "../rtl/potential_adder_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_4.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756326 "|accelerator_toplevel|potential_adder_4:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder4\[8\] potential_adder_4.v(134) " "Inferred latch for \"final_potentialAdder4\[8\]\" at potential_adder_4.v(134)" {  } { { "../rtl/potential_adder_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_4.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756326 "|accelerator_toplevel|potential_adder_4:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder4\[9\] potential_adder_4.v(134) " "Inferred latch for \"final_potentialAdder4\[9\]\" at potential_adder_4.v(134)" {  } { { "../rtl/potential_adder_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_4.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756327 "|accelerator_toplevel|potential_adder_4:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder4\[10\] potential_adder_4.v(134) " "Inferred latch for \"final_potentialAdder4\[10\]\" at potential_adder_4.v(134)" {  } { { "../rtl/potential_adder_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_4.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756327 "|accelerator_toplevel|potential_adder_4:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder4\[11\] potential_adder_4.v(134) " "Inferred latch for \"final_potentialAdder4\[11\]\" at potential_adder_4.v(134)" {  } { { "../rtl/potential_adder_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_4.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756327 "|accelerator_toplevel|potential_adder_4:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder4\[12\] potential_adder_4.v(134) " "Inferred latch for \"final_potentialAdder4\[12\]\" at potential_adder_4.v(134)" {  } { { "../rtl/potential_adder_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_4.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756327 "|accelerator_toplevel|potential_adder_4:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder4\[13\] potential_adder_4.v(134) " "Inferred latch for \"final_potentialAdder4\[13\]\" at potential_adder_4.v(134)" {  } { { "../rtl/potential_adder_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_4.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756327 "|accelerator_toplevel|potential_adder_4:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder4\[14\] potential_adder_4.v(134) " "Inferred latch for \"final_potentialAdder4\[14\]\" at potential_adder_4.v(134)" {  } { { "../rtl/potential_adder_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_4.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756327 "|accelerator_toplevel|potential_adder_4:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder4\[15\] potential_adder_4.v(134) " "Inferred latch for \"final_potentialAdder4\[15\]\" at potential_adder_4.v(134)" {  } { { "../rtl/potential_adder_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_4.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756327 "|accelerator_toplevel|potential_adder_4:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder4\[16\] potential_adder_4.v(134) " "Inferred latch for \"final_potentialAdder4\[16\]\" at potential_adder_4.v(134)" {  } { { "../rtl/potential_adder_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_4.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756327 "|accelerator_toplevel|potential_adder_4:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder4\[17\] potential_adder_4.v(134) " "Inferred latch for \"final_potentialAdder4\[17\]\" at potential_adder_4.v(134)" {  } { { "../rtl/potential_adder_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_4.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756328 "|accelerator_toplevel|potential_adder_4:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder4\[18\] potential_adder_4.v(134) " "Inferred latch for \"final_potentialAdder4\[18\]\" at potential_adder_4.v(134)" {  } { { "../rtl/potential_adder_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_4.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756328 "|accelerator_toplevel|potential_adder_4:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder4\[19\] potential_adder_4.v(134) " "Inferred latch for \"final_potentialAdder4\[19\]\" at potential_adder_4.v(134)" {  } { { "../rtl/potential_adder_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_4.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756328 "|accelerator_toplevel|potential_adder_4:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder4\[20\] potential_adder_4.v(134) " "Inferred latch for \"final_potentialAdder4\[20\]\" at potential_adder_4.v(134)" {  } { { "../rtl/potential_adder_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_4.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756328 "|accelerator_toplevel|potential_adder_4:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder4\[21\] potential_adder_4.v(134) " "Inferred latch for \"final_potentialAdder4\[21\]\" at potential_adder_4.v(134)" {  } { { "../rtl/potential_adder_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_4.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756328 "|accelerator_toplevel|potential_adder_4:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder4\[22\] potential_adder_4.v(134) " "Inferred latch for \"final_potentialAdder4\[22\]\" at potential_adder_4.v(134)" {  } { { "../rtl/potential_adder_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_4.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756328 "|accelerator_toplevel|potential_adder_4:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder4\[23\] potential_adder_4.v(134) " "Inferred latch for \"final_potentialAdder4\[23\]\" at potential_adder_4.v(134)" {  } { { "../rtl/potential_adder_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_4.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756328 "|accelerator_toplevel|potential_adder_4:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder4\[24\] potential_adder_4.v(134) " "Inferred latch for \"final_potentialAdder4\[24\]\" at potential_adder_4.v(134)" {  } { { "../rtl/potential_adder_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_4.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756328 "|accelerator_toplevel|potential_adder_4:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder4\[25\] potential_adder_4.v(134) " "Inferred latch for \"final_potentialAdder4\[25\]\" at potential_adder_4.v(134)" {  } { { "../rtl/potential_adder_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_4.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756328 "|accelerator_toplevel|potential_adder_4:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder4\[26\] potential_adder_4.v(134) " "Inferred latch for \"final_potentialAdder4\[26\]\" at potential_adder_4.v(134)" {  } { { "../rtl/potential_adder_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_4.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756329 "|accelerator_toplevel|potential_adder_4:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder4\[27\] potential_adder_4.v(134) " "Inferred latch for \"final_potentialAdder4\[27\]\" at potential_adder_4.v(134)" {  } { { "../rtl/potential_adder_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_4.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756329 "|accelerator_toplevel|potential_adder_4:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder4\[28\] potential_adder_4.v(134) " "Inferred latch for \"final_potentialAdder4\[28\]\" at potential_adder_4.v(134)" {  } { { "../rtl/potential_adder_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_4.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756329 "|accelerator_toplevel|potential_adder_4:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder4\[29\] potential_adder_4.v(134) " "Inferred latch for \"final_potentialAdder4\[29\]\" at potential_adder_4.v(134)" {  } { { "../rtl/potential_adder_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_4.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756329 "|accelerator_toplevel|potential_adder_4:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder4\[30\] potential_adder_4.v(134) " "Inferred latch for \"final_potentialAdder4\[30\]\" at potential_adder_4.v(134)" {  } { { "../rtl/potential_adder_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_4.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756329 "|accelerator_toplevel|potential_adder_4:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder4\[31\] potential_adder_4.v(134) " "Inferred latch for \"final_potentialAdder4\[31\]\" at potential_adder_4.v(134)" {  } { { "../rtl/potential_adder_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_4.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756329 "|accelerator_toplevel|potential_adder_4:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[0\] potential_adder_4.v(134) " "Inferred latch for \"d\[0\]\" at potential_adder_4.v(134)" {  } { { "../rtl/potential_adder_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_4.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756329 "|accelerator_toplevel|potential_adder_4:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[1\] potential_adder_4.v(134) " "Inferred latch for \"d\[1\]\" at potential_adder_4.v(134)" {  } { { "../rtl/potential_adder_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_4.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756329 "|accelerator_toplevel|potential_adder_4:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[2\] potential_adder_4.v(134) " "Inferred latch for \"d\[2\]\" at potential_adder_4.v(134)" {  } { { "../rtl/potential_adder_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_4.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756329 "|accelerator_toplevel|potential_adder_4:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[3\] potential_adder_4.v(134) " "Inferred latch for \"d\[3\]\" at potential_adder_4.v(134)" {  } { { "../rtl/potential_adder_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_4.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756329 "|accelerator_toplevel|potential_adder_4:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[4\] potential_adder_4.v(134) " "Inferred latch for \"d\[4\]\" at potential_adder_4.v(134)" {  } { { "../rtl/potential_adder_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_4.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756330 "|accelerator_toplevel|potential_adder_4:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[5\] potential_adder_4.v(134) " "Inferred latch for \"d\[5\]\" at potential_adder_4.v(134)" {  } { { "../rtl/potential_adder_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_4.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756330 "|accelerator_toplevel|potential_adder_4:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[6\] potential_adder_4.v(134) " "Inferred latch for \"d\[6\]\" at potential_adder_4.v(134)" {  } { { "../rtl/potential_adder_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_4.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756330 "|accelerator_toplevel|potential_adder_4:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[7\] potential_adder_4.v(134) " "Inferred latch for \"d\[7\]\" at potential_adder_4.v(134)" {  } { { "../rtl/potential_adder_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_4.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756330 "|accelerator_toplevel|potential_adder_4:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[8\] potential_adder_4.v(134) " "Inferred latch for \"d\[8\]\" at potential_adder_4.v(134)" {  } { { "../rtl/potential_adder_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_4.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756330 "|accelerator_toplevel|potential_adder_4:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[9\] potential_adder_4.v(134) " "Inferred latch for \"d\[9\]\" at potential_adder_4.v(134)" {  } { { "../rtl/potential_adder_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_4.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756330 "|accelerator_toplevel|potential_adder_4:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[10\] potential_adder_4.v(134) " "Inferred latch for \"d\[10\]\" at potential_adder_4.v(134)" {  } { { "../rtl/potential_adder_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_4.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756330 "|accelerator_toplevel|potential_adder_4:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[11\] potential_adder_4.v(134) " "Inferred latch for \"d\[11\]\" at potential_adder_4.v(134)" {  } { { "../rtl/potential_adder_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_4.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756330 "|accelerator_toplevel|potential_adder_4:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[12\] potential_adder_4.v(134) " "Inferred latch for \"d\[12\]\" at potential_adder_4.v(134)" {  } { { "../rtl/potential_adder_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_4.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756330 "|accelerator_toplevel|potential_adder_4:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[13\] potential_adder_4.v(134) " "Inferred latch for \"d\[13\]\" at potential_adder_4.v(134)" {  } { { "../rtl/potential_adder_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_4.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756330 "|accelerator_toplevel|potential_adder_4:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[14\] potential_adder_4.v(134) " "Inferred latch for \"d\[14\]\" at potential_adder_4.v(134)" {  } { { "../rtl/potential_adder_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_4.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756330 "|accelerator_toplevel|potential_adder_4:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[15\] potential_adder_4.v(134) " "Inferred latch for \"d\[15\]\" at potential_adder_4.v(134)" {  } { { "../rtl/potential_adder_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_4.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756331 "|accelerator_toplevel|potential_adder_4:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[16\] potential_adder_4.v(134) " "Inferred latch for \"d\[16\]\" at potential_adder_4.v(134)" {  } { { "../rtl/potential_adder_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_4.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756331 "|accelerator_toplevel|potential_adder_4:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[17\] potential_adder_4.v(134) " "Inferred latch for \"d\[17\]\" at potential_adder_4.v(134)" {  } { { "../rtl/potential_adder_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_4.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756331 "|accelerator_toplevel|potential_adder_4:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[18\] potential_adder_4.v(134) " "Inferred latch for \"d\[18\]\" at potential_adder_4.v(134)" {  } { { "../rtl/potential_adder_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_4.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756331 "|accelerator_toplevel|potential_adder_4:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[19\] potential_adder_4.v(134) " "Inferred latch for \"d\[19\]\" at potential_adder_4.v(134)" {  } { { "../rtl/potential_adder_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_4.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756331 "|accelerator_toplevel|potential_adder_4:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[20\] potential_adder_4.v(134) " "Inferred latch for \"d\[20\]\" at potential_adder_4.v(134)" {  } { { "../rtl/potential_adder_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_4.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756331 "|accelerator_toplevel|potential_adder_4:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[21\] potential_adder_4.v(134) " "Inferred latch for \"d\[21\]\" at potential_adder_4.v(134)" {  } { { "../rtl/potential_adder_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_4.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756331 "|accelerator_toplevel|potential_adder_4:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[22\] potential_adder_4.v(134) " "Inferred latch for \"d\[22\]\" at potential_adder_4.v(134)" {  } { { "../rtl/potential_adder_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_4.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756331 "|accelerator_toplevel|potential_adder_4:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[23\] potential_adder_4.v(134) " "Inferred latch for \"d\[23\]\" at potential_adder_4.v(134)" {  } { { "../rtl/potential_adder_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_4.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756331 "|accelerator_toplevel|potential_adder_4:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[24\] potential_adder_4.v(134) " "Inferred latch for \"d\[24\]\" at potential_adder_4.v(134)" {  } { { "../rtl/potential_adder_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_4.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756331 "|accelerator_toplevel|potential_adder_4:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[25\] potential_adder_4.v(134) " "Inferred latch for \"d\[25\]\" at potential_adder_4.v(134)" {  } { { "../rtl/potential_adder_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_4.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756332 "|accelerator_toplevel|potential_adder_4:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[26\] potential_adder_4.v(134) " "Inferred latch for \"d\[26\]\" at potential_adder_4.v(134)" {  } { { "../rtl/potential_adder_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_4.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756332 "|accelerator_toplevel|potential_adder_4:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[27\] potential_adder_4.v(134) " "Inferred latch for \"d\[27\]\" at potential_adder_4.v(134)" {  } { { "../rtl/potential_adder_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_4.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756332 "|accelerator_toplevel|potential_adder_4:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[28\] potential_adder_4.v(134) " "Inferred latch for \"d\[28\]\" at potential_adder_4.v(134)" {  } { { "../rtl/potential_adder_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_4.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756332 "|accelerator_toplevel|potential_adder_4:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[29\] potential_adder_4.v(134) " "Inferred latch for \"d\[29\]\" at potential_adder_4.v(134)" {  } { { "../rtl/potential_adder_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_4.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756332 "|accelerator_toplevel|potential_adder_4:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[30\] potential_adder_4.v(134) " "Inferred latch for \"d\[30\]\" at potential_adder_4.v(134)" {  } { { "../rtl/potential_adder_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_4.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756332 "|accelerator_toplevel|potential_adder_4:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[31\] potential_adder_4.v(134) " "Inferred latch for \"d\[31\]\" at potential_adder_4.v(134)" {  } { { "../rtl/potential_adder_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_4.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756332 "|accelerator_toplevel|potential_adder_4:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[0\] potential_adder_4.v(134) " "Inferred latch for \"c\[0\]\" at potential_adder_4.v(134)" {  } { { "../rtl/potential_adder_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_4.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756332 "|accelerator_toplevel|potential_adder_4:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[1\] potential_adder_4.v(134) " "Inferred latch for \"c\[1\]\" at potential_adder_4.v(134)" {  } { { "../rtl/potential_adder_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_4.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756332 "|accelerator_toplevel|potential_adder_4:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[2\] potential_adder_4.v(134) " "Inferred latch for \"c\[2\]\" at potential_adder_4.v(134)" {  } { { "../rtl/potential_adder_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_4.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756332 "|accelerator_toplevel|potential_adder_4:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[3\] potential_adder_4.v(134) " "Inferred latch for \"c\[3\]\" at potential_adder_4.v(134)" {  } { { "../rtl/potential_adder_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_4.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756333 "|accelerator_toplevel|potential_adder_4:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[4\] potential_adder_4.v(134) " "Inferred latch for \"c\[4\]\" at potential_adder_4.v(134)" {  } { { "../rtl/potential_adder_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_4.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756333 "|accelerator_toplevel|potential_adder_4:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[5\] potential_adder_4.v(134) " "Inferred latch for \"c\[5\]\" at potential_adder_4.v(134)" {  } { { "../rtl/potential_adder_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_4.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756333 "|accelerator_toplevel|potential_adder_4:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[6\] potential_adder_4.v(134) " "Inferred latch for \"c\[6\]\" at potential_adder_4.v(134)" {  } { { "../rtl/potential_adder_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_4.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756333 "|accelerator_toplevel|potential_adder_4:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[7\] potential_adder_4.v(134) " "Inferred latch for \"c\[7\]\" at potential_adder_4.v(134)" {  } { { "../rtl/potential_adder_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_4.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756333 "|accelerator_toplevel|potential_adder_4:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[8\] potential_adder_4.v(134) " "Inferred latch for \"c\[8\]\" at potential_adder_4.v(134)" {  } { { "../rtl/potential_adder_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_4.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756333 "|accelerator_toplevel|potential_adder_4:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[9\] potential_adder_4.v(134) " "Inferred latch for \"c\[9\]\" at potential_adder_4.v(134)" {  } { { "../rtl/potential_adder_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_4.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756333 "|accelerator_toplevel|potential_adder_4:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[10\] potential_adder_4.v(134) " "Inferred latch for \"c\[10\]\" at potential_adder_4.v(134)" {  } { { "../rtl/potential_adder_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_4.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756333 "|accelerator_toplevel|potential_adder_4:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[11\] potential_adder_4.v(134) " "Inferred latch for \"c\[11\]\" at potential_adder_4.v(134)" {  } { { "../rtl/potential_adder_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_4.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756333 "|accelerator_toplevel|potential_adder_4:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[12\] potential_adder_4.v(134) " "Inferred latch for \"c\[12\]\" at potential_adder_4.v(134)" {  } { { "../rtl/potential_adder_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_4.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756333 "|accelerator_toplevel|potential_adder_4:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[13\] potential_adder_4.v(134) " "Inferred latch for \"c\[13\]\" at potential_adder_4.v(134)" {  } { { "../rtl/potential_adder_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_4.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756334 "|accelerator_toplevel|potential_adder_4:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[14\] potential_adder_4.v(134) " "Inferred latch for \"c\[14\]\" at potential_adder_4.v(134)" {  } { { "../rtl/potential_adder_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_4.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756334 "|accelerator_toplevel|potential_adder_4:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[15\] potential_adder_4.v(134) " "Inferred latch for \"c\[15\]\" at potential_adder_4.v(134)" {  } { { "../rtl/potential_adder_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_4.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756334 "|accelerator_toplevel|potential_adder_4:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[16\] potential_adder_4.v(134) " "Inferred latch for \"c\[16\]\" at potential_adder_4.v(134)" {  } { { "../rtl/potential_adder_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_4.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756334 "|accelerator_toplevel|potential_adder_4:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[17\] potential_adder_4.v(134) " "Inferred latch for \"c\[17\]\" at potential_adder_4.v(134)" {  } { { "../rtl/potential_adder_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_4.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756334 "|accelerator_toplevel|potential_adder_4:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[18\] potential_adder_4.v(134) " "Inferred latch for \"c\[18\]\" at potential_adder_4.v(134)" {  } { { "../rtl/potential_adder_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_4.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756334 "|accelerator_toplevel|potential_adder_4:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[19\] potential_adder_4.v(134) " "Inferred latch for \"c\[19\]\" at potential_adder_4.v(134)" {  } { { "../rtl/potential_adder_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_4.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756334 "|accelerator_toplevel|potential_adder_4:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[20\] potential_adder_4.v(134) " "Inferred latch for \"c\[20\]\" at potential_adder_4.v(134)" {  } { { "../rtl/potential_adder_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_4.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756334 "|accelerator_toplevel|potential_adder_4:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[21\] potential_adder_4.v(134) " "Inferred latch for \"c\[21\]\" at potential_adder_4.v(134)" {  } { { "../rtl/potential_adder_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_4.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756334 "|accelerator_toplevel|potential_adder_4:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[22\] potential_adder_4.v(134) " "Inferred latch for \"c\[22\]\" at potential_adder_4.v(134)" {  } { { "../rtl/potential_adder_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_4.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756334 "|accelerator_toplevel|potential_adder_4:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[23\] potential_adder_4.v(134) " "Inferred latch for \"c\[23\]\" at potential_adder_4.v(134)" {  } { { "../rtl/potential_adder_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_4.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756335 "|accelerator_toplevel|potential_adder_4:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[24\] potential_adder_4.v(134) " "Inferred latch for \"c\[24\]\" at potential_adder_4.v(134)" {  } { { "../rtl/potential_adder_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_4.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756335 "|accelerator_toplevel|potential_adder_4:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[25\] potential_adder_4.v(134) " "Inferred latch for \"c\[25\]\" at potential_adder_4.v(134)" {  } { { "../rtl/potential_adder_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_4.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756335 "|accelerator_toplevel|potential_adder_4:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[26\] potential_adder_4.v(134) " "Inferred latch for \"c\[26\]\" at potential_adder_4.v(134)" {  } { { "../rtl/potential_adder_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_4.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756335 "|accelerator_toplevel|potential_adder_4:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[27\] potential_adder_4.v(134) " "Inferred latch for \"c\[27\]\" at potential_adder_4.v(134)" {  } { { "../rtl/potential_adder_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_4.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756335 "|accelerator_toplevel|potential_adder_4:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[28\] potential_adder_4.v(134) " "Inferred latch for \"c\[28\]\" at potential_adder_4.v(134)" {  } { { "../rtl/potential_adder_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_4.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756335 "|accelerator_toplevel|potential_adder_4:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[29\] potential_adder_4.v(134) " "Inferred latch for \"c\[29\]\" at potential_adder_4.v(134)" {  } { { "../rtl/potential_adder_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_4.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756335 "|accelerator_toplevel|potential_adder_4:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[30\] potential_adder_4.v(134) " "Inferred latch for \"c\[30\]\" at potential_adder_4.v(134)" {  } { { "../rtl/potential_adder_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_4.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756335 "|accelerator_toplevel|potential_adder_4:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[31\] potential_adder_4.v(134) " "Inferred latch for \"c\[31\]\" at potential_adder_4.v(134)" {  } { { "../rtl/potential_adder_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_4.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756335 "|accelerator_toplevel|potential_adder_4:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[0\] potential_adder_4.v(134) " "Inferred latch for \"b\[0\]\" at potential_adder_4.v(134)" {  } { { "../rtl/potential_adder_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_4.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756335 "|accelerator_toplevel|potential_adder_4:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[1\] potential_adder_4.v(134) " "Inferred latch for \"b\[1\]\" at potential_adder_4.v(134)" {  } { { "../rtl/potential_adder_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_4.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756336 "|accelerator_toplevel|potential_adder_4:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[2\] potential_adder_4.v(134) " "Inferred latch for \"b\[2\]\" at potential_adder_4.v(134)" {  } { { "../rtl/potential_adder_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_4.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756336 "|accelerator_toplevel|potential_adder_4:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[3\] potential_adder_4.v(134) " "Inferred latch for \"b\[3\]\" at potential_adder_4.v(134)" {  } { { "../rtl/potential_adder_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_4.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756336 "|accelerator_toplevel|potential_adder_4:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[4\] potential_adder_4.v(134) " "Inferred latch for \"b\[4\]\" at potential_adder_4.v(134)" {  } { { "../rtl/potential_adder_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_4.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756336 "|accelerator_toplevel|potential_adder_4:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[5\] potential_adder_4.v(134) " "Inferred latch for \"b\[5\]\" at potential_adder_4.v(134)" {  } { { "../rtl/potential_adder_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_4.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756336 "|accelerator_toplevel|potential_adder_4:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[6\] potential_adder_4.v(134) " "Inferred latch for \"b\[6\]\" at potential_adder_4.v(134)" {  } { { "../rtl/potential_adder_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_4.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756336 "|accelerator_toplevel|potential_adder_4:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[7\] potential_adder_4.v(134) " "Inferred latch for \"b\[7\]\" at potential_adder_4.v(134)" {  } { { "../rtl/potential_adder_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_4.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756336 "|accelerator_toplevel|potential_adder_4:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[8\] potential_adder_4.v(134) " "Inferred latch for \"b\[8\]\" at potential_adder_4.v(134)" {  } { { "../rtl/potential_adder_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_4.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756336 "|accelerator_toplevel|potential_adder_4:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[9\] potential_adder_4.v(134) " "Inferred latch for \"b\[9\]\" at potential_adder_4.v(134)" {  } { { "../rtl/potential_adder_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_4.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756336 "|accelerator_toplevel|potential_adder_4:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[10\] potential_adder_4.v(134) " "Inferred latch for \"b\[10\]\" at potential_adder_4.v(134)" {  } { { "../rtl/potential_adder_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_4.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756336 "|accelerator_toplevel|potential_adder_4:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[11\] potential_adder_4.v(134) " "Inferred latch for \"b\[11\]\" at potential_adder_4.v(134)" {  } { { "../rtl/potential_adder_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_4.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756336 "|accelerator_toplevel|potential_adder_4:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[12\] potential_adder_4.v(134) " "Inferred latch for \"b\[12\]\" at potential_adder_4.v(134)" {  } { { "../rtl/potential_adder_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_4.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756337 "|accelerator_toplevel|potential_adder_4:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[13\] potential_adder_4.v(134) " "Inferred latch for \"b\[13\]\" at potential_adder_4.v(134)" {  } { { "../rtl/potential_adder_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_4.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756337 "|accelerator_toplevel|potential_adder_4:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[14\] potential_adder_4.v(134) " "Inferred latch for \"b\[14\]\" at potential_adder_4.v(134)" {  } { { "../rtl/potential_adder_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_4.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756337 "|accelerator_toplevel|potential_adder_4:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[15\] potential_adder_4.v(134) " "Inferred latch for \"b\[15\]\" at potential_adder_4.v(134)" {  } { { "../rtl/potential_adder_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_4.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756337 "|accelerator_toplevel|potential_adder_4:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[16\] potential_adder_4.v(134) " "Inferred latch for \"b\[16\]\" at potential_adder_4.v(134)" {  } { { "../rtl/potential_adder_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_4.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756337 "|accelerator_toplevel|potential_adder_4:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[17\] potential_adder_4.v(134) " "Inferred latch for \"b\[17\]\" at potential_adder_4.v(134)" {  } { { "../rtl/potential_adder_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_4.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756337 "|accelerator_toplevel|potential_adder_4:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[18\] potential_adder_4.v(134) " "Inferred latch for \"b\[18\]\" at potential_adder_4.v(134)" {  } { { "../rtl/potential_adder_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_4.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756337 "|accelerator_toplevel|potential_adder_4:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[19\] potential_adder_4.v(134) " "Inferred latch for \"b\[19\]\" at potential_adder_4.v(134)" {  } { { "../rtl/potential_adder_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_4.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756337 "|accelerator_toplevel|potential_adder_4:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[20\] potential_adder_4.v(134) " "Inferred latch for \"b\[20\]\" at potential_adder_4.v(134)" {  } { { "../rtl/potential_adder_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_4.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756337 "|accelerator_toplevel|potential_adder_4:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[21\] potential_adder_4.v(134) " "Inferred latch for \"b\[21\]\" at potential_adder_4.v(134)" {  } { { "../rtl/potential_adder_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_4.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756337 "|accelerator_toplevel|potential_adder_4:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[22\] potential_adder_4.v(134) " "Inferred latch for \"b\[22\]\" at potential_adder_4.v(134)" {  } { { "../rtl/potential_adder_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_4.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756338 "|accelerator_toplevel|potential_adder_4:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[23\] potential_adder_4.v(134) " "Inferred latch for \"b\[23\]\" at potential_adder_4.v(134)" {  } { { "../rtl/potential_adder_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_4.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756338 "|accelerator_toplevel|potential_adder_4:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[24\] potential_adder_4.v(134) " "Inferred latch for \"b\[24\]\" at potential_adder_4.v(134)" {  } { { "../rtl/potential_adder_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_4.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756338 "|accelerator_toplevel|potential_adder_4:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[25\] potential_adder_4.v(134) " "Inferred latch for \"b\[25\]\" at potential_adder_4.v(134)" {  } { { "../rtl/potential_adder_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_4.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756338 "|accelerator_toplevel|potential_adder_4:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[26\] potential_adder_4.v(134) " "Inferred latch for \"b\[26\]\" at potential_adder_4.v(134)" {  } { { "../rtl/potential_adder_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_4.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756338 "|accelerator_toplevel|potential_adder_4:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[27\] potential_adder_4.v(134) " "Inferred latch for \"b\[27\]\" at potential_adder_4.v(134)" {  } { { "../rtl/potential_adder_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_4.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756338 "|accelerator_toplevel|potential_adder_4:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[28\] potential_adder_4.v(134) " "Inferred latch for \"b\[28\]\" at potential_adder_4.v(134)" {  } { { "../rtl/potential_adder_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_4.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756338 "|accelerator_toplevel|potential_adder_4:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[29\] potential_adder_4.v(134) " "Inferred latch for \"b\[29\]\" at potential_adder_4.v(134)" {  } { { "../rtl/potential_adder_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_4.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756338 "|accelerator_toplevel|potential_adder_4:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[30\] potential_adder_4.v(134) " "Inferred latch for \"b\[30\]\" at potential_adder_4.v(134)" {  } { { "../rtl/potential_adder_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_4.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756338 "|accelerator_toplevel|potential_adder_4:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[31\] potential_adder_4.v(134) " "Inferred latch for \"b\[31\]\" at potential_adder_4.v(134)" {  } { { "../rtl/potential_adder_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_4.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756338 "|accelerator_toplevel|potential_adder_4:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[0\] potential_adder_4.v(134) " "Inferred latch for \"a\[0\]\" at potential_adder_4.v(134)" {  } { { "../rtl/potential_adder_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_4.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756339 "|accelerator_toplevel|potential_adder_4:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[1\] potential_adder_4.v(134) " "Inferred latch for \"a\[1\]\" at potential_adder_4.v(134)" {  } { { "../rtl/potential_adder_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_4.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756339 "|accelerator_toplevel|potential_adder_4:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[2\] potential_adder_4.v(134) " "Inferred latch for \"a\[2\]\" at potential_adder_4.v(134)" {  } { { "../rtl/potential_adder_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_4.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756339 "|accelerator_toplevel|potential_adder_4:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[3\] potential_adder_4.v(134) " "Inferred latch for \"a\[3\]\" at potential_adder_4.v(134)" {  } { { "../rtl/potential_adder_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_4.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756339 "|accelerator_toplevel|potential_adder_4:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[4\] potential_adder_4.v(134) " "Inferred latch for \"a\[4\]\" at potential_adder_4.v(134)" {  } { { "../rtl/potential_adder_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_4.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756339 "|accelerator_toplevel|potential_adder_4:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[5\] potential_adder_4.v(134) " "Inferred latch for \"a\[5\]\" at potential_adder_4.v(134)" {  } { { "../rtl/potential_adder_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_4.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756339 "|accelerator_toplevel|potential_adder_4:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[6\] potential_adder_4.v(134) " "Inferred latch for \"a\[6\]\" at potential_adder_4.v(134)" {  } { { "../rtl/potential_adder_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_4.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756339 "|accelerator_toplevel|potential_adder_4:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[7\] potential_adder_4.v(134) " "Inferred latch for \"a\[7\]\" at potential_adder_4.v(134)" {  } { { "../rtl/potential_adder_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_4.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756339 "|accelerator_toplevel|potential_adder_4:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[8\] potential_adder_4.v(134) " "Inferred latch for \"a\[8\]\" at potential_adder_4.v(134)" {  } { { "../rtl/potential_adder_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_4.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756339 "|accelerator_toplevel|potential_adder_4:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[9\] potential_adder_4.v(134) " "Inferred latch for \"a\[9\]\" at potential_adder_4.v(134)" {  } { { "../rtl/potential_adder_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_4.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756340 "|accelerator_toplevel|potential_adder_4:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[10\] potential_adder_4.v(134) " "Inferred latch for \"a\[10\]\" at potential_adder_4.v(134)" {  } { { "../rtl/potential_adder_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_4.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756340 "|accelerator_toplevel|potential_adder_4:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[11\] potential_adder_4.v(134) " "Inferred latch for \"a\[11\]\" at potential_adder_4.v(134)" {  } { { "../rtl/potential_adder_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_4.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756340 "|accelerator_toplevel|potential_adder_4:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[12\] potential_adder_4.v(134) " "Inferred latch for \"a\[12\]\" at potential_adder_4.v(134)" {  } { { "../rtl/potential_adder_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_4.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756340 "|accelerator_toplevel|potential_adder_4:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[13\] potential_adder_4.v(134) " "Inferred latch for \"a\[13\]\" at potential_adder_4.v(134)" {  } { { "../rtl/potential_adder_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_4.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756340 "|accelerator_toplevel|potential_adder_4:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[14\] potential_adder_4.v(134) " "Inferred latch for \"a\[14\]\" at potential_adder_4.v(134)" {  } { { "../rtl/potential_adder_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_4.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756340 "|accelerator_toplevel|potential_adder_4:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[15\] potential_adder_4.v(134) " "Inferred latch for \"a\[15\]\" at potential_adder_4.v(134)" {  } { { "../rtl/potential_adder_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_4.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756340 "|accelerator_toplevel|potential_adder_4:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[16\] potential_adder_4.v(134) " "Inferred latch for \"a\[16\]\" at potential_adder_4.v(134)" {  } { { "../rtl/potential_adder_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_4.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756340 "|accelerator_toplevel|potential_adder_4:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[17\] potential_adder_4.v(134) " "Inferred latch for \"a\[17\]\" at potential_adder_4.v(134)" {  } { { "../rtl/potential_adder_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_4.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756340 "|accelerator_toplevel|potential_adder_4:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[18\] potential_adder_4.v(134) " "Inferred latch for \"a\[18\]\" at potential_adder_4.v(134)" {  } { { "../rtl/potential_adder_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_4.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756340 "|accelerator_toplevel|potential_adder_4:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[19\] potential_adder_4.v(134) " "Inferred latch for \"a\[19\]\" at potential_adder_4.v(134)" {  } { { "../rtl/potential_adder_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_4.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756341 "|accelerator_toplevel|potential_adder_4:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[20\] potential_adder_4.v(134) " "Inferred latch for \"a\[20\]\" at potential_adder_4.v(134)" {  } { { "../rtl/potential_adder_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_4.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756341 "|accelerator_toplevel|potential_adder_4:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[21\] potential_adder_4.v(134) " "Inferred latch for \"a\[21\]\" at potential_adder_4.v(134)" {  } { { "../rtl/potential_adder_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_4.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756341 "|accelerator_toplevel|potential_adder_4:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[22\] potential_adder_4.v(134) " "Inferred latch for \"a\[22\]\" at potential_adder_4.v(134)" {  } { { "../rtl/potential_adder_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_4.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756341 "|accelerator_toplevel|potential_adder_4:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[23\] potential_adder_4.v(134) " "Inferred latch for \"a\[23\]\" at potential_adder_4.v(134)" {  } { { "../rtl/potential_adder_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_4.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756341 "|accelerator_toplevel|potential_adder_4:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[24\] potential_adder_4.v(134) " "Inferred latch for \"a\[24\]\" at potential_adder_4.v(134)" {  } { { "../rtl/potential_adder_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_4.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756341 "|accelerator_toplevel|potential_adder_4:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[25\] potential_adder_4.v(134) " "Inferred latch for \"a\[25\]\" at potential_adder_4.v(134)" {  } { { "../rtl/potential_adder_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_4.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756341 "|accelerator_toplevel|potential_adder_4:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[26\] potential_adder_4.v(134) " "Inferred latch for \"a\[26\]\" at potential_adder_4.v(134)" {  } { { "../rtl/potential_adder_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_4.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756341 "|accelerator_toplevel|potential_adder_4:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[27\] potential_adder_4.v(134) " "Inferred latch for \"a\[27\]\" at potential_adder_4.v(134)" {  } { { "../rtl/potential_adder_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_4.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756341 "|accelerator_toplevel|potential_adder_4:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[28\] potential_adder_4.v(134) " "Inferred latch for \"a\[28\]\" at potential_adder_4.v(134)" {  } { { "../rtl/potential_adder_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_4.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756342 "|accelerator_toplevel|potential_adder_4:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[29\] potential_adder_4.v(134) " "Inferred latch for \"a\[29\]\" at potential_adder_4.v(134)" {  } { { "../rtl/potential_adder_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_4.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756342 "|accelerator_toplevel|potential_adder_4:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[30\] potential_adder_4.v(134) " "Inferred latch for \"a\[30\]\" at potential_adder_4.v(134)" {  } { { "../rtl/potential_adder_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_4.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756342 "|accelerator_toplevel|potential_adder_4:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[31\] potential_adder_4.v(134) " "Inferred latch for \"a\[31\]\" at potential_adder_4.v(134)" {  } { { "../rtl/potential_adder_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_4.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756342 "|accelerator_toplevel|potential_adder_4:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "model.10 potential_adder_4.v(134) " "Inferred latch for \"model.10\" at potential_adder_4.v(134)" {  } { { "../rtl/potential_adder_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_4.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756342 "|accelerator_toplevel|potential_adder_4:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "model.01 potential_adder_4.v(134) " "Inferred latch for \"model.01\" at potential_adder_4.v(134)" {  } { { "../rtl/potential_adder_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_4.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756342 "|accelerator_toplevel|potential_adder_4:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "model.00 potential_adder_4.v(134) " "Inferred latch for \"model.00\" at potential_adder_4.v(134)" {  } { { "../rtl/potential_adder_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_4.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756342 "|accelerator_toplevel|potential_adder_4:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[0\] potential_adder_4.v(134) " "Inferred latch for \"v_threshold\[0\]\" at potential_adder_4.v(134)" {  } { { "../rtl/potential_adder_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_4.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756342 "|accelerator_toplevel|potential_adder_4:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[1\] potential_adder_4.v(134) " "Inferred latch for \"v_threshold\[1\]\" at potential_adder_4.v(134)" {  } { { "../rtl/potential_adder_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_4.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756342 "|accelerator_toplevel|potential_adder_4:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[2\] potential_adder_4.v(134) " "Inferred latch for \"v_threshold\[2\]\" at potential_adder_4.v(134)" {  } { { "../rtl/potential_adder_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_4.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756342 "|accelerator_toplevel|potential_adder_4:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[3\] potential_adder_4.v(134) " "Inferred latch for \"v_threshold\[3\]\" at potential_adder_4.v(134)" {  } { { "../rtl/potential_adder_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_4.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756343 "|accelerator_toplevel|potential_adder_4:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[4\] potential_adder_4.v(134) " "Inferred latch for \"v_threshold\[4\]\" at potential_adder_4.v(134)" {  } { { "../rtl/potential_adder_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_4.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756343 "|accelerator_toplevel|potential_adder_4:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[5\] potential_adder_4.v(134) " "Inferred latch for \"v_threshold\[5\]\" at potential_adder_4.v(134)" {  } { { "../rtl/potential_adder_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_4.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756343 "|accelerator_toplevel|potential_adder_4:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[6\] potential_adder_4.v(134) " "Inferred latch for \"v_threshold\[6\]\" at potential_adder_4.v(134)" {  } { { "../rtl/potential_adder_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_4.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756343 "|accelerator_toplevel|potential_adder_4:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[7\] potential_adder_4.v(134) " "Inferred latch for \"v_threshold\[7\]\" at potential_adder_4.v(134)" {  } { { "../rtl/potential_adder_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_4.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756343 "|accelerator_toplevel|potential_adder_4:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[8\] potential_adder_4.v(134) " "Inferred latch for \"v_threshold\[8\]\" at potential_adder_4.v(134)" {  } { { "../rtl/potential_adder_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_4.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756343 "|accelerator_toplevel|potential_adder_4:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[9\] potential_adder_4.v(134) " "Inferred latch for \"v_threshold\[9\]\" at potential_adder_4.v(134)" {  } { { "../rtl/potential_adder_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_4.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756343 "|accelerator_toplevel|potential_adder_4:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[10\] potential_adder_4.v(134) " "Inferred latch for \"v_threshold\[10\]\" at potential_adder_4.v(134)" {  } { { "../rtl/potential_adder_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_4.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756343 "|accelerator_toplevel|potential_adder_4:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[11\] potential_adder_4.v(134) " "Inferred latch for \"v_threshold\[11\]\" at potential_adder_4.v(134)" {  } { { "../rtl/potential_adder_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_4.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756343 "|accelerator_toplevel|potential_adder_4:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[12\] potential_adder_4.v(134) " "Inferred latch for \"v_threshold\[12\]\" at potential_adder_4.v(134)" {  } { { "../rtl/potential_adder_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_4.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756343 "|accelerator_toplevel|potential_adder_4:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[13\] potential_adder_4.v(134) " "Inferred latch for \"v_threshold\[13\]\" at potential_adder_4.v(134)" {  } { { "../rtl/potential_adder_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_4.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756344 "|accelerator_toplevel|potential_adder_4:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[14\] potential_adder_4.v(134) " "Inferred latch for \"v_threshold\[14\]\" at potential_adder_4.v(134)" {  } { { "../rtl/potential_adder_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_4.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756344 "|accelerator_toplevel|potential_adder_4:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[15\] potential_adder_4.v(134) " "Inferred latch for \"v_threshold\[15\]\" at potential_adder_4.v(134)" {  } { { "../rtl/potential_adder_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_4.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756344 "|accelerator_toplevel|potential_adder_4:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[16\] potential_adder_4.v(134) " "Inferred latch for \"v_threshold\[16\]\" at potential_adder_4.v(134)" {  } { { "../rtl/potential_adder_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_4.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756344 "|accelerator_toplevel|potential_adder_4:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[17\] potential_adder_4.v(134) " "Inferred latch for \"v_threshold\[17\]\" at potential_adder_4.v(134)" {  } { { "../rtl/potential_adder_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_4.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756344 "|accelerator_toplevel|potential_adder_4:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[18\] potential_adder_4.v(134) " "Inferred latch for \"v_threshold\[18\]\" at potential_adder_4.v(134)" {  } { { "../rtl/potential_adder_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_4.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756344 "|accelerator_toplevel|potential_adder_4:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[19\] potential_adder_4.v(134) " "Inferred latch for \"v_threshold\[19\]\" at potential_adder_4.v(134)" {  } { { "../rtl/potential_adder_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_4.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756344 "|accelerator_toplevel|potential_adder_4:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[20\] potential_adder_4.v(134) " "Inferred latch for \"v_threshold\[20\]\" at potential_adder_4.v(134)" {  } { { "../rtl/potential_adder_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_4.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756344 "|accelerator_toplevel|potential_adder_4:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[21\] potential_adder_4.v(134) " "Inferred latch for \"v_threshold\[21\]\" at potential_adder_4.v(134)" {  } { { "../rtl/potential_adder_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_4.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756345 "|accelerator_toplevel|potential_adder_4:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[22\] potential_adder_4.v(134) " "Inferred latch for \"v_threshold\[22\]\" at potential_adder_4.v(134)" {  } { { "../rtl/potential_adder_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_4.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756345 "|accelerator_toplevel|potential_adder_4:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[23\] potential_adder_4.v(134) " "Inferred latch for \"v_threshold\[23\]\" at potential_adder_4.v(134)" {  } { { "../rtl/potential_adder_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_4.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756345 "|accelerator_toplevel|potential_adder_4:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[24\] potential_adder_4.v(134) " "Inferred latch for \"v_threshold\[24\]\" at potential_adder_4.v(134)" {  } { { "../rtl/potential_adder_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_4.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756345 "|accelerator_toplevel|potential_adder_4:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[25\] potential_adder_4.v(134) " "Inferred latch for \"v_threshold\[25\]\" at potential_adder_4.v(134)" {  } { { "../rtl/potential_adder_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_4.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756345 "|accelerator_toplevel|potential_adder_4:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[26\] potential_adder_4.v(134) " "Inferred latch for \"v_threshold\[26\]\" at potential_adder_4.v(134)" {  } { { "../rtl/potential_adder_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_4.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756345 "|accelerator_toplevel|potential_adder_4:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[27\] potential_adder_4.v(134) " "Inferred latch for \"v_threshold\[27\]\" at potential_adder_4.v(134)" {  } { { "../rtl/potential_adder_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_4.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756345 "|accelerator_toplevel|potential_adder_4:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[28\] potential_adder_4.v(134) " "Inferred latch for \"v_threshold\[28\]\" at potential_adder_4.v(134)" {  } { { "../rtl/potential_adder_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_4.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756345 "|accelerator_toplevel|potential_adder_4:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[29\] potential_adder_4.v(134) " "Inferred latch for \"v_threshold\[29\]\" at potential_adder_4.v(134)" {  } { { "../rtl/potential_adder_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_4.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756346 "|accelerator_toplevel|potential_adder_4:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[30\] potential_adder_4.v(134) " "Inferred latch for \"v_threshold\[30\]\" at potential_adder_4.v(134)" {  } { { "../rtl/potential_adder_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_4.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756346 "|accelerator_toplevel|potential_adder_4:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[31\] potential_adder_4.v(134) " "Inferred latch for \"v_threshold\[31\]\" at potential_adder_4.v(134)" {  } { { "../rtl/potential_adder_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_4.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756346 "|accelerator_toplevel|potential_adder_4:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[0\] potential_adder_4.v(134) " "Inferred latch for \"u\[0\]\" at potential_adder_4.v(134)" {  } { { "../rtl/potential_adder_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_4.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756346 "|accelerator_toplevel|potential_adder_4:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[1\] potential_adder_4.v(134) " "Inferred latch for \"u\[1\]\" at potential_adder_4.v(134)" {  } { { "../rtl/potential_adder_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_4.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756346 "|accelerator_toplevel|potential_adder_4:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[2\] potential_adder_4.v(134) " "Inferred latch for \"u\[2\]\" at potential_adder_4.v(134)" {  } { { "../rtl/potential_adder_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_4.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756346 "|accelerator_toplevel|potential_adder_4:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[3\] potential_adder_4.v(134) " "Inferred latch for \"u\[3\]\" at potential_adder_4.v(134)" {  } { { "../rtl/potential_adder_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_4.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756347 "|accelerator_toplevel|potential_adder_4:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[4\] potential_adder_4.v(134) " "Inferred latch for \"u\[4\]\" at potential_adder_4.v(134)" {  } { { "../rtl/potential_adder_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_4.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756347 "|accelerator_toplevel|potential_adder_4:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[5\] potential_adder_4.v(134) " "Inferred latch for \"u\[5\]\" at potential_adder_4.v(134)" {  } { { "../rtl/potential_adder_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_4.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756347 "|accelerator_toplevel|potential_adder_4:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[6\] potential_adder_4.v(134) " "Inferred latch for \"u\[6\]\" at potential_adder_4.v(134)" {  } { { "../rtl/potential_adder_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_4.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756347 "|accelerator_toplevel|potential_adder_4:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[7\] potential_adder_4.v(134) " "Inferred latch for \"u\[7\]\" at potential_adder_4.v(134)" {  } { { "../rtl/potential_adder_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_4.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756347 "|accelerator_toplevel|potential_adder_4:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[8\] potential_adder_4.v(134) " "Inferred latch for \"u\[8\]\" at potential_adder_4.v(134)" {  } { { "../rtl/potential_adder_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_4.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756348 "|accelerator_toplevel|potential_adder_4:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[9\] potential_adder_4.v(134) " "Inferred latch for \"u\[9\]\" at potential_adder_4.v(134)" {  } { { "../rtl/potential_adder_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_4.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756348 "|accelerator_toplevel|potential_adder_4:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[10\] potential_adder_4.v(134) " "Inferred latch for \"u\[10\]\" at potential_adder_4.v(134)" {  } { { "../rtl/potential_adder_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_4.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756348 "|accelerator_toplevel|potential_adder_4:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[11\] potential_adder_4.v(134) " "Inferred latch for \"u\[11\]\" at potential_adder_4.v(134)" {  } { { "../rtl/potential_adder_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_4.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756348 "|accelerator_toplevel|potential_adder_4:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[12\] potential_adder_4.v(134) " "Inferred latch for \"u\[12\]\" at potential_adder_4.v(134)" {  } { { "../rtl/potential_adder_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_4.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756348 "|accelerator_toplevel|potential_adder_4:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[13\] potential_adder_4.v(134) " "Inferred latch for \"u\[13\]\" at potential_adder_4.v(134)" {  } { { "../rtl/potential_adder_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_4.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756349 "|accelerator_toplevel|potential_adder_4:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[14\] potential_adder_4.v(134) " "Inferred latch for \"u\[14\]\" at potential_adder_4.v(134)" {  } { { "../rtl/potential_adder_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_4.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756349 "|accelerator_toplevel|potential_adder_4:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[15\] potential_adder_4.v(134) " "Inferred latch for \"u\[15\]\" at potential_adder_4.v(134)" {  } { { "../rtl/potential_adder_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_4.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756349 "|accelerator_toplevel|potential_adder_4:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[16\] potential_adder_4.v(134) " "Inferred latch for \"u\[16\]\" at potential_adder_4.v(134)" {  } { { "../rtl/potential_adder_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_4.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756349 "|accelerator_toplevel|potential_adder_4:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[17\] potential_adder_4.v(134) " "Inferred latch for \"u\[17\]\" at potential_adder_4.v(134)" {  } { { "../rtl/potential_adder_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_4.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756349 "|accelerator_toplevel|potential_adder_4:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[18\] potential_adder_4.v(134) " "Inferred latch for \"u\[18\]\" at potential_adder_4.v(134)" {  } { { "../rtl/potential_adder_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_4.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756349 "|accelerator_toplevel|potential_adder_4:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[19\] potential_adder_4.v(134) " "Inferred latch for \"u\[19\]\" at potential_adder_4.v(134)" {  } { { "../rtl/potential_adder_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_4.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756349 "|accelerator_toplevel|potential_adder_4:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[20\] potential_adder_4.v(134) " "Inferred latch for \"u\[20\]\" at potential_adder_4.v(134)" {  } { { "../rtl/potential_adder_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_4.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756349 "|accelerator_toplevel|potential_adder_4:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[21\] potential_adder_4.v(134) " "Inferred latch for \"u\[21\]\" at potential_adder_4.v(134)" {  } { { "../rtl/potential_adder_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_4.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756350 "|accelerator_toplevel|potential_adder_4:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[22\] potential_adder_4.v(134) " "Inferred latch for \"u\[22\]\" at potential_adder_4.v(134)" {  } { { "../rtl/potential_adder_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_4.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756350 "|accelerator_toplevel|potential_adder_4:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[23\] potential_adder_4.v(134) " "Inferred latch for \"u\[23\]\" at potential_adder_4.v(134)" {  } { { "../rtl/potential_adder_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_4.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756350 "|accelerator_toplevel|potential_adder_4:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[24\] potential_adder_4.v(134) " "Inferred latch for \"u\[24\]\" at potential_adder_4.v(134)" {  } { { "../rtl/potential_adder_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_4.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756350 "|accelerator_toplevel|potential_adder_4:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[25\] potential_adder_4.v(134) " "Inferred latch for \"u\[25\]\" at potential_adder_4.v(134)" {  } { { "../rtl/potential_adder_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_4.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756350 "|accelerator_toplevel|potential_adder_4:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[26\] potential_adder_4.v(134) " "Inferred latch for \"u\[26\]\" at potential_adder_4.v(134)" {  } { { "../rtl/potential_adder_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_4.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756350 "|accelerator_toplevel|potential_adder_4:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[27\] potential_adder_4.v(134) " "Inferred latch for \"u\[27\]\" at potential_adder_4.v(134)" {  } { { "../rtl/potential_adder_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_4.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756350 "|accelerator_toplevel|potential_adder_4:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[28\] potential_adder_4.v(134) " "Inferred latch for \"u\[28\]\" at potential_adder_4.v(134)" {  } { { "../rtl/potential_adder_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_4.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756350 "|accelerator_toplevel|potential_adder_4:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[29\] potential_adder_4.v(134) " "Inferred latch for \"u\[29\]\" at potential_adder_4.v(134)" {  } { { "../rtl/potential_adder_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_4.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756350 "|accelerator_toplevel|potential_adder_4:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[30\] potential_adder_4.v(134) " "Inferred latch for \"u\[30\]\" at potential_adder_4.v(134)" {  } { { "../rtl/potential_adder_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_4.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756351 "|accelerator_toplevel|potential_adder_4:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[31\] potential_adder_4.v(134) " "Inferred latch for \"u\[31\]\" at potential_adder_4.v(134)" {  } { { "../rtl/potential_adder_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_4.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756351 "|accelerator_toplevel|potential_adder_4:inst15"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "potential_decay_4 potential_decay_4:inst14 " "Elaborating entity \"potential_decay_4\" for hierarchy \"potential_decay_4:inst14\"" {  } { { "accelerator_toplevel.bdf" "inst14" { Schematic "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/synth/accelerator_toplevel.bdf" { { 5272 -3520 -3192 5512 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1736498756410 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "neuron_address potential_decay_4.v(43) " "Verilog HDL or VHDL warning at potential_decay_4.v(43): object \"neuron_address\" assigned a value but never read" {  } { { "../rtl/potential_decay_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_4.v" 43 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1736498756411 "|accelerator_toplevel|potential_decay_4:inst14"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "output_potential_decay4_izhi potential_decay_4.v(45) " "Verilog HDL warning at potential_decay_4.v(45): object output_potential_decay4_izhi used but never assigned" {  } { { "../rtl/potential_decay_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_4.v" 45 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1736498756411 "|accelerator_toplevel|potential_decay_4:inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "set potential_decay_4.v(76) " "Verilog HDL Always Construct warning at potential_decay_4.v(76): variable \"set\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/potential_decay_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_4.v" 76 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1736498756412 "|accelerator_toplevel|potential_decay_4:inst14"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "decay_rate potential_decay_4.v(74) " "Verilog HDL Always Construct warning at potential_decay_4.v(74): inferring latch(es) for variable \"decay_rate\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_decay_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_4.v" 74 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498756412 "|accelerator_toplevel|potential_decay_4:inst14"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "model potential_decay_4.v(74) " "Verilog HDL Always Construct warning at potential_decay_4.v(74): inferring latch(es) for variable \"model\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_decay_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_4.v" 74 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498756412 "|accelerator_toplevel|potential_decay_4:inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "membrane_potential potential_decay_4.v(135) " "Verilog HDL Always Construct warning at potential_decay_4.v(135): variable \"membrane_potential\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/potential_decay_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_4.v" 135 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1736498756413 "|accelerator_toplevel|potential_decay_4:inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "membrane_potential potential_decay_4.v(136) " "Verilog HDL Always Construct warning at potential_decay_4.v(136): variable \"membrane_potential\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/potential_decay_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_4.v" 136 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1736498756413 "|accelerator_toplevel|potential_decay_4:inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "membrane_potential potential_decay_4.v(137) " "Verilog HDL Always Construct warning at potential_decay_4.v(137): variable \"membrane_potential\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/potential_decay_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_4.v" 137 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1736498756413 "|accelerator_toplevel|potential_decay_4:inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "decay_rate potential_decay_4.v(139) " "Verilog HDL Always Construct warning at potential_decay_4.v(139): variable \"decay_rate\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/potential_decay_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_4.v" 139 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1736498756413 "|accelerator_toplevel|potential_decay_4:inst14"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 potential_decay_4.v(143) " "Verilog HDL assignment warning at potential_decay_4.v(143): truncated value with size 33 to match size of target (32)" {  } { { "../rtl/potential_decay_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_4.v" 143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1736498756414 "|accelerator_toplevel|potential_decay_4:inst14"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 potential_decay_4.v(158) " "Verilog HDL assignment warning at potential_decay_4.v(158): truncated value with size 33 to match size of target (32)" {  } { { "../rtl/potential_decay_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_4.v" 158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1736498756414 "|accelerator_toplevel|potential_decay_4:inst14"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 potential_decay_4.v(163) " "Verilog HDL assignment warning at potential_decay_4.v(163): truncated value with size 33 to match size of target (32)" {  } { { "../rtl/potential_decay_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_4.v" 163 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1736498756414 "|accelerator_toplevel|potential_decay_4:inst14"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 potential_decay_4.v(168) " "Verilog HDL assignment warning at potential_decay_4.v(168): truncated value with size 33 to match size of target (32)" {  } { { "../rtl/potential_decay_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_4.v" 168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1736498756414 "|accelerator_toplevel|potential_decay_4:inst14"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 potential_decay_4.v(174) " "Verilog HDL assignment warning at potential_decay_4.v(174): truncated value with size 33 to match size of target (32)" {  } { { "../rtl/potential_decay_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_4.v" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1736498756414 "|accelerator_toplevel|potential_decay_4:inst14"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 potential_decay_4.v(175) " "Verilog HDL assignment warning at potential_decay_4.v(175): truncated value with size 33 to match size of target (32)" {  } { { "../rtl/potential_decay_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_4.v" 175 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1736498756415 "|accelerator_toplevel|potential_decay_4:inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "result_divide_by_2_plus_4 potential_decay_4.v(176) " "Verilog HDL Always Construct warning at potential_decay_4.v(176): variable \"result_divide_by_2_plus_4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/potential_decay_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_4.v" 176 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1736498756415 "|accelerator_toplevel|potential_decay_4:inst14"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 potential_decay_4.v(181) " "Verilog HDL assignment warning at potential_decay_4.v(181): truncated value with size 33 to match size of target (32)" {  } { { "../rtl/potential_decay_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_4.v" 181 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1736498756415 "|accelerator_toplevel|potential_decay_4:inst14"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sign potential_decay_4.v(110) " "Verilog HDL Always Construct warning at potential_decay_4.v(110): inferring latch(es) for variable \"sign\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_decay_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_4.v" 110 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498756416 "|accelerator_toplevel|potential_decay_4:inst14"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "exponent potential_decay_4.v(110) " "Verilog HDL Always Construct warning at potential_decay_4.v(110): inferring latch(es) for variable \"exponent\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_decay_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_4.v" 110 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498756416 "|accelerator_toplevel|potential_decay_4:inst14"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mantissa potential_decay_4.v(110) " "Verilog HDL Always Construct warning at potential_decay_4.v(110): inferring latch(es) for variable \"mantissa\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_decay_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_4.v" 110 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498756416 "|accelerator_toplevel|potential_decay_4:inst14"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "adjusted_exponent potential_decay_4.v(110) " "Verilog HDL Always Construct warning at potential_decay_4.v(110): inferring latch(es) for variable \"adjusted_exponent\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_decay_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_4.v" 110 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498756416 "|accelerator_toplevel|potential_decay_4:inst14"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "output_potential_decay4_LIF potential_decay_4.v(110) " "Verilog HDL Always Construct warning at potential_decay_4.v(110): inferring latch(es) for variable \"output_potential_decay4_LIF\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_decay_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_4.v" 110 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498756417 "|accelerator_toplevel|potential_decay_4:inst14"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "exponent_divided_by_2 potential_decay_4.v(110) " "Verilog HDL Always Construct warning at potential_decay_4.v(110): inferring latch(es) for variable \"exponent_divided_by_2\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_decay_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_4.v" 110 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498756417 "|accelerator_toplevel|potential_decay_4:inst14"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "exponent_divided_by_4 potential_decay_4.v(110) " "Verilog HDL Always Construct warning at potential_decay_4.v(110): inferring latch(es) for variable \"exponent_divided_by_4\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_decay_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_4.v" 110 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498756417 "|accelerator_toplevel|potential_decay_4:inst14"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "number_divided_by_2 potential_decay_4.v(110) " "Verilog HDL Always Construct warning at potential_decay_4.v(110): inferring latch(es) for variable \"number_divided_by_2\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_decay_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_4.v" 110 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498756417 "|accelerator_toplevel|potential_decay_4:inst14"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "number_divided_by_4 potential_decay_4.v(110) " "Verilog HDL Always Construct warning at potential_decay_4.v(110): inferring latch(es) for variable \"number_divided_by_4\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_decay_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_4.v" 110 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498756417 "|accelerator_toplevel|potential_decay_4:inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "model potential_decay_4.v(191) " "Verilog HDL Always Construct warning at potential_decay_4.v(191): variable \"model\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/potential_decay_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_4.v" 191 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1736498756417 "|accelerator_toplevel|potential_decay_4:inst14"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "output_potential_decay4_izhi 0 potential_decay_4.v(45) " "Net \"output_potential_decay4_izhi\" at potential_decay_4.v(45) has no driver or initial value, using a default initial value '0'" {  } { { "../rtl/potential_decay_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_4.v" 45 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1736498756421 "|accelerator_toplevel|potential_decay_4:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[0\] potential_decay_4.v(123) " "Inferred latch for \"number_divided_by_4\[0\]\" at potential_decay_4.v(123)" {  } { { "../rtl/potential_decay_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_4.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756423 "|accelerator_toplevel|potential_decay_4:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[1\] potential_decay_4.v(123) " "Inferred latch for \"number_divided_by_4\[1\]\" at potential_decay_4.v(123)" {  } { { "../rtl/potential_decay_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_4.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756423 "|accelerator_toplevel|potential_decay_4:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[2\] potential_decay_4.v(123) " "Inferred latch for \"number_divided_by_4\[2\]\" at potential_decay_4.v(123)" {  } { { "../rtl/potential_decay_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_4.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756423 "|accelerator_toplevel|potential_decay_4:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[3\] potential_decay_4.v(123) " "Inferred latch for \"number_divided_by_4\[3\]\" at potential_decay_4.v(123)" {  } { { "../rtl/potential_decay_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_4.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756423 "|accelerator_toplevel|potential_decay_4:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[4\] potential_decay_4.v(123) " "Inferred latch for \"number_divided_by_4\[4\]\" at potential_decay_4.v(123)" {  } { { "../rtl/potential_decay_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_4.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756423 "|accelerator_toplevel|potential_decay_4:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[5\] potential_decay_4.v(123) " "Inferred latch for \"number_divided_by_4\[5\]\" at potential_decay_4.v(123)" {  } { { "../rtl/potential_decay_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_4.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756423 "|accelerator_toplevel|potential_decay_4:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[6\] potential_decay_4.v(123) " "Inferred latch for \"number_divided_by_4\[6\]\" at potential_decay_4.v(123)" {  } { { "../rtl/potential_decay_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_4.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756424 "|accelerator_toplevel|potential_decay_4:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[7\] potential_decay_4.v(123) " "Inferred latch for \"number_divided_by_4\[7\]\" at potential_decay_4.v(123)" {  } { { "../rtl/potential_decay_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_4.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756424 "|accelerator_toplevel|potential_decay_4:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[8\] potential_decay_4.v(123) " "Inferred latch for \"number_divided_by_4\[8\]\" at potential_decay_4.v(123)" {  } { { "../rtl/potential_decay_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_4.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756424 "|accelerator_toplevel|potential_decay_4:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[9\] potential_decay_4.v(123) " "Inferred latch for \"number_divided_by_4\[9\]\" at potential_decay_4.v(123)" {  } { { "../rtl/potential_decay_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_4.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756424 "|accelerator_toplevel|potential_decay_4:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[10\] potential_decay_4.v(123) " "Inferred latch for \"number_divided_by_4\[10\]\" at potential_decay_4.v(123)" {  } { { "../rtl/potential_decay_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_4.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756424 "|accelerator_toplevel|potential_decay_4:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[11\] potential_decay_4.v(123) " "Inferred latch for \"number_divided_by_4\[11\]\" at potential_decay_4.v(123)" {  } { { "../rtl/potential_decay_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_4.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756424 "|accelerator_toplevel|potential_decay_4:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[12\] potential_decay_4.v(123) " "Inferred latch for \"number_divided_by_4\[12\]\" at potential_decay_4.v(123)" {  } { { "../rtl/potential_decay_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_4.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756424 "|accelerator_toplevel|potential_decay_4:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[13\] potential_decay_4.v(123) " "Inferred latch for \"number_divided_by_4\[13\]\" at potential_decay_4.v(123)" {  } { { "../rtl/potential_decay_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_4.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756424 "|accelerator_toplevel|potential_decay_4:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[14\] potential_decay_4.v(123) " "Inferred latch for \"number_divided_by_4\[14\]\" at potential_decay_4.v(123)" {  } { { "../rtl/potential_decay_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_4.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756424 "|accelerator_toplevel|potential_decay_4:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[15\] potential_decay_4.v(123) " "Inferred latch for \"number_divided_by_4\[15\]\" at potential_decay_4.v(123)" {  } { { "../rtl/potential_decay_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_4.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756424 "|accelerator_toplevel|potential_decay_4:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[16\] potential_decay_4.v(123) " "Inferred latch for \"number_divided_by_4\[16\]\" at potential_decay_4.v(123)" {  } { { "../rtl/potential_decay_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_4.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756425 "|accelerator_toplevel|potential_decay_4:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[17\] potential_decay_4.v(123) " "Inferred latch for \"number_divided_by_4\[17\]\" at potential_decay_4.v(123)" {  } { { "../rtl/potential_decay_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_4.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756425 "|accelerator_toplevel|potential_decay_4:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[18\] potential_decay_4.v(123) " "Inferred latch for \"number_divided_by_4\[18\]\" at potential_decay_4.v(123)" {  } { { "../rtl/potential_decay_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_4.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756425 "|accelerator_toplevel|potential_decay_4:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[19\] potential_decay_4.v(123) " "Inferred latch for \"number_divided_by_4\[19\]\" at potential_decay_4.v(123)" {  } { { "../rtl/potential_decay_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_4.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756425 "|accelerator_toplevel|potential_decay_4:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[20\] potential_decay_4.v(123) " "Inferred latch for \"number_divided_by_4\[20\]\" at potential_decay_4.v(123)" {  } { { "../rtl/potential_decay_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_4.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756425 "|accelerator_toplevel|potential_decay_4:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[21\] potential_decay_4.v(123) " "Inferred latch for \"number_divided_by_4\[21\]\" at potential_decay_4.v(123)" {  } { { "../rtl/potential_decay_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_4.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756425 "|accelerator_toplevel|potential_decay_4:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[22\] potential_decay_4.v(123) " "Inferred latch for \"number_divided_by_4\[22\]\" at potential_decay_4.v(123)" {  } { { "../rtl/potential_decay_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_4.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756425 "|accelerator_toplevel|potential_decay_4:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[23\] potential_decay_4.v(123) " "Inferred latch for \"number_divided_by_4\[23\]\" at potential_decay_4.v(123)" {  } { { "../rtl/potential_decay_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_4.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756425 "|accelerator_toplevel|potential_decay_4:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[24\] potential_decay_4.v(123) " "Inferred latch for \"number_divided_by_4\[24\]\" at potential_decay_4.v(123)" {  } { { "../rtl/potential_decay_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_4.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756425 "|accelerator_toplevel|potential_decay_4:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[25\] potential_decay_4.v(123) " "Inferred latch for \"number_divided_by_4\[25\]\" at potential_decay_4.v(123)" {  } { { "../rtl/potential_decay_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_4.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756425 "|accelerator_toplevel|potential_decay_4:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[26\] potential_decay_4.v(123) " "Inferred latch for \"number_divided_by_4\[26\]\" at potential_decay_4.v(123)" {  } { { "../rtl/potential_decay_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_4.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756425 "|accelerator_toplevel|potential_decay_4:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[27\] potential_decay_4.v(123) " "Inferred latch for \"number_divided_by_4\[27\]\" at potential_decay_4.v(123)" {  } { { "../rtl/potential_decay_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_4.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756426 "|accelerator_toplevel|potential_decay_4:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[28\] potential_decay_4.v(123) " "Inferred latch for \"number_divided_by_4\[28\]\" at potential_decay_4.v(123)" {  } { { "../rtl/potential_decay_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_4.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756426 "|accelerator_toplevel|potential_decay_4:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[29\] potential_decay_4.v(123) " "Inferred latch for \"number_divided_by_4\[29\]\" at potential_decay_4.v(123)" {  } { { "../rtl/potential_decay_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_4.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756426 "|accelerator_toplevel|potential_decay_4:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[30\] potential_decay_4.v(123) " "Inferred latch for \"number_divided_by_4\[30\]\" at potential_decay_4.v(123)" {  } { { "../rtl/potential_decay_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_4.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756426 "|accelerator_toplevel|potential_decay_4:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[31\] potential_decay_4.v(123) " "Inferred latch for \"number_divided_by_4\[31\]\" at potential_decay_4.v(123)" {  } { { "../rtl/potential_decay_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_4.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756426 "|accelerator_toplevel|potential_decay_4:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[0\] potential_decay_4.v(123) " "Inferred latch for \"number_divided_by_2\[0\]\" at potential_decay_4.v(123)" {  } { { "../rtl/potential_decay_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_4.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756426 "|accelerator_toplevel|potential_decay_4:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[1\] potential_decay_4.v(123) " "Inferred latch for \"number_divided_by_2\[1\]\" at potential_decay_4.v(123)" {  } { { "../rtl/potential_decay_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_4.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756426 "|accelerator_toplevel|potential_decay_4:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[2\] potential_decay_4.v(123) " "Inferred latch for \"number_divided_by_2\[2\]\" at potential_decay_4.v(123)" {  } { { "../rtl/potential_decay_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_4.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756426 "|accelerator_toplevel|potential_decay_4:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[3\] potential_decay_4.v(123) " "Inferred latch for \"number_divided_by_2\[3\]\" at potential_decay_4.v(123)" {  } { { "../rtl/potential_decay_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_4.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756426 "|accelerator_toplevel|potential_decay_4:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[4\] potential_decay_4.v(123) " "Inferred latch for \"number_divided_by_2\[4\]\" at potential_decay_4.v(123)" {  } { { "../rtl/potential_decay_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_4.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756427 "|accelerator_toplevel|potential_decay_4:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[5\] potential_decay_4.v(123) " "Inferred latch for \"number_divided_by_2\[5\]\" at potential_decay_4.v(123)" {  } { { "../rtl/potential_decay_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_4.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756427 "|accelerator_toplevel|potential_decay_4:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[6\] potential_decay_4.v(123) " "Inferred latch for \"number_divided_by_2\[6\]\" at potential_decay_4.v(123)" {  } { { "../rtl/potential_decay_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_4.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756427 "|accelerator_toplevel|potential_decay_4:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[7\] potential_decay_4.v(123) " "Inferred latch for \"number_divided_by_2\[7\]\" at potential_decay_4.v(123)" {  } { { "../rtl/potential_decay_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_4.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756427 "|accelerator_toplevel|potential_decay_4:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[8\] potential_decay_4.v(123) " "Inferred latch for \"number_divided_by_2\[8\]\" at potential_decay_4.v(123)" {  } { { "../rtl/potential_decay_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_4.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756427 "|accelerator_toplevel|potential_decay_4:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[9\] potential_decay_4.v(123) " "Inferred latch for \"number_divided_by_2\[9\]\" at potential_decay_4.v(123)" {  } { { "../rtl/potential_decay_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_4.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756427 "|accelerator_toplevel|potential_decay_4:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[10\] potential_decay_4.v(123) " "Inferred latch for \"number_divided_by_2\[10\]\" at potential_decay_4.v(123)" {  } { { "../rtl/potential_decay_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_4.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756427 "|accelerator_toplevel|potential_decay_4:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[11\] potential_decay_4.v(123) " "Inferred latch for \"number_divided_by_2\[11\]\" at potential_decay_4.v(123)" {  } { { "../rtl/potential_decay_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_4.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756427 "|accelerator_toplevel|potential_decay_4:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[12\] potential_decay_4.v(123) " "Inferred latch for \"number_divided_by_2\[12\]\" at potential_decay_4.v(123)" {  } { { "../rtl/potential_decay_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_4.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756427 "|accelerator_toplevel|potential_decay_4:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[13\] potential_decay_4.v(123) " "Inferred latch for \"number_divided_by_2\[13\]\" at potential_decay_4.v(123)" {  } { { "../rtl/potential_decay_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_4.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756427 "|accelerator_toplevel|potential_decay_4:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[14\] potential_decay_4.v(123) " "Inferred latch for \"number_divided_by_2\[14\]\" at potential_decay_4.v(123)" {  } { { "../rtl/potential_decay_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_4.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756427 "|accelerator_toplevel|potential_decay_4:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[15\] potential_decay_4.v(123) " "Inferred latch for \"number_divided_by_2\[15\]\" at potential_decay_4.v(123)" {  } { { "../rtl/potential_decay_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_4.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756428 "|accelerator_toplevel|potential_decay_4:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[16\] potential_decay_4.v(123) " "Inferred latch for \"number_divided_by_2\[16\]\" at potential_decay_4.v(123)" {  } { { "../rtl/potential_decay_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_4.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756428 "|accelerator_toplevel|potential_decay_4:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[17\] potential_decay_4.v(123) " "Inferred latch for \"number_divided_by_2\[17\]\" at potential_decay_4.v(123)" {  } { { "../rtl/potential_decay_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_4.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756428 "|accelerator_toplevel|potential_decay_4:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[18\] potential_decay_4.v(123) " "Inferred latch for \"number_divided_by_2\[18\]\" at potential_decay_4.v(123)" {  } { { "../rtl/potential_decay_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_4.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756428 "|accelerator_toplevel|potential_decay_4:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[19\] potential_decay_4.v(123) " "Inferred latch for \"number_divided_by_2\[19\]\" at potential_decay_4.v(123)" {  } { { "../rtl/potential_decay_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_4.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756428 "|accelerator_toplevel|potential_decay_4:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[20\] potential_decay_4.v(123) " "Inferred latch for \"number_divided_by_2\[20\]\" at potential_decay_4.v(123)" {  } { { "../rtl/potential_decay_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_4.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756428 "|accelerator_toplevel|potential_decay_4:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[21\] potential_decay_4.v(123) " "Inferred latch for \"number_divided_by_2\[21\]\" at potential_decay_4.v(123)" {  } { { "../rtl/potential_decay_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_4.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756428 "|accelerator_toplevel|potential_decay_4:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[22\] potential_decay_4.v(123) " "Inferred latch for \"number_divided_by_2\[22\]\" at potential_decay_4.v(123)" {  } { { "../rtl/potential_decay_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_4.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756428 "|accelerator_toplevel|potential_decay_4:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[23\] potential_decay_4.v(123) " "Inferred latch for \"number_divided_by_2\[23\]\" at potential_decay_4.v(123)" {  } { { "../rtl/potential_decay_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_4.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756428 "|accelerator_toplevel|potential_decay_4:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[24\] potential_decay_4.v(123) " "Inferred latch for \"number_divided_by_2\[24\]\" at potential_decay_4.v(123)" {  } { { "../rtl/potential_decay_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_4.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756429 "|accelerator_toplevel|potential_decay_4:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[25\] potential_decay_4.v(123) " "Inferred latch for \"number_divided_by_2\[25\]\" at potential_decay_4.v(123)" {  } { { "../rtl/potential_decay_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_4.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756429 "|accelerator_toplevel|potential_decay_4:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[26\] potential_decay_4.v(123) " "Inferred latch for \"number_divided_by_2\[26\]\" at potential_decay_4.v(123)" {  } { { "../rtl/potential_decay_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_4.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756429 "|accelerator_toplevel|potential_decay_4:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[27\] potential_decay_4.v(123) " "Inferred latch for \"number_divided_by_2\[27\]\" at potential_decay_4.v(123)" {  } { { "../rtl/potential_decay_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_4.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756429 "|accelerator_toplevel|potential_decay_4:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[28\] potential_decay_4.v(123) " "Inferred latch for \"number_divided_by_2\[28\]\" at potential_decay_4.v(123)" {  } { { "../rtl/potential_decay_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_4.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756429 "|accelerator_toplevel|potential_decay_4:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[29\] potential_decay_4.v(123) " "Inferred latch for \"number_divided_by_2\[29\]\" at potential_decay_4.v(123)" {  } { { "../rtl/potential_decay_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_4.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756429 "|accelerator_toplevel|potential_decay_4:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[30\] potential_decay_4.v(123) " "Inferred latch for \"number_divided_by_2\[30\]\" at potential_decay_4.v(123)" {  } { { "../rtl/potential_decay_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_4.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756430 "|accelerator_toplevel|potential_decay_4:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[31\] potential_decay_4.v(123) " "Inferred latch for \"number_divided_by_2\[31\]\" at potential_decay_4.v(123)" {  } { { "../rtl/potential_decay_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_4.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756430 "|accelerator_toplevel|potential_decay_4:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay4_LIF\[0\] potential_decay_4.v(123) " "Inferred latch for \"output_potential_decay4_LIF\[0\]\" at potential_decay_4.v(123)" {  } { { "../rtl/potential_decay_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_4.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756430 "|accelerator_toplevel|potential_decay_4:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay4_LIF\[1\] potential_decay_4.v(123) " "Inferred latch for \"output_potential_decay4_LIF\[1\]\" at potential_decay_4.v(123)" {  } { { "../rtl/potential_decay_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_4.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756430 "|accelerator_toplevel|potential_decay_4:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay4_LIF\[2\] potential_decay_4.v(123) " "Inferred latch for \"output_potential_decay4_LIF\[2\]\" at potential_decay_4.v(123)" {  } { { "../rtl/potential_decay_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_4.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756430 "|accelerator_toplevel|potential_decay_4:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay4_LIF\[3\] potential_decay_4.v(123) " "Inferred latch for \"output_potential_decay4_LIF\[3\]\" at potential_decay_4.v(123)" {  } { { "../rtl/potential_decay_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_4.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756430 "|accelerator_toplevel|potential_decay_4:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay4_LIF\[4\] potential_decay_4.v(123) " "Inferred latch for \"output_potential_decay4_LIF\[4\]\" at potential_decay_4.v(123)" {  } { { "../rtl/potential_decay_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_4.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756430 "|accelerator_toplevel|potential_decay_4:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay4_LIF\[5\] potential_decay_4.v(123) " "Inferred latch for \"output_potential_decay4_LIF\[5\]\" at potential_decay_4.v(123)" {  } { { "../rtl/potential_decay_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_4.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756431 "|accelerator_toplevel|potential_decay_4:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay4_LIF\[6\] potential_decay_4.v(123) " "Inferred latch for \"output_potential_decay4_LIF\[6\]\" at potential_decay_4.v(123)" {  } { { "../rtl/potential_decay_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_4.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756431 "|accelerator_toplevel|potential_decay_4:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay4_LIF\[7\] potential_decay_4.v(123) " "Inferred latch for \"output_potential_decay4_LIF\[7\]\" at potential_decay_4.v(123)" {  } { { "../rtl/potential_decay_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_4.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756431 "|accelerator_toplevel|potential_decay_4:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay4_LIF\[8\] potential_decay_4.v(123) " "Inferred latch for \"output_potential_decay4_LIF\[8\]\" at potential_decay_4.v(123)" {  } { { "../rtl/potential_decay_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_4.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756431 "|accelerator_toplevel|potential_decay_4:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay4_LIF\[9\] potential_decay_4.v(123) " "Inferred latch for \"output_potential_decay4_LIF\[9\]\" at potential_decay_4.v(123)" {  } { { "../rtl/potential_decay_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_4.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756431 "|accelerator_toplevel|potential_decay_4:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay4_LIF\[10\] potential_decay_4.v(123) " "Inferred latch for \"output_potential_decay4_LIF\[10\]\" at potential_decay_4.v(123)" {  } { { "../rtl/potential_decay_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_4.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756431 "|accelerator_toplevel|potential_decay_4:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay4_LIF\[11\] potential_decay_4.v(123) " "Inferred latch for \"output_potential_decay4_LIF\[11\]\" at potential_decay_4.v(123)" {  } { { "../rtl/potential_decay_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_4.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756431 "|accelerator_toplevel|potential_decay_4:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay4_LIF\[12\] potential_decay_4.v(123) " "Inferred latch for \"output_potential_decay4_LIF\[12\]\" at potential_decay_4.v(123)" {  } { { "../rtl/potential_decay_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_4.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756431 "|accelerator_toplevel|potential_decay_4:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay4_LIF\[13\] potential_decay_4.v(123) " "Inferred latch for \"output_potential_decay4_LIF\[13\]\" at potential_decay_4.v(123)" {  } { { "../rtl/potential_decay_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_4.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756431 "|accelerator_toplevel|potential_decay_4:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay4_LIF\[14\] potential_decay_4.v(123) " "Inferred latch for \"output_potential_decay4_LIF\[14\]\" at potential_decay_4.v(123)" {  } { { "../rtl/potential_decay_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_4.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756431 "|accelerator_toplevel|potential_decay_4:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay4_LIF\[15\] potential_decay_4.v(123) " "Inferred latch for \"output_potential_decay4_LIF\[15\]\" at potential_decay_4.v(123)" {  } { { "../rtl/potential_decay_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_4.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756432 "|accelerator_toplevel|potential_decay_4:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay4_LIF\[16\] potential_decay_4.v(123) " "Inferred latch for \"output_potential_decay4_LIF\[16\]\" at potential_decay_4.v(123)" {  } { { "../rtl/potential_decay_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_4.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756432 "|accelerator_toplevel|potential_decay_4:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay4_LIF\[17\] potential_decay_4.v(123) " "Inferred latch for \"output_potential_decay4_LIF\[17\]\" at potential_decay_4.v(123)" {  } { { "../rtl/potential_decay_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_4.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756432 "|accelerator_toplevel|potential_decay_4:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay4_LIF\[18\] potential_decay_4.v(123) " "Inferred latch for \"output_potential_decay4_LIF\[18\]\" at potential_decay_4.v(123)" {  } { { "../rtl/potential_decay_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_4.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756432 "|accelerator_toplevel|potential_decay_4:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay4_LIF\[19\] potential_decay_4.v(123) " "Inferred latch for \"output_potential_decay4_LIF\[19\]\" at potential_decay_4.v(123)" {  } { { "../rtl/potential_decay_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_4.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756432 "|accelerator_toplevel|potential_decay_4:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay4_LIF\[20\] potential_decay_4.v(123) " "Inferred latch for \"output_potential_decay4_LIF\[20\]\" at potential_decay_4.v(123)" {  } { { "../rtl/potential_decay_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_4.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756432 "|accelerator_toplevel|potential_decay_4:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay4_LIF\[21\] potential_decay_4.v(123) " "Inferred latch for \"output_potential_decay4_LIF\[21\]\" at potential_decay_4.v(123)" {  } { { "../rtl/potential_decay_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_4.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756432 "|accelerator_toplevel|potential_decay_4:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay4_LIF\[22\] potential_decay_4.v(123) " "Inferred latch for \"output_potential_decay4_LIF\[22\]\" at potential_decay_4.v(123)" {  } { { "../rtl/potential_decay_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_4.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756432 "|accelerator_toplevel|potential_decay_4:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay4_LIF\[23\] potential_decay_4.v(123) " "Inferred latch for \"output_potential_decay4_LIF\[23\]\" at potential_decay_4.v(123)" {  } { { "../rtl/potential_decay_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_4.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756432 "|accelerator_toplevel|potential_decay_4:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay4_LIF\[24\] potential_decay_4.v(123) " "Inferred latch for \"output_potential_decay4_LIF\[24\]\" at potential_decay_4.v(123)" {  } { { "../rtl/potential_decay_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_4.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756432 "|accelerator_toplevel|potential_decay_4:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay4_LIF\[25\] potential_decay_4.v(123) " "Inferred latch for \"output_potential_decay4_LIF\[25\]\" at potential_decay_4.v(123)" {  } { { "../rtl/potential_decay_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_4.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756432 "|accelerator_toplevel|potential_decay_4:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay4_LIF\[26\] potential_decay_4.v(123) " "Inferred latch for \"output_potential_decay4_LIF\[26\]\" at potential_decay_4.v(123)" {  } { { "../rtl/potential_decay_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_4.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756433 "|accelerator_toplevel|potential_decay_4:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay4_LIF\[27\] potential_decay_4.v(123) " "Inferred latch for \"output_potential_decay4_LIF\[27\]\" at potential_decay_4.v(123)" {  } { { "../rtl/potential_decay_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_4.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756433 "|accelerator_toplevel|potential_decay_4:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay4_LIF\[28\] potential_decay_4.v(123) " "Inferred latch for \"output_potential_decay4_LIF\[28\]\" at potential_decay_4.v(123)" {  } { { "../rtl/potential_decay_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_4.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756433 "|accelerator_toplevel|potential_decay_4:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay4_LIF\[29\] potential_decay_4.v(123) " "Inferred latch for \"output_potential_decay4_LIF\[29\]\" at potential_decay_4.v(123)" {  } { { "../rtl/potential_decay_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_4.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756433 "|accelerator_toplevel|potential_decay_4:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay4_LIF\[30\] potential_decay_4.v(123) " "Inferred latch for \"output_potential_decay4_LIF\[30\]\" at potential_decay_4.v(123)" {  } { { "../rtl/potential_decay_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_4.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756433 "|accelerator_toplevel|potential_decay_4:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay4_LIF\[31\] potential_decay_4.v(123) " "Inferred latch for \"output_potential_decay4_LIF\[31\]\" at potential_decay_4.v(123)" {  } { { "../rtl/potential_decay_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_4.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756433 "|accelerator_toplevel|potential_decay_4:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "model.10 potential_decay_4.v(82) " "Inferred latch for \"model.10\" at potential_decay_4.v(82)" {  } { { "../rtl/potential_decay_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_4.v" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756433 "|accelerator_toplevel|potential_decay_4:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "model.01 potential_decay_4.v(82) " "Inferred latch for \"model.01\" at potential_decay_4.v(82)" {  } { { "../rtl/potential_decay_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_4.v" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756433 "|accelerator_toplevel|potential_decay_4:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "model.00 potential_decay_4.v(82) " "Inferred latch for \"model.00\" at potential_decay_4.v(82)" {  } { { "../rtl/potential_decay_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_4.v" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756433 "|accelerator_toplevel|potential_decay_4:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decay_rate.1000 potential_decay_4.v(82) " "Inferred latch for \"decay_rate.1000\" at potential_decay_4.v(82)" {  } { { "../rtl/potential_decay_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_4.v" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756433 "|accelerator_toplevel|potential_decay_4:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decay_rate.0100 potential_decay_4.v(82) " "Inferred latch for \"decay_rate.0100\" at potential_decay_4.v(82)" {  } { { "../rtl/potential_decay_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_4.v" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756434 "|accelerator_toplevel|potential_decay_4:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decay_rate.0011 potential_decay_4.v(82) " "Inferred latch for \"decay_rate.0011\" at potential_decay_4.v(82)" {  } { { "../rtl/potential_decay_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_4.v" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756434 "|accelerator_toplevel|potential_decay_4:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decay_rate.0010 potential_decay_4.v(82) " "Inferred latch for \"decay_rate.0010\" at potential_decay_4.v(82)" {  } { { "../rtl/potential_decay_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_4.v" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756434 "|accelerator_toplevel|potential_decay_4:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decay_rate.0001 potential_decay_4.v(82) " "Inferred latch for \"decay_rate.0001\" at potential_decay_4.v(82)" {  } { { "../rtl/potential_decay_4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_4.v" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756434 "|accelerator_toplevel|potential_decay_4:inst14"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mac4 mac4:inst13 " "Elaborating entity \"mac4\" for hierarchy \"mac4:inst13\"" {  } { { "accelerator_toplevel.bdf" "inst13" { Schematic "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/synth/accelerator_toplevel.bdf" { { 4984 -3520 -3240 5224 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1736498756460 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "weights mac4.v(36) " "Verilog HDL or VHDL warning at mac4.v(36): object \"weights\" assigned a value but never read" {  } { { "../rtl/mac4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac4.v" 36 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1736498756461 "|accelerator_toplevel|mac4:inst13"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "break mac4.v(38) " "Verilog HDL or VHDL warning at mac4.v(38): object \"break\" assigned a value but never read" {  } { { "../rtl/mac4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac4.v" 38 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1736498756462 "|accelerator_toplevel|mac4:inst13"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "accumulated_weight mac4.v(39) " "Verilog HDL or VHDL warning at mac4.v(39): object \"accumulated_weight\" assigned a value but never read" {  } { { "../rtl/mac4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac4.v" 39 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1736498756462 "|accelerator_toplevel|mac4:inst13"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "considered_weight mac4.v(40) " "Verilog HDL or VHDL warning at mac4.v(40): object \"considered_weight\" assigned a value but never read" {  } { { "../rtl/mac4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac4.v" 40 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1736498756462 "|accelerator_toplevel|mac4:inst13"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "clear mac4.v(102) " "Verilog HDL Always Construct warning at mac4.v(102): variable \"clear\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/mac4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac4.v" 102 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1736498756463 "|accelerator_toplevel|mac4:inst13"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "incomingspikes mac4.v(104) " "Verilog HDL Always Construct warning at mac4.v(104): variable \"incomingspikes\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/mac4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac4.v" 104 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1736498756464 "|accelerator_toplevel|mac4:inst13"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "incomingspikes mac4.v(105) " "Verilog HDL Always Construct warning at mac4.v(105): variable \"incomingspikes\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/mac4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac4.v" 105 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1736498756464 "|accelerator_toplevel|mac4:inst13"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "incomingspikes mac4.v(106) " "Verilog HDL Always Construct warning at mac4.v(106): variable \"incomingspikes\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/mac4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac4.v" 106 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1736498756464 "|accelerator_toplevel|mac4:inst13"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "incomingspikes mac4.v(107) " "Verilog HDL Always Construct warning at mac4.v(107): variable \"incomingspikes\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/mac4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac4.v" 107 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1736498756464 "|accelerator_toplevel|mac4:inst13"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "incomingspikes mac4.v(108) " "Verilog HDL Always Construct warning at mac4.v(108): variable \"incomingspikes\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/mac4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac4.v" 108 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1736498756464 "|accelerator_toplevel|mac4:inst13"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "clear mac4.v(168) " "Verilog HDL Always Construct warning at mac4.v(168): variable \"clear\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/mac4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac4.v" 168 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1736498756485 "|accelerator_toplevel|mac4:inst13"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "flip_clear mac4.v(67) " "Verilog HDL Always Construct warning at mac4.v(67): inferring latch(es) for variable \"flip_clear\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/mac4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac4.v" 67 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498756488 "|accelerator_toplevel|mac4:inst13"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "incomingspikes mac4.v(67) " "Verilog HDL Always Construct warning at mac4.v(67): inferring latch(es) for variable \"incomingspikes\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/mac4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac4.v" 67 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498756488 "|accelerator_toplevel|mac4:inst13"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "spikes mac4.v(67) " "Verilog HDL Always Construct warning at mac4.v(67): inferring latch(es) for variable \"spikes\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/mac4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac4.v" 67 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498756489 "|accelerator_toplevel|mac4:inst13"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mac4mult_output mac4.v(67) " "Verilog HDL Always Construct warning at mac4.v(67): inferring latch(es) for variable \"mac4mult_output\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/mac4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac4.v" 67 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498756489 "|accelerator_toplevel|mac4:inst13"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mac4macoutput0 mac4.v(67) " "Verilog HDL Always Construct warning at mac4.v(67): inferring latch(es) for variable \"mac4macoutput0\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/mac4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac4.v" 67 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498756490 "|accelerator_toplevel|mac4:inst13"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mac4macoutput1 mac4.v(67) " "Verilog HDL Always Construct warning at mac4.v(67): inferring latch(es) for variable \"mac4macoutput1\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/mac4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac4.v" 67 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498756490 "|accelerator_toplevel|mac4:inst13"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mac4macoutput2 mac4.v(67) " "Verilog HDL Always Construct warning at mac4.v(67): inferring latch(es) for variable \"mac4macoutput2\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/mac4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac4.v" 67 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498756490 "|accelerator_toplevel|mac4:inst13"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mac4macoutput3 mac4.v(67) " "Verilog HDL Always Construct warning at mac4.v(67): inferring latch(es) for variable \"mac4macoutput3\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/mac4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac4.v" 67 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498756490 "|accelerator_toplevel|mac4:inst13"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mac4macoutput4 mac4.v(67) " "Verilog HDL Always Construct warning at mac4.v(67): inferring latch(es) for variable \"mac4macoutput4\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/mac4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac4.v" 67 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498756491 "|accelerator_toplevel|mac4:inst13"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mac4macoutput5 mac4.v(67) " "Verilog HDL Always Construct warning at mac4.v(67): inferring latch(es) for variable \"mac4macoutput5\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/mac4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac4.v" 67 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498756491 "|accelerator_toplevel|mac4:inst13"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mac4macoutput6 mac4.v(67) " "Verilog HDL Always Construct warning at mac4.v(67): inferring latch(es) for variable \"mac4macoutput6\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/mac4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac4.v" 67 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498756491 "|accelerator_toplevel|mac4:inst13"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mac4macoutput7 mac4.v(67) " "Verilog HDL Always Construct warning at mac4.v(67): inferring latch(es) for variable \"mac4macoutput7\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/mac4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac4.v" 67 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498756491 "|accelerator_toplevel|mac4:inst13"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mac4macoutput8 mac4.v(67) " "Verilog HDL Always Construct warning at mac4.v(67): inferring latch(es) for variable \"mac4macoutput8\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/mac4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac4.v" 67 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498756492 "|accelerator_toplevel|mac4:inst13"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mac4macoutput9 mac4.v(67) " "Verilog HDL Always Construct warning at mac4.v(67): inferring latch(es) for variable \"mac4macoutput9\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/mac4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac4.v" 67 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498756492 "|accelerator_toplevel|mac4:inst13"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "source_addresses\[3..4\] 0 mac4.v(37) " "Net \"source_addresses\[3..4\]\" at mac4.v(37) has no driver or initial value, using a default initial value '0'" {  } { { "../rtl/mac4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac4.v" 37 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1736498756500 "|accelerator_toplevel|mac4:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac4macoutput9 mac4.v(102) " "Inferred latch for \"mac4macoutput9\" at mac4.v(102)" {  } { { "../rtl/mac4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac4.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756504 "|accelerator_toplevel|mac4:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac4macoutput8 mac4.v(102) " "Inferred latch for \"mac4macoutput8\" at mac4.v(102)" {  } { { "../rtl/mac4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac4.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756504 "|accelerator_toplevel|mac4:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac4macoutput7 mac4.v(102) " "Inferred latch for \"mac4macoutput7\" at mac4.v(102)" {  } { { "../rtl/mac4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac4.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756504 "|accelerator_toplevel|mac4:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac4macoutput6 mac4.v(102) " "Inferred latch for \"mac4macoutput6\" at mac4.v(102)" {  } { { "../rtl/mac4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac4.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756504 "|accelerator_toplevel|mac4:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac4macoutput5 mac4.v(102) " "Inferred latch for \"mac4macoutput5\" at mac4.v(102)" {  } { { "../rtl/mac4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac4.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756505 "|accelerator_toplevel|mac4:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac4macoutput4 mac4.v(102) " "Inferred latch for \"mac4macoutput4\" at mac4.v(102)" {  } { { "../rtl/mac4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac4.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756505 "|accelerator_toplevel|mac4:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac4macoutput3 mac4.v(102) " "Inferred latch for \"mac4macoutput3\" at mac4.v(102)" {  } { { "../rtl/mac4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac4.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756505 "|accelerator_toplevel|mac4:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac4macoutput2 mac4.v(102) " "Inferred latch for \"mac4macoutput2\" at mac4.v(102)" {  } { { "../rtl/mac4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac4.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756505 "|accelerator_toplevel|mac4:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac4macoutput1 mac4.v(102) " "Inferred latch for \"mac4macoutput1\" at mac4.v(102)" {  } { { "../rtl/mac4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac4.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756506 "|accelerator_toplevel|mac4:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac4macoutput0 mac4.v(102) " "Inferred latch for \"mac4macoutput0\" at mac4.v(102)" {  } { { "../rtl/mac4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac4.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756506 "|accelerator_toplevel|mac4:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac4mult_output\[0\] mac4.v(102) " "Inferred latch for \"mac4mult_output\[0\]\" at mac4.v(102)" {  } { { "../rtl/mac4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac4.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756506 "|accelerator_toplevel|mac4:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac4mult_output\[1\] mac4.v(102) " "Inferred latch for \"mac4mult_output\[1\]\" at mac4.v(102)" {  } { { "../rtl/mac4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac4.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756506 "|accelerator_toplevel|mac4:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac4mult_output\[2\] mac4.v(102) " "Inferred latch for \"mac4mult_output\[2\]\" at mac4.v(102)" {  } { { "../rtl/mac4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac4.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756507 "|accelerator_toplevel|mac4:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac4mult_output\[3\] mac4.v(102) " "Inferred latch for \"mac4mult_output\[3\]\" at mac4.v(102)" {  } { { "../rtl/mac4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac4.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756507 "|accelerator_toplevel|mac4:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac4mult_output\[4\] mac4.v(102) " "Inferred latch for \"mac4mult_output\[4\]\" at mac4.v(102)" {  } { { "../rtl/mac4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac4.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756507 "|accelerator_toplevel|mac4:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac4mult_output\[5\] mac4.v(102) " "Inferred latch for \"mac4mult_output\[5\]\" at mac4.v(102)" {  } { { "../rtl/mac4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac4.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756507 "|accelerator_toplevel|mac4:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac4mult_output\[6\] mac4.v(102) " "Inferred latch for \"mac4mult_output\[6\]\" at mac4.v(102)" {  } { { "../rtl/mac4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac4.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756507 "|accelerator_toplevel|mac4:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac4mult_output\[7\] mac4.v(102) " "Inferred latch for \"mac4mult_output\[7\]\" at mac4.v(102)" {  } { { "../rtl/mac4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac4.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756508 "|accelerator_toplevel|mac4:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac4mult_output\[8\] mac4.v(102) " "Inferred latch for \"mac4mult_output\[8\]\" at mac4.v(102)" {  } { { "../rtl/mac4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac4.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756508 "|accelerator_toplevel|mac4:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac4mult_output\[9\] mac4.v(102) " "Inferred latch for \"mac4mult_output\[9\]\" at mac4.v(102)" {  } { { "../rtl/mac4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac4.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756508 "|accelerator_toplevel|mac4:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac4mult_output\[10\] mac4.v(102) " "Inferred latch for \"mac4mult_output\[10\]\" at mac4.v(102)" {  } { { "../rtl/mac4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac4.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756509 "|accelerator_toplevel|mac4:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac4mult_output\[11\] mac4.v(102) " "Inferred latch for \"mac4mult_output\[11\]\" at mac4.v(102)" {  } { { "../rtl/mac4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac4.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756509 "|accelerator_toplevel|mac4:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac4mult_output\[12\] mac4.v(102) " "Inferred latch for \"mac4mult_output\[12\]\" at mac4.v(102)" {  } { { "../rtl/mac4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac4.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756509 "|accelerator_toplevel|mac4:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac4mult_output\[13\] mac4.v(102) " "Inferred latch for \"mac4mult_output\[13\]\" at mac4.v(102)" {  } { { "../rtl/mac4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac4.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756509 "|accelerator_toplevel|mac4:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac4mult_output\[14\] mac4.v(102) " "Inferred latch for \"mac4mult_output\[14\]\" at mac4.v(102)" {  } { { "../rtl/mac4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac4.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756509 "|accelerator_toplevel|mac4:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac4mult_output\[15\] mac4.v(102) " "Inferred latch for \"mac4mult_output\[15\]\" at mac4.v(102)" {  } { { "../rtl/mac4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac4.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756510 "|accelerator_toplevel|mac4:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac4mult_output\[16\] mac4.v(102) " "Inferred latch for \"mac4mult_output\[16\]\" at mac4.v(102)" {  } { { "../rtl/mac4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac4.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756510 "|accelerator_toplevel|mac4:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac4mult_output\[17\] mac4.v(102) " "Inferred latch for \"mac4mult_output\[17\]\" at mac4.v(102)" {  } { { "../rtl/mac4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac4.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756510 "|accelerator_toplevel|mac4:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac4mult_output\[18\] mac4.v(102) " "Inferred latch for \"mac4mult_output\[18\]\" at mac4.v(102)" {  } { { "../rtl/mac4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac4.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756510 "|accelerator_toplevel|mac4:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac4mult_output\[19\] mac4.v(102) " "Inferred latch for \"mac4mult_output\[19\]\" at mac4.v(102)" {  } { { "../rtl/mac4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac4.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756511 "|accelerator_toplevel|mac4:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac4mult_output\[20\] mac4.v(102) " "Inferred latch for \"mac4mult_output\[20\]\" at mac4.v(102)" {  } { { "../rtl/mac4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac4.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756511 "|accelerator_toplevel|mac4:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac4mult_output\[21\] mac4.v(102) " "Inferred latch for \"mac4mult_output\[21\]\" at mac4.v(102)" {  } { { "../rtl/mac4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac4.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756511 "|accelerator_toplevel|mac4:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac4mult_output\[22\] mac4.v(102) " "Inferred latch for \"mac4mult_output\[22\]\" at mac4.v(102)" {  } { { "../rtl/mac4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac4.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756511 "|accelerator_toplevel|mac4:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac4mult_output\[23\] mac4.v(102) " "Inferred latch for \"mac4mult_output\[23\]\" at mac4.v(102)" {  } { { "../rtl/mac4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac4.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756512 "|accelerator_toplevel|mac4:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac4mult_output\[24\] mac4.v(102) " "Inferred latch for \"mac4mult_output\[24\]\" at mac4.v(102)" {  } { { "../rtl/mac4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac4.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756512 "|accelerator_toplevel|mac4:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac4mult_output\[25\] mac4.v(102) " "Inferred latch for \"mac4mult_output\[25\]\" at mac4.v(102)" {  } { { "../rtl/mac4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac4.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756512 "|accelerator_toplevel|mac4:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac4mult_output\[26\] mac4.v(102) " "Inferred latch for \"mac4mult_output\[26\]\" at mac4.v(102)" {  } { { "../rtl/mac4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac4.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756513 "|accelerator_toplevel|mac4:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac4mult_output\[27\] mac4.v(102) " "Inferred latch for \"mac4mult_output\[27\]\" at mac4.v(102)" {  } { { "../rtl/mac4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac4.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756513 "|accelerator_toplevel|mac4:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac4mult_output\[28\] mac4.v(102) " "Inferred latch for \"mac4mult_output\[28\]\" at mac4.v(102)" {  } { { "../rtl/mac4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac4.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756514 "|accelerator_toplevel|mac4:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac4mult_output\[29\] mac4.v(102) " "Inferred latch for \"mac4mult_output\[29\]\" at mac4.v(102)" {  } { { "../rtl/mac4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac4.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756514 "|accelerator_toplevel|mac4:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac4mult_output\[30\] mac4.v(102) " "Inferred latch for \"mac4mult_output\[30\]\" at mac4.v(102)" {  } { { "../rtl/mac4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac4.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756515 "|accelerator_toplevel|mac4:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac4mult_output\[31\] mac4.v(102) " "Inferred latch for \"mac4mult_output\[31\]\" at mac4.v(102)" {  } { { "../rtl/mac4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac4.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756515 "|accelerator_toplevel|mac4:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[2\]\[0\] mac4.v(102) " "Inferred latch for \"source_addresses\[2\]\[0\]\" at mac4.v(102)" {  } { { "../rtl/mac4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac4.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756515 "|accelerator_toplevel|mac4:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[2\]\[1\] mac4.v(102) " "Inferred latch for \"source_addresses\[2\]\[1\]\" at mac4.v(102)" {  } { { "../rtl/mac4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac4.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756515 "|accelerator_toplevel|mac4:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[2\]\[2\] mac4.v(102) " "Inferred latch for \"source_addresses\[2\]\[2\]\" at mac4.v(102)" {  } { { "../rtl/mac4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac4.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756515 "|accelerator_toplevel|mac4:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[2\]\[3\] mac4.v(102) " "Inferred latch for \"source_addresses\[2\]\[3\]\" at mac4.v(102)" {  } { { "../rtl/mac4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac4.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756516 "|accelerator_toplevel|mac4:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[2\]\[4\] mac4.v(102) " "Inferred latch for \"source_addresses\[2\]\[4\]\" at mac4.v(102)" {  } { { "../rtl/mac4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac4.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756516 "|accelerator_toplevel|mac4:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[2\]\[5\] mac4.v(102) " "Inferred latch for \"source_addresses\[2\]\[5\]\" at mac4.v(102)" {  } { { "../rtl/mac4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac4.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756516 "|accelerator_toplevel|mac4:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[2\]\[6\] mac4.v(102) " "Inferred latch for \"source_addresses\[2\]\[6\]\" at mac4.v(102)" {  } { { "../rtl/mac4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac4.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756516 "|accelerator_toplevel|mac4:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[2\]\[7\] mac4.v(102) " "Inferred latch for \"source_addresses\[2\]\[7\]\" at mac4.v(102)" {  } { { "../rtl/mac4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac4.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756516 "|accelerator_toplevel|mac4:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[2\]\[8\] mac4.v(102) " "Inferred latch for \"source_addresses\[2\]\[8\]\" at mac4.v(102)" {  } { { "../rtl/mac4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac4.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756517 "|accelerator_toplevel|mac4:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[2\]\[9\] mac4.v(102) " "Inferred latch for \"source_addresses\[2\]\[9\]\" at mac4.v(102)" {  } { { "../rtl/mac4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac4.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756517 "|accelerator_toplevel|mac4:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[2\]\[10\] mac4.v(102) " "Inferred latch for \"source_addresses\[2\]\[10\]\" at mac4.v(102)" {  } { { "../rtl/mac4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac4.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756517 "|accelerator_toplevel|mac4:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[2\]\[11\] mac4.v(102) " "Inferred latch for \"source_addresses\[2\]\[11\]\" at mac4.v(102)" {  } { { "../rtl/mac4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac4.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756517 "|accelerator_toplevel|mac4:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[1\]\[0\] mac4.v(102) " "Inferred latch for \"source_addresses\[1\]\[0\]\" at mac4.v(102)" {  } { { "../rtl/mac4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac4.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756517 "|accelerator_toplevel|mac4:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[1\]\[1\] mac4.v(102) " "Inferred latch for \"source_addresses\[1\]\[1\]\" at mac4.v(102)" {  } { { "../rtl/mac4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac4.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756518 "|accelerator_toplevel|mac4:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[1\]\[2\] mac4.v(102) " "Inferred latch for \"source_addresses\[1\]\[2\]\" at mac4.v(102)" {  } { { "../rtl/mac4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac4.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756518 "|accelerator_toplevel|mac4:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[1\]\[3\] mac4.v(102) " "Inferred latch for \"source_addresses\[1\]\[3\]\" at mac4.v(102)" {  } { { "../rtl/mac4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac4.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756518 "|accelerator_toplevel|mac4:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[1\]\[4\] mac4.v(102) " "Inferred latch for \"source_addresses\[1\]\[4\]\" at mac4.v(102)" {  } { { "../rtl/mac4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac4.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756518 "|accelerator_toplevel|mac4:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[1\]\[5\] mac4.v(102) " "Inferred latch for \"source_addresses\[1\]\[5\]\" at mac4.v(102)" {  } { { "../rtl/mac4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac4.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756518 "|accelerator_toplevel|mac4:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[1\]\[6\] mac4.v(102) " "Inferred latch for \"source_addresses\[1\]\[6\]\" at mac4.v(102)" {  } { { "../rtl/mac4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac4.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756519 "|accelerator_toplevel|mac4:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[1\]\[7\] mac4.v(102) " "Inferred latch for \"source_addresses\[1\]\[7\]\" at mac4.v(102)" {  } { { "../rtl/mac4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac4.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756519 "|accelerator_toplevel|mac4:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[1\]\[8\] mac4.v(102) " "Inferred latch for \"source_addresses\[1\]\[8\]\" at mac4.v(102)" {  } { { "../rtl/mac4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac4.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756519 "|accelerator_toplevel|mac4:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[1\]\[9\] mac4.v(102) " "Inferred latch for \"source_addresses\[1\]\[9\]\" at mac4.v(102)" {  } { { "../rtl/mac4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac4.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756519 "|accelerator_toplevel|mac4:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[1\]\[10\] mac4.v(102) " "Inferred latch for \"source_addresses\[1\]\[10\]\" at mac4.v(102)" {  } { { "../rtl/mac4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac4.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756519 "|accelerator_toplevel|mac4:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[1\]\[11\] mac4.v(102) " "Inferred latch for \"source_addresses\[1\]\[11\]\" at mac4.v(102)" {  } { { "../rtl/mac4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac4.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756519 "|accelerator_toplevel|mac4:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[0\]\[0\] mac4.v(102) " "Inferred latch for \"source_addresses\[0\]\[0\]\" at mac4.v(102)" {  } { { "../rtl/mac4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac4.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756520 "|accelerator_toplevel|mac4:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[0\]\[1\] mac4.v(102) " "Inferred latch for \"source_addresses\[0\]\[1\]\" at mac4.v(102)" {  } { { "../rtl/mac4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac4.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756520 "|accelerator_toplevel|mac4:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[0\]\[2\] mac4.v(102) " "Inferred latch for \"source_addresses\[0\]\[2\]\" at mac4.v(102)" {  } { { "../rtl/mac4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac4.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756520 "|accelerator_toplevel|mac4:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[0\]\[3\] mac4.v(102) " "Inferred latch for \"source_addresses\[0\]\[3\]\" at mac4.v(102)" {  } { { "../rtl/mac4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac4.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756520 "|accelerator_toplevel|mac4:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[0\]\[4\] mac4.v(102) " "Inferred latch for \"source_addresses\[0\]\[4\]\" at mac4.v(102)" {  } { { "../rtl/mac4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac4.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756521 "|accelerator_toplevel|mac4:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[0\]\[5\] mac4.v(102) " "Inferred latch for \"source_addresses\[0\]\[5\]\" at mac4.v(102)" {  } { { "../rtl/mac4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac4.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756521 "|accelerator_toplevel|mac4:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[0\]\[6\] mac4.v(102) " "Inferred latch for \"source_addresses\[0\]\[6\]\" at mac4.v(102)" {  } { { "../rtl/mac4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac4.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756521 "|accelerator_toplevel|mac4:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[0\]\[7\] mac4.v(102) " "Inferred latch for \"source_addresses\[0\]\[7\]\" at mac4.v(102)" {  } { { "../rtl/mac4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac4.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756521 "|accelerator_toplevel|mac4:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[0\]\[8\] mac4.v(102) " "Inferred latch for \"source_addresses\[0\]\[8\]\" at mac4.v(102)" {  } { { "../rtl/mac4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac4.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756521 "|accelerator_toplevel|mac4:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[0\]\[9\] mac4.v(102) " "Inferred latch for \"source_addresses\[0\]\[9\]\" at mac4.v(102)" {  } { { "../rtl/mac4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac4.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756521 "|accelerator_toplevel|mac4:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[0\]\[10\] mac4.v(102) " "Inferred latch for \"source_addresses\[0\]\[10\]\" at mac4.v(102)" {  } { { "../rtl/mac4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac4.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756522 "|accelerator_toplevel|mac4:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[0\]\[11\] mac4.v(102) " "Inferred latch for \"source_addresses\[0\]\[11\]\" at mac4.v(102)" {  } { { "../rtl/mac4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac4.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756522 "|accelerator_toplevel|mac4:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "incomingspikes\[0\] mac4.v(102) " "Inferred latch for \"incomingspikes\[0\]\" at mac4.v(102)" {  } { { "../rtl/mac4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac4.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756522 "|accelerator_toplevel|mac4:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "incomingspikes\[1\] mac4.v(102) " "Inferred latch for \"incomingspikes\[1\]\" at mac4.v(102)" {  } { { "../rtl/mac4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac4.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756522 "|accelerator_toplevel|mac4:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "incomingspikes\[2\] mac4.v(102) " "Inferred latch for \"incomingspikes\[2\]\" at mac4.v(102)" {  } { { "../rtl/mac4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac4.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756523 "|accelerator_toplevel|mac4:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "incomingspikes\[3\] mac4.v(102) " "Inferred latch for \"incomingspikes\[3\]\" at mac4.v(102)" {  } { { "../rtl/mac4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac4.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756523 "|accelerator_toplevel|mac4:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "incomingspikes\[4\] mac4.v(102) " "Inferred latch for \"incomingspikes\[4\]\" at mac4.v(102)" {  } { { "../rtl/mac4.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac4.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756523 "|accelerator_toplevel|mac4:inst13"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "potential_adder_5 potential_adder_5:inst22 " "Elaborating entity \"potential_adder_5\" for hierarchy \"potential_adder_5:inst22\"" {  } { { "accelerator_toplevel.bdf" "inst22" { Schematic "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/synth/accelerator_toplevel.bdf" { { 2088 720 1056 2360 "inst22" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1736498756549 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "u potential_adder_5.v(130) " "Verilog HDL Always Construct warning at potential_adder_5.v(130): inferring latch(es) for variable \"u\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_adder_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_5.v" 130 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498756559 "|accelerator_toplevel|potential_adder_5:inst22"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "v_threshold potential_adder_5.v(130) " "Verilog HDL Always Construct warning at potential_adder_5.v(130): inferring latch(es) for variable \"v_threshold\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_adder_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_5.v" 130 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498756560 "|accelerator_toplevel|potential_adder_5:inst22"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "model potential_adder_5.v(130) " "Verilog HDL Always Construct warning at potential_adder_5.v(130): inferring latch(es) for variable \"model\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_adder_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_5.v" 130 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498756560 "|accelerator_toplevel|potential_adder_5:inst22"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "a potential_adder_5.v(130) " "Verilog HDL Always Construct warning at potential_adder_5.v(130): inferring latch(es) for variable \"a\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_adder_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_5.v" 130 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498756560 "|accelerator_toplevel|potential_adder_5:inst22"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "b potential_adder_5.v(130) " "Verilog HDL Always Construct warning at potential_adder_5.v(130): inferring latch(es) for variable \"b\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_adder_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_5.v" 130 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498756561 "|accelerator_toplevel|potential_adder_5:inst22"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "c potential_adder_5.v(130) " "Verilog HDL Always Construct warning at potential_adder_5.v(130): inferring latch(es) for variable \"c\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_adder_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_5.v" 130 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498756561 "|accelerator_toplevel|potential_adder_5:inst22"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "d potential_adder_5.v(130) " "Verilog HDL Always Construct warning at potential_adder_5.v(130): inferring latch(es) for variable \"d\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_adder_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_5.v" 130 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498756561 "|accelerator_toplevel|potential_adder_5:inst22"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "final_potentialAdder5 potential_adder_5.v(130) " "Verilog HDL Always Construct warning at potential_adder_5.v(130): inferring latch(es) for variable \"final_potentialAdder5\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_adder_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_5.v" 130 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498756562 "|accelerator_toplevel|potential_adder_5:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder5\[0\] potential_adder_5.v(134) " "Inferred latch for \"final_potentialAdder5\[0\]\" at potential_adder_5.v(134)" {  } { { "../rtl/potential_adder_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_5.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756574 "|accelerator_toplevel|potential_adder_5:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder5\[1\] potential_adder_5.v(134) " "Inferred latch for \"final_potentialAdder5\[1\]\" at potential_adder_5.v(134)" {  } { { "../rtl/potential_adder_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_5.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756575 "|accelerator_toplevel|potential_adder_5:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder5\[2\] potential_adder_5.v(134) " "Inferred latch for \"final_potentialAdder5\[2\]\" at potential_adder_5.v(134)" {  } { { "../rtl/potential_adder_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_5.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756575 "|accelerator_toplevel|potential_adder_5:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder5\[3\] potential_adder_5.v(134) " "Inferred latch for \"final_potentialAdder5\[3\]\" at potential_adder_5.v(134)" {  } { { "../rtl/potential_adder_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_5.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756575 "|accelerator_toplevel|potential_adder_5:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder5\[4\] potential_adder_5.v(134) " "Inferred latch for \"final_potentialAdder5\[4\]\" at potential_adder_5.v(134)" {  } { { "../rtl/potential_adder_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_5.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756575 "|accelerator_toplevel|potential_adder_5:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder5\[5\] potential_adder_5.v(134) " "Inferred latch for \"final_potentialAdder5\[5\]\" at potential_adder_5.v(134)" {  } { { "../rtl/potential_adder_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_5.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756576 "|accelerator_toplevel|potential_adder_5:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder5\[6\] potential_adder_5.v(134) " "Inferred latch for \"final_potentialAdder5\[6\]\" at potential_adder_5.v(134)" {  } { { "../rtl/potential_adder_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_5.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756576 "|accelerator_toplevel|potential_adder_5:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder5\[7\] potential_adder_5.v(134) " "Inferred latch for \"final_potentialAdder5\[7\]\" at potential_adder_5.v(134)" {  } { { "../rtl/potential_adder_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_5.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756576 "|accelerator_toplevel|potential_adder_5:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder5\[8\] potential_adder_5.v(134) " "Inferred latch for \"final_potentialAdder5\[8\]\" at potential_adder_5.v(134)" {  } { { "../rtl/potential_adder_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_5.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756576 "|accelerator_toplevel|potential_adder_5:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder5\[9\] potential_adder_5.v(134) " "Inferred latch for \"final_potentialAdder5\[9\]\" at potential_adder_5.v(134)" {  } { { "../rtl/potential_adder_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_5.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756577 "|accelerator_toplevel|potential_adder_5:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder5\[10\] potential_adder_5.v(134) " "Inferred latch for \"final_potentialAdder5\[10\]\" at potential_adder_5.v(134)" {  } { { "../rtl/potential_adder_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_5.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756577 "|accelerator_toplevel|potential_adder_5:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder5\[11\] potential_adder_5.v(134) " "Inferred latch for \"final_potentialAdder5\[11\]\" at potential_adder_5.v(134)" {  } { { "../rtl/potential_adder_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_5.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756577 "|accelerator_toplevel|potential_adder_5:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder5\[12\] potential_adder_5.v(134) " "Inferred latch for \"final_potentialAdder5\[12\]\" at potential_adder_5.v(134)" {  } { { "../rtl/potential_adder_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_5.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756577 "|accelerator_toplevel|potential_adder_5:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder5\[13\] potential_adder_5.v(134) " "Inferred latch for \"final_potentialAdder5\[13\]\" at potential_adder_5.v(134)" {  } { { "../rtl/potential_adder_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_5.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756578 "|accelerator_toplevel|potential_adder_5:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder5\[14\] potential_adder_5.v(134) " "Inferred latch for \"final_potentialAdder5\[14\]\" at potential_adder_5.v(134)" {  } { { "../rtl/potential_adder_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_5.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756578 "|accelerator_toplevel|potential_adder_5:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder5\[15\] potential_adder_5.v(134) " "Inferred latch for \"final_potentialAdder5\[15\]\" at potential_adder_5.v(134)" {  } { { "../rtl/potential_adder_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_5.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756578 "|accelerator_toplevel|potential_adder_5:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder5\[16\] potential_adder_5.v(134) " "Inferred latch for \"final_potentialAdder5\[16\]\" at potential_adder_5.v(134)" {  } { { "../rtl/potential_adder_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_5.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756578 "|accelerator_toplevel|potential_adder_5:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder5\[17\] potential_adder_5.v(134) " "Inferred latch for \"final_potentialAdder5\[17\]\" at potential_adder_5.v(134)" {  } { { "../rtl/potential_adder_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_5.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756579 "|accelerator_toplevel|potential_adder_5:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder5\[18\] potential_adder_5.v(134) " "Inferred latch for \"final_potentialAdder5\[18\]\" at potential_adder_5.v(134)" {  } { { "../rtl/potential_adder_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_5.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756579 "|accelerator_toplevel|potential_adder_5:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder5\[19\] potential_adder_5.v(134) " "Inferred latch for \"final_potentialAdder5\[19\]\" at potential_adder_5.v(134)" {  } { { "../rtl/potential_adder_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_5.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756579 "|accelerator_toplevel|potential_adder_5:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder5\[20\] potential_adder_5.v(134) " "Inferred latch for \"final_potentialAdder5\[20\]\" at potential_adder_5.v(134)" {  } { { "../rtl/potential_adder_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_5.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756579 "|accelerator_toplevel|potential_adder_5:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder5\[21\] potential_adder_5.v(134) " "Inferred latch for \"final_potentialAdder5\[21\]\" at potential_adder_5.v(134)" {  } { { "../rtl/potential_adder_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_5.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756580 "|accelerator_toplevel|potential_adder_5:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder5\[22\] potential_adder_5.v(134) " "Inferred latch for \"final_potentialAdder5\[22\]\" at potential_adder_5.v(134)" {  } { { "../rtl/potential_adder_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_5.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756580 "|accelerator_toplevel|potential_adder_5:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder5\[23\] potential_adder_5.v(134) " "Inferred latch for \"final_potentialAdder5\[23\]\" at potential_adder_5.v(134)" {  } { { "../rtl/potential_adder_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_5.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756580 "|accelerator_toplevel|potential_adder_5:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder5\[24\] potential_adder_5.v(134) " "Inferred latch for \"final_potentialAdder5\[24\]\" at potential_adder_5.v(134)" {  } { { "../rtl/potential_adder_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_5.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756580 "|accelerator_toplevel|potential_adder_5:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder5\[25\] potential_adder_5.v(134) " "Inferred latch for \"final_potentialAdder5\[25\]\" at potential_adder_5.v(134)" {  } { { "../rtl/potential_adder_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_5.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756580 "|accelerator_toplevel|potential_adder_5:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder5\[26\] potential_adder_5.v(134) " "Inferred latch for \"final_potentialAdder5\[26\]\" at potential_adder_5.v(134)" {  } { { "../rtl/potential_adder_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_5.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756581 "|accelerator_toplevel|potential_adder_5:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder5\[27\] potential_adder_5.v(134) " "Inferred latch for \"final_potentialAdder5\[27\]\" at potential_adder_5.v(134)" {  } { { "../rtl/potential_adder_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_5.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756581 "|accelerator_toplevel|potential_adder_5:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder5\[28\] potential_adder_5.v(134) " "Inferred latch for \"final_potentialAdder5\[28\]\" at potential_adder_5.v(134)" {  } { { "../rtl/potential_adder_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_5.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756581 "|accelerator_toplevel|potential_adder_5:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder5\[29\] potential_adder_5.v(134) " "Inferred latch for \"final_potentialAdder5\[29\]\" at potential_adder_5.v(134)" {  } { { "../rtl/potential_adder_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_5.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756581 "|accelerator_toplevel|potential_adder_5:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder5\[30\] potential_adder_5.v(134) " "Inferred latch for \"final_potentialAdder5\[30\]\" at potential_adder_5.v(134)" {  } { { "../rtl/potential_adder_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_5.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756581 "|accelerator_toplevel|potential_adder_5:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder5\[31\] potential_adder_5.v(134) " "Inferred latch for \"final_potentialAdder5\[31\]\" at potential_adder_5.v(134)" {  } { { "../rtl/potential_adder_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_5.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756581 "|accelerator_toplevel|potential_adder_5:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[0\] potential_adder_5.v(134) " "Inferred latch for \"d\[0\]\" at potential_adder_5.v(134)" {  } { { "../rtl/potential_adder_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_5.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756582 "|accelerator_toplevel|potential_adder_5:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[1\] potential_adder_5.v(134) " "Inferred latch for \"d\[1\]\" at potential_adder_5.v(134)" {  } { { "../rtl/potential_adder_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_5.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756582 "|accelerator_toplevel|potential_adder_5:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[2\] potential_adder_5.v(134) " "Inferred latch for \"d\[2\]\" at potential_adder_5.v(134)" {  } { { "../rtl/potential_adder_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_5.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756582 "|accelerator_toplevel|potential_adder_5:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[3\] potential_adder_5.v(134) " "Inferred latch for \"d\[3\]\" at potential_adder_5.v(134)" {  } { { "../rtl/potential_adder_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_5.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756582 "|accelerator_toplevel|potential_adder_5:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[4\] potential_adder_5.v(134) " "Inferred latch for \"d\[4\]\" at potential_adder_5.v(134)" {  } { { "../rtl/potential_adder_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_5.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756582 "|accelerator_toplevel|potential_adder_5:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[5\] potential_adder_5.v(134) " "Inferred latch for \"d\[5\]\" at potential_adder_5.v(134)" {  } { { "../rtl/potential_adder_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_5.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756583 "|accelerator_toplevel|potential_adder_5:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[6\] potential_adder_5.v(134) " "Inferred latch for \"d\[6\]\" at potential_adder_5.v(134)" {  } { { "../rtl/potential_adder_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_5.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756583 "|accelerator_toplevel|potential_adder_5:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[7\] potential_adder_5.v(134) " "Inferred latch for \"d\[7\]\" at potential_adder_5.v(134)" {  } { { "../rtl/potential_adder_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_5.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756583 "|accelerator_toplevel|potential_adder_5:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[8\] potential_adder_5.v(134) " "Inferred latch for \"d\[8\]\" at potential_adder_5.v(134)" {  } { { "../rtl/potential_adder_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_5.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756583 "|accelerator_toplevel|potential_adder_5:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[9\] potential_adder_5.v(134) " "Inferred latch for \"d\[9\]\" at potential_adder_5.v(134)" {  } { { "../rtl/potential_adder_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_5.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756583 "|accelerator_toplevel|potential_adder_5:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[10\] potential_adder_5.v(134) " "Inferred latch for \"d\[10\]\" at potential_adder_5.v(134)" {  } { { "../rtl/potential_adder_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_5.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756583 "|accelerator_toplevel|potential_adder_5:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[11\] potential_adder_5.v(134) " "Inferred latch for \"d\[11\]\" at potential_adder_5.v(134)" {  } { { "../rtl/potential_adder_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_5.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756583 "|accelerator_toplevel|potential_adder_5:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[12\] potential_adder_5.v(134) " "Inferred latch for \"d\[12\]\" at potential_adder_5.v(134)" {  } { { "../rtl/potential_adder_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_5.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756584 "|accelerator_toplevel|potential_adder_5:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[13\] potential_adder_5.v(134) " "Inferred latch for \"d\[13\]\" at potential_adder_5.v(134)" {  } { { "../rtl/potential_adder_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_5.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756584 "|accelerator_toplevel|potential_adder_5:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[14\] potential_adder_5.v(134) " "Inferred latch for \"d\[14\]\" at potential_adder_5.v(134)" {  } { { "../rtl/potential_adder_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_5.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756584 "|accelerator_toplevel|potential_adder_5:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[15\] potential_adder_5.v(134) " "Inferred latch for \"d\[15\]\" at potential_adder_5.v(134)" {  } { { "../rtl/potential_adder_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_5.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756584 "|accelerator_toplevel|potential_adder_5:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[16\] potential_adder_5.v(134) " "Inferred latch for \"d\[16\]\" at potential_adder_5.v(134)" {  } { { "../rtl/potential_adder_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_5.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756584 "|accelerator_toplevel|potential_adder_5:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[17\] potential_adder_5.v(134) " "Inferred latch for \"d\[17\]\" at potential_adder_5.v(134)" {  } { { "../rtl/potential_adder_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_5.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756584 "|accelerator_toplevel|potential_adder_5:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[18\] potential_adder_5.v(134) " "Inferred latch for \"d\[18\]\" at potential_adder_5.v(134)" {  } { { "../rtl/potential_adder_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_5.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756585 "|accelerator_toplevel|potential_adder_5:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[19\] potential_adder_5.v(134) " "Inferred latch for \"d\[19\]\" at potential_adder_5.v(134)" {  } { { "../rtl/potential_adder_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_5.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756585 "|accelerator_toplevel|potential_adder_5:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[20\] potential_adder_5.v(134) " "Inferred latch for \"d\[20\]\" at potential_adder_5.v(134)" {  } { { "../rtl/potential_adder_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_5.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756585 "|accelerator_toplevel|potential_adder_5:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[21\] potential_adder_5.v(134) " "Inferred latch for \"d\[21\]\" at potential_adder_5.v(134)" {  } { { "../rtl/potential_adder_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_5.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756585 "|accelerator_toplevel|potential_adder_5:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[22\] potential_adder_5.v(134) " "Inferred latch for \"d\[22\]\" at potential_adder_5.v(134)" {  } { { "../rtl/potential_adder_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_5.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756585 "|accelerator_toplevel|potential_adder_5:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[23\] potential_adder_5.v(134) " "Inferred latch for \"d\[23\]\" at potential_adder_5.v(134)" {  } { { "../rtl/potential_adder_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_5.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756585 "|accelerator_toplevel|potential_adder_5:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[24\] potential_adder_5.v(134) " "Inferred latch for \"d\[24\]\" at potential_adder_5.v(134)" {  } { { "../rtl/potential_adder_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_5.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756586 "|accelerator_toplevel|potential_adder_5:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[25\] potential_adder_5.v(134) " "Inferred latch for \"d\[25\]\" at potential_adder_5.v(134)" {  } { { "../rtl/potential_adder_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_5.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756586 "|accelerator_toplevel|potential_adder_5:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[26\] potential_adder_5.v(134) " "Inferred latch for \"d\[26\]\" at potential_adder_5.v(134)" {  } { { "../rtl/potential_adder_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_5.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756586 "|accelerator_toplevel|potential_adder_5:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[27\] potential_adder_5.v(134) " "Inferred latch for \"d\[27\]\" at potential_adder_5.v(134)" {  } { { "../rtl/potential_adder_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_5.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756586 "|accelerator_toplevel|potential_adder_5:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[28\] potential_adder_5.v(134) " "Inferred latch for \"d\[28\]\" at potential_adder_5.v(134)" {  } { { "../rtl/potential_adder_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_5.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756586 "|accelerator_toplevel|potential_adder_5:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[29\] potential_adder_5.v(134) " "Inferred latch for \"d\[29\]\" at potential_adder_5.v(134)" {  } { { "../rtl/potential_adder_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_5.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756586 "|accelerator_toplevel|potential_adder_5:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[30\] potential_adder_5.v(134) " "Inferred latch for \"d\[30\]\" at potential_adder_5.v(134)" {  } { { "../rtl/potential_adder_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_5.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756586 "|accelerator_toplevel|potential_adder_5:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[31\] potential_adder_5.v(134) " "Inferred latch for \"d\[31\]\" at potential_adder_5.v(134)" {  } { { "../rtl/potential_adder_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_5.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756587 "|accelerator_toplevel|potential_adder_5:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[0\] potential_adder_5.v(134) " "Inferred latch for \"c\[0\]\" at potential_adder_5.v(134)" {  } { { "../rtl/potential_adder_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_5.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756587 "|accelerator_toplevel|potential_adder_5:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[1\] potential_adder_5.v(134) " "Inferred latch for \"c\[1\]\" at potential_adder_5.v(134)" {  } { { "../rtl/potential_adder_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_5.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756587 "|accelerator_toplevel|potential_adder_5:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[2\] potential_adder_5.v(134) " "Inferred latch for \"c\[2\]\" at potential_adder_5.v(134)" {  } { { "../rtl/potential_adder_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_5.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756587 "|accelerator_toplevel|potential_adder_5:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[3\] potential_adder_5.v(134) " "Inferred latch for \"c\[3\]\" at potential_adder_5.v(134)" {  } { { "../rtl/potential_adder_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_5.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756587 "|accelerator_toplevel|potential_adder_5:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[4\] potential_adder_5.v(134) " "Inferred latch for \"c\[4\]\" at potential_adder_5.v(134)" {  } { { "../rtl/potential_adder_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_5.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756587 "|accelerator_toplevel|potential_adder_5:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[5\] potential_adder_5.v(134) " "Inferred latch for \"c\[5\]\" at potential_adder_5.v(134)" {  } { { "../rtl/potential_adder_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_5.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756588 "|accelerator_toplevel|potential_adder_5:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[6\] potential_adder_5.v(134) " "Inferred latch for \"c\[6\]\" at potential_adder_5.v(134)" {  } { { "../rtl/potential_adder_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_5.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756588 "|accelerator_toplevel|potential_adder_5:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[7\] potential_adder_5.v(134) " "Inferred latch for \"c\[7\]\" at potential_adder_5.v(134)" {  } { { "../rtl/potential_adder_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_5.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756588 "|accelerator_toplevel|potential_adder_5:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[8\] potential_adder_5.v(134) " "Inferred latch for \"c\[8\]\" at potential_adder_5.v(134)" {  } { { "../rtl/potential_adder_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_5.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756588 "|accelerator_toplevel|potential_adder_5:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[9\] potential_adder_5.v(134) " "Inferred latch for \"c\[9\]\" at potential_adder_5.v(134)" {  } { { "../rtl/potential_adder_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_5.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756588 "|accelerator_toplevel|potential_adder_5:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[10\] potential_adder_5.v(134) " "Inferred latch for \"c\[10\]\" at potential_adder_5.v(134)" {  } { { "../rtl/potential_adder_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_5.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756588 "|accelerator_toplevel|potential_adder_5:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[11\] potential_adder_5.v(134) " "Inferred latch for \"c\[11\]\" at potential_adder_5.v(134)" {  } { { "../rtl/potential_adder_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_5.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756588 "|accelerator_toplevel|potential_adder_5:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[12\] potential_adder_5.v(134) " "Inferred latch for \"c\[12\]\" at potential_adder_5.v(134)" {  } { { "../rtl/potential_adder_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_5.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756589 "|accelerator_toplevel|potential_adder_5:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[13\] potential_adder_5.v(134) " "Inferred latch for \"c\[13\]\" at potential_adder_5.v(134)" {  } { { "../rtl/potential_adder_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_5.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756589 "|accelerator_toplevel|potential_adder_5:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[14\] potential_adder_5.v(134) " "Inferred latch for \"c\[14\]\" at potential_adder_5.v(134)" {  } { { "../rtl/potential_adder_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_5.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756589 "|accelerator_toplevel|potential_adder_5:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[15\] potential_adder_5.v(134) " "Inferred latch for \"c\[15\]\" at potential_adder_5.v(134)" {  } { { "../rtl/potential_adder_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_5.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756589 "|accelerator_toplevel|potential_adder_5:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[16\] potential_adder_5.v(134) " "Inferred latch for \"c\[16\]\" at potential_adder_5.v(134)" {  } { { "../rtl/potential_adder_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_5.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756589 "|accelerator_toplevel|potential_adder_5:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[17\] potential_adder_5.v(134) " "Inferred latch for \"c\[17\]\" at potential_adder_5.v(134)" {  } { { "../rtl/potential_adder_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_5.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756589 "|accelerator_toplevel|potential_adder_5:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[18\] potential_adder_5.v(134) " "Inferred latch for \"c\[18\]\" at potential_adder_5.v(134)" {  } { { "../rtl/potential_adder_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_5.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756589 "|accelerator_toplevel|potential_adder_5:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[19\] potential_adder_5.v(134) " "Inferred latch for \"c\[19\]\" at potential_adder_5.v(134)" {  } { { "../rtl/potential_adder_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_5.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756590 "|accelerator_toplevel|potential_adder_5:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[20\] potential_adder_5.v(134) " "Inferred latch for \"c\[20\]\" at potential_adder_5.v(134)" {  } { { "../rtl/potential_adder_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_5.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756590 "|accelerator_toplevel|potential_adder_5:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[21\] potential_adder_5.v(134) " "Inferred latch for \"c\[21\]\" at potential_adder_5.v(134)" {  } { { "../rtl/potential_adder_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_5.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756590 "|accelerator_toplevel|potential_adder_5:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[22\] potential_adder_5.v(134) " "Inferred latch for \"c\[22\]\" at potential_adder_5.v(134)" {  } { { "../rtl/potential_adder_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_5.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756590 "|accelerator_toplevel|potential_adder_5:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[23\] potential_adder_5.v(134) " "Inferred latch for \"c\[23\]\" at potential_adder_5.v(134)" {  } { { "../rtl/potential_adder_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_5.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756590 "|accelerator_toplevel|potential_adder_5:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[24\] potential_adder_5.v(134) " "Inferred latch for \"c\[24\]\" at potential_adder_5.v(134)" {  } { { "../rtl/potential_adder_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_5.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756590 "|accelerator_toplevel|potential_adder_5:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[25\] potential_adder_5.v(134) " "Inferred latch for \"c\[25\]\" at potential_adder_5.v(134)" {  } { { "../rtl/potential_adder_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_5.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756590 "|accelerator_toplevel|potential_adder_5:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[26\] potential_adder_5.v(134) " "Inferred latch for \"c\[26\]\" at potential_adder_5.v(134)" {  } { { "../rtl/potential_adder_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_5.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756590 "|accelerator_toplevel|potential_adder_5:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[27\] potential_adder_5.v(134) " "Inferred latch for \"c\[27\]\" at potential_adder_5.v(134)" {  } { { "../rtl/potential_adder_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_5.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756591 "|accelerator_toplevel|potential_adder_5:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[28\] potential_adder_5.v(134) " "Inferred latch for \"c\[28\]\" at potential_adder_5.v(134)" {  } { { "../rtl/potential_adder_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_5.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756591 "|accelerator_toplevel|potential_adder_5:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[29\] potential_adder_5.v(134) " "Inferred latch for \"c\[29\]\" at potential_adder_5.v(134)" {  } { { "../rtl/potential_adder_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_5.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756591 "|accelerator_toplevel|potential_adder_5:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[30\] potential_adder_5.v(134) " "Inferred latch for \"c\[30\]\" at potential_adder_5.v(134)" {  } { { "../rtl/potential_adder_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_5.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756591 "|accelerator_toplevel|potential_adder_5:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[31\] potential_adder_5.v(134) " "Inferred latch for \"c\[31\]\" at potential_adder_5.v(134)" {  } { { "../rtl/potential_adder_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_5.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756591 "|accelerator_toplevel|potential_adder_5:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[0\] potential_adder_5.v(134) " "Inferred latch for \"b\[0\]\" at potential_adder_5.v(134)" {  } { { "../rtl/potential_adder_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_5.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756591 "|accelerator_toplevel|potential_adder_5:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[1\] potential_adder_5.v(134) " "Inferred latch for \"b\[1\]\" at potential_adder_5.v(134)" {  } { { "../rtl/potential_adder_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_5.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756592 "|accelerator_toplevel|potential_adder_5:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[2\] potential_adder_5.v(134) " "Inferred latch for \"b\[2\]\" at potential_adder_5.v(134)" {  } { { "../rtl/potential_adder_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_5.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756592 "|accelerator_toplevel|potential_adder_5:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[3\] potential_adder_5.v(134) " "Inferred latch for \"b\[3\]\" at potential_adder_5.v(134)" {  } { { "../rtl/potential_adder_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_5.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756592 "|accelerator_toplevel|potential_adder_5:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[4\] potential_adder_5.v(134) " "Inferred latch for \"b\[4\]\" at potential_adder_5.v(134)" {  } { { "../rtl/potential_adder_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_5.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756592 "|accelerator_toplevel|potential_adder_5:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[5\] potential_adder_5.v(134) " "Inferred latch for \"b\[5\]\" at potential_adder_5.v(134)" {  } { { "../rtl/potential_adder_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_5.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756592 "|accelerator_toplevel|potential_adder_5:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[6\] potential_adder_5.v(134) " "Inferred latch for \"b\[6\]\" at potential_adder_5.v(134)" {  } { { "../rtl/potential_adder_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_5.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756592 "|accelerator_toplevel|potential_adder_5:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[7\] potential_adder_5.v(134) " "Inferred latch for \"b\[7\]\" at potential_adder_5.v(134)" {  } { { "../rtl/potential_adder_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_5.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756592 "|accelerator_toplevel|potential_adder_5:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[8\] potential_adder_5.v(134) " "Inferred latch for \"b\[8\]\" at potential_adder_5.v(134)" {  } { { "../rtl/potential_adder_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_5.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756592 "|accelerator_toplevel|potential_adder_5:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[9\] potential_adder_5.v(134) " "Inferred latch for \"b\[9\]\" at potential_adder_5.v(134)" {  } { { "../rtl/potential_adder_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_5.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756593 "|accelerator_toplevel|potential_adder_5:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[10\] potential_adder_5.v(134) " "Inferred latch for \"b\[10\]\" at potential_adder_5.v(134)" {  } { { "../rtl/potential_adder_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_5.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756593 "|accelerator_toplevel|potential_adder_5:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[11\] potential_adder_5.v(134) " "Inferred latch for \"b\[11\]\" at potential_adder_5.v(134)" {  } { { "../rtl/potential_adder_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_5.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756593 "|accelerator_toplevel|potential_adder_5:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[12\] potential_adder_5.v(134) " "Inferred latch for \"b\[12\]\" at potential_adder_5.v(134)" {  } { { "../rtl/potential_adder_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_5.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756593 "|accelerator_toplevel|potential_adder_5:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[13\] potential_adder_5.v(134) " "Inferred latch for \"b\[13\]\" at potential_adder_5.v(134)" {  } { { "../rtl/potential_adder_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_5.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756593 "|accelerator_toplevel|potential_adder_5:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[14\] potential_adder_5.v(134) " "Inferred latch for \"b\[14\]\" at potential_adder_5.v(134)" {  } { { "../rtl/potential_adder_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_5.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756593 "|accelerator_toplevel|potential_adder_5:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[15\] potential_adder_5.v(134) " "Inferred latch for \"b\[15\]\" at potential_adder_5.v(134)" {  } { { "../rtl/potential_adder_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_5.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756593 "|accelerator_toplevel|potential_adder_5:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[16\] potential_adder_5.v(134) " "Inferred latch for \"b\[16\]\" at potential_adder_5.v(134)" {  } { { "../rtl/potential_adder_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_5.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756594 "|accelerator_toplevel|potential_adder_5:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[17\] potential_adder_5.v(134) " "Inferred latch for \"b\[17\]\" at potential_adder_5.v(134)" {  } { { "../rtl/potential_adder_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_5.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756594 "|accelerator_toplevel|potential_adder_5:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[18\] potential_adder_5.v(134) " "Inferred latch for \"b\[18\]\" at potential_adder_5.v(134)" {  } { { "../rtl/potential_adder_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_5.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756594 "|accelerator_toplevel|potential_adder_5:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[19\] potential_adder_5.v(134) " "Inferred latch for \"b\[19\]\" at potential_adder_5.v(134)" {  } { { "../rtl/potential_adder_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_5.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756594 "|accelerator_toplevel|potential_adder_5:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[20\] potential_adder_5.v(134) " "Inferred latch for \"b\[20\]\" at potential_adder_5.v(134)" {  } { { "../rtl/potential_adder_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_5.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756594 "|accelerator_toplevel|potential_adder_5:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[21\] potential_adder_5.v(134) " "Inferred latch for \"b\[21\]\" at potential_adder_5.v(134)" {  } { { "../rtl/potential_adder_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_5.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756594 "|accelerator_toplevel|potential_adder_5:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[22\] potential_adder_5.v(134) " "Inferred latch for \"b\[22\]\" at potential_adder_5.v(134)" {  } { { "../rtl/potential_adder_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_5.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756594 "|accelerator_toplevel|potential_adder_5:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[23\] potential_adder_5.v(134) " "Inferred latch for \"b\[23\]\" at potential_adder_5.v(134)" {  } { { "../rtl/potential_adder_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_5.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756594 "|accelerator_toplevel|potential_adder_5:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[24\] potential_adder_5.v(134) " "Inferred latch for \"b\[24\]\" at potential_adder_5.v(134)" {  } { { "../rtl/potential_adder_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_5.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756595 "|accelerator_toplevel|potential_adder_5:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[25\] potential_adder_5.v(134) " "Inferred latch for \"b\[25\]\" at potential_adder_5.v(134)" {  } { { "../rtl/potential_adder_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_5.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756595 "|accelerator_toplevel|potential_adder_5:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[26\] potential_adder_5.v(134) " "Inferred latch for \"b\[26\]\" at potential_adder_5.v(134)" {  } { { "../rtl/potential_adder_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_5.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756595 "|accelerator_toplevel|potential_adder_5:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[27\] potential_adder_5.v(134) " "Inferred latch for \"b\[27\]\" at potential_adder_5.v(134)" {  } { { "../rtl/potential_adder_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_5.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756595 "|accelerator_toplevel|potential_adder_5:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[28\] potential_adder_5.v(134) " "Inferred latch for \"b\[28\]\" at potential_adder_5.v(134)" {  } { { "../rtl/potential_adder_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_5.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756595 "|accelerator_toplevel|potential_adder_5:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[29\] potential_adder_5.v(134) " "Inferred latch for \"b\[29\]\" at potential_adder_5.v(134)" {  } { { "../rtl/potential_adder_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_5.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756595 "|accelerator_toplevel|potential_adder_5:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[30\] potential_adder_5.v(134) " "Inferred latch for \"b\[30\]\" at potential_adder_5.v(134)" {  } { { "../rtl/potential_adder_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_5.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756595 "|accelerator_toplevel|potential_adder_5:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[31\] potential_adder_5.v(134) " "Inferred latch for \"b\[31\]\" at potential_adder_5.v(134)" {  } { { "../rtl/potential_adder_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_5.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756596 "|accelerator_toplevel|potential_adder_5:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[0\] potential_adder_5.v(134) " "Inferred latch for \"a\[0\]\" at potential_adder_5.v(134)" {  } { { "../rtl/potential_adder_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_5.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756596 "|accelerator_toplevel|potential_adder_5:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[1\] potential_adder_5.v(134) " "Inferred latch for \"a\[1\]\" at potential_adder_5.v(134)" {  } { { "../rtl/potential_adder_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_5.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756596 "|accelerator_toplevel|potential_adder_5:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[2\] potential_adder_5.v(134) " "Inferred latch for \"a\[2\]\" at potential_adder_5.v(134)" {  } { { "../rtl/potential_adder_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_5.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756596 "|accelerator_toplevel|potential_adder_5:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[3\] potential_adder_5.v(134) " "Inferred latch for \"a\[3\]\" at potential_adder_5.v(134)" {  } { { "../rtl/potential_adder_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_5.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756596 "|accelerator_toplevel|potential_adder_5:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[4\] potential_adder_5.v(134) " "Inferred latch for \"a\[4\]\" at potential_adder_5.v(134)" {  } { { "../rtl/potential_adder_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_5.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756596 "|accelerator_toplevel|potential_adder_5:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[5\] potential_adder_5.v(134) " "Inferred latch for \"a\[5\]\" at potential_adder_5.v(134)" {  } { { "../rtl/potential_adder_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_5.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756596 "|accelerator_toplevel|potential_adder_5:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[6\] potential_adder_5.v(134) " "Inferred latch for \"a\[6\]\" at potential_adder_5.v(134)" {  } { { "../rtl/potential_adder_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_5.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756596 "|accelerator_toplevel|potential_adder_5:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[7\] potential_adder_5.v(134) " "Inferred latch for \"a\[7\]\" at potential_adder_5.v(134)" {  } { { "../rtl/potential_adder_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_5.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756597 "|accelerator_toplevel|potential_adder_5:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[8\] potential_adder_5.v(134) " "Inferred latch for \"a\[8\]\" at potential_adder_5.v(134)" {  } { { "../rtl/potential_adder_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_5.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756597 "|accelerator_toplevel|potential_adder_5:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[9\] potential_adder_5.v(134) " "Inferred latch for \"a\[9\]\" at potential_adder_5.v(134)" {  } { { "../rtl/potential_adder_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_5.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756597 "|accelerator_toplevel|potential_adder_5:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[10\] potential_adder_5.v(134) " "Inferred latch for \"a\[10\]\" at potential_adder_5.v(134)" {  } { { "../rtl/potential_adder_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_5.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756597 "|accelerator_toplevel|potential_adder_5:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[11\] potential_adder_5.v(134) " "Inferred latch for \"a\[11\]\" at potential_adder_5.v(134)" {  } { { "../rtl/potential_adder_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_5.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756597 "|accelerator_toplevel|potential_adder_5:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[12\] potential_adder_5.v(134) " "Inferred latch for \"a\[12\]\" at potential_adder_5.v(134)" {  } { { "../rtl/potential_adder_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_5.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756597 "|accelerator_toplevel|potential_adder_5:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[13\] potential_adder_5.v(134) " "Inferred latch for \"a\[13\]\" at potential_adder_5.v(134)" {  } { { "../rtl/potential_adder_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_5.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756597 "|accelerator_toplevel|potential_adder_5:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[14\] potential_adder_5.v(134) " "Inferred latch for \"a\[14\]\" at potential_adder_5.v(134)" {  } { { "../rtl/potential_adder_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_5.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756597 "|accelerator_toplevel|potential_adder_5:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[15\] potential_adder_5.v(134) " "Inferred latch for \"a\[15\]\" at potential_adder_5.v(134)" {  } { { "../rtl/potential_adder_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_5.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756598 "|accelerator_toplevel|potential_adder_5:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[16\] potential_adder_5.v(134) " "Inferred latch for \"a\[16\]\" at potential_adder_5.v(134)" {  } { { "../rtl/potential_adder_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_5.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756598 "|accelerator_toplevel|potential_adder_5:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[17\] potential_adder_5.v(134) " "Inferred latch for \"a\[17\]\" at potential_adder_5.v(134)" {  } { { "../rtl/potential_adder_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_5.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756598 "|accelerator_toplevel|potential_adder_5:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[18\] potential_adder_5.v(134) " "Inferred latch for \"a\[18\]\" at potential_adder_5.v(134)" {  } { { "../rtl/potential_adder_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_5.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756598 "|accelerator_toplevel|potential_adder_5:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[19\] potential_adder_5.v(134) " "Inferred latch for \"a\[19\]\" at potential_adder_5.v(134)" {  } { { "../rtl/potential_adder_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_5.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756598 "|accelerator_toplevel|potential_adder_5:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[20\] potential_adder_5.v(134) " "Inferred latch for \"a\[20\]\" at potential_adder_5.v(134)" {  } { { "../rtl/potential_adder_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_5.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756598 "|accelerator_toplevel|potential_adder_5:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[21\] potential_adder_5.v(134) " "Inferred latch for \"a\[21\]\" at potential_adder_5.v(134)" {  } { { "../rtl/potential_adder_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_5.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756598 "|accelerator_toplevel|potential_adder_5:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[22\] potential_adder_5.v(134) " "Inferred latch for \"a\[22\]\" at potential_adder_5.v(134)" {  } { { "../rtl/potential_adder_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_5.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756598 "|accelerator_toplevel|potential_adder_5:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[23\] potential_adder_5.v(134) " "Inferred latch for \"a\[23\]\" at potential_adder_5.v(134)" {  } { { "../rtl/potential_adder_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_5.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756598 "|accelerator_toplevel|potential_adder_5:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[24\] potential_adder_5.v(134) " "Inferred latch for \"a\[24\]\" at potential_adder_5.v(134)" {  } { { "../rtl/potential_adder_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_5.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756599 "|accelerator_toplevel|potential_adder_5:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[25\] potential_adder_5.v(134) " "Inferred latch for \"a\[25\]\" at potential_adder_5.v(134)" {  } { { "../rtl/potential_adder_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_5.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756599 "|accelerator_toplevel|potential_adder_5:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[26\] potential_adder_5.v(134) " "Inferred latch for \"a\[26\]\" at potential_adder_5.v(134)" {  } { { "../rtl/potential_adder_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_5.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756599 "|accelerator_toplevel|potential_adder_5:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[27\] potential_adder_5.v(134) " "Inferred latch for \"a\[27\]\" at potential_adder_5.v(134)" {  } { { "../rtl/potential_adder_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_5.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756599 "|accelerator_toplevel|potential_adder_5:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[28\] potential_adder_5.v(134) " "Inferred latch for \"a\[28\]\" at potential_adder_5.v(134)" {  } { { "../rtl/potential_adder_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_5.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756599 "|accelerator_toplevel|potential_adder_5:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[29\] potential_adder_5.v(134) " "Inferred latch for \"a\[29\]\" at potential_adder_5.v(134)" {  } { { "../rtl/potential_adder_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_5.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756599 "|accelerator_toplevel|potential_adder_5:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[30\] potential_adder_5.v(134) " "Inferred latch for \"a\[30\]\" at potential_adder_5.v(134)" {  } { { "../rtl/potential_adder_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_5.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756599 "|accelerator_toplevel|potential_adder_5:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[31\] potential_adder_5.v(134) " "Inferred latch for \"a\[31\]\" at potential_adder_5.v(134)" {  } { { "../rtl/potential_adder_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_5.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756599 "|accelerator_toplevel|potential_adder_5:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "model.10 potential_adder_5.v(134) " "Inferred latch for \"model.10\" at potential_adder_5.v(134)" {  } { { "../rtl/potential_adder_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_5.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756599 "|accelerator_toplevel|potential_adder_5:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "model.01 potential_adder_5.v(134) " "Inferred latch for \"model.01\" at potential_adder_5.v(134)" {  } { { "../rtl/potential_adder_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_5.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756600 "|accelerator_toplevel|potential_adder_5:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "model.00 potential_adder_5.v(134) " "Inferred latch for \"model.00\" at potential_adder_5.v(134)" {  } { { "../rtl/potential_adder_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_5.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756600 "|accelerator_toplevel|potential_adder_5:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[0\] potential_adder_5.v(134) " "Inferred latch for \"v_threshold\[0\]\" at potential_adder_5.v(134)" {  } { { "../rtl/potential_adder_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_5.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756600 "|accelerator_toplevel|potential_adder_5:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[1\] potential_adder_5.v(134) " "Inferred latch for \"v_threshold\[1\]\" at potential_adder_5.v(134)" {  } { { "../rtl/potential_adder_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_5.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756600 "|accelerator_toplevel|potential_adder_5:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[2\] potential_adder_5.v(134) " "Inferred latch for \"v_threshold\[2\]\" at potential_adder_5.v(134)" {  } { { "../rtl/potential_adder_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_5.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756600 "|accelerator_toplevel|potential_adder_5:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[3\] potential_adder_5.v(134) " "Inferred latch for \"v_threshold\[3\]\" at potential_adder_5.v(134)" {  } { { "../rtl/potential_adder_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_5.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756600 "|accelerator_toplevel|potential_adder_5:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[4\] potential_adder_5.v(134) " "Inferred latch for \"v_threshold\[4\]\" at potential_adder_5.v(134)" {  } { { "../rtl/potential_adder_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_5.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756600 "|accelerator_toplevel|potential_adder_5:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[5\] potential_adder_5.v(134) " "Inferred latch for \"v_threshold\[5\]\" at potential_adder_5.v(134)" {  } { { "../rtl/potential_adder_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_5.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756600 "|accelerator_toplevel|potential_adder_5:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[6\] potential_adder_5.v(134) " "Inferred latch for \"v_threshold\[6\]\" at potential_adder_5.v(134)" {  } { { "../rtl/potential_adder_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_5.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756600 "|accelerator_toplevel|potential_adder_5:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[7\] potential_adder_5.v(134) " "Inferred latch for \"v_threshold\[7\]\" at potential_adder_5.v(134)" {  } { { "../rtl/potential_adder_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_5.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756601 "|accelerator_toplevel|potential_adder_5:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[8\] potential_adder_5.v(134) " "Inferred latch for \"v_threshold\[8\]\" at potential_adder_5.v(134)" {  } { { "../rtl/potential_adder_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_5.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756601 "|accelerator_toplevel|potential_adder_5:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[9\] potential_adder_5.v(134) " "Inferred latch for \"v_threshold\[9\]\" at potential_adder_5.v(134)" {  } { { "../rtl/potential_adder_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_5.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756601 "|accelerator_toplevel|potential_adder_5:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[10\] potential_adder_5.v(134) " "Inferred latch for \"v_threshold\[10\]\" at potential_adder_5.v(134)" {  } { { "../rtl/potential_adder_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_5.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756601 "|accelerator_toplevel|potential_adder_5:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[11\] potential_adder_5.v(134) " "Inferred latch for \"v_threshold\[11\]\" at potential_adder_5.v(134)" {  } { { "../rtl/potential_adder_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_5.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756601 "|accelerator_toplevel|potential_adder_5:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[12\] potential_adder_5.v(134) " "Inferred latch for \"v_threshold\[12\]\" at potential_adder_5.v(134)" {  } { { "../rtl/potential_adder_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_5.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756601 "|accelerator_toplevel|potential_adder_5:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[13\] potential_adder_5.v(134) " "Inferred latch for \"v_threshold\[13\]\" at potential_adder_5.v(134)" {  } { { "../rtl/potential_adder_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_5.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756601 "|accelerator_toplevel|potential_adder_5:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[14\] potential_adder_5.v(134) " "Inferred latch for \"v_threshold\[14\]\" at potential_adder_5.v(134)" {  } { { "../rtl/potential_adder_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_5.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756601 "|accelerator_toplevel|potential_adder_5:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[15\] potential_adder_5.v(134) " "Inferred latch for \"v_threshold\[15\]\" at potential_adder_5.v(134)" {  } { { "../rtl/potential_adder_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_5.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756601 "|accelerator_toplevel|potential_adder_5:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[16\] potential_adder_5.v(134) " "Inferred latch for \"v_threshold\[16\]\" at potential_adder_5.v(134)" {  } { { "../rtl/potential_adder_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_5.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756602 "|accelerator_toplevel|potential_adder_5:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[17\] potential_adder_5.v(134) " "Inferred latch for \"v_threshold\[17\]\" at potential_adder_5.v(134)" {  } { { "../rtl/potential_adder_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_5.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756602 "|accelerator_toplevel|potential_adder_5:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[18\] potential_adder_5.v(134) " "Inferred latch for \"v_threshold\[18\]\" at potential_adder_5.v(134)" {  } { { "../rtl/potential_adder_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_5.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756602 "|accelerator_toplevel|potential_adder_5:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[19\] potential_adder_5.v(134) " "Inferred latch for \"v_threshold\[19\]\" at potential_adder_5.v(134)" {  } { { "../rtl/potential_adder_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_5.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756602 "|accelerator_toplevel|potential_adder_5:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[20\] potential_adder_5.v(134) " "Inferred latch for \"v_threshold\[20\]\" at potential_adder_5.v(134)" {  } { { "../rtl/potential_adder_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_5.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756602 "|accelerator_toplevel|potential_adder_5:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[21\] potential_adder_5.v(134) " "Inferred latch for \"v_threshold\[21\]\" at potential_adder_5.v(134)" {  } { { "../rtl/potential_adder_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_5.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756602 "|accelerator_toplevel|potential_adder_5:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[22\] potential_adder_5.v(134) " "Inferred latch for \"v_threshold\[22\]\" at potential_adder_5.v(134)" {  } { { "../rtl/potential_adder_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_5.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756602 "|accelerator_toplevel|potential_adder_5:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[23\] potential_adder_5.v(134) " "Inferred latch for \"v_threshold\[23\]\" at potential_adder_5.v(134)" {  } { { "../rtl/potential_adder_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_5.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756602 "|accelerator_toplevel|potential_adder_5:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[24\] potential_adder_5.v(134) " "Inferred latch for \"v_threshold\[24\]\" at potential_adder_5.v(134)" {  } { { "../rtl/potential_adder_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_5.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756602 "|accelerator_toplevel|potential_adder_5:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[25\] potential_adder_5.v(134) " "Inferred latch for \"v_threshold\[25\]\" at potential_adder_5.v(134)" {  } { { "../rtl/potential_adder_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_5.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756603 "|accelerator_toplevel|potential_adder_5:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[26\] potential_adder_5.v(134) " "Inferred latch for \"v_threshold\[26\]\" at potential_adder_5.v(134)" {  } { { "../rtl/potential_adder_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_5.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756603 "|accelerator_toplevel|potential_adder_5:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[27\] potential_adder_5.v(134) " "Inferred latch for \"v_threshold\[27\]\" at potential_adder_5.v(134)" {  } { { "../rtl/potential_adder_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_5.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756603 "|accelerator_toplevel|potential_adder_5:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[28\] potential_adder_5.v(134) " "Inferred latch for \"v_threshold\[28\]\" at potential_adder_5.v(134)" {  } { { "../rtl/potential_adder_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_5.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756603 "|accelerator_toplevel|potential_adder_5:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[29\] potential_adder_5.v(134) " "Inferred latch for \"v_threshold\[29\]\" at potential_adder_5.v(134)" {  } { { "../rtl/potential_adder_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_5.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756603 "|accelerator_toplevel|potential_adder_5:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[30\] potential_adder_5.v(134) " "Inferred latch for \"v_threshold\[30\]\" at potential_adder_5.v(134)" {  } { { "../rtl/potential_adder_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_5.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756603 "|accelerator_toplevel|potential_adder_5:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[31\] potential_adder_5.v(134) " "Inferred latch for \"v_threshold\[31\]\" at potential_adder_5.v(134)" {  } { { "../rtl/potential_adder_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_5.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756603 "|accelerator_toplevel|potential_adder_5:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[0\] potential_adder_5.v(134) " "Inferred latch for \"u\[0\]\" at potential_adder_5.v(134)" {  } { { "../rtl/potential_adder_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_5.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756603 "|accelerator_toplevel|potential_adder_5:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[1\] potential_adder_5.v(134) " "Inferred latch for \"u\[1\]\" at potential_adder_5.v(134)" {  } { { "../rtl/potential_adder_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_5.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756603 "|accelerator_toplevel|potential_adder_5:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[2\] potential_adder_5.v(134) " "Inferred latch for \"u\[2\]\" at potential_adder_5.v(134)" {  } { { "../rtl/potential_adder_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_5.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756604 "|accelerator_toplevel|potential_adder_5:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[3\] potential_adder_5.v(134) " "Inferred latch for \"u\[3\]\" at potential_adder_5.v(134)" {  } { { "../rtl/potential_adder_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_5.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756604 "|accelerator_toplevel|potential_adder_5:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[4\] potential_adder_5.v(134) " "Inferred latch for \"u\[4\]\" at potential_adder_5.v(134)" {  } { { "../rtl/potential_adder_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_5.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756604 "|accelerator_toplevel|potential_adder_5:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[5\] potential_adder_5.v(134) " "Inferred latch for \"u\[5\]\" at potential_adder_5.v(134)" {  } { { "../rtl/potential_adder_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_5.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756604 "|accelerator_toplevel|potential_adder_5:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[6\] potential_adder_5.v(134) " "Inferred latch for \"u\[6\]\" at potential_adder_5.v(134)" {  } { { "../rtl/potential_adder_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_5.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756604 "|accelerator_toplevel|potential_adder_5:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[7\] potential_adder_5.v(134) " "Inferred latch for \"u\[7\]\" at potential_adder_5.v(134)" {  } { { "../rtl/potential_adder_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_5.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756604 "|accelerator_toplevel|potential_adder_5:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[8\] potential_adder_5.v(134) " "Inferred latch for \"u\[8\]\" at potential_adder_5.v(134)" {  } { { "../rtl/potential_adder_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_5.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756604 "|accelerator_toplevel|potential_adder_5:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[9\] potential_adder_5.v(134) " "Inferred latch for \"u\[9\]\" at potential_adder_5.v(134)" {  } { { "../rtl/potential_adder_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_5.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756604 "|accelerator_toplevel|potential_adder_5:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[10\] potential_adder_5.v(134) " "Inferred latch for \"u\[10\]\" at potential_adder_5.v(134)" {  } { { "../rtl/potential_adder_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_5.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756605 "|accelerator_toplevel|potential_adder_5:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[11\] potential_adder_5.v(134) " "Inferred latch for \"u\[11\]\" at potential_adder_5.v(134)" {  } { { "../rtl/potential_adder_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_5.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756605 "|accelerator_toplevel|potential_adder_5:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[12\] potential_adder_5.v(134) " "Inferred latch for \"u\[12\]\" at potential_adder_5.v(134)" {  } { { "../rtl/potential_adder_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_5.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756605 "|accelerator_toplevel|potential_adder_5:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[13\] potential_adder_5.v(134) " "Inferred latch for \"u\[13\]\" at potential_adder_5.v(134)" {  } { { "../rtl/potential_adder_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_5.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756605 "|accelerator_toplevel|potential_adder_5:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[14\] potential_adder_5.v(134) " "Inferred latch for \"u\[14\]\" at potential_adder_5.v(134)" {  } { { "../rtl/potential_adder_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_5.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756605 "|accelerator_toplevel|potential_adder_5:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[15\] potential_adder_5.v(134) " "Inferred latch for \"u\[15\]\" at potential_adder_5.v(134)" {  } { { "../rtl/potential_adder_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_5.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756605 "|accelerator_toplevel|potential_adder_5:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[16\] potential_adder_5.v(134) " "Inferred latch for \"u\[16\]\" at potential_adder_5.v(134)" {  } { { "../rtl/potential_adder_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_5.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756605 "|accelerator_toplevel|potential_adder_5:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[17\] potential_adder_5.v(134) " "Inferred latch for \"u\[17\]\" at potential_adder_5.v(134)" {  } { { "../rtl/potential_adder_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_5.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756605 "|accelerator_toplevel|potential_adder_5:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[18\] potential_adder_5.v(134) " "Inferred latch for \"u\[18\]\" at potential_adder_5.v(134)" {  } { { "../rtl/potential_adder_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_5.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756606 "|accelerator_toplevel|potential_adder_5:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[19\] potential_adder_5.v(134) " "Inferred latch for \"u\[19\]\" at potential_adder_5.v(134)" {  } { { "../rtl/potential_adder_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_5.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756606 "|accelerator_toplevel|potential_adder_5:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[20\] potential_adder_5.v(134) " "Inferred latch for \"u\[20\]\" at potential_adder_5.v(134)" {  } { { "../rtl/potential_adder_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_5.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756606 "|accelerator_toplevel|potential_adder_5:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[21\] potential_adder_5.v(134) " "Inferred latch for \"u\[21\]\" at potential_adder_5.v(134)" {  } { { "../rtl/potential_adder_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_5.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756606 "|accelerator_toplevel|potential_adder_5:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[22\] potential_adder_5.v(134) " "Inferred latch for \"u\[22\]\" at potential_adder_5.v(134)" {  } { { "../rtl/potential_adder_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_5.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756606 "|accelerator_toplevel|potential_adder_5:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[23\] potential_adder_5.v(134) " "Inferred latch for \"u\[23\]\" at potential_adder_5.v(134)" {  } { { "../rtl/potential_adder_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_5.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756606 "|accelerator_toplevel|potential_adder_5:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[24\] potential_adder_5.v(134) " "Inferred latch for \"u\[24\]\" at potential_adder_5.v(134)" {  } { { "../rtl/potential_adder_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_5.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756606 "|accelerator_toplevel|potential_adder_5:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[25\] potential_adder_5.v(134) " "Inferred latch for \"u\[25\]\" at potential_adder_5.v(134)" {  } { { "../rtl/potential_adder_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_5.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756606 "|accelerator_toplevel|potential_adder_5:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[26\] potential_adder_5.v(134) " "Inferred latch for \"u\[26\]\" at potential_adder_5.v(134)" {  } { { "../rtl/potential_adder_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_5.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756607 "|accelerator_toplevel|potential_adder_5:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[27\] potential_adder_5.v(134) " "Inferred latch for \"u\[27\]\" at potential_adder_5.v(134)" {  } { { "../rtl/potential_adder_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_5.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756607 "|accelerator_toplevel|potential_adder_5:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[28\] potential_adder_5.v(134) " "Inferred latch for \"u\[28\]\" at potential_adder_5.v(134)" {  } { { "../rtl/potential_adder_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_5.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756607 "|accelerator_toplevel|potential_adder_5:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[29\] potential_adder_5.v(134) " "Inferred latch for \"u\[29\]\" at potential_adder_5.v(134)" {  } { { "../rtl/potential_adder_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_5.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756607 "|accelerator_toplevel|potential_adder_5:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[30\] potential_adder_5.v(134) " "Inferred latch for \"u\[30\]\" at potential_adder_5.v(134)" {  } { { "../rtl/potential_adder_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_5.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756607 "|accelerator_toplevel|potential_adder_5:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[31\] potential_adder_5.v(134) " "Inferred latch for \"u\[31\]\" at potential_adder_5.v(134)" {  } { { "../rtl/potential_adder_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_5.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756608 "|accelerator_toplevel|potential_adder_5:inst22"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "potential_decay_5 potential_decay_5:inst17 " "Elaborating entity \"potential_decay_5\" for hierarchy \"potential_decay_5:inst17\"" {  } { { "accelerator_toplevel.bdf" "inst17" { Schematic "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/synth/accelerator_toplevel.bdf" { { 2240 -184 144 2480 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1736498756670 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "neuron_address potential_decay_5.v(43) " "Verilog HDL or VHDL warning at potential_decay_5.v(43): object \"neuron_address\" assigned a value but never read" {  } { { "../rtl/potential_decay_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_5.v" 43 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1736498756670 "|accelerator_toplevel|potential_decay_5:inst17"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "output_potential_decay5_izhi potential_decay_5.v(45) " "Verilog HDL warning at potential_decay_5.v(45): object output_potential_decay5_izhi used but never assigned" {  } { { "../rtl/potential_decay_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_5.v" 45 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1736498756670 "|accelerator_toplevel|potential_decay_5:inst17"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "set potential_decay_5.v(76) " "Verilog HDL Always Construct warning at potential_decay_5.v(76): variable \"set\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/potential_decay_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_5.v" 76 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1736498756671 "|accelerator_toplevel|potential_decay_5:inst17"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "decay_rate potential_decay_5.v(74) " "Verilog HDL Always Construct warning at potential_decay_5.v(74): inferring latch(es) for variable \"decay_rate\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_decay_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_5.v" 74 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498756672 "|accelerator_toplevel|potential_decay_5:inst17"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "model potential_decay_5.v(74) " "Verilog HDL Always Construct warning at potential_decay_5.v(74): inferring latch(es) for variable \"model\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_decay_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_5.v" 74 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498756672 "|accelerator_toplevel|potential_decay_5:inst17"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "membrane_potential potential_decay_5.v(135) " "Verilog HDL Always Construct warning at potential_decay_5.v(135): variable \"membrane_potential\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/potential_decay_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_5.v" 135 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1736498756672 "|accelerator_toplevel|potential_decay_5:inst17"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "membrane_potential potential_decay_5.v(136) " "Verilog HDL Always Construct warning at potential_decay_5.v(136): variable \"membrane_potential\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/potential_decay_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_5.v" 136 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1736498756673 "|accelerator_toplevel|potential_decay_5:inst17"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "membrane_potential potential_decay_5.v(137) " "Verilog HDL Always Construct warning at potential_decay_5.v(137): variable \"membrane_potential\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/potential_decay_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_5.v" 137 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1736498756673 "|accelerator_toplevel|potential_decay_5:inst17"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "decay_rate potential_decay_5.v(139) " "Verilog HDL Always Construct warning at potential_decay_5.v(139): variable \"decay_rate\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/potential_decay_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_5.v" 139 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1736498756673 "|accelerator_toplevel|potential_decay_5:inst17"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 potential_decay_5.v(143) " "Verilog HDL assignment warning at potential_decay_5.v(143): truncated value with size 33 to match size of target (32)" {  } { { "../rtl/potential_decay_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_5.v" 143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1736498756673 "|accelerator_toplevel|potential_decay_5:inst17"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 potential_decay_5.v(158) " "Verilog HDL assignment warning at potential_decay_5.v(158): truncated value with size 33 to match size of target (32)" {  } { { "../rtl/potential_decay_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_5.v" 158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1736498756673 "|accelerator_toplevel|potential_decay_5:inst17"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 potential_decay_5.v(163) " "Verilog HDL assignment warning at potential_decay_5.v(163): truncated value with size 33 to match size of target (32)" {  } { { "../rtl/potential_decay_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_5.v" 163 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1736498756673 "|accelerator_toplevel|potential_decay_5:inst17"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 potential_decay_5.v(168) " "Verilog HDL assignment warning at potential_decay_5.v(168): truncated value with size 33 to match size of target (32)" {  } { { "../rtl/potential_decay_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_5.v" 168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1736498756673 "|accelerator_toplevel|potential_decay_5:inst17"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 potential_decay_5.v(174) " "Verilog HDL assignment warning at potential_decay_5.v(174): truncated value with size 33 to match size of target (32)" {  } { { "../rtl/potential_decay_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_5.v" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1736498756674 "|accelerator_toplevel|potential_decay_5:inst17"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 potential_decay_5.v(175) " "Verilog HDL assignment warning at potential_decay_5.v(175): truncated value with size 33 to match size of target (32)" {  } { { "../rtl/potential_decay_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_5.v" 175 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1736498756674 "|accelerator_toplevel|potential_decay_5:inst17"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "result_divide_by_2_plus_4 potential_decay_5.v(176) " "Verilog HDL Always Construct warning at potential_decay_5.v(176): variable \"result_divide_by_2_plus_4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/potential_decay_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_5.v" 176 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1736498756674 "|accelerator_toplevel|potential_decay_5:inst17"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 potential_decay_5.v(181) " "Verilog HDL assignment warning at potential_decay_5.v(181): truncated value with size 33 to match size of target (32)" {  } { { "../rtl/potential_decay_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_5.v" 181 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1736498756674 "|accelerator_toplevel|potential_decay_5:inst17"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sign potential_decay_5.v(110) " "Verilog HDL Always Construct warning at potential_decay_5.v(110): inferring latch(es) for variable \"sign\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_decay_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_5.v" 110 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498756675 "|accelerator_toplevel|potential_decay_5:inst17"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "exponent potential_decay_5.v(110) " "Verilog HDL Always Construct warning at potential_decay_5.v(110): inferring latch(es) for variable \"exponent\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_decay_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_5.v" 110 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498756675 "|accelerator_toplevel|potential_decay_5:inst17"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mantissa potential_decay_5.v(110) " "Verilog HDL Always Construct warning at potential_decay_5.v(110): inferring latch(es) for variable \"mantissa\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_decay_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_5.v" 110 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498756675 "|accelerator_toplevel|potential_decay_5:inst17"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "adjusted_exponent potential_decay_5.v(110) " "Verilog HDL Always Construct warning at potential_decay_5.v(110): inferring latch(es) for variable \"adjusted_exponent\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_decay_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_5.v" 110 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498756675 "|accelerator_toplevel|potential_decay_5:inst17"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "output_potential_decay5_LIF potential_decay_5.v(110) " "Verilog HDL Always Construct warning at potential_decay_5.v(110): inferring latch(es) for variable \"output_potential_decay5_LIF\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_decay_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_5.v" 110 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498756675 "|accelerator_toplevel|potential_decay_5:inst17"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "exponent_divided_by_2 potential_decay_5.v(110) " "Verilog HDL Always Construct warning at potential_decay_5.v(110): inferring latch(es) for variable \"exponent_divided_by_2\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_decay_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_5.v" 110 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498756675 "|accelerator_toplevel|potential_decay_5:inst17"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "exponent_divided_by_4 potential_decay_5.v(110) " "Verilog HDL Always Construct warning at potential_decay_5.v(110): inferring latch(es) for variable \"exponent_divided_by_4\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_decay_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_5.v" 110 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498756676 "|accelerator_toplevel|potential_decay_5:inst17"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "number_divided_by_2 potential_decay_5.v(110) " "Verilog HDL Always Construct warning at potential_decay_5.v(110): inferring latch(es) for variable \"number_divided_by_2\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_decay_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_5.v" 110 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498756676 "|accelerator_toplevel|potential_decay_5:inst17"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "number_divided_by_4 potential_decay_5.v(110) " "Verilog HDL Always Construct warning at potential_decay_5.v(110): inferring latch(es) for variable \"number_divided_by_4\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_decay_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_5.v" 110 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498756676 "|accelerator_toplevel|potential_decay_5:inst17"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "model potential_decay_5.v(191) " "Verilog HDL Always Construct warning at potential_decay_5.v(191): variable \"model\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/potential_decay_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_5.v" 191 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1736498756676 "|accelerator_toplevel|potential_decay_5:inst17"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "output_potential_decay5_izhi 0 potential_decay_5.v(45) " "Net \"output_potential_decay5_izhi\" at potential_decay_5.v(45) has no driver or initial value, using a default initial value '0'" {  } { { "../rtl/potential_decay_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_5.v" 45 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1736498756679 "|accelerator_toplevel|potential_decay_5:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[0\] potential_decay_5.v(123) " "Inferred latch for \"number_divided_by_4\[0\]\" at potential_decay_5.v(123)" {  } { { "../rtl/potential_decay_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_5.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756681 "|accelerator_toplevel|potential_decay_5:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[1\] potential_decay_5.v(123) " "Inferred latch for \"number_divided_by_4\[1\]\" at potential_decay_5.v(123)" {  } { { "../rtl/potential_decay_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_5.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756681 "|accelerator_toplevel|potential_decay_5:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[2\] potential_decay_5.v(123) " "Inferred latch for \"number_divided_by_4\[2\]\" at potential_decay_5.v(123)" {  } { { "../rtl/potential_decay_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_5.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756681 "|accelerator_toplevel|potential_decay_5:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[3\] potential_decay_5.v(123) " "Inferred latch for \"number_divided_by_4\[3\]\" at potential_decay_5.v(123)" {  } { { "../rtl/potential_decay_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_5.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756681 "|accelerator_toplevel|potential_decay_5:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[4\] potential_decay_5.v(123) " "Inferred latch for \"number_divided_by_4\[4\]\" at potential_decay_5.v(123)" {  } { { "../rtl/potential_decay_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_5.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756681 "|accelerator_toplevel|potential_decay_5:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[5\] potential_decay_5.v(123) " "Inferred latch for \"number_divided_by_4\[5\]\" at potential_decay_5.v(123)" {  } { { "../rtl/potential_decay_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_5.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756681 "|accelerator_toplevel|potential_decay_5:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[6\] potential_decay_5.v(123) " "Inferred latch for \"number_divided_by_4\[6\]\" at potential_decay_5.v(123)" {  } { { "../rtl/potential_decay_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_5.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756681 "|accelerator_toplevel|potential_decay_5:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[7\] potential_decay_5.v(123) " "Inferred latch for \"number_divided_by_4\[7\]\" at potential_decay_5.v(123)" {  } { { "../rtl/potential_decay_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_5.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756681 "|accelerator_toplevel|potential_decay_5:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[8\] potential_decay_5.v(123) " "Inferred latch for \"number_divided_by_4\[8\]\" at potential_decay_5.v(123)" {  } { { "../rtl/potential_decay_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_5.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756681 "|accelerator_toplevel|potential_decay_5:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[9\] potential_decay_5.v(123) " "Inferred latch for \"number_divided_by_4\[9\]\" at potential_decay_5.v(123)" {  } { { "../rtl/potential_decay_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_5.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756681 "|accelerator_toplevel|potential_decay_5:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[10\] potential_decay_5.v(123) " "Inferred latch for \"number_divided_by_4\[10\]\" at potential_decay_5.v(123)" {  } { { "../rtl/potential_decay_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_5.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756682 "|accelerator_toplevel|potential_decay_5:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[11\] potential_decay_5.v(123) " "Inferred latch for \"number_divided_by_4\[11\]\" at potential_decay_5.v(123)" {  } { { "../rtl/potential_decay_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_5.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756682 "|accelerator_toplevel|potential_decay_5:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[12\] potential_decay_5.v(123) " "Inferred latch for \"number_divided_by_4\[12\]\" at potential_decay_5.v(123)" {  } { { "../rtl/potential_decay_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_5.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756682 "|accelerator_toplevel|potential_decay_5:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[13\] potential_decay_5.v(123) " "Inferred latch for \"number_divided_by_4\[13\]\" at potential_decay_5.v(123)" {  } { { "../rtl/potential_decay_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_5.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756682 "|accelerator_toplevel|potential_decay_5:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[14\] potential_decay_5.v(123) " "Inferred latch for \"number_divided_by_4\[14\]\" at potential_decay_5.v(123)" {  } { { "../rtl/potential_decay_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_5.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756682 "|accelerator_toplevel|potential_decay_5:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[15\] potential_decay_5.v(123) " "Inferred latch for \"number_divided_by_4\[15\]\" at potential_decay_5.v(123)" {  } { { "../rtl/potential_decay_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_5.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756682 "|accelerator_toplevel|potential_decay_5:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[16\] potential_decay_5.v(123) " "Inferred latch for \"number_divided_by_4\[16\]\" at potential_decay_5.v(123)" {  } { { "../rtl/potential_decay_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_5.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756682 "|accelerator_toplevel|potential_decay_5:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[17\] potential_decay_5.v(123) " "Inferred latch for \"number_divided_by_4\[17\]\" at potential_decay_5.v(123)" {  } { { "../rtl/potential_decay_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_5.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756682 "|accelerator_toplevel|potential_decay_5:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[18\] potential_decay_5.v(123) " "Inferred latch for \"number_divided_by_4\[18\]\" at potential_decay_5.v(123)" {  } { { "../rtl/potential_decay_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_5.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756682 "|accelerator_toplevel|potential_decay_5:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[19\] potential_decay_5.v(123) " "Inferred latch for \"number_divided_by_4\[19\]\" at potential_decay_5.v(123)" {  } { { "../rtl/potential_decay_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_5.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756682 "|accelerator_toplevel|potential_decay_5:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[20\] potential_decay_5.v(123) " "Inferred latch for \"number_divided_by_4\[20\]\" at potential_decay_5.v(123)" {  } { { "../rtl/potential_decay_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_5.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756683 "|accelerator_toplevel|potential_decay_5:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[21\] potential_decay_5.v(123) " "Inferred latch for \"number_divided_by_4\[21\]\" at potential_decay_5.v(123)" {  } { { "../rtl/potential_decay_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_5.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756683 "|accelerator_toplevel|potential_decay_5:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[22\] potential_decay_5.v(123) " "Inferred latch for \"number_divided_by_4\[22\]\" at potential_decay_5.v(123)" {  } { { "../rtl/potential_decay_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_5.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756683 "|accelerator_toplevel|potential_decay_5:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[23\] potential_decay_5.v(123) " "Inferred latch for \"number_divided_by_4\[23\]\" at potential_decay_5.v(123)" {  } { { "../rtl/potential_decay_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_5.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756683 "|accelerator_toplevel|potential_decay_5:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[24\] potential_decay_5.v(123) " "Inferred latch for \"number_divided_by_4\[24\]\" at potential_decay_5.v(123)" {  } { { "../rtl/potential_decay_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_5.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756683 "|accelerator_toplevel|potential_decay_5:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[25\] potential_decay_5.v(123) " "Inferred latch for \"number_divided_by_4\[25\]\" at potential_decay_5.v(123)" {  } { { "../rtl/potential_decay_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_5.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756683 "|accelerator_toplevel|potential_decay_5:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[26\] potential_decay_5.v(123) " "Inferred latch for \"number_divided_by_4\[26\]\" at potential_decay_5.v(123)" {  } { { "../rtl/potential_decay_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_5.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756683 "|accelerator_toplevel|potential_decay_5:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[27\] potential_decay_5.v(123) " "Inferred latch for \"number_divided_by_4\[27\]\" at potential_decay_5.v(123)" {  } { { "../rtl/potential_decay_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_5.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756683 "|accelerator_toplevel|potential_decay_5:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[28\] potential_decay_5.v(123) " "Inferred latch for \"number_divided_by_4\[28\]\" at potential_decay_5.v(123)" {  } { { "../rtl/potential_decay_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_5.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756683 "|accelerator_toplevel|potential_decay_5:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[29\] potential_decay_5.v(123) " "Inferred latch for \"number_divided_by_4\[29\]\" at potential_decay_5.v(123)" {  } { { "../rtl/potential_decay_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_5.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756683 "|accelerator_toplevel|potential_decay_5:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[30\] potential_decay_5.v(123) " "Inferred latch for \"number_divided_by_4\[30\]\" at potential_decay_5.v(123)" {  } { { "../rtl/potential_decay_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_5.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756683 "|accelerator_toplevel|potential_decay_5:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[31\] potential_decay_5.v(123) " "Inferred latch for \"number_divided_by_4\[31\]\" at potential_decay_5.v(123)" {  } { { "../rtl/potential_decay_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_5.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756684 "|accelerator_toplevel|potential_decay_5:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[0\] potential_decay_5.v(123) " "Inferred latch for \"number_divided_by_2\[0\]\" at potential_decay_5.v(123)" {  } { { "../rtl/potential_decay_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_5.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756684 "|accelerator_toplevel|potential_decay_5:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[1\] potential_decay_5.v(123) " "Inferred latch for \"number_divided_by_2\[1\]\" at potential_decay_5.v(123)" {  } { { "../rtl/potential_decay_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_5.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756684 "|accelerator_toplevel|potential_decay_5:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[2\] potential_decay_5.v(123) " "Inferred latch for \"number_divided_by_2\[2\]\" at potential_decay_5.v(123)" {  } { { "../rtl/potential_decay_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_5.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756684 "|accelerator_toplevel|potential_decay_5:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[3\] potential_decay_5.v(123) " "Inferred latch for \"number_divided_by_2\[3\]\" at potential_decay_5.v(123)" {  } { { "../rtl/potential_decay_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_5.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756684 "|accelerator_toplevel|potential_decay_5:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[4\] potential_decay_5.v(123) " "Inferred latch for \"number_divided_by_2\[4\]\" at potential_decay_5.v(123)" {  } { { "../rtl/potential_decay_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_5.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756684 "|accelerator_toplevel|potential_decay_5:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[5\] potential_decay_5.v(123) " "Inferred latch for \"number_divided_by_2\[5\]\" at potential_decay_5.v(123)" {  } { { "../rtl/potential_decay_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_5.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756684 "|accelerator_toplevel|potential_decay_5:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[6\] potential_decay_5.v(123) " "Inferred latch for \"number_divided_by_2\[6\]\" at potential_decay_5.v(123)" {  } { { "../rtl/potential_decay_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_5.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756684 "|accelerator_toplevel|potential_decay_5:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[7\] potential_decay_5.v(123) " "Inferred latch for \"number_divided_by_2\[7\]\" at potential_decay_5.v(123)" {  } { { "../rtl/potential_decay_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_5.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756684 "|accelerator_toplevel|potential_decay_5:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[8\] potential_decay_5.v(123) " "Inferred latch for \"number_divided_by_2\[8\]\" at potential_decay_5.v(123)" {  } { { "../rtl/potential_decay_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_5.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756684 "|accelerator_toplevel|potential_decay_5:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[9\] potential_decay_5.v(123) " "Inferred latch for \"number_divided_by_2\[9\]\" at potential_decay_5.v(123)" {  } { { "../rtl/potential_decay_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_5.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756684 "|accelerator_toplevel|potential_decay_5:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[10\] potential_decay_5.v(123) " "Inferred latch for \"number_divided_by_2\[10\]\" at potential_decay_5.v(123)" {  } { { "../rtl/potential_decay_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_5.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756685 "|accelerator_toplevel|potential_decay_5:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[11\] potential_decay_5.v(123) " "Inferred latch for \"number_divided_by_2\[11\]\" at potential_decay_5.v(123)" {  } { { "../rtl/potential_decay_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_5.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756685 "|accelerator_toplevel|potential_decay_5:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[12\] potential_decay_5.v(123) " "Inferred latch for \"number_divided_by_2\[12\]\" at potential_decay_5.v(123)" {  } { { "../rtl/potential_decay_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_5.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756685 "|accelerator_toplevel|potential_decay_5:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[13\] potential_decay_5.v(123) " "Inferred latch for \"number_divided_by_2\[13\]\" at potential_decay_5.v(123)" {  } { { "../rtl/potential_decay_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_5.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756685 "|accelerator_toplevel|potential_decay_5:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[14\] potential_decay_5.v(123) " "Inferred latch for \"number_divided_by_2\[14\]\" at potential_decay_5.v(123)" {  } { { "../rtl/potential_decay_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_5.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756685 "|accelerator_toplevel|potential_decay_5:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[15\] potential_decay_5.v(123) " "Inferred latch for \"number_divided_by_2\[15\]\" at potential_decay_5.v(123)" {  } { { "../rtl/potential_decay_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_5.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756685 "|accelerator_toplevel|potential_decay_5:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[16\] potential_decay_5.v(123) " "Inferred latch for \"number_divided_by_2\[16\]\" at potential_decay_5.v(123)" {  } { { "../rtl/potential_decay_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_5.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756685 "|accelerator_toplevel|potential_decay_5:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[17\] potential_decay_5.v(123) " "Inferred latch for \"number_divided_by_2\[17\]\" at potential_decay_5.v(123)" {  } { { "../rtl/potential_decay_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_5.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756685 "|accelerator_toplevel|potential_decay_5:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[18\] potential_decay_5.v(123) " "Inferred latch for \"number_divided_by_2\[18\]\" at potential_decay_5.v(123)" {  } { { "../rtl/potential_decay_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_5.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756685 "|accelerator_toplevel|potential_decay_5:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[19\] potential_decay_5.v(123) " "Inferred latch for \"number_divided_by_2\[19\]\" at potential_decay_5.v(123)" {  } { { "../rtl/potential_decay_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_5.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756685 "|accelerator_toplevel|potential_decay_5:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[20\] potential_decay_5.v(123) " "Inferred latch for \"number_divided_by_2\[20\]\" at potential_decay_5.v(123)" {  } { { "../rtl/potential_decay_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_5.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756686 "|accelerator_toplevel|potential_decay_5:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[21\] potential_decay_5.v(123) " "Inferred latch for \"number_divided_by_2\[21\]\" at potential_decay_5.v(123)" {  } { { "../rtl/potential_decay_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_5.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756686 "|accelerator_toplevel|potential_decay_5:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[22\] potential_decay_5.v(123) " "Inferred latch for \"number_divided_by_2\[22\]\" at potential_decay_5.v(123)" {  } { { "../rtl/potential_decay_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_5.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756686 "|accelerator_toplevel|potential_decay_5:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[23\] potential_decay_5.v(123) " "Inferred latch for \"number_divided_by_2\[23\]\" at potential_decay_5.v(123)" {  } { { "../rtl/potential_decay_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_5.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756686 "|accelerator_toplevel|potential_decay_5:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[24\] potential_decay_5.v(123) " "Inferred latch for \"number_divided_by_2\[24\]\" at potential_decay_5.v(123)" {  } { { "../rtl/potential_decay_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_5.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756686 "|accelerator_toplevel|potential_decay_5:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[25\] potential_decay_5.v(123) " "Inferred latch for \"number_divided_by_2\[25\]\" at potential_decay_5.v(123)" {  } { { "../rtl/potential_decay_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_5.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756686 "|accelerator_toplevel|potential_decay_5:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[26\] potential_decay_5.v(123) " "Inferred latch for \"number_divided_by_2\[26\]\" at potential_decay_5.v(123)" {  } { { "../rtl/potential_decay_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_5.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756686 "|accelerator_toplevel|potential_decay_5:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[27\] potential_decay_5.v(123) " "Inferred latch for \"number_divided_by_2\[27\]\" at potential_decay_5.v(123)" {  } { { "../rtl/potential_decay_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_5.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756686 "|accelerator_toplevel|potential_decay_5:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[28\] potential_decay_5.v(123) " "Inferred latch for \"number_divided_by_2\[28\]\" at potential_decay_5.v(123)" {  } { { "../rtl/potential_decay_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_5.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756686 "|accelerator_toplevel|potential_decay_5:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[29\] potential_decay_5.v(123) " "Inferred latch for \"number_divided_by_2\[29\]\" at potential_decay_5.v(123)" {  } { { "../rtl/potential_decay_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_5.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756686 "|accelerator_toplevel|potential_decay_5:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[30\] potential_decay_5.v(123) " "Inferred latch for \"number_divided_by_2\[30\]\" at potential_decay_5.v(123)" {  } { { "../rtl/potential_decay_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_5.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756686 "|accelerator_toplevel|potential_decay_5:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[31\] potential_decay_5.v(123) " "Inferred latch for \"number_divided_by_2\[31\]\" at potential_decay_5.v(123)" {  } { { "../rtl/potential_decay_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_5.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756687 "|accelerator_toplevel|potential_decay_5:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay5_LIF\[0\] potential_decay_5.v(123) " "Inferred latch for \"output_potential_decay5_LIF\[0\]\" at potential_decay_5.v(123)" {  } { { "../rtl/potential_decay_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_5.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756687 "|accelerator_toplevel|potential_decay_5:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay5_LIF\[1\] potential_decay_5.v(123) " "Inferred latch for \"output_potential_decay5_LIF\[1\]\" at potential_decay_5.v(123)" {  } { { "../rtl/potential_decay_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_5.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756687 "|accelerator_toplevel|potential_decay_5:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay5_LIF\[2\] potential_decay_5.v(123) " "Inferred latch for \"output_potential_decay5_LIF\[2\]\" at potential_decay_5.v(123)" {  } { { "../rtl/potential_decay_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_5.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756687 "|accelerator_toplevel|potential_decay_5:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay5_LIF\[3\] potential_decay_5.v(123) " "Inferred latch for \"output_potential_decay5_LIF\[3\]\" at potential_decay_5.v(123)" {  } { { "../rtl/potential_decay_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_5.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756687 "|accelerator_toplevel|potential_decay_5:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay5_LIF\[4\] potential_decay_5.v(123) " "Inferred latch for \"output_potential_decay5_LIF\[4\]\" at potential_decay_5.v(123)" {  } { { "../rtl/potential_decay_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_5.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756687 "|accelerator_toplevel|potential_decay_5:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay5_LIF\[5\] potential_decay_5.v(123) " "Inferred latch for \"output_potential_decay5_LIF\[5\]\" at potential_decay_5.v(123)" {  } { { "../rtl/potential_decay_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_5.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756687 "|accelerator_toplevel|potential_decay_5:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay5_LIF\[6\] potential_decay_5.v(123) " "Inferred latch for \"output_potential_decay5_LIF\[6\]\" at potential_decay_5.v(123)" {  } { { "../rtl/potential_decay_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_5.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756687 "|accelerator_toplevel|potential_decay_5:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay5_LIF\[7\] potential_decay_5.v(123) " "Inferred latch for \"output_potential_decay5_LIF\[7\]\" at potential_decay_5.v(123)" {  } { { "../rtl/potential_decay_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_5.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756687 "|accelerator_toplevel|potential_decay_5:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay5_LIF\[8\] potential_decay_5.v(123) " "Inferred latch for \"output_potential_decay5_LIF\[8\]\" at potential_decay_5.v(123)" {  } { { "../rtl/potential_decay_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_5.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756687 "|accelerator_toplevel|potential_decay_5:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay5_LIF\[9\] potential_decay_5.v(123) " "Inferred latch for \"output_potential_decay5_LIF\[9\]\" at potential_decay_5.v(123)" {  } { { "../rtl/potential_decay_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_5.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756688 "|accelerator_toplevel|potential_decay_5:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay5_LIF\[10\] potential_decay_5.v(123) " "Inferred latch for \"output_potential_decay5_LIF\[10\]\" at potential_decay_5.v(123)" {  } { { "../rtl/potential_decay_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_5.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756688 "|accelerator_toplevel|potential_decay_5:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay5_LIF\[11\] potential_decay_5.v(123) " "Inferred latch for \"output_potential_decay5_LIF\[11\]\" at potential_decay_5.v(123)" {  } { { "../rtl/potential_decay_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_5.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756688 "|accelerator_toplevel|potential_decay_5:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay5_LIF\[12\] potential_decay_5.v(123) " "Inferred latch for \"output_potential_decay5_LIF\[12\]\" at potential_decay_5.v(123)" {  } { { "../rtl/potential_decay_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_5.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756688 "|accelerator_toplevel|potential_decay_5:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay5_LIF\[13\] potential_decay_5.v(123) " "Inferred latch for \"output_potential_decay5_LIF\[13\]\" at potential_decay_5.v(123)" {  } { { "../rtl/potential_decay_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_5.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756688 "|accelerator_toplevel|potential_decay_5:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay5_LIF\[14\] potential_decay_5.v(123) " "Inferred latch for \"output_potential_decay5_LIF\[14\]\" at potential_decay_5.v(123)" {  } { { "../rtl/potential_decay_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_5.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756688 "|accelerator_toplevel|potential_decay_5:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay5_LIF\[15\] potential_decay_5.v(123) " "Inferred latch for \"output_potential_decay5_LIF\[15\]\" at potential_decay_5.v(123)" {  } { { "../rtl/potential_decay_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_5.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756688 "|accelerator_toplevel|potential_decay_5:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay5_LIF\[16\] potential_decay_5.v(123) " "Inferred latch for \"output_potential_decay5_LIF\[16\]\" at potential_decay_5.v(123)" {  } { { "../rtl/potential_decay_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_5.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756688 "|accelerator_toplevel|potential_decay_5:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay5_LIF\[17\] potential_decay_5.v(123) " "Inferred latch for \"output_potential_decay5_LIF\[17\]\" at potential_decay_5.v(123)" {  } { { "../rtl/potential_decay_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_5.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756688 "|accelerator_toplevel|potential_decay_5:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay5_LIF\[18\] potential_decay_5.v(123) " "Inferred latch for \"output_potential_decay5_LIF\[18\]\" at potential_decay_5.v(123)" {  } { { "../rtl/potential_decay_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_5.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756688 "|accelerator_toplevel|potential_decay_5:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay5_LIF\[19\] potential_decay_5.v(123) " "Inferred latch for \"output_potential_decay5_LIF\[19\]\" at potential_decay_5.v(123)" {  } { { "../rtl/potential_decay_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_5.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756688 "|accelerator_toplevel|potential_decay_5:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay5_LIF\[20\] potential_decay_5.v(123) " "Inferred latch for \"output_potential_decay5_LIF\[20\]\" at potential_decay_5.v(123)" {  } { { "../rtl/potential_decay_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_5.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756688 "|accelerator_toplevel|potential_decay_5:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay5_LIF\[21\] potential_decay_5.v(123) " "Inferred latch for \"output_potential_decay5_LIF\[21\]\" at potential_decay_5.v(123)" {  } { { "../rtl/potential_decay_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_5.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756689 "|accelerator_toplevel|potential_decay_5:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay5_LIF\[22\] potential_decay_5.v(123) " "Inferred latch for \"output_potential_decay5_LIF\[22\]\" at potential_decay_5.v(123)" {  } { { "../rtl/potential_decay_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_5.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756689 "|accelerator_toplevel|potential_decay_5:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay5_LIF\[23\] potential_decay_5.v(123) " "Inferred latch for \"output_potential_decay5_LIF\[23\]\" at potential_decay_5.v(123)" {  } { { "../rtl/potential_decay_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_5.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756689 "|accelerator_toplevel|potential_decay_5:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay5_LIF\[24\] potential_decay_5.v(123) " "Inferred latch for \"output_potential_decay5_LIF\[24\]\" at potential_decay_5.v(123)" {  } { { "../rtl/potential_decay_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_5.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756689 "|accelerator_toplevel|potential_decay_5:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay5_LIF\[25\] potential_decay_5.v(123) " "Inferred latch for \"output_potential_decay5_LIF\[25\]\" at potential_decay_5.v(123)" {  } { { "../rtl/potential_decay_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_5.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756689 "|accelerator_toplevel|potential_decay_5:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay5_LIF\[26\] potential_decay_5.v(123) " "Inferred latch for \"output_potential_decay5_LIF\[26\]\" at potential_decay_5.v(123)" {  } { { "../rtl/potential_decay_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_5.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756689 "|accelerator_toplevel|potential_decay_5:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay5_LIF\[27\] potential_decay_5.v(123) " "Inferred latch for \"output_potential_decay5_LIF\[27\]\" at potential_decay_5.v(123)" {  } { { "../rtl/potential_decay_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_5.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756689 "|accelerator_toplevel|potential_decay_5:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay5_LIF\[28\] potential_decay_5.v(123) " "Inferred latch for \"output_potential_decay5_LIF\[28\]\" at potential_decay_5.v(123)" {  } { { "../rtl/potential_decay_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_5.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756689 "|accelerator_toplevel|potential_decay_5:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay5_LIF\[29\] potential_decay_5.v(123) " "Inferred latch for \"output_potential_decay5_LIF\[29\]\" at potential_decay_5.v(123)" {  } { { "../rtl/potential_decay_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_5.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756689 "|accelerator_toplevel|potential_decay_5:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay5_LIF\[30\] potential_decay_5.v(123) " "Inferred latch for \"output_potential_decay5_LIF\[30\]\" at potential_decay_5.v(123)" {  } { { "../rtl/potential_decay_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_5.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756689 "|accelerator_toplevel|potential_decay_5:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay5_LIF\[31\] potential_decay_5.v(123) " "Inferred latch for \"output_potential_decay5_LIF\[31\]\" at potential_decay_5.v(123)" {  } { { "../rtl/potential_decay_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_5.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756690 "|accelerator_toplevel|potential_decay_5:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "model.10 potential_decay_5.v(82) " "Inferred latch for \"model.10\" at potential_decay_5.v(82)" {  } { { "../rtl/potential_decay_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_5.v" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756690 "|accelerator_toplevel|potential_decay_5:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "model.01 potential_decay_5.v(82) " "Inferred latch for \"model.01\" at potential_decay_5.v(82)" {  } { { "../rtl/potential_decay_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_5.v" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756690 "|accelerator_toplevel|potential_decay_5:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "model.00 potential_decay_5.v(82) " "Inferred latch for \"model.00\" at potential_decay_5.v(82)" {  } { { "../rtl/potential_decay_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_5.v" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756690 "|accelerator_toplevel|potential_decay_5:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decay_rate.1000 potential_decay_5.v(82) " "Inferred latch for \"decay_rate.1000\" at potential_decay_5.v(82)" {  } { { "../rtl/potential_decay_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_5.v" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756690 "|accelerator_toplevel|potential_decay_5:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decay_rate.0100 potential_decay_5.v(82) " "Inferred latch for \"decay_rate.0100\" at potential_decay_5.v(82)" {  } { { "../rtl/potential_decay_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_5.v" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756690 "|accelerator_toplevel|potential_decay_5:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decay_rate.0011 potential_decay_5.v(82) " "Inferred latch for \"decay_rate.0011\" at potential_decay_5.v(82)" {  } { { "../rtl/potential_decay_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_5.v" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756690 "|accelerator_toplevel|potential_decay_5:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decay_rate.0010 potential_decay_5.v(82) " "Inferred latch for \"decay_rate.0010\" at potential_decay_5.v(82)" {  } { { "../rtl/potential_decay_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_5.v" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756690 "|accelerator_toplevel|potential_decay_5:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decay_rate.0001 potential_decay_5.v(82) " "Inferred latch for \"decay_rate.0001\" at potential_decay_5.v(82)" {  } { { "../rtl/potential_decay_5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_5.v" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756690 "|accelerator_toplevel|potential_decay_5:inst17"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mac5 mac5:inst16 " "Elaborating entity \"mac5\" for hierarchy \"mac5:inst16\"" {  } { { "accelerator_toplevel.bdf" "inst16" { Schematic "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/synth/accelerator_toplevel.bdf" { { 1976 -184 96 2216 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1736498756716 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "weights mac5.v(36) " "Verilog HDL or VHDL warning at mac5.v(36): object \"weights\" assigned a value but never read" {  } { { "../rtl/mac5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac5.v" 36 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1736498756717 "|accelerator_toplevel|mac5:inst16"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "break mac5.v(38) " "Verilog HDL or VHDL warning at mac5.v(38): object \"break\" assigned a value but never read" {  } { { "../rtl/mac5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac5.v" 38 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1736498756717 "|accelerator_toplevel|mac5:inst16"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "accumulated_weight mac5.v(39) " "Verilog HDL or VHDL warning at mac5.v(39): object \"accumulated_weight\" assigned a value but never read" {  } { { "../rtl/mac5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac5.v" 39 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1736498756717 "|accelerator_toplevel|mac5:inst16"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "considered_weight mac5.v(40) " "Verilog HDL or VHDL warning at mac5.v(40): object \"considered_weight\" assigned a value but never read" {  } { { "../rtl/mac5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac5.v" 40 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1736498756717 "|accelerator_toplevel|mac5:inst16"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "clear mac5.v(102) " "Verilog HDL Always Construct warning at mac5.v(102): variable \"clear\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/mac5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac5.v" 102 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1736498756718 "|accelerator_toplevel|mac5:inst16"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "incomingspikes mac5.v(104) " "Verilog HDL Always Construct warning at mac5.v(104): variable \"incomingspikes\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/mac5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac5.v" 104 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1736498756718 "|accelerator_toplevel|mac5:inst16"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "incomingspikes mac5.v(105) " "Verilog HDL Always Construct warning at mac5.v(105): variable \"incomingspikes\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/mac5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac5.v" 105 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1736498756718 "|accelerator_toplevel|mac5:inst16"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "incomingspikes mac5.v(106) " "Verilog HDL Always Construct warning at mac5.v(106): variable \"incomingspikes\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/mac5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac5.v" 106 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1736498756718 "|accelerator_toplevel|mac5:inst16"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "incomingspikes mac5.v(107) " "Verilog HDL Always Construct warning at mac5.v(107): variable \"incomingspikes\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/mac5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac5.v" 107 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1736498756718 "|accelerator_toplevel|mac5:inst16"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "incomingspikes mac5.v(108) " "Verilog HDL Always Construct warning at mac5.v(108): variable \"incomingspikes\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/mac5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac5.v" 108 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1736498756718 "|accelerator_toplevel|mac5:inst16"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "clear mac5.v(168) " "Verilog HDL Always Construct warning at mac5.v(168): variable \"clear\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/mac5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac5.v" 168 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1736498756721 "|accelerator_toplevel|mac5:inst16"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "flip_clear mac5.v(67) " "Verilog HDL Always Construct warning at mac5.v(67): inferring latch(es) for variable \"flip_clear\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/mac5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac5.v" 67 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498756723 "|accelerator_toplevel|mac5:inst16"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "incomingspikes mac5.v(67) " "Verilog HDL Always Construct warning at mac5.v(67): inferring latch(es) for variable \"incomingspikes\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/mac5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac5.v" 67 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498756723 "|accelerator_toplevel|mac5:inst16"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "spikes mac5.v(67) " "Verilog HDL Always Construct warning at mac5.v(67): inferring latch(es) for variable \"spikes\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/mac5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac5.v" 67 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498756724 "|accelerator_toplevel|mac5:inst16"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mac5mult_output mac5.v(67) " "Verilog HDL Always Construct warning at mac5.v(67): inferring latch(es) for variable \"mac5mult_output\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/mac5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac5.v" 67 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498756724 "|accelerator_toplevel|mac5:inst16"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mac5output0 mac5.v(67) " "Verilog HDL Always Construct warning at mac5.v(67): inferring latch(es) for variable \"mac5output0\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/mac5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac5.v" 67 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498756724 "|accelerator_toplevel|mac5:inst16"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mac5output1 mac5.v(67) " "Verilog HDL Always Construct warning at mac5.v(67): inferring latch(es) for variable \"mac5output1\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/mac5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac5.v" 67 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498756724 "|accelerator_toplevel|mac5:inst16"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mac5output2 mac5.v(67) " "Verilog HDL Always Construct warning at mac5.v(67): inferring latch(es) for variable \"mac5output2\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/mac5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac5.v" 67 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498756724 "|accelerator_toplevel|mac5:inst16"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mac5output3 mac5.v(67) " "Verilog HDL Always Construct warning at mac5.v(67): inferring latch(es) for variable \"mac5output3\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/mac5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac5.v" 67 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498756724 "|accelerator_toplevel|mac5:inst16"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mac5output4 mac5.v(67) " "Verilog HDL Always Construct warning at mac5.v(67): inferring latch(es) for variable \"mac5output4\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/mac5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac5.v" 67 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498756724 "|accelerator_toplevel|mac5:inst16"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mac5output5 mac5.v(67) " "Verilog HDL Always Construct warning at mac5.v(67): inferring latch(es) for variable \"mac5output5\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/mac5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac5.v" 67 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498756724 "|accelerator_toplevel|mac5:inst16"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mac5output6 mac5.v(67) " "Verilog HDL Always Construct warning at mac5.v(67): inferring latch(es) for variable \"mac5output6\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/mac5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac5.v" 67 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498756725 "|accelerator_toplevel|mac5:inst16"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mac5output7 mac5.v(67) " "Verilog HDL Always Construct warning at mac5.v(67): inferring latch(es) for variable \"mac5output7\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/mac5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac5.v" 67 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498756725 "|accelerator_toplevel|mac5:inst16"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mac5output8 mac5.v(67) " "Verilog HDL Always Construct warning at mac5.v(67): inferring latch(es) for variable \"mac5output8\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/mac5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac5.v" 67 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498756725 "|accelerator_toplevel|mac5:inst16"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mac5output9 mac5.v(67) " "Verilog HDL Always Construct warning at mac5.v(67): inferring latch(es) for variable \"mac5output9\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/mac5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac5.v" 67 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498756725 "|accelerator_toplevel|mac5:inst16"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "source_addresses\[3..4\] 0 mac5.v(37) " "Net \"source_addresses\[3..4\]\" at mac5.v(37) has no driver or initial value, using a default initial value '0'" {  } { { "../rtl/mac5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac5.v" 37 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1736498756728 "|accelerator_toplevel|mac5:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac5output9 mac5.v(102) " "Inferred latch for \"mac5output9\" at mac5.v(102)" {  } { { "../rtl/mac5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac5.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756729 "|accelerator_toplevel|mac5:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac5output8 mac5.v(102) " "Inferred latch for \"mac5output8\" at mac5.v(102)" {  } { { "../rtl/mac5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac5.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756730 "|accelerator_toplevel|mac5:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac5output7 mac5.v(102) " "Inferred latch for \"mac5output7\" at mac5.v(102)" {  } { { "../rtl/mac5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac5.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756730 "|accelerator_toplevel|mac5:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac5output6 mac5.v(102) " "Inferred latch for \"mac5output6\" at mac5.v(102)" {  } { { "../rtl/mac5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac5.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756730 "|accelerator_toplevel|mac5:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac5output5 mac5.v(102) " "Inferred latch for \"mac5output5\" at mac5.v(102)" {  } { { "../rtl/mac5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac5.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756730 "|accelerator_toplevel|mac5:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac5output4 mac5.v(102) " "Inferred latch for \"mac5output4\" at mac5.v(102)" {  } { { "../rtl/mac5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac5.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756730 "|accelerator_toplevel|mac5:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac5output3 mac5.v(102) " "Inferred latch for \"mac5output3\" at mac5.v(102)" {  } { { "../rtl/mac5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac5.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756730 "|accelerator_toplevel|mac5:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac5output2 mac5.v(102) " "Inferred latch for \"mac5output2\" at mac5.v(102)" {  } { { "../rtl/mac5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac5.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756731 "|accelerator_toplevel|mac5:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac5output1 mac5.v(102) " "Inferred latch for \"mac5output1\" at mac5.v(102)" {  } { { "../rtl/mac5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac5.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756731 "|accelerator_toplevel|mac5:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac5output0 mac5.v(102) " "Inferred latch for \"mac5output0\" at mac5.v(102)" {  } { { "../rtl/mac5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac5.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756731 "|accelerator_toplevel|mac5:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac5mult_output\[0\] mac5.v(102) " "Inferred latch for \"mac5mult_output\[0\]\" at mac5.v(102)" {  } { { "../rtl/mac5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac5.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756731 "|accelerator_toplevel|mac5:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac5mult_output\[1\] mac5.v(102) " "Inferred latch for \"mac5mult_output\[1\]\" at mac5.v(102)" {  } { { "../rtl/mac5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac5.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756731 "|accelerator_toplevel|mac5:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac5mult_output\[2\] mac5.v(102) " "Inferred latch for \"mac5mult_output\[2\]\" at mac5.v(102)" {  } { { "../rtl/mac5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac5.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756731 "|accelerator_toplevel|mac5:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac5mult_output\[3\] mac5.v(102) " "Inferred latch for \"mac5mult_output\[3\]\" at mac5.v(102)" {  } { { "../rtl/mac5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac5.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756731 "|accelerator_toplevel|mac5:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac5mult_output\[4\] mac5.v(102) " "Inferred latch for \"mac5mult_output\[4\]\" at mac5.v(102)" {  } { { "../rtl/mac5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac5.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756731 "|accelerator_toplevel|mac5:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac5mult_output\[5\] mac5.v(102) " "Inferred latch for \"mac5mult_output\[5\]\" at mac5.v(102)" {  } { { "../rtl/mac5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac5.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756731 "|accelerator_toplevel|mac5:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac5mult_output\[6\] mac5.v(102) " "Inferred latch for \"mac5mult_output\[6\]\" at mac5.v(102)" {  } { { "../rtl/mac5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac5.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756731 "|accelerator_toplevel|mac5:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac5mult_output\[7\] mac5.v(102) " "Inferred latch for \"mac5mult_output\[7\]\" at mac5.v(102)" {  } { { "../rtl/mac5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac5.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756731 "|accelerator_toplevel|mac5:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac5mult_output\[8\] mac5.v(102) " "Inferred latch for \"mac5mult_output\[8\]\" at mac5.v(102)" {  } { { "../rtl/mac5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac5.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756732 "|accelerator_toplevel|mac5:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac5mult_output\[9\] mac5.v(102) " "Inferred latch for \"mac5mult_output\[9\]\" at mac5.v(102)" {  } { { "../rtl/mac5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac5.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756732 "|accelerator_toplevel|mac5:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac5mult_output\[10\] mac5.v(102) " "Inferred latch for \"mac5mult_output\[10\]\" at mac5.v(102)" {  } { { "../rtl/mac5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac5.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756732 "|accelerator_toplevel|mac5:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac5mult_output\[11\] mac5.v(102) " "Inferred latch for \"mac5mult_output\[11\]\" at mac5.v(102)" {  } { { "../rtl/mac5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac5.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756732 "|accelerator_toplevel|mac5:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac5mult_output\[12\] mac5.v(102) " "Inferred latch for \"mac5mult_output\[12\]\" at mac5.v(102)" {  } { { "../rtl/mac5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac5.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756732 "|accelerator_toplevel|mac5:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac5mult_output\[13\] mac5.v(102) " "Inferred latch for \"mac5mult_output\[13\]\" at mac5.v(102)" {  } { { "../rtl/mac5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac5.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756732 "|accelerator_toplevel|mac5:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac5mult_output\[14\] mac5.v(102) " "Inferred latch for \"mac5mult_output\[14\]\" at mac5.v(102)" {  } { { "../rtl/mac5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac5.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756732 "|accelerator_toplevel|mac5:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac5mult_output\[15\] mac5.v(102) " "Inferred latch for \"mac5mult_output\[15\]\" at mac5.v(102)" {  } { { "../rtl/mac5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac5.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756732 "|accelerator_toplevel|mac5:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac5mult_output\[16\] mac5.v(102) " "Inferred latch for \"mac5mult_output\[16\]\" at mac5.v(102)" {  } { { "../rtl/mac5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac5.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756732 "|accelerator_toplevel|mac5:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac5mult_output\[17\] mac5.v(102) " "Inferred latch for \"mac5mult_output\[17\]\" at mac5.v(102)" {  } { { "../rtl/mac5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac5.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756732 "|accelerator_toplevel|mac5:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac5mult_output\[18\] mac5.v(102) " "Inferred latch for \"mac5mult_output\[18\]\" at mac5.v(102)" {  } { { "../rtl/mac5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac5.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756733 "|accelerator_toplevel|mac5:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac5mult_output\[19\] mac5.v(102) " "Inferred latch for \"mac5mult_output\[19\]\" at mac5.v(102)" {  } { { "../rtl/mac5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac5.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756733 "|accelerator_toplevel|mac5:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac5mult_output\[20\] mac5.v(102) " "Inferred latch for \"mac5mult_output\[20\]\" at mac5.v(102)" {  } { { "../rtl/mac5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac5.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756733 "|accelerator_toplevel|mac5:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac5mult_output\[21\] mac5.v(102) " "Inferred latch for \"mac5mult_output\[21\]\" at mac5.v(102)" {  } { { "../rtl/mac5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac5.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756733 "|accelerator_toplevel|mac5:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac5mult_output\[22\] mac5.v(102) " "Inferred latch for \"mac5mult_output\[22\]\" at mac5.v(102)" {  } { { "../rtl/mac5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac5.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756733 "|accelerator_toplevel|mac5:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac5mult_output\[23\] mac5.v(102) " "Inferred latch for \"mac5mult_output\[23\]\" at mac5.v(102)" {  } { { "../rtl/mac5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac5.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756733 "|accelerator_toplevel|mac5:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac5mult_output\[24\] mac5.v(102) " "Inferred latch for \"mac5mult_output\[24\]\" at mac5.v(102)" {  } { { "../rtl/mac5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac5.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756733 "|accelerator_toplevel|mac5:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac5mult_output\[25\] mac5.v(102) " "Inferred latch for \"mac5mult_output\[25\]\" at mac5.v(102)" {  } { { "../rtl/mac5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac5.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756733 "|accelerator_toplevel|mac5:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac5mult_output\[26\] mac5.v(102) " "Inferred latch for \"mac5mult_output\[26\]\" at mac5.v(102)" {  } { { "../rtl/mac5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac5.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756733 "|accelerator_toplevel|mac5:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac5mult_output\[27\] mac5.v(102) " "Inferred latch for \"mac5mult_output\[27\]\" at mac5.v(102)" {  } { { "../rtl/mac5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac5.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756733 "|accelerator_toplevel|mac5:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac5mult_output\[28\] mac5.v(102) " "Inferred latch for \"mac5mult_output\[28\]\" at mac5.v(102)" {  } { { "../rtl/mac5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac5.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756734 "|accelerator_toplevel|mac5:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac5mult_output\[29\] mac5.v(102) " "Inferred latch for \"mac5mult_output\[29\]\" at mac5.v(102)" {  } { { "../rtl/mac5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac5.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756734 "|accelerator_toplevel|mac5:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac5mult_output\[30\] mac5.v(102) " "Inferred latch for \"mac5mult_output\[30\]\" at mac5.v(102)" {  } { { "../rtl/mac5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac5.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756734 "|accelerator_toplevel|mac5:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac5mult_output\[31\] mac5.v(102) " "Inferred latch for \"mac5mult_output\[31\]\" at mac5.v(102)" {  } { { "../rtl/mac5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac5.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756734 "|accelerator_toplevel|mac5:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[2\]\[0\] mac5.v(102) " "Inferred latch for \"source_addresses\[2\]\[0\]\" at mac5.v(102)" {  } { { "../rtl/mac5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac5.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756734 "|accelerator_toplevel|mac5:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[2\]\[1\] mac5.v(102) " "Inferred latch for \"source_addresses\[2\]\[1\]\" at mac5.v(102)" {  } { { "../rtl/mac5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac5.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756734 "|accelerator_toplevel|mac5:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[2\]\[2\] mac5.v(102) " "Inferred latch for \"source_addresses\[2\]\[2\]\" at mac5.v(102)" {  } { { "../rtl/mac5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac5.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756734 "|accelerator_toplevel|mac5:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[2\]\[3\] mac5.v(102) " "Inferred latch for \"source_addresses\[2\]\[3\]\" at mac5.v(102)" {  } { { "../rtl/mac5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac5.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756734 "|accelerator_toplevel|mac5:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[2\]\[4\] mac5.v(102) " "Inferred latch for \"source_addresses\[2\]\[4\]\" at mac5.v(102)" {  } { { "../rtl/mac5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac5.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756734 "|accelerator_toplevel|mac5:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[2\]\[5\] mac5.v(102) " "Inferred latch for \"source_addresses\[2\]\[5\]\" at mac5.v(102)" {  } { { "../rtl/mac5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac5.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756734 "|accelerator_toplevel|mac5:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[2\]\[6\] mac5.v(102) " "Inferred latch for \"source_addresses\[2\]\[6\]\" at mac5.v(102)" {  } { { "../rtl/mac5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac5.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756734 "|accelerator_toplevel|mac5:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[2\]\[7\] mac5.v(102) " "Inferred latch for \"source_addresses\[2\]\[7\]\" at mac5.v(102)" {  } { { "../rtl/mac5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac5.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756734 "|accelerator_toplevel|mac5:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[2\]\[8\] mac5.v(102) " "Inferred latch for \"source_addresses\[2\]\[8\]\" at mac5.v(102)" {  } { { "../rtl/mac5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac5.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756735 "|accelerator_toplevel|mac5:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[2\]\[9\] mac5.v(102) " "Inferred latch for \"source_addresses\[2\]\[9\]\" at mac5.v(102)" {  } { { "../rtl/mac5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac5.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756735 "|accelerator_toplevel|mac5:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[2\]\[10\] mac5.v(102) " "Inferred latch for \"source_addresses\[2\]\[10\]\" at mac5.v(102)" {  } { { "../rtl/mac5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac5.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756735 "|accelerator_toplevel|mac5:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[2\]\[11\] mac5.v(102) " "Inferred latch for \"source_addresses\[2\]\[11\]\" at mac5.v(102)" {  } { { "../rtl/mac5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac5.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756735 "|accelerator_toplevel|mac5:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[1\]\[0\] mac5.v(102) " "Inferred latch for \"source_addresses\[1\]\[0\]\" at mac5.v(102)" {  } { { "../rtl/mac5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac5.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756735 "|accelerator_toplevel|mac5:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[1\]\[1\] mac5.v(102) " "Inferred latch for \"source_addresses\[1\]\[1\]\" at mac5.v(102)" {  } { { "../rtl/mac5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac5.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756735 "|accelerator_toplevel|mac5:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[1\]\[2\] mac5.v(102) " "Inferred latch for \"source_addresses\[1\]\[2\]\" at mac5.v(102)" {  } { { "../rtl/mac5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac5.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756735 "|accelerator_toplevel|mac5:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[1\]\[3\] mac5.v(102) " "Inferred latch for \"source_addresses\[1\]\[3\]\" at mac5.v(102)" {  } { { "../rtl/mac5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac5.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756735 "|accelerator_toplevel|mac5:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[1\]\[4\] mac5.v(102) " "Inferred latch for \"source_addresses\[1\]\[4\]\" at mac5.v(102)" {  } { { "../rtl/mac5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac5.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756735 "|accelerator_toplevel|mac5:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[1\]\[5\] mac5.v(102) " "Inferred latch for \"source_addresses\[1\]\[5\]\" at mac5.v(102)" {  } { { "../rtl/mac5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac5.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756735 "|accelerator_toplevel|mac5:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[1\]\[6\] mac5.v(102) " "Inferred latch for \"source_addresses\[1\]\[6\]\" at mac5.v(102)" {  } { { "../rtl/mac5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac5.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756735 "|accelerator_toplevel|mac5:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[1\]\[7\] mac5.v(102) " "Inferred latch for \"source_addresses\[1\]\[7\]\" at mac5.v(102)" {  } { { "../rtl/mac5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac5.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756735 "|accelerator_toplevel|mac5:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[1\]\[8\] mac5.v(102) " "Inferred latch for \"source_addresses\[1\]\[8\]\" at mac5.v(102)" {  } { { "../rtl/mac5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac5.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756735 "|accelerator_toplevel|mac5:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[1\]\[9\] mac5.v(102) " "Inferred latch for \"source_addresses\[1\]\[9\]\" at mac5.v(102)" {  } { { "../rtl/mac5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac5.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756736 "|accelerator_toplevel|mac5:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[1\]\[10\] mac5.v(102) " "Inferred latch for \"source_addresses\[1\]\[10\]\" at mac5.v(102)" {  } { { "../rtl/mac5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac5.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756736 "|accelerator_toplevel|mac5:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[1\]\[11\] mac5.v(102) " "Inferred latch for \"source_addresses\[1\]\[11\]\" at mac5.v(102)" {  } { { "../rtl/mac5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac5.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756736 "|accelerator_toplevel|mac5:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[0\]\[0\] mac5.v(102) " "Inferred latch for \"source_addresses\[0\]\[0\]\" at mac5.v(102)" {  } { { "../rtl/mac5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac5.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756736 "|accelerator_toplevel|mac5:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[0\]\[1\] mac5.v(102) " "Inferred latch for \"source_addresses\[0\]\[1\]\" at mac5.v(102)" {  } { { "../rtl/mac5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac5.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756736 "|accelerator_toplevel|mac5:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[0\]\[2\] mac5.v(102) " "Inferred latch for \"source_addresses\[0\]\[2\]\" at mac5.v(102)" {  } { { "../rtl/mac5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac5.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756736 "|accelerator_toplevel|mac5:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[0\]\[3\] mac5.v(102) " "Inferred latch for \"source_addresses\[0\]\[3\]\" at mac5.v(102)" {  } { { "../rtl/mac5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac5.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756736 "|accelerator_toplevel|mac5:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[0\]\[4\] mac5.v(102) " "Inferred latch for \"source_addresses\[0\]\[4\]\" at mac5.v(102)" {  } { { "../rtl/mac5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac5.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756736 "|accelerator_toplevel|mac5:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[0\]\[5\] mac5.v(102) " "Inferred latch for \"source_addresses\[0\]\[5\]\" at mac5.v(102)" {  } { { "../rtl/mac5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac5.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756736 "|accelerator_toplevel|mac5:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[0\]\[6\] mac5.v(102) " "Inferred latch for \"source_addresses\[0\]\[6\]\" at mac5.v(102)" {  } { { "../rtl/mac5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac5.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756736 "|accelerator_toplevel|mac5:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[0\]\[7\] mac5.v(102) " "Inferred latch for \"source_addresses\[0\]\[7\]\" at mac5.v(102)" {  } { { "../rtl/mac5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac5.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756736 "|accelerator_toplevel|mac5:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[0\]\[8\] mac5.v(102) " "Inferred latch for \"source_addresses\[0\]\[8\]\" at mac5.v(102)" {  } { { "../rtl/mac5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac5.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756736 "|accelerator_toplevel|mac5:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[0\]\[9\] mac5.v(102) " "Inferred latch for \"source_addresses\[0\]\[9\]\" at mac5.v(102)" {  } { { "../rtl/mac5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac5.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756737 "|accelerator_toplevel|mac5:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[0\]\[10\] mac5.v(102) " "Inferred latch for \"source_addresses\[0\]\[10\]\" at mac5.v(102)" {  } { { "../rtl/mac5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac5.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756737 "|accelerator_toplevel|mac5:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[0\]\[11\] mac5.v(102) " "Inferred latch for \"source_addresses\[0\]\[11\]\" at mac5.v(102)" {  } { { "../rtl/mac5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac5.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756737 "|accelerator_toplevel|mac5:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "incomingspikes\[0\] mac5.v(102) " "Inferred latch for \"incomingspikes\[0\]\" at mac5.v(102)" {  } { { "../rtl/mac5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac5.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756737 "|accelerator_toplevel|mac5:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "incomingspikes\[1\] mac5.v(102) " "Inferred latch for \"incomingspikes\[1\]\" at mac5.v(102)" {  } { { "../rtl/mac5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac5.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756737 "|accelerator_toplevel|mac5:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "incomingspikes\[2\] mac5.v(102) " "Inferred latch for \"incomingspikes\[2\]\" at mac5.v(102)" {  } { { "../rtl/mac5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac5.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756737 "|accelerator_toplevel|mac5:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "incomingspikes\[3\] mac5.v(102) " "Inferred latch for \"incomingspikes\[3\]\" at mac5.v(102)" {  } { { "../rtl/mac5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac5.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756737 "|accelerator_toplevel|mac5:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "incomingspikes\[4\] mac5.v(102) " "Inferred latch for \"incomingspikes\[4\]\" at mac5.v(102)" {  } { { "../rtl/mac5.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac5.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756737 "|accelerator_toplevel|mac5:inst16"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "potential_adder_6 potential_adder_6:inst25 " "Elaborating entity \"potential_adder_6\" for hierarchy \"potential_adder_6:inst25\"" {  } { { "accelerator_toplevel.bdf" "inst25" { Schematic "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/synth/accelerator_toplevel.bdf" { { 2696 720 1056 2968 "inst25" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1736498756749 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "u potential_adder_6.v(130) " "Verilog HDL Always Construct warning at potential_adder_6.v(130): inferring latch(es) for variable \"u\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_adder_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_6.v" 130 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498756755 "|accelerator_toplevel|potential_adder_6:inst25"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "v_threshold potential_adder_6.v(130) " "Verilog HDL Always Construct warning at potential_adder_6.v(130): inferring latch(es) for variable \"v_threshold\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_adder_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_6.v" 130 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498756755 "|accelerator_toplevel|potential_adder_6:inst25"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "model potential_adder_6.v(130) " "Verilog HDL Always Construct warning at potential_adder_6.v(130): inferring latch(es) for variable \"model\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_adder_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_6.v" 130 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498756755 "|accelerator_toplevel|potential_adder_6:inst25"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "a potential_adder_6.v(130) " "Verilog HDL Always Construct warning at potential_adder_6.v(130): inferring latch(es) for variable \"a\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_adder_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_6.v" 130 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498756755 "|accelerator_toplevel|potential_adder_6:inst25"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "b potential_adder_6.v(130) " "Verilog HDL Always Construct warning at potential_adder_6.v(130): inferring latch(es) for variable \"b\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_adder_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_6.v" 130 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498756755 "|accelerator_toplevel|potential_adder_6:inst25"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "c potential_adder_6.v(130) " "Verilog HDL Always Construct warning at potential_adder_6.v(130): inferring latch(es) for variable \"c\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_adder_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_6.v" 130 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498756755 "|accelerator_toplevel|potential_adder_6:inst25"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "d potential_adder_6.v(130) " "Verilog HDL Always Construct warning at potential_adder_6.v(130): inferring latch(es) for variable \"d\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_adder_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_6.v" 130 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498756756 "|accelerator_toplevel|potential_adder_6:inst25"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "final_potentialAdder6 potential_adder_6.v(130) " "Verilog HDL Always Construct warning at potential_adder_6.v(130): inferring latch(es) for variable \"final_potentialAdder6\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_adder_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_6.v" 130 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498756756 "|accelerator_toplevel|potential_adder_6:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder6\[0\] potential_adder_6.v(134) " "Inferred latch for \"final_potentialAdder6\[0\]\" at potential_adder_6.v(134)" {  } { { "../rtl/potential_adder_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_6.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756762 "|accelerator_toplevel|potential_adder_6:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder6\[1\] potential_adder_6.v(134) " "Inferred latch for \"final_potentialAdder6\[1\]\" at potential_adder_6.v(134)" {  } { { "../rtl/potential_adder_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_6.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756762 "|accelerator_toplevel|potential_adder_6:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder6\[2\] potential_adder_6.v(134) " "Inferred latch for \"final_potentialAdder6\[2\]\" at potential_adder_6.v(134)" {  } { { "../rtl/potential_adder_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_6.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756763 "|accelerator_toplevel|potential_adder_6:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder6\[3\] potential_adder_6.v(134) " "Inferred latch for \"final_potentialAdder6\[3\]\" at potential_adder_6.v(134)" {  } { { "../rtl/potential_adder_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_6.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756763 "|accelerator_toplevel|potential_adder_6:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder6\[4\] potential_adder_6.v(134) " "Inferred latch for \"final_potentialAdder6\[4\]\" at potential_adder_6.v(134)" {  } { { "../rtl/potential_adder_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_6.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756763 "|accelerator_toplevel|potential_adder_6:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder6\[5\] potential_adder_6.v(134) " "Inferred latch for \"final_potentialAdder6\[5\]\" at potential_adder_6.v(134)" {  } { { "../rtl/potential_adder_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_6.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756763 "|accelerator_toplevel|potential_adder_6:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder6\[6\] potential_adder_6.v(134) " "Inferred latch for \"final_potentialAdder6\[6\]\" at potential_adder_6.v(134)" {  } { { "../rtl/potential_adder_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_6.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756763 "|accelerator_toplevel|potential_adder_6:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder6\[7\] potential_adder_6.v(134) " "Inferred latch for \"final_potentialAdder6\[7\]\" at potential_adder_6.v(134)" {  } { { "../rtl/potential_adder_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_6.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756763 "|accelerator_toplevel|potential_adder_6:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder6\[8\] potential_adder_6.v(134) " "Inferred latch for \"final_potentialAdder6\[8\]\" at potential_adder_6.v(134)" {  } { { "../rtl/potential_adder_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_6.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756763 "|accelerator_toplevel|potential_adder_6:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder6\[9\] potential_adder_6.v(134) " "Inferred latch for \"final_potentialAdder6\[9\]\" at potential_adder_6.v(134)" {  } { { "../rtl/potential_adder_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_6.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756763 "|accelerator_toplevel|potential_adder_6:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder6\[10\] potential_adder_6.v(134) " "Inferred latch for \"final_potentialAdder6\[10\]\" at potential_adder_6.v(134)" {  } { { "../rtl/potential_adder_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_6.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756763 "|accelerator_toplevel|potential_adder_6:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder6\[11\] potential_adder_6.v(134) " "Inferred latch for \"final_potentialAdder6\[11\]\" at potential_adder_6.v(134)" {  } { { "../rtl/potential_adder_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_6.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756764 "|accelerator_toplevel|potential_adder_6:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder6\[12\] potential_adder_6.v(134) " "Inferred latch for \"final_potentialAdder6\[12\]\" at potential_adder_6.v(134)" {  } { { "../rtl/potential_adder_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_6.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756764 "|accelerator_toplevel|potential_adder_6:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder6\[13\] potential_adder_6.v(134) " "Inferred latch for \"final_potentialAdder6\[13\]\" at potential_adder_6.v(134)" {  } { { "../rtl/potential_adder_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_6.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756764 "|accelerator_toplevel|potential_adder_6:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder6\[14\] potential_adder_6.v(134) " "Inferred latch for \"final_potentialAdder6\[14\]\" at potential_adder_6.v(134)" {  } { { "../rtl/potential_adder_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_6.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756764 "|accelerator_toplevel|potential_adder_6:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder6\[15\] potential_adder_6.v(134) " "Inferred latch for \"final_potentialAdder6\[15\]\" at potential_adder_6.v(134)" {  } { { "../rtl/potential_adder_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_6.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756764 "|accelerator_toplevel|potential_adder_6:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder6\[16\] potential_adder_6.v(134) " "Inferred latch for \"final_potentialAdder6\[16\]\" at potential_adder_6.v(134)" {  } { { "../rtl/potential_adder_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_6.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756764 "|accelerator_toplevel|potential_adder_6:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder6\[17\] potential_adder_6.v(134) " "Inferred latch for \"final_potentialAdder6\[17\]\" at potential_adder_6.v(134)" {  } { { "../rtl/potential_adder_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_6.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756764 "|accelerator_toplevel|potential_adder_6:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder6\[18\] potential_adder_6.v(134) " "Inferred latch for \"final_potentialAdder6\[18\]\" at potential_adder_6.v(134)" {  } { { "../rtl/potential_adder_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_6.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756764 "|accelerator_toplevel|potential_adder_6:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder6\[19\] potential_adder_6.v(134) " "Inferred latch for \"final_potentialAdder6\[19\]\" at potential_adder_6.v(134)" {  } { { "../rtl/potential_adder_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_6.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756765 "|accelerator_toplevel|potential_adder_6:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder6\[20\] potential_adder_6.v(134) " "Inferred latch for \"final_potentialAdder6\[20\]\" at potential_adder_6.v(134)" {  } { { "../rtl/potential_adder_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_6.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756765 "|accelerator_toplevel|potential_adder_6:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder6\[21\] potential_adder_6.v(134) " "Inferred latch for \"final_potentialAdder6\[21\]\" at potential_adder_6.v(134)" {  } { { "../rtl/potential_adder_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_6.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756765 "|accelerator_toplevel|potential_adder_6:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder6\[22\] potential_adder_6.v(134) " "Inferred latch for \"final_potentialAdder6\[22\]\" at potential_adder_6.v(134)" {  } { { "../rtl/potential_adder_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_6.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756765 "|accelerator_toplevel|potential_adder_6:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder6\[23\] potential_adder_6.v(134) " "Inferred latch for \"final_potentialAdder6\[23\]\" at potential_adder_6.v(134)" {  } { { "../rtl/potential_adder_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_6.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756765 "|accelerator_toplevel|potential_adder_6:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder6\[24\] potential_adder_6.v(134) " "Inferred latch for \"final_potentialAdder6\[24\]\" at potential_adder_6.v(134)" {  } { { "../rtl/potential_adder_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_6.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756765 "|accelerator_toplevel|potential_adder_6:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder6\[25\] potential_adder_6.v(134) " "Inferred latch for \"final_potentialAdder6\[25\]\" at potential_adder_6.v(134)" {  } { { "../rtl/potential_adder_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_6.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756765 "|accelerator_toplevel|potential_adder_6:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder6\[26\] potential_adder_6.v(134) " "Inferred latch for \"final_potentialAdder6\[26\]\" at potential_adder_6.v(134)" {  } { { "../rtl/potential_adder_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_6.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756765 "|accelerator_toplevel|potential_adder_6:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder6\[27\] potential_adder_6.v(134) " "Inferred latch for \"final_potentialAdder6\[27\]\" at potential_adder_6.v(134)" {  } { { "../rtl/potential_adder_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_6.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756765 "|accelerator_toplevel|potential_adder_6:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder6\[28\] potential_adder_6.v(134) " "Inferred latch for \"final_potentialAdder6\[28\]\" at potential_adder_6.v(134)" {  } { { "../rtl/potential_adder_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_6.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756765 "|accelerator_toplevel|potential_adder_6:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder6\[29\] potential_adder_6.v(134) " "Inferred latch for \"final_potentialAdder6\[29\]\" at potential_adder_6.v(134)" {  } { { "../rtl/potential_adder_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_6.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756766 "|accelerator_toplevel|potential_adder_6:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder6\[30\] potential_adder_6.v(134) " "Inferred latch for \"final_potentialAdder6\[30\]\" at potential_adder_6.v(134)" {  } { { "../rtl/potential_adder_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_6.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756766 "|accelerator_toplevel|potential_adder_6:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder6\[31\] potential_adder_6.v(134) " "Inferred latch for \"final_potentialAdder6\[31\]\" at potential_adder_6.v(134)" {  } { { "../rtl/potential_adder_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_6.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756766 "|accelerator_toplevel|potential_adder_6:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[0\] potential_adder_6.v(134) " "Inferred latch for \"d\[0\]\" at potential_adder_6.v(134)" {  } { { "../rtl/potential_adder_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_6.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756766 "|accelerator_toplevel|potential_adder_6:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[1\] potential_adder_6.v(134) " "Inferred latch for \"d\[1\]\" at potential_adder_6.v(134)" {  } { { "../rtl/potential_adder_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_6.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756766 "|accelerator_toplevel|potential_adder_6:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[2\] potential_adder_6.v(134) " "Inferred latch for \"d\[2\]\" at potential_adder_6.v(134)" {  } { { "../rtl/potential_adder_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_6.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756766 "|accelerator_toplevel|potential_adder_6:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[3\] potential_adder_6.v(134) " "Inferred latch for \"d\[3\]\" at potential_adder_6.v(134)" {  } { { "../rtl/potential_adder_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_6.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756766 "|accelerator_toplevel|potential_adder_6:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[4\] potential_adder_6.v(134) " "Inferred latch for \"d\[4\]\" at potential_adder_6.v(134)" {  } { { "../rtl/potential_adder_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_6.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756766 "|accelerator_toplevel|potential_adder_6:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[5\] potential_adder_6.v(134) " "Inferred latch for \"d\[5\]\" at potential_adder_6.v(134)" {  } { { "../rtl/potential_adder_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_6.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756766 "|accelerator_toplevel|potential_adder_6:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[6\] potential_adder_6.v(134) " "Inferred latch for \"d\[6\]\" at potential_adder_6.v(134)" {  } { { "../rtl/potential_adder_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_6.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756766 "|accelerator_toplevel|potential_adder_6:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[7\] potential_adder_6.v(134) " "Inferred latch for \"d\[7\]\" at potential_adder_6.v(134)" {  } { { "../rtl/potential_adder_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_6.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756767 "|accelerator_toplevel|potential_adder_6:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[8\] potential_adder_6.v(134) " "Inferred latch for \"d\[8\]\" at potential_adder_6.v(134)" {  } { { "../rtl/potential_adder_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_6.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756767 "|accelerator_toplevel|potential_adder_6:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[9\] potential_adder_6.v(134) " "Inferred latch for \"d\[9\]\" at potential_adder_6.v(134)" {  } { { "../rtl/potential_adder_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_6.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756767 "|accelerator_toplevel|potential_adder_6:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[10\] potential_adder_6.v(134) " "Inferred latch for \"d\[10\]\" at potential_adder_6.v(134)" {  } { { "../rtl/potential_adder_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_6.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756767 "|accelerator_toplevel|potential_adder_6:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[11\] potential_adder_6.v(134) " "Inferred latch for \"d\[11\]\" at potential_adder_6.v(134)" {  } { { "../rtl/potential_adder_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_6.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756767 "|accelerator_toplevel|potential_adder_6:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[12\] potential_adder_6.v(134) " "Inferred latch for \"d\[12\]\" at potential_adder_6.v(134)" {  } { { "../rtl/potential_adder_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_6.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756767 "|accelerator_toplevel|potential_adder_6:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[13\] potential_adder_6.v(134) " "Inferred latch for \"d\[13\]\" at potential_adder_6.v(134)" {  } { { "../rtl/potential_adder_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_6.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756767 "|accelerator_toplevel|potential_adder_6:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[14\] potential_adder_6.v(134) " "Inferred latch for \"d\[14\]\" at potential_adder_6.v(134)" {  } { { "../rtl/potential_adder_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_6.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756767 "|accelerator_toplevel|potential_adder_6:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[15\] potential_adder_6.v(134) " "Inferred latch for \"d\[15\]\" at potential_adder_6.v(134)" {  } { { "../rtl/potential_adder_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_6.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756767 "|accelerator_toplevel|potential_adder_6:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[16\] potential_adder_6.v(134) " "Inferred latch for \"d\[16\]\" at potential_adder_6.v(134)" {  } { { "../rtl/potential_adder_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_6.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756767 "|accelerator_toplevel|potential_adder_6:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[17\] potential_adder_6.v(134) " "Inferred latch for \"d\[17\]\" at potential_adder_6.v(134)" {  } { { "../rtl/potential_adder_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_6.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756767 "|accelerator_toplevel|potential_adder_6:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[18\] potential_adder_6.v(134) " "Inferred latch for \"d\[18\]\" at potential_adder_6.v(134)" {  } { { "../rtl/potential_adder_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_6.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756768 "|accelerator_toplevel|potential_adder_6:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[19\] potential_adder_6.v(134) " "Inferred latch for \"d\[19\]\" at potential_adder_6.v(134)" {  } { { "../rtl/potential_adder_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_6.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756768 "|accelerator_toplevel|potential_adder_6:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[20\] potential_adder_6.v(134) " "Inferred latch for \"d\[20\]\" at potential_adder_6.v(134)" {  } { { "../rtl/potential_adder_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_6.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756768 "|accelerator_toplevel|potential_adder_6:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[21\] potential_adder_6.v(134) " "Inferred latch for \"d\[21\]\" at potential_adder_6.v(134)" {  } { { "../rtl/potential_adder_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_6.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756768 "|accelerator_toplevel|potential_adder_6:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[22\] potential_adder_6.v(134) " "Inferred latch for \"d\[22\]\" at potential_adder_6.v(134)" {  } { { "../rtl/potential_adder_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_6.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756768 "|accelerator_toplevel|potential_adder_6:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[23\] potential_adder_6.v(134) " "Inferred latch for \"d\[23\]\" at potential_adder_6.v(134)" {  } { { "../rtl/potential_adder_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_6.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756768 "|accelerator_toplevel|potential_adder_6:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[24\] potential_adder_6.v(134) " "Inferred latch for \"d\[24\]\" at potential_adder_6.v(134)" {  } { { "../rtl/potential_adder_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_6.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756768 "|accelerator_toplevel|potential_adder_6:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[25\] potential_adder_6.v(134) " "Inferred latch for \"d\[25\]\" at potential_adder_6.v(134)" {  } { { "../rtl/potential_adder_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_6.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756768 "|accelerator_toplevel|potential_adder_6:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[26\] potential_adder_6.v(134) " "Inferred latch for \"d\[26\]\" at potential_adder_6.v(134)" {  } { { "../rtl/potential_adder_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_6.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756768 "|accelerator_toplevel|potential_adder_6:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[27\] potential_adder_6.v(134) " "Inferred latch for \"d\[27\]\" at potential_adder_6.v(134)" {  } { { "../rtl/potential_adder_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_6.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756768 "|accelerator_toplevel|potential_adder_6:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[28\] potential_adder_6.v(134) " "Inferred latch for \"d\[28\]\" at potential_adder_6.v(134)" {  } { { "../rtl/potential_adder_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_6.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756769 "|accelerator_toplevel|potential_adder_6:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[29\] potential_adder_6.v(134) " "Inferred latch for \"d\[29\]\" at potential_adder_6.v(134)" {  } { { "../rtl/potential_adder_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_6.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756769 "|accelerator_toplevel|potential_adder_6:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[30\] potential_adder_6.v(134) " "Inferred latch for \"d\[30\]\" at potential_adder_6.v(134)" {  } { { "../rtl/potential_adder_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_6.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756769 "|accelerator_toplevel|potential_adder_6:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[31\] potential_adder_6.v(134) " "Inferred latch for \"d\[31\]\" at potential_adder_6.v(134)" {  } { { "../rtl/potential_adder_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_6.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756769 "|accelerator_toplevel|potential_adder_6:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[0\] potential_adder_6.v(134) " "Inferred latch for \"c\[0\]\" at potential_adder_6.v(134)" {  } { { "../rtl/potential_adder_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_6.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756769 "|accelerator_toplevel|potential_adder_6:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[1\] potential_adder_6.v(134) " "Inferred latch for \"c\[1\]\" at potential_adder_6.v(134)" {  } { { "../rtl/potential_adder_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_6.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756769 "|accelerator_toplevel|potential_adder_6:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[2\] potential_adder_6.v(134) " "Inferred latch for \"c\[2\]\" at potential_adder_6.v(134)" {  } { { "../rtl/potential_adder_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_6.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756769 "|accelerator_toplevel|potential_adder_6:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[3\] potential_adder_6.v(134) " "Inferred latch for \"c\[3\]\" at potential_adder_6.v(134)" {  } { { "../rtl/potential_adder_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_6.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756769 "|accelerator_toplevel|potential_adder_6:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[4\] potential_adder_6.v(134) " "Inferred latch for \"c\[4\]\" at potential_adder_6.v(134)" {  } { { "../rtl/potential_adder_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_6.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756769 "|accelerator_toplevel|potential_adder_6:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[5\] potential_adder_6.v(134) " "Inferred latch for \"c\[5\]\" at potential_adder_6.v(134)" {  } { { "../rtl/potential_adder_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_6.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756769 "|accelerator_toplevel|potential_adder_6:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[6\] potential_adder_6.v(134) " "Inferred latch for \"c\[6\]\" at potential_adder_6.v(134)" {  } { { "../rtl/potential_adder_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_6.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756770 "|accelerator_toplevel|potential_adder_6:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[7\] potential_adder_6.v(134) " "Inferred latch for \"c\[7\]\" at potential_adder_6.v(134)" {  } { { "../rtl/potential_adder_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_6.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756770 "|accelerator_toplevel|potential_adder_6:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[8\] potential_adder_6.v(134) " "Inferred latch for \"c\[8\]\" at potential_adder_6.v(134)" {  } { { "../rtl/potential_adder_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_6.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756770 "|accelerator_toplevel|potential_adder_6:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[9\] potential_adder_6.v(134) " "Inferred latch for \"c\[9\]\" at potential_adder_6.v(134)" {  } { { "../rtl/potential_adder_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_6.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756770 "|accelerator_toplevel|potential_adder_6:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[10\] potential_adder_6.v(134) " "Inferred latch for \"c\[10\]\" at potential_adder_6.v(134)" {  } { { "../rtl/potential_adder_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_6.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756770 "|accelerator_toplevel|potential_adder_6:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[11\] potential_adder_6.v(134) " "Inferred latch for \"c\[11\]\" at potential_adder_6.v(134)" {  } { { "../rtl/potential_adder_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_6.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756770 "|accelerator_toplevel|potential_adder_6:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[12\] potential_adder_6.v(134) " "Inferred latch for \"c\[12\]\" at potential_adder_6.v(134)" {  } { { "../rtl/potential_adder_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_6.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756770 "|accelerator_toplevel|potential_adder_6:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[13\] potential_adder_6.v(134) " "Inferred latch for \"c\[13\]\" at potential_adder_6.v(134)" {  } { { "../rtl/potential_adder_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_6.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756770 "|accelerator_toplevel|potential_adder_6:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[14\] potential_adder_6.v(134) " "Inferred latch for \"c\[14\]\" at potential_adder_6.v(134)" {  } { { "../rtl/potential_adder_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_6.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756770 "|accelerator_toplevel|potential_adder_6:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[15\] potential_adder_6.v(134) " "Inferred latch for \"c\[15\]\" at potential_adder_6.v(134)" {  } { { "../rtl/potential_adder_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_6.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756770 "|accelerator_toplevel|potential_adder_6:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[16\] potential_adder_6.v(134) " "Inferred latch for \"c\[16\]\" at potential_adder_6.v(134)" {  } { { "../rtl/potential_adder_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_6.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756771 "|accelerator_toplevel|potential_adder_6:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[17\] potential_adder_6.v(134) " "Inferred latch for \"c\[17\]\" at potential_adder_6.v(134)" {  } { { "../rtl/potential_adder_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_6.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756771 "|accelerator_toplevel|potential_adder_6:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[18\] potential_adder_6.v(134) " "Inferred latch for \"c\[18\]\" at potential_adder_6.v(134)" {  } { { "../rtl/potential_adder_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_6.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756771 "|accelerator_toplevel|potential_adder_6:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[19\] potential_adder_6.v(134) " "Inferred latch for \"c\[19\]\" at potential_adder_6.v(134)" {  } { { "../rtl/potential_adder_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_6.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756771 "|accelerator_toplevel|potential_adder_6:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[20\] potential_adder_6.v(134) " "Inferred latch for \"c\[20\]\" at potential_adder_6.v(134)" {  } { { "../rtl/potential_adder_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_6.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756771 "|accelerator_toplevel|potential_adder_6:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[21\] potential_adder_6.v(134) " "Inferred latch for \"c\[21\]\" at potential_adder_6.v(134)" {  } { { "../rtl/potential_adder_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_6.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756771 "|accelerator_toplevel|potential_adder_6:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[22\] potential_adder_6.v(134) " "Inferred latch for \"c\[22\]\" at potential_adder_6.v(134)" {  } { { "../rtl/potential_adder_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_6.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756771 "|accelerator_toplevel|potential_adder_6:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[23\] potential_adder_6.v(134) " "Inferred latch for \"c\[23\]\" at potential_adder_6.v(134)" {  } { { "../rtl/potential_adder_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_6.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756771 "|accelerator_toplevel|potential_adder_6:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[24\] potential_adder_6.v(134) " "Inferred latch for \"c\[24\]\" at potential_adder_6.v(134)" {  } { { "../rtl/potential_adder_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_6.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756771 "|accelerator_toplevel|potential_adder_6:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[25\] potential_adder_6.v(134) " "Inferred latch for \"c\[25\]\" at potential_adder_6.v(134)" {  } { { "../rtl/potential_adder_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_6.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756772 "|accelerator_toplevel|potential_adder_6:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[26\] potential_adder_6.v(134) " "Inferred latch for \"c\[26\]\" at potential_adder_6.v(134)" {  } { { "../rtl/potential_adder_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_6.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756772 "|accelerator_toplevel|potential_adder_6:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[27\] potential_adder_6.v(134) " "Inferred latch for \"c\[27\]\" at potential_adder_6.v(134)" {  } { { "../rtl/potential_adder_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_6.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756772 "|accelerator_toplevel|potential_adder_6:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[28\] potential_adder_6.v(134) " "Inferred latch for \"c\[28\]\" at potential_adder_6.v(134)" {  } { { "../rtl/potential_adder_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_6.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756772 "|accelerator_toplevel|potential_adder_6:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[29\] potential_adder_6.v(134) " "Inferred latch for \"c\[29\]\" at potential_adder_6.v(134)" {  } { { "../rtl/potential_adder_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_6.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756772 "|accelerator_toplevel|potential_adder_6:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[30\] potential_adder_6.v(134) " "Inferred latch for \"c\[30\]\" at potential_adder_6.v(134)" {  } { { "../rtl/potential_adder_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_6.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756772 "|accelerator_toplevel|potential_adder_6:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[31\] potential_adder_6.v(134) " "Inferred latch for \"c\[31\]\" at potential_adder_6.v(134)" {  } { { "../rtl/potential_adder_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_6.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756772 "|accelerator_toplevel|potential_adder_6:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[0\] potential_adder_6.v(134) " "Inferred latch for \"b\[0\]\" at potential_adder_6.v(134)" {  } { { "../rtl/potential_adder_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_6.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756772 "|accelerator_toplevel|potential_adder_6:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[1\] potential_adder_6.v(134) " "Inferred latch for \"b\[1\]\" at potential_adder_6.v(134)" {  } { { "../rtl/potential_adder_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_6.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756773 "|accelerator_toplevel|potential_adder_6:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[2\] potential_adder_6.v(134) " "Inferred latch for \"b\[2\]\" at potential_adder_6.v(134)" {  } { { "../rtl/potential_adder_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_6.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756773 "|accelerator_toplevel|potential_adder_6:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[3\] potential_adder_6.v(134) " "Inferred latch for \"b\[3\]\" at potential_adder_6.v(134)" {  } { { "../rtl/potential_adder_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_6.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756773 "|accelerator_toplevel|potential_adder_6:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[4\] potential_adder_6.v(134) " "Inferred latch for \"b\[4\]\" at potential_adder_6.v(134)" {  } { { "../rtl/potential_adder_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_6.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756773 "|accelerator_toplevel|potential_adder_6:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[5\] potential_adder_6.v(134) " "Inferred latch for \"b\[5\]\" at potential_adder_6.v(134)" {  } { { "../rtl/potential_adder_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_6.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756773 "|accelerator_toplevel|potential_adder_6:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[6\] potential_adder_6.v(134) " "Inferred latch for \"b\[6\]\" at potential_adder_6.v(134)" {  } { { "../rtl/potential_adder_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_6.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756773 "|accelerator_toplevel|potential_adder_6:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[7\] potential_adder_6.v(134) " "Inferred latch for \"b\[7\]\" at potential_adder_6.v(134)" {  } { { "../rtl/potential_adder_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_6.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756773 "|accelerator_toplevel|potential_adder_6:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[8\] potential_adder_6.v(134) " "Inferred latch for \"b\[8\]\" at potential_adder_6.v(134)" {  } { { "../rtl/potential_adder_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_6.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756773 "|accelerator_toplevel|potential_adder_6:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[9\] potential_adder_6.v(134) " "Inferred latch for \"b\[9\]\" at potential_adder_6.v(134)" {  } { { "../rtl/potential_adder_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_6.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756773 "|accelerator_toplevel|potential_adder_6:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[10\] potential_adder_6.v(134) " "Inferred latch for \"b\[10\]\" at potential_adder_6.v(134)" {  } { { "../rtl/potential_adder_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_6.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756773 "|accelerator_toplevel|potential_adder_6:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[11\] potential_adder_6.v(134) " "Inferred latch for \"b\[11\]\" at potential_adder_6.v(134)" {  } { { "../rtl/potential_adder_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_6.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756774 "|accelerator_toplevel|potential_adder_6:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[12\] potential_adder_6.v(134) " "Inferred latch for \"b\[12\]\" at potential_adder_6.v(134)" {  } { { "../rtl/potential_adder_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_6.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756774 "|accelerator_toplevel|potential_adder_6:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[13\] potential_adder_6.v(134) " "Inferred latch for \"b\[13\]\" at potential_adder_6.v(134)" {  } { { "../rtl/potential_adder_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_6.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756774 "|accelerator_toplevel|potential_adder_6:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[14\] potential_adder_6.v(134) " "Inferred latch for \"b\[14\]\" at potential_adder_6.v(134)" {  } { { "../rtl/potential_adder_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_6.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756774 "|accelerator_toplevel|potential_adder_6:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[15\] potential_adder_6.v(134) " "Inferred latch for \"b\[15\]\" at potential_adder_6.v(134)" {  } { { "../rtl/potential_adder_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_6.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756774 "|accelerator_toplevel|potential_adder_6:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[16\] potential_adder_6.v(134) " "Inferred latch for \"b\[16\]\" at potential_adder_6.v(134)" {  } { { "../rtl/potential_adder_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_6.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756774 "|accelerator_toplevel|potential_adder_6:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[17\] potential_adder_6.v(134) " "Inferred latch for \"b\[17\]\" at potential_adder_6.v(134)" {  } { { "../rtl/potential_adder_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_6.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756774 "|accelerator_toplevel|potential_adder_6:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[18\] potential_adder_6.v(134) " "Inferred latch for \"b\[18\]\" at potential_adder_6.v(134)" {  } { { "../rtl/potential_adder_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_6.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756774 "|accelerator_toplevel|potential_adder_6:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[19\] potential_adder_6.v(134) " "Inferred latch for \"b\[19\]\" at potential_adder_6.v(134)" {  } { { "../rtl/potential_adder_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_6.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756774 "|accelerator_toplevel|potential_adder_6:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[20\] potential_adder_6.v(134) " "Inferred latch for \"b\[20\]\" at potential_adder_6.v(134)" {  } { { "../rtl/potential_adder_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_6.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756774 "|accelerator_toplevel|potential_adder_6:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[21\] potential_adder_6.v(134) " "Inferred latch for \"b\[21\]\" at potential_adder_6.v(134)" {  } { { "../rtl/potential_adder_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_6.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756774 "|accelerator_toplevel|potential_adder_6:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[22\] potential_adder_6.v(134) " "Inferred latch for \"b\[22\]\" at potential_adder_6.v(134)" {  } { { "../rtl/potential_adder_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_6.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756775 "|accelerator_toplevel|potential_adder_6:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[23\] potential_adder_6.v(134) " "Inferred latch for \"b\[23\]\" at potential_adder_6.v(134)" {  } { { "../rtl/potential_adder_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_6.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756775 "|accelerator_toplevel|potential_adder_6:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[24\] potential_adder_6.v(134) " "Inferred latch for \"b\[24\]\" at potential_adder_6.v(134)" {  } { { "../rtl/potential_adder_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_6.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756775 "|accelerator_toplevel|potential_adder_6:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[25\] potential_adder_6.v(134) " "Inferred latch for \"b\[25\]\" at potential_adder_6.v(134)" {  } { { "../rtl/potential_adder_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_6.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756775 "|accelerator_toplevel|potential_adder_6:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[26\] potential_adder_6.v(134) " "Inferred latch for \"b\[26\]\" at potential_adder_6.v(134)" {  } { { "../rtl/potential_adder_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_6.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756775 "|accelerator_toplevel|potential_adder_6:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[27\] potential_adder_6.v(134) " "Inferred latch for \"b\[27\]\" at potential_adder_6.v(134)" {  } { { "../rtl/potential_adder_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_6.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756775 "|accelerator_toplevel|potential_adder_6:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[28\] potential_adder_6.v(134) " "Inferred latch for \"b\[28\]\" at potential_adder_6.v(134)" {  } { { "../rtl/potential_adder_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_6.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756775 "|accelerator_toplevel|potential_adder_6:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[29\] potential_adder_6.v(134) " "Inferred latch for \"b\[29\]\" at potential_adder_6.v(134)" {  } { { "../rtl/potential_adder_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_6.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756775 "|accelerator_toplevel|potential_adder_6:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[30\] potential_adder_6.v(134) " "Inferred latch for \"b\[30\]\" at potential_adder_6.v(134)" {  } { { "../rtl/potential_adder_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_6.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756775 "|accelerator_toplevel|potential_adder_6:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[31\] potential_adder_6.v(134) " "Inferred latch for \"b\[31\]\" at potential_adder_6.v(134)" {  } { { "../rtl/potential_adder_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_6.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756775 "|accelerator_toplevel|potential_adder_6:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[0\] potential_adder_6.v(134) " "Inferred latch for \"a\[0\]\" at potential_adder_6.v(134)" {  } { { "../rtl/potential_adder_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_6.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756776 "|accelerator_toplevel|potential_adder_6:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[1\] potential_adder_6.v(134) " "Inferred latch for \"a\[1\]\" at potential_adder_6.v(134)" {  } { { "../rtl/potential_adder_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_6.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756776 "|accelerator_toplevel|potential_adder_6:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[2\] potential_adder_6.v(134) " "Inferred latch for \"a\[2\]\" at potential_adder_6.v(134)" {  } { { "../rtl/potential_adder_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_6.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756776 "|accelerator_toplevel|potential_adder_6:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[3\] potential_adder_6.v(134) " "Inferred latch for \"a\[3\]\" at potential_adder_6.v(134)" {  } { { "../rtl/potential_adder_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_6.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756776 "|accelerator_toplevel|potential_adder_6:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[4\] potential_adder_6.v(134) " "Inferred latch for \"a\[4\]\" at potential_adder_6.v(134)" {  } { { "../rtl/potential_adder_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_6.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756776 "|accelerator_toplevel|potential_adder_6:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[5\] potential_adder_6.v(134) " "Inferred latch for \"a\[5\]\" at potential_adder_6.v(134)" {  } { { "../rtl/potential_adder_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_6.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756776 "|accelerator_toplevel|potential_adder_6:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[6\] potential_adder_6.v(134) " "Inferred latch for \"a\[6\]\" at potential_adder_6.v(134)" {  } { { "../rtl/potential_adder_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_6.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756776 "|accelerator_toplevel|potential_adder_6:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[7\] potential_adder_6.v(134) " "Inferred latch for \"a\[7\]\" at potential_adder_6.v(134)" {  } { { "../rtl/potential_adder_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_6.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756776 "|accelerator_toplevel|potential_adder_6:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[8\] potential_adder_6.v(134) " "Inferred latch for \"a\[8\]\" at potential_adder_6.v(134)" {  } { { "../rtl/potential_adder_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_6.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756776 "|accelerator_toplevel|potential_adder_6:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[9\] potential_adder_6.v(134) " "Inferred latch for \"a\[9\]\" at potential_adder_6.v(134)" {  } { { "../rtl/potential_adder_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_6.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756776 "|accelerator_toplevel|potential_adder_6:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[10\] potential_adder_6.v(134) " "Inferred latch for \"a\[10\]\" at potential_adder_6.v(134)" {  } { { "../rtl/potential_adder_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_6.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756776 "|accelerator_toplevel|potential_adder_6:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[11\] potential_adder_6.v(134) " "Inferred latch for \"a\[11\]\" at potential_adder_6.v(134)" {  } { { "../rtl/potential_adder_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_6.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756777 "|accelerator_toplevel|potential_adder_6:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[12\] potential_adder_6.v(134) " "Inferred latch for \"a\[12\]\" at potential_adder_6.v(134)" {  } { { "../rtl/potential_adder_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_6.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756777 "|accelerator_toplevel|potential_adder_6:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[13\] potential_adder_6.v(134) " "Inferred latch for \"a\[13\]\" at potential_adder_6.v(134)" {  } { { "../rtl/potential_adder_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_6.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756777 "|accelerator_toplevel|potential_adder_6:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[14\] potential_adder_6.v(134) " "Inferred latch for \"a\[14\]\" at potential_adder_6.v(134)" {  } { { "../rtl/potential_adder_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_6.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756777 "|accelerator_toplevel|potential_adder_6:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[15\] potential_adder_6.v(134) " "Inferred latch for \"a\[15\]\" at potential_adder_6.v(134)" {  } { { "../rtl/potential_adder_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_6.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756777 "|accelerator_toplevel|potential_adder_6:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[16\] potential_adder_6.v(134) " "Inferred latch for \"a\[16\]\" at potential_adder_6.v(134)" {  } { { "../rtl/potential_adder_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_6.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756777 "|accelerator_toplevel|potential_adder_6:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[17\] potential_adder_6.v(134) " "Inferred latch for \"a\[17\]\" at potential_adder_6.v(134)" {  } { { "../rtl/potential_adder_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_6.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756777 "|accelerator_toplevel|potential_adder_6:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[18\] potential_adder_6.v(134) " "Inferred latch for \"a\[18\]\" at potential_adder_6.v(134)" {  } { { "../rtl/potential_adder_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_6.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756777 "|accelerator_toplevel|potential_adder_6:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[19\] potential_adder_6.v(134) " "Inferred latch for \"a\[19\]\" at potential_adder_6.v(134)" {  } { { "../rtl/potential_adder_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_6.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756777 "|accelerator_toplevel|potential_adder_6:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[20\] potential_adder_6.v(134) " "Inferred latch for \"a\[20\]\" at potential_adder_6.v(134)" {  } { { "../rtl/potential_adder_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_6.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756777 "|accelerator_toplevel|potential_adder_6:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[21\] potential_adder_6.v(134) " "Inferred latch for \"a\[21\]\" at potential_adder_6.v(134)" {  } { { "../rtl/potential_adder_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_6.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756777 "|accelerator_toplevel|potential_adder_6:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[22\] potential_adder_6.v(134) " "Inferred latch for \"a\[22\]\" at potential_adder_6.v(134)" {  } { { "../rtl/potential_adder_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_6.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756778 "|accelerator_toplevel|potential_adder_6:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[23\] potential_adder_6.v(134) " "Inferred latch for \"a\[23\]\" at potential_adder_6.v(134)" {  } { { "../rtl/potential_adder_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_6.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756778 "|accelerator_toplevel|potential_adder_6:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[24\] potential_adder_6.v(134) " "Inferred latch for \"a\[24\]\" at potential_adder_6.v(134)" {  } { { "../rtl/potential_adder_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_6.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756778 "|accelerator_toplevel|potential_adder_6:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[25\] potential_adder_6.v(134) " "Inferred latch for \"a\[25\]\" at potential_adder_6.v(134)" {  } { { "../rtl/potential_adder_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_6.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756778 "|accelerator_toplevel|potential_adder_6:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[26\] potential_adder_6.v(134) " "Inferred latch for \"a\[26\]\" at potential_adder_6.v(134)" {  } { { "../rtl/potential_adder_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_6.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756778 "|accelerator_toplevel|potential_adder_6:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[27\] potential_adder_6.v(134) " "Inferred latch for \"a\[27\]\" at potential_adder_6.v(134)" {  } { { "../rtl/potential_adder_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_6.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756778 "|accelerator_toplevel|potential_adder_6:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[28\] potential_adder_6.v(134) " "Inferred latch for \"a\[28\]\" at potential_adder_6.v(134)" {  } { { "../rtl/potential_adder_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_6.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756778 "|accelerator_toplevel|potential_adder_6:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[29\] potential_adder_6.v(134) " "Inferred latch for \"a\[29\]\" at potential_adder_6.v(134)" {  } { { "../rtl/potential_adder_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_6.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756778 "|accelerator_toplevel|potential_adder_6:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[30\] potential_adder_6.v(134) " "Inferred latch for \"a\[30\]\" at potential_adder_6.v(134)" {  } { { "../rtl/potential_adder_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_6.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756778 "|accelerator_toplevel|potential_adder_6:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[31\] potential_adder_6.v(134) " "Inferred latch for \"a\[31\]\" at potential_adder_6.v(134)" {  } { { "../rtl/potential_adder_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_6.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756778 "|accelerator_toplevel|potential_adder_6:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "model.10 potential_adder_6.v(134) " "Inferred latch for \"model.10\" at potential_adder_6.v(134)" {  } { { "../rtl/potential_adder_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_6.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756779 "|accelerator_toplevel|potential_adder_6:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "model.01 potential_adder_6.v(134) " "Inferred latch for \"model.01\" at potential_adder_6.v(134)" {  } { { "../rtl/potential_adder_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_6.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756779 "|accelerator_toplevel|potential_adder_6:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "model.00 potential_adder_6.v(134) " "Inferred latch for \"model.00\" at potential_adder_6.v(134)" {  } { { "../rtl/potential_adder_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_6.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756779 "|accelerator_toplevel|potential_adder_6:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[0\] potential_adder_6.v(134) " "Inferred latch for \"v_threshold\[0\]\" at potential_adder_6.v(134)" {  } { { "../rtl/potential_adder_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_6.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756779 "|accelerator_toplevel|potential_adder_6:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[1\] potential_adder_6.v(134) " "Inferred latch for \"v_threshold\[1\]\" at potential_adder_6.v(134)" {  } { { "../rtl/potential_adder_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_6.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756779 "|accelerator_toplevel|potential_adder_6:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[2\] potential_adder_6.v(134) " "Inferred latch for \"v_threshold\[2\]\" at potential_adder_6.v(134)" {  } { { "../rtl/potential_adder_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_6.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756779 "|accelerator_toplevel|potential_adder_6:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[3\] potential_adder_6.v(134) " "Inferred latch for \"v_threshold\[3\]\" at potential_adder_6.v(134)" {  } { { "../rtl/potential_adder_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_6.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756779 "|accelerator_toplevel|potential_adder_6:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[4\] potential_adder_6.v(134) " "Inferred latch for \"v_threshold\[4\]\" at potential_adder_6.v(134)" {  } { { "../rtl/potential_adder_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_6.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756779 "|accelerator_toplevel|potential_adder_6:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[5\] potential_adder_6.v(134) " "Inferred latch for \"v_threshold\[5\]\" at potential_adder_6.v(134)" {  } { { "../rtl/potential_adder_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_6.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756779 "|accelerator_toplevel|potential_adder_6:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[6\] potential_adder_6.v(134) " "Inferred latch for \"v_threshold\[6\]\" at potential_adder_6.v(134)" {  } { { "../rtl/potential_adder_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_6.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756780 "|accelerator_toplevel|potential_adder_6:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[7\] potential_adder_6.v(134) " "Inferred latch for \"v_threshold\[7\]\" at potential_adder_6.v(134)" {  } { { "../rtl/potential_adder_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_6.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756780 "|accelerator_toplevel|potential_adder_6:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[8\] potential_adder_6.v(134) " "Inferred latch for \"v_threshold\[8\]\" at potential_adder_6.v(134)" {  } { { "../rtl/potential_adder_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_6.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756780 "|accelerator_toplevel|potential_adder_6:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[9\] potential_adder_6.v(134) " "Inferred latch for \"v_threshold\[9\]\" at potential_adder_6.v(134)" {  } { { "../rtl/potential_adder_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_6.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756780 "|accelerator_toplevel|potential_adder_6:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[10\] potential_adder_6.v(134) " "Inferred latch for \"v_threshold\[10\]\" at potential_adder_6.v(134)" {  } { { "../rtl/potential_adder_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_6.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756780 "|accelerator_toplevel|potential_adder_6:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[11\] potential_adder_6.v(134) " "Inferred latch for \"v_threshold\[11\]\" at potential_adder_6.v(134)" {  } { { "../rtl/potential_adder_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_6.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756780 "|accelerator_toplevel|potential_adder_6:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[12\] potential_adder_6.v(134) " "Inferred latch for \"v_threshold\[12\]\" at potential_adder_6.v(134)" {  } { { "../rtl/potential_adder_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_6.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756780 "|accelerator_toplevel|potential_adder_6:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[13\] potential_adder_6.v(134) " "Inferred latch for \"v_threshold\[13\]\" at potential_adder_6.v(134)" {  } { { "../rtl/potential_adder_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_6.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756780 "|accelerator_toplevel|potential_adder_6:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[14\] potential_adder_6.v(134) " "Inferred latch for \"v_threshold\[14\]\" at potential_adder_6.v(134)" {  } { { "../rtl/potential_adder_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_6.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756780 "|accelerator_toplevel|potential_adder_6:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[15\] potential_adder_6.v(134) " "Inferred latch for \"v_threshold\[15\]\" at potential_adder_6.v(134)" {  } { { "../rtl/potential_adder_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_6.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756780 "|accelerator_toplevel|potential_adder_6:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[16\] potential_adder_6.v(134) " "Inferred latch for \"v_threshold\[16\]\" at potential_adder_6.v(134)" {  } { { "../rtl/potential_adder_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_6.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756780 "|accelerator_toplevel|potential_adder_6:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[17\] potential_adder_6.v(134) " "Inferred latch for \"v_threshold\[17\]\" at potential_adder_6.v(134)" {  } { { "../rtl/potential_adder_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_6.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756781 "|accelerator_toplevel|potential_adder_6:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[18\] potential_adder_6.v(134) " "Inferred latch for \"v_threshold\[18\]\" at potential_adder_6.v(134)" {  } { { "../rtl/potential_adder_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_6.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756781 "|accelerator_toplevel|potential_adder_6:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[19\] potential_adder_6.v(134) " "Inferred latch for \"v_threshold\[19\]\" at potential_adder_6.v(134)" {  } { { "../rtl/potential_adder_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_6.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756781 "|accelerator_toplevel|potential_adder_6:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[20\] potential_adder_6.v(134) " "Inferred latch for \"v_threshold\[20\]\" at potential_adder_6.v(134)" {  } { { "../rtl/potential_adder_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_6.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756781 "|accelerator_toplevel|potential_adder_6:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[21\] potential_adder_6.v(134) " "Inferred latch for \"v_threshold\[21\]\" at potential_adder_6.v(134)" {  } { { "../rtl/potential_adder_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_6.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756781 "|accelerator_toplevel|potential_adder_6:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[22\] potential_adder_6.v(134) " "Inferred latch for \"v_threshold\[22\]\" at potential_adder_6.v(134)" {  } { { "../rtl/potential_adder_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_6.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756781 "|accelerator_toplevel|potential_adder_6:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[23\] potential_adder_6.v(134) " "Inferred latch for \"v_threshold\[23\]\" at potential_adder_6.v(134)" {  } { { "../rtl/potential_adder_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_6.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756781 "|accelerator_toplevel|potential_adder_6:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[24\] potential_adder_6.v(134) " "Inferred latch for \"v_threshold\[24\]\" at potential_adder_6.v(134)" {  } { { "../rtl/potential_adder_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_6.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756781 "|accelerator_toplevel|potential_adder_6:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[25\] potential_adder_6.v(134) " "Inferred latch for \"v_threshold\[25\]\" at potential_adder_6.v(134)" {  } { { "../rtl/potential_adder_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_6.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756781 "|accelerator_toplevel|potential_adder_6:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[26\] potential_adder_6.v(134) " "Inferred latch for \"v_threshold\[26\]\" at potential_adder_6.v(134)" {  } { { "../rtl/potential_adder_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_6.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756781 "|accelerator_toplevel|potential_adder_6:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[27\] potential_adder_6.v(134) " "Inferred latch for \"v_threshold\[27\]\" at potential_adder_6.v(134)" {  } { { "../rtl/potential_adder_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_6.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756782 "|accelerator_toplevel|potential_adder_6:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[28\] potential_adder_6.v(134) " "Inferred latch for \"v_threshold\[28\]\" at potential_adder_6.v(134)" {  } { { "../rtl/potential_adder_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_6.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756782 "|accelerator_toplevel|potential_adder_6:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[29\] potential_adder_6.v(134) " "Inferred latch for \"v_threshold\[29\]\" at potential_adder_6.v(134)" {  } { { "../rtl/potential_adder_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_6.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756782 "|accelerator_toplevel|potential_adder_6:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[30\] potential_adder_6.v(134) " "Inferred latch for \"v_threshold\[30\]\" at potential_adder_6.v(134)" {  } { { "../rtl/potential_adder_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_6.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756782 "|accelerator_toplevel|potential_adder_6:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[31\] potential_adder_6.v(134) " "Inferred latch for \"v_threshold\[31\]\" at potential_adder_6.v(134)" {  } { { "../rtl/potential_adder_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_6.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756782 "|accelerator_toplevel|potential_adder_6:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[0\] potential_adder_6.v(134) " "Inferred latch for \"u\[0\]\" at potential_adder_6.v(134)" {  } { { "../rtl/potential_adder_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_6.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756782 "|accelerator_toplevel|potential_adder_6:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[1\] potential_adder_6.v(134) " "Inferred latch for \"u\[1\]\" at potential_adder_6.v(134)" {  } { { "../rtl/potential_adder_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_6.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756782 "|accelerator_toplevel|potential_adder_6:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[2\] potential_adder_6.v(134) " "Inferred latch for \"u\[2\]\" at potential_adder_6.v(134)" {  } { { "../rtl/potential_adder_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_6.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756782 "|accelerator_toplevel|potential_adder_6:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[3\] potential_adder_6.v(134) " "Inferred latch for \"u\[3\]\" at potential_adder_6.v(134)" {  } { { "../rtl/potential_adder_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_6.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756782 "|accelerator_toplevel|potential_adder_6:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[4\] potential_adder_6.v(134) " "Inferred latch for \"u\[4\]\" at potential_adder_6.v(134)" {  } { { "../rtl/potential_adder_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_6.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756783 "|accelerator_toplevel|potential_adder_6:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[5\] potential_adder_6.v(134) " "Inferred latch for \"u\[5\]\" at potential_adder_6.v(134)" {  } { { "../rtl/potential_adder_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_6.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756783 "|accelerator_toplevel|potential_adder_6:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[6\] potential_adder_6.v(134) " "Inferred latch for \"u\[6\]\" at potential_adder_6.v(134)" {  } { { "../rtl/potential_adder_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_6.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756783 "|accelerator_toplevel|potential_adder_6:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[7\] potential_adder_6.v(134) " "Inferred latch for \"u\[7\]\" at potential_adder_6.v(134)" {  } { { "../rtl/potential_adder_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_6.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756783 "|accelerator_toplevel|potential_adder_6:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[8\] potential_adder_6.v(134) " "Inferred latch for \"u\[8\]\" at potential_adder_6.v(134)" {  } { { "../rtl/potential_adder_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_6.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756783 "|accelerator_toplevel|potential_adder_6:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[9\] potential_adder_6.v(134) " "Inferred latch for \"u\[9\]\" at potential_adder_6.v(134)" {  } { { "../rtl/potential_adder_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_6.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756783 "|accelerator_toplevel|potential_adder_6:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[10\] potential_adder_6.v(134) " "Inferred latch for \"u\[10\]\" at potential_adder_6.v(134)" {  } { { "../rtl/potential_adder_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_6.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756783 "|accelerator_toplevel|potential_adder_6:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[11\] potential_adder_6.v(134) " "Inferred latch for \"u\[11\]\" at potential_adder_6.v(134)" {  } { { "../rtl/potential_adder_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_6.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756783 "|accelerator_toplevel|potential_adder_6:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[12\] potential_adder_6.v(134) " "Inferred latch for \"u\[12\]\" at potential_adder_6.v(134)" {  } { { "../rtl/potential_adder_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_6.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756783 "|accelerator_toplevel|potential_adder_6:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[13\] potential_adder_6.v(134) " "Inferred latch for \"u\[13\]\" at potential_adder_6.v(134)" {  } { { "../rtl/potential_adder_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_6.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756784 "|accelerator_toplevel|potential_adder_6:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[14\] potential_adder_6.v(134) " "Inferred latch for \"u\[14\]\" at potential_adder_6.v(134)" {  } { { "../rtl/potential_adder_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_6.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756784 "|accelerator_toplevel|potential_adder_6:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[15\] potential_adder_6.v(134) " "Inferred latch for \"u\[15\]\" at potential_adder_6.v(134)" {  } { { "../rtl/potential_adder_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_6.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756784 "|accelerator_toplevel|potential_adder_6:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[16\] potential_adder_6.v(134) " "Inferred latch for \"u\[16\]\" at potential_adder_6.v(134)" {  } { { "../rtl/potential_adder_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_6.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756784 "|accelerator_toplevel|potential_adder_6:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[17\] potential_adder_6.v(134) " "Inferred latch for \"u\[17\]\" at potential_adder_6.v(134)" {  } { { "../rtl/potential_adder_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_6.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756784 "|accelerator_toplevel|potential_adder_6:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[18\] potential_adder_6.v(134) " "Inferred latch for \"u\[18\]\" at potential_adder_6.v(134)" {  } { { "../rtl/potential_adder_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_6.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756784 "|accelerator_toplevel|potential_adder_6:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[19\] potential_adder_6.v(134) " "Inferred latch for \"u\[19\]\" at potential_adder_6.v(134)" {  } { { "../rtl/potential_adder_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_6.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756784 "|accelerator_toplevel|potential_adder_6:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[20\] potential_adder_6.v(134) " "Inferred latch for \"u\[20\]\" at potential_adder_6.v(134)" {  } { { "../rtl/potential_adder_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_6.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756784 "|accelerator_toplevel|potential_adder_6:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[21\] potential_adder_6.v(134) " "Inferred latch for \"u\[21\]\" at potential_adder_6.v(134)" {  } { { "../rtl/potential_adder_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_6.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756784 "|accelerator_toplevel|potential_adder_6:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[22\] potential_adder_6.v(134) " "Inferred latch for \"u\[22\]\" at potential_adder_6.v(134)" {  } { { "../rtl/potential_adder_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_6.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756785 "|accelerator_toplevel|potential_adder_6:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[23\] potential_adder_6.v(134) " "Inferred latch for \"u\[23\]\" at potential_adder_6.v(134)" {  } { { "../rtl/potential_adder_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_6.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756785 "|accelerator_toplevel|potential_adder_6:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[24\] potential_adder_6.v(134) " "Inferred latch for \"u\[24\]\" at potential_adder_6.v(134)" {  } { { "../rtl/potential_adder_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_6.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756785 "|accelerator_toplevel|potential_adder_6:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[25\] potential_adder_6.v(134) " "Inferred latch for \"u\[25\]\" at potential_adder_6.v(134)" {  } { { "../rtl/potential_adder_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_6.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756785 "|accelerator_toplevel|potential_adder_6:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[26\] potential_adder_6.v(134) " "Inferred latch for \"u\[26\]\" at potential_adder_6.v(134)" {  } { { "../rtl/potential_adder_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_6.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756785 "|accelerator_toplevel|potential_adder_6:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[27\] potential_adder_6.v(134) " "Inferred latch for \"u\[27\]\" at potential_adder_6.v(134)" {  } { { "../rtl/potential_adder_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_6.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756785 "|accelerator_toplevel|potential_adder_6:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[28\] potential_adder_6.v(134) " "Inferred latch for \"u\[28\]\" at potential_adder_6.v(134)" {  } { { "../rtl/potential_adder_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_6.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756785 "|accelerator_toplevel|potential_adder_6:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[29\] potential_adder_6.v(134) " "Inferred latch for \"u\[29\]\" at potential_adder_6.v(134)" {  } { { "../rtl/potential_adder_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_6.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756785 "|accelerator_toplevel|potential_adder_6:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[30\] potential_adder_6.v(134) " "Inferred latch for \"u\[30\]\" at potential_adder_6.v(134)" {  } { { "../rtl/potential_adder_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_6.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756785 "|accelerator_toplevel|potential_adder_6:inst25"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[31\] potential_adder_6.v(134) " "Inferred latch for \"u\[31\]\" at potential_adder_6.v(134)" {  } { { "../rtl/potential_adder_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_6.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756786 "|accelerator_toplevel|potential_adder_6:inst25"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "potential_decay_6 potential_decay_6:inst24 " "Elaborating entity \"potential_decay_6\" for hierarchy \"potential_decay_6:inst24\"" {  } { { "accelerator_toplevel.bdf" "inst24" { Schematic "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/synth/accelerator_toplevel.bdf" { { 2928 -160 168 3168 "inst24" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1736498756849 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "neuron_address potential_decay_6.v(43) " "Verilog HDL or VHDL warning at potential_decay_6.v(43): object \"neuron_address\" assigned a value but never read" {  } { { "../rtl/potential_decay_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_6.v" 43 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1736498756850 "|accelerator_toplevel|potential_decay_6:inst24"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "output_potential_decay6_izhi potential_decay_6.v(45) " "Verilog HDL warning at potential_decay_6.v(45): object output_potential_decay6_izhi used but never assigned" {  } { { "../rtl/potential_decay_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_6.v" 45 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1736498756850 "|accelerator_toplevel|potential_decay_6:inst24"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "set potential_decay_6.v(76) " "Verilog HDL Always Construct warning at potential_decay_6.v(76): variable \"set\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/potential_decay_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_6.v" 76 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1736498756851 "|accelerator_toplevel|potential_decay_6:inst24"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "decay_rate potential_decay_6.v(74) " "Verilog HDL Always Construct warning at potential_decay_6.v(74): inferring latch(es) for variable \"decay_rate\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_decay_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_6.v" 74 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498756851 "|accelerator_toplevel|potential_decay_6:inst24"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "model potential_decay_6.v(74) " "Verilog HDL Always Construct warning at potential_decay_6.v(74): inferring latch(es) for variable \"model\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_decay_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_6.v" 74 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498756851 "|accelerator_toplevel|potential_decay_6:inst24"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "membrane_potential potential_decay_6.v(135) " "Verilog HDL Always Construct warning at potential_decay_6.v(135): variable \"membrane_potential\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/potential_decay_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_6.v" 135 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1736498756852 "|accelerator_toplevel|potential_decay_6:inst24"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "membrane_potential potential_decay_6.v(136) " "Verilog HDL Always Construct warning at potential_decay_6.v(136): variable \"membrane_potential\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/potential_decay_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_6.v" 136 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1736498756852 "|accelerator_toplevel|potential_decay_6:inst24"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "membrane_potential potential_decay_6.v(137) " "Verilog HDL Always Construct warning at potential_decay_6.v(137): variable \"membrane_potential\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/potential_decay_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_6.v" 137 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1736498756852 "|accelerator_toplevel|potential_decay_6:inst24"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "decay_rate potential_decay_6.v(139) " "Verilog HDL Always Construct warning at potential_decay_6.v(139): variable \"decay_rate\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/potential_decay_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_6.v" 139 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1736498756853 "|accelerator_toplevel|potential_decay_6:inst24"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 potential_decay_6.v(143) " "Verilog HDL assignment warning at potential_decay_6.v(143): truncated value with size 33 to match size of target (32)" {  } { { "../rtl/potential_decay_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_6.v" 143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1736498756853 "|accelerator_toplevel|potential_decay_6:inst24"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 potential_decay_6.v(158) " "Verilog HDL assignment warning at potential_decay_6.v(158): truncated value with size 33 to match size of target (32)" {  } { { "../rtl/potential_decay_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_6.v" 158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1736498756853 "|accelerator_toplevel|potential_decay_6:inst24"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 potential_decay_6.v(163) " "Verilog HDL assignment warning at potential_decay_6.v(163): truncated value with size 33 to match size of target (32)" {  } { { "../rtl/potential_decay_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_6.v" 163 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1736498756853 "|accelerator_toplevel|potential_decay_6:inst24"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 potential_decay_6.v(168) " "Verilog HDL assignment warning at potential_decay_6.v(168): truncated value with size 33 to match size of target (32)" {  } { { "../rtl/potential_decay_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_6.v" 168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1736498756853 "|accelerator_toplevel|potential_decay_6:inst24"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 potential_decay_6.v(174) " "Verilog HDL assignment warning at potential_decay_6.v(174): truncated value with size 33 to match size of target (32)" {  } { { "../rtl/potential_decay_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_6.v" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1736498756853 "|accelerator_toplevel|potential_decay_6:inst24"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 potential_decay_6.v(175) " "Verilog HDL assignment warning at potential_decay_6.v(175): truncated value with size 33 to match size of target (32)" {  } { { "../rtl/potential_decay_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_6.v" 175 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1736498756854 "|accelerator_toplevel|potential_decay_6:inst24"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "result_divide_by_2_plus_4 potential_decay_6.v(176) " "Verilog HDL Always Construct warning at potential_decay_6.v(176): variable \"result_divide_by_2_plus_4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/potential_decay_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_6.v" 176 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1736498756854 "|accelerator_toplevel|potential_decay_6:inst24"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 potential_decay_6.v(181) " "Verilog HDL assignment warning at potential_decay_6.v(181): truncated value with size 33 to match size of target (32)" {  } { { "../rtl/potential_decay_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_6.v" 181 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1736498756854 "|accelerator_toplevel|potential_decay_6:inst24"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sign potential_decay_6.v(110) " "Verilog HDL Always Construct warning at potential_decay_6.v(110): inferring latch(es) for variable \"sign\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_decay_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_6.v" 110 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498756855 "|accelerator_toplevel|potential_decay_6:inst24"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "exponent potential_decay_6.v(110) " "Verilog HDL Always Construct warning at potential_decay_6.v(110): inferring latch(es) for variable \"exponent\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_decay_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_6.v" 110 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498756855 "|accelerator_toplevel|potential_decay_6:inst24"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mantissa potential_decay_6.v(110) " "Verilog HDL Always Construct warning at potential_decay_6.v(110): inferring latch(es) for variable \"mantissa\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_decay_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_6.v" 110 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498756855 "|accelerator_toplevel|potential_decay_6:inst24"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "adjusted_exponent potential_decay_6.v(110) " "Verilog HDL Always Construct warning at potential_decay_6.v(110): inferring latch(es) for variable \"adjusted_exponent\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_decay_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_6.v" 110 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498756855 "|accelerator_toplevel|potential_decay_6:inst24"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "output_potential_decay6_LIF potential_decay_6.v(110) " "Verilog HDL Always Construct warning at potential_decay_6.v(110): inferring latch(es) for variable \"output_potential_decay6_LIF\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_decay_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_6.v" 110 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498756855 "|accelerator_toplevel|potential_decay_6:inst24"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "exponent_divided_by_2 potential_decay_6.v(110) " "Verilog HDL Always Construct warning at potential_decay_6.v(110): inferring latch(es) for variable \"exponent_divided_by_2\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_decay_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_6.v" 110 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498756856 "|accelerator_toplevel|potential_decay_6:inst24"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "exponent_divided_by_4 potential_decay_6.v(110) " "Verilog HDL Always Construct warning at potential_decay_6.v(110): inferring latch(es) for variable \"exponent_divided_by_4\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_decay_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_6.v" 110 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498756856 "|accelerator_toplevel|potential_decay_6:inst24"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "number_divided_by_2 potential_decay_6.v(110) " "Verilog HDL Always Construct warning at potential_decay_6.v(110): inferring latch(es) for variable \"number_divided_by_2\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_decay_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_6.v" 110 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498756856 "|accelerator_toplevel|potential_decay_6:inst24"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "number_divided_by_4 potential_decay_6.v(110) " "Verilog HDL Always Construct warning at potential_decay_6.v(110): inferring latch(es) for variable \"number_divided_by_4\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_decay_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_6.v" 110 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498756856 "|accelerator_toplevel|potential_decay_6:inst24"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "model potential_decay_6.v(191) " "Verilog HDL Always Construct warning at potential_decay_6.v(191): variable \"model\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/potential_decay_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_6.v" 191 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1736498756856 "|accelerator_toplevel|potential_decay_6:inst24"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "output_potential_decay6_izhi 0 potential_decay_6.v(45) " "Net \"output_potential_decay6_izhi\" at potential_decay_6.v(45) has no driver or initial value, using a default initial value '0'" {  } { { "../rtl/potential_decay_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_6.v" 45 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1736498756859 "|accelerator_toplevel|potential_decay_6:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[0\] potential_decay_6.v(123) " "Inferred latch for \"number_divided_by_4\[0\]\" at potential_decay_6.v(123)" {  } { { "../rtl/potential_decay_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_6.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756861 "|accelerator_toplevel|potential_decay_6:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[1\] potential_decay_6.v(123) " "Inferred latch for \"number_divided_by_4\[1\]\" at potential_decay_6.v(123)" {  } { { "../rtl/potential_decay_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_6.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756861 "|accelerator_toplevel|potential_decay_6:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[2\] potential_decay_6.v(123) " "Inferred latch for \"number_divided_by_4\[2\]\" at potential_decay_6.v(123)" {  } { { "../rtl/potential_decay_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_6.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756861 "|accelerator_toplevel|potential_decay_6:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[3\] potential_decay_6.v(123) " "Inferred latch for \"number_divided_by_4\[3\]\" at potential_decay_6.v(123)" {  } { { "../rtl/potential_decay_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_6.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756861 "|accelerator_toplevel|potential_decay_6:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[4\] potential_decay_6.v(123) " "Inferred latch for \"number_divided_by_4\[4\]\" at potential_decay_6.v(123)" {  } { { "../rtl/potential_decay_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_6.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756861 "|accelerator_toplevel|potential_decay_6:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[5\] potential_decay_6.v(123) " "Inferred latch for \"number_divided_by_4\[5\]\" at potential_decay_6.v(123)" {  } { { "../rtl/potential_decay_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_6.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756861 "|accelerator_toplevel|potential_decay_6:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[6\] potential_decay_6.v(123) " "Inferred latch for \"number_divided_by_4\[6\]\" at potential_decay_6.v(123)" {  } { { "../rtl/potential_decay_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_6.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756861 "|accelerator_toplevel|potential_decay_6:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[7\] potential_decay_6.v(123) " "Inferred latch for \"number_divided_by_4\[7\]\" at potential_decay_6.v(123)" {  } { { "../rtl/potential_decay_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_6.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756861 "|accelerator_toplevel|potential_decay_6:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[8\] potential_decay_6.v(123) " "Inferred latch for \"number_divided_by_4\[8\]\" at potential_decay_6.v(123)" {  } { { "../rtl/potential_decay_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_6.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756861 "|accelerator_toplevel|potential_decay_6:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[9\] potential_decay_6.v(123) " "Inferred latch for \"number_divided_by_4\[9\]\" at potential_decay_6.v(123)" {  } { { "../rtl/potential_decay_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_6.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756862 "|accelerator_toplevel|potential_decay_6:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[10\] potential_decay_6.v(123) " "Inferred latch for \"number_divided_by_4\[10\]\" at potential_decay_6.v(123)" {  } { { "../rtl/potential_decay_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_6.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756862 "|accelerator_toplevel|potential_decay_6:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[11\] potential_decay_6.v(123) " "Inferred latch for \"number_divided_by_4\[11\]\" at potential_decay_6.v(123)" {  } { { "../rtl/potential_decay_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_6.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756862 "|accelerator_toplevel|potential_decay_6:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[12\] potential_decay_6.v(123) " "Inferred latch for \"number_divided_by_4\[12\]\" at potential_decay_6.v(123)" {  } { { "../rtl/potential_decay_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_6.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756862 "|accelerator_toplevel|potential_decay_6:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[13\] potential_decay_6.v(123) " "Inferred latch for \"number_divided_by_4\[13\]\" at potential_decay_6.v(123)" {  } { { "../rtl/potential_decay_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_6.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756862 "|accelerator_toplevel|potential_decay_6:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[14\] potential_decay_6.v(123) " "Inferred latch for \"number_divided_by_4\[14\]\" at potential_decay_6.v(123)" {  } { { "../rtl/potential_decay_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_6.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756862 "|accelerator_toplevel|potential_decay_6:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[15\] potential_decay_6.v(123) " "Inferred latch for \"number_divided_by_4\[15\]\" at potential_decay_6.v(123)" {  } { { "../rtl/potential_decay_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_6.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756862 "|accelerator_toplevel|potential_decay_6:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[16\] potential_decay_6.v(123) " "Inferred latch for \"number_divided_by_4\[16\]\" at potential_decay_6.v(123)" {  } { { "../rtl/potential_decay_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_6.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756862 "|accelerator_toplevel|potential_decay_6:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[17\] potential_decay_6.v(123) " "Inferred latch for \"number_divided_by_4\[17\]\" at potential_decay_6.v(123)" {  } { { "../rtl/potential_decay_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_6.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756862 "|accelerator_toplevel|potential_decay_6:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[18\] potential_decay_6.v(123) " "Inferred latch for \"number_divided_by_4\[18\]\" at potential_decay_6.v(123)" {  } { { "../rtl/potential_decay_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_6.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756863 "|accelerator_toplevel|potential_decay_6:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[19\] potential_decay_6.v(123) " "Inferred latch for \"number_divided_by_4\[19\]\" at potential_decay_6.v(123)" {  } { { "../rtl/potential_decay_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_6.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756863 "|accelerator_toplevel|potential_decay_6:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[20\] potential_decay_6.v(123) " "Inferred latch for \"number_divided_by_4\[20\]\" at potential_decay_6.v(123)" {  } { { "../rtl/potential_decay_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_6.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756863 "|accelerator_toplevel|potential_decay_6:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[21\] potential_decay_6.v(123) " "Inferred latch for \"number_divided_by_4\[21\]\" at potential_decay_6.v(123)" {  } { { "../rtl/potential_decay_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_6.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756863 "|accelerator_toplevel|potential_decay_6:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[22\] potential_decay_6.v(123) " "Inferred latch for \"number_divided_by_4\[22\]\" at potential_decay_6.v(123)" {  } { { "../rtl/potential_decay_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_6.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756863 "|accelerator_toplevel|potential_decay_6:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[23\] potential_decay_6.v(123) " "Inferred latch for \"number_divided_by_4\[23\]\" at potential_decay_6.v(123)" {  } { { "../rtl/potential_decay_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_6.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756863 "|accelerator_toplevel|potential_decay_6:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[24\] potential_decay_6.v(123) " "Inferred latch for \"number_divided_by_4\[24\]\" at potential_decay_6.v(123)" {  } { { "../rtl/potential_decay_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_6.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756864 "|accelerator_toplevel|potential_decay_6:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[25\] potential_decay_6.v(123) " "Inferred latch for \"number_divided_by_4\[25\]\" at potential_decay_6.v(123)" {  } { { "../rtl/potential_decay_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_6.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756864 "|accelerator_toplevel|potential_decay_6:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[26\] potential_decay_6.v(123) " "Inferred latch for \"number_divided_by_4\[26\]\" at potential_decay_6.v(123)" {  } { { "../rtl/potential_decay_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_6.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756864 "|accelerator_toplevel|potential_decay_6:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[27\] potential_decay_6.v(123) " "Inferred latch for \"number_divided_by_4\[27\]\" at potential_decay_6.v(123)" {  } { { "../rtl/potential_decay_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_6.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756864 "|accelerator_toplevel|potential_decay_6:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[28\] potential_decay_6.v(123) " "Inferred latch for \"number_divided_by_4\[28\]\" at potential_decay_6.v(123)" {  } { { "../rtl/potential_decay_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_6.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756865 "|accelerator_toplevel|potential_decay_6:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[29\] potential_decay_6.v(123) " "Inferred latch for \"number_divided_by_4\[29\]\" at potential_decay_6.v(123)" {  } { { "../rtl/potential_decay_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_6.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756865 "|accelerator_toplevel|potential_decay_6:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[30\] potential_decay_6.v(123) " "Inferred latch for \"number_divided_by_4\[30\]\" at potential_decay_6.v(123)" {  } { { "../rtl/potential_decay_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_6.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756865 "|accelerator_toplevel|potential_decay_6:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[31\] potential_decay_6.v(123) " "Inferred latch for \"number_divided_by_4\[31\]\" at potential_decay_6.v(123)" {  } { { "../rtl/potential_decay_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_6.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756865 "|accelerator_toplevel|potential_decay_6:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[0\] potential_decay_6.v(123) " "Inferred latch for \"number_divided_by_2\[0\]\" at potential_decay_6.v(123)" {  } { { "../rtl/potential_decay_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_6.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756865 "|accelerator_toplevel|potential_decay_6:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[1\] potential_decay_6.v(123) " "Inferred latch for \"number_divided_by_2\[1\]\" at potential_decay_6.v(123)" {  } { { "../rtl/potential_decay_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_6.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756865 "|accelerator_toplevel|potential_decay_6:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[2\] potential_decay_6.v(123) " "Inferred latch for \"number_divided_by_2\[2\]\" at potential_decay_6.v(123)" {  } { { "../rtl/potential_decay_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_6.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756865 "|accelerator_toplevel|potential_decay_6:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[3\] potential_decay_6.v(123) " "Inferred latch for \"number_divided_by_2\[3\]\" at potential_decay_6.v(123)" {  } { { "../rtl/potential_decay_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_6.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756865 "|accelerator_toplevel|potential_decay_6:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[4\] potential_decay_6.v(123) " "Inferred latch for \"number_divided_by_2\[4\]\" at potential_decay_6.v(123)" {  } { { "../rtl/potential_decay_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_6.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756865 "|accelerator_toplevel|potential_decay_6:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[5\] potential_decay_6.v(123) " "Inferred latch for \"number_divided_by_2\[5\]\" at potential_decay_6.v(123)" {  } { { "../rtl/potential_decay_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_6.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756865 "|accelerator_toplevel|potential_decay_6:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[6\] potential_decay_6.v(123) " "Inferred latch for \"number_divided_by_2\[6\]\" at potential_decay_6.v(123)" {  } { { "../rtl/potential_decay_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_6.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756865 "|accelerator_toplevel|potential_decay_6:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[7\] potential_decay_6.v(123) " "Inferred latch for \"number_divided_by_2\[7\]\" at potential_decay_6.v(123)" {  } { { "../rtl/potential_decay_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_6.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756866 "|accelerator_toplevel|potential_decay_6:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[8\] potential_decay_6.v(123) " "Inferred latch for \"number_divided_by_2\[8\]\" at potential_decay_6.v(123)" {  } { { "../rtl/potential_decay_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_6.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756866 "|accelerator_toplevel|potential_decay_6:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[9\] potential_decay_6.v(123) " "Inferred latch for \"number_divided_by_2\[9\]\" at potential_decay_6.v(123)" {  } { { "../rtl/potential_decay_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_6.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756866 "|accelerator_toplevel|potential_decay_6:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[10\] potential_decay_6.v(123) " "Inferred latch for \"number_divided_by_2\[10\]\" at potential_decay_6.v(123)" {  } { { "../rtl/potential_decay_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_6.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756866 "|accelerator_toplevel|potential_decay_6:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[11\] potential_decay_6.v(123) " "Inferred latch for \"number_divided_by_2\[11\]\" at potential_decay_6.v(123)" {  } { { "../rtl/potential_decay_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_6.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756866 "|accelerator_toplevel|potential_decay_6:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[12\] potential_decay_6.v(123) " "Inferred latch for \"number_divided_by_2\[12\]\" at potential_decay_6.v(123)" {  } { { "../rtl/potential_decay_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_6.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756866 "|accelerator_toplevel|potential_decay_6:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[13\] potential_decay_6.v(123) " "Inferred latch for \"number_divided_by_2\[13\]\" at potential_decay_6.v(123)" {  } { { "../rtl/potential_decay_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_6.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756866 "|accelerator_toplevel|potential_decay_6:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[14\] potential_decay_6.v(123) " "Inferred latch for \"number_divided_by_2\[14\]\" at potential_decay_6.v(123)" {  } { { "../rtl/potential_decay_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_6.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756866 "|accelerator_toplevel|potential_decay_6:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[15\] potential_decay_6.v(123) " "Inferred latch for \"number_divided_by_2\[15\]\" at potential_decay_6.v(123)" {  } { { "../rtl/potential_decay_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_6.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756866 "|accelerator_toplevel|potential_decay_6:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[16\] potential_decay_6.v(123) " "Inferred latch for \"number_divided_by_2\[16\]\" at potential_decay_6.v(123)" {  } { { "../rtl/potential_decay_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_6.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756867 "|accelerator_toplevel|potential_decay_6:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[17\] potential_decay_6.v(123) " "Inferred latch for \"number_divided_by_2\[17\]\" at potential_decay_6.v(123)" {  } { { "../rtl/potential_decay_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_6.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756867 "|accelerator_toplevel|potential_decay_6:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[18\] potential_decay_6.v(123) " "Inferred latch for \"number_divided_by_2\[18\]\" at potential_decay_6.v(123)" {  } { { "../rtl/potential_decay_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_6.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756867 "|accelerator_toplevel|potential_decay_6:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[19\] potential_decay_6.v(123) " "Inferred latch for \"number_divided_by_2\[19\]\" at potential_decay_6.v(123)" {  } { { "../rtl/potential_decay_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_6.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756867 "|accelerator_toplevel|potential_decay_6:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[20\] potential_decay_6.v(123) " "Inferred latch for \"number_divided_by_2\[20\]\" at potential_decay_6.v(123)" {  } { { "../rtl/potential_decay_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_6.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756867 "|accelerator_toplevel|potential_decay_6:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[21\] potential_decay_6.v(123) " "Inferred latch for \"number_divided_by_2\[21\]\" at potential_decay_6.v(123)" {  } { { "../rtl/potential_decay_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_6.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756867 "|accelerator_toplevel|potential_decay_6:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[22\] potential_decay_6.v(123) " "Inferred latch for \"number_divided_by_2\[22\]\" at potential_decay_6.v(123)" {  } { { "../rtl/potential_decay_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_6.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756867 "|accelerator_toplevel|potential_decay_6:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[23\] potential_decay_6.v(123) " "Inferred latch for \"number_divided_by_2\[23\]\" at potential_decay_6.v(123)" {  } { { "../rtl/potential_decay_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_6.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756867 "|accelerator_toplevel|potential_decay_6:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[24\] potential_decay_6.v(123) " "Inferred latch for \"number_divided_by_2\[24\]\" at potential_decay_6.v(123)" {  } { { "../rtl/potential_decay_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_6.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756867 "|accelerator_toplevel|potential_decay_6:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[25\] potential_decay_6.v(123) " "Inferred latch for \"number_divided_by_2\[25\]\" at potential_decay_6.v(123)" {  } { { "../rtl/potential_decay_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_6.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756867 "|accelerator_toplevel|potential_decay_6:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[26\] potential_decay_6.v(123) " "Inferred latch for \"number_divided_by_2\[26\]\" at potential_decay_6.v(123)" {  } { { "../rtl/potential_decay_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_6.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756868 "|accelerator_toplevel|potential_decay_6:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[27\] potential_decay_6.v(123) " "Inferred latch for \"number_divided_by_2\[27\]\" at potential_decay_6.v(123)" {  } { { "../rtl/potential_decay_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_6.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756868 "|accelerator_toplevel|potential_decay_6:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[28\] potential_decay_6.v(123) " "Inferred latch for \"number_divided_by_2\[28\]\" at potential_decay_6.v(123)" {  } { { "../rtl/potential_decay_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_6.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756868 "|accelerator_toplevel|potential_decay_6:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[29\] potential_decay_6.v(123) " "Inferred latch for \"number_divided_by_2\[29\]\" at potential_decay_6.v(123)" {  } { { "../rtl/potential_decay_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_6.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756868 "|accelerator_toplevel|potential_decay_6:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[30\] potential_decay_6.v(123) " "Inferred latch for \"number_divided_by_2\[30\]\" at potential_decay_6.v(123)" {  } { { "../rtl/potential_decay_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_6.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756868 "|accelerator_toplevel|potential_decay_6:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[31\] potential_decay_6.v(123) " "Inferred latch for \"number_divided_by_2\[31\]\" at potential_decay_6.v(123)" {  } { { "../rtl/potential_decay_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_6.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756868 "|accelerator_toplevel|potential_decay_6:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay6_LIF\[0\] potential_decay_6.v(123) " "Inferred latch for \"output_potential_decay6_LIF\[0\]\" at potential_decay_6.v(123)" {  } { { "../rtl/potential_decay_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_6.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756868 "|accelerator_toplevel|potential_decay_6:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay6_LIF\[1\] potential_decay_6.v(123) " "Inferred latch for \"output_potential_decay6_LIF\[1\]\" at potential_decay_6.v(123)" {  } { { "../rtl/potential_decay_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_6.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756868 "|accelerator_toplevel|potential_decay_6:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay6_LIF\[2\] potential_decay_6.v(123) " "Inferred latch for \"output_potential_decay6_LIF\[2\]\" at potential_decay_6.v(123)" {  } { { "../rtl/potential_decay_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_6.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756868 "|accelerator_toplevel|potential_decay_6:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay6_LIF\[3\] potential_decay_6.v(123) " "Inferred latch for \"output_potential_decay6_LIF\[3\]\" at potential_decay_6.v(123)" {  } { { "../rtl/potential_decay_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_6.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756868 "|accelerator_toplevel|potential_decay_6:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay6_LIF\[4\] potential_decay_6.v(123) " "Inferred latch for \"output_potential_decay6_LIF\[4\]\" at potential_decay_6.v(123)" {  } { { "../rtl/potential_decay_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_6.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756869 "|accelerator_toplevel|potential_decay_6:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay6_LIF\[5\] potential_decay_6.v(123) " "Inferred latch for \"output_potential_decay6_LIF\[5\]\" at potential_decay_6.v(123)" {  } { { "../rtl/potential_decay_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_6.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756869 "|accelerator_toplevel|potential_decay_6:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay6_LIF\[6\] potential_decay_6.v(123) " "Inferred latch for \"output_potential_decay6_LIF\[6\]\" at potential_decay_6.v(123)" {  } { { "../rtl/potential_decay_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_6.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756869 "|accelerator_toplevel|potential_decay_6:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay6_LIF\[7\] potential_decay_6.v(123) " "Inferred latch for \"output_potential_decay6_LIF\[7\]\" at potential_decay_6.v(123)" {  } { { "../rtl/potential_decay_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_6.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756869 "|accelerator_toplevel|potential_decay_6:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay6_LIF\[8\] potential_decay_6.v(123) " "Inferred latch for \"output_potential_decay6_LIF\[8\]\" at potential_decay_6.v(123)" {  } { { "../rtl/potential_decay_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_6.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756869 "|accelerator_toplevel|potential_decay_6:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay6_LIF\[9\] potential_decay_6.v(123) " "Inferred latch for \"output_potential_decay6_LIF\[9\]\" at potential_decay_6.v(123)" {  } { { "../rtl/potential_decay_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_6.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756869 "|accelerator_toplevel|potential_decay_6:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay6_LIF\[10\] potential_decay_6.v(123) " "Inferred latch for \"output_potential_decay6_LIF\[10\]\" at potential_decay_6.v(123)" {  } { { "../rtl/potential_decay_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_6.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756869 "|accelerator_toplevel|potential_decay_6:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay6_LIF\[11\] potential_decay_6.v(123) " "Inferred latch for \"output_potential_decay6_LIF\[11\]\" at potential_decay_6.v(123)" {  } { { "../rtl/potential_decay_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_6.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756869 "|accelerator_toplevel|potential_decay_6:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay6_LIF\[12\] potential_decay_6.v(123) " "Inferred latch for \"output_potential_decay6_LIF\[12\]\" at potential_decay_6.v(123)" {  } { { "../rtl/potential_decay_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_6.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756869 "|accelerator_toplevel|potential_decay_6:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay6_LIF\[13\] potential_decay_6.v(123) " "Inferred latch for \"output_potential_decay6_LIF\[13\]\" at potential_decay_6.v(123)" {  } { { "../rtl/potential_decay_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_6.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756869 "|accelerator_toplevel|potential_decay_6:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay6_LIF\[14\] potential_decay_6.v(123) " "Inferred latch for \"output_potential_decay6_LIF\[14\]\" at potential_decay_6.v(123)" {  } { { "../rtl/potential_decay_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_6.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756869 "|accelerator_toplevel|potential_decay_6:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay6_LIF\[15\] potential_decay_6.v(123) " "Inferred latch for \"output_potential_decay6_LIF\[15\]\" at potential_decay_6.v(123)" {  } { { "../rtl/potential_decay_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_6.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756870 "|accelerator_toplevel|potential_decay_6:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay6_LIF\[16\] potential_decay_6.v(123) " "Inferred latch for \"output_potential_decay6_LIF\[16\]\" at potential_decay_6.v(123)" {  } { { "../rtl/potential_decay_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_6.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756870 "|accelerator_toplevel|potential_decay_6:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay6_LIF\[17\] potential_decay_6.v(123) " "Inferred latch for \"output_potential_decay6_LIF\[17\]\" at potential_decay_6.v(123)" {  } { { "../rtl/potential_decay_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_6.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756870 "|accelerator_toplevel|potential_decay_6:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay6_LIF\[18\] potential_decay_6.v(123) " "Inferred latch for \"output_potential_decay6_LIF\[18\]\" at potential_decay_6.v(123)" {  } { { "../rtl/potential_decay_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_6.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756870 "|accelerator_toplevel|potential_decay_6:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay6_LIF\[19\] potential_decay_6.v(123) " "Inferred latch for \"output_potential_decay6_LIF\[19\]\" at potential_decay_6.v(123)" {  } { { "../rtl/potential_decay_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_6.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756870 "|accelerator_toplevel|potential_decay_6:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay6_LIF\[20\] potential_decay_6.v(123) " "Inferred latch for \"output_potential_decay6_LIF\[20\]\" at potential_decay_6.v(123)" {  } { { "../rtl/potential_decay_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_6.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756870 "|accelerator_toplevel|potential_decay_6:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay6_LIF\[21\] potential_decay_6.v(123) " "Inferred latch for \"output_potential_decay6_LIF\[21\]\" at potential_decay_6.v(123)" {  } { { "../rtl/potential_decay_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_6.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756870 "|accelerator_toplevel|potential_decay_6:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay6_LIF\[22\] potential_decay_6.v(123) " "Inferred latch for \"output_potential_decay6_LIF\[22\]\" at potential_decay_6.v(123)" {  } { { "../rtl/potential_decay_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_6.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756870 "|accelerator_toplevel|potential_decay_6:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay6_LIF\[23\] potential_decay_6.v(123) " "Inferred latch for \"output_potential_decay6_LIF\[23\]\" at potential_decay_6.v(123)" {  } { { "../rtl/potential_decay_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_6.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756870 "|accelerator_toplevel|potential_decay_6:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay6_LIF\[24\] potential_decay_6.v(123) " "Inferred latch for \"output_potential_decay6_LIF\[24\]\" at potential_decay_6.v(123)" {  } { { "../rtl/potential_decay_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_6.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756870 "|accelerator_toplevel|potential_decay_6:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay6_LIF\[25\] potential_decay_6.v(123) " "Inferred latch for \"output_potential_decay6_LIF\[25\]\" at potential_decay_6.v(123)" {  } { { "../rtl/potential_decay_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_6.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756870 "|accelerator_toplevel|potential_decay_6:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay6_LIF\[26\] potential_decay_6.v(123) " "Inferred latch for \"output_potential_decay6_LIF\[26\]\" at potential_decay_6.v(123)" {  } { { "../rtl/potential_decay_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_6.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756871 "|accelerator_toplevel|potential_decay_6:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay6_LIF\[27\] potential_decay_6.v(123) " "Inferred latch for \"output_potential_decay6_LIF\[27\]\" at potential_decay_6.v(123)" {  } { { "../rtl/potential_decay_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_6.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756871 "|accelerator_toplevel|potential_decay_6:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay6_LIF\[28\] potential_decay_6.v(123) " "Inferred latch for \"output_potential_decay6_LIF\[28\]\" at potential_decay_6.v(123)" {  } { { "../rtl/potential_decay_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_6.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756871 "|accelerator_toplevel|potential_decay_6:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay6_LIF\[29\] potential_decay_6.v(123) " "Inferred latch for \"output_potential_decay6_LIF\[29\]\" at potential_decay_6.v(123)" {  } { { "../rtl/potential_decay_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_6.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756871 "|accelerator_toplevel|potential_decay_6:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay6_LIF\[30\] potential_decay_6.v(123) " "Inferred latch for \"output_potential_decay6_LIF\[30\]\" at potential_decay_6.v(123)" {  } { { "../rtl/potential_decay_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_6.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756871 "|accelerator_toplevel|potential_decay_6:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay6_LIF\[31\] potential_decay_6.v(123) " "Inferred latch for \"output_potential_decay6_LIF\[31\]\" at potential_decay_6.v(123)" {  } { { "../rtl/potential_decay_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_6.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756871 "|accelerator_toplevel|potential_decay_6:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "model.10 potential_decay_6.v(82) " "Inferred latch for \"model.10\" at potential_decay_6.v(82)" {  } { { "../rtl/potential_decay_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_6.v" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756871 "|accelerator_toplevel|potential_decay_6:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "model.01 potential_decay_6.v(82) " "Inferred latch for \"model.01\" at potential_decay_6.v(82)" {  } { { "../rtl/potential_decay_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_6.v" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756871 "|accelerator_toplevel|potential_decay_6:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "model.00 potential_decay_6.v(82) " "Inferred latch for \"model.00\" at potential_decay_6.v(82)" {  } { { "../rtl/potential_decay_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_6.v" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756871 "|accelerator_toplevel|potential_decay_6:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decay_rate.1000 potential_decay_6.v(82) " "Inferred latch for \"decay_rate.1000\" at potential_decay_6.v(82)" {  } { { "../rtl/potential_decay_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_6.v" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756872 "|accelerator_toplevel|potential_decay_6:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decay_rate.0100 potential_decay_6.v(82) " "Inferred latch for \"decay_rate.0100\" at potential_decay_6.v(82)" {  } { { "../rtl/potential_decay_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_6.v" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756872 "|accelerator_toplevel|potential_decay_6:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decay_rate.0011 potential_decay_6.v(82) " "Inferred latch for \"decay_rate.0011\" at potential_decay_6.v(82)" {  } { { "../rtl/potential_decay_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_6.v" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756872 "|accelerator_toplevel|potential_decay_6:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decay_rate.0010 potential_decay_6.v(82) " "Inferred latch for \"decay_rate.0010\" at potential_decay_6.v(82)" {  } { { "../rtl/potential_decay_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_6.v" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756872 "|accelerator_toplevel|potential_decay_6:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decay_rate.0001 potential_decay_6.v(82) " "Inferred latch for \"decay_rate.0001\" at potential_decay_6.v(82)" {  } { { "../rtl/potential_decay_6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_6.v" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756872 "|accelerator_toplevel|potential_decay_6:inst24"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mac6 mac6:inst23 " "Elaborating entity \"mac6\" for hierarchy \"mac6:inst23\"" {  } { { "accelerator_toplevel.bdf" "inst23" { Schematic "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/synth/accelerator_toplevel.bdf" { { 2632 -160 120 2872 "inst23" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1736498756902 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "weights mac6.v(36) " "Verilog HDL or VHDL warning at mac6.v(36): object \"weights\" assigned a value but never read" {  } { { "../rtl/mac6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac6.v" 36 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1736498756903 "|accelerator_toplevel|mac6:inst23"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "break mac6.v(38) " "Verilog HDL or VHDL warning at mac6.v(38): object \"break\" assigned a value but never read" {  } { { "../rtl/mac6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac6.v" 38 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1736498756903 "|accelerator_toplevel|mac6:inst23"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "accumulated_weight mac6.v(39) " "Verilog HDL or VHDL warning at mac6.v(39): object \"accumulated_weight\" assigned a value but never read" {  } { { "../rtl/mac6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac6.v" 39 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1736498756903 "|accelerator_toplevel|mac6:inst23"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "considered_weight mac6.v(40) " "Verilog HDL or VHDL warning at mac6.v(40): object \"considered_weight\" assigned a value but never read" {  } { { "../rtl/mac6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac6.v" 40 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1736498756903 "|accelerator_toplevel|mac6:inst23"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "clear mac6.v(102) " "Verilog HDL Always Construct warning at mac6.v(102): variable \"clear\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/mac6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac6.v" 102 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1736498756904 "|accelerator_toplevel|mac6:inst23"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "incomingspikes mac6.v(104) " "Verilog HDL Always Construct warning at mac6.v(104): variable \"incomingspikes\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/mac6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac6.v" 104 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1736498756904 "|accelerator_toplevel|mac6:inst23"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "incomingspikes mac6.v(105) " "Verilog HDL Always Construct warning at mac6.v(105): variable \"incomingspikes\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/mac6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac6.v" 105 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1736498756904 "|accelerator_toplevel|mac6:inst23"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "incomingspikes mac6.v(106) " "Verilog HDL Always Construct warning at mac6.v(106): variable \"incomingspikes\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/mac6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac6.v" 106 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1736498756904 "|accelerator_toplevel|mac6:inst23"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "incomingspikes mac6.v(107) " "Verilog HDL Always Construct warning at mac6.v(107): variable \"incomingspikes\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/mac6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac6.v" 107 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1736498756905 "|accelerator_toplevel|mac6:inst23"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "incomingspikes mac6.v(108) " "Verilog HDL Always Construct warning at mac6.v(108): variable \"incomingspikes\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/mac6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac6.v" 108 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1736498756905 "|accelerator_toplevel|mac6:inst23"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "clear mac6.v(168) " "Verilog HDL Always Construct warning at mac6.v(168): variable \"clear\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/mac6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac6.v" 168 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1736498756909 "|accelerator_toplevel|mac6:inst23"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "flip_clear mac6.v(67) " "Verilog HDL Always Construct warning at mac6.v(67): inferring latch(es) for variable \"flip_clear\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/mac6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac6.v" 67 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498756910 "|accelerator_toplevel|mac6:inst23"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "incomingspikes mac6.v(67) " "Verilog HDL Always Construct warning at mac6.v(67): inferring latch(es) for variable \"incomingspikes\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/mac6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac6.v" 67 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498756911 "|accelerator_toplevel|mac6:inst23"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "spikes mac6.v(67) " "Verilog HDL Always Construct warning at mac6.v(67): inferring latch(es) for variable \"spikes\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/mac6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac6.v" 67 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498756911 "|accelerator_toplevel|mac6:inst23"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mac6mult_output mac6.v(67) " "Verilog HDL Always Construct warning at mac6.v(67): inferring latch(es) for variable \"mac6mult_output\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/mac6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac6.v" 67 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498756911 "|accelerator_toplevel|mac6:inst23"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mac6output0 mac6.v(67) " "Verilog HDL Always Construct warning at mac6.v(67): inferring latch(es) for variable \"mac6output0\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/mac6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac6.v" 67 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498756911 "|accelerator_toplevel|mac6:inst23"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mac6output1 mac6.v(67) " "Verilog HDL Always Construct warning at mac6.v(67): inferring latch(es) for variable \"mac6output1\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/mac6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac6.v" 67 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498756911 "|accelerator_toplevel|mac6:inst23"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mac6output2 mac6.v(67) " "Verilog HDL Always Construct warning at mac6.v(67): inferring latch(es) for variable \"mac6output2\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/mac6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac6.v" 67 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498756911 "|accelerator_toplevel|mac6:inst23"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mac6output3 mac6.v(67) " "Verilog HDL Always Construct warning at mac6.v(67): inferring latch(es) for variable \"mac6output3\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/mac6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac6.v" 67 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498756912 "|accelerator_toplevel|mac6:inst23"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mac6output4 mac6.v(67) " "Verilog HDL Always Construct warning at mac6.v(67): inferring latch(es) for variable \"mac6output4\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/mac6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac6.v" 67 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498756912 "|accelerator_toplevel|mac6:inst23"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mac6output5 mac6.v(67) " "Verilog HDL Always Construct warning at mac6.v(67): inferring latch(es) for variable \"mac6output5\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/mac6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac6.v" 67 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498756912 "|accelerator_toplevel|mac6:inst23"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mac6output6 mac6.v(67) " "Verilog HDL Always Construct warning at mac6.v(67): inferring latch(es) for variable \"mac6output6\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/mac6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac6.v" 67 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498756912 "|accelerator_toplevel|mac6:inst23"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mac6output7 mac6.v(67) " "Verilog HDL Always Construct warning at mac6.v(67): inferring latch(es) for variable \"mac6output7\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/mac6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac6.v" 67 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498756912 "|accelerator_toplevel|mac6:inst23"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mac6output8 mac6.v(67) " "Verilog HDL Always Construct warning at mac6.v(67): inferring latch(es) for variable \"mac6output8\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/mac6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac6.v" 67 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498756912 "|accelerator_toplevel|mac6:inst23"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mac6output9 mac6.v(67) " "Verilog HDL Always Construct warning at mac6.v(67): inferring latch(es) for variable \"mac6output9\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/mac6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac6.v" 67 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498756912 "|accelerator_toplevel|mac6:inst23"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "source_addresses\[3..4\] 0 mac6.v(37) " "Net \"source_addresses\[3..4\]\" at mac6.v(37) has no driver or initial value, using a default initial value '0'" {  } { { "../rtl/mac6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac6.v" 37 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1736498756916 "|accelerator_toplevel|mac6:inst23"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac6output9 mac6.v(102) " "Inferred latch for \"mac6output9\" at mac6.v(102)" {  } { { "../rtl/mac6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac6.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756917 "|accelerator_toplevel|mac6:inst23"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac6output8 mac6.v(102) " "Inferred latch for \"mac6output8\" at mac6.v(102)" {  } { { "../rtl/mac6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac6.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756918 "|accelerator_toplevel|mac6:inst23"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac6output7 mac6.v(102) " "Inferred latch for \"mac6output7\" at mac6.v(102)" {  } { { "../rtl/mac6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac6.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756918 "|accelerator_toplevel|mac6:inst23"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac6output6 mac6.v(102) " "Inferred latch for \"mac6output6\" at mac6.v(102)" {  } { { "../rtl/mac6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac6.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756918 "|accelerator_toplevel|mac6:inst23"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac6output5 mac6.v(102) " "Inferred latch for \"mac6output5\" at mac6.v(102)" {  } { { "../rtl/mac6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac6.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756918 "|accelerator_toplevel|mac6:inst23"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac6output4 mac6.v(102) " "Inferred latch for \"mac6output4\" at mac6.v(102)" {  } { { "../rtl/mac6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac6.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756918 "|accelerator_toplevel|mac6:inst23"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac6output3 mac6.v(102) " "Inferred latch for \"mac6output3\" at mac6.v(102)" {  } { { "../rtl/mac6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac6.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756918 "|accelerator_toplevel|mac6:inst23"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac6output2 mac6.v(102) " "Inferred latch for \"mac6output2\" at mac6.v(102)" {  } { { "../rtl/mac6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac6.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756918 "|accelerator_toplevel|mac6:inst23"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac6output1 mac6.v(102) " "Inferred latch for \"mac6output1\" at mac6.v(102)" {  } { { "../rtl/mac6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac6.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756918 "|accelerator_toplevel|mac6:inst23"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac6output0 mac6.v(102) " "Inferred latch for \"mac6output0\" at mac6.v(102)" {  } { { "../rtl/mac6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac6.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756919 "|accelerator_toplevel|mac6:inst23"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac6mult_output\[0\] mac6.v(102) " "Inferred latch for \"mac6mult_output\[0\]\" at mac6.v(102)" {  } { { "../rtl/mac6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac6.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756919 "|accelerator_toplevel|mac6:inst23"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac6mult_output\[1\] mac6.v(102) " "Inferred latch for \"mac6mult_output\[1\]\" at mac6.v(102)" {  } { { "../rtl/mac6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac6.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756919 "|accelerator_toplevel|mac6:inst23"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac6mult_output\[2\] mac6.v(102) " "Inferred latch for \"mac6mult_output\[2\]\" at mac6.v(102)" {  } { { "../rtl/mac6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac6.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756919 "|accelerator_toplevel|mac6:inst23"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac6mult_output\[3\] mac6.v(102) " "Inferred latch for \"mac6mult_output\[3\]\" at mac6.v(102)" {  } { { "../rtl/mac6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac6.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756919 "|accelerator_toplevel|mac6:inst23"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac6mult_output\[4\] mac6.v(102) " "Inferred latch for \"mac6mult_output\[4\]\" at mac6.v(102)" {  } { { "../rtl/mac6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac6.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756919 "|accelerator_toplevel|mac6:inst23"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac6mult_output\[5\] mac6.v(102) " "Inferred latch for \"mac6mult_output\[5\]\" at mac6.v(102)" {  } { { "../rtl/mac6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac6.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756919 "|accelerator_toplevel|mac6:inst23"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac6mult_output\[6\] mac6.v(102) " "Inferred latch for \"mac6mult_output\[6\]\" at mac6.v(102)" {  } { { "../rtl/mac6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac6.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756919 "|accelerator_toplevel|mac6:inst23"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac6mult_output\[7\] mac6.v(102) " "Inferred latch for \"mac6mult_output\[7\]\" at mac6.v(102)" {  } { { "../rtl/mac6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac6.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756919 "|accelerator_toplevel|mac6:inst23"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac6mult_output\[8\] mac6.v(102) " "Inferred latch for \"mac6mult_output\[8\]\" at mac6.v(102)" {  } { { "../rtl/mac6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac6.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756920 "|accelerator_toplevel|mac6:inst23"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac6mult_output\[9\] mac6.v(102) " "Inferred latch for \"mac6mult_output\[9\]\" at mac6.v(102)" {  } { { "../rtl/mac6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac6.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756920 "|accelerator_toplevel|mac6:inst23"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac6mult_output\[10\] mac6.v(102) " "Inferred latch for \"mac6mult_output\[10\]\" at mac6.v(102)" {  } { { "../rtl/mac6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac6.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756920 "|accelerator_toplevel|mac6:inst23"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac6mult_output\[11\] mac6.v(102) " "Inferred latch for \"mac6mult_output\[11\]\" at mac6.v(102)" {  } { { "../rtl/mac6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac6.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756920 "|accelerator_toplevel|mac6:inst23"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac6mult_output\[12\] mac6.v(102) " "Inferred latch for \"mac6mult_output\[12\]\" at mac6.v(102)" {  } { { "../rtl/mac6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac6.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756920 "|accelerator_toplevel|mac6:inst23"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac6mult_output\[13\] mac6.v(102) " "Inferred latch for \"mac6mult_output\[13\]\" at mac6.v(102)" {  } { { "../rtl/mac6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac6.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756920 "|accelerator_toplevel|mac6:inst23"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac6mult_output\[14\] mac6.v(102) " "Inferred latch for \"mac6mult_output\[14\]\" at mac6.v(102)" {  } { { "../rtl/mac6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac6.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756920 "|accelerator_toplevel|mac6:inst23"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac6mult_output\[15\] mac6.v(102) " "Inferred latch for \"mac6mult_output\[15\]\" at mac6.v(102)" {  } { { "../rtl/mac6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac6.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756920 "|accelerator_toplevel|mac6:inst23"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac6mult_output\[16\] mac6.v(102) " "Inferred latch for \"mac6mult_output\[16\]\" at mac6.v(102)" {  } { { "../rtl/mac6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac6.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756920 "|accelerator_toplevel|mac6:inst23"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac6mult_output\[17\] mac6.v(102) " "Inferred latch for \"mac6mult_output\[17\]\" at mac6.v(102)" {  } { { "../rtl/mac6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac6.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756921 "|accelerator_toplevel|mac6:inst23"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac6mult_output\[18\] mac6.v(102) " "Inferred latch for \"mac6mult_output\[18\]\" at mac6.v(102)" {  } { { "../rtl/mac6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac6.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756921 "|accelerator_toplevel|mac6:inst23"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac6mult_output\[19\] mac6.v(102) " "Inferred latch for \"mac6mult_output\[19\]\" at mac6.v(102)" {  } { { "../rtl/mac6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac6.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756921 "|accelerator_toplevel|mac6:inst23"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac6mult_output\[20\] mac6.v(102) " "Inferred latch for \"mac6mult_output\[20\]\" at mac6.v(102)" {  } { { "../rtl/mac6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac6.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756921 "|accelerator_toplevel|mac6:inst23"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac6mult_output\[21\] mac6.v(102) " "Inferred latch for \"mac6mult_output\[21\]\" at mac6.v(102)" {  } { { "../rtl/mac6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac6.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756921 "|accelerator_toplevel|mac6:inst23"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac6mult_output\[22\] mac6.v(102) " "Inferred latch for \"mac6mult_output\[22\]\" at mac6.v(102)" {  } { { "../rtl/mac6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac6.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756921 "|accelerator_toplevel|mac6:inst23"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac6mult_output\[23\] mac6.v(102) " "Inferred latch for \"mac6mult_output\[23\]\" at mac6.v(102)" {  } { { "../rtl/mac6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac6.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756921 "|accelerator_toplevel|mac6:inst23"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac6mult_output\[24\] mac6.v(102) " "Inferred latch for \"mac6mult_output\[24\]\" at mac6.v(102)" {  } { { "../rtl/mac6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac6.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756921 "|accelerator_toplevel|mac6:inst23"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac6mult_output\[25\] mac6.v(102) " "Inferred latch for \"mac6mult_output\[25\]\" at mac6.v(102)" {  } { { "../rtl/mac6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac6.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756921 "|accelerator_toplevel|mac6:inst23"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac6mult_output\[26\] mac6.v(102) " "Inferred latch for \"mac6mult_output\[26\]\" at mac6.v(102)" {  } { { "../rtl/mac6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac6.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756922 "|accelerator_toplevel|mac6:inst23"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac6mult_output\[27\] mac6.v(102) " "Inferred latch for \"mac6mult_output\[27\]\" at mac6.v(102)" {  } { { "../rtl/mac6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac6.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756922 "|accelerator_toplevel|mac6:inst23"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac6mult_output\[28\] mac6.v(102) " "Inferred latch for \"mac6mult_output\[28\]\" at mac6.v(102)" {  } { { "../rtl/mac6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac6.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756922 "|accelerator_toplevel|mac6:inst23"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac6mult_output\[29\] mac6.v(102) " "Inferred latch for \"mac6mult_output\[29\]\" at mac6.v(102)" {  } { { "../rtl/mac6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac6.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756922 "|accelerator_toplevel|mac6:inst23"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac6mult_output\[30\] mac6.v(102) " "Inferred latch for \"mac6mult_output\[30\]\" at mac6.v(102)" {  } { { "../rtl/mac6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac6.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756922 "|accelerator_toplevel|mac6:inst23"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac6mult_output\[31\] mac6.v(102) " "Inferred latch for \"mac6mult_output\[31\]\" at mac6.v(102)" {  } { { "../rtl/mac6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac6.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756922 "|accelerator_toplevel|mac6:inst23"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[2\]\[0\] mac6.v(102) " "Inferred latch for \"source_addresses\[2\]\[0\]\" at mac6.v(102)" {  } { { "../rtl/mac6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac6.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756922 "|accelerator_toplevel|mac6:inst23"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[2\]\[1\] mac6.v(102) " "Inferred latch for \"source_addresses\[2\]\[1\]\" at mac6.v(102)" {  } { { "../rtl/mac6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac6.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756922 "|accelerator_toplevel|mac6:inst23"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[2\]\[2\] mac6.v(102) " "Inferred latch for \"source_addresses\[2\]\[2\]\" at mac6.v(102)" {  } { { "../rtl/mac6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac6.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756922 "|accelerator_toplevel|mac6:inst23"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[2\]\[3\] mac6.v(102) " "Inferred latch for \"source_addresses\[2\]\[3\]\" at mac6.v(102)" {  } { { "../rtl/mac6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac6.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756922 "|accelerator_toplevel|mac6:inst23"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[2\]\[4\] mac6.v(102) " "Inferred latch for \"source_addresses\[2\]\[4\]\" at mac6.v(102)" {  } { { "../rtl/mac6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac6.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756923 "|accelerator_toplevel|mac6:inst23"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[2\]\[5\] mac6.v(102) " "Inferred latch for \"source_addresses\[2\]\[5\]\" at mac6.v(102)" {  } { { "../rtl/mac6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac6.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756923 "|accelerator_toplevel|mac6:inst23"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[2\]\[6\] mac6.v(102) " "Inferred latch for \"source_addresses\[2\]\[6\]\" at mac6.v(102)" {  } { { "../rtl/mac6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac6.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756923 "|accelerator_toplevel|mac6:inst23"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[2\]\[7\] mac6.v(102) " "Inferred latch for \"source_addresses\[2\]\[7\]\" at mac6.v(102)" {  } { { "../rtl/mac6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac6.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756923 "|accelerator_toplevel|mac6:inst23"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[2\]\[8\] mac6.v(102) " "Inferred latch for \"source_addresses\[2\]\[8\]\" at mac6.v(102)" {  } { { "../rtl/mac6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac6.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756923 "|accelerator_toplevel|mac6:inst23"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[2\]\[9\] mac6.v(102) " "Inferred latch for \"source_addresses\[2\]\[9\]\" at mac6.v(102)" {  } { { "../rtl/mac6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac6.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756923 "|accelerator_toplevel|mac6:inst23"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[2\]\[10\] mac6.v(102) " "Inferred latch for \"source_addresses\[2\]\[10\]\" at mac6.v(102)" {  } { { "../rtl/mac6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac6.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756923 "|accelerator_toplevel|mac6:inst23"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[2\]\[11\] mac6.v(102) " "Inferred latch for \"source_addresses\[2\]\[11\]\" at mac6.v(102)" {  } { { "../rtl/mac6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac6.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756923 "|accelerator_toplevel|mac6:inst23"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[1\]\[0\] mac6.v(102) " "Inferred latch for \"source_addresses\[1\]\[0\]\" at mac6.v(102)" {  } { { "../rtl/mac6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac6.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756923 "|accelerator_toplevel|mac6:inst23"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[1\]\[1\] mac6.v(102) " "Inferred latch for \"source_addresses\[1\]\[1\]\" at mac6.v(102)" {  } { { "../rtl/mac6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac6.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756923 "|accelerator_toplevel|mac6:inst23"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[1\]\[2\] mac6.v(102) " "Inferred latch for \"source_addresses\[1\]\[2\]\" at mac6.v(102)" {  } { { "../rtl/mac6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac6.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756924 "|accelerator_toplevel|mac6:inst23"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[1\]\[3\] mac6.v(102) " "Inferred latch for \"source_addresses\[1\]\[3\]\" at mac6.v(102)" {  } { { "../rtl/mac6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac6.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756924 "|accelerator_toplevel|mac6:inst23"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[1\]\[4\] mac6.v(102) " "Inferred latch for \"source_addresses\[1\]\[4\]\" at mac6.v(102)" {  } { { "../rtl/mac6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac6.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756924 "|accelerator_toplevel|mac6:inst23"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[1\]\[5\] mac6.v(102) " "Inferred latch for \"source_addresses\[1\]\[5\]\" at mac6.v(102)" {  } { { "../rtl/mac6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac6.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756924 "|accelerator_toplevel|mac6:inst23"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[1\]\[6\] mac6.v(102) " "Inferred latch for \"source_addresses\[1\]\[6\]\" at mac6.v(102)" {  } { { "../rtl/mac6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac6.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756924 "|accelerator_toplevel|mac6:inst23"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[1\]\[7\] mac6.v(102) " "Inferred latch for \"source_addresses\[1\]\[7\]\" at mac6.v(102)" {  } { { "../rtl/mac6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac6.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756924 "|accelerator_toplevel|mac6:inst23"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[1\]\[8\] mac6.v(102) " "Inferred latch for \"source_addresses\[1\]\[8\]\" at mac6.v(102)" {  } { { "../rtl/mac6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac6.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756924 "|accelerator_toplevel|mac6:inst23"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[1\]\[9\] mac6.v(102) " "Inferred latch for \"source_addresses\[1\]\[9\]\" at mac6.v(102)" {  } { { "../rtl/mac6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac6.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756924 "|accelerator_toplevel|mac6:inst23"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[1\]\[10\] mac6.v(102) " "Inferred latch for \"source_addresses\[1\]\[10\]\" at mac6.v(102)" {  } { { "../rtl/mac6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac6.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756924 "|accelerator_toplevel|mac6:inst23"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[1\]\[11\] mac6.v(102) " "Inferred latch for \"source_addresses\[1\]\[11\]\" at mac6.v(102)" {  } { { "../rtl/mac6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac6.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756924 "|accelerator_toplevel|mac6:inst23"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[0\]\[0\] mac6.v(102) " "Inferred latch for \"source_addresses\[0\]\[0\]\" at mac6.v(102)" {  } { { "../rtl/mac6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac6.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756925 "|accelerator_toplevel|mac6:inst23"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[0\]\[1\] mac6.v(102) " "Inferred latch for \"source_addresses\[0\]\[1\]\" at mac6.v(102)" {  } { { "../rtl/mac6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac6.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756925 "|accelerator_toplevel|mac6:inst23"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[0\]\[2\] mac6.v(102) " "Inferred latch for \"source_addresses\[0\]\[2\]\" at mac6.v(102)" {  } { { "../rtl/mac6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac6.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756925 "|accelerator_toplevel|mac6:inst23"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[0\]\[3\] mac6.v(102) " "Inferred latch for \"source_addresses\[0\]\[3\]\" at mac6.v(102)" {  } { { "../rtl/mac6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac6.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756925 "|accelerator_toplevel|mac6:inst23"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[0\]\[4\] mac6.v(102) " "Inferred latch for \"source_addresses\[0\]\[4\]\" at mac6.v(102)" {  } { { "../rtl/mac6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac6.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756925 "|accelerator_toplevel|mac6:inst23"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[0\]\[5\] mac6.v(102) " "Inferred latch for \"source_addresses\[0\]\[5\]\" at mac6.v(102)" {  } { { "../rtl/mac6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac6.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756925 "|accelerator_toplevel|mac6:inst23"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[0\]\[6\] mac6.v(102) " "Inferred latch for \"source_addresses\[0\]\[6\]\" at mac6.v(102)" {  } { { "../rtl/mac6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac6.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756925 "|accelerator_toplevel|mac6:inst23"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[0\]\[7\] mac6.v(102) " "Inferred latch for \"source_addresses\[0\]\[7\]\" at mac6.v(102)" {  } { { "../rtl/mac6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac6.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756925 "|accelerator_toplevel|mac6:inst23"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[0\]\[8\] mac6.v(102) " "Inferred latch for \"source_addresses\[0\]\[8\]\" at mac6.v(102)" {  } { { "../rtl/mac6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac6.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756925 "|accelerator_toplevel|mac6:inst23"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[0\]\[9\] mac6.v(102) " "Inferred latch for \"source_addresses\[0\]\[9\]\" at mac6.v(102)" {  } { { "../rtl/mac6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac6.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756925 "|accelerator_toplevel|mac6:inst23"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[0\]\[10\] mac6.v(102) " "Inferred latch for \"source_addresses\[0\]\[10\]\" at mac6.v(102)" {  } { { "../rtl/mac6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac6.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756925 "|accelerator_toplevel|mac6:inst23"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[0\]\[11\] mac6.v(102) " "Inferred latch for \"source_addresses\[0\]\[11\]\" at mac6.v(102)" {  } { { "../rtl/mac6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac6.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756925 "|accelerator_toplevel|mac6:inst23"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "incomingspikes\[0\] mac6.v(102) " "Inferred latch for \"incomingspikes\[0\]\" at mac6.v(102)" {  } { { "../rtl/mac6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac6.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756926 "|accelerator_toplevel|mac6:inst23"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "incomingspikes\[1\] mac6.v(102) " "Inferred latch for \"incomingspikes\[1\]\" at mac6.v(102)" {  } { { "../rtl/mac6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac6.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756926 "|accelerator_toplevel|mac6:inst23"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "incomingspikes\[2\] mac6.v(102) " "Inferred latch for \"incomingspikes\[2\]\" at mac6.v(102)" {  } { { "../rtl/mac6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac6.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756926 "|accelerator_toplevel|mac6:inst23"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "incomingspikes\[3\] mac6.v(102) " "Inferred latch for \"incomingspikes\[3\]\" at mac6.v(102)" {  } { { "../rtl/mac6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac6.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756926 "|accelerator_toplevel|mac6:inst23"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "incomingspikes\[4\] mac6.v(102) " "Inferred latch for \"incomingspikes\[4\]\" at mac6.v(102)" {  } { { "../rtl/mac6.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac6.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756926 "|accelerator_toplevel|mac6:inst23"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "potential_adder_7 potential_adder_7:inst29 " "Elaborating entity \"potential_adder_7\" for hierarchy \"potential_adder_7:inst29\"" {  } { { "accelerator_toplevel.bdf" "inst29" { Schematic "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/synth/accelerator_toplevel.bdf" { { 3504 712 1048 3776 "inst29" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1736498756939 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "u potential_adder_7.v(130) " "Verilog HDL Always Construct warning at potential_adder_7.v(130): inferring latch(es) for variable \"u\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_adder_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_7.v" 130 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498756945 "|accelerator_toplevel|potential_adder_7:inst29"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "v_threshold potential_adder_7.v(130) " "Verilog HDL Always Construct warning at potential_adder_7.v(130): inferring latch(es) for variable \"v_threshold\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_adder_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_7.v" 130 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498756945 "|accelerator_toplevel|potential_adder_7:inst29"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "model potential_adder_7.v(130) " "Verilog HDL Always Construct warning at potential_adder_7.v(130): inferring latch(es) for variable \"model\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_adder_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_7.v" 130 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498756946 "|accelerator_toplevel|potential_adder_7:inst29"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "a potential_adder_7.v(130) " "Verilog HDL Always Construct warning at potential_adder_7.v(130): inferring latch(es) for variable \"a\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_adder_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_7.v" 130 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498756946 "|accelerator_toplevel|potential_adder_7:inst29"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "b potential_adder_7.v(130) " "Verilog HDL Always Construct warning at potential_adder_7.v(130): inferring latch(es) for variable \"b\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_adder_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_7.v" 130 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498756946 "|accelerator_toplevel|potential_adder_7:inst29"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "c potential_adder_7.v(130) " "Verilog HDL Always Construct warning at potential_adder_7.v(130): inferring latch(es) for variable \"c\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_adder_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_7.v" 130 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498756946 "|accelerator_toplevel|potential_adder_7:inst29"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "d potential_adder_7.v(130) " "Verilog HDL Always Construct warning at potential_adder_7.v(130): inferring latch(es) for variable \"d\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_adder_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_7.v" 130 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498756947 "|accelerator_toplevel|potential_adder_7:inst29"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "final_potentialAdder7 potential_adder_7.v(130) " "Verilog HDL Always Construct warning at potential_adder_7.v(130): inferring latch(es) for variable \"final_potentialAdder7\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_adder_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_7.v" 130 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498756947 "|accelerator_toplevel|potential_adder_7:inst29"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder7\[0\] potential_adder_7.v(134) " "Inferred latch for \"final_potentialAdder7\[0\]\" at potential_adder_7.v(134)" {  } { { "../rtl/potential_adder_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_7.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756953 "|accelerator_toplevel|potential_adder_7:inst29"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder7\[1\] potential_adder_7.v(134) " "Inferred latch for \"final_potentialAdder7\[1\]\" at potential_adder_7.v(134)" {  } { { "../rtl/potential_adder_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_7.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756954 "|accelerator_toplevel|potential_adder_7:inst29"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder7\[2\] potential_adder_7.v(134) " "Inferred latch for \"final_potentialAdder7\[2\]\" at potential_adder_7.v(134)" {  } { { "../rtl/potential_adder_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_7.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756954 "|accelerator_toplevel|potential_adder_7:inst29"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder7\[3\] potential_adder_7.v(134) " "Inferred latch for \"final_potentialAdder7\[3\]\" at potential_adder_7.v(134)" {  } { { "../rtl/potential_adder_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_7.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756954 "|accelerator_toplevel|potential_adder_7:inst29"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder7\[4\] potential_adder_7.v(134) " "Inferred latch for \"final_potentialAdder7\[4\]\" at potential_adder_7.v(134)" {  } { { "../rtl/potential_adder_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_7.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756954 "|accelerator_toplevel|potential_adder_7:inst29"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder7\[5\] potential_adder_7.v(134) " "Inferred latch for \"final_potentialAdder7\[5\]\" at potential_adder_7.v(134)" {  } { { "../rtl/potential_adder_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_7.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756954 "|accelerator_toplevel|potential_adder_7:inst29"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder7\[6\] potential_adder_7.v(134) " "Inferred latch for \"final_potentialAdder7\[6\]\" at potential_adder_7.v(134)" {  } { { "../rtl/potential_adder_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_7.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756954 "|accelerator_toplevel|potential_adder_7:inst29"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder7\[7\] potential_adder_7.v(134) " "Inferred latch for \"final_potentialAdder7\[7\]\" at potential_adder_7.v(134)" {  } { { "../rtl/potential_adder_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_7.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756954 "|accelerator_toplevel|potential_adder_7:inst29"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder7\[8\] potential_adder_7.v(134) " "Inferred latch for \"final_potentialAdder7\[8\]\" at potential_adder_7.v(134)" {  } { { "../rtl/potential_adder_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_7.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756954 "|accelerator_toplevel|potential_adder_7:inst29"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder7\[9\] potential_adder_7.v(134) " "Inferred latch for \"final_potentialAdder7\[9\]\" at potential_adder_7.v(134)" {  } { { "../rtl/potential_adder_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_7.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756955 "|accelerator_toplevel|potential_adder_7:inst29"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder7\[10\] potential_adder_7.v(134) " "Inferred latch for \"final_potentialAdder7\[10\]\" at potential_adder_7.v(134)" {  } { { "../rtl/potential_adder_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_7.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756955 "|accelerator_toplevel|potential_adder_7:inst29"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder7\[11\] potential_adder_7.v(134) " "Inferred latch for \"final_potentialAdder7\[11\]\" at potential_adder_7.v(134)" {  } { { "../rtl/potential_adder_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_7.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756955 "|accelerator_toplevel|potential_adder_7:inst29"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder7\[12\] potential_adder_7.v(134) " "Inferred latch for \"final_potentialAdder7\[12\]\" at potential_adder_7.v(134)" {  } { { "../rtl/potential_adder_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_7.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756955 "|accelerator_toplevel|potential_adder_7:inst29"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder7\[13\] potential_adder_7.v(134) " "Inferred latch for \"final_potentialAdder7\[13\]\" at potential_adder_7.v(134)" {  } { { "../rtl/potential_adder_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_7.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756955 "|accelerator_toplevel|potential_adder_7:inst29"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder7\[14\] potential_adder_7.v(134) " "Inferred latch for \"final_potentialAdder7\[14\]\" at potential_adder_7.v(134)" {  } { { "../rtl/potential_adder_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_7.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756955 "|accelerator_toplevel|potential_adder_7:inst29"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder7\[15\] potential_adder_7.v(134) " "Inferred latch for \"final_potentialAdder7\[15\]\" at potential_adder_7.v(134)" {  } { { "../rtl/potential_adder_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_7.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756955 "|accelerator_toplevel|potential_adder_7:inst29"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder7\[16\] potential_adder_7.v(134) " "Inferred latch for \"final_potentialAdder7\[16\]\" at potential_adder_7.v(134)" {  } { { "../rtl/potential_adder_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_7.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756955 "|accelerator_toplevel|potential_adder_7:inst29"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder7\[17\] potential_adder_7.v(134) " "Inferred latch for \"final_potentialAdder7\[17\]\" at potential_adder_7.v(134)" {  } { { "../rtl/potential_adder_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_7.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756955 "|accelerator_toplevel|potential_adder_7:inst29"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder7\[18\] potential_adder_7.v(134) " "Inferred latch for \"final_potentialAdder7\[18\]\" at potential_adder_7.v(134)" {  } { { "../rtl/potential_adder_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_7.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756956 "|accelerator_toplevel|potential_adder_7:inst29"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder7\[19\] potential_adder_7.v(134) " "Inferred latch for \"final_potentialAdder7\[19\]\" at potential_adder_7.v(134)" {  } { { "../rtl/potential_adder_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_7.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756956 "|accelerator_toplevel|potential_adder_7:inst29"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder7\[20\] potential_adder_7.v(134) " "Inferred latch for \"final_potentialAdder7\[20\]\" at potential_adder_7.v(134)" {  } { { "../rtl/potential_adder_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_7.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756956 "|accelerator_toplevel|potential_adder_7:inst29"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder7\[21\] potential_adder_7.v(134) " "Inferred latch for \"final_potentialAdder7\[21\]\" at potential_adder_7.v(134)" {  } { { "../rtl/potential_adder_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_7.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756956 "|accelerator_toplevel|potential_adder_7:inst29"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder7\[22\] potential_adder_7.v(134) " "Inferred latch for \"final_potentialAdder7\[22\]\" at potential_adder_7.v(134)" {  } { { "../rtl/potential_adder_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_7.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756956 "|accelerator_toplevel|potential_adder_7:inst29"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder7\[23\] potential_adder_7.v(134) " "Inferred latch for \"final_potentialAdder7\[23\]\" at potential_adder_7.v(134)" {  } { { "../rtl/potential_adder_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_7.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756956 "|accelerator_toplevel|potential_adder_7:inst29"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder7\[24\] potential_adder_7.v(134) " "Inferred latch for \"final_potentialAdder7\[24\]\" at potential_adder_7.v(134)" {  } { { "../rtl/potential_adder_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_7.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756956 "|accelerator_toplevel|potential_adder_7:inst29"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder7\[25\] potential_adder_7.v(134) " "Inferred latch for \"final_potentialAdder7\[25\]\" at potential_adder_7.v(134)" {  } { { "../rtl/potential_adder_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_7.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756956 "|accelerator_toplevel|potential_adder_7:inst29"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder7\[26\] potential_adder_7.v(134) " "Inferred latch for \"final_potentialAdder7\[26\]\" at potential_adder_7.v(134)" {  } { { "../rtl/potential_adder_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_7.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756956 "|accelerator_toplevel|potential_adder_7:inst29"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder7\[27\] potential_adder_7.v(134) " "Inferred latch for \"final_potentialAdder7\[27\]\" at potential_adder_7.v(134)" {  } { { "../rtl/potential_adder_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_7.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756957 "|accelerator_toplevel|potential_adder_7:inst29"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder7\[28\] potential_adder_7.v(134) " "Inferred latch for \"final_potentialAdder7\[28\]\" at potential_adder_7.v(134)" {  } { { "../rtl/potential_adder_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_7.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756957 "|accelerator_toplevel|potential_adder_7:inst29"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder7\[29\] potential_adder_7.v(134) " "Inferred latch for \"final_potentialAdder7\[29\]\" at potential_adder_7.v(134)" {  } { { "../rtl/potential_adder_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_7.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756957 "|accelerator_toplevel|potential_adder_7:inst29"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder7\[30\] potential_adder_7.v(134) " "Inferred latch for \"final_potentialAdder7\[30\]\" at potential_adder_7.v(134)" {  } { { "../rtl/potential_adder_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_7.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756957 "|accelerator_toplevel|potential_adder_7:inst29"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder7\[31\] potential_adder_7.v(134) " "Inferred latch for \"final_potentialAdder7\[31\]\" at potential_adder_7.v(134)" {  } { { "../rtl/potential_adder_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_7.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756957 "|accelerator_toplevel|potential_adder_7:inst29"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[0\] potential_adder_7.v(134) " "Inferred latch for \"d\[0\]\" at potential_adder_7.v(134)" {  } { { "../rtl/potential_adder_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_7.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756957 "|accelerator_toplevel|potential_adder_7:inst29"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[1\] potential_adder_7.v(134) " "Inferred latch for \"d\[1\]\" at potential_adder_7.v(134)" {  } { { "../rtl/potential_adder_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_7.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756957 "|accelerator_toplevel|potential_adder_7:inst29"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[2\] potential_adder_7.v(134) " "Inferred latch for \"d\[2\]\" at potential_adder_7.v(134)" {  } { { "../rtl/potential_adder_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_7.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756957 "|accelerator_toplevel|potential_adder_7:inst29"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[3\] potential_adder_7.v(134) " "Inferred latch for \"d\[3\]\" at potential_adder_7.v(134)" {  } { { "../rtl/potential_adder_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_7.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756957 "|accelerator_toplevel|potential_adder_7:inst29"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[4\] potential_adder_7.v(134) " "Inferred latch for \"d\[4\]\" at potential_adder_7.v(134)" {  } { { "../rtl/potential_adder_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_7.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756957 "|accelerator_toplevel|potential_adder_7:inst29"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[5\] potential_adder_7.v(134) " "Inferred latch for \"d\[5\]\" at potential_adder_7.v(134)" {  } { { "../rtl/potential_adder_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_7.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756958 "|accelerator_toplevel|potential_adder_7:inst29"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[6\] potential_adder_7.v(134) " "Inferred latch for \"d\[6\]\" at potential_adder_7.v(134)" {  } { { "../rtl/potential_adder_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_7.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756958 "|accelerator_toplevel|potential_adder_7:inst29"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[7\] potential_adder_7.v(134) " "Inferred latch for \"d\[7\]\" at potential_adder_7.v(134)" {  } { { "../rtl/potential_adder_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_7.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756958 "|accelerator_toplevel|potential_adder_7:inst29"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[8\] potential_adder_7.v(134) " "Inferred latch for \"d\[8\]\" at potential_adder_7.v(134)" {  } { { "../rtl/potential_adder_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_7.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756958 "|accelerator_toplevel|potential_adder_7:inst29"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[9\] potential_adder_7.v(134) " "Inferred latch for \"d\[9\]\" at potential_adder_7.v(134)" {  } { { "../rtl/potential_adder_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_7.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756958 "|accelerator_toplevel|potential_adder_7:inst29"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[10\] potential_adder_7.v(134) " "Inferred latch for \"d\[10\]\" at potential_adder_7.v(134)" {  } { { "../rtl/potential_adder_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_7.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756958 "|accelerator_toplevel|potential_adder_7:inst29"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[11\] potential_adder_7.v(134) " "Inferred latch for \"d\[11\]\" at potential_adder_7.v(134)" {  } { { "../rtl/potential_adder_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_7.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756958 "|accelerator_toplevel|potential_adder_7:inst29"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[12\] potential_adder_7.v(134) " "Inferred latch for \"d\[12\]\" at potential_adder_7.v(134)" {  } { { "../rtl/potential_adder_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_7.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756958 "|accelerator_toplevel|potential_adder_7:inst29"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[13\] potential_adder_7.v(134) " "Inferred latch for \"d\[13\]\" at potential_adder_7.v(134)" {  } { { "../rtl/potential_adder_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_7.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756958 "|accelerator_toplevel|potential_adder_7:inst29"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[14\] potential_adder_7.v(134) " "Inferred latch for \"d\[14\]\" at potential_adder_7.v(134)" {  } { { "../rtl/potential_adder_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_7.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756958 "|accelerator_toplevel|potential_adder_7:inst29"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[15\] potential_adder_7.v(134) " "Inferred latch for \"d\[15\]\" at potential_adder_7.v(134)" {  } { { "../rtl/potential_adder_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_7.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756959 "|accelerator_toplevel|potential_adder_7:inst29"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[16\] potential_adder_7.v(134) " "Inferred latch for \"d\[16\]\" at potential_adder_7.v(134)" {  } { { "../rtl/potential_adder_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_7.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756959 "|accelerator_toplevel|potential_adder_7:inst29"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[17\] potential_adder_7.v(134) " "Inferred latch for \"d\[17\]\" at potential_adder_7.v(134)" {  } { { "../rtl/potential_adder_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_7.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756959 "|accelerator_toplevel|potential_adder_7:inst29"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[18\] potential_adder_7.v(134) " "Inferred latch for \"d\[18\]\" at potential_adder_7.v(134)" {  } { { "../rtl/potential_adder_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_7.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756959 "|accelerator_toplevel|potential_adder_7:inst29"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[19\] potential_adder_7.v(134) " "Inferred latch for \"d\[19\]\" at potential_adder_7.v(134)" {  } { { "../rtl/potential_adder_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_7.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756959 "|accelerator_toplevel|potential_adder_7:inst29"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[20\] potential_adder_7.v(134) " "Inferred latch for \"d\[20\]\" at potential_adder_7.v(134)" {  } { { "../rtl/potential_adder_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_7.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756959 "|accelerator_toplevel|potential_adder_7:inst29"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[21\] potential_adder_7.v(134) " "Inferred latch for \"d\[21\]\" at potential_adder_7.v(134)" {  } { { "../rtl/potential_adder_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_7.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756959 "|accelerator_toplevel|potential_adder_7:inst29"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[22\] potential_adder_7.v(134) " "Inferred latch for \"d\[22\]\" at potential_adder_7.v(134)" {  } { { "../rtl/potential_adder_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_7.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756959 "|accelerator_toplevel|potential_adder_7:inst29"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[23\] potential_adder_7.v(134) " "Inferred latch for \"d\[23\]\" at potential_adder_7.v(134)" {  } { { "../rtl/potential_adder_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_7.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756959 "|accelerator_toplevel|potential_adder_7:inst29"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[24\] potential_adder_7.v(134) " "Inferred latch for \"d\[24\]\" at potential_adder_7.v(134)" {  } { { "../rtl/potential_adder_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_7.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756960 "|accelerator_toplevel|potential_adder_7:inst29"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[25\] potential_adder_7.v(134) " "Inferred latch for \"d\[25\]\" at potential_adder_7.v(134)" {  } { { "../rtl/potential_adder_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_7.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756960 "|accelerator_toplevel|potential_adder_7:inst29"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[26\] potential_adder_7.v(134) " "Inferred latch for \"d\[26\]\" at potential_adder_7.v(134)" {  } { { "../rtl/potential_adder_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_7.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756960 "|accelerator_toplevel|potential_adder_7:inst29"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[27\] potential_adder_7.v(134) " "Inferred latch for \"d\[27\]\" at potential_adder_7.v(134)" {  } { { "../rtl/potential_adder_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_7.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756960 "|accelerator_toplevel|potential_adder_7:inst29"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[28\] potential_adder_7.v(134) " "Inferred latch for \"d\[28\]\" at potential_adder_7.v(134)" {  } { { "../rtl/potential_adder_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_7.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756960 "|accelerator_toplevel|potential_adder_7:inst29"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[29\] potential_adder_7.v(134) " "Inferred latch for \"d\[29\]\" at potential_adder_7.v(134)" {  } { { "../rtl/potential_adder_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_7.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756960 "|accelerator_toplevel|potential_adder_7:inst29"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[30\] potential_adder_7.v(134) " "Inferred latch for \"d\[30\]\" at potential_adder_7.v(134)" {  } { { "../rtl/potential_adder_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_7.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756960 "|accelerator_toplevel|potential_adder_7:inst29"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[31\] potential_adder_7.v(134) " "Inferred latch for \"d\[31\]\" at potential_adder_7.v(134)" {  } { { "../rtl/potential_adder_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_7.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756960 "|accelerator_toplevel|potential_adder_7:inst29"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[0\] potential_adder_7.v(134) " "Inferred latch for \"c\[0\]\" at potential_adder_7.v(134)" {  } { { "../rtl/potential_adder_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_7.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756960 "|accelerator_toplevel|potential_adder_7:inst29"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[1\] potential_adder_7.v(134) " "Inferred latch for \"c\[1\]\" at potential_adder_7.v(134)" {  } { { "../rtl/potential_adder_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_7.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756960 "|accelerator_toplevel|potential_adder_7:inst29"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[2\] potential_adder_7.v(134) " "Inferred latch for \"c\[2\]\" at potential_adder_7.v(134)" {  } { { "../rtl/potential_adder_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_7.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756960 "|accelerator_toplevel|potential_adder_7:inst29"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[3\] potential_adder_7.v(134) " "Inferred latch for \"c\[3\]\" at potential_adder_7.v(134)" {  } { { "../rtl/potential_adder_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_7.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756961 "|accelerator_toplevel|potential_adder_7:inst29"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[4\] potential_adder_7.v(134) " "Inferred latch for \"c\[4\]\" at potential_adder_7.v(134)" {  } { { "../rtl/potential_adder_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_7.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756961 "|accelerator_toplevel|potential_adder_7:inst29"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[5\] potential_adder_7.v(134) " "Inferred latch for \"c\[5\]\" at potential_adder_7.v(134)" {  } { { "../rtl/potential_adder_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_7.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756961 "|accelerator_toplevel|potential_adder_7:inst29"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[6\] potential_adder_7.v(134) " "Inferred latch for \"c\[6\]\" at potential_adder_7.v(134)" {  } { { "../rtl/potential_adder_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_7.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756961 "|accelerator_toplevel|potential_adder_7:inst29"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[7\] potential_adder_7.v(134) " "Inferred latch for \"c\[7\]\" at potential_adder_7.v(134)" {  } { { "../rtl/potential_adder_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_7.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756961 "|accelerator_toplevel|potential_adder_7:inst29"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[8\] potential_adder_7.v(134) " "Inferred latch for \"c\[8\]\" at potential_adder_7.v(134)" {  } { { "../rtl/potential_adder_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_7.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756961 "|accelerator_toplevel|potential_adder_7:inst29"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[9\] potential_adder_7.v(134) " "Inferred latch for \"c\[9\]\" at potential_adder_7.v(134)" {  } { { "../rtl/potential_adder_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_7.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756961 "|accelerator_toplevel|potential_adder_7:inst29"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[10\] potential_adder_7.v(134) " "Inferred latch for \"c\[10\]\" at potential_adder_7.v(134)" {  } { { "../rtl/potential_adder_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_7.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756961 "|accelerator_toplevel|potential_adder_7:inst29"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[11\] potential_adder_7.v(134) " "Inferred latch for \"c\[11\]\" at potential_adder_7.v(134)" {  } { { "../rtl/potential_adder_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_7.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756961 "|accelerator_toplevel|potential_adder_7:inst29"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[12\] potential_adder_7.v(134) " "Inferred latch for \"c\[12\]\" at potential_adder_7.v(134)" {  } { { "../rtl/potential_adder_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_7.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756961 "|accelerator_toplevel|potential_adder_7:inst29"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[13\] potential_adder_7.v(134) " "Inferred latch for \"c\[13\]\" at potential_adder_7.v(134)" {  } { { "../rtl/potential_adder_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_7.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756962 "|accelerator_toplevel|potential_adder_7:inst29"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[14\] potential_adder_7.v(134) " "Inferred latch for \"c\[14\]\" at potential_adder_7.v(134)" {  } { { "../rtl/potential_adder_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_7.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756962 "|accelerator_toplevel|potential_adder_7:inst29"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[15\] potential_adder_7.v(134) " "Inferred latch for \"c\[15\]\" at potential_adder_7.v(134)" {  } { { "../rtl/potential_adder_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_7.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756962 "|accelerator_toplevel|potential_adder_7:inst29"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[16\] potential_adder_7.v(134) " "Inferred latch for \"c\[16\]\" at potential_adder_7.v(134)" {  } { { "../rtl/potential_adder_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_7.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756962 "|accelerator_toplevel|potential_adder_7:inst29"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[17\] potential_adder_7.v(134) " "Inferred latch for \"c\[17\]\" at potential_adder_7.v(134)" {  } { { "../rtl/potential_adder_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_7.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756962 "|accelerator_toplevel|potential_adder_7:inst29"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[18\] potential_adder_7.v(134) " "Inferred latch for \"c\[18\]\" at potential_adder_7.v(134)" {  } { { "../rtl/potential_adder_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_7.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756962 "|accelerator_toplevel|potential_adder_7:inst29"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[19\] potential_adder_7.v(134) " "Inferred latch for \"c\[19\]\" at potential_adder_7.v(134)" {  } { { "../rtl/potential_adder_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_7.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756962 "|accelerator_toplevel|potential_adder_7:inst29"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[20\] potential_adder_7.v(134) " "Inferred latch for \"c\[20\]\" at potential_adder_7.v(134)" {  } { { "../rtl/potential_adder_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_7.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756962 "|accelerator_toplevel|potential_adder_7:inst29"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[21\] potential_adder_7.v(134) " "Inferred latch for \"c\[21\]\" at potential_adder_7.v(134)" {  } { { "../rtl/potential_adder_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_7.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756963 "|accelerator_toplevel|potential_adder_7:inst29"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[22\] potential_adder_7.v(134) " "Inferred latch for \"c\[22\]\" at potential_adder_7.v(134)" {  } { { "../rtl/potential_adder_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_7.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756963 "|accelerator_toplevel|potential_adder_7:inst29"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[23\] potential_adder_7.v(134) " "Inferred latch for \"c\[23\]\" at potential_adder_7.v(134)" {  } { { "../rtl/potential_adder_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_7.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756963 "|accelerator_toplevel|potential_adder_7:inst29"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[24\] potential_adder_7.v(134) " "Inferred latch for \"c\[24\]\" at potential_adder_7.v(134)" {  } { { "../rtl/potential_adder_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_7.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756963 "|accelerator_toplevel|potential_adder_7:inst29"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[25\] potential_adder_7.v(134) " "Inferred latch for \"c\[25\]\" at potential_adder_7.v(134)" {  } { { "../rtl/potential_adder_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_7.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756964 "|accelerator_toplevel|potential_adder_7:inst29"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[26\] potential_adder_7.v(134) " "Inferred latch for \"c\[26\]\" at potential_adder_7.v(134)" {  } { { "../rtl/potential_adder_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_7.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756964 "|accelerator_toplevel|potential_adder_7:inst29"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[27\] potential_adder_7.v(134) " "Inferred latch for \"c\[27\]\" at potential_adder_7.v(134)" {  } { { "../rtl/potential_adder_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_7.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756964 "|accelerator_toplevel|potential_adder_7:inst29"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[28\] potential_adder_7.v(134) " "Inferred latch for \"c\[28\]\" at potential_adder_7.v(134)" {  } { { "../rtl/potential_adder_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_7.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756964 "|accelerator_toplevel|potential_adder_7:inst29"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[29\] potential_adder_7.v(134) " "Inferred latch for \"c\[29\]\" at potential_adder_7.v(134)" {  } { { "../rtl/potential_adder_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_7.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756964 "|accelerator_toplevel|potential_adder_7:inst29"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[30\] potential_adder_7.v(134) " "Inferred latch for \"c\[30\]\" at potential_adder_7.v(134)" {  } { { "../rtl/potential_adder_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_7.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756965 "|accelerator_toplevel|potential_adder_7:inst29"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[31\] potential_adder_7.v(134) " "Inferred latch for \"c\[31\]\" at potential_adder_7.v(134)" {  } { { "../rtl/potential_adder_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_7.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756965 "|accelerator_toplevel|potential_adder_7:inst29"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[0\] potential_adder_7.v(134) " "Inferred latch for \"b\[0\]\" at potential_adder_7.v(134)" {  } { { "../rtl/potential_adder_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_7.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756965 "|accelerator_toplevel|potential_adder_7:inst29"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[1\] potential_adder_7.v(134) " "Inferred latch for \"b\[1\]\" at potential_adder_7.v(134)" {  } { { "../rtl/potential_adder_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_7.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756965 "|accelerator_toplevel|potential_adder_7:inst29"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[2\] potential_adder_7.v(134) " "Inferred latch for \"b\[2\]\" at potential_adder_7.v(134)" {  } { { "../rtl/potential_adder_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_7.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756965 "|accelerator_toplevel|potential_adder_7:inst29"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[3\] potential_adder_7.v(134) " "Inferred latch for \"b\[3\]\" at potential_adder_7.v(134)" {  } { { "../rtl/potential_adder_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_7.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756965 "|accelerator_toplevel|potential_adder_7:inst29"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[4\] potential_adder_7.v(134) " "Inferred latch for \"b\[4\]\" at potential_adder_7.v(134)" {  } { { "../rtl/potential_adder_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_7.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756965 "|accelerator_toplevel|potential_adder_7:inst29"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[5\] potential_adder_7.v(134) " "Inferred latch for \"b\[5\]\" at potential_adder_7.v(134)" {  } { { "../rtl/potential_adder_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_7.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756965 "|accelerator_toplevel|potential_adder_7:inst29"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[6\] potential_adder_7.v(134) " "Inferred latch for \"b\[6\]\" at potential_adder_7.v(134)" {  } { { "../rtl/potential_adder_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_7.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756965 "|accelerator_toplevel|potential_adder_7:inst29"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[7\] potential_adder_7.v(134) " "Inferred latch for \"b\[7\]\" at potential_adder_7.v(134)" {  } { { "../rtl/potential_adder_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_7.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756965 "|accelerator_toplevel|potential_adder_7:inst29"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[8\] potential_adder_7.v(134) " "Inferred latch for \"b\[8\]\" at potential_adder_7.v(134)" {  } { { "../rtl/potential_adder_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_7.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756966 "|accelerator_toplevel|potential_adder_7:inst29"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[9\] potential_adder_7.v(134) " "Inferred latch for \"b\[9\]\" at potential_adder_7.v(134)" {  } { { "../rtl/potential_adder_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_7.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756966 "|accelerator_toplevel|potential_adder_7:inst29"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[10\] potential_adder_7.v(134) " "Inferred latch for \"b\[10\]\" at potential_adder_7.v(134)" {  } { { "../rtl/potential_adder_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_7.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756966 "|accelerator_toplevel|potential_adder_7:inst29"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[11\] potential_adder_7.v(134) " "Inferred latch for \"b\[11\]\" at potential_adder_7.v(134)" {  } { { "../rtl/potential_adder_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_7.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756966 "|accelerator_toplevel|potential_adder_7:inst29"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[12\] potential_adder_7.v(134) " "Inferred latch for \"b\[12\]\" at potential_adder_7.v(134)" {  } { { "../rtl/potential_adder_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_7.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756966 "|accelerator_toplevel|potential_adder_7:inst29"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[13\] potential_adder_7.v(134) " "Inferred latch for \"b\[13\]\" at potential_adder_7.v(134)" {  } { { "../rtl/potential_adder_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_7.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756966 "|accelerator_toplevel|potential_adder_7:inst29"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[14\] potential_adder_7.v(134) " "Inferred latch for \"b\[14\]\" at potential_adder_7.v(134)" {  } { { "../rtl/potential_adder_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_7.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756966 "|accelerator_toplevel|potential_adder_7:inst29"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[15\] potential_adder_7.v(134) " "Inferred latch for \"b\[15\]\" at potential_adder_7.v(134)" {  } { { "../rtl/potential_adder_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_7.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756966 "|accelerator_toplevel|potential_adder_7:inst29"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[16\] potential_adder_7.v(134) " "Inferred latch for \"b\[16\]\" at potential_adder_7.v(134)" {  } { { "../rtl/potential_adder_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_7.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756966 "|accelerator_toplevel|potential_adder_7:inst29"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[17\] potential_adder_7.v(134) " "Inferred latch for \"b\[17\]\" at potential_adder_7.v(134)" {  } { { "../rtl/potential_adder_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_7.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756967 "|accelerator_toplevel|potential_adder_7:inst29"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[18\] potential_adder_7.v(134) " "Inferred latch for \"b\[18\]\" at potential_adder_7.v(134)" {  } { { "../rtl/potential_adder_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_7.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756967 "|accelerator_toplevel|potential_adder_7:inst29"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[19\] potential_adder_7.v(134) " "Inferred latch for \"b\[19\]\" at potential_adder_7.v(134)" {  } { { "../rtl/potential_adder_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_7.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756967 "|accelerator_toplevel|potential_adder_7:inst29"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[20\] potential_adder_7.v(134) " "Inferred latch for \"b\[20\]\" at potential_adder_7.v(134)" {  } { { "../rtl/potential_adder_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_7.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756967 "|accelerator_toplevel|potential_adder_7:inst29"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[21\] potential_adder_7.v(134) " "Inferred latch for \"b\[21\]\" at potential_adder_7.v(134)" {  } { { "../rtl/potential_adder_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_7.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756967 "|accelerator_toplevel|potential_adder_7:inst29"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[22\] potential_adder_7.v(134) " "Inferred latch for \"b\[22\]\" at potential_adder_7.v(134)" {  } { { "../rtl/potential_adder_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_7.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756967 "|accelerator_toplevel|potential_adder_7:inst29"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[23\] potential_adder_7.v(134) " "Inferred latch for \"b\[23\]\" at potential_adder_7.v(134)" {  } { { "../rtl/potential_adder_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_7.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756967 "|accelerator_toplevel|potential_adder_7:inst29"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[24\] potential_adder_7.v(134) " "Inferred latch for \"b\[24\]\" at potential_adder_7.v(134)" {  } { { "../rtl/potential_adder_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_7.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756967 "|accelerator_toplevel|potential_adder_7:inst29"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[25\] potential_adder_7.v(134) " "Inferred latch for \"b\[25\]\" at potential_adder_7.v(134)" {  } { { "../rtl/potential_adder_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_7.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756967 "|accelerator_toplevel|potential_adder_7:inst29"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[26\] potential_adder_7.v(134) " "Inferred latch for \"b\[26\]\" at potential_adder_7.v(134)" {  } { { "../rtl/potential_adder_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_7.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756967 "|accelerator_toplevel|potential_adder_7:inst29"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[27\] potential_adder_7.v(134) " "Inferred latch for \"b\[27\]\" at potential_adder_7.v(134)" {  } { { "../rtl/potential_adder_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_7.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756968 "|accelerator_toplevel|potential_adder_7:inst29"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[28\] potential_adder_7.v(134) " "Inferred latch for \"b\[28\]\" at potential_adder_7.v(134)" {  } { { "../rtl/potential_adder_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_7.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756968 "|accelerator_toplevel|potential_adder_7:inst29"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[29\] potential_adder_7.v(134) " "Inferred latch for \"b\[29\]\" at potential_adder_7.v(134)" {  } { { "../rtl/potential_adder_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_7.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756968 "|accelerator_toplevel|potential_adder_7:inst29"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[30\] potential_adder_7.v(134) " "Inferred latch for \"b\[30\]\" at potential_adder_7.v(134)" {  } { { "../rtl/potential_adder_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_7.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756968 "|accelerator_toplevel|potential_adder_7:inst29"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[31\] potential_adder_7.v(134) " "Inferred latch for \"b\[31\]\" at potential_adder_7.v(134)" {  } { { "../rtl/potential_adder_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_7.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756968 "|accelerator_toplevel|potential_adder_7:inst29"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[0\] potential_adder_7.v(134) " "Inferred latch for \"a\[0\]\" at potential_adder_7.v(134)" {  } { { "../rtl/potential_adder_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_7.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756968 "|accelerator_toplevel|potential_adder_7:inst29"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[1\] potential_adder_7.v(134) " "Inferred latch for \"a\[1\]\" at potential_adder_7.v(134)" {  } { { "../rtl/potential_adder_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_7.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756968 "|accelerator_toplevel|potential_adder_7:inst29"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[2\] potential_adder_7.v(134) " "Inferred latch for \"a\[2\]\" at potential_adder_7.v(134)" {  } { { "../rtl/potential_adder_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_7.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756968 "|accelerator_toplevel|potential_adder_7:inst29"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[3\] potential_adder_7.v(134) " "Inferred latch for \"a\[3\]\" at potential_adder_7.v(134)" {  } { { "../rtl/potential_adder_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_7.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756968 "|accelerator_toplevel|potential_adder_7:inst29"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[4\] potential_adder_7.v(134) " "Inferred latch for \"a\[4\]\" at potential_adder_7.v(134)" {  } { { "../rtl/potential_adder_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_7.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756968 "|accelerator_toplevel|potential_adder_7:inst29"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[5\] potential_adder_7.v(134) " "Inferred latch for \"a\[5\]\" at potential_adder_7.v(134)" {  } { { "../rtl/potential_adder_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_7.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756968 "|accelerator_toplevel|potential_adder_7:inst29"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[6\] potential_adder_7.v(134) " "Inferred latch for \"a\[6\]\" at potential_adder_7.v(134)" {  } { { "../rtl/potential_adder_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_7.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756969 "|accelerator_toplevel|potential_adder_7:inst29"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[7\] potential_adder_7.v(134) " "Inferred latch for \"a\[7\]\" at potential_adder_7.v(134)" {  } { { "../rtl/potential_adder_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_7.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756969 "|accelerator_toplevel|potential_adder_7:inst29"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[8\] potential_adder_7.v(134) " "Inferred latch for \"a\[8\]\" at potential_adder_7.v(134)" {  } { { "../rtl/potential_adder_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_7.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756969 "|accelerator_toplevel|potential_adder_7:inst29"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[9\] potential_adder_7.v(134) " "Inferred latch for \"a\[9\]\" at potential_adder_7.v(134)" {  } { { "../rtl/potential_adder_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_7.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756969 "|accelerator_toplevel|potential_adder_7:inst29"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[10\] potential_adder_7.v(134) " "Inferred latch for \"a\[10\]\" at potential_adder_7.v(134)" {  } { { "../rtl/potential_adder_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_7.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756969 "|accelerator_toplevel|potential_adder_7:inst29"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[11\] potential_adder_7.v(134) " "Inferred latch for \"a\[11\]\" at potential_adder_7.v(134)" {  } { { "../rtl/potential_adder_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_7.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756969 "|accelerator_toplevel|potential_adder_7:inst29"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[12\] potential_adder_7.v(134) " "Inferred latch for \"a\[12\]\" at potential_adder_7.v(134)" {  } { { "../rtl/potential_adder_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_7.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756969 "|accelerator_toplevel|potential_adder_7:inst29"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[13\] potential_adder_7.v(134) " "Inferred latch for \"a\[13\]\" at potential_adder_7.v(134)" {  } { { "../rtl/potential_adder_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_7.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756969 "|accelerator_toplevel|potential_adder_7:inst29"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[14\] potential_adder_7.v(134) " "Inferred latch for \"a\[14\]\" at potential_adder_7.v(134)" {  } { { "../rtl/potential_adder_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_7.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756969 "|accelerator_toplevel|potential_adder_7:inst29"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[15\] potential_adder_7.v(134) " "Inferred latch for \"a\[15\]\" at potential_adder_7.v(134)" {  } { { "../rtl/potential_adder_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_7.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756969 "|accelerator_toplevel|potential_adder_7:inst29"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[16\] potential_adder_7.v(134) " "Inferred latch for \"a\[16\]\" at potential_adder_7.v(134)" {  } { { "../rtl/potential_adder_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_7.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756970 "|accelerator_toplevel|potential_adder_7:inst29"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[17\] potential_adder_7.v(134) " "Inferred latch for \"a\[17\]\" at potential_adder_7.v(134)" {  } { { "../rtl/potential_adder_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_7.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756970 "|accelerator_toplevel|potential_adder_7:inst29"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[18\] potential_adder_7.v(134) " "Inferred latch for \"a\[18\]\" at potential_adder_7.v(134)" {  } { { "../rtl/potential_adder_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_7.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756970 "|accelerator_toplevel|potential_adder_7:inst29"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[19\] potential_adder_7.v(134) " "Inferred latch for \"a\[19\]\" at potential_adder_7.v(134)" {  } { { "../rtl/potential_adder_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_7.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756970 "|accelerator_toplevel|potential_adder_7:inst29"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[20\] potential_adder_7.v(134) " "Inferred latch for \"a\[20\]\" at potential_adder_7.v(134)" {  } { { "../rtl/potential_adder_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_7.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756970 "|accelerator_toplevel|potential_adder_7:inst29"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[21\] potential_adder_7.v(134) " "Inferred latch for \"a\[21\]\" at potential_adder_7.v(134)" {  } { { "../rtl/potential_adder_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_7.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756970 "|accelerator_toplevel|potential_adder_7:inst29"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[22\] potential_adder_7.v(134) " "Inferred latch for \"a\[22\]\" at potential_adder_7.v(134)" {  } { { "../rtl/potential_adder_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_7.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756970 "|accelerator_toplevel|potential_adder_7:inst29"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[23\] potential_adder_7.v(134) " "Inferred latch for \"a\[23\]\" at potential_adder_7.v(134)" {  } { { "../rtl/potential_adder_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_7.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756970 "|accelerator_toplevel|potential_adder_7:inst29"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[24\] potential_adder_7.v(134) " "Inferred latch for \"a\[24\]\" at potential_adder_7.v(134)" {  } { { "../rtl/potential_adder_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_7.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756970 "|accelerator_toplevel|potential_adder_7:inst29"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[25\] potential_adder_7.v(134) " "Inferred latch for \"a\[25\]\" at potential_adder_7.v(134)" {  } { { "../rtl/potential_adder_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_7.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756970 "|accelerator_toplevel|potential_adder_7:inst29"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[26\] potential_adder_7.v(134) " "Inferred latch for \"a\[26\]\" at potential_adder_7.v(134)" {  } { { "../rtl/potential_adder_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_7.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756970 "|accelerator_toplevel|potential_adder_7:inst29"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[27\] potential_adder_7.v(134) " "Inferred latch for \"a\[27\]\" at potential_adder_7.v(134)" {  } { { "../rtl/potential_adder_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_7.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756971 "|accelerator_toplevel|potential_adder_7:inst29"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[28\] potential_adder_7.v(134) " "Inferred latch for \"a\[28\]\" at potential_adder_7.v(134)" {  } { { "../rtl/potential_adder_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_7.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756971 "|accelerator_toplevel|potential_adder_7:inst29"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[29\] potential_adder_7.v(134) " "Inferred latch for \"a\[29\]\" at potential_adder_7.v(134)" {  } { { "../rtl/potential_adder_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_7.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756971 "|accelerator_toplevel|potential_adder_7:inst29"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[30\] potential_adder_7.v(134) " "Inferred latch for \"a\[30\]\" at potential_adder_7.v(134)" {  } { { "../rtl/potential_adder_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_7.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756971 "|accelerator_toplevel|potential_adder_7:inst29"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[31\] potential_adder_7.v(134) " "Inferred latch for \"a\[31\]\" at potential_adder_7.v(134)" {  } { { "../rtl/potential_adder_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_7.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756971 "|accelerator_toplevel|potential_adder_7:inst29"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "model.10 potential_adder_7.v(134) " "Inferred latch for \"model.10\" at potential_adder_7.v(134)" {  } { { "../rtl/potential_adder_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_7.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756971 "|accelerator_toplevel|potential_adder_7:inst29"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "model.01 potential_adder_7.v(134) " "Inferred latch for \"model.01\" at potential_adder_7.v(134)" {  } { { "../rtl/potential_adder_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_7.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756971 "|accelerator_toplevel|potential_adder_7:inst29"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "model.00 potential_adder_7.v(134) " "Inferred latch for \"model.00\" at potential_adder_7.v(134)" {  } { { "../rtl/potential_adder_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_7.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756971 "|accelerator_toplevel|potential_adder_7:inst29"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[0\] potential_adder_7.v(134) " "Inferred latch for \"v_threshold\[0\]\" at potential_adder_7.v(134)" {  } { { "../rtl/potential_adder_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_7.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756971 "|accelerator_toplevel|potential_adder_7:inst29"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[1\] potential_adder_7.v(134) " "Inferred latch for \"v_threshold\[1\]\" at potential_adder_7.v(134)" {  } { { "../rtl/potential_adder_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_7.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756971 "|accelerator_toplevel|potential_adder_7:inst29"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[2\] potential_adder_7.v(134) " "Inferred latch for \"v_threshold\[2\]\" at potential_adder_7.v(134)" {  } { { "../rtl/potential_adder_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_7.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756972 "|accelerator_toplevel|potential_adder_7:inst29"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[3\] potential_adder_7.v(134) " "Inferred latch for \"v_threshold\[3\]\" at potential_adder_7.v(134)" {  } { { "../rtl/potential_adder_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_7.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756972 "|accelerator_toplevel|potential_adder_7:inst29"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[4\] potential_adder_7.v(134) " "Inferred latch for \"v_threshold\[4\]\" at potential_adder_7.v(134)" {  } { { "../rtl/potential_adder_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_7.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756972 "|accelerator_toplevel|potential_adder_7:inst29"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[5\] potential_adder_7.v(134) " "Inferred latch for \"v_threshold\[5\]\" at potential_adder_7.v(134)" {  } { { "../rtl/potential_adder_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_7.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756972 "|accelerator_toplevel|potential_adder_7:inst29"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[6\] potential_adder_7.v(134) " "Inferred latch for \"v_threshold\[6\]\" at potential_adder_7.v(134)" {  } { { "../rtl/potential_adder_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_7.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756972 "|accelerator_toplevel|potential_adder_7:inst29"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[7\] potential_adder_7.v(134) " "Inferred latch for \"v_threshold\[7\]\" at potential_adder_7.v(134)" {  } { { "../rtl/potential_adder_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_7.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756972 "|accelerator_toplevel|potential_adder_7:inst29"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[8\] potential_adder_7.v(134) " "Inferred latch for \"v_threshold\[8\]\" at potential_adder_7.v(134)" {  } { { "../rtl/potential_adder_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_7.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756972 "|accelerator_toplevel|potential_adder_7:inst29"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[9\] potential_adder_7.v(134) " "Inferred latch for \"v_threshold\[9\]\" at potential_adder_7.v(134)" {  } { { "../rtl/potential_adder_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_7.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756972 "|accelerator_toplevel|potential_adder_7:inst29"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[10\] potential_adder_7.v(134) " "Inferred latch for \"v_threshold\[10\]\" at potential_adder_7.v(134)" {  } { { "../rtl/potential_adder_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_7.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756972 "|accelerator_toplevel|potential_adder_7:inst29"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[11\] potential_adder_7.v(134) " "Inferred latch for \"v_threshold\[11\]\" at potential_adder_7.v(134)" {  } { { "../rtl/potential_adder_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_7.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756972 "|accelerator_toplevel|potential_adder_7:inst29"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[12\] potential_adder_7.v(134) " "Inferred latch for \"v_threshold\[12\]\" at potential_adder_7.v(134)" {  } { { "../rtl/potential_adder_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_7.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756973 "|accelerator_toplevel|potential_adder_7:inst29"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[13\] potential_adder_7.v(134) " "Inferred latch for \"v_threshold\[13\]\" at potential_adder_7.v(134)" {  } { { "../rtl/potential_adder_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_7.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756973 "|accelerator_toplevel|potential_adder_7:inst29"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[14\] potential_adder_7.v(134) " "Inferred latch for \"v_threshold\[14\]\" at potential_adder_7.v(134)" {  } { { "../rtl/potential_adder_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_7.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756973 "|accelerator_toplevel|potential_adder_7:inst29"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[15\] potential_adder_7.v(134) " "Inferred latch for \"v_threshold\[15\]\" at potential_adder_7.v(134)" {  } { { "../rtl/potential_adder_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_7.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756973 "|accelerator_toplevel|potential_adder_7:inst29"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[16\] potential_adder_7.v(134) " "Inferred latch for \"v_threshold\[16\]\" at potential_adder_7.v(134)" {  } { { "../rtl/potential_adder_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_7.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756973 "|accelerator_toplevel|potential_adder_7:inst29"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[17\] potential_adder_7.v(134) " "Inferred latch for \"v_threshold\[17\]\" at potential_adder_7.v(134)" {  } { { "../rtl/potential_adder_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_7.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756973 "|accelerator_toplevel|potential_adder_7:inst29"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[18\] potential_adder_7.v(134) " "Inferred latch for \"v_threshold\[18\]\" at potential_adder_7.v(134)" {  } { { "../rtl/potential_adder_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_7.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756973 "|accelerator_toplevel|potential_adder_7:inst29"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[19\] potential_adder_7.v(134) " "Inferred latch for \"v_threshold\[19\]\" at potential_adder_7.v(134)" {  } { { "../rtl/potential_adder_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_7.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756973 "|accelerator_toplevel|potential_adder_7:inst29"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[20\] potential_adder_7.v(134) " "Inferred latch for \"v_threshold\[20\]\" at potential_adder_7.v(134)" {  } { { "../rtl/potential_adder_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_7.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756973 "|accelerator_toplevel|potential_adder_7:inst29"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[21\] potential_adder_7.v(134) " "Inferred latch for \"v_threshold\[21\]\" at potential_adder_7.v(134)" {  } { { "../rtl/potential_adder_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_7.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756973 "|accelerator_toplevel|potential_adder_7:inst29"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[22\] potential_adder_7.v(134) " "Inferred latch for \"v_threshold\[22\]\" at potential_adder_7.v(134)" {  } { { "../rtl/potential_adder_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_7.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756973 "|accelerator_toplevel|potential_adder_7:inst29"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[23\] potential_adder_7.v(134) " "Inferred latch for \"v_threshold\[23\]\" at potential_adder_7.v(134)" {  } { { "../rtl/potential_adder_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_7.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756974 "|accelerator_toplevel|potential_adder_7:inst29"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[24\] potential_adder_7.v(134) " "Inferred latch for \"v_threshold\[24\]\" at potential_adder_7.v(134)" {  } { { "../rtl/potential_adder_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_7.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756974 "|accelerator_toplevel|potential_adder_7:inst29"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[25\] potential_adder_7.v(134) " "Inferred latch for \"v_threshold\[25\]\" at potential_adder_7.v(134)" {  } { { "../rtl/potential_adder_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_7.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756974 "|accelerator_toplevel|potential_adder_7:inst29"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[26\] potential_adder_7.v(134) " "Inferred latch for \"v_threshold\[26\]\" at potential_adder_7.v(134)" {  } { { "../rtl/potential_adder_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_7.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756974 "|accelerator_toplevel|potential_adder_7:inst29"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[27\] potential_adder_7.v(134) " "Inferred latch for \"v_threshold\[27\]\" at potential_adder_7.v(134)" {  } { { "../rtl/potential_adder_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_7.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756974 "|accelerator_toplevel|potential_adder_7:inst29"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[28\] potential_adder_7.v(134) " "Inferred latch for \"v_threshold\[28\]\" at potential_adder_7.v(134)" {  } { { "../rtl/potential_adder_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_7.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756974 "|accelerator_toplevel|potential_adder_7:inst29"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[29\] potential_adder_7.v(134) " "Inferred latch for \"v_threshold\[29\]\" at potential_adder_7.v(134)" {  } { { "../rtl/potential_adder_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_7.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756974 "|accelerator_toplevel|potential_adder_7:inst29"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[30\] potential_adder_7.v(134) " "Inferred latch for \"v_threshold\[30\]\" at potential_adder_7.v(134)" {  } { { "../rtl/potential_adder_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_7.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756974 "|accelerator_toplevel|potential_adder_7:inst29"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[31\] potential_adder_7.v(134) " "Inferred latch for \"v_threshold\[31\]\" at potential_adder_7.v(134)" {  } { { "../rtl/potential_adder_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_7.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756974 "|accelerator_toplevel|potential_adder_7:inst29"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[0\] potential_adder_7.v(134) " "Inferred latch for \"u\[0\]\" at potential_adder_7.v(134)" {  } { { "../rtl/potential_adder_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_7.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756974 "|accelerator_toplevel|potential_adder_7:inst29"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[1\] potential_adder_7.v(134) " "Inferred latch for \"u\[1\]\" at potential_adder_7.v(134)" {  } { { "../rtl/potential_adder_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_7.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756975 "|accelerator_toplevel|potential_adder_7:inst29"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[2\] potential_adder_7.v(134) " "Inferred latch for \"u\[2\]\" at potential_adder_7.v(134)" {  } { { "../rtl/potential_adder_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_7.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756975 "|accelerator_toplevel|potential_adder_7:inst29"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[3\] potential_adder_7.v(134) " "Inferred latch for \"u\[3\]\" at potential_adder_7.v(134)" {  } { { "../rtl/potential_adder_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_7.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756975 "|accelerator_toplevel|potential_adder_7:inst29"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[4\] potential_adder_7.v(134) " "Inferred latch for \"u\[4\]\" at potential_adder_7.v(134)" {  } { { "../rtl/potential_adder_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_7.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756975 "|accelerator_toplevel|potential_adder_7:inst29"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[5\] potential_adder_7.v(134) " "Inferred latch for \"u\[5\]\" at potential_adder_7.v(134)" {  } { { "../rtl/potential_adder_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_7.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756975 "|accelerator_toplevel|potential_adder_7:inst29"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[6\] potential_adder_7.v(134) " "Inferred latch for \"u\[6\]\" at potential_adder_7.v(134)" {  } { { "../rtl/potential_adder_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_7.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756975 "|accelerator_toplevel|potential_adder_7:inst29"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[7\] potential_adder_7.v(134) " "Inferred latch for \"u\[7\]\" at potential_adder_7.v(134)" {  } { { "../rtl/potential_adder_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_7.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756975 "|accelerator_toplevel|potential_adder_7:inst29"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[8\] potential_adder_7.v(134) " "Inferred latch for \"u\[8\]\" at potential_adder_7.v(134)" {  } { { "../rtl/potential_adder_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_7.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756975 "|accelerator_toplevel|potential_adder_7:inst29"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[9\] potential_adder_7.v(134) " "Inferred latch for \"u\[9\]\" at potential_adder_7.v(134)" {  } { { "../rtl/potential_adder_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_7.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756975 "|accelerator_toplevel|potential_adder_7:inst29"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[10\] potential_adder_7.v(134) " "Inferred latch for \"u\[10\]\" at potential_adder_7.v(134)" {  } { { "../rtl/potential_adder_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_7.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756976 "|accelerator_toplevel|potential_adder_7:inst29"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[11\] potential_adder_7.v(134) " "Inferred latch for \"u\[11\]\" at potential_adder_7.v(134)" {  } { { "../rtl/potential_adder_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_7.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756976 "|accelerator_toplevel|potential_adder_7:inst29"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[12\] potential_adder_7.v(134) " "Inferred latch for \"u\[12\]\" at potential_adder_7.v(134)" {  } { { "../rtl/potential_adder_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_7.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756976 "|accelerator_toplevel|potential_adder_7:inst29"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[13\] potential_adder_7.v(134) " "Inferred latch for \"u\[13\]\" at potential_adder_7.v(134)" {  } { { "../rtl/potential_adder_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_7.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756976 "|accelerator_toplevel|potential_adder_7:inst29"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[14\] potential_adder_7.v(134) " "Inferred latch for \"u\[14\]\" at potential_adder_7.v(134)" {  } { { "../rtl/potential_adder_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_7.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756976 "|accelerator_toplevel|potential_adder_7:inst29"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[15\] potential_adder_7.v(134) " "Inferred latch for \"u\[15\]\" at potential_adder_7.v(134)" {  } { { "../rtl/potential_adder_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_7.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756976 "|accelerator_toplevel|potential_adder_7:inst29"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[16\] potential_adder_7.v(134) " "Inferred latch for \"u\[16\]\" at potential_adder_7.v(134)" {  } { { "../rtl/potential_adder_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_7.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756976 "|accelerator_toplevel|potential_adder_7:inst29"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[17\] potential_adder_7.v(134) " "Inferred latch for \"u\[17\]\" at potential_adder_7.v(134)" {  } { { "../rtl/potential_adder_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_7.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756976 "|accelerator_toplevel|potential_adder_7:inst29"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[18\] potential_adder_7.v(134) " "Inferred latch for \"u\[18\]\" at potential_adder_7.v(134)" {  } { { "../rtl/potential_adder_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_7.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756976 "|accelerator_toplevel|potential_adder_7:inst29"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[19\] potential_adder_7.v(134) " "Inferred latch for \"u\[19\]\" at potential_adder_7.v(134)" {  } { { "../rtl/potential_adder_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_7.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756977 "|accelerator_toplevel|potential_adder_7:inst29"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[20\] potential_adder_7.v(134) " "Inferred latch for \"u\[20\]\" at potential_adder_7.v(134)" {  } { { "../rtl/potential_adder_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_7.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756977 "|accelerator_toplevel|potential_adder_7:inst29"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[21\] potential_adder_7.v(134) " "Inferred latch for \"u\[21\]\" at potential_adder_7.v(134)" {  } { { "../rtl/potential_adder_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_7.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756977 "|accelerator_toplevel|potential_adder_7:inst29"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[22\] potential_adder_7.v(134) " "Inferred latch for \"u\[22\]\" at potential_adder_7.v(134)" {  } { { "../rtl/potential_adder_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_7.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756977 "|accelerator_toplevel|potential_adder_7:inst29"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[23\] potential_adder_7.v(134) " "Inferred latch for \"u\[23\]\" at potential_adder_7.v(134)" {  } { { "../rtl/potential_adder_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_7.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756977 "|accelerator_toplevel|potential_adder_7:inst29"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[24\] potential_adder_7.v(134) " "Inferred latch for \"u\[24\]\" at potential_adder_7.v(134)" {  } { { "../rtl/potential_adder_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_7.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756977 "|accelerator_toplevel|potential_adder_7:inst29"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[25\] potential_adder_7.v(134) " "Inferred latch for \"u\[25\]\" at potential_adder_7.v(134)" {  } { { "../rtl/potential_adder_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_7.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756977 "|accelerator_toplevel|potential_adder_7:inst29"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[26\] potential_adder_7.v(134) " "Inferred latch for \"u\[26\]\" at potential_adder_7.v(134)" {  } { { "../rtl/potential_adder_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_7.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756977 "|accelerator_toplevel|potential_adder_7:inst29"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[27\] potential_adder_7.v(134) " "Inferred latch for \"u\[27\]\" at potential_adder_7.v(134)" {  } { { "../rtl/potential_adder_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_7.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756978 "|accelerator_toplevel|potential_adder_7:inst29"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[28\] potential_adder_7.v(134) " "Inferred latch for \"u\[28\]\" at potential_adder_7.v(134)" {  } { { "../rtl/potential_adder_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_7.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756978 "|accelerator_toplevel|potential_adder_7:inst29"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[29\] potential_adder_7.v(134) " "Inferred latch for \"u\[29\]\" at potential_adder_7.v(134)" {  } { { "../rtl/potential_adder_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_7.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756978 "|accelerator_toplevel|potential_adder_7:inst29"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[30\] potential_adder_7.v(134) " "Inferred latch for \"u\[30\]\" at potential_adder_7.v(134)" {  } { { "../rtl/potential_adder_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_7.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756978 "|accelerator_toplevel|potential_adder_7:inst29"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[31\] potential_adder_7.v(134) " "Inferred latch for \"u\[31\]\" at potential_adder_7.v(134)" {  } { { "../rtl/potential_adder_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_7.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498756978 "|accelerator_toplevel|potential_adder_7:inst29"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "potential_decay_7 potential_decay_7:inst28 " "Elaborating entity \"potential_decay_7\" for hierarchy \"potential_decay_7:inst28\"" {  } { { "accelerator_toplevel.bdf" "inst28" { Schematic "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/synth/accelerator_toplevel.bdf" { { 3656 -152 176 3896 "inst28" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1736498757034 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "neuron_address potential_decay_7.v(43) " "Verilog HDL or VHDL warning at potential_decay_7.v(43): object \"neuron_address\" assigned a value but never read" {  } { { "../rtl/potential_decay_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_7.v" 43 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1736498757035 "|accelerator_toplevel|potential_decay_7:inst28"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "output_potential_decay7_izhi potential_decay_7.v(45) " "Verilog HDL warning at potential_decay_7.v(45): object output_potential_decay7_izhi used but never assigned" {  } { { "../rtl/potential_decay_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_7.v" 45 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1736498757035 "|accelerator_toplevel|potential_decay_7:inst28"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "set potential_decay_7.v(76) " "Verilog HDL Always Construct warning at potential_decay_7.v(76): variable \"set\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/potential_decay_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_7.v" 76 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1736498757035 "|accelerator_toplevel|potential_decay_7:inst28"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "decay_rate potential_decay_7.v(74) " "Verilog HDL Always Construct warning at potential_decay_7.v(74): inferring latch(es) for variable \"decay_rate\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_decay_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_7.v" 74 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498757036 "|accelerator_toplevel|potential_decay_7:inst28"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "model potential_decay_7.v(74) " "Verilog HDL Always Construct warning at potential_decay_7.v(74): inferring latch(es) for variable \"model\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_decay_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_7.v" 74 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498757036 "|accelerator_toplevel|potential_decay_7:inst28"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "membrane_potential potential_decay_7.v(135) " "Verilog HDL Always Construct warning at potential_decay_7.v(135): variable \"membrane_potential\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/potential_decay_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_7.v" 135 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1736498757037 "|accelerator_toplevel|potential_decay_7:inst28"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "membrane_potential potential_decay_7.v(136) " "Verilog HDL Always Construct warning at potential_decay_7.v(136): variable \"membrane_potential\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/potential_decay_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_7.v" 136 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1736498757037 "|accelerator_toplevel|potential_decay_7:inst28"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "membrane_potential potential_decay_7.v(137) " "Verilog HDL Always Construct warning at potential_decay_7.v(137): variable \"membrane_potential\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/potential_decay_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_7.v" 137 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1736498757037 "|accelerator_toplevel|potential_decay_7:inst28"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "decay_rate potential_decay_7.v(139) " "Verilog HDL Always Construct warning at potential_decay_7.v(139): variable \"decay_rate\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/potential_decay_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_7.v" 139 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1736498757037 "|accelerator_toplevel|potential_decay_7:inst28"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 potential_decay_7.v(143) " "Verilog HDL assignment warning at potential_decay_7.v(143): truncated value with size 33 to match size of target (32)" {  } { { "../rtl/potential_decay_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_7.v" 143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1736498757037 "|accelerator_toplevel|potential_decay_7:inst28"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 potential_decay_7.v(158) " "Verilog HDL assignment warning at potential_decay_7.v(158): truncated value with size 33 to match size of target (32)" {  } { { "../rtl/potential_decay_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_7.v" 158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1736498757037 "|accelerator_toplevel|potential_decay_7:inst28"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 potential_decay_7.v(163) " "Verilog HDL assignment warning at potential_decay_7.v(163): truncated value with size 33 to match size of target (32)" {  } { { "../rtl/potential_decay_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_7.v" 163 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1736498757038 "|accelerator_toplevel|potential_decay_7:inst28"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 potential_decay_7.v(168) " "Verilog HDL assignment warning at potential_decay_7.v(168): truncated value with size 33 to match size of target (32)" {  } { { "../rtl/potential_decay_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_7.v" 168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1736498757038 "|accelerator_toplevel|potential_decay_7:inst28"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 potential_decay_7.v(174) " "Verilog HDL assignment warning at potential_decay_7.v(174): truncated value with size 33 to match size of target (32)" {  } { { "../rtl/potential_decay_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_7.v" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1736498757038 "|accelerator_toplevel|potential_decay_7:inst28"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 potential_decay_7.v(175) " "Verilog HDL assignment warning at potential_decay_7.v(175): truncated value with size 33 to match size of target (32)" {  } { { "../rtl/potential_decay_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_7.v" 175 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1736498757038 "|accelerator_toplevel|potential_decay_7:inst28"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "result_divide_by_2_plus_4 potential_decay_7.v(176) " "Verilog HDL Always Construct warning at potential_decay_7.v(176): variable \"result_divide_by_2_plus_4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/potential_decay_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_7.v" 176 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1736498757038 "|accelerator_toplevel|potential_decay_7:inst28"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 potential_decay_7.v(181) " "Verilog HDL assignment warning at potential_decay_7.v(181): truncated value with size 33 to match size of target (32)" {  } { { "../rtl/potential_decay_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_7.v" 181 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1736498757038 "|accelerator_toplevel|potential_decay_7:inst28"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sign potential_decay_7.v(110) " "Verilog HDL Always Construct warning at potential_decay_7.v(110): inferring latch(es) for variable \"sign\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_decay_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_7.v" 110 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498757039 "|accelerator_toplevel|potential_decay_7:inst28"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "exponent potential_decay_7.v(110) " "Verilog HDL Always Construct warning at potential_decay_7.v(110): inferring latch(es) for variable \"exponent\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_decay_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_7.v" 110 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498757040 "|accelerator_toplevel|potential_decay_7:inst28"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mantissa potential_decay_7.v(110) " "Verilog HDL Always Construct warning at potential_decay_7.v(110): inferring latch(es) for variable \"mantissa\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_decay_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_7.v" 110 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498757040 "|accelerator_toplevel|potential_decay_7:inst28"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "adjusted_exponent potential_decay_7.v(110) " "Verilog HDL Always Construct warning at potential_decay_7.v(110): inferring latch(es) for variable \"adjusted_exponent\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_decay_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_7.v" 110 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498757040 "|accelerator_toplevel|potential_decay_7:inst28"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "output_potential_decay7_LIF potential_decay_7.v(110) " "Verilog HDL Always Construct warning at potential_decay_7.v(110): inferring latch(es) for variable \"output_potential_decay7_LIF\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_decay_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_7.v" 110 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498757040 "|accelerator_toplevel|potential_decay_7:inst28"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "exponent_divided_by_2 potential_decay_7.v(110) " "Verilog HDL Always Construct warning at potential_decay_7.v(110): inferring latch(es) for variable \"exponent_divided_by_2\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_decay_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_7.v" 110 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498757040 "|accelerator_toplevel|potential_decay_7:inst28"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "exponent_divided_by_4 potential_decay_7.v(110) " "Verilog HDL Always Construct warning at potential_decay_7.v(110): inferring latch(es) for variable \"exponent_divided_by_4\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_decay_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_7.v" 110 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498757040 "|accelerator_toplevel|potential_decay_7:inst28"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "number_divided_by_2 potential_decay_7.v(110) " "Verilog HDL Always Construct warning at potential_decay_7.v(110): inferring latch(es) for variable \"number_divided_by_2\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_decay_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_7.v" 110 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498757040 "|accelerator_toplevel|potential_decay_7:inst28"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "number_divided_by_4 potential_decay_7.v(110) " "Verilog HDL Always Construct warning at potential_decay_7.v(110): inferring latch(es) for variable \"number_divided_by_4\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_decay_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_7.v" 110 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498757040 "|accelerator_toplevel|potential_decay_7:inst28"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "model potential_decay_7.v(191) " "Verilog HDL Always Construct warning at potential_decay_7.v(191): variable \"model\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/potential_decay_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_7.v" 191 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1736498757040 "|accelerator_toplevel|potential_decay_7:inst28"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "output_potential_decay7_izhi 0 potential_decay_7.v(45) " "Net \"output_potential_decay7_izhi\" at potential_decay_7.v(45) has no driver or initial value, using a default initial value '0'" {  } { { "../rtl/potential_decay_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_7.v" 45 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1736498757043 "|accelerator_toplevel|potential_decay_7:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[0\] potential_decay_7.v(123) " "Inferred latch for \"number_divided_by_4\[0\]\" at potential_decay_7.v(123)" {  } { { "../rtl/potential_decay_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_7.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757045 "|accelerator_toplevel|potential_decay_7:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[1\] potential_decay_7.v(123) " "Inferred latch for \"number_divided_by_4\[1\]\" at potential_decay_7.v(123)" {  } { { "../rtl/potential_decay_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_7.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757045 "|accelerator_toplevel|potential_decay_7:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[2\] potential_decay_7.v(123) " "Inferred latch for \"number_divided_by_4\[2\]\" at potential_decay_7.v(123)" {  } { { "../rtl/potential_decay_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_7.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757045 "|accelerator_toplevel|potential_decay_7:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[3\] potential_decay_7.v(123) " "Inferred latch for \"number_divided_by_4\[3\]\" at potential_decay_7.v(123)" {  } { { "../rtl/potential_decay_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_7.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757045 "|accelerator_toplevel|potential_decay_7:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[4\] potential_decay_7.v(123) " "Inferred latch for \"number_divided_by_4\[4\]\" at potential_decay_7.v(123)" {  } { { "../rtl/potential_decay_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_7.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757046 "|accelerator_toplevel|potential_decay_7:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[5\] potential_decay_7.v(123) " "Inferred latch for \"number_divided_by_4\[5\]\" at potential_decay_7.v(123)" {  } { { "../rtl/potential_decay_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_7.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757046 "|accelerator_toplevel|potential_decay_7:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[6\] potential_decay_7.v(123) " "Inferred latch for \"number_divided_by_4\[6\]\" at potential_decay_7.v(123)" {  } { { "../rtl/potential_decay_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_7.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757046 "|accelerator_toplevel|potential_decay_7:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[7\] potential_decay_7.v(123) " "Inferred latch for \"number_divided_by_4\[7\]\" at potential_decay_7.v(123)" {  } { { "../rtl/potential_decay_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_7.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757046 "|accelerator_toplevel|potential_decay_7:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[8\] potential_decay_7.v(123) " "Inferred latch for \"number_divided_by_4\[8\]\" at potential_decay_7.v(123)" {  } { { "../rtl/potential_decay_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_7.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757046 "|accelerator_toplevel|potential_decay_7:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[9\] potential_decay_7.v(123) " "Inferred latch for \"number_divided_by_4\[9\]\" at potential_decay_7.v(123)" {  } { { "../rtl/potential_decay_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_7.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757046 "|accelerator_toplevel|potential_decay_7:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[10\] potential_decay_7.v(123) " "Inferred latch for \"number_divided_by_4\[10\]\" at potential_decay_7.v(123)" {  } { { "../rtl/potential_decay_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_7.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757047 "|accelerator_toplevel|potential_decay_7:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[11\] potential_decay_7.v(123) " "Inferred latch for \"number_divided_by_4\[11\]\" at potential_decay_7.v(123)" {  } { { "../rtl/potential_decay_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_7.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757047 "|accelerator_toplevel|potential_decay_7:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[12\] potential_decay_7.v(123) " "Inferred latch for \"number_divided_by_4\[12\]\" at potential_decay_7.v(123)" {  } { { "../rtl/potential_decay_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_7.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757047 "|accelerator_toplevel|potential_decay_7:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[13\] potential_decay_7.v(123) " "Inferred latch for \"number_divided_by_4\[13\]\" at potential_decay_7.v(123)" {  } { { "../rtl/potential_decay_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_7.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757047 "|accelerator_toplevel|potential_decay_7:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[14\] potential_decay_7.v(123) " "Inferred latch for \"number_divided_by_4\[14\]\" at potential_decay_7.v(123)" {  } { { "../rtl/potential_decay_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_7.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757047 "|accelerator_toplevel|potential_decay_7:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[15\] potential_decay_7.v(123) " "Inferred latch for \"number_divided_by_4\[15\]\" at potential_decay_7.v(123)" {  } { { "../rtl/potential_decay_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_7.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757047 "|accelerator_toplevel|potential_decay_7:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[16\] potential_decay_7.v(123) " "Inferred latch for \"number_divided_by_4\[16\]\" at potential_decay_7.v(123)" {  } { { "../rtl/potential_decay_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_7.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757048 "|accelerator_toplevel|potential_decay_7:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[17\] potential_decay_7.v(123) " "Inferred latch for \"number_divided_by_4\[17\]\" at potential_decay_7.v(123)" {  } { { "../rtl/potential_decay_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_7.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757048 "|accelerator_toplevel|potential_decay_7:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[18\] potential_decay_7.v(123) " "Inferred latch for \"number_divided_by_4\[18\]\" at potential_decay_7.v(123)" {  } { { "../rtl/potential_decay_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_7.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757048 "|accelerator_toplevel|potential_decay_7:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[19\] potential_decay_7.v(123) " "Inferred latch for \"number_divided_by_4\[19\]\" at potential_decay_7.v(123)" {  } { { "../rtl/potential_decay_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_7.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757048 "|accelerator_toplevel|potential_decay_7:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[20\] potential_decay_7.v(123) " "Inferred latch for \"number_divided_by_4\[20\]\" at potential_decay_7.v(123)" {  } { { "../rtl/potential_decay_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_7.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757048 "|accelerator_toplevel|potential_decay_7:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[21\] potential_decay_7.v(123) " "Inferred latch for \"number_divided_by_4\[21\]\" at potential_decay_7.v(123)" {  } { { "../rtl/potential_decay_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_7.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757048 "|accelerator_toplevel|potential_decay_7:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[22\] potential_decay_7.v(123) " "Inferred latch for \"number_divided_by_4\[22\]\" at potential_decay_7.v(123)" {  } { { "../rtl/potential_decay_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_7.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757048 "|accelerator_toplevel|potential_decay_7:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[23\] potential_decay_7.v(123) " "Inferred latch for \"number_divided_by_4\[23\]\" at potential_decay_7.v(123)" {  } { { "../rtl/potential_decay_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_7.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757048 "|accelerator_toplevel|potential_decay_7:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[24\] potential_decay_7.v(123) " "Inferred latch for \"number_divided_by_4\[24\]\" at potential_decay_7.v(123)" {  } { { "../rtl/potential_decay_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_7.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757048 "|accelerator_toplevel|potential_decay_7:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[25\] potential_decay_7.v(123) " "Inferred latch for \"number_divided_by_4\[25\]\" at potential_decay_7.v(123)" {  } { { "../rtl/potential_decay_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_7.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757049 "|accelerator_toplevel|potential_decay_7:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[26\] potential_decay_7.v(123) " "Inferred latch for \"number_divided_by_4\[26\]\" at potential_decay_7.v(123)" {  } { { "../rtl/potential_decay_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_7.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757049 "|accelerator_toplevel|potential_decay_7:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[27\] potential_decay_7.v(123) " "Inferred latch for \"number_divided_by_4\[27\]\" at potential_decay_7.v(123)" {  } { { "../rtl/potential_decay_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_7.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757049 "|accelerator_toplevel|potential_decay_7:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[28\] potential_decay_7.v(123) " "Inferred latch for \"number_divided_by_4\[28\]\" at potential_decay_7.v(123)" {  } { { "../rtl/potential_decay_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_7.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757049 "|accelerator_toplevel|potential_decay_7:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[29\] potential_decay_7.v(123) " "Inferred latch for \"number_divided_by_4\[29\]\" at potential_decay_7.v(123)" {  } { { "../rtl/potential_decay_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_7.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757049 "|accelerator_toplevel|potential_decay_7:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[30\] potential_decay_7.v(123) " "Inferred latch for \"number_divided_by_4\[30\]\" at potential_decay_7.v(123)" {  } { { "../rtl/potential_decay_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_7.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757049 "|accelerator_toplevel|potential_decay_7:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[31\] potential_decay_7.v(123) " "Inferred latch for \"number_divided_by_4\[31\]\" at potential_decay_7.v(123)" {  } { { "../rtl/potential_decay_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_7.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757049 "|accelerator_toplevel|potential_decay_7:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[0\] potential_decay_7.v(123) " "Inferred latch for \"number_divided_by_2\[0\]\" at potential_decay_7.v(123)" {  } { { "../rtl/potential_decay_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_7.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757049 "|accelerator_toplevel|potential_decay_7:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[1\] potential_decay_7.v(123) " "Inferred latch for \"number_divided_by_2\[1\]\" at potential_decay_7.v(123)" {  } { { "../rtl/potential_decay_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_7.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757049 "|accelerator_toplevel|potential_decay_7:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[2\] potential_decay_7.v(123) " "Inferred latch for \"number_divided_by_2\[2\]\" at potential_decay_7.v(123)" {  } { { "../rtl/potential_decay_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_7.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757049 "|accelerator_toplevel|potential_decay_7:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[3\] potential_decay_7.v(123) " "Inferred latch for \"number_divided_by_2\[3\]\" at potential_decay_7.v(123)" {  } { { "../rtl/potential_decay_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_7.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757049 "|accelerator_toplevel|potential_decay_7:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[4\] potential_decay_7.v(123) " "Inferred latch for \"number_divided_by_2\[4\]\" at potential_decay_7.v(123)" {  } { { "../rtl/potential_decay_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_7.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757050 "|accelerator_toplevel|potential_decay_7:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[5\] potential_decay_7.v(123) " "Inferred latch for \"number_divided_by_2\[5\]\" at potential_decay_7.v(123)" {  } { { "../rtl/potential_decay_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_7.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757050 "|accelerator_toplevel|potential_decay_7:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[6\] potential_decay_7.v(123) " "Inferred latch for \"number_divided_by_2\[6\]\" at potential_decay_7.v(123)" {  } { { "../rtl/potential_decay_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_7.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757050 "|accelerator_toplevel|potential_decay_7:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[7\] potential_decay_7.v(123) " "Inferred latch for \"number_divided_by_2\[7\]\" at potential_decay_7.v(123)" {  } { { "../rtl/potential_decay_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_7.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757050 "|accelerator_toplevel|potential_decay_7:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[8\] potential_decay_7.v(123) " "Inferred latch for \"number_divided_by_2\[8\]\" at potential_decay_7.v(123)" {  } { { "../rtl/potential_decay_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_7.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757050 "|accelerator_toplevel|potential_decay_7:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[9\] potential_decay_7.v(123) " "Inferred latch for \"number_divided_by_2\[9\]\" at potential_decay_7.v(123)" {  } { { "../rtl/potential_decay_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_7.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757050 "|accelerator_toplevel|potential_decay_7:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[10\] potential_decay_7.v(123) " "Inferred latch for \"number_divided_by_2\[10\]\" at potential_decay_7.v(123)" {  } { { "../rtl/potential_decay_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_7.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757050 "|accelerator_toplevel|potential_decay_7:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[11\] potential_decay_7.v(123) " "Inferred latch for \"number_divided_by_2\[11\]\" at potential_decay_7.v(123)" {  } { { "../rtl/potential_decay_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_7.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757050 "|accelerator_toplevel|potential_decay_7:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[12\] potential_decay_7.v(123) " "Inferred latch for \"number_divided_by_2\[12\]\" at potential_decay_7.v(123)" {  } { { "../rtl/potential_decay_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_7.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757050 "|accelerator_toplevel|potential_decay_7:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[13\] potential_decay_7.v(123) " "Inferred latch for \"number_divided_by_2\[13\]\" at potential_decay_7.v(123)" {  } { { "../rtl/potential_decay_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_7.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757050 "|accelerator_toplevel|potential_decay_7:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[14\] potential_decay_7.v(123) " "Inferred latch for \"number_divided_by_2\[14\]\" at potential_decay_7.v(123)" {  } { { "../rtl/potential_decay_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_7.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757051 "|accelerator_toplevel|potential_decay_7:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[15\] potential_decay_7.v(123) " "Inferred latch for \"number_divided_by_2\[15\]\" at potential_decay_7.v(123)" {  } { { "../rtl/potential_decay_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_7.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757051 "|accelerator_toplevel|potential_decay_7:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[16\] potential_decay_7.v(123) " "Inferred latch for \"number_divided_by_2\[16\]\" at potential_decay_7.v(123)" {  } { { "../rtl/potential_decay_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_7.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757051 "|accelerator_toplevel|potential_decay_7:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[17\] potential_decay_7.v(123) " "Inferred latch for \"number_divided_by_2\[17\]\" at potential_decay_7.v(123)" {  } { { "../rtl/potential_decay_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_7.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757051 "|accelerator_toplevel|potential_decay_7:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[18\] potential_decay_7.v(123) " "Inferred latch for \"number_divided_by_2\[18\]\" at potential_decay_7.v(123)" {  } { { "../rtl/potential_decay_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_7.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757051 "|accelerator_toplevel|potential_decay_7:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[19\] potential_decay_7.v(123) " "Inferred latch for \"number_divided_by_2\[19\]\" at potential_decay_7.v(123)" {  } { { "../rtl/potential_decay_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_7.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757051 "|accelerator_toplevel|potential_decay_7:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[20\] potential_decay_7.v(123) " "Inferred latch for \"number_divided_by_2\[20\]\" at potential_decay_7.v(123)" {  } { { "../rtl/potential_decay_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_7.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757051 "|accelerator_toplevel|potential_decay_7:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[21\] potential_decay_7.v(123) " "Inferred latch for \"number_divided_by_2\[21\]\" at potential_decay_7.v(123)" {  } { { "../rtl/potential_decay_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_7.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757051 "|accelerator_toplevel|potential_decay_7:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[22\] potential_decay_7.v(123) " "Inferred latch for \"number_divided_by_2\[22\]\" at potential_decay_7.v(123)" {  } { { "../rtl/potential_decay_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_7.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757051 "|accelerator_toplevel|potential_decay_7:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[23\] potential_decay_7.v(123) " "Inferred latch for \"number_divided_by_2\[23\]\" at potential_decay_7.v(123)" {  } { { "../rtl/potential_decay_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_7.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757051 "|accelerator_toplevel|potential_decay_7:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[24\] potential_decay_7.v(123) " "Inferred latch for \"number_divided_by_2\[24\]\" at potential_decay_7.v(123)" {  } { { "../rtl/potential_decay_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_7.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757051 "|accelerator_toplevel|potential_decay_7:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[25\] potential_decay_7.v(123) " "Inferred latch for \"number_divided_by_2\[25\]\" at potential_decay_7.v(123)" {  } { { "../rtl/potential_decay_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_7.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757052 "|accelerator_toplevel|potential_decay_7:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[26\] potential_decay_7.v(123) " "Inferred latch for \"number_divided_by_2\[26\]\" at potential_decay_7.v(123)" {  } { { "../rtl/potential_decay_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_7.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757052 "|accelerator_toplevel|potential_decay_7:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[27\] potential_decay_7.v(123) " "Inferred latch for \"number_divided_by_2\[27\]\" at potential_decay_7.v(123)" {  } { { "../rtl/potential_decay_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_7.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757052 "|accelerator_toplevel|potential_decay_7:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[28\] potential_decay_7.v(123) " "Inferred latch for \"number_divided_by_2\[28\]\" at potential_decay_7.v(123)" {  } { { "../rtl/potential_decay_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_7.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757052 "|accelerator_toplevel|potential_decay_7:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[29\] potential_decay_7.v(123) " "Inferred latch for \"number_divided_by_2\[29\]\" at potential_decay_7.v(123)" {  } { { "../rtl/potential_decay_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_7.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757052 "|accelerator_toplevel|potential_decay_7:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[30\] potential_decay_7.v(123) " "Inferred latch for \"number_divided_by_2\[30\]\" at potential_decay_7.v(123)" {  } { { "../rtl/potential_decay_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_7.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757052 "|accelerator_toplevel|potential_decay_7:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[31\] potential_decay_7.v(123) " "Inferred latch for \"number_divided_by_2\[31\]\" at potential_decay_7.v(123)" {  } { { "../rtl/potential_decay_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_7.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757052 "|accelerator_toplevel|potential_decay_7:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay7_LIF\[0\] potential_decay_7.v(123) " "Inferred latch for \"output_potential_decay7_LIF\[0\]\" at potential_decay_7.v(123)" {  } { { "../rtl/potential_decay_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_7.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757052 "|accelerator_toplevel|potential_decay_7:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay7_LIF\[1\] potential_decay_7.v(123) " "Inferred latch for \"output_potential_decay7_LIF\[1\]\" at potential_decay_7.v(123)" {  } { { "../rtl/potential_decay_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_7.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757052 "|accelerator_toplevel|potential_decay_7:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay7_LIF\[2\] potential_decay_7.v(123) " "Inferred latch for \"output_potential_decay7_LIF\[2\]\" at potential_decay_7.v(123)" {  } { { "../rtl/potential_decay_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_7.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757052 "|accelerator_toplevel|potential_decay_7:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay7_LIF\[3\] potential_decay_7.v(123) " "Inferred latch for \"output_potential_decay7_LIF\[3\]\" at potential_decay_7.v(123)" {  } { { "../rtl/potential_decay_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_7.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757053 "|accelerator_toplevel|potential_decay_7:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay7_LIF\[4\] potential_decay_7.v(123) " "Inferred latch for \"output_potential_decay7_LIF\[4\]\" at potential_decay_7.v(123)" {  } { { "../rtl/potential_decay_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_7.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757053 "|accelerator_toplevel|potential_decay_7:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay7_LIF\[5\] potential_decay_7.v(123) " "Inferred latch for \"output_potential_decay7_LIF\[5\]\" at potential_decay_7.v(123)" {  } { { "../rtl/potential_decay_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_7.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757053 "|accelerator_toplevel|potential_decay_7:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay7_LIF\[6\] potential_decay_7.v(123) " "Inferred latch for \"output_potential_decay7_LIF\[6\]\" at potential_decay_7.v(123)" {  } { { "../rtl/potential_decay_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_7.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757053 "|accelerator_toplevel|potential_decay_7:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay7_LIF\[7\] potential_decay_7.v(123) " "Inferred latch for \"output_potential_decay7_LIF\[7\]\" at potential_decay_7.v(123)" {  } { { "../rtl/potential_decay_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_7.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757053 "|accelerator_toplevel|potential_decay_7:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay7_LIF\[8\] potential_decay_7.v(123) " "Inferred latch for \"output_potential_decay7_LIF\[8\]\" at potential_decay_7.v(123)" {  } { { "../rtl/potential_decay_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_7.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757053 "|accelerator_toplevel|potential_decay_7:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay7_LIF\[9\] potential_decay_7.v(123) " "Inferred latch for \"output_potential_decay7_LIF\[9\]\" at potential_decay_7.v(123)" {  } { { "../rtl/potential_decay_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_7.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757053 "|accelerator_toplevel|potential_decay_7:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay7_LIF\[10\] potential_decay_7.v(123) " "Inferred latch for \"output_potential_decay7_LIF\[10\]\" at potential_decay_7.v(123)" {  } { { "../rtl/potential_decay_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_7.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757053 "|accelerator_toplevel|potential_decay_7:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay7_LIF\[11\] potential_decay_7.v(123) " "Inferred latch for \"output_potential_decay7_LIF\[11\]\" at potential_decay_7.v(123)" {  } { { "../rtl/potential_decay_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_7.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757053 "|accelerator_toplevel|potential_decay_7:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay7_LIF\[12\] potential_decay_7.v(123) " "Inferred latch for \"output_potential_decay7_LIF\[12\]\" at potential_decay_7.v(123)" {  } { { "../rtl/potential_decay_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_7.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757054 "|accelerator_toplevel|potential_decay_7:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay7_LIF\[13\] potential_decay_7.v(123) " "Inferred latch for \"output_potential_decay7_LIF\[13\]\" at potential_decay_7.v(123)" {  } { { "../rtl/potential_decay_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_7.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757054 "|accelerator_toplevel|potential_decay_7:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay7_LIF\[14\] potential_decay_7.v(123) " "Inferred latch for \"output_potential_decay7_LIF\[14\]\" at potential_decay_7.v(123)" {  } { { "../rtl/potential_decay_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_7.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757054 "|accelerator_toplevel|potential_decay_7:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay7_LIF\[15\] potential_decay_7.v(123) " "Inferred latch for \"output_potential_decay7_LIF\[15\]\" at potential_decay_7.v(123)" {  } { { "../rtl/potential_decay_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_7.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757054 "|accelerator_toplevel|potential_decay_7:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay7_LIF\[16\] potential_decay_7.v(123) " "Inferred latch for \"output_potential_decay7_LIF\[16\]\" at potential_decay_7.v(123)" {  } { { "../rtl/potential_decay_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_7.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757054 "|accelerator_toplevel|potential_decay_7:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay7_LIF\[17\] potential_decay_7.v(123) " "Inferred latch for \"output_potential_decay7_LIF\[17\]\" at potential_decay_7.v(123)" {  } { { "../rtl/potential_decay_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_7.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757054 "|accelerator_toplevel|potential_decay_7:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay7_LIF\[18\] potential_decay_7.v(123) " "Inferred latch for \"output_potential_decay7_LIF\[18\]\" at potential_decay_7.v(123)" {  } { { "../rtl/potential_decay_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_7.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757054 "|accelerator_toplevel|potential_decay_7:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay7_LIF\[19\] potential_decay_7.v(123) " "Inferred latch for \"output_potential_decay7_LIF\[19\]\" at potential_decay_7.v(123)" {  } { { "../rtl/potential_decay_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_7.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757054 "|accelerator_toplevel|potential_decay_7:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay7_LIF\[20\] potential_decay_7.v(123) " "Inferred latch for \"output_potential_decay7_LIF\[20\]\" at potential_decay_7.v(123)" {  } { { "../rtl/potential_decay_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_7.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757054 "|accelerator_toplevel|potential_decay_7:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay7_LIF\[21\] potential_decay_7.v(123) " "Inferred latch for \"output_potential_decay7_LIF\[21\]\" at potential_decay_7.v(123)" {  } { { "../rtl/potential_decay_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_7.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757054 "|accelerator_toplevel|potential_decay_7:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay7_LIF\[22\] potential_decay_7.v(123) " "Inferred latch for \"output_potential_decay7_LIF\[22\]\" at potential_decay_7.v(123)" {  } { { "../rtl/potential_decay_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_7.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757054 "|accelerator_toplevel|potential_decay_7:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay7_LIF\[23\] potential_decay_7.v(123) " "Inferred latch for \"output_potential_decay7_LIF\[23\]\" at potential_decay_7.v(123)" {  } { { "../rtl/potential_decay_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_7.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757055 "|accelerator_toplevel|potential_decay_7:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay7_LIF\[24\] potential_decay_7.v(123) " "Inferred latch for \"output_potential_decay7_LIF\[24\]\" at potential_decay_7.v(123)" {  } { { "../rtl/potential_decay_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_7.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757055 "|accelerator_toplevel|potential_decay_7:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay7_LIF\[25\] potential_decay_7.v(123) " "Inferred latch for \"output_potential_decay7_LIF\[25\]\" at potential_decay_7.v(123)" {  } { { "../rtl/potential_decay_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_7.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757055 "|accelerator_toplevel|potential_decay_7:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay7_LIF\[26\] potential_decay_7.v(123) " "Inferred latch for \"output_potential_decay7_LIF\[26\]\" at potential_decay_7.v(123)" {  } { { "../rtl/potential_decay_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_7.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757055 "|accelerator_toplevel|potential_decay_7:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay7_LIF\[27\] potential_decay_7.v(123) " "Inferred latch for \"output_potential_decay7_LIF\[27\]\" at potential_decay_7.v(123)" {  } { { "../rtl/potential_decay_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_7.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757055 "|accelerator_toplevel|potential_decay_7:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay7_LIF\[28\] potential_decay_7.v(123) " "Inferred latch for \"output_potential_decay7_LIF\[28\]\" at potential_decay_7.v(123)" {  } { { "../rtl/potential_decay_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_7.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757055 "|accelerator_toplevel|potential_decay_7:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay7_LIF\[29\] potential_decay_7.v(123) " "Inferred latch for \"output_potential_decay7_LIF\[29\]\" at potential_decay_7.v(123)" {  } { { "../rtl/potential_decay_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_7.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757055 "|accelerator_toplevel|potential_decay_7:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay7_LIF\[30\] potential_decay_7.v(123) " "Inferred latch for \"output_potential_decay7_LIF\[30\]\" at potential_decay_7.v(123)" {  } { { "../rtl/potential_decay_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_7.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757055 "|accelerator_toplevel|potential_decay_7:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay7_LIF\[31\] potential_decay_7.v(123) " "Inferred latch for \"output_potential_decay7_LIF\[31\]\" at potential_decay_7.v(123)" {  } { { "../rtl/potential_decay_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_7.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757055 "|accelerator_toplevel|potential_decay_7:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "model.10 potential_decay_7.v(82) " "Inferred latch for \"model.10\" at potential_decay_7.v(82)" {  } { { "../rtl/potential_decay_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_7.v" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757055 "|accelerator_toplevel|potential_decay_7:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "model.01 potential_decay_7.v(82) " "Inferred latch for \"model.01\" at potential_decay_7.v(82)" {  } { { "../rtl/potential_decay_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_7.v" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757055 "|accelerator_toplevel|potential_decay_7:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "model.00 potential_decay_7.v(82) " "Inferred latch for \"model.00\" at potential_decay_7.v(82)" {  } { { "../rtl/potential_decay_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_7.v" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757056 "|accelerator_toplevel|potential_decay_7:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decay_rate.1000 potential_decay_7.v(82) " "Inferred latch for \"decay_rate.1000\" at potential_decay_7.v(82)" {  } { { "../rtl/potential_decay_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_7.v" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757056 "|accelerator_toplevel|potential_decay_7:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decay_rate.0100 potential_decay_7.v(82) " "Inferred latch for \"decay_rate.0100\" at potential_decay_7.v(82)" {  } { { "../rtl/potential_decay_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_7.v" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757056 "|accelerator_toplevel|potential_decay_7:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decay_rate.0011 potential_decay_7.v(82) " "Inferred latch for \"decay_rate.0011\" at potential_decay_7.v(82)" {  } { { "../rtl/potential_decay_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_7.v" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757056 "|accelerator_toplevel|potential_decay_7:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decay_rate.0010 potential_decay_7.v(82) " "Inferred latch for \"decay_rate.0010\" at potential_decay_7.v(82)" {  } { { "../rtl/potential_decay_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_7.v" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757056 "|accelerator_toplevel|potential_decay_7:inst28"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decay_rate.0001 potential_decay_7.v(82) " "Inferred latch for \"decay_rate.0001\" at potential_decay_7.v(82)" {  } { { "../rtl/potential_decay_7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_7.v" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757056 "|accelerator_toplevel|potential_decay_7:inst28"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mac7 mac7:inst26 " "Elaborating entity \"mac7\" for hierarchy \"mac7:inst26\"" {  } { { "accelerator_toplevel.bdf" "inst26" { Schematic "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/synth/accelerator_toplevel.bdf" { { 3360 -160 120 3600 "inst26" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1736498757080 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "weights mac7.v(36) " "Verilog HDL or VHDL warning at mac7.v(36): object \"weights\" assigned a value but never read" {  } { { "../rtl/mac7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac7.v" 36 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1736498757081 "|accelerator_toplevel|mac7:inst26"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "break mac7.v(38) " "Verilog HDL or VHDL warning at mac7.v(38): object \"break\" assigned a value but never read" {  } { { "../rtl/mac7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac7.v" 38 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1736498757081 "|accelerator_toplevel|mac7:inst26"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "accumulated_weight mac7.v(39) " "Verilog HDL or VHDL warning at mac7.v(39): object \"accumulated_weight\" assigned a value but never read" {  } { { "../rtl/mac7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac7.v" 39 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1736498757081 "|accelerator_toplevel|mac7:inst26"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "considered_weight mac7.v(40) " "Verilog HDL or VHDL warning at mac7.v(40): object \"considered_weight\" assigned a value but never read" {  } { { "../rtl/mac7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac7.v" 40 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1736498757081 "|accelerator_toplevel|mac7:inst26"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "clear mac7.v(102) " "Verilog HDL Always Construct warning at mac7.v(102): variable \"clear\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/mac7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac7.v" 102 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1736498757082 "|accelerator_toplevel|mac7:inst26"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "incomingspikes mac7.v(104) " "Verilog HDL Always Construct warning at mac7.v(104): variable \"incomingspikes\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/mac7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac7.v" 104 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1736498757082 "|accelerator_toplevel|mac7:inst26"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "incomingspikes mac7.v(105) " "Verilog HDL Always Construct warning at mac7.v(105): variable \"incomingspikes\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/mac7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac7.v" 105 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1736498757082 "|accelerator_toplevel|mac7:inst26"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "incomingspikes mac7.v(106) " "Verilog HDL Always Construct warning at mac7.v(106): variable \"incomingspikes\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/mac7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac7.v" 106 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1736498757082 "|accelerator_toplevel|mac7:inst26"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "incomingspikes mac7.v(107) " "Verilog HDL Always Construct warning at mac7.v(107): variable \"incomingspikes\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/mac7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac7.v" 107 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1736498757082 "|accelerator_toplevel|mac7:inst26"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "incomingspikes mac7.v(108) " "Verilog HDL Always Construct warning at mac7.v(108): variable \"incomingspikes\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/mac7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac7.v" 108 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1736498757082 "|accelerator_toplevel|mac7:inst26"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "clear mac7.v(168) " "Verilog HDL Always Construct warning at mac7.v(168): variable \"clear\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/mac7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac7.v" 168 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1736498757099 "|accelerator_toplevel|mac7:inst26"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "flip_clear mac7.v(67) " "Verilog HDL Always Construct warning at mac7.v(67): inferring latch(es) for variable \"flip_clear\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/mac7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac7.v" 67 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498757100 "|accelerator_toplevel|mac7:inst26"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "incomingspikes mac7.v(67) " "Verilog HDL Always Construct warning at mac7.v(67): inferring latch(es) for variable \"incomingspikes\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/mac7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac7.v" 67 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498757101 "|accelerator_toplevel|mac7:inst26"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "spikes mac7.v(67) " "Verilog HDL Always Construct warning at mac7.v(67): inferring latch(es) for variable \"spikes\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/mac7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac7.v" 67 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498757101 "|accelerator_toplevel|mac7:inst26"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mac7mult_output mac7.v(67) " "Verilog HDL Always Construct warning at mac7.v(67): inferring latch(es) for variable \"mac7mult_output\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/mac7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac7.v" 67 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498757101 "|accelerator_toplevel|mac7:inst26"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mac7output0 mac7.v(67) " "Verilog HDL Always Construct warning at mac7.v(67): inferring latch(es) for variable \"mac7output0\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/mac7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac7.v" 67 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498757101 "|accelerator_toplevel|mac7:inst26"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mac7output1 mac7.v(67) " "Verilog HDL Always Construct warning at mac7.v(67): inferring latch(es) for variable \"mac7output1\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/mac7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac7.v" 67 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498757101 "|accelerator_toplevel|mac7:inst26"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mac7output2 mac7.v(67) " "Verilog HDL Always Construct warning at mac7.v(67): inferring latch(es) for variable \"mac7output2\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/mac7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac7.v" 67 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498757102 "|accelerator_toplevel|mac7:inst26"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mac7output3 mac7.v(67) " "Verilog HDL Always Construct warning at mac7.v(67): inferring latch(es) for variable \"mac7output3\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/mac7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac7.v" 67 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498757102 "|accelerator_toplevel|mac7:inst26"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mac7output4 mac7.v(67) " "Verilog HDL Always Construct warning at mac7.v(67): inferring latch(es) for variable \"mac7output4\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/mac7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac7.v" 67 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498757102 "|accelerator_toplevel|mac7:inst26"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mac7output5 mac7.v(67) " "Verilog HDL Always Construct warning at mac7.v(67): inferring latch(es) for variable \"mac7output5\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/mac7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac7.v" 67 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498757102 "|accelerator_toplevel|mac7:inst26"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mac7output6 mac7.v(67) " "Verilog HDL Always Construct warning at mac7.v(67): inferring latch(es) for variable \"mac7output6\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/mac7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac7.v" 67 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498757102 "|accelerator_toplevel|mac7:inst26"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mac7output7 mac7.v(67) " "Verilog HDL Always Construct warning at mac7.v(67): inferring latch(es) for variable \"mac7output7\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/mac7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac7.v" 67 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498757102 "|accelerator_toplevel|mac7:inst26"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mac7output8 mac7.v(67) " "Verilog HDL Always Construct warning at mac7.v(67): inferring latch(es) for variable \"mac7output8\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/mac7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac7.v" 67 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498757102 "|accelerator_toplevel|mac7:inst26"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mac7output9 mac7.v(67) " "Verilog HDL Always Construct warning at mac7.v(67): inferring latch(es) for variable \"mac7output9\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/mac7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac7.v" 67 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498757102 "|accelerator_toplevel|mac7:inst26"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "source_addresses\[3..4\] 0 mac7.v(37) " "Net \"source_addresses\[3..4\]\" at mac7.v(37) has no driver or initial value, using a default initial value '0'" {  } { { "../rtl/mac7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac7.v" 37 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1736498757105 "|accelerator_toplevel|mac7:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac7output9 mac7.v(102) " "Inferred latch for \"mac7output9\" at mac7.v(102)" {  } { { "../rtl/mac7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac7.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757107 "|accelerator_toplevel|mac7:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac7output8 mac7.v(102) " "Inferred latch for \"mac7output8\" at mac7.v(102)" {  } { { "../rtl/mac7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac7.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757107 "|accelerator_toplevel|mac7:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac7output7 mac7.v(102) " "Inferred latch for \"mac7output7\" at mac7.v(102)" {  } { { "../rtl/mac7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac7.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757107 "|accelerator_toplevel|mac7:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac7output6 mac7.v(102) " "Inferred latch for \"mac7output6\" at mac7.v(102)" {  } { { "../rtl/mac7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac7.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757107 "|accelerator_toplevel|mac7:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac7output5 mac7.v(102) " "Inferred latch for \"mac7output5\" at mac7.v(102)" {  } { { "../rtl/mac7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac7.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757108 "|accelerator_toplevel|mac7:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac7output4 mac7.v(102) " "Inferred latch for \"mac7output4\" at mac7.v(102)" {  } { { "../rtl/mac7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac7.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757108 "|accelerator_toplevel|mac7:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac7output3 mac7.v(102) " "Inferred latch for \"mac7output3\" at mac7.v(102)" {  } { { "../rtl/mac7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac7.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757108 "|accelerator_toplevel|mac7:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac7output2 mac7.v(102) " "Inferred latch for \"mac7output2\" at mac7.v(102)" {  } { { "../rtl/mac7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac7.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757108 "|accelerator_toplevel|mac7:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac7output1 mac7.v(102) " "Inferred latch for \"mac7output1\" at mac7.v(102)" {  } { { "../rtl/mac7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac7.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757108 "|accelerator_toplevel|mac7:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac7output0 mac7.v(102) " "Inferred latch for \"mac7output0\" at mac7.v(102)" {  } { { "../rtl/mac7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac7.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757108 "|accelerator_toplevel|mac7:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac7mult_output\[0\] mac7.v(102) " "Inferred latch for \"mac7mult_output\[0\]\" at mac7.v(102)" {  } { { "../rtl/mac7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac7.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757108 "|accelerator_toplevel|mac7:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac7mult_output\[1\] mac7.v(102) " "Inferred latch for \"mac7mult_output\[1\]\" at mac7.v(102)" {  } { { "../rtl/mac7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac7.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757108 "|accelerator_toplevel|mac7:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac7mult_output\[2\] mac7.v(102) " "Inferred latch for \"mac7mult_output\[2\]\" at mac7.v(102)" {  } { { "../rtl/mac7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac7.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757108 "|accelerator_toplevel|mac7:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac7mult_output\[3\] mac7.v(102) " "Inferred latch for \"mac7mult_output\[3\]\" at mac7.v(102)" {  } { { "../rtl/mac7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac7.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757109 "|accelerator_toplevel|mac7:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac7mult_output\[4\] mac7.v(102) " "Inferred latch for \"mac7mult_output\[4\]\" at mac7.v(102)" {  } { { "../rtl/mac7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac7.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757109 "|accelerator_toplevel|mac7:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac7mult_output\[5\] mac7.v(102) " "Inferred latch for \"mac7mult_output\[5\]\" at mac7.v(102)" {  } { { "../rtl/mac7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac7.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757109 "|accelerator_toplevel|mac7:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac7mult_output\[6\] mac7.v(102) " "Inferred latch for \"mac7mult_output\[6\]\" at mac7.v(102)" {  } { { "../rtl/mac7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac7.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757109 "|accelerator_toplevel|mac7:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac7mult_output\[7\] mac7.v(102) " "Inferred latch for \"mac7mult_output\[7\]\" at mac7.v(102)" {  } { { "../rtl/mac7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac7.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757109 "|accelerator_toplevel|mac7:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac7mult_output\[8\] mac7.v(102) " "Inferred latch for \"mac7mult_output\[8\]\" at mac7.v(102)" {  } { { "../rtl/mac7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac7.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757109 "|accelerator_toplevel|mac7:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac7mult_output\[9\] mac7.v(102) " "Inferred latch for \"mac7mult_output\[9\]\" at mac7.v(102)" {  } { { "../rtl/mac7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac7.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757109 "|accelerator_toplevel|mac7:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac7mult_output\[10\] mac7.v(102) " "Inferred latch for \"mac7mult_output\[10\]\" at mac7.v(102)" {  } { { "../rtl/mac7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac7.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757109 "|accelerator_toplevel|mac7:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac7mult_output\[11\] mac7.v(102) " "Inferred latch for \"mac7mult_output\[11\]\" at mac7.v(102)" {  } { { "../rtl/mac7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac7.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757110 "|accelerator_toplevel|mac7:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac7mult_output\[12\] mac7.v(102) " "Inferred latch for \"mac7mult_output\[12\]\" at mac7.v(102)" {  } { { "../rtl/mac7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac7.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757110 "|accelerator_toplevel|mac7:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac7mult_output\[13\] mac7.v(102) " "Inferred latch for \"mac7mult_output\[13\]\" at mac7.v(102)" {  } { { "../rtl/mac7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac7.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757110 "|accelerator_toplevel|mac7:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac7mult_output\[14\] mac7.v(102) " "Inferred latch for \"mac7mult_output\[14\]\" at mac7.v(102)" {  } { { "../rtl/mac7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac7.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757110 "|accelerator_toplevel|mac7:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac7mult_output\[15\] mac7.v(102) " "Inferred latch for \"mac7mult_output\[15\]\" at mac7.v(102)" {  } { { "../rtl/mac7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac7.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757110 "|accelerator_toplevel|mac7:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac7mult_output\[16\] mac7.v(102) " "Inferred latch for \"mac7mult_output\[16\]\" at mac7.v(102)" {  } { { "../rtl/mac7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac7.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757110 "|accelerator_toplevel|mac7:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac7mult_output\[17\] mac7.v(102) " "Inferred latch for \"mac7mult_output\[17\]\" at mac7.v(102)" {  } { { "../rtl/mac7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac7.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757110 "|accelerator_toplevel|mac7:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac7mult_output\[18\] mac7.v(102) " "Inferred latch for \"mac7mult_output\[18\]\" at mac7.v(102)" {  } { { "../rtl/mac7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac7.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757110 "|accelerator_toplevel|mac7:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac7mult_output\[19\] mac7.v(102) " "Inferred latch for \"mac7mult_output\[19\]\" at mac7.v(102)" {  } { { "../rtl/mac7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac7.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757110 "|accelerator_toplevel|mac7:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac7mult_output\[20\] mac7.v(102) " "Inferred latch for \"mac7mult_output\[20\]\" at mac7.v(102)" {  } { { "../rtl/mac7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac7.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757110 "|accelerator_toplevel|mac7:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac7mult_output\[21\] mac7.v(102) " "Inferred latch for \"mac7mult_output\[21\]\" at mac7.v(102)" {  } { { "../rtl/mac7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac7.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757111 "|accelerator_toplevel|mac7:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac7mult_output\[22\] mac7.v(102) " "Inferred latch for \"mac7mult_output\[22\]\" at mac7.v(102)" {  } { { "../rtl/mac7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac7.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757111 "|accelerator_toplevel|mac7:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac7mult_output\[23\] mac7.v(102) " "Inferred latch for \"mac7mult_output\[23\]\" at mac7.v(102)" {  } { { "../rtl/mac7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac7.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757111 "|accelerator_toplevel|mac7:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac7mult_output\[24\] mac7.v(102) " "Inferred latch for \"mac7mult_output\[24\]\" at mac7.v(102)" {  } { { "../rtl/mac7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac7.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757111 "|accelerator_toplevel|mac7:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac7mult_output\[25\] mac7.v(102) " "Inferred latch for \"mac7mult_output\[25\]\" at mac7.v(102)" {  } { { "../rtl/mac7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac7.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757111 "|accelerator_toplevel|mac7:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac7mult_output\[26\] mac7.v(102) " "Inferred latch for \"mac7mult_output\[26\]\" at mac7.v(102)" {  } { { "../rtl/mac7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac7.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757111 "|accelerator_toplevel|mac7:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac7mult_output\[27\] mac7.v(102) " "Inferred latch for \"mac7mult_output\[27\]\" at mac7.v(102)" {  } { { "../rtl/mac7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac7.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757111 "|accelerator_toplevel|mac7:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac7mult_output\[28\] mac7.v(102) " "Inferred latch for \"mac7mult_output\[28\]\" at mac7.v(102)" {  } { { "../rtl/mac7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac7.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757111 "|accelerator_toplevel|mac7:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac7mult_output\[29\] mac7.v(102) " "Inferred latch for \"mac7mult_output\[29\]\" at mac7.v(102)" {  } { { "../rtl/mac7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac7.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757111 "|accelerator_toplevel|mac7:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac7mult_output\[30\] mac7.v(102) " "Inferred latch for \"mac7mult_output\[30\]\" at mac7.v(102)" {  } { { "../rtl/mac7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac7.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757112 "|accelerator_toplevel|mac7:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac7mult_output\[31\] mac7.v(102) " "Inferred latch for \"mac7mult_output\[31\]\" at mac7.v(102)" {  } { { "../rtl/mac7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac7.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757112 "|accelerator_toplevel|mac7:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[2\]\[0\] mac7.v(102) " "Inferred latch for \"source_addresses\[2\]\[0\]\" at mac7.v(102)" {  } { { "../rtl/mac7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac7.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757112 "|accelerator_toplevel|mac7:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[2\]\[1\] mac7.v(102) " "Inferred latch for \"source_addresses\[2\]\[1\]\" at mac7.v(102)" {  } { { "../rtl/mac7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac7.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757112 "|accelerator_toplevel|mac7:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[2\]\[2\] mac7.v(102) " "Inferred latch for \"source_addresses\[2\]\[2\]\" at mac7.v(102)" {  } { { "../rtl/mac7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac7.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757112 "|accelerator_toplevel|mac7:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[2\]\[3\] mac7.v(102) " "Inferred latch for \"source_addresses\[2\]\[3\]\" at mac7.v(102)" {  } { { "../rtl/mac7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac7.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757112 "|accelerator_toplevel|mac7:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[2\]\[4\] mac7.v(102) " "Inferred latch for \"source_addresses\[2\]\[4\]\" at mac7.v(102)" {  } { { "../rtl/mac7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac7.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757112 "|accelerator_toplevel|mac7:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[2\]\[5\] mac7.v(102) " "Inferred latch for \"source_addresses\[2\]\[5\]\" at mac7.v(102)" {  } { { "../rtl/mac7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac7.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757112 "|accelerator_toplevel|mac7:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[2\]\[6\] mac7.v(102) " "Inferred latch for \"source_addresses\[2\]\[6\]\" at mac7.v(102)" {  } { { "../rtl/mac7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac7.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757113 "|accelerator_toplevel|mac7:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[2\]\[7\] mac7.v(102) " "Inferred latch for \"source_addresses\[2\]\[7\]\" at mac7.v(102)" {  } { { "../rtl/mac7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac7.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757113 "|accelerator_toplevel|mac7:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[2\]\[8\] mac7.v(102) " "Inferred latch for \"source_addresses\[2\]\[8\]\" at mac7.v(102)" {  } { { "../rtl/mac7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac7.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757113 "|accelerator_toplevel|mac7:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[2\]\[9\] mac7.v(102) " "Inferred latch for \"source_addresses\[2\]\[9\]\" at mac7.v(102)" {  } { { "../rtl/mac7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac7.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757113 "|accelerator_toplevel|mac7:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[2\]\[10\] mac7.v(102) " "Inferred latch for \"source_addresses\[2\]\[10\]\" at mac7.v(102)" {  } { { "../rtl/mac7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac7.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757113 "|accelerator_toplevel|mac7:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[2\]\[11\] mac7.v(102) " "Inferred latch for \"source_addresses\[2\]\[11\]\" at mac7.v(102)" {  } { { "../rtl/mac7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac7.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757114 "|accelerator_toplevel|mac7:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[1\]\[0\] mac7.v(102) " "Inferred latch for \"source_addresses\[1\]\[0\]\" at mac7.v(102)" {  } { { "../rtl/mac7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac7.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757114 "|accelerator_toplevel|mac7:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[1\]\[1\] mac7.v(102) " "Inferred latch for \"source_addresses\[1\]\[1\]\" at mac7.v(102)" {  } { { "../rtl/mac7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac7.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757114 "|accelerator_toplevel|mac7:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[1\]\[2\] mac7.v(102) " "Inferred latch for \"source_addresses\[1\]\[2\]\" at mac7.v(102)" {  } { { "../rtl/mac7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac7.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757114 "|accelerator_toplevel|mac7:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[1\]\[3\] mac7.v(102) " "Inferred latch for \"source_addresses\[1\]\[3\]\" at mac7.v(102)" {  } { { "../rtl/mac7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac7.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757115 "|accelerator_toplevel|mac7:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[1\]\[4\] mac7.v(102) " "Inferred latch for \"source_addresses\[1\]\[4\]\" at mac7.v(102)" {  } { { "../rtl/mac7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac7.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757115 "|accelerator_toplevel|mac7:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[1\]\[5\] mac7.v(102) " "Inferred latch for \"source_addresses\[1\]\[5\]\" at mac7.v(102)" {  } { { "../rtl/mac7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac7.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757115 "|accelerator_toplevel|mac7:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[1\]\[6\] mac7.v(102) " "Inferred latch for \"source_addresses\[1\]\[6\]\" at mac7.v(102)" {  } { { "../rtl/mac7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac7.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757115 "|accelerator_toplevel|mac7:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[1\]\[7\] mac7.v(102) " "Inferred latch for \"source_addresses\[1\]\[7\]\" at mac7.v(102)" {  } { { "../rtl/mac7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac7.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757115 "|accelerator_toplevel|mac7:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[1\]\[8\] mac7.v(102) " "Inferred latch for \"source_addresses\[1\]\[8\]\" at mac7.v(102)" {  } { { "../rtl/mac7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac7.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757115 "|accelerator_toplevel|mac7:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[1\]\[9\] mac7.v(102) " "Inferred latch for \"source_addresses\[1\]\[9\]\" at mac7.v(102)" {  } { { "../rtl/mac7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac7.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757115 "|accelerator_toplevel|mac7:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[1\]\[10\] mac7.v(102) " "Inferred latch for \"source_addresses\[1\]\[10\]\" at mac7.v(102)" {  } { { "../rtl/mac7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac7.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757115 "|accelerator_toplevel|mac7:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[1\]\[11\] mac7.v(102) " "Inferred latch for \"source_addresses\[1\]\[11\]\" at mac7.v(102)" {  } { { "../rtl/mac7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac7.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757116 "|accelerator_toplevel|mac7:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[0\]\[0\] mac7.v(102) " "Inferred latch for \"source_addresses\[0\]\[0\]\" at mac7.v(102)" {  } { { "../rtl/mac7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac7.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757116 "|accelerator_toplevel|mac7:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[0\]\[1\] mac7.v(102) " "Inferred latch for \"source_addresses\[0\]\[1\]\" at mac7.v(102)" {  } { { "../rtl/mac7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac7.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757116 "|accelerator_toplevel|mac7:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[0\]\[2\] mac7.v(102) " "Inferred latch for \"source_addresses\[0\]\[2\]\" at mac7.v(102)" {  } { { "../rtl/mac7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac7.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757116 "|accelerator_toplevel|mac7:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[0\]\[3\] mac7.v(102) " "Inferred latch for \"source_addresses\[0\]\[3\]\" at mac7.v(102)" {  } { { "../rtl/mac7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac7.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757116 "|accelerator_toplevel|mac7:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[0\]\[4\] mac7.v(102) " "Inferred latch for \"source_addresses\[0\]\[4\]\" at mac7.v(102)" {  } { { "../rtl/mac7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac7.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757116 "|accelerator_toplevel|mac7:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[0\]\[5\] mac7.v(102) " "Inferred latch for \"source_addresses\[0\]\[5\]\" at mac7.v(102)" {  } { { "../rtl/mac7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac7.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757116 "|accelerator_toplevel|mac7:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[0\]\[6\] mac7.v(102) " "Inferred latch for \"source_addresses\[0\]\[6\]\" at mac7.v(102)" {  } { { "../rtl/mac7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac7.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757116 "|accelerator_toplevel|mac7:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[0\]\[7\] mac7.v(102) " "Inferred latch for \"source_addresses\[0\]\[7\]\" at mac7.v(102)" {  } { { "../rtl/mac7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac7.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757116 "|accelerator_toplevel|mac7:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[0\]\[8\] mac7.v(102) " "Inferred latch for \"source_addresses\[0\]\[8\]\" at mac7.v(102)" {  } { { "../rtl/mac7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac7.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757117 "|accelerator_toplevel|mac7:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[0\]\[9\] mac7.v(102) " "Inferred latch for \"source_addresses\[0\]\[9\]\" at mac7.v(102)" {  } { { "../rtl/mac7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac7.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757117 "|accelerator_toplevel|mac7:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[0\]\[10\] mac7.v(102) " "Inferred latch for \"source_addresses\[0\]\[10\]\" at mac7.v(102)" {  } { { "../rtl/mac7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac7.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757117 "|accelerator_toplevel|mac7:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[0\]\[11\] mac7.v(102) " "Inferred latch for \"source_addresses\[0\]\[11\]\" at mac7.v(102)" {  } { { "../rtl/mac7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac7.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757117 "|accelerator_toplevel|mac7:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "incomingspikes\[0\] mac7.v(102) " "Inferred latch for \"incomingspikes\[0\]\" at mac7.v(102)" {  } { { "../rtl/mac7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac7.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757117 "|accelerator_toplevel|mac7:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "incomingspikes\[1\] mac7.v(102) " "Inferred latch for \"incomingspikes\[1\]\" at mac7.v(102)" {  } { { "../rtl/mac7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac7.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757117 "|accelerator_toplevel|mac7:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "incomingspikes\[2\] mac7.v(102) " "Inferred latch for \"incomingspikes\[2\]\" at mac7.v(102)" {  } { { "../rtl/mac7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac7.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757117 "|accelerator_toplevel|mac7:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "incomingspikes\[3\] mac7.v(102) " "Inferred latch for \"incomingspikes\[3\]\" at mac7.v(102)" {  } { { "../rtl/mac7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac7.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757117 "|accelerator_toplevel|mac7:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "incomingspikes\[4\] mac7.v(102) " "Inferred latch for \"incomingspikes\[4\]\" at mac7.v(102)" {  } { { "../rtl/mac7.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac7.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757117 "|accelerator_toplevel|mac7:inst26"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "potential_adder_8 potential_adder_8:inst32 " "Elaborating entity \"potential_adder_8\" for hierarchy \"potential_adder_8:inst32\"" {  } { { "accelerator_toplevel.bdf" "inst32" { Schematic "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/synth/accelerator_toplevel.bdf" { { 4360 752 1088 4632 "inst32" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1736498757133 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "u potential_adder_8.v(130) " "Verilog HDL Always Construct warning at potential_adder_8.v(130): inferring latch(es) for variable \"u\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_adder_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_8.v" 130 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498757139 "|accelerator_toplevel|potential_adder_8:inst32"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "v_threshold potential_adder_8.v(130) " "Verilog HDL Always Construct warning at potential_adder_8.v(130): inferring latch(es) for variable \"v_threshold\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_adder_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_8.v" 130 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498757139 "|accelerator_toplevel|potential_adder_8:inst32"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "model potential_adder_8.v(130) " "Verilog HDL Always Construct warning at potential_adder_8.v(130): inferring latch(es) for variable \"model\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_adder_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_8.v" 130 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498757140 "|accelerator_toplevel|potential_adder_8:inst32"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "a potential_adder_8.v(130) " "Verilog HDL Always Construct warning at potential_adder_8.v(130): inferring latch(es) for variable \"a\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_adder_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_8.v" 130 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498757140 "|accelerator_toplevel|potential_adder_8:inst32"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "b potential_adder_8.v(130) " "Verilog HDL Always Construct warning at potential_adder_8.v(130): inferring latch(es) for variable \"b\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_adder_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_8.v" 130 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498757140 "|accelerator_toplevel|potential_adder_8:inst32"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "c potential_adder_8.v(130) " "Verilog HDL Always Construct warning at potential_adder_8.v(130): inferring latch(es) for variable \"c\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_adder_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_8.v" 130 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498757140 "|accelerator_toplevel|potential_adder_8:inst32"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "d potential_adder_8.v(130) " "Verilog HDL Always Construct warning at potential_adder_8.v(130): inferring latch(es) for variable \"d\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_adder_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_8.v" 130 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498757140 "|accelerator_toplevel|potential_adder_8:inst32"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "final_potentialAdder8 potential_adder_8.v(130) " "Verilog HDL Always Construct warning at potential_adder_8.v(130): inferring latch(es) for variable \"final_potentialAdder8\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_adder_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_8.v" 130 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498757140 "|accelerator_toplevel|potential_adder_8:inst32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder8\[0\] potential_adder_8.v(134) " "Inferred latch for \"final_potentialAdder8\[0\]\" at potential_adder_8.v(134)" {  } { { "../rtl/potential_adder_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_8.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757148 "|accelerator_toplevel|potential_adder_8:inst32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder8\[1\] potential_adder_8.v(134) " "Inferred latch for \"final_potentialAdder8\[1\]\" at potential_adder_8.v(134)" {  } { { "../rtl/potential_adder_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_8.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757148 "|accelerator_toplevel|potential_adder_8:inst32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder8\[2\] potential_adder_8.v(134) " "Inferred latch for \"final_potentialAdder8\[2\]\" at potential_adder_8.v(134)" {  } { { "../rtl/potential_adder_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_8.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757149 "|accelerator_toplevel|potential_adder_8:inst32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder8\[3\] potential_adder_8.v(134) " "Inferred latch for \"final_potentialAdder8\[3\]\" at potential_adder_8.v(134)" {  } { { "../rtl/potential_adder_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_8.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757149 "|accelerator_toplevel|potential_adder_8:inst32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder8\[4\] potential_adder_8.v(134) " "Inferred latch for \"final_potentialAdder8\[4\]\" at potential_adder_8.v(134)" {  } { { "../rtl/potential_adder_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_8.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757149 "|accelerator_toplevel|potential_adder_8:inst32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder8\[5\] potential_adder_8.v(134) " "Inferred latch for \"final_potentialAdder8\[5\]\" at potential_adder_8.v(134)" {  } { { "../rtl/potential_adder_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_8.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757149 "|accelerator_toplevel|potential_adder_8:inst32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder8\[6\] potential_adder_8.v(134) " "Inferred latch for \"final_potentialAdder8\[6\]\" at potential_adder_8.v(134)" {  } { { "../rtl/potential_adder_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_8.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757149 "|accelerator_toplevel|potential_adder_8:inst32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder8\[7\] potential_adder_8.v(134) " "Inferred latch for \"final_potentialAdder8\[7\]\" at potential_adder_8.v(134)" {  } { { "../rtl/potential_adder_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_8.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757149 "|accelerator_toplevel|potential_adder_8:inst32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder8\[8\] potential_adder_8.v(134) " "Inferred latch for \"final_potentialAdder8\[8\]\" at potential_adder_8.v(134)" {  } { { "../rtl/potential_adder_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_8.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757149 "|accelerator_toplevel|potential_adder_8:inst32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder8\[9\] potential_adder_8.v(134) " "Inferred latch for \"final_potentialAdder8\[9\]\" at potential_adder_8.v(134)" {  } { { "../rtl/potential_adder_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_8.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757150 "|accelerator_toplevel|potential_adder_8:inst32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder8\[10\] potential_adder_8.v(134) " "Inferred latch for \"final_potentialAdder8\[10\]\" at potential_adder_8.v(134)" {  } { { "../rtl/potential_adder_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_8.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757150 "|accelerator_toplevel|potential_adder_8:inst32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder8\[11\] potential_adder_8.v(134) " "Inferred latch for \"final_potentialAdder8\[11\]\" at potential_adder_8.v(134)" {  } { { "../rtl/potential_adder_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_8.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757150 "|accelerator_toplevel|potential_adder_8:inst32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder8\[12\] potential_adder_8.v(134) " "Inferred latch for \"final_potentialAdder8\[12\]\" at potential_adder_8.v(134)" {  } { { "../rtl/potential_adder_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_8.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757150 "|accelerator_toplevel|potential_adder_8:inst32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder8\[13\] potential_adder_8.v(134) " "Inferred latch for \"final_potentialAdder8\[13\]\" at potential_adder_8.v(134)" {  } { { "../rtl/potential_adder_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_8.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757150 "|accelerator_toplevel|potential_adder_8:inst32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder8\[14\] potential_adder_8.v(134) " "Inferred latch for \"final_potentialAdder8\[14\]\" at potential_adder_8.v(134)" {  } { { "../rtl/potential_adder_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_8.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757150 "|accelerator_toplevel|potential_adder_8:inst32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder8\[15\] potential_adder_8.v(134) " "Inferred latch for \"final_potentialAdder8\[15\]\" at potential_adder_8.v(134)" {  } { { "../rtl/potential_adder_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_8.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757150 "|accelerator_toplevel|potential_adder_8:inst32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder8\[16\] potential_adder_8.v(134) " "Inferred latch for \"final_potentialAdder8\[16\]\" at potential_adder_8.v(134)" {  } { { "../rtl/potential_adder_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_8.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757150 "|accelerator_toplevel|potential_adder_8:inst32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder8\[17\] potential_adder_8.v(134) " "Inferred latch for \"final_potentialAdder8\[17\]\" at potential_adder_8.v(134)" {  } { { "../rtl/potential_adder_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_8.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757151 "|accelerator_toplevel|potential_adder_8:inst32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder8\[18\] potential_adder_8.v(134) " "Inferred latch for \"final_potentialAdder8\[18\]\" at potential_adder_8.v(134)" {  } { { "../rtl/potential_adder_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_8.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757151 "|accelerator_toplevel|potential_adder_8:inst32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder8\[19\] potential_adder_8.v(134) " "Inferred latch for \"final_potentialAdder8\[19\]\" at potential_adder_8.v(134)" {  } { { "../rtl/potential_adder_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_8.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757151 "|accelerator_toplevel|potential_adder_8:inst32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder8\[20\] potential_adder_8.v(134) " "Inferred latch for \"final_potentialAdder8\[20\]\" at potential_adder_8.v(134)" {  } { { "../rtl/potential_adder_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_8.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757151 "|accelerator_toplevel|potential_adder_8:inst32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder8\[21\] potential_adder_8.v(134) " "Inferred latch for \"final_potentialAdder8\[21\]\" at potential_adder_8.v(134)" {  } { { "../rtl/potential_adder_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_8.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757151 "|accelerator_toplevel|potential_adder_8:inst32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder8\[22\] potential_adder_8.v(134) " "Inferred latch for \"final_potentialAdder8\[22\]\" at potential_adder_8.v(134)" {  } { { "../rtl/potential_adder_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_8.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757151 "|accelerator_toplevel|potential_adder_8:inst32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder8\[23\] potential_adder_8.v(134) " "Inferred latch for \"final_potentialAdder8\[23\]\" at potential_adder_8.v(134)" {  } { { "../rtl/potential_adder_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_8.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757151 "|accelerator_toplevel|potential_adder_8:inst32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder8\[24\] potential_adder_8.v(134) " "Inferred latch for \"final_potentialAdder8\[24\]\" at potential_adder_8.v(134)" {  } { { "../rtl/potential_adder_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_8.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757152 "|accelerator_toplevel|potential_adder_8:inst32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder8\[25\] potential_adder_8.v(134) " "Inferred latch for \"final_potentialAdder8\[25\]\" at potential_adder_8.v(134)" {  } { { "../rtl/potential_adder_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_8.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757152 "|accelerator_toplevel|potential_adder_8:inst32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder8\[26\] potential_adder_8.v(134) " "Inferred latch for \"final_potentialAdder8\[26\]\" at potential_adder_8.v(134)" {  } { { "../rtl/potential_adder_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_8.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757152 "|accelerator_toplevel|potential_adder_8:inst32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder8\[27\] potential_adder_8.v(134) " "Inferred latch for \"final_potentialAdder8\[27\]\" at potential_adder_8.v(134)" {  } { { "../rtl/potential_adder_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_8.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757152 "|accelerator_toplevel|potential_adder_8:inst32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder8\[28\] potential_adder_8.v(134) " "Inferred latch for \"final_potentialAdder8\[28\]\" at potential_adder_8.v(134)" {  } { { "../rtl/potential_adder_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_8.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757152 "|accelerator_toplevel|potential_adder_8:inst32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder8\[29\] potential_adder_8.v(134) " "Inferred latch for \"final_potentialAdder8\[29\]\" at potential_adder_8.v(134)" {  } { { "../rtl/potential_adder_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_8.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757152 "|accelerator_toplevel|potential_adder_8:inst32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder8\[30\] potential_adder_8.v(134) " "Inferred latch for \"final_potentialAdder8\[30\]\" at potential_adder_8.v(134)" {  } { { "../rtl/potential_adder_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_8.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757152 "|accelerator_toplevel|potential_adder_8:inst32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder8\[31\] potential_adder_8.v(134) " "Inferred latch for \"final_potentialAdder8\[31\]\" at potential_adder_8.v(134)" {  } { { "../rtl/potential_adder_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_8.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757152 "|accelerator_toplevel|potential_adder_8:inst32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[0\] potential_adder_8.v(134) " "Inferred latch for \"d\[0\]\" at potential_adder_8.v(134)" {  } { { "../rtl/potential_adder_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_8.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757153 "|accelerator_toplevel|potential_adder_8:inst32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[1\] potential_adder_8.v(134) " "Inferred latch for \"d\[1\]\" at potential_adder_8.v(134)" {  } { { "../rtl/potential_adder_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_8.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757153 "|accelerator_toplevel|potential_adder_8:inst32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[2\] potential_adder_8.v(134) " "Inferred latch for \"d\[2\]\" at potential_adder_8.v(134)" {  } { { "../rtl/potential_adder_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_8.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757153 "|accelerator_toplevel|potential_adder_8:inst32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[3\] potential_adder_8.v(134) " "Inferred latch for \"d\[3\]\" at potential_adder_8.v(134)" {  } { { "../rtl/potential_adder_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_8.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757153 "|accelerator_toplevel|potential_adder_8:inst32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[4\] potential_adder_8.v(134) " "Inferred latch for \"d\[4\]\" at potential_adder_8.v(134)" {  } { { "../rtl/potential_adder_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_8.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757153 "|accelerator_toplevel|potential_adder_8:inst32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[5\] potential_adder_8.v(134) " "Inferred latch for \"d\[5\]\" at potential_adder_8.v(134)" {  } { { "../rtl/potential_adder_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_8.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757153 "|accelerator_toplevel|potential_adder_8:inst32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[6\] potential_adder_8.v(134) " "Inferred latch for \"d\[6\]\" at potential_adder_8.v(134)" {  } { { "../rtl/potential_adder_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_8.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757153 "|accelerator_toplevel|potential_adder_8:inst32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[7\] potential_adder_8.v(134) " "Inferred latch for \"d\[7\]\" at potential_adder_8.v(134)" {  } { { "../rtl/potential_adder_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_8.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757153 "|accelerator_toplevel|potential_adder_8:inst32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[8\] potential_adder_8.v(134) " "Inferred latch for \"d\[8\]\" at potential_adder_8.v(134)" {  } { { "../rtl/potential_adder_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_8.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757153 "|accelerator_toplevel|potential_adder_8:inst32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[9\] potential_adder_8.v(134) " "Inferred latch for \"d\[9\]\" at potential_adder_8.v(134)" {  } { { "../rtl/potential_adder_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_8.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757154 "|accelerator_toplevel|potential_adder_8:inst32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[10\] potential_adder_8.v(134) " "Inferred latch for \"d\[10\]\" at potential_adder_8.v(134)" {  } { { "../rtl/potential_adder_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_8.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757154 "|accelerator_toplevel|potential_adder_8:inst32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[11\] potential_adder_8.v(134) " "Inferred latch for \"d\[11\]\" at potential_adder_8.v(134)" {  } { { "../rtl/potential_adder_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_8.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757154 "|accelerator_toplevel|potential_adder_8:inst32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[12\] potential_adder_8.v(134) " "Inferred latch for \"d\[12\]\" at potential_adder_8.v(134)" {  } { { "../rtl/potential_adder_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_8.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757154 "|accelerator_toplevel|potential_adder_8:inst32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[13\] potential_adder_8.v(134) " "Inferred latch for \"d\[13\]\" at potential_adder_8.v(134)" {  } { { "../rtl/potential_adder_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_8.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757154 "|accelerator_toplevel|potential_adder_8:inst32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[14\] potential_adder_8.v(134) " "Inferred latch for \"d\[14\]\" at potential_adder_8.v(134)" {  } { { "../rtl/potential_adder_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_8.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757154 "|accelerator_toplevel|potential_adder_8:inst32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[15\] potential_adder_8.v(134) " "Inferred latch for \"d\[15\]\" at potential_adder_8.v(134)" {  } { { "../rtl/potential_adder_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_8.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757154 "|accelerator_toplevel|potential_adder_8:inst32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[16\] potential_adder_8.v(134) " "Inferred latch for \"d\[16\]\" at potential_adder_8.v(134)" {  } { { "../rtl/potential_adder_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_8.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757155 "|accelerator_toplevel|potential_adder_8:inst32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[17\] potential_adder_8.v(134) " "Inferred latch for \"d\[17\]\" at potential_adder_8.v(134)" {  } { { "../rtl/potential_adder_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_8.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757155 "|accelerator_toplevel|potential_adder_8:inst32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[18\] potential_adder_8.v(134) " "Inferred latch for \"d\[18\]\" at potential_adder_8.v(134)" {  } { { "../rtl/potential_adder_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_8.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757155 "|accelerator_toplevel|potential_adder_8:inst32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[19\] potential_adder_8.v(134) " "Inferred latch for \"d\[19\]\" at potential_adder_8.v(134)" {  } { { "../rtl/potential_adder_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_8.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757155 "|accelerator_toplevel|potential_adder_8:inst32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[20\] potential_adder_8.v(134) " "Inferred latch for \"d\[20\]\" at potential_adder_8.v(134)" {  } { { "../rtl/potential_adder_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_8.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757155 "|accelerator_toplevel|potential_adder_8:inst32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[21\] potential_adder_8.v(134) " "Inferred latch for \"d\[21\]\" at potential_adder_8.v(134)" {  } { { "../rtl/potential_adder_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_8.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757155 "|accelerator_toplevel|potential_adder_8:inst32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[22\] potential_adder_8.v(134) " "Inferred latch for \"d\[22\]\" at potential_adder_8.v(134)" {  } { { "../rtl/potential_adder_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_8.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757155 "|accelerator_toplevel|potential_adder_8:inst32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[23\] potential_adder_8.v(134) " "Inferred latch for \"d\[23\]\" at potential_adder_8.v(134)" {  } { { "../rtl/potential_adder_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_8.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757155 "|accelerator_toplevel|potential_adder_8:inst32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[24\] potential_adder_8.v(134) " "Inferred latch for \"d\[24\]\" at potential_adder_8.v(134)" {  } { { "../rtl/potential_adder_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_8.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757155 "|accelerator_toplevel|potential_adder_8:inst32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[25\] potential_adder_8.v(134) " "Inferred latch for \"d\[25\]\" at potential_adder_8.v(134)" {  } { { "../rtl/potential_adder_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_8.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757155 "|accelerator_toplevel|potential_adder_8:inst32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[26\] potential_adder_8.v(134) " "Inferred latch for \"d\[26\]\" at potential_adder_8.v(134)" {  } { { "../rtl/potential_adder_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_8.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757155 "|accelerator_toplevel|potential_adder_8:inst32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[27\] potential_adder_8.v(134) " "Inferred latch for \"d\[27\]\" at potential_adder_8.v(134)" {  } { { "../rtl/potential_adder_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_8.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757156 "|accelerator_toplevel|potential_adder_8:inst32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[28\] potential_adder_8.v(134) " "Inferred latch for \"d\[28\]\" at potential_adder_8.v(134)" {  } { { "../rtl/potential_adder_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_8.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757156 "|accelerator_toplevel|potential_adder_8:inst32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[29\] potential_adder_8.v(134) " "Inferred latch for \"d\[29\]\" at potential_adder_8.v(134)" {  } { { "../rtl/potential_adder_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_8.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757156 "|accelerator_toplevel|potential_adder_8:inst32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[30\] potential_adder_8.v(134) " "Inferred latch for \"d\[30\]\" at potential_adder_8.v(134)" {  } { { "../rtl/potential_adder_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_8.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757156 "|accelerator_toplevel|potential_adder_8:inst32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[31\] potential_adder_8.v(134) " "Inferred latch for \"d\[31\]\" at potential_adder_8.v(134)" {  } { { "../rtl/potential_adder_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_8.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757156 "|accelerator_toplevel|potential_adder_8:inst32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[0\] potential_adder_8.v(134) " "Inferred latch for \"c\[0\]\" at potential_adder_8.v(134)" {  } { { "../rtl/potential_adder_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_8.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757156 "|accelerator_toplevel|potential_adder_8:inst32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[1\] potential_adder_8.v(134) " "Inferred latch for \"c\[1\]\" at potential_adder_8.v(134)" {  } { { "../rtl/potential_adder_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_8.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757156 "|accelerator_toplevel|potential_adder_8:inst32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[2\] potential_adder_8.v(134) " "Inferred latch for \"c\[2\]\" at potential_adder_8.v(134)" {  } { { "../rtl/potential_adder_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_8.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757156 "|accelerator_toplevel|potential_adder_8:inst32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[3\] potential_adder_8.v(134) " "Inferred latch for \"c\[3\]\" at potential_adder_8.v(134)" {  } { { "../rtl/potential_adder_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_8.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757156 "|accelerator_toplevel|potential_adder_8:inst32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[4\] potential_adder_8.v(134) " "Inferred latch for \"c\[4\]\" at potential_adder_8.v(134)" {  } { { "../rtl/potential_adder_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_8.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757157 "|accelerator_toplevel|potential_adder_8:inst32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[5\] potential_adder_8.v(134) " "Inferred latch for \"c\[5\]\" at potential_adder_8.v(134)" {  } { { "../rtl/potential_adder_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_8.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757157 "|accelerator_toplevel|potential_adder_8:inst32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[6\] potential_adder_8.v(134) " "Inferred latch for \"c\[6\]\" at potential_adder_8.v(134)" {  } { { "../rtl/potential_adder_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_8.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757157 "|accelerator_toplevel|potential_adder_8:inst32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[7\] potential_adder_8.v(134) " "Inferred latch for \"c\[7\]\" at potential_adder_8.v(134)" {  } { { "../rtl/potential_adder_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_8.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757157 "|accelerator_toplevel|potential_adder_8:inst32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[8\] potential_adder_8.v(134) " "Inferred latch for \"c\[8\]\" at potential_adder_8.v(134)" {  } { { "../rtl/potential_adder_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_8.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757157 "|accelerator_toplevel|potential_adder_8:inst32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[9\] potential_adder_8.v(134) " "Inferred latch for \"c\[9\]\" at potential_adder_8.v(134)" {  } { { "../rtl/potential_adder_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_8.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757157 "|accelerator_toplevel|potential_adder_8:inst32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[10\] potential_adder_8.v(134) " "Inferred latch for \"c\[10\]\" at potential_adder_8.v(134)" {  } { { "../rtl/potential_adder_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_8.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757157 "|accelerator_toplevel|potential_adder_8:inst32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[11\] potential_adder_8.v(134) " "Inferred latch for \"c\[11\]\" at potential_adder_8.v(134)" {  } { { "../rtl/potential_adder_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_8.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757157 "|accelerator_toplevel|potential_adder_8:inst32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[12\] potential_adder_8.v(134) " "Inferred latch for \"c\[12\]\" at potential_adder_8.v(134)" {  } { { "../rtl/potential_adder_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_8.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757157 "|accelerator_toplevel|potential_adder_8:inst32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[13\] potential_adder_8.v(134) " "Inferred latch for \"c\[13\]\" at potential_adder_8.v(134)" {  } { { "../rtl/potential_adder_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_8.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757157 "|accelerator_toplevel|potential_adder_8:inst32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[14\] potential_adder_8.v(134) " "Inferred latch for \"c\[14\]\" at potential_adder_8.v(134)" {  } { { "../rtl/potential_adder_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_8.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757158 "|accelerator_toplevel|potential_adder_8:inst32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[15\] potential_adder_8.v(134) " "Inferred latch for \"c\[15\]\" at potential_adder_8.v(134)" {  } { { "../rtl/potential_adder_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_8.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757158 "|accelerator_toplevel|potential_adder_8:inst32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[16\] potential_adder_8.v(134) " "Inferred latch for \"c\[16\]\" at potential_adder_8.v(134)" {  } { { "../rtl/potential_adder_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_8.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757158 "|accelerator_toplevel|potential_adder_8:inst32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[17\] potential_adder_8.v(134) " "Inferred latch for \"c\[17\]\" at potential_adder_8.v(134)" {  } { { "../rtl/potential_adder_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_8.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757158 "|accelerator_toplevel|potential_adder_8:inst32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[18\] potential_adder_8.v(134) " "Inferred latch for \"c\[18\]\" at potential_adder_8.v(134)" {  } { { "../rtl/potential_adder_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_8.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757158 "|accelerator_toplevel|potential_adder_8:inst32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[19\] potential_adder_8.v(134) " "Inferred latch for \"c\[19\]\" at potential_adder_8.v(134)" {  } { { "../rtl/potential_adder_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_8.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757158 "|accelerator_toplevel|potential_adder_8:inst32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[20\] potential_adder_8.v(134) " "Inferred latch for \"c\[20\]\" at potential_adder_8.v(134)" {  } { { "../rtl/potential_adder_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_8.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757158 "|accelerator_toplevel|potential_adder_8:inst32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[21\] potential_adder_8.v(134) " "Inferred latch for \"c\[21\]\" at potential_adder_8.v(134)" {  } { { "../rtl/potential_adder_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_8.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757158 "|accelerator_toplevel|potential_adder_8:inst32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[22\] potential_adder_8.v(134) " "Inferred latch for \"c\[22\]\" at potential_adder_8.v(134)" {  } { { "../rtl/potential_adder_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_8.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757158 "|accelerator_toplevel|potential_adder_8:inst32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[23\] potential_adder_8.v(134) " "Inferred latch for \"c\[23\]\" at potential_adder_8.v(134)" {  } { { "../rtl/potential_adder_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_8.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757159 "|accelerator_toplevel|potential_adder_8:inst32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[24\] potential_adder_8.v(134) " "Inferred latch for \"c\[24\]\" at potential_adder_8.v(134)" {  } { { "../rtl/potential_adder_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_8.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757159 "|accelerator_toplevel|potential_adder_8:inst32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[25\] potential_adder_8.v(134) " "Inferred latch for \"c\[25\]\" at potential_adder_8.v(134)" {  } { { "../rtl/potential_adder_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_8.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757159 "|accelerator_toplevel|potential_adder_8:inst32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[26\] potential_adder_8.v(134) " "Inferred latch for \"c\[26\]\" at potential_adder_8.v(134)" {  } { { "../rtl/potential_adder_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_8.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757159 "|accelerator_toplevel|potential_adder_8:inst32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[27\] potential_adder_8.v(134) " "Inferred latch for \"c\[27\]\" at potential_adder_8.v(134)" {  } { { "../rtl/potential_adder_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_8.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757159 "|accelerator_toplevel|potential_adder_8:inst32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[28\] potential_adder_8.v(134) " "Inferred latch for \"c\[28\]\" at potential_adder_8.v(134)" {  } { { "../rtl/potential_adder_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_8.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757159 "|accelerator_toplevel|potential_adder_8:inst32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[29\] potential_adder_8.v(134) " "Inferred latch for \"c\[29\]\" at potential_adder_8.v(134)" {  } { { "../rtl/potential_adder_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_8.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757159 "|accelerator_toplevel|potential_adder_8:inst32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[30\] potential_adder_8.v(134) " "Inferred latch for \"c\[30\]\" at potential_adder_8.v(134)" {  } { { "../rtl/potential_adder_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_8.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757159 "|accelerator_toplevel|potential_adder_8:inst32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[31\] potential_adder_8.v(134) " "Inferred latch for \"c\[31\]\" at potential_adder_8.v(134)" {  } { { "../rtl/potential_adder_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_8.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757159 "|accelerator_toplevel|potential_adder_8:inst32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[0\] potential_adder_8.v(134) " "Inferred latch for \"b\[0\]\" at potential_adder_8.v(134)" {  } { { "../rtl/potential_adder_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_8.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757160 "|accelerator_toplevel|potential_adder_8:inst32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[1\] potential_adder_8.v(134) " "Inferred latch for \"b\[1\]\" at potential_adder_8.v(134)" {  } { { "../rtl/potential_adder_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_8.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757160 "|accelerator_toplevel|potential_adder_8:inst32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[2\] potential_adder_8.v(134) " "Inferred latch for \"b\[2\]\" at potential_adder_8.v(134)" {  } { { "../rtl/potential_adder_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_8.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757160 "|accelerator_toplevel|potential_adder_8:inst32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[3\] potential_adder_8.v(134) " "Inferred latch for \"b\[3\]\" at potential_adder_8.v(134)" {  } { { "../rtl/potential_adder_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_8.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757160 "|accelerator_toplevel|potential_adder_8:inst32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[4\] potential_adder_8.v(134) " "Inferred latch for \"b\[4\]\" at potential_adder_8.v(134)" {  } { { "../rtl/potential_adder_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_8.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757160 "|accelerator_toplevel|potential_adder_8:inst32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[5\] potential_adder_8.v(134) " "Inferred latch for \"b\[5\]\" at potential_adder_8.v(134)" {  } { { "../rtl/potential_adder_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_8.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757160 "|accelerator_toplevel|potential_adder_8:inst32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[6\] potential_adder_8.v(134) " "Inferred latch for \"b\[6\]\" at potential_adder_8.v(134)" {  } { { "../rtl/potential_adder_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_8.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757160 "|accelerator_toplevel|potential_adder_8:inst32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[7\] potential_adder_8.v(134) " "Inferred latch for \"b\[7\]\" at potential_adder_8.v(134)" {  } { { "../rtl/potential_adder_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_8.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757160 "|accelerator_toplevel|potential_adder_8:inst32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[8\] potential_adder_8.v(134) " "Inferred latch for \"b\[8\]\" at potential_adder_8.v(134)" {  } { { "../rtl/potential_adder_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_8.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757160 "|accelerator_toplevel|potential_adder_8:inst32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[9\] potential_adder_8.v(134) " "Inferred latch for \"b\[9\]\" at potential_adder_8.v(134)" {  } { { "../rtl/potential_adder_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_8.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757161 "|accelerator_toplevel|potential_adder_8:inst32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[10\] potential_adder_8.v(134) " "Inferred latch for \"b\[10\]\" at potential_adder_8.v(134)" {  } { { "../rtl/potential_adder_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_8.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757161 "|accelerator_toplevel|potential_adder_8:inst32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[11\] potential_adder_8.v(134) " "Inferred latch for \"b\[11\]\" at potential_adder_8.v(134)" {  } { { "../rtl/potential_adder_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_8.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757161 "|accelerator_toplevel|potential_adder_8:inst32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[12\] potential_adder_8.v(134) " "Inferred latch for \"b\[12\]\" at potential_adder_8.v(134)" {  } { { "../rtl/potential_adder_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_8.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757161 "|accelerator_toplevel|potential_adder_8:inst32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[13\] potential_adder_8.v(134) " "Inferred latch for \"b\[13\]\" at potential_adder_8.v(134)" {  } { { "../rtl/potential_adder_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_8.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757161 "|accelerator_toplevel|potential_adder_8:inst32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[14\] potential_adder_8.v(134) " "Inferred latch for \"b\[14\]\" at potential_adder_8.v(134)" {  } { { "../rtl/potential_adder_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_8.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757161 "|accelerator_toplevel|potential_adder_8:inst32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[15\] potential_adder_8.v(134) " "Inferred latch for \"b\[15\]\" at potential_adder_8.v(134)" {  } { { "../rtl/potential_adder_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_8.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757161 "|accelerator_toplevel|potential_adder_8:inst32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[16\] potential_adder_8.v(134) " "Inferred latch for \"b\[16\]\" at potential_adder_8.v(134)" {  } { { "../rtl/potential_adder_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_8.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757162 "|accelerator_toplevel|potential_adder_8:inst32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[17\] potential_adder_8.v(134) " "Inferred latch for \"b\[17\]\" at potential_adder_8.v(134)" {  } { { "../rtl/potential_adder_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_8.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757162 "|accelerator_toplevel|potential_adder_8:inst32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[18\] potential_adder_8.v(134) " "Inferred latch for \"b\[18\]\" at potential_adder_8.v(134)" {  } { { "../rtl/potential_adder_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_8.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757162 "|accelerator_toplevel|potential_adder_8:inst32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[19\] potential_adder_8.v(134) " "Inferred latch for \"b\[19\]\" at potential_adder_8.v(134)" {  } { { "../rtl/potential_adder_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_8.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757162 "|accelerator_toplevel|potential_adder_8:inst32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[20\] potential_adder_8.v(134) " "Inferred latch for \"b\[20\]\" at potential_adder_8.v(134)" {  } { { "../rtl/potential_adder_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_8.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757162 "|accelerator_toplevel|potential_adder_8:inst32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[21\] potential_adder_8.v(134) " "Inferred latch for \"b\[21\]\" at potential_adder_8.v(134)" {  } { { "../rtl/potential_adder_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_8.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757162 "|accelerator_toplevel|potential_adder_8:inst32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[22\] potential_adder_8.v(134) " "Inferred latch for \"b\[22\]\" at potential_adder_8.v(134)" {  } { { "../rtl/potential_adder_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_8.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757162 "|accelerator_toplevel|potential_adder_8:inst32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[23\] potential_adder_8.v(134) " "Inferred latch for \"b\[23\]\" at potential_adder_8.v(134)" {  } { { "../rtl/potential_adder_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_8.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757162 "|accelerator_toplevel|potential_adder_8:inst32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[24\] potential_adder_8.v(134) " "Inferred latch for \"b\[24\]\" at potential_adder_8.v(134)" {  } { { "../rtl/potential_adder_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_8.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757162 "|accelerator_toplevel|potential_adder_8:inst32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[25\] potential_adder_8.v(134) " "Inferred latch for \"b\[25\]\" at potential_adder_8.v(134)" {  } { { "../rtl/potential_adder_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_8.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757163 "|accelerator_toplevel|potential_adder_8:inst32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[26\] potential_adder_8.v(134) " "Inferred latch for \"b\[26\]\" at potential_adder_8.v(134)" {  } { { "../rtl/potential_adder_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_8.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757163 "|accelerator_toplevel|potential_adder_8:inst32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[27\] potential_adder_8.v(134) " "Inferred latch for \"b\[27\]\" at potential_adder_8.v(134)" {  } { { "../rtl/potential_adder_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_8.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757163 "|accelerator_toplevel|potential_adder_8:inst32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[28\] potential_adder_8.v(134) " "Inferred latch for \"b\[28\]\" at potential_adder_8.v(134)" {  } { { "../rtl/potential_adder_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_8.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757163 "|accelerator_toplevel|potential_adder_8:inst32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[29\] potential_adder_8.v(134) " "Inferred latch for \"b\[29\]\" at potential_adder_8.v(134)" {  } { { "../rtl/potential_adder_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_8.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757163 "|accelerator_toplevel|potential_adder_8:inst32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[30\] potential_adder_8.v(134) " "Inferred latch for \"b\[30\]\" at potential_adder_8.v(134)" {  } { { "../rtl/potential_adder_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_8.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757163 "|accelerator_toplevel|potential_adder_8:inst32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[31\] potential_adder_8.v(134) " "Inferred latch for \"b\[31\]\" at potential_adder_8.v(134)" {  } { { "../rtl/potential_adder_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_8.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757163 "|accelerator_toplevel|potential_adder_8:inst32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[0\] potential_adder_8.v(134) " "Inferred latch for \"a\[0\]\" at potential_adder_8.v(134)" {  } { { "../rtl/potential_adder_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_8.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757163 "|accelerator_toplevel|potential_adder_8:inst32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[1\] potential_adder_8.v(134) " "Inferred latch for \"a\[1\]\" at potential_adder_8.v(134)" {  } { { "../rtl/potential_adder_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_8.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757163 "|accelerator_toplevel|potential_adder_8:inst32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[2\] potential_adder_8.v(134) " "Inferred latch for \"a\[2\]\" at potential_adder_8.v(134)" {  } { { "../rtl/potential_adder_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_8.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757163 "|accelerator_toplevel|potential_adder_8:inst32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[3\] potential_adder_8.v(134) " "Inferred latch for \"a\[3\]\" at potential_adder_8.v(134)" {  } { { "../rtl/potential_adder_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_8.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757164 "|accelerator_toplevel|potential_adder_8:inst32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[4\] potential_adder_8.v(134) " "Inferred latch for \"a\[4\]\" at potential_adder_8.v(134)" {  } { { "../rtl/potential_adder_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_8.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757164 "|accelerator_toplevel|potential_adder_8:inst32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[5\] potential_adder_8.v(134) " "Inferred latch for \"a\[5\]\" at potential_adder_8.v(134)" {  } { { "../rtl/potential_adder_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_8.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757164 "|accelerator_toplevel|potential_adder_8:inst32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[6\] potential_adder_8.v(134) " "Inferred latch for \"a\[6\]\" at potential_adder_8.v(134)" {  } { { "../rtl/potential_adder_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_8.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757164 "|accelerator_toplevel|potential_adder_8:inst32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[7\] potential_adder_8.v(134) " "Inferred latch for \"a\[7\]\" at potential_adder_8.v(134)" {  } { { "../rtl/potential_adder_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_8.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757164 "|accelerator_toplevel|potential_adder_8:inst32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[8\] potential_adder_8.v(134) " "Inferred latch for \"a\[8\]\" at potential_adder_8.v(134)" {  } { { "../rtl/potential_adder_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_8.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757164 "|accelerator_toplevel|potential_adder_8:inst32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[9\] potential_adder_8.v(134) " "Inferred latch for \"a\[9\]\" at potential_adder_8.v(134)" {  } { { "../rtl/potential_adder_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_8.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757164 "|accelerator_toplevel|potential_adder_8:inst32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[10\] potential_adder_8.v(134) " "Inferred latch for \"a\[10\]\" at potential_adder_8.v(134)" {  } { { "../rtl/potential_adder_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_8.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757164 "|accelerator_toplevel|potential_adder_8:inst32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[11\] potential_adder_8.v(134) " "Inferred latch for \"a\[11\]\" at potential_adder_8.v(134)" {  } { { "../rtl/potential_adder_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_8.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757164 "|accelerator_toplevel|potential_adder_8:inst32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[12\] potential_adder_8.v(134) " "Inferred latch for \"a\[12\]\" at potential_adder_8.v(134)" {  } { { "../rtl/potential_adder_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_8.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757165 "|accelerator_toplevel|potential_adder_8:inst32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[13\] potential_adder_8.v(134) " "Inferred latch for \"a\[13\]\" at potential_adder_8.v(134)" {  } { { "../rtl/potential_adder_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_8.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757165 "|accelerator_toplevel|potential_adder_8:inst32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[14\] potential_adder_8.v(134) " "Inferred latch for \"a\[14\]\" at potential_adder_8.v(134)" {  } { { "../rtl/potential_adder_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_8.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757165 "|accelerator_toplevel|potential_adder_8:inst32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[15\] potential_adder_8.v(134) " "Inferred latch for \"a\[15\]\" at potential_adder_8.v(134)" {  } { { "../rtl/potential_adder_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_8.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757165 "|accelerator_toplevel|potential_adder_8:inst32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[16\] potential_adder_8.v(134) " "Inferred latch for \"a\[16\]\" at potential_adder_8.v(134)" {  } { { "../rtl/potential_adder_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_8.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757165 "|accelerator_toplevel|potential_adder_8:inst32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[17\] potential_adder_8.v(134) " "Inferred latch for \"a\[17\]\" at potential_adder_8.v(134)" {  } { { "../rtl/potential_adder_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_8.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757165 "|accelerator_toplevel|potential_adder_8:inst32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[18\] potential_adder_8.v(134) " "Inferred latch for \"a\[18\]\" at potential_adder_8.v(134)" {  } { { "../rtl/potential_adder_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_8.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757165 "|accelerator_toplevel|potential_adder_8:inst32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[19\] potential_adder_8.v(134) " "Inferred latch for \"a\[19\]\" at potential_adder_8.v(134)" {  } { { "../rtl/potential_adder_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_8.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757165 "|accelerator_toplevel|potential_adder_8:inst32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[20\] potential_adder_8.v(134) " "Inferred latch for \"a\[20\]\" at potential_adder_8.v(134)" {  } { { "../rtl/potential_adder_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_8.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757165 "|accelerator_toplevel|potential_adder_8:inst32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[21\] potential_adder_8.v(134) " "Inferred latch for \"a\[21\]\" at potential_adder_8.v(134)" {  } { { "../rtl/potential_adder_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_8.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757165 "|accelerator_toplevel|potential_adder_8:inst32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[22\] potential_adder_8.v(134) " "Inferred latch for \"a\[22\]\" at potential_adder_8.v(134)" {  } { { "../rtl/potential_adder_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_8.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757166 "|accelerator_toplevel|potential_adder_8:inst32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[23\] potential_adder_8.v(134) " "Inferred latch for \"a\[23\]\" at potential_adder_8.v(134)" {  } { { "../rtl/potential_adder_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_8.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757166 "|accelerator_toplevel|potential_adder_8:inst32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[24\] potential_adder_8.v(134) " "Inferred latch for \"a\[24\]\" at potential_adder_8.v(134)" {  } { { "../rtl/potential_adder_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_8.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757166 "|accelerator_toplevel|potential_adder_8:inst32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[25\] potential_adder_8.v(134) " "Inferred latch for \"a\[25\]\" at potential_adder_8.v(134)" {  } { { "../rtl/potential_adder_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_8.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757166 "|accelerator_toplevel|potential_adder_8:inst32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[26\] potential_adder_8.v(134) " "Inferred latch for \"a\[26\]\" at potential_adder_8.v(134)" {  } { { "../rtl/potential_adder_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_8.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757166 "|accelerator_toplevel|potential_adder_8:inst32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[27\] potential_adder_8.v(134) " "Inferred latch for \"a\[27\]\" at potential_adder_8.v(134)" {  } { { "../rtl/potential_adder_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_8.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757166 "|accelerator_toplevel|potential_adder_8:inst32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[28\] potential_adder_8.v(134) " "Inferred latch for \"a\[28\]\" at potential_adder_8.v(134)" {  } { { "../rtl/potential_adder_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_8.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757166 "|accelerator_toplevel|potential_adder_8:inst32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[29\] potential_adder_8.v(134) " "Inferred latch for \"a\[29\]\" at potential_adder_8.v(134)" {  } { { "../rtl/potential_adder_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_8.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757166 "|accelerator_toplevel|potential_adder_8:inst32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[30\] potential_adder_8.v(134) " "Inferred latch for \"a\[30\]\" at potential_adder_8.v(134)" {  } { { "../rtl/potential_adder_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_8.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757166 "|accelerator_toplevel|potential_adder_8:inst32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[31\] potential_adder_8.v(134) " "Inferred latch for \"a\[31\]\" at potential_adder_8.v(134)" {  } { { "../rtl/potential_adder_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_8.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757167 "|accelerator_toplevel|potential_adder_8:inst32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "model.10 potential_adder_8.v(134) " "Inferred latch for \"model.10\" at potential_adder_8.v(134)" {  } { { "../rtl/potential_adder_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_8.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757167 "|accelerator_toplevel|potential_adder_8:inst32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "model.01 potential_adder_8.v(134) " "Inferred latch for \"model.01\" at potential_adder_8.v(134)" {  } { { "../rtl/potential_adder_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_8.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757167 "|accelerator_toplevel|potential_adder_8:inst32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "model.00 potential_adder_8.v(134) " "Inferred latch for \"model.00\" at potential_adder_8.v(134)" {  } { { "../rtl/potential_adder_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_8.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757167 "|accelerator_toplevel|potential_adder_8:inst32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[0\] potential_adder_8.v(134) " "Inferred latch for \"v_threshold\[0\]\" at potential_adder_8.v(134)" {  } { { "../rtl/potential_adder_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_8.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757167 "|accelerator_toplevel|potential_adder_8:inst32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[1\] potential_adder_8.v(134) " "Inferred latch for \"v_threshold\[1\]\" at potential_adder_8.v(134)" {  } { { "../rtl/potential_adder_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_8.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757167 "|accelerator_toplevel|potential_adder_8:inst32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[2\] potential_adder_8.v(134) " "Inferred latch for \"v_threshold\[2\]\" at potential_adder_8.v(134)" {  } { { "../rtl/potential_adder_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_8.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757167 "|accelerator_toplevel|potential_adder_8:inst32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[3\] potential_adder_8.v(134) " "Inferred latch for \"v_threshold\[3\]\" at potential_adder_8.v(134)" {  } { { "../rtl/potential_adder_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_8.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757167 "|accelerator_toplevel|potential_adder_8:inst32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[4\] potential_adder_8.v(134) " "Inferred latch for \"v_threshold\[4\]\" at potential_adder_8.v(134)" {  } { { "../rtl/potential_adder_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_8.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757167 "|accelerator_toplevel|potential_adder_8:inst32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[5\] potential_adder_8.v(134) " "Inferred latch for \"v_threshold\[5\]\" at potential_adder_8.v(134)" {  } { { "../rtl/potential_adder_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_8.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757167 "|accelerator_toplevel|potential_adder_8:inst32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[6\] potential_adder_8.v(134) " "Inferred latch for \"v_threshold\[6\]\" at potential_adder_8.v(134)" {  } { { "../rtl/potential_adder_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_8.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757168 "|accelerator_toplevel|potential_adder_8:inst32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[7\] potential_adder_8.v(134) " "Inferred latch for \"v_threshold\[7\]\" at potential_adder_8.v(134)" {  } { { "../rtl/potential_adder_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_8.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757168 "|accelerator_toplevel|potential_adder_8:inst32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[8\] potential_adder_8.v(134) " "Inferred latch for \"v_threshold\[8\]\" at potential_adder_8.v(134)" {  } { { "../rtl/potential_adder_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_8.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757168 "|accelerator_toplevel|potential_adder_8:inst32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[9\] potential_adder_8.v(134) " "Inferred latch for \"v_threshold\[9\]\" at potential_adder_8.v(134)" {  } { { "../rtl/potential_adder_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_8.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757168 "|accelerator_toplevel|potential_adder_8:inst32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[10\] potential_adder_8.v(134) " "Inferred latch for \"v_threshold\[10\]\" at potential_adder_8.v(134)" {  } { { "../rtl/potential_adder_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_8.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757168 "|accelerator_toplevel|potential_adder_8:inst32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[11\] potential_adder_8.v(134) " "Inferred latch for \"v_threshold\[11\]\" at potential_adder_8.v(134)" {  } { { "../rtl/potential_adder_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_8.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757168 "|accelerator_toplevel|potential_adder_8:inst32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[12\] potential_adder_8.v(134) " "Inferred latch for \"v_threshold\[12\]\" at potential_adder_8.v(134)" {  } { { "../rtl/potential_adder_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_8.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757168 "|accelerator_toplevel|potential_adder_8:inst32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[13\] potential_adder_8.v(134) " "Inferred latch for \"v_threshold\[13\]\" at potential_adder_8.v(134)" {  } { { "../rtl/potential_adder_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_8.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757168 "|accelerator_toplevel|potential_adder_8:inst32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[14\] potential_adder_8.v(134) " "Inferred latch for \"v_threshold\[14\]\" at potential_adder_8.v(134)" {  } { { "../rtl/potential_adder_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_8.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757168 "|accelerator_toplevel|potential_adder_8:inst32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[15\] potential_adder_8.v(134) " "Inferred latch for \"v_threshold\[15\]\" at potential_adder_8.v(134)" {  } { { "../rtl/potential_adder_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_8.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757169 "|accelerator_toplevel|potential_adder_8:inst32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[16\] potential_adder_8.v(134) " "Inferred latch for \"v_threshold\[16\]\" at potential_adder_8.v(134)" {  } { { "../rtl/potential_adder_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_8.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757169 "|accelerator_toplevel|potential_adder_8:inst32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[17\] potential_adder_8.v(134) " "Inferred latch for \"v_threshold\[17\]\" at potential_adder_8.v(134)" {  } { { "../rtl/potential_adder_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_8.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757169 "|accelerator_toplevel|potential_adder_8:inst32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[18\] potential_adder_8.v(134) " "Inferred latch for \"v_threshold\[18\]\" at potential_adder_8.v(134)" {  } { { "../rtl/potential_adder_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_8.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757169 "|accelerator_toplevel|potential_adder_8:inst32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[19\] potential_adder_8.v(134) " "Inferred latch for \"v_threshold\[19\]\" at potential_adder_8.v(134)" {  } { { "../rtl/potential_adder_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_8.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757169 "|accelerator_toplevel|potential_adder_8:inst32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[20\] potential_adder_8.v(134) " "Inferred latch for \"v_threshold\[20\]\" at potential_adder_8.v(134)" {  } { { "../rtl/potential_adder_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_8.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757169 "|accelerator_toplevel|potential_adder_8:inst32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[21\] potential_adder_8.v(134) " "Inferred latch for \"v_threshold\[21\]\" at potential_adder_8.v(134)" {  } { { "../rtl/potential_adder_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_8.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757169 "|accelerator_toplevel|potential_adder_8:inst32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[22\] potential_adder_8.v(134) " "Inferred latch for \"v_threshold\[22\]\" at potential_adder_8.v(134)" {  } { { "../rtl/potential_adder_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_8.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757169 "|accelerator_toplevel|potential_adder_8:inst32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[23\] potential_adder_8.v(134) " "Inferred latch for \"v_threshold\[23\]\" at potential_adder_8.v(134)" {  } { { "../rtl/potential_adder_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_8.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757170 "|accelerator_toplevel|potential_adder_8:inst32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[24\] potential_adder_8.v(134) " "Inferred latch for \"v_threshold\[24\]\" at potential_adder_8.v(134)" {  } { { "../rtl/potential_adder_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_8.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757170 "|accelerator_toplevel|potential_adder_8:inst32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[25\] potential_adder_8.v(134) " "Inferred latch for \"v_threshold\[25\]\" at potential_adder_8.v(134)" {  } { { "../rtl/potential_adder_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_8.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757170 "|accelerator_toplevel|potential_adder_8:inst32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[26\] potential_adder_8.v(134) " "Inferred latch for \"v_threshold\[26\]\" at potential_adder_8.v(134)" {  } { { "../rtl/potential_adder_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_8.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757170 "|accelerator_toplevel|potential_adder_8:inst32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[27\] potential_adder_8.v(134) " "Inferred latch for \"v_threshold\[27\]\" at potential_adder_8.v(134)" {  } { { "../rtl/potential_adder_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_8.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757170 "|accelerator_toplevel|potential_adder_8:inst32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[28\] potential_adder_8.v(134) " "Inferred latch for \"v_threshold\[28\]\" at potential_adder_8.v(134)" {  } { { "../rtl/potential_adder_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_8.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757170 "|accelerator_toplevel|potential_adder_8:inst32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[29\] potential_adder_8.v(134) " "Inferred latch for \"v_threshold\[29\]\" at potential_adder_8.v(134)" {  } { { "../rtl/potential_adder_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_8.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757170 "|accelerator_toplevel|potential_adder_8:inst32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[30\] potential_adder_8.v(134) " "Inferred latch for \"v_threshold\[30\]\" at potential_adder_8.v(134)" {  } { { "../rtl/potential_adder_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_8.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757170 "|accelerator_toplevel|potential_adder_8:inst32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[31\] potential_adder_8.v(134) " "Inferred latch for \"v_threshold\[31\]\" at potential_adder_8.v(134)" {  } { { "../rtl/potential_adder_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_8.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757170 "|accelerator_toplevel|potential_adder_8:inst32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[0\] potential_adder_8.v(134) " "Inferred latch for \"u\[0\]\" at potential_adder_8.v(134)" {  } { { "../rtl/potential_adder_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_8.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757170 "|accelerator_toplevel|potential_adder_8:inst32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[1\] potential_adder_8.v(134) " "Inferred latch for \"u\[1\]\" at potential_adder_8.v(134)" {  } { { "../rtl/potential_adder_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_8.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757171 "|accelerator_toplevel|potential_adder_8:inst32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[2\] potential_adder_8.v(134) " "Inferred latch for \"u\[2\]\" at potential_adder_8.v(134)" {  } { { "../rtl/potential_adder_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_8.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757171 "|accelerator_toplevel|potential_adder_8:inst32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[3\] potential_adder_8.v(134) " "Inferred latch for \"u\[3\]\" at potential_adder_8.v(134)" {  } { { "../rtl/potential_adder_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_8.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757171 "|accelerator_toplevel|potential_adder_8:inst32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[4\] potential_adder_8.v(134) " "Inferred latch for \"u\[4\]\" at potential_adder_8.v(134)" {  } { { "../rtl/potential_adder_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_8.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757171 "|accelerator_toplevel|potential_adder_8:inst32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[5\] potential_adder_8.v(134) " "Inferred latch for \"u\[5\]\" at potential_adder_8.v(134)" {  } { { "../rtl/potential_adder_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_8.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757171 "|accelerator_toplevel|potential_adder_8:inst32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[6\] potential_adder_8.v(134) " "Inferred latch for \"u\[6\]\" at potential_adder_8.v(134)" {  } { { "../rtl/potential_adder_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_8.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757171 "|accelerator_toplevel|potential_adder_8:inst32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[7\] potential_adder_8.v(134) " "Inferred latch for \"u\[7\]\" at potential_adder_8.v(134)" {  } { { "../rtl/potential_adder_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_8.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757171 "|accelerator_toplevel|potential_adder_8:inst32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[8\] potential_adder_8.v(134) " "Inferred latch for \"u\[8\]\" at potential_adder_8.v(134)" {  } { { "../rtl/potential_adder_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_8.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757171 "|accelerator_toplevel|potential_adder_8:inst32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[9\] potential_adder_8.v(134) " "Inferred latch for \"u\[9\]\" at potential_adder_8.v(134)" {  } { { "../rtl/potential_adder_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_8.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757171 "|accelerator_toplevel|potential_adder_8:inst32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[10\] potential_adder_8.v(134) " "Inferred latch for \"u\[10\]\" at potential_adder_8.v(134)" {  } { { "../rtl/potential_adder_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_8.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757172 "|accelerator_toplevel|potential_adder_8:inst32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[11\] potential_adder_8.v(134) " "Inferred latch for \"u\[11\]\" at potential_adder_8.v(134)" {  } { { "../rtl/potential_adder_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_8.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757172 "|accelerator_toplevel|potential_adder_8:inst32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[12\] potential_adder_8.v(134) " "Inferred latch for \"u\[12\]\" at potential_adder_8.v(134)" {  } { { "../rtl/potential_adder_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_8.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757172 "|accelerator_toplevel|potential_adder_8:inst32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[13\] potential_adder_8.v(134) " "Inferred latch for \"u\[13\]\" at potential_adder_8.v(134)" {  } { { "../rtl/potential_adder_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_8.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757172 "|accelerator_toplevel|potential_adder_8:inst32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[14\] potential_adder_8.v(134) " "Inferred latch for \"u\[14\]\" at potential_adder_8.v(134)" {  } { { "../rtl/potential_adder_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_8.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757172 "|accelerator_toplevel|potential_adder_8:inst32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[15\] potential_adder_8.v(134) " "Inferred latch for \"u\[15\]\" at potential_adder_8.v(134)" {  } { { "../rtl/potential_adder_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_8.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757172 "|accelerator_toplevel|potential_adder_8:inst32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[16\] potential_adder_8.v(134) " "Inferred latch for \"u\[16\]\" at potential_adder_8.v(134)" {  } { { "../rtl/potential_adder_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_8.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757172 "|accelerator_toplevel|potential_adder_8:inst32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[17\] potential_adder_8.v(134) " "Inferred latch for \"u\[17\]\" at potential_adder_8.v(134)" {  } { { "../rtl/potential_adder_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_8.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757172 "|accelerator_toplevel|potential_adder_8:inst32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[18\] potential_adder_8.v(134) " "Inferred latch for \"u\[18\]\" at potential_adder_8.v(134)" {  } { { "../rtl/potential_adder_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_8.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757173 "|accelerator_toplevel|potential_adder_8:inst32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[19\] potential_adder_8.v(134) " "Inferred latch for \"u\[19\]\" at potential_adder_8.v(134)" {  } { { "../rtl/potential_adder_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_8.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757173 "|accelerator_toplevel|potential_adder_8:inst32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[20\] potential_adder_8.v(134) " "Inferred latch for \"u\[20\]\" at potential_adder_8.v(134)" {  } { { "../rtl/potential_adder_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_8.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757173 "|accelerator_toplevel|potential_adder_8:inst32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[21\] potential_adder_8.v(134) " "Inferred latch for \"u\[21\]\" at potential_adder_8.v(134)" {  } { { "../rtl/potential_adder_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_8.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757173 "|accelerator_toplevel|potential_adder_8:inst32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[22\] potential_adder_8.v(134) " "Inferred latch for \"u\[22\]\" at potential_adder_8.v(134)" {  } { { "../rtl/potential_adder_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_8.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757173 "|accelerator_toplevel|potential_adder_8:inst32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[23\] potential_adder_8.v(134) " "Inferred latch for \"u\[23\]\" at potential_adder_8.v(134)" {  } { { "../rtl/potential_adder_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_8.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757173 "|accelerator_toplevel|potential_adder_8:inst32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[24\] potential_adder_8.v(134) " "Inferred latch for \"u\[24\]\" at potential_adder_8.v(134)" {  } { { "../rtl/potential_adder_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_8.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757173 "|accelerator_toplevel|potential_adder_8:inst32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[25\] potential_adder_8.v(134) " "Inferred latch for \"u\[25\]\" at potential_adder_8.v(134)" {  } { { "../rtl/potential_adder_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_8.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757173 "|accelerator_toplevel|potential_adder_8:inst32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[26\] potential_adder_8.v(134) " "Inferred latch for \"u\[26\]\" at potential_adder_8.v(134)" {  } { { "../rtl/potential_adder_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_8.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757174 "|accelerator_toplevel|potential_adder_8:inst32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[27\] potential_adder_8.v(134) " "Inferred latch for \"u\[27\]\" at potential_adder_8.v(134)" {  } { { "../rtl/potential_adder_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_8.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757174 "|accelerator_toplevel|potential_adder_8:inst32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[28\] potential_adder_8.v(134) " "Inferred latch for \"u\[28\]\" at potential_adder_8.v(134)" {  } { { "../rtl/potential_adder_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_8.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757174 "|accelerator_toplevel|potential_adder_8:inst32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[29\] potential_adder_8.v(134) " "Inferred latch for \"u\[29\]\" at potential_adder_8.v(134)" {  } { { "../rtl/potential_adder_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_8.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757174 "|accelerator_toplevel|potential_adder_8:inst32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[30\] potential_adder_8.v(134) " "Inferred latch for \"u\[30\]\" at potential_adder_8.v(134)" {  } { { "../rtl/potential_adder_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_8.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757174 "|accelerator_toplevel|potential_adder_8:inst32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[31\] potential_adder_8.v(134) " "Inferred latch for \"u\[31\]\" at potential_adder_8.v(134)" {  } { { "../rtl/potential_adder_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_8.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757174 "|accelerator_toplevel|potential_adder_8:inst32"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "potential_decay_8 potential_decay_8:inst31 " "Elaborating entity \"potential_decay_8\" for hierarchy \"potential_decay_8:inst31\"" {  } { { "accelerator_toplevel.bdf" "inst31" { Schematic "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/synth/accelerator_toplevel.bdf" { { 4560 -160 168 4800 "inst31" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1736498757240 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "neuron_address potential_decay_8.v(43) " "Verilog HDL or VHDL warning at potential_decay_8.v(43): object \"neuron_address\" assigned a value but never read" {  } { { "../rtl/potential_decay_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_8.v" 43 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1736498757241 "|accelerator_toplevel|potential_decay_8:inst31"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "output_potential_decay8_izhi potential_decay_8.v(45) " "Verilog HDL warning at potential_decay_8.v(45): object output_potential_decay8_izhi used but never assigned" {  } { { "../rtl/potential_decay_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_8.v" 45 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1736498757241 "|accelerator_toplevel|potential_decay_8:inst31"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "set potential_decay_8.v(76) " "Verilog HDL Always Construct warning at potential_decay_8.v(76): variable \"set\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/potential_decay_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_8.v" 76 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1736498757241 "|accelerator_toplevel|potential_decay_8:inst31"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "decay_rate potential_decay_8.v(74) " "Verilog HDL Always Construct warning at potential_decay_8.v(74): inferring latch(es) for variable \"decay_rate\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_decay_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_8.v" 74 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498757242 "|accelerator_toplevel|potential_decay_8:inst31"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "model potential_decay_8.v(74) " "Verilog HDL Always Construct warning at potential_decay_8.v(74): inferring latch(es) for variable \"model\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_decay_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_8.v" 74 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498757242 "|accelerator_toplevel|potential_decay_8:inst31"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "membrane_potential potential_decay_8.v(135) " "Verilog HDL Always Construct warning at potential_decay_8.v(135): variable \"membrane_potential\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/potential_decay_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_8.v" 135 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1736498757243 "|accelerator_toplevel|potential_decay_8:inst31"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "membrane_potential potential_decay_8.v(136) " "Verilog HDL Always Construct warning at potential_decay_8.v(136): variable \"membrane_potential\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/potential_decay_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_8.v" 136 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1736498757243 "|accelerator_toplevel|potential_decay_8:inst31"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "membrane_potential potential_decay_8.v(137) " "Verilog HDL Always Construct warning at potential_decay_8.v(137): variable \"membrane_potential\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/potential_decay_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_8.v" 137 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1736498757243 "|accelerator_toplevel|potential_decay_8:inst31"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "decay_rate potential_decay_8.v(139) " "Verilog HDL Always Construct warning at potential_decay_8.v(139): variable \"decay_rate\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/potential_decay_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_8.v" 139 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1736498757243 "|accelerator_toplevel|potential_decay_8:inst31"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 potential_decay_8.v(143) " "Verilog HDL assignment warning at potential_decay_8.v(143): truncated value with size 33 to match size of target (32)" {  } { { "../rtl/potential_decay_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_8.v" 143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1736498757243 "|accelerator_toplevel|potential_decay_8:inst31"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 potential_decay_8.v(158) " "Verilog HDL assignment warning at potential_decay_8.v(158): truncated value with size 33 to match size of target (32)" {  } { { "../rtl/potential_decay_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_8.v" 158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1736498757243 "|accelerator_toplevel|potential_decay_8:inst31"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 potential_decay_8.v(163) " "Verilog HDL assignment warning at potential_decay_8.v(163): truncated value with size 33 to match size of target (32)" {  } { { "../rtl/potential_decay_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_8.v" 163 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1736498757244 "|accelerator_toplevel|potential_decay_8:inst31"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 potential_decay_8.v(168) " "Verilog HDL assignment warning at potential_decay_8.v(168): truncated value with size 33 to match size of target (32)" {  } { { "../rtl/potential_decay_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_8.v" 168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1736498757244 "|accelerator_toplevel|potential_decay_8:inst31"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 potential_decay_8.v(174) " "Verilog HDL assignment warning at potential_decay_8.v(174): truncated value with size 33 to match size of target (32)" {  } { { "../rtl/potential_decay_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_8.v" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1736498757244 "|accelerator_toplevel|potential_decay_8:inst31"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 potential_decay_8.v(175) " "Verilog HDL assignment warning at potential_decay_8.v(175): truncated value with size 33 to match size of target (32)" {  } { { "../rtl/potential_decay_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_8.v" 175 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1736498757244 "|accelerator_toplevel|potential_decay_8:inst31"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "result_divide_by_2_plus_4 potential_decay_8.v(176) " "Verilog HDL Always Construct warning at potential_decay_8.v(176): variable \"result_divide_by_2_plus_4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/potential_decay_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_8.v" 176 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1736498757244 "|accelerator_toplevel|potential_decay_8:inst31"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 potential_decay_8.v(181) " "Verilog HDL assignment warning at potential_decay_8.v(181): truncated value with size 33 to match size of target (32)" {  } { { "../rtl/potential_decay_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_8.v" 181 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1736498757244 "|accelerator_toplevel|potential_decay_8:inst31"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sign potential_decay_8.v(110) " "Verilog HDL Always Construct warning at potential_decay_8.v(110): inferring latch(es) for variable \"sign\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_decay_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_8.v" 110 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498757246 "|accelerator_toplevel|potential_decay_8:inst31"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "exponent potential_decay_8.v(110) " "Verilog HDL Always Construct warning at potential_decay_8.v(110): inferring latch(es) for variable \"exponent\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_decay_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_8.v" 110 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498757246 "|accelerator_toplevel|potential_decay_8:inst31"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mantissa potential_decay_8.v(110) " "Verilog HDL Always Construct warning at potential_decay_8.v(110): inferring latch(es) for variable \"mantissa\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_decay_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_8.v" 110 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498757246 "|accelerator_toplevel|potential_decay_8:inst31"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "adjusted_exponent potential_decay_8.v(110) " "Verilog HDL Always Construct warning at potential_decay_8.v(110): inferring latch(es) for variable \"adjusted_exponent\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_decay_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_8.v" 110 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498757247 "|accelerator_toplevel|potential_decay_8:inst31"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "output_potential_decay8_LIF potential_decay_8.v(110) " "Verilog HDL Always Construct warning at potential_decay_8.v(110): inferring latch(es) for variable \"output_potential_decay8_LIF\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_decay_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_8.v" 110 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498757247 "|accelerator_toplevel|potential_decay_8:inst31"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "exponent_divided_by_2 potential_decay_8.v(110) " "Verilog HDL Always Construct warning at potential_decay_8.v(110): inferring latch(es) for variable \"exponent_divided_by_2\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_decay_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_8.v" 110 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498757247 "|accelerator_toplevel|potential_decay_8:inst31"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "exponent_divided_by_4 potential_decay_8.v(110) " "Verilog HDL Always Construct warning at potential_decay_8.v(110): inferring latch(es) for variable \"exponent_divided_by_4\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_decay_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_8.v" 110 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498757247 "|accelerator_toplevel|potential_decay_8:inst31"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "number_divided_by_2 potential_decay_8.v(110) " "Verilog HDL Always Construct warning at potential_decay_8.v(110): inferring latch(es) for variable \"number_divided_by_2\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_decay_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_8.v" 110 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498757248 "|accelerator_toplevel|potential_decay_8:inst31"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "number_divided_by_4 potential_decay_8.v(110) " "Verilog HDL Always Construct warning at potential_decay_8.v(110): inferring latch(es) for variable \"number_divided_by_4\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_decay_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_8.v" 110 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498757248 "|accelerator_toplevel|potential_decay_8:inst31"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "model potential_decay_8.v(191) " "Verilog HDL Always Construct warning at potential_decay_8.v(191): variable \"model\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/potential_decay_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_8.v" 191 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1736498757248 "|accelerator_toplevel|potential_decay_8:inst31"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "output_potential_decay8_izhi 0 potential_decay_8.v(45) " "Net \"output_potential_decay8_izhi\" at potential_decay_8.v(45) has no driver or initial value, using a default initial value '0'" {  } { { "../rtl/potential_decay_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_8.v" 45 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1736498757251 "|accelerator_toplevel|potential_decay_8:inst31"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[0\] potential_decay_8.v(123) " "Inferred latch for \"number_divided_by_4\[0\]\" at potential_decay_8.v(123)" {  } { { "../rtl/potential_decay_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_8.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757253 "|accelerator_toplevel|potential_decay_8:inst31"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[1\] potential_decay_8.v(123) " "Inferred latch for \"number_divided_by_4\[1\]\" at potential_decay_8.v(123)" {  } { { "../rtl/potential_decay_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_8.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757253 "|accelerator_toplevel|potential_decay_8:inst31"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[2\] potential_decay_8.v(123) " "Inferred latch for \"number_divided_by_4\[2\]\" at potential_decay_8.v(123)" {  } { { "../rtl/potential_decay_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_8.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757253 "|accelerator_toplevel|potential_decay_8:inst31"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[3\] potential_decay_8.v(123) " "Inferred latch for \"number_divided_by_4\[3\]\" at potential_decay_8.v(123)" {  } { { "../rtl/potential_decay_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_8.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757253 "|accelerator_toplevel|potential_decay_8:inst31"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[4\] potential_decay_8.v(123) " "Inferred latch for \"number_divided_by_4\[4\]\" at potential_decay_8.v(123)" {  } { { "../rtl/potential_decay_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_8.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757253 "|accelerator_toplevel|potential_decay_8:inst31"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[5\] potential_decay_8.v(123) " "Inferred latch for \"number_divided_by_4\[5\]\" at potential_decay_8.v(123)" {  } { { "../rtl/potential_decay_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_8.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757253 "|accelerator_toplevel|potential_decay_8:inst31"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[6\] potential_decay_8.v(123) " "Inferred latch for \"number_divided_by_4\[6\]\" at potential_decay_8.v(123)" {  } { { "../rtl/potential_decay_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_8.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757253 "|accelerator_toplevel|potential_decay_8:inst31"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[7\] potential_decay_8.v(123) " "Inferred latch for \"number_divided_by_4\[7\]\" at potential_decay_8.v(123)" {  } { { "../rtl/potential_decay_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_8.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757253 "|accelerator_toplevel|potential_decay_8:inst31"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[8\] potential_decay_8.v(123) " "Inferred latch for \"number_divided_by_4\[8\]\" at potential_decay_8.v(123)" {  } { { "../rtl/potential_decay_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_8.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757254 "|accelerator_toplevel|potential_decay_8:inst31"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[9\] potential_decay_8.v(123) " "Inferred latch for \"number_divided_by_4\[9\]\" at potential_decay_8.v(123)" {  } { { "../rtl/potential_decay_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_8.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757254 "|accelerator_toplevel|potential_decay_8:inst31"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[10\] potential_decay_8.v(123) " "Inferred latch for \"number_divided_by_4\[10\]\" at potential_decay_8.v(123)" {  } { { "../rtl/potential_decay_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_8.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757254 "|accelerator_toplevel|potential_decay_8:inst31"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[11\] potential_decay_8.v(123) " "Inferred latch for \"number_divided_by_4\[11\]\" at potential_decay_8.v(123)" {  } { { "../rtl/potential_decay_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_8.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757254 "|accelerator_toplevel|potential_decay_8:inst31"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[12\] potential_decay_8.v(123) " "Inferred latch for \"number_divided_by_4\[12\]\" at potential_decay_8.v(123)" {  } { { "../rtl/potential_decay_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_8.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757254 "|accelerator_toplevel|potential_decay_8:inst31"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[13\] potential_decay_8.v(123) " "Inferred latch for \"number_divided_by_4\[13\]\" at potential_decay_8.v(123)" {  } { { "../rtl/potential_decay_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_8.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757254 "|accelerator_toplevel|potential_decay_8:inst31"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[14\] potential_decay_8.v(123) " "Inferred latch for \"number_divided_by_4\[14\]\" at potential_decay_8.v(123)" {  } { { "../rtl/potential_decay_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_8.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757254 "|accelerator_toplevel|potential_decay_8:inst31"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[15\] potential_decay_8.v(123) " "Inferred latch for \"number_divided_by_4\[15\]\" at potential_decay_8.v(123)" {  } { { "../rtl/potential_decay_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_8.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757254 "|accelerator_toplevel|potential_decay_8:inst31"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[16\] potential_decay_8.v(123) " "Inferred latch for \"number_divided_by_4\[16\]\" at potential_decay_8.v(123)" {  } { { "../rtl/potential_decay_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_8.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757254 "|accelerator_toplevel|potential_decay_8:inst31"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[17\] potential_decay_8.v(123) " "Inferred latch for \"number_divided_by_4\[17\]\" at potential_decay_8.v(123)" {  } { { "../rtl/potential_decay_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_8.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757254 "|accelerator_toplevel|potential_decay_8:inst31"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[18\] potential_decay_8.v(123) " "Inferred latch for \"number_divided_by_4\[18\]\" at potential_decay_8.v(123)" {  } { { "../rtl/potential_decay_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_8.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757255 "|accelerator_toplevel|potential_decay_8:inst31"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[19\] potential_decay_8.v(123) " "Inferred latch for \"number_divided_by_4\[19\]\" at potential_decay_8.v(123)" {  } { { "../rtl/potential_decay_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_8.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757255 "|accelerator_toplevel|potential_decay_8:inst31"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[20\] potential_decay_8.v(123) " "Inferred latch for \"number_divided_by_4\[20\]\" at potential_decay_8.v(123)" {  } { { "../rtl/potential_decay_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_8.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757255 "|accelerator_toplevel|potential_decay_8:inst31"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[21\] potential_decay_8.v(123) " "Inferred latch for \"number_divided_by_4\[21\]\" at potential_decay_8.v(123)" {  } { { "../rtl/potential_decay_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_8.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757255 "|accelerator_toplevel|potential_decay_8:inst31"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[22\] potential_decay_8.v(123) " "Inferred latch for \"number_divided_by_4\[22\]\" at potential_decay_8.v(123)" {  } { { "../rtl/potential_decay_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_8.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757255 "|accelerator_toplevel|potential_decay_8:inst31"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[23\] potential_decay_8.v(123) " "Inferred latch for \"number_divided_by_4\[23\]\" at potential_decay_8.v(123)" {  } { { "../rtl/potential_decay_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_8.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757255 "|accelerator_toplevel|potential_decay_8:inst31"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[24\] potential_decay_8.v(123) " "Inferred latch for \"number_divided_by_4\[24\]\" at potential_decay_8.v(123)" {  } { { "../rtl/potential_decay_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_8.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757255 "|accelerator_toplevel|potential_decay_8:inst31"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[25\] potential_decay_8.v(123) " "Inferred latch for \"number_divided_by_4\[25\]\" at potential_decay_8.v(123)" {  } { { "../rtl/potential_decay_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_8.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757255 "|accelerator_toplevel|potential_decay_8:inst31"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[26\] potential_decay_8.v(123) " "Inferred latch for \"number_divided_by_4\[26\]\" at potential_decay_8.v(123)" {  } { { "../rtl/potential_decay_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_8.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757255 "|accelerator_toplevel|potential_decay_8:inst31"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[27\] potential_decay_8.v(123) " "Inferred latch for \"number_divided_by_4\[27\]\" at potential_decay_8.v(123)" {  } { { "../rtl/potential_decay_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_8.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757255 "|accelerator_toplevel|potential_decay_8:inst31"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[28\] potential_decay_8.v(123) " "Inferred latch for \"number_divided_by_4\[28\]\" at potential_decay_8.v(123)" {  } { { "../rtl/potential_decay_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_8.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757256 "|accelerator_toplevel|potential_decay_8:inst31"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[29\] potential_decay_8.v(123) " "Inferred latch for \"number_divided_by_4\[29\]\" at potential_decay_8.v(123)" {  } { { "../rtl/potential_decay_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_8.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757256 "|accelerator_toplevel|potential_decay_8:inst31"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[30\] potential_decay_8.v(123) " "Inferred latch for \"number_divided_by_4\[30\]\" at potential_decay_8.v(123)" {  } { { "../rtl/potential_decay_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_8.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757256 "|accelerator_toplevel|potential_decay_8:inst31"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[31\] potential_decay_8.v(123) " "Inferred latch for \"number_divided_by_4\[31\]\" at potential_decay_8.v(123)" {  } { { "../rtl/potential_decay_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_8.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757256 "|accelerator_toplevel|potential_decay_8:inst31"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[0\] potential_decay_8.v(123) " "Inferred latch for \"number_divided_by_2\[0\]\" at potential_decay_8.v(123)" {  } { { "../rtl/potential_decay_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_8.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757256 "|accelerator_toplevel|potential_decay_8:inst31"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[1\] potential_decay_8.v(123) " "Inferred latch for \"number_divided_by_2\[1\]\" at potential_decay_8.v(123)" {  } { { "../rtl/potential_decay_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_8.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757256 "|accelerator_toplevel|potential_decay_8:inst31"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[2\] potential_decay_8.v(123) " "Inferred latch for \"number_divided_by_2\[2\]\" at potential_decay_8.v(123)" {  } { { "../rtl/potential_decay_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_8.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757256 "|accelerator_toplevel|potential_decay_8:inst31"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[3\] potential_decay_8.v(123) " "Inferred latch for \"number_divided_by_2\[3\]\" at potential_decay_8.v(123)" {  } { { "../rtl/potential_decay_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_8.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757256 "|accelerator_toplevel|potential_decay_8:inst31"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[4\] potential_decay_8.v(123) " "Inferred latch for \"number_divided_by_2\[4\]\" at potential_decay_8.v(123)" {  } { { "../rtl/potential_decay_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_8.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757256 "|accelerator_toplevel|potential_decay_8:inst31"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[5\] potential_decay_8.v(123) " "Inferred latch for \"number_divided_by_2\[5\]\" at potential_decay_8.v(123)" {  } { { "../rtl/potential_decay_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_8.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757256 "|accelerator_toplevel|potential_decay_8:inst31"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[6\] potential_decay_8.v(123) " "Inferred latch for \"number_divided_by_2\[6\]\" at potential_decay_8.v(123)" {  } { { "../rtl/potential_decay_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_8.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757256 "|accelerator_toplevel|potential_decay_8:inst31"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[7\] potential_decay_8.v(123) " "Inferred latch for \"number_divided_by_2\[7\]\" at potential_decay_8.v(123)" {  } { { "../rtl/potential_decay_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_8.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757257 "|accelerator_toplevel|potential_decay_8:inst31"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[8\] potential_decay_8.v(123) " "Inferred latch for \"number_divided_by_2\[8\]\" at potential_decay_8.v(123)" {  } { { "../rtl/potential_decay_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_8.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757257 "|accelerator_toplevel|potential_decay_8:inst31"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[9\] potential_decay_8.v(123) " "Inferred latch for \"number_divided_by_2\[9\]\" at potential_decay_8.v(123)" {  } { { "../rtl/potential_decay_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_8.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757257 "|accelerator_toplevel|potential_decay_8:inst31"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[10\] potential_decay_8.v(123) " "Inferred latch for \"number_divided_by_2\[10\]\" at potential_decay_8.v(123)" {  } { { "../rtl/potential_decay_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_8.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757257 "|accelerator_toplevel|potential_decay_8:inst31"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[11\] potential_decay_8.v(123) " "Inferred latch for \"number_divided_by_2\[11\]\" at potential_decay_8.v(123)" {  } { { "../rtl/potential_decay_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_8.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757257 "|accelerator_toplevel|potential_decay_8:inst31"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[12\] potential_decay_8.v(123) " "Inferred latch for \"number_divided_by_2\[12\]\" at potential_decay_8.v(123)" {  } { { "../rtl/potential_decay_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_8.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757257 "|accelerator_toplevel|potential_decay_8:inst31"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[13\] potential_decay_8.v(123) " "Inferred latch for \"number_divided_by_2\[13\]\" at potential_decay_8.v(123)" {  } { { "../rtl/potential_decay_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_8.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757257 "|accelerator_toplevel|potential_decay_8:inst31"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[14\] potential_decay_8.v(123) " "Inferred latch for \"number_divided_by_2\[14\]\" at potential_decay_8.v(123)" {  } { { "../rtl/potential_decay_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_8.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757257 "|accelerator_toplevel|potential_decay_8:inst31"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[15\] potential_decay_8.v(123) " "Inferred latch for \"number_divided_by_2\[15\]\" at potential_decay_8.v(123)" {  } { { "../rtl/potential_decay_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_8.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757257 "|accelerator_toplevel|potential_decay_8:inst31"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[16\] potential_decay_8.v(123) " "Inferred latch for \"number_divided_by_2\[16\]\" at potential_decay_8.v(123)" {  } { { "../rtl/potential_decay_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_8.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757257 "|accelerator_toplevel|potential_decay_8:inst31"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[17\] potential_decay_8.v(123) " "Inferred latch for \"number_divided_by_2\[17\]\" at potential_decay_8.v(123)" {  } { { "../rtl/potential_decay_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_8.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757258 "|accelerator_toplevel|potential_decay_8:inst31"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[18\] potential_decay_8.v(123) " "Inferred latch for \"number_divided_by_2\[18\]\" at potential_decay_8.v(123)" {  } { { "../rtl/potential_decay_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_8.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757258 "|accelerator_toplevel|potential_decay_8:inst31"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[19\] potential_decay_8.v(123) " "Inferred latch for \"number_divided_by_2\[19\]\" at potential_decay_8.v(123)" {  } { { "../rtl/potential_decay_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_8.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757258 "|accelerator_toplevel|potential_decay_8:inst31"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[20\] potential_decay_8.v(123) " "Inferred latch for \"number_divided_by_2\[20\]\" at potential_decay_8.v(123)" {  } { { "../rtl/potential_decay_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_8.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757258 "|accelerator_toplevel|potential_decay_8:inst31"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[21\] potential_decay_8.v(123) " "Inferred latch for \"number_divided_by_2\[21\]\" at potential_decay_8.v(123)" {  } { { "../rtl/potential_decay_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_8.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757258 "|accelerator_toplevel|potential_decay_8:inst31"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[22\] potential_decay_8.v(123) " "Inferred latch for \"number_divided_by_2\[22\]\" at potential_decay_8.v(123)" {  } { { "../rtl/potential_decay_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_8.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757258 "|accelerator_toplevel|potential_decay_8:inst31"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[23\] potential_decay_8.v(123) " "Inferred latch for \"number_divided_by_2\[23\]\" at potential_decay_8.v(123)" {  } { { "../rtl/potential_decay_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_8.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757258 "|accelerator_toplevel|potential_decay_8:inst31"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[24\] potential_decay_8.v(123) " "Inferred latch for \"number_divided_by_2\[24\]\" at potential_decay_8.v(123)" {  } { { "../rtl/potential_decay_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_8.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757258 "|accelerator_toplevel|potential_decay_8:inst31"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[25\] potential_decay_8.v(123) " "Inferred latch for \"number_divided_by_2\[25\]\" at potential_decay_8.v(123)" {  } { { "../rtl/potential_decay_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_8.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757258 "|accelerator_toplevel|potential_decay_8:inst31"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[26\] potential_decay_8.v(123) " "Inferred latch for \"number_divided_by_2\[26\]\" at potential_decay_8.v(123)" {  } { { "../rtl/potential_decay_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_8.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757258 "|accelerator_toplevel|potential_decay_8:inst31"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[27\] potential_decay_8.v(123) " "Inferred latch for \"number_divided_by_2\[27\]\" at potential_decay_8.v(123)" {  } { { "../rtl/potential_decay_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_8.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757259 "|accelerator_toplevel|potential_decay_8:inst31"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[28\] potential_decay_8.v(123) " "Inferred latch for \"number_divided_by_2\[28\]\" at potential_decay_8.v(123)" {  } { { "../rtl/potential_decay_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_8.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757259 "|accelerator_toplevel|potential_decay_8:inst31"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[29\] potential_decay_8.v(123) " "Inferred latch for \"number_divided_by_2\[29\]\" at potential_decay_8.v(123)" {  } { { "../rtl/potential_decay_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_8.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757259 "|accelerator_toplevel|potential_decay_8:inst31"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[30\] potential_decay_8.v(123) " "Inferred latch for \"number_divided_by_2\[30\]\" at potential_decay_8.v(123)" {  } { { "../rtl/potential_decay_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_8.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757259 "|accelerator_toplevel|potential_decay_8:inst31"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[31\] potential_decay_8.v(123) " "Inferred latch for \"number_divided_by_2\[31\]\" at potential_decay_8.v(123)" {  } { { "../rtl/potential_decay_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_8.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757259 "|accelerator_toplevel|potential_decay_8:inst31"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay8_LIF\[0\] potential_decay_8.v(123) " "Inferred latch for \"output_potential_decay8_LIF\[0\]\" at potential_decay_8.v(123)" {  } { { "../rtl/potential_decay_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_8.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757259 "|accelerator_toplevel|potential_decay_8:inst31"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay8_LIF\[1\] potential_decay_8.v(123) " "Inferred latch for \"output_potential_decay8_LIF\[1\]\" at potential_decay_8.v(123)" {  } { { "../rtl/potential_decay_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_8.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757259 "|accelerator_toplevel|potential_decay_8:inst31"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay8_LIF\[2\] potential_decay_8.v(123) " "Inferred latch for \"output_potential_decay8_LIF\[2\]\" at potential_decay_8.v(123)" {  } { { "../rtl/potential_decay_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_8.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757259 "|accelerator_toplevel|potential_decay_8:inst31"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay8_LIF\[3\] potential_decay_8.v(123) " "Inferred latch for \"output_potential_decay8_LIF\[3\]\" at potential_decay_8.v(123)" {  } { { "../rtl/potential_decay_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_8.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757259 "|accelerator_toplevel|potential_decay_8:inst31"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay8_LIF\[4\] potential_decay_8.v(123) " "Inferred latch for \"output_potential_decay8_LIF\[4\]\" at potential_decay_8.v(123)" {  } { { "../rtl/potential_decay_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_8.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757259 "|accelerator_toplevel|potential_decay_8:inst31"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay8_LIF\[5\] potential_decay_8.v(123) " "Inferred latch for \"output_potential_decay8_LIF\[5\]\" at potential_decay_8.v(123)" {  } { { "../rtl/potential_decay_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_8.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757259 "|accelerator_toplevel|potential_decay_8:inst31"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay8_LIF\[6\] potential_decay_8.v(123) " "Inferred latch for \"output_potential_decay8_LIF\[6\]\" at potential_decay_8.v(123)" {  } { { "../rtl/potential_decay_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_8.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757260 "|accelerator_toplevel|potential_decay_8:inst31"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay8_LIF\[7\] potential_decay_8.v(123) " "Inferred latch for \"output_potential_decay8_LIF\[7\]\" at potential_decay_8.v(123)" {  } { { "../rtl/potential_decay_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_8.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757260 "|accelerator_toplevel|potential_decay_8:inst31"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay8_LIF\[8\] potential_decay_8.v(123) " "Inferred latch for \"output_potential_decay8_LIF\[8\]\" at potential_decay_8.v(123)" {  } { { "../rtl/potential_decay_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_8.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757260 "|accelerator_toplevel|potential_decay_8:inst31"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay8_LIF\[9\] potential_decay_8.v(123) " "Inferred latch for \"output_potential_decay8_LIF\[9\]\" at potential_decay_8.v(123)" {  } { { "../rtl/potential_decay_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_8.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757260 "|accelerator_toplevel|potential_decay_8:inst31"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay8_LIF\[10\] potential_decay_8.v(123) " "Inferred latch for \"output_potential_decay8_LIF\[10\]\" at potential_decay_8.v(123)" {  } { { "../rtl/potential_decay_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_8.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757260 "|accelerator_toplevel|potential_decay_8:inst31"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay8_LIF\[11\] potential_decay_8.v(123) " "Inferred latch for \"output_potential_decay8_LIF\[11\]\" at potential_decay_8.v(123)" {  } { { "../rtl/potential_decay_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_8.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757260 "|accelerator_toplevel|potential_decay_8:inst31"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay8_LIF\[12\] potential_decay_8.v(123) " "Inferred latch for \"output_potential_decay8_LIF\[12\]\" at potential_decay_8.v(123)" {  } { { "../rtl/potential_decay_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_8.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757260 "|accelerator_toplevel|potential_decay_8:inst31"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay8_LIF\[13\] potential_decay_8.v(123) " "Inferred latch for \"output_potential_decay8_LIF\[13\]\" at potential_decay_8.v(123)" {  } { { "../rtl/potential_decay_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_8.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757260 "|accelerator_toplevel|potential_decay_8:inst31"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay8_LIF\[14\] potential_decay_8.v(123) " "Inferred latch for \"output_potential_decay8_LIF\[14\]\" at potential_decay_8.v(123)" {  } { { "../rtl/potential_decay_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_8.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757260 "|accelerator_toplevel|potential_decay_8:inst31"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay8_LIF\[15\] potential_decay_8.v(123) " "Inferred latch for \"output_potential_decay8_LIF\[15\]\" at potential_decay_8.v(123)" {  } { { "../rtl/potential_decay_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_8.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757260 "|accelerator_toplevel|potential_decay_8:inst31"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay8_LIF\[16\] potential_decay_8.v(123) " "Inferred latch for \"output_potential_decay8_LIF\[16\]\" at potential_decay_8.v(123)" {  } { { "../rtl/potential_decay_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_8.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757260 "|accelerator_toplevel|potential_decay_8:inst31"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay8_LIF\[17\] potential_decay_8.v(123) " "Inferred latch for \"output_potential_decay8_LIF\[17\]\" at potential_decay_8.v(123)" {  } { { "../rtl/potential_decay_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_8.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757261 "|accelerator_toplevel|potential_decay_8:inst31"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay8_LIF\[18\] potential_decay_8.v(123) " "Inferred latch for \"output_potential_decay8_LIF\[18\]\" at potential_decay_8.v(123)" {  } { { "../rtl/potential_decay_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_8.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757261 "|accelerator_toplevel|potential_decay_8:inst31"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay8_LIF\[19\] potential_decay_8.v(123) " "Inferred latch for \"output_potential_decay8_LIF\[19\]\" at potential_decay_8.v(123)" {  } { { "../rtl/potential_decay_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_8.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757261 "|accelerator_toplevel|potential_decay_8:inst31"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay8_LIF\[20\] potential_decay_8.v(123) " "Inferred latch for \"output_potential_decay8_LIF\[20\]\" at potential_decay_8.v(123)" {  } { { "../rtl/potential_decay_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_8.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757261 "|accelerator_toplevel|potential_decay_8:inst31"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay8_LIF\[21\] potential_decay_8.v(123) " "Inferred latch for \"output_potential_decay8_LIF\[21\]\" at potential_decay_8.v(123)" {  } { { "../rtl/potential_decay_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_8.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757261 "|accelerator_toplevel|potential_decay_8:inst31"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay8_LIF\[22\] potential_decay_8.v(123) " "Inferred latch for \"output_potential_decay8_LIF\[22\]\" at potential_decay_8.v(123)" {  } { { "../rtl/potential_decay_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_8.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757261 "|accelerator_toplevel|potential_decay_8:inst31"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay8_LIF\[23\] potential_decay_8.v(123) " "Inferred latch for \"output_potential_decay8_LIF\[23\]\" at potential_decay_8.v(123)" {  } { { "../rtl/potential_decay_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_8.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757261 "|accelerator_toplevel|potential_decay_8:inst31"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay8_LIF\[24\] potential_decay_8.v(123) " "Inferred latch for \"output_potential_decay8_LIF\[24\]\" at potential_decay_8.v(123)" {  } { { "../rtl/potential_decay_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_8.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757261 "|accelerator_toplevel|potential_decay_8:inst31"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay8_LIF\[25\] potential_decay_8.v(123) " "Inferred latch for \"output_potential_decay8_LIF\[25\]\" at potential_decay_8.v(123)" {  } { { "../rtl/potential_decay_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_8.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757261 "|accelerator_toplevel|potential_decay_8:inst31"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay8_LIF\[26\] potential_decay_8.v(123) " "Inferred latch for \"output_potential_decay8_LIF\[26\]\" at potential_decay_8.v(123)" {  } { { "../rtl/potential_decay_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_8.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757261 "|accelerator_toplevel|potential_decay_8:inst31"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay8_LIF\[27\] potential_decay_8.v(123) " "Inferred latch for \"output_potential_decay8_LIF\[27\]\" at potential_decay_8.v(123)" {  } { { "../rtl/potential_decay_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_8.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757262 "|accelerator_toplevel|potential_decay_8:inst31"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay8_LIF\[28\] potential_decay_8.v(123) " "Inferred latch for \"output_potential_decay8_LIF\[28\]\" at potential_decay_8.v(123)" {  } { { "../rtl/potential_decay_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_8.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757262 "|accelerator_toplevel|potential_decay_8:inst31"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay8_LIF\[29\] potential_decay_8.v(123) " "Inferred latch for \"output_potential_decay8_LIF\[29\]\" at potential_decay_8.v(123)" {  } { { "../rtl/potential_decay_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_8.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757262 "|accelerator_toplevel|potential_decay_8:inst31"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay8_LIF\[30\] potential_decay_8.v(123) " "Inferred latch for \"output_potential_decay8_LIF\[30\]\" at potential_decay_8.v(123)" {  } { { "../rtl/potential_decay_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_8.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757262 "|accelerator_toplevel|potential_decay_8:inst31"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay8_LIF\[31\] potential_decay_8.v(123) " "Inferred latch for \"output_potential_decay8_LIF\[31\]\" at potential_decay_8.v(123)" {  } { { "../rtl/potential_decay_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_8.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757262 "|accelerator_toplevel|potential_decay_8:inst31"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "model.10 potential_decay_8.v(82) " "Inferred latch for \"model.10\" at potential_decay_8.v(82)" {  } { { "../rtl/potential_decay_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_8.v" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757262 "|accelerator_toplevel|potential_decay_8:inst31"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "model.01 potential_decay_8.v(82) " "Inferred latch for \"model.01\" at potential_decay_8.v(82)" {  } { { "../rtl/potential_decay_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_8.v" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757263 "|accelerator_toplevel|potential_decay_8:inst31"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "model.00 potential_decay_8.v(82) " "Inferred latch for \"model.00\" at potential_decay_8.v(82)" {  } { { "../rtl/potential_decay_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_8.v" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757263 "|accelerator_toplevel|potential_decay_8:inst31"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decay_rate.1000 potential_decay_8.v(82) " "Inferred latch for \"decay_rate.1000\" at potential_decay_8.v(82)" {  } { { "../rtl/potential_decay_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_8.v" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757263 "|accelerator_toplevel|potential_decay_8:inst31"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decay_rate.0100 potential_decay_8.v(82) " "Inferred latch for \"decay_rate.0100\" at potential_decay_8.v(82)" {  } { { "../rtl/potential_decay_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_8.v" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757263 "|accelerator_toplevel|potential_decay_8:inst31"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decay_rate.0011 potential_decay_8.v(82) " "Inferred latch for \"decay_rate.0011\" at potential_decay_8.v(82)" {  } { { "../rtl/potential_decay_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_8.v" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757263 "|accelerator_toplevel|potential_decay_8:inst31"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decay_rate.0010 potential_decay_8.v(82) " "Inferred latch for \"decay_rate.0010\" at potential_decay_8.v(82)" {  } { { "../rtl/potential_decay_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_8.v" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757264 "|accelerator_toplevel|potential_decay_8:inst31"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decay_rate.0001 potential_decay_8.v(82) " "Inferred latch for \"decay_rate.0001\" at potential_decay_8.v(82)" {  } { { "../rtl/potential_decay_8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_8.v" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757264 "|accelerator_toplevel|potential_decay_8:inst31"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mac8 mac8:inst30 " "Elaborating entity \"mac8\" for hierarchy \"mac8:inst30\"" {  } { { "accelerator_toplevel.bdf" "inst30" { Schematic "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/synth/accelerator_toplevel.bdf" { { 4248 -160 120 4488 "inst30" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1736498757289 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "weights mac8.v(36) " "Verilog HDL or VHDL warning at mac8.v(36): object \"weights\" assigned a value but never read" {  } { { "../rtl/mac8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac8.v" 36 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1736498757290 "|accelerator_toplevel|mac8:inst30"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "break mac8.v(38) " "Verilog HDL or VHDL warning at mac8.v(38): object \"break\" assigned a value but never read" {  } { { "../rtl/mac8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac8.v" 38 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1736498757290 "|accelerator_toplevel|mac8:inst30"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "accumulated_weight mac8.v(39) " "Verilog HDL or VHDL warning at mac8.v(39): object \"accumulated_weight\" assigned a value but never read" {  } { { "../rtl/mac8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac8.v" 39 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1736498757290 "|accelerator_toplevel|mac8:inst30"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "considered_weight mac8.v(40) " "Verilog HDL or VHDL warning at mac8.v(40): object \"considered_weight\" assigned a value but never read" {  } { { "../rtl/mac8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac8.v" 40 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1736498757290 "|accelerator_toplevel|mac8:inst30"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "clear mac8.v(102) " "Verilog HDL Always Construct warning at mac8.v(102): variable \"clear\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/mac8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac8.v" 102 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1736498757291 "|accelerator_toplevel|mac8:inst30"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "incomingspikes mac8.v(104) " "Verilog HDL Always Construct warning at mac8.v(104): variable \"incomingspikes\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/mac8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac8.v" 104 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1736498757291 "|accelerator_toplevel|mac8:inst30"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "incomingspikes mac8.v(105) " "Verilog HDL Always Construct warning at mac8.v(105): variable \"incomingspikes\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/mac8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac8.v" 105 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1736498757291 "|accelerator_toplevel|mac8:inst30"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "incomingspikes mac8.v(106) " "Verilog HDL Always Construct warning at mac8.v(106): variable \"incomingspikes\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/mac8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac8.v" 106 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1736498757291 "|accelerator_toplevel|mac8:inst30"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "incomingspikes mac8.v(107) " "Verilog HDL Always Construct warning at mac8.v(107): variable \"incomingspikes\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/mac8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac8.v" 107 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1736498757291 "|accelerator_toplevel|mac8:inst30"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "incomingspikes mac8.v(108) " "Verilog HDL Always Construct warning at mac8.v(108): variable \"incomingspikes\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/mac8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac8.v" 108 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1736498757291 "|accelerator_toplevel|mac8:inst30"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "clear mac8.v(168) " "Verilog HDL Always Construct warning at mac8.v(168): variable \"clear\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/mac8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac8.v" 168 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1736498757303 "|accelerator_toplevel|mac8:inst30"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "flip_clear mac8.v(67) " "Verilog HDL Always Construct warning at mac8.v(67): inferring latch(es) for variable \"flip_clear\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/mac8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac8.v" 67 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498757305 "|accelerator_toplevel|mac8:inst30"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "incomingspikes mac8.v(67) " "Verilog HDL Always Construct warning at mac8.v(67): inferring latch(es) for variable \"incomingspikes\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/mac8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac8.v" 67 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498757305 "|accelerator_toplevel|mac8:inst30"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "spikes mac8.v(67) " "Verilog HDL Always Construct warning at mac8.v(67): inferring latch(es) for variable \"spikes\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/mac8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac8.v" 67 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498757305 "|accelerator_toplevel|mac8:inst30"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mac8mult_output mac8.v(67) " "Verilog HDL Always Construct warning at mac8.v(67): inferring latch(es) for variable \"mac8mult_output\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/mac8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac8.v" 67 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498757306 "|accelerator_toplevel|mac8:inst30"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mac8output0 mac8.v(67) " "Verilog HDL Always Construct warning at mac8.v(67): inferring latch(es) for variable \"mac8output0\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/mac8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac8.v" 67 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498757306 "|accelerator_toplevel|mac8:inst30"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mac8output1 mac8.v(67) " "Verilog HDL Always Construct warning at mac8.v(67): inferring latch(es) for variable \"mac8output1\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/mac8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac8.v" 67 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498757306 "|accelerator_toplevel|mac8:inst30"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mac8output2 mac8.v(67) " "Verilog HDL Always Construct warning at mac8.v(67): inferring latch(es) for variable \"mac8output2\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/mac8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac8.v" 67 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498757306 "|accelerator_toplevel|mac8:inst30"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mac8output3 mac8.v(67) " "Verilog HDL Always Construct warning at mac8.v(67): inferring latch(es) for variable \"mac8output3\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/mac8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac8.v" 67 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498757306 "|accelerator_toplevel|mac8:inst30"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mac8output4 mac8.v(67) " "Verilog HDL Always Construct warning at mac8.v(67): inferring latch(es) for variable \"mac8output4\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/mac8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac8.v" 67 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498757306 "|accelerator_toplevel|mac8:inst30"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mac8output5 mac8.v(67) " "Verilog HDL Always Construct warning at mac8.v(67): inferring latch(es) for variable \"mac8output5\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/mac8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac8.v" 67 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498757306 "|accelerator_toplevel|mac8:inst30"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mac8output6 mac8.v(67) " "Verilog HDL Always Construct warning at mac8.v(67): inferring latch(es) for variable \"mac8output6\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/mac8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac8.v" 67 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498757306 "|accelerator_toplevel|mac8:inst30"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mac8output7 mac8.v(67) " "Verilog HDL Always Construct warning at mac8.v(67): inferring latch(es) for variable \"mac8output7\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/mac8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac8.v" 67 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498757306 "|accelerator_toplevel|mac8:inst30"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mac8output8 mac8.v(67) " "Verilog HDL Always Construct warning at mac8.v(67): inferring latch(es) for variable \"mac8output8\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/mac8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac8.v" 67 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498757306 "|accelerator_toplevel|mac8:inst30"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mac8output9 mac8.v(67) " "Verilog HDL Always Construct warning at mac8.v(67): inferring latch(es) for variable \"mac8output9\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/mac8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac8.v" 67 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498757307 "|accelerator_toplevel|mac8:inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac8output9 mac8.v(102) " "Inferred latch for \"mac8output9\" at mac8.v(102)" {  } { { "../rtl/mac8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac8.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757312 "|accelerator_toplevel|mac8:inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac8output8 mac8.v(102) " "Inferred latch for \"mac8output8\" at mac8.v(102)" {  } { { "../rtl/mac8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac8.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757312 "|accelerator_toplevel|mac8:inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac8output7 mac8.v(102) " "Inferred latch for \"mac8output7\" at mac8.v(102)" {  } { { "../rtl/mac8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac8.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757312 "|accelerator_toplevel|mac8:inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac8output6 mac8.v(102) " "Inferred latch for \"mac8output6\" at mac8.v(102)" {  } { { "../rtl/mac8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac8.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757312 "|accelerator_toplevel|mac8:inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac8output5 mac8.v(102) " "Inferred latch for \"mac8output5\" at mac8.v(102)" {  } { { "../rtl/mac8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac8.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757312 "|accelerator_toplevel|mac8:inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac8output4 mac8.v(102) " "Inferred latch for \"mac8output4\" at mac8.v(102)" {  } { { "../rtl/mac8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac8.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757312 "|accelerator_toplevel|mac8:inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac8output3 mac8.v(102) " "Inferred latch for \"mac8output3\" at mac8.v(102)" {  } { { "../rtl/mac8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac8.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757312 "|accelerator_toplevel|mac8:inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac8output2 mac8.v(102) " "Inferred latch for \"mac8output2\" at mac8.v(102)" {  } { { "../rtl/mac8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac8.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757312 "|accelerator_toplevel|mac8:inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac8output1 mac8.v(102) " "Inferred latch for \"mac8output1\" at mac8.v(102)" {  } { { "../rtl/mac8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac8.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757312 "|accelerator_toplevel|mac8:inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac8output0 mac8.v(102) " "Inferred latch for \"mac8output0\" at mac8.v(102)" {  } { { "../rtl/mac8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac8.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757313 "|accelerator_toplevel|mac8:inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac8mult_output\[0\] mac8.v(102) " "Inferred latch for \"mac8mult_output\[0\]\" at mac8.v(102)" {  } { { "../rtl/mac8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac8.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757313 "|accelerator_toplevel|mac8:inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac8mult_output\[1\] mac8.v(102) " "Inferred latch for \"mac8mult_output\[1\]\" at mac8.v(102)" {  } { { "../rtl/mac8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac8.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757313 "|accelerator_toplevel|mac8:inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac8mult_output\[2\] mac8.v(102) " "Inferred latch for \"mac8mult_output\[2\]\" at mac8.v(102)" {  } { { "../rtl/mac8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac8.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757313 "|accelerator_toplevel|mac8:inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac8mult_output\[3\] mac8.v(102) " "Inferred latch for \"mac8mult_output\[3\]\" at mac8.v(102)" {  } { { "../rtl/mac8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac8.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757313 "|accelerator_toplevel|mac8:inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac8mult_output\[4\] mac8.v(102) " "Inferred latch for \"mac8mult_output\[4\]\" at mac8.v(102)" {  } { { "../rtl/mac8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac8.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757313 "|accelerator_toplevel|mac8:inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac8mult_output\[5\] mac8.v(102) " "Inferred latch for \"mac8mult_output\[5\]\" at mac8.v(102)" {  } { { "../rtl/mac8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac8.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757313 "|accelerator_toplevel|mac8:inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac8mult_output\[6\] mac8.v(102) " "Inferred latch for \"mac8mult_output\[6\]\" at mac8.v(102)" {  } { { "../rtl/mac8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac8.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757313 "|accelerator_toplevel|mac8:inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac8mult_output\[7\] mac8.v(102) " "Inferred latch for \"mac8mult_output\[7\]\" at mac8.v(102)" {  } { { "../rtl/mac8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac8.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757313 "|accelerator_toplevel|mac8:inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac8mult_output\[8\] mac8.v(102) " "Inferred latch for \"mac8mult_output\[8\]\" at mac8.v(102)" {  } { { "../rtl/mac8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac8.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757313 "|accelerator_toplevel|mac8:inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac8mult_output\[9\] mac8.v(102) " "Inferred latch for \"mac8mult_output\[9\]\" at mac8.v(102)" {  } { { "../rtl/mac8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac8.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757314 "|accelerator_toplevel|mac8:inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac8mult_output\[10\] mac8.v(102) " "Inferred latch for \"mac8mult_output\[10\]\" at mac8.v(102)" {  } { { "../rtl/mac8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac8.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757314 "|accelerator_toplevel|mac8:inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac8mult_output\[11\] mac8.v(102) " "Inferred latch for \"mac8mult_output\[11\]\" at mac8.v(102)" {  } { { "../rtl/mac8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac8.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757314 "|accelerator_toplevel|mac8:inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac8mult_output\[12\] mac8.v(102) " "Inferred latch for \"mac8mult_output\[12\]\" at mac8.v(102)" {  } { { "../rtl/mac8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac8.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757314 "|accelerator_toplevel|mac8:inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac8mult_output\[13\] mac8.v(102) " "Inferred latch for \"mac8mult_output\[13\]\" at mac8.v(102)" {  } { { "../rtl/mac8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac8.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757314 "|accelerator_toplevel|mac8:inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac8mult_output\[14\] mac8.v(102) " "Inferred latch for \"mac8mult_output\[14\]\" at mac8.v(102)" {  } { { "../rtl/mac8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac8.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757314 "|accelerator_toplevel|mac8:inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac8mult_output\[15\] mac8.v(102) " "Inferred latch for \"mac8mult_output\[15\]\" at mac8.v(102)" {  } { { "../rtl/mac8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac8.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757314 "|accelerator_toplevel|mac8:inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac8mult_output\[16\] mac8.v(102) " "Inferred latch for \"mac8mult_output\[16\]\" at mac8.v(102)" {  } { { "../rtl/mac8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac8.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757314 "|accelerator_toplevel|mac8:inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac8mult_output\[17\] mac8.v(102) " "Inferred latch for \"mac8mult_output\[17\]\" at mac8.v(102)" {  } { { "../rtl/mac8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac8.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757314 "|accelerator_toplevel|mac8:inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac8mult_output\[18\] mac8.v(102) " "Inferred latch for \"mac8mult_output\[18\]\" at mac8.v(102)" {  } { { "../rtl/mac8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac8.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757315 "|accelerator_toplevel|mac8:inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac8mult_output\[19\] mac8.v(102) " "Inferred latch for \"mac8mult_output\[19\]\" at mac8.v(102)" {  } { { "../rtl/mac8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac8.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757315 "|accelerator_toplevel|mac8:inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac8mult_output\[20\] mac8.v(102) " "Inferred latch for \"mac8mult_output\[20\]\" at mac8.v(102)" {  } { { "../rtl/mac8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac8.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757315 "|accelerator_toplevel|mac8:inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac8mult_output\[21\] mac8.v(102) " "Inferred latch for \"mac8mult_output\[21\]\" at mac8.v(102)" {  } { { "../rtl/mac8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac8.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757315 "|accelerator_toplevel|mac8:inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac8mult_output\[22\] mac8.v(102) " "Inferred latch for \"mac8mult_output\[22\]\" at mac8.v(102)" {  } { { "../rtl/mac8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac8.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757315 "|accelerator_toplevel|mac8:inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac8mult_output\[23\] mac8.v(102) " "Inferred latch for \"mac8mult_output\[23\]\" at mac8.v(102)" {  } { { "../rtl/mac8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac8.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757315 "|accelerator_toplevel|mac8:inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac8mult_output\[24\] mac8.v(102) " "Inferred latch for \"mac8mult_output\[24\]\" at mac8.v(102)" {  } { { "../rtl/mac8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac8.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757315 "|accelerator_toplevel|mac8:inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac8mult_output\[25\] mac8.v(102) " "Inferred latch for \"mac8mult_output\[25\]\" at mac8.v(102)" {  } { { "../rtl/mac8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac8.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757315 "|accelerator_toplevel|mac8:inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac8mult_output\[26\] mac8.v(102) " "Inferred latch for \"mac8mult_output\[26\]\" at mac8.v(102)" {  } { { "../rtl/mac8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac8.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757315 "|accelerator_toplevel|mac8:inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac8mult_output\[27\] mac8.v(102) " "Inferred latch for \"mac8mult_output\[27\]\" at mac8.v(102)" {  } { { "../rtl/mac8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac8.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757315 "|accelerator_toplevel|mac8:inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac8mult_output\[28\] mac8.v(102) " "Inferred latch for \"mac8mult_output\[28\]\" at mac8.v(102)" {  } { { "../rtl/mac8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac8.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757316 "|accelerator_toplevel|mac8:inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac8mult_output\[29\] mac8.v(102) " "Inferred latch for \"mac8mult_output\[29\]\" at mac8.v(102)" {  } { { "../rtl/mac8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac8.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757316 "|accelerator_toplevel|mac8:inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac8mult_output\[30\] mac8.v(102) " "Inferred latch for \"mac8mult_output\[30\]\" at mac8.v(102)" {  } { { "../rtl/mac8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac8.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757316 "|accelerator_toplevel|mac8:inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac8mult_output\[31\] mac8.v(102) " "Inferred latch for \"mac8mult_output\[31\]\" at mac8.v(102)" {  } { { "../rtl/mac8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac8.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757316 "|accelerator_toplevel|mac8:inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[4\]\[0\] mac8.v(102) " "Inferred latch for \"source_addresses\[4\]\[0\]\" at mac8.v(102)" {  } { { "../rtl/mac8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac8.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757316 "|accelerator_toplevel|mac8:inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[4\]\[1\] mac8.v(102) " "Inferred latch for \"source_addresses\[4\]\[1\]\" at mac8.v(102)" {  } { { "../rtl/mac8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac8.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757316 "|accelerator_toplevel|mac8:inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[4\]\[2\] mac8.v(102) " "Inferred latch for \"source_addresses\[4\]\[2\]\" at mac8.v(102)" {  } { { "../rtl/mac8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac8.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757316 "|accelerator_toplevel|mac8:inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[4\]\[3\] mac8.v(102) " "Inferred latch for \"source_addresses\[4\]\[3\]\" at mac8.v(102)" {  } { { "../rtl/mac8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac8.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757316 "|accelerator_toplevel|mac8:inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[4\]\[4\] mac8.v(102) " "Inferred latch for \"source_addresses\[4\]\[4\]\" at mac8.v(102)" {  } { { "../rtl/mac8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac8.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757316 "|accelerator_toplevel|mac8:inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[4\]\[5\] mac8.v(102) " "Inferred latch for \"source_addresses\[4\]\[5\]\" at mac8.v(102)" {  } { { "../rtl/mac8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac8.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757316 "|accelerator_toplevel|mac8:inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[4\]\[6\] mac8.v(102) " "Inferred latch for \"source_addresses\[4\]\[6\]\" at mac8.v(102)" {  } { { "../rtl/mac8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac8.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757317 "|accelerator_toplevel|mac8:inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[4\]\[7\] mac8.v(102) " "Inferred latch for \"source_addresses\[4\]\[7\]\" at mac8.v(102)" {  } { { "../rtl/mac8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac8.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757317 "|accelerator_toplevel|mac8:inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[4\]\[8\] mac8.v(102) " "Inferred latch for \"source_addresses\[4\]\[8\]\" at mac8.v(102)" {  } { { "../rtl/mac8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac8.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757317 "|accelerator_toplevel|mac8:inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[4\]\[9\] mac8.v(102) " "Inferred latch for \"source_addresses\[4\]\[9\]\" at mac8.v(102)" {  } { { "../rtl/mac8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac8.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757317 "|accelerator_toplevel|mac8:inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[4\]\[10\] mac8.v(102) " "Inferred latch for \"source_addresses\[4\]\[10\]\" at mac8.v(102)" {  } { { "../rtl/mac8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac8.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757317 "|accelerator_toplevel|mac8:inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[4\]\[11\] mac8.v(102) " "Inferred latch for \"source_addresses\[4\]\[11\]\" at mac8.v(102)" {  } { { "../rtl/mac8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac8.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757317 "|accelerator_toplevel|mac8:inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[3\]\[0\] mac8.v(102) " "Inferred latch for \"source_addresses\[3\]\[0\]\" at mac8.v(102)" {  } { { "../rtl/mac8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac8.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757317 "|accelerator_toplevel|mac8:inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[3\]\[1\] mac8.v(102) " "Inferred latch for \"source_addresses\[3\]\[1\]\" at mac8.v(102)" {  } { { "../rtl/mac8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac8.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757317 "|accelerator_toplevel|mac8:inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[3\]\[2\] mac8.v(102) " "Inferred latch for \"source_addresses\[3\]\[2\]\" at mac8.v(102)" {  } { { "../rtl/mac8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac8.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757317 "|accelerator_toplevel|mac8:inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[3\]\[3\] mac8.v(102) " "Inferred latch for \"source_addresses\[3\]\[3\]\" at mac8.v(102)" {  } { { "../rtl/mac8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac8.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757317 "|accelerator_toplevel|mac8:inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[3\]\[4\] mac8.v(102) " "Inferred latch for \"source_addresses\[3\]\[4\]\" at mac8.v(102)" {  } { { "../rtl/mac8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac8.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757317 "|accelerator_toplevel|mac8:inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[3\]\[5\] mac8.v(102) " "Inferred latch for \"source_addresses\[3\]\[5\]\" at mac8.v(102)" {  } { { "../rtl/mac8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac8.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757318 "|accelerator_toplevel|mac8:inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[3\]\[6\] mac8.v(102) " "Inferred latch for \"source_addresses\[3\]\[6\]\" at mac8.v(102)" {  } { { "../rtl/mac8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac8.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757318 "|accelerator_toplevel|mac8:inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[3\]\[7\] mac8.v(102) " "Inferred latch for \"source_addresses\[3\]\[7\]\" at mac8.v(102)" {  } { { "../rtl/mac8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac8.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757318 "|accelerator_toplevel|mac8:inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[3\]\[8\] mac8.v(102) " "Inferred latch for \"source_addresses\[3\]\[8\]\" at mac8.v(102)" {  } { { "../rtl/mac8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac8.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757318 "|accelerator_toplevel|mac8:inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[3\]\[9\] mac8.v(102) " "Inferred latch for \"source_addresses\[3\]\[9\]\" at mac8.v(102)" {  } { { "../rtl/mac8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac8.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757318 "|accelerator_toplevel|mac8:inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[3\]\[10\] mac8.v(102) " "Inferred latch for \"source_addresses\[3\]\[10\]\" at mac8.v(102)" {  } { { "../rtl/mac8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac8.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757318 "|accelerator_toplevel|mac8:inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[3\]\[11\] mac8.v(102) " "Inferred latch for \"source_addresses\[3\]\[11\]\" at mac8.v(102)" {  } { { "../rtl/mac8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac8.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757318 "|accelerator_toplevel|mac8:inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[2\]\[0\] mac8.v(102) " "Inferred latch for \"source_addresses\[2\]\[0\]\" at mac8.v(102)" {  } { { "../rtl/mac8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac8.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757318 "|accelerator_toplevel|mac8:inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[2\]\[1\] mac8.v(102) " "Inferred latch for \"source_addresses\[2\]\[1\]\" at mac8.v(102)" {  } { { "../rtl/mac8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac8.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757318 "|accelerator_toplevel|mac8:inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[2\]\[2\] mac8.v(102) " "Inferred latch for \"source_addresses\[2\]\[2\]\" at mac8.v(102)" {  } { { "../rtl/mac8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac8.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757318 "|accelerator_toplevel|mac8:inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[2\]\[3\] mac8.v(102) " "Inferred latch for \"source_addresses\[2\]\[3\]\" at mac8.v(102)" {  } { { "../rtl/mac8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac8.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757318 "|accelerator_toplevel|mac8:inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[2\]\[4\] mac8.v(102) " "Inferred latch for \"source_addresses\[2\]\[4\]\" at mac8.v(102)" {  } { { "../rtl/mac8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac8.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757318 "|accelerator_toplevel|mac8:inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[2\]\[5\] mac8.v(102) " "Inferred latch for \"source_addresses\[2\]\[5\]\" at mac8.v(102)" {  } { { "../rtl/mac8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac8.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757319 "|accelerator_toplevel|mac8:inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[2\]\[6\] mac8.v(102) " "Inferred latch for \"source_addresses\[2\]\[6\]\" at mac8.v(102)" {  } { { "../rtl/mac8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac8.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757319 "|accelerator_toplevel|mac8:inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[2\]\[7\] mac8.v(102) " "Inferred latch for \"source_addresses\[2\]\[7\]\" at mac8.v(102)" {  } { { "../rtl/mac8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac8.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757319 "|accelerator_toplevel|mac8:inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[2\]\[8\] mac8.v(102) " "Inferred latch for \"source_addresses\[2\]\[8\]\" at mac8.v(102)" {  } { { "../rtl/mac8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac8.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757319 "|accelerator_toplevel|mac8:inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[2\]\[9\] mac8.v(102) " "Inferred latch for \"source_addresses\[2\]\[9\]\" at mac8.v(102)" {  } { { "../rtl/mac8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac8.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757319 "|accelerator_toplevel|mac8:inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[2\]\[10\] mac8.v(102) " "Inferred latch for \"source_addresses\[2\]\[10\]\" at mac8.v(102)" {  } { { "../rtl/mac8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac8.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757319 "|accelerator_toplevel|mac8:inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[2\]\[11\] mac8.v(102) " "Inferred latch for \"source_addresses\[2\]\[11\]\" at mac8.v(102)" {  } { { "../rtl/mac8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac8.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757319 "|accelerator_toplevel|mac8:inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[1\]\[0\] mac8.v(102) " "Inferred latch for \"source_addresses\[1\]\[0\]\" at mac8.v(102)" {  } { { "../rtl/mac8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac8.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757320 "|accelerator_toplevel|mac8:inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[1\]\[1\] mac8.v(102) " "Inferred latch for \"source_addresses\[1\]\[1\]\" at mac8.v(102)" {  } { { "../rtl/mac8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac8.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757320 "|accelerator_toplevel|mac8:inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[1\]\[2\] mac8.v(102) " "Inferred latch for \"source_addresses\[1\]\[2\]\" at mac8.v(102)" {  } { { "../rtl/mac8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac8.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757320 "|accelerator_toplevel|mac8:inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[1\]\[3\] mac8.v(102) " "Inferred latch for \"source_addresses\[1\]\[3\]\" at mac8.v(102)" {  } { { "../rtl/mac8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac8.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757320 "|accelerator_toplevel|mac8:inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[1\]\[4\] mac8.v(102) " "Inferred latch for \"source_addresses\[1\]\[4\]\" at mac8.v(102)" {  } { { "../rtl/mac8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac8.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757320 "|accelerator_toplevel|mac8:inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[1\]\[5\] mac8.v(102) " "Inferred latch for \"source_addresses\[1\]\[5\]\" at mac8.v(102)" {  } { { "../rtl/mac8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac8.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757320 "|accelerator_toplevel|mac8:inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[1\]\[6\] mac8.v(102) " "Inferred latch for \"source_addresses\[1\]\[6\]\" at mac8.v(102)" {  } { { "../rtl/mac8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac8.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757320 "|accelerator_toplevel|mac8:inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[1\]\[7\] mac8.v(102) " "Inferred latch for \"source_addresses\[1\]\[7\]\" at mac8.v(102)" {  } { { "../rtl/mac8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac8.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757320 "|accelerator_toplevel|mac8:inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[1\]\[8\] mac8.v(102) " "Inferred latch for \"source_addresses\[1\]\[8\]\" at mac8.v(102)" {  } { { "../rtl/mac8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac8.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757320 "|accelerator_toplevel|mac8:inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[1\]\[9\] mac8.v(102) " "Inferred latch for \"source_addresses\[1\]\[9\]\" at mac8.v(102)" {  } { { "../rtl/mac8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac8.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757320 "|accelerator_toplevel|mac8:inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[1\]\[10\] mac8.v(102) " "Inferred latch for \"source_addresses\[1\]\[10\]\" at mac8.v(102)" {  } { { "../rtl/mac8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac8.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757321 "|accelerator_toplevel|mac8:inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[1\]\[11\] mac8.v(102) " "Inferred latch for \"source_addresses\[1\]\[11\]\" at mac8.v(102)" {  } { { "../rtl/mac8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac8.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757321 "|accelerator_toplevel|mac8:inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[0\]\[0\] mac8.v(102) " "Inferred latch for \"source_addresses\[0\]\[0\]\" at mac8.v(102)" {  } { { "../rtl/mac8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac8.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757321 "|accelerator_toplevel|mac8:inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[0\]\[1\] mac8.v(102) " "Inferred latch for \"source_addresses\[0\]\[1\]\" at mac8.v(102)" {  } { { "../rtl/mac8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac8.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757321 "|accelerator_toplevel|mac8:inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[0\]\[2\] mac8.v(102) " "Inferred latch for \"source_addresses\[0\]\[2\]\" at mac8.v(102)" {  } { { "../rtl/mac8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac8.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757321 "|accelerator_toplevel|mac8:inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[0\]\[3\] mac8.v(102) " "Inferred latch for \"source_addresses\[0\]\[3\]\" at mac8.v(102)" {  } { { "../rtl/mac8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac8.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757321 "|accelerator_toplevel|mac8:inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[0\]\[4\] mac8.v(102) " "Inferred latch for \"source_addresses\[0\]\[4\]\" at mac8.v(102)" {  } { { "../rtl/mac8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac8.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757321 "|accelerator_toplevel|mac8:inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[0\]\[5\] mac8.v(102) " "Inferred latch for \"source_addresses\[0\]\[5\]\" at mac8.v(102)" {  } { { "../rtl/mac8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac8.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757321 "|accelerator_toplevel|mac8:inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[0\]\[6\] mac8.v(102) " "Inferred latch for \"source_addresses\[0\]\[6\]\" at mac8.v(102)" {  } { { "../rtl/mac8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac8.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757321 "|accelerator_toplevel|mac8:inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[0\]\[7\] mac8.v(102) " "Inferred latch for \"source_addresses\[0\]\[7\]\" at mac8.v(102)" {  } { { "../rtl/mac8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac8.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757321 "|accelerator_toplevel|mac8:inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[0\]\[8\] mac8.v(102) " "Inferred latch for \"source_addresses\[0\]\[8\]\" at mac8.v(102)" {  } { { "../rtl/mac8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac8.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757322 "|accelerator_toplevel|mac8:inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[0\]\[9\] mac8.v(102) " "Inferred latch for \"source_addresses\[0\]\[9\]\" at mac8.v(102)" {  } { { "../rtl/mac8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac8.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757322 "|accelerator_toplevel|mac8:inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[0\]\[10\] mac8.v(102) " "Inferred latch for \"source_addresses\[0\]\[10\]\" at mac8.v(102)" {  } { { "../rtl/mac8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac8.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757322 "|accelerator_toplevel|mac8:inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[0\]\[11\] mac8.v(102) " "Inferred latch for \"source_addresses\[0\]\[11\]\" at mac8.v(102)" {  } { { "../rtl/mac8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac8.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757322 "|accelerator_toplevel|mac8:inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "incomingspikes\[0\] mac8.v(102) " "Inferred latch for \"incomingspikes\[0\]\" at mac8.v(102)" {  } { { "../rtl/mac8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac8.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757322 "|accelerator_toplevel|mac8:inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "incomingspikes\[1\] mac8.v(102) " "Inferred latch for \"incomingspikes\[1\]\" at mac8.v(102)" {  } { { "../rtl/mac8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac8.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757322 "|accelerator_toplevel|mac8:inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "incomingspikes\[2\] mac8.v(102) " "Inferred latch for \"incomingspikes\[2\]\" at mac8.v(102)" {  } { { "../rtl/mac8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac8.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757322 "|accelerator_toplevel|mac8:inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "incomingspikes\[3\] mac8.v(102) " "Inferred latch for \"incomingspikes\[3\]\" at mac8.v(102)" {  } { { "../rtl/mac8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac8.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757322 "|accelerator_toplevel|mac8:inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "incomingspikes\[4\] mac8.v(102) " "Inferred latch for \"incomingspikes\[4\]\" at mac8.v(102)" {  } { { "../rtl/mac8.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac8.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757322 "|accelerator_toplevel|mac8:inst30"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "potential_adder_9 potential_adder_9:inst35 " "Elaborating entity \"potential_adder_9\" for hierarchy \"potential_adder_9:inst35\"" {  } { { "accelerator_toplevel.bdf" "inst35" { Schematic "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/synth/accelerator_toplevel.bdf" { { 5096 768 1104 5368 "inst35" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1736498757337 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "u potential_adder_9.v(130) " "Verilog HDL Always Construct warning at potential_adder_9.v(130): inferring latch(es) for variable \"u\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_adder_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_9.v" 130 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498757342 "|accelerator_toplevel|potential_adder_9:inst35"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "v_threshold potential_adder_9.v(130) " "Verilog HDL Always Construct warning at potential_adder_9.v(130): inferring latch(es) for variable \"v_threshold\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_adder_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_9.v" 130 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498757342 "|accelerator_toplevel|potential_adder_9:inst35"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "model potential_adder_9.v(130) " "Verilog HDL Always Construct warning at potential_adder_9.v(130): inferring latch(es) for variable \"model\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_adder_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_9.v" 130 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498757343 "|accelerator_toplevel|potential_adder_9:inst35"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "a potential_adder_9.v(130) " "Verilog HDL Always Construct warning at potential_adder_9.v(130): inferring latch(es) for variable \"a\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_adder_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_9.v" 130 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498757343 "|accelerator_toplevel|potential_adder_9:inst35"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "b potential_adder_9.v(130) " "Verilog HDL Always Construct warning at potential_adder_9.v(130): inferring latch(es) for variable \"b\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_adder_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_9.v" 130 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498757343 "|accelerator_toplevel|potential_adder_9:inst35"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "c potential_adder_9.v(130) " "Verilog HDL Always Construct warning at potential_adder_9.v(130): inferring latch(es) for variable \"c\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_adder_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_9.v" 130 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498757343 "|accelerator_toplevel|potential_adder_9:inst35"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "d potential_adder_9.v(130) " "Verilog HDL Always Construct warning at potential_adder_9.v(130): inferring latch(es) for variable \"d\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_adder_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_9.v" 130 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498757343 "|accelerator_toplevel|potential_adder_9:inst35"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "final_potentialAdder9 potential_adder_9.v(130) " "Verilog HDL Always Construct warning at potential_adder_9.v(130): inferring latch(es) for variable \"final_potentialAdder9\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_adder_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_9.v" 130 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498757343 "|accelerator_toplevel|potential_adder_9:inst35"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder9\[0\] potential_adder_9.v(134) " "Inferred latch for \"final_potentialAdder9\[0\]\" at potential_adder_9.v(134)" {  } { { "../rtl/potential_adder_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_9.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757352 "|accelerator_toplevel|potential_adder_9:inst35"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder9\[1\] potential_adder_9.v(134) " "Inferred latch for \"final_potentialAdder9\[1\]\" at potential_adder_9.v(134)" {  } { { "../rtl/potential_adder_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_9.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757352 "|accelerator_toplevel|potential_adder_9:inst35"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder9\[2\] potential_adder_9.v(134) " "Inferred latch for \"final_potentialAdder9\[2\]\" at potential_adder_9.v(134)" {  } { { "../rtl/potential_adder_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_9.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757352 "|accelerator_toplevel|potential_adder_9:inst35"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder9\[3\] potential_adder_9.v(134) " "Inferred latch for \"final_potentialAdder9\[3\]\" at potential_adder_9.v(134)" {  } { { "../rtl/potential_adder_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_9.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757353 "|accelerator_toplevel|potential_adder_9:inst35"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder9\[4\] potential_adder_9.v(134) " "Inferred latch for \"final_potentialAdder9\[4\]\" at potential_adder_9.v(134)" {  } { { "../rtl/potential_adder_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_9.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757353 "|accelerator_toplevel|potential_adder_9:inst35"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder9\[5\] potential_adder_9.v(134) " "Inferred latch for \"final_potentialAdder9\[5\]\" at potential_adder_9.v(134)" {  } { { "../rtl/potential_adder_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_9.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757353 "|accelerator_toplevel|potential_adder_9:inst35"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder9\[6\] potential_adder_9.v(134) " "Inferred latch for \"final_potentialAdder9\[6\]\" at potential_adder_9.v(134)" {  } { { "../rtl/potential_adder_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_9.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757353 "|accelerator_toplevel|potential_adder_9:inst35"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder9\[7\] potential_adder_9.v(134) " "Inferred latch for \"final_potentialAdder9\[7\]\" at potential_adder_9.v(134)" {  } { { "../rtl/potential_adder_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_9.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757353 "|accelerator_toplevel|potential_adder_9:inst35"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder9\[8\] potential_adder_9.v(134) " "Inferred latch for \"final_potentialAdder9\[8\]\" at potential_adder_9.v(134)" {  } { { "../rtl/potential_adder_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_9.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757353 "|accelerator_toplevel|potential_adder_9:inst35"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder9\[9\] potential_adder_9.v(134) " "Inferred latch for \"final_potentialAdder9\[9\]\" at potential_adder_9.v(134)" {  } { { "../rtl/potential_adder_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_9.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757353 "|accelerator_toplevel|potential_adder_9:inst35"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder9\[10\] potential_adder_9.v(134) " "Inferred latch for \"final_potentialAdder9\[10\]\" at potential_adder_9.v(134)" {  } { { "../rtl/potential_adder_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_9.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757353 "|accelerator_toplevel|potential_adder_9:inst35"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder9\[11\] potential_adder_9.v(134) " "Inferred latch for \"final_potentialAdder9\[11\]\" at potential_adder_9.v(134)" {  } { { "../rtl/potential_adder_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_9.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757354 "|accelerator_toplevel|potential_adder_9:inst35"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder9\[12\] potential_adder_9.v(134) " "Inferred latch for \"final_potentialAdder9\[12\]\" at potential_adder_9.v(134)" {  } { { "../rtl/potential_adder_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_9.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757354 "|accelerator_toplevel|potential_adder_9:inst35"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder9\[13\] potential_adder_9.v(134) " "Inferred latch for \"final_potentialAdder9\[13\]\" at potential_adder_9.v(134)" {  } { { "../rtl/potential_adder_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_9.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757354 "|accelerator_toplevel|potential_adder_9:inst35"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder9\[14\] potential_adder_9.v(134) " "Inferred latch for \"final_potentialAdder9\[14\]\" at potential_adder_9.v(134)" {  } { { "../rtl/potential_adder_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_9.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757354 "|accelerator_toplevel|potential_adder_9:inst35"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder9\[15\] potential_adder_9.v(134) " "Inferred latch for \"final_potentialAdder9\[15\]\" at potential_adder_9.v(134)" {  } { { "../rtl/potential_adder_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_9.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757354 "|accelerator_toplevel|potential_adder_9:inst35"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder9\[16\] potential_adder_9.v(134) " "Inferred latch for \"final_potentialAdder9\[16\]\" at potential_adder_9.v(134)" {  } { { "../rtl/potential_adder_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_9.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757354 "|accelerator_toplevel|potential_adder_9:inst35"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder9\[17\] potential_adder_9.v(134) " "Inferred latch for \"final_potentialAdder9\[17\]\" at potential_adder_9.v(134)" {  } { { "../rtl/potential_adder_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_9.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757354 "|accelerator_toplevel|potential_adder_9:inst35"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder9\[18\] potential_adder_9.v(134) " "Inferred latch for \"final_potentialAdder9\[18\]\" at potential_adder_9.v(134)" {  } { { "../rtl/potential_adder_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_9.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757354 "|accelerator_toplevel|potential_adder_9:inst35"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder9\[19\] potential_adder_9.v(134) " "Inferred latch for \"final_potentialAdder9\[19\]\" at potential_adder_9.v(134)" {  } { { "../rtl/potential_adder_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_9.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757355 "|accelerator_toplevel|potential_adder_9:inst35"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder9\[20\] potential_adder_9.v(134) " "Inferred latch for \"final_potentialAdder9\[20\]\" at potential_adder_9.v(134)" {  } { { "../rtl/potential_adder_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_9.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757355 "|accelerator_toplevel|potential_adder_9:inst35"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder9\[21\] potential_adder_9.v(134) " "Inferred latch for \"final_potentialAdder9\[21\]\" at potential_adder_9.v(134)" {  } { { "../rtl/potential_adder_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_9.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757355 "|accelerator_toplevel|potential_adder_9:inst35"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder9\[22\] potential_adder_9.v(134) " "Inferred latch for \"final_potentialAdder9\[22\]\" at potential_adder_9.v(134)" {  } { { "../rtl/potential_adder_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_9.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757355 "|accelerator_toplevel|potential_adder_9:inst35"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder9\[23\] potential_adder_9.v(134) " "Inferred latch for \"final_potentialAdder9\[23\]\" at potential_adder_9.v(134)" {  } { { "../rtl/potential_adder_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_9.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757355 "|accelerator_toplevel|potential_adder_9:inst35"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder9\[24\] potential_adder_9.v(134) " "Inferred latch for \"final_potentialAdder9\[24\]\" at potential_adder_9.v(134)" {  } { { "../rtl/potential_adder_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_9.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757355 "|accelerator_toplevel|potential_adder_9:inst35"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder9\[25\] potential_adder_9.v(134) " "Inferred latch for \"final_potentialAdder9\[25\]\" at potential_adder_9.v(134)" {  } { { "../rtl/potential_adder_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_9.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757355 "|accelerator_toplevel|potential_adder_9:inst35"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder9\[26\] potential_adder_9.v(134) " "Inferred latch for \"final_potentialAdder9\[26\]\" at potential_adder_9.v(134)" {  } { { "../rtl/potential_adder_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_9.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757355 "|accelerator_toplevel|potential_adder_9:inst35"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder9\[27\] potential_adder_9.v(134) " "Inferred latch for \"final_potentialAdder9\[27\]\" at potential_adder_9.v(134)" {  } { { "../rtl/potential_adder_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_9.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757356 "|accelerator_toplevel|potential_adder_9:inst35"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder9\[28\] potential_adder_9.v(134) " "Inferred latch for \"final_potentialAdder9\[28\]\" at potential_adder_9.v(134)" {  } { { "../rtl/potential_adder_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_9.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757356 "|accelerator_toplevel|potential_adder_9:inst35"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder9\[29\] potential_adder_9.v(134) " "Inferred latch for \"final_potentialAdder9\[29\]\" at potential_adder_9.v(134)" {  } { { "../rtl/potential_adder_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_9.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757356 "|accelerator_toplevel|potential_adder_9:inst35"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder9\[30\] potential_adder_9.v(134) " "Inferred latch for \"final_potentialAdder9\[30\]\" at potential_adder_9.v(134)" {  } { { "../rtl/potential_adder_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_9.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757356 "|accelerator_toplevel|potential_adder_9:inst35"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_potentialAdder9\[31\] potential_adder_9.v(134) " "Inferred latch for \"final_potentialAdder9\[31\]\" at potential_adder_9.v(134)" {  } { { "../rtl/potential_adder_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_9.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757356 "|accelerator_toplevel|potential_adder_9:inst35"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[0\] potential_adder_9.v(134) " "Inferred latch for \"d\[0\]\" at potential_adder_9.v(134)" {  } { { "../rtl/potential_adder_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_9.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757356 "|accelerator_toplevel|potential_adder_9:inst35"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[1\] potential_adder_9.v(134) " "Inferred latch for \"d\[1\]\" at potential_adder_9.v(134)" {  } { { "../rtl/potential_adder_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_9.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757356 "|accelerator_toplevel|potential_adder_9:inst35"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[2\] potential_adder_9.v(134) " "Inferred latch for \"d\[2\]\" at potential_adder_9.v(134)" {  } { { "../rtl/potential_adder_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_9.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757356 "|accelerator_toplevel|potential_adder_9:inst35"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[3\] potential_adder_9.v(134) " "Inferred latch for \"d\[3\]\" at potential_adder_9.v(134)" {  } { { "../rtl/potential_adder_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_9.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757357 "|accelerator_toplevel|potential_adder_9:inst35"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[4\] potential_adder_9.v(134) " "Inferred latch for \"d\[4\]\" at potential_adder_9.v(134)" {  } { { "../rtl/potential_adder_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_9.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757357 "|accelerator_toplevel|potential_adder_9:inst35"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[5\] potential_adder_9.v(134) " "Inferred latch for \"d\[5\]\" at potential_adder_9.v(134)" {  } { { "../rtl/potential_adder_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_9.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757357 "|accelerator_toplevel|potential_adder_9:inst35"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[6\] potential_adder_9.v(134) " "Inferred latch for \"d\[6\]\" at potential_adder_9.v(134)" {  } { { "../rtl/potential_adder_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_9.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757357 "|accelerator_toplevel|potential_adder_9:inst35"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[7\] potential_adder_9.v(134) " "Inferred latch for \"d\[7\]\" at potential_adder_9.v(134)" {  } { { "../rtl/potential_adder_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_9.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757357 "|accelerator_toplevel|potential_adder_9:inst35"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[8\] potential_adder_9.v(134) " "Inferred latch for \"d\[8\]\" at potential_adder_9.v(134)" {  } { { "../rtl/potential_adder_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_9.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757357 "|accelerator_toplevel|potential_adder_9:inst35"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[9\] potential_adder_9.v(134) " "Inferred latch for \"d\[9\]\" at potential_adder_9.v(134)" {  } { { "../rtl/potential_adder_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_9.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757357 "|accelerator_toplevel|potential_adder_9:inst35"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[10\] potential_adder_9.v(134) " "Inferred latch for \"d\[10\]\" at potential_adder_9.v(134)" {  } { { "../rtl/potential_adder_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_9.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757357 "|accelerator_toplevel|potential_adder_9:inst35"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[11\] potential_adder_9.v(134) " "Inferred latch for \"d\[11\]\" at potential_adder_9.v(134)" {  } { { "../rtl/potential_adder_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_9.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757357 "|accelerator_toplevel|potential_adder_9:inst35"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[12\] potential_adder_9.v(134) " "Inferred latch for \"d\[12\]\" at potential_adder_9.v(134)" {  } { { "../rtl/potential_adder_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_9.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757358 "|accelerator_toplevel|potential_adder_9:inst35"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[13\] potential_adder_9.v(134) " "Inferred latch for \"d\[13\]\" at potential_adder_9.v(134)" {  } { { "../rtl/potential_adder_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_9.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757358 "|accelerator_toplevel|potential_adder_9:inst35"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[14\] potential_adder_9.v(134) " "Inferred latch for \"d\[14\]\" at potential_adder_9.v(134)" {  } { { "../rtl/potential_adder_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_9.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757358 "|accelerator_toplevel|potential_adder_9:inst35"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[15\] potential_adder_9.v(134) " "Inferred latch for \"d\[15\]\" at potential_adder_9.v(134)" {  } { { "../rtl/potential_adder_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_9.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757358 "|accelerator_toplevel|potential_adder_9:inst35"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[16\] potential_adder_9.v(134) " "Inferred latch for \"d\[16\]\" at potential_adder_9.v(134)" {  } { { "../rtl/potential_adder_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_9.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757358 "|accelerator_toplevel|potential_adder_9:inst35"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[17\] potential_adder_9.v(134) " "Inferred latch for \"d\[17\]\" at potential_adder_9.v(134)" {  } { { "../rtl/potential_adder_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_9.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757358 "|accelerator_toplevel|potential_adder_9:inst35"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[18\] potential_adder_9.v(134) " "Inferred latch for \"d\[18\]\" at potential_adder_9.v(134)" {  } { { "../rtl/potential_adder_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_9.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757358 "|accelerator_toplevel|potential_adder_9:inst35"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[19\] potential_adder_9.v(134) " "Inferred latch for \"d\[19\]\" at potential_adder_9.v(134)" {  } { { "../rtl/potential_adder_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_9.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757358 "|accelerator_toplevel|potential_adder_9:inst35"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[20\] potential_adder_9.v(134) " "Inferred latch for \"d\[20\]\" at potential_adder_9.v(134)" {  } { { "../rtl/potential_adder_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_9.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757358 "|accelerator_toplevel|potential_adder_9:inst35"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[21\] potential_adder_9.v(134) " "Inferred latch for \"d\[21\]\" at potential_adder_9.v(134)" {  } { { "../rtl/potential_adder_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_9.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757358 "|accelerator_toplevel|potential_adder_9:inst35"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[22\] potential_adder_9.v(134) " "Inferred latch for \"d\[22\]\" at potential_adder_9.v(134)" {  } { { "../rtl/potential_adder_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_9.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757359 "|accelerator_toplevel|potential_adder_9:inst35"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[23\] potential_adder_9.v(134) " "Inferred latch for \"d\[23\]\" at potential_adder_9.v(134)" {  } { { "../rtl/potential_adder_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_9.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757359 "|accelerator_toplevel|potential_adder_9:inst35"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[24\] potential_adder_9.v(134) " "Inferred latch for \"d\[24\]\" at potential_adder_9.v(134)" {  } { { "../rtl/potential_adder_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_9.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757359 "|accelerator_toplevel|potential_adder_9:inst35"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[25\] potential_adder_9.v(134) " "Inferred latch for \"d\[25\]\" at potential_adder_9.v(134)" {  } { { "../rtl/potential_adder_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_9.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757359 "|accelerator_toplevel|potential_adder_9:inst35"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[26\] potential_adder_9.v(134) " "Inferred latch for \"d\[26\]\" at potential_adder_9.v(134)" {  } { { "../rtl/potential_adder_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_9.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757359 "|accelerator_toplevel|potential_adder_9:inst35"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[27\] potential_adder_9.v(134) " "Inferred latch for \"d\[27\]\" at potential_adder_9.v(134)" {  } { { "../rtl/potential_adder_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_9.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757359 "|accelerator_toplevel|potential_adder_9:inst35"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[28\] potential_adder_9.v(134) " "Inferred latch for \"d\[28\]\" at potential_adder_9.v(134)" {  } { { "../rtl/potential_adder_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_9.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757359 "|accelerator_toplevel|potential_adder_9:inst35"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[29\] potential_adder_9.v(134) " "Inferred latch for \"d\[29\]\" at potential_adder_9.v(134)" {  } { { "../rtl/potential_adder_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_9.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757359 "|accelerator_toplevel|potential_adder_9:inst35"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[30\] potential_adder_9.v(134) " "Inferred latch for \"d\[30\]\" at potential_adder_9.v(134)" {  } { { "../rtl/potential_adder_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_9.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757359 "|accelerator_toplevel|potential_adder_9:inst35"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[31\] potential_adder_9.v(134) " "Inferred latch for \"d\[31\]\" at potential_adder_9.v(134)" {  } { { "../rtl/potential_adder_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_9.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757360 "|accelerator_toplevel|potential_adder_9:inst35"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[0\] potential_adder_9.v(134) " "Inferred latch for \"c\[0\]\" at potential_adder_9.v(134)" {  } { { "../rtl/potential_adder_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_9.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757360 "|accelerator_toplevel|potential_adder_9:inst35"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[1\] potential_adder_9.v(134) " "Inferred latch for \"c\[1\]\" at potential_adder_9.v(134)" {  } { { "../rtl/potential_adder_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_9.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757360 "|accelerator_toplevel|potential_adder_9:inst35"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[2\] potential_adder_9.v(134) " "Inferred latch for \"c\[2\]\" at potential_adder_9.v(134)" {  } { { "../rtl/potential_adder_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_9.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757360 "|accelerator_toplevel|potential_adder_9:inst35"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[3\] potential_adder_9.v(134) " "Inferred latch for \"c\[3\]\" at potential_adder_9.v(134)" {  } { { "../rtl/potential_adder_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_9.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757360 "|accelerator_toplevel|potential_adder_9:inst35"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[4\] potential_adder_9.v(134) " "Inferred latch for \"c\[4\]\" at potential_adder_9.v(134)" {  } { { "../rtl/potential_adder_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_9.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757360 "|accelerator_toplevel|potential_adder_9:inst35"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[5\] potential_adder_9.v(134) " "Inferred latch for \"c\[5\]\" at potential_adder_9.v(134)" {  } { { "../rtl/potential_adder_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_9.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757360 "|accelerator_toplevel|potential_adder_9:inst35"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[6\] potential_adder_9.v(134) " "Inferred latch for \"c\[6\]\" at potential_adder_9.v(134)" {  } { { "../rtl/potential_adder_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_9.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757360 "|accelerator_toplevel|potential_adder_9:inst35"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[7\] potential_adder_9.v(134) " "Inferred latch for \"c\[7\]\" at potential_adder_9.v(134)" {  } { { "../rtl/potential_adder_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_9.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757360 "|accelerator_toplevel|potential_adder_9:inst35"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[8\] potential_adder_9.v(134) " "Inferred latch for \"c\[8\]\" at potential_adder_9.v(134)" {  } { { "../rtl/potential_adder_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_9.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757361 "|accelerator_toplevel|potential_adder_9:inst35"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[9\] potential_adder_9.v(134) " "Inferred latch for \"c\[9\]\" at potential_adder_9.v(134)" {  } { { "../rtl/potential_adder_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_9.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757361 "|accelerator_toplevel|potential_adder_9:inst35"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[10\] potential_adder_9.v(134) " "Inferred latch for \"c\[10\]\" at potential_adder_9.v(134)" {  } { { "../rtl/potential_adder_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_9.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757361 "|accelerator_toplevel|potential_adder_9:inst35"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[11\] potential_adder_9.v(134) " "Inferred latch for \"c\[11\]\" at potential_adder_9.v(134)" {  } { { "../rtl/potential_adder_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_9.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757361 "|accelerator_toplevel|potential_adder_9:inst35"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[12\] potential_adder_9.v(134) " "Inferred latch for \"c\[12\]\" at potential_adder_9.v(134)" {  } { { "../rtl/potential_adder_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_9.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757361 "|accelerator_toplevel|potential_adder_9:inst35"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[13\] potential_adder_9.v(134) " "Inferred latch for \"c\[13\]\" at potential_adder_9.v(134)" {  } { { "../rtl/potential_adder_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_9.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757361 "|accelerator_toplevel|potential_adder_9:inst35"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[14\] potential_adder_9.v(134) " "Inferred latch for \"c\[14\]\" at potential_adder_9.v(134)" {  } { { "../rtl/potential_adder_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_9.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757361 "|accelerator_toplevel|potential_adder_9:inst35"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[15\] potential_adder_9.v(134) " "Inferred latch for \"c\[15\]\" at potential_adder_9.v(134)" {  } { { "../rtl/potential_adder_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_9.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757361 "|accelerator_toplevel|potential_adder_9:inst35"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[16\] potential_adder_9.v(134) " "Inferred latch for \"c\[16\]\" at potential_adder_9.v(134)" {  } { { "../rtl/potential_adder_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_9.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757361 "|accelerator_toplevel|potential_adder_9:inst35"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[17\] potential_adder_9.v(134) " "Inferred latch for \"c\[17\]\" at potential_adder_9.v(134)" {  } { { "../rtl/potential_adder_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_9.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757361 "|accelerator_toplevel|potential_adder_9:inst35"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[18\] potential_adder_9.v(134) " "Inferred latch for \"c\[18\]\" at potential_adder_9.v(134)" {  } { { "../rtl/potential_adder_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_9.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757362 "|accelerator_toplevel|potential_adder_9:inst35"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[19\] potential_adder_9.v(134) " "Inferred latch for \"c\[19\]\" at potential_adder_9.v(134)" {  } { { "../rtl/potential_adder_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_9.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757362 "|accelerator_toplevel|potential_adder_9:inst35"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[20\] potential_adder_9.v(134) " "Inferred latch for \"c\[20\]\" at potential_adder_9.v(134)" {  } { { "../rtl/potential_adder_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_9.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757362 "|accelerator_toplevel|potential_adder_9:inst35"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[21\] potential_adder_9.v(134) " "Inferred latch for \"c\[21\]\" at potential_adder_9.v(134)" {  } { { "../rtl/potential_adder_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_9.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757362 "|accelerator_toplevel|potential_adder_9:inst35"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[22\] potential_adder_9.v(134) " "Inferred latch for \"c\[22\]\" at potential_adder_9.v(134)" {  } { { "../rtl/potential_adder_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_9.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757362 "|accelerator_toplevel|potential_adder_9:inst35"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[23\] potential_adder_9.v(134) " "Inferred latch for \"c\[23\]\" at potential_adder_9.v(134)" {  } { { "../rtl/potential_adder_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_9.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757362 "|accelerator_toplevel|potential_adder_9:inst35"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[24\] potential_adder_9.v(134) " "Inferred latch for \"c\[24\]\" at potential_adder_9.v(134)" {  } { { "../rtl/potential_adder_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_9.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757362 "|accelerator_toplevel|potential_adder_9:inst35"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[25\] potential_adder_9.v(134) " "Inferred latch for \"c\[25\]\" at potential_adder_9.v(134)" {  } { { "../rtl/potential_adder_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_9.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757362 "|accelerator_toplevel|potential_adder_9:inst35"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[26\] potential_adder_9.v(134) " "Inferred latch for \"c\[26\]\" at potential_adder_9.v(134)" {  } { { "../rtl/potential_adder_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_9.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757363 "|accelerator_toplevel|potential_adder_9:inst35"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[27\] potential_adder_9.v(134) " "Inferred latch for \"c\[27\]\" at potential_adder_9.v(134)" {  } { { "../rtl/potential_adder_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_9.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757363 "|accelerator_toplevel|potential_adder_9:inst35"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[28\] potential_adder_9.v(134) " "Inferred latch for \"c\[28\]\" at potential_adder_9.v(134)" {  } { { "../rtl/potential_adder_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_9.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757363 "|accelerator_toplevel|potential_adder_9:inst35"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[29\] potential_adder_9.v(134) " "Inferred latch for \"c\[29\]\" at potential_adder_9.v(134)" {  } { { "../rtl/potential_adder_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_9.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757363 "|accelerator_toplevel|potential_adder_9:inst35"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[30\] potential_adder_9.v(134) " "Inferred latch for \"c\[30\]\" at potential_adder_9.v(134)" {  } { { "../rtl/potential_adder_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_9.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757363 "|accelerator_toplevel|potential_adder_9:inst35"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[31\] potential_adder_9.v(134) " "Inferred latch for \"c\[31\]\" at potential_adder_9.v(134)" {  } { { "../rtl/potential_adder_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_9.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757363 "|accelerator_toplevel|potential_adder_9:inst35"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[0\] potential_adder_9.v(134) " "Inferred latch for \"b\[0\]\" at potential_adder_9.v(134)" {  } { { "../rtl/potential_adder_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_9.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757363 "|accelerator_toplevel|potential_adder_9:inst35"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[1\] potential_adder_9.v(134) " "Inferred latch for \"b\[1\]\" at potential_adder_9.v(134)" {  } { { "../rtl/potential_adder_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_9.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757363 "|accelerator_toplevel|potential_adder_9:inst35"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[2\] potential_adder_9.v(134) " "Inferred latch for \"b\[2\]\" at potential_adder_9.v(134)" {  } { { "../rtl/potential_adder_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_9.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757363 "|accelerator_toplevel|potential_adder_9:inst35"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[3\] potential_adder_9.v(134) " "Inferred latch for \"b\[3\]\" at potential_adder_9.v(134)" {  } { { "../rtl/potential_adder_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_9.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757363 "|accelerator_toplevel|potential_adder_9:inst35"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[4\] potential_adder_9.v(134) " "Inferred latch for \"b\[4\]\" at potential_adder_9.v(134)" {  } { { "../rtl/potential_adder_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_9.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757364 "|accelerator_toplevel|potential_adder_9:inst35"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[5\] potential_adder_9.v(134) " "Inferred latch for \"b\[5\]\" at potential_adder_9.v(134)" {  } { { "../rtl/potential_adder_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_9.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757364 "|accelerator_toplevel|potential_adder_9:inst35"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[6\] potential_adder_9.v(134) " "Inferred latch for \"b\[6\]\" at potential_adder_9.v(134)" {  } { { "../rtl/potential_adder_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_9.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757364 "|accelerator_toplevel|potential_adder_9:inst35"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[7\] potential_adder_9.v(134) " "Inferred latch for \"b\[7\]\" at potential_adder_9.v(134)" {  } { { "../rtl/potential_adder_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_9.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757364 "|accelerator_toplevel|potential_adder_9:inst35"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[8\] potential_adder_9.v(134) " "Inferred latch for \"b\[8\]\" at potential_adder_9.v(134)" {  } { { "../rtl/potential_adder_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_9.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757364 "|accelerator_toplevel|potential_adder_9:inst35"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[9\] potential_adder_9.v(134) " "Inferred latch for \"b\[9\]\" at potential_adder_9.v(134)" {  } { { "../rtl/potential_adder_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_9.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757364 "|accelerator_toplevel|potential_adder_9:inst35"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[10\] potential_adder_9.v(134) " "Inferred latch for \"b\[10\]\" at potential_adder_9.v(134)" {  } { { "../rtl/potential_adder_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_9.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757364 "|accelerator_toplevel|potential_adder_9:inst35"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[11\] potential_adder_9.v(134) " "Inferred latch for \"b\[11\]\" at potential_adder_9.v(134)" {  } { { "../rtl/potential_adder_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_9.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757364 "|accelerator_toplevel|potential_adder_9:inst35"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[12\] potential_adder_9.v(134) " "Inferred latch for \"b\[12\]\" at potential_adder_9.v(134)" {  } { { "../rtl/potential_adder_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_9.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757364 "|accelerator_toplevel|potential_adder_9:inst35"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[13\] potential_adder_9.v(134) " "Inferred latch for \"b\[13\]\" at potential_adder_9.v(134)" {  } { { "../rtl/potential_adder_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_9.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757365 "|accelerator_toplevel|potential_adder_9:inst35"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[14\] potential_adder_9.v(134) " "Inferred latch for \"b\[14\]\" at potential_adder_9.v(134)" {  } { { "../rtl/potential_adder_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_9.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757365 "|accelerator_toplevel|potential_adder_9:inst35"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[15\] potential_adder_9.v(134) " "Inferred latch for \"b\[15\]\" at potential_adder_9.v(134)" {  } { { "../rtl/potential_adder_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_9.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757365 "|accelerator_toplevel|potential_adder_9:inst35"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[16\] potential_adder_9.v(134) " "Inferred latch for \"b\[16\]\" at potential_adder_9.v(134)" {  } { { "../rtl/potential_adder_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_9.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757365 "|accelerator_toplevel|potential_adder_9:inst35"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[17\] potential_adder_9.v(134) " "Inferred latch for \"b\[17\]\" at potential_adder_9.v(134)" {  } { { "../rtl/potential_adder_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_9.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757365 "|accelerator_toplevel|potential_adder_9:inst35"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[18\] potential_adder_9.v(134) " "Inferred latch for \"b\[18\]\" at potential_adder_9.v(134)" {  } { { "../rtl/potential_adder_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_9.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757365 "|accelerator_toplevel|potential_adder_9:inst35"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[19\] potential_adder_9.v(134) " "Inferred latch for \"b\[19\]\" at potential_adder_9.v(134)" {  } { { "../rtl/potential_adder_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_9.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757365 "|accelerator_toplevel|potential_adder_9:inst35"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[20\] potential_adder_9.v(134) " "Inferred latch for \"b\[20\]\" at potential_adder_9.v(134)" {  } { { "../rtl/potential_adder_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_9.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757365 "|accelerator_toplevel|potential_adder_9:inst35"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[21\] potential_adder_9.v(134) " "Inferred latch for \"b\[21\]\" at potential_adder_9.v(134)" {  } { { "../rtl/potential_adder_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_9.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757365 "|accelerator_toplevel|potential_adder_9:inst35"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[22\] potential_adder_9.v(134) " "Inferred latch for \"b\[22\]\" at potential_adder_9.v(134)" {  } { { "../rtl/potential_adder_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_9.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757366 "|accelerator_toplevel|potential_adder_9:inst35"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[23\] potential_adder_9.v(134) " "Inferred latch for \"b\[23\]\" at potential_adder_9.v(134)" {  } { { "../rtl/potential_adder_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_9.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757366 "|accelerator_toplevel|potential_adder_9:inst35"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[24\] potential_adder_9.v(134) " "Inferred latch for \"b\[24\]\" at potential_adder_9.v(134)" {  } { { "../rtl/potential_adder_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_9.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757366 "|accelerator_toplevel|potential_adder_9:inst35"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[25\] potential_adder_9.v(134) " "Inferred latch for \"b\[25\]\" at potential_adder_9.v(134)" {  } { { "../rtl/potential_adder_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_9.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757366 "|accelerator_toplevel|potential_adder_9:inst35"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[26\] potential_adder_9.v(134) " "Inferred latch for \"b\[26\]\" at potential_adder_9.v(134)" {  } { { "../rtl/potential_adder_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_9.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757366 "|accelerator_toplevel|potential_adder_9:inst35"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[27\] potential_adder_9.v(134) " "Inferred latch for \"b\[27\]\" at potential_adder_9.v(134)" {  } { { "../rtl/potential_adder_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_9.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757366 "|accelerator_toplevel|potential_adder_9:inst35"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[28\] potential_adder_9.v(134) " "Inferred latch for \"b\[28\]\" at potential_adder_9.v(134)" {  } { { "../rtl/potential_adder_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_9.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757366 "|accelerator_toplevel|potential_adder_9:inst35"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[29\] potential_adder_9.v(134) " "Inferred latch for \"b\[29\]\" at potential_adder_9.v(134)" {  } { { "../rtl/potential_adder_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_9.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757366 "|accelerator_toplevel|potential_adder_9:inst35"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[30\] potential_adder_9.v(134) " "Inferred latch for \"b\[30\]\" at potential_adder_9.v(134)" {  } { { "../rtl/potential_adder_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_9.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757366 "|accelerator_toplevel|potential_adder_9:inst35"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[31\] potential_adder_9.v(134) " "Inferred latch for \"b\[31\]\" at potential_adder_9.v(134)" {  } { { "../rtl/potential_adder_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_9.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757366 "|accelerator_toplevel|potential_adder_9:inst35"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[0\] potential_adder_9.v(134) " "Inferred latch for \"a\[0\]\" at potential_adder_9.v(134)" {  } { { "../rtl/potential_adder_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_9.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757367 "|accelerator_toplevel|potential_adder_9:inst35"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[1\] potential_adder_9.v(134) " "Inferred latch for \"a\[1\]\" at potential_adder_9.v(134)" {  } { { "../rtl/potential_adder_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_9.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757367 "|accelerator_toplevel|potential_adder_9:inst35"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[2\] potential_adder_9.v(134) " "Inferred latch for \"a\[2\]\" at potential_adder_9.v(134)" {  } { { "../rtl/potential_adder_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_9.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757367 "|accelerator_toplevel|potential_adder_9:inst35"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[3\] potential_adder_9.v(134) " "Inferred latch for \"a\[3\]\" at potential_adder_9.v(134)" {  } { { "../rtl/potential_adder_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_9.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757367 "|accelerator_toplevel|potential_adder_9:inst35"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[4\] potential_adder_9.v(134) " "Inferred latch for \"a\[4\]\" at potential_adder_9.v(134)" {  } { { "../rtl/potential_adder_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_9.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757367 "|accelerator_toplevel|potential_adder_9:inst35"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[5\] potential_adder_9.v(134) " "Inferred latch for \"a\[5\]\" at potential_adder_9.v(134)" {  } { { "../rtl/potential_adder_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_9.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757367 "|accelerator_toplevel|potential_adder_9:inst35"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[6\] potential_adder_9.v(134) " "Inferred latch for \"a\[6\]\" at potential_adder_9.v(134)" {  } { { "../rtl/potential_adder_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_9.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757367 "|accelerator_toplevel|potential_adder_9:inst35"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[7\] potential_adder_9.v(134) " "Inferred latch for \"a\[7\]\" at potential_adder_9.v(134)" {  } { { "../rtl/potential_adder_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_9.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757367 "|accelerator_toplevel|potential_adder_9:inst35"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[8\] potential_adder_9.v(134) " "Inferred latch for \"a\[8\]\" at potential_adder_9.v(134)" {  } { { "../rtl/potential_adder_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_9.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757367 "|accelerator_toplevel|potential_adder_9:inst35"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[9\] potential_adder_9.v(134) " "Inferred latch for \"a\[9\]\" at potential_adder_9.v(134)" {  } { { "../rtl/potential_adder_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_9.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757367 "|accelerator_toplevel|potential_adder_9:inst35"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[10\] potential_adder_9.v(134) " "Inferred latch for \"a\[10\]\" at potential_adder_9.v(134)" {  } { { "../rtl/potential_adder_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_9.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757368 "|accelerator_toplevel|potential_adder_9:inst35"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[11\] potential_adder_9.v(134) " "Inferred latch for \"a\[11\]\" at potential_adder_9.v(134)" {  } { { "../rtl/potential_adder_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_9.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757368 "|accelerator_toplevel|potential_adder_9:inst35"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[12\] potential_adder_9.v(134) " "Inferred latch for \"a\[12\]\" at potential_adder_9.v(134)" {  } { { "../rtl/potential_adder_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_9.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757368 "|accelerator_toplevel|potential_adder_9:inst35"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[13\] potential_adder_9.v(134) " "Inferred latch for \"a\[13\]\" at potential_adder_9.v(134)" {  } { { "../rtl/potential_adder_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_9.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757368 "|accelerator_toplevel|potential_adder_9:inst35"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[14\] potential_adder_9.v(134) " "Inferred latch for \"a\[14\]\" at potential_adder_9.v(134)" {  } { { "../rtl/potential_adder_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_9.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757368 "|accelerator_toplevel|potential_adder_9:inst35"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[15\] potential_adder_9.v(134) " "Inferred latch for \"a\[15\]\" at potential_adder_9.v(134)" {  } { { "../rtl/potential_adder_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_9.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757368 "|accelerator_toplevel|potential_adder_9:inst35"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[16\] potential_adder_9.v(134) " "Inferred latch for \"a\[16\]\" at potential_adder_9.v(134)" {  } { { "../rtl/potential_adder_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_9.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757368 "|accelerator_toplevel|potential_adder_9:inst35"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[17\] potential_adder_9.v(134) " "Inferred latch for \"a\[17\]\" at potential_adder_9.v(134)" {  } { { "../rtl/potential_adder_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_9.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757368 "|accelerator_toplevel|potential_adder_9:inst35"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[18\] potential_adder_9.v(134) " "Inferred latch for \"a\[18\]\" at potential_adder_9.v(134)" {  } { { "../rtl/potential_adder_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_9.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757368 "|accelerator_toplevel|potential_adder_9:inst35"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[19\] potential_adder_9.v(134) " "Inferred latch for \"a\[19\]\" at potential_adder_9.v(134)" {  } { { "../rtl/potential_adder_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_9.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757369 "|accelerator_toplevel|potential_adder_9:inst35"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[20\] potential_adder_9.v(134) " "Inferred latch for \"a\[20\]\" at potential_adder_9.v(134)" {  } { { "../rtl/potential_adder_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_9.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757369 "|accelerator_toplevel|potential_adder_9:inst35"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[21\] potential_adder_9.v(134) " "Inferred latch for \"a\[21\]\" at potential_adder_9.v(134)" {  } { { "../rtl/potential_adder_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_9.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757369 "|accelerator_toplevel|potential_adder_9:inst35"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[22\] potential_adder_9.v(134) " "Inferred latch for \"a\[22\]\" at potential_adder_9.v(134)" {  } { { "../rtl/potential_adder_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_9.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757369 "|accelerator_toplevel|potential_adder_9:inst35"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[23\] potential_adder_9.v(134) " "Inferred latch for \"a\[23\]\" at potential_adder_9.v(134)" {  } { { "../rtl/potential_adder_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_9.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757369 "|accelerator_toplevel|potential_adder_9:inst35"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[24\] potential_adder_9.v(134) " "Inferred latch for \"a\[24\]\" at potential_adder_9.v(134)" {  } { { "../rtl/potential_adder_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_9.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757369 "|accelerator_toplevel|potential_adder_9:inst35"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[25\] potential_adder_9.v(134) " "Inferred latch for \"a\[25\]\" at potential_adder_9.v(134)" {  } { { "../rtl/potential_adder_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_9.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757369 "|accelerator_toplevel|potential_adder_9:inst35"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[26\] potential_adder_9.v(134) " "Inferred latch for \"a\[26\]\" at potential_adder_9.v(134)" {  } { { "../rtl/potential_adder_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_9.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757369 "|accelerator_toplevel|potential_adder_9:inst35"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[27\] potential_adder_9.v(134) " "Inferred latch for \"a\[27\]\" at potential_adder_9.v(134)" {  } { { "../rtl/potential_adder_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_9.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757369 "|accelerator_toplevel|potential_adder_9:inst35"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[28\] potential_adder_9.v(134) " "Inferred latch for \"a\[28\]\" at potential_adder_9.v(134)" {  } { { "../rtl/potential_adder_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_9.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757370 "|accelerator_toplevel|potential_adder_9:inst35"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[29\] potential_adder_9.v(134) " "Inferred latch for \"a\[29\]\" at potential_adder_9.v(134)" {  } { { "../rtl/potential_adder_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_9.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757370 "|accelerator_toplevel|potential_adder_9:inst35"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[30\] potential_adder_9.v(134) " "Inferred latch for \"a\[30\]\" at potential_adder_9.v(134)" {  } { { "../rtl/potential_adder_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_9.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757370 "|accelerator_toplevel|potential_adder_9:inst35"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[31\] potential_adder_9.v(134) " "Inferred latch for \"a\[31\]\" at potential_adder_9.v(134)" {  } { { "../rtl/potential_adder_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_9.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757370 "|accelerator_toplevel|potential_adder_9:inst35"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "model.10 potential_adder_9.v(134) " "Inferred latch for \"model.10\" at potential_adder_9.v(134)" {  } { { "../rtl/potential_adder_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_9.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757370 "|accelerator_toplevel|potential_adder_9:inst35"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "model.01 potential_adder_9.v(134) " "Inferred latch for \"model.01\" at potential_adder_9.v(134)" {  } { { "../rtl/potential_adder_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_9.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757370 "|accelerator_toplevel|potential_adder_9:inst35"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "model.00 potential_adder_9.v(134) " "Inferred latch for \"model.00\" at potential_adder_9.v(134)" {  } { { "../rtl/potential_adder_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_9.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757370 "|accelerator_toplevel|potential_adder_9:inst35"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[0\] potential_adder_9.v(134) " "Inferred latch for \"v_threshold\[0\]\" at potential_adder_9.v(134)" {  } { { "../rtl/potential_adder_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_9.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757370 "|accelerator_toplevel|potential_adder_9:inst35"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[1\] potential_adder_9.v(134) " "Inferred latch for \"v_threshold\[1\]\" at potential_adder_9.v(134)" {  } { { "../rtl/potential_adder_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_9.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757370 "|accelerator_toplevel|potential_adder_9:inst35"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[2\] potential_adder_9.v(134) " "Inferred latch for \"v_threshold\[2\]\" at potential_adder_9.v(134)" {  } { { "../rtl/potential_adder_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_9.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757371 "|accelerator_toplevel|potential_adder_9:inst35"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[3\] potential_adder_9.v(134) " "Inferred latch for \"v_threshold\[3\]\" at potential_adder_9.v(134)" {  } { { "../rtl/potential_adder_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_9.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757371 "|accelerator_toplevel|potential_adder_9:inst35"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[4\] potential_adder_9.v(134) " "Inferred latch for \"v_threshold\[4\]\" at potential_adder_9.v(134)" {  } { { "../rtl/potential_adder_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_9.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757371 "|accelerator_toplevel|potential_adder_9:inst35"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[5\] potential_adder_9.v(134) " "Inferred latch for \"v_threshold\[5\]\" at potential_adder_9.v(134)" {  } { { "../rtl/potential_adder_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_9.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757371 "|accelerator_toplevel|potential_adder_9:inst35"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[6\] potential_adder_9.v(134) " "Inferred latch for \"v_threshold\[6\]\" at potential_adder_9.v(134)" {  } { { "../rtl/potential_adder_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_9.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757371 "|accelerator_toplevel|potential_adder_9:inst35"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[7\] potential_adder_9.v(134) " "Inferred latch for \"v_threshold\[7\]\" at potential_adder_9.v(134)" {  } { { "../rtl/potential_adder_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_9.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757371 "|accelerator_toplevel|potential_adder_9:inst35"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[8\] potential_adder_9.v(134) " "Inferred latch for \"v_threshold\[8\]\" at potential_adder_9.v(134)" {  } { { "../rtl/potential_adder_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_9.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757371 "|accelerator_toplevel|potential_adder_9:inst35"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[9\] potential_adder_9.v(134) " "Inferred latch for \"v_threshold\[9\]\" at potential_adder_9.v(134)" {  } { { "../rtl/potential_adder_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_9.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757371 "|accelerator_toplevel|potential_adder_9:inst35"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[10\] potential_adder_9.v(134) " "Inferred latch for \"v_threshold\[10\]\" at potential_adder_9.v(134)" {  } { { "../rtl/potential_adder_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_9.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757372 "|accelerator_toplevel|potential_adder_9:inst35"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[11\] potential_adder_9.v(134) " "Inferred latch for \"v_threshold\[11\]\" at potential_adder_9.v(134)" {  } { { "../rtl/potential_adder_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_9.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757372 "|accelerator_toplevel|potential_adder_9:inst35"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[12\] potential_adder_9.v(134) " "Inferred latch for \"v_threshold\[12\]\" at potential_adder_9.v(134)" {  } { { "../rtl/potential_adder_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_9.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757372 "|accelerator_toplevel|potential_adder_9:inst35"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[13\] potential_adder_9.v(134) " "Inferred latch for \"v_threshold\[13\]\" at potential_adder_9.v(134)" {  } { { "../rtl/potential_adder_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_9.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757372 "|accelerator_toplevel|potential_adder_9:inst35"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[14\] potential_adder_9.v(134) " "Inferred latch for \"v_threshold\[14\]\" at potential_adder_9.v(134)" {  } { { "../rtl/potential_adder_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_9.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757372 "|accelerator_toplevel|potential_adder_9:inst35"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[15\] potential_adder_9.v(134) " "Inferred latch for \"v_threshold\[15\]\" at potential_adder_9.v(134)" {  } { { "../rtl/potential_adder_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_9.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757372 "|accelerator_toplevel|potential_adder_9:inst35"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[16\] potential_adder_9.v(134) " "Inferred latch for \"v_threshold\[16\]\" at potential_adder_9.v(134)" {  } { { "../rtl/potential_adder_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_9.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757372 "|accelerator_toplevel|potential_adder_9:inst35"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[17\] potential_adder_9.v(134) " "Inferred latch for \"v_threshold\[17\]\" at potential_adder_9.v(134)" {  } { { "../rtl/potential_adder_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_9.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757372 "|accelerator_toplevel|potential_adder_9:inst35"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[18\] potential_adder_9.v(134) " "Inferred latch for \"v_threshold\[18\]\" at potential_adder_9.v(134)" {  } { { "../rtl/potential_adder_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_9.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757372 "|accelerator_toplevel|potential_adder_9:inst35"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[19\] potential_adder_9.v(134) " "Inferred latch for \"v_threshold\[19\]\" at potential_adder_9.v(134)" {  } { { "../rtl/potential_adder_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_9.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757372 "|accelerator_toplevel|potential_adder_9:inst35"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[20\] potential_adder_9.v(134) " "Inferred latch for \"v_threshold\[20\]\" at potential_adder_9.v(134)" {  } { { "../rtl/potential_adder_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_9.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757372 "|accelerator_toplevel|potential_adder_9:inst35"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[21\] potential_adder_9.v(134) " "Inferred latch for \"v_threshold\[21\]\" at potential_adder_9.v(134)" {  } { { "../rtl/potential_adder_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_9.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757373 "|accelerator_toplevel|potential_adder_9:inst35"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[22\] potential_adder_9.v(134) " "Inferred latch for \"v_threshold\[22\]\" at potential_adder_9.v(134)" {  } { { "../rtl/potential_adder_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_9.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757373 "|accelerator_toplevel|potential_adder_9:inst35"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[23\] potential_adder_9.v(134) " "Inferred latch for \"v_threshold\[23\]\" at potential_adder_9.v(134)" {  } { { "../rtl/potential_adder_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_9.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757373 "|accelerator_toplevel|potential_adder_9:inst35"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[24\] potential_adder_9.v(134) " "Inferred latch for \"v_threshold\[24\]\" at potential_adder_9.v(134)" {  } { { "../rtl/potential_adder_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_9.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757373 "|accelerator_toplevel|potential_adder_9:inst35"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[25\] potential_adder_9.v(134) " "Inferred latch for \"v_threshold\[25\]\" at potential_adder_9.v(134)" {  } { { "../rtl/potential_adder_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_9.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757373 "|accelerator_toplevel|potential_adder_9:inst35"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[26\] potential_adder_9.v(134) " "Inferred latch for \"v_threshold\[26\]\" at potential_adder_9.v(134)" {  } { { "../rtl/potential_adder_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_9.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757373 "|accelerator_toplevel|potential_adder_9:inst35"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[27\] potential_adder_9.v(134) " "Inferred latch for \"v_threshold\[27\]\" at potential_adder_9.v(134)" {  } { { "../rtl/potential_adder_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_9.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757373 "|accelerator_toplevel|potential_adder_9:inst35"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[28\] potential_adder_9.v(134) " "Inferred latch for \"v_threshold\[28\]\" at potential_adder_9.v(134)" {  } { { "../rtl/potential_adder_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_9.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757373 "|accelerator_toplevel|potential_adder_9:inst35"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[29\] potential_adder_9.v(134) " "Inferred latch for \"v_threshold\[29\]\" at potential_adder_9.v(134)" {  } { { "../rtl/potential_adder_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_9.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757373 "|accelerator_toplevel|potential_adder_9:inst35"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[30\] potential_adder_9.v(134) " "Inferred latch for \"v_threshold\[30\]\" at potential_adder_9.v(134)" {  } { { "../rtl/potential_adder_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_9.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757373 "|accelerator_toplevel|potential_adder_9:inst35"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_threshold\[31\] potential_adder_9.v(134) " "Inferred latch for \"v_threshold\[31\]\" at potential_adder_9.v(134)" {  } { { "../rtl/potential_adder_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_9.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757374 "|accelerator_toplevel|potential_adder_9:inst35"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[0\] potential_adder_9.v(134) " "Inferred latch for \"u\[0\]\" at potential_adder_9.v(134)" {  } { { "../rtl/potential_adder_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_9.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757374 "|accelerator_toplevel|potential_adder_9:inst35"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[1\] potential_adder_9.v(134) " "Inferred latch for \"u\[1\]\" at potential_adder_9.v(134)" {  } { { "../rtl/potential_adder_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_9.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757374 "|accelerator_toplevel|potential_adder_9:inst35"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[2\] potential_adder_9.v(134) " "Inferred latch for \"u\[2\]\" at potential_adder_9.v(134)" {  } { { "../rtl/potential_adder_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_9.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757374 "|accelerator_toplevel|potential_adder_9:inst35"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[3\] potential_adder_9.v(134) " "Inferred latch for \"u\[3\]\" at potential_adder_9.v(134)" {  } { { "../rtl/potential_adder_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_9.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757374 "|accelerator_toplevel|potential_adder_9:inst35"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[4\] potential_adder_9.v(134) " "Inferred latch for \"u\[4\]\" at potential_adder_9.v(134)" {  } { { "../rtl/potential_adder_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_9.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757374 "|accelerator_toplevel|potential_adder_9:inst35"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[5\] potential_adder_9.v(134) " "Inferred latch for \"u\[5\]\" at potential_adder_9.v(134)" {  } { { "../rtl/potential_adder_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_9.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757374 "|accelerator_toplevel|potential_adder_9:inst35"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[6\] potential_adder_9.v(134) " "Inferred latch for \"u\[6\]\" at potential_adder_9.v(134)" {  } { { "../rtl/potential_adder_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_9.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757374 "|accelerator_toplevel|potential_adder_9:inst35"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[7\] potential_adder_9.v(134) " "Inferred latch for \"u\[7\]\" at potential_adder_9.v(134)" {  } { { "../rtl/potential_adder_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_9.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757374 "|accelerator_toplevel|potential_adder_9:inst35"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[8\] potential_adder_9.v(134) " "Inferred latch for \"u\[8\]\" at potential_adder_9.v(134)" {  } { { "../rtl/potential_adder_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_9.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757375 "|accelerator_toplevel|potential_adder_9:inst35"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[9\] potential_adder_9.v(134) " "Inferred latch for \"u\[9\]\" at potential_adder_9.v(134)" {  } { { "../rtl/potential_adder_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_9.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757375 "|accelerator_toplevel|potential_adder_9:inst35"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[10\] potential_adder_9.v(134) " "Inferred latch for \"u\[10\]\" at potential_adder_9.v(134)" {  } { { "../rtl/potential_adder_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_9.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757375 "|accelerator_toplevel|potential_adder_9:inst35"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[11\] potential_adder_9.v(134) " "Inferred latch for \"u\[11\]\" at potential_adder_9.v(134)" {  } { { "../rtl/potential_adder_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_9.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757375 "|accelerator_toplevel|potential_adder_9:inst35"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[12\] potential_adder_9.v(134) " "Inferred latch for \"u\[12\]\" at potential_adder_9.v(134)" {  } { { "../rtl/potential_adder_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_9.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757375 "|accelerator_toplevel|potential_adder_9:inst35"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[13\] potential_adder_9.v(134) " "Inferred latch for \"u\[13\]\" at potential_adder_9.v(134)" {  } { { "../rtl/potential_adder_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_9.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757375 "|accelerator_toplevel|potential_adder_9:inst35"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[14\] potential_adder_9.v(134) " "Inferred latch for \"u\[14\]\" at potential_adder_9.v(134)" {  } { { "../rtl/potential_adder_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_9.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757375 "|accelerator_toplevel|potential_adder_9:inst35"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[15\] potential_adder_9.v(134) " "Inferred latch for \"u\[15\]\" at potential_adder_9.v(134)" {  } { { "../rtl/potential_adder_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_9.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757375 "|accelerator_toplevel|potential_adder_9:inst35"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[16\] potential_adder_9.v(134) " "Inferred latch for \"u\[16\]\" at potential_adder_9.v(134)" {  } { { "../rtl/potential_adder_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_9.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757376 "|accelerator_toplevel|potential_adder_9:inst35"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[17\] potential_adder_9.v(134) " "Inferred latch for \"u\[17\]\" at potential_adder_9.v(134)" {  } { { "../rtl/potential_adder_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_9.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757376 "|accelerator_toplevel|potential_adder_9:inst35"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[18\] potential_adder_9.v(134) " "Inferred latch for \"u\[18\]\" at potential_adder_9.v(134)" {  } { { "../rtl/potential_adder_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_9.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757376 "|accelerator_toplevel|potential_adder_9:inst35"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[19\] potential_adder_9.v(134) " "Inferred latch for \"u\[19\]\" at potential_adder_9.v(134)" {  } { { "../rtl/potential_adder_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_9.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757376 "|accelerator_toplevel|potential_adder_9:inst35"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[20\] potential_adder_9.v(134) " "Inferred latch for \"u\[20\]\" at potential_adder_9.v(134)" {  } { { "../rtl/potential_adder_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_9.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757376 "|accelerator_toplevel|potential_adder_9:inst35"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[21\] potential_adder_9.v(134) " "Inferred latch for \"u\[21\]\" at potential_adder_9.v(134)" {  } { { "../rtl/potential_adder_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_9.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757376 "|accelerator_toplevel|potential_adder_9:inst35"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[22\] potential_adder_9.v(134) " "Inferred latch for \"u\[22\]\" at potential_adder_9.v(134)" {  } { { "../rtl/potential_adder_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_9.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757376 "|accelerator_toplevel|potential_adder_9:inst35"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[23\] potential_adder_9.v(134) " "Inferred latch for \"u\[23\]\" at potential_adder_9.v(134)" {  } { { "../rtl/potential_adder_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_9.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757376 "|accelerator_toplevel|potential_adder_9:inst35"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[24\] potential_adder_9.v(134) " "Inferred latch for \"u\[24\]\" at potential_adder_9.v(134)" {  } { { "../rtl/potential_adder_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_9.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757376 "|accelerator_toplevel|potential_adder_9:inst35"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[25\] potential_adder_9.v(134) " "Inferred latch for \"u\[25\]\" at potential_adder_9.v(134)" {  } { { "../rtl/potential_adder_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_9.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757377 "|accelerator_toplevel|potential_adder_9:inst35"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[26\] potential_adder_9.v(134) " "Inferred latch for \"u\[26\]\" at potential_adder_9.v(134)" {  } { { "../rtl/potential_adder_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_9.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757377 "|accelerator_toplevel|potential_adder_9:inst35"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[27\] potential_adder_9.v(134) " "Inferred latch for \"u\[27\]\" at potential_adder_9.v(134)" {  } { { "../rtl/potential_adder_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_9.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757377 "|accelerator_toplevel|potential_adder_9:inst35"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[28\] potential_adder_9.v(134) " "Inferred latch for \"u\[28\]\" at potential_adder_9.v(134)" {  } { { "../rtl/potential_adder_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_9.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757377 "|accelerator_toplevel|potential_adder_9:inst35"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[29\] potential_adder_9.v(134) " "Inferred latch for \"u\[29\]\" at potential_adder_9.v(134)" {  } { { "../rtl/potential_adder_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_9.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757377 "|accelerator_toplevel|potential_adder_9:inst35"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[30\] potential_adder_9.v(134) " "Inferred latch for \"u\[30\]\" at potential_adder_9.v(134)" {  } { { "../rtl/potential_adder_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_9.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757377 "|accelerator_toplevel|potential_adder_9:inst35"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u\[31\] potential_adder_9.v(134) " "Inferred latch for \"u\[31\]\" at potential_adder_9.v(134)" {  } { { "../rtl/potential_adder_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_9.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757377 "|accelerator_toplevel|potential_adder_9:inst35"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "potential_decay_9 potential_decay_9:inst34 " "Elaborating entity \"potential_decay_9\" for hierarchy \"potential_decay_9:inst34\"" {  } { { "accelerator_toplevel.bdf" "inst34" { Schematic "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/synth/accelerator_toplevel.bdf" { { 5296 -144 184 5536 "inst34" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1736498757434 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "neuron_address potential_decay_9.v(43) " "Verilog HDL or VHDL warning at potential_decay_9.v(43): object \"neuron_address\" assigned a value but never read" {  } { { "../rtl/potential_decay_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_9.v" 43 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1736498757435 "|accelerator_toplevel|potential_decay_9:inst34"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "output_potential_decay9_izhi potential_decay_9.v(45) " "Verilog HDL warning at potential_decay_9.v(45): object output_potential_decay9_izhi used but never assigned" {  } { { "../rtl/potential_decay_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_9.v" 45 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1736498757435 "|accelerator_toplevel|potential_decay_9:inst34"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "set potential_decay_9.v(76) " "Verilog HDL Always Construct warning at potential_decay_9.v(76): variable \"set\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/potential_decay_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_9.v" 76 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1736498757435 "|accelerator_toplevel|potential_decay_9:inst34"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "decay_rate potential_decay_9.v(74) " "Verilog HDL Always Construct warning at potential_decay_9.v(74): inferring latch(es) for variable \"decay_rate\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_decay_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_9.v" 74 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498757436 "|accelerator_toplevel|potential_decay_9:inst34"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "model potential_decay_9.v(74) " "Verilog HDL Always Construct warning at potential_decay_9.v(74): inferring latch(es) for variable \"model\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_decay_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_9.v" 74 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498757436 "|accelerator_toplevel|potential_decay_9:inst34"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "membrane_potential potential_decay_9.v(135) " "Verilog HDL Always Construct warning at potential_decay_9.v(135): variable \"membrane_potential\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/potential_decay_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_9.v" 135 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1736498757437 "|accelerator_toplevel|potential_decay_9:inst34"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "membrane_potential potential_decay_9.v(136) " "Verilog HDL Always Construct warning at potential_decay_9.v(136): variable \"membrane_potential\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/potential_decay_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_9.v" 136 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1736498757437 "|accelerator_toplevel|potential_decay_9:inst34"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "membrane_potential potential_decay_9.v(137) " "Verilog HDL Always Construct warning at potential_decay_9.v(137): variable \"membrane_potential\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/potential_decay_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_9.v" 137 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1736498757437 "|accelerator_toplevel|potential_decay_9:inst34"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "decay_rate potential_decay_9.v(139) " "Verilog HDL Always Construct warning at potential_decay_9.v(139): variable \"decay_rate\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/potential_decay_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_9.v" 139 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1736498757437 "|accelerator_toplevel|potential_decay_9:inst34"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 potential_decay_9.v(143) " "Verilog HDL assignment warning at potential_decay_9.v(143): truncated value with size 33 to match size of target (32)" {  } { { "../rtl/potential_decay_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_9.v" 143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1736498757437 "|accelerator_toplevel|potential_decay_9:inst34"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 potential_decay_9.v(158) " "Verilog HDL assignment warning at potential_decay_9.v(158): truncated value with size 33 to match size of target (32)" {  } { { "../rtl/potential_decay_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_9.v" 158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1736498757437 "|accelerator_toplevel|potential_decay_9:inst34"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 potential_decay_9.v(163) " "Verilog HDL assignment warning at potential_decay_9.v(163): truncated value with size 33 to match size of target (32)" {  } { { "../rtl/potential_decay_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_9.v" 163 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1736498757438 "|accelerator_toplevel|potential_decay_9:inst34"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 potential_decay_9.v(168) " "Verilog HDL assignment warning at potential_decay_9.v(168): truncated value with size 33 to match size of target (32)" {  } { { "../rtl/potential_decay_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_9.v" 168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1736498757438 "|accelerator_toplevel|potential_decay_9:inst34"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 potential_decay_9.v(174) " "Verilog HDL assignment warning at potential_decay_9.v(174): truncated value with size 33 to match size of target (32)" {  } { { "../rtl/potential_decay_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_9.v" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1736498757438 "|accelerator_toplevel|potential_decay_9:inst34"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 potential_decay_9.v(175) " "Verilog HDL assignment warning at potential_decay_9.v(175): truncated value with size 33 to match size of target (32)" {  } { { "../rtl/potential_decay_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_9.v" 175 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1736498757438 "|accelerator_toplevel|potential_decay_9:inst34"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "result_divide_by_2_plus_4 potential_decay_9.v(176) " "Verilog HDL Always Construct warning at potential_decay_9.v(176): variable \"result_divide_by_2_plus_4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/potential_decay_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_9.v" 176 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1736498757438 "|accelerator_toplevel|potential_decay_9:inst34"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 potential_decay_9.v(181) " "Verilog HDL assignment warning at potential_decay_9.v(181): truncated value with size 33 to match size of target (32)" {  } { { "../rtl/potential_decay_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_9.v" 181 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1736498757438 "|accelerator_toplevel|potential_decay_9:inst34"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sign potential_decay_9.v(110) " "Verilog HDL Always Construct warning at potential_decay_9.v(110): inferring latch(es) for variable \"sign\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_decay_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_9.v" 110 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498757440 "|accelerator_toplevel|potential_decay_9:inst34"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "exponent potential_decay_9.v(110) " "Verilog HDL Always Construct warning at potential_decay_9.v(110): inferring latch(es) for variable \"exponent\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_decay_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_9.v" 110 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498757440 "|accelerator_toplevel|potential_decay_9:inst34"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mantissa potential_decay_9.v(110) " "Verilog HDL Always Construct warning at potential_decay_9.v(110): inferring latch(es) for variable \"mantissa\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_decay_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_9.v" 110 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498757440 "|accelerator_toplevel|potential_decay_9:inst34"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "adjusted_exponent potential_decay_9.v(110) " "Verilog HDL Always Construct warning at potential_decay_9.v(110): inferring latch(es) for variable \"adjusted_exponent\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_decay_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_9.v" 110 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498757440 "|accelerator_toplevel|potential_decay_9:inst34"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "output_potential_decay9_LIF potential_decay_9.v(110) " "Verilog HDL Always Construct warning at potential_decay_9.v(110): inferring latch(es) for variable \"output_potential_decay9_LIF\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_decay_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_9.v" 110 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498757440 "|accelerator_toplevel|potential_decay_9:inst34"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "exponent_divided_by_2 potential_decay_9.v(110) " "Verilog HDL Always Construct warning at potential_decay_9.v(110): inferring latch(es) for variable \"exponent_divided_by_2\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_decay_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_9.v" 110 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498757440 "|accelerator_toplevel|potential_decay_9:inst34"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "exponent_divided_by_4 potential_decay_9.v(110) " "Verilog HDL Always Construct warning at potential_decay_9.v(110): inferring latch(es) for variable \"exponent_divided_by_4\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_decay_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_9.v" 110 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498757440 "|accelerator_toplevel|potential_decay_9:inst34"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "number_divided_by_2 potential_decay_9.v(110) " "Verilog HDL Always Construct warning at potential_decay_9.v(110): inferring latch(es) for variable \"number_divided_by_2\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_decay_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_9.v" 110 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498757440 "|accelerator_toplevel|potential_decay_9:inst34"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "number_divided_by_4 potential_decay_9.v(110) " "Verilog HDL Always Construct warning at potential_decay_9.v(110): inferring latch(es) for variable \"number_divided_by_4\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/potential_decay_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_9.v" 110 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498757440 "|accelerator_toplevel|potential_decay_9:inst34"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "model potential_decay_9.v(191) " "Verilog HDL Always Construct warning at potential_decay_9.v(191): variable \"model\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/potential_decay_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_9.v" 191 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1736498757441 "|accelerator_toplevel|potential_decay_9:inst34"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "output_potential_decay9_izhi 0 potential_decay_9.v(45) " "Net \"output_potential_decay9_izhi\" at potential_decay_9.v(45) has no driver or initial value, using a default initial value '0'" {  } { { "../rtl/potential_decay_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_9.v" 45 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1736498757445 "|accelerator_toplevel|potential_decay_9:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[0\] potential_decay_9.v(123) " "Inferred latch for \"number_divided_by_4\[0\]\" at potential_decay_9.v(123)" {  } { { "../rtl/potential_decay_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_9.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757448 "|accelerator_toplevel|potential_decay_9:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[1\] potential_decay_9.v(123) " "Inferred latch for \"number_divided_by_4\[1\]\" at potential_decay_9.v(123)" {  } { { "../rtl/potential_decay_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_9.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757448 "|accelerator_toplevel|potential_decay_9:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[2\] potential_decay_9.v(123) " "Inferred latch for \"number_divided_by_4\[2\]\" at potential_decay_9.v(123)" {  } { { "../rtl/potential_decay_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_9.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757448 "|accelerator_toplevel|potential_decay_9:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[3\] potential_decay_9.v(123) " "Inferred latch for \"number_divided_by_4\[3\]\" at potential_decay_9.v(123)" {  } { { "../rtl/potential_decay_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_9.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757448 "|accelerator_toplevel|potential_decay_9:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[4\] potential_decay_9.v(123) " "Inferred latch for \"number_divided_by_4\[4\]\" at potential_decay_9.v(123)" {  } { { "../rtl/potential_decay_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_9.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757448 "|accelerator_toplevel|potential_decay_9:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[5\] potential_decay_9.v(123) " "Inferred latch for \"number_divided_by_4\[5\]\" at potential_decay_9.v(123)" {  } { { "../rtl/potential_decay_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_9.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757448 "|accelerator_toplevel|potential_decay_9:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[6\] potential_decay_9.v(123) " "Inferred latch for \"number_divided_by_4\[6\]\" at potential_decay_9.v(123)" {  } { { "../rtl/potential_decay_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_9.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757448 "|accelerator_toplevel|potential_decay_9:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[7\] potential_decay_9.v(123) " "Inferred latch for \"number_divided_by_4\[7\]\" at potential_decay_9.v(123)" {  } { { "../rtl/potential_decay_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_9.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757449 "|accelerator_toplevel|potential_decay_9:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[8\] potential_decay_9.v(123) " "Inferred latch for \"number_divided_by_4\[8\]\" at potential_decay_9.v(123)" {  } { { "../rtl/potential_decay_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_9.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757449 "|accelerator_toplevel|potential_decay_9:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[9\] potential_decay_9.v(123) " "Inferred latch for \"number_divided_by_4\[9\]\" at potential_decay_9.v(123)" {  } { { "../rtl/potential_decay_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_9.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757449 "|accelerator_toplevel|potential_decay_9:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[10\] potential_decay_9.v(123) " "Inferred latch for \"number_divided_by_4\[10\]\" at potential_decay_9.v(123)" {  } { { "../rtl/potential_decay_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_9.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757449 "|accelerator_toplevel|potential_decay_9:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[11\] potential_decay_9.v(123) " "Inferred latch for \"number_divided_by_4\[11\]\" at potential_decay_9.v(123)" {  } { { "../rtl/potential_decay_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_9.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757449 "|accelerator_toplevel|potential_decay_9:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[12\] potential_decay_9.v(123) " "Inferred latch for \"number_divided_by_4\[12\]\" at potential_decay_9.v(123)" {  } { { "../rtl/potential_decay_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_9.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757449 "|accelerator_toplevel|potential_decay_9:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[13\] potential_decay_9.v(123) " "Inferred latch for \"number_divided_by_4\[13\]\" at potential_decay_9.v(123)" {  } { { "../rtl/potential_decay_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_9.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757449 "|accelerator_toplevel|potential_decay_9:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[14\] potential_decay_9.v(123) " "Inferred latch for \"number_divided_by_4\[14\]\" at potential_decay_9.v(123)" {  } { { "../rtl/potential_decay_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_9.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757449 "|accelerator_toplevel|potential_decay_9:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[15\] potential_decay_9.v(123) " "Inferred latch for \"number_divided_by_4\[15\]\" at potential_decay_9.v(123)" {  } { { "../rtl/potential_decay_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_9.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757449 "|accelerator_toplevel|potential_decay_9:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[16\] potential_decay_9.v(123) " "Inferred latch for \"number_divided_by_4\[16\]\" at potential_decay_9.v(123)" {  } { { "../rtl/potential_decay_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_9.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757450 "|accelerator_toplevel|potential_decay_9:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[17\] potential_decay_9.v(123) " "Inferred latch for \"number_divided_by_4\[17\]\" at potential_decay_9.v(123)" {  } { { "../rtl/potential_decay_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_9.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757450 "|accelerator_toplevel|potential_decay_9:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[18\] potential_decay_9.v(123) " "Inferred latch for \"number_divided_by_4\[18\]\" at potential_decay_9.v(123)" {  } { { "../rtl/potential_decay_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_9.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757450 "|accelerator_toplevel|potential_decay_9:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[19\] potential_decay_9.v(123) " "Inferred latch for \"number_divided_by_4\[19\]\" at potential_decay_9.v(123)" {  } { { "../rtl/potential_decay_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_9.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757450 "|accelerator_toplevel|potential_decay_9:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[20\] potential_decay_9.v(123) " "Inferred latch for \"number_divided_by_4\[20\]\" at potential_decay_9.v(123)" {  } { { "../rtl/potential_decay_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_9.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757450 "|accelerator_toplevel|potential_decay_9:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[21\] potential_decay_9.v(123) " "Inferred latch for \"number_divided_by_4\[21\]\" at potential_decay_9.v(123)" {  } { { "../rtl/potential_decay_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_9.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757450 "|accelerator_toplevel|potential_decay_9:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[22\] potential_decay_9.v(123) " "Inferred latch for \"number_divided_by_4\[22\]\" at potential_decay_9.v(123)" {  } { { "../rtl/potential_decay_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_9.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757450 "|accelerator_toplevel|potential_decay_9:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[23\] potential_decay_9.v(123) " "Inferred latch for \"number_divided_by_4\[23\]\" at potential_decay_9.v(123)" {  } { { "../rtl/potential_decay_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_9.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757450 "|accelerator_toplevel|potential_decay_9:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[24\] potential_decay_9.v(123) " "Inferred latch for \"number_divided_by_4\[24\]\" at potential_decay_9.v(123)" {  } { { "../rtl/potential_decay_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_9.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757450 "|accelerator_toplevel|potential_decay_9:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[25\] potential_decay_9.v(123) " "Inferred latch for \"number_divided_by_4\[25\]\" at potential_decay_9.v(123)" {  } { { "../rtl/potential_decay_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_9.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757450 "|accelerator_toplevel|potential_decay_9:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[26\] potential_decay_9.v(123) " "Inferred latch for \"number_divided_by_4\[26\]\" at potential_decay_9.v(123)" {  } { { "../rtl/potential_decay_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_9.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757451 "|accelerator_toplevel|potential_decay_9:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[27\] potential_decay_9.v(123) " "Inferred latch for \"number_divided_by_4\[27\]\" at potential_decay_9.v(123)" {  } { { "../rtl/potential_decay_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_9.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757451 "|accelerator_toplevel|potential_decay_9:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[28\] potential_decay_9.v(123) " "Inferred latch for \"number_divided_by_4\[28\]\" at potential_decay_9.v(123)" {  } { { "../rtl/potential_decay_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_9.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757451 "|accelerator_toplevel|potential_decay_9:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[29\] potential_decay_9.v(123) " "Inferred latch for \"number_divided_by_4\[29\]\" at potential_decay_9.v(123)" {  } { { "../rtl/potential_decay_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_9.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757451 "|accelerator_toplevel|potential_decay_9:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[30\] potential_decay_9.v(123) " "Inferred latch for \"number_divided_by_4\[30\]\" at potential_decay_9.v(123)" {  } { { "../rtl/potential_decay_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_9.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757451 "|accelerator_toplevel|potential_decay_9:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_4\[31\] potential_decay_9.v(123) " "Inferred latch for \"number_divided_by_4\[31\]\" at potential_decay_9.v(123)" {  } { { "../rtl/potential_decay_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_9.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757451 "|accelerator_toplevel|potential_decay_9:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[0\] potential_decay_9.v(123) " "Inferred latch for \"number_divided_by_2\[0\]\" at potential_decay_9.v(123)" {  } { { "../rtl/potential_decay_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_9.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757451 "|accelerator_toplevel|potential_decay_9:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[1\] potential_decay_9.v(123) " "Inferred latch for \"number_divided_by_2\[1\]\" at potential_decay_9.v(123)" {  } { { "../rtl/potential_decay_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_9.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757451 "|accelerator_toplevel|potential_decay_9:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[2\] potential_decay_9.v(123) " "Inferred latch for \"number_divided_by_2\[2\]\" at potential_decay_9.v(123)" {  } { { "../rtl/potential_decay_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_9.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757451 "|accelerator_toplevel|potential_decay_9:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[3\] potential_decay_9.v(123) " "Inferred latch for \"number_divided_by_2\[3\]\" at potential_decay_9.v(123)" {  } { { "../rtl/potential_decay_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_9.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757452 "|accelerator_toplevel|potential_decay_9:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[4\] potential_decay_9.v(123) " "Inferred latch for \"number_divided_by_2\[4\]\" at potential_decay_9.v(123)" {  } { { "../rtl/potential_decay_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_9.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757452 "|accelerator_toplevel|potential_decay_9:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[5\] potential_decay_9.v(123) " "Inferred latch for \"number_divided_by_2\[5\]\" at potential_decay_9.v(123)" {  } { { "../rtl/potential_decay_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_9.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757452 "|accelerator_toplevel|potential_decay_9:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[6\] potential_decay_9.v(123) " "Inferred latch for \"number_divided_by_2\[6\]\" at potential_decay_9.v(123)" {  } { { "../rtl/potential_decay_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_9.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757452 "|accelerator_toplevel|potential_decay_9:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[7\] potential_decay_9.v(123) " "Inferred latch for \"number_divided_by_2\[7\]\" at potential_decay_9.v(123)" {  } { { "../rtl/potential_decay_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_9.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757452 "|accelerator_toplevel|potential_decay_9:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[8\] potential_decay_9.v(123) " "Inferred latch for \"number_divided_by_2\[8\]\" at potential_decay_9.v(123)" {  } { { "../rtl/potential_decay_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_9.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757452 "|accelerator_toplevel|potential_decay_9:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[9\] potential_decay_9.v(123) " "Inferred latch for \"number_divided_by_2\[9\]\" at potential_decay_9.v(123)" {  } { { "../rtl/potential_decay_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_9.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757452 "|accelerator_toplevel|potential_decay_9:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[10\] potential_decay_9.v(123) " "Inferred latch for \"number_divided_by_2\[10\]\" at potential_decay_9.v(123)" {  } { { "../rtl/potential_decay_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_9.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757452 "|accelerator_toplevel|potential_decay_9:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[11\] potential_decay_9.v(123) " "Inferred latch for \"number_divided_by_2\[11\]\" at potential_decay_9.v(123)" {  } { { "../rtl/potential_decay_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_9.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757452 "|accelerator_toplevel|potential_decay_9:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[12\] potential_decay_9.v(123) " "Inferred latch for \"number_divided_by_2\[12\]\" at potential_decay_9.v(123)" {  } { { "../rtl/potential_decay_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_9.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757452 "|accelerator_toplevel|potential_decay_9:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[13\] potential_decay_9.v(123) " "Inferred latch for \"number_divided_by_2\[13\]\" at potential_decay_9.v(123)" {  } { { "../rtl/potential_decay_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_9.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757452 "|accelerator_toplevel|potential_decay_9:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[14\] potential_decay_9.v(123) " "Inferred latch for \"number_divided_by_2\[14\]\" at potential_decay_9.v(123)" {  } { { "../rtl/potential_decay_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_9.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757453 "|accelerator_toplevel|potential_decay_9:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[15\] potential_decay_9.v(123) " "Inferred latch for \"number_divided_by_2\[15\]\" at potential_decay_9.v(123)" {  } { { "../rtl/potential_decay_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_9.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757453 "|accelerator_toplevel|potential_decay_9:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[16\] potential_decay_9.v(123) " "Inferred latch for \"number_divided_by_2\[16\]\" at potential_decay_9.v(123)" {  } { { "../rtl/potential_decay_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_9.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757453 "|accelerator_toplevel|potential_decay_9:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[17\] potential_decay_9.v(123) " "Inferred latch for \"number_divided_by_2\[17\]\" at potential_decay_9.v(123)" {  } { { "../rtl/potential_decay_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_9.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757453 "|accelerator_toplevel|potential_decay_9:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[18\] potential_decay_9.v(123) " "Inferred latch for \"number_divided_by_2\[18\]\" at potential_decay_9.v(123)" {  } { { "../rtl/potential_decay_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_9.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757453 "|accelerator_toplevel|potential_decay_9:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[19\] potential_decay_9.v(123) " "Inferred latch for \"number_divided_by_2\[19\]\" at potential_decay_9.v(123)" {  } { { "../rtl/potential_decay_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_9.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757453 "|accelerator_toplevel|potential_decay_9:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[20\] potential_decay_9.v(123) " "Inferred latch for \"number_divided_by_2\[20\]\" at potential_decay_9.v(123)" {  } { { "../rtl/potential_decay_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_9.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757453 "|accelerator_toplevel|potential_decay_9:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[21\] potential_decay_9.v(123) " "Inferred latch for \"number_divided_by_2\[21\]\" at potential_decay_9.v(123)" {  } { { "../rtl/potential_decay_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_9.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757453 "|accelerator_toplevel|potential_decay_9:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[22\] potential_decay_9.v(123) " "Inferred latch for \"number_divided_by_2\[22\]\" at potential_decay_9.v(123)" {  } { { "../rtl/potential_decay_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_9.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757453 "|accelerator_toplevel|potential_decay_9:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[23\] potential_decay_9.v(123) " "Inferred latch for \"number_divided_by_2\[23\]\" at potential_decay_9.v(123)" {  } { { "../rtl/potential_decay_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_9.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757453 "|accelerator_toplevel|potential_decay_9:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[24\] potential_decay_9.v(123) " "Inferred latch for \"number_divided_by_2\[24\]\" at potential_decay_9.v(123)" {  } { { "../rtl/potential_decay_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_9.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757454 "|accelerator_toplevel|potential_decay_9:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[25\] potential_decay_9.v(123) " "Inferred latch for \"number_divided_by_2\[25\]\" at potential_decay_9.v(123)" {  } { { "../rtl/potential_decay_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_9.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757454 "|accelerator_toplevel|potential_decay_9:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[26\] potential_decay_9.v(123) " "Inferred latch for \"number_divided_by_2\[26\]\" at potential_decay_9.v(123)" {  } { { "../rtl/potential_decay_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_9.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757454 "|accelerator_toplevel|potential_decay_9:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[27\] potential_decay_9.v(123) " "Inferred latch for \"number_divided_by_2\[27\]\" at potential_decay_9.v(123)" {  } { { "../rtl/potential_decay_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_9.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757454 "|accelerator_toplevel|potential_decay_9:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[28\] potential_decay_9.v(123) " "Inferred latch for \"number_divided_by_2\[28\]\" at potential_decay_9.v(123)" {  } { { "../rtl/potential_decay_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_9.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757454 "|accelerator_toplevel|potential_decay_9:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[29\] potential_decay_9.v(123) " "Inferred latch for \"number_divided_by_2\[29\]\" at potential_decay_9.v(123)" {  } { { "../rtl/potential_decay_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_9.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757454 "|accelerator_toplevel|potential_decay_9:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[30\] potential_decay_9.v(123) " "Inferred latch for \"number_divided_by_2\[30\]\" at potential_decay_9.v(123)" {  } { { "../rtl/potential_decay_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_9.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757454 "|accelerator_toplevel|potential_decay_9:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number_divided_by_2\[31\] potential_decay_9.v(123) " "Inferred latch for \"number_divided_by_2\[31\]\" at potential_decay_9.v(123)" {  } { { "../rtl/potential_decay_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_9.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757454 "|accelerator_toplevel|potential_decay_9:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay9_LIF\[0\] potential_decay_9.v(123) " "Inferred latch for \"output_potential_decay9_LIF\[0\]\" at potential_decay_9.v(123)" {  } { { "../rtl/potential_decay_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_9.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757454 "|accelerator_toplevel|potential_decay_9:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay9_LIF\[1\] potential_decay_9.v(123) " "Inferred latch for \"output_potential_decay9_LIF\[1\]\" at potential_decay_9.v(123)" {  } { { "../rtl/potential_decay_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_9.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757454 "|accelerator_toplevel|potential_decay_9:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay9_LIF\[2\] potential_decay_9.v(123) " "Inferred latch for \"output_potential_decay9_LIF\[2\]\" at potential_decay_9.v(123)" {  } { { "../rtl/potential_decay_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_9.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757455 "|accelerator_toplevel|potential_decay_9:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay9_LIF\[3\] potential_decay_9.v(123) " "Inferred latch for \"output_potential_decay9_LIF\[3\]\" at potential_decay_9.v(123)" {  } { { "../rtl/potential_decay_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_9.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757455 "|accelerator_toplevel|potential_decay_9:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay9_LIF\[4\] potential_decay_9.v(123) " "Inferred latch for \"output_potential_decay9_LIF\[4\]\" at potential_decay_9.v(123)" {  } { { "../rtl/potential_decay_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_9.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757455 "|accelerator_toplevel|potential_decay_9:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay9_LIF\[5\] potential_decay_9.v(123) " "Inferred latch for \"output_potential_decay9_LIF\[5\]\" at potential_decay_9.v(123)" {  } { { "../rtl/potential_decay_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_9.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757455 "|accelerator_toplevel|potential_decay_9:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay9_LIF\[6\] potential_decay_9.v(123) " "Inferred latch for \"output_potential_decay9_LIF\[6\]\" at potential_decay_9.v(123)" {  } { { "../rtl/potential_decay_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_9.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757455 "|accelerator_toplevel|potential_decay_9:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay9_LIF\[7\] potential_decay_9.v(123) " "Inferred latch for \"output_potential_decay9_LIF\[7\]\" at potential_decay_9.v(123)" {  } { { "../rtl/potential_decay_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_9.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757455 "|accelerator_toplevel|potential_decay_9:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay9_LIF\[8\] potential_decay_9.v(123) " "Inferred latch for \"output_potential_decay9_LIF\[8\]\" at potential_decay_9.v(123)" {  } { { "../rtl/potential_decay_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_9.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757455 "|accelerator_toplevel|potential_decay_9:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay9_LIF\[9\] potential_decay_9.v(123) " "Inferred latch for \"output_potential_decay9_LIF\[9\]\" at potential_decay_9.v(123)" {  } { { "../rtl/potential_decay_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_9.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757455 "|accelerator_toplevel|potential_decay_9:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay9_LIF\[10\] potential_decay_9.v(123) " "Inferred latch for \"output_potential_decay9_LIF\[10\]\" at potential_decay_9.v(123)" {  } { { "../rtl/potential_decay_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_9.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757455 "|accelerator_toplevel|potential_decay_9:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay9_LIF\[11\] potential_decay_9.v(123) " "Inferred latch for \"output_potential_decay9_LIF\[11\]\" at potential_decay_9.v(123)" {  } { { "../rtl/potential_decay_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_9.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757455 "|accelerator_toplevel|potential_decay_9:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay9_LIF\[12\] potential_decay_9.v(123) " "Inferred latch for \"output_potential_decay9_LIF\[12\]\" at potential_decay_9.v(123)" {  } { { "../rtl/potential_decay_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_9.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757456 "|accelerator_toplevel|potential_decay_9:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay9_LIF\[13\] potential_decay_9.v(123) " "Inferred latch for \"output_potential_decay9_LIF\[13\]\" at potential_decay_9.v(123)" {  } { { "../rtl/potential_decay_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_9.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757456 "|accelerator_toplevel|potential_decay_9:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay9_LIF\[14\] potential_decay_9.v(123) " "Inferred latch for \"output_potential_decay9_LIF\[14\]\" at potential_decay_9.v(123)" {  } { { "../rtl/potential_decay_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_9.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757456 "|accelerator_toplevel|potential_decay_9:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay9_LIF\[15\] potential_decay_9.v(123) " "Inferred latch for \"output_potential_decay9_LIF\[15\]\" at potential_decay_9.v(123)" {  } { { "../rtl/potential_decay_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_9.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757456 "|accelerator_toplevel|potential_decay_9:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay9_LIF\[16\] potential_decay_9.v(123) " "Inferred latch for \"output_potential_decay9_LIF\[16\]\" at potential_decay_9.v(123)" {  } { { "../rtl/potential_decay_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_9.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757456 "|accelerator_toplevel|potential_decay_9:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay9_LIF\[17\] potential_decay_9.v(123) " "Inferred latch for \"output_potential_decay9_LIF\[17\]\" at potential_decay_9.v(123)" {  } { { "../rtl/potential_decay_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_9.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757456 "|accelerator_toplevel|potential_decay_9:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay9_LIF\[18\] potential_decay_9.v(123) " "Inferred latch for \"output_potential_decay9_LIF\[18\]\" at potential_decay_9.v(123)" {  } { { "../rtl/potential_decay_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_9.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757456 "|accelerator_toplevel|potential_decay_9:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay9_LIF\[19\] potential_decay_9.v(123) " "Inferred latch for \"output_potential_decay9_LIF\[19\]\" at potential_decay_9.v(123)" {  } { { "../rtl/potential_decay_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_9.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757456 "|accelerator_toplevel|potential_decay_9:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay9_LIF\[20\] potential_decay_9.v(123) " "Inferred latch for \"output_potential_decay9_LIF\[20\]\" at potential_decay_9.v(123)" {  } { { "../rtl/potential_decay_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_9.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757456 "|accelerator_toplevel|potential_decay_9:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay9_LIF\[21\] potential_decay_9.v(123) " "Inferred latch for \"output_potential_decay9_LIF\[21\]\" at potential_decay_9.v(123)" {  } { { "../rtl/potential_decay_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_9.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757456 "|accelerator_toplevel|potential_decay_9:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay9_LIF\[22\] potential_decay_9.v(123) " "Inferred latch for \"output_potential_decay9_LIF\[22\]\" at potential_decay_9.v(123)" {  } { { "../rtl/potential_decay_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_9.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757456 "|accelerator_toplevel|potential_decay_9:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay9_LIF\[23\] potential_decay_9.v(123) " "Inferred latch for \"output_potential_decay9_LIF\[23\]\" at potential_decay_9.v(123)" {  } { { "../rtl/potential_decay_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_9.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757457 "|accelerator_toplevel|potential_decay_9:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay9_LIF\[24\] potential_decay_9.v(123) " "Inferred latch for \"output_potential_decay9_LIF\[24\]\" at potential_decay_9.v(123)" {  } { { "../rtl/potential_decay_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_9.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757457 "|accelerator_toplevel|potential_decay_9:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay9_LIF\[25\] potential_decay_9.v(123) " "Inferred latch for \"output_potential_decay9_LIF\[25\]\" at potential_decay_9.v(123)" {  } { { "../rtl/potential_decay_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_9.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757457 "|accelerator_toplevel|potential_decay_9:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay9_LIF\[26\] potential_decay_9.v(123) " "Inferred latch for \"output_potential_decay9_LIF\[26\]\" at potential_decay_9.v(123)" {  } { { "../rtl/potential_decay_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_9.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757457 "|accelerator_toplevel|potential_decay_9:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay9_LIF\[27\] potential_decay_9.v(123) " "Inferred latch for \"output_potential_decay9_LIF\[27\]\" at potential_decay_9.v(123)" {  } { { "../rtl/potential_decay_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_9.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757457 "|accelerator_toplevel|potential_decay_9:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay9_LIF\[28\] potential_decay_9.v(123) " "Inferred latch for \"output_potential_decay9_LIF\[28\]\" at potential_decay_9.v(123)" {  } { { "../rtl/potential_decay_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_9.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757457 "|accelerator_toplevel|potential_decay_9:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay9_LIF\[29\] potential_decay_9.v(123) " "Inferred latch for \"output_potential_decay9_LIF\[29\]\" at potential_decay_9.v(123)" {  } { { "../rtl/potential_decay_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_9.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757457 "|accelerator_toplevel|potential_decay_9:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay9_LIF\[30\] potential_decay_9.v(123) " "Inferred latch for \"output_potential_decay9_LIF\[30\]\" at potential_decay_9.v(123)" {  } { { "../rtl/potential_decay_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_9.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757457 "|accelerator_toplevel|potential_decay_9:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_potential_decay9_LIF\[31\] potential_decay_9.v(123) " "Inferred latch for \"output_potential_decay9_LIF\[31\]\" at potential_decay_9.v(123)" {  } { { "../rtl/potential_decay_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_9.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757457 "|accelerator_toplevel|potential_decay_9:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "model.10 potential_decay_9.v(82) " "Inferred latch for \"model.10\" at potential_decay_9.v(82)" {  } { { "../rtl/potential_decay_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_9.v" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757457 "|accelerator_toplevel|potential_decay_9:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "model.01 potential_decay_9.v(82) " "Inferred latch for \"model.01\" at potential_decay_9.v(82)" {  } { { "../rtl/potential_decay_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_9.v" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757458 "|accelerator_toplevel|potential_decay_9:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "model.00 potential_decay_9.v(82) " "Inferred latch for \"model.00\" at potential_decay_9.v(82)" {  } { { "../rtl/potential_decay_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_9.v" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757458 "|accelerator_toplevel|potential_decay_9:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decay_rate.1000 potential_decay_9.v(82) " "Inferred latch for \"decay_rate.1000\" at potential_decay_9.v(82)" {  } { { "../rtl/potential_decay_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_9.v" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757458 "|accelerator_toplevel|potential_decay_9:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decay_rate.0100 potential_decay_9.v(82) " "Inferred latch for \"decay_rate.0100\" at potential_decay_9.v(82)" {  } { { "../rtl/potential_decay_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_9.v" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757458 "|accelerator_toplevel|potential_decay_9:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decay_rate.0011 potential_decay_9.v(82) " "Inferred latch for \"decay_rate.0011\" at potential_decay_9.v(82)" {  } { { "../rtl/potential_decay_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_9.v" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757458 "|accelerator_toplevel|potential_decay_9:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decay_rate.0010 potential_decay_9.v(82) " "Inferred latch for \"decay_rate.0010\" at potential_decay_9.v(82)" {  } { { "../rtl/potential_decay_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_9.v" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757458 "|accelerator_toplevel|potential_decay_9:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decay_rate.0001 potential_decay_9.v(82) " "Inferred latch for \"decay_rate.0001\" at potential_decay_9.v(82)" {  } { { "../rtl/potential_decay_9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_9.v" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757458 "|accelerator_toplevel|potential_decay_9:inst34"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mac9 mac9:inst33 " "Elaborating entity \"mac9\" for hierarchy \"mac9:inst33\"" {  } { { "accelerator_toplevel.bdf" "inst33" { Schematic "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/synth/accelerator_toplevel.bdf" { { 4992 -152 128 5232 "inst33" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1736498757488 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "weights mac9.v(36) " "Verilog HDL or VHDL warning at mac9.v(36): object \"weights\" assigned a value but never read" {  } { { "../rtl/mac9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac9.v" 36 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1736498757490 "|accelerator_toplevel|mac9:inst33"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "break mac9.v(38) " "Verilog HDL or VHDL warning at mac9.v(38): object \"break\" assigned a value but never read" {  } { { "../rtl/mac9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac9.v" 38 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1736498757490 "|accelerator_toplevel|mac9:inst33"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "accumulated_weight mac9.v(39) " "Verilog HDL or VHDL warning at mac9.v(39): object \"accumulated_weight\" assigned a value but never read" {  } { { "../rtl/mac9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac9.v" 39 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1736498757490 "|accelerator_toplevel|mac9:inst33"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "considered_weight mac9.v(40) " "Verilog HDL or VHDL warning at mac9.v(40): object \"considered_weight\" assigned a value but never read" {  } { { "../rtl/mac9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac9.v" 40 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1736498757490 "|accelerator_toplevel|mac9:inst33"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "clear mac9.v(102) " "Verilog HDL Always Construct warning at mac9.v(102): variable \"clear\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/mac9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac9.v" 102 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1736498757491 "|accelerator_toplevel|mac9:inst33"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "incomingspikes mac9.v(104) " "Verilog HDL Always Construct warning at mac9.v(104): variable \"incomingspikes\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/mac9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac9.v" 104 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1736498757491 "|accelerator_toplevel|mac9:inst33"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "incomingspikes mac9.v(105) " "Verilog HDL Always Construct warning at mac9.v(105): variable \"incomingspikes\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/mac9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac9.v" 105 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1736498757491 "|accelerator_toplevel|mac9:inst33"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "incomingspikes mac9.v(106) " "Verilog HDL Always Construct warning at mac9.v(106): variable \"incomingspikes\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/mac9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac9.v" 106 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1736498757491 "|accelerator_toplevel|mac9:inst33"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "incomingspikes mac9.v(107) " "Verilog HDL Always Construct warning at mac9.v(107): variable \"incomingspikes\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/mac9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac9.v" 107 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1736498757491 "|accelerator_toplevel|mac9:inst33"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "incomingspikes mac9.v(108) " "Verilog HDL Always Construct warning at mac9.v(108): variable \"incomingspikes\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/mac9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac9.v" 108 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1736498757491 "|accelerator_toplevel|mac9:inst33"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "clear mac9.v(168) " "Verilog HDL Always Construct warning at mac9.v(168): variable \"clear\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/mac9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac9.v" 168 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1736498757504 "|accelerator_toplevel|mac9:inst33"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "flip_clear mac9.v(67) " "Verilog HDL Always Construct warning at mac9.v(67): inferring latch(es) for variable \"flip_clear\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/mac9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac9.v" 67 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498757507 "|accelerator_toplevel|mac9:inst33"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "incomingspikes mac9.v(67) " "Verilog HDL Always Construct warning at mac9.v(67): inferring latch(es) for variable \"incomingspikes\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/mac9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac9.v" 67 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498757507 "|accelerator_toplevel|mac9:inst33"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "spikes mac9.v(67) " "Verilog HDL Always Construct warning at mac9.v(67): inferring latch(es) for variable \"spikes\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/mac9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac9.v" 67 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498757508 "|accelerator_toplevel|mac9:inst33"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mac9mult_output mac9.v(67) " "Verilog HDL Always Construct warning at mac9.v(67): inferring latch(es) for variable \"mac9mult_output\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/mac9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac9.v" 67 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498757508 "|accelerator_toplevel|mac9:inst33"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mac9output0 mac9.v(67) " "Verilog HDL Always Construct warning at mac9.v(67): inferring latch(es) for variable \"mac9output0\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/mac9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac9.v" 67 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498757508 "|accelerator_toplevel|mac9:inst33"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mac9output1 mac9.v(67) " "Verilog HDL Always Construct warning at mac9.v(67): inferring latch(es) for variable \"mac9output1\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/mac9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac9.v" 67 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498757509 "|accelerator_toplevel|mac9:inst33"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mac9output2 mac9.v(67) " "Verilog HDL Always Construct warning at mac9.v(67): inferring latch(es) for variable \"mac9output2\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/mac9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac9.v" 67 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498757509 "|accelerator_toplevel|mac9:inst33"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mac9output3 mac9.v(67) " "Verilog HDL Always Construct warning at mac9.v(67): inferring latch(es) for variable \"mac9output3\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/mac9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac9.v" 67 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498757509 "|accelerator_toplevel|mac9:inst33"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mac9output4 mac9.v(67) " "Verilog HDL Always Construct warning at mac9.v(67): inferring latch(es) for variable \"mac9output4\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/mac9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac9.v" 67 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498757509 "|accelerator_toplevel|mac9:inst33"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mac9output5 mac9.v(67) " "Verilog HDL Always Construct warning at mac9.v(67): inferring latch(es) for variable \"mac9output5\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/mac9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac9.v" 67 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498757509 "|accelerator_toplevel|mac9:inst33"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mac9output6 mac9.v(67) " "Verilog HDL Always Construct warning at mac9.v(67): inferring latch(es) for variable \"mac9output6\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/mac9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac9.v" 67 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498757509 "|accelerator_toplevel|mac9:inst33"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mac9output7 mac9.v(67) " "Verilog HDL Always Construct warning at mac9.v(67): inferring latch(es) for variable \"mac9output7\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/mac9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac9.v" 67 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498757510 "|accelerator_toplevel|mac9:inst33"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mac9output8 mac9.v(67) " "Verilog HDL Always Construct warning at mac9.v(67): inferring latch(es) for variable \"mac9output8\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/mac9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac9.v" 67 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498757510 "|accelerator_toplevel|mac9:inst33"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mac9output9 mac9.v(67) " "Verilog HDL Always Construct warning at mac9.v(67): inferring latch(es) for variable \"mac9output9\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/mac9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac9.v" 67 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736498757510 "|accelerator_toplevel|mac9:inst33"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac9output9 mac9.v(102) " "Inferred latch for \"mac9output9\" at mac9.v(102)" {  } { { "../rtl/mac9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac9.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757519 "|accelerator_toplevel|mac9:inst33"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac9output8 mac9.v(102) " "Inferred latch for \"mac9output8\" at mac9.v(102)" {  } { { "../rtl/mac9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac9.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757519 "|accelerator_toplevel|mac9:inst33"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac9output7 mac9.v(102) " "Inferred latch for \"mac9output7\" at mac9.v(102)" {  } { { "../rtl/mac9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac9.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757520 "|accelerator_toplevel|mac9:inst33"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac9output6 mac9.v(102) " "Inferred latch for \"mac9output6\" at mac9.v(102)" {  } { { "../rtl/mac9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac9.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757520 "|accelerator_toplevel|mac9:inst33"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac9output5 mac9.v(102) " "Inferred latch for \"mac9output5\" at mac9.v(102)" {  } { { "../rtl/mac9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac9.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757520 "|accelerator_toplevel|mac9:inst33"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac9output4 mac9.v(102) " "Inferred latch for \"mac9output4\" at mac9.v(102)" {  } { { "../rtl/mac9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac9.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757520 "|accelerator_toplevel|mac9:inst33"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac9output3 mac9.v(102) " "Inferred latch for \"mac9output3\" at mac9.v(102)" {  } { { "../rtl/mac9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac9.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757520 "|accelerator_toplevel|mac9:inst33"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac9output2 mac9.v(102) " "Inferred latch for \"mac9output2\" at mac9.v(102)" {  } { { "../rtl/mac9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac9.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757521 "|accelerator_toplevel|mac9:inst33"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac9output1 mac9.v(102) " "Inferred latch for \"mac9output1\" at mac9.v(102)" {  } { { "../rtl/mac9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac9.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757521 "|accelerator_toplevel|mac9:inst33"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac9output0 mac9.v(102) " "Inferred latch for \"mac9output0\" at mac9.v(102)" {  } { { "../rtl/mac9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac9.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757521 "|accelerator_toplevel|mac9:inst33"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac9mult_output\[0\] mac9.v(102) " "Inferred latch for \"mac9mult_output\[0\]\" at mac9.v(102)" {  } { { "../rtl/mac9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac9.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757521 "|accelerator_toplevel|mac9:inst33"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac9mult_output\[1\] mac9.v(102) " "Inferred latch for \"mac9mult_output\[1\]\" at mac9.v(102)" {  } { { "../rtl/mac9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac9.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757521 "|accelerator_toplevel|mac9:inst33"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac9mult_output\[2\] mac9.v(102) " "Inferred latch for \"mac9mult_output\[2\]\" at mac9.v(102)" {  } { { "../rtl/mac9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac9.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757522 "|accelerator_toplevel|mac9:inst33"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac9mult_output\[3\] mac9.v(102) " "Inferred latch for \"mac9mult_output\[3\]\" at mac9.v(102)" {  } { { "../rtl/mac9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac9.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757522 "|accelerator_toplevel|mac9:inst33"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac9mult_output\[4\] mac9.v(102) " "Inferred latch for \"mac9mult_output\[4\]\" at mac9.v(102)" {  } { { "../rtl/mac9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac9.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757522 "|accelerator_toplevel|mac9:inst33"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac9mult_output\[5\] mac9.v(102) " "Inferred latch for \"mac9mult_output\[5\]\" at mac9.v(102)" {  } { { "../rtl/mac9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac9.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757522 "|accelerator_toplevel|mac9:inst33"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac9mult_output\[6\] mac9.v(102) " "Inferred latch for \"mac9mult_output\[6\]\" at mac9.v(102)" {  } { { "../rtl/mac9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac9.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757522 "|accelerator_toplevel|mac9:inst33"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac9mult_output\[7\] mac9.v(102) " "Inferred latch for \"mac9mult_output\[7\]\" at mac9.v(102)" {  } { { "../rtl/mac9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac9.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757523 "|accelerator_toplevel|mac9:inst33"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac9mult_output\[8\] mac9.v(102) " "Inferred latch for \"mac9mult_output\[8\]\" at mac9.v(102)" {  } { { "../rtl/mac9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac9.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757523 "|accelerator_toplevel|mac9:inst33"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac9mult_output\[9\] mac9.v(102) " "Inferred latch for \"mac9mult_output\[9\]\" at mac9.v(102)" {  } { { "../rtl/mac9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac9.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757523 "|accelerator_toplevel|mac9:inst33"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac9mult_output\[10\] mac9.v(102) " "Inferred latch for \"mac9mult_output\[10\]\" at mac9.v(102)" {  } { { "../rtl/mac9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac9.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757523 "|accelerator_toplevel|mac9:inst33"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac9mult_output\[11\] mac9.v(102) " "Inferred latch for \"mac9mult_output\[11\]\" at mac9.v(102)" {  } { { "../rtl/mac9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac9.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757523 "|accelerator_toplevel|mac9:inst33"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac9mult_output\[12\] mac9.v(102) " "Inferred latch for \"mac9mult_output\[12\]\" at mac9.v(102)" {  } { { "../rtl/mac9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac9.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757523 "|accelerator_toplevel|mac9:inst33"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac9mult_output\[13\] mac9.v(102) " "Inferred latch for \"mac9mult_output\[13\]\" at mac9.v(102)" {  } { { "../rtl/mac9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac9.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757524 "|accelerator_toplevel|mac9:inst33"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac9mult_output\[14\] mac9.v(102) " "Inferred latch for \"mac9mult_output\[14\]\" at mac9.v(102)" {  } { { "../rtl/mac9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac9.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757524 "|accelerator_toplevel|mac9:inst33"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac9mult_output\[15\] mac9.v(102) " "Inferred latch for \"mac9mult_output\[15\]\" at mac9.v(102)" {  } { { "../rtl/mac9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac9.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757524 "|accelerator_toplevel|mac9:inst33"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac9mult_output\[16\] mac9.v(102) " "Inferred latch for \"mac9mult_output\[16\]\" at mac9.v(102)" {  } { { "../rtl/mac9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac9.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757524 "|accelerator_toplevel|mac9:inst33"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac9mult_output\[17\] mac9.v(102) " "Inferred latch for \"mac9mult_output\[17\]\" at mac9.v(102)" {  } { { "../rtl/mac9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac9.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757524 "|accelerator_toplevel|mac9:inst33"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac9mult_output\[18\] mac9.v(102) " "Inferred latch for \"mac9mult_output\[18\]\" at mac9.v(102)" {  } { { "../rtl/mac9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac9.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757525 "|accelerator_toplevel|mac9:inst33"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac9mult_output\[19\] mac9.v(102) " "Inferred latch for \"mac9mult_output\[19\]\" at mac9.v(102)" {  } { { "../rtl/mac9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac9.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757525 "|accelerator_toplevel|mac9:inst33"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac9mult_output\[20\] mac9.v(102) " "Inferred latch for \"mac9mult_output\[20\]\" at mac9.v(102)" {  } { { "../rtl/mac9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac9.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757525 "|accelerator_toplevel|mac9:inst33"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac9mult_output\[21\] mac9.v(102) " "Inferred latch for \"mac9mult_output\[21\]\" at mac9.v(102)" {  } { { "../rtl/mac9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac9.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757525 "|accelerator_toplevel|mac9:inst33"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac9mult_output\[22\] mac9.v(102) " "Inferred latch for \"mac9mult_output\[22\]\" at mac9.v(102)" {  } { { "../rtl/mac9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac9.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757525 "|accelerator_toplevel|mac9:inst33"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac9mult_output\[23\] mac9.v(102) " "Inferred latch for \"mac9mult_output\[23\]\" at mac9.v(102)" {  } { { "../rtl/mac9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac9.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757525 "|accelerator_toplevel|mac9:inst33"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac9mult_output\[24\] mac9.v(102) " "Inferred latch for \"mac9mult_output\[24\]\" at mac9.v(102)" {  } { { "../rtl/mac9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac9.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757525 "|accelerator_toplevel|mac9:inst33"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac9mult_output\[25\] mac9.v(102) " "Inferred latch for \"mac9mult_output\[25\]\" at mac9.v(102)" {  } { { "../rtl/mac9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac9.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757525 "|accelerator_toplevel|mac9:inst33"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac9mult_output\[26\] mac9.v(102) " "Inferred latch for \"mac9mult_output\[26\]\" at mac9.v(102)" {  } { { "../rtl/mac9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac9.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757526 "|accelerator_toplevel|mac9:inst33"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac9mult_output\[27\] mac9.v(102) " "Inferred latch for \"mac9mult_output\[27\]\" at mac9.v(102)" {  } { { "../rtl/mac9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac9.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757526 "|accelerator_toplevel|mac9:inst33"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac9mult_output\[28\] mac9.v(102) " "Inferred latch for \"mac9mult_output\[28\]\" at mac9.v(102)" {  } { { "../rtl/mac9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac9.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757526 "|accelerator_toplevel|mac9:inst33"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac9mult_output\[29\] mac9.v(102) " "Inferred latch for \"mac9mult_output\[29\]\" at mac9.v(102)" {  } { { "../rtl/mac9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac9.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757526 "|accelerator_toplevel|mac9:inst33"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac9mult_output\[30\] mac9.v(102) " "Inferred latch for \"mac9mult_output\[30\]\" at mac9.v(102)" {  } { { "../rtl/mac9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac9.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757526 "|accelerator_toplevel|mac9:inst33"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mac9mult_output\[31\] mac9.v(102) " "Inferred latch for \"mac9mult_output\[31\]\" at mac9.v(102)" {  } { { "../rtl/mac9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac9.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757526 "|accelerator_toplevel|mac9:inst33"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[4\]\[0\] mac9.v(102) " "Inferred latch for \"source_addresses\[4\]\[0\]\" at mac9.v(102)" {  } { { "../rtl/mac9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac9.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757526 "|accelerator_toplevel|mac9:inst33"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[4\]\[1\] mac9.v(102) " "Inferred latch for \"source_addresses\[4\]\[1\]\" at mac9.v(102)" {  } { { "../rtl/mac9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac9.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757526 "|accelerator_toplevel|mac9:inst33"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[4\]\[2\] mac9.v(102) " "Inferred latch for \"source_addresses\[4\]\[2\]\" at mac9.v(102)" {  } { { "../rtl/mac9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac9.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757526 "|accelerator_toplevel|mac9:inst33"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[4\]\[3\] mac9.v(102) " "Inferred latch for \"source_addresses\[4\]\[3\]\" at mac9.v(102)" {  } { { "../rtl/mac9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac9.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757526 "|accelerator_toplevel|mac9:inst33"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[4\]\[4\] mac9.v(102) " "Inferred latch for \"source_addresses\[4\]\[4\]\" at mac9.v(102)" {  } { { "../rtl/mac9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac9.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757527 "|accelerator_toplevel|mac9:inst33"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[4\]\[5\] mac9.v(102) " "Inferred latch for \"source_addresses\[4\]\[5\]\" at mac9.v(102)" {  } { { "../rtl/mac9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac9.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757527 "|accelerator_toplevel|mac9:inst33"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[4\]\[6\] mac9.v(102) " "Inferred latch for \"source_addresses\[4\]\[6\]\" at mac9.v(102)" {  } { { "../rtl/mac9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac9.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757527 "|accelerator_toplevel|mac9:inst33"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[4\]\[7\] mac9.v(102) " "Inferred latch for \"source_addresses\[4\]\[7\]\" at mac9.v(102)" {  } { { "../rtl/mac9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac9.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757527 "|accelerator_toplevel|mac9:inst33"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[4\]\[8\] mac9.v(102) " "Inferred latch for \"source_addresses\[4\]\[8\]\" at mac9.v(102)" {  } { { "../rtl/mac9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac9.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757527 "|accelerator_toplevel|mac9:inst33"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[4\]\[9\] mac9.v(102) " "Inferred latch for \"source_addresses\[4\]\[9\]\" at mac9.v(102)" {  } { { "../rtl/mac9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac9.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757527 "|accelerator_toplevel|mac9:inst33"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[4\]\[10\] mac9.v(102) " "Inferred latch for \"source_addresses\[4\]\[10\]\" at mac9.v(102)" {  } { { "../rtl/mac9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac9.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757527 "|accelerator_toplevel|mac9:inst33"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[4\]\[11\] mac9.v(102) " "Inferred latch for \"source_addresses\[4\]\[11\]\" at mac9.v(102)" {  } { { "../rtl/mac9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac9.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757527 "|accelerator_toplevel|mac9:inst33"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[3\]\[0\] mac9.v(102) " "Inferred latch for \"source_addresses\[3\]\[0\]\" at mac9.v(102)" {  } { { "../rtl/mac9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac9.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757527 "|accelerator_toplevel|mac9:inst33"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[3\]\[1\] mac9.v(102) " "Inferred latch for \"source_addresses\[3\]\[1\]\" at mac9.v(102)" {  } { { "../rtl/mac9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac9.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757527 "|accelerator_toplevel|mac9:inst33"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[3\]\[2\] mac9.v(102) " "Inferred latch for \"source_addresses\[3\]\[2\]\" at mac9.v(102)" {  } { { "../rtl/mac9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac9.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757527 "|accelerator_toplevel|mac9:inst33"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[3\]\[3\] mac9.v(102) " "Inferred latch for \"source_addresses\[3\]\[3\]\" at mac9.v(102)" {  } { { "../rtl/mac9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac9.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757528 "|accelerator_toplevel|mac9:inst33"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[3\]\[4\] mac9.v(102) " "Inferred latch for \"source_addresses\[3\]\[4\]\" at mac9.v(102)" {  } { { "../rtl/mac9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac9.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757528 "|accelerator_toplevel|mac9:inst33"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[3\]\[5\] mac9.v(102) " "Inferred latch for \"source_addresses\[3\]\[5\]\" at mac9.v(102)" {  } { { "../rtl/mac9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac9.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757528 "|accelerator_toplevel|mac9:inst33"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[3\]\[6\] mac9.v(102) " "Inferred latch for \"source_addresses\[3\]\[6\]\" at mac9.v(102)" {  } { { "../rtl/mac9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac9.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757528 "|accelerator_toplevel|mac9:inst33"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[3\]\[7\] mac9.v(102) " "Inferred latch for \"source_addresses\[3\]\[7\]\" at mac9.v(102)" {  } { { "../rtl/mac9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac9.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757528 "|accelerator_toplevel|mac9:inst33"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[3\]\[8\] mac9.v(102) " "Inferred latch for \"source_addresses\[3\]\[8\]\" at mac9.v(102)" {  } { { "../rtl/mac9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac9.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757528 "|accelerator_toplevel|mac9:inst33"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[3\]\[9\] mac9.v(102) " "Inferred latch for \"source_addresses\[3\]\[9\]\" at mac9.v(102)" {  } { { "../rtl/mac9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac9.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757528 "|accelerator_toplevel|mac9:inst33"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[3\]\[10\] mac9.v(102) " "Inferred latch for \"source_addresses\[3\]\[10\]\" at mac9.v(102)" {  } { { "../rtl/mac9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac9.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757528 "|accelerator_toplevel|mac9:inst33"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[3\]\[11\] mac9.v(102) " "Inferred latch for \"source_addresses\[3\]\[11\]\" at mac9.v(102)" {  } { { "../rtl/mac9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac9.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757528 "|accelerator_toplevel|mac9:inst33"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[2\]\[0\] mac9.v(102) " "Inferred latch for \"source_addresses\[2\]\[0\]\" at mac9.v(102)" {  } { { "../rtl/mac9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac9.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757528 "|accelerator_toplevel|mac9:inst33"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[2\]\[1\] mac9.v(102) " "Inferred latch for \"source_addresses\[2\]\[1\]\" at mac9.v(102)" {  } { { "../rtl/mac9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac9.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757528 "|accelerator_toplevel|mac9:inst33"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[2\]\[2\] mac9.v(102) " "Inferred latch for \"source_addresses\[2\]\[2\]\" at mac9.v(102)" {  } { { "../rtl/mac9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac9.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757529 "|accelerator_toplevel|mac9:inst33"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[2\]\[3\] mac9.v(102) " "Inferred latch for \"source_addresses\[2\]\[3\]\" at mac9.v(102)" {  } { { "../rtl/mac9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac9.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757529 "|accelerator_toplevel|mac9:inst33"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[2\]\[4\] mac9.v(102) " "Inferred latch for \"source_addresses\[2\]\[4\]\" at mac9.v(102)" {  } { { "../rtl/mac9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac9.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757529 "|accelerator_toplevel|mac9:inst33"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[2\]\[5\] mac9.v(102) " "Inferred latch for \"source_addresses\[2\]\[5\]\" at mac9.v(102)" {  } { { "../rtl/mac9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac9.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757529 "|accelerator_toplevel|mac9:inst33"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[2\]\[6\] mac9.v(102) " "Inferred latch for \"source_addresses\[2\]\[6\]\" at mac9.v(102)" {  } { { "../rtl/mac9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac9.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757529 "|accelerator_toplevel|mac9:inst33"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[2\]\[7\] mac9.v(102) " "Inferred latch for \"source_addresses\[2\]\[7\]\" at mac9.v(102)" {  } { { "../rtl/mac9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac9.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757529 "|accelerator_toplevel|mac9:inst33"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[2\]\[8\] mac9.v(102) " "Inferred latch for \"source_addresses\[2\]\[8\]\" at mac9.v(102)" {  } { { "../rtl/mac9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac9.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757529 "|accelerator_toplevel|mac9:inst33"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[2\]\[9\] mac9.v(102) " "Inferred latch for \"source_addresses\[2\]\[9\]\" at mac9.v(102)" {  } { { "../rtl/mac9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac9.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757529 "|accelerator_toplevel|mac9:inst33"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[2\]\[10\] mac9.v(102) " "Inferred latch for \"source_addresses\[2\]\[10\]\" at mac9.v(102)" {  } { { "../rtl/mac9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac9.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757529 "|accelerator_toplevel|mac9:inst33"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[2\]\[11\] mac9.v(102) " "Inferred latch for \"source_addresses\[2\]\[11\]\" at mac9.v(102)" {  } { { "../rtl/mac9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac9.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757529 "|accelerator_toplevel|mac9:inst33"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[1\]\[0\] mac9.v(102) " "Inferred latch for \"source_addresses\[1\]\[0\]\" at mac9.v(102)" {  } { { "../rtl/mac9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac9.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757529 "|accelerator_toplevel|mac9:inst33"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[1\]\[1\] mac9.v(102) " "Inferred latch for \"source_addresses\[1\]\[1\]\" at mac9.v(102)" {  } { { "../rtl/mac9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac9.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757530 "|accelerator_toplevel|mac9:inst33"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[1\]\[2\] mac9.v(102) " "Inferred latch for \"source_addresses\[1\]\[2\]\" at mac9.v(102)" {  } { { "../rtl/mac9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac9.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757530 "|accelerator_toplevel|mac9:inst33"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[1\]\[3\] mac9.v(102) " "Inferred latch for \"source_addresses\[1\]\[3\]\" at mac9.v(102)" {  } { { "../rtl/mac9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac9.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757530 "|accelerator_toplevel|mac9:inst33"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[1\]\[4\] mac9.v(102) " "Inferred latch for \"source_addresses\[1\]\[4\]\" at mac9.v(102)" {  } { { "../rtl/mac9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac9.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757530 "|accelerator_toplevel|mac9:inst33"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[1\]\[5\] mac9.v(102) " "Inferred latch for \"source_addresses\[1\]\[5\]\" at mac9.v(102)" {  } { { "../rtl/mac9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac9.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757530 "|accelerator_toplevel|mac9:inst33"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[1\]\[6\] mac9.v(102) " "Inferred latch for \"source_addresses\[1\]\[6\]\" at mac9.v(102)" {  } { { "../rtl/mac9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac9.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757530 "|accelerator_toplevel|mac9:inst33"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[1\]\[7\] mac9.v(102) " "Inferred latch for \"source_addresses\[1\]\[7\]\" at mac9.v(102)" {  } { { "../rtl/mac9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac9.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757530 "|accelerator_toplevel|mac9:inst33"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[1\]\[8\] mac9.v(102) " "Inferred latch for \"source_addresses\[1\]\[8\]\" at mac9.v(102)" {  } { { "../rtl/mac9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac9.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757530 "|accelerator_toplevel|mac9:inst33"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[1\]\[9\] mac9.v(102) " "Inferred latch for \"source_addresses\[1\]\[9\]\" at mac9.v(102)" {  } { { "../rtl/mac9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac9.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757530 "|accelerator_toplevel|mac9:inst33"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[1\]\[10\] mac9.v(102) " "Inferred latch for \"source_addresses\[1\]\[10\]\" at mac9.v(102)" {  } { { "../rtl/mac9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac9.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757530 "|accelerator_toplevel|mac9:inst33"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[1\]\[11\] mac9.v(102) " "Inferred latch for \"source_addresses\[1\]\[11\]\" at mac9.v(102)" {  } { { "../rtl/mac9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac9.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757530 "|accelerator_toplevel|mac9:inst33"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[0\]\[0\] mac9.v(102) " "Inferred latch for \"source_addresses\[0\]\[0\]\" at mac9.v(102)" {  } { { "../rtl/mac9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac9.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757530 "|accelerator_toplevel|mac9:inst33"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[0\]\[1\] mac9.v(102) " "Inferred latch for \"source_addresses\[0\]\[1\]\" at mac9.v(102)" {  } { { "../rtl/mac9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac9.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757531 "|accelerator_toplevel|mac9:inst33"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[0\]\[2\] mac9.v(102) " "Inferred latch for \"source_addresses\[0\]\[2\]\" at mac9.v(102)" {  } { { "../rtl/mac9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac9.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757531 "|accelerator_toplevel|mac9:inst33"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[0\]\[3\] mac9.v(102) " "Inferred latch for \"source_addresses\[0\]\[3\]\" at mac9.v(102)" {  } { { "../rtl/mac9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac9.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757531 "|accelerator_toplevel|mac9:inst33"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[0\]\[4\] mac9.v(102) " "Inferred latch for \"source_addresses\[0\]\[4\]\" at mac9.v(102)" {  } { { "../rtl/mac9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac9.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757531 "|accelerator_toplevel|mac9:inst33"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[0\]\[5\] mac9.v(102) " "Inferred latch for \"source_addresses\[0\]\[5\]\" at mac9.v(102)" {  } { { "../rtl/mac9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac9.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757531 "|accelerator_toplevel|mac9:inst33"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[0\]\[6\] mac9.v(102) " "Inferred latch for \"source_addresses\[0\]\[6\]\" at mac9.v(102)" {  } { { "../rtl/mac9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac9.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757531 "|accelerator_toplevel|mac9:inst33"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[0\]\[7\] mac9.v(102) " "Inferred latch for \"source_addresses\[0\]\[7\]\" at mac9.v(102)" {  } { { "../rtl/mac9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac9.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757531 "|accelerator_toplevel|mac9:inst33"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[0\]\[8\] mac9.v(102) " "Inferred latch for \"source_addresses\[0\]\[8\]\" at mac9.v(102)" {  } { { "../rtl/mac9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac9.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757531 "|accelerator_toplevel|mac9:inst33"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[0\]\[9\] mac9.v(102) " "Inferred latch for \"source_addresses\[0\]\[9\]\" at mac9.v(102)" {  } { { "../rtl/mac9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac9.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757531 "|accelerator_toplevel|mac9:inst33"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[0\]\[10\] mac9.v(102) " "Inferred latch for \"source_addresses\[0\]\[10\]\" at mac9.v(102)" {  } { { "../rtl/mac9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac9.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757531 "|accelerator_toplevel|mac9:inst33"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addresses\[0\]\[11\] mac9.v(102) " "Inferred latch for \"source_addresses\[0\]\[11\]\" at mac9.v(102)" {  } { { "../rtl/mac9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac9.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757531 "|accelerator_toplevel|mac9:inst33"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "incomingspikes\[0\] mac9.v(102) " "Inferred latch for \"incomingspikes\[0\]\" at mac9.v(102)" {  } { { "../rtl/mac9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac9.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757531 "|accelerator_toplevel|mac9:inst33"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "incomingspikes\[1\] mac9.v(102) " "Inferred latch for \"incomingspikes\[1\]\" at mac9.v(102)" {  } { { "../rtl/mac9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac9.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757532 "|accelerator_toplevel|mac9:inst33"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "incomingspikes\[2\] mac9.v(102) " "Inferred latch for \"incomingspikes\[2\]\" at mac9.v(102)" {  } { { "../rtl/mac9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac9.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757532 "|accelerator_toplevel|mac9:inst33"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "incomingspikes\[3\] mac9.v(102) " "Inferred latch for \"incomingspikes\[3\]\" at mac9.v(102)" {  } { { "../rtl/mac9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac9.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757532 "|accelerator_toplevel|mac9:inst33"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "incomingspikes\[4\] mac9.v(102) " "Inferred latch for \"incomingspikes\[4\]\" at mac9.v(102)" {  } { { "../rtl/mac9.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac9.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736498757532 "|accelerator_toplevel|mac9:inst33"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "3 " "Found 3 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "mac0:inst\|Ram0 " "RAM logic \"mac0:inst\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "../rtl/mac0.v" "Ram0" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac0.v" 118 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1736498769911 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "mac1:inst4\|Ram0 " "RAM logic \"mac1:inst4\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "../rtl/mac1.v" "Ram0" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac1.v" 119 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1736498769911 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "mac2:inst3\|Ram0 " "RAM logic \"mac2:inst3\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "../rtl/mac2.v" "Ram0" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac2.v" 118 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1736498769911 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1736498769911 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1736498773820 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "mac0:inst\|mac0mult_output\[4\] mac0:inst\|mac0mult_output\[25\] " "Duplicate LATCH primitive \"mac0:inst\|mac0mult_output\[4\]\" merged with LATCH primitive \"mac0:inst\|mac0mult_output\[25\]\"" {  } { { "../rtl/mac0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac0.v" 101 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1736498773852 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "mac0:inst\|mac0mult_output\[9\] mac0:inst\|mac0mult_output\[25\] " "Duplicate LATCH primitive \"mac0:inst\|mac0mult_output\[9\]\" merged with LATCH primitive \"mac0:inst\|mac0mult_output\[25\]\"" {  } { { "../rtl/mac0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac0.v" 101 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1736498773852 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "mac0:inst\|mac0mult_output\[15\] mac0:inst\|mac0mult_output\[25\] " "Duplicate LATCH primitive \"mac0:inst\|mac0mult_output\[15\]\" merged with LATCH primitive \"mac0:inst\|mac0mult_output\[25\]\"" {  } { { "../rtl/mac0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac0.v" 101 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1736498773852 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "mac0:inst\|mac0mult_output\[0\] mac0:inst\|mac0mult_output\[30\] " "Duplicate LATCH primitive \"mac0:inst\|mac0mult_output\[0\]\" merged with LATCH primitive \"mac0:inst\|mac0mult_output\[30\]\"" {  } { { "../rtl/mac0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac0.v" 101 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1736498773852 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "mac0:inst\|mac0mult_output\[5\] mac0:inst\|mac0mult_output\[30\] " "Duplicate LATCH primitive \"mac0:inst\|mac0mult_output\[5\]\" merged with LATCH primitive \"mac0:inst\|mac0mult_output\[30\]\"" {  } { { "../rtl/mac0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac0.v" 101 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1736498773852 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "mac0:inst\|mac0mult_output\[20\] mac0:inst\|mac0mult_output\[30\] " "Duplicate LATCH primitive \"mac0:inst\|mac0mult_output\[20\]\" merged with LATCH primitive \"mac0:inst\|mac0mult_output\[30\]\"" {  } { { "../rtl/mac0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac0.v" 101 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1736498773852 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "mac0:inst\|mac0mult_output\[23\] mac0:inst\|mac0mult_output\[30\] " "Duplicate LATCH primitive \"mac0:inst\|mac0mult_output\[23\]\" merged with LATCH primitive \"mac0:inst\|mac0mult_output\[30\]\"" {  } { { "../rtl/mac0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac0.v" 101 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1736498773852 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "mac0:inst\|mac0mult_output\[10\] mac0:inst\|mac0mult_output\[24\] " "Duplicate LATCH primitive \"mac0:inst\|mac0mult_output\[10\]\" merged with LATCH primitive \"mac0:inst\|mac0mult_output\[24\]\"" {  } { { "../rtl/mac0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac0.v" 101 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1736498773852 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "mac0:inst\|mac0mult_output\[14\] mac0:inst\|mac0mult_output\[24\] " "Duplicate LATCH primitive \"mac0:inst\|mac0mult_output\[14\]\" merged with LATCH primitive \"mac0:inst\|mac0mult_output\[24\]\"" {  } { { "../rtl/mac0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac0.v" 101 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1736498773852 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "mac0:inst\|mac0mult_output\[16\] mac0:inst\|mac0mult_output\[24\] " "Duplicate LATCH primitive \"mac0:inst\|mac0mult_output\[16\]\" merged with LATCH primitive \"mac0:inst\|mac0mult_output\[24\]\"" {  } { { "../rtl/mac0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac0.v" 101 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1736498773852 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "mac0:inst\|mac0mult_output\[2\] mac0:inst\|mac0mult_output\[21\] " "Duplicate LATCH primitive \"mac0:inst\|mac0mult_output\[2\]\" merged with LATCH primitive \"mac0:inst\|mac0mult_output\[21\]\"" {  } { { "../rtl/mac0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac0.v" 101 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1736498773852 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "mac0:inst\|mac0mult_output\[3\] mac0:inst\|mac0mult_output\[18\] " "Duplicate LATCH primitive \"mac0:inst\|mac0mult_output\[3\]\" merged with LATCH primitive \"mac0:inst\|mac0mult_output\[18\]\"" {  } { { "../rtl/mac0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac0.v" 101 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1736498773852 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "mac0:inst\|mac0mult_output\[11\] mac0:inst\|mac0mult_output\[18\] " "Duplicate LATCH primitive \"mac0:inst\|mac0mult_output\[11\]\" merged with LATCH primitive \"mac0:inst\|mac0mult_output\[18\]\"" {  } { { "../rtl/mac0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac0.v" 101 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1736498773852 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "mac0:inst\|mac0mult_output\[17\] mac0:inst\|mac0mult_output\[18\] " "Duplicate LATCH primitive \"mac0:inst\|mac0mult_output\[17\]\" merged with LATCH primitive \"mac0:inst\|mac0mult_output\[18\]\"" {  } { { "../rtl/mac0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac0.v" 101 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1736498773852 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "mac0:inst\|mac0mult_output\[1\] mac0:inst\|mac0mult_output\[13\] " "Duplicate LATCH primitive \"mac0:inst\|mac0mult_output\[1\]\" merged with LATCH primitive \"mac0:inst\|mac0mult_output\[13\]\"" {  } { { "../rtl/mac0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac0.v" 101 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1736498773852 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "mac0:inst\|mac0mult_output\[8\] mac0:inst\|mac0mult_output\[13\] " "Duplicate LATCH primitive \"mac0:inst\|mac0mult_output\[8\]\" merged with LATCH primitive \"mac0:inst\|mac0mult_output\[13\]\"" {  } { { "../rtl/mac0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac0.v" 101 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1736498773852 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "mac1:inst4\|mac1mult_output\[4\] mac1:inst4\|mac1mult_output\[25\] " "Duplicate LATCH primitive \"mac1:inst4\|mac1mult_output\[4\]\" merged with LATCH primitive \"mac1:inst4\|mac1mult_output\[25\]\"" {  } { { "../rtl/mac1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac1.v" 102 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1736498773852 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "mac1:inst4\|mac1mult_output\[9\] mac1:inst4\|mac1mult_output\[25\] " "Duplicate LATCH primitive \"mac1:inst4\|mac1mult_output\[9\]\" merged with LATCH primitive \"mac1:inst4\|mac1mult_output\[25\]\"" {  } { { "../rtl/mac1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac1.v" 102 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1736498773852 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "mac1:inst4\|mac1mult_output\[15\] mac1:inst4\|mac1mult_output\[25\] " "Duplicate LATCH primitive \"mac1:inst4\|mac1mult_output\[15\]\" merged with LATCH primitive \"mac1:inst4\|mac1mult_output\[25\]\"" {  } { { "../rtl/mac1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac1.v" 102 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1736498773852 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "mac1:inst4\|mac1mult_output\[0\] mac1:inst4\|mac1mult_output\[30\] " "Duplicate LATCH primitive \"mac1:inst4\|mac1mult_output\[0\]\" merged with LATCH primitive \"mac1:inst4\|mac1mult_output\[30\]\"" {  } { { "../rtl/mac1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac1.v" 102 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1736498773852 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "mac1:inst4\|mac1mult_output\[5\] mac1:inst4\|mac1mult_output\[30\] " "Duplicate LATCH primitive \"mac1:inst4\|mac1mult_output\[5\]\" merged with LATCH primitive \"mac1:inst4\|mac1mult_output\[30\]\"" {  } { { "../rtl/mac1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac1.v" 102 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1736498773852 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "mac1:inst4\|mac1mult_output\[20\] mac1:inst4\|mac1mult_output\[30\] " "Duplicate LATCH primitive \"mac1:inst4\|mac1mult_output\[20\]\" merged with LATCH primitive \"mac1:inst4\|mac1mult_output\[30\]\"" {  } { { "../rtl/mac1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac1.v" 102 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1736498773852 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "mac1:inst4\|mac1mult_output\[23\] mac1:inst4\|mac1mult_output\[30\] " "Duplicate LATCH primitive \"mac1:inst4\|mac1mult_output\[23\]\" merged with LATCH primitive \"mac1:inst4\|mac1mult_output\[30\]\"" {  } { { "../rtl/mac1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac1.v" 102 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1736498773852 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "mac1:inst4\|mac1mult_output\[10\] mac1:inst4\|mac1mult_output\[24\] " "Duplicate LATCH primitive \"mac1:inst4\|mac1mult_output\[10\]\" merged with LATCH primitive \"mac1:inst4\|mac1mult_output\[24\]\"" {  } { { "../rtl/mac1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac1.v" 102 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1736498773852 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "mac1:inst4\|mac1mult_output\[14\] mac1:inst4\|mac1mult_output\[24\] " "Duplicate LATCH primitive \"mac1:inst4\|mac1mult_output\[14\]\" merged with LATCH primitive \"mac1:inst4\|mac1mult_output\[24\]\"" {  } { { "../rtl/mac1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac1.v" 102 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1736498773852 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "mac1:inst4\|mac1mult_output\[16\] mac1:inst4\|mac1mult_output\[24\] " "Duplicate LATCH primitive \"mac1:inst4\|mac1mult_output\[16\]\" merged with LATCH primitive \"mac1:inst4\|mac1mult_output\[24\]\"" {  } { { "../rtl/mac1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac1.v" 102 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1736498773852 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "mac1:inst4\|mac1mult_output\[2\] mac1:inst4\|mac1mult_output\[21\] " "Duplicate LATCH primitive \"mac1:inst4\|mac1mult_output\[2\]\" merged with LATCH primitive \"mac1:inst4\|mac1mult_output\[21\]\"" {  } { { "../rtl/mac1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac1.v" 102 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1736498773852 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "mac1:inst4\|mac1mult_output\[3\] mac1:inst4\|mac1mult_output\[18\] " "Duplicate LATCH primitive \"mac1:inst4\|mac1mult_output\[3\]\" merged with LATCH primitive \"mac1:inst4\|mac1mult_output\[18\]\"" {  } { { "../rtl/mac1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac1.v" 102 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1736498773852 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "mac1:inst4\|mac1mult_output\[11\] mac1:inst4\|mac1mult_output\[18\] " "Duplicate LATCH primitive \"mac1:inst4\|mac1mult_output\[11\]\" merged with LATCH primitive \"mac1:inst4\|mac1mult_output\[18\]\"" {  } { { "../rtl/mac1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac1.v" 102 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1736498773852 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "mac1:inst4\|mac1mult_output\[17\] mac1:inst4\|mac1mult_output\[18\] " "Duplicate LATCH primitive \"mac1:inst4\|mac1mult_output\[17\]\" merged with LATCH primitive \"mac1:inst4\|mac1mult_output\[18\]\"" {  } { { "../rtl/mac1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac1.v" 102 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1736498773852 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "mac1:inst4\|mac1mult_output\[1\] mac1:inst4\|mac1mult_output\[13\] " "Duplicate LATCH primitive \"mac1:inst4\|mac1mult_output\[1\]\" merged with LATCH primitive \"mac1:inst4\|mac1mult_output\[13\]\"" {  } { { "../rtl/mac1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac1.v" 102 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1736498773852 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "mac1:inst4\|mac1mult_output\[8\] mac1:inst4\|mac1mult_output\[13\] " "Duplicate LATCH primitive \"mac1:inst4\|mac1mult_output\[8\]\" merged with LATCH primitive \"mac1:inst4\|mac1mult_output\[13\]\"" {  } { { "../rtl/mac1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac1.v" 102 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1736498773852 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "mac2:inst3\|mac2mult_output\[4\] mac2:inst3\|mac2mult_output\[25\] " "Duplicate LATCH primitive \"mac2:inst3\|mac2mult_output\[4\]\" merged with LATCH primitive \"mac2:inst3\|mac2mult_output\[25\]\"" {  } { { "../rtl/mac2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac2.v" 101 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1736498773852 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "mac2:inst3\|mac2mult_output\[9\] mac2:inst3\|mac2mult_output\[25\] " "Duplicate LATCH primitive \"mac2:inst3\|mac2mult_output\[9\]\" merged with LATCH primitive \"mac2:inst3\|mac2mult_output\[25\]\"" {  } { { "../rtl/mac2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac2.v" 101 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1736498773852 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "mac2:inst3\|mac2mult_output\[15\] mac2:inst3\|mac2mult_output\[25\] " "Duplicate LATCH primitive \"mac2:inst3\|mac2mult_output\[15\]\" merged with LATCH primitive \"mac2:inst3\|mac2mult_output\[25\]\"" {  } { { "../rtl/mac2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac2.v" 101 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1736498773852 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "mac2:inst3\|mac2mult_output\[0\] mac2:inst3\|mac2mult_output\[30\] " "Duplicate LATCH primitive \"mac2:inst3\|mac2mult_output\[0\]\" merged with LATCH primitive \"mac2:inst3\|mac2mult_output\[30\]\"" {  } { { "../rtl/mac2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac2.v" 101 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1736498773852 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "mac2:inst3\|mac2mult_output\[5\] mac2:inst3\|mac2mult_output\[30\] " "Duplicate LATCH primitive \"mac2:inst3\|mac2mult_output\[5\]\" merged with LATCH primitive \"mac2:inst3\|mac2mult_output\[30\]\"" {  } { { "../rtl/mac2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac2.v" 101 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1736498773852 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "mac2:inst3\|mac2mult_output\[20\] mac2:inst3\|mac2mult_output\[30\] " "Duplicate LATCH primitive \"mac2:inst3\|mac2mult_output\[20\]\" merged with LATCH primitive \"mac2:inst3\|mac2mult_output\[30\]\"" {  } { { "../rtl/mac2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac2.v" 101 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1736498773852 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "mac2:inst3\|mac2mult_output\[23\] mac2:inst3\|mac2mult_output\[30\] " "Duplicate LATCH primitive \"mac2:inst3\|mac2mult_output\[23\]\" merged with LATCH primitive \"mac2:inst3\|mac2mult_output\[30\]\"" {  } { { "../rtl/mac2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac2.v" 101 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1736498773852 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "mac2:inst3\|mac2mult_output\[10\] mac2:inst3\|mac2mult_output\[24\] " "Duplicate LATCH primitive \"mac2:inst3\|mac2mult_output\[10\]\" merged with LATCH primitive \"mac2:inst3\|mac2mult_output\[24\]\"" {  } { { "../rtl/mac2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac2.v" 101 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1736498773852 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "mac2:inst3\|mac2mult_output\[14\] mac2:inst3\|mac2mult_output\[24\] " "Duplicate LATCH primitive \"mac2:inst3\|mac2mult_output\[14\]\" merged with LATCH primitive \"mac2:inst3\|mac2mult_output\[24\]\"" {  } { { "../rtl/mac2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac2.v" 101 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1736498773852 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "mac2:inst3\|mac2mult_output\[16\] mac2:inst3\|mac2mult_output\[24\] " "Duplicate LATCH primitive \"mac2:inst3\|mac2mult_output\[16\]\" merged with LATCH primitive \"mac2:inst3\|mac2mult_output\[24\]\"" {  } { { "../rtl/mac2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac2.v" 101 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1736498773852 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "mac2:inst3\|mac2mult_output\[2\] mac2:inst3\|mac2mult_output\[21\] " "Duplicate LATCH primitive \"mac2:inst3\|mac2mult_output\[2\]\" merged with LATCH primitive \"mac2:inst3\|mac2mult_output\[21\]\"" {  } { { "../rtl/mac2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac2.v" 101 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1736498773852 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "mac2:inst3\|mac2mult_output\[3\] mac2:inst3\|mac2mult_output\[18\] " "Duplicate LATCH primitive \"mac2:inst3\|mac2mult_output\[3\]\" merged with LATCH primitive \"mac2:inst3\|mac2mult_output\[18\]\"" {  } { { "../rtl/mac2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac2.v" 101 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1736498773852 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "mac2:inst3\|mac2mult_output\[11\] mac2:inst3\|mac2mult_output\[18\] " "Duplicate LATCH primitive \"mac2:inst3\|mac2mult_output\[11\]\" merged with LATCH primitive \"mac2:inst3\|mac2mult_output\[18\]\"" {  } { { "../rtl/mac2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac2.v" 101 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1736498773852 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "mac2:inst3\|mac2mult_output\[17\] mac2:inst3\|mac2mult_output\[18\] " "Duplicate LATCH primitive \"mac2:inst3\|mac2mult_output\[17\]\" merged with LATCH primitive \"mac2:inst3\|mac2mult_output\[18\]\"" {  } { { "../rtl/mac2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac2.v" 101 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1736498773852 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "mac2:inst3\|mac2mult_output\[1\] mac2:inst3\|mac2mult_output\[13\] " "Duplicate LATCH primitive \"mac2:inst3\|mac2mult_output\[1\]\" merged with LATCH primitive \"mac2:inst3\|mac2mult_output\[13\]\"" {  } { { "../rtl/mac2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac2.v" 101 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1736498773852 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "mac2:inst3\|mac2mult_output\[8\] mac2:inst3\|mac2mult_output\[13\] " "Duplicate LATCH primitive \"mac2:inst3\|mac2mult_output\[8\]\" merged with LATCH primitive \"mac2:inst3\|mac2mult_output\[13\]\"" {  } { { "../rtl/mac2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac2.v" 101 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1736498773852 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "mac2:inst3\|incomingspikes\[0\] mac0:inst\|incomingspikes\[0\] " "Duplicate LATCH primitive \"mac2:inst3\|incomingspikes\[0\]\" merged with LATCH primitive \"mac0:inst\|incomingspikes\[0\]\"" {  } { { "../rtl/mac2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac2.v" 101 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1736498773852 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "mac1:inst4\|incomingspikes\[0\] mac0:inst\|incomingspikes\[0\] " "Duplicate LATCH primitive \"mac1:inst4\|incomingspikes\[0\]\" merged with LATCH primitive \"mac0:inst\|incomingspikes\[0\]\"" {  } { { "../rtl/mac1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac1.v" 102 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1736498773852 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "mac2:inst3\|incomingspikes\[1\] mac0:inst\|incomingspikes\[1\] " "Duplicate LATCH primitive \"mac2:inst3\|incomingspikes\[1\]\" merged with LATCH primitive \"mac0:inst\|incomingspikes\[1\]\"" {  } { { "../rtl/mac2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac2.v" 101 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1736498773852 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "mac1:inst4\|incomingspikes\[1\] mac0:inst\|incomingspikes\[1\] " "Duplicate LATCH primitive \"mac1:inst4\|incomingspikes\[1\]\" merged with LATCH primitive \"mac0:inst\|incomingspikes\[1\]\"" {  } { { "../rtl/mac1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac1.v" 102 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1736498773852 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "mac2:inst3\|mac2mult_output\[25\] mac0:inst\|mac0mult_output\[25\] " "Duplicate LATCH primitive \"mac2:inst3\|mac2mult_output\[25\]\" merged with LATCH primitive \"mac0:inst\|mac0mult_output\[25\]\"" {  } { { "../rtl/mac2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac2.v" 101 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1736498773852 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "mac1:inst4\|mac1mult_output\[25\] mac0:inst\|mac0mult_output\[25\] " "Duplicate LATCH primitive \"mac1:inst4\|mac1mult_output\[25\]\" merged with LATCH primitive \"mac0:inst\|mac0mult_output\[25\]\"" {  } { { "../rtl/mac1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac1.v" 102 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1736498773852 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "mac2:inst3\|mac2mult_output\[18\] mac0:inst\|mac0mult_output\[18\] " "Duplicate LATCH primitive \"mac2:inst3\|mac2mult_output\[18\]\" merged with LATCH primitive \"mac0:inst\|mac0mult_output\[18\]\"" {  } { { "../rtl/mac2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac2.v" 101 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1736498773852 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "mac1:inst4\|mac1mult_output\[18\] mac0:inst\|mac0mult_output\[18\] " "Duplicate LATCH primitive \"mac1:inst4\|mac1mult_output\[18\]\" merged with LATCH primitive \"mac0:inst\|mac0mult_output\[18\]\"" {  } { { "../rtl/mac1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac1.v" 102 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1736498773852 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Quartus II" 0 -1 1736498773852 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "network_interface_test:inst20\|network_interface_new:my_status\[0\].ni\|spike_out_source_array\[4\]\[0\] " "Latch network_interface_test:inst20\|network_interface_new:my_status\[0\].ni\|spike_out_source_array\[4\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mac0:inst\|set " "Ports D and ENA on the latch are fed by the same signal mac0:inst\|set" {  } { { "../rtl/mac0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac0.v" 51 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1736498773863 ""}  } { { "../rtl/network_interface.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/network_interface.v" 131 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1736498773863 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "network_interface_test:inst20\|network_interface_new:my_status\[0\].ni\|spike_out_source_array\[4\]\[1\] " "Latch network_interface_test:inst20\|network_interface_new:my_status\[0\].ni\|spike_out_source_array\[4\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mac0:inst\|set " "Ports D and ENA on the latch are fed by the same signal mac0:inst\|set" {  } { { "../rtl/mac0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac0.v" 51 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1736498773863 ""}  } { { "../rtl/network_interface.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/network_interface.v" 131 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1736498773863 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mac0:inst\|incomingspikes\[0\] " "Latch mac0:inst\|incomingspikes\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mac0:inst\|source_address\[3\] " "Ports D and ENA on the latch are fed by the same signal mac0:inst\|source_address\[3\]" {  } { { "../rtl/mac0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac0.v" 207 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1736498773864 ""}  } { { "../rtl/mac0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac0.v" 101 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1736498773864 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mac0:inst\|incomingspikes\[1\] " "Latch mac0:inst\|incomingspikes\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mac0:inst\|source_address\[3\] " "Ports D and ENA on the latch are fed by the same signal mac0:inst\|source_address\[3\]" {  } { { "../rtl/mac0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac0.v" 207 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1736498773864 ""}  } { { "../rtl/mac0.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac0.v" 101 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1736498773864 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "mac2:inst3\|mac2mult_output\[30\] mac0:inst\|mac0mult_output\[30\] " "Duplicate LATCH primitive \"mac2:inst3\|mac2mult_output\[30\]\" merged with LATCH primitive \"mac0:inst\|mac0mult_output\[30\]\"" {  } { { "../rtl/mac2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac2.v" 101 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1736498776565 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "mac1:inst4\|mac1mult_output\[30\] mac0:inst\|mac0mult_output\[30\] " "Duplicate LATCH primitive \"mac1:inst4\|mac1mult_output\[30\]\" merged with LATCH primitive \"mac0:inst\|mac0mult_output\[30\]\"" {  } { { "../rtl/mac1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac1.v" 102 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1736498776565 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "mac2:inst3\|mac2mult_output\[24\] mac0:inst\|mac0mult_output\[24\] " "Duplicate LATCH primitive \"mac2:inst3\|mac2mult_output\[24\]\" merged with LATCH primitive \"mac0:inst\|mac0mult_output\[24\]\"" {  } { { "../rtl/mac2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac2.v" 101 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1736498776565 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "mac1:inst4\|mac1mult_output\[24\] mac0:inst\|mac0mult_output\[24\] " "Duplicate LATCH primitive \"mac1:inst4\|mac1mult_output\[24\]\" merged with LATCH primitive \"mac0:inst\|mac0mult_output\[24\]\"" {  } { { "../rtl/mac1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac1.v" 102 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1736498776565 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "mac2:inst3\|mac2mult_output\[21\] mac0:inst\|mac0mult_output\[21\] " "Duplicate LATCH primitive \"mac2:inst3\|mac2mult_output\[21\]\" merged with LATCH primitive \"mac0:inst\|mac0mult_output\[21\]\"" {  } { { "../rtl/mac2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac2.v" 101 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1736498776565 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "mac1:inst4\|mac1mult_output\[21\] mac0:inst\|mac0mult_output\[21\] " "Duplicate LATCH primitive \"mac1:inst4\|mac1mult_output\[21\]\" merged with LATCH primitive \"mac0:inst\|mac0mult_output\[21\]\"" {  } { { "../rtl/mac1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac1.v" 102 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1736498776565 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "mac2:inst3\|mac2mult_output\[13\] mac0:inst\|mac0mult_output\[13\] " "Duplicate LATCH primitive \"mac2:inst3\|mac2mult_output\[13\]\" merged with LATCH primitive \"mac0:inst\|mac0mult_output\[13\]\"" {  } { { "../rtl/mac2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac2.v" 101 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1736498776565 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "mac1:inst4\|mac1mult_output\[13\] mac0:inst\|mac0mult_output\[13\] " "Duplicate LATCH primitive \"mac1:inst4\|mac1mult_output\[13\]\" merged with LATCH primitive \"mac0:inst\|mac0mult_output\[13\]\"" {  } { { "../rtl/mac1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac1.v" 102 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1736498776565 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "mac2:inst3\|mac2mult_output\[12\] mac0:inst\|mac0mult_output\[12\] " "Duplicate LATCH primitive \"mac2:inst3\|mac2mult_output\[12\]\" merged with LATCH primitive \"mac0:inst\|mac0mult_output\[12\]\"" {  } { { "../rtl/mac2.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac2.v" 101 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1736498776565 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "mac1:inst4\|mac1mult_output\[12\] mac0:inst\|mac0mult_output\[12\] " "Duplicate LATCH primitive \"mac1:inst4\|mac1mult_output\[12\]\" merged with LATCH primitive \"mac0:inst\|mac0mult_output\[12\]\"" {  } { { "../rtl/mac1.v" "" { Text "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac1.v" 102 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1736498776565 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Quartus II" 0 -1 1736498776565 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "decay2 GND " "Pin \"decay2\" is stuck at GND" {  } { { "accelerator_toplevel.bdf" "" { Schematic "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/synth/accelerator_toplevel.bdf" { { 1784 2496 2672 1800 "decay2" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1736498776895 "|accelerator_toplevel|decay2"} { "Warning" "WMLS_MLS_STUCK_PIN" "decay3 GND " "Pin \"decay3\" is stuck at GND" {  } { { "accelerator_toplevel.bdf" "" { Schematic "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/synth/accelerator_toplevel.bdf" { { 1800 2496 2672 1816 "decay3" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1736498776895 "|accelerator_toplevel|decay3"} { "Warning" "WMLS_MLS_STUCK_PIN" "decay4 GND " "Pin \"decay4\" is stuck at GND" {  } { { "accelerator_toplevel.bdf" "" { Schematic "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/synth/accelerator_toplevel.bdf" { { 1816 2496 2672 1832 "decay4" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1736498776895 "|accelerator_toplevel|decay4"} { "Warning" "WMLS_MLS_STUCK_PIN" "decay5 GND " "Pin \"decay5\" is stuck at GND" {  } { { "accelerator_toplevel.bdf" "" { Schematic "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/synth/accelerator_toplevel.bdf" { { 1832 2496 2672 1848 "decay5" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1736498776895 "|accelerator_toplevel|decay5"} { "Warning" "WMLS_MLS_STUCK_PIN" "decay6 GND " "Pin \"decay6\" is stuck at GND" {  } { { "accelerator_toplevel.bdf" "" { Schematic "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/synth/accelerator_toplevel.bdf" { { 1848 2496 2672 1864 "decay6" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1736498776895 "|accelerator_toplevel|decay6"} { "Warning" "WMLS_MLS_STUCK_PIN" "decay7 GND " "Pin \"decay7\" is stuck at GND" {  } { { "accelerator_toplevel.bdf" "" { Schematic "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/synth/accelerator_toplevel.bdf" { { 1864 2496 2672 1880 "decay7" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1736498776895 "|accelerator_toplevel|decay7"} { "Warning" "WMLS_MLS_STUCK_PIN" "decay8 GND " "Pin \"decay8\" is stuck at GND" {  } { { "accelerator_toplevel.bdf" "" { Schematic "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/synth/accelerator_toplevel.bdf" { { 1880 2496 2672 1896 "decay8" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1736498776895 "|accelerator_toplevel|decay8"} { "Warning" "WMLS_MLS_STUCK_PIN" "decay9 GND " "Pin \"decay9\" is stuck at GND" {  } { { "accelerator_toplevel.bdf" "" { Schematic "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/synth/accelerator_toplevel.bdf" { { 1896 2496 2672 1912 "decay9" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1736498776895 "|accelerator_toplevel|decay9"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1736498776895 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1736498777411 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "33 " "33 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1736498782050 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/synth/output_files/accelerator_toplevel.map.smsg " "Generated suppressed messages file E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/synth/output_files/accelerator_toplevel.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1736498782694 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1736498783464 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1736498783464 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4587 " "Implemented 4587 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1736498783990 ""} { "Info" "ICUT_CUT_TM_OPINS" "21 " "Implemented 21 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1736498783990 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4565 " "Implemented 4565 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1736498783990 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1736498783990 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 670 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 670 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4801 " "Peak virtual memory: 4801 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1736498784222 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 10 14:16:24 2025 " "Processing ended: Fri Jan 10 14:16:24 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1736498784222 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:41 " "Elapsed time: 00:00:41" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1736498784222 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:37 " "Total CPU time (on all processors): 00:00:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1736498784222 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1736498784222 ""}
