<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p929" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_929{left:775px;bottom:68px;letter-spacing:0.1px;}
#t2_929{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_929{left:668px;bottom:1141px;letter-spacing:-0.14px;}
#t4_929{left:70px;bottom:1088px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t5_929{left:70px;bottom:1071px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#t6_929{left:70px;bottom:1046px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t7_929{left:70px;bottom:1030px;letter-spacing:-0.14px;word-spacing:-1.33px;}
#t8_929{left:70px;bottom:1013px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t9_929{left:70px;bottom:996px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#ta_929{left:70px;bottom:979px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#tb_929{left:441px;bottom:939px;letter-spacing:-0.13px;}
#tc_929{left:124px;bottom:918px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#td_929{left:124px;bottom:901px;letter-spacing:-0.14px;word-spacing:-1.18px;}
#te_929{left:124px;bottom:885px;letter-spacing:-0.17px;word-spacing:-0.43px;}
#tf_929{left:124px;bottom:868px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tg_929{left:124px;bottom:851px;letter-spacing:-0.17px;word-spacing:-0.43px;}
#th_929{left:70px;bottom:792px;letter-spacing:0.14px;}
#ti_929{left:152px;bottom:792px;letter-spacing:0.15px;}
#tj_929{left:70px;bottom:768px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tk_929{left:70px;bottom:752px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tl_929{left:70px;bottom:735px;letter-spacing:-0.14px;word-spacing:-1.27px;}
#tm_929{left:70px;bottom:718px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tn_929{left:70px;bottom:701px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#to_929{left:70px;bottom:684px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#tp_929{left:70px;bottom:616px;letter-spacing:0.18px;}
#tq_929{left:151px;bottom:616px;letter-spacing:0.22px;}
#tr_929{left:70px;bottom:591px;letter-spacing:-0.14px;word-spacing:-1.25px;}
#ts_929{left:70px;bottom:574px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#tt_929{left:70px;bottom:516px;letter-spacing:0.14px;}
#tu_929{left:152px;bottom:516px;letter-spacing:0.16px;word-spacing:-0.09px;}
#tv_929{left:70px;bottom:492px;letter-spacing:-0.15px;word-spacing:-0.9px;}
#tw_929{left:70px;bottom:475px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tx_929{left:70px;bottom:458px;letter-spacing:-0.15px;word-spacing:-0.53px;}
#ty_929{left:70px;bottom:441px;letter-spacing:-0.19px;word-spacing:-0.36px;}
#tz_929{left:70px;bottom:417px;letter-spacing:-0.14px;word-spacing:-0.97px;}
#t10_929{left:70px;bottom:400px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t11_929{left:70px;bottom:383px;letter-spacing:-0.15px;word-spacing:-0.51px;}
#t12_929{left:70px;bottom:367px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t13_929{left:70px;bottom:350px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#t14_929{left:375px;bottom:356px;}
#t15_929{left:390px;bottom:350px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#t16_929{left:70px;bottom:333px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t17_929{left:70px;bottom:274px;letter-spacing:0.14px;}
#t18_929{left:152px;bottom:274px;letter-spacing:0.16px;word-spacing:0.01px;}
#t19_929{left:70px;bottom:250px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t1a_929{left:70px;bottom:224px;}
#t1b_929{left:96px;bottom:228px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t1c_929{left:70px;bottom:201px;}
#t1d_929{left:96px;bottom:205px;letter-spacing:-0.15px;word-spacing:-0.5px;}
#t1e_929{left:96px;bottom:188px;letter-spacing:-0.13px;word-spacing:-1.06px;}
#t1f_929{left:96px;bottom:171px;letter-spacing:-0.13px;word-spacing:-0.49px;}

.s1_929{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_929{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_929{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s4_929{font-size:17px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s5_929{font-size:18px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s6_929{font-size:21px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s7_929{font-size:11px;font-family:Verdana_3e8;color:#000;}
.s8_929{font-size:21px;font-family:TimesNewRoman_3ec;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts929" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_3ec;
	src: url("fonts/TimesNewRoman_3ec.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg929Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg929" style="-webkit-user-select: none;"><object width="935" height="1210" data="929/929.svg" type="image/svg+xml" id="pdf929" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_929" class="t s1_929">Vol. 3B </span><span id="t2_929" class="t s1_929">23-31 </span>
<span id="t3_929" class="t s2_929">ARCHITECTURE COMPATIBILITY </span>
<span id="t4_929" class="t s3_929">prefetch queue, the P6 family and Pentium processors flush the prefetch queue, eliminating the need to code a </span>
<span id="t5_929" class="t s3_929">jump instruction after any writes that modify an instruction. </span>
<span id="t6_929" class="t s3_929">Because the linear address of the write is checked against the linear address of the instructions that have been </span>
<span id="t7_929" class="t s3_929">prefetched, special care must be taken for self-modifying code to work correctly when the physical addresses of the </span>
<span id="t8_929" class="t s3_929">instruction and the written data are the same, but the linear addresses differ. In such cases, it is necessary to </span>
<span id="t9_929" class="t s3_929">execute a serializing operation to flush the prefetch queue after the write and before executing the modified </span>
<span id="ta_929" class="t s3_929">instruction. See Section 9.3, “Serializing Instructions,” for more information on serializing instructions. </span>
<span id="tb_929" class="t s4_929">NOTE </span>
<span id="tc_929" class="t s3_929">The check on linear addresses described above is not in practice a concern for compatibility. Appli- </span>
<span id="td_929" class="t s3_929">cations that include self-modifying code use the same linear address for modifying and fetching the </span>
<span id="te_929" class="t s3_929">instruction. System software, such as a debugger, that might possibly modify an instruction using </span>
<span id="tf_929" class="t s3_929">a different linear address than that used to fetch the instruction must execute a serializing </span>
<span id="tg_929" class="t s3_929">operation, such as IRET, before the modified instruction is executed. </span>
<span id="th_929" class="t s5_929">23.29.2 </span><span id="ti_929" class="t s5_929">Disabling the L3 Cache </span>
<span id="tj_929" class="t s3_929">A unified third-level (L3) cache in processors based on Intel NetBurst microarchitecture (see Section 12.1, </span>
<span id="tk_929" class="t s3_929">“Internal Caches, TLBs, and Buffers”) provides the third-level cache disable flag, bit 6 of the IA32_MISC_ENABLE </span>
<span id="tl_929" class="t s3_929">MSR. The third-level cache disable flag allows the L3 cache to be disabled and enabled, independently of the L1 and </span>
<span id="tm_929" class="t s3_929">L2 caches (see Section 12.5.4, “Disabling and Enabling the L3 Cache”). The third-level cache disable flag applies </span>
<span id="tn_929" class="t s3_929">only to processors based on Intel NetBurst microarchitecture. Processors with L3 and based on other microarchi- </span>
<span id="to_929" class="t s3_929">tectures do not support the third-level cache disable flag. </span>
<span id="tp_929" class="t s6_929">23.30 </span><span id="tq_929" class="t s6_929">PAGING </span>
<span id="tr_929" class="t s3_929">This section identifies enhancements made to the paging mechanism and implementation differences in the paging </span>
<span id="ts_929" class="t s3_929">mechanism for various IA-32 processors. </span>
<span id="tt_929" class="t s5_929">23.30.1 </span><span id="tu_929" class="t s5_929">Large Pages </span>
<span id="tv_929" class="t s3_929">The Pentium processor extended the memory management/paging facilities of the IA-32 to allow large (4 MBytes) </span>
<span id="tw_929" class="t s3_929">pages sizes (see Section 4.3, “32-Bit Paging”). The first P6 family processor (the Pentium Pro processor) added a </span>
<span id="tx_929" class="t s3_929">2 MByte page size to the IA-32 in conjunction with the physical address extension (PAE) feature (see Section 4.4, </span>
<span id="ty_929" class="t s3_929">“PAE Paging”). </span>
<span id="tz_929" class="t s3_929">The availability of large pages with 32-bit paging on any IA-32 processor can be determined via feature bit 3 (PSE) </span>
<span id="t10_929" class="t s3_929">of register EDX after the CPUID instruction has been execution with an argument of 1. (Large pages are always </span>
<span id="t11_929" class="t s3_929">available with PAE paging and 4-level paging.) Intel processors that do not support the CPUID instruction support </span>
<span id="t12_929" class="t s3_929">only 32-bit paging and do not support page size enhancements. (See “CPUID—CPU Identification” in Chapter 3, </span>
<span id="t13_929" class="t s3_929">“Instruction Set Reference, A-L,” in the Intel </span>
<span id="t14_929" class="t s7_929">® </span>
<span id="t15_929" class="t s3_929">64 and IA-32 Architectures Software Developer’s Manual, Volume </span>
<span id="t16_929" class="t s3_929">2A, for more information on the CPUID instruction.) </span>
<span id="t17_929" class="t s5_929">23.30.2 </span><span id="t18_929" class="t s5_929">PCD and PWT Flags </span>
<span id="t19_929" class="t s3_929">The PCD and PWT flags were introduced to the IA-32 in the Intel486 processor to control the caching of pages: </span>
<span id="t1a_929" class="t s8_929">• </span><span id="t1b_929" class="t s3_929">PCD (page-level cache disable) flag—Controls caching on a page-by-page basis. </span>
<span id="t1c_929" class="t s8_929">• </span><span id="t1d_929" class="t s3_929">PWT (page-level write-through) flag—Controls the write-through/writeback caching policy on a page-by-page </span>
<span id="t1e_929" class="t s3_929">basis. Since the internal cache of the Intel486 processor is a write-through cache, it is not affected by the state </span>
<span id="t1f_929" class="t s3_929">of the PWT flag. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
