

================================================================
== Vivado HLS Report for 'compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s'
================================================================
* Date:           Tue Apr  9 23:49:20 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu5ev-sfvc784-2LV-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 3.967 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|      111| 5.000 ns | 0.555 us |    1|  111|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.43>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_stream_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str460, i32 0, i32 0, [1 x i8]* @p_str461, [1 x i8]* @p_str462, [1 x i8]* @p_str463, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str464, [1 x i8]* @p_str465)"   --->   Operation 3 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_stream_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str467, i32 0, i32 0, [1 x i8]* @p_str468, [1 x i8]* @p_str469, [1 x i8]* @p_str470, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str471, [1 x i8]* @p_str472)"   --->   Operation 4 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_stream_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str474, i32 0, i32 0, [1 x i8]* @p_str475, [1 x i8]* @p_str476, [1 x i8]* @p_str477, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str478, [1 x i8]* @p_str479)"   --->   Operation 5 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_stream_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str481, i32 0, i32 0, [1 x i8]* @p_str482, [1 x i8]* @p_str483, [1 x i8]* @p_str484, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str485, [1 x i8]* @p_str486)"   --->   Operation 6 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%in_elem_data_2_V_read_4 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %in_elem_data_2_V_read)"   --->   Operation 7 'read' 'in_elem_data_2_V_read_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%in_elem_data_1_V_read_4 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %in_elem_data_1_V_read)"   --->   Operation 8 'read' 'in_elem_data_1_V_read_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%in_elem_data_0_V_read_4 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %in_elem_data_0_V_read)"   --->   Operation 9 'read' 'in_elem_data_0_V_read_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%kernel_data_V_3287_load = load i16* @kernel_data_V_3287, align 2" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 10 'load' 'kernel_data_V_3287_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%kernel_data_V_4_load = load i16* @kernel_data_V_4, align 2" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 11 'load' 'kernel_data_V_4_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%kernel_data_V_5_load = load i16* @kernel_data_V_5, align 2" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 12 'load' 'kernel_data_V_5_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%kernel_data_V_6_load = load i16* @kernel_data_V_6, align 2" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 13 'load' 'kernel_data_V_6_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%kernel_data_V_7_load = load i16* @kernel_data_V_7, align 2" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 14 'load' 'kernel_data_V_7_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%kernel_data_V_8_load = load i16* @kernel_data_V_8, align 2" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 15 'load' 'kernel_data_V_8_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%kernel_data_V_12_load = load i16* @kernel_data_V_12, align 2" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 16 'load' 'kernel_data_V_12_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%kernel_data_V_13_load = load i16* @kernel_data_V_13, align 2" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 17 'load' 'kernel_data_V_13_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%kernel_data_V_14_load = load i16* @kernel_data_V_14, align 2" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 18 'load' 'kernel_data_V_14_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%kernel_data_V_15_load = load i16* @kernel_data_V_15, align 2" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 19 'load' 'kernel_data_V_15_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%kernel_data_V_16_load = load i16* @kernel_data_V_16, align 2" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 20 'load' 'kernel_data_V_16_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%kernel_data_V_17_load = load i16* @kernel_data_V_17, align 2" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 21 'load' 'kernel_data_V_17_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%kernel_data_V_21_load = load i16* @kernel_data_V_21, align 2" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 22 'load' 'kernel_data_V_21_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%kernel_data_V_22_load = load i16* @kernel_data_V_22, align 2" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 23 'load' 'kernel_data_V_22_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%kernel_data_V_23_load = load i16* @kernel_data_V_23, align 2" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 24 'load' 'kernel_data_V_23_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%kernel_data_V_24_load = load i16* @kernel_data_V_24, align 2" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 25 'load' 'kernel_data_V_24_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%kernel_data_V_25_load = load i16* @kernel_data_V_25, align 2" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 26 'load' 'kernel_data_V_25_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%kernel_data_V_26_load = load i16* @kernel_data_V_26, align 2" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 27 'load' 'kernel_data_V_26_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (1.43ns)   --->   "%call_ret2 = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } @"shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 3u>, config2>"(i16 %in_elem_data_0_V_read_4, i16 %in_elem_data_1_V_read_4, i16 %in_elem_data_2_V_read_4, i16 %kernel_data_V_3287_load, i16 %kernel_data_V_4_load, i16 %kernel_data_V_5_load, i16 %kernel_data_V_6_load, i16 %kernel_data_V_7_load, i16 %kernel_data_V_8_load, i16 %kernel_data_V_12_load, i16 %kernel_data_V_13_load, i16 %kernel_data_V_14_load, i16 %kernel_data_V_15_load, i16 %kernel_data_V_16_load, i16 %kernel_data_V_17_load, i16 %kernel_data_V_21_load, i16 %kernel_data_V_22_load, i16 %kernel_data_V_23_load, i16 %kernel_data_V_24_load, i16 %kernel_data_V_25_load, i16 %kernel_data_V_26_load)" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 28 'call' 'call_ret2' <Predicate = true> <Delay = 1.43> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%kernel_data_V_20_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret2, 8" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 29 'extractvalue' 'kernel_data_V_20_ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%kernel_data_V_19_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret2, 7" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 30 'extractvalue' 'kernel_data_V_19_ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%kernel_data_V_18_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret2, 6" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 31 'extractvalue' 'kernel_data_V_18_ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%kernel_data_V_11_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret2, 5" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 32 'extractvalue' 'kernel_data_V_11_ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%kernel_data_V_10_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret2, 4" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 33 'extractvalue' 'kernel_data_V_10_ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%kernel_data_V_9_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret2, 3" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 34 'extractvalue' 'kernel_data_V_9_ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%kernel_data_V_2286_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret2, 2" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 35 'extractvalue' 'kernel_data_V_2286_ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%kernel_data_V_1285_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret2, 1" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 36 'extractvalue' 'kernel_data_V_1285_ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%kernel_data_V_0_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret2, 0" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 37 'extractvalue' 'kernel_data_V_0_ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%kernel_data_V_3287_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret2, 9" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 38 'extractvalue' 'kernel_data_V_3287_ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "store i16 %kernel_data_V_3287_ret, i16* @kernel_data_V_3287, align 2" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 39 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%kernel_data_V_4_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret2, 10" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 40 'extractvalue' 'kernel_data_V_4_ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "store i16 %kernel_data_V_4_ret, i16* @kernel_data_V_4, align 2" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 41 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%kernel_data_V_5_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret2, 11" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 42 'extractvalue' 'kernel_data_V_5_ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "store i16 %kernel_data_V_5_ret, i16* @kernel_data_V_5, align 2" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 43 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%kernel_data_V_6_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret2, 12" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 44 'extractvalue' 'kernel_data_V_6_ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "store i16 %kernel_data_V_6_ret, i16* @kernel_data_V_6, align 2" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 45 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%kernel_data_V_7_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret2, 13" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 46 'extractvalue' 'kernel_data_V_7_ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "store i16 %kernel_data_V_7_ret, i16* @kernel_data_V_7, align 2" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 47 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%kernel_data_V_8_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret2, 14" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 48 'extractvalue' 'kernel_data_V_8_ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "store i16 %kernel_data_V_8_ret, i16* @kernel_data_V_8, align 2" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 49 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%kernel_data_V_12_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret2, 15" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 50 'extractvalue' 'kernel_data_V_12_ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "store i16 %kernel_data_V_12_ret, i16* @kernel_data_V_12, align 2" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 51 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%kernel_data_V_13_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret2, 16" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 52 'extractvalue' 'kernel_data_V_13_ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "store i16 %kernel_data_V_13_ret, i16* @kernel_data_V_13, align 2" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 53 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%kernel_data_V_14_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret2, 17" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 54 'extractvalue' 'kernel_data_V_14_ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "store i16 %kernel_data_V_14_ret, i16* @kernel_data_V_14, align 2" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 55 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%kernel_data_V_15_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret2, 18" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 56 'extractvalue' 'kernel_data_V_15_ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "store i16 %kernel_data_V_15_ret, i16* @kernel_data_V_15, align 2" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 57 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%kernel_data_V_16_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret2, 19" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 58 'extractvalue' 'kernel_data_V_16_ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "store i16 %kernel_data_V_16_ret, i16* @kernel_data_V_16, align 2" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 59 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%kernel_data_V_17_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret2, 20" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 60 'extractvalue' 'kernel_data_V_17_ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "store i16 %kernel_data_V_17_ret, i16* @kernel_data_V_17, align 2" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 61 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%kernel_data_V_21_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret2, 21" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 62 'extractvalue' 'kernel_data_V_21_ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "store i16 %kernel_data_V_21_ret, i16* @kernel_data_V_21, align 2" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 63 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%kernel_data_V_22_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret2, 22" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 64 'extractvalue' 'kernel_data_V_22_ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "store i16 %kernel_data_V_22_ret, i16* @kernel_data_V_22, align 2" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 65 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%kernel_data_V_23_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret2, 23" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 66 'extractvalue' 'kernel_data_V_23_ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "store i16 %kernel_data_V_23_ret, i16* @kernel_data_V_23, align 2" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 67 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%kernel_data_V_24_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret2, 24" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 68 'extractvalue' 'kernel_data_V_24_ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "store i16 %kernel_data_V_24_ret, i16* @kernel_data_V_24, align 2" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 69 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%kernel_data_V_25_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret2, 25" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 70 'extractvalue' 'kernel_data_V_25_ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "store i16 %kernel_data_V_25_ret, i16* @kernel_data_V_25, align 2" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 71 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%kernel_data_V_26_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret2, 26" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 72 'extractvalue' 'kernel_data_V_26_ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "store i16 %kernel_data_V_26_ret, i16* @kernel_data_V_26, align 2" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 73 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "store i16 %kernel_data_V_0_ret, i16* @kernel_data_V_0, align 2" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 74 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "store i16 %kernel_data_V_1285_ret, i16* @kernel_data_V_1285, align 2" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 75 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "store i16 %kernel_data_V_2286_ret, i16* @kernel_data_V_2286, align 2" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 76 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "store i16 %kernel_data_V_9_ret, i16* @kernel_data_V_9, align 2" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 77 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "store i16 %kernel_data_V_10_ret, i16* @kernel_data_V_10, align 2" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 78 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "store i16 %kernel_data_V_11_ret, i16* @kernel_data_V_11, align 2" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 79 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "store i16 %kernel_data_V_18_ret, i16* @kernel_data_V_18, align 2" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 80 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "store i16 %kernel_data_V_19_ret, i16* @kernel_data_V_19, align 2" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 81 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "store i16 %kernel_data_V_20_ret, i16* @kernel_data_V_20, align 2" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 82 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%sX_3_load = load i32* @sX_3, align 4" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 83 'load' 'sX_3_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.99ns)   --->   "%icmp_ln289 = icmp eq i32 %sX_3_load, 2" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 84 'icmp' 'icmp_ln289' <Predicate = true> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%sY_3_load = load i32* @sY_3, align 4" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 85 'load' 'sY_3_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.99ns)   --->   "%icmp_ln289_4 = icmp eq i32 %sY_3_load, 2" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 86 'icmp' 'icmp_ln289_4' <Predicate = true> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%pY_3_load = load i32* @pY_3, align 4" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 87 'load' 'pY_3_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_91 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %pY_3_load, i32 1, i32 31)" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 88 'partselect' 'tmp_91' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.99ns)   --->   "%icmp_ln289_5 = icmp sgt i31 %tmp_91, 0" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 89 'icmp' 'icmp_ln289_5' <Predicate = true> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%pX_3_load = load i32* @pX_3, align 4" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 90 'load' 'pX_3_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_92 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %pX_3_load, i32 1, i32 31)" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 91 'partselect' 'tmp_92' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.99ns)   --->   "%icmp_ln289_6 = icmp sgt i31 %tmp_92, 0" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 92 'icmp' 'icmp_ln289_6' <Predicate = true> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node and_ln289_4)   --->   "%and_ln289 = and i1 %icmp_ln289, %icmp_ln289_4" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 93 'and' 'and_ln289' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node and_ln289_4)   --->   "%and_ln289_3 = and i1 %icmp_ln289_5, %icmp_ln289_6" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 94 'and' 'and_ln289_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 95 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln289_4 = and i1 %and_ln289_3, %and_ln289" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 95 'and' 'and_ln289_4' <Predicate = true> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "br i1 %and_ln289_4, label %0, label %._crit_edge22" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 96 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [2/2] (0.00ns)   --->   "%tmp = call fastcc { i16, i16, i16, i16 } @"dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2_mult>"() readonly" [firmware/nnet_utils/nnet_conv_stream.h:297]   --->   Operation 97 'call' 'tmp' <Predicate = (and_ln289_4)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 3.96>
ST_2 : Operation 98 [1/2] (2.12ns)   --->   "%tmp = call fastcc { i16, i16, i16, i16 } @"dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2_mult>"() readonly" [firmware/nnet_utils/nnet_conv_stream.h:297]   --->   Operation 98 'call' 'tmp' <Predicate = (and_ln289_4)> <Delay = 2.12> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%res_out_0_V = extractvalue { i16, i16, i16, i16 } %tmp, 0" [firmware/nnet_utils/nnet_conv_stream.h:297]   --->   Operation 99 'extractvalue' 'res_out_0_V' <Predicate = (and_ln289_4)> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%res_out_1_V = extractvalue { i16, i16, i16, i16 } %tmp, 1" [firmware/nnet_utils/nnet_conv_stream.h:297]   --->   Operation 100 'extractvalue' 'res_out_1_V' <Predicate = (and_ln289_4)> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%res_out_2_V = extractvalue { i16, i16, i16, i16 } %tmp, 2" [firmware/nnet_utils/nnet_conv_stream.h:297]   --->   Operation 101 'extractvalue' 'res_out_2_V' <Predicate = (and_ln289_4)> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%res_out_3_V = extractvalue { i16, i16, i16, i16 } %tmp, 3" [firmware/nnet_utils/nnet_conv_stream.h:297]   --->   Operation 102 'extractvalue' 'res_out_3_V' <Predicate = (and_ln289_4)> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P.i16P(i16* %res_stream_V_data_0_V, i16* %res_stream_V_data_1_V, i16* %res_stream_V_data_2_V, i16* %res_stream_V_data_3_V, i16 %res_out_0_V, i16 %res_out_1_V, i16 %res_out_2_V, i16 %res_out_3_V)" [firmware/nnet_utils/nnet_conv_stream.h:309]   --->   Operation 103 'write' <Predicate = (and_ln289_4)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "br label %._crit_edge22" [firmware/nnet_utils/nnet_conv_stream.h:310]   --->   Operation 104 'br' <Predicate = (and_ln289_4)> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.99ns)   --->   "%icmp_ln313 = icmp eq i32 %pX_3_load, 63" [firmware/nnet_utils/nnet_conv_stream.h:313]   --->   Operation 105 'icmp' 'icmp_ln313' <Predicate = true> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "br i1 %icmp_ln313, label %1, label %5" [firmware/nnet_utils/nnet_conv_stream.h:313]   --->   Operation 106 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (1.01ns)   --->   "%add_ln326 = add nsw i32 %pX_3_load, 1" [firmware/nnet_utils/nnet_conv_stream.h:326]   --->   Operation 107 'add' 'add_ln326' <Predicate = (!icmp_ln313)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 108 [1/1] (0.65ns)   --->   "store i32 %add_ln326, i32* @pX_3, align 4" [firmware/nnet_utils/nnet_conv_stream.h:326]   --->   Operation 108 'store' <Predicate = (!icmp_ln313)> <Delay = 0.65>
ST_2 : Operation 109 [1/1] (1.01ns)   --->   "%add_ln328 = add i32 %sX_3_load, 1" [firmware/nnet_utils/nnet_conv_stream.h:328]   --->   Operation 109 'add' 'add_ln328' <Predicate = (!icmp_ln313 & !icmp_ln289)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 110 [1/1] (0.44ns)   --->   "%select_ln328 = select i1 %icmp_ln289, i32 2, i32 %add_ln328" [firmware/nnet_utils/nnet_conv_stream.h:328]   --->   Operation 110 'select' 'select_ln328' <Predicate = (!icmp_ln313)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 111 [1/1] (0.65ns)   --->   "store i32 %select_ln328, i32* @sX_3, align 4" [firmware/nnet_utils/nnet_conv_stream.h:328]   --->   Operation 111 'store' <Predicate = (!icmp_ln313)> <Delay = 0.65>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "br label %6"   --->   Operation 112 'br' <Predicate = (!icmp_ln313)> <Delay = 0.00>
ST_2 : Operation 113 [1/1] (0.65ns)   --->   "store i32 0, i32* @pX_3, align 4" [firmware/nnet_utils/nnet_conv_stream.h:315]   --->   Operation 113 'store' <Predicate = (icmp_ln313)> <Delay = 0.65>
ST_2 : Operation 114 [1/1] (0.65ns)   --->   "store i32 0, i32* @sX_3, align 4" [firmware/nnet_utils/nnet_conv_stream.h:316]   --->   Operation 114 'store' <Predicate = (icmp_ln313)> <Delay = 0.65>
ST_2 : Operation 115 [1/1] (0.99ns)   --->   "%icmp_ln317 = icmp eq i32 %pY_3_load, 63" [firmware/nnet_utils/nnet_conv_stream.h:317]   --->   Operation 115 'icmp' 'icmp_ln317' <Predicate = (icmp_ln313)> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "br i1 %icmp_ln317, label %2, label %3" [firmware/nnet_utils/nnet_conv_stream.h:317]   --->   Operation 116 'br' <Predicate = (icmp_ln313)> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (1.01ns)   --->   "%add_ln321 = add nsw i32 %pY_3_load, 1" [firmware/nnet_utils/nnet_conv_stream.h:321]   --->   Operation 117 'add' 'add_ln321' <Predicate = (icmp_ln313 & !icmp_ln317)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 118 [1/1] (0.65ns)   --->   "store i32 %add_ln321, i32* @pY_3, align 4" [firmware/nnet_utils/nnet_conv_stream.h:321]   --->   Operation 118 'store' <Predicate = (icmp_ln313 & !icmp_ln317)> <Delay = 0.65>
ST_2 : Operation 119 [1/1] (1.01ns)   --->   "%add_ln323 = add i32 %sY_3_load, 1" [firmware/nnet_utils/nnet_conv_stream.h:323]   --->   Operation 119 'add' 'add_ln323' <Predicate = (icmp_ln313 & !icmp_ln317 & !icmp_ln289_4)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 120 [1/1] (0.44ns)   --->   "%select_ln323 = select i1 %icmp_ln289_4, i32 2, i32 %add_ln323" [firmware/nnet_utils/nnet_conv_stream.h:323]   --->   Operation 120 'select' 'select_ln323' <Predicate = (icmp_ln313 & !icmp_ln317)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 121 [1/1] (0.65ns)   --->   "br label %4"   --->   Operation 121 'br' <Predicate = (icmp_ln313 & !icmp_ln317)> <Delay = 0.65>
ST_2 : Operation 122 [1/1] (0.65ns)   --->   "store i32 0, i32* @pY_3, align 4" [firmware/nnet_utils/nnet_conv_stream.h:318]   --->   Operation 122 'store' <Predicate = (icmp_ln313 & icmp_ln317)> <Delay = 0.65>
ST_2 : Operation 123 [1/1] (0.65ns)   --->   "br label %4" [firmware/nnet_utils/nnet_conv_stream.h:320]   --->   Operation 123 'br' <Predicate = (icmp_ln313 & icmp_ln317)> <Delay = 0.65>
ST_2 : Operation 124 [1/1] (0.00ns)   --->   "%storemerge = phi i32 [ %select_ln323, %3 ], [ 0, %2 ]" [firmware/nnet_utils/nnet_conv_stream.h:323]   --->   Operation 124 'phi' 'storemerge' <Predicate = (icmp_ln313)> <Delay = 0.00>
ST_2 : Operation 125 [1/1] (0.00ns)   --->   "store i32 %storemerge, i32* @sY_3, align 4" [firmware/nnet_utils/nnet_conv_stream.h:319]   --->   Operation 125 'store' <Predicate = (icmp_ln313)> <Delay = 0.00>
ST_2 : Operation 126 [1/1] (0.00ns)   --->   "br label %6" [firmware/nnet_utils/nnet_conv_stream.h:325]   --->   Operation 126 'br' <Predicate = (icmp_ln313)> <Delay = 0.00>
ST_2 : Operation 127 [1/1] (0.00ns)   --->   "ret void" [firmware/nnet_utils/nnet_conv_stream.h:330]   --->   Operation 127 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 1.43ns
The critical path consists of the following:
	wire read on port 'in_elem_data_2_V_read' [56]  (0 ns)
	'call' operation ('call_ret2', firmware/nnet_utils/nnet_conv_stream.h:286) to 'shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 3u>, config2>' [77]  (1.43 ns)

 <State 2>: 3.97ns
The critical path consists of the following:
	'call' operation ('tmp', firmware/nnet_utils/nnet_conv_stream.h:297) to 'dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2_mult>' [147]  (2.13 ns)
	fifo write on port 'res_stream_V_data_0_V' (firmware/nnet_utils/nnet_conv_stream.h:309) [152]  (1.84 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
