# iVerilog-Template
A template for iVerilog project by ABJ. Given addsub module as an example.

1. Compiling verilog code to generate vvp file
   **$ make vvp**

2. Converting ccp file into vcd file
   **$make vcd**

3. Running waveform simulation using GTK
   **$make gtk**
