A 5 u Ic_cell_template 5cbdffec13e4.03.7f.00.00.01.00.67.ab 1 4 9 0
V v 1 2 5cbe15f0ba73.03.7f.00.00.01.00.67.ab
F f 1 "bitslice.iccel_1"
F o 0 
O 1
R csduv 1 "$GENERIC13/process/generic13" 75 Ic_persist_process 51bf7c9f2c7e.03.93.22.28.46.00.31.23 4aef38f1eeca.03.93.22.28.e1.00.3f.b3
R csduv 2 "$VLSI/Project/bitslice/viewpoints/bitslice_SDL_HIER" 1 Eddm_design_viewpoint 5cbdffec11cf.03.7f.00.00.01.01.67.ab 5cbdffec11cf.03.7f.00.00.01.00.67.ab
R csduv 4 "$VLSI/Project/reg/reg" 2 Ic_cell_template 5cb8cc79215f.03.7f.00.00.01.00.0c.bf 5cb75db790e0.03.7f.00.00.01.00.59.a1
R csduv 5 "$GENERIC13/process/vias/M6M7" 10 Ic_cell_template 4a561e3f3e56.03.93.22.28.e1.00.29.be 4a561e142a97.03.93.22.28.e1.00.29.6f
R csduv 7 "$VLSI/Project/alu/alu" 2 Ic_cell_template 5cacfdc1b7e7.03.7f.00.00.01.00.58.b6 5cab97fe2ea8.03.7f.00.00.01.00.2c.ca
R csdni 8 "$GENERIC13/process/sdl_process_rules" 1 Mgc_file
