Item(by='therealcamino', descendants=None, kids=None, score=None, time=1609727417, title=None, item_type='comment', url=None, parent=25625797, text='&gt; It&#x27;s really not possible to make an open-ended high bandwidth low latency interface to a huge chunk of FPGA silicon part of the regular CPU core&#x27;s tightly-optimized pipeline<p>That&#x27;s what&#x27;s interesting about the article, because that&#x27;s what the patent is about: &quot;implementing as part of a processor pipeline a reprogrammable execution unit capable of executing specialized instructions&quot;.')