read -sv run_verilog_mid/adder_32b_8_96_55ac837fea71e129cb0276af4cc02fde.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_8_96_55ac837fea71e129cb0276af4cc02fde_yosys.v
