
AutumnFinalCode.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000bb20  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00013980  0800bcb0  0800bcb0  0001bcb0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801f630  0801f630  000306a8  2**0
                  CONTENTS
  4 .ARM          00000008  0801f630  0801f630  0002f630  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0801f638  0801f638  000306a8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  0801f638  0801f638  0002f638  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000008  0801f640  0801f640  0002f640  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000006a8  20000000  0801f648  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000022b8  200006a8  0801fcf0  000306a8  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20002960  0801fcf0  00032960  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000306a8  2**0
                  CONTENTS, READONLY
 12 .debug_info   00027326  00000000  00000000  000306d8  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00004684  00000000  00000000  000579fe  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001580  00000000  00000000  0005c088  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000013f0  00000000  00000000  0005d608  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  000345c6  00000000  00000000  0005e9f8  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0001bf67  00000000  00000000  00092fbe  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    001391c6  00000000  00000000  000aef25  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      000000ec  00000000  00000000  001e80eb  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000632c  00000000  00000000  001e81d8  2**2
                  CONTENTS, READONLY, DEBUGGING
 21 .debug_loc    00003378  00000000  00000000  001ee504  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200006a8 	.word	0x200006a8
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800bc98 	.word	0x0800bc98

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200006ac 	.word	0x200006ac
 80001cc:	0800bc98 	.word	0x0800bc98

080001d0 <arm_bitreversal_32>:
 80001d0:	1c4b      	adds	r3, r1, #1
 80001d2:	2b01      	cmp	r3, #1
 80001d4:	bf98      	it	ls
 80001d6:	4770      	bxls	lr
 80001d8:	e92d 03f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9}
 80001dc:	1c91      	adds	r1, r2, #2
 80001de:	089b      	lsrs	r3, r3, #2

080001e0 <arm_bitreversal_32_0>:
 80001e0:	f8b1 8004 	ldrh.w	r8, [r1, #4]
 80001e4:	f8b1 9002 	ldrh.w	r9, [r1, #2]
 80001e8:	880a      	ldrh	r2, [r1, #0]
 80001ea:	f831 cc02 	ldrh.w	ip, [r1, #-2]
 80001ee:	4480      	add	r8, r0
 80001f0:	4481      	add	r9, r0
 80001f2:	4402      	add	r2, r0
 80001f4:	4484      	add	ip, r0
 80001f6:	f8d9 7000 	ldr.w	r7, [r9]
 80001fa:	f8d8 6000 	ldr.w	r6, [r8]
 80001fe:	6815      	ldr	r5, [r2, #0]
 8000200:	f8dc 4000 	ldr.w	r4, [ip]
 8000204:	f8c9 6000 	str.w	r6, [r9]
 8000208:	f8c8 7000 	str.w	r7, [r8]
 800020c:	f8cc 5000 	str.w	r5, [ip]
 8000210:	6014      	str	r4, [r2, #0]
 8000212:	f8d9 7004 	ldr.w	r7, [r9, #4]
 8000216:	f8d8 6004 	ldr.w	r6, [r8, #4]
 800021a:	6855      	ldr	r5, [r2, #4]
 800021c:	f8dc 4004 	ldr.w	r4, [ip, #4]
 8000220:	f8c9 6004 	str.w	r6, [r9, #4]
 8000224:	f8c8 7004 	str.w	r7, [r8, #4]
 8000228:	f8cc 5004 	str.w	r5, [ip, #4]
 800022c:	6054      	str	r4, [r2, #4]
 800022e:	3108      	adds	r1, #8
 8000230:	3b01      	subs	r3, #1
 8000232:	d1d5      	bne.n	80001e0 <arm_bitreversal_32_0>
 8000234:	e8bd 03f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9}
 8000238:	4770      	bx	lr

0800023a <arm_bitreversal_16>:
 800023a:	1c4b      	adds	r3, r1, #1
 800023c:	2b01      	cmp	r3, #1
 800023e:	bf98      	it	ls
 8000240:	4770      	bxls	lr
 8000242:	e92d 03f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9}
 8000246:	1c91      	adds	r1, r2, #2
 8000248:	089b      	lsrs	r3, r3, #2

0800024a <arm_bitreversal_16_0>:
 800024a:	f8b1 8004 	ldrh.w	r8, [r1, #4]
 800024e:	f8b1 9002 	ldrh.w	r9, [r1, #2]
 8000252:	880a      	ldrh	r2, [r1, #0]
 8000254:	f831 cc02 	ldrh.w	ip, [r1, #-2]
 8000258:	eb00 0858 	add.w	r8, r0, r8, lsr #1
 800025c:	eb00 0959 	add.w	r9, r0, r9, lsr #1
 8000260:	eb00 0252 	add.w	r2, r0, r2, lsr #1
 8000264:	eb00 0c5c 	add.w	ip, r0, ip, lsr #1
 8000268:	f8d9 7000 	ldr.w	r7, [r9]
 800026c:	f8d8 6000 	ldr.w	r6, [r8]
 8000270:	6815      	ldr	r5, [r2, #0]
 8000272:	f8dc 4000 	ldr.w	r4, [ip]
 8000276:	f8c9 6000 	str.w	r6, [r9]
 800027a:	f8c8 7000 	str.w	r7, [r8]
 800027e:	f8cc 5000 	str.w	r5, [ip]
 8000282:	6014      	str	r4, [r2, #0]
 8000284:	3108      	adds	r1, #8
 8000286:	3b01      	subs	r3, #1
 8000288:	d1df      	bne.n	800024a <arm_bitreversal_16_0>
 800028a:	e8bd 03f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9}
 800028e:	4770      	bx	lr

08000290 <memchr>:
 8000290:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000294:	2a10      	cmp	r2, #16
 8000296:	db2b      	blt.n	80002f0 <memchr+0x60>
 8000298:	f010 0f07 	tst.w	r0, #7
 800029c:	d008      	beq.n	80002b0 <memchr+0x20>
 800029e:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002a2:	3a01      	subs	r2, #1
 80002a4:	428b      	cmp	r3, r1
 80002a6:	d02d      	beq.n	8000304 <memchr+0x74>
 80002a8:	f010 0f07 	tst.w	r0, #7
 80002ac:	b342      	cbz	r2, 8000300 <memchr+0x70>
 80002ae:	d1f6      	bne.n	800029e <memchr+0xe>
 80002b0:	b4f0      	push	{r4, r5, r6, r7}
 80002b2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80002b6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80002ba:	f022 0407 	bic.w	r4, r2, #7
 80002be:	f07f 0700 	mvns.w	r7, #0
 80002c2:	2300      	movs	r3, #0
 80002c4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 80002c8:	3c08      	subs	r4, #8
 80002ca:	ea85 0501 	eor.w	r5, r5, r1
 80002ce:	ea86 0601 	eor.w	r6, r6, r1
 80002d2:	fa85 f547 	uadd8	r5, r5, r7
 80002d6:	faa3 f587 	sel	r5, r3, r7
 80002da:	fa86 f647 	uadd8	r6, r6, r7
 80002de:	faa5 f687 	sel	r6, r5, r7
 80002e2:	b98e      	cbnz	r6, 8000308 <memchr+0x78>
 80002e4:	d1ee      	bne.n	80002c4 <memchr+0x34>
 80002e6:	bcf0      	pop	{r4, r5, r6, r7}
 80002e8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80002ec:	f002 0207 	and.w	r2, r2, #7
 80002f0:	b132      	cbz	r2, 8000300 <memchr+0x70>
 80002f2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002f6:	3a01      	subs	r2, #1
 80002f8:	ea83 0301 	eor.w	r3, r3, r1
 80002fc:	b113      	cbz	r3, 8000304 <memchr+0x74>
 80002fe:	d1f8      	bne.n	80002f2 <memchr+0x62>
 8000300:	2000      	movs	r0, #0
 8000302:	4770      	bx	lr
 8000304:	3801      	subs	r0, #1
 8000306:	4770      	bx	lr
 8000308:	2d00      	cmp	r5, #0
 800030a:	bf06      	itte	eq
 800030c:	4635      	moveq	r5, r6
 800030e:	3803      	subeq	r0, #3
 8000310:	3807      	subne	r0, #7
 8000312:	f015 0f01 	tst.w	r5, #1
 8000316:	d107      	bne.n	8000328 <memchr+0x98>
 8000318:	3001      	adds	r0, #1
 800031a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800031e:	bf02      	ittt	eq
 8000320:	3001      	addeq	r0, #1
 8000322:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000326:	3001      	addeq	r0, #1
 8000328:	bcf0      	pop	{r4, r5, r6, r7}
 800032a:	3801      	subs	r0, #1
 800032c:	4770      	bx	lr
 800032e:	bf00      	nop

08000330 <strlen>:
 8000330:	4603      	mov	r3, r0
 8000332:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000336:	2a00      	cmp	r2, #0
 8000338:	d1fb      	bne.n	8000332 <strlen+0x2>
 800033a:	1a18      	subs	r0, r3, r0
 800033c:	3801      	subs	r0, #1
 800033e:	4770      	bx	lr

08000340 <__aeabi_drsub>:
 8000340:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000344:	e002      	b.n	800034c <__adddf3>
 8000346:	bf00      	nop

08000348 <__aeabi_dsub>:
 8000348:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800034c <__adddf3>:
 800034c:	b530      	push	{r4, r5, lr}
 800034e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000352:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000356:	ea94 0f05 	teq	r4, r5
 800035a:	bf08      	it	eq
 800035c:	ea90 0f02 	teqeq	r0, r2
 8000360:	bf1f      	itttt	ne
 8000362:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000366:	ea55 0c02 	orrsne.w	ip, r5, r2
 800036a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800036e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000372:	f000 80e2 	beq.w	800053a <__adddf3+0x1ee>
 8000376:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800037a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800037e:	bfb8      	it	lt
 8000380:	426d      	neglt	r5, r5
 8000382:	dd0c      	ble.n	800039e <__adddf3+0x52>
 8000384:	442c      	add	r4, r5
 8000386:	ea80 0202 	eor.w	r2, r0, r2
 800038a:	ea81 0303 	eor.w	r3, r1, r3
 800038e:	ea82 0000 	eor.w	r0, r2, r0
 8000392:	ea83 0101 	eor.w	r1, r3, r1
 8000396:	ea80 0202 	eor.w	r2, r0, r2
 800039a:	ea81 0303 	eor.w	r3, r1, r3
 800039e:	2d36      	cmp	r5, #54	; 0x36
 80003a0:	bf88      	it	hi
 80003a2:	bd30      	pophi	{r4, r5, pc}
 80003a4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80003a8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80003ac:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80003b0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80003b4:	d002      	beq.n	80003bc <__adddf3+0x70>
 80003b6:	4240      	negs	r0, r0
 80003b8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80003bc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80003c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80003c4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80003c8:	d002      	beq.n	80003d0 <__adddf3+0x84>
 80003ca:	4252      	negs	r2, r2
 80003cc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80003d0:	ea94 0f05 	teq	r4, r5
 80003d4:	f000 80a7 	beq.w	8000526 <__adddf3+0x1da>
 80003d8:	f1a4 0401 	sub.w	r4, r4, #1
 80003dc:	f1d5 0e20 	rsbs	lr, r5, #32
 80003e0:	db0d      	blt.n	80003fe <__adddf3+0xb2>
 80003e2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80003e6:	fa22 f205 	lsr.w	r2, r2, r5
 80003ea:	1880      	adds	r0, r0, r2
 80003ec:	f141 0100 	adc.w	r1, r1, #0
 80003f0:	fa03 f20e 	lsl.w	r2, r3, lr
 80003f4:	1880      	adds	r0, r0, r2
 80003f6:	fa43 f305 	asr.w	r3, r3, r5
 80003fa:	4159      	adcs	r1, r3
 80003fc:	e00e      	b.n	800041c <__adddf3+0xd0>
 80003fe:	f1a5 0520 	sub.w	r5, r5, #32
 8000402:	f10e 0e20 	add.w	lr, lr, #32
 8000406:	2a01      	cmp	r2, #1
 8000408:	fa03 fc0e 	lsl.w	ip, r3, lr
 800040c:	bf28      	it	cs
 800040e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000412:	fa43 f305 	asr.w	r3, r3, r5
 8000416:	18c0      	adds	r0, r0, r3
 8000418:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800041c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000420:	d507      	bpl.n	8000432 <__adddf3+0xe6>
 8000422:	f04f 0e00 	mov.w	lr, #0
 8000426:	f1dc 0c00 	rsbs	ip, ip, #0
 800042a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800042e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000432:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000436:	d31b      	bcc.n	8000470 <__adddf3+0x124>
 8000438:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800043c:	d30c      	bcc.n	8000458 <__adddf3+0x10c>
 800043e:	0849      	lsrs	r1, r1, #1
 8000440:	ea5f 0030 	movs.w	r0, r0, rrx
 8000444:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000448:	f104 0401 	add.w	r4, r4, #1
 800044c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000450:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000454:	f080 809a 	bcs.w	800058c <__adddf3+0x240>
 8000458:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800045c:	bf08      	it	eq
 800045e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000462:	f150 0000 	adcs.w	r0, r0, #0
 8000466:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800046a:	ea41 0105 	orr.w	r1, r1, r5
 800046e:	bd30      	pop	{r4, r5, pc}
 8000470:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000474:	4140      	adcs	r0, r0
 8000476:	eb41 0101 	adc.w	r1, r1, r1
 800047a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800047e:	f1a4 0401 	sub.w	r4, r4, #1
 8000482:	d1e9      	bne.n	8000458 <__adddf3+0x10c>
 8000484:	f091 0f00 	teq	r1, #0
 8000488:	bf04      	itt	eq
 800048a:	4601      	moveq	r1, r0
 800048c:	2000      	moveq	r0, #0
 800048e:	fab1 f381 	clz	r3, r1
 8000492:	bf08      	it	eq
 8000494:	3320      	addeq	r3, #32
 8000496:	f1a3 030b 	sub.w	r3, r3, #11
 800049a:	f1b3 0220 	subs.w	r2, r3, #32
 800049e:	da0c      	bge.n	80004ba <__adddf3+0x16e>
 80004a0:	320c      	adds	r2, #12
 80004a2:	dd08      	ble.n	80004b6 <__adddf3+0x16a>
 80004a4:	f102 0c14 	add.w	ip, r2, #20
 80004a8:	f1c2 020c 	rsb	r2, r2, #12
 80004ac:	fa01 f00c 	lsl.w	r0, r1, ip
 80004b0:	fa21 f102 	lsr.w	r1, r1, r2
 80004b4:	e00c      	b.n	80004d0 <__adddf3+0x184>
 80004b6:	f102 0214 	add.w	r2, r2, #20
 80004ba:	bfd8      	it	le
 80004bc:	f1c2 0c20 	rsble	ip, r2, #32
 80004c0:	fa01 f102 	lsl.w	r1, r1, r2
 80004c4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80004c8:	bfdc      	itt	le
 80004ca:	ea41 010c 	orrle.w	r1, r1, ip
 80004ce:	4090      	lslle	r0, r2
 80004d0:	1ae4      	subs	r4, r4, r3
 80004d2:	bfa2      	ittt	ge
 80004d4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80004d8:	4329      	orrge	r1, r5
 80004da:	bd30      	popge	{r4, r5, pc}
 80004dc:	ea6f 0404 	mvn.w	r4, r4
 80004e0:	3c1f      	subs	r4, #31
 80004e2:	da1c      	bge.n	800051e <__adddf3+0x1d2>
 80004e4:	340c      	adds	r4, #12
 80004e6:	dc0e      	bgt.n	8000506 <__adddf3+0x1ba>
 80004e8:	f104 0414 	add.w	r4, r4, #20
 80004ec:	f1c4 0220 	rsb	r2, r4, #32
 80004f0:	fa20 f004 	lsr.w	r0, r0, r4
 80004f4:	fa01 f302 	lsl.w	r3, r1, r2
 80004f8:	ea40 0003 	orr.w	r0, r0, r3
 80004fc:	fa21 f304 	lsr.w	r3, r1, r4
 8000500:	ea45 0103 	orr.w	r1, r5, r3
 8000504:	bd30      	pop	{r4, r5, pc}
 8000506:	f1c4 040c 	rsb	r4, r4, #12
 800050a:	f1c4 0220 	rsb	r2, r4, #32
 800050e:	fa20 f002 	lsr.w	r0, r0, r2
 8000512:	fa01 f304 	lsl.w	r3, r1, r4
 8000516:	ea40 0003 	orr.w	r0, r0, r3
 800051a:	4629      	mov	r1, r5
 800051c:	bd30      	pop	{r4, r5, pc}
 800051e:	fa21 f004 	lsr.w	r0, r1, r4
 8000522:	4629      	mov	r1, r5
 8000524:	bd30      	pop	{r4, r5, pc}
 8000526:	f094 0f00 	teq	r4, #0
 800052a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800052e:	bf06      	itte	eq
 8000530:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000534:	3401      	addeq	r4, #1
 8000536:	3d01      	subne	r5, #1
 8000538:	e74e      	b.n	80003d8 <__adddf3+0x8c>
 800053a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800053e:	bf18      	it	ne
 8000540:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000544:	d029      	beq.n	800059a <__adddf3+0x24e>
 8000546:	ea94 0f05 	teq	r4, r5
 800054a:	bf08      	it	eq
 800054c:	ea90 0f02 	teqeq	r0, r2
 8000550:	d005      	beq.n	800055e <__adddf3+0x212>
 8000552:	ea54 0c00 	orrs.w	ip, r4, r0
 8000556:	bf04      	itt	eq
 8000558:	4619      	moveq	r1, r3
 800055a:	4610      	moveq	r0, r2
 800055c:	bd30      	pop	{r4, r5, pc}
 800055e:	ea91 0f03 	teq	r1, r3
 8000562:	bf1e      	ittt	ne
 8000564:	2100      	movne	r1, #0
 8000566:	2000      	movne	r0, #0
 8000568:	bd30      	popne	{r4, r5, pc}
 800056a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800056e:	d105      	bne.n	800057c <__adddf3+0x230>
 8000570:	0040      	lsls	r0, r0, #1
 8000572:	4149      	adcs	r1, r1
 8000574:	bf28      	it	cs
 8000576:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800057a:	bd30      	pop	{r4, r5, pc}
 800057c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000580:	bf3c      	itt	cc
 8000582:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000586:	bd30      	popcc	{r4, r5, pc}
 8000588:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800058c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000590:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000594:	f04f 0000 	mov.w	r0, #0
 8000598:	bd30      	pop	{r4, r5, pc}
 800059a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800059e:	bf1a      	itte	ne
 80005a0:	4619      	movne	r1, r3
 80005a2:	4610      	movne	r0, r2
 80005a4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80005a8:	bf1c      	itt	ne
 80005aa:	460b      	movne	r3, r1
 80005ac:	4602      	movne	r2, r0
 80005ae:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80005b2:	bf06      	itte	eq
 80005b4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80005b8:	ea91 0f03 	teqeq	r1, r3
 80005bc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80005c0:	bd30      	pop	{r4, r5, pc}
 80005c2:	bf00      	nop

080005c4 <__aeabi_ui2d>:
 80005c4:	f090 0f00 	teq	r0, #0
 80005c8:	bf04      	itt	eq
 80005ca:	2100      	moveq	r1, #0
 80005cc:	4770      	bxeq	lr
 80005ce:	b530      	push	{r4, r5, lr}
 80005d0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005d4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005d8:	f04f 0500 	mov.w	r5, #0
 80005dc:	f04f 0100 	mov.w	r1, #0
 80005e0:	e750      	b.n	8000484 <__adddf3+0x138>
 80005e2:	bf00      	nop

080005e4 <__aeabi_i2d>:
 80005e4:	f090 0f00 	teq	r0, #0
 80005e8:	bf04      	itt	eq
 80005ea:	2100      	moveq	r1, #0
 80005ec:	4770      	bxeq	lr
 80005ee:	b530      	push	{r4, r5, lr}
 80005f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005f8:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80005fc:	bf48      	it	mi
 80005fe:	4240      	negmi	r0, r0
 8000600:	f04f 0100 	mov.w	r1, #0
 8000604:	e73e      	b.n	8000484 <__adddf3+0x138>
 8000606:	bf00      	nop

08000608 <__aeabi_f2d>:
 8000608:	0042      	lsls	r2, r0, #1
 800060a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800060e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000612:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000616:	bf1f      	itttt	ne
 8000618:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800061c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000620:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000624:	4770      	bxne	lr
 8000626:	f092 0f00 	teq	r2, #0
 800062a:	bf14      	ite	ne
 800062c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000630:	4770      	bxeq	lr
 8000632:	b530      	push	{r4, r5, lr}
 8000634:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000638:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800063c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000640:	e720      	b.n	8000484 <__adddf3+0x138>
 8000642:	bf00      	nop

08000644 <__aeabi_ul2d>:
 8000644:	ea50 0201 	orrs.w	r2, r0, r1
 8000648:	bf08      	it	eq
 800064a:	4770      	bxeq	lr
 800064c:	b530      	push	{r4, r5, lr}
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	e00a      	b.n	800066a <__aeabi_l2d+0x16>

08000654 <__aeabi_l2d>:
 8000654:	ea50 0201 	orrs.w	r2, r0, r1
 8000658:	bf08      	it	eq
 800065a:	4770      	bxeq	lr
 800065c:	b530      	push	{r4, r5, lr}
 800065e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000662:	d502      	bpl.n	800066a <__aeabi_l2d+0x16>
 8000664:	4240      	negs	r0, r0
 8000666:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800066a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800066e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000672:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000676:	f43f aedc 	beq.w	8000432 <__adddf3+0xe6>
 800067a:	f04f 0203 	mov.w	r2, #3
 800067e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000682:	bf18      	it	ne
 8000684:	3203      	addne	r2, #3
 8000686:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800068a:	bf18      	it	ne
 800068c:	3203      	addne	r2, #3
 800068e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000692:	f1c2 0320 	rsb	r3, r2, #32
 8000696:	fa00 fc03 	lsl.w	ip, r0, r3
 800069a:	fa20 f002 	lsr.w	r0, r0, r2
 800069e:	fa01 fe03 	lsl.w	lr, r1, r3
 80006a2:	ea40 000e 	orr.w	r0, r0, lr
 80006a6:	fa21 f102 	lsr.w	r1, r1, r2
 80006aa:	4414      	add	r4, r2
 80006ac:	e6c1      	b.n	8000432 <__adddf3+0xe6>
 80006ae:	bf00      	nop

080006b0 <__aeabi_dmul>:
 80006b0:	b570      	push	{r4, r5, r6, lr}
 80006b2:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80006b6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80006ba:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80006be:	bf1d      	ittte	ne
 80006c0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80006c4:	ea94 0f0c 	teqne	r4, ip
 80006c8:	ea95 0f0c 	teqne	r5, ip
 80006cc:	f000 f8de 	bleq	800088c <__aeabi_dmul+0x1dc>
 80006d0:	442c      	add	r4, r5
 80006d2:	ea81 0603 	eor.w	r6, r1, r3
 80006d6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80006da:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80006de:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80006e2:	bf18      	it	ne
 80006e4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80006e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006ec:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80006f0:	d038      	beq.n	8000764 <__aeabi_dmul+0xb4>
 80006f2:	fba0 ce02 	umull	ip, lr, r0, r2
 80006f6:	f04f 0500 	mov.w	r5, #0
 80006fa:	fbe1 e502 	umlal	lr, r5, r1, r2
 80006fe:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000702:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000706:	f04f 0600 	mov.w	r6, #0
 800070a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800070e:	f09c 0f00 	teq	ip, #0
 8000712:	bf18      	it	ne
 8000714:	f04e 0e01 	orrne.w	lr, lr, #1
 8000718:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 800071c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000720:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000724:	d204      	bcs.n	8000730 <__aeabi_dmul+0x80>
 8000726:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800072a:	416d      	adcs	r5, r5
 800072c:	eb46 0606 	adc.w	r6, r6, r6
 8000730:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000734:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000738:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800073c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000740:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000744:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000748:	bf88      	it	hi
 800074a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800074e:	d81e      	bhi.n	800078e <__aeabi_dmul+0xde>
 8000750:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000754:	bf08      	it	eq
 8000756:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800075a:	f150 0000 	adcs.w	r0, r0, #0
 800075e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000762:	bd70      	pop	{r4, r5, r6, pc}
 8000764:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000768:	ea46 0101 	orr.w	r1, r6, r1
 800076c:	ea40 0002 	orr.w	r0, r0, r2
 8000770:	ea81 0103 	eor.w	r1, r1, r3
 8000774:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000778:	bfc2      	ittt	gt
 800077a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800077e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000782:	bd70      	popgt	{r4, r5, r6, pc}
 8000784:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000788:	f04f 0e00 	mov.w	lr, #0
 800078c:	3c01      	subs	r4, #1
 800078e:	f300 80ab 	bgt.w	80008e8 <__aeabi_dmul+0x238>
 8000792:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000796:	bfde      	ittt	le
 8000798:	2000      	movle	r0, #0
 800079a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800079e:	bd70      	pople	{r4, r5, r6, pc}
 80007a0:	f1c4 0400 	rsb	r4, r4, #0
 80007a4:	3c20      	subs	r4, #32
 80007a6:	da35      	bge.n	8000814 <__aeabi_dmul+0x164>
 80007a8:	340c      	adds	r4, #12
 80007aa:	dc1b      	bgt.n	80007e4 <__aeabi_dmul+0x134>
 80007ac:	f104 0414 	add.w	r4, r4, #20
 80007b0:	f1c4 0520 	rsb	r5, r4, #32
 80007b4:	fa00 f305 	lsl.w	r3, r0, r5
 80007b8:	fa20 f004 	lsr.w	r0, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea40 0002 	orr.w	r0, r0, r2
 80007c4:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80007c8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80007cc:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80007d0:	fa21 f604 	lsr.w	r6, r1, r4
 80007d4:	eb42 0106 	adc.w	r1, r2, r6
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f1c4 040c 	rsb	r4, r4, #12
 80007e8:	f1c4 0520 	rsb	r5, r4, #32
 80007ec:	fa00 f304 	lsl.w	r3, r0, r4
 80007f0:	fa20 f005 	lsr.w	r0, r0, r5
 80007f4:	fa01 f204 	lsl.w	r2, r1, r4
 80007f8:	ea40 0002 	orr.w	r0, r0, r2
 80007fc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000800:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000804:	f141 0100 	adc.w	r1, r1, #0
 8000808:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800080c:	bf08      	it	eq
 800080e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000812:	bd70      	pop	{r4, r5, r6, pc}
 8000814:	f1c4 0520 	rsb	r5, r4, #32
 8000818:	fa00 f205 	lsl.w	r2, r0, r5
 800081c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000820:	fa20 f304 	lsr.w	r3, r0, r4
 8000824:	fa01 f205 	lsl.w	r2, r1, r5
 8000828:	ea43 0302 	orr.w	r3, r3, r2
 800082c:	fa21 f004 	lsr.w	r0, r1, r4
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	fa21 f204 	lsr.w	r2, r1, r4
 8000838:	ea20 0002 	bic.w	r0, r0, r2
 800083c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000840:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000844:	bf08      	it	eq
 8000846:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800084a:	bd70      	pop	{r4, r5, r6, pc}
 800084c:	f094 0f00 	teq	r4, #0
 8000850:	d10f      	bne.n	8000872 <__aeabi_dmul+0x1c2>
 8000852:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000856:	0040      	lsls	r0, r0, #1
 8000858:	eb41 0101 	adc.w	r1, r1, r1
 800085c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000860:	bf08      	it	eq
 8000862:	3c01      	subeq	r4, #1
 8000864:	d0f7      	beq.n	8000856 <__aeabi_dmul+0x1a6>
 8000866:	ea41 0106 	orr.w	r1, r1, r6
 800086a:	f095 0f00 	teq	r5, #0
 800086e:	bf18      	it	ne
 8000870:	4770      	bxne	lr
 8000872:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000876:	0052      	lsls	r2, r2, #1
 8000878:	eb43 0303 	adc.w	r3, r3, r3
 800087c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000880:	bf08      	it	eq
 8000882:	3d01      	subeq	r5, #1
 8000884:	d0f7      	beq.n	8000876 <__aeabi_dmul+0x1c6>
 8000886:	ea43 0306 	orr.w	r3, r3, r6
 800088a:	4770      	bx	lr
 800088c:	ea94 0f0c 	teq	r4, ip
 8000890:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000894:	bf18      	it	ne
 8000896:	ea95 0f0c 	teqne	r5, ip
 800089a:	d00c      	beq.n	80008b6 <__aeabi_dmul+0x206>
 800089c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008a0:	bf18      	it	ne
 80008a2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008a6:	d1d1      	bne.n	800084c <__aeabi_dmul+0x19c>
 80008a8:	ea81 0103 	eor.w	r1, r1, r3
 80008ac:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80008b0:	f04f 0000 	mov.w	r0, #0
 80008b4:	bd70      	pop	{r4, r5, r6, pc}
 80008b6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008ba:	bf06      	itte	eq
 80008bc:	4610      	moveq	r0, r2
 80008be:	4619      	moveq	r1, r3
 80008c0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008c4:	d019      	beq.n	80008fa <__aeabi_dmul+0x24a>
 80008c6:	ea94 0f0c 	teq	r4, ip
 80008ca:	d102      	bne.n	80008d2 <__aeabi_dmul+0x222>
 80008cc:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80008d0:	d113      	bne.n	80008fa <__aeabi_dmul+0x24a>
 80008d2:	ea95 0f0c 	teq	r5, ip
 80008d6:	d105      	bne.n	80008e4 <__aeabi_dmul+0x234>
 80008d8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80008dc:	bf1c      	itt	ne
 80008de:	4610      	movne	r0, r2
 80008e0:	4619      	movne	r1, r3
 80008e2:	d10a      	bne.n	80008fa <__aeabi_dmul+0x24a>
 80008e4:	ea81 0103 	eor.w	r1, r1, r3
 80008e8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80008ec:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80008f0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80008f4:	f04f 0000 	mov.w	r0, #0
 80008f8:	bd70      	pop	{r4, r5, r6, pc}
 80008fa:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80008fe:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000902:	bd70      	pop	{r4, r5, r6, pc}

08000904 <__aeabi_ddiv>:
 8000904:	b570      	push	{r4, r5, r6, lr}
 8000906:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800090a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800090e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000912:	bf1d      	ittte	ne
 8000914:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000918:	ea94 0f0c 	teqne	r4, ip
 800091c:	ea95 0f0c 	teqne	r5, ip
 8000920:	f000 f8a7 	bleq	8000a72 <__aeabi_ddiv+0x16e>
 8000924:	eba4 0405 	sub.w	r4, r4, r5
 8000928:	ea81 0e03 	eor.w	lr, r1, r3
 800092c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000930:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000934:	f000 8088 	beq.w	8000a48 <__aeabi_ddiv+0x144>
 8000938:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800093c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000940:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000944:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000948:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800094c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000950:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000954:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000958:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 800095c:	429d      	cmp	r5, r3
 800095e:	bf08      	it	eq
 8000960:	4296      	cmpeq	r6, r2
 8000962:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000966:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800096a:	d202      	bcs.n	8000972 <__aeabi_ddiv+0x6e>
 800096c:	085b      	lsrs	r3, r3, #1
 800096e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000972:	1ab6      	subs	r6, r6, r2
 8000974:	eb65 0503 	sbc.w	r5, r5, r3
 8000978:	085b      	lsrs	r3, r3, #1
 800097a:	ea4f 0232 	mov.w	r2, r2, rrx
 800097e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000982:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000986:	ebb6 0e02 	subs.w	lr, r6, r2
 800098a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800098e:	bf22      	ittt	cs
 8000990:	1ab6      	subcs	r6, r6, r2
 8000992:	4675      	movcs	r5, lr
 8000994:	ea40 000c 	orrcs.w	r0, r0, ip
 8000998:	085b      	lsrs	r3, r3, #1
 800099a:	ea4f 0232 	mov.w	r2, r2, rrx
 800099e:	ebb6 0e02 	subs.w	lr, r6, r2
 80009a2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80009a6:	bf22      	ittt	cs
 80009a8:	1ab6      	subcs	r6, r6, r2
 80009aa:	4675      	movcs	r5, lr
 80009ac:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80009b0:	085b      	lsrs	r3, r3, #1
 80009b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80009b6:	ebb6 0e02 	subs.w	lr, r6, r2
 80009ba:	eb75 0e03 	sbcs.w	lr, r5, r3
 80009be:	bf22      	ittt	cs
 80009c0:	1ab6      	subcs	r6, r6, r2
 80009c2:	4675      	movcs	r5, lr
 80009c4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80009c8:	085b      	lsrs	r3, r3, #1
 80009ca:	ea4f 0232 	mov.w	r2, r2, rrx
 80009ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80009d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80009d6:	bf22      	ittt	cs
 80009d8:	1ab6      	subcs	r6, r6, r2
 80009da:	4675      	movcs	r5, lr
 80009dc:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80009e0:	ea55 0e06 	orrs.w	lr, r5, r6
 80009e4:	d018      	beq.n	8000a18 <__aeabi_ddiv+0x114>
 80009e6:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80009ea:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80009ee:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80009f2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80009f6:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80009fa:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80009fe:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000a02:	d1c0      	bne.n	8000986 <__aeabi_ddiv+0x82>
 8000a04:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000a08:	d10b      	bne.n	8000a22 <__aeabi_ddiv+0x11e>
 8000a0a:	ea41 0100 	orr.w	r1, r1, r0
 8000a0e:	f04f 0000 	mov.w	r0, #0
 8000a12:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000a16:	e7b6      	b.n	8000986 <__aeabi_ddiv+0x82>
 8000a18:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000a1c:	bf04      	itt	eq
 8000a1e:	4301      	orreq	r1, r0
 8000a20:	2000      	moveq	r0, #0
 8000a22:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000a26:	bf88      	it	hi
 8000a28:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000a2c:	f63f aeaf 	bhi.w	800078e <__aeabi_dmul+0xde>
 8000a30:	ebb5 0c03 	subs.w	ip, r5, r3
 8000a34:	bf04      	itt	eq
 8000a36:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000a3a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000a3e:	f150 0000 	adcs.w	r0, r0, #0
 8000a42:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000a46:	bd70      	pop	{r4, r5, r6, pc}
 8000a48:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000a4c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000a50:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000a54:	bfc2      	ittt	gt
 8000a56:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000a5a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000a5e:	bd70      	popgt	{r4, r5, r6, pc}
 8000a60:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000a64:	f04f 0e00 	mov.w	lr, #0
 8000a68:	3c01      	subs	r4, #1
 8000a6a:	e690      	b.n	800078e <__aeabi_dmul+0xde>
 8000a6c:	ea45 0e06 	orr.w	lr, r5, r6
 8000a70:	e68d      	b.n	800078e <__aeabi_dmul+0xde>
 8000a72:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a76:	ea94 0f0c 	teq	r4, ip
 8000a7a:	bf08      	it	eq
 8000a7c:	ea95 0f0c 	teqeq	r5, ip
 8000a80:	f43f af3b 	beq.w	80008fa <__aeabi_dmul+0x24a>
 8000a84:	ea94 0f0c 	teq	r4, ip
 8000a88:	d10a      	bne.n	8000aa0 <__aeabi_ddiv+0x19c>
 8000a8a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a8e:	f47f af34 	bne.w	80008fa <__aeabi_dmul+0x24a>
 8000a92:	ea95 0f0c 	teq	r5, ip
 8000a96:	f47f af25 	bne.w	80008e4 <__aeabi_dmul+0x234>
 8000a9a:	4610      	mov	r0, r2
 8000a9c:	4619      	mov	r1, r3
 8000a9e:	e72c      	b.n	80008fa <__aeabi_dmul+0x24a>
 8000aa0:	ea95 0f0c 	teq	r5, ip
 8000aa4:	d106      	bne.n	8000ab4 <__aeabi_ddiv+0x1b0>
 8000aa6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000aaa:	f43f aefd 	beq.w	80008a8 <__aeabi_dmul+0x1f8>
 8000aae:	4610      	mov	r0, r2
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	e722      	b.n	80008fa <__aeabi_dmul+0x24a>
 8000ab4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000ab8:	bf18      	it	ne
 8000aba:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000abe:	f47f aec5 	bne.w	800084c <__aeabi_dmul+0x19c>
 8000ac2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000ac6:	f47f af0d 	bne.w	80008e4 <__aeabi_dmul+0x234>
 8000aca:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000ace:	f47f aeeb 	bne.w	80008a8 <__aeabi_dmul+0x1f8>
 8000ad2:	e712      	b.n	80008fa <__aeabi_dmul+0x24a>

08000ad4 <__gedf2>:
 8000ad4:	f04f 3cff 	mov.w	ip, #4294967295
 8000ad8:	e006      	b.n	8000ae8 <__cmpdf2+0x4>
 8000ada:	bf00      	nop

08000adc <__ledf2>:
 8000adc:	f04f 0c01 	mov.w	ip, #1
 8000ae0:	e002      	b.n	8000ae8 <__cmpdf2+0x4>
 8000ae2:	bf00      	nop

08000ae4 <__cmpdf2>:
 8000ae4:	f04f 0c01 	mov.w	ip, #1
 8000ae8:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000aec:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000af0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000af4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000af8:	bf18      	it	ne
 8000afa:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000afe:	d01b      	beq.n	8000b38 <__cmpdf2+0x54>
 8000b00:	b001      	add	sp, #4
 8000b02:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000b06:	bf0c      	ite	eq
 8000b08:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000b0c:	ea91 0f03 	teqne	r1, r3
 8000b10:	bf02      	ittt	eq
 8000b12:	ea90 0f02 	teqeq	r0, r2
 8000b16:	2000      	moveq	r0, #0
 8000b18:	4770      	bxeq	lr
 8000b1a:	f110 0f00 	cmn.w	r0, #0
 8000b1e:	ea91 0f03 	teq	r1, r3
 8000b22:	bf58      	it	pl
 8000b24:	4299      	cmppl	r1, r3
 8000b26:	bf08      	it	eq
 8000b28:	4290      	cmpeq	r0, r2
 8000b2a:	bf2c      	ite	cs
 8000b2c:	17d8      	asrcs	r0, r3, #31
 8000b2e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000b32:	f040 0001 	orr.w	r0, r0, #1
 8000b36:	4770      	bx	lr
 8000b38:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b3c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b40:	d102      	bne.n	8000b48 <__cmpdf2+0x64>
 8000b42:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b46:	d107      	bne.n	8000b58 <__cmpdf2+0x74>
 8000b48:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b4c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b50:	d1d6      	bne.n	8000b00 <__cmpdf2+0x1c>
 8000b52:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b56:	d0d3      	beq.n	8000b00 <__cmpdf2+0x1c>
 8000b58:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000b5c:	4770      	bx	lr
 8000b5e:	bf00      	nop

08000b60 <__aeabi_cdrcmple>:
 8000b60:	4684      	mov	ip, r0
 8000b62:	4610      	mov	r0, r2
 8000b64:	4662      	mov	r2, ip
 8000b66:	468c      	mov	ip, r1
 8000b68:	4619      	mov	r1, r3
 8000b6a:	4663      	mov	r3, ip
 8000b6c:	e000      	b.n	8000b70 <__aeabi_cdcmpeq>
 8000b6e:	bf00      	nop

08000b70 <__aeabi_cdcmpeq>:
 8000b70:	b501      	push	{r0, lr}
 8000b72:	f7ff ffb7 	bl	8000ae4 <__cmpdf2>
 8000b76:	2800      	cmp	r0, #0
 8000b78:	bf48      	it	mi
 8000b7a:	f110 0f00 	cmnmi.w	r0, #0
 8000b7e:	bd01      	pop	{r0, pc}

08000b80 <__aeabi_dcmpeq>:
 8000b80:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b84:	f7ff fff4 	bl	8000b70 <__aeabi_cdcmpeq>
 8000b88:	bf0c      	ite	eq
 8000b8a:	2001      	moveq	r0, #1
 8000b8c:	2000      	movne	r0, #0
 8000b8e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b92:	bf00      	nop

08000b94 <__aeabi_dcmplt>:
 8000b94:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b98:	f7ff ffea 	bl	8000b70 <__aeabi_cdcmpeq>
 8000b9c:	bf34      	ite	cc
 8000b9e:	2001      	movcc	r0, #1
 8000ba0:	2000      	movcs	r0, #0
 8000ba2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_dcmple>:
 8000ba8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000bac:	f7ff ffe0 	bl	8000b70 <__aeabi_cdcmpeq>
 8000bb0:	bf94      	ite	ls
 8000bb2:	2001      	movls	r0, #1
 8000bb4:	2000      	movhi	r0, #0
 8000bb6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000bba:	bf00      	nop

08000bbc <__aeabi_dcmpge>:
 8000bbc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000bc0:	f7ff ffce 	bl	8000b60 <__aeabi_cdrcmple>
 8000bc4:	bf94      	ite	ls
 8000bc6:	2001      	movls	r0, #1
 8000bc8:	2000      	movhi	r0, #0
 8000bca:	f85d fb08 	ldr.w	pc, [sp], #8
 8000bce:	bf00      	nop

08000bd0 <__aeabi_dcmpgt>:
 8000bd0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000bd4:	f7ff ffc4 	bl	8000b60 <__aeabi_cdrcmple>
 8000bd8:	bf34      	ite	cc
 8000bda:	2001      	movcc	r0, #1
 8000bdc:	2000      	movcs	r0, #0
 8000bde:	f85d fb08 	ldr.w	pc, [sp], #8
 8000be2:	bf00      	nop

08000be4 <__aeabi_dcmpun>:
 8000be4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000be8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000bec:	d102      	bne.n	8000bf4 <__aeabi_dcmpun+0x10>
 8000bee:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000bf2:	d10a      	bne.n	8000c0a <__aeabi_dcmpun+0x26>
 8000bf4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000bf8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000bfc:	d102      	bne.n	8000c04 <__aeabi_dcmpun+0x20>
 8000bfe:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000c02:	d102      	bne.n	8000c0a <__aeabi_dcmpun+0x26>
 8000c04:	f04f 0000 	mov.w	r0, #0
 8000c08:	4770      	bx	lr
 8000c0a:	f04f 0001 	mov.w	r0, #1
 8000c0e:	4770      	bx	lr

08000c10 <__aeabi_d2iz>:
 8000c10:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c14:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000c18:	d215      	bcs.n	8000c46 <__aeabi_d2iz+0x36>
 8000c1a:	d511      	bpl.n	8000c40 <__aeabi_d2iz+0x30>
 8000c1c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000c20:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000c24:	d912      	bls.n	8000c4c <__aeabi_d2iz+0x3c>
 8000c26:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c2a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000c2e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c32:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000c36:	fa23 f002 	lsr.w	r0, r3, r2
 8000c3a:	bf18      	it	ne
 8000c3c:	4240      	negne	r0, r0
 8000c3e:	4770      	bx	lr
 8000c40:	f04f 0000 	mov.w	r0, #0
 8000c44:	4770      	bx	lr
 8000c46:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c4a:	d105      	bne.n	8000c58 <__aeabi_d2iz+0x48>
 8000c4c:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000c50:	bf08      	it	eq
 8000c52:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000c56:	4770      	bx	lr
 8000c58:	f04f 0000 	mov.w	r0, #0
 8000c5c:	4770      	bx	lr
 8000c5e:	bf00      	nop

08000c60 <__aeabi_d2f>:
 8000c60:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c64:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c68:	bf24      	itt	cs
 8000c6a:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c6e:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c72:	d90d      	bls.n	8000c90 <__aeabi_d2f+0x30>
 8000c74:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c78:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c7c:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c80:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c84:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c88:	bf08      	it	eq
 8000c8a:	f020 0001 	biceq.w	r0, r0, #1
 8000c8e:	4770      	bx	lr
 8000c90:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c94:	d121      	bne.n	8000cda <__aeabi_d2f+0x7a>
 8000c96:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c9a:	bfbc      	itt	lt
 8000c9c:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000ca0:	4770      	bxlt	lr
 8000ca2:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000ca6:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000caa:	f1c2 0218 	rsb	r2, r2, #24
 8000cae:	f1c2 0c20 	rsb	ip, r2, #32
 8000cb2:	fa10 f30c 	lsls.w	r3, r0, ip
 8000cb6:	fa20 f002 	lsr.w	r0, r0, r2
 8000cba:	bf18      	it	ne
 8000cbc:	f040 0001 	orrne.w	r0, r0, #1
 8000cc0:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000cc4:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000cc8:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000ccc:	ea40 000c 	orr.w	r0, r0, ip
 8000cd0:	fa23 f302 	lsr.w	r3, r3, r2
 8000cd4:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000cd8:	e7cc      	b.n	8000c74 <__aeabi_d2f+0x14>
 8000cda:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000cde:	d107      	bne.n	8000cf0 <__aeabi_d2f+0x90>
 8000ce0:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000ce4:	bf1e      	ittt	ne
 8000ce6:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000cea:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000cee:	4770      	bxne	lr
 8000cf0:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000cf4:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000cf8:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cfc:	4770      	bx	lr
 8000cfe:	bf00      	nop

08000d00 <__aeabi_uldivmod>:
 8000d00:	b953      	cbnz	r3, 8000d18 <__aeabi_uldivmod+0x18>
 8000d02:	b94a      	cbnz	r2, 8000d18 <__aeabi_uldivmod+0x18>
 8000d04:	2900      	cmp	r1, #0
 8000d06:	bf08      	it	eq
 8000d08:	2800      	cmpeq	r0, #0
 8000d0a:	bf1c      	itt	ne
 8000d0c:	f04f 31ff 	movne.w	r1, #4294967295
 8000d10:	f04f 30ff 	movne.w	r0, #4294967295
 8000d14:	f000 b97a 	b.w	800100c <__aeabi_idiv0>
 8000d18:	f1ad 0c08 	sub.w	ip, sp, #8
 8000d1c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000d20:	f000 f806 	bl	8000d30 <__udivmoddi4>
 8000d24:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d28:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d2c:	b004      	add	sp, #16
 8000d2e:	4770      	bx	lr

08000d30 <__udivmoddi4>:
 8000d30:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d34:	468c      	mov	ip, r1
 8000d36:	460d      	mov	r5, r1
 8000d38:	4604      	mov	r4, r0
 8000d3a:	9e08      	ldr	r6, [sp, #32]
 8000d3c:	2b00      	cmp	r3, #0
 8000d3e:	d151      	bne.n	8000de4 <__udivmoddi4+0xb4>
 8000d40:	428a      	cmp	r2, r1
 8000d42:	4617      	mov	r7, r2
 8000d44:	d96d      	bls.n	8000e22 <__udivmoddi4+0xf2>
 8000d46:	fab2 fe82 	clz	lr, r2
 8000d4a:	f1be 0f00 	cmp.w	lr, #0
 8000d4e:	d00b      	beq.n	8000d68 <__udivmoddi4+0x38>
 8000d50:	f1ce 0c20 	rsb	ip, lr, #32
 8000d54:	fa01 f50e 	lsl.w	r5, r1, lr
 8000d58:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000d5c:	fa02 f70e 	lsl.w	r7, r2, lr
 8000d60:	ea4c 0c05 	orr.w	ip, ip, r5
 8000d64:	fa00 f40e 	lsl.w	r4, r0, lr
 8000d68:	ea4f 4a17 	mov.w	sl, r7, lsr #16
 8000d6c:	0c25      	lsrs	r5, r4, #16
 8000d6e:	fbbc f8fa 	udiv	r8, ip, sl
 8000d72:	fa1f f987 	uxth.w	r9, r7
 8000d76:	fb0a cc18 	mls	ip, sl, r8, ip
 8000d7a:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 8000d7e:	fb08 f309 	mul.w	r3, r8, r9
 8000d82:	42ab      	cmp	r3, r5
 8000d84:	d90a      	bls.n	8000d9c <__udivmoddi4+0x6c>
 8000d86:	19ed      	adds	r5, r5, r7
 8000d88:	f108 32ff 	add.w	r2, r8, #4294967295
 8000d8c:	f080 8123 	bcs.w	8000fd6 <__udivmoddi4+0x2a6>
 8000d90:	42ab      	cmp	r3, r5
 8000d92:	f240 8120 	bls.w	8000fd6 <__udivmoddi4+0x2a6>
 8000d96:	f1a8 0802 	sub.w	r8, r8, #2
 8000d9a:	443d      	add	r5, r7
 8000d9c:	1aed      	subs	r5, r5, r3
 8000d9e:	b2a4      	uxth	r4, r4
 8000da0:	fbb5 f0fa 	udiv	r0, r5, sl
 8000da4:	fb0a 5510 	mls	r5, sl, r0, r5
 8000da8:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000dac:	fb00 f909 	mul.w	r9, r0, r9
 8000db0:	45a1      	cmp	r9, r4
 8000db2:	d909      	bls.n	8000dc8 <__udivmoddi4+0x98>
 8000db4:	19e4      	adds	r4, r4, r7
 8000db6:	f100 33ff 	add.w	r3, r0, #4294967295
 8000dba:	f080 810a 	bcs.w	8000fd2 <__udivmoddi4+0x2a2>
 8000dbe:	45a1      	cmp	r9, r4
 8000dc0:	f240 8107 	bls.w	8000fd2 <__udivmoddi4+0x2a2>
 8000dc4:	3802      	subs	r0, #2
 8000dc6:	443c      	add	r4, r7
 8000dc8:	eba4 0409 	sub.w	r4, r4, r9
 8000dcc:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000dd0:	2100      	movs	r1, #0
 8000dd2:	2e00      	cmp	r6, #0
 8000dd4:	d061      	beq.n	8000e9a <__udivmoddi4+0x16a>
 8000dd6:	fa24 f40e 	lsr.w	r4, r4, lr
 8000dda:	2300      	movs	r3, #0
 8000ddc:	6034      	str	r4, [r6, #0]
 8000dde:	6073      	str	r3, [r6, #4]
 8000de0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000de4:	428b      	cmp	r3, r1
 8000de6:	d907      	bls.n	8000df8 <__udivmoddi4+0xc8>
 8000de8:	2e00      	cmp	r6, #0
 8000dea:	d054      	beq.n	8000e96 <__udivmoddi4+0x166>
 8000dec:	2100      	movs	r1, #0
 8000dee:	e886 0021 	stmia.w	r6, {r0, r5}
 8000df2:	4608      	mov	r0, r1
 8000df4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000df8:	fab3 f183 	clz	r1, r3
 8000dfc:	2900      	cmp	r1, #0
 8000dfe:	f040 808e 	bne.w	8000f1e <__udivmoddi4+0x1ee>
 8000e02:	42ab      	cmp	r3, r5
 8000e04:	d302      	bcc.n	8000e0c <__udivmoddi4+0xdc>
 8000e06:	4282      	cmp	r2, r0
 8000e08:	f200 80fa 	bhi.w	8001000 <__udivmoddi4+0x2d0>
 8000e0c:	1a84      	subs	r4, r0, r2
 8000e0e:	eb65 0503 	sbc.w	r5, r5, r3
 8000e12:	2001      	movs	r0, #1
 8000e14:	46ac      	mov	ip, r5
 8000e16:	2e00      	cmp	r6, #0
 8000e18:	d03f      	beq.n	8000e9a <__udivmoddi4+0x16a>
 8000e1a:	e886 1010 	stmia.w	r6, {r4, ip}
 8000e1e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e22:	b912      	cbnz	r2, 8000e2a <__udivmoddi4+0xfa>
 8000e24:	2701      	movs	r7, #1
 8000e26:	fbb7 f7f2 	udiv	r7, r7, r2
 8000e2a:	fab7 fe87 	clz	lr, r7
 8000e2e:	f1be 0f00 	cmp.w	lr, #0
 8000e32:	d134      	bne.n	8000e9e <__udivmoddi4+0x16e>
 8000e34:	1beb      	subs	r3, r5, r7
 8000e36:	0c3a      	lsrs	r2, r7, #16
 8000e38:	fa1f fc87 	uxth.w	ip, r7
 8000e3c:	2101      	movs	r1, #1
 8000e3e:	fbb3 f8f2 	udiv	r8, r3, r2
 8000e42:	0c25      	lsrs	r5, r4, #16
 8000e44:	fb02 3318 	mls	r3, r2, r8, r3
 8000e48:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000e4c:	fb0c f308 	mul.w	r3, ip, r8
 8000e50:	42ab      	cmp	r3, r5
 8000e52:	d907      	bls.n	8000e64 <__udivmoddi4+0x134>
 8000e54:	19ed      	adds	r5, r5, r7
 8000e56:	f108 30ff 	add.w	r0, r8, #4294967295
 8000e5a:	d202      	bcs.n	8000e62 <__udivmoddi4+0x132>
 8000e5c:	42ab      	cmp	r3, r5
 8000e5e:	f200 80d1 	bhi.w	8001004 <__udivmoddi4+0x2d4>
 8000e62:	4680      	mov	r8, r0
 8000e64:	1aed      	subs	r5, r5, r3
 8000e66:	b2a3      	uxth	r3, r4
 8000e68:	fbb5 f0f2 	udiv	r0, r5, r2
 8000e6c:	fb02 5510 	mls	r5, r2, r0, r5
 8000e70:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
 8000e74:	fb0c fc00 	mul.w	ip, ip, r0
 8000e78:	45a4      	cmp	ip, r4
 8000e7a:	d907      	bls.n	8000e8c <__udivmoddi4+0x15c>
 8000e7c:	19e4      	adds	r4, r4, r7
 8000e7e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000e82:	d202      	bcs.n	8000e8a <__udivmoddi4+0x15a>
 8000e84:	45a4      	cmp	ip, r4
 8000e86:	f200 80b8 	bhi.w	8000ffa <__udivmoddi4+0x2ca>
 8000e8a:	4618      	mov	r0, r3
 8000e8c:	eba4 040c 	sub.w	r4, r4, ip
 8000e90:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000e94:	e79d      	b.n	8000dd2 <__udivmoddi4+0xa2>
 8000e96:	4631      	mov	r1, r6
 8000e98:	4630      	mov	r0, r6
 8000e9a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e9e:	f1ce 0420 	rsb	r4, lr, #32
 8000ea2:	fa05 f30e 	lsl.w	r3, r5, lr
 8000ea6:	fa07 f70e 	lsl.w	r7, r7, lr
 8000eaa:	fa20 f804 	lsr.w	r8, r0, r4
 8000eae:	0c3a      	lsrs	r2, r7, #16
 8000eb0:	fa25 f404 	lsr.w	r4, r5, r4
 8000eb4:	ea48 0803 	orr.w	r8, r8, r3
 8000eb8:	fbb4 f1f2 	udiv	r1, r4, r2
 8000ebc:	ea4f 4518 	mov.w	r5, r8, lsr #16
 8000ec0:	fb02 4411 	mls	r4, r2, r1, r4
 8000ec4:	fa1f fc87 	uxth.w	ip, r7
 8000ec8:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
 8000ecc:	fb01 f30c 	mul.w	r3, r1, ip
 8000ed0:	42ab      	cmp	r3, r5
 8000ed2:	fa00 f40e 	lsl.w	r4, r0, lr
 8000ed6:	d909      	bls.n	8000eec <__udivmoddi4+0x1bc>
 8000ed8:	19ed      	adds	r5, r5, r7
 8000eda:	f101 30ff 	add.w	r0, r1, #4294967295
 8000ede:	f080 808a 	bcs.w	8000ff6 <__udivmoddi4+0x2c6>
 8000ee2:	42ab      	cmp	r3, r5
 8000ee4:	f240 8087 	bls.w	8000ff6 <__udivmoddi4+0x2c6>
 8000ee8:	3902      	subs	r1, #2
 8000eea:	443d      	add	r5, r7
 8000eec:	1aeb      	subs	r3, r5, r3
 8000eee:	fa1f f588 	uxth.w	r5, r8
 8000ef2:	fbb3 f0f2 	udiv	r0, r3, r2
 8000ef6:	fb02 3310 	mls	r3, r2, r0, r3
 8000efa:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000efe:	fb00 f30c 	mul.w	r3, r0, ip
 8000f02:	42ab      	cmp	r3, r5
 8000f04:	d907      	bls.n	8000f16 <__udivmoddi4+0x1e6>
 8000f06:	19ed      	adds	r5, r5, r7
 8000f08:	f100 38ff 	add.w	r8, r0, #4294967295
 8000f0c:	d26f      	bcs.n	8000fee <__udivmoddi4+0x2be>
 8000f0e:	42ab      	cmp	r3, r5
 8000f10:	d96d      	bls.n	8000fee <__udivmoddi4+0x2be>
 8000f12:	3802      	subs	r0, #2
 8000f14:	443d      	add	r5, r7
 8000f16:	1aeb      	subs	r3, r5, r3
 8000f18:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000f1c:	e78f      	b.n	8000e3e <__udivmoddi4+0x10e>
 8000f1e:	f1c1 0720 	rsb	r7, r1, #32
 8000f22:	fa22 f807 	lsr.w	r8, r2, r7
 8000f26:	408b      	lsls	r3, r1
 8000f28:	fa05 f401 	lsl.w	r4, r5, r1
 8000f2c:	ea48 0303 	orr.w	r3, r8, r3
 8000f30:	fa20 fe07 	lsr.w	lr, r0, r7
 8000f34:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 8000f38:	40fd      	lsrs	r5, r7
 8000f3a:	ea4e 0e04 	orr.w	lr, lr, r4
 8000f3e:	fbb5 f9fc 	udiv	r9, r5, ip
 8000f42:	ea4f 441e 	mov.w	r4, lr, lsr #16
 8000f46:	fb0c 5519 	mls	r5, ip, r9, r5
 8000f4a:	fa1f f883 	uxth.w	r8, r3
 8000f4e:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
 8000f52:	fb09 f408 	mul.w	r4, r9, r8
 8000f56:	42ac      	cmp	r4, r5
 8000f58:	fa02 f201 	lsl.w	r2, r2, r1
 8000f5c:	fa00 fa01 	lsl.w	sl, r0, r1
 8000f60:	d908      	bls.n	8000f74 <__udivmoddi4+0x244>
 8000f62:	18ed      	adds	r5, r5, r3
 8000f64:	f109 30ff 	add.w	r0, r9, #4294967295
 8000f68:	d243      	bcs.n	8000ff2 <__udivmoddi4+0x2c2>
 8000f6a:	42ac      	cmp	r4, r5
 8000f6c:	d941      	bls.n	8000ff2 <__udivmoddi4+0x2c2>
 8000f6e:	f1a9 0902 	sub.w	r9, r9, #2
 8000f72:	441d      	add	r5, r3
 8000f74:	1b2d      	subs	r5, r5, r4
 8000f76:	fa1f fe8e 	uxth.w	lr, lr
 8000f7a:	fbb5 f0fc 	udiv	r0, r5, ip
 8000f7e:	fb0c 5510 	mls	r5, ip, r0, r5
 8000f82:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
 8000f86:	fb00 f808 	mul.w	r8, r0, r8
 8000f8a:	45a0      	cmp	r8, r4
 8000f8c:	d907      	bls.n	8000f9e <__udivmoddi4+0x26e>
 8000f8e:	18e4      	adds	r4, r4, r3
 8000f90:	f100 35ff 	add.w	r5, r0, #4294967295
 8000f94:	d229      	bcs.n	8000fea <__udivmoddi4+0x2ba>
 8000f96:	45a0      	cmp	r8, r4
 8000f98:	d927      	bls.n	8000fea <__udivmoddi4+0x2ba>
 8000f9a:	3802      	subs	r0, #2
 8000f9c:	441c      	add	r4, r3
 8000f9e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000fa2:	eba4 0408 	sub.w	r4, r4, r8
 8000fa6:	fba0 8902 	umull	r8, r9, r0, r2
 8000faa:	454c      	cmp	r4, r9
 8000fac:	46c6      	mov	lr, r8
 8000fae:	464d      	mov	r5, r9
 8000fb0:	d315      	bcc.n	8000fde <__udivmoddi4+0x2ae>
 8000fb2:	d012      	beq.n	8000fda <__udivmoddi4+0x2aa>
 8000fb4:	b156      	cbz	r6, 8000fcc <__udivmoddi4+0x29c>
 8000fb6:	ebba 030e 	subs.w	r3, sl, lr
 8000fba:	eb64 0405 	sbc.w	r4, r4, r5
 8000fbe:	fa04 f707 	lsl.w	r7, r4, r7
 8000fc2:	40cb      	lsrs	r3, r1
 8000fc4:	431f      	orrs	r7, r3
 8000fc6:	40cc      	lsrs	r4, r1
 8000fc8:	6037      	str	r7, [r6, #0]
 8000fca:	6074      	str	r4, [r6, #4]
 8000fcc:	2100      	movs	r1, #0
 8000fce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000fd2:	4618      	mov	r0, r3
 8000fd4:	e6f8      	b.n	8000dc8 <__udivmoddi4+0x98>
 8000fd6:	4690      	mov	r8, r2
 8000fd8:	e6e0      	b.n	8000d9c <__udivmoddi4+0x6c>
 8000fda:	45c2      	cmp	sl, r8
 8000fdc:	d2ea      	bcs.n	8000fb4 <__udivmoddi4+0x284>
 8000fde:	ebb8 0e02 	subs.w	lr, r8, r2
 8000fe2:	eb69 0503 	sbc.w	r5, r9, r3
 8000fe6:	3801      	subs	r0, #1
 8000fe8:	e7e4      	b.n	8000fb4 <__udivmoddi4+0x284>
 8000fea:	4628      	mov	r0, r5
 8000fec:	e7d7      	b.n	8000f9e <__udivmoddi4+0x26e>
 8000fee:	4640      	mov	r0, r8
 8000ff0:	e791      	b.n	8000f16 <__udivmoddi4+0x1e6>
 8000ff2:	4681      	mov	r9, r0
 8000ff4:	e7be      	b.n	8000f74 <__udivmoddi4+0x244>
 8000ff6:	4601      	mov	r1, r0
 8000ff8:	e778      	b.n	8000eec <__udivmoddi4+0x1bc>
 8000ffa:	3802      	subs	r0, #2
 8000ffc:	443c      	add	r4, r7
 8000ffe:	e745      	b.n	8000e8c <__udivmoddi4+0x15c>
 8001000:	4608      	mov	r0, r1
 8001002:	e708      	b.n	8000e16 <__udivmoddi4+0xe6>
 8001004:	f1a8 0802 	sub.w	r8, r8, #2
 8001008:	443d      	add	r5, r7
 800100a:	e72b      	b.n	8000e64 <__udivmoddi4+0x134>

0800100c <__aeabi_idiv0>:
 800100c:	4770      	bx	lr
 800100e:	bf00      	nop

08001010 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001010:	b580      	push	{r7, lr}
 8001012:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001014:	2003      	movs	r0, #3
 8001016:	f001 f8b2 	bl	800217e <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800101a:	200f      	movs	r0, #15
 800101c:	f003 f9ec 	bl	80043f8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001020:	f001 fca9 	bl	8002976 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001024:	2300      	movs	r3, #0
}
 8001026:	4618      	mov	r0, r3
 8001028:	bd80      	pop	{r7, pc}
	...

0800102c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800102c:	b480      	push	{r7}
 800102e:	af00      	add	r7, sp, #0
  uwTick++;
 8001030:	4b04      	ldr	r3, [pc, #16]	; (8001044 <HAL_IncTick+0x18>)
 8001032:	681b      	ldr	r3, [r3, #0]
 8001034:	3301      	adds	r3, #1
 8001036:	4a03      	ldr	r2, [pc, #12]	; (8001044 <HAL_IncTick+0x18>)
 8001038:	6013      	str	r3, [r2, #0]
}
 800103a:	bf00      	nop
 800103c:	46bd      	mov	sp, r7
 800103e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001042:	4770      	bx	lr
 8001044:	2000070c 	.word	0x2000070c

08001048 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001048:	b480      	push	{r7}
 800104a:	af00      	add	r7, sp, #0
  return uwTick;
 800104c:	4b03      	ldr	r3, [pc, #12]	; (800105c <HAL_GetTick+0x14>)
 800104e:	681b      	ldr	r3, [r3, #0]
}
 8001050:	4618      	mov	r0, r3
 8001052:	46bd      	mov	sp, r7
 8001054:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001058:	4770      	bx	lr
 800105a:	bf00      	nop
 800105c:	2000070c 	.word	0x2000070c

08001060 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001060:	b580      	push	{r7, lr}
 8001062:	b084      	sub	sp, #16
 8001064:	af00      	add	r7, sp, #0
 8001066:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001068:	f7ff ffee 	bl	8001048 <HAL_GetTick>
 800106c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800106e:	687b      	ldr	r3, [r7, #4]
 8001070:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001072:	68fb      	ldr	r3, [r7, #12]
 8001074:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001078:	d002      	beq.n	8001080 <HAL_Delay+0x20>
  {
    wait++;
 800107a:	68fb      	ldr	r3, [r7, #12]
 800107c:	3301      	adds	r3, #1
 800107e:	60fb      	str	r3, [r7, #12]
  } 

  while((HAL_GetTick() - tickstart) < wait)
 8001080:	bf00      	nop
 8001082:	f7ff ffe1 	bl	8001048 <HAL_GetTick>
 8001086:	4602      	mov	r2, r0
 8001088:	68bb      	ldr	r3, [r7, #8]
 800108a:	1ad2      	subs	r2, r2, r3
 800108c:	68fb      	ldr	r3, [r7, #12]
 800108e:	429a      	cmp	r2, r3
 8001090:	d3f7      	bcc.n	8001082 <HAL_Delay+0x22>
  {
  }
}
 8001092:	bf00      	nop
 8001094:	3710      	adds	r7, #16
 8001096:	46bd      	mov	sp, r7
 8001098:	bd80      	pop	{r7, pc}
	...

0800109c <HAL_ADC_Start_IT>:
  *          before calling HAL_ADC_Start_IT().
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_IT(ADC_HandleTypeDef* hadc)
{
 800109c:	b580      	push	{r7, lr}
 800109e:	b084      	sub	sp, #16
 80010a0:	af00      	add	r7, sp, #0
 80010a2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80010a4:	2300      	movs	r3, #0
 80010a6:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 80010a8:	687b      	ldr	r3, [r7, #4]
 80010aa:	681b      	ldr	r3, [r3, #0]
 80010ac:	689b      	ldr	r3, [r3, #8]
 80010ae:	f003 0304 	and.w	r3, r3, #4
 80010b2:	2b00      	cmp	r3, #0
 80010b4:	f040 8120 	bne.w	80012f8 <HAL_ADC_Start_IT+0x25c>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80010b8:	687b      	ldr	r3, [r7, #4]
 80010ba:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 80010be:	2b01      	cmp	r3, #1
 80010c0:	d101      	bne.n	80010c6 <HAL_ADC_Start_IT+0x2a>
 80010c2:	2302      	movs	r3, #2
 80010c4:	e11b      	b.n	80012fe <HAL_ADC_Start_IT+0x262>
 80010c6:	687b      	ldr	r3, [r7, #4]
 80010c8:	2201      	movs	r2, #1
 80010ca:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 80010ce:	6878      	ldr	r0, [r7, #4]
 80010d0:	f000 fc7a 	bl	80019c8 <ADC_Enable>
 80010d4:	4603      	mov	r3, r0
 80010d6:	73fb      	strb	r3, [r7, #15]
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 80010d8:	7bfb      	ldrb	r3, [r7, #15]
 80010da:	2b00      	cmp	r3, #0
 80010dc:	f040 8107 	bne.w	80012ee <HAL_ADC_Start_IT+0x252>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 80010e0:	687b      	ldr	r3, [r7, #4]
 80010e2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80010e4:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80010e8:	f023 0301 	bic.w	r3, r3, #1
 80010ec:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80010f0:	687b      	ldr	r3, [r7, #4]
 80010f2:	659a      	str	r2, [r3, #88]	; 0x58
                        HAL_ADC_STATE_REG_BUSY);
      
      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - by default if ADC is Master or Independent or if multimode feature is not available
        - if multimode setting is set to independent mode (no dual regular or injected conversions are configured) */
      if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 80010f4:	687b      	ldr	r3, [r7, #4]
 80010f6:	681b      	ldr	r3, [r3, #0]
 80010f8:	4a83      	ldr	r2, [pc, #524]	; (8001308 <HAL_ADC_Start_IT+0x26c>)
 80010fa:	4293      	cmp	r3, r2
 80010fc:	d00a      	beq.n	8001114 <HAL_ADC_Start_IT+0x78>
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	681b      	ldr	r3, [r3, #0]
 8001102:	4a82      	ldr	r2, [pc, #520]	; (800130c <HAL_ADC_Start_IT+0x270>)
 8001104:	4293      	cmp	r3, r2
 8001106:	d005      	beq.n	8001114 <HAL_ADC_Start_IT+0x78>
 8001108:	4b81      	ldr	r3, [pc, #516]	; (8001310 <HAL_ADC_Start_IT+0x274>)
 800110a:	689b      	ldr	r3, [r3, #8]
 800110c:	f003 031f 	and.w	r3, r3, #31
 8001110:	2b00      	cmp	r3, #0
 8001112:	d105      	bne.n	8001120 <HAL_ADC_Start_IT+0x84>
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001114:	687b      	ldr	r3, [r7, #4]
 8001116:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001118:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800111c:	687b      	ldr	r3, [r7, #4]
 800111e:	659a      	str	r2, [r3, #88]	; 0x58
      }
      
      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001120:	687b      	ldr	r3, [r7, #4]
 8001122:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001124:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001128:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800112c:	d106      	bne.n	800113c <HAL_ADC_Start_IT+0xa0>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR|HAL_ADC_ERROR_DMA));         
 800112e:	687b      	ldr	r3, [r7, #4]
 8001130:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001132:	f023 0206 	bic.w	r2, r3, #6
 8001136:	687b      	ldr	r3, [r7, #4]
 8001138:	65da      	str	r2, [r3, #92]	; 0x5c
 800113a:	e002      	b.n	8001142 <HAL_ADC_Start_IT+0xa6>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc); 
 800113c:	687b      	ldr	r3, [r7, #4]
 800113e:	2200      	movs	r2, #0
 8001140:	65da      	str	r2, [r3, #92]	; 0x5c
      }
      
      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8001142:	687b      	ldr	r3, [r7, #4]
 8001144:	681b      	ldr	r3, [r3, #0]
 8001146:	221c      	movs	r2, #28
 8001148:	601a      	str	r2, [r3, #0]
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 800114a:	687b      	ldr	r3, [r7, #4]
 800114c:	2200      	movs	r2, #0
 800114e:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
      
      /* Disable all interruptions before enabling the desired ones */
      __HAL_ADC_DISABLE_IT(hadc, (ADC_IT_EOC | ADC_IT_EOS | ADC_IT_OVR));
 8001152:	687b      	ldr	r3, [r7, #4]
 8001154:	681b      	ldr	r3, [r3, #0]
 8001156:	687a      	ldr	r2, [r7, #4]
 8001158:	6812      	ldr	r2, [r2, #0]
 800115a:	6852      	ldr	r2, [r2, #4]
 800115c:	f022 021c 	bic.w	r2, r2, #28
 8001160:	605a      	str	r2, [r3, #4]
      
      /* Enable ADC end of conversion interrupt */
      switch(hadc->Init.EOCSelection)
 8001162:	687b      	ldr	r3, [r7, #4]
 8001164:	695b      	ldr	r3, [r3, #20]
 8001166:	2b08      	cmp	r3, #8
 8001168:	d108      	bne.n	800117c <HAL_ADC_Start_IT+0xe0>
      {
        case ADC_EOC_SEQ_CONV:
          __HAL_ADC_ENABLE_IT(hadc, ADC_IT_EOS);
 800116a:	687b      	ldr	r3, [r7, #4]
 800116c:	681b      	ldr	r3, [r3, #0]
 800116e:	687a      	ldr	r2, [r7, #4]
 8001170:	6812      	ldr	r2, [r2, #0]
 8001172:	6852      	ldr	r2, [r2, #4]
 8001174:	f042 0208 	orr.w	r2, r2, #8
 8001178:	605a      	str	r2, [r3, #4]
          break;
 800117a:	e008      	b.n	800118e <HAL_ADC_Start_IT+0xf2>
        /* case ADC_EOC_SINGLE_CONV */
        default:
          __HAL_ADC_ENABLE_IT(hadc, ADC_IT_EOC);
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	681b      	ldr	r3, [r3, #0]
 8001180:	687a      	ldr	r2, [r7, #4]
 8001182:	6812      	ldr	r2, [r2, #0]
 8001184:	6852      	ldr	r2, [r2, #4]
 8001186:	f042 0204 	orr.w	r2, r2, #4
 800118a:	605a      	str	r2, [r3, #4]
          break;
 800118c:	bf00      	nop
      
      /* Enable ADC overrun interrupt */
      /* If hadc->Init.Overrun is set to ADC_OVR_DATA_PRESERVED, only then is
         ADC_IT_OVR enabled; otherwise data overwrite is considered as normal
         behavior and no CPU time is lost for a non-processed interruption */
      if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 800118e:	687b      	ldr	r3, [r7, #4]
 8001190:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001192:	2b00      	cmp	r3, #0
 8001194:	d107      	bne.n	80011a6 <HAL_ADC_Start_IT+0x10a>
      {
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);  
 8001196:	687b      	ldr	r3, [r7, #4]
 8001198:	681b      	ldr	r3, [r3, #0]
 800119a:	687a      	ldr	r2, [r7, #4]
 800119c:	6812      	ldr	r2, [r2, #0]
 800119e:	6852      	ldr	r2, [r2, #4]
 80011a0:	f042 0210 	orr.w	r2, r2, #16
 80011a4:	605a      	str	r2, [r3, #4]
      /* trigger event.                                                       */
      /* Case of multimode enabled (when multimode feature is available):     */ 
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
      if(ADC_INDEPENDENT_OR_NONMULTIMODEREGULAR_SLAVE(hadc))
 80011a6:	687b      	ldr	r3, [r7, #4]
 80011a8:	681b      	ldr	r3, [r3, #0]
 80011aa:	4a57      	ldr	r2, [pc, #348]	; (8001308 <HAL_ADC_Start_IT+0x26c>)
 80011ac:	4293      	cmp	r3, r2
 80011ae:	d016      	beq.n	80011de <HAL_ADC_Start_IT+0x142>
 80011b0:	687b      	ldr	r3, [r7, #4]
 80011b2:	681b      	ldr	r3, [r3, #0]
 80011b4:	4a55      	ldr	r2, [pc, #340]	; (800130c <HAL_ADC_Start_IT+0x270>)
 80011b6:	4293      	cmp	r3, r2
 80011b8:	d011      	beq.n	80011de <HAL_ADC_Start_IT+0x142>
 80011ba:	4b55      	ldr	r3, [pc, #340]	; (8001310 <HAL_ADC_Start_IT+0x274>)
 80011bc:	689b      	ldr	r3, [r3, #8]
 80011be:	f003 031f 	and.w	r3, r3, #31
 80011c2:	2b00      	cmp	r3, #0
 80011c4:	d00b      	beq.n	80011de <HAL_ADC_Start_IT+0x142>
 80011c6:	4b52      	ldr	r3, [pc, #328]	; (8001310 <HAL_ADC_Start_IT+0x274>)
 80011c8:	689b      	ldr	r3, [r3, #8]
 80011ca:	f003 031f 	and.w	r3, r3, #31
 80011ce:	2b05      	cmp	r3, #5
 80011d0:	d005      	beq.n	80011de <HAL_ADC_Start_IT+0x142>
 80011d2:	4b4f      	ldr	r3, [pc, #316]	; (8001310 <HAL_ADC_Start_IT+0x274>)
 80011d4:	689b      	ldr	r3, [r3, #8]
 80011d6:	f003 031f 	and.w	r3, r3, #31
 80011da:	2b09      	cmp	r3, #9
 80011dc:	d13d      	bne.n	800125a <HAL_ADC_Start_IT+0x1be>
      {
        /* Multimode feature is not available or ADC Instance is Independent or Master, 
           or is not Slave ADC with dual regular conversions enabled.         
           Then set HAL_ADC_STATE_INJ_BUSY and reset HAL_ADC_STATE_INJ_EOC if JAUTO is set. */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 80011de:	687b      	ldr	r3, [r7, #4]
 80011e0:	681b      	ldr	r3, [r3, #0]
 80011e2:	68db      	ldr	r3, [r3, #12]
 80011e4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80011e8:	2b00      	cmp	r3, #0
 80011ea:	d02d      	beq.n	8001248 <HAL_ADC_Start_IT+0x1ac>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80011ec:	687b      	ldr	r3, [r7, #4]
 80011ee:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80011f0:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80011f4:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80011f8:	687b      	ldr	r3, [r7, #4]
 80011fa:	659a      	str	r2, [r3, #88]	; 0x58
          
          /* Enable as well injected interruptions in case 
           HAL_ADCEx_InjectedStart_IT() has not been called beforehand. This
           allows to start regular and injected conversions when JAUTO is
           set with a single call to HAL_ADC_Start_IT() */
          switch(hadc->Init.EOCSelection)
 80011fc:	687b      	ldr	r3, [r7, #4]
 80011fe:	695b      	ldr	r3, [r3, #20]
 8001200:	2b08      	cmp	r3, #8
 8001202:	d110      	bne.n	8001226 <HAL_ADC_Start_IT+0x18a>
          {
            case ADC_EOC_SEQ_CONV: 
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8001204:	687b      	ldr	r3, [r7, #4]
 8001206:	681b      	ldr	r3, [r3, #0]
 8001208:	687a      	ldr	r2, [r7, #4]
 800120a:	6812      	ldr	r2, [r2, #0]
 800120c:	6852      	ldr	r2, [r2, #4]
 800120e:	f022 0220 	bic.w	r2, r2, #32
 8001212:	605a      	str	r2, [r3, #4]
              __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOS);
 8001214:	687b      	ldr	r3, [r7, #4]
 8001216:	681b      	ldr	r3, [r3, #0]
 8001218:	687a      	ldr	r2, [r7, #4]
 800121a:	6812      	ldr	r2, [r2, #0]
 800121c:	6852      	ldr	r2, [r2, #4]
 800121e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001222:	605a      	str	r2, [r3, #4]
            break;
 8001224:	e010      	b.n	8001248 <HAL_ADC_Start_IT+0x1ac>
            /* case ADC_EOC_SINGLE_CONV */
            default:
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOS);      
 8001226:	687b      	ldr	r3, [r7, #4]
 8001228:	681b      	ldr	r3, [r3, #0]
 800122a:	687a      	ldr	r2, [r7, #4]
 800122c:	6812      	ldr	r2, [r2, #0]
 800122e:	6852      	ldr	r2, [r2, #4]
 8001230:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001234:	605a      	str	r2, [r3, #4]
              __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOC);
 8001236:	687b      	ldr	r3, [r7, #4]
 8001238:	681b      	ldr	r3, [r3, #0]
 800123a:	687a      	ldr	r2, [r7, #4]
 800123c:	6812      	ldr	r2, [r2, #0]
 800123e:	6852      	ldr	r2, [r2, #4]
 8001240:	f042 0220 	orr.w	r2, r2, #32
 8001244:	605a      	str	r2, [r3, #4]
            break;
 8001246:	bf00      	nop
          }
        }
        
        /* Start ADC group regular conversion */
        SET_BIT(hadc->Instance->CR, ADC_CR_ADSTART);
 8001248:	687b      	ldr	r3, [r7, #4]
 800124a:	681b      	ldr	r3, [r3, #0]
 800124c:	687a      	ldr	r2, [r7, #4]
 800124e:	6812      	ldr	r2, [r2, #0]
 8001250:	6892      	ldr	r2, [r2, #8]
 8001252:	f042 0204 	orr.w	r2, r2, #4
 8001256:	609a      	str	r2, [r3, #8]
 8001258:	e050      	b.n	80012fc <HAL_ADC_Start_IT+0x260>
      }
      else
      {
        /* hadc is the handle of a Slave ADC with dual regular conversions
           enabled. Therefore, ADC_CR_ADSTART is NOT set */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800125a:	687b      	ldr	r3, [r7, #4]
 800125c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800125e:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8001262:	687b      	ldr	r3, [r7, #4]
 8001264:	659a      	str	r2, [r3, #88]	; 0x58
        /* if Master ADC JAUTO bit is set, Slave injected interruptions
           are enabled nevertheless (for same reason as above) */
        tmpADC_Master = ADC_MASTER_REGISTER(hadc); 
 8001266:	687b      	ldr	r3, [r7, #4]
 8001268:	681b      	ldr	r3, [r3, #0]
 800126a:	4a27      	ldr	r2, [pc, #156]	; (8001308 <HAL_ADC_Start_IT+0x26c>)
 800126c:	4293      	cmp	r3, r2
 800126e:	d004      	beq.n	800127a <HAL_ADC_Start_IT+0x1de>
 8001270:	687b      	ldr	r3, [r7, #4]
 8001272:	681b      	ldr	r3, [r3, #0]
 8001274:	4a25      	ldr	r2, [pc, #148]	; (800130c <HAL_ADC_Start_IT+0x270>)
 8001276:	4293      	cmp	r3, r2
 8001278:	d102      	bne.n	8001280 <HAL_ADC_Start_IT+0x1e4>
 800127a:	687b      	ldr	r3, [r7, #4]
 800127c:	681b      	ldr	r3, [r3, #0]
 800127e:	e000      	b.n	8001282 <HAL_ADC_Start_IT+0x1e6>
 8001280:	4b21      	ldr	r3, [pc, #132]	; (8001308 <HAL_ADC_Start_IT+0x26c>)
 8001282:	60bb      	str	r3, [r7, #8]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != RESET)
 8001284:	68bb      	ldr	r3, [r7, #8]
 8001286:	68db      	ldr	r3, [r3, #12]
 8001288:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800128c:	2b00      	cmp	r3, #0
 800128e:	d035      	beq.n	80012fc <HAL_ADC_Start_IT+0x260>
        {
          /* First, update Slave State in setting HAL_ADC_STATE_INJ_BUSY bit 
             and in resetting HAL_ADC_STATE_INJ_EOC bit */
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8001290:	687b      	ldr	r3, [r7, #4]
 8001292:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001294:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001298:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800129c:	687b      	ldr	r3, [r7, #4]
 800129e:	659a      	str	r2, [r3, #88]	; 0x58
          /* Next, set Slave injected interruptions */
          switch(hadc->Init.EOCSelection)
 80012a0:	687b      	ldr	r3, [r7, #4]
 80012a2:	695b      	ldr	r3, [r3, #20]
 80012a4:	2b08      	cmp	r3, #8
 80012a6:	d110      	bne.n	80012ca <HAL_ADC_Start_IT+0x22e>
          {
            case ADC_EOC_SEQ_CONV:
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 80012a8:	687b      	ldr	r3, [r7, #4]
 80012aa:	681b      	ldr	r3, [r3, #0]
 80012ac:	687a      	ldr	r2, [r7, #4]
 80012ae:	6812      	ldr	r2, [r2, #0]
 80012b0:	6852      	ldr	r2, [r2, #4]
 80012b2:	f022 0220 	bic.w	r2, r2, #32
 80012b6:	605a      	str	r2, [r3, #4]
              __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOS);
 80012b8:	687b      	ldr	r3, [r7, #4]
 80012ba:	681b      	ldr	r3, [r3, #0]
 80012bc:	687a      	ldr	r2, [r7, #4]
 80012be:	6812      	ldr	r2, [r2, #0]
 80012c0:	6852      	ldr	r2, [r2, #4]
 80012c2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80012c6:	605a      	str	r2, [r3, #4]
            break;
 80012c8:	e018      	b.n	80012fc <HAL_ADC_Start_IT+0x260>
            /* case ADC_EOC_SINGLE_CONV */
            default:
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOS);
 80012ca:	687b      	ldr	r3, [r7, #4]
 80012cc:	681b      	ldr	r3, [r3, #0]
 80012ce:	687a      	ldr	r2, [r7, #4]
 80012d0:	6812      	ldr	r2, [r2, #0]
 80012d2:	6852      	ldr	r2, [r2, #4]
 80012d4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80012d8:	605a      	str	r2, [r3, #4]
              __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOC);
 80012da:	687b      	ldr	r3, [r7, #4]
 80012dc:	681b      	ldr	r3, [r3, #0]
 80012de:	687a      	ldr	r2, [r7, #4]
 80012e0:	6812      	ldr	r2, [r2, #0]
 80012e2:	6852      	ldr	r2, [r2, #4]
 80012e4:	f042 0220 	orr.w	r2, r2, #32
 80012e8:	605a      	str	r2, [r3, #4]
            break;
 80012ea:	bf00      	nop
 80012ec:	e006      	b.n	80012fc <HAL_ADC_Start_IT+0x260>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 80012ee:	687b      	ldr	r3, [r7, #4]
 80012f0:	2200      	movs	r2, #0
 80012f2:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
 80012f6:	e001      	b.n	80012fc <HAL_ADC_Start_IT+0x260>
    }
    
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80012f8:	2302      	movs	r3, #2
 80012fa:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Return function status */
  return tmp_hal_status;
 80012fc:	7bfb      	ldrb	r3, [r7, #15]
}
 80012fe:	4618      	mov	r0, r3
 8001300:	3710      	adds	r7, #16
 8001302:	46bd      	mov	sp, r7
 8001304:	bd80      	pop	{r7, pc}
 8001306:	bf00      	nop
 8001308:	50040000 	.word	0x50040000
 800130c:	50040200 	.word	0x50040200
 8001310:	50040300 	.word	0x50040300

08001314 <HAL_ADC_Stop_IT>:
  *         end-of-conversion, disable ADC peripheral.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop_IT(ADC_HandleTypeDef* hadc)
{
 8001314:	b580      	push	{r7, lr}
 8001316:	b084      	sub	sp, #16
 8001318:	af00      	add	r7, sp, #0
 800131a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800131c:	2300      	movs	r3, #0
 800131e:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001320:	687b      	ldr	r3, [r7, #4]
 8001322:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 8001326:	2b01      	cmp	r3, #1
 8001328:	d101      	bne.n	800132e <HAL_ADC_Stop_IT+0x1a>
 800132a:	2302      	movs	r3, #2
 800132c:	e02b      	b.n	8001386 <HAL_ADC_Stop_IT+0x72>
 800132e:	687b      	ldr	r3, [r7, #4]
 8001330:	2201      	movs	r2, #1
 8001332:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
  
  /* 1. Stop potential conversion on going, on ADC groups regular and injected */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 8001336:	216c      	movs	r1, #108	; 0x6c
 8001338:	6878      	ldr	r0, [r7, #4]
 800133a:	f000 fa97 	bl	800186c <ADC_ConversionStop>
 800133e:	4603      	mov	r3, r0
 8001340:	73fb      	strb	r3, [r7, #15]
  
  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 8001342:	7bfb      	ldrb	r3, [r7, #15]
 8001344:	2b00      	cmp	r3, #0
 8001346:	d119      	bne.n	800137c <HAL_ADC_Stop_IT+0x68>
  {
    /* Disable ADC end of conversion interrupt for regular group */
    /* Disable ADC overrun interrupt */
    __HAL_ADC_DISABLE_IT(hadc, (ADC_IT_EOC | ADC_IT_EOS | ADC_IT_OVR));
 8001348:	687b      	ldr	r3, [r7, #4]
 800134a:	681b      	ldr	r3, [r3, #0]
 800134c:	687a      	ldr	r2, [r7, #4]
 800134e:	6812      	ldr	r2, [r2, #0]
 8001350:	6852      	ldr	r2, [r2, #4]
 8001352:	f022 021c 	bic.w	r2, r2, #28
 8001356:	605a      	str	r2, [r3, #4]
    
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 8001358:	6878      	ldr	r0, [r7, #4]
 800135a:	f000 fb9b 	bl	8001a94 <ADC_Disable>
 800135e:	4603      	mov	r3, r0
 8001360:	73fb      	strb	r3, [r7, #15]
    
    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 8001362:	7bfb      	ldrb	r3, [r7, #15]
 8001364:	2b00      	cmp	r3, #0
 8001366:	d109      	bne.n	800137c <HAL_ADC_Stop_IT+0x68>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800136c:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8001370:	f023 0301 	bic.w	r3, r3, #1
 8001374:	f043 0201 	orr.w	r2, r3, #1
 8001378:	687b      	ldr	r3, [r7, #4]
 800137a:	659a      	str	r2, [r3, #88]	; 0x58
                        HAL_ADC_STATE_READY);
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800137c:	687b      	ldr	r3, [r7, #4]
 800137e:	2200      	movs	r2, #0
 8001380:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
  
  /* Return function status */
  return tmp_hal_status;
 8001384:	7bfb      	ldrb	r3, [r7, #15]
}
 8001386:	4618      	mov	r0, r3
 8001388:	3710      	adds	r7, #16
 800138a:	46bd      	mov	sp, r7
 800138c:	bd80      	pop	{r7, pc}

0800138e <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 800138e:	b480      	push	{r7}
 8001390:	b083      	sub	sp, #12
 8001392:	af00      	add	r7, sp, #0
 8001394:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	681b      	ldr	r3, [r3, #0]
 800139a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 800139c:	4618      	mov	r0, r3
 800139e:	370c      	adds	r7, #12
 80013a0:	46bd      	mov	sp, r7
 80013a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013a6:	4770      	bx	lr

080013a8 <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 80013a8:	b580      	push	{r7, lr}
 80013aa:	b088      	sub	sp, #32
 80013ac:	af00      	add	r7, sp, #0
 80013ae:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0; /* flag set if overrun occurrence has to be considered as an error */
 80013b0:	2300      	movs	r3, #0
 80013b2:	61fb      	str	r3, [r7, #28]
  uint32_t tmp_isr = hadc->Instance->ISR;
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	681b      	ldr	r3, [r3, #0]
 80013b8:	681b      	ldr	r3, [r3, #0]
 80013ba:	617b      	str	r3, [r7, #20]
  uint32_t tmp_ier = hadc->Instance->IER;
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	681b      	ldr	r3, [r3, #0]
 80013c0:	685b      	ldr	r3, [r3, #4]
 80013c2:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cfgr = 0x0;
 80013c4:	2300      	movs	r3, #0
 80013c6:	61bb      	str	r3, [r7, #24]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  
  /* ========== Check End of Sampling flag for ADC group regular ========== */
  if(((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 80013c8:	697b      	ldr	r3, [r7, #20]
 80013ca:	f003 0302 	and.w	r3, r3, #2
 80013ce:	2b00      	cmp	r3, #0
 80013d0:	d017      	beq.n	8001402 <HAL_ADC_IRQHandler+0x5a>
 80013d2:	693b      	ldr	r3, [r7, #16]
 80013d4:	f003 0302 	and.w	r3, r3, #2
 80013d8:	2b00      	cmp	r3, #0
 80013da:	d012      	beq.n	8001402 <HAL_ADC_IRQHandler+0x5a>
  {
    /* Update state machine on end of sampling status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80013e0:	f003 0310 	and.w	r3, r3, #16
 80013e4:	2b00      	cmp	r3, #0
 80013e6:	d105      	bne.n	80013f4 <HAL_ADC_IRQHandler+0x4c>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80013ec:	f443 6200 	orr.w	r2, r3, #2048	; 0x800
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	659a      	str	r2, [r3, #88]	; 0x58
    }
    
    /* End Of Sampling callback */
      HAL_ADCEx_EndOfSamplingCallback(hadc);
 80013f4:	6878      	ldr	r0, [r7, #4]
 80013f6:	f000 fbd4 	bl	8001ba2 <HAL_ADCEx_EndOfSamplingCallback>
    
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP );
 80013fa:	687b      	ldr	r3, [r7, #4]
 80013fc:	681b      	ldr	r3, [r3, #0]
 80013fe:	2202      	movs	r2, #2
 8001400:	601a      	str	r2, [r3, #0]
  }
  
  /* ====== Check ADC group regular end of unitary conversion sequence conversions ===== */
  if((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8001402:	697b      	ldr	r3, [r7, #20]
 8001404:	f003 0304 	and.w	r3, r3, #4
 8001408:	2b00      	cmp	r3, #0
 800140a:	d004      	beq.n	8001416 <HAL_ADC_IRQHandler+0x6e>
 800140c:	693b      	ldr	r3, [r7, #16]
 800140e:	f003 0304 	and.w	r3, r3, #4
 8001412:	2b00      	cmp	r3, #0
 8001414:	d10b      	bne.n	800142e <HAL_ADC_IRQHandler+0x86>
     (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS))  )
 8001416:	697b      	ldr	r3, [r7, #20]
 8001418:	f003 0308 	and.w	r3, r3, #8
  if((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 800141c:	2b00      	cmp	r3, #0
 800141e:	f000 808d 	beq.w	800153c <HAL_ADC_IRQHandler+0x194>
     (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS))  )
 8001422:	693b      	ldr	r3, [r7, #16]
 8001424:	f003 0308 	and.w	r3, r3, #8
 8001428:	2b00      	cmp	r3, #0
 800142a:	f000 8087 	beq.w	800153c <HAL_ADC_IRQHandler+0x194>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001432:	f003 0310 	and.w	r3, r3, #16
 8001436:	2b00      	cmp	r3, #0
 8001438:	d105      	bne.n	8001446 <HAL_ADC_IRQHandler+0x9e>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800143e:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	659a      	str	r2, [r3, #88]	; 0x58
    }
    
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc))
 8001446:	687b      	ldr	r3, [r7, #4]
 8001448:	681b      	ldr	r3, [r3, #0]
 800144a:	68db      	ldr	r3, [r3, #12]
 800144c:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8001450:	2b00      	cmp	r3, #0
 8001452:	d16c      	bne.n	800152e <HAL_ADC_IRQHandler+0x186>
    {
      /* Get relevant register CFGR in ADC instance of ADC master or slave    */
      /* in function of multimode state (for devices with multimode           */
      /* available).                                                          */
      if (ADC_INDEPENDENT_OR_NONMULTIMODEREGULAR_SLAVE(hadc))
 8001454:	687b      	ldr	r3, [r7, #4]
 8001456:	681b      	ldr	r3, [r3, #0]
 8001458:	4a86      	ldr	r2, [pc, #536]	; (8001674 <HAL_ADC_IRQHandler+0x2cc>)
 800145a:	4293      	cmp	r3, r2
 800145c:	d016      	beq.n	800148c <HAL_ADC_IRQHandler+0xe4>
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	681b      	ldr	r3, [r3, #0]
 8001462:	4a85      	ldr	r2, [pc, #532]	; (8001678 <HAL_ADC_IRQHandler+0x2d0>)
 8001464:	4293      	cmp	r3, r2
 8001466:	d011      	beq.n	800148c <HAL_ADC_IRQHandler+0xe4>
 8001468:	4b84      	ldr	r3, [pc, #528]	; (800167c <HAL_ADC_IRQHandler+0x2d4>)
 800146a:	689b      	ldr	r3, [r3, #8]
 800146c:	f003 031f 	and.w	r3, r3, #31
 8001470:	2b00      	cmp	r3, #0
 8001472:	d00b      	beq.n	800148c <HAL_ADC_IRQHandler+0xe4>
 8001474:	4b81      	ldr	r3, [pc, #516]	; (800167c <HAL_ADC_IRQHandler+0x2d4>)
 8001476:	689b      	ldr	r3, [r3, #8]
 8001478:	f003 031f 	and.w	r3, r3, #31
 800147c:	2b05      	cmp	r3, #5
 800147e:	d005      	beq.n	800148c <HAL_ADC_IRQHandler+0xe4>
 8001480:	4b7e      	ldr	r3, [pc, #504]	; (800167c <HAL_ADC_IRQHandler+0x2d4>)
 8001482:	689b      	ldr	r3, [r3, #8]
 8001484:	f003 031f 	and.w	r3, r3, #31
 8001488:	2b09      	cmp	r3, #9
 800148a:	d104      	bne.n	8001496 <HAL_ADC_IRQHandler+0xee>
      {
        /* check CONT bit directly in handle ADC CFGR register */
        tmp_cfgr = READ_REG(hadc->Instance->CFGR); 
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	681b      	ldr	r3, [r3, #0]
 8001490:	68db      	ldr	r3, [r3, #12]
 8001492:	61bb      	str	r3, [r7, #24]
 8001494:	e011      	b.n	80014ba <HAL_ADC_IRQHandler+0x112>
      }
      else
      {
        /* else need to check Master ADC CONT bit */
        tmpADC_Master = ADC_MASTER_REGISTER(hadc);
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	681b      	ldr	r3, [r3, #0]
 800149a:	4a76      	ldr	r2, [pc, #472]	; (8001674 <HAL_ADC_IRQHandler+0x2cc>)
 800149c:	4293      	cmp	r3, r2
 800149e:	d004      	beq.n	80014aa <HAL_ADC_IRQHandler+0x102>
 80014a0:	687b      	ldr	r3, [r7, #4]
 80014a2:	681b      	ldr	r3, [r3, #0]
 80014a4:	4a74      	ldr	r2, [pc, #464]	; (8001678 <HAL_ADC_IRQHandler+0x2d0>)
 80014a6:	4293      	cmp	r3, r2
 80014a8:	d102      	bne.n	80014b0 <HAL_ADC_IRQHandler+0x108>
 80014aa:	687b      	ldr	r3, [r7, #4]
 80014ac:	681b      	ldr	r3, [r3, #0]
 80014ae:	e000      	b.n	80014b2 <HAL_ADC_IRQHandler+0x10a>
 80014b0:	4b70      	ldr	r3, [pc, #448]	; (8001674 <HAL_ADC_IRQHandler+0x2cc>)
 80014b2:	60fb      	str	r3, [r7, #12]
        tmp_cfgr = READ_REG(tmpADC_Master->CFGR); 
 80014b4:	68fb      	ldr	r3, [r7, #12]
 80014b6:	68db      	ldr	r3, [r3, #12]
 80014b8:	61bb      	str	r3, [r7, #24]
      }
      
      /* Carry on if continuous mode is disabled */
      if (READ_BIT (tmp_cfgr, ADC_CFGR_CONT) != ADC_CFGR_CONT)
 80014ba:	69bb      	ldr	r3, [r7, #24]
 80014bc:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80014c0:	2b00      	cmp	r3, #0
 80014c2:	d134      	bne.n	800152e <HAL_ADC_IRQHandler+0x186>
      {
        /* If End of Sequence is reached, disable interrupts */
        if( __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) )
 80014c4:	687b      	ldr	r3, [r7, #4]
 80014c6:	681b      	ldr	r3, [r3, #0]
 80014c8:	681b      	ldr	r3, [r3, #0]
 80014ca:	f003 0308 	and.w	r3, r3, #8
 80014ce:	2b08      	cmp	r3, #8
 80014d0:	d12d      	bne.n	800152e <HAL_ADC_IRQHandler+0x186>
        {
          /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit         */
          /* ADSTART==0 (no conversion on going)                              */
          if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	681b      	ldr	r3, [r3, #0]
 80014d6:	689b      	ldr	r3, [r3, #8]
 80014d8:	f003 0304 	and.w	r3, r3, #4
 80014dc:	2b00      	cmp	r3, #0
 80014de:	d11a      	bne.n	8001516 <HAL_ADC_IRQHandler+0x16e>
          {
            /* Disable ADC end of sequence conversion interrupt */
            /* Note: Overrun interrupt was enabled with EOC interrupt in      */
            /* HAL_Start_IT(), but is not disabled here because can be used   */
            /* by overrun IRQ process below.                                  */
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 80014e0:	687b      	ldr	r3, [r7, #4]
 80014e2:	681b      	ldr	r3, [r3, #0]
 80014e4:	687a      	ldr	r2, [r7, #4]
 80014e6:	6812      	ldr	r2, [r2, #0]
 80014e8:	6852      	ldr	r2, [r2, #4]
 80014ea:	f022 020c 	bic.w	r2, r2, #12
 80014ee:	605a      	str	r2, [r3, #4]
            
            /* Set ADC state */
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY); 
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80014f4:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	659a      	str	r2, [r3, #88]	; 0x58
            
            if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001500:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001504:	2b00      	cmp	r3, #0
 8001506:	d112      	bne.n	800152e <HAL_ADC_IRQHandler+0x186>
            { 
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800150c:	f043 0201 	orr.w	r2, r3, #1
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	659a      	str	r2, [r3, #88]	; 0x58
 8001514:	e00b      	b.n	800152e <HAL_ADC_IRQHandler+0x186>
            }           
          }
          else
          {
            /* Change ADC state to error state */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001516:	687b      	ldr	r3, [r7, #4]
 8001518:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800151a:	f043 0210 	orr.w	r2, r3, #16
 800151e:	687b      	ldr	r3, [r7, #4]
 8001520:	659a      	str	r2, [r3, #88]	; 0x58
            
            /* Set ADC error code to ADC IP internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001522:	687b      	ldr	r3, [r7, #4]
 8001524:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001526:	f043 0201 	orr.w	r2, r3, #1
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	65da      	str	r2, [r3, #92]	; 0x5c
    /* Conversion complete callback */
    /* Note: Into callback function "HAL_ADC_ConvCpltCallback()",             */
    /*       to determine if conversion has been triggered from EOC or EOS,   */
    /*       possibility to use:                                              */
    /*        " if( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "                */
    HAL_ADC_ConvCpltCallback(hadc);
 800152e:	6878      	ldr	r0, [r7, #4]
 8001530:	f000 f97e 	bl	8001830 <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS) );
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	681b      	ldr	r3, [r3, #0]
 8001538:	220c      	movs	r2, #12
 800153a:	601a      	str	r2, [r3, #0]
  }
  
  /* ====== Check ADC group injected end of unitary conversion sequence conversions ===== */
  if( (((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 800153c:	697b      	ldr	r3, [r7, #20]
 800153e:	f003 0320 	and.w	r3, r3, #32
 8001542:	2b00      	cmp	r3, #0
 8001544:	d004      	beq.n	8001550 <HAL_ADC_IRQHandler+0x1a8>
 8001546:	693b      	ldr	r3, [r7, #16]
 8001548:	f003 0320 	and.w	r3, r3, #32
 800154c:	2b00      	cmp	r3, #0
 800154e:	d10b      	bne.n	8001568 <HAL_ADC_IRQHandler+0x1c0>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS))  )      
 8001550:	697b      	ldr	r3, [r7, #20]
 8001552:	f003 0340 	and.w	r3, r3, #64	; 0x40
  if( (((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8001556:	2b00      	cmp	r3, #0
 8001558:	f000 80a5 	beq.w	80016a6 <HAL_ADC_IRQHandler+0x2fe>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS))  )      
 800155c:	693b      	ldr	r3, [r7, #16]
 800155e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001562:	2b00      	cmp	r3, #0
 8001564:	f000 809f 	beq.w	80016a6 <HAL_ADC_IRQHandler+0x2fe>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800156c:	f003 0310 	and.w	r3, r3, #16
 8001570:	2b00      	cmp	r3, #0
 8001572:	d105      	bne.n	8001580 <HAL_ADC_IRQHandler+0x1d8>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001578:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	659a      	str	r2, [r3, #88]	; 0x58
    }
    
    /* Get relevant register CFGR in ADC instance of ADC master or slave  */
    /* in function of multimode state (for devices with multimode         */
    /* available).                                                        */
    if (ADC_INDEPENDENT_OR_NONMULTIMODEINJECTED_SLAVE(hadc))
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	681b      	ldr	r3, [r3, #0]
 8001584:	4a3b      	ldr	r2, [pc, #236]	; (8001674 <HAL_ADC_IRQHandler+0x2cc>)
 8001586:	4293      	cmp	r3, r2
 8001588:	d016      	beq.n	80015b8 <HAL_ADC_IRQHandler+0x210>
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	681b      	ldr	r3, [r3, #0]
 800158e:	4a3a      	ldr	r2, [pc, #232]	; (8001678 <HAL_ADC_IRQHandler+0x2d0>)
 8001590:	4293      	cmp	r3, r2
 8001592:	d011      	beq.n	80015b8 <HAL_ADC_IRQHandler+0x210>
 8001594:	4b39      	ldr	r3, [pc, #228]	; (800167c <HAL_ADC_IRQHandler+0x2d4>)
 8001596:	689b      	ldr	r3, [r3, #8]
 8001598:	f003 031f 	and.w	r3, r3, #31
 800159c:	2b00      	cmp	r3, #0
 800159e:	d00b      	beq.n	80015b8 <HAL_ADC_IRQHandler+0x210>
 80015a0:	4b36      	ldr	r3, [pc, #216]	; (800167c <HAL_ADC_IRQHandler+0x2d4>)
 80015a2:	689b      	ldr	r3, [r3, #8]
 80015a4:	f003 031f 	and.w	r3, r3, #31
 80015a8:	2b06      	cmp	r3, #6
 80015aa:	d005      	beq.n	80015b8 <HAL_ADC_IRQHandler+0x210>
 80015ac:	4b33      	ldr	r3, [pc, #204]	; (800167c <HAL_ADC_IRQHandler+0x2d4>)
 80015ae:	689b      	ldr	r3, [r3, #8]
 80015b0:	f003 031f 	and.w	r3, r3, #31
 80015b4:	2b07      	cmp	r3, #7
 80015b6:	d104      	bne.n	80015c2 <HAL_ADC_IRQHandler+0x21a>
    {
      tmp_cfgr = READ_REG(hadc->Instance->CFGR); 
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	681b      	ldr	r3, [r3, #0]
 80015bc:	68db      	ldr	r3, [r3, #12]
 80015be:	61bb      	str	r3, [r7, #24]
 80015c0:	e011      	b.n	80015e6 <HAL_ADC_IRQHandler+0x23e>
    }
    else
    {
      tmpADC_Master = ADC_MASTER_REGISTER(hadc);
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	681b      	ldr	r3, [r3, #0]
 80015c6:	4a2b      	ldr	r2, [pc, #172]	; (8001674 <HAL_ADC_IRQHandler+0x2cc>)
 80015c8:	4293      	cmp	r3, r2
 80015ca:	d004      	beq.n	80015d6 <HAL_ADC_IRQHandler+0x22e>
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	681b      	ldr	r3, [r3, #0]
 80015d0:	4a29      	ldr	r2, [pc, #164]	; (8001678 <HAL_ADC_IRQHandler+0x2d0>)
 80015d2:	4293      	cmp	r3, r2
 80015d4:	d102      	bne.n	80015dc <HAL_ADC_IRQHandler+0x234>
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	681b      	ldr	r3, [r3, #0]
 80015da:	e000      	b.n	80015de <HAL_ADC_IRQHandler+0x236>
 80015dc:	4b25      	ldr	r3, [pc, #148]	; (8001674 <HAL_ADC_IRQHandler+0x2cc>)
 80015de:	60fb      	str	r3, [r7, #12]
      tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 80015e0:	68fb      	ldr	r3, [r7, #12]
 80015e2:	68db      	ldr	r3, [r3, #12]
 80015e4:	61bb      	str	r3, [r7, #24]
    /* Disable interruption if no further conversion upcoming by injected     */
    /* external trigger or by automatic injected conversion with regular      */
    /* group having no further conversion upcoming (same conditions as        */
    /* regular group interruption disabling above),                           */
    /* and if injected scan sequence is completed.                            */
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                   ||
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	681b      	ldr	r3, [r3, #0]
 80015ea:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80015ec:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 80015f0:	2b00      	cmp	r3, #0
 80015f2:	d010      	beq.n	8001616 <HAL_ADC_IRQHandler+0x26e>
       ((READ_BIT (tmp_cfgr, ADC_CFGR_JAUTO) == RESET)    &&
 80015f4:	69bb      	ldr	r3, [r7, #24]
 80015f6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                   ||
 80015fa:	2b00      	cmp	r3, #0
 80015fc:	d14c      	bne.n	8001698 <HAL_ADC_IRQHandler+0x2f0>
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)          &&
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	681b      	ldr	r3, [r3, #0]
 8001602:	68db      	ldr	r3, [r3, #12]
 8001604:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
       ((READ_BIT (tmp_cfgr, ADC_CFGR_JAUTO) == RESET)    &&
 8001608:	2b00      	cmp	r3, #0
 800160a:	d145      	bne.n	8001698 <HAL_ADC_IRQHandler+0x2f0>
        (READ_BIT (tmp_cfgr, ADC_CFGR_CONT) == RESET)   )   )   )
 800160c:	69bb      	ldr	r3, [r7, #24]
 800160e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)          &&
 8001612:	2b00      	cmp	r3, #0
 8001614:	d140      	bne.n	8001698 <HAL_ADC_IRQHandler+0x2f0>
    {
      /* If End of Sequence is reached, disable interrupts */
      if( __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	681b      	ldr	r3, [r3, #0]
 800161a:	681b      	ldr	r3, [r3, #0]
 800161c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001620:	2b40      	cmp	r3, #64	; 0x40
 8001622:	d139      	bne.n	8001698 <HAL_ADC_IRQHandler+0x2f0>
        /* when the last context has been fully processed, JSQR is reset      */
        /* by the hardware. Even if no injected conversion is planned to come */
        /* (queue empty, triggers are ignored), it can start again            */
        /* immediately after setting a new context (JADSTART is still set).   */
        /* Therefore, state of HAL ADC injected group is kept to busy.        */
        if(READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == RESET)
 8001624:	69bb      	ldr	r3, [r7, #24]
 8001626:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800162a:	2b00      	cmp	r3, #0
 800162c:	d134      	bne.n	8001698 <HAL_ADC_IRQHandler+0x2f0>
        {
          /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
          /* JADSTART==0 (no conversion on going)                             */
          if (ADC_IS_CONVERSION_ONGOING_INJECTED(hadc) == RESET)
 800162e:	687b      	ldr	r3, [r7, #4]
 8001630:	681b      	ldr	r3, [r3, #0]
 8001632:	689b      	ldr	r3, [r3, #8]
 8001634:	f003 0308 	and.w	r3, r3, #8
 8001638:	2b00      	cmp	r3, #0
 800163a:	d121      	bne.n	8001680 <HAL_ADC_IRQHandler+0x2d8>
          {
            /* Disable ADC end of sequence conversion interrupt  */
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	681b      	ldr	r3, [r3, #0]
 8001640:	687a      	ldr	r2, [r7, #4]
 8001642:	6812      	ldr	r2, [r2, #0]
 8001644:	6852      	ldr	r2, [r2, #4]
 8001646:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800164a:	605a      	str	r2, [r3, #4]
            
            /* Set ADC state */
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001650:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	659a      	str	r2, [r3, #88]	; 0x58

            if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800165c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001660:	2b00      	cmp	r3, #0
 8001662:	d119      	bne.n	8001698 <HAL_ADC_IRQHandler+0x2f0>
            { 
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001668:	f043 0201 	orr.w	r2, r3, #1
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	659a      	str	r2, [r3, #88]	; 0x58
 8001670:	e012      	b.n	8001698 <HAL_ADC_IRQHandler+0x2f0>
 8001672:	bf00      	nop
 8001674:	50040000 	.word	0x50040000
 8001678:	50040200 	.word	0x50040200
 800167c:	50040300 	.word	0x50040300
            }
          }
          else
          {
            /* Update ADC state machine to error */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001684:	f043 0210 	orr.w	r2, r3, #16
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	659a      	str	r2, [r3, #88]	; 0x58
          
            /* Set ADC error code to ADC IP internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001690:	f043 0201 	orr.w	r2, r3, #1
 8001694:	687b      	ldr	r3, [r7, #4]
 8001696:	65da      	str	r2, [r3, #92]	; 0x5c
    /* Note:  HAL_ADCEx_InjectedConvCpltCallback can resort to 
              if( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_JEOS)) or
              if( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_JEOC)) to determine whether
              interruption has been triggered by end of conversion or end of 
              sequence.    */    
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8001698:	6878      	ldr	r0, [r7, #4]
 800169a:	f000 fa5a 	bl	8001b52 <HAL_ADCEx_InjectedConvCpltCallback>
    
    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	681b      	ldr	r3, [r3, #0]
 80016a2:	2260      	movs	r2, #96	; 0x60
 80016a4:	601a      	str	r2, [r3, #0]
  }
  
  /* ========== Check Analog watchdog 1 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))      
 80016a6:	697b      	ldr	r3, [r7, #20]
 80016a8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80016ac:	2b00      	cmp	r3, #0
 80016ae:	d011      	beq.n	80016d4 <HAL_ADC_IRQHandler+0x32c>
 80016b0:	693b      	ldr	r3, [r7, #16]
 80016b2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80016b6:	2b00      	cmp	r3, #0
 80016b8:	d00c      	beq.n	80016d4 <HAL_ADC_IRQHandler+0x32c>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80016be:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	659a      	str	r2, [r3, #88]	; 0x58
    
    /* Level out of window 1 callback */
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 80016c6:	6878      	ldr	r0, [r7, #4]
 80016c8:	f000 f8bc 	bl	8001844 <HAL_ADC_LevelOutOfWindowCallback>
    /* Clear ADC analog watchdog flag */ 
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	681b      	ldr	r3, [r3, #0]
 80016d0:	2280      	movs	r2, #128	; 0x80
 80016d2:	601a      	str	r2, [r3, #0]
  }
  
  /* ========== Check analog watchdog 2 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))      
 80016d4:	697b      	ldr	r3, [r7, #20]
 80016d6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80016da:	2b00      	cmp	r3, #0
 80016dc:	d012      	beq.n	8001704 <HAL_ADC_IRQHandler+0x35c>
 80016de:	693b      	ldr	r3, [r7, #16]
 80016e0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80016e4:	2b00      	cmp	r3, #0
 80016e6:	d00d      	beq.n	8001704 <HAL_ADC_IRQHandler+0x35c>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80016ec:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	659a      	str	r2, [r3, #88]	; 0x58
    
    /* Level out of window 2 callback */
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 80016f4:	6878      	ldr	r0, [r7, #4]
 80016f6:	f000 fa40 	bl	8001b7a <HAL_ADCEx_LevelOutOfWindow2Callback>
    /* Clear ADC analog watchdog flag */ 
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	681b      	ldr	r3, [r3, #0]
 80016fe:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001702:	601a      	str	r2, [r3, #0]
  }
  
  /* ========== Check analog watchdog 3 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))      
 8001704:	697b      	ldr	r3, [r7, #20]
 8001706:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800170a:	2b00      	cmp	r3, #0
 800170c:	d012      	beq.n	8001734 <HAL_ADC_IRQHandler+0x38c>
 800170e:	693b      	ldr	r3, [r7, #16]
 8001710:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001714:	2b00      	cmp	r3, #0
 8001716:	d00d      	beq.n	8001734 <HAL_ADC_IRQHandler+0x38c>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800171c:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	659a      	str	r2, [r3, #88]	; 0x58
    
    /* Level out of window 3 callback */
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 8001724:	6878      	ldr	r0, [r7, #4]
 8001726:	f000 fa32 	bl	8001b8e <HAL_ADCEx_LevelOutOfWindow3Callback>
    /* Clear ADC analog watchdog flag */ 
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	681b      	ldr	r3, [r3, #0]
 800172e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001732:	601a      	str	r2, [r3, #0]
  }
  
  /* ========== Check Overrun flag ========== */
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR)) 
 8001734:	697b      	ldr	r3, [r7, #20]
 8001736:	f003 0310 	and.w	r3, r3, #16
 800173a:	2b00      	cmp	r3, #0
 800173c:	d050      	beq.n	80017e0 <HAL_ADC_IRQHandler+0x438>
 800173e:	693b      	ldr	r3, [r7, #16]
 8001740:	f003 0310 	and.w	r3, r3, #16
 8001744:	2b00      	cmp	r3, #0
 8001746:	d04b      	beq.n	80017e0 <HAL_ADC_IRQHandler+0x438>
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800174c:	2b00      	cmp	r3, #0
 800174e:	d102      	bne.n	8001756 <HAL_ADC_IRQHandler+0x3ae>
    {
      overrun_error = 1;
 8001750:	2301      	movs	r3, #1
 8001752:	61fb      	str	r3, [r7, #28]
 8001754:	e02e      	b.n	80017b4 <HAL_ADC_IRQHandler+0x40c>
    }
    else
    {
      /* Check DMA configuration */
      if (ADC_IS_DUAL_CONVERSION_ENABLE(hadc) == RESET)
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	681b      	ldr	r3, [r3, #0]
 800175a:	4a32      	ldr	r2, [pc, #200]	; (8001824 <HAL_ADC_IRQHandler+0x47c>)
 800175c:	4293      	cmp	r3, r2
 800175e:	d004      	beq.n	800176a <HAL_ADC_IRQHandler+0x3c2>
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	681b      	ldr	r3, [r3, #0]
 8001764:	4a30      	ldr	r2, [pc, #192]	; (8001828 <HAL_ADC_IRQHandler+0x480>)
 8001766:	4293      	cmp	r3, r2
 8001768:	d107      	bne.n	800177a <HAL_ADC_IRQHandler+0x3d2>
 800176a:	4b30      	ldr	r3, [pc, #192]	; (800182c <HAL_ADC_IRQHandler+0x484>)
 800176c:	689b      	ldr	r3, [r3, #8]
 800176e:	f003 031f 	and.w	r3, r3, #31
 8001772:	2b00      	cmp	r3, #0
 8001774:	d001      	beq.n	800177a <HAL_ADC_IRQHandler+0x3d2>
 8001776:	2301      	movs	r3, #1
 8001778:	e000      	b.n	800177c <HAL_ADC_IRQHandler+0x3d4>
 800177a:	2300      	movs	r3, #0
 800177c:	2b00      	cmp	r3, #0
 800177e:	d109      	bne.n	8001794 <HAL_ADC_IRQHandler+0x3ec>
      {
        /* Multimode not set or feature not available or ADC independent */
        if (HAL_IS_BIT_SET(hadc->Instance->CFGR, ADC_CFGR_DMAEN))
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	681b      	ldr	r3, [r3, #0]
 8001784:	68db      	ldr	r3, [r3, #12]
 8001786:	f003 0301 	and.w	r3, r3, #1
 800178a:	2b01      	cmp	r3, #1
 800178c:	d112      	bne.n	80017b4 <HAL_ADC_IRQHandler+0x40c>
        {
          overrun_error = 1;
 800178e:	2301      	movs	r3, #1
 8001790:	61fb      	str	r3, [r7, #28]
 8001792:	e00f      	b.n	80017b4 <HAL_ADC_IRQHandler+0x40c>
      }
      else
      {
        /* Multimode (when feature is available) is enabled, 
           Common Control Register MDMA bits must be checked. */
        if (ADC_MULTIMODE_DMA_ENABLED(hadc))
 8001794:	4b25      	ldr	r3, [pc, #148]	; (800182c <HAL_ADC_IRQHandler+0x484>)
 8001796:	689b      	ldr	r3, [r3, #8]
 8001798:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800179c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80017a0:	d006      	beq.n	80017b0 <HAL_ADC_IRQHandler+0x408>
 80017a2:	4b22      	ldr	r3, [pc, #136]	; (800182c <HAL_ADC_IRQHandler+0x484>)
 80017a4:	689b      	ldr	r3, [r3, #8]
 80017a6:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80017aa:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 80017ae:	d101      	bne.n	80017b4 <HAL_ADC_IRQHandler+0x40c>
        {
          overrun_error = 1;
 80017b0:	2301      	movs	r3, #1
 80017b2:	61fb      	str	r3, [r7, #28]
        }
      }
    }
        
    if (overrun_error == 1)
 80017b4:	69fb      	ldr	r3, [r7, #28]
 80017b6:	2b01      	cmp	r3, #1
 80017b8:	d10e      	bne.n	80017d8 <HAL_ADC_IRQHandler+0x430>
    {
      /* Change ADC state to error state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80017be:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	659a      	str	r2, [r3, #88]	; 0x58
      
      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80017ca:	f043 0202 	orr.w	r2, r3, #2
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	65da      	str	r2, [r3, #92]	; 0x5c
      /* Error callback */
      /* Note: In case of overrun, ADC conversion data is preserved until     */
      /*       flag OVR is reset.                                             */
      /*       Therefore, old ADC conversion data can be retrieved in         */
      /*       function "HAL_ADC_ErrorCallback()".                            */
      HAL_ADC_ErrorCallback(hadc);
 80017d2:	6878      	ldr	r0, [r7, #4]
 80017d4:	f000 f840 	bl	8001858 <HAL_ADC_ErrorCallback>
    }
    
    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	681b      	ldr	r3, [r3, #0]
 80017dc:	2210      	movs	r2, #16
 80017de:	601a      	str	r2, [r3, #0]
  }
  
  /* ========== Check Injected context queue overflow flag ========== */
  if (((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF)) 
 80017e0:	697b      	ldr	r3, [r7, #20]
 80017e2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80017e6:	2b00      	cmp	r3, #0
 80017e8:	d018      	beq.n	800181c <HAL_ADC_IRQHandler+0x474>
 80017ea:	693b      	ldr	r3, [r7, #16]
 80017ec:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80017f0:	2b00      	cmp	r3, #0
 80017f2:	d013      	beq.n	800181c <HAL_ADC_IRQHandler+0x474>
  {
    /* Change ADC state to overrun state */
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80017f8:	f443 4280 	orr.w	r2, r3, #16384	; 0x4000
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	659a      	str	r2, [r3, #88]	; 0x58
        
    /* Set ADC error code to Injected context queue overflow */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001804:	f043 0208 	orr.w	r2, r3, #8
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	65da      	str	r2, [r3, #92]	; 0x5c
    
    /* Clear the Injected context queue overflow flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	681b      	ldr	r3, [r3, #0]
 8001810:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001814:	601a      	str	r2, [r3, #0]
    
    /* Error callback */
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 8001816:	6878      	ldr	r0, [r7, #4]
 8001818:	f000 f9a5 	bl	8001b66 <HAL_ADCEx_InjectedQueueOverflowCallback>
  }
  
}
 800181c:	bf00      	nop
 800181e:	3720      	adds	r7, #32
 8001820:	46bd      	mov	sp, r7
 8001822:	bd80      	pop	{r7, pc}
 8001824:	50040000 	.word	0x50040000
 8001828:	50040100 	.word	0x50040100
 800182c:	50040300 	.word	0x50040300

08001830 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001830:	b480      	push	{r7}
 8001832:	b083      	sub	sp, #12
 8001834:	af00      	add	r7, sp, #0
 8001836:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8001838:	bf00      	nop
 800183a:	370c      	adds	r7, #12
 800183c:	46bd      	mov	sp, r7
 800183e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001842:	4770      	bx	lr

08001844 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog 1 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 8001844:	b480      	push	{r7}
 8001846:	b083      	sub	sp, #12
 8001848:	af00      	add	r7, sp, #0
 800184a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 800184c:	bf00      	nop
 800184e:	370c      	adds	r7, #12
 8001850:	46bd      	mov	sp, r7
 8001852:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001856:	4770      	bx	lr

08001858 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8001858:	b480      	push	{r7}
 800185a:	b083      	sub	sp, #12
 800185c:	af00      	add	r7, sp, #0
 800185e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8001860:	bf00      	nop
 8001862:	370c      	adds	r7, #12
 8001864:	46bd      	mov	sp, r7
 8001866:	f85d 7b04 	ldr.w	r7, [sp], #4
 800186a:	4770      	bx	lr

0800186c <ADC_ConversionStop>:
  *            @arg @ref ADC_INJECTED_GROUP          ADC injected conversion type.
  *            @arg @ref ADC_REGULAR_INJECTED_GROUP  ADC regular and injected conversion type.
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef* hadc, uint32_t ConversionGroup)
{
 800186c:	b580      	push	{r7, lr}
 800186e:	b086      	sub	sp, #24
 8001870:	af00      	add	r7, sp, #0
 8001872:	6078      	str	r0, [r7, #4]
 8001874:	6039      	str	r1, [r7, #0]
  uint32_t tmp_ADC_CR_ADSTART_JADSTART = 0;
 8001876:	2300      	movs	r3, #0
 8001878:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = 0;
 800187a:	2300      	movs	r3, #0
 800187c:	60fb      	str	r3, [r7, #12]
  uint32_t Conversion_Timeout_CPU_cycles = 0;
 800187e:	2300      	movs	r3, #0
 8001880:	613b      	str	r3, [r7, #16]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));
    
  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc))
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	681b      	ldr	r3, [r3, #0]
 8001886:	689b      	ldr	r3, [r3, #8]
 8001888:	f003 030c 	and.w	r3, r3, #12
 800188c:	2b00      	cmp	r3, #0
 800188e:	f000 8093 	beq.w	80019b8 <ADC_ConversionStop+0x14c>
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if ((HAL_IS_BIT_SET(hadc->Instance->CFGR, ADC_CFGR_JAUTO)) 
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	681b      	ldr	r3, [r3, #0]
 8001896:	68db      	ldr	r3, [r3, #12]
 8001898:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800189c:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80018a0:	d12a      	bne.n	80018f8 <ADC_ConversionStop+0x8c>
         && (hadc->Init.ContinuousConvMode==ENABLE) 
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	69db      	ldr	r3, [r3, #28]
 80018a6:	2b01      	cmp	r3, #1
 80018a8:	d126      	bne.n	80018f8 <ADC_ConversionStop+0x8c>
         && (hadc->Init.LowPowerAutoWait==ENABLE))
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	699b      	ldr	r3, [r3, #24]
 80018ae:	2b01      	cmp	r3, #1
 80018b0:	d122      	bne.n	80018f8 <ADC_ConversionStop+0x8c>
    {
      /* Use stop of regular group */
      ConversionGroup = ADC_REGULAR_GROUP;
 80018b2:	230c      	movs	r3, #12
 80018b4:	603b      	str	r3, [r7, #0]
      
      /* Wait until JEOS=1 (maximum Timeout: 4 injected conversions) */
      while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == RESET)
 80018b6:	e014      	b.n	80018e2 <ADC_ConversionStop+0x76>
      {
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES *4))
 80018b8:	693b      	ldr	r3, [r7, #16]
 80018ba:	4a42      	ldr	r2, [pc, #264]	; (80019c4 <ADC_ConversionStop+0x158>)
 80018bc:	4293      	cmp	r3, r2
 80018be:	d90d      	bls.n	80018dc <ADC_ConversionStop+0x70>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80018c4:	f043 0210 	orr.w	r2, r3, #16
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	659a      	str	r2, [r3, #88]	; 0x58
          
          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80018d0:	f043 0201 	orr.w	r2, r3, #1
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	65da      	str	r2, [r3, #92]	; 0x5c
          
          return HAL_ERROR;
 80018d8:	2301      	movs	r3, #1
 80018da:	e06e      	b.n	80019ba <ADC_ConversionStop+0x14e>
        }
        Conversion_Timeout_CPU_cycles ++;
 80018dc:	693b      	ldr	r3, [r7, #16]
 80018de:	3301      	adds	r3, #1
 80018e0:	613b      	str	r3, [r7, #16]
      while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == RESET)
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	681b      	ldr	r3, [r3, #0]
 80018e6:	681b      	ldr	r3, [r3, #0]
 80018e8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80018ec:	2b40      	cmp	r3, #64	; 0x40
 80018ee:	d1e3      	bne.n	80018b8 <ADC_ConversionStop+0x4c>
      }
      
      /* Clear JEOS */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	681b      	ldr	r3, [r3, #0]
 80018f4:	2240      	movs	r2, #64	; 0x40
 80018f6:	601a      	str	r2, [r3, #0]
    }
    
    /* Stop potential conversion on going on regular group */
    if (ConversionGroup != ADC_INJECTED_GROUP)
 80018f8:	683b      	ldr	r3, [r7, #0]
 80018fa:	2b60      	cmp	r3, #96	; 0x60
 80018fc:	d015      	beq.n	800192a <ADC_ConversionStop+0xbe>
    {
      /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
      if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADSTART) && 
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	681b      	ldr	r3, [r3, #0]
 8001902:	689b      	ldr	r3, [r3, #8]
 8001904:	f003 0304 	and.w	r3, r3, #4
 8001908:	2b04      	cmp	r3, #4
 800190a:	d10e      	bne.n	800192a <ADC_ConversionStop+0xbe>
          HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADDIS)     )
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	681b      	ldr	r3, [r3, #0]
 8001910:	689b      	ldr	r3, [r3, #8]
 8001912:	f003 0302 	and.w	r3, r3, #2
      if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADSTART) && 
 8001916:	2b00      	cmp	r3, #0
 8001918:	d107      	bne.n	800192a <ADC_ConversionStop+0xbe>
      {
        /* Stop conversions on regular group */
        SET_BIT(hadc->Instance->CR, ADC_CR_ADSTP);
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	681b      	ldr	r3, [r3, #0]
 800191e:	687a      	ldr	r2, [r7, #4]
 8001920:	6812      	ldr	r2, [r2, #0]
 8001922:	6892      	ldr	r2, [r2, #8]
 8001924:	f042 0210 	orr.w	r2, r2, #16
 8001928:	609a      	str	r2, [r3, #8]
      }
    }
    
    /* Stop potential conversion on going on injected group */
    if (ConversionGroup != ADC_REGULAR_GROUP)
 800192a:	683b      	ldr	r3, [r7, #0]
 800192c:	2b0c      	cmp	r3, #12
 800192e:	d015      	beq.n	800195c <ADC_ConversionStop+0xf0>
    {
      /* Software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0 */
      if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_JADSTART) && 
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	681b      	ldr	r3, [r3, #0]
 8001934:	689b      	ldr	r3, [r3, #8]
 8001936:	f003 0308 	and.w	r3, r3, #8
 800193a:	2b08      	cmp	r3, #8
 800193c:	d10e      	bne.n	800195c <ADC_ConversionStop+0xf0>
          HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADDIS)      )
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	681b      	ldr	r3, [r3, #0]
 8001942:	689b      	ldr	r3, [r3, #8]
 8001944:	f003 0302 	and.w	r3, r3, #2
      if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_JADSTART) && 
 8001948:	2b00      	cmp	r3, #0
 800194a:	d107      	bne.n	800195c <ADC_ConversionStop+0xf0>
      {
        /* Stop conversions on injected group */
        SET_BIT(hadc->Instance->CR, ADC_CR_JADSTP);
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	681b      	ldr	r3, [r3, #0]
 8001950:	687a      	ldr	r2, [r7, #4]
 8001952:	6812      	ldr	r2, [r2, #0]
 8001954:	6892      	ldr	r2, [r2, #8]
 8001956:	f042 0220 	orr.w	r2, r2, #32
 800195a:	609a      	str	r2, [r3, #8]
      }   
    }
    
    /* Selection of start and stop bits with respect to the regular or injected group */
    switch(ConversionGroup)
 800195c:	683b      	ldr	r3, [r7, #0]
 800195e:	2b60      	cmp	r3, #96	; 0x60
 8001960:	d004      	beq.n	800196c <ADC_ConversionStop+0x100>
 8001962:	2b6c      	cmp	r3, #108	; 0x6c
 8001964:	d105      	bne.n	8001972 <ADC_ConversionStop+0x106>
    {
    case ADC_REGULAR_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 8001966:	230c      	movs	r3, #12
 8001968:	617b      	str	r3, [r7, #20]
        break;
 800196a:	e005      	b.n	8001978 <ADC_ConversionStop+0x10c>
    case ADC_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 800196c:	2308      	movs	r3, #8
 800196e:	617b      	str	r3, [r7, #20]
        break;
 8001970:	e002      	b.n	8001978 <ADC_ConversionStop+0x10c>
    /* Case ADC_REGULAR_GROUP only*/
    default:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 8001972:	2304      	movs	r3, #4
 8001974:	617b      	str	r3, [r7, #20]
        break;
 8001976:	bf00      	nop
    }
    
    /* Wait for conversion effectively stopped */
    
    
    tickstart = HAL_GetTick();
 8001978:	f7ff fb66 	bl	8001048 <HAL_GetTick>
 800197c:	60f8      	str	r0, [r7, #12]
      
    while((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != RESET)
 800197e:	e014      	b.n	80019aa <ADC_ConversionStop+0x13e>
    {
      if((HAL_GetTick()-tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 8001980:	f7ff fb62 	bl	8001048 <HAL_GetTick>
 8001984:	4602      	mov	r2, r0
 8001986:	68fb      	ldr	r3, [r7, #12]
 8001988:	1ad3      	subs	r3, r2, r3
 800198a:	2b05      	cmp	r3, #5
 800198c:	d90d      	bls.n	80019aa <ADC_ConversionStop+0x13e>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001992:	f043 0210 	orr.w	r2, r3, #16
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	659a      	str	r2, [r3, #88]	; 0x58
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800199e:	f043 0201 	orr.w	r2, r3, #1
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	65da      	str	r2, [r3, #92]	; 0x5c
        
        return HAL_ERROR;
 80019a6:	2301      	movs	r3, #1
 80019a8:	e007      	b.n	80019ba <ADC_ConversionStop+0x14e>
    while((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != RESET)
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	681b      	ldr	r3, [r3, #0]
 80019ae:	689a      	ldr	r2, [r3, #8]
 80019b0:	697b      	ldr	r3, [r7, #20]
 80019b2:	4013      	ands	r3, r2
 80019b4:	2b00      	cmp	r3, #0
 80019b6:	d1e3      	bne.n	8001980 <ADC_ConversionStop+0x114>
    }
    
  }
  
  /* Return HAL status */
  return HAL_OK;
 80019b8:	2300      	movs	r3, #0
}
 80019ba:	4618      	mov	r0, r3
 80019bc:	3718      	adds	r7, #24
 80019be:	46bd      	mov	sp, r7
 80019c0:	bd80      	pop	{r7, pc}
 80019c2:	bf00      	nop
 80019c4:	0a33ffff 	.word	0x0a33ffff

080019c8 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 80019c8:	b580      	push	{r7, lr}
 80019ca:	b084      	sub	sp, #16
 80019cc:	af00      	add	r7, sp, #0
 80019ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 80019d0:	2300      	movs	r3, #0
 80019d2:	60fb      	str	r3, [r7, #12]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	681b      	ldr	r3, [r3, #0]
 80019d8:	689b      	ldr	r3, [r3, #8]
 80019da:	f003 0303 	and.w	r3, r3, #3
 80019de:	2b01      	cmp	r3, #1
 80019e0:	d108      	bne.n	80019f4 <ADC_Enable+0x2c>
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	681b      	ldr	r3, [r3, #0]
 80019e6:	681b      	ldr	r3, [r3, #0]
 80019e8:	f003 0301 	and.w	r3, r3, #1
 80019ec:	2b01      	cmp	r3, #1
 80019ee:	d101      	bne.n	80019f4 <ADC_Enable+0x2c>
 80019f0:	2301      	movs	r3, #1
 80019f2:	e000      	b.n	80019f6 <ADC_Enable+0x2e>
 80019f4:	2300      	movs	r3, #0
 80019f6:	2b00      	cmp	r3, #0
 80019f8:	d144      	bne.n	8001a84 <ADC_Enable+0xbc>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	681b      	ldr	r3, [r3, #0]
 80019fe:	689a      	ldr	r2, [r3, #8]
 8001a00:	4b23      	ldr	r3, [pc, #140]	; (8001a90 <ADC_Enable+0xc8>)
 8001a02:	4013      	ands	r3, r2
 8001a04:	2b00      	cmp	r3, #0
 8001a06:	d00d      	beq.n	8001a24 <ADC_Enable+0x5c>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001a0c:	f043 0210 	orr.w	r2, r3, #16
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	659a      	str	r2, [r3, #88]	; 0x58
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001a18:	f043 0201 	orr.w	r2, r3, #1
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	65da      	str	r2, [r3, #92]	; 0x5c
      
      return HAL_ERROR;
 8001a20:	2301      	movs	r3, #1
 8001a22:	e030      	b.n	8001a86 <ADC_Enable+0xbe>
    }
    
    /* Enable the ADC peripheral */
    ADC_ENABLE(hadc);
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	681b      	ldr	r3, [r3, #0]
 8001a28:	687a      	ldr	r2, [r7, #4]
 8001a2a:	6812      	ldr	r2, [r2, #0]
 8001a2c:	6892      	ldr	r2, [r2, #8]
 8001a2e:	f042 0201 	orr.w	r2, r2, #1
 8001a32:	609a      	str	r2, [r3, #8]
    
    
    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();  
 8001a34:	f7ff fb08 	bl	8001048 <HAL_GetTick>
 8001a38:	60f8      	str	r0, [r7, #12]
    
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8001a3a:	e01c      	b.n	8001a76 <ADC_Enable+0xae>
          has been cleared (after a calibration), ADEN bit is reset by the 
          calibration logic.
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      ADC_ENABLE(hadc);
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	681b      	ldr	r3, [r3, #0]
 8001a40:	687a      	ldr	r2, [r7, #4]
 8001a42:	6812      	ldr	r2, [r2, #0]
 8001a44:	6892      	ldr	r2, [r2, #8]
 8001a46:	f042 0201 	orr.w	r2, r2, #1
 8001a4a:	609a      	str	r2, [r3, #8]

      if((HAL_GetTick()-tickstart) > ADC_ENABLE_TIMEOUT)
 8001a4c:	f7ff fafc 	bl	8001048 <HAL_GetTick>
 8001a50:	4602      	mov	r2, r0
 8001a52:	68fb      	ldr	r3, [r7, #12]
 8001a54:	1ad3      	subs	r3, r2, r3
 8001a56:	2b02      	cmp	r3, #2
 8001a58:	d90d      	bls.n	8001a76 <ADC_Enable+0xae>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001a5e:	f043 0210 	orr.w	r2, r3, #16
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	659a      	str	r2, [r3, #88]	; 0x58
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001a6a:	f043 0201 	orr.w	r2, r3, #1
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	65da      	str	r2, [r3, #92]	; 0x5c
        
        return HAL_ERROR;
 8001a72:	2301      	movs	r3, #1
 8001a74:	e007      	b.n	8001a86 <ADC_Enable+0xbe>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	681b      	ldr	r3, [r3, #0]
 8001a7a:	681b      	ldr	r3, [r3, #0]
 8001a7c:	f003 0301 	and.w	r3, r3, #1
 8001a80:	2b01      	cmp	r3, #1
 8001a82:	d1db      	bne.n	8001a3c <ADC_Enable+0x74>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8001a84:	2300      	movs	r3, #0
}
 8001a86:	4618      	mov	r0, r3
 8001a88:	3710      	adds	r7, #16
 8001a8a:	46bd      	mov	sp, r7
 8001a8c:	bd80      	pop	{r7, pc}
 8001a8e:	bf00      	nop
 8001a90:	8000003f 	.word	0x8000003f

08001a94 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef* hadc)
{
 8001a94:	b580      	push	{r7, lr}
 8001a96:	b084      	sub	sp, #16
 8001a98:	af00      	add	r7, sp, #0
 8001a9a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8001a9c:	2300      	movs	r3, #0
 8001a9e:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	681b      	ldr	r3, [r3, #0]
 8001aa4:	689b      	ldr	r3, [r3, #8]
 8001aa6:	f003 0303 	and.w	r3, r3, #3
 8001aaa:	2b01      	cmp	r3, #1
 8001aac:	d108      	bne.n	8001ac0 <ADC_Disable+0x2c>
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	681b      	ldr	r3, [r3, #0]
 8001ab2:	681b      	ldr	r3, [r3, #0]
 8001ab4:	f003 0301 	and.w	r3, r3, #1
 8001ab8:	2b01      	cmp	r3, #1
 8001aba:	d101      	bne.n	8001ac0 <ADC_Disable+0x2c>
 8001abc:	2301      	movs	r3, #1
 8001abe:	e000      	b.n	8001ac2 <ADC_Disable+0x2e>
 8001ac0:	2300      	movs	r3, #0
 8001ac2:	2b00      	cmp	r3, #0
 8001ac4:	d040      	beq.n	8001b48 <ADC_Disable+0xb4>
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if (ADC_DISABLING_CONDITIONS(hadc) != RESET)
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	681b      	ldr	r3, [r3, #0]
 8001aca:	689b      	ldr	r3, [r3, #8]
 8001acc:	f003 030d 	and.w	r3, r3, #13
 8001ad0:	2b01      	cmp	r3, #1
 8001ad2:	d10f      	bne.n	8001af4 <ADC_Disable+0x60>
    {
      /* Disable the ADC peripheral */
      ADC_DISABLE(hadc);
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	681b      	ldr	r3, [r3, #0]
 8001ad8:	687a      	ldr	r2, [r7, #4]
 8001ada:	6812      	ldr	r2, [r2, #0]
 8001adc:	6892      	ldr	r2, [r2, #8]
 8001ade:	f042 0202 	orr.w	r2, r2, #2
 8001ae2:	609a      	str	r2, [r3, #8]
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	681b      	ldr	r3, [r3, #0]
 8001ae8:	2203      	movs	r2, #3
 8001aea:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }
     
    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8001aec:	f7ff faac 	bl	8001048 <HAL_GetTick>
 8001af0:	60f8      	str	r0, [r7, #12]
    
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8001af2:	e022      	b.n	8001b3a <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001af8:	f043 0210 	orr.w	r2, r3, #16
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	659a      	str	r2, [r3, #88]	; 0x58
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001b04:	f043 0201 	orr.w	r2, r3, #1
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	65da      	str	r2, [r3, #92]	; 0x5c
      return HAL_ERROR;
 8001b0c:	2301      	movs	r3, #1
 8001b0e:	e01c      	b.n	8001b4a <ADC_Disable+0xb6>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8001b10:	f7ff fa9a 	bl	8001048 <HAL_GetTick>
 8001b14:	4602      	mov	r2, r0
 8001b16:	68fb      	ldr	r3, [r7, #12]
 8001b18:	1ad3      	subs	r3, r2, r3
 8001b1a:	2b02      	cmp	r3, #2
 8001b1c:	d90d      	bls.n	8001b3a <ADC_Disable+0xa6>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001b22:	f043 0210 	orr.w	r2, r3, #16
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	659a      	str	r2, [r3, #88]	; 0x58
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001b2e:	f043 0201 	orr.w	r2, r3, #1
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	65da      	str	r2, [r3, #92]	; 0x5c
        
        return HAL_ERROR;
 8001b36:	2301      	movs	r3, #1
 8001b38:	e007      	b.n	8001b4a <ADC_Disable+0xb6>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	681b      	ldr	r3, [r3, #0]
 8001b3e:	689b      	ldr	r3, [r3, #8]
 8001b40:	f003 0301 	and.w	r3, r3, #1
 8001b44:	2b01      	cmp	r3, #1
 8001b46:	d0e3      	beq.n	8001b10 <ADC_Disable+0x7c>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8001b48:	2300      	movs	r3, #0
}
 8001b4a:	4618      	mov	r0, r3
 8001b4c:	3710      	adds	r7, #16
 8001b4e:	46bd      	mov	sp, r7
 8001b50:	bd80      	pop	{r7, pc}

08001b52 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001b52:	b480      	push	{r7}
 8001b54:	b083      	sub	sp, #12
 8001b56:	af00      	add	r7, sp, #0
 8001b58:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);
  
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedConvCpltCallback must be implemented in the user file.
  */
}
 8001b5a:	bf00      	nop
 8001b5c:	370c      	adds	r7, #12
 8001b5e:	46bd      	mov	sp, r7
 8001b60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b64:	4770      	bx	lr

08001b66 <HAL_ADCEx_InjectedQueueOverflowCallback>:
            contexts).
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef* hadc)
{
 8001b66:	b480      	push	{r7}
 8001b68:	b083      	sub	sp, #12
 8001b6a:	af00      	add	r7, sp, #0
 8001b6c:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);
  
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented in the user file.
  */
}
 8001b6e:	bf00      	nop
 8001b70:	370c      	adds	r7, #12
 8001b72:	46bd      	mov	sp, r7
 8001b74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b78:	4770      	bx	lr

08001b7a <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef* hadc)
{
 8001b7a:	b480      	push	{r7}
 8001b7c:	b083      	sub	sp, #12
 8001b7e:	af00      	add	r7, sp, #0
 8001b80:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);
  
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 8001b82:	bf00      	nop
 8001b84:	370c      	adds	r7, #12
 8001b86:	46bd      	mov	sp, r7
 8001b88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b8c:	4770      	bx	lr

08001b8e <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef* hadc)
{
 8001b8e:	b480      	push	{r7}
 8001b90:	b083      	sub	sp, #12
 8001b92:	af00      	add	r7, sp, #0
 8001b94:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);
  
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 8001b96:	bf00      	nop
 8001b98:	370c      	adds	r7, #12
 8001b9a:	46bd      	mov	sp, r7
 8001b9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ba0:	4770      	bx	lr

08001ba2 <HAL_ADCEx_EndOfSamplingCallback>:
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef* hadc)
{
 8001ba2:	b480      	push	{r7}
 8001ba4:	b083      	sub	sp, #12
 8001ba6:	af00      	add	r7, sp, #0
 8001ba8:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);
  
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 8001baa:	bf00      	nop
 8001bac:	370c      	adds	r7, #12
 8001bae:	46bd      	mov	sp, r7
 8001bb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bb4:	4770      	bx	lr
	...

08001bb8 <LL_EXTI_EnableIT_0_31>:
  *         @arg @ref LL_EXTI_LINE_ALL_0_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_0_31(uint32_t ExtiLine)
{
 8001bb8:	b480      	push	{r7}
 8001bba:	b083      	sub	sp, #12
 8001bbc:	af00      	add	r7, sp, #0
 8001bbe:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR1, ExtiLine);
 8001bc0:	4905      	ldr	r1, [pc, #20]	; (8001bd8 <LL_EXTI_EnableIT_0_31+0x20>)
 8001bc2:	4b05      	ldr	r3, [pc, #20]	; (8001bd8 <LL_EXTI_EnableIT_0_31+0x20>)
 8001bc4:	681a      	ldr	r2, [r3, #0]
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	4313      	orrs	r3, r2
 8001bca:	600b      	str	r3, [r1, #0]
}
 8001bcc:	bf00      	nop
 8001bce:	370c      	adds	r7, #12
 8001bd0:	46bd      	mov	sp, r7
 8001bd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bd6:	4770      	bx	lr
 8001bd8:	40010400 	.word	0x40010400

08001bdc <LL_EXTI_DisableIT_0_31>:
  *         @arg @ref LL_EXTI_LINE_ALL_0_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableIT_0_31(uint32_t ExtiLine)
{
 8001bdc:	b480      	push	{r7}
 8001bde:	b083      	sub	sp, #12
 8001be0:	af00      	add	r7, sp, #0
 8001be2:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR1, ExtiLine);
 8001be4:	4906      	ldr	r1, [pc, #24]	; (8001c00 <LL_EXTI_DisableIT_0_31+0x24>)
 8001be6:	4b06      	ldr	r3, [pc, #24]	; (8001c00 <LL_EXTI_DisableIT_0_31+0x24>)
 8001be8:	681a      	ldr	r2, [r3, #0]
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	43db      	mvns	r3, r3
 8001bee:	4013      	ands	r3, r2
 8001bf0:	600b      	str	r3, [r1, #0]
}
 8001bf2:	bf00      	nop
 8001bf4:	370c      	adds	r7, #12
 8001bf6:	46bd      	mov	sp, r7
 8001bf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bfc:	4770      	bx	lr
 8001bfe:	bf00      	nop
 8001c00:	40010400 	.word	0x40010400

08001c04 <LL_EXTI_EnableEvent_0_31>:
  *         @arg @ref LL_EXTI_LINE_ALL_0_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableEvent_0_31(uint32_t ExtiLine)
{
 8001c04:	b480      	push	{r7}
 8001c06:	b083      	sub	sp, #12
 8001c08:	af00      	add	r7, sp, #0
 8001c0a:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR1, ExtiLine);
 8001c0c:	4905      	ldr	r1, [pc, #20]	; (8001c24 <LL_EXTI_EnableEvent_0_31+0x20>)
 8001c0e:	4b05      	ldr	r3, [pc, #20]	; (8001c24 <LL_EXTI_EnableEvent_0_31+0x20>)
 8001c10:	685a      	ldr	r2, [r3, #4]
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	4313      	orrs	r3, r2
 8001c16:	604b      	str	r3, [r1, #4]

}
 8001c18:	bf00      	nop
 8001c1a:	370c      	adds	r7, #12
 8001c1c:	46bd      	mov	sp, r7
 8001c1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c22:	4770      	bx	lr
 8001c24:	40010400 	.word	0x40010400

08001c28 <LL_EXTI_DisableEvent_0_31>:
  *         @arg @ref LL_EXTI_LINE_ALL_0_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableEvent_0_31(uint32_t ExtiLine)
{
 8001c28:	b480      	push	{r7}
 8001c2a:	b083      	sub	sp, #12
 8001c2c:	af00      	add	r7, sp, #0
 8001c2e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR1, ExtiLine);
 8001c30:	4906      	ldr	r1, [pc, #24]	; (8001c4c <LL_EXTI_DisableEvent_0_31+0x24>)
 8001c32:	4b06      	ldr	r3, [pc, #24]	; (8001c4c <LL_EXTI_DisableEvent_0_31+0x24>)
 8001c34:	685a      	ldr	r2, [r3, #4]
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	43db      	mvns	r3, r3
 8001c3a:	4013      	ands	r3, r2
 8001c3c:	604b      	str	r3, [r1, #4]
}
 8001c3e:	bf00      	nop
 8001c40:	370c      	adds	r7, #12
 8001c42:	46bd      	mov	sp, r7
 8001c44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c48:	4770      	bx	lr
 8001c4a:	bf00      	nop
 8001c4c:	40010400 	.word	0x40010400

08001c50 <LL_EXTI_EnableRisingTrig_0_31>:
  *         @arg @ref LL_EXTI_LINE_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableRisingTrig_0_31(uint32_t ExtiLine)
{
 8001c50:	b480      	push	{r7}
 8001c52:	b083      	sub	sp, #12
 8001c54:	af00      	add	r7, sp, #0
 8001c56:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR1, ExtiLine);
 8001c58:	4905      	ldr	r1, [pc, #20]	; (8001c70 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 8001c5a:	4b05      	ldr	r3, [pc, #20]	; (8001c70 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 8001c5c:	689a      	ldr	r2, [r3, #8]
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	4313      	orrs	r3, r2
 8001c62:	608b      	str	r3, [r1, #8]

}
 8001c64:	bf00      	nop
 8001c66:	370c      	adds	r7, #12
 8001c68:	46bd      	mov	sp, r7
 8001c6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c6e:	4770      	bx	lr
 8001c70:	40010400 	.word	0x40010400

08001c74 <LL_EXTI_DisableRisingTrig_0_31>:
  *         @arg @ref LL_EXTI_LINE_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableRisingTrig_0_31(uint32_t ExtiLine)
{
 8001c74:	b480      	push	{r7}
 8001c76:	b083      	sub	sp, #12
 8001c78:	af00      	add	r7, sp, #0
 8001c7a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR1, ExtiLine);
 8001c7c:	4906      	ldr	r1, [pc, #24]	; (8001c98 <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 8001c7e:	4b06      	ldr	r3, [pc, #24]	; (8001c98 <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 8001c80:	689a      	ldr	r2, [r3, #8]
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	43db      	mvns	r3, r3
 8001c86:	4013      	ands	r3, r2
 8001c88:	608b      	str	r3, [r1, #8]

}
 8001c8a:	bf00      	nop
 8001c8c:	370c      	adds	r7, #12
 8001c8e:	46bd      	mov	sp, r7
 8001c90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c94:	4770      	bx	lr
 8001c96:	bf00      	nop
 8001c98:	40010400 	.word	0x40010400

08001c9c <LL_EXTI_EnableFallingTrig_0_31>:
  *         @arg @ref LL_EXTI_LINE_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableFallingTrig_0_31(uint32_t ExtiLine)
{
 8001c9c:	b480      	push	{r7}
 8001c9e:	b083      	sub	sp, #12
 8001ca0:	af00      	add	r7, sp, #0
 8001ca2:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR1, ExtiLine);
 8001ca4:	4905      	ldr	r1, [pc, #20]	; (8001cbc <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 8001ca6:	4b05      	ldr	r3, [pc, #20]	; (8001cbc <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 8001ca8:	68da      	ldr	r2, [r3, #12]
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	4313      	orrs	r3, r2
 8001cae:	60cb      	str	r3, [r1, #12]
}
 8001cb0:	bf00      	nop
 8001cb2:	370c      	adds	r7, #12
 8001cb4:	46bd      	mov	sp, r7
 8001cb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cba:	4770      	bx	lr
 8001cbc:	40010400 	.word	0x40010400

08001cc0 <LL_EXTI_DisableFallingTrig_0_31>:
  *         @arg @ref LL_EXTI_LINE_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableFallingTrig_0_31(uint32_t ExtiLine)
{
 8001cc0:	b480      	push	{r7}
 8001cc2:	b083      	sub	sp, #12
 8001cc4:	af00      	add	r7, sp, #0
 8001cc6:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR1, ExtiLine);
 8001cc8:	4906      	ldr	r1, [pc, #24]	; (8001ce4 <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 8001cca:	4b06      	ldr	r3, [pc, #24]	; (8001ce4 <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 8001ccc:	68da      	ldr	r2, [r3, #12]
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	43db      	mvns	r3, r3
 8001cd2:	4013      	ands	r3, r2
 8001cd4:	60cb      	str	r3, [r1, #12]
}
 8001cd6:	bf00      	nop
 8001cd8:	370c      	adds	r7, #12
 8001cda:	46bd      	mov	sp, r7
 8001cdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ce0:	4770      	bx	lr
 8001ce2:	bf00      	nop
 8001ce4:	40010400 	.word	0x40010400

08001ce8 <LL_EXTI_IsActiveFlag_0_31>:
  *         @arg @ref LL_EXTI_LINE_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_EXTI_IsActiveFlag_0_31(uint32_t ExtiLine)
{
 8001ce8:	b480      	push	{r7}
 8001cea:	b083      	sub	sp, #12
 8001cec:	af00      	add	r7, sp, #0
 8001cee:	6078      	str	r0, [r7, #4]
  return (READ_BIT(EXTI->PR1, ExtiLine) == (ExtiLine));
 8001cf0:	4b07      	ldr	r3, [pc, #28]	; (8001d10 <LL_EXTI_IsActiveFlag_0_31+0x28>)
 8001cf2:	695a      	ldr	r2, [r3, #20]
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	401a      	ands	r2, r3
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	429a      	cmp	r2, r3
 8001cfc:	bf0c      	ite	eq
 8001cfe:	2301      	moveq	r3, #1
 8001d00:	2300      	movne	r3, #0
 8001d02:	b2db      	uxtb	r3, r3
}
 8001d04:	4618      	mov	r0, r3
 8001d06:	370c      	adds	r7, #12
 8001d08:	46bd      	mov	sp, r7
 8001d0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d0e:	4770      	bx	lr
 8001d10:	40010400 	.word	0x40010400

08001d14 <LL_EXTI_ClearFlag_0_31>:
  *         @arg @ref LL_EXTI_LINE_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_ClearFlag_0_31(uint32_t ExtiLine)
{
 8001d14:	b480      	push	{r7}
 8001d16:	b083      	sub	sp, #12
 8001d18:	af00      	add	r7, sp, #0
 8001d1a:	6078      	str	r0, [r7, #4]
  WRITE_REG(EXTI->PR1, ExtiLine);
 8001d1c:	4a04      	ldr	r2, [pc, #16]	; (8001d30 <LL_EXTI_ClearFlag_0_31+0x1c>)
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	6153      	str	r3, [r2, #20]
}
 8001d22:	bf00      	nop
 8001d24:	370c      	adds	r7, #12
 8001d26:	46bd      	mov	sp, r7
 8001d28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d2c:	4770      	bx	lr
 8001d2e:	bf00      	nop
 8001d30:	40010400 	.word	0x40010400

08001d34 <HAL_COMP_Init>:
  *         To unlock the configuration, perform a system reset.
  * @param  hcomp  COMP handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_COMP_Init(COMP_HandleTypeDef *hcomp)
{
 8001d34:	b580      	push	{r7, lr}
 8001d36:	b088      	sub	sp, #32
 8001d38:	af00      	add	r7, sp, #0
 8001d3a:	6078      	str	r0, [r7, #4]
  uint32_t tmp_csr = 0U;
 8001d3c:	2300      	movs	r3, #0
 8001d3e:	61bb      	str	r3, [r7, #24]
  uint32_t exti_line = 0U;
 8001d40:	2300      	movs	r3, #0
 8001d42:	617b      	str	r3, [r7, #20]
  uint32_t comp_voltage_scaler_not_initialized = 0U;
 8001d44:	2300      	movs	r3, #0
 8001d46:	613b      	str	r3, [r7, #16]
  __IO uint32_t wait_loop_index = 0U;
 8001d48:	2300      	movs	r3, #0
 8001d4a:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef status = HAL_OK;
 8001d4c:	2300      	movs	r3, #0
 8001d4e:	77fb      	strb	r3, [r7, #31]
  
  /* Check the COMP handle allocation and lock status */
  if((hcomp == NULL) || (__HAL_COMP_IS_LOCKED(hcomp)))
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	2b00      	cmp	r3, #0
 8001d54:	d007      	beq.n	8001d66 <HAL_COMP_Init+0x32>
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	681b      	ldr	r3, [r3, #0]
 8001d5a:	681b      	ldr	r3, [r3, #0]
 8001d5c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8001d60:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8001d64:	d102      	bne.n	8001d6c <HAL_COMP_Init+0x38>
  {
    status = HAL_ERROR;
 8001d66:	2301      	movs	r3, #1
 8001d68:	77fb      	strb	r3, [r7, #31]
 8001d6a:	e0c5      	b.n	8001ef8 <HAL_COMP_Init+0x1c4>
    assert_param(IS_COMP_HYSTERESIS(hcomp->Init.Hysteresis));
    assert_param(IS_COMP_BLANKINGSRC_INSTANCE(hcomp->Instance, hcomp->Init.BlankingSrce)); 
    assert_param(IS_COMP_TRIGGERMODE(hcomp->Init.TriggerMode));
    assert_param(IS_COMP_WINDOWMODE(hcomp->Init.WindowMode));
    
    if(hcomp->State == HAL_COMP_STATE_RESET)
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8001d72:	b2db      	uxtb	r3, r3
 8001d74:	2b00      	cmp	r3, #0
 8001d76:	d112      	bne.n	8001d9e <HAL_COMP_Init+0x6a>
    {
      /* Allocate lock resource and initialize it */
      hcomp->Lock = HAL_UNLOCKED;
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	2200      	movs	r2, #0
 8001d7c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
      /*       COMP clock enable must be implemented by user                  */
      /*       in "HAL_COMP_MspInit()".                                       */
      /*       Therefore, for compatibility anticipation, it is recommended   */
      /*       to implement __HAL_RCC_SYSCFG_CLK_ENABLE()                     */
      /*       in "HAL_COMP_MspInit()".                                       */
      __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001d80:	4a60      	ldr	r2, [pc, #384]	; (8001f04 <HAL_COMP_Init+0x1d0>)
 8001d82:	4b60      	ldr	r3, [pc, #384]	; (8001f04 <HAL_COMP_Init+0x1d0>)
 8001d84:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001d86:	f043 0301 	orr.w	r3, r3, #1
 8001d8a:	6613      	str	r3, [r2, #96]	; 0x60
 8001d8c:	4b5d      	ldr	r3, [pc, #372]	; (8001f04 <HAL_COMP_Init+0x1d0>)
 8001d8e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001d90:	f003 0301 	and.w	r3, r3, #1
 8001d94:	60bb      	str	r3, [r7, #8]
 8001d96:	68bb      	ldr	r3, [r7, #8]
      
      /* Init the low level hardware */
      HAL_COMP_MspInit(hcomp);
 8001d98:	6878      	ldr	r0, [r7, #4]
 8001d9a:	f000 f8bf 	bl	8001f1c <HAL_COMP_MspInit>
    }
    
    /* Memorize voltage scaler state before initialization */
    comp_voltage_scaler_not_initialized = (READ_BIT(hcomp->Instance->CSR, COMP_CSR_SCALEN) == 0);
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	681b      	ldr	r3, [r3, #0]
 8001da2:	681b      	ldr	r3, [r3, #0]
 8001da4:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8001da8:	2b00      	cmp	r3, #0
 8001daa:	bf0c      	ite	eq
 8001dac:	2301      	moveq	r3, #1
 8001dae:	2300      	movne	r3, #0
 8001db0:	b2db      	uxtb	r3, r3
 8001db2:	613b      	str	r3, [r7, #16]
    
    /* Set COMP parameters */
    tmp_csr = (  hcomp->Init.NonInvertingInput
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	68da      	ldr	r2, [r3, #12]
               | hcomp->Init.InvertingInput
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	691b      	ldr	r3, [r3, #16]
 8001dbc:	431a      	orrs	r2, r3
               | hcomp->Init.BlankingSrce
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	69db      	ldr	r3, [r3, #28]
 8001dc2:	431a      	orrs	r2, r3
               | hcomp->Init.Hysteresis
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	695b      	ldr	r3, [r3, #20]
 8001dc8:	431a      	orrs	r2, r3
               | hcomp->Init.OutputPol
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	699b      	ldr	r3, [r3, #24]
 8001dce:	431a      	orrs	r2, r3
               | hcomp->Init.Mode
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	689b      	ldr	r3, [r3, #8]
    tmp_csr = (  hcomp->Init.NonInvertingInput
 8001dd4:	4313      	orrs	r3, r2
 8001dd6:	61bb      	str	r3, [r7, #24]
               COMP_CSR_WINMODE  | COMP_CSR_POLARITY | COMP_CSR_HYST    |
               COMP_CSR_BLANKING | COMP_CSR_BRGEN    | COMP_CSR_SCALEN  | COMP_CSR_INMESEL,
               tmp_csr
              );
#else
    MODIFY_REG(hcomp->Instance->CSR,
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	681a      	ldr	r2, [r3, #0]
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	681b      	ldr	r3, [r3, #0]
 8001de0:	6819      	ldr	r1, [r3, #0]
 8001de2:	4b49      	ldr	r3, [pc, #292]	; (8001f08 <HAL_COMP_Init+0x1d4>)
 8001de4:	400b      	ands	r3, r1
 8001de6:	69b9      	ldr	r1, [r7, #24]
 8001de8:	430b      	orrs	r3, r1
 8001dea:	6013      	str	r3, [r2, #0]
    
    /* Set window mode */
    /* Note: Window mode bit is located into 1 out of the 2 pairs of COMP     */
    /*       instances. Therefore, this function can update another COMP      */
    /*       instance that the one currently selected.                        */
    if(hcomp->Init.WindowMode == COMP_WINDOWMODE_COMP1_INPUT_PLUS_COMMON)
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	685b      	ldr	r3, [r3, #4]
 8001df0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001df4:	d106      	bne.n	8001e04 <HAL_COMP_Init+0xd0>
    {
      SET_BIT(COMP12_COMMON->CSR, COMP_CSR_WINMODE);
 8001df6:	4a45      	ldr	r2, [pc, #276]	; (8001f0c <HAL_COMP_Init+0x1d8>)
 8001df8:	4b44      	ldr	r3, [pc, #272]	; (8001f0c <HAL_COMP_Init+0x1d8>)
 8001dfa:	681b      	ldr	r3, [r3, #0]
 8001dfc:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001e00:	6013      	str	r3, [r2, #0]
 8001e02:	e005      	b.n	8001e10 <HAL_COMP_Init+0xdc>
    }
    else
    {
      CLEAR_BIT(COMP12_COMMON->CSR, COMP_CSR_WINMODE);
 8001e04:	4a41      	ldr	r2, [pc, #260]	; (8001f0c <HAL_COMP_Init+0x1d8>)
 8001e06:	4b41      	ldr	r3, [pc, #260]	; (8001f0c <HAL_COMP_Init+0x1d8>)
 8001e08:	681b      	ldr	r3, [r3, #0]
 8001e0a:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8001e0e:	6013      	str	r3, [r2, #0]
    }
    
    /* Delay for COMP scaler bridge voltage stabilization */
    /* Apply the delay if voltage scaler bridge is enabled for the first time */
    if ((READ_BIT(hcomp->Instance->CSR, COMP_CSR_SCALEN) != 0U) &&
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	681b      	ldr	r3, [r3, #0]
 8001e14:	681b      	ldr	r3, [r3, #0]
 8001e16:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8001e1a:	2b00      	cmp	r3, #0
 8001e1c:	d013      	beq.n	8001e46 <HAL_COMP_Init+0x112>
 8001e1e:	693b      	ldr	r3, [r7, #16]
 8001e20:	2b00      	cmp	r3, #0
 8001e22:	d010      	beq.n	8001e46 <HAL_COMP_Init+0x112>
        (comp_voltage_scaler_not_initialized != 0U)               )
    {
      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially                  */
      /*       CPU processing cycles.                                         */
      wait_loop_index = (COMP_DELAY_VOLTAGE_SCALER_STAB_US * (SystemCoreClock / (1000000 * 2U)));
 8001e24:	4b3a      	ldr	r3, [pc, #232]	; (8001f10 <HAL_COMP_Init+0x1dc>)
 8001e26:	681b      	ldr	r3, [r3, #0]
 8001e28:	4a3a      	ldr	r2, [pc, #232]	; (8001f14 <HAL_COMP_Init+0x1e0>)
 8001e2a:	fba2 2303 	umull	r2, r3, r2, r3
 8001e2e:	0cdb      	lsrs	r3, r3, #19
 8001e30:	22c8      	movs	r2, #200	; 0xc8
 8001e32:	fb02 f303 	mul.w	r3, r2, r3
 8001e36:	60fb      	str	r3, [r7, #12]
      while(wait_loop_index != 0U)
 8001e38:	e002      	b.n	8001e40 <HAL_COMP_Init+0x10c>
      {
        wait_loop_index--;
 8001e3a:	68fb      	ldr	r3, [r7, #12]
 8001e3c:	3b01      	subs	r3, #1
 8001e3e:	60fb      	str	r3, [r7, #12]
      while(wait_loop_index != 0U)
 8001e40:	68fb      	ldr	r3, [r7, #12]
 8001e42:	2b00      	cmp	r3, #0
 8001e44:	d1f9      	bne.n	8001e3a <HAL_COMP_Init+0x106>
      }
    }
    
    /* Get the EXTI line corresponding to the selected COMP instance */
    exti_line = COMP_GET_EXTI_LINE(hcomp->Instance);
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	681b      	ldr	r3, [r3, #0]
 8001e4a:	4a33      	ldr	r2, [pc, #204]	; (8001f18 <HAL_COMP_Init+0x1e4>)
 8001e4c:	4293      	cmp	r3, r2
 8001e4e:	d102      	bne.n	8001e56 <HAL_COMP_Init+0x122>
 8001e50:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8001e54:	e001      	b.n	8001e5a <HAL_COMP_Init+0x126>
 8001e56:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001e5a:	617b      	str	r3, [r7, #20]
    
    /* Manage EXTI settings */
    if((hcomp->Init.TriggerMode & (COMP_EXTI_IT | COMP_EXTI_EVENT)) != RESET)
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	6a1b      	ldr	r3, [r3, #32]
 8001e60:	f003 0303 	and.w	r3, r3, #3
 8001e64:	2b00      	cmp	r3, #0
 8001e66:	d037      	beq.n	8001ed8 <HAL_COMP_Init+0x1a4>
    {
      /* Configure EXTI rising edge */
      if((hcomp->Init.TriggerMode & COMP_EXTI_RISING) != RESET)
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	6a1b      	ldr	r3, [r3, #32]
 8001e6c:	f003 0310 	and.w	r3, r3, #16
 8001e70:	2b00      	cmp	r3, #0
 8001e72:	d003      	beq.n	8001e7c <HAL_COMP_Init+0x148>
      {
        LL_EXTI_EnableRisingTrig_0_31(exti_line);
 8001e74:	6978      	ldr	r0, [r7, #20]
 8001e76:	f7ff feeb 	bl	8001c50 <LL_EXTI_EnableRisingTrig_0_31>
 8001e7a:	e002      	b.n	8001e82 <HAL_COMP_Init+0x14e>
      }
      else
      {
        LL_EXTI_DisableRisingTrig_0_31(exti_line);
 8001e7c:	6978      	ldr	r0, [r7, #20]
 8001e7e:	f7ff fef9 	bl	8001c74 <LL_EXTI_DisableRisingTrig_0_31>
      }
      
      /* Configure EXTI falling edge */
      if((hcomp->Init.TriggerMode & COMP_EXTI_FALLING) != RESET)
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	6a1b      	ldr	r3, [r3, #32]
 8001e86:	f003 0320 	and.w	r3, r3, #32
 8001e8a:	2b00      	cmp	r3, #0
 8001e8c:	d003      	beq.n	8001e96 <HAL_COMP_Init+0x162>
      {
        LL_EXTI_EnableFallingTrig_0_31(exti_line);
 8001e8e:	6978      	ldr	r0, [r7, #20]
 8001e90:	f7ff ff04 	bl	8001c9c <LL_EXTI_EnableFallingTrig_0_31>
 8001e94:	e002      	b.n	8001e9c <HAL_COMP_Init+0x168>
      }
      else
      {
        LL_EXTI_DisableFallingTrig_0_31(exti_line);
 8001e96:	6978      	ldr	r0, [r7, #20]
 8001e98:	f7ff ff12 	bl	8001cc0 <LL_EXTI_DisableFallingTrig_0_31>
      }
      
      /* Clear COMP EXTI pending bit (if any) */
      LL_EXTI_ClearFlag_0_31(exti_line);
 8001e9c:	6978      	ldr	r0, [r7, #20]
 8001e9e:	f7ff ff39 	bl	8001d14 <LL_EXTI_ClearFlag_0_31>
      
      /* Configure EXTI event mode */
      if((hcomp->Init.TriggerMode & COMP_EXTI_EVENT) != RESET)
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	6a1b      	ldr	r3, [r3, #32]
 8001ea6:	f003 0302 	and.w	r3, r3, #2
 8001eaa:	2b00      	cmp	r3, #0
 8001eac:	d003      	beq.n	8001eb6 <HAL_COMP_Init+0x182>
      {
        LL_EXTI_EnableEvent_0_31(exti_line);
 8001eae:	6978      	ldr	r0, [r7, #20]
 8001eb0:	f7ff fea8 	bl	8001c04 <LL_EXTI_EnableEvent_0_31>
 8001eb4:	e002      	b.n	8001ebc <HAL_COMP_Init+0x188>
      }
      else
      {
        LL_EXTI_DisableEvent_0_31(exti_line);
 8001eb6:	6978      	ldr	r0, [r7, #20]
 8001eb8:	f7ff feb6 	bl	8001c28 <LL_EXTI_DisableEvent_0_31>
      }
      
      /* Configure EXTI interrupt mode */
      if((hcomp->Init.TriggerMode & COMP_EXTI_IT) != RESET)
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	6a1b      	ldr	r3, [r3, #32]
 8001ec0:	f003 0301 	and.w	r3, r3, #1
 8001ec4:	2b00      	cmp	r3, #0
 8001ec6:	d003      	beq.n	8001ed0 <HAL_COMP_Init+0x19c>
      {
        LL_EXTI_EnableIT_0_31(exti_line);
 8001ec8:	6978      	ldr	r0, [r7, #20]
 8001eca:	f7ff fe75 	bl	8001bb8 <LL_EXTI_EnableIT_0_31>
 8001ece:	e009      	b.n	8001ee4 <HAL_COMP_Init+0x1b0>
      }
      else
      {
        LL_EXTI_DisableIT_0_31(exti_line);
 8001ed0:	6978      	ldr	r0, [r7, #20]
 8001ed2:	f7ff fe83 	bl	8001bdc <LL_EXTI_DisableIT_0_31>
 8001ed6:	e005      	b.n	8001ee4 <HAL_COMP_Init+0x1b0>
      }
    }
    else
    {
      /* Disable EXTI event mode */
      LL_EXTI_DisableEvent_0_31(exti_line);
 8001ed8:	6978      	ldr	r0, [r7, #20]
 8001eda:	f7ff fea5 	bl	8001c28 <LL_EXTI_DisableEvent_0_31>
      
      /* Disable EXTI interrupt mode */
      LL_EXTI_DisableIT_0_31(exti_line);
 8001ede:	6978      	ldr	r0, [r7, #20]
 8001ee0:	f7ff fe7c 	bl	8001bdc <LL_EXTI_DisableIT_0_31>
    }
    
    /* Set HAL COMP handle state */
    /* Note: Transition from state reset to state ready,                      */
    /*       otherwise (coming from state ready or busy) no state update.     */
    if (hcomp->State == HAL_COMP_STATE_RESET)
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8001eea:	b2db      	uxtb	r3, r3
 8001eec:	2b00      	cmp	r3, #0
 8001eee:	d103      	bne.n	8001ef8 <HAL_COMP_Init+0x1c4>
    {
      hcomp->State = HAL_COMP_STATE_READY;
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	2201      	movs	r2, #1
 8001ef4:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
  }
  
  return status;
 8001ef8:	7ffb      	ldrb	r3, [r7, #31]
}
 8001efa:	4618      	mov	r0, r3
 8001efc:	3720      	adds	r7, #32
 8001efe:	46bd      	mov	sp, r7
 8001f00:	bd80      	pop	{r7, pc}
 8001f02:	bf00      	nop
 8001f04:	40021000 	.word	0x40021000
 8001f08:	ff207d03 	.word	0xff207d03
 8001f0c:	40010204 	.word	0x40010204
 8001f10:	2000002c 	.word	0x2000002c
 8001f14:	431bde83 	.word	0x431bde83
 8001f18:	40010200 	.word	0x40010200

08001f1c <HAL_COMP_MspInit>:
  * @brief  Initialize the COMP MSP.
  * @param  hcomp  COMP handle
  * @retval None
  */
__weak void HAL_COMP_MspInit(COMP_HandleTypeDef *hcomp)
{
 8001f1c:	b480      	push	{r7}
 8001f1e:	b083      	sub	sp, #12
 8001f20:	af00      	add	r7, sp, #0
 8001f22:	6078      	str	r0, [r7, #4]
  UNUSED(hcomp);
  
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_COMP_MspInit could be implemented in the user file
   */
}
 8001f24:	bf00      	nop
 8001f26:	370c      	adds	r7, #12
 8001f28:	46bd      	mov	sp, r7
 8001f2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f2e:	4770      	bx	lr

08001f30 <HAL_COMP_Start>:
  * @brief  Start the comparator.
  * @param  hcomp  COMP handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_COMP_Start(COMP_HandleTypeDef *hcomp)
{
 8001f30:	b480      	push	{r7}
 8001f32:	b085      	sub	sp, #20
 8001f34:	af00      	add	r7, sp, #0
 8001f36:	6078      	str	r0, [r7, #4]
  __IO uint32_t wait_loop_index = 0U;
 8001f38:	2300      	movs	r3, #0
 8001f3a:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8001f3c:	2300      	movs	r3, #0
 8001f3e:	73fb      	strb	r3, [r7, #15]
  
  /* Check the COMP handle allocation and lock status */
  if((hcomp == NULL) || (__HAL_COMP_IS_LOCKED(hcomp)))
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	2b00      	cmp	r3, #0
 8001f44:	d007      	beq.n	8001f56 <HAL_COMP_Start+0x26>
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	681b      	ldr	r3, [r3, #0]
 8001f4a:	681b      	ldr	r3, [r3, #0]
 8001f4c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8001f50:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8001f54:	d102      	bne.n	8001f5c <HAL_COMP_Start+0x2c>
  {
    status = HAL_ERROR;
 8001f56:	2301      	movs	r3, #1
 8001f58:	73fb      	strb	r3, [r7, #15]
 8001f5a:	e026      	b.n	8001faa <HAL_COMP_Start+0x7a>
  else
  {
    /* Check the parameter */
    assert_param(IS_COMP_ALL_INSTANCE(hcomp->Instance));

    if(hcomp->State == HAL_COMP_STATE_READY)
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8001f62:	b2db      	uxtb	r3, r3
 8001f64:	2b01      	cmp	r3, #1
 8001f66:	d11e      	bne.n	8001fa6 <HAL_COMP_Start+0x76>
    {
      /* Enable the selected comparator */
      SET_BIT(hcomp->Instance->CSR, COMP_CSR_EN);
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	687a      	ldr	r2, [r7, #4]
 8001f6e:	6812      	ldr	r2, [r2, #0]
 8001f70:	6812      	ldr	r2, [r2, #0]
 8001f72:	f042 0201 	orr.w	r2, r2, #1
 8001f76:	601a      	str	r2, [r3, #0]
      
      /* Set HAL COMP handle state */
      hcomp->State = HAL_COMP_STATE_BUSY;
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	2202      	movs	r2, #2
 8001f7c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
      
      /* Delay for COMP startup time */
      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially                  */
      /*       CPU processing cycles.                                         */
      wait_loop_index = (COMP_DELAY_STARTUP_US * (SystemCoreClock / (1000000U * 2U)));
 8001f80:	4b0d      	ldr	r3, [pc, #52]	; (8001fb8 <HAL_COMP_Start+0x88>)
 8001f82:	681b      	ldr	r3, [r3, #0]
 8001f84:	4a0d      	ldr	r2, [pc, #52]	; (8001fbc <HAL_COMP_Start+0x8c>)
 8001f86:	fba2 2303 	umull	r2, r3, r2, r3
 8001f8a:	0cda      	lsrs	r2, r3, #19
 8001f8c:	4613      	mov	r3, r2
 8001f8e:	009b      	lsls	r3, r3, #2
 8001f90:	4413      	add	r3, r2
 8001f92:	011b      	lsls	r3, r3, #4
 8001f94:	60bb      	str	r3, [r7, #8]
      while(wait_loop_index != 0U)
 8001f96:	e002      	b.n	8001f9e <HAL_COMP_Start+0x6e>
      {
        wait_loop_index--;
 8001f98:	68bb      	ldr	r3, [r7, #8]
 8001f9a:	3b01      	subs	r3, #1
 8001f9c:	60bb      	str	r3, [r7, #8]
      while(wait_loop_index != 0U)
 8001f9e:	68bb      	ldr	r3, [r7, #8]
 8001fa0:	2b00      	cmp	r3, #0
 8001fa2:	d1f9      	bne.n	8001f98 <HAL_COMP_Start+0x68>
 8001fa4:	e001      	b.n	8001faa <HAL_COMP_Start+0x7a>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001fa6:	2301      	movs	r3, #1
 8001fa8:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 8001faa:	7bfb      	ldrb	r3, [r7, #15]
}
 8001fac:	4618      	mov	r0, r3
 8001fae:	3714      	adds	r7, #20
 8001fb0:	46bd      	mov	sp, r7
 8001fb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fb6:	4770      	bx	lr
 8001fb8:	2000002c 	.word	0x2000002c
 8001fbc:	431bde83 	.word	0x431bde83

08001fc0 <HAL_COMP_IRQHandler>:
  * @brief  Comparator IRQ handler.
  * @param  hcomp  COMP handle
  * @retval None
  */
void HAL_COMP_IRQHandler(COMP_HandleTypeDef *hcomp)
{
 8001fc0:	b580      	push	{r7, lr}
 8001fc2:	b084      	sub	sp, #16
 8001fc4:	af00      	add	r7, sp, #0
 8001fc6:	6078      	str	r0, [r7, #4]
  /* Get the EXTI line corresponding to the selected COMP instance */
  uint32_t exti_line = COMP_GET_EXTI_LINE(hcomp->Instance);
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	4a11      	ldr	r2, [pc, #68]	; (8002014 <HAL_COMP_IRQHandler+0x54>)
 8001fce:	4293      	cmp	r3, r2
 8001fd0:	d102      	bne.n	8001fd8 <HAL_COMP_IRQHandler+0x18>
 8001fd2:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8001fd6:	e001      	b.n	8001fdc <HAL_COMP_IRQHandler+0x1c>
 8001fd8:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001fdc:	60fb      	str	r3, [r7, #12]
  
  /* Check COMP EXTI flag */
  if(LL_EXTI_IsActiveFlag_0_31(exti_line) != RESET)
 8001fde:	68f8      	ldr	r0, [r7, #12]
 8001fe0:	f7ff fe82 	bl	8001ce8 <LL_EXTI_IsActiveFlag_0_31>
 8001fe4:	4603      	mov	r3, r0
 8001fe6:	2b00      	cmp	r3, #0
 8001fe8:	d010      	beq.n	800200c <HAL_COMP_IRQHandler+0x4c>
  {
    /* Check whether comparator is in independent or window mode */
    if(READ_BIT(COMP12_COMMON->CSR, COMP_CSR_WINMODE) != RESET)
 8001fea:	4b0b      	ldr	r3, [pc, #44]	; (8002018 <HAL_COMP_IRQHandler+0x58>)
 8001fec:	681b      	ldr	r3, [r3, #0]
 8001fee:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001ff2:	2b00      	cmp	r3, #0
 8001ff4:	d004      	beq.n	8002000 <HAL_COMP_IRQHandler+0x40>
      /* Note: Pair of comparators in window mode can both trig IRQ when      */
      /*       input voltage is changing from "out of window" area            */
      /*       (low or high ) to the other "out of window" area (high or low).*/
      /*       Both flags must be cleared to call comparator trigger          */
      /*       callback is called once.                                       */
      LL_EXTI_ClearFlag_0_31((COMP_EXTI_LINE_COMP1 | COMP_EXTI_LINE_COMP2));
 8001ff6:	f44f 00c0 	mov.w	r0, #6291456	; 0x600000
 8001ffa:	f7ff fe8b 	bl	8001d14 <LL_EXTI_ClearFlag_0_31>
 8001ffe:	e002      	b.n	8002006 <HAL_COMP_IRQHandler+0x46>
    }
    else
    {
      /* Clear COMP EXTI line pending bit */
      LL_EXTI_ClearFlag_0_31(exti_line);
 8002000:	68f8      	ldr	r0, [r7, #12]
 8002002:	f7ff fe87 	bl	8001d14 <LL_EXTI_ClearFlag_0_31>
    }
    
    /* COMP trigger user callback */
    HAL_COMP_TriggerCallback(hcomp);
 8002006:	6878      	ldr	r0, [r7, #4]
 8002008:	f000 f808 	bl	800201c <HAL_COMP_TriggerCallback>
  }
}
 800200c:	bf00      	nop
 800200e:	3710      	adds	r7, #16
 8002010:	46bd      	mov	sp, r7
 8002012:	bd80      	pop	{r7, pc}
 8002014:	40010200 	.word	0x40010200
 8002018:	40010204 	.word	0x40010204

0800201c <HAL_COMP_TriggerCallback>:
  * @brief  Comparator callback.
  * @param  hcomp  COMP handle
  * @retval None
  */
__weak void HAL_COMP_TriggerCallback(COMP_HandleTypeDef *hcomp)
{
 800201c:	b480      	push	{r7}
 800201e:	b083      	sub	sp, #12
 8002020:	af00      	add	r7, sp, #0
 8002022:	6078      	str	r0, [r7, #4]
  UNUSED(hcomp);
  
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_COMP_TriggerCallback should be implemented in the user file
   */
}
 8002024:	bf00      	nop
 8002026:	370c      	adds	r7, #12
 8002028:	46bd      	mov	sp, r7
 800202a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800202e:	4770      	bx	lr

08002030 <NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002030:	b480      	push	{r7}
 8002032:	b085      	sub	sp, #20
 8002034:	af00      	add	r7, sp, #0
 8002036:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	f003 0307 	and.w	r3, r3, #7
 800203e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002040:	4b0c      	ldr	r3, [pc, #48]	; (8002074 <NVIC_SetPriorityGrouping+0x44>)
 8002042:	68db      	ldr	r3, [r3, #12]
 8002044:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002046:	68ba      	ldr	r2, [r7, #8]
 8002048:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800204c:	4013      	ands	r3, r2
 800204e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 8002050:	68fb      	ldr	r3, [r7, #12]
 8002052:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002054:	68bb      	ldr	r3, [r7, #8]
 8002056:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002058:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800205c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002060:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002062:	4a04      	ldr	r2, [pc, #16]	; (8002074 <NVIC_SetPriorityGrouping+0x44>)
 8002064:	68bb      	ldr	r3, [r7, #8]
 8002066:	60d3      	str	r3, [r2, #12]
}
 8002068:	bf00      	nop
 800206a:	3714      	adds	r7, #20
 800206c:	46bd      	mov	sp, r7
 800206e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002072:	4770      	bx	lr
 8002074:	e000ed00 	.word	0xe000ed00

08002078 <NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
 8002078:	b480      	push	{r7}
 800207a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800207c:	4b04      	ldr	r3, [pc, #16]	; (8002090 <NVIC_GetPriorityGrouping+0x18>)
 800207e:	68db      	ldr	r3, [r3, #12]
 8002080:	0a1b      	lsrs	r3, r3, #8
 8002082:	f003 0307 	and.w	r3, r3, #7
}
 8002086:	4618      	mov	r0, r3
 8002088:	46bd      	mov	sp, r7
 800208a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800208e:	4770      	bx	lr
 8002090:	e000ed00 	.word	0xe000ed00

08002094 <NVIC_EnableIRQ>:
  \brief   Enable External Interrupt
  \details Enables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002094:	b480      	push	{r7}
 8002096:	b083      	sub	sp, #12
 8002098:	af00      	add	r7, sp, #0
 800209a:	4603      	mov	r3, r0
 800209c:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 800209e:	4909      	ldr	r1, [pc, #36]	; (80020c4 <NVIC_EnableIRQ+0x30>)
 80020a0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020a4:	095b      	lsrs	r3, r3, #5
 80020a6:	79fa      	ldrb	r2, [r7, #7]
 80020a8:	f002 021f 	and.w	r2, r2, #31
 80020ac:	2001      	movs	r0, #1
 80020ae:	fa00 f202 	lsl.w	r2, r0, r2
 80020b2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80020b6:	bf00      	nop
 80020b8:	370c      	adds	r7, #12
 80020ba:	46bd      	mov	sp, r7
 80020bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020c0:	4770      	bx	lr
 80020c2:	bf00      	nop
 80020c4:	e000e100 	.word	0xe000e100

080020c8 <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80020c8:	b480      	push	{r7}
 80020ca:	b083      	sub	sp, #12
 80020cc:	af00      	add	r7, sp, #0
 80020ce:	4603      	mov	r3, r0
 80020d0:	6039      	str	r1, [r7, #0]
 80020d2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) < 0)
 80020d4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020d8:	2b00      	cmp	r3, #0
 80020da:	da0b      	bge.n	80020f4 <NVIC_SetPriority+0x2c>
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80020dc:	490d      	ldr	r1, [pc, #52]	; (8002114 <NVIC_SetPriority+0x4c>)
 80020de:	79fb      	ldrb	r3, [r7, #7]
 80020e0:	f003 030f 	and.w	r3, r3, #15
 80020e4:	3b04      	subs	r3, #4
 80020e6:	683a      	ldr	r2, [r7, #0]
 80020e8:	b2d2      	uxtb	r2, r2
 80020ea:	0112      	lsls	r2, r2, #4
 80020ec:	b2d2      	uxtb	r2, r2
 80020ee:	440b      	add	r3, r1
 80020f0:	761a      	strb	r2, [r3, #24]
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80020f2:	e009      	b.n	8002108 <NVIC_SetPriority+0x40>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80020f4:	4908      	ldr	r1, [pc, #32]	; (8002118 <NVIC_SetPriority+0x50>)
 80020f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020fa:	683a      	ldr	r2, [r7, #0]
 80020fc:	b2d2      	uxtb	r2, r2
 80020fe:	0112      	lsls	r2, r2, #4
 8002100:	b2d2      	uxtb	r2, r2
 8002102:	440b      	add	r3, r1
 8002104:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8002108:	bf00      	nop
 800210a:	370c      	adds	r7, #12
 800210c:	46bd      	mov	sp, r7
 800210e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002112:	4770      	bx	lr
 8002114:	e000ed00 	.word	0xe000ed00
 8002118:	e000e100 	.word	0xe000e100

0800211c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800211c:	b480      	push	{r7}
 800211e:	b089      	sub	sp, #36	; 0x24
 8002120:	af00      	add	r7, sp, #0
 8002122:	60f8      	str	r0, [r7, #12]
 8002124:	60b9      	str	r1, [r7, #8]
 8002126:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002128:	68fb      	ldr	r3, [r7, #12]
 800212a:	f003 0307 	and.w	r3, r3, #7
 800212e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002130:	69fb      	ldr	r3, [r7, #28]
 8002132:	f1c3 0307 	rsb	r3, r3, #7
 8002136:	2b04      	cmp	r3, #4
 8002138:	bf28      	it	cs
 800213a:	2304      	movcs	r3, #4
 800213c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800213e:	69fb      	ldr	r3, [r7, #28]
 8002140:	3304      	adds	r3, #4
 8002142:	2b06      	cmp	r3, #6
 8002144:	d902      	bls.n	800214c <NVIC_EncodePriority+0x30>
 8002146:	69fb      	ldr	r3, [r7, #28]
 8002148:	3b03      	subs	r3, #3
 800214a:	e000      	b.n	800214e <NVIC_EncodePriority+0x32>
 800214c:	2300      	movs	r3, #0
 800214e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002150:	2201      	movs	r2, #1
 8002152:	69bb      	ldr	r3, [r7, #24]
 8002154:	fa02 f303 	lsl.w	r3, r2, r3
 8002158:	1e5a      	subs	r2, r3, #1
 800215a:	68bb      	ldr	r3, [r7, #8]
 800215c:	401a      	ands	r2, r3
 800215e:	697b      	ldr	r3, [r7, #20]
 8002160:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002162:	2101      	movs	r1, #1
 8002164:	697b      	ldr	r3, [r7, #20]
 8002166:	fa01 f303 	lsl.w	r3, r1, r3
 800216a:	1e59      	subs	r1, r3, #1
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002170:	4313      	orrs	r3, r2
         );
}
 8002172:	4618      	mov	r0, r3
 8002174:	3724      	adds	r7, #36	; 0x24
 8002176:	46bd      	mov	sp, r7
 8002178:	f85d 7b04 	ldr.w	r7, [sp], #4
 800217c:	4770      	bx	lr

0800217e <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800217e:	b580      	push	{r7, lr}
 8002180:	b082      	sub	sp, #8
 8002182:	af00      	add	r7, sp, #0
 8002184:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002186:	6878      	ldr	r0, [r7, #4]
 8002188:	f7ff ff52 	bl	8002030 <NVIC_SetPriorityGrouping>
}
 800218c:	bf00      	nop
 800218e:	3708      	adds	r7, #8
 8002190:	46bd      	mov	sp, r7
 8002192:	bd80      	pop	{r7, pc}

08002194 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002194:	b580      	push	{r7, lr}
 8002196:	b086      	sub	sp, #24
 8002198:	af00      	add	r7, sp, #0
 800219a:	4603      	mov	r3, r0
 800219c:	60b9      	str	r1, [r7, #8]
 800219e:	607a      	str	r2, [r7, #4]
 80021a0:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80021a2:	2300      	movs	r3, #0
 80021a4:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80021a6:	f7ff ff67 	bl	8002078 <NVIC_GetPriorityGrouping>
 80021aa:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80021ac:	687a      	ldr	r2, [r7, #4]
 80021ae:	68b9      	ldr	r1, [r7, #8]
 80021b0:	6978      	ldr	r0, [r7, #20]
 80021b2:	f7ff ffb3 	bl	800211c <NVIC_EncodePriority>
 80021b6:	4602      	mov	r2, r0
 80021b8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80021bc:	4611      	mov	r1, r2
 80021be:	4618      	mov	r0, r3
 80021c0:	f7ff ff82 	bl	80020c8 <NVIC_SetPriority>
}
 80021c4:	bf00      	nop
 80021c6:	3718      	adds	r7, #24
 80021c8:	46bd      	mov	sp, r7
 80021ca:	bd80      	pop	{r7, pc}

080021cc <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80021cc:	b580      	push	{r7, lr}
 80021ce:	b082      	sub	sp, #8
 80021d0:	af00      	add	r7, sp, #0
 80021d2:	4603      	mov	r3, r0
 80021d4:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80021d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80021da:	4618      	mov	r0, r3
 80021dc:	f7ff ff5a 	bl	8002094 <NVIC_EnableIRQ>
}
 80021e0:	bf00      	nop
 80021e2:	3708      	adds	r7, #8
 80021e4:	46bd      	mov	sp, r7
 80021e6:	bd80      	pop	{r7, pc}

080021e8 <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  Handle SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
 80021e8:	b580      	push	{r7, lr}
 80021ea:	af00      	add	r7, sp, #0
  HAL_SYSTICK_Callback();
 80021ec:	f000 f802 	bl	80021f4 <HAL_SYSTICK_Callback>
}
 80021f0:	bf00      	nop
 80021f2:	bd80      	pop	{r7, pc}

080021f4 <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 80021f4:	b480      	push	{r7}
 80021f6:	af00      	add	r7, sp, #0
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SYSTICK_Callback could be implemented in the user file
   */
}
 80021f8:	bf00      	nop
 80021fa:	46bd      	mov	sp, r7
 80021fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002200:	4770      	bx	lr
	...

08002204 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002204:	b480      	push	{r7}
 8002206:	b087      	sub	sp, #28
 8002208:	af00      	add	r7, sp, #0
 800220a:	6078      	str	r0, [r7, #4]
 800220c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 800220e:	2300      	movs	r3, #0
 8002210:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8002212:	2300      	movs	r3, #0
 8002214:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00;
 8002216:	2300      	movs	r3, #0
 8002218:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != RESET)
 800221a:	e17f      	b.n	800251c <HAL_GPIO_Init+0x318>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 800221c:	683b      	ldr	r3, [r7, #0]
 800221e:	681a      	ldr	r2, [r3, #0]
 8002220:	2101      	movs	r1, #1
 8002222:	697b      	ldr	r3, [r7, #20]
 8002224:	fa01 f303 	lsl.w	r3, r1, r3
 8002228:	4013      	ands	r3, r2
 800222a:	60fb      	str	r3, [r7, #12]

    if(iocurrent)
 800222c:	68fb      	ldr	r3, [r7, #12]
 800222e:	2b00      	cmp	r3, #0
 8002230:	f000 8171 	beq.w	8002516 <HAL_GPIO_Init+0x312>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002234:	683b      	ldr	r3, [r7, #0]
 8002236:	685b      	ldr	r3, [r3, #4]
 8002238:	2b02      	cmp	r3, #2
 800223a:	d003      	beq.n	8002244 <HAL_GPIO_Init+0x40>
 800223c:	683b      	ldr	r3, [r7, #0]
 800223e:	685b      	ldr	r3, [r3, #4]
 8002240:	2b12      	cmp	r3, #18
 8002242:	d123      	bne.n	800228c <HAL_GPIO_Init+0x88>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8002244:	697b      	ldr	r3, [r7, #20]
 8002246:	08da      	lsrs	r2, r3, #3
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	3208      	adds	r2, #8
 800224c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002250:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8002252:	697b      	ldr	r3, [r7, #20]
 8002254:	f003 0307 	and.w	r3, r3, #7
 8002258:	009b      	lsls	r3, r3, #2
 800225a:	220f      	movs	r2, #15
 800225c:	fa02 f303 	lsl.w	r3, r2, r3
 8002260:	43db      	mvns	r3, r3
 8002262:	693a      	ldr	r2, [r7, #16]
 8002264:	4013      	ands	r3, r2
 8002266:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8002268:	683b      	ldr	r3, [r7, #0]
 800226a:	691a      	ldr	r2, [r3, #16]
 800226c:	697b      	ldr	r3, [r7, #20]
 800226e:	f003 0307 	and.w	r3, r3, #7
 8002272:	009b      	lsls	r3, r3, #2
 8002274:	fa02 f303 	lsl.w	r3, r2, r3
 8002278:	693a      	ldr	r2, [r7, #16]
 800227a:	4313      	orrs	r3, r2
 800227c:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3] = temp;
 800227e:	697b      	ldr	r3, [r7, #20]
 8002280:	08da      	lsrs	r2, r3, #3
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	3208      	adds	r2, #8
 8002286:	6939      	ldr	r1, [r7, #16]
 8002288:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	681b      	ldr	r3, [r3, #0]
 8002290:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2));
 8002292:	697b      	ldr	r3, [r7, #20]
 8002294:	005b      	lsls	r3, r3, #1
 8002296:	2203      	movs	r2, #3
 8002298:	fa02 f303 	lsl.w	r3, r2, r3
 800229c:	43db      	mvns	r3, r3
 800229e:	693a      	ldr	r2, [r7, #16]
 80022a0:	4013      	ands	r3, r2
 80022a2:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 80022a4:	683b      	ldr	r3, [r7, #0]
 80022a6:	685b      	ldr	r3, [r3, #4]
 80022a8:	f003 0203 	and.w	r2, r3, #3
 80022ac:	697b      	ldr	r3, [r7, #20]
 80022ae:	005b      	lsls	r3, r3, #1
 80022b0:	fa02 f303 	lsl.w	r3, r2, r3
 80022b4:	693a      	ldr	r2, [r7, #16]
 80022b6:	4313      	orrs	r3, r2
 80022b8:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	693a      	ldr	r2, [r7, #16]
 80022be:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80022c0:	683b      	ldr	r3, [r7, #0]
 80022c2:	685b      	ldr	r3, [r3, #4]
 80022c4:	2b01      	cmp	r3, #1
 80022c6:	d00b      	beq.n	80022e0 <HAL_GPIO_Init+0xdc>
 80022c8:	683b      	ldr	r3, [r7, #0]
 80022ca:	685b      	ldr	r3, [r3, #4]
 80022cc:	2b02      	cmp	r3, #2
 80022ce:	d007      	beq.n	80022e0 <HAL_GPIO_Init+0xdc>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80022d0:	683b      	ldr	r3, [r7, #0]
 80022d2:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80022d4:	2b11      	cmp	r3, #17
 80022d6:	d003      	beq.n	80022e0 <HAL_GPIO_Init+0xdc>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80022d8:	683b      	ldr	r3, [r7, #0]
 80022da:	685b      	ldr	r3, [r3, #4]
 80022dc:	2b12      	cmp	r3, #18
 80022de:	d130      	bne.n	8002342 <HAL_GPIO_Init+0x13e>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	689b      	ldr	r3, [r3, #8]
 80022e4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2));
 80022e6:	697b      	ldr	r3, [r7, #20]
 80022e8:	005b      	lsls	r3, r3, #1
 80022ea:	2203      	movs	r2, #3
 80022ec:	fa02 f303 	lsl.w	r3, r2, r3
 80022f0:	43db      	mvns	r3, r3
 80022f2:	693a      	ldr	r2, [r7, #16]
 80022f4:	4013      	ands	r3, r2
 80022f6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2));
 80022f8:	683b      	ldr	r3, [r7, #0]
 80022fa:	68da      	ldr	r2, [r3, #12]
 80022fc:	697b      	ldr	r3, [r7, #20]
 80022fe:	005b      	lsls	r3, r3, #1
 8002300:	fa02 f303 	lsl.w	r3, r2, r3
 8002304:	693a      	ldr	r2, [r7, #16]
 8002306:	4313      	orrs	r3, r2
 8002308:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	693a      	ldr	r2, [r7, #16]
 800230e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	685b      	ldr	r3, [r3, #4]
 8002314:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002316:	2201      	movs	r2, #1
 8002318:	697b      	ldr	r3, [r7, #20]
 800231a:	fa02 f303 	lsl.w	r3, r2, r3
 800231e:	43db      	mvns	r3, r3
 8002320:	693a      	ldr	r2, [r7, #16]
 8002322:	4013      	ands	r3, r2
 8002324:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
 8002326:	683b      	ldr	r3, [r7, #0]
 8002328:	685b      	ldr	r3, [r3, #4]
 800232a:	091b      	lsrs	r3, r3, #4
 800232c:	f003 0201 	and.w	r2, r3, #1
 8002330:	697b      	ldr	r3, [r7, #20]
 8002332:	fa02 f303 	lsl.w	r3, r2, r3
 8002336:	693a      	ldr	r2, [r7, #16]
 8002338:	4313      	orrs	r3, r2
 800233a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	693a      	ldr	r2, [r7, #16]
 8002340:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8002342:	683b      	ldr	r3, [r7, #0]
 8002344:	685b      	ldr	r3, [r3, #4]
 8002346:	f003 0303 	and.w	r3, r3, #3
 800234a:	2b03      	cmp	r3, #3
 800234c:	d118      	bne.n	8002380 <HAL_GPIO_Init+0x17c>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002352:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8002354:	2201      	movs	r2, #1
 8002356:	697b      	ldr	r3, [r7, #20]
 8002358:	fa02 f303 	lsl.w	r3, r2, r3
 800235c:	43db      	mvns	r3, r3
 800235e:	693a      	ldr	r2, [r7, #16]
 8002360:	4013      	ands	r3, r2
 8002362:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & ANALOG_MODE) >> 3) << position);
 8002364:	683b      	ldr	r3, [r7, #0]
 8002366:	685b      	ldr	r3, [r3, #4]
 8002368:	08db      	lsrs	r3, r3, #3
 800236a:	f003 0201 	and.w	r2, r3, #1
 800236e:	697b      	ldr	r3, [r7, #20]
 8002370:	fa02 f303 	lsl.w	r3, r2, r3
 8002374:	693a      	ldr	r2, [r7, #16]
 8002376:	4313      	orrs	r3, r2
 8002378:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	693a      	ldr	r2, [r7, #16]
 800237e:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	68db      	ldr	r3, [r3, #12]
 8002384:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2));
 8002386:	697b      	ldr	r3, [r7, #20]
 8002388:	005b      	lsls	r3, r3, #1
 800238a:	2203      	movs	r2, #3
 800238c:	fa02 f303 	lsl.w	r3, r2, r3
 8002390:	43db      	mvns	r3, r3
 8002392:	693a      	ldr	r2, [r7, #16]
 8002394:	4013      	ands	r3, r2
 8002396:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2));
 8002398:	683b      	ldr	r3, [r7, #0]
 800239a:	689a      	ldr	r2, [r3, #8]
 800239c:	697b      	ldr	r3, [r7, #20]
 800239e:	005b      	lsls	r3, r3, #1
 80023a0:	fa02 f303 	lsl.w	r3, r2, r3
 80023a4:	693a      	ldr	r2, [r7, #16]
 80023a6:	4313      	orrs	r3, r2
 80023a8:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	693a      	ldr	r2, [r7, #16]
 80023ae:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80023b0:	683b      	ldr	r3, [r7, #0]
 80023b2:	685b      	ldr	r3, [r3, #4]
 80023b4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80023b8:	2b00      	cmp	r3, #0
 80023ba:	f000 80ac 	beq.w	8002516 <HAL_GPIO_Init+0x312>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80023be:	4a5e      	ldr	r2, [pc, #376]	; (8002538 <HAL_GPIO_Init+0x334>)
 80023c0:	4b5d      	ldr	r3, [pc, #372]	; (8002538 <HAL_GPIO_Init+0x334>)
 80023c2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80023c4:	f043 0301 	orr.w	r3, r3, #1
 80023c8:	6613      	str	r3, [r2, #96]	; 0x60
 80023ca:	4b5b      	ldr	r3, [pc, #364]	; (8002538 <HAL_GPIO_Init+0x334>)
 80023cc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80023ce:	f003 0301 	and.w	r3, r3, #1
 80023d2:	60bb      	str	r3, [r7, #8]
 80023d4:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2];
 80023d6:	4a59      	ldr	r2, [pc, #356]	; (800253c <HAL_GPIO_Init+0x338>)
 80023d8:	697b      	ldr	r3, [r7, #20]
 80023da:	089b      	lsrs	r3, r3, #2
 80023dc:	3302      	adds	r3, #2
 80023de:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80023e2:	613b      	str	r3, [r7, #16]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 80023e4:	697b      	ldr	r3, [r7, #20]
 80023e6:	f003 0303 	and.w	r3, r3, #3
 80023ea:	009b      	lsls	r3, r3, #2
 80023ec:	220f      	movs	r2, #15
 80023ee:	fa02 f303 	lsl.w	r3, r2, r3
 80023f2:	43db      	mvns	r3, r3
 80023f4:	693a      	ldr	r2, [r7, #16]
 80023f6:	4013      	ands	r3, r2
 80023f8:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4 * (position & 0x03)));
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8002400:	d025      	beq.n	800244e <HAL_GPIO_Init+0x24a>
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	4a4e      	ldr	r2, [pc, #312]	; (8002540 <HAL_GPIO_Init+0x33c>)
 8002406:	4293      	cmp	r3, r2
 8002408:	d01f      	beq.n	800244a <HAL_GPIO_Init+0x246>
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	4a4d      	ldr	r2, [pc, #308]	; (8002544 <HAL_GPIO_Init+0x340>)
 800240e:	4293      	cmp	r3, r2
 8002410:	d019      	beq.n	8002446 <HAL_GPIO_Init+0x242>
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	4a4c      	ldr	r2, [pc, #304]	; (8002548 <HAL_GPIO_Init+0x344>)
 8002416:	4293      	cmp	r3, r2
 8002418:	d013      	beq.n	8002442 <HAL_GPIO_Init+0x23e>
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	4a4b      	ldr	r2, [pc, #300]	; (800254c <HAL_GPIO_Init+0x348>)
 800241e:	4293      	cmp	r3, r2
 8002420:	d00d      	beq.n	800243e <HAL_GPIO_Init+0x23a>
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	4a4a      	ldr	r2, [pc, #296]	; (8002550 <HAL_GPIO_Init+0x34c>)
 8002426:	4293      	cmp	r3, r2
 8002428:	d007      	beq.n	800243a <HAL_GPIO_Init+0x236>
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	4a49      	ldr	r2, [pc, #292]	; (8002554 <HAL_GPIO_Init+0x350>)
 800242e:	4293      	cmp	r3, r2
 8002430:	d101      	bne.n	8002436 <HAL_GPIO_Init+0x232>
 8002432:	2306      	movs	r3, #6
 8002434:	e00c      	b.n	8002450 <HAL_GPIO_Init+0x24c>
 8002436:	2307      	movs	r3, #7
 8002438:	e00a      	b.n	8002450 <HAL_GPIO_Init+0x24c>
 800243a:	2305      	movs	r3, #5
 800243c:	e008      	b.n	8002450 <HAL_GPIO_Init+0x24c>
 800243e:	2304      	movs	r3, #4
 8002440:	e006      	b.n	8002450 <HAL_GPIO_Init+0x24c>
 8002442:	2303      	movs	r3, #3
 8002444:	e004      	b.n	8002450 <HAL_GPIO_Init+0x24c>
 8002446:	2302      	movs	r3, #2
 8002448:	e002      	b.n	8002450 <HAL_GPIO_Init+0x24c>
 800244a:	2301      	movs	r3, #1
 800244c:	e000      	b.n	8002450 <HAL_GPIO_Init+0x24c>
 800244e:	2300      	movs	r3, #0
 8002450:	697a      	ldr	r2, [r7, #20]
 8002452:	f002 0203 	and.w	r2, r2, #3
 8002456:	0092      	lsls	r2, r2, #2
 8002458:	4093      	lsls	r3, r2
 800245a:	693a      	ldr	r2, [r7, #16]
 800245c:	4313      	orrs	r3, r2
 800245e:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2] = temp;
 8002460:	4936      	ldr	r1, [pc, #216]	; (800253c <HAL_GPIO_Init+0x338>)
 8002462:	697b      	ldr	r3, [r7, #20]
 8002464:	089b      	lsrs	r3, r3, #2
 8002466:	3302      	adds	r3, #2
 8002468:	693a      	ldr	r2, [r7, #16]
 800246a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 800246e:	4b3a      	ldr	r3, [pc, #232]	; (8002558 <HAL_GPIO_Init+0x354>)
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8002474:	68fb      	ldr	r3, [r7, #12]
 8002476:	43db      	mvns	r3, r3
 8002478:	693a      	ldr	r2, [r7, #16]
 800247a:	4013      	ands	r3, r2
 800247c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800247e:	683b      	ldr	r3, [r7, #0]
 8002480:	685b      	ldr	r3, [r3, #4]
 8002482:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002486:	2b00      	cmp	r3, #0
 8002488:	d003      	beq.n	8002492 <HAL_GPIO_Init+0x28e>
        {
          temp |= iocurrent;
 800248a:	693a      	ldr	r2, [r7, #16]
 800248c:	68fb      	ldr	r3, [r7, #12]
 800248e:	4313      	orrs	r3, r2
 8002490:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002492:	4a31      	ldr	r2, [pc, #196]	; (8002558 <HAL_GPIO_Init+0x354>)
 8002494:	693b      	ldr	r3, [r7, #16]
 8002496:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 8002498:	4b2f      	ldr	r3, [pc, #188]	; (8002558 <HAL_GPIO_Init+0x354>)
 800249a:	685b      	ldr	r3, [r3, #4]
 800249c:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 800249e:	68fb      	ldr	r3, [r7, #12]
 80024a0:	43db      	mvns	r3, r3
 80024a2:	693a      	ldr	r2, [r7, #16]
 80024a4:	4013      	ands	r3, r2
 80024a6:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80024a8:	683b      	ldr	r3, [r7, #0]
 80024aa:	685b      	ldr	r3, [r3, #4]
 80024ac:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80024b0:	2b00      	cmp	r3, #0
 80024b2:	d003      	beq.n	80024bc <HAL_GPIO_Init+0x2b8>
        {
          temp |= iocurrent;
 80024b4:	693a      	ldr	r2, [r7, #16]
 80024b6:	68fb      	ldr	r3, [r7, #12]
 80024b8:	4313      	orrs	r3, r2
 80024ba:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80024bc:	4a26      	ldr	r2, [pc, #152]	; (8002558 <HAL_GPIO_Init+0x354>)
 80024be:	693b      	ldr	r3, [r7, #16]
 80024c0:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80024c2:	4b25      	ldr	r3, [pc, #148]	; (8002558 <HAL_GPIO_Init+0x354>)
 80024c4:	689b      	ldr	r3, [r3, #8]
 80024c6:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80024c8:	68fb      	ldr	r3, [r7, #12]
 80024ca:	43db      	mvns	r3, r3
 80024cc:	693a      	ldr	r2, [r7, #16]
 80024ce:	4013      	ands	r3, r2
 80024d0:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80024d2:	683b      	ldr	r3, [r7, #0]
 80024d4:	685b      	ldr	r3, [r3, #4]
 80024d6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80024da:	2b00      	cmp	r3, #0
 80024dc:	d003      	beq.n	80024e6 <HAL_GPIO_Init+0x2e2>
        {
          temp |= iocurrent;
 80024de:	693a      	ldr	r2, [r7, #16]
 80024e0:	68fb      	ldr	r3, [r7, #12]
 80024e2:	4313      	orrs	r3, r2
 80024e4:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80024e6:	4a1c      	ldr	r2, [pc, #112]	; (8002558 <HAL_GPIO_Init+0x354>)
 80024e8:	693b      	ldr	r3, [r7, #16]
 80024ea:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80024ec:	4b1a      	ldr	r3, [pc, #104]	; (8002558 <HAL_GPIO_Init+0x354>)
 80024ee:	68db      	ldr	r3, [r3, #12]
 80024f0:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80024f2:	68fb      	ldr	r3, [r7, #12]
 80024f4:	43db      	mvns	r3, r3
 80024f6:	693a      	ldr	r2, [r7, #16]
 80024f8:	4013      	ands	r3, r2
 80024fa:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80024fc:	683b      	ldr	r3, [r7, #0]
 80024fe:	685b      	ldr	r3, [r3, #4]
 8002500:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002504:	2b00      	cmp	r3, #0
 8002506:	d003      	beq.n	8002510 <HAL_GPIO_Init+0x30c>
        {
          temp |= iocurrent;
 8002508:	693a      	ldr	r2, [r7, #16]
 800250a:	68fb      	ldr	r3, [r7, #12]
 800250c:	4313      	orrs	r3, r2
 800250e:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002510:	4a11      	ldr	r2, [pc, #68]	; (8002558 <HAL_GPIO_Init+0x354>)
 8002512:	693b      	ldr	r3, [r7, #16]
 8002514:	60d3      	str	r3, [r2, #12]
      }
    }
    
    position++;
 8002516:	697b      	ldr	r3, [r7, #20]
 8002518:	3301      	adds	r3, #1
 800251a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != RESET)
 800251c:	683b      	ldr	r3, [r7, #0]
 800251e:	681a      	ldr	r2, [r3, #0]
 8002520:	697b      	ldr	r3, [r7, #20]
 8002522:	fa22 f303 	lsr.w	r3, r2, r3
 8002526:	2b00      	cmp	r3, #0
 8002528:	f47f ae78 	bne.w	800221c <HAL_GPIO_Init+0x18>
  }
}
 800252c:	bf00      	nop
 800252e:	371c      	adds	r7, #28
 8002530:	46bd      	mov	sp, r7
 8002532:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002536:	4770      	bx	lr
 8002538:	40021000 	.word	0x40021000
 800253c:	40010000 	.word	0x40010000
 8002540:	48000400 	.word	0x48000400
 8002544:	48000800 	.word	0x48000800
 8002548:	48000c00 	.word	0x48000c00
 800254c:	48001000 	.word	0x48001000
 8002550:	48001400 	.word	0x48001400
 8002554:	48001800 	.word	0x48001800
 8002558:	40010400 	.word	0x40010400

0800255c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800255c:	b480      	push	{r7}
 800255e:	b085      	sub	sp, #20
 8002560:	af00      	add	r7, sp, #0
 8002562:	6078      	str	r0, [r7, #4]
 8002564:	460b      	mov	r3, r1
 8002566:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	691a      	ldr	r2, [r3, #16]
 800256c:	887b      	ldrh	r3, [r7, #2]
 800256e:	4013      	ands	r3, r2
 8002570:	2b00      	cmp	r3, #0
 8002572:	d002      	beq.n	800257a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002574:	2301      	movs	r3, #1
 8002576:	73fb      	strb	r3, [r7, #15]
 8002578:	e001      	b.n	800257e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800257a:	2300      	movs	r3, #0
 800257c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800257e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002580:	4618      	mov	r0, r3
 8002582:	3714      	adds	r7, #20
 8002584:	46bd      	mov	sp, r7
 8002586:	f85d 7b04 	ldr.w	r7, [sp], #4
 800258a:	4770      	bx	lr

0800258c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800258c:	b480      	push	{r7}
 800258e:	b083      	sub	sp, #12
 8002590:	af00      	add	r7, sp, #0
 8002592:	6078      	str	r0, [r7, #4]
 8002594:	460b      	mov	r3, r1
 8002596:	807b      	strh	r3, [r7, #2]
 8002598:	4613      	mov	r3, r2
 800259a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800259c:	787b      	ldrb	r3, [r7, #1]
 800259e:	2b00      	cmp	r3, #0
 80025a0:	d003      	beq.n	80025aa <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80025a2:	887a      	ldrh	r2, [r7, #2]
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80025a8:	e002      	b.n	80025b0 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80025aa:	887a      	ldrh	r2, [r7, #2]
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	629a      	str	r2, [r3, #40]	; 0x28
}
 80025b0:	bf00      	nop
 80025b2:	370c      	adds	r7, #12
 80025b4:	46bd      	mov	sp, r7
 80025b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ba:	4770      	bx	lr

080025bc <HAL_LCD_Init>:
  * @note   This function can be used only when the LCD is disabled.
  * @param  hlcd: LCD handle
  * @retval None
  */
HAL_StatusTypeDef HAL_LCD_Init(LCD_HandleTypeDef *hlcd)
{
 80025bc:	b580      	push	{r7, lr}
 80025be:	b084      	sub	sp, #16
 80025c0:	af00      	add	r7, sp, #0
 80025c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0x00;
 80025c4:	2300      	movs	r3, #0
 80025c6:	60bb      	str	r3, [r7, #8]
  uint32_t counter = 0;
 80025c8:	2300      	movs	r3, #0
 80025ca:	60fb      	str	r3, [r7, #12]

  /* Check the LCD handle allocation */
  if(hlcd == NULL)
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	2b00      	cmp	r3, #0
 80025d0:	d101      	bne.n	80025d6 <HAL_LCD_Init+0x1a>
  {
    return HAL_ERROR;
 80025d2:	2301      	movs	r3, #1
 80025d4:	e0a8      	b.n	8002728 <HAL_LCD_Init+0x16c>
  assert_param(IS_LCD_CONTRAST(hlcd->Init.Contrast));
  assert_param(IS_LCD_BLINK_FREQUENCY(hlcd->Init.BlinkFrequency));
  assert_param(IS_LCD_BLINK_MODE(hlcd->Init.BlinkMode));
  assert_param(IS_LCD_MUX_SEGMENT(hlcd->Init.MuxSegment));

  if(hlcd->State == HAL_LCD_STATE_RESET)
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80025dc:	b2db      	uxtb	r3, r3
 80025de:	2b00      	cmp	r3, #0
 80025e0:	d106      	bne.n	80025f0 <HAL_LCD_Init+0x34>
  {
    /* Allocate lock resource and initialize it */
    hlcd->Lock = HAL_UNLOCKED;
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	2200      	movs	r2, #0
 80025e6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize the low level hardware (MSP) */
    HAL_LCD_MspInit(hlcd);
 80025ea:	6878      	ldr	r0, [r7, #4]
 80025ec:	f000 f8a2 	bl	8002734 <HAL_LCD_MspInit>
  }

  hlcd->State = HAL_LCD_STATE_BUSY;
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	2202      	movs	r2, #2
 80025f4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Disable the peripheral */
  __HAL_LCD_DISABLE(hlcd);
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	687a      	ldr	r2, [r7, #4]
 80025fe:	6812      	ldr	r2, [r2, #0]
 8002600:	6812      	ldr	r2, [r2, #0]
 8002602:	f022 0201 	bic.w	r2, r2, #1
 8002606:	601a      	str	r2, [r3, #0]

  /* Clear the LCD_RAM registers and enable the display request by setting the UDR bit
     in the LCD_SR register */
  for(counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER15; counter++)
 8002608:	2300      	movs	r3, #0
 800260a:	60fb      	str	r3, [r7, #12]
 800260c:	e00a      	b.n	8002624 <HAL_LCD_Init+0x68>
  {
    hlcd->Instance->RAM[counter] = 0;
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	681a      	ldr	r2, [r3, #0]
 8002612:	68fb      	ldr	r3, [r7, #12]
 8002614:	3304      	adds	r3, #4
 8002616:	009b      	lsls	r3, r3, #2
 8002618:	4413      	add	r3, r2
 800261a:	2200      	movs	r2, #0
 800261c:	605a      	str	r2, [r3, #4]
  for(counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER15; counter++)
 800261e:	68fb      	ldr	r3, [r7, #12]
 8002620:	3301      	adds	r3, #1
 8002622:	60fb      	str	r3, [r7, #12]
 8002624:	68fb      	ldr	r3, [r7, #12]
 8002626:	2b0f      	cmp	r3, #15
 8002628:	d9f1      	bls.n	800260e <HAL_LCD_Init+0x52>
  }
  /* Enable the display request */
  hlcd->Instance->SR |= LCD_SR_UDR;
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	687a      	ldr	r2, [r7, #4]
 8002630:	6812      	ldr	r2, [r2, #0]
 8002632:	6892      	ldr	r2, [r2, #8]
 8002634:	f042 0204 	orr.w	r2, r2, #4
 8002638:	609a      	str	r2, [r3, #8]
     Set BLINKF[2:0] bits according to hlcd->Init.BlinkFrequency value
     Set DEAD[2:0] bits according to hlcd->Init.DeadTime value
     Set PON[2:0] bits according to hlcd->Init.PulseOnDuration value
     Set CC[2:0] bits according to hlcd->Init.Contrast value
     Set HD bit according to hlcd->Init.HighDrive value */
   MODIFY_REG(hlcd->Instance->FCR, \
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	681a      	ldr	r2, [r3, #0]
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	6859      	ldr	r1, [r3, #4]
 8002644:	4b3a      	ldr	r3, [pc, #232]	; (8002730 <HAL_LCD_Init+0x174>)
 8002646:	400b      	ands	r3, r1
 8002648:	6879      	ldr	r1, [r7, #4]
 800264a:	6848      	ldr	r0, [r1, #4]
 800264c:	6879      	ldr	r1, [r7, #4]
 800264e:	6889      	ldr	r1, [r1, #8]
 8002650:	4308      	orrs	r0, r1
 8002652:	6879      	ldr	r1, [r7, #4]
 8002654:	6a89      	ldr	r1, [r1, #40]	; 0x28
 8002656:	4308      	orrs	r0, r1
 8002658:	6879      	ldr	r1, [r7, #4]
 800265a:	6ac9      	ldr	r1, [r1, #44]	; 0x2c
 800265c:	4308      	orrs	r0, r1
 800265e:	6879      	ldr	r1, [r7, #4]
 8002660:	69c9      	ldr	r1, [r1, #28]
 8002662:	4308      	orrs	r0, r1
 8002664:	6879      	ldr	r1, [r7, #4]
 8002666:	6a09      	ldr	r1, [r1, #32]
 8002668:	4308      	orrs	r0, r1
 800266a:	6879      	ldr	r1, [r7, #4]
 800266c:	6989      	ldr	r1, [r1, #24]
 800266e:	4308      	orrs	r0, r1
 8002670:	6879      	ldr	r1, [r7, #4]
 8002672:	6a49      	ldr	r1, [r1, #36]	; 0x24
 8002674:	4301      	orrs	r1, r0
 8002676:	430b      	orrs	r3, r1
 8002678:	6053      	str	r3, [r2, #4]
       hlcd->Init.DeadTime | hlcd->Init.PulseOnDuration | hlcd->Init.Contrast | hlcd->Init.HighDrive));

  /* Wait until LCD Frame Control Register Synchronization flag (FCRSF) is set in the LCD_SR register
     This bit is set by hardware each time the LCD_FCR register is updated in the LCDCLK
     domain. It is cleared by hardware when writing to the LCD_FCR register.*/
  LCD_WaitForSynchro(hlcd);
 800267a:	6878      	ldr	r0, [r7, #4]
 800267c:	f000 f958 	bl	8002930 <LCD_WaitForSynchro>
  /* Configure the LCD Duty, Bias, Voltage Source, Dead Time, Pulse On Duration and Contrast:
     Set DUTY[2:0] bits according to hlcd->Init.Duty value
     Set BIAS[1:0] bits according to hlcd->Init.Bias value
     Set VSEL bit according to hlcd->Init.VoltageSource value
     Set MUX_SEG bit according to hlcd->Init.MuxSegment value */
  MODIFY_REG(hlcd->Instance->CR, \
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	687a      	ldr	r2, [r7, #4]
 8002686:	6812      	ldr	r2, [r2, #0]
 8002688:	6812      	ldr	r2, [r2, #0]
 800268a:	f022 01fe 	bic.w	r1, r2, #254	; 0xfe
 800268e:	687a      	ldr	r2, [r7, #4]
 8002690:	68d0      	ldr	r0, [r2, #12]
 8002692:	687a      	ldr	r2, [r7, #4]
 8002694:	6912      	ldr	r2, [r2, #16]
 8002696:	4310      	orrs	r0, r2
 8002698:	687a      	ldr	r2, [r7, #4]
 800269a:	6952      	ldr	r2, [r2, #20]
 800269c:	4310      	orrs	r0, r2
 800269e:	687a      	ldr	r2, [r7, #4]
 80026a0:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80026a2:	4302      	orrs	r2, r0
 80026a4:	430a      	orrs	r2, r1
 80026a6:	601a      	str	r2, [r3, #0]
    (LCD_CR_DUTY | LCD_CR_BIAS | LCD_CR_VSEL | LCD_CR_MUX_SEG), \
    (hlcd->Init.Duty | hlcd->Init.Bias | hlcd->Init.VoltageSource | hlcd->Init.MuxSegment));

  /* Enable the peripheral */
  __HAL_LCD_ENABLE(hlcd);
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	687a      	ldr	r2, [r7, #4]
 80026ae:	6812      	ldr	r2, [r2, #0]
 80026b0:	6812      	ldr	r2, [r2, #0]
 80026b2:	f042 0201 	orr.w	r2, r2, #1
 80026b6:	601a      	str	r2, [r3, #0]

  /* Get timeout */
  tickstart = HAL_GetTick();
 80026b8:	f7fe fcc6 	bl	8001048 <HAL_GetTick>
 80026bc:	60b8      	str	r0, [r7, #8]

  /* Wait Until the LCD is enabled */
  while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_ENS) == RESET)
 80026be:	e00c      	b.n	80026da <HAL_LCD_Init+0x11e>
  {
    if((HAL_GetTick() - tickstart ) > LCD_TIMEOUT_VALUE)
 80026c0:	f7fe fcc2 	bl	8001048 <HAL_GetTick>
 80026c4:	4602      	mov	r2, r0
 80026c6:	68bb      	ldr	r3, [r7, #8]
 80026c8:	1ad3      	subs	r3, r2, r3
 80026ca:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80026ce:	d904      	bls.n	80026da <HAL_LCD_Init+0x11e>
    {
      hlcd->ErrorCode = HAL_LCD_ERROR_ENS;
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	2208      	movs	r2, #8
 80026d4:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_TIMEOUT;
 80026d6:	2303      	movs	r3, #3
 80026d8:	e026      	b.n	8002728 <HAL_LCD_Init+0x16c>
  while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_ENS) == RESET)
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	689b      	ldr	r3, [r3, #8]
 80026e0:	f003 0301 	and.w	r3, r3, #1
 80026e4:	2b01      	cmp	r3, #1
 80026e6:	d1eb      	bne.n	80026c0 <HAL_LCD_Init+0x104>
    }
  }

  /* Get timeout */
  tickstart = HAL_GetTick();
 80026e8:	f7fe fcae 	bl	8001048 <HAL_GetTick>
 80026ec:	60b8      	str	r0, [r7, #8]

  /*!< Wait Until the LCD Booster is ready */
  while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_RDY) == RESET)
 80026ee:	e00c      	b.n	800270a <HAL_LCD_Init+0x14e>
  {
    if((HAL_GetTick() - tickstart ) > LCD_TIMEOUT_VALUE)
 80026f0:	f7fe fcaa 	bl	8001048 <HAL_GetTick>
 80026f4:	4602      	mov	r2, r0
 80026f6:	68bb      	ldr	r3, [r7, #8]
 80026f8:	1ad3      	subs	r3, r2, r3
 80026fa:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80026fe:	d904      	bls.n	800270a <HAL_LCD_Init+0x14e>
    {
      hlcd->ErrorCode = HAL_LCD_ERROR_RDY;
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	2210      	movs	r2, #16
 8002704:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_TIMEOUT;
 8002706:	2303      	movs	r3, #3
 8002708:	e00e      	b.n	8002728 <HAL_LCD_Init+0x16c>
  while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_RDY) == RESET)
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	689b      	ldr	r3, [r3, #8]
 8002710:	f003 0310 	and.w	r3, r3, #16
 8002714:	2b10      	cmp	r3, #16
 8002716:	d1eb      	bne.n	80026f0 <HAL_LCD_Init+0x134>
    }
  }

  /* Initialize the LCD state */
  hlcd->ErrorCode = HAL_LCD_ERROR_NONE;
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	2200      	movs	r2, #0
 800271c:	639a      	str	r2, [r3, #56]	; 0x38
  hlcd->State= HAL_LCD_STATE_READY;
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	2201      	movs	r2, #1
 8002722:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8002726:	2300      	movs	r3, #0
}
 8002728:	4618      	mov	r0, r3
 800272a:	3710      	adds	r7, #16
 800272c:	46bd      	mov	sp, r7
 800272e:	bd80      	pop	{r7, pc}
 8002730:	fc00000e 	.word	0xfc00000e

08002734 <HAL_LCD_MspInit>:
  * @brief  Initialize the LCD MSP.
  * @param  hlcd: LCD handle
  * @retval None
  */
__weak void HAL_LCD_MspInit(LCD_HandleTypeDef *hlcd)
{
 8002734:	b480      	push	{r7}
 8002736:	b083      	sub	sp, #12
 8002738:	af00      	add	r7, sp, #0
 800273a:	6078      	str	r0, [r7, #4]
  UNUSED(hlcd);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_LCD_MspInit is to be implemented in the user file
   */
}
 800273c:	bf00      	nop
 800273e:	370c      	adds	r7, #12
 8002740:	46bd      	mov	sp, r7
 8002742:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002746:	4770      	bx	lr

08002748 <HAL_LCD_Write>:
  * @param  RAMRegisterMask: specifies the LCD RAM Register Data Mask.
  * @param  Data: specifies LCD Data Value to be written.
  * @retval None
  */
HAL_StatusTypeDef HAL_LCD_Write(LCD_HandleTypeDef *hlcd, uint32_t RAMRegisterIndex, uint32_t RAMRegisterMask, uint32_t Data)
{
 8002748:	b580      	push	{r7, lr}
 800274a:	b086      	sub	sp, #24
 800274c:	af00      	add	r7, sp, #0
 800274e:	60f8      	str	r0, [r7, #12]
 8002750:	60b9      	str	r1, [r7, #8]
 8002752:	607a      	str	r2, [r7, #4]
 8002754:	603b      	str	r3, [r7, #0]
  uint32_t tickstart = 0x00;
 8002756:	2300      	movs	r3, #0
 8002758:	617b      	str	r3, [r7, #20]

  if((hlcd->State == HAL_LCD_STATE_READY) || (hlcd->State == HAL_LCD_STATE_BUSY))
 800275a:	68fb      	ldr	r3, [r7, #12]
 800275c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002760:	b2db      	uxtb	r3, r3
 8002762:	2b01      	cmp	r3, #1
 8002764:	d005      	beq.n	8002772 <HAL_LCD_Write+0x2a>
 8002766:	68fb      	ldr	r3, [r7, #12]
 8002768:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800276c:	b2db      	uxtb	r3, r3
 800276e:	2b02      	cmp	r3, #2
 8002770:	d144      	bne.n	80027fc <HAL_LCD_Write+0xb4>
  {
    /* Check the parameters */
    assert_param(IS_LCD_RAM_REGISTER(RAMRegisterIndex));

    if(hlcd->State == HAL_LCD_STATE_READY)
 8002772:	68fb      	ldr	r3, [r7, #12]
 8002774:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002778:	b2db      	uxtb	r3, r3
 800277a:	2b01      	cmp	r3, #1
 800277c:	d12a      	bne.n	80027d4 <HAL_LCD_Write+0x8c>
    {
      /* Process Locked */
      __HAL_LOCK(hlcd);
 800277e:	68fb      	ldr	r3, [r7, #12]
 8002780:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8002784:	2b01      	cmp	r3, #1
 8002786:	d101      	bne.n	800278c <HAL_LCD_Write+0x44>
 8002788:	2302      	movs	r3, #2
 800278a:	e038      	b.n	80027fe <HAL_LCD_Write+0xb6>
 800278c:	68fb      	ldr	r3, [r7, #12]
 800278e:	2201      	movs	r2, #1
 8002790:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hlcd->State = HAL_LCD_STATE_BUSY;
 8002794:	68fb      	ldr	r3, [r7, #12]
 8002796:	2202      	movs	r2, #2
 8002798:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Get timeout */
      tickstart = HAL_GetTick();
 800279c:	f7fe fc54 	bl	8001048 <HAL_GetTick>
 80027a0:	6178      	str	r0, [r7, #20]

      /*!< Wait Until the LCD is ready */
      while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDR) != RESET)
 80027a2:	e010      	b.n	80027c6 <HAL_LCD_Write+0x7e>
      {
        if((HAL_GetTick() - tickstart ) > LCD_TIMEOUT_VALUE)
 80027a4:	f7fe fc50 	bl	8001048 <HAL_GetTick>
 80027a8:	4602      	mov	r2, r0
 80027aa:	697b      	ldr	r3, [r7, #20]
 80027ac:	1ad3      	subs	r3, r2, r3
 80027ae:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80027b2:	d908      	bls.n	80027c6 <HAL_LCD_Write+0x7e>
        {
          hlcd->ErrorCode = HAL_LCD_ERROR_UDR;
 80027b4:	68fb      	ldr	r3, [r7, #12]
 80027b6:	2202      	movs	r2, #2
 80027b8:	639a      	str	r2, [r3, #56]	; 0x38

          /* Process Unlocked */
          __HAL_UNLOCK(hlcd);
 80027ba:	68fb      	ldr	r3, [r7, #12]
 80027bc:	2200      	movs	r2, #0
 80027be:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          return HAL_TIMEOUT;
 80027c2:	2303      	movs	r3, #3
 80027c4:	e01b      	b.n	80027fe <HAL_LCD_Write+0xb6>
      while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDR) != RESET)
 80027c6:	68fb      	ldr	r3, [r7, #12]
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	689b      	ldr	r3, [r3, #8]
 80027cc:	f003 0304 	and.w	r3, r3, #4
 80027d0:	2b04      	cmp	r3, #4
 80027d2:	d0e7      	beq.n	80027a4 <HAL_LCD_Write+0x5c>
        }
      }
    }

    /* Copy the new Data bytes to LCD RAM register */
    MODIFY_REG(hlcd->Instance->RAM[RAMRegisterIndex], ~(RAMRegisterMask), Data);
 80027d4:	68fb      	ldr	r3, [r7, #12]
 80027d6:	6819      	ldr	r1, [r3, #0]
 80027d8:	68fb      	ldr	r3, [r7, #12]
 80027da:	681a      	ldr	r2, [r3, #0]
 80027dc:	68bb      	ldr	r3, [r7, #8]
 80027de:	3304      	adds	r3, #4
 80027e0:	009b      	lsls	r3, r3, #2
 80027e2:	4413      	add	r3, r2
 80027e4:	685a      	ldr	r2, [r3, #4]
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	401a      	ands	r2, r3
 80027ea:	683b      	ldr	r3, [r7, #0]
 80027ec:	431a      	orrs	r2, r3
 80027ee:	68bb      	ldr	r3, [r7, #8]
 80027f0:	3304      	adds	r3, #4
 80027f2:	009b      	lsls	r3, r3, #2
 80027f4:	440b      	add	r3, r1
 80027f6:	605a      	str	r2, [r3, #4]

    return HAL_OK;
 80027f8:	2300      	movs	r3, #0
 80027fa:	e000      	b.n	80027fe <HAL_LCD_Write+0xb6>
  }
  else
  {
    return HAL_ERROR;
 80027fc:	2301      	movs	r3, #1
  }
}
 80027fe:	4618      	mov	r0, r3
 8002800:	3718      	adds	r7, #24
 8002802:	46bd      	mov	sp, r7
 8002804:	bd80      	pop	{r7, pc}

08002806 <HAL_LCD_Clear>:
  * @brief Clear the LCD RAM registers.
  * @param hlcd: LCD handle
  * @retval None
  */
HAL_StatusTypeDef HAL_LCD_Clear(LCD_HandleTypeDef *hlcd)
{
 8002806:	b580      	push	{r7, lr}
 8002808:	b084      	sub	sp, #16
 800280a:	af00      	add	r7, sp, #0
 800280c:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0x00;
 800280e:	2300      	movs	r3, #0
 8002810:	60bb      	str	r3, [r7, #8]
  uint32_t counter = 0;
 8002812:	2300      	movs	r3, #0
 8002814:	60fb      	str	r3, [r7, #12]

  if((hlcd->State == HAL_LCD_STATE_READY) || (hlcd->State == HAL_LCD_STATE_BUSY))
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800281c:	b2db      	uxtb	r3, r3
 800281e:	2b01      	cmp	r3, #1
 8002820:	d005      	beq.n	800282e <HAL_LCD_Clear+0x28>
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002828:	b2db      	uxtb	r3, r3
 800282a:	2b02      	cmp	r3, #2
 800282c:	d140      	bne.n	80028b0 <HAL_LCD_Clear+0xaa>
  {
    /* Process Locked */
    __HAL_LOCK(hlcd);
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8002834:	2b01      	cmp	r3, #1
 8002836:	d101      	bne.n	800283c <HAL_LCD_Clear+0x36>
 8002838:	2302      	movs	r3, #2
 800283a:	e03a      	b.n	80028b2 <HAL_LCD_Clear+0xac>
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	2201      	movs	r2, #1
 8002840:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    hlcd->State = HAL_LCD_STATE_BUSY;
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	2202      	movs	r2, #2
 8002848:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Get timeout */
    tickstart = HAL_GetTick();
 800284c:	f7fe fbfc 	bl	8001048 <HAL_GetTick>
 8002850:	60b8      	str	r0, [r7, #8]

    /*!< Wait Until the LCD is ready */
    while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDR) != RESET)
 8002852:	e010      	b.n	8002876 <HAL_LCD_Clear+0x70>
    {
      if((HAL_GetTick() - tickstart ) > LCD_TIMEOUT_VALUE)
 8002854:	f7fe fbf8 	bl	8001048 <HAL_GetTick>
 8002858:	4602      	mov	r2, r0
 800285a:	68bb      	ldr	r3, [r7, #8]
 800285c:	1ad3      	subs	r3, r2, r3
 800285e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002862:	d908      	bls.n	8002876 <HAL_LCD_Clear+0x70>
      {
        hlcd->ErrorCode = HAL_LCD_ERROR_UDR;
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	2202      	movs	r2, #2
 8002868:	639a      	str	r2, [r3, #56]	; 0x38

        /* Process Unlocked */
        __HAL_UNLOCK(hlcd);
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	2200      	movs	r2, #0
 800286e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        return HAL_TIMEOUT;
 8002872:	2303      	movs	r3, #3
 8002874:	e01d      	b.n	80028b2 <HAL_LCD_Clear+0xac>
    while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDR) != RESET)
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	689b      	ldr	r3, [r3, #8]
 800287c:	f003 0304 	and.w	r3, r3, #4
 8002880:	2b04      	cmp	r3, #4
 8002882:	d0e7      	beq.n	8002854 <HAL_LCD_Clear+0x4e>
      }
    }
    /* Clear the LCD_RAM registers */
    for(counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER15; counter++)
 8002884:	2300      	movs	r3, #0
 8002886:	60fb      	str	r3, [r7, #12]
 8002888:	e00a      	b.n	80028a0 <HAL_LCD_Clear+0x9a>
    {
      hlcd->Instance->RAM[counter] = 0;
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	681a      	ldr	r2, [r3, #0]
 800288e:	68fb      	ldr	r3, [r7, #12]
 8002890:	3304      	adds	r3, #4
 8002892:	009b      	lsls	r3, r3, #2
 8002894:	4413      	add	r3, r2
 8002896:	2200      	movs	r2, #0
 8002898:	605a      	str	r2, [r3, #4]
    for(counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER15; counter++)
 800289a:	68fb      	ldr	r3, [r7, #12]
 800289c:	3301      	adds	r3, #1
 800289e:	60fb      	str	r3, [r7, #12]
 80028a0:	68fb      	ldr	r3, [r7, #12]
 80028a2:	2b0f      	cmp	r3, #15
 80028a4:	d9f1      	bls.n	800288a <HAL_LCD_Clear+0x84>
    }

    /* Update the LCD display */
    HAL_LCD_UpdateDisplayRequest(hlcd);
 80028a6:	6878      	ldr	r0, [r7, #4]
 80028a8:	f000 f807 	bl	80028ba <HAL_LCD_UpdateDisplayRequest>

    return HAL_OK;
 80028ac:	2300      	movs	r3, #0
 80028ae:	e000      	b.n	80028b2 <HAL_LCD_Clear+0xac>
  }
  else
  {
    return HAL_ERROR;
 80028b0:	2301      	movs	r3, #1
  }
}
 80028b2:	4618      	mov	r0, r3
 80028b4:	3710      	adds	r7, #16
 80028b6:	46bd      	mov	sp, r7
 80028b8:	bd80      	pop	{r7, pc}

080028ba <HAL_LCD_UpdateDisplayRequest>:
  *         for which commons are active (depending on DUTY). For example if
  *         DUTY = 1/2, only the LCD_DISPLAY of COM0 and COM1 will be updated.
  * @retval None
  */
HAL_StatusTypeDef HAL_LCD_UpdateDisplayRequest(LCD_HandleTypeDef *hlcd)
{
 80028ba:	b580      	push	{r7, lr}
 80028bc:	b084      	sub	sp, #16
 80028be:	af00      	add	r7, sp, #0
 80028c0:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0x00;
 80028c2:	2300      	movs	r3, #0
 80028c4:	60fb      	str	r3, [r7, #12]

  /* Clear the Update Display Done flag before starting the update display request */
  __HAL_LCD_CLEAR_FLAG(hlcd, LCD_FLAG_UDD);
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	2208      	movs	r2, #8
 80028cc:	60da      	str	r2, [r3, #12]

  /* Enable the display request */
  hlcd->Instance->SR |= LCD_SR_UDR;
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	687a      	ldr	r2, [r7, #4]
 80028d4:	6812      	ldr	r2, [r2, #0]
 80028d6:	6892      	ldr	r2, [r2, #8]
 80028d8:	f042 0204 	orr.w	r2, r2, #4
 80028dc:	609a      	str	r2, [r3, #8]

  /* Get timeout */
  tickstart = HAL_GetTick();
 80028de:	f7fe fbb3 	bl	8001048 <HAL_GetTick>
 80028e2:	60f8      	str	r0, [r7, #12]

  /*!< Wait Until the LCD display is done */
  while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDD) == RESET)
 80028e4:	e010      	b.n	8002908 <HAL_LCD_UpdateDisplayRequest+0x4e>
  {
    if((HAL_GetTick() - tickstart ) > LCD_TIMEOUT_VALUE)
 80028e6:	f7fe fbaf 	bl	8001048 <HAL_GetTick>
 80028ea:	4602      	mov	r2, r0
 80028ec:	68fb      	ldr	r3, [r7, #12]
 80028ee:	1ad3      	subs	r3, r2, r3
 80028f0:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80028f4:	d908      	bls.n	8002908 <HAL_LCD_UpdateDisplayRequest+0x4e>
    {
      hlcd->ErrorCode = HAL_LCD_ERROR_UDD;
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	2204      	movs	r2, #4
 80028fa:	639a      	str	r2, [r3, #56]	; 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hlcd);
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	2200      	movs	r2, #0
 8002900:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      return HAL_TIMEOUT;
 8002904:	2303      	movs	r3, #3
 8002906:	e00f      	b.n	8002928 <HAL_LCD_UpdateDisplayRequest+0x6e>
  while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDD) == RESET)
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	689b      	ldr	r3, [r3, #8]
 800290e:	f003 0308 	and.w	r3, r3, #8
 8002912:	2b08      	cmp	r3, #8
 8002914:	d1e7      	bne.n	80028e6 <HAL_LCD_UpdateDisplayRequest+0x2c>
    }
  }

  hlcd->State = HAL_LCD_STATE_READY;
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	2201      	movs	r2, #1
 800291a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Process Unlocked */
  __HAL_UNLOCK(hlcd);
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	2200      	movs	r2, #0
 8002922:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8002926:	2300      	movs	r3, #0
}
 8002928:	4618      	mov	r0, r3
 800292a:	3710      	adds	r7, #16
 800292c:	46bd      	mov	sp, r7
 800292e:	bd80      	pop	{r7, pc}

08002930 <LCD_WaitForSynchro>:
  * @brief  Wait until the LCD FCR register is synchronized in the LCDCLK domain.
  *   This function must be called after any write operation to LCD_FCR register.
  * @retval None
  */
HAL_StatusTypeDef LCD_WaitForSynchro(LCD_HandleTypeDef *hlcd)
{
 8002930:	b580      	push	{r7, lr}
 8002932:	b084      	sub	sp, #16
 8002934:	af00      	add	r7, sp, #0
 8002936:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0x00;
 8002938:	2300      	movs	r3, #0
 800293a:	60fb      	str	r3, [r7, #12]

  /* Get timeout */
  tickstart = HAL_GetTick();
 800293c:	f7fe fb84 	bl	8001048 <HAL_GetTick>
 8002940:	60f8      	str	r0, [r7, #12]

  /* Loop until FCRSF flag is set */
  while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_FCRSF) == RESET)
 8002942:	e00c      	b.n	800295e <LCD_WaitForSynchro+0x2e>
  {
    if((HAL_GetTick() - tickstart ) > LCD_TIMEOUT_VALUE)
 8002944:	f7fe fb80 	bl	8001048 <HAL_GetTick>
 8002948:	4602      	mov	r2, r0
 800294a:	68fb      	ldr	r3, [r7, #12]
 800294c:	1ad3      	subs	r3, r2, r3
 800294e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002952:	d904      	bls.n	800295e <LCD_WaitForSynchro+0x2e>
    {
      hlcd->ErrorCode = HAL_LCD_ERROR_FCRSF;
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	2201      	movs	r2, #1
 8002958:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_TIMEOUT;
 800295a:	2303      	movs	r3, #3
 800295c:	e007      	b.n	800296e <LCD_WaitForSynchro+0x3e>
  while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_FCRSF) == RESET)
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	689b      	ldr	r3, [r3, #8]
 8002964:	f003 0320 	and.w	r3, r3, #32
 8002968:	2b20      	cmp	r3, #32
 800296a:	d1eb      	bne.n	8002944 <LCD_WaitForSynchro+0x14>
    }
  }

  return HAL_OK;
 800296c:	2300      	movs	r3, #0
}
 800296e:	4618      	mov	r0, r3
 8002970:	3710      	adds	r7, #16
 8002972:	46bd      	mov	sp, r7
 8002974:	bd80      	pop	{r7, pc}

08002976 <HAL_MspInit>:
  * @brief  Initialize the Global MSP.
  * @param  None
  * @retval None
  */
void HAL_MspInit(void)
{
 8002976:	b480      	push	{r7}
 8002978:	af00      	add	r7, sp, #0
  /* NOTE : This function is generated automatically by STM32CubeMX and eventually  
            modified by the user
   */ 
}
 800297a:	bf00      	nop
 800297c:	46bd      	mov	sp, r7
 800297e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002982:	4770      	bx	lr

08002984 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_RANGE1 or PWR_REGULATOR_VOLTAGE_RANGE2 
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */  
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8002984:	b480      	push	{r7}
 8002986:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8002988:	4b04      	ldr	r3, [pc, #16]	; (800299c <HAL_PWREx_GetVoltageRange+0x18>)
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif  
}
 8002990:	4618      	mov	r0, r3
 8002992:	46bd      	mov	sp, r7
 8002994:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002998:	4770      	bx	lr
 800299a:	bf00      	nop
 800299c:	40007000 	.word	0x40007000

080029a0 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.                    
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80029a0:	b480      	push	{r7}
 80029a2:	b085      	sub	sp, #20
 80029a4:	af00      	add	r7, sp, #0
 80029a6:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index = 0;  
 80029a8:	2300      	movs	r3, #0
 80029aa:	60fb      	str	r3, [r7, #12]
  }
  
#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80029b2:	d12f      	bne.n	8002a14 <HAL_PWREx_ControlVoltageScaling+0x74>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 80029b4:	4b22      	ldr	r3, [pc, #136]	; (8002a40 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80029bc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80029c0:	d037      	beq.n	8002a32 <HAL_PWREx_ControlVoltageScaling+0x92>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80029c2:	4a1f      	ldr	r2, [pc, #124]	; (8002a40 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80029c4:	4b1e      	ldr	r3, [pc, #120]	; (8002a40 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80029cc:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80029d0:	6013      	str	r3, [r2, #0]
      
      /* Wait until VOSF is cleared */      
      wait_loop_index = (PWR_FLAG_SETTING_DELAY_US * (SystemCoreClock / 1000000));
 80029d2:	4b1c      	ldr	r3, [pc, #112]	; (8002a44 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 80029d4:	681b      	ldr	r3, [r3, #0]
 80029d6:	4a1c      	ldr	r2, [pc, #112]	; (8002a48 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 80029d8:	fba2 2303 	umull	r2, r3, r2, r3
 80029dc:	0c9b      	lsrs	r3, r3, #18
 80029de:	2232      	movs	r2, #50	; 0x32
 80029e0:	fb02 f303 	mul.w	r3, r2, r3
 80029e4:	60fb      	str	r3, [r7, #12]
      while ((wait_loop_index != 0) && (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)))
 80029e6:	e002      	b.n	80029ee <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 80029e8:	68fb      	ldr	r3, [r7, #12]
 80029ea:	3b01      	subs	r3, #1
 80029ec:	60fb      	str	r3, [r7, #12]
      while ((wait_loop_index != 0) && (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)))
 80029ee:	68fb      	ldr	r3, [r7, #12]
 80029f0:	2b00      	cmp	r3, #0
 80029f2:	d006      	beq.n	8002a02 <HAL_PWREx_ControlVoltageScaling+0x62>
 80029f4:	4b12      	ldr	r3, [pc, #72]	; (8002a40 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80029f6:	695b      	ldr	r3, [r3, #20]
 80029f8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80029fc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002a00:	d0f2      	beq.n	80029e8 <HAL_PWREx_ControlVoltageScaling+0x48>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002a02:	4b0f      	ldr	r3, [pc, #60]	; (8002a40 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002a04:	695b      	ldr	r3, [r3, #20]
 8002a06:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002a0a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002a0e:	d110      	bne.n	8002a32 <HAL_PWREx_ControlVoltageScaling+0x92>
      {
        return HAL_TIMEOUT;
 8002a10:	2303      	movs	r3, #3
 8002a12:	e00f      	b.n	8002a34 <HAL_PWREx_ControlVoltageScaling+0x94>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8002a14:	4b0a      	ldr	r3, [pc, #40]	; (8002a40 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8002a1c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002a20:	d007      	beq.n	8002a32 <HAL_PWREx_ControlVoltageScaling+0x92>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8002a22:	4a07      	ldr	r2, [pc, #28]	; (8002a40 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002a24:	4b06      	ldr	r3, [pc, #24]	; (8002a40 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8002a2c:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002a30:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif  
  
  return HAL_OK;
 8002a32:	2300      	movs	r3, #0
}  
 8002a34:	4618      	mov	r0, r3
 8002a36:	3714      	adds	r7, #20
 8002a38:	46bd      	mov	sp, r7
 8002a3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a3e:	4770      	bx	lr
 8002a40:	40007000 	.word	0x40007000
 8002a44:	2000002c 	.word	0x2000002c
 8002a48:	431bde83 	.word	0x431bde83

08002a4c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002a4c:	b580      	push	{r7, lr}
 8002a4e:	b086      	sub	sp, #24
 8002a50:	af00      	add	r7, sp, #0
 8002a52:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8002a54:	2300      	movs	r3, #0
 8002a56:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	f003 0310 	and.w	r3, r3, #16
 8002a60:	2b00      	cmp	r3, #0
 8002a62:	f000 80d0 	beq.w	8002c06 <HAL_RCC_OscConfig+0x1ba>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* When the MSI is used as system clock it will not be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_MSI) )
 8002a66:	4ba1      	ldr	r3, [pc, #644]	; (8002cec <HAL_RCC_OscConfig+0x2a0>)
 8002a68:	689b      	ldr	r3, [r3, #8]
 8002a6a:	f003 030c 	and.w	r3, r3, #12
 8002a6e:	2b00      	cmp	r3, #0
 8002a70:	d179      	bne.n	8002b66 <HAL_RCC_OscConfig+0x11a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != RESET) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002a72:	4b9e      	ldr	r3, [pc, #632]	; (8002cec <HAL_RCC_OscConfig+0x2a0>)
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	f003 0302 	and.w	r3, r3, #2
 8002a7a:	2b00      	cmp	r3, #0
 8002a7c:	d005      	beq.n	8002a8a <HAL_RCC_OscConfig+0x3e>
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	699b      	ldr	r3, [r3, #24]
 8002a82:	2b00      	cmp	r3, #0
 8002a84:	d101      	bne.n	8002a8a <HAL_RCC_OscConfig+0x3e>
      {
        return HAL_ERROR;
 8002a86:	2301      	movs	r3, #1
 8002a88:	e33c      	b.n	8003104 <HAL_RCC_OscConfig+0x6b8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	6a1a      	ldr	r2, [r3, #32]
 8002a8e:	4b97      	ldr	r3, [pc, #604]	; (8002cec <HAL_RCC_OscConfig+0x2a0>)
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	f003 0308 	and.w	r3, r3, #8
 8002a96:	2b00      	cmp	r3, #0
 8002a98:	d004      	beq.n	8002aa4 <HAL_RCC_OscConfig+0x58>
 8002a9a:	4b94      	ldr	r3, [pc, #592]	; (8002cec <HAL_RCC_OscConfig+0x2a0>)
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002aa2:	e005      	b.n	8002ab0 <HAL_RCC_OscConfig+0x64>
 8002aa4:	4b91      	ldr	r3, [pc, #580]	; (8002cec <HAL_RCC_OscConfig+0x2a0>)
 8002aa6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002aaa:	091b      	lsrs	r3, r3, #4
 8002aac:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002ab0:	429a      	cmp	r2, r3
 8002ab2:	d923      	bls.n	8002afc <HAL_RCC_OscConfig+0xb0>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	6a1b      	ldr	r3, [r3, #32]
 8002ab8:	4618      	mov	r0, r3
 8002aba:	f000 fd57 	bl	800356c <RCC_SetFlashLatencyFromMSIRange>
 8002abe:	4603      	mov	r3, r0
 8002ac0:	2b00      	cmp	r3, #0
 8002ac2:	d001      	beq.n	8002ac8 <HAL_RCC_OscConfig+0x7c>
          {
            return HAL_ERROR;
 8002ac4:	2301      	movs	r3, #1
 8002ac6:	e31d      	b.n	8003104 <HAL_RCC_OscConfig+0x6b8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002ac8:	4a88      	ldr	r2, [pc, #544]	; (8002cec <HAL_RCC_OscConfig+0x2a0>)
 8002aca:	4b88      	ldr	r3, [pc, #544]	; (8002cec <HAL_RCC_OscConfig+0x2a0>)
 8002acc:	681b      	ldr	r3, [r3, #0]
 8002ace:	f043 0308 	orr.w	r3, r3, #8
 8002ad2:	6013      	str	r3, [r2, #0]
 8002ad4:	4985      	ldr	r1, [pc, #532]	; (8002cec <HAL_RCC_OscConfig+0x2a0>)
 8002ad6:	4b85      	ldr	r3, [pc, #532]	; (8002cec <HAL_RCC_OscConfig+0x2a0>)
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	6a1b      	ldr	r3, [r3, #32]
 8002ae2:	4313      	orrs	r3, r2
 8002ae4:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002ae6:	4981      	ldr	r1, [pc, #516]	; (8002cec <HAL_RCC_OscConfig+0x2a0>)
 8002ae8:	4b80      	ldr	r3, [pc, #512]	; (8002cec <HAL_RCC_OscConfig+0x2a0>)
 8002aea:	685b      	ldr	r3, [r3, #4]
 8002aec:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	69db      	ldr	r3, [r3, #28]
 8002af4:	021b      	lsls	r3, r3, #8
 8002af6:	4313      	orrs	r3, r2
 8002af8:	604b      	str	r3, [r1, #4]
 8002afa:	e022      	b.n	8002b42 <HAL_RCC_OscConfig+0xf6>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002afc:	4a7b      	ldr	r2, [pc, #492]	; (8002cec <HAL_RCC_OscConfig+0x2a0>)
 8002afe:	4b7b      	ldr	r3, [pc, #492]	; (8002cec <HAL_RCC_OscConfig+0x2a0>)
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	f043 0308 	orr.w	r3, r3, #8
 8002b06:	6013      	str	r3, [r2, #0]
 8002b08:	4978      	ldr	r1, [pc, #480]	; (8002cec <HAL_RCC_OscConfig+0x2a0>)
 8002b0a:	4b78      	ldr	r3, [pc, #480]	; (8002cec <HAL_RCC_OscConfig+0x2a0>)
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	6a1b      	ldr	r3, [r3, #32]
 8002b16:	4313      	orrs	r3, r2
 8002b18:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002b1a:	4974      	ldr	r1, [pc, #464]	; (8002cec <HAL_RCC_OscConfig+0x2a0>)
 8002b1c:	4b73      	ldr	r3, [pc, #460]	; (8002cec <HAL_RCC_OscConfig+0x2a0>)
 8002b1e:	685b      	ldr	r3, [r3, #4]
 8002b20:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	69db      	ldr	r3, [r3, #28]
 8002b28:	021b      	lsls	r3, r3, #8
 8002b2a:	4313      	orrs	r3, r2
 8002b2c:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	6a1b      	ldr	r3, [r3, #32]
 8002b32:	4618      	mov	r0, r3
 8002b34:	f000 fd1a 	bl	800356c <RCC_SetFlashLatencyFromMSIRange>
 8002b38:	4603      	mov	r3, r0
 8002b3a:	2b00      	cmp	r3, #0
 8002b3c:	d001      	beq.n	8002b42 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_ERROR;
 8002b3e:	2301      	movs	r3, #1
 8002b40:	e2e0      	b.n	8003104 <HAL_RCC_OscConfig+0x6b8>
          }          
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002b42:	f000 fbfd 	bl	8003340 <HAL_RCC_GetSysClockFreq>
 8002b46:	4601      	mov	r1, r0
 8002b48:	4b68      	ldr	r3, [pc, #416]	; (8002cec <HAL_RCC_OscConfig+0x2a0>)
 8002b4a:	689b      	ldr	r3, [r3, #8]
 8002b4c:	091b      	lsrs	r3, r3, #4
 8002b4e:	f003 030f 	and.w	r3, r3, #15
 8002b52:	4a67      	ldr	r2, [pc, #412]	; (8002cf0 <HAL_RCC_OscConfig+0x2a4>)
 8002b54:	5cd3      	ldrb	r3, [r2, r3]
 8002b56:	fa21 f303 	lsr.w	r3, r1, r3
 8002b5a:	4a66      	ldr	r2, [pc, #408]	; (8002cf4 <HAL_RCC_OscConfig+0x2a8>)
 8002b5c:	6013      	str	r3, [r2, #0]
        
        /* Configure the source of time base considering new system clocks settings*/
        HAL_InitTick (TICK_INT_PRIORITY);
 8002b5e:	200f      	movs	r0, #15
 8002b60:	f001 fc4a 	bl	80043f8 <HAL_InitTick>
 8002b64:	e04f      	b.n	8002c06 <HAL_RCC_OscConfig+0x1ba>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	699b      	ldr	r3, [r3, #24]
 8002b6a:	2b00      	cmp	r3, #0
 8002b6c:	d032      	beq.n	8002bd4 <HAL_RCC_OscConfig+0x188>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8002b6e:	4a5f      	ldr	r2, [pc, #380]	; (8002cec <HAL_RCC_OscConfig+0x2a0>)
 8002b70:	4b5e      	ldr	r3, [pc, #376]	; (8002cec <HAL_RCC_OscConfig+0x2a0>)
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	f043 0301 	orr.w	r3, r3, #1
 8002b78:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002b7a:	f7fe fa65 	bl	8001048 <HAL_GetTick>
 8002b7e:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == RESET)
 8002b80:	e008      	b.n	8002b94 <HAL_RCC_OscConfig+0x148>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002b82:	f7fe fa61 	bl	8001048 <HAL_GetTick>
 8002b86:	4602      	mov	r2, r0
 8002b88:	693b      	ldr	r3, [r7, #16]
 8002b8a:	1ad3      	subs	r3, r2, r3
 8002b8c:	2b02      	cmp	r3, #2
 8002b8e:	d901      	bls.n	8002b94 <HAL_RCC_OscConfig+0x148>
          {
            return HAL_TIMEOUT;
 8002b90:	2303      	movs	r3, #3
 8002b92:	e2b7      	b.n	8003104 <HAL_RCC_OscConfig+0x6b8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == RESET)
 8002b94:	4b55      	ldr	r3, [pc, #340]	; (8002cec <HAL_RCC_OscConfig+0x2a0>)
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	f003 0302 	and.w	r3, r3, #2
 8002b9c:	2b00      	cmp	r3, #0
 8002b9e:	d0f0      	beq.n	8002b82 <HAL_RCC_OscConfig+0x136>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002ba0:	4a52      	ldr	r2, [pc, #328]	; (8002cec <HAL_RCC_OscConfig+0x2a0>)
 8002ba2:	4b52      	ldr	r3, [pc, #328]	; (8002cec <HAL_RCC_OscConfig+0x2a0>)
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	f043 0308 	orr.w	r3, r3, #8
 8002baa:	6013      	str	r3, [r2, #0]
 8002bac:	494f      	ldr	r1, [pc, #316]	; (8002cec <HAL_RCC_OscConfig+0x2a0>)
 8002bae:	4b4f      	ldr	r3, [pc, #316]	; (8002cec <HAL_RCC_OscConfig+0x2a0>)
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	6a1b      	ldr	r3, [r3, #32]
 8002bba:	4313      	orrs	r3, r2
 8002bbc:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002bbe:	494b      	ldr	r1, [pc, #300]	; (8002cec <HAL_RCC_OscConfig+0x2a0>)
 8002bc0:	4b4a      	ldr	r3, [pc, #296]	; (8002cec <HAL_RCC_OscConfig+0x2a0>)
 8002bc2:	685b      	ldr	r3, [r3, #4]
 8002bc4:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	69db      	ldr	r3, [r3, #28]
 8002bcc:	021b      	lsls	r3, r3, #8
 8002bce:	4313      	orrs	r3, r2
 8002bd0:	604b      	str	r3, [r1, #4]
 8002bd2:	e018      	b.n	8002c06 <HAL_RCC_OscConfig+0x1ba>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8002bd4:	4a45      	ldr	r2, [pc, #276]	; (8002cec <HAL_RCC_OscConfig+0x2a0>)
 8002bd6:	4b45      	ldr	r3, [pc, #276]	; (8002cec <HAL_RCC_OscConfig+0x2a0>)
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	f023 0301 	bic.w	r3, r3, #1
 8002bde:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002be0:	f7fe fa32 	bl	8001048 <HAL_GetTick>
 8002be4:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != RESET)
 8002be6:	e008      	b.n	8002bfa <HAL_RCC_OscConfig+0x1ae>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002be8:	f7fe fa2e 	bl	8001048 <HAL_GetTick>
 8002bec:	4602      	mov	r2, r0
 8002bee:	693b      	ldr	r3, [r7, #16]
 8002bf0:	1ad3      	subs	r3, r2, r3
 8002bf2:	2b02      	cmp	r3, #2
 8002bf4:	d901      	bls.n	8002bfa <HAL_RCC_OscConfig+0x1ae>
          {
            return HAL_TIMEOUT;
 8002bf6:	2303      	movs	r3, #3
 8002bf8:	e284      	b.n	8003104 <HAL_RCC_OscConfig+0x6b8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != RESET)
 8002bfa:	4b3c      	ldr	r3, [pc, #240]	; (8002cec <HAL_RCC_OscConfig+0x2a0>)
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	f003 0302 	and.w	r3, r3, #2
 8002c02:	2b00      	cmp	r3, #0
 8002c04:	d1f0      	bne.n	8002be8 <HAL_RCC_OscConfig+0x19c>
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	f003 0301 	and.w	r3, r3, #1
 8002c0e:	2b00      	cmp	r3, #0
 8002c10:	d07a      	beq.n	8002d08 <HAL_RCC_OscConfig+0x2bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || 
 8002c12:	4b36      	ldr	r3, [pc, #216]	; (8002cec <HAL_RCC_OscConfig+0x2a0>)
 8002c14:	689b      	ldr	r3, [r3, #8]
 8002c16:	f003 030c 	and.w	r3, r3, #12
 8002c1a:	2b08      	cmp	r3, #8
 8002c1c:	d00b      	beq.n	8002c36 <HAL_RCC_OscConfig+0x1ea>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002c1e:	4b33      	ldr	r3, [pc, #204]	; (8002cec <HAL_RCC_OscConfig+0x2a0>)
 8002c20:	689b      	ldr	r3, [r3, #8]
 8002c22:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || 
 8002c26:	2b0c      	cmp	r3, #12
 8002c28:	d111      	bne.n	8002c4e <HAL_RCC_OscConfig+0x202>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002c2a:	4b30      	ldr	r3, [pc, #192]	; (8002cec <HAL_RCC_OscConfig+0x2a0>)
 8002c2c:	68db      	ldr	r3, [r3, #12]
 8002c2e:	f003 0303 	and.w	r3, r3, #3
 8002c32:	2b03      	cmp	r3, #3
 8002c34:	d10b      	bne.n	8002c4e <HAL_RCC_OscConfig+0x202>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002c36:	4b2d      	ldr	r3, [pc, #180]	; (8002cec <HAL_RCC_OscConfig+0x2a0>)
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002c3e:	2b00      	cmp	r3, #0
 8002c40:	d061      	beq.n	8002d06 <HAL_RCC_OscConfig+0x2ba>
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	685b      	ldr	r3, [r3, #4]
 8002c46:	2b00      	cmp	r3, #0
 8002c48:	d15d      	bne.n	8002d06 <HAL_RCC_OscConfig+0x2ba>
      {
        return HAL_ERROR;
 8002c4a:	2301      	movs	r3, #1
 8002c4c:	e25a      	b.n	8003104 <HAL_RCC_OscConfig+0x6b8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	685b      	ldr	r3, [r3, #4]
 8002c52:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002c56:	d106      	bne.n	8002c66 <HAL_RCC_OscConfig+0x21a>
 8002c58:	4a24      	ldr	r2, [pc, #144]	; (8002cec <HAL_RCC_OscConfig+0x2a0>)
 8002c5a:	4b24      	ldr	r3, [pc, #144]	; (8002cec <HAL_RCC_OscConfig+0x2a0>)
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002c62:	6013      	str	r3, [r2, #0]
 8002c64:	e01d      	b.n	8002ca2 <HAL_RCC_OscConfig+0x256>
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	685b      	ldr	r3, [r3, #4]
 8002c6a:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002c6e:	d10c      	bne.n	8002c8a <HAL_RCC_OscConfig+0x23e>
 8002c70:	4a1e      	ldr	r2, [pc, #120]	; (8002cec <HAL_RCC_OscConfig+0x2a0>)
 8002c72:	4b1e      	ldr	r3, [pc, #120]	; (8002cec <HAL_RCC_OscConfig+0x2a0>)
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002c7a:	6013      	str	r3, [r2, #0]
 8002c7c:	4a1b      	ldr	r2, [pc, #108]	; (8002cec <HAL_RCC_OscConfig+0x2a0>)
 8002c7e:	4b1b      	ldr	r3, [pc, #108]	; (8002cec <HAL_RCC_OscConfig+0x2a0>)
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002c86:	6013      	str	r3, [r2, #0]
 8002c88:	e00b      	b.n	8002ca2 <HAL_RCC_OscConfig+0x256>
 8002c8a:	4a18      	ldr	r2, [pc, #96]	; (8002cec <HAL_RCC_OscConfig+0x2a0>)
 8002c8c:	4b17      	ldr	r3, [pc, #92]	; (8002cec <HAL_RCC_OscConfig+0x2a0>)
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002c94:	6013      	str	r3, [r2, #0]
 8002c96:	4a15      	ldr	r2, [pc, #84]	; (8002cec <HAL_RCC_OscConfig+0x2a0>)
 8002c98:	4b14      	ldr	r3, [pc, #80]	; (8002cec <HAL_RCC_OscConfig+0x2a0>)
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002ca0:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	685b      	ldr	r3, [r3, #4]
 8002ca6:	2b00      	cmp	r3, #0
 8002ca8:	d013      	beq.n	8002cd2 <HAL_RCC_OscConfig+0x286>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002caa:	f7fe f9cd 	bl	8001048 <HAL_GetTick>
 8002cae:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == RESET)
 8002cb0:	e008      	b.n	8002cc4 <HAL_RCC_OscConfig+0x278>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002cb2:	f7fe f9c9 	bl	8001048 <HAL_GetTick>
 8002cb6:	4602      	mov	r2, r0
 8002cb8:	693b      	ldr	r3, [r7, #16]
 8002cba:	1ad3      	subs	r3, r2, r3
 8002cbc:	2b64      	cmp	r3, #100	; 0x64
 8002cbe:	d901      	bls.n	8002cc4 <HAL_RCC_OscConfig+0x278>
          {
            return HAL_TIMEOUT;
 8002cc0:	2303      	movs	r3, #3
 8002cc2:	e21f      	b.n	8003104 <HAL_RCC_OscConfig+0x6b8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == RESET)
 8002cc4:	4b09      	ldr	r3, [pc, #36]	; (8002cec <HAL_RCC_OscConfig+0x2a0>)
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002ccc:	2b00      	cmp	r3, #0
 8002cce:	d0f0      	beq.n	8002cb2 <HAL_RCC_OscConfig+0x266>
 8002cd0:	e01a      	b.n	8002d08 <HAL_RCC_OscConfig+0x2bc>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002cd2:	f7fe f9b9 	bl	8001048 <HAL_GetTick>
 8002cd6:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != RESET)
 8002cd8:	e00e      	b.n	8002cf8 <HAL_RCC_OscConfig+0x2ac>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002cda:	f7fe f9b5 	bl	8001048 <HAL_GetTick>
 8002cde:	4602      	mov	r2, r0
 8002ce0:	693b      	ldr	r3, [r7, #16]
 8002ce2:	1ad3      	subs	r3, r2, r3
 8002ce4:	2b64      	cmp	r3, #100	; 0x64
 8002ce6:	d907      	bls.n	8002cf8 <HAL_RCC_OscConfig+0x2ac>
          {
            return HAL_TIMEOUT;
 8002ce8:	2303      	movs	r3, #3
 8002cea:	e20b      	b.n	8003104 <HAL_RCC_OscConfig+0x6b8>
 8002cec:	40021000 	.word	0x40021000
 8002cf0:	0800bd1c 	.word	0x0800bd1c
 8002cf4:	2000002c 	.word	0x2000002c
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != RESET)
 8002cf8:	4ba9      	ldr	r3, [pc, #676]	; (8002fa0 <HAL_RCC_OscConfig+0x554>)
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002d00:	2b00      	cmp	r3, #0
 8002d02:	d1ea      	bne.n	8002cda <HAL_RCC_OscConfig+0x28e>
 8002d04:	e000      	b.n	8002d08 <HAL_RCC_OscConfig+0x2bc>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002d06:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	f003 0302 	and.w	r3, r3, #2
 8002d10:	2b00      	cmp	r3, #0
 8002d12:	d069      	beq.n	8002de8 <HAL_RCC_OscConfig+0x39c>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||
 8002d14:	4ba2      	ldr	r3, [pc, #648]	; (8002fa0 <HAL_RCC_OscConfig+0x554>)
 8002d16:	689b      	ldr	r3, [r3, #8]
 8002d18:	f003 030c 	and.w	r3, r3, #12
 8002d1c:	2b04      	cmp	r3, #4
 8002d1e:	d00b      	beq.n	8002d38 <HAL_RCC_OscConfig+0x2ec>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8002d20:	4b9f      	ldr	r3, [pc, #636]	; (8002fa0 <HAL_RCC_OscConfig+0x554>)
 8002d22:	689b      	ldr	r3, [r3, #8]
 8002d24:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||
 8002d28:	2b0c      	cmp	r3, #12
 8002d2a:	d11c      	bne.n	8002d66 <HAL_RCC_OscConfig+0x31a>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8002d2c:	4b9c      	ldr	r3, [pc, #624]	; (8002fa0 <HAL_RCC_OscConfig+0x554>)
 8002d2e:	68db      	ldr	r3, [r3, #12]
 8002d30:	f003 0303 	and.w	r3, r3, #3
 8002d34:	2b02      	cmp	r3, #2
 8002d36:	d116      	bne.n	8002d66 <HAL_RCC_OscConfig+0x31a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002d38:	4b99      	ldr	r3, [pc, #612]	; (8002fa0 <HAL_RCC_OscConfig+0x554>)
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002d40:	2b00      	cmp	r3, #0
 8002d42:	d005      	beq.n	8002d50 <HAL_RCC_OscConfig+0x304>
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	68db      	ldr	r3, [r3, #12]
 8002d48:	2b00      	cmp	r3, #0
 8002d4a:	d101      	bne.n	8002d50 <HAL_RCC_OscConfig+0x304>
      {
        return HAL_ERROR;
 8002d4c:	2301      	movs	r3, #1
 8002d4e:	e1d9      	b.n	8003104 <HAL_RCC_OscConfig+0x6b8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002d50:	4993      	ldr	r1, [pc, #588]	; (8002fa0 <HAL_RCC_OscConfig+0x554>)
 8002d52:	4b93      	ldr	r3, [pc, #588]	; (8002fa0 <HAL_RCC_OscConfig+0x554>)
 8002d54:	685b      	ldr	r3, [r3, #4]
 8002d56:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	691b      	ldr	r3, [r3, #16]
 8002d5e:	061b      	lsls	r3, r3, #24
 8002d60:	4313      	orrs	r3, r2
 8002d62:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002d64:	e040      	b.n	8002de8 <HAL_RCC_OscConfig+0x39c>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	68db      	ldr	r3, [r3, #12]
 8002d6a:	2b00      	cmp	r3, #0
 8002d6c:	d023      	beq.n	8002db6 <HAL_RCC_OscConfig+0x36a>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002d6e:	4a8c      	ldr	r2, [pc, #560]	; (8002fa0 <HAL_RCC_OscConfig+0x554>)
 8002d70:	4b8b      	ldr	r3, [pc, #556]	; (8002fa0 <HAL_RCC_OscConfig+0x554>)
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002d78:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002d7a:	f7fe f965 	bl	8001048 <HAL_GetTick>
 8002d7e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == RESET)
 8002d80:	e008      	b.n	8002d94 <HAL_RCC_OscConfig+0x348>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002d82:	f7fe f961 	bl	8001048 <HAL_GetTick>
 8002d86:	4602      	mov	r2, r0
 8002d88:	693b      	ldr	r3, [r7, #16]
 8002d8a:	1ad3      	subs	r3, r2, r3
 8002d8c:	2b02      	cmp	r3, #2
 8002d8e:	d901      	bls.n	8002d94 <HAL_RCC_OscConfig+0x348>
          {
            return HAL_TIMEOUT;
 8002d90:	2303      	movs	r3, #3
 8002d92:	e1b7      	b.n	8003104 <HAL_RCC_OscConfig+0x6b8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == RESET)
 8002d94:	4b82      	ldr	r3, [pc, #520]	; (8002fa0 <HAL_RCC_OscConfig+0x554>)
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002d9c:	2b00      	cmp	r3, #0
 8002d9e:	d0f0      	beq.n	8002d82 <HAL_RCC_OscConfig+0x336>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002da0:	497f      	ldr	r1, [pc, #508]	; (8002fa0 <HAL_RCC_OscConfig+0x554>)
 8002da2:	4b7f      	ldr	r3, [pc, #508]	; (8002fa0 <HAL_RCC_OscConfig+0x554>)
 8002da4:	685b      	ldr	r3, [r3, #4]
 8002da6:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	691b      	ldr	r3, [r3, #16]
 8002dae:	061b      	lsls	r3, r3, #24
 8002db0:	4313      	orrs	r3, r2
 8002db2:	604b      	str	r3, [r1, #4]
 8002db4:	e018      	b.n	8002de8 <HAL_RCC_OscConfig+0x39c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002db6:	4a7a      	ldr	r2, [pc, #488]	; (8002fa0 <HAL_RCC_OscConfig+0x554>)
 8002db8:	4b79      	ldr	r3, [pc, #484]	; (8002fa0 <HAL_RCC_OscConfig+0x554>)
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002dc0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002dc2:	f7fe f941 	bl	8001048 <HAL_GetTick>
 8002dc6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != RESET)
 8002dc8:	e008      	b.n	8002ddc <HAL_RCC_OscConfig+0x390>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002dca:	f7fe f93d 	bl	8001048 <HAL_GetTick>
 8002dce:	4602      	mov	r2, r0
 8002dd0:	693b      	ldr	r3, [r7, #16]
 8002dd2:	1ad3      	subs	r3, r2, r3
 8002dd4:	2b02      	cmp	r3, #2
 8002dd6:	d901      	bls.n	8002ddc <HAL_RCC_OscConfig+0x390>
          {
            return HAL_TIMEOUT;
 8002dd8:	2303      	movs	r3, #3
 8002dda:	e193      	b.n	8003104 <HAL_RCC_OscConfig+0x6b8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != RESET)
 8002ddc:	4b70      	ldr	r3, [pc, #448]	; (8002fa0 <HAL_RCC_OscConfig+0x554>)
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002de4:	2b00      	cmp	r3, #0
 8002de6:	d1f0      	bne.n	8002dca <HAL_RCC_OscConfig+0x37e>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	f003 0308 	and.w	r3, r3, #8
 8002df0:	2b00      	cmp	r3, #0
 8002df2:	d03c      	beq.n	8002e6e <HAL_RCC_OscConfig+0x422>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	695b      	ldr	r3, [r3, #20]
 8002df8:	2b00      	cmp	r3, #0
 8002dfa:	d01c      	beq.n	8002e36 <HAL_RCC_OscConfig+0x3ea>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002dfc:	4a68      	ldr	r2, [pc, #416]	; (8002fa0 <HAL_RCC_OscConfig+0x554>)
 8002dfe:	4b68      	ldr	r3, [pc, #416]	; (8002fa0 <HAL_RCC_OscConfig+0x554>)
 8002e00:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002e04:	f043 0301 	orr.w	r3, r3, #1
 8002e08:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002e0c:	f7fe f91c 	bl	8001048 <HAL_GetTick>
 8002e10:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == RESET)
 8002e12:	e008      	b.n	8002e26 <HAL_RCC_OscConfig+0x3da>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002e14:	f7fe f918 	bl	8001048 <HAL_GetTick>
 8002e18:	4602      	mov	r2, r0
 8002e1a:	693b      	ldr	r3, [r7, #16]
 8002e1c:	1ad3      	subs	r3, r2, r3
 8002e1e:	2b02      	cmp	r3, #2
 8002e20:	d901      	bls.n	8002e26 <HAL_RCC_OscConfig+0x3da>
        {
          return HAL_TIMEOUT;
 8002e22:	2303      	movs	r3, #3
 8002e24:	e16e      	b.n	8003104 <HAL_RCC_OscConfig+0x6b8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == RESET)
 8002e26:	4b5e      	ldr	r3, [pc, #376]	; (8002fa0 <HAL_RCC_OscConfig+0x554>)
 8002e28:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002e2c:	f003 0302 	and.w	r3, r3, #2
 8002e30:	2b00      	cmp	r3, #0
 8002e32:	d0ef      	beq.n	8002e14 <HAL_RCC_OscConfig+0x3c8>
 8002e34:	e01b      	b.n	8002e6e <HAL_RCC_OscConfig+0x422>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002e36:	4a5a      	ldr	r2, [pc, #360]	; (8002fa0 <HAL_RCC_OscConfig+0x554>)
 8002e38:	4b59      	ldr	r3, [pc, #356]	; (8002fa0 <HAL_RCC_OscConfig+0x554>)
 8002e3a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002e3e:	f023 0301 	bic.w	r3, r3, #1
 8002e42:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002e46:	f7fe f8ff 	bl	8001048 <HAL_GetTick>
 8002e4a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != RESET)
 8002e4c:	e008      	b.n	8002e60 <HAL_RCC_OscConfig+0x414>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002e4e:	f7fe f8fb 	bl	8001048 <HAL_GetTick>
 8002e52:	4602      	mov	r2, r0
 8002e54:	693b      	ldr	r3, [r7, #16]
 8002e56:	1ad3      	subs	r3, r2, r3
 8002e58:	2b02      	cmp	r3, #2
 8002e5a:	d901      	bls.n	8002e60 <HAL_RCC_OscConfig+0x414>
        {
          return HAL_TIMEOUT;
 8002e5c:	2303      	movs	r3, #3
 8002e5e:	e151      	b.n	8003104 <HAL_RCC_OscConfig+0x6b8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != RESET)
 8002e60:	4b4f      	ldr	r3, [pc, #316]	; (8002fa0 <HAL_RCC_OscConfig+0x554>)
 8002e62:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002e66:	f003 0302 	and.w	r3, r3, #2
 8002e6a:	2b00      	cmp	r3, #0
 8002e6c:	d1ef      	bne.n	8002e4e <HAL_RCC_OscConfig+0x402>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	681b      	ldr	r3, [r3, #0]
 8002e72:	f003 0304 	and.w	r3, r3, #4
 8002e76:	2b00      	cmp	r3, #0
 8002e78:	f000 80a6 	beq.w	8002fc8 <HAL_RCC_OscConfig+0x57c>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002e7c:	2300      	movs	r3, #0
 8002e7e:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8002e80:	4b47      	ldr	r3, [pc, #284]	; (8002fa0 <HAL_RCC_OscConfig+0x554>)
 8002e82:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002e84:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002e88:	2b00      	cmp	r3, #0
 8002e8a:	d10d      	bne.n	8002ea8 <HAL_RCC_OscConfig+0x45c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002e8c:	4a44      	ldr	r2, [pc, #272]	; (8002fa0 <HAL_RCC_OscConfig+0x554>)
 8002e8e:	4b44      	ldr	r3, [pc, #272]	; (8002fa0 <HAL_RCC_OscConfig+0x554>)
 8002e90:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002e92:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002e96:	6593      	str	r3, [r2, #88]	; 0x58
 8002e98:	4b41      	ldr	r3, [pc, #260]	; (8002fa0 <HAL_RCC_OscConfig+0x554>)
 8002e9a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002e9c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002ea0:	60fb      	str	r3, [r7, #12]
 8002ea2:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8002ea4:	2301      	movs	r3, #1
 8002ea6:	75fb      	strb	r3, [r7, #23]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002ea8:	4b3e      	ldr	r3, [pc, #248]	; (8002fa4 <HAL_RCC_OscConfig+0x558>)
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002eb0:	2b00      	cmp	r3, #0
 8002eb2:	d118      	bne.n	8002ee6 <HAL_RCC_OscConfig+0x49a>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002eb4:	4a3b      	ldr	r2, [pc, #236]	; (8002fa4 <HAL_RCC_OscConfig+0x558>)
 8002eb6:	4b3b      	ldr	r3, [pc, #236]	; (8002fa4 <HAL_RCC_OscConfig+0x558>)
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002ebe:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002ec0:	f7fe f8c2 	bl	8001048 <HAL_GetTick>
 8002ec4:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002ec6:	e008      	b.n	8002eda <HAL_RCC_OscConfig+0x48e>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002ec8:	f7fe f8be 	bl	8001048 <HAL_GetTick>
 8002ecc:	4602      	mov	r2, r0
 8002ece:	693b      	ldr	r3, [r7, #16]
 8002ed0:	1ad3      	subs	r3, r2, r3
 8002ed2:	2b02      	cmp	r3, #2
 8002ed4:	d901      	bls.n	8002eda <HAL_RCC_OscConfig+0x48e>
        {
          return HAL_TIMEOUT;
 8002ed6:	2303      	movs	r3, #3
 8002ed8:	e114      	b.n	8003104 <HAL_RCC_OscConfig+0x6b8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002eda:	4b32      	ldr	r3, [pc, #200]	; (8002fa4 <HAL_RCC_OscConfig+0x558>)
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002ee2:	2b00      	cmp	r3, #0
 8002ee4:	d0f0      	beq.n	8002ec8 <HAL_RCC_OscConfig+0x47c>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	689b      	ldr	r3, [r3, #8]
 8002eea:	2b01      	cmp	r3, #1
 8002eec:	d108      	bne.n	8002f00 <HAL_RCC_OscConfig+0x4b4>
 8002eee:	4a2c      	ldr	r2, [pc, #176]	; (8002fa0 <HAL_RCC_OscConfig+0x554>)
 8002ef0:	4b2b      	ldr	r3, [pc, #172]	; (8002fa0 <HAL_RCC_OscConfig+0x554>)
 8002ef2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002ef6:	f043 0301 	orr.w	r3, r3, #1
 8002efa:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002efe:	e024      	b.n	8002f4a <HAL_RCC_OscConfig+0x4fe>
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	689b      	ldr	r3, [r3, #8]
 8002f04:	2b05      	cmp	r3, #5
 8002f06:	d110      	bne.n	8002f2a <HAL_RCC_OscConfig+0x4de>
 8002f08:	4a25      	ldr	r2, [pc, #148]	; (8002fa0 <HAL_RCC_OscConfig+0x554>)
 8002f0a:	4b25      	ldr	r3, [pc, #148]	; (8002fa0 <HAL_RCC_OscConfig+0x554>)
 8002f0c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002f10:	f043 0304 	orr.w	r3, r3, #4
 8002f14:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002f18:	4a21      	ldr	r2, [pc, #132]	; (8002fa0 <HAL_RCC_OscConfig+0x554>)
 8002f1a:	4b21      	ldr	r3, [pc, #132]	; (8002fa0 <HAL_RCC_OscConfig+0x554>)
 8002f1c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002f20:	f043 0301 	orr.w	r3, r3, #1
 8002f24:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002f28:	e00f      	b.n	8002f4a <HAL_RCC_OscConfig+0x4fe>
 8002f2a:	4a1d      	ldr	r2, [pc, #116]	; (8002fa0 <HAL_RCC_OscConfig+0x554>)
 8002f2c:	4b1c      	ldr	r3, [pc, #112]	; (8002fa0 <HAL_RCC_OscConfig+0x554>)
 8002f2e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002f32:	f023 0301 	bic.w	r3, r3, #1
 8002f36:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002f3a:	4a19      	ldr	r2, [pc, #100]	; (8002fa0 <HAL_RCC_OscConfig+0x554>)
 8002f3c:	4b18      	ldr	r3, [pc, #96]	; (8002fa0 <HAL_RCC_OscConfig+0x554>)
 8002f3e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002f42:	f023 0304 	bic.w	r3, r3, #4
 8002f46:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	689b      	ldr	r3, [r3, #8]
 8002f4e:	2b00      	cmp	r3, #0
 8002f50:	d016      	beq.n	8002f80 <HAL_RCC_OscConfig+0x534>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002f52:	f7fe f879 	bl	8001048 <HAL_GetTick>
 8002f56:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == RESET)
 8002f58:	e00a      	b.n	8002f70 <HAL_RCC_OscConfig+0x524>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002f5a:	f7fe f875 	bl	8001048 <HAL_GetTick>
 8002f5e:	4602      	mov	r2, r0
 8002f60:	693b      	ldr	r3, [r7, #16]
 8002f62:	1ad3      	subs	r3, r2, r3
 8002f64:	f241 3288 	movw	r2, #5000	; 0x1388
 8002f68:	4293      	cmp	r3, r2
 8002f6a:	d901      	bls.n	8002f70 <HAL_RCC_OscConfig+0x524>
        {
          return HAL_TIMEOUT;
 8002f6c:	2303      	movs	r3, #3
 8002f6e:	e0c9      	b.n	8003104 <HAL_RCC_OscConfig+0x6b8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == RESET)
 8002f70:	4b0b      	ldr	r3, [pc, #44]	; (8002fa0 <HAL_RCC_OscConfig+0x554>)
 8002f72:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002f76:	f003 0302 	and.w	r3, r3, #2
 8002f7a:	2b00      	cmp	r3, #0
 8002f7c:	d0ed      	beq.n	8002f5a <HAL_RCC_OscConfig+0x50e>
 8002f7e:	e01a      	b.n	8002fb6 <HAL_RCC_OscConfig+0x56a>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002f80:	f7fe f862 	bl	8001048 <HAL_GetTick>
 8002f84:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != RESET)
 8002f86:	e00f      	b.n	8002fa8 <HAL_RCC_OscConfig+0x55c>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002f88:	f7fe f85e 	bl	8001048 <HAL_GetTick>
 8002f8c:	4602      	mov	r2, r0
 8002f8e:	693b      	ldr	r3, [r7, #16]
 8002f90:	1ad3      	subs	r3, r2, r3
 8002f92:	f241 3288 	movw	r2, #5000	; 0x1388
 8002f96:	4293      	cmp	r3, r2
 8002f98:	d906      	bls.n	8002fa8 <HAL_RCC_OscConfig+0x55c>
        {
          return HAL_TIMEOUT;
 8002f9a:	2303      	movs	r3, #3
 8002f9c:	e0b2      	b.n	8003104 <HAL_RCC_OscConfig+0x6b8>
 8002f9e:	bf00      	nop
 8002fa0:	40021000 	.word	0x40021000
 8002fa4:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != RESET)
 8002fa8:	4b58      	ldr	r3, [pc, #352]	; (800310c <HAL_RCC_OscConfig+0x6c0>)
 8002faa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002fae:	f003 0302 	and.w	r3, r3, #2
 8002fb2:	2b00      	cmp	r3, #0
 8002fb4:	d1e8      	bne.n	8002f88 <HAL_RCC_OscConfig+0x53c>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002fb6:	7dfb      	ldrb	r3, [r7, #23]
 8002fb8:	2b01      	cmp	r3, #1
 8002fba:	d105      	bne.n	8002fc8 <HAL_RCC_OscConfig+0x57c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002fbc:	4a53      	ldr	r2, [pc, #332]	; (800310c <HAL_RCC_OscConfig+0x6c0>)
 8002fbe:	4b53      	ldr	r3, [pc, #332]	; (800310c <HAL_RCC_OscConfig+0x6c0>)
 8002fc0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002fc2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002fc6:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002fcc:	2b00      	cmp	r3, #0
 8002fce:	f000 8098 	beq.w	8003102 <HAL_RCC_OscConfig+0x6b6>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002fd2:	4b4e      	ldr	r3, [pc, #312]	; (800310c <HAL_RCC_OscConfig+0x6c0>)
 8002fd4:	689b      	ldr	r3, [r3, #8]
 8002fd6:	f003 030c 	and.w	r3, r3, #12
 8002fda:	2b0c      	cmp	r3, #12
 8002fdc:	f000 808f 	beq.w	80030fe <HAL_RCC_OscConfig+0x6b2>
    {
      if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002fe4:	2b02      	cmp	r3, #2
 8002fe6:	d156      	bne.n	8003096 <HAL_RCC_OscConfig+0x64a>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002fe8:	4a48      	ldr	r2, [pc, #288]	; (800310c <HAL_RCC_OscConfig+0x6c0>)
 8002fea:	4b48      	ldr	r3, [pc, #288]	; (800310c <HAL_RCC_OscConfig+0x6c0>)
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002ff2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ff4:	f7fe f828 	bl	8001048 <HAL_GetTick>
 8002ff8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != RESET)
 8002ffa:	e008      	b.n	800300e <HAL_RCC_OscConfig+0x5c2>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002ffc:	f7fe f824 	bl	8001048 <HAL_GetTick>
 8003000:	4602      	mov	r2, r0
 8003002:	693b      	ldr	r3, [r7, #16]
 8003004:	1ad3      	subs	r3, r2, r3
 8003006:	2b02      	cmp	r3, #2
 8003008:	d901      	bls.n	800300e <HAL_RCC_OscConfig+0x5c2>
          {
            return HAL_TIMEOUT;
 800300a:	2303      	movs	r3, #3
 800300c:	e07a      	b.n	8003104 <HAL_RCC_OscConfig+0x6b8>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != RESET)
 800300e:	4b3f      	ldr	r3, [pc, #252]	; (800310c <HAL_RCC_OscConfig+0x6c0>)
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003016:	2b00      	cmp	r3, #0
 8003018:	d1f0      	bne.n	8002ffc <HAL_RCC_OscConfig+0x5b0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800301a:	493c      	ldr	r1, [pc, #240]	; (800310c <HAL_RCC_OscConfig+0x6c0>)
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003020:	3b01      	subs	r3, #1
 8003022:	011a      	lsls	r2, r3, #4
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003028:	021b      	lsls	r3, r3, #8
 800302a:	431a      	orrs	r2, r3
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003030:	091b      	lsrs	r3, r3, #4
 8003032:	045b      	lsls	r3, r3, #17
 8003034:	431a      	orrs	r2, r3
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800303a:	431a      	orrs	r2, r3
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003040:	085b      	lsrs	r3, r3, #1
 8003042:	3b01      	subs	r3, #1
 8003044:	055b      	lsls	r3, r3, #21
 8003046:	431a      	orrs	r2, r3
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800304c:	085b      	lsrs	r3, r3, #1
 800304e:	3b01      	subs	r3, #1
 8003050:	065b      	lsls	r3, r3, #25
 8003052:	4313      	orrs	r3, r2
 8003054:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003056:	4a2d      	ldr	r2, [pc, #180]	; (800310c <HAL_RCC_OscConfig+0x6c0>)
 8003058:	4b2c      	ldr	r3, [pc, #176]	; (800310c <HAL_RCC_OscConfig+0x6c0>)
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003060:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003062:	4a2a      	ldr	r2, [pc, #168]	; (800310c <HAL_RCC_OscConfig+0x6c0>)
 8003064:	4b29      	ldr	r3, [pc, #164]	; (800310c <HAL_RCC_OscConfig+0x6c0>)
 8003066:	68db      	ldr	r3, [r3, #12]
 8003068:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800306c:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800306e:	f7fd ffeb 	bl	8001048 <HAL_GetTick>
 8003072:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == RESET)
 8003074:	e008      	b.n	8003088 <HAL_RCC_OscConfig+0x63c>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003076:	f7fd ffe7 	bl	8001048 <HAL_GetTick>
 800307a:	4602      	mov	r2, r0
 800307c:	693b      	ldr	r3, [r7, #16]
 800307e:	1ad3      	subs	r3, r2, r3
 8003080:	2b02      	cmp	r3, #2
 8003082:	d901      	bls.n	8003088 <HAL_RCC_OscConfig+0x63c>
          {
            return HAL_TIMEOUT;
 8003084:	2303      	movs	r3, #3
 8003086:	e03d      	b.n	8003104 <HAL_RCC_OscConfig+0x6b8>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == RESET)
 8003088:	4b20      	ldr	r3, [pc, #128]	; (800310c <HAL_RCC_OscConfig+0x6c0>)
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003090:	2b00      	cmp	r3, #0
 8003092:	d0f0      	beq.n	8003076 <HAL_RCC_OscConfig+0x62a>
 8003094:	e035      	b.n	8003102 <HAL_RCC_OscConfig+0x6b6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003096:	4a1d      	ldr	r2, [pc, #116]	; (800310c <HAL_RCC_OscConfig+0x6c0>)
 8003098:	4b1c      	ldr	r3, [pc, #112]	; (800310c <HAL_RCC_OscConfig+0x6c0>)
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80030a0:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
        if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == RESET)
 80030a2:	4b1a      	ldr	r3, [pc, #104]	; (800310c <HAL_RCC_OscConfig+0x6c0>)
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80030aa:	2b00      	cmp	r3, #0
 80030ac:	d10b      	bne.n	80030c6 <HAL_RCC_OscConfig+0x67a>
#if defined(RCC_PLLSAI2_SUPPORT)
           && 
           (READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == RESET)
 80030ae:	4b17      	ldr	r3, [pc, #92]	; (800310c <HAL_RCC_OscConfig+0x6c0>)
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
           && 
 80030b6:	2b00      	cmp	r3, #0
 80030b8:	d105      	bne.n	80030c6 <HAL_RCC_OscConfig+0x67a>
#endif /* RCC_PLLSAI2_SUPPORT */
          )
        {  
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 80030ba:	4a14      	ldr	r2, [pc, #80]	; (800310c <HAL_RCC_OscConfig+0x6c0>)
 80030bc:	4b13      	ldr	r3, [pc, #76]	; (800310c <HAL_RCC_OscConfig+0x6c0>)
 80030be:	68db      	ldr	r3, [r3, #12]
 80030c0:	f023 0303 	bic.w	r3, r3, #3
 80030c4:	60d3      	str	r3, [r2, #12]
        }
        
#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 80030c6:	4a11      	ldr	r2, [pc, #68]	; (800310c <HAL_RCC_OscConfig+0x6c0>)
 80030c8:	4b10      	ldr	r3, [pc, #64]	; (800310c <HAL_RCC_OscConfig+0x6c0>)
 80030ca:	68db      	ldr	r3, [r3, #12]
 80030cc:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 80030d0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80030d4:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80030d6:	f7fd ffb7 	bl	8001048 <HAL_GetTick>
 80030da:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != RESET)
 80030dc:	e008      	b.n	80030f0 <HAL_RCC_OscConfig+0x6a4>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80030de:	f7fd ffb3 	bl	8001048 <HAL_GetTick>
 80030e2:	4602      	mov	r2, r0
 80030e4:	693b      	ldr	r3, [r7, #16]
 80030e6:	1ad3      	subs	r3, r2, r3
 80030e8:	2b02      	cmp	r3, #2
 80030ea:	d901      	bls.n	80030f0 <HAL_RCC_OscConfig+0x6a4>
          {
            return HAL_TIMEOUT;
 80030ec:	2303      	movs	r3, #3
 80030ee:	e009      	b.n	8003104 <HAL_RCC_OscConfig+0x6b8>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != RESET)
 80030f0:	4b06      	ldr	r3, [pc, #24]	; (800310c <HAL_RCC_OscConfig+0x6c0>)
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80030f8:	2b00      	cmp	r3, #0
 80030fa:	d1f0      	bne.n	80030de <HAL_RCC_OscConfig+0x692>
 80030fc:	e001      	b.n	8003102 <HAL_RCC_OscConfig+0x6b6>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 80030fe:	2301      	movs	r3, #1
 8003100:	e000      	b.n	8003104 <HAL_RCC_OscConfig+0x6b8>
    }
  }
  return HAL_OK;
 8003102:	2300      	movs	r3, #0
}
 8003104:	4618      	mov	r0, r3
 8003106:	3718      	adds	r7, #24
 8003108:	46bd      	mov	sp, r7
 800310a:	bd80      	pop	{r7, pc}
 800310c:	40021000 	.word	0x40021000

08003110 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003110:	b580      	push	{r7, lr}
 8003112:	b084      	sub	sp, #16
 8003114:	af00      	add	r7, sp, #0
 8003116:	6078      	str	r0, [r7, #4]
 8003118:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 800311a:	2300      	movs	r3, #0
 800311c:	60fb      	str	r3, [r7, #12]
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 800311e:	4b84      	ldr	r3, [pc, #528]	; (8003330 <HAL_RCC_ClockConfig+0x220>)
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	f003 0207 	and.w	r2, r3, #7
 8003126:	683b      	ldr	r3, [r7, #0]
 8003128:	429a      	cmp	r2, r3
 800312a:	d210      	bcs.n	800314e <HAL_RCC_ClockConfig+0x3e>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800312c:	4980      	ldr	r1, [pc, #512]	; (8003330 <HAL_RCC_ClockConfig+0x220>)
 800312e:	4b80      	ldr	r3, [pc, #512]	; (8003330 <HAL_RCC_ClockConfig+0x220>)
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	f023 0207 	bic.w	r2, r3, #7
 8003136:	683b      	ldr	r3, [r7, #0]
 8003138:	4313      	orrs	r3, r2
 800313a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800313c:	4b7c      	ldr	r3, [pc, #496]	; (8003330 <HAL_RCC_ClockConfig+0x220>)
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	f003 0207 	and.w	r2, r3, #7
 8003144:	683b      	ldr	r3, [r7, #0]
 8003146:	429a      	cmp	r2, r3
 8003148:	d001      	beq.n	800314e <HAL_RCC_ClockConfig+0x3e>
    {
      return HAL_ERROR;
 800314a:	2301      	movs	r3, #1
 800314c:	e0ec      	b.n	8003328 <HAL_RCC_ClockConfig+0x218>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	f003 0301 	and.w	r3, r3, #1
 8003156:	2b00      	cmp	r3, #0
 8003158:	f000 808e 	beq.w	8003278 <HAL_RCC_ClockConfig+0x168>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	685b      	ldr	r3, [r3, #4]
 8003160:	2b03      	cmp	r3, #3
 8003162:	d107      	bne.n	8003174 <HAL_RCC_ClockConfig+0x64>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == RESET)
 8003164:	4b73      	ldr	r3, [pc, #460]	; (8003334 <HAL_RCC_ClockConfig+0x224>)
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800316c:	2b00      	cmp	r3, #0
 800316e:	d121      	bne.n	80031b4 <HAL_RCC_ClockConfig+0xa4>
      {
        return HAL_ERROR;
 8003170:	2301      	movs	r3, #1
 8003172:	e0d9      	b.n	8003328 <HAL_RCC_ClockConfig+0x218>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	685b      	ldr	r3, [r3, #4]
 8003178:	2b02      	cmp	r3, #2
 800317a:	d107      	bne.n	800318c <HAL_RCC_ClockConfig+0x7c>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == RESET)
 800317c:	4b6d      	ldr	r3, [pc, #436]	; (8003334 <HAL_RCC_ClockConfig+0x224>)
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003184:	2b00      	cmp	r3, #0
 8003186:	d115      	bne.n	80031b4 <HAL_RCC_ClockConfig+0xa4>
        {
          return HAL_ERROR;
 8003188:	2301      	movs	r3, #1
 800318a:	e0cd      	b.n	8003328 <HAL_RCC_ClockConfig+0x218>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	685b      	ldr	r3, [r3, #4]
 8003190:	2b00      	cmp	r3, #0
 8003192:	d107      	bne.n	80031a4 <HAL_RCC_ClockConfig+0x94>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == RESET)
 8003194:	4b67      	ldr	r3, [pc, #412]	; (8003334 <HAL_RCC_ClockConfig+0x224>)
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	f003 0302 	and.w	r3, r3, #2
 800319c:	2b00      	cmp	r3, #0
 800319e:	d109      	bne.n	80031b4 <HAL_RCC_ClockConfig+0xa4>
        {
          return HAL_ERROR;
 80031a0:	2301      	movs	r3, #1
 80031a2:	e0c1      	b.n	8003328 <HAL_RCC_ClockConfig+0x218>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == RESET)
 80031a4:	4b63      	ldr	r3, [pc, #396]	; (8003334 <HAL_RCC_ClockConfig+0x224>)
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80031ac:	2b00      	cmp	r3, #0
 80031ae:	d101      	bne.n	80031b4 <HAL_RCC_ClockConfig+0xa4>
        {
          return HAL_ERROR;
 80031b0:	2301      	movs	r3, #1
 80031b2:	e0b9      	b.n	8003328 <HAL_RCC_ClockConfig+0x218>
      }
#endif
      
    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80031b4:	495f      	ldr	r1, [pc, #380]	; (8003334 <HAL_RCC_ClockConfig+0x224>)
 80031b6:	4b5f      	ldr	r3, [pc, #380]	; (8003334 <HAL_RCC_ClockConfig+0x224>)
 80031b8:	689b      	ldr	r3, [r3, #8]
 80031ba:	f023 0203 	bic.w	r2, r3, #3
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	685b      	ldr	r3, [r3, #4]
 80031c2:	4313      	orrs	r3, r2
 80031c4:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80031c6:	f7fd ff3f 	bl	8001048 <HAL_GetTick>
 80031ca:	60f8      	str	r0, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	685b      	ldr	r3, [r3, #4]
 80031d0:	2b03      	cmp	r3, #3
 80031d2:	d112      	bne.n	80031fa <HAL_RCC_ClockConfig+0xea>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80031d4:	e00a      	b.n	80031ec <HAL_RCC_ClockConfig+0xdc>
      {
        if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80031d6:	f7fd ff37 	bl	8001048 <HAL_GetTick>
 80031da:	4602      	mov	r2, r0
 80031dc:	68fb      	ldr	r3, [r7, #12]
 80031de:	1ad3      	subs	r3, r2, r3
 80031e0:	f241 3288 	movw	r2, #5000	; 0x1388
 80031e4:	4293      	cmp	r3, r2
 80031e6:	d901      	bls.n	80031ec <HAL_RCC_ClockConfig+0xdc>
        {
          return HAL_TIMEOUT;
 80031e8:	2303      	movs	r3, #3
 80031ea:	e09d      	b.n	8003328 <HAL_RCC_ClockConfig+0x218>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80031ec:	4b51      	ldr	r3, [pc, #324]	; (8003334 <HAL_RCC_ClockConfig+0x224>)
 80031ee:	689b      	ldr	r3, [r3, #8]
 80031f0:	f003 030c 	and.w	r3, r3, #12
 80031f4:	2b0c      	cmp	r3, #12
 80031f6:	d1ee      	bne.n	80031d6 <HAL_RCC_ClockConfig+0xc6>
 80031f8:	e03e      	b.n	8003278 <HAL_RCC_ClockConfig+0x168>
        }
      }
    }
    else
    {
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	685b      	ldr	r3, [r3, #4]
 80031fe:	2b02      	cmp	r3, #2
 8003200:	d112      	bne.n	8003228 <HAL_RCC_ClockConfig+0x118>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_HSE)
 8003202:	e00a      	b.n	800321a <HAL_RCC_ClockConfig+0x10a>
        {
          if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003204:	f7fd ff20 	bl	8001048 <HAL_GetTick>
 8003208:	4602      	mov	r2, r0
 800320a:	68fb      	ldr	r3, [r7, #12]
 800320c:	1ad3      	subs	r3, r2, r3
 800320e:	f241 3288 	movw	r2, #5000	; 0x1388
 8003212:	4293      	cmp	r3, r2
 8003214:	d901      	bls.n	800321a <HAL_RCC_ClockConfig+0x10a>
          {
            return HAL_TIMEOUT;
 8003216:	2303      	movs	r3, #3
 8003218:	e086      	b.n	8003328 <HAL_RCC_ClockConfig+0x218>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_HSE)
 800321a:	4b46      	ldr	r3, [pc, #280]	; (8003334 <HAL_RCC_ClockConfig+0x224>)
 800321c:	689b      	ldr	r3, [r3, #8]
 800321e:	f003 030c 	and.w	r3, r3, #12
 8003222:	2b08      	cmp	r3, #8
 8003224:	d1ee      	bne.n	8003204 <HAL_RCC_ClockConfig+0xf4>
 8003226:	e027      	b.n	8003278 <HAL_RCC_ClockConfig+0x168>
          }
        }
      }
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	685b      	ldr	r3, [r3, #4]
 800322c:	2b00      	cmp	r3, #0
 800322e:	d11d      	bne.n	800326c <HAL_RCC_ClockConfig+0x15c>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_MSI)
 8003230:	e00a      	b.n	8003248 <HAL_RCC_ClockConfig+0x138>
        {
          if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003232:	f7fd ff09 	bl	8001048 <HAL_GetTick>
 8003236:	4602      	mov	r2, r0
 8003238:	68fb      	ldr	r3, [r7, #12]
 800323a:	1ad3      	subs	r3, r2, r3
 800323c:	f241 3288 	movw	r2, #5000	; 0x1388
 8003240:	4293      	cmp	r3, r2
 8003242:	d901      	bls.n	8003248 <HAL_RCC_ClockConfig+0x138>
          {
            return HAL_TIMEOUT;
 8003244:	2303      	movs	r3, #3
 8003246:	e06f      	b.n	8003328 <HAL_RCC_ClockConfig+0x218>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_MSI)
 8003248:	4b3a      	ldr	r3, [pc, #232]	; (8003334 <HAL_RCC_ClockConfig+0x224>)
 800324a:	689b      	ldr	r3, [r3, #8]
 800324c:	f003 030c 	and.w	r3, r3, #12
 8003250:	2b00      	cmp	r3, #0
 8003252:	d1ee      	bne.n	8003232 <HAL_RCC_ClockConfig+0x122>
 8003254:	e010      	b.n	8003278 <HAL_RCC_ClockConfig+0x168>
      }
      else
      {
        while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_HSI)
        {
          if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003256:	f7fd fef7 	bl	8001048 <HAL_GetTick>
 800325a:	4602      	mov	r2, r0
 800325c:	68fb      	ldr	r3, [r7, #12]
 800325e:	1ad3      	subs	r3, r2, r3
 8003260:	f241 3288 	movw	r2, #5000	; 0x1388
 8003264:	4293      	cmp	r3, r2
 8003266:	d901      	bls.n	800326c <HAL_RCC_ClockConfig+0x15c>
          {
            return HAL_TIMEOUT;
 8003268:	2303      	movs	r3, #3
 800326a:	e05d      	b.n	8003328 <HAL_RCC_ClockConfig+0x218>
        while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_HSI)
 800326c:	4b31      	ldr	r3, [pc, #196]	; (8003334 <HAL_RCC_ClockConfig+0x224>)
 800326e:	689b      	ldr	r3, [r3, #8]
 8003270:	f003 030c 	and.w	r3, r3, #12
 8003274:	2b04      	cmp	r3, #4
 8003276:	d1ee      	bne.n	8003256 <HAL_RCC_ClockConfig+0x146>
      }
    }
  }
    
  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	f003 0302 	and.w	r3, r3, #2
 8003280:	2b00      	cmp	r3, #0
 8003282:	d008      	beq.n	8003296 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003284:	492b      	ldr	r1, [pc, #172]	; (8003334 <HAL_RCC_ClockConfig+0x224>)
 8003286:	4b2b      	ldr	r3, [pc, #172]	; (8003334 <HAL_RCC_ClockConfig+0x224>)
 8003288:	689b      	ldr	r3, [r3, #8]
 800328a:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	689b      	ldr	r3, [r3, #8]
 8003292:	4313      	orrs	r3, r2
 8003294:	608b      	str	r3, [r1, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 8003296:	4b26      	ldr	r3, [pc, #152]	; (8003330 <HAL_RCC_ClockConfig+0x220>)
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	f003 0207 	and.w	r2, r3, #7
 800329e:	683b      	ldr	r3, [r7, #0]
 80032a0:	429a      	cmp	r2, r3
 80032a2:	d910      	bls.n	80032c6 <HAL_RCC_ClockConfig+0x1b6>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80032a4:	4922      	ldr	r1, [pc, #136]	; (8003330 <HAL_RCC_ClockConfig+0x220>)
 80032a6:	4b22      	ldr	r3, [pc, #136]	; (8003330 <HAL_RCC_ClockConfig+0x220>)
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	f023 0207 	bic.w	r2, r3, #7
 80032ae:	683b      	ldr	r3, [r7, #0]
 80032b0:	4313      	orrs	r3, r2
 80032b2:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80032b4:	4b1e      	ldr	r3, [pc, #120]	; (8003330 <HAL_RCC_ClockConfig+0x220>)
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	f003 0207 	and.w	r2, r3, #7
 80032bc:	683b      	ldr	r3, [r7, #0]
 80032be:	429a      	cmp	r2, r3
 80032c0:	d001      	beq.n	80032c6 <HAL_RCC_ClockConfig+0x1b6>
    {
      return HAL_ERROR;
 80032c2:	2301      	movs	r3, #1
 80032c4:	e030      	b.n	8003328 <HAL_RCC_ClockConfig+0x218>
    }
  }
  
  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	681b      	ldr	r3, [r3, #0]
 80032ca:	f003 0304 	and.w	r3, r3, #4
 80032ce:	2b00      	cmp	r3, #0
 80032d0:	d008      	beq.n	80032e4 <HAL_RCC_ClockConfig+0x1d4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80032d2:	4918      	ldr	r1, [pc, #96]	; (8003334 <HAL_RCC_ClockConfig+0x224>)
 80032d4:	4b17      	ldr	r3, [pc, #92]	; (8003334 <HAL_RCC_ClockConfig+0x224>)
 80032d6:	689b      	ldr	r3, [r3, #8]
 80032d8:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	68db      	ldr	r3, [r3, #12]
 80032e0:	4313      	orrs	r3, r2
 80032e2:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	f003 0308 	and.w	r3, r3, #8
 80032ec:	2b00      	cmp	r3, #0
 80032ee:	d009      	beq.n	8003304 <HAL_RCC_ClockConfig+0x1f4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80032f0:	4910      	ldr	r1, [pc, #64]	; (8003334 <HAL_RCC_ClockConfig+0x224>)
 80032f2:	4b10      	ldr	r3, [pc, #64]	; (8003334 <HAL_RCC_ClockConfig+0x224>)
 80032f4:	689b      	ldr	r3, [r3, #8]
 80032f6:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	691b      	ldr	r3, [r3, #16]
 80032fe:	00db      	lsls	r3, r3, #3
 8003300:	4313      	orrs	r3, r2
 8003302:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003304:	f000 f81c 	bl	8003340 <HAL_RCC_GetSysClockFreq>
 8003308:	4601      	mov	r1, r0
 800330a:	4b0a      	ldr	r3, [pc, #40]	; (8003334 <HAL_RCC_ClockConfig+0x224>)
 800330c:	689b      	ldr	r3, [r3, #8]
 800330e:	091b      	lsrs	r3, r3, #4
 8003310:	f003 030f 	and.w	r3, r3, #15
 8003314:	4a08      	ldr	r2, [pc, #32]	; (8003338 <HAL_RCC_ClockConfig+0x228>)
 8003316:	5cd3      	ldrb	r3, [r2, r3]
 8003318:	fa21 f303 	lsr.w	r3, r1, r3
 800331c:	4a07      	ldr	r2, [pc, #28]	; (800333c <HAL_RCC_ClockConfig+0x22c>)
 800331e:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8003320:	200f      	movs	r0, #15
 8003322:	f001 f869 	bl	80043f8 <HAL_InitTick>

  return HAL_OK;
 8003326:	2300      	movs	r3, #0
}
 8003328:	4618      	mov	r0, r3
 800332a:	3710      	adds	r7, #16
 800332c:	46bd      	mov	sp, r7
 800332e:	bd80      	pop	{r7, pc}
 8003330:	40022000 	.word	0x40022000
 8003334:	40021000 	.word	0x40021000
 8003338:	0800bd1c 	.word	0x0800bd1c
 800333c:	2000002c 	.word	0x2000002c

08003340 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003340:	b480      	push	{r7}
 8003342:	b087      	sub	sp, #28
 8003344:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, pllvco = 0U, pllsource = 0U, pllr = 2U, pllm = 2U;
 8003346:	2300      	movs	r3, #0
 8003348:	617b      	str	r3, [r7, #20]
 800334a:	2300      	movs	r3, #0
 800334c:	613b      	str	r3, [r7, #16]
 800334e:	2300      	movs	r3, #0
 8003350:	60bb      	str	r3, [r7, #8]
 8003352:	2302      	movs	r3, #2
 8003354:	607b      	str	r3, [r7, #4]
 8003356:	2302      	movs	r3, #2
 8003358:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 800335a:	2300      	movs	r3, #0
 800335c:	60fb      	str	r3, [r7, #12]

  if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_MSI) ||
 800335e:	4b4c      	ldr	r3, [pc, #304]	; (8003490 <HAL_RCC_GetSysClockFreq+0x150>)
 8003360:	689b      	ldr	r3, [r3, #8]
 8003362:	f003 030c 	and.w	r3, r3, #12
 8003366:	2b00      	cmp	r3, #0
 8003368:	d00b      	beq.n	8003382 <HAL_RCC_GetSysClockFreq+0x42>
     ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_MSI)))
 800336a:	4b49      	ldr	r3, [pc, #292]	; (8003490 <HAL_RCC_GetSysClockFreq+0x150>)
 800336c:	689b      	ldr	r3, [r3, #8]
 800336e:	f003 030c 	and.w	r3, r3, #12
  if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_MSI) ||
 8003372:	2b0c      	cmp	r3, #12
 8003374:	d127      	bne.n	80033c6 <HAL_RCC_GetSysClockFreq+0x86>
     ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_MSI)))
 8003376:	4b46      	ldr	r3, [pc, #280]	; (8003490 <HAL_RCC_GetSysClockFreq+0x150>)
 8003378:	68db      	ldr	r3, [r3, #12]
 800337a:	f003 0303 	and.w	r3, r3, #3
 800337e:	2b01      	cmp	r3, #1
 8003380:	d121      	bne.n	80033c6 <HAL_RCC_GetSysClockFreq+0x86>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == RESET)
 8003382:	4b43      	ldr	r3, [pc, #268]	; (8003490 <HAL_RCC_GetSysClockFreq+0x150>)
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	f003 0308 	and.w	r3, r3, #8
 800338a:	2b00      	cmp	r3, #0
 800338c:	d107      	bne.n	800339e <HAL_RCC_GetSysClockFreq+0x5e>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = (RCC->CSR & RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 800338e:	4b40      	ldr	r3, [pc, #256]	; (8003490 <HAL_RCC_GetSysClockFreq+0x150>)
 8003390:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003394:	0a1b      	lsrs	r3, r3, #8
 8003396:	f003 030f 	and.w	r3, r3, #15
 800339a:	617b      	str	r3, [r7, #20]
 800339c:	e005      	b.n	80033aa <HAL_RCC_GetSysClockFreq+0x6a>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = (RCC->CR & RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 800339e:	4b3c      	ldr	r3, [pc, #240]	; (8003490 <HAL_RCC_GetSysClockFreq+0x150>)
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	091b      	lsrs	r3, r3, #4
 80033a4:	f003 030f 	and.w	r3, r3, #15
 80033a8:	617b      	str	r3, [r7, #20]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80033aa:	4a3a      	ldr	r2, [pc, #232]	; (8003494 <HAL_RCC_GetSysClockFreq+0x154>)
 80033ac:	697b      	ldr	r3, [r7, #20]
 80033ae:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80033b2:	617b      	str	r3, [r7, #20]

    if(__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_MSI)
 80033b4:	4b36      	ldr	r3, [pc, #216]	; (8003490 <HAL_RCC_GetSysClockFreq+0x150>)
 80033b6:	689b      	ldr	r3, [r3, #8]
 80033b8:	f003 030c 	and.w	r3, r3, #12
 80033bc:	2b00      	cmp	r3, #0
 80033be:	d113      	bne.n	80033e8 <HAL_RCC_GetSysClockFreq+0xa8>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80033c0:	697b      	ldr	r3, [r7, #20]
 80033c2:	60fb      	str	r3, [r7, #12]
    if(__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_MSI)
 80033c4:	e010      	b.n	80033e8 <HAL_RCC_GetSysClockFreq+0xa8>
    }
  }
  else if(__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 80033c6:	4b32      	ldr	r3, [pc, #200]	; (8003490 <HAL_RCC_GetSysClockFreq+0x150>)
 80033c8:	689b      	ldr	r3, [r3, #8]
 80033ca:	f003 030c 	and.w	r3, r3, #12
 80033ce:	2b04      	cmp	r3, #4
 80033d0:	d102      	bne.n	80033d8 <HAL_RCC_GetSysClockFreq+0x98>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80033d2:	4b31      	ldr	r3, [pc, #196]	; (8003498 <HAL_RCC_GetSysClockFreq+0x158>)
 80033d4:	60fb      	str	r3, [r7, #12]
 80033d6:	e007      	b.n	80033e8 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if(__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 80033d8:	4b2d      	ldr	r3, [pc, #180]	; (8003490 <HAL_RCC_GetSysClockFreq+0x150>)
 80033da:	689b      	ldr	r3, [r3, #8]
 80033dc:	f003 030c 	and.w	r3, r3, #12
 80033e0:	2b08      	cmp	r3, #8
 80033e2:	d101      	bne.n	80033e8 <HAL_RCC_GetSysClockFreq+0xa8>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80033e4:	4b2d      	ldr	r3, [pc, #180]	; (800349c <HAL_RCC_GetSysClockFreq+0x15c>)
 80033e6:	60fb      	str	r3, [r7, #12]
  }

  if(__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 80033e8:	4b29      	ldr	r3, [pc, #164]	; (8003490 <HAL_RCC_GetSysClockFreq+0x150>)
 80033ea:	689b      	ldr	r3, [r3, #8]
 80033ec:	f003 030c 	and.w	r3, r3, #12
 80033f0:	2b0c      	cmp	r3, #12
 80033f2:	d145      	bne.n	8003480 <HAL_RCC_GetSysClockFreq+0x140>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 80033f4:	4b26      	ldr	r3, [pc, #152]	; (8003490 <HAL_RCC_GetSysClockFreq+0x150>)
 80033f6:	68db      	ldr	r3, [r3, #12]
 80033f8:	f003 0303 	and.w	r3, r3, #3
 80033fc:	60bb      	str	r3, [r7, #8]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80033fe:	4b24      	ldr	r3, [pc, #144]	; (8003490 <HAL_RCC_GetSysClockFreq+0x150>)
 8003400:	68db      	ldr	r3, [r3, #12]
 8003402:	091b      	lsrs	r3, r3, #4
 8003404:	f003 0307 	and.w	r3, r3, #7
 8003408:	3301      	adds	r3, #1
 800340a:	603b      	str	r3, [r7, #0]

    switch (pllsource)
 800340c:	68bb      	ldr	r3, [r7, #8]
 800340e:	2b02      	cmp	r3, #2
 8003410:	d002      	beq.n	8003418 <HAL_RCC_GetSysClockFreq+0xd8>
 8003412:	2b03      	cmp	r3, #3
 8003414:	d00d      	beq.n	8003432 <HAL_RCC_GetSysClockFreq+0xf2>
 8003416:	e019      	b.n	800344c <HAL_RCC_GetSysClockFreq+0x10c>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003418:	4a1f      	ldr	r2, [pc, #124]	; (8003498 <HAL_RCC_GetSysClockFreq+0x158>)
 800341a:	683b      	ldr	r3, [r7, #0]
 800341c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003420:	4a1b      	ldr	r2, [pc, #108]	; (8003490 <HAL_RCC_GetSysClockFreq+0x150>)
 8003422:	68d2      	ldr	r2, [r2, #12]
 8003424:	0a12      	lsrs	r2, r2, #8
 8003426:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800342a:	fb02 f303 	mul.w	r3, r2, r3
 800342e:	613b      	str	r3, [r7, #16]
      break;
 8003430:	e019      	b.n	8003466 <HAL_RCC_GetSysClockFreq+0x126>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003432:	4a1a      	ldr	r2, [pc, #104]	; (800349c <HAL_RCC_GetSysClockFreq+0x15c>)
 8003434:	683b      	ldr	r3, [r7, #0]
 8003436:	fbb2 f3f3 	udiv	r3, r2, r3
 800343a:	4a15      	ldr	r2, [pc, #84]	; (8003490 <HAL_RCC_GetSysClockFreq+0x150>)
 800343c:	68d2      	ldr	r2, [r2, #12]
 800343e:	0a12      	lsrs	r2, r2, #8
 8003440:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8003444:	fb02 f303 	mul.w	r3, r2, r3
 8003448:	613b      	str	r3, [r7, #16]
      break;
 800344a:	e00c      	b.n	8003466 <HAL_RCC_GetSysClockFreq+0x126>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = (msirange / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800344c:	697a      	ldr	r2, [r7, #20]
 800344e:	683b      	ldr	r3, [r7, #0]
 8003450:	fbb2 f3f3 	udiv	r3, r2, r3
 8003454:	4a0e      	ldr	r2, [pc, #56]	; (8003490 <HAL_RCC_GetSysClockFreq+0x150>)
 8003456:	68d2      	ldr	r2, [r2, #12]
 8003458:	0a12      	lsrs	r2, r2, #8
 800345a:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800345e:	fb02 f303 	mul.w	r3, r2, r3
 8003462:	613b      	str	r3, [r7, #16]
      break;
 8003464:	bf00      	nop
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003466:	4b0a      	ldr	r3, [pc, #40]	; (8003490 <HAL_RCC_GetSysClockFreq+0x150>)
 8003468:	68db      	ldr	r3, [r3, #12]
 800346a:	0e5b      	lsrs	r3, r3, #25
 800346c:	f003 0303 	and.w	r3, r3, #3
 8003470:	3301      	adds	r3, #1
 8003472:	005b      	lsls	r3, r3, #1
 8003474:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8003476:	693a      	ldr	r2, [r7, #16]
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	fbb2 f3f3 	udiv	r3, r2, r3
 800347e:	60fb      	str	r3, [r7, #12]
  }

  return sysclockfreq;
 8003480:	68fb      	ldr	r3, [r7, #12]
}
 8003482:	4618      	mov	r0, r3
 8003484:	371c      	adds	r7, #28
 8003486:	46bd      	mov	sp, r7
 8003488:	f85d 7b04 	ldr.w	r7, [sp], #4
 800348c:	4770      	bx	lr
 800348e:	bf00      	nop
 8003490:	40021000 	.word	0x40021000
 8003494:	0800bd34 	.word	0x0800bd34
 8003498:	00f42400 	.word	0x00f42400
 800349c:	007a1200 	.word	0x007a1200

080034a0 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80034a0:	b480      	push	{r7}
 80034a2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80034a4:	4b03      	ldr	r3, [pc, #12]	; (80034b4 <HAL_RCC_GetHCLKFreq+0x14>)
 80034a6:	681b      	ldr	r3, [r3, #0]
}
 80034a8:	4618      	mov	r0, r3
 80034aa:	46bd      	mov	sp, r7
 80034ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034b0:	4770      	bx	lr
 80034b2:	bf00      	nop
 80034b4:	2000002c 	.word	0x2000002c

080034b8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80034b8:	b580      	push	{r7, lr}
 80034ba:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80034bc:	f7ff fff0 	bl	80034a0 <HAL_RCC_GetHCLKFreq>
 80034c0:	4601      	mov	r1, r0
 80034c2:	4b05      	ldr	r3, [pc, #20]	; (80034d8 <HAL_RCC_GetPCLK1Freq+0x20>)
 80034c4:	689b      	ldr	r3, [r3, #8]
 80034c6:	0a1b      	lsrs	r3, r3, #8
 80034c8:	f003 0307 	and.w	r3, r3, #7
 80034cc:	4a03      	ldr	r2, [pc, #12]	; (80034dc <HAL_RCC_GetPCLK1Freq+0x24>)
 80034ce:	5cd3      	ldrb	r3, [r2, r3]
 80034d0:	fa21 f303 	lsr.w	r3, r1, r3
}
 80034d4:	4618      	mov	r0, r3
 80034d6:	bd80      	pop	{r7, pc}
 80034d8:	40021000 	.word	0x40021000
 80034dc:	0800bd2c 	.word	0x0800bd2c

080034e0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80034e0:	b580      	push	{r7, lr}
 80034e2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80034e4:	f7ff ffdc 	bl	80034a0 <HAL_RCC_GetHCLKFreq>
 80034e8:	4601      	mov	r1, r0
 80034ea:	4b05      	ldr	r3, [pc, #20]	; (8003500 <HAL_RCC_GetPCLK2Freq+0x20>)
 80034ec:	689b      	ldr	r3, [r3, #8]
 80034ee:	0adb      	lsrs	r3, r3, #11
 80034f0:	f003 0307 	and.w	r3, r3, #7
 80034f4:	4a03      	ldr	r2, [pc, #12]	; (8003504 <HAL_RCC_GetPCLK2Freq+0x24>)
 80034f6:	5cd3      	ldrb	r3, [r2, r3]
 80034f8:	fa21 f303 	lsr.w	r3, r1, r3
}
 80034fc:	4618      	mov	r0, r3
 80034fe:	bd80      	pop	{r7, pc}
 8003500:	40021000 	.word	0x40021000
 8003504:	0800bd2c 	.word	0x0800bd2c

08003508 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8003508:	b480      	push	{r7}
 800350a:	b083      	sub	sp, #12
 800350c:	af00      	add	r7, sp, #0
 800350e:	6078      	str	r0, [r7, #4]
 8003510:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	220f      	movs	r2, #15
 8003516:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8003518:	4b12      	ldr	r3, [pc, #72]	; (8003564 <HAL_RCC_GetClockConfig+0x5c>)
 800351a:	689b      	ldr	r3, [r3, #8]
 800351c:	f003 0203 	and.w	r2, r3, #3
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8003524:	4b0f      	ldr	r3, [pc, #60]	; (8003564 <HAL_RCC_GetClockConfig+0x5c>)
 8003526:	689b      	ldr	r3, [r3, #8]
 8003528:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8003530:	4b0c      	ldr	r3, [pc, #48]	; (8003564 <HAL_RCC_GetClockConfig+0x5c>)
 8003532:	689b      	ldr	r3, [r3, #8]
 8003534:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 800353c:	4b09      	ldr	r3, [pc, #36]	; (8003564 <HAL_RCC_GetClockConfig+0x5c>)
 800353e:	689b      	ldr	r3, [r3, #8]
 8003540:	08db      	lsrs	r3, r3, #3
 8003542:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800354a:	4b07      	ldr	r3, [pc, #28]	; (8003568 <HAL_RCC_GetClockConfig+0x60>)
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	f003 0207 	and.w	r2, r3, #7
 8003552:	683b      	ldr	r3, [r7, #0]
 8003554:	601a      	str	r2, [r3, #0]
}
 8003556:	bf00      	nop
 8003558:	370c      	adds	r7, #12
 800355a:	46bd      	mov	sp, r7
 800355c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003560:	4770      	bx	lr
 8003562:	bf00      	nop
 8003564:	40021000 	.word	0x40021000
 8003568:	40022000 	.word	0x40022000

0800356c <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 800356c:	b580      	push	{r7, lr}
 800356e:	b086      	sub	sp, #24
 8003570:	af00      	add	r7, sp, #0
 8003572:	6078      	str	r0, [r7, #4]
  uint32_t vos = 0;
 8003574:	2300      	movs	r3, #0
 8003576:	617b      	str	r3, [r7, #20]
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8003578:	2300      	movs	r3, #0
 800357a:	613b      	str	r3, [r7, #16]
  
  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 800357c:	4b2a      	ldr	r3, [pc, #168]	; (8003628 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800357e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003580:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003584:	2b00      	cmp	r3, #0
 8003586:	d003      	beq.n	8003590 <RCC_SetFlashLatencyFromMSIRange+0x24>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8003588:	f7ff f9fc 	bl	8002984 <HAL_PWREx_GetVoltageRange>
 800358c:	6178      	str	r0, [r7, #20]
 800358e:	e014      	b.n	80035ba <RCC_SetFlashLatencyFromMSIRange+0x4e>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8003590:	4a25      	ldr	r2, [pc, #148]	; (8003628 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003592:	4b25      	ldr	r3, [pc, #148]	; (8003628 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003594:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003596:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800359a:	6593      	str	r3, [r2, #88]	; 0x58
 800359c:	4b22      	ldr	r3, [pc, #136]	; (8003628 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800359e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80035a0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80035a4:	60fb      	str	r3, [r7, #12]
 80035a6:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80035a8:	f7ff f9ec 	bl	8002984 <HAL_PWREx_GetVoltageRange>
 80035ac:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80035ae:	4a1e      	ldr	r2, [pc, #120]	; (8003628 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80035b0:	4b1d      	ldr	r3, [pc, #116]	; (8003628 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80035b2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80035b4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80035b8:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80035ba:	697b      	ldr	r3, [r7, #20]
 80035bc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80035c0:	d10b      	bne.n	80035da <RCC_SetFlashLatencyFromMSIRange+0x6e>
  {
    if(msirange > RCC_MSIRANGE_8)
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	2b80      	cmp	r3, #128	; 0x80
 80035c6:	d919      	bls.n	80035fc <RCC_SetFlashLatencyFromMSIRange+0x90>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	2ba0      	cmp	r3, #160	; 0xa0
 80035cc:	d902      	bls.n	80035d4 <RCC_SetFlashLatencyFromMSIRange+0x68>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80035ce:	2302      	movs	r3, #2
 80035d0:	613b      	str	r3, [r7, #16]
 80035d2:	e013      	b.n	80035fc <RCC_SetFlashLatencyFromMSIRange+0x90>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80035d4:	2301      	movs	r3, #1
 80035d6:	613b      	str	r3, [r7, #16]
 80035d8:	e010      	b.n	80035fc <RCC_SetFlashLatencyFromMSIRange+0x90>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	2b80      	cmp	r3, #128	; 0x80
 80035de:	d902      	bls.n	80035e6 <RCC_SetFlashLatencyFromMSIRange+0x7a>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 80035e0:	2303      	movs	r3, #3
 80035e2:	613b      	str	r3, [r7, #16]
 80035e4:	e00a      	b.n	80035fc <RCC_SetFlashLatencyFromMSIRange+0x90>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	2b80      	cmp	r3, #128	; 0x80
 80035ea:	d102      	bne.n	80035f2 <RCC_SetFlashLatencyFromMSIRange+0x86>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80035ec:	2302      	movs	r3, #2
 80035ee:	613b      	str	r3, [r7, #16]
 80035f0:	e004      	b.n	80035fc <RCC_SetFlashLatencyFromMSIRange+0x90>
      }
      else if(msirange == RCC_MSIRANGE_7) 
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	2b70      	cmp	r3, #112	; 0x70
 80035f6:	d101      	bne.n	80035fc <RCC_SetFlashLatencyFromMSIRange+0x90>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80035f8:	2301      	movs	r3, #1
 80035fa:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }
       
  __HAL_FLASH_SET_LATENCY(latency);
 80035fc:	490b      	ldr	r1, [pc, #44]	; (800362c <RCC_SetFlashLatencyFromMSIRange+0xc0>)
 80035fe:	4b0b      	ldr	r3, [pc, #44]	; (800362c <RCC_SetFlashLatencyFromMSIRange+0xc0>)
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	f023 0207 	bic.w	r2, r3, #7
 8003606:	693b      	ldr	r3, [r7, #16]
 8003608:	4313      	orrs	r3, r2
 800360a:	600b      	str	r3, [r1, #0]
  
  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if((FLASH->ACR & FLASH_ACR_LATENCY) != latency)
 800360c:	4b07      	ldr	r3, [pc, #28]	; (800362c <RCC_SetFlashLatencyFromMSIRange+0xc0>)
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	f003 0207 	and.w	r2, r3, #7
 8003614:	693b      	ldr	r3, [r7, #16]
 8003616:	429a      	cmp	r2, r3
 8003618:	d001      	beq.n	800361e <RCC_SetFlashLatencyFromMSIRange+0xb2>
  {
    return HAL_ERROR;
 800361a:	2301      	movs	r3, #1
 800361c:	e000      	b.n	8003620 <RCC_SetFlashLatencyFromMSIRange+0xb4>
  }
  
  return HAL_OK;
 800361e:	2300      	movs	r3, #0
}
 8003620:	4618      	mov	r0, r3
 8003622:	3718      	adds	r7, #24
 8003624:	46bd      	mov	sp, r7
 8003626:	bd80      	pop	{r7, pc}
 8003628:	40021000 	.word	0x40021000
 800362c:	40022000 	.word	0x40022000

08003630 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003630:	b580      	push	{r7, lr}
 8003632:	b086      	sub	sp, #24
 8003634:	af00      	add	r7, sp, #0
 8003636:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister = 0;
 8003638:	2300      	movs	r3, #0
 800363a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = 0U;
 800363c:	2300      	movs	r3, #0
 800363e:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003640:	2300      	movs	r3, #0
 8003642:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003644:	2300      	movs	r3, #0
 8003646:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003650:	2b00      	cmp	r3, #0
 8003652:	d03f      	beq.n	80036d4 <HAL_RCCEx_PeriphCLKConfig+0xa4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003658:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800365c:	d01c      	beq.n	8003698 <HAL_RCCEx_PeriphCLKConfig+0x68>
 800365e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003662:	d802      	bhi.n	800366a <HAL_RCCEx_PeriphCLKConfig+0x3a>
 8003664:	2b00      	cmp	r3, #0
 8003666:	d00e      	beq.n	8003686 <HAL_RCCEx_PeriphCLKConfig+0x56>
 8003668:	e01f      	b.n	80036aa <HAL_RCCEx_PeriphCLKConfig+0x7a>
 800366a:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800366e:	d003      	beq.n	8003678 <HAL_RCCEx_PeriphCLKConfig+0x48>
 8003670:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8003674:	d01c      	beq.n	80036b0 <HAL_RCCEx_PeriphCLKConfig+0x80>
 8003676:	e018      	b.n	80036aa <HAL_RCCEx_PeriphCLKConfig+0x7a>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated form System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003678:	4a82      	ldr	r2, [pc, #520]	; (8003884 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800367a:	4b82      	ldr	r3, [pc, #520]	; (8003884 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800367c:	68db      	ldr	r3, [r3, #12]
 800367e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003682:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003684:	e015      	b.n	80036b2 <HAL_RCCEx_PeriphCLKConfig+0x82>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	3304      	adds	r3, #4
 800368a:	2100      	movs	r1, #0
 800368c:	4618      	mov	r0, r3
 800368e:	f000 fab3 	bl	8003bf8 <RCCEx_PLLSAI1_Config>
 8003692:	4603      	mov	r3, r0
 8003694:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003696:	e00c      	b.n	80036b2 <HAL_RCCEx_PeriphCLKConfig+0x82>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	3320      	adds	r3, #32
 800369c:	2100      	movs	r1, #0
 800369e:	4618      	mov	r0, r3
 80036a0:	f000 fb9c 	bl	8003ddc <RCCEx_PLLSAI2_Config>
 80036a4:	4603      	mov	r3, r0
 80036a6:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80036a8:	e003      	b.n	80036b2 <HAL_RCCEx_PeriphCLKConfig+0x82>
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80036aa:	2301      	movs	r3, #1
 80036ac:	74fb      	strb	r3, [r7, #19]
      break;
 80036ae:	e000      	b.n	80036b2 <HAL_RCCEx_PeriphCLKConfig+0x82>
      break;
 80036b0:	bf00      	nop
    }

    if(ret == HAL_OK)
 80036b2:	7cfb      	ldrb	r3, [r7, #19]
 80036b4:	2b00      	cmp	r3, #0
 80036b6:	d10b      	bne.n	80036d0 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80036b8:	4972      	ldr	r1, [pc, #456]	; (8003884 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80036ba:	4b72      	ldr	r3, [pc, #456]	; (8003884 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80036bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80036c0:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80036c8:	4313      	orrs	r3, r2
 80036ca:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 80036ce:	e001      	b.n	80036d4 <HAL_RCCEx_PeriphCLKConfig+0xa4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80036d0:	7cfb      	ldrb	r3, [r7, #19]
 80036d2:	74bb      	strb	r3, [r7, #18]
  }

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80036dc:	2b00      	cmp	r3, #0
 80036de:	d03f      	beq.n	8003760 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80036e4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80036e8:	d01c      	beq.n	8003724 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 80036ea:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80036ee:	d802      	bhi.n	80036f6 <HAL_RCCEx_PeriphCLKConfig+0xc6>
 80036f0:	2b00      	cmp	r3, #0
 80036f2:	d00e      	beq.n	8003712 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 80036f4:	e01f      	b.n	8003736 <HAL_RCCEx_PeriphCLKConfig+0x106>
 80036f6:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80036fa:	d003      	beq.n	8003704 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 80036fc:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8003700:	d01c      	beq.n	800373c <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8003702:	e018      	b.n	8003736 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003704:	4a5f      	ldr	r2, [pc, #380]	; (8003884 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8003706:	4b5f      	ldr	r3, [pc, #380]	; (8003884 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8003708:	68db      	ldr	r3, [r3, #12]
 800370a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800370e:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003710:	e015      	b.n	800373e <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	3304      	adds	r3, #4
 8003716:	2100      	movs	r1, #0
 8003718:	4618      	mov	r0, r3
 800371a:	f000 fa6d 	bl	8003bf8 <RCCEx_PLLSAI1_Config>
 800371e:	4603      	mov	r3, r0
 8003720:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003722:	e00c      	b.n	800373e <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	3320      	adds	r3, #32
 8003728:	2100      	movs	r1, #0
 800372a:	4618      	mov	r0, r3
 800372c:	f000 fb56 	bl	8003ddc <RCCEx_PLLSAI2_Config>
 8003730:	4603      	mov	r3, r0
 8003732:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003734:	e003      	b.n	800373e <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003736:	2301      	movs	r3, #1
 8003738:	74fb      	strb	r3, [r7, #19]
      break;
 800373a:	e000      	b.n	800373e <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 800373c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800373e:	7cfb      	ldrb	r3, [r7, #19]
 8003740:	2b00      	cmp	r3, #0
 8003742:	d10b      	bne.n	800375c <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8003744:	494f      	ldr	r1, [pc, #316]	; (8003884 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8003746:	4b4f      	ldr	r3, [pc, #316]	; (8003884 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8003748:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800374c:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003754:	4313      	orrs	r3, r2
 8003756:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 800375a:	e001      	b.n	8003760 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800375c:	7cfb      	ldrb	r3, [r7, #19]
 800375e:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003768:	2b00      	cmp	r3, #0
 800376a:	f000 809a 	beq.w	80038a2 <HAL_RCCEx_PeriphCLKConfig+0x272>
  {
    FlagStatus       pwrclkchanged = RESET;
 800376e:	2300      	movs	r3, #0
 8003770:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003772:	4b44      	ldr	r3, [pc, #272]	; (8003884 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8003774:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003776:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800377a:	2b00      	cmp	r3, #0
 800377c:	d10d      	bne.n	800379a <HAL_RCCEx_PeriphCLKConfig+0x16a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800377e:	4a41      	ldr	r2, [pc, #260]	; (8003884 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8003780:	4b40      	ldr	r3, [pc, #256]	; (8003884 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8003782:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003784:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003788:	6593      	str	r3, [r2, #88]	; 0x58
 800378a:	4b3e      	ldr	r3, [pc, #248]	; (8003884 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800378c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800378e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003792:	60bb      	str	r3, [r7, #8]
 8003794:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003796:	2301      	movs	r3, #1
 8003798:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800379a:	4a3b      	ldr	r2, [pc, #236]	; (8003888 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800379c:	4b3a      	ldr	r3, [pc, #232]	; (8003888 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80037a4:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80037a6:	f7fd fc4f 	bl	8001048 <HAL_GetTick>
 80037aa:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 80037ac:	e009      	b.n	80037c2 <HAL_RCCEx_PeriphCLKConfig+0x192>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80037ae:	f7fd fc4b 	bl	8001048 <HAL_GetTick>
 80037b2:	4602      	mov	r2, r0
 80037b4:	68fb      	ldr	r3, [r7, #12]
 80037b6:	1ad3      	subs	r3, r2, r3
 80037b8:	2b02      	cmp	r3, #2
 80037ba:	d902      	bls.n	80037c2 <HAL_RCCEx_PeriphCLKConfig+0x192>
      {
        ret = HAL_TIMEOUT;
 80037bc:	2303      	movs	r3, #3
 80037be:	74fb      	strb	r3, [r7, #19]
        break;
 80037c0:	e005      	b.n	80037ce <HAL_RCCEx_PeriphCLKConfig+0x19e>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 80037c2:	4b31      	ldr	r3, [pc, #196]	; (8003888 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80037ca:	2b00      	cmp	r3, #0
 80037cc:	d0ef      	beq.n	80037ae <HAL_RCCEx_PeriphCLKConfig+0x17e>
      }
    }

    if(ret == HAL_OK)
 80037ce:	7cfb      	ldrb	r3, [r7, #19]
 80037d0:	2b00      	cmp	r3, #0
 80037d2:	d15b      	bne.n	800388c <HAL_RCCEx_PeriphCLKConfig+0x25c>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80037d4:	4b2b      	ldr	r3, [pc, #172]	; (8003884 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80037d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80037da:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80037de:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NO_CLK) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80037e0:	697b      	ldr	r3, [r7, #20]
 80037e2:	2b00      	cmp	r3, #0
 80037e4:	d01f      	beq.n	8003826 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	f8d3 2084 	ldr.w	r2, [r3, #132]	; 0x84
 80037ec:	697b      	ldr	r3, [r7, #20]
 80037ee:	429a      	cmp	r2, r3
 80037f0:	d019      	beq.n	8003826 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80037f2:	4b24      	ldr	r3, [pc, #144]	; (8003884 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80037f4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80037f8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80037fc:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80037fe:	4a21      	ldr	r2, [pc, #132]	; (8003884 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8003800:	4b20      	ldr	r3, [pc, #128]	; (8003884 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8003802:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003806:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800380a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800380e:	4a1d      	ldr	r2, [pc, #116]	; (8003884 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8003810:	4b1c      	ldr	r3, [pc, #112]	; (8003884 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8003812:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003816:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800381a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800381e:	4a19      	ldr	r2, [pc, #100]	; (8003884 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8003820:	697b      	ldr	r3, [r7, #20]
 8003822:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003826:	697b      	ldr	r3, [r7, #20]
 8003828:	f003 0301 	and.w	r3, r3, #1
 800382c:	2b00      	cmp	r3, #0
 800382e:	d016      	beq.n	800385e <HAL_RCCEx_PeriphCLKConfig+0x22e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003830:	f7fd fc0a 	bl	8001048 <HAL_GetTick>
 8003834:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == RESET)
 8003836:	e00b      	b.n	8003850 <HAL_RCCEx_PeriphCLKConfig+0x220>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003838:	f7fd fc06 	bl	8001048 <HAL_GetTick>
 800383c:	4602      	mov	r2, r0
 800383e:	68fb      	ldr	r3, [r7, #12]
 8003840:	1ad3      	subs	r3, r2, r3
 8003842:	f241 3288 	movw	r2, #5000	; 0x1388
 8003846:	4293      	cmp	r3, r2
 8003848:	d902      	bls.n	8003850 <HAL_RCCEx_PeriphCLKConfig+0x220>
          {
            ret = HAL_TIMEOUT;
 800384a:	2303      	movs	r3, #3
 800384c:	74fb      	strb	r3, [r7, #19]
            break;
 800384e:	e006      	b.n	800385e <HAL_RCCEx_PeriphCLKConfig+0x22e>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == RESET)
 8003850:	4b0c      	ldr	r3, [pc, #48]	; (8003884 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8003852:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003856:	f003 0302 	and.w	r3, r3, #2
 800385a:	2b00      	cmp	r3, #0
 800385c:	d0ec      	beq.n	8003838 <HAL_RCCEx_PeriphCLKConfig+0x208>
          }
        }
      }
      
      if(ret == HAL_OK)
 800385e:	7cfb      	ldrb	r3, [r7, #19]
 8003860:	2b00      	cmp	r3, #0
 8003862:	d10c      	bne.n	800387e <HAL_RCCEx_PeriphCLKConfig+0x24e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003864:	4907      	ldr	r1, [pc, #28]	; (8003884 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8003866:	4b07      	ldr	r3, [pc, #28]	; (8003884 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8003868:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800386c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003876:	4313      	orrs	r3, r2
 8003878:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 800387c:	e008      	b.n	8003890 <HAL_RCCEx_PeriphCLKConfig+0x260>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800387e:	7cfb      	ldrb	r3, [r7, #19]
 8003880:	74bb      	strb	r3, [r7, #18]
 8003882:	e005      	b.n	8003890 <HAL_RCCEx_PeriphCLKConfig+0x260>
 8003884:	40021000 	.word	0x40021000
 8003888:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800388c:	7cfb      	ldrb	r3, [r7, #19]
 800388e:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003890:	7c7b      	ldrb	r3, [r7, #17]
 8003892:	2b01      	cmp	r3, #1
 8003894:	d105      	bne.n	80038a2 <HAL_RCCEx_PeriphCLKConfig+0x272>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003896:	4a9e      	ldr	r2, [pc, #632]	; (8003b10 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 8003898:	4b9d      	ldr	r3, [pc, #628]	; (8003b10 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 800389a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800389c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80038a0:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	f003 0301 	and.w	r3, r3, #1
 80038aa:	2b00      	cmp	r3, #0
 80038ac:	d00a      	beq.n	80038c4 <HAL_RCCEx_PeriphCLKConfig+0x294>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80038ae:	4998      	ldr	r1, [pc, #608]	; (8003b10 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 80038b0:	4b97      	ldr	r3, [pc, #604]	; (8003b10 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 80038b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80038b6:	f023 0203 	bic.w	r2, r3, #3
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80038be:	4313      	orrs	r3, r2
 80038c0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	f003 0302 	and.w	r3, r3, #2
 80038cc:	2b00      	cmp	r3, #0
 80038ce:	d00a      	beq.n	80038e6 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80038d0:	498f      	ldr	r1, [pc, #572]	; (8003b10 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 80038d2:	4b8f      	ldr	r3, [pc, #572]	; (8003b10 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 80038d4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80038d8:	f023 020c 	bic.w	r2, r3, #12
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80038e0:	4313      	orrs	r3, r2
 80038e2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	f003 0304 	and.w	r3, r3, #4
 80038ee:	2b00      	cmp	r3, #0
 80038f0:	d00a      	beq.n	8003908 <HAL_RCCEx_PeriphCLKConfig+0x2d8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80038f2:	4987      	ldr	r1, [pc, #540]	; (8003b10 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 80038f4:	4b86      	ldr	r3, [pc, #536]	; (8003b10 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 80038f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80038fa:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003902:	4313      	orrs	r3, r2
 8003904:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	f003 0308 	and.w	r3, r3, #8
 8003910:	2b00      	cmp	r3, #0
 8003912:	d00a      	beq.n	800392a <HAL_RCCEx_PeriphCLKConfig+0x2fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003914:	497e      	ldr	r1, [pc, #504]	; (8003b10 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 8003916:	4b7e      	ldr	r3, [pc, #504]	; (8003b10 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 8003918:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800391c:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003924:	4313      	orrs	r3, r2
 8003926:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	f003 0310 	and.w	r3, r3, #16
 8003932:	2b00      	cmp	r3, #0
 8003934:	d00a      	beq.n	800394c <HAL_RCCEx_PeriphCLKConfig+0x31c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8003936:	4976      	ldr	r1, [pc, #472]	; (8003b10 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 8003938:	4b75      	ldr	r3, [pc, #468]	; (8003b10 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 800393a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800393e:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003946:	4313      	orrs	r3, r2
 8003948:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	f003 0320 	and.w	r3, r3, #32
 8003954:	2b00      	cmp	r3, #0
 8003956:	d00a      	beq.n	800396e <HAL_RCCEx_PeriphCLKConfig+0x33e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003958:	496d      	ldr	r1, [pc, #436]	; (8003b10 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 800395a:	4b6d      	ldr	r3, [pc, #436]	; (8003b10 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 800395c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003960:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003968:	4313      	orrs	r3, r2
 800396a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003976:	2b00      	cmp	r3, #0
 8003978:	d00a      	beq.n	8003990 <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800397a:	4965      	ldr	r1, [pc, #404]	; (8003b10 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 800397c:	4b64      	ldr	r3, [pc, #400]	; (8003b10 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 800397e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003982:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800398a:	4313      	orrs	r3, r2
 800398c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003998:	2b00      	cmp	r3, #0
 800399a:	d00a      	beq.n	80039b2 <HAL_RCCEx_PeriphCLKConfig+0x382>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800399c:	495c      	ldr	r1, [pc, #368]	; (8003b10 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 800399e:	4b5c      	ldr	r3, [pc, #368]	; (8003b10 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 80039a0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80039a4:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80039ac:	4313      	orrs	r3, r2
 80039ae:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80039ba:	2b00      	cmp	r3, #0
 80039bc:	d00a      	beq.n	80039d4 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80039be:	4954      	ldr	r1, [pc, #336]	; (8003b10 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 80039c0:	4b53      	ldr	r3, [pc, #332]	; (8003b10 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 80039c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80039c6:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80039ce:	4313      	orrs	r3, r2
 80039d0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)  

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80039dc:	2b00      	cmp	r3, #0
 80039de:	d00a      	beq.n	80039f6 <HAL_RCCEx_PeriphCLKConfig+0x3c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80039e0:	494b      	ldr	r1, [pc, #300]	; (8003b10 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 80039e2:	4b4b      	ldr	r3, [pc, #300]	; (8003b10 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 80039e4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80039e8:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80039f0:	4313      	orrs	r3, r2
 80039f2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80039fe:	2b00      	cmp	r3, #0
 8003a00:	d00a      	beq.n	8003a18 <HAL_RCCEx_PeriphCLKConfig+0x3e8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003a02:	4943      	ldr	r1, [pc, #268]	; (8003b10 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 8003a04:	4b42      	ldr	r3, [pc, #264]	; (8003b10 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 8003a06:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003a0a:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003a12:	4313      	orrs	r3, r2
 8003a14:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003a20:	2b00      	cmp	r3, #0
 8003a22:	d028      	beq.n	8003a76 <HAL_RCCEx_PeriphCLKConfig+0x446>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003a24:	493a      	ldr	r1, [pc, #232]	; (8003b10 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 8003a26:	4b3a      	ldr	r3, [pc, #232]	; (8003b10 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 8003a28:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003a2c:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003a34:	4313      	orrs	r3, r2
 8003a36:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003a3e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003a42:	d106      	bne.n	8003a52 <HAL_RCCEx_PeriphCLKConfig+0x422>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003a44:	4a32      	ldr	r2, [pc, #200]	; (8003b10 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 8003a46:	4b32      	ldr	r3, [pc, #200]	; (8003b10 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 8003a48:	68db      	ldr	r3, [r3, #12]
 8003a4a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003a4e:	60d3      	str	r3, [r2, #12]
 8003a50:	e011      	b.n	8003a76 <HAL_RCCEx_PeriphCLKConfig+0x446>
    }
    else
    {
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003a56:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003a5a:	d10c      	bne.n	8003a76 <HAL_RCCEx_PeriphCLKConfig+0x446>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	3304      	adds	r3, #4
 8003a60:	2101      	movs	r1, #1
 8003a62:	4618      	mov	r0, r3
 8003a64:	f000 f8c8 	bl	8003bf8 <RCCEx_PLLSAI1_Config>
 8003a68:	4603      	mov	r3, r0
 8003a6a:	74fb      	strb	r3, [r7, #19]
      
        if(ret != HAL_OK)
 8003a6c:	7cfb      	ldrb	r3, [r7, #19]
 8003a6e:	2b00      	cmp	r3, #0
 8003a70:	d001      	beq.n	8003a76 <HAL_RCCEx_PeriphCLKConfig+0x446>
        {
          /* set overall return value */
          status = ret;
 8003a72:	7cfb      	ldrb	r3, [r7, #19]
 8003a74:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	681b      	ldr	r3, [r3, #0]
 8003a7a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003a7e:	2b00      	cmp	r3, #0
 8003a80:	d028      	beq.n	8003ad4 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8003a82:	4923      	ldr	r1, [pc, #140]	; (8003b10 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 8003a84:	4b22      	ldr	r3, [pc, #136]	; (8003b10 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 8003a86:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003a8a:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003a92:	4313      	orrs	r3, r2
 8003a94:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003a9c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003aa0:	d106      	bne.n	8003ab0 <HAL_RCCEx_PeriphCLKConfig+0x480>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003aa2:	4a1b      	ldr	r2, [pc, #108]	; (8003b10 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 8003aa4:	4b1a      	ldr	r3, [pc, #104]	; (8003b10 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 8003aa6:	68db      	ldr	r3, [r3, #12]
 8003aa8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003aac:	60d3      	str	r3, [r2, #12]
 8003aae:	e011      	b.n	8003ad4 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
    }
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003ab4:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003ab8:	d10c      	bne.n	8003ad4 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	3304      	adds	r3, #4
 8003abe:	2101      	movs	r1, #1
 8003ac0:	4618      	mov	r0, r3
 8003ac2:	f000 f899 	bl	8003bf8 <RCCEx_PLLSAI1_Config>
 8003ac6:	4603      	mov	r3, r0
 8003ac8:	74fb      	strb	r3, [r7, #19]
      
      if(ret != HAL_OK)
 8003aca:	7cfb      	ldrb	r3, [r7, #19]
 8003acc:	2b00      	cmp	r3, #0
 8003ace:	d001      	beq.n	8003ad4 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
      {
        /* set overall return value */
        status = ret;
 8003ad0:	7cfb      	ldrb	r3, [r7, #19]
 8003ad2:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003adc:	2b00      	cmp	r3, #0
 8003ade:	d02b      	beq.n	8003b38 <HAL_RCCEx_PeriphCLKConfig+0x508>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003ae0:	490b      	ldr	r1, [pc, #44]	; (8003b10 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 8003ae2:	4b0b      	ldr	r3, [pc, #44]	; (8003b10 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 8003ae4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003ae8:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003af0:	4313      	orrs	r3, r2
 8003af2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003afa:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003afe:	d109      	bne.n	8003b14 <HAL_RCCEx_PeriphCLKConfig+0x4e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003b00:	4a03      	ldr	r2, [pc, #12]	; (8003b10 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 8003b02:	4b03      	ldr	r3, [pc, #12]	; (8003b10 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 8003b04:	68db      	ldr	r3, [r3, #12]
 8003b06:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003b0a:	60d3      	str	r3, [r2, #12]
 8003b0c:	e014      	b.n	8003b38 <HAL_RCCEx_PeriphCLKConfig+0x508>
 8003b0e:	bf00      	nop
 8003b10:	40021000 	.word	0x40021000
    }
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003b18:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003b1c:	d10c      	bne.n	8003b38 <HAL_RCCEx_PeriphCLKConfig+0x508>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	3304      	adds	r3, #4
 8003b22:	2101      	movs	r1, #1
 8003b24:	4618      	mov	r0, r3
 8003b26:	f000 f867 	bl	8003bf8 <RCCEx_PLLSAI1_Config>
 8003b2a:	4603      	mov	r3, r0
 8003b2c:	74fb      	strb	r3, [r7, #19]
      
      if(ret != HAL_OK)
 8003b2e:	7cfb      	ldrb	r3, [r7, #19]
 8003b30:	2b00      	cmp	r3, #0
 8003b32:	d001      	beq.n	8003b38 <HAL_RCCEx_PeriphCLKConfig+0x508>
      {
        /* set overall return value */
        status = ret;
 8003b34:	7cfb      	ldrb	r3, [r7, #19]
 8003b36:	74bb      	strb	r3, [r7, #18]
      }
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003b40:	2b00      	cmp	r3, #0
 8003b42:	d02f      	beq.n	8003ba4 <HAL_RCCEx_PeriphCLKConfig+0x574>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003b44:	492b      	ldr	r1, [pc, #172]	; (8003bf4 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8003b46:	4b2b      	ldr	r3, [pc, #172]	; (8003bf4 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8003b48:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003b4c:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003b54:	4313      	orrs	r3, r2
 8003b56:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003b5e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8003b62:	d10d      	bne.n	8003b80 <HAL_RCCEx_PeriphCLKConfig+0x550>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	3304      	adds	r3, #4
 8003b68:	2102      	movs	r1, #2
 8003b6a:	4618      	mov	r0, r3
 8003b6c:	f000 f844 	bl	8003bf8 <RCCEx_PLLSAI1_Config>
 8003b70:	4603      	mov	r3, r0
 8003b72:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003b74:	7cfb      	ldrb	r3, [r7, #19]
 8003b76:	2b00      	cmp	r3, #0
 8003b78:	d014      	beq.n	8003ba4 <HAL_RCCEx_PeriphCLKConfig+0x574>
      {
        /* set overall return value */
        status = ret;
 8003b7a:	7cfb      	ldrb	r3, [r7, #19]
 8003b7c:	74bb      	strb	r3, [r7, #18]
 8003b7e:	e011      	b.n	8003ba4 <HAL_RCCEx_PeriphCLKConfig+0x574>
      }
    }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003b84:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003b88:	d10c      	bne.n	8003ba4 <HAL_RCCEx_PeriphCLKConfig+0x574>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	3320      	adds	r3, #32
 8003b8e:	2102      	movs	r1, #2
 8003b90:	4618      	mov	r0, r3
 8003b92:	f000 f923 	bl	8003ddc <RCCEx_PLLSAI2_Config>
 8003b96:	4603      	mov	r3, r0
 8003b98:	74fb      	strb	r3, [r7, #19]
      
      if(ret != HAL_OK)
 8003b9a:	7cfb      	ldrb	r3, [r7, #19]
 8003b9c:	2b00      	cmp	r3, #0
 8003b9e:	d001      	beq.n	8003ba4 <HAL_RCCEx_PeriphCLKConfig+0x574>
      {
        /* set overall return value */
        status = ret;
 8003ba0:	7cfb      	ldrb	r3, [r7, #19]
 8003ba2:	74bb      	strb	r3, [r7, #18]
  }

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003bac:	2b00      	cmp	r3, #0
 8003bae:	d00a      	beq.n	8003bc6 <HAL_RCCEx_PeriphCLKConfig+0x596>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8003bb0:	4910      	ldr	r1, [pc, #64]	; (8003bf4 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8003bb2:	4b10      	ldr	r3, [pc, #64]	; (8003bf4 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8003bb4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003bb8:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003bc0:	4313      	orrs	r3, r2
 8003bc2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003bce:	2b00      	cmp	r3, #0
 8003bd0:	d00b      	beq.n	8003bea <HAL_RCCEx_PeriphCLKConfig+0x5ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8003bd2:	4908      	ldr	r1, [pc, #32]	; (8003bf4 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8003bd4:	4b07      	ldr	r3, [pc, #28]	; (8003bf4 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8003bd6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003bda:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003be4:	4313      	orrs	r3, r2
 8003be6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8003bea:	7cbb      	ldrb	r3, [r7, #18]
}
 8003bec:	4618      	mov	r0, r3
 8003bee:	3718      	adds	r7, #24
 8003bf0:	46bd      	mov	sp, r7
 8003bf2:	bd80      	pop	{r7, pc}
 8003bf4:	40021000 	.word	0x40021000

08003bf8 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8003bf8:	b580      	push	{r7, lr}
 8003bfa:	b084      	sub	sp, #16
 8003bfc:	af00      	add	r7, sp, #0
 8003bfe:	6078      	str	r0, [r7, #4]
 8003c00:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8003c02:	2300      	movs	r3, #0
 8003c04:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8003c06:	2300      	movs	r3, #0
 8003c08:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));
  
  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003c0a:	4b73      	ldr	r3, [pc, #460]	; (8003dd8 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003c0c:	68db      	ldr	r3, [r3, #12]
 8003c0e:	f003 0303 	and.w	r3, r3, #3
 8003c12:	2b00      	cmp	r3, #0
 8003c14:	d018      	beq.n	8003c48 <RCCEx_PLLSAI1_Config+0x50>
  {
    /* PLL clock source and divider M already set, check that no request for change  */ 
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8003c16:	4b70      	ldr	r3, [pc, #448]	; (8003dd8 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003c18:	68db      	ldr	r3, [r3, #12]
 8003c1a:	f003 0203 	and.w	r2, r3, #3
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	681b      	ldr	r3, [r3, #0]
 8003c22:	429a      	cmp	r2, r3
 8003c24:	d10d      	bne.n	8003c42 <RCCEx_PLLSAI1_Config+0x4a>
       || 
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	681b      	ldr	r3, [r3, #0]
       || 
 8003c2a:	2b00      	cmp	r3, #0
 8003c2c:	d009      	beq.n	8003c42 <RCCEx_PLLSAI1_Config+0x4a>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       || 
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8003c2e:	4b6a      	ldr	r3, [pc, #424]	; (8003dd8 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003c30:	68db      	ldr	r3, [r3, #12]
 8003c32:	091b      	lsrs	r3, r3, #4
 8003c34:	f003 0307 	and.w	r3, r3, #7
 8003c38:	1c5a      	adds	r2, r3, #1
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	685b      	ldr	r3, [r3, #4]
       || 
 8003c3e:	429a      	cmp	r2, r3
 8003c40:	d044      	beq.n	8003ccc <RCCEx_PLLSAI1_Config+0xd4>
#endif
      )
    {
      status = HAL_ERROR;
 8003c42:	2301      	movs	r3, #1
 8003c44:	73fb      	strb	r3, [r7, #15]
 8003c46:	e041      	b.n	8003ccc <RCCEx_PLLSAI1_Config+0xd4>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	2b02      	cmp	r3, #2
 8003c4e:	d00c      	beq.n	8003c6a <RCCEx_PLLSAI1_Config+0x72>
 8003c50:	2b03      	cmp	r3, #3
 8003c52:	d013      	beq.n	8003c7c <RCCEx_PLLSAI1_Config+0x84>
 8003c54:	2b01      	cmp	r3, #1
 8003c56:	d120      	bne.n	8003c9a <RCCEx_PLLSAI1_Config+0xa2>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8003c58:	4b5f      	ldr	r3, [pc, #380]	; (8003dd8 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	f003 0302 	and.w	r3, r3, #2
 8003c60:	2b00      	cmp	r3, #0
 8003c62:	d11d      	bne.n	8003ca0 <RCCEx_PLLSAI1_Config+0xa8>
      {
        status = HAL_ERROR;
 8003c64:	2301      	movs	r3, #1
 8003c66:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003c68:	e01a      	b.n	8003ca0 <RCCEx_PLLSAI1_Config+0xa8>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003c6a:	4b5b      	ldr	r3, [pc, #364]	; (8003dd8 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003c72:	2b00      	cmp	r3, #0
 8003c74:	d116      	bne.n	8003ca4 <RCCEx_PLLSAI1_Config+0xac>
      {
        status = HAL_ERROR;
 8003c76:	2301      	movs	r3, #1
 8003c78:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003c7a:	e013      	b.n	8003ca4 <RCCEx_PLLSAI1_Config+0xac>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY) && HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003c7c:	4b56      	ldr	r3, [pc, #344]	; (8003dd8 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003c84:	2b00      	cmp	r3, #0
 8003c86:	d10f      	bne.n	8003ca8 <RCCEx_PLLSAI1_Config+0xb0>
 8003c88:	4b53      	ldr	r3, [pc, #332]	; (8003dd8 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003c90:	2b00      	cmp	r3, #0
 8003c92:	d109      	bne.n	8003ca8 <RCCEx_PLLSAI1_Config+0xb0>
      {
        status = HAL_ERROR;
 8003c94:	2301      	movs	r3, #1
 8003c96:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003c98:	e006      	b.n	8003ca8 <RCCEx_PLLSAI1_Config+0xb0>
    default:
      status = HAL_ERROR;
 8003c9a:	2301      	movs	r3, #1
 8003c9c:	73fb      	strb	r3, [r7, #15]
      break;
 8003c9e:	e004      	b.n	8003caa <RCCEx_PLLSAI1_Config+0xb2>
      break;
 8003ca0:	bf00      	nop
 8003ca2:	e002      	b.n	8003caa <RCCEx_PLLSAI1_Config+0xb2>
      break;
 8003ca4:	bf00      	nop
 8003ca6:	e000      	b.n	8003caa <RCCEx_PLLSAI1_Config+0xb2>
      break;
 8003ca8:	bf00      	nop
    }
    
    if(status == HAL_OK)
 8003caa:	7bfb      	ldrb	r3, [r7, #15]
 8003cac:	2b00      	cmp	r3, #0
 8003cae:	d10d      	bne.n	8003ccc <RCCEx_PLLSAI1_Config+0xd4>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8003cb0:	4849      	ldr	r0, [pc, #292]	; (8003dd8 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003cb2:	4b49      	ldr	r3, [pc, #292]	; (8003dd8 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003cb4:	68db      	ldr	r3, [r3, #12]
 8003cb6:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	6819      	ldr	r1, [r3, #0]
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	685b      	ldr	r3, [r3, #4]
 8003cc2:	3b01      	subs	r3, #1
 8003cc4:	011b      	lsls	r3, r3, #4
 8003cc6:	430b      	orrs	r3, r1
 8003cc8:	4313      	orrs	r3, r2
 8003cca:	60c3      	str	r3, [r0, #12]
#endif
    }
  }
  
  if(status == HAL_OK)
 8003ccc:	7bfb      	ldrb	r3, [r7, #15]
 8003cce:	2b00      	cmp	r3, #0
 8003cd0:	d17d      	bne.n	8003dce <RCCEx_PLLSAI1_Config+0x1d6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8003cd2:	4a41      	ldr	r2, [pc, #260]	; (8003dd8 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003cd4:	4b40      	ldr	r3, [pc, #256]	; (8003dd8 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8003cdc:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003cde:	f7fd f9b3 	bl	8001048 <HAL_GetTick>
 8003ce2:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != RESET)
 8003ce4:	e009      	b.n	8003cfa <RCCEx_PLLSAI1_Config+0x102>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003ce6:	f7fd f9af 	bl	8001048 <HAL_GetTick>
 8003cea:	4602      	mov	r2, r0
 8003cec:	68bb      	ldr	r3, [r7, #8]
 8003cee:	1ad3      	subs	r3, r2, r3
 8003cf0:	2b02      	cmp	r3, #2
 8003cf2:	d902      	bls.n	8003cfa <RCCEx_PLLSAI1_Config+0x102>
      {
        status = HAL_TIMEOUT;
 8003cf4:	2303      	movs	r3, #3
 8003cf6:	73fb      	strb	r3, [r7, #15]
        break;
 8003cf8:	e005      	b.n	8003d06 <RCCEx_PLLSAI1_Config+0x10e>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != RESET)
 8003cfa:	4b37      	ldr	r3, [pc, #220]	; (8003dd8 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003d02:	2b00      	cmp	r3, #0
 8003d04:	d1ef      	bne.n	8003ce6 <RCCEx_PLLSAI1_Config+0xee>
      }
    }

    if(status == HAL_OK)    
 8003d06:	7bfb      	ldrb	r3, [r7, #15]
 8003d08:	2b00      	cmp	r3, #0
 8003d0a:	d160      	bne.n	8003dce <RCCEx_PLLSAI1_Config+0x1d6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003d0c:	683b      	ldr	r3, [r7, #0]
 8003d0e:	2b00      	cmp	r3, #0
 8003d10:	d111      	bne.n	8003d36 <RCCEx_PLLSAI1_Config+0x13e>
        MODIFY_REG(RCC->PLLSAI1CFGR, 
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV, 
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) | 
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR, 
 8003d12:	4831      	ldr	r0, [pc, #196]	; (8003dd8 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003d14:	4b30      	ldr	r3, [pc, #192]	; (8003dd8 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003d16:	691b      	ldr	r3, [r3, #16]
 8003d18:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8003d1c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003d20:	687a      	ldr	r2, [r7, #4]
 8003d22:	6892      	ldr	r2, [r2, #8]
 8003d24:	0211      	lsls	r1, r2, #8
 8003d26:	687a      	ldr	r2, [r7, #4]
 8003d28:	68d2      	ldr	r2, [r2, #12]
 8003d2a:	0912      	lsrs	r2, r2, #4
 8003d2c:	0452      	lsls	r2, r2, #17
 8003d2e:	430a      	orrs	r2, r1
 8003d30:	4313      	orrs	r3, r2
 8003d32:	6103      	str	r3, [r0, #16]
 8003d34:	e027      	b.n	8003d86 <RCCEx_PLLSAI1_Config+0x18e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8003d36:	683b      	ldr	r3, [r7, #0]
 8003d38:	2b01      	cmp	r3, #1
 8003d3a:	d112      	bne.n	8003d62 <RCCEx_PLLSAI1_Config+0x16a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) | 
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR, 
 8003d3c:	4826      	ldr	r0, [pc, #152]	; (8003dd8 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003d3e:	4b26      	ldr	r3, [pc, #152]	; (8003dd8 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003d40:	691b      	ldr	r3, [r3, #16]
 8003d42:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8003d46:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8003d4a:	687a      	ldr	r2, [r7, #4]
 8003d4c:	6892      	ldr	r2, [r2, #8]
 8003d4e:	0211      	lsls	r1, r2, #8
 8003d50:	687a      	ldr	r2, [r7, #4]
 8003d52:	6912      	ldr	r2, [r2, #16]
 8003d54:	0852      	lsrs	r2, r2, #1
 8003d56:	3a01      	subs	r2, #1
 8003d58:	0552      	lsls	r2, r2, #21
 8003d5a:	430a      	orrs	r2, r1
 8003d5c:	4313      	orrs	r3, r2
 8003d5e:	6103      	str	r3, [r0, #16]
 8003d60:	e011      	b.n	8003d86 <RCCEx_PLLSAI1_Config+0x18e>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) | 
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR, 
 8003d62:	481d      	ldr	r0, [pc, #116]	; (8003dd8 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003d64:	4b1c      	ldr	r3, [pc, #112]	; (8003dd8 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003d66:	691b      	ldr	r3, [r3, #16]
 8003d68:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8003d6c:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8003d70:	687a      	ldr	r2, [r7, #4]
 8003d72:	6892      	ldr	r2, [r2, #8]
 8003d74:	0211      	lsls	r1, r2, #8
 8003d76:	687a      	ldr	r2, [r7, #4]
 8003d78:	6952      	ldr	r2, [r2, #20]
 8003d7a:	0852      	lsrs	r2, r2, #1
 8003d7c:	3a01      	subs	r2, #1
 8003d7e:	0652      	lsls	r2, r2, #25
 8003d80:	430a      	orrs	r2, r1
 8003d82:	4313      	orrs	r3, r2
 8003d84:	6103      	str	r3, [r0, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8003d86:	4a14      	ldr	r2, [pc, #80]	; (8003dd8 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003d88:	4b13      	ldr	r3, [pc, #76]	; (8003dd8 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8003d90:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003d92:	f7fd f959 	bl	8001048 <HAL_GetTick>
 8003d96:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == RESET)
 8003d98:	e009      	b.n	8003dae <RCCEx_PLLSAI1_Config+0x1b6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003d9a:	f7fd f955 	bl	8001048 <HAL_GetTick>
 8003d9e:	4602      	mov	r2, r0
 8003da0:	68bb      	ldr	r3, [r7, #8]
 8003da2:	1ad3      	subs	r3, r2, r3
 8003da4:	2b02      	cmp	r3, #2
 8003da6:	d902      	bls.n	8003dae <RCCEx_PLLSAI1_Config+0x1b6>
        {
          status = HAL_TIMEOUT;
 8003da8:	2303      	movs	r3, #3
 8003daa:	73fb      	strb	r3, [r7, #15]
          break;
 8003dac:	e005      	b.n	8003dba <RCCEx_PLLSAI1_Config+0x1c2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == RESET)
 8003dae:	4b0a      	ldr	r3, [pc, #40]	; (8003dd8 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003db0:	681b      	ldr	r3, [r3, #0]
 8003db2:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003db6:	2b00      	cmp	r3, #0
 8003db8:	d0ef      	beq.n	8003d9a <RCCEx_PLLSAI1_Config+0x1a2>
        }
      }

      if(status == HAL_OK)    
 8003dba:	7bfb      	ldrb	r3, [r7, #15]
 8003dbc:	2b00      	cmp	r3, #0
 8003dbe:	d106      	bne.n	8003dce <RCCEx_PLLSAI1_Config+0x1d6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8003dc0:	4905      	ldr	r1, [pc, #20]	; (8003dd8 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003dc2:	4b05      	ldr	r3, [pc, #20]	; (8003dd8 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003dc4:	691a      	ldr	r2, [r3, #16]
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	699b      	ldr	r3, [r3, #24]
 8003dca:	4313      	orrs	r3, r2
 8003dcc:	610b      	str	r3, [r1, #16]
      }
    }
  }
  
  return status;
 8003dce:	7bfb      	ldrb	r3, [r7, #15]
}
 8003dd0:	4618      	mov	r0, r3
 8003dd2:	3710      	adds	r7, #16
 8003dd4:	46bd      	mov	sp, r7
 8003dd6:	bd80      	pop	{r7, pc}
 8003dd8:	40021000 	.word	0x40021000

08003ddc <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8003ddc:	b580      	push	{r7, lr}
 8003dde:	b084      	sub	sp, #16
 8003de0:	af00      	add	r7, sp, #0
 8003de2:	6078      	str	r0, [r7, #4]
 8003de4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8003de6:	2300      	movs	r3, #0
 8003de8:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8003dea:	2300      	movs	r3, #0
 8003dec:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));
  
  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003dee:	4b68      	ldr	r3, [pc, #416]	; (8003f90 <RCCEx_PLLSAI2_Config+0x1b4>)
 8003df0:	68db      	ldr	r3, [r3, #12]
 8003df2:	f003 0303 	and.w	r3, r3, #3
 8003df6:	2b00      	cmp	r3, #0
 8003df8:	d018      	beq.n	8003e2c <RCCEx_PLLSAI2_Config+0x50>
  {
    /* PLL clock source and divider M already set, check that no request for change  */ 
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8003dfa:	4b65      	ldr	r3, [pc, #404]	; (8003f90 <RCCEx_PLLSAI2_Config+0x1b4>)
 8003dfc:	68db      	ldr	r3, [r3, #12]
 8003dfe:	f003 0203 	and.w	r2, r3, #3
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	429a      	cmp	r2, r3
 8003e08:	d10d      	bne.n	8003e26 <RCCEx_PLLSAI2_Config+0x4a>
       || 
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	681b      	ldr	r3, [r3, #0]
       || 
 8003e0e:	2b00      	cmp	r3, #0
 8003e10:	d009      	beq.n	8003e26 <RCCEx_PLLSAI2_Config+0x4a>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       || 
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8003e12:	4b5f      	ldr	r3, [pc, #380]	; (8003f90 <RCCEx_PLLSAI2_Config+0x1b4>)
 8003e14:	68db      	ldr	r3, [r3, #12]
 8003e16:	091b      	lsrs	r3, r3, #4
 8003e18:	f003 0307 	and.w	r3, r3, #7
 8003e1c:	1c5a      	adds	r2, r3, #1
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	685b      	ldr	r3, [r3, #4]
       || 
 8003e22:	429a      	cmp	r2, r3
 8003e24:	d044      	beq.n	8003eb0 <RCCEx_PLLSAI2_Config+0xd4>
#endif
      )
    {
      status = HAL_ERROR;
 8003e26:	2301      	movs	r3, #1
 8003e28:	73fb      	strb	r3, [r7, #15]
 8003e2a:	e041      	b.n	8003eb0 <RCCEx_PLLSAI2_Config+0xd4>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	2b02      	cmp	r3, #2
 8003e32:	d00c      	beq.n	8003e4e <RCCEx_PLLSAI2_Config+0x72>
 8003e34:	2b03      	cmp	r3, #3
 8003e36:	d013      	beq.n	8003e60 <RCCEx_PLLSAI2_Config+0x84>
 8003e38:	2b01      	cmp	r3, #1
 8003e3a:	d120      	bne.n	8003e7e <RCCEx_PLLSAI2_Config+0xa2>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8003e3c:	4b54      	ldr	r3, [pc, #336]	; (8003f90 <RCCEx_PLLSAI2_Config+0x1b4>)
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	f003 0302 	and.w	r3, r3, #2
 8003e44:	2b00      	cmp	r3, #0
 8003e46:	d11d      	bne.n	8003e84 <RCCEx_PLLSAI2_Config+0xa8>
      {
        status = HAL_ERROR;
 8003e48:	2301      	movs	r3, #1
 8003e4a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003e4c:	e01a      	b.n	8003e84 <RCCEx_PLLSAI2_Config+0xa8>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003e4e:	4b50      	ldr	r3, [pc, #320]	; (8003f90 <RCCEx_PLLSAI2_Config+0x1b4>)
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003e56:	2b00      	cmp	r3, #0
 8003e58:	d116      	bne.n	8003e88 <RCCEx_PLLSAI2_Config+0xac>
      {
        status = HAL_ERROR;
 8003e5a:	2301      	movs	r3, #1
 8003e5c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003e5e:	e013      	b.n	8003e88 <RCCEx_PLLSAI2_Config+0xac>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY) && HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003e60:	4b4b      	ldr	r3, [pc, #300]	; (8003f90 <RCCEx_PLLSAI2_Config+0x1b4>)
 8003e62:	681b      	ldr	r3, [r3, #0]
 8003e64:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003e68:	2b00      	cmp	r3, #0
 8003e6a:	d10f      	bne.n	8003e8c <RCCEx_PLLSAI2_Config+0xb0>
 8003e6c:	4b48      	ldr	r3, [pc, #288]	; (8003f90 <RCCEx_PLLSAI2_Config+0x1b4>)
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003e74:	2b00      	cmp	r3, #0
 8003e76:	d109      	bne.n	8003e8c <RCCEx_PLLSAI2_Config+0xb0>
      {
        status = HAL_ERROR;
 8003e78:	2301      	movs	r3, #1
 8003e7a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003e7c:	e006      	b.n	8003e8c <RCCEx_PLLSAI2_Config+0xb0>
    default:
      status = HAL_ERROR;
 8003e7e:	2301      	movs	r3, #1
 8003e80:	73fb      	strb	r3, [r7, #15]
      break;
 8003e82:	e004      	b.n	8003e8e <RCCEx_PLLSAI2_Config+0xb2>
      break;
 8003e84:	bf00      	nop
 8003e86:	e002      	b.n	8003e8e <RCCEx_PLLSAI2_Config+0xb2>
      break;
 8003e88:	bf00      	nop
 8003e8a:	e000      	b.n	8003e8e <RCCEx_PLLSAI2_Config+0xb2>
      break;
 8003e8c:	bf00      	nop
    }
    
    if(status == HAL_OK)
 8003e8e:	7bfb      	ldrb	r3, [r7, #15]
 8003e90:	2b00      	cmp	r3, #0
 8003e92:	d10d      	bne.n	8003eb0 <RCCEx_PLLSAI2_Config+0xd4>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8003e94:	483e      	ldr	r0, [pc, #248]	; (8003f90 <RCCEx_PLLSAI2_Config+0x1b4>)
 8003e96:	4b3e      	ldr	r3, [pc, #248]	; (8003f90 <RCCEx_PLLSAI2_Config+0x1b4>)
 8003e98:	68db      	ldr	r3, [r3, #12]
 8003e9a:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	6819      	ldr	r1, [r3, #0]
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	685b      	ldr	r3, [r3, #4]
 8003ea6:	3b01      	subs	r3, #1
 8003ea8:	011b      	lsls	r3, r3, #4
 8003eaa:	430b      	orrs	r3, r1
 8003eac:	4313      	orrs	r3, r2
 8003eae:	60c3      	str	r3, [r0, #12]
#endif
    }
  }
  
  if(status == HAL_OK)
 8003eb0:	7bfb      	ldrb	r3, [r7, #15]
 8003eb2:	2b00      	cmp	r3, #0
 8003eb4:	d167      	bne.n	8003f86 <RCCEx_PLLSAI2_Config+0x1aa>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8003eb6:	4a36      	ldr	r2, [pc, #216]	; (8003f90 <RCCEx_PLLSAI2_Config+0x1b4>)
 8003eb8:	4b35      	ldr	r3, [pc, #212]	; (8003f90 <RCCEx_PLLSAI2_Config+0x1b4>)
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003ec0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003ec2:	f7fd f8c1 	bl	8001048 <HAL_GetTick>
 8003ec6:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != RESET)
 8003ec8:	e009      	b.n	8003ede <RCCEx_PLLSAI2_Config+0x102>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003eca:	f7fd f8bd 	bl	8001048 <HAL_GetTick>
 8003ece:	4602      	mov	r2, r0
 8003ed0:	68bb      	ldr	r3, [r7, #8]
 8003ed2:	1ad3      	subs	r3, r2, r3
 8003ed4:	2b02      	cmp	r3, #2
 8003ed6:	d902      	bls.n	8003ede <RCCEx_PLLSAI2_Config+0x102>
      {
        status = HAL_TIMEOUT;
 8003ed8:	2303      	movs	r3, #3
 8003eda:	73fb      	strb	r3, [r7, #15]
        break;
 8003edc:	e005      	b.n	8003eea <RCCEx_PLLSAI2_Config+0x10e>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != RESET)
 8003ede:	4b2c      	ldr	r3, [pc, #176]	; (8003f90 <RCCEx_PLLSAI2_Config+0x1b4>)
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003ee6:	2b00      	cmp	r3, #0
 8003ee8:	d1ef      	bne.n	8003eca <RCCEx_PLLSAI2_Config+0xee>
      }
    }

    if(status == HAL_OK)    
 8003eea:	7bfb      	ldrb	r3, [r7, #15]
 8003eec:	2b00      	cmp	r3, #0
 8003eee:	d14a      	bne.n	8003f86 <RCCEx_PLLSAI2_Config+0x1aa>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003ef0:	683b      	ldr	r3, [r7, #0]
 8003ef2:	2b00      	cmp	r3, #0
 8003ef4:	d111      	bne.n	8003f1a <RCCEx_PLLSAI2_Config+0x13e>
        MODIFY_REG(RCC->PLLSAI2CFGR, 
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV, 
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) | 
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR, 
 8003ef6:	4826      	ldr	r0, [pc, #152]	; (8003f90 <RCCEx_PLLSAI2_Config+0x1b4>)
 8003ef8:	4b25      	ldr	r3, [pc, #148]	; (8003f90 <RCCEx_PLLSAI2_Config+0x1b4>)
 8003efa:	695b      	ldr	r3, [r3, #20]
 8003efc:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8003f00:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003f04:	687a      	ldr	r2, [r7, #4]
 8003f06:	6892      	ldr	r2, [r2, #8]
 8003f08:	0211      	lsls	r1, r2, #8
 8003f0a:	687a      	ldr	r2, [r7, #4]
 8003f0c:	68d2      	ldr	r2, [r2, #12]
 8003f0e:	0912      	lsrs	r2, r2, #4
 8003f10:	0452      	lsls	r2, r2, #17
 8003f12:	430a      	orrs	r2, r1
 8003f14:	4313      	orrs	r3, r2
 8003f16:	6143      	str	r3, [r0, #20]
 8003f18:	e011      	b.n	8003f3e <RCCEx_PLLSAI2_Config+0x162>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) | 
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR, 
 8003f1a:	481d      	ldr	r0, [pc, #116]	; (8003f90 <RCCEx_PLLSAI2_Config+0x1b4>)
 8003f1c:	4b1c      	ldr	r3, [pc, #112]	; (8003f90 <RCCEx_PLLSAI2_Config+0x1b4>)
 8003f1e:	695b      	ldr	r3, [r3, #20]
 8003f20:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8003f24:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8003f28:	687a      	ldr	r2, [r7, #4]
 8003f2a:	6892      	ldr	r2, [r2, #8]
 8003f2c:	0211      	lsls	r1, r2, #8
 8003f2e:	687a      	ldr	r2, [r7, #4]
 8003f30:	6912      	ldr	r2, [r2, #16]
 8003f32:	0852      	lsrs	r2, r2, #1
 8003f34:	3a01      	subs	r2, #1
 8003f36:	0652      	lsls	r2, r2, #25
 8003f38:	430a      	orrs	r2, r1
 8003f3a:	4313      	orrs	r3, r2
 8003f3c:	6143      	str	r3, [r0, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8003f3e:	4a14      	ldr	r2, [pc, #80]	; (8003f90 <RCCEx_PLLSAI2_Config+0x1b4>)
 8003f40:	4b13      	ldr	r3, [pc, #76]	; (8003f90 <RCCEx_PLLSAI2_Config+0x1b4>)
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003f48:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003f4a:	f7fd f87d 	bl	8001048 <HAL_GetTick>
 8003f4e:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == RESET)
 8003f50:	e009      	b.n	8003f66 <RCCEx_PLLSAI2_Config+0x18a>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003f52:	f7fd f879 	bl	8001048 <HAL_GetTick>
 8003f56:	4602      	mov	r2, r0
 8003f58:	68bb      	ldr	r3, [r7, #8]
 8003f5a:	1ad3      	subs	r3, r2, r3
 8003f5c:	2b02      	cmp	r3, #2
 8003f5e:	d902      	bls.n	8003f66 <RCCEx_PLLSAI2_Config+0x18a>
        {
          status = HAL_TIMEOUT;
 8003f60:	2303      	movs	r3, #3
 8003f62:	73fb      	strb	r3, [r7, #15]
          break;
 8003f64:	e005      	b.n	8003f72 <RCCEx_PLLSAI2_Config+0x196>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == RESET)
 8003f66:	4b0a      	ldr	r3, [pc, #40]	; (8003f90 <RCCEx_PLLSAI2_Config+0x1b4>)
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003f6e:	2b00      	cmp	r3, #0
 8003f70:	d0ef      	beq.n	8003f52 <RCCEx_PLLSAI2_Config+0x176>
        }
      }

      if(status == HAL_OK)    
 8003f72:	7bfb      	ldrb	r3, [r7, #15]
 8003f74:	2b00      	cmp	r3, #0
 8003f76:	d106      	bne.n	8003f86 <RCCEx_PLLSAI2_Config+0x1aa>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8003f78:	4905      	ldr	r1, [pc, #20]	; (8003f90 <RCCEx_PLLSAI2_Config+0x1b4>)
 8003f7a:	4b05      	ldr	r3, [pc, #20]	; (8003f90 <RCCEx_PLLSAI2_Config+0x1b4>)
 8003f7c:	695a      	ldr	r2, [r3, #20]
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	695b      	ldr	r3, [r3, #20]
 8003f82:	4313      	orrs	r3, r2
 8003f84:	614b      	str	r3, [r1, #20]
      }
    }
  }
  
  return status;
 8003f86:	7bfb      	ldrb	r3, [r7, #15]
}
 8003f88:	4618      	mov	r0, r3
 8003f8a:	3710      	adds	r7, #16
 8003f8c:	46bd      	mov	sp, r7
 8003f8e:	bd80      	pop	{r7, pc}
 8003f90:	40021000 	.word	0x40021000

08003f94 <HAL_TIM_Base_Init>:
  *         parameters in the TIM_HandleTypeDef and initialize the associated handle.
  * @param  htim: TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003f94:	b580      	push	{r7, lr}
 8003f96:	b082      	sub	sp, #8
 8003f98:	af00      	add	r7, sp, #0
 8003f9a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if(htim == NULL)
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	2b00      	cmp	r3, #0
 8003fa0:	d101      	bne.n	8003fa6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003fa2:	2301      	movs	r3, #1
 8003fa4:	e01d      	b.n	8003fe2 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if(htim->State == HAL_TIM_STATE_RESET)
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003fac:	b2db      	uxtb	r3, r3
 8003fae:	2b00      	cmp	r3, #0
 8003fb0:	d106      	bne.n	8003fc0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	2200      	movs	r2, #0
 8003fb6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003fba:	6878      	ldr	r0, [r7, #4]
 8003fbc:	f000 f815 	bl	8003fea <HAL_TIM_Base_MspInit>
  }

  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	2202      	movs	r2, #2
 8003fc4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	681a      	ldr	r2, [r3, #0]
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	3304      	adds	r3, #4
 8003fd0:	4619      	mov	r1, r3
 8003fd2:	4610      	mov	r0, r2
 8003fd4:	f000 f95e 	bl	8004294 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	2201      	movs	r2, #1
 8003fdc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003fe0:	2300      	movs	r3, #0
}
 8003fe2:	4618      	mov	r0, r3
 8003fe4:	3708      	adds	r7, #8
 8003fe6:	46bd      	mov	sp, r7
 8003fe8:	bd80      	pop	{r7, pc}

08003fea <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8003fea:	b480      	push	{r7}
 8003fec:	b083      	sub	sp, #12
 8003fee:	af00      	add	r7, sp, #0
 8003ff0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8003ff2:	bf00      	nop
 8003ff4:	370c      	adds	r7, #12
 8003ff6:	46bd      	mov	sp, r7
 8003ff8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ffc:	4770      	bx	lr

08003ffe <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim : TIM handle
  * @retval HAL status
*/
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003ffe:	b480      	push	{r7}
 8004000:	b083      	sub	sp, #12
 8004002:	af00      	add	r7, sp, #0
 8004004:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

   /* Enable the TIM Update interrupt */
   __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	687a      	ldr	r2, [r7, #4]
 800400c:	6812      	ldr	r2, [r2, #0]
 800400e:	68d2      	ldr	r2, [r2, #12]
 8004010:	f042 0201 	orr.w	r2, r2, #1
 8004014:	60da      	str	r2, [r3, #12]

   /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	687a      	ldr	r2, [r7, #4]
 800401c:	6812      	ldr	r2, [r2, #0]
 800401e:	6812      	ldr	r2, [r2, #0]
 8004020:	f042 0201 	orr.w	r2, r2, #1
 8004024:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8004026:	2300      	movs	r3, #0
}
 8004028:	4618      	mov	r0, r3
 800402a:	370c      	adds	r7, #12
 800402c:	46bd      	mov	sp, r7
 800402e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004032:	4770      	bx	lr

08004034 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim: TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004034:	b580      	push	{r7, lr}
 8004036:	b082      	sub	sp, #8
 8004038:	af00      	add	r7, sp, #0
 800403a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	691b      	ldr	r3, [r3, #16]
 8004042:	f003 0302 	and.w	r3, r3, #2
 8004046:	2b02      	cmp	r3, #2
 8004048:	d122      	bne.n	8004090 <HAL_TIM_IRQHandler+0x5c>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) !=RESET)
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	68db      	ldr	r3, [r3, #12]
 8004050:	f003 0302 	and.w	r3, r3, #2
 8004054:	2b02      	cmp	r3, #2
 8004056:	d11b      	bne.n	8004090 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	f06f 0202 	mvn.w	r2, #2
 8004060:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	2201      	movs	r2, #1
 8004066:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00)
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	699b      	ldr	r3, [r3, #24]
 800406e:	f003 0303 	and.w	r3, r3, #3
 8004072:	2b00      	cmp	r3, #0
 8004074:	d003      	beq.n	800407e <HAL_TIM_IRQHandler+0x4a>
        {
          HAL_TIM_IC_CaptureCallback(htim);
 8004076:	6878      	ldr	r0, [r7, #4]
 8004078:	f000 f8ee 	bl	8004258 <HAL_TIM_IC_CaptureCallback>
 800407c:	e005      	b.n	800408a <HAL_TIM_IRQHandler+0x56>
        }
        /* Output compare event */
        else
        {
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800407e:	6878      	ldr	r0, [r7, #4]
 8004080:	f000 f8e0 	bl	8004244 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004084:	6878      	ldr	r0, [r7, #4]
 8004086:	f000 f8f1 	bl	800426c <HAL_TIM_PWM_PulseFinishedCallback>
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	2200      	movs	r2, #0
 800408e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	691b      	ldr	r3, [r3, #16]
 8004096:	f003 0304 	and.w	r3, r3, #4
 800409a:	2b04      	cmp	r3, #4
 800409c:	d122      	bne.n	80040e4 <HAL_TIM_IRQHandler+0xb0>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) !=RESET)
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	68db      	ldr	r3, [r3, #12]
 80040a4:	f003 0304 	and.w	r3, r3, #4
 80040a8:	2b04      	cmp	r3, #4
 80040aa:	d11b      	bne.n	80040e4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	f06f 0204 	mvn.w	r2, #4
 80040b4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	2202      	movs	r2, #2
 80040ba:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00)
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	699b      	ldr	r3, [r3, #24]
 80040c2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80040c6:	2b00      	cmp	r3, #0
 80040c8:	d003      	beq.n	80040d2 <HAL_TIM_IRQHandler+0x9e>
      {
        HAL_TIM_IC_CaptureCallback(htim);
 80040ca:	6878      	ldr	r0, [r7, #4]
 80040cc:	f000 f8c4 	bl	8004258 <HAL_TIM_IC_CaptureCallback>
 80040d0:	e005      	b.n	80040de <HAL_TIM_IRQHandler+0xaa>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80040d2:	6878      	ldr	r0, [r7, #4]
 80040d4:	f000 f8b6 	bl	8004244 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80040d8:	6878      	ldr	r0, [r7, #4]
 80040da:	f000 f8c7 	bl	800426c <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	2200      	movs	r2, #0
 80040e2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	691b      	ldr	r3, [r3, #16]
 80040ea:	f003 0308 	and.w	r3, r3, #8
 80040ee:	2b08      	cmp	r3, #8
 80040f0:	d122      	bne.n	8004138 <HAL_TIM_IRQHandler+0x104>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) !=RESET)
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	68db      	ldr	r3, [r3, #12]
 80040f8:	f003 0308 	and.w	r3, r3, #8
 80040fc:	2b08      	cmp	r3, #8
 80040fe:	d11b      	bne.n	8004138 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	f06f 0208 	mvn.w	r2, #8
 8004108:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	2204      	movs	r2, #4
 800410e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00)
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	69db      	ldr	r3, [r3, #28]
 8004116:	f003 0303 	and.w	r3, r3, #3
 800411a:	2b00      	cmp	r3, #0
 800411c:	d003      	beq.n	8004126 <HAL_TIM_IRQHandler+0xf2>
      {
        HAL_TIM_IC_CaptureCallback(htim);
 800411e:	6878      	ldr	r0, [r7, #4]
 8004120:	f000 f89a 	bl	8004258 <HAL_TIM_IC_CaptureCallback>
 8004124:	e005      	b.n	8004132 <HAL_TIM_IRQHandler+0xfe>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004126:	6878      	ldr	r0, [r7, #4]
 8004128:	f000 f88c 	bl	8004244 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800412c:	6878      	ldr	r0, [r7, #4]
 800412e:	f000 f89d 	bl	800426c <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	2200      	movs	r2, #0
 8004136:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	691b      	ldr	r3, [r3, #16]
 800413e:	f003 0310 	and.w	r3, r3, #16
 8004142:	2b10      	cmp	r3, #16
 8004144:	d122      	bne.n	800418c <HAL_TIM_IRQHandler+0x158>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) !=RESET)
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	68db      	ldr	r3, [r3, #12]
 800414c:	f003 0310 	and.w	r3, r3, #16
 8004150:	2b10      	cmp	r3, #16
 8004152:	d11b      	bne.n	800418c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	f06f 0210 	mvn.w	r2, #16
 800415c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	2208      	movs	r2, #8
 8004162:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00)
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	69db      	ldr	r3, [r3, #28]
 800416a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800416e:	2b00      	cmp	r3, #0
 8004170:	d003      	beq.n	800417a <HAL_TIM_IRQHandler+0x146>
      {
        HAL_TIM_IC_CaptureCallback(htim);
 8004172:	6878      	ldr	r0, [r7, #4]
 8004174:	f000 f870 	bl	8004258 <HAL_TIM_IC_CaptureCallback>
 8004178:	e005      	b.n	8004186 <HAL_TIM_IRQHandler+0x152>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800417a:	6878      	ldr	r0, [r7, #4]
 800417c:	f000 f862 	bl	8004244 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004180:	6878      	ldr	r0, [r7, #4]
 8004182:	f000 f873 	bl	800426c <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	2200      	movs	r2, #0
 800418a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	691b      	ldr	r3, [r3, #16]
 8004192:	f003 0301 	and.w	r3, r3, #1
 8004196:	2b01      	cmp	r3, #1
 8004198:	d10e      	bne.n	80041b8 <HAL_TIM_IRQHandler+0x184>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) !=RESET)
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	68db      	ldr	r3, [r3, #12]
 80041a0:	f003 0301 	and.w	r3, r3, #1
 80041a4:	2b01      	cmp	r3, #1
 80041a6:	d107      	bne.n	80041b8 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	f06f 0201 	mvn.w	r2, #1
 80041b0:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 80041b2:	6878      	ldr	r0, [r7, #4]
 80041b4:	f000 f984 	bl	80044c0 <HAL_TIM_PeriodElapsedCallback>
    }
  }
  /* TIM Break input event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	691b      	ldr	r3, [r3, #16]
 80041be:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80041c2:	2b80      	cmp	r3, #128	; 0x80
 80041c4:	d10e      	bne.n	80041e4 <HAL_TIM_IRQHandler+0x1b0>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	681b      	ldr	r3, [r3, #0]
 80041ca:	68db      	ldr	r3, [r3, #12]
 80041cc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80041d0:	2b80      	cmp	r3, #128	; 0x80
 80041d2:	d107      	bne.n	80041e4 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	681b      	ldr	r3, [r3, #0]
 80041d8:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80041dc:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 80041de:	6878      	ldr	r0, [r7, #4]
 80041e0:	f000 f900 	bl	80043e4 <HAL_TIMEx_BreakCallback>
    }
  }
  /* TIM Trigger detection event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	691b      	ldr	r3, [r3, #16]
 80041ea:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80041ee:	2b40      	cmp	r3, #64	; 0x40
 80041f0:	d10e      	bne.n	8004210 <HAL_TIM_IRQHandler+0x1dc>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) !=RESET)
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	68db      	ldr	r3, [r3, #12]
 80041f8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80041fc:	2b40      	cmp	r3, #64	; 0x40
 80041fe:	d107      	bne.n	8004210 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004208:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 800420a:	6878      	ldr	r0, [r7, #4]
 800420c:	f000 f838 	bl	8004280 <HAL_TIM_TriggerCallback>
    }
  }
  /* TIM commutation event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	681b      	ldr	r3, [r3, #0]
 8004214:	691b      	ldr	r3, [r3, #16]
 8004216:	f003 0320 	and.w	r3, r3, #32
 800421a:	2b20      	cmp	r3, #32
 800421c:	d10e      	bne.n	800423c <HAL_TIM_IRQHandler+0x208>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) !=RESET)
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	68db      	ldr	r3, [r3, #12]
 8004224:	f003 0320 	and.w	r3, r3, #32
 8004228:	2b20      	cmp	r3, #32
 800422a:	d107      	bne.n	800423c <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	f06f 0220 	mvn.w	r2, #32
 8004234:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutationCallback(htim);
 8004236:	6878      	ldr	r0, [r7, #4]
 8004238:	f000 f8ca 	bl	80043d0 <HAL_TIMEx_CommutationCallback>
    }
  }
}
 800423c:	bf00      	nop
 800423e:	3708      	adds	r7, #8
 8004240:	46bd      	mov	sp, r7
 8004242:	bd80      	pop	{r7, pc}

08004244 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim : TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004244:	b480      	push	{r7}
 8004246:	b083      	sub	sp, #12
 8004248:	af00      	add	r7, sp, #0
 800424a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the __HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800424c:	bf00      	nop
 800424e:	370c      	adds	r7, #12
 8004250:	46bd      	mov	sp, r7
 8004252:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004256:	4770      	bx	lr

08004258 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim : TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004258:	b480      	push	{r7}
 800425a:	b083      	sub	sp, #12
 800425c:	af00      	add	r7, sp, #0
 800425e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the __HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004260:	bf00      	nop
 8004262:	370c      	adds	r7, #12
 8004264:	46bd      	mov	sp, r7
 8004266:	f85d 7b04 	ldr.w	r7, [sp], #4
 800426a:	4770      	bx	lr

0800426c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim : TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800426c:	b480      	push	{r7}
 800426e:	b083      	sub	sp, #12
 8004270:	af00      	add	r7, sp, #0
 8004272:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the __HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004274:	bf00      	nop
 8004276:	370c      	adds	r7, #12
 8004278:	46bd      	mov	sp, r7
 800427a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800427e:	4770      	bx	lr

08004280 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim : TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004280:	b480      	push	{r7}
 8004282:	b083      	sub	sp, #12
 8004284:	af00      	add	r7, sp, #0
 8004286:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004288:	bf00      	nop
 800428a:	370c      	adds	r7, #12
 800428c:	46bd      	mov	sp, r7
 800428e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004292:	4770      	bx	lr

08004294 <TIM_Base_SetConfig>:
  * @param  TIMx: TIM peripheral
  * @param  Structure: TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004294:	b480      	push	{r7}
 8004296:	b085      	sub	sp, #20
 8004298:	af00      	add	r7, sp, #0
 800429a:	6078      	str	r0, [r7, #4]
 800429c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1 = 0;
 800429e:	2300      	movs	r3, #0
 80042a0:	60fb      	str	r3, [r7, #12]
  tmpcr1 = TIMx->CR1;
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	4a41      	ldr	r2, [pc, #260]	; (80043b0 <TIM_Base_SetConfig+0x11c>)
 80042ac:	4293      	cmp	r3, r2
 80042ae:	d013      	beq.n	80042d8 <TIM_Base_SetConfig+0x44>
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80042b6:	d00f      	beq.n	80042d8 <TIM_Base_SetConfig+0x44>
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	4a3e      	ldr	r2, [pc, #248]	; (80043b4 <TIM_Base_SetConfig+0x120>)
 80042bc:	4293      	cmp	r3, r2
 80042be:	d00b      	beq.n	80042d8 <TIM_Base_SetConfig+0x44>
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	4a3d      	ldr	r2, [pc, #244]	; (80043b8 <TIM_Base_SetConfig+0x124>)
 80042c4:	4293      	cmp	r3, r2
 80042c6:	d007      	beq.n	80042d8 <TIM_Base_SetConfig+0x44>
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	4a3c      	ldr	r2, [pc, #240]	; (80043bc <TIM_Base_SetConfig+0x128>)
 80042cc:	4293      	cmp	r3, r2
 80042ce:	d003      	beq.n	80042d8 <TIM_Base_SetConfig+0x44>
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	4a3b      	ldr	r2, [pc, #236]	; (80043c0 <TIM_Base_SetConfig+0x12c>)
 80042d4:	4293      	cmp	r3, r2
 80042d6:	d108      	bne.n	80042ea <TIM_Base_SetConfig+0x56>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80042d8:	68fb      	ldr	r3, [r7, #12]
 80042da:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80042de:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80042e0:	683b      	ldr	r3, [r7, #0]
 80042e2:	685b      	ldr	r3, [r3, #4]
 80042e4:	68fa      	ldr	r2, [r7, #12]
 80042e6:	4313      	orrs	r3, r2
 80042e8:	60fb      	str	r3, [r7, #12]
  }

  if(IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	4a30      	ldr	r2, [pc, #192]	; (80043b0 <TIM_Base_SetConfig+0x11c>)
 80042ee:	4293      	cmp	r3, r2
 80042f0:	d01f      	beq.n	8004332 <TIM_Base_SetConfig+0x9e>
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80042f8:	d01b      	beq.n	8004332 <TIM_Base_SetConfig+0x9e>
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	4a2d      	ldr	r2, [pc, #180]	; (80043b4 <TIM_Base_SetConfig+0x120>)
 80042fe:	4293      	cmp	r3, r2
 8004300:	d017      	beq.n	8004332 <TIM_Base_SetConfig+0x9e>
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	4a2c      	ldr	r2, [pc, #176]	; (80043b8 <TIM_Base_SetConfig+0x124>)
 8004306:	4293      	cmp	r3, r2
 8004308:	d013      	beq.n	8004332 <TIM_Base_SetConfig+0x9e>
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	4a2b      	ldr	r2, [pc, #172]	; (80043bc <TIM_Base_SetConfig+0x128>)
 800430e:	4293      	cmp	r3, r2
 8004310:	d00f      	beq.n	8004332 <TIM_Base_SetConfig+0x9e>
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	4a2a      	ldr	r2, [pc, #168]	; (80043c0 <TIM_Base_SetConfig+0x12c>)
 8004316:	4293      	cmp	r3, r2
 8004318:	d00b      	beq.n	8004332 <TIM_Base_SetConfig+0x9e>
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	4a29      	ldr	r2, [pc, #164]	; (80043c4 <TIM_Base_SetConfig+0x130>)
 800431e:	4293      	cmp	r3, r2
 8004320:	d007      	beq.n	8004332 <TIM_Base_SetConfig+0x9e>
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	4a28      	ldr	r2, [pc, #160]	; (80043c8 <TIM_Base_SetConfig+0x134>)
 8004326:	4293      	cmp	r3, r2
 8004328:	d003      	beq.n	8004332 <TIM_Base_SetConfig+0x9e>
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	4a27      	ldr	r2, [pc, #156]	; (80043cc <TIM_Base_SetConfig+0x138>)
 800432e:	4293      	cmp	r3, r2
 8004330:	d108      	bne.n	8004344 <TIM_Base_SetConfig+0xb0>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004332:	68fb      	ldr	r3, [r7, #12]
 8004334:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004338:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800433a:	683b      	ldr	r3, [r7, #0]
 800433c:	68db      	ldr	r3, [r3, #12]
 800433e:	68fa      	ldr	r2, [r7, #12]
 8004340:	4313      	orrs	r3, r2
 8004342:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  tmpcr1 &= ~TIM_CR1_ARPE;
 8004344:	68fb      	ldr	r3, [r7, #12]
 8004346:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800434a:	60fb      	str	r3, [r7, #12]
  tmpcr1 |= (uint32_t)Structure->AutoReloadPreload;
 800434c:	683b      	ldr	r3, [r7, #0]
 800434e:	695b      	ldr	r3, [r3, #20]
 8004350:	68fa      	ldr	r2, [r7, #12]
 8004352:	4313      	orrs	r3, r2
 8004354:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	68fa      	ldr	r2, [r7, #12]
 800435a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800435c:	683b      	ldr	r3, [r7, #0]
 800435e:	689a      	ldr	r2, [r3, #8]
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8004364:	683b      	ldr	r3, [r7, #0]
 8004366:	681a      	ldr	r2, [r3, #0]
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	4a10      	ldr	r2, [pc, #64]	; (80043b0 <TIM_Base_SetConfig+0x11c>)
 8004370:	4293      	cmp	r3, r2
 8004372:	d00f      	beq.n	8004394 <TIM_Base_SetConfig+0x100>
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	4a12      	ldr	r2, [pc, #72]	; (80043c0 <TIM_Base_SetConfig+0x12c>)
 8004378:	4293      	cmp	r3, r2
 800437a:	d00b      	beq.n	8004394 <TIM_Base_SetConfig+0x100>
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	4a11      	ldr	r2, [pc, #68]	; (80043c4 <TIM_Base_SetConfig+0x130>)
 8004380:	4293      	cmp	r3, r2
 8004382:	d007      	beq.n	8004394 <TIM_Base_SetConfig+0x100>
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	4a10      	ldr	r2, [pc, #64]	; (80043c8 <TIM_Base_SetConfig+0x134>)
 8004388:	4293      	cmp	r3, r2
 800438a:	d003      	beq.n	8004394 <TIM_Base_SetConfig+0x100>
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	4a0f      	ldr	r2, [pc, #60]	; (80043cc <TIM_Base_SetConfig+0x138>)
 8004390:	4293      	cmp	r3, r2
 8004392:	d103      	bne.n	800439c <TIM_Base_SetConfig+0x108>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004394:	683b      	ldr	r3, [r7, #0]
 8004396:	691a      	ldr	r2, [r3, #16]
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter(only for TIM1 and TIM8) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	2201      	movs	r2, #1
 80043a0:	615a      	str	r2, [r3, #20]
}
 80043a2:	bf00      	nop
 80043a4:	3714      	adds	r7, #20
 80043a6:	46bd      	mov	sp, r7
 80043a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043ac:	4770      	bx	lr
 80043ae:	bf00      	nop
 80043b0:	40012c00 	.word	0x40012c00
 80043b4:	40000400 	.word	0x40000400
 80043b8:	40000800 	.word	0x40000800
 80043bc:	40000c00 	.word	0x40000c00
 80043c0:	40013400 	.word	0x40013400
 80043c4:	40014000 	.word	0x40014000
 80043c8:	40014400 	.word	0x40014400
 80043cc:	40014800 	.word	0x40014800

080043d0 <HAL_TIMEx_CommutationCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim : TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutationCallback(TIM_HandleTypeDef *htim)
{
 80043d0:	b480      	push	{r7}
 80043d2:	b083      	sub	sp, #12
 80043d4:	af00      	add	r7, sp, #0
 80043d6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutationCallback could be implemented in the user file
   */
}
 80043d8:	bf00      	nop
 80043da:	370c      	adds	r7, #12
 80043dc:	46bd      	mov	sp, r7
 80043de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043e2:	4770      	bx	lr

080043e4 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim : TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80043e4:	b480      	push	{r7}
 80043e6:	b083      	sub	sp, #12
 80043e8:	af00      	add	r7, sp, #0
 80043ea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80043ec:	bf00      	nop
 80043ee:	370c      	adds	r7, #12
 80043f0:	46bd      	mov	sp, r7
 80043f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043f6:	4770      	bx	lr

080043f8 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig(). 
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80043f8:	b580      	push	{r7, lr}
 80043fa:	b08c      	sub	sp, #48	; 0x30
 80043fc:	af00      	add	r7, sp, #0
 80043fe:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8004400:	2300      	movs	r3, #0
 8004402:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              uwPrescalerValue = 0U;
 8004404:	2300      	movs	r3, #0
 8004406:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t              pFLatency;
  
  /* Configure the TIM6 IRQ priority */
  HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8004408:	2200      	movs	r2, #0
 800440a:	6879      	ldr	r1, [r7, #4]
 800440c:	2036      	movs	r0, #54	; 0x36
 800440e:	f7fd fec1 	bl	8002194 <HAL_NVIC_SetPriority>
  
  /* Enable the TIM6 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8004412:	2036      	movs	r0, #54	; 0x36
 8004414:	f7fd feda 	bl	80021cc <HAL_NVIC_EnableIRQ>
  
  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8004418:	4a25      	ldr	r2, [pc, #148]	; (80044b0 <HAL_InitTick+0xb8>)
 800441a:	4b25      	ldr	r3, [pc, #148]	; (80044b0 <HAL_InitTick+0xb8>)
 800441c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800441e:	f043 0310 	orr.w	r3, r3, #16
 8004422:	6593      	str	r3, [r2, #88]	; 0x58
 8004424:	4b22      	ldr	r3, [pc, #136]	; (80044b0 <HAL_InitTick+0xb8>)
 8004426:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004428:	f003 0310 	and.w	r3, r3, #16
 800442c:	60bb      	str	r3, [r7, #8]
 800442e:	68bb      	ldr	r3, [r7, #8]
  
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8004430:	f107 020c 	add.w	r2, r7, #12
 8004434:	f107 0310 	add.w	r3, r7, #16
 8004438:	4611      	mov	r1, r2
 800443a:	4618      	mov	r0, r3
 800443c:	f7ff f864 	bl	8003508 <HAL_RCC_GetClockConfig>
  
  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8004440:	69fb      	ldr	r3, [r7, #28]
 8004442:	62bb      	str	r3, [r7, #40]	; 0x28
  
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1) 
 8004444:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004446:	2b00      	cmp	r3, #0
 8004448:	d103      	bne.n	8004452 <HAL_InitTick+0x5a>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 800444a:	f7ff f835 	bl	80034b8 <HAL_RCC_GetPCLK1Freq>
 800444e:	62f8      	str	r0, [r7, #44]	; 0x2c
 8004450:	e004      	b.n	800445c <HAL_InitTick+0x64>
  }
  else
  {
    uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 8004452:	f7ff f831 	bl	80034b8 <HAL_RCC_GetPCLK1Freq>
 8004456:	4603      	mov	r3, r0
 8004458:	005b      	lsls	r3, r3, #1
 800445a:	62fb      	str	r3, [r7, #44]	; 0x2c
  }
  
  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 800445c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800445e:	4a15      	ldr	r2, [pc, #84]	; (80044b4 <HAL_InitTick+0xbc>)
 8004460:	fba2 2303 	umull	r2, r3, r2, r3
 8004464:	0c9b      	lsrs	r3, r3, #18
 8004466:	3b01      	subs	r3, #1
 8004468:	627b      	str	r3, [r7, #36]	; 0x24
  
  /* Initialize TIM6 */
  TimHandle.Instance = TIM6;
 800446a:	4b13      	ldr	r3, [pc, #76]	; (80044b8 <HAL_InitTick+0xc0>)
 800446c:	4a13      	ldr	r2, [pc, #76]	; (80044bc <HAL_InitTick+0xc4>)
 800446e:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  TimHandle.Init.Period = (1000000U / 1000U) - 1U;
 8004470:	4b11      	ldr	r3, [pc, #68]	; (80044b8 <HAL_InitTick+0xc0>)
 8004472:	f240 32e7 	movw	r2, #999	; 0x3e7
 8004476:	60da      	str	r2, [r3, #12]
  TimHandle.Init.Prescaler = uwPrescalerValue;
 8004478:	4a0f      	ldr	r2, [pc, #60]	; (80044b8 <HAL_InitTick+0xc0>)
 800447a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800447c:	6053      	str	r3, [r2, #4]
  TimHandle.Init.ClockDivision = 0;
 800447e:	4b0e      	ldr	r3, [pc, #56]	; (80044b8 <HAL_InitTick+0xc0>)
 8004480:	2200      	movs	r2, #0
 8004482:	611a      	str	r2, [r3, #16]
  TimHandle.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004484:	4b0c      	ldr	r3, [pc, #48]	; (80044b8 <HAL_InitTick+0xc0>)
 8004486:	2200      	movs	r2, #0
 8004488:	609a      	str	r2, [r3, #8]
  TimHandle.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800448a:	4b0b      	ldr	r3, [pc, #44]	; (80044b8 <HAL_InitTick+0xc0>)
 800448c:	2200      	movs	r2, #0
 800448e:	619a      	str	r2, [r3, #24]
  if(HAL_TIM_Base_Init(&TimHandle) == HAL_OK)
 8004490:	4809      	ldr	r0, [pc, #36]	; (80044b8 <HAL_InitTick+0xc0>)
 8004492:	f7ff fd7f 	bl	8003f94 <HAL_TIM_Base_Init>
 8004496:	4603      	mov	r3, r0
 8004498:	2b00      	cmp	r3, #0
 800449a:	d104      	bne.n	80044a6 <HAL_InitTick+0xae>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&TimHandle);
 800449c:	4806      	ldr	r0, [pc, #24]	; (80044b8 <HAL_InitTick+0xc0>)
 800449e:	f7ff fdae 	bl	8003ffe <HAL_TIM_Base_Start_IT>
 80044a2:	4603      	mov	r3, r0
 80044a4:	e000      	b.n	80044a8 <HAL_InitTick+0xb0>
  }
  
  /* Return function status */
  return HAL_ERROR;
 80044a6:	2301      	movs	r3, #1
}
 80044a8:	4618      	mov	r0, r3
 80044aa:	3730      	adds	r7, #48	; 0x30
 80044ac:	46bd      	mov	sp, r7
 80044ae:	bd80      	pop	{r7, pc}
 80044b0:	40021000 	.word	0x40021000
 80044b4:	431bde83 	.word	0x431bde83
 80044b8:	20000710 	.word	0x20000710
 80044bc:	40001000 	.word	0x40001000

080044c0 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80044c0:	b580      	push	{r7, lr}
 80044c2:	b082      	sub	sp, #8
 80044c4:	af00      	add	r7, sp, #0
 80044c6:	6078      	str	r0, [r7, #4]
  HAL_IncTick();
 80044c8:	f7fc fdb0 	bl	800102c <HAL_IncTick>
}
 80044cc:	bf00      	nop
 80044ce:	3708      	adds	r7, #8
 80044d0:	46bd      	mov	sp, r7
 80044d2:	bd80      	pop	{r7, pc}

080044d4 <TIM6_DAC_IRQHandler>:
  * @brief  This function handles TIM interrupt request.
  * @param  None
  * @retval None
  */
void TIM6_DAC_IRQHandler(void)
{
 80044d4:	b580      	push	{r7, lr}
 80044d6:	af00      	add	r7, sp, #0
  HAL_TIM_IRQHandler(&TimHandle);
 80044d8:	4802      	ldr	r0, [pc, #8]	; (80044e4 <TIM6_DAC_IRQHandler+0x10>)
 80044da:	f7ff fdab 	bl	8004034 <HAL_TIM_IRQHandler>
}
 80044de:	bf00      	nop
 80044e0:	bd80      	pop	{r7, pc}
 80044e2:	bf00      	nop
 80044e4:	20000710 	.word	0x20000710

080044e8 <HAL_UART_Init>:
  *         parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80044e8:	b580      	push	{r7, lr}
 80044ea:	b082      	sub	sp, #8
 80044ec:	af00      	add	r7, sp, #0
 80044ee:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if(huart == NULL)
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	2b00      	cmp	r3, #0
 80044f4:	d101      	bne.n	80044fa <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80044f6:	2301      	movs	r3, #1
 80044f8:	e043      	b.n	8004582 <HAL_UART_Init+0x9a>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }
  
  if(huart->gState == HAL_UART_STATE_RESET)
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	f893 3071 	ldrb.w	r3, [r3, #113]	; 0x71
 8004500:	b2db      	uxtb	r3, r3
 8004502:	2b00      	cmp	r3, #0
 8004504:	d106      	bne.n	8004514 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	2200      	movs	r2, #0
 800450a:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
    
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800450e:	6878      	ldr	r0, [r7, #4]
 8004510:	f002 f99e 	bl	8006850 <HAL_UART_MspInit>
  }
  
  huart->gState = HAL_UART_STATE_BUSY;
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	2224      	movs	r2, #36	; 0x24
 8004518:	f883 2071 	strb.w	r2, [r3, #113]	; 0x71
  
  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	681b      	ldr	r3, [r3, #0]
 8004520:	687a      	ldr	r2, [r7, #4]
 8004522:	6812      	ldr	r2, [r2, #0]
 8004524:	6812      	ldr	r2, [r2, #0]
 8004526:	f022 0201 	bic.w	r2, r2, #1
 800452a:	601a      	str	r2, [r3, #0]
  
  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800452c:	6878      	ldr	r0, [r7, #4]
 800452e:	f000 f8b9 	bl	80046a4 <UART_SetConfig>
 8004532:	4603      	mov	r3, r0
 8004534:	2b01      	cmp	r3, #1
 8004536:	d101      	bne.n	800453c <HAL_UART_Init+0x54>
  {
    return HAL_ERROR;
 8004538:	2301      	movs	r3, #1
 800453a:	e022      	b.n	8004582 <HAL_UART_Init+0x9a>
  }
  
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004540:	2b00      	cmp	r3, #0
 8004542:	d002      	beq.n	800454a <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 8004544:	6878      	ldr	r0, [r7, #4]
 8004546:	f000 fbeb 	bl	8004d20 <UART_AdvFeatureConfig>
  }
  
  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	687a      	ldr	r2, [r7, #4]
 8004550:	6812      	ldr	r2, [r2, #0]
 8004552:	6852      	ldr	r2, [r2, #4]
 8004554:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004558:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	681b      	ldr	r3, [r3, #0]
 800455e:	687a      	ldr	r2, [r7, #4]
 8004560:	6812      	ldr	r2, [r2, #0]
 8004562:	6892      	ldr	r2, [r2, #8]
 8004564:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004568:	609a      	str	r2, [r3, #8]
  
  /* Enable the Peripheral */
  __HAL_UART_ENABLE(huart);
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	687a      	ldr	r2, [r7, #4]
 8004570:	6812      	ldr	r2, [r2, #0]
 8004572:	6812      	ldr	r2, [r2, #0]
 8004574:	f042 0201 	orr.w	r2, r2, #1
 8004578:	601a      	str	r2, [r3, #0]
  
  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800457a:	6878      	ldr	r0, [r7, #4]
 800457c:	f000 fc72 	bl	8004e64 <UART_CheckIdleState>
 8004580:	4603      	mov	r3, r0
}
 8004582:	4618      	mov	r0, r3
 8004584:	3708      	adds	r7, #8
 8004586:	46bd      	mov	sp, r7
 8004588:	bd80      	pop	{r7, pc}

0800458a <HAL_UART_Transmit>:
  * @param Size    Amount of data to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800458a:	b580      	push	{r7, lr}
 800458c:	b088      	sub	sp, #32
 800458e:	af02      	add	r7, sp, #8
 8004590:	60f8      	str	r0, [r7, #12]
 8004592:	60b9      	str	r1, [r7, #8]
 8004594:	603b      	str	r3, [r7, #0]
 8004596:	4613      	mov	r3, r2
 8004598:	80fb      	strh	r3, [r7, #6]
  uint16_t* tmp;
  uint32_t tickstart = 0U;
 800459a:	2300      	movs	r3, #0
 800459c:	617b      	str	r3, [r7, #20]
  
  /* Check that a Tx process is not already ongoing */
  if(huart->gState == HAL_UART_STATE_READY)
 800459e:	68fb      	ldr	r3, [r7, #12]
 80045a0:	f893 3071 	ldrb.w	r3, [r3, #113]	; 0x71
 80045a4:	b2db      	uxtb	r3, r3
 80045a6:	2b20      	cmp	r3, #32
 80045a8:	d177      	bne.n	800469a <HAL_UART_Transmit+0x110>
  {
    if((pData == NULL ) || (Size == 0U))
 80045aa:	68bb      	ldr	r3, [r7, #8]
 80045ac:	2b00      	cmp	r3, #0
 80045ae:	d002      	beq.n	80045b6 <HAL_UART_Transmit+0x2c>
 80045b0:	88fb      	ldrh	r3, [r7, #6]
 80045b2:	2b00      	cmp	r3, #0
 80045b4:	d101      	bne.n	80045ba <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80045b6:	2301      	movs	r3, #1
 80045b8:	e070      	b.n	800469c <HAL_UART_Transmit+0x112>
    }
    
    /* Process Locked */
    __HAL_LOCK(huart);
 80045ba:	68fb      	ldr	r3, [r7, #12]
 80045bc:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 80045c0:	2b01      	cmp	r3, #1
 80045c2:	d101      	bne.n	80045c8 <HAL_UART_Transmit+0x3e>
 80045c4:	2302      	movs	r3, #2
 80045c6:	e069      	b.n	800469c <HAL_UART_Transmit+0x112>
 80045c8:	68fb      	ldr	r3, [r7, #12]
 80045ca:	2201      	movs	r2, #1
 80045cc:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
    
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80045d0:	68fb      	ldr	r3, [r7, #12]
 80045d2:	2200      	movs	r2, #0
 80045d4:	675a      	str	r2, [r3, #116]	; 0x74
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80045d6:	68fb      	ldr	r3, [r7, #12]
 80045d8:	2221      	movs	r2, #33	; 0x21
 80045da:	f883 2071 	strb.w	r2, [r3, #113]	; 0x71
    
    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 80045de:	f7fc fd33 	bl	8001048 <HAL_GetTick>
 80045e2:	6178      	str	r0, [r7, #20]
    
    huart->TxXferSize  = Size;
 80045e4:	68fb      	ldr	r3, [r7, #12]
 80045e6:	88fa      	ldrh	r2, [r7, #6]
 80045e8:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 80045ec:	68fb      	ldr	r3, [r7, #12]
 80045ee:	88fa      	ldrh	r2, [r7, #6]
 80045f0:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    
    while(huart->TxXferCount > 0U)
 80045f4:	e034      	b.n	8004660 <HAL_UART_Transmit+0xd6>
    {
      if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80045f6:	683b      	ldr	r3, [r7, #0]
 80045f8:	9300      	str	r3, [sp, #0]
 80045fa:	697b      	ldr	r3, [r7, #20]
 80045fc:	2200      	movs	r2, #0
 80045fe:	2180      	movs	r1, #128	; 0x80
 8004600:	68f8      	ldr	r0, [r7, #12]
 8004602:	f000 fc78 	bl	8004ef6 <UART_WaitOnFlagUntilTimeout>
 8004606:	4603      	mov	r3, r0
 8004608:	2b00      	cmp	r3, #0
 800460a:	d001      	beq.n	8004610 <HAL_UART_Transmit+0x86>
      {
        return HAL_TIMEOUT;
 800460c:	2303      	movs	r3, #3
 800460e:	e045      	b.n	800469c <HAL_UART_Transmit+0x112>
      }
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004610:	68fb      	ldr	r3, [r7, #12]
 8004612:	689b      	ldr	r3, [r3, #8]
 8004614:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004618:	d111      	bne.n	800463e <HAL_UART_Transmit+0xb4>
 800461a:	68fb      	ldr	r3, [r7, #12]
 800461c:	691b      	ldr	r3, [r3, #16]
 800461e:	2b00      	cmp	r3, #0
 8004620:	d10d      	bne.n	800463e <HAL_UART_Transmit+0xb4>
      {
        tmp = (uint16_t*) pData;
 8004622:	68bb      	ldr	r3, [r7, #8]
 8004624:	613b      	str	r3, [r7, #16]
        huart->Instance->TDR = (*tmp & (uint16_t)0x01FFU);
 8004626:	68fb      	ldr	r3, [r7, #12]
 8004628:	681b      	ldr	r3, [r3, #0]
 800462a:	693a      	ldr	r2, [r7, #16]
 800462c:	8812      	ldrh	r2, [r2, #0]
 800462e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004632:	b292      	uxth	r2, r2
 8004634:	851a      	strh	r2, [r3, #40]	; 0x28
        pData += 2U;
 8004636:	68bb      	ldr	r3, [r7, #8]
 8004638:	3302      	adds	r3, #2
 800463a:	60bb      	str	r3, [r7, #8]
 800463c:	e007      	b.n	800464e <HAL_UART_Transmit+0xc4>
      }
      else
      {
        huart->Instance->TDR = (*pData++ & (uint8_t)0xFFU);
 800463e:	68fb      	ldr	r3, [r7, #12]
 8004640:	681a      	ldr	r2, [r3, #0]
 8004642:	68bb      	ldr	r3, [r7, #8]
 8004644:	1c59      	adds	r1, r3, #1
 8004646:	60b9      	str	r1, [r7, #8]
 8004648:	781b      	ldrb	r3, [r3, #0]
 800464a:	b29b      	uxth	r3, r3
 800464c:	8513      	strh	r3, [r2, #40]	; 0x28
      }
      huart->TxXferCount--;
 800464e:	68fb      	ldr	r3, [r7, #12]
 8004650:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8004654:	b29b      	uxth	r3, r3
 8004656:	3b01      	subs	r3, #1
 8004658:	b29a      	uxth	r2, r3
 800465a:	68fb      	ldr	r3, [r7, #12]
 800465c:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while(huart->TxXferCount > 0U)
 8004660:	68fb      	ldr	r3, [r7, #12]
 8004662:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8004666:	b29b      	uxth	r3, r3
 8004668:	2b00      	cmp	r3, #0
 800466a:	d1c4      	bne.n	80045f6 <HAL_UART_Transmit+0x6c>
    }
    
    if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800466c:	683b      	ldr	r3, [r7, #0]
 800466e:	9300      	str	r3, [sp, #0]
 8004670:	697b      	ldr	r3, [r7, #20]
 8004672:	2200      	movs	r2, #0
 8004674:	2140      	movs	r1, #64	; 0x40
 8004676:	68f8      	ldr	r0, [r7, #12]
 8004678:	f000 fc3d 	bl	8004ef6 <UART_WaitOnFlagUntilTimeout>
 800467c:	4603      	mov	r3, r0
 800467e:	2b00      	cmp	r3, #0
 8004680:	d001      	beq.n	8004686 <HAL_UART_Transmit+0xfc>
    {
      return HAL_TIMEOUT;
 8004682:	2303      	movs	r3, #3
 8004684:	e00a      	b.n	800469c <HAL_UART_Transmit+0x112>
    }
    
    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004686:	68fb      	ldr	r3, [r7, #12]
 8004688:	2220      	movs	r2, #32
 800468a:	f883 2071 	strb.w	r2, [r3, #113]	; 0x71
    
    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800468e:	68fb      	ldr	r3, [r7, #12]
 8004690:	2200      	movs	r2, #0
 8004692:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
    
    return HAL_OK;
 8004696:	2300      	movs	r3, #0
 8004698:	e000      	b.n	800469c <HAL_UART_Transmit+0x112>
  }
  else
  {
    return HAL_BUSY;
 800469a:	2302      	movs	r3, #2
  }
}
 800469c:	4618      	mov	r0, r3
 800469e:	3718      	adds	r7, #24
 80046a0:	46bd      	mov	sp, r7
 80046a2:	bd80      	pop	{r7, pc}

080046a4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80046a4:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80046a8:	b088      	sub	sp, #32
 80046aa:	af00      	add	r7, sp, #0
 80046ac:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg                     = 0x00000000U;
 80046ae:	2300      	movs	r3, #0
 80046b0:	61fb      	str	r3, [r7, #28]
  UART_ClockSourceTypeDef clocksource = UART_CLOCKSOURCE_UNDEFINED;
 80046b2:	2310      	movs	r3, #16
 80046b4:	76fb      	strb	r3, [r7, #27]
  uint16_t brrtemp                    = 0x0000U;
 80046b6:	2300      	movs	r3, #0
 80046b8:	817b      	strh	r3, [r7, #10]
  uint32_t usartdiv                   = 0x00000000U;
 80046ba:	2300      	movs	r3, #0
 80046bc:	617b      	str	r3, [r7, #20]
  HAL_StatusTypeDef ret               = HAL_OK;
 80046be:	2300      	movs	r3, #0
 80046c0:	74fb      	strb	r3, [r7, #19]
  uint32_t lpuart_ker_ck_pres         = 0x00000000U;
 80046c2:	2300      	movs	r3, #0
 80046c4:	60fb      	str	r3, [r7, #12]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	689a      	ldr	r2, [r3, #8]
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	691b      	ldr	r3, [r3, #16]
 80046ce:	431a      	orrs	r2, r3
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	695b      	ldr	r3, [r3, #20]
 80046d4:	431a      	orrs	r2, r3
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	69db      	ldr	r3, [r3, #28]
 80046da:	4313      	orrs	r3, r2
 80046dc:	61fb      	str	r3, [r7, #28]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	681a      	ldr	r2, [r3, #0]
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	681b      	ldr	r3, [r3, #0]
 80046e6:	6819      	ldr	r1, [r3, #0]
 80046e8:	4baa      	ldr	r3, [pc, #680]	; (8004994 <UART_SetConfig+0x2f0>)
 80046ea:	400b      	ands	r3, r1
 80046ec:	69f9      	ldr	r1, [r7, #28]
 80046ee:	430b      	orrs	r3, r1
 80046f0:	6013      	str	r3, [r2, #0]
  
  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	681b      	ldr	r3, [r3, #0]
 80046f6:	687a      	ldr	r2, [r7, #4]
 80046f8:	6812      	ldr	r2, [r2, #0]
 80046fa:	6852      	ldr	r2, [r2, #4]
 80046fc:	f422 5140 	bic.w	r1, r2, #12288	; 0x3000
 8004700:	687a      	ldr	r2, [r7, #4]
 8004702:	68d2      	ldr	r2, [r2, #12]
 8004704:	430a      	orrs	r2, r1
 8004706:	605a      	str	r2, [r3, #4]
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART)
  * - set TXFTCFG bit according to huart->Init.TxFifoThreshold value
  * - set RXFTCFG bit according to huart->Init.RxFifoThreshold value */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	699b      	ldr	r3, [r3, #24]
 800470c:	61fb      	str	r3, [r7, #28]
  
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	4aa1      	ldr	r2, [pc, #644]	; (8004998 <UART_SetConfig+0x2f4>)
 8004714:	4293      	cmp	r3, r2
 8004716:	d004      	beq.n	8004722 <UART_SetConfig+0x7e>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	6a1b      	ldr	r3, [r3, #32]
 800471c:	69fa      	ldr	r2, [r7, #28]
 800471e:	4313      	orrs	r3, r2
 8004720:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	681b      	ldr	r3, [r3, #0]
 8004726:	687a      	ldr	r2, [r7, #4]
 8004728:	6812      	ldr	r2, [r2, #0]
 800472a:	6892      	ldr	r2, [r2, #8]
 800472c:	f422 6130 	bic.w	r1, r2, #2816	; 0xb00
 8004730:	69fa      	ldr	r2, [r7, #28]
 8004732:	430a      	orrs	r2, r1
 8004734:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif
  
  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	681b      	ldr	r3, [r3, #0]
 800473a:	4a98      	ldr	r2, [pc, #608]	; (800499c <UART_SetConfig+0x2f8>)
 800473c:	4293      	cmp	r3, r2
 800473e:	d121      	bne.n	8004784 <UART_SetConfig+0xe0>
 8004740:	4b97      	ldr	r3, [pc, #604]	; (80049a0 <UART_SetConfig+0x2fc>)
 8004742:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004746:	f003 0303 	and.w	r3, r3, #3
 800474a:	2b03      	cmp	r3, #3
 800474c:	d816      	bhi.n	800477c <UART_SetConfig+0xd8>
 800474e:	a201      	add	r2, pc, #4	; (adr r2, 8004754 <UART_SetConfig+0xb0>)
 8004750:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004754:	08004765 	.word	0x08004765
 8004758:	08004771 	.word	0x08004771
 800475c:	0800476b 	.word	0x0800476b
 8004760:	08004777 	.word	0x08004777
 8004764:	2301      	movs	r3, #1
 8004766:	76fb      	strb	r3, [r7, #27]
 8004768:	e0e4      	b.n	8004934 <UART_SetConfig+0x290>
 800476a:	2302      	movs	r3, #2
 800476c:	76fb      	strb	r3, [r7, #27]
 800476e:	e0e1      	b.n	8004934 <UART_SetConfig+0x290>
 8004770:	2304      	movs	r3, #4
 8004772:	76fb      	strb	r3, [r7, #27]
 8004774:	e0de      	b.n	8004934 <UART_SetConfig+0x290>
 8004776:	2308      	movs	r3, #8
 8004778:	76fb      	strb	r3, [r7, #27]
 800477a:	e0db      	b.n	8004934 <UART_SetConfig+0x290>
 800477c:	2310      	movs	r3, #16
 800477e:	76fb      	strb	r3, [r7, #27]
 8004780:	bf00      	nop
 8004782:	e0d7      	b.n	8004934 <UART_SetConfig+0x290>
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	4a86      	ldr	r2, [pc, #536]	; (80049a4 <UART_SetConfig+0x300>)
 800478a:	4293      	cmp	r3, r2
 800478c:	d134      	bne.n	80047f8 <UART_SetConfig+0x154>
 800478e:	4b84      	ldr	r3, [pc, #528]	; (80049a0 <UART_SetConfig+0x2fc>)
 8004790:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004794:	f003 030c 	and.w	r3, r3, #12
 8004798:	2b0c      	cmp	r3, #12
 800479a:	d829      	bhi.n	80047f0 <UART_SetConfig+0x14c>
 800479c:	a201      	add	r2, pc, #4	; (adr r2, 80047a4 <UART_SetConfig+0x100>)
 800479e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80047a2:	bf00      	nop
 80047a4:	080047d9 	.word	0x080047d9
 80047a8:	080047f1 	.word	0x080047f1
 80047ac:	080047f1 	.word	0x080047f1
 80047b0:	080047f1 	.word	0x080047f1
 80047b4:	080047e5 	.word	0x080047e5
 80047b8:	080047f1 	.word	0x080047f1
 80047bc:	080047f1 	.word	0x080047f1
 80047c0:	080047f1 	.word	0x080047f1
 80047c4:	080047df 	.word	0x080047df
 80047c8:	080047f1 	.word	0x080047f1
 80047cc:	080047f1 	.word	0x080047f1
 80047d0:	080047f1 	.word	0x080047f1
 80047d4:	080047eb 	.word	0x080047eb
 80047d8:	2300      	movs	r3, #0
 80047da:	76fb      	strb	r3, [r7, #27]
 80047dc:	e0aa      	b.n	8004934 <UART_SetConfig+0x290>
 80047de:	2302      	movs	r3, #2
 80047e0:	76fb      	strb	r3, [r7, #27]
 80047e2:	e0a7      	b.n	8004934 <UART_SetConfig+0x290>
 80047e4:	2304      	movs	r3, #4
 80047e6:	76fb      	strb	r3, [r7, #27]
 80047e8:	e0a4      	b.n	8004934 <UART_SetConfig+0x290>
 80047ea:	2308      	movs	r3, #8
 80047ec:	76fb      	strb	r3, [r7, #27]
 80047ee:	e0a1      	b.n	8004934 <UART_SetConfig+0x290>
 80047f0:	2310      	movs	r3, #16
 80047f2:	76fb      	strb	r3, [r7, #27]
 80047f4:	bf00      	nop
 80047f6:	e09d      	b.n	8004934 <UART_SetConfig+0x290>
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	4a6a      	ldr	r2, [pc, #424]	; (80049a8 <UART_SetConfig+0x304>)
 80047fe:	4293      	cmp	r3, r2
 8004800:	d120      	bne.n	8004844 <UART_SetConfig+0x1a0>
 8004802:	4b67      	ldr	r3, [pc, #412]	; (80049a0 <UART_SetConfig+0x2fc>)
 8004804:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004808:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800480c:	2b10      	cmp	r3, #16
 800480e:	d00f      	beq.n	8004830 <UART_SetConfig+0x18c>
 8004810:	2b10      	cmp	r3, #16
 8004812:	d802      	bhi.n	800481a <UART_SetConfig+0x176>
 8004814:	2b00      	cmp	r3, #0
 8004816:	d005      	beq.n	8004824 <UART_SetConfig+0x180>
 8004818:	e010      	b.n	800483c <UART_SetConfig+0x198>
 800481a:	2b20      	cmp	r3, #32
 800481c:	d005      	beq.n	800482a <UART_SetConfig+0x186>
 800481e:	2b30      	cmp	r3, #48	; 0x30
 8004820:	d009      	beq.n	8004836 <UART_SetConfig+0x192>
 8004822:	e00b      	b.n	800483c <UART_SetConfig+0x198>
 8004824:	2300      	movs	r3, #0
 8004826:	76fb      	strb	r3, [r7, #27]
 8004828:	e084      	b.n	8004934 <UART_SetConfig+0x290>
 800482a:	2302      	movs	r3, #2
 800482c:	76fb      	strb	r3, [r7, #27]
 800482e:	e081      	b.n	8004934 <UART_SetConfig+0x290>
 8004830:	2304      	movs	r3, #4
 8004832:	76fb      	strb	r3, [r7, #27]
 8004834:	e07e      	b.n	8004934 <UART_SetConfig+0x290>
 8004836:	2308      	movs	r3, #8
 8004838:	76fb      	strb	r3, [r7, #27]
 800483a:	e07b      	b.n	8004934 <UART_SetConfig+0x290>
 800483c:	2310      	movs	r3, #16
 800483e:	76fb      	strb	r3, [r7, #27]
 8004840:	bf00      	nop
 8004842:	e077      	b.n	8004934 <UART_SetConfig+0x290>
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	4a58      	ldr	r2, [pc, #352]	; (80049ac <UART_SetConfig+0x308>)
 800484a:	4293      	cmp	r3, r2
 800484c:	d120      	bne.n	8004890 <UART_SetConfig+0x1ec>
 800484e:	4b54      	ldr	r3, [pc, #336]	; (80049a0 <UART_SetConfig+0x2fc>)
 8004850:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004854:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8004858:	2b40      	cmp	r3, #64	; 0x40
 800485a:	d00f      	beq.n	800487c <UART_SetConfig+0x1d8>
 800485c:	2b40      	cmp	r3, #64	; 0x40
 800485e:	d802      	bhi.n	8004866 <UART_SetConfig+0x1c2>
 8004860:	2b00      	cmp	r3, #0
 8004862:	d005      	beq.n	8004870 <UART_SetConfig+0x1cc>
 8004864:	e010      	b.n	8004888 <UART_SetConfig+0x1e4>
 8004866:	2b80      	cmp	r3, #128	; 0x80
 8004868:	d005      	beq.n	8004876 <UART_SetConfig+0x1d2>
 800486a:	2bc0      	cmp	r3, #192	; 0xc0
 800486c:	d009      	beq.n	8004882 <UART_SetConfig+0x1de>
 800486e:	e00b      	b.n	8004888 <UART_SetConfig+0x1e4>
 8004870:	2300      	movs	r3, #0
 8004872:	76fb      	strb	r3, [r7, #27]
 8004874:	e05e      	b.n	8004934 <UART_SetConfig+0x290>
 8004876:	2302      	movs	r3, #2
 8004878:	76fb      	strb	r3, [r7, #27]
 800487a:	e05b      	b.n	8004934 <UART_SetConfig+0x290>
 800487c:	2304      	movs	r3, #4
 800487e:	76fb      	strb	r3, [r7, #27]
 8004880:	e058      	b.n	8004934 <UART_SetConfig+0x290>
 8004882:	2308      	movs	r3, #8
 8004884:	76fb      	strb	r3, [r7, #27]
 8004886:	e055      	b.n	8004934 <UART_SetConfig+0x290>
 8004888:	2310      	movs	r3, #16
 800488a:	76fb      	strb	r3, [r7, #27]
 800488c:	bf00      	nop
 800488e:	e051      	b.n	8004934 <UART_SetConfig+0x290>
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	681b      	ldr	r3, [r3, #0]
 8004894:	4a46      	ldr	r2, [pc, #280]	; (80049b0 <UART_SetConfig+0x30c>)
 8004896:	4293      	cmp	r3, r2
 8004898:	d124      	bne.n	80048e4 <UART_SetConfig+0x240>
 800489a:	4b41      	ldr	r3, [pc, #260]	; (80049a0 <UART_SetConfig+0x2fc>)
 800489c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80048a0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80048a4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80048a8:	d012      	beq.n	80048d0 <UART_SetConfig+0x22c>
 80048aa:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80048ae:	d802      	bhi.n	80048b6 <UART_SetConfig+0x212>
 80048b0:	2b00      	cmp	r3, #0
 80048b2:	d007      	beq.n	80048c4 <UART_SetConfig+0x220>
 80048b4:	e012      	b.n	80048dc <UART_SetConfig+0x238>
 80048b6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80048ba:	d006      	beq.n	80048ca <UART_SetConfig+0x226>
 80048bc:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80048c0:	d009      	beq.n	80048d6 <UART_SetConfig+0x232>
 80048c2:	e00b      	b.n	80048dc <UART_SetConfig+0x238>
 80048c4:	2300      	movs	r3, #0
 80048c6:	76fb      	strb	r3, [r7, #27]
 80048c8:	e034      	b.n	8004934 <UART_SetConfig+0x290>
 80048ca:	2302      	movs	r3, #2
 80048cc:	76fb      	strb	r3, [r7, #27]
 80048ce:	e031      	b.n	8004934 <UART_SetConfig+0x290>
 80048d0:	2304      	movs	r3, #4
 80048d2:	76fb      	strb	r3, [r7, #27]
 80048d4:	e02e      	b.n	8004934 <UART_SetConfig+0x290>
 80048d6:	2308      	movs	r3, #8
 80048d8:	76fb      	strb	r3, [r7, #27]
 80048da:	e02b      	b.n	8004934 <UART_SetConfig+0x290>
 80048dc:	2310      	movs	r3, #16
 80048de:	76fb      	strb	r3, [r7, #27]
 80048e0:	bf00      	nop
 80048e2:	e027      	b.n	8004934 <UART_SetConfig+0x290>
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	681b      	ldr	r3, [r3, #0]
 80048e8:	4a2b      	ldr	r2, [pc, #172]	; (8004998 <UART_SetConfig+0x2f4>)
 80048ea:	4293      	cmp	r3, r2
 80048ec:	d123      	bne.n	8004936 <UART_SetConfig+0x292>
 80048ee:	4b2c      	ldr	r3, [pc, #176]	; (80049a0 <UART_SetConfig+0x2fc>)
 80048f0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80048f4:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80048f8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80048fc:	d012      	beq.n	8004924 <UART_SetConfig+0x280>
 80048fe:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004902:	d802      	bhi.n	800490a <UART_SetConfig+0x266>
 8004904:	2b00      	cmp	r3, #0
 8004906:	d007      	beq.n	8004918 <UART_SetConfig+0x274>
 8004908:	e012      	b.n	8004930 <UART_SetConfig+0x28c>
 800490a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800490e:	d006      	beq.n	800491e <UART_SetConfig+0x27a>
 8004910:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8004914:	d009      	beq.n	800492a <UART_SetConfig+0x286>
 8004916:	e00b      	b.n	8004930 <UART_SetConfig+0x28c>
 8004918:	2300      	movs	r3, #0
 800491a:	76fb      	strb	r3, [r7, #27]
 800491c:	e00a      	b.n	8004934 <UART_SetConfig+0x290>
 800491e:	2302      	movs	r3, #2
 8004920:	76fb      	strb	r3, [r7, #27]
 8004922:	e007      	b.n	8004934 <UART_SetConfig+0x290>
 8004924:	2304      	movs	r3, #4
 8004926:	76fb      	strb	r3, [r7, #27]
 8004928:	e004      	b.n	8004934 <UART_SetConfig+0x290>
 800492a:	2308      	movs	r3, #8
 800492c:	76fb      	strb	r3, [r7, #27]
 800492e:	e001      	b.n	8004934 <UART_SetConfig+0x290>
 8004930:	2310      	movs	r3, #16
 8004932:	76fb      	strb	r3, [r7, #27]
 8004934:	bf00      	nop
  
  /* Check LPUART instance */
  if(UART_INSTANCE_LOWPOWER(huart))
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	681b      	ldr	r3, [r3, #0]
 800493a:	4a17      	ldr	r2, [pc, #92]	; (8004998 <UART_SetConfig+0x2f4>)
 800493c:	4293      	cmp	r3, r2
 800493e:	f040 80ee 	bne.w	8004b1e <UART_SetConfig+0x47a>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8004942:	7efb      	ldrb	r3, [r7, #27]
 8004944:	2b08      	cmp	r3, #8
 8004946:	d837      	bhi.n	80049b8 <UART_SetConfig+0x314>
 8004948:	a201      	add	r2, pc, #4	; (adr r2, 8004950 <UART_SetConfig+0x2ac>)
 800494a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800494e:	bf00      	nop
 8004950:	08004975 	.word	0x08004975
 8004954:	080049b9 	.word	0x080049b9
 8004958:	0800497d 	.word	0x0800497d
 800495c:	080049b9 	.word	0x080049b9
 8004960:	08004983 	.word	0x08004983
 8004964:	080049b9 	.word	0x080049b9
 8004968:	080049b9 	.word	0x080049b9
 800496c:	080049b9 	.word	0x080049b9
 8004970:	0800498b 	.word	0x0800498b
    {
    case UART_CLOCKSOURCE_PCLK1:
#if defined(USART_PRESC_PRESCALER)
      lpuart_ker_ck_pres = (HAL_RCC_GetPCLK1Freq()/UARTPrescTable[huart->Init.ClockPrescaler]);
#else
      lpuart_ker_ck_pres = HAL_RCC_GetPCLK1Freq();
 8004974:	f7fe fda0 	bl	80034b8 <HAL_RCC_GetPCLK1Freq>
 8004978:	60f8      	str	r0, [r7, #12]
#endif
      break;
 800497a:	e020      	b.n	80049be <UART_SetConfig+0x31a>
    case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
      lpuart_ker_ck_pres = ((uint32_t)HSI_VALUE/UARTPrescTable[huart->Init.ClockPrescaler]);
#else
      lpuart_ker_ck_pres = (uint32_t)HSI_VALUE;
 800497c:	4b0d      	ldr	r3, [pc, #52]	; (80049b4 <UART_SetConfig+0x310>)
 800497e:	60fb      	str	r3, [r7, #12]
#endif
      break;
 8004980:	e01d      	b.n	80049be <UART_SetConfig+0x31a>
    case UART_CLOCKSOURCE_SYSCLK:
#if defined(USART_PRESC_PRESCALER)
      lpuart_ker_ck_pres = (HAL_RCC_GetSysClockFreq()/UARTPrescTable[huart->Init.ClockPrescaler]);
#else
      lpuart_ker_ck_pres = HAL_RCC_GetSysClockFreq();
 8004982:	f7fe fcdd 	bl	8003340 <HAL_RCC_GetSysClockFreq>
 8004986:	60f8      	str	r0, [r7, #12]
#endif
      break;
 8004988:	e019      	b.n	80049be <UART_SetConfig+0x31a>
    case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
      lpuart_ker_ck_pres = ((uint32_t)LSE_VALUE/UARTPrescTable[huart->Init.ClockPrescaler]);
#else
      lpuart_ker_ck_pres = (uint32_t)LSE_VALUE;
 800498a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800498e:	60fb      	str	r3, [r7, #12]
#endif
      break;
 8004990:	e015      	b.n	80049be <UART_SetConfig+0x31a>
 8004992:	bf00      	nop
 8004994:	efff69f3 	.word	0xefff69f3
 8004998:	40008000 	.word	0x40008000
 800499c:	40013800 	.word	0x40013800
 80049a0:	40021000 	.word	0x40021000
 80049a4:	40004400 	.word	0x40004400
 80049a8:	40004800 	.word	0x40004800
 80049ac:	40004c00 	.word	0x40004c00
 80049b0:	40005000 	.word	0x40005000
 80049b4:	00f42400 	.word	0x00f42400
    case UART_CLOCKSOURCE_UNDEFINED:
    default:
      ret = HAL_ERROR;
 80049b8:	2301      	movs	r3, #1
 80049ba:	74fb      	strb	r3, [r7, #19]
      break;
 80049bc:	bf00      	nop
    }
    
    /* if proper clock source reported */
    if (lpuart_ker_ck_pres != 0U)
 80049be:	68fb      	ldr	r3, [r7, #12]
 80049c0:	2b00      	cmp	r3, #0
 80049c2:	f000 819e 	beq.w	8004d02 <UART_SetConfig+0x65e>
    {
      /* ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	685a      	ldr	r2, [r3, #4]
 80049ca:	4613      	mov	r3, r2
 80049cc:	005b      	lsls	r3, r3, #1
 80049ce:	441a      	add	r2, r3
 80049d0:	68fb      	ldr	r3, [r7, #12]
 80049d2:	429a      	cmp	r2, r3
 80049d4:	d805      	bhi.n	80049e2 <UART_SetConfig+0x33e>
          (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) ))
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	685b      	ldr	r3, [r3, #4]
 80049da:	031a      	lsls	r2, r3, #12
      if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
 80049dc:	68fb      	ldr	r3, [r7, #12]
 80049de:	429a      	cmp	r2, r3
 80049e0:	d202      	bcs.n	80049e8 <UART_SetConfig+0x344>
      {
        ret = HAL_ERROR;
 80049e2:	2301      	movs	r3, #1
 80049e4:	74fb      	strb	r3, [r7, #19]
 80049e6:	e18c      	b.n	8004d02 <UART_SetConfig+0x65e>
      }
      else
      {
        switch (clocksource)
 80049e8:	7efb      	ldrb	r3, [r7, #27]
 80049ea:	2b08      	cmp	r3, #8
 80049ec:	f200 8084 	bhi.w	8004af8 <UART_SetConfig+0x454>
 80049f0:	a201      	add	r2, pc, #4	; (adr r2, 80049f8 <UART_SetConfig+0x354>)
 80049f2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80049f6:	bf00      	nop
 80049f8:	08004a1d 	.word	0x08004a1d
 80049fc:	08004af9 	.word	0x08004af9
 8004a00:	08004a5d 	.word	0x08004a5d
 8004a04:	08004af9 	.word	0x08004af9
 8004a08:	08004a91 	.word	0x08004a91
 8004a0c:	08004af9 	.word	0x08004af9
 8004a10:	08004af9 	.word	0x08004af9
 8004a14:	08004af9 	.word	0x08004af9
 8004a18:	08004acf 	.word	0x08004acf
        {
        case UART_CLOCKSOURCE_PCLK1:
#if defined(USART_PRESC_PRESCALER)
          usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
          usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8004a1c:	f7fe fd4c 	bl	80034b8 <HAL_RCC_GetPCLK1Freq>
 8004a20:	4603      	mov	r3, r0
 8004a22:	f04f 0400 	mov.w	r4, #0
 8004a26:	ea4f 2904 	mov.w	r9, r4, lsl #8
 8004a2a:	ea49 6913 	orr.w	r9, r9, r3, lsr #24
 8004a2e:	ea4f 2803 	mov.w	r8, r3, lsl #8
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	685b      	ldr	r3, [r3, #4]
 8004a36:	085b      	lsrs	r3, r3, #1
 8004a38:	f04f 0400 	mov.w	r4, #0
 8004a3c:	eb18 0003 	adds.w	r0, r8, r3
 8004a40:	eb49 0104 	adc.w	r1, r9, r4
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	685b      	ldr	r3, [r3, #4]
 8004a48:	f04f 0400 	mov.w	r4, #0
 8004a4c:	461a      	mov	r2, r3
 8004a4e:	4623      	mov	r3, r4
 8004a50:	f7fc f956 	bl	8000d00 <__aeabi_uldivmod>
 8004a54:	4603      	mov	r3, r0
 8004a56:	460c      	mov	r4, r1
 8004a58:	617b      	str	r3, [r7, #20]
#endif
          break;
 8004a5a:	e050      	b.n	8004afe <UART_SetConfig+0x45a>
        case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
          usartdiv = (uint32_t)(UART_DIV_LPUART(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
          usartdiv = (uint32_t)(UART_DIV_LPUART(HSI_VALUE, huart->Init.BaudRate));
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	685b      	ldr	r3, [r3, #4]
 8004a60:	085b      	lsrs	r3, r3, #1
 8004a62:	f04f 0400 	mov.w	r4, #0
 8004a66:	49ad      	ldr	r1, [pc, #692]	; (8004d1c <UART_SetConfig+0x678>)
 8004a68:	f04f 0200 	mov.w	r2, #0
 8004a6c:	eb13 0801 	adds.w	r8, r3, r1
 8004a70:	eb44 0902 	adc.w	r9, r4, r2
 8004a74:	4640      	mov	r0, r8
 8004a76:	4649      	mov	r1, r9
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	685b      	ldr	r3, [r3, #4]
 8004a7c:	f04f 0400 	mov.w	r4, #0
 8004a80:	461a      	mov	r2, r3
 8004a82:	4623      	mov	r3, r4
 8004a84:	f7fc f93c 	bl	8000d00 <__aeabi_uldivmod>
 8004a88:	4603      	mov	r3, r0
 8004a8a:	460c      	mov	r4, r1
 8004a8c:	617b      	str	r3, [r7, #20]
#endif
          break;
 8004a8e:	e036      	b.n	8004afe <UART_SetConfig+0x45a>
        case UART_CLOCKSOURCE_SYSCLK:
#if defined(USART_PRESC_PRESCALER)
          usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
          usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8004a90:	f7fe fc56 	bl	8003340 <HAL_RCC_GetSysClockFreq>
 8004a94:	4603      	mov	r3, r0
 8004a96:	461a      	mov	r2, r3
 8004a98:	f04f 0300 	mov.w	r3, #0
 8004a9c:	021d      	lsls	r5, r3, #8
 8004a9e:	ea45 6512 	orr.w	r5, r5, r2, lsr #24
 8004aa2:	0214      	lsls	r4, r2, #8
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	685b      	ldr	r3, [r3, #4]
 8004aa8:	085b      	lsrs	r3, r3, #1
 8004aaa:	461a      	mov	r2, r3
 8004aac:	f04f 0300 	mov.w	r3, #0
 8004ab0:	18a0      	adds	r0, r4, r2
 8004ab2:	eb45 0103 	adc.w	r1, r5, r3
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	685b      	ldr	r3, [r3, #4]
 8004aba:	f04f 0400 	mov.w	r4, #0
 8004abe:	461a      	mov	r2, r3
 8004ac0:	4623      	mov	r3, r4
 8004ac2:	f7fc f91d 	bl	8000d00 <__aeabi_uldivmod>
 8004ac6:	4603      	mov	r3, r0
 8004ac8:	460c      	mov	r4, r1
 8004aca:	617b      	str	r3, [r7, #20]
#endif
          break;
 8004acc:	e017      	b.n	8004afe <UART_SetConfig+0x45a>
        case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
          usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
          usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate));
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	685b      	ldr	r3, [r3, #4]
 8004ad2:	085b      	lsrs	r3, r3, #1
 8004ad4:	f04f 0400 	mov.w	r4, #0
 8004ad8:	f513 0000 	adds.w	r0, r3, #8388608	; 0x800000
 8004adc:	f144 0100 	adc.w	r1, r4, #0
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	685b      	ldr	r3, [r3, #4]
 8004ae4:	f04f 0400 	mov.w	r4, #0
 8004ae8:	461a      	mov	r2, r3
 8004aea:	4623      	mov	r3, r4
 8004aec:	f7fc f908 	bl	8000d00 <__aeabi_uldivmod>
 8004af0:	4603      	mov	r3, r0
 8004af2:	460c      	mov	r4, r1
 8004af4:	617b      	str	r3, [r7, #20]
#endif
          break;
 8004af6:	e002      	b.n	8004afe <UART_SetConfig+0x45a>
        case UART_CLOCKSOURCE_UNDEFINED:
        default:
          ret = HAL_ERROR;
 8004af8:	2301      	movs	r3, #1
 8004afa:	74fb      	strb	r3, [r7, #19]
          break;
 8004afc:	bf00      	nop
        }
        
        /* It is forbidden to write values lower than 0x300 in the LPUART_BRR register */
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8004afe:	697b      	ldr	r3, [r7, #20]
 8004b00:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004b04:	d308      	bcc.n	8004b18 <UART_SetConfig+0x474>
 8004b06:	697b      	ldr	r3, [r7, #20]
 8004b08:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004b0c:	d204      	bcs.n	8004b18 <UART_SetConfig+0x474>
        {
          huart->Instance->BRR = usartdiv;
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	681b      	ldr	r3, [r3, #0]
 8004b12:	697a      	ldr	r2, [r7, #20]
 8004b14:	60da      	str	r2, [r3, #12]
 8004b16:	e0f4      	b.n	8004d02 <UART_SetConfig+0x65e>
        }
        else
        {
          ret = HAL_ERROR;
 8004b18:	2301      	movs	r3, #1
 8004b1a:	74fb      	strb	r3, [r7, #19]
 8004b1c:	e0f1      	b.n	8004d02 <UART_SetConfig+0x65e>
        }
      }  /*   if ( (tmpreg < (3 * huart->Init.BaudRate) ) || (tmpreg > (4096 * huart->Init.BaudRate) )) */
    } /* if (tmpreg != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	69db      	ldr	r3, [r3, #28]
 8004b22:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004b26:	d17e      	bne.n	8004c26 <UART_SetConfig+0x582>
  {
    switch (clocksource)
 8004b28:	7efb      	ldrb	r3, [r7, #27]
 8004b2a:	2b08      	cmp	r3, #8
 8004b2c:	d85b      	bhi.n	8004be6 <UART_SetConfig+0x542>
 8004b2e:	a201      	add	r2, pc, #4	; (adr r2, 8004b34 <UART_SetConfig+0x490>)
 8004b30:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004b34:	08004b59 	.word	0x08004b59
 8004b38:	08004b77 	.word	0x08004b77
 8004b3c:	08004b95 	.word	0x08004b95
 8004b40:	08004be7 	.word	0x08004be7
 8004b44:	08004bb1 	.word	0x08004bb1
 8004b48:	08004be7 	.word	0x08004be7
 8004b4c:	08004be7 	.word	0x08004be7
 8004b50:	08004be7 	.word	0x08004be7
 8004b54:	08004bcf 	.word	0x08004bcf
    {
    case UART_CLOCKSOURCE_PCLK1:
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8004b58:	f7fe fcae 	bl	80034b8 <HAL_RCC_GetPCLK1Freq>
 8004b5c:	4603      	mov	r3, r0
 8004b5e:	005a      	lsls	r2, r3, #1
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	685b      	ldr	r3, [r3, #4]
 8004b64:	085b      	lsrs	r3, r3, #1
 8004b66:	441a      	add	r2, r3
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	685b      	ldr	r3, [r3, #4]
 8004b6c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004b70:	b29b      	uxth	r3, r3
 8004b72:	617b      	str	r3, [r7, #20]
#endif
      break;
 8004b74:	e03a      	b.n	8004bec <UART_SetConfig+0x548>
    case UART_CLOCKSOURCE_PCLK2:
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 8004b76:	f7fe fcb3 	bl	80034e0 <HAL_RCC_GetPCLK2Freq>
 8004b7a:	4603      	mov	r3, r0
 8004b7c:	005a      	lsls	r2, r3, #1
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	685b      	ldr	r3, [r3, #4]
 8004b82:	085b      	lsrs	r3, r3, #1
 8004b84:	441a      	add	r2, r3
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	685b      	ldr	r3, [r3, #4]
 8004b8a:	fbb2 f3f3 	udiv	r3, r2, r3
 8004b8e:	b29b      	uxth	r3, r3
 8004b90:	617b      	str	r3, [r7, #20]
#endif
      break;
 8004b92:	e02b      	b.n	8004bec <UART_SetConfig+0x548>
    case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	685b      	ldr	r3, [r3, #4]
 8004b98:	085b      	lsrs	r3, r3, #1
 8004b9a:	f103 73f4 	add.w	r3, r3, #31981568	; 0x1e80000
 8004b9e:	f503 4390 	add.w	r3, r3, #18432	; 0x4800
 8004ba2:	687a      	ldr	r2, [r7, #4]
 8004ba4:	6852      	ldr	r2, [r2, #4]
 8004ba6:	fbb3 f3f2 	udiv	r3, r3, r2
 8004baa:	b29b      	uxth	r3, r3
 8004bac:	617b      	str	r3, [r7, #20]
#endif
      break;
 8004bae:	e01d      	b.n	8004bec <UART_SetConfig+0x548>
    case UART_CLOCKSOURCE_SYSCLK:
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8004bb0:	f7fe fbc6 	bl	8003340 <HAL_RCC_GetSysClockFreq>
 8004bb4:	4603      	mov	r3, r0
 8004bb6:	005a      	lsls	r2, r3, #1
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	685b      	ldr	r3, [r3, #4]
 8004bbc:	085b      	lsrs	r3, r3, #1
 8004bbe:	441a      	add	r2, r3
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	685b      	ldr	r3, [r3, #4]
 8004bc4:	fbb2 f3f3 	udiv	r3, r2, r3
 8004bc8:	b29b      	uxth	r3, r3
 8004bca:	617b      	str	r3, [r7, #20]
#endif
      break;
 8004bcc:	e00e      	b.n	8004bec <UART_SetConfig+0x548>
    case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	685b      	ldr	r3, [r3, #4]
 8004bd2:	085b      	lsrs	r3, r3, #1
 8004bd4:	f503 3280 	add.w	r2, r3, #65536	; 0x10000
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	685b      	ldr	r3, [r3, #4]
 8004bdc:	fbb2 f3f3 	udiv	r3, r2, r3
 8004be0:	b29b      	uxth	r3, r3
 8004be2:	617b      	str	r3, [r7, #20]
#endif
      break;
 8004be4:	e002      	b.n	8004bec <UART_SetConfig+0x548>
    case UART_CLOCKSOURCE_UNDEFINED:
    default:
      ret = HAL_ERROR;
 8004be6:	2301      	movs	r3, #1
 8004be8:	74fb      	strb	r3, [r7, #19]
      break;
 8004bea:	bf00      	nop
    }
    
    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004bec:	697b      	ldr	r3, [r7, #20]
 8004bee:	2b0f      	cmp	r3, #15
 8004bf0:	d916      	bls.n	8004c20 <UART_SetConfig+0x57c>
 8004bf2:	697b      	ldr	r3, [r7, #20]
 8004bf4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004bf8:	d212      	bcs.n	8004c20 <UART_SetConfig+0x57c>
    {
      brrtemp = usartdiv & 0xFFF0U;
 8004bfa:	697b      	ldr	r3, [r7, #20]
 8004bfc:	b29b      	uxth	r3, r3
 8004bfe:	f023 030f 	bic.w	r3, r3, #15
 8004c02:	817b      	strh	r3, [r7, #10]
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004c04:	697b      	ldr	r3, [r7, #20]
 8004c06:	085b      	lsrs	r3, r3, #1
 8004c08:	b29b      	uxth	r3, r3
 8004c0a:	f003 0307 	and.w	r3, r3, #7
 8004c0e:	b29a      	uxth	r2, r3
 8004c10:	897b      	ldrh	r3, [r7, #10]
 8004c12:	4313      	orrs	r3, r2
 8004c14:	817b      	strh	r3, [r7, #10]
      huart->Instance->BRR = brrtemp;
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	897a      	ldrh	r2, [r7, #10]
 8004c1c:	60da      	str	r2, [r3, #12]
 8004c1e:	e070      	b.n	8004d02 <UART_SetConfig+0x65e>
    }
    else
    {
      ret = HAL_ERROR;
 8004c20:	2301      	movs	r3, #1
 8004c22:	74fb      	strb	r3, [r7, #19]
 8004c24:	e06d      	b.n	8004d02 <UART_SetConfig+0x65e>
    }
  }
  else
  {
    switch (clocksource)
 8004c26:	7efb      	ldrb	r3, [r7, #27]
 8004c28:	2b08      	cmp	r3, #8
 8004c2a:	d859      	bhi.n	8004ce0 <UART_SetConfig+0x63c>
 8004c2c:	a201      	add	r2, pc, #4	; (adr r2, 8004c34 <UART_SetConfig+0x590>)
 8004c2e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004c32:	bf00      	nop
 8004c34:	08004c59 	.word	0x08004c59
 8004c38:	08004c75 	.word	0x08004c75
 8004c3c:	08004c91 	.word	0x08004c91
 8004c40:	08004ce1 	.word	0x08004ce1
 8004c44:	08004cad 	.word	0x08004cad
 8004c48:	08004ce1 	.word	0x08004ce1
 8004c4c:	08004ce1 	.word	0x08004ce1
 8004c50:	08004ce1 	.word	0x08004ce1
 8004c54:	08004cc9 	.word	0x08004cc9
    {
    case UART_CLOCKSOURCE_PCLK1:
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8004c58:	f7fe fc2e 	bl	80034b8 <HAL_RCC_GetPCLK1Freq>
 8004c5c:	4602      	mov	r2, r0
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	685b      	ldr	r3, [r3, #4]
 8004c62:	085b      	lsrs	r3, r3, #1
 8004c64:	441a      	add	r2, r3
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	685b      	ldr	r3, [r3, #4]
 8004c6a:	fbb2 f3f3 	udiv	r3, r2, r3
 8004c6e:	b29b      	uxth	r3, r3
 8004c70:	617b      	str	r3, [r7, #20]
#endif
      break;
 8004c72:	e038      	b.n	8004ce6 <UART_SetConfig+0x642>
    case UART_CLOCKSOURCE_PCLK2:
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 8004c74:	f7fe fc34 	bl	80034e0 <HAL_RCC_GetPCLK2Freq>
 8004c78:	4602      	mov	r2, r0
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	685b      	ldr	r3, [r3, #4]
 8004c7e:	085b      	lsrs	r3, r3, #1
 8004c80:	441a      	add	r2, r3
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	685b      	ldr	r3, [r3, #4]
 8004c86:	fbb2 f3f3 	udiv	r3, r2, r3
 8004c8a:	b29b      	uxth	r3, r3
 8004c8c:	617b      	str	r3, [r7, #20]
#endif
      break;
 8004c8e:	e02a      	b.n	8004ce6 <UART_SetConfig+0x642>
    case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	685b      	ldr	r3, [r3, #4]
 8004c94:	085b      	lsrs	r3, r3, #1
 8004c96:	f503 0374 	add.w	r3, r3, #15990784	; 0xf40000
 8004c9a:	f503 5310 	add.w	r3, r3, #9216	; 0x2400
 8004c9e:	687a      	ldr	r2, [r7, #4]
 8004ca0:	6852      	ldr	r2, [r2, #4]
 8004ca2:	fbb3 f3f2 	udiv	r3, r3, r2
 8004ca6:	b29b      	uxth	r3, r3
 8004ca8:	617b      	str	r3, [r7, #20]
#endif
      break;
 8004caa:	e01c      	b.n	8004ce6 <UART_SetConfig+0x642>
    case UART_CLOCKSOURCE_SYSCLK:
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8004cac:	f7fe fb48 	bl	8003340 <HAL_RCC_GetSysClockFreq>
 8004cb0:	4602      	mov	r2, r0
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	685b      	ldr	r3, [r3, #4]
 8004cb6:	085b      	lsrs	r3, r3, #1
 8004cb8:	441a      	add	r2, r3
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	685b      	ldr	r3, [r3, #4]
 8004cbe:	fbb2 f3f3 	udiv	r3, r2, r3
 8004cc2:	b29b      	uxth	r3, r3
 8004cc4:	617b      	str	r3, [r7, #20]
#endif
      break;
 8004cc6:	e00e      	b.n	8004ce6 <UART_SetConfig+0x642>
    case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	685b      	ldr	r3, [r3, #4]
 8004ccc:	085b      	lsrs	r3, r3, #1
 8004cce:	f503 4200 	add.w	r2, r3, #32768	; 0x8000
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	685b      	ldr	r3, [r3, #4]
 8004cd6:	fbb2 f3f3 	udiv	r3, r2, r3
 8004cda:	b29b      	uxth	r3, r3
 8004cdc:	617b      	str	r3, [r7, #20]
#endif
      break;
 8004cde:	e002      	b.n	8004ce6 <UART_SetConfig+0x642>
    case UART_CLOCKSOURCE_UNDEFINED:
    default:
      ret = HAL_ERROR;
 8004ce0:	2301      	movs	r3, #1
 8004ce2:	74fb      	strb	r3, [r7, #19]
      break;
 8004ce4:	bf00      	nop
    }
    
    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004ce6:	697b      	ldr	r3, [r7, #20]
 8004ce8:	2b0f      	cmp	r3, #15
 8004cea:	d908      	bls.n	8004cfe <UART_SetConfig+0x65a>
 8004cec:	697b      	ldr	r3, [r7, #20]
 8004cee:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004cf2:	d204      	bcs.n	8004cfe <UART_SetConfig+0x65a>
    {
      huart->Instance->BRR = usartdiv;
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	681b      	ldr	r3, [r3, #0]
 8004cf8:	697a      	ldr	r2, [r7, #20]
 8004cfa:	60da      	str	r2, [r3, #12]
 8004cfc:	e001      	b.n	8004d02 <UART_SetConfig+0x65e>
    }
    else
    {
      ret = HAL_ERROR;
 8004cfe:	2301      	movs	r3, #1
 8004d00:	74fb      	strb	r3, [r7, #19]
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif
    
  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	2200      	movs	r2, #0
 8004d06:	661a      	str	r2, [r3, #96]	; 0x60
  huart->TxISR = NULL;
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	2200      	movs	r2, #0
 8004d0c:	665a      	str	r2, [r3, #100]	; 0x64
  
  return ret;
 8004d0e:	7cfb      	ldrb	r3, [r7, #19]
}
 8004d10:	4618      	mov	r0, r3
 8004d12:	3720      	adds	r7, #32
 8004d14:	46bd      	mov	sp, r7
 8004d16:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8004d1a:	bf00      	nop
 8004d1c:	f4240000 	.word	0xf4240000

08004d20 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004d20:	b480      	push	{r7}
 8004d22:	b083      	sub	sp, #12
 8004d24:	af00      	add	r7, sp, #0
 8004d26:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));
  
  /* if required, configure TX pin active level inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d2c:	f003 0301 	and.w	r3, r3, #1
 8004d30:	2b00      	cmp	r3, #0
 8004d32:	d00a      	beq.n	8004d4a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	681b      	ldr	r3, [r3, #0]
 8004d38:	687a      	ldr	r2, [r7, #4]
 8004d3a:	6812      	ldr	r2, [r2, #0]
 8004d3c:	6852      	ldr	r2, [r2, #4]
 8004d3e:	f422 3100 	bic.w	r1, r2, #131072	; 0x20000
 8004d42:	687a      	ldr	r2, [r7, #4]
 8004d44:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8004d46:	430a      	orrs	r2, r1
 8004d48:	605a      	str	r2, [r3, #4]
  }
  
  /* if required, configure RX pin active level inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d4e:	f003 0302 	and.w	r3, r3, #2
 8004d52:	2b00      	cmp	r3, #0
 8004d54:	d00a      	beq.n	8004d6c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	681b      	ldr	r3, [r3, #0]
 8004d5a:	687a      	ldr	r2, [r7, #4]
 8004d5c:	6812      	ldr	r2, [r2, #0]
 8004d5e:	6852      	ldr	r2, [r2, #4]
 8004d60:	f422 3180 	bic.w	r1, r2, #65536	; 0x10000
 8004d64:	687a      	ldr	r2, [r7, #4]
 8004d66:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8004d68:	430a      	orrs	r2, r1
 8004d6a:	605a      	str	r2, [r3, #4]
  }
  
  /* if required, configure data inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d70:	f003 0304 	and.w	r3, r3, #4
 8004d74:	2b00      	cmp	r3, #0
 8004d76:	d00a      	beq.n	8004d8e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	681b      	ldr	r3, [r3, #0]
 8004d7c:	687a      	ldr	r2, [r7, #4]
 8004d7e:	6812      	ldr	r2, [r2, #0]
 8004d80:	6852      	ldr	r2, [r2, #4]
 8004d82:	f422 2180 	bic.w	r1, r2, #262144	; 0x40000
 8004d86:	687a      	ldr	r2, [r7, #4]
 8004d88:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8004d8a:	430a      	orrs	r2, r1
 8004d8c:	605a      	str	r2, [r3, #4]
  }
  
  /* if required, configure RX/TX pins swap */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d92:	f003 0308 	and.w	r3, r3, #8
 8004d96:	2b00      	cmp	r3, #0
 8004d98:	d00a      	beq.n	8004db0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	681b      	ldr	r3, [r3, #0]
 8004d9e:	687a      	ldr	r2, [r7, #4]
 8004da0:	6812      	ldr	r2, [r2, #0]
 8004da2:	6852      	ldr	r2, [r2, #4]
 8004da4:	f422 4100 	bic.w	r1, r2, #32768	; 0x8000
 8004da8:	687a      	ldr	r2, [r7, #4]
 8004daa:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8004dac:	430a      	orrs	r2, r1
 8004dae:	605a      	str	r2, [r3, #4]
  }
  
  /* if required, configure RX overrun detection disabling */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004db4:	f003 0310 	and.w	r3, r3, #16
 8004db8:	2b00      	cmp	r3, #0
 8004dba:	d00a      	beq.n	8004dd2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	681b      	ldr	r3, [r3, #0]
 8004dc0:	687a      	ldr	r2, [r7, #4]
 8004dc2:	6812      	ldr	r2, [r2, #0]
 8004dc4:	6892      	ldr	r2, [r2, #8]
 8004dc6:	f422 5180 	bic.w	r1, r2, #4096	; 0x1000
 8004dca:	687a      	ldr	r2, [r7, #4]
 8004dcc:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8004dce:	430a      	orrs	r2, r1
 8004dd0:	609a      	str	r2, [r3, #8]
  }
  
  /* if required, configure DMA disabling on reception error */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004dd6:	f003 0320 	and.w	r3, r3, #32
 8004dda:	2b00      	cmp	r3, #0
 8004ddc:	d00a      	beq.n	8004df4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	681b      	ldr	r3, [r3, #0]
 8004de2:	687a      	ldr	r2, [r7, #4]
 8004de4:	6812      	ldr	r2, [r2, #0]
 8004de6:	6892      	ldr	r2, [r2, #8]
 8004de8:	f422 5100 	bic.w	r1, r2, #8192	; 0x2000
 8004dec:	687a      	ldr	r2, [r7, #4]
 8004dee:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8004df0:	430a      	orrs	r2, r1
 8004df2:	609a      	str	r2, [r3, #8]
  }
  
  /* if required, configure auto Baud rate detection scheme */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004df8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004dfc:	2b00      	cmp	r3, #0
 8004dfe:	d01a      	beq.n	8004e36 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	681b      	ldr	r3, [r3, #0]
 8004e04:	687a      	ldr	r2, [r7, #4]
 8004e06:	6812      	ldr	r2, [r2, #0]
 8004e08:	6852      	ldr	r2, [r2, #4]
 8004e0a:	f422 1180 	bic.w	r1, r2, #1048576	; 0x100000
 8004e0e:	687a      	ldr	r2, [r7, #4]
 8004e10:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8004e12:	430a      	orrs	r2, r1
 8004e14:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if(huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e1a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004e1e:	d10a      	bne.n	8004e36 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	687a      	ldr	r2, [r7, #4]
 8004e26:	6812      	ldr	r2, [r2, #0]
 8004e28:	6852      	ldr	r2, [r2, #4]
 8004e2a:	f422 01c0 	bic.w	r1, r2, #6291456	; 0x600000
 8004e2e:	687a      	ldr	r2, [r7, #4]
 8004e30:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8004e32:	430a      	orrs	r2, r1
 8004e34:	605a      	str	r2, [r3, #4]
    }
  }
  
  /* if required, configure MSB first on communication line */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e3a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004e3e:	2b00      	cmp	r3, #0
 8004e40:	d00a      	beq.n	8004e58 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	681b      	ldr	r3, [r3, #0]
 8004e46:	687a      	ldr	r2, [r7, #4]
 8004e48:	6812      	ldr	r2, [r2, #0]
 8004e4a:	6852      	ldr	r2, [r2, #4]
 8004e4c:	f422 2100 	bic.w	r1, r2, #524288	; 0x80000
 8004e50:	687a      	ldr	r2, [r7, #4]
 8004e52:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8004e54:	430a      	orrs	r2, r1
 8004e56:	605a      	str	r2, [r3, #4]
  }
}
 8004e58:	bf00      	nop
 8004e5a:	370c      	adds	r7, #12
 8004e5c:	46bd      	mov	sp, r7
 8004e5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e62:	4770      	bx	lr

08004e64 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004e64:	b580      	push	{r7, lr}
 8004e66:	b086      	sub	sp, #24
 8004e68:	af02      	add	r7, sp, #8
 8004e6a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004e6c:	2300      	movs	r3, #0
 8004e6e:	60fb      	str	r3, [r7, #12]
  
  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	2200      	movs	r2, #0
 8004e74:	675a      	str	r2, [r3, #116]	; 0x74
  
  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 8004e76:	f7fc f8e7 	bl	8001048 <HAL_GetTick>
 8004e7a:	60f8      	str	r0, [r7, #12]
  
  /* Check if the Transmitter is enabled */
  if((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	681b      	ldr	r3, [r3, #0]
 8004e82:	f003 0308 	and.w	r3, r3, #8
 8004e86:	2b08      	cmp	r3, #8
 8004e88:	d10e      	bne.n	8004ea8 <UART_CheckIdleState+0x44>
  {
    /* Wait until TEACK flag is set */
    if(UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004e8a:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8004e8e:	9300      	str	r3, [sp, #0]
 8004e90:	68fb      	ldr	r3, [r7, #12]
 8004e92:	2200      	movs	r2, #0
 8004e94:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8004e98:	6878      	ldr	r0, [r7, #4]
 8004e9a:	f000 f82c 	bl	8004ef6 <UART_WaitOnFlagUntilTimeout>
 8004e9e:	4603      	mov	r3, r0
 8004ea0:	2b00      	cmp	r3, #0
 8004ea2:	d001      	beq.n	8004ea8 <UART_CheckIdleState+0x44>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004ea4:	2303      	movs	r3, #3
 8004ea6:	e022      	b.n	8004eee <UART_CheckIdleState+0x8a>
    }
  }
  /* Check if the Receiver is enabled */
  if((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	681b      	ldr	r3, [r3, #0]
 8004eac:	681b      	ldr	r3, [r3, #0]
 8004eae:	f003 0304 	and.w	r3, r3, #4
 8004eb2:	2b04      	cmp	r3, #4
 8004eb4:	d10e      	bne.n	8004ed4 <UART_CheckIdleState+0x70>
  {
    /* Wait until REACK flag is set */
    if(UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004eb6:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8004eba:	9300      	str	r3, [sp, #0]
 8004ebc:	68fb      	ldr	r3, [r7, #12]
 8004ebe:	2200      	movs	r2, #0
 8004ec0:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8004ec4:	6878      	ldr	r0, [r7, #4]
 8004ec6:	f000 f816 	bl	8004ef6 <UART_WaitOnFlagUntilTimeout>
 8004eca:	4603      	mov	r3, r0
 8004ecc:	2b00      	cmp	r3, #0
 8004ece:	d001      	beq.n	8004ed4 <UART_CheckIdleState+0x70>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004ed0:	2303      	movs	r3, #3
 8004ed2:	e00c      	b.n	8004eee <UART_CheckIdleState+0x8a>
    }
  }
  
  /* Initialize the UART State */
  huart->gState= HAL_UART_STATE_READY;
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	2220      	movs	r2, #32
 8004ed8:	f883 2071 	strb.w	r2, [r3, #113]	; 0x71
  huart->RxState= HAL_UART_STATE_READY;
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	2220      	movs	r2, #32
 8004ee0:	f883 2072 	strb.w	r2, [r3, #114]	; 0x72
  
  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	2200      	movs	r2, #0
 8004ee8:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
  
  return HAL_OK;
 8004eec:	2300      	movs	r3, #0
}
 8004eee:	4618      	mov	r0, r3
 8004ef0:	3710      	adds	r7, #16
 8004ef2:	46bd      	mov	sp, r7
 8004ef4:	bd80      	pop	{r7, pc}

08004ef6 <UART_WaitOnFlagUntilTimeout>:
  * @param Tickstart Tick start value
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8004ef6:	b580      	push	{r7, lr}
 8004ef8:	b084      	sub	sp, #16
 8004efa:	af00      	add	r7, sp, #0
 8004efc:	60f8      	str	r0, [r7, #12]
 8004efe:	60b9      	str	r1, [r7, #8]
 8004f00:	603b      	str	r3, [r7, #0]
 8004f02:	4613      	mov	r3, r2
 8004f04:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004f06:	e02c      	b.n	8004f62 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 8004f08:	69bb      	ldr	r3, [r7, #24]
 8004f0a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004f0e:	d028      	beq.n	8004f62 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 8004f10:	69bb      	ldr	r3, [r7, #24]
 8004f12:	2b00      	cmp	r3, #0
 8004f14:	d007      	beq.n	8004f26 <UART_WaitOnFlagUntilTimeout+0x30>
 8004f16:	f7fc f897 	bl	8001048 <HAL_GetTick>
 8004f1a:	4602      	mov	r2, r0
 8004f1c:	683b      	ldr	r3, [r7, #0]
 8004f1e:	1ad2      	subs	r2, r2, r3
 8004f20:	69bb      	ldr	r3, [r7, #24]
 8004f22:	429a      	cmp	r2, r3
 8004f24:	d91d      	bls.n	8004f62 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004f26:	68fb      	ldr	r3, [r7, #12]
 8004f28:	681b      	ldr	r3, [r3, #0]
 8004f2a:	68fa      	ldr	r2, [r7, #12]
 8004f2c:	6812      	ldr	r2, [r2, #0]
 8004f2e:	6812      	ldr	r2, [r2, #0]
 8004f30:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8004f34:	601a      	str	r2, [r3, #0]
#endif
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004f36:	68fb      	ldr	r3, [r7, #12]
 8004f38:	681b      	ldr	r3, [r3, #0]
 8004f3a:	68fa      	ldr	r2, [r7, #12]
 8004f3c:	6812      	ldr	r2, [r2, #0]
 8004f3e:	6892      	ldr	r2, [r2, #8]
 8004f40:	f022 0201 	bic.w	r2, r2, #1
 8004f44:	609a      	str	r2, [r3, #8]
        
        huart->gState = HAL_UART_STATE_READY;
 8004f46:	68fb      	ldr	r3, [r7, #12]
 8004f48:	2220      	movs	r2, #32
 8004f4a:	f883 2071 	strb.w	r2, [r3, #113]	; 0x71
        huart->RxState = HAL_UART_STATE_READY;
 8004f4e:	68fb      	ldr	r3, [r7, #12]
 8004f50:	2220      	movs	r2, #32
 8004f52:	f883 2072 	strb.w	r2, [r3, #114]	; 0x72
        
        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8004f56:	68fb      	ldr	r3, [r7, #12]
 8004f58:	2200      	movs	r2, #0
 8004f5a:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
        
        return HAL_TIMEOUT;
 8004f5e:	2303      	movs	r3, #3
 8004f60:	e00f      	b.n	8004f82 <UART_WaitOnFlagUntilTimeout+0x8c>
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004f62:	68fb      	ldr	r3, [r7, #12]
 8004f64:	681b      	ldr	r3, [r3, #0]
 8004f66:	69da      	ldr	r2, [r3, #28]
 8004f68:	68bb      	ldr	r3, [r7, #8]
 8004f6a:	401a      	ands	r2, r3
 8004f6c:	68bb      	ldr	r3, [r7, #8]
 8004f6e:	429a      	cmp	r2, r3
 8004f70:	bf0c      	ite	eq
 8004f72:	2301      	moveq	r3, #1
 8004f74:	2300      	movne	r3, #0
 8004f76:	b2db      	uxtb	r3, r3
 8004f78:	461a      	mov	r2, r3
 8004f7a:	79fb      	ldrb	r3, [r7, #7]
 8004f7c:	429a      	cmp	r2, r3
 8004f7e:	d0c3      	beq.n	8004f08 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004f80:	2300      	movs	r3, #0
}
 8004f82:	4618      	mov	r0, r3
 8004f84:	3710      	adds	r7, #16
 8004f86:	46bd      	mov	sp, r7
 8004f88:	bd80      	pop	{r7, pc}
	...

08004f8c <BSP_LED_Init>:
  *     @arg LED4
  * @retval None
  */
#endif
void BSP_LED_Init(Led_TypeDef Led)
{
 8004f8c:	b580      	push	{r7, lr}
 8004f8e:	b08a      	sub	sp, #40	; 0x28
 8004f90:	af00      	add	r7, sp, #0
 8004f92:	4603      	mov	r3, r0
 8004f94:	71fb      	strb	r3, [r7, #7]
  GPIO_InitTypeDef  GPIO_InitStructure;

  /* Enable the GPIO_LED clock */
  LEDx_GPIO_CLK_ENABLE(Led);
 8004f96:	79fb      	ldrb	r3, [r7, #7]
 8004f98:	2b00      	cmp	r3, #0
 8004f9a:	d10c      	bne.n	8004fb6 <BSP_LED_Init+0x2a>
 8004f9c:	4a1f      	ldr	r2, [pc, #124]	; (800501c <BSP_LED_Init+0x90>)
 8004f9e:	4b1f      	ldr	r3, [pc, #124]	; (800501c <BSP_LED_Init+0x90>)
 8004fa0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004fa2:	f043 0302 	orr.w	r3, r3, #2
 8004fa6:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004fa8:	4b1c      	ldr	r3, [pc, #112]	; (800501c <BSP_LED_Init+0x90>)
 8004faa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004fac:	f003 0302 	and.w	r3, r3, #2
 8004fb0:	613b      	str	r3, [r7, #16]
 8004fb2:	693b      	ldr	r3, [r7, #16]
 8004fb4:	e00e      	b.n	8004fd4 <BSP_LED_Init+0x48>
 8004fb6:	79fb      	ldrb	r3, [r7, #7]
 8004fb8:	2b01      	cmp	r3, #1
 8004fba:	d10b      	bne.n	8004fd4 <BSP_LED_Init+0x48>
 8004fbc:	4a17      	ldr	r2, [pc, #92]	; (800501c <BSP_LED_Init+0x90>)
 8004fbe:	4b17      	ldr	r3, [pc, #92]	; (800501c <BSP_LED_Init+0x90>)
 8004fc0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004fc2:	f043 0310 	orr.w	r3, r3, #16
 8004fc6:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004fc8:	4b14      	ldr	r3, [pc, #80]	; (800501c <BSP_LED_Init+0x90>)
 8004fca:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004fcc:	f003 0310 	and.w	r3, r3, #16
 8004fd0:	60fb      	str	r3, [r7, #12]
 8004fd2:	68fb      	ldr	r3, [r7, #12]

  /* Configure the GPIO_LED pin */
  GPIO_InitStructure.Pin = LED_PIN[Led];
 8004fd4:	79fb      	ldrb	r3, [r7, #7]
 8004fd6:	4a12      	ldr	r2, [pc, #72]	; (8005020 <BSP_LED_Init+0x94>)
 8004fd8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004fdc:	617b      	str	r3, [r7, #20]
  GPIO_InitStructure.Mode = GPIO_MODE_OUTPUT_PP;
 8004fde:	2301      	movs	r3, #1
 8004fe0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStructure.Pull = GPIO_NOPULL;
 8004fe2:	2300      	movs	r3, #0
 8004fe4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStructure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004fe6:	2303      	movs	r3, #3
 8004fe8:	623b      	str	r3, [r7, #32]

  HAL_GPIO_Init(LED_PORT[Led], &GPIO_InitStructure);
 8004fea:	79fb      	ldrb	r3, [r7, #7]
 8004fec:	4a0d      	ldr	r2, [pc, #52]	; (8005024 <BSP_LED_Init+0x98>)
 8004fee:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004ff2:	f107 0214 	add.w	r2, r7, #20
 8004ff6:	4611      	mov	r1, r2
 8004ff8:	4618      	mov	r0, r3
 8004ffa:	f7fd f903 	bl	8002204 <HAL_GPIO_Init>

  HAL_GPIO_WritePin(LED_PORT[Led], GPIO_InitStructure.Pin, GPIO_PIN_RESET);
 8004ffe:	79fb      	ldrb	r3, [r7, #7]
 8005000:	4a08      	ldr	r2, [pc, #32]	; (8005024 <BSP_LED_Init+0x98>)
 8005002:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005006:	697a      	ldr	r2, [r7, #20]
 8005008:	b291      	uxth	r1, r2
 800500a:	2200      	movs	r2, #0
 800500c:	4618      	mov	r0, r3
 800500e:	f7fd fabd 	bl	800258c <HAL_GPIO_WritePin>
}
 8005012:	bf00      	nop
 8005014:	3728      	adds	r7, #40	; 0x28
 8005016:	46bd      	mov	sp, r7
 8005018:	bd80      	pop	{r7, pc}
 800501a:	bf00      	nop
 800501c:	40021000 	.word	0x40021000
 8005020:	0800bcb0 	.word	0x0800bcb0
 8005024:	20000000 	.word	0x20000000

08005028 <BSP_LED_On>:
  *     @arg LED4
  * @retval None
  */
#endif
void BSP_LED_On(Led_TypeDef Led)
{
 8005028:	b580      	push	{r7, lr}
 800502a:	b082      	sub	sp, #8
 800502c:	af00      	add	r7, sp, #0
 800502e:	4603      	mov	r3, r0
 8005030:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_WritePin(LED_PORT[Led], LED_PIN[Led], GPIO_PIN_SET);
 8005032:	79fb      	ldrb	r3, [r7, #7]
 8005034:	4a07      	ldr	r2, [pc, #28]	; (8005054 <BSP_LED_On+0x2c>)
 8005036:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 800503a:	79fb      	ldrb	r3, [r7, #7]
 800503c:	4a06      	ldr	r2, [pc, #24]	; (8005058 <BSP_LED_On+0x30>)
 800503e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005042:	2201      	movs	r2, #1
 8005044:	4619      	mov	r1, r3
 8005046:	f7fd faa1 	bl	800258c <HAL_GPIO_WritePin>
}
 800504a:	bf00      	nop
 800504c:	3708      	adds	r7, #8
 800504e:	46bd      	mov	sp, r7
 8005050:	bd80      	pop	{r7, pc}
 8005052:	bf00      	nop
 8005054:	20000000 	.word	0x20000000
 8005058:	0800bcb0 	.word	0x0800bcb0

0800505c <BSP_LED_Off>:
  *     @arg LED4
  * @retval None
  */
#endif
void BSP_LED_Off(Led_TypeDef Led)
{
 800505c:	b580      	push	{r7, lr}
 800505e:	b082      	sub	sp, #8
 8005060:	af00      	add	r7, sp, #0
 8005062:	4603      	mov	r3, r0
 8005064:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_WritePin(LED_PORT[Led], LED_PIN[Led], GPIO_PIN_RESET);
 8005066:	79fb      	ldrb	r3, [r7, #7]
 8005068:	4a07      	ldr	r2, [pc, #28]	; (8005088 <BSP_LED_Off+0x2c>)
 800506a:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 800506e:	79fb      	ldrb	r3, [r7, #7]
 8005070:	4a06      	ldr	r2, [pc, #24]	; (800508c <BSP_LED_Off+0x30>)
 8005072:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005076:	2200      	movs	r2, #0
 8005078:	4619      	mov	r1, r3
 800507a:	f7fd fa87 	bl	800258c <HAL_GPIO_WritePin>
}
 800507e:	bf00      	nop
 8005080:	3708      	adds	r7, #8
 8005082:	46bd      	mov	sp, r7
 8005084:	bd80      	pop	{r7, pc}
 8005086:	bf00      	nop
 8005088:	20000000 	.word	0x20000000
 800508c:	0800bcb0 	.word	0x0800bcb0

08005090 <BSP_LCD_GLASS_Init>:
/**
  * @brief  Initialize the LCD GLASS relative GPIO port IOs and LCD peripheral.
  * @retval None
  */
void BSP_LCD_GLASS_Init(void)
{
 8005090:	b580      	push	{r7, lr}
 8005092:	af00      	add	r7, sp, #0
  LCDHandle.Instance              = LCD;
 8005094:	4b19      	ldr	r3, [pc, #100]	; (80050fc <BSP_LCD_GLASS_Init+0x6c>)
 8005096:	4a1a      	ldr	r2, [pc, #104]	; (8005100 <BSP_LCD_GLASS_Init+0x70>)
 8005098:	601a      	str	r2, [r3, #0]
  LCDHandle.Init.Prescaler        = LCD_PRESCALER_1;
 800509a:	4b18      	ldr	r3, [pc, #96]	; (80050fc <BSP_LCD_GLASS_Init+0x6c>)
 800509c:	2200      	movs	r2, #0
 800509e:	605a      	str	r2, [r3, #4]
  LCDHandle.Init.Divider          = LCD_DIVIDER_31;
 80050a0:	4b16      	ldr	r3, [pc, #88]	; (80050fc <BSP_LCD_GLASS_Init+0x6c>)
 80050a2:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 80050a6:	609a      	str	r2, [r3, #8]
#if defined (USE_STM32L476G_DISCO_REVC) || defined (USE_STM32L476G_DISCO_REVB)
  LCDHandle.Init.Duty             = LCD_DUTY_1_4;
 80050a8:	4b14      	ldr	r3, [pc, #80]	; (80050fc <BSP_LCD_GLASS_Init+0x6c>)
 80050aa:	220c      	movs	r2, #12
 80050ac:	60da      	str	r2, [r3, #12]
#elif defined (USE_STM32L476G_DISCO_REVA)
  LCDHandle.Init.Duty             = LCD_DUTY_1_8;
#endif
  LCDHandle.Init.Bias             = LCD_BIAS_1_3;
 80050ae:	4b13      	ldr	r3, [pc, #76]	; (80050fc <BSP_LCD_GLASS_Init+0x6c>)
 80050b0:	2240      	movs	r2, #64	; 0x40
 80050b2:	611a      	str	r2, [r3, #16]
  LCDHandle.Init.VoltageSource    = LCD_VOLTAGESOURCE_INTERNAL;
 80050b4:	4b11      	ldr	r3, [pc, #68]	; (80050fc <BSP_LCD_GLASS_Init+0x6c>)
 80050b6:	2200      	movs	r2, #0
 80050b8:	615a      	str	r2, [r3, #20]
  LCDHandle.Init.Contrast         = LCD_CONTRASTLEVEL_5;
 80050ba:	4b10      	ldr	r3, [pc, #64]	; (80050fc <BSP_LCD_GLASS_Init+0x6c>)
 80050bc:	f44f 52a0 	mov.w	r2, #5120	; 0x1400
 80050c0:	619a      	str	r2, [r3, #24]
  LCDHandle.Init.DeadTime         = LCD_DEADTIME_0;
 80050c2:	4b0e      	ldr	r3, [pc, #56]	; (80050fc <BSP_LCD_GLASS_Init+0x6c>)
 80050c4:	2200      	movs	r2, #0
 80050c6:	61da      	str	r2, [r3, #28]
  LCDHandle.Init.PulseOnDuration  = LCD_PULSEONDURATION_4;
 80050c8:	4b0c      	ldr	r3, [pc, #48]	; (80050fc <BSP_LCD_GLASS_Init+0x6c>)
 80050ca:	2240      	movs	r2, #64	; 0x40
 80050cc:	621a      	str	r2, [r3, #32]
  LCDHandle.Init.HighDrive        = LCD_HIGHDRIVE_DISABLE;
 80050ce:	4b0b      	ldr	r3, [pc, #44]	; (80050fc <BSP_LCD_GLASS_Init+0x6c>)
 80050d0:	2200      	movs	r2, #0
 80050d2:	625a      	str	r2, [r3, #36]	; 0x24
  LCDHandle.Init.BlinkMode        = LCD_BLINKMODE_OFF;
 80050d4:	4b09      	ldr	r3, [pc, #36]	; (80050fc <BSP_LCD_GLASS_Init+0x6c>)
 80050d6:	2200      	movs	r2, #0
 80050d8:	629a      	str	r2, [r3, #40]	; 0x28
  LCDHandle.Init.BlinkFrequency   = LCD_BLINKFREQUENCY_DIV32;
 80050da:	4b08      	ldr	r3, [pc, #32]	; (80050fc <BSP_LCD_GLASS_Init+0x6c>)
 80050dc:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80050e0:	62da      	str	r2, [r3, #44]	; 0x2c
  LCDHandle.Init.MuxSegment       = LCD_MUXSEGMENT_DISABLE;
 80050e2:	4b06      	ldr	r3, [pc, #24]	; (80050fc <BSP_LCD_GLASS_Init+0x6c>)
 80050e4:	2200      	movs	r2, #0
 80050e6:	631a      	str	r2, [r3, #48]	; 0x30

  /* Initialize the LCD */
  LCD_MspInit(&LCDHandle);
 80050e8:	4804      	ldr	r0, [pc, #16]	; (80050fc <BSP_LCD_GLASS_Init+0x6c>)
 80050ea:	f000 f85f 	bl	80051ac <LCD_MspInit>
  HAL_LCD_Init(&LCDHandle);
 80050ee:	4803      	ldr	r0, [pc, #12]	; (80050fc <BSP_LCD_GLASS_Init+0x6c>)
 80050f0:	f7fd fa64 	bl	80025bc <HAL_LCD_Init>

  BSP_LCD_GLASS_Clear();
 80050f4:	f000 f850 	bl	8005198 <BSP_LCD_GLASS_Clear>
}
 80050f8:	bf00      	nop
 80050fa:	bd80      	pop	{r7, pc}
 80050fc:	20000760 	.word	0x20000760
 8005100:	40002400 	.word	0x40002400

08005104 <BSP_LCD_GLASS_DisplayChar>:
  * @retval None
  * @note   Required preconditions: The LCD should be cleared before to start the
  *         write operation.
  */
void BSP_LCD_GLASS_DisplayChar(uint8_t *ch, Point_Typedef Point, DoublePoint_Typedef Colon, DigitPosition_Typedef Position)
{
 8005104:	b580      	push	{r7, lr}
 8005106:	b082      	sub	sp, #8
 8005108:	af00      	add	r7, sp, #0
 800510a:	6078      	str	r0, [r7, #4]
 800510c:	4608      	mov	r0, r1
 800510e:	4611      	mov	r1, r2
 8005110:	461a      	mov	r2, r3
 8005112:	4603      	mov	r3, r0
 8005114:	70fb      	strb	r3, [r7, #3]
 8005116:	460b      	mov	r3, r1
 8005118:	70bb      	strb	r3, [r7, #2]
 800511a:	4613      	mov	r3, r2
 800511c:	707b      	strb	r3, [r7, #1]
  WriteChar(ch, Point, Colon, Position);
 800511e:	787b      	ldrb	r3, [r7, #1]
 8005120:	78ba      	ldrb	r2, [r7, #2]
 8005122:	78f9      	ldrb	r1, [r7, #3]
 8005124:	6878      	ldr	r0, [r7, #4]
 8005126:	f000 f9cf 	bl	80054c8 <WriteChar>

  /* Update the LCD display */
  HAL_LCD_UpdateDisplayRequest(&LCDHandle);
 800512a:	4803      	ldr	r0, [pc, #12]	; (8005138 <BSP_LCD_GLASS_DisplayChar+0x34>)
 800512c:	f7fd fbc5 	bl	80028ba <HAL_LCD_UpdateDisplayRequest>
}
 8005130:	bf00      	nop
 8005132:	3708      	adds	r7, #8
 8005134:	46bd      	mov	sp, r7
 8005136:	bd80      	pop	{r7, pc}
 8005138:	20000760 	.word	0x20000760

0800513c <BSP_LCD_GLASS_DisplayString>:
  * @brief  Write a character string in the LCD RAM buffer.
  * @param  ptr: Pointer to string to display on the LCD Glass.
  * @retval None
  */
void BSP_LCD_GLASS_DisplayString(uint8_t *ptr)
{
 800513c:	b580      	push	{r7, lr}
 800513e:	b084      	sub	sp, #16
 8005140:	af00      	add	r7, sp, #0
 8005142:	6078      	str	r0, [r7, #4]
  DigitPosition_Typedef position = LCD_DIGIT_POSITION_1;
 8005144:	2300      	movs	r3, #0
 8005146:	73fb      	strb	r3, [r7, #15]

  /* Send the string character by character on lCD */
  while ((*ptr != 0) & (position <= LCD_DIGIT_POSITION_6))
 8005148:	e00b      	b.n	8005162 <BSP_LCD_GLASS_DisplayString+0x26>
  {
    /* Write one character on LCD */
    WriteChar(ptr, POINT_OFF, DOUBLEPOINT_OFF, position);
 800514a:	7bfb      	ldrb	r3, [r7, #15]
 800514c:	2200      	movs	r2, #0
 800514e:	2100      	movs	r1, #0
 8005150:	6878      	ldr	r0, [r7, #4]
 8005152:	f000 f9b9 	bl	80054c8 <WriteChar>

    /* Point on the next character */
    ptr++;
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	3301      	adds	r3, #1
 800515a:	607b      	str	r3, [r7, #4]

    /* Increment the character counter */
    position++;
 800515c:	7bfb      	ldrb	r3, [r7, #15]
 800515e:	3301      	adds	r3, #1
 8005160:	73fb      	strb	r3, [r7, #15]
  while ((*ptr != 0) & (position <= LCD_DIGIT_POSITION_6))
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	781b      	ldrb	r3, [r3, #0]
 8005166:	2b00      	cmp	r3, #0
 8005168:	bf14      	ite	ne
 800516a:	2301      	movne	r3, #1
 800516c:	2300      	moveq	r3, #0
 800516e:	b2da      	uxtb	r2, r3
 8005170:	7bfb      	ldrb	r3, [r7, #15]
 8005172:	2b05      	cmp	r3, #5
 8005174:	bf94      	ite	ls
 8005176:	2301      	movls	r3, #1
 8005178:	2300      	movhi	r3, #0
 800517a:	b2db      	uxtb	r3, r3
 800517c:	4013      	ands	r3, r2
 800517e:	b2db      	uxtb	r3, r3
 8005180:	2b00      	cmp	r3, #0
 8005182:	d1e2      	bne.n	800514a <BSP_LCD_GLASS_DisplayString+0xe>
  }
  /* Update the LCD display */
  HAL_LCD_UpdateDisplayRequest(&LCDHandle);
 8005184:	4803      	ldr	r0, [pc, #12]	; (8005194 <BSP_LCD_GLASS_DisplayString+0x58>)
 8005186:	f7fd fb98 	bl	80028ba <HAL_LCD_UpdateDisplayRequest>
}
 800518a:	bf00      	nop
 800518c:	3710      	adds	r7, #16
 800518e:	46bd      	mov	sp, r7
 8005190:	bd80      	pop	{r7, pc}
 8005192:	bf00      	nop
 8005194:	20000760 	.word	0x20000760

08005198 <BSP_LCD_GLASS_Clear>:
/**
  * @brief  Clear the whole LCD RAM buffer.
  * @retval None
  */
void BSP_LCD_GLASS_Clear(void)
{
 8005198:	b580      	push	{r7, lr}
 800519a:	af00      	add	r7, sp, #0
  HAL_LCD_Clear(&LCDHandle);
 800519c:	4802      	ldr	r0, [pc, #8]	; (80051a8 <BSP_LCD_GLASS_Clear+0x10>)
 800519e:	f7fd fb32 	bl	8002806 <HAL_LCD_Clear>
}
 80051a2:	bf00      	nop
 80051a4:	bd80      	pop	{r7, pc}
 80051a6:	bf00      	nop
 80051a8:	20000760 	.word	0x20000760

080051ac <LCD_MspInit>:
  * @brief  Initialize the LCD MSP.
  * @param  hlcd: LCD handle
  * @retval None
  */
static void LCD_MspInit(LCD_HandleTypeDef *hlcd)
{
 80051ac:	b580      	push	{r7, lr}
 80051ae:	b0c0      	sub	sp, #256	; 0x100
 80051b0:	af00      	add	r7, sp, #0
 80051b2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef  gpioinitstruct = {0};
 80051b4:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 80051b8:	2200      	movs	r2, #0
 80051ba:	601a      	str	r2, [r3, #0]
 80051bc:	605a      	str	r2, [r3, #4]
 80051be:	609a      	str	r2, [r3, #8]
 80051c0:	60da      	str	r2, [r3, #12]
 80051c2:	611a      	str	r2, [r3, #16]
  RCC_OscInitTypeDef oscinitstruct = {0};
 80051c4:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 80051c8:	2244      	movs	r2, #68	; 0x44
 80051ca:	2100      	movs	r1, #0
 80051cc:	4618      	mov	r0, r3
 80051ce:	f002 ff74 	bl	80080ba <memset>
  RCC_PeriphCLKInitTypeDef periphclkstruct = {0};
 80051d2:	f107 0320 	add.w	r3, r7, #32
 80051d6:	2288      	movs	r2, #136	; 0x88
 80051d8:	2100      	movs	r1, #0
 80051da:	4618      	mov	r0, r3
 80051dc:	f002 ff6d 	bl	80080ba <memset>

  /*##-1- Enable PWR  peripheral Clock #######################################*/
  __HAL_RCC_PWR_CLK_ENABLE();
 80051e0:	4a51      	ldr	r2, [pc, #324]	; (8005328 <LCD_MspInit+0x17c>)
 80051e2:	4b51      	ldr	r3, [pc, #324]	; (8005328 <LCD_MspInit+0x17c>)
 80051e4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80051e6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80051ea:	6593      	str	r3, [r2, #88]	; 0x58
 80051ec:	4b4e      	ldr	r3, [pc, #312]	; (8005328 <LCD_MspInit+0x17c>)
 80051ee:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80051f0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80051f4:	61fb      	str	r3, [r7, #28]
 80051f6:	69fb      	ldr	r3, [r7, #28]

  /*##-2- Configure LSE as RTC clock soucre ###################################*/
  oscinitstruct.OscillatorType  = RCC_OSCILLATORTYPE_LSE;
 80051f8:	2304      	movs	r3, #4
 80051fa:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  oscinitstruct.PLL.PLLState    = RCC_PLL_NONE;
 80051fe:	2300      	movs	r3, #0
 8005200:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  oscinitstruct.LSEState        = RCC_LSE_ON;
 8005204:	2301      	movs	r3, #1
 8005206:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  if (HAL_RCC_OscConfig(&oscinitstruct) != HAL_OK)
 800520a:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 800520e:	4618      	mov	r0, r3
 8005210:	f7fd fc1c 	bl	8002a4c <HAL_RCC_OscConfig>
 8005214:	4603      	mov	r3, r0
 8005216:	2b00      	cmp	r3, #0
 8005218:	d000      	beq.n	800521c <LCD_MspInit+0x70>
  {
    while (1);
 800521a:	e7fe      	b.n	800521a <LCD_MspInit+0x6e>
  }

  /*##-3- Select LSE as RTC clock source.##########################*/
  /* Backup domain management is done in RCC function */
  periphclkstruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 800521c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8005220:	623b      	str	r3, [r7, #32]
  periphclkstruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8005222:	f44f 7380 	mov.w	r3, #256	; 0x100
 8005226:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  HAL_RCCEx_PeriphCLKConfig(&periphclkstruct);
 800522a:	f107 0320 	add.w	r3, r7, #32
 800522e:	4618      	mov	r0, r3
 8005230:	f7fe f9fe 	bl	8003630 <HAL_RCCEx_PeriphCLKConfig>

  /*##-4- Enable LCD GPIO Clocks #############################################*/
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8005234:	4a3c      	ldr	r2, [pc, #240]	; (8005328 <LCD_MspInit+0x17c>)
 8005236:	4b3c      	ldr	r3, [pc, #240]	; (8005328 <LCD_MspInit+0x17c>)
 8005238:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800523a:	f043 0301 	orr.w	r3, r3, #1
 800523e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8005240:	4b39      	ldr	r3, [pc, #228]	; (8005328 <LCD_MspInit+0x17c>)
 8005242:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005244:	f003 0301 	and.w	r3, r3, #1
 8005248:	61bb      	str	r3, [r7, #24]
 800524a:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800524c:	4a36      	ldr	r2, [pc, #216]	; (8005328 <LCD_MspInit+0x17c>)
 800524e:	4b36      	ldr	r3, [pc, #216]	; (8005328 <LCD_MspInit+0x17c>)
 8005250:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005252:	f043 0302 	orr.w	r3, r3, #2
 8005256:	64d3      	str	r3, [r2, #76]	; 0x4c
 8005258:	4b33      	ldr	r3, [pc, #204]	; (8005328 <LCD_MspInit+0x17c>)
 800525a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800525c:	f003 0302 	and.w	r3, r3, #2
 8005260:	617b      	str	r3, [r7, #20]
 8005262:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8005264:	4a30      	ldr	r2, [pc, #192]	; (8005328 <LCD_MspInit+0x17c>)
 8005266:	4b30      	ldr	r3, [pc, #192]	; (8005328 <LCD_MspInit+0x17c>)
 8005268:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800526a:	f043 0304 	orr.w	r3, r3, #4
 800526e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8005270:	4b2d      	ldr	r3, [pc, #180]	; (8005328 <LCD_MspInit+0x17c>)
 8005272:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005274:	f003 0304 	and.w	r3, r3, #4
 8005278:	613b      	str	r3, [r7, #16]
 800527a:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800527c:	4a2a      	ldr	r2, [pc, #168]	; (8005328 <LCD_MspInit+0x17c>)
 800527e:	4b2a      	ldr	r3, [pc, #168]	; (8005328 <LCD_MspInit+0x17c>)
 8005280:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005282:	f043 0308 	orr.w	r3, r3, #8
 8005286:	64d3      	str	r3, [r2, #76]	; 0x4c
 8005288:	4b27      	ldr	r3, [pc, #156]	; (8005328 <LCD_MspInit+0x17c>)
 800528a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800528c:	f003 0308 	and.w	r3, r3, #8
 8005290:	60fb      	str	r3, [r7, #12]
 8005292:	68fb      	ldr	r3, [r7, #12]


  /*##-5- Configure peripheral GPIO ##########################################*/
  /* Configure Output for LCD */
  /* Port A */
  gpioinitstruct.Pin        = LCD_GPIO_BANKA_PINS;
 8005294:	f248 73c0 	movw	r3, #34752	; 0x87c0
 8005298:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
  gpioinitstruct.Mode       = GPIO_MODE_AF_PP;
 800529c:	2302      	movs	r3, #2
 800529e:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
  gpioinitstruct.Pull       = GPIO_NOPULL;
 80052a2:	2300      	movs	r3, #0
 80052a4:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
  gpioinitstruct.Speed      = GPIO_SPEED_FREQ_VERY_HIGH;
 80052a8:	2303      	movs	r3, #3
 80052aa:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  gpioinitstruct.Alternate  = GPIO_AF11_LCD;
 80052ae:	230b      	movs	r3, #11
 80052b0:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
  HAL_GPIO_Init(GPIOA, &gpioinitstruct);
 80052b4:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 80052b8:	4619      	mov	r1, r3
 80052ba:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80052be:	f7fc ffa1 	bl	8002204 <HAL_GPIO_Init>

  /* Port B */
  gpioinitstruct.Pin        = LCD_GPIO_BANKB_PINS;
 80052c2:	f24f 2333 	movw	r3, #62003	; 0xf233
 80052c6:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
  HAL_GPIO_Init(GPIOB, &gpioinitstruct);
 80052ca:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 80052ce:	4619      	mov	r1, r3
 80052d0:	4816      	ldr	r0, [pc, #88]	; (800532c <LCD_MspInit+0x180>)
 80052d2:	f7fc ff97 	bl	8002204 <HAL_GPIO_Init>

  /* Port C*/
  gpioinitstruct.Pin        = LCD_GPIO_BANKC_PINS;
 80052d6:	f44f 73fc 	mov.w	r3, #504	; 0x1f8
 80052da:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
  HAL_GPIO_Init(GPIOC, &gpioinitstruct);
 80052de:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 80052e2:	4619      	mov	r1, r3
 80052e4:	4812      	ldr	r0, [pc, #72]	; (8005330 <LCD_MspInit+0x184>)
 80052e6:	f7fc ff8d 	bl	8002204 <HAL_GPIO_Init>

  /* Port D */
  gpioinitstruct.Pin        = LCD_GPIO_BANKD_PINS;
 80052ea:	f44f 437f 	mov.w	r3, #65280	; 0xff00
 80052ee:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
  HAL_GPIO_Init(GPIOD, &gpioinitstruct);
 80052f2:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 80052f6:	4619      	mov	r1, r3
 80052f8:	480e      	ldr	r0, [pc, #56]	; (8005334 <LCD_MspInit+0x188>)
 80052fa:	f7fc ff83 	bl	8002204 <HAL_GPIO_Init>

  /* Wait for the external capacitor Cext which is connected to the VLCD pin is charged
  (approximately 2ms for Cext=1uF) */
  HAL_Delay(2);
 80052fe:	2002      	movs	r0, #2
 8005300:	f7fb feae 	bl	8001060 <HAL_Delay>

  /*##-6- Enable LCD peripheral Clock ########################################*/
  __HAL_RCC_LCD_CLK_ENABLE();
 8005304:	4a08      	ldr	r2, [pc, #32]	; (8005328 <LCD_MspInit+0x17c>)
 8005306:	4b08      	ldr	r3, [pc, #32]	; (8005328 <LCD_MspInit+0x17c>)
 8005308:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800530a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800530e:	6593      	str	r3, [r2, #88]	; 0x58
 8005310:	4b05      	ldr	r3, [pc, #20]	; (8005328 <LCD_MspInit+0x17c>)
 8005312:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005314:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005318:	60bb      	str	r3, [r7, #8]
 800531a:	68bb      	ldr	r3, [r7, #8]
}
 800531c:	bf00      	nop
 800531e:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8005322:	46bd      	mov	sp, r7
 8005324:	bd80      	pop	{r7, pc}
 8005326:	bf00      	nop
 8005328:	40021000 	.word	0x40021000
 800532c:	48000400 	.word	0x48000400
 8005330:	48000800 	.word	0x48000800
 8005334:	48000c00 	.word	0x48000c00

08005338 <Convert>:
  *         of displayed character.
  *         This parameter can be: DOUBLEPOINT_OFF or DOUBLEPOINT_ON.
  * @retval None
  */
static void Convert(uint8_t *Char, Point_Typedef Point, DoublePoint_Typedef Colon)
{
 8005338:	b480      	push	{r7}
 800533a:	b085      	sub	sp, #20
 800533c:	af00      	add	r7, sp, #0
 800533e:	6078      	str	r0, [r7, #4]
 8005340:	460b      	mov	r3, r1
 8005342:	70fb      	strb	r3, [r7, #3]
 8005344:	4613      	mov	r3, r2
 8005346:	70bb      	strb	r3, [r7, #2]
  uint16_t ch = 0 ;
 8005348:	2300      	movs	r3, #0
 800534a:	81fb      	strh	r3, [r7, #14]
  uint8_t loop = 0, index = 0;
 800534c:	2300      	movs	r3, #0
 800534e:	737b      	strb	r3, [r7, #13]
 8005350:	2300      	movs	r3, #0
 8005352:	733b      	strb	r3, [r7, #12]

  switch (*Char)
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	781b      	ldrb	r3, [r3, #0]
 8005358:	2b2f      	cmp	r3, #47	; 0x2f
 800535a:	d04d      	beq.n	80053f8 <Convert+0xc0>
 800535c:	2b2f      	cmp	r3, #47	; 0x2f
 800535e:	dc11      	bgt.n	8005384 <Convert+0x4c>
 8005360:	2b29      	cmp	r3, #41	; 0x29
 8005362:	d02e      	beq.n	80053c2 <Convert+0x8a>
 8005364:	2b29      	cmp	r3, #41	; 0x29
 8005366:	dc06      	bgt.n	8005376 <Convert+0x3e>
 8005368:	2b25      	cmp	r3, #37	; 0x25
 800536a:	d04c      	beq.n	8005406 <Convert+0xce>
 800536c:	2b28      	cmp	r3, #40	; 0x28
 800536e:	d025      	beq.n	80053bc <Convert+0x84>
 8005370:	2b20      	cmp	r3, #32
 8005372:	d01c      	beq.n	80053ae <Convert+0x76>
 8005374:	e057      	b.n	8005426 <Convert+0xee>
 8005376:	2b2b      	cmp	r3, #43	; 0x2b
 8005378:	d03a      	beq.n	80053f0 <Convert+0xb8>
 800537a:	2b2b      	cmp	r3, #43	; 0x2b
 800537c:	db1a      	blt.n	80053b4 <Convert+0x7c>
 800537e:	2b2d      	cmp	r3, #45	; 0x2d
 8005380:	d032      	beq.n	80053e8 <Convert+0xb0>
 8005382:	e050      	b.n	8005426 <Convert+0xee>
 8005384:	2b6d      	cmp	r3, #109	; 0x6d
 8005386:	d023      	beq.n	80053d0 <Convert+0x98>
 8005388:	2b6d      	cmp	r3, #109	; 0x6d
 800538a:	dc04      	bgt.n	8005396 <Convert+0x5e>
 800538c:	2b39      	cmp	r3, #57	; 0x39
 800538e:	dd42      	ble.n	8005416 <Convert+0xde>
 8005390:	2b64      	cmp	r3, #100	; 0x64
 8005392:	d019      	beq.n	80053c8 <Convert+0x90>
 8005394:	e047      	b.n	8005426 <Convert+0xee>
 8005396:	2bb0      	cmp	r3, #176	; 0xb0
 8005398:	d031      	beq.n	80053fe <Convert+0xc6>
 800539a:	2bb0      	cmp	r3, #176	; 0xb0
 800539c:	dc02      	bgt.n	80053a4 <Convert+0x6c>
 800539e:	2b6e      	cmp	r3, #110	; 0x6e
 80053a0:	d01a      	beq.n	80053d8 <Convert+0xa0>
 80053a2:	e040      	b.n	8005426 <Convert+0xee>
 80053a4:	2bb5      	cmp	r3, #181	; 0xb5
 80053a6:	d01b      	beq.n	80053e0 <Convert+0xa8>
 80053a8:	2bff      	cmp	r3, #255	; 0xff
 80053aa:	d030      	beq.n	800540e <Convert+0xd6>
 80053ac:	e03b      	b.n	8005426 <Convert+0xee>
  {
    case ' ' :
      ch = 0x00;
 80053ae:	2300      	movs	r3, #0
 80053b0:	81fb      	strh	r3, [r7, #14]
      break;
 80053b2:	e057      	b.n	8005464 <Convert+0x12c>

    case '*':
      ch = C_STAR;
 80053b4:	f24a 03dd 	movw	r3, #41181	; 0xa0dd
 80053b8:	81fb      	strh	r3, [r7, #14]
      break;
 80053ba:	e053      	b.n	8005464 <Convert+0x12c>

    case '(' :
      ch = C_OPENPARMAP;
 80053bc:	2328      	movs	r3, #40	; 0x28
 80053be:	81fb      	strh	r3, [r7, #14]
      break;
 80053c0:	e050      	b.n	8005464 <Convert+0x12c>

    case ')' :
      ch = C_CLOSEPARMAP;
 80053c2:	2311      	movs	r3, #17
 80053c4:	81fb      	strh	r3, [r7, #14]
      break;
 80053c6:	e04d      	b.n	8005464 <Convert+0x12c>

    case 'd' :
      ch = C_DMAP;
 80053c8:	f44f 4373 	mov.w	r3, #62208	; 0xf300
 80053cc:	81fb      	strh	r3, [r7, #14]
      break;
 80053ce:	e049      	b.n	8005464 <Convert+0x12c>

    case 'm' :
      ch = C_MMAP;
 80053d0:	f24b 2310 	movw	r3, #45584	; 0xb210
 80053d4:	81fb      	strh	r3, [r7, #14]
      break;
 80053d6:	e045      	b.n	8005464 <Convert+0x12c>

    case 'n' :
      ch = C_NMAP;
 80053d8:	f242 2310 	movw	r3, #8720	; 0x2210
 80053dc:	81fb      	strh	r3, [r7, #14]
      break;
 80053de:	e041      	b.n	8005464 <Convert+0x12c>

    case '' :
      ch = C_UMAP;
 80053e0:	f246 0384 	movw	r3, #24708	; 0x6084
 80053e4:	81fb      	strh	r3, [r7, #14]
      break;
 80053e6:	e03d      	b.n	8005464 <Convert+0x12c>

    case '-' :
      ch = C_MINUS;
 80053e8:	f44f 4320 	mov.w	r3, #40960	; 0xa000
 80053ec:	81fb      	strh	r3, [r7, #14]
      break;
 80053ee:	e039      	b.n	8005464 <Convert+0x12c>

    case '+' :
      ch = C_PLUS;
 80053f0:	f24a 0314 	movw	r3, #40980	; 0xa014
 80053f4:	81fb      	strh	r3, [r7, #14]
      break;
 80053f6:	e035      	b.n	8005464 <Convert+0x12c>

    case '/' :
      ch = C_SLATCH;
 80053f8:	23c0      	movs	r3, #192	; 0xc0
 80053fa:	81fb      	strh	r3, [r7, #14]
      break;
 80053fc:	e032      	b.n	8005464 <Convert+0x12c>

    case '' :
      ch = C_PERCENT_1;
 80053fe:	f44f 436c 	mov.w	r3, #60416	; 0xec00
 8005402:	81fb      	strh	r3, [r7, #14]
      break;
 8005404:	e02e      	b.n	8005464 <Convert+0x12c>
    case '%' :
      ch = C_PERCENT_2;
 8005406:	f44f 4333 	mov.w	r3, #45824	; 0xb300
 800540a:	81fb      	strh	r3, [r7, #14]
      break;
 800540c:	e02a      	b.n	8005464 <Convert+0x12c>
    case 255 :
      ch = C_FULL;
 800540e:	f64f 73dd 	movw	r3, #65501	; 0xffdd
 8005412:	81fb      	strh	r3, [r7, #14]
      break ;
 8005414:	e026      	b.n	8005464 <Convert+0x12c>
    case '5':
    case '6':
    case '7':
    case '8':
    case '9':
      ch = NumberMap[*Char - ASCII_CHAR_0];
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	781b      	ldrb	r3, [r3, #0]
 800541a:	3b30      	subs	r3, #48	; 0x30
 800541c:	4a27      	ldr	r2, [pc, #156]	; (80054bc <Convert+0x184>)
 800541e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005422:	81fb      	strh	r3, [r7, #14]
      break;
 8005424:	e01e      	b.n	8005464 <Convert+0x12c>

    default:
      /* The character Char is one letter in upper case*/
      if ((*Char < ASCII_CHAR_LEFT_OPEN_BRACKET) && (*Char > ASCII_CHAR_AT_SYMBOL))
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	781b      	ldrb	r3, [r3, #0]
 800542a:	2b5a      	cmp	r3, #90	; 0x5a
 800542c:	d80a      	bhi.n	8005444 <Convert+0x10c>
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	781b      	ldrb	r3, [r3, #0]
 8005432:	2b40      	cmp	r3, #64	; 0x40
 8005434:	d906      	bls.n	8005444 <Convert+0x10c>
      {
        ch = CapLetterMap[*Char - 'A'];
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	781b      	ldrb	r3, [r3, #0]
 800543a:	3b41      	subs	r3, #65	; 0x41
 800543c:	4a20      	ldr	r2, [pc, #128]	; (80054c0 <Convert+0x188>)
 800543e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005442:	81fb      	strh	r3, [r7, #14]
      }
      /* The character Char is one letter in lower case*/
      if ((*Char < ASCII_CHAR_LEFT_OPEN_BRACE) && (*Char > ASCII_CHAR_APOSTROPHE))
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	781b      	ldrb	r3, [r3, #0]
 8005448:	2b7a      	cmp	r3, #122	; 0x7a
 800544a:	d80a      	bhi.n	8005462 <Convert+0x12a>
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	781b      	ldrb	r3, [r3, #0]
 8005450:	2b60      	cmp	r3, #96	; 0x60
 8005452:	d906      	bls.n	8005462 <Convert+0x12a>
      {
        ch = CapLetterMap[*Char - 'a'];
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	781b      	ldrb	r3, [r3, #0]
 8005458:	3b61      	subs	r3, #97	; 0x61
 800545a:	4a19      	ldr	r2, [pc, #100]	; (80054c0 <Convert+0x188>)
 800545c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005460:	81fb      	strh	r3, [r7, #14]
      }
      break;
 8005462:	bf00      	nop
  }

  /* Set the digital point can be displayed if the point is on */
  if (Point == POINT_ON)
 8005464:	78fb      	ldrb	r3, [r7, #3]
 8005466:	2b01      	cmp	r3, #1
 8005468:	d103      	bne.n	8005472 <Convert+0x13a>
  {
    ch |= 0x0002;
 800546a:	89fb      	ldrh	r3, [r7, #14]
 800546c:	f043 0302 	orr.w	r3, r3, #2
 8005470:	81fb      	strh	r3, [r7, #14]
  }

  /* Set the "COL" segment in the character that can be displayed if the colon is on */
  if (Colon == DOUBLEPOINT_ON)
 8005472:	78bb      	ldrb	r3, [r7, #2]
 8005474:	2b01      	cmp	r3, #1
 8005476:	d103      	bne.n	8005480 <Convert+0x148>
  {
    ch |= 0x0020;
 8005478:	89fb      	ldrh	r3, [r7, #14]
 800547a:	f043 0320 	orr.w	r3, r3, #32
 800547e:	81fb      	strh	r3, [r7, #14]
  }

  for (loop = 12, index = 0 ; index < 4; loop -= 4, index++)
 8005480:	230c      	movs	r3, #12
 8005482:	737b      	strb	r3, [r7, #13]
 8005484:	2300      	movs	r3, #0
 8005486:	733b      	strb	r3, [r7, #12]
 8005488:	e00f      	b.n	80054aa <Convert+0x172>
  {
    Digit[index] = (ch >> loop) & 0x0f; /*To isolate the less significant digit */
 800548a:	7b3b      	ldrb	r3, [r7, #12]
 800548c:	89f9      	ldrh	r1, [r7, #14]
 800548e:	7b7a      	ldrb	r2, [r7, #13]
 8005490:	fa41 f202 	asr.w	r2, r1, r2
 8005494:	f002 020f 	and.w	r2, r2, #15
 8005498:	490a      	ldr	r1, [pc, #40]	; (80054c4 <Convert+0x18c>)
 800549a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  for (loop = 12, index = 0 ; index < 4; loop -= 4, index++)
 800549e:	7b7b      	ldrb	r3, [r7, #13]
 80054a0:	3b04      	subs	r3, #4
 80054a2:	737b      	strb	r3, [r7, #13]
 80054a4:	7b3b      	ldrb	r3, [r7, #12]
 80054a6:	3301      	adds	r3, #1
 80054a8:	733b      	strb	r3, [r7, #12]
 80054aa:	7b3b      	ldrb	r3, [r7, #12]
 80054ac:	2b03      	cmp	r3, #3
 80054ae:	d9ec      	bls.n	800548a <Convert+0x152>
  }
}
 80054b0:	bf00      	nop
 80054b2:	3714      	adds	r7, #20
 80054b4:	46bd      	mov	sp, r7
 80054b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054ba:	4770      	bx	lr
 80054bc:	0800bcfc 	.word	0x0800bcfc
 80054c0:	0800bcc8 	.word	0x0800bcc8
 80054c4:	20000750 	.word	0x20000750

080054c8 <WriteChar>:
  *         This parameter can be: DOUBLEPOINT_OFF or DOUBLEPOINT_ON.
  * @param  Position: position in the LCD of the character to write [1:6]
  * @retval None
  */
static void WriteChar(uint8_t *ch, Point_Typedef Point, DoublePoint_Typedef Colon, DigitPosition_Typedef Position)
{
 80054c8:	b580      	push	{r7, lr}
 80054ca:	b084      	sub	sp, #16
 80054cc:	af00      	add	r7, sp, #0
 80054ce:	6078      	str	r0, [r7, #4]
 80054d0:	4608      	mov	r0, r1
 80054d2:	4611      	mov	r1, r2
 80054d4:	461a      	mov	r2, r3
 80054d6:	4603      	mov	r3, r0
 80054d8:	70fb      	strb	r3, [r7, #3]
 80054da:	460b      	mov	r3, r1
 80054dc:	70bb      	strb	r3, [r7, #2]
 80054de:	4613      	mov	r3, r2
 80054e0:	707b      	strb	r3, [r7, #1]
  uint32_t data = 0x00;
 80054e2:	2300      	movs	r3, #0
 80054e4:	60fb      	str	r3, [r7, #12]
  /* To convert displayed character in segment in array digit */
  Convert(ch, (Point_Typedef)Point, (DoublePoint_Typedef)Colon);
 80054e6:	78ba      	ldrb	r2, [r7, #2]
 80054e8:	78fb      	ldrb	r3, [r7, #3]
 80054ea:	4619      	mov	r1, r3
 80054ec:	6878      	ldr	r0, [r7, #4]
 80054ee:	f7ff ff23 	bl	8005338 <Convert>

  switch (Position)
 80054f2:	787b      	ldrb	r3, [r7, #1]
 80054f4:	2b05      	cmp	r3, #5
 80054f6:	f200 835b 	bhi.w	8005bb0 <WriteChar+0x6e8>
 80054fa:	a201      	add	r2, pc, #4	; (adr r2, 8005500 <WriteChar+0x38>)
 80054fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005500:	08005519 	.word	0x08005519
 8005504:	08005613 	.word	0x08005613
 8005508:	0800572d 	.word	0x0800572d
 800550c:	0800582f 	.word	0x0800582f
 8005510:	0800595d 	.word	0x0800595d
 8005514:	08005aa7 	.word	0x08005aa7
  {
      /* Position 1 on LCD (Digit1)*/
    case LCD_DIGIT_POSITION_1:
      data = ((Digit[0] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8005518:	4b80      	ldr	r3, [pc, #512]	; (800571c <WriteChar+0x254>)
 800551a:	681b      	ldr	r3, [r3, #0]
 800551c:	011b      	lsls	r3, r3, #4
 800551e:	f003 0210 	and.w	r2, r3, #16
 8005522:	4b7e      	ldr	r3, [pc, #504]	; (800571c <WriteChar+0x254>)
 8005524:	681b      	ldr	r3, [r3, #0]
 8005526:	085b      	lsrs	r3, r3, #1
 8005528:	05db      	lsls	r3, r3, #23
 800552a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800552e:	431a      	orrs	r2, r3
             | (((Digit[0] & 0x4) >> 2) << LCD_SEG22_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG23_SHIFT);
 8005530:	4b7a      	ldr	r3, [pc, #488]	; (800571c <WriteChar+0x254>)
 8005532:	681b      	ldr	r3, [r3, #0]
 8005534:	089b      	lsrs	r3, r3, #2
 8005536:	059b      	lsls	r3, r3, #22
 8005538:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800553c:	431a      	orrs	r2, r3
 800553e:	4b77      	ldr	r3, [pc, #476]	; (800571c <WriteChar+0x254>)
 8005540:	681b      	ldr	r3, [r3, #0]
 8005542:	f003 0308 	and.w	r3, r3, #8
      data = ((Digit[0] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8005546:	4313      	orrs	r3, r2
 8005548:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT1_COM0, LCD_DIGIT1_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 800554a:	68fb      	ldr	r3, [r7, #12]
 800554c:	4a74      	ldr	r2, [pc, #464]	; (8005720 <WriteChar+0x258>)
 800554e:	2100      	movs	r1, #0
 8005550:	4874      	ldr	r0, [pc, #464]	; (8005724 <WriteChar+0x25c>)
 8005552:	f7fd f8f9 	bl	8002748 <HAL_LCD_Write>

      data = ((Digit[1] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8005556:	4b71      	ldr	r3, [pc, #452]	; (800571c <WriteChar+0x254>)
 8005558:	685b      	ldr	r3, [r3, #4]
 800555a:	011b      	lsls	r3, r3, #4
 800555c:	f003 0210 	and.w	r2, r3, #16
 8005560:	4b6e      	ldr	r3, [pc, #440]	; (800571c <WriteChar+0x254>)
 8005562:	685b      	ldr	r3, [r3, #4]
 8005564:	085b      	lsrs	r3, r3, #1
 8005566:	05db      	lsls	r3, r3, #23
 8005568:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800556c:	431a      	orrs	r2, r3
             | (((Digit[1] & 0x4) >> 2) << LCD_SEG22_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG23_SHIFT);
 800556e:	4b6b      	ldr	r3, [pc, #428]	; (800571c <WriteChar+0x254>)
 8005570:	685b      	ldr	r3, [r3, #4]
 8005572:	089b      	lsrs	r3, r3, #2
 8005574:	059b      	lsls	r3, r3, #22
 8005576:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800557a:	431a      	orrs	r2, r3
 800557c:	4b67      	ldr	r3, [pc, #412]	; (800571c <WriteChar+0x254>)
 800557e:	685b      	ldr	r3, [r3, #4]
 8005580:	f003 0308 	and.w	r3, r3, #8
      data = ((Digit[1] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8005584:	4313      	orrs	r3, r2
 8005586:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT1_COM1, LCD_DIGIT1_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8005588:	68fb      	ldr	r3, [r7, #12]
 800558a:	4a65      	ldr	r2, [pc, #404]	; (8005720 <WriteChar+0x258>)
 800558c:	2102      	movs	r1, #2
 800558e:	4865      	ldr	r0, [pc, #404]	; (8005724 <WriteChar+0x25c>)
 8005590:	f7fd f8da 	bl	8002748 <HAL_LCD_Write>

      data = ((Digit[2] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8005594:	4b61      	ldr	r3, [pc, #388]	; (800571c <WriteChar+0x254>)
 8005596:	689b      	ldr	r3, [r3, #8]
 8005598:	011b      	lsls	r3, r3, #4
 800559a:	f003 0210 	and.w	r2, r3, #16
 800559e:	4b5f      	ldr	r3, [pc, #380]	; (800571c <WriteChar+0x254>)
 80055a0:	689b      	ldr	r3, [r3, #8]
 80055a2:	085b      	lsrs	r3, r3, #1
 80055a4:	05db      	lsls	r3, r3, #23
 80055a6:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80055aa:	431a      	orrs	r2, r3
             | (((Digit[2] & 0x4) >> 2) << LCD_SEG22_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG23_SHIFT);
 80055ac:	4b5b      	ldr	r3, [pc, #364]	; (800571c <WriteChar+0x254>)
 80055ae:	689b      	ldr	r3, [r3, #8]
 80055b0:	089b      	lsrs	r3, r3, #2
 80055b2:	059b      	lsls	r3, r3, #22
 80055b4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80055b8:	431a      	orrs	r2, r3
 80055ba:	4b58      	ldr	r3, [pc, #352]	; (800571c <WriteChar+0x254>)
 80055bc:	689b      	ldr	r3, [r3, #8]
 80055be:	f003 0308 	and.w	r3, r3, #8
      data = ((Digit[2] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 80055c2:	4313      	orrs	r3, r2
 80055c4:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT1_COM2, LCD_DIGIT1_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 80055c6:	68fb      	ldr	r3, [r7, #12]
 80055c8:	4a55      	ldr	r2, [pc, #340]	; (8005720 <WriteChar+0x258>)
 80055ca:	2104      	movs	r1, #4
 80055cc:	4855      	ldr	r0, [pc, #340]	; (8005724 <WriteChar+0x25c>)
 80055ce:	f7fd f8bb 	bl	8002748 <HAL_LCD_Write>

      data = ((Digit[3] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 80055d2:	4b52      	ldr	r3, [pc, #328]	; (800571c <WriteChar+0x254>)
 80055d4:	68db      	ldr	r3, [r3, #12]
 80055d6:	011b      	lsls	r3, r3, #4
 80055d8:	f003 0210 	and.w	r2, r3, #16
 80055dc:	4b4f      	ldr	r3, [pc, #316]	; (800571c <WriteChar+0x254>)
 80055de:	68db      	ldr	r3, [r3, #12]
 80055e0:	085b      	lsrs	r3, r3, #1
 80055e2:	05db      	lsls	r3, r3, #23
 80055e4:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80055e8:	431a      	orrs	r2, r3
             | (((Digit[3] & 0x4) >> 2) << LCD_SEG22_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG23_SHIFT);
 80055ea:	4b4c      	ldr	r3, [pc, #304]	; (800571c <WriteChar+0x254>)
 80055ec:	68db      	ldr	r3, [r3, #12]
 80055ee:	089b      	lsrs	r3, r3, #2
 80055f0:	059b      	lsls	r3, r3, #22
 80055f2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80055f6:	431a      	orrs	r2, r3
 80055f8:	4b48      	ldr	r3, [pc, #288]	; (800571c <WriteChar+0x254>)
 80055fa:	68db      	ldr	r3, [r3, #12]
 80055fc:	f003 0308 	and.w	r3, r3, #8
      data = ((Digit[3] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8005600:	4313      	orrs	r3, r2
 8005602:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT1_COM3, LCD_DIGIT1_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8005604:	68fb      	ldr	r3, [r7, #12]
 8005606:	4a46      	ldr	r2, [pc, #280]	; (8005720 <WriteChar+0x258>)
 8005608:	2106      	movs	r1, #6
 800560a:	4846      	ldr	r0, [pc, #280]	; (8005724 <WriteChar+0x25c>)
 800560c:	f7fd f89c 	bl	8002748 <HAL_LCD_Write>
      break;
 8005610:	e2cf      	b.n	8005bb2 <WriteChar+0x6ea>

      /* Position 2 on LCD (Digit2)*/
    case LCD_DIGIT_POSITION_2:
      data = ((Digit[0] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8005612:	4b42      	ldr	r3, [pc, #264]	; (800571c <WriteChar+0x254>)
 8005614:	681b      	ldr	r3, [r3, #0]
 8005616:	019b      	lsls	r3, r3, #6
 8005618:	f003 0240 	and.w	r2, r3, #64	; 0x40
 800561c:	4b3f      	ldr	r3, [pc, #252]	; (800571c <WriteChar+0x254>)
 800561e:	681b      	ldr	r3, [r3, #0]
 8005620:	085b      	lsrs	r3, r3, #1
 8005622:	035b      	lsls	r3, r3, #13
 8005624:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005628:	431a      	orrs	r2, r3
             | (((Digit[0] & 0x4) >> 2) << LCD_SEG20_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG21_SHIFT);
 800562a:	4b3c      	ldr	r3, [pc, #240]	; (800571c <WriteChar+0x254>)
 800562c:	681b      	ldr	r3, [r3, #0]
 800562e:	089b      	lsrs	r3, r3, #2
 8005630:	031b      	lsls	r3, r3, #12
 8005632:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005636:	431a      	orrs	r2, r3
 8005638:	4b38      	ldr	r3, [pc, #224]	; (800571c <WriteChar+0x254>)
 800563a:	681b      	ldr	r3, [r3, #0]
 800563c:	08db      	lsrs	r3, r3, #3
 800563e:	015b      	lsls	r3, r3, #5
 8005640:	f003 0320 	and.w	r3, r3, #32
      data = ((Digit[0] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8005644:	4313      	orrs	r3, r2
 8005646:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT2_COM0, LCD_DIGIT2_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 8005648:	68fb      	ldr	r3, [r7, #12]
 800564a:	4a37      	ldr	r2, [pc, #220]	; (8005728 <WriteChar+0x260>)
 800564c:	2100      	movs	r1, #0
 800564e:	4835      	ldr	r0, [pc, #212]	; (8005724 <WriteChar+0x25c>)
 8005650:	f7fd f87a 	bl	8002748 <HAL_LCD_Write>

      data = ((Digit[1] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8005654:	4b31      	ldr	r3, [pc, #196]	; (800571c <WriteChar+0x254>)
 8005656:	685b      	ldr	r3, [r3, #4]
 8005658:	019b      	lsls	r3, r3, #6
 800565a:	f003 0240 	and.w	r2, r3, #64	; 0x40
 800565e:	4b2f      	ldr	r3, [pc, #188]	; (800571c <WriteChar+0x254>)
 8005660:	685b      	ldr	r3, [r3, #4]
 8005662:	085b      	lsrs	r3, r3, #1
 8005664:	035b      	lsls	r3, r3, #13
 8005666:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800566a:	431a      	orrs	r2, r3
             | (((Digit[1] & 0x4) >> 2) << LCD_SEG20_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG21_SHIFT);
 800566c:	4b2b      	ldr	r3, [pc, #172]	; (800571c <WriteChar+0x254>)
 800566e:	685b      	ldr	r3, [r3, #4]
 8005670:	089b      	lsrs	r3, r3, #2
 8005672:	031b      	lsls	r3, r3, #12
 8005674:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005678:	431a      	orrs	r2, r3
 800567a:	4b28      	ldr	r3, [pc, #160]	; (800571c <WriteChar+0x254>)
 800567c:	685b      	ldr	r3, [r3, #4]
 800567e:	08db      	lsrs	r3, r3, #3
 8005680:	015b      	lsls	r3, r3, #5
 8005682:	f003 0320 	and.w	r3, r3, #32
      data = ((Digit[1] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8005686:	4313      	orrs	r3, r2
 8005688:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT2_COM1, LCD_DIGIT2_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 800568a:	68fb      	ldr	r3, [r7, #12]
 800568c:	4a26      	ldr	r2, [pc, #152]	; (8005728 <WriteChar+0x260>)
 800568e:	2102      	movs	r1, #2
 8005690:	4824      	ldr	r0, [pc, #144]	; (8005724 <WriteChar+0x25c>)
 8005692:	f7fd f859 	bl	8002748 <HAL_LCD_Write>

      data = ((Digit[2] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8005696:	4b21      	ldr	r3, [pc, #132]	; (800571c <WriteChar+0x254>)
 8005698:	689b      	ldr	r3, [r3, #8]
 800569a:	019b      	lsls	r3, r3, #6
 800569c:	f003 0240 	and.w	r2, r3, #64	; 0x40
 80056a0:	4b1e      	ldr	r3, [pc, #120]	; (800571c <WriteChar+0x254>)
 80056a2:	689b      	ldr	r3, [r3, #8]
 80056a4:	085b      	lsrs	r3, r3, #1
 80056a6:	035b      	lsls	r3, r3, #13
 80056a8:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80056ac:	431a      	orrs	r2, r3
             | (((Digit[2] & 0x4) >> 2) << LCD_SEG20_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG21_SHIFT);
 80056ae:	4b1b      	ldr	r3, [pc, #108]	; (800571c <WriteChar+0x254>)
 80056b0:	689b      	ldr	r3, [r3, #8]
 80056b2:	089b      	lsrs	r3, r3, #2
 80056b4:	031b      	lsls	r3, r3, #12
 80056b6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80056ba:	431a      	orrs	r2, r3
 80056bc:	4b17      	ldr	r3, [pc, #92]	; (800571c <WriteChar+0x254>)
 80056be:	689b      	ldr	r3, [r3, #8]
 80056c0:	08db      	lsrs	r3, r3, #3
 80056c2:	015b      	lsls	r3, r3, #5
 80056c4:	f003 0320 	and.w	r3, r3, #32
      data = ((Digit[2] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 80056c8:	4313      	orrs	r3, r2
 80056ca:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT2_COM2, LCD_DIGIT2_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 80056cc:	68fb      	ldr	r3, [r7, #12]
 80056ce:	4a16      	ldr	r2, [pc, #88]	; (8005728 <WriteChar+0x260>)
 80056d0:	2104      	movs	r1, #4
 80056d2:	4814      	ldr	r0, [pc, #80]	; (8005724 <WriteChar+0x25c>)
 80056d4:	f7fd f838 	bl	8002748 <HAL_LCD_Write>

      data = ((Digit[3] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 80056d8:	4b10      	ldr	r3, [pc, #64]	; (800571c <WriteChar+0x254>)
 80056da:	68db      	ldr	r3, [r3, #12]
 80056dc:	019b      	lsls	r3, r3, #6
 80056de:	f003 0240 	and.w	r2, r3, #64	; 0x40
 80056e2:	4b0e      	ldr	r3, [pc, #56]	; (800571c <WriteChar+0x254>)
 80056e4:	68db      	ldr	r3, [r3, #12]
 80056e6:	085b      	lsrs	r3, r3, #1
 80056e8:	035b      	lsls	r3, r3, #13
 80056ea:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80056ee:	431a      	orrs	r2, r3
             | (((Digit[3] & 0x4) >> 2) << LCD_SEG20_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG21_SHIFT);
 80056f0:	4b0a      	ldr	r3, [pc, #40]	; (800571c <WriteChar+0x254>)
 80056f2:	68db      	ldr	r3, [r3, #12]
 80056f4:	089b      	lsrs	r3, r3, #2
 80056f6:	031b      	lsls	r3, r3, #12
 80056f8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80056fc:	431a      	orrs	r2, r3
 80056fe:	4b07      	ldr	r3, [pc, #28]	; (800571c <WriteChar+0x254>)
 8005700:	68db      	ldr	r3, [r3, #12]
 8005702:	08db      	lsrs	r3, r3, #3
 8005704:	015b      	lsls	r3, r3, #5
 8005706:	f003 0320 	and.w	r3, r3, #32
      data = ((Digit[3] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 800570a:	4313      	orrs	r3, r2
 800570c:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT2_COM3, LCD_DIGIT2_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 800570e:	68fb      	ldr	r3, [r7, #12]
 8005710:	4a05      	ldr	r2, [pc, #20]	; (8005728 <WriteChar+0x260>)
 8005712:	2106      	movs	r1, #6
 8005714:	4803      	ldr	r0, [pc, #12]	; (8005724 <WriteChar+0x25c>)
 8005716:	f7fd f817 	bl	8002748 <HAL_LCD_Write>
      break;
 800571a:	e24a      	b.n	8005bb2 <WriteChar+0x6ea>
 800571c:	20000750 	.word	0x20000750
 8005720:	ff3fffe7 	.word	0xff3fffe7
 8005724:	20000760 	.word	0x20000760
 8005728:	ffffcf9f 	.word	0xffffcf9f

      /* Position 3 on LCD (Digit3)*/
    case LCD_DIGIT_POSITION_3:
      data = ((Digit[0] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 800572c:	4b88      	ldr	r3, [pc, #544]	; (8005950 <WriteChar+0x488>)
 800572e:	681b      	ldr	r3, [r3, #0]
 8005730:	03db      	lsls	r3, r3, #15
 8005732:	b29a      	uxth	r2, r3
 8005734:	4b86      	ldr	r3, [pc, #536]	; (8005950 <WriteChar+0x488>)
 8005736:	681b      	ldr	r3, [r3, #0]
 8005738:	085b      	lsrs	r3, r3, #1
 800573a:	075b      	lsls	r3, r3, #29
 800573c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005740:	431a      	orrs	r2, r3
             | (((Digit[0] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 8005742:	4b83      	ldr	r3, [pc, #524]	; (8005950 <WriteChar+0x488>)
 8005744:	681b      	ldr	r3, [r3, #0]
 8005746:	089b      	lsrs	r3, r3, #2
 8005748:	071b      	lsls	r3, r3, #28
 800574a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800574e:	431a      	orrs	r2, r3
 8005750:	4b7f      	ldr	r3, [pc, #508]	; (8005950 <WriteChar+0x488>)
 8005752:	681b      	ldr	r3, [r3, #0]
 8005754:	08db      	lsrs	r3, r3, #3
 8005756:	039b      	lsls	r3, r3, #14
 8005758:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
      data = ((Digit[0] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 800575c:	4313      	orrs	r3, r2
 800575e:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT3_COM0, LCD_DIGIT3_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 8005760:	68fb      	ldr	r3, [r7, #12]
 8005762:	4a7c      	ldr	r2, [pc, #496]	; (8005954 <WriteChar+0x48c>)
 8005764:	2100      	movs	r1, #0
 8005766:	487c      	ldr	r0, [pc, #496]	; (8005958 <WriteChar+0x490>)
 8005768:	f7fc ffee 	bl	8002748 <HAL_LCD_Write>

      data = ((Digit[1] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 800576c:	4b78      	ldr	r3, [pc, #480]	; (8005950 <WriteChar+0x488>)
 800576e:	685b      	ldr	r3, [r3, #4]
 8005770:	03db      	lsls	r3, r3, #15
 8005772:	b29a      	uxth	r2, r3
 8005774:	4b76      	ldr	r3, [pc, #472]	; (8005950 <WriteChar+0x488>)
 8005776:	685b      	ldr	r3, [r3, #4]
 8005778:	085b      	lsrs	r3, r3, #1
 800577a:	075b      	lsls	r3, r3, #29
 800577c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005780:	431a      	orrs	r2, r3
             | (((Digit[1] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 8005782:	4b73      	ldr	r3, [pc, #460]	; (8005950 <WriteChar+0x488>)
 8005784:	685b      	ldr	r3, [r3, #4]
 8005786:	089b      	lsrs	r3, r3, #2
 8005788:	071b      	lsls	r3, r3, #28
 800578a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800578e:	431a      	orrs	r2, r3
 8005790:	4b6f      	ldr	r3, [pc, #444]	; (8005950 <WriteChar+0x488>)
 8005792:	685b      	ldr	r3, [r3, #4]
 8005794:	08db      	lsrs	r3, r3, #3
 8005796:	039b      	lsls	r3, r3, #14
 8005798:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
      data = ((Digit[1] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 800579c:	4313      	orrs	r3, r2
 800579e:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT3_COM1, LCD_DIGIT3_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 80057a0:	68fb      	ldr	r3, [r7, #12]
 80057a2:	4a6c      	ldr	r2, [pc, #432]	; (8005954 <WriteChar+0x48c>)
 80057a4:	2102      	movs	r1, #2
 80057a6:	486c      	ldr	r0, [pc, #432]	; (8005958 <WriteChar+0x490>)
 80057a8:	f7fc ffce 	bl	8002748 <HAL_LCD_Write>

      data = ((Digit[2] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 80057ac:	4b68      	ldr	r3, [pc, #416]	; (8005950 <WriteChar+0x488>)
 80057ae:	689b      	ldr	r3, [r3, #8]
 80057b0:	03db      	lsls	r3, r3, #15
 80057b2:	b29a      	uxth	r2, r3
 80057b4:	4b66      	ldr	r3, [pc, #408]	; (8005950 <WriteChar+0x488>)
 80057b6:	689b      	ldr	r3, [r3, #8]
 80057b8:	085b      	lsrs	r3, r3, #1
 80057ba:	075b      	lsls	r3, r3, #29
 80057bc:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80057c0:	431a      	orrs	r2, r3
             | (((Digit[2] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 80057c2:	4b63      	ldr	r3, [pc, #396]	; (8005950 <WriteChar+0x488>)
 80057c4:	689b      	ldr	r3, [r3, #8]
 80057c6:	089b      	lsrs	r3, r3, #2
 80057c8:	071b      	lsls	r3, r3, #28
 80057ca:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80057ce:	431a      	orrs	r2, r3
 80057d0:	4b5f      	ldr	r3, [pc, #380]	; (8005950 <WriteChar+0x488>)
 80057d2:	689b      	ldr	r3, [r3, #8]
 80057d4:	08db      	lsrs	r3, r3, #3
 80057d6:	039b      	lsls	r3, r3, #14
 80057d8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
      data = ((Digit[2] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 80057dc:	4313      	orrs	r3, r2
 80057de:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT3_COM2, LCD_DIGIT3_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 80057e0:	68fb      	ldr	r3, [r7, #12]
 80057e2:	4a5c      	ldr	r2, [pc, #368]	; (8005954 <WriteChar+0x48c>)
 80057e4:	2104      	movs	r1, #4
 80057e6:	485c      	ldr	r0, [pc, #368]	; (8005958 <WriteChar+0x490>)
 80057e8:	f7fc ffae 	bl	8002748 <HAL_LCD_Write>

      data = ((Digit[3] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 80057ec:	4b58      	ldr	r3, [pc, #352]	; (8005950 <WriteChar+0x488>)
 80057ee:	68db      	ldr	r3, [r3, #12]
 80057f0:	03db      	lsls	r3, r3, #15
 80057f2:	b29a      	uxth	r2, r3
 80057f4:	4b56      	ldr	r3, [pc, #344]	; (8005950 <WriteChar+0x488>)
 80057f6:	68db      	ldr	r3, [r3, #12]
 80057f8:	085b      	lsrs	r3, r3, #1
 80057fa:	075b      	lsls	r3, r3, #29
 80057fc:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005800:	431a      	orrs	r2, r3
             | (((Digit[3] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 8005802:	4b53      	ldr	r3, [pc, #332]	; (8005950 <WriteChar+0x488>)
 8005804:	68db      	ldr	r3, [r3, #12]
 8005806:	089b      	lsrs	r3, r3, #2
 8005808:	071b      	lsls	r3, r3, #28
 800580a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800580e:	431a      	orrs	r2, r3
 8005810:	4b4f      	ldr	r3, [pc, #316]	; (8005950 <WriteChar+0x488>)
 8005812:	68db      	ldr	r3, [r3, #12]
 8005814:	08db      	lsrs	r3, r3, #3
 8005816:	039b      	lsls	r3, r3, #14
 8005818:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
      data = ((Digit[3] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 800581c:	4313      	orrs	r3, r2
 800581e:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT3_COM3, LCD_DIGIT3_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8005820:	68fb      	ldr	r3, [r7, #12]
 8005822:	4a4c      	ldr	r2, [pc, #304]	; (8005954 <WriteChar+0x48c>)
 8005824:	2106      	movs	r1, #6
 8005826:	484c      	ldr	r0, [pc, #304]	; (8005958 <WriteChar+0x490>)
 8005828:	f7fc ff8e 	bl	8002748 <HAL_LCD_Write>
      break;
 800582c:	e1c1      	b.n	8005bb2 <WriteChar+0x6ea>

      /* Position 4 on LCD (Digit4)*/
    case LCD_DIGIT_POSITION_4:
      data = ((Digit[0] & 0x1) << LCD_SEG6_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG17_SHIFT);
 800582e:	4b48      	ldr	r3, [pc, #288]	; (8005950 <WriteChar+0x488>)
 8005830:	681b      	ldr	r3, [r3, #0]
 8005832:	07da      	lsls	r2, r3, #31
 8005834:	4b46      	ldr	r3, [pc, #280]	; (8005950 <WriteChar+0x488>)
 8005836:	681b      	ldr	r3, [r3, #0]
 8005838:	08db      	lsrs	r3, r3, #3
 800583a:	079b      	lsls	r3, r3, #30
 800583c:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8005840:	4313      	orrs	r3, r2
 8005842:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM0, LCD_DIGIT4_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 8005844:	68fb      	ldr	r3, [r7, #12]
 8005846:	f06f 4240 	mvn.w	r2, #3221225472	; 0xc0000000
 800584a:	2100      	movs	r1, #0
 800584c:	4842      	ldr	r0, [pc, #264]	; (8005958 <WriteChar+0x490>)
 800584e:	f7fc ff7b 	bl	8002748 <HAL_LCD_Write>

      data = (((Digit[0] & 0x2) >> 1) << LCD_SEG7_SHIFT) | (((Digit[0] & 0x4) >> 2) << LCD_SEG16_SHIFT);
 8005852:	4b3f      	ldr	r3, [pc, #252]	; (8005950 <WriteChar+0x488>)
 8005854:	681b      	ldr	r3, [r3, #0]
 8005856:	f003 0202 	and.w	r2, r3, #2
 800585a:	4b3d      	ldr	r3, [pc, #244]	; (8005950 <WriteChar+0x488>)
 800585c:	681b      	ldr	r3, [r3, #0]
 800585e:	089b      	lsrs	r3, r3, #2
 8005860:	f003 0301 	and.w	r3, r3, #1
 8005864:	4313      	orrs	r3, r2
 8005866:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM0_1, LCD_DIGIT4_COM0_1_SEG_MASK, data); /* 1G 1B 1M 1E */
 8005868:	68fb      	ldr	r3, [r7, #12]
 800586a:	f06f 0203 	mvn.w	r2, #3
 800586e:	2101      	movs	r1, #1
 8005870:	4839      	ldr	r0, [pc, #228]	; (8005958 <WriteChar+0x490>)
 8005872:	f7fc ff69 	bl	8002748 <HAL_LCD_Write>

      data = ((Digit[1] & 0x1) << LCD_SEG6_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG17_SHIFT);
 8005876:	4b36      	ldr	r3, [pc, #216]	; (8005950 <WriteChar+0x488>)
 8005878:	685b      	ldr	r3, [r3, #4]
 800587a:	07da      	lsls	r2, r3, #31
 800587c:	4b34      	ldr	r3, [pc, #208]	; (8005950 <WriteChar+0x488>)
 800587e:	685b      	ldr	r3, [r3, #4]
 8005880:	08db      	lsrs	r3, r3, #3
 8005882:	079b      	lsls	r3, r3, #30
 8005884:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8005888:	4313      	orrs	r3, r2
 800588a:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM1, LCD_DIGIT4_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 800588c:	68fb      	ldr	r3, [r7, #12]
 800588e:	f06f 4240 	mvn.w	r2, #3221225472	; 0xc0000000
 8005892:	2102      	movs	r1, #2
 8005894:	4830      	ldr	r0, [pc, #192]	; (8005958 <WriteChar+0x490>)
 8005896:	f7fc ff57 	bl	8002748 <HAL_LCD_Write>

      data = (((Digit[1] & 0x2) >> 1) << LCD_SEG7_SHIFT) | (((Digit[1] & 0x4) >> 2) << LCD_SEG16_SHIFT);
 800589a:	4b2d      	ldr	r3, [pc, #180]	; (8005950 <WriteChar+0x488>)
 800589c:	685b      	ldr	r3, [r3, #4]
 800589e:	f003 0202 	and.w	r2, r3, #2
 80058a2:	4b2b      	ldr	r3, [pc, #172]	; (8005950 <WriteChar+0x488>)
 80058a4:	685b      	ldr	r3, [r3, #4]
 80058a6:	089b      	lsrs	r3, r3, #2
 80058a8:	f003 0301 	and.w	r3, r3, #1
 80058ac:	4313      	orrs	r3, r2
 80058ae:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM1_1, LCD_DIGIT4_COM1_1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 80058b0:	68fb      	ldr	r3, [r7, #12]
 80058b2:	f06f 0203 	mvn.w	r2, #3
 80058b6:	2103      	movs	r1, #3
 80058b8:	4827      	ldr	r0, [pc, #156]	; (8005958 <WriteChar+0x490>)
 80058ba:	f7fc ff45 	bl	8002748 <HAL_LCD_Write>

      data = ((Digit[2] & 0x1) << LCD_SEG6_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG17_SHIFT);
 80058be:	4b24      	ldr	r3, [pc, #144]	; (8005950 <WriteChar+0x488>)
 80058c0:	689b      	ldr	r3, [r3, #8]
 80058c2:	07da      	lsls	r2, r3, #31
 80058c4:	4b22      	ldr	r3, [pc, #136]	; (8005950 <WriteChar+0x488>)
 80058c6:	689b      	ldr	r3, [r3, #8]
 80058c8:	08db      	lsrs	r3, r3, #3
 80058ca:	079b      	lsls	r3, r3, #30
 80058cc:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 80058d0:	4313      	orrs	r3, r2
 80058d2:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM2, LCD_DIGIT4_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 80058d4:	68fb      	ldr	r3, [r7, #12]
 80058d6:	f06f 4240 	mvn.w	r2, #3221225472	; 0xc0000000
 80058da:	2104      	movs	r1, #4
 80058dc:	481e      	ldr	r0, [pc, #120]	; (8005958 <WriteChar+0x490>)
 80058de:	f7fc ff33 	bl	8002748 <HAL_LCD_Write>

      data = (((Digit[2] & 0x2) >> 1) << LCD_SEG7_SHIFT) | (((Digit[2] & 0x4) >> 2) << LCD_SEG16_SHIFT);
 80058e2:	4b1b      	ldr	r3, [pc, #108]	; (8005950 <WriteChar+0x488>)
 80058e4:	689b      	ldr	r3, [r3, #8]
 80058e6:	f003 0202 	and.w	r2, r3, #2
 80058ea:	4b19      	ldr	r3, [pc, #100]	; (8005950 <WriteChar+0x488>)
 80058ec:	689b      	ldr	r3, [r3, #8]
 80058ee:	089b      	lsrs	r3, r3, #2
 80058f0:	f003 0301 	and.w	r3, r3, #1
 80058f4:	4313      	orrs	r3, r2
 80058f6:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM2_1, LCD_DIGIT4_COM2_1_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 80058f8:	68fb      	ldr	r3, [r7, #12]
 80058fa:	f06f 0203 	mvn.w	r2, #3
 80058fe:	2105      	movs	r1, #5
 8005900:	4815      	ldr	r0, [pc, #84]	; (8005958 <WriteChar+0x490>)
 8005902:	f7fc ff21 	bl	8002748 <HAL_LCD_Write>

      data = ((Digit[3] & 0x1) << LCD_SEG6_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG17_SHIFT);
 8005906:	4b12      	ldr	r3, [pc, #72]	; (8005950 <WriteChar+0x488>)
 8005908:	68db      	ldr	r3, [r3, #12]
 800590a:	07da      	lsls	r2, r3, #31
 800590c:	4b10      	ldr	r3, [pc, #64]	; (8005950 <WriteChar+0x488>)
 800590e:	68db      	ldr	r3, [r3, #12]
 8005910:	08db      	lsrs	r3, r3, #3
 8005912:	079b      	lsls	r3, r3, #30
 8005914:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8005918:	4313      	orrs	r3, r2
 800591a:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM3, LCD_DIGIT4_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 800591c:	68fb      	ldr	r3, [r7, #12]
 800591e:	f06f 4240 	mvn.w	r2, #3221225472	; 0xc0000000
 8005922:	2106      	movs	r1, #6
 8005924:	480c      	ldr	r0, [pc, #48]	; (8005958 <WriteChar+0x490>)
 8005926:	f7fc ff0f 	bl	8002748 <HAL_LCD_Write>

      data = (((Digit[3] & 0x2) >> 1) << LCD_SEG7_SHIFT) | (((Digit[3] & 0x4) >> 2) << LCD_SEG16_SHIFT);
 800592a:	4b09      	ldr	r3, [pc, #36]	; (8005950 <WriteChar+0x488>)
 800592c:	68db      	ldr	r3, [r3, #12]
 800592e:	f003 0202 	and.w	r2, r3, #2
 8005932:	4b07      	ldr	r3, [pc, #28]	; (8005950 <WriteChar+0x488>)
 8005934:	68db      	ldr	r3, [r3, #12]
 8005936:	089b      	lsrs	r3, r3, #2
 8005938:	f003 0301 	and.w	r3, r3, #1
 800593c:	4313      	orrs	r3, r2
 800593e:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM3_1, LCD_DIGIT4_COM3_1_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8005940:	68fb      	ldr	r3, [r7, #12]
 8005942:	f06f 0203 	mvn.w	r2, #3
 8005946:	2107      	movs	r1, #7
 8005948:	4803      	ldr	r0, [pc, #12]	; (8005958 <WriteChar+0x490>)
 800594a:	f7fc fefd 	bl	8002748 <HAL_LCD_Write>
      break;
 800594e:	e130      	b.n	8005bb2 <WriteChar+0x6ea>
 8005950:	20000750 	.word	0x20000750
 8005954:	cfff3fff 	.word	0xcfff3fff
 8005958:	20000760 	.word	0x20000760

      /* Position 5 on LCD (Digit5)*/
    case LCD_DIGIT_POSITION_5:
      data = (((Digit[0] & 0x2) >> 1) << LCD_SEG9_SHIFT) | (((Digit[0] & 0x4) >> 2) << LCD_SEG14_SHIFT);
 800595c:	4b97      	ldr	r3, [pc, #604]	; (8005bbc <WriteChar+0x6f4>)
 800595e:	681b      	ldr	r3, [r3, #0]
 8005960:	085b      	lsrs	r3, r3, #1
 8005962:	065b      	lsls	r3, r3, #25
 8005964:	f003 7200 	and.w	r2, r3, #33554432	; 0x2000000
 8005968:	4b94      	ldr	r3, [pc, #592]	; (8005bbc <WriteChar+0x6f4>)
 800596a:	681b      	ldr	r3, [r3, #0]
 800596c:	089b      	lsrs	r3, r3, #2
 800596e:	061b      	lsls	r3, r3, #24
 8005970:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005974:	4313      	orrs	r3, r2
 8005976:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM0, LCD_DIGIT5_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 8005978:	68fb      	ldr	r3, [r7, #12]
 800597a:	f06f 7240 	mvn.w	r2, #50331648	; 0x3000000
 800597e:	2100      	movs	r1, #0
 8005980:	488f      	ldr	r0, [pc, #572]	; (8005bc0 <WriteChar+0x6f8>)
 8005982:	f7fc fee1 	bl	8002748 <HAL_LCD_Write>

      data = ((Digit[0] & 0x1) << LCD_SEG8_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG15_SHIFT);
 8005986:	4b8d      	ldr	r3, [pc, #564]	; (8005bbc <WriteChar+0x6f4>)
 8005988:	681b      	ldr	r3, [r3, #0]
 800598a:	00db      	lsls	r3, r3, #3
 800598c:	f003 0208 	and.w	r2, r3, #8
 8005990:	4b8a      	ldr	r3, [pc, #552]	; (8005bbc <WriteChar+0x6f4>)
 8005992:	681b      	ldr	r3, [r3, #0]
 8005994:	08db      	lsrs	r3, r3, #3
 8005996:	009b      	lsls	r3, r3, #2
 8005998:	f003 0304 	and.w	r3, r3, #4
 800599c:	4313      	orrs	r3, r2
 800599e:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM0_1, LCD_DIGIT5_COM0_1_SEG_MASK, data); /* 1G 1B 1M 1E */
 80059a0:	68fb      	ldr	r3, [r7, #12]
 80059a2:	f06f 020c 	mvn.w	r2, #12
 80059a6:	2101      	movs	r1, #1
 80059a8:	4885      	ldr	r0, [pc, #532]	; (8005bc0 <WriteChar+0x6f8>)
 80059aa:	f7fc fecd 	bl	8002748 <HAL_LCD_Write>

      data = (((Digit[1] & 0x2) >> 1) << LCD_SEG9_SHIFT) | (((Digit[1] & 0x4) >> 2) << LCD_SEG14_SHIFT);
 80059ae:	4b83      	ldr	r3, [pc, #524]	; (8005bbc <WriteChar+0x6f4>)
 80059b0:	685b      	ldr	r3, [r3, #4]
 80059b2:	085b      	lsrs	r3, r3, #1
 80059b4:	065b      	lsls	r3, r3, #25
 80059b6:	f003 7200 	and.w	r2, r3, #33554432	; 0x2000000
 80059ba:	4b80      	ldr	r3, [pc, #512]	; (8005bbc <WriteChar+0x6f4>)
 80059bc:	685b      	ldr	r3, [r3, #4]
 80059be:	089b      	lsrs	r3, r3, #2
 80059c0:	061b      	lsls	r3, r3, #24
 80059c2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80059c6:	4313      	orrs	r3, r2
 80059c8:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM1, LCD_DIGIT5_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 80059ca:	68fb      	ldr	r3, [r7, #12]
 80059cc:	f06f 7240 	mvn.w	r2, #50331648	; 0x3000000
 80059d0:	2102      	movs	r1, #2
 80059d2:	487b      	ldr	r0, [pc, #492]	; (8005bc0 <WriteChar+0x6f8>)
 80059d4:	f7fc feb8 	bl	8002748 <HAL_LCD_Write>

      data = ((Digit[1] & 0x1) << LCD_SEG8_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG15_SHIFT);
 80059d8:	4b78      	ldr	r3, [pc, #480]	; (8005bbc <WriteChar+0x6f4>)
 80059da:	685b      	ldr	r3, [r3, #4]
 80059dc:	00db      	lsls	r3, r3, #3
 80059de:	f003 0208 	and.w	r2, r3, #8
 80059e2:	4b76      	ldr	r3, [pc, #472]	; (8005bbc <WriteChar+0x6f4>)
 80059e4:	685b      	ldr	r3, [r3, #4]
 80059e6:	08db      	lsrs	r3, r3, #3
 80059e8:	009b      	lsls	r3, r3, #2
 80059ea:	f003 0304 	and.w	r3, r3, #4
 80059ee:	4313      	orrs	r3, r2
 80059f0:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM1_1, LCD_DIGIT5_COM1_1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 80059f2:	68fb      	ldr	r3, [r7, #12]
 80059f4:	f06f 020c 	mvn.w	r2, #12
 80059f8:	2103      	movs	r1, #3
 80059fa:	4871      	ldr	r0, [pc, #452]	; (8005bc0 <WriteChar+0x6f8>)
 80059fc:	f7fc fea4 	bl	8002748 <HAL_LCD_Write>

      data = (((Digit[2] & 0x2) >> 1) << LCD_SEG9_SHIFT) | (((Digit[2] & 0x4) >> 2) << LCD_SEG14_SHIFT);
 8005a00:	4b6e      	ldr	r3, [pc, #440]	; (8005bbc <WriteChar+0x6f4>)
 8005a02:	689b      	ldr	r3, [r3, #8]
 8005a04:	085b      	lsrs	r3, r3, #1
 8005a06:	065b      	lsls	r3, r3, #25
 8005a08:	f003 7200 	and.w	r2, r3, #33554432	; 0x2000000
 8005a0c:	4b6b      	ldr	r3, [pc, #428]	; (8005bbc <WriteChar+0x6f4>)
 8005a0e:	689b      	ldr	r3, [r3, #8]
 8005a10:	089b      	lsrs	r3, r3, #2
 8005a12:	061b      	lsls	r3, r3, #24
 8005a14:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005a18:	4313      	orrs	r3, r2
 8005a1a:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM2, LCD_DIGIT5_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8005a1c:	68fb      	ldr	r3, [r7, #12]
 8005a1e:	f06f 7240 	mvn.w	r2, #50331648	; 0x3000000
 8005a22:	2104      	movs	r1, #4
 8005a24:	4866      	ldr	r0, [pc, #408]	; (8005bc0 <WriteChar+0x6f8>)
 8005a26:	f7fc fe8f 	bl	8002748 <HAL_LCD_Write>

      data = ((Digit[2] & 0x1) << LCD_SEG8_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG15_SHIFT);
 8005a2a:	4b64      	ldr	r3, [pc, #400]	; (8005bbc <WriteChar+0x6f4>)
 8005a2c:	689b      	ldr	r3, [r3, #8]
 8005a2e:	00db      	lsls	r3, r3, #3
 8005a30:	f003 0208 	and.w	r2, r3, #8
 8005a34:	4b61      	ldr	r3, [pc, #388]	; (8005bbc <WriteChar+0x6f4>)
 8005a36:	689b      	ldr	r3, [r3, #8]
 8005a38:	08db      	lsrs	r3, r3, #3
 8005a3a:	009b      	lsls	r3, r3, #2
 8005a3c:	f003 0304 	and.w	r3, r3, #4
 8005a40:	4313      	orrs	r3, r2
 8005a42:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM2_1, LCD_DIGIT5_COM2_1_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8005a44:	68fb      	ldr	r3, [r7, #12]
 8005a46:	f06f 020c 	mvn.w	r2, #12
 8005a4a:	2105      	movs	r1, #5
 8005a4c:	485c      	ldr	r0, [pc, #368]	; (8005bc0 <WriteChar+0x6f8>)
 8005a4e:	f7fc fe7b 	bl	8002748 <HAL_LCD_Write>

      data = (((Digit[3] & 0x2) >> 1) << LCD_SEG9_SHIFT) | (((Digit[3] & 0x4) >> 2) << LCD_SEG14_SHIFT);
 8005a52:	4b5a      	ldr	r3, [pc, #360]	; (8005bbc <WriteChar+0x6f4>)
 8005a54:	68db      	ldr	r3, [r3, #12]
 8005a56:	085b      	lsrs	r3, r3, #1
 8005a58:	065b      	lsls	r3, r3, #25
 8005a5a:	f003 7200 	and.w	r2, r3, #33554432	; 0x2000000
 8005a5e:	4b57      	ldr	r3, [pc, #348]	; (8005bbc <WriteChar+0x6f4>)
 8005a60:	68db      	ldr	r3, [r3, #12]
 8005a62:	089b      	lsrs	r3, r3, #2
 8005a64:	061b      	lsls	r3, r3, #24
 8005a66:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005a6a:	4313      	orrs	r3, r2
 8005a6c:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM3, LCD_DIGIT5_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8005a6e:	68fb      	ldr	r3, [r7, #12]
 8005a70:	f06f 7240 	mvn.w	r2, #50331648	; 0x3000000
 8005a74:	2106      	movs	r1, #6
 8005a76:	4852      	ldr	r0, [pc, #328]	; (8005bc0 <WriteChar+0x6f8>)
 8005a78:	f7fc fe66 	bl	8002748 <HAL_LCD_Write>

      data = ((Digit[3] & 0x1) << LCD_SEG8_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG15_SHIFT);
 8005a7c:	4b4f      	ldr	r3, [pc, #316]	; (8005bbc <WriteChar+0x6f4>)
 8005a7e:	68db      	ldr	r3, [r3, #12]
 8005a80:	00db      	lsls	r3, r3, #3
 8005a82:	f003 0208 	and.w	r2, r3, #8
 8005a86:	4b4d      	ldr	r3, [pc, #308]	; (8005bbc <WriteChar+0x6f4>)
 8005a88:	68db      	ldr	r3, [r3, #12]
 8005a8a:	08db      	lsrs	r3, r3, #3
 8005a8c:	009b      	lsls	r3, r3, #2
 8005a8e:	f003 0304 	and.w	r3, r3, #4
 8005a92:	4313      	orrs	r3, r2
 8005a94:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM3_1, LCD_DIGIT5_COM3_1_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8005a96:	68fb      	ldr	r3, [r7, #12]
 8005a98:	f06f 020c 	mvn.w	r2, #12
 8005a9c:	2107      	movs	r1, #7
 8005a9e:	4848      	ldr	r0, [pc, #288]	; (8005bc0 <WriteChar+0x6f8>)
 8005aa0:	f7fc fe52 	bl	8002748 <HAL_LCD_Write>
      break;
 8005aa4:	e085      	b.n	8005bb2 <WriteChar+0x6ea>

      /* Position 6 on LCD (Digit6)*/
    case LCD_DIGIT_POSITION_6:
      data = ((Digit[0] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8005aa6:	4b45      	ldr	r3, [pc, #276]	; (8005bbc <WriteChar+0x6f4>)
 8005aa8:	681b      	ldr	r3, [r3, #0]
 8005aaa:	045b      	lsls	r3, r3, #17
 8005aac:	f403 3200 	and.w	r2, r3, #131072	; 0x20000
 8005ab0:	4b42      	ldr	r3, [pc, #264]	; (8005bbc <WriteChar+0x6f4>)
 8005ab2:	681b      	ldr	r3, [r3, #0]
 8005ab4:	085b      	lsrs	r3, r3, #1
 8005ab6:	021b      	lsls	r3, r3, #8
 8005ab8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005abc:	431a      	orrs	r2, r3
             | (((Digit[0] & 0x4) >> 2) << LCD_SEG12_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG13_SHIFT);
 8005abe:	4b3f      	ldr	r3, [pc, #252]	; (8005bbc <WriteChar+0x6f4>)
 8005ac0:	681b      	ldr	r3, [r3, #0]
 8005ac2:	089b      	lsrs	r3, r3, #2
 8005ac4:	025b      	lsls	r3, r3, #9
 8005ac6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005aca:	431a      	orrs	r2, r3
 8005acc:	4b3b      	ldr	r3, [pc, #236]	; (8005bbc <WriteChar+0x6f4>)
 8005ace:	681b      	ldr	r3, [r3, #0]
 8005ad0:	08db      	lsrs	r3, r3, #3
 8005ad2:	069b      	lsls	r3, r3, #26
 8005ad4:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
      data = ((Digit[0] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8005ad8:	4313      	orrs	r3, r2
 8005ada:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT6_COM0, LCD_DIGIT6_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 8005adc:	68fb      	ldr	r3, [r7, #12]
 8005ade:	4a39      	ldr	r2, [pc, #228]	; (8005bc4 <WriteChar+0x6fc>)
 8005ae0:	2100      	movs	r1, #0
 8005ae2:	4837      	ldr	r0, [pc, #220]	; (8005bc0 <WriteChar+0x6f8>)
 8005ae4:	f7fc fe30 	bl	8002748 <HAL_LCD_Write>

      data = ((Digit[1] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8005ae8:	4b34      	ldr	r3, [pc, #208]	; (8005bbc <WriteChar+0x6f4>)
 8005aea:	685b      	ldr	r3, [r3, #4]
 8005aec:	045b      	lsls	r3, r3, #17
 8005aee:	f403 3200 	and.w	r2, r3, #131072	; 0x20000
 8005af2:	4b32      	ldr	r3, [pc, #200]	; (8005bbc <WriteChar+0x6f4>)
 8005af4:	685b      	ldr	r3, [r3, #4]
 8005af6:	085b      	lsrs	r3, r3, #1
 8005af8:	021b      	lsls	r3, r3, #8
 8005afa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005afe:	431a      	orrs	r2, r3
             | (((Digit[1] & 0x4) >> 2) << LCD_SEG12_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG13_SHIFT);
 8005b00:	4b2e      	ldr	r3, [pc, #184]	; (8005bbc <WriteChar+0x6f4>)
 8005b02:	685b      	ldr	r3, [r3, #4]
 8005b04:	089b      	lsrs	r3, r3, #2
 8005b06:	025b      	lsls	r3, r3, #9
 8005b08:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005b0c:	431a      	orrs	r2, r3
 8005b0e:	4b2b      	ldr	r3, [pc, #172]	; (8005bbc <WriteChar+0x6f4>)
 8005b10:	685b      	ldr	r3, [r3, #4]
 8005b12:	08db      	lsrs	r3, r3, #3
 8005b14:	069b      	lsls	r3, r3, #26
 8005b16:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
      data = ((Digit[1] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8005b1a:	4313      	orrs	r3, r2
 8005b1c:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT6_COM1, LCD_DIGIT6_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8005b1e:	68fb      	ldr	r3, [r7, #12]
 8005b20:	4a28      	ldr	r2, [pc, #160]	; (8005bc4 <WriteChar+0x6fc>)
 8005b22:	2102      	movs	r1, #2
 8005b24:	4826      	ldr	r0, [pc, #152]	; (8005bc0 <WriteChar+0x6f8>)
 8005b26:	f7fc fe0f 	bl	8002748 <HAL_LCD_Write>

      data = ((Digit[2] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8005b2a:	4b24      	ldr	r3, [pc, #144]	; (8005bbc <WriteChar+0x6f4>)
 8005b2c:	689b      	ldr	r3, [r3, #8]
 8005b2e:	045b      	lsls	r3, r3, #17
 8005b30:	f403 3200 	and.w	r2, r3, #131072	; 0x20000
 8005b34:	4b21      	ldr	r3, [pc, #132]	; (8005bbc <WriteChar+0x6f4>)
 8005b36:	689b      	ldr	r3, [r3, #8]
 8005b38:	085b      	lsrs	r3, r3, #1
 8005b3a:	021b      	lsls	r3, r3, #8
 8005b3c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005b40:	431a      	orrs	r2, r3
             | (((Digit[2] & 0x4) >> 2) << LCD_SEG12_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG13_SHIFT);
 8005b42:	4b1e      	ldr	r3, [pc, #120]	; (8005bbc <WriteChar+0x6f4>)
 8005b44:	689b      	ldr	r3, [r3, #8]
 8005b46:	089b      	lsrs	r3, r3, #2
 8005b48:	025b      	lsls	r3, r3, #9
 8005b4a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005b4e:	431a      	orrs	r2, r3
 8005b50:	4b1a      	ldr	r3, [pc, #104]	; (8005bbc <WriteChar+0x6f4>)
 8005b52:	689b      	ldr	r3, [r3, #8]
 8005b54:	08db      	lsrs	r3, r3, #3
 8005b56:	069b      	lsls	r3, r3, #26
 8005b58:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
      data = ((Digit[2] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8005b5c:	4313      	orrs	r3, r2
 8005b5e:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT6_COM2, LCD_DIGIT6_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8005b60:	68fb      	ldr	r3, [r7, #12]
 8005b62:	4a18      	ldr	r2, [pc, #96]	; (8005bc4 <WriteChar+0x6fc>)
 8005b64:	2104      	movs	r1, #4
 8005b66:	4816      	ldr	r0, [pc, #88]	; (8005bc0 <WriteChar+0x6f8>)
 8005b68:	f7fc fdee 	bl	8002748 <HAL_LCD_Write>

      data = ((Digit[3] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8005b6c:	4b13      	ldr	r3, [pc, #76]	; (8005bbc <WriteChar+0x6f4>)
 8005b6e:	68db      	ldr	r3, [r3, #12]
 8005b70:	045b      	lsls	r3, r3, #17
 8005b72:	f403 3200 	and.w	r2, r3, #131072	; 0x20000
 8005b76:	4b11      	ldr	r3, [pc, #68]	; (8005bbc <WriteChar+0x6f4>)
 8005b78:	68db      	ldr	r3, [r3, #12]
 8005b7a:	085b      	lsrs	r3, r3, #1
 8005b7c:	021b      	lsls	r3, r3, #8
 8005b7e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005b82:	431a      	orrs	r2, r3
             | (((Digit[3] & 0x4) >> 2) << LCD_SEG12_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG13_SHIFT);
 8005b84:	4b0d      	ldr	r3, [pc, #52]	; (8005bbc <WriteChar+0x6f4>)
 8005b86:	68db      	ldr	r3, [r3, #12]
 8005b88:	089b      	lsrs	r3, r3, #2
 8005b8a:	025b      	lsls	r3, r3, #9
 8005b8c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005b90:	431a      	orrs	r2, r3
 8005b92:	4b0a      	ldr	r3, [pc, #40]	; (8005bbc <WriteChar+0x6f4>)
 8005b94:	68db      	ldr	r3, [r3, #12]
 8005b96:	08db      	lsrs	r3, r3, #3
 8005b98:	069b      	lsls	r3, r3, #26
 8005b9a:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
      data = ((Digit[3] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8005b9e:	4313      	orrs	r3, r2
 8005ba0:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT6_COM3, LCD_DIGIT6_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8005ba2:	68fb      	ldr	r3, [r7, #12]
 8005ba4:	4a07      	ldr	r2, [pc, #28]	; (8005bc4 <WriteChar+0x6fc>)
 8005ba6:	2106      	movs	r1, #6
 8005ba8:	4805      	ldr	r0, [pc, #20]	; (8005bc0 <WriteChar+0x6f8>)
 8005baa:	f7fc fdcd 	bl	8002748 <HAL_LCD_Write>
      break;
 8005bae:	e000      	b.n	8005bb2 <WriteChar+0x6ea>

    default:
      break;
 8005bb0:	bf00      	nop
  }
}
 8005bb2:	bf00      	nop
 8005bb4:	3710      	adds	r7, #16
 8005bb6:	46bd      	mov	sp, r7
 8005bb8:	bd80      	pop	{r7, pc}
 8005bba:	bf00      	nop
 8005bbc:	20000750 	.word	0x20000750
 8005bc0:	20000760 	.word	0x20000760
 8005bc4:	fbfdfcff 	.word	0xfbfdfcff

08005bc8 <ADC1_2_IRQHandler>:
	ADCcounter = 0;

}

// Every time ADC1 have interrupt call this function
void ADC1_IRQHandler(){
 8005bc8:	b590      	push	{r4, r7, lr}
 8005bca:	b087      	sub	sp, #28
 8005bcc:	af00      	add	r7, sp, #0

	ADCcounter ++;
 8005bce:	4b3d      	ldr	r3, [pc, #244]	; (8005cc4 <ADC1_2_IRQHandler+0xfc>)
 8005bd0:	681b      	ldr	r3, [r3, #0]
 8005bd2:	3301      	adds	r3, #1
 8005bd4:	4a3b      	ldr	r2, [pc, #236]	; (8005cc4 <ADC1_2_IRQHandler+0xfc>)
 8005bd6:	6013      	str	r3, [r2, #0]

	ADCvalue[ADCcounter] = HAL_ADC_GetValue(&adc1h);
 8005bd8:	4b3a      	ldr	r3, [pc, #232]	; (8005cc4 <ADC1_2_IRQHandler+0xfc>)
 8005bda:	681c      	ldr	r4, [r3, #0]
 8005bdc:	483a      	ldr	r0, [pc, #232]	; (8005cc8 <ADC1_2_IRQHandler+0x100>)
 8005bde:	f7fb fbd6 	bl	800138e <HAL_ADC_GetValue>
 8005be2:	4602      	mov	r2, r0
 8005be4:	4b39      	ldr	r3, [pc, #228]	; (8005ccc <ADC1_2_IRQHandler+0x104>)
 8005be6:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
	//ADCvalue[ADCcounter] = 4096 * sin(ADCcounter*1600*2*3.14/40000);// test signal
	//ADCvalue[ADCcounter] = 10;

	if(ADCcounter == 1024){
 8005bea:	4b36      	ldr	r3, [pc, #216]	; (8005cc4 <ADC1_2_IRQHandler+0xfc>)
 8005bec:	681b      	ldr	r3, [r3, #0]
 8005bee:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005bf2:	d160      	bne.n	8005cb6 <ADC1_2_IRQHandler+0xee>
		for (count = 1; count <= 1024; count ++ ){
 8005bf4:	4b36      	ldr	r3, [pc, #216]	; (8005cd0 <ADC1_2_IRQHandler+0x108>)
 8005bf6:	2201      	movs	r2, #1
 8005bf8:	601a      	str	r2, [r3, #0]
 8005bfa:	e03e      	b.n	8005c7a <ADC1_2_IRQHandler+0xb2>
			ADCvalue_float[count] = (float) ADCvalue[count];
 8005bfc:	4b34      	ldr	r3, [pc, #208]	; (8005cd0 <ADC1_2_IRQHandler+0x108>)
 8005bfe:	681b      	ldr	r3, [r3, #0]
 8005c00:	4a33      	ldr	r2, [pc, #204]	; (8005cd0 <ADC1_2_IRQHandler+0x108>)
 8005c02:	6812      	ldr	r2, [r2, #0]
 8005c04:	4931      	ldr	r1, [pc, #196]	; (8005ccc <ADC1_2_IRQHandler+0x104>)
 8005c06:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8005c0a:	ee07 2a90 	vmov	s15, r2
 8005c0e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005c12:	4a30      	ldr	r2, [pc, #192]	; (8005cd4 <ADC1_2_IRQHandler+0x10c>)
 8005c14:	009b      	lsls	r3, r3, #2
 8005c16:	4413      	add	r3, r2
 8005c18:	edc3 7a00 	vstr	s15, [r3]

			ADCdata = ADCvalue_float[count];
 8005c1c:	4b2c      	ldr	r3, [pc, #176]	; (8005cd0 <ADC1_2_IRQHandler+0x108>)
 8005c1e:	681b      	ldr	r3, [r3, #0]
 8005c20:	4a2c      	ldr	r2, [pc, #176]	; (8005cd4 <ADC1_2_IRQHandler+0x10c>)
 8005c22:	009b      	lsls	r3, r3, #2
 8005c24:	4413      	add	r3, r2
 8005c26:	681b      	ldr	r3, [r3, #0]
 8005c28:	4a2b      	ldr	r2, [pc, #172]	; (8005cd8 <ADC1_2_IRQHandler+0x110>)
 8005c2a:	6013      	str	r3, [r2, #0]
			uint8_t str[20] ={0};
 8005c2c:	1d3b      	adds	r3, r7, #4
 8005c2e:	2200      	movs	r2, #0
 8005c30:	601a      	str	r2, [r3, #0]
 8005c32:	605a      	str	r2, [r3, #4]
 8005c34:	609a      	str	r2, [r3, #8]
 8005c36:	60da      	str	r2, [r3, #12]
 8005c38:	611a      	str	r2, [r3, #16]
			uint8_t nCh = '\n';
 8005c3a:	230a      	movs	r3, #10
 8005c3c:	70fb      	strb	r3, [r7, #3]
			sprintf(str, "%f", ADCdata);
 8005c3e:	4b26      	ldr	r3, [pc, #152]	; (8005cd8 <ADC1_2_IRQHandler+0x110>)
 8005c40:	681b      	ldr	r3, [r3, #0]
 8005c42:	4618      	mov	r0, r3
 8005c44:	f7fa fce0 	bl	8000608 <__aeabi_f2d>
 8005c48:	4603      	mov	r3, r0
 8005c4a:	460c      	mov	r4, r1
 8005c4c:	1d38      	adds	r0, r7, #4
 8005c4e:	461a      	mov	r2, r3
 8005c50:	4623      	mov	r3, r4
 8005c52:	4922      	ldr	r1, [pc, #136]	; (8005cdc <ADC1_2_IRQHandler+0x114>)
 8005c54:	f002 fa56 	bl	8008104 <sprintf>

			HAL_UART_Transmit(&huart2, str, 10, 100); //float: 10 integer: 4
 8005c58:	1d39      	adds	r1, r7, #4
 8005c5a:	2364      	movs	r3, #100	; 0x64
 8005c5c:	220a      	movs	r2, #10
 8005c5e:	4820      	ldr	r0, [pc, #128]	; (8005ce0 <ADC1_2_IRQHandler+0x118>)
 8005c60:	f7fe fc93 	bl	800458a <HAL_UART_Transmit>
			HAL_UART_Transmit(&huart2, &nCh, 1, 100);
 8005c64:	1cf9      	adds	r1, r7, #3
 8005c66:	2364      	movs	r3, #100	; 0x64
 8005c68:	2201      	movs	r2, #1
 8005c6a:	481d      	ldr	r0, [pc, #116]	; (8005ce0 <ADC1_2_IRQHandler+0x118>)
 8005c6c:	f7fe fc8d 	bl	800458a <HAL_UART_Transmit>
		for (count = 1; count <= 1024; count ++ ){
 8005c70:	4b17      	ldr	r3, [pc, #92]	; (8005cd0 <ADC1_2_IRQHandler+0x108>)
 8005c72:	681b      	ldr	r3, [r3, #0]
 8005c74:	3301      	adds	r3, #1
 8005c76:	4a16      	ldr	r2, [pc, #88]	; (8005cd0 <ADC1_2_IRQHandler+0x108>)
 8005c78:	6013      	str	r3, [r2, #0]
 8005c7a:	4b15      	ldr	r3, [pc, #84]	; (8005cd0 <ADC1_2_IRQHandler+0x108>)
 8005c7c:	681b      	ldr	r3, [r3, #0]
 8005c7e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005c82:	ddbb      	ble.n	8005bfc <ADC1_2_IRQHandler+0x34>

		}

		HAL_ADC_Stop_IT(&adc1h);
 8005c84:	4810      	ldr	r0, [pc, #64]	; (8005cc8 <ADC1_2_IRQHandler+0x100>)
 8005c86:	f7fb fb45 	bl	8001314 <HAL_ADC_Stop_IT>

		ADCspeed = ADC_speedCalculation(ADCvalue_float);
 8005c8a:	4812      	ldr	r0, [pc, #72]	; (8005cd4 <ADC1_2_IRQHandler+0x10c>)
 8005c8c:	f000 fc80 	bl	8006590 <ADC_speedCalculation>
 8005c90:	4602      	mov	r2, r0
 8005c92:	4b14      	ldr	r3, [pc, #80]	; (8005ce4 <ADC1_2_IRQHandler+0x11c>)
 8005c94:	601a      	str	r2, [r3, #0]

		changeUnit();
 8005c96:	f000 f9cf 	bl	8006038 <changeUnit>
		displayUnit(ADCspeed, unit);
 8005c9a:	4b12      	ldr	r3, [pc, #72]	; (8005ce4 <ADC1_2_IRQHandler+0x11c>)
 8005c9c:	681a      	ldr	r2, [r3, #0]
 8005c9e:	4b12      	ldr	r3, [pc, #72]	; (8005ce8 <ADC1_2_IRQHandler+0x120>)
 8005ca0:	681b      	ldr	r3, [r3, #0]
 8005ca2:	4619      	mov	r1, r3
 8005ca4:	4610      	mov	r0, r2
 8005ca6:	f000 fa13 	bl	80060d0 <displayUnit>



		HAL_ADC_Start_IT(&adc1h);
 8005caa:	4807      	ldr	r0, [pc, #28]	; (8005cc8 <ADC1_2_IRQHandler+0x100>)
 8005cac:	f7fb f9f6 	bl	800109c <HAL_ADC_Start_IT>
		ADCcounter = 0;
 8005cb0:	4b04      	ldr	r3, [pc, #16]	; (8005cc4 <ADC1_2_IRQHandler+0xfc>)
 8005cb2:	2200      	movs	r2, #0
 8005cb4:	601a      	str	r2, [r3, #0]
	}

	HAL_ADC_IRQHandler(&adc1h); //clear flag
 8005cb6:	4804      	ldr	r0, [pc, #16]	; (8005cc8 <ADC1_2_IRQHandler+0x100>)
 8005cb8:	f7fb fb76 	bl	80013a8 <HAL_ADC_IRQHandler>

}
 8005cbc:	bf00      	nop
 8005cbe:	371c      	adds	r7, #28
 8005cc0:	46bd      	mov	sp, r7
 8005cc2:	bd90      	pop	{r4, r7, pc}
 8005cc4:	2000184c 	.word	0x2000184c
 8005cc8:	200017a4 	.word	0x200017a4
 8005ccc:	200018e8 	.word	0x200018e8
 8005cd0:	20001868 	.word	0x20001868
 8005cd4:	200007a0 	.word	0x200007a0
 8005cd8:	200017a0 	.word	0x200017a0
 8005cdc:	0800bd10 	.word	0x0800bd10
 8005ce0:	2000186c 	.word	0x2000186c
 8005ce4:	2000079c 	.word	0x2000079c
 8005ce8:	200018e4 	.word	0x200018e4

08005cec <Error_Handler>:
#include "stm32l476g_discovery.h"


/* Called in case of an error */
void Error_Handler(void)
{
 8005cec:	b580      	push	{r7, lr}
 8005cee:	af00      	add	r7, sp, #0
    BSP_LED_Init(LED_RED);
 8005cf0:	2000      	movs	r0, #0
 8005cf2:	f7ff f94b 	bl	8004f8c <BSP_LED_Init>
    BSP_LED_Init(LED_GREEN);
 8005cf6:	2001      	movs	r0, #1
 8005cf8:	f7ff f948 	bl	8004f8c <BSP_LED_Init>
    BSP_LED_On(LED_RED);
 8005cfc:	2000      	movs	r0, #0
 8005cfe:	f7ff f993 	bl	8005028 <BSP_LED_On>
    BSP_LED_Off(LED_GREEN);
 8005d02:	2001      	movs	r0, #1
 8005d04:	f7ff f9aa 	bl	800505c <BSP_LED_Off>

    while(1);
 8005d08:	e7fe      	b.n	8005d08 <Error_Handler+0x1c>
	...

08005d0c <SystemClock_Config>:
}

void SystemClock_Config(void)
{
 8005d0c:	b580      	push	{r7, lr}
 8005d0e:	b098      	sub	sp, #96	; 0x60
 8005d10:	af00      	add	r7, sp, #0
  /* oscillator and clocks configs */
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8005d12:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8005d16:	2200      	movs	r2, #0
 8005d18:	601a      	str	r2, [r3, #0]
 8005d1a:	605a      	str	r2, [r3, #4]
 8005d1c:	609a      	str	r2, [r3, #8]
 8005d1e:	60da      	str	r2, [r3, #12]
 8005d20:	611a      	str	r2, [r3, #16]
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8005d22:	f107 0308 	add.w	r3, r7, #8
 8005d26:	2244      	movs	r2, #68	; 0x44
 8005d28:	2100      	movs	r1, #0
 8005d2a:	4618      	mov	r0, r3
 8005d2c:	f002 f9c5 	bl	80080ba <memset>
  /* The voltage scaling allows optimising the power consumption when the device is
     clocked below the maximum system frequency, to update the voltage scaling value
     regarding system frequency refer to product datasheet.  */

  /* Enable Power Control clock */
  __HAL_RCC_PWR_CLK_ENABLE();
 8005d30:	4a29      	ldr	r2, [pc, #164]	; (8005dd8 <SystemClock_Config+0xcc>)
 8005d32:	4b29      	ldr	r3, [pc, #164]	; (8005dd8 <SystemClock_Config+0xcc>)
 8005d34:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005d36:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005d3a:	6593      	str	r3, [r2, #88]	; 0x58
 8005d3c:	4b26      	ldr	r3, [pc, #152]	; (8005dd8 <SystemClock_Config+0xcc>)
 8005d3e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005d40:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005d44:	607b      	str	r3, [r7, #4]
 8005d46:	687b      	ldr	r3, [r7, #4]

  if(HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8005d48:	f44f 7000 	mov.w	r0, #512	; 0x200
 8005d4c:	f7fc fe28 	bl	80029a0 <HAL_PWREx_ControlVoltageScaling>
 8005d50:	4603      	mov	r3, r0
 8005d52:	2b00      	cmp	r3, #0
 8005d54:	d001      	beq.n	8005d5a <SystemClock_Config+0x4e>
  {
    /* Initialisation Error */
    Error_Handler();
 8005d56:	f7ff ffc9 	bl	8005cec <Error_Handler>
  }

  /* Disable Power Control clock */
  __HAL_RCC_PWR_CLK_DISABLE();
 8005d5a:	4a1f      	ldr	r2, [pc, #124]	; (8005dd8 <SystemClock_Config+0xcc>)
 8005d5c:	4b1e      	ldr	r3, [pc, #120]	; (8005dd8 <SystemClock_Config+0xcc>)
 8005d5e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005d60:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005d64:	6593      	str	r3, [r2, #88]	; 0x58

  /* 80 Mhz from PLL with MSI 8Mhz as source clock */
  /* MSI is enabled after System reset, activate PLL with MSI as source */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8005d66:	2310      	movs	r3, #16
 8005d68:	60bb      	str	r3, [r7, #8]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8005d6a:	2301      	movs	r3, #1
 8005d6c:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_7;   /* 8 Mhz */
 8005d6e:	2370      	movs	r3, #112	; 0x70
 8005d70:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 8005d72:	2300      	movs	r3, #0
 8005d74:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8005d76:	2302      	movs	r3, #2
 8005d78:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8005d7a:	2301      	movs	r3, #1
 8005d7c:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLM = 1;
 8005d7e:	2301      	movs	r3, #1
 8005d80:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLN = 20;
 8005d82:	2314      	movs	r3, #20
 8005d84:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8005d86:	2302      	movs	r3, #2
 8005d88:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = 7;
 8005d8a:	2307      	movs	r3, #7
 8005d8c:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8005d8e:	2304      	movs	r3, #4
 8005d90:	647b      	str	r3, [r7, #68]	; 0x44
  if(HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8005d92:	f107 0308 	add.w	r3, r7, #8
 8005d96:	4618      	mov	r0, r3
 8005d98:	f7fc fe58 	bl	8002a4c <HAL_RCC_OscConfig>
 8005d9c:	4603      	mov	r3, r0
 8005d9e:	2b00      	cmp	r3, #0
 8005da0:	d001      	beq.n	8005da6 <SystemClock_Config+0x9a>
  {
    /* Initialisation Error */
    Error_Handler();
 8005da2:	f7ff ffa3 	bl	8005cec <Error_Handler>
  }

  /* Select PLL as system clock source and configure the HCLK, PCLK1 and PCLK2
     clocks dividers */
  RCC_ClkInitStruct.ClockType = (RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2);
 8005da6:	230f      	movs	r3, #15
 8005da8:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8005daa:	2303      	movs	r3, #3
 8005dac:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8005dae:	2300      	movs	r3, #0
 8005db0:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8005db2:	2300      	movs	r3, #0
 8005db4:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8005db6:	2300      	movs	r3, #0
 8005db8:	65fb      	str	r3, [r7, #92]	; 0x5c
  if(HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8005dba:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8005dbe:	2104      	movs	r1, #4
 8005dc0:	4618      	mov	r0, r3
 8005dc2:	f7fd f9a5 	bl	8003110 <HAL_RCC_ClockConfig>
 8005dc6:	4603      	mov	r3, r0
 8005dc8:	2b00      	cmp	r3, #0
 8005dca:	d001      	beq.n	8005dd0 <SystemClock_Config+0xc4>
  {
    /* Initialisation Error */
    Error_Handler();
 8005dcc:	f7ff ff8e 	bl	8005cec <Error_Handler>
  }
}
 8005dd0:	bf00      	nop
 8005dd2:	3760      	adds	r7, #96	; 0x60
 8005dd4:	46bd      	mov	sp, r7
 8005dd6:	bd80      	pop	{r7, pc}
 8005dd8:	40021000 	.word	0x40021000

08005ddc <COMP1_Init>:
uint16_t timewindowHZ = 1; //1 Hz
int comp_velocity_int = 0;


void COMP1_Init(void)
{
 8005ddc:	b580      	push	{r7, lr}
 8005dde:	b082      	sub	sp, #8
 8005de0:	af00      	add	r7, sp, #0

  //HAL_COMP_MspInit();
  hcomp1.Instance = COMP1;
 8005de2:	4b1d      	ldr	r3, [pc, #116]	; (8005e58 <COMP1_Init+0x7c>)
 8005de4:	4a1d      	ldr	r2, [pc, #116]	; (8005e5c <COMP1_Init+0x80>)
 8005de6:	601a      	str	r2, [r3, #0]
  hcomp1.State = HAL_COMP_STATE_READY;
 8005de8:	4b1b      	ldr	r3, [pc, #108]	; (8005e58 <COMP1_Init+0x7c>)
 8005dea:	2201      	movs	r2, #1
 8005dec:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
  hcomp1.Init.InvertingInput = COMP_INPUT_MINUS_VREFINT; // Comparator inverting input connected to VrefInt
 8005df0:	4b19      	ldr	r3, [pc, #100]	; (8005e58 <COMP1_Init+0x7c>)
 8005df2:	4a1b      	ldr	r2, [pc, #108]	; (8005e60 <COMP1_Init+0x84>)
 8005df4:	611a      	str	r2, [r3, #16]
  hcomp1.Init.NonInvertingInput = COMP_INPUT_PLUS_IO2; // non-inverting input connected to PB2 for COMP1;
 8005df6:	4b18      	ldr	r3, [pc, #96]	; (8005e58 <COMP1_Init+0x7c>)
 8005df8:	2280      	movs	r2, #128	; 0x80
 8005dfa:	60da      	str	r2, [r3, #12]
  hcomp1.Init.OutputPol = COMP_OUTPUTPOL_NONINVERTED;
 8005dfc:	4b16      	ldr	r3, [pc, #88]	; (8005e58 <COMP1_Init+0x7c>)
 8005dfe:	2200      	movs	r2, #0
 8005e00:	619a      	str	r2, [r3, #24]
  hcomp1.Init.Hysteresis = COMP_HYSTERESIS_NONE;
 8005e02:	4b15      	ldr	r3, [pc, #84]	; (8005e58 <COMP1_Init+0x7c>)
 8005e04:	2200      	movs	r2, #0
 8005e06:	615a      	str	r2, [r3, #20]
  hcomp1.Init.BlankingSrce = COMP_BLANKINGSRC_NONE; // Comparator output without blanking
 8005e08:	4b13      	ldr	r3, [pc, #76]	; (8005e58 <COMP1_Init+0x7c>)
 8005e0a:	2200      	movs	r2, #0
 8005e0c:	61da      	str	r2, [r3, #28]
  hcomp1.Init.Mode = COMP_POWERMODE_HIGHSPEED; // propagation delay and power consumption (refer to the data sheet), set the power and speed
 8005e0e:	4b12      	ldr	r3, [pc, #72]	; (8005e58 <COMP1_Init+0x7c>)
 8005e10:	2200      	movs	r2, #0
 8005e12:	609a      	str	r2, [r3, #8]
  hcomp1.Init.WindowMode = COMP_WINDOWMODE_DISABLE; // Comparators instances pair COMP1 and COMP2 are independent
 8005e14:	4b10      	ldr	r3, [pc, #64]	; (8005e58 <COMP1_Init+0x7c>)
 8005e16:	2200      	movs	r2, #0
 8005e18:	605a      	str	r2, [r3, #4]
  hcomp1.Init.TriggerMode = COMP_TRIGGERMODE_IT_RISING; // Set the comparator output triggering External Interrupt Line, Comparator output triggering External Interrupt Line event with interruption, on rising edge
 8005e1a:	4b0f      	ldr	r3, [pc, #60]	; (8005e58 <COMP1_Init+0x7c>)
 8005e1c:	2211      	movs	r2, #17
 8005e1e:	621a      	str	r2, [r3, #32]

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005e20:	4a10      	ldr	r2, [pc, #64]	; (8005e64 <COMP1_Init+0x88>)
 8005e22:	4b10      	ldr	r3, [pc, #64]	; (8005e64 <COMP1_Init+0x88>)
 8005e24:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005e26:	f043 0301 	orr.w	r3, r3, #1
 8005e2a:	6613      	str	r3, [r2, #96]	; 0x60
 8005e2c:	4b0d      	ldr	r3, [pc, #52]	; (8005e64 <COMP1_Init+0x88>)
 8005e2e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005e30:	f003 0301 	and.w	r3, r3, #1
 8005e34:	607b      	str	r3, [r7, #4]
 8005e36:	687b      	ldr	r3, [r7, #4]

  HAL_COMP_Init(&hcomp1);
 8005e38:	4807      	ldr	r0, [pc, #28]	; (8005e58 <COMP1_Init+0x7c>)
 8005e3a:	f7fb ff7b 	bl	8001d34 <HAL_COMP_Init>


  //configure interrupt
  HAL_NVIC_SetPriority(COMP_IRQn, 7, 0);
 8005e3e:	2200      	movs	r2, #0
 8005e40:	2107      	movs	r1, #7
 8005e42:	2040      	movs	r0, #64	; 0x40
 8005e44:	f7fc f9a6 	bl	8002194 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(COMP_IRQn);
 8005e48:	2040      	movs	r0, #64	; 0x40
 8005e4a:	f7fc f9bf 	bl	80021cc <HAL_NVIC_EnableIRQ>
}
 8005e4e:	bf00      	nop
 8005e50:	3708      	adds	r7, #8
 8005e52:	46bd      	mov	sp, r7
 8005e54:	bd80      	pop	{r7, pc}
 8005e56:	bf00      	nop
 8005e58:	20002928 	.word	0x20002928
 8005e5c:	40010200 	.word	0x40010200
 8005e60:	00800030 	.word	0x00800030
 8005e64:	40021000 	.word	0x40021000

08005e68 <COMP_GPIO_Init>:

void COMP_GPIO_Init(){
 8005e68:	b580      	push	{r7, lr}
 8005e6a:	b086      	sub	sp, #24
 8005e6c:	af00      	add	r7, sp, #0

	GPIO_InitTypeDef PinconfComp;

	PinconfComp.Pin = GPIO_PIN_2;
 8005e6e:	2304      	movs	r3, #4
 8005e70:	607b      	str	r3, [r7, #4]
	PinconfComp.Mode = GPIO_MODE_ANALOG;
 8005e72:	2303      	movs	r3, #3
 8005e74:	60bb      	str	r3, [r7, #8]
	PinconfComp.Pull = GPIO_NOPULL;
 8005e76:	2300      	movs	r3, #0
 8005e78:	60fb      	str	r3, [r7, #12]
	PinconfComp.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005e7a:	2303      	movs	r3, #3
 8005e7c:	613b      	str	r3, [r7, #16]
	PinconfComp.Alternate = 0;
 8005e7e:	2300      	movs	r3, #0
 8005e80:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIOB, &PinconfComp);
 8005e82:	1d3b      	adds	r3, r7, #4
 8005e84:	4619      	mov	r1, r3
 8005e86:	4803      	ldr	r0, [pc, #12]	; (8005e94 <COMP_GPIO_Init+0x2c>)
 8005e88:	f7fc f9bc 	bl	8002204 <HAL_GPIO_Init>
	LED2conf.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
	LED2conf.Alternate = 0;
	HAL_GPIO_Init(GPIOB, &LED2conf);
	****/

}
 8005e8c:	bf00      	nop
 8005e8e:	3718      	adds	r7, #24
 8005e90:	46bd      	mov	sp, r7
 8005e92:	bd80      	pop	{r7, pc}
 8005e94:	48000400 	.word	0x48000400

08005e98 <timer3Config>:



void timer3Config(void)
{
 8005e98:	b580      	push	{r7, lr}
 8005e9a:	b082      	sub	sp, #8
 8005e9c:	af00      	add	r7, sp, #0
	Timer3Handle.Instance = TIM3;
 8005e9e:	4b17      	ldr	r3, [pc, #92]	; (8005efc <timer3Config+0x64>)
 8005ea0:	4a17      	ldr	r2, [pc, #92]	; (8005f00 <timer3Config+0x68>)
 8005ea2:	601a      	str	r2, [r3, #0]
	Timer3Handle.Init.Period = 40000;
 8005ea4:	4b15      	ldr	r3, [pc, #84]	; (8005efc <timer3Config+0x64>)
 8005ea6:	f649 4240 	movw	r2, #40000	; 0x9c40
 8005eaa:	60da      	str	r2, [r3, #12]
	Timer3Handle.Init.Prescaler = 2000;
 8005eac:	4b13      	ldr	r3, [pc, #76]	; (8005efc <timer3Config+0x64>)
 8005eae:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8005eb2:	605a      	str	r2, [r3, #4]
	Timer3Handle.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005eb4:	4b11      	ldr	r3, [pc, #68]	; (8005efc <timer3Config+0x64>)
 8005eb6:	2200      	movs	r2, #0
 8005eb8:	611a      	str	r2, [r3, #16]
	Timer3Handle.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005eba:	4b10      	ldr	r3, [pc, #64]	; (8005efc <timer3Config+0x64>)
 8005ebc:	2200      	movs	r2, #0
 8005ebe:	609a      	str	r2, [r3, #8]

	__HAL_RCC_TIM3_CLK_ENABLE();
 8005ec0:	4a10      	ldr	r2, [pc, #64]	; (8005f04 <timer3Config+0x6c>)
 8005ec2:	4b10      	ldr	r3, [pc, #64]	; (8005f04 <timer3Config+0x6c>)
 8005ec4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005ec6:	f043 0302 	orr.w	r3, r3, #2
 8005eca:	6593      	str	r3, [r2, #88]	; 0x58
 8005ecc:	4b0d      	ldr	r3, [pc, #52]	; (8005f04 <timer3Config+0x6c>)
 8005ece:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005ed0:	f003 0302 	and.w	r3, r3, #2
 8005ed4:	607b      	str	r3, [r7, #4]
 8005ed6:	687b      	ldr	r3, [r7, #4]

	HAL_TIM_Base_Init(&Timer3Handle);
 8005ed8:	4808      	ldr	r0, [pc, #32]	; (8005efc <timer3Config+0x64>)
 8005eda:	f7fe f85b 	bl	8003f94 <HAL_TIM_Base_Init>

    HAL_TIM_Base_Start_IT(&Timer3Handle); //timer will time after this command
 8005ede:	4807      	ldr	r0, [pc, #28]	; (8005efc <timer3Config+0x64>)
 8005ee0:	f7fe f88d 	bl	8003ffe <HAL_TIM_Base_Start_IT>

	HAL_NVIC_SetPriority(TIM3_IRQn, 8, 0);
 8005ee4:	2200      	movs	r2, #0
 8005ee6:	2108      	movs	r1, #8
 8005ee8:	201d      	movs	r0, #29
 8005eea:	f7fc f953 	bl	8002194 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ (TIM3_IRQn);
 8005eee:	201d      	movs	r0, #29
 8005ef0:	f7fc f96c 	bl	80021cc <HAL_NVIC_EnableIRQ>
}
 8005ef4:	bf00      	nop
 8005ef6:	3708      	adds	r7, #8
 8005ef8:	46bd      	mov	sp, r7
 8005efa:	bd80      	pop	{r7, pc}
 8005efc:	200028e8 	.word	0x200028e8
 8005f00:	40000400 	.word	0x40000400
 8005f04:	40021000 	.word	0x40021000

08005f08 <COMP_IRQHandler>:


//Comparator i
void COMP_IRQHandler(){
 8005f08:	b580      	push	{r7, lr}
 8005f0a:	af00      	add	r7, sp, #0

	//static int counter = 0;
	comp_counter ++;
 8005f0c:	4b05      	ldr	r3, [pc, #20]	; (8005f24 <COMP_IRQHandler+0x1c>)
 8005f0e:	881b      	ldrh	r3, [r3, #0]
 8005f10:	3301      	adds	r3, #1
 8005f12:	b29a      	uxth	r2, r3
 8005f14:	4b03      	ldr	r3, [pc, #12]	; (8005f24 <COMP_IRQHandler+0x1c>)
 8005f16:	801a      	strh	r2, [r3, #0]
	HAL_COMP_IRQHandler(&hcomp1); //Clear the flag
 8005f18:	4803      	ldr	r0, [pc, #12]	; (8005f28 <COMP_IRQHandler+0x20>)
 8005f1a:	f7fc f851 	bl	8001fc0 <HAL_COMP_IRQHandler>
}
 8005f1e:	bf00      	nop
 8005f20:	bd80      	pop	{r7, pc}
 8005f22:	bf00      	nop
 8005f24:	200006c4 	.word	0x200006c4
 8005f28:	20002928 	.word	0x20002928

08005f2c <TIM3_IRQHandler>:



//Timer interrupt
void TIM3_IRQHandler(){
 8005f2c:	b580      	push	{r7, lr}
 8005f2e:	af00      	add	r7, sp, #0

	//HAL_COMP_Stop(&hcomp1);
	Frequecy_Cal();
 8005f30:	f000 f812 	bl	8005f58 <Frequecy_Cal>

	// Comparator Restart
	//HAL_COMP_Start_IT(&hcomp1);

	comp_counter = 0;
 8005f34:	4b05      	ldr	r3, [pc, #20]	; (8005f4c <TIM3_IRQHandler+0x20>)
 8005f36:	2200      	movs	r2, #0
 8005f38:	801a      	strh	r2, [r3, #0]

	comp_frequency = 0;
 8005f3a:	4b05      	ldr	r3, [pc, #20]	; (8005f50 <TIM3_IRQHandler+0x24>)
 8005f3c:	2200      	movs	r2, #0
 8005f3e:	801a      	strh	r2, [r3, #0]

	//HAL_TIM_Base_Start_IT(&Timer3Handle);

	HAL_TIM_IRQHandler(&Timer3Handle); //Clear the flag
 8005f40:	4804      	ldr	r0, [pc, #16]	; (8005f54 <TIM3_IRQHandler+0x28>)
 8005f42:	f7fe f877 	bl	8004034 <HAL_TIM_IRQHandler>
}
 8005f46:	bf00      	nop
 8005f48:	bd80      	pop	{r7, pc}
 8005f4a:	bf00      	nop
 8005f4c:	200006c4 	.word	0x200006c4
 8005f50:	200006c6 	.word	0x200006c6
 8005f54:	200028e8 	.word	0x200028e8

08005f58 <Frequecy_Cal>:



void Frequecy_Cal(){
 8005f58:	b590      	push	{r4, r7, lr}
 8005f5a:	b087      	sub	sp, #28
 8005f5c:	af00      	add	r7, sp, #0

	comp_frequency = comp_counter * timewindowHZ;
 8005f5e:	4b30      	ldr	r3, [pc, #192]	; (8006020 <Frequecy_Cal+0xc8>)
 8005f60:	881a      	ldrh	r2, [r3, #0]
 8005f62:	4b30      	ldr	r3, [pc, #192]	; (8006024 <Frequecy_Cal+0xcc>)
 8005f64:	881b      	ldrh	r3, [r3, #0]
 8005f66:	fb12 f303 	smulbb	r3, r2, r3
 8005f6a:	b29a      	uxth	r2, r3
 8005f6c:	4b2e      	ldr	r3, [pc, #184]	; (8006028 <Frequecy_Cal+0xd0>)
 8005f6e:	801a      	strh	r2, [r3, #0]

	comp_velocity = (float) comp_frequency * 0.0283366 / 2;
 8005f70:	4b2d      	ldr	r3, [pc, #180]	; (8006028 <Frequecy_Cal+0xd0>)
 8005f72:	881b      	ldrh	r3, [r3, #0]
 8005f74:	ee07 3a90 	vmov	s15, r3
 8005f78:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005f7c:	ee17 0a90 	vmov	r0, s15
 8005f80:	f7fa fb42 	bl	8000608 <__aeabi_f2d>
 8005f84:	a324      	add	r3, pc, #144	; (adr r3, 8006018 <Frequecy_Cal+0xc0>)
 8005f86:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f8a:	f7fa fb91 	bl	80006b0 <__aeabi_dmul>
 8005f8e:	4603      	mov	r3, r0
 8005f90:	460c      	mov	r4, r1
 8005f92:	4618      	mov	r0, r3
 8005f94:	4621      	mov	r1, r4
 8005f96:	f04f 0200 	mov.w	r2, #0
 8005f9a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8005f9e:	f7fa fcb1 	bl	8000904 <__aeabi_ddiv>
 8005fa2:	4603      	mov	r3, r0
 8005fa4:	460c      	mov	r4, r1
 8005fa6:	4618      	mov	r0, r3
 8005fa8:	4621      	mov	r1, r4
 8005faa:	f7fa fe59 	bl	8000c60 <__aeabi_d2f>
 8005fae:	4602      	mov	r2, r0
 8005fb0:	4b1e      	ldr	r3, [pc, #120]	; (800602c <Frequecy_Cal+0xd4>)
 8005fb2:	601a      	str	r2, [r3, #0]

	comp_velocity_int = (int) comp_velocity;
 8005fb4:	4b1d      	ldr	r3, [pc, #116]	; (800602c <Frequecy_Cal+0xd4>)
 8005fb6:	edd3 7a00 	vldr	s15, [r3]
 8005fba:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8005fbe:	ee17 2a90 	vmov	r2, s15
 8005fc2:	4b1b      	ldr	r3, [pc, #108]	; (8006030 <Frequecy_Cal+0xd8>)
 8005fc4:	601a      	str	r2, [r3, #0]

	changeUnit();
 8005fc6:	f000 f837 	bl	8006038 <changeUnit>

	displayUnit(comp_velocity_int, 5); //unit = 5 FIXME
 8005fca:	4b19      	ldr	r3, [pc, #100]	; (8006030 <Frequecy_Cal+0xd8>)
 8005fcc:	681b      	ldr	r3, [r3, #0]
 8005fce:	2105      	movs	r1, #5
 8005fd0:	4618      	mov	r0, r3
 8005fd2:	f000 f87d 	bl	80060d0 <displayUnit>

	uint8_t str[20] ={0};
 8005fd6:	1d3b      	adds	r3, r7, #4
 8005fd8:	2200      	movs	r2, #0
 8005fda:	601a      	str	r2, [r3, #0]
 8005fdc:	605a      	str	r2, [r3, #4]
 8005fde:	609a      	str	r2, [r3, #8]
 8005fe0:	60da      	str	r2, [r3, #12]
 8005fe2:	611a      	str	r2, [r3, #16]
	uint8_t nCh = '\n';
 8005fe4:	230a      	movs	r3, #10
 8005fe6:	70fb      	strb	r3, [r7, #3]

	//sprintf(str, "%f", comp_velocity);
	itoa(comp_frequency,str,10);
 8005fe8:	4b0f      	ldr	r3, [pc, #60]	; (8006028 <Frequecy_Cal+0xd0>)
 8005fea:	881b      	ldrh	r3, [r3, #0]
 8005fec:	4618      	mov	r0, r3
 8005fee:	1d3b      	adds	r3, r7, #4
 8005ff0:	220a      	movs	r2, #10
 8005ff2:	4619      	mov	r1, r3
 8005ff4:	f001 fe3e 	bl	8007c74 <itoa>
	HAL_UART_Transmit(&huart2, str, 4, 100); // 4 bytes
 8005ff8:	1d39      	adds	r1, r7, #4
 8005ffa:	2364      	movs	r3, #100	; 0x64
 8005ffc:	2204      	movs	r2, #4
 8005ffe:	480d      	ldr	r0, [pc, #52]	; (8006034 <Frequecy_Cal+0xdc>)
 8006000:	f7fe fac3 	bl	800458a <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart2, &nCh, 1, 100);
 8006004:	1cf9      	adds	r1, r7, #3
 8006006:	2364      	movs	r3, #100	; 0x64
 8006008:	2201      	movs	r2, #1
 800600a:	480a      	ldr	r0, [pc, #40]	; (8006034 <Frequecy_Cal+0xdc>)
 800600c:	f7fe fabd 	bl	800458a <HAL_UART_Transmit>

	HAL_UART_Transmit(&huart2, str, 4, 100); // 4 bytes
	HAL_UART_Transmit(&huart2, &nCh, 1, 100);
****/

}
 8006010:	bf00      	nop
 8006012:	371c      	adds	r7, #28
 8006014:	46bd      	mov	sp, r7
 8006016:	bd90      	pop	{r4, r7, pc}
 8006018:	091e8cb3 	.word	0x091e8cb3
 800601c:	3f9d0445 	.word	0x3f9d0445
 8006020:	200006c4 	.word	0x200006c4
 8006024:	20000028 	.word	0x20000028
 8006028:	200006c6 	.word	0x200006c6
 800602c:	200006c8 	.word	0x200006c8
 8006030:	200006cc 	.word	0x200006cc
 8006034:	2000186c 	.word	0x2000186c

08006038 <changeUnit>:
		unit = 0;
}


// Simplified change unit
void changeUnit(){
 8006038:	b580      	push	{r7, lr}
 800603a:	af00      	add	r7, sp, #0
	if(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_1)==GPIO_PIN_SET){
 800603c:	2102      	movs	r1, #2
 800603e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8006042:	f7fc fa8b 	bl	800255c <HAL_GPIO_ReadPin>
 8006046:	4603      	mov	r3, r0
 8006048:	2b01      	cmp	r3, #1
 800604a:	d103      	bne.n	8006054 <changeUnit+0x1c>
		unit = 1;
 800604c:	4b0a      	ldr	r3, [pc, #40]	; (8006078 <changeUnit+0x40>)
 800604e:	2201      	movs	r2, #1
 8006050:	601a      	str	r2, [r3, #0]
		unit = 2;
	}
	else{
		unit = 0;
	}
}
 8006052:	e00e      	b.n	8006072 <changeUnit+0x3a>
	else if(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_5)==GPIO_PIN_SET){
 8006054:	2120      	movs	r1, #32
 8006056:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800605a:	f7fc fa7f 	bl	800255c <HAL_GPIO_ReadPin>
 800605e:	4603      	mov	r3, r0
 8006060:	2b01      	cmp	r3, #1
 8006062:	d103      	bne.n	800606c <changeUnit+0x34>
		unit = 2;
 8006064:	4b04      	ldr	r3, [pc, #16]	; (8006078 <changeUnit+0x40>)
 8006066:	2202      	movs	r2, #2
 8006068:	601a      	str	r2, [r3, #0]
}
 800606a:	e002      	b.n	8006072 <changeUnit+0x3a>
		unit = 0;
 800606c:	4b02      	ldr	r3, [pc, #8]	; (8006078 <changeUnit+0x40>)
 800606e:	2200      	movs	r2, #0
 8006070:	601a      	str	r2, [r3, #0]
}
 8006072:	bf00      	nop
 8006074:	bd80      	pop	{r7, pc}
 8006076:	bf00      	nop
 8006078:	200018e4 	.word	0x200018e4

0800607c <displayValue>:


// Display integer
void displayValue(int a){
 800607c:	b580      	push	{r7, lr}
 800607e:	b088      	sub	sp, #32
 8006080:	af00      	add	r7, sp, #0
 8006082:	6078      	str	r0, [r7, #4]
	char str[5];
	uint8_t string[5];
	itoa(a,str,10);
 8006084:	f107 0314 	add.w	r3, r7, #20
 8006088:	220a      	movs	r2, #10
 800608a:	4619      	mov	r1, r3
 800608c:	6878      	ldr	r0, [r7, #4]
 800608e:	f001 fdf1 	bl	8007c74 <itoa>
	for (int i=0; i<=4; ++i){
 8006092:	2300      	movs	r3, #0
 8006094:	61fb      	str	r3, [r7, #28]
 8006096:	e00d      	b.n	80060b4 <displayValue+0x38>
		string[i] = (uint8_t)(str[i]);
 8006098:	f107 0214 	add.w	r2, r7, #20
 800609c:	69fb      	ldr	r3, [r7, #28]
 800609e:	4413      	add	r3, r2
 80060a0:	7819      	ldrb	r1, [r3, #0]
 80060a2:	f107 020c 	add.w	r2, r7, #12
 80060a6:	69fb      	ldr	r3, [r7, #28]
 80060a8:	4413      	add	r3, r2
 80060aa:	460a      	mov	r2, r1
 80060ac:	701a      	strb	r2, [r3, #0]
	for (int i=0; i<=4; ++i){
 80060ae:	69fb      	ldr	r3, [r7, #28]
 80060b0:	3301      	adds	r3, #1
 80060b2:	61fb      	str	r3, [r7, #28]
 80060b4:	69fb      	ldr	r3, [r7, #28]
 80060b6:	2b04      	cmp	r3, #4
 80060b8:	ddee      	ble.n	8006098 <displayValue+0x1c>
	}
	BSP_LCD_GLASS_Clear();
 80060ba:	f7ff f86d 	bl	8005198 <BSP_LCD_GLASS_Clear>
	BSP_LCD_GLASS_DisplayString(string);
 80060be:	f107 030c 	add.w	r3, r7, #12
 80060c2:	4618      	mov	r0, r3
 80060c4:	f7ff f83a 	bl	800513c <BSP_LCD_GLASS_DisplayString>
}
 80060c8:	bf00      	nop
 80060ca:	3720      	adds	r7, #32
 80060cc:	46bd      	mov	sp, r7
 80060ce:	bd80      	pop	{r7, pc}

080060d0 <displayUnit>:

// Display integer
void displayUnit(int value, int unit){
 80060d0:	b590      	push	{r4, r7, lr}
 80060d2:	b08b      	sub	sp, #44	; 0x2c
 80060d4:	af00      	add	r7, sp, #0
 80060d6:	6078      	str	r0, [r7, #4]
 80060d8:	6039      	str	r1, [r7, #0]
	//int vkph = value*1.61;
	//int vmps = value*0.45;

	int vkph = value * 3.6;
 80060da:	6878      	ldr	r0, [r7, #4]
 80060dc:	f7fa fa82 	bl	80005e4 <__aeabi_i2d>
 80060e0:	a352      	add	r3, pc, #328	; (adr r3, 800622c <displayUnit+0x15c>)
 80060e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80060e6:	f7fa fae3 	bl	80006b0 <__aeabi_dmul>
 80060ea:	4603      	mov	r3, r0
 80060ec:	460c      	mov	r4, r1
 80060ee:	4618      	mov	r0, r3
 80060f0:	4621      	mov	r1, r4
 80060f2:	f7fa fd8d 	bl	8000c10 <__aeabi_d2iz>
 80060f6:	4603      	mov	r3, r0
 80060f8:	623b      	str	r3, [r7, #32]
	int vmph = value * 0.447;
 80060fa:	6878      	ldr	r0, [r7, #4]
 80060fc:	f7fa fa72 	bl	80005e4 <__aeabi_i2d>
 8006100:	a34c      	add	r3, pc, #304	; (adr r3, 8006234 <displayUnit+0x164>)
 8006102:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006106:	f7fa fad3 	bl	80006b0 <__aeabi_dmul>
 800610a:	4603      	mov	r3, r0
 800610c:	460c      	mov	r4, r1
 800610e:	4618      	mov	r0, r3
 8006110:	4621      	mov	r1, r4
 8006112:	f7fa fd7d 	bl	8000c10 <__aeabi_d2iz>
 8006116:	4603      	mov	r3, r0
 8006118:	61fb      	str	r3, [r7, #28]
	if ((unit != 0) || (unit != 1) || (unit != 2)){
 800611a:	683b      	ldr	r3, [r7, #0]
 800611c:	2b00      	cmp	r3, #0
 800611e:	d105      	bne.n	800612c <displayUnit+0x5c>
 8006120:	683b      	ldr	r3, [r7, #0]
 8006122:	2b01      	cmp	r3, #1
 8006124:	d102      	bne.n	800612c <displayUnit+0x5c>
 8006126:	683b      	ldr	r3, [r7, #0]
 8006128:	2b02      	cmp	r3, #2
 800612a:	d001      	beq.n	8006130 <displayUnit+0x60>
		unit = 1; //show KPH if unit is invalid
 800612c:	2301      	movs	r3, #1
 800612e:	603b      	str	r3, [r7, #0]
	}
	char character[6] = "MPHKS/";
 8006130:	4a3d      	ldr	r2, [pc, #244]	; (8006228 <displayUnit+0x158>)
 8006132:	f107 0314 	add.w	r3, r7, #20
 8006136:	e892 0003 	ldmia.w	r2, {r0, r1}
 800613a:	6018      	str	r0, [r3, #0]
 800613c:	3304      	adds	r3, #4
 800613e:	8019      	strh	r1, [r3, #0]
	uint8_t ucharacter[6];
	for (int i=0;i<=5;++i){
 8006140:	2300      	movs	r3, #0
 8006142:	627b      	str	r3, [r7, #36]	; 0x24
 8006144:	e00d      	b.n	8006162 <displayUnit+0x92>
		ucharacter[i] = (uint8_t)(character[i]);
 8006146:	f107 0214 	add.w	r2, r7, #20
 800614a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800614c:	4413      	add	r3, r2
 800614e:	7819      	ldrb	r1, [r3, #0]
 8006150:	f107 020c 	add.w	r2, r7, #12
 8006154:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006156:	4413      	add	r3, r2
 8006158:	460a      	mov	r2, r1
 800615a:	701a      	strb	r2, [r3, #0]
	for (int i=0;i<=5;++i){
 800615c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800615e:	3301      	adds	r3, #1
 8006160:	627b      	str	r3, [r7, #36]	; 0x24
 8006162:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006164:	2b05      	cmp	r3, #5
 8006166:	ddee      	ble.n	8006146 <displayUnit+0x76>
	}
	if (unit==2){
 8006168:	683b      	ldr	r3, [r7, #0]
 800616a:	2b02      	cmp	r3, #2
 800616c:	d11a      	bne.n	80061a4 <displayUnit+0xd4>
		displayValue(vmph);
 800616e:	69f8      	ldr	r0, [r7, #28]
 8006170:	f7ff ff84 	bl	800607c <displayValue>
		BSP_LCD_GLASS_DisplayChar(&ucharacter[0], POINT_OFF, DOUBLEPOINT_OFF, 3);
 8006174:	f107 000c 	add.w	r0, r7, #12
 8006178:	2303      	movs	r3, #3
 800617a:	2200      	movs	r2, #0
 800617c:	2100      	movs	r1, #0
 800617e:	f7fe ffc1 	bl	8005104 <BSP_LCD_GLASS_DisplayChar>
		BSP_LCD_GLASS_DisplayChar(&ucharacter[1], POINT_OFF, DOUBLEPOINT_OFF, 4);
 8006182:	f107 030c 	add.w	r3, r7, #12
 8006186:	1c58      	adds	r0, r3, #1
 8006188:	2304      	movs	r3, #4
 800618a:	2200      	movs	r2, #0
 800618c:	2100      	movs	r1, #0
 800618e:	f7fe ffb9 	bl	8005104 <BSP_LCD_GLASS_DisplayChar>
		BSP_LCD_GLASS_DisplayChar(&ucharacter[2], POINT_OFF, DOUBLEPOINT_OFF, 5);
 8006192:	f107 030c 	add.w	r3, r7, #12
 8006196:	1c98      	adds	r0, r3, #2
 8006198:	2305      	movs	r3, #5
 800619a:	2200      	movs	r2, #0
 800619c:	2100      	movs	r1, #0
 800619e:	f7fe ffb1 	bl	8005104 <BSP_LCD_GLASS_DisplayChar>
		displayValue(value);
		BSP_LCD_GLASS_DisplayChar(&ucharacter[0], POINT_OFF, DOUBLEPOINT_OFF, 3);
		BSP_LCD_GLASS_DisplayChar(&ucharacter[5], POINT_OFF, DOUBLEPOINT_OFF, 4);
		BSP_LCD_GLASS_DisplayChar(&ucharacter[4], POINT_OFF, DOUBLEPOINT_OFF, 5);
	}
}
 80061a2:	e03b      	b.n	800621c <displayUnit+0x14c>
	else if (unit==1){
 80061a4:	683b      	ldr	r3, [r7, #0]
 80061a6:	2b01      	cmp	r3, #1
 80061a8:	d11b      	bne.n	80061e2 <displayUnit+0x112>
		displayValue(vkph);
 80061aa:	6a38      	ldr	r0, [r7, #32]
 80061ac:	f7ff ff66 	bl	800607c <displayValue>
		BSP_LCD_GLASS_DisplayChar(&ucharacter[3], POINT_OFF, DOUBLEPOINT_OFF, 3);
 80061b0:	f107 030c 	add.w	r3, r7, #12
 80061b4:	1cd8      	adds	r0, r3, #3
 80061b6:	2303      	movs	r3, #3
 80061b8:	2200      	movs	r2, #0
 80061ba:	2100      	movs	r1, #0
 80061bc:	f7fe ffa2 	bl	8005104 <BSP_LCD_GLASS_DisplayChar>
		BSP_LCD_GLASS_DisplayChar(&ucharacter[1], POINT_OFF, DOUBLEPOINT_OFF, 4);
 80061c0:	f107 030c 	add.w	r3, r7, #12
 80061c4:	1c58      	adds	r0, r3, #1
 80061c6:	2304      	movs	r3, #4
 80061c8:	2200      	movs	r2, #0
 80061ca:	2100      	movs	r1, #0
 80061cc:	f7fe ff9a 	bl	8005104 <BSP_LCD_GLASS_DisplayChar>
		BSP_LCD_GLASS_DisplayChar(&ucharacter[2], POINT_OFF, DOUBLEPOINT_OFF, 5);
 80061d0:	f107 030c 	add.w	r3, r7, #12
 80061d4:	1c98      	adds	r0, r3, #2
 80061d6:	2305      	movs	r3, #5
 80061d8:	2200      	movs	r2, #0
 80061da:	2100      	movs	r1, #0
 80061dc:	f7fe ff92 	bl	8005104 <BSP_LCD_GLASS_DisplayChar>
}
 80061e0:	e01c      	b.n	800621c <displayUnit+0x14c>
	else if (unit==0){
 80061e2:	683b      	ldr	r3, [r7, #0]
 80061e4:	2b00      	cmp	r3, #0
 80061e6:	d119      	bne.n	800621c <displayUnit+0x14c>
		displayValue(value);
 80061e8:	6878      	ldr	r0, [r7, #4]
 80061ea:	f7ff ff47 	bl	800607c <displayValue>
		BSP_LCD_GLASS_DisplayChar(&ucharacter[0], POINT_OFF, DOUBLEPOINT_OFF, 3);
 80061ee:	f107 000c 	add.w	r0, r7, #12
 80061f2:	2303      	movs	r3, #3
 80061f4:	2200      	movs	r2, #0
 80061f6:	2100      	movs	r1, #0
 80061f8:	f7fe ff84 	bl	8005104 <BSP_LCD_GLASS_DisplayChar>
		BSP_LCD_GLASS_DisplayChar(&ucharacter[5], POINT_OFF, DOUBLEPOINT_OFF, 4);
 80061fc:	f107 030c 	add.w	r3, r7, #12
 8006200:	1d58      	adds	r0, r3, #5
 8006202:	2304      	movs	r3, #4
 8006204:	2200      	movs	r2, #0
 8006206:	2100      	movs	r1, #0
 8006208:	f7fe ff7c 	bl	8005104 <BSP_LCD_GLASS_DisplayChar>
		BSP_LCD_GLASS_DisplayChar(&ucharacter[4], POINT_OFF, DOUBLEPOINT_OFF, 5);
 800620c:	f107 030c 	add.w	r3, r7, #12
 8006210:	1d18      	adds	r0, r3, #4
 8006212:	2305      	movs	r3, #5
 8006214:	2200      	movs	r2, #0
 8006216:	2100      	movs	r1, #0
 8006218:	f7fe ff74 	bl	8005104 <BSP_LCD_GLASS_DisplayChar>
}
 800621c:	bf00      	nop
 800621e:	372c      	adds	r7, #44	; 0x2c
 8006220:	46bd      	mov	sp, r7
 8006222:	bd90      	pop	{r4, r7, pc}
 8006224:	f3af 8000 	nop.w
 8006228:	0800bd14 	.word	0x0800bd14
 800622c:	cccccccd 	.word	0xcccccccd
 8006230:	400ccccc 	.word	0x400ccccc
 8006234:	e353f7cf 	.word	0xe353f7cf
 8006238:	3fdc9ba5 	.word	0x3fdc9ba5
 800623c:	00000000 	.word	0x00000000

08006240 <processingMain>:
}
**/

//signal processing

int processingMain(){
 8006240:	b590      	push	{r4, r7, lr}
 8006242:	f5ad 4d80 	sub.w	sp, sp, #16384	; 0x4000
 8006246:	b091      	sub	sp, #68	; 0x44
 8006248:	af00      	add	r7, sp, #0

	HAL_Init();
 800624a:	f7fa fee1 	bl	8001010 <HAL_Init>
	//__HAL_RCC_GPIOA_CLK_ENABLE();
	__HAL_RCC_GPIOB_CLK_ENABLE();
 800624e:	4a88      	ldr	r2, [pc, #544]	; (8006470 <processingMain+0x230>)
 8006250:	4b87      	ldr	r3, [pc, #540]	; (8006470 <processingMain+0x230>)
 8006252:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006254:	f043 0302 	orr.w	r3, r3, #2
 8006258:	64d3      	str	r3, [r2, #76]	; 0x4c
 800625a:	4b85      	ldr	r3, [pc, #532]	; (8006470 <processingMain+0x230>)
 800625c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800625e:	f003 0202 	and.w	r2, r3, #2
 8006262:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8006266:	3b3c      	subs	r3, #60	; 0x3c
 8006268:	601a      	str	r2, [r3, #0]
 800626a:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800626e:	3b3c      	subs	r3, #60	; 0x3c
 8006270:	681b      	ldr	r3, [r3, #0]
	__HAL_RCC_GPIOE_CLK_ENABLE();
 8006272:	4a7f      	ldr	r2, [pc, #508]	; (8006470 <processingMain+0x230>)
 8006274:	4b7e      	ldr	r3, [pc, #504]	; (8006470 <processingMain+0x230>)
 8006276:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006278:	f043 0310 	orr.w	r3, r3, #16
 800627c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800627e:	4b7c      	ldr	r3, [pc, #496]	; (8006470 <processingMain+0x230>)
 8006280:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006282:	f003 0210 	and.w	r2, r3, #16
 8006286:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800628a:	3b40      	subs	r3, #64	; 0x40
 800628c:	601a      	str	r2, [r3, #0]
 800628e:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8006292:	3b40      	subs	r3, #64	; 0x40
 8006294:	681b      	ldr	r3, [r3, #0]
	BSP_LED_Init(LED_GREEN);
 8006296:	2001      	movs	r0, #1
 8006298:	f7fe fe78 	bl	8004f8c <BSP_LED_Init>
	BSP_LCD_GLASS_Init();
 800629c:	f7fe fef8 	bl	8005090 <BSP_LCD_GLASS_Init>
	BSP_LCD_GLASS_Clear();
 80062a0:	f7fe ff7a 	bl	8005198 <BSP_LCD_GLASS_Clear>
	uint32_t maxindex;
	float32_t frequency;
	float32_t speed_ms;
	float32_t speed_mph;
	int speed;
	int i = 0;
 80062a4:	2300      	movs	r3, #0
 80062a6:	f507 4280 	add.w	r2, r7, #16384	; 0x4000
 80062aa:	f102 023c 	add.w	r2, r2, #60	; 0x3c
 80062ae:	6013      	str	r3, [r2, #0]
	int frq = 1000;
 80062b0:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80062b4:	f507 4280 	add.w	r2, r7, #16384	; 0x4000
 80062b8:	f102 0238 	add.w	r2, r2, #56	; 0x38
 80062bc:	6013      	str	r3, [r2, #0]
	arm_rfft_fast_instance_f32 data;
	data.pTwiddleRFFT = twiddleCoef_rfft_1024;
 80062be:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80062c2:	3b38      	subs	r3, #56	; 0x38
 80062c4:	4a6b      	ldr	r2, [pc, #428]	; (8006474 <processingMain+0x234>)
 80062c6:	615a      	str	r2, [r3, #20]
	arm_rfft_fast_init_f32(&data,1024);
 80062c8:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80062cc:	3b38      	subs	r3, #56	; 0x38
 80062ce:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80062d2:	4618      	mov	r0, r3
 80062d4:	f000 fbd0 	bl	8006a78 <arm_rfft_fast_init_f32>
	//fft_generate_test_data(input, 1024, 978);
	fft_generate_test_data(input, 1024, frq);
 80062d8:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 80062dc:	f103 0338 	add.w	r3, r3, #56	; 0x38
 80062e0:	681b      	ldr	r3, [r3, #0]
 80062e2:	ee07 3a90 	vmov	s15, r3
 80062e6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80062ea:	f507 5341 	add.w	r3, r7, #12352	; 0x3040
 80062ee:	3b18      	subs	r3, #24
 80062f0:	eeb0 0a67 	vmov.f32	s0, s15
 80062f4:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80062f8:	4618      	mov	r0, r3
 80062fa:	f000 f8e9 	bl	80064d0 <fft_generate_test_data>
	arm_rfft_fast_f32(&data, input, output, 0);
 80062fe:	f507 5282 	add.w	r2, r7, #4160	; 0x1040
 8006302:	3a18      	subs	r2, #24
 8006304:	f507 5141 	add.w	r1, r7, #12352	; 0x3040
 8006308:	3918      	subs	r1, #24
 800630a:	f107 0040 	add.w	r0, r7, #64	; 0x40
 800630e:	3838      	subs	r0, #56	; 0x38
 8006310:	2300      	movs	r3, #0
 8006312:	f000 fc35 	bl	8006b80 <arm_rfft_fast_f32>
	arm_cmplx_mag_f32(output, realOutput, 1024);
 8006316:	f107 0140 	add.w	r1, r7, #64	; 0x40
 800631a:	3918      	subs	r1, #24
 800631c:	f507 5382 	add.w	r3, r7, #4160	; 0x1040
 8006320:	3b18      	subs	r3, #24
 8006322:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8006326:	4618      	mov	r0, r3
 8006328:	f001 f898 	bl	800745c <arm_cmplx_mag_f32>
	//special code
	for (i = 0; i < 2; i++ ){
 800632c:	2300      	movs	r3, #0
 800632e:	f507 4280 	add.w	r2, r7, #16384	; 0x4000
 8006332:	f102 023c 	add.w	r2, r2, #60	; 0x3c
 8006336:	6013      	str	r3, [r2, #0]
 8006338:	e017      	b.n	800636a <processingMain+0x12a>
		realOutput[i] = 0;
 800633a:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800633e:	3b18      	subs	r3, #24
 8006340:	f507 4280 	add.w	r2, r7, #16384	; 0x4000
 8006344:	f102 023c 	add.w	r2, r2, #60	; 0x3c
 8006348:	6812      	ldr	r2, [r2, #0]
 800634a:	0092      	lsls	r2, r2, #2
 800634c:	4413      	add	r3, r2
 800634e:	f04f 0200 	mov.w	r2, #0
 8006352:	601a      	str	r2, [r3, #0]
	for (i = 0; i < 2; i++ ){
 8006354:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 8006358:	f103 033c 	add.w	r3, r3, #60	; 0x3c
 800635c:	681b      	ldr	r3, [r3, #0]
 800635e:	3301      	adds	r3, #1
 8006360:	f507 4280 	add.w	r2, r7, #16384	; 0x4000
 8006364:	f102 023c 	add.w	r2, r2, #60	; 0x3c
 8006368:	6013      	str	r3, [r2, #0]
 800636a:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 800636e:	f103 033c 	add.w	r3, r3, #60	; 0x3c
 8006372:	681b      	ldr	r3, [r3, #0]
 8006374:	2b01      	cmp	r3, #1
 8006376:	dde0      	ble.n	800633a <processingMain+0xfa>
	}
	realOutput[512] = 0;
 8006378:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800637c:	3b18      	subs	r3, #24
 800637e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006382:	f04f 0200 	mov.w	r2, #0
 8006386:	601a      	str	r2, [r3, #0]
	arm_max_f32(realOutput, 1024, &maxvalue, &maxindex);
 8006388:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800638c:	3b20      	subs	r3, #32
 800638e:	f107 0240 	add.w	r2, r7, #64	; 0x40
 8006392:	3a1c      	subs	r2, #28
 8006394:	f107 0040 	add.w	r0, r7, #64	; 0x40
 8006398:	3818      	subs	r0, #24
 800639a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800639e:	f000 fb03 	bl	80069a8 <arm_max_f32>
	frequency = (float32_t)maxindex * 4000 / 1024;
 80063a2:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80063a6:	3b20      	subs	r3, #32
 80063a8:	681b      	ldr	r3, [r3, #0]
 80063aa:	ee07 3a90 	vmov	s15, r3
 80063ae:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80063b2:	ed9f 7a31 	vldr	s14, [pc, #196]	; 8006478 <processingMain+0x238>
 80063b6:	ee27 7a87 	vmul.f32	s14, s15, s14
 80063ba:	eddf 6a30 	vldr	s13, [pc, #192]	; 800647c <processingMain+0x23c>
 80063be:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80063c2:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 80063c6:	f103 0334 	add.w	r3, r3, #52	; 0x34
 80063ca:	edc3 7a00 	vstr	s15, [r3]
	//frequency = (float32_t)maxindex * 2000 / 1024;
	speed_ms = frequency * 300000000 / (2 * 10587000000);
 80063ce:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 80063d2:	f103 0334 	add.w	r3, r3, #52	; 0x34
 80063d6:	edd3 7a00 	vldr	s15, [r3]
 80063da:	ed9f 7a29 	vldr	s14, [pc, #164]	; 8006480 <processingMain+0x240>
 80063de:	ee27 7a87 	vmul.f32	s14, s15, s14
 80063e2:	eddf 6a28 	vldr	s13, [pc, #160]	; 8006484 <processingMain+0x244>
 80063e6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80063ea:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 80063ee:	f103 0330 	add.w	r3, r3, #48	; 0x30
 80063f2:	edc3 7a00 	vstr	s15, [r3]
	//speed = (int) speed_ms;
	speed_mph = speed_ms / 0.45;
 80063f6:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 80063fa:	f103 0330 	add.w	r3, r3, #48	; 0x30
 80063fe:	6818      	ldr	r0, [r3, #0]
 8006400:	f7fa f902 	bl	8000608 <__aeabi_f2d>
 8006404:	a318      	add	r3, pc, #96	; (adr r3, 8006468 <processingMain+0x228>)
 8006406:	e9d3 2300 	ldrd	r2, r3, [r3]
 800640a:	f7fa fa7b 	bl	8000904 <__aeabi_ddiv>
 800640e:	4603      	mov	r3, r0
 8006410:	460c      	mov	r4, r1
 8006412:	4618      	mov	r0, r3
 8006414:	4621      	mov	r1, r4
 8006416:	f7fa fc23 	bl	8000c60 <__aeabi_d2f>
 800641a:	4603      	mov	r3, r0
 800641c:	f507 4280 	add.w	r2, r7, #16384	; 0x4000
 8006420:	f102 022c 	add.w	r2, r2, #44	; 0x2c
 8006424:	6013      	str	r3, [r2, #0]
	speed = (int) speed_mph;
 8006426:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 800642a:	f103 032c 	add.w	r3, r3, #44	; 0x2c
 800642e:	edd3 7a00 	vldr	s15, [r3]
 8006432:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8006436:	ee17 3a90 	vmov	r3, s15
 800643a:	f507 4280 	add.w	r2, r7, #16384	; 0x4000
 800643e:	f102 0228 	add.w	r2, r2, #40	; 0x28
 8006442:	6013      	str	r3, [r2, #0]
	while(1){
	//unit = changeUnit();
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, GPIO_PIN_SET);
 8006444:	2201      	movs	r2, #1
 8006446:	2104      	movs	r1, #4
 8006448:	480f      	ldr	r0, [pc, #60]	; (8006488 <processingMain+0x248>)
 800644a:	f7fc f89f 	bl	800258c <HAL_GPIO_WritePin>
	displayUnit(speed, unit);
 800644e:	4b0f      	ldr	r3, [pc, #60]	; (800648c <processingMain+0x24c>)
 8006450:	681b      	ldr	r3, [r3, #0]
 8006452:	4619      	mov	r1, r3
 8006454:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 8006458:	f103 0328 	add.w	r3, r3, #40	; 0x28
 800645c:	6818      	ldr	r0, [r3, #0]
 800645e:	f7ff fe37 	bl	80060d0 <displayUnit>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, GPIO_PIN_SET);
 8006462:	e7ef      	b.n	8006444 <processingMain+0x204>
 8006464:	f3af 8000 	nop.w
 8006468:	cccccccd 	.word	0xcccccccd
 800646c:	3fdccccc 	.word	0x3fdccccc
 8006470:	40021000 	.word	0x40021000
 8006474:	0801d6ac 	.word	0x0801d6ac
 8006478:	457a0000 	.word	0x457a0000
 800647c:	44800000 	.word	0x44800000
 8006480:	4d8f0d18 	.word	0x4d8f0d18
 8006484:	509dc233 	.word	0x509dc233
 8006488:	48000400 	.word	0x48000400
 800648c:	200018e4 	.word	0x200018e4

08006490 <main>:
	}
}

//comparator

int main(){
 8006490:	b580      	push	{r7, lr}
 8006492:	af00      	add	r7, sp, #0

	SystemClock_Config();
 8006494:	f7ff fc3a 	bl	8005d0c <SystemClock_Config>
	HAL_Init();
 8006498:	f7fa fdba 	bl	8001010 <HAL_Init>
	BSP_LCD_GLASS_Init();
 800649c:	f7fe fdf8 	bl	8005090 <BSP_LCD_GLASS_Init>
	COMP1_Init();
 80064a0:	f7ff fc9c 	bl	8005ddc <COMP1_Init>
	COMP_GPIO_Init();
 80064a4:	f7ff fce0 	bl	8005e68 <COMP_GPIO_Init>
	timer3Config();
 80064a8:	f7ff fcf6 	bl	8005e98 <timer3Config>
	HAL_COMP_Start(&hcomp1);
 80064ac:	4805      	ldr	r0, [pc, #20]	; (80064c4 <main+0x34>)
 80064ae:	f7fb fd3f 	bl	8001f30 <HAL_COMP_Start>

	//Uart init

	MX_USART2_UART_Init();
 80064b2:	f000 fa25 	bl	8006900 <MX_USART2_UART_Init>
	HAL_UART_MspInit(&huart2);
 80064b6:	4804      	ldr	r0, [pc, #16]	; (80064c8 <main+0x38>)
 80064b8:	f000 f9ca 	bl	8006850 <HAL_UART_MspInit>

	processingMain();
 80064bc:	f7ff fec0 	bl	8006240 <processingMain>
	//ADC();
	//display();
	//displayOld();
	while(1){
 80064c0:	e7fe      	b.n	80064c0 <main+0x30>
 80064c2:	bf00      	nop
 80064c4:	20002928 	.word	0x20002928
 80064c8:	2000186c 	.word	0x2000186c
 80064cc:	00000000 	.word	0x00000000

080064d0 <fft_generate_test_data>:

#include "processing.h"


void fft_generate_test_data(float32_t*testInput, int buflen, float32_t frequency)
	 {
 80064d0:	b590      	push	{r4, r7, lr}
 80064d2:	b087      	sub	sp, #28
 80064d4:	af00      	add	r7, sp, #0
 80064d6:	60f8      	str	r0, [r7, #12]
 80064d8:	60b9      	str	r1, [r7, #8]
 80064da:	ed87 0a01 	vstr	s0, [r7, #4]
	 	uint16_t i;
	 	for(i = 0; i < buflen; i++)
 80064de:	2300      	movs	r3, #0
 80064e0:	82fb      	strh	r3, [r7, #22]
 80064e2:	e042      	b.n	800656a <fft_generate_test_data+0x9a>
	 	{
	 		// Signal, plus DC offset
	 		testInput[i] = 1 + sin(i*frequency*2.0*M_PI/4000);
 80064e4:	8afb      	ldrh	r3, [r7, #22]
 80064e6:	009b      	lsls	r3, r3, #2
 80064e8:	68fa      	ldr	r2, [r7, #12]
 80064ea:	18d4      	adds	r4, r2, r3
 80064ec:	8afb      	ldrh	r3, [r7, #22]
 80064ee:	ee07 3a90 	vmov	s15, r3
 80064f2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80064f6:	edd7 7a01 	vldr	s15, [r7, #4]
 80064fa:	ee67 7a27 	vmul.f32	s15, s14, s15
 80064fe:	ee17 0a90 	vmov	r0, s15
 8006502:	f7fa f881 	bl	8000608 <__aeabi_f2d>
 8006506:	4602      	mov	r2, r0
 8006508:	460b      	mov	r3, r1
 800650a:	f7f9 ff1f 	bl	800034c <__adddf3>
 800650e:	4602      	mov	r2, r0
 8006510:	460b      	mov	r3, r1
 8006512:	4610      	mov	r0, r2
 8006514:	4619      	mov	r1, r3
 8006516:	a31c      	add	r3, pc, #112	; (adr r3, 8006588 <fft_generate_test_data+0xb8>)
 8006518:	e9d3 2300 	ldrd	r2, r3, [r3]
 800651c:	f7fa f8c8 	bl	80006b0 <__aeabi_dmul>
 8006520:	4602      	mov	r2, r0
 8006522:	460b      	mov	r3, r1
 8006524:	4610      	mov	r0, r2
 8006526:	4619      	mov	r1, r3
 8006528:	f04f 0200 	mov.w	r2, #0
 800652c:	4b14      	ldr	r3, [pc, #80]	; (8006580 <fft_generate_test_data+0xb0>)
 800652e:	f7fa f9e9 	bl	8000904 <__aeabi_ddiv>
 8006532:	4602      	mov	r2, r0
 8006534:	460b      	mov	r3, r1
 8006536:	ec43 2b17 	vmov	d7, r2, r3
 800653a:	eeb0 0a47 	vmov.f32	s0, s14
 800653e:	eef0 0a67 	vmov.f32	s1, s15
 8006542:	f004 fac9 	bl	800aad8 <sin>
 8006546:	ec51 0b10 	vmov	r0, r1, d0
 800654a:	f04f 0200 	mov.w	r2, #0
 800654e:	4b0d      	ldr	r3, [pc, #52]	; (8006584 <fft_generate_test_data+0xb4>)
 8006550:	f7f9 fefc 	bl	800034c <__adddf3>
 8006554:	4602      	mov	r2, r0
 8006556:	460b      	mov	r3, r1
 8006558:	4610      	mov	r0, r2
 800655a:	4619      	mov	r1, r3
 800655c:	f7fa fb80 	bl	8000c60 <__aeabi_d2f>
 8006560:	4603      	mov	r3, r0
 8006562:	6023      	str	r3, [r4, #0]
	 	for(i = 0; i < buflen; i++)
 8006564:	8afb      	ldrh	r3, [r7, #22]
 8006566:	3301      	adds	r3, #1
 8006568:	82fb      	strh	r3, [r7, #22]
 800656a:	8afa      	ldrh	r2, [r7, #22]
 800656c:	68bb      	ldr	r3, [r7, #8]
 800656e:	429a      	cmp	r2, r3
 8006570:	dbb8      	blt.n	80064e4 <fft_generate_test_data+0x14>
	 		// Small amount of noise
	 		//buf[i] += ((float32_t)rand()/(float32_t)RAND_MAX);
	 	}
	 }
 8006572:	bf00      	nop
 8006574:	371c      	adds	r7, #28
 8006576:	46bd      	mov	sp, r7
 8006578:	bd90      	pop	{r4, r7, pc}
 800657a:	bf00      	nop
 800657c:	f3af 8000 	nop.w
 8006580:	40af4000 	.word	0x40af4000
 8006584:	3ff00000 	.word	0x3ff00000
 8006588:	54442d18 	.word	0x54442d18
 800658c:	400921fb 	.word	0x400921fb

08006590 <ADC_speedCalculation>:



int ADC_speedCalculation(float32_t ADCvalue[]){
 8006590:	b580      	push	{r7, lr}
 8006592:	f5ad 5d40 	sub.w	sp, sp, #12288	; 0x3000
 8006596:	b08e      	sub	sp, #56	; 0x38
 8006598:	af00      	add	r7, sp, #0
 800659a:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800659e:	3b34      	subs	r3, #52	; 0x34
 80065a0:	6018      	str	r0, [r3, #0]
	//float32_t input[1024];
	float32_t output[2048]={0};
 80065a2:	f507 5381 	add.w	r3, r7, #4128	; 0x1020
 80065a6:	f103 0318 	add.w	r3, r3, #24
 80065aa:	3b10      	subs	r3, #16
 80065ac:	4618      	mov	r0, r3
 80065ae:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80065b2:	461a      	mov	r2, r3
 80065b4:	2100      	movs	r1, #0
 80065b6:	f001 fd80 	bl	80080ba <memset>
	float32_t realOutput[1024]={0};
 80065ba:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80065be:	3b10      	subs	r3, #16
 80065c0:	4618      	mov	r0, r3
 80065c2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80065c6:	461a      	mov	r2, r3
 80065c8:	2100      	movs	r1, #0
 80065ca:	f001 fd76 	bl	80080ba <memset>

	float32_t maxvalue = 0;
 80065ce:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80065d2:	3b14      	subs	r3, #20
 80065d4:	f04f 0200 	mov.w	r2, #0
 80065d8:	601a      	str	r2, [r3, #0]
	uint32_t maxindex = 0;
 80065da:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80065de:	3b18      	subs	r3, #24
 80065e0:	2200      	movs	r2, #0
 80065e2:	601a      	str	r2, [r3, #0]

	float32_t frequency = 0;
 80065e4:	f04f 0300 	mov.w	r3, #0
 80065e8:	f507 5240 	add.w	r2, r7, #12288	; 0x3000
 80065ec:	f102 0230 	add.w	r2, r2, #48	; 0x30
 80065f0:	6013      	str	r3, [r2, #0]
	float32_t speed_ms = 0;
 80065f2:	f04f 0300 	mov.w	r3, #0
 80065f6:	f507 5240 	add.w	r2, r7, #12288	; 0x3000
 80065fa:	f102 022c 	add.w	r2, r2, #44	; 0x2c
 80065fe:	6013      	str	r3, [r2, #0]

	int speed = 0;
 8006600:	2300      	movs	r3, #0
 8006602:	f507 5240 	add.w	r2, r7, #12288	; 0x3000
 8006606:	f102 0228 	add.w	r2, r2, #40	; 0x28
 800660a:	6013      	str	r3, [r2, #0]
	int i = 0;
 800660c:	2300      	movs	r3, #0
 800660e:	f507 5240 	add.w	r2, r7, #12288	; 0x3000
 8006612:	f102 0234 	add.w	r2, r2, #52	; 0x34
 8006616:	6013      	str	r3, [r2, #0]
	//int frq = 917;
	//int frq = 500;
	//int frq = 1800;

	arm_rfft_fast_instance_f32 data;
	data.pTwiddleRFFT = twiddleCoef_rfft_1024;
 8006618:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800661c:	3b30      	subs	r3, #48	; 0x30
 800661e:	4a52      	ldr	r2, [pc, #328]	; (8006768 <ADC_speedCalculation+0x1d8>)
 8006620:	615a      	str	r2, [r3, #20]
	arm_rfft_fast_init_f32(&data,1024);
 8006622:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8006626:	3b30      	subs	r3, #48	; 0x30
 8006628:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800662c:	4618      	mov	r0, r3
 800662e:	f000 fa23 	bl	8006a78 <arm_rfft_fast_init_f32>

	//fft_generate_test_data(input, 1024, 978);
	//fft_generate_test_data(input, 1024, frq);


	arm_rfft_fast_f32(&data, ADCvalue, output, 0);
 8006632:	f507 5281 	add.w	r2, r7, #4128	; 0x1020
 8006636:	f102 0218 	add.w	r2, r2, #24
 800663a:	3a10      	subs	r2, #16
 800663c:	f107 0138 	add.w	r1, r7, #56	; 0x38
 8006640:	3934      	subs	r1, #52	; 0x34
 8006642:	f107 0038 	add.w	r0, r7, #56	; 0x38
 8006646:	3830      	subs	r0, #48	; 0x30
 8006648:	2300      	movs	r3, #0
 800664a:	6809      	ldr	r1, [r1, #0]
 800664c:	f000 fa98 	bl	8006b80 <arm_rfft_fast_f32>
	arm_cmplx_mag_f32(output, realOutput, 1024);
 8006650:	f107 0138 	add.w	r1, r7, #56	; 0x38
 8006654:	3910      	subs	r1, #16
 8006656:	f507 5381 	add.w	r3, r7, #4128	; 0x1020
 800665a:	f103 0318 	add.w	r3, r3, #24
 800665e:	3b10      	subs	r3, #16
 8006660:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8006664:	4618      	mov	r0, r3
 8006666:	f000 fef9 	bl	800745c <arm_cmplx_mag_f32>

	//special case init
	for (i = 0; i < 2; i++ ){
 800666a:	2300      	movs	r3, #0
 800666c:	f507 5240 	add.w	r2, r7, #12288	; 0x3000
 8006670:	f102 0234 	add.w	r2, r2, #52	; 0x34
 8006674:	6013      	str	r3, [r2, #0]
 8006676:	e017      	b.n	80066a8 <ADC_speedCalculation+0x118>
		realOutput[i] = 0;
 8006678:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800667c:	3b10      	subs	r3, #16
 800667e:	f507 5240 	add.w	r2, r7, #12288	; 0x3000
 8006682:	f102 0234 	add.w	r2, r2, #52	; 0x34
 8006686:	6812      	ldr	r2, [r2, #0]
 8006688:	0092      	lsls	r2, r2, #2
 800668a:	4413      	add	r3, r2
 800668c:	f04f 0200 	mov.w	r2, #0
 8006690:	601a      	str	r2, [r3, #0]
	for (i = 0; i < 2; i++ ){
 8006692:	f507 5340 	add.w	r3, r7, #12288	; 0x3000
 8006696:	f103 0334 	add.w	r3, r3, #52	; 0x34
 800669a:	681b      	ldr	r3, [r3, #0]
 800669c:	3301      	adds	r3, #1
 800669e:	f507 5240 	add.w	r2, r7, #12288	; 0x3000
 80066a2:	f102 0234 	add.w	r2, r2, #52	; 0x34
 80066a6:	6013      	str	r3, [r2, #0]
 80066a8:	f507 5340 	add.w	r3, r7, #12288	; 0x3000
 80066ac:	f103 0334 	add.w	r3, r3, #52	; 0x34
 80066b0:	681b      	ldr	r3, [r3, #0]
 80066b2:	2b01      	cmp	r3, #1
 80066b4:	dde0      	ble.n	8006678 <ADC_speedCalculation+0xe8>
	}
	realOutput[512] = 0;
 80066b6:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80066ba:	3b10      	subs	r3, #16
 80066bc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80066c0:	f04f 0200 	mov.w	r2, #0
 80066c4:	601a      	str	r2, [r3, #0]


	arm_max_f32(realOutput, 1024, &maxvalue, &maxindex);
 80066c6:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80066ca:	3b18      	subs	r3, #24
 80066cc:	f107 0238 	add.w	r2, r7, #56	; 0x38
 80066d0:	3a14      	subs	r2, #20
 80066d2:	f107 0038 	add.w	r0, r7, #56	; 0x38
 80066d6:	3810      	subs	r0, #16
 80066d8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80066dc:	f000 f964 	bl	80069a8 <arm_max_f32>

	//frequency = (float32_t)maxindex * 4000 / 1024; //for the sampling frequency of 4000 Hz

	frequency = (float32_t)maxindex * 40000 / 1024; //80 MHz/(200*10) = 40000
 80066e0:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80066e4:	3b18      	subs	r3, #24
 80066e6:	681b      	ldr	r3, [r3, #0]
 80066e8:	ee07 3a90 	vmov	s15, r3
 80066ec:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80066f0:	ed9f 7a1e 	vldr	s14, [pc, #120]	; 800676c <ADC_speedCalculation+0x1dc>
 80066f4:	ee27 7a87 	vmul.f32	s14, s15, s14
 80066f8:	eddf 6a1d 	vldr	s13, [pc, #116]	; 8006770 <ADC_speedCalculation+0x1e0>
 80066fc:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8006700:	f507 5340 	add.w	r3, r7, #12288	; 0x3000
 8006704:	f103 0330 	add.w	r3, r3, #48	; 0x30
 8006708:	edc3 7a00 	vstr	s15, [r3]

	speed_ms = frequency * 300000000 / (2 * 10587000000);
 800670c:	f507 5340 	add.w	r3, r7, #12288	; 0x3000
 8006710:	f103 0330 	add.w	r3, r3, #48	; 0x30
 8006714:	edd3 7a00 	vldr	s15, [r3]
 8006718:	ed9f 7a16 	vldr	s14, [pc, #88]	; 8006774 <ADC_speedCalculation+0x1e4>
 800671c:	ee27 7a87 	vmul.f32	s14, s15, s14
 8006720:	eddf 6a15 	vldr	s13, [pc, #84]	; 8006778 <ADC_speedCalculation+0x1e8>
 8006724:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8006728:	f507 5340 	add.w	r3, r7, #12288	; 0x3000
 800672c:	f103 032c 	add.w	r3, r3, #44	; 0x2c
 8006730:	edc3 7a00 	vstr	s15, [r3]

	speed = (int) speed_ms;
 8006734:	f507 5340 	add.w	r3, r7, #12288	; 0x3000
 8006738:	f103 032c 	add.w	r3, r3, #44	; 0x2c
 800673c:	edd3 7a00 	vldr	s15, [r3]
 8006740:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8006744:	ee17 3a90 	vmov	r3, s15
 8006748:	f507 5240 	add.w	r2, r7, #12288	; 0x3000
 800674c:	f102 0228 	add.w	r2, r2, #40	; 0x28
 8006750:	6013      	str	r3, [r2, #0]

	return speed;
 8006752:	f507 5340 	add.w	r3, r7, #12288	; 0x3000
 8006756:	f103 0328 	add.w	r3, r3, #40	; 0x28
 800675a:	681b      	ldr	r3, [r3, #0]
}
 800675c:	4618      	mov	r0, r3
 800675e:	f507 5740 	add.w	r7, r7, #12288	; 0x3000
 8006762:	3738      	adds	r7, #56	; 0x38
 8006764:	46bd      	mov	sp, r7
 8006766:	bd80      	pop	{r7, pc}
 8006768:	0801d6ac 	.word	0x0801d6ac
 800676c:	471c4000 	.word	0x471c4000
 8006770:	44800000 	.word	0x44800000
 8006774:	4d8f0d18 	.word	0x4d8f0d18
 8006778:	509dc233 	.word	0x509dc233

0800677c <SysTick_Handler>:
  * @brief  This function handles SysTick Handler, but only if no RTOS defines it.
  * @param  None
  * @retval None
  */
void SysTick_Handler(void)
{
 800677c:	b580      	push	{r7, lr}
 800677e:	af00      	add	r7, sp, #0
	HAL_IncTick();
 8006780:	f7fa fc54 	bl	800102c <HAL_IncTick>
	HAL_SYSTICK_IRQHandler();
 8006784:	f7fb fd30 	bl	80021e8 <HAL_SYSTICK_IRQHandler>
#ifdef USE_RTOS_SYSTICK
	osSystickHandler();
#endif
}
 8006788:	bf00      	nop
 800678a:	bd80      	pop	{r7, pc}

0800678c <_sbrk>:
	}
	return len;
}

caddr_t _sbrk(int incr)
{
 800678c:	b580      	push	{r7, lr}
 800678e:	b084      	sub	sp, #16
 8006790:	af00      	add	r7, sp, #0
 8006792:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8006794:	4b11      	ldr	r3, [pc, #68]	; (80067dc <_sbrk+0x50>)
 8006796:	681b      	ldr	r3, [r3, #0]
 8006798:	2b00      	cmp	r3, #0
 800679a:	d102      	bne.n	80067a2 <_sbrk+0x16>
		heap_end = &end;
 800679c:	4b0f      	ldr	r3, [pc, #60]	; (80067dc <_sbrk+0x50>)
 800679e:	4a10      	ldr	r2, [pc, #64]	; (80067e0 <_sbrk+0x54>)
 80067a0:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 80067a2:	4b0e      	ldr	r3, [pc, #56]	; (80067dc <_sbrk+0x50>)
 80067a4:	681b      	ldr	r3, [r3, #0]
 80067a6:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 80067a8:	4b0c      	ldr	r3, [pc, #48]	; (80067dc <_sbrk+0x50>)
 80067aa:	681a      	ldr	r2, [r3, #0]
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	4413      	add	r3, r2
 80067b0:	466a      	mov	r2, sp
 80067b2:	4293      	cmp	r3, r2
 80067b4:	d907      	bls.n	80067c6 <_sbrk+0x3a>
	{
//		write(1, "Heap and stack collision\n", 25);
//		abort();
		errno = ENOMEM;
 80067b6:	f001 fa1b 	bl	8007bf0 <__errno>
 80067ba:	4602      	mov	r2, r0
 80067bc:	230c      	movs	r3, #12
 80067be:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 80067c0:	f04f 33ff 	mov.w	r3, #4294967295
 80067c4:	e006      	b.n	80067d4 <_sbrk+0x48>
	}

	heap_end += incr;
 80067c6:	4b05      	ldr	r3, [pc, #20]	; (80067dc <_sbrk+0x50>)
 80067c8:	681a      	ldr	r2, [r3, #0]
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	4413      	add	r3, r2
 80067ce:	4a03      	ldr	r2, [pc, #12]	; (80067dc <_sbrk+0x50>)
 80067d0:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 80067d2:	68fb      	ldr	r3, [r7, #12]
}
 80067d4:	4618      	mov	r0, r3
 80067d6:	3710      	adds	r7, #16
 80067d8:	46bd      	mov	sp, r7
 80067da:	bd80      	pop	{r7, pc}
 80067dc:	200006d4 	.word	0x200006d4
 80067e0:	20002960 	.word	0x20002960

080067e4 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 80067e4:	b480      	push	{r7}
 80067e6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80067e8:	4a17      	ldr	r2, [pc, #92]	; (8006848 <SystemInit+0x64>)
 80067ea:	4b17      	ldr	r3, [pc, #92]	; (8006848 <SystemInit+0x64>)
 80067ec:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80067f0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80067f4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 80067f8:	4a14      	ldr	r2, [pc, #80]	; (800684c <SystemInit+0x68>)
 80067fa:	4b14      	ldr	r3, [pc, #80]	; (800684c <SystemInit+0x68>)
 80067fc:	681b      	ldr	r3, [r3, #0]
 80067fe:	f043 0301 	orr.w	r3, r3, #1
 8006802:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8006804:	4b11      	ldr	r3, [pc, #68]	; (800684c <SystemInit+0x68>)
 8006806:	2200      	movs	r2, #0
 8006808:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= (uint32_t)0xEAF6FFFF;
 800680a:	4a10      	ldr	r2, [pc, #64]	; (800684c <SystemInit+0x68>)
 800680c:	4b0f      	ldr	r3, [pc, #60]	; (800684c <SystemInit+0x68>)
 800680e:	681b      	ldr	r3, [r3, #0]
 8006810:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 8006814:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 8006818:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000;
 800681a:	4b0c      	ldr	r3, [pc, #48]	; (800684c <SystemInit+0x68>)
 800681c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8006820:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8006822:	4a0a      	ldr	r2, [pc, #40]	; (800684c <SystemInit+0x68>)
 8006824:	4b09      	ldr	r3, [pc, #36]	; (800684c <SystemInit+0x68>)
 8006826:	681b      	ldr	r3, [r3, #0]
 8006828:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800682c:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 800682e:	4b07      	ldr	r3, [pc, #28]	; (800684c <SystemInit+0x68>)
 8006830:	2200      	movs	r2, #0
 8006832:	619a      	str	r2, [r3, #24]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8006834:	4b04      	ldr	r3, [pc, #16]	; (8006848 <SystemInit+0x64>)
 8006836:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800683a:	609a      	str	r2, [r3, #8]
#endif
}
 800683c:	bf00      	nop
 800683e:	46bd      	mov	sp, r7
 8006840:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006844:	4770      	bx	lr
 8006846:	bf00      	nop
 8006848:	e000ed00 	.word	0xe000ed00
 800684c:	40021000 	.word	0x40021000

08006850 <HAL_UART_MspInit>:
 */

#include "uart.h"

void HAL_UART_MspInit(UART_HandleTypeDef* huart) //Serial Port
{
 8006850:	b580      	push	{r7, lr}
 8006852:	b08a      	sub	sp, #40	; 0x28
 8006854:	af00      	add	r7, sp, #0
 8006856:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  if(huart->Instance==USART2)
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	681b      	ldr	r3, [r3, #0]
 800685c:	4a25      	ldr	r2, [pc, #148]	; (80068f4 <HAL_UART_MspInit+0xa4>)
 800685e:	4293      	cmp	r3, r2
 8006860:	d144      	bne.n	80068ec <HAL_UART_MspInit+0x9c>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8006862:	4a25      	ldr	r2, [pc, #148]	; (80068f8 <HAL_UART_MspInit+0xa8>)
 8006864:	4b24      	ldr	r3, [pc, #144]	; (80068f8 <HAL_UART_MspInit+0xa8>)
 8006866:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006868:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800686c:	6593      	str	r3, [r2, #88]	; 0x58
 800686e:	4b22      	ldr	r3, [pc, #136]	; (80068f8 <HAL_UART_MspInit+0xa8>)
 8006870:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006872:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006876:	613b      	str	r3, [r7, #16]
 8006878:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800687a:	4a1f      	ldr	r2, [pc, #124]	; (80068f8 <HAL_UART_MspInit+0xa8>)
 800687c:	4b1e      	ldr	r3, [pc, #120]	; (80068f8 <HAL_UART_MspInit+0xa8>)
 800687e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006880:	f043 0301 	orr.w	r3, r3, #1
 8006884:	64d3      	str	r3, [r2, #76]	; 0x4c
 8006886:	4b1c      	ldr	r3, [pc, #112]	; (80068f8 <HAL_UART_MspInit+0xa8>)
 8006888:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800688a:	f003 0301 	and.w	r3, r3, #1
 800688e:	60fb      	str	r3, [r7, #12]
 8006890:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8006892:	4a19      	ldr	r2, [pc, #100]	; (80068f8 <HAL_UART_MspInit+0xa8>)
 8006894:	4b18      	ldr	r3, [pc, #96]	; (80068f8 <HAL_UART_MspInit+0xa8>)
 8006896:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006898:	f043 0308 	orr.w	r3, r3, #8
 800689c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800689e:	4b16      	ldr	r3, [pc, #88]	; (80068f8 <HAL_UART_MspInit+0xa8>)
 80068a0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80068a2:	f003 0308 	and.w	r3, r3, #8
 80068a6:	60bb      	str	r3, [r7, #8]
 80068a8:	68bb      	ldr	r3, [r7, #8]

    /**USART2 GPIO Configuration
    PA3     ------> USART2_RX
    PD5     ------> USART2_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80068aa:	2308      	movs	r3, #8
 80068ac:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80068ae:	2302      	movs	r3, #2
 80068b0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80068b2:	2300      	movs	r3, #0
 80068b4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80068b6:	2303      	movs	r3, #3
 80068b8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80068ba:	2307      	movs	r3, #7
 80068bc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80068be:	f107 0314 	add.w	r3, r7, #20
 80068c2:	4619      	mov	r1, r3
 80068c4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80068c8:	f7fb fc9c 	bl	8002204 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_5;
 80068cc:	2320      	movs	r3, #32
 80068ce:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80068d0:	2302      	movs	r3, #2
 80068d2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80068d4:	2300      	movs	r3, #0
 80068d6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80068d8:	2303      	movs	r3, #3
 80068da:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80068dc:	2307      	movs	r3, #7
 80068de:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80068e0:	f107 0314 	add.w	r3, r7, #20
 80068e4:	4619      	mov	r1, r3
 80068e6:	4805      	ldr	r0, [pc, #20]	; (80068fc <HAL_UART_MspInit+0xac>)
 80068e8:	f7fb fc8c 	bl	8002204 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80068ec:	bf00      	nop
 80068ee:	3728      	adds	r7, #40	; 0x28
 80068f0:	46bd      	mov	sp, r7
 80068f2:	bd80      	pop	{r7, pc}
 80068f4:	40004400 	.word	0x40004400
 80068f8:	40021000 	.word	0x40021000
 80068fc:	48000c00 	.word	0x48000c00

08006900 <MX_USART2_UART_Init>:

/* USART2 init function */
void MX_USART2_UART_Init(void)
{
 8006900:	b580      	push	{r7, lr}
 8006902:	af00      	add	r7, sp, #0

  huart2.Instance = USART2;
 8006904:	4b11      	ldr	r3, [pc, #68]	; (800694c <MX_USART2_UART_Init+0x4c>)
 8006906:	4a12      	ldr	r2, [pc, #72]	; (8006950 <MX_USART2_UART_Init+0x50>)
 8006908:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800690a:	4b10      	ldr	r3, [pc, #64]	; (800694c <MX_USART2_UART_Init+0x4c>)
 800690c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8006910:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8006912:	4b0e      	ldr	r3, [pc, #56]	; (800694c <MX_USART2_UART_Init+0x4c>)
 8006914:	2200      	movs	r2, #0
 8006916:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8006918:	4b0c      	ldr	r3, [pc, #48]	; (800694c <MX_USART2_UART_Init+0x4c>)
 800691a:	2200      	movs	r2, #0
 800691c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800691e:	4b0b      	ldr	r3, [pc, #44]	; (800694c <MX_USART2_UART_Init+0x4c>)
 8006920:	2200      	movs	r2, #0
 8006922:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX;
 8006924:	4b09      	ldr	r3, [pc, #36]	; (800694c <MX_USART2_UART_Init+0x4c>)
 8006926:	2208      	movs	r2, #8
 8006928:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800692a:	4b08      	ldr	r3, [pc, #32]	; (800694c <MX_USART2_UART_Init+0x4c>)
 800692c:	2200      	movs	r2, #0
 800692e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8006930:	4b06      	ldr	r3, [pc, #24]	; (800694c <MX_USART2_UART_Init+0x4c>)
 8006932:	2200      	movs	r2, #0
 8006934:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8006936:	4b05      	ldr	r3, [pc, #20]	; (800694c <MX_USART2_UART_Init+0x4c>)
 8006938:	2200      	movs	r2, #0
 800693a:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800693c:	4b03      	ldr	r3, [pc, #12]	; (800694c <MX_USART2_UART_Init+0x4c>)
 800693e:	2200      	movs	r2, #0
 8006940:	625a      	str	r2, [r3, #36]	; 0x24

  HAL_UART_Init(&huart2);
 8006942:	4802      	ldr	r0, [pc, #8]	; (800694c <MX_USART2_UART_Init+0x4c>)
 8006944:	f7fd fdd0 	bl	80044e8 <HAL_UART_Init>
}
 8006948:	bf00      	nop
 800694a:	bd80      	pop	{r7, pc}
 800694c:	2000186c 	.word	0x2000186c
 8006950:	40004400 	.word	0x40004400

08006954 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* System Workbench for STM32update: set stack pointer */
 8006954:	f8df d034 	ldr.w	sp, [pc, #52]	; 800698c <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8006958:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 800695a:	e003      	b.n	8006964 <LoopCopyDataInit>

0800695c <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 800695c:	4b0c      	ldr	r3, [pc, #48]	; (8006990 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 800695e:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8006960:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8006962:	3104      	adds	r1, #4

08006964 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8006964:	480b      	ldr	r0, [pc, #44]	; (8006994 <LoopForever+0xa>)
	ldr	r3, =_edata
 8006966:	4b0c      	ldr	r3, [pc, #48]	; (8006998 <LoopForever+0xe>)
	adds	r2, r0, r1
 8006968:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 800696a:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 800696c:	d3f6      	bcc.n	800695c <CopyDataInit>
	ldr	r2, =_sbss
 800696e:	4a0b      	ldr	r2, [pc, #44]	; (800699c <LoopForever+0x12>)
	b	LoopFillZerobss
 8006970:	e002      	b.n	8006978 <LoopFillZerobss>

08006972 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8006972:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8006974:	f842 3b04 	str.w	r3, [r2], #4

08006978 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8006978:	4b09      	ldr	r3, [pc, #36]	; (80069a0 <LoopForever+0x16>)
	cmp	r2, r3
 800697a:	429a      	cmp	r2, r3
	bcc	FillZerobss
 800697c:	d3f9      	bcc.n	8006972 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800697e:	f7ff ff31 	bl	80067e4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8006982:	f001 f93b 	bl	8007bfc <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8006986:	f7ff fd83 	bl	8006490 <main>

0800698a <LoopForever>:

LoopForever:
    b LoopForever
 800698a:	e7fe      	b.n	800698a <LoopForever>
  ldr   sp, =_estack    /* System Workbench for STM32update: set stack pointer */
 800698c:	20018000 	.word	0x20018000
	ldr	r3, =_sidata
 8006990:	0801f648 	.word	0x0801f648
	ldr	r0, =_sdata
 8006994:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8006998:	200006a8 	.word	0x200006a8
	ldr	r2, =_sbss
 800699c:	200006a8 	.word	0x200006a8
	ldr	r3, = _ebss
 80069a0:	20002960 	.word	0x20002960

080069a4 <ADC3_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80069a4:	e7fe      	b.n	80069a4 <ADC3_IRQHandler>
	...

080069a8 <arm_max_f32>:
 80069a8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80069ac:	1e4f      	subs	r7, r1, #1
 80069ae:	ea5f 0897 	movs.w	r8, r7, lsr #2
 80069b2:	f100 0e04 	add.w	lr, r0, #4
 80069b6:	edd0 7a00 	vldr	s15, [r0]
 80069ba:	d058      	beq.n	8006a6e <arm_max_f32+0xc6>
 80069bc:	3014      	adds	r0, #20
 80069be:	46c4      	mov	ip, r8
 80069c0:	2604      	movs	r6, #4
 80069c2:	2400      	movs	r4, #0
 80069c4:	ed10 6a04 	vldr	s12, [r0, #-16]
 80069c8:	ed50 6a03 	vldr	s13, [r0, #-12]
 80069cc:	ed10 7a02 	vldr	s14, [r0, #-8]
 80069d0:	ed50 5a01 	vldr	s11, [r0, #-4]
 80069d4:	eeb4 6ae7 	vcmpe.f32	s12, s15
 80069d8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80069dc:	bfc8      	it	gt
 80069de:	eef0 7a46 	vmovgt.f32	s15, s12
 80069e2:	f1a6 0503 	sub.w	r5, r6, #3
 80069e6:	eef4 7ae6 	vcmpe.f32	s15, s13
 80069ea:	bfc8      	it	gt
 80069ec:	462c      	movgt	r4, r5
 80069ee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80069f2:	bf48      	it	mi
 80069f4:	eef0 7a66 	vmovmi.f32	s15, s13
 80069f8:	f1a6 0502 	sub.w	r5, r6, #2
 80069fc:	eef4 7ac7 	vcmpe.f32	s15, s14
 8006a00:	bf48      	it	mi
 8006a02:	462c      	movmi	r4, r5
 8006a04:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006a08:	bf48      	it	mi
 8006a0a:	eef0 7a47 	vmovmi.f32	s15, s14
 8006a0e:	f106 35ff 	add.w	r5, r6, #4294967295
 8006a12:	eef4 7ae5 	vcmpe.f32	s15, s11
 8006a16:	bf48      	it	mi
 8006a18:	462c      	movmi	r4, r5
 8006a1a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006a1e:	bf48      	it	mi
 8006a20:	4634      	movmi	r4, r6
 8006a22:	bf48      	it	mi
 8006a24:	eef0 7a65 	vmovmi.f32	s15, s11
 8006a28:	f1bc 0c01 	subs.w	ip, ip, #1
 8006a2c:	f106 0604 	add.w	r6, r6, #4
 8006a30:	f100 0010 	add.w	r0, r0, #16
 8006a34:	d1c6      	bne.n	80069c4 <arm_max_f32+0x1c>
 8006a36:	eb0e 1e08 	add.w	lr, lr, r8, lsl #4
 8006a3a:	f017 0003 	ands.w	r0, r7, #3
 8006a3e:	d018      	beq.n	8006a72 <arm_max_f32+0xca>
 8006a40:	1a08      	subs	r0, r1, r0
 8006a42:	ecbe 7a01 	vldmia	lr!, {s14}
 8006a46:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8006a4a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006a4e:	bfc8      	it	gt
 8006a50:	4604      	movgt	r4, r0
 8006a52:	f100 0001 	add.w	r0, r0, #1
 8006a56:	bfd8      	it	le
 8006a58:	eeb0 7a67 	vmovle.f32	s14, s15
 8006a5c:	4288      	cmp	r0, r1
 8006a5e:	eef0 7a47 	vmov.f32	s15, s14
 8006a62:	d1ee      	bne.n	8006a42 <arm_max_f32+0x9a>
 8006a64:	ed82 7a00 	vstr	s14, [r2]
 8006a68:	601c      	str	r4, [r3, #0]
 8006a6a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006a6e:	4644      	mov	r4, r8
 8006a70:	e7e3      	b.n	8006a3a <arm_max_f32+0x92>
 8006a72:	eeb0 7a67 	vmov.f32	s14, s15
 8006a76:	e7f5      	b.n	8006a64 <arm_max_f32+0xbc>

08006a78 <arm_rfft_fast_init_f32>:
 8006a78:	084b      	lsrs	r3, r1, #1
 8006a7a:	2b80      	cmp	r3, #128	; 0x80
 8006a7c:	b410      	push	{r4}
 8006a7e:	8201      	strh	r1, [r0, #16]
 8006a80:	8003      	strh	r3, [r0, #0]
 8006a82:	d047      	beq.n	8006b14 <arm_rfft_fast_init_f32+0x9c>
 8006a84:	d917      	bls.n	8006ab6 <arm_rfft_fast_init_f32+0x3e>
 8006a86:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006a8a:	d03d      	beq.n	8006b08 <arm_rfft_fast_init_f32+0x90>
 8006a8c:	d929      	bls.n	8006ae2 <arm_rfft_fast_init_f32+0x6a>
 8006a8e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006a92:	d020      	beq.n	8006ad6 <arm_rfft_fast_init_f32+0x5e>
 8006a94:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006a98:	d113      	bne.n	8006ac2 <arm_rfft_fast_init_f32+0x4a>
 8006a9a:	4921      	ldr	r1, [pc, #132]	; (8006b20 <arm_rfft_fast_init_f32+0xa8>)
 8006a9c:	4a21      	ldr	r2, [pc, #132]	; (8006b24 <arm_rfft_fast_init_f32+0xac>)
 8006a9e:	4b22      	ldr	r3, [pc, #136]	; (8006b28 <arm_rfft_fast_init_f32+0xb0>)
 8006aa0:	f44f 646e 	mov.w	r4, #3808	; 0xee0
 8006aa4:	8184      	strh	r4, [r0, #12]
 8006aa6:	6081      	str	r1, [r0, #8]
 8006aa8:	6042      	str	r2, [r0, #4]
 8006aaa:	6143      	str	r3, [r0, #20]
 8006aac:	2000      	movs	r0, #0
 8006aae:	b240      	sxtb	r0, r0
 8006ab0:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006ab4:	4770      	bx	lr
 8006ab6:	2b20      	cmp	r3, #32
 8006ab8:	d01c      	beq.n	8006af4 <arm_rfft_fast_init_f32+0x7c>
 8006aba:	2b40      	cmp	r3, #64	; 0x40
 8006abc:	d006      	beq.n	8006acc <arm_rfft_fast_init_f32+0x54>
 8006abe:	2b10      	cmp	r3, #16
 8006ac0:	d01d      	beq.n	8006afe <arm_rfft_fast_init_f32+0x86>
 8006ac2:	20ff      	movs	r0, #255	; 0xff
 8006ac4:	b240      	sxtb	r0, r0
 8006ac6:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006aca:	4770      	bx	lr
 8006acc:	2438      	movs	r4, #56	; 0x38
 8006ace:	4917      	ldr	r1, [pc, #92]	; (8006b2c <arm_rfft_fast_init_f32+0xb4>)
 8006ad0:	4a17      	ldr	r2, [pc, #92]	; (8006b30 <arm_rfft_fast_init_f32+0xb8>)
 8006ad2:	4b18      	ldr	r3, [pc, #96]	; (8006b34 <arm_rfft_fast_init_f32+0xbc>)
 8006ad4:	e7e6      	b.n	8006aa4 <arm_rfft_fast_init_f32+0x2c>
 8006ad6:	f44f 64e1 	mov.w	r4, #1800	; 0x708
 8006ada:	4917      	ldr	r1, [pc, #92]	; (8006b38 <arm_rfft_fast_init_f32+0xc0>)
 8006adc:	4a17      	ldr	r2, [pc, #92]	; (8006b3c <arm_rfft_fast_init_f32+0xc4>)
 8006ade:	4b18      	ldr	r3, [pc, #96]	; (8006b40 <arm_rfft_fast_init_f32+0xc8>)
 8006ae0:	e7e0      	b.n	8006aa4 <arm_rfft_fast_init_f32+0x2c>
 8006ae2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006ae6:	d1ec      	bne.n	8006ac2 <arm_rfft_fast_init_f32+0x4a>
 8006ae8:	f44f 74dc 	mov.w	r4, #440	; 0x1b8
 8006aec:	4915      	ldr	r1, [pc, #84]	; (8006b44 <arm_rfft_fast_init_f32+0xcc>)
 8006aee:	4a16      	ldr	r2, [pc, #88]	; (8006b48 <arm_rfft_fast_init_f32+0xd0>)
 8006af0:	4b16      	ldr	r3, [pc, #88]	; (8006b4c <arm_rfft_fast_init_f32+0xd4>)
 8006af2:	e7d7      	b.n	8006aa4 <arm_rfft_fast_init_f32+0x2c>
 8006af4:	2430      	movs	r4, #48	; 0x30
 8006af6:	4916      	ldr	r1, [pc, #88]	; (8006b50 <arm_rfft_fast_init_f32+0xd8>)
 8006af8:	4a16      	ldr	r2, [pc, #88]	; (8006b54 <arm_rfft_fast_init_f32+0xdc>)
 8006afa:	4b17      	ldr	r3, [pc, #92]	; (8006b58 <arm_rfft_fast_init_f32+0xe0>)
 8006afc:	e7d2      	b.n	8006aa4 <arm_rfft_fast_init_f32+0x2c>
 8006afe:	2414      	movs	r4, #20
 8006b00:	4916      	ldr	r1, [pc, #88]	; (8006b5c <arm_rfft_fast_init_f32+0xe4>)
 8006b02:	4a17      	ldr	r2, [pc, #92]	; (8006b60 <arm_rfft_fast_init_f32+0xe8>)
 8006b04:	4b17      	ldr	r3, [pc, #92]	; (8006b64 <arm_rfft_fast_init_f32+0xec>)
 8006b06:	e7cd      	b.n	8006aa4 <arm_rfft_fast_init_f32+0x2c>
 8006b08:	f44f 74e0 	mov.w	r4, #448	; 0x1c0
 8006b0c:	4916      	ldr	r1, [pc, #88]	; (8006b68 <arm_rfft_fast_init_f32+0xf0>)
 8006b0e:	4a17      	ldr	r2, [pc, #92]	; (8006b6c <arm_rfft_fast_init_f32+0xf4>)
 8006b10:	4b17      	ldr	r3, [pc, #92]	; (8006b70 <arm_rfft_fast_init_f32+0xf8>)
 8006b12:	e7c7      	b.n	8006aa4 <arm_rfft_fast_init_f32+0x2c>
 8006b14:	24d0      	movs	r4, #208	; 0xd0
 8006b16:	4917      	ldr	r1, [pc, #92]	; (8006b74 <arm_rfft_fast_init_f32+0xfc>)
 8006b18:	4a17      	ldr	r2, [pc, #92]	; (8006b78 <arm_rfft_fast_init_f32+0x100>)
 8006b1a:	4b18      	ldr	r3, [pc, #96]	; (8006b7c <arm_rfft_fast_init_f32+0x104>)
 8006b1c:	e7c2      	b.n	8006aa4 <arm_rfft_fast_init_f32+0x2c>
 8006b1e:	bf00      	nop
 8006b20:	0801ab6c 	.word	0x0801ab6c
 8006b24:	0800bd64 	.word	0x0800bd64
 8006b28:	08011ed4 	.word	0x08011ed4
 8006b2c:	0800fe64 	.word	0x0800fe64
 8006b30:	0801c92c 	.word	0x0801c92c
 8006b34:	0801ee1c 	.word	0x0801ee1c
 8006b38:	08018854 	.word	0x08018854
 8006b3c:	08016754 	.word	0x08016754
 8006b40:	0800fed4 	.word	0x0800fed4
 8006b44:	0801eaac 	.word	0x0801eaac
 8006b48:	08015ed4 	.word	0x08015ed4
 8006b4c:	0801cb2c 	.word	0x0801cb2c
 8006b50:	0801970c 	.word	0x0801970c
 8006b54:	08018754 	.word	0x08018754
 8006b58:	0800fd64 	.word	0x0800fd64
 8006b5c:	08019664 	.word	0x08019664
 8006b60:	080166d4 	.word	0x080166d4
 8006b64:	0801968c 	.word	0x0801968c
 8006b68:	0801d32c 	.word	0x0801d32c
 8006b6c:	08019b6c 	.word	0x08019b6c
 8006b70:	0801d6ac 	.word	0x0801d6ac
 8006b74:	0801f01c 	.word	0x0801f01c
 8006b78:	0801976c 	.word	0x0801976c
 8006b7c:	0801e6ac 	.word	0x0801e6ac

08006b80 <arm_rfft_fast_f32>:
 8006b80:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006b84:	8a06      	ldrh	r6, [r0, #16]
 8006b86:	0876      	lsrs	r6, r6, #1
 8006b88:	4607      	mov	r7, r0
 8006b8a:	4615      	mov	r5, r2
 8006b8c:	8006      	strh	r6, [r0, #0]
 8006b8e:	460c      	mov	r4, r1
 8006b90:	2b00      	cmp	r3, #0
 8006b92:	d15c      	bne.n	8006c4e <arm_rfft_fast_f32+0xce>
 8006b94:	461a      	mov	r2, r3
 8006b96:	2301      	movs	r3, #1
 8006b98:	f000 fbe6 	bl	8007368 <arm_cfft_f32>
 8006b9c:	edd4 7a00 	vldr	s15, [r4]
 8006ba0:	ed94 7a01 	vldr	s14, [r4, #4]
 8006ba4:	883e      	ldrh	r6, [r7, #0]
 8006ba6:	6978      	ldr	r0, [r7, #20]
 8006ba8:	ee37 7a07 	vadd.f32	s14, s14, s14
 8006bac:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8006bb0:	eef6 3a00 	vmov.f32	s7, #96	; 0x3f000000  0.5
 8006bb4:	ee77 6a87 	vadd.f32	s13, s15, s14
 8006bb8:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8006bbc:	3e01      	subs	r6, #1
 8006bbe:	ee26 7aa3 	vmul.f32	s14, s13, s7
 8006bc2:	ee67 7aa3 	vmul.f32	s15, s15, s7
 8006bc6:	eb04 03c6 	add.w	r3, r4, r6, lsl #3
 8006bca:	ed85 7a00 	vstr	s14, [r5]
 8006bce:	edc5 7a01 	vstr	s15, [r5, #4]
 8006bd2:	3010      	adds	r0, #16
 8006bd4:	f105 0210 	add.w	r2, r5, #16
 8006bd8:	3b08      	subs	r3, #8
 8006bda:	f104 0110 	add.w	r1, r4, #16
 8006bde:	ed51 4a02 	vldr	s9, [r1, #-8]
 8006be2:	ed93 5a02 	vldr	s10, [r3, #8]
 8006be6:	ed11 7a01 	vldr	s14, [r1, #-4]
 8006bea:	ed10 6a02 	vldr	s12, [r0, #-8]
 8006bee:	edd3 5a03 	vldr	s11, [r3, #12]
 8006bf2:	ed50 6a01 	vldr	s13, [r0, #-4]
 8006bf6:	ee75 7a64 	vsub.f32	s15, s10, s9
 8006bfa:	ee35 4a87 	vadd.f32	s8, s11, s14
 8006bfe:	ee35 5a24 	vadd.f32	s10, s10, s9
 8006c02:	ee77 5a65 	vsub.f32	s11, s14, s11
 8006c06:	ee66 4a27 	vmul.f32	s9, s12, s15
 8006c0a:	ee26 7aa7 	vmul.f32	s14, s13, s15
 8006c0e:	ee34 5a85 	vadd.f32	s10, s9, s10
 8006c12:	ee26 6a04 	vmul.f32	s12, s12, s8
 8006c16:	ee66 6a84 	vmul.f32	s13, s13, s8
 8006c1a:	ee77 7a25 	vadd.f32	s15, s14, s11
 8006c1e:	ee76 6a85 	vadd.f32	s13, s13, s10
 8006c22:	ee77 7ac6 	vsub.f32	s15, s15, s12
 8006c26:	ee66 6aa3 	vmul.f32	s13, s13, s7
 8006c2a:	ee67 7aa3 	vmul.f32	s15, s15, s7
 8006c2e:	3e01      	subs	r6, #1
 8006c30:	ed42 6a02 	vstr	s13, [r2, #-8]
 8006c34:	ed42 7a01 	vstr	s15, [r2, #-4]
 8006c38:	f1a3 0308 	sub.w	r3, r3, #8
 8006c3c:	f101 0108 	add.w	r1, r1, #8
 8006c40:	f100 0008 	add.w	r0, r0, #8
 8006c44:	f102 0208 	add.w	r2, r2, #8
 8006c48:	d1c9      	bne.n	8006bde <arm_rfft_fast_f32+0x5e>
 8006c4a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006c4e:	edd1 7a00 	vldr	s15, [r1]
 8006c52:	edd1 6a01 	vldr	s13, [r1, #4]
 8006c56:	6941      	ldr	r1, [r0, #20]
 8006c58:	ee37 7aa6 	vadd.f32	s14, s15, s13
 8006c5c:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8006c60:	eef6 3a00 	vmov.f32	s7, #96	; 0x3f000000  0.5
 8006c64:	ee27 7a23 	vmul.f32	s14, s14, s7
 8006c68:	ee67 7aa3 	vmul.f32	s15, s15, s7
 8006c6c:	3e01      	subs	r6, #1
 8006c6e:	ed82 7a00 	vstr	s14, [r2]
 8006c72:	edc2 7a01 	vstr	s15, [r2, #4]
 8006c76:	00f0      	lsls	r0, r6, #3
 8006c78:	b3ee      	cbz	r6, 8006cf6 <arm_rfft_fast_f32+0x176>
 8006c7a:	3808      	subs	r0, #8
 8006c7c:	f101 0e10 	add.w	lr, r1, #16
 8006c80:	4420      	add	r0, r4
 8006c82:	f104 0110 	add.w	r1, r4, #16
 8006c86:	f102 0c10 	add.w	ip, r2, #16
 8006c8a:	ed90 7a02 	vldr	s14, [r0, #8]
 8006c8e:	ed51 6a02 	vldr	s13, [r1, #-8]
 8006c92:	ed1e 6a02 	vldr	s12, [lr, #-8]
 8006c96:	ed90 4a03 	vldr	s8, [r0, #12]
 8006c9a:	ed11 5a01 	vldr	s10, [r1, #-4]
 8006c9e:	ed5e 5a01 	vldr	s11, [lr, #-4]
 8006ca2:	ee76 7ac7 	vsub.f32	s15, s13, s14
 8006ca6:	ee74 4a05 	vadd.f32	s9, s8, s10
 8006caa:	ee26 3a27 	vmul.f32	s6, s12, s15
 8006cae:	ee77 6a26 	vadd.f32	s13, s14, s13
 8006cb2:	ee35 5a44 	vsub.f32	s10, s10, s8
 8006cb6:	ee25 7aa7 	vmul.f32	s14, s11, s15
 8006cba:	ee76 6ac3 	vsub.f32	s13, s13, s6
 8006cbe:	ee77 7a05 	vadd.f32	s15, s14, s10
 8006cc2:	ee26 6a24 	vmul.f32	s12, s12, s9
 8006cc6:	ee65 5aa4 	vmul.f32	s11, s11, s9
 8006cca:	ee77 7ac6 	vsub.f32	s15, s15, s12
 8006cce:	ee36 7ae5 	vsub.f32	s14, s13, s11
 8006cd2:	ee67 7aa3 	vmul.f32	s15, s15, s7
 8006cd6:	ee27 7a23 	vmul.f32	s14, s14, s7
 8006cda:	3e01      	subs	r6, #1
 8006cdc:	ed0c 7a02 	vstr	s14, [ip, #-8]
 8006ce0:	ed4c 7a01 	vstr	s15, [ip, #-4]
 8006ce4:	f1a0 0008 	sub.w	r0, r0, #8
 8006ce8:	f101 0108 	add.w	r1, r1, #8
 8006cec:	f10e 0e08 	add.w	lr, lr, #8
 8006cf0:	f10c 0c08 	add.w	ip, ip, #8
 8006cf4:	d1c9      	bne.n	8006c8a <arm_rfft_fast_f32+0x10a>
 8006cf6:	4638      	mov	r0, r7
 8006cf8:	4629      	mov	r1, r5
 8006cfa:	461a      	mov	r2, r3
 8006cfc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006d00:	2301      	movs	r3, #1
 8006d02:	f000 bb31 	b.w	8007368 <arm_cfft_f32>
 8006d06:	bf00      	nop

08006d08 <arm_cfft_radix8by2_f32>:
 8006d08:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006d0c:	ed2d 8b08 	vpush	{d8-d11}
 8006d10:	f8b0 e000 	ldrh.w	lr, [r0]
 8006d14:	6842      	ldr	r2, [r0, #4]
 8006d16:	ea4f 0c5e 	mov.w	ip, lr, lsr #1
 8006d1a:	eb01 088e 	add.w	r8, r1, lr, lsl #2
 8006d1e:	ea5f 0ede 	movs.w	lr, lr, lsr #3
 8006d22:	4607      	mov	r7, r0
 8006d24:	ea4f 038c 	mov.w	r3, ip, lsl #2
 8006d28:	f000 80af 	beq.w	8006e8a <arm_cfft_radix8by2_f32+0x182>
 8006d2c:	3310      	adds	r3, #16
 8006d2e:	18ce      	adds	r6, r1, r3
 8006d30:	3210      	adds	r2, #16
 8006d32:	4443      	add	r3, r8
 8006d34:	f101 0510 	add.w	r5, r1, #16
 8006d38:	f108 0410 	add.w	r4, r8, #16
 8006d3c:	ed54 1a04 	vldr	s3, [r4, #-16]
 8006d40:	ed13 4a04 	vldr	s8, [r3, #-16]
 8006d44:	ed53 3a03 	vldr	s7, [r3, #-12]
 8006d48:	ed53 5a02 	vldr	s11, [r3, #-8]
 8006d4c:	ed13 5a01 	vldr	s10, [r3, #-4]
 8006d50:	ed54 6a03 	vldr	s13, [r4, #-12]
 8006d54:	ed14 0a02 	vldr	s0, [r4, #-8]
 8006d58:	ed16 2a04 	vldr	s4, [r6, #-16]
 8006d5c:	ed56 2a03 	vldr	s5, [r6, #-12]
 8006d60:	ed15 6a03 	vldr	s12, [r5, #-12]
 8006d64:	ed15 7a01 	vldr	s14, [r5, #-4]
 8006d68:	ed15 3a04 	vldr	s6, [r5, #-16]
 8006d6c:	ed54 7a01 	vldr	s15, [r4, #-4]
 8006d70:	ed56 0a02 	vldr	s1, [r6, #-8]
 8006d74:	ed16 1a01 	vldr	s2, [r6, #-4]
 8006d78:	ed55 4a02 	vldr	s9, [r5, #-8]
 8006d7c:	ee73 ba21 	vadd.f32	s23, s6, s3
 8006d80:	ee36 ba26 	vadd.f32	s22, s12, s13
 8006d84:	ee37 aa27 	vadd.f32	s20, s14, s15
 8006d88:	ee72 9a04 	vadd.f32	s19, s4, s8
 8006d8c:	ee32 9aa3 	vadd.f32	s18, s5, s7
 8006d90:	ee31 8a05 	vadd.f32	s16, s2, s10
 8006d94:	ee74 aa80 	vadd.f32	s21, s9, s0
 8006d98:	ee70 8aa5 	vadd.f32	s17, s1, s11
 8006d9c:	ed45 ba04 	vstr	s23, [r5, #-16]
 8006da0:	ed05 ba03 	vstr	s22, [r5, #-12]
 8006da4:	ed45 aa02 	vstr	s21, [r5, #-8]
 8006da8:	ed05 aa01 	vstr	s20, [r5, #-4]
 8006dac:	ed06 8a01 	vstr	s16, [r6, #-4]
 8006db0:	ed46 9a04 	vstr	s19, [r6, #-16]
 8006db4:	ed06 9a03 	vstr	s18, [r6, #-12]
 8006db8:	ed46 8a02 	vstr	s17, [r6, #-8]
 8006dbc:	ee76 6a66 	vsub.f32	s13, s12, s13
 8006dc0:	ee73 3ae2 	vsub.f32	s7, s7, s5
 8006dc4:	ed12 6a03 	vldr	s12, [r2, #-12]
 8006dc8:	ed52 2a04 	vldr	s5, [r2, #-16]
 8006dcc:	ee33 3a61 	vsub.f32	s6, s6, s3
 8006dd0:	ee34 4a42 	vsub.f32	s8, s8, s4
 8006dd4:	ee26 8a86 	vmul.f32	s16, s13, s12
 8006dd8:	ee24 2a06 	vmul.f32	s4, s8, s12
 8006ddc:	ee63 1a22 	vmul.f32	s3, s6, s5
 8006de0:	ee24 4a22 	vmul.f32	s8, s8, s5
 8006de4:	ee23 3a06 	vmul.f32	s6, s6, s12
 8006de8:	ee66 6aa2 	vmul.f32	s13, s13, s5
 8006dec:	ee23 6a86 	vmul.f32	s12, s7, s12
 8006df0:	ee63 3aa2 	vmul.f32	s7, s7, s5
 8006df4:	ee36 6a04 	vadd.f32	s12, s12, s8
 8006df8:	ee76 6ac3 	vsub.f32	s13, s13, s6
 8006dfc:	ee72 3a63 	vsub.f32	s7, s4, s7
 8006e00:	ee71 2a88 	vadd.f32	s5, s3, s16
 8006e04:	ed44 6a03 	vstr	s13, [r4, #-12]
 8006e08:	ed44 2a04 	vstr	s5, [r4, #-16]
 8006e0c:	ed43 3a04 	vstr	s7, [r3, #-16]
 8006e10:	ed03 6a03 	vstr	s12, [r3, #-12]
 8006e14:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006e18:	ee75 6ae0 	vsub.f32	s13, s11, s1
 8006e1c:	ed12 7a01 	vldr	s14, [r2, #-4]
 8006e20:	ed52 5a02 	vldr	s11, [r2, #-8]
 8006e24:	ee35 6a41 	vsub.f32	s12, s10, s2
 8006e28:	ee74 4ac0 	vsub.f32	s9, s9, s0
 8006e2c:	ee67 3a87 	vmul.f32	s7, s15, s14
 8006e30:	ee26 5a87 	vmul.f32	s10, s13, s14
 8006e34:	ee24 4aa5 	vmul.f32	s8, s9, s11
 8006e38:	ee67 7aa5 	vmul.f32	s15, s15, s11
 8006e3c:	ee64 4a87 	vmul.f32	s9, s9, s14
 8006e40:	ee66 6aa5 	vmul.f32	s13, s13, s11
 8006e44:	ee26 7a07 	vmul.f32	s14, s12, s14
 8006e48:	ee26 6a25 	vmul.f32	s12, s12, s11
 8006e4c:	ee77 7ae4 	vsub.f32	s15, s15, s9
 8006e50:	ee74 5a23 	vadd.f32	s11, s8, s7
 8006e54:	ee35 6a46 	vsub.f32	s12, s10, s12
 8006e58:	ee37 7a26 	vadd.f32	s14, s14, s13
 8006e5c:	f1be 0e01 	subs.w	lr, lr, #1
 8006e60:	ed44 5a02 	vstr	s11, [r4, #-8]
 8006e64:	f105 0510 	add.w	r5, r5, #16
 8006e68:	ed44 7a01 	vstr	s15, [r4, #-4]
 8006e6c:	f106 0610 	add.w	r6, r6, #16
 8006e70:	ed03 6a02 	vstr	s12, [r3, #-8]
 8006e74:	ed03 7a01 	vstr	s14, [r3, #-4]
 8006e78:	f102 0210 	add.w	r2, r2, #16
 8006e7c:	f104 0410 	add.w	r4, r4, #16
 8006e80:	f103 0310 	add.w	r3, r3, #16
 8006e84:	f47f af5a 	bne.w	8006d3c <arm_cfft_radix8by2_f32+0x34>
 8006e88:	687a      	ldr	r2, [r7, #4]
 8006e8a:	fa1f f48c 	uxth.w	r4, ip
 8006e8e:	4608      	mov	r0, r1
 8006e90:	2302      	movs	r3, #2
 8006e92:	4621      	mov	r1, r4
 8006e94:	f000 fbca 	bl	800762c <arm_radix8_butterfly_f32>
 8006e98:	ecbd 8b08 	vpop	{d8-d11}
 8006e9c:	4640      	mov	r0, r8
 8006e9e:	4621      	mov	r1, r4
 8006ea0:	687a      	ldr	r2, [r7, #4]
 8006ea2:	2302      	movs	r3, #2
 8006ea4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006ea8:	f000 bbc0 	b.w	800762c <arm_radix8_butterfly_f32>

08006eac <arm_cfft_radix8by4_f32>:
 8006eac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006eb0:	ed2d 8b0a 	vpush	{d8-d12}
 8006eb4:	8802      	ldrh	r2, [r0, #0]
 8006eb6:	ed91 6a00 	vldr	s12, [r1]
 8006eba:	b08f      	sub	sp, #60	; 0x3c
 8006ebc:	460f      	mov	r7, r1
 8006ebe:	0852      	lsrs	r2, r2, #1
 8006ec0:	0093      	lsls	r3, r2, #2
 8006ec2:	900c      	str	r0, [sp, #48]	; 0x30
 8006ec4:	9103      	str	r1, [sp, #12]
 8006ec6:	6841      	ldr	r1, [r0, #4]
 8006ec8:	ed97 7a01 	vldr	s14, [r7, #4]
 8006ecc:	4638      	mov	r0, r7
 8006ece:	4418      	add	r0, r3
 8006ed0:	4606      	mov	r6, r0
 8006ed2:	9009      	str	r0, [sp, #36]	; 0x24
 8006ed4:	4418      	add	r0, r3
 8006ed6:	edd0 6a00 	vldr	s13, [r0]
 8006eda:	edd6 3a00 	vldr	s7, [r6]
 8006ede:	edd6 2a01 	vldr	s5, [r6, #4]
 8006ee2:	edd0 7a01 	vldr	s15, [r0, #4]
 8006ee6:	900a      	str	r0, [sp, #40]	; 0x28
 8006ee8:	ee76 5a26 	vadd.f32	s11, s12, s13
 8006eec:	4604      	mov	r4, r0
 8006eee:	4625      	mov	r5, r4
 8006ef0:	441c      	add	r4, r3
 8006ef2:	ed94 4a00 	vldr	s8, [r4]
 8006ef6:	ed94 5a01 	vldr	s10, [r4, #4]
 8006efa:	9401      	str	r4, [sp, #4]
 8006efc:	ee75 4aa3 	vadd.f32	s9, s11, s7
 8006f00:	4630      	mov	r0, r6
 8006f02:	ee74 4a24 	vadd.f32	s9, s8, s9
 8006f06:	463e      	mov	r6, r7
 8006f08:	ee14 ea90 	vmov	lr, s9
 8006f0c:	ee76 6a66 	vsub.f32	s13, s12, s13
 8006f10:	f846 eb08 	str.w	lr, [r6], #8
 8006f14:	ee37 6a27 	vadd.f32	s12, s14, s15
 8006f18:	edd0 4a01 	vldr	s9, [r0, #4]
 8006f1c:	9604      	str	r6, [sp, #16]
 8006f1e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006f22:	9e01      	ldr	r6, [sp, #4]
 8006f24:	ee32 3aa6 	vadd.f32	s6, s5, s13
 8006f28:	ed96 2a01 	vldr	s4, [r6, #4]
 8006f2c:	ee36 7a24 	vadd.f32	s14, s12, s9
 8006f30:	ee75 5ae3 	vsub.f32	s11, s11, s7
 8006f34:	ee77 4ae3 	vsub.f32	s9, s15, s7
 8006f38:	ee36 6a62 	vsub.f32	s12, s12, s5
 8006f3c:	ee77 7aa3 	vadd.f32	s15, s15, s7
 8006f40:	ee76 6ae2 	vsub.f32	s13, s13, s5
 8006f44:	ee73 3a45 	vsub.f32	s7, s6, s10
 8006f48:	4604      	mov	r4, r0
 8006f4a:	ee36 6a45 	vsub.f32	s12, s12, s10
 8006f4e:	ee75 6a26 	vadd.f32	s13, s10, s13
 8006f52:	46a3      	mov	fp, r4
 8006f54:	ee37 7a02 	vadd.f32	s14, s14, s4
 8006f58:	ee34 5a84 	vadd.f32	s10, s9, s8
 8006f5c:	ee13 8a90 	vmov	r8, s7
 8006f60:	46a4      	mov	ip, r4
 8006f62:	ee75 5ac4 	vsub.f32	s11, s11, s8
 8006f66:	ed87 7a01 	vstr	s14, [r7, #4]
 8006f6a:	f84b 8b08 	str.w	r8, [fp], #8
 8006f6e:	f1ac 0704 	sub.w	r7, ip, #4
 8006f72:	ed8c 5a01 	vstr	s10, [ip, #4]
 8006f76:	f101 0c08 	add.w	ip, r1, #8
 8006f7a:	462c      	mov	r4, r5
 8006f7c:	f8cd c014 	str.w	ip, [sp, #20]
 8006f80:	ee15 ca90 	vmov	ip, s11
 8006f84:	f844 cb08 	str.w	ip, [r4], #8
 8006f88:	9407      	str	r4, [sp, #28]
 8006f8a:	f101 0410 	add.w	r4, r1, #16
 8006f8e:	ed85 6a01 	vstr	s12, [r5, #4]
 8006f92:	0852      	lsrs	r2, r2, #1
 8006f94:	9402      	str	r4, [sp, #8]
 8006f96:	462c      	mov	r4, r5
 8006f98:	f101 0518 	add.w	r5, r1, #24
 8006f9c:	920b      	str	r2, [sp, #44]	; 0x2c
 8006f9e:	46b2      	mov	sl, r6
 8006fa0:	9506      	str	r5, [sp, #24]
 8006fa2:	ee77 7ac4 	vsub.f32	s15, s15, s8
 8006fa6:	3a02      	subs	r2, #2
 8006fa8:	ee16 5a90 	vmov	r5, s13
 8006fac:	46b6      	mov	lr, r6
 8006fae:	4630      	mov	r0, r6
 8006fb0:	0852      	lsrs	r2, r2, #1
 8006fb2:	f84a 5b08 	str.w	r5, [sl], #8
 8006fb6:	f1a0 0604 	sub.w	r6, r0, #4
 8006fba:	edce 7a01 	vstr	s15, [lr, #4]
 8006fbe:	9208      	str	r2, [sp, #32]
 8006fc0:	f000 8130 	beq.w	8007224 <arm_cfft_radix8by4_f32+0x378>
 8006fc4:	4691      	mov	r9, r2
 8006fc6:	9a03      	ldr	r2, [sp, #12]
 8006fc8:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8006fcc:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 8006fd0:	3b08      	subs	r3, #8
 8006fd2:	f102 0510 	add.w	r5, r2, #16
 8006fd6:	f101 0c20 	add.w	ip, r1, #32
 8006fda:	f1a4 020c 	sub.w	r2, r4, #12
 8006fde:	f101 0e30 	add.w	lr, r1, #48	; 0x30
 8006fe2:	4433      	add	r3, r6
 8006fe4:	3410      	adds	r4, #16
 8006fe6:	4650      	mov	r0, sl
 8006fe8:	4659      	mov	r1, fp
 8006fea:	ed55 3a02 	vldr	s7, [r5, #-8]
 8006fee:	ed14 5a02 	vldr	s10, [r4, #-8]
 8006ff2:	ed91 7a00 	vldr	s14, [r1]
 8006ff6:	edd0 7a00 	vldr	s15, [r0]
 8006ffa:	ed15 4a01 	vldr	s8, [r5, #-4]
 8006ffe:	ed54 5a01 	vldr	s11, [r4, #-4]
 8007002:	edd0 6a01 	vldr	s13, [r0, #4]
 8007006:	ed91 6a01 	vldr	s12, [r1, #4]
 800700a:	ee33 8a85 	vadd.f32	s16, s7, s10
 800700e:	ee34 0a25 	vadd.f32	s0, s8, s11
 8007012:	ee78 4a07 	vadd.f32	s9, s16, s14
 8007016:	ee74 5a65 	vsub.f32	s11, s8, s11
 800701a:	ee77 4aa4 	vadd.f32	s9, s15, s9
 800701e:	ee33 5ac5 	vsub.f32	s10, s7, s10
 8007022:	ed45 4a02 	vstr	s9, [r5, #-8]
 8007026:	edd1 4a01 	vldr	s9, [r1, #4]
 800702a:	ed90 4a01 	vldr	s8, [r0, #4]
 800702e:	ee70 4a24 	vadd.f32	s9, s0, s9
 8007032:	ee76 aa05 	vadd.f32	s21, s12, s10
 8007036:	ee74 4a84 	vadd.f32	s9, s9, s8
 800703a:	ee35 aac7 	vsub.f32	s20, s11, s14
 800703e:	ed45 4a01 	vstr	s9, [r5, #-4]
 8007042:	edd6 1a00 	vldr	s3, [r6]
 8007046:	edd7 0a00 	vldr	s1, [r7]
 800704a:	ed92 4a02 	vldr	s8, [r2, #8]
 800704e:	edd3 3a02 	vldr	s7, [r3, #8]
 8007052:	ed93 2a01 	vldr	s4, [r3, #4]
 8007056:	ed16 1a01 	vldr	s2, [r6, #-4]
 800705a:	edd2 2a01 	vldr	s5, [r2, #4]
 800705e:	ed57 9a01 	vldr	s19, [r7, #-4]
 8007062:	ee70 4aa1 	vadd.f32	s9, s1, s3
 8007066:	ee39 3a81 	vadd.f32	s6, s19, s2
 800706a:	ee74 8a84 	vadd.f32	s17, s9, s8
 800706e:	ee70 1ae1 	vsub.f32	s3, s1, s3
 8007072:	ee73 8aa8 	vadd.f32	s17, s7, s17
 8007076:	ee7a aae6 	vsub.f32	s21, s21, s13
 800707a:	ee18 aa90 	vmov	sl, s17
 800707e:	f847 a908 	str.w	sl, [r7], #-8
 8007082:	edd2 8a01 	vldr	s17, [r2, #4]
 8007086:	ed93 9a01 	vldr	s18, [r3, #4]
 800708a:	ee73 8a28 	vadd.f32	s17, s6, s17
 800708e:	ee3a aa27 	vadd.f32	s20, s20, s15
 8007092:	ee78 8a89 	vadd.f32	s17, s17, s18
 8007096:	ee74 0a63 	vsub.f32	s1, s8, s7
 800709a:	edc7 8a01 	vstr	s17, [r7, #4]
 800709e:	ed18 ba02 	vldr	s22, [r8, #-8]
 80070a2:	ed58 8a01 	vldr	s17, [r8, #-4]
 80070a6:	ee39 1ac1 	vsub.f32	s2, s19, s2
 80070aa:	ee6a ba28 	vmul.f32	s23, s20, s17
 80070ae:	ee2a ca8b 	vmul.f32	s24, s21, s22
 80070b2:	ee71 9ae2 	vsub.f32	s19, s3, s5
 80070b6:	ee30 9a81 	vadd.f32	s18, s1, s2
 80070ba:	ee79 9a82 	vadd.f32	s19, s19, s4
 80070be:	ee3c ca2b 	vadd.f32	s24, s24, s23
 80070c2:	ee6a aaa8 	vmul.f32	s21, s21, s17
 80070c6:	ee69 baa8 	vmul.f32	s23, s19, s17
 80070ca:	ee2a aa0b 	vmul.f32	s20, s20, s22
 80070ce:	ee69 9a8b 	vmul.f32	s19, s19, s22
 80070d2:	ee69 8a28 	vmul.f32	s17, s18, s17
 80070d6:	ee29 ba0b 	vmul.f32	s22, s18, s22
 80070da:	ee1c aa10 	vmov	sl, s24
 80070de:	ee78 8aa9 	vadd.f32	s17, s17, s19
 80070e2:	f841 ab08 	str.w	sl, [r1], #8
 80070e6:	ee3a aa6a 	vsub.f32	s20, s20, s21
 80070ea:	ee3b bacb 	vsub.f32	s22, s23, s22
 80070ee:	ee34 4ac4 	vsub.f32	s8, s9, s8
 80070f2:	ee33 3a62 	vsub.f32	s6, s6, s5
 80070f6:	ed01 aa01 	vstr	s20, [r1, #-4]
 80070fa:	edc2 8a01 	vstr	s17, [r2, #4]
 80070fe:	ed82 ba02 	vstr	s22, [r2, #8]
 8007102:	ed5c 4a04 	vldr	s9, [ip, #-16]
 8007106:	ee74 3a63 	vsub.f32	s7, s8, s7
 800710a:	ee38 8a47 	vsub.f32	s16, s16, s14
 800710e:	ed1c 4a03 	vldr	s8, [ip, #-12]
 8007112:	ee30 0a46 	vsub.f32	s0, s0, s12
 8007116:	ee33 3a42 	vsub.f32	s6, s6, s4
 800711a:	ee38 8a67 	vsub.f32	s16, s16, s15
 800711e:	ee30 0a66 	vsub.f32	s0, s0, s13
 8007122:	ee23 9ae4 	vnmul.f32	s18, s7, s9
 8007126:	ee63 8a04 	vmul.f32	s17, s6, s8
 800712a:	ee28 aa24 	vmul.f32	s20, s16, s9
 800712e:	ee60 9a04 	vmul.f32	s19, s0, s8
 8007132:	ee28 8a04 	vmul.f32	s16, s16, s8
 8007136:	ee20 0a24 	vmul.f32	s0, s0, s9
 800713a:	ee63 3a84 	vmul.f32	s7, s7, s8
 800713e:	ee39 4a68 	vsub.f32	s8, s18, s17
 8007142:	ee7a 9a29 	vadd.f32	s19, s20, s19
 8007146:	ee14 aa10 	vmov	sl, s8
 800714a:	ee30 0a48 	vsub.f32	s0, s0, s16
 800714e:	ee63 4a24 	vmul.f32	s9, s6, s9
 8007152:	ed44 9a02 	vstr	s19, [r4, #-8]
 8007156:	ee73 3ae4 	vsub.f32	s7, s7, s9
 800715a:	ed04 0a01 	vstr	s0, [r4, #-4]
 800715e:	f846 a908 	str.w	sl, [r6], #-8
 8007162:	ee35 6a46 	vsub.f32	s12, s10, s12
 8007166:	ee35 7a87 	vadd.f32	s14, s11, s14
 800716a:	edc6 3a01 	vstr	s7, [r6, #4]
 800716e:	ee76 6a86 	vadd.f32	s13, s13, s12
 8007172:	ee77 7a67 	vsub.f32	s15, s14, s15
 8007176:	ed1e 6a05 	vldr	s12, [lr, #-20]	; 0xffffffec
 800717a:	ed1e 7a06 	vldr	s14, [lr, #-24]	; 0xffffffe8
 800717e:	ee67 5a86 	vmul.f32	s11, s15, s12
 8007182:	ee26 5a87 	vmul.f32	s10, s13, s14
 8007186:	ee72 2a62 	vsub.f32	s5, s4, s5
 800718a:	ee30 1ac1 	vsub.f32	s2, s1, s2
 800718e:	ee72 2ae1 	vsub.f32	s5, s5, s3
 8007192:	ee75 5a25 	vadd.f32	s11, s10, s11
 8007196:	ee62 0a86 	vmul.f32	s1, s5, s12
 800719a:	ee66 6a86 	vmul.f32	s13, s13, s12
 800719e:	ee67 7a87 	vmul.f32	s15, s15, s14
 80071a2:	ee21 6a06 	vmul.f32	s12, s2, s12
 80071a6:	ee62 2a87 	vmul.f32	s5, s5, s14
 80071aa:	ee21 1a07 	vmul.f32	s2, s2, s14
 80071ae:	ee15 aa90 	vmov	sl, s11
 80071b2:	ee77 7ae6 	vsub.f32	s15, s15, s13
 80071b6:	f840 ab08 	str.w	sl, [r0], #8
 80071ba:	ee30 1ac1 	vsub.f32	s2, s1, s2
 80071be:	ee76 2a22 	vadd.f32	s5, s12, s5
 80071c2:	f1b9 0901 	subs.w	r9, r9, #1
 80071c6:	ed40 7a01 	vstr	s15, [r0, #-4]
 80071ca:	f105 0508 	add.w	r5, r5, #8
 80071ce:	ed83 1a02 	vstr	s2, [r3, #8]
 80071d2:	edc3 2a01 	vstr	s5, [r3, #4]
 80071d6:	f108 0808 	add.w	r8, r8, #8
 80071da:	f1a2 0208 	sub.w	r2, r2, #8
 80071de:	f10c 0c10 	add.w	ip, ip, #16
 80071e2:	f104 0408 	add.w	r4, r4, #8
 80071e6:	f10e 0e18 	add.w	lr, lr, #24
 80071ea:	f1a3 0308 	sub.w	r3, r3, #8
 80071ee:	f47f aefc 	bne.w	8006fea <arm_cfft_radix8by4_f32+0x13e>
 80071f2:	9908      	ldr	r1, [sp, #32]
 80071f4:	9802      	ldr	r0, [sp, #8]
 80071f6:	f8dd a034 	ldr.w	sl, [sp, #52]	; 0x34
 80071fa:	00cb      	lsls	r3, r1, #3
 80071fc:	eb01 0241 	add.w	r2, r1, r1, lsl #1
 8007200:	eb00 1101 	add.w	r1, r0, r1, lsl #4
 8007204:	9102      	str	r1, [sp, #8]
 8007206:	9904      	ldr	r1, [sp, #16]
 8007208:	4419      	add	r1, r3
 800720a:	9104      	str	r1, [sp, #16]
 800720c:	9905      	ldr	r1, [sp, #20]
 800720e:	4419      	add	r1, r3
 8007210:	9105      	str	r1, [sp, #20]
 8007212:	9907      	ldr	r1, [sp, #28]
 8007214:	449b      	add	fp, r3
 8007216:	4419      	add	r1, r3
 8007218:	449a      	add	sl, r3
 800721a:	9b06      	ldr	r3, [sp, #24]
 800721c:	9107      	str	r1, [sp, #28]
 800721e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007222:	9306      	str	r3, [sp, #24]
 8007224:	9a04      	ldr	r2, [sp, #16]
 8007226:	9807      	ldr	r0, [sp, #28]
 8007228:	edd2 3a00 	vldr	s7, [r2]
 800722c:	ed90 4a00 	vldr	s8, [r0]
 8007230:	eddb 7a00 	vldr	s15, [fp]
 8007234:	ed9a 3a00 	vldr	s6, [sl]
 8007238:	edd2 4a01 	vldr	s9, [r2, #4]
 800723c:	ed90 7a01 	vldr	s14, [r0, #4]
 8007240:	ed9b 2a01 	vldr	s4, [fp, #4]
 8007244:	edda 5a01 	vldr	s11, [sl, #4]
 8007248:	f8bd 402c 	ldrh.w	r4, [sp, #44]	; 0x2c
 800724c:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 800724e:	ee73 6a84 	vadd.f32	s13, s7, s8
 8007252:	ee34 6a87 	vadd.f32	s12, s9, s14
 8007256:	ee36 5aa7 	vadd.f32	s10, s13, s15
 800725a:	ee34 7ac7 	vsub.f32	s14, s9, s14
 800725e:	ee33 5a05 	vadd.f32	s10, s6, s10
 8007262:	ee33 4ac4 	vsub.f32	s8, s7, s8
 8007266:	ed82 5a00 	vstr	s10, [r2]
 800726a:	ed9b 5a01 	vldr	s10, [fp, #4]
 800726e:	edda 4a01 	vldr	s9, [sl, #4]
 8007272:	ee36 5a05 	vadd.f32	s10, s12, s10
 8007276:	ee72 3a04 	vadd.f32	s7, s4, s8
 800727a:	ee35 5a24 	vadd.f32	s10, s10, s9
 800727e:	ee77 4a67 	vsub.f32	s9, s14, s15
 8007282:	ed82 5a01 	vstr	s10, [r2, #4]
 8007286:	9a05      	ldr	r2, [sp, #20]
 8007288:	ee34 5a83 	vadd.f32	s10, s9, s6
 800728c:	edd2 1a00 	vldr	s3, [r2]
 8007290:	edd2 2a01 	vldr	s5, [r2, #4]
 8007294:	9a02      	ldr	r2, [sp, #8]
 8007296:	ee73 3ae5 	vsub.f32	s7, s7, s11
 800729a:	ee36 6a42 	vsub.f32	s12, s12, s4
 800729e:	ee63 4aa1 	vmul.f32	s9, s7, s3
 80072a2:	ee63 3aa2 	vmul.f32	s7, s7, s5
 80072a6:	ee65 2a22 	vmul.f32	s5, s10, s5
 80072aa:	ee25 5a21 	vmul.f32	s10, s10, s3
 80072ae:	ee74 2aa2 	vadd.f32	s5, s9, s5
 80072b2:	ee35 5a63 	vsub.f32	s10, s10, s7
 80072b6:	ee76 6ae7 	vsub.f32	s13, s13, s15
 80072ba:	edcb 2a00 	vstr	s5, [fp]
 80072be:	ed8b 5a01 	vstr	s10, [fp, #4]
 80072c2:	edd2 3a01 	vldr	s7, [r2, #4]
 80072c6:	ed92 5a00 	vldr	s10, [r2]
 80072ca:	9a06      	ldr	r2, [sp, #24]
 80072cc:	ee76 6ac3 	vsub.f32	s13, s13, s6
 80072d0:	ee36 6a65 	vsub.f32	s12, s12, s11
 80072d4:	ee66 4a85 	vmul.f32	s9, s13, s10
 80072d8:	ee26 5a05 	vmul.f32	s10, s12, s10
 80072dc:	ee66 6aa3 	vmul.f32	s13, s13, s7
 80072e0:	ee26 6a23 	vmul.f32	s12, s12, s7
 80072e4:	ee75 6a66 	vsub.f32	s13, s10, s13
 80072e8:	ee34 6a86 	vadd.f32	s12, s9, s12
 80072ec:	ee34 4a42 	vsub.f32	s8, s8, s4
 80072f0:	ee37 7a27 	vadd.f32	s14, s14, s15
 80072f4:	edc0 6a01 	vstr	s13, [r0, #4]
 80072f8:	ed80 6a00 	vstr	s12, [r0]
 80072fc:	ed92 6a01 	vldr	s12, [r2, #4]
 8007300:	9803      	ldr	r0, [sp, #12]
 8007302:	ee77 7a43 	vsub.f32	s15, s14, s6
 8007306:	ee75 5a84 	vadd.f32	s11, s11, s8
 800730a:	ed92 7a00 	vldr	s14, [r2]
 800730e:	ee65 6a87 	vmul.f32	s13, s11, s14
 8007312:	ee27 7a87 	vmul.f32	s14, s15, s14
 8007316:	ee65 5a86 	vmul.f32	s11, s11, s12
 800731a:	ee67 7a86 	vmul.f32	s15, s15, s12
 800731e:	ee77 5a65 	vsub.f32	s11, s14, s11
 8007322:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007326:	edca 5a01 	vstr	s11, [sl, #4]
 800732a:	edca 7a00 	vstr	s15, [sl]
 800732e:	6872      	ldr	r2, [r6, #4]
 8007330:	4621      	mov	r1, r4
 8007332:	2304      	movs	r3, #4
 8007334:	f000 f97a 	bl	800762c <arm_radix8_butterfly_f32>
 8007338:	9809      	ldr	r0, [sp, #36]	; 0x24
 800733a:	6872      	ldr	r2, [r6, #4]
 800733c:	4621      	mov	r1, r4
 800733e:	2304      	movs	r3, #4
 8007340:	f000 f974 	bl	800762c <arm_radix8_butterfly_f32>
 8007344:	980a      	ldr	r0, [sp, #40]	; 0x28
 8007346:	6872      	ldr	r2, [r6, #4]
 8007348:	4621      	mov	r1, r4
 800734a:	2304      	movs	r3, #4
 800734c:	f000 f96e 	bl	800762c <arm_radix8_butterfly_f32>
 8007350:	9801      	ldr	r0, [sp, #4]
 8007352:	6872      	ldr	r2, [r6, #4]
 8007354:	4621      	mov	r1, r4
 8007356:	2304      	movs	r3, #4
 8007358:	b00f      	add	sp, #60	; 0x3c
 800735a:	ecbd 8b0a 	vpop	{d8-d12}
 800735e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007362:	f000 b963 	b.w	800762c <arm_radix8_butterfly_f32>
 8007366:	bf00      	nop

08007368 <arm_cfft_f32>:
 8007368:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800736c:	2a01      	cmp	r2, #1
 800736e:	4606      	mov	r6, r0
 8007370:	4617      	mov	r7, r2
 8007372:	460c      	mov	r4, r1
 8007374:	4698      	mov	r8, r3
 8007376:	8805      	ldrh	r5, [r0, #0]
 8007378:	d054      	beq.n	8007424 <arm_cfft_f32+0xbc>
 800737a:	f5b5 7f80 	cmp.w	r5, #256	; 0x100
 800737e:	d04c      	beq.n	800741a <arm_cfft_f32+0xb2>
 8007380:	d916      	bls.n	80073b0 <arm_cfft_f32+0x48>
 8007382:	f5b5 6f80 	cmp.w	r5, #1024	; 0x400
 8007386:	d01a      	beq.n	80073be <arm_cfft_f32+0x56>
 8007388:	d95c      	bls.n	8007444 <arm_cfft_f32+0xdc>
 800738a:	f5b5 6f00 	cmp.w	r5, #2048	; 0x800
 800738e:	d044      	beq.n	800741a <arm_cfft_f32+0xb2>
 8007390:	f5b5 5f80 	cmp.w	r5, #4096	; 0x1000
 8007394:	d105      	bne.n	80073a2 <arm_cfft_f32+0x3a>
 8007396:	4620      	mov	r0, r4
 8007398:	4629      	mov	r1, r5
 800739a:	6872      	ldr	r2, [r6, #4]
 800739c:	2301      	movs	r3, #1
 800739e:	f000 f945 	bl	800762c <arm_radix8_butterfly_f32>
 80073a2:	f1b8 0f00 	cmp.w	r8, #0
 80073a6:	d111      	bne.n	80073cc <arm_cfft_f32+0x64>
 80073a8:	2f01      	cmp	r7, #1
 80073aa:	d016      	beq.n	80073da <arm_cfft_f32+0x72>
 80073ac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80073b0:	2d20      	cmp	r5, #32
 80073b2:	d032      	beq.n	800741a <arm_cfft_f32+0xb2>
 80073b4:	d94a      	bls.n	800744c <arm_cfft_f32+0xe4>
 80073b6:	2d40      	cmp	r5, #64	; 0x40
 80073b8:	d0ed      	beq.n	8007396 <arm_cfft_f32+0x2e>
 80073ba:	2d80      	cmp	r5, #128	; 0x80
 80073bc:	d1f1      	bne.n	80073a2 <arm_cfft_f32+0x3a>
 80073be:	4630      	mov	r0, r6
 80073c0:	4621      	mov	r1, r4
 80073c2:	f7ff fca1 	bl	8006d08 <arm_cfft_radix8by2_f32>
 80073c6:	f1b8 0f00 	cmp.w	r8, #0
 80073ca:	d0ed      	beq.n	80073a8 <arm_cfft_f32+0x40>
 80073cc:	4620      	mov	r0, r4
 80073ce:	89b1      	ldrh	r1, [r6, #12]
 80073d0:	68b2      	ldr	r2, [r6, #8]
 80073d2:	f7f8 fefd 	bl	80001d0 <arm_bitreversal_32>
 80073d6:	2f01      	cmp	r7, #1
 80073d8:	d1e8      	bne.n	80073ac <arm_cfft_f32+0x44>
 80073da:	ee07 5a90 	vmov	s15, r5
 80073de:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80073e2:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 80073e6:	eec7 6aa6 	vdiv.f32	s13, s15, s13
 80073ea:	2d00      	cmp	r5, #0
 80073ec:	d0de      	beq.n	80073ac <arm_cfft_f32+0x44>
 80073ee:	f104 0108 	add.w	r1, r4, #8
 80073f2:	2300      	movs	r3, #0
 80073f4:	3301      	adds	r3, #1
 80073f6:	429d      	cmp	r5, r3
 80073f8:	f101 0108 	add.w	r1, r1, #8
 80073fc:	ed11 7a04 	vldr	s14, [r1, #-16]
 8007400:	ed51 7a03 	vldr	s15, [r1, #-12]
 8007404:	ee27 7a26 	vmul.f32	s14, s14, s13
 8007408:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 800740c:	ed01 7a04 	vstr	s14, [r1, #-16]
 8007410:	ed41 7a03 	vstr	s15, [r1, #-12]
 8007414:	d1ee      	bne.n	80073f4 <arm_cfft_f32+0x8c>
 8007416:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800741a:	4630      	mov	r0, r6
 800741c:	4621      	mov	r1, r4
 800741e:	f7ff fd45 	bl	8006eac <arm_cfft_radix8by4_f32>
 8007422:	e7be      	b.n	80073a2 <arm_cfft_f32+0x3a>
 8007424:	b1ad      	cbz	r5, 8007452 <arm_cfft_f32+0xea>
 8007426:	f101 030c 	add.w	r3, r1, #12
 800742a:	2200      	movs	r2, #0
 800742c:	ed53 7a02 	vldr	s15, [r3, #-8]
 8007430:	3201      	adds	r2, #1
 8007432:	eef1 7a67 	vneg.f32	s15, s15
 8007436:	4295      	cmp	r5, r2
 8007438:	ed43 7a02 	vstr	s15, [r3, #-8]
 800743c:	f103 0308 	add.w	r3, r3, #8
 8007440:	d1f4      	bne.n	800742c <arm_cfft_f32+0xc4>
 8007442:	e79a      	b.n	800737a <arm_cfft_f32+0x12>
 8007444:	f5b5 7f00 	cmp.w	r5, #512	; 0x200
 8007448:	d0a5      	beq.n	8007396 <arm_cfft_f32+0x2e>
 800744a:	e7aa      	b.n	80073a2 <arm_cfft_f32+0x3a>
 800744c:	2d10      	cmp	r5, #16
 800744e:	d0b6      	beq.n	80073be <arm_cfft_f32+0x56>
 8007450:	e7a7      	b.n	80073a2 <arm_cfft_f32+0x3a>
 8007452:	f5b5 7f80 	cmp.w	r5, #256	; 0x100
 8007456:	d894      	bhi.n	8007382 <arm_cfft_f32+0x1a>
 8007458:	e7aa      	b.n	80073b0 <arm_cfft_f32+0x48>
 800745a:	bf00      	nop

0800745c <arm_cmplx_mag_f32>:
 800745c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007460:	ea5f 0892 	movs.w	r8, r2, lsr #2
 8007464:	b084      	sub	sp, #16
 8007466:	d07f      	beq.n	8007568 <arm_cmplx_mag_f32+0x10c>
 8007468:	2700      	movs	r7, #0
 800746a:	f100 0420 	add.w	r4, r0, #32
 800746e:	f101 0510 	add.w	r5, r1, #16
 8007472:	4646      	mov	r6, r8
 8007474:	e05a      	b.n	800752c <arm_cmplx_mag_f32+0xd0>
 8007476:	eeb1 0ae7 	vsqrt.f32	s0, s15
 800747a:	eeb4 0a40 	vcmp.f32	s0, s0
 800747e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007482:	f040 80a4 	bne.w	80075ce <arm_cmplx_mag_f32+0x172>
 8007486:	ed05 0a04 	vstr	s0, [r5, #-16]
 800748a:	ed54 7a06 	vldr	s15, [r4, #-24]	; 0xffffffe8
 800748e:	ed14 0a05 	vldr	s0, [r4, #-20]	; 0xffffffec
 8007492:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8007496:	ee20 0a00 	vmul.f32	s0, s0, s0
 800749a:	ee77 7a80 	vadd.f32	s15, s15, s0
 800749e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80074a2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80074a6:	f2c0 808f 	blt.w	80075c8 <arm_cmplx_mag_f32+0x16c>
 80074aa:	eeb1 0ae7 	vsqrt.f32	s0, s15
 80074ae:	eeb4 0a40 	vcmp.f32	s0, s0
 80074b2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80074b6:	f040 80af 	bne.w	8007618 <arm_cmplx_mag_f32+0x1bc>
 80074ba:	ed05 0a03 	vstr	s0, [r5, #-12]
 80074be:	ed54 7a04 	vldr	s15, [r4, #-16]
 80074c2:	ed14 0a03 	vldr	s0, [r4, #-12]
 80074c6:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80074ca:	ee20 0a00 	vmul.f32	s0, s0, s0
 80074ce:	ee77 7a80 	vadd.f32	s15, s15, s0
 80074d2:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80074d6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80074da:	db72      	blt.n	80075c2 <arm_cmplx_mag_f32+0x166>
 80074dc:	eeb1 0ae7 	vsqrt.f32	s0, s15
 80074e0:	eeb4 0a40 	vcmp.f32	s0, s0
 80074e4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80074e8:	f040 808c 	bne.w	8007604 <arm_cmplx_mag_f32+0x1a8>
 80074ec:	ed05 0a02 	vstr	s0, [r5, #-8]
 80074f0:	ed54 7a02 	vldr	s15, [r4, #-8]
 80074f4:	ed14 0a01 	vldr	s0, [r4, #-4]
 80074f8:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80074fc:	ee20 0a00 	vmul.f32	s0, s0, s0
 8007500:	ee77 7a80 	vadd.f32	s15, s15, s0
 8007504:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8007508:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800750c:	db20      	blt.n	8007550 <arm_cmplx_mag_f32+0xf4>
 800750e:	eeb1 0ae7 	vsqrt.f32	s0, s15
 8007512:	eeb4 0a40 	vcmp.f32	s0, s0
 8007516:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800751a:	d169      	bne.n	80075f0 <arm_cmplx_mag_f32+0x194>
 800751c:	3e01      	subs	r6, #1
 800751e:	ed05 0a01 	vstr	s0, [r5, #-4]
 8007522:	f104 0420 	add.w	r4, r4, #32
 8007526:	f105 0510 	add.w	r5, r5, #16
 800752a:	d019      	beq.n	8007560 <arm_cmplx_mag_f32+0x104>
 800752c:	ed54 7a08 	vldr	s15, [r4, #-32]	; 0xffffffe0
 8007530:	ed14 0a07 	vldr	s0, [r4, #-28]	; 0xffffffe4
 8007534:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8007538:	ee20 0a00 	vmul.f32	s0, s0, s0
 800753c:	ee77 7a80 	vadd.f32	s15, s15, s0
 8007540:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8007544:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007548:	da95      	bge.n	8007476 <arm_cmplx_mag_f32+0x1a>
 800754a:	f845 7c10 	str.w	r7, [r5, #-16]
 800754e:	e79c      	b.n	800748a <arm_cmplx_mag_f32+0x2e>
 8007550:	3e01      	subs	r6, #1
 8007552:	f845 7c04 	str.w	r7, [r5, #-4]
 8007556:	f104 0420 	add.w	r4, r4, #32
 800755a:	f105 0510 	add.w	r5, r5, #16
 800755e:	d1e5      	bne.n	800752c <arm_cmplx_mag_f32+0xd0>
 8007560:	eb00 1048 	add.w	r0, r0, r8, lsl #5
 8007564:	eb01 1108 	add.w	r1, r1, r8, lsl #4
 8007568:	f012 0503 	ands.w	r5, r2, #3
 800756c:	d026      	beq.n	80075bc <arm_cmplx_mag_f32+0x160>
 800756e:	2600      	movs	r6, #0
 8007570:	f100 0408 	add.w	r4, r0, #8
 8007574:	e00c      	b.n	8007590 <arm_cmplx_mag_f32+0x134>
 8007576:	eeb1 0ae7 	vsqrt.f32	s0, s15
 800757a:	eeb4 0a40 	vcmp.f32	s0, s0
 800757e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007582:	d12e      	bne.n	80075e2 <arm_cmplx_mag_f32+0x186>
 8007584:	3d01      	subs	r5, #1
 8007586:	ed01 0a01 	vstr	s0, [r1, #-4]
 800758a:	f104 0408 	add.w	r4, r4, #8
 800758e:	d015      	beq.n	80075bc <arm_cmplx_mag_f32+0x160>
 8007590:	ed54 7a02 	vldr	s15, [r4, #-8]
 8007594:	ed14 0a01 	vldr	s0, [r4, #-4]
 8007598:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800759c:	ee20 0a00 	vmul.f32	s0, s0, s0
 80075a0:	3104      	adds	r1, #4
 80075a2:	ee77 7a80 	vadd.f32	s15, s15, s0
 80075a6:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80075aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80075ae:	dae2      	bge.n	8007576 <arm_cmplx_mag_f32+0x11a>
 80075b0:	3d01      	subs	r5, #1
 80075b2:	f841 6c04 	str.w	r6, [r1, #-4]
 80075b6:	f104 0408 	add.w	r4, r4, #8
 80075ba:	d1e9      	bne.n	8007590 <arm_cmplx_mag_f32+0x134>
 80075bc:	b004      	add	sp, #16
 80075be:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80075c2:	f845 7c08 	str.w	r7, [r5, #-8]
 80075c6:	e793      	b.n	80074f0 <arm_cmplx_mag_f32+0x94>
 80075c8:	f845 7c0c 	str.w	r7, [r5, #-12]
 80075cc:	e777      	b.n	80074be <arm_cmplx_mag_f32+0x62>
 80075ce:	eeb0 0a67 	vmov.f32	s0, s15
 80075d2:	9203      	str	r2, [sp, #12]
 80075d4:	9102      	str	r1, [sp, #8]
 80075d6:	9001      	str	r0, [sp, #4]
 80075d8:	f003 fac6 	bl	800ab68 <sqrtf>
 80075dc:	a801      	add	r0, sp, #4
 80075de:	c807      	ldmia	r0, {r0, r1, r2}
 80075e0:	e751      	b.n	8007486 <arm_cmplx_mag_f32+0x2a>
 80075e2:	eeb0 0a67 	vmov.f32	s0, s15
 80075e6:	9101      	str	r1, [sp, #4]
 80075e8:	f003 fabe 	bl	800ab68 <sqrtf>
 80075ec:	9901      	ldr	r1, [sp, #4]
 80075ee:	e7c9      	b.n	8007584 <arm_cmplx_mag_f32+0x128>
 80075f0:	eeb0 0a67 	vmov.f32	s0, s15
 80075f4:	9203      	str	r2, [sp, #12]
 80075f6:	9102      	str	r1, [sp, #8]
 80075f8:	9001      	str	r0, [sp, #4]
 80075fa:	f003 fab5 	bl	800ab68 <sqrtf>
 80075fe:	a801      	add	r0, sp, #4
 8007600:	c807      	ldmia	r0, {r0, r1, r2}
 8007602:	e78b      	b.n	800751c <arm_cmplx_mag_f32+0xc0>
 8007604:	eeb0 0a67 	vmov.f32	s0, s15
 8007608:	9203      	str	r2, [sp, #12]
 800760a:	9102      	str	r1, [sp, #8]
 800760c:	9001      	str	r0, [sp, #4]
 800760e:	f003 faab 	bl	800ab68 <sqrtf>
 8007612:	a801      	add	r0, sp, #4
 8007614:	c807      	ldmia	r0, {r0, r1, r2}
 8007616:	e769      	b.n	80074ec <arm_cmplx_mag_f32+0x90>
 8007618:	eeb0 0a67 	vmov.f32	s0, s15
 800761c:	9203      	str	r2, [sp, #12]
 800761e:	9102      	str	r1, [sp, #8]
 8007620:	9001      	str	r0, [sp, #4]
 8007622:	f003 faa1 	bl	800ab68 <sqrtf>
 8007626:	a801      	add	r0, sp, #4
 8007628:	c807      	ldmia	r0, {r0, r1, r2}
 800762a:	e746      	b.n	80074ba <arm_cmplx_mag_f32+0x5e>

0800762c <arm_radix8_butterfly_f32>:
 800762c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007630:	ed2d 8b10 	vpush	{d8-d15}
 8007634:	b09d      	sub	sp, #116	; 0x74
 8007636:	461c      	mov	r4, r3
 8007638:	ed9f bac8 	vldr	s22, [pc, #800]	; 800795c <arm_radix8_butterfly_f32+0x330>
 800763c:	921a      	str	r2, [sp, #104]	; 0x68
 800763e:	1d03      	adds	r3, r0, #4
 8007640:	4682      	mov	sl, r0
 8007642:	4689      	mov	r9, r1
 8007644:	468b      	mov	fp, r1
 8007646:	931b      	str	r3, [sp, #108]	; 0x6c
 8007648:	9400      	str	r4, [sp, #0]
 800764a:	469e      	mov	lr, r3
 800764c:	ea4f 03db 	mov.w	r3, fp, lsr #3
 8007650:	005a      	lsls	r2, r3, #1
 8007652:	18d6      	adds	r6, r2, r3
 8007654:	18f5      	adds	r5, r6, r3
 8007656:	9203      	str	r2, [sp, #12]
 8007658:	195a      	adds	r2, r3, r5
 800765a:	18d0      	adds	r0, r2, r3
 800765c:	00df      	lsls	r7, r3, #3
 800765e:	1819      	adds	r1, r3, r0
 8007660:	463c      	mov	r4, r7
 8007662:	9701      	str	r7, [sp, #4]
 8007664:	4457      	add	r7, sl
 8007666:	930c      	str	r3, [sp, #48]	; 0x30
 8007668:	eb0a 02c2 	add.w	r2, sl, r2, lsl #3
 800766c:	011b      	lsls	r3, r3, #4
 800766e:	eb0a 01c1 	add.w	r1, sl, r1, lsl #3
 8007672:	eb07 0c04 	add.w	ip, r7, r4
 8007676:	9c00      	ldr	r4, [sp, #0]
 8007678:	9302      	str	r3, [sp, #8]
 800767a:	eb0a 06c6 	add.w	r6, sl, r6, lsl #3
 800767e:	eb0a 05c5 	add.w	r5, sl, r5, lsl #3
 8007682:	3204      	adds	r2, #4
 8007684:	3104      	adds	r1, #4
 8007686:	eb0a 00c0 	add.w	r0, sl, r0, lsl #3
 800768a:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800768e:	f04f 0800 	mov.w	r8, #0
 8007692:	eddc 7a00 	vldr	s15, [ip]
 8007696:	edd7 6a00 	vldr	s13, [r7]
 800769a:	edd6 3a00 	vldr	s7, [r6]
 800769e:	ed5e aa01 	vldr	s21, [lr, #-4]
 80076a2:	edd5 4a00 	vldr	s9, [r5]
 80076a6:	ed90 2a00 	vldr	s4, [r0]
 80076aa:	ed12 7a01 	vldr	s14, [r2, #-4]
 80076ae:	ed51 0a01 	vldr	s1, [r1, #-4]
 80076b2:	ee77 8a82 	vadd.f32	s17, s15, s4
 80076b6:	ee33 4aa0 	vadd.f32	s8, s7, s1
 80076ba:	ee76 1a87 	vadd.f32	s3, s13, s14
 80076be:	ee3a 3aa4 	vadd.f32	s6, s21, s9
 80076c2:	ee31 6a84 	vadd.f32	s12, s3, s8
 80076c6:	ee33 5a28 	vadd.f32	s10, s6, s17
 80076ca:	ee36 7ac7 	vsub.f32	s14, s13, s14
 80076ce:	ee75 6a06 	vadd.f32	s13, s10, s12
 80076d2:	ee35 5a46 	vsub.f32	s10, s10, s12
 80076d6:	ed4e 6a01 	vstr	s13, [lr, #-4]
 80076da:	ed85 5a00 	vstr	s10, [r5]
 80076de:	ed96 1a01 	vldr	s2, [r6, #4]
 80076e2:	edd7 5a01 	vldr	s11, [r7, #4]
 80076e6:	ed92 aa00 	vldr	s20, [r2]
 80076ea:	ed91 6a00 	vldr	s12, [r1]
 80076ee:	ed9e 9a00 	vldr	s18, [lr]
 80076f2:	ed95 5a01 	vldr	s10, [r5, #4]
 80076f6:	eddc 6a01 	vldr	s13, [ip, #4]
 80076fa:	edd0 9a01 	vldr	s19, [r0, #4]
 80076fe:	ee73 0ae0 	vsub.f32	s1, s7, s1
 8007702:	ee71 2a46 	vsub.f32	s5, s2, s12
 8007706:	ee75 3aca 	vsub.f32	s7, s11, s20
 800770a:	ee37 0a60 	vsub.f32	s0, s14, s1
 800770e:	ee33 8aa2 	vadd.f32	s16, s7, s5
 8007712:	ee37 7a20 	vadd.f32	s14, s14, s1
 8007716:	ee73 2ae2 	vsub.f32	s5, s7, s5
 800771a:	ee37 2ac2 	vsub.f32	s4, s15, s4
 800771e:	ee79 3a05 	vadd.f32	s7, s18, s10
 8007722:	ee60 0a0b 	vmul.f32	s1, s0, s22
 8007726:	ee39 5a45 	vsub.f32	s10, s18, s10
 800772a:	ee7a 4ae4 	vsub.f32	s9, s21, s9
 800772e:	ee36 9aa9 	vadd.f32	s18, s13, s19
 8007732:	ee75 5a8a 	vadd.f32	s11, s11, s20
 8007736:	ee31 6a06 	vadd.f32	s12, s2, s12
 800773a:	ee76 6ae9 	vsub.f32	s13, s13, s19
 800773e:	ee28 8a0b 	vmul.f32	s16, s16, s22
 8007742:	ee62 2a8b 	vmul.f32	s5, s5, s22
 8007746:	ee67 7a0b 	vmul.f32	s15, s14, s22
 800774a:	ee33 3a68 	vsub.f32	s6, s6, s17
 800774e:	ee36 0a88 	vadd.f32	s0, s13, s16
 8007752:	ee75 8a86 	vadd.f32	s17, s11, s12
 8007756:	ee36 7ac8 	vsub.f32	s14, s13, s16
 800775a:	ee71 1ac4 	vsub.f32	s3, s3, s8
 800775e:	ee75 6a62 	vsub.f32	s13, s10, s5
 8007762:	ee33 4ac9 	vsub.f32	s8, s7, s18
 8007766:	ee35 6ac6 	vsub.f32	s12, s11, s12
 800776a:	ee33 1a89 	vadd.f32	s2, s7, s18
 800776e:	ee74 5ae0 	vsub.f32	s11, s9, s1
 8007772:	ee74 3aa0 	vadd.f32	s7, s9, s1
 8007776:	ee75 4a22 	vadd.f32	s9, s10, s5
 800777a:	ee32 5a27 	vadd.f32	s10, s4, s15
 800777e:	ee72 7a67 	vsub.f32	s15, s4, s15
 8007782:	ee33 8a06 	vadd.f32	s16, s6, s12
 8007786:	ee75 2a87 	vadd.f32	s5, s11, s14
 800778a:	ee31 9a28 	vadd.f32	s18, s2, s17
 800778e:	ee33 6a46 	vsub.f32	s12, s6, s12
 8007792:	ee74 0a61 	vsub.f32	s1, s8, s3
 8007796:	ee33 2a80 	vadd.f32	s4, s7, s0
 800779a:	ee35 7ac7 	vsub.f32	s14, s11, s14
 800779e:	ee34 3ac5 	vsub.f32	s6, s9, s10
 80077a2:	ee76 5ae7 	vsub.f32	s11, s13, s15
 80077a6:	ee31 1a68 	vsub.f32	s2, s2, s17
 80077aa:	ee34 4a21 	vadd.f32	s8, s8, s3
 80077ae:	ee73 3ac0 	vsub.f32	s7, s7, s0
 80077b2:	ee74 4a85 	vadd.f32	s9, s9, s10
 80077b6:	ee76 6aa7 	vadd.f32	s13, s13, s15
 80077ba:	44d8      	add	r8, fp
 80077bc:	45c1      	cmp	r9, r8
 80077be:	ed8e 9a00 	vstr	s18, [lr]
 80077c2:	ed85 1a01 	vstr	s2, [r5, #4]
 80077c6:	449e      	add	lr, r3
 80077c8:	ed8c 8a00 	vstr	s16, [ip]
 80077cc:	441d      	add	r5, r3
 80077ce:	ed80 6a00 	vstr	s12, [r0]
 80077d2:	edcc 0a01 	vstr	s1, [ip, #4]
 80077d6:	ed80 4a01 	vstr	s8, [r0, #4]
 80077da:	449c      	add	ip, r3
 80077dc:	ed87 2a00 	vstr	s4, [r7]
 80077e0:	4418      	add	r0, r3
 80077e2:	ed41 3a01 	vstr	s7, [r1, #-4]
 80077e6:	ed42 2a01 	vstr	s5, [r2, #-4]
 80077ea:	ed86 7a00 	vstr	s14, [r6]
 80077ee:	ed87 3a01 	vstr	s6, [r7, #4]
 80077f2:	edc1 4a00 	vstr	s9, [r1]
 80077f6:	441f      	add	r7, r3
 80077f8:	edc2 5a00 	vstr	s11, [r2]
 80077fc:	4419      	add	r1, r3
 80077fe:	edc6 6a01 	vstr	s13, [r6, #4]
 8007802:	441a      	add	r2, r3
 8007804:	441e      	add	r6, r3
 8007806:	f63f af44 	bhi.w	8007692 <arm_radix8_butterfly_f32+0x66>
 800780a:	990c      	ldr	r1, [sp, #48]	; 0x30
 800780c:	2907      	cmp	r1, #7
 800780e:	4620      	mov	r0, r4
 8007810:	f240 81e9 	bls.w	8007be6 <arm_radix8_butterfly_f32+0x5ba>
 8007814:	eb04 0744 	add.w	r7, r4, r4, lsl #1
 8007818:	193e      	adds	r6, r7, r4
 800781a:	1935      	adds	r5, r6, r4
 800781c:	9c03      	ldr	r4, [sp, #12]
 800781e:	9000      	str	r0, [sp, #0]
 8007820:	4622      	mov	r2, r4
 8007822:	3201      	adds	r2, #1
 8007824:	eb02 0281 	add.w	r2, r2, r1, lsl #2
 8007828:	9900      	ldr	r1, [sp, #0]
 800782a:	1828      	adds	r0, r5, r0
 800782c:	eb00 0e01 	add.w	lr, r0, r1
 8007830:	990c      	ldr	r1, [sp, #48]	; 0x30
 8007832:	440a      	add	r2, r1
 8007834:	eb04 0c01 	add.w	ip, r4, r1
 8007838:	ea4f 04ce 	mov.w	r4, lr, lsl #3
 800783c:	eb0a 0ec2 	add.w	lr, sl, r2, lsl #3
 8007840:	9a00      	ldr	r2, [sp, #0]
 8007842:	940f      	str	r4, [sp, #60]	; 0x3c
 8007844:	00ed      	lsls	r5, r5, #3
 8007846:	9511      	str	r5, [sp, #68]	; 0x44
 8007848:	00d5      	lsls	r5, r2, #3
 800784a:	950d      	str	r5, [sp, #52]	; 0x34
 800784c:	9d01      	ldr	r5, [sp, #4]
 800784e:	3508      	adds	r5, #8
 8007850:	9516      	str	r5, [sp, #88]	; 0x58
 8007852:	9d02      	ldr	r5, [sp, #8]
 8007854:	3508      	adds	r5, #8
 8007856:	0114      	lsls	r4, r2, #4
 8007858:	9517      	str	r5, [sp, #92]	; 0x5c
 800785a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800785c:	9d1a      	ldr	r5, [sp, #104]	; 0x68
 800785e:	940e      	str	r4, [sp, #56]	; 0x38
 8007860:	00c0      	lsls	r0, r0, #3
 8007862:	9010      	str	r0, [sp, #64]	; 0x40
 8007864:	18aa      	adds	r2, r5, r2
 8007866:	9207      	str	r2, [sp, #28]
 8007868:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800786a:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 800786c:	18aa      	adds	r2, r5, r2
 800786e:	9208      	str	r2, [sp, #32]
 8007870:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8007872:	18aa      	adds	r2, r5, r2
 8007874:	9209      	str	r2, [sp, #36]	; 0x24
 8007876:	eb01 0181 	add.w	r1, r1, r1, lsl #2
 800787a:	f10e 0204 	add.w	r2, lr, #4
 800787e:	920a      	str	r2, [sp, #40]	; 0x28
 8007880:	00c9      	lsls	r1, r1, #3
 8007882:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007884:	310c      	adds	r1, #12
 8007886:	00f6      	lsls	r6, r6, #3
 8007888:	ea4f 00cc 	mov.w	r0, ip, lsl #3
 800788c:	9114      	str	r1, [sp, #80]	; 0x50
 800788e:	18a9      	adds	r1, r5, r2
 8007890:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8007892:	9612      	str	r6, [sp, #72]	; 0x48
 8007894:	00ff      	lsls	r7, r7, #3
 8007896:	19ae      	adds	r6, r5, r6
 8007898:	3008      	adds	r0, #8
 800789a:	ea4f 1c0c 	mov.w	ip, ip, lsl #4
 800789e:	9606      	str	r6, [sp, #24]
 80078a0:	9019      	str	r0, [sp, #100]	; 0x64
 80078a2:	18aa      	adds	r2, r5, r2
 80078a4:	0164      	lsls	r4, r4, #5
 80078a6:	19ee      	adds	r6, r5, r7
 80078a8:	f10c 000c 	add.w	r0, ip, #12
 80078ac:	9713      	str	r7, [sp, #76]	; 0x4c
 80078ae:	9604      	str	r6, [sp, #16]
 80078b0:	9015      	str	r0, [sp, #84]	; 0x54
 80078b2:	9103      	str	r1, [sp, #12]
 80078b4:	9205      	str	r2, [sp, #20]
 80078b6:	f104 0208 	add.w	r2, r4, #8
 80078ba:	9218      	str	r2, [sp, #96]	; 0x60
 80078bc:	f04f 0801 	mov.w	r8, #1
 80078c0:	2200      	movs	r2, #0
 80078c2:	f102 0108 	add.w	r1, r2, #8
 80078c6:	460f      	mov	r7, r1
 80078c8:	910b      	str	r1, [sp, #44]	; 0x2c
 80078ca:	9918      	ldr	r1, [sp, #96]	; 0x60
 80078cc:	188e      	adds	r6, r1, r2
 80078ce:	9916      	ldr	r1, [sp, #88]	; 0x58
 80078d0:	188d      	adds	r5, r1, r2
 80078d2:	9917      	ldr	r1, [sp, #92]	; 0x5c
 80078d4:	188c      	adds	r4, r1, r2
 80078d6:	9919      	ldr	r1, [sp, #100]	; 0x64
 80078d8:	1888      	adds	r0, r1, r2
 80078da:	9914      	ldr	r1, [sp, #80]	; 0x50
 80078dc:	eb01 0c02 	add.w	ip, r1, r2
 80078e0:	9915      	ldr	r1, [sp, #84]	; 0x54
 80078e2:	440a      	add	r2, r1
 80078e4:	9903      	ldr	r1, [sp, #12]
 80078e6:	edd1 fa00 	vldr	s31, [r1]
 80078ea:	9905      	ldr	r1, [sp, #20]
 80078ec:	ed91 fa00 	vldr	s30, [r1]
 80078f0:	9904      	ldr	r1, [sp, #16]
 80078f2:	edd1 ea00 	vldr	s29, [r1]
 80078f6:	9906      	ldr	r1, [sp, #24]
 80078f8:	ed91 ea00 	vldr	s28, [r1]
 80078fc:	9909      	ldr	r1, [sp, #36]	; 0x24
 80078fe:	edd1 da00 	vldr	s27, [r1]
 8007902:	9908      	ldr	r1, [sp, #32]
 8007904:	ed91 da00 	vldr	s26, [r1]
 8007908:	9907      	ldr	r1, [sp, #28]
 800790a:	edd1 ca00 	vldr	s25, [r1]
 800790e:	9903      	ldr	r1, [sp, #12]
 8007910:	ed91 ca01 	vldr	s24, [r1, #4]
 8007914:	9905      	ldr	r1, [sp, #20]
 8007916:	edd1 ba01 	vldr	s23, [r1, #4]
 800791a:	9904      	ldr	r1, [sp, #16]
 800791c:	edd1 aa01 	vldr	s21, [r1, #4]
 8007920:	9906      	ldr	r1, [sp, #24]
 8007922:	ed91 aa01 	vldr	s20, [r1, #4]
 8007926:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007928:	edd1 7a01 	vldr	s15, [r1, #4]
 800792c:	9908      	ldr	r1, [sp, #32]
 800792e:	edcd 7a00 	vstr	s15, [sp]
 8007932:	edd1 7a01 	vldr	s15, [r1, #4]
 8007936:	9907      	ldr	r1, [sp, #28]
 8007938:	edcd 7a01 	vstr	s15, [sp, #4]
 800793c:	edd1 7a01 	vldr	s15, [r1, #4]
 8007940:	eb0a 0e07 	add.w	lr, sl, r7
 8007944:	9f0a      	ldr	r7, [sp, #40]	; 0x28
 8007946:	edcd 7a02 	vstr	s15, [sp, #8]
 800794a:	eb0c 010a 	add.w	r1, ip, sl
 800794e:	4456      	add	r6, sl
 8007950:	4455      	add	r5, sl
 8007952:	4454      	add	r4, sl
 8007954:	4450      	add	r0, sl
 8007956:	4452      	add	r2, sl
 8007958:	46c4      	mov	ip, r8
 800795a:	e001      	b.n	8007960 <arm_radix8_butterfly_f32+0x334>
 800795c:	3f3504f3 	.word	0x3f3504f3
 8007960:	ed96 5a00 	vldr	s10, [r6]
 8007964:	ed52 9a01 	vldr	s19, [r2, #-4]
 8007968:	ed11 6a01 	vldr	s12, [r1, #-4]
 800796c:	edd0 7a00 	vldr	s15, [r0]
 8007970:	ed17 7a01 	vldr	s14, [r7, #-4]
 8007974:	edde 3a00 	vldr	s7, [lr]
 8007978:	ed94 3a00 	vldr	s6, [r4]
 800797c:	ed95 2a00 	vldr	s4, [r5]
 8007980:	ed9e 0a01 	vldr	s0, [lr, #4]
 8007984:	ee33 8a85 	vadd.f32	s16, s7, s10
 8007988:	ee32 1a06 	vadd.f32	s2, s4, s12
 800798c:	ee33 4a29 	vadd.f32	s8, s6, s19
 8007990:	ee77 4a87 	vadd.f32	s9, s15, s14
 8007994:	ee78 1a04 	vadd.f32	s3, s16, s8
 8007998:	ee71 6a24 	vadd.f32	s13, s2, s9
 800799c:	ee32 2a46 	vsub.f32	s4, s4, s12
 80079a0:	ee31 6aa6 	vadd.f32	s12, s3, s13
 80079a4:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80079a8:	ed8e 6a00 	vstr	s12, [lr]
 80079ac:	edd0 8a01 	vldr	s17, [r0, #4]
 80079b0:	ed95 9a01 	vldr	s18, [r5, #4]
 80079b4:	edd1 2a00 	vldr	s5, [r1]
 80079b8:	ed97 7a00 	vldr	s14, [r7]
 80079bc:	edd4 0a01 	vldr	s1, [r4, #4]
 80079c0:	ed96 6a01 	vldr	s12, [r6, #4]
 80079c4:	edd2 5a00 	vldr	s11, [r2]
 80079c8:	ee73 3ac5 	vsub.f32	s7, s7, s10
 80079cc:	ee33 3a69 	vsub.f32	s6, s6, s19
 80079d0:	ee39 5a62 	vsub.f32	s10, s18, s5
 80079d4:	ee78 9ac7 	vsub.f32	s19, s17, s14
 80079d8:	ee38 4a44 	vsub.f32	s8, s16, s8
 80079dc:	ee38 7a87 	vadd.f32	s14, s17, s14
 80079e0:	ee30 8aa5 	vadd.f32	s16, s1, s11
 80079e4:	ee79 2a22 	vadd.f32	s5, s18, s5
 80079e8:	ee75 8a69 	vsub.f32	s17, s10, s19
 80079ec:	ee32 9a27 	vadd.f32	s18, s4, s15
 80079f0:	ee35 5a29 	vadd.f32	s10, s10, s19
 80079f4:	ee72 7a67 	vsub.f32	s15, s4, s15
 80079f8:	ee30 2a06 	vadd.f32	s4, s0, s12
 80079fc:	ee69 9a0b 	vmul.f32	s19, s18, s22
 8007a00:	ee70 5ae5 	vsub.f32	s11, s1, s11
 8007a04:	ee32 9a08 	vadd.f32	s18, s4, s16
 8007a08:	ee68 8a8b 	vmul.f32	s17, s17, s22
 8007a0c:	ee32 2a48 	vsub.f32	s4, s4, s16
 8007a10:	ee71 4a64 	vsub.f32	s9, s2, s9
 8007a14:	ee25 5a0b 	vmul.f32	s10, s10, s22
 8007a18:	ee32 1a87 	vadd.f32	s2, s5, s14
 8007a1c:	ee67 7a8b 	vmul.f32	s15, s15, s22
 8007a20:	ee72 2ac7 	vsub.f32	s5, s5, s14
 8007a24:	ee30 6a46 	vsub.f32	s12, s0, s12
 8007a28:	ee73 0a29 	vadd.f32	s1, s6, s19
 8007a2c:	ee36 0a28 	vadd.f32	s0, s12, s17
 8007a30:	ee33 3a69 	vsub.f32	s6, s6, s19
 8007a34:	ee32 7a64 	vsub.f32	s14, s4, s9
 8007a38:	ee73 9aa7 	vadd.f32	s19, s7, s15
 8007a3c:	ee36 6a68 	vsub.f32	s12, s12, s17
 8007a40:	ee73 7ae7 	vsub.f32	s15, s7, s15
 8007a44:	ee75 8a85 	vadd.f32	s17, s11, s10
 8007a48:	ee74 3a22 	vadd.f32	s7, s8, s5
 8007a4c:	ee35 5ac5 	vsub.f32	s10, s11, s10
 8007a50:	ee71 6ae6 	vsub.f32	s13, s3, s13
 8007a54:	ee79 1a41 	vsub.f32	s3, s18, s2
 8007a58:	ee39 8aa8 	vadd.f32	s16, s19, s17
 8007a5c:	ee76 5a43 	vsub.f32	s11, s12, s6
 8007a60:	ee74 2a62 	vsub.f32	s5, s8, s5
 8007a64:	ee72 4a24 	vadd.f32	s9, s4, s9
 8007a68:	ee30 4a60 	vsub.f32	s8, s0, s1
 8007a6c:	ee79 8ae8 	vsub.f32	s17, s19, s17
 8007a70:	ee30 0a20 	vadd.f32	s0, s0, s1
 8007a74:	ee77 9a85 	vadd.f32	s19, s15, s10
 8007a78:	ee36 6a03 	vadd.f32	s12, s12, s6
 8007a7c:	ee77 7ac5 	vsub.f32	s15, s15, s10
 8007a80:	ee2e 2a21 	vmul.f32	s4, s28, s3
 8007a84:	ee2e 5a26 	vmul.f32	s10, s28, s13
 8007a88:	ee6f 0a23 	vmul.f32	s1, s30, s7
 8007a8c:	ee2a 3a21 	vmul.f32	s6, s20, s3
 8007a90:	ee39 1a01 	vadd.f32	s2, s18, s2
 8007a94:	ee6a 6a26 	vmul.f32	s13, s20, s13
 8007a98:	ee2b 9a87 	vmul.f32	s18, s23, s14
 8007a9c:	ee6b 3aa3 	vmul.f32	s7, s23, s7
 8007aa0:	ee2f 7a07 	vmul.f32	s14, s30, s14
 8007aa4:	ee6f 1a84 	vmul.f32	s3, s31, s8
 8007aa8:	ee35 3a03 	vadd.f32	s6, s10, s6
 8007aac:	ee72 6a66 	vsub.f32	s13, s4, s13
 8007ab0:	ee2c 5a04 	vmul.f32	s10, s24, s8
 8007ab4:	ee2f 2a88 	vmul.f32	s4, s31, s16
 8007ab8:	ed9d 4a02 	vldr	s8, [sp, #8]
 8007abc:	ed8e 1a01 	vstr	s2, [lr, #4]
 8007ac0:	ee77 3a63 	vsub.f32	s7, s14, s7
 8007ac4:	ee2c 8a08 	vmul.f32	s16, s24, s16
 8007ac8:	ed9d 7a01 	vldr	s14, [sp, #4]
 8007acc:	ed86 3a00 	vstr	s6, [r6]
 8007ad0:	ee30 9a89 	vadd.f32	s18, s1, s18
 8007ad4:	ee32 2a05 	vadd.f32	s4, s4, s10
 8007ad8:	ee6d 0a22 	vmul.f32	s1, s26, s5
 8007adc:	ee31 8ac8 	vsub.f32	s16, s3, s16
 8007ae0:	ee67 2a22 	vmul.f32	s5, s14, s5
 8007ae4:	ee64 1a00 	vmul.f32	s3, s8, s0
 8007ae8:	ee27 7a24 	vmul.f32	s14, s14, s9
 8007aec:	ee2c 5aa8 	vmul.f32	s10, s25, s17
 8007af0:	ee6d 4a24 	vmul.f32	s9, s26, s9
 8007af4:	ee64 8a28 	vmul.f32	s17, s8, s17
 8007af8:	ed9d 4a00 	vldr	s8, [sp]
 8007afc:	edc6 6a01 	vstr	s13, [r6, #4]
 8007b00:	ee74 2ae2 	vsub.f32	s5, s9, s5
 8007b04:	ee6d 4aa9 	vmul.f32	s9, s27, s19
 8007b08:	ee64 9a29 	vmul.f32	s19, s8, s19
 8007b0c:	ee24 4a25 	vmul.f32	s8, s8, s11
 8007b10:	ee30 7a87 	vadd.f32	s14, s1, s14
 8007b14:	ee74 4a84 	vadd.f32	s9, s9, s8
 8007b18:	ee6e 0aa7 	vmul.f32	s1, s29, s15
 8007b1c:	ee2a 4a86 	vmul.f32	s8, s21, s12
 8007b20:	ee2c 0a80 	vmul.f32	s0, s25, s0
 8007b24:	ee6d 5aa5 	vmul.f32	s11, s27, s11
 8007b28:	ee6a 7aa7 	vmul.f32	s15, s21, s15
 8007b2c:	ee2e 6a86 	vmul.f32	s12, s29, s12
 8007b30:	ee75 1a21 	vadd.f32	s3, s10, s3
 8007b34:	ee30 0a68 	vsub.f32	s0, s0, s17
 8007b38:	ee75 9ae9 	vsub.f32	s19, s11, s19
 8007b3c:	ee70 0a84 	vadd.f32	s1, s1, s8
 8007b40:	ee36 6a67 	vsub.f32	s12, s12, s15
 8007b44:	44dc      	add	ip, fp
 8007b46:	45e1      	cmp	r9, ip
 8007b48:	ed84 9a00 	vstr	s18, [r4]
 8007b4c:	edc4 3a01 	vstr	s7, [r4, #4]
 8007b50:	449e      	add	lr, r3
 8007b52:	ed02 7a01 	vstr	s14, [r2, #-4]
 8007b56:	edc2 2a00 	vstr	s5, [r2]
 8007b5a:	441e      	add	r6, r3
 8007b5c:	ed85 2a00 	vstr	s4, [r5]
 8007b60:	ed85 8a01 	vstr	s16, [r5, #4]
 8007b64:	441c      	add	r4, r3
 8007b66:	ed47 1a01 	vstr	s3, [r7, #-4]
 8007b6a:	ed87 0a00 	vstr	s0, [r7]
 8007b6e:	441a      	add	r2, r3
 8007b70:	ed41 4a01 	vstr	s9, [r1, #-4]
 8007b74:	edc1 9a00 	vstr	s19, [r1]
 8007b78:	441d      	add	r5, r3
 8007b7a:	edc0 0a00 	vstr	s1, [r0]
 8007b7e:	441f      	add	r7, r3
 8007b80:	ed80 6a01 	vstr	s12, [r0, #4]
 8007b84:	4419      	add	r1, r3
 8007b86:	4418      	add	r0, r3
 8007b88:	f63f aeea 	bhi.w	8007960 <arm_radix8_butterfly_f32+0x334>
 8007b8c:	9a03      	ldr	r2, [sp, #12]
 8007b8e:	990d      	ldr	r1, [sp, #52]	; 0x34
 8007b90:	440a      	add	r2, r1
 8007b92:	9203      	str	r2, [sp, #12]
 8007b94:	990e      	ldr	r1, [sp, #56]	; 0x38
 8007b96:	9a05      	ldr	r2, [sp, #20]
 8007b98:	440a      	add	r2, r1
 8007b9a:	9205      	str	r2, [sp, #20]
 8007b9c:	9913      	ldr	r1, [sp, #76]	; 0x4c
 8007b9e:	9a04      	ldr	r2, [sp, #16]
 8007ba0:	440a      	add	r2, r1
 8007ba2:	9204      	str	r2, [sp, #16]
 8007ba4:	9912      	ldr	r1, [sp, #72]	; 0x48
 8007ba6:	9a06      	ldr	r2, [sp, #24]
 8007ba8:	440a      	add	r2, r1
 8007baa:	9206      	str	r2, [sp, #24]
 8007bac:	9911      	ldr	r1, [sp, #68]	; 0x44
 8007bae:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007bb0:	440a      	add	r2, r1
 8007bb2:	9209      	str	r2, [sp, #36]	; 0x24
 8007bb4:	9910      	ldr	r1, [sp, #64]	; 0x40
 8007bb6:	9a08      	ldr	r2, [sp, #32]
 8007bb8:	440a      	add	r2, r1
 8007bba:	9208      	str	r2, [sp, #32]
 8007bbc:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8007bbe:	9a07      	ldr	r2, [sp, #28]
 8007bc0:	440a      	add	r2, r1
 8007bc2:	9207      	str	r2, [sp, #28]
 8007bc4:	990c      	ldr	r1, [sp, #48]	; 0x30
 8007bc6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007bc8:	f108 0801 	add.w	r8, r8, #1
 8007bcc:	3208      	adds	r2, #8
 8007bce:	4588      	cmp	r8, r1
 8007bd0:	920a      	str	r2, [sp, #40]	; 0x28
 8007bd2:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8007bd4:	f47f ae75 	bne.w	80078c2 <arm_radix8_butterfly_f32+0x296>
 8007bd8:	f8bd 3034 	ldrh.w	r3, [sp, #52]	; 0x34
 8007bdc:	9300      	str	r3, [sp, #0]
 8007bde:	46c3      	mov	fp, r8
 8007be0:	f8dd e06c 	ldr.w	lr, [sp, #108]	; 0x6c
 8007be4:	e532      	b.n	800764c <arm_radix8_butterfly_f32+0x20>
 8007be6:	b01d      	add	sp, #116	; 0x74
 8007be8:	ecbd 8b10 	vpop	{d8-d15}
 8007bec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08007bf0 <__errno>:
 8007bf0:	4b01      	ldr	r3, [pc, #4]	; (8007bf8 <__errno+0x8>)
 8007bf2:	6818      	ldr	r0, [r3, #0]
 8007bf4:	4770      	bx	lr
 8007bf6:	bf00      	nop
 8007bf8:	20000030 	.word	0x20000030

08007bfc <__libc_init_array>:
 8007bfc:	b570      	push	{r4, r5, r6, lr}
 8007bfe:	4e0d      	ldr	r6, [pc, #52]	; (8007c34 <__libc_init_array+0x38>)
 8007c00:	4c0d      	ldr	r4, [pc, #52]	; (8007c38 <__libc_init_array+0x3c>)
 8007c02:	1ba4      	subs	r4, r4, r6
 8007c04:	10a4      	asrs	r4, r4, #2
 8007c06:	2500      	movs	r5, #0
 8007c08:	42a5      	cmp	r5, r4
 8007c0a:	d109      	bne.n	8007c20 <__libc_init_array+0x24>
 8007c0c:	4e0b      	ldr	r6, [pc, #44]	; (8007c3c <__libc_init_array+0x40>)
 8007c0e:	4c0c      	ldr	r4, [pc, #48]	; (8007c40 <__libc_init_array+0x44>)
 8007c10:	f004 f842 	bl	800bc98 <_init>
 8007c14:	1ba4      	subs	r4, r4, r6
 8007c16:	10a4      	asrs	r4, r4, #2
 8007c18:	2500      	movs	r5, #0
 8007c1a:	42a5      	cmp	r5, r4
 8007c1c:	d105      	bne.n	8007c2a <__libc_init_array+0x2e>
 8007c1e:	bd70      	pop	{r4, r5, r6, pc}
 8007c20:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8007c24:	4798      	blx	r3
 8007c26:	3501      	adds	r5, #1
 8007c28:	e7ee      	b.n	8007c08 <__libc_init_array+0xc>
 8007c2a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8007c2e:	4798      	blx	r3
 8007c30:	3501      	adds	r5, #1
 8007c32:	e7f2      	b.n	8007c1a <__libc_init_array+0x1e>
 8007c34:	0801f638 	.word	0x0801f638
 8007c38:	0801f638 	.word	0x0801f638
 8007c3c:	0801f638 	.word	0x0801f638
 8007c40:	0801f63c 	.word	0x0801f63c

08007c44 <__itoa>:
 8007c44:	1e93      	subs	r3, r2, #2
 8007c46:	2b22      	cmp	r3, #34	; 0x22
 8007c48:	b510      	push	{r4, lr}
 8007c4a:	460c      	mov	r4, r1
 8007c4c:	d904      	bls.n	8007c58 <__itoa+0x14>
 8007c4e:	2300      	movs	r3, #0
 8007c50:	700b      	strb	r3, [r1, #0]
 8007c52:	461c      	mov	r4, r3
 8007c54:	4620      	mov	r0, r4
 8007c56:	bd10      	pop	{r4, pc}
 8007c58:	2a0a      	cmp	r2, #10
 8007c5a:	d109      	bne.n	8007c70 <__itoa+0x2c>
 8007c5c:	2800      	cmp	r0, #0
 8007c5e:	da07      	bge.n	8007c70 <__itoa+0x2c>
 8007c60:	232d      	movs	r3, #45	; 0x2d
 8007c62:	700b      	strb	r3, [r1, #0]
 8007c64:	4240      	negs	r0, r0
 8007c66:	2101      	movs	r1, #1
 8007c68:	4421      	add	r1, r4
 8007c6a:	f001 fa45 	bl	80090f8 <__utoa>
 8007c6e:	e7f1      	b.n	8007c54 <__itoa+0x10>
 8007c70:	2100      	movs	r1, #0
 8007c72:	e7f9      	b.n	8007c68 <__itoa+0x24>

08007c74 <itoa>:
 8007c74:	f7ff bfe6 	b.w	8007c44 <__itoa>

08007c78 <malloc>:
 8007c78:	4b02      	ldr	r3, [pc, #8]	; (8007c84 <malloc+0xc>)
 8007c7a:	4601      	mov	r1, r0
 8007c7c:	6818      	ldr	r0, [r3, #0]
 8007c7e:	f000 b803 	b.w	8007c88 <_malloc_r>
 8007c82:	bf00      	nop
 8007c84:	20000030 	.word	0x20000030

08007c88 <_malloc_r>:
 8007c88:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007c8c:	f101 040b 	add.w	r4, r1, #11
 8007c90:	2c16      	cmp	r4, #22
 8007c92:	4681      	mov	r9, r0
 8007c94:	d907      	bls.n	8007ca6 <_malloc_r+0x1e>
 8007c96:	f034 0407 	bics.w	r4, r4, #7
 8007c9a:	d505      	bpl.n	8007ca8 <_malloc_r+0x20>
 8007c9c:	230c      	movs	r3, #12
 8007c9e:	f8c9 3000 	str.w	r3, [r9]
 8007ca2:	2600      	movs	r6, #0
 8007ca4:	e131      	b.n	8007f0a <_malloc_r+0x282>
 8007ca6:	2410      	movs	r4, #16
 8007ca8:	428c      	cmp	r4, r1
 8007caa:	d3f7      	bcc.n	8007c9c <_malloc_r+0x14>
 8007cac:	4648      	mov	r0, r9
 8007cae:	f000 fa0d 	bl	80080cc <__malloc_lock>
 8007cb2:	f5b4 7ffc 	cmp.w	r4, #504	; 0x1f8
 8007cb6:	4d9c      	ldr	r5, [pc, #624]	; (8007f28 <_malloc_r+0x2a0>)
 8007cb8:	d236      	bcs.n	8007d28 <_malloc_r+0xa0>
 8007cba:	f104 0208 	add.w	r2, r4, #8
 8007cbe:	442a      	add	r2, r5
 8007cc0:	f1a2 0108 	sub.w	r1, r2, #8
 8007cc4:	6856      	ldr	r6, [r2, #4]
 8007cc6:	428e      	cmp	r6, r1
 8007cc8:	ea4f 03d4 	mov.w	r3, r4, lsr #3
 8007ccc:	d102      	bne.n	8007cd4 <_malloc_r+0x4c>
 8007cce:	68d6      	ldr	r6, [r2, #12]
 8007cd0:	42b2      	cmp	r2, r6
 8007cd2:	d010      	beq.n	8007cf6 <_malloc_r+0x6e>
 8007cd4:	6873      	ldr	r3, [r6, #4]
 8007cd6:	68f2      	ldr	r2, [r6, #12]
 8007cd8:	68b1      	ldr	r1, [r6, #8]
 8007cda:	f023 0303 	bic.w	r3, r3, #3
 8007cde:	60ca      	str	r2, [r1, #12]
 8007ce0:	4433      	add	r3, r6
 8007ce2:	6091      	str	r1, [r2, #8]
 8007ce4:	685a      	ldr	r2, [r3, #4]
 8007ce6:	f042 0201 	orr.w	r2, r2, #1
 8007cea:	605a      	str	r2, [r3, #4]
 8007cec:	4648      	mov	r0, r9
 8007cee:	f000 f9f3 	bl	80080d8 <__malloc_unlock>
 8007cf2:	3608      	adds	r6, #8
 8007cf4:	e109      	b.n	8007f0a <_malloc_r+0x282>
 8007cf6:	3302      	adds	r3, #2
 8007cf8:	4a8c      	ldr	r2, [pc, #560]	; (8007f2c <_malloc_r+0x2a4>)
 8007cfa:	692e      	ldr	r6, [r5, #16]
 8007cfc:	4296      	cmp	r6, r2
 8007cfe:	4611      	mov	r1, r2
 8007d00:	d06d      	beq.n	8007dde <_malloc_r+0x156>
 8007d02:	6870      	ldr	r0, [r6, #4]
 8007d04:	f020 0003 	bic.w	r0, r0, #3
 8007d08:	1b07      	subs	r7, r0, r4
 8007d0a:	2f0f      	cmp	r7, #15
 8007d0c:	dd47      	ble.n	8007d9e <_malloc_r+0x116>
 8007d0e:	1933      	adds	r3, r6, r4
 8007d10:	f044 0401 	orr.w	r4, r4, #1
 8007d14:	6074      	str	r4, [r6, #4]
 8007d16:	616b      	str	r3, [r5, #20]
 8007d18:	612b      	str	r3, [r5, #16]
 8007d1a:	60da      	str	r2, [r3, #12]
 8007d1c:	609a      	str	r2, [r3, #8]
 8007d1e:	f047 0201 	orr.w	r2, r7, #1
 8007d22:	605a      	str	r2, [r3, #4]
 8007d24:	5037      	str	r7, [r6, r0]
 8007d26:	e7e1      	b.n	8007cec <_malloc_r+0x64>
 8007d28:	0a63      	lsrs	r3, r4, #9
 8007d2a:	d02a      	beq.n	8007d82 <_malloc_r+0xfa>
 8007d2c:	2b04      	cmp	r3, #4
 8007d2e:	d812      	bhi.n	8007d56 <_malloc_r+0xce>
 8007d30:	09a3      	lsrs	r3, r4, #6
 8007d32:	3338      	adds	r3, #56	; 0x38
 8007d34:	1c5a      	adds	r2, r3, #1
 8007d36:	eb05 02c2 	add.w	r2, r5, r2, lsl #3
 8007d3a:	f1a2 0008 	sub.w	r0, r2, #8
 8007d3e:	6856      	ldr	r6, [r2, #4]
 8007d40:	4286      	cmp	r6, r0
 8007d42:	d006      	beq.n	8007d52 <_malloc_r+0xca>
 8007d44:	6872      	ldr	r2, [r6, #4]
 8007d46:	f022 0203 	bic.w	r2, r2, #3
 8007d4a:	1b11      	subs	r1, r2, r4
 8007d4c:	290f      	cmp	r1, #15
 8007d4e:	dd1c      	ble.n	8007d8a <_malloc_r+0x102>
 8007d50:	3b01      	subs	r3, #1
 8007d52:	3301      	adds	r3, #1
 8007d54:	e7d0      	b.n	8007cf8 <_malloc_r+0x70>
 8007d56:	2b14      	cmp	r3, #20
 8007d58:	d801      	bhi.n	8007d5e <_malloc_r+0xd6>
 8007d5a:	335b      	adds	r3, #91	; 0x5b
 8007d5c:	e7ea      	b.n	8007d34 <_malloc_r+0xac>
 8007d5e:	2b54      	cmp	r3, #84	; 0x54
 8007d60:	d802      	bhi.n	8007d68 <_malloc_r+0xe0>
 8007d62:	0b23      	lsrs	r3, r4, #12
 8007d64:	336e      	adds	r3, #110	; 0x6e
 8007d66:	e7e5      	b.n	8007d34 <_malloc_r+0xac>
 8007d68:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
 8007d6c:	d802      	bhi.n	8007d74 <_malloc_r+0xec>
 8007d6e:	0be3      	lsrs	r3, r4, #15
 8007d70:	3377      	adds	r3, #119	; 0x77
 8007d72:	e7df      	b.n	8007d34 <_malloc_r+0xac>
 8007d74:	f240 5254 	movw	r2, #1364	; 0x554
 8007d78:	4293      	cmp	r3, r2
 8007d7a:	d804      	bhi.n	8007d86 <_malloc_r+0xfe>
 8007d7c:	0ca3      	lsrs	r3, r4, #18
 8007d7e:	337c      	adds	r3, #124	; 0x7c
 8007d80:	e7d8      	b.n	8007d34 <_malloc_r+0xac>
 8007d82:	233f      	movs	r3, #63	; 0x3f
 8007d84:	e7d6      	b.n	8007d34 <_malloc_r+0xac>
 8007d86:	237e      	movs	r3, #126	; 0x7e
 8007d88:	e7d4      	b.n	8007d34 <_malloc_r+0xac>
 8007d8a:	2900      	cmp	r1, #0
 8007d8c:	68f1      	ldr	r1, [r6, #12]
 8007d8e:	db04      	blt.n	8007d9a <_malloc_r+0x112>
 8007d90:	68b3      	ldr	r3, [r6, #8]
 8007d92:	60d9      	str	r1, [r3, #12]
 8007d94:	608b      	str	r3, [r1, #8]
 8007d96:	18b3      	adds	r3, r6, r2
 8007d98:	e7a4      	b.n	8007ce4 <_malloc_r+0x5c>
 8007d9a:	460e      	mov	r6, r1
 8007d9c:	e7d0      	b.n	8007d40 <_malloc_r+0xb8>
 8007d9e:	2f00      	cmp	r7, #0
 8007da0:	616a      	str	r2, [r5, #20]
 8007da2:	612a      	str	r2, [r5, #16]
 8007da4:	db05      	blt.n	8007db2 <_malloc_r+0x12a>
 8007da6:	4430      	add	r0, r6
 8007da8:	6843      	ldr	r3, [r0, #4]
 8007daa:	f043 0301 	orr.w	r3, r3, #1
 8007dae:	6043      	str	r3, [r0, #4]
 8007db0:	e79c      	b.n	8007cec <_malloc_r+0x64>
 8007db2:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 8007db6:	d244      	bcs.n	8007e42 <_malloc_r+0x1ba>
 8007db8:	08c0      	lsrs	r0, r0, #3
 8007dba:	1087      	asrs	r7, r0, #2
 8007dbc:	2201      	movs	r2, #1
 8007dbe:	fa02 f707 	lsl.w	r7, r2, r7
 8007dc2:	686a      	ldr	r2, [r5, #4]
 8007dc4:	3001      	adds	r0, #1
 8007dc6:	433a      	orrs	r2, r7
 8007dc8:	606a      	str	r2, [r5, #4]
 8007dca:	eb05 02c0 	add.w	r2, r5, r0, lsl #3
 8007dce:	f855 7030 	ldr.w	r7, [r5, r0, lsl #3]
 8007dd2:	60b7      	str	r7, [r6, #8]
 8007dd4:	3a08      	subs	r2, #8
 8007dd6:	60f2      	str	r2, [r6, #12]
 8007dd8:	f845 6030 	str.w	r6, [r5, r0, lsl #3]
 8007ddc:	60fe      	str	r6, [r7, #12]
 8007dde:	2001      	movs	r0, #1
 8007de0:	109a      	asrs	r2, r3, #2
 8007de2:	fa00 f202 	lsl.w	r2, r0, r2
 8007de6:	6868      	ldr	r0, [r5, #4]
 8007de8:	4282      	cmp	r2, r0
 8007dea:	f200 80a1 	bhi.w	8007f30 <_malloc_r+0x2a8>
 8007dee:	4202      	tst	r2, r0
 8007df0:	d106      	bne.n	8007e00 <_malloc_r+0x178>
 8007df2:	f023 0303 	bic.w	r3, r3, #3
 8007df6:	0052      	lsls	r2, r2, #1
 8007df8:	4202      	tst	r2, r0
 8007dfa:	f103 0304 	add.w	r3, r3, #4
 8007dfe:	d0fa      	beq.n	8007df6 <_malloc_r+0x16e>
 8007e00:	eb05 0cc3 	add.w	ip, r5, r3, lsl #3
 8007e04:	46e0      	mov	r8, ip
 8007e06:	469e      	mov	lr, r3
 8007e08:	f8d8 600c 	ldr.w	r6, [r8, #12]
 8007e0c:	4546      	cmp	r6, r8
 8007e0e:	d153      	bne.n	8007eb8 <_malloc_r+0x230>
 8007e10:	f10e 0e01 	add.w	lr, lr, #1
 8007e14:	f01e 0f03 	tst.w	lr, #3
 8007e18:	f108 0808 	add.w	r8, r8, #8
 8007e1c:	d1f4      	bne.n	8007e08 <_malloc_r+0x180>
 8007e1e:	0798      	lsls	r0, r3, #30
 8007e20:	d179      	bne.n	8007f16 <_malloc_r+0x28e>
 8007e22:	686b      	ldr	r3, [r5, #4]
 8007e24:	ea23 0302 	bic.w	r3, r3, r2
 8007e28:	606b      	str	r3, [r5, #4]
 8007e2a:	6868      	ldr	r0, [r5, #4]
 8007e2c:	0052      	lsls	r2, r2, #1
 8007e2e:	4282      	cmp	r2, r0
 8007e30:	d87e      	bhi.n	8007f30 <_malloc_r+0x2a8>
 8007e32:	2a00      	cmp	r2, #0
 8007e34:	d07c      	beq.n	8007f30 <_malloc_r+0x2a8>
 8007e36:	4673      	mov	r3, lr
 8007e38:	4202      	tst	r2, r0
 8007e3a:	d1e1      	bne.n	8007e00 <_malloc_r+0x178>
 8007e3c:	3304      	adds	r3, #4
 8007e3e:	0052      	lsls	r2, r2, #1
 8007e40:	e7fa      	b.n	8007e38 <_malloc_r+0x1b0>
 8007e42:	0a42      	lsrs	r2, r0, #9
 8007e44:	2a04      	cmp	r2, #4
 8007e46:	d815      	bhi.n	8007e74 <_malloc_r+0x1ec>
 8007e48:	0982      	lsrs	r2, r0, #6
 8007e4a:	3238      	adds	r2, #56	; 0x38
 8007e4c:	1c57      	adds	r7, r2, #1
 8007e4e:	eb05 0ec2 	add.w	lr, r5, r2, lsl #3
 8007e52:	f855 7037 	ldr.w	r7, [r5, r7, lsl #3]
 8007e56:	45be      	cmp	lr, r7
 8007e58:	d126      	bne.n	8007ea8 <_malloc_r+0x220>
 8007e5a:	2001      	movs	r0, #1
 8007e5c:	1092      	asrs	r2, r2, #2
 8007e5e:	fa00 f202 	lsl.w	r2, r0, r2
 8007e62:	6868      	ldr	r0, [r5, #4]
 8007e64:	4310      	orrs	r0, r2
 8007e66:	6068      	str	r0, [r5, #4]
 8007e68:	f8c6 e00c 	str.w	lr, [r6, #12]
 8007e6c:	60b7      	str	r7, [r6, #8]
 8007e6e:	f8ce 6008 	str.w	r6, [lr, #8]
 8007e72:	e7b3      	b.n	8007ddc <_malloc_r+0x154>
 8007e74:	2a14      	cmp	r2, #20
 8007e76:	d801      	bhi.n	8007e7c <_malloc_r+0x1f4>
 8007e78:	325b      	adds	r2, #91	; 0x5b
 8007e7a:	e7e7      	b.n	8007e4c <_malloc_r+0x1c4>
 8007e7c:	2a54      	cmp	r2, #84	; 0x54
 8007e7e:	d802      	bhi.n	8007e86 <_malloc_r+0x1fe>
 8007e80:	0b02      	lsrs	r2, r0, #12
 8007e82:	326e      	adds	r2, #110	; 0x6e
 8007e84:	e7e2      	b.n	8007e4c <_malloc_r+0x1c4>
 8007e86:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 8007e8a:	d802      	bhi.n	8007e92 <_malloc_r+0x20a>
 8007e8c:	0bc2      	lsrs	r2, r0, #15
 8007e8e:	3277      	adds	r2, #119	; 0x77
 8007e90:	e7dc      	b.n	8007e4c <_malloc_r+0x1c4>
 8007e92:	f240 5754 	movw	r7, #1364	; 0x554
 8007e96:	42ba      	cmp	r2, r7
 8007e98:	bf9a      	itte	ls
 8007e9a:	0c82      	lsrls	r2, r0, #18
 8007e9c:	327c      	addls	r2, #124	; 0x7c
 8007e9e:	227e      	movhi	r2, #126	; 0x7e
 8007ea0:	e7d4      	b.n	8007e4c <_malloc_r+0x1c4>
 8007ea2:	68bf      	ldr	r7, [r7, #8]
 8007ea4:	45be      	cmp	lr, r7
 8007ea6:	d004      	beq.n	8007eb2 <_malloc_r+0x22a>
 8007ea8:	687a      	ldr	r2, [r7, #4]
 8007eaa:	f022 0203 	bic.w	r2, r2, #3
 8007eae:	4290      	cmp	r0, r2
 8007eb0:	d3f7      	bcc.n	8007ea2 <_malloc_r+0x21a>
 8007eb2:	f8d7 e00c 	ldr.w	lr, [r7, #12]
 8007eb6:	e7d7      	b.n	8007e68 <_malloc_r+0x1e0>
 8007eb8:	6870      	ldr	r0, [r6, #4]
 8007eba:	68f7      	ldr	r7, [r6, #12]
 8007ebc:	f020 0003 	bic.w	r0, r0, #3
 8007ec0:	eba0 0a04 	sub.w	sl, r0, r4
 8007ec4:	f1ba 0f0f 	cmp.w	sl, #15
 8007ec8:	dd10      	ble.n	8007eec <_malloc_r+0x264>
 8007eca:	68b2      	ldr	r2, [r6, #8]
 8007ecc:	1933      	adds	r3, r6, r4
 8007ece:	f044 0401 	orr.w	r4, r4, #1
 8007ed2:	6074      	str	r4, [r6, #4]
 8007ed4:	60d7      	str	r7, [r2, #12]
 8007ed6:	60ba      	str	r2, [r7, #8]
 8007ed8:	f04a 0201 	orr.w	r2, sl, #1
 8007edc:	616b      	str	r3, [r5, #20]
 8007ede:	612b      	str	r3, [r5, #16]
 8007ee0:	60d9      	str	r1, [r3, #12]
 8007ee2:	6099      	str	r1, [r3, #8]
 8007ee4:	605a      	str	r2, [r3, #4]
 8007ee6:	f846 a000 	str.w	sl, [r6, r0]
 8007eea:	e6ff      	b.n	8007cec <_malloc_r+0x64>
 8007eec:	f1ba 0f00 	cmp.w	sl, #0
 8007ef0:	db0f      	blt.n	8007f12 <_malloc_r+0x28a>
 8007ef2:	4430      	add	r0, r6
 8007ef4:	6843      	ldr	r3, [r0, #4]
 8007ef6:	f043 0301 	orr.w	r3, r3, #1
 8007efa:	6043      	str	r3, [r0, #4]
 8007efc:	f856 3f08 	ldr.w	r3, [r6, #8]!
 8007f00:	4648      	mov	r0, r9
 8007f02:	60df      	str	r7, [r3, #12]
 8007f04:	60bb      	str	r3, [r7, #8]
 8007f06:	f000 f8e7 	bl	80080d8 <__malloc_unlock>
 8007f0a:	4630      	mov	r0, r6
 8007f0c:	b003      	add	sp, #12
 8007f0e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007f12:	463e      	mov	r6, r7
 8007f14:	e77a      	b.n	8007e0c <_malloc_r+0x184>
 8007f16:	f85c 0908 	ldr.w	r0, [ip], #-8
 8007f1a:	4584      	cmp	ip, r0
 8007f1c:	f103 33ff 	add.w	r3, r3, #4294967295
 8007f20:	f43f af7d 	beq.w	8007e1e <_malloc_r+0x196>
 8007f24:	e781      	b.n	8007e2a <_malloc_r+0x1a2>
 8007f26:	bf00      	nop
 8007f28:	20000124 	.word	0x20000124
 8007f2c:	2000012c 	.word	0x2000012c
 8007f30:	f8d5 b008 	ldr.w	fp, [r5, #8]
 8007f34:	f8db 6004 	ldr.w	r6, [fp, #4]
 8007f38:	f026 0603 	bic.w	r6, r6, #3
 8007f3c:	42b4      	cmp	r4, r6
 8007f3e:	d803      	bhi.n	8007f48 <_malloc_r+0x2c0>
 8007f40:	1b33      	subs	r3, r6, r4
 8007f42:	2b0f      	cmp	r3, #15
 8007f44:	f300 8096 	bgt.w	8008074 <_malloc_r+0x3ec>
 8007f48:	4a4f      	ldr	r2, [pc, #316]	; (8008088 <_malloc_r+0x400>)
 8007f4a:	6817      	ldr	r7, [r2, #0]
 8007f4c:	4a4f      	ldr	r2, [pc, #316]	; (800808c <_malloc_r+0x404>)
 8007f4e:	6811      	ldr	r1, [r2, #0]
 8007f50:	3710      	adds	r7, #16
 8007f52:	3101      	adds	r1, #1
 8007f54:	eb0b 0306 	add.w	r3, fp, r6
 8007f58:	4427      	add	r7, r4
 8007f5a:	d005      	beq.n	8007f68 <_malloc_r+0x2e0>
 8007f5c:	494c      	ldr	r1, [pc, #304]	; (8008090 <_malloc_r+0x408>)
 8007f5e:	3901      	subs	r1, #1
 8007f60:	440f      	add	r7, r1
 8007f62:	3101      	adds	r1, #1
 8007f64:	4249      	negs	r1, r1
 8007f66:	400f      	ands	r7, r1
 8007f68:	4639      	mov	r1, r7
 8007f6a:	4648      	mov	r0, r9
 8007f6c:	9201      	str	r2, [sp, #4]
 8007f6e:	9300      	str	r3, [sp, #0]
 8007f70:	f000 f8b8 	bl	80080e4 <_sbrk_r>
 8007f74:	f1b0 3fff 	cmp.w	r0, #4294967295
 8007f78:	4680      	mov	r8, r0
 8007f7a:	d056      	beq.n	800802a <_malloc_r+0x3a2>
 8007f7c:	9b00      	ldr	r3, [sp, #0]
 8007f7e:	9a01      	ldr	r2, [sp, #4]
 8007f80:	4283      	cmp	r3, r0
 8007f82:	d901      	bls.n	8007f88 <_malloc_r+0x300>
 8007f84:	45ab      	cmp	fp, r5
 8007f86:	d150      	bne.n	800802a <_malloc_r+0x3a2>
 8007f88:	4842      	ldr	r0, [pc, #264]	; (8008094 <_malloc_r+0x40c>)
 8007f8a:	6801      	ldr	r1, [r0, #0]
 8007f8c:	4543      	cmp	r3, r8
 8007f8e:	eb07 0e01 	add.w	lr, r7, r1
 8007f92:	f8c0 e000 	str.w	lr, [r0]
 8007f96:	4940      	ldr	r1, [pc, #256]	; (8008098 <_malloc_r+0x410>)
 8007f98:	4682      	mov	sl, r0
 8007f9a:	d113      	bne.n	8007fc4 <_malloc_r+0x33c>
 8007f9c:	420b      	tst	r3, r1
 8007f9e:	d111      	bne.n	8007fc4 <_malloc_r+0x33c>
 8007fa0:	68ab      	ldr	r3, [r5, #8]
 8007fa2:	443e      	add	r6, r7
 8007fa4:	f046 0601 	orr.w	r6, r6, #1
 8007fa8:	605e      	str	r6, [r3, #4]
 8007faa:	4a3c      	ldr	r2, [pc, #240]	; (800809c <_malloc_r+0x414>)
 8007fac:	f8da 3000 	ldr.w	r3, [sl]
 8007fb0:	6811      	ldr	r1, [r2, #0]
 8007fb2:	428b      	cmp	r3, r1
 8007fb4:	bf88      	it	hi
 8007fb6:	6013      	strhi	r3, [r2, #0]
 8007fb8:	4a39      	ldr	r2, [pc, #228]	; (80080a0 <_malloc_r+0x418>)
 8007fba:	6811      	ldr	r1, [r2, #0]
 8007fbc:	428b      	cmp	r3, r1
 8007fbe:	bf88      	it	hi
 8007fc0:	6013      	strhi	r3, [r2, #0]
 8007fc2:	e032      	b.n	800802a <_malloc_r+0x3a2>
 8007fc4:	6810      	ldr	r0, [r2, #0]
 8007fc6:	3001      	adds	r0, #1
 8007fc8:	bf1b      	ittet	ne
 8007fca:	eba8 0303 	subne.w	r3, r8, r3
 8007fce:	4473      	addne	r3, lr
 8007fd0:	f8c2 8000 	streq.w	r8, [r2]
 8007fd4:	f8ca 3000 	strne.w	r3, [sl]
 8007fd8:	f018 0007 	ands.w	r0, r8, #7
 8007fdc:	bf1c      	itt	ne
 8007fde:	f1c0 0008 	rsbne	r0, r0, #8
 8007fe2:	4480      	addne	r8, r0
 8007fe4:	4b2a      	ldr	r3, [pc, #168]	; (8008090 <_malloc_r+0x408>)
 8007fe6:	4447      	add	r7, r8
 8007fe8:	4418      	add	r0, r3
 8007fea:	400f      	ands	r7, r1
 8007fec:	1bc7      	subs	r7, r0, r7
 8007fee:	4639      	mov	r1, r7
 8007ff0:	4648      	mov	r0, r9
 8007ff2:	f000 f877 	bl	80080e4 <_sbrk_r>
 8007ff6:	1c43      	adds	r3, r0, #1
 8007ff8:	bf08      	it	eq
 8007ffa:	4640      	moveq	r0, r8
 8007ffc:	f8da 3000 	ldr.w	r3, [sl]
 8008000:	f8c5 8008 	str.w	r8, [r5, #8]
 8008004:	bf08      	it	eq
 8008006:	2700      	moveq	r7, #0
 8008008:	eba0 0008 	sub.w	r0, r0, r8
 800800c:	443b      	add	r3, r7
 800800e:	4407      	add	r7, r0
 8008010:	f047 0701 	orr.w	r7, r7, #1
 8008014:	45ab      	cmp	fp, r5
 8008016:	f8ca 3000 	str.w	r3, [sl]
 800801a:	f8c8 7004 	str.w	r7, [r8, #4]
 800801e:	d0c4      	beq.n	8007faa <_malloc_r+0x322>
 8008020:	2e0f      	cmp	r6, #15
 8008022:	d810      	bhi.n	8008046 <_malloc_r+0x3be>
 8008024:	2301      	movs	r3, #1
 8008026:	f8c8 3004 	str.w	r3, [r8, #4]
 800802a:	68ab      	ldr	r3, [r5, #8]
 800802c:	685a      	ldr	r2, [r3, #4]
 800802e:	f022 0203 	bic.w	r2, r2, #3
 8008032:	4294      	cmp	r4, r2
 8008034:	eba2 0304 	sub.w	r3, r2, r4
 8008038:	d801      	bhi.n	800803e <_malloc_r+0x3b6>
 800803a:	2b0f      	cmp	r3, #15
 800803c:	dc1a      	bgt.n	8008074 <_malloc_r+0x3ec>
 800803e:	4648      	mov	r0, r9
 8008040:	f000 f84a 	bl	80080d8 <__malloc_unlock>
 8008044:	e62d      	b.n	8007ca2 <_malloc_r+0x1a>
 8008046:	f8db 3004 	ldr.w	r3, [fp, #4]
 800804a:	3e0c      	subs	r6, #12
 800804c:	f026 0607 	bic.w	r6, r6, #7
 8008050:	f003 0301 	and.w	r3, r3, #1
 8008054:	4333      	orrs	r3, r6
 8008056:	f8cb 3004 	str.w	r3, [fp, #4]
 800805a:	eb0b 0306 	add.w	r3, fp, r6
 800805e:	2205      	movs	r2, #5
 8008060:	2e0f      	cmp	r6, #15
 8008062:	605a      	str	r2, [r3, #4]
 8008064:	609a      	str	r2, [r3, #8]
 8008066:	d9a0      	bls.n	8007faa <_malloc_r+0x322>
 8008068:	f10b 0108 	add.w	r1, fp, #8
 800806c:	4648      	mov	r0, r9
 800806e:	f001 ff33 	bl	8009ed8 <_free_r>
 8008072:	e79a      	b.n	8007faa <_malloc_r+0x322>
 8008074:	68ae      	ldr	r6, [r5, #8]
 8008076:	f044 0201 	orr.w	r2, r4, #1
 800807a:	4434      	add	r4, r6
 800807c:	f043 0301 	orr.w	r3, r3, #1
 8008080:	6072      	str	r2, [r6, #4]
 8008082:	60ac      	str	r4, [r5, #8]
 8008084:	6063      	str	r3, [r4, #4]
 8008086:	e631      	b.n	8007cec <_malloc_r+0x64>
 8008088:	20000708 	.word	0x20000708
 800808c:	2000052c 	.word	0x2000052c
 8008090:	00000080 	.word	0x00000080
 8008094:	200006d8 	.word	0x200006d8
 8008098:	0000007f 	.word	0x0000007f
 800809c:	20000700 	.word	0x20000700
 80080a0:	20000704 	.word	0x20000704

080080a4 <memcpy>:
 80080a4:	b510      	push	{r4, lr}
 80080a6:	1e43      	subs	r3, r0, #1
 80080a8:	440a      	add	r2, r1
 80080aa:	4291      	cmp	r1, r2
 80080ac:	d100      	bne.n	80080b0 <memcpy+0xc>
 80080ae:	bd10      	pop	{r4, pc}
 80080b0:	f811 4b01 	ldrb.w	r4, [r1], #1
 80080b4:	f803 4f01 	strb.w	r4, [r3, #1]!
 80080b8:	e7f7      	b.n	80080aa <memcpy+0x6>

080080ba <memset>:
 80080ba:	4402      	add	r2, r0
 80080bc:	4603      	mov	r3, r0
 80080be:	4293      	cmp	r3, r2
 80080c0:	d100      	bne.n	80080c4 <memset+0xa>
 80080c2:	4770      	bx	lr
 80080c4:	f803 1b01 	strb.w	r1, [r3], #1
 80080c8:	e7f9      	b.n	80080be <memset+0x4>
	...

080080cc <__malloc_lock>:
 80080cc:	4801      	ldr	r0, [pc, #4]	; (80080d4 <__malloc_lock+0x8>)
 80080ce:	f001 bfcd 	b.w	800a06c <__retarget_lock_acquire_recursive>
 80080d2:	bf00      	nop
 80080d4:	20002954 	.word	0x20002954

080080d8 <__malloc_unlock>:
 80080d8:	4801      	ldr	r0, [pc, #4]	; (80080e0 <__malloc_unlock+0x8>)
 80080da:	f001 bfc8 	b.w	800a06e <__retarget_lock_release_recursive>
 80080de:	bf00      	nop
 80080e0:	20002954 	.word	0x20002954

080080e4 <_sbrk_r>:
 80080e4:	b538      	push	{r3, r4, r5, lr}
 80080e6:	4c06      	ldr	r4, [pc, #24]	; (8008100 <_sbrk_r+0x1c>)
 80080e8:	2300      	movs	r3, #0
 80080ea:	4605      	mov	r5, r0
 80080ec:	4608      	mov	r0, r1
 80080ee:	6023      	str	r3, [r4, #0]
 80080f0:	f7fe fb4c 	bl	800678c <_sbrk>
 80080f4:	1c43      	adds	r3, r0, #1
 80080f6:	d102      	bne.n	80080fe <_sbrk_r+0x1a>
 80080f8:	6823      	ldr	r3, [r4, #0]
 80080fa:	b103      	cbz	r3, 80080fe <_sbrk_r+0x1a>
 80080fc:	602b      	str	r3, [r5, #0]
 80080fe:	bd38      	pop	{r3, r4, r5, pc}
 8008100:	2000295c 	.word	0x2000295c

08008104 <sprintf>:
 8008104:	b40e      	push	{r1, r2, r3}
 8008106:	b500      	push	{lr}
 8008108:	b09c      	sub	sp, #112	; 0x70
 800810a:	f44f 7102 	mov.w	r1, #520	; 0x208
 800810e:	ab1d      	add	r3, sp, #116	; 0x74
 8008110:	f8ad 1014 	strh.w	r1, [sp, #20]
 8008114:	9002      	str	r0, [sp, #8]
 8008116:	9006      	str	r0, [sp, #24]
 8008118:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800811c:	480a      	ldr	r0, [pc, #40]	; (8008148 <sprintf+0x44>)
 800811e:	9104      	str	r1, [sp, #16]
 8008120:	9107      	str	r1, [sp, #28]
 8008122:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8008126:	f853 2b04 	ldr.w	r2, [r3], #4
 800812a:	f8ad 1016 	strh.w	r1, [sp, #22]
 800812e:	6800      	ldr	r0, [r0, #0]
 8008130:	9301      	str	r3, [sp, #4]
 8008132:	a902      	add	r1, sp, #8
 8008134:	f000 f80c 	bl	8008150 <_svfprintf_r>
 8008138:	9b02      	ldr	r3, [sp, #8]
 800813a:	2200      	movs	r2, #0
 800813c:	701a      	strb	r2, [r3, #0]
 800813e:	b01c      	add	sp, #112	; 0x70
 8008140:	f85d eb04 	ldr.w	lr, [sp], #4
 8008144:	b003      	add	sp, #12
 8008146:	4770      	bx	lr
 8008148:	20000030 	.word	0x20000030
 800814c:	00000000 	.word	0x00000000

08008150 <_svfprintf_r>:
 8008150:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008154:	b0bd      	sub	sp, #244	; 0xf4
 8008156:	468a      	mov	sl, r1
 8008158:	4615      	mov	r5, r2
 800815a:	461f      	mov	r7, r3
 800815c:	4683      	mov	fp, r0
 800815e:	f001 ff77 	bl	800a050 <_localeconv_r>
 8008162:	6803      	ldr	r3, [r0, #0]
 8008164:	930d      	str	r3, [sp, #52]	; 0x34
 8008166:	4618      	mov	r0, r3
 8008168:	f7f8 f8e2 	bl	8000330 <strlen>
 800816c:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 8008170:	9008      	str	r0, [sp, #32]
 8008172:	061b      	lsls	r3, r3, #24
 8008174:	d518      	bpl.n	80081a8 <_svfprintf_r+0x58>
 8008176:	f8da 3010 	ldr.w	r3, [sl, #16]
 800817a:	b9ab      	cbnz	r3, 80081a8 <_svfprintf_r+0x58>
 800817c:	2140      	movs	r1, #64	; 0x40
 800817e:	4658      	mov	r0, fp
 8008180:	f7ff fd82 	bl	8007c88 <_malloc_r>
 8008184:	f8ca 0000 	str.w	r0, [sl]
 8008188:	f8ca 0010 	str.w	r0, [sl, #16]
 800818c:	b948      	cbnz	r0, 80081a2 <_svfprintf_r+0x52>
 800818e:	230c      	movs	r3, #12
 8008190:	f8cb 3000 	str.w	r3, [fp]
 8008194:	f04f 33ff 	mov.w	r3, #4294967295
 8008198:	9309      	str	r3, [sp, #36]	; 0x24
 800819a:	9809      	ldr	r0, [sp, #36]	; 0x24
 800819c:	b03d      	add	sp, #244	; 0xf4
 800819e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80081a2:	2340      	movs	r3, #64	; 0x40
 80081a4:	f8ca 3014 	str.w	r3, [sl, #20]
 80081a8:	ed9f 7b99 	vldr	d7, [pc, #612]	; 8008410 <_svfprintf_r+0x2c0>
 80081ac:	ed8d 7b06 	vstr	d7, [sp, #24]
 80081b0:	2300      	movs	r3, #0
 80081b2:	ac2c      	add	r4, sp, #176	; 0xb0
 80081b4:	941f      	str	r4, [sp, #124]	; 0x7c
 80081b6:	9321      	str	r3, [sp, #132]	; 0x84
 80081b8:	9320      	str	r3, [sp, #128]	; 0x80
 80081ba:	9505      	str	r5, [sp, #20]
 80081bc:	9303      	str	r3, [sp, #12]
 80081be:	9311      	str	r3, [sp, #68]	; 0x44
 80081c0:	9310      	str	r3, [sp, #64]	; 0x40
 80081c2:	9309      	str	r3, [sp, #36]	; 0x24
 80081c4:	9d05      	ldr	r5, [sp, #20]
 80081c6:	462b      	mov	r3, r5
 80081c8:	f813 2b01 	ldrb.w	r2, [r3], #1
 80081cc:	b112      	cbz	r2, 80081d4 <_svfprintf_r+0x84>
 80081ce:	2a25      	cmp	r2, #37	; 0x25
 80081d0:	f040 8083 	bne.w	80082da <_svfprintf_r+0x18a>
 80081d4:	9b05      	ldr	r3, [sp, #20]
 80081d6:	1aee      	subs	r6, r5, r3
 80081d8:	d00d      	beq.n	80081f6 <_svfprintf_r+0xa6>
 80081da:	e884 0048 	stmia.w	r4, {r3, r6}
 80081de:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80081e0:	4433      	add	r3, r6
 80081e2:	9321      	str	r3, [sp, #132]	; 0x84
 80081e4:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80081e6:	3301      	adds	r3, #1
 80081e8:	2b07      	cmp	r3, #7
 80081ea:	9320      	str	r3, [sp, #128]	; 0x80
 80081ec:	dc77      	bgt.n	80082de <_svfprintf_r+0x18e>
 80081ee:	3408      	adds	r4, #8
 80081f0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80081f2:	4433      	add	r3, r6
 80081f4:	9309      	str	r3, [sp, #36]	; 0x24
 80081f6:	782b      	ldrb	r3, [r5, #0]
 80081f8:	2b00      	cmp	r3, #0
 80081fa:	f000 8729 	beq.w	8009050 <_svfprintf_r+0xf00>
 80081fe:	2300      	movs	r3, #0
 8008200:	1c69      	adds	r1, r5, #1
 8008202:	f88d 305f 	strb.w	r3, [sp, #95]	; 0x5f
 8008206:	461a      	mov	r2, r3
 8008208:	f04f 39ff 	mov.w	r9, #4294967295
 800820c:	930a      	str	r3, [sp, #40]	; 0x28
 800820e:	461d      	mov	r5, r3
 8008210:	200a      	movs	r0, #10
 8008212:	1c4e      	adds	r6, r1, #1
 8008214:	7809      	ldrb	r1, [r1, #0]
 8008216:	9605      	str	r6, [sp, #20]
 8008218:	9102      	str	r1, [sp, #8]
 800821a:	9902      	ldr	r1, [sp, #8]
 800821c:	3920      	subs	r1, #32
 800821e:	2958      	cmp	r1, #88	; 0x58
 8008220:	f200 8418 	bhi.w	8008a54 <_svfprintf_r+0x904>
 8008224:	e8df f011 	tbh	[pc, r1, lsl #1]
 8008228:	041600a6 	.word	0x041600a6
 800822c:	00ab0416 	.word	0x00ab0416
 8008230:	04160416 	.word	0x04160416
 8008234:	04160416 	.word	0x04160416
 8008238:	04160416 	.word	0x04160416
 800823c:	006500ae 	.word	0x006500ae
 8008240:	00b70416 	.word	0x00b70416
 8008244:	041600ba 	.word	0x041600ba
 8008248:	00da00d7 	.word	0x00da00d7
 800824c:	00da00da 	.word	0x00da00da
 8008250:	00da00da 	.word	0x00da00da
 8008254:	00da00da 	.word	0x00da00da
 8008258:	00da00da 	.word	0x00da00da
 800825c:	04160416 	.word	0x04160416
 8008260:	04160416 	.word	0x04160416
 8008264:	04160416 	.word	0x04160416
 8008268:	04160416 	.word	0x04160416
 800826c:	04160416 	.word	0x04160416
 8008270:	012b0115 	.word	0x012b0115
 8008274:	012b0416 	.word	0x012b0416
 8008278:	04160416 	.word	0x04160416
 800827c:	04160416 	.word	0x04160416
 8008280:	041600ed 	.word	0x041600ed
 8008284:	03400416 	.word	0x03400416
 8008288:	04160416 	.word	0x04160416
 800828c:	04160416 	.word	0x04160416
 8008290:	03a80416 	.word	0x03a80416
 8008294:	04160416 	.word	0x04160416
 8008298:	04160086 	.word	0x04160086
 800829c:	04160416 	.word	0x04160416
 80082a0:	04160416 	.word	0x04160416
 80082a4:	04160416 	.word	0x04160416
 80082a8:	04160416 	.word	0x04160416
 80082ac:	01070416 	.word	0x01070416
 80082b0:	012b006b 	.word	0x012b006b
 80082b4:	012b012b 	.word	0x012b012b
 80082b8:	006b00f0 	.word	0x006b00f0
 80082bc:	04160416 	.word	0x04160416
 80082c0:	041600fa 	.word	0x041600fa
 80082c4:	03420322 	.word	0x03420322
 80082c8:	01010376 	.word	0x01010376
 80082cc:	03870416 	.word	0x03870416
 80082d0:	03aa0416 	.word	0x03aa0416
 80082d4:	04160416 	.word	0x04160416
 80082d8:	03c2      	.short	0x03c2
 80082da:	461d      	mov	r5, r3
 80082dc:	e773      	b.n	80081c6 <_svfprintf_r+0x76>
 80082de:	aa1f      	add	r2, sp, #124	; 0x7c
 80082e0:	4651      	mov	r1, sl
 80082e2:	4658      	mov	r0, fp
 80082e4:	f002 f994 	bl	800a610 <__ssprint_r>
 80082e8:	2800      	cmp	r0, #0
 80082ea:	f040 8692 	bne.w	8009012 <_svfprintf_r+0xec2>
 80082ee:	ac2c      	add	r4, sp, #176	; 0xb0
 80082f0:	e77e      	b.n	80081f0 <_svfprintf_r+0xa0>
 80082f2:	2301      	movs	r3, #1
 80082f4:	222b      	movs	r2, #43	; 0x2b
 80082f6:	9905      	ldr	r1, [sp, #20]
 80082f8:	e78b      	b.n	8008212 <_svfprintf_r+0xc2>
 80082fa:	460f      	mov	r7, r1
 80082fc:	e7fb      	b.n	80082f6 <_svfprintf_r+0x1a6>
 80082fe:	b10b      	cbz	r3, 8008304 <_svfprintf_r+0x1b4>
 8008300:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 8008304:	06ae      	lsls	r6, r5, #26
 8008306:	f140 80aa 	bpl.w	800845e <_svfprintf_r+0x30e>
 800830a:	3707      	adds	r7, #7
 800830c:	f027 0707 	bic.w	r7, r7, #7
 8008310:	f107 0308 	add.w	r3, r7, #8
 8008314:	e9d7 6700 	ldrd	r6, r7, [r7]
 8008318:	9304      	str	r3, [sp, #16]
 800831a:	2e00      	cmp	r6, #0
 800831c:	f177 0300 	sbcs.w	r3, r7, #0
 8008320:	da06      	bge.n	8008330 <_svfprintf_r+0x1e0>
 8008322:	4276      	negs	r6, r6
 8008324:	f04f 032d 	mov.w	r3, #45	; 0x2d
 8008328:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
 800832c:	f88d 305f 	strb.w	r3, [sp, #95]	; 0x5f
 8008330:	2301      	movs	r3, #1
 8008332:	e2ca      	b.n	80088ca <_svfprintf_r+0x77a>
 8008334:	b10b      	cbz	r3, 800833a <_svfprintf_r+0x1ea>
 8008336:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 800833a:	4b37      	ldr	r3, [pc, #220]	; (8008418 <_svfprintf_r+0x2c8>)
 800833c:	9311      	str	r3, [sp, #68]	; 0x44
 800833e:	06ab      	lsls	r3, r5, #26
 8008340:	f140 8339 	bpl.w	80089b6 <_svfprintf_r+0x866>
 8008344:	3707      	adds	r7, #7
 8008346:	f027 0707 	bic.w	r7, r7, #7
 800834a:	f107 0308 	add.w	r3, r7, #8
 800834e:	e9d7 6700 	ldrd	r6, r7, [r7]
 8008352:	9304      	str	r3, [sp, #16]
 8008354:	07e8      	lsls	r0, r5, #31
 8008356:	d50b      	bpl.n	8008370 <_svfprintf_r+0x220>
 8008358:	ea56 0307 	orrs.w	r3, r6, r7
 800835c:	d008      	beq.n	8008370 <_svfprintf_r+0x220>
 800835e:	2330      	movs	r3, #48	; 0x30
 8008360:	f88d 3060 	strb.w	r3, [sp, #96]	; 0x60
 8008364:	f89d 3008 	ldrb.w	r3, [sp, #8]
 8008368:	f88d 3061 	strb.w	r3, [sp, #97]	; 0x61
 800836c:	f045 0502 	orr.w	r5, r5, #2
 8008370:	2302      	movs	r3, #2
 8008372:	e2a7      	b.n	80088c4 <_svfprintf_r+0x774>
 8008374:	2a00      	cmp	r2, #0
 8008376:	d1be      	bne.n	80082f6 <_svfprintf_r+0x1a6>
 8008378:	2301      	movs	r3, #1
 800837a:	2220      	movs	r2, #32
 800837c:	e7bb      	b.n	80082f6 <_svfprintf_r+0x1a6>
 800837e:	f045 0501 	orr.w	r5, r5, #1
 8008382:	e7b8      	b.n	80082f6 <_svfprintf_r+0x1a6>
 8008384:	683e      	ldr	r6, [r7, #0]
 8008386:	960a      	str	r6, [sp, #40]	; 0x28
 8008388:	2e00      	cmp	r6, #0
 800838a:	f107 0104 	add.w	r1, r7, #4
 800838e:	dab4      	bge.n	80082fa <_svfprintf_r+0x1aa>
 8008390:	4276      	negs	r6, r6
 8008392:	960a      	str	r6, [sp, #40]	; 0x28
 8008394:	460f      	mov	r7, r1
 8008396:	f045 0504 	orr.w	r5, r5, #4
 800839a:	e7ac      	b.n	80082f6 <_svfprintf_r+0x1a6>
 800839c:	9905      	ldr	r1, [sp, #20]
 800839e:	1c4e      	adds	r6, r1, #1
 80083a0:	7809      	ldrb	r1, [r1, #0]
 80083a2:	9102      	str	r1, [sp, #8]
 80083a4:	292a      	cmp	r1, #42	; 0x2a
 80083a6:	d010      	beq.n	80083ca <_svfprintf_r+0x27a>
 80083a8:	f04f 0900 	mov.w	r9, #0
 80083ac:	9605      	str	r6, [sp, #20]
 80083ae:	9902      	ldr	r1, [sp, #8]
 80083b0:	3930      	subs	r1, #48	; 0x30
 80083b2:	2909      	cmp	r1, #9
 80083b4:	f63f af31 	bhi.w	800821a <_svfprintf_r+0xca>
 80083b8:	fb00 1909 	mla	r9, r0, r9, r1
 80083bc:	9905      	ldr	r1, [sp, #20]
 80083be:	460e      	mov	r6, r1
 80083c0:	f816 1b01 	ldrb.w	r1, [r6], #1
 80083c4:	9102      	str	r1, [sp, #8]
 80083c6:	9605      	str	r6, [sp, #20]
 80083c8:	e7f1      	b.n	80083ae <_svfprintf_r+0x25e>
 80083ca:	6839      	ldr	r1, [r7, #0]
 80083cc:	9605      	str	r6, [sp, #20]
 80083ce:	ea41 79e1 	orr.w	r9, r1, r1, asr #31
 80083d2:	3704      	adds	r7, #4
 80083d4:	e78f      	b.n	80082f6 <_svfprintf_r+0x1a6>
 80083d6:	f045 0580 	orr.w	r5, r5, #128	; 0x80
 80083da:	e78c      	b.n	80082f6 <_svfprintf_r+0x1a6>
 80083dc:	2100      	movs	r1, #0
 80083de:	910a      	str	r1, [sp, #40]	; 0x28
 80083e0:	9902      	ldr	r1, [sp, #8]
 80083e2:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 80083e4:	3930      	subs	r1, #48	; 0x30
 80083e6:	fb00 1106 	mla	r1, r0, r6, r1
 80083ea:	910a      	str	r1, [sp, #40]	; 0x28
 80083ec:	9905      	ldr	r1, [sp, #20]
 80083ee:	460e      	mov	r6, r1
 80083f0:	f816 1b01 	ldrb.w	r1, [r6], #1
 80083f4:	9102      	str	r1, [sp, #8]
 80083f6:	9902      	ldr	r1, [sp, #8]
 80083f8:	9605      	str	r6, [sp, #20]
 80083fa:	3930      	subs	r1, #48	; 0x30
 80083fc:	2909      	cmp	r1, #9
 80083fe:	d9ef      	bls.n	80083e0 <_svfprintf_r+0x290>
 8008400:	e70b      	b.n	800821a <_svfprintf_r+0xca>
 8008402:	f045 0508 	orr.w	r5, r5, #8
 8008406:	e776      	b.n	80082f6 <_svfprintf_r+0x1a6>
 8008408:	f045 0540 	orr.w	r5, r5, #64	; 0x40
 800840c:	e773      	b.n	80082f6 <_svfprintf_r+0x1a6>
 800840e:	bf00      	nop
	...
 8008418:	0801f1cc 	.word	0x0801f1cc
 800841c:	9905      	ldr	r1, [sp, #20]
 800841e:	7809      	ldrb	r1, [r1, #0]
 8008420:	296c      	cmp	r1, #108	; 0x6c
 8008422:	d105      	bne.n	8008430 <_svfprintf_r+0x2e0>
 8008424:	9905      	ldr	r1, [sp, #20]
 8008426:	3101      	adds	r1, #1
 8008428:	9105      	str	r1, [sp, #20]
 800842a:	f045 0520 	orr.w	r5, r5, #32
 800842e:	e762      	b.n	80082f6 <_svfprintf_r+0x1a6>
 8008430:	f045 0510 	orr.w	r5, r5, #16
 8008434:	e75f      	b.n	80082f6 <_svfprintf_r+0x1a6>
 8008436:	1d3b      	adds	r3, r7, #4
 8008438:	9304      	str	r3, [sp, #16]
 800843a:	2600      	movs	r6, #0
 800843c:	683b      	ldr	r3, [r7, #0]
 800843e:	f88d 3088 	strb.w	r3, [sp, #136]	; 0x88
 8008442:	f88d 605f 	strb.w	r6, [sp, #95]	; 0x5f
 8008446:	f04f 0901 	mov.w	r9, #1
 800844a:	4637      	mov	r7, r6
 800844c:	f10d 0888 	add.w	r8, sp, #136	; 0x88
 8008450:	e11b      	b.n	800868a <_svfprintf_r+0x53a>
 8008452:	b10b      	cbz	r3, 8008458 <_svfprintf_r+0x308>
 8008454:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 8008458:	f045 0510 	orr.w	r5, r5, #16
 800845c:	e752      	b.n	8008304 <_svfprintf_r+0x1b4>
 800845e:	f015 0f10 	tst.w	r5, #16
 8008462:	f107 0304 	add.w	r3, r7, #4
 8008466:	d003      	beq.n	8008470 <_svfprintf_r+0x320>
 8008468:	683e      	ldr	r6, [r7, #0]
 800846a:	9304      	str	r3, [sp, #16]
 800846c:	17f7      	asrs	r7, r6, #31
 800846e:	e754      	b.n	800831a <_svfprintf_r+0x1ca>
 8008470:	683e      	ldr	r6, [r7, #0]
 8008472:	9304      	str	r3, [sp, #16]
 8008474:	f015 0f40 	tst.w	r5, #64	; 0x40
 8008478:	bf18      	it	ne
 800847a:	b236      	sxthne	r6, r6
 800847c:	e7f6      	b.n	800846c <_svfprintf_r+0x31c>
 800847e:	b10b      	cbz	r3, 8008484 <_svfprintf_r+0x334>
 8008480:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 8008484:	3707      	adds	r7, #7
 8008486:	f027 0707 	bic.w	r7, r7, #7
 800848a:	f107 0308 	add.w	r3, r7, #8
 800848e:	9304      	str	r3, [sp, #16]
 8008490:	ed97 7b00 	vldr	d7, [r7]
 8008494:	ed8d 7b06 	vstr	d7, [sp, #24]
 8008498:	9b06      	ldr	r3, [sp, #24]
 800849a:	9312      	str	r3, [sp, #72]	; 0x48
 800849c:	9b07      	ldr	r3, [sp, #28]
 800849e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80084a2:	9313      	str	r3, [sp, #76]	; 0x4c
 80084a4:	f04f 32ff 	mov.w	r2, #4294967295
 80084a8:	4b4a      	ldr	r3, [pc, #296]	; (80085d4 <_svfprintf_r+0x484>)
 80084aa:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
 80084ae:	f7f8 fb99 	bl	8000be4 <__aeabi_dcmpun>
 80084b2:	2800      	cmp	r0, #0
 80084b4:	f040 85d5 	bne.w	8009062 <_svfprintf_r+0xf12>
 80084b8:	f04f 32ff 	mov.w	r2, #4294967295
 80084bc:	4b45      	ldr	r3, [pc, #276]	; (80085d4 <_svfprintf_r+0x484>)
 80084be:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
 80084c2:	f7f8 fb71 	bl	8000ba8 <__aeabi_dcmple>
 80084c6:	2800      	cmp	r0, #0
 80084c8:	f040 85cb 	bne.w	8009062 <_svfprintf_r+0xf12>
 80084cc:	2200      	movs	r2, #0
 80084ce:	2300      	movs	r3, #0
 80084d0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80084d4:	f7f8 fb5e 	bl	8000b94 <__aeabi_dcmplt>
 80084d8:	b110      	cbz	r0, 80084e0 <_svfprintf_r+0x390>
 80084da:	232d      	movs	r3, #45	; 0x2d
 80084dc:	f88d 305f 	strb.w	r3, [sp, #95]	; 0x5f
 80084e0:	4b3d      	ldr	r3, [pc, #244]	; (80085d8 <_svfprintf_r+0x488>)
 80084e2:	4a3e      	ldr	r2, [pc, #248]	; (80085dc <_svfprintf_r+0x48c>)
 80084e4:	9902      	ldr	r1, [sp, #8]
 80084e6:	f025 0580 	bic.w	r5, r5, #128	; 0x80
 80084ea:	2947      	cmp	r1, #71	; 0x47
 80084ec:	bfcc      	ite	gt
 80084ee:	4690      	movgt	r8, r2
 80084f0:	4698      	movle	r8, r3
 80084f2:	f04f 0903 	mov.w	r9, #3
 80084f6:	2600      	movs	r6, #0
 80084f8:	4637      	mov	r7, r6
 80084fa:	e0c6      	b.n	800868a <_svfprintf_r+0x53a>
 80084fc:	f1b9 3fff 	cmp.w	r9, #4294967295
 8008500:	d022      	beq.n	8008548 <_svfprintf_r+0x3f8>
 8008502:	9b02      	ldr	r3, [sp, #8]
 8008504:	f023 0320 	bic.w	r3, r3, #32
 8008508:	2b47      	cmp	r3, #71	; 0x47
 800850a:	d104      	bne.n	8008516 <_svfprintf_r+0x3c6>
 800850c:	f1b9 0f00 	cmp.w	r9, #0
 8008510:	bf08      	it	eq
 8008512:	f04f 0901 	moveq.w	r9, #1
 8008516:	f445 7380 	orr.w	r3, r5, #256	; 0x100
 800851a:	930c      	str	r3, [sp, #48]	; 0x30
 800851c:	9b07      	ldr	r3, [sp, #28]
 800851e:	2b00      	cmp	r3, #0
 8008520:	da15      	bge.n	800854e <_svfprintf_r+0x3fe>
 8008522:	9b06      	ldr	r3, [sp, #24]
 8008524:	930e      	str	r3, [sp, #56]	; 0x38
 8008526:	9b07      	ldr	r3, [sp, #28]
 8008528:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800852c:	930f      	str	r3, [sp, #60]	; 0x3c
 800852e:	232d      	movs	r3, #45	; 0x2d
 8008530:	930b      	str	r3, [sp, #44]	; 0x2c
 8008532:	9b02      	ldr	r3, [sp, #8]
 8008534:	f023 0720 	bic.w	r7, r3, #32
 8008538:	2f46      	cmp	r7, #70	; 0x46
 800853a:	d00e      	beq.n	800855a <_svfprintf_r+0x40a>
 800853c:	2f45      	cmp	r7, #69	; 0x45
 800853e:	d146      	bne.n	80085ce <_svfprintf_r+0x47e>
 8008540:	f109 0601 	add.w	r6, r9, #1
 8008544:	2102      	movs	r1, #2
 8008546:	e00a      	b.n	800855e <_svfprintf_r+0x40e>
 8008548:	f04f 0906 	mov.w	r9, #6
 800854c:	e7e3      	b.n	8008516 <_svfprintf_r+0x3c6>
 800854e:	ed9d 7b06 	vldr	d7, [sp, #24]
 8008552:	2300      	movs	r3, #0
 8008554:	ed8d 7b0e 	vstr	d7, [sp, #56]	; 0x38
 8008558:	e7ea      	b.n	8008530 <_svfprintf_r+0x3e0>
 800855a:	464e      	mov	r6, r9
 800855c:	2103      	movs	r1, #3
 800855e:	ab1d      	add	r3, sp, #116	; 0x74
 8008560:	9301      	str	r3, [sp, #4]
 8008562:	ab1a      	add	r3, sp, #104	; 0x68
 8008564:	9300      	str	r3, [sp, #0]
 8008566:	4632      	mov	r2, r6
 8008568:	ab19      	add	r3, sp, #100	; 0x64
 800856a:	ed9d 0b0e 	vldr	d0, [sp, #56]	; 0x38
 800856e:	4658      	mov	r0, fp
 8008570:	f000 fe8e 	bl	8009290 <_dtoa_r>
 8008574:	2f47      	cmp	r7, #71	; 0x47
 8008576:	4680      	mov	r8, r0
 8008578:	d102      	bne.n	8008580 <_svfprintf_r+0x430>
 800857a:	07e8      	lsls	r0, r5, #31
 800857c:	f140 857e 	bpl.w	800907c <_svfprintf_r+0xf2c>
 8008580:	eb08 0306 	add.w	r3, r8, r6
 8008584:	2f46      	cmp	r7, #70	; 0x46
 8008586:	9303      	str	r3, [sp, #12]
 8008588:	d111      	bne.n	80085ae <_svfprintf_r+0x45e>
 800858a:	f898 3000 	ldrb.w	r3, [r8]
 800858e:	2b30      	cmp	r3, #48	; 0x30
 8008590:	d109      	bne.n	80085a6 <_svfprintf_r+0x456>
 8008592:	2200      	movs	r2, #0
 8008594:	2300      	movs	r3, #0
 8008596:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 800859a:	f7f8 faf1 	bl	8000b80 <__aeabi_dcmpeq>
 800859e:	b910      	cbnz	r0, 80085a6 <_svfprintf_r+0x456>
 80085a0:	f1c6 0601 	rsb	r6, r6, #1
 80085a4:	9619      	str	r6, [sp, #100]	; 0x64
 80085a6:	9a03      	ldr	r2, [sp, #12]
 80085a8:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80085aa:	441a      	add	r2, r3
 80085ac:	9203      	str	r2, [sp, #12]
 80085ae:	2200      	movs	r2, #0
 80085b0:	2300      	movs	r3, #0
 80085b2:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 80085b6:	f7f8 fae3 	bl	8000b80 <__aeabi_dcmpeq>
 80085ba:	b988      	cbnz	r0, 80085e0 <_svfprintf_r+0x490>
 80085bc:	2230      	movs	r2, #48	; 0x30
 80085be:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80085c0:	9903      	ldr	r1, [sp, #12]
 80085c2:	4299      	cmp	r1, r3
 80085c4:	d90e      	bls.n	80085e4 <_svfprintf_r+0x494>
 80085c6:	1c59      	adds	r1, r3, #1
 80085c8:	911d      	str	r1, [sp, #116]	; 0x74
 80085ca:	701a      	strb	r2, [r3, #0]
 80085cc:	e7f7      	b.n	80085be <_svfprintf_r+0x46e>
 80085ce:	464e      	mov	r6, r9
 80085d0:	e7b8      	b.n	8008544 <_svfprintf_r+0x3f4>
 80085d2:	bf00      	nop
 80085d4:	7fefffff 	.word	0x7fefffff
 80085d8:	0801f1bc 	.word	0x0801f1bc
 80085dc:	0801f1c0 	.word	0x0801f1c0
 80085e0:	9b03      	ldr	r3, [sp, #12]
 80085e2:	931d      	str	r3, [sp, #116]	; 0x74
 80085e4:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80085e6:	2f47      	cmp	r7, #71	; 0x47
 80085e8:	eba3 0308 	sub.w	r3, r3, r8
 80085ec:	9303      	str	r3, [sp, #12]
 80085ee:	f040 80fa 	bne.w	80087e6 <_svfprintf_r+0x696>
 80085f2:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80085f4:	1cd9      	adds	r1, r3, #3
 80085f6:	db02      	blt.n	80085fe <_svfprintf_r+0x4ae>
 80085f8:	4599      	cmp	r9, r3
 80085fa:	f280 8120 	bge.w	800883e <_svfprintf_r+0x6ee>
 80085fe:	9b02      	ldr	r3, [sp, #8]
 8008600:	3b02      	subs	r3, #2
 8008602:	9302      	str	r3, [sp, #8]
 8008604:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8008606:	f89d 1008 	ldrb.w	r1, [sp, #8]
 800860a:	f88d 106c 	strb.w	r1, [sp, #108]	; 0x6c
 800860e:	1e53      	subs	r3, r2, #1
 8008610:	2b00      	cmp	r3, #0
 8008612:	9319      	str	r3, [sp, #100]	; 0x64
 8008614:	bfb6      	itet	lt
 8008616:	f1c2 0301 	rsblt	r3, r2, #1
 800861a:	222b      	movge	r2, #43	; 0x2b
 800861c:	222d      	movlt	r2, #45	; 0x2d
 800861e:	2b09      	cmp	r3, #9
 8008620:	f88d 206d 	strb.w	r2, [sp, #109]	; 0x6d
 8008624:	f340 80fb 	ble.w	800881e <_svfprintf_r+0x6ce>
 8008628:	f10d 027b 	add.w	r2, sp, #123	; 0x7b
 800862c:	260a      	movs	r6, #10
 800862e:	fb93 f0f6 	sdiv	r0, r3, r6
 8008632:	fb06 3310 	mls	r3, r6, r0, r3
 8008636:	3330      	adds	r3, #48	; 0x30
 8008638:	2809      	cmp	r0, #9
 800863a:	f802 3c01 	strb.w	r3, [r2, #-1]
 800863e:	f102 31ff 	add.w	r1, r2, #4294967295
 8008642:	4603      	mov	r3, r0
 8008644:	f300 80e4 	bgt.w	8008810 <_svfprintf_r+0x6c0>
 8008648:	3330      	adds	r3, #48	; 0x30
 800864a:	f801 3c01 	strb.w	r3, [r1, #-1]
 800864e:	3a02      	subs	r2, #2
 8008650:	f10d 036e 	add.w	r3, sp, #110	; 0x6e
 8008654:	f10d 007b 	add.w	r0, sp, #123	; 0x7b
 8008658:	4282      	cmp	r2, r0
 800865a:	4619      	mov	r1, r3
 800865c:	f0c0 80da 	bcc.w	8008814 <_svfprintf_r+0x6c4>
 8008660:	9a03      	ldr	r2, [sp, #12]
 8008662:	ab1b      	add	r3, sp, #108	; 0x6c
 8008664:	1acb      	subs	r3, r1, r3
 8008666:	2a01      	cmp	r2, #1
 8008668:	9310      	str	r3, [sp, #64]	; 0x40
 800866a:	eb03 0902 	add.w	r9, r3, r2
 800866e:	dc02      	bgt.n	8008676 <_svfprintf_r+0x526>
 8008670:	f015 0701 	ands.w	r7, r5, #1
 8008674:	d002      	beq.n	800867c <_svfprintf_r+0x52c>
 8008676:	9b08      	ldr	r3, [sp, #32]
 8008678:	2700      	movs	r7, #0
 800867a:	4499      	add	r9, r3
 800867c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800867e:	b113      	cbz	r3, 8008686 <_svfprintf_r+0x536>
 8008680:	232d      	movs	r3, #45	; 0x2d
 8008682:	f88d 305f 	strb.w	r3, [sp, #95]	; 0x5f
 8008686:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8008688:	2600      	movs	r6, #0
 800868a:	454e      	cmp	r6, r9
 800868c:	4633      	mov	r3, r6
 800868e:	bfb8      	it	lt
 8008690:	464b      	movlt	r3, r9
 8008692:	930b      	str	r3, [sp, #44]	; 0x2c
 8008694:	f89d 305f 	ldrb.w	r3, [sp, #95]	; 0x5f
 8008698:	b113      	cbz	r3, 80086a0 <_svfprintf_r+0x550>
 800869a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800869c:	3301      	adds	r3, #1
 800869e:	930b      	str	r3, [sp, #44]	; 0x2c
 80086a0:	f015 0302 	ands.w	r3, r5, #2
 80086a4:	9314      	str	r3, [sp, #80]	; 0x50
 80086a6:	bf1e      	ittt	ne
 80086a8:	9b0b      	ldrne	r3, [sp, #44]	; 0x2c
 80086aa:	3302      	addne	r3, #2
 80086ac:	930b      	strne	r3, [sp, #44]	; 0x2c
 80086ae:	f015 0384 	ands.w	r3, r5, #132	; 0x84
 80086b2:	9315      	str	r3, [sp, #84]	; 0x54
 80086b4:	d118      	bne.n	80086e8 <_svfprintf_r+0x598>
 80086b6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80086b8:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80086ba:	1a9b      	subs	r3, r3, r2
 80086bc:	2b00      	cmp	r3, #0
 80086be:	930c      	str	r3, [sp, #48]	; 0x30
 80086c0:	dd12      	ble.n	80086e8 <_svfprintf_r+0x598>
 80086c2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80086c4:	2b10      	cmp	r3, #16
 80086c6:	4ba9      	ldr	r3, [pc, #676]	; (800896c <_svfprintf_r+0x81c>)
 80086c8:	6023      	str	r3, [r4, #0]
 80086ca:	f300 81d5 	bgt.w	8008a78 <_svfprintf_r+0x928>
 80086ce:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80086d0:	6063      	str	r3, [r4, #4]
 80086d2:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80086d4:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80086d6:	4413      	add	r3, r2
 80086d8:	9321      	str	r3, [sp, #132]	; 0x84
 80086da:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80086dc:	3301      	adds	r3, #1
 80086de:	2b07      	cmp	r3, #7
 80086e0:	9320      	str	r3, [sp, #128]	; 0x80
 80086e2:	f300 81e2 	bgt.w	8008aaa <_svfprintf_r+0x95a>
 80086e6:	3408      	adds	r4, #8
 80086e8:	f89d 305f 	ldrb.w	r3, [sp, #95]	; 0x5f
 80086ec:	b173      	cbz	r3, 800870c <_svfprintf_r+0x5bc>
 80086ee:	f10d 035f 	add.w	r3, sp, #95	; 0x5f
 80086f2:	6023      	str	r3, [r4, #0]
 80086f4:	2301      	movs	r3, #1
 80086f6:	6063      	str	r3, [r4, #4]
 80086f8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80086fa:	3301      	adds	r3, #1
 80086fc:	9321      	str	r3, [sp, #132]	; 0x84
 80086fe:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8008700:	3301      	adds	r3, #1
 8008702:	2b07      	cmp	r3, #7
 8008704:	9320      	str	r3, [sp, #128]	; 0x80
 8008706:	f300 81da 	bgt.w	8008abe <_svfprintf_r+0x96e>
 800870a:	3408      	adds	r4, #8
 800870c:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800870e:	b16b      	cbz	r3, 800872c <_svfprintf_r+0x5dc>
 8008710:	ab18      	add	r3, sp, #96	; 0x60
 8008712:	6023      	str	r3, [r4, #0]
 8008714:	2302      	movs	r3, #2
 8008716:	6063      	str	r3, [r4, #4]
 8008718:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800871a:	3302      	adds	r3, #2
 800871c:	9321      	str	r3, [sp, #132]	; 0x84
 800871e:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8008720:	3301      	adds	r3, #1
 8008722:	2b07      	cmp	r3, #7
 8008724:	9320      	str	r3, [sp, #128]	; 0x80
 8008726:	f300 81d4 	bgt.w	8008ad2 <_svfprintf_r+0x982>
 800872a:	3408      	adds	r4, #8
 800872c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800872e:	2b80      	cmp	r3, #128	; 0x80
 8008730:	d114      	bne.n	800875c <_svfprintf_r+0x60c>
 8008732:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008734:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8008736:	1a9b      	subs	r3, r3, r2
 8008738:	2b00      	cmp	r3, #0
 800873a:	dd0f      	ble.n	800875c <_svfprintf_r+0x60c>
 800873c:	4a8c      	ldr	r2, [pc, #560]	; (8008970 <_svfprintf_r+0x820>)
 800873e:	6022      	str	r2, [r4, #0]
 8008740:	2b10      	cmp	r3, #16
 8008742:	f300 81d0 	bgt.w	8008ae6 <_svfprintf_r+0x996>
 8008746:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8008748:	6063      	str	r3, [r4, #4]
 800874a:	4413      	add	r3, r2
 800874c:	9321      	str	r3, [sp, #132]	; 0x84
 800874e:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8008750:	3301      	adds	r3, #1
 8008752:	2b07      	cmp	r3, #7
 8008754:	9320      	str	r3, [sp, #128]	; 0x80
 8008756:	f300 81df 	bgt.w	8008b18 <_svfprintf_r+0x9c8>
 800875a:	3408      	adds	r4, #8
 800875c:	eba6 0609 	sub.w	r6, r6, r9
 8008760:	2e00      	cmp	r6, #0
 8008762:	dd0f      	ble.n	8008784 <_svfprintf_r+0x634>
 8008764:	4b82      	ldr	r3, [pc, #520]	; (8008970 <_svfprintf_r+0x820>)
 8008766:	6023      	str	r3, [r4, #0]
 8008768:	2e10      	cmp	r6, #16
 800876a:	f300 81df 	bgt.w	8008b2c <_svfprintf_r+0x9dc>
 800876e:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8008770:	9821      	ldr	r0, [sp, #132]	; 0x84
 8008772:	6066      	str	r6, [r4, #4]
 8008774:	3301      	adds	r3, #1
 8008776:	4406      	add	r6, r0
 8008778:	2b07      	cmp	r3, #7
 800877a:	9621      	str	r6, [sp, #132]	; 0x84
 800877c:	9320      	str	r3, [sp, #128]	; 0x80
 800877e:	f300 81ec 	bgt.w	8008b5a <_svfprintf_r+0xa0a>
 8008782:	3408      	adds	r4, #8
 8008784:	05eb      	lsls	r3, r5, #23
 8008786:	f100 81f2 	bmi.w	8008b6e <_svfprintf_r+0xa1e>
 800878a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800878c:	e884 0300 	stmia.w	r4, {r8, r9}
 8008790:	444b      	add	r3, r9
 8008792:	9321      	str	r3, [sp, #132]	; 0x84
 8008794:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8008796:	3301      	adds	r3, #1
 8008798:	2b07      	cmp	r3, #7
 800879a:	9320      	str	r3, [sp, #128]	; 0x80
 800879c:	f340 8419 	ble.w	8008fd2 <_svfprintf_r+0xe82>
 80087a0:	aa1f      	add	r2, sp, #124	; 0x7c
 80087a2:	4651      	mov	r1, sl
 80087a4:	4658      	mov	r0, fp
 80087a6:	f001 ff33 	bl	800a610 <__ssprint_r>
 80087aa:	2800      	cmp	r0, #0
 80087ac:	f040 8431 	bne.w	8009012 <_svfprintf_r+0xec2>
 80087b0:	ac2c      	add	r4, sp, #176	; 0xb0
 80087b2:	076b      	lsls	r3, r5, #29
 80087b4:	f100 8410 	bmi.w	8008fd8 <_svfprintf_r+0xe88>
 80087b8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80087ba:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80087bc:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80087be:	428a      	cmp	r2, r1
 80087c0:	bfac      	ite	ge
 80087c2:	189b      	addge	r3, r3, r2
 80087c4:	185b      	addlt	r3, r3, r1
 80087c6:	9309      	str	r3, [sp, #36]	; 0x24
 80087c8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80087ca:	b13b      	cbz	r3, 80087dc <_svfprintf_r+0x68c>
 80087cc:	aa1f      	add	r2, sp, #124	; 0x7c
 80087ce:	4651      	mov	r1, sl
 80087d0:	4658      	mov	r0, fp
 80087d2:	f001 ff1d 	bl	800a610 <__ssprint_r>
 80087d6:	2800      	cmp	r0, #0
 80087d8:	f040 841b 	bne.w	8009012 <_svfprintf_r+0xec2>
 80087dc:	2300      	movs	r3, #0
 80087de:	9320      	str	r3, [sp, #128]	; 0x80
 80087e0:	9f04      	ldr	r7, [sp, #16]
 80087e2:	ac2c      	add	r4, sp, #176	; 0xb0
 80087e4:	e4ee      	b.n	80081c4 <_svfprintf_r+0x74>
 80087e6:	9b02      	ldr	r3, [sp, #8]
 80087e8:	2b65      	cmp	r3, #101	; 0x65
 80087ea:	f77f af0b 	ble.w	8008604 <_svfprintf_r+0x4b4>
 80087ee:	9b02      	ldr	r3, [sp, #8]
 80087f0:	2b66      	cmp	r3, #102	; 0x66
 80087f2:	d124      	bne.n	800883e <_svfprintf_r+0x6ee>
 80087f4:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80087f6:	2b00      	cmp	r3, #0
 80087f8:	dd19      	ble.n	800882e <_svfprintf_r+0x6de>
 80087fa:	f1b9 0f00 	cmp.w	r9, #0
 80087fe:	d101      	bne.n	8008804 <_svfprintf_r+0x6b4>
 8008800:	07ea      	lsls	r2, r5, #31
 8008802:	d502      	bpl.n	800880a <_svfprintf_r+0x6ba>
 8008804:	9a08      	ldr	r2, [sp, #32]
 8008806:	4413      	add	r3, r2
 8008808:	444b      	add	r3, r9
 800880a:	9f19      	ldr	r7, [sp, #100]	; 0x64
 800880c:	4699      	mov	r9, r3
 800880e:	e735      	b.n	800867c <_svfprintf_r+0x52c>
 8008810:	460a      	mov	r2, r1
 8008812:	e70c      	b.n	800862e <_svfprintf_r+0x4de>
 8008814:	f812 1b01 	ldrb.w	r1, [r2], #1
 8008818:	f803 1b01 	strb.w	r1, [r3], #1
 800881c:	e71c      	b.n	8008658 <_svfprintf_r+0x508>
 800881e:	2230      	movs	r2, #48	; 0x30
 8008820:	4413      	add	r3, r2
 8008822:	f88d 206e 	strb.w	r2, [sp, #110]	; 0x6e
 8008826:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
 800882a:	a91c      	add	r1, sp, #112	; 0x70
 800882c:	e718      	b.n	8008660 <_svfprintf_r+0x510>
 800882e:	f1b9 0f00 	cmp.w	r9, #0
 8008832:	d101      	bne.n	8008838 <_svfprintf_r+0x6e8>
 8008834:	07eb      	lsls	r3, r5, #31
 8008836:	d515      	bpl.n	8008864 <_svfprintf_r+0x714>
 8008838:	9b08      	ldr	r3, [sp, #32]
 800883a:	3301      	adds	r3, #1
 800883c:	e7e4      	b.n	8008808 <_svfprintf_r+0x6b8>
 800883e:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8008840:	9b03      	ldr	r3, [sp, #12]
 8008842:	429a      	cmp	r2, r3
 8008844:	db06      	blt.n	8008854 <_svfprintf_r+0x704>
 8008846:	07ef      	lsls	r7, r5, #31
 8008848:	d50e      	bpl.n	8008868 <_svfprintf_r+0x718>
 800884a:	9b08      	ldr	r3, [sp, #32]
 800884c:	4413      	add	r3, r2
 800884e:	2267      	movs	r2, #103	; 0x67
 8008850:	9202      	str	r2, [sp, #8]
 8008852:	e7da      	b.n	800880a <_svfprintf_r+0x6ba>
 8008854:	9b03      	ldr	r3, [sp, #12]
 8008856:	9908      	ldr	r1, [sp, #32]
 8008858:	2a00      	cmp	r2, #0
 800885a:	440b      	add	r3, r1
 800885c:	dcf7      	bgt.n	800884e <_svfprintf_r+0x6fe>
 800885e:	f1c2 0201 	rsb	r2, r2, #1
 8008862:	e7f3      	b.n	800884c <_svfprintf_r+0x6fc>
 8008864:	2301      	movs	r3, #1
 8008866:	e7d0      	b.n	800880a <_svfprintf_r+0x6ba>
 8008868:	4613      	mov	r3, r2
 800886a:	e7f0      	b.n	800884e <_svfprintf_r+0x6fe>
 800886c:	b10b      	cbz	r3, 8008872 <_svfprintf_r+0x722>
 800886e:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 8008872:	f015 0f20 	tst.w	r5, #32
 8008876:	f107 0304 	add.w	r3, r7, #4
 800887a:	d008      	beq.n	800888e <_svfprintf_r+0x73e>
 800887c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800887e:	683a      	ldr	r2, [r7, #0]
 8008880:	17ce      	asrs	r6, r1, #31
 8008882:	4608      	mov	r0, r1
 8008884:	4631      	mov	r1, r6
 8008886:	e9c2 0100 	strd	r0, r1, [r2]
 800888a:	461f      	mov	r7, r3
 800888c:	e49a      	b.n	80081c4 <_svfprintf_r+0x74>
 800888e:	06ee      	lsls	r6, r5, #27
 8008890:	d503      	bpl.n	800889a <_svfprintf_r+0x74a>
 8008892:	683a      	ldr	r2, [r7, #0]
 8008894:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008896:	6011      	str	r1, [r2, #0]
 8008898:	e7f7      	b.n	800888a <_svfprintf_r+0x73a>
 800889a:	0668      	lsls	r0, r5, #25
 800889c:	d5f9      	bpl.n	8008892 <_svfprintf_r+0x742>
 800889e:	683a      	ldr	r2, [r7, #0]
 80088a0:	f8bd 1024 	ldrh.w	r1, [sp, #36]	; 0x24
 80088a4:	8011      	strh	r1, [r2, #0]
 80088a6:	e7f0      	b.n	800888a <_svfprintf_r+0x73a>
 80088a8:	f045 0510 	orr.w	r5, r5, #16
 80088ac:	f015 0320 	ands.w	r3, r5, #32
 80088b0:	d022      	beq.n	80088f8 <_svfprintf_r+0x7a8>
 80088b2:	3707      	adds	r7, #7
 80088b4:	f027 0707 	bic.w	r7, r7, #7
 80088b8:	f107 0308 	add.w	r3, r7, #8
 80088bc:	e9d7 6700 	ldrd	r6, r7, [r7]
 80088c0:	9304      	str	r3, [sp, #16]
 80088c2:	2300      	movs	r3, #0
 80088c4:	2200      	movs	r2, #0
 80088c6:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 80088ca:	f1b9 3fff 	cmp.w	r9, #4294967295
 80088ce:	f000 83db 	beq.w	8009088 <_svfprintf_r+0xf38>
 80088d2:	f025 0280 	bic.w	r2, r5, #128	; 0x80
 80088d6:	920b      	str	r2, [sp, #44]	; 0x2c
 80088d8:	ea56 0207 	orrs.w	r2, r6, r7
 80088dc:	f040 83d9 	bne.w	8009092 <_svfprintf_r+0xf42>
 80088e0:	f1b9 0f00 	cmp.w	r9, #0
 80088e4:	f000 80aa 	beq.w	8008a3c <_svfprintf_r+0x8ec>
 80088e8:	2b01      	cmp	r3, #1
 80088ea:	d076      	beq.n	80089da <_svfprintf_r+0x88a>
 80088ec:	2b02      	cmp	r3, #2
 80088ee:	f000 8091 	beq.w	8008a14 <_svfprintf_r+0x8c4>
 80088f2:	2600      	movs	r6, #0
 80088f4:	2700      	movs	r7, #0
 80088f6:	e3d2      	b.n	800909e <_svfprintf_r+0xf4e>
 80088f8:	1d3a      	adds	r2, r7, #4
 80088fa:	f015 0110 	ands.w	r1, r5, #16
 80088fe:	9204      	str	r2, [sp, #16]
 8008900:	d002      	beq.n	8008908 <_svfprintf_r+0x7b8>
 8008902:	683e      	ldr	r6, [r7, #0]
 8008904:	2700      	movs	r7, #0
 8008906:	e7dd      	b.n	80088c4 <_svfprintf_r+0x774>
 8008908:	f015 0340 	ands.w	r3, r5, #64	; 0x40
 800890c:	d0f9      	beq.n	8008902 <_svfprintf_r+0x7b2>
 800890e:	883e      	ldrh	r6, [r7, #0]
 8008910:	2700      	movs	r7, #0
 8008912:	e7d6      	b.n	80088c2 <_svfprintf_r+0x772>
 8008914:	1d3b      	adds	r3, r7, #4
 8008916:	9304      	str	r3, [sp, #16]
 8008918:	2330      	movs	r3, #48	; 0x30
 800891a:	2278      	movs	r2, #120	; 0x78
 800891c:	f88d 3060 	strb.w	r3, [sp, #96]	; 0x60
 8008920:	4b14      	ldr	r3, [pc, #80]	; (8008974 <_svfprintf_r+0x824>)
 8008922:	683e      	ldr	r6, [r7, #0]
 8008924:	9311      	str	r3, [sp, #68]	; 0x44
 8008926:	2700      	movs	r7, #0
 8008928:	f045 0502 	orr.w	r5, r5, #2
 800892c:	f88d 2061 	strb.w	r2, [sp, #97]	; 0x61
 8008930:	2302      	movs	r3, #2
 8008932:	9202      	str	r2, [sp, #8]
 8008934:	e7c6      	b.n	80088c4 <_svfprintf_r+0x774>
 8008936:	1d3b      	adds	r3, r7, #4
 8008938:	2600      	movs	r6, #0
 800893a:	f1b9 3fff 	cmp.w	r9, #4294967295
 800893e:	9304      	str	r3, [sp, #16]
 8008940:	f8d7 8000 	ldr.w	r8, [r7]
 8008944:	f88d 605f 	strb.w	r6, [sp, #95]	; 0x5f
 8008948:	d00a      	beq.n	8008960 <_svfprintf_r+0x810>
 800894a:	464a      	mov	r2, r9
 800894c:	4631      	mov	r1, r6
 800894e:	4640      	mov	r0, r8
 8008950:	f7f7 fc9e 	bl	8000290 <memchr>
 8008954:	2800      	cmp	r0, #0
 8008956:	f000 808d 	beq.w	8008a74 <_svfprintf_r+0x924>
 800895a:	eba0 0908 	sub.w	r9, r0, r8
 800895e:	e5cb      	b.n	80084f8 <_svfprintf_r+0x3a8>
 8008960:	4640      	mov	r0, r8
 8008962:	f7f7 fce5 	bl	8000330 <strlen>
 8008966:	4681      	mov	r9, r0
 8008968:	e5c6      	b.n	80084f8 <_svfprintf_r+0x3a8>
 800896a:	bf00      	nop
 800896c:	0801f1f0 	.word	0x0801f1f0
 8008970:	0801f200 	.word	0x0801f200
 8008974:	0801f1dd 	.word	0x0801f1dd
 8008978:	f045 0510 	orr.w	r5, r5, #16
 800897c:	06a9      	lsls	r1, r5, #26
 800897e:	d509      	bpl.n	8008994 <_svfprintf_r+0x844>
 8008980:	3707      	adds	r7, #7
 8008982:	f027 0707 	bic.w	r7, r7, #7
 8008986:	f107 0308 	add.w	r3, r7, #8
 800898a:	e9d7 6700 	ldrd	r6, r7, [r7]
 800898e:	9304      	str	r3, [sp, #16]
 8008990:	2301      	movs	r3, #1
 8008992:	e797      	b.n	80088c4 <_svfprintf_r+0x774>
 8008994:	1d3b      	adds	r3, r7, #4
 8008996:	f015 0f10 	tst.w	r5, #16
 800899a:	9304      	str	r3, [sp, #16]
 800899c:	d001      	beq.n	80089a2 <_svfprintf_r+0x852>
 800899e:	683e      	ldr	r6, [r7, #0]
 80089a0:	e002      	b.n	80089a8 <_svfprintf_r+0x858>
 80089a2:	066a      	lsls	r2, r5, #25
 80089a4:	d5fb      	bpl.n	800899e <_svfprintf_r+0x84e>
 80089a6:	883e      	ldrh	r6, [r7, #0]
 80089a8:	2700      	movs	r7, #0
 80089aa:	e7f1      	b.n	8008990 <_svfprintf_r+0x840>
 80089ac:	b10b      	cbz	r3, 80089b2 <_svfprintf_r+0x862>
 80089ae:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 80089b2:	4ba3      	ldr	r3, [pc, #652]	; (8008c40 <_svfprintf_r+0xaf0>)
 80089b4:	e4c2      	b.n	800833c <_svfprintf_r+0x1ec>
 80089b6:	1d3b      	adds	r3, r7, #4
 80089b8:	f015 0f10 	tst.w	r5, #16
 80089bc:	9304      	str	r3, [sp, #16]
 80089be:	d001      	beq.n	80089c4 <_svfprintf_r+0x874>
 80089c0:	683e      	ldr	r6, [r7, #0]
 80089c2:	e002      	b.n	80089ca <_svfprintf_r+0x87a>
 80089c4:	066e      	lsls	r6, r5, #25
 80089c6:	d5fb      	bpl.n	80089c0 <_svfprintf_r+0x870>
 80089c8:	883e      	ldrh	r6, [r7, #0]
 80089ca:	2700      	movs	r7, #0
 80089cc:	e4c2      	b.n	8008354 <_svfprintf_r+0x204>
 80089ce:	4643      	mov	r3, r8
 80089d0:	e366      	b.n	80090a0 <_svfprintf_r+0xf50>
 80089d2:	2f00      	cmp	r7, #0
 80089d4:	bf08      	it	eq
 80089d6:	2e0a      	cmpeq	r6, #10
 80089d8:	d205      	bcs.n	80089e6 <_svfprintf_r+0x896>
 80089da:	f10d 08f0 	add.w	r8, sp, #240	; 0xf0
 80089de:	3630      	adds	r6, #48	; 0x30
 80089e0:	f808 6d41 	strb.w	r6, [r8, #-65]!
 80089e4:	e377      	b.n	80090d6 <_svfprintf_r+0xf86>
 80089e6:	f10d 08b0 	add.w	r8, sp, #176	; 0xb0
 80089ea:	4630      	mov	r0, r6
 80089ec:	4639      	mov	r1, r7
 80089ee:	220a      	movs	r2, #10
 80089f0:	2300      	movs	r3, #0
 80089f2:	f7f8 f985 	bl	8000d00 <__aeabi_uldivmod>
 80089f6:	3230      	adds	r2, #48	; 0x30
 80089f8:	f808 2d01 	strb.w	r2, [r8, #-1]!
 80089fc:	2300      	movs	r3, #0
 80089fe:	4630      	mov	r0, r6
 8008a00:	4639      	mov	r1, r7
 8008a02:	220a      	movs	r2, #10
 8008a04:	f7f8 f97c 	bl	8000d00 <__aeabi_uldivmod>
 8008a08:	4606      	mov	r6, r0
 8008a0a:	460f      	mov	r7, r1
 8008a0c:	ea56 0307 	orrs.w	r3, r6, r7
 8008a10:	d1eb      	bne.n	80089ea <_svfprintf_r+0x89a>
 8008a12:	e360      	b.n	80090d6 <_svfprintf_r+0xf86>
 8008a14:	2600      	movs	r6, #0
 8008a16:	2700      	movs	r7, #0
 8008a18:	f10d 08b0 	add.w	r8, sp, #176	; 0xb0
 8008a1c:	f006 030f 	and.w	r3, r6, #15
 8008a20:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8008a22:	5cd3      	ldrb	r3, [r2, r3]
 8008a24:	f808 3d01 	strb.w	r3, [r8, #-1]!
 8008a28:	0933      	lsrs	r3, r6, #4
 8008a2a:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
 8008a2e:	093a      	lsrs	r2, r7, #4
 8008a30:	461e      	mov	r6, r3
 8008a32:	4617      	mov	r7, r2
 8008a34:	ea56 0307 	orrs.w	r3, r6, r7
 8008a38:	d1f0      	bne.n	8008a1c <_svfprintf_r+0x8cc>
 8008a3a:	e34c      	b.n	80090d6 <_svfprintf_r+0xf86>
 8008a3c:	b93b      	cbnz	r3, 8008a4e <_svfprintf_r+0x8fe>
 8008a3e:	07ea      	lsls	r2, r5, #31
 8008a40:	d505      	bpl.n	8008a4e <_svfprintf_r+0x8fe>
 8008a42:	f10d 08f0 	add.w	r8, sp, #240	; 0xf0
 8008a46:	2330      	movs	r3, #48	; 0x30
 8008a48:	f808 3d41 	strb.w	r3, [r8, #-65]!
 8008a4c:	e343      	b.n	80090d6 <_svfprintf_r+0xf86>
 8008a4e:	f10d 08b0 	add.w	r8, sp, #176	; 0xb0
 8008a52:	e340      	b.n	80090d6 <_svfprintf_r+0xf86>
 8008a54:	b10b      	cbz	r3, 8008a5a <_svfprintf_r+0x90a>
 8008a56:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 8008a5a:	9b02      	ldr	r3, [sp, #8]
 8008a5c:	2b00      	cmp	r3, #0
 8008a5e:	f000 82f7 	beq.w	8009050 <_svfprintf_r+0xf00>
 8008a62:	f89d 3008 	ldrb.w	r3, [sp, #8]
 8008a66:	f88d 3088 	strb.w	r3, [sp, #136]	; 0x88
 8008a6a:	2600      	movs	r6, #0
 8008a6c:	f88d 605f 	strb.w	r6, [sp, #95]	; 0x5f
 8008a70:	9704      	str	r7, [sp, #16]
 8008a72:	e4e8      	b.n	8008446 <_svfprintf_r+0x2f6>
 8008a74:	4606      	mov	r6, r0
 8008a76:	e53f      	b.n	80084f8 <_svfprintf_r+0x3a8>
 8008a78:	2310      	movs	r3, #16
 8008a7a:	6063      	str	r3, [r4, #4]
 8008a7c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008a7e:	3310      	adds	r3, #16
 8008a80:	9321      	str	r3, [sp, #132]	; 0x84
 8008a82:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8008a84:	3301      	adds	r3, #1
 8008a86:	2b07      	cmp	r3, #7
 8008a88:	9320      	str	r3, [sp, #128]	; 0x80
 8008a8a:	dc04      	bgt.n	8008a96 <_svfprintf_r+0x946>
 8008a8c:	3408      	adds	r4, #8
 8008a8e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008a90:	3b10      	subs	r3, #16
 8008a92:	930c      	str	r3, [sp, #48]	; 0x30
 8008a94:	e615      	b.n	80086c2 <_svfprintf_r+0x572>
 8008a96:	aa1f      	add	r2, sp, #124	; 0x7c
 8008a98:	4651      	mov	r1, sl
 8008a9a:	4658      	mov	r0, fp
 8008a9c:	f001 fdb8 	bl	800a610 <__ssprint_r>
 8008aa0:	2800      	cmp	r0, #0
 8008aa2:	f040 82b6 	bne.w	8009012 <_svfprintf_r+0xec2>
 8008aa6:	ac2c      	add	r4, sp, #176	; 0xb0
 8008aa8:	e7f1      	b.n	8008a8e <_svfprintf_r+0x93e>
 8008aaa:	aa1f      	add	r2, sp, #124	; 0x7c
 8008aac:	4651      	mov	r1, sl
 8008aae:	4658      	mov	r0, fp
 8008ab0:	f001 fdae 	bl	800a610 <__ssprint_r>
 8008ab4:	2800      	cmp	r0, #0
 8008ab6:	f040 82ac 	bne.w	8009012 <_svfprintf_r+0xec2>
 8008aba:	ac2c      	add	r4, sp, #176	; 0xb0
 8008abc:	e614      	b.n	80086e8 <_svfprintf_r+0x598>
 8008abe:	aa1f      	add	r2, sp, #124	; 0x7c
 8008ac0:	4651      	mov	r1, sl
 8008ac2:	4658      	mov	r0, fp
 8008ac4:	f001 fda4 	bl	800a610 <__ssprint_r>
 8008ac8:	2800      	cmp	r0, #0
 8008aca:	f040 82a2 	bne.w	8009012 <_svfprintf_r+0xec2>
 8008ace:	ac2c      	add	r4, sp, #176	; 0xb0
 8008ad0:	e61c      	b.n	800870c <_svfprintf_r+0x5bc>
 8008ad2:	aa1f      	add	r2, sp, #124	; 0x7c
 8008ad4:	4651      	mov	r1, sl
 8008ad6:	4658      	mov	r0, fp
 8008ad8:	f001 fd9a 	bl	800a610 <__ssprint_r>
 8008adc:	2800      	cmp	r0, #0
 8008ade:	f040 8298 	bne.w	8009012 <_svfprintf_r+0xec2>
 8008ae2:	ac2c      	add	r4, sp, #176	; 0xb0
 8008ae4:	e622      	b.n	800872c <_svfprintf_r+0x5dc>
 8008ae6:	2210      	movs	r2, #16
 8008ae8:	6062      	str	r2, [r4, #4]
 8008aea:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8008aec:	3210      	adds	r2, #16
 8008aee:	9221      	str	r2, [sp, #132]	; 0x84
 8008af0:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8008af2:	3201      	adds	r2, #1
 8008af4:	2a07      	cmp	r2, #7
 8008af6:	9220      	str	r2, [sp, #128]	; 0x80
 8008af8:	dc02      	bgt.n	8008b00 <_svfprintf_r+0x9b0>
 8008afa:	3408      	adds	r4, #8
 8008afc:	3b10      	subs	r3, #16
 8008afe:	e61d      	b.n	800873c <_svfprintf_r+0x5ec>
 8008b00:	aa1f      	add	r2, sp, #124	; 0x7c
 8008b02:	4651      	mov	r1, sl
 8008b04:	4658      	mov	r0, fp
 8008b06:	930c      	str	r3, [sp, #48]	; 0x30
 8008b08:	f001 fd82 	bl	800a610 <__ssprint_r>
 8008b0c:	2800      	cmp	r0, #0
 8008b0e:	f040 8280 	bne.w	8009012 <_svfprintf_r+0xec2>
 8008b12:	ac2c      	add	r4, sp, #176	; 0xb0
 8008b14:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008b16:	e7f1      	b.n	8008afc <_svfprintf_r+0x9ac>
 8008b18:	aa1f      	add	r2, sp, #124	; 0x7c
 8008b1a:	4651      	mov	r1, sl
 8008b1c:	4658      	mov	r0, fp
 8008b1e:	f001 fd77 	bl	800a610 <__ssprint_r>
 8008b22:	2800      	cmp	r0, #0
 8008b24:	f040 8275 	bne.w	8009012 <_svfprintf_r+0xec2>
 8008b28:	ac2c      	add	r4, sp, #176	; 0xb0
 8008b2a:	e617      	b.n	800875c <_svfprintf_r+0x60c>
 8008b2c:	2310      	movs	r3, #16
 8008b2e:	6063      	str	r3, [r4, #4]
 8008b30:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008b32:	3310      	adds	r3, #16
 8008b34:	9321      	str	r3, [sp, #132]	; 0x84
 8008b36:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8008b38:	3301      	adds	r3, #1
 8008b3a:	2b07      	cmp	r3, #7
 8008b3c:	9320      	str	r3, [sp, #128]	; 0x80
 8008b3e:	dc02      	bgt.n	8008b46 <_svfprintf_r+0x9f6>
 8008b40:	3408      	adds	r4, #8
 8008b42:	3e10      	subs	r6, #16
 8008b44:	e60e      	b.n	8008764 <_svfprintf_r+0x614>
 8008b46:	aa1f      	add	r2, sp, #124	; 0x7c
 8008b48:	4651      	mov	r1, sl
 8008b4a:	4658      	mov	r0, fp
 8008b4c:	f001 fd60 	bl	800a610 <__ssprint_r>
 8008b50:	2800      	cmp	r0, #0
 8008b52:	f040 825e 	bne.w	8009012 <_svfprintf_r+0xec2>
 8008b56:	ac2c      	add	r4, sp, #176	; 0xb0
 8008b58:	e7f3      	b.n	8008b42 <_svfprintf_r+0x9f2>
 8008b5a:	aa1f      	add	r2, sp, #124	; 0x7c
 8008b5c:	4651      	mov	r1, sl
 8008b5e:	4658      	mov	r0, fp
 8008b60:	f001 fd56 	bl	800a610 <__ssprint_r>
 8008b64:	2800      	cmp	r0, #0
 8008b66:	f040 8254 	bne.w	8009012 <_svfprintf_r+0xec2>
 8008b6a:	ac2c      	add	r4, sp, #176	; 0xb0
 8008b6c:	e60a      	b.n	8008784 <_svfprintf_r+0x634>
 8008b6e:	9b02      	ldr	r3, [sp, #8]
 8008b70:	2b65      	cmp	r3, #101	; 0x65
 8008b72:	f340 81a9 	ble.w	8008ec8 <_svfprintf_r+0xd78>
 8008b76:	2200      	movs	r2, #0
 8008b78:	2300      	movs	r3, #0
 8008b7a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008b7e:	f7f7 ffff 	bl	8000b80 <__aeabi_dcmpeq>
 8008b82:	2800      	cmp	r0, #0
 8008b84:	d062      	beq.n	8008c4c <_svfprintf_r+0xafc>
 8008b86:	4b2f      	ldr	r3, [pc, #188]	; (8008c44 <_svfprintf_r+0xaf4>)
 8008b88:	6023      	str	r3, [r4, #0]
 8008b8a:	2301      	movs	r3, #1
 8008b8c:	6063      	str	r3, [r4, #4]
 8008b8e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008b90:	3301      	adds	r3, #1
 8008b92:	9321      	str	r3, [sp, #132]	; 0x84
 8008b94:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8008b96:	3301      	adds	r3, #1
 8008b98:	2b07      	cmp	r3, #7
 8008b9a:	9320      	str	r3, [sp, #128]	; 0x80
 8008b9c:	dc25      	bgt.n	8008bea <_svfprintf_r+0xa9a>
 8008b9e:	3408      	adds	r4, #8
 8008ba0:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8008ba2:	9a03      	ldr	r2, [sp, #12]
 8008ba4:	4293      	cmp	r3, r2
 8008ba6:	db02      	blt.n	8008bae <_svfprintf_r+0xa5e>
 8008ba8:	07ee      	lsls	r6, r5, #31
 8008baa:	f57f ae02 	bpl.w	80087b2 <_svfprintf_r+0x662>
 8008bae:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008bb0:	6023      	str	r3, [r4, #0]
 8008bb2:	9b08      	ldr	r3, [sp, #32]
 8008bb4:	6063      	str	r3, [r4, #4]
 8008bb6:	9a08      	ldr	r2, [sp, #32]
 8008bb8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008bba:	4413      	add	r3, r2
 8008bbc:	9321      	str	r3, [sp, #132]	; 0x84
 8008bbe:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8008bc0:	3301      	adds	r3, #1
 8008bc2:	2b07      	cmp	r3, #7
 8008bc4:	9320      	str	r3, [sp, #128]	; 0x80
 8008bc6:	dc1a      	bgt.n	8008bfe <_svfprintf_r+0xaae>
 8008bc8:	3408      	adds	r4, #8
 8008bca:	9b03      	ldr	r3, [sp, #12]
 8008bcc:	1e5e      	subs	r6, r3, #1
 8008bce:	2e00      	cmp	r6, #0
 8008bd0:	f77f adef 	ble.w	80087b2 <_svfprintf_r+0x662>
 8008bd4:	4f1c      	ldr	r7, [pc, #112]	; (8008c48 <_svfprintf_r+0xaf8>)
 8008bd6:	f04f 0810 	mov.w	r8, #16
 8008bda:	2e10      	cmp	r6, #16
 8008bdc:	6027      	str	r7, [r4, #0]
 8008bde:	dc18      	bgt.n	8008c12 <_svfprintf_r+0xac2>
 8008be0:	6066      	str	r6, [r4, #4]
 8008be2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008be4:	441e      	add	r6, r3
 8008be6:	9621      	str	r6, [sp, #132]	; 0x84
 8008be8:	e5d4      	b.n	8008794 <_svfprintf_r+0x644>
 8008bea:	aa1f      	add	r2, sp, #124	; 0x7c
 8008bec:	4651      	mov	r1, sl
 8008bee:	4658      	mov	r0, fp
 8008bf0:	f001 fd0e 	bl	800a610 <__ssprint_r>
 8008bf4:	2800      	cmp	r0, #0
 8008bf6:	f040 820c 	bne.w	8009012 <_svfprintf_r+0xec2>
 8008bfa:	ac2c      	add	r4, sp, #176	; 0xb0
 8008bfc:	e7d0      	b.n	8008ba0 <_svfprintf_r+0xa50>
 8008bfe:	aa1f      	add	r2, sp, #124	; 0x7c
 8008c00:	4651      	mov	r1, sl
 8008c02:	4658      	mov	r0, fp
 8008c04:	f001 fd04 	bl	800a610 <__ssprint_r>
 8008c08:	2800      	cmp	r0, #0
 8008c0a:	f040 8202 	bne.w	8009012 <_svfprintf_r+0xec2>
 8008c0e:	ac2c      	add	r4, sp, #176	; 0xb0
 8008c10:	e7db      	b.n	8008bca <_svfprintf_r+0xa7a>
 8008c12:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008c14:	f8c4 8004 	str.w	r8, [r4, #4]
 8008c18:	3310      	adds	r3, #16
 8008c1a:	9321      	str	r3, [sp, #132]	; 0x84
 8008c1c:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8008c1e:	3301      	adds	r3, #1
 8008c20:	2b07      	cmp	r3, #7
 8008c22:	9320      	str	r3, [sp, #128]	; 0x80
 8008c24:	dc02      	bgt.n	8008c2c <_svfprintf_r+0xadc>
 8008c26:	3408      	adds	r4, #8
 8008c28:	3e10      	subs	r6, #16
 8008c2a:	e7d6      	b.n	8008bda <_svfprintf_r+0xa8a>
 8008c2c:	aa1f      	add	r2, sp, #124	; 0x7c
 8008c2e:	4651      	mov	r1, sl
 8008c30:	4658      	mov	r0, fp
 8008c32:	f001 fced 	bl	800a610 <__ssprint_r>
 8008c36:	2800      	cmp	r0, #0
 8008c38:	f040 81eb 	bne.w	8009012 <_svfprintf_r+0xec2>
 8008c3c:	ac2c      	add	r4, sp, #176	; 0xb0
 8008c3e:	e7f3      	b.n	8008c28 <_svfprintf_r+0xad8>
 8008c40:	0801f1dd 	.word	0x0801f1dd
 8008c44:	0801f1ee 	.word	0x0801f1ee
 8008c48:	0801f200 	.word	0x0801f200
 8008c4c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8008c4e:	2b00      	cmp	r3, #0
 8008c50:	dc7a      	bgt.n	8008d48 <_svfprintf_r+0xbf8>
 8008c52:	4b9b      	ldr	r3, [pc, #620]	; (8008ec0 <_svfprintf_r+0xd70>)
 8008c54:	6023      	str	r3, [r4, #0]
 8008c56:	2301      	movs	r3, #1
 8008c58:	6063      	str	r3, [r4, #4]
 8008c5a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008c5c:	3301      	adds	r3, #1
 8008c5e:	9321      	str	r3, [sp, #132]	; 0x84
 8008c60:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8008c62:	3301      	adds	r3, #1
 8008c64:	2b07      	cmp	r3, #7
 8008c66:	9320      	str	r3, [sp, #128]	; 0x80
 8008c68:	dc44      	bgt.n	8008cf4 <_svfprintf_r+0xba4>
 8008c6a:	3408      	adds	r4, #8
 8008c6c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8008c6e:	b923      	cbnz	r3, 8008c7a <_svfprintf_r+0xb2a>
 8008c70:	9b03      	ldr	r3, [sp, #12]
 8008c72:	b913      	cbnz	r3, 8008c7a <_svfprintf_r+0xb2a>
 8008c74:	07e8      	lsls	r0, r5, #31
 8008c76:	f57f ad9c 	bpl.w	80087b2 <_svfprintf_r+0x662>
 8008c7a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008c7c:	6023      	str	r3, [r4, #0]
 8008c7e:	9b08      	ldr	r3, [sp, #32]
 8008c80:	6063      	str	r3, [r4, #4]
 8008c82:	9a08      	ldr	r2, [sp, #32]
 8008c84:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008c86:	4413      	add	r3, r2
 8008c88:	9321      	str	r3, [sp, #132]	; 0x84
 8008c8a:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8008c8c:	3301      	adds	r3, #1
 8008c8e:	2b07      	cmp	r3, #7
 8008c90:	9320      	str	r3, [sp, #128]	; 0x80
 8008c92:	dc39      	bgt.n	8008d08 <_svfprintf_r+0xbb8>
 8008c94:	f104 0308 	add.w	r3, r4, #8
 8008c98:	9e19      	ldr	r6, [sp, #100]	; 0x64
 8008c9a:	2e00      	cmp	r6, #0
 8008c9c:	da19      	bge.n	8008cd2 <_svfprintf_r+0xb82>
 8008c9e:	4f89      	ldr	r7, [pc, #548]	; (8008ec4 <_svfprintf_r+0xd74>)
 8008ca0:	4276      	negs	r6, r6
 8008ca2:	2410      	movs	r4, #16
 8008ca4:	2e10      	cmp	r6, #16
 8008ca6:	601f      	str	r7, [r3, #0]
 8008ca8:	dc38      	bgt.n	8008d1c <_svfprintf_r+0xbcc>
 8008caa:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8008cac:	605e      	str	r6, [r3, #4]
 8008cae:	4416      	add	r6, r2
 8008cb0:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8008cb2:	9621      	str	r6, [sp, #132]	; 0x84
 8008cb4:	3201      	adds	r2, #1
 8008cb6:	2a07      	cmp	r2, #7
 8008cb8:	f103 0308 	add.w	r3, r3, #8
 8008cbc:	9220      	str	r2, [sp, #128]	; 0x80
 8008cbe:	dd08      	ble.n	8008cd2 <_svfprintf_r+0xb82>
 8008cc0:	aa1f      	add	r2, sp, #124	; 0x7c
 8008cc2:	4651      	mov	r1, sl
 8008cc4:	4658      	mov	r0, fp
 8008cc6:	f001 fca3 	bl	800a610 <__ssprint_r>
 8008cca:	2800      	cmp	r0, #0
 8008ccc:	f040 81a1 	bne.w	8009012 <_svfprintf_r+0xec2>
 8008cd0:	ab2c      	add	r3, sp, #176	; 0xb0
 8008cd2:	9a03      	ldr	r2, [sp, #12]
 8008cd4:	605a      	str	r2, [r3, #4]
 8008cd6:	9903      	ldr	r1, [sp, #12]
 8008cd8:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8008cda:	f8c3 8000 	str.w	r8, [r3]
 8008cde:	440a      	add	r2, r1
 8008ce0:	9221      	str	r2, [sp, #132]	; 0x84
 8008ce2:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8008ce4:	3201      	adds	r2, #1
 8008ce6:	2a07      	cmp	r2, #7
 8008ce8:	9220      	str	r2, [sp, #128]	; 0x80
 8008cea:	f73f ad59 	bgt.w	80087a0 <_svfprintf_r+0x650>
 8008cee:	f103 0408 	add.w	r4, r3, #8
 8008cf2:	e55e      	b.n	80087b2 <_svfprintf_r+0x662>
 8008cf4:	aa1f      	add	r2, sp, #124	; 0x7c
 8008cf6:	4651      	mov	r1, sl
 8008cf8:	4658      	mov	r0, fp
 8008cfa:	f001 fc89 	bl	800a610 <__ssprint_r>
 8008cfe:	2800      	cmp	r0, #0
 8008d00:	f040 8187 	bne.w	8009012 <_svfprintf_r+0xec2>
 8008d04:	ac2c      	add	r4, sp, #176	; 0xb0
 8008d06:	e7b1      	b.n	8008c6c <_svfprintf_r+0xb1c>
 8008d08:	aa1f      	add	r2, sp, #124	; 0x7c
 8008d0a:	4651      	mov	r1, sl
 8008d0c:	4658      	mov	r0, fp
 8008d0e:	f001 fc7f 	bl	800a610 <__ssprint_r>
 8008d12:	2800      	cmp	r0, #0
 8008d14:	f040 817d 	bne.w	8009012 <_svfprintf_r+0xec2>
 8008d18:	ab2c      	add	r3, sp, #176	; 0xb0
 8008d1a:	e7bd      	b.n	8008c98 <_svfprintf_r+0xb48>
 8008d1c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8008d1e:	605c      	str	r4, [r3, #4]
 8008d20:	3210      	adds	r2, #16
 8008d22:	9221      	str	r2, [sp, #132]	; 0x84
 8008d24:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8008d26:	3201      	adds	r2, #1
 8008d28:	2a07      	cmp	r2, #7
 8008d2a:	9220      	str	r2, [sp, #128]	; 0x80
 8008d2c:	dc02      	bgt.n	8008d34 <_svfprintf_r+0xbe4>
 8008d2e:	3308      	adds	r3, #8
 8008d30:	3e10      	subs	r6, #16
 8008d32:	e7b7      	b.n	8008ca4 <_svfprintf_r+0xb54>
 8008d34:	aa1f      	add	r2, sp, #124	; 0x7c
 8008d36:	4651      	mov	r1, sl
 8008d38:	4658      	mov	r0, fp
 8008d3a:	f001 fc69 	bl	800a610 <__ssprint_r>
 8008d3e:	2800      	cmp	r0, #0
 8008d40:	f040 8167 	bne.w	8009012 <_svfprintf_r+0xec2>
 8008d44:	ab2c      	add	r3, sp, #176	; 0xb0
 8008d46:	e7f3      	b.n	8008d30 <_svfprintf_r+0xbe0>
 8008d48:	9b03      	ldr	r3, [sp, #12]
 8008d4a:	42bb      	cmp	r3, r7
 8008d4c:	bfa8      	it	ge
 8008d4e:	463b      	movge	r3, r7
 8008d50:	2b00      	cmp	r3, #0
 8008d52:	461e      	mov	r6, r3
 8008d54:	dd0b      	ble.n	8008d6e <_svfprintf_r+0xc1e>
 8008d56:	6063      	str	r3, [r4, #4]
 8008d58:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008d5a:	f8c4 8000 	str.w	r8, [r4]
 8008d5e:	4433      	add	r3, r6
 8008d60:	9321      	str	r3, [sp, #132]	; 0x84
 8008d62:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8008d64:	3301      	adds	r3, #1
 8008d66:	2b07      	cmp	r3, #7
 8008d68:	9320      	str	r3, [sp, #128]	; 0x80
 8008d6a:	dc5f      	bgt.n	8008e2c <_svfprintf_r+0xcdc>
 8008d6c:	3408      	adds	r4, #8
 8008d6e:	2e00      	cmp	r6, #0
 8008d70:	bfac      	ite	ge
 8008d72:	1bbe      	subge	r6, r7, r6
 8008d74:	463e      	movlt	r6, r7
 8008d76:	2e00      	cmp	r6, #0
 8008d78:	dd0f      	ble.n	8008d9a <_svfprintf_r+0xc4a>
 8008d7a:	f8df 9148 	ldr.w	r9, [pc, #328]	; 8008ec4 <_svfprintf_r+0xd74>
 8008d7e:	f8c4 9000 	str.w	r9, [r4]
 8008d82:	2e10      	cmp	r6, #16
 8008d84:	dc5c      	bgt.n	8008e40 <_svfprintf_r+0xcf0>
 8008d86:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008d88:	6066      	str	r6, [r4, #4]
 8008d8a:	441e      	add	r6, r3
 8008d8c:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8008d8e:	9621      	str	r6, [sp, #132]	; 0x84
 8008d90:	3301      	adds	r3, #1
 8008d92:	2b07      	cmp	r3, #7
 8008d94:	9320      	str	r3, [sp, #128]	; 0x80
 8008d96:	dc6a      	bgt.n	8008e6e <_svfprintf_r+0xd1e>
 8008d98:	3408      	adds	r4, #8
 8008d9a:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8008d9c:	9a03      	ldr	r2, [sp, #12]
 8008d9e:	4293      	cmp	r3, r2
 8008da0:	db01      	blt.n	8008da6 <_svfprintf_r+0xc56>
 8008da2:	07e9      	lsls	r1, r5, #31
 8008da4:	d50d      	bpl.n	8008dc2 <_svfprintf_r+0xc72>
 8008da6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008da8:	6023      	str	r3, [r4, #0]
 8008daa:	9b08      	ldr	r3, [sp, #32]
 8008dac:	6063      	str	r3, [r4, #4]
 8008dae:	9a08      	ldr	r2, [sp, #32]
 8008db0:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008db2:	4413      	add	r3, r2
 8008db4:	9321      	str	r3, [sp, #132]	; 0x84
 8008db6:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8008db8:	3301      	adds	r3, #1
 8008dba:	2b07      	cmp	r3, #7
 8008dbc:	9320      	str	r3, [sp, #128]	; 0x80
 8008dbe:	dc60      	bgt.n	8008e82 <_svfprintf_r+0xd32>
 8008dc0:	3408      	adds	r4, #8
 8008dc2:	9b03      	ldr	r3, [sp, #12]
 8008dc4:	9a03      	ldr	r2, [sp, #12]
 8008dc6:	1bde      	subs	r6, r3, r7
 8008dc8:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8008dca:	1ad3      	subs	r3, r2, r3
 8008dcc:	429e      	cmp	r6, r3
 8008dce:	bfa8      	it	ge
 8008dd0:	461e      	movge	r6, r3
 8008dd2:	2e00      	cmp	r6, #0
 8008dd4:	dd0b      	ble.n	8008dee <_svfprintf_r+0xc9e>
 8008dd6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008dd8:	6066      	str	r6, [r4, #4]
 8008dda:	4433      	add	r3, r6
 8008ddc:	9321      	str	r3, [sp, #132]	; 0x84
 8008dde:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8008de0:	3301      	adds	r3, #1
 8008de2:	4447      	add	r7, r8
 8008de4:	2b07      	cmp	r3, #7
 8008de6:	6027      	str	r7, [r4, #0]
 8008de8:	9320      	str	r3, [sp, #128]	; 0x80
 8008dea:	dc54      	bgt.n	8008e96 <_svfprintf_r+0xd46>
 8008dec:	3408      	adds	r4, #8
 8008dee:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8008df0:	9a03      	ldr	r2, [sp, #12]
 8008df2:	2e00      	cmp	r6, #0
 8008df4:	eba2 0303 	sub.w	r3, r2, r3
 8008df8:	bfac      	ite	ge
 8008dfa:	1b9e      	subge	r6, r3, r6
 8008dfc:	461e      	movlt	r6, r3
 8008dfe:	2e00      	cmp	r6, #0
 8008e00:	f77f acd7 	ble.w	80087b2 <_svfprintf_r+0x662>
 8008e04:	4f2f      	ldr	r7, [pc, #188]	; (8008ec4 <_svfprintf_r+0xd74>)
 8008e06:	f04f 0810 	mov.w	r8, #16
 8008e0a:	2e10      	cmp	r6, #16
 8008e0c:	6027      	str	r7, [r4, #0]
 8008e0e:	f77f aee7 	ble.w	8008be0 <_svfprintf_r+0xa90>
 8008e12:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008e14:	f8c4 8004 	str.w	r8, [r4, #4]
 8008e18:	3310      	adds	r3, #16
 8008e1a:	9321      	str	r3, [sp, #132]	; 0x84
 8008e1c:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8008e1e:	3301      	adds	r3, #1
 8008e20:	2b07      	cmp	r3, #7
 8008e22:	9320      	str	r3, [sp, #128]	; 0x80
 8008e24:	dc41      	bgt.n	8008eaa <_svfprintf_r+0xd5a>
 8008e26:	3408      	adds	r4, #8
 8008e28:	3e10      	subs	r6, #16
 8008e2a:	e7ee      	b.n	8008e0a <_svfprintf_r+0xcba>
 8008e2c:	aa1f      	add	r2, sp, #124	; 0x7c
 8008e2e:	4651      	mov	r1, sl
 8008e30:	4658      	mov	r0, fp
 8008e32:	f001 fbed 	bl	800a610 <__ssprint_r>
 8008e36:	2800      	cmp	r0, #0
 8008e38:	f040 80eb 	bne.w	8009012 <_svfprintf_r+0xec2>
 8008e3c:	ac2c      	add	r4, sp, #176	; 0xb0
 8008e3e:	e796      	b.n	8008d6e <_svfprintf_r+0xc1e>
 8008e40:	2310      	movs	r3, #16
 8008e42:	6063      	str	r3, [r4, #4]
 8008e44:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008e46:	3310      	adds	r3, #16
 8008e48:	9321      	str	r3, [sp, #132]	; 0x84
 8008e4a:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8008e4c:	3301      	adds	r3, #1
 8008e4e:	2b07      	cmp	r3, #7
 8008e50:	9320      	str	r3, [sp, #128]	; 0x80
 8008e52:	dc02      	bgt.n	8008e5a <_svfprintf_r+0xd0a>
 8008e54:	3408      	adds	r4, #8
 8008e56:	3e10      	subs	r6, #16
 8008e58:	e791      	b.n	8008d7e <_svfprintf_r+0xc2e>
 8008e5a:	aa1f      	add	r2, sp, #124	; 0x7c
 8008e5c:	4651      	mov	r1, sl
 8008e5e:	4658      	mov	r0, fp
 8008e60:	f001 fbd6 	bl	800a610 <__ssprint_r>
 8008e64:	2800      	cmp	r0, #0
 8008e66:	f040 80d4 	bne.w	8009012 <_svfprintf_r+0xec2>
 8008e6a:	ac2c      	add	r4, sp, #176	; 0xb0
 8008e6c:	e7f3      	b.n	8008e56 <_svfprintf_r+0xd06>
 8008e6e:	aa1f      	add	r2, sp, #124	; 0x7c
 8008e70:	4651      	mov	r1, sl
 8008e72:	4658      	mov	r0, fp
 8008e74:	f001 fbcc 	bl	800a610 <__ssprint_r>
 8008e78:	2800      	cmp	r0, #0
 8008e7a:	f040 80ca 	bne.w	8009012 <_svfprintf_r+0xec2>
 8008e7e:	ac2c      	add	r4, sp, #176	; 0xb0
 8008e80:	e78b      	b.n	8008d9a <_svfprintf_r+0xc4a>
 8008e82:	aa1f      	add	r2, sp, #124	; 0x7c
 8008e84:	4651      	mov	r1, sl
 8008e86:	4658      	mov	r0, fp
 8008e88:	f001 fbc2 	bl	800a610 <__ssprint_r>
 8008e8c:	2800      	cmp	r0, #0
 8008e8e:	f040 80c0 	bne.w	8009012 <_svfprintf_r+0xec2>
 8008e92:	ac2c      	add	r4, sp, #176	; 0xb0
 8008e94:	e795      	b.n	8008dc2 <_svfprintf_r+0xc72>
 8008e96:	aa1f      	add	r2, sp, #124	; 0x7c
 8008e98:	4651      	mov	r1, sl
 8008e9a:	4658      	mov	r0, fp
 8008e9c:	f001 fbb8 	bl	800a610 <__ssprint_r>
 8008ea0:	2800      	cmp	r0, #0
 8008ea2:	f040 80b6 	bne.w	8009012 <_svfprintf_r+0xec2>
 8008ea6:	ac2c      	add	r4, sp, #176	; 0xb0
 8008ea8:	e7a1      	b.n	8008dee <_svfprintf_r+0xc9e>
 8008eaa:	aa1f      	add	r2, sp, #124	; 0x7c
 8008eac:	4651      	mov	r1, sl
 8008eae:	4658      	mov	r0, fp
 8008eb0:	f001 fbae 	bl	800a610 <__ssprint_r>
 8008eb4:	2800      	cmp	r0, #0
 8008eb6:	f040 80ac 	bne.w	8009012 <_svfprintf_r+0xec2>
 8008eba:	ac2c      	add	r4, sp, #176	; 0xb0
 8008ebc:	e7b4      	b.n	8008e28 <_svfprintf_r+0xcd8>
 8008ebe:	bf00      	nop
 8008ec0:	0801f1ee 	.word	0x0801f1ee
 8008ec4:	0801f200 	.word	0x0801f200
 8008ec8:	9b03      	ldr	r3, [sp, #12]
 8008eca:	2b01      	cmp	r3, #1
 8008ecc:	dc01      	bgt.n	8008ed2 <_svfprintf_r+0xd82>
 8008ece:	07ea      	lsls	r2, r5, #31
 8008ed0:	d576      	bpl.n	8008fc0 <_svfprintf_r+0xe70>
 8008ed2:	2301      	movs	r3, #1
 8008ed4:	6063      	str	r3, [r4, #4]
 8008ed6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008ed8:	f8c4 8000 	str.w	r8, [r4]
 8008edc:	3301      	adds	r3, #1
 8008ede:	9321      	str	r3, [sp, #132]	; 0x84
 8008ee0:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8008ee2:	3301      	adds	r3, #1
 8008ee4:	2b07      	cmp	r3, #7
 8008ee6:	9320      	str	r3, [sp, #128]	; 0x80
 8008ee8:	dc36      	bgt.n	8008f58 <_svfprintf_r+0xe08>
 8008eea:	3408      	adds	r4, #8
 8008eec:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008eee:	6023      	str	r3, [r4, #0]
 8008ef0:	9b08      	ldr	r3, [sp, #32]
 8008ef2:	6063      	str	r3, [r4, #4]
 8008ef4:	9a08      	ldr	r2, [sp, #32]
 8008ef6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008ef8:	4413      	add	r3, r2
 8008efa:	9321      	str	r3, [sp, #132]	; 0x84
 8008efc:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8008efe:	3301      	adds	r3, #1
 8008f00:	2b07      	cmp	r3, #7
 8008f02:	9320      	str	r3, [sp, #128]	; 0x80
 8008f04:	dc31      	bgt.n	8008f6a <_svfprintf_r+0xe1a>
 8008f06:	3408      	adds	r4, #8
 8008f08:	2300      	movs	r3, #0
 8008f0a:	2200      	movs	r2, #0
 8008f0c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008f10:	f7f7 fe36 	bl	8000b80 <__aeabi_dcmpeq>
 8008f14:	9b03      	ldr	r3, [sp, #12]
 8008f16:	1e5e      	subs	r6, r3, #1
 8008f18:	2800      	cmp	r0, #0
 8008f1a:	d12f      	bne.n	8008f7c <_svfprintf_r+0xe2c>
 8008f1c:	f108 0301 	add.w	r3, r8, #1
 8008f20:	e884 0048 	stmia.w	r4, {r3, r6}
 8008f24:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008f26:	9a03      	ldr	r2, [sp, #12]
 8008f28:	3b01      	subs	r3, #1
 8008f2a:	4413      	add	r3, r2
 8008f2c:	9321      	str	r3, [sp, #132]	; 0x84
 8008f2e:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8008f30:	3301      	adds	r3, #1
 8008f32:	2b07      	cmp	r3, #7
 8008f34:	9320      	str	r3, [sp, #128]	; 0x80
 8008f36:	dd4a      	ble.n	8008fce <_svfprintf_r+0xe7e>
 8008f38:	aa1f      	add	r2, sp, #124	; 0x7c
 8008f3a:	4651      	mov	r1, sl
 8008f3c:	4658      	mov	r0, fp
 8008f3e:	f001 fb67 	bl	800a610 <__ssprint_r>
 8008f42:	2800      	cmp	r0, #0
 8008f44:	d165      	bne.n	8009012 <_svfprintf_r+0xec2>
 8008f46:	ac2c      	add	r4, sp, #176	; 0xb0
 8008f48:	ab1b      	add	r3, sp, #108	; 0x6c
 8008f4a:	6023      	str	r3, [r4, #0]
 8008f4c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8008f4e:	6063      	str	r3, [r4, #4]
 8008f50:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8008f52:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008f54:	4413      	add	r3, r2
 8008f56:	e41c      	b.n	8008792 <_svfprintf_r+0x642>
 8008f58:	aa1f      	add	r2, sp, #124	; 0x7c
 8008f5a:	4651      	mov	r1, sl
 8008f5c:	4658      	mov	r0, fp
 8008f5e:	f001 fb57 	bl	800a610 <__ssprint_r>
 8008f62:	2800      	cmp	r0, #0
 8008f64:	d155      	bne.n	8009012 <_svfprintf_r+0xec2>
 8008f66:	ac2c      	add	r4, sp, #176	; 0xb0
 8008f68:	e7c0      	b.n	8008eec <_svfprintf_r+0xd9c>
 8008f6a:	aa1f      	add	r2, sp, #124	; 0x7c
 8008f6c:	4651      	mov	r1, sl
 8008f6e:	4658      	mov	r0, fp
 8008f70:	f001 fb4e 	bl	800a610 <__ssprint_r>
 8008f74:	2800      	cmp	r0, #0
 8008f76:	d14c      	bne.n	8009012 <_svfprintf_r+0xec2>
 8008f78:	ac2c      	add	r4, sp, #176	; 0xb0
 8008f7a:	e7c5      	b.n	8008f08 <_svfprintf_r+0xdb8>
 8008f7c:	2e00      	cmp	r6, #0
 8008f7e:	dde3      	ble.n	8008f48 <_svfprintf_r+0xdf8>
 8008f80:	4f59      	ldr	r7, [pc, #356]	; (80090e8 <_svfprintf_r+0xf98>)
 8008f82:	f04f 0810 	mov.w	r8, #16
 8008f86:	2e10      	cmp	r6, #16
 8008f88:	6027      	str	r7, [r4, #0]
 8008f8a:	dc04      	bgt.n	8008f96 <_svfprintf_r+0xe46>
 8008f8c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008f8e:	6066      	str	r6, [r4, #4]
 8008f90:	441e      	add	r6, r3
 8008f92:	9621      	str	r6, [sp, #132]	; 0x84
 8008f94:	e7cb      	b.n	8008f2e <_svfprintf_r+0xdde>
 8008f96:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008f98:	f8c4 8004 	str.w	r8, [r4, #4]
 8008f9c:	3310      	adds	r3, #16
 8008f9e:	9321      	str	r3, [sp, #132]	; 0x84
 8008fa0:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8008fa2:	3301      	adds	r3, #1
 8008fa4:	2b07      	cmp	r3, #7
 8008fa6:	9320      	str	r3, [sp, #128]	; 0x80
 8008fa8:	dc02      	bgt.n	8008fb0 <_svfprintf_r+0xe60>
 8008faa:	3408      	adds	r4, #8
 8008fac:	3e10      	subs	r6, #16
 8008fae:	e7ea      	b.n	8008f86 <_svfprintf_r+0xe36>
 8008fb0:	aa1f      	add	r2, sp, #124	; 0x7c
 8008fb2:	4651      	mov	r1, sl
 8008fb4:	4658      	mov	r0, fp
 8008fb6:	f001 fb2b 	bl	800a610 <__ssprint_r>
 8008fba:	bb50      	cbnz	r0, 8009012 <_svfprintf_r+0xec2>
 8008fbc:	ac2c      	add	r4, sp, #176	; 0xb0
 8008fbe:	e7f5      	b.n	8008fac <_svfprintf_r+0xe5c>
 8008fc0:	2301      	movs	r3, #1
 8008fc2:	6063      	str	r3, [r4, #4]
 8008fc4:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008fc6:	f8c4 8000 	str.w	r8, [r4]
 8008fca:	3301      	adds	r3, #1
 8008fcc:	e7ae      	b.n	8008f2c <_svfprintf_r+0xddc>
 8008fce:	3408      	adds	r4, #8
 8008fd0:	e7ba      	b.n	8008f48 <_svfprintf_r+0xdf8>
 8008fd2:	3408      	adds	r4, #8
 8008fd4:	f7ff bbed 	b.w	80087b2 <_svfprintf_r+0x662>
 8008fd8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008fda:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8008fdc:	1a9d      	subs	r5, r3, r2
 8008fde:	2d00      	cmp	r5, #0
 8008fe0:	f77f abea 	ble.w	80087b8 <_svfprintf_r+0x668>
 8008fe4:	2610      	movs	r6, #16
 8008fe6:	4b41      	ldr	r3, [pc, #260]	; (80090ec <_svfprintf_r+0xf9c>)
 8008fe8:	6023      	str	r3, [r4, #0]
 8008fea:	2d10      	cmp	r5, #16
 8008fec:	dc1b      	bgt.n	8009026 <_svfprintf_r+0xed6>
 8008fee:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008ff0:	6065      	str	r5, [r4, #4]
 8008ff2:	441d      	add	r5, r3
 8008ff4:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8008ff6:	9521      	str	r5, [sp, #132]	; 0x84
 8008ff8:	3301      	adds	r3, #1
 8008ffa:	2b07      	cmp	r3, #7
 8008ffc:	9320      	str	r3, [sp, #128]	; 0x80
 8008ffe:	f77f abdb 	ble.w	80087b8 <_svfprintf_r+0x668>
 8009002:	aa1f      	add	r2, sp, #124	; 0x7c
 8009004:	4651      	mov	r1, sl
 8009006:	4658      	mov	r0, fp
 8009008:	f001 fb02 	bl	800a610 <__ssprint_r>
 800900c:	2800      	cmp	r0, #0
 800900e:	f43f abd3 	beq.w	80087b8 <_svfprintf_r+0x668>
 8009012:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 8009016:	f013 0f40 	tst.w	r3, #64	; 0x40
 800901a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800901c:	bf18      	it	ne
 800901e:	f04f 33ff 	movne.w	r3, #4294967295
 8009022:	f7ff b8b9 	b.w	8008198 <_svfprintf_r+0x48>
 8009026:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009028:	6066      	str	r6, [r4, #4]
 800902a:	3310      	adds	r3, #16
 800902c:	9321      	str	r3, [sp, #132]	; 0x84
 800902e:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8009030:	3301      	adds	r3, #1
 8009032:	2b07      	cmp	r3, #7
 8009034:	9320      	str	r3, [sp, #128]	; 0x80
 8009036:	dc02      	bgt.n	800903e <_svfprintf_r+0xeee>
 8009038:	3408      	adds	r4, #8
 800903a:	3d10      	subs	r5, #16
 800903c:	e7d3      	b.n	8008fe6 <_svfprintf_r+0xe96>
 800903e:	aa1f      	add	r2, sp, #124	; 0x7c
 8009040:	4651      	mov	r1, sl
 8009042:	4658      	mov	r0, fp
 8009044:	f001 fae4 	bl	800a610 <__ssprint_r>
 8009048:	2800      	cmp	r0, #0
 800904a:	d1e2      	bne.n	8009012 <_svfprintf_r+0xec2>
 800904c:	ac2c      	add	r4, sp, #176	; 0xb0
 800904e:	e7f4      	b.n	800903a <_svfprintf_r+0xeea>
 8009050:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009052:	2b00      	cmp	r3, #0
 8009054:	d0dd      	beq.n	8009012 <_svfprintf_r+0xec2>
 8009056:	aa1f      	add	r2, sp, #124	; 0x7c
 8009058:	4651      	mov	r1, sl
 800905a:	4658      	mov	r0, fp
 800905c:	f001 fad8 	bl	800a610 <__ssprint_r>
 8009060:	e7d7      	b.n	8009012 <_svfprintf_r+0xec2>
 8009062:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8009066:	4610      	mov	r0, r2
 8009068:	4619      	mov	r1, r3
 800906a:	f7f7 fdbb 	bl	8000be4 <__aeabi_dcmpun>
 800906e:	2800      	cmp	r0, #0
 8009070:	f43f aa44 	beq.w	80084fc <_svfprintf_r+0x3ac>
 8009074:	4b1e      	ldr	r3, [pc, #120]	; (80090f0 <_svfprintf_r+0xfa0>)
 8009076:	4a1f      	ldr	r2, [pc, #124]	; (80090f4 <_svfprintf_r+0xfa4>)
 8009078:	f7ff ba34 	b.w	80084e4 <_svfprintf_r+0x394>
 800907c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800907e:	eba3 0308 	sub.w	r3, r3, r8
 8009082:	9303      	str	r3, [sp, #12]
 8009084:	f7ff bab5 	b.w	80085f2 <_svfprintf_r+0x4a2>
 8009088:	ea56 0207 	orrs.w	r2, r6, r7
 800908c:	950b      	str	r5, [sp, #44]	; 0x2c
 800908e:	f43f ac2b 	beq.w	80088e8 <_svfprintf_r+0x798>
 8009092:	2b01      	cmp	r3, #1
 8009094:	f43f ac9d 	beq.w	80089d2 <_svfprintf_r+0x882>
 8009098:	2b02      	cmp	r3, #2
 800909a:	f43f acbd 	beq.w	8008a18 <_svfprintf_r+0x8c8>
 800909e:	ab2c      	add	r3, sp, #176	; 0xb0
 80090a0:	08f1      	lsrs	r1, r6, #3
 80090a2:	ea41 7147 	orr.w	r1, r1, r7, lsl #29
 80090a6:	08f8      	lsrs	r0, r7, #3
 80090a8:	f006 0207 	and.w	r2, r6, #7
 80090ac:	4607      	mov	r7, r0
 80090ae:	460e      	mov	r6, r1
 80090b0:	3230      	adds	r2, #48	; 0x30
 80090b2:	ea56 0107 	orrs.w	r1, r6, r7
 80090b6:	f103 38ff 	add.w	r8, r3, #4294967295
 80090ba:	f803 2c01 	strb.w	r2, [r3, #-1]
 80090be:	f47f ac86 	bne.w	80089ce <_svfprintf_r+0x87e>
 80090c2:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80090c4:	07c9      	lsls	r1, r1, #31
 80090c6:	d506      	bpl.n	80090d6 <_svfprintf_r+0xf86>
 80090c8:	2a30      	cmp	r2, #48	; 0x30
 80090ca:	d004      	beq.n	80090d6 <_svfprintf_r+0xf86>
 80090cc:	2230      	movs	r2, #48	; 0x30
 80090ce:	f808 2c01 	strb.w	r2, [r8, #-1]
 80090d2:	f1a3 0802 	sub.w	r8, r3, #2
 80090d6:	464e      	mov	r6, r9
 80090d8:	f10d 09b0 	add.w	r9, sp, #176	; 0xb0
 80090dc:	eba9 0908 	sub.w	r9, r9, r8
 80090e0:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 80090e2:	2700      	movs	r7, #0
 80090e4:	f7ff bad1 	b.w	800868a <_svfprintf_r+0x53a>
 80090e8:	0801f200 	.word	0x0801f200
 80090ec:	0801f1f0 	.word	0x0801f1f0
 80090f0:	0801f1c4 	.word	0x0801f1c4
 80090f4:	0801f1c8 	.word	0x0801f1c8

080090f8 <__utoa>:
 80090f8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80090fa:	4c1e      	ldr	r4, [pc, #120]	; (8009174 <__utoa+0x7c>)
 80090fc:	b08b      	sub	sp, #44	; 0x2c
 80090fe:	4603      	mov	r3, r0
 8009100:	460f      	mov	r7, r1
 8009102:	466d      	mov	r5, sp
 8009104:	f104 0e20 	add.w	lr, r4, #32
 8009108:	6820      	ldr	r0, [r4, #0]
 800910a:	6861      	ldr	r1, [r4, #4]
 800910c:	462e      	mov	r6, r5
 800910e:	c603      	stmia	r6!, {r0, r1}
 8009110:	3408      	adds	r4, #8
 8009112:	4574      	cmp	r4, lr
 8009114:	4635      	mov	r5, r6
 8009116:	d1f7      	bne.n	8009108 <__utoa+0x10>
 8009118:	7921      	ldrb	r1, [r4, #4]
 800911a:	7131      	strb	r1, [r6, #4]
 800911c:	1e91      	subs	r1, r2, #2
 800911e:	6820      	ldr	r0, [r4, #0]
 8009120:	6030      	str	r0, [r6, #0]
 8009122:	2922      	cmp	r1, #34	; 0x22
 8009124:	f04f 0100 	mov.w	r1, #0
 8009128:	d904      	bls.n	8009134 <__utoa+0x3c>
 800912a:	7039      	strb	r1, [r7, #0]
 800912c:	460f      	mov	r7, r1
 800912e:	4638      	mov	r0, r7
 8009130:	b00b      	add	sp, #44	; 0x2c
 8009132:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009134:	1e78      	subs	r0, r7, #1
 8009136:	4606      	mov	r6, r0
 8009138:	fbb3 f5f2 	udiv	r5, r3, r2
 800913c:	f10d 0e28 	add.w	lr, sp, #40	; 0x28
 8009140:	fb02 3315 	mls	r3, r2, r5, r3
 8009144:	4473      	add	r3, lr
 8009146:	1c4c      	adds	r4, r1, #1
 8009148:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 800914c:	f806 3f01 	strb.w	r3, [r6, #1]!
 8009150:	462b      	mov	r3, r5
 8009152:	b965      	cbnz	r5, 800916e <__utoa+0x76>
 8009154:	553d      	strb	r5, [r7, r4]
 8009156:	187a      	adds	r2, r7, r1
 8009158:	1acc      	subs	r4, r1, r3
 800915a:	42a3      	cmp	r3, r4
 800915c:	dae7      	bge.n	800912e <__utoa+0x36>
 800915e:	7844      	ldrb	r4, [r0, #1]
 8009160:	7815      	ldrb	r5, [r2, #0]
 8009162:	f800 5f01 	strb.w	r5, [r0, #1]!
 8009166:	3301      	adds	r3, #1
 8009168:	f802 4901 	strb.w	r4, [r2], #-1
 800916c:	e7f4      	b.n	8009158 <__utoa+0x60>
 800916e:	4621      	mov	r1, r4
 8009170:	e7e2      	b.n	8009138 <__utoa+0x40>
 8009172:	bf00      	nop
 8009174:	0801f210 	.word	0x0801f210

08009178 <quorem>:
 8009178:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800917c:	6903      	ldr	r3, [r0, #16]
 800917e:	690c      	ldr	r4, [r1, #16]
 8009180:	429c      	cmp	r4, r3
 8009182:	4680      	mov	r8, r0
 8009184:	f300 8082 	bgt.w	800928c <quorem+0x114>
 8009188:	3c01      	subs	r4, #1
 800918a:	f101 0714 	add.w	r7, r1, #20
 800918e:	ea4f 0e84 	mov.w	lr, r4, lsl #2
 8009192:	f100 0614 	add.w	r6, r0, #20
 8009196:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 800919a:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 800919e:	eb06 030e 	add.w	r3, r6, lr
 80091a2:	3501      	adds	r5, #1
 80091a4:	eb07 090e 	add.w	r9, r7, lr
 80091a8:	9301      	str	r3, [sp, #4]
 80091aa:	fbb0 f5f5 	udiv	r5, r0, r5
 80091ae:	b395      	cbz	r5, 8009216 <quorem+0x9e>
 80091b0:	f04f 0a00 	mov.w	sl, #0
 80091b4:	4638      	mov	r0, r7
 80091b6:	46b4      	mov	ip, r6
 80091b8:	46d3      	mov	fp, sl
 80091ba:	f850 2b04 	ldr.w	r2, [r0], #4
 80091be:	b293      	uxth	r3, r2
 80091c0:	fb05 a303 	mla	r3, r5, r3, sl
 80091c4:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80091c8:	b29b      	uxth	r3, r3
 80091ca:	ebab 0303 	sub.w	r3, fp, r3
 80091ce:	0c12      	lsrs	r2, r2, #16
 80091d0:	f8bc b000 	ldrh.w	fp, [ip]
 80091d4:	fb05 a202 	mla	r2, r5, r2, sl
 80091d8:	fa13 f38b 	uxtah	r3, r3, fp
 80091dc:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 80091e0:	fa1f fb82 	uxth.w	fp, r2
 80091e4:	f8dc 2000 	ldr.w	r2, [ip]
 80091e8:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 80091ec:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80091f0:	b29b      	uxth	r3, r3
 80091f2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80091f6:	4581      	cmp	r9, r0
 80091f8:	ea4f 4b22 	mov.w	fp, r2, asr #16
 80091fc:	f84c 3b04 	str.w	r3, [ip], #4
 8009200:	d2db      	bcs.n	80091ba <quorem+0x42>
 8009202:	f856 300e 	ldr.w	r3, [r6, lr]
 8009206:	b933      	cbnz	r3, 8009216 <quorem+0x9e>
 8009208:	9b01      	ldr	r3, [sp, #4]
 800920a:	3b04      	subs	r3, #4
 800920c:	429e      	cmp	r6, r3
 800920e:	461a      	mov	r2, r3
 8009210:	d330      	bcc.n	8009274 <quorem+0xfc>
 8009212:	f8c8 4010 	str.w	r4, [r8, #16]
 8009216:	4640      	mov	r0, r8
 8009218:	f001 f933 	bl	800a482 <__mcmp>
 800921c:	2800      	cmp	r0, #0
 800921e:	db25      	blt.n	800926c <quorem+0xf4>
 8009220:	3501      	adds	r5, #1
 8009222:	4630      	mov	r0, r6
 8009224:	f04f 0e00 	mov.w	lr, #0
 8009228:	f857 2b04 	ldr.w	r2, [r7], #4
 800922c:	f8d0 c000 	ldr.w	ip, [r0]
 8009230:	b293      	uxth	r3, r2
 8009232:	ebae 0303 	sub.w	r3, lr, r3
 8009236:	0c12      	lsrs	r2, r2, #16
 8009238:	fa13 f38c 	uxtah	r3, r3, ip
 800923c:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 8009240:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8009244:	b29b      	uxth	r3, r3
 8009246:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800924a:	45b9      	cmp	r9, r7
 800924c:	ea4f 4e22 	mov.w	lr, r2, asr #16
 8009250:	f840 3b04 	str.w	r3, [r0], #4
 8009254:	d2e8      	bcs.n	8009228 <quorem+0xb0>
 8009256:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 800925a:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 800925e:	b92a      	cbnz	r2, 800926c <quorem+0xf4>
 8009260:	3b04      	subs	r3, #4
 8009262:	429e      	cmp	r6, r3
 8009264:	461a      	mov	r2, r3
 8009266:	d30b      	bcc.n	8009280 <quorem+0x108>
 8009268:	f8c8 4010 	str.w	r4, [r8, #16]
 800926c:	4628      	mov	r0, r5
 800926e:	b003      	add	sp, #12
 8009270:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009274:	6812      	ldr	r2, [r2, #0]
 8009276:	3b04      	subs	r3, #4
 8009278:	2a00      	cmp	r2, #0
 800927a:	d1ca      	bne.n	8009212 <quorem+0x9a>
 800927c:	3c01      	subs	r4, #1
 800927e:	e7c5      	b.n	800920c <quorem+0x94>
 8009280:	6812      	ldr	r2, [r2, #0]
 8009282:	3b04      	subs	r3, #4
 8009284:	2a00      	cmp	r2, #0
 8009286:	d1ef      	bne.n	8009268 <quorem+0xf0>
 8009288:	3c01      	subs	r4, #1
 800928a:	e7ea      	b.n	8009262 <quorem+0xea>
 800928c:	2000      	movs	r0, #0
 800928e:	e7ee      	b.n	800926e <quorem+0xf6>

08009290 <_dtoa_r>:
 8009290:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009294:	ec57 6b10 	vmov	r6, r7, d0
 8009298:	b097      	sub	sp, #92	; 0x5c
 800929a:	e9cd 6700 	strd	r6, r7, [sp]
 800929e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80092a0:	9107      	str	r1, [sp, #28]
 80092a2:	4604      	mov	r4, r0
 80092a4:	920a      	str	r2, [sp, #40]	; 0x28
 80092a6:	930f      	str	r3, [sp, #60]	; 0x3c
 80092a8:	9d20      	ldr	r5, [sp, #128]	; 0x80
 80092aa:	b93e      	cbnz	r6, 80092bc <_dtoa_r+0x2c>
 80092ac:	2010      	movs	r0, #16
 80092ae:	f7fe fce3 	bl	8007c78 <malloc>
 80092b2:	6260      	str	r0, [r4, #36]	; 0x24
 80092b4:	6046      	str	r6, [r0, #4]
 80092b6:	6086      	str	r6, [r0, #8]
 80092b8:	6006      	str	r6, [r0, #0]
 80092ba:	60c6      	str	r6, [r0, #12]
 80092bc:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80092be:	6819      	ldr	r1, [r3, #0]
 80092c0:	b151      	cbz	r1, 80092d8 <_dtoa_r+0x48>
 80092c2:	685a      	ldr	r2, [r3, #4]
 80092c4:	604a      	str	r2, [r1, #4]
 80092c6:	2301      	movs	r3, #1
 80092c8:	4093      	lsls	r3, r2
 80092ca:	608b      	str	r3, [r1, #8]
 80092cc:	4620      	mov	r0, r4
 80092ce:	f000 ff03 	bl	800a0d8 <_Bfree>
 80092d2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80092d4:	2200      	movs	r2, #0
 80092d6:	601a      	str	r2, [r3, #0]
 80092d8:	9b01      	ldr	r3, [sp, #4]
 80092da:	2b00      	cmp	r3, #0
 80092dc:	bfbf      	itttt	lt
 80092de:	2301      	movlt	r3, #1
 80092e0:	602b      	strlt	r3, [r5, #0]
 80092e2:	9b01      	ldrlt	r3, [sp, #4]
 80092e4:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 80092e8:	bfb2      	itee	lt
 80092ea:	9301      	strlt	r3, [sp, #4]
 80092ec:	2300      	movge	r3, #0
 80092ee:	602b      	strge	r3, [r5, #0]
 80092f0:	f8dd 8004 	ldr.w	r8, [sp, #4]
 80092f4:	4ba8      	ldr	r3, [pc, #672]	; (8009598 <_dtoa_r+0x308>)
 80092f6:	ea33 0308 	bics.w	r3, r3, r8
 80092fa:	d11b      	bne.n	8009334 <_dtoa_r+0xa4>
 80092fc:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80092fe:	f242 730f 	movw	r3, #9999	; 0x270f
 8009302:	6013      	str	r3, [r2, #0]
 8009304:	9b00      	ldr	r3, [sp, #0]
 8009306:	b923      	cbnz	r3, 8009312 <_dtoa_r+0x82>
 8009308:	f3c8 0013 	ubfx	r0, r8, #0, #20
 800930c:	2800      	cmp	r0, #0
 800930e:	f000 8578 	beq.w	8009e02 <_dtoa_r+0xb72>
 8009312:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009314:	b953      	cbnz	r3, 800932c <_dtoa_r+0x9c>
 8009316:	4ba1      	ldr	r3, [pc, #644]	; (800959c <_dtoa_r+0x30c>)
 8009318:	e021      	b.n	800935e <_dtoa_r+0xce>
 800931a:	4ba1      	ldr	r3, [pc, #644]	; (80095a0 <_dtoa_r+0x310>)
 800931c:	9302      	str	r3, [sp, #8]
 800931e:	3308      	adds	r3, #8
 8009320:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8009322:	6013      	str	r3, [r2, #0]
 8009324:	9802      	ldr	r0, [sp, #8]
 8009326:	b017      	add	sp, #92	; 0x5c
 8009328:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800932c:	4b9b      	ldr	r3, [pc, #620]	; (800959c <_dtoa_r+0x30c>)
 800932e:	9302      	str	r3, [sp, #8]
 8009330:	3303      	adds	r3, #3
 8009332:	e7f5      	b.n	8009320 <_dtoa_r+0x90>
 8009334:	e9dd 6700 	ldrd	r6, r7, [sp]
 8009338:	2200      	movs	r2, #0
 800933a:	2300      	movs	r3, #0
 800933c:	4630      	mov	r0, r6
 800933e:	4639      	mov	r1, r7
 8009340:	f7f7 fc1e 	bl	8000b80 <__aeabi_dcmpeq>
 8009344:	4681      	mov	r9, r0
 8009346:	b160      	cbz	r0, 8009362 <_dtoa_r+0xd2>
 8009348:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800934a:	2301      	movs	r3, #1
 800934c:	6013      	str	r3, [r2, #0]
 800934e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009350:	2b00      	cmp	r3, #0
 8009352:	f000 8553 	beq.w	8009dfc <_dtoa_r+0xb6c>
 8009356:	4b93      	ldr	r3, [pc, #588]	; (80095a4 <_dtoa_r+0x314>)
 8009358:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800935a:	6013      	str	r3, [r2, #0]
 800935c:	3b01      	subs	r3, #1
 800935e:	9302      	str	r3, [sp, #8]
 8009360:	e7e0      	b.n	8009324 <_dtoa_r+0x94>
 8009362:	aa14      	add	r2, sp, #80	; 0x50
 8009364:	a915      	add	r1, sp, #84	; 0x54
 8009366:	ec47 6b10 	vmov	d0, r6, r7
 800936a:	4620      	mov	r0, r4
 800936c:	f001 f901 	bl	800a572 <__d2b>
 8009370:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8009374:	4682      	mov	sl, r0
 8009376:	2d00      	cmp	r5, #0
 8009378:	d07e      	beq.n	8009478 <_dtoa_r+0x1e8>
 800937a:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800937e:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 8009382:	4630      	mov	r0, r6
 8009384:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 8009388:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800938c:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
 8009390:	2200      	movs	r2, #0
 8009392:	4b85      	ldr	r3, [pc, #532]	; (80095a8 <_dtoa_r+0x318>)
 8009394:	f7f6 ffd8 	bl	8000348 <__aeabi_dsub>
 8009398:	a379      	add	r3, pc, #484	; (adr r3, 8009580 <_dtoa_r+0x2f0>)
 800939a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800939e:	f7f7 f987 	bl	80006b0 <__aeabi_dmul>
 80093a2:	a379      	add	r3, pc, #484	; (adr r3, 8009588 <_dtoa_r+0x2f8>)
 80093a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80093a8:	f7f6 ffd0 	bl	800034c <__adddf3>
 80093ac:	4606      	mov	r6, r0
 80093ae:	4628      	mov	r0, r5
 80093b0:	460f      	mov	r7, r1
 80093b2:	f7f7 f917 	bl	80005e4 <__aeabi_i2d>
 80093b6:	a376      	add	r3, pc, #472	; (adr r3, 8009590 <_dtoa_r+0x300>)
 80093b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80093bc:	f7f7 f978 	bl	80006b0 <__aeabi_dmul>
 80093c0:	4602      	mov	r2, r0
 80093c2:	460b      	mov	r3, r1
 80093c4:	4630      	mov	r0, r6
 80093c6:	4639      	mov	r1, r7
 80093c8:	f7f6 ffc0 	bl	800034c <__adddf3>
 80093cc:	4606      	mov	r6, r0
 80093ce:	460f      	mov	r7, r1
 80093d0:	f7f7 fc1e 	bl	8000c10 <__aeabi_d2iz>
 80093d4:	2200      	movs	r2, #0
 80093d6:	4683      	mov	fp, r0
 80093d8:	2300      	movs	r3, #0
 80093da:	4630      	mov	r0, r6
 80093dc:	4639      	mov	r1, r7
 80093de:	f7f7 fbd9 	bl	8000b94 <__aeabi_dcmplt>
 80093e2:	b158      	cbz	r0, 80093fc <_dtoa_r+0x16c>
 80093e4:	4658      	mov	r0, fp
 80093e6:	f7f7 f8fd 	bl	80005e4 <__aeabi_i2d>
 80093ea:	4602      	mov	r2, r0
 80093ec:	460b      	mov	r3, r1
 80093ee:	4630      	mov	r0, r6
 80093f0:	4639      	mov	r1, r7
 80093f2:	f7f7 fbc5 	bl	8000b80 <__aeabi_dcmpeq>
 80093f6:	b908      	cbnz	r0, 80093fc <_dtoa_r+0x16c>
 80093f8:	f10b 3bff 	add.w	fp, fp, #4294967295
 80093fc:	f1bb 0f16 	cmp.w	fp, #22
 8009400:	d859      	bhi.n	80094b6 <_dtoa_r+0x226>
 8009402:	496a      	ldr	r1, [pc, #424]	; (80095ac <_dtoa_r+0x31c>)
 8009404:	eb01 01cb 	add.w	r1, r1, fp, lsl #3
 8009408:	e9dd 2300 	ldrd	r2, r3, [sp]
 800940c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009410:	f7f7 fbde 	bl	8000bd0 <__aeabi_dcmpgt>
 8009414:	2800      	cmp	r0, #0
 8009416:	d050      	beq.n	80094ba <_dtoa_r+0x22a>
 8009418:	f10b 3bff 	add.w	fp, fp, #4294967295
 800941c:	2300      	movs	r3, #0
 800941e:	930e      	str	r3, [sp, #56]	; 0x38
 8009420:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8009422:	1b5d      	subs	r5, r3, r5
 8009424:	1e6b      	subs	r3, r5, #1
 8009426:	9306      	str	r3, [sp, #24]
 8009428:	bf45      	ittet	mi
 800942a:	f1c5 0301 	rsbmi	r3, r5, #1
 800942e:	9305      	strmi	r3, [sp, #20]
 8009430:	2300      	movpl	r3, #0
 8009432:	2300      	movmi	r3, #0
 8009434:	bf4c      	ite	mi
 8009436:	9306      	strmi	r3, [sp, #24]
 8009438:	9305      	strpl	r3, [sp, #20]
 800943a:	f1bb 0f00 	cmp.w	fp, #0
 800943e:	db3e      	blt.n	80094be <_dtoa_r+0x22e>
 8009440:	9b06      	ldr	r3, [sp, #24]
 8009442:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 8009446:	445b      	add	r3, fp
 8009448:	9306      	str	r3, [sp, #24]
 800944a:	2300      	movs	r3, #0
 800944c:	9308      	str	r3, [sp, #32]
 800944e:	9b07      	ldr	r3, [sp, #28]
 8009450:	2b09      	cmp	r3, #9
 8009452:	f200 80af 	bhi.w	80095b4 <_dtoa_r+0x324>
 8009456:	2b05      	cmp	r3, #5
 8009458:	bfc4      	itt	gt
 800945a:	3b04      	subgt	r3, #4
 800945c:	9307      	strgt	r3, [sp, #28]
 800945e:	9b07      	ldr	r3, [sp, #28]
 8009460:	f1a3 0302 	sub.w	r3, r3, #2
 8009464:	bfcc      	ite	gt
 8009466:	2600      	movgt	r6, #0
 8009468:	2601      	movle	r6, #1
 800946a:	2b03      	cmp	r3, #3
 800946c:	f200 80ae 	bhi.w	80095cc <_dtoa_r+0x33c>
 8009470:	e8df f003 	tbb	[pc, r3]
 8009474:	772f8482 	.word	0x772f8482
 8009478:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800947a:	9d14      	ldr	r5, [sp, #80]	; 0x50
 800947c:	441d      	add	r5, r3
 800947e:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8009482:	2b20      	cmp	r3, #32
 8009484:	dd11      	ble.n	80094aa <_dtoa_r+0x21a>
 8009486:	9a00      	ldr	r2, [sp, #0]
 8009488:	f205 4012 	addw	r0, r5, #1042	; 0x412
 800948c:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 8009490:	fa22 f000 	lsr.w	r0, r2, r0
 8009494:	fa08 f303 	lsl.w	r3, r8, r3
 8009498:	4318      	orrs	r0, r3
 800949a:	f7f7 f893 	bl	80005c4 <__aeabi_ui2d>
 800949e:	2301      	movs	r3, #1
 80094a0:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 80094a4:	3d01      	subs	r5, #1
 80094a6:	9312      	str	r3, [sp, #72]	; 0x48
 80094a8:	e772      	b.n	8009390 <_dtoa_r+0x100>
 80094aa:	f1c3 0020 	rsb	r0, r3, #32
 80094ae:	9b00      	ldr	r3, [sp, #0]
 80094b0:	fa03 f000 	lsl.w	r0, r3, r0
 80094b4:	e7f1      	b.n	800949a <_dtoa_r+0x20a>
 80094b6:	2301      	movs	r3, #1
 80094b8:	e7b1      	b.n	800941e <_dtoa_r+0x18e>
 80094ba:	900e      	str	r0, [sp, #56]	; 0x38
 80094bc:	e7b0      	b.n	8009420 <_dtoa_r+0x190>
 80094be:	9b05      	ldr	r3, [sp, #20]
 80094c0:	eba3 030b 	sub.w	r3, r3, fp
 80094c4:	9305      	str	r3, [sp, #20]
 80094c6:	f1cb 0300 	rsb	r3, fp, #0
 80094ca:	9308      	str	r3, [sp, #32]
 80094cc:	2300      	movs	r3, #0
 80094ce:	930b      	str	r3, [sp, #44]	; 0x2c
 80094d0:	e7bd      	b.n	800944e <_dtoa_r+0x1be>
 80094d2:	2301      	movs	r3, #1
 80094d4:	9309      	str	r3, [sp, #36]	; 0x24
 80094d6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80094d8:	2b00      	cmp	r3, #0
 80094da:	dd7a      	ble.n	80095d2 <_dtoa_r+0x342>
 80094dc:	9304      	str	r3, [sp, #16]
 80094de:	9303      	str	r3, [sp, #12]
 80094e0:	6a65      	ldr	r5, [r4, #36]	; 0x24
 80094e2:	2200      	movs	r2, #0
 80094e4:	606a      	str	r2, [r5, #4]
 80094e6:	2104      	movs	r1, #4
 80094e8:	f101 0214 	add.w	r2, r1, #20
 80094ec:	429a      	cmp	r2, r3
 80094ee:	d975      	bls.n	80095dc <_dtoa_r+0x34c>
 80094f0:	6869      	ldr	r1, [r5, #4]
 80094f2:	4620      	mov	r0, r4
 80094f4:	f000 fdbc 	bl	800a070 <_Balloc>
 80094f8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80094fa:	6028      	str	r0, [r5, #0]
 80094fc:	681b      	ldr	r3, [r3, #0]
 80094fe:	9302      	str	r3, [sp, #8]
 8009500:	9b03      	ldr	r3, [sp, #12]
 8009502:	2b0e      	cmp	r3, #14
 8009504:	f200 80e5 	bhi.w	80096d2 <_dtoa_r+0x442>
 8009508:	2e00      	cmp	r6, #0
 800950a:	f000 80e2 	beq.w	80096d2 <_dtoa_r+0x442>
 800950e:	ed9d 7b00 	vldr	d7, [sp]
 8009512:	f1bb 0f00 	cmp.w	fp, #0
 8009516:	ed8d 7b0c 	vstr	d7, [sp, #48]	; 0x30
 800951a:	dd74      	ble.n	8009606 <_dtoa_r+0x376>
 800951c:	4a23      	ldr	r2, [pc, #140]	; (80095ac <_dtoa_r+0x31c>)
 800951e:	f00b 030f 	and.w	r3, fp, #15
 8009522:	ea4f 162b 	mov.w	r6, fp, asr #4
 8009526:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800952a:	06f0      	lsls	r0, r6, #27
 800952c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8009530:	d559      	bpl.n	80095e6 <_dtoa_r+0x356>
 8009532:	4b1f      	ldr	r3, [pc, #124]	; (80095b0 <_dtoa_r+0x320>)
 8009534:	ec51 0b17 	vmov	r0, r1, d7
 8009538:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800953c:	f7f7 f9e2 	bl	8000904 <__aeabi_ddiv>
 8009540:	e9cd 0100 	strd	r0, r1, [sp]
 8009544:	f006 060f 	and.w	r6, r6, #15
 8009548:	2503      	movs	r5, #3
 800954a:	4f19      	ldr	r7, [pc, #100]	; (80095b0 <_dtoa_r+0x320>)
 800954c:	2e00      	cmp	r6, #0
 800954e:	d14c      	bne.n	80095ea <_dtoa_r+0x35a>
 8009550:	4642      	mov	r2, r8
 8009552:	464b      	mov	r3, r9
 8009554:	e9dd 0100 	ldrd	r0, r1, [sp]
 8009558:	f7f7 f9d4 	bl	8000904 <__aeabi_ddiv>
 800955c:	e9cd 0100 	strd	r0, r1, [sp]
 8009560:	e06a      	b.n	8009638 <_dtoa_r+0x3a8>
 8009562:	2301      	movs	r3, #1
 8009564:	9309      	str	r3, [sp, #36]	; 0x24
 8009566:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009568:	445b      	add	r3, fp
 800956a:	9304      	str	r3, [sp, #16]
 800956c:	3301      	adds	r3, #1
 800956e:	2b01      	cmp	r3, #1
 8009570:	9303      	str	r3, [sp, #12]
 8009572:	bfb8      	it	lt
 8009574:	2301      	movlt	r3, #1
 8009576:	e7b3      	b.n	80094e0 <_dtoa_r+0x250>
 8009578:	2300      	movs	r3, #0
 800957a:	e7ab      	b.n	80094d4 <_dtoa_r+0x244>
 800957c:	2300      	movs	r3, #0
 800957e:	e7f1      	b.n	8009564 <_dtoa_r+0x2d4>
 8009580:	636f4361 	.word	0x636f4361
 8009584:	3fd287a7 	.word	0x3fd287a7
 8009588:	8b60c8b3 	.word	0x8b60c8b3
 800958c:	3fc68a28 	.word	0x3fc68a28
 8009590:	509f79fb 	.word	0x509f79fb
 8009594:	3fd34413 	.word	0x3fd34413
 8009598:	7ff00000 	.word	0x7ff00000
 800959c:	0801f23e 	.word	0x0801f23e
 80095a0:	0801f235 	.word	0x0801f235
 80095a4:	0801f1ef 	.word	0x0801f1ef
 80095a8:	3ff80000 	.word	0x3ff80000
 80095ac:	0801f270 	.word	0x0801f270
 80095b0:	0801f248 	.word	0x0801f248
 80095b4:	2601      	movs	r6, #1
 80095b6:	2300      	movs	r3, #0
 80095b8:	9307      	str	r3, [sp, #28]
 80095ba:	9609      	str	r6, [sp, #36]	; 0x24
 80095bc:	f04f 33ff 	mov.w	r3, #4294967295
 80095c0:	9304      	str	r3, [sp, #16]
 80095c2:	9303      	str	r3, [sp, #12]
 80095c4:	2200      	movs	r2, #0
 80095c6:	2312      	movs	r3, #18
 80095c8:	920a      	str	r2, [sp, #40]	; 0x28
 80095ca:	e789      	b.n	80094e0 <_dtoa_r+0x250>
 80095cc:	2301      	movs	r3, #1
 80095ce:	9309      	str	r3, [sp, #36]	; 0x24
 80095d0:	e7f4      	b.n	80095bc <_dtoa_r+0x32c>
 80095d2:	2301      	movs	r3, #1
 80095d4:	9304      	str	r3, [sp, #16]
 80095d6:	9303      	str	r3, [sp, #12]
 80095d8:	461a      	mov	r2, r3
 80095da:	e7f5      	b.n	80095c8 <_dtoa_r+0x338>
 80095dc:	686a      	ldr	r2, [r5, #4]
 80095de:	3201      	adds	r2, #1
 80095e0:	606a      	str	r2, [r5, #4]
 80095e2:	0049      	lsls	r1, r1, #1
 80095e4:	e780      	b.n	80094e8 <_dtoa_r+0x258>
 80095e6:	2502      	movs	r5, #2
 80095e8:	e7af      	b.n	800954a <_dtoa_r+0x2ba>
 80095ea:	07f1      	lsls	r1, r6, #31
 80095ec:	d508      	bpl.n	8009600 <_dtoa_r+0x370>
 80095ee:	4640      	mov	r0, r8
 80095f0:	4649      	mov	r1, r9
 80095f2:	e9d7 2300 	ldrd	r2, r3, [r7]
 80095f6:	f7f7 f85b 	bl	80006b0 <__aeabi_dmul>
 80095fa:	3501      	adds	r5, #1
 80095fc:	4680      	mov	r8, r0
 80095fe:	4689      	mov	r9, r1
 8009600:	1076      	asrs	r6, r6, #1
 8009602:	3708      	adds	r7, #8
 8009604:	e7a2      	b.n	800954c <_dtoa_r+0x2bc>
 8009606:	f000 809d 	beq.w	8009744 <_dtoa_r+0x4b4>
 800960a:	f1cb 0600 	rsb	r6, fp, #0
 800960e:	4b9f      	ldr	r3, [pc, #636]	; (800988c <_dtoa_r+0x5fc>)
 8009610:	4f9f      	ldr	r7, [pc, #636]	; (8009890 <_dtoa_r+0x600>)
 8009612:	f006 020f 	and.w	r2, r6, #15
 8009616:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800961a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800961e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8009622:	f7f7 f845 	bl	80006b0 <__aeabi_dmul>
 8009626:	e9cd 0100 	strd	r0, r1, [sp]
 800962a:	1136      	asrs	r6, r6, #4
 800962c:	2300      	movs	r3, #0
 800962e:	2502      	movs	r5, #2
 8009630:	2e00      	cmp	r6, #0
 8009632:	d17c      	bne.n	800972e <_dtoa_r+0x49e>
 8009634:	2b00      	cmp	r3, #0
 8009636:	d191      	bne.n	800955c <_dtoa_r+0x2cc>
 8009638:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800963a:	2b00      	cmp	r3, #0
 800963c:	f000 8084 	beq.w	8009748 <_dtoa_r+0x4b8>
 8009640:	e9dd 8900 	ldrd	r8, r9, [sp]
 8009644:	2200      	movs	r2, #0
 8009646:	4b93      	ldr	r3, [pc, #588]	; (8009894 <_dtoa_r+0x604>)
 8009648:	4640      	mov	r0, r8
 800964a:	4649      	mov	r1, r9
 800964c:	f7f7 faa2 	bl	8000b94 <__aeabi_dcmplt>
 8009650:	2800      	cmp	r0, #0
 8009652:	d079      	beq.n	8009748 <_dtoa_r+0x4b8>
 8009654:	9b03      	ldr	r3, [sp, #12]
 8009656:	2b00      	cmp	r3, #0
 8009658:	d076      	beq.n	8009748 <_dtoa_r+0x4b8>
 800965a:	9b04      	ldr	r3, [sp, #16]
 800965c:	2b00      	cmp	r3, #0
 800965e:	dd34      	ble.n	80096ca <_dtoa_r+0x43a>
 8009660:	2200      	movs	r2, #0
 8009662:	4b8d      	ldr	r3, [pc, #564]	; (8009898 <_dtoa_r+0x608>)
 8009664:	4640      	mov	r0, r8
 8009666:	4649      	mov	r1, r9
 8009668:	f7f7 f822 	bl	80006b0 <__aeabi_dmul>
 800966c:	e9cd 0100 	strd	r0, r1, [sp]
 8009670:	9e04      	ldr	r6, [sp, #16]
 8009672:	f10b 37ff 	add.w	r7, fp, #4294967295
 8009676:	3501      	adds	r5, #1
 8009678:	4628      	mov	r0, r5
 800967a:	f7f6 ffb3 	bl	80005e4 <__aeabi_i2d>
 800967e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009682:	f7f7 f815 	bl	80006b0 <__aeabi_dmul>
 8009686:	2200      	movs	r2, #0
 8009688:	4b84      	ldr	r3, [pc, #528]	; (800989c <_dtoa_r+0x60c>)
 800968a:	f7f6 fe5f 	bl	800034c <__adddf3>
 800968e:	4680      	mov	r8, r0
 8009690:	f1a1 7950 	sub.w	r9, r1, #54525952	; 0x3400000
 8009694:	2e00      	cmp	r6, #0
 8009696:	d15a      	bne.n	800974e <_dtoa_r+0x4be>
 8009698:	2200      	movs	r2, #0
 800969a:	4b81      	ldr	r3, [pc, #516]	; (80098a0 <_dtoa_r+0x610>)
 800969c:	e9dd 0100 	ldrd	r0, r1, [sp]
 80096a0:	f7f6 fe52 	bl	8000348 <__aeabi_dsub>
 80096a4:	4642      	mov	r2, r8
 80096a6:	464b      	mov	r3, r9
 80096a8:	e9cd 0100 	strd	r0, r1, [sp]
 80096ac:	f7f7 fa90 	bl	8000bd0 <__aeabi_dcmpgt>
 80096b0:	2800      	cmp	r0, #0
 80096b2:	f040 829b 	bne.w	8009bec <_dtoa_r+0x95c>
 80096b6:	4642      	mov	r2, r8
 80096b8:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 80096bc:	e9dd 0100 	ldrd	r0, r1, [sp]
 80096c0:	f7f7 fa68 	bl	8000b94 <__aeabi_dcmplt>
 80096c4:	2800      	cmp	r0, #0
 80096c6:	f040 828f 	bne.w	8009be8 <_dtoa_r+0x958>
 80096ca:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 80096ce:	e9cd 2300 	strd	r2, r3, [sp]
 80096d2:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80096d4:	2b00      	cmp	r3, #0
 80096d6:	f2c0 8150 	blt.w	800997a <_dtoa_r+0x6ea>
 80096da:	f1bb 0f0e 	cmp.w	fp, #14
 80096de:	f300 814c 	bgt.w	800997a <_dtoa_r+0x6ea>
 80096e2:	4b6a      	ldr	r3, [pc, #424]	; (800988c <_dtoa_r+0x5fc>)
 80096e4:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 80096e8:	e9d3 8900 	ldrd	r8, r9, [r3]
 80096ec:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80096ee:	2b00      	cmp	r3, #0
 80096f0:	f280 80da 	bge.w	80098a8 <_dtoa_r+0x618>
 80096f4:	9b03      	ldr	r3, [sp, #12]
 80096f6:	2b00      	cmp	r3, #0
 80096f8:	f300 80d6 	bgt.w	80098a8 <_dtoa_r+0x618>
 80096fc:	f040 8273 	bne.w	8009be6 <_dtoa_r+0x956>
 8009700:	2200      	movs	r2, #0
 8009702:	4b67      	ldr	r3, [pc, #412]	; (80098a0 <_dtoa_r+0x610>)
 8009704:	4640      	mov	r0, r8
 8009706:	4649      	mov	r1, r9
 8009708:	f7f6 ffd2 	bl	80006b0 <__aeabi_dmul>
 800970c:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009710:	f7f7 fa54 	bl	8000bbc <__aeabi_dcmpge>
 8009714:	9e03      	ldr	r6, [sp, #12]
 8009716:	4637      	mov	r7, r6
 8009718:	2800      	cmp	r0, #0
 800971a:	f040 824a 	bne.w	8009bb2 <_dtoa_r+0x922>
 800971e:	9b02      	ldr	r3, [sp, #8]
 8009720:	9a02      	ldr	r2, [sp, #8]
 8009722:	1c5d      	adds	r5, r3, #1
 8009724:	2331      	movs	r3, #49	; 0x31
 8009726:	7013      	strb	r3, [r2, #0]
 8009728:	f10b 0b01 	add.w	fp, fp, #1
 800972c:	e245      	b.n	8009bba <_dtoa_r+0x92a>
 800972e:	07f2      	lsls	r2, r6, #31
 8009730:	d505      	bpl.n	800973e <_dtoa_r+0x4ae>
 8009732:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009736:	f7f6 ffbb 	bl	80006b0 <__aeabi_dmul>
 800973a:	3501      	adds	r5, #1
 800973c:	2301      	movs	r3, #1
 800973e:	1076      	asrs	r6, r6, #1
 8009740:	3708      	adds	r7, #8
 8009742:	e775      	b.n	8009630 <_dtoa_r+0x3a0>
 8009744:	2502      	movs	r5, #2
 8009746:	e777      	b.n	8009638 <_dtoa_r+0x3a8>
 8009748:	465f      	mov	r7, fp
 800974a:	9e03      	ldr	r6, [sp, #12]
 800974c:	e794      	b.n	8009678 <_dtoa_r+0x3e8>
 800974e:	9a02      	ldr	r2, [sp, #8]
 8009750:	4b4e      	ldr	r3, [pc, #312]	; (800988c <_dtoa_r+0x5fc>)
 8009752:	4432      	add	r2, r6
 8009754:	9213      	str	r2, [sp, #76]	; 0x4c
 8009756:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009758:	1e71      	subs	r1, r6, #1
 800975a:	2a00      	cmp	r2, #0
 800975c:	d048      	beq.n	80097f0 <_dtoa_r+0x560>
 800975e:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
 8009762:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009766:	2000      	movs	r0, #0
 8009768:	494e      	ldr	r1, [pc, #312]	; (80098a4 <_dtoa_r+0x614>)
 800976a:	f7f7 f8cb 	bl	8000904 <__aeabi_ddiv>
 800976e:	4642      	mov	r2, r8
 8009770:	464b      	mov	r3, r9
 8009772:	f7f6 fde9 	bl	8000348 <__aeabi_dsub>
 8009776:	9d02      	ldr	r5, [sp, #8]
 8009778:	4680      	mov	r8, r0
 800977a:	4689      	mov	r9, r1
 800977c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8009780:	f7f7 fa46 	bl	8000c10 <__aeabi_d2iz>
 8009784:	4606      	mov	r6, r0
 8009786:	f7f6 ff2d 	bl	80005e4 <__aeabi_i2d>
 800978a:	4602      	mov	r2, r0
 800978c:	460b      	mov	r3, r1
 800978e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8009792:	f7f6 fdd9 	bl	8000348 <__aeabi_dsub>
 8009796:	3630      	adds	r6, #48	; 0x30
 8009798:	f805 6b01 	strb.w	r6, [r5], #1
 800979c:	4642      	mov	r2, r8
 800979e:	464b      	mov	r3, r9
 80097a0:	e9cd 0100 	strd	r0, r1, [sp]
 80097a4:	f7f7 f9f6 	bl	8000b94 <__aeabi_dcmplt>
 80097a8:	2800      	cmp	r0, #0
 80097aa:	d165      	bne.n	8009878 <_dtoa_r+0x5e8>
 80097ac:	e9dd 2300 	ldrd	r2, r3, [sp]
 80097b0:	2000      	movs	r0, #0
 80097b2:	4938      	ldr	r1, [pc, #224]	; (8009894 <_dtoa_r+0x604>)
 80097b4:	f7f6 fdc8 	bl	8000348 <__aeabi_dsub>
 80097b8:	4642      	mov	r2, r8
 80097ba:	464b      	mov	r3, r9
 80097bc:	f7f7 f9ea 	bl	8000b94 <__aeabi_dcmplt>
 80097c0:	2800      	cmp	r0, #0
 80097c2:	f040 80ba 	bne.w	800993a <_dtoa_r+0x6aa>
 80097c6:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80097c8:	429d      	cmp	r5, r3
 80097ca:	f43f af7e 	beq.w	80096ca <_dtoa_r+0x43a>
 80097ce:	2200      	movs	r2, #0
 80097d0:	4b31      	ldr	r3, [pc, #196]	; (8009898 <_dtoa_r+0x608>)
 80097d2:	4640      	mov	r0, r8
 80097d4:	4649      	mov	r1, r9
 80097d6:	f7f6 ff6b 	bl	80006b0 <__aeabi_dmul>
 80097da:	2200      	movs	r2, #0
 80097dc:	4680      	mov	r8, r0
 80097de:	4689      	mov	r9, r1
 80097e0:	4b2d      	ldr	r3, [pc, #180]	; (8009898 <_dtoa_r+0x608>)
 80097e2:	e9dd 0100 	ldrd	r0, r1, [sp]
 80097e6:	f7f6 ff63 	bl	80006b0 <__aeabi_dmul>
 80097ea:	e9cd 0100 	strd	r0, r1, [sp]
 80097ee:	e7c5      	b.n	800977c <_dtoa_r+0x4ec>
 80097f0:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
 80097f4:	4642      	mov	r2, r8
 80097f6:	464b      	mov	r3, r9
 80097f8:	e9d1 0100 	ldrd	r0, r1, [r1]
 80097fc:	f7f6 ff58 	bl	80006b0 <__aeabi_dmul>
 8009800:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8009804:	9d02      	ldr	r5, [sp, #8]
 8009806:	e9dd 0100 	ldrd	r0, r1, [sp]
 800980a:	f7f7 fa01 	bl	8000c10 <__aeabi_d2iz>
 800980e:	4606      	mov	r6, r0
 8009810:	f7f6 fee8 	bl	80005e4 <__aeabi_i2d>
 8009814:	3630      	adds	r6, #48	; 0x30
 8009816:	4602      	mov	r2, r0
 8009818:	460b      	mov	r3, r1
 800981a:	e9dd 0100 	ldrd	r0, r1, [sp]
 800981e:	f7f6 fd93 	bl	8000348 <__aeabi_dsub>
 8009822:	f805 6b01 	strb.w	r6, [r5], #1
 8009826:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8009828:	42ab      	cmp	r3, r5
 800982a:	4680      	mov	r8, r0
 800982c:	4689      	mov	r9, r1
 800982e:	f04f 0200 	mov.w	r2, #0
 8009832:	d125      	bne.n	8009880 <_dtoa_r+0x5f0>
 8009834:	4b1b      	ldr	r3, [pc, #108]	; (80098a4 <_dtoa_r+0x614>)
 8009836:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800983a:	f7f6 fd87 	bl	800034c <__adddf3>
 800983e:	4602      	mov	r2, r0
 8009840:	460b      	mov	r3, r1
 8009842:	4640      	mov	r0, r8
 8009844:	4649      	mov	r1, r9
 8009846:	f7f7 f9c3 	bl	8000bd0 <__aeabi_dcmpgt>
 800984a:	2800      	cmp	r0, #0
 800984c:	d175      	bne.n	800993a <_dtoa_r+0x6aa>
 800984e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8009852:	2000      	movs	r0, #0
 8009854:	4913      	ldr	r1, [pc, #76]	; (80098a4 <_dtoa_r+0x614>)
 8009856:	f7f6 fd77 	bl	8000348 <__aeabi_dsub>
 800985a:	4602      	mov	r2, r0
 800985c:	460b      	mov	r3, r1
 800985e:	4640      	mov	r0, r8
 8009860:	4649      	mov	r1, r9
 8009862:	f7f7 f997 	bl	8000b94 <__aeabi_dcmplt>
 8009866:	2800      	cmp	r0, #0
 8009868:	f43f af2f 	beq.w	80096ca <_dtoa_r+0x43a>
 800986c:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8009870:	2b30      	cmp	r3, #48	; 0x30
 8009872:	f105 32ff 	add.w	r2, r5, #4294967295
 8009876:	d001      	beq.n	800987c <_dtoa_r+0x5ec>
 8009878:	46bb      	mov	fp, r7
 800987a:	e04d      	b.n	8009918 <_dtoa_r+0x688>
 800987c:	4615      	mov	r5, r2
 800987e:	e7f5      	b.n	800986c <_dtoa_r+0x5dc>
 8009880:	4b05      	ldr	r3, [pc, #20]	; (8009898 <_dtoa_r+0x608>)
 8009882:	f7f6 ff15 	bl	80006b0 <__aeabi_dmul>
 8009886:	e9cd 0100 	strd	r0, r1, [sp]
 800988a:	e7bc      	b.n	8009806 <_dtoa_r+0x576>
 800988c:	0801f270 	.word	0x0801f270
 8009890:	0801f248 	.word	0x0801f248
 8009894:	3ff00000 	.word	0x3ff00000
 8009898:	40240000 	.word	0x40240000
 800989c:	401c0000 	.word	0x401c0000
 80098a0:	40140000 	.word	0x40140000
 80098a4:	3fe00000 	.word	0x3fe00000
 80098a8:	e9dd 6700 	ldrd	r6, r7, [sp]
 80098ac:	9d02      	ldr	r5, [sp, #8]
 80098ae:	4642      	mov	r2, r8
 80098b0:	464b      	mov	r3, r9
 80098b2:	4630      	mov	r0, r6
 80098b4:	4639      	mov	r1, r7
 80098b6:	f7f7 f825 	bl	8000904 <__aeabi_ddiv>
 80098ba:	f7f7 f9a9 	bl	8000c10 <__aeabi_d2iz>
 80098be:	9000      	str	r0, [sp, #0]
 80098c0:	f7f6 fe90 	bl	80005e4 <__aeabi_i2d>
 80098c4:	4642      	mov	r2, r8
 80098c6:	464b      	mov	r3, r9
 80098c8:	f7f6 fef2 	bl	80006b0 <__aeabi_dmul>
 80098cc:	4602      	mov	r2, r0
 80098ce:	460b      	mov	r3, r1
 80098d0:	4630      	mov	r0, r6
 80098d2:	4639      	mov	r1, r7
 80098d4:	f7f6 fd38 	bl	8000348 <__aeabi_dsub>
 80098d8:	9e00      	ldr	r6, [sp, #0]
 80098da:	9f03      	ldr	r7, [sp, #12]
 80098dc:	3630      	adds	r6, #48	; 0x30
 80098de:	f805 6b01 	strb.w	r6, [r5], #1
 80098e2:	9e02      	ldr	r6, [sp, #8]
 80098e4:	1bae      	subs	r6, r5, r6
 80098e6:	42b7      	cmp	r7, r6
 80098e8:	4602      	mov	r2, r0
 80098ea:	460b      	mov	r3, r1
 80098ec:	d138      	bne.n	8009960 <_dtoa_r+0x6d0>
 80098ee:	f7f6 fd2d 	bl	800034c <__adddf3>
 80098f2:	4606      	mov	r6, r0
 80098f4:	460f      	mov	r7, r1
 80098f6:	4602      	mov	r2, r0
 80098f8:	460b      	mov	r3, r1
 80098fa:	4640      	mov	r0, r8
 80098fc:	4649      	mov	r1, r9
 80098fe:	f7f7 f949 	bl	8000b94 <__aeabi_dcmplt>
 8009902:	b9c8      	cbnz	r0, 8009938 <_dtoa_r+0x6a8>
 8009904:	4632      	mov	r2, r6
 8009906:	463b      	mov	r3, r7
 8009908:	4640      	mov	r0, r8
 800990a:	4649      	mov	r1, r9
 800990c:	f7f7 f938 	bl	8000b80 <__aeabi_dcmpeq>
 8009910:	b110      	cbz	r0, 8009918 <_dtoa_r+0x688>
 8009912:	9b00      	ldr	r3, [sp, #0]
 8009914:	07db      	lsls	r3, r3, #31
 8009916:	d40f      	bmi.n	8009938 <_dtoa_r+0x6a8>
 8009918:	4651      	mov	r1, sl
 800991a:	4620      	mov	r0, r4
 800991c:	f000 fbdc 	bl	800a0d8 <_Bfree>
 8009920:	2300      	movs	r3, #0
 8009922:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8009924:	702b      	strb	r3, [r5, #0]
 8009926:	f10b 0301 	add.w	r3, fp, #1
 800992a:	6013      	str	r3, [r2, #0]
 800992c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800992e:	2b00      	cmp	r3, #0
 8009930:	f43f acf8 	beq.w	8009324 <_dtoa_r+0x94>
 8009934:	601d      	str	r5, [r3, #0]
 8009936:	e4f5      	b.n	8009324 <_dtoa_r+0x94>
 8009938:	465f      	mov	r7, fp
 800993a:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800993e:	2a39      	cmp	r2, #57	; 0x39
 8009940:	f105 33ff 	add.w	r3, r5, #4294967295
 8009944:	d106      	bne.n	8009954 <_dtoa_r+0x6c4>
 8009946:	9a02      	ldr	r2, [sp, #8]
 8009948:	429a      	cmp	r2, r3
 800994a:	d107      	bne.n	800995c <_dtoa_r+0x6cc>
 800994c:	2330      	movs	r3, #48	; 0x30
 800994e:	7013      	strb	r3, [r2, #0]
 8009950:	3701      	adds	r7, #1
 8009952:	4613      	mov	r3, r2
 8009954:	781a      	ldrb	r2, [r3, #0]
 8009956:	3201      	adds	r2, #1
 8009958:	701a      	strb	r2, [r3, #0]
 800995a:	e78d      	b.n	8009878 <_dtoa_r+0x5e8>
 800995c:	461d      	mov	r5, r3
 800995e:	e7ec      	b.n	800993a <_dtoa_r+0x6aa>
 8009960:	2200      	movs	r2, #0
 8009962:	4ba4      	ldr	r3, [pc, #656]	; (8009bf4 <_dtoa_r+0x964>)
 8009964:	f7f6 fea4 	bl	80006b0 <__aeabi_dmul>
 8009968:	2200      	movs	r2, #0
 800996a:	2300      	movs	r3, #0
 800996c:	4606      	mov	r6, r0
 800996e:	460f      	mov	r7, r1
 8009970:	f7f7 f906 	bl	8000b80 <__aeabi_dcmpeq>
 8009974:	2800      	cmp	r0, #0
 8009976:	d09a      	beq.n	80098ae <_dtoa_r+0x61e>
 8009978:	e7ce      	b.n	8009918 <_dtoa_r+0x688>
 800997a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800997c:	2a00      	cmp	r2, #0
 800997e:	f000 80cd 	beq.w	8009b1c <_dtoa_r+0x88c>
 8009982:	9a07      	ldr	r2, [sp, #28]
 8009984:	2a01      	cmp	r2, #1
 8009986:	f300 80af 	bgt.w	8009ae8 <_dtoa_r+0x858>
 800998a:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800998c:	2a00      	cmp	r2, #0
 800998e:	f000 80a7 	beq.w	8009ae0 <_dtoa_r+0x850>
 8009992:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8009996:	9e08      	ldr	r6, [sp, #32]
 8009998:	9d05      	ldr	r5, [sp, #20]
 800999a:	9a05      	ldr	r2, [sp, #20]
 800999c:	441a      	add	r2, r3
 800999e:	9205      	str	r2, [sp, #20]
 80099a0:	9a06      	ldr	r2, [sp, #24]
 80099a2:	2101      	movs	r1, #1
 80099a4:	441a      	add	r2, r3
 80099a6:	4620      	mov	r0, r4
 80099a8:	9206      	str	r2, [sp, #24]
 80099aa:	f000 fc35 	bl	800a218 <__i2b>
 80099ae:	4607      	mov	r7, r0
 80099b0:	2d00      	cmp	r5, #0
 80099b2:	dd0c      	ble.n	80099ce <_dtoa_r+0x73e>
 80099b4:	9b06      	ldr	r3, [sp, #24]
 80099b6:	2b00      	cmp	r3, #0
 80099b8:	dd09      	ble.n	80099ce <_dtoa_r+0x73e>
 80099ba:	42ab      	cmp	r3, r5
 80099bc:	9a05      	ldr	r2, [sp, #20]
 80099be:	bfa8      	it	ge
 80099c0:	462b      	movge	r3, r5
 80099c2:	1ad2      	subs	r2, r2, r3
 80099c4:	9205      	str	r2, [sp, #20]
 80099c6:	9a06      	ldr	r2, [sp, #24]
 80099c8:	1aed      	subs	r5, r5, r3
 80099ca:	1ad3      	subs	r3, r2, r3
 80099cc:	9306      	str	r3, [sp, #24]
 80099ce:	9b08      	ldr	r3, [sp, #32]
 80099d0:	b1f3      	cbz	r3, 8009a10 <_dtoa_r+0x780>
 80099d2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80099d4:	2b00      	cmp	r3, #0
 80099d6:	f000 80a5 	beq.w	8009b24 <_dtoa_r+0x894>
 80099da:	2e00      	cmp	r6, #0
 80099dc:	dd10      	ble.n	8009a00 <_dtoa_r+0x770>
 80099de:	4639      	mov	r1, r7
 80099e0:	4632      	mov	r2, r6
 80099e2:	4620      	mov	r0, r4
 80099e4:	f000 fcae 	bl	800a344 <__pow5mult>
 80099e8:	4652      	mov	r2, sl
 80099ea:	4601      	mov	r1, r0
 80099ec:	4607      	mov	r7, r0
 80099ee:	4620      	mov	r0, r4
 80099f0:	f000 fc1b 	bl	800a22a <__multiply>
 80099f4:	4651      	mov	r1, sl
 80099f6:	4680      	mov	r8, r0
 80099f8:	4620      	mov	r0, r4
 80099fa:	f000 fb6d 	bl	800a0d8 <_Bfree>
 80099fe:	46c2      	mov	sl, r8
 8009a00:	9b08      	ldr	r3, [sp, #32]
 8009a02:	1b9a      	subs	r2, r3, r6
 8009a04:	d004      	beq.n	8009a10 <_dtoa_r+0x780>
 8009a06:	4651      	mov	r1, sl
 8009a08:	4620      	mov	r0, r4
 8009a0a:	f000 fc9b 	bl	800a344 <__pow5mult>
 8009a0e:	4682      	mov	sl, r0
 8009a10:	2101      	movs	r1, #1
 8009a12:	4620      	mov	r0, r4
 8009a14:	f000 fc00 	bl	800a218 <__i2b>
 8009a18:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009a1a:	2b00      	cmp	r3, #0
 8009a1c:	4606      	mov	r6, r0
 8009a1e:	f340 8083 	ble.w	8009b28 <_dtoa_r+0x898>
 8009a22:	461a      	mov	r2, r3
 8009a24:	4601      	mov	r1, r0
 8009a26:	4620      	mov	r0, r4
 8009a28:	f000 fc8c 	bl	800a344 <__pow5mult>
 8009a2c:	9b07      	ldr	r3, [sp, #28]
 8009a2e:	2b01      	cmp	r3, #1
 8009a30:	4606      	mov	r6, r0
 8009a32:	dd7c      	ble.n	8009b2e <_dtoa_r+0x89e>
 8009a34:	f04f 0800 	mov.w	r8, #0
 8009a38:	6933      	ldr	r3, [r6, #16]
 8009a3a:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8009a3e:	6918      	ldr	r0, [r3, #16]
 8009a40:	f000 fb9c 	bl	800a17c <__hi0bits>
 8009a44:	f1c0 0020 	rsb	r0, r0, #32
 8009a48:	9b06      	ldr	r3, [sp, #24]
 8009a4a:	4418      	add	r0, r3
 8009a4c:	f010 001f 	ands.w	r0, r0, #31
 8009a50:	f000 8096 	beq.w	8009b80 <_dtoa_r+0x8f0>
 8009a54:	f1c0 0320 	rsb	r3, r0, #32
 8009a58:	2b04      	cmp	r3, #4
 8009a5a:	f340 8087 	ble.w	8009b6c <_dtoa_r+0x8dc>
 8009a5e:	9b05      	ldr	r3, [sp, #20]
 8009a60:	f1c0 001c 	rsb	r0, r0, #28
 8009a64:	4403      	add	r3, r0
 8009a66:	9305      	str	r3, [sp, #20]
 8009a68:	9b06      	ldr	r3, [sp, #24]
 8009a6a:	4405      	add	r5, r0
 8009a6c:	4403      	add	r3, r0
 8009a6e:	9306      	str	r3, [sp, #24]
 8009a70:	9b05      	ldr	r3, [sp, #20]
 8009a72:	2b00      	cmp	r3, #0
 8009a74:	dd05      	ble.n	8009a82 <_dtoa_r+0x7f2>
 8009a76:	4651      	mov	r1, sl
 8009a78:	461a      	mov	r2, r3
 8009a7a:	4620      	mov	r0, r4
 8009a7c:	f000 fcb0 	bl	800a3e0 <__lshift>
 8009a80:	4682      	mov	sl, r0
 8009a82:	9b06      	ldr	r3, [sp, #24]
 8009a84:	2b00      	cmp	r3, #0
 8009a86:	dd05      	ble.n	8009a94 <_dtoa_r+0x804>
 8009a88:	4631      	mov	r1, r6
 8009a8a:	461a      	mov	r2, r3
 8009a8c:	4620      	mov	r0, r4
 8009a8e:	f000 fca7 	bl	800a3e0 <__lshift>
 8009a92:	4606      	mov	r6, r0
 8009a94:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009a96:	2b00      	cmp	r3, #0
 8009a98:	d074      	beq.n	8009b84 <_dtoa_r+0x8f4>
 8009a9a:	4631      	mov	r1, r6
 8009a9c:	4650      	mov	r0, sl
 8009a9e:	f000 fcf0 	bl	800a482 <__mcmp>
 8009aa2:	2800      	cmp	r0, #0
 8009aa4:	da6e      	bge.n	8009b84 <_dtoa_r+0x8f4>
 8009aa6:	2300      	movs	r3, #0
 8009aa8:	4651      	mov	r1, sl
 8009aaa:	220a      	movs	r2, #10
 8009aac:	4620      	mov	r0, r4
 8009aae:	f000 fb2a 	bl	800a106 <__multadd>
 8009ab2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009ab4:	f10b 3bff 	add.w	fp, fp, #4294967295
 8009ab8:	4682      	mov	sl, r0
 8009aba:	2b00      	cmp	r3, #0
 8009abc:	f000 81a8 	beq.w	8009e10 <_dtoa_r+0xb80>
 8009ac0:	2300      	movs	r3, #0
 8009ac2:	4639      	mov	r1, r7
 8009ac4:	220a      	movs	r2, #10
 8009ac6:	4620      	mov	r0, r4
 8009ac8:	f000 fb1d 	bl	800a106 <__multadd>
 8009acc:	9b04      	ldr	r3, [sp, #16]
 8009ace:	2b00      	cmp	r3, #0
 8009ad0:	4607      	mov	r7, r0
 8009ad2:	f300 80c8 	bgt.w	8009c66 <_dtoa_r+0x9d6>
 8009ad6:	9b07      	ldr	r3, [sp, #28]
 8009ad8:	2b02      	cmp	r3, #2
 8009ada:	f340 80c4 	ble.w	8009c66 <_dtoa_r+0x9d6>
 8009ade:	e059      	b.n	8009b94 <_dtoa_r+0x904>
 8009ae0:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8009ae2:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8009ae6:	e756      	b.n	8009996 <_dtoa_r+0x706>
 8009ae8:	9b03      	ldr	r3, [sp, #12]
 8009aea:	1e5e      	subs	r6, r3, #1
 8009aec:	9b08      	ldr	r3, [sp, #32]
 8009aee:	42b3      	cmp	r3, r6
 8009af0:	bfbf      	itttt	lt
 8009af2:	9b08      	ldrlt	r3, [sp, #32]
 8009af4:	9608      	strlt	r6, [sp, #32]
 8009af6:	1af2      	sublt	r2, r6, r3
 8009af8:	9b0b      	ldrlt	r3, [sp, #44]	; 0x2c
 8009afa:	bfb6      	itet	lt
 8009afc:	189b      	addlt	r3, r3, r2
 8009afe:	1b9e      	subge	r6, r3, r6
 8009b00:	930b      	strlt	r3, [sp, #44]	; 0x2c
 8009b02:	9b03      	ldr	r3, [sp, #12]
 8009b04:	bfb8      	it	lt
 8009b06:	2600      	movlt	r6, #0
 8009b08:	2b00      	cmp	r3, #0
 8009b0a:	bfb9      	ittee	lt
 8009b0c:	9b05      	ldrlt	r3, [sp, #20]
 8009b0e:	9a03      	ldrlt	r2, [sp, #12]
 8009b10:	9d05      	ldrge	r5, [sp, #20]
 8009b12:	9b03      	ldrge	r3, [sp, #12]
 8009b14:	bfbc      	itt	lt
 8009b16:	1a9d      	sublt	r5, r3, r2
 8009b18:	2300      	movlt	r3, #0
 8009b1a:	e73e      	b.n	800999a <_dtoa_r+0x70a>
 8009b1c:	9e08      	ldr	r6, [sp, #32]
 8009b1e:	9d05      	ldr	r5, [sp, #20]
 8009b20:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8009b22:	e745      	b.n	80099b0 <_dtoa_r+0x720>
 8009b24:	9a08      	ldr	r2, [sp, #32]
 8009b26:	e76e      	b.n	8009a06 <_dtoa_r+0x776>
 8009b28:	9b07      	ldr	r3, [sp, #28]
 8009b2a:	2b01      	cmp	r3, #1
 8009b2c:	dc19      	bgt.n	8009b62 <_dtoa_r+0x8d2>
 8009b2e:	9b00      	ldr	r3, [sp, #0]
 8009b30:	b9bb      	cbnz	r3, 8009b62 <_dtoa_r+0x8d2>
 8009b32:	9b01      	ldr	r3, [sp, #4]
 8009b34:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009b38:	b99b      	cbnz	r3, 8009b62 <_dtoa_r+0x8d2>
 8009b3a:	9b01      	ldr	r3, [sp, #4]
 8009b3c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8009b40:	0d1b      	lsrs	r3, r3, #20
 8009b42:	051b      	lsls	r3, r3, #20
 8009b44:	b183      	cbz	r3, 8009b68 <_dtoa_r+0x8d8>
 8009b46:	9b05      	ldr	r3, [sp, #20]
 8009b48:	3301      	adds	r3, #1
 8009b4a:	9305      	str	r3, [sp, #20]
 8009b4c:	9b06      	ldr	r3, [sp, #24]
 8009b4e:	3301      	adds	r3, #1
 8009b50:	9306      	str	r3, [sp, #24]
 8009b52:	f04f 0801 	mov.w	r8, #1
 8009b56:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009b58:	2b00      	cmp	r3, #0
 8009b5a:	f47f af6d 	bne.w	8009a38 <_dtoa_r+0x7a8>
 8009b5e:	2001      	movs	r0, #1
 8009b60:	e772      	b.n	8009a48 <_dtoa_r+0x7b8>
 8009b62:	f04f 0800 	mov.w	r8, #0
 8009b66:	e7f6      	b.n	8009b56 <_dtoa_r+0x8c6>
 8009b68:	4698      	mov	r8, r3
 8009b6a:	e7f4      	b.n	8009b56 <_dtoa_r+0x8c6>
 8009b6c:	d080      	beq.n	8009a70 <_dtoa_r+0x7e0>
 8009b6e:	9a05      	ldr	r2, [sp, #20]
 8009b70:	331c      	adds	r3, #28
 8009b72:	441a      	add	r2, r3
 8009b74:	9205      	str	r2, [sp, #20]
 8009b76:	9a06      	ldr	r2, [sp, #24]
 8009b78:	441a      	add	r2, r3
 8009b7a:	441d      	add	r5, r3
 8009b7c:	4613      	mov	r3, r2
 8009b7e:	e776      	b.n	8009a6e <_dtoa_r+0x7de>
 8009b80:	4603      	mov	r3, r0
 8009b82:	e7f4      	b.n	8009b6e <_dtoa_r+0x8de>
 8009b84:	9b03      	ldr	r3, [sp, #12]
 8009b86:	2b00      	cmp	r3, #0
 8009b88:	dc36      	bgt.n	8009bf8 <_dtoa_r+0x968>
 8009b8a:	9b07      	ldr	r3, [sp, #28]
 8009b8c:	2b02      	cmp	r3, #2
 8009b8e:	dd33      	ble.n	8009bf8 <_dtoa_r+0x968>
 8009b90:	9b03      	ldr	r3, [sp, #12]
 8009b92:	9304      	str	r3, [sp, #16]
 8009b94:	9b04      	ldr	r3, [sp, #16]
 8009b96:	b963      	cbnz	r3, 8009bb2 <_dtoa_r+0x922>
 8009b98:	4631      	mov	r1, r6
 8009b9a:	2205      	movs	r2, #5
 8009b9c:	4620      	mov	r0, r4
 8009b9e:	f000 fab2 	bl	800a106 <__multadd>
 8009ba2:	4601      	mov	r1, r0
 8009ba4:	4606      	mov	r6, r0
 8009ba6:	4650      	mov	r0, sl
 8009ba8:	f000 fc6b 	bl	800a482 <__mcmp>
 8009bac:	2800      	cmp	r0, #0
 8009bae:	f73f adb6 	bgt.w	800971e <_dtoa_r+0x48e>
 8009bb2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009bb4:	9d02      	ldr	r5, [sp, #8]
 8009bb6:	ea6f 0b03 	mvn.w	fp, r3
 8009bba:	2300      	movs	r3, #0
 8009bbc:	9303      	str	r3, [sp, #12]
 8009bbe:	4631      	mov	r1, r6
 8009bc0:	4620      	mov	r0, r4
 8009bc2:	f000 fa89 	bl	800a0d8 <_Bfree>
 8009bc6:	2f00      	cmp	r7, #0
 8009bc8:	f43f aea6 	beq.w	8009918 <_dtoa_r+0x688>
 8009bcc:	9b03      	ldr	r3, [sp, #12]
 8009bce:	b12b      	cbz	r3, 8009bdc <_dtoa_r+0x94c>
 8009bd0:	42bb      	cmp	r3, r7
 8009bd2:	d003      	beq.n	8009bdc <_dtoa_r+0x94c>
 8009bd4:	4619      	mov	r1, r3
 8009bd6:	4620      	mov	r0, r4
 8009bd8:	f000 fa7e 	bl	800a0d8 <_Bfree>
 8009bdc:	4639      	mov	r1, r7
 8009bde:	4620      	mov	r0, r4
 8009be0:	f000 fa7a 	bl	800a0d8 <_Bfree>
 8009be4:	e698      	b.n	8009918 <_dtoa_r+0x688>
 8009be6:	2600      	movs	r6, #0
 8009be8:	4637      	mov	r7, r6
 8009bea:	e7e2      	b.n	8009bb2 <_dtoa_r+0x922>
 8009bec:	46bb      	mov	fp, r7
 8009bee:	4637      	mov	r7, r6
 8009bf0:	e595      	b.n	800971e <_dtoa_r+0x48e>
 8009bf2:	bf00      	nop
 8009bf4:	40240000 	.word	0x40240000
 8009bf8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009bfa:	bb93      	cbnz	r3, 8009c62 <_dtoa_r+0x9d2>
 8009bfc:	9b03      	ldr	r3, [sp, #12]
 8009bfe:	9304      	str	r3, [sp, #16]
 8009c00:	9d02      	ldr	r5, [sp, #8]
 8009c02:	4631      	mov	r1, r6
 8009c04:	4650      	mov	r0, sl
 8009c06:	f7ff fab7 	bl	8009178 <quorem>
 8009c0a:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8009c0e:	f805 9b01 	strb.w	r9, [r5], #1
 8009c12:	9b02      	ldr	r3, [sp, #8]
 8009c14:	9a04      	ldr	r2, [sp, #16]
 8009c16:	1aeb      	subs	r3, r5, r3
 8009c18:	429a      	cmp	r2, r3
 8009c1a:	f300 80dc 	bgt.w	8009dd6 <_dtoa_r+0xb46>
 8009c1e:	9b02      	ldr	r3, [sp, #8]
 8009c20:	2a01      	cmp	r2, #1
 8009c22:	bfac      	ite	ge
 8009c24:	189b      	addge	r3, r3, r2
 8009c26:	3301      	addlt	r3, #1
 8009c28:	4698      	mov	r8, r3
 8009c2a:	2300      	movs	r3, #0
 8009c2c:	9303      	str	r3, [sp, #12]
 8009c2e:	4651      	mov	r1, sl
 8009c30:	2201      	movs	r2, #1
 8009c32:	4620      	mov	r0, r4
 8009c34:	f000 fbd4 	bl	800a3e0 <__lshift>
 8009c38:	4631      	mov	r1, r6
 8009c3a:	4682      	mov	sl, r0
 8009c3c:	f000 fc21 	bl	800a482 <__mcmp>
 8009c40:	2800      	cmp	r0, #0
 8009c42:	f300 808d 	bgt.w	8009d60 <_dtoa_r+0xad0>
 8009c46:	d103      	bne.n	8009c50 <_dtoa_r+0x9c0>
 8009c48:	f019 0f01 	tst.w	r9, #1
 8009c4c:	f040 8088 	bne.w	8009d60 <_dtoa_r+0xad0>
 8009c50:	4645      	mov	r5, r8
 8009c52:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8009c56:	2b30      	cmp	r3, #48	; 0x30
 8009c58:	f105 32ff 	add.w	r2, r5, #4294967295
 8009c5c:	d1af      	bne.n	8009bbe <_dtoa_r+0x92e>
 8009c5e:	4615      	mov	r5, r2
 8009c60:	e7f7      	b.n	8009c52 <_dtoa_r+0x9c2>
 8009c62:	9b03      	ldr	r3, [sp, #12]
 8009c64:	9304      	str	r3, [sp, #16]
 8009c66:	2d00      	cmp	r5, #0
 8009c68:	dd05      	ble.n	8009c76 <_dtoa_r+0x9e6>
 8009c6a:	4639      	mov	r1, r7
 8009c6c:	462a      	mov	r2, r5
 8009c6e:	4620      	mov	r0, r4
 8009c70:	f000 fbb6 	bl	800a3e0 <__lshift>
 8009c74:	4607      	mov	r7, r0
 8009c76:	f1b8 0f00 	cmp.w	r8, #0
 8009c7a:	d04c      	beq.n	8009d16 <_dtoa_r+0xa86>
 8009c7c:	6879      	ldr	r1, [r7, #4]
 8009c7e:	4620      	mov	r0, r4
 8009c80:	f000 f9f6 	bl	800a070 <_Balloc>
 8009c84:	693a      	ldr	r2, [r7, #16]
 8009c86:	3202      	adds	r2, #2
 8009c88:	4605      	mov	r5, r0
 8009c8a:	0092      	lsls	r2, r2, #2
 8009c8c:	f107 010c 	add.w	r1, r7, #12
 8009c90:	300c      	adds	r0, #12
 8009c92:	f7fe fa07 	bl	80080a4 <memcpy>
 8009c96:	2201      	movs	r2, #1
 8009c98:	4629      	mov	r1, r5
 8009c9a:	4620      	mov	r0, r4
 8009c9c:	f000 fba0 	bl	800a3e0 <__lshift>
 8009ca0:	9b00      	ldr	r3, [sp, #0]
 8009ca2:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8009ca6:	9703      	str	r7, [sp, #12]
 8009ca8:	f003 0301 	and.w	r3, r3, #1
 8009cac:	4607      	mov	r7, r0
 8009cae:	9305      	str	r3, [sp, #20]
 8009cb0:	4631      	mov	r1, r6
 8009cb2:	4650      	mov	r0, sl
 8009cb4:	f7ff fa60 	bl	8009178 <quorem>
 8009cb8:	9903      	ldr	r1, [sp, #12]
 8009cba:	4605      	mov	r5, r0
 8009cbc:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8009cc0:	4650      	mov	r0, sl
 8009cc2:	f000 fbde 	bl	800a482 <__mcmp>
 8009cc6:	463a      	mov	r2, r7
 8009cc8:	9000      	str	r0, [sp, #0]
 8009cca:	4631      	mov	r1, r6
 8009ccc:	4620      	mov	r0, r4
 8009cce:	f000 fbf2 	bl	800a4b6 <__mdiff>
 8009cd2:	68c3      	ldr	r3, [r0, #12]
 8009cd4:	4602      	mov	r2, r0
 8009cd6:	bb03      	cbnz	r3, 8009d1a <_dtoa_r+0xa8a>
 8009cd8:	4601      	mov	r1, r0
 8009cda:	9006      	str	r0, [sp, #24]
 8009cdc:	4650      	mov	r0, sl
 8009cde:	f000 fbd0 	bl	800a482 <__mcmp>
 8009ce2:	9a06      	ldr	r2, [sp, #24]
 8009ce4:	4603      	mov	r3, r0
 8009ce6:	4611      	mov	r1, r2
 8009ce8:	4620      	mov	r0, r4
 8009cea:	9306      	str	r3, [sp, #24]
 8009cec:	f000 f9f4 	bl	800a0d8 <_Bfree>
 8009cf0:	9b06      	ldr	r3, [sp, #24]
 8009cf2:	b9a3      	cbnz	r3, 8009d1e <_dtoa_r+0xa8e>
 8009cf4:	9a07      	ldr	r2, [sp, #28]
 8009cf6:	b992      	cbnz	r2, 8009d1e <_dtoa_r+0xa8e>
 8009cf8:	9a05      	ldr	r2, [sp, #20]
 8009cfa:	b982      	cbnz	r2, 8009d1e <_dtoa_r+0xa8e>
 8009cfc:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8009d00:	d029      	beq.n	8009d56 <_dtoa_r+0xac6>
 8009d02:	9b00      	ldr	r3, [sp, #0]
 8009d04:	2b00      	cmp	r3, #0
 8009d06:	dd01      	ble.n	8009d0c <_dtoa_r+0xa7c>
 8009d08:	f105 0931 	add.w	r9, r5, #49	; 0x31
 8009d0c:	f108 0501 	add.w	r5, r8, #1
 8009d10:	f888 9000 	strb.w	r9, [r8]
 8009d14:	e753      	b.n	8009bbe <_dtoa_r+0x92e>
 8009d16:	4638      	mov	r0, r7
 8009d18:	e7c2      	b.n	8009ca0 <_dtoa_r+0xa10>
 8009d1a:	2301      	movs	r3, #1
 8009d1c:	e7e3      	b.n	8009ce6 <_dtoa_r+0xa56>
 8009d1e:	9a00      	ldr	r2, [sp, #0]
 8009d20:	2a00      	cmp	r2, #0
 8009d22:	db04      	blt.n	8009d2e <_dtoa_r+0xa9e>
 8009d24:	d125      	bne.n	8009d72 <_dtoa_r+0xae2>
 8009d26:	9a07      	ldr	r2, [sp, #28]
 8009d28:	bb1a      	cbnz	r2, 8009d72 <_dtoa_r+0xae2>
 8009d2a:	9a05      	ldr	r2, [sp, #20]
 8009d2c:	bb0a      	cbnz	r2, 8009d72 <_dtoa_r+0xae2>
 8009d2e:	2b00      	cmp	r3, #0
 8009d30:	ddec      	ble.n	8009d0c <_dtoa_r+0xa7c>
 8009d32:	4651      	mov	r1, sl
 8009d34:	2201      	movs	r2, #1
 8009d36:	4620      	mov	r0, r4
 8009d38:	f000 fb52 	bl	800a3e0 <__lshift>
 8009d3c:	4631      	mov	r1, r6
 8009d3e:	4682      	mov	sl, r0
 8009d40:	f000 fb9f 	bl	800a482 <__mcmp>
 8009d44:	2800      	cmp	r0, #0
 8009d46:	dc03      	bgt.n	8009d50 <_dtoa_r+0xac0>
 8009d48:	d1e0      	bne.n	8009d0c <_dtoa_r+0xa7c>
 8009d4a:	f019 0f01 	tst.w	r9, #1
 8009d4e:	d0dd      	beq.n	8009d0c <_dtoa_r+0xa7c>
 8009d50:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8009d54:	d1d8      	bne.n	8009d08 <_dtoa_r+0xa78>
 8009d56:	2339      	movs	r3, #57	; 0x39
 8009d58:	f888 3000 	strb.w	r3, [r8]
 8009d5c:	f108 0801 	add.w	r8, r8, #1
 8009d60:	4645      	mov	r5, r8
 8009d62:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8009d66:	2b39      	cmp	r3, #57	; 0x39
 8009d68:	f105 32ff 	add.w	r2, r5, #4294967295
 8009d6c:	d03b      	beq.n	8009de6 <_dtoa_r+0xb56>
 8009d6e:	3301      	adds	r3, #1
 8009d70:	e040      	b.n	8009df4 <_dtoa_r+0xb64>
 8009d72:	2b00      	cmp	r3, #0
 8009d74:	f108 0501 	add.w	r5, r8, #1
 8009d78:	dd05      	ble.n	8009d86 <_dtoa_r+0xaf6>
 8009d7a:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8009d7e:	d0ea      	beq.n	8009d56 <_dtoa_r+0xac6>
 8009d80:	f109 0901 	add.w	r9, r9, #1
 8009d84:	e7c4      	b.n	8009d10 <_dtoa_r+0xa80>
 8009d86:	9b02      	ldr	r3, [sp, #8]
 8009d88:	9a04      	ldr	r2, [sp, #16]
 8009d8a:	f805 9c01 	strb.w	r9, [r5, #-1]
 8009d8e:	1aeb      	subs	r3, r5, r3
 8009d90:	4293      	cmp	r3, r2
 8009d92:	46a8      	mov	r8, r5
 8009d94:	f43f af4b 	beq.w	8009c2e <_dtoa_r+0x99e>
 8009d98:	4651      	mov	r1, sl
 8009d9a:	2300      	movs	r3, #0
 8009d9c:	220a      	movs	r2, #10
 8009d9e:	4620      	mov	r0, r4
 8009da0:	f000 f9b1 	bl	800a106 <__multadd>
 8009da4:	9b03      	ldr	r3, [sp, #12]
 8009da6:	9903      	ldr	r1, [sp, #12]
 8009da8:	42bb      	cmp	r3, r7
 8009daa:	4682      	mov	sl, r0
 8009dac:	f04f 0300 	mov.w	r3, #0
 8009db0:	f04f 020a 	mov.w	r2, #10
 8009db4:	4620      	mov	r0, r4
 8009db6:	d104      	bne.n	8009dc2 <_dtoa_r+0xb32>
 8009db8:	f000 f9a5 	bl	800a106 <__multadd>
 8009dbc:	9003      	str	r0, [sp, #12]
 8009dbe:	4607      	mov	r7, r0
 8009dc0:	e776      	b.n	8009cb0 <_dtoa_r+0xa20>
 8009dc2:	f000 f9a0 	bl	800a106 <__multadd>
 8009dc6:	2300      	movs	r3, #0
 8009dc8:	9003      	str	r0, [sp, #12]
 8009dca:	220a      	movs	r2, #10
 8009dcc:	4639      	mov	r1, r7
 8009dce:	4620      	mov	r0, r4
 8009dd0:	f000 f999 	bl	800a106 <__multadd>
 8009dd4:	e7f3      	b.n	8009dbe <_dtoa_r+0xb2e>
 8009dd6:	4651      	mov	r1, sl
 8009dd8:	2300      	movs	r3, #0
 8009dda:	220a      	movs	r2, #10
 8009ddc:	4620      	mov	r0, r4
 8009dde:	f000 f992 	bl	800a106 <__multadd>
 8009de2:	4682      	mov	sl, r0
 8009de4:	e70d      	b.n	8009c02 <_dtoa_r+0x972>
 8009de6:	9b02      	ldr	r3, [sp, #8]
 8009de8:	4293      	cmp	r3, r2
 8009dea:	d105      	bne.n	8009df8 <_dtoa_r+0xb68>
 8009dec:	9a02      	ldr	r2, [sp, #8]
 8009dee:	f10b 0b01 	add.w	fp, fp, #1
 8009df2:	2331      	movs	r3, #49	; 0x31
 8009df4:	7013      	strb	r3, [r2, #0]
 8009df6:	e6e2      	b.n	8009bbe <_dtoa_r+0x92e>
 8009df8:	4615      	mov	r5, r2
 8009dfa:	e7b2      	b.n	8009d62 <_dtoa_r+0xad2>
 8009dfc:	4b09      	ldr	r3, [pc, #36]	; (8009e24 <_dtoa_r+0xb94>)
 8009dfe:	f7ff baae 	b.w	800935e <_dtoa_r+0xce>
 8009e02:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009e04:	2b00      	cmp	r3, #0
 8009e06:	f47f aa88 	bne.w	800931a <_dtoa_r+0x8a>
 8009e0a:	4b07      	ldr	r3, [pc, #28]	; (8009e28 <_dtoa_r+0xb98>)
 8009e0c:	f7ff baa7 	b.w	800935e <_dtoa_r+0xce>
 8009e10:	9b04      	ldr	r3, [sp, #16]
 8009e12:	2b00      	cmp	r3, #0
 8009e14:	f73f aef4 	bgt.w	8009c00 <_dtoa_r+0x970>
 8009e18:	9b07      	ldr	r3, [sp, #28]
 8009e1a:	2b02      	cmp	r3, #2
 8009e1c:	f77f aef0 	ble.w	8009c00 <_dtoa_r+0x970>
 8009e20:	e6b8      	b.n	8009b94 <_dtoa_r+0x904>
 8009e22:	bf00      	nop
 8009e24:	0801f1ee 	.word	0x0801f1ee
 8009e28:	0801f235 	.word	0x0801f235

08009e2c <_malloc_trim_r>:
 8009e2c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009e30:	4f25      	ldr	r7, [pc, #148]	; (8009ec8 <_malloc_trim_r+0x9c>)
 8009e32:	f8df 80a0 	ldr.w	r8, [pc, #160]	; 8009ed4 <_malloc_trim_r+0xa8>
 8009e36:	4689      	mov	r9, r1
 8009e38:	4606      	mov	r6, r0
 8009e3a:	f7fe f947 	bl	80080cc <__malloc_lock>
 8009e3e:	68bb      	ldr	r3, [r7, #8]
 8009e40:	685d      	ldr	r5, [r3, #4]
 8009e42:	f1a8 0411 	sub.w	r4, r8, #17
 8009e46:	f025 0503 	bic.w	r5, r5, #3
 8009e4a:	eba4 0409 	sub.w	r4, r4, r9
 8009e4e:	442c      	add	r4, r5
 8009e50:	fbb4 f4f8 	udiv	r4, r4, r8
 8009e54:	3c01      	subs	r4, #1
 8009e56:	fb08 f404 	mul.w	r4, r8, r4
 8009e5a:	4544      	cmp	r4, r8
 8009e5c:	da05      	bge.n	8009e6a <_malloc_trim_r+0x3e>
 8009e5e:	4630      	mov	r0, r6
 8009e60:	f7fe f93a 	bl	80080d8 <__malloc_unlock>
 8009e64:	2000      	movs	r0, #0
 8009e66:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009e6a:	2100      	movs	r1, #0
 8009e6c:	4630      	mov	r0, r6
 8009e6e:	f7fe f939 	bl	80080e4 <_sbrk_r>
 8009e72:	68bb      	ldr	r3, [r7, #8]
 8009e74:	442b      	add	r3, r5
 8009e76:	4298      	cmp	r0, r3
 8009e78:	d1f1      	bne.n	8009e5e <_malloc_trim_r+0x32>
 8009e7a:	4261      	negs	r1, r4
 8009e7c:	4630      	mov	r0, r6
 8009e7e:	f7fe f931 	bl	80080e4 <_sbrk_r>
 8009e82:	3001      	adds	r0, #1
 8009e84:	d110      	bne.n	8009ea8 <_malloc_trim_r+0x7c>
 8009e86:	2100      	movs	r1, #0
 8009e88:	4630      	mov	r0, r6
 8009e8a:	f7fe f92b 	bl	80080e4 <_sbrk_r>
 8009e8e:	68ba      	ldr	r2, [r7, #8]
 8009e90:	1a83      	subs	r3, r0, r2
 8009e92:	2b0f      	cmp	r3, #15
 8009e94:	dde3      	ble.n	8009e5e <_malloc_trim_r+0x32>
 8009e96:	490d      	ldr	r1, [pc, #52]	; (8009ecc <_malloc_trim_r+0xa0>)
 8009e98:	6809      	ldr	r1, [r1, #0]
 8009e9a:	1a40      	subs	r0, r0, r1
 8009e9c:	490c      	ldr	r1, [pc, #48]	; (8009ed0 <_malloc_trim_r+0xa4>)
 8009e9e:	f043 0301 	orr.w	r3, r3, #1
 8009ea2:	6008      	str	r0, [r1, #0]
 8009ea4:	6053      	str	r3, [r2, #4]
 8009ea6:	e7da      	b.n	8009e5e <_malloc_trim_r+0x32>
 8009ea8:	68bb      	ldr	r3, [r7, #8]
 8009eaa:	4a09      	ldr	r2, [pc, #36]	; (8009ed0 <_malloc_trim_r+0xa4>)
 8009eac:	1b2d      	subs	r5, r5, r4
 8009eae:	f045 0501 	orr.w	r5, r5, #1
 8009eb2:	605d      	str	r5, [r3, #4]
 8009eb4:	6813      	ldr	r3, [r2, #0]
 8009eb6:	4630      	mov	r0, r6
 8009eb8:	1b1c      	subs	r4, r3, r4
 8009eba:	6014      	str	r4, [r2, #0]
 8009ebc:	f7fe f90c 	bl	80080d8 <__malloc_unlock>
 8009ec0:	2001      	movs	r0, #1
 8009ec2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009ec6:	bf00      	nop
 8009ec8:	20000124 	.word	0x20000124
 8009ecc:	2000052c 	.word	0x2000052c
 8009ed0:	200006d8 	.word	0x200006d8
 8009ed4:	00000080 	.word	0x00000080

08009ed8 <_free_r>:
 8009ed8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009edc:	4604      	mov	r4, r0
 8009ede:	4688      	mov	r8, r1
 8009ee0:	2900      	cmp	r1, #0
 8009ee2:	f000 80ab 	beq.w	800a03c <_free_r+0x164>
 8009ee6:	f7fe f8f1 	bl	80080cc <__malloc_lock>
 8009eea:	f858 2c04 	ldr.w	r2, [r8, #-4]
 8009eee:	4d54      	ldr	r5, [pc, #336]	; (800a040 <_free_r+0x168>)
 8009ef0:	f022 0001 	bic.w	r0, r2, #1
 8009ef4:	f1a8 0308 	sub.w	r3, r8, #8
 8009ef8:	181f      	adds	r7, r3, r0
 8009efa:	68a9      	ldr	r1, [r5, #8]
 8009efc:	687e      	ldr	r6, [r7, #4]
 8009efe:	428f      	cmp	r7, r1
 8009f00:	f026 0603 	bic.w	r6, r6, #3
 8009f04:	f002 0201 	and.w	r2, r2, #1
 8009f08:	d11b      	bne.n	8009f42 <_free_r+0x6a>
 8009f0a:	4430      	add	r0, r6
 8009f0c:	b93a      	cbnz	r2, 8009f1e <_free_r+0x46>
 8009f0e:	f858 2c08 	ldr.w	r2, [r8, #-8]
 8009f12:	1a9b      	subs	r3, r3, r2
 8009f14:	4410      	add	r0, r2
 8009f16:	6899      	ldr	r1, [r3, #8]
 8009f18:	68da      	ldr	r2, [r3, #12]
 8009f1a:	60ca      	str	r2, [r1, #12]
 8009f1c:	6091      	str	r1, [r2, #8]
 8009f1e:	f040 0201 	orr.w	r2, r0, #1
 8009f22:	605a      	str	r2, [r3, #4]
 8009f24:	60ab      	str	r3, [r5, #8]
 8009f26:	4b47      	ldr	r3, [pc, #284]	; (800a044 <_free_r+0x16c>)
 8009f28:	681b      	ldr	r3, [r3, #0]
 8009f2a:	4298      	cmp	r0, r3
 8009f2c:	d304      	bcc.n	8009f38 <_free_r+0x60>
 8009f2e:	4b46      	ldr	r3, [pc, #280]	; (800a048 <_free_r+0x170>)
 8009f30:	4620      	mov	r0, r4
 8009f32:	6819      	ldr	r1, [r3, #0]
 8009f34:	f7ff ff7a 	bl	8009e2c <_malloc_trim_r>
 8009f38:	4620      	mov	r0, r4
 8009f3a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009f3e:	f7fe b8cb 	b.w	80080d8 <__malloc_unlock>
 8009f42:	607e      	str	r6, [r7, #4]
 8009f44:	2a00      	cmp	r2, #0
 8009f46:	d139      	bne.n	8009fbc <_free_r+0xe4>
 8009f48:	f858 1c08 	ldr.w	r1, [r8, #-8]
 8009f4c:	1a5b      	subs	r3, r3, r1
 8009f4e:	4408      	add	r0, r1
 8009f50:	6899      	ldr	r1, [r3, #8]
 8009f52:	f105 0e08 	add.w	lr, r5, #8
 8009f56:	4571      	cmp	r1, lr
 8009f58:	d032      	beq.n	8009fc0 <_free_r+0xe8>
 8009f5a:	f8d3 e00c 	ldr.w	lr, [r3, #12]
 8009f5e:	f8c1 e00c 	str.w	lr, [r1, #12]
 8009f62:	f8ce 1008 	str.w	r1, [lr, #8]
 8009f66:	19b9      	adds	r1, r7, r6
 8009f68:	6849      	ldr	r1, [r1, #4]
 8009f6a:	07c9      	lsls	r1, r1, #31
 8009f6c:	d40a      	bmi.n	8009f84 <_free_r+0xac>
 8009f6e:	4430      	add	r0, r6
 8009f70:	68b9      	ldr	r1, [r7, #8]
 8009f72:	bb3a      	cbnz	r2, 8009fc4 <_free_r+0xec>
 8009f74:	4e35      	ldr	r6, [pc, #212]	; (800a04c <_free_r+0x174>)
 8009f76:	42b1      	cmp	r1, r6
 8009f78:	d124      	bne.n	8009fc4 <_free_r+0xec>
 8009f7a:	616b      	str	r3, [r5, #20]
 8009f7c:	612b      	str	r3, [r5, #16]
 8009f7e:	2201      	movs	r2, #1
 8009f80:	60d9      	str	r1, [r3, #12]
 8009f82:	6099      	str	r1, [r3, #8]
 8009f84:	f040 0101 	orr.w	r1, r0, #1
 8009f88:	6059      	str	r1, [r3, #4]
 8009f8a:	5018      	str	r0, [r3, r0]
 8009f8c:	2a00      	cmp	r2, #0
 8009f8e:	d1d3      	bne.n	8009f38 <_free_r+0x60>
 8009f90:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 8009f94:	d21a      	bcs.n	8009fcc <_free_r+0xf4>
 8009f96:	08c0      	lsrs	r0, r0, #3
 8009f98:	1081      	asrs	r1, r0, #2
 8009f9a:	2201      	movs	r2, #1
 8009f9c:	408a      	lsls	r2, r1
 8009f9e:	6869      	ldr	r1, [r5, #4]
 8009fa0:	3001      	adds	r0, #1
 8009fa2:	430a      	orrs	r2, r1
 8009fa4:	606a      	str	r2, [r5, #4]
 8009fa6:	eb05 02c0 	add.w	r2, r5, r0, lsl #3
 8009faa:	f855 1030 	ldr.w	r1, [r5, r0, lsl #3]
 8009fae:	6099      	str	r1, [r3, #8]
 8009fb0:	3a08      	subs	r2, #8
 8009fb2:	60da      	str	r2, [r3, #12]
 8009fb4:	f845 3030 	str.w	r3, [r5, r0, lsl #3]
 8009fb8:	60cb      	str	r3, [r1, #12]
 8009fba:	e7bd      	b.n	8009f38 <_free_r+0x60>
 8009fbc:	2200      	movs	r2, #0
 8009fbe:	e7d2      	b.n	8009f66 <_free_r+0x8e>
 8009fc0:	2201      	movs	r2, #1
 8009fc2:	e7d0      	b.n	8009f66 <_free_r+0x8e>
 8009fc4:	68fe      	ldr	r6, [r7, #12]
 8009fc6:	60ce      	str	r6, [r1, #12]
 8009fc8:	60b1      	str	r1, [r6, #8]
 8009fca:	e7db      	b.n	8009f84 <_free_r+0xac>
 8009fcc:	0a42      	lsrs	r2, r0, #9
 8009fce:	2a04      	cmp	r2, #4
 8009fd0:	d813      	bhi.n	8009ffa <_free_r+0x122>
 8009fd2:	0982      	lsrs	r2, r0, #6
 8009fd4:	3238      	adds	r2, #56	; 0x38
 8009fd6:	1c51      	adds	r1, r2, #1
 8009fd8:	eb05 06c2 	add.w	r6, r5, r2, lsl #3
 8009fdc:	f855 1031 	ldr.w	r1, [r5, r1, lsl #3]
 8009fe0:	428e      	cmp	r6, r1
 8009fe2:	d124      	bne.n	800a02e <_free_r+0x156>
 8009fe4:	2001      	movs	r0, #1
 8009fe6:	1092      	asrs	r2, r2, #2
 8009fe8:	fa00 f202 	lsl.w	r2, r0, r2
 8009fec:	6868      	ldr	r0, [r5, #4]
 8009fee:	4302      	orrs	r2, r0
 8009ff0:	606a      	str	r2, [r5, #4]
 8009ff2:	60de      	str	r6, [r3, #12]
 8009ff4:	6099      	str	r1, [r3, #8]
 8009ff6:	60b3      	str	r3, [r6, #8]
 8009ff8:	e7de      	b.n	8009fb8 <_free_r+0xe0>
 8009ffa:	2a14      	cmp	r2, #20
 8009ffc:	d801      	bhi.n	800a002 <_free_r+0x12a>
 8009ffe:	325b      	adds	r2, #91	; 0x5b
 800a000:	e7e9      	b.n	8009fd6 <_free_r+0xfe>
 800a002:	2a54      	cmp	r2, #84	; 0x54
 800a004:	d802      	bhi.n	800a00c <_free_r+0x134>
 800a006:	0b02      	lsrs	r2, r0, #12
 800a008:	326e      	adds	r2, #110	; 0x6e
 800a00a:	e7e4      	b.n	8009fd6 <_free_r+0xfe>
 800a00c:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 800a010:	d802      	bhi.n	800a018 <_free_r+0x140>
 800a012:	0bc2      	lsrs	r2, r0, #15
 800a014:	3277      	adds	r2, #119	; 0x77
 800a016:	e7de      	b.n	8009fd6 <_free_r+0xfe>
 800a018:	f240 5154 	movw	r1, #1364	; 0x554
 800a01c:	428a      	cmp	r2, r1
 800a01e:	bf9a      	itte	ls
 800a020:	0c82      	lsrls	r2, r0, #18
 800a022:	327c      	addls	r2, #124	; 0x7c
 800a024:	227e      	movhi	r2, #126	; 0x7e
 800a026:	e7d6      	b.n	8009fd6 <_free_r+0xfe>
 800a028:	6889      	ldr	r1, [r1, #8]
 800a02a:	428e      	cmp	r6, r1
 800a02c:	d004      	beq.n	800a038 <_free_r+0x160>
 800a02e:	684a      	ldr	r2, [r1, #4]
 800a030:	f022 0203 	bic.w	r2, r2, #3
 800a034:	4290      	cmp	r0, r2
 800a036:	d3f7      	bcc.n	800a028 <_free_r+0x150>
 800a038:	68ce      	ldr	r6, [r1, #12]
 800a03a:	e7da      	b.n	8009ff2 <_free_r+0x11a>
 800a03c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a040:	20000124 	.word	0x20000124
 800a044:	20000530 	.word	0x20000530
 800a048:	20000708 	.word	0x20000708
 800a04c:	2000012c 	.word	0x2000012c

0800a050 <_localeconv_r>:
 800a050:	4b04      	ldr	r3, [pc, #16]	; (800a064 <_localeconv_r+0x14>)
 800a052:	681b      	ldr	r3, [r3, #0]
 800a054:	6a18      	ldr	r0, [r3, #32]
 800a056:	4b04      	ldr	r3, [pc, #16]	; (800a068 <_localeconv_r+0x18>)
 800a058:	2800      	cmp	r0, #0
 800a05a:	bf08      	it	eq
 800a05c:	4618      	moveq	r0, r3
 800a05e:	30f0      	adds	r0, #240	; 0xf0
 800a060:	4770      	bx	lr
 800a062:	bf00      	nop
 800a064:	20000030 	.word	0x20000030
 800a068:	20000534 	.word	0x20000534

0800a06c <__retarget_lock_acquire_recursive>:
 800a06c:	4770      	bx	lr

0800a06e <__retarget_lock_release_recursive>:
 800a06e:	4770      	bx	lr

0800a070 <_Balloc>:
 800a070:	b570      	push	{r4, r5, r6, lr}
 800a072:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800a074:	4604      	mov	r4, r0
 800a076:	460e      	mov	r6, r1
 800a078:	b93d      	cbnz	r5, 800a08a <_Balloc+0x1a>
 800a07a:	2010      	movs	r0, #16
 800a07c:	f7fd fdfc 	bl	8007c78 <malloc>
 800a080:	6260      	str	r0, [r4, #36]	; 0x24
 800a082:	6045      	str	r5, [r0, #4]
 800a084:	6085      	str	r5, [r0, #8]
 800a086:	6005      	str	r5, [r0, #0]
 800a088:	60c5      	str	r5, [r0, #12]
 800a08a:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800a08c:	68eb      	ldr	r3, [r5, #12]
 800a08e:	b183      	cbz	r3, 800a0b2 <_Balloc+0x42>
 800a090:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a092:	68db      	ldr	r3, [r3, #12]
 800a094:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800a098:	b9b8      	cbnz	r0, 800a0ca <_Balloc+0x5a>
 800a09a:	2101      	movs	r1, #1
 800a09c:	fa01 f506 	lsl.w	r5, r1, r6
 800a0a0:	1d6a      	adds	r2, r5, #5
 800a0a2:	0092      	lsls	r2, r2, #2
 800a0a4:	4620      	mov	r0, r4
 800a0a6:	f000 fb2d 	bl	800a704 <_calloc_r>
 800a0aa:	b160      	cbz	r0, 800a0c6 <_Balloc+0x56>
 800a0ac:	6046      	str	r6, [r0, #4]
 800a0ae:	6085      	str	r5, [r0, #8]
 800a0b0:	e00e      	b.n	800a0d0 <_Balloc+0x60>
 800a0b2:	2221      	movs	r2, #33	; 0x21
 800a0b4:	2104      	movs	r1, #4
 800a0b6:	4620      	mov	r0, r4
 800a0b8:	f000 fb24 	bl	800a704 <_calloc_r>
 800a0bc:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a0be:	60e8      	str	r0, [r5, #12]
 800a0c0:	68db      	ldr	r3, [r3, #12]
 800a0c2:	2b00      	cmp	r3, #0
 800a0c4:	d1e4      	bne.n	800a090 <_Balloc+0x20>
 800a0c6:	2000      	movs	r0, #0
 800a0c8:	bd70      	pop	{r4, r5, r6, pc}
 800a0ca:	6802      	ldr	r2, [r0, #0]
 800a0cc:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 800a0d0:	2300      	movs	r3, #0
 800a0d2:	6103      	str	r3, [r0, #16]
 800a0d4:	60c3      	str	r3, [r0, #12]
 800a0d6:	bd70      	pop	{r4, r5, r6, pc}

0800a0d8 <_Bfree>:
 800a0d8:	b570      	push	{r4, r5, r6, lr}
 800a0da:	6a44      	ldr	r4, [r0, #36]	; 0x24
 800a0dc:	4606      	mov	r6, r0
 800a0de:	460d      	mov	r5, r1
 800a0e0:	b93c      	cbnz	r4, 800a0f2 <_Bfree+0x1a>
 800a0e2:	2010      	movs	r0, #16
 800a0e4:	f7fd fdc8 	bl	8007c78 <malloc>
 800a0e8:	6270      	str	r0, [r6, #36]	; 0x24
 800a0ea:	6044      	str	r4, [r0, #4]
 800a0ec:	6084      	str	r4, [r0, #8]
 800a0ee:	6004      	str	r4, [r0, #0]
 800a0f0:	60c4      	str	r4, [r0, #12]
 800a0f2:	b13d      	cbz	r5, 800a104 <_Bfree+0x2c>
 800a0f4:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800a0f6:	686a      	ldr	r2, [r5, #4]
 800a0f8:	68db      	ldr	r3, [r3, #12]
 800a0fa:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800a0fe:	6029      	str	r1, [r5, #0]
 800a100:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 800a104:	bd70      	pop	{r4, r5, r6, pc}

0800a106 <__multadd>:
 800a106:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a10a:	690d      	ldr	r5, [r1, #16]
 800a10c:	461f      	mov	r7, r3
 800a10e:	4606      	mov	r6, r0
 800a110:	460c      	mov	r4, r1
 800a112:	f101 0e14 	add.w	lr, r1, #20
 800a116:	2300      	movs	r3, #0
 800a118:	f8de 0000 	ldr.w	r0, [lr]
 800a11c:	b281      	uxth	r1, r0
 800a11e:	fb02 7101 	mla	r1, r2, r1, r7
 800a122:	0c0f      	lsrs	r7, r1, #16
 800a124:	0c00      	lsrs	r0, r0, #16
 800a126:	fb02 7000 	mla	r0, r2, r0, r7
 800a12a:	b289      	uxth	r1, r1
 800a12c:	3301      	adds	r3, #1
 800a12e:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 800a132:	429d      	cmp	r5, r3
 800a134:	ea4f 4710 	mov.w	r7, r0, lsr #16
 800a138:	f84e 1b04 	str.w	r1, [lr], #4
 800a13c:	dcec      	bgt.n	800a118 <__multadd+0x12>
 800a13e:	b1d7      	cbz	r7, 800a176 <__multadd+0x70>
 800a140:	68a3      	ldr	r3, [r4, #8]
 800a142:	429d      	cmp	r5, r3
 800a144:	db12      	blt.n	800a16c <__multadd+0x66>
 800a146:	6861      	ldr	r1, [r4, #4]
 800a148:	4630      	mov	r0, r6
 800a14a:	3101      	adds	r1, #1
 800a14c:	f7ff ff90 	bl	800a070 <_Balloc>
 800a150:	6922      	ldr	r2, [r4, #16]
 800a152:	3202      	adds	r2, #2
 800a154:	f104 010c 	add.w	r1, r4, #12
 800a158:	4680      	mov	r8, r0
 800a15a:	0092      	lsls	r2, r2, #2
 800a15c:	300c      	adds	r0, #12
 800a15e:	f7fd ffa1 	bl	80080a4 <memcpy>
 800a162:	4621      	mov	r1, r4
 800a164:	4630      	mov	r0, r6
 800a166:	f7ff ffb7 	bl	800a0d8 <_Bfree>
 800a16a:	4644      	mov	r4, r8
 800a16c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800a170:	3501      	adds	r5, #1
 800a172:	615f      	str	r7, [r3, #20]
 800a174:	6125      	str	r5, [r4, #16]
 800a176:	4620      	mov	r0, r4
 800a178:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800a17c <__hi0bits>:
 800a17c:	0c02      	lsrs	r2, r0, #16
 800a17e:	0412      	lsls	r2, r2, #16
 800a180:	4603      	mov	r3, r0
 800a182:	b9b2      	cbnz	r2, 800a1b2 <__hi0bits+0x36>
 800a184:	0403      	lsls	r3, r0, #16
 800a186:	2010      	movs	r0, #16
 800a188:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 800a18c:	bf04      	itt	eq
 800a18e:	021b      	lsleq	r3, r3, #8
 800a190:	3008      	addeq	r0, #8
 800a192:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800a196:	bf04      	itt	eq
 800a198:	011b      	lsleq	r3, r3, #4
 800a19a:	3004      	addeq	r0, #4
 800a19c:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 800a1a0:	bf04      	itt	eq
 800a1a2:	009b      	lsleq	r3, r3, #2
 800a1a4:	3002      	addeq	r0, #2
 800a1a6:	2b00      	cmp	r3, #0
 800a1a8:	db06      	blt.n	800a1b8 <__hi0bits+0x3c>
 800a1aa:	005b      	lsls	r3, r3, #1
 800a1ac:	d503      	bpl.n	800a1b6 <__hi0bits+0x3a>
 800a1ae:	3001      	adds	r0, #1
 800a1b0:	4770      	bx	lr
 800a1b2:	2000      	movs	r0, #0
 800a1b4:	e7e8      	b.n	800a188 <__hi0bits+0xc>
 800a1b6:	2020      	movs	r0, #32
 800a1b8:	4770      	bx	lr

0800a1ba <__lo0bits>:
 800a1ba:	6803      	ldr	r3, [r0, #0]
 800a1bc:	f013 0207 	ands.w	r2, r3, #7
 800a1c0:	4601      	mov	r1, r0
 800a1c2:	d00b      	beq.n	800a1dc <__lo0bits+0x22>
 800a1c4:	07da      	lsls	r2, r3, #31
 800a1c6:	d423      	bmi.n	800a210 <__lo0bits+0x56>
 800a1c8:	0798      	lsls	r0, r3, #30
 800a1ca:	bf49      	itett	mi
 800a1cc:	085b      	lsrmi	r3, r3, #1
 800a1ce:	089b      	lsrpl	r3, r3, #2
 800a1d0:	2001      	movmi	r0, #1
 800a1d2:	600b      	strmi	r3, [r1, #0]
 800a1d4:	bf5c      	itt	pl
 800a1d6:	600b      	strpl	r3, [r1, #0]
 800a1d8:	2002      	movpl	r0, #2
 800a1da:	4770      	bx	lr
 800a1dc:	b298      	uxth	r0, r3
 800a1de:	b9a8      	cbnz	r0, 800a20c <__lo0bits+0x52>
 800a1e0:	0c1b      	lsrs	r3, r3, #16
 800a1e2:	2010      	movs	r0, #16
 800a1e4:	f013 0fff 	tst.w	r3, #255	; 0xff
 800a1e8:	bf04      	itt	eq
 800a1ea:	0a1b      	lsreq	r3, r3, #8
 800a1ec:	3008      	addeq	r0, #8
 800a1ee:	071a      	lsls	r2, r3, #28
 800a1f0:	bf04      	itt	eq
 800a1f2:	091b      	lsreq	r3, r3, #4
 800a1f4:	3004      	addeq	r0, #4
 800a1f6:	079a      	lsls	r2, r3, #30
 800a1f8:	bf04      	itt	eq
 800a1fa:	089b      	lsreq	r3, r3, #2
 800a1fc:	3002      	addeq	r0, #2
 800a1fe:	07da      	lsls	r2, r3, #31
 800a200:	d402      	bmi.n	800a208 <__lo0bits+0x4e>
 800a202:	085b      	lsrs	r3, r3, #1
 800a204:	d006      	beq.n	800a214 <__lo0bits+0x5a>
 800a206:	3001      	adds	r0, #1
 800a208:	600b      	str	r3, [r1, #0]
 800a20a:	4770      	bx	lr
 800a20c:	4610      	mov	r0, r2
 800a20e:	e7e9      	b.n	800a1e4 <__lo0bits+0x2a>
 800a210:	2000      	movs	r0, #0
 800a212:	4770      	bx	lr
 800a214:	2020      	movs	r0, #32
 800a216:	4770      	bx	lr

0800a218 <__i2b>:
 800a218:	b510      	push	{r4, lr}
 800a21a:	460c      	mov	r4, r1
 800a21c:	2101      	movs	r1, #1
 800a21e:	f7ff ff27 	bl	800a070 <_Balloc>
 800a222:	2201      	movs	r2, #1
 800a224:	6144      	str	r4, [r0, #20]
 800a226:	6102      	str	r2, [r0, #16]
 800a228:	bd10      	pop	{r4, pc}

0800a22a <__multiply>:
 800a22a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a22e:	4614      	mov	r4, r2
 800a230:	690a      	ldr	r2, [r1, #16]
 800a232:	6923      	ldr	r3, [r4, #16]
 800a234:	429a      	cmp	r2, r3
 800a236:	bfb8      	it	lt
 800a238:	460b      	movlt	r3, r1
 800a23a:	4689      	mov	r9, r1
 800a23c:	bfbc      	itt	lt
 800a23e:	46a1      	movlt	r9, r4
 800a240:	461c      	movlt	r4, r3
 800a242:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800a246:	f8d4 a010 	ldr.w	sl, [r4, #16]
 800a24a:	f8d9 3008 	ldr.w	r3, [r9, #8]
 800a24e:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800a252:	eb07 060a 	add.w	r6, r7, sl
 800a256:	429e      	cmp	r6, r3
 800a258:	bfc8      	it	gt
 800a25a:	3101      	addgt	r1, #1
 800a25c:	f7ff ff08 	bl	800a070 <_Balloc>
 800a260:	f100 0514 	add.w	r5, r0, #20
 800a264:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800a268:	462b      	mov	r3, r5
 800a26a:	2200      	movs	r2, #0
 800a26c:	4543      	cmp	r3, r8
 800a26e:	d316      	bcc.n	800a29e <__multiply+0x74>
 800a270:	f104 0214 	add.w	r2, r4, #20
 800a274:	f109 0114 	add.w	r1, r9, #20
 800a278:	eb02 038a 	add.w	r3, r2, sl, lsl #2
 800a27c:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 800a280:	9301      	str	r3, [sp, #4]
 800a282:	9c01      	ldr	r4, [sp, #4]
 800a284:	4294      	cmp	r4, r2
 800a286:	4613      	mov	r3, r2
 800a288:	d80c      	bhi.n	800a2a4 <__multiply+0x7a>
 800a28a:	2e00      	cmp	r6, #0
 800a28c:	dd03      	ble.n	800a296 <__multiply+0x6c>
 800a28e:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800a292:	2b00      	cmp	r3, #0
 800a294:	d054      	beq.n	800a340 <__multiply+0x116>
 800a296:	6106      	str	r6, [r0, #16]
 800a298:	b003      	add	sp, #12
 800a29a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a29e:	f843 2b04 	str.w	r2, [r3], #4
 800a2a2:	e7e3      	b.n	800a26c <__multiply+0x42>
 800a2a4:	f8b3 a000 	ldrh.w	sl, [r3]
 800a2a8:	3204      	adds	r2, #4
 800a2aa:	f1ba 0f00 	cmp.w	sl, #0
 800a2ae:	d020      	beq.n	800a2f2 <__multiply+0xc8>
 800a2b0:	46ae      	mov	lr, r5
 800a2b2:	4689      	mov	r9, r1
 800a2b4:	f04f 0c00 	mov.w	ip, #0
 800a2b8:	f859 4b04 	ldr.w	r4, [r9], #4
 800a2bc:	f8be b000 	ldrh.w	fp, [lr]
 800a2c0:	b2a3      	uxth	r3, r4
 800a2c2:	fb0a b303 	mla	r3, sl, r3, fp
 800a2c6:	ea4f 4b14 	mov.w	fp, r4, lsr #16
 800a2ca:	f8de 4000 	ldr.w	r4, [lr]
 800a2ce:	4463      	add	r3, ip
 800a2d0:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 800a2d4:	fb0a c40b 	mla	r4, sl, fp, ip
 800a2d8:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 800a2dc:	b29b      	uxth	r3, r3
 800a2de:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800a2e2:	454f      	cmp	r7, r9
 800a2e4:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 800a2e8:	f84e 3b04 	str.w	r3, [lr], #4
 800a2ec:	d8e4      	bhi.n	800a2b8 <__multiply+0x8e>
 800a2ee:	f8ce c000 	str.w	ip, [lr]
 800a2f2:	f832 9c02 	ldrh.w	r9, [r2, #-2]
 800a2f6:	f1b9 0f00 	cmp.w	r9, #0
 800a2fa:	d01f      	beq.n	800a33c <__multiply+0x112>
 800a2fc:	682b      	ldr	r3, [r5, #0]
 800a2fe:	46ae      	mov	lr, r5
 800a300:	468c      	mov	ip, r1
 800a302:	f04f 0a00 	mov.w	sl, #0
 800a306:	f8bc 4000 	ldrh.w	r4, [ip]
 800a30a:	f8be b002 	ldrh.w	fp, [lr, #2]
 800a30e:	fb09 b404 	mla	r4, r9, r4, fp
 800a312:	44a2      	add	sl, r4
 800a314:	b29b      	uxth	r3, r3
 800a316:	ea43 430a 	orr.w	r3, r3, sl, lsl #16
 800a31a:	f84e 3b04 	str.w	r3, [lr], #4
 800a31e:	f85c 3b04 	ldr.w	r3, [ip], #4
 800a322:	f8be 4000 	ldrh.w	r4, [lr]
 800a326:	0c1b      	lsrs	r3, r3, #16
 800a328:	fb09 4303 	mla	r3, r9, r3, r4
 800a32c:	eb03 431a 	add.w	r3, r3, sl, lsr #16
 800a330:	4567      	cmp	r7, ip
 800a332:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800a336:	d8e6      	bhi.n	800a306 <__multiply+0xdc>
 800a338:	f8ce 3000 	str.w	r3, [lr]
 800a33c:	3504      	adds	r5, #4
 800a33e:	e7a0      	b.n	800a282 <__multiply+0x58>
 800a340:	3e01      	subs	r6, #1
 800a342:	e7a2      	b.n	800a28a <__multiply+0x60>

0800a344 <__pow5mult>:
 800a344:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a348:	4615      	mov	r5, r2
 800a34a:	f012 0203 	ands.w	r2, r2, #3
 800a34e:	4606      	mov	r6, r0
 800a350:	460f      	mov	r7, r1
 800a352:	d007      	beq.n	800a364 <__pow5mult+0x20>
 800a354:	3a01      	subs	r2, #1
 800a356:	4c21      	ldr	r4, [pc, #132]	; (800a3dc <__pow5mult+0x98>)
 800a358:	2300      	movs	r3, #0
 800a35a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800a35e:	f7ff fed2 	bl	800a106 <__multadd>
 800a362:	4607      	mov	r7, r0
 800a364:	10ad      	asrs	r5, r5, #2
 800a366:	d035      	beq.n	800a3d4 <__pow5mult+0x90>
 800a368:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800a36a:	b93c      	cbnz	r4, 800a37c <__pow5mult+0x38>
 800a36c:	2010      	movs	r0, #16
 800a36e:	f7fd fc83 	bl	8007c78 <malloc>
 800a372:	6270      	str	r0, [r6, #36]	; 0x24
 800a374:	6044      	str	r4, [r0, #4]
 800a376:	6084      	str	r4, [r0, #8]
 800a378:	6004      	str	r4, [r0, #0]
 800a37a:	60c4      	str	r4, [r0, #12]
 800a37c:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800a380:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800a384:	b94c      	cbnz	r4, 800a39a <__pow5mult+0x56>
 800a386:	f240 2171 	movw	r1, #625	; 0x271
 800a38a:	4630      	mov	r0, r6
 800a38c:	f7ff ff44 	bl	800a218 <__i2b>
 800a390:	2300      	movs	r3, #0
 800a392:	f8c8 0008 	str.w	r0, [r8, #8]
 800a396:	4604      	mov	r4, r0
 800a398:	6003      	str	r3, [r0, #0]
 800a39a:	f04f 0800 	mov.w	r8, #0
 800a39e:	07eb      	lsls	r3, r5, #31
 800a3a0:	d50a      	bpl.n	800a3b8 <__pow5mult+0x74>
 800a3a2:	4639      	mov	r1, r7
 800a3a4:	4622      	mov	r2, r4
 800a3a6:	4630      	mov	r0, r6
 800a3a8:	f7ff ff3f 	bl	800a22a <__multiply>
 800a3ac:	4639      	mov	r1, r7
 800a3ae:	4681      	mov	r9, r0
 800a3b0:	4630      	mov	r0, r6
 800a3b2:	f7ff fe91 	bl	800a0d8 <_Bfree>
 800a3b6:	464f      	mov	r7, r9
 800a3b8:	106d      	asrs	r5, r5, #1
 800a3ba:	d00b      	beq.n	800a3d4 <__pow5mult+0x90>
 800a3bc:	6820      	ldr	r0, [r4, #0]
 800a3be:	b938      	cbnz	r0, 800a3d0 <__pow5mult+0x8c>
 800a3c0:	4622      	mov	r2, r4
 800a3c2:	4621      	mov	r1, r4
 800a3c4:	4630      	mov	r0, r6
 800a3c6:	f7ff ff30 	bl	800a22a <__multiply>
 800a3ca:	6020      	str	r0, [r4, #0]
 800a3cc:	f8c0 8000 	str.w	r8, [r0]
 800a3d0:	4604      	mov	r4, r0
 800a3d2:	e7e4      	b.n	800a39e <__pow5mult+0x5a>
 800a3d4:	4638      	mov	r0, r7
 800a3d6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a3da:	bf00      	nop
 800a3dc:	0801f338 	.word	0x0801f338

0800a3e0 <__lshift>:
 800a3e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a3e4:	460c      	mov	r4, r1
 800a3e6:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800a3ea:	6923      	ldr	r3, [r4, #16]
 800a3ec:	6849      	ldr	r1, [r1, #4]
 800a3ee:	eb0a 0903 	add.w	r9, sl, r3
 800a3f2:	68a3      	ldr	r3, [r4, #8]
 800a3f4:	4607      	mov	r7, r0
 800a3f6:	4616      	mov	r6, r2
 800a3f8:	f109 0501 	add.w	r5, r9, #1
 800a3fc:	42ab      	cmp	r3, r5
 800a3fe:	db31      	blt.n	800a464 <__lshift+0x84>
 800a400:	4638      	mov	r0, r7
 800a402:	f7ff fe35 	bl	800a070 <_Balloc>
 800a406:	2200      	movs	r2, #0
 800a408:	4680      	mov	r8, r0
 800a40a:	f100 0314 	add.w	r3, r0, #20
 800a40e:	4611      	mov	r1, r2
 800a410:	4552      	cmp	r2, sl
 800a412:	db2a      	blt.n	800a46a <__lshift+0x8a>
 800a414:	6920      	ldr	r0, [r4, #16]
 800a416:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800a41a:	f104 0114 	add.w	r1, r4, #20
 800a41e:	f016 021f 	ands.w	r2, r6, #31
 800a422:	eb03 038a 	add.w	r3, r3, sl, lsl #2
 800a426:	eb01 0e80 	add.w	lr, r1, r0, lsl #2
 800a42a:	d022      	beq.n	800a472 <__lshift+0x92>
 800a42c:	f1c2 0c20 	rsb	ip, r2, #32
 800a430:	2000      	movs	r0, #0
 800a432:	680e      	ldr	r6, [r1, #0]
 800a434:	4096      	lsls	r6, r2
 800a436:	4330      	orrs	r0, r6
 800a438:	f843 0b04 	str.w	r0, [r3], #4
 800a43c:	f851 0b04 	ldr.w	r0, [r1], #4
 800a440:	458e      	cmp	lr, r1
 800a442:	fa20 f00c 	lsr.w	r0, r0, ip
 800a446:	d8f4      	bhi.n	800a432 <__lshift+0x52>
 800a448:	6018      	str	r0, [r3, #0]
 800a44a:	b108      	cbz	r0, 800a450 <__lshift+0x70>
 800a44c:	f109 0502 	add.w	r5, r9, #2
 800a450:	3d01      	subs	r5, #1
 800a452:	4638      	mov	r0, r7
 800a454:	f8c8 5010 	str.w	r5, [r8, #16]
 800a458:	4621      	mov	r1, r4
 800a45a:	f7ff fe3d 	bl	800a0d8 <_Bfree>
 800a45e:	4640      	mov	r0, r8
 800a460:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a464:	3101      	adds	r1, #1
 800a466:	005b      	lsls	r3, r3, #1
 800a468:	e7c8      	b.n	800a3fc <__lshift+0x1c>
 800a46a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 800a46e:	3201      	adds	r2, #1
 800a470:	e7ce      	b.n	800a410 <__lshift+0x30>
 800a472:	3b04      	subs	r3, #4
 800a474:	f851 2b04 	ldr.w	r2, [r1], #4
 800a478:	f843 2f04 	str.w	r2, [r3, #4]!
 800a47c:	458e      	cmp	lr, r1
 800a47e:	d8f9      	bhi.n	800a474 <__lshift+0x94>
 800a480:	e7e6      	b.n	800a450 <__lshift+0x70>

0800a482 <__mcmp>:
 800a482:	6903      	ldr	r3, [r0, #16]
 800a484:	690a      	ldr	r2, [r1, #16]
 800a486:	1a9b      	subs	r3, r3, r2
 800a488:	b530      	push	{r4, r5, lr}
 800a48a:	d10c      	bne.n	800a4a6 <__mcmp+0x24>
 800a48c:	0092      	lsls	r2, r2, #2
 800a48e:	3014      	adds	r0, #20
 800a490:	3114      	adds	r1, #20
 800a492:	1884      	adds	r4, r0, r2
 800a494:	4411      	add	r1, r2
 800a496:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800a49a:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800a49e:	4295      	cmp	r5, r2
 800a4a0:	d003      	beq.n	800a4aa <__mcmp+0x28>
 800a4a2:	d305      	bcc.n	800a4b0 <__mcmp+0x2e>
 800a4a4:	2301      	movs	r3, #1
 800a4a6:	4618      	mov	r0, r3
 800a4a8:	bd30      	pop	{r4, r5, pc}
 800a4aa:	42a0      	cmp	r0, r4
 800a4ac:	d3f3      	bcc.n	800a496 <__mcmp+0x14>
 800a4ae:	e7fa      	b.n	800a4a6 <__mcmp+0x24>
 800a4b0:	f04f 33ff 	mov.w	r3, #4294967295
 800a4b4:	e7f7      	b.n	800a4a6 <__mcmp+0x24>

0800a4b6 <__mdiff>:
 800a4b6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a4ba:	460d      	mov	r5, r1
 800a4bc:	4607      	mov	r7, r0
 800a4be:	4611      	mov	r1, r2
 800a4c0:	4628      	mov	r0, r5
 800a4c2:	4614      	mov	r4, r2
 800a4c4:	f7ff ffdd 	bl	800a482 <__mcmp>
 800a4c8:	1e06      	subs	r6, r0, #0
 800a4ca:	d108      	bne.n	800a4de <__mdiff+0x28>
 800a4cc:	4631      	mov	r1, r6
 800a4ce:	4638      	mov	r0, r7
 800a4d0:	f7ff fdce 	bl	800a070 <_Balloc>
 800a4d4:	2301      	movs	r3, #1
 800a4d6:	6103      	str	r3, [r0, #16]
 800a4d8:	6146      	str	r6, [r0, #20]
 800a4da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a4de:	bfa4      	itt	ge
 800a4e0:	4623      	movge	r3, r4
 800a4e2:	462c      	movge	r4, r5
 800a4e4:	4638      	mov	r0, r7
 800a4e6:	6861      	ldr	r1, [r4, #4]
 800a4e8:	bfa6      	itte	ge
 800a4ea:	461d      	movge	r5, r3
 800a4ec:	2600      	movge	r6, #0
 800a4ee:	2601      	movlt	r6, #1
 800a4f0:	f7ff fdbe 	bl	800a070 <_Balloc>
 800a4f4:	692b      	ldr	r3, [r5, #16]
 800a4f6:	60c6      	str	r6, [r0, #12]
 800a4f8:	6926      	ldr	r6, [r4, #16]
 800a4fa:	f105 0914 	add.w	r9, r5, #20
 800a4fe:	f104 0214 	add.w	r2, r4, #20
 800a502:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 800a506:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 800a50a:	f100 0514 	add.w	r5, r0, #20
 800a50e:	f04f 0c00 	mov.w	ip, #0
 800a512:	f852 ab04 	ldr.w	sl, [r2], #4
 800a516:	f859 4b04 	ldr.w	r4, [r9], #4
 800a51a:	fa1c f18a 	uxtah	r1, ip, sl
 800a51e:	b2a3      	uxth	r3, r4
 800a520:	1ac9      	subs	r1, r1, r3
 800a522:	0c23      	lsrs	r3, r4, #16
 800a524:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 800a528:	eb03 4321 	add.w	r3, r3, r1, asr #16
 800a52c:	b289      	uxth	r1, r1
 800a52e:	ea4f 4c23 	mov.w	ip, r3, asr #16
 800a532:	45c8      	cmp	r8, r9
 800a534:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800a538:	4696      	mov	lr, r2
 800a53a:	f845 3b04 	str.w	r3, [r5], #4
 800a53e:	d8e8      	bhi.n	800a512 <__mdiff+0x5c>
 800a540:	45be      	cmp	lr, r7
 800a542:	d305      	bcc.n	800a550 <__mdiff+0x9a>
 800a544:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 800a548:	b18b      	cbz	r3, 800a56e <__mdiff+0xb8>
 800a54a:	6106      	str	r6, [r0, #16]
 800a54c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a550:	f85e 1b04 	ldr.w	r1, [lr], #4
 800a554:	fa1c f381 	uxtah	r3, ip, r1
 800a558:	141a      	asrs	r2, r3, #16
 800a55a:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800a55e:	b29b      	uxth	r3, r3
 800a560:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a564:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800a568:	f845 3b04 	str.w	r3, [r5], #4
 800a56c:	e7e8      	b.n	800a540 <__mdiff+0x8a>
 800a56e:	3e01      	subs	r6, #1
 800a570:	e7e8      	b.n	800a544 <__mdiff+0x8e>

0800a572 <__d2b>:
 800a572:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800a576:	460e      	mov	r6, r1
 800a578:	2101      	movs	r1, #1
 800a57a:	ec59 8b10 	vmov	r8, r9, d0
 800a57e:	4615      	mov	r5, r2
 800a580:	f7ff fd76 	bl	800a070 <_Balloc>
 800a584:	f3c9 540a 	ubfx	r4, r9, #20, #11
 800a588:	4607      	mov	r7, r0
 800a58a:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800a58e:	bb34      	cbnz	r4, 800a5de <__d2b+0x6c>
 800a590:	9301      	str	r3, [sp, #4]
 800a592:	f1b8 0f00 	cmp.w	r8, #0
 800a596:	d027      	beq.n	800a5e8 <__d2b+0x76>
 800a598:	a802      	add	r0, sp, #8
 800a59a:	f840 8d08 	str.w	r8, [r0, #-8]!
 800a59e:	f7ff fe0c 	bl	800a1ba <__lo0bits>
 800a5a2:	9900      	ldr	r1, [sp, #0]
 800a5a4:	b1f0      	cbz	r0, 800a5e4 <__d2b+0x72>
 800a5a6:	9a01      	ldr	r2, [sp, #4]
 800a5a8:	f1c0 0320 	rsb	r3, r0, #32
 800a5ac:	fa02 f303 	lsl.w	r3, r2, r3
 800a5b0:	430b      	orrs	r3, r1
 800a5b2:	40c2      	lsrs	r2, r0
 800a5b4:	617b      	str	r3, [r7, #20]
 800a5b6:	9201      	str	r2, [sp, #4]
 800a5b8:	9b01      	ldr	r3, [sp, #4]
 800a5ba:	61bb      	str	r3, [r7, #24]
 800a5bc:	2b00      	cmp	r3, #0
 800a5be:	bf14      	ite	ne
 800a5c0:	2102      	movne	r1, #2
 800a5c2:	2101      	moveq	r1, #1
 800a5c4:	6139      	str	r1, [r7, #16]
 800a5c6:	b1c4      	cbz	r4, 800a5fa <__d2b+0x88>
 800a5c8:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 800a5cc:	4404      	add	r4, r0
 800a5ce:	6034      	str	r4, [r6, #0]
 800a5d0:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800a5d4:	6028      	str	r0, [r5, #0]
 800a5d6:	4638      	mov	r0, r7
 800a5d8:	b003      	add	sp, #12
 800a5da:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a5de:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800a5e2:	e7d5      	b.n	800a590 <__d2b+0x1e>
 800a5e4:	6179      	str	r1, [r7, #20]
 800a5e6:	e7e7      	b.n	800a5b8 <__d2b+0x46>
 800a5e8:	a801      	add	r0, sp, #4
 800a5ea:	f7ff fde6 	bl	800a1ba <__lo0bits>
 800a5ee:	9b01      	ldr	r3, [sp, #4]
 800a5f0:	617b      	str	r3, [r7, #20]
 800a5f2:	2101      	movs	r1, #1
 800a5f4:	6139      	str	r1, [r7, #16]
 800a5f6:	3020      	adds	r0, #32
 800a5f8:	e7e5      	b.n	800a5c6 <__d2b+0x54>
 800a5fa:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 800a5fe:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800a602:	6030      	str	r0, [r6, #0]
 800a604:	6918      	ldr	r0, [r3, #16]
 800a606:	f7ff fdb9 	bl	800a17c <__hi0bits>
 800a60a:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 800a60e:	e7e1      	b.n	800a5d4 <__d2b+0x62>

0800a610 <__ssprint_r>:
 800a610:	6893      	ldr	r3, [r2, #8]
 800a612:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a616:	4681      	mov	r9, r0
 800a618:	460c      	mov	r4, r1
 800a61a:	4617      	mov	r7, r2
 800a61c:	2b00      	cmp	r3, #0
 800a61e:	d060      	beq.n	800a6e2 <__ssprint_r+0xd2>
 800a620:	f04f 0b00 	mov.w	fp, #0
 800a624:	f8d2 a000 	ldr.w	sl, [r2]
 800a628:	465e      	mov	r6, fp
 800a62a:	b356      	cbz	r6, 800a682 <__ssprint_r+0x72>
 800a62c:	68a3      	ldr	r3, [r4, #8]
 800a62e:	429e      	cmp	r6, r3
 800a630:	d344      	bcc.n	800a6bc <__ssprint_r+0xac>
 800a632:	89a2      	ldrh	r2, [r4, #12]
 800a634:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800a638:	d03e      	beq.n	800a6b8 <__ssprint_r+0xa8>
 800a63a:	6825      	ldr	r5, [r4, #0]
 800a63c:	6921      	ldr	r1, [r4, #16]
 800a63e:	eba5 0801 	sub.w	r8, r5, r1
 800a642:	6965      	ldr	r5, [r4, #20]
 800a644:	2302      	movs	r3, #2
 800a646:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800a64a:	fb95 f5f3 	sdiv	r5, r5, r3
 800a64e:	f108 0301 	add.w	r3, r8, #1
 800a652:	4433      	add	r3, r6
 800a654:	429d      	cmp	r5, r3
 800a656:	bf38      	it	cc
 800a658:	461d      	movcc	r5, r3
 800a65a:	0553      	lsls	r3, r2, #21
 800a65c:	d546      	bpl.n	800a6ec <__ssprint_r+0xdc>
 800a65e:	4629      	mov	r1, r5
 800a660:	4648      	mov	r0, r9
 800a662:	f7fd fb11 	bl	8007c88 <_malloc_r>
 800a666:	b998      	cbnz	r0, 800a690 <__ssprint_r+0x80>
 800a668:	230c      	movs	r3, #12
 800a66a:	f8c9 3000 	str.w	r3, [r9]
 800a66e:	89a3      	ldrh	r3, [r4, #12]
 800a670:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a674:	81a3      	strh	r3, [r4, #12]
 800a676:	2300      	movs	r3, #0
 800a678:	60bb      	str	r3, [r7, #8]
 800a67a:	607b      	str	r3, [r7, #4]
 800a67c:	f04f 30ff 	mov.w	r0, #4294967295
 800a680:	e031      	b.n	800a6e6 <__ssprint_r+0xd6>
 800a682:	f8da b000 	ldr.w	fp, [sl]
 800a686:	f8da 6004 	ldr.w	r6, [sl, #4]
 800a68a:	f10a 0a08 	add.w	sl, sl, #8
 800a68e:	e7cc      	b.n	800a62a <__ssprint_r+0x1a>
 800a690:	4642      	mov	r2, r8
 800a692:	6921      	ldr	r1, [r4, #16]
 800a694:	9001      	str	r0, [sp, #4]
 800a696:	f7fd fd05 	bl	80080a4 <memcpy>
 800a69a:	89a2      	ldrh	r2, [r4, #12]
 800a69c:	9b01      	ldr	r3, [sp, #4]
 800a69e:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
 800a6a2:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800a6a6:	81a2      	strh	r2, [r4, #12]
 800a6a8:	6123      	str	r3, [r4, #16]
 800a6aa:	6165      	str	r5, [r4, #20]
 800a6ac:	4443      	add	r3, r8
 800a6ae:	eba5 0508 	sub.w	r5, r5, r8
 800a6b2:	6023      	str	r3, [r4, #0]
 800a6b4:	60a5      	str	r5, [r4, #8]
 800a6b6:	4633      	mov	r3, r6
 800a6b8:	429e      	cmp	r6, r3
 800a6ba:	d200      	bcs.n	800a6be <__ssprint_r+0xae>
 800a6bc:	4633      	mov	r3, r6
 800a6be:	461a      	mov	r2, r3
 800a6c0:	4659      	mov	r1, fp
 800a6c2:	6820      	ldr	r0, [r4, #0]
 800a6c4:	9301      	str	r3, [sp, #4]
 800a6c6:	f000 f85c 	bl	800a782 <memmove>
 800a6ca:	68a2      	ldr	r2, [r4, #8]
 800a6cc:	9b01      	ldr	r3, [sp, #4]
 800a6ce:	1ad2      	subs	r2, r2, r3
 800a6d0:	60a2      	str	r2, [r4, #8]
 800a6d2:	6822      	ldr	r2, [r4, #0]
 800a6d4:	4413      	add	r3, r2
 800a6d6:	6023      	str	r3, [r4, #0]
 800a6d8:	68bb      	ldr	r3, [r7, #8]
 800a6da:	1b9e      	subs	r6, r3, r6
 800a6dc:	60be      	str	r6, [r7, #8]
 800a6de:	2e00      	cmp	r6, #0
 800a6e0:	d1cf      	bne.n	800a682 <__ssprint_r+0x72>
 800a6e2:	2000      	movs	r0, #0
 800a6e4:	6078      	str	r0, [r7, #4]
 800a6e6:	b003      	add	sp, #12
 800a6e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a6ec:	462a      	mov	r2, r5
 800a6ee:	4648      	mov	r0, r9
 800a6f0:	f000 f862 	bl	800a7b8 <_realloc_r>
 800a6f4:	4603      	mov	r3, r0
 800a6f6:	2800      	cmp	r0, #0
 800a6f8:	d1d6      	bne.n	800a6a8 <__ssprint_r+0x98>
 800a6fa:	6921      	ldr	r1, [r4, #16]
 800a6fc:	4648      	mov	r0, r9
 800a6fe:	f7ff fbeb 	bl	8009ed8 <_free_r>
 800a702:	e7b1      	b.n	800a668 <__ssprint_r+0x58>

0800a704 <_calloc_r>:
 800a704:	b510      	push	{r4, lr}
 800a706:	4351      	muls	r1, r2
 800a708:	f7fd fabe 	bl	8007c88 <_malloc_r>
 800a70c:	4604      	mov	r4, r0
 800a70e:	b198      	cbz	r0, 800a738 <_calloc_r+0x34>
 800a710:	f850 2c04 	ldr.w	r2, [r0, #-4]
 800a714:	f022 0203 	bic.w	r2, r2, #3
 800a718:	3a04      	subs	r2, #4
 800a71a:	2a24      	cmp	r2, #36	; 0x24
 800a71c:	d81b      	bhi.n	800a756 <_calloc_r+0x52>
 800a71e:	2a13      	cmp	r2, #19
 800a720:	d917      	bls.n	800a752 <_calloc_r+0x4e>
 800a722:	2100      	movs	r1, #0
 800a724:	2a1b      	cmp	r2, #27
 800a726:	6001      	str	r1, [r0, #0]
 800a728:	6041      	str	r1, [r0, #4]
 800a72a:	d807      	bhi.n	800a73c <_calloc_r+0x38>
 800a72c:	f100 0308 	add.w	r3, r0, #8
 800a730:	2200      	movs	r2, #0
 800a732:	601a      	str	r2, [r3, #0]
 800a734:	605a      	str	r2, [r3, #4]
 800a736:	609a      	str	r2, [r3, #8]
 800a738:	4620      	mov	r0, r4
 800a73a:	bd10      	pop	{r4, pc}
 800a73c:	2a24      	cmp	r2, #36	; 0x24
 800a73e:	6081      	str	r1, [r0, #8]
 800a740:	60c1      	str	r1, [r0, #12]
 800a742:	bf11      	iteee	ne
 800a744:	f100 0310 	addne.w	r3, r0, #16
 800a748:	6101      	streq	r1, [r0, #16]
 800a74a:	f100 0318 	addeq.w	r3, r0, #24
 800a74e:	6141      	streq	r1, [r0, #20]
 800a750:	e7ee      	b.n	800a730 <_calloc_r+0x2c>
 800a752:	4603      	mov	r3, r0
 800a754:	e7ec      	b.n	800a730 <_calloc_r+0x2c>
 800a756:	2100      	movs	r1, #0
 800a758:	f7fd fcaf 	bl	80080ba <memset>
 800a75c:	e7ec      	b.n	800a738 <_calloc_r+0x34>

0800a75e <__ascii_mbtowc>:
 800a75e:	b082      	sub	sp, #8
 800a760:	b901      	cbnz	r1, 800a764 <__ascii_mbtowc+0x6>
 800a762:	a901      	add	r1, sp, #4
 800a764:	b142      	cbz	r2, 800a778 <__ascii_mbtowc+0x1a>
 800a766:	b14b      	cbz	r3, 800a77c <__ascii_mbtowc+0x1e>
 800a768:	7813      	ldrb	r3, [r2, #0]
 800a76a:	600b      	str	r3, [r1, #0]
 800a76c:	7812      	ldrb	r2, [r2, #0]
 800a76e:	1c10      	adds	r0, r2, #0
 800a770:	bf18      	it	ne
 800a772:	2001      	movne	r0, #1
 800a774:	b002      	add	sp, #8
 800a776:	4770      	bx	lr
 800a778:	4610      	mov	r0, r2
 800a77a:	e7fb      	b.n	800a774 <__ascii_mbtowc+0x16>
 800a77c:	f06f 0001 	mvn.w	r0, #1
 800a780:	e7f8      	b.n	800a774 <__ascii_mbtowc+0x16>

0800a782 <memmove>:
 800a782:	4288      	cmp	r0, r1
 800a784:	b510      	push	{r4, lr}
 800a786:	eb01 0302 	add.w	r3, r1, r2
 800a78a:	d803      	bhi.n	800a794 <memmove+0x12>
 800a78c:	1e42      	subs	r2, r0, #1
 800a78e:	4299      	cmp	r1, r3
 800a790:	d10c      	bne.n	800a7ac <memmove+0x2a>
 800a792:	bd10      	pop	{r4, pc}
 800a794:	4298      	cmp	r0, r3
 800a796:	d2f9      	bcs.n	800a78c <memmove+0xa>
 800a798:	1881      	adds	r1, r0, r2
 800a79a:	1ad2      	subs	r2, r2, r3
 800a79c:	42d3      	cmn	r3, r2
 800a79e:	d100      	bne.n	800a7a2 <memmove+0x20>
 800a7a0:	bd10      	pop	{r4, pc}
 800a7a2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800a7a6:	f801 4d01 	strb.w	r4, [r1, #-1]!
 800a7aa:	e7f7      	b.n	800a79c <memmove+0x1a>
 800a7ac:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a7b0:	f802 4f01 	strb.w	r4, [r2, #1]!
 800a7b4:	e7eb      	b.n	800a78e <memmove+0xc>
	...

0800a7b8 <_realloc_r>:
 800a7b8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a7bc:	4682      	mov	sl, r0
 800a7be:	460c      	mov	r4, r1
 800a7c0:	b929      	cbnz	r1, 800a7ce <_realloc_r+0x16>
 800a7c2:	4611      	mov	r1, r2
 800a7c4:	b003      	add	sp, #12
 800a7c6:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a7ca:	f7fd ba5d 	b.w	8007c88 <_malloc_r>
 800a7ce:	9201      	str	r2, [sp, #4]
 800a7d0:	f7fd fc7c 	bl	80080cc <__malloc_lock>
 800a7d4:	9a01      	ldr	r2, [sp, #4]
 800a7d6:	f854 5c04 	ldr.w	r5, [r4, #-4]
 800a7da:	f102 080b 	add.w	r8, r2, #11
 800a7de:	f1b8 0f16 	cmp.w	r8, #22
 800a7e2:	f1a4 0908 	sub.w	r9, r4, #8
 800a7e6:	f025 0603 	bic.w	r6, r5, #3
 800a7ea:	d90a      	bls.n	800a802 <_realloc_r+0x4a>
 800a7ec:	f038 0807 	bics.w	r8, r8, #7
 800a7f0:	d509      	bpl.n	800a806 <_realloc_r+0x4e>
 800a7f2:	230c      	movs	r3, #12
 800a7f4:	f8ca 3000 	str.w	r3, [sl]
 800a7f8:	2700      	movs	r7, #0
 800a7fa:	4638      	mov	r0, r7
 800a7fc:	b003      	add	sp, #12
 800a7fe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a802:	f04f 0810 	mov.w	r8, #16
 800a806:	4590      	cmp	r8, r2
 800a808:	d3f3      	bcc.n	800a7f2 <_realloc_r+0x3a>
 800a80a:	45b0      	cmp	r8, r6
 800a80c:	f340 8145 	ble.w	800aa9a <_realloc_r+0x2e2>
 800a810:	4ba8      	ldr	r3, [pc, #672]	; (800aab4 <_realloc_r+0x2fc>)
 800a812:	f8d3 e008 	ldr.w	lr, [r3, #8]
 800a816:	eb09 0106 	add.w	r1, r9, r6
 800a81a:	4571      	cmp	r1, lr
 800a81c:	469b      	mov	fp, r3
 800a81e:	684b      	ldr	r3, [r1, #4]
 800a820:	d005      	beq.n	800a82e <_realloc_r+0x76>
 800a822:	f023 0001 	bic.w	r0, r3, #1
 800a826:	4408      	add	r0, r1
 800a828:	6840      	ldr	r0, [r0, #4]
 800a82a:	07c7      	lsls	r7, r0, #31
 800a82c:	d447      	bmi.n	800a8be <_realloc_r+0x106>
 800a82e:	f023 0303 	bic.w	r3, r3, #3
 800a832:	4571      	cmp	r1, lr
 800a834:	eb06 0703 	add.w	r7, r6, r3
 800a838:	d119      	bne.n	800a86e <_realloc_r+0xb6>
 800a83a:	f108 0010 	add.w	r0, r8, #16
 800a83e:	4287      	cmp	r7, r0
 800a840:	db3f      	blt.n	800a8c2 <_realloc_r+0x10a>
 800a842:	eb09 0308 	add.w	r3, r9, r8
 800a846:	eba7 0708 	sub.w	r7, r7, r8
 800a84a:	f047 0701 	orr.w	r7, r7, #1
 800a84e:	f8cb 3008 	str.w	r3, [fp, #8]
 800a852:	605f      	str	r7, [r3, #4]
 800a854:	f854 3c04 	ldr.w	r3, [r4, #-4]
 800a858:	f003 0301 	and.w	r3, r3, #1
 800a85c:	ea43 0308 	orr.w	r3, r3, r8
 800a860:	f844 3c04 	str.w	r3, [r4, #-4]
 800a864:	4650      	mov	r0, sl
 800a866:	f7fd fc37 	bl	80080d8 <__malloc_unlock>
 800a86a:	4627      	mov	r7, r4
 800a86c:	e7c5      	b.n	800a7fa <_realloc_r+0x42>
 800a86e:	45b8      	cmp	r8, r7
 800a870:	dc27      	bgt.n	800a8c2 <_realloc_r+0x10a>
 800a872:	68cb      	ldr	r3, [r1, #12]
 800a874:	688a      	ldr	r2, [r1, #8]
 800a876:	60d3      	str	r3, [r2, #12]
 800a878:	609a      	str	r2, [r3, #8]
 800a87a:	eba7 0008 	sub.w	r0, r7, r8
 800a87e:	280f      	cmp	r0, #15
 800a880:	f8d9 3004 	ldr.w	r3, [r9, #4]
 800a884:	eb09 0207 	add.w	r2, r9, r7
 800a888:	f240 8109 	bls.w	800aa9e <_realloc_r+0x2e6>
 800a88c:	eb09 0108 	add.w	r1, r9, r8
 800a890:	f003 0301 	and.w	r3, r3, #1
 800a894:	ea43 0308 	orr.w	r3, r3, r8
 800a898:	f040 0001 	orr.w	r0, r0, #1
 800a89c:	f8c9 3004 	str.w	r3, [r9, #4]
 800a8a0:	6048      	str	r0, [r1, #4]
 800a8a2:	6853      	ldr	r3, [r2, #4]
 800a8a4:	f043 0301 	orr.w	r3, r3, #1
 800a8a8:	6053      	str	r3, [r2, #4]
 800a8aa:	3108      	adds	r1, #8
 800a8ac:	4650      	mov	r0, sl
 800a8ae:	f7ff fb13 	bl	8009ed8 <_free_r>
 800a8b2:	4650      	mov	r0, sl
 800a8b4:	f7fd fc10 	bl	80080d8 <__malloc_unlock>
 800a8b8:	f109 0708 	add.w	r7, r9, #8
 800a8bc:	e79d      	b.n	800a7fa <_realloc_r+0x42>
 800a8be:	2300      	movs	r3, #0
 800a8c0:	4619      	mov	r1, r3
 800a8c2:	07e8      	lsls	r0, r5, #31
 800a8c4:	f100 8084 	bmi.w	800a9d0 <_realloc_r+0x218>
 800a8c8:	f854 5c08 	ldr.w	r5, [r4, #-8]
 800a8cc:	eba9 0505 	sub.w	r5, r9, r5
 800a8d0:	6868      	ldr	r0, [r5, #4]
 800a8d2:	f020 0003 	bic.w	r0, r0, #3
 800a8d6:	4430      	add	r0, r6
 800a8d8:	2900      	cmp	r1, #0
 800a8da:	d076      	beq.n	800a9ca <_realloc_r+0x212>
 800a8dc:	4571      	cmp	r1, lr
 800a8de:	d150      	bne.n	800a982 <_realloc_r+0x1ca>
 800a8e0:	4403      	add	r3, r0
 800a8e2:	f108 0110 	add.w	r1, r8, #16
 800a8e6:	428b      	cmp	r3, r1
 800a8e8:	db6f      	blt.n	800a9ca <_realloc_r+0x212>
 800a8ea:	462f      	mov	r7, r5
 800a8ec:	68ea      	ldr	r2, [r5, #12]
 800a8ee:	f857 1f08 	ldr.w	r1, [r7, #8]!
 800a8f2:	60ca      	str	r2, [r1, #12]
 800a8f4:	6091      	str	r1, [r2, #8]
 800a8f6:	1f32      	subs	r2, r6, #4
 800a8f8:	2a24      	cmp	r2, #36	; 0x24
 800a8fa:	d83b      	bhi.n	800a974 <_realloc_r+0x1bc>
 800a8fc:	2a13      	cmp	r2, #19
 800a8fe:	d936      	bls.n	800a96e <_realloc_r+0x1b6>
 800a900:	6821      	ldr	r1, [r4, #0]
 800a902:	60a9      	str	r1, [r5, #8]
 800a904:	6861      	ldr	r1, [r4, #4]
 800a906:	60e9      	str	r1, [r5, #12]
 800a908:	2a1b      	cmp	r2, #27
 800a90a:	d81c      	bhi.n	800a946 <_realloc_r+0x18e>
 800a90c:	f105 0210 	add.w	r2, r5, #16
 800a910:	f104 0108 	add.w	r1, r4, #8
 800a914:	6808      	ldr	r0, [r1, #0]
 800a916:	6010      	str	r0, [r2, #0]
 800a918:	6848      	ldr	r0, [r1, #4]
 800a91a:	6050      	str	r0, [r2, #4]
 800a91c:	6889      	ldr	r1, [r1, #8]
 800a91e:	6091      	str	r1, [r2, #8]
 800a920:	eb05 0208 	add.w	r2, r5, r8
 800a924:	eba3 0308 	sub.w	r3, r3, r8
 800a928:	f043 0301 	orr.w	r3, r3, #1
 800a92c:	f8cb 2008 	str.w	r2, [fp, #8]
 800a930:	6053      	str	r3, [r2, #4]
 800a932:	686b      	ldr	r3, [r5, #4]
 800a934:	f003 0301 	and.w	r3, r3, #1
 800a938:	ea43 0308 	orr.w	r3, r3, r8
 800a93c:	606b      	str	r3, [r5, #4]
 800a93e:	4650      	mov	r0, sl
 800a940:	f7fd fbca 	bl	80080d8 <__malloc_unlock>
 800a944:	e759      	b.n	800a7fa <_realloc_r+0x42>
 800a946:	68a1      	ldr	r1, [r4, #8]
 800a948:	6129      	str	r1, [r5, #16]
 800a94a:	68e1      	ldr	r1, [r4, #12]
 800a94c:	6169      	str	r1, [r5, #20]
 800a94e:	2a24      	cmp	r2, #36	; 0x24
 800a950:	bf01      	itttt	eq
 800a952:	6922      	ldreq	r2, [r4, #16]
 800a954:	61aa      	streq	r2, [r5, #24]
 800a956:	6960      	ldreq	r0, [r4, #20]
 800a958:	61e8      	streq	r0, [r5, #28]
 800a95a:	bf19      	ittee	ne
 800a95c:	f105 0218 	addne.w	r2, r5, #24
 800a960:	f104 0110 	addne.w	r1, r4, #16
 800a964:	f105 0220 	addeq.w	r2, r5, #32
 800a968:	f104 0118 	addeq.w	r1, r4, #24
 800a96c:	e7d2      	b.n	800a914 <_realloc_r+0x15c>
 800a96e:	463a      	mov	r2, r7
 800a970:	4621      	mov	r1, r4
 800a972:	e7cf      	b.n	800a914 <_realloc_r+0x15c>
 800a974:	4621      	mov	r1, r4
 800a976:	4638      	mov	r0, r7
 800a978:	9301      	str	r3, [sp, #4]
 800a97a:	f7ff ff02 	bl	800a782 <memmove>
 800a97e:	9b01      	ldr	r3, [sp, #4]
 800a980:	e7ce      	b.n	800a920 <_realloc_r+0x168>
 800a982:	18c7      	adds	r7, r0, r3
 800a984:	45b8      	cmp	r8, r7
 800a986:	dc20      	bgt.n	800a9ca <_realloc_r+0x212>
 800a988:	68cb      	ldr	r3, [r1, #12]
 800a98a:	688a      	ldr	r2, [r1, #8]
 800a98c:	60d3      	str	r3, [r2, #12]
 800a98e:	609a      	str	r2, [r3, #8]
 800a990:	4628      	mov	r0, r5
 800a992:	68eb      	ldr	r3, [r5, #12]
 800a994:	f850 2f08 	ldr.w	r2, [r0, #8]!
 800a998:	60d3      	str	r3, [r2, #12]
 800a99a:	609a      	str	r2, [r3, #8]
 800a99c:	1f32      	subs	r2, r6, #4
 800a99e:	2a24      	cmp	r2, #36	; 0x24
 800a9a0:	d842      	bhi.n	800aa28 <_realloc_r+0x270>
 800a9a2:	2a13      	cmp	r2, #19
 800a9a4:	d93e      	bls.n	800aa24 <_realloc_r+0x26c>
 800a9a6:	6823      	ldr	r3, [r4, #0]
 800a9a8:	60ab      	str	r3, [r5, #8]
 800a9aa:	6863      	ldr	r3, [r4, #4]
 800a9ac:	60eb      	str	r3, [r5, #12]
 800a9ae:	2a1b      	cmp	r2, #27
 800a9b0:	d824      	bhi.n	800a9fc <_realloc_r+0x244>
 800a9b2:	f105 0010 	add.w	r0, r5, #16
 800a9b6:	f104 0308 	add.w	r3, r4, #8
 800a9ba:	681a      	ldr	r2, [r3, #0]
 800a9bc:	6002      	str	r2, [r0, #0]
 800a9be:	685a      	ldr	r2, [r3, #4]
 800a9c0:	6042      	str	r2, [r0, #4]
 800a9c2:	689b      	ldr	r3, [r3, #8]
 800a9c4:	6083      	str	r3, [r0, #8]
 800a9c6:	46a9      	mov	r9, r5
 800a9c8:	e757      	b.n	800a87a <_realloc_r+0xc2>
 800a9ca:	4580      	cmp	r8, r0
 800a9cc:	4607      	mov	r7, r0
 800a9ce:	dddf      	ble.n	800a990 <_realloc_r+0x1d8>
 800a9d0:	4611      	mov	r1, r2
 800a9d2:	4650      	mov	r0, sl
 800a9d4:	f7fd f958 	bl	8007c88 <_malloc_r>
 800a9d8:	4607      	mov	r7, r0
 800a9da:	2800      	cmp	r0, #0
 800a9dc:	d0af      	beq.n	800a93e <_realloc_r+0x186>
 800a9de:	f854 3c04 	ldr.w	r3, [r4, #-4]
 800a9e2:	f023 0301 	bic.w	r3, r3, #1
 800a9e6:	f1a0 0208 	sub.w	r2, r0, #8
 800a9ea:	444b      	add	r3, r9
 800a9ec:	429a      	cmp	r2, r3
 800a9ee:	d11f      	bne.n	800aa30 <_realloc_r+0x278>
 800a9f0:	f850 7c04 	ldr.w	r7, [r0, #-4]
 800a9f4:	f027 0703 	bic.w	r7, r7, #3
 800a9f8:	4437      	add	r7, r6
 800a9fa:	e73e      	b.n	800a87a <_realloc_r+0xc2>
 800a9fc:	68a3      	ldr	r3, [r4, #8]
 800a9fe:	612b      	str	r3, [r5, #16]
 800aa00:	68e3      	ldr	r3, [r4, #12]
 800aa02:	616b      	str	r3, [r5, #20]
 800aa04:	2a24      	cmp	r2, #36	; 0x24
 800aa06:	bf01      	itttt	eq
 800aa08:	6923      	ldreq	r3, [r4, #16]
 800aa0a:	61ab      	streq	r3, [r5, #24]
 800aa0c:	6962      	ldreq	r2, [r4, #20]
 800aa0e:	61ea      	streq	r2, [r5, #28]
 800aa10:	bf19      	ittee	ne
 800aa12:	f105 0018 	addne.w	r0, r5, #24
 800aa16:	f104 0310 	addne.w	r3, r4, #16
 800aa1a:	f105 0020 	addeq.w	r0, r5, #32
 800aa1e:	f104 0318 	addeq.w	r3, r4, #24
 800aa22:	e7ca      	b.n	800a9ba <_realloc_r+0x202>
 800aa24:	4623      	mov	r3, r4
 800aa26:	e7c8      	b.n	800a9ba <_realloc_r+0x202>
 800aa28:	4621      	mov	r1, r4
 800aa2a:	f7ff feaa 	bl	800a782 <memmove>
 800aa2e:	e7ca      	b.n	800a9c6 <_realloc_r+0x20e>
 800aa30:	1f32      	subs	r2, r6, #4
 800aa32:	2a24      	cmp	r2, #36	; 0x24
 800aa34:	d82d      	bhi.n	800aa92 <_realloc_r+0x2da>
 800aa36:	2a13      	cmp	r2, #19
 800aa38:	d928      	bls.n	800aa8c <_realloc_r+0x2d4>
 800aa3a:	6823      	ldr	r3, [r4, #0]
 800aa3c:	6003      	str	r3, [r0, #0]
 800aa3e:	6863      	ldr	r3, [r4, #4]
 800aa40:	6043      	str	r3, [r0, #4]
 800aa42:	2a1b      	cmp	r2, #27
 800aa44:	d80e      	bhi.n	800aa64 <_realloc_r+0x2ac>
 800aa46:	f100 0308 	add.w	r3, r0, #8
 800aa4a:	f104 0208 	add.w	r2, r4, #8
 800aa4e:	6811      	ldr	r1, [r2, #0]
 800aa50:	6019      	str	r1, [r3, #0]
 800aa52:	6851      	ldr	r1, [r2, #4]
 800aa54:	6059      	str	r1, [r3, #4]
 800aa56:	6892      	ldr	r2, [r2, #8]
 800aa58:	609a      	str	r2, [r3, #8]
 800aa5a:	4621      	mov	r1, r4
 800aa5c:	4650      	mov	r0, sl
 800aa5e:	f7ff fa3b 	bl	8009ed8 <_free_r>
 800aa62:	e76c      	b.n	800a93e <_realloc_r+0x186>
 800aa64:	68a3      	ldr	r3, [r4, #8]
 800aa66:	6083      	str	r3, [r0, #8]
 800aa68:	68e3      	ldr	r3, [r4, #12]
 800aa6a:	60c3      	str	r3, [r0, #12]
 800aa6c:	2a24      	cmp	r2, #36	; 0x24
 800aa6e:	bf01      	itttt	eq
 800aa70:	6923      	ldreq	r3, [r4, #16]
 800aa72:	6103      	streq	r3, [r0, #16]
 800aa74:	6961      	ldreq	r1, [r4, #20]
 800aa76:	6141      	streq	r1, [r0, #20]
 800aa78:	bf19      	ittee	ne
 800aa7a:	f100 0310 	addne.w	r3, r0, #16
 800aa7e:	f104 0210 	addne.w	r2, r4, #16
 800aa82:	f100 0318 	addeq.w	r3, r0, #24
 800aa86:	f104 0218 	addeq.w	r2, r4, #24
 800aa8a:	e7e0      	b.n	800aa4e <_realloc_r+0x296>
 800aa8c:	4603      	mov	r3, r0
 800aa8e:	4622      	mov	r2, r4
 800aa90:	e7dd      	b.n	800aa4e <_realloc_r+0x296>
 800aa92:	4621      	mov	r1, r4
 800aa94:	f7ff fe75 	bl	800a782 <memmove>
 800aa98:	e7df      	b.n	800aa5a <_realloc_r+0x2a2>
 800aa9a:	4637      	mov	r7, r6
 800aa9c:	e6ed      	b.n	800a87a <_realloc_r+0xc2>
 800aa9e:	f003 0301 	and.w	r3, r3, #1
 800aaa2:	431f      	orrs	r7, r3
 800aaa4:	f8c9 7004 	str.w	r7, [r9, #4]
 800aaa8:	6853      	ldr	r3, [r2, #4]
 800aaaa:	f043 0301 	orr.w	r3, r3, #1
 800aaae:	6053      	str	r3, [r2, #4]
 800aab0:	e6ff      	b.n	800a8b2 <_realloc_r+0xfa>
 800aab2:	bf00      	nop
 800aab4:	20000124 	.word	0x20000124

0800aab8 <__ascii_wctomb>:
 800aab8:	b149      	cbz	r1, 800aace <__ascii_wctomb+0x16>
 800aaba:	2aff      	cmp	r2, #255	; 0xff
 800aabc:	bf85      	ittet	hi
 800aabe:	238a      	movhi	r3, #138	; 0x8a
 800aac0:	6003      	strhi	r3, [r0, #0]
 800aac2:	700a      	strbls	r2, [r1, #0]
 800aac4:	f04f 30ff 	movhi.w	r0, #4294967295
 800aac8:	bf98      	it	ls
 800aaca:	2001      	movls	r0, #1
 800aacc:	4770      	bx	lr
 800aace:	4608      	mov	r0, r1
 800aad0:	4770      	bx	lr
 800aad2:	0000      	movs	r0, r0
 800aad4:	0000      	movs	r0, r0
	...

0800aad8 <sin>:
 800aad8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800aada:	ec51 0b10 	vmov	r0, r1, d0
 800aade:	4a20      	ldr	r2, [pc, #128]	; (800ab60 <sin+0x88>)
 800aae0:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800aae4:	4293      	cmp	r3, r2
 800aae6:	dc07      	bgt.n	800aaf8 <sin+0x20>
 800aae8:	ed9f 1b1b 	vldr	d1, [pc, #108]	; 800ab58 <sin+0x80>
 800aaec:	2000      	movs	r0, #0
 800aaee:	f000 feff 	bl	800b8f0 <__kernel_sin>
 800aaf2:	ec51 0b10 	vmov	r0, r1, d0
 800aaf6:	e007      	b.n	800ab08 <sin+0x30>
 800aaf8:	4a1a      	ldr	r2, [pc, #104]	; (800ab64 <sin+0x8c>)
 800aafa:	4293      	cmp	r3, r2
 800aafc:	dd09      	ble.n	800ab12 <sin+0x3a>
 800aafe:	ee10 2a10 	vmov	r2, s0
 800ab02:	460b      	mov	r3, r1
 800ab04:	f7f5 fc20 	bl	8000348 <__aeabi_dsub>
 800ab08:	ec41 0b10 	vmov	d0, r0, r1
 800ab0c:	b005      	add	sp, #20
 800ab0e:	f85d fb04 	ldr.w	pc, [sp], #4
 800ab12:	4668      	mov	r0, sp
 800ab14:	f000 f878 	bl	800ac08 <__ieee754_rem_pio2>
 800ab18:	f000 0003 	and.w	r0, r0, #3
 800ab1c:	2801      	cmp	r0, #1
 800ab1e:	ed9d 1b02 	vldr	d1, [sp, #8]
 800ab22:	ed9d 0b00 	vldr	d0, [sp]
 800ab26:	d004      	beq.n	800ab32 <sin+0x5a>
 800ab28:	2802      	cmp	r0, #2
 800ab2a:	d005      	beq.n	800ab38 <sin+0x60>
 800ab2c:	b970      	cbnz	r0, 800ab4c <sin+0x74>
 800ab2e:	2001      	movs	r0, #1
 800ab30:	e7dd      	b.n	800aaee <sin+0x16>
 800ab32:	f000 faa5 	bl	800b080 <__kernel_cos>
 800ab36:	e7dc      	b.n	800aaf2 <sin+0x1a>
 800ab38:	2001      	movs	r0, #1
 800ab3a:	f000 fed9 	bl	800b8f0 <__kernel_sin>
 800ab3e:	ec53 2b10 	vmov	r2, r3, d0
 800ab42:	ee10 0a10 	vmov	r0, s0
 800ab46:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800ab4a:	e7dd      	b.n	800ab08 <sin+0x30>
 800ab4c:	f000 fa98 	bl	800b080 <__kernel_cos>
 800ab50:	e7f5      	b.n	800ab3e <sin+0x66>
 800ab52:	bf00      	nop
 800ab54:	f3af 8000 	nop.w
	...
 800ab60:	3fe921fb 	.word	0x3fe921fb
 800ab64:	7fefffff 	.word	0x7fefffff

0800ab68 <sqrtf>:
 800ab68:	b510      	push	{r4, lr}
 800ab6a:	ed2d 8b02 	vpush	{d8}
 800ab6e:	b08a      	sub	sp, #40	; 0x28
 800ab70:	eeb0 8a40 	vmov.f32	s16, s0
 800ab74:	f000 fa3a 	bl	800afec <__ieee754_sqrtf>
 800ab78:	4b21      	ldr	r3, [pc, #132]	; (800ac00 <sqrtf+0x98>)
 800ab7a:	f993 4000 	ldrsb.w	r4, [r3]
 800ab7e:	1c63      	adds	r3, r4, #1
 800ab80:	d02c      	beq.n	800abdc <sqrtf+0x74>
 800ab82:	eeb4 8a48 	vcmp.f32	s16, s16
 800ab86:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ab8a:	d627      	bvs.n	800abdc <sqrtf+0x74>
 800ab8c:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 800ab90:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ab94:	d522      	bpl.n	800abdc <sqrtf+0x74>
 800ab96:	2301      	movs	r3, #1
 800ab98:	9300      	str	r3, [sp, #0]
 800ab9a:	4b1a      	ldr	r3, [pc, #104]	; (800ac04 <sqrtf+0x9c>)
 800ab9c:	9301      	str	r3, [sp, #4]
 800ab9e:	ee18 0a10 	vmov	r0, s16
 800aba2:	2300      	movs	r3, #0
 800aba4:	9308      	str	r3, [sp, #32]
 800aba6:	f7f5 fd2f 	bl	8000608 <__aeabi_f2d>
 800abaa:	2200      	movs	r2, #0
 800abac:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800abb0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800abb4:	2300      	movs	r3, #0
 800abb6:	b9ac      	cbnz	r4, 800abe4 <sqrtf+0x7c>
 800abb8:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800abbc:	4668      	mov	r0, sp
 800abbe:	f000 ffdf 	bl	800bb80 <matherr>
 800abc2:	b1b8      	cbz	r0, 800abf4 <sqrtf+0x8c>
 800abc4:	9b08      	ldr	r3, [sp, #32]
 800abc6:	b11b      	cbz	r3, 800abd0 <sqrtf+0x68>
 800abc8:	f7fd f812 	bl	8007bf0 <__errno>
 800abcc:	9b08      	ldr	r3, [sp, #32]
 800abce:	6003      	str	r3, [r0, #0]
 800abd0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800abd4:	f7f6 f844 	bl	8000c60 <__aeabi_d2f>
 800abd8:	ee00 0a10 	vmov	s0, r0
 800abdc:	b00a      	add	sp, #40	; 0x28
 800abde:	ecbd 8b02 	vpop	{d8}
 800abe2:	bd10      	pop	{r4, pc}
 800abe4:	4610      	mov	r0, r2
 800abe6:	4619      	mov	r1, r3
 800abe8:	f7f5 fe8c 	bl	8000904 <__aeabi_ddiv>
 800abec:	2c02      	cmp	r4, #2
 800abee:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800abf2:	d1e3      	bne.n	800abbc <sqrtf+0x54>
 800abf4:	f7fc fffc 	bl	8007bf0 <__errno>
 800abf8:	2321      	movs	r3, #33	; 0x21
 800abfa:	6003      	str	r3, [r0, #0]
 800abfc:	e7e2      	b.n	800abc4 <sqrtf+0x5c>
 800abfe:	bf00      	nop
 800ac00:	200006a0 	.word	0x200006a0
 800ac04:	0801f44f 	.word	0x0801f44f

0800ac08 <__ieee754_rem_pio2>:
 800ac08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ac0c:	ec57 6b10 	vmov	r6, r7, d0
 800ac10:	4bc3      	ldr	r3, [pc, #780]	; (800af20 <__ieee754_rem_pio2+0x318>)
 800ac12:	b08d      	sub	sp, #52	; 0x34
 800ac14:	f027 4800 	bic.w	r8, r7, #2147483648	; 0x80000000
 800ac18:	4598      	cmp	r8, r3
 800ac1a:	4604      	mov	r4, r0
 800ac1c:	9704      	str	r7, [sp, #16]
 800ac1e:	dc07      	bgt.n	800ac30 <__ieee754_rem_pio2+0x28>
 800ac20:	2200      	movs	r2, #0
 800ac22:	2300      	movs	r3, #0
 800ac24:	ed84 0b00 	vstr	d0, [r4]
 800ac28:	e9c0 2302 	strd	r2, r3, [r0, #8]
 800ac2c:	2500      	movs	r5, #0
 800ac2e:	e027      	b.n	800ac80 <__ieee754_rem_pio2+0x78>
 800ac30:	4bbc      	ldr	r3, [pc, #752]	; (800af24 <__ieee754_rem_pio2+0x31c>)
 800ac32:	4598      	cmp	r8, r3
 800ac34:	dc75      	bgt.n	800ad22 <__ieee754_rem_pio2+0x11a>
 800ac36:	9b04      	ldr	r3, [sp, #16]
 800ac38:	4dbb      	ldr	r5, [pc, #748]	; (800af28 <__ieee754_rem_pio2+0x320>)
 800ac3a:	2b00      	cmp	r3, #0
 800ac3c:	ee10 0a10 	vmov	r0, s0
 800ac40:	a3a9      	add	r3, pc, #676	; (adr r3, 800aee8 <__ieee754_rem_pio2+0x2e0>)
 800ac42:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ac46:	4639      	mov	r1, r7
 800ac48:	dd36      	ble.n	800acb8 <__ieee754_rem_pio2+0xb0>
 800ac4a:	f7f5 fb7d 	bl	8000348 <__aeabi_dsub>
 800ac4e:	45a8      	cmp	r8, r5
 800ac50:	4606      	mov	r6, r0
 800ac52:	460f      	mov	r7, r1
 800ac54:	d018      	beq.n	800ac88 <__ieee754_rem_pio2+0x80>
 800ac56:	a3a6      	add	r3, pc, #664	; (adr r3, 800aef0 <__ieee754_rem_pio2+0x2e8>)
 800ac58:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ac5c:	f7f5 fb74 	bl	8000348 <__aeabi_dsub>
 800ac60:	4602      	mov	r2, r0
 800ac62:	460b      	mov	r3, r1
 800ac64:	e9c4 2300 	strd	r2, r3, [r4]
 800ac68:	4630      	mov	r0, r6
 800ac6a:	4639      	mov	r1, r7
 800ac6c:	f7f5 fb6c 	bl	8000348 <__aeabi_dsub>
 800ac70:	a39f      	add	r3, pc, #636	; (adr r3, 800aef0 <__ieee754_rem_pio2+0x2e8>)
 800ac72:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ac76:	f7f5 fb67 	bl	8000348 <__aeabi_dsub>
 800ac7a:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800ac7e:	2501      	movs	r5, #1
 800ac80:	4628      	mov	r0, r5
 800ac82:	b00d      	add	sp, #52	; 0x34
 800ac84:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ac88:	a39b      	add	r3, pc, #620	; (adr r3, 800aef8 <__ieee754_rem_pio2+0x2f0>)
 800ac8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ac8e:	f7f5 fb5b 	bl	8000348 <__aeabi_dsub>
 800ac92:	a39b      	add	r3, pc, #620	; (adr r3, 800af00 <__ieee754_rem_pio2+0x2f8>)
 800ac94:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ac98:	4606      	mov	r6, r0
 800ac9a:	460f      	mov	r7, r1
 800ac9c:	f7f5 fb54 	bl	8000348 <__aeabi_dsub>
 800aca0:	4602      	mov	r2, r0
 800aca2:	460b      	mov	r3, r1
 800aca4:	e9c4 2300 	strd	r2, r3, [r4]
 800aca8:	4630      	mov	r0, r6
 800acaa:	4639      	mov	r1, r7
 800acac:	f7f5 fb4c 	bl	8000348 <__aeabi_dsub>
 800acb0:	a393      	add	r3, pc, #588	; (adr r3, 800af00 <__ieee754_rem_pio2+0x2f8>)
 800acb2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800acb6:	e7de      	b.n	800ac76 <__ieee754_rem_pio2+0x6e>
 800acb8:	f7f5 fb48 	bl	800034c <__adddf3>
 800acbc:	45a8      	cmp	r8, r5
 800acbe:	4606      	mov	r6, r0
 800acc0:	460f      	mov	r7, r1
 800acc2:	d016      	beq.n	800acf2 <__ieee754_rem_pio2+0xea>
 800acc4:	a38a      	add	r3, pc, #552	; (adr r3, 800aef0 <__ieee754_rem_pio2+0x2e8>)
 800acc6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800acca:	f7f5 fb3f 	bl	800034c <__adddf3>
 800acce:	4602      	mov	r2, r0
 800acd0:	460b      	mov	r3, r1
 800acd2:	e9c4 2300 	strd	r2, r3, [r4]
 800acd6:	4630      	mov	r0, r6
 800acd8:	4639      	mov	r1, r7
 800acda:	f7f5 fb35 	bl	8000348 <__aeabi_dsub>
 800acde:	a384      	add	r3, pc, #528	; (adr r3, 800aef0 <__ieee754_rem_pio2+0x2e8>)
 800ace0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ace4:	f7f5 fb32 	bl	800034c <__adddf3>
 800ace8:	f04f 35ff 	mov.w	r5, #4294967295
 800acec:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800acf0:	e7c6      	b.n	800ac80 <__ieee754_rem_pio2+0x78>
 800acf2:	a381      	add	r3, pc, #516	; (adr r3, 800aef8 <__ieee754_rem_pio2+0x2f0>)
 800acf4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800acf8:	f7f5 fb28 	bl	800034c <__adddf3>
 800acfc:	a380      	add	r3, pc, #512	; (adr r3, 800af00 <__ieee754_rem_pio2+0x2f8>)
 800acfe:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ad02:	4606      	mov	r6, r0
 800ad04:	460f      	mov	r7, r1
 800ad06:	f7f5 fb21 	bl	800034c <__adddf3>
 800ad0a:	4602      	mov	r2, r0
 800ad0c:	460b      	mov	r3, r1
 800ad0e:	e9c4 2300 	strd	r2, r3, [r4]
 800ad12:	4630      	mov	r0, r6
 800ad14:	4639      	mov	r1, r7
 800ad16:	f7f5 fb17 	bl	8000348 <__aeabi_dsub>
 800ad1a:	a379      	add	r3, pc, #484	; (adr r3, 800af00 <__ieee754_rem_pio2+0x2f8>)
 800ad1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ad20:	e7e0      	b.n	800ace4 <__ieee754_rem_pio2+0xdc>
 800ad22:	4b82      	ldr	r3, [pc, #520]	; (800af2c <__ieee754_rem_pio2+0x324>)
 800ad24:	4598      	cmp	r8, r3
 800ad26:	f300 80d0 	bgt.w	800aeca <__ieee754_rem_pio2+0x2c2>
 800ad2a:	f000 fe9b 	bl	800ba64 <fabs>
 800ad2e:	ec57 6b10 	vmov	r6, r7, d0
 800ad32:	ee10 0a10 	vmov	r0, s0
 800ad36:	a374      	add	r3, pc, #464	; (adr r3, 800af08 <__ieee754_rem_pio2+0x300>)
 800ad38:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ad3c:	4639      	mov	r1, r7
 800ad3e:	f7f5 fcb7 	bl	80006b0 <__aeabi_dmul>
 800ad42:	2200      	movs	r2, #0
 800ad44:	4b7a      	ldr	r3, [pc, #488]	; (800af30 <__ieee754_rem_pio2+0x328>)
 800ad46:	f7f5 fb01 	bl	800034c <__adddf3>
 800ad4a:	f7f5 ff61 	bl	8000c10 <__aeabi_d2iz>
 800ad4e:	4605      	mov	r5, r0
 800ad50:	f7f5 fc48 	bl	80005e4 <__aeabi_i2d>
 800ad54:	a364      	add	r3, pc, #400	; (adr r3, 800aee8 <__ieee754_rem_pio2+0x2e0>)
 800ad56:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ad5a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800ad5e:	f7f5 fca7 	bl	80006b0 <__aeabi_dmul>
 800ad62:	4602      	mov	r2, r0
 800ad64:	460b      	mov	r3, r1
 800ad66:	4630      	mov	r0, r6
 800ad68:	4639      	mov	r1, r7
 800ad6a:	f7f5 faed 	bl	8000348 <__aeabi_dsub>
 800ad6e:	a360      	add	r3, pc, #384	; (adr r3, 800aef0 <__ieee754_rem_pio2+0x2e8>)
 800ad70:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ad74:	4682      	mov	sl, r0
 800ad76:	468b      	mov	fp, r1
 800ad78:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ad7c:	f7f5 fc98 	bl	80006b0 <__aeabi_dmul>
 800ad80:	2d1f      	cmp	r5, #31
 800ad82:	4606      	mov	r6, r0
 800ad84:	460f      	mov	r7, r1
 800ad86:	dc2a      	bgt.n	800adde <__ieee754_rem_pio2+0x1d6>
 800ad88:	1e6a      	subs	r2, r5, #1
 800ad8a:	4b6a      	ldr	r3, [pc, #424]	; (800af34 <__ieee754_rem_pio2+0x32c>)
 800ad8c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ad90:	4598      	cmp	r8, r3
 800ad92:	d024      	beq.n	800adde <__ieee754_rem_pio2+0x1d6>
 800ad94:	4632      	mov	r2, r6
 800ad96:	463b      	mov	r3, r7
 800ad98:	4650      	mov	r0, sl
 800ad9a:	4659      	mov	r1, fp
 800ad9c:	f7f5 fad4 	bl	8000348 <__aeabi_dsub>
 800ada0:	e9c4 0100 	strd	r0, r1, [r4]
 800ada4:	e9d4 8900 	ldrd	r8, r9, [r4]
 800ada8:	4650      	mov	r0, sl
 800adaa:	4642      	mov	r2, r8
 800adac:	464b      	mov	r3, r9
 800adae:	4659      	mov	r1, fp
 800adb0:	f7f5 faca 	bl	8000348 <__aeabi_dsub>
 800adb4:	463b      	mov	r3, r7
 800adb6:	4632      	mov	r2, r6
 800adb8:	f7f5 fac6 	bl	8000348 <__aeabi_dsub>
 800adbc:	9b04      	ldr	r3, [sp, #16]
 800adbe:	2b00      	cmp	r3, #0
 800adc0:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800adc4:	f6bf af5c 	bge.w	800ac80 <__ieee754_rem_pio2+0x78>
 800adc8:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800adcc:	6063      	str	r3, [r4, #4]
 800adce:	f8c4 8000 	str.w	r8, [r4]
 800add2:	60a0      	str	r0, [r4, #8]
 800add4:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800add8:	60e3      	str	r3, [r4, #12]
 800adda:	426d      	negs	r5, r5
 800addc:	e750      	b.n	800ac80 <__ieee754_rem_pio2+0x78>
 800adde:	4632      	mov	r2, r6
 800ade0:	463b      	mov	r3, r7
 800ade2:	4650      	mov	r0, sl
 800ade4:	4659      	mov	r1, fp
 800ade6:	f7f5 faaf 	bl	8000348 <__aeabi_dsub>
 800adea:	ea4f 5228 	mov.w	r2, r8, asr #20
 800adee:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800adf2:	1ad3      	subs	r3, r2, r3
 800adf4:	2b10      	cmp	r3, #16
 800adf6:	e9c4 0100 	strd	r0, r1, [r4]
 800adfa:	9205      	str	r2, [sp, #20]
 800adfc:	ddd2      	ble.n	800ada4 <__ieee754_rem_pio2+0x19c>
 800adfe:	a33e      	add	r3, pc, #248	; (adr r3, 800aef8 <__ieee754_rem_pio2+0x2f0>)
 800ae00:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ae04:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ae08:	f7f5 fc52 	bl	80006b0 <__aeabi_dmul>
 800ae0c:	4606      	mov	r6, r0
 800ae0e:	460f      	mov	r7, r1
 800ae10:	4602      	mov	r2, r0
 800ae12:	460b      	mov	r3, r1
 800ae14:	4650      	mov	r0, sl
 800ae16:	4659      	mov	r1, fp
 800ae18:	f7f5 fa96 	bl	8000348 <__aeabi_dsub>
 800ae1c:	4602      	mov	r2, r0
 800ae1e:	460b      	mov	r3, r1
 800ae20:	4680      	mov	r8, r0
 800ae22:	4689      	mov	r9, r1
 800ae24:	4650      	mov	r0, sl
 800ae26:	4659      	mov	r1, fp
 800ae28:	f7f5 fa8e 	bl	8000348 <__aeabi_dsub>
 800ae2c:	4632      	mov	r2, r6
 800ae2e:	463b      	mov	r3, r7
 800ae30:	f7f5 fa8a 	bl	8000348 <__aeabi_dsub>
 800ae34:	a332      	add	r3, pc, #200	; (adr r3, 800af00 <__ieee754_rem_pio2+0x2f8>)
 800ae36:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ae3a:	4606      	mov	r6, r0
 800ae3c:	460f      	mov	r7, r1
 800ae3e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ae42:	f7f5 fc35 	bl	80006b0 <__aeabi_dmul>
 800ae46:	4632      	mov	r2, r6
 800ae48:	463b      	mov	r3, r7
 800ae4a:	f7f5 fa7d 	bl	8000348 <__aeabi_dsub>
 800ae4e:	4602      	mov	r2, r0
 800ae50:	460b      	mov	r3, r1
 800ae52:	4606      	mov	r6, r0
 800ae54:	460f      	mov	r7, r1
 800ae56:	4640      	mov	r0, r8
 800ae58:	4649      	mov	r1, r9
 800ae5a:	f7f5 fa75 	bl	8000348 <__aeabi_dsub>
 800ae5e:	9a05      	ldr	r2, [sp, #20]
 800ae60:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800ae64:	1ad3      	subs	r3, r2, r3
 800ae66:	2b31      	cmp	r3, #49	; 0x31
 800ae68:	e9c4 0100 	strd	r0, r1, [r4]
 800ae6c:	dd2a      	ble.n	800aec4 <__ieee754_rem_pio2+0x2bc>
 800ae6e:	a328      	add	r3, pc, #160	; (adr r3, 800af10 <__ieee754_rem_pio2+0x308>)
 800ae70:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ae74:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ae78:	f7f5 fc1a 	bl	80006b0 <__aeabi_dmul>
 800ae7c:	4606      	mov	r6, r0
 800ae7e:	460f      	mov	r7, r1
 800ae80:	4602      	mov	r2, r0
 800ae82:	460b      	mov	r3, r1
 800ae84:	4640      	mov	r0, r8
 800ae86:	4649      	mov	r1, r9
 800ae88:	f7f5 fa5e 	bl	8000348 <__aeabi_dsub>
 800ae8c:	4602      	mov	r2, r0
 800ae8e:	460b      	mov	r3, r1
 800ae90:	4682      	mov	sl, r0
 800ae92:	468b      	mov	fp, r1
 800ae94:	4640      	mov	r0, r8
 800ae96:	4649      	mov	r1, r9
 800ae98:	f7f5 fa56 	bl	8000348 <__aeabi_dsub>
 800ae9c:	4632      	mov	r2, r6
 800ae9e:	463b      	mov	r3, r7
 800aea0:	f7f5 fa52 	bl	8000348 <__aeabi_dsub>
 800aea4:	a31c      	add	r3, pc, #112	; (adr r3, 800af18 <__ieee754_rem_pio2+0x310>)
 800aea6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aeaa:	4606      	mov	r6, r0
 800aeac:	460f      	mov	r7, r1
 800aeae:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800aeb2:	f7f5 fbfd 	bl	80006b0 <__aeabi_dmul>
 800aeb6:	4632      	mov	r2, r6
 800aeb8:	463b      	mov	r3, r7
 800aeba:	f7f5 fa45 	bl	8000348 <__aeabi_dsub>
 800aebe:	4606      	mov	r6, r0
 800aec0:	460f      	mov	r7, r1
 800aec2:	e767      	b.n	800ad94 <__ieee754_rem_pio2+0x18c>
 800aec4:	46c2      	mov	sl, r8
 800aec6:	46cb      	mov	fp, r9
 800aec8:	e76c      	b.n	800ada4 <__ieee754_rem_pio2+0x19c>
 800aeca:	4b1b      	ldr	r3, [pc, #108]	; (800af38 <__ieee754_rem_pio2+0x330>)
 800aecc:	4598      	cmp	r8, r3
 800aece:	dd35      	ble.n	800af3c <__ieee754_rem_pio2+0x334>
 800aed0:	ee10 2a10 	vmov	r2, s0
 800aed4:	463b      	mov	r3, r7
 800aed6:	4630      	mov	r0, r6
 800aed8:	4639      	mov	r1, r7
 800aeda:	f7f5 fa35 	bl	8000348 <__aeabi_dsub>
 800aede:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800aee2:	e9c4 0100 	strd	r0, r1, [r4]
 800aee6:	e6a1      	b.n	800ac2c <__ieee754_rem_pio2+0x24>
 800aee8:	54400000 	.word	0x54400000
 800aeec:	3ff921fb 	.word	0x3ff921fb
 800aef0:	1a626331 	.word	0x1a626331
 800aef4:	3dd0b461 	.word	0x3dd0b461
 800aef8:	1a600000 	.word	0x1a600000
 800aefc:	3dd0b461 	.word	0x3dd0b461
 800af00:	2e037073 	.word	0x2e037073
 800af04:	3ba3198a 	.word	0x3ba3198a
 800af08:	6dc9c883 	.word	0x6dc9c883
 800af0c:	3fe45f30 	.word	0x3fe45f30
 800af10:	2e000000 	.word	0x2e000000
 800af14:	3ba3198a 	.word	0x3ba3198a
 800af18:	252049c1 	.word	0x252049c1
 800af1c:	397b839a 	.word	0x397b839a
 800af20:	3fe921fb 	.word	0x3fe921fb
 800af24:	4002d97b 	.word	0x4002d97b
 800af28:	3ff921fb 	.word	0x3ff921fb
 800af2c:	413921fb 	.word	0x413921fb
 800af30:	3fe00000 	.word	0x3fe00000
 800af34:	0801f458 	.word	0x0801f458
 800af38:	7fefffff 	.word	0x7fefffff
 800af3c:	ea4f 5528 	mov.w	r5, r8, asr #20
 800af40:	f2a5 4516 	subw	r5, r5, #1046	; 0x416
 800af44:	eba8 5105 	sub.w	r1, r8, r5, lsl #20
 800af48:	4630      	mov	r0, r6
 800af4a:	460f      	mov	r7, r1
 800af4c:	f7f5 fe60 	bl	8000c10 <__aeabi_d2iz>
 800af50:	f7f5 fb48 	bl	80005e4 <__aeabi_i2d>
 800af54:	4602      	mov	r2, r0
 800af56:	460b      	mov	r3, r1
 800af58:	4630      	mov	r0, r6
 800af5a:	4639      	mov	r1, r7
 800af5c:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800af60:	f7f5 f9f2 	bl	8000348 <__aeabi_dsub>
 800af64:	2200      	movs	r2, #0
 800af66:	4b1f      	ldr	r3, [pc, #124]	; (800afe4 <__ieee754_rem_pio2+0x3dc>)
 800af68:	f7f5 fba2 	bl	80006b0 <__aeabi_dmul>
 800af6c:	460f      	mov	r7, r1
 800af6e:	4606      	mov	r6, r0
 800af70:	f7f5 fe4e 	bl	8000c10 <__aeabi_d2iz>
 800af74:	f7f5 fb36 	bl	80005e4 <__aeabi_i2d>
 800af78:	4602      	mov	r2, r0
 800af7a:	460b      	mov	r3, r1
 800af7c:	4630      	mov	r0, r6
 800af7e:	4639      	mov	r1, r7
 800af80:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800af84:	f7f5 f9e0 	bl	8000348 <__aeabi_dsub>
 800af88:	2200      	movs	r2, #0
 800af8a:	4b16      	ldr	r3, [pc, #88]	; (800afe4 <__ieee754_rem_pio2+0x3dc>)
 800af8c:	f7f5 fb90 	bl	80006b0 <__aeabi_dmul>
 800af90:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800af94:	f10d 0930 	add.w	r9, sp, #48	; 0x30
 800af98:	f04f 0803 	mov.w	r8, #3
 800af9c:	2600      	movs	r6, #0
 800af9e:	2700      	movs	r7, #0
 800afa0:	4632      	mov	r2, r6
 800afa2:	463b      	mov	r3, r7
 800afa4:	e979 0102 	ldrd	r0, r1, [r9, #-8]!
 800afa8:	f108 3aff 	add.w	sl, r8, #4294967295
 800afac:	f7f5 fde8 	bl	8000b80 <__aeabi_dcmpeq>
 800afb0:	b9b0      	cbnz	r0, 800afe0 <__ieee754_rem_pio2+0x3d8>
 800afb2:	4b0d      	ldr	r3, [pc, #52]	; (800afe8 <__ieee754_rem_pio2+0x3e0>)
 800afb4:	9301      	str	r3, [sp, #4]
 800afb6:	2302      	movs	r3, #2
 800afb8:	9300      	str	r3, [sp, #0]
 800afba:	462a      	mov	r2, r5
 800afbc:	4643      	mov	r3, r8
 800afbe:	4621      	mov	r1, r4
 800afc0:	a806      	add	r0, sp, #24
 800afc2:	f000 f945 	bl	800b250 <__kernel_rem_pio2>
 800afc6:	9b04      	ldr	r3, [sp, #16]
 800afc8:	2b00      	cmp	r3, #0
 800afca:	4605      	mov	r5, r0
 800afcc:	f6bf ae58 	bge.w	800ac80 <__ieee754_rem_pio2+0x78>
 800afd0:	6863      	ldr	r3, [r4, #4]
 800afd2:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800afd6:	6063      	str	r3, [r4, #4]
 800afd8:	68e3      	ldr	r3, [r4, #12]
 800afda:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800afde:	e6fb      	b.n	800add8 <__ieee754_rem_pio2+0x1d0>
 800afe0:	46d0      	mov	r8, sl
 800afe2:	e7dd      	b.n	800afa0 <__ieee754_rem_pio2+0x398>
 800afe4:	41700000 	.word	0x41700000
 800afe8:	0801f4d8 	.word	0x0801f4d8

0800afec <__ieee754_sqrtf>:
 800afec:	ee10 2a10 	vmov	r2, s0
 800aff0:	f022 4100 	bic.w	r1, r2, #2147483648	; 0x80000000
 800aff4:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
 800aff8:	b570      	push	{r4, r5, r6, lr}
 800affa:	d302      	bcc.n	800b002 <__ieee754_sqrtf+0x16>
 800affc:	eea0 0a00 	vfma.f32	s0, s0, s0
 800b000:	bd70      	pop	{r4, r5, r6, pc}
 800b002:	b3b1      	cbz	r1, 800b072 <__ieee754_sqrtf+0x86>
 800b004:	2a00      	cmp	r2, #0
 800b006:	da04      	bge.n	800b012 <__ieee754_sqrtf+0x26>
 800b008:	ee70 7a40 	vsub.f32	s15, s0, s0
 800b00c:	ee87 0aa7 	vdiv.f32	s0, s15, s15
 800b010:	bd70      	pop	{r4, r5, r6, pc}
 800b012:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 800b016:	ea4f 53e2 	mov.w	r3, r2, asr #23
 800b01a:	d204      	bcs.n	800b026 <__ieee754_sqrtf+0x3a>
 800b01c:	2100      	movs	r1, #0
 800b01e:	0210      	lsls	r0, r2, #8
 800b020:	d528      	bpl.n	800b074 <__ieee754_sqrtf+0x88>
 800b022:	3901      	subs	r1, #1
 800b024:	1a5b      	subs	r3, r3, r1
 800b026:	3b7f      	subs	r3, #127	; 0x7f
 800b028:	f3c2 0216 	ubfx	r2, r2, #0, #23
 800b02c:	07d9      	lsls	r1, r3, #31
 800b02e:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 800b032:	bf48      	it	mi
 800b034:	0052      	lslmi	r2, r2, #1
 800b036:	1059      	asrs	r1, r3, #1
 800b038:	2300      	movs	r3, #0
 800b03a:	0052      	lsls	r2, r2, #1
 800b03c:	2419      	movs	r4, #25
 800b03e:	461e      	mov	r6, r3
 800b040:	f04f 7080 	mov.w	r0, #16777216	; 0x1000000
 800b044:	1835      	adds	r5, r6, r0
 800b046:	4295      	cmp	r5, r2
 800b048:	bfde      	ittt	le
 800b04a:	182e      	addle	r6, r5, r0
 800b04c:	1b52      	suble	r2, r2, r5
 800b04e:	181b      	addle	r3, r3, r0
 800b050:	3c01      	subs	r4, #1
 800b052:	ea4f 0242 	mov.w	r2, r2, lsl #1
 800b056:	ea4f 0050 	mov.w	r0, r0, lsr #1
 800b05a:	d1f3      	bne.n	800b044 <__ieee754_sqrtf+0x58>
 800b05c:	b112      	cbz	r2, 800b064 <__ieee754_sqrtf+0x78>
 800b05e:	3301      	adds	r3, #1
 800b060:	f023 0301 	bic.w	r3, r3, #1
 800b064:	105b      	asrs	r3, r3, #1
 800b066:	f103 537c 	add.w	r3, r3, #1056964608	; 0x3f000000
 800b06a:	eb03 53c1 	add.w	r3, r3, r1, lsl #23
 800b06e:	ee00 3a10 	vmov	s0, r3
 800b072:	bd70      	pop	{r4, r5, r6, pc}
 800b074:	0052      	lsls	r2, r2, #1
 800b076:	3101      	adds	r1, #1
 800b078:	e7d1      	b.n	800b01e <__ieee754_sqrtf+0x32>
 800b07a:	0000      	movs	r0, r0
 800b07c:	0000      	movs	r0, r0
	...

0800b080 <__kernel_cos>:
 800b080:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b084:	ec59 8b10 	vmov	r8, r9, d0
 800b088:	f029 4700 	bic.w	r7, r9, #2147483648	; 0x80000000
 800b08c:	b085      	sub	sp, #20
 800b08e:	f1b7 5f79 	cmp.w	r7, #1044381696	; 0x3e400000
 800b092:	ed8d 1b00 	vstr	d1, [sp]
 800b096:	da07      	bge.n	800b0a8 <__kernel_cos+0x28>
 800b098:	ee10 0a10 	vmov	r0, s0
 800b09c:	4649      	mov	r1, r9
 800b09e:	f7f5 fdb7 	bl	8000c10 <__aeabi_d2iz>
 800b0a2:	2800      	cmp	r0, #0
 800b0a4:	f000 80aa 	beq.w	800b1fc <__kernel_cos+0x17c>
 800b0a8:	4642      	mov	r2, r8
 800b0aa:	464b      	mov	r3, r9
 800b0ac:	4640      	mov	r0, r8
 800b0ae:	4649      	mov	r1, r9
 800b0b0:	f7f5 fafe 	bl	80006b0 <__aeabi_dmul>
 800b0b4:	a359      	add	r3, pc, #356	; (adr r3, 800b21c <__kernel_cos+0x19c>)
 800b0b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b0ba:	4604      	mov	r4, r0
 800b0bc:	460d      	mov	r5, r1
 800b0be:	f7f5 faf7 	bl	80006b0 <__aeabi_dmul>
 800b0c2:	a358      	add	r3, pc, #352	; (adr r3, 800b224 <__kernel_cos+0x1a4>)
 800b0c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b0c8:	f7f5 f940 	bl	800034c <__adddf3>
 800b0cc:	4622      	mov	r2, r4
 800b0ce:	462b      	mov	r3, r5
 800b0d0:	f7f5 faee 	bl	80006b0 <__aeabi_dmul>
 800b0d4:	a355      	add	r3, pc, #340	; (adr r3, 800b22c <__kernel_cos+0x1ac>)
 800b0d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b0da:	f7f5 f935 	bl	8000348 <__aeabi_dsub>
 800b0de:	4622      	mov	r2, r4
 800b0e0:	462b      	mov	r3, r5
 800b0e2:	f7f5 fae5 	bl	80006b0 <__aeabi_dmul>
 800b0e6:	a353      	add	r3, pc, #332	; (adr r3, 800b234 <__kernel_cos+0x1b4>)
 800b0e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b0ec:	f7f5 f92e 	bl	800034c <__adddf3>
 800b0f0:	4622      	mov	r2, r4
 800b0f2:	462b      	mov	r3, r5
 800b0f4:	f7f5 fadc 	bl	80006b0 <__aeabi_dmul>
 800b0f8:	a350      	add	r3, pc, #320	; (adr r3, 800b23c <__kernel_cos+0x1bc>)
 800b0fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b0fe:	f7f5 f923 	bl	8000348 <__aeabi_dsub>
 800b102:	4622      	mov	r2, r4
 800b104:	462b      	mov	r3, r5
 800b106:	f7f5 fad3 	bl	80006b0 <__aeabi_dmul>
 800b10a:	a34e      	add	r3, pc, #312	; (adr r3, 800b244 <__kernel_cos+0x1c4>)
 800b10c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b110:	f7f5 f91c 	bl	800034c <__adddf3>
 800b114:	462b      	mov	r3, r5
 800b116:	4622      	mov	r2, r4
 800b118:	f7f5 faca 	bl	80006b0 <__aeabi_dmul>
 800b11c:	4b3a      	ldr	r3, [pc, #232]	; (800b208 <__kernel_cos+0x188>)
 800b11e:	429f      	cmp	r7, r3
 800b120:	4682      	mov	sl, r0
 800b122:	468b      	mov	fp, r1
 800b124:	dc2c      	bgt.n	800b180 <__kernel_cos+0x100>
 800b126:	2200      	movs	r2, #0
 800b128:	4b38      	ldr	r3, [pc, #224]	; (800b20c <__kernel_cos+0x18c>)
 800b12a:	4620      	mov	r0, r4
 800b12c:	4629      	mov	r1, r5
 800b12e:	f7f5 fabf 	bl	80006b0 <__aeabi_dmul>
 800b132:	4652      	mov	r2, sl
 800b134:	4606      	mov	r6, r0
 800b136:	460f      	mov	r7, r1
 800b138:	465b      	mov	r3, fp
 800b13a:	4620      	mov	r0, r4
 800b13c:	4629      	mov	r1, r5
 800b13e:	f7f5 fab7 	bl	80006b0 <__aeabi_dmul>
 800b142:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b146:	4604      	mov	r4, r0
 800b148:	460d      	mov	r5, r1
 800b14a:	4640      	mov	r0, r8
 800b14c:	4649      	mov	r1, r9
 800b14e:	f7f5 faaf 	bl	80006b0 <__aeabi_dmul>
 800b152:	4602      	mov	r2, r0
 800b154:	460b      	mov	r3, r1
 800b156:	4620      	mov	r0, r4
 800b158:	4629      	mov	r1, r5
 800b15a:	f7f5 f8f5 	bl	8000348 <__aeabi_dsub>
 800b15e:	4602      	mov	r2, r0
 800b160:	460b      	mov	r3, r1
 800b162:	4630      	mov	r0, r6
 800b164:	4639      	mov	r1, r7
 800b166:	f7f5 f8ef 	bl	8000348 <__aeabi_dsub>
 800b16a:	460b      	mov	r3, r1
 800b16c:	4928      	ldr	r1, [pc, #160]	; (800b210 <__kernel_cos+0x190>)
 800b16e:	4602      	mov	r2, r0
 800b170:	2000      	movs	r0, #0
 800b172:	f7f5 f8e9 	bl	8000348 <__aeabi_dsub>
 800b176:	ec41 0b10 	vmov	d0, r0, r1
 800b17a:	b005      	add	sp, #20
 800b17c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b180:	4b24      	ldr	r3, [pc, #144]	; (800b214 <__kernel_cos+0x194>)
 800b182:	4923      	ldr	r1, [pc, #140]	; (800b210 <__kernel_cos+0x190>)
 800b184:	429f      	cmp	r7, r3
 800b186:	bfd7      	itett	le
 800b188:	f5a7 1300 	suble.w	r3, r7, #2097152	; 0x200000
 800b18c:	4f22      	ldrgt	r7, [pc, #136]	; (800b218 <__kernel_cos+0x198>)
 800b18e:	2200      	movle	r2, #0
 800b190:	4616      	movle	r6, r2
 800b192:	bfd4      	ite	le
 800b194:	461f      	movle	r7, r3
 800b196:	2600      	movgt	r6, #0
 800b198:	4632      	mov	r2, r6
 800b19a:	463b      	mov	r3, r7
 800b19c:	2000      	movs	r0, #0
 800b19e:	f7f5 f8d3 	bl	8000348 <__aeabi_dsub>
 800b1a2:	2200      	movs	r2, #0
 800b1a4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b1a8:	4b18      	ldr	r3, [pc, #96]	; (800b20c <__kernel_cos+0x18c>)
 800b1aa:	4620      	mov	r0, r4
 800b1ac:	4629      	mov	r1, r5
 800b1ae:	f7f5 fa7f 	bl	80006b0 <__aeabi_dmul>
 800b1b2:	4632      	mov	r2, r6
 800b1b4:	463b      	mov	r3, r7
 800b1b6:	f7f5 f8c7 	bl	8000348 <__aeabi_dsub>
 800b1ba:	4652      	mov	r2, sl
 800b1bc:	4606      	mov	r6, r0
 800b1be:	460f      	mov	r7, r1
 800b1c0:	465b      	mov	r3, fp
 800b1c2:	4620      	mov	r0, r4
 800b1c4:	4629      	mov	r1, r5
 800b1c6:	f7f5 fa73 	bl	80006b0 <__aeabi_dmul>
 800b1ca:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b1ce:	4604      	mov	r4, r0
 800b1d0:	460d      	mov	r5, r1
 800b1d2:	4640      	mov	r0, r8
 800b1d4:	4649      	mov	r1, r9
 800b1d6:	f7f5 fa6b 	bl	80006b0 <__aeabi_dmul>
 800b1da:	4602      	mov	r2, r0
 800b1dc:	460b      	mov	r3, r1
 800b1de:	4620      	mov	r0, r4
 800b1e0:	4629      	mov	r1, r5
 800b1e2:	f7f5 f8b1 	bl	8000348 <__aeabi_dsub>
 800b1e6:	4602      	mov	r2, r0
 800b1e8:	460b      	mov	r3, r1
 800b1ea:	4630      	mov	r0, r6
 800b1ec:	4639      	mov	r1, r7
 800b1ee:	f7f5 f8ab 	bl	8000348 <__aeabi_dsub>
 800b1f2:	4602      	mov	r2, r0
 800b1f4:	460b      	mov	r3, r1
 800b1f6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b1fa:	e7ba      	b.n	800b172 <__kernel_cos+0xf2>
 800b1fc:	2000      	movs	r0, #0
 800b1fe:	4904      	ldr	r1, [pc, #16]	; (800b210 <__kernel_cos+0x190>)
 800b200:	e7b9      	b.n	800b176 <__kernel_cos+0xf6>
 800b202:	bf00      	nop
 800b204:	f3af 8000 	nop.w
 800b208:	3fd33332 	.word	0x3fd33332
 800b20c:	3fe00000 	.word	0x3fe00000
 800b210:	3ff00000 	.word	0x3ff00000
 800b214:	3fe90000 	.word	0x3fe90000
 800b218:	3fd20000 	.word	0x3fd20000
 800b21c:	be8838d4 	.word	0xbe8838d4
 800b220:	bda8fae9 	.word	0xbda8fae9
 800b224:	bdb4b1c4 	.word	0xbdb4b1c4
 800b228:	3e21ee9e 	.word	0x3e21ee9e
 800b22c:	809c52ad 	.word	0x809c52ad
 800b230:	3e927e4f 	.word	0x3e927e4f
 800b234:	19cb1590 	.word	0x19cb1590
 800b238:	3efa01a0 	.word	0x3efa01a0
 800b23c:	16c15177 	.word	0x16c15177
 800b240:	3f56c16c 	.word	0x3f56c16c
 800b244:	5555554c 	.word	0x5555554c
 800b248:	3fa55555 	.word	0x3fa55555
 800b24c:	00000000 	.word	0x00000000

0800b250 <__kernel_rem_pio2>:
 800b250:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b254:	ed2d 8b02 	vpush	{d8}
 800b258:	f5ad 7d19 	sub.w	sp, sp, #612	; 0x264
 800b25c:	1ed4      	subs	r4, r2, #3
 800b25e:	9306      	str	r3, [sp, #24]
 800b260:	9102      	str	r1, [sp, #8]
 800b262:	4bc3      	ldr	r3, [pc, #780]	; (800b570 <__kernel_rem_pio2+0x320>)
 800b264:	99a4      	ldr	r1, [sp, #656]	; 0x290
 800b266:	9009      	str	r0, [sp, #36]	; 0x24
 800b268:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800b26c:	9300      	str	r3, [sp, #0]
 800b26e:	9b06      	ldr	r3, [sp, #24]
 800b270:	3b01      	subs	r3, #1
 800b272:	9304      	str	r3, [sp, #16]
 800b274:	2318      	movs	r3, #24
 800b276:	fb94 f4f3 	sdiv	r4, r4, r3
 800b27a:	f06f 0317 	mvn.w	r3, #23
 800b27e:	ea24 74e4 	bic.w	r4, r4, r4, asr #31
 800b282:	fb04 3303 	mla	r3, r4, r3, r3
 800b286:	eb03 0a02 	add.w	sl, r3, r2
 800b28a:	9b00      	ldr	r3, [sp, #0]
 800b28c:	9a04      	ldr	r2, [sp, #16]
 800b28e:	ed9f 8bb4 	vldr	d8, [pc, #720]	; 800b560 <__kernel_rem_pio2+0x310>
 800b292:	eb03 0802 	add.w	r8, r3, r2
 800b296:	9ba5      	ldr	r3, [sp, #660]	; 0x294
 800b298:	1aa7      	subs	r7, r4, r2
 800b29a:	ae20      	add	r6, sp, #128	; 0x80
 800b29c:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 800b2a0:	2500      	movs	r5, #0
 800b2a2:	4545      	cmp	r5, r8
 800b2a4:	dd13      	ble.n	800b2ce <__kernel_rem_pio2+0x7e>
 800b2a6:	ed9f 8bae 	vldr	d8, [pc, #696]	; 800b560 <__kernel_rem_pio2+0x310>
 800b2aa:	f50d 7be0 	add.w	fp, sp, #448	; 0x1c0
 800b2ae:	2600      	movs	r6, #0
 800b2b0:	9b00      	ldr	r3, [sp, #0]
 800b2b2:	429e      	cmp	r6, r3
 800b2b4:	dc32      	bgt.n	800b31c <__kernel_rem_pio2+0xcc>
 800b2b6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b2b8:	9303      	str	r3, [sp, #12]
 800b2ba:	9b06      	ldr	r3, [sp, #24]
 800b2bc:	199d      	adds	r5, r3, r6
 800b2be:	ab20      	add	r3, sp, #128	; 0x80
 800b2c0:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 800b2c4:	9308      	str	r3, [sp, #32]
 800b2c6:	ec59 8b18 	vmov	r8, r9, d8
 800b2ca:	2700      	movs	r7, #0
 800b2cc:	e01f      	b.n	800b30e <__kernel_rem_pio2+0xbe>
 800b2ce:	42ef      	cmn	r7, r5
 800b2d0:	d407      	bmi.n	800b2e2 <__kernel_rem_pio2+0x92>
 800b2d2:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 800b2d6:	f7f5 f985 	bl	80005e4 <__aeabi_i2d>
 800b2da:	e8e6 0102 	strd	r0, r1, [r6], #8
 800b2de:	3501      	adds	r5, #1
 800b2e0:	e7df      	b.n	800b2a2 <__kernel_rem_pio2+0x52>
 800b2e2:	ec51 0b18 	vmov	r0, r1, d8
 800b2e6:	e7f8      	b.n	800b2da <__kernel_rem_pio2+0x8a>
 800b2e8:	9908      	ldr	r1, [sp, #32]
 800b2ea:	9d03      	ldr	r5, [sp, #12]
 800b2ec:	e971 2302 	ldrd	r2, r3, [r1, #-8]!
 800b2f0:	9108      	str	r1, [sp, #32]
 800b2f2:	e8f5 0102 	ldrd	r0, r1, [r5], #8
 800b2f6:	9503      	str	r5, [sp, #12]
 800b2f8:	f7f5 f9da 	bl	80006b0 <__aeabi_dmul>
 800b2fc:	4602      	mov	r2, r0
 800b2fe:	460b      	mov	r3, r1
 800b300:	4640      	mov	r0, r8
 800b302:	4649      	mov	r1, r9
 800b304:	f7f5 f822 	bl	800034c <__adddf3>
 800b308:	3701      	adds	r7, #1
 800b30a:	4680      	mov	r8, r0
 800b30c:	4689      	mov	r9, r1
 800b30e:	9b04      	ldr	r3, [sp, #16]
 800b310:	429f      	cmp	r7, r3
 800b312:	dde9      	ble.n	800b2e8 <__kernel_rem_pio2+0x98>
 800b314:	e8eb 8902 	strd	r8, r9, [fp], #8
 800b318:	3601      	adds	r6, #1
 800b31a:	e7c9      	b.n	800b2b0 <__kernel_rem_pio2+0x60>
 800b31c:	9b00      	ldr	r3, [sp, #0]
 800b31e:	9f00      	ldr	r7, [sp, #0]
 800b320:	aa0c      	add	r2, sp, #48	; 0x30
 800b322:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800b326:	930b      	str	r3, [sp, #44]	; 0x2c
 800b328:	9ba5      	ldr	r3, [sp, #660]	; 0x294
 800b32a:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800b32e:	930a      	str	r3, [sp, #40]	; 0x28
 800b330:	ab98      	add	r3, sp, #608	; 0x260
 800b332:	f107 5b00 	add.w	fp, r7, #536870912	; 0x20000000
 800b336:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800b33a:	f10b 3bff 	add.w	fp, fp, #4294967295
 800b33e:	e953 8928 	ldrd	r8, r9, [r3, #-160]	; 0xa0
 800b342:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800b346:	9308      	str	r3, [sp, #32]
 800b348:	9a08      	ldr	r2, [sp, #32]
 800b34a:	ab98      	add	r3, sp, #608	; 0x260
 800b34c:	4413      	add	r3, r2
 800b34e:	f1a3 0b98 	sub.w	fp, r3, #152	; 0x98
 800b352:	2600      	movs	r6, #0
 800b354:	1bbb      	subs	r3, r7, r6
 800b356:	2b00      	cmp	r3, #0
 800b358:	dc77      	bgt.n	800b44a <__kernel_rem_pio2+0x1fa>
 800b35a:	ec49 8b10 	vmov	d0, r8, r9
 800b35e:	4650      	mov	r0, sl
 800b360:	f000 fc12 	bl	800bb88 <scalbn>
 800b364:	ec55 4b10 	vmov	r4, r5, d0
 800b368:	2200      	movs	r2, #0
 800b36a:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 800b36e:	ee10 0a10 	vmov	r0, s0
 800b372:	4629      	mov	r1, r5
 800b374:	f7f5 f99c 	bl	80006b0 <__aeabi_dmul>
 800b378:	ec41 0b10 	vmov	d0, r0, r1
 800b37c:	f000 fb7c 	bl	800ba78 <floor>
 800b380:	2200      	movs	r2, #0
 800b382:	ec51 0b10 	vmov	r0, r1, d0
 800b386:	4b7b      	ldr	r3, [pc, #492]	; (800b574 <__kernel_rem_pio2+0x324>)
 800b388:	f7f5 f992 	bl	80006b0 <__aeabi_dmul>
 800b38c:	4602      	mov	r2, r0
 800b38e:	460b      	mov	r3, r1
 800b390:	4620      	mov	r0, r4
 800b392:	4629      	mov	r1, r5
 800b394:	f7f4 ffd8 	bl	8000348 <__aeabi_dsub>
 800b398:	460d      	mov	r5, r1
 800b39a:	4604      	mov	r4, r0
 800b39c:	f7f5 fc38 	bl	8000c10 <__aeabi_d2iz>
 800b3a0:	9003      	str	r0, [sp, #12]
 800b3a2:	f7f5 f91f 	bl	80005e4 <__aeabi_i2d>
 800b3a6:	4602      	mov	r2, r0
 800b3a8:	460b      	mov	r3, r1
 800b3aa:	4620      	mov	r0, r4
 800b3ac:	4629      	mov	r1, r5
 800b3ae:	f7f4 ffcb 	bl	8000348 <__aeabi_dsub>
 800b3b2:	f1ba 0f00 	cmp.w	sl, #0
 800b3b6:	4680      	mov	r8, r0
 800b3b8:	4689      	mov	r9, r1
 800b3ba:	dd6b      	ble.n	800b494 <__kernel_rem_pio2+0x244>
 800b3bc:	1e7a      	subs	r2, r7, #1
 800b3be:	ab0c      	add	r3, sp, #48	; 0x30
 800b3c0:	f1ca 0118 	rsb	r1, sl, #24
 800b3c4:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 800b3c8:	9c03      	ldr	r4, [sp, #12]
 800b3ca:	fa40 f301 	asr.w	r3, r0, r1
 800b3ce:	441c      	add	r4, r3
 800b3d0:	408b      	lsls	r3, r1
 800b3d2:	1ac0      	subs	r0, r0, r3
 800b3d4:	ab0c      	add	r3, sp, #48	; 0x30
 800b3d6:	9403      	str	r4, [sp, #12]
 800b3d8:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 800b3dc:	f1ca 0317 	rsb	r3, sl, #23
 800b3e0:	fa40 fb03 	asr.w	fp, r0, r3
 800b3e4:	f1bb 0f00 	cmp.w	fp, #0
 800b3e8:	dd62      	ble.n	800b4b0 <__kernel_rem_pio2+0x260>
 800b3ea:	9b03      	ldr	r3, [sp, #12]
 800b3ec:	2200      	movs	r2, #0
 800b3ee:	3301      	adds	r3, #1
 800b3f0:	9303      	str	r3, [sp, #12]
 800b3f2:	4614      	mov	r4, r2
 800b3f4:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 800b3f8:	4297      	cmp	r7, r2
 800b3fa:	f300 8089 	bgt.w	800b510 <__kernel_rem_pio2+0x2c0>
 800b3fe:	f1ba 0f00 	cmp.w	sl, #0
 800b402:	dd07      	ble.n	800b414 <__kernel_rem_pio2+0x1c4>
 800b404:	f1ba 0f01 	cmp.w	sl, #1
 800b408:	f000 8096 	beq.w	800b538 <__kernel_rem_pio2+0x2e8>
 800b40c:	f1ba 0f02 	cmp.w	sl, #2
 800b410:	f000 809c 	beq.w	800b54c <__kernel_rem_pio2+0x2fc>
 800b414:	f1bb 0f02 	cmp.w	fp, #2
 800b418:	d14a      	bne.n	800b4b0 <__kernel_rem_pio2+0x260>
 800b41a:	4642      	mov	r2, r8
 800b41c:	464b      	mov	r3, r9
 800b41e:	2000      	movs	r0, #0
 800b420:	4955      	ldr	r1, [pc, #340]	; (800b578 <__kernel_rem_pio2+0x328>)
 800b422:	f7f4 ff91 	bl	8000348 <__aeabi_dsub>
 800b426:	4680      	mov	r8, r0
 800b428:	4689      	mov	r9, r1
 800b42a:	2c00      	cmp	r4, #0
 800b42c:	d040      	beq.n	800b4b0 <__kernel_rem_pio2+0x260>
 800b42e:	4650      	mov	r0, sl
 800b430:	ed9f 0b4d 	vldr	d0, [pc, #308]	; 800b568 <__kernel_rem_pio2+0x318>
 800b434:	f000 fba8 	bl	800bb88 <scalbn>
 800b438:	4640      	mov	r0, r8
 800b43a:	4649      	mov	r1, r9
 800b43c:	ec53 2b10 	vmov	r2, r3, d0
 800b440:	f7f4 ff82 	bl	8000348 <__aeabi_dsub>
 800b444:	4680      	mov	r8, r0
 800b446:	4689      	mov	r9, r1
 800b448:	e032      	b.n	800b4b0 <__kernel_rem_pio2+0x260>
 800b44a:	2200      	movs	r2, #0
 800b44c:	4b4b      	ldr	r3, [pc, #300]	; (800b57c <__kernel_rem_pio2+0x32c>)
 800b44e:	4640      	mov	r0, r8
 800b450:	4649      	mov	r1, r9
 800b452:	f7f5 f92d 	bl	80006b0 <__aeabi_dmul>
 800b456:	f7f5 fbdb 	bl	8000c10 <__aeabi_d2iz>
 800b45a:	f7f5 f8c3 	bl	80005e4 <__aeabi_i2d>
 800b45e:	2200      	movs	r2, #0
 800b460:	4b47      	ldr	r3, [pc, #284]	; (800b580 <__kernel_rem_pio2+0x330>)
 800b462:	4604      	mov	r4, r0
 800b464:	460d      	mov	r5, r1
 800b466:	f7f5 f923 	bl	80006b0 <__aeabi_dmul>
 800b46a:	4602      	mov	r2, r0
 800b46c:	460b      	mov	r3, r1
 800b46e:	4640      	mov	r0, r8
 800b470:	4649      	mov	r1, r9
 800b472:	f7f4 ff69 	bl	8000348 <__aeabi_dsub>
 800b476:	f7f5 fbcb 	bl	8000c10 <__aeabi_d2iz>
 800b47a:	ab0c      	add	r3, sp, #48	; 0x30
 800b47c:	4629      	mov	r1, r5
 800b47e:	f843 0026 	str.w	r0, [r3, r6, lsl #2]
 800b482:	e97b 2302 	ldrd	r2, r3, [fp, #-8]!
 800b486:	4620      	mov	r0, r4
 800b488:	f7f4 ff60 	bl	800034c <__adddf3>
 800b48c:	3601      	adds	r6, #1
 800b48e:	4680      	mov	r8, r0
 800b490:	4689      	mov	r9, r1
 800b492:	e75f      	b.n	800b354 <__kernel_rem_pio2+0x104>
 800b494:	d106      	bne.n	800b4a4 <__kernel_rem_pio2+0x254>
 800b496:	1e7b      	subs	r3, r7, #1
 800b498:	aa0c      	add	r2, sp, #48	; 0x30
 800b49a:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 800b49e:	ea4f 5be0 	mov.w	fp, r0, asr #23
 800b4a2:	e79f      	b.n	800b3e4 <__kernel_rem_pio2+0x194>
 800b4a4:	2200      	movs	r2, #0
 800b4a6:	4b37      	ldr	r3, [pc, #220]	; (800b584 <__kernel_rem_pio2+0x334>)
 800b4a8:	f7f5 fb88 	bl	8000bbc <__aeabi_dcmpge>
 800b4ac:	bb68      	cbnz	r0, 800b50a <__kernel_rem_pio2+0x2ba>
 800b4ae:	4683      	mov	fp, r0
 800b4b0:	2200      	movs	r2, #0
 800b4b2:	2300      	movs	r3, #0
 800b4b4:	4640      	mov	r0, r8
 800b4b6:	4649      	mov	r1, r9
 800b4b8:	f7f5 fb62 	bl	8000b80 <__aeabi_dcmpeq>
 800b4bc:	2800      	cmp	r0, #0
 800b4be:	f000 80c1 	beq.w	800b644 <__kernel_rem_pio2+0x3f4>
 800b4c2:	1e7c      	subs	r4, r7, #1
 800b4c4:	4623      	mov	r3, r4
 800b4c6:	2200      	movs	r2, #0
 800b4c8:	9900      	ldr	r1, [sp, #0]
 800b4ca:	428b      	cmp	r3, r1
 800b4cc:	da5c      	bge.n	800b588 <__kernel_rem_pio2+0x338>
 800b4ce:	2a00      	cmp	r2, #0
 800b4d0:	f040 808b 	bne.w	800b5ea <__kernel_rem_pio2+0x39a>
 800b4d4:	2401      	movs	r4, #1
 800b4d6:	f06f 0203 	mvn.w	r2, #3
 800b4da:	fb02 f304 	mul.w	r3, r2, r4
 800b4de:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800b4e0:	58cb      	ldr	r3, [r1, r3]
 800b4e2:	2b00      	cmp	r3, #0
 800b4e4:	d056      	beq.n	800b594 <__kernel_rem_pio2+0x344>
 800b4e6:	9b08      	ldr	r3, [sp, #32]
 800b4e8:	aa98      	add	r2, sp, #608	; 0x260
 800b4ea:	4413      	add	r3, r2
 800b4ec:	f1a3 0b90 	sub.w	fp, r3, #144	; 0x90
 800b4f0:	9b06      	ldr	r3, [sp, #24]
 800b4f2:	19dd      	adds	r5, r3, r7
 800b4f4:	ab20      	add	r3, sp, #128	; 0x80
 800b4f6:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 800b4fa:	19e3      	adds	r3, r4, r7
 800b4fc:	1c7e      	adds	r6, r7, #1
 800b4fe:	9303      	str	r3, [sp, #12]
 800b500:	9b03      	ldr	r3, [sp, #12]
 800b502:	429e      	cmp	r6, r3
 800b504:	dd48      	ble.n	800b598 <__kernel_rem_pio2+0x348>
 800b506:	461f      	mov	r7, r3
 800b508:	e712      	b.n	800b330 <__kernel_rem_pio2+0xe0>
 800b50a:	f04f 0b02 	mov.w	fp, #2
 800b50e:	e76c      	b.n	800b3ea <__kernel_rem_pio2+0x19a>
 800b510:	ab0c      	add	r3, sp, #48	; 0x30
 800b512:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b516:	b94c      	cbnz	r4, 800b52c <__kernel_rem_pio2+0x2dc>
 800b518:	b12b      	cbz	r3, 800b526 <__kernel_rem_pio2+0x2d6>
 800b51a:	a80c      	add	r0, sp, #48	; 0x30
 800b51c:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 800b520:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
 800b524:	2301      	movs	r3, #1
 800b526:	3201      	adds	r2, #1
 800b528:	461c      	mov	r4, r3
 800b52a:	e765      	b.n	800b3f8 <__kernel_rem_pio2+0x1a8>
 800b52c:	a80c      	add	r0, sp, #48	; 0x30
 800b52e:	1acb      	subs	r3, r1, r3
 800b530:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
 800b534:	4623      	mov	r3, r4
 800b536:	e7f6      	b.n	800b526 <__kernel_rem_pio2+0x2d6>
 800b538:	1e7a      	subs	r2, r7, #1
 800b53a:	ab0c      	add	r3, sp, #48	; 0x30
 800b53c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b540:	f3c3 0316 	ubfx	r3, r3, #0, #23
 800b544:	a90c      	add	r1, sp, #48	; 0x30
 800b546:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 800b54a:	e763      	b.n	800b414 <__kernel_rem_pio2+0x1c4>
 800b54c:	1e7a      	subs	r2, r7, #1
 800b54e:	ab0c      	add	r3, sp, #48	; 0x30
 800b550:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b554:	f3c3 0315 	ubfx	r3, r3, #0, #22
 800b558:	e7f4      	b.n	800b544 <__kernel_rem_pio2+0x2f4>
 800b55a:	bf00      	nop
 800b55c:	f3af 8000 	nop.w
	...
 800b56c:	3ff00000 	.word	0x3ff00000
 800b570:	0801f620 	.word	0x0801f620
 800b574:	40200000 	.word	0x40200000
 800b578:	3ff00000 	.word	0x3ff00000
 800b57c:	3e700000 	.word	0x3e700000
 800b580:	41700000 	.word	0x41700000
 800b584:	3fe00000 	.word	0x3fe00000
 800b588:	a90c      	add	r1, sp, #48	; 0x30
 800b58a:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 800b58e:	3b01      	subs	r3, #1
 800b590:	430a      	orrs	r2, r1
 800b592:	e799      	b.n	800b4c8 <__kernel_rem_pio2+0x278>
 800b594:	3401      	adds	r4, #1
 800b596:	e7a0      	b.n	800b4da <__kernel_rem_pio2+0x28a>
 800b598:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b59a:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800b59e:	f7f5 f821 	bl	80005e4 <__aeabi_i2d>
 800b5a2:	e8e5 0102 	strd	r0, r1, [r5], #8
 800b5a6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b5a8:	9508      	str	r5, [sp, #32]
 800b5aa:	461c      	mov	r4, r3
 800b5ac:	2700      	movs	r7, #0
 800b5ae:	f04f 0800 	mov.w	r8, #0
 800b5b2:	f04f 0900 	mov.w	r9, #0
 800b5b6:	9b04      	ldr	r3, [sp, #16]
 800b5b8:	429f      	cmp	r7, r3
 800b5ba:	dd03      	ble.n	800b5c4 <__kernel_rem_pio2+0x374>
 800b5bc:	e8eb 8902 	strd	r8, r9, [fp], #8
 800b5c0:	3601      	adds	r6, #1
 800b5c2:	e79d      	b.n	800b500 <__kernel_rem_pio2+0x2b0>
 800b5c4:	9908      	ldr	r1, [sp, #32]
 800b5c6:	e971 2302 	ldrd	r2, r3, [r1, #-8]!
 800b5ca:	9108      	str	r1, [sp, #32]
 800b5cc:	e8f4 0102 	ldrd	r0, r1, [r4], #8
 800b5d0:	f7f5 f86e 	bl	80006b0 <__aeabi_dmul>
 800b5d4:	4602      	mov	r2, r0
 800b5d6:	460b      	mov	r3, r1
 800b5d8:	4640      	mov	r0, r8
 800b5da:	4649      	mov	r1, r9
 800b5dc:	f7f4 feb6 	bl	800034c <__adddf3>
 800b5e0:	3701      	adds	r7, #1
 800b5e2:	4680      	mov	r8, r0
 800b5e4:	4689      	mov	r9, r1
 800b5e6:	e7e6      	b.n	800b5b6 <__kernel_rem_pio2+0x366>
 800b5e8:	3c01      	subs	r4, #1
 800b5ea:	ab0c      	add	r3, sp, #48	; 0x30
 800b5ec:	f1aa 0a18 	sub.w	sl, sl, #24
 800b5f0:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 800b5f4:	2b00      	cmp	r3, #0
 800b5f6:	d0f7      	beq.n	800b5e8 <__kernel_rem_pio2+0x398>
 800b5f8:	4650      	mov	r0, sl
 800b5fa:	ed9f 0bb5 	vldr	d0, [pc, #724]	; 800b8d0 <__kernel_rem_pio2+0x680>
 800b5fe:	f000 fac3 	bl	800bb88 <scalbn>
 800b602:	00e5      	lsls	r5, r4, #3
 800b604:	ab98      	add	r3, sp, #608	; 0x260
 800b606:	eb03 0905 	add.w	r9, r3, r5
 800b60a:	ec57 6b10 	vmov	r6, r7, d0
 800b60e:	f1a9 0998 	sub.w	r9, r9, #152	; 0x98
 800b612:	46a0      	mov	r8, r4
 800b614:	f1b8 0f00 	cmp.w	r8, #0
 800b618:	da4d      	bge.n	800b6b6 <__kernel_rem_pio2+0x466>
 800b61a:	ed9f 8baf 	vldr	d8, [pc, #700]	; 800b8d8 <__kernel_rem_pio2+0x688>
 800b61e:	f50d 7a90 	add.w	sl, sp, #288	; 0x120
 800b622:	2300      	movs	r3, #0
 800b624:	9304      	str	r3, [sp, #16]
 800b626:	4657      	mov	r7, sl
 800b628:	9b04      	ldr	r3, [sp, #16]
 800b62a:	ebb4 0903 	subs.w	r9, r4, r3
 800b62e:	d476      	bmi.n	800b71e <__kernel_rem_pio2+0x4ce>
 800b630:	4bab      	ldr	r3, [pc, #684]	; (800b8e0 <__kernel_rem_pio2+0x690>)
 800b632:	461e      	mov	r6, r3
 800b634:	ab70      	add	r3, sp, #448	; 0x1c0
 800b636:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 800b63a:	ed8d 8b06 	vstr	d8, [sp, #24]
 800b63e:	f04f 0800 	mov.w	r8, #0
 800b642:	e05e      	b.n	800b702 <__kernel_rem_pio2+0x4b2>
 800b644:	f1ca 0000 	rsb	r0, sl, #0
 800b648:	ec49 8b10 	vmov	d0, r8, r9
 800b64c:	f000 fa9c 	bl	800bb88 <scalbn>
 800b650:	ec55 4b10 	vmov	r4, r5, d0
 800b654:	2200      	movs	r2, #0
 800b656:	4ba3      	ldr	r3, [pc, #652]	; (800b8e4 <__kernel_rem_pio2+0x694>)
 800b658:	ee10 0a10 	vmov	r0, s0
 800b65c:	4629      	mov	r1, r5
 800b65e:	f7f5 faad 	bl	8000bbc <__aeabi_dcmpge>
 800b662:	b1f8      	cbz	r0, 800b6a4 <__kernel_rem_pio2+0x454>
 800b664:	2200      	movs	r2, #0
 800b666:	4ba0      	ldr	r3, [pc, #640]	; (800b8e8 <__kernel_rem_pio2+0x698>)
 800b668:	4620      	mov	r0, r4
 800b66a:	4629      	mov	r1, r5
 800b66c:	f7f5 f820 	bl	80006b0 <__aeabi_dmul>
 800b670:	f7f5 face 	bl	8000c10 <__aeabi_d2iz>
 800b674:	4606      	mov	r6, r0
 800b676:	f7f4 ffb5 	bl	80005e4 <__aeabi_i2d>
 800b67a:	2200      	movs	r2, #0
 800b67c:	4b99      	ldr	r3, [pc, #612]	; (800b8e4 <__kernel_rem_pio2+0x694>)
 800b67e:	f7f5 f817 	bl	80006b0 <__aeabi_dmul>
 800b682:	460b      	mov	r3, r1
 800b684:	4602      	mov	r2, r0
 800b686:	4629      	mov	r1, r5
 800b688:	4620      	mov	r0, r4
 800b68a:	f7f4 fe5d 	bl	8000348 <__aeabi_dsub>
 800b68e:	f7f5 fabf 	bl	8000c10 <__aeabi_d2iz>
 800b692:	1c7c      	adds	r4, r7, #1
 800b694:	ab0c      	add	r3, sp, #48	; 0x30
 800b696:	f10a 0a18 	add.w	sl, sl, #24
 800b69a:	f843 0027 	str.w	r0, [r3, r7, lsl #2]
 800b69e:	f843 6024 	str.w	r6, [r3, r4, lsl #2]
 800b6a2:	e7a9      	b.n	800b5f8 <__kernel_rem_pio2+0x3a8>
 800b6a4:	4620      	mov	r0, r4
 800b6a6:	4629      	mov	r1, r5
 800b6a8:	f7f5 fab2 	bl	8000c10 <__aeabi_d2iz>
 800b6ac:	ab0c      	add	r3, sp, #48	; 0x30
 800b6ae:	463c      	mov	r4, r7
 800b6b0:	f843 0027 	str.w	r0, [r3, r7, lsl #2]
 800b6b4:	e7a0      	b.n	800b5f8 <__kernel_rem_pio2+0x3a8>
 800b6b6:	ab0c      	add	r3, sp, #48	; 0x30
 800b6b8:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 800b6bc:	f7f4 ff92 	bl	80005e4 <__aeabi_i2d>
 800b6c0:	4632      	mov	r2, r6
 800b6c2:	463b      	mov	r3, r7
 800b6c4:	f7f4 fff4 	bl	80006b0 <__aeabi_dmul>
 800b6c8:	2200      	movs	r2, #0
 800b6ca:	e969 0102 	strd	r0, r1, [r9, #-8]!
 800b6ce:	4b86      	ldr	r3, [pc, #536]	; (800b8e8 <__kernel_rem_pio2+0x698>)
 800b6d0:	4630      	mov	r0, r6
 800b6d2:	4639      	mov	r1, r7
 800b6d4:	f7f4 ffec 	bl	80006b0 <__aeabi_dmul>
 800b6d8:	f108 38ff 	add.w	r8, r8, #4294967295
 800b6dc:	4606      	mov	r6, r0
 800b6de:	460f      	mov	r7, r1
 800b6e0:	e798      	b.n	800b614 <__kernel_rem_pio2+0x3c4>
 800b6e2:	e8f9 2302 	ldrd	r2, r3, [r9], #8
 800b6e6:	e8f6 0102 	ldrd	r0, r1, [r6], #8
 800b6ea:	f7f4 ffe1 	bl	80006b0 <__aeabi_dmul>
 800b6ee:	4602      	mov	r2, r0
 800b6f0:	460b      	mov	r3, r1
 800b6f2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b6f6:	f7f4 fe29 	bl	800034c <__adddf3>
 800b6fa:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800b6fe:	f108 0801 	add.w	r8, r8, #1
 800b702:	9b00      	ldr	r3, [sp, #0]
 800b704:	4598      	cmp	r8, r3
 800b706:	dc02      	bgt.n	800b70e <__kernel_rem_pio2+0x4be>
 800b708:	9b04      	ldr	r3, [sp, #16]
 800b70a:	4598      	cmp	r8, r3
 800b70c:	dde9      	ble.n	800b6e2 <__kernel_rem_pio2+0x492>
 800b70e:	9b04      	ldr	r3, [sp, #16]
 800b710:	ed9d 7b06 	vldr	d7, [sp, #24]
 800b714:	3301      	adds	r3, #1
 800b716:	ecaa 7b02 	vstmia	sl!, {d7}
 800b71a:	9304      	str	r3, [sp, #16]
 800b71c:	e784      	b.n	800b628 <__kernel_rem_pio2+0x3d8>
 800b71e:	9ba4      	ldr	r3, [sp, #656]	; 0x290
 800b720:	2b03      	cmp	r3, #3
 800b722:	d85d      	bhi.n	800b7e0 <__kernel_rem_pio2+0x590>
 800b724:	e8df f003 	tbb	[pc, r3]
 800b728:	0226264b 	.word	0x0226264b
 800b72c:	ab98      	add	r3, sp, #608	; 0x260
 800b72e:	441d      	add	r5, r3
 800b730:	f5a5 759c 	sub.w	r5, r5, #312	; 0x138
 800b734:	462e      	mov	r6, r5
 800b736:	46a2      	mov	sl, r4
 800b738:	f1ba 0f00 	cmp.w	sl, #0
 800b73c:	dc6e      	bgt.n	800b81c <__kernel_rem_pio2+0x5cc>
 800b73e:	462e      	mov	r6, r5
 800b740:	46a2      	mov	sl, r4
 800b742:	f1ba 0f01 	cmp.w	sl, #1
 800b746:	f300 808a 	bgt.w	800b85e <__kernel_rem_pio2+0x60e>
 800b74a:	2000      	movs	r0, #0
 800b74c:	2100      	movs	r1, #0
 800b74e:	2c01      	cmp	r4, #1
 800b750:	f300 80a6 	bgt.w	800b8a0 <__kernel_rem_pio2+0x650>
 800b754:	f1bb 0f00 	cmp.w	fp, #0
 800b758:	f040 80a8 	bne.w	800b8ac <__kernel_rem_pio2+0x65c>
 800b75c:	e9dd 2348 	ldrd	r2, r3, [sp, #288]	; 0x120
 800b760:	9c02      	ldr	r4, [sp, #8]
 800b762:	e9c4 2300 	strd	r2, r3, [r4]
 800b766:	e9dd 234a 	ldrd	r2, r3, [sp, #296]	; 0x128
 800b76a:	e9c4 0104 	strd	r0, r1, [r4, #16]
 800b76e:	e9c4 2302 	strd	r2, r3, [r4, #8]
 800b772:	e035      	b.n	800b7e0 <__kernel_rem_pio2+0x590>
 800b774:	3508      	adds	r5, #8
 800b776:	ab48      	add	r3, sp, #288	; 0x120
 800b778:	441d      	add	r5, r3
 800b77a:	4626      	mov	r6, r4
 800b77c:	2000      	movs	r0, #0
 800b77e:	2100      	movs	r1, #0
 800b780:	2e00      	cmp	r6, #0
 800b782:	da3c      	bge.n	800b7fe <__kernel_rem_pio2+0x5ae>
 800b784:	f1bb 0f00 	cmp.w	fp, #0
 800b788:	d03f      	beq.n	800b80a <__kernel_rem_pio2+0x5ba>
 800b78a:	4602      	mov	r2, r0
 800b78c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800b790:	9d02      	ldr	r5, [sp, #8]
 800b792:	e9c5 2300 	strd	r2, r3, [r5]
 800b796:	4602      	mov	r2, r0
 800b798:	460b      	mov	r3, r1
 800b79a:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	; 0x120
 800b79e:	f7f4 fdd3 	bl	8000348 <__aeabi_dsub>
 800b7a2:	ae4a      	add	r6, sp, #296	; 0x128
 800b7a4:	2501      	movs	r5, #1
 800b7a6:	42ac      	cmp	r4, r5
 800b7a8:	da32      	bge.n	800b810 <__kernel_rem_pio2+0x5c0>
 800b7aa:	f1bb 0f00 	cmp.w	fp, #0
 800b7ae:	d002      	beq.n	800b7b6 <__kernel_rem_pio2+0x566>
 800b7b0:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800b7b4:	4619      	mov	r1, r3
 800b7b6:	9b02      	ldr	r3, [sp, #8]
 800b7b8:	e9c3 0102 	strd	r0, r1, [r3, #8]
 800b7bc:	e010      	b.n	800b7e0 <__kernel_rem_pio2+0x590>
 800b7be:	ab98      	add	r3, sp, #608	; 0x260
 800b7c0:	441d      	add	r5, r3
 800b7c2:	f5a5 759c 	sub.w	r5, r5, #312	; 0x138
 800b7c6:	2000      	movs	r0, #0
 800b7c8:	2100      	movs	r1, #0
 800b7ca:	2c00      	cmp	r4, #0
 800b7cc:	da11      	bge.n	800b7f2 <__kernel_rem_pio2+0x5a2>
 800b7ce:	f1bb 0f00 	cmp.w	fp, #0
 800b7d2:	d002      	beq.n	800b7da <__kernel_rem_pio2+0x58a>
 800b7d4:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800b7d8:	4619      	mov	r1, r3
 800b7da:	9b02      	ldr	r3, [sp, #8]
 800b7dc:	e9c3 0100 	strd	r0, r1, [r3]
 800b7e0:	9b03      	ldr	r3, [sp, #12]
 800b7e2:	f003 0007 	and.w	r0, r3, #7
 800b7e6:	f50d 7d19 	add.w	sp, sp, #612	; 0x264
 800b7ea:	ecbd 8b02 	vpop	{d8}
 800b7ee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b7f2:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 800b7f6:	f7f4 fda9 	bl	800034c <__adddf3>
 800b7fa:	3c01      	subs	r4, #1
 800b7fc:	e7e5      	b.n	800b7ca <__kernel_rem_pio2+0x57a>
 800b7fe:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 800b802:	f7f4 fda3 	bl	800034c <__adddf3>
 800b806:	3e01      	subs	r6, #1
 800b808:	e7ba      	b.n	800b780 <__kernel_rem_pio2+0x530>
 800b80a:	4602      	mov	r2, r0
 800b80c:	460b      	mov	r3, r1
 800b80e:	e7bf      	b.n	800b790 <__kernel_rem_pio2+0x540>
 800b810:	e8f6 2302 	ldrd	r2, r3, [r6], #8
 800b814:	f7f4 fd9a 	bl	800034c <__adddf3>
 800b818:	3501      	adds	r5, #1
 800b81a:	e7c4      	b.n	800b7a6 <__kernel_rem_pio2+0x556>
 800b81c:	ed16 7b02 	vldr	d7, [r6, #-8]
 800b820:	e956 8904 	ldrd	r8, r9, [r6, #-16]
 800b824:	ec53 2b17 	vmov	r2, r3, d7
 800b828:	4640      	mov	r0, r8
 800b82a:	4649      	mov	r1, r9
 800b82c:	ed8d 7b00 	vstr	d7, [sp]
 800b830:	f7f4 fd8c 	bl	800034c <__adddf3>
 800b834:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b838:	4602      	mov	r2, r0
 800b83a:	460b      	mov	r3, r1
 800b83c:	4640      	mov	r0, r8
 800b83e:	4649      	mov	r1, r9
 800b840:	f7f4 fd82 	bl	8000348 <__aeabi_dsub>
 800b844:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b848:	f7f4 fd80 	bl	800034c <__adddf3>
 800b84c:	ed9d 7b04 	vldr	d7, [sp, #16]
 800b850:	e966 0102 	strd	r0, r1, [r6, #-8]!
 800b854:	f10a 3aff 	add.w	sl, sl, #4294967295
 800b858:	ed06 7b02 	vstr	d7, [r6, #-8]
 800b85c:	e76c      	b.n	800b738 <__kernel_rem_pio2+0x4e8>
 800b85e:	ed16 7b02 	vldr	d7, [r6, #-8]
 800b862:	e956 8904 	ldrd	r8, r9, [r6, #-16]
 800b866:	ec53 2b17 	vmov	r2, r3, d7
 800b86a:	4640      	mov	r0, r8
 800b86c:	4649      	mov	r1, r9
 800b86e:	ed8d 7b00 	vstr	d7, [sp]
 800b872:	f7f4 fd6b 	bl	800034c <__adddf3>
 800b876:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b87a:	4602      	mov	r2, r0
 800b87c:	460b      	mov	r3, r1
 800b87e:	4640      	mov	r0, r8
 800b880:	4649      	mov	r1, r9
 800b882:	f7f4 fd61 	bl	8000348 <__aeabi_dsub>
 800b886:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b88a:	f7f4 fd5f 	bl	800034c <__adddf3>
 800b88e:	ed9d 7b04 	vldr	d7, [sp, #16]
 800b892:	e966 0102 	strd	r0, r1, [r6, #-8]!
 800b896:	f10a 3aff 	add.w	sl, sl, #4294967295
 800b89a:	ed06 7b02 	vstr	d7, [r6, #-8]
 800b89e:	e750      	b.n	800b742 <__kernel_rem_pio2+0x4f2>
 800b8a0:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 800b8a4:	f7f4 fd52 	bl	800034c <__adddf3>
 800b8a8:	3c01      	subs	r4, #1
 800b8aa:	e750      	b.n	800b74e <__kernel_rem_pio2+0x4fe>
 800b8ac:	9a02      	ldr	r2, [sp, #8]
 800b8ae:	683b      	ldr	r3, [r7, #0]
 800b8b0:	6013      	str	r3, [r2, #0]
 800b8b2:	687b      	ldr	r3, [r7, #4]
 800b8b4:	6110      	str	r0, [r2, #16]
 800b8b6:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800b8ba:	6053      	str	r3, [r2, #4]
 800b8bc:	68bb      	ldr	r3, [r7, #8]
 800b8be:	6093      	str	r3, [r2, #8]
 800b8c0:	68fb      	ldr	r3, [r7, #12]
 800b8c2:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800b8c6:	60d3      	str	r3, [r2, #12]
 800b8c8:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800b8cc:	6153      	str	r3, [r2, #20]
 800b8ce:	e787      	b.n	800b7e0 <__kernel_rem_pio2+0x590>
 800b8d0:	00000000 	.word	0x00000000
 800b8d4:	3ff00000 	.word	0x3ff00000
	...
 800b8e0:	0801f5e0 	.word	0x0801f5e0
 800b8e4:	41700000 	.word	0x41700000
 800b8e8:	3e700000 	.word	0x3e700000
 800b8ec:	00000000 	.word	0x00000000

0800b8f0 <__kernel_sin>:
 800b8f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b8f4:	ec55 4b10 	vmov	r4, r5, d0
 800b8f8:	b085      	sub	sp, #20
 800b8fa:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800b8fe:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 800b902:	ed8d 1b00 	vstr	d1, [sp]
 800b906:	9002      	str	r0, [sp, #8]
 800b908:	da06      	bge.n	800b918 <__kernel_sin+0x28>
 800b90a:	ee10 0a10 	vmov	r0, s0
 800b90e:	4629      	mov	r1, r5
 800b910:	f7f5 f97e 	bl	8000c10 <__aeabi_d2iz>
 800b914:	2800      	cmp	r0, #0
 800b916:	d051      	beq.n	800b9bc <__kernel_sin+0xcc>
 800b918:	4622      	mov	r2, r4
 800b91a:	462b      	mov	r3, r5
 800b91c:	4620      	mov	r0, r4
 800b91e:	4629      	mov	r1, r5
 800b920:	f7f4 fec6 	bl	80006b0 <__aeabi_dmul>
 800b924:	4682      	mov	sl, r0
 800b926:	468b      	mov	fp, r1
 800b928:	4602      	mov	r2, r0
 800b92a:	460b      	mov	r3, r1
 800b92c:	4620      	mov	r0, r4
 800b92e:	4629      	mov	r1, r5
 800b930:	f7f4 febe 	bl	80006b0 <__aeabi_dmul>
 800b934:	a341      	add	r3, pc, #260	; (adr r3, 800ba3c <__kernel_sin+0x14c>)
 800b936:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b93a:	4680      	mov	r8, r0
 800b93c:	4689      	mov	r9, r1
 800b93e:	4650      	mov	r0, sl
 800b940:	4659      	mov	r1, fp
 800b942:	f7f4 feb5 	bl	80006b0 <__aeabi_dmul>
 800b946:	a33f      	add	r3, pc, #252	; (adr r3, 800ba44 <__kernel_sin+0x154>)
 800b948:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b94c:	f7f4 fcfc 	bl	8000348 <__aeabi_dsub>
 800b950:	4652      	mov	r2, sl
 800b952:	465b      	mov	r3, fp
 800b954:	f7f4 feac 	bl	80006b0 <__aeabi_dmul>
 800b958:	a33c      	add	r3, pc, #240	; (adr r3, 800ba4c <__kernel_sin+0x15c>)
 800b95a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b95e:	f7f4 fcf5 	bl	800034c <__adddf3>
 800b962:	4652      	mov	r2, sl
 800b964:	465b      	mov	r3, fp
 800b966:	f7f4 fea3 	bl	80006b0 <__aeabi_dmul>
 800b96a:	a33a      	add	r3, pc, #232	; (adr r3, 800ba54 <__kernel_sin+0x164>)
 800b96c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b970:	f7f4 fcea 	bl	8000348 <__aeabi_dsub>
 800b974:	4652      	mov	r2, sl
 800b976:	465b      	mov	r3, fp
 800b978:	f7f4 fe9a 	bl	80006b0 <__aeabi_dmul>
 800b97c:	a337      	add	r3, pc, #220	; (adr r3, 800ba5c <__kernel_sin+0x16c>)
 800b97e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b982:	f7f4 fce3 	bl	800034c <__adddf3>
 800b986:	9b02      	ldr	r3, [sp, #8]
 800b988:	4606      	mov	r6, r0
 800b98a:	460f      	mov	r7, r1
 800b98c:	b9db      	cbnz	r3, 800b9c6 <__kernel_sin+0xd6>
 800b98e:	4602      	mov	r2, r0
 800b990:	460b      	mov	r3, r1
 800b992:	4650      	mov	r0, sl
 800b994:	4659      	mov	r1, fp
 800b996:	f7f4 fe8b 	bl	80006b0 <__aeabi_dmul>
 800b99a:	a325      	add	r3, pc, #148	; (adr r3, 800ba30 <__kernel_sin+0x140>)
 800b99c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b9a0:	f7f4 fcd2 	bl	8000348 <__aeabi_dsub>
 800b9a4:	4642      	mov	r2, r8
 800b9a6:	464b      	mov	r3, r9
 800b9a8:	f7f4 fe82 	bl	80006b0 <__aeabi_dmul>
 800b9ac:	4602      	mov	r2, r0
 800b9ae:	460b      	mov	r3, r1
 800b9b0:	4620      	mov	r0, r4
 800b9b2:	4629      	mov	r1, r5
 800b9b4:	f7f4 fcca 	bl	800034c <__adddf3>
 800b9b8:	4604      	mov	r4, r0
 800b9ba:	460d      	mov	r5, r1
 800b9bc:	ec45 4b10 	vmov	d0, r4, r5
 800b9c0:	b005      	add	sp, #20
 800b9c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b9c6:	2200      	movs	r2, #0
 800b9c8:	4b1b      	ldr	r3, [pc, #108]	; (800ba38 <__kernel_sin+0x148>)
 800b9ca:	e9dd 0100 	ldrd	r0, r1, [sp]
 800b9ce:	f7f4 fe6f 	bl	80006b0 <__aeabi_dmul>
 800b9d2:	4632      	mov	r2, r6
 800b9d4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b9d8:	463b      	mov	r3, r7
 800b9da:	4640      	mov	r0, r8
 800b9dc:	4649      	mov	r1, r9
 800b9de:	f7f4 fe67 	bl	80006b0 <__aeabi_dmul>
 800b9e2:	4602      	mov	r2, r0
 800b9e4:	460b      	mov	r3, r1
 800b9e6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b9ea:	f7f4 fcad 	bl	8000348 <__aeabi_dsub>
 800b9ee:	4652      	mov	r2, sl
 800b9f0:	465b      	mov	r3, fp
 800b9f2:	f7f4 fe5d 	bl	80006b0 <__aeabi_dmul>
 800b9f6:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b9fa:	f7f4 fca5 	bl	8000348 <__aeabi_dsub>
 800b9fe:	a30c      	add	r3, pc, #48	; (adr r3, 800ba30 <__kernel_sin+0x140>)
 800ba00:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ba04:	4606      	mov	r6, r0
 800ba06:	460f      	mov	r7, r1
 800ba08:	4640      	mov	r0, r8
 800ba0a:	4649      	mov	r1, r9
 800ba0c:	f7f4 fe50 	bl	80006b0 <__aeabi_dmul>
 800ba10:	4602      	mov	r2, r0
 800ba12:	460b      	mov	r3, r1
 800ba14:	4630      	mov	r0, r6
 800ba16:	4639      	mov	r1, r7
 800ba18:	f7f4 fc98 	bl	800034c <__adddf3>
 800ba1c:	4602      	mov	r2, r0
 800ba1e:	460b      	mov	r3, r1
 800ba20:	4620      	mov	r0, r4
 800ba22:	4629      	mov	r1, r5
 800ba24:	f7f4 fc90 	bl	8000348 <__aeabi_dsub>
 800ba28:	e7c6      	b.n	800b9b8 <__kernel_sin+0xc8>
 800ba2a:	bf00      	nop
 800ba2c:	f3af 8000 	nop.w
 800ba30:	55555549 	.word	0x55555549
 800ba34:	3fc55555 	.word	0x3fc55555
 800ba38:	3fe00000 	.word	0x3fe00000
 800ba3c:	5acfd57c 	.word	0x5acfd57c
 800ba40:	3de5d93a 	.word	0x3de5d93a
 800ba44:	8a2b9ceb 	.word	0x8a2b9ceb
 800ba48:	3e5ae5e6 	.word	0x3e5ae5e6
 800ba4c:	57b1fe7d 	.word	0x57b1fe7d
 800ba50:	3ec71de3 	.word	0x3ec71de3
 800ba54:	19c161d5 	.word	0x19c161d5
 800ba58:	3f2a01a0 	.word	0x3f2a01a0
 800ba5c:	1110f8a6 	.word	0x1110f8a6
 800ba60:	3f811111 	.word	0x3f811111

0800ba64 <fabs>:
 800ba64:	ec53 2b10 	vmov	r2, r3, d0
 800ba68:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800ba6c:	ec43 2b10 	vmov	d0, r2, r3
 800ba70:	4770      	bx	lr
 800ba72:	0000      	movs	r0, r0
 800ba74:	0000      	movs	r0, r0
	...

0800ba78 <floor>:
 800ba78:	ec51 0b10 	vmov	r0, r1, d0
 800ba7c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ba80:	f3c1 570a 	ubfx	r7, r1, #20, #11
 800ba84:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
 800ba88:	2e13      	cmp	r6, #19
 800ba8a:	ee10 8a10 	vmov	r8, s0
 800ba8e:	460c      	mov	r4, r1
 800ba90:	ee10 5a10 	vmov	r5, s0
 800ba94:	dc35      	bgt.n	800bb02 <floor+0x8a>
 800ba96:	2e00      	cmp	r6, #0
 800ba98:	da17      	bge.n	800baca <floor+0x52>
 800ba9a:	a335      	add	r3, pc, #212	; (adr r3, 800bb70 <floor+0xf8>)
 800ba9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800baa0:	f7f4 fc54 	bl	800034c <__adddf3>
 800baa4:	2200      	movs	r2, #0
 800baa6:	2300      	movs	r3, #0
 800baa8:	f7f5 f892 	bl	8000bd0 <__aeabi_dcmpgt>
 800baac:	b150      	cbz	r0, 800bac4 <floor+0x4c>
 800baae:	2c00      	cmp	r4, #0
 800bab0:	da5a      	bge.n	800bb68 <floor+0xf0>
 800bab2:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 800bab6:	ea53 0308 	orrs.w	r3, r3, r8
 800baba:	4b2f      	ldr	r3, [pc, #188]	; (800bb78 <floor+0x100>)
 800babc:	f04f 0500 	mov.w	r5, #0
 800bac0:	bf18      	it	ne
 800bac2:	461c      	movne	r4, r3
 800bac4:	4621      	mov	r1, r4
 800bac6:	4628      	mov	r0, r5
 800bac8:	e025      	b.n	800bb16 <floor+0x9e>
 800baca:	4f2c      	ldr	r7, [pc, #176]	; (800bb7c <floor+0x104>)
 800bacc:	4137      	asrs	r7, r6
 800bace:	ea01 0307 	and.w	r3, r1, r7
 800bad2:	4303      	orrs	r3, r0
 800bad4:	d01f      	beq.n	800bb16 <floor+0x9e>
 800bad6:	a326      	add	r3, pc, #152	; (adr r3, 800bb70 <floor+0xf8>)
 800bad8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800badc:	f7f4 fc36 	bl	800034c <__adddf3>
 800bae0:	2200      	movs	r2, #0
 800bae2:	2300      	movs	r3, #0
 800bae4:	f7f5 f874 	bl	8000bd0 <__aeabi_dcmpgt>
 800bae8:	2800      	cmp	r0, #0
 800baea:	d0eb      	beq.n	800bac4 <floor+0x4c>
 800baec:	2c00      	cmp	r4, #0
 800baee:	bfbe      	ittt	lt
 800baf0:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 800baf4:	fa43 f606 	asrlt.w	r6, r3, r6
 800baf8:	19a4      	addlt	r4, r4, r6
 800bafa:	ea24 0407 	bic.w	r4, r4, r7
 800bafe:	2500      	movs	r5, #0
 800bb00:	e7e0      	b.n	800bac4 <floor+0x4c>
 800bb02:	2e33      	cmp	r6, #51	; 0x33
 800bb04:	dd0b      	ble.n	800bb1e <floor+0xa6>
 800bb06:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 800bb0a:	d104      	bne.n	800bb16 <floor+0x9e>
 800bb0c:	ee10 2a10 	vmov	r2, s0
 800bb10:	460b      	mov	r3, r1
 800bb12:	f7f4 fc1b 	bl	800034c <__adddf3>
 800bb16:	ec41 0b10 	vmov	d0, r0, r1
 800bb1a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bb1e:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 800bb22:	f04f 33ff 	mov.w	r3, #4294967295
 800bb26:	fa23 f707 	lsr.w	r7, r3, r7
 800bb2a:	4238      	tst	r0, r7
 800bb2c:	d0f3      	beq.n	800bb16 <floor+0x9e>
 800bb2e:	a310      	add	r3, pc, #64	; (adr r3, 800bb70 <floor+0xf8>)
 800bb30:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bb34:	f7f4 fc0a 	bl	800034c <__adddf3>
 800bb38:	2200      	movs	r2, #0
 800bb3a:	2300      	movs	r3, #0
 800bb3c:	f7f5 f848 	bl	8000bd0 <__aeabi_dcmpgt>
 800bb40:	2800      	cmp	r0, #0
 800bb42:	d0bf      	beq.n	800bac4 <floor+0x4c>
 800bb44:	2c00      	cmp	r4, #0
 800bb46:	da02      	bge.n	800bb4e <floor+0xd6>
 800bb48:	2e14      	cmp	r6, #20
 800bb4a:	d103      	bne.n	800bb54 <floor+0xdc>
 800bb4c:	3401      	adds	r4, #1
 800bb4e:	ea25 0507 	bic.w	r5, r5, r7
 800bb52:	e7b7      	b.n	800bac4 <floor+0x4c>
 800bb54:	2301      	movs	r3, #1
 800bb56:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 800bb5a:	fa03 f606 	lsl.w	r6, r3, r6
 800bb5e:	4435      	add	r5, r6
 800bb60:	45a8      	cmp	r8, r5
 800bb62:	bf88      	it	hi
 800bb64:	18e4      	addhi	r4, r4, r3
 800bb66:	e7f2      	b.n	800bb4e <floor+0xd6>
 800bb68:	2500      	movs	r5, #0
 800bb6a:	462c      	mov	r4, r5
 800bb6c:	e7aa      	b.n	800bac4 <floor+0x4c>
 800bb6e:	bf00      	nop
 800bb70:	8800759c 	.word	0x8800759c
 800bb74:	7e37e43c 	.word	0x7e37e43c
 800bb78:	bff00000 	.word	0xbff00000
 800bb7c:	000fffff 	.word	0x000fffff

0800bb80 <matherr>:
 800bb80:	2000      	movs	r0, #0
 800bb82:	4770      	bx	lr
 800bb84:	0000      	movs	r0, r0
	...

0800bb88 <scalbn>:
 800bb88:	b570      	push	{r4, r5, r6, lr}
 800bb8a:	ec55 4b10 	vmov	r4, r5, d0
 800bb8e:	f3c5 520a 	ubfx	r2, r5, #20, #11
 800bb92:	4606      	mov	r6, r0
 800bb94:	462b      	mov	r3, r5
 800bb96:	b9b2      	cbnz	r2, 800bbc6 <scalbn+0x3e>
 800bb98:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800bb9c:	4323      	orrs	r3, r4
 800bb9e:	d03c      	beq.n	800bc1a <scalbn+0x92>
 800bba0:	2200      	movs	r2, #0
 800bba2:	4b33      	ldr	r3, [pc, #204]	; (800bc70 <scalbn+0xe8>)
 800bba4:	4629      	mov	r1, r5
 800bba6:	ee10 0a10 	vmov	r0, s0
 800bbaa:	f7f4 fd81 	bl	80006b0 <__aeabi_dmul>
 800bbae:	4a31      	ldr	r2, [pc, #196]	; (800bc74 <scalbn+0xec>)
 800bbb0:	4296      	cmp	r6, r2
 800bbb2:	4604      	mov	r4, r0
 800bbb4:	460d      	mov	r5, r1
 800bbb6:	460b      	mov	r3, r1
 800bbb8:	da13      	bge.n	800bbe2 <scalbn+0x5a>
 800bbba:	a329      	add	r3, pc, #164	; (adr r3, 800bc60 <scalbn+0xd8>)
 800bbbc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bbc0:	f7f4 fd76 	bl	80006b0 <__aeabi_dmul>
 800bbc4:	e00a      	b.n	800bbdc <scalbn+0x54>
 800bbc6:	f240 71ff 	movw	r1, #2047	; 0x7ff
 800bbca:	428a      	cmp	r2, r1
 800bbcc:	d10c      	bne.n	800bbe8 <scalbn+0x60>
 800bbce:	ee10 2a10 	vmov	r2, s0
 800bbd2:	462b      	mov	r3, r5
 800bbd4:	4620      	mov	r0, r4
 800bbd6:	4629      	mov	r1, r5
 800bbd8:	f7f4 fbb8 	bl	800034c <__adddf3>
 800bbdc:	4604      	mov	r4, r0
 800bbde:	460d      	mov	r5, r1
 800bbe0:	e01b      	b.n	800bc1a <scalbn+0x92>
 800bbe2:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800bbe6:	3a36      	subs	r2, #54	; 0x36
 800bbe8:	4432      	add	r2, r6
 800bbea:	f240 71fe 	movw	r1, #2046	; 0x7fe
 800bbee:	428a      	cmp	r2, r1
 800bbf0:	dd0b      	ble.n	800bc0a <scalbn+0x82>
 800bbf2:	ec45 4b11 	vmov	d1, r4, r5
 800bbf6:	ed9f 0b1c 	vldr	d0, [pc, #112]	; 800bc68 <scalbn+0xe0>
 800bbfa:	f000 f83f 	bl	800bc7c <copysign>
 800bbfe:	a31a      	add	r3, pc, #104	; (adr r3, 800bc68 <scalbn+0xe0>)
 800bc00:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bc04:	ec51 0b10 	vmov	r0, r1, d0
 800bc08:	e7da      	b.n	800bbc0 <scalbn+0x38>
 800bc0a:	2a00      	cmp	r2, #0
 800bc0c:	dd08      	ble.n	800bc20 <scalbn+0x98>
 800bc0e:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800bc12:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800bc16:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800bc1a:	ec45 4b10 	vmov	d0, r4, r5
 800bc1e:	bd70      	pop	{r4, r5, r6, pc}
 800bc20:	f112 0f35 	cmn.w	r2, #53	; 0x35
 800bc24:	da0d      	bge.n	800bc42 <scalbn+0xba>
 800bc26:	f24c 3350 	movw	r3, #50000	; 0xc350
 800bc2a:	429e      	cmp	r6, r3
 800bc2c:	ec45 4b11 	vmov	d1, r4, r5
 800bc30:	dce1      	bgt.n	800bbf6 <scalbn+0x6e>
 800bc32:	ed9f 0b0b 	vldr	d0, [pc, #44]	; 800bc60 <scalbn+0xd8>
 800bc36:	f000 f821 	bl	800bc7c <copysign>
 800bc3a:	a309      	add	r3, pc, #36	; (adr r3, 800bc60 <scalbn+0xd8>)
 800bc3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bc40:	e7e0      	b.n	800bc04 <scalbn+0x7c>
 800bc42:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800bc46:	3236      	adds	r2, #54	; 0x36
 800bc48:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800bc4c:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800bc50:	4620      	mov	r0, r4
 800bc52:	4629      	mov	r1, r5
 800bc54:	2200      	movs	r2, #0
 800bc56:	4b08      	ldr	r3, [pc, #32]	; (800bc78 <scalbn+0xf0>)
 800bc58:	e7b2      	b.n	800bbc0 <scalbn+0x38>
 800bc5a:	bf00      	nop
 800bc5c:	f3af 8000 	nop.w
 800bc60:	c2f8f359 	.word	0xc2f8f359
 800bc64:	01a56e1f 	.word	0x01a56e1f
 800bc68:	8800759c 	.word	0x8800759c
 800bc6c:	7e37e43c 	.word	0x7e37e43c
 800bc70:	43500000 	.word	0x43500000
 800bc74:	ffff3cb0 	.word	0xffff3cb0
 800bc78:	3c900000 	.word	0x3c900000

0800bc7c <copysign>:
 800bc7c:	ec53 2b10 	vmov	r2, r3, d0
 800bc80:	ee11 0a90 	vmov	r0, s3
 800bc84:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 800bc88:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 800bc8c:	ea41 0300 	orr.w	r3, r1, r0
 800bc90:	ec43 2b10 	vmov	d0, r2, r3
 800bc94:	4770      	bx	lr
	...

0800bc98 <_init>:
 800bc98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bc9a:	bf00      	nop
 800bc9c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bc9e:	bc08      	pop	{r3}
 800bca0:	469e      	mov	lr, r3
 800bca2:	4770      	bx	lr

0800bca4 <_fini>:
 800bca4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bca6:	bf00      	nop
 800bca8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bcaa:	bc08      	pop	{r3}
 800bcac:	469e      	mov	lr, r3
 800bcae:	4770      	bx	lr
