head	1.10;
access;
symbols
	OPENBSD_6_0:1.8.0.4
	OPENBSD_6_0_BASE:1.8
	OPENBSD_5_9:1.8.0.2
	OPENBSD_5_9_BASE:1.8
	OPENBSD_5_8:1.6.0.10
	OPENBSD_5_8_BASE:1.6
	OPENBSD_5_7:1.6.0.2
	OPENBSD_5_7_BASE:1.6
	OPENBSD_5_6:1.6.0.6
	OPENBSD_5_6_BASE:1.6
	OPENBSD_5_5:1.6.0.4
	OPENBSD_5_5_BASE:1.6;
locks; strict;
comment	@ * @;


1.10
date	2017.01.21.08.26.49;	author patrick;	state dead;
branches;
next	1.9;
commitid	dvP7gLmLqGu2JY3W;

1.9
date	2016.10.21.20.03.57;	author kettenis;	state Exp;
branches;
next	1.8;
commitid	7N6EfXvKKufa9dai;

1.8
date	2016.02.02.21.40.47;	author jsg;	state Exp;
branches;
next	1.7;
commitid	dTYf5eaBfHyV3ZtL;

1.7
date	2016.01.31.04.39.05;	author jsg;	state Exp;
branches;
next	1.6;
commitid	EwOiowgzBwq38DmW;

1.6
date	2013.11.06.19.03.07;	author syl;	state Exp;
branches;
next	1.5;

1.5
date	2013.10.27.12.58.53;	author jasper;	state Exp;
branches;
next	1.4;

1.4
date	2013.10.24.11.09.02;	author jasper;	state Exp;
branches;
next	1.3;

1.3
date	2013.10.23.22.57.59;	author jasper;	state Exp;
branches;
next	1.2;

1.2
date	2013.10.23.18.01.52;	author jasper;	state Exp;
branches;
next	1.1;

1.1
date	2013.10.23.17.08.48;	author jasper;	state Exp;
branches;
next	;


desc
@@


1.10
log
@Move Allwinner drivers that will soon be used by OpenBSD/arm64
to the new MI FDT driver directory.

"go ahead" kettenis@@
@
text
@/*	$OpenBSD: sunxireg.h,v 1.9 2016/10/21 20:03:57 kettenis Exp $	*/
/*
 * Copyright (c) 2013 Artturi Alm
 *
 * Permission to use, copy, modify, and distribute this software for any
 * purpose with or without fee is hereby granted, provided that the above
 * copyright notice and this permission notice appear in all copies.
 *
 * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES
 * WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF
 * MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR
 * ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES
 * WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN
 * ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF
 * OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.
 */

#define SXIREAD1(sc, reg)						\
	(bus_space_read_1((sc)->sc_iot, (sc)->sc_ioh, (reg)))
#define SXIWRITE1(sc, reg, val)						\
	bus_space_write_1((sc)->sc_iot, (sc)->sc_ioh, (reg), (val))
#define SXISET1(sc, reg, bits)						\
	SXIWRITE1((sc), (reg), SXIREAD1((sc), (reg)) | (bits))
#define SXICLR1(sc, reg, bits)						\
	SXIWRITE1((sc), (reg), SXIREAD1((sc), (reg)) & ~(bits))
#define	SXICMS1(sc, reg, mask, bits)					\
	SXIWRITE1((sc), (reg), (SXIREAD1((sc), (reg)) & ~(mask)) | (bits))

#define SXIREAD4(sc, reg)						\
	(bus_space_read_4((sc)->sc_iot, (sc)->sc_ioh, (reg)))
#define SXIWRITE4(sc, reg, val)						\
	bus_space_write_4((sc)->sc_iot, (sc)->sc_ioh, (reg), (val))
#define SXISET4(sc, reg, bits)						\
	SXIWRITE4((sc), (reg), SXIREAD4((sc), (reg)) | (bits))
#define SXICLR4(sc, reg, bits)						\
	SXIWRITE4((sc), (reg), SXIREAD4((sc), (reg)) & ~(bits))
#define	SXICMS4(sc, reg, mask, bits)					\
	SXIWRITE4((sc), (reg), (SXIREAD4((sc), (reg)) & ~(mask)) | (bits))

#define	TIMER0_FREQUENCY	(24000000)
#define	TIMER1_FREQUENCY	(24000000)
#define	TIMER2_FREQUENCY	(24000000)
#define	COUNTER_FREQUENCY	(24000000)

/* SRAM Controller / System Control */
#define	SYSCTRL_ADDR		0x01c00000
#define	SYSCTRL_SIZE		0x1000

#define	DMAC_ADDR		0x01c02000
#define	DMAC_SIZE		0x1000
#define	DMAC_IRQ		27

#define	SDMMC0_ADDR		0x01c0f000
#define	SDMMCx_SIZE		0x1000
#define	SDMMC0_IRQ		32

#define	SATA_ADDR		0x01c18000
#define	SATA_SIZE		0x1000
#define	SATA_IRQ		56

#define	TIMER_ADDR		0x01c20c00
#define	TIMERx_SIZE		0x200
#define	TIMER0_IRQ		22
#define	TIMER1_IRQ		23
#define	TIMER2_IRQ		24
#define	STATTIMER_IRQ		TIMER1_IRQ /* XXX */

#define	WDOG_ADDR		0x01c20c90
#define	WDOG_SIZE		0x08
#define	WDOG_IRQ		24

#define	RTC_ADDR		0x01c20d00
#define	RTC_SIZE		0x20

/* Clock Control Module/Unit */
#define	CCMU_ADDR		0x01c20000
#define	CCMU_SIZE		0x400

#define	PIO_ADDR		0x01c20800
#define	PIOx_SIZE		0x400
#define	PIO_IRQ			28

/* Secure ID */
#define SID_ADDR		0x01c23800
#define SID_SIZE		0x400

#define	UARTx_SIZE		0x400
#define	UART0_ADDR		0x01c28000
#define	UART1_ADDR		0x01c28400
#define	UART2_ADDR		0x01c28800
#define	UART3_ADDR		0x01c28c00
#define	UART4_ADDR		0x01c29000
#define	UART5_ADDR		0x01c29400
#define	UART6_ADDR		0x01c29800
#define	UART7_ADDR		0x01c29c00
#define	UART0_IRQ		1
#define	UART1_IRQ		2
#define	UART2_IRQ		3
#define	UART3_IRQ		4
#define	UART4_IRQ		17
#define	UART5_IRQ		18
#define	UART6_IRQ		19
#define	UART7_IRQ		20

#define	USB0_ADDR		0x01c13000 /* usb otg */
#define	USB1_ADDR		0x01c14000 /* first port up from pcb */
#define	USB2_ADDR		0x01c1c000 /* 'top port' == above USB1 */
#define	USBx_SIZE		0x1000
#define	USB0_IRQ		38
#define	USB1_IRQ		39
#define	USB2_IRQ		40

/* Ethernet MAC Controller */
#define	EMAC_ADDR		0x01c0b000
#define	EMAC_SIZE		0x1000
#define	EMAC_IRQ		55
#define	SXIESRAM_ADDR		0x00008000 /* combined area for EMAC fifos */
#define	SXIESRAM_SIZE		0x4000

/* Security System */
#define	SS_ADDR			0x01c15000
#define	SS_SIZE			0x1000
#define	SS_IRQ			54

/* GMAC */
#define	GMAC_ADDR		0x01c50000
#define	GMAC_SIZE		0x10000
#define	GMAC_IRQ		85

/* A1x / Cortex-A8 */
#define	INTC_ADDR		0x01c20400
#define	INTC_SIZE		0x400

/* A20 / Cortex-A7 */
#define	GIC_ADDR		0x01c80000 /* = periphbase */
#define	GIC_SIZE		0x8000
#define	CPUCONFG_ADDR		0x01c25c00 /* not in use */
#define	CPUCONFG_SIZE		0x200
#define	CPUCNTRS_ADDR		0x01c25e00 /* used by sxitimer */
#define	CPUCNTRS_SIZE		0x200
@


1.9
log
@Run timers from the 24MHz; it seems the A10s doesn't have a reliable 32kHz
clock.  Fixes the clock on the Olimux A10s OLinuXino-Micro board.
@
text
@d1 1
a1 1
/*	$OpenBSD: sunxireg.h,v 1.8 2016/02/02 21:40:47 jsg Exp $	*/
@


1.8
log
@give sxidog it's own mapping as well so it wont't require sxitimer
from Artturi Alm
@
text
@d1 1
a1 1
/*	$OpenBSD: sunxireg.h,v 1.7 2016/01/31 04:39:05 jsg Exp $	*/
d40 3
a42 3
#define	TIMER0_FREQUENCY	(32768)
#define	TIMER1_FREQUENCY	(32768)
#define	TIMER2_FREQUENCY	(32768)
@


1.7
log
@Don't use sxitimer on Allwinner sun7i/A20.

sxitimer isn't generating hardclock ticks on Allwinner A20.  Fortunately
the Cortex A7 based Allwinner A20 has the ARM Generic Timer (agtimer)
available so use that.

To allow this to work sxirtc gets it's own mapping instead of using a
subregion of sxitimer.

From Patrick Wildt.
@
text
@d1 1
a1 1
/*	$OpenBSD: sunxireg.h,v 1.6 2013/11/06 19:03:07 syl Exp $	*/
d68 1
a68 1
#define	WDOG_ADDR		0x90
@


1.6
log
@After factorizing armv7_machdep code here is an effort to factorize all
the code present in omap/omap.c imx/imx.c and sunxi/sunxi.c

All this code looks quite the same, so we move it in a generic armv7/armv7.c

This is a step closer to only one kernel for all armv7 boards.

ok patrick@@, rapha@@
@
text
@d1 1
a1 1
/*	$OpenBSD: sunxireg.h,v 1.5 2013/10/27 12:58:53 jasper Exp $	*/
d72 2
a73 2
#define	RTC_ADDR		0x0104
#define	RTC_SIZE		0x08
@


1.5
log
@Fix timer on for A20 as the address and offsets for the A20 counter were off.

from Markus Hennecke, ok aalm@@
@
text
@d1 1
a1 1
/*	$OpenBSD: sunxireg.h,v 1.4 2013/10/24 11:09:02 jasper Exp $	*/
d17 22
@


1.4
log
@- strip unneeded comment and add defines for the SID (to be used shortly)
@
text
@d1 1
a1 1
/*	$OpenBSD: sunxireg.h,v 1.3 2013/10/23 22:57:59 jasper Exp $	*/
d117 1
a117 1
#define	CPUCNTRS_ADDR		0x01c25200 /* used by sxitimer */
@


1.3
log
@whitespace
@
text
@d1 1
a1 1
/*	$OpenBSD: sunxireg.h,v 1.2 2013/10/23 18:01:52 jasper Exp $	*/
d61 4
d99 1
a99 1
#define	SS_ADDR			0x01c15000 /* not in use */
d102 5
@


1.2
log
@rename some defines as well
@
text
@d1 1
a1 1
/*	$OpenBSD: sunxireg.h,v 1.1 2013/10/23 17:08:48 jasper Exp $	*/
d62 8
a69 8
#define	UART0_ADDR		0x01c28000 
#define	UART1_ADDR		0x01c28400 
#define	UART2_ADDR		0x01c28800 
#define	UART3_ADDR		0x01c28c00 
#define	UART4_ADDR		0x01c29000 
#define	UART5_ADDR		0x01c29400 
#define	UART6_ADDR		0x01c29800 
#define	UART7_ADDR		0x01c29c00 
@


1.1
log
@rename 'allwinner' to 'sunxi' to actually match the SoC name instead of using
the vendor to follow our naming convention.

ok aalm@@ patrick@@
@
text
@d1 1
a1 1
/*	$OpenBSD: sunxireg.h,v 1.1 2013/10/22 13:22:18 jasper Exp $	*/
d91 2
a92 2
#define	AWESRAM_ADDR		0x00008000 /* combined area for EMAC fifos */
#define	AWESRAM_SIZE		0x4000
@

