#include <ch32v00X.h>
#include <ch32v00X_rcc.h>
#include <ch32v00X_misc.h>
#include <ch32v00X_i2c.h>
#include <debug.h>

#include "ledmux.h"
#include "uart.h"
#include "ds1302.h"
#include "pm.h"
#include "anim.h"
#include "pwm.h"

// Setup MODPlay
#define USE_MONO_OUTPUT 1
#define USE_LINEAR_INTERPOLATION 0
#define CHANNELS 4
#define pwm_shift 8 // PWM shift for 8-bit output
#define OSR 8 // Oversampling ratio for delta-sigma
#define SAMPLE_RATE 22050 // MOD playback sample rate
#define BUF_SAMPLES 128 // Audio samples (not PWM samples)
#include "extern/modplay.h"
#include "test_mod.h"

// MODPlay criticial functions to SRAM to speed up processing
ModPlayerStatus_t *RenderMOD(volatile uint8_t *buf, int len) __attribute__((section(".srodata"))) __attribute__((used));
ModPlayerStatus_t *ProcessMOD() __attribute__((section(".srodata"))) __attribute__((used));
void _RecalculateWaveform(Oscillator_t *oscillator) __attribute__((section(".srodata"))) __attribute__((used));

// Ring buffer for CH1 PWM compare values (0..255)
static volatile uint8_t  g_rb_ch1[BUF_SAMPLES * OSR];  // 8-bit PWM buffer with oversampling
static volatile uint32_t   g_buffer_offset = 0;  // Tracks which half of buffer DMA just finished

// MOD player pointer
static ModPlayerStatus_t *mod_player = NULL;

// Profiling statistics
typedef struct {
	uint32_t count;
	uint32_t total_cycles;
	uint32_t min_cycles;
	uint32_t max_cycles;
} ProfileStats_t;

static volatile ProfileStats_t g_profile_stats = {0, 0, UINT32_MAX, 0};

// /*
//  * DMA1 Channel 5 interrupt handler
//  * Called when DMA transfer is half-complete or fully complete
//  * This allows us to update the buffer half that's not currently being read
//  * Placed in SRAM for faster execution
//  */

// void DMA1_Channel5_IRQHandler(void) __attribute__((interrupt)) __attribute__((section(".srodata"))) __attribute__((used));
// // void DMA1_Channel5_IRQHandler(void) __attribute__((interrupt));
// void DMA1_Channel5_IRQHandler(void)
// {
// 	// Start profiling - capture SysTick counter (counts up)
// 	uint32_t start_cycles = SysTick->CNT;

// 	volatile uint32_t intfr = DMA1->INTFR;

// 	do
// 	{
// 		// Clear all interrupt flags for Channel 5
// 		DMA1->INTFCR = DMA1_IT_GL5;

// 		// Determine which buffer half to update based on interrupt type
// 		uint32_t offset = 0;
// 		if (intfr & DMA1_IT_TC5) {
// 			// Transfer Complete: DMA reading first half, update second half
// 			offset = BUF_SAMPLES / 2;
// 		} else if (intfr & DMA1_IT_HT5) {
// 			// Half Transfer: DMA reading second half, update first half
// 			offset = 0;
// 		} else {
// 			// No relevant interrupt, skip processing
// 			break;
// 		}

// 		g_buffer_offset = offset;

// 		// Render MOD audio samples with delta-sigma modulation
// 		if (mod_player) {
// 			RenderMOD(&g_rb_ch1[offset * OSR], BUF_SAMPLES/2);
// 		}

// 		// Re-check interrupt flags in case new interrupt occurred during handling
// 		intfr = DMA1->INTFR;
// 	} while (intfr & (DMA1_IT_TC5 | DMA1_IT_HT5));

// 	// End profiling - capture SysTick counter
// 	uint32_t end_cycles = SysTick->CNT;

// 	// Calculate elapsed cycles (SysTick counts up, handle wraparound)
// 	uint32_t elapsed;
// 	if (end_cycles >= start_cycles) {
// 		elapsed = end_cycles - start_cycles;
// 	} else {
// 		// Wrapped around
// 		elapsed = (SysTick->CMP - start_cycles) + end_cycles;
// 	}

// 	// Update statistics
// 	g_profile_stats.count++;
// 	g_profile_stats.total_cycles += elapsed;
// 	if (elapsed < g_profile_stats.min_cycles) {
// 		g_profile_stats.min_cycles = elapsed;
// 	}
// 	if (elapsed > g_profile_stats.max_cycles) {
// 		g_profile_stats.max_cycles = elapsed;
// 	}
// }

// /*
//  * initialize TIM1 for PWM
//  */
// void t1pwm_init( void )
// {
// 	// Enable GPIOD and TIM1
// 	// Also enable AFIO so remapping writes take effect
// 	RCC->PB2PCENR |= RCC_PB2Periph_GPIOC | RCC_PB2Periph_TIM1 | RCC_PB2Periph_AFIO;
// 	// RCC->AHBPCENR  |= RCC_AHBPeriph_DMA1;

// 	// Clear the TIM1_RM field and set the remap value (value 2 -> CH1N -> PC3)
// 	// AFIO->PCFR1 &= ~AFIO_PCFR1_TIM1_RM;      // clear the 2-bit field
// 	// AFIO->PCFR1 |=  AFIO_PCFR1_TIM1_RM_1 | AFIO_PCFR1_TIM1_RM_0;    // set remap = 2 (don't OR the same macro twice)

// 	// Set PC3 and PC4 low before configuring to ensure drivers are off
// 	GPIOC->OUTDR &= ~((1<<3) | (1<<4));
// 	GPIOC->CFGLR &= ~(0xf<<(4*3));
// 	GPIOC->CFGLR &= ~(0xf<<(4*4));

// 	// // PC3 is T1CH1N, 10MHz Output alt func, push-pull
// 	// GPIOC->CFGLR |= (GPIO_Speed_10MHz | GPIO_CNF_OUT_PP_AF)<<(4*3);

// 	// // PC4 is T1CH1, 10MHz Output alt func, push-pull
// 	// GPIOC->CFGLR |= (GPIO_Speed_10MHz | GPIO_CNF_OUT_PP_AF)<<(4*4);


// 	// Reset TIM1 to init all regs
// 	RCC->PB2PRSTR |=  RCC_PB2Periph_TIM1;
// 	RCC->PB2PRSTR &= ~RCC_PB2Periph_TIM1;
	
// 	// Prescaler to achieve sample/update rate
// 	TIM1->PSC = 0;  // 48MHz PWM clock

// 	// Auto Reload - determines PWM resolution
// 	TIM1->ATRLR = 255;  // 8-bit PWM, effective sample rate = 22.05 kHz * 8 (OSR)

// 	// Set Center aligned PWM on Timer 1 - reduces harmonics
// 	TIM1->CTLR1 &= ~TIM1_CTLR1_CMS;
// 	TIM1->CTLR1 |= TIM1_CTLR1_CMS_0;  // Mode 1: center-aligned, interrupt on down-count

// 	// Reload immediately
// 	TIM1->SWEVGR |=  TIM1_SWEVGR_UG;

// 	// Enable CH1N output, positive pol
// 	TIM1->CCER |= TIM1_CCER_CC1NE | TIM1_CCER_CC1NP;

// 	// Enable CH1 output, positive pol
// 	TIM1->CCER |= TIM1_CCER_CC1E | TIM1_CCER_CC1P;

// 	// CH1 Mode is output, PWM1 (CC1S = 00, OC1M = 110)
// 	TIM1->CHCTLR1 |= TIM1_CHCTLR1_OC1M_2 | TIM1_CHCTLR1_OC1M_1;

// 	// Set the Capture Compare Register value to 50% initially
// 	TIM1->CH1CVR = 128;

// 	// Enable TIM1 outputs
// 	TIM1->BDTR |= TIM1_BDTR_MOE;

// 	// --- Configure DMA1 Channel 5 for TIM1 CH1 (triggered by TIM1 Update) ---
// 	DMA1_Channel5->CFGR  = 0;
// 	DMA1_Channel5->PADDR = (uint32_t)&TIM1->CH1CVR;  // Peripheral: TIM1 CH1 compare register
// 	DMA1_Channel5->MADDR = (uint32_t)g_rb_ch1;       // Memory: CH1 ring buffer
// 	DMA1_Channel5->CNTR  = BUF_SAMPLES * OSR;        // Number of transfers (with oversampling)
// 	DMA1_Channel5->CFGR  = DMA_CFGR1_DIR |           // Memory to peripheral
// 						   // No MSIZE flags = 8-bit memory transfer
// 					       DMA_CFGR1_PSIZE_1 |       // 32-bit peripheral
// 	                       DMA_CFGR1_CIRC |          // Circular mode
// 						   DMA_CFGR1_PL |            // High priority
// 	                       DMA_CFGR1_MINC |          // Memory increment
// 	                       DMA_CFGR1_HTIE |          // Half-transfer interrupt enable
// 	                       DMA_CFGR1_TCIE;           // Transfer complete interrupt enable
// }

// /*
//  * Start PWM audio DMA
//  */
// void pwm_audio_start(void)
// {
// 	// Enable NVIC interrupt for DMA Channel 5 (for double-buffering)
// 	NVIC_EnableIRQ(DMA1_Channel5_IRQn);

// 	// Enable TIM1 DMA requests: UDE for CH1 (via DMA Ch5)
// 	TIM1->DMAINTENR |= TIM1_DMAINTENR_UDE;

// 	// Enable CH1 DMA channel
// 	DMA1_Channel5->CFGR |= DMA_CFGR1_EN;  // CH1 DMA (triggered by Update)

// 	// Start the timer - this begins the DMA transfers
// 	TIM1->CTLR1 |= TIM1_CTLR1_CEN;

// 	Delay_Us(100);
// 	// Ensure timer output is active before enabling pin drivers to prevent stuck speaker

// 	// PC3 is T1CH1N, 10MHz Output alt func, push-pull
// 	GPIOC->CFGLR |= (GPIO_Speed_10MHz | GPIO_CNF_OUT_PP_AF)<<(4*3);
// 	// PC4 is T1CH1, 10MHz Output alt func, push-pull
// 	GPIOC->CFGLR |= (GPIO_Speed_10MHz | GPIO_CNF_OUT_PP_AF)<<(4*4);

// }

// /*
//  * Stop PWM audio DMA
//  */
// void pwm_audio_stop(void)
// {
// 	GPIOC->CFGLR &= ~(0xf<<(4*3));
// 	GPIOC->CFGLR &= ~(0xf<<(4*4));

// 	TIM1->CTLR1 &= ~TIM1_CTLR1_CEN;
// 	TIM1->DMAINTENR &= ~TIM1_DMAINTENR_UDE;
// 	DMA1_Channel5->CFGR &= ~DMA_CFGR1_EN;
// 	NVIC_DisableIRQ(DMA1_Channel5_IRQn);
// }

// /*
//  * entry
//  */
// int main()
// {
// 	SystemInit();

// 	//printf("\r\r\n\nMOD Player with PWM/DMA Audio\n\r");

// 	t1pwm_init();

// 	//printf("Sample rate: %d Hz\n\r", SAMPLE_RATE);

// 	mod_player = InitMOD(test_mod, SAMPLE_RATE);

// 	//printf("MOD file loaded: %u bytes\n\r", test_mod_len);
// 	//printf("Channels: %d, Orders: %d, Patterns: %d\n\r",
// 	//       mod_player->channels, mod_player->orders, mod_player->maxpattern);

// 	// Fill entire buffer initially
// 	RenderMOD(g_rb_ch1, BUF_SAMPLES);

// 	// Reset counters
// 	g_buffer_offset = 0;

// 	// NOW start the DMA and timer
// 	pwm_audio_start();

// 	//printf("MOD playback active!\n\r");

// 	while(1)
// 	{
// 		Delay_Ms(2000);

// 		// Print MOD playback status
// 		if (mod_player) {
// 			//printf("Order: %d/%d, Row: %d/64, Tick: %d/%d\n\r",
// 			//       mod_player->order + 1, mod_player->orders,
// 			//       mod_player->row, mod_player->tick, mod_player->maxtick);
// 		}

// 		// Print profiling statistics
// 		if (g_profile_stats.count > 0) {
// 			uint32_t avg_cycles = g_profile_stats.total_cycles / g_profile_stats.count;

// 			// Convert cycles to microseconds
// 			uint32_t avg_us = (avg_cycles * 1000) / (FUNCONF_SYSTEM_CORE_CLOCK / 1000);
// 			uint32_t min_us = (g_profile_stats.min_cycles * 1000) / (FUNCONF_SYSTEM_CORE_CLOCK / 1000);
// 			uint32_t max_us = (g_profile_stats.max_cycles * 1000) / (FUNCONF_SYSTEM_CORE_CLOCK / 1000);

// 			// Calculate interrupt rate and CPU usage
// 			// Expected rate: 2 interrupts per buffer (HT + TC) * sample_rate / buffer_size
// 			// = 2 * 22050 / 64 ≈ 689 Hz
// 			uint32_t int_rate_hz = (2 * SAMPLE_RATE) / BUF_SAMPLES;  // interrupts per second
// 			uint32_t cpu_percent = (avg_cycles * int_rate_hz * 100) / FUNCONF_SYSTEM_CORE_CLOCK;

// 			//printf("IRQ: avg=%lu us, min=%lu us, max=%lu us, rate=%lu Hz, CPU=%lu%%\n\r",
// 			//       avg_us, min_us, max_us, int_rate_hz, cpu_percent);

// 			// Reset statistics for next interval
// 			g_profile_stats.count = 0;
// 			g_profile_stats.total_cycles = 0;
// 			g_profile_stats.min_cycles = UINT32_MAX;
// 			g_profile_stats.max_cycles = 0;
// 		}
// 	}
// }

int main(void) {
    SystemInit();
    RCC_SYSCLKConfig(RCC_SYSCLKSource_HSI);
    NVIC_PriorityGroupConfig(NVIC_PriorityGroup_1);
    PM_sysclk_pll48();
    // __enable_irq();
    Delay_Init();
    UART_Init(230400);
    PM_standby_init(1000);
    PM_standby_enter(ON_STANDBY_EXIT_PLL48_SYSCLK);

    DS1302_init_basic();
    // printf("SystemCoreClock: %d Hz.\r\n", (int) SystemCoreClock);
    // printf("Device ID: 0x%08x.\r\n", (uint) DBGMCU_GetDEVID());
    // printf("Setting default RTC time.\r\n");

    rtc_time_t t_set = {
        .sec   = 0,
        .min   = 0,
        .hour  = 8,
        .day   = 1,
        .month = 1,
        .year  = 2026,
        .dow   = 4,
    };
    DS1302_set_time(&t_set);

    PWM_init();
    ANIM_setup();
    for (;;)
        ANIM_job();

    return 0;
}