module ALU(SW, KEY, LEDR, HEX0, HEX1, HEX2, HEX3, HEX4, HEX5);
    output [7:0]LEDR;
    output HEX0;
    output HEX1;
    output HEX2;
    output HEX3;
    output HEX4;
    output HEX5;
    input [7:0]SW;
    input [2:0]KEY;
    //wire [4:0]sum1;
    //wire [4:0]sum2;
always @(posedge clock)

begin
	if (reset_n == 1'b0)
		q <= 0;
	else
		q<= d;
end
		