Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (win64) Build 1412921 Wed Nov 18 09:43:45 MST 2015
| Date         : Tue Feb 09 00:39:50 2016
| Host         : DESKTOP-SG5D71V running 64-bit major release  (build 9200)
| Command      : report_timing -file ./report/pyrconstuct_top_timing_synth.rpt
| Design       : pyrconstuct_top
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -2.903ns  (required time - arrival time)
  Source:                 pyrconstuct_top_Loop_3_proc_U0/ap_reg_ppstg_exitcond_i1_reg_299_pp0_it1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pyrconstuct_top_Loop_3_proc_U0/limits_U/pyrconstuct_top_Loop_3_proc_limits_rom_U/q0_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.771ns  (logic 4.279ns (55.064%)  route 3.492ns (44.936%))
  Logic Levels:           13  (CARRY4=9 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.563ns = ( 6.563 - 5.000 ) 
    Source Clock Delay      (SCD):    1.737ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=11175, unset)        1.737     1.737    pyrconstuct_top_Loop_3_proc_U0/ap_clk
                         FDRE                                         r  pyrconstuct_top_Loop_3_proc_U0/ap_reg_ppstg_exitcond_i1_reg_299_pp0_it1_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     2.255 r  pyrconstuct_top_Loop_3_proc_U0/ap_reg_ppstg_exitcond_i1_reg_299_pp0_it1_reg[0]/Q
                         net (fo=86, unplaced)        0.837     3.092    pyrconstuct_top_Loop_3_proc_U0/ap_reg_ppstg_exitcond_i1_reg_299_pp0_it1
                         LUT4 (Prop_lut4_I1_O)        0.295     3.387 r  pyrconstuct_top_Loop_3_proc_U0/i_1_reg_338[0]_i_57/O
                         net (fo=1, unplaced)         0.334     3.721    pyrconstuct_top_Loop_3_proc_U0/idx_phi_fu_136_p4[0]
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     4.316 r  pyrconstuct_top_Loop_3_proc_U0/i_1_reg_338_reg[0]_i_40/CO[3]
                         net (fo=1, unplaced)         0.009     4.325    pyrconstuct_top_Loop_3_proc_U0/i_1_reg_338_reg[0]_i_40_n_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.442 r  pyrconstuct_top_Loop_3_proc_U0/i_1_reg_338_reg[0]_i_39/CO[3]
                         net (fo=1, unplaced)         0.000     4.442    pyrconstuct_top_Loop_3_proc_U0/i_1_reg_338_reg[0]_i_39_n_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.559 r  pyrconstuct_top_Loop_3_proc_U0/i_1_reg_338_reg[0]_i_27/CO[3]
                         net (fo=1, unplaced)         0.000     4.559    pyrconstuct_top_Loop_3_proc_U0/i_1_reg_338_reg[0]_i_27_n_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.676 r  pyrconstuct_top_Loop_3_proc_U0/i_1_reg_338_reg[0]_i_26/CO[3]
                         net (fo=1, unplaced)         0.000     4.676    pyrconstuct_top_Loop_3_proc_U0/i_1_reg_338_reg[0]_i_26_n_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.793 r  pyrconstuct_top_Loop_3_proc_U0/i_1_reg_338_reg[0]_i_25/CO[3]
                         net (fo=1, unplaced)         0.000     4.793    pyrconstuct_top_Loop_3_proc_U0/i_1_reg_338_reg[0]_i_25_n_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.910 r  pyrconstuct_top_Loop_3_proc_U0/i_1_reg_338_reg[0]_i_20/CO[3]
                         net (fo=1, unplaced)         0.000     4.910    pyrconstuct_top_Loop_3_proc_U0/i_1_reg_338_reg[0]_i_20_n_2
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     5.166 f  pyrconstuct_top_Loop_3_proc_U0/i_1_reg_338_reg[0]_i_19/O[2]
                         net (fo=1, unplaced)         0.905     6.071    pyrconstuct_top_Loop_3_proc_U0/i_fu_203_p2[27]
                         LUT3 (Prop_lut3_I0_O)        0.301     6.372 r  pyrconstuct_top_Loop_3_proc_U0/i_1_reg_338[0]_i_11/O
                         net (fo=1, unplaced)         0.000     6.372    pyrconstuct_top_Loop_3_proc_U0/limits_U/pyrconstuct_top_Loop_3_proc_limits_rom_U/idx_reg_132_reg[31][1]
                         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     6.946 r  pyrconstuct_top_Loop_3_proc_U0/limits_U/pyrconstuct_top_Loop_3_proc_limits_rom_U/i_1_reg_338_reg[0]_i_4/CO[2]
                         net (fo=3, unplaced)         0.470     7.416    pyrconstuct_top_Loop_3_proc_U0/limits_U/pyrconstuct_top_Loop_3_proc_limits_rom_U/i_1_reg_338_reg[0][0]
                         LUT2 (Prop_lut2_I1_O)        0.310     7.726 r  pyrconstuct_top_Loop_3_proc_U0/limits_U/pyrconstuct_top_Loop_3_proc_limits_rom_U/q0[9]_i_9/O
                         net (fo=1, unplaced)         0.000     7.726    pyrconstuct_top_Loop_3_proc_U0/limits_U/pyrconstuct_top_Loop_3_proc_limits_rom_U/q0[9]_i_9_n_2
                         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544     8.270 f  pyrconstuct_top_Loop_3_proc_U0/limits_U/pyrconstuct_top_Loop_3_proc_limits_rom_U/q0_reg[9]_i_3/O[2]
                         net (fo=6, unplaced)         0.937     9.207    pyrconstuct_top_Loop_3_proc_U0/limits_U/pyrconstuct_top_Loop_3_proc_limits_rom_U/l_fu_219_p2_0[2]
                         LUT6 (Prop_lut6_I0_O)        0.301     9.508 r  pyrconstuct_top_Loop_3_proc_U0/limits_U/pyrconstuct_top_Loop_3_proc_limits_rom_U/q0[4]_i_1/O
                         net (fo=1, unplaced)         0.000     9.508    pyrconstuct_top_Loop_3_proc_U0/limits_U/pyrconstuct_top_Loop_3_proc_limits_rom_U/q0[4]_i_1_n_2
                         FDRE                                         r  pyrconstuct_top_Loop_3_proc_U0/limits_U/pyrconstuct_top_Loop_3_proc_limits_rom_U/q0_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=11175, unset)        1.563     6.563    pyrconstuct_top_Loop_3_proc_U0/limits_U/pyrconstuct_top_Loop_3_proc_limits_rom_U/ap_clk
                         FDRE                                         r  pyrconstuct_top_Loop_3_proc_U0/limits_U/pyrconstuct_top_Loop_3_proc_limits_rom_U/q0_reg[4]/C
                         clock pessimism              0.000     6.563    
                         clock uncertainty           -0.035     6.528    
                         FDRE (Setup_fdre_C_D)        0.077     6.605    pyrconstuct_top_Loop_3_proc_U0/limits_U/pyrconstuct_top_Loop_3_proc_limits_rom_U/q0_reg[4]
  -------------------------------------------------------------------
                         required time                          6.605    
                         arrival time                          -9.508    
  -------------------------------------------------------------------
                         slack                                 -2.903    




