#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sun Dec  6 23:50:26 2020
# Process ID: 5585
# Current directory: /home/esteban/UNAL/AnalogElectrinicsII/Clases/20201206_WP06_SoC_initial_include_verilog/WP06_SoC_initial_include_verilog/SoC_project_includeVerilog/build/nexys4ddr/gateware
# Command line: vivado -mode batch -source nexys4ddr.tcl
# Log file: /home/esteban/UNAL/AnalogElectrinicsII/Clases/20201206_WP06_SoC_initial_include_verilog/WP06_SoC_initial_include_verilog/SoC_project_includeVerilog/build/nexys4ddr/gateware/vivado.log
# Journal file: /home/esteban/UNAL/AnalogElectrinicsII/Clases/20201206_WP06_SoC_initial_include_verilog/WP06_SoC_initial_include_verilog/SoC_project_includeVerilog/build/nexys4ddr/gateware/vivado.jou
#-----------------------------------------------------------
source nexys4ddr.tcl
# create_project -force -name nexys4ddr -part xc7a100t-CSG324-1
# set_msg_config -id {Common 17-55} -new_severity {Warning}
# read_verilog {/home/esteban/UNAL/AnalogElectrinicsII/Clases/20201206_WP06_SoC_initial_include_verilog/WP06_SoC_initial_include_verilog/SoC_project_includeVerilog/module/verilog/camara/camara.v}
# read_verilog {/home/esteban/UNAL/AnalogElectrinicsII/Clases/20201206_WP06_SoC_initial_include_verilog/WP06_SoC_initial_include_verilog/SoC_project_includeVerilog/module/verilog/camara/buffer_ram_dp.v}
# read_verilog {/home/esteban/UNAL/AnalogElectrinicsII/Clases/20201206_WP06_SoC_initial_include_verilog/WP06_SoC_initial_include_verilog/SoC_project_includeVerilog/module/verilog/camara/cam_read.v}
# read_verilog {/home/esteban/UNAL/AnalogElectrinicsII/Clases/20201206_WP06_SoC_initial_include_verilog/WP06_SoC_initial_include_verilog/SoC_project_includeVerilog/module/verilog/camara/VGA_driver.v}
# read_verilog {/home/esteban/UNAL/AnalogElectrinicsII/Clases/20201206_WP06_SoC_initial_include_verilog/WP06_SoC_initial_include_verilog/SoC_project_includeVerilog/module/verilog/camara/PLL/clk24_25_nexys4.v}
# read_verilog {/home/esteban/UNAL/AnalogElectrinicsII/Clases/20201206_WP06_SoC_initial_include_verilog/WP06_SoC_initial_include_verilog/SoC_project_includeVerilog/module/verilog/camara/PLL/clk24_25_nexys4_0.v}
# read_verilog {/home/esteban/UNAL/AnalogElectrinicsII/Clases/20201206_WP06_SoC_initial_include_verilog/WP06_SoC_initial_include_verilog/SoC_project_includeVerilog/module/verilog/camara/PLL/clk24_25_nexys4_clk_wiz.v}
# read_verilog {/opt/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v}
# read_verilog {/home/esteban/UNAL/AnalogElectrinicsII/Clases/20201206_WP06_SoC_initial_include_verilog/WP06_SoC_initial_include_verilog/SoC_project_includeVerilog/build/nexys4ddr/gateware/nexys4ddr.v}
# read_xdc nexys4ddr.xdc
# set_property PROCESSING_ORDER EARLY [get_files nexys4ddr.xdc]
# synth_design -directive default -top nexys4ddr -part xc7a100t-CSG324-1
Command: synth_design -directive default -top nexys4ddr -part xc7a100t-CSG324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5595 
WARNING: [Synth 8-2507] parameter declaration becomes local in camara with formal parameter declaration list [/home/esteban/UNAL/AnalogElectrinicsII/Clases/20201206_WP06_SoC_initial_include_verilog/WP06_SoC_initial_include_verilog/SoC_project_includeVerilog/module/verilog/camara/camara.v:57]
WARNING: [Synth 8-2507] parameter declaration becomes local in camara with formal parameter declaration list [/home/esteban/UNAL/AnalogElectrinicsII/Clases/20201206_WP06_SoC_initial_include_verilog/WP06_SoC_initial_include_verilog/SoC_project_includeVerilog/module/verilog/camara/camara.v:58]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1889.668 ; gain = 205.652 ; free physical = 3001 ; free virtual = 9361
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'nexys4ddr' [/home/esteban/UNAL/AnalogElectrinicsII/Clases/20201206_WP06_SoC_initial_include_verilog/WP06_SoC_initial_include_verilog/SoC_project_includeVerilog/build/nexys4ddr/gateware/nexys4ddr.v:4]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/esteban/UNAL/AnalogElectrinicsII/Clases/20201206_WP06_SoC_initial_include_verilog/WP06_SoC_initial_include_verilog/SoC_project_includeVerilog/build/nexys4ddr/gateware/nexys4ddr.v:758]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/esteban/UNAL/AnalogElectrinicsII/Clases/20201206_WP06_SoC_initial_include_verilog/WP06_SoC_initial_include_verilog/SoC_project_includeVerilog/build/nexys4ddr/gateware/nexys4ddr.v:758]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/esteban/UNAL/AnalogElectrinicsII/Clases/20201206_WP06_SoC_initial_include_verilog/WP06_SoC_initial_include_verilog/SoC_project_includeVerilog/build/nexys4ddr/gateware/nexys4ddr.v:759]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/esteban/UNAL/AnalogElectrinicsII/Clases/20201206_WP06_SoC_initial_include_verilog/WP06_SoC_initial_include_verilog/SoC_project_includeVerilog/build/nexys4ddr/gateware/nexys4ddr.v:759]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/esteban/UNAL/AnalogElectrinicsII/Clases/20201206_WP06_SoC_initial_include_verilog/WP06_SoC_initial_include_verilog/SoC_project_includeVerilog/build/nexys4ddr/gateware/nexys4ddr.v:760]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/esteban/UNAL/AnalogElectrinicsII/Clases/20201206_WP06_SoC_initial_include_verilog/WP06_SoC_initial_include_verilog/SoC_project_includeVerilog/build/nexys4ddr/gateware/nexys4ddr.v:760]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/esteban/UNAL/AnalogElectrinicsII/Clases/20201206_WP06_SoC_initial_include_verilog/WP06_SoC_initial_include_verilog/SoC_project_includeVerilog/build/nexys4ddr/gateware/nexys4ddr.v:761]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/esteban/UNAL/AnalogElectrinicsII/Clases/20201206_WP06_SoC_initial_include_verilog/WP06_SoC_initial_include_verilog/SoC_project_includeVerilog/build/nexys4ddr/gateware/nexys4ddr.v:761]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/esteban/UNAL/AnalogElectrinicsII/Clases/20201206_WP06_SoC_initial_include_verilog/WP06_SoC_initial_include_verilog/SoC_project_includeVerilog/build/nexys4ddr/gateware/nexys4ddr.v:763]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/esteban/UNAL/AnalogElectrinicsII/Clases/20201206_WP06_SoC_initial_include_verilog/WP06_SoC_initial_include_verilog/SoC_project_includeVerilog/build/nexys4ddr/gateware/nexys4ddr.v:763]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/esteban/UNAL/AnalogElectrinicsII/Clases/20201206_WP06_SoC_initial_include_verilog/WP06_SoC_initial_include_verilog/SoC_project_includeVerilog/build/nexys4ddr/gateware/nexys4ddr.v:764]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/esteban/UNAL/AnalogElectrinicsII/Clases/20201206_WP06_SoC_initial_include_verilog/WP06_SoC_initial_include_verilog/SoC_project_includeVerilog/build/nexys4ddr/gateware/nexys4ddr.v:764]
INFO: [Synth 8-3876] $readmem data file 'mem.init' is read successfully [/home/esteban/UNAL/AnalogElectrinicsII/Clases/20201206_WP06_SoC_initial_include_verilog/WP06_SoC_initial_include_verilog/SoC_project_includeVerilog/build/nexys4ddr/gateware/nexys4ddr.v:2233]
INFO: [Synth 8-3876] $readmem data file 'mem_1.init' is read successfully [/home/esteban/UNAL/AnalogElectrinicsII/Clases/20201206_WP06_SoC_initial_include_verilog/WP06_SoC_initial_include_verilog/SoC_project_includeVerilog/build/nexys4ddr/gateware/nexys4ddr.v:2253]
INFO: [Synth 8-3876] $readmem data file 'mem_2.init' is read successfully [/home/esteban/UNAL/AnalogElectrinicsII/Clases/20201206_WP06_SoC_initial_include_verilog/WP06_SoC_initial_include_verilog/SoC_project_includeVerilog/build/nexys4ddr/gateware/nexys4ddr.v:2273]
INFO: [Synth 8-155] case statement is not full and has no default [/home/esteban/UNAL/AnalogElectrinicsII/Clases/20201206_WP06_SoC_initial_include_verilog/WP06_SoC_initial_include_verilog/SoC_project_includeVerilog/build/nexys4ddr/gateware/nexys4ddr.v:1737]
INFO: [Synth 8-155] case statement is not full and has no default [/home/esteban/UNAL/AnalogElectrinicsII/Clases/20201206_WP06_SoC_initial_include_verilog/WP06_SoC_initial_include_verilog/SoC_project_includeVerilog/build/nexys4ddr/gateware/nexys4ddr.v:1745]
INFO: [Synth 8-155] case statement is not full and has no default [/home/esteban/UNAL/AnalogElectrinicsII/Clases/20201206_WP06_SoC_initial_include_verilog/WP06_SoC_initial_include_verilog/SoC_project_includeVerilog/build/nexys4ddr/gateware/nexys4ddr.v:1776]
INFO: [Synth 8-155] case statement is not full and has no default [/home/esteban/UNAL/AnalogElectrinicsII/Clases/20201206_WP06_SoC_initial_include_verilog/WP06_SoC_initial_include_verilog/SoC_project_includeVerilog/build/nexys4ddr/gateware/nexys4ddr.v:1859]
INFO: [Synth 8-155] case statement is not full and has no default [/home/esteban/UNAL/AnalogElectrinicsII/Clases/20201206_WP06_SoC_initial_include_verilog/WP06_SoC_initial_include_verilog/SoC_project_includeVerilog/build/nexys4ddr/gateware/nexys4ddr.v:1927]
INFO: [Synth 8-155] case statement is not full and has no default [/home/esteban/UNAL/AnalogElectrinicsII/Clases/20201206_WP06_SoC_initial_include_verilog/WP06_SoC_initial_include_verilog/SoC_project_includeVerilog/build/nexys4ddr/gateware/nexys4ddr.v:1995]
INFO: [Synth 8-155] case statement is not full and has no default [/home/esteban/UNAL/AnalogElectrinicsII/Clases/20201206_WP06_SoC_initial_include_verilog/WP06_SoC_initial_include_verilog/SoC_project_includeVerilog/build/nexys4ddr/gateware/nexys4ddr.v:2007]
INFO: [Synth 8-155] case statement is not full and has no default [/home/esteban/UNAL/AnalogElectrinicsII/Clases/20201206_WP06_SoC_initial_include_verilog/WP06_SoC_initial_include_verilog/SoC_project_includeVerilog/build/nexys4ddr/gateware/nexys4ddr.v:2097]
INFO: [Synth 8-6157] synthesizing module 'camara' [/home/esteban/UNAL/AnalogElectrinicsII/Clases/20201206_WP06_SoC_initial_include_verilog/WP06_SoC_initial_include_verilog/SoC_project_includeVerilog/module/verilog/camara/camara.v:21]
	Parameter AW bound to: 15 - type: integer 
	Parameter CAM_SCREEN_X bound to: 160 - type: integer 
	Parameter CAM_SCREEN_Y bound to: 120 - type: integer 
	Parameter DW bound to: 12 - type: integer 
	Parameter imaSiz bound to: 19200 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'clk24_25_nexys4' [/home/esteban/UNAL/AnalogElectrinicsII/Clases/20201206_WP06_SoC_initial_include_verilog/WP06_SoC_initial_include_verilog/SoC_project_includeVerilog/module/verilog/camara/PLL/clk24_25_nexys4.v:71]
INFO: [Synth 8-6157] synthesizing module 'clk24_25_nexys4_clk_wiz' [/home/esteban/UNAL/AnalogElectrinicsII/Clases/20201206_WP06_SoC_initial_include_verilog/WP06_SoC_initial_include_verilog/SoC_project_includeVerilog/module/verilog/camara/PLL/clk24_25_nexys4_clk_wiz.v:69]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/home/esteban/programs/Vivado/2019.2/scripts/rt/data/unisim_comp.v:1075]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (1#1) [/home/esteban/programs/Vivado/2019.2/scripts/rt/data/unisim_comp.v:1075]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [/home/esteban/programs/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39940]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 9.750000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: double 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 40.625000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 39 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: double 
	Parameter REF_JITTER2 bound to: 0.010000 - type: double 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (2#1) [/home/esteban/programs/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39940]
INFO: [Synth 8-6155] done synthesizing module 'clk24_25_nexys4_clk_wiz' (3#1) [/home/esteban/UNAL/AnalogElectrinicsII/Clases/20201206_WP06_SoC_initial_include_verilog/WP06_SoC_initial_include_verilog/SoC_project_includeVerilog/module/verilog/camara/PLL/clk24_25_nexys4_clk_wiz.v:69]
INFO: [Synth 8-6155] done synthesizing module 'clk24_25_nexys4' (4#1) [/home/esteban/UNAL/AnalogElectrinicsII/Clases/20201206_WP06_SoC_initial_include_verilog/WP06_SoC_initial_include_verilog/SoC_project_includeVerilog/module/verilog/camara/PLL/clk24_25_nexys4.v:71]
WARNING: [Synth 8-7023] instance 'clk25_24' of module 'clk24_25_nexys4' has 5 connections declared, but only 4 given [/home/esteban/UNAL/AnalogElectrinicsII/Clases/20201206_WP06_SoC_initial_include_verilog/WP06_SoC_initial_include_verilog/SoC_project_includeVerilog/module/verilog/camara/camara.v:107]
INFO: [Synth 8-6157] synthesizing module 'cam_read' [/home/esteban/UNAL/AnalogElectrinicsII/Clases/20201206_WP06_SoC_initial_include_verilog/WP06_SoC_initial_include_verilog/SoC_project_includeVerilog/module/verilog/camara/cam_read.v:21]
	Parameter AW bound to: 15 - type: integer 
	Parameter DW bound to: 12 - type: integer 
	Parameter INIT bound to: 32'sb00000000000000000000000000000000 
	Parameter BYTE1 bound to: 1 - type: integer 
	Parameter BYTE2 bound to: 2 - type: integer 
	Parameter NOTHING bound to: 3 - type: integer 
	Parameter imaSiz bound to: 19199 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/esteban/UNAL/AnalogElectrinicsII/Clases/20201206_WP06_SoC_initial_include_verilog/WP06_SoC_initial_include_verilog/SoC_project_includeVerilog/module/verilog/camara/cam_read.v:64]
INFO: [Synth 8-6155] done synthesizing module 'cam_read' (5#1) [/home/esteban/UNAL/AnalogElectrinicsII/Clases/20201206_WP06_SoC_initial_include_verilog/WP06_SoC_initial_include_verilog/SoC_project_includeVerilog/module/verilog/camara/cam_read.v:21]
INFO: [Synth 8-6157] synthesizing module 'buffer_ram_dp' [/home/esteban/UNAL/AnalogElectrinicsII/Clases/20201206_WP06_SoC_initial_include_verilog/WP06_SoC_initial_include_verilog/SoC_project_includeVerilog/module/verilog/camara/buffer_ram_dp.v:27]
	Parameter AW bound to: 15 - type: integer 
	Parameter DW bound to: 12 - type: integer 
	Parameter imageFILE bound to: D:/UNAL/semester6/digitali/proyecto/wp2-simulacion-captura-grupo-03/src/sources/imagen.men - type: string 
	Parameter NPOS bound to: 32768 - type: integer 
	Parameter imaSiz bound to: 19200 - type: integer 
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file 'D:/UNAL/semester6/digitali/proyecto/wp2-simulacion-captura-grupo-03/src/sources/imagen.men'; please make sure the file is added to project and has read permission, ignoring [/home/esteban/UNAL/AnalogElectrinicsII/Clases/20201206_WP06_SoC_initial_include_verilog/WP06_SoC_initial_include_verilog/SoC_project_includeVerilog/module/verilog/camara/buffer_ram_dp.v:67]
INFO: [Synth 8-6155] done synthesizing module 'buffer_ram_dp' (6#1) [/home/esteban/UNAL/AnalogElectrinicsII/Clases/20201206_WP06_SoC_initial_include_verilog/WP06_SoC_initial_include_verilog/SoC_project_includeVerilog/module/verilog/camara/buffer_ram_dp.v:27]
INFO: [Synth 8-6157] synthesizing module 'VGA_Driver' [/home/esteban/UNAL/AnalogElectrinicsII/Clases/20201206_WP06_SoC_initial_include_verilog/WP06_SoC_initial_include_verilog/SoC_project_includeVerilog/module/verilog/camara/VGA_driver.v:19]
	Parameter DW bound to: 12 - type: integer 
	Parameter SCREEN_X bound to: 640 - type: integer 
	Parameter FRONT_PORCH_X bound to: 16 - type: integer 
	Parameter SYNC_PULSE_X bound to: 96 - type: integer 
	Parameter BACK_PORCH_X bound to: 48 - type: integer 
	Parameter TOTAL_SCREEN_X bound to: 800 - type: integer 
	Parameter SCREEN_Y bound to: 480 - type: integer 
	Parameter FRONT_PORCH_Y bound to: 10 - type: integer 
	Parameter SYNC_PULSE_Y bound to: 2 - type: integer 
	Parameter BACK_PORCH_Y bound to: 33 - type: integer 
	Parameter TOTAL_SCREEN_Y bound to: 525 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'VGA_Driver' (7#1) [/home/esteban/UNAL/AnalogElectrinicsII/Clases/20201206_WP06_SoC_initial_include_verilog/WP06_SoC_initial_include_verilog/SoC_project_includeVerilog/module/verilog/camara/VGA_driver.v:19]
WARNING: [Synth 8-3848] Net done in module/entity camara does not have driver. [/home/esteban/UNAL/AnalogElectrinicsII/Clases/20201206_WP06_SoC_initial_include_verilog/WP06_SoC_initial_include_verilog/SoC_project_includeVerilog/module/verilog/camara/camara.v:47]
WARNING: [Synth 8-3848] Net mem_px_data in module/entity camara does not have driver. [/home/esteban/UNAL/AnalogElectrinicsII/Clases/20201206_WP06_SoC_initial_include_verilog/WP06_SoC_initial_include_verilog/SoC_project_includeVerilog/module/verilog/camara/camara.v:49]
INFO: [Synth 8-6155] done synthesizing module 'camara' (8#1) [/home/esteban/UNAL/AnalogElectrinicsII/Clases/20201206_WP06_SoC_initial_include_verilog/WP06_SoC_initial_include_verilog/SoC_project_includeVerilog/module/verilog/camara/camara.v:21]
INFO: [Synth 8-6157] synthesizing module 'picorv32' [/opt/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:62]
	Parameter ENABLE_COUNTERS bound to: 1'b1 
	Parameter ENABLE_COUNTERS64 bound to: 1'b1 
	Parameter ENABLE_REGS_16_31 bound to: 1'b1 
	Parameter ENABLE_REGS_DUALPORT bound to: 1'b1 
	Parameter LATCHED_MEM_RDATA bound to: 1'b0 
	Parameter TWO_STAGE_SHIFT bound to: 1'b1 
	Parameter BARREL_SHIFTER bound to: 1'b0 
	Parameter TWO_CYCLE_COMPARE bound to: 1'b0 
	Parameter TWO_CYCLE_ALU bound to: 1'b0 
	Parameter COMPRESSED_ISA bound to: 1'b0 
	Parameter CATCH_MISALIGN bound to: 1'b1 
	Parameter CATCH_ILLINSN bound to: 1'b1 
	Parameter ENABLE_PCPI bound to: 1'b0 
	Parameter ENABLE_MUL bound to: 1'b1 
	Parameter ENABLE_FAST_MUL bound to: 1'b0 
	Parameter ENABLE_DIV bound to: 1'b1 
	Parameter ENABLE_IRQ bound to: 1'b1 
	Parameter ENABLE_IRQ_QREGS bound to: 1'b1 
	Parameter ENABLE_IRQ_TIMER bound to: 1'b1 
	Parameter ENABLE_TRACE bound to: 1'b0 
	Parameter REGS_INIT_ZERO bound to: 1'b0 
	Parameter MASKED_IRQ bound to: 0 - type: integer 
	Parameter LATCHED_IRQ bound to: -1 - type: integer 
	Parameter PROGADDR_RESET bound to: 0 - type: integer 
	Parameter PROGADDR_IRQ bound to: 16 - type: integer 
	Parameter STACKADDR bound to: -1 - type: integer 
	Parameter irq_timer bound to: 0 - type: integer 
	Parameter irq_ebreak bound to: 1 - type: integer 
	Parameter irq_buserror bound to: 2 - type: integer 
	Parameter irqregs_offset bound to: 32 - type: integer 
	Parameter regfile_size bound to: 36 - type: integer 
	Parameter regindex_bits bound to: 6 - type: integer 
	Parameter WITH_PCPI bound to: 1'b1 
	Parameter TRACE_BRANCH bound to: 36'b000100000000000000000000000000000000 
	Parameter TRACE_ADDR bound to: 36'b001000000000000000000000000000000000 
	Parameter TRACE_IRQ bound to: 36'b100000000000000000000000000000000000 
	Parameter cpu_state_trap bound to: 8'b10000000 
	Parameter cpu_state_fetch bound to: 8'b01000000 
	Parameter cpu_state_ld_rs1 bound to: 8'b00100000 
	Parameter cpu_state_ld_rs2 bound to: 8'b00010000 
	Parameter cpu_state_exec bound to: 8'b00001000 
	Parameter cpu_state_shift bound to: 8'b00000100 
	Parameter cpu_state_stmem bound to: 8'b00000010 
	Parameter cpu_state_ldmem bound to: 8'b00000001 
INFO: [Synth 8-6157] synthesizing module 'picorv32_pcpi_mul' [/opt/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2192]
	Parameter STEPS_AT_ONCE bound to: 1 - type: integer 
	Parameter CARRY_CHAIN bound to: 4 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/opt/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2223]
INFO: [Synth 8-4471] merging register 'pcpi_ready_reg' into 'pcpi_wr_reg' [/opt/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2304]
WARNING: [Synth 8-6014] Unused sequential element pcpi_ready_reg was removed.  [/opt/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2304]
INFO: [Synth 8-6155] done synthesizing module 'picorv32_pcpi_mul' (9#1) [/opt/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2192]
INFO: [Synth 8-6157] synthesizing module 'picorv32_pcpi_div' [/opt/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2415]
INFO: [Synth 8-155] case statement is not full and has no default [/opt/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2440]
INFO: [Synth 8-4471] merging register 'pcpi_wr_reg' into 'pcpi_ready_reg' [/opt/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2461]
WARNING: [Synth 8-6014] Unused sequential element pcpi_wr_reg was removed.  [/opt/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2461]
INFO: [Synth 8-6155] done synthesizing module 'picorv32_pcpi_div' (10#1) [/opt/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:2415]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/opt/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:332]
INFO: [Synth 8-155] case statement is not full and has no default [/opt/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:332]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [/opt/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:403]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/opt/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1117]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/opt/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1247]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [/opt/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1247]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/opt/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1264]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [/opt/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1264]
WARNING: [Synth 8-151] case item 1'b0 is unreachable [/opt/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1264]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/opt/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1310]
INFO: [Synth 8-155] case statement is not full and has no default [/opt/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1310]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/opt/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1481]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [/opt/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1481]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/opt/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1493]
INFO: [Synth 8-155] case statement is not full and has no default [/opt/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1493]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/opt/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1579]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/opt/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1623]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [/opt/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1623]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/opt/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1731]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/opt/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1762]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/opt/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1832]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [/opt/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1832]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/opt/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1840]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [/opt/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1840]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/opt/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1855]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [/opt/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1855]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/opt/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1880]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [/opt/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1880]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/opt/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1897]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [/opt/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1897]
WARNING: [Synth 8-6014] Unused sequential element mem_la_firstword_reg_reg was removed.  [/opt/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:392]
WARNING: [Synth 8-6014] Unused sequential element last_mem_valid_reg was removed.  [/opt/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:393]
WARNING: [Synth 8-6014] Unused sequential element next_insn_opcode_reg was removed.  [/opt/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:433]
WARNING: [Synth 8-6014] Unused sequential element mem_la_secondword_reg was removed.  [/opt/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:571]
WARNING: [Synth 8-6014] Unused sequential element prefetched_high_word_reg was removed.  [/opt/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:572]
WARNING: [Synth 8-6014] Unused sequential element q_ascii_instr_reg was removed.  [/opt/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:777]
WARNING: [Synth 8-6014] Unused sequential element q_insn_imm_reg was removed.  [/opt/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:778]
WARNING: [Synth 8-6014] Unused sequential element q_insn_opcode_reg was removed.  [/opt/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:779]
WARNING: [Synth 8-6014] Unused sequential element q_insn_rs1_reg was removed.  [/opt/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:780]
WARNING: [Synth 8-6014] Unused sequential element q_insn_rs2_reg was removed.  [/opt/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:781]
WARNING: [Synth 8-6014] Unused sequential element q_insn_rd_reg was removed.  [/opt/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:782]
WARNING: [Synth 8-6014] Unused sequential element dbg_next_reg was removed.  [/opt/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:783]
WARNING: [Synth 8-6014] Unused sequential element dbg_valid_insn_reg was removed.  [/opt/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:786]
WARNING: [Synth 8-6014] Unused sequential element cached_ascii_instr_reg was removed.  [/opt/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:791]
WARNING: [Synth 8-6014] Unused sequential element cached_insn_imm_reg was removed.  [/opt/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:792]
WARNING: [Synth 8-6014] Unused sequential element cached_insn_opcode_reg was removed.  [/opt/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:794]
WARNING: [Synth 8-6014] Unused sequential element cached_insn_rs1_reg was removed.  [/opt/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:797]
WARNING: [Synth 8-6014] Unused sequential element cached_insn_rs2_reg was removed.  [/opt/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:798]
WARNING: [Synth 8-6014] Unused sequential element cached_insn_rd_reg was removed.  [/opt/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:799]
WARNING: [Synth 8-6014] Unused sequential element dbg_insn_addr_reg was removed.  [/opt/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:803]
WARNING: [Synth 8-6014] Unused sequential element clear_prefetched_high_word_q_reg was removed.  [/opt/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1288]
WARNING: [Synth 8-6014] Unused sequential element set_mem_do_rinst_reg was removed.  [/opt/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1401]
WARNING: [Synth 8-6014] Unused sequential element set_mem_do_rdata_reg was removed.  [/opt/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1402]
WARNING: [Synth 8-6014] Unused sequential element set_mem_do_wdata_reg was removed.  [/opt/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1403]
WARNING: [Synth 8-6014] Unused sequential element alu_out_0_q_reg was removed.  [/opt/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1405]
WARNING: [Synth 8-6014] Unused sequential element alu_wait_reg was removed.  [/opt/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1408]
WARNING: [Synth 8-6014] Unused sequential element alu_wait_2_reg was removed.  [/opt/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1409]
WARNING: [Synth 8-6014] Unused sequential element dbg_rs1val_reg was removed.  [/opt/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1412]
WARNING: [Synth 8-6014] Unused sequential element dbg_rs2val_reg was removed.  [/opt/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1413]
WARNING: [Synth 8-6014] Unused sequential element dbg_rs1val_valid_reg was removed.  [/opt/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1414]
WARNING: [Synth 8-6014] Unused sequential element dbg_rs2val_valid_reg was removed.  [/opt/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1415]
WARNING: [Synth 8-6014] Unused sequential element next_irq_pending_reg was removed.  [/opt/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1435]
WARNING: [Synth 8-6014] Unused sequential element decoder_trigger_q_reg was removed.  [/opt/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1442]
WARNING: [Synth 8-6014] Unused sequential element decoder_pseudo_trigger_q_reg was removed.  [/opt/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1444]
WARNING: [Synth 8-6014] Unused sequential element latched_trace_reg was removed.  [/opt/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1460]
WARNING: [Synth 8-6014] Unused sequential element current_pc_reg was removed.  [/opt/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1490]
INFO: [Synth 8-6155] done synthesizing module 'picorv32' (11#1) [/opt/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:62]
WARNING: [Synth 8-7023] instance 'picorv32' of module 'picorv32' has 27 connections declared, but only 25 given [/home/esteban/UNAL/AnalogElectrinicsII/Clases/20201206_WP06_SoC_initial_include_verilog/WP06_SoC_initial_include_verilog/SoC_project_includeVerilog/build/nexys4ddr/gateware/nexys4ddr.v:2353]
WARNING: [Synth 8-6014] Unused sequential element basesoc_mem_px_addr_re_reg was removed.  [/home/esteban/UNAL/AnalogElectrinicsII/Clases/20201206_WP06_SoC_initial_include_verilog/WP06_SoC_initial_include_verilog/SoC_project_includeVerilog/build/nexys4ddr/gateware/nexys4ddr.v:1769]
WARNING: [Synth 8-6014] Unused sequential element basesoc_eventmanager_re_reg was removed.  [/home/esteban/UNAL/AnalogElectrinicsII/Clases/20201206_WP06_SoC_initial_include_verilog/WP06_SoC_initial_include_verilog/SoC_project_includeVerilog/build/nexys4ddr/gateware/nexys4ddr.v:1773]
WARNING: [Synth 8-6014] Unused sequential element basesoc_basesoc_soccontroller_scratch_re_reg was removed.  [/home/esteban/UNAL/AnalogElectrinicsII/Clases/20201206_WP06_SoC_initial_include_verilog/WP06_SoC_initial_include_verilog/SoC_project_includeVerilog/build/nexys4ddr/gateware/nexys4ddr.v:1795]
WARNING: [Synth 8-6014] Unused sequential element basesoc_dig_0_re_reg was removed.  [/home/esteban/UNAL/AnalogElectrinicsII/Clases/20201206_WP06_SoC_initial_include_verilog/WP06_SoC_initial_include_verilog/SoC_project_includeVerilog/build/nexys4ddr/gateware/nexys4ddr.v:1828]
WARNING: [Synth 8-6014] Unused sequential element basesoc_dig_1_re_reg was removed.  [/home/esteban/UNAL/AnalogElectrinicsII/Clases/20201206_WP06_SoC_initial_include_verilog/WP06_SoC_initial_include_verilog/SoC_project_includeVerilog/build/nexys4ddr/gateware/nexys4ddr.v:1832]
WARNING: [Synth 8-6014] Unused sequential element basesoc_dig_2_re_reg was removed.  [/home/esteban/UNAL/AnalogElectrinicsII/Clases/20201206_WP06_SoC_initial_include_verilog/WP06_SoC_initial_include_verilog/SoC_project_includeVerilog/build/nexys4ddr/gateware/nexys4ddr.v:1836]
WARNING: [Synth 8-6014] Unused sequential element basesoc_dig_3_re_reg was removed.  [/home/esteban/UNAL/AnalogElectrinicsII/Clases/20201206_WP06_SoC_initial_include_verilog/WP06_SoC_initial_include_verilog/SoC_project_includeVerilog/build/nexys4ddr/gateware/nexys4ddr.v:1840]
WARNING: [Synth 8-6014] Unused sequential element basesoc_dig_4_re_reg was removed.  [/home/esteban/UNAL/AnalogElectrinicsII/Clases/20201206_WP06_SoC_initial_include_verilog/WP06_SoC_initial_include_verilog/SoC_project_includeVerilog/build/nexys4ddr/gateware/nexys4ddr.v:1844]
WARNING: [Synth 8-6014] Unused sequential element basesoc_dig_5_re_reg was removed.  [/home/esteban/UNAL/AnalogElectrinicsII/Clases/20201206_WP06_SoC_initial_include_verilog/WP06_SoC_initial_include_verilog/SoC_project_includeVerilog/build/nexys4ddr/gateware/nexys4ddr.v:1848]
WARNING: [Synth 8-6014] Unused sequential element basesoc_dig_6_re_reg was removed.  [/home/esteban/UNAL/AnalogElectrinicsII/Clases/20201206_WP06_SoC_initial_include_verilog/WP06_SoC_initial_include_verilog/SoC_project_includeVerilog/build/nexys4ddr/gateware/nexys4ddr.v:1852]
WARNING: [Synth 8-6014] Unused sequential element basesoc_dig_7_re_reg was removed.  [/home/esteban/UNAL/AnalogElectrinicsII/Clases/20201206_WP06_SoC_initial_include_verilog/WP06_SoC_initial_include_verilog/SoC_project_includeVerilog/build/nexys4ddr/gateware/nexys4ddr.v:1856]
WARNING: [Synth 8-6014] Unused sequential element basesoc_ledRGB_1_r_enable_re_reg was removed.  [/home/esteban/UNAL/AnalogElectrinicsII/Clases/20201206_WP06_SoC_initial_include_verilog/WP06_SoC_initial_include_verilog/SoC_project_includeVerilog/build/nexys4ddr/gateware/nexys4ddr.v:1892]
WARNING: [Synth 8-6014] Unused sequential element basesoc_ledRGB_1_r_width_re_reg was removed.  [/home/esteban/UNAL/AnalogElectrinicsII/Clases/20201206_WP06_SoC_initial_include_verilog/WP06_SoC_initial_include_verilog/SoC_project_includeVerilog/build/nexys4ddr/gateware/nexys4ddr.v:1896]
WARNING: [Synth 8-6014] Unused sequential element basesoc_ledRGB_1_r_period_re_reg was removed.  [/home/esteban/UNAL/AnalogElectrinicsII/Clases/20201206_WP06_SoC_initial_include_verilog/WP06_SoC_initial_include_verilog/SoC_project_includeVerilog/build/nexys4ddr/gateware/nexys4ddr.v:1900]
WARNING: [Synth 8-6014] Unused sequential element basesoc_ledRGB_1_g_enable_re_reg was removed.  [/home/esteban/UNAL/AnalogElectrinicsII/Clases/20201206_WP06_SoC_initial_include_verilog/WP06_SoC_initial_include_verilog/SoC_project_includeVerilog/build/nexys4ddr/gateware/nexys4ddr.v:1904]
WARNING: [Synth 8-6014] Unused sequential element basesoc_ledRGB_1_g_width_re_reg was removed.  [/home/esteban/UNAL/AnalogElectrinicsII/Clases/20201206_WP06_SoC_initial_include_verilog/WP06_SoC_initial_include_verilog/SoC_project_includeVerilog/build/nexys4ddr/gateware/nexys4ddr.v:1908]
WARNING: [Synth 8-6014] Unused sequential element basesoc_ledRGB_1_g_period_re_reg was removed.  [/home/esteban/UNAL/AnalogElectrinicsII/Clases/20201206_WP06_SoC_initial_include_verilog/WP06_SoC_initial_include_verilog/SoC_project_includeVerilog/build/nexys4ddr/gateware/nexys4ddr.v:1912]
WARNING: [Synth 8-6014] Unused sequential element basesoc_ledRGB_1_b_enable_re_reg was removed.  [/home/esteban/UNAL/AnalogElectrinicsII/Clases/20201206_WP06_SoC_initial_include_verilog/WP06_SoC_initial_include_verilog/SoC_project_includeVerilog/build/nexys4ddr/gateware/nexys4ddr.v:1916]
WARNING: [Synth 8-6014] Unused sequential element basesoc_ledRGB_1_b_width_re_reg was removed.  [/home/esteban/UNAL/AnalogElectrinicsII/Clases/20201206_WP06_SoC_initial_include_verilog/WP06_SoC_initial_include_verilog/SoC_project_includeVerilog/build/nexys4ddr/gateware/nexys4ddr.v:1920]
WARNING: [Synth 8-6014] Unused sequential element basesoc_ledRGB_1_b_period_re_reg was removed.  [/home/esteban/UNAL/AnalogElectrinicsII/Clases/20201206_WP06_SoC_initial_include_verilog/WP06_SoC_initial_include_verilog/SoC_project_includeVerilog/build/nexys4ddr/gateware/nexys4ddr.v:1924]
WARNING: [Synth 8-6014] Unused sequential element basesoc_ledRGB_2_r_enable_re_reg was removed.  [/home/esteban/UNAL/AnalogElectrinicsII/Clases/20201206_WP06_SoC_initial_include_verilog/WP06_SoC_initial_include_verilog/SoC_project_includeVerilog/build/nexys4ddr/gateware/nexys4ddr.v:1960]
WARNING: [Synth 8-6014] Unused sequential element basesoc_ledRGB_2_r_width_re_reg was removed.  [/home/esteban/UNAL/AnalogElectrinicsII/Clases/20201206_WP06_SoC_initial_include_verilog/WP06_SoC_initial_include_verilog/SoC_project_includeVerilog/build/nexys4ddr/gateware/nexys4ddr.v:1964]
WARNING: [Synth 8-6014] Unused sequential element basesoc_ledRGB_2_r_period_re_reg was removed.  [/home/esteban/UNAL/AnalogElectrinicsII/Clases/20201206_WP06_SoC_initial_include_verilog/WP06_SoC_initial_include_verilog/SoC_project_includeVerilog/build/nexys4ddr/gateware/nexys4ddr.v:1968]
WARNING: [Synth 8-6014] Unused sequential element basesoc_ledRGB_2_g_enable_re_reg was removed.  [/home/esteban/UNAL/AnalogElectrinicsII/Clases/20201206_WP06_SoC_initial_include_verilog/WP06_SoC_initial_include_verilog/SoC_project_includeVerilog/build/nexys4ddr/gateware/nexys4ddr.v:1972]
WARNING: [Synth 8-6014] Unused sequential element basesoc_ledRGB_2_g_width_re_reg was removed.  [/home/esteban/UNAL/AnalogElectrinicsII/Clases/20201206_WP06_SoC_initial_include_verilog/WP06_SoC_initial_include_verilog/SoC_project_includeVerilog/build/nexys4ddr/gateware/nexys4ddr.v:1976]
WARNING: [Synth 8-6014] Unused sequential element basesoc_ledRGB_2_g_period_re_reg was removed.  [/home/esteban/UNAL/AnalogElectrinicsII/Clases/20201206_WP06_SoC_initial_include_verilog/WP06_SoC_initial_include_verilog/SoC_project_includeVerilog/build/nexys4ddr/gateware/nexys4ddr.v:1980]
WARNING: [Synth 8-6014] Unused sequential element basesoc_ledRGB_2_b_enable_re_reg was removed.  [/home/esteban/UNAL/AnalogElectrinicsII/Clases/20201206_WP06_SoC_initial_include_verilog/WP06_SoC_initial_include_verilog/SoC_project_includeVerilog/build/nexys4ddr/gateware/nexys4ddr.v:1984]
WARNING: [Synth 8-6014] Unused sequential element basesoc_ledRGB_2_b_width_re_reg was removed.  [/home/esteban/UNAL/AnalogElectrinicsII/Clases/20201206_WP06_SoC_initial_include_verilog/WP06_SoC_initial_include_verilog/SoC_project_includeVerilog/build/nexys4ddr/gateware/nexys4ddr.v:1988]
WARNING: [Synth 8-6014] Unused sequential element basesoc_ledRGB_2_b_period_re_reg was removed.  [/home/esteban/UNAL/AnalogElectrinicsII/Clases/20201206_WP06_SoC_initial_include_verilog/WP06_SoC_initial_include_verilog/SoC_project_includeVerilog/build/nexys4ddr/gateware/nexys4ddr.v:1992]
WARNING: [Synth 8-6014] Unused sequential element basesoc_leds_re_reg was removed.  [/home/esteban/UNAL/AnalogElectrinicsII/Clases/20201206_WP06_SoC_initial_include_verilog/WP06_SoC_initial_include_verilog/SoC_project_includeVerilog/build/nexys4ddr/gateware/nexys4ddr.v:2004]
WARNING: [Synth 8-6014] Unused sequential element basesoc_basesoc_timer_load_re_reg was removed.  [/home/esteban/UNAL/AnalogElectrinicsII/Clases/20201206_WP06_SoC_initial_include_verilog/WP06_SoC_initial_include_verilog/SoC_project_includeVerilog/build/nexys4ddr/gateware/nexys4ddr.v:2045]
WARNING: [Synth 8-6014] Unused sequential element basesoc_basesoc_timer_reload_re_reg was removed.  [/home/esteban/UNAL/AnalogElectrinicsII/Clases/20201206_WP06_SoC_initial_include_verilog/WP06_SoC_initial_include_verilog/SoC_project_includeVerilog/build/nexys4ddr/gateware/nexys4ddr.v:2049]
WARNING: [Synth 8-6014] Unused sequential element basesoc_basesoc_timer_en_re_reg was removed.  [/home/esteban/UNAL/AnalogElectrinicsII/Clases/20201206_WP06_SoC_initial_include_verilog/WP06_SoC_initial_include_verilog/SoC_project_includeVerilog/build/nexys4ddr/gateware/nexys4ddr.v:2053]
WARNING: [Synth 8-6014] Unused sequential element basesoc_basesoc_timer_eventmanager_re_reg was removed.  [/home/esteban/UNAL/AnalogElectrinicsII/Clases/20201206_WP06_SoC_initial_include_verilog/WP06_SoC_initial_include_verilog/SoC_project_includeVerilog/build/nexys4ddr/gateware/nexys4ddr.v:2061]
WARNING: [Synth 8-6014] Unused sequential element basesoc_basesoc_uart_eventmanager_re_reg was removed.  [/home/esteban/UNAL/AnalogElectrinicsII/Clases/20201206_WP06_SoC_initial_include_verilog/WP06_SoC_initial_include_verilog/SoC_project_includeVerilog/build/nexys4ddr/gateware/nexys4ddr.v:2094]
WARNING: [Synth 8-6014] Unused sequential element basesoc_basesoc_re_reg was removed.  [/home/esteban/UNAL/AnalogElectrinicsII/Clases/20201206_WP06_SoC_initial_include_verilog/WP06_SoC_initial_include_verilog/SoC_project_includeVerilog/build/nexys4ddr/gateware/nexys4ddr.v:2106]
WARNING: [Synth 8-6014] Unused sequential element memdat_1_reg was removed.  [/home/esteban/UNAL/AnalogElectrinicsII/Clases/20201206_WP06_SoC_initial_include_verilog/WP06_SoC_initial_include_verilog/SoC_project_includeVerilog/build/nexys4ddr/gateware/nexys4ddr.v:2282]
WARNING: [Synth 8-6014] Unused sequential element memdat_3_reg was removed.  [/home/esteban/UNAL/AnalogElectrinicsII/Clases/20201206_WP06_SoC_initial_include_verilog/WP06_SoC_initial_include_verilog/SoC_project_includeVerilog/build/nexys4ddr/gateware/nexys4ddr.v:2299]
INFO: [Synth 8-6155] done synthesizing module 'nexys4ddr' (12#1) [/home/esteban/UNAL/AnalogElectrinicsII/Clases/20201206_WP06_SoC_initial_include_verilog/WP06_SoC_initial_include_verilog/SoC_project_includeVerilog/build/nexys4ddr/gateware/nexys4ddr.v:4]
WARNING: [Synth 8-3331] design picorv32_pcpi_div has unconnected port pcpi_insn[24]
WARNING: [Synth 8-3331] design picorv32_pcpi_div has unconnected port pcpi_insn[23]
WARNING: [Synth 8-3331] design picorv32_pcpi_div has unconnected port pcpi_insn[22]
WARNING: [Synth 8-3331] design picorv32_pcpi_div has unconnected port pcpi_insn[21]
WARNING: [Synth 8-3331] design picorv32_pcpi_div has unconnected port pcpi_insn[20]
WARNING: [Synth 8-3331] design picorv32_pcpi_div has unconnected port pcpi_insn[19]
WARNING: [Synth 8-3331] design picorv32_pcpi_div has unconnected port pcpi_insn[18]
WARNING: [Synth 8-3331] design picorv32_pcpi_div has unconnected port pcpi_insn[17]
WARNING: [Synth 8-3331] design picorv32_pcpi_div has unconnected port pcpi_insn[16]
WARNING: [Synth 8-3331] design picorv32_pcpi_div has unconnected port pcpi_insn[15]
WARNING: [Synth 8-3331] design picorv32_pcpi_div has unconnected port pcpi_insn[11]
WARNING: [Synth 8-3331] design picorv32_pcpi_div has unconnected port pcpi_insn[10]
WARNING: [Synth 8-3331] design picorv32_pcpi_div has unconnected port pcpi_insn[9]
WARNING: [Synth 8-3331] design picorv32_pcpi_div has unconnected port pcpi_insn[8]
WARNING: [Synth 8-3331] design picorv32_pcpi_div has unconnected port pcpi_insn[7]
WARNING: [Synth 8-3331] design picorv32_pcpi_mul has unconnected port pcpi_insn[24]
WARNING: [Synth 8-3331] design picorv32_pcpi_mul has unconnected port pcpi_insn[23]
WARNING: [Synth 8-3331] design picorv32_pcpi_mul has unconnected port pcpi_insn[22]
WARNING: [Synth 8-3331] design picorv32_pcpi_mul has unconnected port pcpi_insn[21]
WARNING: [Synth 8-3331] design picorv32_pcpi_mul has unconnected port pcpi_insn[20]
WARNING: [Synth 8-3331] design picorv32_pcpi_mul has unconnected port pcpi_insn[19]
WARNING: [Synth 8-3331] design picorv32_pcpi_mul has unconnected port pcpi_insn[18]
WARNING: [Synth 8-3331] design picorv32_pcpi_mul has unconnected port pcpi_insn[17]
WARNING: [Synth 8-3331] design picorv32_pcpi_mul has unconnected port pcpi_insn[16]
WARNING: [Synth 8-3331] design picorv32_pcpi_mul has unconnected port pcpi_insn[15]
WARNING: [Synth 8-3331] design picorv32_pcpi_mul has unconnected port pcpi_insn[11]
WARNING: [Synth 8-3331] design picorv32_pcpi_mul has unconnected port pcpi_insn[10]
WARNING: [Synth 8-3331] design picorv32_pcpi_mul has unconnected port pcpi_insn[9]
WARNING: [Synth 8-3331] design picorv32_pcpi_mul has unconnected port pcpi_insn[8]
WARNING: [Synth 8-3331] design picorv32_pcpi_mul has unconnected port pcpi_insn[7]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_wr
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[31]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[30]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[29]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[28]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[27]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[26]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[25]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[24]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[23]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[22]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[21]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[20]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[19]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[18]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[17]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[16]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[15]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[14]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[13]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[12]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[11]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[10]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[9]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[8]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[7]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[6]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[5]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[4]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[3]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[2]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[1]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[0]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_wait
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_ready
WARNING: [Synth 8-3331] design camara has unconnected port done
WARNING: [Synth 8-3331] design camara has unconnected port mem_px_data[7]
WARNING: [Synth 8-3331] design camara has unconnected port mem_px_data[6]
WARNING: [Synth 8-3331] design camara has unconnected port mem_px_data[5]
WARNING: [Synth 8-3331] design camara has unconnected port mem_px_data[4]
WARNING: [Synth 8-3331] design camara has unconnected port mem_px_data[3]
WARNING: [Synth 8-3331] design camara has unconnected port mem_px_data[2]
WARNING: [Synth 8-3331] design camara has unconnected port mem_px_data[1]
WARNING: [Synth 8-3331] design camara has unconnected port mem_px_data[0]
WARNING: [Synth 8-3331] design camara has unconnected port mem_px_addr[14]
WARNING: [Synth 8-3331] design camara has unconnected port mem_px_addr[13]
WARNING: [Synth 8-3331] design camara has unconnected port mem_px_addr[12]
WARNING: [Synth 8-3331] design camara has unconnected port mem_px_addr[11]
WARNING: [Synth 8-3331] design camara has unconnected port mem_px_addr[10]
WARNING: [Synth 8-3331] design camara has unconnected port mem_px_addr[9]
WARNING: [Synth 8-3331] design camara has unconnected port mem_px_addr[8]
WARNING: [Synth 8-3331] design camara has unconnected port mem_px_addr[7]
WARNING: [Synth 8-3331] design camara has unconnected port mem_px_addr[6]
WARNING: [Synth 8-3331] design camara has unconnected port mem_px_addr[5]
WARNING: [Synth 8-3331] design camara has unconnected port mem_px_addr[4]
WARNING: [Synth 8-3331] design camara has unconnected port mem_px_addr[3]
WARNING: [Synth 8-3331] design camara has unconnected port mem_px_addr[2]
WARNING: [Synth 8-3331] design camara has unconnected port mem_px_addr[1]
WARNING: [Synth 8-3331] design camara has unconnected port mem_px_addr[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1958.543 ; gain = 274.527 ; free physical = 3004 ; free virtual = 9372
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1976.355 ; gain = 292.340 ; free physical = 3007 ; free virtual = 9374
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1976.355 ; gain = 292.340 ; free physical = 3007 ; free virtual = 9374
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 1982.293 ; gain = 0.000 ; free physical = 2995 ; free virtual = 9362
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/esteban/UNAL/AnalogElectrinicsII/Clases/20201206_WP06_SoC_initial_include_verilog/WP06_SoC_initial_include_verilog/SoC_project_includeVerilog/build/nexys4ddr/gateware/nexys4ddr.xdc]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter {ars_ff1 == TRUE || ars_ff2 == TRUE}'. [/home/esteban/UNAL/AnalogElectrinicsII/Clases/20201206_WP06_SoC_initial_include_verilog/WP06_SoC_initial_include_verilog/SoC_project_includeVerilog/build/nexys4ddr/gateware/nexys4ddr.xdc:318]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter {REF_PIN_NAME == PRE} -of_objects [get_cells -hierarchical -filter {ars_ff1 == TRUE || ars_ff2 == TRUE}]'. [/home/esteban/UNAL/AnalogElectrinicsII/Clases/20201206_WP06_SoC_initial_include_verilog/WP06_SoC_initial_include_verilog/SoC_project_includeVerilog/build/nexys4ddr/gateware/nexys4ddr.xdc:318]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter {ars_ff1 == TRUE}'. [/home/esteban/UNAL/AnalogElectrinicsII/Clases/20201206_WP06_SoC_initial_include_verilog/WP06_SoC_initial_include_verilog/SoC_project_includeVerilog/build/nexys4ddr/gateware/nexys4ddr.xdc:320]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter {REF_PIN_NAME == C} -of_objects [get_cells -hierarchical -filter {ars_ff1 == TRUE}]'. [/home/esteban/UNAL/AnalogElectrinicsII/Clases/20201206_WP06_SoC_initial_include_verilog/WP06_SoC_initial_include_verilog/SoC_project_includeVerilog/build/nexys4ddr/gateware/nexys4ddr.xdc:320]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter {ars_ff2 == TRUE}'. [/home/esteban/UNAL/AnalogElectrinicsII/Clases/20201206_WP06_SoC_initial_include_verilog/WP06_SoC_initial_include_verilog/SoC_project_includeVerilog/build/nexys4ddr/gateware/nexys4ddr.xdc:320]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter {REF_PIN_NAME == D} -of_objects [get_cells -hierarchical -filter {ars_ff2 == TRUE}]'. [/home/esteban/UNAL/AnalogElectrinicsII/Clases/20201206_WP06_SoC_initial_include_verilog/WP06_SoC_initial_include_verilog/SoC_project_includeVerilog/build/nexys4ddr/gateware/nexys4ddr.xdc:320]
Finished Parsing XDC File [/home/esteban/UNAL/AnalogElectrinicsII/Clases/20201206_WP06_SoC_initial_include_verilog/WP06_SoC_initial_include_verilog/SoC_project_includeVerilog/build/nexys4ddr/gateware/nexys4ddr.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/esteban/UNAL/AnalogElectrinicsII/Clases/20201206_WP06_SoC_initial_include_verilog/WP06_SoC_initial_include_verilog/SoC_project_includeVerilog/build/nexys4ddr/gateware/nexys4ddr.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/nexys4ddr_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/nexys4ddr_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2139.137 ; gain = 0.000 ; free physical = 2889 ; free virtual = 9272
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2139.137 ; gain = 0.000 ; free physical = 2889 ; free virtual = 9273
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 2139.137 ; gain = 455.121 ; free physical = 2980 ; free virtual = 9355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 2139.137 ; gain = 455.121 ; free physical = 2980 ; free virtual = 9355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 2139.137 ; gain = 455.121 ; free physical = 2976 ; free virtual = 9356
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'status_reg' in module 'cam_read'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/opt/litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v:1235]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/esteban/UNAL/AnalogElectrinicsII/Clases/20201206_WP06_SoC_initial_include_verilog/WP06_SoC_initial_include_verilog/SoC_project_includeVerilog/build/nexys4ddr/gateware/nexys4ddr.v:906]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/esteban/UNAL/AnalogElectrinicsII/Clases/20201206_WP06_SoC_initial_include_verilog/WP06_SoC_initial_include_verilog/SoC_project_includeVerilog/build/nexys4ddr/gateware/nexys4ddr.v:876]
WARNING: [Synth 8-3936] Found unconnected internal register 'memdat_2_reg' and it is trimmed from '10' to '8' bits. [/home/esteban/UNAL/AnalogElectrinicsII/Clases/20201206_WP06_SoC_initial_include_verilog/WP06_SoC_initial_include_verilog/SoC_project_includeVerilog/build/nexys4ddr/gateware/nexys4ddr.v:2287]
WARNING: [Synth 8-3936] Found unconnected internal register 'memdat_4_reg' and it is trimmed from '10' to '8' bits. [/home/esteban/UNAL/AnalogElectrinicsII/Clases/20201206_WP06_SoC_initial_include_verilog/WP06_SoC_initial_include_verilog/SoC_project_includeVerilog/build/nexys4ddr/gateware/nexys4ddr.v:2304]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    INIT |                               00 |                               00
                   BYTE2 |                               01 |                               10
                   BYTE1 |                               10 |                               01
                 NOTHING |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'status_reg' using encoding 'sequential' in module 'cam_read'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 2139.137 ; gain = 455.121 ; free physical = 2955 ; free virtual = 9340
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     63 Bit       Adders := 1     
	   2 Input     33 Bit       Adders := 3     
	   2 Input     32 Bit       Adders := 15    
	   3 Input     32 Bit       Adders := 1     
	   2 Input     15 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 16    
	   2 Input      5 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 9     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               64 Bit    Registers := 4     
	               63 Bit    Registers := 1     
	               36 Bit    Registers := 1     
	               32 Bit    Registers := 48    
	               15 Bit    Registers := 3     
	               12 Bit    Registers := 3     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 3     
	                8 Bit    Registers := 18    
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 3     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 9     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 149   
+---RAMs : 
	             384K Bit         RAMs := 1     
	              80K Bit         RAMs := 1     
	              64K Bit         RAMs := 1     
	               1K Bit         RAMs := 1     
	              160 Bit         RAMs := 2     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 4     
	   2 Input     63 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 51    
	   5 Input     32 Bit        Muxes := 4     
	  12 Input     32 Bit        Muxes := 4     
	   9 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 7     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 2     
	   4 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 3     
	   4 Input     12 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 1     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   3 Input      9 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 2     
	   3 Input      8 Bit        Muxes := 1     
	  12 Input      8 Bit        Muxes := 1     
	   9 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 13    
	   4 Input      7 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   9 Input      6 Bit        Muxes := 1     
	  12 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   9 Input      5 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   9 Input      2 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 98    
	   4 Input      1 Bit        Muxes := 22    
	   9 Input      1 Bit        Muxes := 34    
	   5 Input      1 Bit        Muxes := 4     
	  12 Input      1 Bit        Muxes := 7     
	   3 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module nexys4ddr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 3     
	   2 Input     32 Bit       Adders := 7     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 8     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 27    
	               15 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 17    
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 7     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 45    
+---RAMs : 
	              80K Bit         RAMs := 1     
	              64K Bit         RAMs := 1     
	              160 Bit         RAMs := 2     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 19    
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 5     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 44    
	   3 Input      1 Bit        Muxes := 3     
Module cam_read 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     15 Bit       Adders := 1     
+---Registers : 
	               15 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 1     
	   4 Input     15 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   4 Input     12 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
Module buffer_ram_dp 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	             384K Bit         RAMs := 1     
Module VGA_Driver 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   3 Input      9 Bit        Muxes := 1     
Module camara 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     15 Bit        Muxes := 1     
Module picorv32_pcpi_mul 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 16    
+---Registers : 
	               64 Bit    Registers := 4     
	               32 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 4     
	   2 Input     32 Bit        Muxes := 1     
	   4 Input      7 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 4     
Module picorv32_pcpi_div 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     63 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 3     
+---Registers : 
	               63 Bit    Registers := 1     
	               32 Bit    Registers := 4     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     63 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 8     
	   4 Input      1 Bit        Muxes := 4     
Module picorv32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 5     
	   3 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               36 Bit    Registers := 1     
	               32 Bit    Registers := 16    
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 85    
+---RAMs : 
	               1K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 27    
	   5 Input     32 Bit        Muxes := 4     
	  12 Input     32 Bit        Muxes := 4     
	   9 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 6     
	   2 Input     16 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 2     
	   3 Input      8 Bit        Muxes := 1     
	  12 Input      8 Bit        Muxes := 1     
	   9 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 8     
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   9 Input      6 Bit        Muxes := 1     
	  12 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   9 Input      5 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   9 Input      2 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 34    
	   2 Input      1 Bit        Muxes := 38    
	   4 Input      1 Bit        Muxes := 11    
	   5 Input      1 Bit        Muxes := 4     
	  12 Input      1 Bit        Muxes := 7     
	   3 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
DSP Report: Generating DSP DP_RAM_addr_out0, operation Mode is: C+A*(B:0xa0).
DSP Report: operator DP_RAM_addr_out0 is absorbed into DSP DP_RAM_addr_out0.
DSP Report: operator DP_RAM_addr_out1 is absorbed into DSP DP_RAM_addr_out0.
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_wr
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[31]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[30]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[29]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[28]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[27]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[26]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[25]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[24]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[23]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[22]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4652] Swapped enable and write-enable on 12 RAM instances of RAM camara/DP_RAM/ram_reg to conserve power
RAM Pipeline Warning: Read Address Register Found For RAM mem_1_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM mem_1_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM mem_2_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM mem_2_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM mem_1_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM mem_2_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-3886] merging instance 'picorv32/pcpi_mul/rdx_reg[37]' (FDRE) to 'picorv32/pcpi_mul/rdx_reg[0]'
INFO: [Synth 8-3886] merging instance 'picorv32/pcpi_mul/rdx_reg[38]' (FDRE) to 'picorv32/pcpi_mul/rdx_reg[0]'
INFO: [Synth 8-3886] merging instance 'picorv32/pcpi_mul/rdx_reg[39]' (FDRE) to 'picorv32/pcpi_mul/rdx_reg[0]'
INFO: [Synth 8-3886] merging instance 'picorv32/pcpi_mul/rdx_reg[5]' (FDRE) to 'picorv32/pcpi_mul/rdx_reg[0]'
INFO: [Synth 8-3886] merging instance 'picorv32/pcpi_mul/rdx_reg[6]' (FDRE) to 'picorv32/pcpi_mul/rdx_reg[0]'
INFO: [Synth 8-3886] merging instance 'picorv32/pcpi_mul/rdx_reg[7]' (FDRE) to 'picorv32/pcpi_mul/rdx_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (basesoc_ok_old_trigger_reg)
INFO: [Synth 8-3886] merging instance 'picorv32/pcpi_mul/rdx_reg[35]' (FDRE) to 'picorv32/pcpi_mul/rdx_reg[0]'
INFO: [Synth 8-3886] merging instance 'picorv32/pcpi_mul/rdx_reg[3]' (FDRE) to 'picorv32/pcpi_mul/rdx_reg[0]'
INFO: [Synth 8-3886] merging instance 'picorv32/pcpi_mul/rdx_reg[47]' (FDRE) to 'picorv32/pcpi_mul/rdx_reg[0]'
INFO: [Synth 8-3886] merging instance 'picorv32/pcpi_mul/rdx_reg[15]' (FDRE) to 'picorv32/pcpi_mul/rdx_reg[0]'
INFO: [Synth 8-3886] merging instance 'picorv32/pcpi_mul/rdx_reg[46]' (FDRE) to 'picorv32/pcpi_mul/rdx_reg[0]'
INFO: [Synth 8-3886] merging instance 'picorv32/pcpi_mul/rdx_reg[14]' (FDRE) to 'picorv32/pcpi_mul/rdx_reg[0]'
INFO: [Synth 8-3886] merging instance 'picorv32/pcpi_mul/rdx_reg[41]' (FDRE) to 'picorv32/pcpi_mul/rdx_reg[0]'
INFO: [Synth 8-3886] merging instance 'picorv32/pcpi_mul/rdx_reg[42]' (FDRE) to 'picorv32/pcpi_mul/rdx_reg[0]'
INFO: [Synth 8-3886] merging instance 'picorv32/pcpi_mul/rdx_reg[43]' (FDRE) to 'picorv32/pcpi_mul/rdx_reg[0]'
INFO: [Synth 8-3886] merging instance 'picorv32/pcpi_mul/rdx_reg[9]' (FDRE) to 'picorv32/pcpi_mul/rdx_reg[0]'
INFO: [Synth 8-3886] merging instance 'picorv32/pcpi_mul/rdx_reg[10]' (FDRE) to 'picorv32/pcpi_mul/rdx_reg[0]'
INFO: [Synth 8-3886] merging instance 'picorv32/pcpi_mul/rdx_reg[11]' (FDRE) to 'picorv32/pcpi_mul/rdx_reg[0]'
INFO: [Synth 8-3886] merging instance 'picorv32/pcpi_mul/rdx_reg[45]' (FDRE) to 'picorv32/pcpi_mul/rdx_reg[0]'
INFO: [Synth 8-3886] merging instance 'picorv32/pcpi_mul/rdx_reg[13]' (FDRE) to 'picorv32/pcpi_mul/rdx_reg[0]'
INFO: [Synth 8-3886] merging instance 'picorv32/pcpi_mul/rdx_reg[33]' (FDRE) to 'picorv32/pcpi_mul/rdx_reg[0]'
INFO: [Synth 8-3886] merging instance 'picorv32/pcpi_mul/rdx_reg[34]' (FDRE) to 'picorv32/pcpi_mul/rdx_reg[0]'
INFO: [Synth 8-3886] merging instance 'picorv32/pcpi_mul/rdx_reg[0]' (FDRE) to 'picorv32/pcpi_mul/rdx_reg[1]'
INFO: [Synth 8-3886] merging instance 'picorv32/pcpi_mul/rdx_reg[1]' (FDRE) to 'picorv32/pcpi_mul/rdx_reg[2]'
INFO: [Synth 8-3886] merging instance 'picorv32/pcpi_mul/rdx_reg[2]' (FDRE) to 'picorv32/pcpi_mul/rdx_reg[17]'
INFO: [Synth 8-3886] merging instance 'picorv32/pcpi_mul/rdx_reg[63]' (FDRE) to 'picorv32/pcpi_mul/rdx_reg[17]'
INFO: [Synth 8-3886] merging instance 'picorv32/pcpi_mul/rdx_reg[31]' (FDRE) to 'picorv32/pcpi_mul/rdx_reg[17]'
INFO: [Synth 8-3886] merging instance 'picorv32/pcpi_mul/rdx_reg[62]' (FDRE) to 'picorv32/pcpi_mul/rdx_reg[17]'
INFO: [Synth 8-3886] merging instance 'picorv32/pcpi_mul/rdx_reg[30]' (FDRE) to 'picorv32/pcpi_mul/rdx_reg[17]'
INFO: [Synth 8-3886] merging instance 'picorv32/pcpi_mul/rdx_reg[59]' (FDRE) to 'picorv32/pcpi_mul/rdx_reg[17]'
INFO: [Synth 8-3886] merging instance 'picorv32/pcpi_mul/rdx_reg[27]' (FDRE) to 'picorv32/pcpi_mul/rdx_reg[17]'
INFO: [Synth 8-3886] merging instance 'picorv32/pcpi_mul/rdx_reg[57]' (FDRE) to 'picorv32/pcpi_mul/rdx_reg[17]'
INFO: [Synth 8-3886] merging instance 'picorv32/pcpi_mul/rdx_reg[58]' (FDRE) to 'picorv32/pcpi_mul/rdx_reg[17]'
INFO: [Synth 8-3886] merging instance 'picorv32/pcpi_mul/rdx_reg[25]' (FDRE) to 'picorv32/pcpi_mul/rdx_reg[17]'
INFO: [Synth 8-3886] merging instance 'picorv32/pcpi_mul/rdx_reg[26]' (FDRE) to 'picorv32/pcpi_mul/rdx_reg[17]'
INFO: [Synth 8-3886] merging instance 'picorv32/pcpi_mul/rdx_reg[55]' (FDRE) to 'picorv32/pcpi_mul/rdx_reg[17]'
INFO: [Synth 8-3886] merging instance 'picorv32/pcpi_mul/rdx_reg[23]' (FDRE) to 'picorv32/pcpi_mul/rdx_reg[17]'
INFO: [Synth 8-3886] merging instance 'picorv32/pcpi_mul/rdx_reg[54]' (FDRE) to 'picorv32/pcpi_mul/rdx_reg[17]'
INFO: [Synth 8-3886] merging instance 'picorv32/pcpi_mul/rdx_reg[22]' (FDRE) to 'picorv32/pcpi_mul/rdx_reg[17]'
INFO: [Synth 8-3886] merging instance 'picorv32/pcpi_mul/rdx_reg[53]' (FDRE) to 'picorv32/pcpi_mul/rdx_reg[17]'
INFO: [Synth 8-3886] merging instance 'picorv32/pcpi_mul/rdx_reg[21]' (FDRE) to 'picorv32/pcpi_mul/rdx_reg[17]'
INFO: [Synth 8-3886] merging instance 'picorv32/pcpi_mul/rdx_reg[51]' (FDRE) to 'picorv32/pcpi_mul/rdx_reg[17]'
INFO: [Synth 8-3886] merging instance 'picorv32/pcpi_mul/rdx_reg[19]' (FDRE) to 'picorv32/pcpi_mul/rdx_reg[17]'
INFO: [Synth 8-3886] merging instance 'picorv32/pcpi_mul/rdx_reg[50]' (FDRE) to 'picorv32/pcpi_mul/rdx_reg[17]'
INFO: [Synth 8-3886] merging instance 'picorv32/pcpi_mul/rdx_reg[18]' (FDRE) to 'picorv32/pcpi_mul/rdx_reg[17]'
INFO: [Synth 8-3886] merging instance 'picorv32/pcpi_mul/rdx_reg[61]' (FDRE) to 'picorv32/pcpi_mul/rdx_reg[17]'
INFO: [Synth 8-3886] merging instance 'picorv32/pcpi_mul/rdx_reg[29]' (FDRE) to 'picorv32/pcpi_mul/rdx_reg[17]'
INFO: [Synth 8-3886] merging instance 'picorv32/pcpi_mul/rdx_reg[49]' (FDRE) to 'picorv32/pcpi_mul/rdx_reg[17]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (picorv32/pcpi_mul/\rdx_reg[17] )
INFO: [Synth 8-3886] merging instance 'picorv32/decoded_rd_reg[5]' (FDRE) to 'picorv32/decoded_rs2_reg[5]'
INFO: [Synth 8-3886] merging instance 'picorv32/decoded_rs2_reg_rep[0]' (FDE) to 'picorv32/decoded_rs2_reg[0]'
INFO: [Synth 8-3886] merging instance 'picorv32/decoded_rs2_reg_rep[1]' (FDE) to 'picorv32/decoded_rs2_reg[1]'
INFO: [Synth 8-3886] merging instance 'picorv32/decoded_rs2_reg_rep[2]' (FDE) to 'picorv32/decoded_rs2_reg[2]'
INFO: [Synth 8-3886] merging instance 'picorv32/decoded_rs2_reg_rep[3]' (FDE) to 'picorv32/decoded_rs2_reg[3]'
INFO: [Synth 8-3886] merging instance 'picorv32/decoded_rs2_reg_rep[4]' (FDE) to 'picorv32/decoded_rs2_reg[4]'
INFO: [Synth 8-3886] merging instance 'picorv32/decoded_rs2_reg_rep[5]' (FDRE) to 'picorv32/decoded_rs2_reg[5]'
INFO: [Synth 8-3886] merging instance 'picorv32/decoded_rs1_reg_rep[0]' (FDRE) to 'picorv32/decoded_rs1_reg[0]'
INFO: [Synth 8-3886] merging instance 'picorv32/decoded_rs1_reg_rep[1]' (FDRE) to 'picorv32/decoded_rs1_reg[1]'
INFO: [Synth 8-3886] merging instance 'picorv32/decoded_rs1_reg_rep[2]' (FDRE) to 'picorv32/decoded_rs1_reg[2]'
INFO: [Synth 8-3886] merging instance 'picorv32/decoded_rs1_reg_rep[3]' (FDRE) to 'picorv32/decoded_rs1_reg[3]'
INFO: [Synth 8-3886] merging instance 'picorv32/decoded_rs1_reg_rep[4]' (FDRE) to 'picorv32/decoded_rs1_reg[4]'
INFO: [Synth 8-3886] merging instance 'picorv32/decoded_rs1_reg_rep[5]' (FDSE) to 'picorv32/decoded_rs1_reg[5]'
INFO: [Synth 8-3886] merging instance 'picorv32/decoded_rs2_reg[0]' (FDE) to 'picorv32/decoded_imm_j_reg[11]'
INFO: [Synth 8-3886] merging instance 'picorv32/decoded_rs2_reg[1]' (FDE) to 'picorv32/decoded_imm_j_reg[1]'
INFO: [Synth 8-3886] merging instance 'picorv32/decoded_rs2_reg[2]' (FDE) to 'picorv32/decoded_imm_j_reg[2]'
INFO: [Synth 8-3886] merging instance 'picorv32/decoded_rs2_reg[3]' (FDE) to 'picorv32/decoded_imm_j_reg[3]'
INFO: [Synth 8-3886] merging instance 'picorv32/decoded_rs2_reg[4]' (FDE) to 'picorv32/decoded_imm_j_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (picorv32/\decoded_rs2_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\builder_interface6_bank_bus_dat_r_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\builder_interface6_bank_bus_dat_r_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\builder_interface6_bank_bus_dat_r_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\builder_interface6_bank_bus_dat_r_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\builder_interface6_bank_bus_dat_r_reg[10] )
INFO: [Synth 8-3886] merging instance 'picorv32/decoded_imm_j_reg[31]' (FDE) to 'picorv32/decoded_imm_j_reg[20]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\builder_interface6_bank_bus_dat_r_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\builder_interface6_bank_bus_dat_r_reg[30] )
INFO: [Synth 8-3886] merging instance 'picorv32/decoded_imm_j_reg[30]' (FDE) to 'picorv32/decoded_imm_j_reg[20]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\builder_interface6_bank_bus_dat_r_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\builder_interface6_bank_bus_dat_r_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\builder_interface6_bank_bus_dat_r_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\builder_interface6_bank_bus_dat_r_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\builder_interface6_bank_bus_dat_r_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\builder_interface6_bank_bus_dat_r_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\builder_interface6_bank_bus_dat_r_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\builder_interface6_bank_bus_dat_r_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\builder_interface6_bank_bus_dat_r_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\builder_interface6_bank_bus_dat_r_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\builder_interface6_bank_bus_dat_r_reg[29] )
INFO: [Synth 8-3886] merging instance 'picorv32/decoded_imm_j_reg[20]' (FDE) to 'picorv32/decoded_imm_j_reg[21]'
INFO: [Synth 8-3886] merging instance 'picorv32/decoded_imm_j_reg[21]' (FDE) to 'picorv32/decoded_imm_j_reg[22]'
INFO: [Synth 8-3886] merging instance 'picorv32/decoded_imm_j_reg[22]' (FDE) to 'picorv32/decoded_imm_j_reg[23]'
INFO: [Synth 8-3886] merging instance 'picorv32/decoded_imm_j_reg[23]' (FDE) to 'picorv32/decoded_imm_j_reg[24]'
INFO: [Synth 8-3886] merging instance 'picorv32/decoded_imm_j_reg[24]' (FDE) to 'picorv32/decoded_imm_j_reg[25]'
INFO: [Synth 8-3886] merging instance 'picorv32/decoded_imm_j_reg[25]' (FDE) to 'picorv32/decoded_imm_j_reg[26]'
INFO: [Synth 8-3886] merging instance 'picorv32/decoded_imm_j_reg[26]' (FDE) to 'picorv32/decoded_imm_j_reg[27]'
INFO: [Synth 8-3886] merging instance 'picorv32/decoded_imm_j_reg[27]' (FDE) to 'picorv32/decoded_imm_j_reg[28]'
INFO: [Synth 8-3886] merging instance 'picorv32/decoded_imm_j_reg[28]' (FDE) to 'picorv32/decoded_imm_j_reg[29]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\builder_interface6_bank_bus_dat_r_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\builder_interface6_bank_bus_dat_r_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\builder_interface6_bank_bus_dat_r_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\builder_interface6_bank_bus_dat_r_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (picorv32/\decoded_imm_j_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (picorv32/compressed_instr_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (picorv32/\cpu_state_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (picorv32/latched_compr_reg)
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:39 ; elapsed = 00:00:45 . Memory (MB): peak = 2139.137 ; gain = 455.121 ; free physical = 2913 ; free virtual = 9301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+------------+---------------+----------------+
|Module Name | RTL Object | Depth x Width | Implemented As | 
+------------+------------+---------------+----------------+
|nexys4ddr   | memdat_reg | 8192x32       | Block RAM      | 
+------------+------------+---------------+----------------+


Block RAM: Preliminary Mapping	Report (see note below)
+------------+-----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object            | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+-----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|nexys4ddr   | camara/DP_RAM/ram_reg | 32 K x 12(NO_CHANGE)   | W |   | 32 K x 12(WRITE_FIRST) |   | R | Port A and B     | 0      | 12     | 
|nexys4ddr   | mem_1_reg             | 2 K x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 2      | 
|nexys4ddr   | mem_2_reg             | 4 K x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 4      | 
+------------+-----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping	Report (see note below)
+------------+---------------+-----------+----------------------+--------------+
|Module Name | RTL Object    | Inference | Size (Depth x Width) | Primitives   | 
+------------+---------------+-----------+----------------------+--------------+
|picorv32    | cpuregs_reg   | Implied   | 64 x 32              | RAM64M x 22	 | 
|nexys4ddr   | storage_reg   | Implied   | 16 x 8               | RAM32M x 2	  | 
|nexys4ddr   | storage_1_reg | Implied   | 16 x 8               | RAM32M x 2	  | 
+------------+---------------+-----------+----------------------+--------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping	Report (see note below)
+------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping  | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|camara      | C+A*(B:0xa0) | 10     | 8      | 10     | -      | 15     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
+------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:48 ; elapsed = 00:00:56 . Memory (MB): peak = 2139.137 ; gain = 455.121 ; free physical = 2747 ; free virtual = 9146
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:49 ; elapsed = 00:00:57 . Memory (MB): peak = 2139.137 ; gain = 455.121 ; free physical = 2744 ; free virtual = 9143
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping	Report
+------------+-----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object            | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+-----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|nexys4ddr   | camara/DP_RAM/ram_reg | 32 K x 12(NO_CHANGE)   | W |   | 32 K x 12(WRITE_FIRST) |   | R | Port A and B     | 0      | 12     | 
|nexys4ddr   | mem_1_reg             | 2 K x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 2      | 
|nexys4ddr   | mem_2_reg             | 4 K x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 4      | 
+------------+-----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping	Report
+------------+---------------+-----------+----------------------+--------------+
|Module Name | RTL Object    | Inference | Size (Depth x Width) | Primitives   | 
+------------+---------------+-----------+----------------------+--------------+
|picorv32    | cpuregs_reg   | Implied   | 64 x 32              | RAM64M x 22	 | 
|nexys4ddr   | storage_reg   | Implied   | 16 x 8               | RAM32M x 2	  | 
|nexys4ddr   | storage_1_reg | Implied   | 16 x 8               | RAM32M x 2	  | 
+------------+---------------+-----------+----------------------+--------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'basesoc_basesoc_uart_rx_fifo_consume_reg_rep[2]' (FDRE) to 'basesoc_basesoc_uart_rx_fifo_consume_reg[2]'
INFO: [Synth 8-3886] merging instance 'basesoc_basesoc_uart_rx_fifo_consume_reg_rep[1]' (FDRE) to 'basesoc_basesoc_uart_rx_fifo_consume_reg[1]'
INFO: [Synth 8-3886] merging instance 'basesoc_basesoc_uart_rx_fifo_consume_reg_rep[0]' (FDRE) to 'basesoc_basesoc_uart_rx_fifo_consume_reg[0]'
INFO: [Synth 8-3886] merging instance 'basesoc_basesoc_uart_rx_fifo_consume_reg_rep[3]' (FDRE) to 'basesoc_basesoc_uart_rx_fifo_consume_reg[3]'
INFO: [Synth 8-3886] merging instance 'basesoc_basesoc_uart_tx_fifo_consume_reg_rep[2]' (FDRE) to 'basesoc_basesoc_uart_tx_fifo_consume_reg[2]'
INFO: [Synth 8-3886] merging instance 'basesoc_basesoc_uart_tx_fifo_consume_reg_rep[1]' (FDRE) to 'basesoc_basesoc_uart_tx_fifo_consume_reg[1]'
INFO: [Synth 8-3886] merging instance 'basesoc_basesoc_uart_tx_fifo_consume_reg_rep[0]' (FDRE) to 'basesoc_basesoc_uart_tx_fifo_consume_reg[0]'
INFO: [Synth 8-3886] merging instance 'basesoc_basesoc_uart_tx_fifo_consume_reg_rep[3]' (FDRE) to 'basesoc_basesoc_uart_tx_fifo_consume_reg[3]'
INFO: [Synth 8-7053] The timing for the instance camara/DP_RAM/ram_reg_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance camara/DP_RAM/ram_reg_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance camara/DP_RAM/ram_reg_0_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance camara/DP_RAM/ram_reg_0_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance camara/DP_RAM/ram_reg_0_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance camara/DP_RAM/ram_reg_0_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance camara/DP_RAM/ram_reg_0_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance camara/DP_RAM/ram_reg_0_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance camara/DP_RAM/ram_reg_0_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance camara/DP_RAM/ram_reg_0_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance camara/DP_RAM/ram_reg_0_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance camara/DP_RAM/ram_reg_0_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance mem_1_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance mem_1_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance mem_2_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance mem_2_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance mem_2_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance mem_2_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance memdat_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance memdat_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance memdat_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance memdat_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance memdat_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance memdat_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance memdat_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance memdat_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:52 ; elapsed = 00:00:59 . Memory (MB): peak = 2182.910 ; gain = 498.895 ; free physical = 2749 ; free virtual = 9143
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-5410] Found another clock driver \camara/clk25_24/inst/clkin1_bufg :O [/home/esteban/UNAL/AnalogElectrinicsII/Clases/20201206_WP06_SoC_initial_include_verilog/WP06_SoC_initial_include_verilog/SoC_project_includeVerilog/module/verilog/camara/PLL/clk24_25_nexys4_clk_wiz.v:84]
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:56 ; elapsed = 00:01:03 . Memory (MB): peak = 2185.879 ; gain = 501.863 ; free physical = 2748 ; free virtual = 9142
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:56 ; elapsed = 00:01:03 . Memory (MB): peak = 2185.879 ; gain = 501.863 ; free physical = 2748 ; free virtual = 9142
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:56 ; elapsed = 00:01:04 . Memory (MB): peak = 2185.879 ; gain = 501.863 ; free physical = 2740 ; free virtual = 9142
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:56 ; elapsed = 00:01:04 . Memory (MB): peak = 2185.879 ; gain = 501.863 ; free physical = 2740 ; free virtual = 9142
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:56 ; elapsed = 00:01:04 . Memory (MB): peak = 2185.879 ; gain = 501.863 ; free physical = 2739 ; free virtual = 9142
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:56 ; elapsed = 00:01:04 . Memory (MB): peak = 2185.879 ; gain = 501.863 ; free physical = 2739 ; free virtual = 9142
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |BUFG        |     6|
|2     |CARRY4      |   331|
|3     |DSP48E1     |     1|
|4     |LUT1        |   422|
|5     |LUT2        |   429|
|6     |LUT3        |   325|
|7     |LUT4        |   840|
|8     |LUT5        |   474|
|9     |LUT6        |  1064|
|10    |MMCME2_ADV  |     1|
|11    |MUXF7       |    18|
|12    |RAM32M      |     4|
|13    |RAM64M      |    22|
|14    |RAMB36E1    |    12|
|15    |RAMB36E1_1  |     2|
|16    |RAMB36E1_10 |     1|
|17    |RAMB36E1_2  |     4|
|18    |RAMB36E1_3  |     1|
|19    |RAMB36E1_4  |     1|
|20    |RAMB36E1_5  |     1|
|21    |RAMB36E1_6  |     1|
|22    |RAMB36E1_7  |     1|
|23    |RAMB36E1_8  |     1|
|24    |RAMB36E1_9  |     1|
|25    |FDRE        |  2397|
|26    |FDSE        |   133|
|27    |IBUF        |    25|
|28    |OBUF        |    49|
+------+------------+------+

Report Instance Areas: 
+------+----------------+------------------------+------+
|      |Instance        |Module                  |Cells |
+------+----------------+------------------------+------+
|1     |top             |                        |  6567|
|2     |  camara        |camara                  |   174|
|3     |    DP_RAM      |buffer_ram_dp           |    12|
|4     |    VGA_640x480 |VGA_Driver              |    85|
|5     |    cam_read    |cam_read                |    71|
|6     |    clk25_24    |clk24_25_nexys4         |     5|
|7     |      inst      |clk24_25_nexys4_clk_wiz |     5|
|8     |  picorv32      |picorv32                |  3859|
|9     |    pcpi_div    |picorv32_pcpi_div       |   660|
|10    |    pcpi_mul    |picorv32_pcpi_mul       |   643|
+------+----------------+------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:56 ; elapsed = 00:01:04 . Memory (MB): peak = 2185.879 ; gain = 501.863 ; free physical = 2739 ; free virtual = 9142
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 62 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:53 ; elapsed = 00:00:59 . Memory (MB): peak = 2185.879 ; gain = 339.082 ; free physical = 2799 ; free virtual = 9202
Synthesis Optimization Complete : Time (s): cpu = 00:00:56 ; elapsed = 00:01:04 . Memory (MB): peak = 2185.887 ; gain = 501.863 ; free physical = 2799 ; free virtual = 9202
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2185.887 ; gain = 0.000 ; free physical = 2868 ; free virtual = 9271
INFO: [Netlist 29-17] Analyzing 403 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/esteban/UNAL/AnalogElectrinicsII/Clases/20201206_WP06_SoC_initial_include_verilog/WP06_SoC_initial_include_verilog/SoC_project_includeVerilog/build/nexys4ddr/gateware/nexys4ddr.xdc]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter {ars_ff1 == TRUE || ars_ff2 == TRUE}'. [/home/esteban/UNAL/AnalogElectrinicsII/Clases/20201206_WP06_SoC_initial_include_verilog/WP06_SoC_initial_include_verilog/SoC_project_includeVerilog/build/nexys4ddr/gateware/nexys4ddr.xdc:318]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter {REF_PIN_NAME == PRE} -of_objects [get_cells -hierarchical -filter {ars_ff1 == TRUE || ars_ff2 == TRUE}]'. [/home/esteban/UNAL/AnalogElectrinicsII/Clases/20201206_WP06_SoC_initial_include_verilog/WP06_SoC_initial_include_verilog/SoC_project_includeVerilog/build/nexys4ddr/gateware/nexys4ddr.xdc:318]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter {ars_ff1 == TRUE}'. [/home/esteban/UNAL/AnalogElectrinicsII/Clases/20201206_WP06_SoC_initial_include_verilog/WP06_SoC_initial_include_verilog/SoC_project_includeVerilog/build/nexys4ddr/gateware/nexys4ddr.xdc:320]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter {REF_PIN_NAME == C} -of_objects [get_cells -hierarchical -filter {ars_ff1 == TRUE}]'. [/home/esteban/UNAL/AnalogElectrinicsII/Clases/20201206_WP06_SoC_initial_include_verilog/WP06_SoC_initial_include_verilog/SoC_project_includeVerilog/build/nexys4ddr/gateware/nexys4ddr.xdc:320]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter {ars_ff2 == TRUE}'. [/home/esteban/UNAL/AnalogElectrinicsII/Clases/20201206_WP06_SoC_initial_include_verilog/WP06_SoC_initial_include_verilog/SoC_project_includeVerilog/build/nexys4ddr/gateware/nexys4ddr.xdc:320]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter {REF_PIN_NAME == D} -of_objects [get_cells -hierarchical -filter {ars_ff2 == TRUE}]'. [/home/esteban/UNAL/AnalogElectrinicsII/Clases/20201206_WP06_SoC_initial_include_verilog/WP06_SoC_initial_include_verilog/SoC_project_includeVerilog/build/nexys4ddr/gateware/nexys4ddr.xdc:320]
Finished Parsing XDC File [/home/esteban/UNAL/AnalogElectrinicsII/Clases/20201206_WP06_SoC_initial_include_verilog/WP06_SoC_initial_include_verilog/SoC_project_includeVerilog/build/nexys4ddr/gateware/nexys4ddr.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2217.895 ; gain = 0.000 ; free physical = 2813 ; free virtual = 9216
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 26 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 4 instances
  RAM64M => RAM64M (RAMD64E(x4)): 22 instances

INFO: [Common 17-83] Releasing license: Synthesis
242 Infos, 198 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:05 ; elapsed = 00:01:11 . Memory (MB): peak = 2217.895 ; gain = 747.922 ; free physical = 2961 ; free virtual = 9365
# report_timing_summary -file nexys4ddr_timing_synth.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
report_timing_summary: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2442.719 ; gain = 224.824 ; free physical = 2658 ; free virtual = 9077
# report_utilization -hierarchical -file nexys4ddr_utilization_hierarchical_synth.rpt
# report_utilization -file nexys4ddr_utilization_synth.rpt
# opt_design -directive default
Command: opt_design -directive default
INFO: [Vivado_Tcl 4-136] Directive used for opt_design is: default
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2546.406 ; gain = 103.688 ; free physical = 2652 ; free virtual = 9071

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 901a0b37

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2546.406 ; gain = 0.000 ; free physical = 2652 ; free virtual = 9071

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 19954620c

Time (s): cpu = 00:00:00.45 ; elapsed = 00:00:00.43 . Memory (MB): peak = 2606.391 ; gain = 0.000 ; free physical = 2532 ; free virtual = 8952
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 2 cells
INFO: [Opt 31-1021] In phase Retarget, 12 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: ff8c8c91

Time (s): cpu = 00:00:00.52 ; elapsed = 00:00:00.50 . Memory (MB): peak = 2606.391 ; gain = 0.000 ; free physical = 2532 ; free virtual = 8952
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: fa0eb336

Time (s): cpu = 00:00:00.65 ; elapsed = 00:00:00.63 . Memory (MB): peak = 2606.391 ; gain = 0.000 ; free physical = 2532 ; free virtual = 8952
INFO: [Opt 31-389] Phase Sweep created 10 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Sweep, 48 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common MMCM/DPLL/XPLL driver.
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common driver.
INFO: [Opt 31-1092] Phase BUFG optimization transformed 0 BUFG(s) to MBUFG(s).
Phase 4 BUFG optimization | Checksum: fa0eb336

Time (s): cpu = 00:00:00.75 ; elapsed = 00:00:00.73 . Memory (MB): peak = 2606.391 ; gain = 0.000 ; free physical = 2532 ; free virtual = 8952
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: fa0eb336

Time (s): cpu = 00:00:00.81 ; elapsed = 00:00:00.79 . Memory (MB): peak = 2606.391 ; gain = 0.000 ; free physical = 2532 ; free virtual = 8952
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: fa0eb336

Time (s): cpu = 00:00:00.88 ; elapsed = 00:00:00.96 . Memory (MB): peak = 2606.391 ; gain = 0.000 ; free physical = 2531 ; free virtual = 8951
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               2  |                                             12  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |              10  |               0  |                                             48  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2606.391 ; gain = 0.000 ; free physical = 2528 ; free virtual = 8952
Ending Logic Optimization Task | Checksum: 1a65ffc4d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2606.391 ; gain = 0.000 ; free physical = 2528 ; free virtual = 8952

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.000 | TNS=0.000 |
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 26 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 52
Ending PowerOpt Patch Enables Task | Checksum: 1a65ffc4d

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2975.016 ; gain = 0.000 ; free physical = 2495 ; free virtual = 8924
Ending Power Optimization Task | Checksum: 1a65ffc4d

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 2975.016 ; gain = 368.625 ; free physical = 2503 ; free virtual = 8931

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1a65ffc4d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2975.016 ; gain = 0.000 ; free physical = 2503 ; free virtual = 8931

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2975.016 ; gain = 0.000 ; free physical = 2503 ; free virtual = 8931
Ending Netlist Obfuscation Task | Checksum: 1a65ffc4d

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2975.016 ; gain = 0.000 ; free physical = 2503 ; free virtual = 8931
INFO: [Common 17-83] Releasing license: Implementation
28 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 2975.016 ; gain = 532.297 ; free physical = 2503 ; free virtual = 8931
# place_design -directive default
Command: place_design -directive default
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'default' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2975.016 ; gain = 0.000 ; free physical = 2506 ; free virtual = 8931
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: c44910d3

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2975.016 ; gain = 0.000 ; free physical = 2506 ; free virtual = 8931
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2975.016 ; gain = 0.000 ; free physical = 2502 ; free virtual = 8931

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
ERROR: [Place 30-574] Poor placement for routing between an IO pin and BUFG. If this sub optimal condition is acceptable for this design, you may use the CLOCK_DEDICATED_ROUTE constraint in the .xdc file to demote this message to a WARNING. However, the use of this override is highly discouraged. These examples can be used directly in the .xdc file to override this clock rule.
	< set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets cam_pclk_IBUF] >

	cam_pclk_IBUF_inst (IBUF.O) is locked to IOB_X0Y81
	cam_pclk_IBUF_BUFG_inst (BUFG.I) is provisionally placed by clockplacer on BUFGCTRL_X0Y0
Resolution: Poor placement of an IO pin and a BUFG has resulted in the router using a non-dedicated path between the two.  There are several things that could trigger this DRC, each of which can cause unpredictable clock insertion delays that result in poor timing.  This DRC could be caused by any of the following: (a) a clock port was placed on a pin that is not a CCIO-pin (b)the BUFG has not been placed in the same half of the device or SLR as the CCIO-pin (c) a single ended clock has been placed on the N-Side of a differential pair CCIO-pin.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: e44d4727

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2975.016 ; gain = 0.000 ; free physical = 2494 ; free virtual = 8928
Phase 1 Placer Initialization | Checksum: e44d4727

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2975.016 ; gain = 0.000 ; free physical = 2494 ; free virtual = 8928
ERROR: [Place 30-99] Placer failed with error: 'IO Clock Placer failed'
Please review all ERROR, CRITICAL WARNING, and WARNING messages during placement to understand the cause for failure.
Ending Placer Task | Checksum: e44d4727

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2975.016 ; gain = 0.000 ; free physical = 2494 ; free virtual = 8928
INFO: [Common 17-83] Releasing license: Implementation
11 Infos, 0 Warnings, 0 Critical Warnings and 3 Errors encountered.
place_design failed
ERROR: [Common 17-69] Command failed: Placer could not place all instances
INFO: [Common 17-206] Exiting Vivado at Sun Dec  6 23:52:04 2020...
