#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Wed Oct 22 18:14:08 2025
# Process ID         : 156925
# Current directory  : /home/anderson/vivado/project/Activation_accelerator/Activation_accelerator.runs/impl_1
# Command line       : vivado -log design_1_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace
# Log file           : /home/anderson/vivado/project/Activation_accelerator/Activation_accelerator.runs/impl_1/design_1_wrapper.vdi
# Journal file       : /home/anderson/vivado/project/Activation_accelerator/Activation_accelerator.runs/impl_1/vivado.jou
# Running On         : Legion
# Platform           : Ubuntu
# Operating System   : Ubuntu 22.04.5 LTS
# Processor Detail   : 13th Gen Intel(R) Core(TM) i5-13500H
# CPU Frequency      : 1011.592 MHz
# CPU Physical cores : 12
# CPU Logical cores  : 16
# Host memory        : 16546 MB
# Swap memory        : 10000 MB
# Total Virtual      : 26546 MB
# Available Virtual  : 18819 MB
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
Command: link_design -top design_1_wrapper -part xck26-sfvc784-2LV-c
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xck26-sfvc784-2LV-c
INFO: [Project 1-454] Reading design checkpoint '/home/anderson/vivado/project/Activation_accelerator/Activation_accelerator.gen/sources_1/bd/design_1/ip/design_1_accumulator_0_0/design_1_accumulator_0_0.dcp' for cell 'design_1_i/accumulator'
INFO: [Project 1-454] Reading design checkpoint '/home/anderson/vivado/project/Activation_accelerator/Activation_accelerator.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.dcp' for cell 'design_1_i/axi_dma_0'
INFO: [Project 1-454] Reading design checkpoint '/home/anderson/vivado/project/Activation_accelerator/Activation_accelerator.gen/sources_1/bd/design_1/ip/design_1_axi_dma_1_0/design_1_axi_dma_1_0.dcp' for cell 'design_1_i/axi_dma_1'
INFO: [Project 1-454] Reading design checkpoint '/home/anderson/vivado/project/Activation_accelerator/Activation_accelerator.gen/sources_1/bd/design_1/ip/design_1_axi_smc_2/design_1_axi_smc_2.dcp' for cell 'design_1_i/axi_smc'
INFO: [Project 1-454] Reading design checkpoint '/home/anderson/vivado/project/Activation_accelerator/Activation_accelerator.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1_0/design_1_axi_smc_1_0.dcp' for cell 'design_1_i/axi_smc_1'
INFO: [Project 1-454] Reading design checkpoint '/home/anderson/vivado/project/Activation_accelerator/Activation_accelerator.gen/sources_1/bd/design_1/ip/design_1_divide_0_0/design_1_divide_0_0.dcp' for cell 'design_1_i/divide_0'
INFO: [Project 1-454] Reading design checkpoint '/home/anderson/vivado/project/Activation_accelerator/Activation_accelerator.gen/sources_1/bd/design_1/ip/design_1_expv2_0_0/design_1_expv2_0_0.dcp' for cell 'design_1_i/expv2'
INFO: [Project 1-454] Reading design checkpoint '/home/anderson/vivado/project/Activation_accelerator/Activation_accelerator.gen/sources_1/bd/design_1/ip/design_1_ila_0_0/design_1_ila_0_0.dcp' for cell 'design_1_i/ila_0'
INFO: [Project 1-454] Reading design checkpoint '/home/anderson/vivado/project/Activation_accelerator/Activation_accelerator.gen/sources_1/bd/design_1/ip/design_1_ila_1_0/design_1_ila_1_0.dcp' for cell 'design_1_i/ila_1'
INFO: [Project 1-454] Reading design checkpoint '/home/anderson/vivado/project/Activation_accelerator/Activation_accelerator.gen/sources_1/bd/design_1/ip/design_1_max_0_0/design_1_max_0_0.dcp' for cell 'design_1_i/max'
INFO: [Project 1-454] Reading design checkpoint '/home/anderson/vivado/project/Activation_accelerator/Activation_accelerator.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_299M_0/design_1_rst_ps8_0_299M_0.dcp' for cell 'design_1_i/rst_ps8_0_299M'
INFO: [Project 1-454] Reading design checkpoint '/home/anderson/vivado/project/Activation_accelerator/Activation_accelerator.gen/sources_1/bd/design_1/ip/design_1_sub_max_0_0/design_1_sub_max_0_0.dcp' for cell 'design_1_i/sub_max'
INFO: [Project 1-454] Reading design checkpoint '/home/anderson/vivado/project/Activation_accelerator/Activation_accelerator.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0.dcp' for cell 'design_1_i/zynq_ultra_ps_e_0'
INFO: [Project 1-454] Reading design checkpoint '/home/anderson/vivado/project/Activation_accelerator/Activation_accelerator.gen/sources_1/ip/floating_point_2/floating_point_2.dcp' for cell 'design_1_i/accumulator/inst/acc_u/acc_u'
INFO: [Project 1-454] Reading design checkpoint '/home/anderson/vivado/project/Activation_accelerator/Activation_accelerator.gen/sources_1/ip/c_shift_ram_1/c_shift_ram_1.dcp' for cell 'design_1_i/accumulator/inst/acc_u/shift_ram_u'
INFO: [Project 1-454] Reading design checkpoint '/home/anderson/vivado/project/Activation_accelerator/Activation_accelerator.gen/sources_1/ip/floating_point_1/floating_point_1.dcp' for cell 'design_1_i/accumulator/inst/acc_u/add8_u/STAGE1[0].add_s1'
INFO: [Project 1-454] Reading design checkpoint '/home/anderson/vivado/project/Activation_accelerator/Activation_accelerator.gen/sources_1/ip/floating_point_1/floating_point_1.dcp' for cell 'design_1_i/accumulator/inst/acc_u/add8_u/STAGE1[1].add_s1'
INFO: [Project 1-454] Reading design checkpoint '/home/anderson/vivado/project/Activation_accelerator/Activation_accelerator.gen/sources_1/ip/floating_point_1/floating_point_1.dcp' for cell 'design_1_i/accumulator/inst/acc_u/add8_u/STAGE1[2].add_s1'
INFO: [Project 1-454] Reading design checkpoint '/home/anderson/vivado/project/Activation_accelerator/Activation_accelerator.gen/sources_1/ip/floating_point_1/floating_point_1.dcp' for cell 'design_1_i/accumulator/inst/acc_u/add8_u/STAGE1[3].add_s1'
INFO: [Project 1-454] Reading design checkpoint '/home/anderson/vivado/project/Activation_accelerator/Activation_accelerator.gen/sources_1/ip/floating_point_1/floating_point_1.dcp' for cell 'design_1_i/accumulator/inst/acc_u/add8_u/STAGE2[0].add_s2'
INFO: [Project 1-454] Reading design checkpoint '/home/anderson/vivado/project/Activation_accelerator/Activation_accelerator.gen/sources_1/ip/floating_point_1/floating_point_1.dcp' for cell 'design_1_i/accumulator/inst/acc_u/add8_u/STAGE2[1].add_s2'
INFO: [Project 1-454] Reading design checkpoint '/home/anderson/vivado/project/Activation_accelerator/Activation_accelerator.gen/sources_1/ip/floating_point_1/floating_point_1.dcp' for cell 'design_1_i/accumulator/inst/acc_u/add8_u/add_s3'
INFO: [Project 1-454] Reading design checkpoint '/home/anderson/vivado/project/Activation_accelerator/Activation_accelerator.gen/sources_1/ip/c_shift_ram_2/c_shift_ram_2.dcp' for cell 'design_1_i/accumulator/inst/fifo_u/shift_ram_u'
INFO: [Project 1-454] Reading design checkpoint '/home/anderson/vivado/project/Activation_accelerator/Activation_accelerator.gen/sources_1/ip/floating_point_mul16/floating_point_mul16.dcp' for cell 'design_1_i/divide_0/inst/mul[0].mul16'
INFO: [Project 1-454] Reading design checkpoint '/home/anderson/vivado/project/Activation_accelerator/Activation_accelerator.gen/sources_1/ip/floating_point_mul16/floating_point_mul16.dcp' for cell 'design_1_i/divide_0/inst/mul[1].mul16'
INFO: [Project 1-454] Reading design checkpoint '/home/anderson/vivado/project/Activation_accelerator/Activation_accelerator.gen/sources_1/ip/floating_point_mul16/floating_point_mul16.dcp' for cell 'design_1_i/divide_0/inst/mul[2].mul16'
INFO: [Project 1-454] Reading design checkpoint '/home/anderson/vivado/project/Activation_accelerator/Activation_accelerator.gen/sources_1/ip/floating_point_mul16/floating_point_mul16.dcp' for cell 'design_1_i/divide_0/inst/mul[3].mul16'
INFO: [Project 1-454] Reading design checkpoint '/home/anderson/vivado/project/Activation_accelerator/Activation_accelerator.gen/sources_1/ip/floating_point_mul16/floating_point_mul16.dcp' for cell 'design_1_i/divide_0/inst/mul[4].mul16'
INFO: [Project 1-454] Reading design checkpoint '/home/anderson/vivado/project/Activation_accelerator/Activation_accelerator.gen/sources_1/ip/floating_point_mul16/floating_point_mul16.dcp' for cell 'design_1_i/divide_0/inst/mul[5].mul16'
INFO: [Project 1-454] Reading design checkpoint '/home/anderson/vivado/project/Activation_accelerator/Activation_accelerator.gen/sources_1/ip/floating_point_mul16/floating_point_mul16.dcp' for cell 'design_1_i/divide_0/inst/mul[6].mul16'
INFO: [Project 1-454] Reading design checkpoint '/home/anderson/vivado/project/Activation_accelerator/Activation_accelerator.gen/sources_1/ip/floating_point_mul16/floating_point_mul16.dcp' for cell 'design_1_i/divide_0/inst/mul[7].mul16'
INFO: [Project 1-454] Reading design checkpoint '/home/anderson/vivado/project/Activation_accelerator/Activation_accelerator.gen/sources_1/ip/floating_point_fixed/floating_point_fixed.dcp' for cell 'design_1_i/expv2/inst/exp_inst[0].fixed'
INFO: [Project 1-454] Reading design checkpoint '/home/anderson/vivado/project/Activation_accelerator/Activation_accelerator.gen/sources_1/ip/floating_point_3/floating_point_3.dcp' for cell 'design_1_i/expv2/inst/exp_inst[0].mul'
INFO: [Project 1-454] Reading design checkpoint '/home/anderson/vivado/project/Activation_accelerator/Activation_accelerator.gen/sources_1/ip/floating_point_fixed/floating_point_fixed.dcp' for cell 'design_1_i/expv2/inst/exp_inst[1].fixed'
INFO: [Project 1-454] Reading design checkpoint '/home/anderson/vivado/project/Activation_accelerator/Activation_accelerator.gen/sources_1/ip/floating_point_3/floating_point_3.dcp' for cell 'design_1_i/expv2/inst/exp_inst[1].mul'
INFO: [Project 1-454] Reading design checkpoint '/home/anderson/vivado/project/Activation_accelerator/Activation_accelerator.gen/sources_1/ip/floating_point_fixed/floating_point_fixed.dcp' for cell 'design_1_i/expv2/inst/exp_inst[2].fixed'
INFO: [Project 1-454] Reading design checkpoint '/home/anderson/vivado/project/Activation_accelerator/Activation_accelerator.gen/sources_1/ip/floating_point_3/floating_point_3.dcp' for cell 'design_1_i/expv2/inst/exp_inst[2].mul'
INFO: [Project 1-454] Reading design checkpoint '/home/anderson/vivado/project/Activation_accelerator/Activation_accelerator.gen/sources_1/ip/floating_point_fixed/floating_point_fixed.dcp' for cell 'design_1_i/expv2/inst/exp_inst[3].fixed'
INFO: [Project 1-454] Reading design checkpoint '/home/anderson/vivado/project/Activation_accelerator/Activation_accelerator.gen/sources_1/ip/floating_point_3/floating_point_3.dcp' for cell 'design_1_i/expv2/inst/exp_inst[3].mul'
INFO: [Project 1-454] Reading design checkpoint '/home/anderson/vivado/project/Activation_accelerator/Activation_accelerator.gen/sources_1/ip/floating_point_fixed/floating_point_fixed.dcp' for cell 'design_1_i/expv2/inst/exp_inst[4].fixed'
INFO: [Project 1-454] Reading design checkpoint '/home/anderson/vivado/project/Activation_accelerator/Activation_accelerator.gen/sources_1/ip/floating_point_3/floating_point_3.dcp' for cell 'design_1_i/expv2/inst/exp_inst[4].mul'
INFO: [Project 1-454] Reading design checkpoint '/home/anderson/vivado/project/Activation_accelerator/Activation_accelerator.gen/sources_1/ip/floating_point_fixed/floating_point_fixed.dcp' for cell 'design_1_i/expv2/inst/exp_inst[5].fixed'
INFO: [Project 1-454] Reading design checkpoint '/home/anderson/vivado/project/Activation_accelerator/Activation_accelerator.gen/sources_1/ip/floating_point_3/floating_point_3.dcp' for cell 'design_1_i/expv2/inst/exp_inst[5].mul'
INFO: [Project 1-454] Reading design checkpoint '/home/anderson/vivado/project/Activation_accelerator/Activation_accelerator.gen/sources_1/ip/floating_point_fixed/floating_point_fixed.dcp' for cell 'design_1_i/expv2/inst/exp_inst[6].fixed'
INFO: [Project 1-454] Reading design checkpoint '/home/anderson/vivado/project/Activation_accelerator/Activation_accelerator.gen/sources_1/ip/floating_point_3/floating_point_3.dcp' for cell 'design_1_i/expv2/inst/exp_inst[6].mul'
INFO: [Project 1-454] Reading design checkpoint '/home/anderson/vivado/project/Activation_accelerator/Activation_accelerator.gen/sources_1/ip/floating_point_fixed/floating_point_fixed.dcp' for cell 'design_1_i/expv2/inst/exp_inst[7].fixed'
INFO: [Project 1-454] Reading design checkpoint '/home/anderson/vivado/project/Activation_accelerator/Activation_accelerator.gen/sources_1/ip/floating_point_3/floating_point_3.dcp' for cell 'design_1_i/expv2/inst/exp_inst[7].mul'
INFO: [Project 1-454] Reading design checkpoint '/home/anderson/vivado/project/Activation_accelerator/Activation_accelerator.gen/sources_1/ip/c_shift_ram_0/c_shift_ram_0.dcp' for cell 'design_1_i/max/inst/serial_max_u/shift_ram_u'
INFO: [Project 1-454] Reading design checkpoint '/home/anderson/vivado/project/Activation_accelerator/Activation_accelerator.gen/sources_1/ip/axis_combiner_0/axis_combiner_0.dcp' for cell 'design_1_i/sub_max/inst/axis_combiner_u'
INFO: [Project 1-454] Reading design checkpoint '/home/anderson/vivado/project/Activation_accelerator/Activation_accelerator.gen/sources_1/ip/floating_point_0/floating_point_0.dcp' for cell 'design_1_i/sub_max/inst/sub_inst[0].sub_u'
INFO: [Project 1-454] Reading design checkpoint '/home/anderson/vivado/project/Activation_accelerator/Activation_accelerator.gen/sources_1/ip/floating_point_0/floating_point_0.dcp' for cell 'design_1_i/sub_max/inst/sub_inst[1].sub_u'
INFO: [Project 1-454] Reading design checkpoint '/home/anderson/vivado/project/Activation_accelerator/Activation_accelerator.gen/sources_1/ip/floating_point_0/floating_point_0.dcp' for cell 'design_1_i/sub_max/inst/sub_inst[2].sub_u'
INFO: [Project 1-454] Reading design checkpoint '/home/anderson/vivado/project/Activation_accelerator/Activation_accelerator.gen/sources_1/ip/floating_point_0/floating_point_0.dcp' for cell 'design_1_i/sub_max/inst/sub_inst[3].sub_u'
INFO: [Project 1-454] Reading design checkpoint '/home/anderson/vivado/project/Activation_accelerator/Activation_accelerator.gen/sources_1/ip/floating_point_0/floating_point_0.dcp' for cell 'design_1_i/sub_max/inst/sub_inst[4].sub_u'
INFO: [Project 1-454] Reading design checkpoint '/home/anderson/vivado/project/Activation_accelerator/Activation_accelerator.gen/sources_1/ip/floating_point_0/floating_point_0.dcp' for cell 'design_1_i/sub_max/inst/sub_inst[5].sub_u'
INFO: [Project 1-454] Reading design checkpoint '/home/anderson/vivado/project/Activation_accelerator/Activation_accelerator.gen/sources_1/ip/floating_point_0/floating_point_0.dcp' for cell 'design_1_i/sub_max/inst/sub_inst[6].sub_u'
INFO: [Project 1-454] Reading design checkpoint '/home/anderson/vivado/project/Activation_accelerator/Activation_accelerator.gen/sources_1/ip/floating_point_0/floating_point_0.dcp' for cell 'design_1_i/sub_max/inst/sub_inst[7].sub_u'
Netlist sorting complete. Time (s): cpu = 00:00:00.42 ; elapsed = 00:00:00.42 . Memory (MB): peak = 2394.117 ; gain = 0.000 ; free physical = 5725 ; free virtual = 16547
INFO: [Netlist 29-17] Analyzing 1008 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: design_1_i/ila_0 UUID: be177176-557e-59fe-ace2-fe04795a2b22 
INFO: [Chipscope 16-324] Core: design_1_i/ila_1 UUID: b0ff74a9-f11a-54c5-b2aa-3d087c7ab7be 
Parsing XDC File [/home/anderson/vivado/project/Activation_accelerator/Activation_accelerator.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0/inst'
Finished Parsing XDC File [/home/anderson/vivado/project/Activation_accelerator/Activation_accelerator.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0/inst'
Parsing XDC File [/home/anderson/vivado/project/Activation_accelerator/Activation_accelerator.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc] for cell 'design_1_i/axi_dma_0/U0'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/anderson/vivado/project/Activation_accelerator/Activation_accelerator.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/anderson/vivado/project/Activation_accelerator/Activation_accelerator.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc:56]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [/home/anderson/vivado/project/Activation_accelerator/Activation_accelerator.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc:61]
Finished Parsing XDC File [/home/anderson/vivado/project/Activation_accelerator/Activation_accelerator.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc] for cell 'design_1_i/axi_dma_0/U0'
Parsing XDC File [/home/anderson/vivado/project/Activation_accelerator/Activation_accelerator.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_299M_0/design_1_rst_ps8_0_299M_0_board.xdc] for cell 'design_1_i/rst_ps8_0_299M/U0'
Finished Parsing XDC File [/home/anderson/vivado/project/Activation_accelerator/Activation_accelerator.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_299M_0/design_1_rst_ps8_0_299M_0_board.xdc] for cell 'design_1_i/rst_ps8_0_299M/U0'
Parsing XDC File [/home/anderson/vivado/project/Activation_accelerator/Activation_accelerator.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_299M_0/design_1_rst_ps8_0_299M_0.xdc] for cell 'design_1_i/rst_ps8_0_299M/U0'
Finished Parsing XDC File [/home/anderson/vivado/project/Activation_accelerator/Activation_accelerator.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_299M_0/design_1_rst_ps8_0_299M_0.xdc] for cell 'design_1_i/rst_ps8_0_299M/U0'
Parsing XDC File [/home/anderson/vivado/project/Activation_accelerator/Activation_accelerator.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_1/bd_a878_psr_aclk_0_board.xdc] for cell 'design_1_i/axi_smc_1/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/anderson/vivado/project/Activation_accelerator/Activation_accelerator.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_1/bd_a878_psr_aclk_0_board.xdc] for cell 'design_1_i/axi_smc_1/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/anderson/vivado/project/Activation_accelerator/Activation_accelerator.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_1/bd_a878_psr_aclk_0.xdc] for cell 'design_1_i/axi_smc_1/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/anderson/vivado/project/Activation_accelerator/Activation_accelerator.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_1/bd_a878_psr_aclk_0.xdc] for cell 'design_1_i/axi_smc_1/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/anderson/vivado/project/Activation_accelerator/Activation_accelerator.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1_0/smartconnect.xdc] for cell 'design_1_i/axi_smc_1/inst'
Finished Parsing XDC File [/home/anderson/vivado/project/Activation_accelerator/Activation_accelerator.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1_0/smartconnect.xdc] for cell 'design_1_i/axi_smc_1/inst'
Parsing XDC File [/home/anderson/vivado/project/Activation_accelerator/Activation_accelerator.gen/sources_1/bd/design_1/ip/design_1_axi_smc_2/bd_0/ip/ip_1/bd_6e42_psr_aclk_0_board.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/anderson/vivado/project/Activation_accelerator/Activation_accelerator.gen/sources_1/bd/design_1/ip/design_1_axi_smc_2/bd_0/ip/ip_1/bd_6e42_psr_aclk_0_board.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/anderson/vivado/project/Activation_accelerator/Activation_accelerator.gen/sources_1/bd/design_1/ip/design_1_axi_smc_2/bd_0/ip/ip_1/bd_6e42_psr_aclk_0.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/anderson/vivado/project/Activation_accelerator/Activation_accelerator.gen/sources_1/bd/design_1/ip/design_1_axi_smc_2/bd_0/ip/ip_1/bd_6e42_psr_aclk_0.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/anderson/vivado/project/Activation_accelerator/Activation_accelerator.gen/sources_1/bd/design_1/ip/design_1_axi_smc_2/smartconnect.xdc] for cell 'design_1_i/axi_smc/inst'
Finished Parsing XDC File [/home/anderson/vivado/project/Activation_accelerator/Activation_accelerator.gen/sources_1/bd/design_1/ip/design_1_axi_smc_2/smartconnect.xdc] for cell 'design_1_i/axi_smc/inst'
Parsing XDC File [/home/anderson/vivado/project/Activation_accelerator/Activation_accelerator.gen/sources_1/bd/design_1/ip/design_1_axi_dma_1_0/design_1_axi_dma_1_0.xdc] for cell 'design_1_i/axi_dma_1/U0'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/anderson/vivado/project/Activation_accelerator/Activation_accelerator.gen/sources_1/bd/design_1/ip/design_1_axi_dma_1_0/design_1_axi_dma_1_0.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/anderson/vivado/project/Activation_accelerator/Activation_accelerator.gen/sources_1/bd/design_1/ip/design_1_axi_dma_1_0/design_1_axi_dma_1_0.xdc:56]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [/home/anderson/vivado/project/Activation_accelerator/Activation_accelerator.gen/sources_1/bd/design_1/ip/design_1_axi_dma_1_0/design_1_axi_dma_1_0.xdc:61]
Finished Parsing XDC File [/home/anderson/vivado/project/Activation_accelerator/Activation_accelerator.gen/sources_1/bd/design_1/ip/design_1_axi_dma_1_0/design_1_axi_dma_1_0.xdc] for cell 'design_1_i/axi_dma_1/U0'
Parsing XDC File [/home/anderson/vivado/project/Activation_accelerator/Activation_accelerator.gen/sources_1/bd/design_1/ip/design_1_ila_0_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'design_1_i/ila_0/inst'
Finished Parsing XDC File [/home/anderson/vivado/project/Activation_accelerator/Activation_accelerator.gen/sources_1/bd/design_1/ip/design_1_ila_0_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'design_1_i/ila_0/inst'
Parsing XDC File [/home/anderson/vivado/project/Activation_accelerator/Activation_accelerator.gen/sources_1/bd/design_1/ip/design_1_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'design_1_i/ila_0/inst'
Finished Parsing XDC File [/home/anderson/vivado/project/Activation_accelerator/Activation_accelerator.gen/sources_1/bd/design_1/ip/design_1_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'design_1_i/ila_0/inst'
Parsing XDC File [/home/anderson/vivado/project/Activation_accelerator/Activation_accelerator.gen/sources_1/bd/design_1/ip/design_1_ila_1_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'design_1_i/ila_1/inst'
Finished Parsing XDC File [/home/anderson/vivado/project/Activation_accelerator/Activation_accelerator.gen/sources_1/bd/design_1/ip/design_1_ila_1_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'design_1_i/ila_1/inst'
Parsing XDC File [/home/anderson/vivado/project/Activation_accelerator/Activation_accelerator.gen/sources_1/bd/design_1/ip/design_1_ila_1_0/ila_v6_2/constraints/ila.xdc] for cell 'design_1_i/ila_1/inst'
Finished Parsing XDC File [/home/anderson/vivado/project/Activation_accelerator/Activation_accelerator.gen/sources_1/bd/design_1/ip/design_1_ila_1_0/ila_v6_2/constraints/ila.xdc] for cell 'design_1_i/ila_1/inst'
Parsing XDC File [/home/anderson/vivado/project/Activation_accelerator/Activation_accelerator.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0_clocks.xdc] for cell 'design_1_i/axi_dma_0/U0'
Finished Parsing XDC File [/home/anderson/vivado/project/Activation_accelerator/Activation_accelerator.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0_clocks.xdc] for cell 'design_1_i/axi_dma_0/U0'
Parsing XDC File [/home/anderson/vivado/project/Activation_accelerator/Activation_accelerator.gen/sources_1/bd/design_1/ip/design_1_axi_dma_1_0/design_1_axi_dma_1_0_clocks.xdc] for cell 'design_1_i/axi_dma_1/U0'
Finished Parsing XDC File [/home/anderson/vivado/project/Activation_accelerator/Activation_accelerator.gen/sources_1/bd/design_1/ip/design_1_axi_dma_1_0/design_1_axi_dma_1_0_clocks.xdc] for cell 'design_1_i/axi_dma_1/U0'
INFO: [Project 1-1714] 90 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-1687] 4 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3442.141 ; gain = 0.000 ; free physical = 5021 ; free virtual = 15850
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 378 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 272 instances
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 1 instance 
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 24 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 1 instance 
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 1 instance 
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 79 instances

68 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:24 . Memory (MB): peak = 3442.141 ; gain = 1963.125 ; free physical = 5021 ; free virtual = 15850
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xck26'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.51 . Memory (MB): peak = 3444.523 ; gain = 2.383 ; free physical = 4984 ; free virtual = 15814

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 26413f3bd

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.84 . Memory (MB): peak = 3444.523 ; gain = 0.000 ; free physical = 4982 ; free virtual = 15812

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup

Phase 1.1.1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-469] Using cached IP synthesis design for IP xilinx.com:ip:xsdbm:3.0, cache-ID = 1112216a733dd807.
Done building netlist checker database: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3775.320 ; gain = 0.000 ; free physical = 4629 ; free virtual = 15479
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3775.320 ; gain = 0.000 ; free physical = 4626 ; free virtual = 15475
Phase 1.1.1 Generate And Synthesize Debug Cores | Checksum: 229d60433

Time (s): cpu = 00:00:12 ; elapsed = 00:00:19 . Memory (MB): peak = 3775.320 ; gain = 20.812 ; free physical = 4626 ; free virtual = 15475
Phase 1.1 Core Generation And Design Setup | Checksum: 229d60433

Time (s): cpu = 00:00:12 ; elapsed = 00:00:19 . Memory (MB): peak = 3775.320 ; gain = 20.812 ; free physical = 4626 ; free virtual = 15475

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 229d60433

Time (s): cpu = 00:00:12 ; elapsed = 00:00:19 . Memory (MB): peak = 3775.320 ; gain = 20.812 ; free physical = 4626 ; free virtual = 15475
Phase 1 Initialization | Checksum: 229d60433

Time (s): cpu = 00:00:12 ; elapsed = 00:00:19 . Memory (MB): peak = 3775.320 ; gain = 20.812 ; free physical = 4626 ; free virtual = 15475

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 229d60433

Time (s): cpu = 00:00:13 ; elapsed = 00:00:19 . Memory (MB): peak = 3775.320 ; gain = 20.812 ; free physical = 4626 ; free virtual = 15476

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 229d60433

Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 3775.320 ; gain = 20.812 ; free physical = 4618 ; free virtual = 15468
Phase 2 Timer Update And Timing Data Collection | Checksum: 229d60433

Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 3775.320 ; gain = 20.812 ; free physical = 4618 ; free virtual = 15468

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-1566] Pulled 25 inverters resulting in an inversion of 214 pins
INFO: [Opt 31-138] Pushed 116 inverter(s) to 3394 load pin(s).
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_1_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_1_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_1_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_1_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_1_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_1_i/ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_1_i/ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_1_i/ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_1_i/ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_1_i/ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 225b7127f

Time (s): cpu = 00:00:14 ; elapsed = 00:00:20 . Memory (MB): peak = 3775.320 ; gain = 20.812 ; free physical = 4618 ; free virtual = 15468
Retarget | Checksum: 225b7127f
INFO: [Opt 31-389] Phase Retarget created 531 cells and removed 965 cells
INFO: [Opt 31-1021] In phase Retarget, 204 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 155601d9a

Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 3775.320 ; gain = 20.812 ; free physical = 4620 ; free virtual = 15469
Constant propagation | Checksum: 155601d9a
INFO: [Opt 31-389] Phase Constant propagation created 211 cells and removed 1482 cells
INFO: [Opt 31-1021] In phase Constant propagation, 172 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3775.320 ; gain = 0.000 ; free physical = 4620 ; free virtual = 15469
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3775.320 ; gain = 0.000 ; free physical = 4620 ; free virtual = 15469
Phase 5 Sweep | Checksum: 1d91df5e5

Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 3775.320 ; gain = 20.812 ; free physical = 4621 ; free virtual = 15471
Sweep | Checksum: 1d91df5e5
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 926 cells
INFO: [Opt 31-1021] In phase Sweep, 1644 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 6 BUFG optimization | Checksum: 1d91df5e5

Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 3807.336 ; gain = 52.828 ; free physical = 4621 ; free virtual = 15471
BUFG optimization | Checksum: 1d91df5e5
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 1d91df5e5

Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 3807.336 ; gain = 52.828 ; free physical = 4621 ; free virtual = 15471
Shift Register Optimization | Checksum: 1d91df5e5
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 186c862ee

Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 3807.336 ; gain = 52.828 ; free physical = 4621 ; free virtual = 15471
Post Processing Netlist | Checksum: 186c862ee
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 195 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 1621129d2

Time (s): cpu = 00:00:18 ; elapsed = 00:00:23 . Memory (MB): peak = 3807.336 ; gain = 52.828 ; free physical = 4622 ; free virtual = 15472

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3807.336 ; gain = 0.000 ; free physical = 4622 ; free virtual = 15472
Phase 9.2 Verifying Netlist Connectivity | Checksum: 1621129d2

Time (s): cpu = 00:00:18 ; elapsed = 00:00:23 . Memory (MB): peak = 3807.336 ; gain = 52.828 ; free physical = 4622 ; free virtual = 15472
Phase 9 Finalization | Checksum: 1621129d2

Time (s): cpu = 00:00:18 ; elapsed = 00:00:23 . Memory (MB): peak = 3807.336 ; gain = 52.828 ; free physical = 4622 ; free virtual = 15472
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             531  |             965  |                                            204  |
|  Constant propagation         |             211  |            1482  |                                            172  |
|  Sweep                        |               0  |             926  |                                           1644  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                            195  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 1621129d2

Time (s): cpu = 00:00:18 ; elapsed = 00:00:23 . Memory (MB): peak = 3807.336 ; gain = 52.828 ; free physical = 4622 ; free virtual = 15472

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 20 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 10 WE to EN ports
Number of BRAM Ports augmented: 15 newly gated: 10 Total Ports: 40
Ending PowerOpt Patch Enables Task | Checksum: 23b5f80df

Time (s): cpu = 00:00:00.2 ; elapsed = 00:00:00.15 . Memory (MB): peak = 4174.277 ; gain = 0.000 ; free physical = 4341 ; free virtual = 15190
Ending Power Optimization Task | Checksum: 23b5f80df

Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 4174.277 ; gain = 366.941 ; free physical = 4341 ; free virtual = 15190

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 23b5f80df

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4174.277 ; gain = 0.000 ; free physical = 4341 ; free virtual = 15190

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4174.277 ; gain = 0.000 ; free physical = 4341 ; free virtual = 15190
Ending Netlist Obfuscation Task | Checksum: 1afc0329b

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4174.277 ; gain = 0.000 ; free physical = 4341 ; free virtual = 15191
INFO: [Common 17-83] Releasing license: Implementation
117 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:30 . Memory (MB): peak = 4174.277 ; gain = 732.137 ; free physical = 4341 ; free virtual = 15191
INFO: [Vivado 12-24828] Executing command : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/anderson/vivado/project/Activation_accelerator/Activation_accelerator.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 4676.387 ; gain = 502.109 ; free physical = 3706 ; free virtual = 14557
generate_parallel_reports: Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 4676.387 ; gain = 502.109 ; free physical = 3706 ; free virtual = 14557
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.03 . Memory (MB): peak = 4676.387 ; gain = 0.000 ; free physical = 3706 ; free virtual = 14560
INFO: [Common 17-1381] The checkpoint '/home/anderson/vivado/project/Activation_accelerator/Activation_accelerator.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xck26'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4676.387 ; gain = 0.000 ; free physical = 3680 ; free virtual = 14541
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 17e5f11d1

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4676.387 ; gain = 0.000 ; free physical = 3680 ; free virtual = 14541
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4676.387 ; gain = 0.000 ; free physical = 3680 ; free virtual = 14541

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 15d646eb4

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 4676.387 ; gain = 0.000 ; free physical = 3682 ; free virtual = 14543

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1ebaa4056

Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 4708.402 ; gain = 32.016 ; free physical = 3697 ; free virtual = 14559

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1ebaa4056

Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 4708.402 ; gain = 32.016 ; free physical = 3697 ; free virtual = 14559
Phase 1 Placer Initialization | Checksum: 1ebaa4056

Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 4708.402 ; gain = 32.016 ; free physical = 3697 ; free virtual = 14559

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: 204d8f59b

Time (s): cpu = 00:00:26 ; elapsed = 00:00:10 . Memory (MB): peak = 4708.402 ; gain = 32.016 ; free physical = 3722 ; free virtual = 14583

Phase 2.1.1.2 PBP: Clock Region Placement
INFO: [Place 30-3162] Check ILP status : ILP-based clock placer completed successfully.
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: 204d8f59b

Time (s): cpu = 00:00:26 ; elapsed = 00:00:11 . Memory (MB): peak = 4708.402 ; gain = 32.016 ; free physical = 3722 ; free virtual = 14583

Phase 2.1.1.3 PBP: Compute Congestion
Phase 2.1.1.3 PBP: Compute Congestion | Checksum: 204d8f59b

Time (s): cpu = 00:00:36 ; elapsed = 00:00:13 . Memory (MB): peak = 5001.387 ; gain = 325.000 ; free physical = 3387 ; free virtual = 14248

Phase 2.1.1.4 PBP: UpdateTiming
Phase 2.1.1.4 PBP: UpdateTiming | Checksum: 2559f5f93

Time (s): cpu = 00:00:38 ; elapsed = 00:00:14 . Memory (MB): peak = 5033.402 ; gain = 357.016 ; free physical = 3385 ; free virtual = 14246

Phase 2.1.1.5 PBP: Add part constraints
Phase 2.1.1.5 PBP: Add part constraints | Checksum: 2559f5f93

Time (s): cpu = 00:00:38 ; elapsed = 00:00:14 . Memory (MB): peak = 5033.402 ; gain = 357.016 ; free physical = 3385 ; free virtual = 14246
Phase 2.1.1 Partition Driven Placement | Checksum: 2559f5f93

Time (s): cpu = 00:00:38 ; elapsed = 00:00:14 . Memory (MB): peak = 5033.402 ; gain = 357.016 ; free physical = 3385 ; free virtual = 14246
Phase 2.1 Floorplanning | Checksum: 18d27542d

Time (s): cpu = 00:00:38 ; elapsed = 00:00:14 . Memory (MB): peak = 5033.402 ; gain = 357.016 ; free physical = 3385 ; free virtual = 14246

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 18d27542d

Time (s): cpu = 00:00:38 ; elapsed = 00:00:14 . Memory (MB): peak = 5033.402 ; gain = 357.016 ; free physical = 3385 ; free virtual = 14246

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 18d27542d

Time (s): cpu = 00:00:38 ; elapsed = 00:00:14 . Memory (MB): peak = 5033.402 ; gain = 357.016 ; free physical = 3385 ; free virtual = 14246

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 16fbcd83e

Time (s): cpu = 00:01:27 ; elapsed = 00:00:28 . Memory (MB): peak = 5116.406 ; gain = 440.020 ; free physical = 3345 ; free virtual = 14207

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 19c02f8f9

Time (s): cpu = 00:01:31 ; elapsed = 00:00:29 . Memory (MB): peak = 5116.406 ; gain = 440.020 ; free physical = 3345 ; free virtual = 14207

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 966 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 400 nets or LUTs. Breaked 0 LUT, combined 400 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-1030] Pass 1. Identified 10 candidate driver sets for equivalent driver rewiring.
INFO: [Physopt 32-661] Optimized 2 nets.  Re-placed 9 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 2 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 9 existing cells
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 5116.406 ; gain = 0.000 ; free physical = 3344 ; free virtual = 14206
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5116.406 ; gain = 0.000 ; free physical = 3342 ; free virtual = 14204

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            400  |                   400  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Equivalent Driver Rewiring                       |            0  |              0  |                     2  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            400  |                   402  |           0  |           5  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 2630a338f

Time (s): cpu = 00:01:34 ; elapsed = 00:00:31 . Memory (MB): peak = 5116.406 ; gain = 440.020 ; free physical = 3342 ; free virtual = 14204
Phase 2.5 Global Place Phase2 | Checksum: 2398049ca

Time (s): cpu = 00:01:46 ; elapsed = 00:00:34 . Memory (MB): peak = 5116.406 ; gain = 440.020 ; free physical = 3342 ; free virtual = 14203
Phase 2 Global Placement | Checksum: 2398049ca

Time (s): cpu = 00:01:46 ; elapsed = 00:00:34 . Memory (MB): peak = 5116.406 ; gain = 440.020 ; free physical = 3342 ; free virtual = 14203

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 20cdee67e

Time (s): cpu = 00:01:57 ; elapsed = 00:00:37 . Memory (MB): peak = 5116.406 ; gain = 440.020 ; free physical = 3341 ; free virtual = 14202

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 25f6cb144

Time (s): cpu = 00:02:01 ; elapsed = 00:00:39 . Memory (MB): peak = 5116.406 ; gain = 440.020 ; free physical = 3340 ; free virtual = 14201

Phase 3.3 Small Shape DP

Phase 3.3.1 Small Shape Clustering
Phase 3.3.1 Small Shape Clustering | Checksum: 2301d52a4

Time (s): cpu = 00:02:11 ; elapsed = 00:00:41 . Memory (MB): peak = 5116.406 ; gain = 440.020 ; free physical = 3339 ; free virtual = 14201

Phase 3.3.2 Slice Area Swap

Phase 3.3.2.1 Slice Area Swap Initial
Phase 3.3.2.1 Slice Area Swap Initial | Checksum: 1c4065cc2

Time (s): cpu = 00:02:13 ; elapsed = 00:00:43 . Memory (MB): peak = 5116.406 ; gain = 440.020 ; free physical = 3339 ; free virtual = 14201
Phase 3.3.2 Slice Area Swap | Checksum: 1c4065cc2

Time (s): cpu = 00:02:13 ; elapsed = 00:00:43 . Memory (MB): peak = 5116.406 ; gain = 440.020 ; free physical = 3339 ; free virtual = 14201
Phase 3.3 Small Shape DP | Checksum: 2158e3a2e

Time (s): cpu = 00:02:17 ; elapsed = 00:00:44 . Memory (MB): peak = 5116.406 ; gain = 440.020 ; free physical = 3339 ; free virtual = 14201

Phase 3.4 Re-assign LUT pins
Phase 3.4 Re-assign LUT pins | Checksum: 267435052

Time (s): cpu = 00:02:18 ; elapsed = 00:00:45 . Memory (MB): peak = 5116.406 ; gain = 440.020 ; free physical = 3339 ; free virtual = 14201

Phase 3.5 Pipeline Register Optimization
Phase 3.5 Pipeline Register Optimization | Checksum: 22c6454c7

Time (s): cpu = 00:02:19 ; elapsed = 00:00:45 . Memory (MB): peak = 5116.406 ; gain = 440.020 ; free physical = 3339 ; free virtual = 14201
Phase 3 Detail Placement | Checksum: 22c6454c7

Time (s): cpu = 00:02:19 ; elapsed = 00:00:46 . Memory (MB): peak = 5116.406 ; gain = 440.020 ; free physical = 3339 ; free virtual = 14201

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 2db121553

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=5.824 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 2361b846e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.32 . Memory (MB): peak = 5116.406 ; gain = 0.000 ; free physical = 3335 ; free virtual = 14197
INFO: [Place 46-35] Processed net design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/mm2s_prmry_reset_out_n, inserted BUFG to drive 1361 loads.
INFO: [Place 46-45] Replicated bufg driver design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.prmry_reset_out_n_reg_replica
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 1, Replicated BUFG Driver: 1, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 284510bb1

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.79 . Memory (MB): peak = 5116.406 ; gain = 0.000 ; free physical = 3335 ; free virtual = 14197
Phase 4.1.1.1 BUFG Insertion | Checksum: 203da4a99

Time (s): cpu = 00:02:45 ; elapsed = 00:00:53 . Memory (MB): peak = 5116.406 ; gain = 440.020 ; free physical = 3335 ; free virtual = 14197

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=5.824. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 239674cb3

Time (s): cpu = 00:02:45 ; elapsed = 00:00:53 . Memory (MB): peak = 5116.406 ; gain = 440.020 ; free physical = 3335 ; free virtual = 14197

Time (s): cpu = 00:02:45 ; elapsed = 00:00:53 . Memory (MB): peak = 5116.406 ; gain = 440.020 ; free physical = 3335 ; free virtual = 14197
Phase 4.1 Post Commit Optimization | Checksum: 239674cb3

Time (s): cpu = 00:02:46 ; elapsed = 00:00:53 . Memory (MB): peak = 5116.406 ; gain = 440.020 ; free physical = 3335 ; free virtual = 14197
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 5126.387 ; gain = 0.000 ; free physical = 3279 ; free virtual = 14141

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 2617de4df

Time (s): cpu = 00:02:57 ; elapsed = 00:00:58 . Memory (MB): peak = 5126.387 ; gain = 450.000 ; free physical = 3279 ; free virtual = 14141

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|                1x1|                1x1|                4x4|
|___________|___________________|___________________|___________________|
|      South|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       East|                1x1|                1x1|                2x2|
|___________|___________________|___________________|___________________|
|       West|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 2617de4df

Time (s): cpu = 00:02:57 ; elapsed = 00:00:58 . Memory (MB): peak = 5126.387 ; gain = 450.000 ; free physical = 3279 ; free virtual = 14141
Phase 4.3 Placer Reporting | Checksum: 2617de4df

Time (s): cpu = 00:02:58 ; elapsed = 00:00:58 . Memory (MB): peak = 5126.387 ; gain = 450.000 ; free physical = 3279 ; free virtual = 14141

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5126.387 ; gain = 0.000 ; free physical = 3279 ; free virtual = 14141

Time (s): cpu = 00:02:58 ; elapsed = 00:00:58 . Memory (MB): peak = 5126.387 ; gain = 450.000 ; free physical = 3279 ; free virtual = 14141
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1cbd0373d

Time (s): cpu = 00:02:58 ; elapsed = 00:00:58 . Memory (MB): peak = 5126.387 ; gain = 450.000 ; free physical = 3279 ; free virtual = 14141
Ending Placer Task | Checksum: 18683d34d

Time (s): cpu = 00:02:58 ; elapsed = 00:00:58 . Memory (MB): peak = 5126.387 ; gain = 450.000 ; free physical = 3279 ; free virtual = 14141
159 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:03:04 ; elapsed = 00:00:59 . Memory (MB): peak = 5126.387 ; gain = 450.000 ; free physical = 3279 ; free virtual = 14141
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.21 . Memory (MB): peak = 5126.387 ; gain = 0.000 ; free physical = 3221 ; free virtual = 14083
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.41 ; elapsed = 00:00:00.25 . Memory (MB): peak = 5126.387 ; gain = 0.000 ; free physical = 3243 ; free virtual = 14106
INFO: [Vivado 12-24828] Executing command : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.08 . Memory (MB): peak = 5126.387 ; gain = 0.000 ; free physical = 3214 ; free virtual = 14087
Wrote PlaceDB: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.93 . Memory (MB): peak = 5126.387 ; gain = 0.000 ; free physical = 3203 ; free virtual = 14106
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5126.387 ; gain = 0.000 ; free physical = 3203 ; free virtual = 14106
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.07 . Memory (MB): peak = 5126.387 ; gain = 0.000 ; free physical = 3203 ; free virtual = 14106
Wrote Netlist Cache: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.03 . Memory (MB): peak = 5126.387 ; gain = 0.000 ; free physical = 3203 ; free virtual = 14108
Wrote Device Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5126.387 ; gain = 0.000 ; free physical = 3195 ; free virtual = 14103
Write Physdb Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 5126.387 ; gain = 0.000 ; free physical = 3195 ; free virtual = 14103
INFO: [Common 17-1381] The checkpoint '/home/anderson/vivado/project/Activation_accelerator/Activation_accelerator.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xck26'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:10 ; elapsed = 00:00:02 . Memory (MB): peak = 5126.387 ; gain = 0.000 ; free physical = 3193 ; free virtual = 14070
INFO: [Vivado_Tcl 4-2279] Estimated Timing Summary | WNS= 5.829 | TNS= 0.000 | 
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. All physical synthesis setup optimizations will be skipped.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
170 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.08 . Memory (MB): peak = 5126.387 ; gain = 0.000 ; free physical = 3193 ; free virtual = 14078
Wrote PlaceDB: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.93 . Memory (MB): peak = 5126.387 ; gain = 0.000 ; free physical = 3169 ; free virtual = 14085
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5126.387 ; gain = 0.000 ; free physical = 3169 ; free virtual = 14085
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.07 . Memory (MB): peak = 5126.387 ; gain = 0.000 ; free physical = 3169 ; free virtual = 14086
Wrote Netlist Cache: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 5126.387 ; gain = 0.000 ; free physical = 3161 ; free virtual = 14081
Wrote Device Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 5126.387 ; gain = 0.000 ; free physical = 3161 ; free virtual = 14084
Write Physdb Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 5126.387 ; gain = 0.000 ; free physical = 3161 ; free virtual = 14084
INFO: [Common 17-1381] The checkpoint '/home/anderson/vivado/project/Activation_accelerator/Activation_accelerator.runs/impl_1/design_1_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xck26'


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 77ae8844 ConstDB: 0 ShapeSum: 20a72c91 RouteDB: ee2e1e78
Nodegraph reading from file.  Time (s): cpu = 00:00:00.45 ; elapsed = 00:00:00.46 . Memory (MB): peak = 5126.387 ; gain = 0.000 ; free physical = 3180 ; free virtual = 14071
Post Restoration Checksum: NetGraph: 2a0962f2 | NumContArr: 7766c88f | Constraints: ec22f457 | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 2503c1a75

Time (s): cpu = 00:00:13 ; elapsed = 00:00:03 . Memory (MB): peak = 5126.387 ; gain = 0.000 ; free physical = 3196 ; free virtual = 14087

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 2503c1a75

Time (s): cpu = 00:00:14 ; elapsed = 00:00:03 . Memory (MB): peak = 5126.387 ; gain = 0.000 ; free physical = 3196 ; free virtual = 14087

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 2503c1a75

Time (s): cpu = 00:00:14 ; elapsed = 00:00:03 . Memory (MB): peak = 5126.387 ; gain = 0.000 ; free physical = 3196 ; free virtual = 14087

Phase 2.3 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Global Clock Net Routing | Checksum: 229c5469e

Time (s): cpu = 00:00:16 ; elapsed = 00:00:04 . Memory (MB): peak = 5126.387 ; gain = 0.000 ; free physical = 3200 ; free virtual = 14091

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 150cf20bc

Time (s): cpu = 00:00:22 ; elapsed = 00:00:06 . Memory (MB): peak = 5126.387 ; gain = 0.000 ; free physical = 3210 ; free virtual = 14101
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.046  | TNS=0.000  | WHS=-0.092 | THS=-183.207|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 1e41fa3ad

Time (s): cpu = 00:00:38 ; elapsed = 00:00:09 . Memory (MB): peak = 5126.387 ; gain = 0.000 ; free physical = 3223 ; free virtual = 14114
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.046  | TNS=0.000  | WHS=-0.111 | THS=-9.506 |

Phase 2.5 Update Timing for Bus Skew | Checksum: 1e4f5f3ca

Time (s): cpu = 00:00:38 ; elapsed = 00:00:09 . Memory (MB): peak = 5126.387 ; gain = 0.000 ; free physical = 3223 ; free virtual = 14114

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00128045 %
  Global Horizontal Routing Utilization  = 0.00084957 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 30912
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 27388
  Number of Partially Routed Nets     = 3524
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 29b015d04

Time (s): cpu = 00:00:39 ; elapsed = 00:00:10 . Memory (MB): peak = 5126.387 ; gain = 0.000 ; free physical = 3226 ; free virtual = 14117

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 29b015d04

Time (s): cpu = 00:00:39 ; elapsed = 00:00:10 . Memory (MB): peak = 5126.387 ; gain = 0.000 ; free physical = 3226 ; free virtual = 14117

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 2192129e6

Time (s): cpu = 00:00:49 ; elapsed = 00:00:12 . Memory (MB): peak = 5126.387 ; gain = 0.000 ; free physical = 3230 ; free virtual = 14121
Phase 4 Initial Routing | Checksum: 20ef0b76e

Time (s): cpu = 00:00:49 ; elapsed = 00:00:12 . Memory (MB): peak = 5126.387 ; gain = 0.000 ; free physical = 3230 ; free virtual = 14121

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 4976
 Number of Nodes with overlaps = 323
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.909  | TNS=0.000  | WHS=-0.045 | THS=-0.875 |

Phase 5.1 Global Iteration 0 | Checksum: 153488588

Time (s): cpu = 00:01:31 ; elapsed = 00:00:25 . Memory (MB): peak = 5126.387 ; gain = 0.000 ; free physical = 3245 ; free virtual = 14137

Phase 5.2 Additional Iteration for Hold
Phase 5.2 Additional Iteration for Hold | Checksum: 1a6ee12eb

Time (s): cpu = 00:01:32 ; elapsed = 00:00:25 . Memory (MB): peak = 5126.387 ; gain = 0.000 ; free physical = 3245 ; free virtual = 14137
Phase 5 Rip-up And Reroute | Checksum: 1a6ee12eb

Time (s): cpu = 00:01:32 ; elapsed = 00:00:25 . Memory (MB): peak = 5126.387 ; gain = 0.000 ; free physical = 3245 ; free virtual = 14137

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.909  | TNS=0.000  | WHS=0.010  | THS=0.000  |

INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.909  | TNS=0.000  | WHS=0.010  | THS=0.000  |

Phase 6.1 Delay CleanUp | Checksum: 17a364cbd

Time (s): cpu = 00:01:38 ; elapsed = 00:00:26 . Memory (MB): peak = 5126.387 ; gain = 0.000 ; free physical = 3243 ; free virtual = 14135

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 17a364cbd

Time (s): cpu = 00:01:39 ; elapsed = 00:00:26 . Memory (MB): peak = 5126.387 ; gain = 0.000 ; free physical = 3243 ; free virtual = 14135
Phase 6 Delay and Skew Optimization | Checksum: 17a364cbd

Time (s): cpu = 00:01:39 ; elapsed = 00:00:26 . Memory (MB): peak = 5126.387 ; gain = 0.000 ; free physical = 3243 ; free virtual = 14135

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.909  | TNS=0.000  | WHS=0.010  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 222aa338d

Time (s): cpu = 00:01:43 ; elapsed = 00:00:27 . Memory (MB): peak = 5126.387 ; gain = 0.000 ; free physical = 3243 ; free virtual = 14135
Phase 7 Post Hold Fix | Checksum: 222aa338d

Time (s): cpu = 00:01:43 ; elapsed = 00:00:27 . Memory (MB): peak = 5126.387 ; gain = 0.000 ; free physical = 3243 ; free virtual = 14135

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.36117 %
  Global Horizontal Routing Utilization  = 2.95277 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 222aa338d

Time (s): cpu = 00:01:44 ; elapsed = 00:00:27 . Memory (MB): peak = 5126.387 ; gain = 0.000 ; free physical = 3243 ; free virtual = 14135

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 222aa338d

Time (s): cpu = 00:01:44 ; elapsed = 00:00:27 . Memory (MB): peak = 5126.387 ; gain = 0.000 ; free physical = 3243 ; free virtual = 14135

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 222aa338d

Time (s): cpu = 00:01:46 ; elapsed = 00:00:28 . Memory (MB): peak = 5126.387 ; gain = 0.000 ; free physical = 3243 ; free virtual = 14135

Phase 11 Resolve XTalk
Phase 11 Resolve XTalk | Checksum: 222aa338d

Time (s): cpu = 00:01:46 ; elapsed = 00:00:28 . Memory (MB): peak = 5126.387 ; gain = 0.000 ; free physical = 3243 ; free virtual = 14135

Phase 12 Post Process Routing
Phase 12 Post Process Routing | Checksum: 222aa338d

Time (s): cpu = 00:01:47 ; elapsed = 00:00:29 . Memory (MB): peak = 5126.387 ; gain = 0.000 ; free physical = 3243 ; free virtual = 14135

Phase 13 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=4.909  | TNS=0.000  | WHS=0.010  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 13 Post Router Timing | Checksum: 222aa338d

Time (s): cpu = 00:01:47 ; elapsed = 00:00:29 . Memory (MB): peak = 5126.387 ; gain = 0.000 ; free physical = 3243 ; free virtual = 14135
Total Elapsed time in route_design: 28.61 secs

Phase 14 Post-Route Event Processing
Phase 14 Post-Route Event Processing | Checksum: f834b466

Time (s): cpu = 00:01:47 ; elapsed = 00:00:29 . Memory (MB): peak = 5126.387 ; gain = 0.000 ; free physical = 3243 ; free virtual = 14135
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: f834b466

Time (s): cpu = 00:01:48 ; elapsed = 00:00:29 . Memory (MB): peak = 5126.387 ; gain = 0.000 ; free physical = 3243 ; free virtual = 14135

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
184 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:48 ; elapsed = 00:00:29 . Memory (MB): peak = 5126.387 ; gain = 0.000 ; free physical = 3243 ; free virtual = 14135
INFO: [Vivado 12-24828] Executing command : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/anderson/vivado/project/Activation_accelerator/Activation_accelerator.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/anderson/vivado/project/Activation_accelerator/Activation_accelerator.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2LV, Temperature grade: C, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [Vivado 12-24838] Running report commands "report_bus_skew, report_incremental_reuse, report_route_status" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_routed.rpt -pb design_1_wrapper_bus_skew_routed.pb -rpx design_1_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2LV, Temperature grade: C, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24828] Executing command : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
204 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 5182.414 ; gain = 56.027 ; free physical = 3094 ; free virtual = 14005
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
generate_parallel_reports: Time (s): cpu = 00:01:02 ; elapsed = 00:00:20 . Memory (MB): peak = 5182.414 ; gain = 56.027 ; free physical = 3133 ; free virtual = 14045
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.3 ; elapsed = 00:00:00.06 . Memory (MB): peak = 5182.414 ; gain = 0.000 ; free physical = 3132 ; free virtual = 14053
Wrote PlaceDB: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.94 . Memory (MB): peak = 5182.414 ; gain = 0.000 ; free physical = 3094 ; free virtual = 14046
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5182.414 ; gain = 0.000 ; free physical = 3094 ; free virtual = 14046
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.61 ; elapsed = 00:00:00.24 . Memory (MB): peak = 5182.414 ; gain = 0.000 ; free physical = 3085 ; free virtual = 14042
Wrote Netlist Cache: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5182.414 ; gain = 0.000 ; free physical = 3085 ; free virtual = 14045
Wrote Device Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 5182.414 ; gain = 0.000 ; free physical = 3077 ; free virtual = 14040
Write Physdb Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 5182.414 ; gain = 0.000 ; free physical = 3077 ; free virtual = 14040
INFO: [Common 17-1381] The checkpoint '/home/anderson/vivado/project/Activation_accelerator/Activation_accelerator.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc_1/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc_1/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc_1/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc_1/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc_1/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc_1/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc_1/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc_1/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc_1/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc_1/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc_1/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc_1/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc_1/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc_1/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc_1/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc_1/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc_1/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc_1/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc_1/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc_1/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-208] The XPM instance: <design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <design_1_i/axi_dma_1>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <design_1_i/axi_dma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
Command: write_bitstream -force design_1_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xck26'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
234 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 5358.500 ; gain = 0.000 ; free physical = 3061 ; free virtual = 13996
INFO: [Common 17-206] Exiting Vivado at Wed Oct 22 18:17:43 2025...
