# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../QAM_ZP.srcs/sources_1/new/mapeado_16QAM_I.vhd" \
"../../../../QAM_ZP.srcs/sources_1/new/mapeado_16QAM_Q.vhd" \
"../../../../QAM_ZP.srcs/sim_1/new/tb_mapeado_16QAM.vhd" \

# Do not sort compile order
nosort
