# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../memory_system.srcs/sources_1/ip/Icache_SRAM_bank/sim/Icache_SRAM_bank.v" \
"../../../../memory_system.srcs/sources_1/ip/Dcache_bank_dataSram0/sim/Dcache_bank_dataSram0.v" \
"../../../../memory_system.srcs/sources_1/ip/Dcache_bank_dataSram1/sim/Dcache_bank_dataSram1.v" \
"../../../../memory_system.srcs/sources_1/ip/Dcache_bank_tagSRAM/sim/Dcache_bank_tagSRAM.v" \
"../../../../memory_system.srcs/sources_1/new/replace_fifo_buffer.v" \
"../../../../memory_system.srcs/sources_1/new/control/cFifo2.v" \
"../../../../memory_system.srcs/sources_1/new/control/cMutexMerge2_35b.v" \
"../../../../memory_system.srcs/sources_1/new/control/cSelector2.v" \
"../../../../memory_system.srcs/sources_1/new/control/cSplitter2.v" \
"../../../../memory_system.srcs/sources_1/new/control/contTap.v" \
"../../../../memory_system.srcs/sources_1/new/control/delay/delay1U.v" \
"../../../../memory_system.srcs/sources_1/new/control/delay/delay1Unit.v" \
"../../../../memory_system.srcs/sources_1/new/control/delay/delay2U.v" \
"../../../../memory_system.srcs/sources_1/new/control/receiver.v" \
"../../../../memory_system.srcs/sources_1/new/control/relay.v" \
"../../../../memory_system.srcs/sources_1/new/control/sender.v" \
"../../../../memory_system.srcs/sources_1/new/Icache.v" \
"../../../../memory_system.srcs/sources_1/new/control/cFifo1.v" \
"../../../../memory_system.srcs/sources_1/new/CacheTop.v" \
"../../../../memory_system.srcs/sources_1/new/Dcache.v" \
"../../../../memory_system.srcs/sources_1/new/L2Cache.v" \
"../../../../memory_system.srcs/sources_1/new/MMU.v" \
"../../../../memory_system.srcs/sources_1/new/control/cSelector7.v" \
"../../../../memory_system.srcs/sources_1/new/control/cWaitMerge2_64b.v" \
"../../../../memory_system.srcs/sources_1/new/control/delay/delay2Unit.v" \
"../../../../memory_system.srcs/sources_1/new/memorySystemTop.v" \
"../../../../memory_system.srcs/sources_1/new/control/pmtRelay.v" \
"../../../../memory_system.srcs/sources_1/new/control/cLastFifo1.v" \
"../../../../memory_system.srcs/sources_1/new/control/cMutexMerge2_1b.v" \
"../../../../memory_system.srcs/sources_1/new/tag_compare.v" \
"../../../../memory_system.srcs/sources_1/new/control/cPmtFifo2.v" \
"../../../../memory_system.srcs/sources_1/new/control/cMutexMerge2_outpmt_35b.v" \
"../../../../memory_system.srcs/sources_1/new/control/cPmtSelector2.v" \
"../../../../memory_system.srcs/sources_1/new/control/cMutexMerge6_outpmt_6b.v" \
"../../../../memory_system.srcs/sources_1/new/Dcache_D_V_buffer.v" \
"../../../../memory_system.srcs/sources_1/new/Dcache_plru_buffer.v" \
"../../../../memory_system.srcs/sources_1/new/control/cSelector5.v" \
"../../../../memory_system.srcs/sources_1/new/dcache_plru_evict.v" \
"../../../../memory_system.srcs/sources_1/new/control/cSelector5_fire2.v" \
"../../../../memory_system.srcs/sources_1/new/control/cWaitMerge2_2b.v" \
"../../../../memory_system.srcs/sources_1/new/dcache_tag_compare.v" \
"../../../../memory_system.srcs/sources_1/new/control/cMutexMerge3_1b.v" \
"../../../../memory_system.srcs/sim_1/new/replace_fifo_buffer_tb.v" \
"../../../../memory_system.srcs/sim_1/new/Icache_tb.v" \
"../../../../memory_system.srcs/sim_1/new/Dcache_D_V_buffer_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
