INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sims0702/Documents/lab3/lab3.srcs/sources_1/new/FSM_VGA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM_VGA
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sims0702/Documents/lab3/lab3.srcs/sources_1/new/FSM_VGA_all.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM_VGA_all
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sims0702/Documents/lab3/lab3.srcs/sources_1/new/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sims0702/Documents/lab3/lab3.srcs/sources_1/imports/new/timer_1s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer_1s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sims0702/Documents/lab3/lab3.srcs/sim_1/new/FSM_VGA_all_NEW_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM_VGA_all_NEW_TB
