# CMOS-NAND-Gate-Design-using-Cadence-Virtuoso
CMOS NAND Gate Design with Layout and Analysis using Cadence Virtuoso
