#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Wed Apr  8 12:19:39 2020
# Process ID: 11592
# Current directory: C:/Users/ricar/Desktop/EConfig/Trabalhos/proj/FLP_proj/FLP_proj.runs/impl_9
# Command line: vivado.exe -log fir8_test.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source fir8_test.tcl -notrace
# Log file: C:/Users/ricar/Desktop/EConfig/Trabalhos/proj/FLP_proj/FLP_proj.runs/impl_9/fir8_test.vdi
# Journal file: C:/Users/ricar/Desktop/EConfig/Trabalhos/proj/FLP_proj/FLP_proj.runs/impl_9\vivado.jou
#-----------------------------------------------------------
source fir8_test.tcl -notrace
Command: link_design -top fir8_test -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 565.723 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 167 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/ricar/Desktop/EConfig/Trabalhos/proj/P1_Sources/fir8_test_timing.xdc]
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual_clock' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [C:/Users/ricar/Desktop/EConfig/Trabalhos/proj/P1_Sources/fir8_test_timing.xdc:13]
Finished Parsing XDC File [C:/Users/ricar/Desktop/EConfig/Trabalhos/proj/P1_Sources/fir8_test_timing.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 687.922 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

8 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 691.938 ; gain = 391.887
Command: opt_design -directive Explore
INFO: [Vivado_Tcl 4-136] Directive used for opt_design is: Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 708.313 ; gain = 16.375

Starting Cache Timing Information Task
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual_clock' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [C:/Users/ricar/Desktop/EConfig/Trabalhos/proj/P1_Sources/fir8_test_timing.xdc:13]
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 133deaecc

Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 1243.773 ; gain = 535.461

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 140a4d23b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.358 . Memory (MB): peak = 1438.969 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 16 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 182a3d540

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.558 . Memory (MB): peak = 1438.969 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 8 cells and removed 68 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 11c04b233

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.724 . Memory (MB): peak = 1438.969 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 14 cells and removed 0 cells

Phase 4 BUFG optimization
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common MMCM/DPLL/XPLL driver.
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common driver.
INFO: [Opt 31-1092] Phase BUFG optimization transformed 0 BUFG(s) to MBUFG(s).
Phase 4 BUFG optimization | Checksum: 11c04b233

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.815 . Memory (MB): peak = 1438.969 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 11c04b233

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.860 . Memory (MB): peak = 1438.969 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 11c04b233

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.872 . Memory (MB): peak = 1438.969 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |              16  |                                              0  |
|  Constant propagation         |               8  |              68  |                                              0  |
|  Sweep                        |              14  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1438.969 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 15a727663

Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 1438.969 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual_clock' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [C:/Users/ricar/Desktop/EConfig/Trabalhos/proj/P1_Sources/fir8_test_timing.xdc:13]
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.433 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 4 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 8
Ending PowerOpt Patch Enables Task | Checksum: 15a727663

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.111 . Memory (MB): peak = 1582.254 ; gain = 0.000
Ending Power Optimization Task | Checksum: 15a727663

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1582.254 ; gain = 143.285

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 15a727663

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1582.254 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1582.254 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 15a727663

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1582.254 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
37 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:40 . Memory (MB): peak = 1582.254 ; gain = 890.316
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1582.254 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint 'C:/Users/ricar/Desktop/EConfig/Trabalhos/proj/FLP_proj/FLP_proj.runs/impl_9/fir8_test_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file fir8_test_drc_opted.rpt -pb fir8_test_drc_opted.pb -rpx fir8_test_drc_opted.rpx
Command: report_drc -file fir8_test_drc_opted.rpt -pb fir8_test_drc_opted.pb -rpx fir8_test_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Programas/Xilinx/Vivado/2019.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/ricar/Desktop/EConfig/Trabalhos/proj/FLP_proj/FLP_proj.runs/impl_9/fir8_test_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 1582.254 ; gain = 0.000
Command: place_design -directive ExtraNetDelay_low
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1839 rule limit reached: 20 violations have been found.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 dds_sine_i3/lut_addr_reg_0 has an input control pin dds_sine_i3/lut_addr_reg_0/ADDRARDADDR[10] (net: dds_sine_i3/r_nco_reg[31]_rep__0_n_0) which is driven by a register (dds_sine_i3/r_nco_reg[31]_rep__0) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 dds_sine_i3/lut_addr_reg_0 has an input control pin dds_sine_i3/lut_addr_reg_0/ADDRARDADDR[11] (net: dds_sine_i3/r_nco_reg[31]_rep__0_n_0) which is driven by a register (dds_sine_i3/r_nco_reg[31]_rep__0) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 dds_sine_i3/lut_addr_reg_0 has an input control pin dds_sine_i3/lut_addr_reg_0/ADDRARDADDR[12] (net: dds_sine_i3/r_nco_reg[31]_rep_n_0) which is driven by a register (dds_sine_i3/r_nco_reg[31]_rep) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 dds_sine_i3/lut_addr_reg_0 has an input control pin dds_sine_i3/lut_addr_reg_0/ADDRARDADDR[13] (net: dds_sine_i3/r_nco_reg[31]_rep_n_0) which is driven by a register (dds_sine_i3/r_nco_reg[31]_rep) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 dds_sine_i3/lut_addr_reg_0 has an input control pin dds_sine_i3/lut_addr_reg_0/ADDRARDADDR[14] (net: dds_sine_i3/r_nco_reg[31]_rep__3_n_0) which is driven by a register (dds_sine_i3/r_nco_reg[31]_rep__3) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 dds_sine_i3/lut_addr_reg_0 has an input control pin dds_sine_i3/lut_addr_reg_0/ADDRARDADDR[2] (net: dds_sine_i3/r_nco_reg[31]_rep__3_n_0) which is driven by a register (dds_sine_i3/r_nco_reg[31]_rep__3) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 dds_sine_i3/lut_addr_reg_0 has an input control pin dds_sine_i3/lut_addr_reg_0/ADDRARDADDR[3] (net: dds_sine_i3/r_nco_reg[31]_rep__3_n_0) which is driven by a register (dds_sine_i3/r_nco_reg[31]_rep__3) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 dds_sine_i3/lut_addr_reg_0 has an input control pin dds_sine_i3/lut_addr_reg_0/ADDRARDADDR[4] (net: dds_sine_i3/r_nco_reg[31]_rep__2_n_0) which is driven by a register (dds_sine_i3/r_nco_reg[31]_rep__2) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 dds_sine_i3/lut_addr_reg_0 has an input control pin dds_sine_i3/lut_addr_reg_0/ADDRARDADDR[5] (net: dds_sine_i3/r_nco_reg[31]_rep__2_n_0) which is driven by a register (dds_sine_i3/r_nco_reg[31]_rep__2) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 dds_sine_i3/lut_addr_reg_0 has an input control pin dds_sine_i3/lut_addr_reg_0/ADDRARDADDR[6] (net: dds_sine_i3/r_nco_reg[31]_rep__2_n_0) which is driven by a register (dds_sine_i3/r_nco_reg[31]_rep__2) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 dds_sine_i3/lut_addr_reg_0 has an input control pin dds_sine_i3/lut_addr_reg_0/ADDRARDADDR[7] (net: dds_sine_i3/r_nco_reg[31]_rep__1_n_0) which is driven by a register (dds_sine_i3/r_nco_reg[31]_rep__1) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 dds_sine_i3/lut_addr_reg_0 has an input control pin dds_sine_i3/lut_addr_reg_0/ADDRARDADDR[8] (net: dds_sine_i3/r_nco_reg[31]_rep__1_n_0) which is driven by a register (dds_sine_i3/r_nco_reg[31]_rep__1) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 dds_sine_i3/lut_addr_reg_0 has an input control pin dds_sine_i3/lut_addr_reg_0/ADDRARDADDR[9] (net: dds_sine_i3/r_nco_reg[31]_rep__0_n_0) which is driven by a register (dds_sine_i3/r_nco_reg[31]_rep__0) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 dds_sine_i3/lut_addr_reg_1 has an input control pin dds_sine_i3/lut_addr_reg_1/ADDRARDADDR[10] (net: dds_sine_i3/r_nco_reg[31]_rep__0_n_0) which is driven by a register (dds_sine_i3/r_nco_reg[31]_rep__0) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 dds_sine_i3/lut_addr_reg_1 has an input control pin dds_sine_i3/lut_addr_reg_1/ADDRARDADDR[11] (net: dds_sine_i3/r_nco_reg[31]_rep__0_n_0) which is driven by a register (dds_sine_i3/r_nco_reg[31]_rep__0) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 dds_sine_i3/lut_addr_reg_1 has an input control pin dds_sine_i3/lut_addr_reg_1/ADDRARDADDR[12] (net: dds_sine_i3/r_nco_reg[31]_rep_n_0) which is driven by a register (dds_sine_i3/r_nco_reg[31]_rep) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 dds_sine_i3/lut_addr_reg_1 has an input control pin dds_sine_i3/lut_addr_reg_1/ADDRARDADDR[13] (net: dds_sine_i3/r_nco_reg[31]_rep_n_0) which is driven by a register (dds_sine_i3/r_nco_reg[31]_rep) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 dds_sine_i3/lut_addr_reg_1 has an input control pin dds_sine_i3/lut_addr_reg_1/ADDRARDADDR[14] (net: dds_sine_i3/r_nco_reg[31]_rep__3_n_0) which is driven by a register (dds_sine_i3/r_nco_reg[31]_rep__3) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 dds_sine_i3/lut_addr_reg_1 has an input control pin dds_sine_i3/lut_addr_reg_1/ADDRARDADDR[8] (net: dds_sine_i3/r_nco_reg[31]_rep__1_n_0) which is driven by a register (dds_sine_i3/r_nco_reg[31]_rep__1) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 dds_sine_i3/lut_addr_reg_1 has an input control pin dds_sine_i3/lut_addr_reg_1/ADDRARDADDR[9] (net: dds_sine_i3/r_nco_reg[31]_rep__0_n_0) which is driven by a register (dds_sine_i3/r_nco_reg[31]_rep__0) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 dds_sine_i3/lut_addr_reg_3 has an input control pin dds_sine_i3/lut_addr_reg_3/ADDRARDADDR[10] (net: dds_sine_i3/r_nco_reg[31]_rep_n_0) which is driven by a register (dds_sine_i3/r_nco_reg[31]_rep) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 dds_sine_i3/lut_addr_reg_3 has an input control pin dds_sine_i3/lut_addr_reg_3/ADDRARDADDR[11] (net: dds_sine_i3/r_nco_reg[31]_rep_n_0) which is driven by a register (dds_sine_i3/r_nco_reg[31]_rep) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 dds_sine_i3/lut_addr_reg_3 has an input control pin dds_sine_i3/lut_addr_reg_3/ADDRARDADDR[12] (net: dds_sine_i3/r_nco_reg[31]_rep_n_0) which is driven by a register (dds_sine_i3/r_nco_reg[31]_rep) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 dds_sine_i3/lut_addr_reg_3 has an input control pin dds_sine_i3/lut_addr_reg_3/ADDRARDADDR[13] (net: dds_sine_i3/r_nco_reg[31]_rep__4_n_0) which is driven by a register (dds_sine_i3/r_nco_reg[31]_rep__4) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 dds_sine_i3/lut_addr_reg_3 has an input control pin dds_sine_i3/lut_addr_reg_3/ADDRARDADDR[1] (net: dds_sine_i3/r_nco_reg[31]_rep__3_n_0) which is driven by a register (dds_sine_i3/r_nco_reg[31]_rep__3) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 dds_sine_i3/lut_addr_reg_3 has an input control pin dds_sine_i3/lut_addr_reg_3/ADDRARDADDR[2] (net: dds_sine_i3/r_nco_reg[31]_rep__3_n_0) which is driven by a register (dds_sine_i3/r_nco_reg[31]_rep__3) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 dds_sine_i3/lut_addr_reg_3 has an input control pin dds_sine_i3/lut_addr_reg_3/ADDRARDADDR[3] (net: dds_sine_i3/r_nco_reg[31]_rep__2_n_0) which is driven by a register (dds_sine_i3/r_nco_reg[31]_rep__2) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 dds_sine_i3/lut_addr_reg_3 has an input control pin dds_sine_i3/lut_addr_reg_3/ADDRARDADDR[4] (net: dds_sine_i3/r_nco_reg[31]_rep__2_n_0) which is driven by a register (dds_sine_i3/r_nco_reg[31]_rep__2) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 dds_sine_i3/lut_addr_reg_3 has an input control pin dds_sine_i3/lut_addr_reg_3/ADDRARDADDR[5] (net: dds_sine_i3/r_nco_reg[31]_rep__1_n_0) which is driven by a register (dds_sine_i3/r_nco_reg[31]_rep__1) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 dds_sine_i3/lut_addr_reg_3 has an input control pin dds_sine_i3/lut_addr_reg_3/ADDRARDADDR[6] (net: dds_sine_i3/r_nco_reg[31]_rep__1_n_0) which is driven by a register (dds_sine_i3/r_nco_reg[31]_rep__1) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 dds_sine_i3/lut_addr_reg_3 has an input control pin dds_sine_i3/lut_addr_reg_3/ADDRARDADDR[7] (net: dds_sine_i3/r_nco_reg[31]_rep__1_n_0) which is driven by a register (dds_sine_i3/r_nco_reg[31]_rep__1) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 dds_sine_i3/lut_addr_reg_3 has an input control pin dds_sine_i3/lut_addr_reg_3/ADDRARDADDR[8] (net: dds_sine_i3/r_nco_reg[31]_rep__0_n_0) which is driven by a register (dds_sine_i3/r_nco_reg[31]_rep__0) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 dds_sine_i3/lut_addr_reg_3 has an input control pin dds_sine_i3/lut_addr_reg_3/ADDRARDADDR[9] (net: dds_sine_i3/r_nco_reg[31]_rep__0_n_0) which is driven by a register (dds_sine_i3/r_nco_reg[31]_rep__0) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 34 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'ExtraNetDelay_low' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1582.254 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: c150e5bb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 1582.254 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1582.254 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual_clock' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [C:/Users/ricar/Desktop/EConfig/Trabalhos/proj/P1_Sources/fir8_test_timing.xdc:13]
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: c6192ee2

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1582.254 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1bf0f8823

Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1582.254 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1bf0f8823

Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1582.254 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1bf0f8823

Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1582.254 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: e81fd7dc

Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1582.254 ; gain = 0.000

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1582.254 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              0  |                     0  |           0  |           7  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 1ff91b109

Time (s): cpu = 00:00:15 ; elapsed = 00:01:03 . Memory (MB): peak = 1582.254 ; gain = 0.000
Phase 2.2 Global Placement Core | Checksum: 15fb8a14c

Time (s): cpu = 00:00:19 ; elapsed = 00:01:24 . Memory (MB): peak = 1582.254 ; gain = 0.000
Phase 2 Global Placement | Checksum: 15fb8a14c

Time (s): cpu = 00:00:19 ; elapsed = 00:01:24 . Memory (MB): peak = 1582.254 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 19e77b348

Time (s): cpu = 00:00:19 ; elapsed = 00:01:24 . Memory (MB): peak = 1582.254 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 14e6522b6

Time (s): cpu = 00:00:19 ; elapsed = 00:01:25 . Memory (MB): peak = 1582.254 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 114333e69

Time (s): cpu = 00:00:19 ; elapsed = 00:01:25 . Memory (MB): peak = 1582.254 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1f27595ef

Time (s): cpu = 00:00:19 ; elapsed = 00:01:25 . Memory (MB): peak = 1582.254 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 18eef8de1

Time (s): cpu = 00:00:20 ; elapsed = 00:01:28 . Memory (MB): peak = 1582.254 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 14dc666b0

Time (s): cpu = 00:00:21 ; elapsed = 00:01:29 . Memory (MB): peak = 1582.254 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 14b9693c0

Time (s): cpu = 00:00:21 ; elapsed = 00:01:29 . Memory (MB): peak = 1582.254 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 178194e92

Time (s): cpu = 00:00:21 ; elapsed = 00:01:29 . Memory (MB): peak = 1582.254 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 13cb5af50

Time (s): cpu = 00:00:22 ; elapsed = 00:01:34 . Memory (MB): peak = 1582.254 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 13cb5af50

Time (s): cpu = 00:00:22 ; elapsed = 00:01:34 . Memory (MB): peak = 1582.254 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual_clock' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [C:/Users/ricar/Desktop/EConfig/Trabalhos/proj/P1_Sources/fir8_test_timing.xdc:13]
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 135b15f01

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 135b15f01

Time (s): cpu = 00:00:22 ; elapsed = 00:01:35 . Memory (MB): peak = 1582.254 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.027. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 16ea23799

Time (s): cpu = 00:00:43 ; elapsed = 00:02:01 . Memory (MB): peak = 1582.254 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 16ea23799

Time (s): cpu = 00:00:43 ; elapsed = 00:02:01 . Memory (MB): peak = 1582.254 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 16ea23799

Time (s): cpu = 00:00:43 ; elapsed = 00:02:01 . Memory (MB): peak = 1582.254 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 16ea23799

Time (s): cpu = 00:00:43 ; elapsed = 00:02:01 . Memory (MB): peak = 1582.254 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1582.254 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: 17832038d

Time (s): cpu = 00:00:43 ; elapsed = 00:02:01 . Memory (MB): peak = 1582.254 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 17832038d

Time (s): cpu = 00:00:43 ; elapsed = 00:02:01 . Memory (MB): peak = 1582.254 ; gain = 0.000
Ending Placer Task | Checksum: 10ed36817

Time (s): cpu = 00:00:43 ; elapsed = 00:02:01 . Memory (MB): peak = 1582.254 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
74 Infos, 34 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:47 ; elapsed = 00:02:04 . Memory (MB): peak = 1582.254 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1582.254 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.605 . Memory (MB): peak = 1582.254 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/ricar/Desktop/EConfig/Trabalhos/proj/FLP_proj/FLP_proj.runs/impl_9/fir8_test_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file fir8_test_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.140 . Memory (MB): peak = 1582.254 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file fir8_test_utilization_placed.rpt -pb fir8_test_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file fir8_test_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1582.254 ; gain = 0.000
Command: phys_opt_design -directive AggressiveExplore
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: AggressiveExplore
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1582.254 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.027 | TNS=-0.027 |
Phase 1 Physical Synthesis Initialization | Checksum: 1b48ab067

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1582.254 ; gain = 0.000

Phase 2 SLR Crossing Optimization
Phase 2 SLR Crossing Optimization | Checksum: 1b48ab067

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1582.254 ; gain = 0.000
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.027 | TNS=-0.027 |

Phase 3 Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 2 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net fir_filter_i4/r_coeff_reg[4][3]_rep_n_0. Replicated 1 times.
INFO: [Physopt 32-81] Processed net fir_filter_i4/r_coeff_reg[3][3]. Replicated 1 times.
INFO: [Physopt 32-232] Optimized 2 nets. Created 2 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 2 nets or cells. Created 2 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.027 | TNS=-0.027 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1582.254 ; gain = 0.000
Phase 3 Fanout Optimization | Checksum: af7d8398

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1582.254 ; gain = 0.000

Phase 4 Single Cell Placement Optimization
INFO: [Physopt 32-660] Identified 225 candidate nets for placement-based optimization.
INFO: [Physopt 32-663] Processed net fir_filter_i4/Q[0].  Re-placed instance fir_filter_i4/o_data_reg[0]
INFO: [Physopt 32-662] Processed net fir_filter_i4/Q[14].  Did not re-place instance fir_filter_i4/o_data_reg[14]
INFO: [Physopt 32-662] Processed net fir_filter_i4/Q[2].  Did not re-place instance fir_filter_i4/o_data_reg[2]
INFO: [Physopt 32-662] Processed net fir_filter_i4/Q[13].  Did not re-place instance fir_filter_i4/o_data_reg[13]
INFO: [Physopt 32-662] Processed net fir_filter_i4/Q[6].  Did not re-place instance fir_filter_i4/o_data_reg[6]
INFO: [Physopt 32-663] Processed net fir_filter_i4/p_data_reg[2][5].  Re-placed instance fir_filter_i4/p_data_reg[2][5]
INFO: [Physopt 32-662] Processed net fir_filter_i4/Q[15].  Did not re-place instance fir_filter_i4/o_data_reg[15]
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___18_i_7__2_n_0.  Did not re-place instance fir_filter_i4/i___18_i_7__2
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___23_i_3__2_n_0.  Did not re-place instance fir_filter_i4/i___23_i_3__2
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___25_i_3__4_n_0.  Did not re-place instance fir_filter_i4/i___25_i_3__4
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___31_i_3__3_n_0.  Did not re-place instance fir_filter_i4/i___31_i_3__3
INFO: [Physopt 32-662] Processed net fir_filter_i4/r_add_st2__27_i_4_n_0.  Did not re-place instance fir_filter_i4/r_add_st2__27_i_4
INFO: [Physopt 32-662] Processed net fir_filter_i4/Q[4].  Did not re-place instance fir_filter_i4/o_data_reg[4]
INFO: [Physopt 32-663] Processed net fir_filter_i4/Q[1].  Re-placed instance fir_filter_i4/o_data_reg[1]
INFO: [Physopt 32-663] Processed net fir_filter_i4/p_data_reg[2][3].  Re-placed instance fir_filter_i4/p_data_reg[2][3]
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___17_i_3__2_n_0.  Did not re-place instance fir_filter_i4/i___17_i_3__2
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___30_i_3__3_n_0.  Did not re-place instance fir_filter_i4/i___30_i_3__3
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___17_i_1__3_n_0.  Did not re-place instance fir_filter_i4/i___17_i_1__3
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___18_i_3__3_n_0.  Did not re-place instance fir_filter_i4/i___18_i_3__3
INFO: [Physopt 32-662] Processed net fir_filter_i4/Q[12].  Did not re-place instance fir_filter_i4/o_data_reg[12]
INFO: [Physopt 32-662] Processed net fir_filter_i4/Q[3].  Did not re-place instance fir_filter_i4/o_data_reg[3]
INFO: [Physopt 32-662] Processed net fir_filter_i4/Q[5].  Did not re-place instance fir_filter_i4/o_data_reg[5]
INFO: [Physopt 32-662] Processed net fir_filter_i4/Q[11].  Did not re-place instance fir_filter_i4/o_data_reg[11]
INFO: [Physopt 32-663] Processed net fir_filter_i4/r_coeff_reg[4][3]_rep_n_0.  Re-placed instance fir_filter_i4/r_coeff_reg[4][3]_rep
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___18_i_5__2_n_0.  Did not re-place instance fir_filter_i4/i___18_i_5__2
INFO: [Physopt 32-663] Processed net fir_filter_i4/i___18_i_1__3_n_0.  Re-placed instance fir_filter_i4/i___18_i_1__3
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___18_i_6__2_n_0.  Did not re-place instance fir_filter_i4/i___18_i_6__2
INFO: [Physopt 32-663] Processed net fir_filter_i4/r_coeff_reg[4][3]_rep__0_n_0.  Re-placed instance fir_filter_i4/r_coeff_reg[4][3]_rep__0
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___17_i_5__1_n_0.  Did not re-place instance fir_filter_i4/i___17_i_5__1
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___23_i_1__0_n_0.  Did not re-place instance fir_filter_i4/i___23_i_1__0
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___25_i_3__1_n_0.  Did not re-place instance fir_filter_i4/i___25_i_3__1
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___30_i_3__1_n_0.  Did not re-place instance fir_filter_i4/i___30_i_3__1
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___18_i_8__2_n_0.  Did not re-place instance fir_filter_i4/i___18_i_8__2
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___22_i_1__0_n_0.  Did not re-place instance fir_filter_i4/i___22_i_1__0
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___17_i_3__0_n_0.  Did not re-place instance fir_filter_i4/i___17_i_3__0
INFO: [Physopt 32-662] Processed net fir_filter_i4/Q[7].  Did not re-place instance fir_filter_i4/o_data_reg[7]
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___17_i_4__0_n_0.  Did not re-place instance fir_filter_i4/i___17_i_4__0
INFO: [Physopt 32-662] Processed net fir_filter_i4/Q[8].  Did not re-place instance fir_filter_i4/o_data_reg[8]
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___17_i_6__0_n_0.  Did not re-place instance fir_filter_i4/i___17_i_6__0
INFO: [Physopt 32-663] Processed net fir_filter_i4/p_data_reg[0][1].  Re-placed instance fir_filter_i4/p_data_reg[0][1]
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___17_i_5_n_0.  Did not re-place instance fir_filter_i4/i___17_i_5
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___22_i_3__3_n_0.  Did not re-place instance fir_filter_i4/i___22_i_3__3
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___23_i_3__3_n_0.  Did not re-place instance fir_filter_i4/i___23_i_3__3
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___24_i_3__4_n_0.  Did not re-place instance fir_filter_i4/i___24_i_3__4
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___30_i_3__5_n_0.  Did not re-place instance fir_filter_i4/i___30_i_3__5
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___31_i_3__5_n_0.  Did not re-place instance fir_filter_i4/i___31_i_3__5
INFO: [Physopt 32-662] Processed net fir_filter_i4/r_add_st2__26_i_3_n_0.  Did not re-place instance fir_filter_i4/r_add_st2__26_i_3
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___18_i_4__3_n_0.  Did not re-place instance fir_filter_i4/i___18_i_4__3
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___18_i_2__3_n_0.  Did not re-place instance fir_filter_i4/i___18_i_2__3
INFO: [Physopt 32-662] Processed net fir_filter_i4/r_add_st2__27_i_2_n_0.  Did not re-place instance fir_filter_i4/r_add_st2__27_i_2
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___31_i_4__3_n_0.  Did not re-place instance fir_filter_i4/i___31_i_4__3
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___17_i_2__1_n_0.  Did not re-place instance fir_filter_i4/i___17_i_2__1
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___17_i_1__1_n_0.  Did not re-place instance fir_filter_i4/i___17_i_1__1
INFO: [Physopt 32-662] Processed net fir_filter_i4/Q[10].  Did not re-place instance fir_filter_i4/o_data_reg[10]
INFO: [Physopt 32-662] Processed net fir_filter_i4/r_add_st2__27_i_1_n_0.  Did not re-place instance fir_filter_i4/r_add_st2__27_i_1
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___24_i_4__9_n_0.  Did not re-place instance fir_filter_i4/i___24_i_4__9
INFO: [Physopt 32-663] Processed net fir_filter_i4/p_data_reg[2][7].  Re-placed instance fir_filter_i4/p_data_reg[2][7]
INFO: [Physopt 32-662] Processed net fir_filter_i4/Q[9].  Did not re-place instance fir_filter_i4/o_data_reg[9]
INFO: [Physopt 32-663] Processed net fir_filter_i4/p_data_reg[2][4].  Re-placed instance fir_filter_i4/p_data_reg[2][4]
INFO: [Physopt 32-662] Processed net fir_filter_i4/r_add_st2__27_i_5_n_0.  Did not re-place instance fir_filter_i4/r_add_st2__27_i_5
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___30_i_4__3_n_0.  Did not re-place instance fir_filter_i4/i___30_i_4__3
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___22_i_3__2_n_0.  Did not re-place instance fir_filter_i4/i___22_i_3__2
INFO: [Physopt 32-663] Processed net fir_filter_i4/p_data_reg[2][2].  Re-placed instance fir_filter_i4/p_data_reg[2][2]
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___17_i_4__2_n_0.  Did not re-place instance fir_filter_i4/i___17_i_4__2
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___23_i_3__0_n_0.  Did not re-place instance fir_filter_i4/i___23_i_3__0
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___22_i_3__0_n_0.  Did not re-place instance fir_filter_i4/i___22_i_3__0
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___21_i_1__0_n_0.  Did not re-place instance fir_filter_i4/i___21_i_1__0
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___17_i_2__3_n_0.  Did not re-place instance fir_filter_i4/i___17_i_2__3
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___23_i_4__0_n_0.  Did not re-place instance fir_filter_i4/i___23_i_4__0
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___22_i_4__0_n_0.  Did not re-place instance fir_filter_i4/i___22_i_4__0
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___24_i_3__2_n_0.  Did not re-place instance fir_filter_i4/i___24_i_3__2
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___26_i_3__0_n_0.  Did not re-place instance fir_filter_i4/i___26_i_3__0
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___32_i_4__3_n_0.  Did not re-place instance fir_filter_i4/i___32_i_4__3
INFO: [Physopt 32-662] Processed net fir_filter_i4/r_coeff_reg[3][3]_repN.  Did not re-place instance fir_filter_i4/r_coeff_reg[4][3]_replica
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___17_i_6__3_n_0.  Did not re-place instance fir_filter_i4/i___17_i_6__3
INFO: [Physopt 32-663] Processed net fir_filter_i4/p_data_reg[7][5].  Re-placed instance fir_filter_i4/p_data_reg[7][5]
INFO: [Physopt 32-663] Processed net fir_filter_i4/p_data_reg[4][0].  Re-placed instance fir_filter_i4/p_data_reg[4][0]
INFO: [Physopt 32-662] Processed net fir_filter_i4/RESIZE0__18_i_7_n_0.  Did not re-place instance fir_filter_i4/RESIZE0__18_i_7
INFO: [Physopt 32-663] Processed net fir_filter_i4/RESIZE0__31_i_3_n_0.  Re-placed instance fir_filter_i4/RESIZE0__31_i_3
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___23_i_3_n_0.  Did not re-place instance fir_filter_i4/i___23_i_3
INFO: [Physopt 32-662] Processed net fir_filter_i4/r_coeff_reg[4][3]_rep__1_n_0.  Did not re-place instance fir_filter_i4/r_coeff_reg[4][3]_rep__1
INFO: [Physopt 32-662] Processed net fir_filter_i4/RESIZE0__17_i_6_n_0.  Did not re-place instance fir_filter_i4/RESIZE0__17_i_6
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___31_i_1__5_n_0.  Did not re-place instance fir_filter_i4/i___31_i_1__5
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___32_i_2__3_n_0.  Did not re-place instance fir_filter_i4/i___32_i_2__3
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___25_i_4_n_0.  Did not re-place instance fir_filter_i4/i___25_i_4
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___23_i_4__2_n_0.  Did not re-place instance fir_filter_i4/i___23_i_4__2
INFO: [Physopt 32-663] Processed net fir_filter_i4/p_data_reg[4][3].  Re-placed instance fir_filter_i4/p_data_reg[4][3]
INFO: [Physopt 32-663] Processed net fir_filter_i4/p_data_reg[2][1].  Re-placed instance fir_filter_i4/p_data_reg[2][1]
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___17_i_5__3_n_0.  Did not re-place instance fir_filter_i4/i___17_i_5__3
INFO: [Physopt 32-663] Processed net fir_filter_i4/p_data_reg[0][4].  Re-placed instance fir_filter_i4/p_data_reg[0][4]
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___18_i_8__3_n_0.  Did not re-place instance fir_filter_i4/i___18_i_8__3
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___17_i_5__0_n_0.  Did not re-place instance fir_filter_i4/i___17_i_5__0
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___30_i_4__0_n_0.  Did not re-place instance fir_filter_i4/i___30_i_4__0
INFO: [Physopt 32-662] Processed net fir_filter_i4/r_coeff_reg[4][3]_rep_n_0_repN.  Did not re-place instance fir_filter_i4/r_coeff_reg[4][3]_rep_replica
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___31_i_4__0_n_0.  Did not re-place instance fir_filter_i4/i___31_i_4__0
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___32_i_1__3_n_0.  Did not re-place instance fir_filter_i4/i___32_i_1__3
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___30_i_4__5_n_0.  Did not re-place instance fir_filter_i4/i___30_i_4__5
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___31_i_4__5_n_0.  Did not re-place instance fir_filter_i4/i___31_i_4__5
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___18_i_4_n_0.  Did not re-place instance fir_filter_i4/i___18_i_4
INFO: [Physopt 32-663] Processed net fir_filter_i4/p_data_reg[0][2].  Re-placed instance fir_filter_i4/p_data_reg[0][2]
INFO: [Physopt 32-663] Processed net fir_filter_i4/RESIZE0__30_i_3_n_0.  Re-placed instance fir_filter_i4/RESIZE0__30_i_3
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___17_i_4__3_n_0.  Did not re-place instance fir_filter_i4/i___17_i_4__3
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___22_i_3_n_0.  Did not re-place instance fir_filter_i4/i___22_i_3
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___24_i_3__1_n_0.  Did not re-place instance fir_filter_i4/i___24_i_3__1
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___25_i_4__0_n_0.  Did not re-place instance fir_filter_i4/i___25_i_4__0
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___22_i_4__3_n_0.  Did not re-place instance fir_filter_i4/i___22_i_4__3
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___23_i_4__3_n_0.  Did not re-place instance fir_filter_i4/i___23_i_4__3
INFO: [Physopt 32-662] Processed net fir_filter_i4/RESIZE0__18_i_3_n_0.  Did not re-place instance fir_filter_i4/RESIZE0__18_i_3
INFO: [Physopt 32-662] Processed net fir_filter_i4/r_add_st2__26_i_4_n_0.  Did not re-place instance fir_filter_i4/r_add_st2__26_i_4
INFO: [Physopt 32-663] Processed net fir_filter_i4/p_data_reg[4][5].  Re-placed instance fir_filter_i4/p_data_reg[4][5]
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___18_i_7__0_n_0.  Did not re-place instance fir_filter_i4/i___18_i_7__0
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___31_i_3__1_n_0.  Did not re-place instance fir_filter_i4/i___31_i_3__1
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___18_i_7_n_0.  Did not re-place instance fir_filter_i4/i___18_i_7
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___17_i_2_n_0.  Did not re-place instance fir_filter_i4/i___17_i_2
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___31_i_1__3_n_0.  Did not re-place instance fir_filter_i4/i___31_i_1__3
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___25_i_1__0_n_0.  Did not re-place instance fir_filter_i4/i___25_i_1__0
INFO: [Physopt 32-663] Processed net fir_filter_i4/p_data_reg[7][4].  Re-placed instance fir_filter_i4/p_data_reg[7][4]
INFO: [Physopt 32-662] Processed net fir_filter_i4/RESIZE0__18_i_8_n_0.  Did not re-place instance fir_filter_i4/RESIZE0__18_i_8
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg[4][2].  Did not re-place instance fir_filter_i4/p_data_reg[4][2]
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___17_i_6__2_n_0.  Did not re-place instance fir_filter_i4/i___17_i_6__2
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___18_i_8_n_0.  Did not re-place instance fir_filter_i4/i___18_i_8
INFO: [Physopt 32-663] Processed net fir_filter_i4/p_data_reg[0][5].  Re-placed instance fir_filter_i4/p_data_reg[0][5]
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___18_i_7__3_n_0.  Did not re-place instance fir_filter_i4/i___18_i_7__3
INFO: [Physopt 32-663] Processed net fir_filter_i4/p_data_reg[2][0].  Re-placed instance fir_filter_i4/p_data_reg[2][0]
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___24_i_1__4_n_0.  Did not re-place instance fir_filter_i4/i___24_i_1__4
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___17_i_3__1_n_0.  Did not re-place instance fir_filter_i4/i___17_i_3__1
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___31_i_4__2_n_0.  Did not re-place instance fir_filter_i4/i___31_i_4__2
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___17_i_6_n_0.  Did not re-place instance fir_filter_i4/i___17_i_6
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___24_i_3__8_n_0.  Did not re-place instance fir_filter_i4/i___24_i_3__8
INFO: [Physopt 32-663] Processed net fir_filter_i4/i___30_i_1__3_n_0.  Re-placed instance fir_filter_i4/i___30_i_1__3
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___30_i_4__2_n_0.  Did not re-place instance fir_filter_i4/i___30_i_4__2
INFO: [Physopt 32-663] Processed net fir_filter_i4/i___31_i_1__1_n_0.  Re-placed instance fir_filter_i4/i___31_i_1__1
INFO: [Physopt 32-662] Processed net fir_filter_i4/RESIZE0__18_i_4_n_0.  Did not re-place instance fir_filter_i4/RESIZE0__18_i_4
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___21_i_3__3_n_0.  Did not re-place instance fir_filter_i4/i___21_i_3__3
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___23_i_3__4_n_0.  Did not re-place instance fir_filter_i4/i___23_i_3__4
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___29_i_1__5_n_0.  Did not re-place instance fir_filter_i4/i___29_i_1__5
INFO: [Physopt 32-662] Processed net fir_filter_i4/r_add_st2__25_i_3_n_0.  Did not re-place instance fir_filter_i4/r_add_st2__25_i_3
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg[7][3].  Did not re-place instance fir_filter_i4/p_data_reg[7][3]
INFO: [Physopt 32-662] Processed net fir_filter_i4/RESIZE0__17_i_3_n_0.  Did not re-place instance fir_filter_i4/RESIZE0__17_i_3
INFO: [Physopt 32-663] Processed net fir_filter_i4/p_data_reg[0][6].  Re-placed instance fir_filter_i4/p_data_reg[0][6]
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___18_i_6__3_n_0.  Did not re-place instance fir_filter_i4/i___18_i_6__3
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___17_i_1__2_n_0.  Did not re-place instance fir_filter_i4/i___17_i_1__2
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___17_i_4__1_n_0.  Did not re-place instance fir_filter_i4/i___17_i_4__1
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___18_i_4__0_n_0.  Did not re-place instance fir_filter_i4/i___18_i_4__0
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___30_i_2__5_n_0.  Did not re-place instance fir_filter_i4/i___30_i_2__5
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___17_i_6__1_n_0.  Did not re-place instance fir_filter_i4/i___17_i_6__1
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___25_i_2__11_n_0.  Did not re-place instance fir_filter_i4/i___25_i_2__11
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___26_i_1__7_n_0.  Did not re-place instance fir_filter_i4/i___26_i_1__7
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___33_i_7__5_n_0.  Did not re-place instance fir_filter_i4/i___33_i_7__5
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___23_i_2_n_0.  Did not re-place instance fir_filter_i4/i___23_i_2
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___17_i_5__2_n_0.  Did not re-place instance fir_filter_i4/i___17_i_5__2
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___22_i_4__2_n_0.  Did not re-place instance fir_filter_i4/i___22_i_4__2
INFO: [Physopt 32-663] Processed net fir_filter_i4/p_data_reg[2][6].  Re-placed instance fir_filter_i4/p_data_reg[2][6]
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___24_i_3__3_n_0.  Did not re-place instance fir_filter_i4/i___24_i_3__3
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___31_i_2__3_n_0.  Did not re-place instance fir_filter_i4/i___31_i_2__3
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___32_i_4__5_n_0.  Did not re-place instance fir_filter_i4/i___32_i_4__5
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___17_i_3__3_n_0.  Did not re-place instance fir_filter_i4/i___17_i_3__3
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___18_i_3__1_n_0.  Did not re-place instance fir_filter_i4/i___18_i_3__1
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___23_i_4_n_0.  Did not re-place instance fir_filter_i4/i___23_i_4
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___18_i_3__0_n_0.  Did not re-place instance fir_filter_i4/i___18_i_3__0
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___32_i_5__3_n_0.  Did not re-place instance fir_filter_i4/i___32_i_5__3
INFO: [Physopt 32-662] Processed net fir_filter_i4/r_add_st2__26_i_1_n_0.  Did not re-place instance fir_filter_i4/r_add_st2__26_i_1
INFO: [Physopt 32-662] Processed net fir_filter_i4/RESIZE0__17_i_1_n_0.  Did not re-place instance fir_filter_i4/RESIZE0__17_i_1
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___18_i_2_n_0.  Did not re-place instance fir_filter_i4/i___18_i_2
INFO: [Physopt 32-663] Processed net fir_filter_i4/i___30_i_1__1_n_0.  Re-placed instance fir_filter_i4/i___30_i_1__1
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___17_i_2__2_n_0.  Did not re-place instance fir_filter_i4/i___17_i_2__2
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___24_i_4__0_n_0.  Did not re-place instance fir_filter_i4/i___24_i_4__0
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___32_i_2__1_n_0.  Did not re-place instance fir_filter_i4/i___32_i_2__1
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___31_i_4__1_n_0.  Did not re-place instance fir_filter_i4/i___31_i_4__1
INFO: [Physopt 32-663] Processed net fir_filter_i4/p_data_reg[2][8].  Re-placed instance fir_filter_i4/p_data_reg[2][8]
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___17_i_1_n_0.  Did not re-place instance fir_filter_i4/i___17_i_1
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___19_i_8__2_n_0.  Did not re-place instance fir_filter_i4/i___19_i_8__2
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___24_i_4__8_n_0.  Did not re-place instance fir_filter_i4/i___24_i_4__8
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___33_i_3__5_n_0.  Did not re-place instance fir_filter_i4/i___33_i_3__5
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___23_i_3__1_n_0.  Did not re-place instance fir_filter_i4/i___23_i_3__1
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___18_i_3_n_0.  Did not re-place instance fir_filter_i4/i___18_i_3
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___31_i_3__2_n_0.  Did not re-place instance fir_filter_i4/i___31_i_3__2
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___24_i_2__4_n_0.  Did not re-place instance fir_filter_i4/i___24_i_2__4
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___25_i_2__0_n_0.  Did not re-place instance fir_filter_i4/i___25_i_2__0
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___32_i_1__1_n_0.  Did not re-place instance fir_filter_i4/i___32_i_1__1
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___26_i_3_n_0.  Did not re-place instance fir_filter_i4/i___26_i_3
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___30_i_3__2_n_0.  Did not re-place instance fir_filter_i4/i___30_i_3__2
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___31_i_2__5_n_0.  Did not re-place instance fir_filter_i4/i___31_i_2__5
INFO: [Physopt 32-663] Processed net fir_filter_i4/p_data_reg[3][4].  Re-placed instance fir_filter_i4/p_data_reg[3][4]
INFO: [Physopt 32-662] Processed net fir_filter_i4/RESIZE0__17_i_4_n_0.  Did not re-place instance fir_filter_i4/RESIZE0__17_i_4
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___18_i_8__1_n_0.  Did not re-place instance fir_filter_i4/i___18_i_8__1
INFO: [Physopt 32-662] Processed net fir_filter_i4/r_add_st2__27_i_3_n_0.  Did not re-place instance fir_filter_i4/r_add_st2__27_i_3
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___19_i_4__3_n_0.  Did not re-place instance fir_filter_i4/i___19_i_4__3
INFO: [Physopt 32-663] Processed net fir_filter_i4/i___30_i_2__3_n_0.  Re-placed instance fir_filter_i4/i___30_i_2__3
INFO: [Physopt 32-663] Processed net dds_sine_i3/o_sine_reg[6]_lopt_replica_1.  Re-placed instance dds_sine_i3/o_sine_reg[6]_lopt_replica
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___23_i_2__0_n_0.  Did not re-place instance fir_filter_i4/i___23_i_2__0
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___22_i_1__3_n_0.  Did not re-place instance fir_filter_i4/i___22_i_1__3
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___22_i_2__0_n_0.  Did not re-place instance fir_filter_i4/i___22_i_2__0
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___22_i_2_n_0.  Did not re-place instance fir_filter_i4/i___22_i_2
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___23_i_1__3_n_0.  Did not re-place instance fir_filter_i4/i___23_i_1__3
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___32_i_4__1_n_0.  Did not re-place instance fir_filter_i4/i___32_i_4__1
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___23_i_1_n_0.  Did not re-place instance fir_filter_i4/i___23_i_1
INFO: [Physopt 32-663] Processed net dds_sine_i3/o_sine_reg[1]_lopt_replica_1.  Re-placed instance dds_sine_i3/o_sine_reg[1]_lopt_replica
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___30_i_4__1_n_0.  Did not re-place instance fir_filter_i4/i___30_i_4__1
INFO: [Physopt 32-662] Processed net fir_filter_i4/RESIZE0__17_i_2_n_0.  Did not re-place instance fir_filter_i4/RESIZE0__17_i_2
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___22_i_4_n_0.  Did not re-place instance fir_filter_i4/i___22_i_4
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___18_i_4__2_n_0.  Did not re-place instance fir_filter_i4/i___18_i_4__2
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___25_i_1__9_n_0.  Did not re-place instance fir_filter_i4/i___25_i_1__9
INFO: [Physopt 32-663] Processed net fir_filter_i4/p_data_reg[3][2].  Re-placed instance fir_filter_i4/p_data_reg[3][2]
INFO: [Physopt 32-663] Processed net fir_filter_i4/p_data_reg[5][5].  Re-placed instance fir_filter_i4/p_data_reg[5][5]
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___24_i_1__1_n_0.  Did not re-place instance fir_filter_i4/i___24_i_1__1
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___25_i_1_n_0.  Did not re-place instance fir_filter_i4/i___25_i_1
INFO: [Physopt 32-663] Processed net dds_sine_i3/o_sine_reg[0]_lopt_replica_1.  Re-placed instance dds_sine_i3/o_sine_reg[0]_lopt_replica
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg[7][1].  Did not re-place instance fir_filter_i4/p_data_reg[7][1]
INFO: [Physopt 32-662] Processed net fir_filter_i4/RESIZE0__17_i_5_n_0.  Did not re-place instance fir_filter_i4/RESIZE0__17_i_5
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___23_i_1__4_n_0.  Did not re-place instance fir_filter_i4/i___23_i_1__4
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___32_i_2__5_n_0.  Did not re-place instance fir_filter_i4/i___32_i_2__5
INFO: [Physopt 32-663] Processed net fir_filter_i4/p_data_reg[0][3].  Re-placed instance fir_filter_i4/p_data_reg[0][3]
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___26_i_2__7_n_0.  Did not re-place instance fir_filter_i4/i___26_i_2__7
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___19_i_7__2_n_0.  Did not re-place instance fir_filter_i4/i___19_i_7__2
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___18_i_5__3_n_0.  Did not re-place instance fir_filter_i4/i___18_i_5__3
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___24_i_4__1_n_0.  Did not re-place instance fir_filter_i4/i___24_i_4__1
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___30_i_3__0_n_0.  Did not re-place instance fir_filter_i4/i___30_i_3__0
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___31_i_3__0_n_0.  Did not re-place instance fir_filter_i4/i___31_i_3__0
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___18_i_1_n_0.  Did not re-place instance fir_filter_i4/i___18_i_1
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___32_i_1__5_n_0.  Did not re-place instance fir_filter_i4/i___32_i_1__5
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___22_i_1_n_0.  Did not re-place instance fir_filter_i4/i___22_i_1
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___24_i_4__4_n_0.  Did not re-place instance fir_filter_i4/i___24_i_4__4
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___30_i_1__5_n_0.  Did not re-place instance fir_filter_i4/i___30_i_1__5
INFO: [Physopt 32-662] Processed net fir_filter_i4/i___18_i_7__1_n_0.  Did not re-place instance fir_filter_i4/i___18_i_7__1
INFO: [Physopt 32-661] Optimized 37 nets.  Re-placed 37 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 37 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 37 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.006 | TNS=0.000 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1582.254 ; gain = 0.000
Phase 4 Single Cell Placement Optimization | Checksum: 101f288bf

Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 1582.254 ; gain = 0.000

Phase 5 Multi Cell Placement Optimization
INFO: [Physopt 32-670] No setup violation found.  Multi Cell Placement Optimization was not performed.
Phase 5 Multi Cell Placement Optimization | Checksum: 101f288bf

Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 1582.254 ; gain = 0.000

Phase 6 Rewire
INFO: [Physopt 32-670] No setup violation found.  Rewire was not performed.
Phase 6 Rewire | Checksum: 101f288bf

Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 1582.254 ; gain = 0.000

Phase 7 Critical Cell Optimization
INFO: [Physopt 32-670] No setup violation found.  Critical Cell Optimization was not performed.
Phase 7 Critical Cell Optimization | Checksum: 101f288bf

Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 1582.254 ; gain = 0.000

Phase 8 Fanout Optimization
INFO: [Physopt 32-670] No setup violation found.  Fanout Optimization was not performed.
Phase 8 Fanout Optimization | Checksum: 101f288bf

Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 1582.254 ; gain = 0.000

Phase 9 Single Cell Placement Optimization
INFO: [Physopt 32-670] No setup violation found.  Single Cell Placement Optimization was not performed.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1582.254 ; gain = 0.000
Phase 9 Single Cell Placement Optimization | Checksum: 101f288bf

Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 1582.254 ; gain = 0.000

Phase 10 Multi Cell Placement Optimization
INFO: [Physopt 32-670] No setup violation found.  Multi Cell Placement Optimization was not performed.
Phase 10 Multi Cell Placement Optimization | Checksum: 101f288bf

Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 1582.254 ; gain = 0.000

Phase 11 Rewire
INFO: [Physopt 32-670] No setup violation found.  Rewire was not performed.
Phase 11 Rewire | Checksum: 101f288bf

Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 1582.254 ; gain = 0.000

Phase 12 Critical Cell Optimization
INFO: [Physopt 32-670] No setup violation found.  Critical Cell Optimization was not performed.
Phase 12 Critical Cell Optimization | Checksum: 101f288bf

Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 1582.254 ; gain = 0.000

Phase 13 SLR Crossing Optimization
Phase 13 SLR Crossing Optimization | Checksum: 101f288bf

Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 1582.254 ; gain = 0.000

Phase 14 Fanout Optimization
INFO: [Physopt 32-670] No setup violation found.  Fanout Optimization was not performed.
Phase 14 Fanout Optimization | Checksum: 101f288bf

Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 1582.254 ; gain = 0.000

Phase 15 Single Cell Placement Optimization
INFO: [Physopt 32-670] No setup violation found.  Single Cell Placement Optimization was not performed.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1582.254 ; gain = 0.000
Phase 15 Single Cell Placement Optimization | Checksum: 101f288bf

Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 1582.254 ; gain = 0.000

Phase 16 Multi Cell Placement Optimization
INFO: [Physopt 32-670] No setup violation found.  Multi Cell Placement Optimization was not performed.
Phase 16 Multi Cell Placement Optimization | Checksum: 101f288bf

Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 1582.254 ; gain = 0.000

Phase 17 Rewire
INFO: [Physopt 32-670] No setup violation found.  Rewire was not performed.
Phase 17 Rewire | Checksum: 101f288bf

Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 1582.254 ; gain = 0.000

Phase 18 Critical Cell Optimization
INFO: [Physopt 32-670] No setup violation found.  Critical Cell Optimization was not performed.
Phase 18 Critical Cell Optimization | Checksum: 101f288bf

Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 1582.254 ; gain = 0.000

Phase 19 DSP Register Optimization
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
Phase 19 DSP Register Optimization | Checksum: 101f288bf

Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 1582.254 ; gain = 0.000

Phase 20 BRAM Register Optimization
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
Phase 20 BRAM Register Optimization | Checksum: 101f288bf

Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 1582.254 ; gain = 0.000

Phase 21 URAM Register Optimization
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
Phase 21 URAM Register Optimization | Checksum: 101f288bf

Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 1582.254 ; gain = 0.000

Phase 22 Shift Register Optimization
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
Phase 22 Shift Register Optimization | Checksum: 101f288bf

Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 1582.254 ; gain = 0.000

Phase 23 DSP Register Optimization
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
Phase 23 DSP Register Optimization | Checksum: 101f288bf

Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 1582.254 ; gain = 0.000

Phase 24 BRAM Register Optimization
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
Phase 24 BRAM Register Optimization | Checksum: 101f288bf

Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 1582.254 ; gain = 0.000

Phase 25 URAM Register Optimization
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
Phase 25 URAM Register Optimization | Checksum: 101f288bf

Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 1582.254 ; gain = 0.000

Phase 26 Shift Register Optimization
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
Phase 26 Shift Register Optimization | Checksum: 101f288bf

Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 1582.254 ; gain = 0.000

Phase 27 Critical Pin Optimization
INFO: [Physopt 32-670] No setup violation found.  Critical Pin Optimization was not performed.
Phase 27 Critical Pin Optimization | Checksum: 101f288bf

Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 1582.254 ; gain = 0.000

Phase 28 Very High Fanout Optimization
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 28 Very High Fanout Optimization | Checksum: 101f288bf

Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 1582.254 ; gain = 0.000

Phase 29 Single Cell Placement Optimization
INFO: [Physopt 32-670] No setup violation found.  Single Cell Placement Optimization was not performed.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1582.254 ; gain = 0.000
Phase 29 Single Cell Placement Optimization | Checksum: 101f288bf

Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 1582.254 ; gain = 0.000

Phase 30 Multi Cell Placement Optimization
INFO: [Physopt 32-670] No setup violation found.  Multi Cell Placement Optimization was not performed.
Phase 30 Multi Cell Placement Optimization | Checksum: 101f288bf

Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 1582.254 ; gain = 0.000

Phase 31 SLR Crossing Optimization
Phase 31 SLR Crossing Optimization | Checksum: 101f288bf

Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 1582.254 ; gain = 0.000

Phase 32 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.006 | TNS=0.000 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.006 | TNS=0.000 |
Phase 32 Critical Path Optimization | Checksum: 101f288bf

Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 1582.254 ; gain = 0.000

Phase 33 BRAM Enable Optimization
Phase 33 BRAM Enable Optimization | Checksum: 101f288bf

Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 1582.254 ; gain = 0.000

Phase 34 Hold Fix Optimization
INFO: [Physopt 32-668] Estimated Timing Summary | WNS=0.006 | TNS=0.000 | WHS=-3.110 | THS=-277.202 |
INFO: [Physopt 32-45] Identified 6 candidate nets for hold slack optimization.
INFO: [Physopt 32-234] Optimized 4 nets. Inserted 0 new ZHOLD_DELAYs. Calibrated 0 existing ZHOLD_DELAYs. Inserted 4 buffers.

INFO: [Physopt 32-668] Estimated Timing Summary | WNS=0.006 | TNS=0.000 | WHS=0.168 | THS=0.000 |
Phase 34 Hold Fix Optimization | Checksum: ccb2b283

Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 1582.254 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1582.254 ; gain = 0.000
INFO: [Physopt 32-669] Post Physical Optimization Timing Summary | WNS=0.006 | TNS=0.000 | WHS=0.168 | THS=0.000 |

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization            |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Fanout                  |          0.000  |          0.000  |            2  |              0  |                     2  |           0  |           1  |  00:00:01  |
|  Single Cell Placement   |          0.033  |          0.027  |            0  |              0  |                    37  |           0  |           1  |  00:00:11  |
|  Multi Cell Placement    |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Rewire                  |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Critical Cell           |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  SLR Crossing            |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           3  |  00:00:00  |
|  DSP Register            |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register           |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register           |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register          |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Critical Pin            |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Very High Fanout        |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Enable             |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path           |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                   |          0.033  |          0.027  |            2  |              0  |                    39  |           0  |           8  |  00:00:12  |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------


Summary of Hold Fix Optimizations
=================================


--------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization               |  WHS Gain (ns)  |  THS Gain (ns)  |  Added LUTs  |  Added FFs  |  Optimized Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
--------------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT1 and ZHOLD Insertion   |          3.279  |        277.202  |           4  |          0  |               4  |           0  |           1  |  00:00:00  |
|  Total                      |          3.279  |        277.202  |           4  |          0  |               4  |           0  |           1  |  00:00:00  |
--------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1582.254 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: 13f6ab347

Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 1582.254 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
354 Infos, 34 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 1582.254 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1582.254 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.209 . Memory (MB): peak = 1582.254 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/ricar/Desktop/EConfig/Trabalhos/proj/FLP_proj/FLP_proj.runs/impl_9/fir8_test_physopt.dcp' has been generated.
Command: route_design -directive NoTimingRelaxation
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'NoTimingRelaxation'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 896efb26 ConstDB: 0 ShapeSum: 28a96e01 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 177a07f60

Time (s): cpu = 00:00:39 ; elapsed = 00:00:39 . Memory (MB): peak = 1582.254 ; gain = 0.000
Post Restoration Checksum: NetGraph: c29e476c NumContArr: b50237f4 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 177a07f60

Time (s): cpu = 00:00:39 ; elapsed = 00:00:39 . Memory (MB): peak = 1582.254 ; gain = 0.000

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 177a07f60

Time (s): cpu = 00:00:39 ; elapsed = 00:00:39 . Memory (MB): peak = 1582.254 ; gain = 0.000

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 177a07f60

Time (s): cpu = 00:00:39 ; elapsed = 00:00:39 . Memory (MB): peak = 1582.254 ; gain = 0.000
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: bbf7f3af

Time (s): cpu = 00:00:40 ; elapsed = 00:00:40 . Memory (MB): peak = 1585.188 ; gain = 2.934
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.008  | TNS=0.000  | WHS=-0.134 | THS=-3.171 |

Phase 2 Router Initialization | Checksum: 15325cbda

Time (s): cpu = 00:00:40 ; elapsed = 00:00:40 . Memory (MB): peak = 1585.188 ; gain = 2.934

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 846
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 846
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: e84b67c0

Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 1585.188 ; gain = 2.934

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 487
 Number of Nodes with overlaps = 241
 Number of Nodes with overlaps = 131
 Number of Nodes with overlaps = 66
 Number of Nodes with overlaps = 26
 Number of Nodes with overlaps = 19
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.050 | TNS=-0.050 | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 164d161fa

Time (s): cpu = 00:00:47 ; elapsed = 00:00:50 . Memory (MB): peak = 1585.188 ; gain = 2.934

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 239
 Number of Nodes with overlaps = 161
 Number of Nodes with overlaps = 34
 Number of Nodes with overlaps = 19
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.189 | TNS=-0.283 | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 151d7abf1

Time (s): cpu = 00:00:50 ; elapsed = 00:00:54 . Memory (MB): peak = 1585.188 ; gain = 2.934
Phase 4 Rip-up And Reroute | Checksum: 151d7abf1

Time (s): cpu = 00:00:50 ; elapsed = 00:00:54 . Memory (MB): peak = 1585.188 ; gain = 2.934

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1be2056ff

Time (s): cpu = 00:00:50 ; elapsed = 00:00:54 . Memory (MB): peak = 1585.188 ; gain = 2.934
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.013  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 1be2056ff

Time (s): cpu = 00:00:50 ; elapsed = 00:00:54 . Memory (MB): peak = 1585.188 ; gain = 2.934

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1be2056ff

Time (s): cpu = 00:00:50 ; elapsed = 00:00:54 . Memory (MB): peak = 1585.188 ; gain = 2.934
Phase 5 Delay and Skew Optimization | Checksum: 1be2056ff

Time (s): cpu = 00:00:50 ; elapsed = 00:00:54 . Memory (MB): peak = 1585.188 ; gain = 2.934

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 18dd3d705

Time (s): cpu = 00:00:50 ; elapsed = 00:00:54 . Memory (MB): peak = 1585.188 ; gain = 2.934
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.013  | TNS=0.000  | WHS=0.138  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 18dd3d705

Time (s): cpu = 00:00:50 ; elapsed = 00:00:54 . Memory (MB): peak = 1585.188 ; gain = 2.934
Phase 6 Post Hold Fix | Checksum: 18dd3d705

Time (s): cpu = 00:00:50 ; elapsed = 00:00:54 . Memory (MB): peak = 1585.188 ; gain = 2.934

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.300486 %
  Global Horizontal Routing Utilization  = 0.283576 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 163fc5d8a

Time (s): cpu = 00:00:51 ; elapsed = 00:00:54 . Memory (MB): peak = 1585.188 ; gain = 2.934

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 163fc5d8a

Time (s): cpu = 00:00:51 ; elapsed = 00:00:54 . Memory (MB): peak = 1586.590 ; gain = 4.336

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 164eb4362

Time (s): cpu = 00:00:51 ; elapsed = 00:00:55 . Memory (MB): peak = 1586.590 ; gain = 4.336

Phase 10 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=0.012  | TNS=0.000  | WHS=0.137  | THS=0.000  |

INFO: [Route 35-61] The design met the timing requirement.
Phase 10 Post Router Timing | Checksum: 19ae0b48d

Time (s): cpu = 00:00:51 ; elapsed = 00:00:55 . Memory (MB): peak = 1586.590 ; gain = 4.336
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:52 ; elapsed = 00:00:55 . Memory (MB): peak = 1586.590 ; gain = 4.336

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
374 Infos, 34 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:55 ; elapsed = 00:00:58 . Memory (MB): peak = 1586.590 ; gain = 4.336
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1586.590 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.891 . Memory (MB): peak = 1586.590 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/ricar/Desktop/EConfig/Trabalhos/proj/FLP_proj/FLP_proj.runs/impl_9/fir8_test_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file fir8_test_drc_routed.rpt -pb fir8_test_drc_routed.pb -rpx fir8_test_drc_routed.rpx
Command: report_drc -file fir8_test_drc_routed.rpt -pb fir8_test_drc_routed.pb -rpx fir8_test_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/ricar/Desktop/EConfig/Trabalhos/proj/FLP_proj/FLP_proj.runs/impl_9/fir8_test_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file fir8_test_methodology_drc_routed.rpt -pb fir8_test_methodology_drc_routed.pb -rpx fir8_test_methodology_drc_routed.rpx
Command: report_methodology -file fir8_test_methodology_drc_routed.rpt -pb fir8_test_methodology_drc_routed.pb -rpx fir8_test_methodology_drc_routed.rpx
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual_clock' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [C:/Users/ricar/Desktop/EConfig/Trabalhos/proj/P1_Sources/fir8_test_timing.xdc:13]
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/ricar/Desktop/EConfig/Trabalhos/proj/FLP_proj/FLP_proj.runs/impl_9/fir8_test_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file fir8_test_power_routed.rpt -pb fir8_test_power_summary_routed.pb -rpx fir8_test_power_routed.rpx
Command: report_power -file fir8_test_power_routed.rpt -pb fir8_test_power_summary_routed.pb -rpx fir8_test_power_routed.rpx
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual_clock' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [C:/Users/ricar/Desktop/EConfig/Trabalhos/proj/P1_Sources/fir8_test_timing.xdc:13]
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
388 Infos, 34 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file fir8_test_route_status.rpt -pb fir8_test_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file fir8_test_timing_summary_routed.rpt -pb fir8_test_timing_summary_routed.pb -rpx fir8_test_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file fir8_test_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file fir8_test_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file fir8_test_bus_skew_routed.rpt -pb fir8_test_bus_skew_routed.pb -rpx fir8_test_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Wed Apr  8 12:24:28 2020...
