{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1587095934014 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1587095934023 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 16 20:58:53 2020 " "Processing started: Thu Apr 16 20:58:53 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1587095934023 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587095934023 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ExU -c ExU " "Command: quartus_map --read_settings_files=on --write_settings_files=off ExU -c ExU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587095934023 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1587095935025 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1587095935025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sourcecode/execunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sourcecode/execunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ExecUnit-rtl " "Found design unit 1: ExecUnit-rtl" {  } { { "SourceCode/ExecUnit.vhd" "" { Text "C:/Users/Kay Arellano/Desktop/ENSC350_FinalProject/ensc350-final-project/pt1/ExU/SourceCode/ExecUnit.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587095951308 ""} { "Info" "ISGN_ENTITY_NAME" "1 ExecUnit " "Found entity 1: ExecUnit" {  } { { "SourceCode/ExecUnit.vhd" "" { Text "C:/Users/Kay Arellano/Desktop/ENSC350_FinalProject/ensc350-final-project/pt1/ExU/SourceCode/ExecUnit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587095951308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587095951308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sourcecode/srl64.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sourcecode/srl64.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SRL64-rtl " "Found design unit 1: SRL64-rtl" {  } { { "SourceCode/SRL64.vhd" "" { Text "C:/Users/Kay Arellano/Desktop/ENSC350_FinalProject/ensc350-final-project/pt1/ExU/SourceCode/SRL64.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587095951315 ""} { "Info" "ISGN_ENTITY_NAME" "1 SRL64 " "Found entity 1: SRL64" {  } { { "SourceCode/SRL64.vhd" "" { Text "C:/Users/Kay Arellano/Desktop/ENSC350_FinalProject/ensc350-final-project/pt1/ExU/SourceCode/SRL64.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587095951315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587095951315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sourcecode/sra64.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sourcecode/sra64.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SRA64-rtl " "Found design unit 1: SRA64-rtl" {  } { { "SourceCode/SRA64.vhd" "" { Text "C:/Users/Kay Arellano/Desktop/ENSC350_FinalProject/ensc350-final-project/pt1/ExU/SourceCode/SRA64.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587095951324 ""} { "Info" "ISGN_ENTITY_NAME" "1 SRA64 " "Found entity 1: SRA64" {  } { { "SourceCode/SRA64.vhd" "" { Text "C:/Users/Kay Arellano/Desktop/ENSC350_FinalProject/ensc350-final-project/pt1/ExU/SourceCode/SRA64.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587095951324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587095951324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sourcecode/sll64.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sourcecode/sll64.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SLL64-rtl " "Found design unit 1: SLL64-rtl" {  } { { "SourceCode/SLL64.vhd" "" { Text "C:/Users/Kay Arellano/Desktop/ENSC350_FinalProject/ensc350-final-project/pt1/ExU/SourceCode/SLL64.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587095951330 ""} { "Info" "ISGN_ENTITY_NAME" "1 SLL64 " "Found entity 1: SLL64" {  } { { "SourceCode/SLL64.vhd" "" { Text "C:/Users/Kay Arellano/Desktop/ENSC350_FinalProject/ensc350-final-project/pt1/ExU/SourceCode/SLL64.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587095951330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587095951330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sourcecode/shiftunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sourcecode/shiftunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ShiftUnit-rtl " "Found design unit 1: ShiftUnit-rtl" {  } { { "SourceCode/ShiftUnit.vhd" "" { Text "C:/Users/Kay Arellano/Desktop/ENSC350_FinalProject/ensc350-final-project/pt1/ExU/SourceCode/ShiftUnit.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587095951337 ""} { "Info" "ISGN_ENTITY_NAME" "1 ShiftUnit " "Found entity 1: ShiftUnit" {  } { { "SourceCode/ShiftUnit.vhd" "" { Text "C:/Users/Kay Arellano/Desktop/ENSC350_FinalProject/ensc350-final-project/pt1/ExU/SourceCode/ShiftUnit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587095951337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587095951337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sourcecode/logicunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sourcecode/logicunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LogicUnit-rtl " "Found design unit 1: LogicUnit-rtl" {  } { { "SourceCode/LogicUnit.vhd" "" { Text "C:/Users/Kay Arellano/Desktop/ENSC350_FinalProject/ensc350-final-project/pt1/ExU/SourceCode/LogicUnit.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587095951344 ""} { "Info" "ISGN_ENTITY_NAME" "1 LogicUnit " "Found entity 1: LogicUnit" {  } { { "SourceCode/LogicUnit.vhd" "" { Text "C:/Users/Kay Arellano/Desktop/ENSC350_FinalProject/ensc350-final-project/pt1/ExU/SourceCode/LogicUnit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587095951344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587095951344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sourcecode/arithunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sourcecode/arithunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ArithUnit-rtl " "Found design unit 1: ArithUnit-rtl" {  } { { "SourceCode/ArithUnit.vhd" "" { Text "C:/Users/Kay Arellano/Desktop/ENSC350_FinalProject/ensc350-final-project/pt1/ExU/SourceCode/ArithUnit.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587095951350 ""} { "Info" "ISGN_ENTITY_NAME" "1 ArithUnit " "Found entity 1: ArithUnit" {  } { { "SourceCode/ArithUnit.vhd" "" { Text "C:/Users/Kay Arellano/Desktop/ENSC350_FinalProject/ensc350-final-project/pt1/ExU/SourceCode/ArithUnit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587095951350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587095951350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sourcecode/adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sourcecode/adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Adder-rtl " "Found design unit 1: Adder-rtl" {  } { { "SourceCode/Adder.vhd" "" { Text "C:/Users/Kay Arellano/Desktop/ENSC350_FinalProject/ensc350-final-project/pt1/ExU/SourceCode/Adder.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587095951357 ""} { "Info" "ISGN_ENTITY_NAME" "1 Adder " "Found entity 1: Adder" {  } { { "SourceCode/Adder.vhd" "" { Text "C:/Users/Kay Arellano/Desktop/ENSC350_FinalProject/ensc350-final-project/pt1/ExU/SourceCode/Adder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587095951357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587095951357 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ExecUnit " "Elaborating entity \"ExecUnit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1587095951426 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "y_arith ExecUnit.vhd(18) " "Verilog HDL or VHDL warning at ExecUnit.vhd(18): object \"y_arith\" assigned a value but never read" {  } { { "SourceCode/ExecUnit.vhd" "" { Text "C:/Users/Kay Arellano/Desktop/ENSC350_FinalProject/ensc350-final-project/pt1/ExU/SourceCode/ExecUnit.vhd" 18 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1587095951431 "|ExecUnit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ArithUnit ArithUnit:arithUnit " "Elaborating entity \"ArithUnit\" for hierarchy \"ArithUnit:arithUnit\"" {  } { { "SourceCode/ExecUnit.vhd" "arithUnit" { Text "C:/Users/Kay Arellano/Desktop/ENSC350_FinalProject/ensc350-final-project/pt1/ExU/SourceCode/ExecUnit.vhd" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587095951434 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "zeros ArithUnit.vhd(20) " "VHDL Signal Declaration warning at ArithUnit.vhd(20): used explicit default value for signal \"zeros\" because signal was never assigned a value" {  } { { "SourceCode/ArithUnit.vhd" "" { Text "C:/Users/Kay Arellano/Desktop/ENSC350_FinalProject/ensc350-final-project/pt1/ExU/SourceCode/ArithUnit.vhd" 20 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1587095951436 "|ArithUnit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder ArithUnit:arithUnit\|Adder:adder64 " "Elaborating entity \"Adder\" for hierarchy \"ArithUnit:arithUnit\|Adder:adder64\"" {  } { { "SourceCode/ArithUnit.vhd" "adder64" { Text "C:/Users/Kay Arellano/Desktop/ENSC350_FinalProject/ensc350-final-project/pt1/ExU/SourceCode/ArithUnit.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587095951438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ShiftUnit ShiftUnit:shiftUnit " "Elaborating entity \"ShiftUnit\" for hierarchy \"ShiftUnit:shiftUnit\"" {  } { { "SourceCode/ExecUnit.vhd" "shiftUnit" { Text "C:/Users/Kay Arellano/Desktop/ENSC350_FinalProject/ensc350-final-project/pt1/ExU/SourceCode/ExecUnit.vhd" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587095951445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SLL64 ShiftUnit:shiftUnit\|SLL64:sll_op " "Elaborating entity \"SLL64\" for hierarchy \"ShiftUnit:shiftUnit\|SLL64:sll_op\"" {  } { { "SourceCode/ShiftUnit.vhd" "sll_op" { Text "C:/Users/Kay Arellano/Desktop/ENSC350_FinalProject/ensc350-final-project/pt1/ExU/SourceCode/ShiftUnit.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587095951453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SRL64 ShiftUnit:shiftUnit\|SRL64:srl_op " "Elaborating entity \"SRL64\" for hierarchy \"ShiftUnit:shiftUnit\|SRL64:srl_op\"" {  } { { "SourceCode/ShiftUnit.vhd" "srl_op" { Text "C:/Users/Kay Arellano/Desktop/ENSC350_FinalProject/ensc350-final-project/pt1/ExU/SourceCode/ShiftUnit.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587095951461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SRA64 ShiftUnit:shiftUnit\|SRA64:sra_op " "Elaborating entity \"SRA64\" for hierarchy \"ShiftUnit:shiftUnit\|SRA64:sra_op\"" {  } { { "SourceCode/ShiftUnit.vhd" "sra_op" { Text "C:/Users/Kay Arellano/Desktop/ENSC350_FinalProject/ensc350-final-project/pt1/ExU/SourceCode/ShiftUnit.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587095951465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LogicUnit LogicUnit:logicUnit " "Elaborating entity \"LogicUnit\" for hierarchy \"LogicUnit:logicUnit\"" {  } { { "SourceCode/ExecUnit.vhd" "logicUnit" { Text "C:/Users/Kay Arellano/Desktop/ENSC350_FinalProject/ensc350-final-project/pt1/ExU/SourceCode/ExecUnit.vhd" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587095951470 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1587095956423 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1587095958366 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587095958366 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1724 " "Implemented 1724 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "137 " "Implemented 137 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1587095958541 ""} { "Info" "ICUT_CUT_TM_OPINS" "67 " "Implemented 67 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1587095958541 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1520 " "Implemented 1520 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1587095958541 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1587095958541 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4800 " "Peak virtual memory: 4800 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1587095958602 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 16 20:59:18 2020 " "Processing ended: Thu Apr 16 20:59:18 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1587095958602 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1587095958602 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:44 " "Total CPU time (on all processors): 00:00:44" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1587095958602 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1587095958602 ""}
