Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun Nov 26 19:40:31 2023
| Host         : DESKTOP-ICSAAF9 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file LED_TOP_control_sets_placed.rpt
| Design       : LED_TOP
| Device       : xc7z010
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     2 |
| Unused register locations in slices containing registers |    13 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|    16+ |            2 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              35 |           13 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------+---------------+--------------------------------------+------------------+----------------+
|                Clock Signal                | Enable Signal |           Set/Reset Signal           | Slice Load Count | Bel Load Count |
+--------------------------------------------+---------------+--------------------------------------+------------------+----------------+
|  CLK_PLL_U0/inst/clk_out1                  |               | LED_Drive_U0/CLK_DIV_module_U0/AR[0] |                6 |             17 |
|  LED_Drive_U0/CLK_DIV_module_U0/ro_clk_div |               | LED_Drive_U0/CLK_DIV_module_U0/AR[0] |                7 |             18 |
+--------------------------------------------+---------------+--------------------------------------+------------------+----------------+


