<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="design_BRAM_D_blk_mem_gen_0_0_synth_1" LaunchDir="/home/anuragchoudhury/mod_v_fix_v2_md_2018_ip/Hardware/vivadoProjects/project_LUDH/project_LUDH.runs/design_BRAM_D_blk_mem_gen_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_BRAM_A_blk_mem_gen_0_1_synth_1" LaunchDir="/home/anuragchoudhury/mod_v_fix_v2_md_2018_ip/Hardware/vivadoProjects/project_LUDH/project_LUDH.runs/design_BRAM_A_blk_mem_gen_0_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_BRAM_B_blk_mem_gen_0_0_synth_1" LaunchDir="/home/anuragchoudhury/mod_v_fix_v2_md_2018_ip/Hardware/vivadoProjects/project_LUDH/project_LUDH.runs/design_BRAM_B_blk_mem_gen_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_BRAM_C_blk_mem_gen_0_0_synth_1" LaunchDir="/home/anuragchoudhury/mod_v_fix_v2_md_2018_ip/Hardware/vivadoProjects/project_LUDH/project_LUDH.runs/design_BRAM_C_blk_mem_gen_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_CTRL_blk_mem_gen_0_0_synth_1" LaunchDir="/home/anuragchoudhury/mod_v_fix_v2_md_2018_ip/Hardware/vivadoProjects/project_LUDH/project_LUDH.runs/design_CTRL_blk_mem_gen_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="synth_1" LaunchDir="/home/anuragchoudhury/mod_v_fix_v2_md_2018_ip/Hardware/vivadoProjects/project_LUDH/project_LUDH.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="design_BRAM_D_blk_mem_gen_0_0_synth_1"/>
		<Parent Id="design_BRAM_A_blk_mem_gen_0_1_synth_1"/>
		<Parent Id="design_BRAM_B_blk_mem_gen_0_0_synth_1"/>
		<Parent Id="design_BRAM_C_blk_mem_gen_0_0_synth_1"/>
		<Parent Id="design_CTRL_blk_mem_gen_0_0_synth_1"/>
	</Run>
	<Parameters>
		<Parameter Name="runs.monitorLSFJobs" Val="true" Type="bool"/>
	</Parameters>
</Runs>

