0.6
2017.2
Jun 15 2017
18:52:51
C:/VerilogLab/lab_fin_check/lab_fin_check.sim/sim_1/impl/timing/timer_sim_time_impl.v,1538038790,verilog,,,,counter;display;glbl,,,,,,,,
C:/VerilogLab/lab_fin_check/lab_fin_check.srcs/sim_1/new/timer_sim.v,1538032516,verilog,,,,timer_sim,,,,,,,,
C:/VerilogLab/lab_fin_check/lab_fin_check.srcs/sources_1/imports/sources_1/new/timer.v,1538022747,verilog,,,,timer,,,,,,,,
