clk_108mhz_clk_wiz_0_0_clk_wiz.v,verilog,xil_defaultlib,../../../bd/clk_108mhz/ip/clk_108mhz_clk_wiz_0_0/clk_108mhz_clk_wiz_0_0_clk_wiz.v,incdir="$ref_dir/../../../../fpga4fun_pong_vivado.gen/sources_1/bd/clk_108mhz/ipshared/6dcf"incdir="../../../../fpga4fun_pong_vivado.gen/sources_1/bd/clk_108mhz/ipshared/6dcf"
clk_108mhz_clk_wiz_0_0.v,verilog,xil_defaultlib,../../../bd/clk_108mhz/ip/clk_108mhz_clk_wiz_0_0/clk_108mhz_clk_wiz_0_0.v,incdir="$ref_dir/../../../../fpga4fun_pong_vivado.gen/sources_1/bd/clk_108mhz/ipshared/6dcf"incdir="../../../../fpga4fun_pong_vivado.gen/sources_1/bd/clk_108mhz/ipshared/6dcf"
clk_108mhz.v,verilog,xil_defaultlib,../../../bd/clk_108mhz/sim/clk_108mhz.v,incdir="$ref_dir/../../../../fpga4fun_pong_vivado.gen/sources_1/bd/clk_108mhz/ipshared/6dcf"incdir="../../../../fpga4fun_pong_vivado.gen/sources_1/bd/clk_108mhz/ipshared/6dcf"
glbl.v,Verilog,xil_defaultlib,glbl.v
