// Seed: 4252082938
module module_0 #(
    parameter id_4 = 32'd38,
    parameter id_5 = 32'd25
) ();
  wire id_1;
  wire id_2, id_3, _id_4, _id_5, id_6, id_7, id_8;
  wire [id_4 : id_5] id_9;
  initial @(negedge id_4);
endmodule
module module_1 #(
    parameter id_1 = 32'd41
) (
    _id_1,
    id_2
);
  output reg id_2;
  input wire _id_1;
  wire [id_1 : -1] id_3;
  localparam id_4 = 1;
  always begin : LABEL_0
    if (1) id_2 = -1;
  end
  module_0 modCall_1 ();
endmodule
