{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 14 21:32:23 2019 " "Info: Processing started: Mon Jan 14 21:32:23 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Projet_1 -c Projet_1 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Projet_1 -c Projet_1 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "comp_unite\[1\]~latch " "Warning: Node \"comp_unite\[1\]~latch\" is a latch" {  } { { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 41 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "comp_unite\[2\]~latch " "Warning: Node \"comp_unite\[2\]~latch\" is a latch" {  } { { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 41 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "comp_unite\[0\]~latch " "Warning: Node \"comp_unite\[0\]~latch\" is a latch" {  } { { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 41 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "comp_unite\[3\]~latch " "Warning: Node \"comp_unite\[3\]~latch\" is a latch" {  } { { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 41 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "2 " "Warning: Found combinational loop of 2 nodes" { { "Warning" "WTAN_SCC_NODE" "comp_unite\[3\]~head_lut " "Warning: Node \"comp_unite\[3\]~head_lut\"" {  } { { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 41 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "comp_unite~19 " "Warning: Node \"comp_unite~19\"" {  } { { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 21 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 41 -1 0 } } { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 21 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "2 " "Warning: Found combinational loop of 2 nodes" { { "Warning" "WTAN_SCC_NODE" "comp_unite\[2\]~head_lut " "Warning: Node \"comp_unite\[2\]~head_lut\"" {  } { { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 41 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "comp_unite~18 " "Warning: Node \"comp_unite~18\"" {  } { { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 21 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 41 -1 0 } } { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 21 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "2 " "Warning: Found combinational loop of 2 nodes" { { "Warning" "WTAN_SCC_NODE" "comp_unite\[1\]~head_lut " "Warning: Node \"comp_unite\[1\]~head_lut\"" {  } { { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 41 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "comp_unite~17 " "Warning: Node \"comp_unite~17\"" {  } { { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 21 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 41 -1 0 } } { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 21 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "2 " "Warning: Found combinational loop of 2 nodes" { { "Warning" "WTAN_SCC_NODE" "comp_unite\[0\]~head_lut " "Warning: Node \"comp_unite\[0\]~head_lut\"" {  } { { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 41 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "comp_unite~16 " "Warning: Node \"comp_unite~16\"" {  } { { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 21 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 41 -1 0 } } { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 21 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "H " "Info: Assuming node \"H\" is an undefined clock" {  } { { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 9 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "H" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "Ve " "Info: Assuming node \"Ve\" is an undefined clock" {  } { { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 9 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Ve" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "une_sec " "Info: Detected ripple clock \"une_sec\" as buffer" {  } { { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 26 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "une_sec" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "H register comp_unite\[0\]~latch register comp_unite\[3\]~latch 148.79 MHz 6.721 ns Internal " "Info: Clock \"H\" has Internal fmax of 148.79 MHz between source register \"comp_unite\[0\]~latch\" and destination register \"comp_unite\[3\]~latch\" (period= 6.721 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.666 ns + Longest register register " "Info: + Longest register to register delay is 5.666 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns comp_unite\[0\]~latch 1 REG LCCOMB_X1_Y20_N10 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X1_Y20_N10; Fanout = 4; REG Node = 'comp_unite\[0\]~latch'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite[0]~latch } "NODE_NAME" } } { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.481 ns) 0.481 ns comp_unite\[0\]~head_lut 2 COMB LOOP LCCOMB_X1_Y20_N24 14 " "Info: 2: + IC(0.000 ns) + CELL(0.481 ns) = 0.481 ns; Loc. = LCCOMB_X1_Y20_N24; Fanout = 14; COMB LOOP Node = 'comp_unite\[0\]~head_lut'" { { "Info" "ITDB_PART_OF_SCC" "comp_unite\[0\]~head_lut LCCOMB_X1_Y20_N24 " "Info: Loc. = LCCOMB_X1_Y20_N24; Node \"comp_unite\[0\]~head_lut\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite[0]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "comp_unite~16 LCCOMB_X1_Y20_N2 " "Info: Loc. = LCCOMB_X1_Y20_N2; Node \"comp_unite~16\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite~16 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite[0]~head_lut } "NODE_NAME" } } { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 41 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite~16 } "NODE_NAME" } } { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 21 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.481 ns" { comp_unite[0]~latch comp_unite[0]~head_lut } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.695 ns) 2.176 ns comp_unite\[1\]~head_lut 3 COMB LOOP LCCOMB_X2_Y20_N24 10 " "Info: 3: + IC(0.000 ns) + CELL(1.695 ns) = 2.176 ns; Loc. = LCCOMB_X2_Y20_N24; Fanout = 10; COMB LOOP Node = 'comp_unite\[1\]~head_lut'" { { "Info" "ITDB_PART_OF_SCC" "comp_unite\[1\]~head_lut LCCOMB_X2_Y20_N24 " "Info: Loc. = LCCOMB_X2_Y20_N24; Node \"comp_unite\[1\]~head_lut\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite[1]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "comp_unite\[0\]~head_lut LCCOMB_X1_Y20_N24 " "Info: Loc. = LCCOMB_X1_Y20_N24; Node \"comp_unite\[0\]~head_lut\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite[0]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "comp_unite~17 LCCOMB_X1_Y20_N16 " "Info: Loc. = LCCOMB_X1_Y20_N16; Node \"comp_unite~17\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite~17 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "comp_unite~16 LCCOMB_X1_Y20_N2 " "Info: Loc. = LCCOMB_X1_Y20_N2; Node \"comp_unite~16\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite~16 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite[1]~head_lut } "NODE_NAME" } } { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 41 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite[0]~head_lut } "NODE_NAME" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite~17 } "NODE_NAME" } } { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 21 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite~16 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.695 ns" { comp_unite[0]~head_lut comp_unite[1]~head_lut } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.784 ns) 3.960 ns comp_unite\[2\]~head_lut 4 COMB LOOP LCCOMB_X2_Y20_N26 6 " "Info: 4: + IC(0.000 ns) + CELL(1.784 ns) = 3.960 ns; Loc. = LCCOMB_X2_Y20_N26; Fanout = 6; COMB LOOP Node = 'comp_unite\[2\]~head_lut'" { { "Info" "ITDB_PART_OF_SCC" "comp_unite\[1\]~head_lut LCCOMB_X2_Y20_N24 " "Info: Loc. = LCCOMB_X2_Y20_N24; Node \"comp_unite\[1\]~head_lut\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite[1]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "comp_unite\[0\]~head_lut LCCOMB_X1_Y20_N24 " "Info: Loc. = LCCOMB_X1_Y20_N24; Node \"comp_unite\[0\]~head_lut\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite[0]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "comp_unite~17 LCCOMB_X1_Y20_N16 " "Info: Loc. = LCCOMB_X1_Y20_N16; Node \"comp_unite~17\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite~17 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "comp_unite\[2\]~head_lut LCCOMB_X2_Y20_N26 " "Info: Loc. = LCCOMB_X2_Y20_N26; Node \"comp_unite\[2\]~head_lut\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite[2]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "comp_unite~18 LCCOMB_X1_Y20_N4 " "Info: Loc. = LCCOMB_X1_Y20_N4; Node \"comp_unite~18\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite~18 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "comp_unite~16 LCCOMB_X1_Y20_N2 " "Info: Loc. = LCCOMB_X1_Y20_N2; Node \"comp_unite~16\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite~16 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite[1]~head_lut } "NODE_NAME" } } { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 41 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite[0]~head_lut } "NODE_NAME" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite~17 } "NODE_NAME" } } { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 21 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite[2]~head_lut } "NODE_NAME" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite~18 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite~16 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.784 ns" { comp_unite[1]~head_lut comp_unite[2]~head_lut } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.327 ns) + CELL(0.177 ns) 4.464 ns LessThan1~1 5 COMB LCCOMB_X2_Y20_N18 9 " "Info: 5: + IC(0.327 ns) + CELL(0.177 ns) = 4.464 ns; Loc. = LCCOMB_X2_Y20_N18; Fanout = 9; COMB Node = 'LessThan1~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.504 ns" { comp_unite[2]~head_lut LessThan1~1 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1509 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.728 ns) 5.192 ns comp_unite~19 6 COMB LOOP LCCOMB_X1_Y20_N0 2 " "Info: 6: + IC(0.000 ns) + CELL(0.728 ns) = 5.192 ns; Loc. = LCCOMB_X1_Y20_N0; Fanout = 2; COMB LOOP Node = 'comp_unite~19'" { { "Info" "ITDB_PART_OF_SCC" "comp_unite\[3\]~head_lut LCCOMB_X2_Y20_N12 " "Info: Loc. = LCCOMB_X2_Y20_N12; Node \"comp_unite\[3\]~head_lut\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite[3]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "comp_unite~19 LCCOMB_X1_Y20_N0 " "Info: Loc. = LCCOMB_X1_Y20_N0; Node \"comp_unite~19\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite~19 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite[3]~head_lut } "NODE_NAME" } } { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 41 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite~19 } "NODE_NAME" } } { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 21 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.728 ns" { LessThan1~1 comp_unite~19 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.296 ns) + CELL(0.178 ns) 5.666 ns comp_unite\[3\]~latch 7 REG LCCOMB_X1_Y20_N20 4 " "Info: 7: + IC(0.296 ns) + CELL(0.178 ns) = 5.666 ns; Loc. = LCCOMB_X1_Y20_N20; Fanout = 4; REG Node = 'comp_unite\[3\]~latch'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.474 ns" { comp_unite~19 comp_unite[3]~latch } "NODE_NAME" } } { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.043 ns ( 89.00 % ) " "Info: Total cell delay = 5.043 ns ( 89.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.623 ns ( 11.00 % ) " "Info: Total interconnect delay = 0.623 ns ( 11.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.666 ns" { comp_unite[0]~latch comp_unite[0]~head_lut comp_unite[1]~head_lut comp_unite[2]~head_lut LessThan1~1 comp_unite~19 comp_unite[3]~latch } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.666 ns" { comp_unite[0]~latch {} comp_unite[0]~head_lut {} comp_unite[1]~head_lut {} comp_unite[2]~head_lut {} LessThan1~1 {} comp_unite~19 {} comp_unite[3]~latch {} } { 0.000ns 0.000ns 0.000ns 0.000ns 0.327ns 0.000ns 0.296ns } { 0.000ns 0.481ns 1.695ns 1.784ns 0.177ns 0.728ns 0.178ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.139 ns - Smallest " "Info: - Smallest clock skew is 0.139 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "H destination 6.025 ns + Shortest register " "Info: + Shortest clock path from clock \"H\" to destination register is 6.025 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns H 1 CLK PIN_M2 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M2; Fanout = 2; CLK Node = 'H'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { H } "NODE_NAME" } } { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.058 ns) + CELL(0.879 ns) 2.963 ns une_sec 2 REG LCFF_X1_Y20_N15 14 " "Info: 2: + IC(1.058 ns) + CELL(0.879 ns) = 2.963 ns; Loc. = LCFF_X1_Y20_N15; Fanout = 14; REG Node = 'une_sec'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.937 ns" { H une_sec } "NODE_NAME" } } { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.368 ns) + CELL(0.000 ns) 4.331 ns une_sec~clkctrl 3 COMB CLKCTRL_G2 20 " "Info: 3: + IC(1.368 ns) + CELL(0.000 ns) = 4.331 ns; Loc. = CLKCTRL_G2; Fanout = 20; COMB Node = 'une_sec~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.368 ns" { une_sec une_sec~clkctrl } "NODE_NAME" } } { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.372 ns) + CELL(0.322 ns) 6.025 ns comp_unite\[3\]~latch 4 REG LCCOMB_X1_Y20_N20 4 " "Info: 4: + IC(1.372 ns) + CELL(0.322 ns) = 6.025 ns; Loc. = LCCOMB_X1_Y20_N20; Fanout = 4; REG Node = 'comp_unite\[3\]~latch'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.694 ns" { une_sec~clkctrl comp_unite[3]~latch } "NODE_NAME" } } { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.227 ns ( 36.96 % ) " "Info: Total cell delay = 2.227 ns ( 36.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.798 ns ( 63.04 % ) " "Info: Total interconnect delay = 3.798 ns ( 63.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.025 ns" { H une_sec une_sec~clkctrl comp_unite[3]~latch } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.025 ns" { H {} H~combout {} une_sec {} une_sec~clkctrl {} comp_unite[3]~latch {} } { 0.000ns 0.000ns 1.058ns 1.368ns 1.372ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.322ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "H source 5.886 ns - Longest register " "Info: - Longest clock path from clock \"H\" to source register is 5.886 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns H 1 CLK PIN_M2 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M2; Fanout = 2; CLK Node = 'H'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { H } "NODE_NAME" } } { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.058 ns) + CELL(0.879 ns) 2.963 ns une_sec 2 REG LCFF_X1_Y20_N15 14 " "Info: 2: + IC(1.058 ns) + CELL(0.879 ns) = 2.963 ns; Loc. = LCFF_X1_Y20_N15; Fanout = 14; REG Node = 'une_sec'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.937 ns" { H une_sec } "NODE_NAME" } } { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.368 ns) + CELL(0.000 ns) 4.331 ns une_sec~clkctrl 3 COMB CLKCTRL_G2 20 " "Info: 3: + IC(1.368 ns) + CELL(0.000 ns) = 4.331 ns; Loc. = CLKCTRL_G2; Fanout = 20; COMB Node = 'une_sec~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.368 ns" { une_sec une_sec~clkctrl } "NODE_NAME" } } { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.377 ns) + CELL(0.178 ns) 5.886 ns comp_unite\[0\]~latch 4 REG LCCOMB_X1_Y20_N10 4 " "Info: 4: + IC(1.377 ns) + CELL(0.178 ns) = 5.886 ns; Loc. = LCCOMB_X1_Y20_N10; Fanout = 4; REG Node = 'comp_unite\[0\]~latch'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.555 ns" { une_sec~clkctrl comp_unite[0]~latch } "NODE_NAME" } } { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.083 ns ( 35.39 % ) " "Info: Total cell delay = 2.083 ns ( 35.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.803 ns ( 64.61 % ) " "Info: Total interconnect delay = 3.803 ns ( 64.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.886 ns" { H une_sec une_sec~clkctrl comp_unite[0]~latch } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.886 ns" { H {} H~combout {} une_sec {} une_sec~clkctrl {} comp_unite[0]~latch {} } { 0.000ns 0.000ns 1.058ns 1.368ns 1.377ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.178ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.025 ns" { H une_sec une_sec~clkctrl comp_unite[3]~latch } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.025 ns" { H {} H~combout {} une_sec {} une_sec~clkctrl {} comp_unite[3]~latch {} } { 0.000ns 0.000ns 1.058ns 1.368ns 1.372ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.322ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.886 ns" { H une_sec une_sec~clkctrl comp_unite[0]~latch } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.886 ns" { H {} H~combout {} une_sec {} une_sec~clkctrl {} comp_unite[0]~latch {} } { 0.000ns 0.000ns 1.058ns 1.368ns 1.377ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.178ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 41 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.194 ns + " "Info: + Micro setup delay of destination is 1.194 ns" {  } { { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 41 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.666 ns" { comp_unite[0]~latch comp_unite[0]~head_lut comp_unite[1]~head_lut comp_unite[2]~head_lut LessThan1~1 comp_unite~19 comp_unite[3]~latch } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.666 ns" { comp_unite[0]~latch {} comp_unite[0]~head_lut {} comp_unite[1]~head_lut {} comp_unite[2]~head_lut {} LessThan1~1 {} comp_unite~19 {} comp_unite[3]~latch {} } { 0.000ns 0.000ns 0.000ns 0.000ns 0.327ns 0.000ns 0.296ns } { 0.000ns 0.481ns 1.695ns 1.784ns 0.177ns 0.728ns 0.178ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.025 ns" { H une_sec une_sec~clkctrl comp_unite[3]~latch } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.025 ns" { H {} H~combout {} une_sec {} une_sec~clkctrl {} comp_unite[3]~latch {} } { 0.000ns 0.000ns 1.058ns 1.368ns 1.372ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.322ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.886 ns" { H une_sec une_sec~clkctrl comp_unite[0]~latch } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.886 ns" { H {} H~combout {} une_sec {} une_sec~clkctrl {} comp_unite[0]~latch {} } { 0.000ns 0.000ns 1.058ns 1.368ns 1.377ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.178ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "Ve register comp_unite\[0\]~_emulated register comp_millier\[0\] 114.0 MHz 8.772 ns Internal " "Info: Clock \"Ve\" has Internal fmax of 114.0 MHz between source register \"comp_unite\[0\]~_emulated\" and destination register \"comp_millier\[0\]\" (period= 8.772 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.548 ns + Longest register register " "Info: + Longest register to register delay is 8.548 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns comp_unite\[0\]~_emulated 1 REG LCFF_X1_Y20_N29 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y20_N29; Fanout = 3; REG Node = 'comp_unite\[0\]~_emulated'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite[0]~_emulated } "NODE_NAME" } } { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.873 ns) 0.873 ns comp_unite\[0\]~head_lut 2 COMB LOOP LCCOMB_X1_Y20_N24 14 " "Info: 2: + IC(0.000 ns) + CELL(0.873 ns) = 0.873 ns; Loc. = LCCOMB_X1_Y20_N24; Fanout = 14; COMB LOOP Node = 'comp_unite\[0\]~head_lut'" { { "Info" "ITDB_PART_OF_SCC" "comp_unite\[0\]~head_lut LCCOMB_X1_Y20_N24 " "Info: Loc. = LCCOMB_X1_Y20_N24; Node \"comp_unite\[0\]~head_lut\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite[0]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "comp_unite~16 LCCOMB_X1_Y20_N2 " "Info: Loc. = LCCOMB_X1_Y20_N2; Node \"comp_unite~16\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite~16 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite[0]~head_lut } "NODE_NAME" } } { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 41 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite~16 } "NODE_NAME" } } { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 21 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.873 ns" { comp_unite[0]~_emulated comp_unite[0]~head_lut } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.695 ns) 2.568 ns comp_unite\[1\]~head_lut 3 COMB LOOP LCCOMB_X2_Y20_N24 10 " "Info: 3: + IC(0.000 ns) + CELL(1.695 ns) = 2.568 ns; Loc. = LCCOMB_X2_Y20_N24; Fanout = 10; COMB LOOP Node = 'comp_unite\[1\]~head_lut'" { { "Info" "ITDB_PART_OF_SCC" "comp_unite\[1\]~head_lut LCCOMB_X2_Y20_N24 " "Info: Loc. = LCCOMB_X2_Y20_N24; Node \"comp_unite\[1\]~head_lut\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite[1]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "comp_unite\[0\]~head_lut LCCOMB_X1_Y20_N24 " "Info: Loc. = LCCOMB_X1_Y20_N24; Node \"comp_unite\[0\]~head_lut\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite[0]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "comp_unite~17 LCCOMB_X1_Y20_N16 " "Info: Loc. = LCCOMB_X1_Y20_N16; Node \"comp_unite~17\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite~17 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "comp_unite~16 LCCOMB_X1_Y20_N2 " "Info: Loc. = LCCOMB_X1_Y20_N2; Node \"comp_unite~16\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite~16 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite[1]~head_lut } "NODE_NAME" } } { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 41 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite[0]~head_lut } "NODE_NAME" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite~17 } "NODE_NAME" } } { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 21 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite~16 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.695 ns" { comp_unite[0]~head_lut comp_unite[1]~head_lut } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.784 ns) 4.352 ns comp_unite\[2\]~head_lut 4 COMB LOOP LCCOMB_X2_Y20_N26 6 " "Info: 4: + IC(0.000 ns) + CELL(1.784 ns) = 4.352 ns; Loc. = LCCOMB_X2_Y20_N26; Fanout = 6; COMB LOOP Node = 'comp_unite\[2\]~head_lut'" { { "Info" "ITDB_PART_OF_SCC" "comp_unite\[1\]~head_lut LCCOMB_X2_Y20_N24 " "Info: Loc. = LCCOMB_X2_Y20_N24; Node \"comp_unite\[1\]~head_lut\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite[1]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "comp_unite\[0\]~head_lut LCCOMB_X1_Y20_N24 " "Info: Loc. = LCCOMB_X1_Y20_N24; Node \"comp_unite\[0\]~head_lut\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite[0]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "comp_unite~17 LCCOMB_X1_Y20_N16 " "Info: Loc. = LCCOMB_X1_Y20_N16; Node \"comp_unite~17\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite~17 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "comp_unite\[2\]~head_lut LCCOMB_X2_Y20_N26 " "Info: Loc. = LCCOMB_X2_Y20_N26; Node \"comp_unite\[2\]~head_lut\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite[2]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "comp_unite~18 LCCOMB_X1_Y20_N4 " "Info: Loc. = LCCOMB_X1_Y20_N4; Node \"comp_unite~18\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite~18 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "comp_unite~16 LCCOMB_X1_Y20_N2 " "Info: Loc. = LCCOMB_X1_Y20_N2; Node \"comp_unite~16\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite~16 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite[1]~head_lut } "NODE_NAME" } } { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 41 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite[0]~head_lut } "NODE_NAME" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite~17 } "NODE_NAME" } } { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 21 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite[2]~head_lut } "NODE_NAME" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite~18 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite~16 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.784 ns" { comp_unite[1]~head_lut comp_unite[2]~head_lut } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.327 ns) + CELL(0.177 ns) 4.856 ns LessThan1~1 5 COMB LCCOMB_X2_Y20_N18 9 " "Info: 5: + IC(0.327 ns) + CELL(0.177 ns) = 4.856 ns; Loc. = LCCOMB_X2_Y20_N18; Fanout = 9; COMB Node = 'LessThan1~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.504 ns" { comp_unite[2]~head_lut LessThan1~1 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1509 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.583 ns) 6.439 ns comp_unite\[3\]~head_lut 6 COMB LOOP LCCOMB_X2_Y20_N12 9 " "Info: 6: + IC(0.000 ns) + CELL(1.583 ns) = 6.439 ns; Loc. = LCCOMB_X2_Y20_N12; Fanout = 9; COMB LOOP Node = 'comp_unite\[3\]~head_lut'" { { "Info" "ITDB_PART_OF_SCC" "comp_unite\[3\]~head_lut LCCOMB_X2_Y20_N12 " "Info: Loc. = LCCOMB_X2_Y20_N12; Node \"comp_unite\[3\]~head_lut\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite[3]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "comp_unite~19 LCCOMB_X1_Y20_N0 " "Info: Loc. = LCCOMB_X1_Y20_N0; Node \"comp_unite~19\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite~19 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite[3]~head_lut } "NODE_NAME" } } { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 41 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite~19 } "NODE_NAME" } } { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 21 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.583 ns" { LessThan1~1 comp_unite[3]~head_lut } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.178 ns) 6.960 ns comp_millier\[0\]~13 7 COMB LCCOMB_X2_Y20_N22 4 " "Info: 7: + IC(0.343 ns) + CELL(0.178 ns) = 6.960 ns; Loc. = LCCOMB_X2_Y20_N22; Fanout = 4; COMB Node = 'comp_millier\[0\]~13'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.521 ns" { comp_unite[3]~head_lut comp_millier[0]~13 } "NODE_NAME" } } { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.830 ns) + CELL(0.758 ns) 8.548 ns comp_millier\[0\] 8 REG LCFF_X1_Y22_N1 5 " "Info: 8: + IC(0.830 ns) + CELL(0.758 ns) = 8.548 ns; Loc. = LCFF_X1_Y22_N1; Fanout = 5; REG Node = 'comp_millier\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.588 ns" { comp_millier[0]~13 comp_millier[0] } "NODE_NAME" } } { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.048 ns ( 82.45 % ) " "Info: Total cell delay = 7.048 ns ( 82.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.500 ns ( 17.55 % ) " "Info: Total interconnect delay = 1.500 ns ( 17.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.548 ns" { comp_unite[0]~_emulated comp_unite[0]~head_lut comp_unite[1]~head_lut comp_unite[2]~head_lut LessThan1~1 comp_unite[3]~head_lut comp_millier[0]~13 comp_millier[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.548 ns" { comp_unite[0]~_emulated {} comp_unite[0]~head_lut {} comp_unite[1]~head_lut {} comp_unite[2]~head_lut {} LessThan1~1 {} comp_unite[3]~head_lut {} comp_millier[0]~13 {} comp_millier[0] {} } { 0.000ns 0.000ns 0.000ns 0.000ns 0.327ns 0.000ns 0.343ns 0.830ns } { 0.000ns 0.873ns 1.695ns 1.784ns 0.177ns 1.583ns 0.178ns 0.758ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.015 ns - Smallest " "Info: - Smallest clock skew is 0.015 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Ve destination 2.850 ns + Shortest register " "Info: + Shortest clock path from clock \"Ve\" to destination register is 2.850 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns Ve 1 CLK PIN_M1 13 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 13; CLK Node = 'Ve'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Ve } "NODE_NAME" } } { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns Ve~clkctrl 2 COMB CLKCTRL_G3 16 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 16; COMB Node = 'Ve~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { Ve Ve~clkctrl } "NODE_NAME" } } { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.984 ns) + CELL(0.602 ns) 2.850 ns comp_millier\[0\] 3 REG LCFF_X1_Y22_N1 5 " "Info: 3: + IC(0.984 ns) + CELL(0.602 ns) = 2.850 ns; Loc. = LCFF_X1_Y22_N1; Fanout = 5; REG Node = 'comp_millier\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.586 ns" { Ve~clkctrl comp_millier[0] } "NODE_NAME" } } { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.12 % ) " "Info: Total cell delay = 1.628 ns ( 57.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.222 ns ( 42.88 % ) " "Info: Total interconnect delay = 1.222 ns ( 42.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.850 ns" { Ve Ve~clkctrl comp_millier[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.850 ns" { Ve {} Ve~combout {} Ve~clkctrl {} comp_millier[0] {} } { 0.000ns 0.000ns 0.238ns 0.984ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Ve source 2.835 ns - Longest register " "Info: - Longest clock path from clock \"Ve\" to source register is 2.835 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns Ve 1 CLK PIN_M1 13 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 13; CLK Node = 'Ve'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Ve } "NODE_NAME" } } { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns Ve~clkctrl 2 COMB CLKCTRL_G3 16 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 16; COMB Node = 'Ve~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { Ve Ve~clkctrl } "NODE_NAME" } } { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.969 ns) + CELL(0.602 ns) 2.835 ns comp_unite\[0\]~_emulated 3 REG LCFF_X1_Y20_N29 3 " "Info: 3: + IC(0.969 ns) + CELL(0.602 ns) = 2.835 ns; Loc. = LCFF_X1_Y20_N29; Fanout = 3; REG Node = 'comp_unite\[0\]~_emulated'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.571 ns" { Ve~clkctrl comp_unite[0]~_emulated } "NODE_NAME" } } { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.43 % ) " "Info: Total cell delay = 1.628 ns ( 57.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.207 ns ( 42.57 % ) " "Info: Total interconnect delay = 1.207 ns ( 42.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.835 ns" { Ve Ve~clkctrl comp_unite[0]~_emulated } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.835 ns" { Ve {} Ve~combout {} Ve~clkctrl {} comp_unite[0]~_emulated {} } { 0.000ns 0.000ns 0.238ns 0.969ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.850 ns" { Ve Ve~clkctrl comp_millier[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.850 ns" { Ve {} Ve~combout {} Ve~clkctrl {} comp_millier[0] {} } { 0.000ns 0.000ns 0.238ns 0.984ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.835 ns" { Ve Ve~clkctrl comp_unite[0]~_emulated } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.835 ns" { Ve {} Ve~combout {} Ve~clkctrl {} comp_unite[0]~_emulated {} } { 0.000ns 0.000ns 0.238ns 0.969ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 41 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 41 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.548 ns" { comp_unite[0]~_emulated comp_unite[0]~head_lut comp_unite[1]~head_lut comp_unite[2]~head_lut LessThan1~1 comp_unite[3]~head_lut comp_millier[0]~13 comp_millier[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.548 ns" { comp_unite[0]~_emulated {} comp_unite[0]~head_lut {} comp_unite[1]~head_lut {} comp_unite[2]~head_lut {} LessThan1~1 {} comp_unite[3]~head_lut {} comp_millier[0]~13 {} comp_millier[0] {} } { 0.000ns 0.000ns 0.000ns 0.000ns 0.327ns 0.000ns 0.343ns 0.830ns } { 0.000ns 0.873ns 1.695ns 1.784ns 0.177ns 1.583ns 0.178ns 0.758ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.850 ns" { Ve Ve~clkctrl comp_millier[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.850 ns" { Ve {} Ve~combout {} Ve~clkctrl {} comp_millier[0] {} } { 0.000ns 0.000ns 0.238ns 0.984ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.835 ns" { Ve Ve~clkctrl comp_unite[0]~_emulated } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.835 ns" { Ve {} Ve~combout {} Ve~clkctrl {} comp_unite[0]~_emulated {} } { 0.000ns 0.000ns 0.238ns 0.969ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "H 3 " "Warning: Circuit may not operate. Detected 3 non-operational path(s) clocked by clock \"H\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "une_sec comp_unite\[3\]~latch H 966 ps " "Info: Found hold time violation between source  pin or register \"une_sec\" and destination pin or register \"comp_unite\[3\]~latch\" for clock \"H\" (Hold time is 966 ps)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "3.339 ns + Largest " "Info: + Largest clock skew is 3.339 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "H destination 6.025 ns + Longest register " "Info: + Longest clock path from clock \"H\" to destination register is 6.025 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns H 1 CLK PIN_M2 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M2; Fanout = 2; CLK Node = 'H'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { H } "NODE_NAME" } } { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.058 ns) + CELL(0.879 ns) 2.963 ns une_sec 2 REG LCFF_X1_Y20_N15 14 " "Info: 2: + IC(1.058 ns) + CELL(0.879 ns) = 2.963 ns; Loc. = LCFF_X1_Y20_N15; Fanout = 14; REG Node = 'une_sec'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.937 ns" { H une_sec } "NODE_NAME" } } { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.368 ns) + CELL(0.000 ns) 4.331 ns une_sec~clkctrl 3 COMB CLKCTRL_G2 20 " "Info: 3: + IC(1.368 ns) + CELL(0.000 ns) = 4.331 ns; Loc. = CLKCTRL_G2; Fanout = 20; COMB Node = 'une_sec~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.368 ns" { une_sec une_sec~clkctrl } "NODE_NAME" } } { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.372 ns) + CELL(0.322 ns) 6.025 ns comp_unite\[3\]~latch 4 REG LCCOMB_X1_Y20_N20 4 " "Info: 4: + IC(1.372 ns) + CELL(0.322 ns) = 6.025 ns; Loc. = LCCOMB_X1_Y20_N20; Fanout = 4; REG Node = 'comp_unite\[3\]~latch'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.694 ns" { une_sec~clkctrl comp_unite[3]~latch } "NODE_NAME" } } { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.227 ns ( 36.96 % ) " "Info: Total cell delay = 2.227 ns ( 36.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.798 ns ( 63.04 % ) " "Info: Total interconnect delay = 3.798 ns ( 63.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.025 ns" { H une_sec une_sec~clkctrl comp_unite[3]~latch } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.025 ns" { H {} H~combout {} une_sec {} une_sec~clkctrl {} comp_unite[3]~latch {} } { 0.000ns 0.000ns 1.058ns 1.368ns 1.372ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.322ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "H source 2.686 ns - Shortest register " "Info: - Shortest clock path from clock \"H\" to source register is 2.686 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns H 1 CLK PIN_M2 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M2; Fanout = 2; CLK Node = 'H'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { H } "NODE_NAME" } } { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.058 ns) + CELL(0.602 ns) 2.686 ns une_sec 2 REG LCFF_X1_Y20_N15 14 " "Info: 2: + IC(1.058 ns) + CELL(0.602 ns) = 2.686 ns; Loc. = LCFF_X1_Y20_N15; Fanout = 14; REG Node = 'une_sec'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.660 ns" { H une_sec } "NODE_NAME" } } { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 60.61 % ) " "Info: Total cell delay = 1.628 ns ( 60.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.058 ns ( 39.39 % ) " "Info: Total interconnect delay = 1.058 ns ( 39.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.686 ns" { H une_sec } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.686 ns" { H {} H~combout {} une_sec {} } { 0.000ns 0.000ns 1.058ns } { 0.000ns 1.026ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.025 ns" { H une_sec une_sec~clkctrl comp_unite[3]~latch } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.025 ns" { H {} H~combout {} une_sec {} une_sec~clkctrl {} comp_unite[3]~latch {} } { 0.000ns 0.000ns 1.058ns 1.368ns 1.372ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.322ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.686 ns" { H une_sec } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.686 ns" { H {} H~combout {} une_sec {} } { 0.000ns 0.000ns 1.058ns } { 0.000ns 1.026ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns - " "Info: - Micro clock to output delay of source is 0.277 ns" {  } { { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 26 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.096 ns - Shortest register register " "Info: - Shortest register to register delay is 2.096 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns une_sec 1 REG LCFF_X1_Y20_N15 14 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y20_N15; Fanout = 14; REG Node = 'une_sec'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { une_sec } "NODE_NAME" } } { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.622 ns) 1.622 ns comp_unite~19 2 COMB LOOP LCCOMB_X1_Y20_N0 2 " "Info: 2: + IC(0.000 ns) + CELL(1.622 ns) = 1.622 ns; Loc. = LCCOMB_X1_Y20_N0; Fanout = 2; COMB LOOP Node = 'comp_unite~19'" { { "Info" "ITDB_PART_OF_SCC" "comp_unite\[3\]~head_lut LCCOMB_X2_Y20_N12 " "Info: Loc. = LCCOMB_X2_Y20_N12; Node \"comp_unite\[3\]~head_lut\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite[3]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "comp_unite~19 LCCOMB_X1_Y20_N0 " "Info: Loc. = LCCOMB_X1_Y20_N0; Node \"comp_unite~19\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite~19 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite[3]~head_lut } "NODE_NAME" } } { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 41 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite~19 } "NODE_NAME" } } { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 21 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.622 ns" { une_sec comp_unite~19 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.296 ns) + CELL(0.178 ns) 2.096 ns comp_unite\[3\]~latch 3 REG LCCOMB_X1_Y20_N20 4 " "Info: 3: + IC(0.296 ns) + CELL(0.178 ns) = 2.096 ns; Loc. = LCCOMB_X1_Y20_N20; Fanout = 4; REG Node = 'comp_unite\[3\]~latch'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.474 ns" { comp_unite~19 comp_unite[3]~latch } "NODE_NAME" } } { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.800 ns ( 85.88 % ) " "Info: Total cell delay = 1.800 ns ( 85.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.296 ns ( 14.12 % ) " "Info: Total interconnect delay = 0.296 ns ( 14.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.096 ns" { une_sec comp_unite~19 comp_unite[3]~latch } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.096 ns" { une_sec {} comp_unite~19 {} comp_unite[3]~latch {} } { 0.000ns 0.000ns 0.296ns } { 0.000ns 1.622ns 0.178ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 41 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.025 ns" { H une_sec une_sec~clkctrl comp_unite[3]~latch } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.025 ns" { H {} H~combout {} une_sec {} une_sec~clkctrl {} comp_unite[3]~latch {} } { 0.000ns 0.000ns 1.058ns 1.368ns 1.372ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.322ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.686 ns" { H une_sec } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.686 ns" { H {} H~combout {} une_sec {} } { 0.000ns 0.000ns 1.058ns } { 0.000ns 1.026ns 0.602ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.096 ns" { une_sec comp_unite~19 comp_unite[3]~latch } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.096 ns" { une_sec {} comp_unite~19 {} comp_unite[3]~latch {} } { 0.000ns 0.000ns 0.296ns } { 0.000ns 1.622ns 0.178ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "comp_millier\[0\] Ve Ve 8.594 ns register " "Info: tsu for register \"comp_millier\[0\]\" (data pin = \"Ve\", clock pin = \"Ve\") is 8.594 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.482 ns + Longest pin register " "Info: + Longest pin to register delay is 11.482 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns Ve 1 CLK PIN_M1 13 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 13; CLK Node = 'Ve'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Ve } "NODE_NAME" } } { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.781 ns) 3.807 ns comp_unite\[0\]~head_lut 2 COMB LOOP LCCOMB_X1_Y20_N24 14 " "Info: 2: + IC(0.000 ns) + CELL(2.781 ns) = 3.807 ns; Loc. = LCCOMB_X1_Y20_N24; Fanout = 14; COMB LOOP Node = 'comp_unite\[0\]~head_lut'" { { "Info" "ITDB_PART_OF_SCC" "comp_unite\[0\]~head_lut LCCOMB_X1_Y20_N24 " "Info: Loc. = LCCOMB_X1_Y20_N24; Node \"comp_unite\[0\]~head_lut\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite[0]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "comp_unite~16 LCCOMB_X1_Y20_N2 " "Info: Loc. = LCCOMB_X1_Y20_N2; Node \"comp_unite~16\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite~16 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite[0]~head_lut } "NODE_NAME" } } { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 41 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite~16 } "NODE_NAME" } } { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 21 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.781 ns" { Ve comp_unite[0]~head_lut } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.695 ns) 5.502 ns comp_unite\[1\]~head_lut 3 COMB LOOP LCCOMB_X2_Y20_N24 10 " "Info: 3: + IC(0.000 ns) + CELL(1.695 ns) = 5.502 ns; Loc. = LCCOMB_X2_Y20_N24; Fanout = 10; COMB LOOP Node = 'comp_unite\[1\]~head_lut'" { { "Info" "ITDB_PART_OF_SCC" "comp_unite\[1\]~head_lut LCCOMB_X2_Y20_N24 " "Info: Loc. = LCCOMB_X2_Y20_N24; Node \"comp_unite\[1\]~head_lut\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite[1]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "comp_unite\[0\]~head_lut LCCOMB_X1_Y20_N24 " "Info: Loc. = LCCOMB_X1_Y20_N24; Node \"comp_unite\[0\]~head_lut\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite[0]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "comp_unite~17 LCCOMB_X1_Y20_N16 " "Info: Loc. = LCCOMB_X1_Y20_N16; Node \"comp_unite~17\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite~17 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "comp_unite~16 LCCOMB_X1_Y20_N2 " "Info: Loc. = LCCOMB_X1_Y20_N2; Node \"comp_unite~16\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite~16 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite[1]~head_lut } "NODE_NAME" } } { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 41 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite[0]~head_lut } "NODE_NAME" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite~17 } "NODE_NAME" } } { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 21 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite~16 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.695 ns" { comp_unite[0]~head_lut comp_unite[1]~head_lut } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.784 ns) 7.286 ns comp_unite\[2\]~head_lut 4 COMB LOOP LCCOMB_X2_Y20_N26 6 " "Info: 4: + IC(0.000 ns) + CELL(1.784 ns) = 7.286 ns; Loc. = LCCOMB_X2_Y20_N26; Fanout = 6; COMB LOOP Node = 'comp_unite\[2\]~head_lut'" { { "Info" "ITDB_PART_OF_SCC" "comp_unite\[1\]~head_lut LCCOMB_X2_Y20_N24 " "Info: Loc. = LCCOMB_X2_Y20_N24; Node \"comp_unite\[1\]~head_lut\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite[1]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "comp_unite\[0\]~head_lut LCCOMB_X1_Y20_N24 " "Info: Loc. = LCCOMB_X1_Y20_N24; Node \"comp_unite\[0\]~head_lut\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite[0]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "comp_unite~17 LCCOMB_X1_Y20_N16 " "Info: Loc. = LCCOMB_X1_Y20_N16; Node \"comp_unite~17\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite~17 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "comp_unite\[2\]~head_lut LCCOMB_X2_Y20_N26 " "Info: Loc. = LCCOMB_X2_Y20_N26; Node \"comp_unite\[2\]~head_lut\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite[2]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "comp_unite~18 LCCOMB_X1_Y20_N4 " "Info: Loc. = LCCOMB_X1_Y20_N4; Node \"comp_unite~18\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite~18 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "comp_unite~16 LCCOMB_X1_Y20_N2 " "Info: Loc. = LCCOMB_X1_Y20_N2; Node \"comp_unite~16\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite~16 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite[1]~head_lut } "NODE_NAME" } } { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 41 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite[0]~head_lut } "NODE_NAME" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite~17 } "NODE_NAME" } } { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 21 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite[2]~head_lut } "NODE_NAME" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite~18 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite~16 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.784 ns" { comp_unite[1]~head_lut comp_unite[2]~head_lut } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.327 ns) + CELL(0.177 ns) 7.790 ns LessThan1~1 5 COMB LCCOMB_X2_Y20_N18 9 " "Info: 5: + IC(0.327 ns) + CELL(0.177 ns) = 7.790 ns; Loc. = LCCOMB_X2_Y20_N18; Fanout = 9; COMB Node = 'LessThan1~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.504 ns" { comp_unite[2]~head_lut LessThan1~1 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1509 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.583 ns) 9.373 ns comp_unite\[3\]~head_lut 6 COMB LOOP LCCOMB_X2_Y20_N12 9 " "Info: 6: + IC(0.000 ns) + CELL(1.583 ns) = 9.373 ns; Loc. = LCCOMB_X2_Y20_N12; Fanout = 9; COMB LOOP Node = 'comp_unite\[3\]~head_lut'" { { "Info" "ITDB_PART_OF_SCC" "comp_unite\[3\]~head_lut LCCOMB_X2_Y20_N12 " "Info: Loc. = LCCOMB_X2_Y20_N12; Node \"comp_unite\[3\]~head_lut\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite[3]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "comp_unite~19 LCCOMB_X1_Y20_N0 " "Info: Loc. = LCCOMB_X1_Y20_N0; Node \"comp_unite~19\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite~19 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite[3]~head_lut } "NODE_NAME" } } { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 41 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite~19 } "NODE_NAME" } } { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 21 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.583 ns" { LessThan1~1 comp_unite[3]~head_lut } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.178 ns) 9.894 ns comp_millier\[0\]~13 7 COMB LCCOMB_X2_Y20_N22 4 " "Info: 7: + IC(0.343 ns) + CELL(0.178 ns) = 9.894 ns; Loc. = LCCOMB_X2_Y20_N22; Fanout = 4; COMB Node = 'comp_millier\[0\]~13'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.521 ns" { comp_unite[3]~head_lut comp_millier[0]~13 } "NODE_NAME" } } { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.830 ns) + CELL(0.758 ns) 11.482 ns comp_millier\[0\] 8 REG LCFF_X1_Y22_N1 5 " "Info: 8: + IC(0.830 ns) + CELL(0.758 ns) = 11.482 ns; Loc. = LCFF_X1_Y22_N1; Fanout = 5; REG Node = 'comp_millier\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.588 ns" { comp_millier[0]~13 comp_millier[0] } "NODE_NAME" } } { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "9.982 ns ( 86.94 % ) " "Info: Total cell delay = 9.982 ns ( 86.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.500 ns ( 13.06 % ) " "Info: Total interconnect delay = 1.500 ns ( 13.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "11.482 ns" { Ve comp_unite[0]~head_lut comp_unite[1]~head_lut comp_unite[2]~head_lut LessThan1~1 comp_unite[3]~head_lut comp_millier[0]~13 comp_millier[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "11.482 ns" { Ve {} Ve~combout {} comp_unite[0]~head_lut {} comp_unite[1]~head_lut {} comp_unite[2]~head_lut {} LessThan1~1 {} comp_unite[3]~head_lut {} comp_millier[0]~13 {} comp_millier[0] {} } { 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.327ns 0.000ns 0.343ns 0.830ns } { 0.000ns 1.026ns 2.781ns 1.695ns 1.784ns 0.177ns 1.583ns 0.178ns 0.758ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 41 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Ve destination 2.850 ns - Shortest register " "Info: - Shortest clock path from clock \"Ve\" to destination register is 2.850 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns Ve 1 CLK PIN_M1 13 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 13; CLK Node = 'Ve'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Ve } "NODE_NAME" } } { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns Ve~clkctrl 2 COMB CLKCTRL_G3 16 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 16; COMB Node = 'Ve~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { Ve Ve~clkctrl } "NODE_NAME" } } { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.984 ns) + CELL(0.602 ns) 2.850 ns comp_millier\[0\] 3 REG LCFF_X1_Y22_N1 5 " "Info: 3: + IC(0.984 ns) + CELL(0.602 ns) = 2.850 ns; Loc. = LCFF_X1_Y22_N1; Fanout = 5; REG Node = 'comp_millier\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.586 ns" { Ve~clkctrl comp_millier[0] } "NODE_NAME" } } { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.12 % ) " "Info: Total cell delay = 1.628 ns ( 57.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.222 ns ( 42.88 % ) " "Info: Total interconnect delay = 1.222 ns ( 42.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.850 ns" { Ve Ve~clkctrl comp_millier[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.850 ns" { Ve {} Ve~combout {} Ve~clkctrl {} comp_millier[0] {} } { 0.000ns 0.000ns 0.238ns 0.984ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "11.482 ns" { Ve comp_unite[0]~head_lut comp_unite[1]~head_lut comp_unite[2]~head_lut LessThan1~1 comp_unite[3]~head_lut comp_millier[0]~13 comp_millier[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "11.482 ns" { Ve {} Ve~combout {} comp_unite[0]~head_lut {} comp_unite[1]~head_lut {} comp_unite[2]~head_lut {} LessThan1~1 {} comp_unite[3]~head_lut {} comp_millier[0]~13 {} comp_millier[0] {} } { 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.327ns 0.000ns 0.343ns 0.830ns } { 0.000ns 1.026ns 2.781ns 1.695ns 1.784ns 0.177ns 1.583ns 0.178ns 0.758ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.850 ns" { Ve Ve~clkctrl comp_millier[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.850 ns" { Ve {} Ve~combout {} Ve~clkctrl {} comp_millier[0] {} } { 0.000ns 0.000ns 0.238ns 0.984ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "H unite\[3\] comp_unite\[0\]~latch 15.630 ns register " "Info: tco from clock \"H\" to destination pin \"unite\[3\]\" through register \"comp_unite\[0\]~latch\" is 15.630 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "H source 5.886 ns + Longest register " "Info: + Longest clock path from clock \"H\" to source register is 5.886 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns H 1 CLK PIN_M2 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M2; Fanout = 2; CLK Node = 'H'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { H } "NODE_NAME" } } { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.058 ns) + CELL(0.879 ns) 2.963 ns une_sec 2 REG LCFF_X1_Y20_N15 14 " "Info: 2: + IC(1.058 ns) + CELL(0.879 ns) = 2.963 ns; Loc. = LCFF_X1_Y20_N15; Fanout = 14; REG Node = 'une_sec'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.937 ns" { H une_sec } "NODE_NAME" } } { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.368 ns) + CELL(0.000 ns) 4.331 ns une_sec~clkctrl 3 COMB CLKCTRL_G2 20 " "Info: 3: + IC(1.368 ns) + CELL(0.000 ns) = 4.331 ns; Loc. = CLKCTRL_G2; Fanout = 20; COMB Node = 'une_sec~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.368 ns" { une_sec une_sec~clkctrl } "NODE_NAME" } } { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.377 ns) + CELL(0.178 ns) 5.886 ns comp_unite\[0\]~latch 4 REG LCCOMB_X1_Y20_N10 4 " "Info: 4: + IC(1.377 ns) + CELL(0.178 ns) = 5.886 ns; Loc. = LCCOMB_X1_Y20_N10; Fanout = 4; REG Node = 'comp_unite\[0\]~latch'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.555 ns" { une_sec~clkctrl comp_unite[0]~latch } "NODE_NAME" } } { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.083 ns ( 35.39 % ) " "Info: Total cell delay = 2.083 ns ( 35.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.803 ns ( 64.61 % ) " "Info: Total interconnect delay = 3.803 ns ( 64.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.886 ns" { H une_sec une_sec~clkctrl comp_unite[0]~latch } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.886 ns" { H {} H~combout {} une_sec {} une_sec~clkctrl {} comp_unite[0]~latch {} } { 0.000ns 0.000ns 1.058ns 1.368ns 1.377ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.178ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 41 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.744 ns + Longest register pin " "Info: + Longest register to pin delay is 9.744 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns comp_unite\[0\]~latch 1 REG LCCOMB_X1_Y20_N10 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X1_Y20_N10; Fanout = 4; REG Node = 'comp_unite\[0\]~latch'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite[0]~latch } "NODE_NAME" } } { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.481 ns) 0.481 ns comp_unite\[0\]~head_lut 2 COMB LOOP LCCOMB_X1_Y20_N24 14 " "Info: 2: + IC(0.000 ns) + CELL(0.481 ns) = 0.481 ns; Loc. = LCCOMB_X1_Y20_N24; Fanout = 14; COMB LOOP Node = 'comp_unite\[0\]~head_lut'" { { "Info" "ITDB_PART_OF_SCC" "comp_unite\[0\]~head_lut LCCOMB_X1_Y20_N24 " "Info: Loc. = LCCOMB_X1_Y20_N24; Node \"comp_unite\[0\]~head_lut\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite[0]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "comp_unite~16 LCCOMB_X1_Y20_N2 " "Info: Loc. = LCCOMB_X1_Y20_N2; Node \"comp_unite~16\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite~16 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite[0]~head_lut } "NODE_NAME" } } { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 41 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite~16 } "NODE_NAME" } } { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 21 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.481 ns" { comp_unite[0]~latch comp_unite[0]~head_lut } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.695 ns) 2.176 ns comp_unite\[1\]~head_lut 3 COMB LOOP LCCOMB_X2_Y20_N24 10 " "Info: 3: + IC(0.000 ns) + CELL(1.695 ns) = 2.176 ns; Loc. = LCCOMB_X2_Y20_N24; Fanout = 10; COMB LOOP Node = 'comp_unite\[1\]~head_lut'" { { "Info" "ITDB_PART_OF_SCC" "comp_unite\[1\]~head_lut LCCOMB_X2_Y20_N24 " "Info: Loc. = LCCOMB_X2_Y20_N24; Node \"comp_unite\[1\]~head_lut\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite[1]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "comp_unite\[0\]~head_lut LCCOMB_X1_Y20_N24 " "Info: Loc. = LCCOMB_X1_Y20_N24; Node \"comp_unite\[0\]~head_lut\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite[0]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "comp_unite~17 LCCOMB_X1_Y20_N16 " "Info: Loc. = LCCOMB_X1_Y20_N16; Node \"comp_unite~17\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite~17 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "comp_unite~16 LCCOMB_X1_Y20_N2 " "Info: Loc. = LCCOMB_X1_Y20_N2; Node \"comp_unite~16\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite~16 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite[1]~head_lut } "NODE_NAME" } } { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 41 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite[0]~head_lut } "NODE_NAME" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite~17 } "NODE_NAME" } } { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 21 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite~16 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.695 ns" { comp_unite[0]~head_lut comp_unite[1]~head_lut } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.784 ns) 3.960 ns comp_unite\[2\]~head_lut 4 COMB LOOP LCCOMB_X2_Y20_N26 6 " "Info: 4: + IC(0.000 ns) + CELL(1.784 ns) = 3.960 ns; Loc. = LCCOMB_X2_Y20_N26; Fanout = 6; COMB LOOP Node = 'comp_unite\[2\]~head_lut'" { { "Info" "ITDB_PART_OF_SCC" "comp_unite\[1\]~head_lut LCCOMB_X2_Y20_N24 " "Info: Loc. = LCCOMB_X2_Y20_N24; Node \"comp_unite\[1\]~head_lut\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite[1]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "comp_unite\[0\]~head_lut LCCOMB_X1_Y20_N24 " "Info: Loc. = LCCOMB_X1_Y20_N24; Node \"comp_unite\[0\]~head_lut\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite[0]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "comp_unite~17 LCCOMB_X1_Y20_N16 " "Info: Loc. = LCCOMB_X1_Y20_N16; Node \"comp_unite~17\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite~17 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "comp_unite\[2\]~head_lut LCCOMB_X2_Y20_N26 " "Info: Loc. = LCCOMB_X2_Y20_N26; Node \"comp_unite\[2\]~head_lut\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite[2]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "comp_unite~18 LCCOMB_X1_Y20_N4 " "Info: Loc. = LCCOMB_X1_Y20_N4; Node \"comp_unite~18\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite~18 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "comp_unite~16 LCCOMB_X1_Y20_N2 " "Info: Loc. = LCCOMB_X1_Y20_N2; Node \"comp_unite~16\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite~16 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite[1]~head_lut } "NODE_NAME" } } { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 41 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite[0]~head_lut } "NODE_NAME" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite~17 } "NODE_NAME" } } { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 21 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite[2]~head_lut } "NODE_NAME" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite~18 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite~16 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.784 ns" { comp_unite[1]~head_lut comp_unite[2]~head_lut } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.327 ns) + CELL(0.177 ns) 4.464 ns LessThan1~1 5 COMB LCCOMB_X2_Y20_N18 9 " "Info: 5: + IC(0.327 ns) + CELL(0.177 ns) = 4.464 ns; Loc. = LCCOMB_X2_Y20_N18; Fanout = 9; COMB Node = 'LessThan1~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.504 ns" { comp_unite[2]~head_lut LessThan1~1 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1509 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.583 ns) 6.047 ns comp_unite\[3\]~head_lut 6 COMB LOOP LCCOMB_X2_Y20_N12 9 " "Info: 6: + IC(0.000 ns) + CELL(1.583 ns) = 6.047 ns; Loc. = LCCOMB_X2_Y20_N12; Fanout = 9; COMB LOOP Node = 'comp_unite\[3\]~head_lut'" { { "Info" "ITDB_PART_OF_SCC" "comp_unite\[3\]~head_lut LCCOMB_X2_Y20_N12 " "Info: Loc. = LCCOMB_X2_Y20_N12; Node \"comp_unite\[3\]~head_lut\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite[3]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "comp_unite~19 LCCOMB_X1_Y20_N0 " "Info: Loc. = LCCOMB_X1_Y20_N0; Node \"comp_unite~19\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite~19 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite[3]~head_lut } "NODE_NAME" } } { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 41 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite~19 } "NODE_NAME" } } { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 21 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.583 ns" { LessThan1~1 comp_unite[3]~head_lut } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.837 ns) + CELL(2.860 ns) 9.744 ns unite\[3\] 7 PIN PIN_E1 0 " "Info: 7: + IC(0.837 ns) + CELL(2.860 ns) = 9.744 ns; Loc. = PIN_E1; Fanout = 0; PIN Node = 'unite\[3\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.697 ns" { comp_unite[3]~head_lut unite[3] } "NODE_NAME" } } { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.580 ns ( 88.05 % ) " "Info: Total cell delay = 8.580 ns ( 88.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.164 ns ( 11.95 % ) " "Info: Total interconnect delay = 1.164 ns ( 11.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.744 ns" { comp_unite[0]~latch comp_unite[0]~head_lut comp_unite[1]~head_lut comp_unite[2]~head_lut LessThan1~1 comp_unite[3]~head_lut unite[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "9.744 ns" { comp_unite[0]~latch {} comp_unite[0]~head_lut {} comp_unite[1]~head_lut {} comp_unite[2]~head_lut {} LessThan1~1 {} comp_unite[3]~head_lut {} unite[3] {} } { 0.000ns 0.000ns 0.000ns 0.000ns 0.327ns 0.000ns 0.837ns } { 0.000ns 0.481ns 1.695ns 1.784ns 0.177ns 1.583ns 2.860ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.886 ns" { H une_sec une_sec~clkctrl comp_unite[0]~latch } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.886 ns" { H {} H~combout {} une_sec {} une_sec~clkctrl {} comp_unite[0]~latch {} } { 0.000ns 0.000ns 1.058ns 1.368ns 1.377ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.178ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.744 ns" { comp_unite[0]~latch comp_unite[0]~head_lut comp_unite[1]~head_lut comp_unite[2]~head_lut LessThan1~1 comp_unite[3]~head_lut unite[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "9.744 ns" { comp_unite[0]~latch {} comp_unite[0]~head_lut {} comp_unite[1]~head_lut {} comp_unite[2]~head_lut {} LessThan1~1 {} comp_unite[3]~head_lut {} unite[3] {} } { 0.000ns 0.000ns 0.000ns 0.000ns 0.327ns 0.000ns 0.837ns } { 0.000ns 0.481ns 1.695ns 1.784ns 0.177ns 1.583ns 2.860ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "Ve unite\[3\] 13.070 ns Longest " "Info: Longest tpd from source pin \"Ve\" to destination pin \"unite\[3\]\" is 13.070 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns Ve 1 CLK PIN_M1 13 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 13; CLK Node = 'Ve'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Ve } "NODE_NAME" } } { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.781 ns) 3.807 ns comp_unite\[0\]~head_lut 2 COMB LOOP LCCOMB_X1_Y20_N24 14 " "Info: 2: + IC(0.000 ns) + CELL(2.781 ns) = 3.807 ns; Loc. = LCCOMB_X1_Y20_N24; Fanout = 14; COMB LOOP Node = 'comp_unite\[0\]~head_lut'" { { "Info" "ITDB_PART_OF_SCC" "comp_unite\[0\]~head_lut LCCOMB_X1_Y20_N24 " "Info: Loc. = LCCOMB_X1_Y20_N24; Node \"comp_unite\[0\]~head_lut\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite[0]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "comp_unite~16 LCCOMB_X1_Y20_N2 " "Info: Loc. = LCCOMB_X1_Y20_N2; Node \"comp_unite~16\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite~16 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite[0]~head_lut } "NODE_NAME" } } { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 41 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite~16 } "NODE_NAME" } } { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 21 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.781 ns" { Ve comp_unite[0]~head_lut } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.695 ns) 5.502 ns comp_unite\[1\]~head_lut 3 COMB LOOP LCCOMB_X2_Y20_N24 10 " "Info: 3: + IC(0.000 ns) + CELL(1.695 ns) = 5.502 ns; Loc. = LCCOMB_X2_Y20_N24; Fanout = 10; COMB LOOP Node = 'comp_unite\[1\]~head_lut'" { { "Info" "ITDB_PART_OF_SCC" "comp_unite\[1\]~head_lut LCCOMB_X2_Y20_N24 " "Info: Loc. = LCCOMB_X2_Y20_N24; Node \"comp_unite\[1\]~head_lut\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite[1]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "comp_unite\[0\]~head_lut LCCOMB_X1_Y20_N24 " "Info: Loc. = LCCOMB_X1_Y20_N24; Node \"comp_unite\[0\]~head_lut\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite[0]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "comp_unite~17 LCCOMB_X1_Y20_N16 " "Info: Loc. = LCCOMB_X1_Y20_N16; Node \"comp_unite~17\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite~17 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "comp_unite~16 LCCOMB_X1_Y20_N2 " "Info: Loc. = LCCOMB_X1_Y20_N2; Node \"comp_unite~16\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite~16 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite[1]~head_lut } "NODE_NAME" } } { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 41 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite[0]~head_lut } "NODE_NAME" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite~17 } "NODE_NAME" } } { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 21 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite~16 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.695 ns" { comp_unite[0]~head_lut comp_unite[1]~head_lut } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.784 ns) 7.286 ns comp_unite\[2\]~head_lut 4 COMB LOOP LCCOMB_X2_Y20_N26 6 " "Info: 4: + IC(0.000 ns) + CELL(1.784 ns) = 7.286 ns; Loc. = LCCOMB_X2_Y20_N26; Fanout = 6; COMB LOOP Node = 'comp_unite\[2\]~head_lut'" { { "Info" "ITDB_PART_OF_SCC" "comp_unite\[1\]~head_lut LCCOMB_X2_Y20_N24 " "Info: Loc. = LCCOMB_X2_Y20_N24; Node \"comp_unite\[1\]~head_lut\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite[1]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "comp_unite\[0\]~head_lut LCCOMB_X1_Y20_N24 " "Info: Loc. = LCCOMB_X1_Y20_N24; Node \"comp_unite\[0\]~head_lut\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite[0]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "comp_unite~17 LCCOMB_X1_Y20_N16 " "Info: Loc. = LCCOMB_X1_Y20_N16; Node \"comp_unite~17\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite~17 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "comp_unite\[2\]~head_lut LCCOMB_X2_Y20_N26 " "Info: Loc. = LCCOMB_X2_Y20_N26; Node \"comp_unite\[2\]~head_lut\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite[2]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "comp_unite~18 LCCOMB_X1_Y20_N4 " "Info: Loc. = LCCOMB_X1_Y20_N4; Node \"comp_unite~18\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite~18 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "comp_unite~16 LCCOMB_X1_Y20_N2 " "Info: Loc. = LCCOMB_X1_Y20_N2; Node \"comp_unite~16\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite~16 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite[1]~head_lut } "NODE_NAME" } } { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 41 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite[0]~head_lut } "NODE_NAME" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite~17 } "NODE_NAME" } } { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 21 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite[2]~head_lut } "NODE_NAME" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite~18 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite~16 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.784 ns" { comp_unite[1]~head_lut comp_unite[2]~head_lut } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.327 ns) + CELL(0.177 ns) 7.790 ns LessThan1~1 5 COMB LCCOMB_X2_Y20_N18 9 " "Info: 5: + IC(0.327 ns) + CELL(0.177 ns) = 7.790 ns; Loc. = LCCOMB_X2_Y20_N18; Fanout = 9; COMB Node = 'LessThan1~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.504 ns" { comp_unite[2]~head_lut LessThan1~1 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1509 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.583 ns) 9.373 ns comp_unite\[3\]~head_lut 6 COMB LOOP LCCOMB_X2_Y20_N12 9 " "Info: 6: + IC(0.000 ns) + CELL(1.583 ns) = 9.373 ns; Loc. = LCCOMB_X2_Y20_N12; Fanout = 9; COMB LOOP Node = 'comp_unite\[3\]~head_lut'" { { "Info" "ITDB_PART_OF_SCC" "comp_unite\[3\]~head_lut LCCOMB_X2_Y20_N12 " "Info: Loc. = LCCOMB_X2_Y20_N12; Node \"comp_unite\[3\]~head_lut\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite[3]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "comp_unite~19 LCCOMB_X1_Y20_N0 " "Info: Loc. = LCCOMB_X1_Y20_N0; Node \"comp_unite~19\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite~19 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite[3]~head_lut } "NODE_NAME" } } { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 41 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite~19 } "NODE_NAME" } } { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 21 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.583 ns" { LessThan1~1 comp_unite[3]~head_lut } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.837 ns) + CELL(2.860 ns) 13.070 ns unite\[3\] 7 PIN PIN_E1 0 " "Info: 7: + IC(0.837 ns) + CELL(2.860 ns) = 13.070 ns; Loc. = PIN_E1; Fanout = 0; PIN Node = 'unite\[3\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.697 ns" { comp_unite[3]~head_lut unite[3] } "NODE_NAME" } } { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "11.906 ns ( 91.09 % ) " "Info: Total cell delay = 11.906 ns ( 91.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.164 ns ( 8.91 % ) " "Info: Total interconnect delay = 1.164 ns ( 8.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "13.070 ns" { Ve comp_unite[0]~head_lut comp_unite[1]~head_lut comp_unite[2]~head_lut LessThan1~1 comp_unite[3]~head_lut unite[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "13.070 ns" { Ve {} Ve~combout {} comp_unite[0]~head_lut {} comp_unite[1]~head_lut {} comp_unite[2]~head_lut {} LessThan1~1 {} comp_unite[3]~head_lut {} unite[3] {} } { 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.327ns 0.000ns 0.837ns } { 0.000ns 1.026ns 2.781ns 1.695ns 1.784ns 0.177ns 1.583ns 2.860ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "comp_unite\[3\]~latch Ve H 2.847 ns register " "Info: th for register \"comp_unite\[3\]~latch\" (data pin = \"Ve\", clock pin = \"H\") is 2.847 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "H destination 6.025 ns + Longest register " "Info: + Longest clock path from clock \"H\" to destination register is 6.025 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns H 1 CLK PIN_M2 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M2; Fanout = 2; CLK Node = 'H'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { H } "NODE_NAME" } } { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.058 ns) + CELL(0.879 ns) 2.963 ns une_sec 2 REG LCFF_X1_Y20_N15 14 " "Info: 2: + IC(1.058 ns) + CELL(0.879 ns) = 2.963 ns; Loc. = LCFF_X1_Y20_N15; Fanout = 14; REG Node = 'une_sec'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.937 ns" { H une_sec } "NODE_NAME" } } { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.368 ns) + CELL(0.000 ns) 4.331 ns une_sec~clkctrl 3 COMB CLKCTRL_G2 20 " "Info: 3: + IC(1.368 ns) + CELL(0.000 ns) = 4.331 ns; Loc. = CLKCTRL_G2; Fanout = 20; COMB Node = 'une_sec~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.368 ns" { une_sec une_sec~clkctrl } "NODE_NAME" } } { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.372 ns) + CELL(0.322 ns) 6.025 ns comp_unite\[3\]~latch 4 REG LCCOMB_X1_Y20_N20 4 " "Info: 4: + IC(1.372 ns) + CELL(0.322 ns) = 6.025 ns; Loc. = LCCOMB_X1_Y20_N20; Fanout = 4; REG Node = 'comp_unite\[3\]~latch'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.694 ns" { une_sec~clkctrl comp_unite[3]~latch } "NODE_NAME" } } { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.227 ns ( 36.96 % ) " "Info: Total cell delay = 2.227 ns ( 36.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.798 ns ( 63.04 % ) " "Info: Total interconnect delay = 3.798 ns ( 63.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.025 ns" { H une_sec une_sec~clkctrl comp_unite[3]~latch } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.025 ns" { H {} H~combout {} une_sec {} une_sec~clkctrl {} comp_unite[3]~latch {} } { 0.000ns 0.000ns 1.058ns 1.368ns 1.372ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.322ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 41 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.178 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.178 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns Ve 1 CLK PIN_M1 13 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 13; CLK Node = 'Ve'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Ve } "NODE_NAME" } } { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.678 ns) 2.704 ns comp_unite~19 2 COMB LOOP LCCOMB_X1_Y20_N0 2 " "Info: 2: + IC(0.000 ns) + CELL(1.678 ns) = 2.704 ns; Loc. = LCCOMB_X1_Y20_N0; Fanout = 2; COMB LOOP Node = 'comp_unite~19'" { { "Info" "ITDB_PART_OF_SCC" "comp_unite\[3\]~head_lut LCCOMB_X2_Y20_N12 " "Info: Loc. = LCCOMB_X2_Y20_N12; Node \"comp_unite\[3\]~head_lut\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite[3]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "comp_unite~19 LCCOMB_X1_Y20_N0 " "Info: Loc. = LCCOMB_X1_Y20_N0; Node \"comp_unite~19\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite~19 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite[3]~head_lut } "NODE_NAME" } } { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 41 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp_unite~19 } "NODE_NAME" } } { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 21 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.678 ns" { Ve comp_unite~19 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.296 ns) + CELL(0.178 ns) 3.178 ns comp_unite\[3\]~latch 3 REG LCCOMB_X1_Y20_N20 4 " "Info: 3: + IC(0.296 ns) + CELL(0.178 ns) = 3.178 ns; Loc. = LCCOMB_X1_Y20_N20; Fanout = 4; REG Node = 'comp_unite\[3\]~latch'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.474 ns" { comp_unite~19 comp_unite[3]~latch } "NODE_NAME" } } { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.882 ns ( 90.69 % ) " "Info: Total cell delay = 2.882 ns ( 90.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.296 ns ( 9.31 % ) " "Info: Total interconnect delay = 0.296 ns ( 9.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.178 ns" { Ve comp_unite~19 comp_unite[3]~latch } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.178 ns" { Ve {} Ve~combout {} comp_unite~19 {} comp_unite[3]~latch {} } { 0.000ns 0.000ns 0.000ns 0.296ns } { 0.000ns 1.026ns 1.678ns 0.178ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.025 ns" { H une_sec une_sec~clkctrl comp_unite[3]~latch } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.025 ns" { H {} H~combout {} une_sec {} une_sec~clkctrl {} comp_unite[3]~latch {} } { 0.000ns 0.000ns 1.058ns 1.368ns 1.372ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.322ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.178 ns" { Ve comp_unite~19 comp_unite[3]~latch } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.178 ns" { Ve {} Ve~combout {} comp_unite~19 {} comp_unite[3]~latch {} } { 0.000ns 0.000ns 0.000ns 0.296ns } { 0.000ns 1.026ns 1.678ns 0.178ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 20 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "206 " "Info: Peak virtual memory: 206 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 14 21:32:24 2019 " "Info: Processing ended: Mon Jan 14 21:32:24 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
