Checking out Encounter license ...
Encounter_Digital_Impl_Sys_XL 9.1 license checkout succeeded.
You can run 2 CPU jobs with the base license that is currently checked out.
If required, use the setMultiCpuUsage command to enable multi-CPU processing.
This Encounter release has been compiled with OA version 22.04-p058.
*******************************************************************
*   Copyright (c)  Cadence Design Systems, Inc.  1996 - 2009.     *
*                     All rights reserved.                        *
*                                                                 *
*                                                                 *
*                                                                 *
* This program contains confidential and trade secret information *
* of Cadence Design Systems, Inc. and is protected by copyright   *
* law and international treaties.  Any reproduction, use,         *
* distribution or disclosure of this program or any portion of it,*
* or any attempt to obtain a human-readable version of this       *
* program, without the express, prior written consent of          *
* Cadence Design Systems, Inc., is strictly prohibited.           *
*                                                                 *
*                 Cadence Design Systems, Inc.                    *
*                    2655 Seely Avenue                            *
*                   San Jose, CA 95134,  USA                      *
*                                                                 *
*                                                                 *
*******************************************************************

@(#)CDS: Encounter v09.11-s084_1 (64bit) 04/26/2010 12:41 (Linux 2.6)
@(#)CDS: NanoRoute v09.11-s008 NR100226-1806/USR63-UB (database version 2.30, 93.1.1) {superthreading v1.14}
@(#)CDS: CeltIC v09.11-s011_1 (64bit) 03/04/2010 14:24:46 (Linux 2.6.9-78.0.25.ELsmp)
@(#)CDS: CTE 09.11-s016_1 (64bit) Apr  8 2010 03:29:23 (Linux 2.6.9-78.0.25.ELlargesmp)
@(#)CDS: CPE v09.11-s023
--- Starting "Encounter v09.11-s084_1" on Mon May  4 12:00:06 2015 (mem=59.9M) ---
--- Running on ecegrid-thin5.ecn.purdue.edu (x86_64 w/Linux 2.6.32-504.12.2.el6.x86_64) ---
This version was compiled on Mon Apr 26 12:41:12 PDT 2010.
Set DBUPerIGU to 1000.
Set net toggle Scale Factor to 1.00
Set Shrink Factor to 1.00000
<CMD> loadConfig ./encounter.conf
Reading config file - ./encounter.conf
**WARN: (ENCEXT-1085):	Option 'rda_Input(ui_res_scale)' used in configuration file './encounter.conf' is obsolete. The name will be converted into new format automatically if design is saved and then restored. Alternatively, update the configuration file to use names 'rda_Input(ui_preRoute_res)' and/or 'rda_Input(ui_postRoute_res)' for resistance scale factors to be used at preRoute/postRoute stages of the design . The obsolete name works in this release. But to avoid this warning and to ensure compatibility with future releases, update this option name.

Loading Lef file /package/eda/cells/OSU/v2.7/cadence/lib/ami05/lib/osu05_stdcells.lef...
**WARN: (ENCLF-108):	There is no overlap layer defined in any lef file
so you are unable to create rectilinear partition in a hierarchical flow.
Set DBUPerIGU to M2 pitch 2400.
Initializing default via types and wire widths ...

Power Planner/ViaGen version 8.1.46 promoted on 02/17/2009.
viaInitial starts at Mon May  4 12:00:22 2015
**WARN: (ENCPP-544):	You didn't use the STACK keyword with the LEF SAMENET rule. Stacked vias might not be created correctly.  
	SAMENET cc via 0.150 ;
**WARN: (ENCPP-544):	You didn't use the STACK keyword with the LEF SAMENET rule. Stacked vias might not be created correctly.  
	SAMENET via via2 0.150 ;
**WARN: (ENCPP-557):	a single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. You should remove this statement from your LEF file.
	VIARULE TURN1 GENERATE
**WARN: (ENCPP-557):	a single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. You should remove this statement from your LEF file.
	VIARULE TURN2 GENERATE
**WARN: (ENCPP-557):	a single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. You should remove this statement from your LEF file.
	VIARULE TURN3 GENERATE
viaInitial ends at Mon May  4 12:00:22 2015
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist 'mapped/Floating_point_co_processor_top.v'
Inserting temporary buffers to remove assignment statements.
Module on_chip_sram_wrapper not defined.  Created automatically.
**WARN: (ENCVL-346):	Module on_chip_sram_wrapper is not defined in LEF files.  It will be treated as an empty module.
Undeclared bus init_file_number in module on_chip_sram_wrapper ... created as [31:0].
Undeclared bus dump_file_number in module on_chip_sram_wrapper ... created as [31:0].
Undeclared bus start_address in module on_chip_sram_wrapper ... created as [31:0].
Undeclared bus last_address in module on_chip_sram_wrapper ... created as [31:0].
Undeclared bus address in module on_chip_sram_wrapper ... created as [7:0].
Undeclared bus read_data in module on_chip_sram_wrapper ... created as [31:0].
Undeclared bus write_data in module on_chip_sram_wrapper ... created as [31:0].

*** Memory Usage v0.159.2.6.2.1 (Current mem = 419.320M, initial mem = 59.918M) ***
*** End netlist parsing (cpu=0:00:00.4, real=0:00:00.0, mem=419.3M) ***
Set top cell to Floating_point_co_processor_top.
Reading common timing library '/package/eda/cells/OSU/v2.7/cadence/lib/ami05/lib/osu05_stdcells.tlf' ...
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'AND2X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'B' of cell 'AND2X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AND2X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'AND2X2' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'B' of cell 'AND2X2' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AND2X2' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'AOI21X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'B' of cell 'AOI21X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'C' of cell 'AOI21X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AOI21X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'AOI22X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'B' of cell 'AOI22X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'C' of cell 'AOI22X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'D' of cell 'AOI22X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AOI22X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'BUFX2' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'BUFX2' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'BUFX4' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'BUFX4' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'CLKBUF1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (ENCTS-124):	Timing library description of pin 'YPAD' is missing from cell 'PADVDD' in timing library 'osu05_stdcells'.
**WARN: (ENCTS-124):	Timing library description of pin 'YPAD' is missing from cell 'PADGND' in timing library 'osu05_stdcells'.
 read 39 cells in library 'osu05_stdcells' 
*** End library_loading (cpu=0.00min, mem=0.3M, fe_cpu=0.06min, fe_mem=419.7M) ***
**WARN: (ENCDB-2504):	Cell on_chip_sram_wrapper is instantiated in the Verilog netlist, but is not defined.
Mark pin read_data[31] of cell on_chip_sram_wrapper output for net load_data[31] in module Floating_point_co_processor_design 
Mark pin read_data[30] of cell on_chip_sram_wrapper output for net load_data[30] in module Floating_point_co_processor_design 
Mark pin read_data[29] of cell on_chip_sram_wrapper output for net load_data[29] in module Floating_point_co_processor_design 
Mark pin read_data[28] of cell on_chip_sram_wrapper output for net load_data[28] in module Floating_point_co_processor_design 
Mark pin read_data[27] of cell on_chip_sram_wrapper output for net load_data[27] in module Floating_point_co_processor_design 
Mark pin read_data[26] of cell on_chip_sram_wrapper output for net load_data[26] in module Floating_point_co_processor_design 
Mark pin read_data[25] of cell on_chip_sram_wrapper output for net load_data[25] in module Floating_point_co_processor_design 
Mark pin read_data[24] of cell on_chip_sram_wrapper output for net load_data[24] in module Floating_point_co_processor_design 
Mark pin read_data[23] of cell on_chip_sram_wrapper output for net load_data[23] in module Floating_point_co_processor_design 
Mark pin read_data[22] of cell on_chip_sram_wrapper output for net load_data[22] in module Floating_point_co_processor_design 
Mark pin read_data[21] of cell on_chip_sram_wrapper output for net load_data[21] in module Floating_point_co_processor_design 
Mark pin read_data[20] of cell on_chip_sram_wrapper output for net load_data[20] in module Floating_point_co_processor_design 
Mark pin read_data[19] of cell on_chip_sram_wrapper output for net load_data[19] in module Floating_point_co_processor_design 
Mark pin read_data[18] of cell on_chip_sram_wrapper output for net load_data[18] in module Floating_point_co_processor_design 
Mark pin read_data[17] of cell on_chip_sram_wrapper output for net load_data[17] in module Floating_point_co_processor_design 
Mark pin read_data[16] of cell on_chip_sram_wrapper output for net load_data[16] in module Floating_point_co_processor_design 
Mark pin read_data[15] of cell on_chip_sram_wrapper output for net load_data[15] in module Floating_point_co_processor_design 
Mark pin read_data[14] of cell on_chip_sram_wrapper output for net load_data[14] in module Floating_point_co_processor_design 
Mark pin read_data[13] of cell on_chip_sram_wrapper output for net load_data[13] in module Floating_point_co_processor_design 
Mark pin read_data[12] of cell on_chip_sram_wrapper output for net load_data[12] in module Floating_point_co_processor_design 
Mark pin read_data[11] of cell on_chip_sram_wrapper output for net load_data[11] in module Floating_point_co_processor_design 
Mark pin read_data[10] of cell on_chip_sram_wrapper output for net load_data[10] in module Floating_point_co_processor_design 
Mark pin read_data[9] of cell on_chip_sram_wrapper output for net load_data[9] in module Floating_point_co_processor_design 
Mark pin read_data[8] of cell on_chip_sram_wrapper output for net load_data[8] in module Floating_point_co_processor_design 
Mark pin read_data[7] of cell on_chip_sram_wrapper output for net load_data[7] in module Floating_point_co_processor_design 
Mark pin read_data[6] of cell on_chip_sram_wrapper output for net load_data[6] in module Floating_point_co_processor_design 
Mark pin read_data[5] of cell on_chip_sram_wrapper output for net load_data[5] in module Floating_point_co_processor_design 
Mark pin read_data[4] of cell on_chip_sram_wrapper output for net load_data[4] in module Floating_point_co_processor_design 
Mark pin read_data[3] of cell on_chip_sram_wrapper output for net load_data[3] in module Floating_point_co_processor_design 
Mark pin read_data[2] of cell on_chip_sram_wrapper output for net load_data[2] in module Floating_point_co_processor_design 
Mark pin read_data[1] of cell on_chip_sram_wrapper output for net load_data[1] in module Floating_point_co_processor_design 
Mark pin read_data[0] of cell on_chip_sram_wrapper output for net load_data[0] in module Floating_point_co_processor_design 
Found empty module (on_chip_sram_wrapper).
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell Floating_point_co_processor_top ...
*** Netlist is unique.
** info: there are 449 modules.
** info: there are 48992 stdCell insts.
** info: there are 107 Pad insts.

*** Memory Usage v0.159.2.6.2.1 (Current mem = 450.453M, initial mem = 59.918M) ***
*info - Done with setDoAssign with 1214 assigns removed and 0 assigns could not be removed.
CTE reading timing constraint file 'encounter.pt' ...
**WARN: (TCLCMD-513):	No matching object found for 'transmit' (File encounter.pt, Line 20).

**ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'transmit' (File encounter.pt, Line 20).

**WARN: (TCLCMD-513):	No matching object found for '' (File encounter.pt, Line 20).

**ERROR: (TCLNL-312):	set_input_delay: Invalid list of pins: '' (File encounter.pt, Line 20).

**WARN: (TCLCMD-513):	No matching object found for 'write_enable' (File encounter.pt, Line 22).

**ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'write_enable' (File encounter.pt, Line 22).

**WARN: (TCLCMD-513):	No matching object found for '' (File encounter.pt, Line 22).

**ERROR: (TCLNL-312):	set_input_delay: Invalid list of pins: '' (File encounter.pt, Line 22).

**WARN: (TCLCMD-513):	No matching object found for 'write_data[7]' (File encounter.pt, Line 24).

**ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'write_data[7]' (File encounter.pt, Line 24).

**WARN: (TCLCMD-513):	No matching object found for '' (File encounter.pt, Line 24).

**ERROR: (TCLNL-312):	set_input_delay: Invalid list of pins: '' (File encounter.pt, Line 24).

**WARN: (TCLCMD-513):	No matching object found for 'write_data[6]' (File encounter.pt, Line 26).

**ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'write_data[6]' (File encounter.pt, Line 26).

**WARN: (TCLCMD-513):	No matching object found for '' (File encounter.pt, Line 26).

**ERROR: (TCLNL-312):	set_input_delay: Invalid list of pins: '' (File encounter.pt, Line 26).

**WARN: (TCLCMD-513):	No matching object found for 'write_data[5]' (File encounter.pt, Line 28).

**ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'write_data[5]' (File encounter.pt, Line 28).

**WARN: (TCLCMD-513):	No matching object found for '' (File encounter.pt, Line 28).

**ERROR: (TCLNL-312):	set_input_delay: Invalid list of pins: '' (File encounter.pt, Line 28).

**WARN: (TCLCMD-513):	No matching object found for 'write_data[4]' (File encounter.pt, Line 30).

**ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'write_data[4]' (File encounter.pt, Line 30).

**WARN: (TCLCMD-513):	No matching object found for '' (File encounter.pt, Line 30).

**ERROR: (TCLNL-312):	set_input_delay: Invalid list of pins: '' (File encounter.pt, Line 30).

**WARN: (TCLCMD-513):	No matching object found for 'write_data[3]' (File encounter.pt, Line 32).

**ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'write_data[3]' (File encounter.pt, Line 32).

**WARN: (TCLCMD-513):	No matching object found for '' (File encounter.pt, Line 32).

**ERROR: (TCLNL-312):	set_input_delay: Invalid list of pins: '' (File encounter.pt, Line 32).

**WARN: (TCLCMD-513):	No matching object found for 'write_data[2]' (File encounter.pt, Line 34).

**ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'write_data[2]' (File encounter.pt, Line 34).

**WARN: (TCLCMD-513):	No matching object found for '' (File encounter.pt, Line 34).

**ERROR: (TCLNL-312):	set_input_delay: Invalid list of pins: '' (File encounter.pt, Line 34).

**WARN: (TCLCMD-513):	No matching object found for 'write_data[1]' (File encounter.pt, Line 36).

**ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'write_data[1]' (File encounter.pt, Line 36).

**WARN: (TCLCMD-513):	No matching object found for '' (File encounter.pt, Line 36).

**ERROR: (TCLNL-312):	set_input_delay: Invalid list of pins: '' (File encounter.pt, Line 36).

**WARN: (TCLCMD-513):	No matching object found for 'write_data[0]' (File encounter.pt, Line 38).

**ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'write_data[0]' (File encounter.pt, Line 38).

**WARN: (TCLCMD-513):	No matching object found for '' (File encounter.pt, Line 38).

**ERROR: (TCLNL-312):	set_input_delay: Invalid list of pins: '' (File encounter.pt, Line 38).

**ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'fifo_full' (File encounter.pt, Line 44).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File encounter.pt, Line 44).

**ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'fifo_empty' (File encounter.pt, Line 46).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File encounter.pt, Line 46).

**ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'd_plus' (File encounter.pt, Line 48).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File encounter.pt, Line 48).

**ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'd_minus' (File encounter.pt, Line 50).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File encounter.pt, Line 50).

**ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'transmit' (File encounter.pt, Line 60).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File encounter.pt, Line 60).

**ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'write_enable' (File encounter.pt, Line 62).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File encounter.pt, Line 62).

**ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'write_data[7]' (File encounter.pt, Line 64).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File encounter.pt, Line 64).

**ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'write_data[6]' (File encounter.pt, Line 66).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File encounter.pt, Line 66).

**ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'write_data[5]' (File encounter.pt, Line 68).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File encounter.pt, Line 68).

**ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'write_data[4]' (File encounter.pt, Line 70).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File encounter.pt, Line 70).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File encounter.pt, Line 72).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File encounter.pt, Line 74).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File encounter.pt, Line 76).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File encounter.pt, Line 78).

INFO (CTE): read_dc_script finished with  20 WARNING and 44 ERROR
*** Read timing constraints (cpu=0:00:00.0 mem=462.4M) ***
Total number of combinational cells: 26
Total number of sequential cells: 4
Total number of tristate cells: 2
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFX2 BUFX4 CLKBUF1
Total number of usable buffers: 3
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: INVX2 INVX1 INVX4 INVX8
Total number of usable inverters: 4
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: CLKBUF2 CLKBUF3
Total number of identified usable delay cells: 2
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
*info: set bottom ioPad orient R180
Reading IO assignment file "encounter.io" ...
**Warn: ignored IO file "encounter.io" line 118: Pad: U108 S
  Reason: unable to determine object from name.
Horizontal Layer M1 offset = 1500 (derived)
Vertical Layer M2 offset = 1200 (derived)
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF.
Set Input Pin Transition Delay as 120 ps.
PreRoute Cap Scale Factor :        1.00
PreRoute Res Scale Factor :        1.00
PostRoute Cap Scale Factor :       1.00
PostRoute Res Scale Factor :       1.00
PostRoute XCap Scale Factor :      1.00

PreRoute Clock Cap Scale Factor :  1.00	[Derived from postRoute_cap (effortLevel low)]
PreRoute Clock Res Scale Factor :  1.00	[Derived from postRoute_res (effortLevel low)]
PostRoute Clock Cap Scale Factor : 1.00	[Derived from postRoute_cap (effortLevel low)]
PostRoute Clock Res Scale Factor : 1.00	[Derived from postRoute_res (effortLevel low)]
**WARN: (ENCOPT-3465):	The buffer cells were automatically identified. The command setBufFootPrint is ignored. If you want to force the tool to honor this setting, you have to load a footprint file through the loadFootPrint command.
**WARN: (ENCOPT-3466):	The inverter cells were automatically identified. The command setInvFootPrint is ignored. If you want to force the tool to honor this setting, you have to load a footprint file through the loadFootPrint command.
**WARN: (ENCOPT-3467):	The delay cells were automatically identified. The command setDelayFootPrint is ignored. If you want to force the tool to honor this setting, you have to load a footprint file through the loadFootPrint command.
<CMD> floorPlan -r 1.0 0.4 5000 5000 5000 5000
Snap core to left to manufacture grid: 4999.9500.
Snap core to bottom to manufacture grid: 4999.9500.
Snap core to right to manufacture grid: 4999.9500.
Snap core to top to manufacture grid: 4999.9500.
Adjusting Core to Left to: 5001.6000. Core to Bottom to: 5001.0000.
Horizontal Layer M1 offset = 1500 (derived)
Vertical Layer M2 offset = 1200 (derived)
<CMD> addRing -spacing_bottom 9.9 -width_left 9.9 -width_bottom 9.9 -width_top 9.9 -spacing_top 9.9 -layer_bottom metal1 -width_right 9.9 -around core -center 1 -layer_top metal1 -spacing_right 9.9 -spacing_left 9.9 -layer_right metal2 -layer_left metal2 -offset_top 9.9 -offset_bottom 9.9 -offset_left 9.9 -offset_right 9.9 -nets { gnd vdd }


The power planner created 8 wires.

<CMD> setPlaceMode -congEffort medium
<CMD> placeDesign -inPlaceOpt
*** Starting placeDesign concurrent flow ***
*** Start deleteBufferTree ***
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.1, MEM = 491.8M)
Number of Loop : 0
Start delay calculation (mem=491.785M)...
Delay calculation completed. (cpu=0:00:01.4 real=0:00:01.0 mem=499.965M 0)
*** CDM Built up (cpu=0:00:02.8  real=0:00:02.0  mem= 500.0M) ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist
*summary: 2634 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:04.0) ***
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
Extracting macro/IO cell pins and blockage ...... 
Pin and blockage extraction finished
*** Starting "NanoPlace(TM) placement v0.892.2.8.2.1 (mem=503.6M)" ...
*** Build Buffered Sizing Timing Model
(cpu=0:00:00.0 mem=503.6M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:00.0 mem=503.6M) ***
Options: timingDriven ignoreScan ignoreSpare pinGuide gpeffort=medium 
**WARN: (ENCDB-2082):	Scan chains were not defined, -ignoreScan option will be ignored. 
Please first define the scan chains before using this option.
#std cell=46358 #block=0 (0 floating + 0 preplaced) #ioInst=111 #net=48177 #term=160377 #term/net=3.33, #fixedIo=111, #floatIo=0, #fixedPin=105, #floatPin=0
stdCell: 46358 single + 0 double + 0 multi
Total standard cell length = 729.8880 (mm), area = 21.8966 (mm^2)
Average module density = 0.391.
Density for the design = 0.391.
       = stdcell_area 304120 (21896640 um^2) / alloc_area 777876 (56007072 um^2).
Pin Density = 0.527.
            = total # of pins 160377 / total Instance area 304120.
Iteration  1: Total net bbox = 2.637e+06 (1.41e+06 1.22e+06)
              Est.  stn bbox = 2.637e+06 (1.41e+06 1.22e+06)
              cpu = 0:00:00.6 real = 0:00:00.0 mem = 534.7M
Iteration  2: Total net bbox = 2.637e+06 (1.41e+06 1.22e+06)
              Est.  stn bbox = 2.637e+06 (1.41e+06 1.22e+06)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 534.7M
Iteration  3: Total net bbox = 2.644e+06 (1.42e+06 1.23e+06)
              Est.  stn bbox = 2.644e+06 (1.42e+06 1.23e+06)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 534.7M
Iteration  4: Total net bbox = 1.508e+07 (6.46e+06 8.62e+06)
              Est.  stn bbox = 1.508e+07 (6.46e+06 8.62e+06)
              cpu = 0:00:06.5 real = 0:00:07.0 mem = 534.7M
Iteration  5: Total net bbox = 1.203e+07 (5.11e+06 6.92e+06)
              Est.  stn bbox = 1.203e+07 (5.11e+06 6.92e+06)
              cpu = 0:00:05.2 real = 0:00:05.0 mem = 534.7M
Iteration  6: Total net bbox = 1.267e+07 (5.94e+06 6.73e+06)
              Est.  stn bbox = 1.267e+07 (5.94e+06 6.73e+06)
              cpu = 0:00:08.2 real = 0:00:09.0 mem = 537.7M
Iteration  7: Total net bbox = 1.271e+07 (5.97e+06 6.74e+06)
              Est.  stn bbox = 1.521e+07 (6.90e+06 8.31e+06)
              cpu = 0:00:21.1 real = 0:00:21.0 mem = 524.4M
Iteration  8: Total net bbox = 1.274e+07 (5.98e+06 6.75e+06)
              Est.  stn bbox = 1.523e+07 (6.91e+06 8.33e+06)
              cpu = 0:00:10.4 real = 0:00:10.0 mem = 524.4M
Iteration  9: Total net bbox = 1.192e+07 (5.64e+06 6.27e+06)
              Est.  stn bbox = 1.452e+07 (6.70e+06 7.83e+06)
              cpu = 0:00:28.4 real = 0:00:28.0 mem = 527.4M
Iteration 10: Total net bbox = 1.198e+07 (5.67e+06 6.31e+06)
              Est.  stn bbox = 1.459e+07 (6.73e+06 7.86e+06)
              cpu = 0:00:10.5 real = 0:00:11.0 mem = 527.4M
Iteration 11: Total net bbox = 1.201e+07 (5.73e+06 6.29e+06)
              Est.  stn bbox = 1.477e+07 (6.91e+06 7.86e+06)
              cpu = 0:00:26.7 real = 0:00:27.0 mem = 528.4M
Iteration 12: Total net bbox = 1.215e+07 (5.79e+06 6.36e+06)
              Est.  stn bbox = 1.492e+07 (6.97e+06 7.95e+06)
              cpu = 0:00:10.7 real = 0:00:10.0 mem = 528.4M
Iteration 13: Total net bbox = 1.268e+07 (6.08e+06 6.60e+06)
              Est.  stn bbox = 1.553e+07 (7.31e+06 8.22e+06)
              cpu = 0:01:36 real = 0:01:37 mem = 523.4M
Iteration 14: Total net bbox = 1.268e+07 (6.08e+06 6.60e+06)
              Est.  stn bbox = 1.553e+07 (7.31e+06 8.22e+06)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 525.4M
Iteration 15: Total net bbox = 1.294e+07 (6.31e+06 6.63e+06)
              Est.  stn bbox = 1.581e+07 (7.55e+06 8.26e+06)
              cpu = 0:00:00.6 real = 0:00:00.0 mem = 525.4M
*** cost = 1.294e+07 (6.31e+06 6.63e+06) (cpu for global=0:03:25) real=0:03:24***
Core Placement runtime cpu: 0:02:50 real: 0:02:51
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode. (cpu=0:00:02.2, real=0:00:02.0)
move report: preRPlace moves 2302 insts, mean move: 5.49 um, max move: 48.00 um
	max move on inst (I0/FP_PROCESSOR/SIN/MULX3FAC/op1_reg[28]): (5306.40, 8871.00) --> (5354.40, 8871.00)
Placement tweakage begins.
wire length = 1.294e+07 = 6.308e+06 H + 6.635e+06 V
wire length = 1.261e+07 = 6.000e+06 H + 6.613e+06 V
Placement tweakage ends.
move report: wireLenOpt moves 9706 insts, mean move: 28.01 um, max move: 96.00 um
	max move on inst (I0/FP_PROCESSOR/SIN/MULX3/NORM/U59): (6535.20, 7011.00) --> (6631.20, 7011.00)
move report: rPlace moves 11562 insts, mean move: 24.31 um, max move: 96.00 um
	max move on inst (I0/FP_PROCESSOR/SIN/MULX3/NORM/U59): (6535.20, 7011.00) --> (6631.20, 7011.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        96.00 um
  inst (I0/FP_PROCESSOR/SIN/MULX3/NORM/U59) with max move: (6535.2, 7011) -> (6631.2, 7011)
  mean    (X+Y) =        24.31 um
Total instances flipped for WireLenOpt: 695
Total instances flipped, including legalization: 22460
Total instances moved : 11562
*** cpu=0:00:03.3   mem=539.0M  mem(used)=22.0M***
Total net length = 1.262e+07 (6.000e+06 6.618e+06) (ext = 0.000e+00)
*** End of Placement (cpu=0:03:31, real=0:03:31, mem=537.1M) ***
default core: bins with density >  0.75 = 1.12 % ( 7 / 625 )
*** Free Virtual Timing Model ...(mem=521.3M)
Starting IO pin assignment...
**WARN: (ENCSP-9025):	No scan chain specified/traced.
setAnalysisMode  -domain allClockDomain -checkType setup -skew true -usefulSkew false -log true -warn true -caseAnalysis true -sequentialConstProp false -moduleIOCstr true -clockPropagation forcedIdeal -clkSrcPath false -timingSelfLoopsNoSkew false -asyncChecks async -useOutputPinCap true -latch true -latchDelayCalIteration 2 -timeBorrowing true -latchFullDelayCal false -clockGatingCheck true -enableMultipleDriveNet true -analysisType single -cppr false -clkNetsMarking beforeConstProp -honorVirtualPartition false -honorClockDomains true
**WARN: (ENCOPT-6055):	The following cells have a dont_touch property but without being dont_use.
			Such configuration can impact the timing closure because they can be inserted in the netlist but never transformed again.
			It is recommended that you apply a dont_use attribute on them.
			Cell PADVDD is dont_touch but not dont_use
			Cell PADNC is dont_touch but not dont_use
			Cell PADGND is dont_touch but not dont_use
			Cell PADFC is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 519.2M **
Added -handlePreroute to trialRouteMode
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0.0; extra slack 0.1
Hold Target Slack: user slack 0.0
*info: Setting setup target slack to 0.100
*info: Hold target slack is 0.000
*** CTE mode ***
*** Starting trialRoute (mem=519.2M) ***

There are 0 pin guide points passed to trialRoute.
**WARN: (ENCTR-2325):	52 nets connect a pad term to a fterm without geometry and will not be routed.
Options:  -handlePreroute -noPinGuide

Nr of prerouted/Fixed nets = 105
routingBox: (1200 1500) (18099600 18070500)
coreBox:    (5301600 5301000) (12799800 12771000)
Number of multi-gpin terms=0, multi-gpins=0, moved blk term=14/1468

Phase 1a route (0:00:00.5 559.8M):
Est net length = 1.502e+07um = 7.339e+06H + 7.683e+06V
Usage: (14.3%H 11.2%V) = (8.133e+06um 1.181e+07um) = (655862 390190)
Obstruct: 5561 = 1452 (0.4%H) + 4109 (1.1%V)
Overflow: 26353 = 3781 (1.04% H) + 22572 (6.23% V)
Number obstruct path=180 reroute=0

Phase 1b route (0:00:00.3 562.3M):
Usage: (14.3%H 11.2%V) = (8.129e+06um 1.182e+07um) = (655534 390658)
Overflow: 24333 = 2527 (0.69% H) + 21806 (6.02% V)

Phase 1c route (0:00:00.2 562.3M):
Usage: (14.2%H 11.3%V) = (8.120e+06um 1.185e+07um) = (654825 391554)
Overflow: 22107 = 1817 (0.50% H) + 20290 (5.60% V)

Phase 1d route (0:00:00.2 563.3M):
Usage: (14.3%H 11.4%V) = (8.167e+06um 1.198e+07um) = (658727 395977)
Overflow: 15599 = 760 (0.21% H) + 14839 (4.10% V)

Phase 1e route (0:00:00.6 565.1M):
Usage: (14.5%H 11.6%V) = (8.247e+06um 1.224e+07um) = (665036 404435)
Overflow: 10414 = 65 (0.02% H) + 10349 (2.86% V)

Phase 1f route (0:00:00.6 565.1M):
Usage: (14.7%H 11.7%V) = (8.388e+06um 1.233e+07um) = (676592 407608)
Overflow: 6131 = 10 (0.00% H) + 6121 (1.69% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -3:	0	 0.00%	5	 0.00%
 -2:	0	 0.00%	414	 0.11%
 -1:	10	 0.00%	5527	 1.53%
--------------------------------------
  0:	3434	 0.94%	36477	10.07%
  1:	8100	 2.22%	29516	 8.15%
  2:	11424	 3.13%	24693	 6.82%
  3:	14549	 3.99%	20183	 5.57%
  4:	17142	 4.70%	17891	 4.94%
  5:	18280	 5.01%	158387	43.73%
  6:	19206	 5.26%	1003	 0.28%
  7:	19006	 5.21%	20	 0.01%
  8:	17086	 4.68%	29	 0.01%
  9:	14428	 3.95%	12	 0.00%
 10:	48882	13.40%	15	 0.00%
 11:	38	 0.01%	34	 0.01%
 12:	25	 0.01%	36	 0.01%
 13:	78	 0.02%	9	 0.00%
 14:	647	 0.18%	25	 0.01%
 15:	87469	23.97%	30	 0.01%
 16:	85080	23.32%	37	 0.01%
 17:	0	 0.00%	16	 0.00%
 18:	0	 0.00%	10	 0.00%
 19:	0	 0.00%	18	 0.00%
 20:	0	 0.00%	67840	18.73%


Global route (cpu=2.3s real=2.0s 562.4M)


*** After '-updateRemainTrks' operation: 

Usage: (14.7%H 11.7%V) = (8.388e+06um 1.233e+07um) = (676592 407608)
Overflow: 6131 = 10 (0.00% H) + 6121 (1.69% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -3:	0	 0.00%	5	 0.00%
 -2:	0	 0.00%	414	 0.11%
 -1:	10	 0.00%	5527	 1.53%
--------------------------------------
  0:	3434	 0.94%	36477	10.07%
  1:	8100	 2.22%	29516	 8.15%
  2:	11424	 3.13%	24693	 6.82%
  3:	14549	 3.99%	20183	 5.57%
  4:	17142	 4.70%	17891	 4.94%
  5:	18280	 5.01%	158387	43.73%
  6:	19206	 5.26%	1003	 0.28%
  7:	19006	 5.21%	20	 0.01%
  8:	17086	 4.68%	29	 0.01%
  9:	14428	 3.95%	12	 0.00%
 10:	48882	13.40%	15	 0.00%
 11:	38	 0.01%	34	 0.01%
 12:	25	 0.01%	36	 0.01%
 13:	78	 0.02%	9	 0.00%
 14:	647	 0.18%	25	 0.01%
 15:	87469	23.97%	30	 0.01%
 16:	85080	23.32%	37	 0.01%
 17:	0	 0.00%	16	 0.00%
 18:	0	 0.00%	10	 0.00%
 19:	0	 0.00%	18	 0.00%
 20:	0	 0.00%	67840	18.73%



*** Completed Phase 1 route (0:00:02.7 553.7M) ***


Total length: 1.556e+07um, number of vias: 338271
M1(H) length: 0.000e+00um, number of vias: 160074
M2(V) length: 8.164e+06um, number of vias: 178197
M3(H) length: 7.400e+06um
*** Completed Phase 2 route (0:00:02.2 573.8M) ***

*** Finished all Phases (cpu=0:00:05.1 mem=573.8M) ***
Peak Memory Usage was 561.1M 
*** Finished trialRoute (cpu=0:00:05.4 mem=573.8M) ***

Extraction called for design 'Floating_point_co_processor_top' of instances=46469 and nets=49669 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design Floating_point_co_processor_top.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 573.820M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.1, MEM = 586.6M)
Number of Loop : 0
Start delay calculation (mem=586.602M)...
**WARN: (ENCEXT-2882):	Unable to find resistance for via 'M3_M2' in capacitance table or LEF files. Check the capacitance table and LEF files. Assigning default value of 4.0 ohms.
**WARN: (ENCEXT-2882):	Unable to find resistance for via 'M2_M1' in capacitance table or LEF files. Check the capacitance table and LEF files. Assigning default value of 4.0 ohms.
Delay calculation completed. (cpu=0:00:03.9 real=0:00:04.0 mem=589.680M 30)
*** CDM Built up (cpu=0:00:05.2  real=0:00:05.0  mem= 589.7M) ***
Info: 105 io nets excluded
Info: 2 clock nets excluded from IPO operation.

Netlist preparation processing... 
Removed 1819 instances
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
*** Starting delays update (0:03:53 mem=602.6M) ***
*** Finished delays update (0:03:59 mem=595.0M) ***
**optDesign ... cpu = 0:00:20, real = 0:00:20, mem = 596.1M **
*info: Start fixing DRV (Mem = 596.13M) ...
*info: Options = -maxCap -maxTran -noMaxFanout -sensitivity -backward -reduceBuffer -maxIter 1
*info: Start fixing DRV iteration 1 ...
*** Starting dpFixDRCViolation (596.1M)
*info: 105 io nets excluded
*info: 2 clock nets excluded
*info: 2 special nets excluded.
*info: 1770 no-driver nets excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.5, MEM=596.1M) ***
*info: There are 3 candidate Buffer cells
*info: There are 4 candidate Inverter cells
Initializing placement sections/sites ...
Density before buffering = 0.373719
Start fixing design rules ... (0:00:00.4 600.2M)
Phase 1 (2) Starts......
Phase 2 Starts......
Done fixing design rule (0:00:15.8 611.4M)

Summary:
1776 buffers added on 1375 nets (with 840 drivers resized)

Density after buffering = 0.382974
*** Completed dpFixDRCViolation (0:00:16.5 610.0M)

Re-routed 3982 nets
Extraction called for design 'Floating_point_co_processor_top' of instances=46426 and nets=50029 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design Floating_point_co_processor_top.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 610.004M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.1, MEM = 603.6M)
Number of Loop : 0
Start delay calculation (mem=603.562M)...
Delay calculation completed. (cpu=0:00:03.6 real=0:00:03.0 mem=606.543M 0)
*** CDM Built up (cpu=0:00:05.0  real=0:00:05.0  mem= 606.5M) ***
*info: DRV Fixing Iteration 1.
*info: Remaining violations:
*info:   Max cap violations:    9
*info:   Max tran violations:   0
*info:   Prev Max cap violations:    1403
*info:   Prev Max tran violations:   0
*info:
*info: Completed fixing DRV (CPU Time = 0:00:23, Mem = 606.54M).
**optDesign ... cpu = 0:00:43, real = 0:00:43, mem = 606.5M **
*** Starting optFanout (606.5M)
*info: 105 io nets excluded
*info: 2 clock nets excluded
*info: 2 special nets excluded.
*info: 1770 no-driver nets excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.5, MEM=606.5M) ***
Start fixing timing ... (0:00:00.4 606.5M)

Start clock batches slack = -11.747ns
**WARN: (ENCDB-2513):	Given orientation not legal, FE_OFC2653_npaddr_1_ remains original orientation R0, check for SYMMETRY statement in the LEF file for the cell INVX8.
**WARN: (ENCDB-2513):	Given orientation not legal, FE_OFC2654_npaddr_1_ remains original orientation R0, check for SYMMETRY statement in the LEF file for the cell INVX8.
**WARN: (ENCDB-2513):	Given orientation not legal, FE_OFC2655_npaddr_0_ remains original orientation R0, check for SYMMETRY statement in the LEF file for the cell INVX8.
**WARN: (ENCDB-2513):	Given orientation not legal, FE_OFC2656_npaddr_0_ remains original orientation R0, check for SYMMETRY statement in the LEF file for the cell INVX4.
Phase 1 (2) Starts......
Phase 2 Starts......
End batches slack = -9.600ns
*info: Buffered 0 large fanout net (> 100 terms)
Done fixing timing (0:00:28.9 623.1M)

Summary:
4734 buffers added on 1081 nets (with 2123 drivers resized)

997 nets rebuffered with 1251 inst removed and 4544 inst added
Density after buffering = 0.403158
*** Completed optFanout (0:00:29.5 623.1M)

Re-routed 53 nets
Extraction called for design 'Floating_point_co_processor_top' of instances=49909 and nets=53512 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design Floating_point_co_processor_top.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 623.102M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.1, MEM = 614.5M)
Number of Loop : 0
Start delay calculation (mem=614.516M)...
Delay calculation completed. (cpu=0:00:03.7 real=0:00:03.0 mem=617.438M 0)
*** CDM Built up (cpu=0:00:05.1  real=0:00:05.0  mem= 617.4M) ***
**optDesign ... cpu = 0:01:18, real = 0:01:19, mem = 617.4M **
*** Timing NOT met, worst failing slack is -10.045
*** Check timing (0:00:00.5)
************ Recovering area ***************
Info: 105 io nets excluded
Info: 2 clock nets excluded from IPO operation.
*** Starting Area Reclaim ***
** Density before area reclaim = 39.782% **

*** starting 1-st reclaim pass: 46058 instances 
*** starting 2-nd reclaim pass: 45600 instances 
*** starting 3-rd reclaim pass: 16743 instances 
*** starting 4-th reclaim pass: 2436 instances 
*** starting 5-th reclaim pass: 10 instances 


** Area Reclaim Summary: Buffer Deletion = 21 Declone = 437 Downsize = 3407 **
** Density Change = 0.068% **
** Density after area reclaim = 39.713% **
*** Finished Area Reclaim (0:00:30.3) ***
*** Starting sequential cell resizing ***
density before resizing = 39.713%
*summary:      0 instances changed cell type
density after resizing = 39.713%
*** Finish sequential cell resizing (cpu=0:00:01.5 mem=622.2M) ***
density before resizing = 39.713%
* summary of transition time violation fixes:
*summary:    124 instances changed cell type
density after resizing = 39.747%
*** Starting trialRoute (mem=589.1M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 190
routingBox: (1200 1500) (18099600 18070500)
coreBox:    (5301600 5301000) (12799800 12771000)
Number of multi-gpin terms=0, multi-gpins=0, moved blk term=14/1497

Phase 1a route (0:00:00.4 603.5M):
Est net length = 1.447e+07um = 7.093e+06H + 7.382e+06V
Usage: (13.8%H 11.0%V) = (7.870e+06um 1.159e+07um) = (633982 382681)
Obstruct: 5553 = 1452 (0.4%H) + 4101 (1.1%V)
Overflow: 24533 = 2841 (0.78% H) + 21692 (5.99% V)
Number obstruct path=181 reroute=0

Phase 1b route (0:00:00.3 605.5M):
Usage: (13.8%H 11.0%V) = (7.867e+06um 1.160e+07um) = (633685 383161)
Overflow: 22728 = 1724 (0.47% H) + 21004 (5.80% V)

Phase 1c route (0:00:00.2 606.5M):
Usage: (13.8%H 11.0%V) = (7.855e+06um 1.162e+07um) = (632727 383966)
Overflow: 20954 = 1097 (0.30% H) + 19856 (5.48% V)

Phase 1d route (0:00:00.3 606.5M):
Usage: (13.8%H 11.1%V) = (7.899e+06um 1.175e+07um) = (636406 388199)
Overflow: 14768 = 383 (0.10% H) + 14385 (3.97% V)

Phase 1e route (0:00:00.5 608.2M):
Usage: (14.0%H 11.3%V) = (7.998e+06um 1.196e+07um) = (644508 395099)
Overflow: 10218 = 54 (0.01% H) + 10164 (2.81% V)

Phase 1f route (0:00:00.5 609.2M):
Usage: (14.3%H 11.4%V) = (8.135e+06um 1.206e+07um) = (655846 398475)
Overflow: 6019 = 12 (0.00% H) + 6007 (1.66% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -3:	0	 0.00%	6	 0.00%
 -2:	0	 0.00%	392	 0.11%
 -1:	12	 0.00%	5442	 1.50%
--------------------------------------
  0:	2932	 0.80%	34881	 9.63%
  1:	7094	 1.94%	28557	 7.88%
  2:	10634	 2.91%	24873	 6.87%
  3:	13997	 3.84%	20220	 5.58%
  4:	17027	 4.67%	17846	 4.93%
  5:	19057	 5.22%	160856	44.41%
  6:	19525	 5.35%	1031	 0.28%
  7:	19124	 5.24%	19	 0.01%
  8:	16604	 4.55%	11	 0.00%
  9:	13856	 3.80%	7	 0.00%
 10:	51685	14.16%	13	 0.00%
 11:	38	 0.01%	31	 0.01%
 12:	25	 0.01%	30	 0.01%
 13:	78	 0.02%	2	 0.00%
 14:	714	 0.20%	7	 0.00%
 15:	87536	23.99%	14	 0.00%
 16:	84946	23.28%	24	 0.01%
 17:	0	 0.00%	11	 0.00%
 18:	0	 0.00%	7	 0.00%
 19:	0	 0.00%	3	 0.00%
 20:	0	 0.00%	67952	18.76%


Global route (cpu=2.3s real=2.0s 607.0M)


*** After '-updateRemainTrks' operation: 

Usage: (14.3%H 11.4%V) = (8.135e+06um 1.206e+07um) = (655846 398475)
Overflow: 6019 = 12 (0.00% H) + 6007 (1.66% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -3:	0	 0.00%	6	 0.00%
 -2:	0	 0.00%	392	 0.11%
 -1:	12	 0.00%	5442	 1.50%
--------------------------------------
  0:	2932	 0.80%	34881	 9.63%
  1:	7094	 1.94%	28557	 7.88%
  2:	10634	 2.91%	24873	 6.87%
  3:	13997	 3.84%	20220	 5.58%
  4:	17027	 4.67%	17846	 4.93%
  5:	19057	 5.22%	160856	44.41%
  6:	19525	 5.35%	1031	 0.28%
  7:	19124	 5.24%	19	 0.01%
  8:	16604	 4.55%	11	 0.00%
  9:	13856	 3.80%	7	 0.00%
 10:	51685	14.16%	13	 0.00%
 11:	38	 0.01%	31	 0.01%
 12:	25	 0.01%	30	 0.01%
 13:	78	 0.02%	2	 0.00%
 14:	714	 0.20%	7	 0.00%
 15:	87536	23.99%	14	 0.00%
 16:	84946	23.28%	24	 0.01%
 17:	0	 0.00%	11	 0.00%
 18:	0	 0.00%	7	 0.00%
 19:	0	 0.00%	3	 0.00%
 20:	0	 0.00%	67952	18.76%



*** Completed Phase 1 route (0:00:02.8 598.1M) ***


Total length: 1.500e+07um, number of vias: 333520
M1(H) length: 1.512e+02um, number of vias: 161435
M2(V) length: 7.828e+06um, number of vias: 172085
M3(H) length: 7.173e+06um
*** Completed Phase 2 route (0:00:02.7 619.2M) ***

*** Finished all Phases (cpu=0:00:05.8 mem=619.2M) ***
Peak Memory Usage was 606.5M 
*** Finished trialRoute (cpu=0:00:06.2 mem=619.2M) ***

Extraction called for design 'Floating_point_co_processor_top' of instances=49451 and nets=53055 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design Floating_point_co_processor_top.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 603.512M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.1, MEM = 616.3M)
Number of Loop : 0
Start delay calculation (mem=616.293M)...
Delay calculation completed. (cpu=0:00:03.9 real=0:00:03.0 mem=618.793M 0)
*** CDM Built up (cpu=0:00:05.5  real=0:00:05.0  mem= 618.8M) ***
**optDesign ... cpu = 0:02:04, real = 0:02:05, mem = 618.8M **
*info: Start fixing DRV (Mem = 618.79M) ...
*info: Options = -maxCap -maxTran -noMaxFanout -sensitivity -backward -reduceBuffer -secondPreCtsDrv -maxIter 1
*info: Start fixing DRV iteration 1 ...
*** Starting dpFixDRCViolation (618.8M)
*info: 105 io nets excluded
*info: 2 clock nets excluded
*info: 2 special nets excluded.
*info: 1771 no-driver nets excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.6, MEM=618.8M) ***
Start fixing design rules ... (0:00:00.6 619.8M)
Done fixing design rule (0:00:01.5 619.9M)

Summary:
107 buffers added on 103 nets (with 30 drivers resized)

Density after buffering = 0.397850
*** Completed dpFixDRCViolation (0:00:02.3 618.9M)

Re-routed 332 nets
Extraction called for design 'Floating_point_co_processor_top' of instances=49558 and nets=53162 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design Floating_point_co_processor_top.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 618.922M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.1, MEM = 615.9M)
Number of Loop : 0
Start delay calculation (mem=615.871M)...
Delay calculation completed. (cpu=0:00:03.9 real=0:00:04.0 mem=618.793M 0)
*** CDM Built up (cpu=0:00:05.5  real=0:00:05.0  mem= 618.8M) ***
*info: DRV Fixing Iteration 1.
*info: Remaining violations:
*info:   Max cap violations:    0
*info:   Max tran violations:   0
*info:   Prev Max cap violations:    12
*info:   Prev Max tran violations:   0
*info:
*info: Completed fixing DRV (CPU Time = 0:00:10, Mem = 618.79M).
**optDesign ... cpu = 0:02:14, real = 0:02:15, mem = 618.8M **
*** Timing NOT met, worst failing slack is -9.636
*** Check timing (0:00:00.5)
*** Starting optCritPath ***
*info: 105 io nets excluded
*info: 2 clock nets excluded
*info: 2 special nets excluded.
*info: 1771 no-driver nets excluded.
Density : 0.3979
Max route overflow : 0.0166
Current slack : -9.636 ns, density : 0.3979
Current slack : -9.636 ns, density : 0.3979
Current slack : -9.636 ns, density : 0.3978
Current slack : -9.636 ns, density : 0.3978
Current slack : -9.211 ns, density : 0.3979
Current slack : -9.211 ns, density : 0.3979
Current slack : -9.182 ns, density : 0.3979
Current slack : -9.182 ns, density : 0.3978
Current slack : -9.182 ns, density : 0.3978
Current slack : -9.171 ns, density : 0.3978
Current slack : -9.171 ns, density : 0.3978
Current slack : -9.171 ns, density : 0.3978
Current slack : -8.796 ns, density : 0.3980
Current slack : -8.796 ns, density : 0.3980
Current slack : -8.649 ns, density : 0.3985
Current slack : -8.649 ns, density : 0.3985
Current slack : -8.544 ns, density : 0.3987
Current slack : -8.513 ns, density : 0.3987
Current slack : -8.249 ns, density : 0.3997
Current slack : -8.214 ns, density : 0.3998
Current slack : -8.189 ns, density : 0.3997
Current slack : -8.150 ns, density : 0.3997
Current slack : -8.011 ns, density : 0.4011
Current slack : -7.994 ns, density : 0.4011
Current slack : -7.941 ns, density : 0.4011
Current slack : -7.902 ns, density : 0.4011
Current slack : -7.809 ns, density : 0.4018
Current slack : -7.792 ns, density : 0.4019
Current slack : -7.792 ns, density : 0.4019
Current slack : -7.780 ns, density : 0.4019
Current slack : -7.733 ns, density : 0.4029
Current slack : -7.733 ns, density : 0.4029
Current slack : -7.733 ns, density : 0.4029
Current slack : -7.733 ns, density : 0.4029
Current slack : -7.708 ns, density : 0.4034
Current slack : -7.692 ns, density : 0.4042
Current slack : -7.630 ns, density : 0.4137
Current slack : -7.630 ns, density : 0.4139
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
*** Starting delays update (0:02:45 mem=652.7M) ***
*** Finished delays update (0:02:51 mem=651.1M) ***
Current slack : -7.613 ns, density : 0.4147
Current slack : -7.524 ns, density : 0.4147
Current slack : -7.490 ns, density : 0.4147
Current slack : -7.490 ns, density : 0.4146
Current slack : -7.490 ns, density : 0.4146
Current slack : -7.490 ns, density : 0.4147
Current slack : -7.458 ns, density : 0.4592
Current slack : -7.452 ns, density : 0.4593
Current slack : -7.452 ns, density : 0.4593
Current slack : -7.432 ns, density : 0.4593
Current slack : -7.432 ns, density : 0.4592
Current slack : -7.432 ns, density : 0.4592
Current slack : -7.432 ns, density : 0.4592
Current slack : -7.432 ns, density : 0.4600
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
*** Starting delays update (0:05:41 mem=677.1M) ***
*** Finished delays update (0:05:47 mem=676.1M) ***
Current slack : -7.409 ns, density : 0.4598
Current slack : -7.409 ns, density : 0.4601
Current slack : -7.370 ns, density : 0.4645
Current slack : -7.370 ns, density : 0.4647
Current slack : -7.370 ns, density : 0.4647
Current slack : -7.370 ns, density : 0.4647
Current slack : -7.344 ns, density : 0.4647
Current slack : -7.339 ns, density : 0.4646
Current slack : -7.339 ns, density : 0.4643
Current slack : -7.339 ns, density : 0.4643
Current slack : -7.337 ns, density : 0.4674
Current slack : -7.328 ns, density : 0.4671
Current slack : -7.328 ns, density : 0.4675
Current slack : -7.316 ns, density : 0.4826
Current slack : -7.316 ns, density : 0.4840
Current slack : -7.292 ns, density : 0.4834
Current slack : -7.285 ns, density : 0.4834
Current slack : -7.285 ns, density : 0.4826
Current slack : -7.285 ns, density : 0.4814
Current slack : -7.285 ns, density : 0.4812
Current slack : -7.285 ns, density : 0.4812
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
*** Starting delays update (0:10:38 mem=721.3M) ***
*** Finished delays update (0:10:45 mem=720.6M) ***
Current slack : -7.295 ns, density : 0.4812
Current slack : -7.295 ns, density : 0.4813
Current slack : -7.295 ns, density : 0.4814
Current slack : -7.295 ns, density : 0.4815
Current slack : -7.246 ns, density : 0.4817
Current slack : -7.228 ns, density : 0.4817
Current slack : -7.226 ns, density : 0.4817
Current slack : -7.226 ns, density : 0.4815
Current slack : -7.226 ns, density : 0.4811
Current slack : -7.218 ns, density : 0.4813
Current slack : -7.213 ns, density : 0.5026
Current slack : -7.213 ns, density : 0.5026
Current slack : -7.212 ns, density : 0.5026
Current slack : -7.212 ns, density : 0.5026
Current slack : -7.209 ns, density : 0.5026
Current slack : -7.209 ns, density : 0.5026
Current slack : -7.209 ns, density : 0.5025
Current slack : -7.209 ns, density : 0.5025
Current slack : -7.209 ns, density : 0.5028
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
*** Starting delays update (0:13:22 mem=731.0M) ***
*** Finished delays update (0:13:30 mem=730.1M) ***
Current slack : -7.212 ns, density : 0.5025
Current slack : -7.212 ns, density : 0.5025
Current slack : -7.209 ns, density : 0.5043
Current slack : -7.209 ns, density : 0.5045
Current slack : -7.209 ns, density : 0.5045
Current slack : -7.209 ns, density : 0.5045
Current slack : -7.207 ns, density : 0.5044
Current slack : -7.207 ns, density : 0.5043
Current slack : -7.207 ns, density : 0.5041
Current slack : -7.207 ns, density : 0.5041
Current slack : -7.207 ns, density : 0.5053
Current slack : -7.207 ns, density : 0.5051
Current slack : -7.207 ns, density : 0.5051
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
*** Starting delays update (0:14:20 mem=736.8M) ***
*** Finished delays update (0:14:29 mem=737.4M) ***
post refinePlace cleanup
post refinePlace cleanup
**WARN: (ENCOPT-3034):	Optimization process capabilities limited due to 860 assigned nets
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
*** Starting delays update (0:14:37 mem=738.1M) ***
*** Finished delays update (0:14:45 mem=737.4M) ***
*** Done optCritPath (0:14:47 737.45M) ***
**optDesign ... cpu = 0:17:02, real = 0:17:07, mem = 736.4M **
*** Starting trialRoute (mem=736.4M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 613
routingBox: (1200 1500) (18099600 18070500)
coreBox:    (5301600 5301000) (12799800 12771000)
Number of multi-gpin terms=0, multi-gpins=0, moved blk term=14/3598

Phase 1a route (0:00:00.5 744.8M):
Est net length = 1.680e+07um = 8.266e+06H + 8.535e+06V
Usage: (16.3%H 13.8%V) = (9.235e+06um 1.472e+07um) = (747553 487102)
Obstruct: 4787 = 1452 (0.4%H) + 3335 (0.9%V)
Overflow: 49035 = 12624 (3.46% H) + 36411 (10.03% V)
Number obstruct path=84 reroute=0

Phase 1b route (0:00:00.6 745.8M):
Usage: (16.2%H 13.8%V) = (9.232e+06um 1.474e+07um) = (747306 487808)
Overflow: 45574 = 9518 (2.61% H) + 36056 (9.93% V)

Phase 1c route (0:00:00.4 745.8M):
Usage: (16.2%H 13.8%V) = (9.222e+06um 1.476e+07um) = (746514 488458)
Overflow: 43568 = 8509 (2.33% H) + 35058 (9.66% V)

Phase 1d route (0:00:00.5 745.8M):
Usage: (16.4%H 14.0%V) = (9.303e+06um 1.498e+07um) = (753220 495758)
Overflow: 34068 = 5332 (1.46% H) + 28736 (7.92% V)

Phase 1e route (0:00:01.0 745.8M):
Usage: (16.9%H 14.5%V) = (9.583e+06um 1.544e+07um) = (776244 511285)
Overflow: 25867 = 2463 (0.67% H) + 23404 (6.45% V)

Phase 1f route (0:00:01.1 745.8M):
Usage: (17.4%H 14.7%V) = (9.888e+06um 1.564e+07um) = (801459 517991)
Overflow: 19311 = 1800 (0.49% H) + 17511 (4.82% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -6:	1	 0.00%	0	 0.00%
 -4:	3	 0.00%	19	 0.01%
 -3:	35	 0.01%	338	 0.09%
 -2:	252	 0.07%	2956	 0.81%
 -1:	1375	 0.38%	12707	 3.50%
--------------------------------------
  0:	11491	 3.15%	43851	12.08%
  1:	15533	 4.26%	27256	 7.51%
  2:	15998	 4.38%	19561	 5.39%
  3:	15165	 4.16%	14699	 4.05%
  4:	14462	 3.96%	13910	 3.83%
  5:	14555	 3.99%	158526	43.67%
  6:	14352	 3.93%	1028	 0.28%
  7:	13311	 3.65%	19	 0.01%
  8:	12587	 3.45%	14	 0.00%
  9:	12366	 3.39%	7	 0.00%
 10:	50061	13.72%	14	 0.00%
 11:	38	 0.01%	32	 0.01%
 12:	25	 0.01%	30	 0.01%
 13:	79	 0.02%	5	 0.00%
 14:	721	 0.20%	7	 0.00%
 15:	87528	23.99%	14	 0.00%
 16:	84946	23.28%	25	 0.01%
 17:	0	 0.00%	20	 0.01%
 18:	0	 0.00%	15	 0.00%
 19:	0	 0.00%	4	 0.00%
 20:	0	 0.00%	67944	18.72%


Global route (cpu=4.1s real=4.0s 744.8M)


*** After '-updateRemainTrks' operation: 

Usage: (17.4%H 14.7%V) = (9.888e+06um 1.564e+07um) = (801459 517991)
Overflow: 19311 = 1800 (0.49% H) + 17511 (4.82% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -6:	1	 0.00%	0	 0.00%
 -4:	3	 0.00%	19	 0.01%
 -3:	35	 0.01%	338	 0.09%
 -2:	252	 0.07%	2956	 0.81%
 -1:	1375	 0.38%	12707	 3.50%
--------------------------------------
  0:	11491	 3.15%	43851	12.08%
  1:	15533	 4.26%	27256	 7.51%
  2:	15998	 4.38%	19561	 5.39%
  3:	15165	 4.16%	14699	 4.05%
  4:	14462	 3.96%	13910	 3.83%
  5:	14555	 3.99%	158526	43.67%
  6:	14352	 3.93%	1028	 0.28%
  7:	13311	 3.65%	19	 0.01%
  8:	12587	 3.45%	14	 0.00%
  9:	12366	 3.39%	7	 0.00%
 10:	50061	13.72%	14	 0.00%
 11:	38	 0.01%	32	 0.01%
 12:	25	 0.01%	30	 0.01%
 13:	79	 0.02%	5	 0.00%
 14:	721	 0.20%	7	 0.00%
 15:	87528	23.99%	14	 0.00%
 16:	84946	23.28%	25	 0.01%
 17:	0	 0.00%	20	 0.01%
 18:	0	 0.00%	15	 0.00%
 19:	0	 0.00%	4	 0.00%
 20:	0	 0.00%	67944	18.72%



*** Completed Phase 1 route (0:00:05.2 736.4M) ***


Total length: 1.804e+07um, number of vias: 440063
M1(H) length: 3.120e+01um, number of vias: 222299
M2(V) length: 9.460e+06um, number of vias: 217764
M3(H) length: 8.582e+06um
*** Completed Phase 2 route (0:00:03.8 736.4M) ***

*** Finished all Phases (cpu=0:00:09.4 mem=736.4M) ***
Peak Memory Usage was 744.8M 
*** Finished trialRoute (cpu=0:00:10.3 mem=736.4M) ***

Extraction called for design 'Floating_point_co_processor_top' of instances=80716 and nets=83516 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design Floating_point_co_processor_top.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:01.0  MEM: 718.559M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.1, MEM = 732.6M)
Number of Loop : 0
Start delay calculation (mem=732.594M)...
Delay calculation completed. (cpu=0:00:05.1 real=0:00:05.0 mem=736.445M 0)
*** CDM Built up (cpu=0:00:07.2  real=0:00:07.0  mem= 736.4M) ***
**optDesign ... cpu = 0:17:21, real = 0:17:26, mem = 736.4M **
*** Finished optDesign ***
*** Starting "NanoPlace(TM) placement v0.892.2.8.2.1 (mem=724.4M)" ...
*** Build Buffered Sizing Timing Model
(cpu=0:00:00.0 mem=702.5M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:00.0 mem=702.5M) ***
Options: timingDriven ignoreSpare pinGuide gpeffort=medium 
#std cell=80605 #block=0 (0 floating + 0 preplaced) #ioInst=111 #net=81647 #term=233230 #term/net=2.86, #fixedIo=111, #floatIo=0, #fixedPin=105, #floatPin=0
stdCell: 80605 single + 0 double + 0 multi
Total standard cell length = 943.1904 (mm), area = 28.2957 (mm^2)
Average module density = 0.505.
Density for the design = 0.505.
       = stdcell_area 392996 (28295712 um^2) / alloc_area 777876 (56007072 um^2).
Pin Density = 0.593.
            = total # of pins 233230 / total Instance area 392996.
Iteration 15: Total net bbox = 1.538e+07 (7.43e+06 7.94e+06)
              Est.  stn bbox = 1.761e+07 (8.40e+06 9.21e+06)
              cpu = 0:00:15.0 real = 0:00:15.0 mem = 719.4M
Iteration 16: Total net bbox = 1.348e+07 (6.49e+06 6.99e+06)
              Est.  stn bbox = 1.545e+07 (7.34e+06 8.11e+06)
              cpu = 0:00:44.2 real = 0:00:44.0 mem = 719.4M
Iteration 17: Total net bbox = 1.349e+07 (6.50e+06 7.00e+06)
              Est.  stn bbox = 1.547e+07 (7.35e+06 8.12e+06)
              cpu = 0:00:15.4 real = 0:00:16.0 mem = 719.4M
Iteration 18: Total net bbox = 1.348e+07 (6.52e+06 6.96e+06)
              Est.  stn bbox = 1.553e+07 (7.41e+06 8.12e+06)
              cpu = 0:00:23.1 real = 0:00:23.0 mem = 719.4M
Iteration 19: Total net bbox = 1.348e+07 (6.52e+06 6.96e+06)
              Est.  stn bbox = 1.553e+07 (7.41e+06 8.12e+06)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 719.4M
Iteration 20: Total net bbox = 1.422e+07 (6.80e+06 7.43e+06)
              Est.  stn bbox = 1.622e+07 (7.68e+06 8.54e+06)
              cpu = 0:00:42.3 real = 0:00:42.0 mem = 719.4M
Iteration 21: Total net bbox = 1.436e+07 (6.99e+06 7.38e+06)
              Est.  stn bbox = 1.638e+07 (7.88e+06 8.50e+06)
              cpu = 0:00:01.8 real = 0:00:02.0 mem = 719.4M
*** cost = 1.436e+07 (6.99e+06 7.38e+06) (cpu for global=0:02:22) real=0:02:22***
Core Placement runtime cpu: 0:01:47 real: 0:01:47
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode. (cpu=0:00:03.6, real=0:00:04.0)
move report: preRPlace moves 9161 insts, mean move: 9.08 um, max move: 54.00 um
	max move on inst (I0/FP_PROCESSOR/SIN/ADDX3/reg_inputs_reg[58]): (5383.20, 8211.00) --> (5407.20, 8181.00)
Placement tweakage begins.
wire length = 1.437e+07 = 6.983e+06 H + 7.385e+06 V
wire length = 1.391e+07 = 6.575e+06 H + 7.336e+06 V
Placement tweakage ends.
move report: wireLenOpt moves 21243 insts, mean move: 22.53 um, max move: 103.20 um
	max move on inst (I0/FP_PROCESSOR/State_memory/memOut/U387): (11433.60, 8991.00) --> (11536.80, 8991.00)
move report: rPlace moves 27838 insts, mean move: 19.21 um, max move: 103.20 um
	max move on inst (I0/FP_PROCESSOR/State_memory/memOut/U387): (11433.60, 8991.00) --> (11536.80, 8991.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =       103.20 um
  inst (I0/FP_PROCESSOR/State_memory/memOut/U387) with max move: (11433.6, 8991) -> (11536.8, 8991)
  mean    (X+Y) =        19.21 um
Total instances flipped for WireLenOpt: 1266
Total instances flipped, including legalization: 33149
Total instances moved : 27838
*** cpu=0:00:06.1   mem=719.4M  mem(used)=0.0M***
Total net length = 1.391e+07 (6.576e+06 7.332e+06) (ext = 0.000e+00)
*** End of Placement (cpu=0:02:41, real=0:02:41, mem=719.4M) ***
default core: bins with density >  0.75 = 2.72 % ( 17 / 625 )
*** Free Virtual Timing Model ...(mem=701.5M)
Starting IO pin assignment...
**WARN: (ENCSP-9025):	No scan chain specified/traced.
*** Finishing placeDesign concurrent flow ***
**placeDesign ... cpu = 0:23:39, real = 0:23:43, mem = 701.5M **
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
<CMD> checkPlace
Begin checking placement ...
*info: Placed = 80605
*info: Unplaced = 0
Placement Density:50.52%(28295712/56007072)
<CMD> sroute -noBlockPins -noPadRings
**WARN: (ENCSR-4053):	SRoute option "-noBlockPins" is obsolete and has been replaced by "-connect". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-connect".
**WARN: (ENCSR-4053):	SRoute option "-noPadRings" is obsolete and has been replaced by "-connect". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-connect".
No routing obstructions were found in the design.
*** Begin SPECIAL ROUTE on Mon May  4 12:24:07 2015 ***
Sroute/fcroute version 8.1.46 promoted on 02/17/2009.
SPECIAL ROUTE ran on directory: /home/ecegrid/a/mg64/ece337/Lab1/Git Repos/ECE337---Floating-Point-Co-Processo
SPECIAL ROUTE ran on machine: ecegrid-thin5.ecn.purdue.edu (Linux 2.6.32-504.12.2.el6.x86_64 Xeon 2.70Ghz)

Begin option processing ...
(from .sroute_1907.conf) srouteConnectPowerBump set to false
(from .sroute_1907.conf) routeSpecial set to true
(from .sroute_1907.conf) srouteConnectBlockPin set to false
(from .sroute_1907.conf) srouteFollowCorePinEnd set to 3
(from .sroute_1907.conf) srouteJogControl set to "preferWithChanges differentLayer"
(from .sroute_1907.conf) sroutePadPinAllPorts set to true
(from .sroute_1907.conf) sroutePreserveExistingRoutes set to true
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1088.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 10 layers, 3 routing layers, 0 overlap layer
Read in 40 macros, 30 used
Read in 80716 components
  80605 core components: 0 unplaced, 80605 placed, 0 fixed
  107 pad components: 0 unplaced, 0 placed, 107 fixed
  4 other components: 0 unplaced, 0 placed, 4 fixed
Read in 105 logical pins
Read in 105 nets
Read in 2 special nets, 2 routed
Read in 161212 terminals
Begin power routing ...
CPU time for FollowPin 0 seconds
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 2
  Number of Stripe ports routed: 0
  Number of Core ports routed: 500
  Number of Followpin connections: 250
End power routing: cpu: 0:00:01, real: 0:00:01, peak: 1136.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 7 via definition ...

sroute post-processing starts at Mon May  4 12:24:09 2015
The viaGen is rebuilding shadow vias for net gnd.
sroute post-processing ends at Mon May  4 12:24:09 2015

sroute post-processing starts at Mon May  4 12:24:09 2015
The viaGen is rebuilding shadow vias for net vdd.
sroute post-processing ends at Mon May  4 12:24:09 2015


sroute: Total CPU time used = 0:0:2
sroute: Total Real time used = 0:0:2
sroute: Total Memory used = 8.68 megs
sroute: Total Peak Memory used = 710.17 megs
<CMD> trialRoute
*** Starting trialRoute (mem=710.2M) ***

There are 0 pin guide points passed to trialRoute.
**WARN: (ENCTR-2325):	52 nets connect a pad term to a fterm without geometry and will not be routed.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 105
routingBox: (1200 1500) (18099600 18070500)
coreBox:    (5301600 5301000) (12799800 12771000)
Number of multi-gpin terms=0, multi-gpins=0, moved blk term=14/1190

Phase 1a route (0:00:00.6 718.6M):
Est net length = 1.548e+07um = 7.438e+06H + 8.046e+06V
Usage: (14.9%H 13.4%V) = (8.513e+06um 1.412e+07um) = (687459 467227)
Obstruct: 4869 = 1452 (0.4%H) + 3417 (0.9%V)
Overflow: 30360 = 4639 (1.27% H) + 25721 (7.09% V)
Number obstruct path=39 reroute=0

Phase 1b route (0:00:00.5 719.6M):
Usage: (14.9%H 13.4%V) = (8.503e+06um 1.413e+07um) = (686582 467372)
Overflow: 28460 = 3567 (0.98% H) + 24894 (6.86% V)

Phase 1c route (0:00:00.3 719.6M):
Usage: (14.9%H 13.4%V) = (8.490e+06um 1.414e+07um) = (685560 467881)
Overflow: 27305 = 2966 (0.81% H) + 24339 (6.71% V)

Phase 1d route (0:00:00.4 719.6M):
Usage: (15.0%H 13.5%V) = (8.534e+06um 1.426e+07um) = (689206 471717)
Overflow: 22541 = 2055 (0.56% H) + 20485 (5.64% V)

Phase 1e route (0:00:00.7 719.6M):
Usage: (15.3%H 13.7%V) = (8.770e+06um 1.447e+07um) = (705679 478848)
Overflow: 15556 = 569 (0.16% H) + 14987 (4.13% V)

Phase 1f route (0:00:00.7 719.6M):
Usage: (15.7%H 13.8%V) = (8.986e+06um 1.459e+07um) = (721934 482774)
Overflow: 10163 = 392 (0.11% H) + 9772 (2.69% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -3:	0	 0.00%	17	 0.00%
 -2:	4	 0.00%	908	 0.25%
 -1:	386	 0.11%	8458	 2.33%
--------------------------------------
  0:	5248	 1.44%	39226	10.81%
  1:	7418	 2.03%	31910	 8.79%
  2:	9398	 2.58%	28512	 7.86%
  3:	13340	 3.66%	22929	 6.32%
  4:	18044	 4.95%	16856	 4.64%
  5:	21351	 5.85%	145196	40.01%
  6:	23770	 6.51%	960	 0.26%
  7:	23157	 6.35%	24	 0.01%
  8:	18792	 5.15%	17	 0.00%
  9:	13558	 3.72%	19	 0.01%
 10:	37071	10.16%	26	 0.01%
 11:	0	 0.00%	44	 0.01%
 12:	42	 0.01%	43	 0.01%
 13:	147	 0.04%	15	 0.00%
 14:	594	 0.16%	17	 0.00%
 15:	87359	23.94%	23	 0.01%
 16:	85205	23.35%	27	 0.01%
 17:	0	 0.00%	62	 0.02%
 18:	0	 0.00%	25	 0.01%
 19:	0	 0.00%	49	 0.01%
 20:	0	 0.00%	67556	18.61%


Global route (cpu=3.1s real=3.0s 718.6M)


*** After '-updateRemainTrks' operation: 

Usage: (15.7%H 13.8%V) = (8.986e+06um 1.459e+07um) = (721934 482774)
Overflow: 10163 = 392 (0.11% H) + 9772 (2.69% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -3:	0	 0.00%	17	 0.00%
 -2:	4	 0.00%	908	 0.25%
 -1:	386	 0.11%	8458	 2.33%
--------------------------------------
  0:	5248	 1.44%	39226	10.81%
  1:	7418	 2.03%	31910	 8.79%
  2:	9398	 2.58%	28512	 7.86%
  3:	13340	 3.66%	22929	 6.32%
  4:	18044	 4.95%	16856	 4.64%
  5:	21351	 5.85%	145196	40.01%
  6:	23770	 6.51%	960	 0.26%
  7:	23157	 6.35%	24	 0.01%
  8:	18792	 5.15%	17	 0.00%
  9:	13558	 3.72%	19	 0.01%
 10:	37071	10.16%	26	 0.01%
 11:	0	 0.00%	44	 0.01%
 12:	42	 0.01%	43	 0.01%
 13:	147	 0.04%	15	 0.00%
 14:	594	 0.16%	17	 0.00%
 15:	87359	23.94%	23	 0.01%
 16:	85205	23.35%	27	 0.01%
 17:	0	 0.00%	62	 0.02%
 18:	0	 0.00%	25	 0.01%
 19:	0	 0.00%	49	 0.01%
 20:	0	 0.00%	67556	18.61%



*** Completed Phase 1 route (0:00:03.8 710.2M) ***


Total length: 1.631e+07um, number of vias: 459416
M1(H) length: 0.000e+00um, number of vias: 232927
M2(V) length: 8.660e+06um, number of vias: 226489
M3(H) length: 7.649e+06um
*** Completed Phase 2 route (0:00:04.0 714.2M) ***

*** Finished all Phases (cpu=0:00:08.3 mem=714.2M) ***
Peak Memory Usage was 718.6M 
*** Finished trialRoute (cpu=0:00:09.1 mem=714.2M) ***

<CMD> timeDesign -preCTS
*** Starting trialRoute (mem=714.2M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 105
routingBox: (1200 1500) (18099600 18070500)
coreBox:    (5301600 5301000) (12799800 12771000)
Number of multi-gpin terms=0, multi-gpins=0, moved blk term=14/1190

Phase 1a route (0:00:00.7 724.7M):
Est net length = 1.548e+07um = 7.438e+06H + 8.046e+06V
Usage: (14.9%H 13.4%V) = (8.513e+06um 1.412e+07um) = (687459 467227)
Obstruct: 4869 = 1452 (0.4%H) + 3417 (0.9%V)
Overflow: 30360 = 4639 (1.27% H) + 25721 (7.09% V)
Number obstruct path=39 reroute=0

Phase 1b route (0:00:00.8 726.7M):
Usage: (14.9%H 13.4%V) = (8.503e+06um 1.413e+07um) = (686582 467372)
Overflow: 28460 = 3567 (0.98% H) + 24894 (6.86% V)

Phase 1c route (0:00:00.5 726.7M):
Usage: (14.9%H 13.4%V) = (8.490e+06um 1.414e+07um) = (685560 467881)
Overflow: 27305 = 2966 (0.81% H) + 24339 (6.71% V)

Phase 1d route (0:00:00.6 726.7M):
Usage: (15.0%H 13.5%V) = (8.534e+06um 1.426e+07um) = (689206 471717)
Overflow: 22541 = 2055 (0.56% H) + 20485 (5.64% V)

Phase 1e route (0:00:00.8 727.2M):
Usage: (15.3%H 13.7%V) = (8.770e+06um 1.447e+07um) = (705679 478848)
Overflow: 15556 = 569 (0.16% H) + 14987 (4.13% V)

Phase 1f route (0:00:00.8 727.2M):
Usage: (15.7%H 13.8%V) = (8.986e+06um 1.459e+07um) = (721934 482774)
Overflow: 10163 = 392 (0.11% H) + 9772 (2.69% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -3:	0	 0.00%	17	 0.00%
 -2:	4	 0.00%	908	 0.25%
 -1:	386	 0.11%	8458	 2.33%
--------------------------------------
  0:	5248	 1.44%	39226	10.81%
  1:	7418	 2.03%	31910	 8.79%
  2:	9398	 2.58%	28512	 7.86%
  3:	13340	 3.66%	22929	 6.32%
  4:	18044	 4.95%	16856	 4.64%
  5:	21351	 5.85%	145196	40.01%
  6:	23770	 6.51%	960	 0.26%
  7:	23157	 6.35%	24	 0.01%
  8:	18792	 5.15%	17	 0.00%
  9:	13558	 3.72%	19	 0.01%
 10:	37071	10.16%	26	 0.01%
 11:	0	 0.00%	44	 0.01%
 12:	42	 0.01%	43	 0.01%
 13:	147	 0.04%	15	 0.00%
 14:	594	 0.16%	17	 0.00%
 15:	87359	23.94%	23	 0.01%
 16:	85205	23.35%	27	 0.01%
 17:	0	 0.00%	62	 0.02%
 18:	0	 0.00%	25	 0.01%
 19:	0	 0.00%	49	 0.01%
 20:	0	 0.00%	67556	18.61%


Global route (cpu=4.1s real=4.0s 725.2M)


*** After '-updateRemainTrks' operation: 

Usage: (15.7%H 13.8%V) = (8.986e+06um 1.459e+07um) = (721934 482774)
Overflow: 10163 = 392 (0.11% H) + 9772 (2.69% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -3:	0	 0.00%	17	 0.00%
 -2:	4	 0.00%	908	 0.25%
 -1:	386	 0.11%	8458	 2.33%
--------------------------------------
  0:	5248	 1.44%	39226	10.81%
  1:	7418	 2.03%	31910	 8.79%
  2:	9398	 2.58%	28512	 7.86%
  3:	13340	 3.66%	22929	 6.32%
  4:	18044	 4.95%	16856	 4.64%
  5:	21351	 5.85%	145196	40.01%
  6:	23770	 6.51%	960	 0.26%
  7:	23157	 6.35%	24	 0.01%
  8:	18792	 5.15%	17	 0.00%
  9:	13558	 3.72%	19	 0.01%
 10:	37071	10.16%	26	 0.01%
 11:	0	 0.00%	44	 0.01%
 12:	42	 0.01%	43	 0.01%
 13:	147	 0.04%	15	 0.00%
 14:	594	 0.16%	17	 0.00%
 15:	87359	23.94%	23	 0.01%
 16:	85205	23.35%	27	 0.01%
 17:	0	 0.00%	62	 0.02%
 18:	0	 0.00%	25	 0.01%
 19:	0	 0.00%	49	 0.01%
 20:	0	 0.00%	67556	18.61%



*** Completed Phase 1 route (0:00:05.4 716.3M) ***


Total length: 1.631e+07um, number of vias: 459416
M1(H) length: 0.000e+00um, number of vias: 232927
M2(V) length: 8.660e+06um, number of vias: 226489
M3(H) length: 7.649e+06um
*** Completed Phase 2 route (0:00:04.6 714.2M) ***

*** Finished all Phases (cpu=0:00:10.5 mem=714.2M) ***
Peak Memory Usage was 724.7M 
*** Finished trialRoute (cpu=0:00:11.5 mem=714.2M) ***

Extraction called for design 'Floating_point_co_processor_top' of instances=80716 and nets=83516 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design Floating_point_co_processor_top.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 714.188M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -8.808  | -8.808  | -5.658  |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|-25753.9 |-12790.0 |-14169.6 |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|  7850   |  2859   |  5224   |   N/A   |   N/A   |   N/A   |
|          All Paths:|  9478   |  4483   |  5228   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      5 (5)       |   -0.261   |     20 (20)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 50.522%
Routing Overflow: 0.11% H and 2.69% V
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 25.37 sec
Total Real time: 26.0 sec
Total Memory Usage: 737.734375 Mbytes
<CMD> setOptMode -yieldEffort none
<CMD> setOptMode -highEffort
**WARN: (ENCTCM-70):	Option "-highEffort" for command setOptMode is obsolete and has been replaced by "-effort high". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-effort high".
<CMD> setOptMode -maxDensity 0.95
<CMD> setOptMode -drcMargin 0.0
<CMD> setOptMode -holdTargetSlack 0.0 -setupTargetSlack 0.0
*info: Setting hold target slack to 0.000
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
<CMD> setOptMode -noSimplifyNetlist
**WARN: (ENCTCM-70):	Option "-noSimplifyNetlist" for command setOptMode is obsolete and has been replaced by "-simplifyNetlist false". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-simplifyNetlist false".
<CMD> optDesign -preCTS -drv
*info: Enabling Trial Route flow for DRV Fixing.
**WARN: (ENCOPT-6055):	The following cells have a dont_touch property but without being dont_use.
			Such configuration can impact the timing closure because they can be inserted in the netlist but never transformed again.
			It is recommended that you apply a dont_use attribute on them.
			Cell PADVDD is dont_touch but not dont_use
			Cell PADNC is dont_touch but not dont_use
			Cell PADGND is dont_touch but not dont_use
			Cell PADFC is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 737.7M **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0.0; extra slack 0.1
Hold Target Slack: user slack 0.0
*info: Setting setup target slack to 0.100
*info: Hold target slack is 0.000
*** CTE mode ***
*** Starting trialRoute (mem=741.8M) ***

There are 0 pin guide points passed to trialRoute.
Start to check current routing status for nets...
All nets are already routed correctly.
*** Finishing trialRoute (mem=741.8M) ***


------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -8.808  |
|           TNS (ns):|-25753.9 |
|    Violating Paths:|  7850   |
|          All Paths:|  9478   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      5 (5)       |   -0.261   |     20 (20)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 50.522%
------------------------------------------------------------
**optDesign ... cpu = 0:00:04, real = 0:00:04, mem = 740.9M **
*info: Start fixing DRV (Mem = 740.91M) ...
*info: Options = -maxCap -maxTran -noMaxFanout -sensitivity -backward -reduceBuffer -maxIter 2
*info: Start fixing DRV iteration 1 ...
*** Starting dpFixDRCViolation (740.9M)
*info: 105 io nets excluded
*info: 2 clock nets excluded
*info: 2 special nets excluded.
*info: 1857 no-driver nets excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.9, MEM=740.9M) ***
*info: There are 3 candidate Buffer cells
*info: There are 4 candidate Inverter cells
Initializing placement sections/sites ...
Density before buffering = 0.505217
Start fixing design rules ... (0:00:00.8 754.0M)
Done fixing design rule (0:00:01.7 755.0M)

Summary:
81 buffers added on 80 nets (with 20 drivers resized)

Density after buffering = 0.505546
default core: bins with density >  0.75 = 2.72 % ( 17 / 625 )
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode. (cpu=0:00:03.2, real=0:00:03.0)
move report: preRPlace moves 230 insts, mean move: 3.36 um, max move: 9.60 um
	max move on inst (I0/FP_PROCESSOR/SIN/MULX2/FE_OFC28327_mant2_6_): (8692.80, 6801.00) --> (8683.20, 6801.00)
move report: rPlace moves 230 insts, mean move: 3.36 um, max move: 9.60 um
	max move on inst (I0/FP_PROCESSOR/SIN/MULX2/FE_OFC28327_mant2_6_): (8692.80, 6801.00) --> (8683.20, 6801.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         9.60 um
  inst (I0/FP_PROCESSOR/SIN/MULX2/FE_OFC28327_mant2_6_) with max move: (8692.8, 6801) -> (8683.2, 6801)
  mean    (X+Y) =         3.36 um
Total instances moved : 230
*** cpu=0:00:03.4   mem=753.9M  mem(used)=4.1M***
*** Completed dpFixDRCViolation (0:00:07.9 746.0M)

*** Starting trialRoute (mem=746.0M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 105
routingBox: (1200 1500) (18099600 18070500)
coreBox:    (5301600 5301000) (12799800 12771000)
Number of multi-gpin terms=0, multi-gpins=0, moved blk term=14/1191

Phase 1a route (0:00:00.6 754.4M):
Est net length = 1.549e+07um = 7.440e+06H + 8.049e+06V
Usage: (15.0%H 13.4%V) = (8.515e+06um 1.413e+07um) = (687641 467505)
Obstruct: 4870 = 1452 (0.4%H) + 3418 (0.9%V)
Overflow: 30243 = 4564 (1.25% H) + 25680 (7.08% V)
Number obstruct path=39 reroute=0

Phase 1b route (0:00:00.7 756.4M):
Usage: (14.9%H 13.4%V) = (8.505e+06um 1.413e+07um) = (686756 467650)
Overflow: 28433 = 3533 (0.97% H) + 24900 (6.86% V)

Phase 1c route (0:00:00.5 756.4M):
Usage: (14.9%H 13.4%V) = (8.492e+06um 1.415e+07um) = (685737 468202)
Overflow: 27331 = 2975 (0.82% H) + 24355 (6.71% V)

Phase 1d route (0:00:00.5 756.4M):
Usage: (15.0%H 13.5%V) = (8.536e+06um 1.426e+07um) = (689344 471995)
Overflow: 22642 = 2024 (0.55% H) + 20619 (5.68% V)

Phase 1e route (0:00:00.8 757.1M):
Usage: (15.4%H 13.7%V) = (8.778e+06um 1.448e+07um) = (706244 479092)
Overflow: 15490 = 594 (0.16% H) + 14897 (4.10% V)

Phase 1f route (0:00:00.9 757.1M):
Usage: (15.7%H 13.8%V) = (8.986e+06um 1.460e+07um) = (722002 483077)
Overflow: 10295 = 407 (0.11% H) + 9888 (2.72% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -3:	0	 0.00%	26	 0.01%
 -2:	7	 0.00%	933	 0.26%
 -1:	397	 0.11%	8524	 2.35%
--------------------------------------
  0:	5348	 1.47%	39162	10.79%
  1:	7407	 2.03%	31939	 8.80%
  2:	9300	 2.55%	28434	 7.83%
  3:	13254	 3.63%	22997	 6.34%
  4:	18044	 4.95%	16774	 4.62%
  5:	21300	 5.84%	145221	40.01%
  6:	23925	 6.56%	957	 0.26%
  7:	23180	 6.35%	23	 0.01%
  8:	18760	 5.14%	25	 0.01%
  9:	13584	 3.72%	19	 0.01%
 10:	37031	10.15%	23	 0.01%
 11:	0	 0.00%	43	 0.01%
 12:	42	 0.01%	41	 0.01%
 13:	147	 0.04%	11	 0.00%
 14:	594	 0.16%	15	 0.00%
 15:	87359	23.94%	27	 0.01%
 16:	85205	23.35%	34	 0.01%
 17:	0	 0.00%	68	 0.02%
 18:	0	 0.00%	15	 0.00%
 19:	0	 0.00%	55	 0.02%
 20:	0	 0.00%	67552	18.61%


Global route (cpu=4.0s real=4.0s 754.9M)


*** After '-updateRemainTrks' operation: 

Usage: (15.7%H 13.8%V) = (8.986e+06um 1.460e+07um) = (722002 483077)
Overflow: 10295 = 407 (0.11% H) + 9888 (2.72% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -3:	0	 0.00%	26	 0.01%
 -2:	7	 0.00%	933	 0.26%
 -1:	397	 0.11%	8524	 2.35%
--------------------------------------
  0:	5348	 1.47%	39162	10.79%
  1:	7407	 2.03%	31939	 8.80%
  2:	9300	 2.55%	28434	 7.83%
  3:	13254	 3.63%	22997	 6.34%
  4:	18044	 4.95%	16774	 4.62%
  5:	21300	 5.84%	145221	40.01%
  6:	23925	 6.56%	957	 0.26%
  7:	23180	 6.35%	23	 0.01%
  8:	18760	 5.14%	25	 0.01%
  9:	13584	 3.72%	19	 0.01%
 10:	37031	10.15%	23	 0.01%
 11:	0	 0.00%	43	 0.01%
 12:	42	 0.01%	41	 0.01%
 13:	147	 0.04%	11	 0.00%
 14:	594	 0.16%	15	 0.00%
 15:	87359	23.94%	27	 0.01%
 16:	85205	23.35%	34	 0.01%
 17:	0	 0.00%	68	 0.02%
 18:	0	 0.00%	15	 0.00%
 19:	0	 0.00%	55	 0.02%
 20:	0	 0.00%	67552	18.61%



*** Completed Phase 1 route (0:00:05.2 746.0M) ***


Total length: 1.631e+07um, number of vias: 459790
M1(H) length: 0.000e+00um, number of vias: 233089
M2(V) length: 8.664e+06um, number of vias: 226701
M3(H) length: 7.647e+06um
*** Completed Phase 2 route (0:00:04.8 748.0M) ***

*** Finished all Phases (cpu=0:00:10.6 mem=748.0M) ***
Peak Memory Usage was 754.4M 
*** Finished trialRoute (cpu=0:00:11.6 mem=748.0M) ***

Extraction called for design 'Floating_point_co_processor_top' of instances=80797 and nets=83597 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design Floating_point_co_processor_top.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:01.0  MEM: 747.895M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.2, MEM = 741.0M)
Number of Loop : 0
Start delay calculation (mem=741.031M)...
Delay calculation completed. (cpu=0:00:05.4 real=0:00:06.0 mem=744.883M 0)
*** CDM Built up (cpu=0:00:07.9  real=0:00:08.0  mem= 744.9M) ***
*info: DRV Fixing Iteration 1.
*info: Remaining violations:
*info:   Max cap violations:    0
*info:   Max tran violations:   0
*info:   Prev Max cap violations:    5
*info:   Prev Max tran violations:   0
*info:
*info: Completed fixing DRV (CPU Time = 0:00:30, Mem = 744.88M).

------------------------------------------------------------
     Summary (cpu=0.51min real=0.50min mem=744.9M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -8.593  |
|           TNS (ns):|-25712.6 |
|    Violating Paths:|  7850   |
|          All Paths:|  9478   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 50.555%
Routing Overflow: 0.11% H and 2.72% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:37, real = 0:00:37, mem = 744.9M **
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:38, real = 0:00:38, mem = 744.9M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -8.593  | -8.593  | -5.612  |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|-25712.6 |-12740.0 |-14169.7 |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|  7850   |  2859   |  5224   |   N/A   |   N/A   |   N/A   |
|          All Paths:|  9478   |  4483   |  5228   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 50.555%
Routing Overflow: 0.11% H and 2.72% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:43, real = 0:00:43, mem = 744.9M **
*** Finished optDesign ***
<CMD> createClockTreeSpec -output encounter.cts
Checking spec file integrity...

******* createClockTreeSpec begin *******
Options:  -output encounter.cts 
createClockTreeSpec extracts the buffer list automatically.
CTE Mode
Total 1 clock roots are extracted.
*** End createClockTreeSpec (cpu=0:00:00.0, real=0:00:00.0, mem=744.9M) ***
<CMD> specifyClockTree -file encounter.cts
Checking spec file integrity...

Reading clock tree spec file 'encounter.cts' ...

RouteType               : FE_CTS_DEFAULT
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M2 M3 
Est. Cap                : 0.18116(V=0.184644 H=0.177677) (ff/um) [0.00018116]
Est. Res                : 0.0666667(V=0.1 H=0.0333333)(ohm/um) [6.66667e-05]
Est. Via Res            : 4(ohm) [4]
Est. Via Cap            : 0.563322(ff)
M1(H) w=0.9(um) s=0.9(um) p=3(um) es=5.1(um) cap=0.182(ff/um) res=0.1(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.9(um) s=0.9(um) p=2.4(um) es=3.9(um) cap=0.185(ff/um) res=0.1(ohm/um) viaRes=4(ohm) viaCap=0.453356(ff)
M3(H) w=1.5(um) s=0.9(um) p=3(um) es=4.5(um) cap=0.178(ff/um) res=0.0333(ohm/um) viaRes=4(ohm) viaCap=0.563322(ff)

RouteType               : FE_CTS_DEFAULT_LEAF
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M2 M3 
Est. Cap                : 0.18116(V=0.184644 H=0.177677) (ff/um) [0.00018116]
Est. Res                : 0.0666667(V=0.1 H=0.0333333)(ohm/um) [6.66667e-05]
Est. Via Res            : 4(ohm) [4]
Est. Via Cap            : 0.563322(ff)
M1(H) w=0.9(um) s=0.9(um) p=3(um) es=5.1(um) cap=0.182(ff/um) res=0.1(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.9(um) s=0.9(um) p=2.4(um) es=3.9(um) cap=0.185(ff/um) res=0.1(ohm/um) viaRes=4(ohm) viaCap=0.453356(ff)
M3(H) w=1.5(um) s=0.9(um) p=3(um) es=4.5(um) cap=0.178(ff/um) res=0.0333(ohm/um) viaRes=4(ohm) viaCap=0.563322(ff)


****** AutoClockRootPin ******
AutoClockRootPin 1: clk
# NoGating         NO
# SetDPinAsSync    NO
# SetIoPinAsSync   NO
# SetAsyncSRPinAsSync   NO
# SetTriStEnPinAsSync   NO
# SetBBoxPinAsSync   NO
# RouteClkNet      NO
# PostOpt          YES
# RouteType        FE_CTS_DEFAULT
# LeafRouteType    FE_CTS_DEFAULT_LEAF

***** !! NOTE !! *****

CTS treats D-pins and I/O pins as non-synchronous pins by default.
If you want to change the behavior, you need to use the SetDPinAsSync
or SetIoPinAsSync statement in the clock tree specification file,
or use the setCTSMode -traceDPinAsLeaf {true|false} command,
or use the setCTSMode -traceIoPinAsLeaf {true|false} command
before specifyClockTree command.

*** End specifyClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=754.9M) ***
<CMD> ckSynthesis -rguide cts.rguide -report report.ctsrpt -macromodel report.ctsmdl -fix_added_buffers
Redoing specifyClockTree ...
Checking spec file integrity...


ckSynthesis Option :  -rguide cts.rguide -report report.ctsrpt -macromodel report.ctsmdl -fix_added_buffers 
***** Allocate Placement Memory Finished (MEM: 751.879M)

Start to trace clock trees ...
*** Begin Tracer (mem=751.9M) ***
Tracing Clock clk ...
*** End Tracer (mem=752.9M) ***
***** Allocate Obstruction Memory  Finished (MEM: 752.285M)

****** Clock Tree (clk) Structure
Max. Skew           : 300(ps)
Max. Sink Transition: 400(ps)
Max. Buf Transition : 400(ps)
Max. Delay          : 1000(ps)
Min. Delay          : 0(ps)
Buffer              : (INVX1) (BUFX2) (INVX2) (BUFX4) (CLKBUF1) (INVX4) (INVX8) 
Nr. Subtrees                    : 2
Nr. Sinks                       : 4996
Nr.          Rising  Sync Pins  : 4996
Nr. Inverter Rising  Sync Pins  : 0
Nr.          Falling Sync Pins  : 0
Nr. Inverter Falling Sync Pins  : 0
***********************************************************
SubTree No: 0

Input_Pin:  (U38/YPAD)
Output_Pin: (U38/DI)
Output_Net: (nclk)   
**** CK_START: TopDown Tree Construction for nclk (4996-leaf) (mem=752.3M)

Find 0 route_obs, 0 place_obs, 0 cut_obs  1 fence channel(s), 
 1 channel(s).
Phase 1 (2) Starts......
Phase 2 Starts......
Total 6 topdown clustering. 
Trig. Edge Skew=224[2194,2418*] N4996 B256 G1 A640(640.0) L[7,9] C0/2 score=176833 cpu=0:01:12 mem=756M 

**** CK_END: TopDown Tree Construction for nclk (cpu=0:01:13, real=0:01:13, mem=755.9M)
Memory increase =4M



**** CK_START: Update Database (mem=755.9M)
256 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.1, real=0:00:00.0, mem=756.7M)
**** CK_START: Macro Models Generation (mem=756.7M)

**** CK_END: Macro Models Generation (cpu=0:00:00.1, real=0:00:00.0, mem=756.7M)
SubTree No: 1

Input_Pin:  (NULL)
Output_Pin: (clk)
Output_Net: (clk)   
**** CK_START: TopDown Tree Construction for clk (1-leaf) (1 macro model) (mem=756.7M)

Total 0 topdown clustering. 
Trig. Edge Skew=225[2195,2419*] N1 B0 G2 A0(0.0) L[1,1] score=153129 cpu=0:00:00.0 mem=757M 

**** CK_END: TopDown Tree Construction for clk (cpu=0:00:00.0, real=0:00:00.0, mem=756.7M)



**** CK_START: Update Database (mem=756.7M)
0 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=756.7M)
***** Start Refine Placement.....
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode. (cpu=0:00:03.3, real=0:00:03.0)
move report: preRPlace moves 665 insts, mean move: 5.40 um, max move: 32.40 um
	max move on inst (nclk__L8_I8): (5419.20, 6681.00) --> (5416.80, 6711.00)
move report: rPlace moves 665 insts, mean move: 5.40 um, max move: 32.40 um
	max move on inst (nclk__L8_I8): (5419.20, 6681.00) --> (5416.80, 6711.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        32.40 um
  inst (nclk__L8_I8) with max move: (5419.2, 6681) -> (5416.8, 6711)
  mean    (X+Y) =         5.40 um
Total instances moved : 665
*** cpu=0:00:03.5   mem=740.1M  mem(used)=1.2M***
***** Refine Placement Finished (CPU Time: 0:00:04.1  MEM: 738.820M)
checking logic of clock tree 'clk'...

#
# Mode                : Setup
# Library Name        : osu05_stdcells
# Operating Condition : typical
# Process             : 1
# Voltage             : 5
# Temperature         : 25
#
********** Clock clk Pre-Route Timing Analysis **********
Nr. of Subtrees                : 2
Nr. of Sinks                   : 4996
Nr. of Buffer                  : 256
Nr. of Level (including gates) : 9
Root Rise Input Tran           : 120(ps)
Root Fall Input Tran           : 120(ps)
Max trig. edge delay at sink(R): I0/FP_PROCESSOR/ADD/reg_stage3_reg[23]/CLK 2416.4(ps)
Min trig. edge delay at sink(R): I0/FP_PROCESSOR/SIN/ADDX5/reg_stage1_reg[22]/CLK 2194.4(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 2194.4~2416.4(ps)      0~1000(ps)          
Fall Phase Delay               : 2255.3~2476.3(ps)      0~1000(ps)          
Trig. Edge Skew                : 222(ps)                300(ps)             
Rise Skew                      : 222(ps)                
Fall Skew                      : 221(ps)                
Max. Rise Buffer Tran.         : 393.6(ps)              400(ps)             
Max. Fall Buffer Tran.         : 392.7(ps)              400(ps)             
Max. Rise Sink Tran.           : 386.6(ps)              400(ps)             
Max. Fall Sink Tran.           : 386.4(ps)              400(ps)             
Min. Rise Buffer Tran.         : 123.5(ps)              0(ps)               
Min. Fall Buffer Tran.         : 123.5(ps)              0(ps)               
Min. Rise Sink Tran.           : 230.8(ps)              0(ps)               
Min. Fall Sink Tran.           : 231.9(ps)              0(ps)               


Clock Analysis (CPU Time 0:00:00.2)



#
# Mode                : Setup
# Library Name        : osu05_stdcells
# Operating Condition : typical
# Process             : 1
# Voltage             : 5
# Temperature         : 25
#
********** Clock clk Pre-Route Timing Analysis **********
Nr. of Subtrees                : 2
Nr. of Sinks                   : 4996
Nr. of Buffer                  : 256
Nr. of Level (including gates) : 9
Root Rise Input Tran           : 120(ps)
Root Fall Input Tran           : 120(ps)
Max trig. edge delay at sink(R): I0/FP_PROCESSOR/ADD/reg_stage3_reg[23]/CLK 2416.4(ps)
Min trig. edge delay at sink(R): I0/FP_PROCESSOR/SIN/ADDX5/reg_stage1_reg[22]/CLK 2194.4(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 2194.4~2416.4(ps)      0~1000(ps)          
Fall Phase Delay               : 2255.3~2476.3(ps)      0~1000(ps)          
Trig. Edge Skew                : 222(ps)                300(ps)             
Rise Skew                      : 222(ps)                
Fall Skew                      : 221(ps)                
Max. Rise Buffer Tran.         : 393.6(ps)              400(ps)             
Max. Fall Buffer Tran.         : 392.7(ps)              400(ps)             
Max. Rise Sink Tran.           : 386.6(ps)              400(ps)             
Max. Fall Sink Tran.           : 386.4(ps)              400(ps)             
Min. Rise Buffer Tran.         : 123.5(ps)              0(ps)               
Min. Fall Buffer Tran.         : 123.5(ps)              0(ps)               
Min. Rise Sink Tran.           : 230.8(ps)              0(ps)               
Min. Fall Sink Tran.           : 231.9(ps)              0(ps)               


Clock Analysis (CPU Time 0:00:00.1)


Optimizing clock tree 'clk' ...

Calculating pre-route downstream delay for clock tree 'clk'...
*** Look For Reconvergent Clock Component ***
The clock tree clk has no reconvergent cell.
*** Look For PreservePin And Optimized CrossOver Root Pin ***
resized 0 standard cell(s).
inserted 0 standard cell(s).
*** Gated Clock Tree Optimization (cpu=0:00:00.3 real=0:00:01.0 mem=738.4M) ***
*** Finished Clock Tree Skew Optimization (cpu=0:00:00.3 real=0:00:01.0 mem=738.4M) ***

None of the clock tree buffers/gates are modified by the skew optimization.


*** None of the buffer chains at roots are modified by the fine-tune process.


#
# Mode                : Setup
# Library Name        : osu05_stdcells
# Operating Condition : typical
# Process             : 1
# Voltage             : 5
# Temperature         : 25
#
********** Clock clk Pre-Route Timing Analysis **********
Nr. of Subtrees                : 2
Nr. of Sinks                   : 4996
Nr. of Buffer                  : 256
Nr. of Level (including gates) : 9
Root Rise Input Tran           : 120(ps)
Root Fall Input Tran           : 120(ps)
Max trig. edge delay at sink(R): I0/FP_PROCESSOR/ADD/reg_stage3_reg[23]/CLK 2416.4(ps)
Min trig. edge delay at sink(R): I0/FP_PROCESSOR/SIN/ADDX5/reg_stage1_reg[22]/CLK 2194.4(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 2194.4~2416.4(ps)      0~1000(ps)          
Fall Phase Delay               : 2255.3~2476.3(ps)      0~1000(ps)          
Trig. Edge Skew                : 222(ps)                300(ps)             
Rise Skew                      : 222(ps)                
Fall Skew                      : 221(ps)                
Max. Rise Buffer Tran.         : 393.6(ps)              400(ps)             
Max. Fall Buffer Tran.         : 392.7(ps)              400(ps)             
Max. Rise Sink Tran.           : 386.6(ps)              400(ps)             
Max. Fall Sink Tran.           : 386.4(ps)              400(ps)             
Min. Rise Buffer Tran.         : 123.5(ps)              0(ps)               
Min. Fall Buffer Tran.         : 123.5(ps)              0(ps)               
Min. Rise Sink Tran.           : 230.8(ps)              0(ps)               
Min. Fall Sink Tran.           : 231.9(ps)              0(ps)               


Generating Clock Analysis Report report.ctsrpt ....
Generating Clock Routing Guide cts.rguide ....
Clock Analysis (CPU Time 0:00:00.2)


*** End ckSynthesis (cpu=0:01:20, real=0:01:20, mem=741.6M) ***
<CMD> trialRoute
*** Starting trialRoute (mem=741.6M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 105
There are 258 nets with 1 extra space.
routingBox: (1200 1500) (18099600 18070500)
coreBox:    (5301600 5301000) (12799800 12771000)
There are 1 prerouted nets with extraSpace.
Number of multi-gpin terms=0, multi-gpins=0, moved blk term=14/1190

Phase 1a route (0:00:00.3 752.1M):
Est net length = 1.564e+07um = 7.508e+06H + 8.133e+06V
Usage: (15.5%H 13.9%V) = (8.817e+06um 1.464e+07um) = (712375 484643)
Obstruct: 4871 = 1452 (0.4%H) + 3419 (0.9%V)
Overflow: 32808 = 5195 (1.42% H) + 27614 (7.61% V)
Number obstruct path=39 reroute=0

There are 1 prerouted nets with extraSpace.
Phase 1b route (0:00:00.4 753.1M):
Usage: (15.5%H 13.8%V) = (8.806e+06um 1.459e+07um) = (711507 482699)
Overflow: 29982 = 4054 (1.11% H) + 25928 (7.14% V)

Phase 1c route (0:00:00.3 753.1M):
Usage: (15.5%H 13.8%V) = (8.795e+06um 1.460e+07um) = (710608 483304)
Overflow: 28859 = 3456 (0.95% H) + 25403 (7.00% V)

Phase 1d route (0:00:00.3 753.1M):
Usage: (15.5%H 13.9%V) = (8.841e+06um 1.473e+07um) = (714436 487341)
Overflow: 23936 = 2428 (0.67% H) + 21508 (5.93% V)

Phase 1e route (0:00:00.7 753.6M):
Usage: (15.9%H 14.2%V) = (9.088e+06um 1.495e+07um) = (731446 494773)
Overflow: 16737 = 776 (0.21% H) + 15961 (4.40% V)

Phase 1f route (0:00:00.7 753.6M):
Usage: (16.3%H 14.3%V) = (9.314e+06um 1.507e+07um) = (748432 498686)
Overflow: 11231 = 582 (0.16% H) + 10649 (2.93% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -3:	0	 0.00%	47	 0.01%
 -2:	11	 0.00%	1252	 0.34%
 -1:	566	 0.16%	8797	 2.42%
--------------------------------------
  0:	5909	 1.62%	39519	10.89%
  1:	7781	 2.13%	33219	 9.15%
  2:	10037	 2.75%	28196	 7.77%
  3:	14295	 3.92%	22236	 6.13%
  4:	19101	 5.23%	15926	 4.39%
  5:	22327	 6.12%	144816	39.90%
  6:	23643	 6.48%	966	 0.27%
  7:	22303	 6.11%	31	 0.01%
  8:	16862	 4.62%	21	 0.01%
  9:	12026	 3.30%	19	 0.01%
 10:	36676	10.05%	24	 0.01%
 11:	0	 0.00%	44	 0.01%
 12:	42	 0.01%	38	 0.01%
 13:	147	 0.04%	13	 0.00%
 14:	594	 0.16%	17	 0.00%
 15:	87359	23.94%	32	 0.01%
 16:	85205	23.35%	50	 0.01%
 17:	0	 0.00%	61	 0.02%
 18:	0	 0.00%	10	 0.00%
 19:	0	 0.00%	64	 0.02%
 20:	0	 0.00%	67519	18.60%


Global route (cpu=2.8s real=3.0s 752.6M)
There are 1 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (16.3%H 14.3%V) = (9.314e+06um 1.507e+07um) = (748432 498686)
Overflow: 11231 = 582 (0.16% H) + 10649 (2.93% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -3:	0	 0.00%	47	 0.01%
 -2:	11	 0.00%	1252	 0.34%
 -1:	566	 0.16%	8797	 2.42%
--------------------------------------
  0:	5909	 1.62%	39519	10.89%
  1:	7781	 2.13%	33219	 9.15%
  2:	10037	 2.75%	28196	 7.77%
  3:	14295	 3.92%	22236	 6.13%
  4:	19101	 5.23%	15926	 4.39%
  5:	22327	 6.12%	144816	39.90%
  6:	23643	 6.48%	966	 0.27%
  7:	22303	 6.11%	31	 0.01%
  8:	16862	 4.62%	21	 0.01%
  9:	12026	 3.30%	19	 0.01%
 10:	36676	10.05%	24	 0.01%
 11:	0	 0.00%	44	 0.01%
 12:	42	 0.01%	38	 0.01%
 13:	147	 0.04%	13	 0.00%
 14:	594	 0.16%	17	 0.00%
 15:	87359	23.94%	32	 0.01%
 16:	85205	23.35%	50	 0.01%
 17:	0	 0.00%	61	 0.02%
 18:	0	 0.00%	10	 0.00%
 19:	0	 0.00%	64	 0.02%
 20:	0	 0.00%	67519	18.60%



*** Completed Phase 1 route (0:00:03.3 743.7M) ***


Total length: 1.650e+07um, number of vias: 460985
M1(H) length: 0.000e+00um, number of vias: 233601
M2(V) length: 8.759e+06um, number of vias: 227384
M3(H) length: 7.740e+06um
*** Completed Phase 2 route (0:00:03.3 750.6M) ***

*** Finished all Phases (cpu=0:00:07.0 mem=750.6M) ***
Peak Memory Usage was 752.1M 
*** Finished trialRoute (cpu=0:00:07.7 mem=750.6M) ***

<CMD> timeDesign -postCTS
*** Starting trialRoute (mem=750.6M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 105
There are 258 nets with 1 extra space.
routingBox: (1200 1500) (18099600 18070500)
coreBox:    (5301600 5301000) (12799800 12771000)
There are 1 prerouted nets with extraSpace.
Number of multi-gpin terms=0, multi-gpins=0, moved blk term=14/1190

Phase 1a route (0:00:00.5 761.4M):
Est net length = 1.564e+07um = 7.508e+06H + 8.133e+06V
Usage: (15.5%H 13.9%V) = (8.817e+06um 1.464e+07um) = (712375 484643)
Obstruct: 4871 = 1452 (0.4%H) + 3419 (0.9%V)
Overflow: 32808 = 5195 (1.42% H) + 27614 (7.61% V)
Number obstruct path=39 reroute=0

There are 1 prerouted nets with extraSpace.
Phase 1b route (0:00:00.8 764.0M):
Usage: (15.5%H 13.8%V) = (8.806e+06um 1.459e+07um) = (711507 482699)
Overflow: 29982 = 4054 (1.11% H) + 25928 (7.14% V)

Phase 1c route (0:00:00.5 764.0M):
Usage: (15.5%H 13.8%V) = (8.795e+06um 1.460e+07um) = (710608 483304)
Overflow: 28859 = 3456 (0.95% H) + 25403 (7.00% V)

Phase 1d route (0:00:00.6 764.0M):
Usage: (15.5%H 13.9%V) = (8.841e+06um 1.473e+07um) = (714436 487341)
Overflow: 23936 = 2428 (0.67% H) + 21508 (5.93% V)

Phase 1e route (0:00:00.8 764.5M):
Usage: (15.9%H 14.2%V) = (9.088e+06um 1.495e+07um) = (731446 494773)
Overflow: 16737 = 776 (0.21% H) + 15961 (4.40% V)

Phase 1f route (0:00:00.8 764.5M):
Usage: (16.3%H 14.3%V) = (9.314e+06um 1.507e+07um) = (748432 498686)
Overflow: 11231 = 582 (0.16% H) + 10649 (2.93% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -3:	0	 0.00%	47	 0.01%
 -2:	11	 0.00%	1252	 0.34%
 -1:	566	 0.16%	8797	 2.42%
--------------------------------------
  0:	5909	 1.62%	39519	10.89%
  1:	7781	 2.13%	33219	 9.15%
  2:	10037	 2.75%	28196	 7.77%
  3:	14295	 3.92%	22236	 6.13%
  4:	19101	 5.23%	15926	 4.39%
  5:	22327	 6.12%	144816	39.90%
  6:	23643	 6.48%	966	 0.27%
  7:	22303	 6.11%	31	 0.01%
  8:	16862	 4.62%	21	 0.01%
  9:	12026	 3.30%	19	 0.01%
 10:	36676	10.05%	24	 0.01%
 11:	0	 0.00%	44	 0.01%
 12:	42	 0.01%	38	 0.01%
 13:	147	 0.04%	13	 0.00%
 14:	594	 0.16%	17	 0.00%
 15:	87359	23.94%	32	 0.01%
 16:	85205	23.35%	50	 0.01%
 17:	0	 0.00%	61	 0.02%
 18:	0	 0.00%	10	 0.00%
 19:	0	 0.00%	64	 0.02%
 20:	0	 0.00%	67519	18.60%


Global route (cpu=3.9s real=4.0s 761.9M)
There are 1 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (16.3%H 14.3%V) = (9.314e+06um 1.507e+07um) = (748432 498686)
Overflow: 11231 = 582 (0.16% H) + 10649 (2.93% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -3:	0	 0.00%	47	 0.01%
 -2:	11	 0.00%	1252	 0.34%
 -1:	566	 0.16%	8797	 2.42%
--------------------------------------
  0:	5909	 1.62%	39519	10.89%
  1:	7781	 2.13%	33219	 9.15%
  2:	10037	 2.75%	28196	 7.77%
  3:	14295	 3.92%	22236	 6.13%
  4:	19101	 5.23%	15926	 4.39%
  5:	22327	 6.12%	144816	39.90%
  6:	23643	 6.48%	966	 0.27%
  7:	22303	 6.11%	31	 0.01%
  8:	16862	 4.62%	21	 0.01%
  9:	12026	 3.30%	19	 0.01%
 10:	36676	10.05%	24	 0.01%
 11:	0	 0.00%	44	 0.01%
 12:	42	 0.01%	38	 0.01%
 13:	147	 0.04%	13	 0.00%
 14:	594	 0.16%	17	 0.00%
 15:	87359	23.94%	32	 0.01%
 16:	85205	23.35%	50	 0.01%
 17:	0	 0.00%	61	 0.02%
 18:	0	 0.00%	10	 0.00%
 19:	0	 0.00%	64	 0.02%
 20:	0	 0.00%	67519	18.60%



*** Completed Phase 1 route (0:00:05.2 752.7M) ***


Total length: 1.650e+07um, number of vias: 460985
M1(H) length: 0.000e+00um, number of vias: 233601
M2(V) length: 8.759e+06um, number of vias: 227384
M3(H) length: 7.740e+06um
*** Completed Phase 2 route (0:00:04.6 750.6M) ***

*** Finished all Phases (cpu=0:00:10.4 mem=750.6M) ***
Peak Memory Usage was 761.1M 
*** Finished trialRoute (cpu=0:00:11.3 mem=750.6M) ***

Extraction called for design 'Floating_point_co_processor_top' of instances=81053 and nets=83853 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design Floating_point_co_processor_top.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 750.637M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -8.522  | -8.522  | -3.417  |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|-14547.2 |-12747.9 | -2486.4 |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|  7320   |  2878   |  4675   |   N/A   |   N/A   |   N/A   |
|          All Paths:|  9478   |  4483   |  5228   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 50.719%
Routing Overflow: 0.16% H and 2.93% V
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 26.34 sec
Total Real time: 26.0 sec
Total Memory Usage: 768.652344 Mbytes
<CMD> setExtractRCMode -default -assumeMetFill
**WARN: (ENCEXT-1086):	Option '-default' is obsolete. Use '-engine preRoute' to set extraction engine. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script and configuration file to use recommended convention.
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
<CMD> extractRC -outfile encounter.cap
Extraction called for design 'Floating_point_co_processor_top' of instances=81053 and nets=83853 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design Floating_point_co_processor_top.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.8  Real Time: 0:00:01.0  MEM: 768.652M)
<CMD> setOptMode -yieldEffort none
<CMD> setOptMode -highEffort
**WARN: (ENCTCM-70):	Option "-highEffort" for command setOptMode is obsolete and has been replaced by "-effort high". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-effort high".
<CMD> setOptMode -maxDensity 0.95
<CMD> setOptMode -drcMargin 0.0
<CMD> setOptMode -holdTargetSlack 0.0 -setupTargetSlack 0.0
*info: Setting hold target slack to 0.000
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
<CMD> setOptMode -noSimplifyNetlist
**WARN: (ENCTCM-70):	Option "-noSimplifyNetlist" for command setOptMode is obsolete and has been replaced by "-simplifyNetlist false". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-simplifyNetlist false".
<CMD> optDesign -postCTS -hold
**WARN: (ENCOPT-6055):	The following cells have a dont_touch property but without being dont_use.
			Such configuration can impact the timing closure because they can be inserted in the netlist but never transformed again.
			It is recommended that you apply a dont_use attribute on them.
			Cell PADVDD is dont_touch but not dont_use
			Cell PADNC is dont_touch but not dont_use
			Cell PADGND is dont_touch but not dont_use
			Cell PADFC is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 750.7M **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0.0
Setup Target Slack: user slack 0.0;
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
*** CTE mode ***
*** Starting trialRoute (mem=750.7M) ***

There are 0 pin guide points passed to trialRoute.
Start to check current routing status for nets...
All nets are already routed correctly.
*** Finishing trialRoute (mem=750.7M) ***

*info: All cells identified as Buffer and Delay cells:
*info: --------------------------------------------------
*info:           CLKBUF3         -   osu05_stdcells
*info:           CLKBUF2         -   osu05_stdcells
*info:             BUFX2         -   osu05_stdcells
*info:             BUFX4         -   osu05_stdcells
*info:           CLKBUF1         -   osu05_stdcells
*** Started fixing hold violations - preprocessing (CPU=0:00:00.0, REAL=0:00:00.0, totSessionCpu=0:27:00, mem=750.7M)
Setting analysis mode to hold ...
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.2, MEM = 764.7M)
Number of Loop : 0
Start delay calculation (mem=764.734M)...
Delay calculation completed. (cpu=0:00:05.2 real=0:00:05.0 mem=768.328M 0)
*** CDM Built up (cpu=0:00:07.6  real=0:00:08.0  mem= 768.3M) ***
--------------------------------------------------- 
   Hold Violation Summary with Target Slack 
--------------------------------------------------- 
 Target slack: 0.000 ns
 Worst Slack : -2.315 ns 
 TNS         : -132.805 ns 
 Viol paths  : 191 
 Max Local density  : 0.980 

 TNS and Viol paths do not include clock gating violations.
--------------------------------------------------- 
*** Started fixing hold violations, collecting hold timing for buffering (CPU=0:00:11.8, REAL=0:00:12.0, totSessionCpu=0:27:12, mem=775.0M)
Setting analysis mode to setup ...
Info: 105 io nets excluded
Info: 258 clock nets excluded from IPO operation.
setClockDomains -fromType register -toType register 
**WARN: (ENCCTE-318):	Paths not in the reg2reg domain will be added 1000ns slack adjustment
--------------------------------------------------- 
   Setup Violation Summary with Target Slack (0.000 ns)
--------------------------------------------------- 
    WNS         reg2regWns    view
   -9.487 ns     -9.487 ns  default_view_setup
--------------------------------------------------- 
 reg2reg Best WS  : -9.487 ns 
 reg2reg WS  : -9.487 ns 
 reg2reg Viol paths  : 2932 
 Worst Slack : -9.487 ns 
 Viol paths  : 2932 
--------------------------------------------------- 
*** Started fixing hold violations, collecting setup timing (CPU=0:00:27.3, REAL=0:00:27.0, totSessionCpu=0:27:27, mem=780.6M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -9.487  |
|           TNS (ns):|-16498.3 |
|    Violating Paths:|  7537   |
|          All Paths:|  9478   |
+--------------------+---------+

+--------------------+---------+
|     Hold mode      |   all   |
+--------------------+---------+
|           WNS (ns):| -2.314  |
|           TNS (ns):|-139.138 |
|    Violating Paths:|   194   |
|          All Paths:|  9478   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      5 (5)       |   -0.096   |     12 (12)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 50.719%
------------------------------------------------------------
Info: 105 io nets excluded
Info: 258 clock nets excluded from IPO operation.
*** Started fixing hold violations (CPU=0:00:29.5, REAL=0:00:29.0, totSessionCpu=0:27:30, mem=782.4M)
Density before buffering = 0.507 (fixHold)
*info:
*Info: The following delay and buffer cells will be used for hold fixing
*Info:    cell  igArea   setupDelay f/r(inTran f/r, load)    holdDelay (inTran f/r, load)
*Info:                     nanoSecond  ( nanoSecond  PF )    nanoSecond (nanoSecond  PF )
*Info:   CLKBUF3    17.0   2.073/1.812 (0.900/0.900, 3.000)   2.073/1.812 (0.900/0.900, 3.000)
*Info:   CLKBUF2    13.0   1.956/1.695 (0.900/0.900, 3.000)   1.956/1.695 (0.900/0.900, 3.000)
*Info: 
*Info:   BUFX2    3.0   0.422/0.393 (0.420/0.420, 0.200)   0.422/0.393 (0.420/0.420, 0.200)
*Info:   BUFX4    4.0   0.456/0.413 (0.420/0.420, 0.400)   0.456/0.413 (0.420/0.420, 0.400)
*Info:   CLKBUF1    9.0   1.841/1.582 (0.900/0.900, 3.000)   1.841/1.582 (0.900/0.900, 3.000)
Worst hold path end point: I0/FP_PROCESSOR/amba_slave/DETECT_RISING_EDGE/edge_ff1_reg/D net napb_clk
Iter 0: Hold WNS: -2.315 Hold TNS: -132.805 #Viol Endpoints: 191 CPU: 0:22:02
*info: Moves Generated: 0 Moves Failed: 0
*info: Moves Generated: 17 Moves Failed: 178
*info: Active Nodes: 1234 Moves Generated: 17 Moves Failed: 238 Moves Committed: 17
Worst hold path end point: U40/YPAD net npreset
Iter 1: Hold WNS: -2.112 Hold TNS: -108.258 #Viol Endpoints: 188 CPU: 0:22:03
*info: Moves Generated: 0 Moves Failed: 0
*info: Moves Generated: 17 Moves Failed: 236
*info: Active Nodes: 1257 Moves Generated: 17 Moves Failed: 299 Moves Committed: 17
Worst hold path end point: U40/YPAD net npreset
Iter 2: Hold WNS: -2.112 Hold TNS: -79.313 #Viol Endpoints: 157 CPU: 0:22:04
*info: Moves Generated: 0 Moves Failed: 0
*info: Moves Generated: 15 Moves Failed: 253
*info: Active Nodes: 1164 Moves Generated: 15 Moves Failed: 305 Moves Committed: 15
Worst hold path end point: U40/YPAD net npreset
Iter 3: Hold WNS: -2.112 Hold TNS: -40.371 #Viol Endpoints: 159 CPU: 0:22:04
*info: Moves Generated: 0 Moves Failed: 0
*info: Moves Generated: 14 Moves Failed: 272
*info: Active Nodes: 1195 Moves Generated: 14 Moves Failed: 307 Moves Committed: 14
Worst hold path end point: U40/YPAD net npreset
Iter 4: Hold WNS: -2.112 Hold TNS: -18.673 #Viol Endpoints: 104 CPU: 0:22:05
*info: Moves Generated: 0 Moves Failed: 0
*info: Moves Generated: 7 Moves Failed: 336
*info: Active Nodes: 1007 Moves Generated: 7 Moves Failed: 337 Moves Committed: 7
Worst hold path end point: U40/YPAD net npreset
Iter 5: Hold WNS: -2.112 Hold TNS: -14.542 #Viol Endpoints: 74 CPU: 0:22:05
*info: Moves Generated: 0 Moves Failed: 0
*info: Active Nodes: 871 Moves Generated: 3 Moves Failed: 332 Moves Committed: 3
Worst hold path end point: U40/YPAD net npreset
Iter 6: Hold WNS: -2.112 Hold TNS: -14.155 #Viol Endpoints: 70 CPU: 0:22:05
*info: Moves Generated: 0 Moves Failed: 0
*info: Active Nodes: 849 Moves Generated: 2 Moves Failed: 333 Moves Committed: 2
Worst hold path end point: U40/YPAD net npreset
Iter 7: Hold WNS: -2.112 Hold TNS: -14.073 #Viol Endpoints: 69 CPU: 0:22:06
*info: Moves Generated: 0 Moves Failed: 0
*info: Active Nodes: 833 Moves Generated: 1 Moves Failed: 333 Moves Committed: 1
Worst hold path end point: U40/YPAD net npreset
Iter 8: Hold WNS: -2.112 Hold TNS: -14.068 #Viol Endpoints: 68 CPU: 0:22:06
*info: Moves Generated: 0 Moves Failed: 0
*info: Active Nodes: 826 Moves Generated: 0 Moves Failed: 332 Moves Committed: 0
Worst hold path end point: U40/YPAD net npreset
Iter 9: Hold WNS: -2.112 Hold TNS: -14.068 #Viol Endpoints: 68 CPU: 0:22:06
--------------------------------------------------- 
   Hold Timing Summary (with Target-Slack) - Phase I 
--------------------------------------------------- 
View: default_view_hold 
	WNS: -0.775 
	TNS: -14.068 
	VP: 68 
	Worst hold path end point: I0/FP_PROCESSOR/parser/Data_buffer/Write_pointer/count_out_reg[1]/D 
--------------------------------------------------- 
   Setup Timing Summary (with Target-Slack) - Phase I 
--------------------------------------------------- 
View: default_view_setup 
	WNS: -9.487 
	TNS: -13970.111 
	VP: 2932 
	Worst setup path end point:I0/FP_PROCESSOR/MULT/op2_reg[22]/D 
--------------------------------------------------- 
Worst hold path end point: U40/YPAD net npreset
Iter 0: Hold WNS: -2.112 Hold TNS: -14.068 #Viol Endpoints: 68 CPU: 0:22:07
*info: Moves Generated: 0 Moves Failed: 0
*info: Active Nodes: 826 Moves Generated: 94 Moves Failed: 1 Moves Committed: 14
Worst hold path end point: U40/YPAD net npreset
Iter 1: Hold WNS: -2.112 Hold TNS: -2.199 #Viol Endpoints: 15 CPU: 0:22:08
*info: Moves Generated: 0 Moves Failed: 1
*info: Active Nodes: 218 Moves Generated: 28 Moves Failed: 1 Moves Committed: 6
Worst hold path end point: U40/YPAD net npreset
Iter 2: Hold WNS: -2.112 Hold TNS: -0.833 #Viol Endpoints: 4 CPU: 0:22:08
*info: Moves Generated: 0 Moves Failed: 1
*info: Active Nodes: 76 Moves Generated: 10 Moves Failed: 1 Moves Committed: 3
Worst hold path end point: U40/YPAD net npreset
Iter 3: Hold WNS: -2.112 Hold TNS: -0.187 #Viol Endpoints: 1 CPU: 0:22:09
*info: Moves Generated: 0 Moves Failed: 1
*info: Active Nodes: 31 Moves Generated: 5 Moves Failed: 1 Moves Committed: 2
Worst hold path end point: U40/YPAD net npreset
Iter 4: Hold WNS: -2.112 Hold TNS: -0.015 #Viol Endpoints: 1 CPU: 0:22:09
*info: Moves Generated: 0 Moves Failed: 1
*info: Active Nodes: 27 Moves Generated: 3 Moves Failed: 1 Moves Committed: 1
Worst hold path end point: U40/YPAD net npreset
Iter 5: Hold WNS: -2.112 Hold TNS: 0.000 #Viol Endpoints: 0 CPU: 0:22:09
*info: Moves Generated: 0 Moves Failed: 1
*info: Active Nodes: 3 Moves Generated: 0 Moves Failed: 1 Moves Committed: 0
Worst hold path end point: U40/YPAD net npreset
Iter 6: Hold WNS: -2.112 Hold TNS: 0.000 #Viol Endpoints: 0 CPU: 0:22:10
--------------------------------------------------- 
   Hold Timing Summary (with Target-Slack) - Phase II 
--------------------------------------------------- 
View: default_view_hold 
	WNS: 0.005 
	TNS: 0.000 
	VP: 0 
	Worst hold path end point: I0/FP_PROCESSOR/scheduler/Input_Buffer/data_reg[7][3]/D 
--------------------------------------------------- 
   Setup Timing Summary (with Target-Slack) - Phase II 
--------------------------------------------------- 
View: default_view_setup 
	WNS: -9.487 
	TNS: -13970.490 
	VP: 2932 
	Worst setup path end point:I0/FP_PROCESSOR/MULT/op2_reg[22]/D 
--------------------------------------------------- 
--------------------------------------------------- 
   Hold Timing Summary (with Target-Slack) - Before NR 
--------------------------------------------------- 
View: default_view_hold 
	WNS: 0.005 
	TNS: 0.000 
	VP: 0 
	Worst hold path end point: I0/FP_PROCESSOR/scheduler/Input_Buffer/data_reg[7][3]/D 
--------------------------------------------------- 
   Setup Timing Summary (with Target-Slack) - Before NR 
--------------------------------------------------- 
View: default_view_setup 
	WNS: -9.487 
	TNS: -13970.490 
	VP: 2932 
	Worst setup path end point:I0/FP_PROCESSOR/MULT/op2_reg[22]/D 
--------------------------------------------------- 
Density after buffering = 0.508 (fixHold)
*info:
*info: Commit Summary: 
*info: Selected 102 nets for commit
*info: Added a total of 102 cells to fix/reduce hold violation
*info:
*info:           23 cells of type 'CLKBUF3' used
*info:            7 cells of type 'CLKBUF2' used
*info:            7 cells of type 'CLKBUF1' used
*info:            8 cells of type 'BUFX4' used
*info:           57 cells of type 'BUFX2' used
---------------------------------------------------
   Hold Timing Violated Nets Summary
---------------------------------------------------
*info: Total 2 net(s) have violated hold timing slacks.
*info:      1 net(s): Could not be fixed because they are set as dont_touch.
*info:      1 net(s): Could not be fixed because "no valid node" were found on net.
---------------------------------------------------
*info:
*** Finished hold time fix (CPU=0:00:39.8, REAL=0:00:40.0, totSessionCpu=0:27:40, mem=781.1M) ***
Starting refinePlace ...
  Spread Effort: high, pre-route mode. (cpu=0:00:02.2, real=0:00:02.0)
move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.00 um
  mean    (X+Y) =         0.00 um
Total instances moved : 0
*** cpu=0:00:02.5   mem=785.5M  mem(used)=4.4M***
Ripped up 0 affected routes.
Total net length = 1.471e+07 (7.034e+06 7.675e+06) (ext = 0.000e+00)
default core: bins with density >  0.75 =    0 % ( 0 / 625 )
*** Starting trialRoute (mem=782.1M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 105
There are 258 nets with 1 extra space.
routingBox: (1200 1500) (18099600 18070500)
coreBox:    (5301600 5301000) (12799800 12771000)
There are 1 prerouted nets with extraSpace.
Number of multi-gpin terms=0, multi-gpins=0, moved blk term=14/1190

Phase 1a route (0:00:00.5 792.9M):
Est net length = 1.565e+07um = 7.511e+06H + 8.135e+06V
Usage: (15.5%H 13.9%V) = (8.820e+06um 1.465e+07um) = (712640 484907)
Obstruct: 4871 = 1452 (0.4%H) + 3419 (0.9%V)
Overflow: 32822 = 5204 (1.43% H) + 27618 (7.61% V)
Number obstruct path=39 reroute=0

There are 1 prerouted nets with extraSpace.
Phase 1b route (0:00:00.9 795.5M):
Usage: (15.5%H 13.8%V) = (8.809e+06um 1.459e+07um) = (711768 482962)
Overflow: 29995 = 4055 (1.11% H) + 25939 (7.15% V)

Phase 1c route (0:00:00.5 795.5M):
Usage: (15.5%H 13.8%V) = (8.798e+06um 1.461e+07um) = (710870 483562)
Overflow: 28869 = 3457 (0.95% H) + 25412 (7.00% V)

Phase 1d route (0:00:00.6 795.5M):
Usage: (15.5%H 13.9%V) = (8.844e+06um 1.473e+07um) = (714696 487597)
Overflow: 23957 = 2428 (0.67% H) + 21529 (5.93% V)

Phase 1e route (0:00:00.8 796.0M):
Usage: (15.9%H 14.2%V) = (9.091e+06um 1.496e+07um) = (731698 495044)
Overflow: 16752 = 776 (0.21% H) + 15976 (4.40% V)

Phase 1f route (0:00:00.9 796.0M):
Usage: (16.3%H 14.3%V) = (9.318e+06um 1.507e+07um) = (748716 498967)
Overflow: 11239 = 583 (0.16% H) + 10656 (2.94% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -3:	0	 0.00%	47	 0.01%
 -2:	11	 0.00%	1252	 0.34%
 -1:	567	 0.16%	8804	 2.43%
--------------------------------------
  0:	5916	 1.62%	39516	10.89%
  1:	7779	 2.13%	33269	 9.17%
  2:	10042	 2.75%	28231	 7.78%
  3:	14311	 3.92%	22224	 6.12%
  4:	19102	 5.24%	16036	 4.42%
  5:	22423	 6.15%	144631	39.85%
  6:	23556	 6.46%	964	 0.27%
  7:	22383	 6.13%	31	 0.01%
  8:	16773	 4.60%	21	 0.01%
  9:	12300	 3.37%	19	 0.01%
 10:	36374	 9.97%	24	 0.01%
 11:	0	 0.00%	44	 0.01%
 12:	98	 0.03%	38	 0.01%
 13:	104	 0.03%	13	 0.00%
 14:	88	 0.02%	17	 0.00%
 15:	87871	24.08%	32	 0.01%
 16:	85186	23.35%	50	 0.01%
 17:	0	 0.00%	61	 0.02%
 18:	0	 0.00%	10	 0.00%
 19:	0	 0.00%	64	 0.02%
 20:	0	 0.00%	67519	18.60%


Global route (cpu=4.2s real=5.0s 793.4M)
There are 1 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (16.3%H 14.3%V) = (9.318e+06um 1.507e+07um) = (748716 498967)
Overflow: 11239 = 583 (0.16% H) + 10656 (2.94% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -3:	0	 0.00%	47	 0.01%
 -2:	11	 0.00%	1252	 0.34%
 -1:	567	 0.16%	8804	 2.43%
--------------------------------------
  0:	5916	 1.62%	39516	10.89%
  1:	7779	 2.13%	33269	 9.17%
  2:	10042	 2.75%	28231	 7.78%
  3:	14311	 3.92%	22224	 6.12%
  4:	19102	 5.24%	16036	 4.42%
  5:	22423	 6.15%	144631	39.85%
  6:	23556	 6.46%	964	 0.27%
  7:	22383	 6.13%	31	 0.01%
  8:	16773	 4.60%	21	 0.01%
  9:	12300	 3.37%	19	 0.01%
 10:	36374	 9.97%	24	 0.01%
 11:	0	 0.00%	44	 0.01%
 12:	98	 0.03%	38	 0.01%
 13:	104	 0.03%	13	 0.00%
 14:	88	 0.02%	17	 0.00%
 15:	87871	24.08%	32	 0.01%
 16:	85186	23.35%	50	 0.01%
 17:	0	 0.00%	61	 0.02%
 18:	0	 0.00%	10	 0.00%
 19:	0	 0.00%	64	 0.02%
 20:	0	 0.00%	67519	18.60%



*** Completed Phase 1 route (0:00:05.7 784.2M) ***


Total length: 1.650e+07um, number of vias: 461337
M1(H) length: 0.000e+00um, number of vias: 233805
M2(V) length: 8.762e+06um, number of vias: 227532
M3(H) length: 7.742e+06um
*** Completed Phase 2 route (0:00:04.7 782.1M) ***

*** Finished all Phases (cpu=0:00:10.9 mem=782.1M) ***
Peak Memory Usage was 792.6M 
*** Finished trialRoute (cpu=0:00:12.1 mem=782.1M) ***

Extraction called for design 'Floating_point_co_processor_top' of instances=81155 and nets=83955 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design Floating_point_co_processor_top.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:01.0  MEM: 764.250M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.2, MEM = 778.3M)
Number of Loop : 0
Start delay calculation (mem=778.285M)...
Delay calculation completed. (cpu=0:00:05.2 real=0:00:05.0 mem=782.137M 0)
*** CDM Built up (cpu=0:00:07.7  real=0:00:07.0  mem= 782.1M) ***
**optDesign ... cpu = 0:01:06, real = 0:01:07, mem = 782.1M **
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:01:08, real = 0:01:09, mem = 782.1M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -9.476  | -9.476  | -4.645  |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|-16478.0 |-13953.8 | -3437.7 |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|  7539   |  2933   |  4839   |   N/A   |   N/A   |   N/A   |
|          All Paths:|  9478   |  4483   |  5228   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -2.111  |  0.297  | -2.111  |   N/A   |   N/A   |   N/A   |
|           TNS (ns):| -11.601 |  0.000  | -11.601 |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|   24    |    0    |   24    |   N/A   |   N/A   |   N/A   |
|          All Paths:|  9478   |  4483   |  5228   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      4 (4)       |   -0.097   |     11 (11)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 50.815%
Routing Overflow: 0.16% H and 2.94% V
------------------------------------------------------------
**optDesign ... cpu = 0:01:24, real = 0:01:25, mem = 764.2M **
*** Finished optDesign ***
<CMD> optDesign -postCTS -drv
*info: Enabling Trial Route flow for DRV Fixing.
**WARN: (ENCOPT-6055):	The following cells have a dont_touch property but without being dont_use.
			Such configuration can impact the timing closure because they can be inserted in the netlist but never transformed again.
			It is recommended that you apply a dont_use attribute on them.
			Cell PADVDD is dont_touch but not dont_use
			Cell PADNC is dont_touch but not dont_use
			Cell PADGND is dont_touch but not dont_use
			Cell PADFC is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 764.2M **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0.0
Setup Target Slack: user slack 0.0; extra slack 0.1
*info: Setting setup target slack to 0.100
*info: Hold target slack is 0.000
*** CTE mode ***
*** Starting trialRoute (mem=764.2M) ***

There are 0 pin guide points passed to trialRoute.
Start to check current routing status for nets...
All nets are already routed correctly.
*** Finishing trialRoute (mem=764.2M) ***


------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -9.476  |
|           TNS (ns):|-16478.0 |
|    Violating Paths:|  7539   |
|          All Paths:|  9478   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      4 (4)       |   -0.097   |     11 (11)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 50.815%
------------------------------------------------------------
**optDesign ... cpu = 0:00:11, real = 0:00:11, mem = 782.1M **
*** Starting optimizing excluded clock nets MEM= 782.1M) ***
*info: No excluded clock nets to be optimized.
*** Completed optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 782.1M) ***
*** Starting optimizing excluded clock nets MEM= 782.1M) ***
*info: No excluded clock nets to be optimized.
*** Completed optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 782.1M) ***
*info: Start fixing DRV (Mem = 782.14M) ...
*info: Options = -maxCap -maxTran -noMaxFanout -sensitivity -backward -reduceBuffer -maxIter 2
*info: Start fixing DRV iteration 1 ...
*** Starting dpFixDRCViolation (782.1M)
*info: 105 io nets excluded
*info: 258 clock nets excluded
*info: 2 special nets excluded.
*info: 1857 no-driver nets excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.9, MEM=782.1M) ***
*info: There are 3 candidate Buffer cells
*info: There are 4 candidate Inverter cells
Initializing placement sections/sites ...
Density before buffering = 0.508153
Start fixing design rules ... (0:00:00.8 786.0M)
Done fixing design rule (0:00:02.5 786.0M)

Summary:
266 buffers added on 256 nets (with 99 drivers resized)

Density after buffering = 0.509296
default core: bins with density >  0.75 =    0 % ( 0 / 625 )
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode. (cpu=0:00:03.5, real=0:00:04.0)
move report: preRPlace moves 409 insts, mean move: 5.98 um, max move: 82.80 um
	max move on inst (I0/FP_PROCESSOR/amba_slave/FE_OFC5883_npslverr): (5301.60, 6141.00) --> (5354.40, 6171.00)
move report: rPlace moves 409 insts, mean move: 5.98 um, max move: 82.80 um
	max move on inst (I0/FP_PROCESSOR/amba_slave/FE_OFC5883_npslverr): (5301.60, 6141.00) --> (5354.40, 6171.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        82.80 um
  inst (I0/FP_PROCESSOR/amba_slave/FE_OFC5883_npslverr) with max move: (5301.6, 6141) -> (5354.4, 6171)
  mean    (X+Y) =         5.98 um
Total instances moved : 409
*** cpu=0:00:03.6   mem=786.0M  mem(used)=0.1M***
*** Completed dpFixDRCViolation (0:00:08.9 784.1M)

*** Starting trialRoute (mem=784.1M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 105
There are 258 nets with 1 extra space.
routingBox: (1200 1500) (18099600 18070500)
coreBox:    (5301600 5301000) (12799800 12771000)
There are 1 prerouted nets with extraSpace.
Number of multi-gpin terms=0, multi-gpins=0, moved blk term=14/1191

Phase 1a route (0:00:00.4 794.6M):
Est net length = 1.568e+07um = 7.523e+06H + 8.159e+06V
Usage: (15.5%H 13.9%V) = (8.834e+06um 1.469e+07um) = (713797 486230)
Obstruct: 4872 = 1452 (0.4%H) + 3420 (0.9%V)
Overflow: 33299 = 5188 (1.42% H) + 28110 (7.75% V)
Number obstruct path=39 reroute=0

There are 1 prerouted nets with extraSpace.
Phase 1b route (0:00:00.8 796.6M):
Usage: (15.5%H 13.9%V) = (8.824e+06um 1.463e+07um) = (712984 484266)
Overflow: 30438 = 4105 (1.12% H) + 26333 (7.26% V)

Phase 1c route (0:00:00.5 796.6M):
Usage: (15.5%H 13.9%V) = (8.814e+06um 1.465e+07um) = (712125 484874)
Overflow: 29255 = 3475 (0.95% H) + 25780 (7.10% V)

Phase 1d route (0:00:00.5 796.6M):
Usage: (15.6%H 14.0%V) = (8.859e+06um 1.477e+07um) = (715939 488927)
Overflow: 24328 = 2457 (0.67% H) + 21871 (6.03% V)

Phase 1e route (0:00:00.8 796.6M):
Usage: (15.9%H 14.2%V) = (9.110e+06um 1.499e+07um) = (733044 496220)
Overflow: 17005 = 823 (0.23% H) + 16182 (4.46% V)

Phase 1f route (0:00:00.8 796.6M):
Usage: (16.3%H 14.3%V) = (9.327e+06um 1.510e+07um) = (749597 499847)
Overflow: 11741 = 620 (0.17% H) + 11120 (3.06% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -3:	0	 0.00%	54	 0.01%
 -2:	8	 0.00%	1385	 0.38%
 -1:	609	 0.17%	9068	 2.50%
--------------------------------------
  0:	5865	 1.61%	39486	10.88%
  1:	8021	 2.20%	32923	 9.07%
  2:	9855	 2.70%	28455	 7.84%
  3:	14250	 3.91%	22113	 6.09%
  4:	19205	 5.26%	16036	 4.42%
  5:	22335	 6.12%	144498	39.82%
  6:	23869	 6.54%	962	 0.27%
  7:	22117	 6.06%	21	 0.01%
  8:	16939	 4.64%	22	 0.01%
  9:	12010	 3.29%	13	 0.00%
 10:	36454	 9.99%	15	 0.00%
 11:	7	 0.00%	36	 0.01%
 12:	85	 0.02%	38	 0.01%
 13:	91	 0.02%	19	 0.01%
 14:	101	 0.03%	19	 0.01%
 15:	87937	24.10%	32	 0.01%
 16:	85126	23.33%	48	 0.01%
 17:	0	 0.00%	64	 0.02%
 18:	0	 0.00%	31	 0.01%
 19:	0	 0.00%	64	 0.02%
 20:	0	 0.00%	67514	18.60%


Global route (cpu=3.8s real=3.0s 794.6M)
There are 1 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (16.3%H 14.3%V) = (9.327e+06um 1.510e+07um) = (749597 499847)
Overflow: 11741 = 620 (0.17% H) + 11120 (3.06% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -3:	0	 0.00%	54	 0.01%
 -2:	8	 0.00%	1385	 0.38%
 -1:	609	 0.17%	9068	 2.50%
--------------------------------------
  0:	5865	 1.61%	39486	10.88%
  1:	8021	 2.20%	32923	 9.07%
  2:	9855	 2.70%	28455	 7.84%
  3:	14250	 3.91%	22113	 6.09%
  4:	19205	 5.26%	16036	 4.42%
  5:	22335	 6.12%	144498	39.82%
  6:	23869	 6.54%	962	 0.27%
  7:	22117	 6.06%	21	 0.01%
  8:	16939	 4.64%	22	 0.01%
  9:	12010	 3.29%	13	 0.00%
 10:	36454	 9.99%	15	 0.00%
 11:	7	 0.00%	36	 0.01%
 12:	85	 0.02%	38	 0.01%
 13:	91	 0.02%	19	 0.01%
 14:	101	 0.03%	19	 0.01%
 15:	87937	24.10%	32	 0.01%
 16:	85126	23.33%	48	 0.01%
 17:	0	 0.00%	64	 0.02%
 18:	0	 0.00%	31	 0.01%
 19:	0	 0.00%	64	 0.02%
 20:	0	 0.00%	67514	18.60%



*** Completed Phase 1 route (0:00:05.0 786.2M) ***


Total length: 1.653e+07um, number of vias: 462048
M1(H) length: 0.000e+00um, number of vias: 234337
M2(V) length: 8.777e+06um, number of vias: 227711
M3(H) length: 7.750e+06um
*** Completed Phase 2 route (0:00:04.0 784.1M) ***

*** Finished all Phases (cpu=0:00:09.5 mem=784.1M) ***
Peak Memory Usage was 794.6M 
*** Finished trialRoute (cpu=0:00:10.4 mem=784.1M) ***

Extraction called for design 'Floating_point_co_processor_top' of instances=81421 and nets=84221 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design Floating_point_co_processor_top.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 784.129M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.1, MEM = 780.3M)
Number of Loop : 0
Start delay calculation (mem=780.277M)...
Delay calculation completed. (cpu=0:00:05.0 real=0:00:05.0 mem=784.195M 0)
*** CDM Built up (cpu=0:00:07.2  real=0:00:07.0  mem= 784.2M) ***
*info: DRV Fixing Iteration 1.
*info: Remaining violations:
*info:   Max cap violations:    2
*info:   Max tran violations:   0
*info:   Prev Max cap violations:    4
*info:   Prev Max tran violations:   0
*info: Start fixing DRV iteration 2 ...
*** Starting dpFixDRCViolation (784.2M)
*info: 105 io nets excluded
*info: 258 clock nets excluded
*info: 2 special nets excluded.
*info: 1857 no-driver nets excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:01.0, MEM=784.2M) ***
Start fixing design rules ... (0:00:00.9 786.1M)
Done fixing design rule (0:00:01.8 786.1M)

Summary:
50 buffers added on 41 nets (with 39 drivers resized)

Density after buffering = 0.509509
default core: bins with density >  0.75 =    0 % ( 0 / 625 )
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode. (cpu=0:00:03.3, real=0:00:03.0)
move report: preRPlace moves 126 insts, mean move: 9.02 um, max move: 74.40 um
	max move on inst (I0/FP_PROCESSOR/State_memory/memOut/FE_OFC28465_nprdata_6_): (5308.80, 6801.00) --> (5323.20, 6861.00)
move report: rPlace moves 126 insts, mean move: 9.02 um, max move: 74.40 um
	max move on inst (I0/FP_PROCESSOR/State_memory/memOut/FE_OFC28465_nprdata_6_): (5308.80, 6801.00) --> (5323.20, 6861.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        74.40 um
  inst (I0/FP_PROCESSOR/State_memory/memOut/FE_OFC28465_nprdata_6_) with max move: (5308.8, 6801) -> (5323.2, 6861)
  mean    (X+Y) =         9.02 um
Total instances moved : 126
*** cpu=0:00:03.5   mem=786.0M  mem(used)=0.1M***
*** Completed dpFixDRCViolation (0:00:08.3 784.2M)

*** Starting trialRoute (mem=784.2M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 105
There are 258 nets with 1 extra space.
routingBox: (1200 1500) (18099600 18070500)
coreBox:    (5301600 5301000) (12799800 12771000)
There are 1 prerouted nets with extraSpace.
Number of multi-gpin terms=0, multi-gpins=0, moved blk term=14/1191

Phase 1a route (0:00:00.4 794.7M):
Est net length = 1.569e+07um = 7.526e+06H + 8.161e+06V
Usage: (15.5%H 13.9%V) = (8.837e+06um 1.470e+07um) = (714040 486390)
Obstruct: 4872 = 1452 (0.4%H) + 3420 (0.9%V)
Overflow: 33266 = 5173 (1.42% H) + 28093 (7.74% V)
Number obstruct path=39 reroute=0

There are 1 prerouted nets with extraSpace.
Phase 1b route (0:00:00.8 796.7M):
Usage: (15.5%H 13.9%V) = (8.826e+06um 1.464e+07um) = (713187 484426)
Overflow: 30488 = 4083 (1.12% H) + 26405 (7.28% V)

Phase 1c route (0:00:00.5 796.7M):
Usage: (15.5%H 13.9%V) = (8.816e+06um 1.466e+07um) = (712353 485040)
Overflow: 29339 = 3486 (0.96% H) + 25853 (7.12% V)

Phase 1d route (0:00:00.6 796.7M):
Usage: (15.6%H 14.0%V) = (8.863e+06um 1.478e+07um) = (716208 489084)
Overflow: 24398 = 2492 (0.68% H) + 21907 (6.04% V)

Phase 1e route (0:00:00.8 796.7M):
Usage: (15.9%H 14.2%V) = (9.117e+06um 1.500e+07um) = (733508 496507)
Overflow: 16981 = 821 (0.22% H) + 16160 (4.45% V)

Phase 1f route (0:00:00.8 796.7M):
Usage: (16.3%H 14.3%V) = (9.332e+06um 1.511e+07um) = (749998 500285)
Overflow: 11685 = 590 (0.16% H) + 11095 (3.06% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -4:	0	 0.00%	3	 0.00%
 -3:	0	 0.00%	42	 0.01%
 -2:	14	 0.00%	1396	 0.38%
 -1:	570	 0.16%	9042	 2.49%
--------------------------------------
  0:	5975	 1.64%	39516	10.89%
  1:	7941	 2.18%	33013	 9.10%
  2:	9814	 2.69%	28385	 7.82%
  3:	14254	 3.91%	22117	 6.09%
  4:	19370	 5.31%	16142	 4.45%
  5:	22387	 6.14%	144348	39.77%
  6:	23666	 6.49%	969	 0.27%
  7:	22215	 6.09%	29	 0.01%
  8:	16796	 4.60%	23	 0.01%
  9:	12269	 3.36%	24	 0.01%
 10:	36266	 9.94%	17	 0.00%
 11:	0	 0.00%	48	 0.01%
 12:	92	 0.03%	40	 0.01%
 13:	105	 0.03%	8	 0.00%
 14:	95	 0.03%	14	 0.00%
 15:	87887	24.09%	33	 0.01%
 16:	85168	23.34%	53	 0.01%
 17:	0	 0.00%	76	 0.02%
 18:	0	 0.00%	33	 0.01%
 19:	0	 0.00%	54	 0.01%
 20:	0	 0.00%	67491	18.60%


Global route (cpu=3.8s real=3.0s 794.7M)
There are 1 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (16.3%H 14.3%V) = (9.332e+06um 1.511e+07um) = (749998 500285)
Overflow: 11685 = 590 (0.16% H) + 11095 (3.06% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -4:	0	 0.00%	3	 0.00%
 -3:	0	 0.00%	42	 0.01%
 -2:	14	 0.00%	1396	 0.38%
 -1:	570	 0.16%	9042	 2.49%
--------------------------------------
  0:	5975	 1.64%	39516	10.89%
  1:	7941	 2.18%	33013	 9.10%
  2:	9814	 2.69%	28385	 7.82%
  3:	14254	 3.91%	22117	 6.09%
  4:	19370	 5.31%	16142	 4.45%
  5:	22387	 6.14%	144348	39.77%
  6:	23666	 6.49%	969	 0.27%
  7:	22215	 6.09%	29	 0.01%
  8:	16796	 4.60%	23	 0.01%
  9:	12269	 3.36%	24	 0.01%
 10:	36266	 9.94%	17	 0.00%
 11:	0	 0.00%	48	 0.01%
 12:	92	 0.03%	40	 0.01%
 13:	105	 0.03%	8	 0.00%
 14:	95	 0.03%	14	 0.00%
 15:	87887	24.09%	33	 0.01%
 16:	85168	23.34%	53	 0.01%
 17:	0	 0.00%	76	 0.02%
 18:	0	 0.00%	33	 0.01%
 19:	0	 0.00%	54	 0.01%
 20:	0	 0.00%	67491	18.60%



*** Completed Phase 1 route (0:00:05.0 786.3M) ***


Total length: 1.654e+07um, number of vias: 462409
M1(H) length: 0.000e+00um, number of vias: 234437
M2(V) length: 8.786e+06um, number of vias: 227972
M3(H) length: 7.754e+06um
*** Completed Phase 2 route (0:00:03.9 784.2M) ***

*** Finished all Phases (cpu=0:00:09.4 mem=784.2M) ***
Peak Memory Usage was 794.7M 
*** Finished trialRoute (cpu=0:00:10.4 mem=784.2M) ***

Extraction called for design 'Floating_point_co_processor_top' of instances=81471 and nets=84271 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design Floating_point_co_processor_top.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 784.195M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.1, MEM = 780.3M)
Number of Loop : 0
Start delay calculation (mem=780.277M)...
Delay calculation completed. (cpu=0:00:05.1 real=0:00:05.0 mem=784.195M 0)
*** CDM Built up (cpu=0:00:07.2  real=0:00:07.0  mem= 784.2M) ***
*info: DRV Fixing Iteration 2.
*info: Remaining violations:
*info:   Max cap violations:    1
*info:   Max tran violations:   0
*info:   Prev Max cap violations:    2
*info:   Prev Max tran violations:   0
*info: Start fixing DRV while maintaining existing placement ...
*** Starting dpFixDRCViolation (784.2M)
*info: 105 io nets excluded
*info: 258 clock nets excluded
*info: 2 special nets excluded.
*info: 1857 no-driver nets excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.9, MEM=784.2M) ***
Start fixing design rules ... (0:00:00.8 786.1M)
Done fixing design rule (0:00:03.0 788.1M)

Summary:
50 buffers added on 50 nets (with 0 driver resized)

Density after buffering = 0.509837
default core: bins with density >  0.75 =    0 % ( 0 / 625 )
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode. (cpu=0:00:02.2, real=0:00:02.0)
move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.00 um
  mean    (X+Y) =         0.00 um
Total instances moved : 0
*** cpu=0:00:02.4   mem=789.9M  mem(used)=0.1M***
*** Completed dpFixDRCViolation (0:00:08.0 788.1M)

*** Starting trialRoute (mem=788.1M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 105
There are 258 nets with 1 extra space.
routingBox: (1200 1500) (18099600 18070500)
coreBox:    (5301600 5301000) (12799800 12771000)
There are 1 prerouted nets with extraSpace.
Number of multi-gpin terms=0, multi-gpins=0, moved blk term=14/1191

Phase 1a route (0:00:00.4 798.6M):
Est net length = 1.569e+07um = 7.528e+06H + 8.163e+06V
Usage: (15.5%H 13.9%V) = (8.839e+06um 1.470e+07um) = (714252 486539)
Obstruct: 4872 = 1452 (0.4%H) + 3420 (0.9%V)
Overflow: 33230 = 5123 (1.40% H) + 28107 (7.74% V)
Number obstruct path=39 reroute=0

There are 1 prerouted nets with extraSpace.
Phase 1b route (0:00:00.8 800.6M):
Usage: (15.5%H 13.9%V) = (8.829e+06um 1.464e+07um) = (713403 484575)
Overflow: 30478 = 4080 (1.12% H) + 26397 (7.27% V)

Phase 1c route (0:00:00.5 800.6M):
Usage: (15.5%H 13.9%V) = (8.819e+06um 1.466e+07um) = (712586 485175)
Overflow: 29268 = 3431 (0.94% H) + 25837 (7.12% V)

Phase 1d route (0:00:00.6 800.6M):
Usage: (15.6%H 14.0%V) = (8.866e+06um 1.478e+07um) = (716462 489280)
Overflow: 24414 = 2481 (0.68% H) + 21933 (6.04% V)

Phase 1e route (0:00:00.8 800.6M):
Usage: (16.0%H 14.2%V) = (9.118e+06um 1.500e+07um) = (733726 496440)
Overflow: 17016 = 855 (0.23% H) + 16161 (4.45% V)

Phase 1f route (0:00:00.8 800.6M):
Usage: (16.3%H 14.3%V) = (9.338e+06um 1.511e+07um) = (750518 500334)
Overflow: 11634 = 668 (0.18% H) + 10966 (3.02% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -4:	0	 0.00%	1	 0.00%
 -3:	0	 0.00%	45	 0.01%
 -2:	17	 0.00%	1309	 0.36%
 -1:	644	 0.18%	9035	 2.49%
--------------------------------------
  0:	5941	 1.63%	39680	10.93%
  1:	7887	 2.16%	33140	 9.13%
  2:	10050	 2.75%	28182	 7.77%
  3:	14257	 3.91%	22137	 6.10%
  4:	19264	 5.28%	16173	 4.46%
  5:	22215	 6.09%	144303	39.76%
  6:	23706	 6.50%	969	 0.27%
  7:	22193	 6.08%	24	 0.01%
  8:	16945	 4.64%	22	 0.01%
  9:	11960	 3.28%	16	 0.00%
 10:	36458	 9.99%	17	 0.00%
 11:	0	 0.00%	44	 0.01%
 12:	92	 0.03%	35	 0.01%
 13:	105	 0.03%	16	 0.00%
 14:	95	 0.03%	18	 0.00%
 15:	87887	24.09%	40	 0.01%
 16:	85168	23.34%	66	 0.02%
 17:	0	 0.00%	79	 0.02%
 18:	0	 0.00%	28	 0.01%
 19:	0	 0.00%	62	 0.02%
 20:	0	 0.00%	67475	18.59%


Global route (cpu=3.9s real=4.0s 798.6M)
There are 1 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (16.3%H 14.3%V) = (9.338e+06um 1.511e+07um) = (750518 500334)
Overflow: 11634 = 668 (0.18% H) + 10966 (3.02% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -4:	0	 0.00%	1	 0.00%
 -3:	0	 0.00%	45	 0.01%
 -2:	17	 0.00%	1309	 0.36%
 -1:	644	 0.18%	9035	 2.49%
--------------------------------------
  0:	5941	 1.63%	39680	10.93%
  1:	7887	 2.16%	33140	 9.13%
  2:	10050	 2.75%	28182	 7.77%
  3:	14257	 3.91%	22137	 6.10%
  4:	19264	 5.28%	16173	 4.46%
  5:	22215	 6.09%	144303	39.76%
  6:	23706	 6.50%	969	 0.27%
  7:	22193	 6.08%	24	 0.01%
  8:	16945	 4.64%	22	 0.01%
  9:	11960	 3.28%	16	 0.00%
 10:	36458	 9.99%	17	 0.00%
 11:	0	 0.00%	44	 0.01%
 12:	92	 0.03%	35	 0.01%
 13:	105	 0.03%	16	 0.00%
 14:	95	 0.03%	18	 0.00%
 15:	87887	24.09%	40	 0.01%
 16:	85168	23.34%	66	 0.02%
 17:	0	 0.00%	79	 0.02%
 18:	0	 0.00%	28	 0.01%
 19:	0	 0.00%	62	 0.02%
 20:	0	 0.00%	67475	18.59%



*** Completed Phase 1 route (0:00:05.1 790.2M) ***


Total length: 1.654e+07um, number of vias: 462587
M1(H) length: 0.000e+00um, number of vias: 234537
M2(V) length: 8.784e+06um, number of vias: 228050
M3(H) length: 7.758e+06um
*** Completed Phase 2 route (0:00:04.0 788.1M) ***

*** Finished all Phases (cpu=0:00:09.6 mem=788.1M) ***
Peak Memory Usage was 798.6M 
*** Finished trialRoute (cpu=0:00:10.6 mem=788.1M) ***

Extraction called for design 'Floating_point_co_processor_top' of instances=81521 and nets=84321 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design Floating_point_co_processor_top.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:01.0  MEM: 788.074M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.1, MEM = 784.2M)
Number of Loop : 0
Start delay calculation (mem=784.156M)...
Delay calculation completed. (cpu=0:00:05.2 real=0:00:05.0 mem=788.074M 0)
*** CDM Built up (cpu=0:00:07.2  real=0:00:07.0  mem= 788.1M) ***
*info: DRV Fixing Iteration 3.
*info: Remaining violations:
*info:   Max cap violations:    2
*info:   Max tran violations:   0
*info:   Prev Max cap violations:    1
*info:   Prev Max tran violations:   0
*info:
*info: Completed fixing DRV (CPU Time = 0:01:25, Mem = 788.07M).

------------------------------------------------------------
     Summary (cpu=1.42min real=1.42min mem=788.1M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -9.259  |
|           TNS (ns):|-16391.7 |
|    Violating Paths:|  7509   |
|          All Paths:|  9478   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      2 (2)       |   -0.384   |     10 (10)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 50.984%
Routing Overflow: 0.18% H and 3.02% V
------------------------------------------------------------
**optDesign ... cpu = 0:01:38, real = 0:01:38, mem = 788.1M **
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:01:40, real = 0:01:40, mem = 788.1M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -9.259  | -9.259  | -4.628  |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|-16391.7 |-13897.0 | -3409.2 |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|  7509   |  2927   |  4815   |   N/A   |   N/A   |   N/A   |
|          All Paths:|  9478   |  4483   |  5228   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      2 (2)       |   -0.384   |     10 (10)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 50.984%
Routing Overflow: 0.18% H and 3.02% V
------------------------------------------------------------
**optDesign ... cpu = 0:01:45, real = 0:01:45, mem = 788.1M **
*** Finished optDesign ***
<CMD> reportClockTree -postRoute -localSkew -report skew.post_troute_local.ctsrpt
Redoing specifyClockTree ...
Checking spec file integrity...


reportClockTree Option :  -postRoute -localSkew -report skew.post_troute_local.ctsrpt 
*** Look For Reconvergent Clock Component ***
The clock tree clk has no reconvergent cell.

Searching for sequentially adjacent registers for clock tree 'clk' ...
..........|...
Total number of adjacent register pair is 132026.

#
# Mode                : Setup
# Library Name        : osu05_stdcells
# Operating Condition : typical
# Process             : 1
# Voltage             : 5
# Temperature         : 25
#
********** Clock clk Post-Route Timing Analysis **********
Nr. of Subtrees                : 2
Nr. of Sinks                   : 4996
Nr. of Buffer                  : 256
Nr. of Level (including gates) : 9
Root Rise Input Tran           : 120(ps)
Root Fall Input Tran           : 120(ps)
Max trig. edge delay at sink(R): I0/FP_PROCESSOR/SIN/thirdAdd_reg[2][28]/CLK 2570.3(ps)
Min trig. edge delay at sink(R): I0/FP_PROCESSOR/SIN/ADDX5/reg_stage2_reg[28]/CLK 2237.3(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 2237.3~2570.3(ps)      0~1000(ps)          
Fall Phase Delay               : 2322.7~2633(ps)        0~1000(ps)          
Trig. Edge Skew                : 333(ps)                300(ps)             
Rise Skew                      : 333(ps)                
Fall Skew                      : 310.3(ps)              
Max. Rise Buffer Tran.         : 512(ps)                400(ps)             
Max. Fall Buffer Tran.         : 512.5(ps)              400(ps)             
Max. Rise Sink Tran.           : 523.8(ps)              400(ps)             
Max. Fall Sink Tran.           : 523.9(ps)              400(ps)             
Min. Rise Buffer Tran.         : 155.5(ps)              0(ps)               
Min. Fall Buffer Tran.         : 162.3(ps)              0(ps)               
Min. Rise Sink Tran.           : 273.5(ps)              0(ps)               
Min. Fall Sink Tran.           : 263.2(ps)              0(ps)               


**** Local Skew Report ****
Total number of adjacent register pair : 132026                 

Max. Local Skew                : 314.1(ps)              
  I0/FP_PROCESSOR/SIN/MULX5FAC/op2_reg[2]/CLK(R)->
  I0/FP_PROCESSOR/SIN/MULX5FAC/mult2_reg[13]/CLK(R)


Generating Clock Analysis Report skew.post_troute_local.ctsrpt ....
Clock Analysis (CPU Time 0:00:01.8)


*** End reportClockTree (cpu=0:00:01.9, real=0:00:02.0, mem=799.1M) ***
<CMD> addFiller -cell FILL
*INFO: Adding fillers to top-module.
*INFO:   Added 381286 filler insts (cell FILL / prefix FILLER).
*INFO: Total 381286 filler insts added - prefix FILLER (CPU: 0:00:05.9).
<CMD> addMetalFill -layer {1 2 3} -nets {gnd vdd}
**WARN: (ENCMF-126):	Layer [1] has smaller min_width(800) than the value in LEF file. Program default change to (900)
**WARN: (ENCMF-139):	Layer [1] Active spacing(800) should be greater than min_space in LEF File. Program default change to (900).
**WARN: (ENCMF-126):	Layer [2] has smaller min_width(800) than the value in LEF file. Program default change to (900)
**WARN: (ENCMF-139):	Layer [2] Active spacing(800) should be greater than min_space in LEF File. Program default change to (900).
**WARN: (ENCMF-126):	Layer [3] has smaller min_width(800) than the value in LEF file. Program default change to (1500)
**WARN: (ENCMF-139):	Layer [3] Active spacing(800) should be greater than min_space in LEF File. Program default change to (900).
**WARN: (ENCMF-5033):	Layer  0 : Max width is not on manufacturing grid. Program default change to 1950
**WARN: (ENCMF-5034):	Layer  0 : Min length is not on manufacturing grid. Program default change to 1050
**WARN: (ENCMF-5035):	Layer  0 : Max length is not on manufacturing grid. Program default change to 9900
**WARN: (ENCMF-5037):	Layer  0 : Gap spacing ( 0.80) is not on manufacturing grid( 0.15). Program default change to  0.90
**WARN: (ENCMF-5033):	Layer  1 : Max width is not on manufacturing grid. Program default change to 1950
**WARN: (ENCMF-5034):	Layer  1 : Min length is not on manufacturing grid. Program default change to 1050
**WARN: (ENCMF-5035):	Layer  1 : Max length is not on manufacturing grid. Program default change to 9900
**WARN: (ENCMF-5037):	Layer  1 : Gap spacing ( 0.80) is not on manufacturing grid( 0.15). Program default change to  0.90
**WARN: (ENCMF-5033):	Layer  2 : Max width is not on manufacturing grid. Program default change to 1950
**WARN: (ENCMF-5034):	Layer  2 : Min length is not on manufacturing grid. Program default change to 1050
**WARN: (ENCMF-5035):	Layer  2 : Max length is not on manufacturing grid. Program default change to 9900
**WARN: (ENCMF-5037):	Layer  2 : Gap spacing ( 0.80) is not on manufacturing grid( 0.15). Program default change to  0.90
************************
Timing Aware on 
P/G Nets: 12
Signal Nets: 84051
Clock Nets: 258
************************
Density calculation ...... Slot :   1 of 512
Density calculation ...... Slot :   2 of 512
Density calculation ...... Slot :   3 of 512
Density calculation ...... Slot :   4 of 512
Density calculation ...... Slot :   5 of 512
Density calculation ...... Slot :   6 of 512
Density calculation ...... Slot :   7 of 512
Density calculation ...... Slot :   8 of 512
Density calculation ...... Slot :   9 of 512
Density calculation ...... Slot :  10 of 512
Density calculation ...... Slot :  11 of 512
Density calculation ...... Slot :  12 of 512
Density calculation ...... Slot :  13 of 512
Density calculation ...... Slot :  14 of 512
Density calculation ...... Slot :  15 of 512
Density calculation ...... Slot :  16 of 512
Density calculation ...... Slot :  17 of 512
Density calculation ...... Slot :  18 of 512
Density calculation ...... Slot :  19 of 512
Density calculation ...... Slot :  20 of 512
Density calculation ...... Slot :  21 of 512
Density calculation ...... Slot :  22 of 512
Density calculation ...... Slot :  23 of 512
Density calculation ...... Slot :  24 of 512
Density calculation ...... Slot :  25 of 512
Density calculation ...... Slot :  26 of 512
Density calculation ...... Slot :  27 of 512
Density calculation ...... Slot :  28 of 512
Density calculation ...... Slot :  29 of 512
Density calculation ...... Slot :  30 of 512
Density calculation ...... Slot :  31 of 512
Density calculation ...... Slot :  32 of 512
Density calculation ...... Slot :  33 of 512
Density calculation ...... Slot :  34 of 512
Density calculation ...... Slot :  35 of 512
Density calculation ...... Slot :  36 of 512
Density calculation ...... Slot :  37 of 512
Density calculation ...... Slot :  38 of 512
Density calculation ...... Slot :  39 of 512
Density calculation ...... Slot :  40 of 512
Density calculation ...... Slot :  41 of 512
Density calculation ...... Slot :  42 of 512
Density calculation ...... Slot :  43 of 512
Density calculation ...... Slot :  44 of 512
Density calculation ...... Slot :  45 of 512
Density calculation ...... Slot :  46 of 512
Density calculation ...... Slot :  47 of 512
Density calculation ...... Slot :  48 of 512
Density calculation ...... Slot :  49 of 512
Density calculation ...... Slot :  50 of 512
Density calculation ...... Slot :  51 of 512
Density calculation ...... Slot :  52 of 512
Density calculation ...... Slot :  53 of 512
Density calculation ...... Slot :  54 of 512
Density calculation ...... Slot :  55 of 512
Density calculation ...... Slot :  56 of 512
Density calculation ...... Slot :  57 of 512
Density calculation ...... Slot :  58 of 512
Density calculation ...... Slot :  59 of 512
Density calculation ...... Slot :  60 of 512
Density calculation ...... Slot :  61 of 512
Density calculation ...... Slot :  62 of 512
Density calculation ...... Slot :  63 of 512
Density calculation ...... Slot :  64 of 512
Density calculation ...... Slot :  65 of 512
Density calculation ...... Slot :  66 of 512
Density calculation ...... Slot :  67 of 512
Density calculation ...... Slot :  68 of 512
Density calculation ...... Slot :  69 of 512
Density calculation ...... Slot :  70 of 512
Density calculation ...... Slot :  71 of 512
Density calculation ...... Slot :  72 of 512
Density calculation ...... Slot :  73 of 512
Density calculation ...... Slot :  74 of 512
Density calculation ...... Slot :  75 of 512
Density calculation ...... Slot :  76 of 512
Density calculation ...... Slot :  77 of 512
Density calculation ...... Slot :  78 of 512
Density calculation ...... Slot :  79 of 512
Density calculation ...... Slot :  80 of 512
Density calculation ...... Slot :  81 of 512
Density calculation ...... Slot :  82 of 512
Density calculation ...... Slot :  83 of 512
Density calculation ...... Slot :  84 of 512
Density calculation ...... Slot :  85 of 512
Density calculation ...... Slot :  86 of 512
Density calculation ...... Slot :  87 of 512
Density calculation ...... Slot :  88 of 512
Density calculation ...... Slot :  89 of 512
Density calculation ...... Slot :  90 of 512
Density calculation ...... Slot :  91 of 512
Density calculation ...... Slot :  92 of 512
Density calculation ...... Slot :  93 of 512
Density calculation ...... Slot :  94 of 512
Density calculation ...... Slot :  95 of 512
Density calculation ...... Slot :  96 of 512
Density calculation ...... Slot :  97 of 512
Density calculation ...... Slot :  98 of 512
Density calculation ...... Slot :  99 of 512
Density calculation ...... Slot : 100 of 512
Density calculation ...... Slot : 101 of 512
Density calculation ...... Slot : 102 of 512
Density calculation ...... Slot : 103 of 512
Density calculation ...... Slot : 104 of 512
Density calculation ...... Slot : 105 of 512
Density calculation ...... Slot : 106 of 512
Density calculation ...... Slot : 107 of 512
Density calculation ...... Slot : 108 of 512
Density calculation ...... Slot : 109 of 512
Density calculation ...... Slot : 110 of 512
Density calculation ...... Slot : 111 of 512
Density calculation ...... Slot : 112 of 512
Density calculation ...... Slot : 113 of 512
Density calculation ...... Slot : 114 of 512
Density calculation ...... Slot : 115 of 512
Density calculation ...... Slot : 116 of 512
Density calculation ...... Slot : 117 of 512
Density calculation ...... Slot : 118 of 512
Density calculation ...... Slot : 119 of 512
Density calculation ...... Slot : 120 of 512
Density calculation ...... Slot : 121 of 512
Density calculation ...... Slot : 122 of 512
Density calculation ...... Slot : 123 of 512
Density calculation ...... Slot : 124 of 512
Density calculation ...... Slot : 125 of 512
Density calculation ...... Slot : 126 of 512
Density calculation ...... Slot : 127 of 512
Density calculation ...... Slot : 128 of 512
Density calculation ...... Slot : 129 of 512
Density calculation ...... Slot : 130 of 512
Density calculation ...... Slot : 131 of 512
Density calculation ...... Slot : 132 of 512
Density calculation ...... Slot : 133 of 512
Density calculation ...... Slot : 134 of 512
Density calculation ...... Slot : 135 of 512
Density calculation ...... Slot : 136 of 512
Density calculation ...... Slot : 137 of 512
Density calculation ...... Slot : 138 of 512
Density calculation ...... Slot : 139 of 512
Density calculation ...... Slot : 140 of 512
Density calculation ...... Slot : 141 of 512
Density calculation ...... Slot : 142 of 512
Density calculation ...... Slot : 143 of 512
Density calculation ...... Slot : 144 of 512
Density calculation ...... Slot : 145 of 512
Density calculation ...... Slot : 146 of 512
Density calculation ...... Slot : 147 of 512
Density calculation ...... Slot : 148 of 512
Density calculation ...... Slot : 149 of 512
Density calculation ...... Slot : 150 of 512
Density calculation ...... Slot : 151 of 512
Density calculation ...... Slot : 152 of 512
Density calculation ...... Slot : 153 of 512
Density calculation ...... Slot : 154 of 512
Density calculation ...... Slot : 155 of 512
Density calculation ...... Slot : 156 of 512
Density calculation ...... Slot : 157 of 512
Density calculation ...... Slot : 158 of 512
Density calculation ...... Slot : 159 of 512
Density calculation ...... Slot : 160 of 512
Density calculation ...... Slot : 161 of 512
Density calculation ...... Slot : 162 of 512
Density calculation ...... Slot : 163 of 512
Density calculation ...... Slot : 164 of 512
Density calculation ...... Slot : 165 of 512
Density calculation ...... Slot : 166 of 512
Density calculation ...... Slot : 167 of 512
Density calculation ...... Slot : 168 of 512
Density calculation ...... Slot : 169 of 512
Density calculation ...... Slot : 170 of 512
Density calculation ...... Slot : 171 of 512
Density calculation ...... Slot : 172 of 512
Density calculation ...... Slot : 173 of 512
Density calculation ...... Slot : 174 of 512
Density calculation ...... Slot : 175 of 512
Density calculation ...... Slot : 176 of 512
Density calculation ...... Slot : 177 of 512
Density calculation ...... Slot : 178 of 512
Density calculation ...... Slot : 179 of 512
Density calculation ...... Slot : 180 of 512
Density calculation ...... Slot : 181 of 512
Density calculation ...... Slot : 182 of 512
Density calculation ...... Slot : 183 of 512
Density calculation ...... Slot : 184 of 512
Density calculation ...... Slot : 185 of 512
Density calculation ...... Slot : 186 of 512
Density calculation ...... Slot : 187 of 512
Density calculation ...... Slot : 188 of 512
Density calculation ...... Slot : 189 of 512
Density calculation ...... Slot : 190 of 512
Density calculation ...... Slot : 191 of 512
Density calculation ...... Slot : 192 of 512
Density calculation ...... Slot : 193 of 512
Density calculation ...... Slot : 194 of 512
Density calculation ...... Slot : 195 of 512
Density calculation ...... Slot : 196 of 512
Density calculation ...... Slot : 197 of 512
Density calculation ...... Slot : 198 of 512
Density calculation ...... Slot : 199 of 512
Density calculation ...... Slot : 200 of 512
Density calculation ...... Slot : 201 of 512
Density calculation ...... Slot : 202 of 512
Density calculation ...... Slot : 203 of 512
Density calculation ...... Slot : 204 of 512
Density calculation ...... Slot : 205 of 512
Density calculation ...... Slot : 206 of 512
Density calculation ...... Slot : 207 of 512
Density calculation ...... Slot : 208 of 512
Density calculation ...... Slot : 209 of 512
Density calculation ...... Slot : 210 of 512
Density calculation ...... Slot : 211 of 512
Density calculation ...... Slot : 212 of 512
Density calculation ...... Slot : 213 of 512
Density calculation ...... Slot : 214 of 512
Density calculation ...... Slot : 215 of 512
Density calculation ...... Slot : 216 of 512
Density calculation ...... Slot : 217 of 512
Density calculation ...... Slot : 218 of 512
Density calculation ...... Slot : 219 of 512
Density calculation ...... Slot : 220 of 512
Density calculation ...... Slot : 221 of 512
Density calculation ...... Slot : 222 of 512
Density calculation ...... Slot : 223 of 512
Density calculation ...... Slot : 224 of 512
Density calculation ...... Slot : 225 of 512
Density calculation ...... Slot : 226 of 512
Density calculation ...... Slot : 227 of 512
Density calculation ...... Slot : 228 of 512
Density calculation ...... Slot : 229 of 512
Density calculation ...... Slot : 230 of 512
Density calculation ...... Slot : 231 of 512
Density calculation ...... Slot : 232 of 512
Density calculation ...... Slot : 233 of 512
Density calculation ...... Slot : 234 of 512
Density calculation ...... Slot : 235 of 512
Density calculation ...... Slot : 236 of 512
Density calculation ...... Slot : 237 of 512
Density calculation ...... Slot : 238 of 512
Density calculation ...... Slot : 239 of 512
Density calculation ...... Slot : 240 of 512
Density calculation ...... Slot : 241 of 512
Density calculation ...... Slot : 242 of 512
Density calculation ...... Slot : 243 of 512
Density calculation ...... Slot : 244 of 512
Density calculation ...... Slot : 245 of 512
Density calculation ...... Slot : 246 of 512
Density calculation ...... Slot : 247 of 512
Density calculation ...... Slot : 248 of 512
Density calculation ...... Slot : 249 of 512
Density calculation ...... Slot : 250 of 512
Density calculation ...... Slot : 251 of 512
Density calculation ...... Slot : 252 of 512
Density calculation ...... Slot : 253 of 512
Density calculation ...... Slot : 254 of 512
Density calculation ...... Slot : 255 of 512
Density calculation ...... Slot : 256 of 512
Density calculation ...... Slot : 257 of 512
Density calculation ...... Slot : 258 of 512
Density calculation ...... Slot : 259 of 512
Density calculation ...... Slot : 260 of 512
Density calculation ...... Slot : 261 of 512
Density calculation ...... Slot : 262 of 512
Density calculation ...... Slot : 263 of 512
Density calculation ...... Slot : 264 of 512
Density calculation ...... Slot : 265 of 512
Density calculation ...... Slot : 266 of 512
Density calculation ...... Slot : 267 of 512
Density calculation ...... Slot : 268 of 512
Density calculation ...... Slot : 269 of 512
Density calculation ...... Slot : 270 of 512
Density calculation ...... Slot : 271 of 512
Density calculation ...... Slot : 272 of 512
Density calculation ...... Slot : 273 of 512
Density calculation ...... Slot : 274 of 512
Density calculation ...... Slot : 275 of 512
Density calculation ...... Slot : 276 of 512
Density calculation ...... Slot : 277 of 512
Density calculation ...... Slot : 278 of 512
Density calculation ...... Slot : 279 of 512
Density calculation ...... Slot : 280 of 512
Density calculation ...... Slot : 281 of 512
Density calculation ...... Slot : 282 of 512
Density calculation ...... Slot : 283 of 512
Density calculation ...... Slot : 284 of 512
Density calculation ...... Slot : 285 of 512
Density calculation ...... Slot : 286 of 512
Density calculation ...... Slot : 287 of 512
Density calculation ...... Slot : 288 of 512
Density calculation ...... Slot : 289 of 512
Density calculation ...... Slot : 290 of 512
Density calculation ...... Slot : 291 of 512
Density calculation ...... Slot : 292 of 512
Density calculation ...... Slot : 293 of 512
Density calculation ...... Slot : 294 of 512
Density calculation ...... Slot : 295 of 512
Density calculation ...... Slot : 296 of 512
Density calculation ...... Slot : 297 of 512
Density calculation ...... Slot : 298 of 512
Density calculation ...... Slot : 299 of 512
Density calculation ...... Slot : 300 of 512
Density calculation ...... Slot : 301 of 512
Density calculation ...... Slot : 302 of 512
Density calculation ...... Slot : 303 of 512
Density calculation ...... Slot : 304 of 512
Density calculation ...... Slot : 305 of 512
Density calculation ...... Slot : 306 of 512
Density calculation ...... Slot : 307 of 512
Density calculation ...... Slot : 308 of 512
Density calculation ...... Slot : 309 of 512
Density calculation ...... Slot : 310 of 512
Density calculation ...... Slot : 311 of 512
Density calculation ...... Slot : 312 of 512
Density calculation ...... Slot : 313 of 512
Density calculation ...... Slot : 314 of 512
Density calculation ...... Slot : 315 of 512
Density calculation ...... Slot : 316 of 512
Density calculation ...... Slot : 317 of 512
Density calculation ...... Slot : 318 of 512
Density calculation ...... Slot : 319 of 512
Density calculation ...... Slot : 320 of 512
Density calculation ...... Slot : 321 of 512
Density calculation ...... Slot : 322 of 512
Density calculation ...... Slot : 323 of 512
Density calculation ...... Slot : 324 of 512
Density calculation ...... Slot : 325 of 512
Density calculation ...... Slot : 326 of 512
Density calculation ...... Slot : 327 of 512
Density calculation ...... Slot : 328 of 512
Density calculation ...... Slot : 329 of 512
Density calculation ...... Slot : 330 of 512
Density calculation ...... Slot : 331 of 512
Density calculation ...... Slot : 332 of 512
Density calculation ...... Slot : 333 of 512
Density calculation ...... Slot : 334 of 512
Density calculation ...... Slot : 335 of 512
Density calculation ...... Slot : 336 of 512
Density calculation ...... Slot : 337 of 512
Density calculation ...... Slot : 338 of 512
Density calculation ...... Slot : 339 of 512
Density calculation ...... Slot : 340 of 512
Density calculation ...... Slot : 341 of 512
Density calculation ...... Slot : 342 of 512
Density calculation ...... Slot : 343 of 512
Density calculation ...... Slot : 344 of 512
Density calculation ...... Slot : 345 of 512
Density calculation ...... Slot : 346 of 512
Density calculation ...... Slot : 347 of 512
Density calculation ...... Slot : 348 of 512
Density calculation ...... Slot : 349 of 512
Density calculation ...... Slot : 350 of 512
Density calculation ...... Slot : 351 of 512
Density calculation ...... Slot : 352 of 512
Density calculation ...... Slot : 353 of 512
Density calculation ...... Slot : 354 of 512
Density calculation ...... Slot : 355 of 512
Density calculation ...... Slot : 356 of 512
Density calculation ...... Slot : 357 of 512
Density calculation ...... Slot : 358 of 512
Density calculation ...... Slot : 359 of 512
Density calculation ...... Slot : 360 of 512
Density calculation ...... Slot : 361 of 512
Density calculation ...... Slot : 362 of 512
Density calculation ...... Slot : 363 of 512
Density calculation ...... Slot : 364 of 512
Density calculation ...... Slot : 365 of 512
Density calculation ...... Slot : 366 of 512
Density calculation ...... Slot : 367 of 512
Density calculation ...... Slot : 368 of 512
Density calculation ...... Slot : 369 of 512
Density calculation ...... Slot : 370 of 512
Density calculation ...... Slot : 371 of 512
Density calculation ...... Slot : 372 of 512
Density calculation ...... Slot : 373 of 512
Density calculation ...... Slot : 374 of 512
Density calculation ...... Slot : 375 of 512
Density calculation ...... Slot : 376 of 512
Density calculation ...... Slot : 377 of 512
Density calculation ...... Slot : 378 of 512
Density calculation ...... Slot : 379 of 512
Density calculation ...... Slot : 380 of 512
Density calculation ...... Slot : 381 of 512
Density calculation ...... Slot : 382 of 512
Density calculation ...... Slot : 383 of 512
Density calculation ...... Slot : 384 of 512
Density calculation ...... Slot : 385 of 512
Density calculation ...... Slot : 386 of 512
Density calculation ...... Slot : 387 of 512
Density calculation ...... Slot : 388 of 512
Density calculation ...... Slot : 389 of 512
Density calculation ...... Slot : 390 of 512
Density calculation ...... Slot : 391 of 512
Density calculation ...... Slot : 392 of 512
Density calculation ...... Slot : 393 of 512
Density calculation ...... Slot : 394 of 512
Density calculation ...... Slot : 395 of 512
Density calculation ...... Slot : 396 of 512
Density calculation ...... Slot : 397 of 512
Density calculation ...... Slot : 398 of 512
Density calculation ...... Slot : 399 of 512
Density calculation ...... Slot : 400 of 512
Density calculation ...... Slot : 401 of 512
Density calculation ...... Slot : 402 of 512
Density calculation ...... Slot : 403 of 512
Density calculation ...... Slot : 404 of 512
Density calculation ...... Slot : 405 of 512
Density calculation ...... Slot : 406 of 512
Density calculation ...... Slot : 407 of 512
Density calculation ...... Slot : 408 of 512
Density calculation ...... Slot : 409 of 512
Density calculation ...... Slot : 410 of 512
Density calculation ...... Slot : 411 of 512
Density calculation ...... Slot : 412 of 512
Density calculation ...... Slot : 413 of 512
Density calculation ...... Slot : 414 of 512
Density calculation ...... Slot : 415 of 512
Density calculation ...... Slot : 416 of 512
Density calculation ...... Slot : 417 of 512
Density calculation ...... Slot : 418 of 512
Density calculation ...... Slot : 419 of 512
Density calculation ...... Slot : 420 of 512
Density calculation ...... Slot : 421 of 512
Density calculation ...... Slot : 422 of 512
Density calculation ...... Slot : 423 of 512
Density calculation ...... Slot : 424 of 512
Density calculation ...... Slot : 425 of 512
Density calculation ...... Slot : 426 of 512
Density calculation ...... Slot : 427 of 512
Density calculation ...... Slot : 428 of 512
Density calculation ...... Slot : 429 of 512
Density calculation ...... Slot : 430 of 512
Density calculation ...... Slot : 431 of 512
Density calculation ...... Slot : 432 of 512
Density calculation ...... Slot : 433 of 512
Density calculation ...... Slot : 434 of 512
Density calculation ...... Slot : 435 of 512
Density calculation ...... Slot : 436 of 512
Density calculation ...... Slot : 437 of 512
Density calculation ...... Slot : 438 of 512
Density calculation ...... Slot : 439 of 512
Density calculation ...... Slot : 440 of 512
Density calculation ...... Slot : 441 of 512
Density calculation ...... Slot : 442 of 512
Density calculation ...... Slot : 443 of 512
Density calculation ...... Slot : 444 of 512
Density calculation ...... Slot : 445 of 512
Density calculation ...... Slot : 446 of 512
Density calculation ...... Slot : 447 of 512
Density calculation ...... Slot : 448 of 512
Density calculation ...... Slot : 449 of 512
Density calculation ...... Slot : 450 of 512
Density calculation ...... Slot : 451 of 512
Density calculation ...... Slot : 452 of 512
Density calculation ...... Slot : 453 of 512
Density calculation ...... Slot : 454 of 512
Density calculation ...... Slot : 455 of 512
Density calculation ...... Slot : 456 of 512
Density calculation ...... Slot : 457 of 512
Density calculation ...... Slot : 458 of 512
Density calculation ...... Slot : 459 of 512
Density calculation ...... Slot : 460 of 512
Density calculation ...... Slot : 461 of 512
Density calculation ...... Slot : 462 of 512
Density calculation ...... Slot : 463 of 512
Density calculation ...... Slot : 464 of 512
Density calculation ...... Slot : 465 of 512
Density calculation ...... Slot : 466 of 512
Density calculation ...... Slot : 467 of 512
Density calculation ...... Slot : 468 of 512
Density calculation ...... Slot : 469 of 512
Density calculation ...... Slot : 470 of 512
Density calculation ...... Slot : 471 of 512
Density calculation ...... Slot : 472 of 512
Density calculation ...... Slot : 473 of 512
Density calculation ...... Slot : 474 of 512
Density calculation ...... Slot : 475 of 512
Density calculation ...... Slot : 476 of 512
Density calculation ...... Slot : 477 of 512
Density calculation ...... Slot : 478 of 512
Density calculation ...... Slot : 479 of 512
Density calculation ...... Slot : 480 of 512
Density calculation ...... Slot : 481 of 512
Density calculation ...... Slot : 482 of 512
Density calculation ...... Slot : 483 of 512
Density calculation ...... Slot : 484 of 512
Density calculation ...... Slot : 485 of 512
Density calculation ...... Slot : 486 of 512
Density calculation ...... Slot : 487 of 512
Density calculation ...... Slot : 488 of 512
Density calculation ...... Slot : 489 of 512
Density calculation ...... Slot : 490 of 512
Density calculation ...... Slot : 491 of 512
Density calculation ...... Slot : 492 of 512
Density calculation ...... Slot : 493 of 512
Density calculation ...... Slot : 494 of 512
Density calculation ...... Slot : 495 of 512
Density calculation ...... Slot : 496 of 512
Density calculation ...... Slot : 497 of 512
Density calculation ...... Slot : 498 of 512
Density calculation ...... Slot : 499 of 512
Density calculation ...... Slot : 500 of 512
Density calculation ...... Slot : 501 of 512
Density calculation ...... Slot : 502 of 512
Density calculation ...... Slot : 503 of 512
Density calculation ...... Slot : 504 of 512
Density calculation ...... Slot : 505 of 512
Density calculation ...... Slot : 506 of 512
Density calculation ...... Slot : 507 of 512
Density calculation ...... Slot : 508 of 512
Density calculation ...... Slot : 509 of 512
Density calculation ...... Slot : 510 of 512
Density calculation ...... Slot : 511 of 512
Density calculation ...... Slot : 512 of 512
Density calculation ...... Slot :   1 of 512
Density calculation ...... Slot :   2 of 512
Density calculation ...... Slot :   3 of 512
Density calculation ...... Slot :   4 of 512
Density calculation ...... Slot :   5 of 512
Density calculation ...... Slot :   6 of 512
Density calculation ...... Slot :   7 of 512
Density calculation ...... Slot :   8 of 512
Density calculation ...... Slot :   9 of 512
Density calculation ...... Slot :  10 of 512
Density calculation ...... Slot :  11 of 512
Density calculation ...... Slot :  12 of 512
Density calculation ...... Slot :  13 of 512
Density calculation ...... Slot :  14 of 512
Density calculation ...... Slot :  15 of 512
Density calculation ...... Slot :  16 of 512
Density calculation ...... Slot :  17 of 512
Density calculation ...... Slot :  18 of 512
Density calculation ...... Slot :  19 of 512
Density calculation ...... Slot :  20 of 512
Density calculation ...... Slot :  21 of 512
Density calculation ...... Slot :  22 of 512
Density calculation ...... Slot :  23 of 512
Density calculation ...... Slot :  24 of 512
Density calculation ...... Slot :  25 of 512
Density calculation ...... Slot :  26 of 512
Density calculation ...... Slot :  27 of 512
Density calculation ...... Slot :  28 of 512
Density calculation ...... Slot :  29 of 512
Density calculation ...... Slot :  30 of 512
Density calculation ...... Slot :  31 of 512
Density calculation ...... Slot :  32 of 512
Density calculation ...... Slot :  33 of 512
Density calculation ...... Slot :  34 of 512
Density calculation ...... Slot :  35 of 512
Density calculation ...... Slot :  36 of 512
Density calculation ...... Slot :  37 of 512
Density calculation ...... Slot :  38 of 512
Density calculation ...... Slot :  39 of 512
Density calculation ...... Slot :  40 of 512
Density calculation ...... Slot :  41 of 512
Density calculation ...... Slot :  42 of 512
Density calculation ...... Slot :  43 of 512
Density calculation ...... Slot :  44 of 512
Density calculation ...... Slot :  45 of 512
Density calculation ...... Slot :  46 of 512
Density calculation ...... Slot :  47 of 512
Density calculation ...... Slot :  48 of 512
Density calculation ...... Slot :  49 of 512
Density calculation ...... Slot :  50 of 512
Density calculation ...... Slot :  51 of 512
Density calculation ...... Slot :  52 of 512
Density calculation ...... Slot :  53 of 512
Density calculation ...... Slot :  54 of 512
Density calculation ...... Slot :  55 of 512
Density calculation ...... Slot :  56 of 512
Density calculation ...... Slot :  57 of 512
Density calculation ...... Slot :  58 of 512
Density calculation ...... Slot :  59 of 512
Density calculation ...... Slot :  60 of 512
Density calculation ...... Slot :  61 of 512
Density calculation ...... Slot :  62 of 512
Density calculation ...... Slot :  63 of 512
Density calculation ...... Slot :  64 of 512
Density calculation ...... Slot :  65 of 512
Density calculation ...... Slot :  66 of 512
Density calculation ...... Slot :  67 of 512
Density calculation ...... Slot :  68 of 512
Density calculation ...... Slot :  69 of 512
Density calculation ...... Slot :  70 of 512
Density calculation ...... Slot :  71 of 512
Density calculation ...... Slot :  72 of 512
Density calculation ...... Slot :  73 of 512
Density calculation ...... Slot :  74 of 512
Density calculation ...... Slot :  75 of 512
Density calculation ...... Slot :  76 of 512
Density calculation ...... Slot :  77 of 512
Density calculation ...... Slot :  78 of 512
Density calculation ...... Slot :  79 of 512
Density calculation ...... Slot :  80 of 512
Density calculation ...... Slot :  81 of 512
Density calculation ...... Slot :  82 of 512
Density calculation ...... Slot :  83 of 512
Density calculation ...... Slot :  84 of 512
Density calculation ...... Slot :  85 of 512
Density calculation ...... Slot :  86 of 512
Density calculation ...... Slot :  87 of 512
Density calculation ...... Slot :  88 of 512
Density calculation ...... Slot :  89 of 512
Density calculation ...... Slot :  90 of 512
Density calculation ...... Slot :  91 of 512
Density calculation ...... Slot :  92 of 512
Density calculation ...... Slot :  93 of 512
Density calculation ...... Slot :  94 of 512
Density calculation ...... Slot :  95 of 512
Density calculation ...... Slot :  96 of 512
Density calculation ...... Slot :  97 of 512
Density calculation ...... Slot :  98 of 512
Density calculation ...... Slot :  99 of 512
Density calculation ...... Slot : 100 of 512
Density calculation ...... Slot : 101 of 512
Density calculation ...... Slot : 102 of 512
Density calculation ...... Slot : 103 of 512
Density calculation ...... Slot : 104 of 512
Density calculation ...... Slot : 105 of 512
Density calculation ...... Slot : 106 of 512
Density calculation ...... Slot : 107 of 512
Density calculation ...... Slot : 108 of 512
Density calculation ...... Slot : 109 of 512
Density calculation ...... Slot : 110 of 512
Density calculation ...... Slot : 111 of 512
Density calculation ...... Slot : 112 of 512
Density calculation ...... Slot : 113 of 512
Density calculation ...... Slot : 114 of 512
Density calculation ...... Slot : 115 of 512
Density calculation ...... Slot : 116 of 512
Density calculation ...... Slot : 117 of 512
Density calculation ...... Slot : 118 of 512
Density calculation ...... Slot : 119 of 512
Density calculation ...... Slot : 120 of 512
Density calculation ...... Slot : 121 of 512
Density calculation ...... Slot : 122 of 512
Density calculation ...... Slot : 123 of 512
Density calculation ...... Slot : 124 of 512
Density calculation ...... Slot : 125 of 512
Density calculation ...... Slot : 126 of 512
Density calculation ...... Slot : 127 of 512
Density calculation ...... Slot : 128 of 512
Density calculation ...... Slot : 129 of 512
Density calculation ...... Slot : 130 of 512
Density calculation ...... Slot : 131 of 512
Density calculation ...... Slot : 132 of 512
Density calculation ...... Slot : 133 of 512
Density calculation ...... Slot : 134 of 512
Density calculation ...... Slot : 135 of 512
Density calculation ...... Slot : 136 of 512
Density calculation ...... Slot : 137 of 512
Density calculation ...... Slot : 138 of 512
Density calculation ...... Slot : 139 of 512
Density calculation ...... Slot : 140 of 512
Density calculation ...... Slot : 141 of 512
Density calculation ...... Slot : 142 of 512
Density calculation ...... Slot : 143 of 512
Density calculation ...... Slot : 144 of 512
Density calculation ...... Slot : 145 of 512
Density calculation ...... Slot : 146 of 512
Density calculation ...... Slot : 147 of 512
Density calculation ...... Slot : 148 of 512
Density calculation ...... Slot : 149 of 512
Density calculation ...... Slot : 150 of 512
Density calculation ...... Slot : 151 of 512
Density calculation ...... Slot : 152 of 512
Density calculation ...... Slot : 153 of 512
Density calculation ...... Slot : 154 of 512
Density calculation ...... Slot : 155 of 512
Density calculation ...... Slot : 156 of 512
Density calculation ...... Slot : 157 of 512
Density calculation ...... Slot : 158 of 512
Density calculation ...... Slot : 159 of 512
Density calculation ...... Slot : 160 of 512
Density calculation ...... Slot : 161 of 512
Density calculation ...... Slot : 162 of 512
Density calculation ...... Slot : 163 of 512
Density calculation ...... Slot : 164 of 512
Density calculation ...... Slot : 165 of 512
Density calculation ...... Slot : 166 of 512
Density calculation ...... Slot : 167 of 512
Density calculation ...... Slot : 168 of 512
Density calculation ...... Slot : 169 of 512
Density calculation ...... Slot : 170 of 512
Density calculation ...... Slot : 171 of 512
Density calculation ...... Slot : 172 of 512
Density calculation ...... Slot : 173 of 512
Density calculation ...... Slot : 174 of 512
Density calculation ...... Slot : 175 of 512
Density calculation ...... Slot : 176 of 512
Density calculation ...... Slot : 177 of 512
Density calculation ...... Slot : 178 of 512
Density calculation ...... Slot : 179 of 512
Density calculation ...... Slot : 180 of 512
Density calculation ...... Slot : 181 of 512
Density calculation ...... Slot : 182 of 512
Density calculation ...... Slot : 183 of 512
Density calculation ...... Slot : 184 of 512
Density calculation ...... Slot : 185 of 512
Density calculation ...... Slot : 186 of 512
Density calculation ...... Slot : 187 of 512
Density calculation ...... Slot : 188 of 512
Density calculation ...... Slot : 189 of 512
Density calculation ...... Slot : 190 of 512
Density calculation ...... Slot : 191 of 512
Density calculation ...... Slot : 192 of 512
Density calculation ...... Slot : 193 of 512
Density calculation ...... Slot : 194 of 512
Density calculation ...... Slot : 195 of 512
Density calculation ...... Slot : 196 of 512
Density calculation ...... Slot : 197 of 512
Density calculation ...... Slot : 198 of 512
Density calculation ...... Slot : 199 of 512
Density calculation ...... Slot : 200 of 512
Density calculation ...... Slot : 201 of 512
Density calculation ...... Slot : 202 of 512
Density calculation ...... Slot : 203 of 512
Density calculation ...... Slot : 204 of 512
Density calculation ...... Slot : 205 of 512
Density calculation ...... Slot : 206 of 512
Density calculation ...... Slot : 207 of 512
Density calculation ...... Slot : 208 of 512
Density calculation ...... Slot : 209 of 512
Density calculation ...... Slot : 210 of 512
Density calculation ...... Slot : 211 of 512
Density calculation ...... Slot : 212 of 512
Density calculation ...... Slot : 213 of 512
Density calculation ...... Slot : 214 of 512
Density calculation ...... Slot : 215 of 512
Density calculation ...... Slot : 216 of 512
Density calculation ...... Slot : 217 of 512
Density calculation ...... Slot : 218 of 512
Density calculation ...... Slot : 219 of 512
Density calculation ...... Slot : 220 of 512
Density calculation ...... Slot : 221 of 512
Density calculation ...... Slot : 222 of 512
Density calculation ...... Slot : 223 of 512
Density calculation ...... Slot : 224 of 512
Density calculation ...... Slot : 225 of 512
Density calculation ...... Slot : 226 of 512
Density calculation ...... Slot : 227 of 512
Density calculation ...... Slot : 228 of 512
Density calculation ...... Slot : 229 of 512
Density calculation ...... Slot : 230 of 512
Density calculation ...... Slot : 231 of 512
Density calculation ...... Slot : 232 of 512
Density calculation ...... Slot : 233 of 512
Density calculation ...... Slot : 234 of 512
Density calculation ...... Slot : 235 of 512
Density calculation ...... Slot : 236 of 512
Density calculation ...... Slot : 237 of 512
Density calculation ...... Slot : 238 of 512
Density calculation ...... Slot : 239 of 512
Density calculation ...... Slot : 240 of 512
Density calculation ...... Slot : 241 of 512
Density calculation ...... Slot : 242 of 512
Density calculation ...... Slot : 243 of 512
Density calculation ...... Slot : 244 of 512
Density calculation ...... Slot : 245 of 512
Density calculation ...... Slot : 246 of 512
Density calculation ...... Slot : 247 of 512
Density calculation ...... Slot : 248 of 512
Density calculation ...... Slot : 249 of 512
Density calculation ...... Slot : 250 of 512
Density calculation ...... Slot : 251 of 512
Density calculation ...... Slot : 252 of 512
Density calculation ...... Slot : 253 of 512
Density calculation ...... Slot : 254 of 512
Density calculation ...... Slot : 255 of 512
Density calculation ...... Slot : 256 of 512
Density calculation ...... Slot : 257 of 512
Density calculation ...... Slot : 258 of 512
Density calculation ...... Slot : 259 of 512
Density calculation ...... Slot : 260 of 512
Density calculation ...... Slot : 261 of 512
Density calculation ...... Slot : 262 of 512
Density calculation ...... Slot : 263 of 512
Density calculation ...... Slot : 264 of 512
Density calculation ...... Slot : 265 of 512
Density calculation ...... Slot : 266 of 512
Density calculation ...... Slot : 267 of 512
Density calculation ...... Slot : 268 of 512
Density calculation ...... Slot : 269 of 512
Density calculation ...... Slot : 270 of 512
Density calculation ...... Slot : 271 of 512
Density calculation ...... Slot : 272 of 512
Density calculation ...... Slot : 273 of 512
Density calculation ...... Slot : 274 of 512
Density calculation ...... Slot : 275 of 512
Density calculation ...... Slot : 276 of 512
Density calculation ...... Slot : 277 of 512
Density calculation ...... Slot : 278 of 512
Density calculation ...... Slot : 279 of 512
Density calculation ...... Slot : 280 of 512
Density calculation ...... Slot : 281 of 512
Density calculation ...... Slot : 282 of 512
Density calculation ...... Slot : 283 of 512
Density calculation ...... Slot : 284 of 512
Density calculation ...... Slot : 285 of 512
Density calculation ...... Slot : 286 of 512
Density calculation ...... Slot : 287 of 512
Density calculation ...... Slot : 288 of 512
Density calculation ...... Slot : 289 of 512
Density calculation ...... Slot : 290 of 512
Density calculation ...... Slot : 291 of 512
Density calculation ...... Slot : 292 of 512
Density calculation ...... Slot : 293 of 512
Density calculation ...... Slot : 294 of 512
Density calculation ...... Slot : 295 of 512
Density calculation ...... Slot : 296 of 512
Density calculation ...... Slot : 297 of 512
Density calculation ...... Slot : 298 of 512
Density calculation ...... Slot : 299 of 512
Density calculation ...... Slot : 300 of 512
Density calculation ...... Slot : 301 of 512
Density calculation ...... Slot : 302 of 512
Density calculation ...... Slot : 303 of 512
Density calculation ...... Slot : 304 of 512
Density calculation ...... Slot : 305 of 512
Density calculation ...... Slot : 306 of 512
Density calculation ...... Slot : 307 of 512
Density calculation ...... Slot : 308 of 512
Density calculation ...... Slot : 309 of 512
Density calculation ...... Slot : 310 of 512
Density calculation ...... Slot : 311 of 512
Density calculation ...... Slot : 312 of 512
Density calculation ...... Slot : 313 of 512
Density calculation ...... Slot : 314 of 512
Density calculation ...... Slot : 315 of 512
Density calculation ...... Slot : 316 of 512
Density calculation ...... Slot : 317 of 512
Density calculation ...... Slot : 318 of 512
Density calculation ...... Slot : 319 of 512
Density calculation ...... Slot : 320 of 512
Density calculation ...... Slot : 321 of 512
Density calculation ...... Slot : 322 of 512
Density calculation ...... Slot : 323 of 512
Density calculation ...... Slot : 324 of 512
Density calculation ...... Slot : 325 of 512
Density calculation ...... Slot : 326 of 512
Density calculation ...... Slot : 327 of 512
Density calculation ...... Slot : 328 of 512
Density calculation ...... Slot : 329 of 512
Density calculation ...... Slot : 330 of 512
Density calculation ...... Slot : 331 of 512
Density calculation ...... Slot : 332 of 512
Density calculation ...... Slot : 333 of 512
Density calculation ...... Slot : 334 of 512
Density calculation ...... Slot : 335 of 512
Density calculation ...... Slot : 336 of 512
Density calculation ...... Slot : 337 of 512
Density calculation ...... Slot : 338 of 512
Density calculation ...... Slot : 339 of 512
Density calculation ...... Slot : 340 of 512
Density calculation ...... Slot : 341 of 512
Density calculation ...... Slot : 342 of 512
Density calculation ...... Slot : 343 of 512
Density calculation ...... Slot : 344 of 512
Density calculation ...... Slot : 345 of 512
Density calculation ...... Slot : 346 of 512
Density calculation ...... Slot : 347 of 512
Density calculation ...... Slot : 348 of 512
Density calculation ...... Slot : 349 of 512
Density calculation ...... Slot : 350 of 512
Density calculation ...... Slot : 351 of 512
Density calculation ...... Slot : 352 of 512
Density calculation ...... Slot : 353 of 512
Density calculation ...... Slot : 354 of 512
Density calculation ...... Slot : 355 of 512
Density calculation ...... Slot : 356 of 512
Density calculation ...... Slot : 357 of 512
Density calculation ...... Slot : 358 of 512
Density calculation ...... Slot : 359 of 512
Density calculation ...... Slot : 360 of 512
Density calculation ...... Slot : 361 of 512
Density calculation ...... Slot : 362 of 512
Density calculation ...... Slot : 363 of 512
Density calculation ...... Slot : 364 of 512
Density calculation ...... Slot : 365 of 512
Density calculation ...... Slot : 366 of 512
Density calculation ...... Slot : 367 of 512
Density calculation ...... Slot : 368 of 512
Density calculation ...... Slot : 369 of 512
Density calculation ...... Slot : 370 of 512
Density calculation ...... Slot : 371 of 512
Density calculation ...... Slot : 372 of 512
Density calculation ...... Slot : 373 of 512
Density calculation ...... Slot : 374 of 512
Density calculation ...... Slot : 375 of 512
Density calculation ...... Slot : 376 of 512
Density calculation ...... Slot : 377 of 512
Density calculation ...... Slot : 378 of 512
Density calculation ...... Slot : 379 of 512
Density calculation ...... Slot : 380 of 512
Density calculation ...... Slot : 381 of 512
Density calculation ...... Slot : 382 of 512
Density calculation ...... Slot : 383 of 512
Density calculation ...... Slot : 384 of 512
Density calculation ...... Slot : 385 of 512
Density calculation ...... Slot : 386 of 512
Density calculation ...... Slot : 387 of 512
Density calculation ...... Slot : 388 of 512
Density calculation ...... Slot : 389 of 512
Density calculation ...... Slot : 390 of 512
Density calculation ...... Slot : 391 of 512
Density calculation ...... Slot : 392 of 512
Density calculation ...... Slot : 393 of 512
Density calculation ...... Slot : 394 of 512
Density calculation ...... Slot : 395 of 512
Density calculation ...... Slot : 396 of 512
Density calculation ...... Slot : 397 of 512
Density calculation ...... Slot : 398 of 512
Density calculation ...... Slot : 399 of 512
Density calculation ...... Slot : 400 of 512
Density calculation ...... Slot : 401 of 512
Density calculation ...... Slot : 402 of 512
Density calculation ...... Slot : 403 of 512
Density calculation ...... Slot : 404 of 512
Density calculation ...... Slot : 405 of 512
Density calculation ...... Slot : 406 of 512
Density calculation ...... Slot : 407 of 512
Density calculation ...... Slot : 408 of 512
Density calculation ...... Slot : 409 of 512
Density calculation ...... Slot : 410 of 512
Density calculation ...... Slot : 411 of 512
Density calculation ...... Slot : 412 of 512
Density calculation ...... Slot : 413 of 512
Density calculation ...... Slot : 414 of 512
Density calculation ...... Slot : 415 of 512
Density calculation ...... Slot : 416 of 512
Density calculation ...... Slot : 417 of 512
Density calculation ...... Slot : 418 of 512
Density calculation ...... Slot : 419 of 512
Density calculation ...... Slot : 420 of 512
Density calculation ...... Slot : 421 of 512
Density calculation ...... Slot : 422 of 512
Density calculation ...... Slot : 423 of 512
Density calculation ...... Slot : 424 of 512
Density calculation ...... Slot : 425 of 512
Density calculation ...... Slot : 426 of 512
Density calculation ...... Slot : 427 of 512
Density calculation ...... Slot : 428 of 512
Density calculation ...... Slot : 429 of 512
Density calculation ...... Slot : 430 of 512
Density calculation ...... Slot : 431 of 512
Density calculation ...... Slot : 432 of 512
Density calculation ...... Slot : 433 of 512
Density calculation ...... Slot : 434 of 512
Density calculation ...... Slot : 435 of 512
Density calculation ...... Slot : 436 of 512
Density calculation ...... Slot : 437 of 512
Density calculation ...... Slot : 438 of 512
Density calculation ...... Slot : 439 of 512
Density calculation ...... Slot : 440 of 512
Density calculation ...... Slot : 441 of 512
Density calculation ...... Slot : 442 of 512
Density calculation ...... Slot : 443 of 512
Density calculation ...... Slot : 444 of 512
Density calculation ...... Slot : 445 of 512
Density calculation ...... Slot : 446 of 512
Density calculation ...... Slot : 447 of 512
Density calculation ...... Slot : 448 of 512
Density calculation ...... Slot : 449 of 512
Density calculation ...... Slot : 450 of 512
Density calculation ...... Slot : 451 of 512
Density calculation ...... Slot : 452 of 512
Density calculation ...... Slot : 453 of 512
Density calculation ...... Slot : 454 of 512
Density calculation ...... Slot : 455 of 512
Density calculation ...... Slot : 456 of 512
Density calculation ...... Slot : 457 of 512
Density calculation ...... Slot : 458 of 512
Density calculation ...... Slot : 459 of 512
Density calculation ...... Slot : 460 of 512
Density calculation ...... Slot : 461 of 512
Density calculation ...... Slot : 462 of 512
Density calculation ...... Slot : 463 of 512
Density calculation ...... Slot : 464 of 512
Density calculation ...... Slot : 465 of 512
Density calculation ...... Slot : 466 of 512
Density calculation ...... Slot : 467 of 512
Density calculation ...... Slot : 468 of 512
Density calculation ...... Slot : 469 of 512
Density calculation ...... Slot : 470 of 512
Density calculation ...... Slot : 471 of 512
Density calculation ...... Slot : 472 of 512
Density calculation ...... Slot : 473 of 512
Density calculation ...... Slot : 474 of 512
Density calculation ...... Slot : 475 of 512
Density calculation ...... Slot : 476 of 512
Density calculation ...... Slot : 477 of 512
Density calculation ...... Slot : 478 of 512
Density calculation ...... Slot : 479 of 512
Density calculation ...... Slot : 480 of 512
Density calculation ...... Slot : 481 of 512
Density calculation ...... Slot : 482 of 512
Density calculation ...... Slot : 483 of 512
Density calculation ...... Slot : 484 of 512
Density calculation ...... Slot : 485 of 512
Density calculation ...... Slot : 486 of 512
Density calculation ...... Slot : 487 of 512
Density calculation ...... Slot : 488 of 512
Density calculation ...... Slot : 489 of 512
Density calculation ...... Slot : 490 of 512
Density calculation ...... Slot : 491 of 512
Density calculation ...... Slot : 492 of 512
Density calculation ...... Slot : 493 of 512
Density calculation ...... Slot : 494 of 512
Density calculation ...... Slot : 495 of 512
Density calculation ...... Slot : 496 of 512
Density calculation ...... Slot : 497 of 512
Density calculation ...... Slot : 498 of 512
Density calculation ...... Slot : 499 of 512
Density calculation ...... Slot : 500 of 512
Density calculation ...... Slot : 501 of 512
Density calculation ...... Slot : 502 of 512
Density calculation ...... Slot : 503 of 512
Density calculation ...... Slot : 504 of 512
Density calculation ...... Slot : 505 of 512
Density calculation ...... Slot : 506 of 512
Density calculation ...... Slot : 507 of 512
Density calculation ...... Slot : 508 of 512
Density calculation ...... Slot : 509 of 512
Density calculation ...... Slot : 510 of 512
Density calculation ...... Slot : 511 of 512
Density calculation ...... Slot : 512 of 512
End of Density Calculation : cpu: 0:00:12, real: 0:00:12, peak: 1552.00 megs
process data during iteration   1 in region   1 of 3721.
process data during iteration   1 in region 101 of 3721.
process data during iteration   1 in region 201 of 3721.
process data during iteration   1 in region 301 of 3721.
process data during iteration   1 in region 401 of 3721.
process data during iteration   1 in region 501 of 3721.
process data during iteration   1 in region 601 of 3721.
process data during iteration   1 in region 701 of 3721.
process data during iteration   1 in region 801 of 3721.
process data during iteration   1 in region 901 of 3721.
process data during iteration   1 in region 1001 of 3721.
process data during iteration   1 in region 1101 of 3721.
process data during iteration   1 in region 1201 of 3721.
process data during iteration   1 in region 1301 of 3721.
process data during iteration   1 in region 1401 of 3721.
process data during iteration   1 in region 1501 of 3721.
process data during iteration   1 in region 1601 of 3721.
process data during iteration   1 in region 1701 of 3721.
process data during iteration   1 in region 1801 of 3721.
process data during iteration   1 in region 1901 of 3721.
process data during iteration   1 in region 2001 of 3721.
process data during iteration   1 in region 2101 of 3721.
process data during iteration   1 in region 2201 of 3721.
process data during iteration   1 in region 2301 of 3721.
process data during iteration   1 in region 2401 of 3721.
process data during iteration   1 in region 2501 of 3721.
process data during iteration   1 in region 2601 of 3721.
process data during iteration   1 in region 2701 of 3721.
process data during iteration   1 in region 2801 of 3721.
process data during iteration   1 in region 2901 of 3721.
process data during iteration   1 in region 3001 of 3721.
process data during iteration   1 in region 3101 of 3721.
process data during iteration   1 in region 3201 of 3721.
process data during iteration   1 in region 3301 of 3721.
process data during iteration   1 in region 3401 of 3721.
process data during iteration   1 in region 3501 of 3721.
process data during iteration   1 in region 3601 of 3721.
process data during iteration   1 in region 3701 of 3721.
process data during iteration   2 in region   1 of 3721.
process data during iteration   2 in region 101 of 3721.
process data during iteration   2 in region 201 of 3721.
process data during iteration   2 in region 301 of 3721.
process data during iteration   2 in region 401 of 3721.
process data during iteration   2 in region 501 of 3721.
process data during iteration   2 in region 601 of 3721.
process data during iteration   2 in region 701 of 3721.
process data during iteration   2 in region 801 of 3721.
process data during iteration   2 in region 901 of 3721.
process data during iteration   2 in region 1001 of 3721.
process data during iteration   2 in region 1101 of 3721.
process data during iteration   2 in region 1201 of 3721.
process data during iteration   2 in region 1301 of 3721.
process data during iteration   2 in region 1401 of 3721.
process data during iteration   2 in region 1501 of 3721.
process data during iteration   2 in region 1601 of 3721.
process data during iteration   2 in region 1701 of 3721.
process data during iteration   2 in region 1801 of 3721.
process data during iteration   2 in region 1901 of 3721.
process data during iteration   2 in region 2001 of 3721.
process data during iteration   2 in region 2101 of 3721.
process data during iteration   2 in region 2201 of 3721.
process data during iteration   2 in region 2301 of 3721.
process data during iteration   2 in region 2401 of 3721.
process data during iteration   2 in region 2501 of 3721.
process data during iteration   2 in region 2601 of 3721.
process data during iteration   2 in region 2701 of 3721.
process data during iteration   2 in region 2801 of 3721.
process data during iteration   2 in region 2901 of 3721.
process data during iteration   2 in region 3001 of 3721.
process data during iteration   2 in region 3101 of 3721.
process data during iteration   2 in region 3201 of 3721.
process data during iteration   2 in region 3301 of 3721.
process data during iteration   2 in region 3401 of 3721.
process data during iteration   2 in region 3501 of 3721.
process data during iteration   2 in region 3601 of 3721.
process data during iteration   2 in region 3701 of 3721.
End metal filling: cpu:  0:03:54,  real:  0:03:54,  mem  2921.36  megs.
<CMD> globalNetConnect vdd -type tiehi
<CMD> globalNetConnect vdd -type pgpin -pin vdd -all -override
<CMD> globalNetConnect gnd -type tielo
<CMD> globalNetConnect gnd -type pgpin -pin gnd -all -override
<CMD> sroute
No routing obstructions were found in the design.
*** Begin SPECIAL ROUTE on Mon May  4 12:34:40 2015 ***
Sroute/fcroute version 8.1.46 promoted on 02/17/2009.
SPECIAL ROUTE ran on directory: /home/ecegrid/a/mg64/ece337/Lab1/Git Repos/ECE337---Floating-Point-Co-Processo
SPECIAL ROUTE ran on machine: ecegrid-thin5.ecn.purdue.edu (Linux 2.6.32-504.12.2.el6.x86_64 Xeon 2.70Ghz)

Begin option processing ...
(from .sroute_1907.conf) srouteConnectPowerBump set to false
(from .sroute_1907.conf) routeSpecial set to true
(from .sroute_1907.conf) srouteFollowCorePinEnd set to 3
(from .sroute_1907.conf) srouteFollowPadPin set to true
(from .sroute_1907.conf) srouteJogControl set to "preferWithChanges differentLayer"
(from .sroute_1907.conf) sroutePadPinAllPorts set to true
(from .sroute_1907.conf) sroutePreserveExistingRoutes set to true
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 3482.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 10 layers, 3 routing layers, 0 overlap layer
Read in 40 macros, 34 used
Read in 462807 components
  462696 core components: 0 unplaced, 457444 placed, 5252 fixed
  107 pad components: 0 unplaced, 0 placed, 107 fixed
  4 other components: 0 unplaced, 0 placed, 4 fixed
Read in 105 logical pins
Read in 105 nets
Read in 2 special nets, 2 routed
Read in 925394 terminals
Begin power routing ...
**WARN: (ENCSR-1254):	Net vdd does not have block pins to be routed. Please check net list.
**WARN: (ENCSR-1255):	Net vdd does not have pad pins to create pad ring. Please check net list or port class. (must NOT be CORE class and must not be AREAIO subclass). 
**WARN: (ENCSR-1254):	Net gnd does not have block pins to be routed. Please check net list.
**WARN: (ENCSR-1255):	Net gnd does not have pad pins to create pad ring. Please check net list or port class. (must NOT be CORE class and must not be AREAIO subclass). 
CPU time for FollowPin 0 seconds
CPU time for FollowPin 1 seconds
  Number of IO ports routed: 0
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 0
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
End power routing: cpu: 0:00:24, real: 0:00:24, peak: 4058.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 7 via definition ...


sroute: Total CPU time used = 0:6:58
sroute: Total Real time used = 0:7:0
sroute: Total Memory used = 0.06 megs
sroute: Total Peak Memory used = 2921.42 megs
<CMD> globalDetailRoute

globalDetailRoute

#Start globalDetailRoute on Mon May  4 12:41:38 2015
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2921.00 (Mb)
#WARNING (NRDB-733) PIN apb_clk in CELL_VIEW Floating_point_co_processor_top,init does not have physical port
#WARNING (NRDB-733) PIN clk in CELL_VIEW Floating_point_co_processor_top,init does not have physical port
#WARNING (NRDB-733) PIN n_rst in CELL_VIEW Floating_point_co_processor_top,init does not have physical port
#WARNING (NRDB-733) PIN npreset in CELL_VIEW Floating_point_co_processor_top,init does not have physical port
#WARNING (NRDB-733) PIN paddr[0] in CELL_VIEW Floating_point_co_processor_top,init does not have physical port
#WARNING (NRDB-733) PIN paddr[10] in CELL_VIEW Floating_point_co_processor_top,init does not have physical port
#WARNING (NRDB-733) PIN paddr[11] in CELL_VIEW Floating_point_co_processor_top,init does not have physical port
#WARNING (NRDB-733) PIN paddr[12] in CELL_VIEW Floating_point_co_processor_top,init does not have physical port
#WARNING (NRDB-733) PIN paddr[13] in CELL_VIEW Floating_point_co_processor_top,init does not have physical port
#WARNING (NRDB-733) PIN paddr[14] in CELL_VIEW Floating_point_co_processor_top,init does not have physical port
#WARNING (NRDB-733) PIN paddr[15] in CELL_VIEW Floating_point_co_processor_top,init does not have physical port
#WARNING (NRDB-733) PIN paddr[16] in CELL_VIEW Floating_point_co_processor_top,init does not have physical port
#WARNING (NRDB-733) PIN paddr[17] in CELL_VIEW Floating_point_co_processor_top,init does not have physical port
#WARNING (NRDB-733) PIN paddr[18] in CELL_VIEW Floating_point_co_processor_top,init does not have physical port
#WARNING (NRDB-733) PIN paddr[19] in CELL_VIEW Floating_point_co_processor_top,init does not have physical port
#WARNING (NRDB-733) PIN paddr[1] in CELL_VIEW Floating_point_co_processor_top,init does not have physical port
#WARNING (NRDB-733) PIN paddr[20] in CELL_VIEW Floating_point_co_processor_top,init does not have physical port
#WARNING (NRDB-733) PIN paddr[21] in CELL_VIEW Floating_point_co_processor_top,init does not have physical port
#WARNING (NRDB-733) PIN paddr[22] in CELL_VIEW Floating_point_co_processor_top,init does not have physical port
#WARNING (NRDB-733 Repeated 20 times. Will be suppressed.) PIN paddr[23] in CELL_VIEW Floating_point_co_processor_top,init does not have physical port
#WARNING (EMS-27) Message (NRDB-733) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#NanoRoute Version v09.11-s008 NR100226-1806/USR63-UB
#WARNING (NREX-28) The height of the first routing layer metal1 is 0.000000. It should be larger than 0.000000
#WARNING (NREX-29) The metal thickness of routing layer metal1 is 0.000000. It should be larger than 0.0. Add this to the technology information for better accuracy.
#WARNING (NREX-30) Please also check the height and metal thickness values for the routing layers heigher than routing layer metal1
#WARNING (NREX-4) No Extended Cap Table was imported. Not enough process information was provided either and default Extended Cap Table database will be used.
#Merging special wires...
#Number of eco nets is 0
#
#Start data preparation...
#Auto generating G-grids with size=20 tracks, using layer metal2's pitch = 1.950.
#Using automatically generated G-grids.
#
#Data preparation is done on Mon May  4 12:42:02 2015
#
#Analyzing routing resource...
#Routing resource analysis is done on Mon May  4 12:42:02 2015
#
#  Resource Analysis:
#
#               Routing  #Total     %Gcell
#  Layer      Direction   Gcell     Blocked
#  ------------------------------------------
#  Metal 1        H      214832      16.02%
#  Metal 2        V      214832       0.96%
#  Metal 3        H      214832       0.95%
#  ------------------------------------------
#  Total                 644496       5.98%
#
#  258 nets (0.31%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2941.00 (Mb)
#
#start global routing iteration 1...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2941.00 (Mb)
#
#start global routing iteration 2...
#cpu time = 00:00:08, elapsed time = 00:00:08, memory = 2941.00 (Mb)
#
#start global routing iteration 3...
#cpu time = 00:00:06, elapsed time = 00:00:06, memory = 2941.00 (Mb)
#
#start global routing iteration 4...
#cpu time = 00:00:24, elapsed time = 00:00:24, memory = 2941.00 (Mb)
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
#     Layer         (1-2)         (3-5)         (6-8)        (9-11)   OverCon
#  --------------------------------------------------------------------------
#   Metal 1     41(0.02%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.02%)
#   Metal 2   2418(1.14%)    550(0.26%)     52(0.02%)      4(0.00%)   (1.42%)
#   Metal 3    800(0.38%)     31(0.01%)      0(0.00%)      0(0.00%)   (0.39%)
#  --------------------------------------------------------------------------
#     Total   3259(0.52%)    581(0.09%)     52(0.01%)      4(0.00%)   (0.63%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 11
#
#Complete Global Routing.
#Total wire length = 18060744 um.
#Total half perimeter of net bounding box = 14491031 um.
#Total wire length on LAYER metal1 = 416442 um.
#Total wire length on LAYER metal2 = 8953542 um.
#Total wire length on LAYER metal3 = 8690760 um.
#Total number of vias = 336575
#Up-Via Summary (total 336575):
#           
#-----------------------
#  Metal 1       189822
#  Metal 2       146753
#-----------------------
#                336575 
#
#Max overcon = 11 tracks.
#Total overcon = 0.63%.
#Worst layer Gcell overcon rate = 1.42%.
#Cpu time = 00:00:45
#Elapsed time = 00:00:45
#Increased memory = 2.00 (Mb)
#Total memory = 2935.00 (Mb)
#Peak memory = 2966.00 (Mb)
#
#Start Detail Routing.
#start initial detail routing ...
#    completing 10% with 0 violations
#    cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2938.00 (Mb)
#    completing 20% with 0 violations
#    cpu time = 00:00:05, elapsed time = 00:00:05, memory = 2938.00 (Mb)
#    completing 30% with 0 violations
#    cpu time = 00:00:08, elapsed time = 00:00:08, memory = 2938.00 (Mb)
#    completing 40% with 193 violations
#    cpu time = 00:00:36, elapsed time = 00:00:36, memory = 2938.00 (Mb)
#    completing 50% with 680 violations
#    cpu time = 00:01:08, elapsed time = 00:01:08, memory = 2938.00 (Mb)
#    completing 60% with 4693 violations
#    cpu time = 00:01:55, elapsed time = 00:01:55, memory = 2938.00 (Mb)
#    completing 70% with 7625 violations
#    cpu time = 00:02:38, elapsed time = 00:02:38, memory = 2938.00 (Mb)
#    completing 80% with 7627 violations
#    cpu time = 00:02:41, elapsed time = 00:02:41, memory = 2938.00 (Mb)
#    completing 90% with 7627 violations
#    cpu time = 00:02:43, elapsed time = 00:02:43, memory = 2938.00 (Mb)
#    completing 100% with 7627 violations
#    cpu time = 00:02:45, elapsed time = 00:02:45, memory = 2938.00 (Mb)
#    number of violations = 7627
#cpu time = 00:02:45, elapsed time = 00:02:46, memory = 2938.00 (Mb)
#start 1st optimization iteration ...
#    number of violations = 2248
#cpu time = 00:01:13, elapsed time = 00:01:13, memory = 2938.00 (Mb)
#start 2nd optimization iteration ...
#    number of violations = 1667
#cpu time = 00:00:36, elapsed time = 00:00:36, memory = 2938.00 (Mb)
#start 3rd optimization iteration ...
#    number of violations = 1384
#cpu time = 00:00:28, elapsed time = 00:00:28, memory = 2938.00 (Mb)
#start 4th optimization iteration ...
#    number of violations = 1233
#cpu time = 00:00:23, elapsed time = 00:00:23, memory = 2938.00 (Mb)
#start 5th optimization iteration ...
#    number of violations = 1044
#cpu time = 00:00:21, elapsed time = 00:00:21, memory = 2938.00 (Mb)
#start 6th optimization iteration ...
#    number of violations = 1027
#cpu time = 00:00:18, elapsed time = 00:00:18, memory = 2938.00 (Mb)
#start 7th optimization iteration ...
#    number of violations = 911
#cpu time = 00:00:18, elapsed time = 00:00:18, memory = 2938.00 (Mb)
#start 8th optimization iteration ...
#    number of violations = 816
#cpu time = 00:00:16, elapsed time = 00:00:16, memory = 2938.00 (Mb)
#start 9th optimization iteration ...
#    number of violations = 752
#cpu time = 00:00:14, elapsed time = 00:00:14, memory = 2938.00 (Mb)
#start 10th optimization iteration ...
#    number of violations = 721
#cpu time = 00:00:13, elapsed time = 00:00:13, memory = 2938.00 (Mb)
#start 11th optimization iteration ...
#    number of violations = 670
#cpu time = 00:00:15, elapsed time = 00:00:15, memory = 2938.00 (Mb)
#start 12th optimization iteration ...
#    number of violations = 642
#cpu time = 00:00:14, elapsed time = 00:00:14, memory = 2938.00 (Mb)
#start 13th optimization iteration ...
#    number of violations = 648
#cpu time = 00:00:15, elapsed time = 00:00:16, memory = 2938.00 (Mb)
#start 14th optimization iteration ...
#    number of violations = 626
#cpu time = 00:00:14, elapsed time = 00:00:14, memory = 2938.00 (Mb)
#start 15th optimization iteration ...
#    number of violations = 641
#cpu time = 00:00:15, elapsed time = 00:00:15, memory = 2938.00 (Mb)
#start 16th optimization iteration ...
#    number of violations = 613
#cpu time = 00:00:14, elapsed time = 00:00:14, memory = 2938.00 (Mb)
#start 17th optimization iteration ...
#    number of violations = 620
#cpu time = 00:00:14, elapsed time = 00:00:14, memory = 2938.00 (Mb)
#start 18th optimization iteration ...
#    number of violations = 601
#cpu time = 00:00:13, elapsed time = 00:00:13, memory = 2938.00 (Mb)
#start 19th optimization iteration ...
#    number of violations = 568
#cpu time = 00:00:14, elapsed time = 00:00:14, memory = 2938.00 (Mb)
#start 20th optimization iteration ...
#    number of violations = 553
#cpu time = 00:00:13, elapsed time = 00:00:13, memory = 2938.00 (Mb)
#Complete Detail Routing.
#Total wire length = 18509980 um.
#Total half perimeter of net bounding box = 14491031 um.
#Total wire length on LAYER metal1 = 1514504 um.
#Total wire length on LAYER metal2 = 9178358 um.
#Total wire length on LAYER metal3 = 7817119 um.
#Total number of vias = 487479
#Up-Via Summary (total 487479):
#           
#-----------------------
#  Metal 1       244171
#  Metal 2       243308
#-----------------------
#                487479 
#
#Total number of DRC violations = 553
#Total number of violations on LAYER metal1 = 109
#Total number of violations on LAYER metal2 = 325
#Total number of violations on LAYER metal3 = 119
#Cpu time = 00:09:29
#Elapsed time = 00:09:30
#Increased memory = 0.00 (Mb)
#Total memory = 2935.00 (Mb)
#Peak memory = 2979.00 (Mb)
#
#Start Post Routing Optimization.
#start 1st post routing optimization iteration ...
#    number of DRC violations = 436
#cpu time = 00:01:55, elapsed time = 00:01:58, memory = 2933.00 (Mb)
#start 2nd post routing optimization iteration ...
#    number of DRC violations = 351
#cpu time = 00:01:14, elapsed time = 00:01:17, memory = 2933.00 (Mb)
#start 3rd post routing optimization iteration ...
#    number of DRC violations = 134
#cpu time = 00:01:30, elapsed time = 00:01:31, memory = 2933.00 (Mb)
#start 4th post routing optimization iteration ...
#    number of DRC violations = 63
#cpu time = 00:00:42, elapsed time = 00:00:43, memory = 2933.00 (Mb)
#start 5th post routing optimization iteration ...
#    number of DRC violations = 35
#cpu time = 00:00:22, elapsed time = 00:00:24, memory = 2933.00 (Mb)
#start 6th post routing optimization iteration ...
#    number of DRC violations = 32
#cpu time = 00:00:13, elapsed time = 00:00:14, memory = 2933.00 (Mb)
#start 7th post routing optimization iteration ...
#    number of DRC violations = 30
#cpu time = 00:00:10, elapsed time = 00:00:11, memory = 2933.00 (Mb)
#start 8th post routing optimization iteration ...
#    number of DRC violations = 30
#cpu time = 00:00:57, elapsed time = 00:00:59, memory = 2933.00 (Mb)
#start 9th post routing optimization iteration ...
#    number of DRC violations = 29
#cpu time = 00:00:10, elapsed time = 00:00:10, memory = 2933.00 (Mb)
#start 10th post routing optimization iteration ...
#    number of DRC violations = 28
#cpu time = 00:00:11, elapsed time = 00:00:12, memory = 2933.00 (Mb)
#Complete Post Routing Optimization.
#Cpu time = 00:07:23
#Elapsed time = 00:07:39
#Increased memory = -2.00 (Mb)
#Total memory = 2933.00 (Mb)
#Peak memory = 2979.00 (Mb)
#Total wire length = 18500308 um.
#Total half perimeter of net bounding box = 14491031 um.
#Total wire length on LAYER metal1 = 1510525 um.
#Total wire length on LAYER metal2 = 9173241 um.
#Total wire length on LAYER metal3 = 7816542 um.
#Total number of vias = 486324
#Up-Via Summary (total 486324):
#           
#-----------------------
#  Metal 1       243600
#  Metal 2       242724
#-----------------------
#                486324 
#
#Total number of DRC violations = 28
#Total number of violations on LAYER metal1 = 5
#Total number of violations on LAYER metal2 = 17
#Total number of violations on LAYER metal3 = 6
#detailRoute Statistics:
#Cpu time = 00:16:53
#Elapsed time = 00:17:09
#Increased memory = -2.00 (Mb)
#Total memory = 2933.00 (Mb)
#Peak memory = 2979.00 (Mb)
#
#globalDetailRoute statistics:
#Cpu time = 00:18:02
#Elapsed time = 00:18:19
#Increased memory = -8.00 (Mb)
#Total memory = 2913.00 (Mb)
#Peak memory = 2979.00 (Mb)
#Number of warnings = 25
#Total number of warnings = 25
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Mon May  4 12:59:57 2015
#
<CMD> setExtractRCMode -engine detail -reduce 0.0
**WARN: (ENCEXT-1082):	Option '-engine detail' is obsolete. Use '-engine postRoute [-effortLevel low]' to set extraction engine, which is based on recommended convention '-engine postRoute [-effortLevel <low|medium|high|signoff>]'. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script and configuration file to use recommended convention.
<CMD> extractRC
Extraction called for design 'Floating_point_co_processor_top' of instances=462807 and nets=84322 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Detail RC Extraction called for design Floating_point_co_processor_top.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
**WARN: (ENCEXT-3032):	Since cap. table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.6
      Min Width        : 0.9
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.6
      Min Width        : 0.9
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 1
      Min Width        : 1.5
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile ./Floating_point_co_processor_top_K9oSFn_1907.rcdb.d  -basic -newAssumeMetFill
Assumed metal fill uses the following parameters:
              Active Spacing      Min. Width
                [microns]         [microns]
**WARN: (ENCEXT-3087):	Fill active spacing for layer M1 is not specified, it will use  0.600 microns.
  Layer M1        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M2 is not specified, it will use  0.600 microns.
  Layer M2        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M3 is not specified, it will use  0.600 microns.
  Layer M3        0.600             0.400 
RC Mode: Detail [Assume Metal Fill, LEF Resistances]
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res. Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 2913.7M)
Creating parasitic data file './Floating_point_co_processor_top_K9oSFn_1907.rcdb.d/header.seq' for storing RC.
Extracted 10.0003% (CPU Time= 0:00:17.6  MEM= 2921.3M)
Extracted 20.0002% (CPU Time= 0:00:20.2  MEM= 2921.3M)
Extracted 30.0003% (CPU Time= 0:00:22.5  MEM= 2921.3M)
Extracted 40.0002% (CPU Time= 0:00:24.9  MEM= 2921.3M)
Extracted 50.0004% (CPU Time= 0:00:27.2  MEM= 2921.3M)
Extracted 60.0003% (CPU Time= 0:00:29.7  MEM= 2921.3M)
Extracted 70.0002% (CPU Time= 0:00:31.8  MEM= 2921.3M)
Extracted 80.0003% (CPU Time= 0:00:33.7  MEM= 2921.3M)
Extracted 90.0002% (CPU Time= 0:00:35.4  MEM= 2921.3M)
Extracted 100% (CPU Time= 0:00:56.2  MEM= 2921.3M)
Nr. Extracted Resistors     : 1083884
Nr. Extracted Ground Cap.   : 1165532
Nr. Extracted Coupling Cap. : 3625416
Opening parasitic data file './Floating_point_co_processor_top_K9oSFn_1907.rcdb.d/header.seq' for reading.
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 2920.6M)
Creating parasitic data file './Floating_point_co_processor_top_K9oSFn_1907.rcdb_Filter.rcdb.d/header.seq' for storing RC.
Closing parasitic data file './Floating_point_co_processor_top_K9oSFn_1907.rcdb.d/header.seq'. 82452 times net's RC data read were performed.
Opening parasitic data file './Floating_point_co_processor_top_K9oSFn_1907.rcdb.d/header.seq' for reading.
Detail RC Extraction DONE (CPU Time: 0:01:06  Real Time: 0:01:10  MEM: 2914.684M)
<CMD> setOptMode -yieldEffort none
<CMD> setOptMode -effort high
<CMD> setOptMode -maxDensity 0.95
<CMD> setOptMode -drcMargin 0.0
<CMD> setOptMode -holdTargetSlack 0.0 -setupTargetSlack 0.0
*info: Setting hold target slack to 0.000
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
<CMD> setOptMode -simplifyNetlist false
<CMD> setOptMode -usefulSkew false
<CMD> optDesign -postRoute -incr
**WARN: (ENCOPT-6055):	The following cells have a dont_touch property but without being dont_use.
			Such configuration can impact the timing closure because they can be inserted in the netlist but never transformed again.
			It is recommended that you apply a dont_use attribute on them.
			Cell PADVDD is dont_touch but not dont_use
			Cell PADNC is dont_touch but not dont_use
			Cell PADGND is dont_touch but not dont_use
			Cell PADFC is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2914.7M **
Info: DRVs not fixed with -incr option
#Created 41 library cell signatures
#Created 84322 NETS and 0 SPECIALNETS signatures
#Created 462808 instance signatures
Begin checking placement ...
*info: Placed = 457444
*info: Unplaced = 0
Placement Density:100.00%(56007072/56007072)
setExtractRCMode -coupled false
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0.0
Hold Target Slack: user slack 0.0
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
*** CTE mode ***
Library does not have enough HVT buffers
Include MVT Delays for Hold Opt
Library does not have enough HVT delays
Deleting the dont_use list
Extraction called for design 'Floating_point_co_processor_top' of instances=462807 and nets=84322 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Detail RC Extraction called for design Floating_point_co_processor_top.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
**WARN: (ENCEXT-3032):	Since cap. table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.6
      Min Width        : 0.9
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.6
      Min Width        : 0.9
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 1
      Min Width        : 1.5
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile ./Floating_point_co_processor_top_K9oSFn_1907.rcdb.d -maxResLength 200  -basic -newAssumeMetFill
Assumed metal fill uses the following parameters:
              Active Spacing      Min. Width
                [microns]         [microns]
**WARN: (ENCEXT-3087):	Fill active spacing for layer M1 is not specified, it will use  0.600 microns.
  Layer M1        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M2 is not specified, it will use  0.600 microns.
  Layer M2        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M3 is not specified, it will use  0.600 microns.
  Layer M3        0.600             0.400 
RC Mode: Detail [Assume Metal Fill, LEF Resistances]
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res. Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 2924.9M)
Creating parasitic data file './Floating_point_co_processor_top_K9oSFn_1907.rcdb.d/header.seq' for storing RC.
Extracted 10.0003% (CPU Time= 0:00:18.8  MEM= 2933.1M)
Extracted 20.0002% (CPU Time= 0:00:21.4  MEM= 2933.1M)
Extracted 30.0003% (CPU Time= 0:00:23.7  MEM= 2933.1M)
Extracted 40.0002% (CPU Time= 0:00:26.2  MEM= 2933.1M)
Extracted 50.0004% (CPU Time= 0:00:28.5  MEM= 2933.1M)
Extracted 60.0003% (CPU Time= 0:00:31.0  MEM= 2933.1M)
Extracted 70.0002% (CPU Time= 0:00:33.1  MEM= 2933.1M)
Extracted 80.0003% (CPU Time= 0:00:35.1  MEM= 2933.1M)
Extracted 90.0002% (CPU Time= 0:00:36.7  MEM= 2933.1M)
Extracted 100% (CPU Time= 0:00:54.5  MEM= 2933.1M)
Nr. Extracted Resistors     : 1083884
Nr. Extracted Ground Cap.   : 1165532
Nr. Extracted Coupling Cap. : 0
Opening parasitic data file './Floating_point_co_processor_top_K9oSFn_1907.rcdb.d/header.seq' for reading.
Detail RC Extraction DONE (CPU Time: 0:01:03  Real Time: 0:01:04  MEM: 2924.688M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.2, MEM = 2936.7M)
Number of Loop : 0
Start delay calculation (mem=2936.723M)...
delayCal using detail RC...
Opening parasitic data file './Floating_point_co_processor_top_K9oSFn_1907.rcdb.d/header.seq' for reading.
RC Database In Completed (CPU Time= 0:00:00.6  MEM= 2952.3M)
Closing parasitic data file './Floating_point_co_processor_top_K9oSFn_1907.rcdb.d/header.seq'. 82452 times net's RC data read were performed.
Delay calculation completed. (cpu=0:00:12.7 real=0:00:13.0 mem=2949.254M 0)
*** CDM Built up (cpu=0:00:15.3  real=0:00:16.0  mem= 2949.3M) ***
-holdSdfFile {}                            # string, default=""
-holdSdfScript {}                          # string, default="", private

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -11.035 |
|           TNS (ns):|-16339.0 |
|    Violating Paths:|  7392   |
|          All Paths:|  9478   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     50 (50)      |   -1.016   |     57 (57)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 100.000%
------------------------------------------------------------
**optDesign ... cpu = 0:02:12, real = 0:02:12, mem = 2949.3M **
*** Timing NOT met, worst failing slack is -11.035
*** Check timing (0:00:00.1)
*** Timing NOT met, worst failing slack is -11.035
*** Check timing (0:00:00.0)
Info: 105 io nets excluded
Info: 258 clock nets excluded from IPO operation.

*** Start Post Route Setup Fixing (cpu=0:00:00.0 mem=2949.3M) ***

Time Engine : CTE
SSTA Mode   : off
MMMC mode   : off
Incr. DC    : on
CTE SubNetWork Mode   : off
Up Size     : on
Down Size   : on
Resize FFs  : on
Add Buffer  : off
Del Buffer  : off
Pin Swap    : off
Add InvPair : off
LegalLoc GS : off
Speedup  GS : off
Crit. Range : 20%

density before = 100.000%
total 82238 net, 104 ipo_ignored
total 229373 term, 208 ipo_ignored
total 457299 comb inst, 367 fixed, 6 dont_touch, 381397 no_footp
total 5508 seq inst, 4996 fixed, 0 dont_touch, 0 no_footp
total 23 footprint(s)
   0 footprint(s) with 0 cell(s)
  17 footprint(s) with 1 cell(s)
   4 footprint(s) with 2 cell(s)
   1 footprint(s) with 3 cell(s)
   1 footprint(s) with 4 cell(s)
   0 footprint(s) with 5 cell(s)
   0 footprint(s) with 6 cell(s)
   0 footprint(s) with 7 cell(s)
   0 footprint(s) with 8 cell(s)
   0 footprint(s) with 9 cell(s)
   0 footprint(s) with 10+ cell(s)


Estimated WNS = -11.035ns, TNS = -14108.620ns (cpu=0:00:44.3 mem=2988.4M)

Iter 0 ...

Collected 72258 nets for fixing
Evaluate 750(357) resize, Select 106 cand. (cpu=0:00:45.1 mem=2989.5M)

Commit 20 cand, 0 upSize, 11 downSize, 9 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:45.1 mem=2988.5M)

Calc. DC (cpu=0:00:45.2 mem=2988.5M) ***

Estimated WNS = -10.942ns, TNS = -14096.143ns (cpu=0:00:45.9 mem=2988.5M)

Iter 1 ...

Collected 72258 nets for fixing
Evaluate 750(342) resize, Select 112 cand. (cpu=0:00:46.7 mem=2989.6M)

Commit 40 cand, 0 upSize, 31 downSize, 9 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:46.7 mem=2988.6M)

Calc. DC (cpu=0:00:46.8 mem=2988.6M) ***

Estimated WNS = -10.892ns, TNS = -14124.678ns (cpu=0:00:47.6 mem=2988.6M)

Iter 2 ...

Collected 72258 nets for fixing
Evaluate 750(307) resize, Select 97 cand. (cpu=0:00:48.3 mem=2989.6M)

Commit 9 cand, 0 upSize, 4 downSize, 5 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:48.3 mem=2988.6M)

Calc. DC (cpu=0:00:48.4 mem=2988.6M) ***

Estimated WNS = -10.877ns, TNS = -14125.711ns (cpu=0:00:49.1 mem=2988.6M)

Iter 3 ...

Collected 72258 nets for fixing
Evaluate 751(297) resize, Select 82 cand. (cpu=0:00:49.8 mem=2989.6M)

Commit 27 cand, 0 upSize, 19 downSize, 8 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:49.8 mem=2988.6M)

Calc. DC (cpu=0:00:49.9 mem=2988.6M) ***

Estimated WNS = -10.844ns, TNS = -14122.143ns (cpu=0:00:50.6 mem=2988.6M)

Iter 4 ...

Collected 72258 nets for fixing
Evaluate 750(280) resize, Select 99 cand. (cpu=0:00:51.3 mem=2989.7M)

Commit 0 cand, 0 upSize, 0 downSize, 0 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:51.3 mem=2988.7M)

Calc. DC (cpu=0:00:51.4 mem=2988.7M) ***

Estimated WNS = -10.844ns, TNS = -14122.143ns (cpu=0:00:52.1 mem=2988.7M)

Calc. DC (cpu=0:00:52.1 mem=2988.7M) ***
*summary:     96 instances changed cell type
*info: stop prematurely due to density > 0.950
density after = 99.988%

*** Finish Post Route Setup Fixing (cpu=0:00:52.4 mem=2949.2M) ***

Info: 105 io nets excluded
Info: 258 clock nets excluded from IPO operation.

*** Start Post Route Setup Fixing (cpu=0:00:00.0 mem=2949.2M) ***

Time Engine : CTE
SSTA Mode   : off
MMMC mode   : off
Incr. DC    : on
CTE SubNetWork Mode   : off
Up Size     : on
Down Size   : on
Resize FFs  : on
Add Buffer  : on
Del Buffer  : on
Pin Swap    : off
Add InvPair : off
LegalLoc GS : off
Speedup  GS : off
Crit. Range : 20%

density before = 99.988%
total 82238 net, 104 ipo_ignored
total 229373 term, 208 ipo_ignored
total 457299 comb inst, 367 fixed, 6 dont_touch, 381397 no_footp
total 5508 seq inst, 4996 fixed, 0 dont_touch, 0 no_footp
total 23 footprint(s)
   0 footprint(s) with 0 cell(s)
  17 footprint(s) with 1 cell(s)
   4 footprint(s) with 2 cell(s)
   1 footprint(s) with 3 cell(s)
   1 footprint(s) with 4 cell(s)
   0 footprint(s) with 5 cell(s)
   0 footprint(s) with 6 cell(s)
   0 footprint(s) with 7 cell(s)
   0 footprint(s) with 8 cell(s)
   0 footprint(s) with 9 cell(s)
   0 footprint(s) with 10+ cell(s)

BUFFER FOOTPRINT (BUFX2) :
  BUFX2 BUFX4 CLKBUF1


Estimated WNS = -10.844ns, TNS = -14122.143ns (cpu=0:00:43.9 mem=2984.8M)

Iter 0 ...

Collected 72258 nets for fixing
Evaluate 750(280) resize, Select 99 cand. (cpu=0:00:44.6 mem=2985.8M)
Evaluate 33(100) addBuf, Select 2 cand. (cpu=0:00:44.8 mem=2985.8M)
Evaluate 102(102) delBuf, Select 14 cand. (cpu=0:00:45.1 mem=2985.8M)

Commit 11 cand, 0 upSize, 0 downSize, 0 sameSize, 1 addBuf, 10 delBuf, 0 pinSwap (cpu=0:00:45.1 mem=2984.8M)

Calc. DC (cpu=0:00:45.4 mem=2984.8M) ***

Estimated WNS = -10.773ns, TNS = -14124.140ns (cpu=0:00:46.1 mem=2984.8M)

Iter 1 ...

Collected 72249 nets for fixing
Evaluate 755(288) resize, Select 71 cand. (cpu=0:00:46.8 mem=2985.8M)
Evaluate 34(56) addBuf, Select 2 cand. (cpu=0:00:46.9 mem=2985.8M)
Evaluate 101(101) delBuf, Select 8 cand. (cpu=0:00:47.1 mem=2985.8M)

Commit 23 cand, 0 upSize, 10 downSize, 6 sameSize, 1 addBuf, 6 delBuf, 0 pinSwap (cpu=0:00:47.1 mem=2984.8M)

Calc. DC (cpu=0:00:47.4 mem=2984.8M) ***

Estimated WNS = -10.698ns, TNS = -14113.012ns (cpu=0:00:48.2 mem=2984.8M)

Iter 2 ...

Collected 72244 nets for fixing
Evaluate 760(286) resize, Select 109 cand. (cpu=0:00:48.8 mem=2985.8M)
Evaluate 33(287) addBuf, Select 5 cand. (cpu=0:00:49.3 mem=2985.8M)
Evaluate 103(103) delBuf, Select 6 cand. (cpu=0:00:49.5 mem=2985.8M)

Commit 11 cand, 0 upSize, 0 downSize, 3 sameSize, 3 addBuf, 5 delBuf, 0 pinSwap (cpu=0:00:49.5 mem=2984.8M)

Calc. DC (cpu=0:00:49.8 mem=2984.8M) ***

Estimated WNS = -10.658ns, TNS = -14112.564ns (cpu=0:00:50.5 mem=2984.8M)

Iter 3 ...

Collected 72242 nets for fixing
Evaluate 761(279) resize, Select 57 cand. (cpu=0:00:51.2 mem=2985.8M)
Evaluate 33(68) addBuf, Select 0 cand. (cpu=0:00:51.3 mem=2985.8M)
Evaluate 104(104) delBuf, Select 2 cand. (cpu=0:00:51.5 mem=2985.8M)

Commit 13 cand, 0 upSize, 4 downSize, 7 sameSize, 0 addBuf, 2 delBuf, 0 pinSwap (cpu=0:00:51.5 mem=2984.8M)

Calc. DC (cpu=0:00:51.8 mem=2984.8M) ***

Estimated WNS = -10.607ns, TNS = -14111.631ns (cpu=0:00:52.5 mem=2984.8M)

Iter 4 ...

Collected 72240 nets for fixing
Evaluate 750(261) resize, Select 107 cand. (cpu=0:00:53.2 mem=2985.8M)
Evaluate 32(198) addBuf, Select 4 cand. (cpu=0:00:53.5 mem=2985.8M)
Evaluate 101(101) delBuf, Select 1 cand. (cpu=0:00:53.7 mem=2985.8M)

Commit 3 cand, 0 upSize, 0 downSize, 1 sameSize, 1 addBuf, 1 delBuf, 0 pinSwap (cpu=0:00:53.7 mem=2984.8M)

Calc. DC (cpu=0:00:54.0 mem=2984.8M) ***

Estimated WNS = -10.603ns, TNS = -14112.633ns (cpu=0:00:54.7 mem=2984.8M)

Iter 5 ...

Collected 72240 nets for fixing
Evaluate 750(270) resize, Select 58 cand. (cpu=0:00:55.4 mem=2985.8M)
Evaluate 35(70) addBuf, Select 2 cand. (cpu=0:00:55.5 mem=2985.8M)
Evaluate 101(101) delBuf, Select 1 cand. (cpu=0:00:55.7 mem=2985.8M)

Commit 12 cand, 0 upSize, 3 downSize, 6 sameSize, 2 addBuf, 1 delBuf, 0 pinSwap (cpu=0:00:55.7 mem=2984.8M)

Calc. DC (cpu=0:00:56.0 mem=2984.8M) ***

Estimated WNS = -10.578ns, TNS = -14098.780ns (cpu=0:00:56.7 mem=2984.8M)

Iter 6 ...

Collected 72241 nets for fixing
Evaluate 755(276) resize, Select 114 cand. (cpu=0:00:57.4 mem=2985.8M)
Evaluate 34(204) addBuf, Select 3 cand. (cpu=0:00:57.7 mem=2985.8M)
Evaluate 102(102) delBuf, Select 3 cand. (cpu=0:00:57.9 mem=2985.8M)

Commit 8 cand, 0 upSize, 2 downSize, 2 sameSize, 1 addBuf, 3 delBuf, 0 pinSwap (cpu=0:00:57.9 mem=2984.8M)

Calc. DC (cpu=0:00:58.2 mem=2984.8M) ***

Estimated WNS = -10.514ns, TNS = -14098.298ns (cpu=0:00:58.9 mem=2984.8M)

Iter 7 ...

Collected 72239 nets for fixing
Evaluate 750(267) resize, Select 52 cand. (cpu=0:00:59.6 mem=2985.8M)
Evaluate 34(84) addBuf, Select 0 cand. (cpu=0:00:59.8 mem=2985.8M)
Evaluate 101(101) delBuf, Select 1 cand. (cpu=0:01:00 mem=2985.8M)

Commit 7 cand, 0 upSize, 4 downSize, 2 sameSize, 0 addBuf, 1 delBuf, 0 pinSwap (cpu=0:01:00 mem=2984.8M)

Calc. DC (cpu=0:01:00 mem=2984.8M) ***

Estimated WNS = -10.514ns, TNS = -14098.757ns (cpu=0:01:01 mem=2984.8M)
*summary:     50 instances changed cell type
*info: stop prematurely due to density > 0.950
density after = 99.976%

*** Finish Post Route Setup Fixing (cpu=0:01:01 mem=2949.2M) ***

*** Timing NOT met, worst failing slack is -10.514
*** Check timing (0:00:00.2)
Info: 105 io nets excluded
Info: 258 clock nets excluded from IPO operation.

*** Start Post Route Setup Fixing (cpu=0:00:00.0 mem=2949.2M) ***

Time Engine : CTE
SSTA Mode   : off
MMMC mode   : off
Incr. DC    : on
CTE SubNetWork Mode   : off
Up Size     : on
Down Size   : on
Resize FFs  : on
Add Buffer  : off
Del Buffer  : off
Pin Swap    : off
Add InvPair : off
LegalLoc GS : off
Speedup  GS : off
Crit. Range : 20%

density before = 99.976%
total 82218 net, 104 ipo_ignored
total 229333 term, 208 ipo_ignored
total 457279 comb inst, 367 fixed, 6 dont_touch, 381397 no_footp
total 5508 seq inst, 4996 fixed, 0 dont_touch, 0 no_footp
total 23 footprint(s)
   0 footprint(s) with 0 cell(s)
  17 footprint(s) with 1 cell(s)
   4 footprint(s) with 2 cell(s)
   1 footprint(s) with 3 cell(s)
   1 footprint(s) with 4 cell(s)
   0 footprint(s) with 5 cell(s)
   0 footprint(s) with 6 cell(s)
   0 footprint(s) with 7 cell(s)
   0 footprint(s) with 8 cell(s)
   0 footprint(s) with 9 cell(s)
   0 footprint(s) with 10+ cell(s)


Estimated WNS = -10.514ns, TNS = -14098.757ns (cpu=0:00:43.7 mem=2984.8M)

Iter 0 ...

Collected 72238 nets for fixing
Evaluate 750(269) resize, Select 115 cand. (cpu=0:00:44.4 mem=2985.8M)

Commit 3 cand, 0 upSize, 1 downSize, 2 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:44.4 mem=2984.8M)

Calc. DC (cpu=0:00:44.5 mem=2984.8M) ***

Estimated WNS = -10.515ns, TNS = -14099.689ns (cpu=0:00:45.2 mem=2984.8M)

Iter 1 ...

Collected 72238 nets for fixing
Evaluate 750(498) resize, Select 50 cand. (cpu=0:00:46.3 mem=2985.8M)

Commit 7 cand, 0 upSize, 5 downSize, 2 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:46.4 mem=2984.8M)

Calc. DC (cpu=0:00:46.4 mem=2984.8M) ***

Estimated WNS = -10.504ns, TNS = -14099.129ns (cpu=0:00:47.2 mem=2984.8M)

Iter 2 ...

Collected 72238 nets for fixing
Evaluate 750(267) resize, Select 115 cand. (cpu=0:00:47.9 mem=2985.8M)

Commit 0 cand, 0 upSize, 0 downSize, 0 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:47.9 mem=2984.8M)

Calc. DC (cpu=0:00:48.0 mem=2984.8M) ***

Estimated WNS = -10.504ns, TNS = -14099.129ns (cpu=0:00:48.7 mem=2984.8M)

Calc. DC (cpu=0:00:48.7 mem=2984.8M) ***
*summary:     10 instances changed cell type
*info: stop prematurely due to density > 0.950
density after = 99.975%

*** Finish Post Route Setup Fixing (cpu=0:00:49.2 mem=2949.2M) ***

Info: 105 io nets excluded
Info: 258 clock nets excluded from IPO operation.

*** Start Post Route Setup Fixing (cpu=0:00:00.0 mem=2949.2M) ***

Time Engine : CTE
SSTA Mode   : off
MMMC mode   : off
Incr. DC    : on
CTE SubNetWork Mode   : off
Up Size     : on
Down Size   : on
Resize FFs  : on
Add Buffer  : on
Del Buffer  : on
Pin Swap    : off
Add InvPair : off
LegalLoc GS : off
Speedup  GS : off
Crit. Range : 20%

density before = 99.975%
total 82218 net, 104 ipo_ignored
total 229333 term, 208 ipo_ignored
total 457279 comb inst, 367 fixed, 6 dont_touch, 381397 no_footp
total 5508 seq inst, 4996 fixed, 0 dont_touch, 0 no_footp
total 23 footprint(s)
   0 footprint(s) with 0 cell(s)
  17 footprint(s) with 1 cell(s)
   4 footprint(s) with 2 cell(s)
   1 footprint(s) with 3 cell(s)
   1 footprint(s) with 4 cell(s)
   0 footprint(s) with 5 cell(s)
   0 footprint(s) with 6 cell(s)
   0 footprint(s) with 7 cell(s)
   0 footprint(s) with 8 cell(s)
   0 footprint(s) with 9 cell(s)
   0 footprint(s) with 10+ cell(s)

BUFFER FOOTPRINT (BUFX2) :
  BUFX2 BUFX4 CLKBUF1


Estimated WNS = -10.504ns, TNS = -14099.129ns (cpu=0:00:44.2 mem=2984.8M)

Iter 0 ...

Collected 72238 nets for fixing
Evaluate 750(267) resize, Select 115 cand. (cpu=0:00:44.9 mem=2985.8M)
Evaluate 35(298) addBuf, Select 4 cand. (cpu=0:00:45.3 mem=2985.8M)
Evaluate 101(101) delBuf, Select 0 cand. (cpu=0:00:45.5 mem=2985.8M)

Commit 3 cand, 0 upSize, 0 downSize, 0 sameSize, 3 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:45.5 mem=2984.8M)

Calc. DC (cpu=0:00:45.8 mem=2984.8M) ***

Estimated WNS = -10.496ns, TNS = -14099.268ns (cpu=0:00:46.5 mem=2984.8M)

Iter 1 ...

Collected 72241 nets for fixing
Evaluate 750(265) resize, Select 43 cand. (cpu=0:00:47.2 mem=2985.8M)
Evaluate 35(85) addBuf, Select 0 cand. (cpu=0:00:47.3 mem=2985.8M)
Evaluate 101(101) delBuf, Select 0 cand. (cpu=0:00:47.5 mem=2985.8M)

Commit 3 cand, 0 upSize, 0 downSize, 3 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:47.5 mem=2984.8M)

Calc. DC (cpu=0:00:47.6 mem=2984.8M) ***

Estimated WNS = -10.507ns, TNS = -14099.638ns (cpu=0:00:48.3 mem=2984.8M)
*summary:      3 instances changed cell type
*info: stop prematurely due to density > 0.950
density after = 99.976%

*** Finish Post Route Setup Fixing (cpu=0:00:48.5 mem=2949.2M) ***

*** Timing NOT met, worst failing slack is -10.507
*** Check timing (0:00:00.2)
Starting refinePlace ...
**ERROR: (ENCSP-2002):	Density too high (100.0%). Stopping detail placement.
Total net length = 1.521e+07 (7.388e+06 7.819e+06) (ext = 0.000e+00)
**ERROR: (ENCSP-9022):	Command 'refinePlace' completed with some error(s).

------------------------------------------------------------
     Summary (cpu=3.79min real=3.80min mem=2949.2M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -10.507 |
|           TNS (ns):|-16330.0 |
|    Violating Paths:|  7392   |
|          All Paths:|  9478   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     50 (50)      |   -1.016   |     57 (57)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 99.976%
------------------------------------------------------------
**optDesign ... cpu = 0:06:15, real = 0:06:16, mem = 2949.2M **
*** Timing NOT met, worst failing slack is -10.507
*** Check timing (0:00:00.6)
setClockDomains -fromType register -toType register 
**WARN: (ENCCTE-318):	Paths not in the reg2reg domain will be added 1000ns slack adjustment
*** Timing NOT met, worst failing slack is -10.507
*** Check timing (0:00:01.8)
-routeWithEco false                      # bool, default=false
-routeWithEco true                       # bool, default=false, user setting
-routeSelectedNetOnly false              # bool, default=false
-routeWithTimingDriven false             # bool, default=false
-routeWithSiDriven false                 # bool, default=false
-drouteStartIteration 0                  # int, default=0, user setting
-drouteStartIteration 0                  # int, default=0

globalDetailRoute

#Start globalDetailRoute on Mon May  4 13:07:27 2015
#
#WARNING (NRDB-733) PIN apb_clk in CELL_VIEW Floating_point_co_processor_top,init does not have physical port
#WARNING (NRDB-733) PIN clk in CELL_VIEW Floating_point_co_processor_top,init does not have physical port
#WARNING (NRDB-733) PIN n_rst in CELL_VIEW Floating_point_co_processor_top,init does not have physical port
#WARNING (NRDB-733) PIN npreset in CELL_VIEW Floating_point_co_processor_top,init does not have physical port
#WARNING (NRDB-733) PIN paddr[0] in CELL_VIEW Floating_point_co_processor_top,init does not have physical port
#WARNING (NRDB-733) PIN paddr[10] in CELL_VIEW Floating_point_co_processor_top,init does not have physical port
#WARNING (NRDB-733) PIN paddr[11] in CELL_VIEW Floating_point_co_processor_top,init does not have physical port
#WARNING (NRDB-733) PIN paddr[12] in CELL_VIEW Floating_point_co_processor_top,init does not have physical port
#WARNING (NRDB-733) PIN paddr[13] in CELL_VIEW Floating_point_co_processor_top,init does not have physical port
#WARNING (NRDB-733) PIN paddr[14] in CELL_VIEW Floating_point_co_processor_top,init does not have physical port
#WARNING (NRDB-733) PIN paddr[15] in CELL_VIEW Floating_point_co_processor_top,init does not have physical port
#WARNING (NRDB-733) PIN paddr[16] in CELL_VIEW Floating_point_co_processor_top,init does not have physical port
#WARNING (NRDB-733) PIN paddr[17] in CELL_VIEW Floating_point_co_processor_top,init does not have physical port
#WARNING (NRDB-733) PIN paddr[18] in CELL_VIEW Floating_point_co_processor_top,init does not have physical port
#WARNING (NRDB-733) PIN paddr[19] in CELL_VIEW Floating_point_co_processor_top,init does not have physical port
#WARNING (NRDB-733) PIN paddr[1] in CELL_VIEW Floating_point_co_processor_top,init does not have physical port
#WARNING (NRDB-733) PIN paddr[20] in CELL_VIEW Floating_point_co_processor_top,init does not have physical port
#WARNING (NRDB-733) PIN paddr[21] in CELL_VIEW Floating_point_co_processor_top,init does not have physical port
#WARNING (NRDB-733) PIN paddr[22] in CELL_VIEW Floating_point_co_processor_top,init does not have physical port
#WARNING (NRDB-733 Repeated 20 times. Will be suppressed.) PIN paddr[23] in CELL_VIEW Floating_point_co_processor_top,init does not have physical port
#NanoRoute Version v09.11-s008 NR100226-1806/USR63-UB
#Loading the last recorded routing design signature
#Created 12 NETS and 0 SPECIALNETS new signatures
#Summary of the placement changes since last routing:
#  Number of instances added (including moved) = 4
#  Number of instances deleted (including moved) = 21
#  Number of instances resized = 124
#  Number of instances with different orientation = 3
#  Number of instances with pin swaps = 44
#  Total number of placement changes (moved instances are counted twice) = 152
#WARNING (NREX-28) The height of the first routing layer metal1 is 0.000000. It should be larger than 0.000000
#WARNING (NREX-29) The metal thickness of routing layer metal1 is 0.000000. It should be larger than 0.0. Add this to the technology information for better accuracy.
#WARNING (NREX-30) Please also check the height and metal thickness values for the routing layers heigher than routing layer metal1
#WARNING (NREX-4) No Extended Cap Table was imported. Not enough process information was provided either and default Extended Cap Table database will be used.
#Merging special wires...
#WARNING (NRDB-1005) Can not establish connection to PIN Y at (12286.800 7900.500) on metal1 for NET I0/FP_PROCESSOR/FE_OCPN18854_opB_12_. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN Y at (11005.200 11701.500) on metal1 for NET I0/FP_PROCESSOR/FE_OCPN18893_opB_31_. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN Y at (12200.400 11140.500) on metal1 for NET I0/FP_PROCESSOR/FE_OCP_RBN19465_source2_1_. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN Y at (12390.000 8137.500) on metal1 for NET I0/FP_PROCESSOR/FE_OCP_RBN21321_opB_5_. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN Y at (12361.200 8041.500) on metal1 for NET I0/FP_PROCESSOR/FE_OCP_RBN21335_opB_7_. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN Y at (12438.000 8137.500) on metal1 for NET I0/FP_PROCESSOR/MULT/FE_OCP_RBN19719_n113. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN Y at (12241.200 7897.500) on metal1 for NET I0/FP_PROCESSOR/MULT/FE_OCP_RBN27395_n120. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN Y at (12375.600 8224.500) on metal1 for NET I0/FP_PROCESSOR/MULT/FE_OCP_RBN27424_n131. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN A at (12435.600 8140.500) on metal1 for NET I0/FP_PROCESSOR/MULT/n113. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN A at (12243.600 7900.500) on metal1 for NET I0/FP_PROCESSOR/MULT/n120. The NET is considered partially routed.
#WARNING (NRDB-874) Some WIRE segments on routed NET I0/FP_PROCESSOR/MULT/n131 are dangling and deleted.
#WARNING (NRDB-1005) Can not establish connection to PIN A at (12459.600 10798.500) on metal1 for NET I0/FP_PROCESSOR/State_memory/memOut/FE_OCPN18382_n14. The NET is considered partially routed.
#WARNING (NRDB-874) Some WIRE segments on routed NET I0/FP_PROCESSOR/State_memory/memOut/FE_OCPN20452_n173 are dangling and deleted.
#WARNING (NRDB-1005) Can not establish connection to PIN Y at (12344.400 10240.500) on metal1 for NET I0/FP_PROCESSOR/State_memory/memOut/FE_OCPN26421_n173. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN Y at (12356.400 10420.500) on metal1 for NET I0/FP_PROCESSOR/State_memory/memOut/FE_OCPN26433_FE_OCP_RBN20988_n11. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN A at (12262.800 9703.500) on metal1 for NET I0/FP_PROCESSOR/State_memory/memOut/FE_OCP_RBN19548_n4. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN Y at (12255.600 10957.500) on metal1 for NET I0/FP_PROCESSOR/State_memory/memOut/FE_OCP_RBN19548_n4. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN Y at (12176.400 9940.500) on metal1 for NET I0/FP_PROCESSOR/State_memory/memOut/FE_OCP_RBN19663_n168. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN A at (12121.200 9943.500) on metal1 for NET I0/FP_PROCESSOR/State_memory/memOut/FE_OCP_RBN20766_n49. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN Y at (12123.600 9940.500) on metal1 for NET I0/FP_PROCESSOR/State_memory/memOut/FE_OCP_RBN20771_n49. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN Y at (12272.400 11077.500) on metal1 for NET I0/FP_PROCESSOR/State_memory/memOut/FE_OCP_RBN20906_n7. The NET is considered partially routed.
#WARNING (NRDB-1005 Repeated 20 times. Will be suppressed.) Can not establish connection to PIN Y at (12555.600 11281.500) on metal1 for NET I0/FP_PROCESSOR/State_memory/memOut/FE_OCP_RBN20941_FE_OFN6308_n178. The NET is considered partially routed.
#WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRDB-874) Some WIRE segments on routed NET I0/FP_PROCESSOR/State_memory/memOut/FE_OCP_RBN27129_n6 are dangling and deleted.
#WARNING (NRDB-874) Some WIRE segments on routed NET I0/FP_PROCESSOR/State_memory/memOut/FE_OCP_RBN27134_n6 are dangling and deleted.
#WARNING (NRDB-874) Some WIRE segments on routed NET I0/FP_PROCESSOR/State_memory/memOut/FE_OCP_RBN28005_n15 are dangling and deleted.
#236 routed nets are extracted.
#    153 (0.18%) extracted nets are partially routed.
#82096 routed nets are imported.
#1973 routed nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 84305.
#Number of eco nets is 153
#
#Start data preparation...
#
#Data preparation is done on Mon May  4 13:07:48 2015
#
#Analyzing routing resource...
#Routing resource analysis is done on Mon May  4 13:07:49 2015
#
#  Resource Analysis:
#
#               Routing  #Total     %Gcell
#  Layer      Direction   Gcell     Blocked
#  ------------------------------------------
#  Metal 1        H      214832      16.02%
#  Metal 2        V      214832       0.96%
#  Metal 3        H      214832       0.95%
#  ------------------------------------------
#  Total                 644496       5.98%
#
#  258 nets (0.31%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2957.00 (Mb)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2957.00 (Mb)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2957.00 (Mb)
#
#start global routing iteration 3...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2957.00 (Mb)
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
#     Layer         (1-2)         (3-4)         (5-6)           (7)   OverCon
#  --------------------------------------------------------------------------
#   Metal 1    178(0.09%)      9(0.00%)      0(0.00%)      0(0.00%)   (0.10%)
#   Metal 2    243(0.11%)     62(0.03%)     10(0.00%)      3(0.00%)   (0.15%)
#   Metal 3    212(0.10%)     17(0.01%)      0(0.00%)      0(0.00%)   (0.11%)
#  --------------------------------------------------------------------------
#     Total    633(0.10%)     88(0.01%)     10(0.00%)      3(0.00%)   (0.12%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 7
#
#Complete Global Routing.
#Total wire length = 18501114 um.
#Total half perimeter of net bounding box = 14492157 um.
#Total wire length on LAYER metal1 = 1510137 um.
#Total wire length on LAYER metal2 = 9173842 um.
#Total wire length on LAYER metal3 = 7817135 um.
#Total number of vias = 486303
#Up-Via Summary (total 486303):
#           
#-----------------------
#  Metal 1       243584
#  Metal 2       242719
#-----------------------
#                486303 
#
#Max overcon = 7 tracks.
#Total overcon = 0.12%.
#Worst layer Gcell overcon rate = 0.15%.
#Cpu time = 00:00:11
#Elapsed time = 00:00:10
#Increased memory = 10.00 (Mb)
#Total memory = 2950.00 (Mb)
#Peak memory = 2979.00 (Mb)
#
#Start Detail Routing.
#start initial detail routing ...
#    completing 10% with 28 violations
#    cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2953.00 (Mb)
#    completing 20% with 28 violations
#    cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2953.00 (Mb)
#    completing 30% with 28 violations
#    cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2953.00 (Mb)
#    completing 40% with 28 violations
#    cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2953.00 (Mb)
#    completing 50% with 28 violations
#    cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2953.00 (Mb)
#    completing 60% with 135 violations
#    cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2953.00 (Mb)
#    completing 70% with 207 violations
#    cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2953.00 (Mb)
#    completing 80% with 207 violations
#    cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2953.00 (Mb)
#    completing 90% with 207 violations
#    cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2953.00 (Mb)
#    completing 100% with 207 violations
#    cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2953.00 (Mb)
# ECO: 0.0% of the total area was rechecked for DRC, and 0.5% required routing.
#    number of violations = 207
#0.2% of the total area is being checked for drcs
#0.2% of the total area was checked
#    number of violations = 212
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 2953.00 (Mb)
#start 1st optimization iteration ...
#    number of violations = 88
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2953.00 (Mb)
#start 2nd optimization iteration ...
#    number of violations = 72
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2953.00 (Mb)
#start 3rd optimization iteration ...
#    number of violations = 62
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2953.00 (Mb)
#start 4th optimization iteration ...
#    number of violations = 58
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2953.00 (Mb)
#start 5th optimization iteration ...
#    number of violations = 61
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2953.00 (Mb)
#start 6th optimization iteration ...
#    number of violations = 68
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2953.00 (Mb)
#start 7th optimization iteration ...
#    number of violations = 77
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2953.00 (Mb)
#start 8th optimization iteration ...
#    number of violations = 58
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2953.00 (Mb)
#start 9th optimization iteration ...
#    number of violations = 52
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2953.00 (Mb)
#start 10th optimization iteration ...
#    number of violations = 50
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2953.00 (Mb)
#start 11th optimization iteration ...
#    number of violations = 53
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2953.00 (Mb)
#start 12th optimization iteration ...
#    number of violations = 52
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2953.00 (Mb)
#start 13th optimization iteration ...
#    number of violations = 42
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2953.00 (Mb)
#start 14th optimization iteration ...
#    number of violations = 45
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2953.00 (Mb)
#start 15th optimization iteration ...
#    number of violations = 66
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2953.00 (Mb)
#start 16th optimization iteration ...
#    number of violations = 51
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2953.00 (Mb)
#start 17th optimization iteration ...
#    number of violations = 38
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2953.00 (Mb)
#start 18th optimization iteration ...
#    number of violations = 38
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2953.00 (Mb)
#start 19th optimization iteration ...
#    number of violations = 44
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2953.00 (Mb)
#start 20th optimization iteration ...
#    number of violations = 61
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2953.00 (Mb)
#Complete Detail Routing.
#Total wire length = 18501926 um.
#Total half perimeter of net bounding box = 14492157 um.
#Total wire length on LAYER metal1 = 1511201 um.
#Total wire length on LAYER metal2 = 9174033 um.
#Total wire length on LAYER metal3 = 7816692 um.
#Total number of vias = 486420
#Up-Via Summary (total 486420):
#           
#-----------------------
#  Metal 1       243689
#  Metal 2       242731
#-----------------------
#                486420 
#
#Total number of DRC violations = 61
#Total number of violations on LAYER metal1 = 9
#Total number of violations on LAYER metal2 = 25
#Total number of violations on LAYER metal3 = 27
#Cpu time = 00:00:32
#Elapsed time = 00:00:32
#Increased memory = 0.00 (Mb)
#Total memory = 2950.00 (Mb)
#Peak memory = 2996.00 (Mb)
#
#Start Post Routing Optimization.
#start 1st post routing optimization iteration ...
#    number of DRC violations = 28
#cpu time = 00:00:13, elapsed time = 00:00:15, memory = 2950.00 (Mb)
#start 2nd post routing optimization iteration ...
#    number of DRC violations = 25
#cpu time = 00:00:12, elapsed time = 00:00:13, memory = 2950.00 (Mb)
#start 3rd post routing optimization iteration ...
#    number of DRC violations = 21
#cpu time = 00:00:11, elapsed time = 00:00:12, memory = 2950.00 (Mb)
#start 4th post routing optimization iteration ...
#    number of DRC violations = 18
#cpu time = 00:00:10, elapsed time = 00:00:11, memory = 2950.00 (Mb)
#start 5th post routing optimization iteration ...
#    number of DRC violations = 17
#cpu time = 00:00:08, elapsed time = 00:00:10, memory = 2950.00 (Mb)
#start 6th post routing optimization iteration ...
#    number of DRC violations = 16
#cpu time = 00:00:07, elapsed time = 00:00:08, memory = 2950.00 (Mb)
#start 7th post routing optimization iteration ...
#    number of DRC violations = 11
#cpu time = 00:00:07, elapsed time = 00:00:08, memory = 2950.00 (Mb)
#start 8th post routing optimization iteration ...
#    number of DRC violations = 11
#cpu time = 00:00:36, elapsed time = 00:00:38, memory = 2950.00 (Mb)
#Complete Post Routing Optimization.
#Cpu time = 00:01:45
#Elapsed time = 00:01:56
#Increased memory = 0.00 (Mb)
#Total memory = 2950.00 (Mb)
#Peak memory = 2996.00 (Mb)
#Total wire length = 18501540 um.
#Total half perimeter of net bounding box = 14492157 um.
#Total wire length on LAYER metal1 = 1510823 um.
#Total wire length on LAYER metal2 = 9174014 um.
#Total wire length on LAYER metal3 = 7816703 um.
#Total number of vias = 486399
#Up-Via Summary (total 486399):
#           
#-----------------------
#  Metal 1       243653
#  Metal 2       242746
#-----------------------
#                486399 
#
#Total number of DRC violations = 11
#Total number of violations on LAYER metal1 = 3
#Total number of violations on LAYER metal2 = 4
#Total number of violations on LAYER metal3 = 4
#detailRoute Statistics:
#Cpu time = 00:02:17
#Elapsed time = 00:02:28
#Increased memory = 0.00 (Mb)
#Total memory = 2950.00 (Mb)
#Peak memory = 2996.00 (Mb)
#Updating routing design signature
#Created 41 library cell signatures
#Created 84305 NETS and 0 SPECIALNETS signatures
#Created 462791 instance signatures
#
#globalDetailRoute statistics:
#Cpu time = 00:02:50
#Elapsed time = 00:03:00
#Increased memory = -7.00 (Mb)
#Total memory = 2942.00 (Mb)
#Peak memory = 2996.00 (Mb)
#Number of warnings = 50
#Total number of warnings = 75
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Mon May  4 13:10:27 2015
#
**optDesign ... cpu = 0:09:10, real = 0:09:20, mem = 2942.6M **
-routeWithEco false                      # bool, default=false
-routeSelectedNetOnly false              # bool, default=false
-routeWithTimingDriven false             # bool, default=false
-routeWithSiDriven false                 # bool, default=false
-drouteStartIteration 0                  # int, default=0, user setting
Extraction called for design 'Floating_point_co_processor_top' of instances=462790 and nets=84305 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Detail RC Extraction called for design Floating_point_co_processor_top.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
**WARN: (ENCEXT-3032):	Since cap. table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.6
      Min Width        : 0.9
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.6
      Min Width        : 0.9
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 1
      Min Width        : 1.5
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile ./Floating_point_co_processor_top_K9oSFn_1907.rcdb.d -maxResLength 200  -basic -newAssumeMetFill
Assumed metal fill uses the following parameters:
              Active Spacing      Min. Width
                [microns]         [microns]
**WARN: (ENCEXT-3087):	Fill active spacing for layer M1 is not specified, it will use  0.600 microns.
  Layer M1        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M2 is not specified, it will use  0.600 microns.
  Layer M2        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M3 is not specified, it will use  0.600 microns.
  Layer M3        0.600             0.400 
RC Mode: Detail [Assume Metal Fill, LEF Resistances]
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res. Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 2942.6M)
Creating parasitic data file './Floating_point_co_processor_top_K9oSFn_1907.rcdb.d/header.seq' for storing RC.
Extracted 10.0003% (CPU Time= 0:00:18.0  MEM= 2948.1M)
Extracted 20.0003% (CPU Time= 0:00:20.5  MEM= 2948.1M)
Extracted 30.0003% (CPU Time= 0:00:22.8  MEM= 2948.1M)
Extracted 40.0003% (CPU Time= 0:00:25.1  MEM= 2948.1M)
Extracted 50.0003% (CPU Time= 0:00:27.4  MEM= 2948.1M)
Extracted 60.0002% (CPU Time= 0:00:29.7  MEM= 2948.1M)
Extracted 70.0002% (CPU Time= 0:00:31.8  MEM= 2948.1M)
Extracted 80.0002% (CPU Time= 0:00:33.6  MEM= 2948.1M)
Extracted 90.0002% (CPU Time= 0:00:35.2  MEM= 2948.1M)
Extracted 100% (CPU Time= 0:00:52.3  MEM= 2948.1M)
Nr. Extracted Resistors     : 1083569
Nr. Extracted Ground Cap.   : 1165203
Nr. Extracted Coupling Cap. : 0
Opening parasitic data file './Floating_point_co_processor_top_K9oSFn_1907.rcdb.d/header.seq' for reading.
Detail RC Extraction DONE (CPU Time: 0:01:00  Real Time: 0:01:01  MEM: 2942.633M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.2, MEM = 2956.7M)
Number of Loop : 0
Start delay calculation (mem=2956.668M)...
delayCal using detail RC...
Opening parasitic data file './Floating_point_co_processor_top_K9oSFn_1907.rcdb.d/header.seq' for reading.
RC Database In Completed (CPU Time= 0:00:00.6  MEM= 2969.2M)
Closing parasitic data file './Floating_point_co_processor_top_K9oSFn_1907.rcdb.d/header.seq'. 82435 times net's RC data read were performed.
Delay calculation completed. (cpu=0:00:12.8 real=0:00:13.0 mem=2969.199M 0)
*** CDM Built up (cpu=0:00:15.1  real=0:00:15.0  mem= 2969.2M) ***
*** Timing NOT met, worst failing slack is -10.523
*** Check timing (0:00:00.6)
Clearing footprints for all libraries
Loading footprints for 'common' libraries
***** CTE Mode is Operational *****
Info: 105 io nets excluded
Info: 258 clock nets excluded from IPO operation.
*** Starting new resizing ***
density before resizing = 99.976%
start postIPO sizing
0 instances have been resized
*summary:      0 instances changed cell type
density after resizing = 99.976%
*** Finish new resizing (cpu=0:00:51.9 mem=2969.2M) ***
*** Starting sequential cell resizing ***
density before resizing = 99.976%
*summary:      0 instances changed cell type
density after resizing = 99.976%
*** Finish sequential cell resizing (cpu=0:00:44.2 mem=2969.2M) ***
Instances Resized for DRV   : 0
Instances Resized for Timing: 0
Total Instances Resized     : 0
Restoring original footprint information
Clearing footprints for all libraries
Loading footprints for 'common' libraries
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:12:25, real = 0:12:35, mem = 2969.2M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -10.523 | -10.523 | -4.812  |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|-16328.3 |-14075.9 | -3234.8 |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|  7392   |  2941   |  4684   |   N/A   |   N/A   |   N/A   |
|          All Paths:|  9478   |  4483   |  5228   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     50 (50)      |   -1.016   |     57 (57)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 99.976%
------------------------------------------------------------
**optDesign ... cpu = 0:12:53, real = 0:13:04, mem = 2969.2M **
*** Finished optDesign ***
<CMD> addFiller -cell FILL -prefix FIL -fillBoundary
*INFO: Adding fillers to top-module.
*INFO:   Added 186 filler insts (cell FILL / prefix FIL).
*INFO: Total 186 filler insts added - prefix FIL (CPU: 0:00:14.3).
*INFO: Checking for DRC violations on added fillers.
*INFO: Iteration 0-#1, Found 0 DRC violation  (real: 0:01:04).
*INFO: Adding fillers to top-module.
*INFO:   Added 0 filler inst of any cell-type.
*INFO: End DRC Checks. (real: 0:01:04 ).
<CMD> verifyConnectivity -type all -error 1000 -warning 50

******** Start: VERIFY CONNECTIVITY ********
Start Time: Mon May  4 13:15:30 2015

Design Name: Floating_point_co_processor_top
Database Units: 1000
Design Boundary: (0.0000, 0.0000) (18099.7500, 18070.9492)
Error Limit = 1000; Warning Limit = 50
Check all nets
**** 13:15:33 **** Processed 5000 nets (Total 84304)
**** 13:15:33 **** Processed 10000 nets (Total 84304)
**** 13:15:33 **** Processed 15000 nets (Total 84304)
**** 13:15:33 **** Processed 20000 nets (Total 84304)
**** 13:15:33 **** Processed 25000 nets (Total 84304)
**** 13:15:33 **** Processed 30000 nets (Total 84304)
**** 13:15:33 **** Processed 35000 nets (Total 84304)
**** 13:15:34 **** Processed 40000 nets (Total 84304)
**** 13:15:34 **** Processed 45000 nets (Total 84304)
**** 13:15:34 **** Processed 50000 nets (Total 84304)
**** 13:15:34 **** Processed 55000 nets (Total 84304)
**** 13:15:34 **** Processed 60000 nets (Total 84304)
**** 13:15:34 **** Processed 65000 nets (Total 84304)
**** 13:15:34 **** Processed 70000 nets (Total 84304)
**** 13:15:35 **** Processed 75000 nets (Total 84304)
**** 13:15:35 **** Processed 80000 nets (Total 84304)
*** 13:15:35 *** Building data for Net vdd
*** 13:15:35 *** Building data for Net vdd
*** 13:15:36 *** Building data for Net vdd
*** 13:15:36 *** Building data for Net vdd
*** 13:15:48 *** Building data for Net gnd
*** 13:15:48 *** Building data for Net gnd
*** 13:15:48 *** Building data for Net gnd
*** 13:15:49 *** Building data for Net gnd

VC Elapsed Time: 0:00:34.0

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Mon May  4 13:16:04 2015
******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:34.1  MEM: 94.363M)

<CMD> verifyGeometry
 *** Starting Verify Geometry (MEM: 2969.2) ***

  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 9600
  VERIFY GEOMETRY ...... SubArea : 1 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 1 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 2 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 2 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 3 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 3 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 4 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 4 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 5 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 5 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 6 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 6 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 7 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 7 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 8 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 8 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 9 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 9 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 10 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 10 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 11 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 11 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 12 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 12 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 13 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 13 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 14 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 14 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 15 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 15 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 16 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 16 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 17 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 17 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 18 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 18 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 19 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 19 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 20 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 20 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 21 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 21 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 22 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 22 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 23 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 23 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 24 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 24 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 25 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 25 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 26 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 26 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 27 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 27 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 28 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 28 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 29 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 29 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 30 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 30 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 31 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 31 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 32 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 32 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 33 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 33 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 34 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 34 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 35 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 35 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 36 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 36 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 37 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 37 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 38 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 38 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 39 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 39 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 40 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 40 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 41 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 41 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 42 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 42 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 43 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 43 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 44 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 44 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 45 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 45 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 46 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 46 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 47 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 47 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 48 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 48 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 49 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 49 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 50 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 50 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 51 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 51 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 52 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 52 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 53 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 53 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 54 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 54 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 55 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 55 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 56 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 56 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 57 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 57 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 58 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 58 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 59 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 59 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 60 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 60 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 61 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 61 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 62 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 62 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 63 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 63 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 64 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 64 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 65 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 65 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 66 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 66 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 67 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 67 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 68 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 68 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 69 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  3 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 69 complete 3 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 70 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 70 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 71 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 71 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 72 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 72 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 73 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 73 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 74 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 74 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 75 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 75 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 76 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 76 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 77 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 77 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 78 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 78 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 79 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 79 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 80 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 80 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 81 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 81 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 82 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 82 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 83 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 83 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 84 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 84 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 85 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 85 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 86 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 86 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 87 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 87 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 88 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 88 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 89 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 89 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 90 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 90 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 91 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  3 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 91 complete 3 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 92 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  2 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 92 complete 2 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 93 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 93 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 94 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 94 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 95 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 95 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 96 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 96 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 97 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 97 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 98 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 98 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 99 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 99 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 100 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 100 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 101 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  3 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 101 complete 3 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 102 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 102 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 103 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 103 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 104 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 104 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 105 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 105 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 106 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 106 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 107 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 107 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 108 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 108 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 109 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 109 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 110 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 110 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 111 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 111 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 112 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 112 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 113 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 113 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 114 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 114 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 115 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 115 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 116 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 116 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 117 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 117 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 118 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 118 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 119 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 119 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 120 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 120 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 121 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 121 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 122 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 122 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 123 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  5 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 123 complete 5 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 124 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  4 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 124 complete 4 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 125 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 125 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 126 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 126 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 127 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 127 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 128 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 128 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 129 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 129 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 130 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 130 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 131 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 131 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 132 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 132 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 133 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  7 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 133 complete 7 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 134 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 134 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 135 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 135 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 136 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 136 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 137 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  10 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 137 complete 10 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 138 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  68 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 138 complete 68 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 139 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 139 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 140 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  4 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 140 complete 4 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 141 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 141 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 142 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 142 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 143 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  4 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 143 complete 4 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 144 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  9 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 144 complete 9 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 145 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  4 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 145 complete 4 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 146 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 146 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 147 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 147 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 148 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  5 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 148 complete 5 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 149 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 149 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 150 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 150 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 151 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  40 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 151 complete 40 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 152 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  71 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 152 complete 71 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 153 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  58 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 153 complete 58 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 154 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  53 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 154 complete 53 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 155 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  52 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 155 complete 52 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 156 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  2 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 156 complete 2 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 157 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 157 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 158 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 158 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 159 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 159 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 160 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 160 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 161 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 161 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 162 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 162 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 163 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 163 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 164 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 164 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 165 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  4 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 165 complete 4 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 166 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 166 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 167 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 167 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 168 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 168 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 169 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 169 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 170 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 170 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 171 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 171 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 172 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 172 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 173 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 173 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 174 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 174 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 175 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 175 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 176 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 176 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 177 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 177 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 178 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 178 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 179 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 179 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 180 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 180 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 181 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 181 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 182 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 182 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 183 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 183 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 184 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 184 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 185 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  1 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 185 complete 1 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 186 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 186 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 187 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 187 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 188 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 188 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 189 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 189 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 190 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 190 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 191 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 191 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 192 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 192 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 193 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 193 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 194 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 194 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 195 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 195 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 196 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 196 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 197 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 197 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 198 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 198 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 199 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 199 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 200 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 200 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 201 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 201 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 202 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 202 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 203 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 203 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 204 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 204 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 205 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 205 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 206 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 206 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 207 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 207 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 208 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 208 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 209 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 209 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 210 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 210 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 211 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 211 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 212 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 212 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 213 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 213 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 214 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 214 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 215 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 215 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 216 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 216 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 217 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 217 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 218 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 218 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 219 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  3 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 219 complete 3 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 220 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  4 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 220 complete 4 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 221 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 221 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 222 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 222 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 223 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 223 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 224 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 224 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 225 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 225 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 226 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 226 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 227 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 227 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 228 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 228 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 229 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  7 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 229 complete 7 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 230 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 230 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 231 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 231 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 232 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 232 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 233 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 233 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 234 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 234 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 235 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 235 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 236 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 236 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 237 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 237 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 238 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 238 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 239 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 239 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 240 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 240 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 241 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 241 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 242 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 242 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 243 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 243 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 244 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 244 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 245 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 245 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 246 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 246 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 247 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 247 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 248 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 248 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 249 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 249 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 250 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 250 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 251 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  5 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 251 complete 5 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 252 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  6 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 252 complete 6 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 253 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 253 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 254 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 254 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 255 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 255 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 256 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 256 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 257 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 257 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 258 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 258 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 259 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 259 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 260 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 260 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 261 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  8 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 261 complete 8 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 262 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 262 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 263 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 263 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 264 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 264 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 265 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 265 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 266 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 266 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 267 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 267 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 268 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 268 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 269 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 269 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 270 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 270 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 271 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 271 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 272 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 272 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 273 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 273 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 274 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 274 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 275 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 275 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 276 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 276 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 277 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 277 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 278 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 278 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 279 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 279 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 280 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 280 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 281 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 281 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 282 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 282 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 283 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  2 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 283 complete 2 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 284 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  2 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 284 complete 2 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 285 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 285 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 286 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 286 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 287 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 287 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 288 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 288 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 289 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 289 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 290 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 290 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 291 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 291 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 292 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 292 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 293 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  4 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 293 complete 4 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 294 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 294 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 295 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 295 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 296 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 296 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 297 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  142 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 297 complete 142 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 298 of 1024
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  2 Viols.
**WARN: (ENCVFG-103):	VERIFY GEOMETRY did not complete: Number of violations exceeds the Error Limit [1000]
VG: elapsed time: 23.00
Begin Summary ...
  Cells       : 0
  SameNet     : 2
  Wiring      : 252
  Antenna     : 0
  Short       : 746
  Overlap     : 0
End Summary

  Verification Complete : 1000 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:23.3  MEM: 55.4M)

<CMD> streamOut final.gds2 -mapFile gds2_encounter.map -outputMacros -stripes 1 -units 1000 -mode ALL
Usage: streamOut                <gdsFileName> 
                                [-mapFile <mapFileName>] 
                                [-libName <libName>] 
                                [-noStructureName | -structureName <structureName>] 
                                [-units {100|200|1000|2000|10000|20000}] 
                                [-mode {ALL|FILLONLY|NOFILL|NOINSTANCES}] 
                                [-offset x y] 
                                [-outputMacros] 
                                [-dieAreaAsBoundary] 
                                [-stripes <number>] 
                                [-merge {list of external Stream files}] 
                                [-uniquifyCellNames] 
                                [-reportFile <fileName>] 
                                [-attachInstanceName <attrNumber>] 
                                [-attachNetName <attrNumber>]

ERROR: Incorrect usage for command "streamOut"
**ERROR: (ENCOGDS-2):	Cannot open 'gds2_encounter.map'
<CMD> zoomSelected
<CMD> zoomSelected
<CMD> fit
<CMD> loadConfig ./encounter.conf
**WARN: (ENCSYT-3033):	Cannot loadConfig after commitConfig.  This command is skipped.
<CMD> floorPlan -r 1.0 0.4 5000 5000 5000 5000
**INFO (INTERRUPT): The current script will stop before next command.
**INFO (INTERRUPT): One more Ctrl-C to exit Encounter ...
Encounter terminated by user interrupt.
*** Memory pool thread-safe mode activated.

*** Memory Usage v0.159.2.6.2.1 (Current mem = 2996.246M, initial mem = 59.918M) ***
--- Ending "Encounter" (totcpu=1:33:09, real=7:44:58, mem=2996.2M) ---
