{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1543137229218 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1543137229226 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 25 04:13:48 2018 " "Processing started: Sun Nov 25 04:13:48 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1543137229226 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543137229226 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VPAtest -c VPAtest " "Command: quartus_map --read_settings_files=on --write_settings_files=off VPAtest -c VPAtest" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543137229227 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1543137230431 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1543137230431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll " "Found entity 1: vga_pll" {  } { { "vga_adapter/vga_pll.v" "" { Text "C:/Users/Yao/Desktop/FPGA-Trumpet-Practice-Tool/VGAtestnew/vga_adapter/vga_pll.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543137258971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543137258971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_adapter/vga_controller.v" "" { Text "C:/Users/Yao/Desktop/FPGA-Trumpet-Practice-Tool/VGAtestnew/vga_adapter/vga_controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543137258983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543137258983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_address_translator.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_address_translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_address_translator " "Found entity 1: vga_address_translator" {  } { { "vga_adapter/vga_address_translator.v" "" { Text "C:/Users/Yao/Desktop/FPGA-Trumpet-Practice-Tool/VGAtestnew/vga_adapter/vga_address_translator.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543137258990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543137258990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_adapter " "Found entity 1: vga_adapter" {  } { { "vga_adapter/vga_adapter.v" "" { Text "C:/Users/Yao/Desktop/FPGA-Trumpet-Practice-Tool/VGAtestnew/vga_adapter/vga_adapter.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543137259003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543137259003 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "VPAtest.v(98) " "Verilog HDL syntax warning at VPAtest.v(98): extra block comment delimiter characters /* within block comment" {  } { { "VPAtest.v" "" { Text "C:/Users/Yao/Desktop/FPGA-Trumpet-Practice-Tool/VGAtestnew/VPAtest.v" 98 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1543137259014 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "VPAtest.v(125) " "Verilog HDL syntax warning at VPAtest.v(125): extra block comment delimiter characters /* within block comment" {  } { { "VPAtest.v" "" { Text "C:/Users/Yao/Desktop/FPGA-Trumpet-Practice-Tool/VGAtestnew/VPAtest.v" 125 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1543137259015 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "VPAtest.v(151) " "Verilog HDL syntax warning at VPAtest.v(151): extra block comment delimiter characters /* within block comment" {  } { { "VPAtest.v" "" { Text "C:/Users/Yao/Desktop/FPGA-Trumpet-Practice-Tool/VGAtestnew/VPAtest.v" 151 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1543137259015 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "gs VPAtest.v(173) " "Verilog HDL Declaration error at VPAtest.v(173): identifier \"gs\" is already declared in the present scope" {  } { { "VPAtest.v" "" { Text "C:/Users/Yao/Desktop/FPGA-Trumpet-Practice-Tool/VGAtestnew/VPAtest.v" 173 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1543137259015 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "VPAtest.v(178) " "Verilog HDL syntax warning at VPAtest.v(178): extra block comment delimiter characters /* within block comment" {  } { { "VPAtest.v" "" { Text "C:/Users/Yao/Desktop/FPGA-Trumpet-Practice-Tool/VGAtestnew/VPAtest.v" 178 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1543137259015 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "as VPAtest.v(200) " "Verilog HDL Declaration error at VPAtest.v(200): identifier \"as\" is already declared in the present scope" {  } { { "VPAtest.v" "" { Text "C:/Users/Yao/Desktop/FPGA-Trumpet-Practice-Tool/VGAtestnew/VPAtest.v" 200 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1543137259016 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "VPAtest.v(209) " "Verilog HDL syntax warning at VPAtest.v(209): extra block comment delimiter characters /* within block comment" {  } { { "VPAtest.v" "" { Text "C:/Users/Yao/Desktop/FPGA-Trumpet-Practice-Tool/VGAtestnew/VPAtest.v" 209 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1543137259016 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "VGAtest VPAtest.v(3) " "Ignored design unit \"VGAtest\" at VPAtest.v(3) due to previous errors" {  } { { "VPAtest.v" "" { Text "C:/Users/Yao/Desktop/FPGA-Trumpet-Practice-Tool/VGAtestnew/VPAtest.v" 3 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1543137259016 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "outlet VPAtest.v(272) " "Ignored design unit \"outlet\" at VPAtest.v(272) due to previous errors" {  } { { "VPAtest.v" "" { Text "C:/Users/Yao/Desktop/FPGA-Trumpet-Practice-Tool/VGAtestnew/VPAtest.v" 272 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1543137259017 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "BGoutlet VPAtest.v(325) " "Ignored design unit \"BGoutlet\" at VPAtest.v(325) due to previous errors" {  } { { "VPAtest.v" "" { Text "C:/Users/Yao/Desktop/FPGA-Trumpet-Practice-Tool/VGAtestnew/VPAtest.v" 325 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1543137259018 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "vga_RateDivider VPAtest.v(377) " "Ignored design unit \"vga_RateDivider\" at VPAtest.v(377) due to previous errors" {  } { { "VPAtest.v" "" { Text "C:/Users/Yao/Desktop/FPGA-Trumpet-Practice-Tool/VGAtestnew/VPAtest.v" 377 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1543137259018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vpatest.v 0 0 " "Found 0 design units, including 0 entities, in source file vpatest.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543137259020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scalestaff.v 1 1 " "Found 1 design units, including 1 entities, in source file scalestaff.v" { { "Info" "ISGN_ENTITY_NAME" "1 scalestaff " "Found entity 1: scalestaff" {  } { { "scalestaff.v" "" { Text "C:/Users/Yao/Desktop/FPGA-Trumpet-Practice-Tool/VGAtestnew/scalestaff.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543137259030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543137259030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spacenote.v 1 1 " "Found 1 design units, including 1 entities, in source file spacenote.v" { { "Info" "ISGN_ENTITY_NAME" "1 spacenote " "Found entity 1: spacenote" {  } { { "spacenote.v" "" { Text "C:/Users/Yao/Desktop/FPGA-Trumpet-Practice-Tool/VGAtestnew/spacenote.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543137259040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543137259040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "linenote.v 1 1 " "Found 1 design units, including 1 entities, in source file linenote.v" { { "Info" "ISGN_ENTITY_NAME" "1 linenote " "Found entity 1: linenote" {  } { { "linenote.v" "" { Text "C:/Users/Yao/Desktop/FPGA-Trumpet-Practice-Tool/VGAtestnew/linenote.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543137259051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543137259051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "newscalestaff.v 1 1 " "Found 1 design units, including 1 entities, in source file newscalestaff.v" { { "Info" "ISGN_ENTITY_NAME" "1 newscalestaff " "Found entity 1: newscalestaff" {  } { { "newscalestaff.v" "" { Text "C:/Users/Yao/Desktop/FPGA-Trumpet-Practice-Tool/VGAtestnew/newscalestaff.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543137259060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543137259060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "linesharpnote.v 1 1 " "Found 1 design units, including 1 entities, in source file linesharpnote.v" { { "Info" "ISGN_ENTITY_NAME" "1 linesharpnote " "Found entity 1: linesharpnote" {  } { { "linesharpnote.v" "" { Text "C:/Users/Yao/Desktop/FPGA-Trumpet-Practice-Tool/VGAtestnew/linesharpnote.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543137259070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543137259070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "newspacenote.v 1 1 " "Found 1 design units, including 1 entities, in source file newspacenote.v" { { "Info" "ISGN_ENTITY_NAME" "1 newspacenote " "Found entity 1: newspacenote" {  } { { "newspacenote.v" "" { Text "C:/Users/Yao/Desktop/FPGA-Trumpet-Practice-Tool/VGAtestnew/newspacenote.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543137259080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543137259080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spacesharpnote.v 1 1 " "Found 1 design units, including 1 entities, in source file spacesharpnote.v" { { "Info" "ISGN_ENTITY_NAME" "1 spacesharpnote " "Found entity 1: spacesharpnote" {  } { { "spacesharpnote.v" "" { Text "C:/Users/Yao/Desktop/FPGA-Trumpet-Practice-Tool/VGAtestnew/spacesharpnote.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543137259090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543137259090 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 6 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 6 errors, 6 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4801 " "Peak virtual memory: 4801 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1543137259406 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Nov 25 04:14:19 2018 " "Processing ended: Sun Nov 25 04:14:19 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1543137259406 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:31 " "Elapsed time: 00:00:31" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1543137259406 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:01:02 " "Total CPU time (on all processors): 00:01:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1543137259406 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1543137259406 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 8 s 6 s " "Quartus Prime Full Compilation was unsuccessful. 8 errors, 6 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1543137260143 ""}
