`timescale 1ns/1ns
module not_ctrl_ (input c,EN1,output w1);
	wire i1,i2,i3;
	supply1 Vdd;
	supply0 Gnd;
	pmos #(4,7,9) T1(i2,Vdd,c);
	pmos #(4,7,9) T2(w1,i2,i1);
	pmos #(4,7,9) T3(i1,Vdd,EN1);
	nmos #(3,5,7) T4(i1,Gnd,EN1);
	nmos #(3,5,7) T5(w1,i3,EN1);
	nmos #(3,5,7) T6(i3,Gnd,c);
endmodule

module nand_ctrl_ (input a,b,EN2,output w2);
	wire j1,j2,j3,j4;
	supply1 Vdd;
	supply0 Gnd;
	pmos #(4,7,9) T1(j3,Vdd,a);
	pmos #(4,7,9) T2(j3,Vdd,b);
	pmos #(4,7,9) T3(w2,j3,j4);
	pmos #(4,7,9) T4(j4,Vdd,EN2);
	nmos #(3,5,7) T5(j4,Gnd,EN2);
	nmos #(3,5,7) T6(w1,i3,EN1);
	nmos #(3,5,7) T7(j2,j1,b);
	nmos #(3,5,7) T8(j1,Gnd,a);
endmodule
