可供推廣之研發成果資料表 
■ 可申請專利  □ 可技術移轉                                      日期： 年 月 日 
國科會補助計畫 
計畫名稱：有限場算數運算理論 : 通用與展延的乘法演算法與其容錯電路設
計(I) 
計畫主持人： 李秋瑩        
計畫編號：NSC 95-2221-E- 62-014 學門領域：資訊學門一 
技術/創作名稱 通用與展延乘法器 
發明人/創作人 李秋瑩 
技術說明 
中文： 
在有現場GF( m2 )的乘法為數眾多的編碼理論,通訊系統及密碼
學。這算數運算是最複雜的電路設計，大部分乘法器可分為三種乘
法架構如多項式基底(polynomial basis)、雙重基底(dual basis)和正
規基底(normal basis)。各種基底的乘法器有不同的架構及複雜度，
且存在的乘法器均不能夠同時使用此三種基底乘法運算。為了克服
此問題，本案提出通用及展延的乘法概念，所設計的乘法器均能夠
適用於 GF(2m)的各種基底乘法運算。提出的乘法有快速的計算及
低複雜度的電路設計，且此架構具有規則性及模組化的電路設計，
市很適合ＶＬＳＩ的電路實現。 
 
英文：Finite field arithmetic operations are widely applied in 
cryptography and channel coding. In the binary field GF(2
m
), 
multiplication is more complex circuit architecture as compared with 
division and exponentiation. There are three major basis 
representations in GF(2m), such as polynomial, dual and normal bases. 
In the literature, such multipliers have distinct architectures and 
properties. To overcome this problem, this project proposed unified and 
scalable multiplier architectures, which are suitable for various basis 
multiplications. Moreover, the proposed architectures have regular and 
modular, and are suited for implementing VLSI architectures. 
可利用之產業 
及可開發之產品 
PDA, Embedded system, portable devices, cryptosystems 
 
技術特點 通用與展延乘法器架構 
推廣及運用的價值 嵌入式系統、數位簽章、資訊安全 
 
 
 
 
 
 
附件二 
題，本計畫主持人於2003年[16]以三項多項式（trinomial）提出兩種低複雜度位元並列心臟
收縮乘法器的電路架構，在2005年也提出雙重基底與正規基底乘法器[17]。在有限場GF(2m)
的多項式基底表示法中，我們也發現，這種乘法器目前只提出ＡＯＰ及三項多項式的乘法
架構，但是，此乘法器並不能適用於各種有限場GF(2m)乘法運算，由於在2≤m≤10000區間
的有限場GF(2m)，不可分解的三項多項式只存在50%的m值。因此，對於有限場GF(2m)不存
在三項多項式，低複雜度心臟收縮乘法是值得研究。 
在橢圓曲線密碼系統，有限場GF(2m)之m值須要使用很大的數值， m通常是選擇介於
160~200的質數[18]，但也可選擇超過500的m值[19]。最近文獻中，許多學者提出很大的m
值之有限場GF(2m)的乘法演算法，並很有效地實現於軟硬體之設計，但這些乘法的架構僅
具焦在多項式基底的表示法。一般的微處理器通常沒有對於GF(2m)之各基底運算的任何特
別指令，例如，二位元的乘法是無此指令，一般的作法是結合位移及XOR的運算指令
[20,21]，或採用查表法(loop-up table)[22]，前者是很缺乏效率，因為其運算採用位元運算
(bit-level arithmetic)；後者的查表方法須要很大的記意體來建立法。對於計算功率與記憶體
受到限制的元件如智慧卡（smart card）與手機，這兩種方法缺乏實用性，為了適用於各種
應用如智慧卡，有限場GF(2m)乘法運算需要通用式(unified)與展延式(scalable)的電路架構。 
通用式架構：電路架構能適用各種基底的乘法運算，如有限場的元素被表示成多項式
基底、正規基底、和雙重基底，且不需要改變其電路架構，則稱之通用式乘法器。值得注
意，傳統的乘法架構都採用固定基底及有限場GF(2m)來設計有效的乘法器，對於各種有限
場運算的需求，這些乘法器是不適合的。另外一類的通用式乘法器，其乘法運算可適用於
GF(P)與GF(2m)如[23,24]，其缺點僅能適合於多項式基底的乘法運算。 
展延式架構：如果運算單元能夠再利用或者重複使用，以計算長資料的運算，且其不
失原來設計運算單元的資料結果，此運算單元稱之展延式架構。為了提高乘法運算速度，
各種乘法器模組被提出，例如Kim et al. [25]依據矩陣的分割法，提出Multi-bit-in 
Multipli-bit-out(MIMO)的陣列乘法器，雖然其架構有快速的運算，但其電路的複雜度仍然
很高，不適應合使用於如智慧卡與手機上。 
 
文獻探討 
[1] "Proposed Federal Information Processing Standard for Digital Signature Standard (DSS) ," 
Federal Register, Vol.56, No.169, pp.42980-42982, Aug.30, 1991. 
[2] "The Digital Signature Standard Proposed by NIST," Communications of ACM, Vol.35, 
No.7,pp.36-40, July 1992. 
[3] R. Lidl and H. Niederreiter, Introduction to Finite Fields and Their Applications, New York: 
Cambridge Univ. Press, 1994. 
[4] E. D. Mastrovito, "VLSI architectures for multiplication over finite field GF(2
m
)," Applied 
Algebra, Algebraic Algorithms, and Error-Correcting Codes, Proc. Sixth Int’l Conf., 
AAECC-6, T. Mora, ed., Rome, pp.297-309, July 1988. 
[5] ?C. K. Koc? and B. Sunar, "Low-complexity bit-parallel canonical and normal basis 
multipliers for a class of finite fields," IEEE Trans. Computers, Vol.47, No.3, pp.353-356, 
March 1998. 
[6] Chiou-Yng Lee, Erl-Huei Lu, and Jau-Yien Lee, "Bit-parallel systolic modular multipliers for 
a class of GF(2
m
)," 15
th
 IEEE Symposium on Computer Arithmetic (Arith-2001) , Vail, 
Colorado, USA , pp.51-58, June 2001 
[7] T. Itoh and S. Tsujii, "Structure of parallel multipliers for a class of fields GF(2
m
) ," 
 III、研究方法 
由於有現場 GF(2m)有各種基底表示法，各種基底的乘法演算法有不同的運算特性，如
正規基底的元素平方運算只是元素的位元循環一次，則其乘法演算法卻很複雜的電路設
計；雙重基底與多項式基底的表示有很規則性的乘法演算算法，雙重基底乘法的電路設具
最低複雜度，但其平方運算最不規則性。如上所述，設計一個乘法演算法能夠適用各種基
底乘法運算，為了達到此目的，本計畫採用 Hankel矩陣向量乘法來研究通用及展延乘法架
構。Hankel矩陣是對稱式矩陣，其陣列如下： 
 
.
2232421
3212
132
121
12310




















=
−−−−
−−−
+
−
−−−
mmmmm
mmmm
m
mm
mmm
hhhhh
hhhh
hhh
hhhh
hhhhh
H
…
⋰⋰
⋮⋰⋰⋰⋮⋮
⋰⋰⋰
⋰⋰
⋯
         (1) 
矩陣Ｈ僅包含有 2m-1單元值 hi，因此，矩陣Ｈ也可表示成一維向量
t
mhhhH ],,,[ 2210 −= ⋯

，其矩陣向量之積可表示誠如下：      
),,,( 110 −== mcccHAC ⋯  
其中 ci=hia0+hi+1a1+…+hi+m-1am-1 
我們也證明 Hankel乘法可以表示成 
(2)                                    )(
2
1
2
1
1
ven  
0
1
0 22
1
  
0
i
i
jiji
m
eisji
j
m
i
i
ijij
m
oddisji
j
xhahaC
+>
++
−<>
++
−<
−
+
=
−
= +>
−
<>
−
<
−
+
=
∑∑ ∑ +=
  
依據方程式(2)，Hankel乘法可以實現誠如圖一之心臟縮收電路架構，此電路架構雖
然不是 GF(2m)的乘法器，我們將以此 Hankel乘法來實現各種基底乘法演算法。 
 
V20 U21 U23 V22 V24 
U30 V31 V33 U32 U34 
U00 U01 U03 V02 V04 
U10 V11 V13 U12 U14 
c0 c1 c2 c3 c4 
a0 
h0  h5 a4 h1 h6 a3 
h2  h7 
h4 
a1 
h3 
a2 
a2 
h3 h8 
a1 
h4 
0 0 0 0 0 
V40 U41 U43 V42 U44 
 
圖一：位元並列式心臟縮收 Hankel 乘法器 
(7) 
 
 
 
 
 
值得一提的是，mxm Hankel矩陣僅包含有2m-1個數值，那麼mxm Hankel矩陣可表示成
2m-1個位元向量，也就是說方程式(7)可改寫成 
C=H1A+H2A+H3A               (8) 
1H

=[b0, b1, b2, b3, b4, b0, b1, b0, b1]
t
,  
2H

=[0, 0, 0, 0, 0, b3, b4, b2, b3]
t 
3H

=[0, 0, 0, 0, 0, 0, 0, b3, b4]
 t 
因此，依據方程式(8) ，雙重基底乘法器可建構如圖三的電路架構。從表一顯示，利用Hankel
矩陣乘法，我們所設計的乘法器能夠獲得很低的電路複雜度。 
Bit-Parallel
Systolic Hankel
multiplier
c0 c1 c2 c4c3
3I+0
3I+1,2
1
2
3
H
H
H



A
A
A



 
圖三、位元並列式 GF(25)雙重基底乘法器架構 
 
Table 1. Comparison of two bit-parallel systolic multipliers for dual basis of GF(2
m
) 
Multipliers Fenn et al. 
[23] 
Fig. 3 
# cells m
2
 m
2
 
Cell complexity   
2-input XOR 
2-input AND 
2 
2 
7 
1 
1 
3 or 4 1-bit latch 
































+
































+
































=
















4
3
2
1
0
43
3
4
3
2
1
0
3243
243
43
3
4
3
2
1
0
10104
01043
10432
04321
43210
4
3
2
1
0
000
0000
00000
00000
00000
0
00
000
0000
00000
a
a
a
a
a
bb
b
a
a
a
a
a
bbbb
bbb
bb
b
a
a
a
a
a
bbbbb
bbbbb
bbbbb
bbbbb
bbbbb
c
c
c
c
c
 較方程式(7)與(17)，我們發現雙重基底乘法與多項式基底乘法均能夠表示成 Hankel矩陣乘
法，因此圖三也可計算多項式基底乘法。此兩種基底乘法的結果，多項式基底乘法的輸出
位元係數被位移，從平行並列乘法器的架構來說，不影響基底運算的結果，由此可證明利
用 Hankel矩陣乘法架構可適合計算有限場各種基底乘法演算法，且不需要基底轉換比。 
 
(2)展延式 GF(2m)乘法器 
本計畫將考慮使用正規基底乘法演算法來設計展延式 GF(2m)乘法器，核心電路是
依據 Hankel矩陣乘法架構來實現。詳細實現展延乘法器之設計，請參考附件論文說明。 
 
V、結果與討論 
本計畫首先推導出 Hankel 矩陣之心臟縮收乘法架構，藉由 Hankel乘法器，本計畫針
對 GF(2m)的乘法演算法，推導出各種 GF(2m)的基底乘法演算法。我們也發現，GF(2m)
的基底乘法演算法均能夠表示成 Hankel 矩陣乘法，因此各種基底乘法都能夠實現使用
一個 Hankel乘法器來完成乘法計算，達成原來規劃之目標。因此，我們所設計的 Hankel
乘法器，可以來實現 GF(2m)的各種基底乘法運算，且不需要基底轉換。這結果將有助於
各種場合使用有限場算數運算(如正規基底乘法器是密碼器最常使用的算術運算，雙重基
底乘法是 RS code最常使用的算術運算)，且不需要重新設計乘法電路。對於展延乘法器
的設計，本計畫也針對正規基底乘法演算法，設計成展延乘法器架構。如上所述，我們
證實 Hankel 矩陣乘法器可以設計成通用及展延乘法器架構，並適合使用於各種 GF(2m)
的基底乘法演算法。本計畫所研究設計的通用及展延乘法器，將有助於下年度計畫研究
容錯乘法器。 
 
VI、計畫成果自評部份 
本計畫的研究成果，已經撰寫成論文，並發表在國際期刊，如 
1. Chiou-Yng Lee, "Low-Complexity Bit-Parallel Systolic Multipliers over GF(2m)," 
(accepted) Integration – The VLSI Journal, 2007 (SCI) 
2. Chiou-Yng Lee, Che Wun Chiou and Jim-Min Lin, "Unified Parallel Systolic Multiplier 
over GF(2
m
)," Journal of Computer Science and Technology, Vol. 22, No. 1, PP.28-38, 
January 2007(SCI) 
3. Che Wun Chiou, Chiou-Yng Lee, An-Wen Deng and Jim-Min Lin, "Efficient VLSI 
implementation for Montgomery multiplication in GF(2
m
)," Tamkang Journal of 
Science and Engineering, Vol. 9, No. 4, pp.365-372, Dec. 2006 (EI) 
4. Chiou-Yng Lee, Jenn-Shyong Horng and I-Chang Jou, "Low-Complexity Bit-Parallel 
Systolic multiplier over GF(2
m
) Using Dual Basis representation," Journal of Computer 
Science and Technology, Vol. 21, No. 6, pp. 888-892, Nov. 2006 (SCI) 
5. Chiou-Yng Lee, Jim-Min Lin and Che Wun Chiou, "Scalable and systolic architecture 
for computing double exponentiation over GF(2
m
)," Acta Applicandae Mathematicae: 
An International Survey Journal on Applying Mathematics and Mathematical 
Applications, Volume 93, Numbers 1-3 , pp. 161-178, September 2006  (SCI) 
6. Chiou-Yng Lee, Chin-Chin Chen, Wen-Yo Lee and Erl-Huei Lu, "Scalable and Systolic 
Multiplier for Gaussian 2ormal Basis of GF(2
m
)," 2006 International Conference on 
Hybrid Information Technology (ICHIT 2006), Nov. 2006, Jeju, Korea 
2over GF(2m), as discovered by Massey and Omura [4], depends on the selec-
tion of key function for multiplication. Among various finite field multipliers, a
hardware implementation of normal basis multiplication is classified either as
a parallel or serial type. The bit-serial multipliers [5,6] require less area, but
are slow that is taken by m clock cycles to carry out the multiplication of two
elements. Conversely, bit-parallel multipliers [7,8] are typically fast, but have
larger architectures. In particular, bit-parallel multipliers are the most efficient
normal basis multipliers over GF(2m) in which the field is built from an irre-
ducible All-One Polynomial, called the type-I optimal normal basis. An optimal
normal basis of type II is based on the palindromic representation of polynomials
of length 2m. Kwon [9] and Lee-Chiou [10] recently developed an efficient de-
sign of a bit-parallel systolic multiplier for an optimum normal basis of type-II.
Both hardware implementations have a trade-off between throughput perfor-
mance and hardware complexity. To implement a cryptosystem in a constrained
environment such as smart cards, a good multiplication algorithm is necessary
to realize the VLSI chip.
For the elliptic curve digital signature algorithm (ECDSA) in IEEE [11] and
National Institute of Standards and Technology (NIST) [12], Gaussian normal
basis (GNB) are defined to implement the field arithmetic operation. The GNB
is a special class of normal basis, which exists for every positive integer m not
divisible by eight. The GNB for GF(2m) is determined by an integer t, and is
called the type-t Gaussian normal basis. Small values of t are generally chosen
to ensure that the field multiplication is implemented efficiently when more than
one GNB exists for a given m, since the complexity of a type-t GNB multiplier
is proportional to t [13].
For cryptography applications, a major design concern for multiplication
units is the large number of operand bits, producing large fan-out of signals,
large wire delays and complex routing. These problems are lowered in systolic
architectures [14-17]. However, these architectures are normally tailored for fixed-
precision computation. Hybrid multipliers for composite fields GF((2m)k) have
been presented to enhance the trade-off between throughput performance and
hardware complexity [18], and digit-serial architectures have also been devel-
oped [19]. These architectures are based on a cut-set systolization technique to
speedup computation time, however, such multipliers have a similar the space
complexity as compared to original bit-level multiplier designs, .
The scalable architecture is combined with both serial and parallel algo-
rithms. It comprises original data with m bits to separate m/d subword data,
where the selected digital size d represents the scalable factor. As the computa-
tion of both subword data stipulates one clock cycle, ⌈m/d⌉ clock cycles occupy
the complete original data computation. Therefore, considering the trade-off
between throughput performance and hardware complexity, the scalable archi-
tecture can produce an optimal realization in hardware implementations. Novel
scalable multiplication algorithms for Gaussian normal basis are proposed herein.
The proposed architectures are based on the core of the Hankel matrix-vector
multiplication, and achieve efficient scalable and systolic multipliers.
4The sequence F (1), F (2), · · · , F (p − 1) needs to be pre-computed with F (2iuj
mod p) = i, 0 ≤ i ≤ m− 1, 0 ≤ j ≤ t− 1, where u denotes an integer of order t
mode p. Hence, the GNB can also be represented with the set {γ, γ2, · · · , γp−1}.
As t = 1, it is well-known that type-1 GNB {γ, γ2, · · · , γm} equals the field
generated from an irreducible all-one polynomial (AOP) of degree m. For the
type-t GNB with an even t, a GNB element A = a1γ + a2γ
2+ · · ·+ atmγ
tm can
be discovered, where ai = ap−i if γ
tm+1 = 1. Since t = 2, type-2 GNB can be
transformed into the normal basis {γ+γ−1, γ2+γ−2, · · · , γm+γ−m}. Therefore,
type-1 and type-2 GNBs are the same as type-I and type-II OBNs, respectively.
Let A = (a0, a1, · · · , am−1) and B = (b0, b1, · · · , bm−1) denote two normal-
basis elements in GF(2m), and let C = (c0, c1, · · · , cm−1) ∈ GF(2
m) represent
their product, i.e., C = AB. A type-t GNB exists for GF (2m). Rather than
adopting M in Eq. (2), the first coordinate of the product C can be calculated
as in the following formula:
c0 = F (A,B) =
p−2∑
j=1
aF (j+1)bF (p−j) (5)
2.2 Basis conversion
The GNB multiplication using Algorithm 1 can generally obtain an efficient
hardware implementation for every GNB element presented by Eq. (4). Defi-
nition 1, reveals that a GNB element has two type representations, given by
Eqs.(3) and (4). Because γp = 1 and F (2iuj mod p) = i, the GNB element rep-
resentation in Eq. (3) can easily be translated into the element representation
of Eq.(4). Hence, the basis conversion from the GNB to the NB is described in
the following two steps:
Step 1.(a0, · · · , a0, · · · , am−1, · · · , am−1)֋ (aF (1), aF (2), · · · , aF (p−1))
Step 2.(a0, a1, · · · , am−1)֋ (a0, · · · , a0, · · · , am−1, · · · , am−1)
2.3 Bit-parallel systolic Hankel multiplier
This section briefly introduces the bit-parallel systolic Hankel multiplier in [10].
Definition 2. An m×m matrix H is known as the Hankel matrix if it satisfies
the relation H(k, p) = H(k+1, p− 1), for 0 ≤ k ≤m− 2, 1 ≤ p ≤ m− 1, where
H(i, j) represents the element in the intersection of row i and column j.
A Hankel matrix is entirely determined by its last column and first row, and
thus depends on having 2m− 1 parameters. The entries of H are constant down
the diagonals parallel to the main anti-diagonal. A Hankel matrix H may be ex-
pressed with its last column vector and first row vector H = (h0, h1, · · · , h2m−2).
Let B = (b0, b1, · · · , bm−1) denote a vector, and C = H ⊗ B by the prod-
uct of a Hankel vector and any other vector. The coordinate of the product
6 
a<(j-i)/2>/h<-(i+j+1)/2>+i 
(a) (b) 
h<(j-i)/2>+i/a<-(i+j+1)/2> 
ci a<-(i+j+1)/2> h<-(i+j+1)/2>+i 
h<-(i+j+1)/2>+i+m 
ci 
Fig. 2. (a) The detailed circuit of U-cell; (b) The detailed circuit of V-cell
stated in the above cell operations, the latency requires m clock cycles, and the
computation time per cell is needed by one 2-input AND gate and one 2-input
XOR gate.
3 Proposed scalable and systolic coprocessor
Let A =
p−1∑
l=0
alγ
l and B =
p−1∑
l=0
blγ
l with a0 = b0 = 0 and al, bl ∈ GF(2) for
1 ≤ l ≤ p− 1 denote two type-t GNB elements in GF(2m), where γ represents
the root of xp + 1. Assume that the chosen digital size is d-bits, and n = ⌈p/d⌉
, both elements A and B can also be expressed as follows.
A =
p−1∑
l=0
alγ
l =
n−1∑
i=0
Aiγ
id
B =
p−1∑
l=0
blγ
l =
n−1∑
i=0
Biγ
id
where Ai =
d−1∑
j=0
aid+jγ
j , Bi =
d−1∑
j=0
bid+jγ
j and al = bl = 0 for p ≤ l ≤ dn −
1. Based on the partial multiplication for determining C = AB0, the partial
product C can be denoted by
AB0 = A0B0 +A1B0γ
d + · · ·+An−1B0γ
d(n−1) (8)
Each term AiB0 in Eq. (8) represents the core computation and, denotes the
degree of 2d− 2. In a general multiplication, the term AiB0 can be defined by
AiB0 = Si +Diγ
d (9)
8 
B0 
Bit-parallel 
systolic Hankel 
multiplier 
H0 
H1 
Hi 
Hn 
X register 
C=X mod(γp+1) 
C 
Fig. 3. The proposed scalable and systolic architecture for computing AB0
Step 1: The element A = (a0, a1, · · · , ap−1) is firstly converted into the Hankel
vector Hi = (a(i−1)d+1, a(i−1)d+2, · · · , aid+d−1), for 0 ≤ i ≤ n.
Step 2: The AB0 computation is based on Eq.(12) to perform (n+1)-time
Hankel multiplications, and its result is stored to the register X.
Step 3: The degree of the register X is p+d. So, the final step is performed
by C = Xmod(γp + 1).
As stated above, the computing AB0 includes two core operations, namely
the Hankel multiplication and the reduction polynomial γp + 1, as illustrated
in Fig. 3. The AB0 computation requires (n + 1)-time Hankel multiplications
when applying the bit-parallel systolic Hankel multiplier as shown in Fig.1. The
architecture in Fig.3 for deriving AB0 needs the latency of d+n clock cycles, and
the results store the X register. Following n+1 iterative Hankel multiplications,
the result needs to perform the reduction polynomial γp + 1. Significantly, the
general partial multiplication for ABi, 0 ≤ i ≤ n− 1, can also be represented as
ABi = H0 ⊗Bi +H1 ⊗Biγ
d + · · ·+Hn ⊗Biγ
dn (14)
Consequently, Fig. 3 can realize every ABi computation. The following section
describes the implementation of two scalable and systolic GNB multipliers using
the proposed scalable and systolic coprocessor in Fig. 3.
4 Scalable and systolic GNB multipliers
Let A =
p−1∑
l=0
alγ
l and B =
p−1∑
l=0
blγ
l with a0 = b0 = 0 and al, bl ∈ GF(2) for
1 ≤ l ≤ p−1 represent two type-t GNB elements in GF(2m). If the element C is
the product of both elements A and B, C = ABmod(xp + 1), then the product
C can take the following form:
10
 
ABi computation as seen in 
Fig.3 
B0 
B1 
Bi 
Bn-1 
A(i)=A(i-1)γd mod(γp+1) 
C 
Basis conversion 
C 
m 
p 
p d 
Fig. 4. The proposed LSD-first digital-serial GNB multiplier over GF(2m)
must be cyclically shifted to the right by d digits. The result produced in the
systolic array is added to register C in the round 0. The final register C is trans-
lated from the GNB to the NB following n iterations. The first round, which
estimates the latency, requires d+ n clock cycles. Each subsequent round com-
putation requires a latency of n+1 clock cycles. Finally, the entire multiplication
requires a latency of d+n(n+1) clock cycles. The critical propagation delay of
every cell is the total delay of one 2-input AND gate, one 2-input XOR gate and
one 1-bit latch.
4.1 Complexity
NB multipliers for various bit-parallel systolic multipliers are only discussed on
type-I and II OBNs of GF(2m), as seen in Lee-Chiou [10], Known [9] and Lee
et al.[7]. As is well known, a type-I ONB is built from an irreducible AOP,
while a type-II ONB can be constructed from a palindromic representation of
polynomials of length 2m. However, both ONB types exist about 24.5% for
m < 1000, as depicted in IEEE P1363 Standard [11]. For the ECDSA (Elliptic
Curve Digital Signature Algorithm) applications, NIST [12] has recommended
five binary fields, GF(2163), GF(2233), GF(2283), GF(2409) and GF(2571), and
the field GF(2233) only exists a type-2 normal basis. Their ONB multipliers are
implemented with unscalable architectures, and the latency needsm+1 clock cy-
cles. The space complexity of the previous architectures becomes proportional to
m2 as m becomes large. Hence, the NIST architectures have limited application
in cryptography. The proposed GNB multiplier do not have this problem.
Table 1 compares the circuits of the proposed multipliers with those of the
other available multipliers. The table reveals that the proposed GNB multipliers
can realize the hardware implementation in scalable and systolic architectures.
Therefore, given a suitable digital size d, the proposed multipliers minimize of
12
3. A. Menezes, P. V. Oorschot, S. Vanstone, Handbook of Applied Cryptography,
CRC Press, Boca Raton, FL, 1997.
4. J.L. Massey and J.K. Omura, ”Computational method and apparatus for finite
field arithmetic,” U.S. Patent Number 4,587,627, May 1986.
5. A. Reyhani-Masoleh, and M. Anwar Hasan, ”Low complexity word-level sequential
normal basis multipliers,” IEEE Trans. On computers, Vol. 54, No.2, Feb. 2005.
6. C.Y. Lee and C.J. Chang, ”Low-complexity linear array multiplier for normal basis
of type-II,” IEEE Intern. Conf. Multimedia and Expo, Vol. 3, pp.1515 - 1518, June
2004.
7. C.Y. Lee, E.H. Lu, and J.Y. Lee, ”Bit-Parallel Systolic Multipliers for GF(2m)
Fields Defined by All-One and Equally-Spaced Polynomials,” IEEE Trans. Com-
puters, Vol. 50, No. 5, pp. 385-393, May 2001.
8. M.A. Hasan, M.Z. Wang, and V.K. Bhargava, ”A modified Massey-Omura parallel
multiplier for a class of finite fields,” IEEE Trans. Comput., Vol. 42, No. 10, pp.
1278-1280, Nov. 1993.
9. S. Kwon, ”A low complexity and a low latency bit parallel systolic multiplier over
GF(2m) using an optimal normal basis of type II,” Proc. of 16th IEEE Symp.
Computer Arithmetic, pp. 196-202, June 2003.
10. C.Y. Lee and C.W. Chiou, ”Design of low-complexity bit-parallel systolic Hankel
multipliers to implement multiplication in normal and dual bases of GF(2m),”
IEICE Trans. Fund., vol. E88-A, no.11, pp. 3169-3179, Nov. 2005.
11. IEEE Standard 1363-2000, ”IEEE Standard Specifications for Public-Key Cryp-
tography,” Jan. 2000.
12. Nat’l Inst. of Standards and Technology, Digital Signature Standard, FIPS Publi-
cation 186-2, Jan. 2000.
13. A. Reyhani-Masoleh, ”Efficient algorithms and architectures for field multiplication
using Gaussian normal bases,” IEEE Trans. Computers, Vol. 55, No. 1, pp.34 - 47,
Jan. 2006.
14. C.Y. Lee, ”Low-Latency Bit-Parallel Systolic Multiplier for Irreducible xm+xn+1
with gcd(m,n) = 1,” IEICE Trans. Fundamentals, Vol.E86-A, No.11, pp. 2844-
2852, Nov. 2003.
15. C.Y. Lee, J.S. Horng and I.C. Jou, ”Low-complexity bit-parallel systolic Mont-
gomery multipliers for special classes of GF(2m),” IEEE Trans. Computers, vol.
54, no. 9, pp. 1061-1070, Sep. 2005.
16. C.Y. Lee, ”Systolic architectures for computing exponentiation and multiplication
over GF(2m) using polynomial ring basis,” Journal of LungHwa University, vol.
19, pp.87-98, September 2005.
17. C.Y. Lee, ”Low complexity bit-parallel systolic multiplier over GF(2m) using irre-
ducible trinomials,” IEE Proc.-Comput. and Digit. Tech.,Vol.150 , pp. 39-42, Jan.
2003.
18. C. Paar, P. Fleischmann, and P. Soria-Rodriguez, ”Fast arithmetic for public-key
algorithms in Galois fields with composite exponents” IEEE Trans. Comput., vol.
48, no. 10, pp. 1025-1034, Oct.1999.
19. C.H. Kim, C.P. Hong and S. Kwon, ”A digit-serial multiplier for finite field
GF(2m),” IEEE Trans. VLSI, Vol.13, No. 4, pp.476 - 483, April 2005.
 2 
一、目的：  
 2006 年混合資訊技術國際研討會是由韓國資訊安全學會主辦，與
會的人員來自於全球從事資訊教育的學者，提供寶貴的經驗，分享有
關混合資訊技術應用於工業的理論成果以及資訊研究的最新發展。  
這次會議主要探討混合資訊技術應用於實際軟硬體的設計與開
發。 3 百餘篇論文發表於本次會議（如附件一），參與會議目的是瞭
解當前理論與實踐的研究焦點和國際資訊研究發展趨勢，本人也在此
會 會 議 中 發 表 一 篇 論 文 ＂ Low-Complexity Parallel Systolic Montgomery 
Multipliers Over GF(2
m
) Using Toeplitz Matrix-Vector Representation”，將自己的
研究工作和實際資訊融入教學的應用，與其它來自不同國家的學者共
同探討目前資訊科技應用於資訊安全的研究與發展。  
 
二、會議過程 
（一） 行程及工作記要 
 
日期 地點 行程說明 
95年 11月 9日 台北→韓國首爾 
韓國首爾→韓國濟
州島 
搭機啟程 
 
95年 11月 9~11日 韓國濟州島 參與研討會 
 
95年 11月 11~12日 韓國濟州→韓國首
爾 
韓國首爾→台北 
搭機返程 
（二） 會議內容 
混合資訊技術 (ICHIT)是首屆的國際會議。ICHIT 是由韓國舉辦，
成為全球學者發表資訊科技應用的一個主要會議，每年彙聚世界各地
從事教育技術學研究與實踐的學者和從業者。  
本屆大會為期三天，大會舉行其間將會有三種主要形式的學術交
流活動，包括特邀演講、大會報告、及論文發表，為各方學者交流意
 4 
是教師專業成長的必備要素。也是目前資訊融入教學的方式之一資訊
教學不應只是作作班級網頁，真正教學上的運用才是整體精神所在。 
 
伍、建議 
（一） ICHIT2006 為全球最大型的混合資訊技術定期會議，邀請之講者亦多
為各國著名大學教授，亦是建立國際合作關係之重要場合，應持續派
員參與，以提供國內研擬參採與實施之參考；唯由於討論之類別與議
題眾多，參加者應事前規劃對混合資訊技術趨勢之瞭解與相關議題之
準備，始能在與會過程中汲取經驗並參與討論。 
（二） 面對日新月異的科學發展，我國亦應對有關混合資訊技術領域進行研
究與開發。同時，應積極與其他國家大學建立合作關係，合作機制可
涵蓋研討會、視訊會議、科學性建議等。 
（三） 透過國際會議，可爭取國際上對我混合資訊技術領域的研究，並可藉
由議題之討論，提升多邊或雙邊合作契機，亦可提升台灣於區域合作
中，扮演主導性之角色或重要議題參與或推動者。 
 
 6 
 
An Improved Support Vector Machine based Recursive Feature Selection 
Algorithm,  Yong Mao, Zheng Xia, Zheng Yin, Xiaobo Zhou, Youxian Sun  
Combination of Rough Sets and Neural Networks for Text Classification, Wang 
Xiaoyue, Bai Rujiang  
Mining Frequent and Hidden Patterns without Candidates Generation, Ahmed Bilal, 
Shoab Khan  
Taking Class Importance into Account, Jose-Luis Polo, Fernando Berzal, 
Juan-Carlos Cubero  
A Knowledge-Based Feature Selection Method for Text Categorization, Yan Xu, 
JinTao Li, Bin Wang, ChunMing Sun 
Discovery of User Preferred Access Patterns from Web Logs, Rui Wu  
A Design Pattern Detection Technique that Aids Reverse Engineering, Hakjin Lee, 
Hyunsang Youn, Eunseok Lee  
A Video Classification Algorithm using Appearance Feature and a Group of Frame 
Features for Content Filtering Software, HoGyun Lee, Seungmin Lee, Taekyong Nam  
Organic Object Extraction, Count and Area Measurement, Suk-hyun Yu, Myong-youb 
Baek, Jae-ku Lee, Heeyong Kwon  
Evaluating Clustering Techniques for Collaborative Querying, Chandrani Sinha Ray, 
Dion Hoe-Lian Goh, Schubert Foo, Nyein Chan Soe Win  
 
 E-Science and Web Intelligence  
 
An Evolutionary Support Vector Clustering for Web Mining, Sung-Hae Jun  
Evaluation of Web-Crawlers by Applying Weight-Given Approach on Recognition 
Base, Bong Joon Choi, Wei Jiang, Kyoo Seok Park 
Semantic Geo-Codes: Annotating Contents with Semantic Geo Information, Minsu 
Jang, Joo-Chan Sohn  
 
Grid and Distributed Computing  
 
Design of a Resource Access Control Architecture Driven by Accounting 
Considerations in the Grid Computing Environment, Ho Jeon Hwang, Dong Un An, 
Seung Jong Chung  
Grid-based ANN Data Mining for Bioinformatics Applications, Yong Beom Ma, Kyu 
Cheol Cho, Sung Ho Jang, Jong Sik Lee  
Middleware-level QoS Control for Resource Management on the Grid, Doan Thanh 
Tran, Eunmi Choi  
Dynamic Replication Scheme for Load Balancing the Distributed Object Group, 
Romeo Mark A. Mateo, Louie F. Cervantes, Jaewan Lee  
Self-healing Mechanism for Reliable Computing, Jeongmin Park, Giljong Yoo, 
Chulho Jeong, Eunseok Lee  
 
Hardware and Software Co-Design  
 
Scalable and Systolic Multipliers for Gaussian Normal Basis of GF(2
m
), Chiou-Yng 
Lee, Chin-Chin Chen, Wen-Yo Lee, Erl-Huei Lu 
A Novel Buffer Cache Scheme using Java Card Object with High Locality for 
Efficient Java Card Applications, Won-Ho Choi, Ha-Yong Jeon, Rhys Rosholt, Gwang 
Jung, Min-Soo Jung  
 8 
Image Resize Application of Novel Stochastic Methods of Function Recovery, Daniel 
Howard, Joseph Kolibal  
A Novel Approach to Reordering based on Adaptive Rank Indexing in Color-Indexed 
Images, Kang-Soo Yoo, Choon-Bo Shim  
Artifact Correction due to Three Dimensional Rigid Motion in MRI, Eung-Kyeu Kim, 
Young-Jae Lee  
Hierarchical Determination of an Optic Disk Contour in Fundus Images, Pil Un Kim, 
Yun-jung Lee, Chulho Won, Myoung Nam Kim  
A Frequency Adaptive Packet Wavelet Coder for Still Images Using CNN, Rahul S, 
Bharadwaj M, Santhosh Kumar S, Vignesh J, Venkateswaran N  
Three Dimensional Marker-Driven Watershed Transform for Volume and Intensity 
Measurement from Medical Images: Preliminary Results, Desok Kim, Yong-su Chae  
Human Pose Identification, Localization, Extraction and Recognition in Static 
Images,  
Vivek Maik, Rahul Jain, Joohyun Lim, David Paik, Joonki Paik  
 
Industrial and Environmental Engineering  
 
Kinematic Models for Non-stationary Elliptic Region Boundary in Electrical 
Impedance Tomography, Umer Zeeshan Ijaz, Anil Kumar Khambampati, Min Chan 
Kim, Sin Kim, Kyung Youn Kim  
Approximate Life Cycle Assessment of Product Concepts using a Hybrid Genetic 
Algorithm and Neural Network Approach, Kwang-Kyu Seo, Won-Ki Kim  
 
Intelligent Robotics and Autonomous Agents  
 
Particle Swarm Optimizing for a Multi-UCAV Cooperative Task Scheduling, 
Xiaohua Huo, Tao Long, Lincheng Shen  
Intelligent Embedded Real-Time Software Architecture for Dynamic Skill Selection 
and Identification in Multi-Shaped Robots., Laxmisha Rai, Soon Ju Kang  
Real-Time Localization and Map Building of a Mobile Robot using a Scale-Invariant 
Feature, Dae Seop Jung, Jong Hoon Choi, Je Goon Ryu, Mun Suck Jang, Hyeon Min 
Shim, Eung Hyuk Lee, Jae Hong Shim  
A Novel Approach for Performance Improvement of the Multi-Agent based System 
Architecture, Hyunsang Youn, Suhyeon Jang, Eunseok Lee  
MMORPG Map Evaluation Using Pedestrian Agents, Christian Anthony Go, Tristan 
Basa, Won-Hyung Lee  
 
Security and Safety Systems  
 
A Riemannian Approach to Probability Bound Limits for the Probabilistic Primality 
Testing Algorithms, Ahmet Koltuksuz  
Security Engine for XML Web Services, Haeng-Kon Kim, Youn-Ky Chung  
DMEC (Distributed Mutual Exclusion Counter) Algorithm for the Web Server, Seung 
Ju Jang  
Puzzle Protocol Based Authentication System, Young-Soo Kim, Gang-Soo Lee, Geuk 
Lee  
Use of a System Event in an Advanced Algorithm and Framework for the Detection 
of Hidden Processes, EunYoung Kim, YoungTae Yun, EungKi Park  
 10
Ubiquitous Healthcare System Using Context Information Based on the DOGF, 
Chang-Sun Shin, Dong-In Ahn, Su-Chong Joo  
Design of Energy Efficient Routing Method for Ubiquitous Green Houses, Hyun Yoe, 
Kibok Eom  
Design of Interconnection Model between BcN and WSN for Ubiquitous green house, 
Hyun Yoe, Kibok Eom  
A Ubiquitous System Architecture Based on the Community Computing Model, 
Yunju Shim, Hyeonsook Kim, Minkoo Kim, We-Duke Cho  
Performance Measurement using Hybrid Prediction Model in Ubiquitous Computing, 
Giljong Yoo, Jeongmin Park, Eunseok Lee  
A Hop Counts-based Energy Modeling for the Clustered Sensor Networks, Jin-Chul 
Choi, Chae-Woo Lee  
 12
附件 3 發表論文簡報資料 
 
 14
 
 
 16
 
 
 18
 
 
 20
 
 
