
****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source runs/M100_W3/run.tcl
# read_verilog -sv runs/M100_W3/sum_signed.sv
# read_xdc runs/M100_W3/sum_signed.xdc
# synth_design -top sum_signed -part xczu7ev-ffvc1156-2-e
Command: synth_design -top sum_signed -part xczu7ev-ffvc1156-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2564526
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/mnt/vault1/kmhatre/Software/AMD/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 3039.203 ; gain = 241.801 ; free physical = 138575 ; free virtual = 209861
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.812; parent = 2372.642; children = 254.171
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4012.285; parent = 3039.207; children = 973.078
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'sum_signed' [/mnt/vault1/mfaroo19/reduction_tree/integrator/runs/M100_W3/sum_signed.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'sum_signed' (0#1) [/mnt/vault1/mfaroo19/reduction_tree/integrator/runs/M100_W3/sum_signed.sv:7]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3109.172 ; gain = 311.770 ; free physical = 138505 ; free virtual = 209791
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.812; parent = 2372.642; children = 254.171
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4082.254; parent = 3109.176; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3126.984 ; gain = 329.582 ; free physical = 138508 ; free virtual = 209794
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.812; parent = 2372.642; children = 254.171
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4100.066; parent = 3126.988; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3126.984 ; gain = 329.582 ; free physical = 138508 ; free virtual = 209795
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.812; parent = 2372.642; children = 254.171
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4100.066; parent = 3126.988; children = 973.078
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3126.984 ; gain = 0.000 ; free physical = 138514 ; free virtual = 209801
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/integrator/runs/M100_W3/sum_signed.xdc]
Finished Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/integrator/runs/M100_W3/sum_signed.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3290.703 ; gain = 0.000 ; free physical = 138563 ; free virtual = 209850
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3290.703 ; gain = 0.000 ; free physical = 138564 ; free virtual = 209851
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/mnt/vault1/kmhatre/Software/AMD/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 3290.703 ; gain = 493.301 ; free physical = 138406 ; free virtual = 209693
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.812; parent = 2372.642; children = 254.171
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4231.770; parent = 3258.691; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu7ev-ffvc1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 3290.703 ; gain = 493.301 ; free physical = 138406 ; free virtual = 209693
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.812; parent = 2372.642; children = 254.171
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4231.770; parent = 3258.691; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 3290.703 ; gain = 493.301 ; free physical = 138406 ; free virtual = 209693
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.812; parent = 2372.642; children = 254.171
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4231.770; parent = 3258.691; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 3290.703 ; gain = 493.301 ; free physical = 138559 ; free virtual = 209848
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.812; parent = 2372.642; children = 254.171
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4231.770; parent = 3258.691; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   10 Bit       Adders := 1     
	   2 Input    9 Bit       Adders := 2     
	   2 Input    8 Bit       Adders := 3     
	   2 Input    7 Bit       Adders := 6     
	   2 Input    6 Bit       Adders := 12    
	   2 Input    5 Bit       Adders := 25    
	   2 Input    4 Bit       Adders := 50    
+---Registers : 
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 6     
	                6 Bit    Registers := 12    
	                5 Bit    Registers := 28    
	                4 Bit    Registers := 50    
	                1 Bit    Registers := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1728 (col length:144)
BRAMs: 624 (col length: RAMB18 144 RAMB36 72)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 3290.703 ; gain = 493.301 ; free physical = 138510 ; free virtual = 209739
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.812; parent = 2372.642; children = 254.171
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4231.770; parent = 3258.691; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:26 . Memory (MB): peak = 3670.047 ; gain = 872.645 ; free physical = 138318 ; free virtual = 209551
Synthesis current peak Physical Memory [PSS] (MB): peak = 3207.812; parent = 2953.673; children = 254.171
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4643.129; parent = 3670.051; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:26 . Memory (MB): peak = 3671.047 ; gain = 873.645 ; free physical = 138319 ; free virtual = 209553
Synthesis current peak Physical Memory [PSS] (MB): peak = 3209.621; parent = 2955.481; children = 254.171
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4644.129; parent = 3671.051; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:26 . Memory (MB): peak = 3690.078 ; gain = 892.676 ; free physical = 138302 ; free virtual = 209535
Synthesis current peak Physical Memory [PSS] (MB): peak = 3214.605; parent = 2960.466; children = 254.171
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4663.160; parent = 3690.082; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:00:29 . Memory (MB): peak = 3700.984 ; gain = 903.582 ; free physical = 138230 ; free virtual = 209464
Synthesis current peak Physical Memory [PSS] (MB): peak = 3214.977; parent = 2960.837; children = 254.171
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4674.066; parent = 3700.988; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:00:29 . Memory (MB): peak = 3700.984 ; gain = 903.582 ; free physical = 138221 ; free virtual = 209455
Synthesis current peak Physical Memory [PSS] (MB): peak = 3214.992; parent = 2960.853; children = 254.171
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4674.066; parent = 3700.988; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:29 . Memory (MB): peak = 3700.984 ; gain = 903.582 ; free physical = 138226 ; free virtual = 209460
Synthesis current peak Physical Memory [PSS] (MB): peak = 3215.039; parent = 2960.899; children = 254.171
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4674.066; parent = 3700.988; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:29 . Memory (MB): peak = 3700.984 ; gain = 903.582 ; free physical = 138226 ; free virtual = 209460
Synthesis current peak Physical Memory [PSS] (MB): peak = 3215.102; parent = 2960.962; children = 254.171
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4674.066; parent = 3700.988; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:29 . Memory (MB): peak = 3700.984 ; gain = 903.582 ; free physical = 138226 ; free virtual = 209460
Synthesis current peak Physical Memory [PSS] (MB): peak = 3215.102; parent = 2960.962; children = 254.171
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4674.066; parent = 3700.988; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:29 . Memory (MB): peak = 3700.984 ; gain = 903.582 ; free physical = 138225 ; free virtual = 209460
Synthesis current peak Physical Memory [PSS] (MB): peak = 3215.117; parent = 2960.978; children = 254.171
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4674.066; parent = 3700.988; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+-----------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name              | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+-----------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|sum_signed  | vld_layer7_reg        | 7      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|sum_signed  | reduce_layer53_reg[4] | 4      | 5     | YES          | NO                 | YES               | 5      | 0       | 
+------------+-----------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY8 |    15|
|3     |LUT1   |    12|
|4     |LUT2   |   175|
|5     |LUT3   |    62|
|6     |LUT4   |    87|
|7     |LUT5   |    24|
|8     |LUT6   |   174|
|9     |SRL16E |     6|
|10    |FDRE   |   504|
|11    |IBUF   |   303|
|12    |OBUF   |    11|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:29 . Memory (MB): peak = 3700.984 ; gain = 903.582 ; free physical = 138225 ; free virtual = 209460
Synthesis current peak Physical Memory [PSS] (MB): peak = 3215.133; parent = 2960.993; children = 254.171
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4674.066; parent = 3700.988; children = 973.078
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:25 . Memory (MB): peak = 3700.984 ; gain = 739.863 ; free physical = 138227 ; free virtual = 209461
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:29 . Memory (MB): peak = 3700.992 ; gain = 903.582 ; free physical = 138239 ; free virtual = 209473
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3715.922 ; gain = 0.000 ; free physical = 138359 ; free virtual = 209593
INFO: [Netlist 29-17] Analyzing 319 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'sum_signed' is not ideal for floorplanning, since the cellview 'sum_signed' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/integrator/runs/M100_W3/sum_signed.xdc]
Finished Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/integrator/runs/M100_W3/sum_signed.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3783.527 ; gain = 0.000 ; free physical = 137878 ; free virtual = 209114
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 304 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 303 instances

Synth Design complete, checksum: da0f8eaa
INFO: [Common 17-83] Releasing license: Synthesis
19 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:39 . Memory (MB): peak = 3783.527 ; gain = 2078.945 ; free physical = 137924 ; free virtual = 209154
# report_utilization -file runs/M100_W3/util.rpt
# report_timing_summary -file runs/M100_W3/timing.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
report_timing_summary: Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 4563.531 ; gain = 780.004 ; free physical = 137460 ; free virtual = 208691
# exit
INFO: [Common 17-206] Exiting Vivado at Tue Nov  4 17:26:05 2025...
