<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Users\yibin\OneDrive\Desktop\SUPCON\fc301_yibin\spi_master_f301\spi_master_f301\impl\gwsynthesis\spi_master_f301.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\Users\yibin\OneDrive\Desktop\SUPCON\fc301_yibin\spi_master_f301\spi_master_f301\src\spi_master_f301.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Version</td>
<td>V1.9.9 Beta-2</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NS-LV4CQN48C7/I6</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NS-4C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Wed Jul 19 16:37:16 2023
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2023 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C7/I6</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C7/I6</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>139</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>118</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>i_Clk</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>i_Clk_ibuf/I </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>i_Clk</td>
<td>50.000(MHz)</td>
<td>218.551(MHz)</td>
<td>3</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>i_Clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>i_Clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>15.424</td>
<td>SPI_Master_Inst/o_TX_Ready_s0/Q</td>
<td>SPI_Master_Inst/o_RX_DV_s0/D</td>
<td>i_Clk:[R]</td>
<td>i_Clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>4.279</td>
</tr>
<tr>
<td>2</td>
<td>15.834</td>
<td>SPI_Master_Inst/r_TX_DV_s0/Q</td>
<td>SPI_Master_Inst/o_SPI_MOSI_s0/D</td>
<td>i_Clk:[R]</td>
<td>i_Clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>3.869</td>
</tr>
<tr>
<td>3</td>
<td>15.919</td>
<td>r_TX_Count_1_s0/Q</td>
<td>r_TX_Count_1_s0/CE</td>
<td>i_Clk:[R]</td>
<td>i_Clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>4.049</td>
</tr>
<tr>
<td>4</td>
<td>16.001</td>
<td>SPI_Master_Inst/r_Leading_Edge_s0/Q</td>
<td>SPI_Master_Inst/o_RX_Byte_6_s0/CE</td>
<td>i_Clk:[R]</td>
<td>i_Clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>3.967</td>
</tr>
<tr>
<td>5</td>
<td>16.204</td>
<td>SPI_Master_Inst/r_TX_DV_s0/Q</td>
<td>SPI_Master_Inst/o_SPI_MOSI_s0/CE</td>
<td>i_Clk:[R]</td>
<td>i_Clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>3.764</td>
</tr>
<tr>
<td>6</td>
<td>16.212</td>
<td>r_TX_Count_1_s0/Q</td>
<td>r_TX_Count_0_s3/D</td>
<td>i_Clk:[R]</td>
<td>i_Clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>3.492</td>
</tr>
<tr>
<td>7</td>
<td>16.274</td>
<td>SPI_Master_Inst/r_Leading_Edge_s0/Q</td>
<td>SPI_Master_Inst/o_RX_Byte_7_s0/CE</td>
<td>i_Clk:[R]</td>
<td>i_Clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>3.694</td>
</tr>
<tr>
<td>8</td>
<td>16.333</td>
<td>SPI_Master_Inst/r_TX_DV_s0/Q</td>
<td>SPI_Master_Inst/r_TX_Bit_Count_2_s1/D</td>
<td>i_Clk:[R]</td>
<td>i_Clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>3.371</td>
</tr>
<tr>
<td>9</td>
<td>16.470</td>
<td>r_CS_n_s1/Q</td>
<td>r_CS_n_s1/CE</td>
<td>i_Clk:[R]</td>
<td>i_Clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>3.498</td>
</tr>
<tr>
<td>10</td>
<td>16.580</td>
<td>SPI_Master_Inst/o_TX_Ready_s0/Q</td>
<td>SPI_Master_Inst/o_RX_Byte_0_s0/CE</td>
<td>i_Clk:[R]</td>
<td>i_Clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>3.387</td>
</tr>
<tr>
<td>11</td>
<td>16.643</td>
<td>SPI_Master_Inst/r_Leading_Edge_s0/Q</td>
<td>SPI_Master_Inst/o_RX_Byte_5_s0/CE</td>
<td>i_Clk:[R]</td>
<td>i_Clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>3.325</td>
</tr>
<tr>
<td>12</td>
<td>16.654</td>
<td>SPI_Master_Inst/r_SPI_Clk_Edges_3_s1/Q</td>
<td>SPI_Master_Inst/r_SPI_Clk_Edges_1_s1/CE</td>
<td>i_Clk:[R]</td>
<td>i_Clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>3.314</td>
</tr>
<tr>
<td>13</td>
<td>16.654</td>
<td>SPI_Master_Inst/r_SPI_Clk_Edges_3_s1/Q</td>
<td>SPI_Master_Inst/r_SPI_Clk_Edges_2_s1/CE</td>
<td>i_Clk:[R]</td>
<td>i_Clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>3.314</td>
</tr>
<tr>
<td>14</td>
<td>16.654</td>
<td>SPI_Master_Inst/r_SPI_Clk_Edges_3_s1/Q</td>
<td>SPI_Master_Inst/r_SPI_Clk_Edges_3_s1/CE</td>
<td>i_Clk:[R]</td>
<td>i_Clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>3.314</td>
</tr>
<tr>
<td>15</td>
<td>16.665</td>
<td>r_SM_CS_1_s1/Q</td>
<td>r_CS_Inactive_Count_1_s1/CE</td>
<td>i_Clk:[R]</td>
<td>i_Clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>3.303</td>
</tr>
<tr>
<td>16</td>
<td>16.726</td>
<td>r_SM_CS_1_s1/Q</td>
<td>r_CS_Inactive_Count_0_s1/CE</td>
<td>i_Clk:[R]</td>
<td>i_Clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>3.242</td>
</tr>
<tr>
<td>17</td>
<td>16.828</td>
<td>SPI_Master_Inst/o_TX_Ready_s0/Q</td>
<td>SPI_Master_Inst/o_RX_Byte_2_s0/CE</td>
<td>i_Clk:[R]</td>
<td>i_Clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>3.139</td>
</tr>
<tr>
<td>18</td>
<td>16.846</td>
<td>r_CS_n_s1/Q</td>
<td>r_SM_CS_0_s2/D</td>
<td>i_Clk:[R]</td>
<td>i_Clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>2.858</td>
</tr>
<tr>
<td>19</td>
<td>16.856</td>
<td>SPI_Master_Inst/r_SPI_Clk_Edges_3_s1/Q</td>
<td>SPI_Master_Inst/r_Trailing_Edge_s0/D</td>
<td>i_Clk:[R]</td>
<td>i_Clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>2.848</td>
</tr>
<tr>
<td>20</td>
<td>16.856</td>
<td>SPI_Master_Inst/r_SPI_Clk_Edges_3_s1/Q</td>
<td>SPI_Master_Inst/r_Leading_Edge_s0/D</td>
<td>i_Clk:[R]</td>
<td>i_Clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>2.848</td>
</tr>
<tr>
<td>21</td>
<td>16.856</td>
<td>SPI_Master_Inst/r_SPI_Clk_Edges_3_s1/Q</td>
<td>SPI_Master_Inst/o_TX_Ready_s0/D</td>
<td>i_Clk:[R]</td>
<td>i_Clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>2.847</td>
</tr>
<tr>
<td>22</td>
<td>16.889</td>
<td>r_CS_n_s1/Q</td>
<td>r_SM_CS_1_s1/CE</td>
<td>i_Clk:[R]</td>
<td>i_Clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>3.079</td>
</tr>
<tr>
<td>23</td>
<td>16.890</td>
<td>SPI_Master_Inst/o_TX_Ready_s0/Q</td>
<td>SPI_Master_Inst/o_RX_Byte_1_s0/CE</td>
<td>i_Clk:[R]</td>
<td>i_Clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>3.078</td>
</tr>
<tr>
<td>24</td>
<td>16.890</td>
<td>SPI_Master_Inst/o_TX_Ready_s0/Q</td>
<td>SPI_Master_Inst/o_RX_Byte_3_s0/CE</td>
<td>i_Clk:[R]</td>
<td>i_Clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>3.078</td>
</tr>
<tr>
<td>25</td>
<td>16.890</td>
<td>SPI_Master_Inst/r_Leading_Edge_s0/Q</td>
<td>SPI_Master_Inst/o_RX_Byte_4_s0/CE</td>
<td>i_Clk:[R]</td>
<td>i_Clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>3.077</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.524</td>
<td>SPI_Master_Inst/r_SPI_Clk_s1/Q</td>
<td>SPI_Master_Inst/r_SPI_Clk_s1/D</td>
<td>i_Clk:[R]</td>
<td>i_Clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.524</td>
</tr>
<tr>
<td>2</td>
<td>0.524</td>
<td>r_CS_Inactive_Count_1_s1/Q</td>
<td>r_CS_Inactive_Count_1_s1/D</td>
<td>i_Clk:[R]</td>
<td>i_Clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.524</td>
</tr>
<tr>
<td>3</td>
<td>0.524</td>
<td>r_CS_Inactive_Count_0_s1/Q</td>
<td>r_CS_Inactive_Count_0_s1/D</td>
<td>i_Clk:[R]</td>
<td>i_Clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.524</td>
</tr>
<tr>
<td>4</td>
<td>0.525</td>
<td>SPI_Master_Inst/r_RX_Bit_Count_2_s1/Q</td>
<td>SPI_Master_Inst/r_RX_Bit_Count_2_s1/D</td>
<td>i_Clk:[R]</td>
<td>i_Clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.525</td>
</tr>
<tr>
<td>5</td>
<td>0.525</td>
<td>SPI_Master_Inst/r_TX_Bit_Count_1_s1/Q</td>
<td>SPI_Master_Inst/r_TX_Bit_Count_1_s1/D</td>
<td>i_Clk:[R]</td>
<td>i_Clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.525</td>
</tr>
<tr>
<td>6</td>
<td>0.525</td>
<td>SPI_Master_Inst/r_SPI_Clk_Edges_0_s1/Q</td>
<td>SPI_Master_Inst/r_SPI_Clk_Edges_0_s1/D</td>
<td>i_Clk:[R]</td>
<td>i_Clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.525</td>
</tr>
<tr>
<td>7</td>
<td>0.525</td>
<td>SPI_Master_Inst/r_SPI_Clk_Edges_2_s1/Q</td>
<td>SPI_Master_Inst/r_SPI_Clk_Edges_2_s1/D</td>
<td>i_Clk:[R]</td>
<td>i_Clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.525</td>
</tr>
<tr>
<td>8</td>
<td>0.525</td>
<td>o_RX_Count_0_s1/Q</td>
<td>o_RX_Count_0_s1/D</td>
<td>i_Clk:[R]</td>
<td>i_Clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.525</td>
</tr>
<tr>
<td>9</td>
<td>0.526</td>
<td>SPI_Master_Inst/r_RX_Bit_Count_1_s3/Q</td>
<td>SPI_Master_Inst/r_RX_Bit_Count_1_s3/D</td>
<td>i_Clk:[R]</td>
<td>i_Clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.526</td>
</tr>
<tr>
<td>10</td>
<td>0.526</td>
<td>SPI_Master_Inst/r_TX_Bit_Count_0_s4/Q</td>
<td>SPI_Master_Inst/r_TX_Bit_Count_0_s4/D</td>
<td>i_Clk:[R]</td>
<td>i_Clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.526</td>
</tr>
<tr>
<td>11</td>
<td>0.527</td>
<td>SPI_Master_Inst/r_RX_Bit_Count_0_s3/Q</td>
<td>SPI_Master_Inst/r_RX_Bit_Count_0_s3/D</td>
<td>i_Clk:[R]</td>
<td>i_Clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.527</td>
</tr>
<tr>
<td>12</td>
<td>0.528</td>
<td>r_SM_CS_0_s2/Q</td>
<td>r_SM_CS_0_s2/D</td>
<td>i_Clk:[R]</td>
<td>i_Clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.528</td>
</tr>
<tr>
<td>13</td>
<td>0.661</td>
<td>SPI_Master_Inst/r_SPI_Clk_Count_1_s0/Q</td>
<td>SPI_Master_Inst/r_SPI_Clk_Count_1_s0/D</td>
<td>i_Clk:[R]</td>
<td>i_Clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.661</td>
</tr>
<tr>
<td>14</td>
<td>0.661</td>
<td>r_CS_n_s1/Q</td>
<td>o_RX_Count_0_s1/RESET</td>
<td>i_Clk:[R]</td>
<td>i_Clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.672</td>
</tr>
<tr>
<td>15</td>
<td>0.661</td>
<td>r_CS_n_s1/Q</td>
<td>o_RX_Count_1_s2/RESET</td>
<td>i_Clk:[R]</td>
<td>i_Clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.672</td>
</tr>
<tr>
<td>16</td>
<td>0.662</td>
<td>r_TX_Count_1_s0/Q</td>
<td>r_TX_Count_1_s0/D</td>
<td>i_Clk:[R]</td>
<td>i_Clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.662</td>
</tr>
<tr>
<td>17</td>
<td>0.699</td>
<td>SPI_Master_Inst/r_SPI_Clk_Edges_3_s1/Q</td>
<td>SPI_Master_Inst/r_SPI_Clk_Edges_3_s1/D</td>
<td>i_Clk:[R]</td>
<td>i_Clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.699</td>
</tr>
<tr>
<td>18</td>
<td>0.699</td>
<td>SPI_Master_Inst/r_TX_Bit_Count_1_s1/Q</td>
<td>SPI_Master_Inst/r_TX_Bit_Count_2_s1/D</td>
<td>i_Clk:[R]</td>
<td>i_Clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.699</td>
</tr>
<tr>
<td>19</td>
<td>0.699</td>
<td>SPI_Master_Inst/r_SPI_Clk_Edges_4_s4/Q</td>
<td>SPI_Master_Inst/o_TX_Ready_s0/D</td>
<td>i_Clk:[R]</td>
<td>i_Clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.699</td>
</tr>
<tr>
<td>20</td>
<td>0.706</td>
<td>r_SM_CS_0_s2/Q</td>
<td>r_TX_Count_0_s3/D</td>
<td>i_Clk:[R]</td>
<td>i_Clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.706</td>
</tr>
<tr>
<td>21</td>
<td>0.723</td>
<td>SPI_Master_Inst/r_SPI_Clk_Edges_0_s1/Q</td>
<td>SPI_Master_Inst/r_SPI_Clk_Edges_1_s1/D</td>
<td>i_Clk:[R]</td>
<td>i_Clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.723</td>
</tr>
<tr>
<td>22</td>
<td>0.785</td>
<td>o_RX_Count_1_s2/Q</td>
<td>o_RX_Count_1_s2/D</td>
<td>i_Clk:[R]</td>
<td>i_Clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.785</td>
</tr>
<tr>
<td>23</td>
<td>0.786</td>
<td>SPI_Master_Inst/r_SPI_Clk_Edges_4_s4/Q</td>
<td>SPI_Master_Inst/r_SPI_Clk_Edges_4_s4/D</td>
<td>i_Clk:[R]</td>
<td>i_Clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.786</td>
</tr>
<tr>
<td>24</td>
<td>0.787</td>
<td>SPI_Master_Inst/r_SPI_Clk_Count_0_s1/Q</td>
<td>SPI_Master_Inst/r_SPI_Clk_Count_0_s1/D</td>
<td>i_Clk:[R]</td>
<td>i_Clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.787</td>
</tr>
<tr>
<td>25</td>
<td>0.817</td>
<td>SPI_Master_Inst/o_RX_DV_s0/Q</td>
<td>o_RX_Count_0_s1/CE</td>
<td>i_Clk:[R]</td>
<td>i_Clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.828</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>8.912</td>
<td>9.839</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>i_Clk</td>
<td>r_TX_Count_1_s0</td>
</tr>
<tr>
<td>2</td>
<td>8.912</td>
<td>9.839</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>i_Clk</td>
<td>o_RX_Count_0_s1</td>
</tr>
<tr>
<td>3</td>
<td>8.912</td>
<td>9.839</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>i_Clk</td>
<td>r_SM_CS_1_s1</td>
</tr>
<tr>
<td>4</td>
<td>8.912</td>
<td>9.839</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>i_Clk</td>
<td>SPI_Master_Inst/o_SPI_MOSI_s0</td>
</tr>
<tr>
<td>5</td>
<td>8.912</td>
<td>9.839</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>i_Clk</td>
<td>SPI_Master_Inst/r_TX_Bit_Count_2_s1</td>
</tr>
<tr>
<td>6</td>
<td>8.912</td>
<td>9.839</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>i_Clk</td>
<td>SPI_Master_Inst/r_SPI_Clk_Edges_0_s1</td>
</tr>
<tr>
<td>7</td>
<td>8.912</td>
<td>9.839</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>i_Clk</td>
<td>SPI_Master_Inst/r_TX_DV_s0</td>
</tr>
<tr>
<td>8</td>
<td>8.912</td>
<td>9.839</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>i_Clk</td>
<td>SPI_Master_Inst/r_SPI_Clk_Edges_1_s1</td>
</tr>
<tr>
<td>9</td>
<td>8.912</td>
<td>9.839</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>i_Clk</td>
<td>SPI_Master_Inst/r_SPI_Clk_Edges_2_s1</td>
</tr>
<tr>
<td>10</td>
<td>8.912</td>
<td>9.839</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>i_Clk</td>
<td>r_CS_n_s1</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.424</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.188</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.612</td>
</tr>
<tr>
<td class="label">From</td>
<td>SPI_Master_Inst/o_TX_Ready_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SPI_Master_Inst/o_RX_DV_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i_Clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>i_Clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i_Clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>i_Clk_ibuf/I</td>
</tr>
<tr>
<td>0.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>39</td>
<td>IOB22[A]</td>
<td>i_Clk_ibuf/O</td>
</tr>
<tr>
<td>0.908</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C14[0][A]</td>
<td>SPI_Master_Inst/o_TX_Ready_s0/CLK</td>
</tr>
<tr>
<td>1.248</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RR</td>
<td>13</td>
<td>R9C14[0][A]</td>
<td style=" font-weight:bold;">SPI_Master_Inst/o_TX_Ready_s0/Q</td>
</tr>
<tr>
<td>1.566</td>
<td>0.318</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[2][B]</td>
<td>SPI_Master_Inst/n294_s2/I0</td>
</tr>
<tr>
<td>2.381</td>
<td>0.814</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R9C13[2][B]</td>
<td style=" background: #97FFFF;">SPI_Master_Inst/n294_s2/F</td>
</tr>
<tr>
<td>2.397</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C13[1][B]</td>
<td>SPI_Master_Inst/n294_s1/I2</td>
</tr>
<tr>
<td>3.162</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C13[1][B]</td>
<td style=" background: #97FFFF;">SPI_Master_Inst/n294_s1/F</td>
</tr>
<tr>
<td>5.188</td>
<td>2.026</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C18[0][A]</td>
<td style=" font-weight:bold;">SPI_Master_Inst/o_RX_DV_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i_Clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>i_Clk_ibuf/I</td>
</tr>
<tr>
<td>20.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>39</td>
<td>IOB22[A]</td>
<td>i_Clk_ibuf/O</td>
</tr>
<tr>
<td>20.908</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C18[0][A]</td>
<td>SPI_Master_Inst/o_RX_DV_s0/CLK</td>
</tr>
<tr>
<td>20.612</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C18[0][A]</td>
<td>SPI_Master_Inst/o_RX_DV_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.728, 80.100%; route: 0.181, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.579, 36.901%; route: 2.360, 55.162%; tC2Q: 0.340, 7.937%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.728, 80.100%; route: 0.181, 19.900%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.834</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.778</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.612</td>
</tr>
<tr>
<td class="label">From</td>
<td>SPI_Master_Inst/r_TX_DV_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SPI_Master_Inst/o_SPI_MOSI_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i_Clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>i_Clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i_Clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>i_Clk_ibuf/I</td>
</tr>
<tr>
<td>0.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>39</td>
<td>IOB22[A]</td>
<td>i_Clk_ibuf/O</td>
</tr>
<tr>
<td>0.908</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB22[B]</td>
<td>SPI_Master_Inst/r_TX_DV_s0/CLK</td>
</tr>
<tr>
<td>1.248</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>IOB22[B]</td>
<td style=" font-weight:bold;">SPI_Master_Inst/r_TX_DV_s0/Q</td>
</tr>
<tr>
<td>2.688</td>
<td>1.440</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C14[3][B]</td>
<td>SPI_Master_Inst/n129_s2/I0</td>
</tr>
<tr>
<td>3.453</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C14[3][B]</td>
<td style=" background: #97FFFF;">SPI_Master_Inst/n129_s2/F</td>
</tr>
<tr>
<td>4.778</td>
<td>1.325</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB6[A]</td>
<td style=" font-weight:bold;">SPI_Master_Inst/o_SPI_MOSI_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i_Clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>i_Clk_ibuf/I</td>
</tr>
<tr>
<td>20.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>39</td>
<td>IOB22[A]</td>
<td>i_Clk_ibuf/O</td>
</tr>
<tr>
<td>20.908</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB6[A]</td>
<td>SPI_Master_Inst/o_SPI_MOSI_s0/CLK</td>
</tr>
<tr>
<td>20.612</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB6[A]</td>
<td>SPI_Master_Inst/o_SPI_MOSI_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.728, 80.100%; route: 0.181, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.765, 19.763%; route: 2.765, 71.460%; tC2Q: 0.340, 8.777%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.728, 80.100%; route: 0.181, 19.900%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.919</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.957</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.876</td>
</tr>
<tr>
<td class="label">From</td>
<td>r_TX_Count_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>r_TX_Count_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i_Clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>i_Clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i_Clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>i_Clk_ibuf/I</td>
</tr>
<tr>
<td>0.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>39</td>
<td>IOB22[A]</td>
<td>i_Clk_ibuf/O</td>
</tr>
<tr>
<td>0.908</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C17[2][A]</td>
<td>r_TX_Count_1_s0/CLK</td>
</tr>
<tr>
<td>1.248</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R11C17[2][A]</td>
<td style=" font-weight:bold;">r_TX_Count_1_s0/Q</td>
</tr>
<tr>
<td>2.567</td>
<td>1.319</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C17[1][B]</td>
<td>o_TX_Ready_d_s0/I1</td>
</tr>
<tr>
<td>3.031</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R11C17[1][B]</td>
<td style=" background: #97FFFF;">o_TX_Ready_d_s0/F</td>
</tr>
<tr>
<td>3.043</td>
<td>0.012</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C17[3][A]</td>
<td>r_TX_Count_1_s5/I0</td>
</tr>
<tr>
<td>3.829</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C17[3][A]</td>
<td style=" background: #97FFFF;">r_TX_Count_1_s5/F</td>
</tr>
<tr>
<td>4.957</td>
<td>1.128</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C17[2][A]</td>
<td style=" font-weight:bold;">r_TX_Count_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i_Clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>i_Clk_ibuf/I</td>
</tr>
<tr>
<td>20.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>39</td>
<td>IOB22[A]</td>
<td>i_Clk_ibuf/O</td>
</tr>
<tr>
<td>20.908</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C17[2][A]</td>
<td>r_TX_Count_1_s0/CLK</td>
</tr>
<tr>
<td>20.876</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C17[2][A]</td>
<td>r_TX_Count_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.728, 80.100%; route: 0.181, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.250, 30.877%; route: 2.459, 60.735%; tC2Q: 0.340, 8.389%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.728, 80.100%; route: 0.181, 19.900%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.001</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.875</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.876</td>
</tr>
<tr>
<td class="label">From</td>
<td>SPI_Master_Inst/r_Leading_Edge_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SPI_Master_Inst/o_RX_Byte_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i_Clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>i_Clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i_Clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>i_Clk_ibuf/I</td>
</tr>
<tr>
<td>0.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>39</td>
<td>IOB22[A]</td>
<td>i_Clk_ibuf/O</td>
</tr>
<tr>
<td>0.908</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C13[0][B]</td>
<td>SPI_Master_Inst/r_Leading_Edge_s0/CLK</td>
</tr>
<tr>
<td>1.248</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R11C13[0][B]</td>
<td style=" font-weight:bold;">SPI_Master_Inst/r_Leading_Edge_s0/Q</td>
</tr>
<tr>
<td>1.979</td>
<td>0.731</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C15[3][A]</td>
<td>SPI_Master_Inst/n280_s2/I1</td>
</tr>
<tr>
<td>2.794</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R9C15[3][A]</td>
<td style=" background: #97FFFF;">SPI_Master_Inst/n280_s2/F</td>
</tr>
<tr>
<td>2.810</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C15[2][A]</td>
<td>SPI_Master_Inst/n282_s1/I2</td>
</tr>
<tr>
<td>3.404</td>
<td>0.594</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C15[2][A]</td>
<td style=" background: #97FFFF;">SPI_Master_Inst/n282_s1/F</td>
</tr>
<tr>
<td>4.875</td>
<td>1.471</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB6[B]</td>
<td style=" font-weight:bold;">SPI_Master_Inst/o_RX_Byte_6_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i_Clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>i_Clk_ibuf/I</td>
</tr>
<tr>
<td>20.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>39</td>
<td>IOB22[A]</td>
<td>i_Clk_ibuf/O</td>
</tr>
<tr>
<td>20.908</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB6[B]</td>
<td>SPI_Master_Inst/o_RX_Byte_6_s0/CLK</td>
</tr>
<tr>
<td>20.876</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB6[B]</td>
<td>SPI_Master_Inst/o_RX_Byte_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.728, 80.100%; route: 0.181, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.409, 35.513%; route: 2.218, 55.925%; tC2Q: 0.340, 8.562%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.728, 80.100%; route: 0.181, 19.900%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.204</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.673</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.876</td>
</tr>
<tr>
<td class="label">From</td>
<td>SPI_Master_Inst/r_TX_DV_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SPI_Master_Inst/o_SPI_MOSI_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i_Clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>i_Clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i_Clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>i_Clk_ibuf/I</td>
</tr>
<tr>
<td>0.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>39</td>
<td>IOB22[A]</td>
<td>i_Clk_ibuf/O</td>
</tr>
<tr>
<td>0.908</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB22[B]</td>
<td>SPI_Master_Inst/r_TX_DV_s0/CLK</td>
</tr>
<tr>
<td>1.248</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>IOB22[B]</td>
<td style=" font-weight:bold;">SPI_Master_Inst/r_TX_DV_s0/Q</td>
</tr>
<tr>
<td>2.688</td>
<td>1.440</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C13[3][B]</td>
<td>SPI_Master_Inst/o_SPI_MOSI_s4/I1</td>
</tr>
<tr>
<td>3.474</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C13[3][B]</td>
<td style=" background: #97FFFF;">SPI_Master_Inst/o_SPI_MOSI_s4/F</td>
</tr>
<tr>
<td>4.673</td>
<td>1.198</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB6[A]</td>
<td style=" font-weight:bold;">SPI_Master_Inst/o_SPI_MOSI_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i_Clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>i_Clk_ibuf/I</td>
</tr>
<tr>
<td>20.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>39</td>
<td>IOB22[A]</td>
<td>i_Clk_ibuf/O</td>
</tr>
<tr>
<td>20.908</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB6[A]</td>
<td>SPI_Master_Inst/o_SPI_MOSI_s0/CLK</td>
</tr>
<tr>
<td>20.876</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB6[A]</td>
<td>SPI_Master_Inst/o_SPI_MOSI_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.728, 80.100%; route: 0.181, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.786, 20.886%; route: 2.638, 70.091%; tC2Q: 0.340, 9.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.728, 80.100%; route: 0.181, 19.900%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.212</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.400</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.612</td>
</tr>
<tr>
<td class="label">From</td>
<td>r_TX_Count_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>r_TX_Count_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i_Clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>i_Clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i_Clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>i_Clk_ibuf/I</td>
</tr>
<tr>
<td>0.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>39</td>
<td>IOB22[A]</td>
<td>i_Clk_ibuf/O</td>
</tr>
<tr>
<td>0.908</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C17[2][A]</td>
<td>r_TX_Count_1_s0/CLK</td>
</tr>
<tr>
<td>1.248</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R11C17[2][A]</td>
<td style=" font-weight:bold;">r_TX_Count_1_s0/Q</td>
</tr>
<tr>
<td>2.567</td>
<td>1.319</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C17[1][B]</td>
<td>o_TX_Ready_d_s0/I1</td>
</tr>
<tr>
<td>3.031</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R11C17[1][B]</td>
<td style=" background: #97FFFF;">o_TX_Ready_d_s0/F</td>
</tr>
<tr>
<td>3.635</td>
<td>0.604</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[0][B]</td>
<td>n61_s6/I2</td>
</tr>
<tr>
<td>4.400</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C17[0][B]</td>
<td style=" background: #97FFFF;">n61_s6/F</td>
</tr>
<tr>
<td>4.400</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[0][B]</td>
<td style=" font-weight:bold;">r_TX_Count_0_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i_Clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>i_Clk_ibuf/I</td>
</tr>
<tr>
<td>20.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>39</td>
<td>IOB22[A]</td>
<td>i_Clk_ibuf/O</td>
</tr>
<tr>
<td>20.908</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[0][B]</td>
<td>r_TX_Count_0_s3/CLK</td>
</tr>
<tr>
<td>20.612</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C17[0][B]</td>
<td>r_TX_Count_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.728, 80.100%; route: 0.181, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.229, 35.187%; route: 1.923, 55.086%; tC2Q: 0.340, 9.727%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.728, 80.100%; route: 0.181, 19.900%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.274</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.603</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.876</td>
</tr>
<tr>
<td class="label">From</td>
<td>SPI_Master_Inst/r_Leading_Edge_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SPI_Master_Inst/o_RX_Byte_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i_Clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>i_Clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i_Clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>i_Clk_ibuf/I</td>
</tr>
<tr>
<td>0.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>39</td>
<td>IOB22[A]</td>
<td>i_Clk_ibuf/O</td>
</tr>
<tr>
<td>0.908</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C13[0][B]</td>
<td>SPI_Master_Inst/r_Leading_Edge_s0/CLK</td>
</tr>
<tr>
<td>1.248</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R11C13[0][B]</td>
<td style=" font-weight:bold;">SPI_Master_Inst/r_Leading_Edge_s0/Q</td>
</tr>
<tr>
<td>1.979</td>
<td>0.731</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C15[3][A]</td>
<td>SPI_Master_Inst/n280_s2/I1</td>
</tr>
<tr>
<td>2.794</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R9C15[3][A]</td>
<td style=" background: #97FFFF;">SPI_Master_Inst/n280_s2/F</td>
</tr>
<tr>
<td>2.810</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C15[1][B]</td>
<td>SPI_Master_Inst/n280_s1/I2</td>
</tr>
<tr>
<td>3.404</td>
<td>0.594</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C15[1][B]</td>
<td style=" background: #97FFFF;">SPI_Master_Inst/n280_s1/F</td>
</tr>
<tr>
<td>4.603</td>
<td>1.198</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT4[B]</td>
<td style=" font-weight:bold;">SPI_Master_Inst/o_RX_Byte_7_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i_Clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>i_Clk_ibuf/I</td>
</tr>
<tr>
<td>20.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>39</td>
<td>IOB22[A]</td>
<td>i_Clk_ibuf/O</td>
</tr>
<tr>
<td>20.908</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT4[B]</td>
<td>SPI_Master_Inst/o_RX_Byte_7_s0/CLK</td>
</tr>
<tr>
<td>20.876</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT4[B]</td>
<td>SPI_Master_Inst/o_RX_Byte_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.728, 80.100%; route: 0.181, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.409, 38.131%; route: 1.946, 52.676%; tC2Q: 0.340, 9.193%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.728, 80.100%; route: 0.181, 19.900%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.333</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.279</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.612</td>
</tr>
<tr>
<td class="label">From</td>
<td>SPI_Master_Inst/r_TX_DV_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SPI_Master_Inst/r_TX_Bit_Count_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i_Clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>i_Clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i_Clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>i_Clk_ibuf/I</td>
</tr>
<tr>
<td>0.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>39</td>
<td>IOB22[A]</td>
<td>i_Clk_ibuf/O</td>
</tr>
<tr>
<td>0.908</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB22[B]</td>
<td>SPI_Master_Inst/r_TX_DV_s0/CLK</td>
</tr>
<tr>
<td>1.248</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>IOB22[B]</td>
<td style=" font-weight:bold;">SPI_Master_Inst/r_TX_DV_s0/Q</td>
</tr>
<tr>
<td>2.696</td>
<td>1.448</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C15[2][B]</td>
<td>SPI_Master_Inst/r_TX_Bit_Count_2_s4/I1</td>
</tr>
<tr>
<td>3.511</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C15[2][B]</td>
<td style=" background: #97FFFF;">SPI_Master_Inst/r_TX_Bit_Count_2_s4/F</td>
</tr>
<tr>
<td>3.515</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C15[0][B]</td>
<td>SPI_Master_Inst/n126_s1/I3</td>
</tr>
<tr>
<td>4.279</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C15[0][B]</td>
<td style=" background: #97FFFF;">SPI_Master_Inst/n126_s1/F</td>
</tr>
<tr>
<td>4.279</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C15[0][B]</td>
<td style=" font-weight:bold;">SPI_Master_Inst/r_TX_Bit_Count_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i_Clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>i_Clk_ibuf/I</td>
</tr>
<tr>
<td>20.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>39</td>
<td>IOB22[A]</td>
<td>i_Clk_ibuf/O</td>
</tr>
<tr>
<td>20.908</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C15[0][B]</td>
<td>SPI_Master_Inst/r_TX_Bit_Count_2_s1/CLK</td>
</tr>
<tr>
<td>20.612</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C15[0][B]</td>
<td>SPI_Master_Inst/r_TX_Bit_Count_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.728, 80.100%; route: 0.181, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.579, 46.842%; route: 1.452, 43.084%; tC2Q: 0.340, 10.075%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.728, 80.100%; route: 0.181, 19.900%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.470</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.406</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.876</td>
</tr>
<tr>
<td class="label">From</td>
<td>r_CS_n_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>r_CS_n_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i_Clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>i_Clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i_Clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>i_Clk_ibuf/I</td>
</tr>
<tr>
<td>0.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>39</td>
<td>IOB22[A]</td>
<td>i_Clk_ibuf/O</td>
</tr>
<tr>
<td>0.908</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C17[1][A]</td>
<td>r_CS_n_s1/CLK</td>
</tr>
<tr>
<td>1.248</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R11C17[1][A]</td>
<td style=" font-weight:bold;">r_CS_n_s1/Q</td>
</tr>
<tr>
<td>1.852</td>
<td>0.604</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C17[2][B]</td>
<td>n55_s8/I1</td>
</tr>
<tr>
<td>2.666</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R11C17[2][B]</td>
<td style=" background: #97FFFF;">n55_s8/F</td>
</tr>
<tr>
<td>3.037</td>
<td>0.371</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[2][A]</td>
<td>n55_s6/I3</td>
</tr>
<tr>
<td>3.823</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C17[2][A]</td>
<td style=" background: #97FFFF;">n55_s6/F</td>
</tr>
<tr>
<td>4.406</td>
<td>0.583</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C17[1][A]</td>
<td style=" font-weight:bold;">r_CS_n_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i_Clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>i_Clk_ibuf/I</td>
</tr>
<tr>
<td>20.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>39</td>
<td>IOB22[A]</td>
<td>i_Clk_ibuf/O</td>
</tr>
<tr>
<td>20.908</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C17[1][A]</td>
<td>r_CS_n_s1/CLK</td>
</tr>
<tr>
<td>20.876</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C17[1][A]</td>
<td>r_CS_n_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.728, 80.100%; route: 0.181, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.601, 45.761%; route: 1.557, 44.529%; tC2Q: 0.340, 9.710%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.728, 80.100%; route: 0.181, 19.900%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.580</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.296</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.876</td>
</tr>
<tr>
<td class="label">From</td>
<td>SPI_Master_Inst/o_TX_Ready_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SPI_Master_Inst/o_RX_Byte_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i_Clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>i_Clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i_Clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>i_Clk_ibuf/I</td>
</tr>
<tr>
<td>0.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>39</td>
<td>IOB22[A]</td>
<td>i_Clk_ibuf/O</td>
</tr>
<tr>
<td>0.908</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C14[0][A]</td>
<td>SPI_Master_Inst/o_TX_Ready_s0/CLK</td>
</tr>
<tr>
<td>1.248</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RR</td>
<td>13</td>
<td>R9C14[0][A]</td>
<td style=" font-weight:bold;">SPI_Master_Inst/o_TX_Ready_s0/Q</td>
</tr>
<tr>
<td>1.566</td>
<td>0.318</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[2][B]</td>
<td>SPI_Master_Inst/n294_s2/I0</td>
</tr>
<tr>
<td>2.381</td>
<td>0.814</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R9C13[2][B]</td>
<td style=" background: #97FFFF;">SPI_Master_Inst/n294_s2/F</td>
</tr>
<tr>
<td>2.397</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C13[1][B]</td>
<td>SPI_Master_Inst/n294_s1/I2</td>
</tr>
<tr>
<td>3.157</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R9C13[1][B]</td>
<td style=" background: #97FFFF;">SPI_Master_Inst/n294_s1/F</td>
</tr>
<tr>
<td>4.296</td>
<td>1.139</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT20[A]</td>
<td style=" font-weight:bold;">SPI_Master_Inst/o_RX_Byte_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i_Clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>i_Clk_ibuf/I</td>
</tr>
<tr>
<td>20.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>39</td>
<td>IOB22[A]</td>
<td>i_Clk_ibuf/O</td>
</tr>
<tr>
<td>20.908</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT20[A]</td>
<td>SPI_Master_Inst/o_RX_Byte_0_s0/CLK</td>
</tr>
<tr>
<td>20.876</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT20[A]</td>
<td>SPI_Master_Inst/o_RX_Byte_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.728, 80.100%; route: 0.181, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.575, 46.484%; route: 1.473, 43.490%; tC2Q: 0.340, 10.026%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.728, 80.100%; route: 0.181, 19.900%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.643</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.234</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.876</td>
</tr>
<tr>
<td class="label">From</td>
<td>SPI_Master_Inst/r_Leading_Edge_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SPI_Master_Inst/o_RX_Byte_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i_Clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>i_Clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i_Clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>i_Clk_ibuf/I</td>
</tr>
<tr>
<td>0.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>39</td>
<td>IOB22[A]</td>
<td>i_Clk_ibuf/O</td>
</tr>
<tr>
<td>0.908</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C13[0][B]</td>
<td>SPI_Master_Inst/r_Leading_Edge_s0/CLK</td>
</tr>
<tr>
<td>1.248</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R11C13[0][B]</td>
<td style=" font-weight:bold;">SPI_Master_Inst/r_Leading_Edge_s0/Q</td>
</tr>
<tr>
<td>1.979</td>
<td>0.731</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C15[3][A]</td>
<td>SPI_Master_Inst/n280_s2/I1</td>
</tr>
<tr>
<td>2.794</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R9C15[3][A]</td>
<td style=" background: #97FFFF;">SPI_Master_Inst/n280_s2/F</td>
</tr>
<tr>
<td>2.810</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C15[2][B]</td>
<td>SPI_Master_Inst/n284_s1/I2</td>
</tr>
<tr>
<td>3.404</td>
<td>0.594</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C15[2][B]</td>
<td style=" background: #97FFFF;">SPI_Master_Inst/n284_s1/F</td>
</tr>
<tr>
<td>4.234</td>
<td>0.829</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT17[B]</td>
<td style=" font-weight:bold;">SPI_Master_Inst/o_RX_Byte_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i_Clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>i_Clk_ibuf/I</td>
</tr>
<tr>
<td>20.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>39</td>
<td>IOB22[A]</td>
<td>i_Clk_ibuf/O</td>
</tr>
<tr>
<td>20.908</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT17[B]</td>
<td>SPI_Master_Inst/o_RX_Byte_5_s0/CLK</td>
</tr>
<tr>
<td>20.876</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT17[B]</td>
<td>SPI_Master_Inst/o_RX_Byte_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.728, 80.100%; route: 0.181, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.409, 42.363%; route: 1.577, 47.424%; tC2Q: 0.340, 10.214%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.728, 80.100%; route: 0.181, 19.900%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.654</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.222</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.876</td>
</tr>
<tr>
<td class="label">From</td>
<td>SPI_Master_Inst/r_SPI_Clk_Edges_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>SPI_Master_Inst/r_SPI_Clk_Edges_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i_Clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>i_Clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i_Clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>i_Clk_ibuf/I</td>
</tr>
<tr>
<td>0.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>39</td>
<td>IOB22[A]</td>
<td>i_Clk_ibuf/O</td>
</tr>
<tr>
<td>0.908</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C14[2][A]</td>
<td>SPI_Master_Inst/r_SPI_Clk_Edges_3_s1/CLK</td>
</tr>
<tr>
<td>1.248</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R11C14[2][A]</td>
<td style=" font-weight:bold;">SPI_Master_Inst/r_SPI_Clk_Edges_3_s1/Q</td>
</tr>
<tr>
<td>1.499</td>
<td>0.251</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C14[2][B]</td>
<td>SPI_Master_Inst/n308_s1/I3</td>
</tr>
<tr>
<td>2.314</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R11C14[2][B]</td>
<td style=" background: #97FFFF;">SPI_Master_Inst/n308_s1/F</td>
</tr>
<tr>
<td>2.330</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C14[1][A]</td>
<td>SPI_Master_Inst/r_SPI_Clk_Edges_4_s5/I1</td>
</tr>
<tr>
<td>3.090</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R11C14[1][A]</td>
<td style=" background: #97FFFF;">SPI_Master_Inst/r_SPI_Clk_Edges_4_s5/F</td>
</tr>
<tr>
<td>4.222</td>
<td>1.132</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C14[0][B]</td>
<td style=" font-weight:bold;">SPI_Master_Inst/r_SPI_Clk_Edges_1_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i_Clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>i_Clk_ibuf/I</td>
</tr>
<tr>
<td>20.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>39</td>
<td>IOB22[A]</td>
<td>i_Clk_ibuf/O</td>
</tr>
<tr>
<td>20.908</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C14[0][B]</td>
<td>SPI_Master_Inst/r_SPI_Clk_Edges_1_s1/CLK</td>
</tr>
<tr>
<td>20.876</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C14[0][B]</td>
<td>SPI_Master_Inst/r_SPI_Clk_Edges_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.728, 80.100%; route: 0.181, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.575, 47.513%; route: 1.400, 42.239%; tC2Q: 0.340, 10.248%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.728, 80.100%; route: 0.181, 19.900%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.654</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.222</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.876</td>
</tr>
<tr>
<td class="label">From</td>
<td>SPI_Master_Inst/r_SPI_Clk_Edges_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>SPI_Master_Inst/r_SPI_Clk_Edges_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i_Clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>i_Clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i_Clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>i_Clk_ibuf/I</td>
</tr>
<tr>
<td>0.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>39</td>
<td>IOB22[A]</td>
<td>i_Clk_ibuf/O</td>
</tr>
<tr>
<td>0.908</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C14[2][A]</td>
<td>SPI_Master_Inst/r_SPI_Clk_Edges_3_s1/CLK</td>
</tr>
<tr>
<td>1.248</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R11C14[2][A]</td>
<td style=" font-weight:bold;">SPI_Master_Inst/r_SPI_Clk_Edges_3_s1/Q</td>
</tr>
<tr>
<td>1.499</td>
<td>0.251</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C14[2][B]</td>
<td>SPI_Master_Inst/n308_s1/I3</td>
</tr>
<tr>
<td>2.314</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R11C14[2][B]</td>
<td style=" background: #97FFFF;">SPI_Master_Inst/n308_s1/F</td>
</tr>
<tr>
<td>2.330</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C14[1][A]</td>
<td>SPI_Master_Inst/r_SPI_Clk_Edges_4_s5/I1</td>
</tr>
<tr>
<td>3.090</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R11C14[1][A]</td>
<td style=" background: #97FFFF;">SPI_Master_Inst/r_SPI_Clk_Edges_4_s5/F</td>
</tr>
<tr>
<td>4.222</td>
<td>1.132</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C14[0][A]</td>
<td style=" font-weight:bold;">SPI_Master_Inst/r_SPI_Clk_Edges_2_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i_Clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>i_Clk_ibuf/I</td>
</tr>
<tr>
<td>20.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>39</td>
<td>IOB22[A]</td>
<td>i_Clk_ibuf/O</td>
</tr>
<tr>
<td>20.908</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C14[0][A]</td>
<td>SPI_Master_Inst/r_SPI_Clk_Edges_2_s1/CLK</td>
</tr>
<tr>
<td>20.876</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C14[0][A]</td>
<td>SPI_Master_Inst/r_SPI_Clk_Edges_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.728, 80.100%; route: 0.181, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.575, 47.513%; route: 1.400, 42.239%; tC2Q: 0.340, 10.248%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.728, 80.100%; route: 0.181, 19.900%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.654</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.222</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.876</td>
</tr>
<tr>
<td class="label">From</td>
<td>SPI_Master_Inst/r_SPI_Clk_Edges_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>SPI_Master_Inst/r_SPI_Clk_Edges_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i_Clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>i_Clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i_Clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>i_Clk_ibuf/I</td>
</tr>
<tr>
<td>0.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>39</td>
<td>IOB22[A]</td>
<td>i_Clk_ibuf/O</td>
</tr>
<tr>
<td>0.908</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C14[2][A]</td>
<td>SPI_Master_Inst/r_SPI_Clk_Edges_3_s1/CLK</td>
</tr>
<tr>
<td>1.248</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R11C14[2][A]</td>
<td style=" font-weight:bold;">SPI_Master_Inst/r_SPI_Clk_Edges_3_s1/Q</td>
</tr>
<tr>
<td>1.499</td>
<td>0.251</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C14[2][B]</td>
<td>SPI_Master_Inst/n308_s1/I3</td>
</tr>
<tr>
<td>2.314</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R11C14[2][B]</td>
<td style=" background: #97FFFF;">SPI_Master_Inst/n308_s1/F</td>
</tr>
<tr>
<td>2.330</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C14[1][A]</td>
<td>SPI_Master_Inst/r_SPI_Clk_Edges_4_s5/I1</td>
</tr>
<tr>
<td>3.090</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R11C14[1][A]</td>
<td style=" background: #97FFFF;">SPI_Master_Inst/r_SPI_Clk_Edges_4_s5/F</td>
</tr>
<tr>
<td>4.222</td>
<td>1.132</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C14[2][A]</td>
<td style=" font-weight:bold;">SPI_Master_Inst/r_SPI_Clk_Edges_3_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i_Clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>i_Clk_ibuf/I</td>
</tr>
<tr>
<td>20.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>39</td>
<td>IOB22[A]</td>
<td>i_Clk_ibuf/O</td>
</tr>
<tr>
<td>20.908</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C14[2][A]</td>
<td>SPI_Master_Inst/r_SPI_Clk_Edges_3_s1/CLK</td>
</tr>
<tr>
<td>20.876</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C14[2][A]</td>
<td>SPI_Master_Inst/r_SPI_Clk_Edges_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.728, 80.100%; route: 0.181, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.575, 47.513%; route: 1.400, 42.239%; tC2Q: 0.340, 10.248%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.728, 80.100%; route: 0.181, 19.900%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.665</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.211</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.876</td>
</tr>
<tr>
<td class="label">From</td>
<td>r_SM_CS_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>r_CS_Inactive_Count_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i_Clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>i_Clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i_Clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>i_Clk_ibuf/I</td>
</tr>
<tr>
<td>0.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>39</td>
<td>IOB22[A]</td>
<td>i_Clk_ibuf/O</td>
</tr>
<tr>
<td>0.908</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[1][A]</td>
<td>r_SM_CS_1_s1/CLK</td>
</tr>
<tr>
<td>1.248</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R9C17[1][A]</td>
<td style=" font-weight:bold;">r_SM_CS_1_s1/Q</td>
</tr>
<tr>
<td>1.865</td>
<td>0.617</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C17[0][B]</td>
<td>r_CS_Inactive_Count_0_s4/I3</td>
</tr>
<tr>
<td>2.474</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C17[0][B]</td>
<td style=" background: #97FFFF;">r_CS_Inactive_Count_0_s4/F</td>
</tr>
<tr>
<td>2.841</td>
<td>0.366</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[1][B]</td>
<td>r_CS_Inactive_Count_0_s5/I3</td>
</tr>
<tr>
<td>3.627</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R9C17[1][B]</td>
<td style=" background: #97FFFF;">r_CS_Inactive_Count_0_s5/F</td>
</tr>
<tr>
<td>4.211</td>
<td>0.584</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C16[0][A]</td>
<td style=" font-weight:bold;">r_CS_Inactive_Count_1_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i_Clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>i_Clk_ibuf/I</td>
</tr>
<tr>
<td>20.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>39</td>
<td>IOB22[A]</td>
<td>i_Clk_ibuf/O</td>
</tr>
<tr>
<td>20.908</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C16[0][A]</td>
<td>r_CS_Inactive_Count_1_s1/CLK</td>
</tr>
<tr>
<td>20.876</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C16[0][A]</td>
<td>r_CS_Inactive_Count_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.728, 80.100%; route: 0.181, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.395, 42.245%; route: 1.568, 47.473%; tC2Q: 0.340, 10.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.728, 80.100%; route: 0.181, 19.900%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.726</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.150</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.876</td>
</tr>
<tr>
<td class="label">From</td>
<td>r_SM_CS_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>r_CS_Inactive_Count_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i_Clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>i_Clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i_Clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>i_Clk_ibuf/I</td>
</tr>
<tr>
<td>0.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>39</td>
<td>IOB22[A]</td>
<td>i_Clk_ibuf/O</td>
</tr>
<tr>
<td>0.908</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[1][A]</td>
<td>r_SM_CS_1_s1/CLK</td>
</tr>
<tr>
<td>1.248</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R9C17[1][A]</td>
<td style=" font-weight:bold;">r_SM_CS_1_s1/Q</td>
</tr>
<tr>
<td>1.865</td>
<td>0.617</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C17[0][B]</td>
<td>r_CS_Inactive_Count_0_s4/I3</td>
</tr>
<tr>
<td>2.474</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C17[0][B]</td>
<td style=" background: #97FFFF;">r_CS_Inactive_Count_0_s4/F</td>
</tr>
<tr>
<td>2.841</td>
<td>0.366</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[1][B]</td>
<td>r_CS_Inactive_Count_0_s5/I3</td>
</tr>
<tr>
<td>3.627</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R9C17[1][B]</td>
<td style=" background: #97FFFF;">r_CS_Inactive_Count_0_s5/F</td>
</tr>
<tr>
<td>4.150</td>
<td>0.523</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C17[0][A]</td>
<td style=" font-weight:bold;">r_CS_Inactive_Count_0_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i_Clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>i_Clk_ibuf/I</td>
</tr>
<tr>
<td>20.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>39</td>
<td>IOB22[A]</td>
<td>i_Clk_ibuf/O</td>
</tr>
<tr>
<td>20.908</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C17[0][A]</td>
<td>r_CS_Inactive_Count_0_s1/CLK</td>
</tr>
<tr>
<td>20.876</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C17[0][A]</td>
<td>r_CS_Inactive_Count_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.728, 80.100%; route: 0.181, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.395, 43.042%; route: 1.507, 46.481%; tC2Q: 0.340, 10.477%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.728, 80.100%; route: 0.181, 19.900%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.828</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.048</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.876</td>
</tr>
<tr>
<td class="label">From</td>
<td>SPI_Master_Inst/o_TX_Ready_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SPI_Master_Inst/o_RX_Byte_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i_Clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>i_Clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i_Clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>i_Clk_ibuf/I</td>
</tr>
<tr>
<td>0.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>39</td>
<td>IOB22[A]</td>
<td>i_Clk_ibuf/O</td>
</tr>
<tr>
<td>0.908</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C14[0][A]</td>
<td>SPI_Master_Inst/o_TX_Ready_s0/CLK</td>
</tr>
<tr>
<td>1.248</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RR</td>
<td>13</td>
<td>R9C14[0][A]</td>
<td style=" font-weight:bold;">SPI_Master_Inst/o_TX_Ready_s0/Q</td>
</tr>
<tr>
<td>1.566</td>
<td>0.318</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[2][B]</td>
<td>SPI_Master_Inst/n294_s2/I0</td>
</tr>
<tr>
<td>2.381</td>
<td>0.814</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R9C13[2][B]</td>
<td style=" background: #97FFFF;">SPI_Master_Inst/n294_s2/F</td>
</tr>
<tr>
<td>2.397</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C13[1][A]</td>
<td>SPI_Master_Inst/n290_s1/I2</td>
</tr>
<tr>
<td>3.157</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C13[1][A]</td>
<td style=" background: #97FFFF;">SPI_Master_Inst/n290_s1/F</td>
</tr>
<tr>
<td>4.048</td>
<td>0.891</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB13[B]</td>
<td style=" font-weight:bold;">SPI_Master_Inst/o_RX_Byte_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i_Clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>i_Clk_ibuf/I</td>
</tr>
<tr>
<td>20.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>39</td>
<td>IOB22[A]</td>
<td>i_Clk_ibuf/O</td>
</tr>
<tr>
<td>20.908</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB13[B]</td>
<td>SPI_Master_Inst/o_RX_Byte_2_s0/CLK</td>
</tr>
<tr>
<td>20.876</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB13[B]</td>
<td>SPI_Master_Inst/o_RX_Byte_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.728, 80.100%; route: 0.181, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.575, 50.157%; route: 1.225, 39.025%; tC2Q: 0.340, 10.818%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.728, 80.100%; route: 0.181, 19.900%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.846</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.766</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.612</td>
</tr>
<tr>
<td class="label">From</td>
<td>r_CS_n_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>r_SM_CS_0_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i_Clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>i_Clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i_Clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>i_Clk_ibuf/I</td>
</tr>
<tr>
<td>0.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>39</td>
<td>IOB22[A]</td>
<td>i_Clk_ibuf/O</td>
</tr>
<tr>
<td>0.908</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C17[1][A]</td>
<td>r_CS_n_s1/CLK</td>
</tr>
<tr>
<td>1.248</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R11C17[1][A]</td>
<td style=" font-weight:bold;">r_CS_n_s1/Q</td>
</tr>
<tr>
<td>1.852</td>
<td>0.604</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C16[0][A]</td>
<td>n57_s12/I1</td>
</tr>
<tr>
<td>2.638</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R9C16[0][A]</td>
<td style=" background: #97FFFF;">n57_s12/F</td>
</tr>
<tr>
<td>2.952</td>
<td>0.313</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[0][A]</td>
<td>n57_s15/I3</td>
</tr>
<tr>
<td>3.766</td>
<td>0.814</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C17[0][A]</td>
<td style=" background: #97FFFF;">n57_s15/F</td>
</tr>
<tr>
<td>3.766</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[0][A]</td>
<td style=" font-weight:bold;">r_SM_CS_0_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i_Clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>i_Clk_ibuf/I</td>
</tr>
<tr>
<td>20.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>39</td>
<td>IOB22[A]</td>
<td>i_Clk_ibuf/O</td>
</tr>
<tr>
<td>20.908</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[0][A]</td>
<td>r_SM_CS_0_s2/CLK</td>
</tr>
<tr>
<td>20.612</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C17[0][A]</td>
<td>r_SM_CS_0_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.728, 80.100%; route: 0.181, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.601, 56.010%; route: 0.917, 32.105%; tC2Q: 0.340, 11.885%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.728, 80.100%; route: 0.181, 19.900%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.856</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.756</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.612</td>
</tr>
<tr>
<td class="label">From</td>
<td>SPI_Master_Inst/r_SPI_Clk_Edges_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>SPI_Master_Inst/r_Trailing_Edge_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i_Clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>i_Clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i_Clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>i_Clk_ibuf/I</td>
</tr>
<tr>
<td>0.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>39</td>
<td>IOB22[A]</td>
<td>i_Clk_ibuf/O</td>
</tr>
<tr>
<td>0.908</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C14[2][A]</td>
<td>SPI_Master_Inst/r_SPI_Clk_Edges_3_s1/CLK</td>
</tr>
<tr>
<td>1.248</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R11C14[2][A]</td>
<td style=" font-weight:bold;">SPI_Master_Inst/r_SPI_Clk_Edges_3_s1/Q</td>
</tr>
<tr>
<td>1.499</td>
<td>0.251</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C14[2][B]</td>
<td>SPI_Master_Inst/n308_s1/I3</td>
</tr>
<tr>
<td>2.314</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R11C14[2][B]</td>
<td style=" background: #97FFFF;">SPI_Master_Inst/n308_s1/F</td>
</tr>
<tr>
<td>2.942</td>
<td>0.628</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C13[0][A]</td>
<td>SPI_Master_Inst/n76_s2/I0</td>
</tr>
<tr>
<td>3.756</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C13[0][A]</td>
<td style=" background: #97FFFF;">SPI_Master_Inst/n76_s2/F</td>
</tr>
<tr>
<td>3.756</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C13[0][A]</td>
<td style=" font-weight:bold;">SPI_Master_Inst/r_Trailing_Edge_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i_Clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>i_Clk_ibuf/I</td>
</tr>
<tr>
<td>20.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>39</td>
<td>IOB22[A]</td>
<td>i_Clk_ibuf/O</td>
</tr>
<tr>
<td>20.908</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C13[0][A]</td>
<td>SPI_Master_Inst/r_Trailing_Edge_s0/CLK</td>
</tr>
<tr>
<td>20.612</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C13[0][A]</td>
<td>SPI_Master_Inst/r_Trailing_Edge_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.728, 80.100%; route: 0.181, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.629, 57.190%; route: 0.880, 30.884%; tC2Q: 0.340, 11.925%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.728, 80.100%; route: 0.181, 19.900%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.856</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.756</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.612</td>
</tr>
<tr>
<td class="label">From</td>
<td>SPI_Master_Inst/r_SPI_Clk_Edges_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>SPI_Master_Inst/r_Leading_Edge_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i_Clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>i_Clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i_Clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>i_Clk_ibuf/I</td>
</tr>
<tr>
<td>0.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>39</td>
<td>IOB22[A]</td>
<td>i_Clk_ibuf/O</td>
</tr>
<tr>
<td>0.908</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C14[2][A]</td>
<td>SPI_Master_Inst/r_SPI_Clk_Edges_3_s1/CLK</td>
</tr>
<tr>
<td>1.248</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R11C14[2][A]</td>
<td style=" font-weight:bold;">SPI_Master_Inst/r_SPI_Clk_Edges_3_s1/Q</td>
</tr>
<tr>
<td>1.499</td>
<td>0.251</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C14[2][B]</td>
<td>SPI_Master_Inst/n308_s1/I3</td>
</tr>
<tr>
<td>2.314</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R11C14[2][B]</td>
<td style=" background: #97FFFF;">SPI_Master_Inst/n308_s1/F</td>
</tr>
<tr>
<td>2.942</td>
<td>0.628</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C13[0][B]</td>
<td>SPI_Master_Inst/n80_s2/I0</td>
</tr>
<tr>
<td>3.756</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C13[0][B]</td>
<td style=" background: #97FFFF;">SPI_Master_Inst/n80_s2/F</td>
</tr>
<tr>
<td>3.756</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C13[0][B]</td>
<td style=" font-weight:bold;">SPI_Master_Inst/r_Leading_Edge_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i_Clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>i_Clk_ibuf/I</td>
</tr>
<tr>
<td>20.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>39</td>
<td>IOB22[A]</td>
<td>i_Clk_ibuf/O</td>
</tr>
<tr>
<td>20.908</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C13[0][B]</td>
<td>SPI_Master_Inst/r_Leading_Edge_s0/CLK</td>
</tr>
<tr>
<td>20.612</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C13[0][B]</td>
<td>SPI_Master_Inst/r_Leading_Edge_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.728, 80.100%; route: 0.181, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.629, 57.190%; route: 0.880, 30.884%; tC2Q: 0.340, 11.925%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.728, 80.100%; route: 0.181, 19.900%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.856</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.756</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.612</td>
</tr>
<tr>
<td class="label">From</td>
<td>SPI_Master_Inst/r_SPI_Clk_Edges_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>SPI_Master_Inst/o_TX_Ready_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i_Clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>i_Clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i_Clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>i_Clk_ibuf/I</td>
</tr>
<tr>
<td>0.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>39</td>
<td>IOB22[A]</td>
<td>i_Clk_ibuf/O</td>
</tr>
<tr>
<td>0.908</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C14[2][A]</td>
<td>SPI_Master_Inst/r_SPI_Clk_Edges_3_s1/CLK</td>
</tr>
<tr>
<td>1.248</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R11C14[2][A]</td>
<td style=" font-weight:bold;">SPI_Master_Inst/r_SPI_Clk_Edges_3_s1/Q</td>
</tr>
<tr>
<td>1.499</td>
<td>0.251</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C14[2][B]</td>
<td>SPI_Master_Inst/n308_s1/I3</td>
</tr>
<tr>
<td>2.314</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R11C14[2][B]</td>
<td style=" background: #97FFFF;">SPI_Master_Inst/n308_s1/F</td>
</tr>
<tr>
<td>2.941</td>
<td>0.628</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C14[0][A]</td>
<td>SPI_Master_Inst/n70_s3/I2</td>
</tr>
<tr>
<td>3.756</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C14[0][A]</td>
<td style=" background: #97FFFF;">SPI_Master_Inst/n70_s3/F</td>
</tr>
<tr>
<td>3.756</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C14[0][A]</td>
<td style=" font-weight:bold;">SPI_Master_Inst/o_TX_Ready_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i_Clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>i_Clk_ibuf/I</td>
</tr>
<tr>
<td>20.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>39</td>
<td>IOB22[A]</td>
<td>i_Clk_ibuf/O</td>
</tr>
<tr>
<td>20.908</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C14[0][A]</td>
<td>SPI_Master_Inst/o_TX_Ready_s0/CLK</td>
</tr>
<tr>
<td>20.612</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C14[0][A]</td>
<td>SPI_Master_Inst/o_TX_Ready_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.728, 80.100%; route: 0.181, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.629, 57.203%; route: 0.879, 30.869%; tC2Q: 0.340, 11.928%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.728, 80.100%; route: 0.181, 19.900%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.889</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.987</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.876</td>
</tr>
<tr>
<td class="label">From</td>
<td>r_CS_n_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>r_SM_CS_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i_Clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>i_Clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i_Clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>i_Clk_ibuf/I</td>
</tr>
<tr>
<td>0.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>39</td>
<td>IOB22[A]</td>
<td>i_Clk_ibuf/O</td>
</tr>
<tr>
<td>0.908</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C17[1][A]</td>
<td>r_CS_n_s1/CLK</td>
</tr>
<tr>
<td>1.248</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R11C17[1][A]</td>
<td style=" font-weight:bold;">r_CS_n_s1/Q</td>
</tr>
<tr>
<td>1.852</td>
<td>0.604</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C16[0][A]</td>
<td>n57_s12/I1</td>
</tr>
<tr>
<td>2.638</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R9C16[0][A]</td>
<td style=" background: #97FFFF;">n57_s12/F</td>
</tr>
<tr>
<td>2.952</td>
<td>0.313</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[3][B]</td>
<td>r_SM_CS_1_s3/I3</td>
</tr>
<tr>
<td>3.738</td>
<td>0.786</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C17[3][B]</td>
<td style=" background: #97FFFF;">r_SM_CS_1_s3/F</td>
</tr>
<tr>
<td>3.987</td>
<td>0.249</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[1][A]</td>
<td style=" font-weight:bold;">r_SM_CS_1_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i_Clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>i_Clk_ibuf/I</td>
</tr>
<tr>
<td>20.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>39</td>
<td>IOB22[A]</td>
<td>i_Clk_ibuf/O</td>
</tr>
<tr>
<td>20.908</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[1][A]</td>
<td>r_SM_CS_1_s1/CLK</td>
</tr>
<tr>
<td>20.876</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C17[1][A]</td>
<td>r_SM_CS_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.728, 80.100%; route: 0.181, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.572, 51.074%; route: 1.167, 37.894%; tC2Q: 0.340, 11.032%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.728, 80.100%; route: 0.181, 19.900%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.890</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.987</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.876</td>
</tr>
<tr>
<td class="label">From</td>
<td>SPI_Master_Inst/o_TX_Ready_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SPI_Master_Inst/o_RX_Byte_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i_Clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>i_Clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i_Clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>i_Clk_ibuf/I</td>
</tr>
<tr>
<td>0.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>39</td>
<td>IOB22[A]</td>
<td>i_Clk_ibuf/O</td>
</tr>
<tr>
<td>0.908</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C14[0][A]</td>
<td>SPI_Master_Inst/o_TX_Ready_s0/CLK</td>
</tr>
<tr>
<td>1.248</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RR</td>
<td>13</td>
<td>R9C14[0][A]</td>
<td style=" font-weight:bold;">SPI_Master_Inst/o_TX_Ready_s0/Q</td>
</tr>
<tr>
<td>1.566</td>
<td>0.318</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[2][B]</td>
<td>SPI_Master_Inst/n294_s2/I0</td>
</tr>
<tr>
<td>2.381</td>
<td>0.814</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R9C13[2][B]</td>
<td style=" background: #97FFFF;">SPI_Master_Inst/n294_s2/F</td>
</tr>
<tr>
<td>2.397</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C13[3][A]</td>
<td>SPI_Master_Inst/n292_s1/I2</td>
</tr>
<tr>
<td>3.157</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C13[3][A]</td>
<td style=" background: #97FFFF;">SPI_Master_Inst/n292_s1/F</td>
</tr>
<tr>
<td>3.987</td>
<td>0.829</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td style=" font-weight:bold;">SPI_Master_Inst/o_RX_Byte_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i_Clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>i_Clk_ibuf/I</td>
</tr>
<tr>
<td>20.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>39</td>
<td>IOB22[A]</td>
<td>i_Clk_ibuf/O</td>
</tr>
<tr>
<td>20.908</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>SPI_Master_Inst/o_RX_Byte_1_s0/CLK</td>
</tr>
<tr>
<td>20.876</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT13[A]</td>
<td>SPI_Master_Inst/o_RX_Byte_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.728, 80.100%; route: 0.181, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.575, 51.154%; route: 1.164, 37.813%; tC2Q: 0.340, 11.033%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.728, 80.100%; route: 0.181, 19.900%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.890</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.987</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.876</td>
</tr>
<tr>
<td class="label">From</td>
<td>SPI_Master_Inst/o_TX_Ready_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SPI_Master_Inst/o_RX_Byte_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i_Clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>i_Clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i_Clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>i_Clk_ibuf/I</td>
</tr>
<tr>
<td>0.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>39</td>
<td>IOB22[A]</td>
<td>i_Clk_ibuf/O</td>
</tr>
<tr>
<td>0.908</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C14[0][A]</td>
<td>SPI_Master_Inst/o_TX_Ready_s0/CLK</td>
</tr>
<tr>
<td>1.248</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RR</td>
<td>13</td>
<td>R9C14[0][A]</td>
<td style=" font-weight:bold;">SPI_Master_Inst/o_TX_Ready_s0/Q</td>
</tr>
<tr>
<td>1.566</td>
<td>0.318</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[2][B]</td>
<td>SPI_Master_Inst/n294_s2/I0</td>
</tr>
<tr>
<td>2.381</td>
<td>0.814</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R9C13[2][B]</td>
<td style=" background: #97FFFF;">SPI_Master_Inst/n294_s2/F</td>
</tr>
<tr>
<td>2.397</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C13[2][A]</td>
<td>SPI_Master_Inst/n288_s1/I2</td>
</tr>
<tr>
<td>3.157</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C13[2][A]</td>
<td style=" background: #97FFFF;">SPI_Master_Inst/n288_s1/F</td>
</tr>
<tr>
<td>3.987</td>
<td>0.829</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT13[B]</td>
<td style=" font-weight:bold;">SPI_Master_Inst/o_RX_Byte_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i_Clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>i_Clk_ibuf/I</td>
</tr>
<tr>
<td>20.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>39</td>
<td>IOB22[A]</td>
<td>i_Clk_ibuf/O</td>
</tr>
<tr>
<td>20.908</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT13[B]</td>
<td>SPI_Master_Inst/o_RX_Byte_3_s0/CLK</td>
</tr>
<tr>
<td>20.876</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT13[B]</td>
<td>SPI_Master_Inst/o_RX_Byte_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.728, 80.100%; route: 0.181, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.575, 51.154%; route: 1.164, 37.813%; tC2Q: 0.340, 11.033%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.728, 80.100%; route: 0.181, 19.900%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.890</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.986</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.876</td>
</tr>
<tr>
<td class="label">From</td>
<td>SPI_Master_Inst/r_Leading_Edge_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SPI_Master_Inst/o_RX_Byte_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i_Clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>i_Clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i_Clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>i_Clk_ibuf/I</td>
</tr>
<tr>
<td>0.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>39</td>
<td>IOB22[A]</td>
<td>i_Clk_ibuf/O</td>
</tr>
<tr>
<td>0.908</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C13[0][B]</td>
<td>SPI_Master_Inst/r_Leading_Edge_s0/CLK</td>
</tr>
<tr>
<td>1.248</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R11C13[0][B]</td>
<td style=" font-weight:bold;">SPI_Master_Inst/r_Leading_Edge_s0/Q</td>
</tr>
<tr>
<td>1.979</td>
<td>0.731</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C15[3][A]</td>
<td>SPI_Master_Inst/n280_s2/I1</td>
</tr>
<tr>
<td>2.794</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R9C15[3][A]</td>
<td style=" background: #97FFFF;">SPI_Master_Inst/n280_s2/F</td>
</tr>
<tr>
<td>2.810</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C15[3][B]</td>
<td>SPI_Master_Inst/n286_s1/I2</td>
</tr>
<tr>
<td>3.404</td>
<td>0.594</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C15[3][B]</td>
<td style=" background: #97FFFF;">SPI_Master_Inst/n286_s1/F</td>
</tr>
<tr>
<td>3.986</td>
<td>0.582</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT17[A]</td>
<td style=" font-weight:bold;">SPI_Master_Inst/o_RX_Byte_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i_Clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>i_Clk_ibuf/I</td>
</tr>
<tr>
<td>20.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>39</td>
<td>IOB22[A]</td>
<td>i_Clk_ibuf/O</td>
</tr>
<tr>
<td>20.908</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT17[A]</td>
<td>SPI_Master_Inst/o_RX_Byte_4_s0/CLK</td>
</tr>
<tr>
<td>20.876</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT17[A]</td>
<td>SPI_Master_Inst/o_RX_Byte_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.728, 80.100%; route: 0.181, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.409, 45.773%; route: 1.329, 43.191%; tC2Q: 0.340, 11.036%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.728, 80.100%; route: 0.181, 19.900%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.287</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.762</td>
</tr>
<tr>
<td class="label">From</td>
<td>SPI_Master_Inst/r_SPI_Clk_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>SPI_Master_Inst/r_SPI_Clk_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i_Clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>i_Clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i_Clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>i_Clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>39</td>
<td>IOB22[A]</td>
<td>i_Clk_ibuf/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C13[1][A]</td>
<td>SPI_Master_Inst/r_SPI_Clk_s1/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R11C13[1][A]</td>
<td style=" font-weight:bold;">SPI_Master_Inst/r_SPI_Clk_s1/Q</td>
</tr>
<tr>
<td>1.011</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C13[1][A]</td>
<td>SPI_Master_Inst/n79_s2/I0</td>
</tr>
<tr>
<td>1.287</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C13[1][A]</td>
<td style=" background: #97FFFF;">SPI_Master_Inst/n79_s2/F</td>
</tr>
<tr>
<td>1.287</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C13[1][A]</td>
<td style=" font-weight:bold;">SPI_Master_Inst/r_SPI_Clk_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i_Clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>i_Clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>39</td>
<td>IOB22[A]</td>
<td>i_Clk_ibuf/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C13[1][A]</td>
<td>SPI_Master_Inst/r_SPI_Clk_s1/CLK</td>
</tr>
<tr>
<td>0.762</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C13[1][A]</td>
<td>SPI_Master_Inst/r_SPI_Clk_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.565%; route: 0.002, 0.334%; tC2Q: 0.247, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.287</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.762</td>
</tr>
<tr>
<td class="label">From</td>
<td>r_CS_Inactive_Count_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>r_CS_Inactive_Count_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i_Clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>i_Clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i_Clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>i_Clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>39</td>
<td>IOB22[A]</td>
<td>i_Clk_ibuf/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C16[0][A]</td>
<td>r_CS_Inactive_Count_1_s1/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R11C16[0][A]</td>
<td style=" font-weight:bold;">r_CS_Inactive_Count_1_s1/Q</td>
</tr>
<tr>
<td>1.011</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C16[0][A]</td>
<td>n59_s7/I1</td>
</tr>
<tr>
<td>1.287</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C16[0][A]</td>
<td style=" background: #97FFFF;">n59_s7/F</td>
</tr>
<tr>
<td>1.287</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C16[0][A]</td>
<td style=" font-weight:bold;">r_CS_Inactive_Count_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i_Clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>i_Clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>39</td>
<td>IOB22[A]</td>
<td>i_Clk_ibuf/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C16[0][A]</td>
<td>r_CS_Inactive_Count_1_s1/CLK</td>
</tr>
<tr>
<td>0.762</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C16[0][A]</td>
<td>r_CS_Inactive_Count_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.565%; route: 0.002, 0.334%; tC2Q: 0.247, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.287</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.762</td>
</tr>
<tr>
<td class="label">From</td>
<td>r_CS_Inactive_Count_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>r_CS_Inactive_Count_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i_Clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>i_Clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i_Clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>i_Clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>39</td>
<td>IOB22[A]</td>
<td>i_Clk_ibuf/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C17[0][A]</td>
<td>r_CS_Inactive_Count_0_s1/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R11C17[0][A]</td>
<td style=" font-weight:bold;">r_CS_Inactive_Count_0_s1/Q</td>
</tr>
<tr>
<td>1.011</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C17[0][A]</td>
<td>n58_s6/I1</td>
</tr>
<tr>
<td>1.287</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C17[0][A]</td>
<td style=" background: #97FFFF;">n58_s6/F</td>
</tr>
<tr>
<td>1.287</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C17[0][A]</td>
<td style=" font-weight:bold;">r_CS_Inactive_Count_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i_Clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>i_Clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>39</td>
<td>IOB22[A]</td>
<td>i_Clk_ibuf/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C17[0][A]</td>
<td>r_CS_Inactive_Count_0_s1/CLK</td>
</tr>
<tr>
<td>0.762</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C17[0][A]</td>
<td>r_CS_Inactive_Count_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.565%; route: 0.002, 0.334%; tC2Q: 0.247, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.288</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.762</td>
</tr>
<tr>
<td class="label">From</td>
<td>SPI_Master_Inst/r_RX_Bit_Count_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>SPI_Master_Inst/r_RX_Bit_Count_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i_Clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>i_Clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i_Clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>i_Clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>39</td>
<td>IOB22[A]</td>
<td>i_Clk_ibuf/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C15[1][A]</td>
<td>SPI_Master_Inst/r_RX_Bit_Count_2_s1/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R9C15[1][A]</td>
<td style=" font-weight:bold;">SPI_Master_Inst/r_RX_Bit_Count_2_s1/Q</td>
</tr>
<tr>
<td>1.012</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C15[1][A]</td>
<td>SPI_Master_Inst/n179_s1/I3</td>
</tr>
<tr>
<td>1.288</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C15[1][A]</td>
<td style=" background: #97FFFF;">SPI_Master_Inst/n179_s1/F</td>
</tr>
<tr>
<td>1.288</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C15[1][A]</td>
<td style=" font-weight:bold;">SPI_Master_Inst/r_RX_Bit_Count_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i_Clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>i_Clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>39</td>
<td>IOB22[A]</td>
<td>i_Clk_ibuf/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C15[1][A]</td>
<td>SPI_Master_Inst/r_RX_Bit_Count_2_s1/CLK</td>
</tr>
<tr>
<td>0.762</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C15[1][A]</td>
<td>SPI_Master_Inst/r_RX_Bit_Count_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.478%; route: 0.003, 0.500%; tC2Q: 0.247, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.288</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.762</td>
</tr>
<tr>
<td class="label">From</td>
<td>SPI_Master_Inst/r_TX_Bit_Count_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>SPI_Master_Inst/r_TX_Bit_Count_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i_Clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>i_Clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i_Clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>i_Clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>39</td>
<td>IOB22[A]</td>
<td>i_Clk_ibuf/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C15[0][A]</td>
<td>SPI_Master_Inst/r_TX_Bit_Count_1_s1/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R11C15[0][A]</td>
<td style=" font-weight:bold;">SPI_Master_Inst/r_TX_Bit_Count_1_s1/Q</td>
</tr>
<tr>
<td>1.012</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C15[0][A]</td>
<td>SPI_Master_Inst/n127_s2/I1</td>
</tr>
<tr>
<td>1.288</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C15[0][A]</td>
<td style=" background: #97FFFF;">SPI_Master_Inst/n127_s2/F</td>
</tr>
<tr>
<td>1.288</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C15[0][A]</td>
<td style=" font-weight:bold;">SPI_Master_Inst/r_TX_Bit_Count_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i_Clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>i_Clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>39</td>
<td>IOB22[A]</td>
<td>i_Clk_ibuf/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C15[0][A]</td>
<td>SPI_Master_Inst/r_TX_Bit_Count_1_s1/CLK</td>
</tr>
<tr>
<td>0.762</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C15[0][A]</td>
<td>SPI_Master_Inst/r_TX_Bit_Count_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.478%; route: 0.003, 0.500%; tC2Q: 0.247, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.288</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.762</td>
</tr>
<tr>
<td class="label">From</td>
<td>SPI_Master_Inst/r_SPI_Clk_Edges_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>SPI_Master_Inst/r_SPI_Clk_Edges_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i_Clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>i_Clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i_Clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>i_Clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>39</td>
<td>IOB22[A]</td>
<td>i_Clk_ibuf/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C12[0][A]</td>
<td>SPI_Master_Inst/r_SPI_Clk_Edges_0_s1/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R11C12[0][A]</td>
<td style=" font-weight:bold;">SPI_Master_Inst/r_SPI_Clk_Edges_0_s1/Q</td>
</tr>
<tr>
<td>1.012</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C12[0][A]</td>
<td>SPI_Master_Inst/n64_s2/I1</td>
</tr>
<tr>
<td>1.288</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C12[0][A]</td>
<td style=" background: #97FFFF;">SPI_Master_Inst/n64_s2/F</td>
</tr>
<tr>
<td>1.288</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C12[0][A]</td>
<td style=" font-weight:bold;">SPI_Master_Inst/r_SPI_Clk_Edges_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i_Clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>i_Clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>39</td>
<td>IOB22[A]</td>
<td>i_Clk_ibuf/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C12[0][A]</td>
<td>SPI_Master_Inst/r_SPI_Clk_Edges_0_s1/CLK</td>
</tr>
<tr>
<td>0.762</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C12[0][A]</td>
<td>SPI_Master_Inst/r_SPI_Clk_Edges_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.478%; route: 0.003, 0.500%; tC2Q: 0.247, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.288</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.762</td>
</tr>
<tr>
<td class="label">From</td>
<td>SPI_Master_Inst/r_SPI_Clk_Edges_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>SPI_Master_Inst/r_SPI_Clk_Edges_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i_Clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>i_Clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i_Clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>i_Clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>39</td>
<td>IOB22[A]</td>
<td>i_Clk_ibuf/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C14[0][A]</td>
<td>SPI_Master_Inst/r_SPI_Clk_Edges_2_s1/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R11C14[0][A]</td>
<td style=" font-weight:bold;">SPI_Master_Inst/r_SPI_Clk_Edges_2_s1/Q</td>
</tr>
<tr>
<td>1.012</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C14[0][A]</td>
<td>SPI_Master_Inst/n62_s4/I1</td>
</tr>
<tr>
<td>1.288</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C14[0][A]</td>
<td style=" background: #97FFFF;">SPI_Master_Inst/n62_s4/F</td>
</tr>
<tr>
<td>1.288</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C14[0][A]</td>
<td style=" font-weight:bold;">SPI_Master_Inst/r_SPI_Clk_Edges_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i_Clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>i_Clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>39</td>
<td>IOB22[A]</td>
<td>i_Clk_ibuf/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C14[0][A]</td>
<td>SPI_Master_Inst/r_SPI_Clk_Edges_2_s1/CLK</td>
</tr>
<tr>
<td>0.762</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C14[0][A]</td>
<td>SPI_Master_Inst/r_SPI_Clk_Edges_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.478%; route: 0.003, 0.500%; tC2Q: 0.247, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.288</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.762</td>
</tr>
<tr>
<td class="label">From</td>
<td>o_RX_Count_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>o_RX_Count_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i_Clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>i_Clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i_Clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>i_Clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>39</td>
<td>IOB22[A]</td>
<td>i_Clk_ibuf/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C18[0][A]</td>
<td>o_RX_Count_0_s1/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R9C18[0][A]</td>
<td style=" font-weight:bold;">o_RX_Count_0_s1/Q</td>
</tr>
<tr>
<td>1.012</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C18[0][A]</td>
<td>n72_s2/I0</td>
</tr>
<tr>
<td>1.288</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C18[0][A]</td>
<td style=" background: #97FFFF;">n72_s2/F</td>
</tr>
<tr>
<td>1.288</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C18[0][A]</td>
<td style=" font-weight:bold;">o_RX_Count_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i_Clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>i_Clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>39</td>
<td>IOB22[A]</td>
<td>i_Clk_ibuf/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C18[0][A]</td>
<td>o_RX_Count_0_s1/CLK</td>
</tr>
<tr>
<td>0.762</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C18[0][A]</td>
<td>o_RX_Count_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.478%; route: 0.003, 0.500%; tC2Q: 0.247, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.526</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.289</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.762</td>
</tr>
<tr>
<td class="label">From</td>
<td>SPI_Master_Inst/r_RX_Bit_Count_1_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>SPI_Master_Inst/r_RX_Bit_Count_1_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i_Clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>i_Clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i_Clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>i_Clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>39</td>
<td>IOB22[A]</td>
<td>i_Clk_ibuf/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C15[0][A]</td>
<td>SPI_Master_Inst/r_RX_Bit_Count_1_s3/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R9C15[0][A]</td>
<td style=" font-weight:bold;">SPI_Master_Inst/r_RX_Bit_Count_1_s3/Q</td>
</tr>
<tr>
<td>1.013</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C15[0][A]</td>
<td>SPI_Master_Inst/n180_s3/I1</td>
</tr>
<tr>
<td>1.289</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C15[0][A]</td>
<td style=" background: #97FFFF;">SPI_Master_Inst/n180_s3/F</td>
</tr>
<tr>
<td>1.289</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C15[0][A]</td>
<td style=" font-weight:bold;">SPI_Master_Inst/r_RX_Bit_Count_1_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i_Clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>i_Clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>39</td>
<td>IOB22[A]</td>
<td>i_Clk_ibuf/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C15[0][A]</td>
<td>SPI_Master_Inst/r_RX_Bit_Count_1_s3/CLK</td>
</tr>
<tr>
<td>0.762</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C15[0][A]</td>
<td>SPI_Master_Inst/r_RX_Bit_Count_1_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.390%; route: 0.003, 0.665%; tC2Q: 0.247, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.526</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.289</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.762</td>
</tr>
<tr>
<td class="label">From</td>
<td>SPI_Master_Inst/r_TX_Bit_Count_0_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>SPI_Master_Inst/r_TX_Bit_Count_0_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i_Clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>i_Clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i_Clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>i_Clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>39</td>
<td>IOB22[A]</td>
<td>i_Clk_ibuf/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C15[1][A]</td>
<td>SPI_Master_Inst/r_TX_Bit_Count_0_s4/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R11C15[1][A]</td>
<td style=" font-weight:bold;">SPI_Master_Inst/r_TX_Bit_Count_0_s4/Q</td>
</tr>
<tr>
<td>1.013</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C15[1][A]</td>
<td>SPI_Master_Inst/n133_s4/I0</td>
</tr>
<tr>
<td>1.289</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C15[1][A]</td>
<td style=" background: #97FFFF;">SPI_Master_Inst/n133_s4/F</td>
</tr>
<tr>
<td>1.289</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C15[1][A]</td>
<td style=" font-weight:bold;">SPI_Master_Inst/r_TX_Bit_Count_0_s4/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i_Clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>i_Clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>39</td>
<td>IOB22[A]</td>
<td>i_Clk_ibuf/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C15[1][A]</td>
<td>SPI_Master_Inst/r_TX_Bit_Count_0_s4/CLK</td>
</tr>
<tr>
<td>0.762</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C15[1][A]</td>
<td>SPI_Master_Inst/r_TX_Bit_Count_0_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.390%; route: 0.003, 0.665%; tC2Q: 0.247, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.527</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.289</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.762</td>
</tr>
<tr>
<td class="label">From</td>
<td>SPI_Master_Inst/r_RX_Bit_Count_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>SPI_Master_Inst/r_RX_Bit_Count_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i_Clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>i_Clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i_Clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>i_Clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>39</td>
<td>IOB22[A]</td>
<td>i_Clk_ibuf/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[0][A]</td>
<td>SPI_Master_Inst/r_RX_Bit_Count_0_s3/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R9C13[0][A]</td>
<td style=" font-weight:bold;">SPI_Master_Inst/r_RX_Bit_Count_0_s3/Q</td>
</tr>
<tr>
<td>1.014</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[0][A]</td>
<td>SPI_Master_Inst/n181_s4/I1</td>
</tr>
<tr>
<td>1.289</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C13[0][A]</td>
<td style=" background: #97FFFF;">SPI_Master_Inst/n181_s4/F</td>
</tr>
<tr>
<td>1.289</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C13[0][A]</td>
<td style=" font-weight:bold;">SPI_Master_Inst/r_RX_Bit_Count_0_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i_Clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>i_Clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>39</td>
<td>IOB22[A]</td>
<td>i_Clk_ibuf/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[0][A]</td>
<td>SPI_Master_Inst/r_RX_Bit_Count_0_s3/CLK</td>
</tr>
<tr>
<td>0.762</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C13[0][A]</td>
<td>SPI_Master_Inst/r_RX_Bit_Count_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.303%; route: 0.004, 0.830%; tC2Q: 0.247, 46.867%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.528</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.290</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.762</td>
</tr>
<tr>
<td class="label">From</td>
<td>r_SM_CS_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>r_SM_CS_0_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i_Clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>i_Clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i_Clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>i_Clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>39</td>
<td>IOB22[A]</td>
<td>i_Clk_ibuf/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[0][A]</td>
<td>r_SM_CS_0_s2/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R9C17[0][A]</td>
<td style=" font-weight:bold;">r_SM_CS_0_s2/Q</td>
</tr>
<tr>
<td>1.015</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[0][A]</td>
<td>n57_s15/I0</td>
</tr>
<tr>
<td>1.290</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C17[0][A]</td>
<td style=" background: #97FFFF;">n57_s15/F</td>
</tr>
<tr>
<td>1.290</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[0][A]</td>
<td style=" font-weight:bold;">r_SM_CS_0_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i_Clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>i_Clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>39</td>
<td>IOB22[A]</td>
<td>i_Clk_ibuf/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[0][A]</td>
<td>r_SM_CS_0_s2/CLK</td>
</tr>
<tr>
<td>0.762</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C17[0][A]</td>
<td>r_SM_CS_0_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.217%; route: 0.005, 0.994%; tC2Q: 0.247, 46.789%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.661</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.423</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.762</td>
</tr>
<tr>
<td class="label">From</td>
<td>SPI_Master_Inst/r_SPI_Clk_Count_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SPI_Master_Inst/r_SPI_Clk_Count_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i_Clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>i_Clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i_Clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>i_Clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>39</td>
<td>IOB22[A]</td>
<td>i_Clk_ibuf/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C13[2][A]</td>
<td>SPI_Master_Inst/r_SPI_Clk_Count_1_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R11C13[2][A]</td>
<td style=" font-weight:bold;">SPI_Master_Inst/r_SPI_Clk_Count_1_s0/Q</td>
</tr>
<tr>
<td>1.011</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C13[2][A]</td>
<td>SPI_Master_Inst/n55_s1/I1</td>
</tr>
<tr>
<td>1.423</td>
<td>0.412</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C13[2][A]</td>
<td style=" background: #97FFFF;">SPI_Master_Inst/n55_s1/F</td>
</tr>
<tr>
<td>1.423</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C13[2][A]</td>
<td style=" font-weight:bold;">SPI_Master_Inst/r_SPI_Clk_Count_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i_Clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>i_Clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>39</td>
<td>IOB22[A]</td>
<td>i_Clk_ibuf/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C13[2][A]</td>
<td>SPI_Master_Inst/r_SPI_Clk_Count_1_s0/CLK</td>
</tr>
<tr>
<td>0.762</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C13[2][A]</td>
<td>SPI_Master_Inst/r_SPI_Clk_Count_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.412, 62.353%; route: 0.002, 0.265%; tC2Q: 0.247, 37.382%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.661</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.435</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.774</td>
</tr>
<tr>
<td class="label">From</td>
<td>r_CS_n_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>o_RX_Count_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i_Clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>i_Clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i_Clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>i_Clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>39</td>
<td>IOB22[A]</td>
<td>i_Clk_ibuf/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C17[1][A]</td>
<td>r_CS_n_s1/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R11C17[1][A]</td>
<td style=" font-weight:bold;">r_CS_n_s1/Q</td>
</tr>
<tr>
<td>1.435</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C18[0][A]</td>
<td style=" font-weight:bold;">o_RX_Count_0_s1/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i_Clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>i_Clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>39</td>
<td>IOB22[A]</td>
<td>i_Clk_ibuf/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C18[0][A]</td>
<td>o_RX_Count_0_s1/CLK</td>
</tr>
<tr>
<td>0.774</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C18[0][A]</td>
<td>o_RX_Count_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.425, 63.259%; tC2Q: 0.247, 36.741%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.661</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.435</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.774</td>
</tr>
<tr>
<td class="label">From</td>
<td>r_CS_n_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>o_RX_Count_1_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i_Clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>i_Clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i_Clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>i_Clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>39</td>
<td>IOB22[A]</td>
<td>i_Clk_ibuf/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C17[1][A]</td>
<td>r_CS_n_s1/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R11C17[1][A]</td>
<td style=" font-weight:bold;">r_CS_n_s1/Q</td>
</tr>
<tr>
<td>1.435</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C18[0][B]</td>
<td style=" font-weight:bold;">o_RX_Count_1_s2/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i_Clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>i_Clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>39</td>
<td>IOB22[A]</td>
<td>i_Clk_ibuf/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C18[0][B]</td>
<td>o_RX_Count_1_s2/CLK</td>
</tr>
<tr>
<td>0.774</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C18[0][B]</td>
<td>o_RX_Count_1_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.425, 63.259%; tC2Q: 0.247, 36.741%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.662</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.424</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.762</td>
</tr>
<tr>
<td class="label">From</td>
<td>r_TX_Count_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>r_TX_Count_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i_Clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>i_Clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i_Clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>i_Clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>39</td>
<td>IOB22[A]</td>
<td>i_Clk_ibuf/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C17[2][A]</td>
<td>r_TX_Count_1_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R11C17[2][A]</td>
<td style=" font-weight:bold;">r_TX_Count_1_s0/Q</td>
</tr>
<tr>
<td>1.012</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C17[2][A]</td>
<td>n60_s5/I1</td>
</tr>
<tr>
<td>1.424</td>
<td>0.412</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C17[2][A]</td>
<td style=" background: #97FFFF;">n60_s5/F</td>
</tr>
<tr>
<td>1.424</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C17[2][A]</td>
<td style=" font-weight:bold;">r_TX_Count_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i_Clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>i_Clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>39</td>
<td>IOB22[A]</td>
<td>i_Clk_ibuf/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C17[2][A]</td>
<td>r_TX_Count_1_s0/CLK</td>
</tr>
<tr>
<td>0.762</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C17[2][A]</td>
<td>r_TX_Count_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.412, 62.271%; route: 0.003, 0.397%; tC2Q: 0.247, 37.333%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.699</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.461</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.762</td>
</tr>
<tr>
<td class="label">From</td>
<td>SPI_Master_Inst/r_SPI_Clk_Edges_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>SPI_Master_Inst/r_SPI_Clk_Edges_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i_Clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>i_Clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i_Clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>i_Clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>39</td>
<td>IOB22[A]</td>
<td>i_Clk_ibuf/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C14[2][A]</td>
<td>SPI_Master_Inst/r_SPI_Clk_Edges_3_s1/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R11C14[2][A]</td>
<td style=" font-weight:bold;">SPI_Master_Inst/r_SPI_Clk_Edges_3_s1/Q</td>
</tr>
<tr>
<td>1.186</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C14[2][A]</td>
<td>SPI_Master_Inst/n61_s2/I3</td>
</tr>
<tr>
<td>1.461</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C14[2][A]</td>
<td style=" background: #97FFFF;">SPI_Master_Inst/n61_s2/F</td>
</tr>
<tr>
<td>1.461</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C14[2][A]</td>
<td style=" font-weight:bold;">SPI_Master_Inst/r_SPI_Clk_Edges_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i_Clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>i_Clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>39</td>
<td>IOB22[A]</td>
<td>i_Clk_ibuf/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C14[2][A]</td>
<td>SPI_Master_Inst/r_SPI_Clk_Edges_3_s1/CLK</td>
</tr>
<tr>
<td>0.762</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C14[2][A]</td>
<td>SPI_Master_Inst/r_SPI_Clk_Edges_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 39.452%; route: 0.176, 25.196%; tC2Q: 0.247, 35.352%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.699</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.461</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.762</td>
</tr>
<tr>
<td class="label">From</td>
<td>SPI_Master_Inst/r_TX_Bit_Count_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>SPI_Master_Inst/r_TX_Bit_Count_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i_Clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>i_Clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i_Clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>i_Clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>39</td>
<td>IOB22[A]</td>
<td>i_Clk_ibuf/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C15[0][A]</td>
<td>SPI_Master_Inst/r_TX_Bit_Count_1_s1/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R11C15[0][A]</td>
<td style=" font-weight:bold;">SPI_Master_Inst/r_TX_Bit_Count_1_s1/Q</td>
</tr>
<tr>
<td>1.186</td>
<td>0.176</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C15[0][B]</td>
<td>SPI_Master_Inst/n126_s1/I1</td>
</tr>
<tr>
<td>1.461</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C15[0][B]</td>
<td style=" background: #97FFFF;">SPI_Master_Inst/n126_s1/F</td>
</tr>
<tr>
<td>1.461</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C15[0][B]</td>
<td style=" font-weight:bold;">SPI_Master_Inst/r_TX_Bit_Count_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i_Clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>i_Clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>39</td>
<td>IOB22[A]</td>
<td>i_Clk_ibuf/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C15[0][B]</td>
<td>SPI_Master_Inst/r_TX_Bit_Count_2_s1/CLK</td>
</tr>
<tr>
<td>0.762</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C15[0][B]</td>
<td>SPI_Master_Inst/r_TX_Bit_Count_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 39.447%; route: 0.176, 25.207%; tC2Q: 0.247, 35.347%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.699</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.461</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.762</td>
</tr>
<tr>
<td class="label">From</td>
<td>SPI_Master_Inst/r_SPI_Clk_Edges_4_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>SPI_Master_Inst/o_TX_Ready_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i_Clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>i_Clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i_Clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>i_Clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>39</td>
<td>IOB22[A]</td>
<td>i_Clk_ibuf/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C14[0][B]</td>
<td>SPI_Master_Inst/r_SPI_Clk_Edges_4_s4/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R9C14[0][B]</td>
<td style=" font-weight:bold;">SPI_Master_Inst/r_SPI_Clk_Edges_4_s4/Q</td>
</tr>
<tr>
<td>1.186</td>
<td>0.176</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C14[0][A]</td>
<td>SPI_Master_Inst/n70_s3/I1</td>
</tr>
<tr>
<td>1.461</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C14[0][A]</td>
<td style=" background: #97FFFF;">SPI_Master_Inst/n70_s3/F</td>
</tr>
<tr>
<td>1.461</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C14[0][A]</td>
<td style=" font-weight:bold;">SPI_Master_Inst/o_TX_Ready_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i_Clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>i_Clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>39</td>
<td>IOB22[A]</td>
<td>i_Clk_ibuf/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C14[0][A]</td>
<td>SPI_Master_Inst/o_TX_Ready_s0/CLK</td>
</tr>
<tr>
<td>0.762</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C14[0][A]</td>
<td>SPI_Master_Inst/o_TX_Ready_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 39.447%; route: 0.176, 25.207%; tC2Q: 0.247, 35.347%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.706</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.468</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.762</td>
</tr>
<tr>
<td class="label">From</td>
<td>r_SM_CS_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>r_TX_Count_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i_Clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>i_Clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i_Clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>i_Clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>39</td>
<td>IOB22[A]</td>
<td>i_Clk_ibuf/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[0][A]</td>
<td>r_SM_CS_0_s2/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R9C17[0][A]</td>
<td style=" font-weight:bold;">r_SM_CS_0_s2/Q</td>
</tr>
<tr>
<td>1.193</td>
<td>0.183</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[0][B]</td>
<td>n61_s6/I1</td>
</tr>
<tr>
<td>1.468</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C17[0][B]</td>
<td style=" background: #97FFFF;">n61_s6/F</td>
</tr>
<tr>
<td>1.468</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[0][B]</td>
<td style=" font-weight:bold;">r_TX_Count_0_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i_Clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>i_Clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>39</td>
<td>IOB22[A]</td>
<td>i_Clk_ibuf/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[0][B]</td>
<td>r_TX_Count_0_s3/CLK</td>
</tr>
<tr>
<td>0.762</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C17[0][B]</td>
<td>r_TX_Count_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 39.046%; route: 0.183, 25.967%; tC2Q: 0.247, 34.987%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.723</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.486</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.762</td>
</tr>
<tr>
<td class="label">From</td>
<td>SPI_Master_Inst/r_SPI_Clk_Edges_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>SPI_Master_Inst/r_SPI_Clk_Edges_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i_Clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>i_Clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i_Clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>i_Clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>39</td>
<td>IOB22[A]</td>
<td>i_Clk_ibuf/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C12[0][A]</td>
<td>SPI_Master_Inst/r_SPI_Clk_Edges_0_s1/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R11C12[0][A]</td>
<td style=" font-weight:bold;">SPI_Master_Inst/r_SPI_Clk_Edges_0_s1/Q</td>
</tr>
<tr>
<td>1.210</td>
<td>0.201</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C14[0][B]</td>
<td>SPI_Master_Inst/n63_s2/I1</td>
</tr>
<tr>
<td>1.486</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C14[0][B]</td>
<td style=" background: #97FFFF;">SPI_Master_Inst/n63_s2/F</td>
</tr>
<tr>
<td>1.486</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C14[0][B]</td>
<td style=" font-weight:bold;">SPI_Master_Inst/r_SPI_Clk_Edges_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i_Clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>i_Clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>39</td>
<td>IOB22[A]</td>
<td>i_Clk_ibuf/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C14[0][B]</td>
<td>SPI_Master_Inst/r_SPI_Clk_Edges_1_s1/CLK</td>
</tr>
<tr>
<td>0.762</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C14[0][B]</td>
<td>SPI_Master_Inst/r_SPI_Clk_Edges_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 38.100%; route: 0.201, 27.760%; tC2Q: 0.247, 34.140%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.785</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.548</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.762</td>
</tr>
<tr>
<td class="label">From</td>
<td>o_RX_Count_1_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>o_RX_Count_1_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i_Clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>i_Clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i_Clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>i_Clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>39</td>
<td>IOB22[A]</td>
<td>i_Clk_ibuf/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C18[0][B]</td>
<td>o_RX_Count_1_s2/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C18[0][B]</td>
<td style=" font-weight:bold;">o_RX_Count_1_s2/Q</td>
</tr>
<tr>
<td>1.011</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C18[0][B]</td>
<td>n71_s3/I1</td>
</tr>
<tr>
<td>1.548</td>
<td>0.536</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C18[0][B]</td>
<td style=" background: #97FFFF;">n71_s3/F</td>
</tr>
<tr>
<td>1.548</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C18[0][B]</td>
<td style=" font-weight:bold;">o_RX_Count_1_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i_Clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>i_Clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>39</td>
<td>IOB22[A]</td>
<td>i_Clk_ibuf/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C18[0][B]</td>
<td>o_RX_Count_1_s2/CLK</td>
</tr>
<tr>
<td>0.762</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C18[0][B]</td>
<td>o_RX_Count_1_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.536, 68.322%; route: 0.002, 0.223%; tC2Q: 0.247, 31.456%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.786</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.549</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.762</td>
</tr>
<tr>
<td class="label">From</td>
<td>SPI_Master_Inst/r_SPI_Clk_Edges_4_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>SPI_Master_Inst/r_SPI_Clk_Edges_4_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i_Clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>i_Clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i_Clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>i_Clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>39</td>
<td>IOB22[A]</td>
<td>i_Clk_ibuf/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C14[0][B]</td>
<td>SPI_Master_Inst/r_SPI_Clk_Edges_4_s4/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R9C14[0][B]</td>
<td style=" font-weight:bold;">SPI_Master_Inst/r_SPI_Clk_Edges_4_s4/Q</td>
</tr>
<tr>
<td>1.012</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C14[0][B]</td>
<td>SPI_Master_Inst/n60_s3/I2</td>
</tr>
<tr>
<td>1.549</td>
<td>0.536</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C14[0][B]</td>
<td style=" background: #97FFFF;">SPI_Master_Inst/n60_s3/F</td>
</tr>
<tr>
<td>1.549</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C14[0][B]</td>
<td style=" font-weight:bold;">SPI_Master_Inst/r_SPI_Clk_Edges_4_s4/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i_Clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>i_Clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>39</td>
<td>IOB22[A]</td>
<td>i_Clk_ibuf/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C14[0][B]</td>
<td>SPI_Master_Inst/r_SPI_Clk_Edges_4_s4/CLK</td>
</tr>
<tr>
<td>0.762</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C14[0][B]</td>
<td>SPI_Master_Inst/r_SPI_Clk_Edges_4_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.536, 68.246%; route: 0.003, 0.334%; tC2Q: 0.247, 31.421%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.787</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.549</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.762</td>
</tr>
<tr>
<td class="label">From</td>
<td>SPI_Master_Inst/r_SPI_Clk_Count_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>SPI_Master_Inst/r_SPI_Clk_Count_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i_Clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>i_Clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i_Clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>i_Clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>39</td>
<td>IOB22[A]</td>
<td>i_Clk_ibuf/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C14[1][B]</td>
<td>SPI_Master_Inst/r_SPI_Clk_Count_0_s1/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R11C14[1][B]</td>
<td style=" font-weight:bold;">SPI_Master_Inst/r_SPI_Clk_Count_0_s1/Q</td>
</tr>
<tr>
<td>1.013</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C14[1][B]</td>
<td>SPI_Master_Inst/n56_s4/I0</td>
</tr>
<tr>
<td>1.549</td>
<td>0.536</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C14[1][B]</td>
<td style=" background: #97FFFF;">SPI_Master_Inst/n56_s4/F</td>
</tr>
<tr>
<td>1.549</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C14[1][B]</td>
<td style=" font-weight:bold;">SPI_Master_Inst/r_SPI_Clk_Count_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i_Clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>i_Clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>39</td>
<td>IOB22[A]</td>
<td>i_Clk_ibuf/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C14[1][B]</td>
<td>SPI_Master_Inst/r_SPI_Clk_Count_0_s1/CLK</td>
</tr>
<tr>
<td>0.762</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C14[1][B]</td>
<td>SPI_Master_Inst/r_SPI_Clk_Count_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.536, 68.170%; route: 0.003, 0.445%; tC2Q: 0.247, 31.386%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.817</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.591</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.774</td>
</tr>
<tr>
<td class="label">From</td>
<td>SPI_Master_Inst/o_RX_DV_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>o_RX_Count_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i_Clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>i_Clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i_Clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>i_Clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>39</td>
<td>IOB22[A]</td>
<td>i_Clk_ibuf/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C18[0][A]</td>
<td>SPI_Master_Inst/o_RX_DV_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R2C18[0][A]</td>
<td style=" font-weight:bold;">SPI_Master_Inst/o_RX_DV_s0/Q</td>
</tr>
<tr>
<td>1.591</td>
<td>0.581</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C18[0][A]</td>
<td style=" font-weight:bold;">o_RX_Count_0_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i_Clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>i_Clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>39</td>
<td>IOB22[A]</td>
<td>i_Clk_ibuf/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C18[0][A]</td>
<td>o_RX_Count_0_s1/CLK</td>
</tr>
<tr>
<td>0.774</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C18[0][A]</td>
<td>o_RX_Count_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.581, 70.171%; tC2Q: 0.247, 29.829%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.912</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.839</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>i_Clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>r_TX_Count_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>i_Clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>i_Clk_ibuf/I</td>
</tr>
<tr>
<td>10.729</td>
<td>0.729</td>
<td>tINS</td>
<td>FF</td>
<td>i_Clk_ibuf/O</td>
</tr>
<tr>
<td>10.924</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>r_TX_Count_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>i_Clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>i_Clk_ibuf/I</td>
</tr>
<tr>
<td>20.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>i_Clk_ibuf/O</td>
</tr>
<tr>
<td>20.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>r_TX_Count_1_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.912</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.839</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>i_Clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>o_RX_Count_0_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>i_Clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>i_Clk_ibuf/I</td>
</tr>
<tr>
<td>10.729</td>
<td>0.729</td>
<td>tINS</td>
<td>FF</td>
<td>i_Clk_ibuf/O</td>
</tr>
<tr>
<td>10.924</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>o_RX_Count_0_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>i_Clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>i_Clk_ibuf/I</td>
</tr>
<tr>
<td>20.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>i_Clk_ibuf/O</td>
</tr>
<tr>
<td>20.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>o_RX_Count_0_s1/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.912</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.839</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>i_Clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>r_SM_CS_1_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>i_Clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>i_Clk_ibuf/I</td>
</tr>
<tr>
<td>10.729</td>
<td>0.729</td>
<td>tINS</td>
<td>FF</td>
<td>i_Clk_ibuf/O</td>
</tr>
<tr>
<td>10.924</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>r_SM_CS_1_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>i_Clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>i_Clk_ibuf/I</td>
</tr>
<tr>
<td>20.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>i_Clk_ibuf/O</td>
</tr>
<tr>
<td>20.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>r_SM_CS_1_s1/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.912</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.839</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>i_Clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>SPI_Master_Inst/o_SPI_MOSI_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>i_Clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>i_Clk_ibuf/I</td>
</tr>
<tr>
<td>10.729</td>
<td>0.729</td>
<td>tINS</td>
<td>FF</td>
<td>i_Clk_ibuf/O</td>
</tr>
<tr>
<td>10.924</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>SPI_Master_Inst/o_SPI_MOSI_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>i_Clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>i_Clk_ibuf/I</td>
</tr>
<tr>
<td>20.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>i_Clk_ibuf/O</td>
</tr>
<tr>
<td>20.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>SPI_Master_Inst/o_SPI_MOSI_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.912</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.839</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>i_Clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>SPI_Master_Inst/r_TX_Bit_Count_2_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>i_Clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>i_Clk_ibuf/I</td>
</tr>
<tr>
<td>10.729</td>
<td>0.729</td>
<td>tINS</td>
<td>FF</td>
<td>i_Clk_ibuf/O</td>
</tr>
<tr>
<td>10.924</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>SPI_Master_Inst/r_TX_Bit_Count_2_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>i_Clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>i_Clk_ibuf/I</td>
</tr>
<tr>
<td>20.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>i_Clk_ibuf/O</td>
</tr>
<tr>
<td>20.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>SPI_Master_Inst/r_TX_Bit_Count_2_s1/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.912</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.839</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>i_Clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>SPI_Master_Inst/r_SPI_Clk_Edges_0_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>i_Clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>i_Clk_ibuf/I</td>
</tr>
<tr>
<td>10.729</td>
<td>0.729</td>
<td>tINS</td>
<td>FF</td>
<td>i_Clk_ibuf/O</td>
</tr>
<tr>
<td>10.924</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>SPI_Master_Inst/r_SPI_Clk_Edges_0_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>i_Clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>i_Clk_ibuf/I</td>
</tr>
<tr>
<td>20.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>i_Clk_ibuf/O</td>
</tr>
<tr>
<td>20.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>SPI_Master_Inst/r_SPI_Clk_Edges_0_s1/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.912</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.839</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>i_Clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>SPI_Master_Inst/r_TX_DV_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>i_Clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>i_Clk_ibuf/I</td>
</tr>
<tr>
<td>10.729</td>
<td>0.729</td>
<td>tINS</td>
<td>FF</td>
<td>i_Clk_ibuf/O</td>
</tr>
<tr>
<td>10.924</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>SPI_Master_Inst/r_TX_DV_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>i_Clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>i_Clk_ibuf/I</td>
</tr>
<tr>
<td>20.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>i_Clk_ibuf/O</td>
</tr>
<tr>
<td>20.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>SPI_Master_Inst/r_TX_DV_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.912</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.839</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>i_Clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>SPI_Master_Inst/r_SPI_Clk_Edges_1_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>i_Clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>i_Clk_ibuf/I</td>
</tr>
<tr>
<td>10.729</td>
<td>0.729</td>
<td>tINS</td>
<td>FF</td>
<td>i_Clk_ibuf/O</td>
</tr>
<tr>
<td>10.924</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>SPI_Master_Inst/r_SPI_Clk_Edges_1_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>i_Clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>i_Clk_ibuf/I</td>
</tr>
<tr>
<td>20.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>i_Clk_ibuf/O</td>
</tr>
<tr>
<td>20.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>SPI_Master_Inst/r_SPI_Clk_Edges_1_s1/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.912</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.839</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>i_Clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>SPI_Master_Inst/r_SPI_Clk_Edges_2_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>i_Clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>i_Clk_ibuf/I</td>
</tr>
<tr>
<td>10.729</td>
<td>0.729</td>
<td>tINS</td>
<td>FF</td>
<td>i_Clk_ibuf/O</td>
</tr>
<tr>
<td>10.924</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>SPI_Master_Inst/r_SPI_Clk_Edges_2_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>i_Clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>i_Clk_ibuf/I</td>
</tr>
<tr>
<td>20.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>i_Clk_ibuf/O</td>
</tr>
<tr>
<td>20.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>SPI_Master_Inst/r_SPI_Clk_Edges_2_s1/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.912</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.839</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>i_Clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>r_CS_n_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>i_Clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>i_Clk_ibuf/I</td>
</tr>
<tr>
<td>10.729</td>
<td>0.729</td>
<td>tINS</td>
<td>FF</td>
<td>i_Clk_ibuf/O</td>
</tr>
<tr>
<td>10.924</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>r_CS_n_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>i_Clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>i_Clk_ibuf/I</td>
</tr>
<tr>
<td>20.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>i_Clk_ibuf/O</td>
</tr>
<tr>
<td>20.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>r_CS_n_s1/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>39</td>
<td>i_Clk_d</td>
<td>15.424</td>
<td>0.195</td>
</tr>
<tr>
<td>13</td>
<td>w_Master_Ready</td>
<td>15.424</td>
<td>1.007</td>
</tr>
<tr>
<td>11</td>
<td>r_SM_CS[0]</td>
<td>16.308</td>
<td>0.644</td>
</tr>
<tr>
<td>11</td>
<td>r_SM_CS[1]</td>
<td>16.651</td>
<td>0.627</td>
</tr>
<tr>
<td>11</td>
<td>r_RX_Bit_Count[0]</td>
<td>16.408</td>
<td>0.627</td>
</tr>
<tr>
<td>10</td>
<td>r_RX_Bit_Count[1]</td>
<td>16.489</td>
<td>0.385</td>
</tr>
<tr>
<td>8</td>
<td>r_SPI_Clk_Edges[4]</td>
<td>17.285</td>
<td>0.625</td>
</tr>
<tr>
<td>8</td>
<td>n308_4</td>
<td>16.654</td>
<td>0.628</td>
</tr>
<tr>
<td>6</td>
<td>r_SPI_Clk_Count[0]</td>
<td>17.719</td>
<td>0.616</td>
</tr>
<tr>
<td>6</td>
<td>r_TX_DV</td>
<td>15.834</td>
<td>1.569</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R11C13</td>
<td>66.67%</td>
</tr>
<tr>
<td>R11C14</td>
<td>66.67%</td>
</tr>
<tr>
<td>R11C17</td>
<td>58.33%</td>
</tr>
<tr>
<td>R9C17</td>
<td>56.94%</td>
</tr>
<tr>
<td>R9C14</td>
<td>50.00%</td>
</tr>
<tr>
<td>R11C15</td>
<td>50.00%</td>
</tr>
<tr>
<td>R9C15</td>
<td>44.44%</td>
</tr>
<tr>
<td>R9C18</td>
<td>41.67%</td>
</tr>
<tr>
<td>R9C13</td>
<td>38.89%</td>
</tr>
<tr>
<td>R11C16</td>
<td>31.94%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
