$date
  Fri Aug 13 01:39:40 2021
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module numeric_std $end
$upscope $end
$scope module deco3a8_tb $end
$var reg 3 ! a_t[2:0] $end
$var reg 1 " ena_t $end
$var reg 8 # y_t[7:0] $end
$scope module dut $end
$var reg 3 $ a_i[2:0] $end
$var reg 1 % ena_i $end
$var reg 8 & y_o[7:0] $end
$var reg 8 ' auxy[7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
b100 !
0"
b00000000 #
b100 $
0%
b00000000 &
b00010000 '
#1000000
