// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition"

// DATE "10/11/2019 21:46:07"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (SystemVerilog) only
// 

`timescale 1 ps/ 1 ps

module lab6_toplevel (
	S,
	Clk,
	Reset,
	Run,
	\Continue ,
	LED,
	HEX0,
	HEX1,
	HEX2,
	HEX3,
	HEX4,
	HEX5,
	HEX6,
	HEX7,
	CE,
	UB,
	LB,
	OE,
	WE,
	ADDR,
	Data);
input 	[15:0] S;
input 	Clk;
input 	Reset;
input 	Run;
input 	\Continue ;
output 	[11:0] LED;
output 	[6:0] HEX0;
output 	[6:0] HEX1;
output 	[6:0] HEX2;
output 	[6:0] HEX3;
output 	[6:0] HEX4;
output 	[6:0] HEX5;
output 	[6:0] HEX6;
output 	[6:0] HEX7;
output 	CE;
output 	UB;
output 	LB;
output 	OE;
output 	WE;
output 	[19:0] ADDR;
output 	[15:0] Data;

// Design Ports Information
// LED[0]	=>  Location: PIN_G19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[1]	=>  Location: PIN_F19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[2]	=>  Location: PIN_E19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[3]	=>  Location: PIN_F21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[4]	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[5]	=>  Location: PIN_E18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[6]	=>  Location: PIN_J19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[7]	=>  Location: PIN_H19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[8]	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[9]	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[10]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[11]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[0]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[1]	=>  Location: PIN_F22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[2]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[3]	=>  Location: PIN_L26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[4]	=>  Location: PIN_L25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[5]	=>  Location: PIN_J22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[6]	=>  Location: PIN_H22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[0]	=>  Location: PIN_M24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[1]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[2]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[3]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[4]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[5]	=>  Location: PIN_U23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[6]	=>  Location: PIN_U24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[0]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[1]	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[2]	=>  Location: PIN_Y25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[3]	=>  Location: PIN_W26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[4]	=>  Location: PIN_Y26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[5]	=>  Location: PIN_W27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[6]	=>  Location: PIN_W28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[0]	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[1]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[2]	=>  Location: PIN_AB20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[3]	=>  Location: PIN_AA21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[4]	=>  Location: PIN_AD24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[5]	=>  Location: PIN_AF23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[6]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[0]	=>  Location: PIN_AB19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[1]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[2]	=>  Location: PIN_AG21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[3]	=>  Location: PIN_AH21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[4]	=>  Location: PIN_AE19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[5]	=>  Location: PIN_AF19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[6]	=>  Location: PIN_AE18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[0]	=>  Location: PIN_AD18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[1]	=>  Location: PIN_AC18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[2]	=>  Location: PIN_AB18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[3]	=>  Location: PIN_AH19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[4]	=>  Location: PIN_AG19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[5]	=>  Location: PIN_AF18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[6]	=>  Location: PIN_AH18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX6[0]	=>  Location: PIN_AA17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX6[1]	=>  Location: PIN_AB16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX6[2]	=>  Location: PIN_AA16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX6[3]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX6[4]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX6[5]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX6[6]	=>  Location: PIN_AC17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX7[0]	=>  Location: PIN_AD17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX7[1]	=>  Location: PIN_AE17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX7[2]	=>  Location: PIN_AG17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX7[3]	=>  Location: PIN_AH17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX7[4]	=>  Location: PIN_AF17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX7[5]	=>  Location: PIN_AG18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX7[6]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CE	=>  Location: PIN_AF8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// UB	=>  Location: PIN_AC4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LB	=>  Location: PIN_AD4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OE	=>  Location: PIN_AD5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WE	=>  Location: PIN_AE8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[0]	=>  Location: PIN_AB7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[1]	=>  Location: PIN_AD7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[2]	=>  Location: PIN_AE7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[3]	=>  Location: PIN_AC7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[4]	=>  Location: PIN_AB6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[5]	=>  Location: PIN_AE6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[6]	=>  Location: PIN_AB5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[7]	=>  Location: PIN_AC5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[8]	=>  Location: PIN_AF5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[9]	=>  Location: PIN_T7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[10]	=>  Location: PIN_AF2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[11]	=>  Location: PIN_AD3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[12]	=>  Location: PIN_AB4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[13]	=>  Location: PIN_AC3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[14]	=>  Location: PIN_AA4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[15]	=>  Location: PIN_AB11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[16]	=>  Location: PIN_AC11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[17]	=>  Location: PIN_AB9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[18]	=>  Location: PIN_AB8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[19]	=>  Location: PIN_T8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[0]	=>  Location: PIN_AH3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[1]	=>  Location: PIN_AF4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[2]	=>  Location: PIN_AG4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[3]	=>  Location: PIN_AH4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[4]	=>  Location: PIN_AF6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[5]	=>  Location: PIN_AG6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[6]	=>  Location: PIN_AH6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[7]	=>  Location: PIN_AF7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[8]	=>  Location: PIN_AD1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[9]	=>  Location: PIN_AD2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[10]	=>  Location: PIN_AE2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[11]	=>  Location: PIN_AE1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[12]	=>  Location: PIN_AE3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[13]	=>  Location: PIN_AE4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[14]	=>  Location: PIN_AF3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[15]	=>  Location: PIN_AG3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Clk	=>  Location: PIN_Y2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Reset	=>  Location: PIN_M23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Continue	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[0]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[1]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[2]	=>  Location: PIN_AC27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[3]	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[4]	=>  Location: PIN_AB27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[5]	=>  Location: PIN_AC26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[6]	=>  Location: PIN_AD26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[7]	=>  Location: PIN_AB26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[8]	=>  Location: PIN_AC25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[9]	=>  Location: PIN_AB25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[10]	=>  Location: PIN_AC24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[11]	=>  Location: PIN_AB24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[12]	=>  Location: PIN_AB23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[13]	=>  Location: PIN_AA24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[14]	=>  Location: PIN_AA23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[15]	=>  Location: PIN_AA22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Run	=>  Location: PIN_R24,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("lab6_7_1200mv_85c_v_slow.sdo");
// synopsys translate_on

wire \Data[0]~output_o ;
wire \Data[1]~output_o ;
wire \Data[2]~output_o ;
wire \Data[3]~output_o ;
wire \Data[4]~output_o ;
wire \Data[5]~output_o ;
wire \Data[6]~output_o ;
wire \Data[7]~output_o ;
wire \Data[8]~output_o ;
wire \Data[9]~output_o ;
wire \Data[10]~output_o ;
wire \Data[11]~output_o ;
wire \Data[12]~output_o ;
wire \Data[13]~output_o ;
wire \Data[14]~output_o ;
wire \Data[15]~output_o ;
wire \LED[0]~output_o ;
wire \LED[1]~output_o ;
wire \LED[2]~output_o ;
wire \LED[3]~output_o ;
wire \LED[4]~output_o ;
wire \LED[5]~output_o ;
wire \LED[6]~output_o ;
wire \LED[7]~output_o ;
wire \LED[8]~output_o ;
wire \LED[9]~output_o ;
wire \LED[10]~output_o ;
wire \LED[11]~output_o ;
wire \HEX0[0]~output_o ;
wire \HEX0[1]~output_o ;
wire \HEX0[2]~output_o ;
wire \HEX0[3]~output_o ;
wire \HEX0[4]~output_o ;
wire \HEX0[5]~output_o ;
wire \HEX0[6]~output_o ;
wire \HEX1[0]~output_o ;
wire \HEX1[1]~output_o ;
wire \HEX1[2]~output_o ;
wire \HEX1[3]~output_o ;
wire \HEX1[4]~output_o ;
wire \HEX1[5]~output_o ;
wire \HEX1[6]~output_o ;
wire \HEX2[0]~output_o ;
wire \HEX2[1]~output_o ;
wire \HEX2[2]~output_o ;
wire \HEX2[3]~output_o ;
wire \HEX2[4]~output_o ;
wire \HEX2[5]~output_o ;
wire \HEX2[6]~output_o ;
wire \HEX3[0]~output_o ;
wire \HEX3[1]~output_o ;
wire \HEX3[2]~output_o ;
wire \HEX3[3]~output_o ;
wire \HEX3[4]~output_o ;
wire \HEX3[5]~output_o ;
wire \HEX3[6]~output_o ;
wire \HEX4[0]~output_o ;
wire \HEX4[1]~output_o ;
wire \HEX4[2]~output_o ;
wire \HEX4[3]~output_o ;
wire \HEX4[4]~output_o ;
wire \HEX4[5]~output_o ;
wire \HEX4[6]~output_o ;
wire \HEX5[0]~output_o ;
wire \HEX5[1]~output_o ;
wire \HEX5[2]~output_o ;
wire \HEX5[3]~output_o ;
wire \HEX5[4]~output_o ;
wire \HEX5[5]~output_o ;
wire \HEX5[6]~output_o ;
wire \HEX6[0]~output_o ;
wire \HEX6[1]~output_o ;
wire \HEX6[2]~output_o ;
wire \HEX6[3]~output_o ;
wire \HEX6[4]~output_o ;
wire \HEX6[5]~output_o ;
wire \HEX6[6]~output_o ;
wire \HEX7[0]~output_o ;
wire \HEX7[1]~output_o ;
wire \HEX7[2]~output_o ;
wire \HEX7[3]~output_o ;
wire \HEX7[4]~output_o ;
wire \HEX7[5]~output_o ;
wire \HEX7[6]~output_o ;
wire \CE~output_o ;
wire \UB~output_o ;
wire \LB~output_o ;
wire \OE~output_o ;
wire \WE~output_o ;
wire \ADDR[0]~output_o ;
wire \ADDR[1]~output_o ;
wire \ADDR[2]~output_o ;
wire \ADDR[3]~output_o ;
wire \ADDR[4]~output_o ;
wire \ADDR[5]~output_o ;
wire \ADDR[6]~output_o ;
wire \ADDR[7]~output_o ;
wire \ADDR[8]~output_o ;
wire \ADDR[9]~output_o ;
wire \ADDR[10]~output_o ;
wire \ADDR[11]~output_o ;
wire \ADDR[12]~output_o ;
wire \ADDR[13]~output_o ;
wire \ADDR[14]~output_o ;
wire \ADDR[15]~output_o ;
wire \ADDR[16]~output_o ;
wire \ADDR[17]~output_o ;
wire \ADDR[18]~output_o ;
wire \ADDR[19]~output_o ;
wire \Clk~input_o ;
wire \Clk~inputclkctrl_outclk ;
wire \S[0]~input_o ;
wire \Reset~input_o ;
wire \my_slc|d0|PC_REG|DataOut[0]~16_combout ;
wire \my_slc|d0|Gates|Mux12~0_combout ;
wire \my_slc|state_controller|State~45_combout ;
wire \my_slc|state_controller|State.S_23~q ;
wire \my_slc|state_controller|State~35_combout ;
wire \my_slc|state_controller|State.S_16_1~q ;
wire \my_slc|state_controller|State~36_combout ;
wire \my_slc|state_controller|State.S_16_2~q ;
wire \my_slc|state_controller|Mem_WE~0_combout ;
wire \Data[13]~input_o ;
wire \S[13]~input_o ;
wire \my_slc|d0|MDR_REG|DataOut~31_combout ;
wire \my_slc|state_controller|WideOr21~0_combout ;
wire \my_slc|d0|MDR_REG|DataOut[9]~16_combout ;
wire \my_slc|d0|Gates|Mux2~0_combout ;
wire \Data[14]~input_o ;
wire \S[14]~input_o ;
wire \my_slc|d0|MDR_REG|DataOut~32_combout ;
wire \my_slc|d0|Gates|Mux1~0_combout ;
wire \Data[8]~input_o ;
wire \S[8]~input_o ;
wire \my_slc|d0|MDR_REG|DataOut~26_combout ;
wire \my_slc|d0|Gates|Mux7~0_combout ;
wire \my_slc|d0|MAR_REG|DataOut[3]~0_combout ;
wire \my_slc|d0|Gates|Mux3~0_combout ;
wire \my_slc|state_controller|Decoder0~6_combout ;
wire \my_slc|state_controller|State~44_combout ;
wire \my_slc|state_controller|State.S_05~q ;
wire \my_slc|state_controller|Decoder0~5_combout ;
wire \my_slc|state_controller|State~43_combout ;
wire \my_slc|state_controller|State.S_01~q ;
wire \my_slc|state_controller|WideOr24~0_combout ;
wire \my_slc|d0|REG_FILE|regout~52_combout ;
wire \S[11]~input_o ;
wire \Data[11]~input_o ;
wire \my_slc|d0|MDR_REG|DataOut~29_combout ;
wire \my_slc|d0|Gates|Mux4~0_combout ;
wire \my_slc|d0|REG_FILE|regout~55_combout ;
wire \Data[10]~input_o ;
wire \S[10]~input_o ;
wire \my_slc|d0|MDR_REG|DataOut~28_combout ;
wire \my_slc|d0|Gates|Mux5~0_combout ;
wire \my_slc|d0|IR_REG|DataOut[14]~0_combout ;
wire \Data[9]~input_o ;
wire \S[9]~input_o ;
wire \my_slc|d0|MDR_REG|DataOut~27_combout ;
wire \my_slc|d0|Gates|Mux6~0_combout ;
wire \my_slc|d0|Gates|Mux3~1_combout ;
wire \my_slc|state_controller|WideOr23~0_combout ;
wire \my_slc|d0|Gates|Mux3~2_combout ;
wire \my_slc|d0|Gates|Mux3~3_combout ;
wire \Data[7]~input_o ;
wire \S[7]~input_o ;
wire \my_slc|d0|MDR_REG|DataOut~25_combout ;
wire \my_slc|d0|Gates|Mux8~0_combout ;
wire \my_slc|d0|REG_FILE|regout~51_combout ;
wire \my_slc|d0|REG_FILE|regout[7][7]~q ;
wire \my_slc|d0|REG_FILE|regout~32_combout ;
wire \my_slc|state_controller|WideOr24~combout ;
wire \my_slc|d0|REG_FILE|regout~33_combout ;
wire \my_slc|d0|REG_FILE|regout[5][7]~q ;
wire \my_slc|d0|REG_FILE|regout~34_combout ;
wire \my_slc|d0|REG_FILE|regout~35_combout ;
wire \my_slc|d0|REG_FILE|regout[6][7]~q ;
wire \my_slc|d0|REG_FILE|regout~36_combout ;
wire \my_slc|d0|REG_FILE|regout~37_combout ;
wire \my_slc|d0|REG_FILE|regout[4][7]~q ;
wire \my_slc|d0|REG_FILE|Mux8~0_combout ;
wire \my_slc|d0|REG_FILE|Mux8~1_combout ;
wire \my_slc|d0|REG_FILE|regout~40_combout ;
wire \my_slc|d0|REG_FILE|regout[2][7]~q ;
wire \my_slc|d0|REG_FILE|regout~43_combout ;
wire \my_slc|d0|REG_FILE|regout[3][7]~q ;
wire \my_slc|d0|REG_FILE|regout[1][7]~q ;
wire \my_slc|d0|REG_FILE|regout~42_combout ;
wire \my_slc|d0|REG_FILE|regout[0][7]~q ;
wire \my_slc|d0|REG_FILE|Mux8~2_combout ;
wire \my_slc|d0|REG_FILE|Mux8~3_combout ;
wire \my_slc|d0|REG_FILE|Mux8~4_combout ;
wire \my_slc|d0|REG_FILE|regout~50_combout ;
wire \my_slc|d0|REG_FILE|regout[3][6]~q ;
wire \my_slc|d0|REG_FILE|regout[2][6]~q ;
wire \my_slc|d0|REG_FILE|regout[1][6]~q ;
wire \my_slc|d0|REG_FILE|regout[0][6]~q ;
wire \my_slc|d0|REG_FILE|Mux9~2_combout ;
wire \my_slc|d0|REG_FILE|Mux9~3_combout ;
wire \my_slc|d0|REG_FILE|regout[5][6]~feeder_combout ;
wire \my_slc|d0|REG_FILE|regout[5][6]~q ;
wire \my_slc|d0|REG_FILE|regout[7][6]~q ;
wire \my_slc|d0|REG_FILE|regout[6][6]~feeder_combout ;
wire \my_slc|d0|REG_FILE|regout[6][6]~q ;
wire \my_slc|d0|REG_FILE|regout[4][6]~q ;
wire \my_slc|d0|REG_FILE|Mux9~0_combout ;
wire \my_slc|d0|REG_FILE|Mux9~1_combout ;
wire \my_slc|d0|REG_FILE|Mux9~4_combout ;
wire \Data[5]~input_o ;
wire \S[5]~input_o ;
wire \my_slc|d0|MDR_REG|DataOut~23_combout ;
wire \my_slc|d0|Gates|Mux10~0_combout ;
wire \Data[4]~input_o ;
wire \S[4]~input_o ;
wire \my_slc|d0|MDR_REG|DataOut~22_combout ;
wire \my_slc|d0|Gates|Mux11~0_combout ;
wire \my_slc|d0|MAR_REG|DataOut~6_combout ;
wire \my_slc|d0|IR_REG|DataOut[4]~feeder_combout ;
wire \my_slc|d0|NZP|NOut~q ;
wire \my_slc|d0|Gates|Mux13~2_combout ;
wire \my_slc|d0|Gates|Mux13~3_combout ;
wire \S[2]~input_o ;
wire \Data[2]~input_o ;
wire \my_slc|d0|MDR_REG|DataOut~13_combout ;
wire \my_slc|d0|MDR_REG|DataOut~19_combout ;
wire \my_slc|d0|MDR_REG|DataOut~20_combout ;
wire \my_slc|d0|Gates|Mux13~4_combout ;
wire \my_slc|d0|ADDR1_MUX|Output[2]~4_combout ;
wire \my_slc|d0|REG_FILE|regout~46_combout ;
wire \my_slc|d0|REG_FILE|regout[3][2]~q ;
wire \my_slc|d0|REG_FILE|regout[2][2]~q ;
wire \my_slc|d0|REG_FILE|regout[1][2]~q ;
wire \my_slc|d0|REG_FILE|regout[0][2]~q ;
wire \my_slc|d0|REG_FILE|Mux13~2_combout ;
wire \my_slc|d0|REG_FILE|Mux13~3_combout ;
wire \my_slc|d0|REG_FILE|regout[5][2]~q ;
wire \my_slc|d0|REG_FILE|regout[7][2]~q ;
wire \my_slc|d0|REG_FILE|regout[4][2]~feeder_combout ;
wire \my_slc|d0|REG_FILE|regout[4][2]~q ;
wire \my_slc|d0|REG_FILE|regout[6][2]~q ;
wire \my_slc|d0|REG_FILE|Mux13~0_combout ;
wire \my_slc|d0|REG_FILE|Mux13~1_combout ;
wire \my_slc|d0|ADDR1_MUX|Output[2]~5_combout ;
wire \my_slc|d0|MAR_REG|DataOut~4_combout ;
wire \my_slc|d0|ADDR2_MUX|Mux13~0_combout ;
wire \S[1]~input_o ;
wire \Data[1]~input_o ;
wire \my_slc|d0|MDR_REG|DataOut~17_combout ;
wire \my_slc|d0|MDR_REG|DataOut~18_combout ;
wire \my_slc|d0|Gates|Mux14~0_combout ;
wire \my_slc|d0|REG_FILE|regout~45_combout ;
wire \my_slc|d0|REG_FILE|regout[3][1]~q ;
wire \my_slc|d0|REG_FILE|regout[2][1]~feeder_combout ;
wire \my_slc|d0|REG_FILE|regout[2][1]~q ;
wire \my_slc|d0|REG_FILE|regout[0][1]~q ;
wire \my_slc|d0|REG_FILE|regout[1][1]~q ;
wire \my_slc|d0|REG_FILE|Mux14~2_combout ;
wire \my_slc|d0|REG_FILE|Mux14~3_combout ;
wire \my_slc|d0|ADDR1_MUX|Output[1]~2_combout ;
wire \my_slc|d0|REG_FILE|regout[5][1]~feeder_combout ;
wire \my_slc|d0|REG_FILE|regout[5][1]~q ;
wire \my_slc|d0|REG_FILE|regout[4][1]~feeder_combout ;
wire \my_slc|d0|REG_FILE|regout[4][1]~q ;
wire \my_slc|d0|REG_FILE|regout[6][1]~feeder_combout ;
wire \my_slc|d0|REG_FILE|regout[6][1]~q ;
wire \my_slc|d0|REG_FILE|regout[7][1]~q ;
wire \my_slc|d0|REG_FILE|Mux14~0_combout ;
wire \my_slc|d0|REG_FILE|Mux14~1_combout ;
wire \my_slc|d0|ADDR1_MUX|Output[1]~3_combout ;
wire \my_slc|d0|Gates|Mux15~0_combout ;
wire \my_slc|d0|Gates|Mux15~4_combout ;
wire \my_slc|d0|REG_FILE|regout~44_combout ;
wire \my_slc|d0|REG_FILE|regout[3][0]~q ;
wire \my_slc|d0|REG_FILE|regout[2][0]~feeder_combout ;
wire \my_slc|d0|REG_FILE|regout[2][0]~q ;
wire \my_slc|d0|REG_FILE|regout[0][0]~q ;
wire \my_slc|d0|REG_FILE|regout[1][0]~q ;
wire \my_slc|d0|REG_FILE|Mux15~2_combout ;
wire \my_slc|d0|REG_FILE|Mux15~3_combout ;
wire \my_slc|d0|REG_FILE|regout[7][0]~q ;
wire \my_slc|d0|REG_FILE|regout[5][0]~q ;
wire \my_slc|d0|REG_FILE|regout[4][0]~feeder_combout ;
wire \my_slc|d0|REG_FILE|regout[4][0]~q ;
wire \my_slc|d0|REG_FILE|regout[6][0]~feeder_combout ;
wire \my_slc|d0|REG_FILE|regout[6][0]~q ;
wire \my_slc|d0|REG_FILE|Mux15~0_combout ;
wire \my_slc|d0|REG_FILE|Mux15~1_combout ;
wire \my_slc|d0|REG_FILE|Mux15~4_combout ;
wire \my_slc|d0|MAR_REG|DataOut~7_combout ;
wire \my_slc|state_controller|SR2MUX~0_combout ;
wire \my_slc|d0|SR2_MUX|Output[0]~2_combout ;
wire \my_slc|d0|SR2_MUX|Output[0]~3_combout ;
wire \my_slc|d0|SR2_MUX|Output[0]~0_combout ;
wire \my_slc|d0|SR2_MUX|Output[0]~1_combout ;
wire \my_slc|d0|SR2_MUX|Output[0]~4_combout ;
wire \my_slc|d0|SR2_MUX|Output[0]~5_combout ;
wire \my_slc|d0|Gates|Mux15~1_combout ;
wire \my_slc|d0|new_ALU|Add0~0_combout ;
wire \my_slc|d0|Gates|Mux15~2_combout ;
wire \my_slc|d0|Gates|Mux15~3_combout ;
wire \my_slc|d0|Gates|Mux15~5_combout ;
wire \my_slc|d0|Gates|Mux15~combout ;
wire \my_slc|d0|MAR_REG|DataOut~1_combout ;
wire \my_slc|d0|ADDR2_MUX|Mux15~0_combout ;
wire \my_slc|d0|ADDER_OUTPUT[0]~1 ;
wire \my_slc|d0|ADDER_OUTPUT[1]~2_combout ;
wire \my_slc|d0|Gates|Mux14~4_combout ;
wire \my_slc|d0|SR2_MUX|Output[1]~8_combout ;
wire \my_slc|d0|SR2_MUX|Output[1]~9_combout ;
wire \my_slc|d0|SR2_MUX|Output[1]~6_combout ;
wire \my_slc|d0|SR2_MUX|Output[1]~7_combout ;
wire \my_slc|d0|SR2_MUX|Output[1]~10_combout ;
wire \my_slc|d0|SR2_MUX|Output[1]~11_combout ;
wire \my_slc|d0|REG_FILE|Mux14~4_combout ;
wire \my_slc|d0|Gates|Mux14~1_combout ;
wire \my_slc|d0|new_ALU|Add0~1 ;
wire \my_slc|d0|new_ALU|Add0~2_combout ;
wire \my_slc|d0|Gates|Mux14~2_combout ;
wire \my_slc|d0|Gates|Mux14~3_combout ;
wire \my_slc|d0|Gates|Mux14~5_combout ;
wire \my_slc|d0|Gates|Mux14~combout ;
wire \my_slc|d0|MAR_REG|DataOut~3_combout ;
wire \my_slc|d0|IR_REG|DataOut[1]~feeder_combout ;
wire \my_slc|d0|ADDR2_MUX|Mux14~0_combout ;
wire \my_slc|d0|ADDER_OUTPUT[1]~3 ;
wire \my_slc|d0|ADDER_OUTPUT[2]~4_combout ;
wire \my_slc|d0|Gates|Mux13~8_combout ;
wire \my_slc|d0|SR2_MUX|Output[2]~14_combout ;
wire \my_slc|d0|SR2_MUX|Output[2]~15_combout ;
wire \my_slc|d0|SR2_MUX|Output[2]~12_combout ;
wire \my_slc|d0|SR2_MUX|Output[2]~13_combout ;
wire \my_slc|d0|SR2_MUX|Output[2]~16_combout ;
wire \my_slc|d0|REG_FILE|Mux13~4_combout ;
wire \my_slc|d0|Gates|Mux13~5_combout ;
wire \my_slc|d0|new_ALU|Add0~3 ;
wire \my_slc|d0|new_ALU|Add0~4_combout ;
wire \my_slc|d0|Gates|Mux13~6_combout ;
wire \my_slc|d0|Gates|Mux13~7_combout ;
wire \my_slc|d0|Gates|Mux13~9_combout ;
wire \my_slc|d0|Gates|Mux13~combout ;
wire \Data[3]~input_o ;
wire \S[3]~input_o ;
wire \my_slc|d0|MDR_REG|DataOut~21_combout ;
wire \my_slc|d0|Gates|Mux12~1_combout ;
wire \my_slc|d0|REG_FILE|regout~47_combout ;
wire \my_slc|d0|REG_FILE|regout[7][3]~q ;
wire \my_slc|d0|REG_FILE|regout[5][3]~q ;
wire \my_slc|d0|REG_FILE|regout[6][3]~feeder_combout ;
wire \my_slc|d0|REG_FILE|regout[6][3]~q ;
wire \my_slc|d0|REG_FILE|regout[4][3]~q ;
wire \my_slc|d0|REG_FILE|Mux12~0_combout ;
wire \my_slc|d0|REG_FILE|Mux12~1_combout ;
wire \my_slc|d0|REG_FILE|regout[3][3]~q ;
wire \my_slc|d0|REG_FILE|regout[2][3]~q ;
wire \my_slc|d0|REG_FILE|regout[1][3]~feeder_combout ;
wire \my_slc|d0|REG_FILE|regout[1][3]~q ;
wire \my_slc|d0|REG_FILE|regout[0][3]~q ;
wire \my_slc|d0|REG_FILE|Mux12~2_combout ;
wire \my_slc|d0|REG_FILE|Mux12~3_combout ;
wire \my_slc|d0|REG_FILE|Mux12~4_combout ;
wire \my_slc|d0|ADDR1_MUX|Output[3]~6_combout ;
wire \my_slc|d0|MAR_REG|DataOut~5_combout ;
wire \my_slc|d0|ADDR2_MUX|Mux12~0_combout ;
wire \my_slc|d0|ADDER_OUTPUT[2]~5 ;
wire \my_slc|d0|ADDER_OUTPUT[3]~6_combout ;
wire \my_slc|d0|Gates|Mux12~2_combout ;
wire \my_slc|d0|new_ALU|Add0~5 ;
wire \my_slc|d0|new_ALU|Add0~6_combout ;
wire \my_slc|d0|Gates|Mux12~3_combout ;
wire \my_slc|d0|Gates|Mux12~4_combout ;
wire \my_slc|d0|MDR_REG|DataOut[3]~0_combout ;
wire \my_slc|d0|Equal1~0_combout ;
wire \my_slc|d0|Equal1~1_combout ;
wire \my_slc|d0|Equal1~2_combout ;
wire \my_slc|d0|Equal1~3_combout ;
wire \my_slc|d0|Equal1~4_combout ;
wire \my_slc|d0|NZP|ZOut~q ;
wire \my_slc|d0|BENABLE|DataOut~1_combout ;
wire \my_slc|d0|PIN~0_combout ;
wire \my_slc|d0|PIN~1_combout ;
wire \my_slc|d0|PIN~2_combout ;
wire \my_slc|d0|PIN~3_combout ;
wire \my_slc|d0|NZP|POut~q ;
wire \my_slc|d0|BENABLE|DataOut~0_combout ;
wire \my_slc|d0|BENABLE|DataOut~2_combout ;
wire \my_slc|d0|BENABLE|DataOut~q ;
wire \my_slc|state_controller|Decoder0~8_combout ;
wire \my_slc|state_controller|State~50_combout ;
wire \my_slc|state_controller|State.S_00~q ;
wire \my_slc|state_controller|State~38_combout ;
wire \my_slc|state_controller|State.S_22~q ;
wire \my_slc|d0|ADDR2_MUX|Mux11~0_combout ;
wire \my_slc|d0|ADDR1_MUX|Output[4]~7_combout ;
wire \my_slc|d0|ADDER_OUTPUT[3]~7 ;
wire \my_slc|d0|ADDER_OUTPUT[4]~8_combout ;
wire \my_slc|d0|Gates|Mux11~1_combout ;
wire \my_slc|d0|new_ALU|Add0~7 ;
wire \my_slc|d0|new_ALU|Add0~8_combout ;
wire \my_slc|d0|Gates|Mux11~2_combout ;
wire \my_slc|d0|Gates|Mux11~3_combout ;
wire \my_slc|d0|MDR_REG|DataOut[4]~1_combout ;
wire \my_slc|d0|REG_FILE|regout~48_combout ;
wire \my_slc|d0|REG_FILE|regout[5][4]~feeder_combout ;
wire \my_slc|d0|REG_FILE|regout[5][4]~q ;
wire \my_slc|d0|REG_FILE|regout[7][4]~q ;
wire \my_slc|d0|REG_FILE|regout[6][4]~feeder_combout ;
wire \my_slc|d0|REG_FILE|regout[6][4]~q ;
wire \my_slc|d0|REG_FILE|regout[4][4]~q ;
wire \my_slc|d0|REG_FILE|Mux11~0_combout ;
wire \my_slc|d0|REG_FILE|Mux11~1_combout ;
wire \my_slc|d0|REG_FILE|regout[3][4]~q ;
wire \my_slc|d0|REG_FILE|regout[2][4]~q ;
wire \my_slc|d0|REG_FILE|regout[1][4]~feeder_combout ;
wire \my_slc|d0|REG_FILE|regout[1][4]~q ;
wire \my_slc|d0|REG_FILE|regout[0][4]~q ;
wire \my_slc|d0|REG_FILE|Mux11~2_combout ;
wire \my_slc|d0|REG_FILE|Mux11~3_combout ;
wire \my_slc|d0|REG_FILE|Mux11~4_combout ;
wire \my_slc|d0|new_ALU|Add0~9 ;
wire \my_slc|d0|new_ALU|Add0~10_combout ;
wire \my_slc|d0|ADDR1_MUX|Output[5]~8_combout ;
wire \my_slc|d0|ADDR2_MUX|Mux10~0_combout ;
wire \my_slc|d0|ADDER_OUTPUT[4]~9 ;
wire \my_slc|d0|ADDER_OUTPUT[5]~10_combout ;
wire \my_slc|d0|Gates|Mux10~1_combout ;
wire \my_slc|d0|Gates|Mux10~2_combout ;
wire \my_slc|d0|Gates|Mux10~3_combout ;
wire \my_slc|d0|MDR_REG|DataOut[5]~2_combout ;
wire \my_slc|d0|REG_FILE|regout~49_combout ;
wire \my_slc|d0|REG_FILE|regout[7][5]~q ;
wire \my_slc|d0|REG_FILE|regout[5][5]~q ;
wire \my_slc|d0|REG_FILE|regout[6][5]~feeder_combout ;
wire \my_slc|d0|REG_FILE|regout[6][5]~q ;
wire \my_slc|d0|REG_FILE|regout[4][5]~q ;
wire \my_slc|d0|REG_FILE|Mux10~0_combout ;
wire \my_slc|d0|REG_FILE|Mux10~1_combout ;
wire \my_slc|d0|REG_FILE|regout[2][5]~q ;
wire \my_slc|d0|REG_FILE|regout[3][5]~q ;
wire \my_slc|d0|REG_FILE|regout[1][5]~q ;
wire \my_slc|d0|REG_FILE|regout[0][5]~q ;
wire \my_slc|d0|REG_FILE|Mux10~2_combout ;
wire \my_slc|d0|REG_FILE|Mux10~3_combout ;
wire \my_slc|d0|REG_FILE|Mux10~4_combout ;
wire \my_slc|d0|new_ALU|Add0~11 ;
wire \my_slc|d0|new_ALU|Add0~13 ;
wire \my_slc|d0|new_ALU|Add0~14_combout ;
wire \my_slc|d0|ADDR1_MUX|Output[7]~10_combout ;
wire \my_slc|d0|ADDR2_MUX|Mux9~0_combout ;
wire \my_slc|d0|ADDR2_MUX|Mux8~0_combout ;
wire \my_slc|d0|ADDR2_MUX|Mux9~1_combout ;
wire \my_slc|d0|ADDR1_MUX|Output[6]~9_combout ;
wire \my_slc|d0|ADDER_OUTPUT[5]~11 ;
wire \my_slc|d0|ADDER_OUTPUT[6]~13 ;
wire \my_slc|d0|ADDER_OUTPUT[7]~14_combout ;
wire \my_slc|d0|Gates|Mux8~1_combout ;
wire \my_slc|d0|Gates|Mux8~2_combout ;
wire \my_slc|d0|Gates|Mux8~3_combout ;
wire \my_slc|d0|MDR_REG|DataOut[7]~4_combout ;
wire \my_slc|d0|MAR_REG|DataOut~9_combout ;
wire \my_slc|d0|SR1_MUX|Output[1]~1_combout ;
wire \my_slc|d0|REG_FILE|regout~53_combout ;
wire \my_slc|d0|REG_FILE|regout[3][9]~q ;
wire \my_slc|d0|REG_FILE|regout[2][9]~q ;
wire \my_slc|d0|REG_FILE|regout[1][9]~feeder_combout ;
wire \my_slc|d0|REG_FILE|regout[1][9]~q ;
wire \my_slc|d0|REG_FILE|regout[0][9]~q ;
wire \my_slc|d0|REG_FILE|Mux6~2_combout ;
wire \my_slc|d0|REG_FILE|Mux6~3_combout ;
wire \my_slc|d0|REG_FILE|regout[7][9]~q ;
wire \my_slc|d0|REG_FILE|regout[5][9]~q ;
wire \my_slc|d0|REG_FILE|regout[6][9]~feeder_combout ;
wire \my_slc|d0|REG_FILE|regout[6][9]~q ;
wire \my_slc|d0|REG_FILE|regout[4][9]~q ;
wire \my_slc|d0|REG_FILE|Mux6~0_combout ;
wire \my_slc|d0|REG_FILE|Mux6~1_combout ;
wire \my_slc|d0|REG_FILE|Mux6~4_combout ;
wire \my_slc|d0|new_ALU|Add0~15 ;
wire \my_slc|d0|new_ALU|Add0~17 ;
wire \my_slc|d0|new_ALU|Add0~18_combout ;
wire \my_slc|d0|ADDR2_MUX|Mux6~0_combout ;
wire \my_slc|d0|ADDR2_MUX|Mux6~1_combout ;
wire \my_slc|d0|ADDR1_MUX|Output[9]~12_combout ;
wire \my_slc|d0|ADDR1_MUX|Output[8]~11_combout ;
wire \my_slc|d0|ADDR2_MUX|Mux7~0_combout ;
wire \my_slc|d0|ADDER_OUTPUT[7]~15 ;
wire \my_slc|d0|ADDER_OUTPUT[8]~17 ;
wire \my_slc|d0|ADDER_OUTPUT[9]~18_combout ;
wire \my_slc|d0|Gates|Mux6~1_combout ;
wire \my_slc|d0|Gates|Mux6~2_combout ;
wire \my_slc|d0|Gates|Mux6~3_combout ;
wire \my_slc|d0|MDR_REG|DataOut[9]~6_combout ;
wire \my_slc|d0|MAR_REG|DataOut~11_combout ;
wire \my_slc|d0|SR1_MUX|Output[0]~0_combout ;
wire \my_slc|d0|REG_FILE|regout~54_combout ;
wire \my_slc|d0|REG_FILE|regout[5][10]~q ;
wire \my_slc|d0|REG_FILE|regout[7][10]~q ;
wire \my_slc|d0|REG_FILE|regout[6][10]~feeder_combout ;
wire \my_slc|d0|REG_FILE|regout[6][10]~q ;
wire \my_slc|d0|REG_FILE|regout[4][10]~q ;
wire \my_slc|d0|REG_FILE|Mux5~0_combout ;
wire \my_slc|d0|REG_FILE|Mux5~1_combout ;
wire \my_slc|d0|REG_FILE|regout[3][10]~q ;
wire \my_slc|d0|REG_FILE|regout[2][10]~q ;
wire \my_slc|d0|REG_FILE|regout[1][10]~feeder_combout ;
wire \my_slc|d0|REG_FILE|regout[1][10]~q ;
wire \my_slc|d0|REG_FILE|regout[0][10]~q ;
wire \my_slc|d0|REG_FILE|Mux5~2_combout ;
wire \my_slc|d0|REG_FILE|Mux5~3_combout ;
wire \my_slc|d0|REG_FILE|Mux5~4_combout ;
wire \my_slc|d0|new_ALU|Add0~19 ;
wire \my_slc|d0|new_ALU|Add0~20_combout ;
wire \my_slc|d0|ADDR1_MUX|Output[10]~13_combout ;
wire \my_slc|d0|ADDR2_MUX|Mux0~0_combout ;
wire \my_slc|d0|ADDR2_MUX|Mux0~1_combout ;
wire \my_slc|d0|ADDER_OUTPUT[9]~19 ;
wire \my_slc|d0|ADDER_OUTPUT[10]~20_combout ;
wire \my_slc|d0|Gates|Mux5~1_combout ;
wire \my_slc|d0|Gates|Mux5~2_combout ;
wire \my_slc|d0|Gates|Mux5~3_combout ;
wire \my_slc|d0|MDR_REG|DataOut[10]~7_combout ;
wire \my_slc|d0|MAR_REG|DataOut~12_combout ;
wire \my_slc|d0|REG_FILE|regout~38_combout ;
wire \my_slc|d0|REG_FILE|regout~39_combout ;
wire \my_slc|d0|REG_FILE|regout[7][11]~q ;
wire \my_slc|d0|REG_FILE|regout[5][11]~q ;
wire \my_slc|d0|REG_FILE|regout[6][11]~feeder_combout ;
wire \my_slc|d0|REG_FILE|regout[6][11]~q ;
wire \my_slc|d0|REG_FILE|regout[4][11]~q ;
wire \my_slc|d0|REG_FILE|Mux4~0_combout ;
wire \my_slc|d0|REG_FILE|Mux4~1_combout ;
wire \my_slc|d0|REG_FILE|regout[3][11]~q ;
wire \my_slc|d0|REG_FILE|regout[2][11]~q ;
wire \my_slc|d0|REG_FILE|regout[1][11]~feeder_combout ;
wire \my_slc|d0|REG_FILE|regout[1][11]~q ;
wire \my_slc|d0|REG_FILE|regout[0][11]~q ;
wire \my_slc|d0|REG_FILE|Mux4~2_combout ;
wire \my_slc|d0|REG_FILE|Mux4~3_combout ;
wire \my_slc|d0|REG_FILE|Mux4~4_combout ;
wire \my_slc|d0|ADDR1_MUX|Output[11]~14_combout ;
wire \my_slc|d0|ADDER_OUTPUT[10]~21 ;
wire \my_slc|d0|ADDER_OUTPUT[11]~22_combout ;
wire \my_slc|d0|Gates|Mux4~1_combout ;
wire \my_slc|d0|new_ALU|Add0~21 ;
wire \my_slc|d0|new_ALU|Add0~22_combout ;
wire \my_slc|d0|Gates|Mux4~2_combout ;
wire \my_slc|d0|Gates|Mux4~3_combout ;
wire \my_slc|d0|MDR_REG|DataOut[11]~8_combout ;
wire \my_slc|d0|MAR_REG|DataOut~13_combout ;
wire \my_slc|d0|IR_REG|DataOut[11]~feeder_combout ;
wire \my_slc|d0|REG_FILE|regout~41_combout ;
wire \my_slc|d0|REG_FILE|regout[1][8]~q ;
wire \my_slc|d0|REG_FILE|regout[0][8]~q ;
wire \my_slc|d0|REG_FILE|Mux7~2_combout ;
wire \my_slc|d0|REG_FILE|regout[2][8]~q ;
wire \my_slc|d0|REG_FILE|regout[3][8]~q ;
wire \my_slc|d0|REG_FILE|Mux7~3_combout ;
wire \my_slc|d0|REG_FILE|regout[5][8]~feeder_combout ;
wire \my_slc|d0|REG_FILE|regout[5][8]~q ;
wire \my_slc|d0|REG_FILE|regout[7][8]~q ;
wire \my_slc|d0|REG_FILE|regout[6][8]~feeder_combout ;
wire \my_slc|d0|REG_FILE|regout[6][8]~q ;
wire \my_slc|d0|REG_FILE|regout[4][8]~q ;
wire \my_slc|d0|REG_FILE|Mux7~0_combout ;
wire \my_slc|d0|REG_FILE|Mux7~1_combout ;
wire \my_slc|d0|REG_FILE|Mux7~4_combout ;
wire \my_slc|d0|new_ALU|Add0~16_combout ;
wire \my_slc|d0|ADDER_OUTPUT[8]~16_combout ;
wire \my_slc|d0|Gates|Mux7~1_combout ;
wire \my_slc|d0|Gates|Mux7~2_combout ;
wire \my_slc|d0|Gates|Mux7~3_combout ;
wire \my_slc|d0|MDR_REG|DataOut[8]~5_combout ;
wire \my_slc|d0|MAR_REG|DataOut~10_combout ;
wire \my_slc|d0|SR1_MUX|Output[2]~2_combout ;
wire \my_slc|d0|REG_FILE|regout~58_combout ;
wire \my_slc|d0|REG_FILE|regout[6][14]~feeder_combout ;
wire \my_slc|d0|REG_FILE|regout[6][14]~q ;
wire \my_slc|d0|REG_FILE|regout[4][14]~q ;
wire \my_slc|d0|REG_FILE|Mux1~0_combout ;
wire \my_slc|d0|REG_FILE|regout[5][14]~q ;
wire \my_slc|d0|REG_FILE|regout[7][14]~q ;
wire \my_slc|d0|REG_FILE|Mux1~1_combout ;
wire \my_slc|d0|REG_FILE|regout[3][14]~feeder_combout ;
wire \my_slc|d0|REG_FILE|regout[3][14]~q ;
wire \my_slc|d0|REG_FILE|regout[2][14]~q ;
wire \my_slc|d0|REG_FILE|regout[1][14]~feeder_combout ;
wire \my_slc|d0|REG_FILE|regout[1][14]~q ;
wire \my_slc|d0|REG_FILE|regout[0][14]~q ;
wire \my_slc|d0|REG_FILE|Mux1~2_combout ;
wire \my_slc|d0|REG_FILE|Mux1~3_combout ;
wire \my_slc|d0|REG_FILE|Mux1~4_combout ;
wire \my_slc|d0|REG_FILE|regout~57_combout ;
wire \my_slc|d0|REG_FILE|regout[7][13]~feeder_combout ;
wire \my_slc|d0|REG_FILE|regout[7][13]~q ;
wire \my_slc|d0|REG_FILE|regout[5][13]~q ;
wire \my_slc|d0|REG_FILE|regout[6][13]~feeder_combout ;
wire \my_slc|d0|REG_FILE|regout[6][13]~q ;
wire \my_slc|d0|REG_FILE|regout[4][13]~q ;
wire \my_slc|d0|REG_FILE|Mux2~0_combout ;
wire \my_slc|d0|REG_FILE|Mux2~1_combout ;
wire \my_slc|d0|REG_FILE|regout[3][13]~q ;
wire \my_slc|d0|REG_FILE|regout[2][13]~q ;
wire \my_slc|d0|REG_FILE|regout[1][13]~feeder_combout ;
wire \my_slc|d0|REG_FILE|regout[1][13]~q ;
wire \my_slc|d0|REG_FILE|regout[0][13]~q ;
wire \my_slc|d0|REG_FILE|Mux2~2_combout ;
wire \my_slc|d0|REG_FILE|Mux2~3_combout ;
wire \my_slc|d0|REG_FILE|Mux2~4_combout ;
wire \my_slc|d0|REG_FILE|regout~56_combout ;
wire \my_slc|d0|REG_FILE|regout[6][12]~feeder_combout ;
wire \my_slc|d0|REG_FILE|regout[6][12]~q ;
wire \my_slc|d0|REG_FILE|regout[4][12]~q ;
wire \my_slc|d0|REG_FILE|Mux3~0_combout ;
wire \my_slc|d0|REG_FILE|regout[7][12]~q ;
wire \my_slc|d0|REG_FILE|regout[5][12]~q ;
wire \my_slc|d0|REG_FILE|Mux3~1_combout ;
wire \my_slc|d0|REG_FILE|regout[3][12]~feeder_combout ;
wire \my_slc|d0|REG_FILE|regout[3][12]~q ;
wire \my_slc|d0|REG_FILE|regout[2][12]~q ;
wire \my_slc|d0|REG_FILE|regout[1][12]~feeder_combout ;
wire \my_slc|d0|REG_FILE|regout[1][12]~q ;
wire \my_slc|d0|REG_FILE|regout[0][12]~q ;
wire \my_slc|d0|REG_FILE|Mux3~2_combout ;
wire \my_slc|d0|REG_FILE|Mux3~3_combout ;
wire \my_slc|d0|REG_FILE|Mux3~4_combout ;
wire \my_slc|d0|new_ALU|Add0~23 ;
wire \my_slc|d0|new_ALU|Add0~25 ;
wire \my_slc|d0|new_ALU|Add0~27 ;
wire \my_slc|d0|new_ALU|Add0~28_combout ;
wire \my_slc|d0|ADDR1_MUX|Output[14]~17_combout ;
wire \my_slc|d0|ADDR1_MUX|Output[13]~16_combout ;
wire \my_slc|d0|ADDR1_MUX|Output[12]~15_combout ;
wire \my_slc|d0|ADDER_OUTPUT[11]~23 ;
wire \my_slc|d0|ADDER_OUTPUT[12]~25 ;
wire \my_slc|d0|ADDER_OUTPUT[13]~27 ;
wire \my_slc|d0|ADDER_OUTPUT[14]~28_combout ;
wire \my_slc|d0|Gates|Mux1~1_combout ;
wire \my_slc|d0|Gates|Mux1~2_combout ;
wire \my_slc|d0|Gates|Mux1~3_combout ;
wire \my_slc|d0|MDR_REG|DataOut[14]~11_combout ;
wire \my_slc|d0|MAR_REG|DataOut~16_combout ;
wire \my_slc|state_controller|Decoder0~4_combout ;
wire \my_slc|state_controller|State~42_combout ;
wire \my_slc|state_controller|State.S_09~q ;
wire \my_slc|d0|ADDER_OUTPUT[13]~26_combout ;
wire \my_slc|d0|Gates|Mux2~1_combout ;
wire \my_slc|d0|new_ALU|Add0~26_combout ;
wire \my_slc|d0|Gates|Mux2~2_combout ;
wire \my_slc|d0|Gates|Mux2~3_combout ;
wire \my_slc|d0|MDR_REG|DataOut[13]~10_combout ;
wire \my_slc|d0|MAR_REG|DataOut~15_combout ;
wire \my_slc|state_controller|Decoder0~3_combout ;
wire \my_slc|state_controller|State~41_combout ;
wire \my_slc|state_controller|State.S_12~q ;
wire \my_slc|state_controller|WideOr26~0_combout ;
wire \my_slc|d0|ADDR1_MUX|Output[0]~0_combout ;
wire \my_slc|d0|ADDR1_MUX|Output[0]~1_combout ;
wire \my_slc|d0|ADDER_OUTPUT[0]~0_combout ;
wire \my_slc|d0|PC_REG|DataOut[10]~19_combout ;
wire \my_slc|d0|PC_REG|DataOut[0]~17 ;
wire \my_slc|d0|PC_REG|DataOut[1]~20_combout ;
wire \my_slc|d0|PC_REG|DataOut[1]~21 ;
wire \my_slc|d0|PC_REG|DataOut[2]~22_combout ;
wire \my_slc|d0|PC_REG|DataOut[2]~23 ;
wire \my_slc|d0|PC_REG|DataOut[3]~24_combout ;
wire \my_slc|d0|PC_REG|DataOut[3]~25 ;
wire \my_slc|d0|PC_REG|DataOut[4]~26_combout ;
wire \my_slc|d0|PC_REG|DataOut[4]~27 ;
wire \my_slc|d0|PC_REG|DataOut[5]~28_combout ;
wire \my_slc|d0|PC_REG|DataOut[5]~29 ;
wire \my_slc|d0|PC_REG|DataOut[6]~30_combout ;
wire \my_slc|d0|ADDER_OUTPUT[6]~12_combout ;
wire \my_slc|d0|PC_REG|DataOut[6]~31 ;
wire \my_slc|d0|PC_REG|DataOut[7]~32_combout ;
wire \my_slc|d0|PC_REG|DataOut[7]~33 ;
wire \my_slc|d0|PC_REG|DataOut[8]~34_combout ;
wire \my_slc|d0|PC_REG|DataOut[8]~35 ;
wire \my_slc|d0|PC_REG|DataOut[9]~36_combout ;
wire \my_slc|d0|PC_REG|DataOut[9]~37 ;
wire \my_slc|d0|PC_REG|DataOut[10]~38_combout ;
wire \my_slc|d0|PC_REG|DataOut[10]~39 ;
wire \my_slc|d0|PC_REG|DataOut[11]~40_combout ;
wire \my_slc|d0|PC_REG|DataOut[11]~41 ;
wire \my_slc|d0|PC_REG|DataOut[12]~42_combout ;
wire \my_slc|d0|ADDER_OUTPUT[12]~24_combout ;
wire \my_slc|d0|PC_REG|DataOut[12]~43 ;
wire \my_slc|d0|PC_REG|DataOut[13]~44_combout ;
wire \my_slc|d0|PC_REG|DataOut[13]~45 ;
wire \my_slc|d0|PC_REG|DataOut[14]~46_combout ;
wire \my_slc|d0|PC_REG|DataOut[14]~47 ;
wire \my_slc|d0|PC_REG|DataOut[15]~48_combout ;
wire \my_slc|d0|REG_FILE|regout~59_combout ;
wire \my_slc|d0|REG_FILE|regout[7][15]~q ;
wire \my_slc|d0|REG_FILE|regout[5][15]~q ;
wire \my_slc|d0|REG_FILE|regout[6][15]~feeder_combout ;
wire \my_slc|d0|REG_FILE|regout[6][15]~q ;
wire \my_slc|d0|REG_FILE|regout[4][15]~q ;
wire \my_slc|d0|REG_FILE|Mux0~0_combout ;
wire \my_slc|d0|REG_FILE|Mux0~1_combout ;
wire \my_slc|d0|REG_FILE|regout[2][15]~q ;
wire \my_slc|d0|REG_FILE|regout[3][15]~q ;
wire \my_slc|d0|REG_FILE|regout[0][15]~q ;
wire \my_slc|d0|REG_FILE|regout[1][15]~feeder_combout ;
wire \my_slc|d0|REG_FILE|regout[1][15]~q ;
wire \my_slc|d0|REG_FILE|Mux0~2_combout ;
wire \my_slc|d0|REG_FILE|Mux0~3_combout ;
wire \my_slc|d0|REG_FILE|Mux0~4_combout ;
wire \my_slc|d0|ADDR1_MUX|Output[15]~18_combout ;
wire \my_slc|d0|ADDER_OUTPUT[14]~29 ;
wire \my_slc|d0|ADDER_OUTPUT[15]~30_combout ;
wire \my_slc|d0|MDR_REG|DataOut[15]~feeder_combout ;
wire \Data[15]~input_o ;
wire \S[15]~input_o ;
wire \my_slc|d0|MDR_REG|DataOut~33_combout ;
wire \my_slc|d0|Gates|Mux0~0_combout ;
wire \my_slc|d0|new_ALU|Add0~29 ;
wire \my_slc|d0|new_ALU|Add0~30_combout ;
wire \my_slc|d0|Gates|Mux0~1_combout ;
wire \my_slc|d0|Gates|Mux0~2_combout ;
wire \my_slc|d0|Gates|Mux0~3_combout ;
wire \my_slc|d0|MDR_REG|DataOut[15]~12_combout ;
wire \my_slc|d0|MAR_REG|DataOut~17_combout ;
wire \my_slc|state_controller|Decoder0~7_combout ;
wire \my_slc|state_controller|State~46_combout ;
wire \my_slc|state_controller|State.S_04~q ;
wire \my_slc|state_controller|State~37_combout ;
wire \my_slc|state_controller|State.S_21~q ;
wire \my_slc|d0|PC_REG|DataOut[10]~18_combout ;
wire \Continue~input_o ;
wire \my_slc|state_controller|Decoder0~0_combout ;
wire \my_slc|state_controller|Selector0~0_combout ;
wire \my_slc|state_controller|State.PauseIR1~q ;
wire \my_slc|state_controller|State~51_combout ;
wire \my_slc|state_controller|State.PauseIR2~q ;
wire \Run~input_o ;
wire \my_slc|state_controller|State~52_combout ;
wire \my_slc|state_controller|State.Halted~q ;
wire \my_slc|state_controller|Selector2~2_combout ;
wire \my_slc|state_controller|WideOr0~0_combout ;
wire \my_slc|state_controller|Selector2~0_combout ;
wire \my_slc|state_controller|Selector2~1_combout ;
wire \my_slc|state_controller|Selector2~3_combout ;
wire \my_slc|state_controller|State.S_18~q ;
wire \my_slc|state_controller|State~33_combout ;
wire \my_slc|state_controller|State.S_33_1~q ;
wire \my_slc|state_controller|State~31_combout ;
wire \my_slc|state_controller|State.S_33_2~q ;
wire \my_slc|state_controller|State~47_combout ;
wire \my_slc|state_controller|State.S_35~q ;
wire \my_slc|state_controller|State~49_combout ;
wire \my_slc|state_controller|State.S_32~q ;
wire \my_slc|state_controller|Decoder0~1_combout ;
wire \my_slc|state_controller|State~39_combout ;
wire \my_slc|state_controller|State.S_06~q ;
wire \my_slc|state_controller|State~34_combout ;
wire \my_slc|state_controller|State.S_25_1~q ;
wire \my_slc|state_controller|State~32_combout ;
wire \my_slc|state_controller|State.S_25_2~q ;
wire \my_slc|state_controller|State~48_combout ;
wire \my_slc|state_controller|State.S_27~feeder_combout ;
wire \my_slc|state_controller|State.S_27~q ;
wire \my_slc|state_controller|GateMDR~combout ;
wire \S[12]~input_o ;
wire \Data[12]~input_o ;
wire \my_slc|d0|MDR_REG|DataOut~30_combout ;
wire \my_slc|d0|Gates|Mux3~4_combout ;
wire \my_slc|d0|new_ALU|Add0~24_combout ;
wire \my_slc|d0|Gates|Mux3~5_combout ;
wire \my_slc|d0|Gates|Mux3~6_combout ;
wire \my_slc|d0|Gates|Mux3~7_combout ;
wire \my_slc|d0|MDR_REG|DataOut[12]~9_combout ;
wire \my_slc|d0|MAR_REG|DataOut~14_combout ;
wire \my_slc|state_controller|Decoder0~2_combout ;
wire \my_slc|state_controller|State~40_combout ;
wire \my_slc|state_controller|State.S_07~q ;
wire \my_slc|d0|Gates|Mux13~10_combout ;
wire \Data[6]~input_o ;
wire \S[6]~input_o ;
wire \my_slc|d0|MDR_REG|DataOut~24_combout ;
wire \my_slc|d0|Gates|Mux9~0_combout ;
wire \my_slc|d0|new_ALU|Add0~12_combout ;
wire \my_slc|d0|Gates|Mux9~1_combout ;
wire \my_slc|d0|Gates|Mux9~2_combout ;
wire \my_slc|d0|Gates|Mux9~3_combout ;
wire \my_slc|d0|MDR_REG|DataOut[6]~3_combout ;
wire \my_slc|d0|MAR_REG|DataOut~8_combout ;
wire \my_slc|d0|MAR_REG|DataOut[6]~feeder_combout ;
wire \my_slc|d0|MAR_REG|DataOut[3]~2_combout ;
wire \my_slc|d0|MAR_REG|DataOut[5]~feeder_combout ;
wire \my_slc|d0|MAR_REG|DataOut[4]~feeder_combout ;
wire \my_slc|memory_subsystem|Equal0~1_combout ;
wire \my_slc|d0|MAR_REG|DataOut[10]~feeder_combout ;
wire \my_slc|d0|MAR_REG|DataOut[9]~feeder_combout ;
wire \my_slc|d0|MAR_REG|DataOut[8]~feeder_combout ;
wire \my_slc|memory_subsystem|Equal0~2_combout ;
wire \my_slc|d0|MAR_REG|DataOut[13]~feeder_combout ;
wire \my_slc|d0|MAR_REG|DataOut[14]~feeder_combout ;
wire \my_slc|d0|MAR_REG|DataOut[12]~feeder_combout ;
wire \my_slc|memory_subsystem|Equal0~3_combout ;
wire \my_slc|d0|MAR_REG|DataOut[0]~feeder_combout ;
wire \my_slc|d0|MAR_REG|DataOut[1]~feeder_combout ;
wire \my_slc|d0|MAR_REG|DataOut[2]~feeder_combout ;
wire \my_slc|memory_subsystem|Equal0~0_combout ;
wire \my_slc|memory_subsystem|Equal0~4_combout ;
wire \Data[0]~input_o ;
wire \my_slc|d0|MDR_REG|DataOut~14_combout ;
wire \my_slc|d0|MDR_REG|DataOut~15_combout ;
wire \my_slc|tr0|Data_write_buffer[1]~feeder_combout ;
wire \my_slc|tr0|Data_write_buffer[4]~feeder_combout ;
wire \my_slc|tr0|Data_write_buffer[7]~feeder_combout ;
wire \my_slc|tr0|Data_write_buffer[9]~feeder_combout ;
wire \my_slc|tr0|Data_write_buffer[10]~feeder_combout ;
wire \my_slc|tr0|Data_write_buffer[13]~feeder_combout ;
wire \my_slc|tr0|Data_write_buffer[14]~feeder_combout ;
wire \my_slc|tr0|Data_write_buffer[15]~feeder_combout ;
wire \my_slc|d0|LED~0_combout ;
wire \my_slc|d0|LED~1_combout ;
wire \my_slc|d0|LED~2_combout ;
wire \my_slc|d0|LED~3_combout ;
wire \my_slc|d0|LED~4_combout ;
wire \my_slc|d0|LED~5_combout ;
wire \my_slc|d0|LED~6_combout ;
wire \my_slc|d0|LED~7_combout ;
wire \my_slc|d0|LED~8_combout ;
wire \my_slc|d0|LED~9_combout ;
wire \my_slc|d0|LED~10_combout ;
wire \my_slc|d0|LED~11_combout ;
wire \my_slc|memory_subsystem|hex_data~3_combout ;
wire \my_slc|memory_subsystem|hex_data[6]~18_combout ;
wire \my_slc|memory_subsystem|hex_data~2_combout ;
wire \my_slc|memory_subsystem|hex_data~5_combout ;
wire \my_slc|memory_subsystem|hex_data~4_combout ;
wire \my_slc|hex_driver0|WideOr6~0_combout ;
wire \my_slc|hex_driver0|WideOr5~0_combout ;
wire \my_slc|hex_driver0|WideOr4~0_combout ;
wire \my_slc|hex_driver0|WideOr3~0_combout ;
wire \my_slc|hex_driver0|WideOr2~0_combout ;
wire \my_slc|hex_driver0|WideOr1~0_combout ;
wire \my_slc|hex_driver0|WideOr0~0_combout ;
wire \my_slc|memory_subsystem|hex_data~6_combout ;
wire \my_slc|memory_subsystem|hex_data~9_combout ;
wire \my_slc|memory_subsystem|hex_data~7_combout ;
wire \my_slc|memory_subsystem|hex_data~8_combout ;
wire \my_slc|hex_driver1|WideOr6~0_combout ;
wire \my_slc|hex_driver1|WideOr5~0_combout ;
wire \my_slc|hex_driver1|WideOr4~0_combout ;
wire \my_slc|hex_driver1|WideOr3~0_combout ;
wire \my_slc|hex_driver1|WideOr2~0_combout ;
wire \my_slc|hex_driver1|WideOr1~0_combout ;
wire \my_slc|hex_driver1|WideOr0~0_combout ;
wire \my_slc|memory_subsystem|hex_data~11_combout ;
wire \my_slc|memory_subsystem|hex_data~12_combout ;
wire \my_slc|memory_subsystem|hex_data~13_combout ;
wire \my_slc|memory_subsystem|hex_data~10_combout ;
wire \my_slc|hex_driver2|WideOr6~0_combout ;
wire \my_slc|hex_driver2|WideOr5~0_combout ;
wire \my_slc|hex_driver2|WideOr4~0_combout ;
wire \my_slc|hex_driver2|WideOr3~0_combout ;
wire \my_slc|hex_driver2|WideOr2~0_combout ;
wire \my_slc|hex_driver2|WideOr1~0_combout ;
wire \my_slc|hex_driver2|WideOr0~0_combout ;
wire \my_slc|memory_subsystem|hex_data~16_combout ;
wire \my_slc|memory_subsystem|hex_data~17_combout ;
wire \my_slc|memory_subsystem|hex_data~14_combout ;
wire \my_slc|memory_subsystem|hex_data~15_combout ;
wire \my_slc|hex_driver3|WideOr6~0_combout ;
wire \my_slc|hex_driver3|WideOr5~0_combout ;
wire \my_slc|hex_driver3|WideOr4~0_combout ;
wire \my_slc|hex_driver3|WideOr3~0_combout ;
wire \my_slc|hex_driver3|WideOr2~0_combout ;
wire \my_slc|hex_driver3|WideOr1~0_combout ;
wire \my_slc|hex_driver3|WideOr0~0_combout ;
wire \my_slc|hex_driver4|WideOr6~0_combout ;
wire \my_slc|hex_driver4|WideOr5~0_combout ;
wire \my_slc|hex_driver4|WideOr4~0_combout ;
wire \my_slc|hex_driver4|WideOr3~0_combout ;
wire \my_slc|hex_driver4|WideOr2~0_combout ;
wire \my_slc|hex_driver4|WideOr1~0_combout ;
wire \my_slc|hex_driver4|WideOr0~0_combout ;
wire \my_slc|hex_driver5|WideOr6~0_combout ;
wire \my_slc|hex_driver5|WideOr5~0_combout ;
wire \my_slc|hex_driver5|WideOr4~0_combout ;
wire \my_slc|hex_driver5|WideOr3~0_combout ;
wire \my_slc|hex_driver5|WideOr2~0_combout ;
wire \my_slc|hex_driver5|WideOr1~0_combout ;
wire \my_slc|hex_driver5|WideOr0~0_combout ;
wire \my_slc|hex_driver6|WideOr6~0_combout ;
wire \my_slc|hex_driver6|WideOr5~0_combout ;
wire \my_slc|hex_driver6|WideOr4~0_combout ;
wire \my_slc|hex_driver6|WideOr3~0_combout ;
wire \my_slc|hex_driver6|WideOr2~0_combout ;
wire \my_slc|hex_driver6|WideOr1~0_combout ;
wire \my_slc|hex_driver6|WideOr0~0_combout ;
wire \my_slc|hex_driver7|WideOr6~0_combout ;
wire \my_slc|hex_driver7|WideOr5~0_combout ;
wire \my_slc|hex_driver7|WideOr4~0_combout ;
wire \my_slc|hex_driver7|WideOr3~0_combout ;
wire \my_slc|hex_driver7|WideOr2~0_combout ;
wire \my_slc|hex_driver7|WideOr1~0_combout ;
wire \my_slc|hex_driver7|WideOr0~0_combout ;
wire [15:0] \my_slc|tr0|Data_write_buffer ;
wire [1:0] \my_slc|state_controller|ALUK ;
wire [15:0] \my_slc|d0|PC_REG|DataOut ;
wire [15:0] \my_slc|d0|MDR_REG|DataOut ;
wire [15:0] \my_slc|tr0|Data_read_buffer ;
wire [15:0] \my_slc|d0|IR_REG|DataOut ;
wire [11:0] \my_slc|d0|LED ;
wire [15:0] \my_slc|memory_subsystem|hex_data ;
wire [15:0] \my_slc|d0|MAR_REG|DataOut ;


hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X5_Y0_N9
cycloneive_io_obuf \Data[0]~output (
	.i(\my_slc|tr0|Data_write_buffer [0]),
	.oe(\my_slc|state_controller|Mem_WE~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data[0]~output .bus_hold = "false";
defparam \Data[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N2
cycloneive_io_obuf \Data[1]~output (
	.i(\my_slc|tr0|Data_write_buffer [1]),
	.oe(\my_slc|state_controller|Mem_WE~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data[1]~output .bus_hold = "false";
defparam \Data[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N23
cycloneive_io_obuf \Data[2]~output (
	.i(\my_slc|tr0|Data_write_buffer [2]),
	.oe(\my_slc|state_controller|Mem_WE~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data[2]~output .bus_hold = "false";
defparam \Data[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N16
cycloneive_io_obuf \Data[3]~output (
	.i(\my_slc|tr0|Data_write_buffer [3]),
	.oe(\my_slc|state_controller|Mem_WE~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data[3]~output .bus_hold = "false";
defparam \Data[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N16
cycloneive_io_obuf \Data[4]~output (
	.i(\my_slc|tr0|Data_write_buffer [4]),
	.oe(\my_slc|state_controller|Mem_WE~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data[4]~output .bus_hold = "false";
defparam \Data[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N23
cycloneive_io_obuf \Data[5]~output (
	.i(\my_slc|tr0|Data_write_buffer [5]),
	.oe(\my_slc|state_controller|Mem_WE~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data[5]~output .bus_hold = "false";
defparam \Data[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N16
cycloneive_io_obuf \Data[6]~output (
	.i(\my_slc|tr0|Data_write_buffer [6]),
	.oe(\my_slc|state_controller|Mem_WE~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data[6]~output .bus_hold = "false";
defparam \Data[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N9
cycloneive_io_obuf \Data[7]~output (
	.i(\my_slc|tr0|Data_write_buffer [7]),
	.oe(\my_slc|state_controller|Mem_WE~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data[7]~output .bus_hold = "false";
defparam \Data[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N16
cycloneive_io_obuf \Data[8]~output (
	.i(\my_slc|tr0|Data_write_buffer [8]),
	.oe(\my_slc|state_controller|Mem_WE~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data[8]~output .bus_hold = "false";
defparam \Data[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y22_N23
cycloneive_io_obuf \Data[9]~output (
	.i(\my_slc|tr0|Data_write_buffer [9]),
	.oe(\my_slc|state_controller|Mem_WE~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data[9]~output .bus_hold = "false";
defparam \Data[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y17_N16
cycloneive_io_obuf \Data[10]~output (
	.i(\my_slc|tr0|Data_write_buffer [10]),
	.oe(\my_slc|state_controller|Mem_WE~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data[10]~output .bus_hold = "false";
defparam \Data[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y16_N16
cycloneive_io_obuf \Data[11]~output (
	.i(\my_slc|tr0|Data_write_buffer [11]),
	.oe(\my_slc|state_controller|Mem_WE~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data[11]~output .bus_hold = "false";
defparam \Data[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y7_N9
cycloneive_io_obuf \Data[12]~output (
	.i(\my_slc|tr0|Data_write_buffer [12]),
	.oe(\my_slc|state_controller|Mem_WE~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data[12]~output .bus_hold = "false";
defparam \Data[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N23
cycloneive_io_obuf \Data[13]~output (
	.i(\my_slc|tr0|Data_write_buffer [13]),
	.oe(\my_slc|state_controller|Mem_WE~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data[13]~output .bus_hold = "false";
defparam \Data[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N23
cycloneive_io_obuf \Data[14]~output (
	.i(\my_slc|tr0|Data_write_buffer [14]),
	.oe(\my_slc|state_controller|Mem_WE~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data[14]~output .bus_hold = "false";
defparam \Data[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N16
cycloneive_io_obuf \Data[15]~output (
	.i(\my_slc|tr0|Data_write_buffer [15]),
	.oe(\my_slc|state_controller|Mem_WE~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data[15]~output .bus_hold = "false";
defparam \Data[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N16
cycloneive_io_obuf \LED[0]~output (
	.i(\my_slc|d0|LED [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[0]~output .bus_hold = "false";
defparam \LED[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y73_N2
cycloneive_io_obuf \LED[1]~output (
	.i(\my_slc|d0|LED [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[1]~output .bus_hold = "false";
defparam \LED[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y73_N9
cycloneive_io_obuf \LED[2]~output (
	.i(\my_slc|d0|LED [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[2]~output .bus_hold = "false";
defparam \LED[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N16
cycloneive_io_obuf \LED[3]~output (
	.i(\my_slc|d0|LED [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[3]~output .bus_hold = "false";
defparam \LED[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N16
cycloneive_io_obuf \LED[4]~output (
	.i(\my_slc|d0|LED [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[4]~output .bus_hold = "false";
defparam \LED[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N9
cycloneive_io_obuf \LED[5]~output (
	.i(\my_slc|d0|LED [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[5]~output .bus_hold = "false";
defparam \LED[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N9
cycloneive_io_obuf \LED[6]~output (
	.i(\my_slc|d0|LED [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[6]~output .bus_hold = "false";
defparam \LED[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N2
cycloneive_io_obuf \LED[7]~output (
	.i(\my_slc|d0|LED [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[7]~output .bus_hold = "false";
defparam \LED[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N2
cycloneive_io_obuf \LED[8]~output (
	.i(\my_slc|d0|LED [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[8]~output .bus_hold = "false";
defparam \LED[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N23
cycloneive_io_obuf \LED[9]~output (
	.i(\my_slc|d0|LED [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[9]~output .bus_hold = "false";
defparam \LED[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N23
cycloneive_io_obuf \LED[10]~output (
	.i(\my_slc|d0|LED [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[10]~output .bus_hold = "false";
defparam \LED[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N23
cycloneive_io_obuf \LED[11]~output (
	.i(\my_slc|d0|LED [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[11]~output .bus_hold = "false";
defparam \LED[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N23
cycloneive_io_obuf \HEX0[0]~output (
	.i(\my_slc|hex_driver0|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N23
cycloneive_io_obuf \HEX0[1]~output (
	.i(\my_slc|hex_driver0|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N23
cycloneive_io_obuf \HEX0[2]~output (
	.i(\my_slc|hex_driver0|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y50_N2
cycloneive_io_obuf \HEX0[3]~output (
	.i(\my_slc|hex_driver0|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y54_N16
cycloneive_io_obuf \HEX0[4]~output (
	.i(\my_slc|hex_driver0|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y67_N16
cycloneive_io_obuf \HEX0[5]~output (
	.i(\my_slc|hex_driver0|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y69_N2
cycloneive_io_obuf \HEX0[6]~output (
	.i(!\my_slc|hex_driver0|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y41_N2
cycloneive_io_obuf \HEX1[0]~output (
	.i(\my_slc|hex_driver1|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y30_N9
cycloneive_io_obuf \HEX1[1]~output (
	.i(\my_slc|hex_driver1|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y25_N23
cycloneive_io_obuf \HEX1[2]~output (
	.i(\my_slc|hex_driver1|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y30_N2
cycloneive_io_obuf \HEX1[3]~output (
	.i(\my_slc|hex_driver1|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y20_N9
cycloneive_io_obuf \HEX1[4]~output (
	.i(\my_slc|hex_driver1|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y22_N2
cycloneive_io_obuf \HEX1[5]~output (
	.i(\my_slc|hex_driver1|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y28_N9
cycloneive_io_obuf \HEX1[6]~output (
	.i(!\my_slc|hex_driver1|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y17_N9
cycloneive_io_obuf \HEX2[0]~output (
	.i(\my_slc|hex_driver2|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y16_N2
cycloneive_io_obuf \HEX2[1]~output (
	.i(\my_slc|hex_driver2|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y19_N9
cycloneive_io_obuf \HEX2[2]~output (
	.i(\my_slc|hex_driver2|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y19_N2
cycloneive_io_obuf \HEX2[3]~output (
	.i(\my_slc|hex_driver2|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y18_N2
cycloneive_io_obuf \HEX2[4]~output (
	.i(\my_slc|hex_driver2|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y20_N2
cycloneive_io_obuf \HEX2[5]~output (
	.i(\my_slc|hex_driver2|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y21_N16
cycloneive_io_obuf \HEX2[6]~output (
	.i(!\my_slc|hex_driver2|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y25_N16
cycloneive_io_obuf \HEX3[0]~output (
	.i(\my_slc|hex_driver3|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[0]~output .bus_hold = "false";
defparam \HEX3[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y29_N2
cycloneive_io_obuf \HEX3[1]~output (
	.i(\my_slc|hex_driver3|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[1]~output .bus_hold = "false";
defparam \HEX3[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y0_N2
cycloneive_io_obuf \HEX3[2]~output (
	.i(\my_slc|hex_driver3|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[2]~output .bus_hold = "false";
defparam \HEX3[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y0_N2
cycloneive_io_obuf \HEX3[3]~output (
	.i(\my_slc|hex_driver3|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[3]~output .bus_hold = "false";
defparam \HEX3[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N23
cycloneive_io_obuf \HEX3[4]~output (
	.i(\my_slc|hex_driver3|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[4]~output .bus_hold = "false";
defparam \HEX3[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N9
cycloneive_io_obuf \HEX3[5]~output (
	.i(\my_slc|hex_driver3|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[5]~output .bus_hold = "false";
defparam \HEX3[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N2
cycloneive_io_obuf \HEX3[6]~output (
	.i(!\my_slc|hex_driver3|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[6]~output .bus_hold = "false";
defparam \HEX3[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y0_N23
cycloneive_io_obuf \HEX4[0]~output (
	.i(\my_slc|hex_driver4|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[0]~output .bus_hold = "false";
defparam \HEX4[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y0_N9
cycloneive_io_obuf \HEX4[1]~output (
	.i(\my_slc|hex_driver4|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[1]~output .bus_hold = "false";
defparam \HEX4[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N9
cycloneive_io_obuf \HEX4[2]~output (
	.i(\my_slc|hex_driver4|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[2]~output .bus_hold = "false";
defparam \HEX4[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N2
cycloneive_io_obuf \HEX4[3]~output (
	.i(\my_slc|hex_driver4|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[3]~output .bus_hold = "false";
defparam \HEX4[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N23
cycloneive_io_obuf \HEX4[4]~output (
	.i(\my_slc|hex_driver4|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[4]~output .bus_hold = "false";
defparam \HEX4[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N16
cycloneive_io_obuf \HEX4[5]~output (
	.i(\my_slc|hex_driver4|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[5]~output .bus_hold = "false";
defparam \HEX4[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N23
cycloneive_io_obuf \HEX4[6]~output (
	.i(!\my_slc|hex_driver4|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[6]~output .bus_hold = "false";
defparam \HEX4[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N9
cycloneive_io_obuf \HEX5[0]~output (
	.i(\my_slc|hex_driver5|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[0]~output .bus_hold = "false";
defparam \HEX5[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y0_N16
cycloneive_io_obuf \HEX5[1]~output (
	.i(\my_slc|hex_driver5|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[1]~output .bus_hold = "false";
defparam \HEX5[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y0_N16
cycloneive_io_obuf \HEX5[2]~output (
	.i(\my_slc|hex_driver5|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[2]~output .bus_hold = "false";
defparam \HEX5[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N2
cycloneive_io_obuf \HEX5[3]~output (
	.i(\my_slc|hex_driver5|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[3]~output .bus_hold = "false";
defparam \HEX5[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N9
cycloneive_io_obuf \HEX5[4]~output (
	.i(\my_slc|hex_driver5|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[4]~output .bus_hold = "false";
defparam \HEX5[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N16
cycloneive_io_obuf \HEX5[5]~output (
	.i(\my_slc|hex_driver5|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[5]~output .bus_hold = "false";
defparam \HEX5[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N2
cycloneive_io_obuf \HEX5[6]~output (
	.i(!\my_slc|hex_driver5|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[6]~output .bus_hold = "false";
defparam \HEX5[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N23
cycloneive_io_obuf \HEX6[0]~output (
	.i(\my_slc|hex_driver6|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX6[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX6[0]~output .bus_hold = "false";
defparam \HEX6[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N2
cycloneive_io_obuf \HEX6[1]~output (
	.i(\my_slc|hex_driver6|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX6[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX6[1]~output .bus_hold = "false";
defparam \HEX6[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N9
cycloneive_io_obuf \HEX6[2]~output (
	.i(\my_slc|hex_driver6|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX6[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX6[2]~output .bus_hold = "false";
defparam \HEX6[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N16
cycloneive_io_obuf \HEX6[3]~output (
	.i(\my_slc|hex_driver6|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX6[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX6[3]~output .bus_hold = "false";
defparam \HEX6[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N16
cycloneive_io_obuf \HEX6[4]~output (
	.i(\my_slc|hex_driver6|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX6[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX6[4]~output .bus_hold = "false";
defparam \HEX6[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N23
cycloneive_io_obuf \HEX6[5]~output (
	.i(\my_slc|hex_driver6|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX6[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX6[5]~output .bus_hold = "false";
defparam \HEX6[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N23
cycloneive_io_obuf \HEX6[6]~output (
	.i(!\my_slc|hex_driver6|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX6[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX6[6]~output .bus_hold = "false";
defparam \HEX6[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N16
cycloneive_io_obuf \HEX7[0]~output (
	.i(\my_slc|hex_driver7|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX7[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX7[0]~output .bus_hold = "false";
defparam \HEX7[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N9
cycloneive_io_obuf \HEX7[1]~output (
	.i(\my_slc|hex_driver7|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX7[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX7[1]~output .bus_hold = "false";
defparam \HEX7[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N23
cycloneive_io_obuf \HEX7[2]~output (
	.i(\my_slc|hex_driver7|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX7[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX7[2]~output .bus_hold = "false";
defparam \HEX7[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N16
cycloneive_io_obuf \HEX7[3]~output (
	.i(\my_slc|hex_driver7|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX7[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX7[3]~output .bus_hold = "false";
defparam \HEX7[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N2
cycloneive_io_obuf \HEX7[4]~output (
	.i(\my_slc|hex_driver7|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX7[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX7[4]~output .bus_hold = "false";
defparam \HEX7[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N9
cycloneive_io_obuf \HEX7[5]~output (
	.i(\my_slc|hex_driver7|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX7[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX7[5]~output .bus_hold = "false";
defparam \HEX7[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N23
cycloneive_io_obuf \HEX7[6]~output (
	.i(!\my_slc|hex_driver7|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX7[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX7[6]~output .bus_hold = "false";
defparam \HEX7[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N16
cycloneive_io_obuf \CE~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\CE~output_o ),
	.obar());
// synopsys translate_off
defparam \CE~output .bus_hold = "false";
defparam \CE~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N2
cycloneive_io_obuf \UB~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\UB~output_o ),
	.obar());
// synopsys translate_off
defparam \UB~output .bus_hold = "false";
defparam \UB~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N9
cycloneive_io_obuf \LB~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LB~output_o ),
	.obar());
// synopsys translate_off
defparam \LB~output .bus_hold = "false";
defparam \LB~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N23
cycloneive_io_obuf \OE~output (
	.i(!\my_slc|state_controller|WideOr21~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OE~output_o ),
	.obar());
// synopsys translate_off
defparam \OE~output .bus_hold = "false";
defparam \OE~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N23
cycloneive_io_obuf \WE~output (
	.i(!\my_slc|state_controller|Mem_WE~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\WE~output_o ),
	.obar());
// synopsys translate_off
defparam \WE~output .bus_hold = "false";
defparam \WE~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N2
cycloneive_io_obuf \ADDR[0]~output (
	.i(\my_slc|d0|MAR_REG|DataOut [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[0]~output .bus_hold = "false";
defparam \ADDR[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N2
cycloneive_io_obuf \ADDR[1]~output (
	.i(\my_slc|d0|MAR_REG|DataOut [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[1]~output .bus_hold = "false";
defparam \ADDR[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N16
cycloneive_io_obuf \ADDR[2]~output (
	.i(\my_slc|d0|MAR_REG|DataOut [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[2]~output .bus_hold = "false";
defparam \ADDR[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N2
cycloneive_io_obuf \ADDR[3]~output (
	.i(\my_slc|d0|MAR_REG|DataOut [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[3]~output .bus_hold = "false";
defparam \ADDR[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N9
cycloneive_io_obuf \ADDR[4]~output (
	.i(\my_slc|d0|MAR_REG|DataOut [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[4]~output .bus_hold = "false";
defparam \ADDR[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N16
cycloneive_io_obuf \ADDR[5]~output (
	.i(\my_slc|d0|MAR_REG|DataOut [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[5]~output .bus_hold = "false";
defparam \ADDR[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N23
cycloneive_io_obuf \ADDR[6]~output (
	.i(\my_slc|d0|MAR_REG|DataOut [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[6]~output .bus_hold = "false";
defparam \ADDR[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y5_N16
cycloneive_io_obuf \ADDR[7]~output (
	.i(\my_slc|d0|MAR_REG|DataOut [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[7]~output .bus_hold = "false";
defparam \ADDR[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N16
cycloneive_io_obuf \ADDR[8]~output (
	.i(\my_slc|d0|MAR_REG|DataOut [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[8]~output .bus_hold = "false";
defparam \ADDR[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y31_N16
cycloneive_io_obuf \ADDR[9]~output (
	.i(\my_slc|d0|MAR_REG|DataOut [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[9]~output .bus_hold = "false";
defparam \ADDR[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y6_N2
cycloneive_io_obuf \ADDR[10]~output (
	.i(\my_slc|d0|MAR_REG|DataOut [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[10]~output .bus_hold = "false";
defparam \ADDR[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y22_N16
cycloneive_io_obuf \ADDR[11]~output (
	.i(\my_slc|d0|MAR_REG|DataOut [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[11]~output .bus_hold = "false";
defparam \ADDR[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y8_N23
cycloneive_io_obuf \ADDR[12]~output (
	.i(\my_slc|d0|MAR_REG|DataOut [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[12]~output .bus_hold = "false";
defparam \ADDR[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N23
cycloneive_io_obuf \ADDR[13]~output (
	.i(\my_slc|d0|MAR_REG|DataOut [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[13]~output .bus_hold = "false";
defparam \ADDR[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N2
cycloneive_io_obuf \ADDR[14]~output (
	.i(\my_slc|d0|MAR_REG|DataOut [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[14]~output .bus_hold = "false";
defparam \ADDR[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y0_N9
cycloneive_io_obuf \ADDR[15]~output (
	.i(\my_slc|d0|MAR_REG|DataOut [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[15]~output .bus_hold = "false";
defparam \ADDR[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N9
cycloneive_io_obuf \ADDR[16]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[16]~output .bus_hold = "false";
defparam \ADDR[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N9
cycloneive_io_obuf \ADDR[17]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[17]~output .bus_hold = "false";
defparam \ADDR[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N2
cycloneive_io_obuf \ADDR[18]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[18]~output .bus_hold = "false";
defparam \ADDR[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N16
cycloneive_io_obuf \ADDR[19]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[19]~output .bus_hold = "false";
defparam \ADDR[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N15
cycloneive_io_ibuf \Clk~input (
	.i(Clk),
	.ibar(gnd),
	.o(\Clk~input_o ));
// synopsys translate_off
defparam \Clk~input .bus_hold = "false";
defparam \Clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \Clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\Clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\Clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \Clk~inputclkctrl .clock_type = "global clock";
defparam \Clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X115_Y17_N1
cycloneive_io_ibuf \S[0]~input (
	.i(S[0]),
	.ibar(gnd),
	.o(\S[0]~input_o ));
// synopsys translate_off
defparam \S[0]~input .bus_hold = "false";
defparam \S[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y40_N8
cycloneive_io_ibuf \Reset~input (
	.i(Reset),
	.ibar(gnd),
	.o(\Reset~input_o ));
// synopsys translate_off
defparam \Reset~input .bus_hold = "false";
defparam \Reset~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X77_Y9_N0
cycloneive_lcell_comb \my_slc|d0|PC_REG|DataOut[0]~16 (
// Equation(s):
// \my_slc|d0|PC_REG|DataOut[0]~16_combout  = \my_slc|d0|PC_REG|DataOut [0] $ (VCC)
// \my_slc|d0|PC_REG|DataOut[0]~17  = CARRY(\my_slc|d0|PC_REG|DataOut [0])

	.dataa(gnd),
	.datab(\my_slc|d0|PC_REG|DataOut [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\my_slc|d0|PC_REG|DataOut[0]~16_combout ),
	.cout(\my_slc|d0|PC_REG|DataOut[0]~17 ));
// synopsys translate_off
defparam \my_slc|d0|PC_REG|DataOut[0]~16 .lut_mask = 16'h33CC;
defparam \my_slc|d0|PC_REG|DataOut[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y7_N12
cycloneive_lcell_comb \my_slc|d0|Gates|Mux12~0 (
// Equation(s):
// \my_slc|d0|Gates|Mux12~0_combout  = (\my_slc|state_controller|State.S_27~q  & (!\my_slc|state_controller|State.S_04~q  & (!\my_slc|state_controller|State.S_18~q ))) # (!\my_slc|state_controller|State.S_27~q  & (\my_slc|state_controller|State.S_35~q  $ 
// (((\my_slc|state_controller|State.S_04~q ) # (\my_slc|state_controller|State.S_18~q )))))

	.dataa(\my_slc|state_controller|State.S_27~q ),
	.datab(\my_slc|state_controller|State.S_04~q ),
	.datac(\my_slc|state_controller|State.S_18~q ),
	.datad(\my_slc|state_controller|State.S_35~q ),
	.cin(gnd),
	.combout(\my_slc|d0|Gates|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|Gates|Mux12~0 .lut_mask = 16'h0356;
defparam \my_slc|d0|Gates|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y6_N20
cycloneive_lcell_comb \my_slc|state_controller|State~45 (
// Equation(s):
// \my_slc|state_controller|State~45_combout  = (\Reset~input_o  & \my_slc|state_controller|State.S_07~q )

	.dataa(\Reset~input_o ),
	.datab(gnd),
	.datac(\my_slc|state_controller|State.S_07~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_slc|state_controller|State~45_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|State~45 .lut_mask = 16'hA0A0;
defparam \my_slc|state_controller|State~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y6_N21
dffeas \my_slc|state_controller|State.S_23 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|state_controller|State~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|state_controller|State.S_23~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|state_controller|State.S_23 .is_wysiwyg = "true";
defparam \my_slc|state_controller|State.S_23 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y7_N6
cycloneive_lcell_comb \my_slc|state_controller|State~35 (
// Equation(s):
// \my_slc|state_controller|State~35_combout  = (\Reset~input_o  & \my_slc|state_controller|State.S_23~q )

	.dataa(gnd),
	.datab(\Reset~input_o ),
	.datac(gnd),
	.datad(\my_slc|state_controller|State.S_23~q ),
	.cin(gnd),
	.combout(\my_slc|state_controller|State~35_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|State~35 .lut_mask = 16'hCC00;
defparam \my_slc|state_controller|State~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y7_N7
dffeas \my_slc|state_controller|State.S_16_1 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|state_controller|State~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|state_controller|State.S_16_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|state_controller|State.S_16_1 .is_wysiwyg = "true";
defparam \my_slc|state_controller|State.S_16_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y7_N24
cycloneive_lcell_comb \my_slc|state_controller|State~36 (
// Equation(s):
// \my_slc|state_controller|State~36_combout  = (\Reset~input_o  & \my_slc|state_controller|State.S_16_1~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Reset~input_o ),
	.datad(\my_slc|state_controller|State.S_16_1~q ),
	.cin(gnd),
	.combout(\my_slc|state_controller|State~36_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|State~36 .lut_mask = 16'hF000;
defparam \my_slc|state_controller|State~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y7_N25
dffeas \my_slc|state_controller|State.S_16_2 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|state_controller|State~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|state_controller|State.S_16_2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|state_controller|State.S_16_2 .is_wysiwyg = "true";
defparam \my_slc|state_controller|State.S_16_2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y7_N26
cycloneive_lcell_comb \my_slc|state_controller|Mem_WE~0 (
// Equation(s):
// \my_slc|state_controller|Mem_WE~0_combout  = (\my_slc|state_controller|State.S_16_1~q ) # (\my_slc|state_controller|State.S_16_2~q )

	.dataa(\my_slc|state_controller|State.S_16_1~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|state_controller|State.S_16_2~q ),
	.cin(gnd),
	.combout(\my_slc|state_controller|Mem_WE~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|Mem_WE~0 .lut_mask = 16'hFFAA;
defparam \my_slc|state_controller|Mem_WE~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X3_Y0_N22
cycloneive_io_ibuf \Data[13]~input (
	.i(Data[13]),
	.ibar(gnd),
	.o(\Data[13]~input_o ));
// synopsys translate_off
defparam \Data[13]~input .bus_hold = "false";
defparam \Data[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X79_Y7_N27
dffeas \my_slc|tr0|Data_read_buffer[13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_read_buffer [13]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_read_buffer[13] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_read_buffer[13] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y9_N22
cycloneive_io_ibuf \S[13]~input (
	.i(S[13]),
	.ibar(gnd),
	.o(\S[13]~input_o ));
// synopsys translate_off
defparam \S[13]~input .bus_hold = "false";
defparam \S[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X79_Y7_N26
cycloneive_lcell_comb \my_slc|d0|MDR_REG|DataOut~31 (
// Equation(s):
// \my_slc|d0|MDR_REG|DataOut~31_combout  = (!\my_slc|state_controller|Mem_WE~0_combout  & ((\my_slc|memory_subsystem|Equal0~4_combout  & ((\S[13]~input_o ))) # (!\my_slc|memory_subsystem|Equal0~4_combout  & (\my_slc|tr0|Data_read_buffer [13]))))

	.dataa(\my_slc|state_controller|Mem_WE~0_combout ),
	.datab(\my_slc|memory_subsystem|Equal0~4_combout ),
	.datac(\my_slc|tr0|Data_read_buffer [13]),
	.datad(\S[13]~input_o ),
	.cin(gnd),
	.combout(\my_slc|d0|MDR_REG|DataOut~31_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MDR_REG|DataOut~31 .lut_mask = 16'h5410;
defparam \my_slc|d0|MDR_REG|DataOut~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y6_N24
cycloneive_lcell_comb \my_slc|state_controller|WideOr21~0 (
// Equation(s):
// \my_slc|state_controller|WideOr21~0_combout  = (\my_slc|state_controller|State.S_25_2~q ) # ((\my_slc|state_controller|State.S_25_1~q ) # ((\my_slc|state_controller|State.S_33_2~q ) # (\my_slc|state_controller|State.S_33_1~q )))

	.dataa(\my_slc|state_controller|State.S_25_2~q ),
	.datab(\my_slc|state_controller|State.S_25_1~q ),
	.datac(\my_slc|state_controller|State.S_33_2~q ),
	.datad(\my_slc|state_controller|State.S_33_1~q ),
	.cin(gnd),
	.combout(\my_slc|state_controller|WideOr21~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|WideOr21~0 .lut_mask = 16'hFFFE;
defparam \my_slc|state_controller|WideOr21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y6_N0
cycloneive_lcell_comb \my_slc|d0|MDR_REG|DataOut[9]~16 (
// Equation(s):
// \my_slc|d0|MDR_REG|DataOut[9]~16_combout  = (\my_slc|state_controller|State.S_25_2~q ) # ((\my_slc|state_controller|State.S_33_2~q ) # ((\my_slc|state_controller|State.S_23~q ) # (!\Reset~input_o )))

	.dataa(\my_slc|state_controller|State.S_25_2~q ),
	.datab(\my_slc|state_controller|State.S_33_2~q ),
	.datac(\Reset~input_o ),
	.datad(\my_slc|state_controller|State.S_23~q ),
	.cin(gnd),
	.combout(\my_slc|d0|MDR_REG|DataOut[9]~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MDR_REG|DataOut[9]~16 .lut_mask = 16'hFFEF;
defparam \my_slc|d0|MDR_REG|DataOut[9]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y9_N13
dffeas \my_slc|d0|MDR_REG|DataOut[13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|MDR_REG|DataOut[13]~10_combout ),
	.asdata(\my_slc|d0|MDR_REG|DataOut~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(\my_slc|state_controller|WideOr21~0_combout ),
	.ena(\my_slc|d0|MDR_REG|DataOut[9]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|MDR_REG|DataOut [13]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|MDR_REG|DataOut[13] .is_wysiwyg = "true";
defparam \my_slc|d0|MDR_REG|DataOut[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y9_N4
cycloneive_lcell_comb \my_slc|d0|Gates|Mux2~0 (
// Equation(s):
// \my_slc|d0|Gates|Mux2~0_combout  = (\my_slc|d0|Gates|Mux12~0_combout  & ((\my_slc|state_controller|GateMDR~combout  & (\my_slc|d0|MDR_REG|DataOut [13])) # (!\my_slc|state_controller|GateMDR~combout  & ((\my_slc|d0|PC_REG|DataOut [13])))))

	.dataa(\my_slc|d0|Gates|Mux12~0_combout ),
	.datab(\my_slc|state_controller|GateMDR~combout ),
	.datac(\my_slc|d0|MDR_REG|DataOut [13]),
	.datad(\my_slc|d0|PC_REG|DataOut [13]),
	.cin(gnd),
	.combout(\my_slc|d0|Gates|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|Gates|Mux2~0 .lut_mask = 16'hA280;
defparam \my_slc|d0|Gates|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X7_Y0_N22
cycloneive_io_ibuf \Data[14]~input (
	.i(Data[14]),
	.ibar(gnd),
	.o(\Data[14]~input_o ));
// synopsys translate_off
defparam \Data[14]~input .bus_hold = "false";
defparam \Data[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X79_Y7_N1
dffeas \my_slc|tr0|Data_read_buffer[14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_read_buffer [14]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_read_buffer[14] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_read_buffer[14] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y10_N8
cycloneive_io_ibuf \S[14]~input (
	.i(S[14]),
	.ibar(gnd),
	.o(\S[14]~input_o ));
// synopsys translate_off
defparam \S[14]~input .bus_hold = "false";
defparam \S[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X79_Y7_N0
cycloneive_lcell_comb \my_slc|d0|MDR_REG|DataOut~32 (
// Equation(s):
// \my_slc|d0|MDR_REG|DataOut~32_combout  = (!\my_slc|state_controller|Mem_WE~0_combout  & ((\my_slc|memory_subsystem|Equal0~4_combout  & ((\S[14]~input_o ))) # (!\my_slc|memory_subsystem|Equal0~4_combout  & (\my_slc|tr0|Data_read_buffer [14]))))

	.dataa(\my_slc|state_controller|Mem_WE~0_combout ),
	.datab(\my_slc|memory_subsystem|Equal0~4_combout ),
	.datac(\my_slc|tr0|Data_read_buffer [14]),
	.datad(\S[14]~input_o ),
	.cin(gnd),
	.combout(\my_slc|d0|MDR_REG|DataOut~32_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MDR_REG|DataOut~32 .lut_mask = 16'h5410;
defparam \my_slc|d0|MDR_REG|DataOut~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y9_N31
dffeas \my_slc|d0|MDR_REG|DataOut[14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|MDR_REG|DataOut[14]~11_combout ),
	.asdata(\my_slc|d0|MDR_REG|DataOut~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(\my_slc|state_controller|WideOr21~0_combout ),
	.ena(\my_slc|d0|MDR_REG|DataOut[9]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|MDR_REG|DataOut [14]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|MDR_REG|DataOut[14] .is_wysiwyg = "true";
defparam \my_slc|d0|MDR_REG|DataOut[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y9_N16
cycloneive_lcell_comb \my_slc|d0|Gates|Mux1~0 (
// Equation(s):
// \my_slc|d0|Gates|Mux1~0_combout  = (\my_slc|d0|Gates|Mux12~0_combout  & ((\my_slc|state_controller|GateMDR~combout  & ((\my_slc|d0|MDR_REG|DataOut [14]))) # (!\my_slc|state_controller|GateMDR~combout  & (\my_slc|d0|PC_REG|DataOut [14]))))

	.dataa(\my_slc|d0|Gates|Mux12~0_combout ),
	.datab(\my_slc|d0|PC_REG|DataOut [14]),
	.datac(\my_slc|d0|MDR_REG|DataOut [14]),
	.datad(\my_slc|state_controller|GateMDR~combout ),
	.cin(gnd),
	.combout(\my_slc|d0|Gates|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|Gates|Mux1~0 .lut_mask = 16'hA088;
defparam \my_slc|d0|Gates|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y21_N15
cycloneive_io_ibuf \Data[8]~input (
	.i(Data[8]),
	.ibar(gnd),
	.o(\Data[8]~input_o ));
// synopsys translate_off
defparam \Data[8]~input .bus_hold = "false";
defparam \Data[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X79_Y7_N5
dffeas \my_slc|tr0|Data_read_buffer[8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_read_buffer [8]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_read_buffer[8] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_read_buffer[8] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y4_N22
cycloneive_io_ibuf \S[8]~input (
	.i(S[8]),
	.ibar(gnd),
	.o(\S[8]~input_o ));
// synopsys translate_off
defparam \S[8]~input .bus_hold = "false";
defparam \S[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X79_Y7_N4
cycloneive_lcell_comb \my_slc|d0|MDR_REG|DataOut~26 (
// Equation(s):
// \my_slc|d0|MDR_REG|DataOut~26_combout  = (!\my_slc|state_controller|Mem_WE~0_combout  & ((\my_slc|memory_subsystem|Equal0~4_combout  & ((\S[8]~input_o ))) # (!\my_slc|memory_subsystem|Equal0~4_combout  & (\my_slc|tr0|Data_read_buffer [8]))))

	.dataa(\my_slc|state_controller|Mem_WE~0_combout ),
	.datab(\my_slc|memory_subsystem|Equal0~4_combout ),
	.datac(\my_slc|tr0|Data_read_buffer [8]),
	.datad(\S[8]~input_o ),
	.cin(gnd),
	.combout(\my_slc|d0|MDR_REG|DataOut~26_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MDR_REG|DataOut~26 .lut_mask = 16'h5410;
defparam \my_slc|d0|MDR_REG|DataOut~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y11_N9
dffeas \my_slc|d0|MDR_REG|DataOut[8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|MDR_REG|DataOut[8]~5_combout ),
	.asdata(\my_slc|d0|MDR_REG|DataOut~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(\my_slc|state_controller|WideOr21~0_combout ),
	.ena(\my_slc|d0|MDR_REG|DataOut[9]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|MDR_REG|DataOut [8]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|MDR_REG|DataOut[8] .is_wysiwyg = "true";
defparam \my_slc|d0|MDR_REG|DataOut[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y11_N22
cycloneive_lcell_comb \my_slc|d0|Gates|Mux7~0 (
// Equation(s):
// \my_slc|d0|Gates|Mux7~0_combout  = (\my_slc|d0|Gates|Mux12~0_combout  & ((\my_slc|state_controller|GateMDR~combout  & (\my_slc|d0|MDR_REG|DataOut [8])) # (!\my_slc|state_controller|GateMDR~combout  & ((\my_slc|d0|PC_REG|DataOut [8])))))

	.dataa(\my_slc|state_controller|GateMDR~combout ),
	.datab(\my_slc|d0|MDR_REG|DataOut [8]),
	.datac(\my_slc|d0|PC_REG|DataOut [8]),
	.datad(\my_slc|d0|Gates|Mux12~0_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|Gates|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|Gates|Mux7~0 .lut_mask = 16'hD800;
defparam \my_slc|d0|Gates|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y11_N28
cycloneive_lcell_comb \my_slc|d0|MAR_REG|DataOut[3]~0 (
// Equation(s):
// \my_slc|d0|MAR_REG|DataOut[3]~0_combout  = (!\my_slc|state_controller|State.S_07~q  & !\my_slc|state_controller|State.S_06~q )

	.dataa(\my_slc|state_controller|State.S_07~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|state_controller|State.S_06~q ),
	.cin(gnd),
	.combout(\my_slc|d0|MAR_REG|DataOut[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MAR_REG|DataOut[3]~0 .lut_mask = 16'h0055;
defparam \my_slc|d0|MAR_REG|DataOut[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y8_N4
cycloneive_lcell_comb \my_slc|d0|Gates|Mux3~0 (
// Equation(s):
// \my_slc|d0|Gates|Mux3~0_combout  = (!\my_slc|state_controller|GateMDR~combout  & (!\my_slc|state_controller|State.S_04~q  & (\my_slc|d0|MAR_REG|DataOut[3]~0_combout  & !\my_slc|state_controller|State.S_18~q )))

	.dataa(\my_slc|state_controller|GateMDR~combout ),
	.datab(\my_slc|state_controller|State.S_04~q ),
	.datac(\my_slc|d0|MAR_REG|DataOut[3]~0_combout ),
	.datad(\my_slc|state_controller|State.S_18~q ),
	.cin(gnd),
	.combout(\my_slc|d0|Gates|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|Gates|Mux3~0 .lut_mask = 16'h0010;
defparam \my_slc|d0|Gates|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y7_N8
cycloneive_lcell_comb \my_slc|state_controller|Decoder0~6 (
// Equation(s):
// \my_slc|state_controller|Decoder0~6_combout  = (\my_slc|d0|IR_REG|DataOut [12] & (!\my_slc|d0|IR_REG|DataOut [15] & (!\my_slc|d0|IR_REG|DataOut [13] & \my_slc|d0|IR_REG|DataOut [14])))

	.dataa(\my_slc|d0|IR_REG|DataOut [12]),
	.datab(\my_slc|d0|IR_REG|DataOut [15]),
	.datac(\my_slc|d0|IR_REG|DataOut [13]),
	.datad(\my_slc|d0|IR_REG|DataOut [14]),
	.cin(gnd),
	.combout(\my_slc|state_controller|Decoder0~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|Decoder0~6 .lut_mask = 16'h0200;
defparam \my_slc|state_controller|Decoder0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y7_N6
cycloneive_lcell_comb \my_slc|state_controller|State~44 (
// Equation(s):
// \my_slc|state_controller|State~44_combout  = (\my_slc|state_controller|Decoder0~6_combout  & (\my_slc|state_controller|State.S_32~q  & \Reset~input_o ))

	.dataa(gnd),
	.datab(\my_slc|state_controller|Decoder0~6_combout ),
	.datac(\my_slc|state_controller|State.S_32~q ),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\my_slc|state_controller|State~44_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|State~44 .lut_mask = 16'hC000;
defparam \my_slc|state_controller|State~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y7_N7
dffeas \my_slc|state_controller|State.S_05 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|state_controller|State~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|state_controller|State.S_05~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|state_controller|State.S_05 .is_wysiwyg = "true";
defparam \my_slc|state_controller|State.S_05 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y7_N26
cycloneive_lcell_comb \my_slc|state_controller|Decoder0~5 (
// Equation(s):
// \my_slc|state_controller|Decoder0~5_combout  = (\my_slc|d0|IR_REG|DataOut [12] & (!\my_slc|d0|IR_REG|DataOut [15] & (!\my_slc|d0|IR_REG|DataOut [13] & !\my_slc|d0|IR_REG|DataOut [14])))

	.dataa(\my_slc|d0|IR_REG|DataOut [12]),
	.datab(\my_slc|d0|IR_REG|DataOut [15]),
	.datac(\my_slc|d0|IR_REG|DataOut [13]),
	.datad(\my_slc|d0|IR_REG|DataOut [14]),
	.cin(gnd),
	.combout(\my_slc|state_controller|Decoder0~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|Decoder0~5 .lut_mask = 16'h0002;
defparam \my_slc|state_controller|Decoder0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y7_N4
cycloneive_lcell_comb \my_slc|state_controller|State~43 (
// Equation(s):
// \my_slc|state_controller|State~43_combout  = (\my_slc|state_controller|Decoder0~5_combout  & (\my_slc|state_controller|State.S_32~q  & \Reset~input_o ))

	.dataa(gnd),
	.datab(\my_slc|state_controller|Decoder0~5_combout ),
	.datac(\my_slc|state_controller|State.S_32~q ),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\my_slc|state_controller|State~43_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|State~43 .lut_mask = 16'hC000;
defparam \my_slc|state_controller|State~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y7_N5
dffeas \my_slc|state_controller|State.S_01 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|state_controller|State~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|state_controller|State.S_01~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|state_controller|State.S_01 .is_wysiwyg = "true";
defparam \my_slc|state_controller|State.S_01 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y7_N10
cycloneive_lcell_comb \my_slc|state_controller|WideOr24~0 (
// Equation(s):
// \my_slc|state_controller|WideOr24~0_combout  = (\my_slc|state_controller|State.S_05~q ) # ((\my_slc|state_controller|State.S_01~q ) # ((\my_slc|state_controller|State.S_09~q ) # (\my_slc|state_controller|State.S_27~q )))

	.dataa(\my_slc|state_controller|State.S_05~q ),
	.datab(\my_slc|state_controller|State.S_01~q ),
	.datac(\my_slc|state_controller|State.S_09~q ),
	.datad(\my_slc|state_controller|State.S_27~q ),
	.cin(gnd),
	.combout(\my_slc|state_controller|WideOr24~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|WideOr24~0 .lut_mask = 16'hFFFE;
defparam \my_slc|state_controller|WideOr24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y10_N30
cycloneive_lcell_comb \my_slc|d0|REG_FILE|regout~52 (
// Equation(s):
// \my_slc|d0|REG_FILE|regout~52_combout  = (\my_slc|d0|MDR_REG|DataOut[8]~5_combout  & ((\my_slc|state_controller|WideOr24~0_combout ) # (\my_slc|state_controller|State.S_04~q )))

	.dataa(\my_slc|state_controller|WideOr24~0_combout ),
	.datab(\my_slc|state_controller|State.S_04~q ),
	.datac(gnd),
	.datad(\my_slc|d0|MDR_REG|DataOut[8]~5_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|regout~52_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|regout~52 .lut_mask = 16'hEE00;
defparam \my_slc|d0|REG_FILE|regout~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y5_N15
cycloneive_io_ibuf \S[11]~input (
	.i(S[11]),
	.ibar(gnd),
	.o(\S[11]~input_o ));
// synopsys translate_off
defparam \S[11]~input .bus_hold = "false";
defparam \S[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y16_N15
cycloneive_io_ibuf \Data[11]~input (
	.i(Data[11]),
	.ibar(gnd),
	.o(\Data[11]~input_o ));
// synopsys translate_off
defparam \Data[11]~input .bus_hold = "false";
defparam \Data[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X79_Y7_N23
dffeas \my_slc|tr0|Data_read_buffer[11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_read_buffer [11]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_read_buffer[11] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_read_buffer[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y7_N22
cycloneive_lcell_comb \my_slc|d0|MDR_REG|DataOut~29 (
// Equation(s):
// \my_slc|d0|MDR_REG|DataOut~29_combout  = (!\my_slc|state_controller|Mem_WE~0_combout  & ((\my_slc|memory_subsystem|Equal0~4_combout  & (\S[11]~input_o )) # (!\my_slc|memory_subsystem|Equal0~4_combout  & ((\my_slc|tr0|Data_read_buffer [11])))))

	.dataa(\my_slc|state_controller|Mem_WE~0_combout ),
	.datab(\S[11]~input_o ),
	.datac(\my_slc|tr0|Data_read_buffer [11]),
	.datad(\my_slc|memory_subsystem|Equal0~4_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|MDR_REG|DataOut~29_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MDR_REG|DataOut~29 .lut_mask = 16'h4450;
defparam \my_slc|d0|MDR_REG|DataOut~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y11_N31
dffeas \my_slc|d0|MDR_REG|DataOut[11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|MDR_REG|DataOut[11]~8_combout ),
	.asdata(\my_slc|d0|MDR_REG|DataOut~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(\my_slc|state_controller|WideOr21~0_combout ),
	.ena(\my_slc|d0|MDR_REG|DataOut[9]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|MDR_REG|DataOut [11]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|MDR_REG|DataOut[11] .is_wysiwyg = "true";
defparam \my_slc|d0|MDR_REG|DataOut[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y11_N16
cycloneive_lcell_comb \my_slc|d0|Gates|Mux4~0 (
// Equation(s):
// \my_slc|d0|Gates|Mux4~0_combout  = (\my_slc|d0|Gates|Mux12~0_combout  & ((\my_slc|state_controller|GateMDR~combout  & (\my_slc|d0|MDR_REG|DataOut [11])) # (!\my_slc|state_controller|GateMDR~combout  & ((\my_slc|d0|PC_REG|DataOut [11])))))

	.dataa(\my_slc|state_controller|GateMDR~combout ),
	.datab(\my_slc|d0|MDR_REG|DataOut [11]),
	.datac(\my_slc|d0|PC_REG|DataOut [11]),
	.datad(\my_slc|d0|Gates|Mux12~0_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|Gates|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|Gates|Mux4~0 .lut_mask = 16'hD800;
defparam \my_slc|d0|Gates|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y10_N26
cycloneive_lcell_comb \my_slc|d0|REG_FILE|regout~55 (
// Equation(s):
// \my_slc|d0|REG_FILE|regout~55_combout  = (\my_slc|d0|MDR_REG|DataOut[11]~8_combout  & ((\my_slc|state_controller|WideOr24~0_combout ) # (\my_slc|state_controller|State.S_04~q )))

	.dataa(\my_slc|state_controller|WideOr24~0_combout ),
	.datab(gnd),
	.datac(\my_slc|d0|MDR_REG|DataOut[11]~8_combout ),
	.datad(\my_slc|state_controller|State.S_04~q ),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|regout~55_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|regout~55 .lut_mask = 16'hF0A0;
defparam \my_slc|d0|REG_FILE|regout~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y17_N15
cycloneive_io_ibuf \Data[10]~input (
	.i(Data[10]),
	.ibar(gnd),
	.o(\Data[10]~input_o ));
// synopsys translate_off
defparam \Data[10]~input .bus_hold = "false";
defparam \Data[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X79_Y7_N17
dffeas \my_slc|tr0|Data_read_buffer[10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_read_buffer [10]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_read_buffer[10] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_read_buffer[10] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y4_N15
cycloneive_io_ibuf \S[10]~input (
	.i(S[10]),
	.ibar(gnd),
	.o(\S[10]~input_o ));
// synopsys translate_off
defparam \S[10]~input .bus_hold = "false";
defparam \S[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X79_Y7_N16
cycloneive_lcell_comb \my_slc|d0|MDR_REG|DataOut~28 (
// Equation(s):
// \my_slc|d0|MDR_REG|DataOut~28_combout  = (!\my_slc|state_controller|Mem_WE~0_combout  & ((\my_slc|memory_subsystem|Equal0~4_combout  & ((\S[10]~input_o ))) # (!\my_slc|memory_subsystem|Equal0~4_combout  & (\my_slc|tr0|Data_read_buffer [10]))))

	.dataa(\my_slc|state_controller|Mem_WE~0_combout ),
	.datab(\my_slc|memory_subsystem|Equal0~4_combout ),
	.datac(\my_slc|tr0|Data_read_buffer [10]),
	.datad(\S[10]~input_o ),
	.cin(gnd),
	.combout(\my_slc|d0|MDR_REG|DataOut~28_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MDR_REG|DataOut~28 .lut_mask = 16'h5410;
defparam \my_slc|d0|MDR_REG|DataOut~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y7_N25
dffeas \my_slc|d0|MDR_REG|DataOut[10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|MDR_REG|DataOut[10]~7_combout ),
	.asdata(\my_slc|d0|MDR_REG|DataOut~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(\my_slc|state_controller|WideOr21~0_combout ),
	.ena(\my_slc|d0|MDR_REG|DataOut[9]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|MDR_REG|DataOut [10]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|MDR_REG|DataOut[10] .is_wysiwyg = "true";
defparam \my_slc|d0|MDR_REG|DataOut[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y6_N6
cycloneive_lcell_comb \my_slc|d0|Gates|Mux5~0 (
// Equation(s):
// \my_slc|d0|Gates|Mux5~0_combout  = (\my_slc|d0|Gates|Mux12~0_combout  & ((\my_slc|state_controller|GateMDR~combout  & ((\my_slc|d0|MDR_REG|DataOut [10]))) # (!\my_slc|state_controller|GateMDR~combout  & (\my_slc|d0|PC_REG|DataOut [10]))))

	.dataa(\my_slc|state_controller|GateMDR~combout ),
	.datab(\my_slc|d0|PC_REG|DataOut [10]),
	.datac(\my_slc|d0|MDR_REG|DataOut [10]),
	.datad(\my_slc|d0|Gates|Mux12~0_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|Gates|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|Gates|Mux5~0 .lut_mask = 16'hE400;
defparam \my_slc|d0|Gates|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y6_N26
cycloneive_lcell_comb \my_slc|d0|IR_REG|DataOut[14]~0 (
// Equation(s):
// \my_slc|d0|IR_REG|DataOut[14]~0_combout  = (\my_slc|state_controller|State.S_35~q ) # (!\Reset~input_o )

	.dataa(gnd),
	.datab(\my_slc|state_controller|State.S_35~q ),
	.datac(\Reset~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_slc|d0|IR_REG|DataOut[14]~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|IR_REG|DataOut[14]~0 .lut_mask = 16'hCFCF;
defparam \my_slc|d0|IR_REG|DataOut[14]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y7_N23
dffeas \my_slc|d0|IR_REG|DataOut[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MAR_REG|DataOut~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|IR_REG|DataOut[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|IR_REG|DataOut [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|IR_REG|DataOut[6] .is_wysiwyg = "true";
defparam \my_slc|d0|IR_REG|DataOut[6] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y22_N22
cycloneive_io_ibuf \Data[9]~input (
	.i(Data[9]),
	.ibar(gnd),
	.o(\Data[9]~input_o ));
// synopsys translate_off
defparam \Data[9]~input .bus_hold = "false";
defparam \Data[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X79_Y7_N11
dffeas \my_slc|tr0|Data_read_buffer[9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_read_buffer [9]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_read_buffer[9] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_read_buffer[9] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y16_N8
cycloneive_io_ibuf \S[9]~input (
	.i(S[9]),
	.ibar(gnd),
	.o(\S[9]~input_o ));
// synopsys translate_off
defparam \S[9]~input .bus_hold = "false";
defparam \S[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X79_Y7_N10
cycloneive_lcell_comb \my_slc|d0|MDR_REG|DataOut~27 (
// Equation(s):
// \my_slc|d0|MDR_REG|DataOut~27_combout  = (!\my_slc|state_controller|Mem_WE~0_combout  & ((\my_slc|memory_subsystem|Equal0~4_combout  & ((\S[9]~input_o ))) # (!\my_slc|memory_subsystem|Equal0~4_combout  & (\my_slc|tr0|Data_read_buffer [9]))))

	.dataa(\my_slc|state_controller|Mem_WE~0_combout ),
	.datab(\my_slc|memory_subsystem|Equal0~4_combout ),
	.datac(\my_slc|tr0|Data_read_buffer [9]),
	.datad(\S[9]~input_o ),
	.cin(gnd),
	.combout(\my_slc|d0|MDR_REG|DataOut~27_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MDR_REG|DataOut~27 .lut_mask = 16'h5410;
defparam \my_slc|d0|MDR_REG|DataOut~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y7_N31
dffeas \my_slc|d0|MDR_REG|DataOut[9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|MDR_REG|DataOut[9]~6_combout ),
	.asdata(\my_slc|d0|MDR_REG|DataOut~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(\my_slc|state_controller|WideOr21~0_combout ),
	.ena(\my_slc|d0|MDR_REG|DataOut[9]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|MDR_REG|DataOut [9]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|MDR_REG|DataOut[9] .is_wysiwyg = "true";
defparam \my_slc|d0|MDR_REG|DataOut[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y6_N0
cycloneive_lcell_comb \my_slc|d0|Gates|Mux6~0 (
// Equation(s):
// \my_slc|d0|Gates|Mux6~0_combout  = (\my_slc|d0|Gates|Mux12~0_combout  & ((\my_slc|state_controller|GateMDR~combout  & ((\my_slc|d0|MDR_REG|DataOut [9]))) # (!\my_slc|state_controller|GateMDR~combout  & (\my_slc|d0|PC_REG|DataOut [9]))))

	.dataa(\my_slc|d0|PC_REG|DataOut [9]),
	.datab(\my_slc|d0|Gates|Mux12~0_combout ),
	.datac(\my_slc|state_controller|GateMDR~combout ),
	.datad(\my_slc|d0|MDR_REG|DataOut [9]),
	.cin(gnd),
	.combout(\my_slc|d0|Gates|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|Gates|Mux6~0 .lut_mask = 16'hC808;
defparam \my_slc|d0|Gates|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y8_N26
cycloneive_lcell_comb \my_slc|state_controller|ALUK[0] (
// Equation(s):
// \my_slc|state_controller|ALUK [0] = (\my_slc|state_controller|State.S_23~q ) # (\my_slc|state_controller|State.S_05~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|state_controller|State.S_23~q ),
	.datad(\my_slc|state_controller|State.S_05~q ),
	.cin(gnd),
	.combout(\my_slc|state_controller|ALUK [0]),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|ALUK[0] .lut_mask = 16'hFFF0;
defparam \my_slc|state_controller|ALUK[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y8_N8
cycloneive_lcell_comb \my_slc|d0|Gates|Mux3~1 (
// Equation(s):
// \my_slc|d0|Gates|Mux3~1_combout  = (\my_slc|d0|Gates|Mux3~0_combout  & ((\my_slc|state_controller|State.S_23~q ) # (\my_slc|state_controller|State.S_09~q )))

	.dataa(gnd),
	.datab(\my_slc|state_controller|State.S_23~q ),
	.datac(\my_slc|d0|Gates|Mux3~0_combout ),
	.datad(\my_slc|state_controller|State.S_09~q ),
	.cin(gnd),
	.combout(\my_slc|d0|Gates|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|Gates|Mux3~1 .lut_mask = 16'hF0C0;
defparam \my_slc|d0|Gates|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y7_N16
cycloneive_lcell_comb \my_slc|state_controller|WideOr23~0 (
// Equation(s):
// \my_slc|state_controller|WideOr23~0_combout  = (!\my_slc|state_controller|State.S_09~q  & (!\my_slc|state_controller|State.S_01~q  & !\my_slc|state_controller|State.S_05~q ))

	.dataa(\my_slc|state_controller|State.S_09~q ),
	.datab(\my_slc|state_controller|State.S_01~q ),
	.datac(gnd),
	.datad(\my_slc|state_controller|State.S_05~q ),
	.cin(gnd),
	.combout(\my_slc|state_controller|WideOr23~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|WideOr23~0 .lut_mask = 16'h0011;
defparam \my_slc|state_controller|WideOr23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y8_N14
cycloneive_lcell_comb \my_slc|d0|Gates|Mux3~2 (
// Equation(s):
// \my_slc|d0|Gates|Mux3~2_combout  = (\my_slc|state_controller|State.S_23~q ) # ((\my_slc|d0|Gates|Mux3~1_combout  & ((\my_slc|state_controller|State.S_05~q ))) # (!\my_slc|d0|Gates|Mux3~1_combout  & (!\my_slc|state_controller|WideOr23~0_combout )))

	.dataa(\my_slc|state_controller|WideOr23~0_combout ),
	.datab(\my_slc|state_controller|State.S_23~q ),
	.datac(\my_slc|d0|Gates|Mux3~1_combout ),
	.datad(\my_slc|state_controller|State.S_05~q ),
	.cin(gnd),
	.combout(\my_slc|d0|Gates|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|Gates|Mux3~2 .lut_mask = 16'hFDCD;
defparam \my_slc|d0|Gates|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y8_N0
cycloneive_lcell_comb \my_slc|d0|Gates|Mux3~3 (
// Equation(s):
// \my_slc|d0|Gates|Mux3~3_combout  = (!\my_slc|d0|Gates|Mux3~1_combout  & (((!\my_slc|state_controller|ALUK [0] & \my_slc|d0|Gates|Mux3~0_combout )) # (!\my_slc|d0|Gates|Mux3~2_combout )))

	.dataa(\my_slc|state_controller|ALUK [0]),
	.datab(\my_slc|d0|Gates|Mux3~0_combout ),
	.datac(\my_slc|d0|Gates|Mux3~1_combout ),
	.datad(\my_slc|d0|Gates|Mux3~2_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|Gates|Mux3~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|Gates|Mux3~3 .lut_mask = 16'h040F;
defparam \my_slc|d0|Gates|Mux3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X20_Y0_N8
cycloneive_io_ibuf \Data[7]~input (
	.i(Data[7]),
	.ibar(gnd),
	.o(\Data[7]~input_o ));
// synopsys translate_off
defparam \Data[7]~input .bus_hold = "false";
defparam \Data[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X79_Y7_N15
dffeas \my_slc|tr0|Data_read_buffer[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_read_buffer [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_read_buffer[7] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_read_buffer[7] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y15_N1
cycloneive_io_ibuf \S[7]~input (
	.i(S[7]),
	.ibar(gnd),
	.o(\S[7]~input_o ));
// synopsys translate_off
defparam \S[7]~input .bus_hold = "false";
defparam \S[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X79_Y7_N14
cycloneive_lcell_comb \my_slc|d0|MDR_REG|DataOut~25 (
// Equation(s):
// \my_slc|d0|MDR_REG|DataOut~25_combout  = (!\my_slc|state_controller|Mem_WE~0_combout  & ((\my_slc|memory_subsystem|Equal0~4_combout  & ((\S[7]~input_o ))) # (!\my_slc|memory_subsystem|Equal0~4_combout  & (\my_slc|tr0|Data_read_buffer [7]))))

	.dataa(\my_slc|state_controller|Mem_WE~0_combout ),
	.datab(\my_slc|memory_subsystem|Equal0~4_combout ),
	.datac(\my_slc|tr0|Data_read_buffer [7]),
	.datad(\S[7]~input_o ),
	.cin(gnd),
	.combout(\my_slc|d0|MDR_REG|DataOut~25_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MDR_REG|DataOut~25 .lut_mask = 16'h5410;
defparam \my_slc|d0|MDR_REG|DataOut~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y7_N13
dffeas \my_slc|d0|MDR_REG|DataOut[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|MDR_REG|DataOut[7]~4_combout ),
	.asdata(\my_slc|d0|MDR_REG|DataOut~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(\my_slc|state_controller|WideOr21~0_combout ),
	.ena(\my_slc|d0|MDR_REG|DataOut[9]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|MDR_REG|DataOut [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|MDR_REG|DataOut[7] .is_wysiwyg = "true";
defparam \my_slc|d0|MDR_REG|DataOut[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y7_N14
cycloneive_lcell_comb \my_slc|d0|Gates|Mux8~0 (
// Equation(s):
// \my_slc|d0|Gates|Mux8~0_combout  = (\my_slc|d0|Gates|Mux12~0_combout  & ((\my_slc|state_controller|GateMDR~combout  & (\my_slc|d0|MDR_REG|DataOut [7])) # (!\my_slc|state_controller|GateMDR~combout  & ((\my_slc|d0|PC_REG|DataOut [7])))))

	.dataa(\my_slc|d0|Gates|Mux12~0_combout ),
	.datab(\my_slc|d0|MDR_REG|DataOut [7]),
	.datac(\my_slc|d0|PC_REG|DataOut [7]),
	.datad(\my_slc|state_controller|GateMDR~combout ),
	.cin(gnd),
	.combout(\my_slc|d0|Gates|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|Gates|Mux8~0 .lut_mask = 16'h88A0;
defparam \my_slc|d0|Gates|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y7_N22
cycloneive_lcell_comb \my_slc|d0|REG_FILE|regout~51 (
// Equation(s):
// \my_slc|d0|REG_FILE|regout~51_combout  = (\my_slc|d0|MDR_REG|DataOut[7]~4_combout  & ((\my_slc|state_controller|State.S_04~q ) # (\my_slc|state_controller|WideOr24~0_combout )))

	.dataa(\my_slc|state_controller|State.S_04~q ),
	.datab(\my_slc|state_controller|WideOr24~0_combout ),
	.datac(gnd),
	.datad(\my_slc|d0|MDR_REG|DataOut[7]~4_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|regout~51_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|regout~51 .lut_mask = 16'hEE00;
defparam \my_slc|d0|REG_FILE|regout~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y9_N11
dffeas \my_slc|d0|REG_FILE|regout[7][7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|REG_FILE|regout~51_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|REG_FILE|regout~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|REG_FILE|regout[7][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|regout[7][7] .is_wysiwyg = "true";
defparam \my_slc|d0|REG_FILE|regout[7][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y8_N4
cycloneive_lcell_comb \my_slc|d0|REG_FILE|regout~32 (
// Equation(s):
// \my_slc|d0|REG_FILE|regout~32_combout  = (!\my_slc|d0|IR_REG|DataOut [10] & (\my_slc|d0|IR_REG|DataOut [9] & ((!\my_slc|d0|IR_REG|DataOut [11]) # (!\my_slc|state_controller|State.S_04~q ))))

	.dataa(\my_slc|state_controller|State.S_04~q ),
	.datab(\my_slc|d0|IR_REG|DataOut [10]),
	.datac(\my_slc|d0|IR_REG|DataOut [9]),
	.datad(\my_slc|d0|IR_REG|DataOut [11]),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|regout~32_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|regout~32 .lut_mask = 16'h1030;
defparam \my_slc|d0|REG_FILE|regout~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y9_N8
cycloneive_lcell_comb \my_slc|state_controller|WideOr24 (
// Equation(s):
// \my_slc|state_controller|WideOr24~combout  = (\my_slc|state_controller|WideOr24~0_combout ) # (\my_slc|state_controller|State.S_04~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|state_controller|WideOr24~0_combout ),
	.datad(\my_slc|state_controller|State.S_04~q ),
	.cin(gnd),
	.combout(\my_slc|state_controller|WideOr24~combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|WideOr24 .lut_mask = 16'hFFF0;
defparam \my_slc|state_controller|WideOr24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y8_N28
cycloneive_lcell_comb \my_slc|d0|REG_FILE|regout~33 (
// Equation(s):
// \my_slc|d0|REG_FILE|regout~33_combout  = (\my_slc|state_controller|WideOr24~combout  & (((\my_slc|d0|IR_REG|DataOut [11] & \my_slc|d0|REG_FILE|regout~32_combout )))) # (!\my_slc|state_controller|WideOr24~combout  & (!\Reset~input_o ))

	.dataa(\Reset~input_o ),
	.datab(\my_slc|d0|IR_REG|DataOut [11]),
	.datac(\my_slc|d0|REG_FILE|regout~32_combout ),
	.datad(\my_slc|state_controller|WideOr24~combout ),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|regout~33_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|regout~33 .lut_mask = 16'hC055;
defparam \my_slc|d0|REG_FILE|regout~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y9_N27
dffeas \my_slc|d0|REG_FILE|regout[5][7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|REG_FILE|regout~51_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|REG_FILE|regout~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|REG_FILE|regout[5][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|regout[5][7] .is_wysiwyg = "true";
defparam \my_slc|d0|REG_FILE|regout[5][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y10_N28
cycloneive_lcell_comb \my_slc|d0|REG_FILE|regout~34 (
// Equation(s):
// \my_slc|d0|REG_FILE|regout~34_combout  = (!\my_slc|d0|IR_REG|DataOut [9] & (\my_slc|d0|IR_REG|DataOut [10] & ((!\my_slc|state_controller|State.S_04~q ) # (!\my_slc|d0|IR_REG|DataOut [11]))))

	.dataa(\my_slc|d0|IR_REG|DataOut [9]),
	.datab(\my_slc|d0|IR_REG|DataOut [10]),
	.datac(\my_slc|d0|IR_REG|DataOut [11]),
	.datad(\my_slc|state_controller|State.S_04~q ),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|regout~34_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|regout~34 .lut_mask = 16'h0444;
defparam \my_slc|d0|REG_FILE|regout~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y10_N2
cycloneive_lcell_comb \my_slc|d0|REG_FILE|regout~35 (
// Equation(s):
// \my_slc|d0|REG_FILE|regout~35_combout  = (\my_slc|state_controller|WideOr24~combout  & (((\my_slc|d0|REG_FILE|regout~34_combout  & \my_slc|d0|IR_REG|DataOut [11])))) # (!\my_slc|state_controller|WideOr24~combout  & (!\Reset~input_o ))

	.dataa(\Reset~input_o ),
	.datab(\my_slc|d0|REG_FILE|regout~34_combout ),
	.datac(\my_slc|d0|IR_REG|DataOut [11]),
	.datad(\my_slc|state_controller|WideOr24~combout ),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|regout~35_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|regout~35 .lut_mask = 16'hC055;
defparam \my_slc|d0|REG_FILE|regout~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y11_N29
dffeas \my_slc|d0|REG_FILE|regout[6][7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|REG_FILE|regout~51_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|REG_FILE|regout~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|REG_FILE|regout[6][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|regout[6][7] .is_wysiwyg = "true";
defparam \my_slc|d0|REG_FILE|regout[6][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y10_N16
cycloneive_lcell_comb \my_slc|d0|REG_FILE|regout~36 (
// Equation(s):
// \my_slc|d0|REG_FILE|regout~36_combout  = (!\my_slc|d0|IR_REG|DataOut [9] & (!\my_slc|d0|IR_REG|DataOut [10] & ((!\my_slc|state_controller|State.S_04~q ) # (!\my_slc|d0|IR_REG|DataOut [11]))))

	.dataa(\my_slc|d0|IR_REG|DataOut [9]),
	.datab(\my_slc|d0|IR_REG|DataOut [10]),
	.datac(\my_slc|d0|IR_REG|DataOut [11]),
	.datad(\my_slc|state_controller|State.S_04~q ),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|regout~36_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|regout~36 .lut_mask = 16'h0111;
defparam \my_slc|d0|REG_FILE|regout~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y10_N6
cycloneive_lcell_comb \my_slc|d0|REG_FILE|regout~37 (
// Equation(s):
// \my_slc|d0|REG_FILE|regout~37_combout  = (\my_slc|state_controller|WideOr24~combout  & (((\my_slc|d0|REG_FILE|regout~36_combout  & \my_slc|d0|IR_REG|DataOut [11])))) # (!\my_slc|state_controller|WideOr24~combout  & (!\Reset~input_o ))

	.dataa(\Reset~input_o ),
	.datab(\my_slc|d0|REG_FILE|regout~36_combout ),
	.datac(\my_slc|d0|IR_REG|DataOut [11]),
	.datad(\my_slc|state_controller|WideOr24~combout ),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|regout~37_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|regout~37 .lut_mask = 16'hC055;
defparam \my_slc|d0|REG_FILE|regout~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y9_N13
dffeas \my_slc|d0|REG_FILE|regout[4][7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|REG_FILE|regout~51_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|REG_FILE|regout~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|REG_FILE|regout[4][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|regout[4][7] .is_wysiwyg = "true";
defparam \my_slc|d0|REG_FILE|regout[4][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y9_N12
cycloneive_lcell_comb \my_slc|d0|REG_FILE|Mux8~0 (
// Equation(s):
// \my_slc|d0|REG_FILE|Mux8~0_combout  = (\my_slc|d0|SR1_MUX|Output[0]~0_combout  & (((\my_slc|d0|SR1_MUX|Output[1]~1_combout )))) # (!\my_slc|d0|SR1_MUX|Output[0]~0_combout  & ((\my_slc|d0|SR1_MUX|Output[1]~1_combout  & (\my_slc|d0|REG_FILE|regout[6][7]~q 
// )) # (!\my_slc|d0|SR1_MUX|Output[1]~1_combout  & ((\my_slc|d0|REG_FILE|regout[4][7]~q )))))

	.dataa(\my_slc|d0|REG_FILE|regout[6][7]~q ),
	.datab(\my_slc|d0|SR1_MUX|Output[0]~0_combout ),
	.datac(\my_slc|d0|REG_FILE|regout[4][7]~q ),
	.datad(\my_slc|d0|SR1_MUX|Output[1]~1_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|Mux8~0 .lut_mask = 16'hEE30;
defparam \my_slc|d0|REG_FILE|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y9_N26
cycloneive_lcell_comb \my_slc|d0|REG_FILE|Mux8~1 (
// Equation(s):
// \my_slc|d0|REG_FILE|Mux8~1_combout  = (\my_slc|d0|SR1_MUX|Output[0]~0_combout  & ((\my_slc|d0|REG_FILE|Mux8~0_combout  & (\my_slc|d0|REG_FILE|regout[7][7]~q )) # (!\my_slc|d0|REG_FILE|Mux8~0_combout  & ((\my_slc|d0|REG_FILE|regout[5][7]~q ))))) # 
// (!\my_slc|d0|SR1_MUX|Output[0]~0_combout  & (((\my_slc|d0|REG_FILE|Mux8~0_combout ))))

	.dataa(\my_slc|d0|REG_FILE|regout[7][7]~q ),
	.datab(\my_slc|d0|SR1_MUX|Output[0]~0_combout ),
	.datac(\my_slc|d0|REG_FILE|regout[5][7]~q ),
	.datad(\my_slc|d0|REG_FILE|Mux8~0_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|Mux8~1 .lut_mask = 16'hBBC0;
defparam \my_slc|d0|REG_FILE|Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y10_N20
cycloneive_lcell_comb \my_slc|d0|REG_FILE|regout~40 (
// Equation(s):
// \my_slc|d0|REG_FILE|regout~40_combout  = (\my_slc|state_controller|WideOr24~combout  & (((\my_slc|d0|REG_FILE|regout~34_combout  & !\my_slc|d0|IR_REG|DataOut [11])))) # (!\my_slc|state_controller|WideOr24~combout  & (!\Reset~input_o ))

	.dataa(\Reset~input_o ),
	.datab(\my_slc|d0|REG_FILE|regout~34_combout ),
	.datac(\my_slc|d0|IR_REG|DataOut [11]),
	.datad(\my_slc|state_controller|WideOr24~combout ),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|regout~40_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|regout~40 .lut_mask = 16'h0C55;
defparam \my_slc|d0|REG_FILE|regout~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y9_N17
dffeas \my_slc|d0|REG_FILE|regout[2][7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|REG_FILE|regout~51_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|REG_FILE|regout~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|REG_FILE|regout[2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|regout[2][7] .is_wysiwyg = "true";
defparam \my_slc|d0|REG_FILE|regout[2][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y8_N26
cycloneive_lcell_comb \my_slc|d0|REG_FILE|regout~43 (
// Equation(s):
// \my_slc|d0|REG_FILE|regout~43_combout  = (\my_slc|state_controller|WideOr24~combout  & (!\my_slc|d0|IR_REG|DataOut [11] & (\my_slc|d0|REG_FILE|regout~38_combout ))) # (!\my_slc|state_controller|WideOr24~combout  & (((!\Reset~input_o ))))

	.dataa(\my_slc|d0|IR_REG|DataOut [11]),
	.datab(\my_slc|d0|REG_FILE|regout~38_combout ),
	.datac(\Reset~input_o ),
	.datad(\my_slc|state_controller|WideOr24~combout ),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|regout~43_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|regout~43 .lut_mask = 16'h440F;
defparam \my_slc|d0|REG_FILE|regout~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y7_N23
dffeas \my_slc|d0|REG_FILE|regout[3][7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|REG_FILE|regout~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|REG_FILE|regout~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|REG_FILE|regout[3][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|regout[3][7] .is_wysiwyg = "true";
defparam \my_slc|d0|REG_FILE|regout[3][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y9_N7
dffeas \my_slc|d0|REG_FILE|regout[1][7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|REG_FILE|regout~51_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|REG_FILE|regout~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|REG_FILE|regout[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|regout[1][7] .is_wysiwyg = "true";
defparam \my_slc|d0|REG_FILE|regout[1][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y10_N22
cycloneive_lcell_comb \my_slc|d0|REG_FILE|regout~42 (
// Equation(s):
// \my_slc|d0|REG_FILE|regout~42_combout  = (\my_slc|state_controller|WideOr24~combout  & (((\my_slc|d0|REG_FILE|regout~36_combout  & !\my_slc|d0|IR_REG|DataOut [11])))) # (!\my_slc|state_controller|WideOr24~combout  & (!\Reset~input_o ))

	.dataa(\Reset~input_o ),
	.datab(\my_slc|d0|REG_FILE|regout~36_combout ),
	.datac(\my_slc|d0|IR_REG|DataOut [11]),
	.datad(\my_slc|state_controller|WideOr24~combout ),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|regout~42_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|regout~42 .lut_mask = 16'h0C55;
defparam \my_slc|d0|REG_FILE|regout~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y9_N31
dffeas \my_slc|d0|REG_FILE|regout[0][7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|REG_FILE|regout~51_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|REG_FILE|regout~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|REG_FILE|regout[0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|regout[0][7] .is_wysiwyg = "true";
defparam \my_slc|d0|REG_FILE|regout[0][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y9_N30
cycloneive_lcell_comb \my_slc|d0|REG_FILE|Mux8~2 (
// Equation(s):
// \my_slc|d0|REG_FILE|Mux8~2_combout  = (\my_slc|d0|SR1_MUX|Output[1]~1_combout  & (((\my_slc|d0|SR1_MUX|Output[0]~0_combout )))) # (!\my_slc|d0|SR1_MUX|Output[1]~1_combout  & ((\my_slc|d0|SR1_MUX|Output[0]~0_combout  & (\my_slc|d0|REG_FILE|regout[1][7]~q 
// )) # (!\my_slc|d0|SR1_MUX|Output[0]~0_combout  & ((\my_slc|d0|REG_FILE|regout[0][7]~q )))))

	.dataa(\my_slc|d0|REG_FILE|regout[1][7]~q ),
	.datab(\my_slc|d0|SR1_MUX|Output[1]~1_combout ),
	.datac(\my_slc|d0|REG_FILE|regout[0][7]~q ),
	.datad(\my_slc|d0|SR1_MUX|Output[0]~0_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|Mux8~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|Mux8~2 .lut_mask = 16'hEE30;
defparam \my_slc|d0|REG_FILE|Mux8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y9_N10
cycloneive_lcell_comb \my_slc|d0|REG_FILE|Mux8~3 (
// Equation(s):
// \my_slc|d0|REG_FILE|Mux8~3_combout  = (\my_slc|d0|SR1_MUX|Output[1]~1_combout  & ((\my_slc|d0|REG_FILE|Mux8~2_combout  & ((\my_slc|d0|REG_FILE|regout[3][7]~q ))) # (!\my_slc|d0|REG_FILE|Mux8~2_combout  & (\my_slc|d0|REG_FILE|regout[2][7]~q )))) # 
// (!\my_slc|d0|SR1_MUX|Output[1]~1_combout  & (((\my_slc|d0|REG_FILE|Mux8~2_combout ))))

	.dataa(\my_slc|d0|SR1_MUX|Output[1]~1_combout ),
	.datab(\my_slc|d0|REG_FILE|regout[2][7]~q ),
	.datac(\my_slc|d0|REG_FILE|regout[3][7]~q ),
	.datad(\my_slc|d0|REG_FILE|Mux8~2_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|Mux8~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|Mux8~3 .lut_mask = 16'hF588;
defparam \my_slc|d0|REG_FILE|Mux8~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y9_N24
cycloneive_lcell_comb \my_slc|d0|REG_FILE|Mux8~4 (
// Equation(s):
// \my_slc|d0|REG_FILE|Mux8~4_combout  = (\my_slc|d0|SR1_MUX|Output[2]~2_combout  & (\my_slc|d0|REG_FILE|Mux8~1_combout )) # (!\my_slc|d0|SR1_MUX|Output[2]~2_combout  & ((\my_slc|d0|REG_FILE|Mux8~3_combout )))

	.dataa(gnd),
	.datab(\my_slc|d0|SR1_MUX|Output[2]~2_combout ),
	.datac(\my_slc|d0|REG_FILE|Mux8~1_combout ),
	.datad(\my_slc|d0|REG_FILE|Mux8~3_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|Mux8~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|Mux8~4 .lut_mask = 16'hF3C0;
defparam \my_slc|d0|REG_FILE|Mux8~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y8_N18
cycloneive_lcell_comb \my_slc|d0|REG_FILE|regout~50 (
// Equation(s):
// \my_slc|d0|REG_FILE|regout~50_combout  = (\my_slc|d0|MDR_REG|DataOut[6]~3_combout  & ((\my_slc|state_controller|State.S_04~q ) # (\my_slc|state_controller|WideOr24~0_combout )))

	.dataa(\my_slc|state_controller|State.S_04~q ),
	.datab(gnd),
	.datac(\my_slc|state_controller|WideOr24~0_combout ),
	.datad(\my_slc|d0|MDR_REG|DataOut[6]~3_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|regout~50_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|regout~50 .lut_mask = 16'hFA00;
defparam \my_slc|d0|REG_FILE|regout~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y8_N19
dffeas \my_slc|d0|REG_FILE|regout[3][6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|REG_FILE|regout~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|REG_FILE|regout~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|REG_FILE|regout[3][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|regout[3][6] .is_wysiwyg = "true";
defparam \my_slc|d0|REG_FILE|regout[3][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y9_N5
dffeas \my_slc|d0|REG_FILE|regout[2][6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|REG_FILE|regout~50_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|REG_FILE|regout~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|REG_FILE|regout[2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|regout[2][6] .is_wysiwyg = "true";
defparam \my_slc|d0|REG_FILE|regout[2][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y8_N7
dffeas \my_slc|d0|REG_FILE|regout[1][6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|REG_FILE|regout~50_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|REG_FILE|regout~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|REG_FILE|regout[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|regout[1][6] .is_wysiwyg = "true";
defparam \my_slc|d0|REG_FILE|regout[1][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y9_N3
dffeas \my_slc|d0|REG_FILE|regout[0][6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|REG_FILE|regout~50_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|REG_FILE|regout~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|REG_FILE|regout[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|regout[0][6] .is_wysiwyg = "true";
defparam \my_slc|d0|REG_FILE|regout[0][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y9_N2
cycloneive_lcell_comb \my_slc|d0|REG_FILE|Mux9~2 (
// Equation(s):
// \my_slc|d0|REG_FILE|Mux9~2_combout  = (\my_slc|d0|SR1_MUX|Output[1]~1_combout  & (((\my_slc|d0|SR1_MUX|Output[0]~0_combout )))) # (!\my_slc|d0|SR1_MUX|Output[1]~1_combout  & ((\my_slc|d0|SR1_MUX|Output[0]~0_combout  & (\my_slc|d0|REG_FILE|regout[1][6]~q 
// )) # (!\my_slc|d0|SR1_MUX|Output[0]~0_combout  & ((\my_slc|d0|REG_FILE|regout[0][6]~q )))))

	.dataa(\my_slc|d0|REG_FILE|regout[1][6]~q ),
	.datab(\my_slc|d0|SR1_MUX|Output[1]~1_combout ),
	.datac(\my_slc|d0|REG_FILE|regout[0][6]~q ),
	.datad(\my_slc|d0|SR1_MUX|Output[0]~0_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|Mux9~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|Mux9~2 .lut_mask = 16'hEE30;
defparam \my_slc|d0|REG_FILE|Mux9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y9_N4
cycloneive_lcell_comb \my_slc|d0|REG_FILE|Mux9~3 (
// Equation(s):
// \my_slc|d0|REG_FILE|Mux9~3_combout  = (\my_slc|d0|SR1_MUX|Output[1]~1_combout  & ((\my_slc|d0|REG_FILE|Mux9~2_combout  & (\my_slc|d0|REG_FILE|regout[3][6]~q )) # (!\my_slc|d0|REG_FILE|Mux9~2_combout  & ((\my_slc|d0|REG_FILE|regout[2][6]~q ))))) # 
// (!\my_slc|d0|SR1_MUX|Output[1]~1_combout  & (((\my_slc|d0|REG_FILE|Mux9~2_combout ))))

	.dataa(\my_slc|d0|REG_FILE|regout[3][6]~q ),
	.datab(\my_slc|d0|SR1_MUX|Output[1]~1_combout ),
	.datac(\my_slc|d0|REG_FILE|regout[2][6]~q ),
	.datad(\my_slc|d0|REG_FILE|Mux9~2_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|Mux9~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|Mux9~3 .lut_mask = 16'hBBC0;
defparam \my_slc|d0|REG_FILE|Mux9~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y9_N30
cycloneive_lcell_comb \my_slc|d0|REG_FILE|regout[5][6]~feeder (
// Equation(s):
// \my_slc|d0|REG_FILE|regout[5][6]~feeder_combout  = \my_slc|d0|REG_FILE|regout~50_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|d0|REG_FILE|regout~50_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|regout[5][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|regout[5][6]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|d0|REG_FILE|regout[5][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y9_N31
dffeas \my_slc|d0|REG_FILE|regout[5][6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|REG_FILE|regout[5][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|REG_FILE|regout~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|REG_FILE|regout[5][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|regout[5][6] .is_wysiwyg = "true";
defparam \my_slc|d0|REG_FILE|regout[5][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y8_N9
dffeas \my_slc|d0|REG_FILE|regout[7][6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|REG_FILE|regout~50_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|REG_FILE|regout~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|REG_FILE|regout[7][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|regout[7][6] .is_wysiwyg = "true";
defparam \my_slc|d0|REG_FILE|regout[7][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y10_N8
cycloneive_lcell_comb \my_slc|d0|REG_FILE|regout[6][6]~feeder (
// Equation(s):
// \my_slc|d0|REG_FILE|regout[6][6]~feeder_combout  = \my_slc|d0|REG_FILE|regout~50_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|d0|REG_FILE|regout~50_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|regout[6][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|regout[6][6]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|d0|REG_FILE|regout[6][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y10_N9
dffeas \my_slc|d0|REG_FILE|regout[6][6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|REG_FILE|regout[6][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|REG_FILE|regout~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|REG_FILE|regout[6][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|regout[6][6] .is_wysiwyg = "true";
defparam \my_slc|d0|REG_FILE|regout[6][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y9_N5
dffeas \my_slc|d0|REG_FILE|regout[4][6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|REG_FILE|regout~50_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|REG_FILE|regout~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|REG_FILE|regout[4][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|regout[4][6] .is_wysiwyg = "true";
defparam \my_slc|d0|REG_FILE|regout[4][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y9_N4
cycloneive_lcell_comb \my_slc|d0|REG_FILE|Mux9~0 (
// Equation(s):
// \my_slc|d0|REG_FILE|Mux9~0_combout  = (\my_slc|d0|SR1_MUX|Output[1]~1_combout  & ((\my_slc|d0|REG_FILE|regout[6][6]~q ) # ((\my_slc|d0|SR1_MUX|Output[0]~0_combout )))) # (!\my_slc|d0|SR1_MUX|Output[1]~1_combout  & (((\my_slc|d0|REG_FILE|regout[4][6]~q  & 
// !\my_slc|d0|SR1_MUX|Output[0]~0_combout ))))

	.dataa(\my_slc|d0|SR1_MUX|Output[1]~1_combout ),
	.datab(\my_slc|d0|REG_FILE|regout[6][6]~q ),
	.datac(\my_slc|d0|REG_FILE|regout[4][6]~q ),
	.datad(\my_slc|d0|SR1_MUX|Output[0]~0_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|Mux9~0 .lut_mask = 16'hAAD8;
defparam \my_slc|d0|REG_FILE|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y8_N8
cycloneive_lcell_comb \my_slc|d0|REG_FILE|Mux9~1 (
// Equation(s):
// \my_slc|d0|REG_FILE|Mux9~1_combout  = (\my_slc|d0|SR1_MUX|Output[0]~0_combout  & ((\my_slc|d0|REG_FILE|Mux9~0_combout  & ((\my_slc|d0|REG_FILE|regout[7][6]~q ))) # (!\my_slc|d0|REG_FILE|Mux9~0_combout  & (\my_slc|d0|REG_FILE|regout[5][6]~q )))) # 
// (!\my_slc|d0|SR1_MUX|Output[0]~0_combout  & (((\my_slc|d0|REG_FILE|Mux9~0_combout ))))

	.dataa(\my_slc|d0|REG_FILE|regout[5][6]~q ),
	.datab(\my_slc|d0|SR1_MUX|Output[0]~0_combout ),
	.datac(\my_slc|d0|REG_FILE|regout[7][6]~q ),
	.datad(\my_slc|d0|REG_FILE|Mux9~0_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|Mux9~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|Mux9~1 .lut_mask = 16'hF388;
defparam \my_slc|d0|REG_FILE|Mux9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y9_N28
cycloneive_lcell_comb \my_slc|d0|REG_FILE|Mux9~4 (
// Equation(s):
// \my_slc|d0|REG_FILE|Mux9~4_combout  = (\my_slc|d0|SR1_MUX|Output[2]~2_combout  & ((\my_slc|d0|REG_FILE|Mux9~1_combout ))) # (!\my_slc|d0|SR1_MUX|Output[2]~2_combout  & (\my_slc|d0|REG_FILE|Mux9~3_combout ))

	.dataa(\my_slc|d0|SR1_MUX|Output[2]~2_combout ),
	.datab(gnd),
	.datac(\my_slc|d0|REG_FILE|Mux9~3_combout ),
	.datad(\my_slc|d0|REG_FILE|Mux9~1_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|Mux9~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|Mux9~4 .lut_mask = 16'hFA50;
defparam \my_slc|d0|REG_FILE|Mux9~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X11_Y0_N22
cycloneive_io_ibuf \Data[5]~input (
	.i(Data[5]),
	.ibar(gnd),
	.o(\Data[5]~input_o ));
// synopsys translate_off
defparam \Data[5]~input .bus_hold = "false";
defparam \Data[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X79_Y7_N19
dffeas \my_slc|tr0|Data_read_buffer[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_read_buffer [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_read_buffer[5] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_read_buffer[5] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y11_N8
cycloneive_io_ibuf \S[5]~input (
	.i(S[5]),
	.ibar(gnd),
	.o(\S[5]~input_o ));
// synopsys translate_off
defparam \S[5]~input .bus_hold = "false";
defparam \S[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X79_Y7_N18
cycloneive_lcell_comb \my_slc|d0|MDR_REG|DataOut~23 (
// Equation(s):
// \my_slc|d0|MDR_REG|DataOut~23_combout  = (!\my_slc|state_controller|Mem_WE~0_combout  & ((\my_slc|memory_subsystem|Equal0~4_combout  & ((\S[5]~input_o ))) # (!\my_slc|memory_subsystem|Equal0~4_combout  & (\my_slc|tr0|Data_read_buffer [5]))))

	.dataa(\my_slc|state_controller|Mem_WE~0_combout ),
	.datab(\my_slc|memory_subsystem|Equal0~4_combout ),
	.datac(\my_slc|tr0|Data_read_buffer [5]),
	.datad(\S[5]~input_o ),
	.cin(gnd),
	.combout(\my_slc|d0|MDR_REG|DataOut~23_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MDR_REG|DataOut~23 .lut_mask = 16'h5410;
defparam \my_slc|d0|MDR_REG|DataOut~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y8_N31
dffeas \my_slc|d0|MDR_REG|DataOut[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|MDR_REG|DataOut[5]~2_combout ),
	.asdata(\my_slc|d0|MDR_REG|DataOut~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(\my_slc|state_controller|WideOr21~0_combout ),
	.ena(\my_slc|d0|MDR_REG|DataOut[9]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|MDR_REG|DataOut [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|MDR_REG|DataOut[5] .is_wysiwyg = "true";
defparam \my_slc|d0|MDR_REG|DataOut[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y4_N4
cycloneive_lcell_comb \my_slc|d0|Gates|Mux10~0 (
// Equation(s):
// \my_slc|d0|Gates|Mux10~0_combout  = (\my_slc|d0|Gates|Mux12~0_combout  & ((\my_slc|state_controller|GateMDR~combout  & (\my_slc|d0|MDR_REG|DataOut [5])) # (!\my_slc|state_controller|GateMDR~combout  & ((\my_slc|d0|PC_REG|DataOut [5])))))

	.dataa(\my_slc|state_controller|GateMDR~combout ),
	.datab(\my_slc|d0|MDR_REG|DataOut [5]),
	.datac(\my_slc|d0|Gates|Mux12~0_combout ),
	.datad(\my_slc|d0|PC_REG|DataOut [5]),
	.cin(gnd),
	.combout(\my_slc|d0|Gates|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|Gates|Mux10~0 .lut_mask = 16'hD080;
defparam \my_slc|d0|Gates|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X7_Y0_N15
cycloneive_io_ibuf \Data[4]~input (
	.i(Data[4]),
	.ibar(gnd),
	.o(\Data[4]~input_o ));
// synopsys translate_off
defparam \Data[4]~input .bus_hold = "false";
defparam \Data[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X79_Y7_N13
dffeas \my_slc|tr0|Data_read_buffer[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_read_buffer [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_read_buffer[4] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_read_buffer[4] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y18_N8
cycloneive_io_ibuf \S[4]~input (
	.i(S[4]),
	.ibar(gnd),
	.o(\S[4]~input_o ));
// synopsys translate_off
defparam \S[4]~input .bus_hold = "false";
defparam \S[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X79_Y7_N12
cycloneive_lcell_comb \my_slc|d0|MDR_REG|DataOut~22 (
// Equation(s):
// \my_slc|d0|MDR_REG|DataOut~22_combout  = (!\my_slc|state_controller|Mem_WE~0_combout  & ((\my_slc|memory_subsystem|Equal0~4_combout  & ((\S[4]~input_o ))) # (!\my_slc|memory_subsystem|Equal0~4_combout  & (\my_slc|tr0|Data_read_buffer [4]))))

	.dataa(\my_slc|state_controller|Mem_WE~0_combout ),
	.datab(\my_slc|memory_subsystem|Equal0~4_combout ),
	.datac(\my_slc|tr0|Data_read_buffer [4]),
	.datad(\S[4]~input_o ),
	.cin(gnd),
	.combout(\my_slc|d0|MDR_REG|DataOut~22_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MDR_REG|DataOut~22 .lut_mask = 16'h5410;
defparam \my_slc|d0|MDR_REG|DataOut~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y8_N21
dffeas \my_slc|d0|MDR_REG|DataOut[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|MDR_REG|DataOut[4]~1_combout ),
	.asdata(\my_slc|d0|MDR_REG|DataOut~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(\my_slc|state_controller|WideOr21~0_combout ),
	.ena(\my_slc|d0|MDR_REG|DataOut[9]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|MDR_REG|DataOut [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|MDR_REG|DataOut[4] .is_wysiwyg = "true";
defparam \my_slc|d0|MDR_REG|DataOut[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y4_N24
cycloneive_lcell_comb \my_slc|d0|Gates|Mux11~0 (
// Equation(s):
// \my_slc|d0|Gates|Mux11~0_combout  = (\my_slc|d0|Gates|Mux12~0_combout  & ((\my_slc|state_controller|GateMDR~combout  & (\my_slc|d0|MDR_REG|DataOut [4])) # (!\my_slc|state_controller|GateMDR~combout  & ((\my_slc|d0|PC_REG|DataOut [4])))))

	.dataa(\my_slc|state_controller|GateMDR~combout ),
	.datab(\my_slc|d0|MDR_REG|DataOut [4]),
	.datac(\my_slc|d0|PC_REG|DataOut [4]),
	.datad(\my_slc|d0|Gates|Mux12~0_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|Gates|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|Gates|Mux11~0 .lut_mask = 16'hD800;
defparam \my_slc|d0|Gates|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y7_N10
cycloneive_lcell_comb \my_slc|d0|MAR_REG|DataOut~6 (
// Equation(s):
// \my_slc|d0|MAR_REG|DataOut~6_combout  = (\Reset~input_o  & \my_slc|d0|MDR_REG|DataOut[4]~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Reset~input_o ),
	.datad(\my_slc|d0|MDR_REG|DataOut[4]~1_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|MAR_REG|DataOut~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MAR_REG|DataOut~6 .lut_mask = 16'hF000;
defparam \my_slc|d0|MAR_REG|DataOut~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y7_N30
cycloneive_lcell_comb \my_slc|d0|IR_REG|DataOut[4]~feeder (
// Equation(s):
// \my_slc|d0|IR_REG|DataOut[4]~feeder_combout  = \my_slc|d0|MAR_REG|DataOut~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|d0|MAR_REG|DataOut~6_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|IR_REG|DataOut[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|IR_REG|DataOut[4]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|d0|IR_REG|DataOut[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y7_N31
dffeas \my_slc|d0|IR_REG|DataOut[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|IR_REG|DataOut[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|IR_REG|DataOut[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|IR_REG|DataOut [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|IR_REG|DataOut[4] .is_wysiwyg = "true";
defparam \my_slc|d0|IR_REG|DataOut[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y7_N1
dffeas \my_slc|d0|NZP|NOut (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|MDR_REG|DataOut[15]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|state_controller|WideOr24~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|NZP|NOut~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|NZP|NOut .is_wysiwyg = "true";
defparam \my_slc|d0|NZP|NOut .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y6_N0
cycloneive_lcell_comb \my_slc|d0|Gates|Mux13~2 (
// Equation(s):
// \my_slc|d0|Gates|Mux13~2_combout  = ((\my_slc|state_controller|State.S_23~q ) # ((\my_slc|d0|MAR_REG|DataOut[3]~0_combout  & \my_slc|state_controller|GateMDR~combout ))) # (!\my_slc|state_controller|WideOr23~0_combout )

	.dataa(\my_slc|state_controller|WideOr23~0_combout ),
	.datab(\my_slc|state_controller|State.S_23~q ),
	.datac(\my_slc|d0|MAR_REG|DataOut[3]~0_combout ),
	.datad(\my_slc|state_controller|GateMDR~combout ),
	.cin(gnd),
	.combout(\my_slc|d0|Gates|Mux13~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|Gates|Mux13~2 .lut_mask = 16'hFDDD;
defparam \my_slc|d0|Gates|Mux13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y6_N26
cycloneive_lcell_comb \my_slc|d0|Gates|Mux13~3 (
// Equation(s):
// \my_slc|d0|Gates|Mux13~3_combout  = (!\my_slc|d0|Gates|Mux13~10_combout  & (((!\my_slc|state_controller|State.S_04~q  & !\my_slc|state_controller|State.S_18~q )) # (!\my_slc|d0|Gates|Mux13~2_combout )))

	.dataa(\my_slc|d0|Gates|Mux13~10_combout ),
	.datab(\my_slc|state_controller|State.S_04~q ),
	.datac(\my_slc|state_controller|State.S_18~q ),
	.datad(\my_slc|d0|Gates|Mux13~2_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|Gates|Mux13~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|Gates|Mux13~3 .lut_mask = 16'h0155;
defparam \my_slc|d0|Gates|Mux13~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y15_N8
cycloneive_io_ibuf \S[2]~input (
	.i(S[2]),
	.ibar(gnd),
	.o(\S[2]~input_o ));
// synopsys translate_off
defparam \S[2]~input .bus_hold = "false";
defparam \S[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X9_Y0_N22
cycloneive_io_ibuf \Data[2]~input (
	.i(Data[2]),
	.ibar(gnd),
	.o(\Data[2]~input_o ));
// synopsys translate_off
defparam \Data[2]~input .bus_hold = "false";
defparam \Data[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X79_Y7_N25
dffeas \my_slc|tr0|Data_read_buffer[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_read_buffer [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_read_buffer[2] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_read_buffer[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y7_N4
cycloneive_lcell_comb \my_slc|d0|MDR_REG|DataOut~13 (
// Equation(s):
// \my_slc|d0|MDR_REG|DataOut~13_combout  = (!\my_slc|state_controller|State.S_16_1~q  & (\my_slc|state_controller|WideOr21~0_combout  & !\my_slc|state_controller|State.S_16_2~q ))

	.dataa(gnd),
	.datab(\my_slc|state_controller|State.S_16_1~q ),
	.datac(\my_slc|state_controller|WideOr21~0_combout ),
	.datad(\my_slc|state_controller|State.S_16_2~q ),
	.cin(gnd),
	.combout(\my_slc|d0|MDR_REG|DataOut~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MDR_REG|DataOut~13 .lut_mask = 16'h0030;
defparam \my_slc|d0|MDR_REG|DataOut~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y7_N24
cycloneive_lcell_comb \my_slc|d0|MDR_REG|DataOut~19 (
// Equation(s):
// \my_slc|d0|MDR_REG|DataOut~19_combout  = (\my_slc|d0|MDR_REG|DataOut~13_combout  & ((\my_slc|memory_subsystem|Equal0~4_combout  & (\S[2]~input_o )) # (!\my_slc|memory_subsystem|Equal0~4_combout  & ((\my_slc|tr0|Data_read_buffer [2])))))

	.dataa(\S[2]~input_o ),
	.datab(\my_slc|memory_subsystem|Equal0~4_combout ),
	.datac(\my_slc|tr0|Data_read_buffer [2]),
	.datad(\my_slc|d0|MDR_REG|DataOut~13_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|MDR_REG|DataOut~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MDR_REG|DataOut~19 .lut_mask = 16'hB800;
defparam \my_slc|d0|MDR_REG|DataOut~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y6_N30
cycloneive_lcell_comb \my_slc|d0|MDR_REG|DataOut~20 (
// Equation(s):
// \my_slc|d0|MDR_REG|DataOut~20_combout  = (\Reset~input_o  & ((\my_slc|d0|MDR_REG|DataOut~19_combout ) # ((\my_slc|d0|Gates|Mux13~combout  & !\my_slc|state_controller|WideOr21~0_combout ))))

	.dataa(\my_slc|d0|Gates|Mux13~combout ),
	.datab(\Reset~input_o ),
	.datac(\my_slc|d0|MDR_REG|DataOut~19_combout ),
	.datad(\my_slc|state_controller|WideOr21~0_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|MDR_REG|DataOut~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MDR_REG|DataOut~20 .lut_mask = 16'hC0C8;
defparam \my_slc|d0|MDR_REG|DataOut~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y6_N31
dffeas \my_slc|d0|MDR_REG|DataOut[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|MDR_REG|DataOut~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|MDR_REG|DataOut[9]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|MDR_REG|DataOut [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|MDR_REG|DataOut[2] .is_wysiwyg = "true";
defparam \my_slc|d0|MDR_REG|DataOut[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y6_N4
cycloneive_lcell_comb \my_slc|d0|Gates|Mux13~4 (
// Equation(s):
// \my_slc|d0|Gates|Mux13~4_combout  = (\my_slc|d0|PC_REG|DataOut [2] & ((\my_slc|state_controller|State.S_18~q ) # (\my_slc|state_controller|State.S_04~q )))

	.dataa(\my_slc|state_controller|State.S_18~q ),
	.datab(\my_slc|d0|PC_REG|DataOut [2]),
	.datac(gnd),
	.datad(\my_slc|state_controller|State.S_04~q ),
	.cin(gnd),
	.combout(\my_slc|d0|Gates|Mux13~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|Gates|Mux13~4 .lut_mask = 16'hCC88;
defparam \my_slc|d0|Gates|Mux13~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y9_N22
cycloneive_lcell_comb \my_slc|d0|ADDR1_MUX|Output[2]~4 (
// Equation(s):
// \my_slc|d0|ADDR1_MUX|Output[2]~4_combout  = (\my_slc|state_controller|WideOr26~0_combout  & ((\my_slc|d0|PC_REG|DataOut [2]))) # (!\my_slc|state_controller|WideOr26~0_combout  & (!\my_slc|d0|SR1_MUX|Output[2]~2_combout ))

	.dataa(gnd),
	.datab(\my_slc|d0|SR1_MUX|Output[2]~2_combout ),
	.datac(\my_slc|d0|PC_REG|DataOut [2]),
	.datad(\my_slc|state_controller|WideOr26~0_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|ADDR1_MUX|Output[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|ADDR1_MUX|Output[2]~4 .lut_mask = 16'hF033;
defparam \my_slc|d0|ADDR1_MUX|Output[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y8_N6
cycloneive_lcell_comb \my_slc|d0|REG_FILE|regout~46 (
// Equation(s):
// \my_slc|d0|REG_FILE|regout~46_combout  = (\my_slc|d0|Gates|Mux13~combout  & ((\my_slc|state_controller|State.S_04~q ) # (\my_slc|state_controller|WideOr24~0_combout )))

	.dataa(\my_slc|state_controller|State.S_04~q ),
	.datab(\my_slc|state_controller|WideOr24~0_combout ),
	.datac(gnd),
	.datad(\my_slc|d0|Gates|Mux13~combout ),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|regout~46_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|regout~46 .lut_mask = 16'hEE00;
defparam \my_slc|d0|REG_FILE|regout~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y8_N7
dffeas \my_slc|d0|REG_FILE|regout[3][2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|REG_FILE|regout~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|REG_FILE|regout~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|REG_FILE|regout[3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|regout[3][2] .is_wysiwyg = "true";
defparam \my_slc|d0|REG_FILE|regout[3][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y9_N15
dffeas \my_slc|d0|REG_FILE|regout[2][2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|REG_FILE|regout~46_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|REG_FILE|regout~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|REG_FILE|regout[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|regout[2][2] .is_wysiwyg = "true";
defparam \my_slc|d0|REG_FILE|regout[2][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y8_N3
dffeas \my_slc|d0|REG_FILE|regout[1][2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|REG_FILE|regout~46_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|REG_FILE|regout~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|REG_FILE|regout[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|regout[1][2] .is_wysiwyg = "true";
defparam \my_slc|d0|REG_FILE|regout[1][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y9_N29
dffeas \my_slc|d0|REG_FILE|regout[0][2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|REG_FILE|regout~46_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|REG_FILE|regout~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|REG_FILE|regout[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|regout[0][2] .is_wysiwyg = "true";
defparam \my_slc|d0|REG_FILE|regout[0][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y9_N28
cycloneive_lcell_comb \my_slc|d0|REG_FILE|Mux13~2 (
// Equation(s):
// \my_slc|d0|REG_FILE|Mux13~2_combout  = (\my_slc|d0|SR1_MUX|Output[1]~1_combout  & (((\my_slc|d0|SR1_MUX|Output[0]~0_combout )))) # (!\my_slc|d0|SR1_MUX|Output[1]~1_combout  & ((\my_slc|d0|SR1_MUX|Output[0]~0_combout  & (\my_slc|d0|REG_FILE|regout[1][2]~q 
// )) # (!\my_slc|d0|SR1_MUX|Output[0]~0_combout  & ((\my_slc|d0|REG_FILE|regout[0][2]~q )))))

	.dataa(\my_slc|d0|SR1_MUX|Output[1]~1_combout ),
	.datab(\my_slc|d0|REG_FILE|regout[1][2]~q ),
	.datac(\my_slc|d0|REG_FILE|regout[0][2]~q ),
	.datad(\my_slc|d0|SR1_MUX|Output[0]~0_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|Mux13~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|Mux13~2 .lut_mask = 16'hEE50;
defparam \my_slc|d0|REG_FILE|Mux13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y9_N14
cycloneive_lcell_comb \my_slc|d0|REG_FILE|Mux13~3 (
// Equation(s):
// \my_slc|d0|REG_FILE|Mux13~3_combout  = (\my_slc|d0|SR1_MUX|Output[1]~1_combout  & ((\my_slc|d0|REG_FILE|Mux13~2_combout  & (\my_slc|d0|REG_FILE|regout[3][2]~q )) # (!\my_slc|d0|REG_FILE|Mux13~2_combout  & ((\my_slc|d0|REG_FILE|regout[2][2]~q ))))) # 
// (!\my_slc|d0|SR1_MUX|Output[1]~1_combout  & (((\my_slc|d0|REG_FILE|Mux13~2_combout ))))

	.dataa(\my_slc|d0|SR1_MUX|Output[1]~1_combout ),
	.datab(\my_slc|d0|REG_FILE|regout[3][2]~q ),
	.datac(\my_slc|d0|REG_FILE|regout[2][2]~q ),
	.datad(\my_slc|d0|REG_FILE|Mux13~2_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|Mux13~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|Mux13~3 .lut_mask = 16'hDDA0;
defparam \my_slc|d0|REG_FILE|Mux13~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y10_N27
dffeas \my_slc|d0|REG_FILE|regout[5][2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|REG_FILE|regout~46_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|REG_FILE|regout~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|REG_FILE|regout[5][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|regout[5][2] .is_wysiwyg = "true";
defparam \my_slc|d0|REG_FILE|regout[5][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y8_N1
dffeas \my_slc|d0|REG_FILE|regout[7][2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|REG_FILE|regout~46_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|REG_FILE|regout~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|REG_FILE|regout[7][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|regout[7][2] .is_wysiwyg = "true";
defparam \my_slc|d0|REG_FILE|regout[7][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y9_N6
cycloneive_lcell_comb \my_slc|d0|REG_FILE|regout[4][2]~feeder (
// Equation(s):
// \my_slc|d0|REG_FILE|regout[4][2]~feeder_combout  = \my_slc|d0|REG_FILE|regout~46_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|d0|REG_FILE|regout~46_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|regout[4][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|regout[4][2]~feeder .lut_mask = 16'hF0F0;
defparam \my_slc|d0|REG_FILE|regout[4][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y9_N7
dffeas \my_slc|d0|REG_FILE|regout[4][2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|REG_FILE|regout[4][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|REG_FILE|regout~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|REG_FILE|regout[4][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|regout[4][2] .is_wysiwyg = "true";
defparam \my_slc|d0|REG_FILE|regout[4][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y10_N13
dffeas \my_slc|d0|REG_FILE|regout[6][2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|REG_FILE|regout~46_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|REG_FILE|regout~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|REG_FILE|regout[6][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|regout[6][2] .is_wysiwyg = "true";
defparam \my_slc|d0|REG_FILE|regout[6][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y9_N16
cycloneive_lcell_comb \my_slc|d0|REG_FILE|Mux13~0 (
// Equation(s):
// \my_slc|d0|REG_FILE|Mux13~0_combout  = (\my_slc|d0|SR1_MUX|Output[0]~0_combout  & (((\my_slc|d0|SR1_MUX|Output[1]~1_combout )))) # (!\my_slc|d0|SR1_MUX|Output[0]~0_combout  & ((\my_slc|d0|SR1_MUX|Output[1]~1_combout  & ((\my_slc|d0|REG_FILE|regout[6][2]~q 
// ))) # (!\my_slc|d0|SR1_MUX|Output[1]~1_combout  & (\my_slc|d0|REG_FILE|regout[4][2]~q ))))

	.dataa(\my_slc|d0|REG_FILE|regout[4][2]~q ),
	.datab(\my_slc|d0|SR1_MUX|Output[0]~0_combout ),
	.datac(\my_slc|d0|REG_FILE|regout[6][2]~q ),
	.datad(\my_slc|d0|SR1_MUX|Output[1]~1_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|Mux13~0 .lut_mask = 16'hFC22;
defparam \my_slc|d0|REG_FILE|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y8_N0
cycloneive_lcell_comb \my_slc|d0|REG_FILE|Mux13~1 (
// Equation(s):
// \my_slc|d0|REG_FILE|Mux13~1_combout  = (\my_slc|d0|SR1_MUX|Output[0]~0_combout  & ((\my_slc|d0|REG_FILE|Mux13~0_combout  & ((\my_slc|d0|REG_FILE|regout[7][2]~q ))) # (!\my_slc|d0|REG_FILE|Mux13~0_combout  & (\my_slc|d0|REG_FILE|regout[5][2]~q )))) # 
// (!\my_slc|d0|SR1_MUX|Output[0]~0_combout  & (((\my_slc|d0|REG_FILE|Mux13~0_combout ))))

	.dataa(\my_slc|d0|REG_FILE|regout[5][2]~q ),
	.datab(\my_slc|d0|SR1_MUX|Output[0]~0_combout ),
	.datac(\my_slc|d0|REG_FILE|regout[7][2]~q ),
	.datad(\my_slc|d0|REG_FILE|Mux13~0_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|Mux13~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|Mux13~1 .lut_mask = 16'hF388;
defparam \my_slc|d0|REG_FILE|Mux13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y9_N24
cycloneive_lcell_comb \my_slc|d0|ADDR1_MUX|Output[2]~5 (
// Equation(s):
// \my_slc|d0|ADDR1_MUX|Output[2]~5_combout  = (\my_slc|d0|ADDR1_MUX|Output[2]~4_combout  & ((\my_slc|state_controller|WideOr26~0_combout ) # ((\my_slc|d0|REG_FILE|Mux13~3_combout )))) # (!\my_slc|d0|ADDR1_MUX|Output[2]~4_combout  & 
// (!\my_slc|state_controller|WideOr26~0_combout  & ((\my_slc|d0|REG_FILE|Mux13~1_combout ))))

	.dataa(\my_slc|d0|ADDR1_MUX|Output[2]~4_combout ),
	.datab(\my_slc|state_controller|WideOr26~0_combout ),
	.datac(\my_slc|d0|REG_FILE|Mux13~3_combout ),
	.datad(\my_slc|d0|REG_FILE|Mux13~1_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|ADDR1_MUX|Output[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|ADDR1_MUX|Output[2]~5 .lut_mask = 16'hB9A8;
defparam \my_slc|d0|ADDR1_MUX|Output[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y6_N12
cycloneive_lcell_comb \my_slc|d0|MAR_REG|DataOut~4 (
// Equation(s):
// \my_slc|d0|MAR_REG|DataOut~4_combout  = (\Reset~input_o  & \my_slc|d0|Gates|Mux13~combout )

	.dataa(\Reset~input_o ),
	.datab(gnd),
	.datac(\my_slc|d0|Gates|Mux13~combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_slc|d0|MAR_REG|DataOut~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MAR_REG|DataOut~4 .lut_mask = 16'hA0A0;
defparam \my_slc|d0|MAR_REG|DataOut~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y6_N5
dffeas \my_slc|d0|IR_REG|DataOut[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MAR_REG|DataOut~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|IR_REG|DataOut[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|IR_REG|DataOut [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|IR_REG|DataOut[2] .is_wysiwyg = "true";
defparam \my_slc|d0|IR_REG|DataOut[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y7_N16
cycloneive_lcell_comb \my_slc|d0|ADDR2_MUX|Mux13~0 (
// Equation(s):
// \my_slc|d0|ADDR2_MUX|Mux13~0_combout  = (\my_slc|d0|IR_REG|DataOut [2] & ((\my_slc|state_controller|State.S_21~q ) # ((\my_slc|state_controller|State.S_22~q ) # (!\my_slc|d0|MAR_REG|DataOut[3]~0_combout ))))

	.dataa(\my_slc|d0|IR_REG|DataOut [2]),
	.datab(\my_slc|state_controller|State.S_21~q ),
	.datac(\my_slc|state_controller|State.S_22~q ),
	.datad(\my_slc|d0|MAR_REG|DataOut[3]~0_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|ADDR2_MUX|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|ADDR2_MUX|Mux13~0 .lut_mask = 16'hA8AA;
defparam \my_slc|d0|ADDR2_MUX|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y14_N1
cycloneive_io_ibuf \S[1]~input (
	.i(S[1]),
	.ibar(gnd),
	.o(\S[1]~input_o ));
// synopsys translate_off
defparam \S[1]~input .bus_hold = "false";
defparam \S[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X1_Y0_N1
cycloneive_io_ibuf \Data[1]~input (
	.i(Data[1]),
	.ibar(gnd),
	.o(\Data[1]~input_o ));
// synopsys translate_off
defparam \Data[1]~input .bus_hold = "false";
defparam \Data[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X79_Y7_N3
dffeas \my_slc|tr0|Data_read_buffer[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_read_buffer [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_read_buffer[1] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_read_buffer[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y7_N2
cycloneive_lcell_comb \my_slc|d0|MDR_REG|DataOut~17 (
// Equation(s):
// \my_slc|d0|MDR_REG|DataOut~17_combout  = (\my_slc|d0|MDR_REG|DataOut~13_combout  & ((\my_slc|memory_subsystem|Equal0~4_combout  & (\S[1]~input_o )) # (!\my_slc|memory_subsystem|Equal0~4_combout  & ((\my_slc|tr0|Data_read_buffer [1])))))

	.dataa(\S[1]~input_o ),
	.datab(\my_slc|memory_subsystem|Equal0~4_combout ),
	.datac(\my_slc|tr0|Data_read_buffer [1]),
	.datad(\my_slc|d0|MDR_REG|DataOut~13_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|MDR_REG|DataOut~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MDR_REG|DataOut~17 .lut_mask = 16'hB800;
defparam \my_slc|d0|MDR_REG|DataOut~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y8_N22
cycloneive_lcell_comb \my_slc|d0|MDR_REG|DataOut~18 (
// Equation(s):
// \my_slc|d0|MDR_REG|DataOut~18_combout  = (\Reset~input_o  & ((\my_slc|d0|MDR_REG|DataOut~17_combout ) # ((!\my_slc|state_controller|WideOr21~0_combout  & \my_slc|d0|Gates|Mux14~combout ))))

	.dataa(\my_slc|d0|MDR_REG|DataOut~17_combout ),
	.datab(\Reset~input_o ),
	.datac(\my_slc|state_controller|WideOr21~0_combout ),
	.datad(\my_slc|d0|Gates|Mux14~combout ),
	.cin(gnd),
	.combout(\my_slc|d0|MDR_REG|DataOut~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MDR_REG|DataOut~18 .lut_mask = 16'h8C88;
defparam \my_slc|d0|MDR_REG|DataOut~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y8_N23
dffeas \my_slc|d0|MDR_REG|DataOut[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|MDR_REG|DataOut~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|MDR_REG|DataOut[9]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|MDR_REG|DataOut [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|MDR_REG|DataOut[1] .is_wysiwyg = "true";
defparam \my_slc|d0|MDR_REG|DataOut[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y8_N16
cycloneive_lcell_comb \my_slc|d0|Gates|Mux14~0 (
// Equation(s):
// \my_slc|d0|Gates|Mux14~0_combout  = (\my_slc|d0|PC_REG|DataOut [1] & ((\my_slc|state_controller|State.S_04~q ) # (\my_slc|state_controller|State.S_18~q )))

	.dataa(\my_slc|state_controller|State.S_04~q ),
	.datab(\my_slc|d0|PC_REG|DataOut [1]),
	.datac(gnd),
	.datad(\my_slc|state_controller|State.S_18~q ),
	.cin(gnd),
	.combout(\my_slc|d0|Gates|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|Gates|Mux14~0 .lut_mask = 16'hCC88;
defparam \my_slc|d0|Gates|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y8_N12
cycloneive_lcell_comb \my_slc|d0|REG_FILE|regout~45 (
// Equation(s):
// \my_slc|d0|REG_FILE|regout~45_combout  = (\my_slc|d0|Gates|Mux14~combout  & ((\my_slc|state_controller|State.S_04~q ) # (\my_slc|state_controller|WideOr24~0_combout )))

	.dataa(\my_slc|state_controller|State.S_04~q ),
	.datab(\my_slc|state_controller|WideOr24~0_combout ),
	.datac(gnd),
	.datad(\my_slc|d0|Gates|Mux14~combout ),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|regout~45_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|regout~45 .lut_mask = 16'hEE00;
defparam \my_slc|d0|REG_FILE|regout~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y8_N23
dffeas \my_slc|d0|REG_FILE|regout[3][1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|REG_FILE|regout~45_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|REG_FILE|regout~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|REG_FILE|regout[3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|regout[3][1] .is_wysiwyg = "true";
defparam \my_slc|d0|REG_FILE|regout[3][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y8_N14
cycloneive_lcell_comb \my_slc|d0|REG_FILE|regout[2][1]~feeder (
// Equation(s):
// \my_slc|d0|REG_FILE|regout[2][1]~feeder_combout  = \my_slc|d0|REG_FILE|regout~45_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|d0|REG_FILE|regout~45_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|regout[2][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|regout[2][1]~feeder .lut_mask = 16'hF0F0;
defparam \my_slc|d0|REG_FILE|regout[2][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y8_N15
dffeas \my_slc|d0|REG_FILE|regout[2][1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|REG_FILE|regout[2][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|REG_FILE|regout~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|REG_FILE|regout[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|regout[2][1] .is_wysiwyg = "true";
defparam \my_slc|d0|REG_FILE|regout[2][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y8_N11
dffeas \my_slc|d0|REG_FILE|regout[0][1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|REG_FILE|regout~45_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|REG_FILE|regout~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|REG_FILE|regout[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|regout[0][1] .is_wysiwyg = "true";
defparam \my_slc|d0|REG_FILE|regout[0][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y8_N17
dffeas \my_slc|d0|REG_FILE|regout[1][1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|REG_FILE|regout~45_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|REG_FILE|regout~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|REG_FILE|regout[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|regout[1][1] .is_wysiwyg = "true";
defparam \my_slc|d0|REG_FILE|regout[1][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y8_N16
cycloneive_lcell_comb \my_slc|d0|REG_FILE|Mux14~2 (
// Equation(s):
// \my_slc|d0|REG_FILE|Mux14~2_combout  = (\my_slc|d0|SR1_MUX|Output[1]~1_combout  & (((\my_slc|d0|SR1_MUX|Output[0]~0_combout )))) # (!\my_slc|d0|SR1_MUX|Output[1]~1_combout  & ((\my_slc|d0|SR1_MUX|Output[0]~0_combout  & ((\my_slc|d0|REG_FILE|regout[1][1]~q 
// ))) # (!\my_slc|d0|SR1_MUX|Output[0]~0_combout  & (\my_slc|d0|REG_FILE|regout[0][1]~q ))))

	.dataa(\my_slc|d0|SR1_MUX|Output[1]~1_combout ),
	.datab(\my_slc|d0|REG_FILE|regout[0][1]~q ),
	.datac(\my_slc|d0|REG_FILE|regout[1][1]~q ),
	.datad(\my_slc|d0|SR1_MUX|Output[0]~0_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|Mux14~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|Mux14~2 .lut_mask = 16'hFA44;
defparam \my_slc|d0|REG_FILE|Mux14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y8_N0
cycloneive_lcell_comb \my_slc|d0|REG_FILE|Mux14~3 (
// Equation(s):
// \my_slc|d0|REG_FILE|Mux14~3_combout  = (\my_slc|d0|SR1_MUX|Output[1]~1_combout  & ((\my_slc|d0|REG_FILE|Mux14~2_combout  & (\my_slc|d0|REG_FILE|regout[3][1]~q )) # (!\my_slc|d0|REG_FILE|Mux14~2_combout  & ((\my_slc|d0|REG_FILE|regout[2][1]~q ))))) # 
// (!\my_slc|d0|SR1_MUX|Output[1]~1_combout  & (((\my_slc|d0|REG_FILE|Mux14~2_combout ))))

	.dataa(\my_slc|d0|SR1_MUX|Output[1]~1_combout ),
	.datab(\my_slc|d0|REG_FILE|regout[3][1]~q ),
	.datac(\my_slc|d0|REG_FILE|regout[2][1]~q ),
	.datad(\my_slc|d0|REG_FILE|Mux14~2_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|Mux14~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|Mux14~3 .lut_mask = 16'hDDA0;
defparam \my_slc|d0|REG_FILE|Mux14~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y9_N26
cycloneive_lcell_comb \my_slc|d0|ADDR1_MUX|Output[1]~2 (
// Equation(s):
// \my_slc|d0|ADDR1_MUX|Output[1]~2_combout  = (\my_slc|state_controller|WideOr26~0_combout  & (\my_slc|d0|PC_REG|DataOut [1])) # (!\my_slc|state_controller|WideOr26~0_combout  & ((!\my_slc|d0|SR1_MUX|Output[2]~2_combout )))

	.dataa(\my_slc|d0|PC_REG|DataOut [1]),
	.datab(\my_slc|d0|SR1_MUX|Output[2]~2_combout ),
	.datac(gnd),
	.datad(\my_slc|state_controller|WideOr26~0_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|ADDR1_MUX|Output[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|ADDR1_MUX|Output[1]~2 .lut_mask = 16'hAA33;
defparam \my_slc|d0|ADDR1_MUX|Output[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y9_N8
cycloneive_lcell_comb \my_slc|d0|REG_FILE|regout[5][1]~feeder (
// Equation(s):
// \my_slc|d0|REG_FILE|regout[5][1]~feeder_combout  = \my_slc|d0|REG_FILE|regout~45_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|d0|REG_FILE|regout~45_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|regout[5][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|regout[5][1]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|d0|REG_FILE|regout[5][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y9_N9
dffeas \my_slc|d0|REG_FILE|regout[5][1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|REG_FILE|regout[5][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|REG_FILE|regout~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|REG_FILE|regout[5][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|regout[5][1] .is_wysiwyg = "true";
defparam \my_slc|d0|REG_FILE|regout[5][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y11_N28
cycloneive_lcell_comb \my_slc|d0|REG_FILE|regout[4][1]~feeder (
// Equation(s):
// \my_slc|d0|REG_FILE|regout[4][1]~feeder_combout  = \my_slc|d0|REG_FILE|regout~45_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|d0|REG_FILE|regout~45_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|regout[4][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|regout[4][1]~feeder .lut_mask = 16'hF0F0;
defparam \my_slc|d0|REG_FILE|regout[4][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y11_N29
dffeas \my_slc|d0|REG_FILE|regout[4][1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|REG_FILE|regout[4][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|REG_FILE|regout~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|REG_FILE|regout[4][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|regout[4][1] .is_wysiwyg = "true";
defparam \my_slc|d0|REG_FILE|regout[4][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y11_N16
cycloneive_lcell_comb \my_slc|d0|REG_FILE|regout[6][1]~feeder (
// Equation(s):
// \my_slc|d0|REG_FILE|regout[6][1]~feeder_combout  = \my_slc|d0|REG_FILE|regout~45_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|d0|REG_FILE|regout~45_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|regout[6][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|regout[6][1]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|d0|REG_FILE|regout[6][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y11_N17
dffeas \my_slc|d0|REG_FILE|regout[6][1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|REG_FILE|regout[6][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|REG_FILE|regout~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|REG_FILE|regout[6][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|regout[6][1] .is_wysiwyg = "true";
defparam \my_slc|d0|REG_FILE|regout[6][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y8_N17
dffeas \my_slc|d0|REG_FILE|regout[7][1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|REG_FILE|regout~45_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|REG_FILE|regout~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|REG_FILE|regout[7][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|regout[7][1] .is_wysiwyg = "true";
defparam \my_slc|d0|REG_FILE|regout[7][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y11_N6
cycloneive_lcell_comb \my_slc|d0|REG_FILE|Mux14~0 (
// Equation(s):
// \my_slc|d0|REG_FILE|Mux14~0_combout  = (\my_slc|d0|SR1_MUX|Output[1]~1_combout  & ((\my_slc|d0|SR1_MUX|Output[0]~0_combout  & ((\my_slc|d0|REG_FILE|regout[7][1]~q ))) # (!\my_slc|d0|SR1_MUX|Output[0]~0_combout  & (\my_slc|d0|REG_FILE|regout[6][1]~q )))) # 
// (!\my_slc|d0|SR1_MUX|Output[1]~1_combout  & (((\my_slc|d0|SR1_MUX|Output[0]~0_combout ))))

	.dataa(\my_slc|d0|REG_FILE|regout[6][1]~q ),
	.datab(\my_slc|d0|REG_FILE|regout[7][1]~q ),
	.datac(\my_slc|d0|SR1_MUX|Output[1]~1_combout ),
	.datad(\my_slc|d0|SR1_MUX|Output[0]~0_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|Mux14~0 .lut_mask = 16'hCFA0;
defparam \my_slc|d0|REG_FILE|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y9_N12
cycloneive_lcell_comb \my_slc|d0|REG_FILE|Mux14~1 (
// Equation(s):
// \my_slc|d0|REG_FILE|Mux14~1_combout  = (\my_slc|d0|SR1_MUX|Output[1]~1_combout  & (((\my_slc|d0|REG_FILE|Mux14~0_combout )))) # (!\my_slc|d0|SR1_MUX|Output[1]~1_combout  & ((\my_slc|d0|REG_FILE|Mux14~0_combout  & (\my_slc|d0|REG_FILE|regout[5][1]~q )) # 
// (!\my_slc|d0|REG_FILE|Mux14~0_combout  & ((\my_slc|d0|REG_FILE|regout[4][1]~q )))))

	.dataa(\my_slc|d0|SR1_MUX|Output[1]~1_combout ),
	.datab(\my_slc|d0|REG_FILE|regout[5][1]~q ),
	.datac(\my_slc|d0|REG_FILE|regout[4][1]~q ),
	.datad(\my_slc|d0|REG_FILE|Mux14~0_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|Mux14~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|Mux14~1 .lut_mask = 16'hEE50;
defparam \my_slc|d0|REG_FILE|Mux14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y9_N4
cycloneive_lcell_comb \my_slc|d0|ADDR1_MUX|Output[1]~3 (
// Equation(s):
// \my_slc|d0|ADDR1_MUX|Output[1]~3_combout  = (\my_slc|state_controller|WideOr26~0_combout  & (((\my_slc|d0|ADDR1_MUX|Output[1]~2_combout )))) # (!\my_slc|state_controller|WideOr26~0_combout  & ((\my_slc|d0|ADDR1_MUX|Output[1]~2_combout  & 
// (\my_slc|d0|REG_FILE|Mux14~3_combout )) # (!\my_slc|d0|ADDR1_MUX|Output[1]~2_combout  & ((\my_slc|d0|REG_FILE|Mux14~1_combout )))))

	.dataa(\my_slc|state_controller|WideOr26~0_combout ),
	.datab(\my_slc|d0|REG_FILE|Mux14~3_combout ),
	.datac(\my_slc|d0|ADDR1_MUX|Output[1]~2_combout ),
	.datad(\my_slc|d0|REG_FILE|Mux14~1_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|ADDR1_MUX|Output[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|ADDR1_MUX|Output[1]~3 .lut_mask = 16'hE5E0;
defparam \my_slc|d0|ADDR1_MUX|Output[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y6_N14
cycloneive_lcell_comb \my_slc|d0|Gates|Mux15~0 (
// Equation(s):
// \my_slc|d0|Gates|Mux15~0_combout  = (\my_slc|d0|PC_REG|DataOut [0] & ((\my_slc|state_controller|State.S_18~q ) # (\my_slc|state_controller|State.S_04~q )))

	.dataa(gnd),
	.datab(\my_slc|d0|PC_REG|DataOut [0]),
	.datac(\my_slc|state_controller|State.S_18~q ),
	.datad(\my_slc|state_controller|State.S_04~q ),
	.cin(gnd),
	.combout(\my_slc|d0|Gates|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|Gates|Mux15~0 .lut_mask = 16'hCCC0;
defparam \my_slc|d0|Gates|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y6_N22
cycloneive_lcell_comb \my_slc|d0|Gates|Mux15~4 (
// Equation(s):
// \my_slc|d0|Gates|Mux15~4_combout  = (!\my_slc|state_controller|State.S_18~q  & (!\my_slc|state_controller|GateMDR~combout  & (\my_slc|d0|ADDER_OUTPUT[0]~0_combout  & !\my_slc|state_controller|State.S_04~q )))

	.dataa(\my_slc|state_controller|State.S_18~q ),
	.datab(\my_slc|state_controller|GateMDR~combout ),
	.datac(\my_slc|d0|ADDER_OUTPUT[0]~0_combout ),
	.datad(\my_slc|state_controller|State.S_04~q ),
	.cin(gnd),
	.combout(\my_slc|d0|Gates|Mux15~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|Gates|Mux15~4 .lut_mask = 16'h0010;
defparam \my_slc|d0|Gates|Mux15~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y8_N22
cycloneive_lcell_comb \my_slc|d0|REG_FILE|regout~44 (
// Equation(s):
// \my_slc|d0|REG_FILE|regout~44_combout  = (\my_slc|d0|Gates|Mux15~combout  & ((\my_slc|state_controller|State.S_04~q ) # (\my_slc|state_controller|WideOr24~0_combout )))

	.dataa(\my_slc|state_controller|State.S_04~q ),
	.datab(\my_slc|state_controller|WideOr24~0_combout ),
	.datac(gnd),
	.datad(\my_slc|d0|Gates|Mux15~combout ),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|regout~44_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|regout~44 .lut_mask = 16'hEE00;
defparam \my_slc|d0|REG_FILE|regout~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y8_N15
dffeas \my_slc|d0|REG_FILE|regout[3][0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|REG_FILE|regout~44_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|REG_FILE|regout~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|REG_FILE|regout[3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|regout[3][0] .is_wysiwyg = "true";
defparam \my_slc|d0|REG_FILE|regout[3][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y8_N0
cycloneive_lcell_comb \my_slc|d0|REG_FILE|regout[2][0]~feeder (
// Equation(s):
// \my_slc|d0|REG_FILE|regout[2][0]~feeder_combout  = \my_slc|d0|REG_FILE|regout~44_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|d0|REG_FILE|regout~44_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|regout[2][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|regout[2][0]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|d0|REG_FILE|regout[2][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y8_N1
dffeas \my_slc|d0|REG_FILE|regout[2][0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|REG_FILE|regout[2][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|REG_FILE|regout~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|REG_FILE|regout[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|regout[2][0] .is_wysiwyg = "true";
defparam \my_slc|d0|REG_FILE|regout[2][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y8_N15
dffeas \my_slc|d0|REG_FILE|regout[0][0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|REG_FILE|regout~44_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|REG_FILE|regout~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|REG_FILE|regout[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|regout[0][0] .is_wysiwyg = "true";
defparam \my_slc|d0|REG_FILE|regout[0][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y8_N13
dffeas \my_slc|d0|REG_FILE|regout[1][0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|REG_FILE|regout~44_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|REG_FILE|regout~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|REG_FILE|regout[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|regout[1][0] .is_wysiwyg = "true";
defparam \my_slc|d0|REG_FILE|regout[1][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y8_N12
cycloneive_lcell_comb \my_slc|d0|REG_FILE|Mux15~2 (
// Equation(s):
// \my_slc|d0|REG_FILE|Mux15~2_combout  = (\my_slc|d0|SR1_MUX|Output[1]~1_combout  & (((\my_slc|d0|SR1_MUX|Output[0]~0_combout )))) # (!\my_slc|d0|SR1_MUX|Output[1]~1_combout  & ((\my_slc|d0|SR1_MUX|Output[0]~0_combout  & ((\my_slc|d0|REG_FILE|regout[1][0]~q 
// ))) # (!\my_slc|d0|SR1_MUX|Output[0]~0_combout  & (\my_slc|d0|REG_FILE|regout[0][0]~q ))))

	.dataa(\my_slc|d0|SR1_MUX|Output[1]~1_combout ),
	.datab(\my_slc|d0|REG_FILE|regout[0][0]~q ),
	.datac(\my_slc|d0|REG_FILE|regout[1][0]~q ),
	.datad(\my_slc|d0|SR1_MUX|Output[0]~0_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|Mux15~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|Mux15~2 .lut_mask = 16'hFA44;
defparam \my_slc|d0|REG_FILE|Mux15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y9_N8
cycloneive_lcell_comb \my_slc|d0|REG_FILE|Mux15~3 (
// Equation(s):
// \my_slc|d0|REG_FILE|Mux15~3_combout  = (\my_slc|d0|SR1_MUX|Output[1]~1_combout  & ((\my_slc|d0|REG_FILE|Mux15~2_combout  & (\my_slc|d0|REG_FILE|regout[3][0]~q )) # (!\my_slc|d0|REG_FILE|Mux15~2_combout  & ((\my_slc|d0|REG_FILE|regout[2][0]~q ))))) # 
// (!\my_slc|d0|SR1_MUX|Output[1]~1_combout  & (((\my_slc|d0|REG_FILE|Mux15~2_combout ))))

	.dataa(\my_slc|d0|SR1_MUX|Output[1]~1_combout ),
	.datab(\my_slc|d0|REG_FILE|regout[3][0]~q ),
	.datac(\my_slc|d0|REG_FILE|regout[2][0]~q ),
	.datad(\my_slc|d0|REG_FILE|Mux15~2_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|Mux15~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|Mux15~3 .lut_mask = 16'hDDA0;
defparam \my_slc|d0|REG_FILE|Mux15~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y8_N25
dffeas \my_slc|d0|REG_FILE|regout[7][0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|REG_FILE|regout~44_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|REG_FILE|regout~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|REG_FILE|regout[7][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|regout[7][0] .is_wysiwyg = "true";
defparam \my_slc|d0|REG_FILE|regout[7][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y10_N21
dffeas \my_slc|d0|REG_FILE|regout[5][0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|REG_FILE|regout~44_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|REG_FILE|regout~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|REG_FILE|regout[5][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|regout[5][0] .is_wysiwyg = "true";
defparam \my_slc|d0|REG_FILE|regout[5][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y11_N30
cycloneive_lcell_comb \my_slc|d0|REG_FILE|regout[4][0]~feeder (
// Equation(s):
// \my_slc|d0|REG_FILE|regout[4][0]~feeder_combout  = \my_slc|d0|REG_FILE|regout~44_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|d0|REG_FILE|regout~44_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|regout[4][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|regout[4][0]~feeder .lut_mask = 16'hF0F0;
defparam \my_slc|d0|REG_FILE|regout[4][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y11_N31
dffeas \my_slc|d0|REG_FILE|regout[4][0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|REG_FILE|regout[4][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|REG_FILE|regout~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|REG_FILE|regout[4][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|regout[4][0] .is_wysiwyg = "true";
defparam \my_slc|d0|REG_FILE|regout[4][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y10_N10
cycloneive_lcell_comb \my_slc|d0|REG_FILE|regout[6][0]~feeder (
// Equation(s):
// \my_slc|d0|REG_FILE|regout[6][0]~feeder_combout  = \my_slc|d0|REG_FILE|regout~44_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|d0|REG_FILE|regout~44_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|regout[6][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|regout[6][0]~feeder .lut_mask = 16'hF0F0;
defparam \my_slc|d0|REG_FILE|regout[6][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y10_N11
dffeas \my_slc|d0|REG_FILE|regout[6][0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|REG_FILE|regout[6][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|REG_FILE|regout~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|REG_FILE|regout[6][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|regout[6][0] .is_wysiwyg = "true";
defparam \my_slc|d0|REG_FILE|regout[6][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y10_N28
cycloneive_lcell_comb \my_slc|d0|REG_FILE|Mux15~0 (
// Equation(s):
// \my_slc|d0|REG_FILE|Mux15~0_combout  = (\my_slc|d0|SR1_MUX|Output[1]~1_combout  & (((\my_slc|d0|REG_FILE|regout[6][0]~q ) # (\my_slc|d0|SR1_MUX|Output[0]~0_combout )))) # (!\my_slc|d0|SR1_MUX|Output[1]~1_combout  & (\my_slc|d0|REG_FILE|regout[4][0]~q  & 
// ((!\my_slc|d0|SR1_MUX|Output[0]~0_combout ))))

	.dataa(\my_slc|d0|REG_FILE|regout[4][0]~q ),
	.datab(\my_slc|d0|REG_FILE|regout[6][0]~q ),
	.datac(\my_slc|d0|SR1_MUX|Output[1]~1_combout ),
	.datad(\my_slc|d0|SR1_MUX|Output[0]~0_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|Mux15~0 .lut_mask = 16'hF0CA;
defparam \my_slc|d0|REG_FILE|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y10_N20
cycloneive_lcell_comb \my_slc|d0|REG_FILE|Mux15~1 (
// Equation(s):
// \my_slc|d0|REG_FILE|Mux15~1_combout  = (\my_slc|d0|SR1_MUX|Output[0]~0_combout  & ((\my_slc|d0|REG_FILE|Mux15~0_combout  & (\my_slc|d0|REG_FILE|regout[7][0]~q )) # (!\my_slc|d0|REG_FILE|Mux15~0_combout  & ((\my_slc|d0|REG_FILE|regout[5][0]~q ))))) # 
// (!\my_slc|d0|SR1_MUX|Output[0]~0_combout  & (((\my_slc|d0|REG_FILE|Mux15~0_combout ))))

	.dataa(\my_slc|d0|SR1_MUX|Output[0]~0_combout ),
	.datab(\my_slc|d0|REG_FILE|regout[7][0]~q ),
	.datac(\my_slc|d0|REG_FILE|regout[5][0]~q ),
	.datad(\my_slc|d0|REG_FILE|Mux15~0_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|Mux15~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|Mux15~1 .lut_mask = 16'hDDA0;
defparam \my_slc|d0|REG_FILE|Mux15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y9_N30
cycloneive_lcell_comb \my_slc|d0|REG_FILE|Mux15~4 (
// Equation(s):
// \my_slc|d0|REG_FILE|Mux15~4_combout  = (\my_slc|d0|SR1_MUX|Output[2]~2_combout  & ((\my_slc|d0|REG_FILE|Mux15~1_combout ))) # (!\my_slc|d0|SR1_MUX|Output[2]~2_combout  & (\my_slc|d0|REG_FILE|Mux15~3_combout ))

	.dataa(gnd),
	.datab(\my_slc|d0|SR1_MUX|Output[2]~2_combout ),
	.datac(\my_slc|d0|REG_FILE|Mux15~3_combout ),
	.datad(\my_slc|d0|REG_FILE|Mux15~1_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|Mux15~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|Mux15~4 .lut_mask = 16'hFC30;
defparam \my_slc|d0|REG_FILE|Mux15~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y7_N28
cycloneive_lcell_comb \my_slc|d0|MAR_REG|DataOut~7 (
// Equation(s):
// \my_slc|d0|MAR_REG|DataOut~7_combout  = (\Reset~input_o  & \my_slc|d0|MDR_REG|DataOut[5]~2_combout )

	.dataa(\Reset~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|d0|MDR_REG|DataOut[5]~2_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|MAR_REG|DataOut~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MAR_REG|DataOut~7 .lut_mask = 16'hAA00;
defparam \my_slc|d0|MAR_REG|DataOut~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y7_N17
dffeas \my_slc|d0|IR_REG|DataOut[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MAR_REG|DataOut~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|IR_REG|DataOut[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|IR_REG|DataOut [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|IR_REG|DataOut[5] .is_wysiwyg = "true";
defparam \my_slc|d0|IR_REG|DataOut[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y7_N8
cycloneive_lcell_comb \my_slc|state_controller|SR2MUX~0 (
// Equation(s):
// \my_slc|state_controller|SR2MUX~0_combout  = (\my_slc|d0|IR_REG|DataOut [5] & ((\my_slc|state_controller|State.S_05~q ) # (\my_slc|state_controller|State.S_01~q )))

	.dataa(\my_slc|state_controller|State.S_05~q ),
	.datab(\my_slc|state_controller|State.S_01~q ),
	.datac(gnd),
	.datad(\my_slc|d0|IR_REG|DataOut [5]),
	.cin(gnd),
	.combout(\my_slc|state_controller|SR2MUX~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|SR2MUX~0 .lut_mask = 16'hEE00;
defparam \my_slc|state_controller|SR2MUX~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y8_N14
cycloneive_lcell_comb \my_slc|d0|SR2_MUX|Output[0]~2 (
// Equation(s):
// \my_slc|d0|SR2_MUX|Output[0]~2_combout  = (\my_slc|d0|IR_REG|DataOut [1] & (((\my_slc|d0|IR_REG|DataOut [0])))) # (!\my_slc|d0|IR_REG|DataOut [1] & ((\my_slc|d0|IR_REG|DataOut [0] & (\my_slc|d0|REG_FILE|regout[1][0]~q )) # (!\my_slc|d0|IR_REG|DataOut [0] 
// & ((\my_slc|d0|REG_FILE|regout[0][0]~q )))))

	.dataa(\my_slc|d0|REG_FILE|regout[1][0]~q ),
	.datab(\my_slc|d0|IR_REG|DataOut [1]),
	.datac(\my_slc|d0|REG_FILE|regout[0][0]~q ),
	.datad(\my_slc|d0|IR_REG|DataOut [0]),
	.cin(gnd),
	.combout(\my_slc|d0|SR2_MUX|Output[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|SR2_MUX|Output[0]~2 .lut_mask = 16'hEE30;
defparam \my_slc|d0|SR2_MUX|Output[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y8_N24
cycloneive_lcell_comb \my_slc|d0|SR2_MUX|Output[0]~3 (
// Equation(s):
// \my_slc|d0|SR2_MUX|Output[0]~3_combout  = (\my_slc|d0|IR_REG|DataOut [1] & ((\my_slc|d0|SR2_MUX|Output[0]~2_combout  & ((\my_slc|d0|REG_FILE|regout[3][0]~q ))) # (!\my_slc|d0|SR2_MUX|Output[0]~2_combout  & (\my_slc|d0|REG_FILE|regout[2][0]~q )))) # 
// (!\my_slc|d0|IR_REG|DataOut [1] & (((\my_slc|d0|SR2_MUX|Output[0]~2_combout ))))

	.dataa(\my_slc|d0|IR_REG|DataOut [1]),
	.datab(\my_slc|d0|REG_FILE|regout[2][0]~q ),
	.datac(\my_slc|d0|REG_FILE|regout[3][0]~q ),
	.datad(\my_slc|d0|SR2_MUX|Output[0]~2_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|SR2_MUX|Output[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|SR2_MUX|Output[0]~3 .lut_mask = 16'hF588;
defparam \my_slc|d0|SR2_MUX|Output[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y11_N14
cycloneive_lcell_comb \my_slc|d0|SR2_MUX|Output[0]~0 (
// Equation(s):
// \my_slc|d0|SR2_MUX|Output[0]~0_combout  = (\my_slc|d0|IR_REG|DataOut [1] & (((\my_slc|d0|REG_FILE|regout[6][0]~q ) # (\my_slc|d0|IR_REG|DataOut [0])))) # (!\my_slc|d0|IR_REG|DataOut [1] & (\my_slc|d0|REG_FILE|regout[4][0]~q  & ((!\my_slc|d0|IR_REG|DataOut 
// [0]))))

	.dataa(\my_slc|d0|REG_FILE|regout[4][0]~q ),
	.datab(\my_slc|d0|IR_REG|DataOut [1]),
	.datac(\my_slc|d0|REG_FILE|regout[6][0]~q ),
	.datad(\my_slc|d0|IR_REG|DataOut [0]),
	.cin(gnd),
	.combout(\my_slc|d0|SR2_MUX|Output[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|SR2_MUX|Output[0]~0 .lut_mask = 16'hCCE2;
defparam \my_slc|d0|SR2_MUX|Output[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y8_N24
cycloneive_lcell_comb \my_slc|d0|SR2_MUX|Output[0]~1 (
// Equation(s):
// \my_slc|d0|SR2_MUX|Output[0]~1_combout  = (\my_slc|d0|IR_REG|DataOut [0] & ((\my_slc|d0|SR2_MUX|Output[0]~0_combout  & ((\my_slc|d0|REG_FILE|regout[7][0]~q ))) # (!\my_slc|d0|SR2_MUX|Output[0]~0_combout  & (\my_slc|d0|REG_FILE|regout[5][0]~q )))) # 
// (!\my_slc|d0|IR_REG|DataOut [0] & (((\my_slc|d0|SR2_MUX|Output[0]~0_combout ))))

	.dataa(\my_slc|d0|IR_REG|DataOut [0]),
	.datab(\my_slc|d0|REG_FILE|regout[5][0]~q ),
	.datac(\my_slc|d0|REG_FILE|regout[7][0]~q ),
	.datad(\my_slc|d0|SR2_MUX|Output[0]~0_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|SR2_MUX|Output[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|SR2_MUX|Output[0]~1 .lut_mask = 16'hF588;
defparam \my_slc|d0|SR2_MUX|Output[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y8_N20
cycloneive_lcell_comb \my_slc|d0|SR2_MUX|Output[0]~4 (
// Equation(s):
// \my_slc|d0|SR2_MUX|Output[0]~4_combout  = (!\my_slc|state_controller|SR2MUX~0_combout  & ((\my_slc|d0|IR_REG|DataOut [2] & ((\my_slc|d0|SR2_MUX|Output[0]~1_combout ))) # (!\my_slc|d0|IR_REG|DataOut [2] & (\my_slc|d0|SR2_MUX|Output[0]~3_combout ))))

	.dataa(\my_slc|d0|IR_REG|DataOut [2]),
	.datab(\my_slc|state_controller|SR2MUX~0_combout ),
	.datac(\my_slc|d0|SR2_MUX|Output[0]~3_combout ),
	.datad(\my_slc|d0|SR2_MUX|Output[0]~1_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|SR2_MUX|Output[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|SR2_MUX|Output[0]~4 .lut_mask = 16'h3210;
defparam \my_slc|d0|SR2_MUX|Output[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y8_N10
cycloneive_lcell_comb \my_slc|d0|SR2_MUX|Output[0]~5 (
// Equation(s):
// \my_slc|d0|SR2_MUX|Output[0]~5_combout  = (\my_slc|d0|SR2_MUX|Output[0]~4_combout ) # ((\my_slc|d0|IR_REG|DataOut [0] & \my_slc|state_controller|SR2MUX~0_combout ))

	.dataa(\my_slc|d0|IR_REG|DataOut [0]),
	.datab(\my_slc|state_controller|SR2MUX~0_combout ),
	.datac(gnd),
	.datad(\my_slc|d0|SR2_MUX|Output[0]~4_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|SR2_MUX|Output[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|SR2_MUX|Output[0]~5 .lut_mask = 16'hFF88;
defparam \my_slc|d0|SR2_MUX|Output[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y6_N8
cycloneive_lcell_comb \my_slc|d0|Gates|Mux15~1 (
// Equation(s):
// \my_slc|d0|Gates|Mux15~1_combout  = (\my_slc|state_controller|ALUK [0] & (\my_slc|d0|REG_FILE|Mux15~4_combout  & ((\my_slc|state_controller|ALUK [1]) # (\my_slc|d0|SR2_MUX|Output[0]~5_combout ))))

	.dataa(\my_slc|state_controller|ALUK [1]),
	.datab(\my_slc|state_controller|ALUK [0]),
	.datac(\my_slc|d0|REG_FILE|Mux15~4_combout ),
	.datad(\my_slc|d0|SR2_MUX|Output[0]~5_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|Gates|Mux15~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|Gates|Mux15~1 .lut_mask = 16'hC080;
defparam \my_slc|d0|Gates|Mux15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y8_N0
cycloneive_lcell_comb \my_slc|d0|new_ALU|Add0~0 (
// Equation(s):
// \my_slc|d0|new_ALU|Add0~0_combout  = (\my_slc|d0|SR2_MUX|Output[0]~5_combout  & (\my_slc|d0|REG_FILE|Mux15~4_combout  $ (VCC))) # (!\my_slc|d0|SR2_MUX|Output[0]~5_combout  & (\my_slc|d0|REG_FILE|Mux15~4_combout  & VCC))
// \my_slc|d0|new_ALU|Add0~1  = CARRY((\my_slc|d0|SR2_MUX|Output[0]~5_combout  & \my_slc|d0|REG_FILE|Mux15~4_combout ))

	.dataa(\my_slc|d0|SR2_MUX|Output[0]~5_combout ),
	.datab(\my_slc|d0|REG_FILE|Mux15~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\my_slc|d0|new_ALU|Add0~0_combout ),
	.cout(\my_slc|d0|new_ALU|Add0~1 ));
// synopsys translate_off
defparam \my_slc|d0|new_ALU|Add0~0 .lut_mask = 16'h6688;
defparam \my_slc|d0|new_ALU|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y6_N6
cycloneive_lcell_comb \my_slc|d0|Gates|Mux15~2 (
// Equation(s):
// \my_slc|d0|Gates|Mux15~2_combout  = (!\my_slc|state_controller|ALUK [0] & ((\my_slc|state_controller|ALUK [1] & (!\my_slc|d0|REG_FILE|Mux15~4_combout )) # (!\my_slc|state_controller|ALUK [1] & ((\my_slc|d0|new_ALU|Add0~0_combout )))))

	.dataa(\my_slc|d0|REG_FILE|Mux15~4_combout ),
	.datab(\my_slc|state_controller|ALUK [0]),
	.datac(\my_slc|d0|new_ALU|Add0~0_combout ),
	.datad(\my_slc|state_controller|ALUK [1]),
	.cin(gnd),
	.combout(\my_slc|d0|Gates|Mux15~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|Gates|Mux15~2 .lut_mask = 16'h1130;
defparam \my_slc|d0|Gates|Mux15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y6_N24
cycloneive_lcell_comb \my_slc|d0|Gates|Mux15~3 (
// Equation(s):
// \my_slc|d0|Gates|Mux15~3_combout  = (\my_slc|d0|Gates|Mux3~0_combout  & ((\my_slc|d0|Gates|Mux15~1_combout ) # (\my_slc|d0|Gates|Mux15~2_combout )))

	.dataa(\my_slc|d0|Gates|Mux3~0_combout ),
	.datab(\my_slc|d0|Gates|Mux15~1_combout ),
	.datac(gnd),
	.datad(\my_slc|d0|Gates|Mux15~2_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|Gates|Mux15~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|Gates|Mux15~3 .lut_mask = 16'hAA88;
defparam \my_slc|d0|Gates|Mux15~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y6_N12
cycloneive_lcell_comb \my_slc|d0|Gates|Mux15~5 (
// Equation(s):
// \my_slc|d0|Gates|Mux15~5_combout  = (\my_slc|d0|Gates|Mux13~10_combout  & ((\my_slc|d0|Gates|Mux13~2_combout  & ((\my_slc|d0|Gates|Mux15~3_combout ))) # (!\my_slc|d0|Gates|Mux13~2_combout  & (\my_slc|d0|Gates|Mux15~4_combout )))) # 
// (!\my_slc|d0|Gates|Mux13~10_combout  & (!\my_slc|d0|Gates|Mux13~2_combout ))

	.dataa(\my_slc|d0|Gates|Mux13~10_combout ),
	.datab(\my_slc|d0|Gates|Mux13~2_combout ),
	.datac(\my_slc|d0|Gates|Mux15~4_combout ),
	.datad(\my_slc|d0|Gates|Mux15~3_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|Gates|Mux15~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|Gates|Mux15~5 .lut_mask = 16'hB931;
defparam \my_slc|d0|Gates|Mux15~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y6_N2
cycloneive_lcell_comb \my_slc|d0|Gates|Mux15 (
// Equation(s):
// \my_slc|d0|Gates|Mux15~combout  = (\my_slc|d0|Gates|Mux13~3_combout  & ((\my_slc|d0|Gates|Mux15~5_combout  & (\my_slc|d0|Gates|Mux15~0_combout )) # (!\my_slc|d0|Gates|Mux15~5_combout  & ((\my_slc|d0|MDR_REG|DataOut [0]))))) # 
// (!\my_slc|d0|Gates|Mux13~3_combout  & (((\my_slc|d0|Gates|Mux15~5_combout ))))

	.dataa(\my_slc|d0|Gates|Mux15~0_combout ),
	.datab(\my_slc|d0|MDR_REG|DataOut [0]),
	.datac(\my_slc|d0|Gates|Mux13~3_combout ),
	.datad(\my_slc|d0|Gates|Mux15~5_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|Gates|Mux15~combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|Gates|Mux15 .lut_mask = 16'hAFC0;
defparam \my_slc|d0|Gates|Mux15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y7_N24
cycloneive_lcell_comb \my_slc|d0|MAR_REG|DataOut~1 (
// Equation(s):
// \my_slc|d0|MAR_REG|DataOut~1_combout  = (\my_slc|d0|Gates|Mux15~combout  & \Reset~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|d0|Gates|Mux15~combout ),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\my_slc|d0|MAR_REG|DataOut~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MAR_REG|DataOut~1 .lut_mask = 16'hF000;
defparam \my_slc|d0|MAR_REG|DataOut~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y7_N25
dffeas \my_slc|d0|IR_REG|DataOut[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|MAR_REG|DataOut~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|IR_REG|DataOut[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|IR_REG|DataOut [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|IR_REG|DataOut[0] .is_wysiwyg = "true";
defparam \my_slc|d0|IR_REG|DataOut[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y11_N30
cycloneive_lcell_comb \my_slc|d0|ADDR2_MUX|Mux15~0 (
// Equation(s):
// \my_slc|d0|ADDR2_MUX|Mux15~0_combout  = (\my_slc|d0|IR_REG|DataOut [0] & ((\my_slc|state_controller|State.S_22~q ) # ((\my_slc|state_controller|State.S_21~q ) # (!\my_slc|d0|MAR_REG|DataOut[3]~0_combout ))))

	.dataa(\my_slc|state_controller|State.S_22~q ),
	.datab(\my_slc|d0|IR_REG|DataOut [0]),
	.datac(\my_slc|state_controller|State.S_21~q ),
	.datad(\my_slc|d0|MAR_REG|DataOut[3]~0_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|ADDR2_MUX|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|ADDR2_MUX|Mux15~0 .lut_mask = 16'hC8CC;
defparam \my_slc|d0|ADDR2_MUX|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y9_N0
cycloneive_lcell_comb \my_slc|d0|ADDER_OUTPUT[0]~0 (
// Equation(s):
// \my_slc|d0|ADDER_OUTPUT[0]~0_combout  = (\my_slc|d0|ADDR1_MUX|Output[0]~1_combout  & (\my_slc|d0|ADDR2_MUX|Mux15~0_combout  $ (VCC))) # (!\my_slc|d0|ADDR1_MUX|Output[0]~1_combout  & (\my_slc|d0|ADDR2_MUX|Mux15~0_combout  & VCC))
// \my_slc|d0|ADDER_OUTPUT[0]~1  = CARRY((\my_slc|d0|ADDR1_MUX|Output[0]~1_combout  & \my_slc|d0|ADDR2_MUX|Mux15~0_combout ))

	.dataa(\my_slc|d0|ADDR1_MUX|Output[0]~1_combout ),
	.datab(\my_slc|d0|ADDR2_MUX|Mux15~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\my_slc|d0|ADDER_OUTPUT[0]~0_combout ),
	.cout(\my_slc|d0|ADDER_OUTPUT[0]~1 ));
// synopsys translate_off
defparam \my_slc|d0|ADDER_OUTPUT[0]~0 .lut_mask = 16'h6688;
defparam \my_slc|d0|ADDER_OUTPUT[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y9_N2
cycloneive_lcell_comb \my_slc|d0|ADDER_OUTPUT[1]~2 (
// Equation(s):
// \my_slc|d0|ADDER_OUTPUT[1]~2_combout  = (\my_slc|d0|ADDR2_MUX|Mux14~0_combout  & ((\my_slc|d0|ADDR1_MUX|Output[1]~3_combout  & (\my_slc|d0|ADDER_OUTPUT[0]~1  & VCC)) # (!\my_slc|d0|ADDR1_MUX|Output[1]~3_combout  & (!\my_slc|d0|ADDER_OUTPUT[0]~1 )))) # 
// (!\my_slc|d0|ADDR2_MUX|Mux14~0_combout  & ((\my_slc|d0|ADDR1_MUX|Output[1]~3_combout  & (!\my_slc|d0|ADDER_OUTPUT[0]~1 )) # (!\my_slc|d0|ADDR1_MUX|Output[1]~3_combout  & ((\my_slc|d0|ADDER_OUTPUT[0]~1 ) # (GND)))))
// \my_slc|d0|ADDER_OUTPUT[1]~3  = CARRY((\my_slc|d0|ADDR2_MUX|Mux14~0_combout  & (!\my_slc|d0|ADDR1_MUX|Output[1]~3_combout  & !\my_slc|d0|ADDER_OUTPUT[0]~1 )) # (!\my_slc|d0|ADDR2_MUX|Mux14~0_combout  & ((!\my_slc|d0|ADDER_OUTPUT[0]~1 ) # 
// (!\my_slc|d0|ADDR1_MUX|Output[1]~3_combout ))))

	.dataa(\my_slc|d0|ADDR2_MUX|Mux14~0_combout ),
	.datab(\my_slc|d0|ADDR1_MUX|Output[1]~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|d0|ADDER_OUTPUT[0]~1 ),
	.combout(\my_slc|d0|ADDER_OUTPUT[1]~2_combout ),
	.cout(\my_slc|d0|ADDER_OUTPUT[1]~3 ));
// synopsys translate_off
defparam \my_slc|d0|ADDER_OUTPUT[1]~2 .lut_mask = 16'h9617;
defparam \my_slc|d0|ADDER_OUTPUT[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y7_N4
cycloneive_lcell_comb \my_slc|d0|Gates|Mux14~4 (
// Equation(s):
// \my_slc|d0|Gates|Mux14~4_combout  = (!\my_slc|state_controller|State.S_18~q  & (!\my_slc|state_controller|GateMDR~combout  & (!\my_slc|state_controller|State.S_04~q  & \my_slc|d0|ADDER_OUTPUT[1]~2_combout )))

	.dataa(\my_slc|state_controller|State.S_18~q ),
	.datab(\my_slc|state_controller|GateMDR~combout ),
	.datac(\my_slc|state_controller|State.S_04~q ),
	.datad(\my_slc|d0|ADDER_OUTPUT[1]~2_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|Gates|Mux14~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|Gates|Mux14~4 .lut_mask = 16'h0100;
defparam \my_slc|d0|Gates|Mux14~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y8_N10
cycloneive_lcell_comb \my_slc|d0|SR2_MUX|Output[1]~8 (
// Equation(s):
// \my_slc|d0|SR2_MUX|Output[1]~8_combout  = (\my_slc|d0|IR_REG|DataOut [1] & (((\my_slc|d0|IR_REG|DataOut [0])))) # (!\my_slc|d0|IR_REG|DataOut [1] & ((\my_slc|d0|IR_REG|DataOut [0] & (\my_slc|d0|REG_FILE|regout[1][1]~q )) # (!\my_slc|d0|IR_REG|DataOut [0] 
// & ((\my_slc|d0|REG_FILE|regout[0][1]~q )))))

	.dataa(\my_slc|d0|REG_FILE|regout[1][1]~q ),
	.datab(\my_slc|d0|IR_REG|DataOut [1]),
	.datac(\my_slc|d0|REG_FILE|regout[0][1]~q ),
	.datad(\my_slc|d0|IR_REG|DataOut [0]),
	.cin(gnd),
	.combout(\my_slc|d0|SR2_MUX|Output[1]~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|SR2_MUX|Output[1]~8 .lut_mask = 16'hEE30;
defparam \my_slc|d0|SR2_MUX|Output[1]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y8_N6
cycloneive_lcell_comb \my_slc|d0|SR2_MUX|Output[1]~9 (
// Equation(s):
// \my_slc|d0|SR2_MUX|Output[1]~9_combout  = (\my_slc|d0|IR_REG|DataOut [1] & ((\my_slc|d0|SR2_MUX|Output[1]~8_combout  & ((\my_slc|d0|REG_FILE|regout[3][1]~q ))) # (!\my_slc|d0|SR2_MUX|Output[1]~8_combout  & (\my_slc|d0|REG_FILE|regout[2][1]~q )))) # 
// (!\my_slc|d0|IR_REG|DataOut [1] & (((\my_slc|d0|SR2_MUX|Output[1]~8_combout ))))

	.dataa(\my_slc|d0|IR_REG|DataOut [1]),
	.datab(\my_slc|d0|REG_FILE|regout[2][1]~q ),
	.datac(\my_slc|d0|REG_FILE|regout[3][1]~q ),
	.datad(\my_slc|d0|SR2_MUX|Output[1]~8_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|SR2_MUX|Output[1]~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|SR2_MUX|Output[1]~9 .lut_mask = 16'hF588;
defparam \my_slc|d0|SR2_MUX|Output[1]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y11_N16
cycloneive_lcell_comb \my_slc|d0|SR2_MUX|Output[1]~6 (
// Equation(s):
// \my_slc|d0|SR2_MUX|Output[1]~6_combout  = (\my_slc|d0|IR_REG|DataOut [1] & (((\my_slc|d0|REG_FILE|regout[6][1]~q ) # (\my_slc|d0|IR_REG|DataOut [0])))) # (!\my_slc|d0|IR_REG|DataOut [1] & (\my_slc|d0|REG_FILE|regout[4][1]~q  & ((!\my_slc|d0|IR_REG|DataOut 
// [0]))))

	.dataa(\my_slc|d0|REG_FILE|regout[4][1]~q ),
	.datab(\my_slc|d0|IR_REG|DataOut [1]),
	.datac(\my_slc|d0|REG_FILE|regout[6][1]~q ),
	.datad(\my_slc|d0|IR_REG|DataOut [0]),
	.cin(gnd),
	.combout(\my_slc|d0|SR2_MUX|Output[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|SR2_MUX|Output[1]~6 .lut_mask = 16'hCCE2;
defparam \my_slc|d0|SR2_MUX|Output[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y9_N18
cycloneive_lcell_comb \my_slc|d0|SR2_MUX|Output[1]~7 (
// Equation(s):
// \my_slc|d0|SR2_MUX|Output[1]~7_combout  = (\my_slc|d0|IR_REG|DataOut [0] & ((\my_slc|d0|SR2_MUX|Output[1]~6_combout  & (\my_slc|d0|REG_FILE|regout[7][1]~q )) # (!\my_slc|d0|SR2_MUX|Output[1]~6_combout  & ((\my_slc|d0|REG_FILE|regout[5][1]~q ))))) # 
// (!\my_slc|d0|IR_REG|DataOut [0] & (((\my_slc|d0|SR2_MUX|Output[1]~6_combout ))))

	.dataa(\my_slc|d0|REG_FILE|regout[7][1]~q ),
	.datab(\my_slc|d0|IR_REG|DataOut [0]),
	.datac(\my_slc|d0|REG_FILE|regout[5][1]~q ),
	.datad(\my_slc|d0|SR2_MUX|Output[1]~6_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|SR2_MUX|Output[1]~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|SR2_MUX|Output[1]~7 .lut_mask = 16'hBBC0;
defparam \my_slc|d0|SR2_MUX|Output[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y8_N24
cycloneive_lcell_comb \my_slc|d0|SR2_MUX|Output[1]~10 (
// Equation(s):
// \my_slc|d0|SR2_MUX|Output[1]~10_combout  = (!\my_slc|state_controller|SR2MUX~0_combout  & ((\my_slc|d0|IR_REG|DataOut [2] & ((\my_slc|d0|SR2_MUX|Output[1]~7_combout ))) # (!\my_slc|d0|IR_REG|DataOut [2] & (\my_slc|d0|SR2_MUX|Output[1]~9_combout ))))

	.dataa(\my_slc|state_controller|SR2MUX~0_combout ),
	.datab(\my_slc|d0|IR_REG|DataOut [2]),
	.datac(\my_slc|d0|SR2_MUX|Output[1]~9_combout ),
	.datad(\my_slc|d0|SR2_MUX|Output[1]~7_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|SR2_MUX|Output[1]~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|SR2_MUX|Output[1]~10 .lut_mask = 16'h5410;
defparam \my_slc|d0|SR2_MUX|Output[1]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y8_N6
cycloneive_lcell_comb \my_slc|d0|SR2_MUX|Output[1]~11 (
// Equation(s):
// \my_slc|d0|SR2_MUX|Output[1]~11_combout  = (\my_slc|d0|SR2_MUX|Output[1]~10_combout ) # ((\my_slc|state_controller|SR2MUX~0_combout  & \my_slc|d0|IR_REG|DataOut [1]))

	.dataa(\my_slc|state_controller|SR2MUX~0_combout ),
	.datab(\my_slc|d0|IR_REG|DataOut [1]),
	.datac(gnd),
	.datad(\my_slc|d0|SR2_MUX|Output[1]~10_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|SR2_MUX|Output[1]~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|SR2_MUX|Output[1]~11 .lut_mask = 16'hFF88;
defparam \my_slc|d0|SR2_MUX|Output[1]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y8_N30
cycloneive_lcell_comb \my_slc|d0|REG_FILE|Mux14~4 (
// Equation(s):
// \my_slc|d0|REG_FILE|Mux14~4_combout  = (\my_slc|d0|SR1_MUX|Output[2]~2_combout  & ((\my_slc|d0|REG_FILE|Mux14~1_combout ))) # (!\my_slc|d0|SR1_MUX|Output[2]~2_combout  & (\my_slc|d0|REG_FILE|Mux14~3_combout ))

	.dataa(gnd),
	.datab(\my_slc|d0|REG_FILE|Mux14~3_combout ),
	.datac(\my_slc|d0|SR1_MUX|Output[2]~2_combout ),
	.datad(\my_slc|d0|REG_FILE|Mux14~1_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|Mux14~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|Mux14~4 .lut_mask = 16'hFC0C;
defparam \my_slc|d0|REG_FILE|Mux14~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y7_N26
cycloneive_lcell_comb \my_slc|d0|Gates|Mux14~1 (
// Equation(s):
// \my_slc|d0|Gates|Mux14~1_combout  = (\my_slc|state_controller|ALUK [0] & (\my_slc|d0|REG_FILE|Mux14~4_combout  & ((\my_slc|d0|SR2_MUX|Output[1]~11_combout ) # (\my_slc|state_controller|ALUK [1]))))

	.dataa(\my_slc|state_controller|ALUK [0]),
	.datab(\my_slc|d0|SR2_MUX|Output[1]~11_combout ),
	.datac(\my_slc|d0|REG_FILE|Mux14~4_combout ),
	.datad(\my_slc|state_controller|ALUK [1]),
	.cin(gnd),
	.combout(\my_slc|d0|Gates|Mux14~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|Gates|Mux14~1 .lut_mask = 16'hA080;
defparam \my_slc|d0|Gates|Mux14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y8_N2
cycloneive_lcell_comb \my_slc|d0|new_ALU|Add0~2 (
// Equation(s):
// \my_slc|d0|new_ALU|Add0~2_combout  = (\my_slc|d0|REG_FILE|Mux14~4_combout  & ((\my_slc|d0|SR2_MUX|Output[1]~11_combout  & (\my_slc|d0|new_ALU|Add0~1  & VCC)) # (!\my_slc|d0|SR2_MUX|Output[1]~11_combout  & (!\my_slc|d0|new_ALU|Add0~1 )))) # 
// (!\my_slc|d0|REG_FILE|Mux14~4_combout  & ((\my_slc|d0|SR2_MUX|Output[1]~11_combout  & (!\my_slc|d0|new_ALU|Add0~1 )) # (!\my_slc|d0|SR2_MUX|Output[1]~11_combout  & ((\my_slc|d0|new_ALU|Add0~1 ) # (GND)))))
// \my_slc|d0|new_ALU|Add0~3  = CARRY((\my_slc|d0|REG_FILE|Mux14~4_combout  & (!\my_slc|d0|SR2_MUX|Output[1]~11_combout  & !\my_slc|d0|new_ALU|Add0~1 )) # (!\my_slc|d0|REG_FILE|Mux14~4_combout  & ((!\my_slc|d0|new_ALU|Add0~1 ) # 
// (!\my_slc|d0|SR2_MUX|Output[1]~11_combout ))))

	.dataa(\my_slc|d0|REG_FILE|Mux14~4_combout ),
	.datab(\my_slc|d0|SR2_MUX|Output[1]~11_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|d0|new_ALU|Add0~1 ),
	.combout(\my_slc|d0|new_ALU|Add0~2_combout ),
	.cout(\my_slc|d0|new_ALU|Add0~3 ));
// synopsys translate_off
defparam \my_slc|d0|new_ALU|Add0~2 .lut_mask = 16'h9617;
defparam \my_slc|d0|new_ALU|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y7_N28
cycloneive_lcell_comb \my_slc|d0|Gates|Mux14~2 (
// Equation(s):
// \my_slc|d0|Gates|Mux14~2_combout  = (!\my_slc|state_controller|ALUK [0] & ((\my_slc|state_controller|ALUK [1] & (!\my_slc|d0|REG_FILE|Mux14~4_combout )) # (!\my_slc|state_controller|ALUK [1] & ((\my_slc|d0|new_ALU|Add0~2_combout )))))

	.dataa(\my_slc|state_controller|ALUK [0]),
	.datab(\my_slc|state_controller|ALUK [1]),
	.datac(\my_slc|d0|REG_FILE|Mux14~4_combout ),
	.datad(\my_slc|d0|new_ALU|Add0~2_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|Gates|Mux14~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|Gates|Mux14~2 .lut_mask = 16'h1504;
defparam \my_slc|d0|Gates|Mux14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y7_N6
cycloneive_lcell_comb \my_slc|d0|Gates|Mux14~3 (
// Equation(s):
// \my_slc|d0|Gates|Mux14~3_combout  = (\my_slc|d0|Gates|Mux3~0_combout  & ((\my_slc|d0|Gates|Mux14~1_combout ) # (\my_slc|d0|Gates|Mux14~2_combout )))

	.dataa(gnd),
	.datab(\my_slc|d0|Gates|Mux3~0_combout ),
	.datac(\my_slc|d0|Gates|Mux14~1_combout ),
	.datad(\my_slc|d0|Gates|Mux14~2_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|Gates|Mux14~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|Gates|Mux14~3 .lut_mask = 16'hCCC0;
defparam \my_slc|d0|Gates|Mux14~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y7_N2
cycloneive_lcell_comb \my_slc|d0|Gates|Mux14~5 (
// Equation(s):
// \my_slc|d0|Gates|Mux14~5_combout  = (\my_slc|d0|Gates|Mux13~10_combout  & ((\my_slc|d0|Gates|Mux13~2_combout  & ((\my_slc|d0|Gates|Mux14~3_combout ))) # (!\my_slc|d0|Gates|Mux13~2_combout  & (\my_slc|d0|Gates|Mux14~4_combout )))) # 
// (!\my_slc|d0|Gates|Mux13~10_combout  & (!\my_slc|d0|Gates|Mux13~2_combout ))

	.dataa(\my_slc|d0|Gates|Mux13~10_combout ),
	.datab(\my_slc|d0|Gates|Mux13~2_combout ),
	.datac(\my_slc|d0|Gates|Mux14~4_combout ),
	.datad(\my_slc|d0|Gates|Mux14~3_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|Gates|Mux14~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|Gates|Mux14~5 .lut_mask = 16'hB931;
defparam \my_slc|d0|Gates|Mux14~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y8_N4
cycloneive_lcell_comb \my_slc|d0|Gates|Mux14 (
// Equation(s):
// \my_slc|d0|Gates|Mux14~combout  = (\my_slc|d0|Gates|Mux13~3_combout  & ((\my_slc|d0|Gates|Mux14~5_combout  & ((\my_slc|d0|Gates|Mux14~0_combout ))) # (!\my_slc|d0|Gates|Mux14~5_combout  & (\my_slc|d0|MDR_REG|DataOut [1])))) # 
// (!\my_slc|d0|Gates|Mux13~3_combout  & (((\my_slc|d0|Gates|Mux14~5_combout ))))

	.dataa(\my_slc|d0|MDR_REG|DataOut [1]),
	.datab(\my_slc|d0|Gates|Mux13~3_combout ),
	.datac(\my_slc|d0|Gates|Mux14~0_combout ),
	.datad(\my_slc|d0|Gates|Mux14~5_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|Gates|Mux14~combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|Gates|Mux14 .lut_mask = 16'hF388;
defparam \my_slc|d0|Gates|Mux14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y11_N18
cycloneive_lcell_comb \my_slc|d0|MAR_REG|DataOut~3 (
// Equation(s):
// \my_slc|d0|MAR_REG|DataOut~3_combout  = (\Reset~input_o  & \my_slc|d0|Gates|Mux14~combout )

	.dataa(\Reset~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|d0|Gates|Mux14~combout ),
	.cin(gnd),
	.combout(\my_slc|d0|MAR_REG|DataOut~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MAR_REG|DataOut~3 .lut_mask = 16'hAA00;
defparam \my_slc|d0|MAR_REG|DataOut~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y11_N20
cycloneive_lcell_comb \my_slc|d0|IR_REG|DataOut[1]~feeder (
// Equation(s):
// \my_slc|d0|IR_REG|DataOut[1]~feeder_combout  = \my_slc|d0|MAR_REG|DataOut~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|d0|MAR_REG|DataOut~3_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|IR_REG|DataOut[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|IR_REG|DataOut[1]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|d0|IR_REG|DataOut[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y11_N21
dffeas \my_slc|d0|IR_REG|DataOut[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|IR_REG|DataOut[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|IR_REG|DataOut[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|IR_REG|DataOut [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|IR_REG|DataOut[1] .is_wysiwyg = "true";
defparam \my_slc|d0|IR_REG|DataOut[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y11_N4
cycloneive_lcell_comb \my_slc|d0|ADDR2_MUX|Mux14~0 (
// Equation(s):
// \my_slc|d0|ADDR2_MUX|Mux14~0_combout  = (\my_slc|d0|IR_REG|DataOut [1] & ((\my_slc|state_controller|State.S_22~q ) # ((\my_slc|state_controller|State.S_21~q ) # (!\my_slc|d0|MAR_REG|DataOut[3]~0_combout ))))

	.dataa(\my_slc|state_controller|State.S_22~q ),
	.datab(\my_slc|d0|IR_REG|DataOut [1]),
	.datac(\my_slc|state_controller|State.S_21~q ),
	.datad(\my_slc|d0|MAR_REG|DataOut[3]~0_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|ADDR2_MUX|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|ADDR2_MUX|Mux14~0 .lut_mask = 16'hC8CC;
defparam \my_slc|d0|ADDR2_MUX|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y9_N4
cycloneive_lcell_comb \my_slc|d0|ADDER_OUTPUT[2]~4 (
// Equation(s):
// \my_slc|d0|ADDER_OUTPUT[2]~4_combout  = ((\my_slc|d0|ADDR1_MUX|Output[2]~5_combout  $ (\my_slc|d0|ADDR2_MUX|Mux13~0_combout  $ (!\my_slc|d0|ADDER_OUTPUT[1]~3 )))) # (GND)
// \my_slc|d0|ADDER_OUTPUT[2]~5  = CARRY((\my_slc|d0|ADDR1_MUX|Output[2]~5_combout  & ((\my_slc|d0|ADDR2_MUX|Mux13~0_combout ) # (!\my_slc|d0|ADDER_OUTPUT[1]~3 ))) # (!\my_slc|d0|ADDR1_MUX|Output[2]~5_combout  & (\my_slc|d0|ADDR2_MUX|Mux13~0_combout  & 
// !\my_slc|d0|ADDER_OUTPUT[1]~3 )))

	.dataa(\my_slc|d0|ADDR1_MUX|Output[2]~5_combout ),
	.datab(\my_slc|d0|ADDR2_MUX|Mux13~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|d0|ADDER_OUTPUT[1]~3 ),
	.combout(\my_slc|d0|ADDER_OUTPUT[2]~4_combout ),
	.cout(\my_slc|d0|ADDER_OUTPUT[2]~5 ));
// synopsys translate_off
defparam \my_slc|d0|ADDER_OUTPUT[2]~4 .lut_mask = 16'h698E;
defparam \my_slc|d0|ADDER_OUTPUT[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y6_N30
cycloneive_lcell_comb \my_slc|d0|Gates|Mux13~8 (
// Equation(s):
// \my_slc|d0|Gates|Mux13~8_combout  = (!\my_slc|state_controller|State.S_18~q  & (!\my_slc|state_controller|State.S_04~q  & (\my_slc|d0|ADDER_OUTPUT[2]~4_combout  & !\my_slc|state_controller|GateMDR~combout )))

	.dataa(\my_slc|state_controller|State.S_18~q ),
	.datab(\my_slc|state_controller|State.S_04~q ),
	.datac(\my_slc|d0|ADDER_OUTPUT[2]~4_combout ),
	.datad(\my_slc|state_controller|GateMDR~combout ),
	.cin(gnd),
	.combout(\my_slc|d0|Gates|Mux13~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|Gates|Mux13~8 .lut_mask = 16'h0010;
defparam \my_slc|d0|Gates|Mux13~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y8_N2
cycloneive_lcell_comb \my_slc|d0|SR2_MUX|Output[2]~14 (
// Equation(s):
// \my_slc|d0|SR2_MUX|Output[2]~14_combout  = (\my_slc|d0|IR_REG|DataOut [0] & (((\my_slc|d0|REG_FILE|regout[1][2]~q ) # (\my_slc|d0|IR_REG|DataOut [1])))) # (!\my_slc|d0|IR_REG|DataOut [0] & (\my_slc|d0|REG_FILE|regout[0][2]~q  & 
// ((!\my_slc|d0|IR_REG|DataOut [1]))))

	.dataa(\my_slc|d0|REG_FILE|regout[0][2]~q ),
	.datab(\my_slc|d0|IR_REG|DataOut [0]),
	.datac(\my_slc|d0|REG_FILE|regout[1][2]~q ),
	.datad(\my_slc|d0|IR_REG|DataOut [1]),
	.cin(gnd),
	.combout(\my_slc|d0|SR2_MUX|Output[2]~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|SR2_MUX|Output[2]~14 .lut_mask = 16'hCCE2;
defparam \my_slc|d0|SR2_MUX|Output[2]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y8_N8
cycloneive_lcell_comb \my_slc|d0|SR2_MUX|Output[2]~15 (
// Equation(s):
// \my_slc|d0|SR2_MUX|Output[2]~15_combout  = (\my_slc|d0|IR_REG|DataOut [1] & ((\my_slc|d0|SR2_MUX|Output[2]~14_combout  & (\my_slc|d0|REG_FILE|regout[3][2]~q )) # (!\my_slc|d0|SR2_MUX|Output[2]~14_combout  & ((\my_slc|d0|REG_FILE|regout[2][2]~q ))))) # 
// (!\my_slc|d0|IR_REG|DataOut [1] & (((\my_slc|d0|SR2_MUX|Output[2]~14_combout ))))

	.dataa(\my_slc|d0|REG_FILE|regout[3][2]~q ),
	.datab(\my_slc|d0|IR_REG|DataOut [1]),
	.datac(\my_slc|d0|REG_FILE|regout[2][2]~q ),
	.datad(\my_slc|d0|SR2_MUX|Output[2]~14_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|SR2_MUX|Output[2]~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|SR2_MUX|Output[2]~15 .lut_mask = 16'hBBC0;
defparam \my_slc|d0|SR2_MUX|Output[2]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y10_N12
cycloneive_lcell_comb \my_slc|d0|SR2_MUX|Output[2]~12 (
// Equation(s):
// \my_slc|d0|SR2_MUX|Output[2]~12_combout  = (\my_slc|d0|IR_REG|DataOut [0] & (((\my_slc|d0|IR_REG|DataOut [1])))) # (!\my_slc|d0|IR_REG|DataOut [0] & ((\my_slc|d0|IR_REG|DataOut [1] & ((\my_slc|d0|REG_FILE|regout[6][2]~q ))) # (!\my_slc|d0|IR_REG|DataOut 
// [1] & (\my_slc|d0|REG_FILE|regout[4][2]~q ))))

	.dataa(\my_slc|d0|IR_REG|DataOut [0]),
	.datab(\my_slc|d0|REG_FILE|regout[4][2]~q ),
	.datac(\my_slc|d0|REG_FILE|regout[6][2]~q ),
	.datad(\my_slc|d0|IR_REG|DataOut [1]),
	.cin(gnd),
	.combout(\my_slc|d0|SR2_MUX|Output[2]~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|SR2_MUX|Output[2]~12 .lut_mask = 16'hFA44;
defparam \my_slc|d0|SR2_MUX|Output[2]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y10_N26
cycloneive_lcell_comb \my_slc|d0|SR2_MUX|Output[2]~13 (
// Equation(s):
// \my_slc|d0|SR2_MUX|Output[2]~13_combout  = (\my_slc|d0|IR_REG|DataOut [0] & ((\my_slc|d0|SR2_MUX|Output[2]~12_combout  & (\my_slc|d0|REG_FILE|regout[7][2]~q )) # (!\my_slc|d0|SR2_MUX|Output[2]~12_combout  & ((\my_slc|d0|REG_FILE|regout[5][2]~q ))))) # 
// (!\my_slc|d0|IR_REG|DataOut [0] & (((\my_slc|d0|SR2_MUX|Output[2]~12_combout ))))

	.dataa(\my_slc|d0|IR_REG|DataOut [0]),
	.datab(\my_slc|d0|REG_FILE|regout[7][2]~q ),
	.datac(\my_slc|d0|REG_FILE|regout[5][2]~q ),
	.datad(\my_slc|d0|SR2_MUX|Output[2]~12_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|SR2_MUX|Output[2]~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|SR2_MUX|Output[2]~13 .lut_mask = 16'hDDA0;
defparam \my_slc|d0|SR2_MUX|Output[2]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y8_N18
cycloneive_lcell_comb \my_slc|d0|SR2_MUX|Output[2]~16 (
// Equation(s):
// \my_slc|d0|SR2_MUX|Output[2]~16_combout  = (\my_slc|state_controller|SR2MUX~0_combout  & (\my_slc|d0|IR_REG|DataOut [2])) # (!\my_slc|state_controller|SR2MUX~0_combout  & ((\my_slc|d0|IR_REG|DataOut [2] & ((\my_slc|d0|SR2_MUX|Output[2]~13_combout ))) # 
// (!\my_slc|d0|IR_REG|DataOut [2] & (\my_slc|d0|SR2_MUX|Output[2]~15_combout ))))

	.dataa(\my_slc|state_controller|SR2MUX~0_combout ),
	.datab(\my_slc|d0|IR_REG|DataOut [2]),
	.datac(\my_slc|d0|SR2_MUX|Output[2]~15_combout ),
	.datad(\my_slc|d0|SR2_MUX|Output[2]~13_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|SR2_MUX|Output[2]~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|SR2_MUX|Output[2]~16 .lut_mask = 16'hDC98;
defparam \my_slc|d0|SR2_MUX|Output[2]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y8_N14
cycloneive_lcell_comb \my_slc|d0|REG_FILE|Mux13~4 (
// Equation(s):
// \my_slc|d0|REG_FILE|Mux13~4_combout  = (\my_slc|d0|SR1_MUX|Output[2]~2_combout  & (\my_slc|d0|REG_FILE|Mux13~1_combout )) # (!\my_slc|d0|SR1_MUX|Output[2]~2_combout  & ((\my_slc|d0|REG_FILE|Mux13~3_combout )))

	.dataa(\my_slc|d0|SR1_MUX|Output[2]~2_combout ),
	.datab(\my_slc|d0|REG_FILE|Mux13~1_combout ),
	.datac(gnd),
	.datad(\my_slc|d0|REG_FILE|Mux13~3_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|Mux13~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|Mux13~4 .lut_mask = 16'hDD88;
defparam \my_slc|d0|REG_FILE|Mux13~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y6_N16
cycloneive_lcell_comb \my_slc|d0|Gates|Mux13~5 (
// Equation(s):
// \my_slc|d0|Gates|Mux13~5_combout  = (\my_slc|state_controller|ALUK [0] & (\my_slc|d0|REG_FILE|Mux13~4_combout  & ((\my_slc|state_controller|ALUK [1]) # (\my_slc|d0|SR2_MUX|Output[2]~16_combout ))))

	.dataa(\my_slc|state_controller|ALUK [1]),
	.datab(\my_slc|state_controller|ALUK [0]),
	.datac(\my_slc|d0|SR2_MUX|Output[2]~16_combout ),
	.datad(\my_slc|d0|REG_FILE|Mux13~4_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|Gates|Mux13~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|Gates|Mux13~5 .lut_mask = 16'hC800;
defparam \my_slc|d0|Gates|Mux13~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y8_N4
cycloneive_lcell_comb \my_slc|d0|new_ALU|Add0~4 (
// Equation(s):
// \my_slc|d0|new_ALU|Add0~4_combout  = ((\my_slc|d0|SR2_MUX|Output[2]~16_combout  $ (\my_slc|d0|REG_FILE|Mux13~4_combout  $ (!\my_slc|d0|new_ALU|Add0~3 )))) # (GND)
// \my_slc|d0|new_ALU|Add0~5  = CARRY((\my_slc|d0|SR2_MUX|Output[2]~16_combout  & ((\my_slc|d0|REG_FILE|Mux13~4_combout ) # (!\my_slc|d0|new_ALU|Add0~3 ))) # (!\my_slc|d0|SR2_MUX|Output[2]~16_combout  & (\my_slc|d0|REG_FILE|Mux13~4_combout  & 
// !\my_slc|d0|new_ALU|Add0~3 )))

	.dataa(\my_slc|d0|SR2_MUX|Output[2]~16_combout ),
	.datab(\my_slc|d0|REG_FILE|Mux13~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|d0|new_ALU|Add0~3 ),
	.combout(\my_slc|d0|new_ALU|Add0~4_combout ),
	.cout(\my_slc|d0|new_ALU|Add0~5 ));
// synopsys translate_off
defparam \my_slc|d0|new_ALU|Add0~4 .lut_mask = 16'h698E;
defparam \my_slc|d0|new_ALU|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y6_N18
cycloneive_lcell_comb \my_slc|d0|Gates|Mux13~6 (
// Equation(s):
// \my_slc|d0|Gates|Mux13~6_combout  = (!\my_slc|state_controller|ALUK [0] & ((\my_slc|state_controller|ALUK [1] & (!\my_slc|d0|REG_FILE|Mux13~4_combout )) # (!\my_slc|state_controller|ALUK [1] & ((\my_slc|d0|new_ALU|Add0~4_combout )))))

	.dataa(\my_slc|state_controller|ALUK [1]),
	.datab(\my_slc|d0|REG_FILE|Mux13~4_combout ),
	.datac(\my_slc|state_controller|ALUK [0]),
	.datad(\my_slc|d0|new_ALU|Add0~4_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|Gates|Mux13~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|Gates|Mux13~6 .lut_mask = 16'h0702;
defparam \my_slc|d0|Gates|Mux13~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y6_N28
cycloneive_lcell_comb \my_slc|d0|Gates|Mux13~7 (
// Equation(s):
// \my_slc|d0|Gates|Mux13~7_combout  = (\my_slc|d0|Gates|Mux3~0_combout  & ((\my_slc|d0|Gates|Mux13~5_combout ) # (\my_slc|d0|Gates|Mux13~6_combout )))

	.dataa(gnd),
	.datab(\my_slc|d0|Gates|Mux13~5_combout ),
	.datac(\my_slc|d0|Gates|Mux3~0_combout ),
	.datad(\my_slc|d0|Gates|Mux13~6_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|Gates|Mux13~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|Gates|Mux13~7 .lut_mask = 16'hF0C0;
defparam \my_slc|d0|Gates|Mux13~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y6_N20
cycloneive_lcell_comb \my_slc|d0|Gates|Mux13~9 (
// Equation(s):
// \my_slc|d0|Gates|Mux13~9_combout  = (\my_slc|d0|Gates|Mux13~10_combout  & ((\my_slc|d0|Gates|Mux13~2_combout  & ((\my_slc|d0|Gates|Mux13~7_combout ))) # (!\my_slc|d0|Gates|Mux13~2_combout  & (\my_slc|d0|Gates|Mux13~8_combout )))) # 
// (!\my_slc|d0|Gates|Mux13~10_combout  & (!\my_slc|d0|Gates|Mux13~2_combout ))

	.dataa(\my_slc|d0|Gates|Mux13~10_combout ),
	.datab(\my_slc|d0|Gates|Mux13~2_combout ),
	.datac(\my_slc|d0|Gates|Mux13~8_combout ),
	.datad(\my_slc|d0|Gates|Mux13~7_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|Gates|Mux13~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|Gates|Mux13~9 .lut_mask = 16'hB931;
defparam \my_slc|d0|Gates|Mux13~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y6_N10
cycloneive_lcell_comb \my_slc|d0|Gates|Mux13 (
// Equation(s):
// \my_slc|d0|Gates|Mux13~combout  = (\my_slc|d0|Gates|Mux13~3_combout  & ((\my_slc|d0|Gates|Mux13~9_combout  & ((\my_slc|d0|Gates|Mux13~4_combout ))) # (!\my_slc|d0|Gates|Mux13~9_combout  & (\my_slc|d0|MDR_REG|DataOut [2])))) # 
// (!\my_slc|d0|Gates|Mux13~3_combout  & (((\my_slc|d0|Gates|Mux13~9_combout ))))

	.dataa(\my_slc|d0|Gates|Mux13~3_combout ),
	.datab(\my_slc|d0|MDR_REG|DataOut [2]),
	.datac(\my_slc|d0|Gates|Mux13~4_combout ),
	.datad(\my_slc|d0|Gates|Mux13~9_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|Gates|Mux13~combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|Gates|Mux13 .lut_mask = 16'hF588;
defparam \my_slc|d0|Gates|Mux13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X9_Y0_N15
cycloneive_io_ibuf \Data[3]~input (
	.i(Data[3]),
	.ibar(gnd),
	.o(\Data[3]~input_o ));
// synopsys translate_off
defparam \Data[3]~input .bus_hold = "false";
defparam \Data[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X79_Y7_N31
dffeas \my_slc|tr0|Data_read_buffer[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_read_buffer [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_read_buffer[3] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_read_buffer[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y13_N8
cycloneive_io_ibuf \S[3]~input (
	.i(S[3]),
	.ibar(gnd),
	.o(\S[3]~input_o ));
// synopsys translate_off
defparam \S[3]~input .bus_hold = "false";
defparam \S[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X79_Y7_N30
cycloneive_lcell_comb \my_slc|d0|MDR_REG|DataOut~21 (
// Equation(s):
// \my_slc|d0|MDR_REG|DataOut~21_combout  = (!\my_slc|state_controller|Mem_WE~0_combout  & ((\my_slc|memory_subsystem|Equal0~4_combout  & ((\S[3]~input_o ))) # (!\my_slc|memory_subsystem|Equal0~4_combout  & (\my_slc|tr0|Data_read_buffer [3]))))

	.dataa(\my_slc|state_controller|Mem_WE~0_combout ),
	.datab(\my_slc|memory_subsystem|Equal0~4_combout ),
	.datac(\my_slc|tr0|Data_read_buffer [3]),
	.datad(\S[3]~input_o ),
	.cin(gnd),
	.combout(\my_slc|d0|MDR_REG|DataOut~21_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MDR_REG|DataOut~21 .lut_mask = 16'h5410;
defparam \my_slc|d0|MDR_REG|DataOut~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y8_N1
dffeas \my_slc|d0|MDR_REG|DataOut[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|MDR_REG|DataOut[3]~0_combout ),
	.asdata(\my_slc|d0|MDR_REG|DataOut~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(\my_slc|state_controller|WideOr21~0_combout ),
	.ena(\my_slc|d0|MDR_REG|DataOut[9]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|MDR_REG|DataOut [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|MDR_REG|DataOut[3] .is_wysiwyg = "true";
defparam \my_slc|d0|MDR_REG|DataOut[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y4_N30
cycloneive_lcell_comb \my_slc|d0|Gates|Mux12~1 (
// Equation(s):
// \my_slc|d0|Gates|Mux12~1_combout  = (\my_slc|d0|Gates|Mux12~0_combout  & ((\my_slc|state_controller|GateMDR~combout  & (\my_slc|d0|MDR_REG|DataOut [3])) # (!\my_slc|state_controller|GateMDR~combout  & ((\my_slc|d0|PC_REG|DataOut [3])))))

	.dataa(\my_slc|state_controller|GateMDR~combout ),
	.datab(\my_slc|d0|Gates|Mux12~0_combout ),
	.datac(\my_slc|d0|MDR_REG|DataOut [3]),
	.datad(\my_slc|d0|PC_REG|DataOut [3]),
	.cin(gnd),
	.combout(\my_slc|d0|Gates|Mux12~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|Gates|Mux12~1 .lut_mask = 16'hC480;
defparam \my_slc|d0|Gates|Mux12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y8_N30
cycloneive_lcell_comb \my_slc|d0|REG_FILE|regout~47 (
// Equation(s):
// \my_slc|d0|REG_FILE|regout~47_combout  = (\my_slc|d0|MDR_REG|DataOut[3]~0_combout  & ((\my_slc|state_controller|WideOr24~0_combout ) # (\my_slc|state_controller|State.S_04~q )))

	.dataa(gnd),
	.datab(\my_slc|state_controller|WideOr24~0_combout ),
	.datac(\my_slc|d0|MDR_REG|DataOut[3]~0_combout ),
	.datad(\my_slc|state_controller|State.S_04~q ),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|regout~47_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|regout~47 .lut_mask = 16'hF0C0;
defparam \my_slc|d0|REG_FILE|regout~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y8_N13
dffeas \my_slc|d0|REG_FILE|regout[7][3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|REG_FILE|regout~47_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|REG_FILE|regout~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|REG_FILE|regout[7][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|regout[7][3] .is_wysiwyg = "true";
defparam \my_slc|d0|REG_FILE|regout[7][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y9_N15
dffeas \my_slc|d0|REG_FILE|regout[5][3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|REG_FILE|regout~47_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|REG_FILE|regout~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|REG_FILE|regout[5][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|regout[5][3] .is_wysiwyg = "true";
defparam \my_slc|d0|REG_FILE|regout[5][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y10_N2
cycloneive_lcell_comb \my_slc|d0|REG_FILE|regout[6][3]~feeder (
// Equation(s):
// \my_slc|d0|REG_FILE|regout[6][3]~feeder_combout  = \my_slc|d0|REG_FILE|regout~47_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|d0|REG_FILE|regout~47_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|regout[6][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|regout[6][3]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|d0|REG_FILE|regout[6][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y10_N3
dffeas \my_slc|d0|REG_FILE|regout[6][3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|REG_FILE|regout[6][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|REG_FILE|regout~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|REG_FILE|regout[6][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|regout[6][3] .is_wysiwyg = "true";
defparam \my_slc|d0|REG_FILE|regout[6][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y9_N1
dffeas \my_slc|d0|REG_FILE|regout[4][3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|REG_FILE|regout~47_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|REG_FILE|regout~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|REG_FILE|regout[4][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|regout[4][3] .is_wysiwyg = "true";
defparam \my_slc|d0|REG_FILE|regout[4][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y9_N0
cycloneive_lcell_comb \my_slc|d0|REG_FILE|Mux12~0 (
// Equation(s):
// \my_slc|d0|REG_FILE|Mux12~0_combout  = (\my_slc|d0|SR1_MUX|Output[0]~0_combout  & (((\my_slc|d0|SR1_MUX|Output[1]~1_combout )))) # (!\my_slc|d0|SR1_MUX|Output[0]~0_combout  & ((\my_slc|d0|SR1_MUX|Output[1]~1_combout  & (\my_slc|d0|REG_FILE|regout[6][3]~q 
// )) # (!\my_slc|d0|SR1_MUX|Output[1]~1_combout  & ((\my_slc|d0|REG_FILE|regout[4][3]~q )))))

	.dataa(\my_slc|d0|REG_FILE|regout[6][3]~q ),
	.datab(\my_slc|d0|SR1_MUX|Output[0]~0_combout ),
	.datac(\my_slc|d0|REG_FILE|regout[4][3]~q ),
	.datad(\my_slc|d0|SR1_MUX|Output[1]~1_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|Mux12~0 .lut_mask = 16'hEE30;
defparam \my_slc|d0|REG_FILE|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y9_N14
cycloneive_lcell_comb \my_slc|d0|REG_FILE|Mux12~1 (
// Equation(s):
// \my_slc|d0|REG_FILE|Mux12~1_combout  = (\my_slc|d0|SR1_MUX|Output[0]~0_combout  & ((\my_slc|d0|REG_FILE|Mux12~0_combout  & (\my_slc|d0|REG_FILE|regout[7][3]~q )) # (!\my_slc|d0|REG_FILE|Mux12~0_combout  & ((\my_slc|d0|REG_FILE|regout[5][3]~q ))))) # 
// (!\my_slc|d0|SR1_MUX|Output[0]~0_combout  & (((\my_slc|d0|REG_FILE|Mux12~0_combout ))))

	.dataa(\my_slc|d0|REG_FILE|regout[7][3]~q ),
	.datab(\my_slc|d0|SR1_MUX|Output[0]~0_combout ),
	.datac(\my_slc|d0|REG_FILE|regout[5][3]~q ),
	.datad(\my_slc|d0|REG_FILE|Mux12~0_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|Mux12~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|Mux12~1 .lut_mask = 16'hBBC0;
defparam \my_slc|d0|REG_FILE|Mux12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y8_N31
dffeas \my_slc|d0|REG_FILE|regout[3][3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|REG_FILE|regout~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|REG_FILE|regout~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|REG_FILE|regout[3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|regout[3][3] .is_wysiwyg = "true";
defparam \my_slc|d0|REG_FILE|regout[3][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y9_N19
dffeas \my_slc|d0|REG_FILE|regout[2][3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|REG_FILE|regout~47_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|REG_FILE|regout~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|REG_FILE|regout[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|regout[2][3] .is_wysiwyg = "true";
defparam \my_slc|d0|REG_FILE|regout[2][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y8_N4
cycloneive_lcell_comb \my_slc|d0|REG_FILE|regout[1][3]~feeder (
// Equation(s):
// \my_slc|d0|REG_FILE|regout[1][3]~feeder_combout  = \my_slc|d0|REG_FILE|regout~47_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|d0|REG_FILE|regout~47_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|regout[1][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|regout[1][3]~feeder .lut_mask = 16'hF0F0;
defparam \my_slc|d0|REG_FILE|regout[1][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y8_N5
dffeas \my_slc|d0|REG_FILE|regout[1][3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|REG_FILE|regout[1][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|REG_FILE|regout~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|REG_FILE|regout[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|regout[1][3] .is_wysiwyg = "true";
defparam \my_slc|d0|REG_FILE|regout[1][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y9_N21
dffeas \my_slc|d0|REG_FILE|regout[0][3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|REG_FILE|regout~47_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|REG_FILE|regout~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|REG_FILE|regout[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|regout[0][3] .is_wysiwyg = "true";
defparam \my_slc|d0|REG_FILE|regout[0][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y9_N20
cycloneive_lcell_comb \my_slc|d0|REG_FILE|Mux12~2 (
// Equation(s):
// \my_slc|d0|REG_FILE|Mux12~2_combout  = (\my_slc|d0|SR1_MUX|Output[1]~1_combout  & (((\my_slc|d0|SR1_MUX|Output[0]~0_combout )))) # (!\my_slc|d0|SR1_MUX|Output[1]~1_combout  & ((\my_slc|d0|SR1_MUX|Output[0]~0_combout  & (\my_slc|d0|REG_FILE|regout[1][3]~q 
// )) # (!\my_slc|d0|SR1_MUX|Output[0]~0_combout  & ((\my_slc|d0|REG_FILE|regout[0][3]~q )))))

	.dataa(\my_slc|d0|SR1_MUX|Output[1]~1_combout ),
	.datab(\my_slc|d0|REG_FILE|regout[1][3]~q ),
	.datac(\my_slc|d0|REG_FILE|regout[0][3]~q ),
	.datad(\my_slc|d0|SR1_MUX|Output[0]~0_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|Mux12~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|Mux12~2 .lut_mask = 16'hEE50;
defparam \my_slc|d0|REG_FILE|Mux12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y9_N18
cycloneive_lcell_comb \my_slc|d0|REG_FILE|Mux12~3 (
// Equation(s):
// \my_slc|d0|REG_FILE|Mux12~3_combout  = (\my_slc|d0|SR1_MUX|Output[1]~1_combout  & ((\my_slc|d0|REG_FILE|Mux12~2_combout  & (\my_slc|d0|REG_FILE|regout[3][3]~q )) # (!\my_slc|d0|REG_FILE|Mux12~2_combout  & ((\my_slc|d0|REG_FILE|regout[2][3]~q ))))) # 
// (!\my_slc|d0|SR1_MUX|Output[1]~1_combout  & (((\my_slc|d0|REG_FILE|Mux12~2_combout ))))

	.dataa(\my_slc|d0|SR1_MUX|Output[1]~1_combout ),
	.datab(\my_slc|d0|REG_FILE|regout[3][3]~q ),
	.datac(\my_slc|d0|REG_FILE|regout[2][3]~q ),
	.datad(\my_slc|d0|REG_FILE|Mux12~2_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|Mux12~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|Mux12~3 .lut_mask = 16'hDDA0;
defparam \my_slc|d0|REG_FILE|Mux12~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y9_N6
cycloneive_lcell_comb \my_slc|d0|REG_FILE|Mux12~4 (
// Equation(s):
// \my_slc|d0|REG_FILE|Mux12~4_combout  = (\my_slc|d0|SR1_MUX|Output[2]~2_combout  & (\my_slc|d0|REG_FILE|Mux12~1_combout )) # (!\my_slc|d0|SR1_MUX|Output[2]~2_combout  & ((\my_slc|d0|REG_FILE|Mux12~3_combout )))

	.dataa(gnd),
	.datab(\my_slc|d0|SR1_MUX|Output[2]~2_combout ),
	.datac(\my_slc|d0|REG_FILE|Mux12~1_combout ),
	.datad(\my_slc|d0|REG_FILE|Mux12~3_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|Mux12~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|Mux12~4 .lut_mask = 16'hF3C0;
defparam \my_slc|d0|REG_FILE|Mux12~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y9_N0
cycloneive_lcell_comb \my_slc|d0|ADDR1_MUX|Output[3]~6 (
// Equation(s):
// \my_slc|d0|ADDR1_MUX|Output[3]~6_combout  = (\my_slc|state_controller|WideOr26~0_combout  & (\my_slc|d0|PC_REG|DataOut [3])) # (!\my_slc|state_controller|WideOr26~0_combout  & ((\my_slc|d0|REG_FILE|Mux12~4_combout )))

	.dataa(gnd),
	.datab(\my_slc|state_controller|WideOr26~0_combout ),
	.datac(\my_slc|d0|PC_REG|DataOut [3]),
	.datad(\my_slc|d0|REG_FILE|Mux12~4_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|ADDR1_MUX|Output[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|ADDR1_MUX|Output[3]~6 .lut_mask = 16'hF3C0;
defparam \my_slc|d0|ADDR1_MUX|Output[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y7_N22
cycloneive_lcell_comb \my_slc|d0|MAR_REG|DataOut~5 (
// Equation(s):
// \my_slc|d0|MAR_REG|DataOut~5_combout  = (\Reset~input_o  & \my_slc|d0|MDR_REG|DataOut[3]~0_combout )

	.dataa(\Reset~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|d0|MDR_REG|DataOut[3]~0_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|MAR_REG|DataOut~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MAR_REG|DataOut~5 .lut_mask = 16'hAA00;
defparam \my_slc|d0|MAR_REG|DataOut~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y7_N3
dffeas \my_slc|d0|IR_REG|DataOut[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MAR_REG|DataOut~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|IR_REG|DataOut[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|IR_REG|DataOut [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|IR_REG|DataOut[3] .is_wysiwyg = "true";
defparam \my_slc|d0|IR_REG|DataOut[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y7_N22
cycloneive_lcell_comb \my_slc|d0|ADDR2_MUX|Mux12~0 (
// Equation(s):
// \my_slc|d0|ADDR2_MUX|Mux12~0_combout  = (\my_slc|d0|IR_REG|DataOut [3] & ((\my_slc|state_controller|State.S_21~q ) # ((\my_slc|state_controller|State.S_22~q ) # (!\my_slc|d0|MAR_REG|DataOut[3]~0_combout ))))

	.dataa(\my_slc|d0|IR_REG|DataOut [3]),
	.datab(\my_slc|state_controller|State.S_21~q ),
	.datac(\my_slc|state_controller|State.S_22~q ),
	.datad(\my_slc|d0|MAR_REG|DataOut[3]~0_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|ADDR2_MUX|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|ADDR2_MUX|Mux12~0 .lut_mask = 16'hA8AA;
defparam \my_slc|d0|ADDR2_MUX|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y9_N6
cycloneive_lcell_comb \my_slc|d0|ADDER_OUTPUT[3]~6 (
// Equation(s):
// \my_slc|d0|ADDER_OUTPUT[3]~6_combout  = (\my_slc|d0|ADDR1_MUX|Output[3]~6_combout  & ((\my_slc|d0|ADDR2_MUX|Mux12~0_combout  & (\my_slc|d0|ADDER_OUTPUT[2]~5  & VCC)) # (!\my_slc|d0|ADDR2_MUX|Mux12~0_combout  & (!\my_slc|d0|ADDER_OUTPUT[2]~5 )))) # 
// (!\my_slc|d0|ADDR1_MUX|Output[3]~6_combout  & ((\my_slc|d0|ADDR2_MUX|Mux12~0_combout  & (!\my_slc|d0|ADDER_OUTPUT[2]~5 )) # (!\my_slc|d0|ADDR2_MUX|Mux12~0_combout  & ((\my_slc|d0|ADDER_OUTPUT[2]~5 ) # (GND)))))
// \my_slc|d0|ADDER_OUTPUT[3]~7  = CARRY((\my_slc|d0|ADDR1_MUX|Output[3]~6_combout  & (!\my_slc|d0|ADDR2_MUX|Mux12~0_combout  & !\my_slc|d0|ADDER_OUTPUT[2]~5 )) # (!\my_slc|d0|ADDR1_MUX|Output[3]~6_combout  & ((!\my_slc|d0|ADDER_OUTPUT[2]~5 ) # 
// (!\my_slc|d0|ADDR2_MUX|Mux12~0_combout ))))

	.dataa(\my_slc|d0|ADDR1_MUX|Output[3]~6_combout ),
	.datab(\my_slc|d0|ADDR2_MUX|Mux12~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|d0|ADDER_OUTPUT[2]~5 ),
	.combout(\my_slc|d0|ADDER_OUTPUT[3]~6_combout ),
	.cout(\my_slc|d0|ADDER_OUTPUT[3]~7 ));
// synopsys translate_off
defparam \my_slc|d0|ADDER_OUTPUT[3]~6 .lut_mask = 16'h9617;
defparam \my_slc|d0|ADDER_OUTPUT[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y9_N20
cycloneive_lcell_comb \my_slc|d0|Gates|Mux12~2 (
// Equation(s):
// \my_slc|d0|Gates|Mux12~2_combout  = (!\my_slc|state_controller|GateMDR~combout  & (!\my_slc|state_controller|State.S_04~q  & (!\my_slc|state_controller|State.S_18~q  & \my_slc|d0|ADDER_OUTPUT[3]~6_combout )))

	.dataa(\my_slc|state_controller|GateMDR~combout ),
	.datab(\my_slc|state_controller|State.S_04~q ),
	.datac(\my_slc|state_controller|State.S_18~q ),
	.datad(\my_slc|d0|ADDER_OUTPUT[3]~6_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|Gates|Mux12~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|Gates|Mux12~2 .lut_mask = 16'h0100;
defparam \my_slc|d0|Gates|Mux12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y8_N6
cycloneive_lcell_comb \my_slc|d0|new_ALU|Add0~6 (
// Equation(s):
// \my_slc|d0|new_ALU|Add0~6_combout  = (\my_slc|d0|REG_FILE|Mux12~4_combout  & (!\my_slc|d0|new_ALU|Add0~5 )) # (!\my_slc|d0|REG_FILE|Mux12~4_combout  & ((\my_slc|d0|new_ALU|Add0~5 ) # (GND)))
// \my_slc|d0|new_ALU|Add0~7  = CARRY((!\my_slc|d0|new_ALU|Add0~5 ) # (!\my_slc|d0|REG_FILE|Mux12~4_combout ))

	.dataa(\my_slc|d0|REG_FILE|Mux12~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|d0|new_ALU|Add0~5 ),
	.combout(\my_slc|d0|new_ALU|Add0~6_combout ),
	.cout(\my_slc|d0|new_ALU|Add0~7 ));
// synopsys translate_off
defparam \my_slc|d0|new_ALU|Add0~6 .lut_mask = 16'h5A5F;
defparam \my_slc|d0|new_ALU|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y8_N30
cycloneive_lcell_comb \my_slc|d0|Gates|Mux12~3 (
// Equation(s):
// \my_slc|d0|Gates|Mux12~3_combout  = (\my_slc|d0|Gates|Mux3~3_combout  & ((\my_slc|d0|Gates|Mux3~2_combout  & ((\my_slc|d0|new_ALU|Add0~6_combout ))) # (!\my_slc|d0|Gates|Mux3~2_combout  & (\my_slc|d0|Gates|Mux12~2_combout )))) # 
// (!\my_slc|d0|Gates|Mux3~3_combout  & (!\my_slc|d0|Gates|Mux3~2_combout ))

	.dataa(\my_slc|d0|Gates|Mux3~3_combout ),
	.datab(\my_slc|d0|Gates|Mux3~2_combout ),
	.datac(\my_slc|d0|Gates|Mux12~2_combout ),
	.datad(\my_slc|d0|new_ALU|Add0~6_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|Gates|Mux12~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|Gates|Mux12~3 .lut_mask = 16'hB931;
defparam \my_slc|d0|Gates|Mux12~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y8_N16
cycloneive_lcell_comb \my_slc|d0|Gates|Mux12~4 (
// Equation(s):
// \my_slc|d0|Gates|Mux12~4_combout  = \my_slc|d0|Gates|Mux12~3_combout  $ (((\my_slc|state_controller|ALUK [1] & (\my_slc|d0|Gates|Mux3~0_combout  & \my_slc|d0|REG_FILE|Mux12~4_combout ))))

	.dataa(\my_slc|state_controller|ALUK [1]),
	.datab(\my_slc|d0|Gates|Mux3~0_combout ),
	.datac(\my_slc|d0|Gates|Mux12~3_combout ),
	.datad(\my_slc|d0|REG_FILE|Mux12~4_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|Gates|Mux12~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|Gates|Mux12~4 .lut_mask = 16'h78F0;
defparam \my_slc|d0|Gates|Mux12~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y8_N0
cycloneive_lcell_comb \my_slc|d0|MDR_REG|DataOut[3]~0 (
// Equation(s):
// \my_slc|d0|MDR_REG|DataOut[3]~0_combout  = (\my_slc|d0|Gates|Mux13~10_combout  & ((\my_slc|d0|Gates|Mux12~4_combout ))) # (!\my_slc|d0|Gates|Mux13~10_combout  & (\my_slc|d0|Gates|Mux12~1_combout ))

	.dataa(\my_slc|d0|Gates|Mux13~10_combout ),
	.datab(\my_slc|d0|Gates|Mux12~1_combout ),
	.datac(gnd),
	.datad(\my_slc|d0|Gates|Mux12~4_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|MDR_REG|DataOut[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MDR_REG|DataOut[3]~0 .lut_mask = 16'hEE44;
defparam \my_slc|d0|MDR_REG|DataOut[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y8_N18
cycloneive_lcell_comb \my_slc|d0|Equal1~0 (
// Equation(s):
// \my_slc|d0|Equal1~0_combout  = (!\my_slc|d0|Gates|Mux13~combout  & (!\my_slc|d0|Gates|Mux15~combout  & (!\my_slc|d0|Gates|Mux14~combout  & !\my_slc|d0|MDR_REG|DataOut[3]~0_combout )))

	.dataa(\my_slc|d0|Gates|Mux13~combout ),
	.datab(\my_slc|d0|Gates|Mux15~combout ),
	.datac(\my_slc|d0|Gates|Mux14~combout ),
	.datad(\my_slc|d0|MDR_REG|DataOut[3]~0_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|Equal1~0 .lut_mask = 16'h0001;
defparam \my_slc|d0|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y8_N6
cycloneive_lcell_comb \my_slc|d0|Equal1~1 (
// Equation(s):
// \my_slc|d0|Equal1~1_combout  = (!\my_slc|d0|MDR_REG|DataOut[4]~1_combout  & (!\my_slc|d0|MDR_REG|DataOut[5]~2_combout  & (!\my_slc|d0|MDR_REG|DataOut[6]~3_combout  & \my_slc|d0|Equal1~0_combout )))

	.dataa(\my_slc|d0|MDR_REG|DataOut[4]~1_combout ),
	.datab(\my_slc|d0|MDR_REG|DataOut[5]~2_combout ),
	.datac(\my_slc|d0|MDR_REG|DataOut[6]~3_combout ),
	.datad(\my_slc|d0|Equal1~0_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|Equal1~1 .lut_mask = 16'h0100;
defparam \my_slc|d0|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y8_N24
cycloneive_lcell_comb \my_slc|d0|Equal1~2 (
// Equation(s):
// \my_slc|d0|Equal1~2_combout  = (!\my_slc|d0|MDR_REG|DataOut[7]~4_combout  & (!\my_slc|d0|MDR_REG|DataOut[8]~5_combout  & (!\my_slc|d0|MDR_REG|DataOut[9]~6_combout  & \my_slc|d0|Equal1~1_combout )))

	.dataa(\my_slc|d0|MDR_REG|DataOut[7]~4_combout ),
	.datab(\my_slc|d0|MDR_REG|DataOut[8]~5_combout ),
	.datac(\my_slc|d0|MDR_REG|DataOut[9]~6_combout ),
	.datad(\my_slc|d0|Equal1~1_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|Equal1~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|Equal1~2 .lut_mask = 16'h0100;
defparam \my_slc|d0|Equal1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y8_N2
cycloneive_lcell_comb \my_slc|d0|Equal1~3 (
// Equation(s):
// \my_slc|d0|Equal1~3_combout  = (!\my_slc|d0|MDR_REG|DataOut[12]~9_combout  & (!\my_slc|d0|MDR_REG|DataOut[11]~8_combout  & (!\my_slc|d0|MDR_REG|DataOut[10]~7_combout  & \my_slc|d0|Equal1~2_combout )))

	.dataa(\my_slc|d0|MDR_REG|DataOut[12]~9_combout ),
	.datab(\my_slc|d0|MDR_REG|DataOut[11]~8_combout ),
	.datac(\my_slc|d0|MDR_REG|DataOut[10]~7_combout ),
	.datad(\my_slc|d0|Equal1~2_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|Equal1~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|Equal1~3 .lut_mask = 16'h0100;
defparam \my_slc|d0|Equal1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y8_N8
cycloneive_lcell_comb \my_slc|d0|Equal1~4 (
// Equation(s):
// \my_slc|d0|Equal1~4_combout  = (!\my_slc|d0|MDR_REG|DataOut[14]~11_combout  & (!\my_slc|d0|MDR_REG|DataOut[15]~12_combout  & (!\my_slc|d0|MDR_REG|DataOut[13]~10_combout  & \my_slc|d0|Equal1~3_combout )))

	.dataa(\my_slc|d0|MDR_REG|DataOut[14]~11_combout ),
	.datab(\my_slc|d0|MDR_REG|DataOut[15]~12_combout ),
	.datac(\my_slc|d0|MDR_REG|DataOut[13]~10_combout ),
	.datad(\my_slc|d0|Equal1~3_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|Equal1~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|Equal1~4 .lut_mask = 16'h0100;
defparam \my_slc|d0|Equal1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y8_N9
dffeas \my_slc|d0|NZP|ZOut (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|Equal1~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|state_controller|WideOr24~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|NZP|ZOut~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|NZP|ZOut .is_wysiwyg = "true";
defparam \my_slc|d0|NZP|ZOut .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y7_N10
cycloneive_lcell_comb \my_slc|d0|BENABLE|DataOut~1 (
// Equation(s):
// \my_slc|d0|BENABLE|DataOut~1_combout  = (\my_slc|d0|IR_REG|DataOut [11] & ((\my_slc|d0|NZP|NOut~q ) # ((\my_slc|d0|IR_REG|DataOut [10] & \my_slc|d0|NZP|ZOut~q )))) # (!\my_slc|d0|IR_REG|DataOut [11] & (\my_slc|d0|IR_REG|DataOut [10] & 
// ((\my_slc|d0|NZP|ZOut~q ))))

	.dataa(\my_slc|d0|IR_REG|DataOut [11]),
	.datab(\my_slc|d0|IR_REG|DataOut [10]),
	.datac(\my_slc|d0|NZP|NOut~q ),
	.datad(\my_slc|d0|NZP|ZOut~q ),
	.cin(gnd),
	.combout(\my_slc|d0|BENABLE|DataOut~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|BENABLE|DataOut~1 .lut_mask = 16'hECA0;
defparam \my_slc|d0|BENABLE|DataOut~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y8_N12
cycloneive_lcell_comb \my_slc|d0|PIN~0 (
// Equation(s):
// \my_slc|d0|PIN~0_combout  = (!\my_slc|d0|MDR_REG|DataOut[4]~1_combout  & (!\my_slc|d0|MDR_REG|DataOut[5]~2_combout  & (!\my_slc|d0|MDR_REG|DataOut[6]~3_combout  & \my_slc|d0|Equal1~0_combout )))

	.dataa(\my_slc|d0|MDR_REG|DataOut[4]~1_combout ),
	.datab(\my_slc|d0|MDR_REG|DataOut[5]~2_combout ),
	.datac(\my_slc|d0|MDR_REG|DataOut[6]~3_combout ),
	.datad(\my_slc|d0|Equal1~0_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|PIN~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|PIN~0 .lut_mask = 16'h0100;
defparam \my_slc|d0|PIN~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y8_N14
cycloneive_lcell_comb \my_slc|d0|PIN~1 (
// Equation(s):
// \my_slc|d0|PIN~1_combout  = (!\my_slc|d0|MDR_REG|DataOut[9]~6_combout  & (!\my_slc|d0|MDR_REG|DataOut[7]~4_combout  & (!\my_slc|d0|MDR_REG|DataOut[8]~5_combout  & \my_slc|d0|PIN~0_combout )))

	.dataa(\my_slc|d0|MDR_REG|DataOut[9]~6_combout ),
	.datab(\my_slc|d0|MDR_REG|DataOut[7]~4_combout ),
	.datac(\my_slc|d0|MDR_REG|DataOut[8]~5_combout ),
	.datad(\my_slc|d0|PIN~0_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|PIN~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|PIN~1 .lut_mask = 16'h0100;
defparam \my_slc|d0|PIN~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y8_N20
cycloneive_lcell_comb \my_slc|d0|PIN~2 (
// Equation(s):
// \my_slc|d0|PIN~2_combout  = (!\my_slc|d0|MDR_REG|DataOut[12]~9_combout  & (!\my_slc|d0|MDR_REG|DataOut[10]~7_combout  & (\my_slc|d0|PIN~1_combout  & !\my_slc|d0|MDR_REG|DataOut[11]~8_combout )))

	.dataa(\my_slc|d0|MDR_REG|DataOut[12]~9_combout ),
	.datab(\my_slc|d0|MDR_REG|DataOut[10]~7_combout ),
	.datac(\my_slc|d0|PIN~1_combout ),
	.datad(\my_slc|d0|MDR_REG|DataOut[11]~8_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|PIN~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|PIN~2 .lut_mask = 16'h0010;
defparam \my_slc|d0|PIN~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y8_N22
cycloneive_lcell_comb \my_slc|d0|PIN~3 (
// Equation(s):
// \my_slc|d0|PIN~3_combout  = (!\my_slc|d0|MDR_REG|DataOut[15]~12_combout  & ((\my_slc|d0|MDR_REG|DataOut[14]~11_combout ) # ((\my_slc|d0|MDR_REG|DataOut[13]~10_combout ) # (!\my_slc|d0|PIN~2_combout ))))

	.dataa(\my_slc|d0|MDR_REG|DataOut[14]~11_combout ),
	.datab(\my_slc|d0|MDR_REG|DataOut[15]~12_combout ),
	.datac(\my_slc|d0|MDR_REG|DataOut[13]~10_combout ),
	.datad(\my_slc|d0|PIN~2_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|PIN~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|PIN~3 .lut_mask = 16'h3233;
defparam \my_slc|d0|PIN~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y8_N23
dffeas \my_slc|d0|NZP|POut (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|PIN~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|state_controller|WideOr24~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|NZP|POut~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|NZP|POut .is_wysiwyg = "true";
defparam \my_slc|d0|NZP|POut .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y8_N30
cycloneive_lcell_comb \my_slc|d0|BENABLE|DataOut~0 (
// Equation(s):
// \my_slc|d0|BENABLE|DataOut~0_combout  = (\my_slc|d0|IR_REG|DataOut [9] & \my_slc|d0|NZP|POut~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|d0|IR_REG|DataOut [9]),
	.datad(\my_slc|d0|NZP|POut~q ),
	.cin(gnd),
	.combout(\my_slc|d0|BENABLE|DataOut~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|BENABLE|DataOut~0 .lut_mask = 16'hF000;
defparam \my_slc|d0|BENABLE|DataOut~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y7_N20
cycloneive_lcell_comb \my_slc|d0|BENABLE|DataOut~2 (
// Equation(s):
// \my_slc|d0|BENABLE|DataOut~2_combout  = (\my_slc|state_controller|State.S_32~q  & ((\my_slc|d0|BENABLE|DataOut~1_combout ) # ((\my_slc|d0|BENABLE|DataOut~0_combout )))) # (!\my_slc|state_controller|State.S_32~q  & (((\my_slc|d0|BENABLE|DataOut~q ))))

	.dataa(\my_slc|d0|BENABLE|DataOut~1_combout ),
	.datab(\my_slc|state_controller|State.S_32~q ),
	.datac(\my_slc|d0|BENABLE|DataOut~q ),
	.datad(\my_slc|d0|BENABLE|DataOut~0_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|BENABLE|DataOut~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|BENABLE|DataOut~2 .lut_mask = 16'hFCB8;
defparam \my_slc|d0|BENABLE|DataOut~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y7_N21
dffeas \my_slc|d0|BENABLE|DataOut (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|BENABLE|DataOut~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|BENABLE|DataOut~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|BENABLE|DataOut .is_wysiwyg = "true";
defparam \my_slc|d0|BENABLE|DataOut .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y7_N14
cycloneive_lcell_comb \my_slc|state_controller|Decoder0~8 (
// Equation(s):
// \my_slc|state_controller|Decoder0~8_combout  = (!\my_slc|d0|IR_REG|DataOut [12] & (!\my_slc|d0|IR_REG|DataOut [15] & (!\my_slc|d0|IR_REG|DataOut [13] & !\my_slc|d0|IR_REG|DataOut [14])))

	.dataa(\my_slc|d0|IR_REG|DataOut [12]),
	.datab(\my_slc|d0|IR_REG|DataOut [15]),
	.datac(\my_slc|d0|IR_REG|DataOut [13]),
	.datad(\my_slc|d0|IR_REG|DataOut [14]),
	.cin(gnd),
	.combout(\my_slc|state_controller|Decoder0~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|Decoder0~8 .lut_mask = 16'h0001;
defparam \my_slc|state_controller|Decoder0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y7_N18
cycloneive_lcell_comb \my_slc|state_controller|State~50 (
// Equation(s):
// \my_slc|state_controller|State~50_combout  = (\Reset~input_o  & (\my_slc|state_controller|State.S_32~q  & \my_slc|state_controller|Decoder0~8_combout ))

	.dataa(gnd),
	.datab(\Reset~input_o ),
	.datac(\my_slc|state_controller|State.S_32~q ),
	.datad(\my_slc|state_controller|Decoder0~8_combout ),
	.cin(gnd),
	.combout(\my_slc|state_controller|State~50_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|State~50 .lut_mask = 16'hC000;
defparam \my_slc|state_controller|State~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y7_N19
dffeas \my_slc|state_controller|State.S_00 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|state_controller|State~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|state_controller|State.S_00~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|state_controller|State.S_00 .is_wysiwyg = "true";
defparam \my_slc|state_controller|State.S_00 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y7_N16
cycloneive_lcell_comb \my_slc|state_controller|State~38 (
// Equation(s):
// \my_slc|state_controller|State~38_combout  = (\my_slc|d0|BENABLE|DataOut~q  & (\Reset~input_o  & \my_slc|state_controller|State.S_00~q ))

	.dataa(gnd),
	.datab(\my_slc|d0|BENABLE|DataOut~q ),
	.datac(\Reset~input_o ),
	.datad(\my_slc|state_controller|State.S_00~q ),
	.cin(gnd),
	.combout(\my_slc|state_controller|State~38_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|State~38 .lut_mask = 16'hC000;
defparam \my_slc|state_controller|State~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y11_N23
dffeas \my_slc|state_controller|State.S_22 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|state_controller|State~38_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|state_controller|State.S_22~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|state_controller|State.S_22 .is_wysiwyg = "true";
defparam \my_slc|state_controller|State.S_22 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y11_N22
cycloneive_lcell_comb \my_slc|d0|ADDR2_MUX|Mux11~0 (
// Equation(s):
// \my_slc|d0|ADDR2_MUX|Mux11~0_combout  = (\my_slc|d0|IR_REG|DataOut [4] & ((\my_slc|state_controller|State.S_21~q ) # ((\my_slc|state_controller|State.S_22~q ) # (!\my_slc|d0|MAR_REG|DataOut[3]~0_combout ))))

	.dataa(\my_slc|d0|IR_REG|DataOut [4]),
	.datab(\my_slc|state_controller|State.S_21~q ),
	.datac(\my_slc|state_controller|State.S_22~q ),
	.datad(\my_slc|d0|MAR_REG|DataOut[3]~0_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|ADDR2_MUX|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|ADDR2_MUX|Mux11~0 .lut_mask = 16'hA8AA;
defparam \my_slc|d0|ADDR2_MUX|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y10_N30
cycloneive_lcell_comb \my_slc|d0|ADDR1_MUX|Output[4]~7 (
// Equation(s):
// \my_slc|d0|ADDR1_MUX|Output[4]~7_combout  = (\my_slc|state_controller|WideOr26~0_combout  & (\my_slc|d0|PC_REG|DataOut [4])) # (!\my_slc|state_controller|WideOr26~0_combout  & ((\my_slc|d0|REG_FILE|Mux11~4_combout )))

	.dataa(gnd),
	.datab(\my_slc|d0|PC_REG|DataOut [4]),
	.datac(\my_slc|state_controller|WideOr26~0_combout ),
	.datad(\my_slc|d0|REG_FILE|Mux11~4_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|ADDR1_MUX|Output[4]~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|ADDR1_MUX|Output[4]~7 .lut_mask = 16'hCFC0;
defparam \my_slc|d0|ADDR1_MUX|Output[4]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y9_N8
cycloneive_lcell_comb \my_slc|d0|ADDER_OUTPUT[4]~8 (
// Equation(s):
// \my_slc|d0|ADDER_OUTPUT[4]~8_combout  = ((\my_slc|d0|ADDR2_MUX|Mux11~0_combout  $ (\my_slc|d0|ADDR1_MUX|Output[4]~7_combout  $ (!\my_slc|d0|ADDER_OUTPUT[3]~7 )))) # (GND)
// \my_slc|d0|ADDER_OUTPUT[4]~9  = CARRY((\my_slc|d0|ADDR2_MUX|Mux11~0_combout  & ((\my_slc|d0|ADDR1_MUX|Output[4]~7_combout ) # (!\my_slc|d0|ADDER_OUTPUT[3]~7 ))) # (!\my_slc|d0|ADDR2_MUX|Mux11~0_combout  & (\my_slc|d0|ADDR1_MUX|Output[4]~7_combout  & 
// !\my_slc|d0|ADDER_OUTPUT[3]~7 )))

	.dataa(\my_slc|d0|ADDR2_MUX|Mux11~0_combout ),
	.datab(\my_slc|d0|ADDR1_MUX|Output[4]~7_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|d0|ADDER_OUTPUT[3]~7 ),
	.combout(\my_slc|d0|ADDER_OUTPUT[4]~8_combout ),
	.cout(\my_slc|d0|ADDER_OUTPUT[4]~9 ));
// synopsys translate_off
defparam \my_slc|d0|ADDER_OUTPUT[4]~8 .lut_mask = 16'h698E;
defparam \my_slc|d0|ADDER_OUTPUT[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X76_Y8_N22
cycloneive_lcell_comb \my_slc|d0|Gates|Mux11~1 (
// Equation(s):
// \my_slc|d0|Gates|Mux11~1_combout  = (!\my_slc|state_controller|GateMDR~combout  & (!\my_slc|state_controller|State.S_04~q  & (\my_slc|d0|ADDER_OUTPUT[4]~8_combout  & !\my_slc|state_controller|State.S_18~q )))

	.dataa(\my_slc|state_controller|GateMDR~combout ),
	.datab(\my_slc|state_controller|State.S_04~q ),
	.datac(\my_slc|d0|ADDER_OUTPUT[4]~8_combout ),
	.datad(\my_slc|state_controller|State.S_18~q ),
	.cin(gnd),
	.combout(\my_slc|d0|Gates|Mux11~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|Gates|Mux11~1 .lut_mask = 16'h0010;
defparam \my_slc|d0|Gates|Mux11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y8_N8
cycloneive_lcell_comb \my_slc|d0|new_ALU|Add0~8 (
// Equation(s):
// \my_slc|d0|new_ALU|Add0~8_combout  = (\my_slc|d0|REG_FILE|Mux11~4_combout  & (\my_slc|d0|new_ALU|Add0~7  $ (GND))) # (!\my_slc|d0|REG_FILE|Mux11~4_combout  & (!\my_slc|d0|new_ALU|Add0~7  & VCC))
// \my_slc|d0|new_ALU|Add0~9  = CARRY((\my_slc|d0|REG_FILE|Mux11~4_combout  & !\my_slc|d0|new_ALU|Add0~7 ))

	.dataa(gnd),
	.datab(\my_slc|d0|REG_FILE|Mux11~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|d0|new_ALU|Add0~7 ),
	.combout(\my_slc|d0|new_ALU|Add0~8_combout ),
	.cout(\my_slc|d0|new_ALU|Add0~9 ));
// synopsys translate_off
defparam \my_slc|d0|new_ALU|Add0~8 .lut_mask = 16'hC30C;
defparam \my_slc|d0|new_ALU|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X76_Y8_N28
cycloneive_lcell_comb \my_slc|d0|Gates|Mux11~2 (
// Equation(s):
// \my_slc|d0|Gates|Mux11~2_combout  = (\my_slc|d0|Gates|Mux3~2_combout  & (\my_slc|d0|Gates|Mux3~3_combout  & ((\my_slc|d0|new_ALU|Add0~8_combout )))) # (!\my_slc|d0|Gates|Mux3~2_combout  & (((\my_slc|d0|Gates|Mux11~1_combout )) # 
// (!\my_slc|d0|Gates|Mux3~3_combout )))

	.dataa(\my_slc|d0|Gates|Mux3~2_combout ),
	.datab(\my_slc|d0|Gates|Mux3~3_combout ),
	.datac(\my_slc|d0|Gates|Mux11~1_combout ),
	.datad(\my_slc|d0|new_ALU|Add0~8_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|Gates|Mux11~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|Gates|Mux11~2 .lut_mask = 16'hD951;
defparam \my_slc|d0|Gates|Mux11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y8_N6
cycloneive_lcell_comb \my_slc|d0|Gates|Mux11~3 (
// Equation(s):
// \my_slc|d0|Gates|Mux11~3_combout  = \my_slc|d0|Gates|Mux11~2_combout  $ (((\my_slc|d0|Gates|Mux3~0_combout  & (\my_slc|d0|REG_FILE|Mux11~4_combout  & \my_slc|state_controller|ALUK [1]))))

	.dataa(\my_slc|d0|Gates|Mux3~0_combout ),
	.datab(\my_slc|d0|REG_FILE|Mux11~4_combout ),
	.datac(\my_slc|state_controller|ALUK [1]),
	.datad(\my_slc|d0|Gates|Mux11~2_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|Gates|Mux11~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|Gates|Mux11~3 .lut_mask = 16'h7F80;
defparam \my_slc|d0|Gates|Mux11~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y8_N20
cycloneive_lcell_comb \my_slc|d0|MDR_REG|DataOut[4]~1 (
// Equation(s):
// \my_slc|d0|MDR_REG|DataOut[4]~1_combout  = (\my_slc|d0|Gates|Mux13~10_combout  & ((\my_slc|d0|Gates|Mux11~3_combout ))) # (!\my_slc|d0|Gates|Mux13~10_combout  & (\my_slc|d0|Gates|Mux11~0_combout ))

	.dataa(\my_slc|d0|Gates|Mux11~0_combout ),
	.datab(\my_slc|d0|Gates|Mux13~10_combout ),
	.datac(gnd),
	.datad(\my_slc|d0|Gates|Mux11~3_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|MDR_REG|DataOut[4]~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MDR_REG|DataOut[4]~1 .lut_mask = 16'hEE22;
defparam \my_slc|d0|MDR_REG|DataOut[4]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y8_N12
cycloneive_lcell_comb \my_slc|d0|REG_FILE|regout~48 (
// Equation(s):
// \my_slc|d0|REG_FILE|regout~48_combout  = (\my_slc|d0|MDR_REG|DataOut[4]~1_combout  & ((\my_slc|state_controller|State.S_04~q ) # (\my_slc|state_controller|WideOr24~0_combout )))

	.dataa(gnd),
	.datab(\my_slc|state_controller|State.S_04~q ),
	.datac(\my_slc|state_controller|WideOr24~0_combout ),
	.datad(\my_slc|d0|MDR_REG|DataOut[4]~1_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|regout~48_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|regout~48 .lut_mask = 16'hFC00;
defparam \my_slc|d0|REG_FILE|regout~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y10_N8
cycloneive_lcell_comb \my_slc|d0|REG_FILE|regout[5][4]~feeder (
// Equation(s):
// \my_slc|d0|REG_FILE|regout[5][4]~feeder_combout  = \my_slc|d0|REG_FILE|regout~48_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|d0|REG_FILE|regout~48_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|regout[5][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|regout[5][4]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|d0|REG_FILE|regout[5][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y10_N9
dffeas \my_slc|d0|REG_FILE|regout[5][4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|REG_FILE|regout[5][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|REG_FILE|regout~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|REG_FILE|regout[5][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|regout[5][4] .is_wysiwyg = "true";
defparam \my_slc|d0|REG_FILE|regout[5][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y10_N5
dffeas \my_slc|d0|REG_FILE|regout[7][4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|REG_FILE|regout~48_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|REG_FILE|regout~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|REG_FILE|regout[7][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|regout[7][4] .is_wysiwyg = "true";
defparam \my_slc|d0|REG_FILE|regout[7][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y10_N0
cycloneive_lcell_comb \my_slc|d0|REG_FILE|regout[6][4]~feeder (
// Equation(s):
// \my_slc|d0|REG_FILE|regout[6][4]~feeder_combout  = \my_slc|d0|REG_FILE|regout~48_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|d0|REG_FILE|regout~48_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|regout[6][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|regout[6][4]~feeder .lut_mask = 16'hF0F0;
defparam \my_slc|d0|REG_FILE|regout[6][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y10_N1
dffeas \my_slc|d0|REG_FILE|regout[6][4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|REG_FILE|regout[6][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|REG_FILE|regout~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|REG_FILE|regout[6][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|regout[6][4] .is_wysiwyg = "true";
defparam \my_slc|d0|REG_FILE|regout[6][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y10_N25
dffeas \my_slc|d0|REG_FILE|regout[4][4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|REG_FILE|regout~48_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|REG_FILE|regout~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|REG_FILE|regout[4][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|regout[4][4] .is_wysiwyg = "true";
defparam \my_slc|d0|REG_FILE|regout[4][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y10_N24
cycloneive_lcell_comb \my_slc|d0|REG_FILE|Mux11~0 (
// Equation(s):
// \my_slc|d0|REG_FILE|Mux11~0_combout  = (\my_slc|d0|SR1_MUX|Output[0]~0_combout  & (((\my_slc|d0|SR1_MUX|Output[1]~1_combout )))) # (!\my_slc|d0|SR1_MUX|Output[0]~0_combout  & ((\my_slc|d0|SR1_MUX|Output[1]~1_combout  & (\my_slc|d0|REG_FILE|regout[6][4]~q 
// )) # (!\my_slc|d0|SR1_MUX|Output[1]~1_combout  & ((\my_slc|d0|REG_FILE|regout[4][4]~q )))))

	.dataa(\my_slc|d0|SR1_MUX|Output[0]~0_combout ),
	.datab(\my_slc|d0|REG_FILE|regout[6][4]~q ),
	.datac(\my_slc|d0|REG_FILE|regout[4][4]~q ),
	.datad(\my_slc|d0|SR1_MUX|Output[1]~1_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|Mux11~0 .lut_mask = 16'hEE50;
defparam \my_slc|d0|REG_FILE|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y10_N4
cycloneive_lcell_comb \my_slc|d0|REG_FILE|Mux11~1 (
// Equation(s):
// \my_slc|d0|REG_FILE|Mux11~1_combout  = (\my_slc|d0|SR1_MUX|Output[0]~0_combout  & ((\my_slc|d0|REG_FILE|Mux11~0_combout  & ((\my_slc|d0|REG_FILE|regout[7][4]~q ))) # (!\my_slc|d0|REG_FILE|Mux11~0_combout  & (\my_slc|d0|REG_FILE|regout[5][4]~q )))) # 
// (!\my_slc|d0|SR1_MUX|Output[0]~0_combout  & (((\my_slc|d0|REG_FILE|Mux11~0_combout ))))

	.dataa(\my_slc|d0|SR1_MUX|Output[0]~0_combout ),
	.datab(\my_slc|d0|REG_FILE|regout[5][4]~q ),
	.datac(\my_slc|d0|REG_FILE|regout[7][4]~q ),
	.datad(\my_slc|d0|REG_FILE|Mux11~0_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|Mux11~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|Mux11~1 .lut_mask = 16'hF588;
defparam \my_slc|d0|REG_FILE|Mux11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y8_N13
dffeas \my_slc|d0|REG_FILE|regout[3][4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|REG_FILE|regout~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|REG_FILE|regout~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|REG_FILE|regout[3][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|regout[3][4] .is_wysiwyg = "true";
defparam \my_slc|d0|REG_FILE|regout[3][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y10_N7
dffeas \my_slc|d0|REG_FILE|regout[2][4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|REG_FILE|regout~48_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|REG_FILE|regout~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|REG_FILE|regout[2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|regout[2][4] .is_wysiwyg = "true";
defparam \my_slc|d0|REG_FILE|regout[2][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y8_N26
cycloneive_lcell_comb \my_slc|d0|REG_FILE|regout[1][4]~feeder (
// Equation(s):
// \my_slc|d0|REG_FILE|regout[1][4]~feeder_combout  = \my_slc|d0|REG_FILE|regout~48_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|d0|REG_FILE|regout~48_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|regout[1][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|regout[1][4]~feeder .lut_mask = 16'hF0F0;
defparam \my_slc|d0|REG_FILE|regout[1][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y8_N27
dffeas \my_slc|d0|REG_FILE|regout[1][4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|REG_FILE|regout[1][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|REG_FILE|regout~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|REG_FILE|regout[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|regout[1][4] .is_wysiwyg = "true";
defparam \my_slc|d0|REG_FILE|regout[1][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y8_N21
dffeas \my_slc|d0|REG_FILE|regout[0][4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|REG_FILE|regout~48_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|REG_FILE|regout~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|REG_FILE|regout[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|regout[0][4] .is_wysiwyg = "true";
defparam \my_slc|d0|REG_FILE|regout[0][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y8_N20
cycloneive_lcell_comb \my_slc|d0|REG_FILE|Mux11~2 (
// Equation(s):
// \my_slc|d0|REG_FILE|Mux11~2_combout  = (\my_slc|d0|SR1_MUX|Output[1]~1_combout  & (((\my_slc|d0|SR1_MUX|Output[0]~0_combout )))) # (!\my_slc|d0|SR1_MUX|Output[1]~1_combout  & ((\my_slc|d0|SR1_MUX|Output[0]~0_combout  & (\my_slc|d0|REG_FILE|regout[1][4]~q 
// )) # (!\my_slc|d0|SR1_MUX|Output[0]~0_combout  & ((\my_slc|d0|REG_FILE|regout[0][4]~q )))))

	.dataa(\my_slc|d0|SR1_MUX|Output[1]~1_combout ),
	.datab(\my_slc|d0|REG_FILE|regout[1][4]~q ),
	.datac(\my_slc|d0|REG_FILE|regout[0][4]~q ),
	.datad(\my_slc|d0|SR1_MUX|Output[0]~0_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|Mux11~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|Mux11~2 .lut_mask = 16'hEE50;
defparam \my_slc|d0|REG_FILE|Mux11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y10_N6
cycloneive_lcell_comb \my_slc|d0|REG_FILE|Mux11~3 (
// Equation(s):
// \my_slc|d0|REG_FILE|Mux11~3_combout  = (\my_slc|d0|SR1_MUX|Output[1]~1_combout  & ((\my_slc|d0|REG_FILE|Mux11~2_combout  & (\my_slc|d0|REG_FILE|regout[3][4]~q )) # (!\my_slc|d0|REG_FILE|Mux11~2_combout  & ((\my_slc|d0|REG_FILE|regout[2][4]~q ))))) # 
// (!\my_slc|d0|SR1_MUX|Output[1]~1_combout  & (((\my_slc|d0|REG_FILE|Mux11~2_combout ))))

	.dataa(\my_slc|d0|REG_FILE|regout[3][4]~q ),
	.datab(\my_slc|d0|SR1_MUX|Output[1]~1_combout ),
	.datac(\my_slc|d0|REG_FILE|regout[2][4]~q ),
	.datad(\my_slc|d0|REG_FILE|Mux11~2_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|Mux11~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|Mux11~3 .lut_mask = 16'hBBC0;
defparam \my_slc|d0|REG_FILE|Mux11~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y10_N12
cycloneive_lcell_comb \my_slc|d0|REG_FILE|Mux11~4 (
// Equation(s):
// \my_slc|d0|REG_FILE|Mux11~4_combout  = (\my_slc|d0|SR1_MUX|Output[2]~2_combout  & (\my_slc|d0|REG_FILE|Mux11~1_combout )) # (!\my_slc|d0|SR1_MUX|Output[2]~2_combout  & ((\my_slc|d0|REG_FILE|Mux11~3_combout )))

	.dataa(gnd),
	.datab(\my_slc|d0|SR1_MUX|Output[2]~2_combout ),
	.datac(\my_slc|d0|REG_FILE|Mux11~1_combout ),
	.datad(\my_slc|d0|REG_FILE|Mux11~3_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|Mux11~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|Mux11~4 .lut_mask = 16'hF3C0;
defparam \my_slc|d0|REG_FILE|Mux11~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y8_N10
cycloneive_lcell_comb \my_slc|d0|new_ALU|Add0~10 (
// Equation(s):
// \my_slc|d0|new_ALU|Add0~10_combout  = (\my_slc|d0|REG_FILE|Mux10~4_combout  & (!\my_slc|d0|new_ALU|Add0~9 )) # (!\my_slc|d0|REG_FILE|Mux10~4_combout  & ((\my_slc|d0|new_ALU|Add0~9 ) # (GND)))
// \my_slc|d0|new_ALU|Add0~11  = CARRY((!\my_slc|d0|new_ALU|Add0~9 ) # (!\my_slc|d0|REG_FILE|Mux10~4_combout ))

	.dataa(gnd),
	.datab(\my_slc|d0|REG_FILE|Mux10~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|d0|new_ALU|Add0~9 ),
	.combout(\my_slc|d0|new_ALU|Add0~10_combout ),
	.cout(\my_slc|d0|new_ALU|Add0~11 ));
// synopsys translate_off
defparam \my_slc|d0|new_ALU|Add0~10 .lut_mask = 16'h3C3F;
defparam \my_slc|d0|new_ALU|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y9_N12
cycloneive_lcell_comb \my_slc|d0|ADDR1_MUX|Output[5]~8 (
// Equation(s):
// \my_slc|d0|ADDR1_MUX|Output[5]~8_combout  = (\my_slc|state_controller|WideOr26~0_combout  & (\my_slc|d0|PC_REG|DataOut [5])) # (!\my_slc|state_controller|WideOr26~0_combout  & ((\my_slc|d0|REG_FILE|Mux10~4_combout )))

	.dataa(\my_slc|d0|PC_REG|DataOut [5]),
	.datab(\my_slc|state_controller|WideOr26~0_combout ),
	.datac(gnd),
	.datad(\my_slc|d0|REG_FILE|Mux10~4_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|ADDR1_MUX|Output[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|ADDR1_MUX|Output[5]~8 .lut_mask = 16'hBB88;
defparam \my_slc|d0|ADDR1_MUX|Output[5]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y11_N10
cycloneive_lcell_comb \my_slc|d0|ADDR2_MUX|Mux10~0 (
// Equation(s):
// \my_slc|d0|ADDR2_MUX|Mux10~0_combout  = (\my_slc|d0|IR_REG|DataOut [5] & ((\my_slc|state_controller|State.S_22~q ) # ((\my_slc|state_controller|State.S_21~q ) # (!\my_slc|d0|MAR_REG|DataOut[3]~0_combout ))))

	.dataa(\my_slc|d0|IR_REG|DataOut [5]),
	.datab(\my_slc|state_controller|State.S_22~q ),
	.datac(\my_slc|state_controller|State.S_21~q ),
	.datad(\my_slc|d0|MAR_REG|DataOut[3]~0_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|ADDR2_MUX|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|ADDR2_MUX|Mux10~0 .lut_mask = 16'hA8AA;
defparam \my_slc|d0|ADDR2_MUX|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y9_N10
cycloneive_lcell_comb \my_slc|d0|ADDER_OUTPUT[5]~10 (
// Equation(s):
// \my_slc|d0|ADDER_OUTPUT[5]~10_combout  = (\my_slc|d0|ADDR1_MUX|Output[5]~8_combout  & ((\my_slc|d0|ADDR2_MUX|Mux10~0_combout  & (\my_slc|d0|ADDER_OUTPUT[4]~9  & VCC)) # (!\my_slc|d0|ADDR2_MUX|Mux10~0_combout  & (!\my_slc|d0|ADDER_OUTPUT[4]~9 )))) # 
// (!\my_slc|d0|ADDR1_MUX|Output[5]~8_combout  & ((\my_slc|d0|ADDR2_MUX|Mux10~0_combout  & (!\my_slc|d0|ADDER_OUTPUT[4]~9 )) # (!\my_slc|d0|ADDR2_MUX|Mux10~0_combout  & ((\my_slc|d0|ADDER_OUTPUT[4]~9 ) # (GND)))))
// \my_slc|d0|ADDER_OUTPUT[5]~11  = CARRY((\my_slc|d0|ADDR1_MUX|Output[5]~8_combout  & (!\my_slc|d0|ADDR2_MUX|Mux10~0_combout  & !\my_slc|d0|ADDER_OUTPUT[4]~9 )) # (!\my_slc|d0|ADDR1_MUX|Output[5]~8_combout  & ((!\my_slc|d0|ADDER_OUTPUT[4]~9 ) # 
// (!\my_slc|d0|ADDR2_MUX|Mux10~0_combout ))))

	.dataa(\my_slc|d0|ADDR1_MUX|Output[5]~8_combout ),
	.datab(\my_slc|d0|ADDR2_MUX|Mux10~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|d0|ADDER_OUTPUT[4]~9 ),
	.combout(\my_slc|d0|ADDER_OUTPUT[5]~10_combout ),
	.cout(\my_slc|d0|ADDER_OUTPUT[5]~11 ));
// synopsys translate_off
defparam \my_slc|d0|ADDER_OUTPUT[5]~10 .lut_mask = 16'h9617;
defparam \my_slc|d0|ADDER_OUTPUT[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X76_Y8_N24
cycloneive_lcell_comb \my_slc|d0|Gates|Mux10~1 (
// Equation(s):
// \my_slc|d0|Gates|Mux10~1_combout  = (!\my_slc|state_controller|State.S_18~q  & (!\my_slc|state_controller|State.S_04~q  & (!\my_slc|state_controller|GateMDR~combout  & \my_slc|d0|ADDER_OUTPUT[5]~10_combout )))

	.dataa(\my_slc|state_controller|State.S_18~q ),
	.datab(\my_slc|state_controller|State.S_04~q ),
	.datac(\my_slc|state_controller|GateMDR~combout ),
	.datad(\my_slc|d0|ADDER_OUTPUT[5]~10_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|Gates|Mux10~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|Gates|Mux10~1 .lut_mask = 16'h0100;
defparam \my_slc|d0|Gates|Mux10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y8_N2
cycloneive_lcell_comb \my_slc|d0|Gates|Mux10~2 (
// Equation(s):
// \my_slc|d0|Gates|Mux10~2_combout  = (\my_slc|d0|Gates|Mux3~3_combout  & ((\my_slc|d0|Gates|Mux3~2_combout  & (\my_slc|d0|new_ALU|Add0~10_combout )) # (!\my_slc|d0|Gates|Mux3~2_combout  & ((\my_slc|d0|Gates|Mux10~1_combout ))))) # 
// (!\my_slc|d0|Gates|Mux3~3_combout  & (((!\my_slc|d0|Gates|Mux3~2_combout ))))

	.dataa(\my_slc|d0|new_ALU|Add0~10_combout ),
	.datab(\my_slc|d0|Gates|Mux3~3_combout ),
	.datac(\my_slc|d0|Gates|Mux3~2_combout ),
	.datad(\my_slc|d0|Gates|Mux10~1_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|Gates|Mux10~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|Gates|Mux10~2 .lut_mask = 16'h8F83;
defparam \my_slc|d0|Gates|Mux10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y8_N16
cycloneive_lcell_comb \my_slc|d0|Gates|Mux10~3 (
// Equation(s):
// \my_slc|d0|Gates|Mux10~3_combout  = \my_slc|d0|Gates|Mux10~2_combout  $ (((\my_slc|state_controller|ALUK [1] & (\my_slc|d0|Gates|Mux3~0_combout  & \my_slc|d0|REG_FILE|Mux10~4_combout ))))

	.dataa(\my_slc|state_controller|ALUK [1]),
	.datab(\my_slc|d0|Gates|Mux3~0_combout ),
	.datac(\my_slc|d0|REG_FILE|Mux10~4_combout ),
	.datad(\my_slc|d0|Gates|Mux10~2_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|Gates|Mux10~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|Gates|Mux10~3 .lut_mask = 16'h7F80;
defparam \my_slc|d0|Gates|Mux10~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y8_N30
cycloneive_lcell_comb \my_slc|d0|MDR_REG|DataOut[5]~2 (
// Equation(s):
// \my_slc|d0|MDR_REG|DataOut[5]~2_combout  = (\my_slc|d0|Gates|Mux13~10_combout  & ((\my_slc|d0|Gates|Mux10~3_combout ))) # (!\my_slc|d0|Gates|Mux13~10_combout  & (\my_slc|d0|Gates|Mux10~0_combout ))

	.dataa(\my_slc|d0|Gates|Mux10~0_combout ),
	.datab(\my_slc|d0|Gates|Mux13~10_combout ),
	.datac(gnd),
	.datad(\my_slc|d0|Gates|Mux10~3_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|MDR_REG|DataOut[5]~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MDR_REG|DataOut[5]~2 .lut_mask = 16'hEE22;
defparam \my_slc|d0|MDR_REG|DataOut[5]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y8_N10
cycloneive_lcell_comb \my_slc|d0|REG_FILE|regout~49 (
// Equation(s):
// \my_slc|d0|REG_FILE|regout~49_combout  = (\my_slc|d0|MDR_REG|DataOut[5]~2_combout  & ((\my_slc|state_controller|State.S_04~q ) # (\my_slc|state_controller|WideOr24~0_combout )))

	.dataa(gnd),
	.datab(\my_slc|state_controller|State.S_04~q ),
	.datac(\my_slc|d0|MDR_REG|DataOut[5]~2_combout ),
	.datad(\my_slc|state_controller|WideOr24~0_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|regout~49_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|regout~49 .lut_mask = 16'hF0C0;
defparam \my_slc|d0|REG_FILE|regout~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y8_N17
dffeas \my_slc|d0|REG_FILE|regout[7][5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|REG_FILE|regout~49_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|REG_FILE|regout~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|REG_FILE|regout[7][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|regout[7][5] .is_wysiwyg = "true";
defparam \my_slc|d0|REG_FILE|regout[7][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y9_N23
dffeas \my_slc|d0|REG_FILE|regout[5][5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|REG_FILE|regout~49_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|REG_FILE|regout~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|REG_FILE|regout[5][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|regout[5][5] .is_wysiwyg = "true";
defparam \my_slc|d0|REG_FILE|regout[5][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y10_N18
cycloneive_lcell_comb \my_slc|d0|REG_FILE|regout[6][5]~feeder (
// Equation(s):
// \my_slc|d0|REG_FILE|regout[6][5]~feeder_combout  = \my_slc|d0|REG_FILE|regout~49_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|d0|REG_FILE|regout~49_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|regout[6][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|regout[6][5]~feeder .lut_mask = 16'hF0F0;
defparam \my_slc|d0|REG_FILE|regout[6][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y10_N19
dffeas \my_slc|d0|REG_FILE|regout[6][5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|REG_FILE|regout[6][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|REG_FILE|regout~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|REG_FILE|regout[6][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|regout[6][5] .is_wysiwyg = "true";
defparam \my_slc|d0|REG_FILE|regout[6][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y9_N29
dffeas \my_slc|d0|REG_FILE|regout[4][5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|REG_FILE|regout~49_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|REG_FILE|regout~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|REG_FILE|regout[4][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|regout[4][5] .is_wysiwyg = "true";
defparam \my_slc|d0|REG_FILE|regout[4][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y9_N28
cycloneive_lcell_comb \my_slc|d0|REG_FILE|Mux10~0 (
// Equation(s):
// \my_slc|d0|REG_FILE|Mux10~0_combout  = (\my_slc|d0|SR1_MUX|Output[0]~0_combout  & (((\my_slc|d0|SR1_MUX|Output[1]~1_combout )))) # (!\my_slc|d0|SR1_MUX|Output[0]~0_combout  & ((\my_slc|d0|SR1_MUX|Output[1]~1_combout  & (\my_slc|d0|REG_FILE|regout[6][5]~q 
// )) # (!\my_slc|d0|SR1_MUX|Output[1]~1_combout  & ((\my_slc|d0|REG_FILE|regout[4][5]~q )))))

	.dataa(\my_slc|d0|REG_FILE|regout[6][5]~q ),
	.datab(\my_slc|d0|SR1_MUX|Output[0]~0_combout ),
	.datac(\my_slc|d0|REG_FILE|regout[4][5]~q ),
	.datad(\my_slc|d0|SR1_MUX|Output[1]~1_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|Mux10~0 .lut_mask = 16'hEE30;
defparam \my_slc|d0|REG_FILE|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y9_N22
cycloneive_lcell_comb \my_slc|d0|REG_FILE|Mux10~1 (
// Equation(s):
// \my_slc|d0|REG_FILE|Mux10~1_combout  = (\my_slc|d0|SR1_MUX|Output[0]~0_combout  & ((\my_slc|d0|REG_FILE|Mux10~0_combout  & (\my_slc|d0|REG_FILE|regout[7][5]~q )) # (!\my_slc|d0|REG_FILE|Mux10~0_combout  & ((\my_slc|d0|REG_FILE|regout[5][5]~q ))))) # 
// (!\my_slc|d0|SR1_MUX|Output[0]~0_combout  & (((\my_slc|d0|REG_FILE|Mux10~0_combout ))))

	.dataa(\my_slc|d0|REG_FILE|regout[7][5]~q ),
	.datab(\my_slc|d0|SR1_MUX|Output[0]~0_combout ),
	.datac(\my_slc|d0|REG_FILE|regout[5][5]~q ),
	.datad(\my_slc|d0|REG_FILE|Mux10~0_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|Mux10~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|Mux10~1 .lut_mask = 16'hBBC0;
defparam \my_slc|d0|REG_FILE|Mux10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y9_N13
dffeas \my_slc|d0|REG_FILE|regout[2][5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|REG_FILE|regout~49_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|REG_FILE|regout~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|REG_FILE|regout[2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|regout[2][5] .is_wysiwyg = "true";
defparam \my_slc|d0|REG_FILE|regout[2][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y8_N11
dffeas \my_slc|d0|REG_FILE|regout[3][5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|REG_FILE|regout~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|REG_FILE|regout~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|REG_FILE|regout[3][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|regout[3][5] .is_wysiwyg = "true";
defparam \my_slc|d0|REG_FILE|regout[3][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y9_N17
dffeas \my_slc|d0|REG_FILE|regout[1][5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|REG_FILE|regout~49_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|REG_FILE|regout~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|REG_FILE|regout[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|regout[1][5] .is_wysiwyg = "true";
defparam \my_slc|d0|REG_FILE|regout[1][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y9_N23
dffeas \my_slc|d0|REG_FILE|regout[0][5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|REG_FILE|regout~49_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|REG_FILE|regout~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|REG_FILE|regout[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|regout[0][5] .is_wysiwyg = "true";
defparam \my_slc|d0|REG_FILE|regout[0][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y9_N22
cycloneive_lcell_comb \my_slc|d0|REG_FILE|Mux10~2 (
// Equation(s):
// \my_slc|d0|REG_FILE|Mux10~2_combout  = (\my_slc|d0|SR1_MUX|Output[1]~1_combout  & (((\my_slc|d0|SR1_MUX|Output[0]~0_combout )))) # (!\my_slc|d0|SR1_MUX|Output[1]~1_combout  & ((\my_slc|d0|SR1_MUX|Output[0]~0_combout  & (\my_slc|d0|REG_FILE|regout[1][5]~q 
// )) # (!\my_slc|d0|SR1_MUX|Output[0]~0_combout  & ((\my_slc|d0|REG_FILE|regout[0][5]~q )))))

	.dataa(\my_slc|d0|REG_FILE|regout[1][5]~q ),
	.datab(\my_slc|d0|SR1_MUX|Output[1]~1_combout ),
	.datac(\my_slc|d0|REG_FILE|regout[0][5]~q ),
	.datad(\my_slc|d0|SR1_MUX|Output[0]~0_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|Mux10~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|Mux10~2 .lut_mask = 16'hEE30;
defparam \my_slc|d0|REG_FILE|Mux10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y9_N2
cycloneive_lcell_comb \my_slc|d0|REG_FILE|Mux10~3 (
// Equation(s):
// \my_slc|d0|REG_FILE|Mux10~3_combout  = (\my_slc|d0|SR1_MUX|Output[1]~1_combout  & ((\my_slc|d0|REG_FILE|Mux10~2_combout  & ((\my_slc|d0|REG_FILE|regout[3][5]~q ))) # (!\my_slc|d0|REG_FILE|Mux10~2_combout  & (\my_slc|d0|REG_FILE|regout[2][5]~q )))) # 
// (!\my_slc|d0|SR1_MUX|Output[1]~1_combout  & (((\my_slc|d0|REG_FILE|Mux10~2_combout ))))

	.dataa(\my_slc|d0|SR1_MUX|Output[1]~1_combout ),
	.datab(\my_slc|d0|REG_FILE|regout[2][5]~q ),
	.datac(\my_slc|d0|REG_FILE|regout[3][5]~q ),
	.datad(\my_slc|d0|REG_FILE|Mux10~2_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|Mux10~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|Mux10~3 .lut_mask = 16'hF588;
defparam \my_slc|d0|REG_FILE|Mux10~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y9_N20
cycloneive_lcell_comb \my_slc|d0|REG_FILE|Mux10~4 (
// Equation(s):
// \my_slc|d0|REG_FILE|Mux10~4_combout  = (\my_slc|d0|SR1_MUX|Output[2]~2_combout  & (\my_slc|d0|REG_FILE|Mux10~1_combout )) # (!\my_slc|d0|SR1_MUX|Output[2]~2_combout  & ((\my_slc|d0|REG_FILE|Mux10~3_combout )))

	.dataa(gnd),
	.datab(\my_slc|d0|SR1_MUX|Output[2]~2_combout ),
	.datac(\my_slc|d0|REG_FILE|Mux10~1_combout ),
	.datad(\my_slc|d0|REG_FILE|Mux10~3_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|Mux10~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|Mux10~4 .lut_mask = 16'hF3C0;
defparam \my_slc|d0|REG_FILE|Mux10~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y8_N12
cycloneive_lcell_comb \my_slc|d0|new_ALU|Add0~12 (
// Equation(s):
// \my_slc|d0|new_ALU|Add0~12_combout  = (\my_slc|d0|REG_FILE|Mux9~4_combout  & (\my_slc|d0|new_ALU|Add0~11  $ (GND))) # (!\my_slc|d0|REG_FILE|Mux9~4_combout  & (!\my_slc|d0|new_ALU|Add0~11  & VCC))
// \my_slc|d0|new_ALU|Add0~13  = CARRY((\my_slc|d0|REG_FILE|Mux9~4_combout  & !\my_slc|d0|new_ALU|Add0~11 ))

	.dataa(gnd),
	.datab(\my_slc|d0|REG_FILE|Mux9~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|d0|new_ALU|Add0~11 ),
	.combout(\my_slc|d0|new_ALU|Add0~12_combout ),
	.cout(\my_slc|d0|new_ALU|Add0~13 ));
// synopsys translate_off
defparam \my_slc|d0|new_ALU|Add0~12 .lut_mask = 16'hC30C;
defparam \my_slc|d0|new_ALU|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y8_N14
cycloneive_lcell_comb \my_slc|d0|new_ALU|Add0~14 (
// Equation(s):
// \my_slc|d0|new_ALU|Add0~14_combout  = (\my_slc|d0|REG_FILE|Mux8~4_combout  & (!\my_slc|d0|new_ALU|Add0~13 )) # (!\my_slc|d0|REG_FILE|Mux8~4_combout  & ((\my_slc|d0|new_ALU|Add0~13 ) # (GND)))
// \my_slc|d0|new_ALU|Add0~15  = CARRY((!\my_slc|d0|new_ALU|Add0~13 ) # (!\my_slc|d0|REG_FILE|Mux8~4_combout ))

	.dataa(\my_slc|d0|REG_FILE|Mux8~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|d0|new_ALU|Add0~13 ),
	.combout(\my_slc|d0|new_ALU|Add0~14_combout ),
	.cout(\my_slc|d0|new_ALU|Add0~15 ));
// synopsys translate_off
defparam \my_slc|d0|new_ALU|Add0~14 .lut_mask = 16'h5A5F;
defparam \my_slc|d0|new_ALU|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y9_N16
cycloneive_lcell_comb \my_slc|d0|ADDR1_MUX|Output[7]~10 (
// Equation(s):
// \my_slc|d0|ADDR1_MUX|Output[7]~10_combout  = (\my_slc|state_controller|WideOr26~0_combout  & (\my_slc|d0|PC_REG|DataOut [7])) # (!\my_slc|state_controller|WideOr26~0_combout  & ((\my_slc|d0|REG_FILE|Mux8~4_combout )))

	.dataa(\my_slc|state_controller|WideOr26~0_combout ),
	.datab(\my_slc|d0|PC_REG|DataOut [7]),
	.datac(gnd),
	.datad(\my_slc|d0|REG_FILE|Mux8~4_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|ADDR1_MUX|Output[7]~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|ADDR1_MUX|Output[7]~10 .lut_mask = 16'hDD88;
defparam \my_slc|d0|ADDR1_MUX|Output[7]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y11_N8
cycloneive_lcell_comb \my_slc|d0|ADDR2_MUX|Mux9~0 (
// Equation(s):
// \my_slc|d0|ADDR2_MUX|Mux9~0_combout  = (!\my_slc|state_controller|State.S_22~q  & (!\my_slc|state_controller|State.S_21~q  & (\my_slc|d0|IR_REG|DataOut [5] & !\my_slc|d0|MAR_REG|DataOut[3]~0_combout )))

	.dataa(\my_slc|state_controller|State.S_22~q ),
	.datab(\my_slc|state_controller|State.S_21~q ),
	.datac(\my_slc|d0|IR_REG|DataOut [5]),
	.datad(\my_slc|d0|MAR_REG|DataOut[3]~0_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|ADDR2_MUX|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|ADDR2_MUX|Mux9~0 .lut_mask = 16'h0010;
defparam \my_slc|d0|ADDR2_MUX|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y11_N12
cycloneive_lcell_comb \my_slc|d0|ADDR2_MUX|Mux8~0 (
// Equation(s):
// \my_slc|d0|ADDR2_MUX|Mux8~0_combout  = (\my_slc|d0|ADDR2_MUX|Mux9~0_combout ) # ((\my_slc|d0|IR_REG|DataOut [7] & ((\my_slc|state_controller|State.S_22~q ) # (\my_slc|state_controller|State.S_21~q ))))

	.dataa(\my_slc|state_controller|State.S_22~q ),
	.datab(\my_slc|d0|ADDR2_MUX|Mux9~0_combout ),
	.datac(\my_slc|state_controller|State.S_21~q ),
	.datad(\my_slc|d0|IR_REG|DataOut [7]),
	.cin(gnd),
	.combout(\my_slc|d0|ADDR2_MUX|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|ADDR2_MUX|Mux8~0 .lut_mask = 16'hFECC;
defparam \my_slc|d0|ADDR2_MUX|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y11_N14
cycloneive_lcell_comb \my_slc|d0|ADDR2_MUX|Mux9~1 (
// Equation(s):
// \my_slc|d0|ADDR2_MUX|Mux9~1_combout  = (\my_slc|d0|ADDR2_MUX|Mux9~0_combout ) # ((\my_slc|d0|IR_REG|DataOut [6] & ((\my_slc|state_controller|State.S_22~q ) # (\my_slc|state_controller|State.S_21~q ))))

	.dataa(\my_slc|state_controller|State.S_22~q ),
	.datab(\my_slc|state_controller|State.S_21~q ),
	.datac(\my_slc|d0|ADDR2_MUX|Mux9~0_combout ),
	.datad(\my_slc|d0|IR_REG|DataOut [6]),
	.cin(gnd),
	.combout(\my_slc|d0|ADDR2_MUX|Mux9~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|ADDR2_MUX|Mux9~1 .lut_mask = 16'hFEF0;
defparam \my_slc|d0|ADDR2_MUX|Mux9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y9_N6
cycloneive_lcell_comb \my_slc|d0|ADDR1_MUX|Output[6]~9 (
// Equation(s):
// \my_slc|d0|ADDR1_MUX|Output[6]~9_combout  = (\my_slc|state_controller|WideOr26~0_combout  & (\my_slc|d0|PC_REG|DataOut [6])) # (!\my_slc|state_controller|WideOr26~0_combout  & ((\my_slc|d0|REG_FILE|Mux9~4_combout )))

	.dataa(\my_slc|state_controller|WideOr26~0_combout ),
	.datab(\my_slc|d0|PC_REG|DataOut [6]),
	.datac(gnd),
	.datad(\my_slc|d0|REG_FILE|Mux9~4_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|ADDR1_MUX|Output[6]~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|ADDR1_MUX|Output[6]~9 .lut_mask = 16'hDD88;
defparam \my_slc|d0|ADDR1_MUX|Output[6]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y9_N12
cycloneive_lcell_comb \my_slc|d0|ADDER_OUTPUT[6]~12 (
// Equation(s):
// \my_slc|d0|ADDER_OUTPUT[6]~12_combout  = ((\my_slc|d0|ADDR2_MUX|Mux9~1_combout  $ (\my_slc|d0|ADDR1_MUX|Output[6]~9_combout  $ (!\my_slc|d0|ADDER_OUTPUT[5]~11 )))) # (GND)
// \my_slc|d0|ADDER_OUTPUT[6]~13  = CARRY((\my_slc|d0|ADDR2_MUX|Mux9~1_combout  & ((\my_slc|d0|ADDR1_MUX|Output[6]~9_combout ) # (!\my_slc|d0|ADDER_OUTPUT[5]~11 ))) # (!\my_slc|d0|ADDR2_MUX|Mux9~1_combout  & (\my_slc|d0|ADDR1_MUX|Output[6]~9_combout  & 
// !\my_slc|d0|ADDER_OUTPUT[5]~11 )))

	.dataa(\my_slc|d0|ADDR2_MUX|Mux9~1_combout ),
	.datab(\my_slc|d0|ADDR1_MUX|Output[6]~9_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|d0|ADDER_OUTPUT[5]~11 ),
	.combout(\my_slc|d0|ADDER_OUTPUT[6]~12_combout ),
	.cout(\my_slc|d0|ADDER_OUTPUT[6]~13 ));
// synopsys translate_off
defparam \my_slc|d0|ADDER_OUTPUT[6]~12 .lut_mask = 16'h698E;
defparam \my_slc|d0|ADDER_OUTPUT[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y9_N14
cycloneive_lcell_comb \my_slc|d0|ADDER_OUTPUT[7]~14 (
// Equation(s):
// \my_slc|d0|ADDER_OUTPUT[7]~14_combout  = (\my_slc|d0|ADDR1_MUX|Output[7]~10_combout  & ((\my_slc|d0|ADDR2_MUX|Mux8~0_combout  & (\my_slc|d0|ADDER_OUTPUT[6]~13  & VCC)) # (!\my_slc|d0|ADDR2_MUX|Mux8~0_combout  & (!\my_slc|d0|ADDER_OUTPUT[6]~13 )))) # 
// (!\my_slc|d0|ADDR1_MUX|Output[7]~10_combout  & ((\my_slc|d0|ADDR2_MUX|Mux8~0_combout  & (!\my_slc|d0|ADDER_OUTPUT[6]~13 )) # (!\my_slc|d0|ADDR2_MUX|Mux8~0_combout  & ((\my_slc|d0|ADDER_OUTPUT[6]~13 ) # (GND)))))
// \my_slc|d0|ADDER_OUTPUT[7]~15  = CARRY((\my_slc|d0|ADDR1_MUX|Output[7]~10_combout  & (!\my_slc|d0|ADDR2_MUX|Mux8~0_combout  & !\my_slc|d0|ADDER_OUTPUT[6]~13 )) # (!\my_slc|d0|ADDR1_MUX|Output[7]~10_combout  & ((!\my_slc|d0|ADDER_OUTPUT[6]~13 ) # 
// (!\my_slc|d0|ADDR2_MUX|Mux8~0_combout ))))

	.dataa(\my_slc|d0|ADDR1_MUX|Output[7]~10_combout ),
	.datab(\my_slc|d0|ADDR2_MUX|Mux8~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|d0|ADDER_OUTPUT[6]~13 ),
	.combout(\my_slc|d0|ADDER_OUTPUT[7]~14_combout ),
	.cout(\my_slc|d0|ADDER_OUTPUT[7]~15 ));
// synopsys translate_off
defparam \my_slc|d0|ADDER_OUTPUT[7]~14 .lut_mask = 16'h9617;
defparam \my_slc|d0|ADDER_OUTPUT[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y7_N0
cycloneive_lcell_comb \my_slc|d0|Gates|Mux8~1 (
// Equation(s):
// \my_slc|d0|Gates|Mux8~1_combout  = (!\my_slc|state_controller|State.S_04~q  & (!\my_slc|state_controller|GateMDR~combout  & (!\my_slc|state_controller|State.S_18~q  & \my_slc|d0|ADDER_OUTPUT[7]~14_combout )))

	.dataa(\my_slc|state_controller|State.S_04~q ),
	.datab(\my_slc|state_controller|GateMDR~combout ),
	.datac(\my_slc|state_controller|State.S_18~q ),
	.datad(\my_slc|d0|ADDER_OUTPUT[7]~14_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|Gates|Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|Gates|Mux8~1 .lut_mask = 16'h0100;
defparam \my_slc|d0|Gates|Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y7_N26
cycloneive_lcell_comb \my_slc|d0|Gates|Mux8~2 (
// Equation(s):
// \my_slc|d0|Gates|Mux8~2_combout  = (\my_slc|d0|Gates|Mux3~3_combout  & ((\my_slc|d0|Gates|Mux3~2_combout  & (\my_slc|d0|new_ALU|Add0~14_combout )) # (!\my_slc|d0|Gates|Mux3~2_combout  & ((\my_slc|d0|Gates|Mux8~1_combout ))))) # 
// (!\my_slc|d0|Gates|Mux3~3_combout  & (!\my_slc|d0|Gates|Mux3~2_combout ))

	.dataa(\my_slc|d0|Gates|Mux3~3_combout ),
	.datab(\my_slc|d0|Gates|Mux3~2_combout ),
	.datac(\my_slc|d0|new_ALU|Add0~14_combout ),
	.datad(\my_slc|d0|Gates|Mux8~1_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|Gates|Mux8~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|Gates|Mux8~2 .lut_mask = 16'hB391;
defparam \my_slc|d0|Gates|Mux8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y7_N16
cycloneive_lcell_comb \my_slc|d0|Gates|Mux8~3 (
// Equation(s):
// \my_slc|d0|Gates|Mux8~3_combout  = \my_slc|d0|Gates|Mux8~2_combout  $ (((\my_slc|d0|REG_FILE|Mux8~4_combout  & (\my_slc|state_controller|ALUK [1] & \my_slc|d0|Gates|Mux3~0_combout ))))

	.dataa(\my_slc|d0|REG_FILE|Mux8~4_combout ),
	.datab(\my_slc|state_controller|ALUK [1]),
	.datac(\my_slc|d0|Gates|Mux8~2_combout ),
	.datad(\my_slc|d0|Gates|Mux3~0_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|Gates|Mux8~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|Gates|Mux8~3 .lut_mask = 16'h78F0;
defparam \my_slc|d0|Gates|Mux8~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y7_N12
cycloneive_lcell_comb \my_slc|d0|MDR_REG|DataOut[7]~4 (
// Equation(s):
// \my_slc|d0|MDR_REG|DataOut[7]~4_combout  = (\my_slc|d0|Gates|Mux13~10_combout  & ((\my_slc|d0|Gates|Mux8~3_combout ))) # (!\my_slc|d0|Gates|Mux13~10_combout  & (\my_slc|d0|Gates|Mux8~0_combout ))

	.dataa(\my_slc|d0|Gates|Mux13~10_combout ),
	.datab(\my_slc|d0|Gates|Mux8~0_combout ),
	.datac(gnd),
	.datad(\my_slc|d0|Gates|Mux8~3_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|MDR_REG|DataOut[7]~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MDR_REG|DataOut[7]~4 .lut_mask = 16'hEE44;
defparam \my_slc|d0|MDR_REG|DataOut[7]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y7_N20
cycloneive_lcell_comb \my_slc|d0|MAR_REG|DataOut~9 (
// Equation(s):
// \my_slc|d0|MAR_REG|DataOut~9_combout  = (\Reset~input_o  & \my_slc|d0|MDR_REG|DataOut[7]~4_combout )

	.dataa(\Reset~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|d0|MDR_REG|DataOut[7]~4_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|MAR_REG|DataOut~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MAR_REG|DataOut~9 .lut_mask = 16'hAA00;
defparam \my_slc|d0|MAR_REG|DataOut~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y7_N9
dffeas \my_slc|d0|IR_REG|DataOut[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MAR_REG|DataOut~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|IR_REG|DataOut[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|IR_REG|DataOut [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|IR_REG|DataOut[7] .is_wysiwyg = "true";
defparam \my_slc|d0|IR_REG|DataOut[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y7_N14
cycloneive_lcell_comb \my_slc|d0|SR1_MUX|Output[1]~1 (
// Equation(s):
// \my_slc|d0|SR1_MUX|Output[1]~1_combout  = (\my_slc|state_controller|WideOr23~0_combout  & ((\my_slc|state_controller|WideOr26~0_combout  & (\my_slc|d0|IR_REG|DataOut [10])) # (!\my_slc|state_controller|WideOr26~0_combout  & ((\my_slc|d0|IR_REG|DataOut 
// [7]))))) # (!\my_slc|state_controller|WideOr23~0_combout  & (((\my_slc|d0|IR_REG|DataOut [7]))))

	.dataa(\my_slc|d0|IR_REG|DataOut [10]),
	.datab(\my_slc|state_controller|WideOr23~0_combout ),
	.datac(\my_slc|d0|IR_REG|DataOut [7]),
	.datad(\my_slc|state_controller|WideOr26~0_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|SR1_MUX|Output[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|SR1_MUX|Output[1]~1 .lut_mask = 16'hB8F0;
defparam \my_slc|d0|SR1_MUX|Output[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y7_N4
cycloneive_lcell_comb \my_slc|d0|REG_FILE|regout~53 (
// Equation(s):
// \my_slc|d0|REG_FILE|regout~53_combout  = (\my_slc|d0|MDR_REG|DataOut[9]~6_combout  & ((\my_slc|state_controller|WideOr24~0_combout ) # (\my_slc|state_controller|State.S_04~q )))

	.dataa(gnd),
	.datab(\my_slc|state_controller|WideOr24~0_combout ),
	.datac(\my_slc|d0|MDR_REG|DataOut[9]~6_combout ),
	.datad(\my_slc|state_controller|State.S_04~q ),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|regout~53_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|regout~53 .lut_mask = 16'hF0C0;
defparam \my_slc|d0|REG_FILE|regout~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y7_N5
dffeas \my_slc|d0|REG_FILE|regout[3][9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|REG_FILE|regout~53_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|REG_FILE|regout~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|REG_FILE|regout[3][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|regout[3][9] .is_wysiwyg = "true";
defparam \my_slc|d0|REG_FILE|regout[3][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y10_N9
dffeas \my_slc|d0|REG_FILE|regout[2][9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|REG_FILE|regout~53_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|REG_FILE|regout~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|REG_FILE|regout[2][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|regout[2][9] .is_wysiwyg = "true";
defparam \my_slc|d0|REG_FILE|regout[2][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y10_N12
cycloneive_lcell_comb \my_slc|d0|REG_FILE|regout[1][9]~feeder (
// Equation(s):
// \my_slc|d0|REG_FILE|regout[1][9]~feeder_combout  = \my_slc|d0|REG_FILE|regout~53_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|d0|REG_FILE|regout~53_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|regout[1][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|regout[1][9]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|d0|REG_FILE|regout[1][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y10_N13
dffeas \my_slc|d0|REG_FILE|regout[1][9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|REG_FILE|regout[1][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|REG_FILE|regout~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|REG_FILE|regout[1][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|regout[1][9] .is_wysiwyg = "true";
defparam \my_slc|d0|REG_FILE|regout[1][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y10_N11
dffeas \my_slc|d0|REG_FILE|regout[0][9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|REG_FILE|regout~53_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|REG_FILE|regout~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|REG_FILE|regout[0][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|regout[0][9] .is_wysiwyg = "true";
defparam \my_slc|d0|REG_FILE|regout[0][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y10_N10
cycloneive_lcell_comb \my_slc|d0|REG_FILE|Mux6~2 (
// Equation(s):
// \my_slc|d0|REG_FILE|Mux6~2_combout  = (\my_slc|d0|SR1_MUX|Output[1]~1_combout  & (((\my_slc|d0|SR1_MUX|Output[0]~0_combout )))) # (!\my_slc|d0|SR1_MUX|Output[1]~1_combout  & ((\my_slc|d0|SR1_MUX|Output[0]~0_combout  & (\my_slc|d0|REG_FILE|regout[1][9]~q 
// )) # (!\my_slc|d0|SR1_MUX|Output[0]~0_combout  & ((\my_slc|d0|REG_FILE|regout[0][9]~q )))))

	.dataa(\my_slc|d0|REG_FILE|regout[1][9]~q ),
	.datab(\my_slc|d0|SR1_MUX|Output[1]~1_combout ),
	.datac(\my_slc|d0|REG_FILE|regout[0][9]~q ),
	.datad(\my_slc|d0|SR1_MUX|Output[0]~0_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|Mux6~2 .lut_mask = 16'hEE30;
defparam \my_slc|d0|REG_FILE|Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y10_N8
cycloneive_lcell_comb \my_slc|d0|REG_FILE|Mux6~3 (
// Equation(s):
// \my_slc|d0|REG_FILE|Mux6~3_combout  = (\my_slc|d0|SR1_MUX|Output[1]~1_combout  & ((\my_slc|d0|REG_FILE|Mux6~2_combout  & (\my_slc|d0|REG_FILE|regout[3][9]~q )) # (!\my_slc|d0|REG_FILE|Mux6~2_combout  & ((\my_slc|d0|REG_FILE|regout[2][9]~q ))))) # 
// (!\my_slc|d0|SR1_MUX|Output[1]~1_combout  & (((\my_slc|d0|REG_FILE|Mux6~2_combout ))))

	.dataa(\my_slc|d0|SR1_MUX|Output[1]~1_combout ),
	.datab(\my_slc|d0|REG_FILE|regout[3][9]~q ),
	.datac(\my_slc|d0|REG_FILE|regout[2][9]~q ),
	.datad(\my_slc|d0|REG_FILE|Mux6~2_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|Mux6~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|Mux6~3 .lut_mask = 16'hDDA0;
defparam \my_slc|d0|REG_FILE|Mux6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y10_N29
dffeas \my_slc|d0|REG_FILE|regout[7][9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|REG_FILE|regout~53_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|REG_FILE|regout~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|REG_FILE|regout[7][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|regout[7][9] .is_wysiwyg = "true";
defparam \my_slc|d0|REG_FILE|regout[7][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y10_N15
dffeas \my_slc|d0|REG_FILE|regout[5][9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|REG_FILE|regout~53_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|REG_FILE|regout~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|REG_FILE|regout[5][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|regout[5][9] .is_wysiwyg = "true";
defparam \my_slc|d0|REG_FILE|regout[5][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y10_N4
cycloneive_lcell_comb \my_slc|d0|REG_FILE|regout[6][9]~feeder (
// Equation(s):
// \my_slc|d0|REG_FILE|regout[6][9]~feeder_combout  = \my_slc|d0|REG_FILE|regout~53_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|d0|REG_FILE|regout~53_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|regout[6][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|regout[6][9]~feeder .lut_mask = 16'hF0F0;
defparam \my_slc|d0|REG_FILE|regout[6][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y10_N5
dffeas \my_slc|d0|REG_FILE|regout[6][9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|REG_FILE|regout[6][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|REG_FILE|regout~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|REG_FILE|regout[6][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|regout[6][9] .is_wysiwyg = "true";
defparam \my_slc|d0|REG_FILE|regout[6][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y10_N31
dffeas \my_slc|d0|REG_FILE|regout[4][9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|REG_FILE|regout~53_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|REG_FILE|regout~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|REG_FILE|regout[4][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|regout[4][9] .is_wysiwyg = "true";
defparam \my_slc|d0|REG_FILE|regout[4][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y10_N30
cycloneive_lcell_comb \my_slc|d0|REG_FILE|Mux6~0 (
// Equation(s):
// \my_slc|d0|REG_FILE|Mux6~0_combout  = (\my_slc|d0|SR1_MUX|Output[0]~0_combout  & (((\my_slc|d0|SR1_MUX|Output[1]~1_combout )))) # (!\my_slc|d0|SR1_MUX|Output[0]~0_combout  & ((\my_slc|d0|SR1_MUX|Output[1]~1_combout  & (\my_slc|d0|REG_FILE|regout[6][9]~q 
// )) # (!\my_slc|d0|SR1_MUX|Output[1]~1_combout  & ((\my_slc|d0|REG_FILE|regout[4][9]~q )))))

	.dataa(\my_slc|d0|SR1_MUX|Output[0]~0_combout ),
	.datab(\my_slc|d0|REG_FILE|regout[6][9]~q ),
	.datac(\my_slc|d0|REG_FILE|regout[4][9]~q ),
	.datad(\my_slc|d0|SR1_MUX|Output[1]~1_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|Mux6~0 .lut_mask = 16'hEE50;
defparam \my_slc|d0|REG_FILE|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y10_N14
cycloneive_lcell_comb \my_slc|d0|REG_FILE|Mux6~1 (
// Equation(s):
// \my_slc|d0|REG_FILE|Mux6~1_combout  = (\my_slc|d0|SR1_MUX|Output[0]~0_combout  & ((\my_slc|d0|REG_FILE|Mux6~0_combout  & (\my_slc|d0|REG_FILE|regout[7][9]~q )) # (!\my_slc|d0|REG_FILE|Mux6~0_combout  & ((\my_slc|d0|REG_FILE|regout[5][9]~q ))))) # 
// (!\my_slc|d0|SR1_MUX|Output[0]~0_combout  & (((\my_slc|d0|REG_FILE|Mux6~0_combout ))))

	.dataa(\my_slc|d0|REG_FILE|regout[7][9]~q ),
	.datab(\my_slc|d0|SR1_MUX|Output[0]~0_combout ),
	.datac(\my_slc|d0|REG_FILE|regout[5][9]~q ),
	.datad(\my_slc|d0|REG_FILE|Mux6~0_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|Mux6~1 .lut_mask = 16'hBBC0;
defparam \my_slc|d0|REG_FILE|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y10_N18
cycloneive_lcell_comb \my_slc|d0|REG_FILE|Mux6~4 (
// Equation(s):
// \my_slc|d0|REG_FILE|Mux6~4_combout  = (\my_slc|d0|SR1_MUX|Output[2]~2_combout  & ((\my_slc|d0|REG_FILE|Mux6~1_combout ))) # (!\my_slc|d0|SR1_MUX|Output[2]~2_combout  & (\my_slc|d0|REG_FILE|Mux6~3_combout ))

	.dataa(gnd),
	.datab(\my_slc|d0|SR1_MUX|Output[2]~2_combout ),
	.datac(\my_slc|d0|REG_FILE|Mux6~3_combout ),
	.datad(\my_slc|d0|REG_FILE|Mux6~1_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|Mux6~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|Mux6~4 .lut_mask = 16'hFC30;
defparam \my_slc|d0|REG_FILE|Mux6~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y8_N16
cycloneive_lcell_comb \my_slc|d0|new_ALU|Add0~16 (
// Equation(s):
// \my_slc|d0|new_ALU|Add0~16_combout  = (\my_slc|d0|REG_FILE|Mux7~4_combout  & (\my_slc|d0|new_ALU|Add0~15  $ (GND))) # (!\my_slc|d0|REG_FILE|Mux7~4_combout  & (!\my_slc|d0|new_ALU|Add0~15  & VCC))
// \my_slc|d0|new_ALU|Add0~17  = CARRY((\my_slc|d0|REG_FILE|Mux7~4_combout  & !\my_slc|d0|new_ALU|Add0~15 ))

	.dataa(\my_slc|d0|REG_FILE|Mux7~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|d0|new_ALU|Add0~15 ),
	.combout(\my_slc|d0|new_ALU|Add0~16_combout ),
	.cout(\my_slc|d0|new_ALU|Add0~17 ));
// synopsys translate_off
defparam \my_slc|d0|new_ALU|Add0~16 .lut_mask = 16'hA50A;
defparam \my_slc|d0|new_ALU|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y8_N18
cycloneive_lcell_comb \my_slc|d0|new_ALU|Add0~18 (
// Equation(s):
// \my_slc|d0|new_ALU|Add0~18_combout  = (\my_slc|d0|REG_FILE|Mux6~4_combout  & (!\my_slc|d0|new_ALU|Add0~17 )) # (!\my_slc|d0|REG_FILE|Mux6~4_combout  & ((\my_slc|d0|new_ALU|Add0~17 ) # (GND)))
// \my_slc|d0|new_ALU|Add0~19  = CARRY((!\my_slc|d0|new_ALU|Add0~17 ) # (!\my_slc|d0|REG_FILE|Mux6~4_combout ))

	.dataa(\my_slc|d0|REG_FILE|Mux6~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|d0|new_ALU|Add0~17 ),
	.combout(\my_slc|d0|new_ALU|Add0~18_combout ),
	.cout(\my_slc|d0|new_ALU|Add0~19 ));
// synopsys translate_off
defparam \my_slc|d0|new_ALU|Add0~18 .lut_mask = 16'h5A5F;
defparam \my_slc|d0|new_ALU|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y11_N20
cycloneive_lcell_comb \my_slc|d0|ADDR2_MUX|Mux6~0 (
// Equation(s):
// \my_slc|d0|ADDR2_MUX|Mux6~0_combout  = (\my_slc|state_controller|State.S_21~q  & (((\my_slc|d0|IR_REG|DataOut [9])))) # (!\my_slc|state_controller|State.S_21~q  & ((\my_slc|d0|MAR_REG|DataOut[3]~0_combout  & (\my_slc|d0|IR_REG|DataOut [8])) # 
// (!\my_slc|d0|MAR_REG|DataOut[3]~0_combout  & ((\my_slc|d0|IR_REG|DataOut [9])))))

	.dataa(\my_slc|state_controller|State.S_21~q ),
	.datab(\my_slc|d0|IR_REG|DataOut [8]),
	.datac(\my_slc|d0|IR_REG|DataOut [9]),
	.datad(\my_slc|d0|MAR_REG|DataOut[3]~0_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|ADDR2_MUX|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|ADDR2_MUX|Mux6~0 .lut_mask = 16'hE4F0;
defparam \my_slc|d0|ADDR2_MUX|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y11_N18
cycloneive_lcell_comb \my_slc|d0|ADDR2_MUX|Mux6~1 (
// Equation(s):
// \my_slc|d0|ADDR2_MUX|Mux6~1_combout  = (\my_slc|d0|ADDR2_MUX|Mux9~0_combout ) # ((\my_slc|d0|ADDR2_MUX|Mux6~0_combout  & ((\my_slc|state_controller|State.S_22~q ) # (\my_slc|state_controller|State.S_21~q ))))

	.dataa(\my_slc|state_controller|State.S_22~q ),
	.datab(\my_slc|d0|ADDR2_MUX|Mux9~0_combout ),
	.datac(\my_slc|state_controller|State.S_21~q ),
	.datad(\my_slc|d0|ADDR2_MUX|Mux6~0_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|ADDR2_MUX|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|ADDR2_MUX|Mux6~1 .lut_mask = 16'hFECC;
defparam \my_slc|d0|ADDR2_MUX|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y10_N28
cycloneive_lcell_comb \my_slc|d0|ADDR1_MUX|Output[9]~12 (
// Equation(s):
// \my_slc|d0|ADDR1_MUX|Output[9]~12_combout  = (\my_slc|state_controller|WideOr26~0_combout  & (\my_slc|d0|PC_REG|DataOut [9])) # (!\my_slc|state_controller|WideOr26~0_combout  & ((\my_slc|d0|REG_FILE|Mux6~4_combout )))

	.dataa(\my_slc|d0|PC_REG|DataOut [9]),
	.datab(gnd),
	.datac(\my_slc|state_controller|WideOr26~0_combout ),
	.datad(\my_slc|d0|REG_FILE|Mux6~4_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|ADDR1_MUX|Output[9]~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|ADDR1_MUX|Output[9]~12 .lut_mask = 16'hAFA0;
defparam \my_slc|d0|ADDR1_MUX|Output[9]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y9_N14
cycloneive_lcell_comb \my_slc|d0|ADDR1_MUX|Output[8]~11 (
// Equation(s):
// \my_slc|d0|ADDR1_MUX|Output[8]~11_combout  = (\my_slc|state_controller|WideOr26~0_combout  & (\my_slc|d0|PC_REG|DataOut [8])) # (!\my_slc|state_controller|WideOr26~0_combout  & ((\my_slc|d0|REG_FILE|Mux7~4_combout )))

	.dataa(\my_slc|state_controller|WideOr26~0_combout ),
	.datab(\my_slc|d0|PC_REG|DataOut [8]),
	.datac(gnd),
	.datad(\my_slc|d0|REG_FILE|Mux7~4_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|ADDR1_MUX|Output[8]~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|ADDR1_MUX|Output[8]~11 .lut_mask = 16'hDD88;
defparam \my_slc|d0|ADDR1_MUX|Output[8]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y11_N2
cycloneive_lcell_comb \my_slc|d0|ADDR2_MUX|Mux7~0 (
// Equation(s):
// \my_slc|d0|ADDR2_MUX|Mux7~0_combout  = (\my_slc|d0|ADDR2_MUX|Mux9~0_combout ) # ((\my_slc|d0|IR_REG|DataOut [8] & ((\my_slc|state_controller|State.S_21~q ) # (\my_slc|state_controller|State.S_22~q ))))

	.dataa(\my_slc|state_controller|State.S_21~q ),
	.datab(\my_slc|d0|IR_REG|DataOut [8]),
	.datac(\my_slc|d0|ADDR2_MUX|Mux9~0_combout ),
	.datad(\my_slc|state_controller|State.S_22~q ),
	.cin(gnd),
	.combout(\my_slc|d0|ADDR2_MUX|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|ADDR2_MUX|Mux7~0 .lut_mask = 16'hFCF8;
defparam \my_slc|d0|ADDR2_MUX|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y9_N16
cycloneive_lcell_comb \my_slc|d0|ADDER_OUTPUT[8]~16 (
// Equation(s):
// \my_slc|d0|ADDER_OUTPUT[8]~16_combout  = ((\my_slc|d0|ADDR1_MUX|Output[8]~11_combout  $ (\my_slc|d0|ADDR2_MUX|Mux7~0_combout  $ (!\my_slc|d0|ADDER_OUTPUT[7]~15 )))) # (GND)
// \my_slc|d0|ADDER_OUTPUT[8]~17  = CARRY((\my_slc|d0|ADDR1_MUX|Output[8]~11_combout  & ((\my_slc|d0|ADDR2_MUX|Mux7~0_combout ) # (!\my_slc|d0|ADDER_OUTPUT[7]~15 ))) # (!\my_slc|d0|ADDR1_MUX|Output[8]~11_combout  & (\my_slc|d0|ADDR2_MUX|Mux7~0_combout  & 
// !\my_slc|d0|ADDER_OUTPUT[7]~15 )))

	.dataa(\my_slc|d0|ADDR1_MUX|Output[8]~11_combout ),
	.datab(\my_slc|d0|ADDR2_MUX|Mux7~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|d0|ADDER_OUTPUT[7]~15 ),
	.combout(\my_slc|d0|ADDER_OUTPUT[8]~16_combout ),
	.cout(\my_slc|d0|ADDER_OUTPUT[8]~17 ));
// synopsys translate_off
defparam \my_slc|d0|ADDER_OUTPUT[8]~16 .lut_mask = 16'h698E;
defparam \my_slc|d0|ADDER_OUTPUT[8]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y9_N18
cycloneive_lcell_comb \my_slc|d0|ADDER_OUTPUT[9]~18 (
// Equation(s):
// \my_slc|d0|ADDER_OUTPUT[9]~18_combout  = (\my_slc|d0|ADDR2_MUX|Mux6~1_combout  & ((\my_slc|d0|ADDR1_MUX|Output[9]~12_combout  & (\my_slc|d0|ADDER_OUTPUT[8]~17  & VCC)) # (!\my_slc|d0|ADDR1_MUX|Output[9]~12_combout  & (!\my_slc|d0|ADDER_OUTPUT[8]~17 )))) # 
// (!\my_slc|d0|ADDR2_MUX|Mux6~1_combout  & ((\my_slc|d0|ADDR1_MUX|Output[9]~12_combout  & (!\my_slc|d0|ADDER_OUTPUT[8]~17 )) # (!\my_slc|d0|ADDR1_MUX|Output[9]~12_combout  & ((\my_slc|d0|ADDER_OUTPUT[8]~17 ) # (GND)))))
// \my_slc|d0|ADDER_OUTPUT[9]~19  = CARRY((\my_slc|d0|ADDR2_MUX|Mux6~1_combout  & (!\my_slc|d0|ADDR1_MUX|Output[9]~12_combout  & !\my_slc|d0|ADDER_OUTPUT[8]~17 )) # (!\my_slc|d0|ADDR2_MUX|Mux6~1_combout  & ((!\my_slc|d0|ADDER_OUTPUT[8]~17 ) # 
// (!\my_slc|d0|ADDR1_MUX|Output[9]~12_combout ))))

	.dataa(\my_slc|d0|ADDR2_MUX|Mux6~1_combout ),
	.datab(\my_slc|d0|ADDR1_MUX|Output[9]~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|d0|ADDER_OUTPUT[8]~17 ),
	.combout(\my_slc|d0|ADDER_OUTPUT[9]~18_combout ),
	.cout(\my_slc|d0|ADDER_OUTPUT[9]~19 ));
// synopsys translate_off
defparam \my_slc|d0|ADDER_OUTPUT[9]~18 .lut_mask = 16'h9617;
defparam \my_slc|d0|ADDER_OUTPUT[9]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y7_N6
cycloneive_lcell_comb \my_slc|d0|Gates|Mux6~1 (
// Equation(s):
// \my_slc|d0|Gates|Mux6~1_combout  = (!\my_slc|state_controller|State.S_04~q  & (!\my_slc|state_controller|GateMDR~combout  & (!\my_slc|state_controller|State.S_18~q  & \my_slc|d0|ADDER_OUTPUT[9]~18_combout )))

	.dataa(\my_slc|state_controller|State.S_04~q ),
	.datab(\my_slc|state_controller|GateMDR~combout ),
	.datac(\my_slc|state_controller|State.S_18~q ),
	.datad(\my_slc|d0|ADDER_OUTPUT[9]~18_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|Gates|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|Gates|Mux6~1 .lut_mask = 16'h0100;
defparam \my_slc|d0|Gates|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y7_N8
cycloneive_lcell_comb \my_slc|d0|Gates|Mux6~2 (
// Equation(s):
// \my_slc|d0|Gates|Mux6~2_combout  = (\my_slc|d0|Gates|Mux3~3_combout  & ((\my_slc|d0|Gates|Mux3~2_combout  & (\my_slc|d0|new_ALU|Add0~18_combout )) # (!\my_slc|d0|Gates|Mux3~2_combout  & ((\my_slc|d0|Gates|Mux6~1_combout ))))) # 
// (!\my_slc|d0|Gates|Mux3~3_combout  & (!\my_slc|d0|Gates|Mux3~2_combout ))

	.dataa(\my_slc|d0|Gates|Mux3~3_combout ),
	.datab(\my_slc|d0|Gates|Mux3~2_combout ),
	.datac(\my_slc|d0|new_ALU|Add0~18_combout ),
	.datad(\my_slc|d0|Gates|Mux6~1_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|Gates|Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|Gates|Mux6~2 .lut_mask = 16'hB391;
defparam \my_slc|d0|Gates|Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y7_N2
cycloneive_lcell_comb \my_slc|d0|Gates|Mux6~3 (
// Equation(s):
// \my_slc|d0|Gates|Mux6~3_combout  = \my_slc|d0|Gates|Mux6~2_combout  $ (((\my_slc|d0|Gates|Mux3~0_combout  & (\my_slc|state_controller|ALUK [1] & \my_slc|d0|REG_FILE|Mux6~4_combout ))))

	.dataa(\my_slc|d0|Gates|Mux3~0_combout ),
	.datab(\my_slc|state_controller|ALUK [1]),
	.datac(\my_slc|d0|Gates|Mux6~2_combout ),
	.datad(\my_slc|d0|REG_FILE|Mux6~4_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|Gates|Mux6~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|Gates|Mux6~3 .lut_mask = 16'h78F0;
defparam \my_slc|d0|Gates|Mux6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y7_N30
cycloneive_lcell_comb \my_slc|d0|MDR_REG|DataOut[9]~6 (
// Equation(s):
// \my_slc|d0|MDR_REG|DataOut[9]~6_combout  = (\my_slc|d0|Gates|Mux13~10_combout  & ((\my_slc|d0|Gates|Mux6~3_combout ))) # (!\my_slc|d0|Gates|Mux13~10_combout  & (\my_slc|d0|Gates|Mux6~0_combout ))

	.dataa(\my_slc|d0|Gates|Mux13~10_combout ),
	.datab(\my_slc|d0|Gates|Mux6~0_combout ),
	.datac(gnd),
	.datad(\my_slc|d0|Gates|Mux6~3_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|MDR_REG|DataOut[9]~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MDR_REG|DataOut[9]~6 .lut_mask = 16'hEE44;
defparam \my_slc|d0|MDR_REG|DataOut[9]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y7_N20
cycloneive_lcell_comb \my_slc|d0|MAR_REG|DataOut~11 (
// Equation(s):
// \my_slc|d0|MAR_REG|DataOut~11_combout  = (\my_slc|d0|MDR_REG|DataOut[9]~6_combout  & \Reset~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|d0|MDR_REG|DataOut[9]~6_combout ),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\my_slc|d0|MAR_REG|DataOut~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MAR_REG|DataOut~11 .lut_mask = 16'hF000;
defparam \my_slc|d0|MAR_REG|DataOut~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y7_N31
dffeas \my_slc|d0|IR_REG|DataOut[9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MAR_REG|DataOut~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|IR_REG|DataOut[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|IR_REG|DataOut [9]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|IR_REG|DataOut[9] .is_wysiwyg = "true";
defparam \my_slc|d0|IR_REG|DataOut[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y7_N0
cycloneive_lcell_comb \my_slc|d0|SR1_MUX|Output[0]~0 (
// Equation(s):
// \my_slc|d0|SR1_MUX|Output[0]~0_combout  = (\my_slc|state_controller|WideOr26~0_combout  & ((\my_slc|state_controller|WideOr23~0_combout  & ((\my_slc|d0|IR_REG|DataOut [9]))) # (!\my_slc|state_controller|WideOr23~0_combout  & (\my_slc|d0|IR_REG|DataOut 
// [6])))) # (!\my_slc|state_controller|WideOr26~0_combout  & (\my_slc|d0|IR_REG|DataOut [6]))

	.dataa(\my_slc|d0|IR_REG|DataOut [6]),
	.datab(\my_slc|state_controller|WideOr26~0_combout ),
	.datac(\my_slc|d0|IR_REG|DataOut [9]),
	.datad(\my_slc|state_controller|WideOr23~0_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|SR1_MUX|Output[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|SR1_MUX|Output[0]~0 .lut_mask = 16'hE2AA;
defparam \my_slc|d0|SR1_MUX|Output[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y10_N2
cycloneive_lcell_comb \my_slc|d0|REG_FILE|regout~54 (
// Equation(s):
// \my_slc|d0|REG_FILE|regout~54_combout  = (\my_slc|d0|MDR_REG|DataOut[10]~7_combout  & ((\my_slc|state_controller|WideOr24~0_combout ) # (\my_slc|state_controller|State.S_04~q )))

	.dataa(\my_slc|state_controller|WideOr24~0_combout ),
	.datab(\my_slc|state_controller|State.S_04~q ),
	.datac(gnd),
	.datad(\my_slc|d0|MDR_REG|DataOut[10]~7_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|regout~54_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|regout~54 .lut_mask = 16'hEE00;
defparam \my_slc|d0|REG_FILE|regout~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y10_N1
dffeas \my_slc|d0|REG_FILE|regout[5][10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|REG_FILE|regout~54_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|REG_FILE|regout~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|REG_FILE|regout[5][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|regout[5][10] .is_wysiwyg = "true";
defparam \my_slc|d0|REG_FILE|regout[5][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y10_N11
dffeas \my_slc|d0|REG_FILE|regout[7][10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|REG_FILE|regout~54_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|REG_FILE|regout~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|REG_FILE|regout[7][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|regout[7][10] .is_wysiwyg = "true";
defparam \my_slc|d0|REG_FILE|regout[7][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y10_N30
cycloneive_lcell_comb \my_slc|d0|REG_FILE|regout[6][10]~feeder (
// Equation(s):
// \my_slc|d0|REG_FILE|regout[6][10]~feeder_combout  = \my_slc|d0|REG_FILE|regout~54_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|d0|REG_FILE|regout~54_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|regout[6][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|regout[6][10]~feeder .lut_mask = 16'hF0F0;
defparam \my_slc|d0|REG_FILE|regout[6][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y10_N31
dffeas \my_slc|d0|REG_FILE|regout[6][10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|REG_FILE|regout[6][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|REG_FILE|regout~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|REG_FILE|regout[6][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|regout[6][10] .is_wysiwyg = "true";
defparam \my_slc|d0|REG_FILE|regout[6][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y10_N15
dffeas \my_slc|d0|REG_FILE|regout[4][10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|REG_FILE|regout~54_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|REG_FILE|regout~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|REG_FILE|regout[4][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|regout[4][10] .is_wysiwyg = "true";
defparam \my_slc|d0|REG_FILE|regout[4][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y10_N14
cycloneive_lcell_comb \my_slc|d0|REG_FILE|Mux5~0 (
// Equation(s):
// \my_slc|d0|REG_FILE|Mux5~0_combout  = (\my_slc|d0|SR1_MUX|Output[0]~0_combout  & (((\my_slc|d0|SR1_MUX|Output[1]~1_combout )))) # (!\my_slc|d0|SR1_MUX|Output[0]~0_combout  & ((\my_slc|d0|SR1_MUX|Output[1]~1_combout  & (\my_slc|d0|REG_FILE|regout[6][10]~q 
// )) # (!\my_slc|d0|SR1_MUX|Output[1]~1_combout  & ((\my_slc|d0|REG_FILE|regout[4][10]~q )))))

	.dataa(\my_slc|d0|SR1_MUX|Output[0]~0_combout ),
	.datab(\my_slc|d0|REG_FILE|regout[6][10]~q ),
	.datac(\my_slc|d0|REG_FILE|regout[4][10]~q ),
	.datad(\my_slc|d0|SR1_MUX|Output[1]~1_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|Mux5~0 .lut_mask = 16'hEE50;
defparam \my_slc|d0|REG_FILE|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y10_N10
cycloneive_lcell_comb \my_slc|d0|REG_FILE|Mux5~1 (
// Equation(s):
// \my_slc|d0|REG_FILE|Mux5~1_combout  = (\my_slc|d0|SR1_MUX|Output[0]~0_combout  & ((\my_slc|d0|REG_FILE|Mux5~0_combout  & ((\my_slc|d0|REG_FILE|regout[7][10]~q ))) # (!\my_slc|d0|REG_FILE|Mux5~0_combout  & (\my_slc|d0|REG_FILE|regout[5][10]~q )))) # 
// (!\my_slc|d0|SR1_MUX|Output[0]~0_combout  & (((\my_slc|d0|REG_FILE|Mux5~0_combout ))))

	.dataa(\my_slc|d0|SR1_MUX|Output[0]~0_combout ),
	.datab(\my_slc|d0|REG_FILE|regout[5][10]~q ),
	.datac(\my_slc|d0|REG_FILE|regout[7][10]~q ),
	.datad(\my_slc|d0|REG_FILE|Mux5~0_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|Mux5~1 .lut_mask = 16'hF588;
defparam \my_slc|d0|REG_FILE|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y10_N3
dffeas \my_slc|d0|REG_FILE|regout[3][10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|REG_FILE|regout~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|REG_FILE|regout~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|REG_FILE|regout[3][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|regout[3][10] .is_wysiwyg = "true";
defparam \my_slc|d0|REG_FILE|regout[3][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y10_N1
dffeas \my_slc|d0|REG_FILE|regout[2][10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|REG_FILE|regout~54_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|REG_FILE|regout~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|REG_FILE|regout[2][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|regout[2][10] .is_wysiwyg = "true";
defparam \my_slc|d0|REG_FILE|regout[2][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y10_N16
cycloneive_lcell_comb \my_slc|d0|REG_FILE|regout[1][10]~feeder (
// Equation(s):
// \my_slc|d0|REG_FILE|regout[1][10]~feeder_combout  = \my_slc|d0|REG_FILE|regout~54_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|d0|REG_FILE|regout~54_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|regout[1][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|regout[1][10]~feeder .lut_mask = 16'hF0F0;
defparam \my_slc|d0|REG_FILE|regout[1][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y10_N17
dffeas \my_slc|d0|REG_FILE|regout[1][10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|REG_FILE|regout[1][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|REG_FILE|regout~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|REG_FILE|regout[1][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|regout[1][10] .is_wysiwyg = "true";
defparam \my_slc|d0|REG_FILE|regout[1][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y10_N27
dffeas \my_slc|d0|REG_FILE|regout[0][10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|REG_FILE|regout~54_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|REG_FILE|regout~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|REG_FILE|regout[0][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|regout[0][10] .is_wysiwyg = "true";
defparam \my_slc|d0|REG_FILE|regout[0][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y10_N26
cycloneive_lcell_comb \my_slc|d0|REG_FILE|Mux5~2 (
// Equation(s):
// \my_slc|d0|REG_FILE|Mux5~2_combout  = (\my_slc|d0|SR1_MUX|Output[1]~1_combout  & (((\my_slc|d0|SR1_MUX|Output[0]~0_combout )))) # (!\my_slc|d0|SR1_MUX|Output[1]~1_combout  & ((\my_slc|d0|SR1_MUX|Output[0]~0_combout  & (\my_slc|d0|REG_FILE|regout[1][10]~q 
// )) # (!\my_slc|d0|SR1_MUX|Output[0]~0_combout  & ((\my_slc|d0|REG_FILE|regout[0][10]~q )))))

	.dataa(\my_slc|d0|REG_FILE|regout[1][10]~q ),
	.datab(\my_slc|d0|SR1_MUX|Output[1]~1_combout ),
	.datac(\my_slc|d0|REG_FILE|regout[0][10]~q ),
	.datad(\my_slc|d0|SR1_MUX|Output[0]~0_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|Mux5~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|Mux5~2 .lut_mask = 16'hEE30;
defparam \my_slc|d0|REG_FILE|Mux5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y10_N0
cycloneive_lcell_comb \my_slc|d0|REG_FILE|Mux5~3 (
// Equation(s):
// \my_slc|d0|REG_FILE|Mux5~3_combout  = (\my_slc|d0|SR1_MUX|Output[1]~1_combout  & ((\my_slc|d0|REG_FILE|Mux5~2_combout  & (\my_slc|d0|REG_FILE|regout[3][10]~q )) # (!\my_slc|d0|REG_FILE|Mux5~2_combout  & ((\my_slc|d0|REG_FILE|regout[2][10]~q ))))) # 
// (!\my_slc|d0|SR1_MUX|Output[1]~1_combout  & (((\my_slc|d0|REG_FILE|Mux5~2_combout ))))

	.dataa(\my_slc|d0|REG_FILE|regout[3][10]~q ),
	.datab(\my_slc|d0|SR1_MUX|Output[1]~1_combout ),
	.datac(\my_slc|d0|REG_FILE|regout[2][10]~q ),
	.datad(\my_slc|d0|REG_FILE|Mux5~2_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|Mux5~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|Mux5~3 .lut_mask = 16'hBBC0;
defparam \my_slc|d0|REG_FILE|Mux5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y10_N2
cycloneive_lcell_comb \my_slc|d0|REG_FILE|Mux5~4 (
// Equation(s):
// \my_slc|d0|REG_FILE|Mux5~4_combout  = (\my_slc|d0|SR1_MUX|Output[2]~2_combout  & (\my_slc|d0|REG_FILE|Mux5~1_combout )) # (!\my_slc|d0|SR1_MUX|Output[2]~2_combout  & ((\my_slc|d0|REG_FILE|Mux5~3_combout )))

	.dataa(\my_slc|d0|REG_FILE|Mux5~1_combout ),
	.datab(\my_slc|d0|SR1_MUX|Output[2]~2_combout ),
	.datac(gnd),
	.datad(\my_slc|d0|REG_FILE|Mux5~3_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|Mux5~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|Mux5~4 .lut_mask = 16'hBB88;
defparam \my_slc|d0|REG_FILE|Mux5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y8_N20
cycloneive_lcell_comb \my_slc|d0|new_ALU|Add0~20 (
// Equation(s):
// \my_slc|d0|new_ALU|Add0~20_combout  = (\my_slc|d0|REG_FILE|Mux5~4_combout  & (\my_slc|d0|new_ALU|Add0~19  $ (GND))) # (!\my_slc|d0|REG_FILE|Mux5~4_combout  & (!\my_slc|d0|new_ALU|Add0~19  & VCC))
// \my_slc|d0|new_ALU|Add0~21  = CARRY((\my_slc|d0|REG_FILE|Mux5~4_combout  & !\my_slc|d0|new_ALU|Add0~19 ))

	.dataa(\my_slc|d0|REG_FILE|Mux5~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|d0|new_ALU|Add0~19 ),
	.combout(\my_slc|d0|new_ALU|Add0~20_combout ),
	.cout(\my_slc|d0|new_ALU|Add0~21 ));
// synopsys translate_off
defparam \my_slc|d0|new_ALU|Add0~20 .lut_mask = 16'hA50A;
defparam \my_slc|d0|new_ALU|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X76_Y10_N16
cycloneive_lcell_comb \my_slc|d0|ADDR1_MUX|Output[10]~13 (
// Equation(s):
// \my_slc|d0|ADDR1_MUX|Output[10]~13_combout  = (\my_slc|state_controller|WideOr26~0_combout  & (\my_slc|d0|PC_REG|DataOut [10])) # (!\my_slc|state_controller|WideOr26~0_combout  & ((\my_slc|d0|REG_FILE|Mux5~4_combout )))

	.dataa(\my_slc|state_controller|WideOr26~0_combout ),
	.datab(\my_slc|d0|PC_REG|DataOut [10]),
	.datac(gnd),
	.datad(\my_slc|d0|REG_FILE|Mux5~4_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|ADDR1_MUX|Output[10]~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|ADDR1_MUX|Output[10]~13 .lut_mask = 16'hDD88;
defparam \my_slc|d0|ADDR1_MUX|Output[10]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y11_N16
cycloneive_lcell_comb \my_slc|d0|ADDR2_MUX|Mux0~0 (
// Equation(s):
// \my_slc|d0|ADDR2_MUX|Mux0~0_combout  = (\my_slc|state_controller|State.S_21~q  & (((\my_slc|d0|IR_REG|DataOut [10])))) # (!\my_slc|state_controller|State.S_21~q  & ((\my_slc|d0|MAR_REG|DataOut[3]~0_combout  & (\my_slc|d0|IR_REG|DataOut [8])) # 
// (!\my_slc|d0|MAR_REG|DataOut[3]~0_combout  & ((\my_slc|d0|IR_REG|DataOut [10])))))

	.dataa(\my_slc|state_controller|State.S_21~q ),
	.datab(\my_slc|d0|IR_REG|DataOut [8]),
	.datac(\my_slc|d0|IR_REG|DataOut [10]),
	.datad(\my_slc|d0|MAR_REG|DataOut[3]~0_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|ADDR2_MUX|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|ADDR2_MUX|Mux0~0 .lut_mask = 16'hE4F0;
defparam \my_slc|d0|ADDR2_MUX|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y11_N26
cycloneive_lcell_comb \my_slc|d0|ADDR2_MUX|Mux0~1 (
// Equation(s):
// \my_slc|d0|ADDR2_MUX|Mux0~1_combout  = (\my_slc|d0|ADDR2_MUX|Mux9~0_combout ) # ((\my_slc|d0|ADDR2_MUX|Mux0~0_combout  & ((\my_slc|state_controller|State.S_22~q ) # (\my_slc|state_controller|State.S_21~q ))))

	.dataa(\my_slc|state_controller|State.S_22~q ),
	.datab(\my_slc|state_controller|State.S_21~q ),
	.datac(\my_slc|d0|ADDR2_MUX|Mux9~0_combout ),
	.datad(\my_slc|d0|ADDR2_MUX|Mux0~0_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|ADDR2_MUX|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|ADDR2_MUX|Mux0~1 .lut_mask = 16'hFEF0;
defparam \my_slc|d0|ADDR2_MUX|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y9_N20
cycloneive_lcell_comb \my_slc|d0|ADDER_OUTPUT[10]~20 (
// Equation(s):
// \my_slc|d0|ADDER_OUTPUT[10]~20_combout  = ((\my_slc|d0|ADDR1_MUX|Output[10]~13_combout  $ (\my_slc|d0|ADDR2_MUX|Mux0~1_combout  $ (!\my_slc|d0|ADDER_OUTPUT[9]~19 )))) # (GND)
// \my_slc|d0|ADDER_OUTPUT[10]~21  = CARRY((\my_slc|d0|ADDR1_MUX|Output[10]~13_combout  & ((\my_slc|d0|ADDR2_MUX|Mux0~1_combout ) # (!\my_slc|d0|ADDER_OUTPUT[9]~19 ))) # (!\my_slc|d0|ADDR1_MUX|Output[10]~13_combout  & (\my_slc|d0|ADDR2_MUX|Mux0~1_combout  & 
// !\my_slc|d0|ADDER_OUTPUT[9]~19 )))

	.dataa(\my_slc|d0|ADDR1_MUX|Output[10]~13_combout ),
	.datab(\my_slc|d0|ADDR2_MUX|Mux0~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|d0|ADDER_OUTPUT[9]~19 ),
	.combout(\my_slc|d0|ADDER_OUTPUT[10]~20_combout ),
	.cout(\my_slc|d0|ADDER_OUTPUT[10]~21 ));
// synopsys translate_off
defparam \my_slc|d0|ADDER_OUTPUT[10]~20 .lut_mask = 16'h698E;
defparam \my_slc|d0|ADDER_OUTPUT[10]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y7_N18
cycloneive_lcell_comb \my_slc|d0|Gates|Mux5~1 (
// Equation(s):
// \my_slc|d0|Gates|Mux5~1_combout  = (!\my_slc|state_controller|State.S_04~q  & (!\my_slc|state_controller|GateMDR~combout  & (!\my_slc|state_controller|State.S_18~q  & \my_slc|d0|ADDER_OUTPUT[10]~20_combout )))

	.dataa(\my_slc|state_controller|State.S_04~q ),
	.datab(\my_slc|state_controller|GateMDR~combout ),
	.datac(\my_slc|state_controller|State.S_18~q ),
	.datad(\my_slc|d0|ADDER_OUTPUT[10]~20_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|Gates|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|Gates|Mux5~1 .lut_mask = 16'h0100;
defparam \my_slc|d0|Gates|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y7_N28
cycloneive_lcell_comb \my_slc|d0|Gates|Mux5~2 (
// Equation(s):
// \my_slc|d0|Gates|Mux5~2_combout  = (\my_slc|d0|Gates|Mux3~3_combout  & ((\my_slc|d0|Gates|Mux3~2_combout  & (\my_slc|d0|new_ALU|Add0~20_combout )) # (!\my_slc|d0|Gates|Mux3~2_combout  & ((\my_slc|d0|Gates|Mux5~1_combout ))))) # 
// (!\my_slc|d0|Gates|Mux3~3_combout  & (!\my_slc|d0|Gates|Mux3~2_combout ))

	.dataa(\my_slc|d0|Gates|Mux3~3_combout ),
	.datab(\my_slc|d0|Gates|Mux3~2_combout ),
	.datac(\my_slc|d0|new_ALU|Add0~20_combout ),
	.datad(\my_slc|d0|Gates|Mux5~1_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|Gates|Mux5~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|Gates|Mux5~2 .lut_mask = 16'hB391;
defparam \my_slc|d0|Gates|Mux5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y7_N10
cycloneive_lcell_comb \my_slc|d0|Gates|Mux5~3 (
// Equation(s):
// \my_slc|d0|Gates|Mux5~3_combout  = \my_slc|d0|Gates|Mux5~2_combout  $ (((\my_slc|d0|Gates|Mux3~0_combout  & (\my_slc|state_controller|ALUK [1] & \my_slc|d0|REG_FILE|Mux5~4_combout ))))

	.dataa(\my_slc|d0|Gates|Mux3~0_combout ),
	.datab(\my_slc|state_controller|ALUK [1]),
	.datac(\my_slc|d0|REG_FILE|Mux5~4_combout ),
	.datad(\my_slc|d0|Gates|Mux5~2_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|Gates|Mux5~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|Gates|Mux5~3 .lut_mask = 16'h7F80;
defparam \my_slc|d0|Gates|Mux5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y7_N24
cycloneive_lcell_comb \my_slc|d0|MDR_REG|DataOut[10]~7 (
// Equation(s):
// \my_slc|d0|MDR_REG|DataOut[10]~7_combout  = (\my_slc|d0|Gates|Mux13~10_combout  & ((\my_slc|d0|Gates|Mux5~3_combout ))) # (!\my_slc|d0|Gates|Mux13~10_combout  & (\my_slc|d0|Gates|Mux5~0_combout ))

	.dataa(\my_slc|d0|Gates|Mux13~10_combout ),
	.datab(\my_slc|d0|Gates|Mux5~0_combout ),
	.datac(gnd),
	.datad(\my_slc|d0|Gates|Mux5~3_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|MDR_REG|DataOut[10]~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MDR_REG|DataOut[10]~7 .lut_mask = 16'hEE44;
defparam \my_slc|d0|MDR_REG|DataOut[10]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y7_N26
cycloneive_lcell_comb \my_slc|d0|MAR_REG|DataOut~12 (
// Equation(s):
// \my_slc|d0|MAR_REG|DataOut~12_combout  = (\Reset~input_o  & \my_slc|d0|MDR_REG|DataOut[10]~7_combout )

	.dataa(\Reset~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|d0|MDR_REG|DataOut[10]~7_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|MAR_REG|DataOut~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MAR_REG|DataOut~12 .lut_mask = 16'hAA00;
defparam \my_slc|d0|MAR_REG|DataOut~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y7_N27
dffeas \my_slc|d0|IR_REG|DataOut[10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|MAR_REG|DataOut~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|IR_REG|DataOut[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|IR_REG|DataOut [10]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|IR_REG|DataOut[10] .is_wysiwyg = "true";
defparam \my_slc|d0|IR_REG|DataOut[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y8_N2
cycloneive_lcell_comb \my_slc|d0|REG_FILE|regout~38 (
// Equation(s):
// \my_slc|d0|REG_FILE|regout~38_combout  = (\my_slc|state_controller|State.S_04~q  & ((\my_slc|d0|IR_REG|DataOut [11]) # ((\my_slc|d0|IR_REG|DataOut [10] & \my_slc|d0|IR_REG|DataOut [9])))) # (!\my_slc|state_controller|State.S_04~q  & 
// (\my_slc|d0|IR_REG|DataOut [10] & (\my_slc|d0|IR_REG|DataOut [9])))

	.dataa(\my_slc|state_controller|State.S_04~q ),
	.datab(\my_slc|d0|IR_REG|DataOut [10]),
	.datac(\my_slc|d0|IR_REG|DataOut [9]),
	.datad(\my_slc|d0|IR_REG|DataOut [11]),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|regout~38_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|regout~38 .lut_mask = 16'hEAC0;
defparam \my_slc|d0|REG_FILE|regout~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y8_N28
cycloneive_lcell_comb \my_slc|d0|REG_FILE|regout~39 (
// Equation(s):
// \my_slc|d0|REG_FILE|regout~39_combout  = (\my_slc|state_controller|WideOr24~combout  & (\my_slc|d0|IR_REG|DataOut [11] & (\my_slc|d0|REG_FILE|regout~38_combout ))) # (!\my_slc|state_controller|WideOr24~combout  & (((!\Reset~input_o ))))

	.dataa(\my_slc|d0|IR_REG|DataOut [11]),
	.datab(\my_slc|d0|REG_FILE|regout~38_combout ),
	.datac(\Reset~input_o ),
	.datad(\my_slc|state_controller|WideOr24~combout ),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|regout~39_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|regout~39 .lut_mask = 16'h880F;
defparam \my_slc|d0|REG_FILE|regout~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y10_N3
dffeas \my_slc|d0|REG_FILE|regout[7][11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|REG_FILE|regout~55_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|REG_FILE|regout~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|REG_FILE|regout[7][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|regout[7][11] .is_wysiwyg = "true";
defparam \my_slc|d0|REG_FILE|regout[7][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y10_N21
dffeas \my_slc|d0|REG_FILE|regout[5][11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|REG_FILE|regout~55_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|REG_FILE|regout~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|REG_FILE|regout[5][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|regout[5][11] .is_wysiwyg = "true";
defparam \my_slc|d0|REG_FILE|regout[5][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y10_N24
cycloneive_lcell_comb \my_slc|d0|REG_FILE|regout[6][11]~feeder (
// Equation(s):
// \my_slc|d0|REG_FILE|regout[6][11]~feeder_combout  = \my_slc|d0|REG_FILE|regout~55_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|d0|REG_FILE|regout~55_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|regout[6][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|regout[6][11]~feeder .lut_mask = 16'hF0F0;
defparam \my_slc|d0|REG_FILE|regout[6][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y10_N25
dffeas \my_slc|d0|REG_FILE|regout[6][11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|REG_FILE|regout[6][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|REG_FILE|regout~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|REG_FILE|regout[6][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|regout[6][11] .is_wysiwyg = "true";
defparam \my_slc|d0|REG_FILE|regout[6][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y10_N9
dffeas \my_slc|d0|REG_FILE|regout[4][11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|REG_FILE|regout~55_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|REG_FILE|regout~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|REG_FILE|regout[4][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|regout[4][11] .is_wysiwyg = "true";
defparam \my_slc|d0|REG_FILE|regout[4][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y10_N8
cycloneive_lcell_comb \my_slc|d0|REG_FILE|Mux4~0 (
// Equation(s):
// \my_slc|d0|REG_FILE|Mux4~0_combout  = (\my_slc|d0|SR1_MUX|Output[0]~0_combout  & (((\my_slc|d0|SR1_MUX|Output[1]~1_combout )))) # (!\my_slc|d0|SR1_MUX|Output[0]~0_combout  & ((\my_slc|d0|SR1_MUX|Output[1]~1_combout  & (\my_slc|d0|REG_FILE|regout[6][11]~q 
// )) # (!\my_slc|d0|SR1_MUX|Output[1]~1_combout  & ((\my_slc|d0|REG_FILE|regout[4][11]~q )))))

	.dataa(\my_slc|d0|SR1_MUX|Output[0]~0_combout ),
	.datab(\my_slc|d0|REG_FILE|regout[6][11]~q ),
	.datac(\my_slc|d0|REG_FILE|regout[4][11]~q ),
	.datad(\my_slc|d0|SR1_MUX|Output[1]~1_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|Mux4~0 .lut_mask = 16'hEE50;
defparam \my_slc|d0|REG_FILE|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y10_N20
cycloneive_lcell_comb \my_slc|d0|REG_FILE|Mux4~1 (
// Equation(s):
// \my_slc|d0|REG_FILE|Mux4~1_combout  = (\my_slc|d0|SR1_MUX|Output[0]~0_combout  & ((\my_slc|d0|REG_FILE|Mux4~0_combout  & (\my_slc|d0|REG_FILE|regout[7][11]~q )) # (!\my_slc|d0|REG_FILE|Mux4~0_combout  & ((\my_slc|d0|REG_FILE|regout[5][11]~q ))))) # 
// (!\my_slc|d0|SR1_MUX|Output[0]~0_combout  & (((\my_slc|d0|REG_FILE|Mux4~0_combout ))))

	.dataa(\my_slc|d0|REG_FILE|regout[7][11]~q ),
	.datab(\my_slc|d0|SR1_MUX|Output[0]~0_combout ),
	.datac(\my_slc|d0|REG_FILE|regout[5][11]~q ),
	.datad(\my_slc|d0|REG_FILE|Mux4~0_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|Mux4~1 .lut_mask = 16'hBBC0;
defparam \my_slc|d0|REG_FILE|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y10_N27
dffeas \my_slc|d0|REG_FILE|regout[3][11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|REG_FILE|regout~55_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|REG_FILE|regout~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|REG_FILE|regout[3][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|regout[3][11] .is_wysiwyg = "true";
defparam \my_slc|d0|REG_FILE|regout[3][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y10_N23
dffeas \my_slc|d0|REG_FILE|regout[2][11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|REG_FILE|regout~55_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|REG_FILE|regout~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|REG_FILE|regout[2][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|regout[2][11] .is_wysiwyg = "true";
defparam \my_slc|d0|REG_FILE|regout[2][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y10_N24
cycloneive_lcell_comb \my_slc|d0|REG_FILE|regout[1][11]~feeder (
// Equation(s):
// \my_slc|d0|REG_FILE|regout[1][11]~feeder_combout  = \my_slc|d0|REG_FILE|regout~55_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|d0|REG_FILE|regout~55_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|regout[1][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|regout[1][11]~feeder .lut_mask = 16'hF0F0;
defparam \my_slc|d0|REG_FILE|regout[1][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y10_N25
dffeas \my_slc|d0|REG_FILE|regout[1][11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|REG_FILE|regout[1][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|REG_FILE|regout~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|REG_FILE|regout[1][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|regout[1][11] .is_wysiwyg = "true";
defparam \my_slc|d0|REG_FILE|regout[1][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y10_N31
dffeas \my_slc|d0|REG_FILE|regout[0][11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|REG_FILE|regout~55_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|REG_FILE|regout~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|REG_FILE|regout[0][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|regout[0][11] .is_wysiwyg = "true";
defparam \my_slc|d0|REG_FILE|regout[0][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y10_N30
cycloneive_lcell_comb \my_slc|d0|REG_FILE|Mux4~2 (
// Equation(s):
// \my_slc|d0|REG_FILE|Mux4~2_combout  = (\my_slc|d0|SR1_MUX|Output[1]~1_combout  & (((\my_slc|d0|SR1_MUX|Output[0]~0_combout )))) # (!\my_slc|d0|SR1_MUX|Output[1]~1_combout  & ((\my_slc|d0|SR1_MUX|Output[0]~0_combout  & (\my_slc|d0|REG_FILE|regout[1][11]~q 
// )) # (!\my_slc|d0|SR1_MUX|Output[0]~0_combout  & ((\my_slc|d0|REG_FILE|regout[0][11]~q )))))

	.dataa(\my_slc|d0|REG_FILE|regout[1][11]~q ),
	.datab(\my_slc|d0|SR1_MUX|Output[1]~1_combout ),
	.datac(\my_slc|d0|REG_FILE|regout[0][11]~q ),
	.datad(\my_slc|d0|SR1_MUX|Output[0]~0_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|Mux4~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|Mux4~2 .lut_mask = 16'hEE30;
defparam \my_slc|d0|REG_FILE|Mux4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y10_N22
cycloneive_lcell_comb \my_slc|d0|REG_FILE|Mux4~3 (
// Equation(s):
// \my_slc|d0|REG_FILE|Mux4~3_combout  = (\my_slc|d0|SR1_MUX|Output[1]~1_combout  & ((\my_slc|d0|REG_FILE|Mux4~2_combout  & (\my_slc|d0|REG_FILE|regout[3][11]~q )) # (!\my_slc|d0|REG_FILE|Mux4~2_combout  & ((\my_slc|d0|REG_FILE|regout[2][11]~q ))))) # 
// (!\my_slc|d0|SR1_MUX|Output[1]~1_combout  & (((\my_slc|d0|REG_FILE|Mux4~2_combout ))))

	.dataa(\my_slc|d0|REG_FILE|regout[3][11]~q ),
	.datab(\my_slc|d0|SR1_MUX|Output[1]~1_combout ),
	.datac(\my_slc|d0|REG_FILE|regout[2][11]~q ),
	.datad(\my_slc|d0|REG_FILE|Mux4~2_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|Mux4~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|Mux4~3 .lut_mask = 16'hBBC0;
defparam \my_slc|d0|REG_FILE|Mux4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y10_N0
cycloneive_lcell_comb \my_slc|d0|REG_FILE|Mux4~4 (
// Equation(s):
// \my_slc|d0|REG_FILE|Mux4~4_combout  = (\my_slc|d0|SR1_MUX|Output[2]~2_combout  & (\my_slc|d0|REG_FILE|Mux4~1_combout )) # (!\my_slc|d0|SR1_MUX|Output[2]~2_combout  & ((\my_slc|d0|REG_FILE|Mux4~3_combout )))

	.dataa(\my_slc|d0|SR1_MUX|Output[2]~2_combout ),
	.datab(\my_slc|d0|REG_FILE|Mux4~1_combout ),
	.datac(gnd),
	.datad(\my_slc|d0|REG_FILE|Mux4~3_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|Mux4~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|Mux4~4 .lut_mask = 16'hDD88;
defparam \my_slc|d0|REG_FILE|Mux4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y10_N4
cycloneive_lcell_comb \my_slc|d0|ADDR1_MUX|Output[11]~14 (
// Equation(s):
// \my_slc|d0|ADDR1_MUX|Output[11]~14_combout  = (\my_slc|state_controller|WideOr26~0_combout  & (\my_slc|d0|PC_REG|DataOut [11])) # (!\my_slc|state_controller|WideOr26~0_combout  & ((\my_slc|d0|REG_FILE|Mux4~4_combout )))

	.dataa(\my_slc|d0|PC_REG|DataOut [11]),
	.datab(\my_slc|state_controller|WideOr26~0_combout ),
	.datac(gnd),
	.datad(\my_slc|d0|REG_FILE|Mux4~4_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|ADDR1_MUX|Output[11]~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|ADDR1_MUX|Output[11]~14 .lut_mask = 16'hBB88;
defparam \my_slc|d0|ADDR1_MUX|Output[11]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y9_N22
cycloneive_lcell_comb \my_slc|d0|ADDER_OUTPUT[11]~22 (
// Equation(s):
// \my_slc|d0|ADDER_OUTPUT[11]~22_combout  = (\my_slc|d0|ADDR1_MUX|Output[11]~14_combout  & ((\my_slc|d0|ADDR2_MUX|Mux0~1_combout  & (\my_slc|d0|ADDER_OUTPUT[10]~21  & VCC)) # (!\my_slc|d0|ADDR2_MUX|Mux0~1_combout  & (!\my_slc|d0|ADDER_OUTPUT[10]~21 )))) # 
// (!\my_slc|d0|ADDR1_MUX|Output[11]~14_combout  & ((\my_slc|d0|ADDR2_MUX|Mux0~1_combout  & (!\my_slc|d0|ADDER_OUTPUT[10]~21 )) # (!\my_slc|d0|ADDR2_MUX|Mux0~1_combout  & ((\my_slc|d0|ADDER_OUTPUT[10]~21 ) # (GND)))))
// \my_slc|d0|ADDER_OUTPUT[11]~23  = CARRY((\my_slc|d0|ADDR1_MUX|Output[11]~14_combout  & (!\my_slc|d0|ADDR2_MUX|Mux0~1_combout  & !\my_slc|d0|ADDER_OUTPUT[10]~21 )) # (!\my_slc|d0|ADDR1_MUX|Output[11]~14_combout  & ((!\my_slc|d0|ADDER_OUTPUT[10]~21 ) # 
// (!\my_slc|d0|ADDR2_MUX|Mux0~1_combout ))))

	.dataa(\my_slc|d0|ADDR1_MUX|Output[11]~14_combout ),
	.datab(\my_slc|d0|ADDR2_MUX|Mux0~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|d0|ADDER_OUTPUT[10]~21 ),
	.combout(\my_slc|d0|ADDER_OUTPUT[11]~22_combout ),
	.cout(\my_slc|d0|ADDER_OUTPUT[11]~23 ));
// synopsys translate_off
defparam \my_slc|d0|ADDER_OUTPUT[11]~22 .lut_mask = 16'h9617;
defparam \my_slc|d0|ADDER_OUTPUT[11]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y11_N26
cycloneive_lcell_comb \my_slc|d0|Gates|Mux4~1 (
// Equation(s):
// \my_slc|d0|Gates|Mux4~1_combout  = (!\my_slc|state_controller|GateMDR~combout  & (!\my_slc|state_controller|State.S_04~q  & (\my_slc|d0|ADDER_OUTPUT[11]~22_combout  & !\my_slc|state_controller|State.S_18~q )))

	.dataa(\my_slc|state_controller|GateMDR~combout ),
	.datab(\my_slc|state_controller|State.S_04~q ),
	.datac(\my_slc|d0|ADDER_OUTPUT[11]~22_combout ),
	.datad(\my_slc|state_controller|State.S_18~q ),
	.cin(gnd),
	.combout(\my_slc|d0|Gates|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|Gates|Mux4~1 .lut_mask = 16'h0010;
defparam \my_slc|d0|Gates|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y8_N22
cycloneive_lcell_comb \my_slc|d0|new_ALU|Add0~22 (
// Equation(s):
// \my_slc|d0|new_ALU|Add0~22_combout  = (\my_slc|d0|REG_FILE|Mux4~4_combout  & (!\my_slc|d0|new_ALU|Add0~21 )) # (!\my_slc|d0|REG_FILE|Mux4~4_combout  & ((\my_slc|d0|new_ALU|Add0~21 ) # (GND)))
// \my_slc|d0|new_ALU|Add0~23  = CARRY((!\my_slc|d0|new_ALU|Add0~21 ) # (!\my_slc|d0|REG_FILE|Mux4~4_combout ))

	.dataa(gnd),
	.datab(\my_slc|d0|REG_FILE|Mux4~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|d0|new_ALU|Add0~21 ),
	.combout(\my_slc|d0|new_ALU|Add0~22_combout ),
	.cout(\my_slc|d0|new_ALU|Add0~23 ));
// synopsys translate_off
defparam \my_slc|d0|new_ALU|Add0~22 .lut_mask = 16'h3C3F;
defparam \my_slc|d0|new_ALU|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y11_N24
cycloneive_lcell_comb \my_slc|d0|Gates|Mux4~2 (
// Equation(s):
// \my_slc|d0|Gates|Mux4~2_combout  = (\my_slc|d0|Gates|Mux3~3_combout  & ((\my_slc|d0|Gates|Mux3~2_combout  & ((\my_slc|d0|new_ALU|Add0~22_combout ))) # (!\my_slc|d0|Gates|Mux3~2_combout  & (\my_slc|d0|Gates|Mux4~1_combout )))) # 
// (!\my_slc|d0|Gates|Mux3~3_combout  & (!\my_slc|d0|Gates|Mux3~2_combout ))

	.dataa(\my_slc|d0|Gates|Mux3~3_combout ),
	.datab(\my_slc|d0|Gates|Mux3~2_combout ),
	.datac(\my_slc|d0|Gates|Mux4~1_combout ),
	.datad(\my_slc|d0|new_ALU|Add0~22_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|Gates|Mux4~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|Gates|Mux4~2 .lut_mask = 16'hB931;
defparam \my_slc|d0|Gates|Mux4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y11_N6
cycloneive_lcell_comb \my_slc|d0|Gates|Mux4~3 (
// Equation(s):
// \my_slc|d0|Gates|Mux4~3_combout  = \my_slc|d0|Gates|Mux4~2_combout  $ (((\my_slc|d0|Gates|Mux3~0_combout  & (\my_slc|state_controller|ALUK [1] & \my_slc|d0|REG_FILE|Mux4~4_combout ))))

	.dataa(\my_slc|d0|Gates|Mux3~0_combout ),
	.datab(\my_slc|state_controller|ALUK [1]),
	.datac(\my_slc|d0|REG_FILE|Mux4~4_combout ),
	.datad(\my_slc|d0|Gates|Mux4~2_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|Gates|Mux4~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|Gates|Mux4~3 .lut_mask = 16'h7F80;
defparam \my_slc|d0|Gates|Mux4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y11_N30
cycloneive_lcell_comb \my_slc|d0|MDR_REG|DataOut[11]~8 (
// Equation(s):
// \my_slc|d0|MDR_REG|DataOut[11]~8_combout  = (\my_slc|d0|Gates|Mux13~10_combout  & ((\my_slc|d0|Gates|Mux4~3_combout ))) # (!\my_slc|d0|Gates|Mux13~10_combout  & (\my_slc|d0|Gates|Mux4~0_combout ))

	.dataa(\my_slc|d0|Gates|Mux13~10_combout ),
	.datab(\my_slc|d0|Gates|Mux4~0_combout ),
	.datac(gnd),
	.datad(\my_slc|d0|Gates|Mux4~3_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|MDR_REG|DataOut[11]~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MDR_REG|DataOut[11]~8 .lut_mask = 16'hEE44;
defparam \my_slc|d0|MDR_REG|DataOut[11]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y11_N4
cycloneive_lcell_comb \my_slc|d0|MAR_REG|DataOut~13 (
// Equation(s):
// \my_slc|d0|MAR_REG|DataOut~13_combout  = (\Reset~input_o  & \my_slc|d0|MDR_REG|DataOut[11]~8_combout )

	.dataa(gnd),
	.datab(\Reset~input_o ),
	.datac(\my_slc|d0|MDR_REG|DataOut[11]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_slc|d0|MAR_REG|DataOut~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MAR_REG|DataOut~13 .lut_mask = 16'hC0C0;
defparam \my_slc|d0|MAR_REG|DataOut~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y11_N28
cycloneive_lcell_comb \my_slc|d0|IR_REG|DataOut[11]~feeder (
// Equation(s):
// \my_slc|d0|IR_REG|DataOut[11]~feeder_combout  = \my_slc|d0|MAR_REG|DataOut~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|d0|MAR_REG|DataOut~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_slc|d0|IR_REG|DataOut[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|IR_REG|DataOut[11]~feeder .lut_mask = 16'hF0F0;
defparam \my_slc|d0|IR_REG|DataOut[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y11_N29
dffeas \my_slc|d0|IR_REG|DataOut[11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|IR_REG|DataOut[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|IR_REG|DataOut[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|IR_REG|DataOut [11]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|IR_REG|DataOut[11] .is_wysiwyg = "true";
defparam \my_slc|d0|IR_REG|DataOut[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y8_N22
cycloneive_lcell_comb \my_slc|d0|REG_FILE|regout~41 (
// Equation(s):
// \my_slc|d0|REG_FILE|regout~41_combout  = (\my_slc|state_controller|WideOr24~combout  & (((!\my_slc|d0|IR_REG|DataOut [11] & \my_slc|d0|REG_FILE|regout~32_combout )))) # (!\my_slc|state_controller|WideOr24~combout  & (!\Reset~input_o ))

	.dataa(\Reset~input_o ),
	.datab(\my_slc|d0|IR_REG|DataOut [11]),
	.datac(\my_slc|d0|REG_FILE|regout~32_combout ),
	.datad(\my_slc|state_controller|WideOr24~combout ),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|regout~41_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|regout~41 .lut_mask = 16'h3055;
defparam \my_slc|d0|REG_FILE|regout~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y9_N23
dffeas \my_slc|d0|REG_FILE|regout[1][8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|REG_FILE|regout~52_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|REG_FILE|regout~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|REG_FILE|regout[1][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|regout[1][8] .is_wysiwyg = "true";
defparam \my_slc|d0|REG_FILE|regout[1][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y9_N27
dffeas \my_slc|d0|REG_FILE|regout[0][8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|REG_FILE|regout~52_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|REG_FILE|regout~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|REG_FILE|regout[0][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|regout[0][8] .is_wysiwyg = "true";
defparam \my_slc|d0|REG_FILE|regout[0][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y9_N26
cycloneive_lcell_comb \my_slc|d0|REG_FILE|Mux7~2 (
// Equation(s):
// \my_slc|d0|REG_FILE|Mux7~2_combout  = (\my_slc|d0|SR1_MUX|Output[1]~1_combout  & (((\my_slc|d0|SR1_MUX|Output[0]~0_combout )))) # (!\my_slc|d0|SR1_MUX|Output[1]~1_combout  & ((\my_slc|d0|SR1_MUX|Output[0]~0_combout  & (\my_slc|d0|REG_FILE|regout[1][8]~q 
// )) # (!\my_slc|d0|SR1_MUX|Output[0]~0_combout  & ((\my_slc|d0|REG_FILE|regout[0][8]~q )))))

	.dataa(\my_slc|d0|REG_FILE|regout[1][8]~q ),
	.datab(\my_slc|d0|SR1_MUX|Output[1]~1_combout ),
	.datac(\my_slc|d0|REG_FILE|regout[0][8]~q ),
	.datad(\my_slc|d0|SR1_MUX|Output[0]~0_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|Mux7~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|Mux7~2 .lut_mask = 16'hEE30;
defparam \my_slc|d0|REG_FILE|Mux7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y9_N9
dffeas \my_slc|d0|REG_FILE|regout[2][8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|REG_FILE|regout~52_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|REG_FILE|regout~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|REG_FILE|regout[2][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|regout[2][8] .is_wysiwyg = "true";
defparam \my_slc|d0|REG_FILE|regout[2][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y10_N17
dffeas \my_slc|d0|REG_FILE|regout[3][8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|REG_FILE|regout~52_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|REG_FILE|regout~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|REG_FILE|regout[3][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|regout[3][8] .is_wysiwyg = "true";
defparam \my_slc|d0|REG_FILE|regout[3][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y9_N8
cycloneive_lcell_comb \my_slc|d0|REG_FILE|Mux7~3 (
// Equation(s):
// \my_slc|d0|REG_FILE|Mux7~3_combout  = (\my_slc|d0|REG_FILE|Mux7~2_combout  & (((\my_slc|d0|REG_FILE|regout[3][8]~q )) # (!\my_slc|d0|SR1_MUX|Output[1]~1_combout ))) # (!\my_slc|d0|REG_FILE|Mux7~2_combout  & (\my_slc|d0|SR1_MUX|Output[1]~1_combout  & 
// (\my_slc|d0|REG_FILE|regout[2][8]~q )))

	.dataa(\my_slc|d0|REG_FILE|Mux7~2_combout ),
	.datab(\my_slc|d0|SR1_MUX|Output[1]~1_combout ),
	.datac(\my_slc|d0|REG_FILE|regout[2][8]~q ),
	.datad(\my_slc|d0|REG_FILE|regout[3][8]~q ),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|Mux7~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|Mux7~3 .lut_mask = 16'hEA62;
defparam \my_slc|d0|REG_FILE|Mux7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y10_N10
cycloneive_lcell_comb \my_slc|d0|REG_FILE|regout[5][8]~feeder (
// Equation(s):
// \my_slc|d0|REG_FILE|regout[5][8]~feeder_combout  = \my_slc|d0|REG_FILE|regout~52_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|d0|REG_FILE|regout~52_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|regout[5][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|regout[5][8]~feeder .lut_mask = 16'hF0F0;
defparam \my_slc|d0|REG_FILE|regout[5][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y10_N11
dffeas \my_slc|d0|REG_FILE|regout[5][8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|REG_FILE|regout[5][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|REG_FILE|regout~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|REG_FILE|regout[5][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|regout[5][8] .is_wysiwyg = "true";
defparam \my_slc|d0|REG_FILE|regout[5][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y10_N5
dffeas \my_slc|d0|REG_FILE|regout[7][8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|REG_FILE|regout~52_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|REG_FILE|regout~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|REG_FILE|regout[7][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|regout[7][8] .is_wysiwyg = "true";
defparam \my_slc|d0|REG_FILE|regout[7][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y10_N6
cycloneive_lcell_comb \my_slc|d0|REG_FILE|regout[6][8]~feeder (
// Equation(s):
// \my_slc|d0|REG_FILE|regout[6][8]~feeder_combout  = \my_slc|d0|REG_FILE|regout~52_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|d0|REG_FILE|regout~52_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|regout[6][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|regout[6][8]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|d0|REG_FILE|regout[6][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y10_N7
dffeas \my_slc|d0|REG_FILE|regout[6][8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|REG_FILE|regout[6][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|REG_FILE|regout~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|REG_FILE|regout[6][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|regout[6][8] .is_wysiwyg = "true";
defparam \my_slc|d0|REG_FILE|regout[6][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y10_N11
dffeas \my_slc|d0|REG_FILE|regout[4][8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|REG_FILE|regout~52_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|REG_FILE|regout~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|REG_FILE|regout[4][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|regout[4][8] .is_wysiwyg = "true";
defparam \my_slc|d0|REG_FILE|regout[4][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y10_N10
cycloneive_lcell_comb \my_slc|d0|REG_FILE|Mux7~0 (
// Equation(s):
// \my_slc|d0|REG_FILE|Mux7~0_combout  = (\my_slc|d0|SR1_MUX|Output[0]~0_combout  & (((\my_slc|d0|SR1_MUX|Output[1]~1_combout )))) # (!\my_slc|d0|SR1_MUX|Output[0]~0_combout  & ((\my_slc|d0|SR1_MUX|Output[1]~1_combout  & (\my_slc|d0|REG_FILE|regout[6][8]~q 
// )) # (!\my_slc|d0|SR1_MUX|Output[1]~1_combout  & ((\my_slc|d0|REG_FILE|regout[4][8]~q )))))

	.dataa(\my_slc|d0|SR1_MUX|Output[0]~0_combout ),
	.datab(\my_slc|d0|REG_FILE|regout[6][8]~q ),
	.datac(\my_slc|d0|REG_FILE|regout[4][8]~q ),
	.datad(\my_slc|d0|SR1_MUX|Output[1]~1_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|Mux7~0 .lut_mask = 16'hEE50;
defparam \my_slc|d0|REG_FILE|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y10_N4
cycloneive_lcell_comb \my_slc|d0|REG_FILE|Mux7~1 (
// Equation(s):
// \my_slc|d0|REG_FILE|Mux7~1_combout  = (\my_slc|d0|SR1_MUX|Output[0]~0_combout  & ((\my_slc|d0|REG_FILE|Mux7~0_combout  & ((\my_slc|d0|REG_FILE|regout[7][8]~q ))) # (!\my_slc|d0|REG_FILE|Mux7~0_combout  & (\my_slc|d0|REG_FILE|regout[5][8]~q )))) # 
// (!\my_slc|d0|SR1_MUX|Output[0]~0_combout  & (((\my_slc|d0|REG_FILE|Mux7~0_combout ))))

	.dataa(\my_slc|d0|SR1_MUX|Output[0]~0_combout ),
	.datab(\my_slc|d0|REG_FILE|regout[5][8]~q ),
	.datac(\my_slc|d0|REG_FILE|regout[7][8]~q ),
	.datad(\my_slc|d0|REG_FILE|Mux7~0_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|Mux7~1 .lut_mask = 16'hF588;
defparam \my_slc|d0|REG_FILE|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y9_N24
cycloneive_lcell_comb \my_slc|d0|REG_FILE|Mux7~4 (
// Equation(s):
// \my_slc|d0|REG_FILE|Mux7~4_combout  = (\my_slc|d0|SR1_MUX|Output[2]~2_combout  & ((\my_slc|d0|REG_FILE|Mux7~1_combout ))) # (!\my_slc|d0|SR1_MUX|Output[2]~2_combout  & (\my_slc|d0|REG_FILE|Mux7~3_combout ))

	.dataa(gnd),
	.datab(\my_slc|d0|REG_FILE|Mux7~3_combout ),
	.datac(\my_slc|d0|REG_FILE|Mux7~1_combout ),
	.datad(\my_slc|d0|SR1_MUX|Output[2]~2_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|Mux7~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|Mux7~4 .lut_mask = 16'hF0CC;
defparam \my_slc|d0|REG_FILE|Mux7~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y9_N18
cycloneive_lcell_comb \my_slc|d0|Gates|Mux7~1 (
// Equation(s):
// \my_slc|d0|Gates|Mux7~1_combout  = (!\my_slc|state_controller|GateMDR~combout  & (!\my_slc|state_controller|State.S_04~q  & (!\my_slc|state_controller|State.S_18~q  & \my_slc|d0|ADDER_OUTPUT[8]~16_combout )))

	.dataa(\my_slc|state_controller|GateMDR~combout ),
	.datab(\my_slc|state_controller|State.S_04~q ),
	.datac(\my_slc|state_controller|State.S_18~q ),
	.datad(\my_slc|d0|ADDER_OUTPUT[8]~16_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|Gates|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|Gates|Mux7~1 .lut_mask = 16'h0100;
defparam \my_slc|d0|Gates|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y9_N0
cycloneive_lcell_comb \my_slc|d0|Gates|Mux7~2 (
// Equation(s):
// \my_slc|d0|Gates|Mux7~2_combout  = (\my_slc|d0|Gates|Mux3~2_combout  & (\my_slc|d0|Gates|Mux3~3_combout  & (\my_slc|d0|new_ALU|Add0~16_combout ))) # (!\my_slc|d0|Gates|Mux3~2_combout  & (((\my_slc|d0|Gates|Mux7~1_combout )) # 
// (!\my_slc|d0|Gates|Mux3~3_combout )))

	.dataa(\my_slc|d0|Gates|Mux3~2_combout ),
	.datab(\my_slc|d0|Gates|Mux3~3_combout ),
	.datac(\my_slc|d0|new_ALU|Add0~16_combout ),
	.datad(\my_slc|d0|Gates|Mux7~1_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|Gates|Mux7~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|Gates|Mux7~2 .lut_mask = 16'hD591;
defparam \my_slc|d0|Gates|Mux7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y9_N10
cycloneive_lcell_comb \my_slc|d0|Gates|Mux7~3 (
// Equation(s):
// \my_slc|d0|Gates|Mux7~3_combout  = \my_slc|d0|Gates|Mux7~2_combout  $ (((\my_slc|d0|Gates|Mux3~0_combout  & (\my_slc|d0|REG_FILE|Mux7~4_combout  & \my_slc|state_controller|ALUK [1]))))

	.dataa(\my_slc|d0|Gates|Mux3~0_combout ),
	.datab(\my_slc|d0|REG_FILE|Mux7~4_combout ),
	.datac(\my_slc|state_controller|ALUK [1]),
	.datad(\my_slc|d0|Gates|Mux7~2_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|Gates|Mux7~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|Gates|Mux7~3 .lut_mask = 16'h7F80;
defparam \my_slc|d0|Gates|Mux7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y11_N8
cycloneive_lcell_comb \my_slc|d0|MDR_REG|DataOut[8]~5 (
// Equation(s):
// \my_slc|d0|MDR_REG|DataOut[8]~5_combout  = (\my_slc|d0|Gates|Mux13~10_combout  & ((\my_slc|d0|Gates|Mux7~3_combout ))) # (!\my_slc|d0|Gates|Mux13~10_combout  & (\my_slc|d0|Gates|Mux7~0_combout ))

	.dataa(\my_slc|d0|Gates|Mux7~0_combout ),
	.datab(\my_slc|d0|Gates|Mux13~10_combout ),
	.datac(gnd),
	.datad(\my_slc|d0|Gates|Mux7~3_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|MDR_REG|DataOut[8]~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MDR_REG|DataOut[8]~5 .lut_mask = 16'hEE22;
defparam \my_slc|d0|MDR_REG|DataOut[8]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y11_N10
cycloneive_lcell_comb \my_slc|d0|MAR_REG|DataOut~10 (
// Equation(s):
// \my_slc|d0|MAR_REG|DataOut~10_combout  = (\Reset~input_o  & \my_slc|d0|MDR_REG|DataOut[8]~5_combout )

	.dataa(gnd),
	.datab(\Reset~input_o ),
	.datac(gnd),
	.datad(\my_slc|d0|MDR_REG|DataOut[8]~5_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|MAR_REG|DataOut~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MAR_REG|DataOut~10 .lut_mask = 16'hCC00;
defparam \my_slc|d0|MAR_REG|DataOut~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y11_N11
dffeas \my_slc|d0|IR_REG|DataOut[8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|MAR_REG|DataOut~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|IR_REG|DataOut[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|IR_REG|DataOut [8]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|IR_REG|DataOut[8] .is_wysiwyg = "true";
defparam \my_slc|d0|IR_REG|DataOut[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y9_N2
cycloneive_lcell_comb \my_slc|d0|SR1_MUX|Output[2]~2 (
// Equation(s):
// \my_slc|d0|SR1_MUX|Output[2]~2_combout  = (\my_slc|state_controller|WideOr23~0_combout  & ((\my_slc|state_controller|WideOr26~0_combout  & ((\my_slc|d0|IR_REG|DataOut [11]))) # (!\my_slc|state_controller|WideOr26~0_combout  & (\my_slc|d0|IR_REG|DataOut 
// [8])))) # (!\my_slc|state_controller|WideOr23~0_combout  & (\my_slc|d0|IR_REG|DataOut [8]))

	.dataa(\my_slc|d0|IR_REG|DataOut [8]),
	.datab(\my_slc|state_controller|WideOr23~0_combout ),
	.datac(\my_slc|d0|IR_REG|DataOut [11]),
	.datad(\my_slc|state_controller|WideOr26~0_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|SR1_MUX|Output[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|SR1_MUX|Output[2]~2 .lut_mask = 16'hE2AA;
defparam \my_slc|d0|SR1_MUX|Output[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y9_N22
cycloneive_lcell_comb \my_slc|d0|REG_FILE|regout~58 (
// Equation(s):
// \my_slc|d0|REG_FILE|regout~58_combout  = (\my_slc|d0|MDR_REG|DataOut[14]~11_combout  & ((\my_slc|state_controller|WideOr24~0_combout ) # (\my_slc|state_controller|State.S_04~q )))

	.dataa(\my_slc|state_controller|WideOr24~0_combout ),
	.datab(\my_slc|state_controller|State.S_04~q ),
	.datac(\my_slc|d0|MDR_REG|DataOut[14]~11_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|regout~58_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|regout~58 .lut_mask = 16'hE0E0;
defparam \my_slc|d0|REG_FILE|regout~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y10_N18
cycloneive_lcell_comb \my_slc|d0|REG_FILE|regout[6][14]~feeder (
// Equation(s):
// \my_slc|d0|REG_FILE|regout[6][14]~feeder_combout  = \my_slc|d0|REG_FILE|regout~58_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|d0|REG_FILE|regout~58_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|regout[6][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|regout[6][14]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|d0|REG_FILE|regout[6][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y10_N19
dffeas \my_slc|d0|REG_FILE|regout[6][14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|REG_FILE|regout[6][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|REG_FILE|regout~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|REG_FILE|regout[6][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|regout[6][14] .is_wysiwyg = "true";
defparam \my_slc|d0|REG_FILE|regout[6][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y10_N23
dffeas \my_slc|d0|REG_FILE|regout[4][14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|REG_FILE|regout~58_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|REG_FILE|regout~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|REG_FILE|regout[4][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|regout[4][14] .is_wysiwyg = "true";
defparam \my_slc|d0|REG_FILE|regout[4][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y10_N22
cycloneive_lcell_comb \my_slc|d0|REG_FILE|Mux1~0 (
// Equation(s):
// \my_slc|d0|REG_FILE|Mux1~0_combout  = (\my_slc|d0|SR1_MUX|Output[0]~0_combout  & (((\my_slc|d0|SR1_MUX|Output[1]~1_combout )))) # (!\my_slc|d0|SR1_MUX|Output[0]~0_combout  & ((\my_slc|d0|SR1_MUX|Output[1]~1_combout  & (\my_slc|d0|REG_FILE|regout[6][14]~q 
// )) # (!\my_slc|d0|SR1_MUX|Output[1]~1_combout  & ((\my_slc|d0|REG_FILE|regout[4][14]~q )))))

	.dataa(\my_slc|d0|SR1_MUX|Output[0]~0_combout ),
	.datab(\my_slc|d0|REG_FILE|regout[6][14]~q ),
	.datac(\my_slc|d0|REG_FILE|regout[4][14]~q ),
	.datad(\my_slc|d0|SR1_MUX|Output[1]~1_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|Mux1~0 .lut_mask = 16'hEE50;
defparam \my_slc|d0|REG_FILE|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y10_N31
dffeas \my_slc|d0|REG_FILE|regout[5][14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|REG_FILE|regout~58_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|REG_FILE|regout~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|REG_FILE|regout[5][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|regout[5][14] .is_wysiwyg = "true";
defparam \my_slc|d0|REG_FILE|regout[5][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y10_N1
dffeas \my_slc|d0|REG_FILE|regout[7][14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|REG_FILE|regout~58_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|REG_FILE|regout~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|REG_FILE|regout[7][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|regout[7][14] .is_wysiwyg = "true";
defparam \my_slc|d0|REG_FILE|regout[7][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y10_N0
cycloneive_lcell_comb \my_slc|d0|REG_FILE|Mux1~1 (
// Equation(s):
// \my_slc|d0|REG_FILE|Mux1~1_combout  = (\my_slc|d0|REG_FILE|Mux1~0_combout  & (((\my_slc|d0|REG_FILE|regout[7][14]~q ) # (!\my_slc|d0|SR1_MUX|Output[0]~0_combout )))) # (!\my_slc|d0|REG_FILE|Mux1~0_combout  & (\my_slc|d0|REG_FILE|regout[5][14]~q  & 
// ((\my_slc|d0|SR1_MUX|Output[0]~0_combout ))))

	.dataa(\my_slc|d0|REG_FILE|Mux1~0_combout ),
	.datab(\my_slc|d0|REG_FILE|regout[5][14]~q ),
	.datac(\my_slc|d0|REG_FILE|regout[7][14]~q ),
	.datad(\my_slc|d0|SR1_MUX|Output[0]~0_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|Mux1~1 .lut_mask = 16'hE4AA;
defparam \my_slc|d0|REG_FILE|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y9_N0
cycloneive_lcell_comb \my_slc|d0|REG_FILE|regout[3][14]~feeder (
// Equation(s):
// \my_slc|d0|REG_FILE|regout[3][14]~feeder_combout  = \my_slc|d0|REG_FILE|regout~58_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|d0|REG_FILE|regout~58_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|regout[3][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|regout[3][14]~feeder .lut_mask = 16'hF0F0;
defparam \my_slc|d0|REG_FILE|regout[3][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y9_N1
dffeas \my_slc|d0|REG_FILE|regout[3][14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|REG_FILE|regout[3][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|REG_FILE|regout~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|REG_FILE|regout[3][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|regout[3][14] .is_wysiwyg = "true";
defparam \my_slc|d0|REG_FILE|regout[3][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y10_N15
dffeas \my_slc|d0|REG_FILE|regout[2][14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|REG_FILE|regout~58_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|REG_FILE|regout~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|REG_FILE|regout[2][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|regout[2][14] .is_wysiwyg = "true";
defparam \my_slc|d0|REG_FILE|regout[2][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y10_N20
cycloneive_lcell_comb \my_slc|d0|REG_FILE|regout[1][14]~feeder (
// Equation(s):
// \my_slc|d0|REG_FILE|regout[1][14]~feeder_combout  = \my_slc|d0|REG_FILE|regout~58_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|d0|REG_FILE|regout~58_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|regout[1][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|regout[1][14]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|d0|REG_FILE|regout[1][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y10_N21
dffeas \my_slc|d0|REG_FILE|regout[1][14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|REG_FILE|regout[1][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|REG_FILE|regout~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|REG_FILE|regout[1][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|regout[1][14] .is_wysiwyg = "true";
defparam \my_slc|d0|REG_FILE|regout[1][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y10_N19
dffeas \my_slc|d0|REG_FILE|regout[0][14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|REG_FILE|regout~58_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|REG_FILE|regout~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|REG_FILE|regout[0][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|regout[0][14] .is_wysiwyg = "true";
defparam \my_slc|d0|REG_FILE|regout[0][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y10_N18
cycloneive_lcell_comb \my_slc|d0|REG_FILE|Mux1~2 (
// Equation(s):
// \my_slc|d0|REG_FILE|Mux1~2_combout  = (\my_slc|d0|SR1_MUX|Output[1]~1_combout  & (((\my_slc|d0|SR1_MUX|Output[0]~0_combout )))) # (!\my_slc|d0|SR1_MUX|Output[1]~1_combout  & ((\my_slc|d0|SR1_MUX|Output[0]~0_combout  & (\my_slc|d0|REG_FILE|regout[1][14]~q 
// )) # (!\my_slc|d0|SR1_MUX|Output[0]~0_combout  & ((\my_slc|d0|REG_FILE|regout[0][14]~q )))))

	.dataa(\my_slc|d0|REG_FILE|regout[1][14]~q ),
	.datab(\my_slc|d0|SR1_MUX|Output[1]~1_combout ),
	.datac(\my_slc|d0|REG_FILE|regout[0][14]~q ),
	.datad(\my_slc|d0|SR1_MUX|Output[0]~0_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|Mux1~2 .lut_mask = 16'hEE30;
defparam \my_slc|d0|REG_FILE|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y10_N14
cycloneive_lcell_comb \my_slc|d0|REG_FILE|Mux1~3 (
// Equation(s):
// \my_slc|d0|REG_FILE|Mux1~3_combout  = (\my_slc|d0|SR1_MUX|Output[1]~1_combout  & ((\my_slc|d0|REG_FILE|Mux1~2_combout  & (\my_slc|d0|REG_FILE|regout[3][14]~q )) # (!\my_slc|d0|REG_FILE|Mux1~2_combout  & ((\my_slc|d0|REG_FILE|regout[2][14]~q ))))) # 
// (!\my_slc|d0|SR1_MUX|Output[1]~1_combout  & (((\my_slc|d0|REG_FILE|Mux1~2_combout ))))

	.dataa(\my_slc|d0|SR1_MUX|Output[1]~1_combout ),
	.datab(\my_slc|d0|REG_FILE|regout[3][14]~q ),
	.datac(\my_slc|d0|REG_FILE|regout[2][14]~q ),
	.datad(\my_slc|d0|REG_FILE|Mux1~2_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|Mux1~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|Mux1~3 .lut_mask = 16'hDDA0;
defparam \my_slc|d0|REG_FILE|Mux1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y10_N6
cycloneive_lcell_comb \my_slc|d0|REG_FILE|Mux1~4 (
// Equation(s):
// \my_slc|d0|REG_FILE|Mux1~4_combout  = (\my_slc|d0|SR1_MUX|Output[2]~2_combout  & (\my_slc|d0|REG_FILE|Mux1~1_combout )) # (!\my_slc|d0|SR1_MUX|Output[2]~2_combout  & ((\my_slc|d0|REG_FILE|Mux1~3_combout )))

	.dataa(\my_slc|d0|SR1_MUX|Output[2]~2_combout ),
	.datab(\my_slc|d0|REG_FILE|Mux1~1_combout ),
	.datac(gnd),
	.datad(\my_slc|d0|REG_FILE|Mux1~3_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|Mux1~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|Mux1~4 .lut_mask = 16'hDD88;
defparam \my_slc|d0|REG_FILE|Mux1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y9_N26
cycloneive_lcell_comb \my_slc|d0|REG_FILE|regout~57 (
// Equation(s):
// \my_slc|d0|REG_FILE|regout~57_combout  = (\my_slc|d0|MDR_REG|DataOut[13]~10_combout  & ((\my_slc|state_controller|State.S_04~q ) # (\my_slc|state_controller|WideOr24~0_combout )))

	.dataa(gnd),
	.datab(\my_slc|state_controller|State.S_04~q ),
	.datac(\my_slc|state_controller|WideOr24~0_combout ),
	.datad(\my_slc|d0|MDR_REG|DataOut[13]~10_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|regout~57_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|regout~57 .lut_mask = 16'hFC00;
defparam \my_slc|d0|REG_FILE|regout~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y10_N26
cycloneive_lcell_comb \my_slc|d0|REG_FILE|regout[7][13]~feeder (
// Equation(s):
// \my_slc|d0|REG_FILE|regout[7][13]~feeder_combout  = \my_slc|d0|REG_FILE|regout~57_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|d0|REG_FILE|regout~57_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|regout[7][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|regout[7][13]~feeder .lut_mask = 16'hF0F0;
defparam \my_slc|d0|REG_FILE|regout[7][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y10_N27
dffeas \my_slc|d0|REG_FILE|regout[7][13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|REG_FILE|regout[7][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|REG_FILE|regout~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|REG_FILE|regout[7][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|regout[7][13] .is_wysiwyg = "true";
defparam \my_slc|d0|REG_FILE|regout[7][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y10_N29
dffeas \my_slc|d0|REG_FILE|regout[5][13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|REG_FILE|regout~57_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|REG_FILE|regout~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|REG_FILE|regout[5][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|regout[5][13] .is_wysiwyg = "true";
defparam \my_slc|d0|REG_FILE|regout[5][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y10_N16
cycloneive_lcell_comb \my_slc|d0|REG_FILE|regout[6][13]~feeder (
// Equation(s):
// \my_slc|d0|REG_FILE|regout[6][13]~feeder_combout  = \my_slc|d0|REG_FILE|regout~57_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|d0|REG_FILE|regout~57_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|regout[6][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|regout[6][13]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|d0|REG_FILE|regout[6][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y10_N17
dffeas \my_slc|d0|REG_FILE|regout[6][13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|REG_FILE|regout[6][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|REG_FILE|regout~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|REG_FILE|regout[6][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|regout[6][13] .is_wysiwyg = "true";
defparam \my_slc|d0|REG_FILE|regout[6][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y10_N13
dffeas \my_slc|d0|REG_FILE|regout[4][13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|REG_FILE|regout~57_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|REG_FILE|regout~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|REG_FILE|regout[4][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|regout[4][13] .is_wysiwyg = "true";
defparam \my_slc|d0|REG_FILE|regout[4][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y10_N12
cycloneive_lcell_comb \my_slc|d0|REG_FILE|Mux2~0 (
// Equation(s):
// \my_slc|d0|REG_FILE|Mux2~0_combout  = (\my_slc|d0|SR1_MUX|Output[0]~0_combout  & (((\my_slc|d0|SR1_MUX|Output[1]~1_combout )))) # (!\my_slc|d0|SR1_MUX|Output[0]~0_combout  & ((\my_slc|d0|SR1_MUX|Output[1]~1_combout  & (\my_slc|d0|REG_FILE|regout[6][13]~q 
// )) # (!\my_slc|d0|SR1_MUX|Output[1]~1_combout  & ((\my_slc|d0|REG_FILE|regout[4][13]~q )))))

	.dataa(\my_slc|d0|SR1_MUX|Output[0]~0_combout ),
	.datab(\my_slc|d0|REG_FILE|regout[6][13]~q ),
	.datac(\my_slc|d0|REG_FILE|regout[4][13]~q ),
	.datad(\my_slc|d0|SR1_MUX|Output[1]~1_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|Mux2~0 .lut_mask = 16'hEE50;
defparam \my_slc|d0|REG_FILE|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y10_N28
cycloneive_lcell_comb \my_slc|d0|REG_FILE|Mux2~1 (
// Equation(s):
// \my_slc|d0|REG_FILE|Mux2~1_combout  = (\my_slc|d0|SR1_MUX|Output[0]~0_combout  & ((\my_slc|d0|REG_FILE|Mux2~0_combout  & (\my_slc|d0|REG_FILE|regout[7][13]~q )) # (!\my_slc|d0|REG_FILE|Mux2~0_combout  & ((\my_slc|d0|REG_FILE|regout[5][13]~q ))))) # 
// (!\my_slc|d0|SR1_MUX|Output[0]~0_combout  & (((\my_slc|d0|REG_FILE|Mux2~0_combout ))))

	.dataa(\my_slc|d0|REG_FILE|regout[7][13]~q ),
	.datab(\my_slc|d0|SR1_MUX|Output[0]~0_combout ),
	.datac(\my_slc|d0|REG_FILE|regout[5][13]~q ),
	.datad(\my_slc|d0|REG_FILE|Mux2~0_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|Mux2~1 .lut_mask = 16'hBBC0;
defparam \my_slc|d0|REG_FILE|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y9_N27
dffeas \my_slc|d0|REG_FILE|regout[3][13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|REG_FILE|regout~57_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|REG_FILE|regout~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|REG_FILE|regout[3][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|regout[3][13] .is_wysiwyg = "true";
defparam \my_slc|d0|REG_FILE|regout[3][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y10_N25
dffeas \my_slc|d0|REG_FILE|regout[2][13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|REG_FILE|regout~57_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|REG_FILE|regout~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|REG_FILE|regout[2][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|regout[2][13] .is_wysiwyg = "true";
defparam \my_slc|d0|REG_FILE|regout[2][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y10_N0
cycloneive_lcell_comb \my_slc|d0|REG_FILE|regout[1][13]~feeder (
// Equation(s):
// \my_slc|d0|REG_FILE|regout[1][13]~feeder_combout  = \my_slc|d0|REG_FILE|regout~57_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|d0|REG_FILE|regout~57_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|regout[1][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|regout[1][13]~feeder .lut_mask = 16'hF0F0;
defparam \my_slc|d0|REG_FILE|regout[1][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y10_N1
dffeas \my_slc|d0|REG_FILE|regout[1][13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|REG_FILE|regout[1][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|REG_FILE|regout~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|REG_FILE|regout[1][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|regout[1][13] .is_wysiwyg = "true";
defparam \my_slc|d0|REG_FILE|regout[1][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y10_N23
dffeas \my_slc|d0|REG_FILE|regout[0][13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|REG_FILE|regout~57_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|REG_FILE|regout~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|REG_FILE|regout[0][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|regout[0][13] .is_wysiwyg = "true";
defparam \my_slc|d0|REG_FILE|regout[0][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y10_N22
cycloneive_lcell_comb \my_slc|d0|REG_FILE|Mux2~2 (
// Equation(s):
// \my_slc|d0|REG_FILE|Mux2~2_combout  = (\my_slc|d0|SR1_MUX|Output[1]~1_combout  & (((\my_slc|d0|SR1_MUX|Output[0]~0_combout )))) # (!\my_slc|d0|SR1_MUX|Output[1]~1_combout  & ((\my_slc|d0|SR1_MUX|Output[0]~0_combout  & (\my_slc|d0|REG_FILE|regout[1][13]~q 
// )) # (!\my_slc|d0|SR1_MUX|Output[0]~0_combout  & ((\my_slc|d0|REG_FILE|regout[0][13]~q )))))

	.dataa(\my_slc|d0|REG_FILE|regout[1][13]~q ),
	.datab(\my_slc|d0|SR1_MUX|Output[1]~1_combout ),
	.datac(\my_slc|d0|REG_FILE|regout[0][13]~q ),
	.datad(\my_slc|d0|SR1_MUX|Output[0]~0_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|Mux2~2 .lut_mask = 16'hEE30;
defparam \my_slc|d0|REG_FILE|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y10_N24
cycloneive_lcell_comb \my_slc|d0|REG_FILE|Mux2~3 (
// Equation(s):
// \my_slc|d0|REG_FILE|Mux2~3_combout  = (\my_slc|d0|SR1_MUX|Output[1]~1_combout  & ((\my_slc|d0|REG_FILE|Mux2~2_combout  & (\my_slc|d0|REG_FILE|regout[3][13]~q )) # (!\my_slc|d0|REG_FILE|Mux2~2_combout  & ((\my_slc|d0|REG_FILE|regout[2][13]~q ))))) # 
// (!\my_slc|d0|SR1_MUX|Output[1]~1_combout  & (((\my_slc|d0|REG_FILE|Mux2~2_combout ))))

	.dataa(\my_slc|d0|REG_FILE|regout[3][13]~q ),
	.datab(\my_slc|d0|SR1_MUX|Output[1]~1_combout ),
	.datac(\my_slc|d0|REG_FILE|regout[2][13]~q ),
	.datad(\my_slc|d0|REG_FILE|Mux2~2_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|Mux2~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|Mux2~3 .lut_mask = 16'hBBC0;
defparam \my_slc|d0|REG_FILE|Mux2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y10_N18
cycloneive_lcell_comb \my_slc|d0|REG_FILE|Mux2~4 (
// Equation(s):
// \my_slc|d0|REG_FILE|Mux2~4_combout  = (\my_slc|d0|SR1_MUX|Output[2]~2_combout  & (\my_slc|d0|REG_FILE|Mux2~1_combout )) # (!\my_slc|d0|SR1_MUX|Output[2]~2_combout  & ((\my_slc|d0|REG_FILE|Mux2~3_combout )))

	.dataa(\my_slc|d0|SR1_MUX|Output[2]~2_combout ),
	.datab(\my_slc|d0|REG_FILE|Mux2~1_combout ),
	.datac(gnd),
	.datad(\my_slc|d0|REG_FILE|Mux2~3_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|Mux2~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|Mux2~4 .lut_mask = 16'hDD88;
defparam \my_slc|d0|REG_FILE|Mux2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y10_N16
cycloneive_lcell_comb \my_slc|d0|REG_FILE|regout~56 (
// Equation(s):
// \my_slc|d0|REG_FILE|regout~56_combout  = (\my_slc|d0|MDR_REG|DataOut[12]~9_combout  & ((\my_slc|state_controller|WideOr24~0_combout ) # (\my_slc|state_controller|State.S_04~q )))

	.dataa(\my_slc|state_controller|WideOr24~0_combout ),
	.datab(\my_slc|state_controller|State.S_04~q ),
	.datac(gnd),
	.datad(\my_slc|d0|MDR_REG|DataOut[12]~9_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|regout~56_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|regout~56 .lut_mask = 16'hEE00;
defparam \my_slc|d0|REG_FILE|regout~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y10_N22
cycloneive_lcell_comb \my_slc|d0|REG_FILE|regout[6][12]~feeder (
// Equation(s):
// \my_slc|d0|REG_FILE|regout[6][12]~feeder_combout  = \my_slc|d0|REG_FILE|regout~56_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|d0|REG_FILE|regout~56_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|regout[6][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|regout[6][12]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|d0|REG_FILE|regout[6][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y10_N23
dffeas \my_slc|d0|REG_FILE|regout[6][12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|REG_FILE|regout[6][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|REG_FILE|regout~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|REG_FILE|regout[6][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|regout[6][12] .is_wysiwyg = "true";
defparam \my_slc|d0|REG_FILE|regout[6][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y10_N17
dffeas \my_slc|d0|REG_FILE|regout[4][12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|REG_FILE|regout~56_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|REG_FILE|regout~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|REG_FILE|regout[4][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|regout[4][12] .is_wysiwyg = "true";
defparam \my_slc|d0|REG_FILE|regout[4][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y10_N16
cycloneive_lcell_comb \my_slc|d0|REG_FILE|Mux3~0 (
// Equation(s):
// \my_slc|d0|REG_FILE|Mux3~0_combout  = (\my_slc|d0|SR1_MUX|Output[0]~0_combout  & (((\my_slc|d0|SR1_MUX|Output[1]~1_combout )))) # (!\my_slc|d0|SR1_MUX|Output[0]~0_combout  & ((\my_slc|d0|SR1_MUX|Output[1]~1_combout  & (\my_slc|d0|REG_FILE|regout[6][12]~q 
// )) # (!\my_slc|d0|SR1_MUX|Output[1]~1_combout  & ((\my_slc|d0|REG_FILE|regout[4][12]~q )))))

	.dataa(\my_slc|d0|SR1_MUX|Output[0]~0_combout ),
	.datab(\my_slc|d0|REG_FILE|regout[6][12]~q ),
	.datac(\my_slc|d0|REG_FILE|regout[4][12]~q ),
	.datad(\my_slc|d0|SR1_MUX|Output[1]~1_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|Mux3~0 .lut_mask = 16'hEE50;
defparam \my_slc|d0|REG_FILE|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y10_N27
dffeas \my_slc|d0|REG_FILE|regout[7][12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|REG_FILE|regout~56_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|REG_FILE|regout~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|REG_FILE|regout[7][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|regout[7][12] .is_wysiwyg = "true";
defparam \my_slc|d0|REG_FILE|regout[7][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y10_N5
dffeas \my_slc|d0|REG_FILE|regout[5][12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|REG_FILE|regout~56_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|REG_FILE|regout~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|REG_FILE|regout[5][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|regout[5][12] .is_wysiwyg = "true";
defparam \my_slc|d0|REG_FILE|regout[5][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y10_N26
cycloneive_lcell_comb \my_slc|d0|REG_FILE|Mux3~1 (
// Equation(s):
// \my_slc|d0|REG_FILE|Mux3~1_combout  = (\my_slc|d0|SR1_MUX|Output[0]~0_combout  & ((\my_slc|d0|REG_FILE|Mux3~0_combout  & (\my_slc|d0|REG_FILE|regout[7][12]~q )) # (!\my_slc|d0|REG_FILE|Mux3~0_combout  & ((\my_slc|d0|REG_FILE|regout[5][12]~q ))))) # 
// (!\my_slc|d0|SR1_MUX|Output[0]~0_combout  & (\my_slc|d0|REG_FILE|Mux3~0_combout ))

	.dataa(\my_slc|d0|SR1_MUX|Output[0]~0_combout ),
	.datab(\my_slc|d0|REG_FILE|Mux3~0_combout ),
	.datac(\my_slc|d0|REG_FILE|regout[7][12]~q ),
	.datad(\my_slc|d0|REG_FILE|regout[5][12]~q ),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|Mux3~1 .lut_mask = 16'hE6C4;
defparam \my_slc|d0|REG_FILE|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y10_N22
cycloneive_lcell_comb \my_slc|d0|REG_FILE|regout[3][12]~feeder (
// Equation(s):
// \my_slc|d0|REG_FILE|regout[3][12]~feeder_combout  = \my_slc|d0|REG_FILE|regout~56_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|d0|REG_FILE|regout~56_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|regout[3][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|regout[3][12]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|d0|REG_FILE|regout[3][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y10_N23
dffeas \my_slc|d0|REG_FILE|regout[3][12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|REG_FILE|regout[3][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|REG_FILE|regout~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|REG_FILE|regout[3][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|regout[3][12] .is_wysiwyg = "true";
defparam \my_slc|d0|REG_FILE|regout[3][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y10_N21
dffeas \my_slc|d0|REG_FILE|regout[2][12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|REG_FILE|regout~56_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|REG_FILE|regout~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|REG_FILE|regout[2][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|regout[2][12] .is_wysiwyg = "true";
defparam \my_slc|d0|REG_FILE|regout[2][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y10_N8
cycloneive_lcell_comb \my_slc|d0|REG_FILE|regout[1][12]~feeder (
// Equation(s):
// \my_slc|d0|REG_FILE|regout[1][12]~feeder_combout  = \my_slc|d0|REG_FILE|regout~56_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|d0|REG_FILE|regout~56_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|regout[1][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|regout[1][12]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|d0|REG_FILE|regout[1][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y10_N9
dffeas \my_slc|d0|REG_FILE|regout[1][12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|REG_FILE|regout[1][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|REG_FILE|regout~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|REG_FILE|regout[1][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|regout[1][12] .is_wysiwyg = "true";
defparam \my_slc|d0|REG_FILE|regout[1][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y10_N7
dffeas \my_slc|d0|REG_FILE|regout[0][12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|REG_FILE|regout~56_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|REG_FILE|regout~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|REG_FILE|regout[0][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|regout[0][12] .is_wysiwyg = "true";
defparam \my_slc|d0|REG_FILE|regout[0][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y10_N6
cycloneive_lcell_comb \my_slc|d0|REG_FILE|Mux3~2 (
// Equation(s):
// \my_slc|d0|REG_FILE|Mux3~2_combout  = (\my_slc|d0|SR1_MUX|Output[1]~1_combout  & (((\my_slc|d0|SR1_MUX|Output[0]~0_combout )))) # (!\my_slc|d0|SR1_MUX|Output[1]~1_combout  & ((\my_slc|d0|SR1_MUX|Output[0]~0_combout  & (\my_slc|d0|REG_FILE|regout[1][12]~q 
// )) # (!\my_slc|d0|SR1_MUX|Output[0]~0_combout  & ((\my_slc|d0|REG_FILE|regout[0][12]~q )))))

	.dataa(\my_slc|d0|REG_FILE|regout[1][12]~q ),
	.datab(\my_slc|d0|SR1_MUX|Output[1]~1_combout ),
	.datac(\my_slc|d0|REG_FILE|regout[0][12]~q ),
	.datad(\my_slc|d0|SR1_MUX|Output[0]~0_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|Mux3~2 .lut_mask = 16'hEE30;
defparam \my_slc|d0|REG_FILE|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y10_N20
cycloneive_lcell_comb \my_slc|d0|REG_FILE|Mux3~3 (
// Equation(s):
// \my_slc|d0|REG_FILE|Mux3~3_combout  = (\my_slc|d0|SR1_MUX|Output[1]~1_combout  & ((\my_slc|d0|REG_FILE|Mux3~2_combout  & (\my_slc|d0|REG_FILE|regout[3][12]~q )) # (!\my_slc|d0|REG_FILE|Mux3~2_combout  & ((\my_slc|d0|REG_FILE|regout[2][12]~q ))))) # 
// (!\my_slc|d0|SR1_MUX|Output[1]~1_combout  & (((\my_slc|d0|REG_FILE|Mux3~2_combout ))))

	.dataa(\my_slc|d0|REG_FILE|regout[3][12]~q ),
	.datab(\my_slc|d0|SR1_MUX|Output[1]~1_combout ),
	.datac(\my_slc|d0|REG_FILE|regout[2][12]~q ),
	.datad(\my_slc|d0|REG_FILE|Mux3~2_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|Mux3~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|Mux3~3 .lut_mask = 16'hBBC0;
defparam \my_slc|d0|REG_FILE|Mux3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y10_N2
cycloneive_lcell_comb \my_slc|d0|REG_FILE|Mux3~4 (
// Equation(s):
// \my_slc|d0|REG_FILE|Mux3~4_combout  = (\my_slc|d0|SR1_MUX|Output[2]~2_combout  & (\my_slc|d0|REG_FILE|Mux3~1_combout )) # (!\my_slc|d0|SR1_MUX|Output[2]~2_combout  & ((\my_slc|d0|REG_FILE|Mux3~3_combout )))

	.dataa(\my_slc|d0|REG_FILE|Mux3~1_combout ),
	.datab(\my_slc|d0|SR1_MUX|Output[2]~2_combout ),
	.datac(gnd),
	.datad(\my_slc|d0|REG_FILE|Mux3~3_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|Mux3~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|Mux3~4 .lut_mask = 16'hBB88;
defparam \my_slc|d0|REG_FILE|Mux3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y8_N24
cycloneive_lcell_comb \my_slc|d0|new_ALU|Add0~24 (
// Equation(s):
// \my_slc|d0|new_ALU|Add0~24_combout  = (\my_slc|d0|REG_FILE|Mux3~4_combout  & (\my_slc|d0|new_ALU|Add0~23  $ (GND))) # (!\my_slc|d0|REG_FILE|Mux3~4_combout  & (!\my_slc|d0|new_ALU|Add0~23  & VCC))
// \my_slc|d0|new_ALU|Add0~25  = CARRY((\my_slc|d0|REG_FILE|Mux3~4_combout  & !\my_slc|d0|new_ALU|Add0~23 ))

	.dataa(gnd),
	.datab(\my_slc|d0|REG_FILE|Mux3~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|d0|new_ALU|Add0~23 ),
	.combout(\my_slc|d0|new_ALU|Add0~24_combout ),
	.cout(\my_slc|d0|new_ALU|Add0~25 ));
// synopsys translate_off
defparam \my_slc|d0|new_ALU|Add0~24 .lut_mask = 16'hC30C;
defparam \my_slc|d0|new_ALU|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y8_N26
cycloneive_lcell_comb \my_slc|d0|new_ALU|Add0~26 (
// Equation(s):
// \my_slc|d0|new_ALU|Add0~26_combout  = (\my_slc|d0|REG_FILE|Mux2~4_combout  & (!\my_slc|d0|new_ALU|Add0~25 )) # (!\my_slc|d0|REG_FILE|Mux2~4_combout  & ((\my_slc|d0|new_ALU|Add0~25 ) # (GND)))
// \my_slc|d0|new_ALU|Add0~27  = CARRY((!\my_slc|d0|new_ALU|Add0~25 ) # (!\my_slc|d0|REG_FILE|Mux2~4_combout ))

	.dataa(gnd),
	.datab(\my_slc|d0|REG_FILE|Mux2~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|d0|new_ALU|Add0~25 ),
	.combout(\my_slc|d0|new_ALU|Add0~26_combout ),
	.cout(\my_slc|d0|new_ALU|Add0~27 ));
// synopsys translate_off
defparam \my_slc|d0|new_ALU|Add0~26 .lut_mask = 16'h3C3F;
defparam \my_slc|d0|new_ALU|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y8_N28
cycloneive_lcell_comb \my_slc|d0|new_ALU|Add0~28 (
// Equation(s):
// \my_slc|d0|new_ALU|Add0~28_combout  = (\my_slc|d0|REG_FILE|Mux1~4_combout  & (\my_slc|d0|new_ALU|Add0~27  $ (GND))) # (!\my_slc|d0|REG_FILE|Mux1~4_combout  & (!\my_slc|d0|new_ALU|Add0~27  & VCC))
// \my_slc|d0|new_ALU|Add0~29  = CARRY((\my_slc|d0|REG_FILE|Mux1~4_combout  & !\my_slc|d0|new_ALU|Add0~27 ))

	.dataa(\my_slc|d0|REG_FILE|Mux1~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|d0|new_ALU|Add0~27 ),
	.combout(\my_slc|d0|new_ALU|Add0~28_combout ),
	.cout(\my_slc|d0|new_ALU|Add0~29 ));
// synopsys translate_off
defparam \my_slc|d0|new_ALU|Add0~28 .lut_mask = 16'hA50A;
defparam \my_slc|d0|new_ALU|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y10_N20
cycloneive_lcell_comb \my_slc|d0|ADDR1_MUX|Output[14]~17 (
// Equation(s):
// \my_slc|d0|ADDR1_MUX|Output[14]~17_combout  = (\my_slc|state_controller|WideOr26~0_combout  & (\my_slc|d0|PC_REG|DataOut [14])) # (!\my_slc|state_controller|WideOr26~0_combout  & ((\my_slc|d0|REG_FILE|Mux1~4_combout )))

	.dataa(\my_slc|state_controller|WideOr26~0_combout ),
	.datab(gnd),
	.datac(\my_slc|d0|PC_REG|DataOut [14]),
	.datad(\my_slc|d0|REG_FILE|Mux1~4_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|ADDR1_MUX|Output[14]~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|ADDR1_MUX|Output[14]~17 .lut_mask = 16'hF5A0;
defparam \my_slc|d0|ADDR1_MUX|Output[14]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y10_N12
cycloneive_lcell_comb \my_slc|d0|ADDR1_MUX|Output[13]~16 (
// Equation(s):
// \my_slc|d0|ADDR1_MUX|Output[13]~16_combout  = (\my_slc|state_controller|WideOr26~0_combout  & (\my_slc|d0|PC_REG|DataOut [13])) # (!\my_slc|state_controller|WideOr26~0_combout  & ((\my_slc|d0|REG_FILE|Mux2~4_combout )))

	.dataa(\my_slc|d0|PC_REG|DataOut [13]),
	.datab(\my_slc|state_controller|WideOr26~0_combout ),
	.datac(gnd),
	.datad(\my_slc|d0|REG_FILE|Mux2~4_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|ADDR1_MUX|Output[13]~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|ADDR1_MUX|Output[13]~16 .lut_mask = 16'hBB88;
defparam \my_slc|d0|ADDR1_MUX|Output[13]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y10_N28
cycloneive_lcell_comb \my_slc|d0|ADDR1_MUX|Output[12]~15 (
// Equation(s):
// \my_slc|d0|ADDR1_MUX|Output[12]~15_combout  = (\my_slc|state_controller|WideOr26~0_combout  & (\my_slc|d0|PC_REG|DataOut [12])) # (!\my_slc|state_controller|WideOr26~0_combout  & ((\my_slc|d0|REG_FILE|Mux3~4_combout )))

	.dataa(\my_slc|state_controller|WideOr26~0_combout ),
	.datab(\my_slc|d0|PC_REG|DataOut [12]),
	.datac(gnd),
	.datad(\my_slc|d0|REG_FILE|Mux3~4_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|ADDR1_MUX|Output[12]~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|ADDR1_MUX|Output[12]~15 .lut_mask = 16'hDD88;
defparam \my_slc|d0|ADDR1_MUX|Output[12]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y9_N24
cycloneive_lcell_comb \my_slc|d0|ADDER_OUTPUT[12]~24 (
// Equation(s):
// \my_slc|d0|ADDER_OUTPUT[12]~24_combout  = ((\my_slc|d0|ADDR1_MUX|Output[12]~15_combout  $ (\my_slc|d0|ADDR2_MUX|Mux0~1_combout  $ (!\my_slc|d0|ADDER_OUTPUT[11]~23 )))) # (GND)
// \my_slc|d0|ADDER_OUTPUT[12]~25  = CARRY((\my_slc|d0|ADDR1_MUX|Output[12]~15_combout  & ((\my_slc|d0|ADDR2_MUX|Mux0~1_combout ) # (!\my_slc|d0|ADDER_OUTPUT[11]~23 ))) # (!\my_slc|d0|ADDR1_MUX|Output[12]~15_combout  & (\my_slc|d0|ADDR2_MUX|Mux0~1_combout  & 
// !\my_slc|d0|ADDER_OUTPUT[11]~23 )))

	.dataa(\my_slc|d0|ADDR1_MUX|Output[12]~15_combout ),
	.datab(\my_slc|d0|ADDR2_MUX|Mux0~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|d0|ADDER_OUTPUT[11]~23 ),
	.combout(\my_slc|d0|ADDER_OUTPUT[12]~24_combout ),
	.cout(\my_slc|d0|ADDER_OUTPUT[12]~25 ));
// synopsys translate_off
defparam \my_slc|d0|ADDER_OUTPUT[12]~24 .lut_mask = 16'h698E;
defparam \my_slc|d0|ADDER_OUTPUT[12]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y9_N26
cycloneive_lcell_comb \my_slc|d0|ADDER_OUTPUT[13]~26 (
// Equation(s):
// \my_slc|d0|ADDER_OUTPUT[13]~26_combout  = (\my_slc|d0|ADDR1_MUX|Output[13]~16_combout  & ((\my_slc|d0|ADDR2_MUX|Mux0~1_combout  & (\my_slc|d0|ADDER_OUTPUT[12]~25  & VCC)) # (!\my_slc|d0|ADDR2_MUX|Mux0~1_combout  & (!\my_slc|d0|ADDER_OUTPUT[12]~25 )))) # 
// (!\my_slc|d0|ADDR1_MUX|Output[13]~16_combout  & ((\my_slc|d0|ADDR2_MUX|Mux0~1_combout  & (!\my_slc|d0|ADDER_OUTPUT[12]~25 )) # (!\my_slc|d0|ADDR2_MUX|Mux0~1_combout  & ((\my_slc|d0|ADDER_OUTPUT[12]~25 ) # (GND)))))
// \my_slc|d0|ADDER_OUTPUT[13]~27  = CARRY((\my_slc|d0|ADDR1_MUX|Output[13]~16_combout  & (!\my_slc|d0|ADDR2_MUX|Mux0~1_combout  & !\my_slc|d0|ADDER_OUTPUT[12]~25 )) # (!\my_slc|d0|ADDR1_MUX|Output[13]~16_combout  & ((!\my_slc|d0|ADDER_OUTPUT[12]~25 ) # 
// (!\my_slc|d0|ADDR2_MUX|Mux0~1_combout ))))

	.dataa(\my_slc|d0|ADDR1_MUX|Output[13]~16_combout ),
	.datab(\my_slc|d0|ADDR2_MUX|Mux0~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|d0|ADDER_OUTPUT[12]~25 ),
	.combout(\my_slc|d0|ADDER_OUTPUT[13]~26_combout ),
	.cout(\my_slc|d0|ADDER_OUTPUT[13]~27 ));
// synopsys translate_off
defparam \my_slc|d0|ADDER_OUTPUT[13]~26 .lut_mask = 16'h9617;
defparam \my_slc|d0|ADDER_OUTPUT[13]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y9_N28
cycloneive_lcell_comb \my_slc|d0|ADDER_OUTPUT[14]~28 (
// Equation(s):
// \my_slc|d0|ADDER_OUTPUT[14]~28_combout  = ((\my_slc|d0|ADDR1_MUX|Output[14]~17_combout  $ (\my_slc|d0|ADDR2_MUX|Mux0~1_combout  $ (!\my_slc|d0|ADDER_OUTPUT[13]~27 )))) # (GND)
// \my_slc|d0|ADDER_OUTPUT[14]~29  = CARRY((\my_slc|d0|ADDR1_MUX|Output[14]~17_combout  & ((\my_slc|d0|ADDR2_MUX|Mux0~1_combout ) # (!\my_slc|d0|ADDER_OUTPUT[13]~27 ))) # (!\my_slc|d0|ADDR1_MUX|Output[14]~17_combout  & (\my_slc|d0|ADDR2_MUX|Mux0~1_combout  & 
// !\my_slc|d0|ADDER_OUTPUT[13]~27 )))

	.dataa(\my_slc|d0|ADDR1_MUX|Output[14]~17_combout ),
	.datab(\my_slc|d0|ADDR2_MUX|Mux0~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|d0|ADDER_OUTPUT[13]~27 ),
	.combout(\my_slc|d0|ADDER_OUTPUT[14]~28_combout ),
	.cout(\my_slc|d0|ADDER_OUTPUT[14]~29 ));
// synopsys translate_off
defparam \my_slc|d0|ADDER_OUTPUT[14]~28 .lut_mask = 16'h698E;
defparam \my_slc|d0|ADDER_OUTPUT[14]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X76_Y9_N18
cycloneive_lcell_comb \my_slc|d0|Gates|Mux1~1 (
// Equation(s):
// \my_slc|d0|Gates|Mux1~1_combout  = (!\my_slc|state_controller|State.S_18~q  & (!\my_slc|state_controller|State.S_04~q  & (!\my_slc|state_controller|GateMDR~combout  & \my_slc|d0|ADDER_OUTPUT[14]~28_combout )))

	.dataa(\my_slc|state_controller|State.S_18~q ),
	.datab(\my_slc|state_controller|State.S_04~q ),
	.datac(\my_slc|state_controller|GateMDR~combout ),
	.datad(\my_slc|d0|ADDER_OUTPUT[14]~28_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|Gates|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|Gates|Mux1~1 .lut_mask = 16'h0100;
defparam \my_slc|d0|Gates|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y9_N20
cycloneive_lcell_comb \my_slc|d0|Gates|Mux1~2 (
// Equation(s):
// \my_slc|d0|Gates|Mux1~2_combout  = (\my_slc|d0|Gates|Mux3~2_combout  & (\my_slc|d0|Gates|Mux3~3_combout  & (\my_slc|d0|new_ALU|Add0~28_combout ))) # (!\my_slc|d0|Gates|Mux3~2_combout  & (((\my_slc|d0|Gates|Mux1~1_combout )) # 
// (!\my_slc|d0|Gates|Mux3~3_combout )))

	.dataa(\my_slc|d0|Gates|Mux3~2_combout ),
	.datab(\my_slc|d0|Gates|Mux3~3_combout ),
	.datac(\my_slc|d0|new_ALU|Add0~28_combout ),
	.datad(\my_slc|d0|Gates|Mux1~1_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|Gates|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|Gates|Mux1~2 .lut_mask = 16'hD591;
defparam \my_slc|d0|Gates|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y9_N2
cycloneive_lcell_comb \my_slc|d0|Gates|Mux1~3 (
// Equation(s):
// \my_slc|d0|Gates|Mux1~3_combout  = \my_slc|d0|Gates|Mux1~2_combout  $ (((\my_slc|state_controller|ALUK [1] & (\my_slc|d0|REG_FILE|Mux1~4_combout  & \my_slc|d0|Gates|Mux3~0_combout ))))

	.dataa(\my_slc|state_controller|ALUK [1]),
	.datab(\my_slc|d0|REG_FILE|Mux1~4_combout ),
	.datac(\my_slc|d0|Gates|Mux3~0_combout ),
	.datad(\my_slc|d0|Gates|Mux1~2_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|Gates|Mux1~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|Gates|Mux1~3 .lut_mask = 16'h7F80;
defparam \my_slc|d0|Gates|Mux1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y9_N30
cycloneive_lcell_comb \my_slc|d0|MDR_REG|DataOut[14]~11 (
// Equation(s):
// \my_slc|d0|MDR_REG|DataOut[14]~11_combout  = (\my_slc|d0|Gates|Mux13~10_combout  & ((\my_slc|d0|Gates|Mux1~3_combout ))) # (!\my_slc|d0|Gates|Mux13~10_combout  & (\my_slc|d0|Gates|Mux1~0_combout ))

	.dataa(\my_slc|d0|Gates|Mux13~10_combout ),
	.datab(\my_slc|d0|Gates|Mux1~0_combout ),
	.datac(gnd),
	.datad(\my_slc|d0|Gates|Mux1~3_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|MDR_REG|DataOut[14]~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MDR_REG|DataOut[14]~11 .lut_mask = 16'hEE44;
defparam \my_slc|d0|MDR_REG|DataOut[14]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y7_N18
cycloneive_lcell_comb \my_slc|d0|MAR_REG|DataOut~16 (
// Equation(s):
// \my_slc|d0|MAR_REG|DataOut~16_combout  = (\Reset~input_o  & \my_slc|d0|MDR_REG|DataOut[14]~11_combout )

	.dataa(gnd),
	.datab(\Reset~input_o ),
	.datac(\my_slc|d0|MDR_REG|DataOut[14]~11_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_slc|d0|MAR_REG|DataOut~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MAR_REG|DataOut~16 .lut_mask = 16'hC0C0;
defparam \my_slc|d0|MAR_REG|DataOut~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y7_N19
dffeas \my_slc|d0|IR_REG|DataOut[14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|MAR_REG|DataOut~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|IR_REG|DataOut[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|IR_REG|DataOut [14]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|IR_REG|DataOut[14] .is_wysiwyg = "true";
defparam \my_slc|d0|IR_REG|DataOut[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y7_N16
cycloneive_lcell_comb \my_slc|state_controller|Decoder0~4 (
// Equation(s):
// \my_slc|state_controller|Decoder0~4_combout  = (\my_slc|d0|IR_REG|DataOut [12] & (\my_slc|d0|IR_REG|DataOut [15] & (!\my_slc|d0|IR_REG|DataOut [13] & !\my_slc|d0|IR_REG|DataOut [14])))

	.dataa(\my_slc|d0|IR_REG|DataOut [12]),
	.datab(\my_slc|d0|IR_REG|DataOut [15]),
	.datac(\my_slc|d0|IR_REG|DataOut [13]),
	.datad(\my_slc|d0|IR_REG|DataOut [14]),
	.cin(gnd),
	.combout(\my_slc|state_controller|Decoder0~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|Decoder0~4 .lut_mask = 16'h0008;
defparam \my_slc|state_controller|Decoder0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y7_N30
cycloneive_lcell_comb \my_slc|state_controller|State~42 (
// Equation(s):
// \my_slc|state_controller|State~42_combout  = (\my_slc|state_controller|State.S_32~q  & (\Reset~input_o  & \my_slc|state_controller|Decoder0~4_combout ))

	.dataa(\my_slc|state_controller|State.S_32~q ),
	.datab(\Reset~input_o ),
	.datac(gnd),
	.datad(\my_slc|state_controller|Decoder0~4_combout ),
	.cin(gnd),
	.combout(\my_slc|state_controller|State~42_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|State~42 .lut_mask = 16'h8800;
defparam \my_slc|state_controller|State~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y7_N11
dffeas \my_slc|state_controller|State.S_09 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|state_controller|State~42_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|state_controller|State.S_09~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|state_controller|State.S_09 .is_wysiwyg = "true";
defparam \my_slc|state_controller|State.S_09 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y7_N20
cycloneive_lcell_comb \my_slc|state_controller|ALUK[1] (
// Equation(s):
// \my_slc|state_controller|ALUK [1] = (\my_slc|state_controller|State.S_23~q ) # (\my_slc|state_controller|State.S_09~q )

	.dataa(\my_slc|state_controller|State.S_23~q ),
	.datab(\my_slc|state_controller|State.S_09~q ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_slc|state_controller|ALUK [1]),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|ALUK[1] .lut_mask = 16'hEEEE;
defparam \my_slc|state_controller|ALUK[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y9_N14
cycloneive_lcell_comb \my_slc|d0|Gates|Mux2~1 (
// Equation(s):
// \my_slc|d0|Gates|Mux2~1_combout  = (!\my_slc|state_controller|State.S_18~q  & (!\my_slc|state_controller|GateMDR~combout  & (\my_slc|d0|ADDER_OUTPUT[13]~26_combout  & !\my_slc|state_controller|State.S_04~q )))

	.dataa(\my_slc|state_controller|State.S_18~q ),
	.datab(\my_slc|state_controller|GateMDR~combout ),
	.datac(\my_slc|d0|ADDER_OUTPUT[13]~26_combout ),
	.datad(\my_slc|state_controller|State.S_04~q ),
	.cin(gnd),
	.combout(\my_slc|d0|Gates|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|Gates|Mux2~1 .lut_mask = 16'h0010;
defparam \my_slc|d0|Gates|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y9_N24
cycloneive_lcell_comb \my_slc|d0|Gates|Mux2~2 (
// Equation(s):
// \my_slc|d0|Gates|Mux2~2_combout  = (\my_slc|d0|Gates|Mux3~2_combout  & (\my_slc|d0|Gates|Mux3~3_combout  & ((\my_slc|d0|new_ALU|Add0~26_combout )))) # (!\my_slc|d0|Gates|Mux3~2_combout  & (((\my_slc|d0|Gates|Mux2~1_combout )) # 
// (!\my_slc|d0|Gates|Mux3~3_combout )))

	.dataa(\my_slc|d0|Gates|Mux3~2_combout ),
	.datab(\my_slc|d0|Gates|Mux3~3_combout ),
	.datac(\my_slc|d0|Gates|Mux2~1_combout ),
	.datad(\my_slc|d0|new_ALU|Add0~26_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|Gates|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|Gates|Mux2~2 .lut_mask = 16'hD951;
defparam \my_slc|d0|Gates|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y9_N10
cycloneive_lcell_comb \my_slc|d0|Gates|Mux2~3 (
// Equation(s):
// \my_slc|d0|Gates|Mux2~3_combout  = \my_slc|d0|Gates|Mux2~2_combout  $ (((\my_slc|state_controller|ALUK [1] & (\my_slc|d0|REG_FILE|Mux2~4_combout  & \my_slc|d0|Gates|Mux3~0_combout ))))

	.dataa(\my_slc|state_controller|ALUK [1]),
	.datab(\my_slc|d0|REG_FILE|Mux2~4_combout ),
	.datac(\my_slc|d0|Gates|Mux3~0_combout ),
	.datad(\my_slc|d0|Gates|Mux2~2_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|Gates|Mux2~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|Gates|Mux2~3 .lut_mask = 16'h7F80;
defparam \my_slc|d0|Gates|Mux2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y9_N12
cycloneive_lcell_comb \my_slc|d0|MDR_REG|DataOut[13]~10 (
// Equation(s):
// \my_slc|d0|MDR_REG|DataOut[13]~10_combout  = (\my_slc|d0|Gates|Mux13~10_combout  & ((\my_slc|d0|Gates|Mux2~3_combout ))) # (!\my_slc|d0|Gates|Mux13~10_combout  & (\my_slc|d0|Gates|Mux2~0_combout ))

	.dataa(\my_slc|d0|Gates|Mux13~10_combout ),
	.datab(\my_slc|d0|Gates|Mux2~0_combout ),
	.datac(gnd),
	.datad(\my_slc|d0|Gates|Mux2~3_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|MDR_REG|DataOut[13]~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MDR_REG|DataOut[13]~10 .lut_mask = 16'hEE44;
defparam \my_slc|d0|MDR_REG|DataOut[13]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y11_N24
cycloneive_lcell_comb \my_slc|d0|MAR_REG|DataOut~15 (
// Equation(s):
// \my_slc|d0|MAR_REG|DataOut~15_combout  = (\Reset~input_o  & \my_slc|d0|MDR_REG|DataOut[13]~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Reset~input_o ),
	.datad(\my_slc|d0|MDR_REG|DataOut[13]~10_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|MAR_REG|DataOut~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MAR_REG|DataOut~15 .lut_mask = 16'hF000;
defparam \my_slc|d0|MAR_REG|DataOut~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y11_N25
dffeas \my_slc|d0|IR_REG|DataOut[13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|MAR_REG|DataOut~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|IR_REG|DataOut[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|IR_REG|DataOut [13]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|IR_REG|DataOut[13] .is_wysiwyg = "true";
defparam \my_slc|d0|IR_REG|DataOut[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y7_N22
cycloneive_lcell_comb \my_slc|state_controller|Decoder0~3 (
// Equation(s):
// \my_slc|state_controller|Decoder0~3_combout  = (!\my_slc|d0|IR_REG|DataOut [12] & (\my_slc|d0|IR_REG|DataOut [15] & (!\my_slc|d0|IR_REG|DataOut [13] & \my_slc|d0|IR_REG|DataOut [14])))

	.dataa(\my_slc|d0|IR_REG|DataOut [12]),
	.datab(\my_slc|d0|IR_REG|DataOut [15]),
	.datac(\my_slc|d0|IR_REG|DataOut [13]),
	.datad(\my_slc|d0|IR_REG|DataOut [14]),
	.cin(gnd),
	.combout(\my_slc|state_controller|Decoder0~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|Decoder0~3 .lut_mask = 16'h0400;
defparam \my_slc|state_controller|Decoder0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y7_N12
cycloneive_lcell_comb \my_slc|state_controller|State~41 (
// Equation(s):
// \my_slc|state_controller|State~41_combout  = (\my_slc|state_controller|Decoder0~3_combout  & (\my_slc|state_controller|State.S_32~q  & \Reset~input_o ))

	.dataa(\my_slc|state_controller|Decoder0~3_combout ),
	.datab(gnd),
	.datac(\my_slc|state_controller|State.S_32~q ),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\my_slc|state_controller|State~41_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|State~41 .lut_mask = 16'hA000;
defparam \my_slc|state_controller|State~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y7_N13
dffeas \my_slc|state_controller|State.S_12 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|state_controller|State~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|state_controller|State.S_12~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|state_controller|State.S_12 .is_wysiwyg = "true";
defparam \my_slc|state_controller|State.S_12 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y7_N2
cycloneive_lcell_comb \my_slc|state_controller|WideOr26~0 (
// Equation(s):
// \my_slc|state_controller|WideOr26~0_combout  = (!\my_slc|state_controller|State.S_12~q  & (!\my_slc|state_controller|State.S_07~q  & !\my_slc|state_controller|State.S_06~q ))

	.dataa(\my_slc|state_controller|State.S_12~q ),
	.datab(\my_slc|state_controller|State.S_07~q ),
	.datac(gnd),
	.datad(\my_slc|state_controller|State.S_06~q ),
	.cin(gnd),
	.combout(\my_slc|state_controller|WideOr26~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|WideOr26~0 .lut_mask = 16'h0011;
defparam \my_slc|state_controller|WideOr26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y9_N16
cycloneive_lcell_comb \my_slc|d0|ADDR1_MUX|Output[0]~0 (
// Equation(s):
// \my_slc|d0|ADDR1_MUX|Output[0]~0_combout  = (\my_slc|state_controller|WideOr26~0_combout  & (\my_slc|d0|PC_REG|DataOut [0])) # (!\my_slc|state_controller|WideOr26~0_combout  & ((\my_slc|d0|SR1_MUX|Output[2]~2_combout )))

	.dataa(gnd),
	.datab(\my_slc|state_controller|WideOr26~0_combout ),
	.datac(\my_slc|d0|PC_REG|DataOut [0]),
	.datad(\my_slc|d0|SR1_MUX|Output[2]~2_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|ADDR1_MUX|Output[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|ADDR1_MUX|Output[0]~0 .lut_mask = 16'hF3C0;
defparam \my_slc|d0|ADDR1_MUX|Output[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y9_N10
cycloneive_lcell_comb \my_slc|d0|ADDR1_MUX|Output[0]~1 (
// Equation(s):
// \my_slc|d0|ADDR1_MUX|Output[0]~1_combout  = (\my_slc|state_controller|WideOr26~0_combout  & (\my_slc|d0|ADDR1_MUX|Output[0]~0_combout )) # (!\my_slc|state_controller|WideOr26~0_combout  & ((\my_slc|d0|ADDR1_MUX|Output[0]~0_combout  & 
// ((\my_slc|d0|REG_FILE|Mux15~1_combout ))) # (!\my_slc|d0|ADDR1_MUX|Output[0]~0_combout  & (\my_slc|d0|REG_FILE|Mux15~3_combout ))))

	.dataa(\my_slc|state_controller|WideOr26~0_combout ),
	.datab(\my_slc|d0|ADDR1_MUX|Output[0]~0_combout ),
	.datac(\my_slc|d0|REG_FILE|Mux15~3_combout ),
	.datad(\my_slc|d0|REG_FILE|Mux15~1_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|ADDR1_MUX|Output[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|ADDR1_MUX|Output[0]~1 .lut_mask = 16'hDC98;
defparam \my_slc|d0|ADDR1_MUX|Output[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y9_N28
cycloneive_lcell_comb \my_slc|d0|PC_REG|DataOut[10]~19 (
// Equation(s):
// \my_slc|d0|PC_REG|DataOut[10]~19_combout  = (\my_slc|state_controller|State.S_18~q ) # ((\my_slc|d0|PC_REG|DataOut[10]~18_combout ) # (!\Reset~input_o ))

	.dataa(\my_slc|state_controller|State.S_18~q ),
	.datab(gnd),
	.datac(\Reset~input_o ),
	.datad(\my_slc|d0|PC_REG|DataOut[10]~18_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|PC_REG|DataOut[10]~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|PC_REG|DataOut[10]~19 .lut_mask = 16'hFFAF;
defparam \my_slc|d0|PC_REG|DataOut[10]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y9_N1
dffeas \my_slc|d0|PC_REG|DataOut[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|PC_REG|DataOut[0]~16_combout ),
	.asdata(\my_slc|d0|ADDER_OUTPUT[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(\my_slc|d0|PC_REG|DataOut[10]~18_combout ),
	.ena(\my_slc|d0|PC_REG|DataOut[10]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|PC_REG|DataOut [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|PC_REG|DataOut[0] .is_wysiwyg = "true";
defparam \my_slc|d0|PC_REG|DataOut[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y9_N2
cycloneive_lcell_comb \my_slc|d0|PC_REG|DataOut[1]~20 (
// Equation(s):
// \my_slc|d0|PC_REG|DataOut[1]~20_combout  = (\my_slc|d0|PC_REG|DataOut [1] & (!\my_slc|d0|PC_REG|DataOut[0]~17 )) # (!\my_slc|d0|PC_REG|DataOut [1] & ((\my_slc|d0|PC_REG|DataOut[0]~17 ) # (GND)))
// \my_slc|d0|PC_REG|DataOut[1]~21  = CARRY((!\my_slc|d0|PC_REG|DataOut[0]~17 ) # (!\my_slc|d0|PC_REG|DataOut [1]))

	.dataa(gnd),
	.datab(\my_slc|d0|PC_REG|DataOut [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|d0|PC_REG|DataOut[0]~17 ),
	.combout(\my_slc|d0|PC_REG|DataOut[1]~20_combout ),
	.cout(\my_slc|d0|PC_REG|DataOut[1]~21 ));
// synopsys translate_off
defparam \my_slc|d0|PC_REG|DataOut[1]~20 .lut_mask = 16'h3C3F;
defparam \my_slc|d0|PC_REG|DataOut[1]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X77_Y9_N3
dffeas \my_slc|d0|PC_REG|DataOut[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|PC_REG|DataOut[1]~20_combout ),
	.asdata(\my_slc|d0|ADDER_OUTPUT[1]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(\my_slc|d0|PC_REG|DataOut[10]~18_combout ),
	.ena(\my_slc|d0|PC_REG|DataOut[10]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|PC_REG|DataOut [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|PC_REG|DataOut[1] .is_wysiwyg = "true";
defparam \my_slc|d0|PC_REG|DataOut[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y9_N4
cycloneive_lcell_comb \my_slc|d0|PC_REG|DataOut[2]~22 (
// Equation(s):
// \my_slc|d0|PC_REG|DataOut[2]~22_combout  = (\my_slc|d0|PC_REG|DataOut [2] & (\my_slc|d0|PC_REG|DataOut[1]~21  $ (GND))) # (!\my_slc|d0|PC_REG|DataOut [2] & (!\my_slc|d0|PC_REG|DataOut[1]~21  & VCC))
// \my_slc|d0|PC_REG|DataOut[2]~23  = CARRY((\my_slc|d0|PC_REG|DataOut [2] & !\my_slc|d0|PC_REG|DataOut[1]~21 ))

	.dataa(gnd),
	.datab(\my_slc|d0|PC_REG|DataOut [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|d0|PC_REG|DataOut[1]~21 ),
	.combout(\my_slc|d0|PC_REG|DataOut[2]~22_combout ),
	.cout(\my_slc|d0|PC_REG|DataOut[2]~23 ));
// synopsys translate_off
defparam \my_slc|d0|PC_REG|DataOut[2]~22 .lut_mask = 16'hC30C;
defparam \my_slc|d0|PC_REG|DataOut[2]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X77_Y9_N5
dffeas \my_slc|d0|PC_REG|DataOut[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|PC_REG|DataOut[2]~22_combout ),
	.asdata(\my_slc|d0|ADDER_OUTPUT[2]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(\my_slc|d0|PC_REG|DataOut[10]~18_combout ),
	.ena(\my_slc|d0|PC_REG|DataOut[10]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|PC_REG|DataOut [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|PC_REG|DataOut[2] .is_wysiwyg = "true";
defparam \my_slc|d0|PC_REG|DataOut[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y9_N6
cycloneive_lcell_comb \my_slc|d0|PC_REG|DataOut[3]~24 (
// Equation(s):
// \my_slc|d0|PC_REG|DataOut[3]~24_combout  = (\my_slc|d0|PC_REG|DataOut [3] & (!\my_slc|d0|PC_REG|DataOut[2]~23 )) # (!\my_slc|d0|PC_REG|DataOut [3] & ((\my_slc|d0|PC_REG|DataOut[2]~23 ) # (GND)))
// \my_slc|d0|PC_REG|DataOut[3]~25  = CARRY((!\my_slc|d0|PC_REG|DataOut[2]~23 ) # (!\my_slc|d0|PC_REG|DataOut [3]))

	.dataa(\my_slc|d0|PC_REG|DataOut [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|d0|PC_REG|DataOut[2]~23 ),
	.combout(\my_slc|d0|PC_REG|DataOut[3]~24_combout ),
	.cout(\my_slc|d0|PC_REG|DataOut[3]~25 ));
// synopsys translate_off
defparam \my_slc|d0|PC_REG|DataOut[3]~24 .lut_mask = 16'h5A5F;
defparam \my_slc|d0|PC_REG|DataOut[3]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X77_Y9_N7
dffeas \my_slc|d0|PC_REG|DataOut[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|PC_REG|DataOut[3]~24_combout ),
	.asdata(\my_slc|d0|ADDER_OUTPUT[3]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(\my_slc|d0|PC_REG|DataOut[10]~18_combout ),
	.ena(\my_slc|d0|PC_REG|DataOut[10]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|PC_REG|DataOut [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|PC_REG|DataOut[3] .is_wysiwyg = "true";
defparam \my_slc|d0|PC_REG|DataOut[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y9_N8
cycloneive_lcell_comb \my_slc|d0|PC_REG|DataOut[4]~26 (
// Equation(s):
// \my_slc|d0|PC_REG|DataOut[4]~26_combout  = (\my_slc|d0|PC_REG|DataOut [4] & (\my_slc|d0|PC_REG|DataOut[3]~25  $ (GND))) # (!\my_slc|d0|PC_REG|DataOut [4] & (!\my_slc|d0|PC_REG|DataOut[3]~25  & VCC))
// \my_slc|d0|PC_REG|DataOut[4]~27  = CARRY((\my_slc|d0|PC_REG|DataOut [4] & !\my_slc|d0|PC_REG|DataOut[3]~25 ))

	.dataa(gnd),
	.datab(\my_slc|d0|PC_REG|DataOut [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|d0|PC_REG|DataOut[3]~25 ),
	.combout(\my_slc|d0|PC_REG|DataOut[4]~26_combout ),
	.cout(\my_slc|d0|PC_REG|DataOut[4]~27 ));
// synopsys translate_off
defparam \my_slc|d0|PC_REG|DataOut[4]~26 .lut_mask = 16'hC30C;
defparam \my_slc|d0|PC_REG|DataOut[4]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X77_Y9_N9
dffeas \my_slc|d0|PC_REG|DataOut[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|PC_REG|DataOut[4]~26_combout ),
	.asdata(\my_slc|d0|ADDER_OUTPUT[4]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(\my_slc|d0|PC_REG|DataOut[10]~18_combout ),
	.ena(\my_slc|d0|PC_REG|DataOut[10]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|PC_REG|DataOut [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|PC_REG|DataOut[4] .is_wysiwyg = "true";
defparam \my_slc|d0|PC_REG|DataOut[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y9_N10
cycloneive_lcell_comb \my_slc|d0|PC_REG|DataOut[5]~28 (
// Equation(s):
// \my_slc|d0|PC_REG|DataOut[5]~28_combout  = (\my_slc|d0|PC_REG|DataOut [5] & (!\my_slc|d0|PC_REG|DataOut[4]~27 )) # (!\my_slc|d0|PC_REG|DataOut [5] & ((\my_slc|d0|PC_REG|DataOut[4]~27 ) # (GND)))
// \my_slc|d0|PC_REG|DataOut[5]~29  = CARRY((!\my_slc|d0|PC_REG|DataOut[4]~27 ) # (!\my_slc|d0|PC_REG|DataOut [5]))

	.dataa(\my_slc|d0|PC_REG|DataOut [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|d0|PC_REG|DataOut[4]~27 ),
	.combout(\my_slc|d0|PC_REG|DataOut[5]~28_combout ),
	.cout(\my_slc|d0|PC_REG|DataOut[5]~29 ));
// synopsys translate_off
defparam \my_slc|d0|PC_REG|DataOut[5]~28 .lut_mask = 16'h5A5F;
defparam \my_slc|d0|PC_REG|DataOut[5]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X77_Y9_N11
dffeas \my_slc|d0|PC_REG|DataOut[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|PC_REG|DataOut[5]~28_combout ),
	.asdata(\my_slc|d0|ADDER_OUTPUT[5]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(\my_slc|d0|PC_REG|DataOut[10]~18_combout ),
	.ena(\my_slc|d0|PC_REG|DataOut[10]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|PC_REG|DataOut [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|PC_REG|DataOut[5] .is_wysiwyg = "true";
defparam \my_slc|d0|PC_REG|DataOut[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y9_N12
cycloneive_lcell_comb \my_slc|d0|PC_REG|DataOut[6]~30 (
// Equation(s):
// \my_slc|d0|PC_REG|DataOut[6]~30_combout  = (\my_slc|d0|PC_REG|DataOut [6] & (\my_slc|d0|PC_REG|DataOut[5]~29  $ (GND))) # (!\my_slc|d0|PC_REG|DataOut [6] & (!\my_slc|d0|PC_REG|DataOut[5]~29  & VCC))
// \my_slc|d0|PC_REG|DataOut[6]~31  = CARRY((\my_slc|d0|PC_REG|DataOut [6] & !\my_slc|d0|PC_REG|DataOut[5]~29 ))

	.dataa(\my_slc|d0|PC_REG|DataOut [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|d0|PC_REG|DataOut[5]~29 ),
	.combout(\my_slc|d0|PC_REG|DataOut[6]~30_combout ),
	.cout(\my_slc|d0|PC_REG|DataOut[6]~31 ));
// synopsys translate_off
defparam \my_slc|d0|PC_REG|DataOut[6]~30 .lut_mask = 16'hA50A;
defparam \my_slc|d0|PC_REG|DataOut[6]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X77_Y9_N13
dffeas \my_slc|d0|PC_REG|DataOut[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|PC_REG|DataOut[6]~30_combout ),
	.asdata(\my_slc|d0|ADDER_OUTPUT[6]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(\my_slc|d0|PC_REG|DataOut[10]~18_combout ),
	.ena(\my_slc|d0|PC_REG|DataOut[10]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|PC_REG|DataOut [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|PC_REG|DataOut[6] .is_wysiwyg = "true";
defparam \my_slc|d0|PC_REG|DataOut[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y9_N14
cycloneive_lcell_comb \my_slc|d0|PC_REG|DataOut[7]~32 (
// Equation(s):
// \my_slc|d0|PC_REG|DataOut[7]~32_combout  = (\my_slc|d0|PC_REG|DataOut [7] & (!\my_slc|d0|PC_REG|DataOut[6]~31 )) # (!\my_slc|d0|PC_REG|DataOut [7] & ((\my_slc|d0|PC_REG|DataOut[6]~31 ) # (GND)))
// \my_slc|d0|PC_REG|DataOut[7]~33  = CARRY((!\my_slc|d0|PC_REG|DataOut[6]~31 ) # (!\my_slc|d0|PC_REG|DataOut [7]))

	.dataa(gnd),
	.datab(\my_slc|d0|PC_REG|DataOut [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|d0|PC_REG|DataOut[6]~31 ),
	.combout(\my_slc|d0|PC_REG|DataOut[7]~32_combout ),
	.cout(\my_slc|d0|PC_REG|DataOut[7]~33 ));
// synopsys translate_off
defparam \my_slc|d0|PC_REG|DataOut[7]~32 .lut_mask = 16'h3C3F;
defparam \my_slc|d0|PC_REG|DataOut[7]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X77_Y9_N15
dffeas \my_slc|d0|PC_REG|DataOut[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|PC_REG|DataOut[7]~32_combout ),
	.asdata(\my_slc|d0|ADDER_OUTPUT[7]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(\my_slc|d0|PC_REG|DataOut[10]~18_combout ),
	.ena(\my_slc|d0|PC_REG|DataOut[10]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|PC_REG|DataOut [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|PC_REG|DataOut[7] .is_wysiwyg = "true";
defparam \my_slc|d0|PC_REG|DataOut[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y9_N16
cycloneive_lcell_comb \my_slc|d0|PC_REG|DataOut[8]~34 (
// Equation(s):
// \my_slc|d0|PC_REG|DataOut[8]~34_combout  = (\my_slc|d0|PC_REG|DataOut [8] & (\my_slc|d0|PC_REG|DataOut[7]~33  $ (GND))) # (!\my_slc|d0|PC_REG|DataOut [8] & (!\my_slc|d0|PC_REG|DataOut[7]~33  & VCC))
// \my_slc|d0|PC_REG|DataOut[8]~35  = CARRY((\my_slc|d0|PC_REG|DataOut [8] & !\my_slc|d0|PC_REG|DataOut[7]~33 ))

	.dataa(gnd),
	.datab(\my_slc|d0|PC_REG|DataOut [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|d0|PC_REG|DataOut[7]~33 ),
	.combout(\my_slc|d0|PC_REG|DataOut[8]~34_combout ),
	.cout(\my_slc|d0|PC_REG|DataOut[8]~35 ));
// synopsys translate_off
defparam \my_slc|d0|PC_REG|DataOut[8]~34 .lut_mask = 16'hC30C;
defparam \my_slc|d0|PC_REG|DataOut[8]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X77_Y9_N17
dffeas \my_slc|d0|PC_REG|DataOut[8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|PC_REG|DataOut[8]~34_combout ),
	.asdata(\my_slc|d0|ADDER_OUTPUT[8]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(\my_slc|d0|PC_REG|DataOut[10]~18_combout ),
	.ena(\my_slc|d0|PC_REG|DataOut[10]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|PC_REG|DataOut [8]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|PC_REG|DataOut[8] .is_wysiwyg = "true";
defparam \my_slc|d0|PC_REG|DataOut[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y9_N18
cycloneive_lcell_comb \my_slc|d0|PC_REG|DataOut[9]~36 (
// Equation(s):
// \my_slc|d0|PC_REG|DataOut[9]~36_combout  = (\my_slc|d0|PC_REG|DataOut [9] & (!\my_slc|d0|PC_REG|DataOut[8]~35 )) # (!\my_slc|d0|PC_REG|DataOut [9] & ((\my_slc|d0|PC_REG|DataOut[8]~35 ) # (GND)))
// \my_slc|d0|PC_REG|DataOut[9]~37  = CARRY((!\my_slc|d0|PC_REG|DataOut[8]~35 ) # (!\my_slc|d0|PC_REG|DataOut [9]))

	.dataa(gnd),
	.datab(\my_slc|d0|PC_REG|DataOut [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|d0|PC_REG|DataOut[8]~35 ),
	.combout(\my_slc|d0|PC_REG|DataOut[9]~36_combout ),
	.cout(\my_slc|d0|PC_REG|DataOut[9]~37 ));
// synopsys translate_off
defparam \my_slc|d0|PC_REG|DataOut[9]~36 .lut_mask = 16'h3C3F;
defparam \my_slc|d0|PC_REG|DataOut[9]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X77_Y9_N19
dffeas \my_slc|d0|PC_REG|DataOut[9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|PC_REG|DataOut[9]~36_combout ),
	.asdata(\my_slc|d0|ADDER_OUTPUT[9]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(\my_slc|d0|PC_REG|DataOut[10]~18_combout ),
	.ena(\my_slc|d0|PC_REG|DataOut[10]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|PC_REG|DataOut [9]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|PC_REG|DataOut[9] .is_wysiwyg = "true";
defparam \my_slc|d0|PC_REG|DataOut[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y9_N20
cycloneive_lcell_comb \my_slc|d0|PC_REG|DataOut[10]~38 (
// Equation(s):
// \my_slc|d0|PC_REG|DataOut[10]~38_combout  = (\my_slc|d0|PC_REG|DataOut [10] & (\my_slc|d0|PC_REG|DataOut[9]~37  $ (GND))) # (!\my_slc|d0|PC_REG|DataOut [10] & (!\my_slc|d0|PC_REG|DataOut[9]~37  & VCC))
// \my_slc|d0|PC_REG|DataOut[10]~39  = CARRY((\my_slc|d0|PC_REG|DataOut [10] & !\my_slc|d0|PC_REG|DataOut[9]~37 ))

	.dataa(gnd),
	.datab(\my_slc|d0|PC_REG|DataOut [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|d0|PC_REG|DataOut[9]~37 ),
	.combout(\my_slc|d0|PC_REG|DataOut[10]~38_combout ),
	.cout(\my_slc|d0|PC_REG|DataOut[10]~39 ));
// synopsys translate_off
defparam \my_slc|d0|PC_REG|DataOut[10]~38 .lut_mask = 16'hC30C;
defparam \my_slc|d0|PC_REG|DataOut[10]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X77_Y9_N21
dffeas \my_slc|d0|PC_REG|DataOut[10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|PC_REG|DataOut[10]~38_combout ),
	.asdata(\my_slc|d0|ADDER_OUTPUT[10]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(\my_slc|d0|PC_REG|DataOut[10]~18_combout ),
	.ena(\my_slc|d0|PC_REG|DataOut[10]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|PC_REG|DataOut [10]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|PC_REG|DataOut[10] .is_wysiwyg = "true";
defparam \my_slc|d0|PC_REG|DataOut[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y9_N22
cycloneive_lcell_comb \my_slc|d0|PC_REG|DataOut[11]~40 (
// Equation(s):
// \my_slc|d0|PC_REG|DataOut[11]~40_combout  = (\my_slc|d0|PC_REG|DataOut [11] & (!\my_slc|d0|PC_REG|DataOut[10]~39 )) # (!\my_slc|d0|PC_REG|DataOut [11] & ((\my_slc|d0|PC_REG|DataOut[10]~39 ) # (GND)))
// \my_slc|d0|PC_REG|DataOut[11]~41  = CARRY((!\my_slc|d0|PC_REG|DataOut[10]~39 ) # (!\my_slc|d0|PC_REG|DataOut [11]))

	.dataa(\my_slc|d0|PC_REG|DataOut [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|d0|PC_REG|DataOut[10]~39 ),
	.combout(\my_slc|d0|PC_REG|DataOut[11]~40_combout ),
	.cout(\my_slc|d0|PC_REG|DataOut[11]~41 ));
// synopsys translate_off
defparam \my_slc|d0|PC_REG|DataOut[11]~40 .lut_mask = 16'h5A5F;
defparam \my_slc|d0|PC_REG|DataOut[11]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X77_Y9_N23
dffeas \my_slc|d0|PC_REG|DataOut[11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|PC_REG|DataOut[11]~40_combout ),
	.asdata(\my_slc|d0|ADDER_OUTPUT[11]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(\my_slc|d0|PC_REG|DataOut[10]~18_combout ),
	.ena(\my_slc|d0|PC_REG|DataOut[10]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|PC_REG|DataOut [11]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|PC_REG|DataOut[11] .is_wysiwyg = "true";
defparam \my_slc|d0|PC_REG|DataOut[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y9_N24
cycloneive_lcell_comb \my_slc|d0|PC_REG|DataOut[12]~42 (
// Equation(s):
// \my_slc|d0|PC_REG|DataOut[12]~42_combout  = (\my_slc|d0|PC_REG|DataOut [12] & (\my_slc|d0|PC_REG|DataOut[11]~41  $ (GND))) # (!\my_slc|d0|PC_REG|DataOut [12] & (!\my_slc|d0|PC_REG|DataOut[11]~41  & VCC))
// \my_slc|d0|PC_REG|DataOut[12]~43  = CARRY((\my_slc|d0|PC_REG|DataOut [12] & !\my_slc|d0|PC_REG|DataOut[11]~41 ))

	.dataa(gnd),
	.datab(\my_slc|d0|PC_REG|DataOut [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|d0|PC_REG|DataOut[11]~41 ),
	.combout(\my_slc|d0|PC_REG|DataOut[12]~42_combout ),
	.cout(\my_slc|d0|PC_REG|DataOut[12]~43 ));
// synopsys translate_off
defparam \my_slc|d0|PC_REG|DataOut[12]~42 .lut_mask = 16'hC30C;
defparam \my_slc|d0|PC_REG|DataOut[12]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X77_Y9_N25
dffeas \my_slc|d0|PC_REG|DataOut[12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|PC_REG|DataOut[12]~42_combout ),
	.asdata(\my_slc|d0|ADDER_OUTPUT[12]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(\my_slc|d0|PC_REG|DataOut[10]~18_combout ),
	.ena(\my_slc|d0|PC_REG|DataOut[10]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|PC_REG|DataOut [12]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|PC_REG|DataOut[12] .is_wysiwyg = "true";
defparam \my_slc|d0|PC_REG|DataOut[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y9_N26
cycloneive_lcell_comb \my_slc|d0|PC_REG|DataOut[13]~44 (
// Equation(s):
// \my_slc|d0|PC_REG|DataOut[13]~44_combout  = (\my_slc|d0|PC_REG|DataOut [13] & (!\my_slc|d0|PC_REG|DataOut[12]~43 )) # (!\my_slc|d0|PC_REG|DataOut [13] & ((\my_slc|d0|PC_REG|DataOut[12]~43 ) # (GND)))
// \my_slc|d0|PC_REG|DataOut[13]~45  = CARRY((!\my_slc|d0|PC_REG|DataOut[12]~43 ) # (!\my_slc|d0|PC_REG|DataOut [13]))

	.dataa(\my_slc|d0|PC_REG|DataOut [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|d0|PC_REG|DataOut[12]~43 ),
	.combout(\my_slc|d0|PC_REG|DataOut[13]~44_combout ),
	.cout(\my_slc|d0|PC_REG|DataOut[13]~45 ));
// synopsys translate_off
defparam \my_slc|d0|PC_REG|DataOut[13]~44 .lut_mask = 16'h5A5F;
defparam \my_slc|d0|PC_REG|DataOut[13]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X77_Y9_N27
dffeas \my_slc|d0|PC_REG|DataOut[13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|PC_REG|DataOut[13]~44_combout ),
	.asdata(\my_slc|d0|ADDER_OUTPUT[13]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(\my_slc|d0|PC_REG|DataOut[10]~18_combout ),
	.ena(\my_slc|d0|PC_REG|DataOut[10]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|PC_REG|DataOut [13]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|PC_REG|DataOut[13] .is_wysiwyg = "true";
defparam \my_slc|d0|PC_REG|DataOut[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y9_N28
cycloneive_lcell_comb \my_slc|d0|PC_REG|DataOut[14]~46 (
// Equation(s):
// \my_slc|d0|PC_REG|DataOut[14]~46_combout  = (\my_slc|d0|PC_REG|DataOut [14] & (\my_slc|d0|PC_REG|DataOut[13]~45  $ (GND))) # (!\my_slc|d0|PC_REG|DataOut [14] & (!\my_slc|d0|PC_REG|DataOut[13]~45  & VCC))
// \my_slc|d0|PC_REG|DataOut[14]~47  = CARRY((\my_slc|d0|PC_REG|DataOut [14] & !\my_slc|d0|PC_REG|DataOut[13]~45 ))

	.dataa(gnd),
	.datab(\my_slc|d0|PC_REG|DataOut [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|d0|PC_REG|DataOut[13]~45 ),
	.combout(\my_slc|d0|PC_REG|DataOut[14]~46_combout ),
	.cout(\my_slc|d0|PC_REG|DataOut[14]~47 ));
// synopsys translate_off
defparam \my_slc|d0|PC_REG|DataOut[14]~46 .lut_mask = 16'hC30C;
defparam \my_slc|d0|PC_REG|DataOut[14]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X77_Y9_N29
dffeas \my_slc|d0|PC_REG|DataOut[14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|PC_REG|DataOut[14]~46_combout ),
	.asdata(\my_slc|d0|ADDER_OUTPUT[14]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(\my_slc|d0|PC_REG|DataOut[10]~18_combout ),
	.ena(\my_slc|d0|PC_REG|DataOut[10]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|PC_REG|DataOut [14]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|PC_REG|DataOut[14] .is_wysiwyg = "true";
defparam \my_slc|d0|PC_REG|DataOut[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y9_N30
cycloneive_lcell_comb \my_slc|d0|PC_REG|DataOut[15]~48 (
// Equation(s):
// \my_slc|d0|PC_REG|DataOut[15]~48_combout  = \my_slc|d0|PC_REG|DataOut [15] $ (\my_slc|d0|PC_REG|DataOut[14]~47 )

	.dataa(\my_slc|d0|PC_REG|DataOut [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\my_slc|d0|PC_REG|DataOut[14]~47 ),
	.combout(\my_slc|d0|PC_REG|DataOut[15]~48_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|PC_REG|DataOut[15]~48 .lut_mask = 16'h5A5A;
defparam \my_slc|d0|PC_REG|DataOut[15]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y10_N6
cycloneive_lcell_comb \my_slc|d0|REG_FILE|regout~59 (
// Equation(s):
// \my_slc|d0|REG_FILE|regout~59_combout  = (\my_slc|d0|MDR_REG|DataOut[15]~12_combout  & ((\my_slc|state_controller|State.S_04~q ) # (\my_slc|state_controller|WideOr24~0_combout )))

	.dataa(gnd),
	.datab(\my_slc|state_controller|State.S_04~q ),
	.datac(\my_slc|state_controller|WideOr24~0_combout ),
	.datad(\my_slc|d0|MDR_REG|DataOut[15]~12_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|regout~59_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|regout~59 .lut_mask = 16'hFC00;
defparam \my_slc|d0|REG_FILE|regout~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y10_N3
dffeas \my_slc|d0|REG_FILE|regout[7][15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|REG_FILE|regout~59_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|REG_FILE|regout~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|REG_FILE|regout[7][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|regout[7][15] .is_wysiwyg = "true";
defparam \my_slc|d0|REG_FILE|regout[7][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y10_N25
dffeas \my_slc|d0|REG_FILE|regout[5][15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|REG_FILE|regout~59_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|REG_FILE|regout~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|REG_FILE|regout[5][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|regout[5][15] .is_wysiwyg = "true";
defparam \my_slc|d0|REG_FILE|regout[5][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y10_N14
cycloneive_lcell_comb \my_slc|d0|REG_FILE|regout[6][15]~feeder (
// Equation(s):
// \my_slc|d0|REG_FILE|regout[6][15]~feeder_combout  = \my_slc|d0|REG_FILE|regout~59_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|d0|REG_FILE|regout~59_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|regout[6][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|regout[6][15]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|d0|REG_FILE|regout[6][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y10_N15
dffeas \my_slc|d0|REG_FILE|regout[6][15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|REG_FILE|regout[6][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|REG_FILE|regout~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|REG_FILE|regout[6][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|regout[6][15] .is_wysiwyg = "true";
defparam \my_slc|d0|REG_FILE|regout[6][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y10_N19
dffeas \my_slc|d0|REG_FILE|regout[4][15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|REG_FILE|regout~59_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|REG_FILE|regout~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|REG_FILE|regout[4][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|regout[4][15] .is_wysiwyg = "true";
defparam \my_slc|d0|REG_FILE|regout[4][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y10_N18
cycloneive_lcell_comb \my_slc|d0|REG_FILE|Mux0~0 (
// Equation(s):
// \my_slc|d0|REG_FILE|Mux0~0_combout  = (\my_slc|d0|SR1_MUX|Output[0]~0_combout  & (((\my_slc|d0|SR1_MUX|Output[1]~1_combout )))) # (!\my_slc|d0|SR1_MUX|Output[0]~0_combout  & ((\my_slc|d0|SR1_MUX|Output[1]~1_combout  & (\my_slc|d0|REG_FILE|regout[6][15]~q 
// )) # (!\my_slc|d0|SR1_MUX|Output[1]~1_combout  & ((\my_slc|d0|REG_FILE|regout[4][15]~q )))))

	.dataa(\my_slc|d0|SR1_MUX|Output[0]~0_combout ),
	.datab(\my_slc|d0|REG_FILE|regout[6][15]~q ),
	.datac(\my_slc|d0|REG_FILE|regout[4][15]~q ),
	.datad(\my_slc|d0|SR1_MUX|Output[1]~1_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|Mux0~0 .lut_mask = 16'hEE50;
defparam \my_slc|d0|REG_FILE|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y10_N24
cycloneive_lcell_comb \my_slc|d0|REG_FILE|Mux0~1 (
// Equation(s):
// \my_slc|d0|REG_FILE|Mux0~1_combout  = (\my_slc|d0|SR1_MUX|Output[0]~0_combout  & ((\my_slc|d0|REG_FILE|Mux0~0_combout  & (\my_slc|d0|REG_FILE|regout[7][15]~q )) # (!\my_slc|d0|REG_FILE|Mux0~0_combout  & ((\my_slc|d0|REG_FILE|regout[5][15]~q ))))) # 
// (!\my_slc|d0|SR1_MUX|Output[0]~0_combout  & (((\my_slc|d0|REG_FILE|Mux0~0_combout ))))

	.dataa(\my_slc|d0|REG_FILE|regout[7][15]~q ),
	.datab(\my_slc|d0|SR1_MUX|Output[0]~0_combout ),
	.datac(\my_slc|d0|REG_FILE|regout[5][15]~q ),
	.datad(\my_slc|d0|REG_FILE|Mux0~0_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|Mux0~1 .lut_mask = 16'hBBC0;
defparam \my_slc|d0|REG_FILE|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y10_N17
dffeas \my_slc|d0|REG_FILE|regout[2][15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|REG_FILE|regout~59_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|REG_FILE|regout~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|REG_FILE|regout[2][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|regout[2][15] .is_wysiwyg = "true";
defparam \my_slc|d0|REG_FILE|regout[2][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y10_N7
dffeas \my_slc|d0|REG_FILE|regout[3][15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|REG_FILE|regout~59_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|REG_FILE|regout~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|REG_FILE|regout[3][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|regout[3][15] .is_wysiwyg = "true";
defparam \my_slc|d0|REG_FILE|regout[3][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y10_N15
dffeas \my_slc|d0|REG_FILE|regout[0][15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|REG_FILE|regout~59_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|REG_FILE|regout~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|REG_FILE|regout[0][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|regout[0][15] .is_wysiwyg = "true";
defparam \my_slc|d0|REG_FILE|regout[0][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y10_N28
cycloneive_lcell_comb \my_slc|d0|REG_FILE|regout[1][15]~feeder (
// Equation(s):
// \my_slc|d0|REG_FILE|regout[1][15]~feeder_combout  = \my_slc|d0|REG_FILE|regout~59_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|d0|REG_FILE|regout~59_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|regout[1][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|regout[1][15]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|d0|REG_FILE|regout[1][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y10_N29
dffeas \my_slc|d0|REG_FILE|regout[1][15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|REG_FILE|regout[1][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|REG_FILE|regout~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|REG_FILE|regout[1][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|regout[1][15] .is_wysiwyg = "true";
defparam \my_slc|d0|REG_FILE|regout[1][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y10_N14
cycloneive_lcell_comb \my_slc|d0|REG_FILE|Mux0~2 (
// Equation(s):
// \my_slc|d0|REG_FILE|Mux0~2_combout  = (\my_slc|d0|SR1_MUX|Output[0]~0_combout  & ((\my_slc|d0|SR1_MUX|Output[1]~1_combout ) # ((\my_slc|d0|REG_FILE|regout[1][15]~q )))) # (!\my_slc|d0|SR1_MUX|Output[0]~0_combout  & (!\my_slc|d0|SR1_MUX|Output[1]~1_combout 
//  & (\my_slc|d0|REG_FILE|regout[0][15]~q )))

	.dataa(\my_slc|d0|SR1_MUX|Output[0]~0_combout ),
	.datab(\my_slc|d0|SR1_MUX|Output[1]~1_combout ),
	.datac(\my_slc|d0|REG_FILE|regout[0][15]~q ),
	.datad(\my_slc|d0|REG_FILE|regout[1][15]~q ),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|Mux0~2 .lut_mask = 16'hBA98;
defparam \my_slc|d0|REG_FILE|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y10_N12
cycloneive_lcell_comb \my_slc|d0|REG_FILE|Mux0~3 (
// Equation(s):
// \my_slc|d0|REG_FILE|Mux0~3_combout  = (\my_slc|d0|SR1_MUX|Output[1]~1_combout  & ((\my_slc|d0|REG_FILE|Mux0~2_combout  & ((\my_slc|d0|REG_FILE|regout[3][15]~q ))) # (!\my_slc|d0|REG_FILE|Mux0~2_combout  & (\my_slc|d0|REG_FILE|regout[2][15]~q )))) # 
// (!\my_slc|d0|SR1_MUX|Output[1]~1_combout  & (((\my_slc|d0|REG_FILE|Mux0~2_combout ))))

	.dataa(\my_slc|d0|REG_FILE|regout[2][15]~q ),
	.datab(\my_slc|d0|REG_FILE|regout[3][15]~q ),
	.datac(\my_slc|d0|SR1_MUX|Output[1]~1_combout ),
	.datad(\my_slc|d0|REG_FILE|Mux0~2_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|Mux0~3 .lut_mask = 16'hCFA0;
defparam \my_slc|d0|REG_FILE|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y10_N30
cycloneive_lcell_comb \my_slc|d0|REG_FILE|Mux0~4 (
// Equation(s):
// \my_slc|d0|REG_FILE|Mux0~4_combout  = (\my_slc|d0|SR1_MUX|Output[2]~2_combout  & (\my_slc|d0|REG_FILE|Mux0~1_combout )) # (!\my_slc|d0|SR1_MUX|Output[2]~2_combout  & ((\my_slc|d0|REG_FILE|Mux0~3_combout )))

	.dataa(\my_slc|d0|SR1_MUX|Output[2]~2_combout ),
	.datab(\my_slc|d0|REG_FILE|Mux0~1_combout ),
	.datac(gnd),
	.datad(\my_slc|d0|REG_FILE|Mux0~3_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|REG_FILE|Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|REG_FILE|Mux0~4 .lut_mask = 16'hDD88;
defparam \my_slc|d0|REG_FILE|Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y9_N6
cycloneive_lcell_comb \my_slc|d0|ADDR1_MUX|Output[15]~18 (
// Equation(s):
// \my_slc|d0|ADDR1_MUX|Output[15]~18_combout  = (\my_slc|state_controller|WideOr26~0_combout  & (\my_slc|d0|PC_REG|DataOut [15])) # (!\my_slc|state_controller|WideOr26~0_combout  & ((\my_slc|d0|REG_FILE|Mux0~4_combout )))

	.dataa(\my_slc|state_controller|WideOr26~0_combout ),
	.datab(gnd),
	.datac(\my_slc|d0|PC_REG|DataOut [15]),
	.datad(\my_slc|d0|REG_FILE|Mux0~4_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|ADDR1_MUX|Output[15]~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|ADDR1_MUX|Output[15]~18 .lut_mask = 16'hF5A0;
defparam \my_slc|d0|ADDR1_MUX|Output[15]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y9_N30
cycloneive_lcell_comb \my_slc|d0|ADDER_OUTPUT[15]~30 (
// Equation(s):
// \my_slc|d0|ADDER_OUTPUT[15]~30_combout  = \my_slc|d0|ADDR2_MUX|Mux0~1_combout  $ (\my_slc|d0|ADDER_OUTPUT[14]~29  $ (\my_slc|d0|ADDR1_MUX|Output[15]~18_combout ))

	.dataa(gnd),
	.datab(\my_slc|d0|ADDR2_MUX|Mux0~1_combout ),
	.datac(gnd),
	.datad(\my_slc|d0|ADDR1_MUX|Output[15]~18_combout ),
	.cin(\my_slc|d0|ADDER_OUTPUT[14]~29 ),
	.combout(\my_slc|d0|ADDER_OUTPUT[15]~30_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|ADDER_OUTPUT[15]~30 .lut_mask = 16'hC33C;
defparam \my_slc|d0|ADDER_OUTPUT[15]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X77_Y9_N31
dffeas \my_slc|d0|PC_REG|DataOut[15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|PC_REG|DataOut[15]~48_combout ),
	.asdata(\my_slc|d0|ADDER_OUTPUT[15]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(\my_slc|d0|PC_REG|DataOut[10]~18_combout ),
	.ena(\my_slc|d0|PC_REG|DataOut[10]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|PC_REG|DataOut [15]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|PC_REG|DataOut[15] .is_wysiwyg = "true";
defparam \my_slc|d0|PC_REG|DataOut[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y7_N28
cycloneive_lcell_comb \my_slc|d0|MDR_REG|DataOut[15]~feeder (
// Equation(s):
// \my_slc|d0|MDR_REG|DataOut[15]~feeder_combout  = \my_slc|d0|MDR_REG|DataOut[15]~12_combout 

	.dataa(gnd),
	.datab(\my_slc|d0|MDR_REG|DataOut[15]~12_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_slc|d0|MDR_REG|DataOut[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MDR_REG|DataOut[15]~feeder .lut_mask = 16'hCCCC;
defparam \my_slc|d0|MDR_REG|DataOut[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X3_Y0_N15
cycloneive_io_ibuf \Data[15]~input (
	.i(Data[15]),
	.ibar(gnd),
	.o(\Data[15]~input_o ));
// synopsys translate_off
defparam \Data[15]~input .bus_hold = "false";
defparam \Data[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X79_Y7_N7
dffeas \my_slc|tr0|Data_read_buffer[15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_read_buffer [15]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_read_buffer[15] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_read_buffer[15] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y6_N15
cycloneive_io_ibuf \S[15]~input (
	.i(S[15]),
	.ibar(gnd),
	.o(\S[15]~input_o ));
// synopsys translate_off
defparam \S[15]~input .bus_hold = "false";
defparam \S[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X79_Y7_N6
cycloneive_lcell_comb \my_slc|d0|MDR_REG|DataOut~33 (
// Equation(s):
// \my_slc|d0|MDR_REG|DataOut~33_combout  = (!\my_slc|state_controller|Mem_WE~0_combout  & ((\my_slc|memory_subsystem|Equal0~4_combout  & ((\S[15]~input_o ))) # (!\my_slc|memory_subsystem|Equal0~4_combout  & (\my_slc|tr0|Data_read_buffer [15]))))

	.dataa(\my_slc|state_controller|Mem_WE~0_combout ),
	.datab(\my_slc|memory_subsystem|Equal0~4_combout ),
	.datac(\my_slc|tr0|Data_read_buffer [15]),
	.datad(\S[15]~input_o ),
	.cin(gnd),
	.combout(\my_slc|d0|MDR_REG|DataOut~33_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MDR_REG|DataOut~33 .lut_mask = 16'h5410;
defparam \my_slc|d0|MDR_REG|DataOut~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y7_N29
dffeas \my_slc|d0|MDR_REG|DataOut[15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|MDR_REG|DataOut[15]~feeder_combout ),
	.asdata(\my_slc|d0|MDR_REG|DataOut~33_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(\my_slc|state_controller|WideOr21~0_combout ),
	.ena(\my_slc|d0|MDR_REG|DataOut[9]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|MDR_REG|DataOut [15]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|MDR_REG|DataOut[15] .is_wysiwyg = "true";
defparam \my_slc|d0|MDR_REG|DataOut[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y4_N10
cycloneive_lcell_comb \my_slc|d0|Gates|Mux0~0 (
// Equation(s):
// \my_slc|d0|Gates|Mux0~0_combout  = (\my_slc|d0|Gates|Mux12~0_combout  & ((\my_slc|state_controller|GateMDR~combout  & ((\my_slc|d0|MDR_REG|DataOut [15]))) # (!\my_slc|state_controller|GateMDR~combout  & (\my_slc|d0|PC_REG|DataOut [15]))))

	.dataa(\my_slc|state_controller|GateMDR~combout ),
	.datab(\my_slc|d0|PC_REG|DataOut [15]),
	.datac(\my_slc|d0|Gates|Mux12~0_combout ),
	.datad(\my_slc|d0|MDR_REG|DataOut [15]),
	.cin(gnd),
	.combout(\my_slc|d0|Gates|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|Gates|Mux0~0 .lut_mask = 16'hE040;
defparam \my_slc|d0|Gates|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y8_N30
cycloneive_lcell_comb \my_slc|d0|new_ALU|Add0~30 (
// Equation(s):
// \my_slc|d0|new_ALU|Add0~30_combout  = \my_slc|d0|new_ALU|Add0~29  $ (\my_slc|d0|REG_FILE|Mux0~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|d0|REG_FILE|Mux0~4_combout ),
	.cin(\my_slc|d0|new_ALU|Add0~29 ),
	.combout(\my_slc|d0|new_ALU|Add0~30_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|new_ALU|Add0~30 .lut_mask = 16'h0FF0;
defparam \my_slc|d0|new_ALU|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X76_Y7_N28
cycloneive_lcell_comb \my_slc|d0|Gates|Mux0~1 (
// Equation(s):
// \my_slc|d0|Gates|Mux0~1_combout  = (!\my_slc|state_controller|GateMDR~combout  & (!\my_slc|state_controller|State.S_04~q  & (!\my_slc|state_controller|State.S_18~q  & \my_slc|d0|ADDER_OUTPUT[15]~30_combout )))

	.dataa(\my_slc|state_controller|GateMDR~combout ),
	.datab(\my_slc|state_controller|State.S_04~q ),
	.datac(\my_slc|state_controller|State.S_18~q ),
	.datad(\my_slc|d0|ADDER_OUTPUT[15]~30_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|Gates|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|Gates|Mux0~1 .lut_mask = 16'h0100;
defparam \my_slc|d0|Gates|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y7_N6
cycloneive_lcell_comb \my_slc|d0|Gates|Mux0~2 (
// Equation(s):
// \my_slc|d0|Gates|Mux0~2_combout  = (\my_slc|d0|Gates|Mux3~2_combout  & (\my_slc|d0|Gates|Mux3~3_combout  & (\my_slc|d0|new_ALU|Add0~30_combout ))) # (!\my_slc|d0|Gates|Mux3~2_combout  & (((\my_slc|d0|Gates|Mux0~1_combout )) # 
// (!\my_slc|d0|Gates|Mux3~3_combout )))

	.dataa(\my_slc|d0|Gates|Mux3~2_combout ),
	.datab(\my_slc|d0|Gates|Mux3~3_combout ),
	.datac(\my_slc|d0|new_ALU|Add0~30_combout ),
	.datad(\my_slc|d0|Gates|Mux0~1_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|Gates|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|Gates|Mux0~2 .lut_mask = 16'hD591;
defparam \my_slc|d0|Gates|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y7_N20
cycloneive_lcell_comb \my_slc|d0|Gates|Mux0~3 (
// Equation(s):
// \my_slc|d0|Gates|Mux0~3_combout  = \my_slc|d0|Gates|Mux0~2_combout  $ (((\my_slc|d0|Gates|Mux3~0_combout  & (\my_slc|d0|REG_FILE|Mux0~4_combout  & \my_slc|state_controller|ALUK [1]))))

	.dataa(\my_slc|d0|Gates|Mux3~0_combout ),
	.datab(\my_slc|d0|REG_FILE|Mux0~4_combout ),
	.datac(\my_slc|state_controller|ALUK [1]),
	.datad(\my_slc|d0|Gates|Mux0~2_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|Gates|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|Gates|Mux0~3 .lut_mask = 16'h7F80;
defparam \my_slc|d0|Gates|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y7_N0
cycloneive_lcell_comb \my_slc|d0|MDR_REG|DataOut[15]~12 (
// Equation(s):
// \my_slc|d0|MDR_REG|DataOut[15]~12_combout  = (\my_slc|d0|Gates|Mux13~10_combout  & ((\my_slc|d0|Gates|Mux0~3_combout ))) # (!\my_slc|d0|Gates|Mux13~10_combout  & (\my_slc|d0|Gates|Mux0~0_combout ))

	.dataa(\my_slc|d0|Gates|Mux13~10_combout ),
	.datab(gnd),
	.datac(\my_slc|d0|Gates|Mux0~0_combout ),
	.datad(\my_slc|d0|Gates|Mux0~3_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|MDR_REG|DataOut[15]~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MDR_REG|DataOut[15]~12 .lut_mask = 16'hFA50;
defparam \my_slc|d0|MDR_REG|DataOut[15]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y7_N2
cycloneive_lcell_comb \my_slc|d0|MAR_REG|DataOut~17 (
// Equation(s):
// \my_slc|d0|MAR_REG|DataOut~17_combout  = (\Reset~input_o  & \my_slc|d0|MDR_REG|DataOut[15]~12_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Reset~input_o ),
	.datad(\my_slc|d0|MDR_REG|DataOut[15]~12_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|MAR_REG|DataOut~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MAR_REG|DataOut~17 .lut_mask = 16'hF000;
defparam \my_slc|d0|MAR_REG|DataOut~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y7_N3
dffeas \my_slc|d0|IR_REG|DataOut[15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|MAR_REG|DataOut~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|IR_REG|DataOut[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|IR_REG|DataOut [15]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|IR_REG|DataOut[15] .is_wysiwyg = "true";
defparam \my_slc|d0|IR_REG|DataOut[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y7_N12
cycloneive_lcell_comb \my_slc|state_controller|Decoder0~7 (
// Equation(s):
// \my_slc|state_controller|Decoder0~7_combout  = (!\my_slc|d0|IR_REG|DataOut [12] & (!\my_slc|d0|IR_REG|DataOut [15] & (!\my_slc|d0|IR_REG|DataOut [13] & \my_slc|d0|IR_REG|DataOut [14])))

	.dataa(\my_slc|d0|IR_REG|DataOut [12]),
	.datab(\my_slc|d0|IR_REG|DataOut [15]),
	.datac(\my_slc|d0|IR_REG|DataOut [13]),
	.datad(\my_slc|d0|IR_REG|DataOut [14]),
	.cin(gnd),
	.combout(\my_slc|state_controller|Decoder0~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|Decoder0~7 .lut_mask = 16'h0100;
defparam \my_slc|state_controller|Decoder0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y7_N0
cycloneive_lcell_comb \my_slc|state_controller|State~46 (
// Equation(s):
// \my_slc|state_controller|State~46_combout  = (\Reset~input_o  & (\my_slc|state_controller|State.S_32~q  & \my_slc|state_controller|Decoder0~7_combout ))

	.dataa(gnd),
	.datab(\Reset~input_o ),
	.datac(\my_slc|state_controller|State.S_32~q ),
	.datad(\my_slc|state_controller|Decoder0~7_combout ),
	.cin(gnd),
	.combout(\my_slc|state_controller|State~46_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|State~46 .lut_mask = 16'hC000;
defparam \my_slc|state_controller|State~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y7_N1
dffeas \my_slc|state_controller|State.S_04 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|state_controller|State~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|state_controller|State.S_04~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|state_controller|State.S_04 .is_wysiwyg = "true";
defparam \my_slc|state_controller|State.S_04 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y7_N8
cycloneive_lcell_comb \my_slc|state_controller|State~37 (
// Equation(s):
// \my_slc|state_controller|State~37_combout  = (\my_slc|state_controller|State.S_04~q  & \Reset~input_o )

	.dataa(gnd),
	.datab(\my_slc|state_controller|State.S_04~q ),
	.datac(\Reset~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_slc|state_controller|State~37_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|State~37 .lut_mask = 16'hC0C0;
defparam \my_slc|state_controller|State~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y7_N9
dffeas \my_slc|state_controller|State.S_21 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|state_controller|State~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|state_controller|State.S_21~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|state_controller|State.S_21 .is_wysiwyg = "true";
defparam \my_slc|state_controller|State.S_21 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y7_N10
cycloneive_lcell_comb \my_slc|d0|PC_REG|DataOut[10]~18 (
// Equation(s):
// \my_slc|d0|PC_REG|DataOut[10]~18_combout  = (\my_slc|state_controller|State.S_21~q ) # ((\my_slc|state_controller|State.S_22~q ) # (\my_slc|state_controller|State.S_12~q ))

	.dataa(gnd),
	.datab(\my_slc|state_controller|State.S_21~q ),
	.datac(\my_slc|state_controller|State.S_22~q ),
	.datad(\my_slc|state_controller|State.S_12~q ),
	.cin(gnd),
	.combout(\my_slc|d0|PC_REG|DataOut[10]~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|PC_REG|DataOut[10]~18 .lut_mask = 16'hFFFC;
defparam \my_slc|d0|PC_REG|DataOut[10]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y42_N15
cycloneive_io_ibuf \Continue~input (
	.i(\Continue ),
	.ibar(gnd),
	.o(\Continue~input_o ));
// synopsys translate_off
defparam \Continue~input .bus_hold = "false";
defparam \Continue~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X76_Y7_N24
cycloneive_lcell_comb \my_slc|state_controller|Decoder0~0 (
// Equation(s):
// \my_slc|state_controller|Decoder0~0_combout  = (\my_slc|d0|IR_REG|DataOut [12] & (\my_slc|d0|IR_REG|DataOut [15] & (!\my_slc|d0|IR_REG|DataOut [13] & \my_slc|d0|IR_REG|DataOut [14])))

	.dataa(\my_slc|d0|IR_REG|DataOut [12]),
	.datab(\my_slc|d0|IR_REG|DataOut [15]),
	.datac(\my_slc|d0|IR_REG|DataOut [13]),
	.datad(\my_slc|d0|IR_REG|DataOut [14]),
	.cin(gnd),
	.combout(\my_slc|state_controller|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|Decoder0~0 .lut_mask = 16'h0800;
defparam \my_slc|state_controller|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y7_N8
cycloneive_lcell_comb \my_slc|state_controller|Selector0~0 (
// Equation(s):
// \my_slc|state_controller|Selector0~0_combout  = (\Continue~input_o  & ((\my_slc|state_controller|State.PauseIR1~q ) # ((\my_slc|state_controller|State.S_32~q  & \my_slc|state_controller|Decoder0~0_combout )))) # (!\Continue~input_o  & 
// (\my_slc|state_controller|State.S_32~q  & ((\my_slc|state_controller|Decoder0~0_combout ))))

	.dataa(\Continue~input_o ),
	.datab(\my_slc|state_controller|State.S_32~q ),
	.datac(\my_slc|state_controller|State.PauseIR1~q ),
	.datad(\my_slc|state_controller|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\my_slc|state_controller|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|Selector0~0 .lut_mask = 16'hECA0;
defparam \my_slc|state_controller|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y7_N9
dffeas \my_slc|state_controller|State.PauseIR1 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|state_controller|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|state_controller|State.PauseIR1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|state_controller|State.PauseIR1 .is_wysiwyg = "true";
defparam \my_slc|state_controller|State.PauseIR1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y7_N12
cycloneive_lcell_comb \my_slc|state_controller|State~51 (
// Equation(s):
// \my_slc|state_controller|State~51_combout  = (\Reset~input_o  & (!\Continue~input_o  & ((\my_slc|state_controller|State.PauseIR1~q ) # (\my_slc|state_controller|State.PauseIR2~q ))))

	.dataa(\my_slc|state_controller|State.PauseIR1~q ),
	.datab(\Reset~input_o ),
	.datac(\my_slc|state_controller|State.PauseIR2~q ),
	.datad(\Continue~input_o ),
	.cin(gnd),
	.combout(\my_slc|state_controller|State~51_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|State~51 .lut_mask = 16'h00C8;
defparam \my_slc|state_controller|State~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y7_N13
dffeas \my_slc|state_controller|State.PauseIR2 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|state_controller|State~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|state_controller|State.PauseIR2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|state_controller|State.PauseIR2 .is_wysiwyg = "true";
defparam \my_slc|state_controller|State.PauseIR2 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y35_N22
cycloneive_io_ibuf \Run~input (
	.i(Run),
	.ibar(gnd),
	.o(\Run~input_o ));
// synopsys translate_off
defparam \Run~input .bus_hold = "false";
defparam \Run~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X77_Y7_N14
cycloneive_lcell_comb \my_slc|state_controller|State~52 (
// Equation(s):
// \my_slc|state_controller|State~52_combout  = (\Reset~input_o  & ((\my_slc|state_controller|State.Halted~q ) # (!\Run~input_o )))

	.dataa(\Run~input_o ),
	.datab(\Reset~input_o ),
	.datac(\my_slc|state_controller|State.Halted~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_slc|state_controller|State~52_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|State~52 .lut_mask = 16'hC4C4;
defparam \my_slc|state_controller|State~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y7_N15
dffeas \my_slc|state_controller|State.Halted (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|state_controller|State~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|state_controller|State.Halted~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|state_controller|State.Halted .is_wysiwyg = "true";
defparam \my_slc|state_controller|State.Halted .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y7_N4
cycloneive_lcell_comb \my_slc|state_controller|Selector2~2 (
// Equation(s):
// \my_slc|state_controller|Selector2~2_combout  = (\my_slc|state_controller|State.PauseIR2~q  & ((\Continue~input_o ) # ((!\my_slc|state_controller|State.Halted~q  & !\Run~input_o )))) # (!\my_slc|state_controller|State.PauseIR2~q  & 
// (!\my_slc|state_controller|State.Halted~q  & (!\Run~input_o )))

	.dataa(\my_slc|state_controller|State.PauseIR2~q ),
	.datab(\my_slc|state_controller|State.Halted~q ),
	.datac(\Run~input_o ),
	.datad(\Continue~input_o ),
	.cin(gnd),
	.combout(\my_slc|state_controller|Selector2~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|Selector2~2 .lut_mask = 16'hAB03;
defparam \my_slc|state_controller|Selector2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y7_N30
cycloneive_lcell_comb \my_slc|state_controller|WideOr0~0 (
// Equation(s):
// \my_slc|state_controller|WideOr0~0_combout  = (\my_slc|d0|IR_REG|DataOut [15] & ((\my_slc|d0|IR_REG|DataOut [13]) # ((!\my_slc|d0|IR_REG|DataOut [12] & !\my_slc|d0|IR_REG|DataOut [14])))) # (!\my_slc|d0|IR_REG|DataOut [15] & (((\my_slc|d0|IR_REG|DataOut 
// [13] & !\my_slc|d0|IR_REG|DataOut [14]))))

	.dataa(\my_slc|d0|IR_REG|DataOut [12]),
	.datab(\my_slc|d0|IR_REG|DataOut [15]),
	.datac(\my_slc|d0|IR_REG|DataOut [13]),
	.datad(\my_slc|d0|IR_REG|DataOut [14]),
	.cin(gnd),
	.combout(\my_slc|state_controller|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|WideOr0~0 .lut_mask = 16'hC0F4;
defparam \my_slc|state_controller|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y7_N28
cycloneive_lcell_comb \my_slc|state_controller|Selector2~0 (
// Equation(s):
// \my_slc|state_controller|Selector2~0_combout  = (!\my_slc|d0|BENABLE|DataOut~q  & \my_slc|state_controller|State.S_00~q )

	.dataa(gnd),
	.datab(\my_slc|d0|BENABLE|DataOut~q ),
	.datac(gnd),
	.datad(\my_slc|state_controller|State.S_00~q ),
	.cin(gnd),
	.combout(\my_slc|state_controller|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|Selector2~0 .lut_mask = 16'h3300;
defparam \my_slc|state_controller|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y7_N30
cycloneive_lcell_comb \my_slc|state_controller|Selector2~1 (
// Equation(s):
// \my_slc|state_controller|Selector2~1_combout  = (\my_slc|state_controller|WideOr24~0_combout ) # ((\my_slc|state_controller|Selector2~0_combout ) # ((\my_slc|state_controller|WideOr0~0_combout  & \my_slc|state_controller|State.S_32~q )))

	.dataa(\my_slc|state_controller|WideOr24~0_combout ),
	.datab(\my_slc|state_controller|WideOr0~0_combout ),
	.datac(\my_slc|state_controller|State.S_32~q ),
	.datad(\my_slc|state_controller|Selector2~0_combout ),
	.cin(gnd),
	.combout(\my_slc|state_controller|Selector2~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|Selector2~1 .lut_mask = 16'hFFEA;
defparam \my_slc|state_controller|Selector2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y7_N2
cycloneive_lcell_comb \my_slc|state_controller|Selector2~3 (
// Equation(s):
// \my_slc|state_controller|Selector2~3_combout  = (\my_slc|d0|PC_REG|DataOut[10]~18_combout ) # ((\my_slc|state_controller|Selector2~2_combout ) # ((\my_slc|state_controller|Selector2~1_combout ) # (\my_slc|state_controller|State.S_16_2~q )))

	.dataa(\my_slc|d0|PC_REG|DataOut[10]~18_combout ),
	.datab(\my_slc|state_controller|Selector2~2_combout ),
	.datac(\my_slc|state_controller|Selector2~1_combout ),
	.datad(\my_slc|state_controller|State.S_16_2~q ),
	.cin(gnd),
	.combout(\my_slc|state_controller|Selector2~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|Selector2~3 .lut_mask = 16'hFFFE;
defparam \my_slc|state_controller|Selector2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y7_N3
dffeas \my_slc|state_controller|State.S_18 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|state_controller|Selector2~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|state_controller|State.S_18~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|state_controller|State.S_18 .is_wysiwyg = "true";
defparam \my_slc|state_controller|State.S_18 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y6_N28
cycloneive_lcell_comb \my_slc|state_controller|State~33 (
// Equation(s):
// \my_slc|state_controller|State~33_combout  = (\Reset~input_o  & \my_slc|state_controller|State.S_18~q )

	.dataa(\Reset~input_o ),
	.datab(gnd),
	.datac(\my_slc|state_controller|State.S_18~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_slc|state_controller|State~33_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|State~33 .lut_mask = 16'hA0A0;
defparam \my_slc|state_controller|State~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y6_N29
dffeas \my_slc|state_controller|State.S_33_1 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|state_controller|State~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|state_controller|State.S_33_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|state_controller|State.S_33_1 .is_wysiwyg = "true";
defparam \my_slc|state_controller|State.S_33_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y6_N4
cycloneive_lcell_comb \my_slc|state_controller|State~31 (
// Equation(s):
// \my_slc|state_controller|State~31_combout  = (\Reset~input_o  & \my_slc|state_controller|State.S_33_1~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Reset~input_o ),
	.datad(\my_slc|state_controller|State.S_33_1~q ),
	.cin(gnd),
	.combout(\my_slc|state_controller|State~31_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|State~31 .lut_mask = 16'hF000;
defparam \my_slc|state_controller|State~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y6_N5
dffeas \my_slc|state_controller|State.S_33_2 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|state_controller|State~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|state_controller|State.S_33_2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|state_controller|State.S_33_2 .is_wysiwyg = "true";
defparam \my_slc|state_controller|State.S_33_2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y6_N2
cycloneive_lcell_comb \my_slc|state_controller|State~47 (
// Equation(s):
// \my_slc|state_controller|State~47_combout  = (\my_slc|state_controller|State.S_33_2~q  & \Reset~input_o )

	.dataa(gnd),
	.datab(\my_slc|state_controller|State.S_33_2~q ),
	.datac(\Reset~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_slc|state_controller|State~47_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|State~47 .lut_mask = 16'hC0C0;
defparam \my_slc|state_controller|State~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y7_N21
dffeas \my_slc|state_controller|State.S_35 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|state_controller|State~47_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|state_controller|State.S_35~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|state_controller|State.S_35 .is_wysiwyg = "true";
defparam \my_slc|state_controller|State.S_35 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y7_N14
cycloneive_lcell_comb \my_slc|state_controller|State~49 (
// Equation(s):
// \my_slc|state_controller|State~49_combout  = (\Reset~input_o  & \my_slc|state_controller|State.S_35~q )

	.dataa(gnd),
	.datab(\Reset~input_o ),
	.datac(gnd),
	.datad(\my_slc|state_controller|State.S_35~q ),
	.cin(gnd),
	.combout(\my_slc|state_controller|State~49_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|State~49 .lut_mask = 16'hCC00;
defparam \my_slc|state_controller|State~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y7_N15
dffeas \my_slc|state_controller|State.S_32 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|state_controller|State~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|state_controller|State.S_32~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|state_controller|State.S_32 .is_wysiwyg = "true";
defparam \my_slc|state_controller|State.S_32 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y7_N10
cycloneive_lcell_comb \my_slc|state_controller|Decoder0~1 (
// Equation(s):
// \my_slc|state_controller|Decoder0~1_combout  = (!\my_slc|d0|IR_REG|DataOut [12] & (!\my_slc|d0|IR_REG|DataOut [15] & (\my_slc|d0|IR_REG|DataOut [13] & \my_slc|d0|IR_REG|DataOut [14])))

	.dataa(\my_slc|d0|IR_REG|DataOut [12]),
	.datab(\my_slc|d0|IR_REG|DataOut [15]),
	.datac(\my_slc|d0|IR_REG|DataOut [13]),
	.datad(\my_slc|d0|IR_REG|DataOut [14]),
	.cin(gnd),
	.combout(\my_slc|state_controller|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|Decoder0~1 .lut_mask = 16'h1000;
defparam \my_slc|state_controller|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y7_N22
cycloneive_lcell_comb \my_slc|state_controller|State~39 (
// Equation(s):
// \my_slc|state_controller|State~39_combout  = (\Reset~input_o  & (\my_slc|state_controller|State.S_32~q  & \my_slc|state_controller|Decoder0~1_combout ))

	.dataa(gnd),
	.datab(\Reset~input_o ),
	.datac(\my_slc|state_controller|State.S_32~q ),
	.datad(\my_slc|state_controller|Decoder0~1_combout ),
	.cin(gnd),
	.combout(\my_slc|state_controller|State~39_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|State~39 .lut_mask = 16'hC000;
defparam \my_slc|state_controller|State~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y7_N21
dffeas \my_slc|state_controller|State.S_06 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|state_controller|State~39_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|state_controller|State.S_06~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|state_controller|State.S_06 .is_wysiwyg = "true";
defparam \my_slc|state_controller|State.S_06 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y6_N22
cycloneive_lcell_comb \my_slc|state_controller|State~34 (
// Equation(s):
// \my_slc|state_controller|State~34_combout  = (\Reset~input_o  & \my_slc|state_controller|State.S_06~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Reset~input_o ),
	.datad(\my_slc|state_controller|State.S_06~q ),
	.cin(gnd),
	.combout(\my_slc|state_controller|State~34_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|State~34 .lut_mask = 16'hF000;
defparam \my_slc|state_controller|State~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y6_N23
dffeas \my_slc|state_controller|State.S_25_1 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|state_controller|State~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|state_controller|State.S_25_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|state_controller|State.S_25_1 .is_wysiwyg = "true";
defparam \my_slc|state_controller|State.S_25_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y6_N30
cycloneive_lcell_comb \my_slc|state_controller|State~32 (
// Equation(s):
// \my_slc|state_controller|State~32_combout  = (\Reset~input_o  & \my_slc|state_controller|State.S_25_1~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Reset~input_o ),
	.datad(\my_slc|state_controller|State.S_25_1~q ),
	.cin(gnd),
	.combout(\my_slc|state_controller|State~32_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|State~32 .lut_mask = 16'hF000;
defparam \my_slc|state_controller|State~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y6_N31
dffeas \my_slc|state_controller|State.S_25_2 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|state_controller|State~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|state_controller|State.S_25_2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|state_controller|State.S_25_2 .is_wysiwyg = "true";
defparam \my_slc|state_controller|State.S_25_2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y6_N16
cycloneive_lcell_comb \my_slc|state_controller|State~48 (
// Equation(s):
// \my_slc|state_controller|State~48_combout  = (\my_slc|state_controller|State.S_25_2~q  & \Reset~input_o )

	.dataa(\my_slc|state_controller|State.S_25_2~q ),
	.datab(gnd),
	.datac(\Reset~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_slc|state_controller|State~48_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|State~48 .lut_mask = 16'hA0A0;
defparam \my_slc|state_controller|State~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y7_N18
cycloneive_lcell_comb \my_slc|state_controller|State.S_27~feeder (
// Equation(s):
// \my_slc|state_controller|State.S_27~feeder_combout  = \my_slc|state_controller|State~48_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|state_controller|State~48_combout ),
	.cin(gnd),
	.combout(\my_slc|state_controller|State.S_27~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|State.S_27~feeder .lut_mask = 16'hFF00;
defparam \my_slc|state_controller|State.S_27~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y7_N19
dffeas \my_slc|state_controller|State.S_27 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|state_controller|State.S_27~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|state_controller|State.S_27~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|state_controller|State.S_27 .is_wysiwyg = "true";
defparam \my_slc|state_controller|State.S_27 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y7_N0
cycloneive_lcell_comb \my_slc|state_controller|GateMDR (
// Equation(s):
// \my_slc|state_controller|GateMDR~combout  = (\my_slc|state_controller|State.S_27~q ) # (\my_slc|state_controller|State.S_35~q )

	.dataa(gnd),
	.datab(\my_slc|state_controller|State.S_27~q ),
	.datac(gnd),
	.datad(\my_slc|state_controller|State.S_35~q ),
	.cin(gnd),
	.combout(\my_slc|state_controller|GateMDR~combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|GateMDR .lut_mask = 16'hFFCC;
defparam \my_slc|state_controller|GateMDR .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y7_N15
cycloneive_io_ibuf \S[12]~input (
	.i(S[12]),
	.ibar(gnd),
	.o(\S[12]~input_o ));
// synopsys translate_off
defparam \S[12]~input .bus_hold = "false";
defparam \S[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y7_N8
cycloneive_io_ibuf \Data[12]~input (
	.i(Data[12]),
	.ibar(gnd),
	.o(\Data[12]~input_o ));
// synopsys translate_off
defparam \Data[12]~input .bus_hold = "false";
defparam \Data[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X79_Y7_N9
dffeas \my_slc|tr0|Data_read_buffer[12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_read_buffer [12]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_read_buffer[12] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_read_buffer[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y7_N8
cycloneive_lcell_comb \my_slc|d0|MDR_REG|DataOut~30 (
// Equation(s):
// \my_slc|d0|MDR_REG|DataOut~30_combout  = (!\my_slc|state_controller|Mem_WE~0_combout  & ((\my_slc|memory_subsystem|Equal0~4_combout  & (\S[12]~input_o )) # (!\my_slc|memory_subsystem|Equal0~4_combout  & ((\my_slc|tr0|Data_read_buffer [12])))))

	.dataa(\my_slc|state_controller|Mem_WE~0_combout ),
	.datab(\S[12]~input_o ),
	.datac(\my_slc|tr0|Data_read_buffer [12]),
	.datad(\my_slc|memory_subsystem|Equal0~4_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|MDR_REG|DataOut~30_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MDR_REG|DataOut~30 .lut_mask = 16'h4450;
defparam \my_slc|d0|MDR_REG|DataOut~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y11_N13
dffeas \my_slc|d0|MDR_REG|DataOut[12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|MDR_REG|DataOut[12]~9_combout ),
	.asdata(\my_slc|d0|MDR_REG|DataOut~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(\my_slc|state_controller|WideOr21~0_combout ),
	.ena(\my_slc|d0|MDR_REG|DataOut[9]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|MDR_REG|DataOut [12]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|MDR_REG|DataOut[12] .is_wysiwyg = "true";
defparam \my_slc|d0|MDR_REG|DataOut[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y11_N14
cycloneive_lcell_comb \my_slc|d0|Gates|Mux3~4 (
// Equation(s):
// \my_slc|d0|Gates|Mux3~4_combout  = (\my_slc|d0|Gates|Mux12~0_combout  & ((\my_slc|state_controller|GateMDR~combout  & ((\my_slc|d0|MDR_REG|DataOut [12]))) # (!\my_slc|state_controller|GateMDR~combout  & (\my_slc|d0|PC_REG|DataOut [12]))))

	.dataa(\my_slc|state_controller|GateMDR~combout ),
	.datab(\my_slc|d0|PC_REG|DataOut [12]),
	.datac(\my_slc|d0|MDR_REG|DataOut [12]),
	.datad(\my_slc|d0|Gates|Mux12~0_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|Gates|Mux3~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|Gates|Mux3~4 .lut_mask = 16'hE400;
defparam \my_slc|d0|Gates|Mux3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y11_N20
cycloneive_lcell_comb \my_slc|d0|Gates|Mux3~5 (
// Equation(s):
// \my_slc|d0|Gates|Mux3~5_combout  = (!\my_slc|state_controller|State.S_18~q  & (!\my_slc|state_controller|State.S_04~q  & (!\my_slc|state_controller|GateMDR~combout  & \my_slc|d0|ADDER_OUTPUT[12]~24_combout )))

	.dataa(\my_slc|state_controller|State.S_18~q ),
	.datab(\my_slc|state_controller|State.S_04~q ),
	.datac(\my_slc|state_controller|GateMDR~combout ),
	.datad(\my_slc|d0|ADDER_OUTPUT[12]~24_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|Gates|Mux3~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|Gates|Mux3~5 .lut_mask = 16'h0100;
defparam \my_slc|d0|Gates|Mux3~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y11_N18
cycloneive_lcell_comb \my_slc|d0|Gates|Mux3~6 (
// Equation(s):
// \my_slc|d0|Gates|Mux3~6_combout  = (\my_slc|d0|Gates|Mux3~3_combout  & ((\my_slc|d0|Gates|Mux3~2_combout  & (\my_slc|d0|new_ALU|Add0~24_combout )) # (!\my_slc|d0|Gates|Mux3~2_combout  & ((\my_slc|d0|Gates|Mux3~5_combout ))))) # 
// (!\my_slc|d0|Gates|Mux3~3_combout  & (!\my_slc|d0|Gates|Mux3~2_combout ))

	.dataa(\my_slc|d0|Gates|Mux3~3_combout ),
	.datab(\my_slc|d0|Gates|Mux3~2_combout ),
	.datac(\my_slc|d0|new_ALU|Add0~24_combout ),
	.datad(\my_slc|d0|Gates|Mux3~5_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|Gates|Mux3~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|Gates|Mux3~6 .lut_mask = 16'hB391;
defparam \my_slc|d0|Gates|Mux3~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y11_N0
cycloneive_lcell_comb \my_slc|d0|Gates|Mux3~7 (
// Equation(s):
// \my_slc|d0|Gates|Mux3~7_combout  = \my_slc|d0|Gates|Mux3~6_combout  $ (((\my_slc|d0|Gates|Mux3~0_combout  & (\my_slc|state_controller|ALUK [1] & \my_slc|d0|REG_FILE|Mux3~4_combout ))))

	.dataa(\my_slc|d0|Gates|Mux3~0_combout ),
	.datab(\my_slc|state_controller|ALUK [1]),
	.datac(\my_slc|d0|REG_FILE|Mux3~4_combout ),
	.datad(\my_slc|d0|Gates|Mux3~6_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|Gates|Mux3~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|Gates|Mux3~7 .lut_mask = 16'h7F80;
defparam \my_slc|d0|Gates|Mux3~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y11_N12
cycloneive_lcell_comb \my_slc|d0|MDR_REG|DataOut[12]~9 (
// Equation(s):
// \my_slc|d0|MDR_REG|DataOut[12]~9_combout  = (\my_slc|d0|Gates|Mux13~10_combout  & ((\my_slc|d0|Gates|Mux3~7_combout ))) # (!\my_slc|d0|Gates|Mux13~10_combout  & (\my_slc|d0|Gates|Mux3~4_combout ))

	.dataa(\my_slc|d0|Gates|Mux13~10_combout ),
	.datab(\my_slc|d0|Gates|Mux3~4_combout ),
	.datac(gnd),
	.datad(\my_slc|d0|Gates|Mux3~7_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|MDR_REG|DataOut[12]~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MDR_REG|DataOut[12]~9 .lut_mask = 16'hEE44;
defparam \my_slc|d0|MDR_REG|DataOut[12]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y11_N2
cycloneive_lcell_comb \my_slc|d0|MAR_REG|DataOut~14 (
// Equation(s):
// \my_slc|d0|MAR_REG|DataOut~14_combout  = (\Reset~input_o  & \my_slc|d0|MDR_REG|DataOut[12]~9_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Reset~input_o ),
	.datad(\my_slc|d0|MDR_REG|DataOut[12]~9_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|MAR_REG|DataOut~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MAR_REG|DataOut~14 .lut_mask = 16'hF000;
defparam \my_slc|d0|MAR_REG|DataOut~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y11_N3
dffeas \my_slc|d0|IR_REG|DataOut[12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|MAR_REG|DataOut~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|IR_REG|DataOut[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|IR_REG|DataOut [12]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|IR_REG|DataOut[12] .is_wysiwyg = "true";
defparam \my_slc|d0|IR_REG|DataOut[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y7_N4
cycloneive_lcell_comb \my_slc|state_controller|Decoder0~2 (
// Equation(s):
// \my_slc|state_controller|Decoder0~2_combout  = (\my_slc|d0|IR_REG|DataOut [12] & (!\my_slc|d0|IR_REG|DataOut [15] & (\my_slc|d0|IR_REG|DataOut [13] & \my_slc|d0|IR_REG|DataOut [14])))

	.dataa(\my_slc|d0|IR_REG|DataOut [12]),
	.datab(\my_slc|d0|IR_REG|DataOut [15]),
	.datac(\my_slc|d0|IR_REG|DataOut [13]),
	.datad(\my_slc|d0|IR_REG|DataOut [14]),
	.cin(gnd),
	.combout(\my_slc|state_controller|Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|Decoder0~2 .lut_mask = 16'h2000;
defparam \my_slc|state_controller|Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y7_N30
cycloneive_lcell_comb \my_slc|state_controller|State~40 (
// Equation(s):
// \my_slc|state_controller|State~40_combout  = (\my_slc|state_controller|Decoder0~2_combout  & (\my_slc|state_controller|State.S_32~q  & \Reset~input_o ))

	.dataa(gnd),
	.datab(\my_slc|state_controller|Decoder0~2_combout ),
	.datac(\my_slc|state_controller|State.S_32~q ),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\my_slc|state_controller|State~40_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|State~40 .lut_mask = 16'hC000;
defparam \my_slc|state_controller|State~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y7_N31
dffeas \my_slc|state_controller|State.S_07 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|state_controller|State~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|state_controller|State.S_07~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|state_controller|State.S_07 .is_wysiwyg = "true";
defparam \my_slc|state_controller|State.S_07 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y6_N14
cycloneive_lcell_comb \my_slc|d0|Gates|Mux13~10 (
// Equation(s):
// \my_slc|d0|Gates|Mux13~10_combout  = (\my_slc|state_controller|State.S_07~q ) # ((\my_slc|state_controller|State.S_06~q ) # ((\my_slc|state_controller|State.S_23~q ) # (!\my_slc|state_controller|WideOr23~0_combout )))

	.dataa(\my_slc|state_controller|State.S_07~q ),
	.datab(\my_slc|state_controller|State.S_06~q ),
	.datac(\my_slc|state_controller|WideOr23~0_combout ),
	.datad(\my_slc|state_controller|State.S_23~q ),
	.cin(gnd),
	.combout(\my_slc|d0|Gates|Mux13~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|Gates|Mux13~10 .lut_mask = 16'hFFEF;
defparam \my_slc|d0|Gates|Mux13~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X11_Y0_N15
cycloneive_io_ibuf \Data[6]~input (
	.i(Data[6]),
	.ibar(gnd),
	.o(\Data[6]~input_o ));
// synopsys translate_off
defparam \Data[6]~input .bus_hold = "false";
defparam \Data[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X79_Y7_N29
dffeas \my_slc|tr0|Data_read_buffer[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_read_buffer [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_read_buffer[6] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_read_buffer[6] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y10_N1
cycloneive_io_ibuf \S[6]~input (
	.i(S[6]),
	.ibar(gnd),
	.o(\S[6]~input_o ));
// synopsys translate_off
defparam \S[6]~input .bus_hold = "false";
defparam \S[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X79_Y7_N28
cycloneive_lcell_comb \my_slc|d0|MDR_REG|DataOut~24 (
// Equation(s):
// \my_slc|d0|MDR_REG|DataOut~24_combout  = (!\my_slc|state_controller|Mem_WE~0_combout  & ((\my_slc|memory_subsystem|Equal0~4_combout  & ((\S[6]~input_o ))) # (!\my_slc|memory_subsystem|Equal0~4_combout  & (\my_slc|tr0|Data_read_buffer [6]))))

	.dataa(\my_slc|state_controller|Mem_WE~0_combout ),
	.datab(\my_slc|memory_subsystem|Equal0~4_combout ),
	.datac(\my_slc|tr0|Data_read_buffer [6]),
	.datad(\S[6]~input_o ),
	.cin(gnd),
	.combout(\my_slc|d0|MDR_REG|DataOut~24_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MDR_REG|DataOut~24 .lut_mask = 16'h5410;
defparam \my_slc|d0|MDR_REG|DataOut~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y8_N27
dffeas \my_slc|d0|MDR_REG|DataOut[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|MDR_REG|DataOut[6]~3_combout ),
	.asdata(\my_slc|d0|MDR_REG|DataOut~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(\my_slc|state_controller|WideOr21~0_combout ),
	.ena(\my_slc|d0|MDR_REG|DataOut[9]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|MDR_REG|DataOut [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|MDR_REG|DataOut[6] .is_wysiwyg = "true";
defparam \my_slc|d0|MDR_REG|DataOut[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y4_N2
cycloneive_lcell_comb \my_slc|d0|Gates|Mux9~0 (
// Equation(s):
// \my_slc|d0|Gates|Mux9~0_combout  = (\my_slc|d0|Gates|Mux12~0_combout  & ((\my_slc|state_controller|GateMDR~combout  & (\my_slc|d0|MDR_REG|DataOut [6])) # (!\my_slc|state_controller|GateMDR~combout  & ((\my_slc|d0|PC_REG|DataOut [6])))))

	.dataa(\my_slc|d0|MDR_REG|DataOut [6]),
	.datab(\my_slc|d0|Gates|Mux12~0_combout ),
	.datac(\my_slc|d0|PC_REG|DataOut [6]),
	.datad(\my_slc|state_controller|GateMDR~combout ),
	.cin(gnd),
	.combout(\my_slc|d0|Gates|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|Gates|Mux9~0 .lut_mask = 16'h88C0;
defparam \my_slc|d0|Gates|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y8_N18
cycloneive_lcell_comb \my_slc|d0|Gates|Mux9~1 (
// Equation(s):
// \my_slc|d0|Gates|Mux9~1_combout  = (!\my_slc|state_controller|State.S_18~q  & (!\my_slc|state_controller|State.S_04~q  & (!\my_slc|state_controller|GateMDR~combout  & \my_slc|d0|ADDER_OUTPUT[6]~12_combout )))

	.dataa(\my_slc|state_controller|State.S_18~q ),
	.datab(\my_slc|state_controller|State.S_04~q ),
	.datac(\my_slc|state_controller|GateMDR~combout ),
	.datad(\my_slc|d0|ADDER_OUTPUT[6]~12_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|Gates|Mux9~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|Gates|Mux9~1 .lut_mask = 16'h0100;
defparam \my_slc|d0|Gates|Mux9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y8_N10
cycloneive_lcell_comb \my_slc|d0|Gates|Mux9~2 (
// Equation(s):
// \my_slc|d0|Gates|Mux9~2_combout  = (\my_slc|d0|Gates|Mux3~3_combout  & ((\my_slc|d0|Gates|Mux3~2_combout  & (\my_slc|d0|new_ALU|Add0~12_combout )) # (!\my_slc|d0|Gates|Mux3~2_combout  & ((\my_slc|d0|Gates|Mux9~1_combout ))))) # 
// (!\my_slc|d0|Gates|Mux3~3_combout  & (!\my_slc|d0|Gates|Mux3~2_combout ))

	.dataa(\my_slc|d0|Gates|Mux3~3_combout ),
	.datab(\my_slc|d0|Gates|Mux3~2_combout ),
	.datac(\my_slc|d0|new_ALU|Add0~12_combout ),
	.datad(\my_slc|d0|Gates|Mux9~1_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|Gates|Mux9~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|Gates|Mux9~2 .lut_mask = 16'hB391;
defparam \my_slc|d0|Gates|Mux9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y8_N28
cycloneive_lcell_comb \my_slc|d0|Gates|Mux9~3 (
// Equation(s):
// \my_slc|d0|Gates|Mux9~3_combout  = \my_slc|d0|Gates|Mux9~2_combout  $ (((\my_slc|state_controller|ALUK [1] & (\my_slc|d0|REG_FILE|Mux9~4_combout  & \my_slc|d0|Gates|Mux3~0_combout ))))

	.dataa(\my_slc|state_controller|ALUK [1]),
	.datab(\my_slc|d0|REG_FILE|Mux9~4_combout ),
	.datac(\my_slc|d0|Gates|Mux3~0_combout ),
	.datad(\my_slc|d0|Gates|Mux9~2_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|Gates|Mux9~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|Gates|Mux9~3 .lut_mask = 16'h7F80;
defparam \my_slc|d0|Gates|Mux9~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y8_N26
cycloneive_lcell_comb \my_slc|d0|MDR_REG|DataOut[6]~3 (
// Equation(s):
// \my_slc|d0|MDR_REG|DataOut[6]~3_combout  = (\my_slc|d0|Gates|Mux13~10_combout  & ((\my_slc|d0|Gates|Mux9~3_combout ))) # (!\my_slc|d0|Gates|Mux13~10_combout  & (\my_slc|d0|Gates|Mux9~0_combout ))

	.dataa(\my_slc|d0|Gates|Mux13~10_combout ),
	.datab(\my_slc|d0|Gates|Mux9~0_combout ),
	.datac(gnd),
	.datad(\my_slc|d0|Gates|Mux9~3_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|MDR_REG|DataOut[6]~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MDR_REG|DataOut[6]~3 .lut_mask = 16'hEE44;
defparam \my_slc|d0|MDR_REG|DataOut[6]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y7_N18
cycloneive_lcell_comb \my_slc|d0|MAR_REG|DataOut~8 (
// Equation(s):
// \my_slc|d0|MAR_REG|DataOut~8_combout  = (\Reset~input_o  & \my_slc|d0|MDR_REG|DataOut[6]~3_combout )

	.dataa(\Reset~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|d0|MDR_REG|DataOut[6]~3_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|MAR_REG|DataOut~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MAR_REG|DataOut~8 .lut_mask = 16'hAA00;
defparam \my_slc|d0|MAR_REG|DataOut~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y7_N24
cycloneive_lcell_comb \my_slc|d0|MAR_REG|DataOut[6]~feeder (
// Equation(s):
// \my_slc|d0|MAR_REG|DataOut[6]~feeder_combout  = \my_slc|d0|MAR_REG|DataOut~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|d0|MAR_REG|DataOut~8_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|MAR_REG|DataOut[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MAR_REG|DataOut[6]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|d0|MAR_REG|DataOut[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y6_N18
cycloneive_lcell_comb \my_slc|d0|MAR_REG|DataOut[3]~2 (
// Equation(s):
// \my_slc|d0|MAR_REG|DataOut[3]~2_combout  = (\my_slc|state_controller|State.S_18~q ) # ((\my_slc|state_controller|State.S_07~q ) # ((\my_slc|state_controller|State.S_06~q ) # (!\Reset~input_o )))

	.dataa(\my_slc|state_controller|State.S_18~q ),
	.datab(\my_slc|state_controller|State.S_07~q ),
	.datac(\Reset~input_o ),
	.datad(\my_slc|state_controller|State.S_06~q ),
	.cin(gnd),
	.combout(\my_slc|d0|MAR_REG|DataOut[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MAR_REG|DataOut[3]~2 .lut_mask = 16'hFFEF;
defparam \my_slc|d0|MAR_REG|DataOut[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y7_N25
dffeas \my_slc|d0|MAR_REG|DataOut[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|MAR_REG|DataOut[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|MAR_REG|DataOut[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|MAR_REG|DataOut [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|MAR_REG|DataOut[6] .is_wysiwyg = "true";
defparam \my_slc|d0|MAR_REG|DataOut[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y7_N2
cycloneive_lcell_comb \my_slc|d0|MAR_REG|DataOut[5]~feeder (
// Equation(s):
// \my_slc|d0|MAR_REG|DataOut[5]~feeder_combout  = \my_slc|d0|MAR_REG|DataOut~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|d0|MAR_REG|DataOut~7_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|MAR_REG|DataOut[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MAR_REG|DataOut[5]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|d0|MAR_REG|DataOut[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y7_N3
dffeas \my_slc|d0|MAR_REG|DataOut[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|MAR_REG|DataOut[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|MAR_REG|DataOut[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|MAR_REG|DataOut [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|MAR_REG|DataOut[5] .is_wysiwyg = "true";
defparam \my_slc|d0|MAR_REG|DataOut[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y7_N23
dffeas \my_slc|d0|MAR_REG|DataOut[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MAR_REG|DataOut~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|MAR_REG|DataOut[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|MAR_REG|DataOut [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|MAR_REG|DataOut[7] .is_wysiwyg = "true";
defparam \my_slc|d0|MAR_REG|DataOut[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y7_N16
cycloneive_lcell_comb \my_slc|d0|MAR_REG|DataOut[4]~feeder (
// Equation(s):
// \my_slc|d0|MAR_REG|DataOut[4]~feeder_combout  = \my_slc|d0|MAR_REG|DataOut~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|d0|MAR_REG|DataOut~6_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|MAR_REG|DataOut[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MAR_REG|DataOut[4]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|d0|MAR_REG|DataOut[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y7_N17
dffeas \my_slc|d0|MAR_REG|DataOut[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|MAR_REG|DataOut[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|MAR_REG|DataOut[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|MAR_REG|DataOut [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|MAR_REG|DataOut[4] .is_wysiwyg = "true";
defparam \my_slc|d0|MAR_REG|DataOut[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y7_N22
cycloneive_lcell_comb \my_slc|memory_subsystem|Equal0~1 (
// Equation(s):
// \my_slc|memory_subsystem|Equal0~1_combout  = (\my_slc|d0|MAR_REG|DataOut [6] & (\my_slc|d0|MAR_REG|DataOut [5] & (\my_slc|d0|MAR_REG|DataOut [7] & \my_slc|d0|MAR_REG|DataOut [4])))

	.dataa(\my_slc|d0|MAR_REG|DataOut [6]),
	.datab(\my_slc|d0|MAR_REG|DataOut [5]),
	.datac(\my_slc|d0|MAR_REG|DataOut [7]),
	.datad(\my_slc|d0|MAR_REG|DataOut [4]),
	.cin(gnd),
	.combout(\my_slc|memory_subsystem|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|memory_subsystem|Equal0~1 .lut_mask = 16'h8000;
defparam \my_slc|memory_subsystem|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y7_N6
cycloneive_lcell_comb \my_slc|d0|MAR_REG|DataOut[10]~feeder (
// Equation(s):
// \my_slc|d0|MAR_REG|DataOut[10]~feeder_combout  = \my_slc|d0|MAR_REG|DataOut~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|d0|MAR_REG|DataOut~12_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|MAR_REG|DataOut[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MAR_REG|DataOut[10]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|d0|MAR_REG|DataOut[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y7_N7
dffeas \my_slc|d0|MAR_REG|DataOut[10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|MAR_REG|DataOut[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|MAR_REG|DataOut[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|MAR_REG|DataOut [10]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|MAR_REG|DataOut[10] .is_wysiwyg = "true";
defparam \my_slc|d0|MAR_REG|DataOut[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y7_N20
cycloneive_lcell_comb \my_slc|d0|MAR_REG|DataOut[9]~feeder (
// Equation(s):
// \my_slc|d0|MAR_REG|DataOut[9]~feeder_combout  = \my_slc|d0|MAR_REG|DataOut~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|d0|MAR_REG|DataOut~11_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|MAR_REG|DataOut[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MAR_REG|DataOut[9]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|d0|MAR_REG|DataOut[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y7_N21
dffeas \my_slc|d0|MAR_REG|DataOut[9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|MAR_REG|DataOut[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|MAR_REG|DataOut[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|MAR_REG|DataOut [9]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|MAR_REG|DataOut[9] .is_wysiwyg = "true";
defparam \my_slc|d0|MAR_REG|DataOut[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y7_N5
dffeas \my_slc|d0|MAR_REG|DataOut[11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MAR_REG|DataOut~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|MAR_REG|DataOut[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|MAR_REG|DataOut [11]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|MAR_REG|DataOut[11] .is_wysiwyg = "true";
defparam \my_slc|d0|MAR_REG|DataOut[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y11_N28
cycloneive_lcell_comb \my_slc|d0|MAR_REG|DataOut[8]~feeder (
// Equation(s):
// \my_slc|d0|MAR_REG|DataOut[8]~feeder_combout  = \my_slc|d0|MAR_REG|DataOut~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|d0|MAR_REG|DataOut~10_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|MAR_REG|DataOut[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MAR_REG|DataOut[8]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|d0|MAR_REG|DataOut[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y11_N29
dffeas \my_slc|d0|MAR_REG|DataOut[8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|MAR_REG|DataOut[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|MAR_REG|DataOut[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|MAR_REG|DataOut [8]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|MAR_REG|DataOut[8] .is_wysiwyg = "true";
defparam \my_slc|d0|MAR_REG|DataOut[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y7_N4
cycloneive_lcell_comb \my_slc|memory_subsystem|Equal0~2 (
// Equation(s):
// \my_slc|memory_subsystem|Equal0~2_combout  = (\my_slc|d0|MAR_REG|DataOut [10] & (\my_slc|d0|MAR_REG|DataOut [9] & (\my_slc|d0|MAR_REG|DataOut [11] & \my_slc|d0|MAR_REG|DataOut [8])))

	.dataa(\my_slc|d0|MAR_REG|DataOut [10]),
	.datab(\my_slc|d0|MAR_REG|DataOut [9]),
	.datac(\my_slc|d0|MAR_REG|DataOut [11]),
	.datad(\my_slc|d0|MAR_REG|DataOut [8]),
	.cin(gnd),
	.combout(\my_slc|memory_subsystem|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|memory_subsystem|Equal0~2 .lut_mask = 16'h8000;
defparam \my_slc|memory_subsystem|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y11_N26
cycloneive_lcell_comb \my_slc|d0|MAR_REG|DataOut[13]~feeder (
// Equation(s):
// \my_slc|d0|MAR_REG|DataOut[13]~feeder_combout  = \my_slc|d0|MAR_REG|DataOut~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|d0|MAR_REG|DataOut~15_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|MAR_REG|DataOut[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MAR_REG|DataOut[13]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|d0|MAR_REG|DataOut[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y11_N27
dffeas \my_slc|d0|MAR_REG|DataOut[13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|MAR_REG|DataOut[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|MAR_REG|DataOut[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|MAR_REG|DataOut [13]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|MAR_REG|DataOut[13] .is_wysiwyg = "true";
defparam \my_slc|d0|MAR_REG|DataOut[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y7_N26
cycloneive_lcell_comb \my_slc|d0|MAR_REG|DataOut[14]~feeder (
// Equation(s):
// \my_slc|d0|MAR_REG|DataOut[14]~feeder_combout  = \my_slc|d0|MAR_REG|DataOut~16_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|d0|MAR_REG|DataOut~16_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|MAR_REG|DataOut[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MAR_REG|DataOut[14]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|d0|MAR_REG|DataOut[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y7_N27
dffeas \my_slc|d0|MAR_REG|DataOut[14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|MAR_REG|DataOut[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|MAR_REG|DataOut[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|MAR_REG|DataOut [14]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|MAR_REG|DataOut[14] .is_wysiwyg = "true";
defparam \my_slc|d0|MAR_REG|DataOut[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y7_N9
dffeas \my_slc|d0|MAR_REG|DataOut[15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MAR_REG|DataOut~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|MAR_REG|DataOut[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|MAR_REG|DataOut [15]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|MAR_REG|DataOut[15] .is_wysiwyg = "true";
defparam \my_slc|d0|MAR_REG|DataOut[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y11_N22
cycloneive_lcell_comb \my_slc|d0|MAR_REG|DataOut[12]~feeder (
// Equation(s):
// \my_slc|d0|MAR_REG|DataOut[12]~feeder_combout  = \my_slc|d0|MAR_REG|DataOut~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|d0|MAR_REG|DataOut~14_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|MAR_REG|DataOut[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MAR_REG|DataOut[12]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|d0|MAR_REG|DataOut[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y11_N23
dffeas \my_slc|d0|MAR_REG|DataOut[12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|MAR_REG|DataOut[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|MAR_REG|DataOut[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|MAR_REG|DataOut [12]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|MAR_REG|DataOut[12] .is_wysiwyg = "true";
defparam \my_slc|d0|MAR_REG|DataOut[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y7_N8
cycloneive_lcell_comb \my_slc|memory_subsystem|Equal0~3 (
// Equation(s):
// \my_slc|memory_subsystem|Equal0~3_combout  = (\my_slc|d0|MAR_REG|DataOut [13] & (\my_slc|d0|MAR_REG|DataOut [14] & (\my_slc|d0|MAR_REG|DataOut [15] & \my_slc|d0|MAR_REG|DataOut [12])))

	.dataa(\my_slc|d0|MAR_REG|DataOut [13]),
	.datab(\my_slc|d0|MAR_REG|DataOut [14]),
	.datac(\my_slc|d0|MAR_REG|DataOut [15]),
	.datad(\my_slc|d0|MAR_REG|DataOut [12]),
	.cin(gnd),
	.combout(\my_slc|memory_subsystem|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|memory_subsystem|Equal0~3 .lut_mask = 16'h8000;
defparam \my_slc|memory_subsystem|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y7_N12
cycloneive_lcell_comb \my_slc|d0|MAR_REG|DataOut[0]~feeder (
// Equation(s):
// \my_slc|d0|MAR_REG|DataOut[0]~feeder_combout  = \my_slc|d0|MAR_REG|DataOut~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|d0|MAR_REG|DataOut~1_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|MAR_REG|DataOut[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MAR_REG|DataOut[0]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|d0|MAR_REG|DataOut[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y7_N13
dffeas \my_slc|d0|MAR_REG|DataOut[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|MAR_REG|DataOut[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|MAR_REG|DataOut[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|MAR_REG|DataOut [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|MAR_REG|DataOut[0] .is_wysiwyg = "true";
defparam \my_slc|d0|MAR_REG|DataOut[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y11_N12
cycloneive_lcell_comb \my_slc|d0|MAR_REG|DataOut[1]~feeder (
// Equation(s):
// \my_slc|d0|MAR_REG|DataOut[1]~feeder_combout  = \my_slc|d0|MAR_REG|DataOut~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|d0|MAR_REG|DataOut~3_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|MAR_REG|DataOut[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MAR_REG|DataOut[1]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|d0|MAR_REG|DataOut[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y11_N13
dffeas \my_slc|d0|MAR_REG|DataOut[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|MAR_REG|DataOut[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|MAR_REG|DataOut[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|MAR_REG|DataOut [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|MAR_REG|DataOut[1] .is_wysiwyg = "true";
defparam \my_slc|d0|MAR_REG|DataOut[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y7_N19
dffeas \my_slc|d0|MAR_REG|DataOut[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MAR_REG|DataOut~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|MAR_REG|DataOut[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|MAR_REG|DataOut [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|MAR_REG|DataOut[3] .is_wysiwyg = "true";
defparam \my_slc|d0|MAR_REG|DataOut[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y6_N10
cycloneive_lcell_comb \my_slc|d0|MAR_REG|DataOut[2]~feeder (
// Equation(s):
// \my_slc|d0|MAR_REG|DataOut[2]~feeder_combout  = \my_slc|d0|MAR_REG|DataOut~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|d0|MAR_REG|DataOut~4_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|MAR_REG|DataOut[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MAR_REG|DataOut[2]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|d0|MAR_REG|DataOut[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y6_N11
dffeas \my_slc|d0|MAR_REG|DataOut[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|MAR_REG|DataOut[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|MAR_REG|DataOut[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|MAR_REG|DataOut [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|MAR_REG|DataOut[2] .is_wysiwyg = "true";
defparam \my_slc|d0|MAR_REG|DataOut[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y7_N18
cycloneive_lcell_comb \my_slc|memory_subsystem|Equal0~0 (
// Equation(s):
// \my_slc|memory_subsystem|Equal0~0_combout  = (\my_slc|d0|MAR_REG|DataOut [0] & (\my_slc|d0|MAR_REG|DataOut [1] & (\my_slc|d0|MAR_REG|DataOut [3] & \my_slc|d0|MAR_REG|DataOut [2])))

	.dataa(\my_slc|d0|MAR_REG|DataOut [0]),
	.datab(\my_slc|d0|MAR_REG|DataOut [1]),
	.datac(\my_slc|d0|MAR_REG|DataOut [3]),
	.datad(\my_slc|d0|MAR_REG|DataOut [2]),
	.cin(gnd),
	.combout(\my_slc|memory_subsystem|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|memory_subsystem|Equal0~0 .lut_mask = 16'h8000;
defparam \my_slc|memory_subsystem|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y7_N28
cycloneive_lcell_comb \my_slc|memory_subsystem|Equal0~4 (
// Equation(s):
// \my_slc|memory_subsystem|Equal0~4_combout  = (\my_slc|memory_subsystem|Equal0~1_combout  & (\my_slc|memory_subsystem|Equal0~2_combout  & (\my_slc|memory_subsystem|Equal0~3_combout  & \my_slc|memory_subsystem|Equal0~0_combout )))

	.dataa(\my_slc|memory_subsystem|Equal0~1_combout ),
	.datab(\my_slc|memory_subsystem|Equal0~2_combout ),
	.datac(\my_slc|memory_subsystem|Equal0~3_combout ),
	.datad(\my_slc|memory_subsystem|Equal0~0_combout ),
	.cin(gnd),
	.combout(\my_slc|memory_subsystem|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|memory_subsystem|Equal0~4 .lut_mask = 16'h8000;
defparam \my_slc|memory_subsystem|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X5_Y0_N8
cycloneive_io_ibuf \Data[0]~input (
	.i(Data[0]),
	.ibar(gnd),
	.o(\Data[0]~input_o ));
// synopsys translate_off
defparam \Data[0]~input .bus_hold = "false";
defparam \Data[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X79_Y7_N21
dffeas \my_slc|tr0|Data_read_buffer[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_read_buffer [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_read_buffer[0] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_read_buffer[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y7_N20
cycloneive_lcell_comb \my_slc|d0|MDR_REG|DataOut~14 (
// Equation(s):
// \my_slc|d0|MDR_REG|DataOut~14_combout  = (\my_slc|d0|MDR_REG|DataOut~13_combout  & ((\my_slc|memory_subsystem|Equal0~4_combout  & (\S[0]~input_o )) # (!\my_slc|memory_subsystem|Equal0~4_combout  & ((\my_slc|tr0|Data_read_buffer [0])))))

	.dataa(\S[0]~input_o ),
	.datab(\my_slc|memory_subsystem|Equal0~4_combout ),
	.datac(\my_slc|tr0|Data_read_buffer [0]),
	.datad(\my_slc|d0|MDR_REG|DataOut~13_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|MDR_REG|DataOut~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MDR_REG|DataOut~14 .lut_mask = 16'hB800;
defparam \my_slc|d0|MDR_REG|DataOut~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y6_N12
cycloneive_lcell_comb \my_slc|d0|MDR_REG|DataOut~15 (
// Equation(s):
// \my_slc|d0|MDR_REG|DataOut~15_combout  = (\Reset~input_o  & ((\my_slc|d0|MDR_REG|DataOut~14_combout ) # ((\my_slc|d0|Gates|Mux15~combout  & !\my_slc|state_controller|WideOr21~0_combout ))))

	.dataa(\my_slc|d0|MDR_REG|DataOut~14_combout ),
	.datab(\Reset~input_o ),
	.datac(\my_slc|d0|Gates|Mux15~combout ),
	.datad(\my_slc|state_controller|WideOr21~0_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|MDR_REG|DataOut~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MDR_REG|DataOut~15 .lut_mask = 16'h88C8;
defparam \my_slc|d0|MDR_REG|DataOut~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y6_N13
dffeas \my_slc|d0|MDR_REG|DataOut[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|MDR_REG|DataOut~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|MDR_REG|DataOut[9]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|MDR_REG|DataOut [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|MDR_REG|DataOut[0] .is_wysiwyg = "true";
defparam \my_slc|d0|MDR_REG|DataOut[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y7_N19
dffeas \my_slc|tr0|Data_write_buffer[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MDR_REG|DataOut [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_write_buffer [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_write_buffer[0] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_write_buffer[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y8_N12
cycloneive_lcell_comb \my_slc|tr0|Data_write_buffer[1]~feeder (
// Equation(s):
// \my_slc|tr0|Data_write_buffer[1]~feeder_combout  = \my_slc|d0|MDR_REG|DataOut [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|d0|MDR_REG|DataOut [1]),
	.cin(gnd),
	.combout(\my_slc|tr0|Data_write_buffer[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|tr0|Data_write_buffer[1]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|tr0|Data_write_buffer[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y8_N13
dffeas \my_slc|tr0|Data_write_buffer[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|tr0|Data_write_buffer[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_write_buffer [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_write_buffer[1] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_write_buffer[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y6_N25
dffeas \my_slc|tr0|Data_write_buffer[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MDR_REG|DataOut [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_write_buffer [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_write_buffer[2] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_write_buffer[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y4_N21
dffeas \my_slc|tr0|Data_write_buffer[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MDR_REG|DataOut [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_write_buffer [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_write_buffer[3] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_write_buffer[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y4_N18
cycloneive_lcell_comb \my_slc|tr0|Data_write_buffer[4]~feeder (
// Equation(s):
// \my_slc|tr0|Data_write_buffer[4]~feeder_combout  = \my_slc|d0|MDR_REG|DataOut [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|d0|MDR_REG|DataOut [4]),
	.cin(gnd),
	.combout(\my_slc|tr0|Data_write_buffer[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|tr0|Data_write_buffer[4]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|tr0|Data_write_buffer[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y4_N19
dffeas \my_slc|tr0|Data_write_buffer[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|tr0|Data_write_buffer[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_write_buffer [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_write_buffer[4] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_write_buffer[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y4_N17
dffeas \my_slc|tr0|Data_write_buffer[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MDR_REG|DataOut [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_write_buffer [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_write_buffer[5] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_write_buffer[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y4_N13
dffeas \my_slc|tr0|Data_write_buffer[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MDR_REG|DataOut [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_write_buffer [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_write_buffer[6] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_write_buffer[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y7_N4
cycloneive_lcell_comb \my_slc|tr0|Data_write_buffer[7]~feeder (
// Equation(s):
// \my_slc|tr0|Data_write_buffer[7]~feeder_combout  = \my_slc|d0|MDR_REG|DataOut [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|d0|MDR_REG|DataOut [7]),
	.cin(gnd),
	.combout(\my_slc|tr0|Data_write_buffer[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|tr0|Data_write_buffer[7]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|tr0|Data_write_buffer[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y7_N5
dffeas \my_slc|tr0|Data_write_buffer[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|tr0|Data_write_buffer[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_write_buffer [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_write_buffer[7] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_write_buffer[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y17_N17
dffeas \my_slc|tr0|Data_write_buffer[8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MDR_REG|DataOut [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_write_buffer [8]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_write_buffer[8] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_write_buffer[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y17_N2
cycloneive_lcell_comb \my_slc|tr0|Data_write_buffer[9]~feeder (
// Equation(s):
// \my_slc|tr0|Data_write_buffer[9]~feeder_combout  = \my_slc|d0|MDR_REG|DataOut [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|d0|MDR_REG|DataOut [9]),
	.cin(gnd),
	.combout(\my_slc|tr0|Data_write_buffer[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|tr0|Data_write_buffer[9]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|tr0|Data_write_buffer[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y17_N3
dffeas \my_slc|tr0|Data_write_buffer[9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|tr0|Data_write_buffer[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_write_buffer [9]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_write_buffer[9] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_write_buffer[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y17_N24
cycloneive_lcell_comb \my_slc|tr0|Data_write_buffer[10]~feeder (
// Equation(s):
// \my_slc|tr0|Data_write_buffer[10]~feeder_combout  = \my_slc|d0|MDR_REG|DataOut [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|d0|MDR_REG|DataOut [10]),
	.cin(gnd),
	.combout(\my_slc|tr0|Data_write_buffer[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|tr0|Data_write_buffer[10]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|tr0|Data_write_buffer[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y17_N25
dffeas \my_slc|tr0|Data_write_buffer[10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|tr0|Data_write_buffer[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_write_buffer [10]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_write_buffer[10] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_write_buffer[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y15_N1
dffeas \my_slc|tr0|Data_write_buffer[11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MDR_REG|DataOut [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_write_buffer [11]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_write_buffer[11] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_write_buffer[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y8_N13
dffeas \my_slc|tr0|Data_write_buffer[12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MDR_REG|DataOut [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_write_buffer [12]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_write_buffer[12] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_write_buffer[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y7_N14
cycloneive_lcell_comb \my_slc|tr0|Data_write_buffer[13]~feeder (
// Equation(s):
// \my_slc|tr0|Data_write_buffer[13]~feeder_combout  = \my_slc|d0|MDR_REG|DataOut [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|d0|MDR_REG|DataOut [13]),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_slc|tr0|Data_write_buffer[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|tr0|Data_write_buffer[13]~feeder .lut_mask = 16'hF0F0;
defparam \my_slc|tr0|Data_write_buffer[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y7_N15
dffeas \my_slc|tr0|Data_write_buffer[13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|tr0|Data_write_buffer[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_write_buffer [13]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_write_buffer[13] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_write_buffer[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y7_N12
cycloneive_lcell_comb \my_slc|tr0|Data_write_buffer[14]~feeder (
// Equation(s):
// \my_slc|tr0|Data_write_buffer[14]~feeder_combout  = \my_slc|d0|MDR_REG|DataOut [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|d0|MDR_REG|DataOut [14]),
	.cin(gnd),
	.combout(\my_slc|tr0|Data_write_buffer[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|tr0|Data_write_buffer[14]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|tr0|Data_write_buffer[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y7_N13
dffeas \my_slc|tr0|Data_write_buffer[14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|tr0|Data_write_buffer[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_write_buffer [14]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_write_buffer[14] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_write_buffer[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y4_N22
cycloneive_lcell_comb \my_slc|tr0|Data_write_buffer[15]~feeder (
// Equation(s):
// \my_slc|tr0|Data_write_buffer[15]~feeder_combout  = \my_slc|d0|MDR_REG|DataOut [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|d0|MDR_REG|DataOut [15]),
	.cin(gnd),
	.combout(\my_slc|tr0|Data_write_buffer[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|tr0|Data_write_buffer[15]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|tr0|Data_write_buffer[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y4_N23
dffeas \my_slc|tr0|Data_write_buffer[15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|tr0|Data_write_buffer[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_write_buffer [15]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_write_buffer[15] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_write_buffer[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y15_N28
cycloneive_lcell_comb \my_slc|d0|LED~0 (
// Equation(s):
// \my_slc|d0|LED~0_combout  = (\my_slc|state_controller|State.PauseIR1~q  & \my_slc|d0|IR_REG|DataOut [0])

	.dataa(gnd),
	.datab(\my_slc|state_controller|State.PauseIR1~q ),
	.datac(gnd),
	.datad(\my_slc|d0|IR_REG|DataOut [0]),
	.cin(gnd),
	.combout(\my_slc|d0|LED~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|LED~0 .lut_mask = 16'hCC00;
defparam \my_slc|d0|LED~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y15_N29
dffeas \my_slc|d0|LED[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|LED~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|LED [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|LED[0] .is_wysiwyg = "true";
defparam \my_slc|d0|LED[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y15_N10
cycloneive_lcell_comb \my_slc|d0|LED~1 (
// Equation(s):
// \my_slc|d0|LED~1_combout  = (\my_slc|state_controller|State.PauseIR1~q  & \my_slc|d0|IR_REG|DataOut [1])

	.dataa(gnd),
	.datab(\my_slc|state_controller|State.PauseIR1~q ),
	.datac(gnd),
	.datad(\my_slc|d0|IR_REG|DataOut [1]),
	.cin(gnd),
	.combout(\my_slc|d0|LED~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|LED~1 .lut_mask = 16'hCC00;
defparam \my_slc|d0|LED~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y15_N11
dffeas \my_slc|d0|LED[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|LED~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|LED [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|LED[1] .is_wysiwyg = "true";
defparam \my_slc|d0|LED[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y10_N24
cycloneive_lcell_comb \my_slc|d0|LED~2 (
// Equation(s):
// \my_slc|d0|LED~2_combout  = (\my_slc|state_controller|State.PauseIR1~q  & \my_slc|d0|IR_REG|DataOut [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|state_controller|State.PauseIR1~q ),
	.datad(\my_slc|d0|IR_REG|DataOut [2]),
	.cin(gnd),
	.combout(\my_slc|d0|LED~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|LED~2 .lut_mask = 16'hF000;
defparam \my_slc|d0|LED~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y10_N25
dffeas \my_slc|d0|LED[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|LED~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|LED [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|LED[2] .is_wysiwyg = "true";
defparam \my_slc|d0|LED[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y7_N24
cycloneive_lcell_comb \my_slc|d0|LED~3 (
// Equation(s):
// \my_slc|d0|LED~3_combout  = (\my_slc|state_controller|State.PauseIR1~q  & \my_slc|d0|IR_REG|DataOut [3])

	.dataa(gnd),
	.datab(\my_slc|state_controller|State.PauseIR1~q ),
	.datac(gnd),
	.datad(\my_slc|d0|IR_REG|DataOut [3]),
	.cin(gnd),
	.combout(\my_slc|d0|LED~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|LED~3 .lut_mask = 16'hCC00;
defparam \my_slc|d0|LED~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y7_N25
dffeas \my_slc|d0|LED[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|LED~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|LED [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|LED[3] .is_wysiwyg = "true";
defparam \my_slc|d0|LED[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y10_N10
cycloneive_lcell_comb \my_slc|d0|LED~4 (
// Equation(s):
// \my_slc|d0|LED~4_combout  = (\my_slc|state_controller|State.PauseIR1~q  & \my_slc|d0|IR_REG|DataOut [4])

	.dataa(gnd),
	.datab(\my_slc|state_controller|State.PauseIR1~q ),
	.datac(\my_slc|d0|IR_REG|DataOut [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_slc|d0|LED~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|LED~4 .lut_mask = 16'hC0C0;
defparam \my_slc|d0|LED~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y10_N11
dffeas \my_slc|d0|LED[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|LED~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|LED [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|LED[4] .is_wysiwyg = "true";
defparam \my_slc|d0|LED[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y11_N24
cycloneive_lcell_comb \my_slc|d0|LED~5 (
// Equation(s):
// \my_slc|d0|LED~5_combout  = (\my_slc|d0|IR_REG|DataOut [5] & \my_slc|state_controller|State.PauseIR1~q )

	.dataa(\my_slc|d0|IR_REG|DataOut [5]),
	.datab(gnd),
	.datac(\my_slc|state_controller|State.PauseIR1~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_slc|d0|LED~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|LED~5 .lut_mask = 16'hA0A0;
defparam \my_slc|d0|LED~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y11_N25
dffeas \my_slc|d0|LED[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|LED~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|LED [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|LED[5] .is_wysiwyg = "true";
defparam \my_slc|d0|LED[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y11_N6
cycloneive_lcell_comb \my_slc|d0|LED~6 (
// Equation(s):
// \my_slc|d0|LED~6_combout  = (\my_slc|state_controller|State.PauseIR1~q  & \my_slc|d0|IR_REG|DataOut [6])

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|state_controller|State.PauseIR1~q ),
	.datad(\my_slc|d0|IR_REG|DataOut [6]),
	.cin(gnd),
	.combout(\my_slc|d0|LED~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|LED~6 .lut_mask = 16'hF000;
defparam \my_slc|d0|LED~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y11_N7
dffeas \my_slc|d0|LED[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|LED~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|LED [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|LED[6] .is_wysiwyg = "true";
defparam \my_slc|d0|LED[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y11_N0
cycloneive_lcell_comb \my_slc|d0|LED~7 (
// Equation(s):
// \my_slc|d0|LED~7_combout  = (\my_slc|state_controller|State.PauseIR1~q  & \my_slc|d0|IR_REG|DataOut [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|state_controller|State.PauseIR1~q ),
	.datad(\my_slc|d0|IR_REG|DataOut [7]),
	.cin(gnd),
	.combout(\my_slc|d0|LED~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|LED~7 .lut_mask = 16'hF000;
defparam \my_slc|d0|LED~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y11_N1
dffeas \my_slc|d0|LED[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|LED~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|LED [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|LED[7] .is_wysiwyg = "true";
defparam \my_slc|d0|LED[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y15_N0
cycloneive_lcell_comb \my_slc|d0|LED~8 (
// Equation(s):
// \my_slc|d0|LED~8_combout  = (\my_slc|d0|IR_REG|DataOut [8] & \my_slc|state_controller|State.PauseIR1~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|d0|IR_REG|DataOut [8]),
	.datad(\my_slc|state_controller|State.PauseIR1~q ),
	.cin(gnd),
	.combout(\my_slc|d0|LED~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|LED~8 .lut_mask = 16'hF000;
defparam \my_slc|d0|LED~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y15_N1
dffeas \my_slc|d0|LED[8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|LED~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|LED [8]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|LED[8] .is_wysiwyg = "true";
defparam \my_slc|d0|LED[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y10_N8
cycloneive_lcell_comb \my_slc|d0|LED~9 (
// Equation(s):
// \my_slc|d0|LED~9_combout  = (\my_slc|state_controller|State.PauseIR1~q  & \my_slc|d0|IR_REG|DataOut [9])

	.dataa(gnd),
	.datab(\my_slc|state_controller|State.PauseIR1~q ),
	.datac(\my_slc|d0|IR_REG|DataOut [9]),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_slc|d0|LED~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|LED~9 .lut_mask = 16'hC0C0;
defparam \my_slc|d0|LED~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y10_N9
dffeas \my_slc|d0|LED[9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|LED~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|LED [9]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|LED[9] .is_wysiwyg = "true";
defparam \my_slc|d0|LED[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y10_N26
cycloneive_lcell_comb \my_slc|d0|LED~10 (
// Equation(s):
// \my_slc|d0|LED~10_combout  = (\my_slc|state_controller|State.PauseIR1~q  & \my_slc|d0|IR_REG|DataOut [10])

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|state_controller|State.PauseIR1~q ),
	.datad(\my_slc|d0|IR_REG|DataOut [10]),
	.cin(gnd),
	.combout(\my_slc|d0|LED~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|LED~10 .lut_mask = 16'hF000;
defparam \my_slc|d0|LED~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y10_N27
dffeas \my_slc|d0|LED[10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|LED~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|LED [10]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|LED[10] .is_wysiwyg = "true";
defparam \my_slc|d0|LED[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y10_N4
cycloneive_lcell_comb \my_slc|d0|LED~11 (
// Equation(s):
// \my_slc|d0|LED~11_combout  = (\my_slc|state_controller|State.PauseIR1~q  & \my_slc|d0|IR_REG|DataOut [11])

	.dataa(gnd),
	.datab(\my_slc|state_controller|State.PauseIR1~q ),
	.datac(\my_slc|d0|IR_REG|DataOut [11]),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_slc|d0|LED~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|LED~11 .lut_mask = 16'hC0C0;
defparam \my_slc|d0|LED~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y10_N5
dffeas \my_slc|d0|LED[11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|LED~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|LED [11]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|LED[11] .is_wysiwyg = "true";
defparam \my_slc|d0|LED[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y8_N6
cycloneive_lcell_comb \my_slc|memory_subsystem|hex_data~3 (
// Equation(s):
// \my_slc|memory_subsystem|hex_data~3_combout  = (\Reset~input_o  & \my_slc|d0|MDR_REG|DataOut [1])

	.dataa(gnd),
	.datab(\Reset~input_o ),
	.datac(\my_slc|d0|MDR_REG|DataOut [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_slc|memory_subsystem|hex_data~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|memory_subsystem|hex_data~3 .lut_mask = 16'hC0C0;
defparam \my_slc|memory_subsystem|hex_data~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y7_N14
cycloneive_lcell_comb \my_slc|memory_subsystem|hex_data[6]~18 (
// Equation(s):
// \my_slc|memory_subsystem|hex_data[6]~18_combout  = ((\my_slc|memory_subsystem|Equal0~4_combout  & ((\my_slc|state_controller|State.S_16_1~q ) # (\my_slc|state_controller|State.S_16_2~q )))) # (!\Reset~input_o )

	.dataa(\Reset~input_o ),
	.datab(\my_slc|state_controller|State.S_16_1~q ),
	.datac(\my_slc|memory_subsystem|Equal0~4_combout ),
	.datad(\my_slc|state_controller|State.S_16_2~q ),
	.cin(gnd),
	.combout(\my_slc|memory_subsystem|hex_data[6]~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|memory_subsystem|hex_data[6]~18 .lut_mask = 16'hF5D5;
defparam \my_slc|memory_subsystem|hex_data[6]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y8_N7
dffeas \my_slc|memory_subsystem|hex_data[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|memory_subsystem|hex_data~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|memory_subsystem|hex_data[6]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|memory_subsystem|hex_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|memory_subsystem|hex_data[1] .is_wysiwyg = "true";
defparam \my_slc|memory_subsystem|hex_data[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y8_N16
cycloneive_lcell_comb \my_slc|memory_subsystem|hex_data~2 (
// Equation(s):
// \my_slc|memory_subsystem|hex_data~2_combout  = (\Reset~input_o  & \my_slc|d0|MDR_REG|DataOut [0])

	.dataa(gnd),
	.datab(\Reset~input_o ),
	.datac(\my_slc|d0|MDR_REG|DataOut [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_slc|memory_subsystem|hex_data~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|memory_subsystem|hex_data~2 .lut_mask = 16'hC0C0;
defparam \my_slc|memory_subsystem|hex_data~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y8_N17
dffeas \my_slc|memory_subsystem|hex_data[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|memory_subsystem|hex_data~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|memory_subsystem|hex_data[6]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|memory_subsystem|hex_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|memory_subsystem|hex_data[0] .is_wysiwyg = "true";
defparam \my_slc|memory_subsystem|hex_data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y8_N14
cycloneive_lcell_comb \my_slc|memory_subsystem|hex_data~5 (
// Equation(s):
// \my_slc|memory_subsystem|hex_data~5_combout  = (\my_slc|d0|MDR_REG|DataOut [3] & \Reset~input_o )

	.dataa(\my_slc|d0|MDR_REG|DataOut [3]),
	.datab(gnd),
	.datac(\Reset~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_slc|memory_subsystem|hex_data~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|memory_subsystem|hex_data~5 .lut_mask = 16'hA0A0;
defparam \my_slc|memory_subsystem|hex_data~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y8_N15
dffeas \my_slc|memory_subsystem|hex_data[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|memory_subsystem|hex_data~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|memory_subsystem|hex_data[6]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|memory_subsystem|hex_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|memory_subsystem|hex_data[3] .is_wysiwyg = "true";
defparam \my_slc|memory_subsystem|hex_data[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y8_N28
cycloneive_lcell_comb \my_slc|memory_subsystem|hex_data~4 (
// Equation(s):
// \my_slc|memory_subsystem|hex_data~4_combout  = (\my_slc|d0|MDR_REG|DataOut [2] & \Reset~input_o )

	.dataa(\my_slc|d0|MDR_REG|DataOut [2]),
	.datab(gnd),
	.datac(\Reset~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_slc|memory_subsystem|hex_data~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|memory_subsystem|hex_data~4 .lut_mask = 16'hA0A0;
defparam \my_slc|memory_subsystem|hex_data~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y8_N29
dffeas \my_slc|memory_subsystem|hex_data[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|memory_subsystem|hex_data~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|memory_subsystem|hex_data[6]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|memory_subsystem|hex_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|memory_subsystem|hex_data[2] .is_wysiwyg = "true";
defparam \my_slc|memory_subsystem|hex_data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y8_N0
cycloneive_lcell_comb \my_slc|hex_driver0|WideOr6~0 (
// Equation(s):
// \my_slc|hex_driver0|WideOr6~0_combout  = (\my_slc|memory_subsystem|hex_data [3] & (\my_slc|memory_subsystem|hex_data [0] & (\my_slc|memory_subsystem|hex_data [1] $ (\my_slc|memory_subsystem|hex_data [2])))) # (!\my_slc|memory_subsystem|hex_data [3] & 
// (!\my_slc|memory_subsystem|hex_data [1] & (\my_slc|memory_subsystem|hex_data [0] $ (\my_slc|memory_subsystem|hex_data [2]))))

	.dataa(\my_slc|memory_subsystem|hex_data [1]),
	.datab(\my_slc|memory_subsystem|hex_data [0]),
	.datac(\my_slc|memory_subsystem|hex_data [3]),
	.datad(\my_slc|memory_subsystem|hex_data [2]),
	.cin(gnd),
	.combout(\my_slc|hex_driver0|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver0|WideOr6~0 .lut_mask = 16'h4184;
defparam \my_slc|hex_driver0|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y8_N26
cycloneive_lcell_comb \my_slc|hex_driver0|WideOr5~0 (
// Equation(s):
// \my_slc|hex_driver0|WideOr5~0_combout  = (\my_slc|memory_subsystem|hex_data [1] & ((\my_slc|memory_subsystem|hex_data [0] & (\my_slc|memory_subsystem|hex_data [3])) # (!\my_slc|memory_subsystem|hex_data [0] & ((\my_slc|memory_subsystem|hex_data [2]))))) # 
// (!\my_slc|memory_subsystem|hex_data [1] & (\my_slc|memory_subsystem|hex_data [2] & (\my_slc|memory_subsystem|hex_data [0] $ (\my_slc|memory_subsystem|hex_data [3]))))

	.dataa(\my_slc|memory_subsystem|hex_data [1]),
	.datab(\my_slc|memory_subsystem|hex_data [0]),
	.datac(\my_slc|memory_subsystem|hex_data [3]),
	.datad(\my_slc|memory_subsystem|hex_data [2]),
	.cin(gnd),
	.combout(\my_slc|hex_driver0|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver0|WideOr5~0 .lut_mask = 16'hB680;
defparam \my_slc|hex_driver0|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y8_N12
cycloneive_lcell_comb \my_slc|hex_driver0|WideOr4~0 (
// Equation(s):
// \my_slc|hex_driver0|WideOr4~0_combout  = (\my_slc|memory_subsystem|hex_data [3] & (\my_slc|memory_subsystem|hex_data [2] & ((\my_slc|memory_subsystem|hex_data [1]) # (!\my_slc|memory_subsystem|hex_data [0])))) # (!\my_slc|memory_subsystem|hex_data [3] & 
// (\my_slc|memory_subsystem|hex_data [1] & (!\my_slc|memory_subsystem|hex_data [0] & !\my_slc|memory_subsystem|hex_data [2])))

	.dataa(\my_slc|memory_subsystem|hex_data [1]),
	.datab(\my_slc|memory_subsystem|hex_data [0]),
	.datac(\my_slc|memory_subsystem|hex_data [3]),
	.datad(\my_slc|memory_subsystem|hex_data [2]),
	.cin(gnd),
	.combout(\my_slc|hex_driver0|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver0|WideOr4~0 .lut_mask = 16'hB002;
defparam \my_slc|hex_driver0|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y8_N30
cycloneive_lcell_comb \my_slc|hex_driver0|WideOr3~0 (
// Equation(s):
// \my_slc|hex_driver0|WideOr3~0_combout  = (\my_slc|memory_subsystem|hex_data [1] & ((\my_slc|memory_subsystem|hex_data [0] & ((\my_slc|memory_subsystem|hex_data [2]))) # (!\my_slc|memory_subsystem|hex_data [0] & (\my_slc|memory_subsystem|hex_data [3] & 
// !\my_slc|memory_subsystem|hex_data [2])))) # (!\my_slc|memory_subsystem|hex_data [1] & (!\my_slc|memory_subsystem|hex_data [3] & (\my_slc|memory_subsystem|hex_data [0] $ (\my_slc|memory_subsystem|hex_data [2]))))

	.dataa(\my_slc|memory_subsystem|hex_data [1]),
	.datab(\my_slc|memory_subsystem|hex_data [0]),
	.datac(\my_slc|memory_subsystem|hex_data [3]),
	.datad(\my_slc|memory_subsystem|hex_data [2]),
	.cin(gnd),
	.combout(\my_slc|hex_driver0|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver0|WideOr3~0 .lut_mask = 16'h8924;
defparam \my_slc|hex_driver0|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y8_N24
cycloneive_lcell_comb \my_slc|hex_driver0|WideOr2~0 (
// Equation(s):
// \my_slc|hex_driver0|WideOr2~0_combout  = (\my_slc|memory_subsystem|hex_data [1] & (\my_slc|memory_subsystem|hex_data [0] & (!\my_slc|memory_subsystem|hex_data [3]))) # (!\my_slc|memory_subsystem|hex_data [1] & ((\my_slc|memory_subsystem|hex_data [2] & 
// ((!\my_slc|memory_subsystem|hex_data [3]))) # (!\my_slc|memory_subsystem|hex_data [2] & (\my_slc|memory_subsystem|hex_data [0]))))

	.dataa(\my_slc|memory_subsystem|hex_data [1]),
	.datab(\my_slc|memory_subsystem|hex_data [0]),
	.datac(\my_slc|memory_subsystem|hex_data [3]),
	.datad(\my_slc|memory_subsystem|hex_data [2]),
	.cin(gnd),
	.combout(\my_slc|hex_driver0|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver0|WideOr2~0 .lut_mask = 16'h0D4C;
defparam \my_slc|hex_driver0|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y8_N10
cycloneive_lcell_comb \my_slc|hex_driver0|WideOr1~0 (
// Equation(s):
// \my_slc|hex_driver0|WideOr1~0_combout  = (\my_slc|memory_subsystem|hex_data [1] & (!\my_slc|memory_subsystem|hex_data [3] & ((\my_slc|memory_subsystem|hex_data [0]) # (!\my_slc|memory_subsystem|hex_data [2])))) # (!\my_slc|memory_subsystem|hex_data [1] & 
// (\my_slc|memory_subsystem|hex_data [0] & (\my_slc|memory_subsystem|hex_data [3] $ (!\my_slc|memory_subsystem|hex_data [2]))))

	.dataa(\my_slc|memory_subsystem|hex_data [1]),
	.datab(\my_slc|memory_subsystem|hex_data [0]),
	.datac(\my_slc|memory_subsystem|hex_data [3]),
	.datad(\my_slc|memory_subsystem|hex_data [2]),
	.cin(gnd),
	.combout(\my_slc|hex_driver0|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver0|WideOr1~0 .lut_mask = 16'h480E;
defparam \my_slc|hex_driver0|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y8_N20
cycloneive_lcell_comb \my_slc|hex_driver0|WideOr0~0 (
// Equation(s):
// \my_slc|hex_driver0|WideOr0~0_combout  = (\my_slc|memory_subsystem|hex_data [0] & ((\my_slc|memory_subsystem|hex_data [3]) # (\my_slc|memory_subsystem|hex_data [1] $ (\my_slc|memory_subsystem|hex_data [2])))) # (!\my_slc|memory_subsystem|hex_data [0] & 
// ((\my_slc|memory_subsystem|hex_data [1]) # (\my_slc|memory_subsystem|hex_data [3] $ (\my_slc|memory_subsystem|hex_data [2]))))

	.dataa(\my_slc|memory_subsystem|hex_data [1]),
	.datab(\my_slc|memory_subsystem|hex_data [0]),
	.datac(\my_slc|memory_subsystem|hex_data [3]),
	.datad(\my_slc|memory_subsystem|hex_data [2]),
	.cin(gnd),
	.combout(\my_slc|hex_driver0|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver0|WideOr0~0 .lut_mask = 16'hE7FA;
defparam \my_slc|hex_driver0|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y8_N18
cycloneive_lcell_comb \my_slc|memory_subsystem|hex_data~6 (
// Equation(s):
// \my_slc|memory_subsystem|hex_data~6_combout  = (\Reset~input_o  & \my_slc|d0|MDR_REG|DataOut [4])

	.dataa(gnd),
	.datab(\Reset~input_o ),
	.datac(gnd),
	.datad(\my_slc|d0|MDR_REG|DataOut [4]),
	.cin(gnd),
	.combout(\my_slc|memory_subsystem|hex_data~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|memory_subsystem|hex_data~6 .lut_mask = 16'hCC00;
defparam \my_slc|memory_subsystem|hex_data~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y8_N19
dffeas \my_slc|memory_subsystem|hex_data[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|memory_subsystem|hex_data~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|memory_subsystem|hex_data[6]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|memory_subsystem|hex_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|memory_subsystem|hex_data[4] .is_wysiwyg = "true";
defparam \my_slc|memory_subsystem|hex_data[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y7_N24
cycloneive_lcell_comb \my_slc|memory_subsystem|hex_data~9 (
// Equation(s):
// \my_slc|memory_subsystem|hex_data~9_combout  = (\Reset~input_o  & \my_slc|d0|MDR_REG|DataOut [7])

	.dataa(\Reset~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|d0|MDR_REG|DataOut [7]),
	.cin(gnd),
	.combout(\my_slc|memory_subsystem|hex_data~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|memory_subsystem|hex_data~9 .lut_mask = 16'hAA00;
defparam \my_slc|memory_subsystem|hex_data~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y7_N25
dffeas \my_slc|memory_subsystem|hex_data[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|memory_subsystem|hex_data~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|memory_subsystem|hex_data[6]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|memory_subsystem|hex_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|memory_subsystem|hex_data[7] .is_wysiwyg = "true";
defparam \my_slc|memory_subsystem|hex_data[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y8_N4
cycloneive_lcell_comb \my_slc|memory_subsystem|hex_data~7 (
// Equation(s):
// \my_slc|memory_subsystem|hex_data~7_combout  = (\Reset~input_o  & \my_slc|d0|MDR_REG|DataOut [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Reset~input_o ),
	.datad(\my_slc|d0|MDR_REG|DataOut [5]),
	.cin(gnd),
	.combout(\my_slc|memory_subsystem|hex_data~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|memory_subsystem|hex_data~7 .lut_mask = 16'hF000;
defparam \my_slc|memory_subsystem|hex_data~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y8_N5
dffeas \my_slc|memory_subsystem|hex_data[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|memory_subsystem|hex_data~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|memory_subsystem|hex_data[6]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|memory_subsystem|hex_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|memory_subsystem|hex_data[5] .is_wysiwyg = "true";
defparam \my_slc|memory_subsystem|hex_data[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y7_N22
cycloneive_lcell_comb \my_slc|memory_subsystem|hex_data~8 (
// Equation(s):
// \my_slc|memory_subsystem|hex_data~8_combout  = (\Reset~input_o  & \my_slc|d0|MDR_REG|DataOut [6])

	.dataa(\Reset~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|d0|MDR_REG|DataOut [6]),
	.cin(gnd),
	.combout(\my_slc|memory_subsystem|hex_data~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|memory_subsystem|hex_data~8 .lut_mask = 16'hAA00;
defparam \my_slc|memory_subsystem|hex_data~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y7_N23
dffeas \my_slc|memory_subsystem|hex_data[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|memory_subsystem|hex_data~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|memory_subsystem|hex_data[6]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|memory_subsystem|hex_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|memory_subsystem|hex_data[6] .is_wysiwyg = "true";
defparam \my_slc|memory_subsystem|hex_data[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y22_N12
cycloneive_lcell_comb \my_slc|hex_driver1|WideOr6~0 (
// Equation(s):
// \my_slc|hex_driver1|WideOr6~0_combout  = (\my_slc|memory_subsystem|hex_data [7] & (\my_slc|memory_subsystem|hex_data [4] & (\my_slc|memory_subsystem|hex_data [5] $ (\my_slc|memory_subsystem|hex_data [6])))) # (!\my_slc|memory_subsystem|hex_data [7] & 
// (!\my_slc|memory_subsystem|hex_data [5] & (\my_slc|memory_subsystem|hex_data [4] $ (\my_slc|memory_subsystem|hex_data [6]))))

	.dataa(\my_slc|memory_subsystem|hex_data [4]),
	.datab(\my_slc|memory_subsystem|hex_data [7]),
	.datac(\my_slc|memory_subsystem|hex_data [5]),
	.datad(\my_slc|memory_subsystem|hex_data [6]),
	.cin(gnd),
	.combout(\my_slc|hex_driver1|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver1|WideOr6~0 .lut_mask = 16'h0982;
defparam \my_slc|hex_driver1|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y22_N2
cycloneive_lcell_comb \my_slc|hex_driver1|WideOr5~0 (
// Equation(s):
// \my_slc|hex_driver1|WideOr5~0_combout  = (\my_slc|memory_subsystem|hex_data [7] & ((\my_slc|memory_subsystem|hex_data [4] & (\my_slc|memory_subsystem|hex_data [5])) # (!\my_slc|memory_subsystem|hex_data [4] & ((\my_slc|memory_subsystem|hex_data [6]))))) # 
// (!\my_slc|memory_subsystem|hex_data [7] & (\my_slc|memory_subsystem|hex_data [6] & (\my_slc|memory_subsystem|hex_data [4] $ (\my_slc|memory_subsystem|hex_data [5]))))

	.dataa(\my_slc|memory_subsystem|hex_data [4]),
	.datab(\my_slc|memory_subsystem|hex_data [7]),
	.datac(\my_slc|memory_subsystem|hex_data [5]),
	.datad(\my_slc|memory_subsystem|hex_data [6]),
	.cin(gnd),
	.combout(\my_slc|hex_driver1|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver1|WideOr5~0 .lut_mask = 16'hD680;
defparam \my_slc|hex_driver1|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y22_N16
cycloneive_lcell_comb \my_slc|hex_driver1|WideOr4~0 (
// Equation(s):
// \my_slc|hex_driver1|WideOr4~0_combout  = (\my_slc|memory_subsystem|hex_data [7] & (\my_slc|memory_subsystem|hex_data [6] & ((\my_slc|memory_subsystem|hex_data [5]) # (!\my_slc|memory_subsystem|hex_data [4])))) # (!\my_slc|memory_subsystem|hex_data [7] & 
// (!\my_slc|memory_subsystem|hex_data [4] & (\my_slc|memory_subsystem|hex_data [5] & !\my_slc|memory_subsystem|hex_data [6])))

	.dataa(\my_slc|memory_subsystem|hex_data [4]),
	.datab(\my_slc|memory_subsystem|hex_data [7]),
	.datac(\my_slc|memory_subsystem|hex_data [5]),
	.datad(\my_slc|memory_subsystem|hex_data [6]),
	.cin(gnd),
	.combout(\my_slc|hex_driver1|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver1|WideOr4~0 .lut_mask = 16'hC410;
defparam \my_slc|hex_driver1|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y22_N22
cycloneive_lcell_comb \my_slc|hex_driver1|WideOr3~0 (
// Equation(s):
// \my_slc|hex_driver1|WideOr3~0_combout  = (\my_slc|memory_subsystem|hex_data [5] & ((\my_slc|memory_subsystem|hex_data [4] & ((\my_slc|memory_subsystem|hex_data [6]))) # (!\my_slc|memory_subsystem|hex_data [4] & (\my_slc|memory_subsystem|hex_data [7] & 
// !\my_slc|memory_subsystem|hex_data [6])))) # (!\my_slc|memory_subsystem|hex_data [5] & (!\my_slc|memory_subsystem|hex_data [7] & (\my_slc|memory_subsystem|hex_data [4] $ (\my_slc|memory_subsystem|hex_data [6]))))

	.dataa(\my_slc|memory_subsystem|hex_data [4]),
	.datab(\my_slc|memory_subsystem|hex_data [7]),
	.datac(\my_slc|memory_subsystem|hex_data [5]),
	.datad(\my_slc|memory_subsystem|hex_data [6]),
	.cin(gnd),
	.combout(\my_slc|hex_driver1|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver1|WideOr3~0 .lut_mask = 16'hA142;
defparam \my_slc|hex_driver1|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y22_N28
cycloneive_lcell_comb \my_slc|hex_driver1|WideOr2~0 (
// Equation(s):
// \my_slc|hex_driver1|WideOr2~0_combout  = (\my_slc|memory_subsystem|hex_data [5] & (\my_slc|memory_subsystem|hex_data [4] & (!\my_slc|memory_subsystem|hex_data [7]))) # (!\my_slc|memory_subsystem|hex_data [5] & ((\my_slc|memory_subsystem|hex_data [6] & 
// ((!\my_slc|memory_subsystem|hex_data [7]))) # (!\my_slc|memory_subsystem|hex_data [6] & (\my_slc|memory_subsystem|hex_data [4]))))

	.dataa(\my_slc|memory_subsystem|hex_data [4]),
	.datab(\my_slc|memory_subsystem|hex_data [7]),
	.datac(\my_slc|memory_subsystem|hex_data [5]),
	.datad(\my_slc|memory_subsystem|hex_data [6]),
	.cin(gnd),
	.combout(\my_slc|hex_driver1|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver1|WideOr2~0 .lut_mask = 16'h232A;
defparam \my_slc|hex_driver1|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y22_N26
cycloneive_lcell_comb \my_slc|hex_driver1|WideOr1~0 (
// Equation(s):
// \my_slc|hex_driver1|WideOr1~0_combout  = (\my_slc|memory_subsystem|hex_data [4] & (\my_slc|memory_subsystem|hex_data [7] $ (((\my_slc|memory_subsystem|hex_data [5]) # (!\my_slc|memory_subsystem|hex_data [6]))))) # (!\my_slc|memory_subsystem|hex_data [4] & 
// (!\my_slc|memory_subsystem|hex_data [7] & (\my_slc|memory_subsystem|hex_data [5] & !\my_slc|memory_subsystem|hex_data [6])))

	.dataa(\my_slc|memory_subsystem|hex_data [4]),
	.datab(\my_slc|memory_subsystem|hex_data [7]),
	.datac(\my_slc|memory_subsystem|hex_data [5]),
	.datad(\my_slc|memory_subsystem|hex_data [6]),
	.cin(gnd),
	.combout(\my_slc|hex_driver1|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver1|WideOr1~0 .lut_mask = 16'h2832;
defparam \my_slc|hex_driver1|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y22_N4
cycloneive_lcell_comb \my_slc|hex_driver1|WideOr0~0 (
// Equation(s):
// \my_slc|hex_driver1|WideOr0~0_combout  = (\my_slc|memory_subsystem|hex_data [4] & ((\my_slc|memory_subsystem|hex_data [7]) # (\my_slc|memory_subsystem|hex_data [5] $ (\my_slc|memory_subsystem|hex_data [6])))) # (!\my_slc|memory_subsystem|hex_data [4] & 
// ((\my_slc|memory_subsystem|hex_data [5]) # (\my_slc|memory_subsystem|hex_data [7] $ (\my_slc|memory_subsystem|hex_data [6]))))

	.dataa(\my_slc|memory_subsystem|hex_data [4]),
	.datab(\my_slc|memory_subsystem|hex_data [7]),
	.datac(\my_slc|memory_subsystem|hex_data [5]),
	.datad(\my_slc|memory_subsystem|hex_data [6]),
	.cin(gnd),
	.combout(\my_slc|hex_driver1|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver1|WideOr0~0 .lut_mask = 16'hDBFC;
defparam \my_slc|hex_driver1|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y17_N26
cycloneive_lcell_comb \my_slc|memory_subsystem|hex_data~11 (
// Equation(s):
// \my_slc|memory_subsystem|hex_data~11_combout  = (\my_slc|d0|MDR_REG|DataOut [9] & \Reset~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|d0|MDR_REG|DataOut [9]),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\my_slc|memory_subsystem|hex_data~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|memory_subsystem|hex_data~11 .lut_mask = 16'hF000;
defparam \my_slc|memory_subsystem|hex_data~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y17_N27
dffeas \my_slc|memory_subsystem|hex_data[9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|memory_subsystem|hex_data~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|memory_subsystem|hex_data[6]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|memory_subsystem|hex_data [9]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|memory_subsystem|hex_data[9] .is_wysiwyg = "true";
defparam \my_slc|memory_subsystem|hex_data[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y17_N16
cycloneive_lcell_comb \my_slc|memory_subsystem|hex_data~12 (
// Equation(s):
// \my_slc|memory_subsystem|hex_data~12_combout  = (\my_slc|d0|MDR_REG|DataOut [10] & \Reset~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|d0|MDR_REG|DataOut [10]),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\my_slc|memory_subsystem|hex_data~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|memory_subsystem|hex_data~12 .lut_mask = 16'hF000;
defparam \my_slc|memory_subsystem|hex_data~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y17_N17
dffeas \my_slc|memory_subsystem|hex_data[10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|memory_subsystem|hex_data~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|memory_subsystem|hex_data[6]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|memory_subsystem|hex_data [10]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|memory_subsystem|hex_data[10] .is_wysiwyg = "true";
defparam \my_slc|memory_subsystem|hex_data[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y17_N22
cycloneive_lcell_comb \my_slc|memory_subsystem|hex_data~13 (
// Equation(s):
// \my_slc|memory_subsystem|hex_data~13_combout  = (\my_slc|d0|MDR_REG|DataOut [11] & \Reset~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|d0|MDR_REG|DataOut [11]),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\my_slc|memory_subsystem|hex_data~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|memory_subsystem|hex_data~13 .lut_mask = 16'hF000;
defparam \my_slc|memory_subsystem|hex_data~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y17_N23
dffeas \my_slc|memory_subsystem|hex_data[11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|memory_subsystem|hex_data~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|memory_subsystem|hex_data[6]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|memory_subsystem|hex_data [11]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|memory_subsystem|hex_data[11] .is_wysiwyg = "true";
defparam \my_slc|memory_subsystem|hex_data[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y17_N20
cycloneive_lcell_comb \my_slc|memory_subsystem|hex_data~10 (
// Equation(s):
// \my_slc|memory_subsystem|hex_data~10_combout  = (\my_slc|d0|MDR_REG|DataOut [8] & \Reset~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|d0|MDR_REG|DataOut [8]),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\my_slc|memory_subsystem|hex_data~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|memory_subsystem|hex_data~10 .lut_mask = 16'hF000;
defparam \my_slc|memory_subsystem|hex_data~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y17_N21
dffeas \my_slc|memory_subsystem|hex_data[8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|memory_subsystem|hex_data~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|memory_subsystem|hex_data[6]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|memory_subsystem|hex_data [8]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|memory_subsystem|hex_data[8] .is_wysiwyg = "true";
defparam \my_slc|memory_subsystem|hex_data[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y17_N12
cycloneive_lcell_comb \my_slc|hex_driver2|WideOr6~0 (
// Equation(s):
// \my_slc|hex_driver2|WideOr6~0_combout  = (\my_slc|memory_subsystem|hex_data [10] & (!\my_slc|memory_subsystem|hex_data [9] & (\my_slc|memory_subsystem|hex_data [11] $ (!\my_slc|memory_subsystem|hex_data [8])))) # (!\my_slc|memory_subsystem|hex_data [10] & 
// (\my_slc|memory_subsystem|hex_data [8] & (\my_slc|memory_subsystem|hex_data [9] $ (!\my_slc|memory_subsystem|hex_data [11]))))

	.dataa(\my_slc|memory_subsystem|hex_data [9]),
	.datab(\my_slc|memory_subsystem|hex_data [10]),
	.datac(\my_slc|memory_subsystem|hex_data [11]),
	.datad(\my_slc|memory_subsystem|hex_data [8]),
	.cin(gnd),
	.combout(\my_slc|hex_driver2|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver2|WideOr6~0 .lut_mask = 16'h6104;
defparam \my_slc|hex_driver2|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y17_N30
cycloneive_lcell_comb \my_slc|hex_driver2|WideOr5~0 (
// Equation(s):
// \my_slc|hex_driver2|WideOr5~0_combout  = (\my_slc|memory_subsystem|hex_data [9] & ((\my_slc|memory_subsystem|hex_data [8] & ((\my_slc|memory_subsystem|hex_data [11]))) # (!\my_slc|memory_subsystem|hex_data [8] & (\my_slc|memory_subsystem|hex_data [10])))) 
// # (!\my_slc|memory_subsystem|hex_data [9] & (\my_slc|memory_subsystem|hex_data [10] & (\my_slc|memory_subsystem|hex_data [11] $ (\my_slc|memory_subsystem|hex_data [8]))))

	.dataa(\my_slc|memory_subsystem|hex_data [9]),
	.datab(\my_slc|memory_subsystem|hex_data [10]),
	.datac(\my_slc|memory_subsystem|hex_data [11]),
	.datad(\my_slc|memory_subsystem|hex_data [8]),
	.cin(gnd),
	.combout(\my_slc|hex_driver2|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver2|WideOr5~0 .lut_mask = 16'hA4C8;
defparam \my_slc|hex_driver2|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y17_N24
cycloneive_lcell_comb \my_slc|hex_driver2|WideOr4~0 (
// Equation(s):
// \my_slc|hex_driver2|WideOr4~0_combout  = (\my_slc|memory_subsystem|hex_data [10] & (\my_slc|memory_subsystem|hex_data [11] & ((\my_slc|memory_subsystem|hex_data [9]) # (!\my_slc|memory_subsystem|hex_data [8])))) # (!\my_slc|memory_subsystem|hex_data [10] 
// & (\my_slc|memory_subsystem|hex_data [9] & (!\my_slc|memory_subsystem|hex_data [11] & !\my_slc|memory_subsystem|hex_data [8])))

	.dataa(\my_slc|memory_subsystem|hex_data [9]),
	.datab(\my_slc|memory_subsystem|hex_data [10]),
	.datac(\my_slc|memory_subsystem|hex_data [11]),
	.datad(\my_slc|memory_subsystem|hex_data [8]),
	.cin(gnd),
	.combout(\my_slc|hex_driver2|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver2|WideOr4~0 .lut_mask = 16'h80C2;
defparam \my_slc|hex_driver2|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y17_N10
cycloneive_lcell_comb \my_slc|hex_driver2|WideOr3~0 (
// Equation(s):
// \my_slc|hex_driver2|WideOr3~0_combout  = (\my_slc|memory_subsystem|hex_data [9] & ((\my_slc|memory_subsystem|hex_data [10] & ((\my_slc|memory_subsystem|hex_data [8]))) # (!\my_slc|memory_subsystem|hex_data [10] & (\my_slc|memory_subsystem|hex_data [11] & 
// !\my_slc|memory_subsystem|hex_data [8])))) # (!\my_slc|memory_subsystem|hex_data [9] & (!\my_slc|memory_subsystem|hex_data [11] & (\my_slc|memory_subsystem|hex_data [10] $ (\my_slc|memory_subsystem|hex_data [8]))))

	.dataa(\my_slc|memory_subsystem|hex_data [9]),
	.datab(\my_slc|memory_subsystem|hex_data [10]),
	.datac(\my_slc|memory_subsystem|hex_data [11]),
	.datad(\my_slc|memory_subsystem|hex_data [8]),
	.cin(gnd),
	.combout(\my_slc|hex_driver2|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver2|WideOr3~0 .lut_mask = 16'h8924;
defparam \my_slc|hex_driver2|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y17_N28
cycloneive_lcell_comb \my_slc|hex_driver2|WideOr2~0 (
// Equation(s):
// \my_slc|hex_driver2|WideOr2~0_combout  = (\my_slc|memory_subsystem|hex_data [9] & (((!\my_slc|memory_subsystem|hex_data [11] & \my_slc|memory_subsystem|hex_data [8])))) # (!\my_slc|memory_subsystem|hex_data [9] & ((\my_slc|memory_subsystem|hex_data [10] & 
// (!\my_slc|memory_subsystem|hex_data [11])) # (!\my_slc|memory_subsystem|hex_data [10] & ((\my_slc|memory_subsystem|hex_data [8])))))

	.dataa(\my_slc|memory_subsystem|hex_data [9]),
	.datab(\my_slc|memory_subsystem|hex_data [10]),
	.datac(\my_slc|memory_subsystem|hex_data [11]),
	.datad(\my_slc|memory_subsystem|hex_data [8]),
	.cin(gnd),
	.combout(\my_slc|hex_driver2|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver2|WideOr2~0 .lut_mask = 16'h1F04;
defparam \my_slc|hex_driver2|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y17_N18
cycloneive_lcell_comb \my_slc|hex_driver2|WideOr1~0 (
// Equation(s):
// \my_slc|hex_driver2|WideOr1~0_combout  = (\my_slc|memory_subsystem|hex_data [9] & (!\my_slc|memory_subsystem|hex_data [11] & ((\my_slc|memory_subsystem|hex_data [8]) # (!\my_slc|memory_subsystem|hex_data [10])))) # (!\my_slc|memory_subsystem|hex_data [9] 
// & (\my_slc|memory_subsystem|hex_data [8] & (\my_slc|memory_subsystem|hex_data [10] $ (!\my_slc|memory_subsystem|hex_data [11]))))

	.dataa(\my_slc|memory_subsystem|hex_data [9]),
	.datab(\my_slc|memory_subsystem|hex_data [10]),
	.datac(\my_slc|memory_subsystem|hex_data [11]),
	.datad(\my_slc|memory_subsystem|hex_data [8]),
	.cin(gnd),
	.combout(\my_slc|hex_driver2|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver2|WideOr1~0 .lut_mask = 16'h4B02;
defparam \my_slc|hex_driver2|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y17_N4
cycloneive_lcell_comb \my_slc|hex_driver2|WideOr0~0 (
// Equation(s):
// \my_slc|hex_driver2|WideOr0~0_combout  = (\my_slc|memory_subsystem|hex_data [8] & ((\my_slc|memory_subsystem|hex_data [11]) # (\my_slc|memory_subsystem|hex_data [9] $ (\my_slc|memory_subsystem|hex_data [10])))) # (!\my_slc|memory_subsystem|hex_data [8] & 
// ((\my_slc|memory_subsystem|hex_data [9]) # (\my_slc|memory_subsystem|hex_data [10] $ (\my_slc|memory_subsystem|hex_data [11]))))

	.dataa(\my_slc|memory_subsystem|hex_data [9]),
	.datab(\my_slc|memory_subsystem|hex_data [10]),
	.datac(\my_slc|memory_subsystem|hex_data [11]),
	.datad(\my_slc|memory_subsystem|hex_data [8]),
	.cin(gnd),
	.combout(\my_slc|hex_driver2|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver2|WideOr0~0 .lut_mask = 16'hF6BE;
defparam \my_slc|hex_driver2|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y7_N10
cycloneive_lcell_comb \my_slc|memory_subsystem|hex_data~16 (
// Equation(s):
// \my_slc|memory_subsystem|hex_data~16_combout  = (\Reset~input_o  & \my_slc|d0|MDR_REG|DataOut [14])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Reset~input_o ),
	.datad(\my_slc|d0|MDR_REG|DataOut [14]),
	.cin(gnd),
	.combout(\my_slc|memory_subsystem|hex_data~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|memory_subsystem|hex_data~16 .lut_mask = 16'hF000;
defparam \my_slc|memory_subsystem|hex_data~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y7_N11
dffeas \my_slc|memory_subsystem|hex_data[14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|memory_subsystem|hex_data~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|memory_subsystem|hex_data[6]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|memory_subsystem|hex_data [14]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|memory_subsystem|hex_data[14] .is_wysiwyg = "true";
defparam \my_slc|memory_subsystem|hex_data[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y7_N16
cycloneive_lcell_comb \my_slc|memory_subsystem|hex_data~17 (
// Equation(s):
// \my_slc|memory_subsystem|hex_data~17_combout  = (\Reset~input_o  & \my_slc|d0|MDR_REG|DataOut [15])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Reset~input_o ),
	.datad(\my_slc|d0|MDR_REG|DataOut [15]),
	.cin(gnd),
	.combout(\my_slc|memory_subsystem|hex_data~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|memory_subsystem|hex_data~17 .lut_mask = 16'hF000;
defparam \my_slc|memory_subsystem|hex_data~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y7_N17
dffeas \my_slc|memory_subsystem|hex_data[15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|memory_subsystem|hex_data~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|memory_subsystem|hex_data[6]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|memory_subsystem|hex_data [15]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|memory_subsystem|hex_data[15] .is_wysiwyg = "true";
defparam \my_slc|memory_subsystem|hex_data[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y7_N26
cycloneive_lcell_comb \my_slc|memory_subsystem|hex_data~14 (
// Equation(s):
// \my_slc|memory_subsystem|hex_data~14_combout  = (\Reset~input_o  & \my_slc|d0|MDR_REG|DataOut [12])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Reset~input_o ),
	.datad(\my_slc|d0|MDR_REG|DataOut [12]),
	.cin(gnd),
	.combout(\my_slc|memory_subsystem|hex_data~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|memory_subsystem|hex_data~14 .lut_mask = 16'hF000;
defparam \my_slc|memory_subsystem|hex_data~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y7_N27
dffeas \my_slc|memory_subsystem|hex_data[12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|memory_subsystem|hex_data~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|memory_subsystem|hex_data[6]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|memory_subsystem|hex_data [12]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|memory_subsystem|hex_data[12] .is_wysiwyg = "true";
defparam \my_slc|memory_subsystem|hex_data[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y7_N12
cycloneive_lcell_comb \my_slc|memory_subsystem|hex_data~15 (
// Equation(s):
// \my_slc|memory_subsystem|hex_data~15_combout  = (\my_slc|d0|MDR_REG|DataOut [13] & \Reset~input_o )

	.dataa(gnd),
	.datab(\my_slc|d0|MDR_REG|DataOut [13]),
	.datac(\Reset~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_slc|memory_subsystem|hex_data~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|memory_subsystem|hex_data~15 .lut_mask = 16'hC0C0;
defparam \my_slc|memory_subsystem|hex_data~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y7_N13
dffeas \my_slc|memory_subsystem|hex_data[13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|memory_subsystem|hex_data~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|memory_subsystem|hex_data[6]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|memory_subsystem|hex_data [13]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|memory_subsystem|hex_data[13] .is_wysiwyg = "true";
defparam \my_slc|memory_subsystem|hex_data[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y7_N2
cycloneive_lcell_comb \my_slc|hex_driver3|WideOr6~0 (
// Equation(s):
// \my_slc|hex_driver3|WideOr6~0_combout  = (\my_slc|memory_subsystem|hex_data [14] & (!\my_slc|memory_subsystem|hex_data [13] & (\my_slc|memory_subsystem|hex_data [15] $ (!\my_slc|memory_subsystem|hex_data [12])))) # (!\my_slc|memory_subsystem|hex_data [14] 
// & (\my_slc|memory_subsystem|hex_data [12] & (\my_slc|memory_subsystem|hex_data [15] $ (!\my_slc|memory_subsystem|hex_data [13]))))

	.dataa(\my_slc|memory_subsystem|hex_data [14]),
	.datab(\my_slc|memory_subsystem|hex_data [15]),
	.datac(\my_slc|memory_subsystem|hex_data [12]),
	.datad(\my_slc|memory_subsystem|hex_data [13]),
	.cin(gnd),
	.combout(\my_slc|hex_driver3|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver3|WideOr6~0 .lut_mask = 16'h4092;
defparam \my_slc|hex_driver3|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y7_N0
cycloneive_lcell_comb \my_slc|hex_driver3|WideOr5~0 (
// Equation(s):
// \my_slc|hex_driver3|WideOr5~0_combout  = (\my_slc|memory_subsystem|hex_data [15] & ((\my_slc|memory_subsystem|hex_data [12] & ((\my_slc|memory_subsystem|hex_data [13]))) # (!\my_slc|memory_subsystem|hex_data [12] & (\my_slc|memory_subsystem|hex_data 
// [14])))) # (!\my_slc|memory_subsystem|hex_data [15] & (\my_slc|memory_subsystem|hex_data [14] & (\my_slc|memory_subsystem|hex_data [12] $ (\my_slc|memory_subsystem|hex_data [13]))))

	.dataa(\my_slc|memory_subsystem|hex_data [14]),
	.datab(\my_slc|memory_subsystem|hex_data [15]),
	.datac(\my_slc|memory_subsystem|hex_data [12]),
	.datad(\my_slc|memory_subsystem|hex_data [13]),
	.cin(gnd),
	.combout(\my_slc|hex_driver3|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver3|WideOr5~0 .lut_mask = 16'hCA28;
defparam \my_slc|hex_driver3|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y7_N18
cycloneive_lcell_comb \my_slc|hex_driver3|WideOr4~0 (
// Equation(s):
// \my_slc|hex_driver3|WideOr4~0_combout  = (\my_slc|memory_subsystem|hex_data [14] & (\my_slc|memory_subsystem|hex_data [15] & ((\my_slc|memory_subsystem|hex_data [13]) # (!\my_slc|memory_subsystem|hex_data [12])))) # (!\my_slc|memory_subsystem|hex_data 
// [14] & (!\my_slc|memory_subsystem|hex_data [15] & (!\my_slc|memory_subsystem|hex_data [12] & \my_slc|memory_subsystem|hex_data [13])))

	.dataa(\my_slc|memory_subsystem|hex_data [14]),
	.datab(\my_slc|memory_subsystem|hex_data [15]),
	.datac(\my_slc|memory_subsystem|hex_data [12]),
	.datad(\my_slc|memory_subsystem|hex_data [13]),
	.cin(gnd),
	.combout(\my_slc|hex_driver3|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver3|WideOr4~0 .lut_mask = 16'h8908;
defparam \my_slc|hex_driver3|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y7_N20
cycloneive_lcell_comb \my_slc|hex_driver3|WideOr3~0 (
// Equation(s):
// \my_slc|hex_driver3|WideOr3~0_combout  = (\my_slc|memory_subsystem|hex_data [13] & ((\my_slc|memory_subsystem|hex_data [14] & ((\my_slc|memory_subsystem|hex_data [12]))) # (!\my_slc|memory_subsystem|hex_data [14] & (\my_slc|memory_subsystem|hex_data [15] 
// & !\my_slc|memory_subsystem|hex_data [12])))) # (!\my_slc|memory_subsystem|hex_data [13] & (!\my_slc|memory_subsystem|hex_data [15] & (\my_slc|memory_subsystem|hex_data [14] $ (\my_slc|memory_subsystem|hex_data [12]))))

	.dataa(\my_slc|memory_subsystem|hex_data [14]),
	.datab(\my_slc|memory_subsystem|hex_data [15]),
	.datac(\my_slc|memory_subsystem|hex_data [12]),
	.datad(\my_slc|memory_subsystem|hex_data [13]),
	.cin(gnd),
	.combout(\my_slc|hex_driver3|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver3|WideOr3~0 .lut_mask = 16'hA412;
defparam \my_slc|hex_driver3|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y7_N6
cycloneive_lcell_comb \my_slc|hex_driver3|WideOr2~0 (
// Equation(s):
// \my_slc|hex_driver3|WideOr2~0_combout  = (\my_slc|memory_subsystem|hex_data [13] & (((!\my_slc|memory_subsystem|hex_data [15] & \my_slc|memory_subsystem|hex_data [12])))) # (!\my_slc|memory_subsystem|hex_data [13] & ((\my_slc|memory_subsystem|hex_data 
// [14] & (!\my_slc|memory_subsystem|hex_data [15])) # (!\my_slc|memory_subsystem|hex_data [14] & ((\my_slc|memory_subsystem|hex_data [12])))))

	.dataa(\my_slc|memory_subsystem|hex_data [14]),
	.datab(\my_slc|memory_subsystem|hex_data [15]),
	.datac(\my_slc|memory_subsystem|hex_data [12]),
	.datad(\my_slc|memory_subsystem|hex_data [13]),
	.cin(gnd),
	.combout(\my_slc|hex_driver3|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver3|WideOr2~0 .lut_mask = 16'h3072;
defparam \my_slc|hex_driver3|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y7_N8
cycloneive_lcell_comb \my_slc|hex_driver3|WideOr1~0 (
// Equation(s):
// \my_slc|hex_driver3|WideOr1~0_combout  = (\my_slc|memory_subsystem|hex_data [14] & (\my_slc|memory_subsystem|hex_data [12] & (\my_slc|memory_subsystem|hex_data [15] $ (\my_slc|memory_subsystem|hex_data [13])))) # (!\my_slc|memory_subsystem|hex_data [14] & 
// (!\my_slc|memory_subsystem|hex_data [15] & ((\my_slc|memory_subsystem|hex_data [12]) # (\my_slc|memory_subsystem|hex_data [13]))))

	.dataa(\my_slc|memory_subsystem|hex_data [14]),
	.datab(\my_slc|memory_subsystem|hex_data [15]),
	.datac(\my_slc|memory_subsystem|hex_data [12]),
	.datad(\my_slc|memory_subsystem|hex_data [13]),
	.cin(gnd),
	.combout(\my_slc|hex_driver3|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver3|WideOr1~0 .lut_mask = 16'h3190;
defparam \my_slc|hex_driver3|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y7_N30
cycloneive_lcell_comb \my_slc|hex_driver3|WideOr0~0 (
// Equation(s):
// \my_slc|hex_driver3|WideOr0~0_combout  = (\my_slc|memory_subsystem|hex_data [12] & ((\my_slc|memory_subsystem|hex_data [15]) # (\my_slc|memory_subsystem|hex_data [14] $ (\my_slc|memory_subsystem|hex_data [13])))) # (!\my_slc|memory_subsystem|hex_data [12] 
// & ((\my_slc|memory_subsystem|hex_data [13]) # (\my_slc|memory_subsystem|hex_data [14] $ (\my_slc|memory_subsystem|hex_data [15]))))

	.dataa(\my_slc|memory_subsystem|hex_data [14]),
	.datab(\my_slc|memory_subsystem|hex_data [15]),
	.datac(\my_slc|memory_subsystem|hex_data [12]),
	.datad(\my_slc|memory_subsystem|hex_data [13]),
	.cin(gnd),
	.combout(\my_slc|hex_driver3|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver3|WideOr0~0 .lut_mask = 16'hDFE6;
defparam \my_slc|hex_driver3|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y4_N24
cycloneive_lcell_comb \my_slc|hex_driver4|WideOr6~0 (
// Equation(s):
// \my_slc|hex_driver4|WideOr6~0_combout  = (\my_slc|d0|PC_REG|DataOut [2] & (!\my_slc|d0|PC_REG|DataOut [1] & (\my_slc|d0|PC_REG|DataOut [3] $ (!\my_slc|d0|PC_REG|DataOut [0])))) # (!\my_slc|d0|PC_REG|DataOut [2] & (\my_slc|d0|PC_REG|DataOut [0] & 
// (\my_slc|d0|PC_REG|DataOut [1] $ (!\my_slc|d0|PC_REG|DataOut [3]))))

	.dataa(\my_slc|d0|PC_REG|DataOut [2]),
	.datab(\my_slc|d0|PC_REG|DataOut [1]),
	.datac(\my_slc|d0|PC_REG|DataOut [3]),
	.datad(\my_slc|d0|PC_REG|DataOut [0]),
	.cin(gnd),
	.combout(\my_slc|hex_driver4|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver4|WideOr6~0 .lut_mask = 16'h6102;
defparam \my_slc|hex_driver4|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y4_N18
cycloneive_lcell_comb \my_slc|hex_driver4|WideOr5~0 (
// Equation(s):
// \my_slc|hex_driver4|WideOr5~0_combout  = (\my_slc|d0|PC_REG|DataOut [1] & ((\my_slc|d0|PC_REG|DataOut [0] & ((\my_slc|d0|PC_REG|DataOut [3]))) # (!\my_slc|d0|PC_REG|DataOut [0] & (\my_slc|d0|PC_REG|DataOut [2])))) # (!\my_slc|d0|PC_REG|DataOut [1] & 
// (\my_slc|d0|PC_REG|DataOut [2] & (\my_slc|d0|PC_REG|DataOut [3] $ (\my_slc|d0|PC_REG|DataOut [0]))))

	.dataa(\my_slc|d0|PC_REG|DataOut [2]),
	.datab(\my_slc|d0|PC_REG|DataOut [1]),
	.datac(\my_slc|d0|PC_REG|DataOut [3]),
	.datad(\my_slc|d0|PC_REG|DataOut [0]),
	.cin(gnd),
	.combout(\my_slc|hex_driver4|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver4|WideOr5~0 .lut_mask = 16'hC2A8;
defparam \my_slc|hex_driver4|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y4_N20
cycloneive_lcell_comb \my_slc|hex_driver4|WideOr4~0 (
// Equation(s):
// \my_slc|hex_driver4|WideOr4~0_combout  = (\my_slc|d0|PC_REG|DataOut [2] & (\my_slc|d0|PC_REG|DataOut [3] & ((\my_slc|d0|PC_REG|DataOut [1]) # (!\my_slc|d0|PC_REG|DataOut [0])))) # (!\my_slc|d0|PC_REG|DataOut [2] & (!\my_slc|d0|PC_REG|DataOut [0] & 
// (\my_slc|d0|PC_REG|DataOut [1] & !\my_slc|d0|PC_REG|DataOut [3])))

	.dataa(\my_slc|d0|PC_REG|DataOut [2]),
	.datab(\my_slc|d0|PC_REG|DataOut [0]),
	.datac(\my_slc|d0|PC_REG|DataOut [1]),
	.datad(\my_slc|d0|PC_REG|DataOut [3]),
	.cin(gnd),
	.combout(\my_slc|hex_driver4|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver4|WideOr4~0 .lut_mask = 16'hA210;
defparam \my_slc|hex_driver4|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y4_N18
cycloneive_lcell_comb \my_slc|hex_driver4|WideOr3~0 (
// Equation(s):
// \my_slc|hex_driver4|WideOr3~0_combout  = (\my_slc|d0|PC_REG|DataOut [1] & ((\my_slc|d0|PC_REG|DataOut [2] & (\my_slc|d0|PC_REG|DataOut [0])) # (!\my_slc|d0|PC_REG|DataOut [2] & (!\my_slc|d0|PC_REG|DataOut [0] & \my_slc|d0|PC_REG|DataOut [3])))) # 
// (!\my_slc|d0|PC_REG|DataOut [1] & (!\my_slc|d0|PC_REG|DataOut [3] & (\my_slc|d0|PC_REG|DataOut [2] $ (\my_slc|d0|PC_REG|DataOut [0]))))

	.dataa(\my_slc|d0|PC_REG|DataOut [2]),
	.datab(\my_slc|d0|PC_REG|DataOut [0]),
	.datac(\my_slc|d0|PC_REG|DataOut [1]),
	.datad(\my_slc|d0|PC_REG|DataOut [3]),
	.cin(gnd),
	.combout(\my_slc|hex_driver4|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver4|WideOr3~0 .lut_mask = 16'h9086;
defparam \my_slc|hex_driver4|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y4_N12
cycloneive_lcell_comb \my_slc|hex_driver4|WideOr2~0 (
// Equation(s):
// \my_slc|hex_driver4|WideOr2~0_combout  = (\my_slc|d0|PC_REG|DataOut [1] & (((!\my_slc|d0|PC_REG|DataOut [3] & \my_slc|d0|PC_REG|DataOut [0])))) # (!\my_slc|d0|PC_REG|DataOut [1] & ((\my_slc|d0|PC_REG|DataOut [2] & (!\my_slc|d0|PC_REG|DataOut [3])) # 
// (!\my_slc|d0|PC_REG|DataOut [2] & ((\my_slc|d0|PC_REG|DataOut [0])))))

	.dataa(\my_slc|d0|PC_REG|DataOut [2]),
	.datab(\my_slc|d0|PC_REG|DataOut [1]),
	.datac(\my_slc|d0|PC_REG|DataOut [3]),
	.datad(\my_slc|d0|PC_REG|DataOut [0]),
	.cin(gnd),
	.combout(\my_slc|hex_driver4|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver4|WideOr2~0 .lut_mask = 16'h1F02;
defparam \my_slc|hex_driver4|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y4_N30
cycloneive_lcell_comb \my_slc|hex_driver4|WideOr1~0 (
// Equation(s):
// \my_slc|hex_driver4|WideOr1~0_combout  = (\my_slc|d0|PC_REG|DataOut [2] & (\my_slc|d0|PC_REG|DataOut [0] & (\my_slc|d0|PC_REG|DataOut [1] $ (\my_slc|d0|PC_REG|DataOut [3])))) # (!\my_slc|d0|PC_REG|DataOut [2] & (!\my_slc|d0|PC_REG|DataOut [3] & 
// ((\my_slc|d0|PC_REG|DataOut [1]) # (\my_slc|d0|PC_REG|DataOut [0]))))

	.dataa(\my_slc|d0|PC_REG|DataOut [2]),
	.datab(\my_slc|d0|PC_REG|DataOut [1]),
	.datac(\my_slc|d0|PC_REG|DataOut [3]),
	.datad(\my_slc|d0|PC_REG|DataOut [0]),
	.cin(gnd),
	.combout(\my_slc|hex_driver4|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver4|WideOr1~0 .lut_mask = 16'h2D04;
defparam \my_slc|hex_driver4|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y4_N28
cycloneive_lcell_comb \my_slc|hex_driver4|WideOr0~0 (
// Equation(s):
// \my_slc|hex_driver4|WideOr0~0_combout  = (\my_slc|d0|PC_REG|DataOut [0] & ((\my_slc|d0|PC_REG|DataOut [3]) # (\my_slc|d0|PC_REG|DataOut [2] $ (\my_slc|d0|PC_REG|DataOut [1])))) # (!\my_slc|d0|PC_REG|DataOut [0] & ((\my_slc|d0|PC_REG|DataOut [1]) # 
// (\my_slc|d0|PC_REG|DataOut [2] $ (\my_slc|d0|PC_REG|DataOut [3]))))

	.dataa(\my_slc|d0|PC_REG|DataOut [2]),
	.datab(\my_slc|d0|PC_REG|DataOut [1]),
	.datac(\my_slc|d0|PC_REG|DataOut [3]),
	.datad(\my_slc|d0|PC_REG|DataOut [0]),
	.cin(gnd),
	.combout(\my_slc|hex_driver4|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver4|WideOr0~0 .lut_mask = 16'hF6DE;
defparam \my_slc|hex_driver4|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y4_N8
cycloneive_lcell_comb \my_slc|hex_driver5|WideOr6~0 (
// Equation(s):
// \my_slc|hex_driver5|WideOr6~0_combout  = (\my_slc|d0|PC_REG|DataOut [6] & (!\my_slc|d0|PC_REG|DataOut [5] & (\my_slc|d0|PC_REG|DataOut [4] $ (!\my_slc|d0|PC_REG|DataOut [7])))) # (!\my_slc|d0|PC_REG|DataOut [6] & (\my_slc|d0|PC_REG|DataOut [4] & 
// (\my_slc|d0|PC_REG|DataOut [5] $ (!\my_slc|d0|PC_REG|DataOut [7]))))

	.dataa(\my_slc|d0|PC_REG|DataOut [4]),
	.datab(\my_slc|d0|PC_REG|DataOut [5]),
	.datac(\my_slc|d0|PC_REG|DataOut [6]),
	.datad(\my_slc|d0|PC_REG|DataOut [7]),
	.cin(gnd),
	.combout(\my_slc|hex_driver5|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver5|WideOr6~0 .lut_mask = 16'h2812;
defparam \my_slc|hex_driver5|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y4_N10
cycloneive_lcell_comb \my_slc|hex_driver5|WideOr5~0 (
// Equation(s):
// \my_slc|hex_driver5|WideOr5~0_combout  = (\my_slc|d0|PC_REG|DataOut [5] & ((\my_slc|d0|PC_REG|DataOut [4] & ((\my_slc|d0|PC_REG|DataOut [7]))) # (!\my_slc|d0|PC_REG|DataOut [4] & (\my_slc|d0|PC_REG|DataOut [6])))) # (!\my_slc|d0|PC_REG|DataOut [5] & 
// (\my_slc|d0|PC_REG|DataOut [6] & (\my_slc|d0|PC_REG|DataOut [4] $ (\my_slc|d0|PC_REG|DataOut [7]))))

	.dataa(\my_slc|d0|PC_REG|DataOut [4]),
	.datab(\my_slc|d0|PC_REG|DataOut [5]),
	.datac(\my_slc|d0|PC_REG|DataOut [6]),
	.datad(\my_slc|d0|PC_REG|DataOut [7]),
	.cin(gnd),
	.combout(\my_slc|hex_driver5|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver5|WideOr5~0 .lut_mask = 16'hD860;
defparam \my_slc|hex_driver5|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y4_N16
cycloneive_lcell_comb \my_slc|hex_driver5|WideOr4~0 (
// Equation(s):
// \my_slc|hex_driver5|WideOr4~0_combout  = (\my_slc|d0|PC_REG|DataOut [6] & (\my_slc|d0|PC_REG|DataOut [7] & ((\my_slc|d0|PC_REG|DataOut [5]) # (!\my_slc|d0|PC_REG|DataOut [4])))) # (!\my_slc|d0|PC_REG|DataOut [6] & (!\my_slc|d0|PC_REG|DataOut [4] & 
// (\my_slc|d0|PC_REG|DataOut [5] & !\my_slc|d0|PC_REG|DataOut [7])))

	.dataa(\my_slc|d0|PC_REG|DataOut [4]),
	.datab(\my_slc|d0|PC_REG|DataOut [5]),
	.datac(\my_slc|d0|PC_REG|DataOut [6]),
	.datad(\my_slc|d0|PC_REG|DataOut [7]),
	.cin(gnd),
	.combout(\my_slc|hex_driver5|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver5|WideOr4~0 .lut_mask = 16'hD004;
defparam \my_slc|hex_driver5|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y4_N22
cycloneive_lcell_comb \my_slc|hex_driver5|WideOr3~0 (
// Equation(s):
// \my_slc|hex_driver5|WideOr3~0_combout  = (\my_slc|d0|PC_REG|DataOut [5] & ((\my_slc|d0|PC_REG|DataOut [4] & (\my_slc|d0|PC_REG|DataOut [6])) # (!\my_slc|d0|PC_REG|DataOut [4] & (!\my_slc|d0|PC_REG|DataOut [6] & \my_slc|d0|PC_REG|DataOut [7])))) # 
// (!\my_slc|d0|PC_REG|DataOut [5] & (!\my_slc|d0|PC_REG|DataOut [7] & (\my_slc|d0|PC_REG|DataOut [4] $ (\my_slc|d0|PC_REG|DataOut [6]))))

	.dataa(\my_slc|d0|PC_REG|DataOut [4]),
	.datab(\my_slc|d0|PC_REG|DataOut [5]),
	.datac(\my_slc|d0|PC_REG|DataOut [6]),
	.datad(\my_slc|d0|PC_REG|DataOut [7]),
	.cin(gnd),
	.combout(\my_slc|hex_driver5|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver5|WideOr3~0 .lut_mask = 16'h8492;
defparam \my_slc|hex_driver5|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y4_N28
cycloneive_lcell_comb \my_slc|hex_driver5|WideOr2~0 (
// Equation(s):
// \my_slc|hex_driver5|WideOr2~0_combout  = (\my_slc|d0|PC_REG|DataOut [5] & (\my_slc|d0|PC_REG|DataOut [4] & ((!\my_slc|d0|PC_REG|DataOut [7])))) # (!\my_slc|d0|PC_REG|DataOut [5] & ((\my_slc|d0|PC_REG|DataOut [6] & ((!\my_slc|d0|PC_REG|DataOut [7]))) # 
// (!\my_slc|d0|PC_REG|DataOut [6] & (\my_slc|d0|PC_REG|DataOut [4]))))

	.dataa(\my_slc|d0|PC_REG|DataOut [4]),
	.datab(\my_slc|d0|PC_REG|DataOut [5]),
	.datac(\my_slc|d0|PC_REG|DataOut [6]),
	.datad(\my_slc|d0|PC_REG|DataOut [7]),
	.cin(gnd),
	.combout(\my_slc|hex_driver5|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver5|WideOr2~0 .lut_mask = 16'h02BA;
defparam \my_slc|hex_driver5|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y4_N26
cycloneive_lcell_comb \my_slc|hex_driver5|WideOr1~0 (
// Equation(s):
// \my_slc|hex_driver5|WideOr1~0_combout  = (\my_slc|d0|PC_REG|DataOut [4] & (\my_slc|d0|PC_REG|DataOut [7] $ (((\my_slc|d0|PC_REG|DataOut [5]) # (!\my_slc|d0|PC_REG|DataOut [6]))))) # (!\my_slc|d0|PC_REG|DataOut [4] & (\my_slc|d0|PC_REG|DataOut [5] & 
// (!\my_slc|d0|PC_REG|DataOut [6] & !\my_slc|d0|PC_REG|DataOut [7])))

	.dataa(\my_slc|d0|PC_REG|DataOut [4]),
	.datab(\my_slc|d0|PC_REG|DataOut [5]),
	.datac(\my_slc|d0|PC_REG|DataOut [6]),
	.datad(\my_slc|d0|PC_REG|DataOut [7]),
	.cin(gnd),
	.combout(\my_slc|hex_driver5|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver5|WideOr1~0 .lut_mask = 16'h208E;
defparam \my_slc|hex_driver5|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y4_N4
cycloneive_lcell_comb \my_slc|hex_driver5|WideOr0~0 (
// Equation(s):
// \my_slc|hex_driver5|WideOr0~0_combout  = (\my_slc|d0|PC_REG|DataOut [4] & ((\my_slc|d0|PC_REG|DataOut [7]) # (\my_slc|d0|PC_REG|DataOut [5] $ (\my_slc|d0|PC_REG|DataOut [6])))) # (!\my_slc|d0|PC_REG|DataOut [4] & ((\my_slc|d0|PC_REG|DataOut [5]) # 
// (\my_slc|d0|PC_REG|DataOut [6] $ (\my_slc|d0|PC_REG|DataOut [7]))))

	.dataa(\my_slc|d0|PC_REG|DataOut [4]),
	.datab(\my_slc|d0|PC_REG|DataOut [5]),
	.datac(\my_slc|d0|PC_REG|DataOut [6]),
	.datad(\my_slc|d0|PC_REG|DataOut [7]),
	.cin(gnd),
	.combout(\my_slc|hex_driver5|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver5|WideOr0~0 .lut_mask = 16'hEF7C;
defparam \my_slc|hex_driver5|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y6_N12
cycloneive_lcell_comb \my_slc|hex_driver6|WideOr6~0 (
// Equation(s):
// \my_slc|hex_driver6|WideOr6~0_combout  = (\my_slc|d0|PC_REG|DataOut [11] & (\my_slc|d0|PC_REG|DataOut [8] & (\my_slc|d0|PC_REG|DataOut [9] $ (\my_slc|d0|PC_REG|DataOut [10])))) # (!\my_slc|d0|PC_REG|DataOut [11] & (!\my_slc|d0|PC_REG|DataOut [9] & 
// (\my_slc|d0|PC_REG|DataOut [8] $ (\my_slc|d0|PC_REG|DataOut [10]))))

	.dataa(\my_slc|d0|PC_REG|DataOut [11]),
	.datab(\my_slc|d0|PC_REG|DataOut [8]),
	.datac(\my_slc|d0|PC_REG|DataOut [9]),
	.datad(\my_slc|d0|PC_REG|DataOut [10]),
	.cin(gnd),
	.combout(\my_slc|hex_driver6|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver6|WideOr6~0 .lut_mask = 16'h0984;
defparam \my_slc|hex_driver6|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y6_N4
cycloneive_lcell_comb \my_slc|hex_driver6|WideOr5~0 (
// Equation(s):
// \my_slc|hex_driver6|WideOr5~0_combout  = (\my_slc|d0|PC_REG|DataOut [9] & ((\my_slc|d0|PC_REG|DataOut [8] & (\my_slc|d0|PC_REG|DataOut [11])) # (!\my_slc|d0|PC_REG|DataOut [8] & ((\my_slc|d0|PC_REG|DataOut [10]))))) # (!\my_slc|d0|PC_REG|DataOut [9] & 
// (\my_slc|d0|PC_REG|DataOut [10] & (\my_slc|d0|PC_REG|DataOut [11] $ (\my_slc|d0|PC_REG|DataOut [8]))))

	.dataa(\my_slc|d0|PC_REG|DataOut [9]),
	.datab(\my_slc|d0|PC_REG|DataOut [11]),
	.datac(\my_slc|d0|PC_REG|DataOut [8]),
	.datad(\my_slc|d0|PC_REG|DataOut [10]),
	.cin(gnd),
	.combout(\my_slc|hex_driver6|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver6|WideOr5~0 .lut_mask = 16'h9E80;
defparam \my_slc|hex_driver6|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y6_N30
cycloneive_lcell_comb \my_slc|hex_driver6|WideOr4~0 (
// Equation(s):
// \my_slc|hex_driver6|WideOr4~0_combout  = (\my_slc|d0|PC_REG|DataOut [11] & (\my_slc|d0|PC_REG|DataOut [10] & ((\my_slc|d0|PC_REG|DataOut [9]) # (!\my_slc|d0|PC_REG|DataOut [8])))) # (!\my_slc|d0|PC_REG|DataOut [11] & (\my_slc|d0|PC_REG|DataOut [9] & 
// (!\my_slc|d0|PC_REG|DataOut [8] & !\my_slc|d0|PC_REG|DataOut [10])))

	.dataa(\my_slc|d0|PC_REG|DataOut [9]),
	.datab(\my_slc|d0|PC_REG|DataOut [11]),
	.datac(\my_slc|d0|PC_REG|DataOut [8]),
	.datad(\my_slc|d0|PC_REG|DataOut [10]),
	.cin(gnd),
	.combout(\my_slc|hex_driver6|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver6|WideOr4~0 .lut_mask = 16'h8C02;
defparam \my_slc|hex_driver6|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y6_N10
cycloneive_lcell_comb \my_slc|hex_driver6|WideOr3~0 (
// Equation(s):
// \my_slc|hex_driver6|WideOr3~0_combout  = (\my_slc|d0|PC_REG|DataOut [9] & ((\my_slc|d0|PC_REG|DataOut [8] & ((\my_slc|d0|PC_REG|DataOut [10]))) # (!\my_slc|d0|PC_REG|DataOut [8] & (\my_slc|d0|PC_REG|DataOut [11] & !\my_slc|d0|PC_REG|DataOut [10])))) # 
// (!\my_slc|d0|PC_REG|DataOut [9] & (!\my_slc|d0|PC_REG|DataOut [11] & (\my_slc|d0|PC_REG|DataOut [8] $ (\my_slc|d0|PC_REG|DataOut [10]))))

	.dataa(\my_slc|d0|PC_REG|DataOut [11]),
	.datab(\my_slc|d0|PC_REG|DataOut [8]),
	.datac(\my_slc|d0|PC_REG|DataOut [9]),
	.datad(\my_slc|d0|PC_REG|DataOut [10]),
	.cin(gnd),
	.combout(\my_slc|hex_driver6|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver6|WideOr3~0 .lut_mask = 16'hC124;
defparam \my_slc|hex_driver6|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y6_N12
cycloneive_lcell_comb \my_slc|hex_driver6|WideOr2~0 (
// Equation(s):
// \my_slc|hex_driver6|WideOr2~0_combout  = (\my_slc|d0|PC_REG|DataOut [9] & (!\my_slc|d0|PC_REG|DataOut [11] & (\my_slc|d0|PC_REG|DataOut [8]))) # (!\my_slc|d0|PC_REG|DataOut [9] & ((\my_slc|d0|PC_REG|DataOut [10] & (!\my_slc|d0|PC_REG|DataOut [11])) # 
// (!\my_slc|d0|PC_REG|DataOut [10] & ((\my_slc|d0|PC_REG|DataOut [8])))))

	.dataa(\my_slc|d0|PC_REG|DataOut [9]),
	.datab(\my_slc|d0|PC_REG|DataOut [11]),
	.datac(\my_slc|d0|PC_REG|DataOut [8]),
	.datad(\my_slc|d0|PC_REG|DataOut [10]),
	.cin(gnd),
	.combout(\my_slc|hex_driver6|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver6|WideOr2~0 .lut_mask = 16'h3170;
defparam \my_slc|hex_driver6|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y6_N22
cycloneive_lcell_comb \my_slc|hex_driver6|WideOr1~0 (
// Equation(s):
// \my_slc|hex_driver6|WideOr1~0_combout  = (\my_slc|d0|PC_REG|DataOut [9] & (!\my_slc|d0|PC_REG|DataOut [11] & ((\my_slc|d0|PC_REG|DataOut [8]) # (!\my_slc|d0|PC_REG|DataOut [10])))) # (!\my_slc|d0|PC_REG|DataOut [9] & (\my_slc|d0|PC_REG|DataOut [8] & 
// (\my_slc|d0|PC_REG|DataOut [11] $ (!\my_slc|d0|PC_REG|DataOut [10]))))

	.dataa(\my_slc|d0|PC_REG|DataOut [9]),
	.datab(\my_slc|d0|PC_REG|DataOut [11]),
	.datac(\my_slc|d0|PC_REG|DataOut [8]),
	.datad(\my_slc|d0|PC_REG|DataOut [10]),
	.cin(gnd),
	.combout(\my_slc|hex_driver6|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver6|WideOr1~0 .lut_mask = 16'h6032;
defparam \my_slc|hex_driver6|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y6_N0
cycloneive_lcell_comb \my_slc|hex_driver6|WideOr0~0 (
// Equation(s):
// \my_slc|hex_driver6|WideOr0~0_combout  = (\my_slc|d0|PC_REG|DataOut [8] & ((\my_slc|d0|PC_REG|DataOut [11]) # (\my_slc|d0|PC_REG|DataOut [9] $ (\my_slc|d0|PC_REG|DataOut [10])))) # (!\my_slc|d0|PC_REG|DataOut [8] & ((\my_slc|d0|PC_REG|DataOut [9]) # 
// (\my_slc|d0|PC_REG|DataOut [11] $ (\my_slc|d0|PC_REG|DataOut [10]))))

	.dataa(\my_slc|d0|PC_REG|DataOut [11]),
	.datab(\my_slc|d0|PC_REG|DataOut [8]),
	.datac(\my_slc|d0|PC_REG|DataOut [9]),
	.datad(\my_slc|d0|PC_REG|DataOut [10]),
	.cin(gnd),
	.combout(\my_slc|hex_driver6|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver6|WideOr0~0 .lut_mask = 16'hBDFA;
defparam \my_slc|hex_driver6|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y4_N12
cycloneive_lcell_comb \my_slc|hex_driver7|WideOr6~0 (
// Equation(s):
// \my_slc|hex_driver7|WideOr6~0_combout  = (\my_slc|d0|PC_REG|DataOut [15] & (\my_slc|d0|PC_REG|DataOut [12] & (\my_slc|d0|PC_REG|DataOut [13] $ (\my_slc|d0|PC_REG|DataOut [14])))) # (!\my_slc|d0|PC_REG|DataOut [15] & (!\my_slc|d0|PC_REG|DataOut [13] & 
// (\my_slc|d0|PC_REG|DataOut [14] $ (\my_slc|d0|PC_REG|DataOut [12]))))

	.dataa(\my_slc|d0|PC_REG|DataOut [13]),
	.datab(\my_slc|d0|PC_REG|DataOut [15]),
	.datac(\my_slc|d0|PC_REG|DataOut [14]),
	.datad(\my_slc|d0|PC_REG|DataOut [12]),
	.cin(gnd),
	.combout(\my_slc|hex_driver7|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver7|WideOr6~0 .lut_mask = 16'h4910;
defparam \my_slc|hex_driver7|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y4_N2
cycloneive_lcell_comb \my_slc|hex_driver7|WideOr5~0 (
// Equation(s):
// \my_slc|hex_driver7|WideOr5~0_combout  = (\my_slc|d0|PC_REG|DataOut [13] & ((\my_slc|d0|PC_REG|DataOut [12] & (\my_slc|d0|PC_REG|DataOut [15])) # (!\my_slc|d0|PC_REG|DataOut [12] & ((\my_slc|d0|PC_REG|DataOut [14]))))) # (!\my_slc|d0|PC_REG|DataOut [13] & 
// (\my_slc|d0|PC_REG|DataOut [14] & (\my_slc|d0|PC_REG|DataOut [15] $ (\my_slc|d0|PC_REG|DataOut [12]))))

	.dataa(\my_slc|d0|PC_REG|DataOut [13]),
	.datab(\my_slc|d0|PC_REG|DataOut [15]),
	.datac(\my_slc|d0|PC_REG|DataOut [14]),
	.datad(\my_slc|d0|PC_REG|DataOut [12]),
	.cin(gnd),
	.combout(\my_slc|hex_driver7|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver7|WideOr5~0 .lut_mask = 16'h98E0;
defparam \my_slc|hex_driver7|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y4_N0
cycloneive_lcell_comb \my_slc|hex_driver7|WideOr4~0 (
// Equation(s):
// \my_slc|hex_driver7|WideOr4~0_combout  = (\my_slc|d0|PC_REG|DataOut [15] & (\my_slc|d0|PC_REG|DataOut [14] & ((\my_slc|d0|PC_REG|DataOut [13]) # (!\my_slc|d0|PC_REG|DataOut [12])))) # (!\my_slc|d0|PC_REG|DataOut [15] & (\my_slc|d0|PC_REG|DataOut [13] & 
// (!\my_slc|d0|PC_REG|DataOut [14] & !\my_slc|d0|PC_REG|DataOut [12])))

	.dataa(\my_slc|d0|PC_REG|DataOut [13]),
	.datab(\my_slc|d0|PC_REG|DataOut [15]),
	.datac(\my_slc|d0|PC_REG|DataOut [14]),
	.datad(\my_slc|d0|PC_REG|DataOut [12]),
	.cin(gnd),
	.combout(\my_slc|hex_driver7|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver7|WideOr4~0 .lut_mask = 16'h80C2;
defparam \my_slc|hex_driver7|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y4_N22
cycloneive_lcell_comb \my_slc|hex_driver7|WideOr3~0 (
// Equation(s):
// \my_slc|hex_driver7|WideOr3~0_combout  = (\my_slc|d0|PC_REG|DataOut [13] & ((\my_slc|d0|PC_REG|DataOut [14] & ((\my_slc|d0|PC_REG|DataOut [12]))) # (!\my_slc|d0|PC_REG|DataOut [14] & (\my_slc|d0|PC_REG|DataOut [15] & !\my_slc|d0|PC_REG|DataOut [12])))) # 
// (!\my_slc|d0|PC_REG|DataOut [13] & (!\my_slc|d0|PC_REG|DataOut [15] & (\my_slc|d0|PC_REG|DataOut [14] $ (\my_slc|d0|PC_REG|DataOut [12]))))

	.dataa(\my_slc|d0|PC_REG|DataOut [13]),
	.datab(\my_slc|d0|PC_REG|DataOut [15]),
	.datac(\my_slc|d0|PC_REG|DataOut [14]),
	.datad(\my_slc|d0|PC_REG|DataOut [12]),
	.cin(gnd),
	.combout(\my_slc|hex_driver7|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver7|WideOr3~0 .lut_mask = 16'hA118;
defparam \my_slc|hex_driver7|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y4_N28
cycloneive_lcell_comb \my_slc|hex_driver7|WideOr2~0 (
// Equation(s):
// \my_slc|hex_driver7|WideOr2~0_combout  = (\my_slc|d0|PC_REG|DataOut [13] & (!\my_slc|d0|PC_REG|DataOut [15] & ((\my_slc|d0|PC_REG|DataOut [12])))) # (!\my_slc|d0|PC_REG|DataOut [13] & ((\my_slc|d0|PC_REG|DataOut [14] & (!\my_slc|d0|PC_REG|DataOut [15])) # 
// (!\my_slc|d0|PC_REG|DataOut [14] & ((\my_slc|d0|PC_REG|DataOut [12])))))

	.dataa(\my_slc|d0|PC_REG|DataOut [13]),
	.datab(\my_slc|d0|PC_REG|DataOut [15]),
	.datac(\my_slc|d0|PC_REG|DataOut [14]),
	.datad(\my_slc|d0|PC_REG|DataOut [12]),
	.cin(gnd),
	.combout(\my_slc|hex_driver7|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver7|WideOr2~0 .lut_mask = 16'h3710;
defparam \my_slc|hex_driver7|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y4_N26
cycloneive_lcell_comb \my_slc|hex_driver7|WideOr1~0 (
// Equation(s):
// \my_slc|hex_driver7|WideOr1~0_combout  = (\my_slc|d0|PC_REG|DataOut [13] & (!\my_slc|d0|PC_REG|DataOut [15] & ((\my_slc|d0|PC_REG|DataOut [12]) # (!\my_slc|d0|PC_REG|DataOut [14])))) # (!\my_slc|d0|PC_REG|DataOut [13] & (\my_slc|d0|PC_REG|DataOut [12] & 
// (\my_slc|d0|PC_REG|DataOut [15] $ (!\my_slc|d0|PC_REG|DataOut [14]))))

	.dataa(\my_slc|d0|PC_REG|DataOut [13]),
	.datab(\my_slc|d0|PC_REG|DataOut [15]),
	.datac(\my_slc|d0|PC_REG|DataOut [14]),
	.datad(\my_slc|d0|PC_REG|DataOut [12]),
	.cin(gnd),
	.combout(\my_slc|hex_driver7|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver7|WideOr1~0 .lut_mask = 16'h6302;
defparam \my_slc|hex_driver7|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y4_N24
cycloneive_lcell_comb \my_slc|hex_driver7|WideOr0~0 (
// Equation(s):
// \my_slc|hex_driver7|WideOr0~0_combout  = (\my_slc|d0|PC_REG|DataOut [12] & ((\my_slc|d0|PC_REG|DataOut [15]) # (\my_slc|d0|PC_REG|DataOut [13] $ (\my_slc|d0|PC_REG|DataOut [14])))) # (!\my_slc|d0|PC_REG|DataOut [12] & ((\my_slc|d0|PC_REG|DataOut [13]) # 
// (\my_slc|d0|PC_REG|DataOut [15] $ (\my_slc|d0|PC_REG|DataOut [14]))))

	.dataa(\my_slc|d0|PC_REG|DataOut [13]),
	.datab(\my_slc|d0|PC_REG|DataOut [15]),
	.datac(\my_slc|d0|PC_REG|DataOut [14]),
	.datad(\my_slc|d0|PC_REG|DataOut [12]),
	.cin(gnd),
	.combout(\my_slc|hex_driver7|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver7|WideOr0~0 .lut_mask = 16'hDEBE;
defparam \my_slc|hex_driver7|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

assign LED[0] = \LED[0]~output_o ;

assign LED[1] = \LED[1]~output_o ;

assign LED[2] = \LED[2]~output_o ;

assign LED[3] = \LED[3]~output_o ;

assign LED[4] = \LED[4]~output_o ;

assign LED[5] = \LED[5]~output_o ;

assign LED[6] = \LED[6]~output_o ;

assign LED[7] = \LED[7]~output_o ;

assign LED[8] = \LED[8]~output_o ;

assign LED[9] = \LED[9]~output_o ;

assign LED[10] = \LED[10]~output_o ;

assign LED[11] = \LED[11]~output_o ;

assign HEX0[0] = \HEX0[0]~output_o ;

assign HEX0[1] = \HEX0[1]~output_o ;

assign HEX0[2] = \HEX0[2]~output_o ;

assign HEX0[3] = \HEX0[3]~output_o ;

assign HEX0[4] = \HEX0[4]~output_o ;

assign HEX0[5] = \HEX0[5]~output_o ;

assign HEX0[6] = \HEX0[6]~output_o ;

assign HEX1[0] = \HEX1[0]~output_o ;

assign HEX1[1] = \HEX1[1]~output_o ;

assign HEX1[2] = \HEX1[2]~output_o ;

assign HEX1[3] = \HEX1[3]~output_o ;

assign HEX1[4] = \HEX1[4]~output_o ;

assign HEX1[5] = \HEX1[5]~output_o ;

assign HEX1[6] = \HEX1[6]~output_o ;

assign HEX2[0] = \HEX2[0]~output_o ;

assign HEX2[1] = \HEX2[1]~output_o ;

assign HEX2[2] = \HEX2[2]~output_o ;

assign HEX2[3] = \HEX2[3]~output_o ;

assign HEX2[4] = \HEX2[4]~output_o ;

assign HEX2[5] = \HEX2[5]~output_o ;

assign HEX2[6] = \HEX2[6]~output_o ;

assign HEX3[0] = \HEX3[0]~output_o ;

assign HEX3[1] = \HEX3[1]~output_o ;

assign HEX3[2] = \HEX3[2]~output_o ;

assign HEX3[3] = \HEX3[3]~output_o ;

assign HEX3[4] = \HEX3[4]~output_o ;

assign HEX3[5] = \HEX3[5]~output_o ;

assign HEX3[6] = \HEX3[6]~output_o ;

assign HEX4[0] = \HEX4[0]~output_o ;

assign HEX4[1] = \HEX4[1]~output_o ;

assign HEX4[2] = \HEX4[2]~output_o ;

assign HEX4[3] = \HEX4[3]~output_o ;

assign HEX4[4] = \HEX4[4]~output_o ;

assign HEX4[5] = \HEX4[5]~output_o ;

assign HEX4[6] = \HEX4[6]~output_o ;

assign HEX5[0] = \HEX5[0]~output_o ;

assign HEX5[1] = \HEX5[1]~output_o ;

assign HEX5[2] = \HEX5[2]~output_o ;

assign HEX5[3] = \HEX5[3]~output_o ;

assign HEX5[4] = \HEX5[4]~output_o ;

assign HEX5[5] = \HEX5[5]~output_o ;

assign HEX5[6] = \HEX5[6]~output_o ;

assign HEX6[0] = \HEX6[0]~output_o ;

assign HEX6[1] = \HEX6[1]~output_o ;

assign HEX6[2] = \HEX6[2]~output_o ;

assign HEX6[3] = \HEX6[3]~output_o ;

assign HEX6[4] = \HEX6[4]~output_o ;

assign HEX6[5] = \HEX6[5]~output_o ;

assign HEX6[6] = \HEX6[6]~output_o ;

assign HEX7[0] = \HEX7[0]~output_o ;

assign HEX7[1] = \HEX7[1]~output_o ;

assign HEX7[2] = \HEX7[2]~output_o ;

assign HEX7[3] = \HEX7[3]~output_o ;

assign HEX7[4] = \HEX7[4]~output_o ;

assign HEX7[5] = \HEX7[5]~output_o ;

assign HEX7[6] = \HEX7[6]~output_o ;

assign CE = \CE~output_o ;

assign UB = \UB~output_o ;

assign LB = \LB~output_o ;

assign OE = \OE~output_o ;

assign WE = \WE~output_o ;

assign ADDR[0] = \ADDR[0]~output_o ;

assign ADDR[1] = \ADDR[1]~output_o ;

assign ADDR[2] = \ADDR[2]~output_o ;

assign ADDR[3] = \ADDR[3]~output_o ;

assign ADDR[4] = \ADDR[4]~output_o ;

assign ADDR[5] = \ADDR[5]~output_o ;

assign ADDR[6] = \ADDR[6]~output_o ;

assign ADDR[7] = \ADDR[7]~output_o ;

assign ADDR[8] = \ADDR[8]~output_o ;

assign ADDR[9] = \ADDR[9]~output_o ;

assign ADDR[10] = \ADDR[10]~output_o ;

assign ADDR[11] = \ADDR[11]~output_o ;

assign ADDR[12] = \ADDR[12]~output_o ;

assign ADDR[13] = \ADDR[13]~output_o ;

assign ADDR[14] = \ADDR[14]~output_o ;

assign ADDR[15] = \ADDR[15]~output_o ;

assign ADDR[16] = \ADDR[16]~output_o ;

assign ADDR[17] = \ADDR[17]~output_o ;

assign ADDR[18] = \ADDR[18]~output_o ;

assign ADDR[19] = \ADDR[19]~output_o ;

assign Data[0] = \Data[0]~output_o ;

assign Data[1] = \Data[1]~output_o ;

assign Data[2] = \Data[2]~output_o ;

assign Data[3] = \Data[3]~output_o ;

assign Data[4] = \Data[4]~output_o ;

assign Data[5] = \Data[5]~output_o ;

assign Data[6] = \Data[6]~output_o ;

assign Data[7] = \Data[7]~output_o ;

assign Data[8] = \Data[8]~output_o ;

assign Data[9] = \Data[9]~output_o ;

assign Data[10] = \Data[10]~output_o ;

assign Data[11] = \Data[11]~output_o ;

assign Data[12] = \Data[12]~output_o ;

assign Data[13] = \Data[13]~output_o ;

assign Data[14] = \Data[14]~output_o ;

assign Data[15] = \Data[15]~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_F4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_E2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_P3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_N7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_P28,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
