$date
	Sat Sep 13 14:04:45 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module mux21_tb $end
$var wire 1 ! out $end
$var reg 2 " i [1:0] $end
$var reg 1 # s $end
$scope module DUT $end
$var wire 2 $ i [1:0] $end
$var wire 1 # s $end
$var wire 1 ! out $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b1 $
0#
b1 "
1!
$end
#10
0!
1#
#30
1!
0#
#40
0!
1#
#50
1!
0#
#60
0!
1#
#80
1!
0#
#90
0!
1#
#100
1!
0#
#110
0!
1#
#130
1!
0#
#140
0!
1#
#150
