// Seed: 340646841
module module_0 (
    output tri0 id_0,
    input tri1 id_1,
    input tri0 id_2,
    input tri0 id_3,
    input supply1 id_4,
    input supply0 id_5,
    output supply1 id_6
);
  logic [7:0] id_8;
  assign id_8[1] = id_5;
endmodule
module module_1 (
    output tri1 id_0,
    input tri0 id_1,
    input tri id_2,
    output wor id_3,
    output tri id_4,
    input tri0 id_5,
    input tri id_6,
    inout wire id_7,
    input wand id_8,
    output logic id_9,
    input tri id_10,
    output tri0 id_11,
    output tri id_12,
    input wor id_13,
    output wand id_14,
    input supply1 id_15,
    output supply1 id_16,
    input wire id_17,
    output tri id_18
);
  initial begin
    disable id_20;
    id_9 <= 1;
  end
  always @(id_15) $display;
  module_0(
      id_4, id_10, id_6, id_5, id_1, id_6, id_4
  );
endmodule
