{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 01 11:23:41 2017 " "Info: Processing started: Wed Nov 01 11:23:41 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off add_sub -c add_sub --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off add_sub -c add_sub --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "cin decimal_display\[0\] 20.002 ns Longest " "Info: Longest tpd from source pin \"cin\" to destination pin \"decimal_display\[0\]\" is 20.002 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns cin 1 PIN PIN_V2 9 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V2; Fanout = 9; PIN Node = 'cin'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { cin } "NODE_NAME" } } { "Decimal_Display.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab6/Decimal_Display.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.583 ns) + CELL(0.271 ns) 6.706 ns add_sub:Csc_Bit_Adder0\|cout~0 2 COMB LCCOMB_X16_Y19_N0 2 " "Info: 2: + IC(5.583 ns) + CELL(0.271 ns) = 6.706 ns; Loc. = LCCOMB_X16_Y19_N0; Fanout = 2; COMB Node = 'add_sub:Csc_Bit_Adder0\|cout~0'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "5.854 ns" { cin add_sub:Csc_Bit_Adder0|cout~0 } "NODE_NAME" } } { "add_sub.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab6/add_sub.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.259 ns) + CELL(0.420 ns) 7.385 ns add_sub:Csc_Bit_Adder1\|cout~0 3 COMB LCCOMB_X16_Y19_N28 4 " "Info: 3: + IC(0.259 ns) + CELL(0.420 ns) = 7.385 ns; Loc. = LCCOMB_X16_Y19_N28; Fanout = 4; COMB Node = 'add_sub:Csc_Bit_Adder1\|cout~0'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.679 ns" { add_sub:Csc_Bit_Adder0|cout~0 add_sub:Csc_Bit_Adder1|cout~0 } "NODE_NAME" } } { "add_sub.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab6/add_sub.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.274 ns) + CELL(0.420 ns) 8.079 ns add_sub:Csc_Bit_Adder2\|cout~0 4 COMB LCCOMB_X16_Y19_N18 3 " "Info: 4: + IC(0.274 ns) + CELL(0.420 ns) = 8.079 ns; Loc. = LCCOMB_X16_Y19_N18; Fanout = 3; COMB Node = 'add_sub:Csc_Bit_Adder2\|cout~0'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.694 ns" { add_sub:Csc_Bit_Adder1|cout~0 add_sub:Csc_Bit_Adder2|cout~0 } "NODE_NAME" } } { "add_sub.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab6/add_sub.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.464 ns) + CELL(0.420 ns) 8.963 ns add_sub:Csc_Bit_Adder3\|cout~0 5 COMB LCCOMB_X17_Y19_N18 1 " "Info: 5: + IC(0.464 ns) + CELL(0.420 ns) = 8.963 ns; Loc. = LCCOMB_X17_Y19_N18; Fanout = 1; COMB Node = 'add_sub:Csc_Bit_Adder3\|cout~0'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.884 ns" { add_sub:Csc_Bit_Adder2|cout~0 add_sub:Csc_Bit_Adder3|cout~0 } "NODE_NAME" } } { "add_sub.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab6/add_sub.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.416 ns) 9.626 ns overflow_comp~1 6 COMB LCCOMB_X17_Y19_N20 10 " "Info: 6: + IC(0.247 ns) + CELL(0.416 ns) = 9.626 ns; Loc. = LCCOMB_X17_Y19_N20; Fanout = 10; COMB Node = 'overflow_comp~1'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.663 ns" { add_sub:Csc_Bit_Adder3|cout~0 overflow_comp~1 } "NODE_NAME" } } { "Decimal_Display.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab6/Decimal_Display.vhd" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.712 ns) + CELL(0.438 ns) 10.776 ns add_sub:Csc_Bit_Adder4\|cout~2 7 COMB LCCOMB_X16_Y19_N30 1 " "Info: 7: + IC(0.712 ns) + CELL(0.438 ns) = 10.776 ns; Loc. = LCCOMB_X16_Y19_N30; Fanout = 1; COMB Node = 'add_sub:Csc_Bit_Adder4\|cout~2'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.150 ns" { overflow_comp~1 add_sub:Csc_Bit_Adder4|cout~2 } "NODE_NAME" } } { "add_sub.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab6/add_sub.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.262 ns) + CELL(0.420 ns) 11.458 ns add_sub:Csc_Bit_Adder4\|cout~3 8 COMB LCCOMB_X16_Y19_N8 2 " "Info: 8: + IC(0.262 ns) + CELL(0.420 ns) = 11.458 ns; Loc. = LCCOMB_X16_Y19_N8; Fanout = 2; COMB Node = 'add_sub:Csc_Bit_Adder4\|cout~3'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.682 ns" { add_sub:Csc_Bit_Adder4|cout~2 add_sub:Csc_Bit_Adder4|cout~3 } "NODE_NAME" } } { "add_sub.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab6/add_sub.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.456 ns) + CELL(0.150 ns) 12.064 ns add_sub:Csc_Bit_Adder5\|cout~0 9 COMB LCCOMB_X16_Y19_N12 2 " "Info: 9: + IC(0.456 ns) + CELL(0.150 ns) = 12.064 ns; Loc. = LCCOMB_X16_Y19_N12; Fanout = 2; COMB Node = 'add_sub:Csc_Bit_Adder5\|cout~0'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.606 ns" { add_sub:Csc_Bit_Adder4|cout~3 add_sub:Csc_Bit_Adder5|cout~0 } "NODE_NAME" } } { "add_sub.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab6/add_sub.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.497 ns) + CELL(0.438 ns) 12.999 ns add_sub:Csc_Bit_Adder6\|cout~0 10 COMB LCCOMB_X17_Y19_N2 1 " "Info: 10: + IC(0.497 ns) + CELL(0.438 ns) = 12.999 ns; Loc. = LCCOMB_X17_Y19_N2; Fanout = 1; COMB Node = 'add_sub:Csc_Bit_Adder6\|cout~0'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.935 ns" { add_sub:Csc_Bit_Adder5|cout~0 add_sub:Csc_Bit_Adder6|cout~0 } "NODE_NAME" } } { "add_sub.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab6/add_sub.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.420 ns) 13.670 ns add_sub:Csc_Bit_Adder7\|sum 11 COMB LCCOMB_X17_Y19_N28 7 " "Info: 11: + IC(0.251 ns) + CELL(0.420 ns) = 13.670 ns; Loc. = LCCOMB_X17_Y19_N28; Fanout = 7; COMB Node = 'add_sub:Csc_Bit_Adder7\|sum'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.671 ns" { add_sub:Csc_Bit_Adder6|cout~0 add_sub:Csc_Bit_Adder7|sum } "NODE_NAME" } } { "add_sub.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab6/add_sub.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.289 ns) + CELL(0.416 ns) 14.375 ns Seg_Display:Csc_Seg_Display\|Mux6~0 12 COMB LCCOMB_X17_Y19_N22 1 " "Info: 12: + IC(0.289 ns) + CELL(0.416 ns) = 14.375 ns; Loc. = LCCOMB_X17_Y19_N22; Fanout = 1; COMB Node = 'Seg_Display:Csc_Seg_Display\|Mux6~0'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.705 ns" { add_sub:Csc_Bit_Adder7|sum Seg_Display:Csc_Seg_Display|Mux6~0 } "NODE_NAME" } } { "Seg_Display.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab6/Seg_Display.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.859 ns) + CELL(2.768 ns) 20.002 ns decimal_display\[0\] 13 PIN PIN_Y15 0 " "Info: 13: + IC(2.859 ns) + CELL(2.768 ns) = 20.002 ns; Loc. = PIN_Y15; Fanout = 0; PIN Node = 'decimal_display\[0\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "5.627 ns" { Seg_Display:Csc_Seg_Display|Mux6~0 decimal_display[0] } "NODE_NAME" } } { "Decimal_Display.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab6/Decimal_Display.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.849 ns ( 39.24 % ) " "Info: Total cell delay = 7.849 ns ( 39.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "12.153 ns ( 60.76 % ) " "Info: Total interconnect delay = 12.153 ns ( 60.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "20.002 ns" { cin add_sub:Csc_Bit_Adder0|cout~0 add_sub:Csc_Bit_Adder1|cout~0 add_sub:Csc_Bit_Adder2|cout~0 add_sub:Csc_Bit_Adder3|cout~0 overflow_comp~1 add_sub:Csc_Bit_Adder4|cout~2 add_sub:Csc_Bit_Adder4|cout~3 add_sub:Csc_Bit_Adder5|cout~0 add_sub:Csc_Bit_Adder6|cout~0 add_sub:Csc_Bit_Adder7|sum Seg_Display:Csc_Seg_Display|Mux6~0 decimal_display[0] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "20.002 ns" { cin {} cin~combout {} add_sub:Csc_Bit_Adder0|cout~0 {} add_sub:Csc_Bit_Adder1|cout~0 {} add_sub:Csc_Bit_Adder2|cout~0 {} add_sub:Csc_Bit_Adder3|cout~0 {} overflow_comp~1 {} add_sub:Csc_Bit_Adder4|cout~2 {} add_sub:Csc_Bit_Adder4|cout~3 {} add_sub:Csc_Bit_Adder5|cout~0 {} add_sub:Csc_Bit_Adder6|cout~0 {} add_sub:Csc_Bit_Adder7|sum {} Seg_Display:Csc_Seg_Display|Mux6~0 {} decimal_display[0] {} } { 0.000ns 0.000ns 5.583ns 0.259ns 0.274ns 0.464ns 0.247ns 0.712ns 0.262ns 0.456ns 0.497ns 0.251ns 0.289ns 2.859ns } { 0.000ns 0.852ns 0.271ns 0.420ns 0.420ns 0.420ns 0.416ns 0.438ns 0.420ns 0.150ns 0.438ns 0.420ns 0.416ns 2.768ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "177 " "Info: Peak virtual memory: 177 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 01 11:23:41 2017 " "Info: Processing ended: Wed Nov 01 11:23:41 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
