// Seed: 2259658299
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  logic [7:0] id_8, id_9, id_10, id_11, id_12;
  wire id_13;
  assign id_6 = 1;
  assign id_2 = (id_4);
  wire id_14;
  tri0 id_15 = 1;
  wire id_16;
  assign id_1 = id_11[1];
endmodule
module module_1 (
    output tri0 id_0,
    output tri0 id_1,
    output wand id_2
);
  wire id_4;
  module_0(
      id_4, id_4, id_4, id_4, id_4, id_4, id_4
  );
  not (id_2, id_4);
  assign id_0 = 1;
  wire id_5;
endmodule
