# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../MorseCode.srcs/sources_1/new/clock_enable.vhd" \
"../../../../MorseCode.srcs/sources_1/new/d_ff_rst.vhd" \
"../../../../MorseCode.srcs/sources_1/new/edge_detect.vhd" \
"../../../../MorseCode.srcs/sources_1/new/stopwatch.vhd" \
"../../../../../../../../Downloads/tb_stopwatch1.vhd" \

# Do not sort compile order
nosort
