# ARM ã¨ x86 ã®é•ã„

ğŸ¯ **ã“ã®ç« ã§å­¦ã¶ã“ã¨**
- ã‚¢ãƒ¼ã‚­ãƒ†ã‚¯ãƒãƒ£ãƒ¬ãƒ™ãƒ«ã®åŸºæœ¬çš„ãªé•ã„
- ãƒ–ãƒ¼ãƒˆãƒ—ãƒ­ã‚»ã‚¹ã®æ¯”è¼ƒ
- ãƒ•ã‚¡ãƒ¼ãƒ ã‚¦ã‚§ã‚¢å®Ÿè£…ã®å·®ç•°
- ãã‚Œãã‚Œã®åˆ©ç‚¹ã¨é©ç”¨å ´é¢

ğŸ“š **å‰æçŸ¥è­˜**
- [Part I: x86_64 ãƒ–ãƒ¼ãƒˆåŸºç¤](../part1/01-reset-vector.md)
- [Part VI Chapter 7: ARM64 ãƒ–ãƒ¼ãƒˆã‚¢ãƒ¼ã‚­ãƒ†ã‚¯ãƒãƒ£](07-arm64-boot-architecture.md)

---

## ã‚¢ãƒ¼ã‚­ãƒ†ã‚¯ãƒãƒ£ã®åŸºæœ¬çš„ãªé•ã„

### å‘½ä»¤ã‚»ãƒƒãƒˆ

| é …ç›® | x86/x86_64 | ARM64 |
|------|-----------|-------|
| **è¨­è¨ˆ** | CISC (Complex) | RISC (Reduced) |
| **å‘½ä»¤é•·** | å¯å¤‰é•· (1-15ãƒã‚¤ãƒˆ) | å›ºå®šé•· (4ãƒã‚¤ãƒˆ) |
| **ãƒ¬ã‚¸ã‚¹ã‚¿** | 16æœ¬ (x86_64) | 31æœ¬æ±ç”¨ + SP |
| **ã‚¨ãƒ³ãƒ‡ã‚£ã‚¢ãƒ³** | Little Endian | Bi-Endian (é€šå¸¸LE) |
| **æ¡ä»¶å®Ÿè¡Œ** | ãƒ•ãƒ©ã‚°+åˆ†å² | æ¡ä»¶ä»˜ãå‘½ä»¤ |

### ãƒ¡ãƒ¢ãƒªãƒ¢ãƒ‡ãƒ«

**x86**:
- Strong Memory Ordering (å³æ ¼ãªé †åºä¿è¨¼)
- MFENCE, LFENCE, SFENCEå‘½ä»¤

**ARM**:
- Weak Memory Ordering (å¼±ã„é †åºä¿è¨¼)
- DMB, DSB, ISBå‘½ä»¤

```asm
; x86: ãƒ¡ãƒ¢ãƒªãƒãƒªã‚¢
MFENCE  ; Full memory fence

; ARM: ãƒ¡ãƒ¢ãƒªãƒãƒªã‚¢
DMB SY  ; Data Memory Barrier
```

---

## ãƒ–ãƒ¼ãƒˆãƒ—ãƒ­ã‚»ã‚¹ã®æ¯”è¼ƒ

### x86ãƒ–ãƒ¼ãƒˆãƒ•ãƒ­ãƒ¼

```
Reset (0xFFFFFFF0)
  â†’ Real Mode (16bit)
    â†’ Protected Mode (32bit)
      â†’ Long Mode (64bit)
        â†’ OS
```

### ARM64ãƒ–ãƒ¼ãƒˆãƒ•ãƒ­ãƒ¼

```
Reset (SoC dependent)
  â†’ BL1 (EL3 Secure)
    â†’ BL2 (EL1 Secure)
      â†’ BL31 (EL3 Runtime)
        â†’ BL33 (EL2 Non-Secure)
          â†’ OS (EL1)
```

---

## ã‚»ã‚­ãƒ¥ãƒªãƒ†ã‚£ãƒ¢ãƒ‡ãƒ«

### x86: SMM (System Management Mode)

```c
// SMI Handler
VOID SmiHandler(VOID)
{
  // SMRAMå†…ã§ã®ã¿å®Ÿè¡Œ
  // OSã‹ã‚‰éš”é›¢
  HandleSmi();
}
```

### ARM: TrustZone

```c
// Secure World (EL3)
void SecureService(void)
{
  // Secure ãƒ¡ãƒ¢ãƒªã‚¢ã‚¯ã‚»ã‚¹å¯èƒ½
  ProcessSecureRequest();
}

// Normal World (EL1)
// Secure ãƒ¡ãƒ¢ãƒªã‚¢ã‚¯ã‚»ã‚¹ä¸å¯
```

---

## å‰²ã‚Šè¾¼ã¿å‡¦ç†

### x86: APIC/x2APIC

```c
// Local APICè¨­å®š
WriteMsr(IA32_APIC_BASE, apic_base | 0x800);

// å‰²ã‚Šè¾¼ã¿é€ä¿¡
WriteApic(ICR_LOW, vector | destination);
```

### ARM: GIC (Generic Interrupt Controller)

```c
// GICåˆæœŸåŒ–
GicDistributorInit();
GicCpuInterfaceInit();

// å‰²ã‚Šè¾¼ã¿æœ‰åŠ¹åŒ–
GicEnableInterrupt(irq_id);
```

---

## é›»æºç®¡ç†

### x86: ACPI P-states/C-states

```asl
// ACPI DSDT
PowerResource(PUBS, 0, 0) {
  Method(_STA) { Return (1) }
  Method(_ON)  { /* Power on */ }
  Method(_OFF) { /* Power off */ }
}
```

### ARM: PSCI

```c
// PSCI CPU ON
psci_cpu_on(target_cpu, entry_point, context_id);

// PSCI CPU OFF
psci_cpu_off();
```

---

## ãƒ‡ãƒã‚¤ã‚¹åˆ—æŒ™

### x86: PCI/PCIe

```c
// PCI Configuration Space ã‚¢ã‚¯ã‚»ã‚¹
UINT32 ReadPciConfig(UINT8 bus, UINT8 dev, UINT8 func, UINT8 reg)
{
  UINT32 address = (1U << 31) | (bus << 16) | (dev << 11) | (func << 8) | reg;
  IoWrite32(0xCF8, address);
  return IoRead32(0xCFC);
}
```

### ARM: Device Tree

```dts
soc {
  i2c0: i2c@7e205000 {
    compatible = "brcm,bcm2835-i2c";
    reg = <0x7e205000 0x200>;
    clocks = <&clocks BCM2835_CLOCK_VPU>;
    #address-cells = <1>;
    #size-cells = <0>;
  };
};
```

---

## ãƒ‘ãƒ•ã‚©ãƒ¼ãƒãƒ³ã‚¹ç‰¹æ€§

### å…¸å‹çš„ãªç”¨é€”åˆ¥æ¯”è¼ƒ

| ç”¨é€” | x86 | ARM64 |
|------|-----|-------|
| **ãƒ‡ã‚¹ã‚¯ãƒˆãƒƒãƒ—** | âœ… å„ªä½ | â–³ Apple M1/M2 |
| **ã‚µãƒ¼ãƒ** | âœ… å„ªä½ | â–³ AWS Graviton |
| **ãƒ¢ãƒã‚¤ãƒ«** | âŒ ä¸å‘ã | âœ… å„ªä½ |
| **çµ„è¾¼ã¿** | â–³ Atomç³» | âœ… å„ªä½ |
| **æ¶ˆè²»é›»åŠ›** | 15-65W (ãƒ‡ã‚¹ã‚¯ãƒˆãƒƒãƒ—) | 5-15W (åŒæ€§èƒ½) |
| **æ€§èƒ½/W** | ä½ã„ | é«˜ã„ |

---

## ã¾ã¨ã‚

### ãã‚Œãã‚Œã®å¼·ã¿

**x86**:
- è±Šå¯Œãªã‚½ãƒ•ãƒˆã‚¦ã‚§ã‚¢è³‡ç”£
- é«˜æ€§èƒ½ (ã‚·ãƒ³ã‚°ãƒ«ã‚¹ãƒ¬ãƒƒãƒ‰)
- Windowså®Œå…¨å¯¾å¿œ

**ARM**:
- ä½æ¶ˆè²»é›»åŠ›
- ã‚¹ã‚±ãƒ¼ãƒ©ãƒ“ãƒªãƒ†ã‚£ (çµ„è¾¼ã¿ã€œã‚µãƒ¼ãƒ)
- ã‚«ã‚¹ã‚¿ãƒã‚¤ã‚ºå®¹æ˜“ (ãƒ©ã‚¤ã‚»ãƒ³ã‚¹)

---

æ¬¡ç« : [Part VI Chapter 9: ãƒ•ã‚¡ãƒ¼ãƒ ã‚¦ã‚§ã‚¢ã®å°†æ¥å±•æœ›](09-future-of-firmware.md)
