--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/home/user/.local/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise
-v 3 -s 4 -n 3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf -ucf top.ucf

Design file:              Top.ncd
Physical constraint file: Top.pcf
Device,package,speed:     xc3s1200e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: TS_clkcam = PERIOD TIMEGRP "clkcam" 10 ns HIGH 50% 
INPUT_JITTER 0.08 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 5977 paths analyzed, 670 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.139ns.
--------------------------------------------------------------------------------

Paths for end point SCCB/counter_19 (SLICE_X26Y40.CE), 26 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.861ns (requirement - (data path - clock path skew + uncertainty))
  Source:               send (FF)
  Destination:          SCCB/counter_19 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.055ns (Levels of Logic = 3)
  Clock Path Skew:      -0.044ns (0.107 - 0.151)
  Source Clock:         clkcambuf rising at 0.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: send to SCCB/counter_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y66.XQ      Tcko                  0.592   send
                                                       send
    SLICE_X55Y58.G2      net (fanout=4)        1.876   send
    SLICE_X55Y58.Y       Tilo                  0.704   SCCB/sioc_mux000222
                                                       SCCB/counter_not0001138_SW0
    SLICE_X54Y59.F2      net (fanout=1)        0.072   N30
    SLICE_X54Y59.X       Tilo                  0.759   SCCB/N3
                                                       SCCB/counter_not0001138
    SLICE_X45Y56.F4      net (fanout=3)        1.023   SCCB/N3
    SLICE_X45Y56.X       Tilo                  0.704   SCCB/counter_not0001
                                                       SCCB/counter_not00013
    SLICE_X26Y40.CE      net (fanout=10)       2.770   SCCB/counter_not0001
    SLICE_X26Y40.CLK     Tceck                 0.555   SCCB/counter<19>
                                                       SCCB/counter_19
    -------------------------------------------------  ---------------------------
    Total                                      9.055ns (3.314ns logic, 5.741ns route)
                                                       (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.286ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SCCB/scaler_4 (FF)
  Destination:          SCCB/counter_19 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.645ns (Levels of Logic = 3)
  Clock Path Skew:      -0.029ns (0.107 - 0.136)
  Source Clock:         clkcambuf rising at 0.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: SCCB/scaler_4 to SCCB/counter_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y62.YQ      Tcko                  0.652   SCCB/scaler<5>
                                                       SCCB/scaler_4
    SLICE_X54Y59.G2      net (fanout=4)        1.400   SCCB/scaler<4>
    SLICE_X54Y59.Y       Tilo                  0.759   SCCB/N3
                                                       SCCB/counter_not0001136
    SLICE_X54Y59.F3      net (fanout=1)        0.023   SCCB/counter_not0001136/O
    SLICE_X54Y59.X       Tilo                  0.759   SCCB/N3
                                                       SCCB/counter_not0001138
    SLICE_X45Y56.F4      net (fanout=3)        1.023   SCCB/N3
    SLICE_X45Y56.X       Tilo                  0.704   SCCB/counter_not0001
                                                       SCCB/counter_not00013
    SLICE_X26Y40.CE      net (fanout=10)       2.770   SCCB/counter_not0001
    SLICE_X26Y40.CLK     Tceck                 0.555   SCCB/counter<19>
                                                       SCCB/counter_19
    -------------------------------------------------  ---------------------------
    Total                                      8.645ns (3.429ns logic, 5.216ns route)
                                                       (39.7% logic, 60.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.337ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SCCB/scaler_6 (FF)
  Destination:          SCCB/counter_19 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.594ns (Levels of Logic = 3)
  Clock Path Skew:      -0.029ns (0.107 - 0.136)
  Source Clock:         clkcambuf rising at 0.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: SCCB/scaler_6 to SCCB/counter_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y63.YQ      Tcko                  0.652   SCCB/scaler<7>
                                                       SCCB/scaler_6
    SLICE_X55Y58.G4      net (fanout=6)        1.355   SCCB/scaler<6>
    SLICE_X55Y58.Y       Tilo                  0.704   SCCB/sioc_mux000222
                                                       SCCB/counter_not0001138_SW0
    SLICE_X54Y59.F2      net (fanout=1)        0.072   N30
    SLICE_X54Y59.X       Tilo                  0.759   SCCB/N3
                                                       SCCB/counter_not0001138
    SLICE_X45Y56.F4      net (fanout=3)        1.023   SCCB/N3
    SLICE_X45Y56.X       Tilo                  0.704   SCCB/counter_not0001
                                                       SCCB/counter_not00013
    SLICE_X26Y40.CE      net (fanout=10)       2.770   SCCB/counter_not0001
    SLICE_X26Y40.CLK     Tceck                 0.555   SCCB/counter<19>
                                                       SCCB/counter_19
    -------------------------------------------------  ---------------------------
    Total                                      8.594ns (3.374ns logic, 5.220ns route)
                                                       (39.3% logic, 60.7% route)

--------------------------------------------------------------------------------

Paths for end point SCCB/counter_18 (SLICE_X26Y40.CE), 26 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.861ns (requirement - (data path - clock path skew + uncertainty))
  Source:               send (FF)
  Destination:          SCCB/counter_18 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.055ns (Levels of Logic = 3)
  Clock Path Skew:      -0.044ns (0.107 - 0.151)
  Source Clock:         clkcambuf rising at 0.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: send to SCCB/counter_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y66.XQ      Tcko                  0.592   send
                                                       send
    SLICE_X55Y58.G2      net (fanout=4)        1.876   send
    SLICE_X55Y58.Y       Tilo                  0.704   SCCB/sioc_mux000222
                                                       SCCB/counter_not0001138_SW0
    SLICE_X54Y59.F2      net (fanout=1)        0.072   N30
    SLICE_X54Y59.X       Tilo                  0.759   SCCB/N3
                                                       SCCB/counter_not0001138
    SLICE_X45Y56.F4      net (fanout=3)        1.023   SCCB/N3
    SLICE_X45Y56.X       Tilo                  0.704   SCCB/counter_not0001
                                                       SCCB/counter_not00013
    SLICE_X26Y40.CE      net (fanout=10)       2.770   SCCB/counter_not0001
    SLICE_X26Y40.CLK     Tceck                 0.555   SCCB/counter<19>
                                                       SCCB/counter_18
    -------------------------------------------------  ---------------------------
    Total                                      9.055ns (3.314ns logic, 5.741ns route)
                                                       (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.286ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SCCB/scaler_4 (FF)
  Destination:          SCCB/counter_18 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.645ns (Levels of Logic = 3)
  Clock Path Skew:      -0.029ns (0.107 - 0.136)
  Source Clock:         clkcambuf rising at 0.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: SCCB/scaler_4 to SCCB/counter_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y62.YQ      Tcko                  0.652   SCCB/scaler<5>
                                                       SCCB/scaler_4
    SLICE_X54Y59.G2      net (fanout=4)        1.400   SCCB/scaler<4>
    SLICE_X54Y59.Y       Tilo                  0.759   SCCB/N3
                                                       SCCB/counter_not0001136
    SLICE_X54Y59.F3      net (fanout=1)        0.023   SCCB/counter_not0001136/O
    SLICE_X54Y59.X       Tilo                  0.759   SCCB/N3
                                                       SCCB/counter_not0001138
    SLICE_X45Y56.F4      net (fanout=3)        1.023   SCCB/N3
    SLICE_X45Y56.X       Tilo                  0.704   SCCB/counter_not0001
                                                       SCCB/counter_not00013
    SLICE_X26Y40.CE      net (fanout=10)       2.770   SCCB/counter_not0001
    SLICE_X26Y40.CLK     Tceck                 0.555   SCCB/counter<19>
                                                       SCCB/counter_18
    -------------------------------------------------  ---------------------------
    Total                                      8.645ns (3.429ns logic, 5.216ns route)
                                                       (39.7% logic, 60.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.337ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SCCB/scaler_6 (FF)
  Destination:          SCCB/counter_18 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.594ns (Levels of Logic = 3)
  Clock Path Skew:      -0.029ns (0.107 - 0.136)
  Source Clock:         clkcambuf rising at 0.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: SCCB/scaler_6 to SCCB/counter_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y63.YQ      Tcko                  0.652   SCCB/scaler<7>
                                                       SCCB/scaler_6
    SLICE_X55Y58.G4      net (fanout=6)        1.355   SCCB/scaler<6>
    SLICE_X55Y58.Y       Tilo                  0.704   SCCB/sioc_mux000222
                                                       SCCB/counter_not0001138_SW0
    SLICE_X54Y59.F2      net (fanout=1)        0.072   N30
    SLICE_X54Y59.X       Tilo                  0.759   SCCB/N3
                                                       SCCB/counter_not0001138
    SLICE_X45Y56.F4      net (fanout=3)        1.023   SCCB/N3
    SLICE_X45Y56.X       Tilo                  0.704   SCCB/counter_not0001
                                                       SCCB/counter_not00013
    SLICE_X26Y40.CE      net (fanout=10)       2.770   SCCB/counter_not0001
    SLICE_X26Y40.CLK     Tceck                 0.555   SCCB/counter<19>
                                                       SCCB/counter_18
    -------------------------------------------------  ---------------------------
    Total                                      8.594ns (3.374ns logic, 5.220ns route)
                                                       (39.3% logic, 60.7% route)

--------------------------------------------------------------------------------

Paths for end point SCCB/counter_15 (SLICE_X26Y38.CE), 26 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.391ns (requirement - (data path - clock path skew + uncertainty))
  Source:               send (FF)
  Destination:          SCCB/counter_15 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.529ns (Levels of Logic = 3)
  Clock Path Skew:      -0.040ns (0.111 - 0.151)
  Source Clock:         clkcambuf rising at 0.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: send to SCCB/counter_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y66.XQ      Tcko                  0.592   send
                                                       send
    SLICE_X55Y58.G2      net (fanout=4)        1.876   send
    SLICE_X55Y58.Y       Tilo                  0.704   SCCB/sioc_mux000222
                                                       SCCB/counter_not0001138_SW0
    SLICE_X54Y59.F2      net (fanout=1)        0.072   N30
    SLICE_X54Y59.X       Tilo                  0.759   SCCB/N3
                                                       SCCB/counter_not0001138
    SLICE_X45Y56.F4      net (fanout=3)        1.023   SCCB/N3
    SLICE_X45Y56.X       Tilo                  0.704   SCCB/counter_not0001
                                                       SCCB/counter_not00013
    SLICE_X26Y38.CE      net (fanout=10)       2.244   SCCB/counter_not0001
    SLICE_X26Y38.CLK     Tceck                 0.555   SCCB/counter<15>
                                                       SCCB/counter_15
    -------------------------------------------------  ---------------------------
    Total                                      8.529ns (3.314ns logic, 5.215ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.816ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SCCB/scaler_4 (FF)
  Destination:          SCCB/counter_15 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.119ns (Levels of Logic = 3)
  Clock Path Skew:      -0.025ns (0.111 - 0.136)
  Source Clock:         clkcambuf rising at 0.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: SCCB/scaler_4 to SCCB/counter_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y62.YQ      Tcko                  0.652   SCCB/scaler<5>
                                                       SCCB/scaler_4
    SLICE_X54Y59.G2      net (fanout=4)        1.400   SCCB/scaler<4>
    SLICE_X54Y59.Y       Tilo                  0.759   SCCB/N3
                                                       SCCB/counter_not0001136
    SLICE_X54Y59.F3      net (fanout=1)        0.023   SCCB/counter_not0001136/O
    SLICE_X54Y59.X       Tilo                  0.759   SCCB/N3
                                                       SCCB/counter_not0001138
    SLICE_X45Y56.F4      net (fanout=3)        1.023   SCCB/N3
    SLICE_X45Y56.X       Tilo                  0.704   SCCB/counter_not0001
                                                       SCCB/counter_not00013
    SLICE_X26Y38.CE      net (fanout=10)       2.244   SCCB/counter_not0001
    SLICE_X26Y38.CLK     Tceck                 0.555   SCCB/counter<15>
                                                       SCCB/counter_15
    -------------------------------------------------  ---------------------------
    Total                                      8.119ns (3.429ns logic, 4.690ns route)
                                                       (42.2% logic, 57.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.867ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SCCB/scaler_6 (FF)
  Destination:          SCCB/counter_15 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.068ns (Levels of Logic = 3)
  Clock Path Skew:      -0.025ns (0.111 - 0.136)
  Source Clock:         clkcambuf rising at 0.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: SCCB/scaler_6 to SCCB/counter_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y63.YQ      Tcko                  0.652   SCCB/scaler<7>
                                                       SCCB/scaler_6
    SLICE_X55Y58.G4      net (fanout=6)        1.355   SCCB/scaler<6>
    SLICE_X55Y58.Y       Tilo                  0.704   SCCB/sioc_mux000222
                                                       SCCB/counter_not0001138_SW0
    SLICE_X54Y59.F2      net (fanout=1)        0.072   N30
    SLICE_X54Y59.X       Tilo                  0.759   SCCB/N3
                                                       SCCB/counter_not0001138
    SLICE_X45Y56.F4      net (fanout=3)        1.023   SCCB/N3
    SLICE_X45Y56.X       Tilo                  0.704   SCCB/counter_not0001
                                                       SCCB/counter_not00013
    SLICE_X26Y38.CE      net (fanout=10)       2.244   SCCB/counter_not0001
    SLICE_X26Y38.CLK     Tceck                 0.555   SCCB/counter<15>
                                                       SCCB/counter_15
    -------------------------------------------------  ---------------------------
    Total                                      8.068ns (3.374ns logic, 4.694ns route)
                                                       (41.8% logic, 58.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clkcam = PERIOD TIMEGRP "clkcam" 10 ns HIGH 50% INPUT_JITTER 0.08 ns;
--------------------------------------------------------------------------------

Paths for end point SCCB/data_sr_31 (SLICE_X55Y57.G4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.270ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SCCB/data_sr_30 (FF)
  Destination:          SCCB/data_sr_31 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.272ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.017 - 0.015)
  Source Clock:         clkcambuf rising at 10.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: SCCB/data_sr_30 to SCCB/data_sr_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y54.XQ      Tcko                  0.474   SCCB/data_sr<30>
                                                       SCCB/data_sr_30
    SLICE_X55Y57.G4      net (fanout=1)        0.282   SCCB/data_sr<30>
    SLICE_X55Y57.CLK     Tckg        (-Th)    -0.516   SCCB/data_sr<31>
                                                       SCCB/Mmux_data_sr_mux0001110
                                                       SCCB/data_sr_31
    -------------------------------------------------  ---------------------------
    Total                                      1.272ns (0.990ns logic, 0.282ns route)
                                                       (77.8% logic, 22.2% route)

--------------------------------------------------------------------------------

Paths for end point SCCB/busy_sr_17 (SLICE_X57Y49.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.277ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SCCB/busy_sr_16 (FF)
  Destination:          SCCB/busy_sr_17 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.277ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clkcambuf rising at 10.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: SCCB/busy_sr_16 to SCCB/busy_sr_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y49.YQ      Tcko                  0.470   SCCB/busy_sr<17>
                                                       SCCB/busy_sr_16
    SLICE_X57Y49.F4      net (fanout=1)        0.291   SCCB/busy_sr<16>
    SLICE_X57Y49.CLK     Tckf        (-Th)    -0.516   SCCB/busy_sr<17>
                                                       SCCB/Mmux_busy_sr_mux000161
                                                       SCCB/busy_sr_17
    -------------------------------------------------  ---------------------------
    Total                                      1.277ns (0.986ns logic, 0.291ns route)
                                                       (77.2% logic, 22.8% route)

--------------------------------------------------------------------------------

Paths for end point SCCB/data_sr_4 (SLICE_X43Y54.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.277ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SCCB/data_sr_3 (FF)
  Destination:          SCCB/data_sr_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.277ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clkcambuf rising at 10.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: SCCB/data_sr_3 to SCCB/data_sr_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y54.YQ      Tcko                  0.470   SCCB/data_sr<4>
                                                       SCCB/data_sr_3
    SLICE_X43Y54.F4      net (fanout=1)        0.291   SCCB/data_sr<3>
    SLICE_X43Y54.CLK     Tckf        (-Th)    -0.516   SCCB/data_sr<4>
                                                       SCCB/Mmux_data_sr_mux0001201
                                                       SCCB/data_sr_4
    -------------------------------------------------  ---------------------------
    Total                                      1.277ns (0.986ns logic, 0.291ns route)
                                                       (77.2% logic, 22.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clkcam = PERIOD TIMEGRP "clkcam" 10 ns HIGH 50% INPUT_JITTER 0.08 ns;
--------------------------------------------------------------------------------
Slack: 5.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.400ns (Tdcmpw_CLKIN_100_150)
  Physical resource: DCM_cam/CLKIN
  Logical resource: DCM_cam/CLKIN
  Location pin: DCM_X2Y3.CLKIN
  Clock network: clk50buf
--------------------------------------------------------------------------------
Slack: 5.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.400ns (Tdcmpw_CLKIN_100_150)
  Physical resource: DCM_cam/CLKIN
  Logical resource: DCM_cam/CLKIN
  Location pin: DCM_X2Y3.CLKIN
  Clock network: clk50buf
--------------------------------------------------------------------------------
Slack: 5.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.400ns (Tdcmpw_CLKIN_100_150)
  Physical resource: DCM_vga/CLKIN
  Logical resource: DCM_vga/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: clkcambuf1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ov7670_pclk1 = PERIOD TIMEGRP "ov7670_pclk1" 41.667 ns 
HIGH 50%         INPUT_JITTER 0.1 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  20.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ov7670_pclk1 = PERIOD TIMEGRP "ov7670_pclk1" 41.667 ns HIGH 50%
        INPUT_JITTER 0.1 ns;
--------------------------------------------------------------------------------
Slack: 21.667ns (period - (min low pulse limit / (low pulse / period)))
  Period: 41.667ns
  Low pulse: 20.833ns
  Low pulse limit: 10.000ns (Tdcmpw_CLKIN_10_25)
  Physical resource: DCM_pclk1/CLKIN
  Logical resource: DCM_pclk1/CLKIN
  Location pin: DCM_X1Y3.CLKIN
  Clock network: ov7670_pclk1buf
--------------------------------------------------------------------------------
Slack: 21.667ns (period - (min high pulse limit / (high pulse / period)))
  Period: 41.667ns
  High pulse: 20.833ns
  High pulse limit: 10.000ns (Tdcmpw_CLKIN_10_25)
  Physical resource: DCM_pclk1/CLKIN
  Logical resource: DCM_pclk1/CLKIN
  Location pin: DCM_X1Y3.CLKIN
  Clock network: ov7670_pclk1buf
--------------------------------------------------------------------------------
Slack: 37.501ns (period - min period limit)
  Period: 41.667ns
  Min period limit: 4.166ns (240.038MHz) (Tdcmpc)
  Physical resource: DCM_pclk1/CLKIN
  Logical resource: DCM_pclk1/CLKIN
  Location pin: DCM_X1Y3.CLKIN
  Clock network: ov7670_pclk1buf
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk251 = PERIOD TIMEGRP "clk251" TS_clkcam * 4 HIGH 50% 
INPUT_JITTER 0.08         ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 441 paths analyzed, 68 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.871ns.
--------------------------------------------------------------------------------

Paths for end point inst_vgatiming/vcnt_9 (SLICE_X33Y14.CE), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     34.129ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_vgatiming/hcnt_3 (FF)
  Destination:          inst_vgatiming/vcnt_9 (FF)
  Requirement:          40.000ns
  Data Path Delay:      5.824ns (Levels of Logic = 2)
  Clock Path Skew:      -0.007ns (0.159 - 0.166)
  Source Clock:         clk25 rising at 0.000ns
  Destination Clock:    clk25 rising at 40.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_vgatiming/hcnt_3 to inst_vgatiming/vcnt_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y4.XQ       Tcko                  0.592   inst_vgatiming/hcnt<3>
                                                       inst_vgatiming/hcnt_3
    SLICE_X24Y2.G1       net (fanout=3)        1.240   inst_vgatiming/hcnt<3>
    SLICE_X24Y2.Y        Tilo                  0.759   inst_vgatiming/h_mux000130
                                                       inst_vgatiming/hcnt_cmp_eq00005
    SLICE_X25Y2.G1       net (fanout=1)        0.195   inst_vgatiming/hcnt_cmp_eq00005
    SLICE_X25Y2.Y        Tilo                  0.704   inst_vgatiming/hcnt<0>
                                                       inst_vgatiming/hcnt_cmp_eq000024
    SLICE_X33Y14.CE      net (fanout=16)       1.779   inst_vgatiming/hcnt_cmp_eq0000
    SLICE_X33Y14.CLK     Tceck                 0.555   inst_vgatiming/vcnt<9>
                                                       inst_vgatiming/vcnt_9
    -------------------------------------------------  ---------------------------
    Total                                      5.824ns (2.610ns logic, 3.214ns route)
                                                       (44.8% logic, 55.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     34.210ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_vgatiming/hcnt_5 (FF)
  Destination:          inst_vgatiming/vcnt_9 (FF)
  Requirement:          40.000ns
  Data Path Delay:      5.743ns (Levels of Logic = 2)
  Clock Path Skew:      -0.007ns (0.159 - 0.166)
  Source Clock:         clk25 rising at 0.000ns
  Destination Clock:    clk25 rising at 40.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_vgatiming/hcnt_5 to inst_vgatiming/vcnt_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y5.XQ       Tcko                  0.592   inst_vgatiming/hcnt<5>
                                                       inst_vgatiming/hcnt_5
    SLICE_X24Y6.F4       net (fanout=4)        1.079   inst_vgatiming/hcnt<5>
    SLICE_X24Y6.X        Tilo                  0.759   inst_vgatiming/hcnt_cmp_eq000022
                                                       inst_vgatiming/hcnt_cmp_eq000022
    SLICE_X25Y2.G4       net (fanout=1)        0.275   inst_vgatiming/hcnt_cmp_eq000022
    SLICE_X25Y2.Y        Tilo                  0.704   inst_vgatiming/hcnt<0>
                                                       inst_vgatiming/hcnt_cmp_eq000024
    SLICE_X33Y14.CE      net (fanout=16)       1.779   inst_vgatiming/hcnt_cmp_eq0000
    SLICE_X33Y14.CLK     Tceck                 0.555   inst_vgatiming/vcnt<9>
                                                       inst_vgatiming/vcnt_9
    -------------------------------------------------  ---------------------------
    Total                                      5.743ns (2.610ns logic, 3.133ns route)
                                                       (45.4% logic, 54.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     34.541ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_vgatiming/hcnt_7 (FF)
  Destination:          inst_vgatiming/vcnt_9 (FF)
  Requirement:          40.000ns
  Data Path Delay:      5.419ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk25 rising at 0.000ns
  Destination Clock:    clk25 rising at 40.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_vgatiming/hcnt_7 to inst_vgatiming/vcnt_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y6.XQ       Tcko                  0.591   inst_vgatiming/hcnt<7>
                                                       inst_vgatiming/hcnt_7
    SLICE_X24Y6.F3       net (fanout=4)        0.756   inst_vgatiming/hcnt<7>
    SLICE_X24Y6.X        Tilo                  0.759   inst_vgatiming/hcnt_cmp_eq000022
                                                       inst_vgatiming/hcnt_cmp_eq000022
    SLICE_X25Y2.G4       net (fanout=1)        0.275   inst_vgatiming/hcnt_cmp_eq000022
    SLICE_X25Y2.Y        Tilo                  0.704   inst_vgatiming/hcnt<0>
                                                       inst_vgatiming/hcnt_cmp_eq000024
    SLICE_X33Y14.CE      net (fanout=16)       1.779   inst_vgatiming/hcnt_cmp_eq0000
    SLICE_X33Y14.CLK     Tceck                 0.555   inst_vgatiming/vcnt<9>
                                                       inst_vgatiming/vcnt_9
    -------------------------------------------------  ---------------------------
    Total                                      5.419ns (2.609ns logic, 2.810ns route)
                                                       (48.1% logic, 51.9% route)

--------------------------------------------------------------------------------

Paths for end point inst_vgatiming/vcnt_8 (SLICE_X33Y14.CE), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     34.129ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_vgatiming/hcnt_3 (FF)
  Destination:          inst_vgatiming/vcnt_8 (FF)
  Requirement:          40.000ns
  Data Path Delay:      5.824ns (Levels of Logic = 2)
  Clock Path Skew:      -0.007ns (0.159 - 0.166)
  Source Clock:         clk25 rising at 0.000ns
  Destination Clock:    clk25 rising at 40.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_vgatiming/hcnt_3 to inst_vgatiming/vcnt_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y4.XQ       Tcko                  0.592   inst_vgatiming/hcnt<3>
                                                       inst_vgatiming/hcnt_3
    SLICE_X24Y2.G1       net (fanout=3)        1.240   inst_vgatiming/hcnt<3>
    SLICE_X24Y2.Y        Tilo                  0.759   inst_vgatiming/h_mux000130
                                                       inst_vgatiming/hcnt_cmp_eq00005
    SLICE_X25Y2.G1       net (fanout=1)        0.195   inst_vgatiming/hcnt_cmp_eq00005
    SLICE_X25Y2.Y        Tilo                  0.704   inst_vgatiming/hcnt<0>
                                                       inst_vgatiming/hcnt_cmp_eq000024
    SLICE_X33Y14.CE      net (fanout=16)       1.779   inst_vgatiming/hcnt_cmp_eq0000
    SLICE_X33Y14.CLK     Tceck                 0.555   inst_vgatiming/vcnt<9>
                                                       inst_vgatiming/vcnt_8
    -------------------------------------------------  ---------------------------
    Total                                      5.824ns (2.610ns logic, 3.214ns route)
                                                       (44.8% logic, 55.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     34.210ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_vgatiming/hcnt_5 (FF)
  Destination:          inst_vgatiming/vcnt_8 (FF)
  Requirement:          40.000ns
  Data Path Delay:      5.743ns (Levels of Logic = 2)
  Clock Path Skew:      -0.007ns (0.159 - 0.166)
  Source Clock:         clk25 rising at 0.000ns
  Destination Clock:    clk25 rising at 40.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_vgatiming/hcnt_5 to inst_vgatiming/vcnt_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y5.XQ       Tcko                  0.592   inst_vgatiming/hcnt<5>
                                                       inst_vgatiming/hcnt_5
    SLICE_X24Y6.F4       net (fanout=4)        1.079   inst_vgatiming/hcnt<5>
    SLICE_X24Y6.X        Tilo                  0.759   inst_vgatiming/hcnt_cmp_eq000022
                                                       inst_vgatiming/hcnt_cmp_eq000022
    SLICE_X25Y2.G4       net (fanout=1)        0.275   inst_vgatiming/hcnt_cmp_eq000022
    SLICE_X25Y2.Y        Tilo                  0.704   inst_vgatiming/hcnt<0>
                                                       inst_vgatiming/hcnt_cmp_eq000024
    SLICE_X33Y14.CE      net (fanout=16)       1.779   inst_vgatiming/hcnt_cmp_eq0000
    SLICE_X33Y14.CLK     Tceck                 0.555   inst_vgatiming/vcnt<9>
                                                       inst_vgatiming/vcnt_8
    -------------------------------------------------  ---------------------------
    Total                                      5.743ns (2.610ns logic, 3.133ns route)
                                                       (45.4% logic, 54.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     34.541ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_vgatiming/hcnt_7 (FF)
  Destination:          inst_vgatiming/vcnt_8 (FF)
  Requirement:          40.000ns
  Data Path Delay:      5.419ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk25 rising at 0.000ns
  Destination Clock:    clk25 rising at 40.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_vgatiming/hcnt_7 to inst_vgatiming/vcnt_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y6.XQ       Tcko                  0.591   inst_vgatiming/hcnt<7>
                                                       inst_vgatiming/hcnt_7
    SLICE_X24Y6.F3       net (fanout=4)        0.756   inst_vgatiming/hcnt<7>
    SLICE_X24Y6.X        Tilo                  0.759   inst_vgatiming/hcnt_cmp_eq000022
                                                       inst_vgatiming/hcnt_cmp_eq000022
    SLICE_X25Y2.G4       net (fanout=1)        0.275   inst_vgatiming/hcnt_cmp_eq000022
    SLICE_X25Y2.Y        Tilo                  0.704   inst_vgatiming/hcnt<0>
                                                       inst_vgatiming/hcnt_cmp_eq000024
    SLICE_X33Y14.CE      net (fanout=16)       1.779   inst_vgatiming/hcnt_cmp_eq0000
    SLICE_X33Y14.CLK     Tceck                 0.555   inst_vgatiming/vcnt<9>
                                                       inst_vgatiming/vcnt_8
    -------------------------------------------------  ---------------------------
    Total                                      5.419ns (2.609ns logic, 2.810ns route)
                                                       (48.1% logic, 51.9% route)

--------------------------------------------------------------------------------

Paths for end point inst_vgatiming/vcnt_5 (SLICE_X32Y11.CE), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     34.176ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_vgatiming/hcnt_3 (FF)
  Destination:          inst_vgatiming/vcnt_5 (FF)
  Requirement:          40.000ns
  Data Path Delay:      5.775ns (Levels of Logic = 2)
  Clock Path Skew:      -0.009ns (0.157 - 0.166)
  Source Clock:         clk25 rising at 0.000ns
  Destination Clock:    clk25 rising at 40.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_vgatiming/hcnt_3 to inst_vgatiming/vcnt_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y4.XQ       Tcko                  0.592   inst_vgatiming/hcnt<3>
                                                       inst_vgatiming/hcnt_3
    SLICE_X24Y2.G1       net (fanout=3)        1.240   inst_vgatiming/hcnt<3>
    SLICE_X24Y2.Y        Tilo                  0.759   inst_vgatiming/h_mux000130
                                                       inst_vgatiming/hcnt_cmp_eq00005
    SLICE_X25Y2.G1       net (fanout=1)        0.195   inst_vgatiming/hcnt_cmp_eq00005
    SLICE_X25Y2.Y        Tilo                  0.704   inst_vgatiming/hcnt<0>
                                                       inst_vgatiming/hcnt_cmp_eq000024
    SLICE_X32Y11.CE      net (fanout=16)       1.730   inst_vgatiming/hcnt_cmp_eq0000
    SLICE_X32Y11.CLK     Tceck                 0.555   inst_vgatiming/vcnt<5>
                                                       inst_vgatiming/vcnt_5
    -------------------------------------------------  ---------------------------
    Total                                      5.775ns (2.610ns logic, 3.165ns route)
                                                       (45.2% logic, 54.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     34.257ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_vgatiming/hcnt_5 (FF)
  Destination:          inst_vgatiming/vcnt_5 (FF)
  Requirement:          40.000ns
  Data Path Delay:      5.694ns (Levels of Logic = 2)
  Clock Path Skew:      -0.009ns (0.157 - 0.166)
  Source Clock:         clk25 rising at 0.000ns
  Destination Clock:    clk25 rising at 40.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_vgatiming/hcnt_5 to inst_vgatiming/vcnt_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y5.XQ       Tcko                  0.592   inst_vgatiming/hcnt<5>
                                                       inst_vgatiming/hcnt_5
    SLICE_X24Y6.F4       net (fanout=4)        1.079   inst_vgatiming/hcnt<5>
    SLICE_X24Y6.X        Tilo                  0.759   inst_vgatiming/hcnt_cmp_eq000022
                                                       inst_vgatiming/hcnt_cmp_eq000022
    SLICE_X25Y2.G4       net (fanout=1)        0.275   inst_vgatiming/hcnt_cmp_eq000022
    SLICE_X25Y2.Y        Tilo                  0.704   inst_vgatiming/hcnt<0>
                                                       inst_vgatiming/hcnt_cmp_eq000024
    SLICE_X32Y11.CE      net (fanout=16)       1.730   inst_vgatiming/hcnt_cmp_eq0000
    SLICE_X32Y11.CLK     Tceck                 0.555   inst_vgatiming/vcnt<5>
                                                       inst_vgatiming/vcnt_5
    -------------------------------------------------  ---------------------------
    Total                                      5.694ns (2.610ns logic, 3.084ns route)
                                                       (45.8% logic, 54.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     34.590ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_vgatiming/hcnt_7 (FF)
  Destination:          inst_vgatiming/vcnt_5 (FF)
  Requirement:          40.000ns
  Data Path Delay:      5.370ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk25 rising at 0.000ns
  Destination Clock:    clk25 rising at 40.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_vgatiming/hcnt_7 to inst_vgatiming/vcnt_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y6.XQ       Tcko                  0.591   inst_vgatiming/hcnt<7>
                                                       inst_vgatiming/hcnt_7
    SLICE_X24Y6.F3       net (fanout=4)        0.756   inst_vgatiming/hcnt<7>
    SLICE_X24Y6.X        Tilo                  0.759   inst_vgatiming/hcnt_cmp_eq000022
                                                       inst_vgatiming/hcnt_cmp_eq000022
    SLICE_X25Y2.G4       net (fanout=1)        0.275   inst_vgatiming/hcnt_cmp_eq000022
    SLICE_X25Y2.Y        Tilo                  0.704   inst_vgatiming/hcnt<0>
                                                       inst_vgatiming/hcnt_cmp_eq000024
    SLICE_X32Y11.CE      net (fanout=16)       1.730   inst_vgatiming/hcnt_cmp_eq0000
    SLICE_X32Y11.CLK     Tceck                 0.555   inst_vgatiming/vcnt<5>
                                                       inst_vgatiming/vcnt_5
    -------------------------------------------------  ---------------------------
    Total                                      5.370ns (2.609ns logic, 2.761ns route)
                                                       (48.6% logic, 51.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk251 = PERIOD TIMEGRP "clk251" TS_clkcam * 4 HIGH 50% INPUT_JITTER 0.08
        ns;
--------------------------------------------------------------------------------

Paths for end point cc4 (SLICE_X42Y25.G4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.470ns (requirement - (clock path skew + uncertainty - data path))
  Source:               vmax_1 (FF)
  Destination:          cc4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.470ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk25 rising at 40.000ns
  Destination Clock:    clk25 rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: vmax_1 to cc4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y24.YQ      Tcko                  0.522   vmax<0>
                                                       vmax_1
    SLICE_X42Y25.G4      net (fanout=2)        0.388   vmax<1>
    SLICE_X42Y25.CLK     Tckg        (-Th)    -0.560   cc4
                                                       vmax_cmp_eq00001
                                                       cc4
    -------------------------------------------------  ---------------------------
    Total                                      1.470ns (1.082ns logic, 0.388ns route)
                                                       (73.6% logic, 26.4% route)

--------------------------------------------------------------------------------

Paths for end point vmax_1 (SLICE_X42Y24.G4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.470ns (requirement - (clock path skew + uncertainty - data path))
  Source:               vmax_1 (FF)
  Destination:          vmax_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.470ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk25 rising at 40.000ns
  Destination Clock:    clk25 rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: vmax_1 to vmax_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y24.YQ      Tcko                  0.522   vmax<0>
                                                       vmax_1
    SLICE_X42Y24.G4      net (fanout=2)        0.388   vmax<1>
    SLICE_X42Y24.CLK     Tckg        (-Th)    -0.560   vmax<0>
                                                       Mcount_vmax_xor<1>11
                                                       vmax_1
    -------------------------------------------------  ---------------------------
    Total                                      1.470ns (1.082ns logic, 0.388ns route)
                                                       (73.6% logic, 26.4% route)

--------------------------------------------------------------------------------

Paths for end point cc4 (SLICE_X42Y25.G1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.500ns (requirement - (clock path skew + uncertainty - data path))
  Source:               vmax_0 (FF)
  Destination:          cc4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.500ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk25 rising at 40.000ns
  Destination Clock:    clk25 rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: vmax_0 to cc4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y24.XQ      Tcko                  0.474   vmax<0>
                                                       vmax_0
    SLICE_X42Y25.G1      net (fanout=3)        0.466   vmax<0>
    SLICE_X42Y25.CLK     Tckg        (-Th)    -0.560   cc4
                                                       vmax_cmp_eq00001
                                                       cc4
    -------------------------------------------------  ---------------------------
    Total                                      1.500ns (1.034ns logic, 0.466ns route)
                                                       (68.9% logic, 31.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk251 = PERIOD TIMEGRP "clk251" TS_clkcam * 4 HIGH 50% INPUT_JITTER 0.08
        ns;
--------------------------------------------------------------------------------
Slack: 36.808ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 1.596ns (Trpw)
  Physical resource: inst_vgatiming/h/SR
  Logical resource: inst_vgatiming/h/SR
  Location pin: SLICE_X24Y7.SR
  Clock network: inst_debounce/output
--------------------------------------------------------------------------------
Slack: 36.808ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 1.596ns (Trpw)
  Physical resource: inst_vgatiming/h/SR
  Logical resource: inst_vgatiming/h/SR
  Location pin: SLICE_X24Y7.SR
  Clock network: inst_debounce/output
--------------------------------------------------------------------------------
Slack: 36.808ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 1.596ns (Trpw)
  Physical resource: cc4/SR
  Logical resource: cc4/SR
  Location pin: SLICE_X42Y25.SR
  Clock network: inst_debounce/output
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clock3a = PERIOD TIMEGRP "clock3a" TS_ov7670_pclk1 HIGH 
50% INPUT_JITTER         0.1 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 616 paths analyzed, 279 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.087ns.
--------------------------------------------------------------------------------

Paths for end point inst_ov7670capt1/address_5 (SLICE_X48Y33.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.290ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_ov7670capt1/latched_vsync (FF)
  Destination:          inst_ov7670capt1/address_5 (FF)
  Requirement:          20.834ns
  Data Path Delay:      4.494ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         debug_0_OBUF falling at 20.833ns
  Destination Clock:    debug_0_OBUF rising at 41.667ns
  Clock Uncertainty:    0.050ns

  Clock Uncertainty:          0.050ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_ov7670capt1/latched_vsync to inst_ov7670capt1/address_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y36.YQ      Tcko                  0.652   inst_ov7670capt1/latched_vsync
                                                       inst_ov7670capt1/latched_vsync
    SLICE_X48Y36.F1      net (fanout=16)       1.430   inst_ov7670capt1/latched_vsync
    SLICE_X48Y36.X       Tilo                  0.759   inst_ov7670capt1/address<14>
                                                       inst_ov7670capt1/address_not00011
    SLICE_X48Y33.CE      net (fanout=8)        1.098   inst_ov7670capt1/address_not0001
    SLICE_X48Y33.CLK     Tceck                 0.555   inst_ov7670capt1/address<5>
                                                       inst_ov7670capt1/address_5
    -------------------------------------------------  ---------------------------
    Total                                      4.494ns (1.966ns logic, 2.528ns route)
                                                       (43.7% logic, 56.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     38.033ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_ov7670capt1/we_reg (FF)
  Destination:          inst_ov7670capt1/address_5 (FF)
  Requirement:          41.667ns
  Data Path Delay:      3.584ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         debug_0_OBUF rising at 0.000ns
  Destination Clock:    debug_0_OBUF rising at 41.667ns
  Clock Uncertainty:    0.050ns

  Clock Uncertainty:          0.050ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_ov7670capt1/we_reg to inst_ov7670capt1/address_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y36.YQ      Tcko                  0.652   inst_ov7670capt1/we_reg
                                                       inst_ov7670capt1/we_reg
    SLICE_X48Y36.F4      net (fanout=13)       0.520   inst_ov7670capt1/we_reg
    SLICE_X48Y36.X       Tilo                  0.759   inst_ov7670capt1/address<14>
                                                       inst_ov7670capt1/address_not00011
    SLICE_X48Y33.CE      net (fanout=8)        1.098   inst_ov7670capt1/address_not0001
    SLICE_X48Y33.CLK     Tceck                 0.555   inst_ov7670capt1/address<5>
                                                       inst_ov7670capt1/address_5
    -------------------------------------------------  ---------------------------
    Total                                      3.584ns (1.966ns logic, 1.618ns route)
                                                       (54.9% logic, 45.1% route)

--------------------------------------------------------------------------------

Paths for end point inst_ov7670capt1/address_4 (SLICE_X48Y33.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.290ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_ov7670capt1/latched_vsync (FF)
  Destination:          inst_ov7670capt1/address_4 (FF)
  Requirement:          20.834ns
  Data Path Delay:      4.494ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         debug_0_OBUF falling at 20.833ns
  Destination Clock:    debug_0_OBUF rising at 41.667ns
  Clock Uncertainty:    0.050ns

  Clock Uncertainty:          0.050ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_ov7670capt1/latched_vsync to inst_ov7670capt1/address_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y36.YQ      Tcko                  0.652   inst_ov7670capt1/latched_vsync
                                                       inst_ov7670capt1/latched_vsync
    SLICE_X48Y36.F1      net (fanout=16)       1.430   inst_ov7670capt1/latched_vsync
    SLICE_X48Y36.X       Tilo                  0.759   inst_ov7670capt1/address<14>
                                                       inst_ov7670capt1/address_not00011
    SLICE_X48Y33.CE      net (fanout=8)        1.098   inst_ov7670capt1/address_not0001
    SLICE_X48Y33.CLK     Tceck                 0.555   inst_ov7670capt1/address<5>
                                                       inst_ov7670capt1/address_4
    -------------------------------------------------  ---------------------------
    Total                                      4.494ns (1.966ns logic, 2.528ns route)
                                                       (43.7% logic, 56.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     38.033ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_ov7670capt1/we_reg (FF)
  Destination:          inst_ov7670capt1/address_4 (FF)
  Requirement:          41.667ns
  Data Path Delay:      3.584ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         debug_0_OBUF rising at 0.000ns
  Destination Clock:    debug_0_OBUF rising at 41.667ns
  Clock Uncertainty:    0.050ns

  Clock Uncertainty:          0.050ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_ov7670capt1/we_reg to inst_ov7670capt1/address_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y36.YQ      Tcko                  0.652   inst_ov7670capt1/we_reg
                                                       inst_ov7670capt1/we_reg
    SLICE_X48Y36.F4      net (fanout=13)       0.520   inst_ov7670capt1/we_reg
    SLICE_X48Y36.X       Tilo                  0.759   inst_ov7670capt1/address<14>
                                                       inst_ov7670capt1/address_not00011
    SLICE_X48Y33.CE      net (fanout=8)        1.098   inst_ov7670capt1/address_not0001
    SLICE_X48Y33.CLK     Tceck                 0.555   inst_ov7670capt1/address<5>
                                                       inst_ov7670capt1/address_4
    -------------------------------------------------  ---------------------------
    Total                                      3.584ns (1.966ns logic, 1.618ns route)
                                                       (54.9% logic, 45.1% route)

--------------------------------------------------------------------------------

Paths for end point inst_ov7670capt1/address_7 (SLICE_X48Y32.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.290ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_ov7670capt1/latched_vsync (FF)
  Destination:          inst_ov7670capt1/address_7 (FF)
  Requirement:          20.834ns
  Data Path Delay:      4.494ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         debug_0_OBUF falling at 20.833ns
  Destination Clock:    debug_0_OBUF rising at 41.667ns
  Clock Uncertainty:    0.050ns

  Clock Uncertainty:          0.050ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_ov7670capt1/latched_vsync to inst_ov7670capt1/address_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y36.YQ      Tcko                  0.652   inst_ov7670capt1/latched_vsync
                                                       inst_ov7670capt1/latched_vsync
    SLICE_X48Y36.F1      net (fanout=16)       1.430   inst_ov7670capt1/latched_vsync
    SLICE_X48Y36.X       Tilo                  0.759   inst_ov7670capt1/address<14>
                                                       inst_ov7670capt1/address_not00011
    SLICE_X48Y32.CE      net (fanout=8)        1.098   inst_ov7670capt1/address_not0001
    SLICE_X48Y32.CLK     Tceck                 0.555   inst_ov7670capt1/address<7>
                                                       inst_ov7670capt1/address_7
    -------------------------------------------------  ---------------------------
    Total                                      4.494ns (1.966ns logic, 2.528ns route)
                                                       (43.7% logic, 56.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     38.033ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_ov7670capt1/we_reg (FF)
  Destination:          inst_ov7670capt1/address_7 (FF)
  Requirement:          41.667ns
  Data Path Delay:      3.584ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         debug_0_OBUF rising at 0.000ns
  Destination Clock:    debug_0_OBUF rising at 41.667ns
  Clock Uncertainty:    0.050ns

  Clock Uncertainty:          0.050ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_ov7670capt1/we_reg to inst_ov7670capt1/address_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y36.YQ      Tcko                  0.652   inst_ov7670capt1/we_reg
                                                       inst_ov7670capt1/we_reg
    SLICE_X48Y36.F4      net (fanout=13)       0.520   inst_ov7670capt1/we_reg
    SLICE_X48Y36.X       Tilo                  0.759   inst_ov7670capt1/address<14>
                                                       inst_ov7670capt1/address_not00011
    SLICE_X48Y32.CE      net (fanout=8)        1.098   inst_ov7670capt1/address_not0001
    SLICE_X48Y32.CLK     Tceck                 0.555   inst_ov7670capt1/address<7>
                                                       inst_ov7670capt1/address_7
    -------------------------------------------------  ---------------------------
    Total                                      3.584ns (1.966ns logic, 1.618ns route)
                                                       (54.9% logic, 45.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clock3a = PERIOD TIMEGRP "clock3a" TS_ov7670_pclk1 HIGH 50% INPUT_JITTER
        0.1 ns;
--------------------------------------------------------------------------------

Paths for end point inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s3_init.ram/dpram.dp1x1.ram.A (RAMB16_X1Y2.DIA0), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.684ns (requirement - (clock path skew + uncertainty - data path))
  Source:               inst_ov7670capt1/d_latch_3 (FF)
  Destination:          inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s3_init.ram/dpram.dp1x1.ram.A (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.696ns (Levels of Logic = 0)
  Clock Path Skew:      0.012ns (0.114 - 0.102)
  Source Clock:         debug_0_OBUF rising at 41.667ns
  Destination Clock:    debug_0_OBUF rising at 41.667ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: inst_ov7670capt1/d_latch_3 to inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s3_init.ram/dpram.dp1x1.ram.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y20.XQ      Tcko                  0.474   inst_ov7670capt1/d_latch<3>
                                                       inst_ov7670capt1/d_latch_3
    RAMB16_X1Y2.DIA0     net (fanout=4)        0.348   inst_ov7670capt1/d_latch<3>
    RAMB16_X1Y2.CLKA     Tbckd       (-Th)     0.126   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s3_init.ram/dpram.dp1x1.ram
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s3_init.ram/dpram.dp1x1.ram.A
    -------------------------------------------------  ---------------------------
    Total                                      0.696ns (0.348ns logic, 0.348ns route)
                                                       (50.0% logic, 50.0% route)

--------------------------------------------------------------------------------

Paths for end point inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s3_init.ram/dpram.dp18x18.ram.A (RAMB16_X1Y4.DIA0), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.775ns (requirement - (clock path skew + uncertainty - data path))
  Source:               inst_ov7670capt1/d_latch_0 (FF)
  Destination:          inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s3_init.ram/dpram.dp18x18.ram.A (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.783ns (Levels of Logic = 0)
  Clock Path Skew:      0.008ns (0.108 - 0.100)
  Source Clock:         debug_0_OBUF rising at 41.667ns
  Destination Clock:    debug_0_OBUF rising at 41.667ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: inst_ov7670capt1/d_latch_0 to inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s3_init.ram/dpram.dp18x18.ram.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y36.YQ      Tcko                  0.522   inst_ov7670capt1/d_latch<1>
                                                       inst_ov7670capt1/d_latch_0
    RAMB16_X1Y4.DIA0     net (fanout=5)        0.387   inst_ov7670capt1/d_latch<0>
    RAMB16_X1Y4.CLKA     Tbckd       (-Th)     0.126   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s3_init.ram/dpram.dp18x18.ram
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s3_init.ram/dpram.dp18x18.ram.A
    -------------------------------------------------  ---------------------------
    Total                                      0.783ns (0.396ns logic, 0.387ns route)
                                                       (50.6% logic, 49.4% route)

--------------------------------------------------------------------------------

Paths for end point inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s3_init.ram/dpram.dp18x18.ram.A (RAMB16_X1Y4.DIA1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.821ns (requirement - (clock path skew + uncertainty - data path))
  Source:               inst_ov7670capt1/d_latch_1 (FF)
  Destination:          inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s3_init.ram/dpram.dp18x18.ram.A (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.829ns (Levels of Logic = 0)
  Clock Path Skew:      0.008ns (0.108 - 0.100)
  Source Clock:         debug_0_OBUF rising at 41.667ns
  Destination Clock:    debug_0_OBUF rising at 41.667ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: inst_ov7670capt1/d_latch_1 to inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s3_init.ram/dpram.dp18x18.ram.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y36.XQ      Tcko                  0.474   inst_ov7670capt1/d_latch<1>
                                                       inst_ov7670capt1/d_latch_1
    RAMB16_X1Y4.DIA1     net (fanout=4)        0.481   inst_ov7670capt1/d_latch<1>
    RAMB16_X1Y4.CLKA     Tbckd       (-Th)     0.126   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s3_init.ram/dpram.dp18x18.ram
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s3_init.ram/dpram.dp18x18.ram.A
    -------------------------------------------------  ---------------------------
    Total                                      0.829ns (0.348ns logic, 0.481ns route)
                                                       (42.0% logic, 58.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clock3a = PERIOD TIMEGRP "clock3a" TS_ov7670_pclk1 HIGH 50% INPUT_JITTER
        0.1 ns;
--------------------------------------------------------------------------------
Slack: 38.475ns (period - (min low pulse limit / (low pulse / period)))
  Period: 41.667ns
  Low pulse: 20.833ns
  Low pulse limit: 1.596ns (Trpw)
  Physical resource: inst_ov7670capt1/address<11>/SR
  Logical resource: inst_ov7670capt1/address_11/SR
  Location pin: SLICE_X48Y34.SR
  Clock network: inst_debounce/output
--------------------------------------------------------------------------------
Slack: 38.475ns (period - (min high pulse limit / (high pulse / period)))
  Period: 41.667ns
  High pulse: 20.833ns
  High pulse limit: 1.596ns (Trpw)
  Physical resource: inst_ov7670capt1/address<11>/SR
  Logical resource: inst_ov7670capt1/address_11/SR
  Location pin: SLICE_X48Y34.SR
  Clock network: inst_debounce/output
--------------------------------------------------------------------------------
Slack: 38.475ns (period - (min low pulse limit / (low pulse / period)))
  Period: 41.667ns
  Low pulse: 20.833ns
  Low pulse limit: 1.596ns (Trpw)
  Physical resource: inst_ov7670capt1/address<11>/SR
  Logical resource: inst_ov7670capt1/address_10/SR
  Location pin: SLICE_X48Y34.SR
  Clock network: inst_debounce/output
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_clkcam
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clkcam                      |     10.000ns|      9.139ns|      1.468ns|            0|            0|         5977|          441|
| TS_clk251                     |     40.000ns|      5.871ns|          N/A|            0|            0|          441|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_ov7670_pclk1
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_ov7670_pclk1                |     41.667ns|     20.000ns|      9.087ns|            0|            0|            0|          616|
| TS_clock3a                    |     41.667ns|      9.087ns|          N/A|            0|            0|          616|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clkcam
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clkcam         |    9.139|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ov7670_pclk1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ov7670_pclk1   |    7.060|    4.544|         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 7034 paths, 0 nets, and 1740 connections

Design statistics:
   Minimum period:  20.000ns{1}   (Maximum frequency:  50.000MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Aug 18 11:55:33 2022 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 373 MB



