parent	,	V_10
CLK_TYPE_GEN3_PLL4	,	V_24
mult	,	V_11
__iomem	,	T_2
CLK_TYPE_GEN3_PLL2	,	V_20
CLK_TYPE_GEN3_PLL3	,	V_22
CLK_TYPE_GEN3_PLL0	,	V_16
r8a7795_cpg_mssr_init	,	F_13
CLK_TYPE_GEN3_PLL1	,	V_18
"Prohibited setting (cpg_mode=0x%x)\n"	,	L_1
mode	,	V_30
dev	,	V_3
u32	,	T_3
cpg_mssr_info	,	V_6
info	,	V_7
clk	,	V_1
r8a7795_cpg_clk_register	,	F_1
cpg_pll_config	,	V_14
pll3_mult	,	V_23
__clk_get_name	,	F_7
core	,	V_5
CLK_TYPE_GEN3_MAIN	,	V_13
name	,	V_27
device	,	V_2
clks	,	V_8
ioremap_nocache	,	F_9
iounmap	,	F_12
modemr	,	V_28
BUG_ON	,	F_10
ERR_CAST	,	F_3
dev_err	,	F_15
cpg_pll_configs	,	V_32
rcar_gen3_read_mode_pins	,	F_8
MODEMR	,	V_29
cpg_mode	,	V_31
cpg_core_clk	,	V_4
extal_div	,	V_15
clk_register_fixed_factor	,	F_6
value	,	V_12
CPG_PLL0CR	,	V_17
CPG_PLL2CR	,	V_21
readl	,	F_4
CPG_PLL4CR	,	V_25
ioread32	,	F_11
CPG_PLL_CONFIG_INDEX	,	F_14
EINVAL	,	V_26
pll1_mult	,	V_19
__init	,	T_1
base	,	V_9
IS_ERR	,	F_2
ERR_PTR	,	F_5
