2一、摘要
本計畫有兩大主軸：首先是採用本研究群已研究
多年且技術純熟的壓電阻應力計（ Piezoresistive
Sensor）執行微電子構裝之製程應力量測及可靠度分
析。方法則從應力計之設計、製作及校正開始，掌握
其特性後予以構裝並依據 JEDEC (Joint Electronic
Device Engineering Council）工業規範執行烘烤乾燥、
預先潤濕及熱濕循環測試等步驟，並從即時監控及記
錄中檢視構裝內部之應力變化情形，以建立構裝之可
靠度模型。
另ㄧ方面，由於傳統壓電阻應力計佔據較大的面
積，基於應力會導致 MOSFET 元件載子遷移率
（Mobility）變化從而導致元件特性變化的認知，及過
去文獻研究中對 MOSFET 元件具有應力計潛力的驗
證，本計畫案繼續著手進行各種MOSFET 元件特性(包
括應力效應、溫度效應及耦合效應等)之萃取，並從比
較中提出最佳 MOSFET 元件之操作模式，以期未來將
之應用在電子構裝內部實際量測應力變化。
關鍵詞：壓電阻微應力計、MOSFET 微應力計、電子
構裝、可靠度測試、參數萃取。
Abstract
There are two goals in this study: Firstly, the
piezoresistance stress sensors were designed, fabricated,
calibrated, and employed as the tool to monitor the
reliability of the packaging in real-time and
non-destructively. In accordance with the JEDEC
standard, baking process, moisture preconditioning, and
temperature-humidity cycle tests were executed on the
packaging samples to monitor the stress and to propose
the reliability model for the packaging.
On the other hand, since stress shift the carrier
mobility of an MOSFET device so that the MOSFET
behaviors change simultaneously, MOSFET devices have
the potential to be a micro stress sensor for electronic
packaging because they are extremely small in size. To
this end, the second goal of this project focused on
extracting the parameter, including the coefficients for
mechanical, thermal, and thermo-mechanical coupling
behaviors, for the both types of the MOSFET sensors.
After experiments, we proposed the best operational
mode for the sensor applications so that packaging stress
extractions by MOSFET sensors will be performed more
accurately.
Keywords: Piezoresistance Micro Stress Sensor,
MOSFET Micro Stress Sensors, Electronic
Packaging, Reliability Test, Parameter Extraction.
二、研究方法與執行
2.1 壓電應力計之應力測試
基於過去研究經驗的結論[1-2]，我們此次設計選
擇 N 型的壓電阻應力計，這是因為其具備較佳之正向
應力量測敏感度。壓電阻應力計佈局首先自行設計，
完成後之晶片佈局交由國家實驗研究院所屬之國家晶
片系統設計中心(CIC)，透過 CIC 委託台灣積體電路公
司製作。製程所採取技術為0.35μm 之 CMOS 製程。
獲得測試樣本後，接下來進行校證實驗以獲得壓
電阻應力計之壓電阻係數和溫度係數，未來才能用其
量測到準確的應力。在溫度係數校正實驗上，我們採
用晶片打線後置入烤箱控制環境溫度的方式；在應力
係數校正實驗方面，我們則使用四點彎曲製具來校正
壓電阻應力係數。圖一為校正實驗之流程圖，至於校
正技術的理論及其細節，請參閱參考資料[3]，此處限
於篇幅不予詳細贅述。
圖一、校正實驗流程圖
完成壓電阻校正後，接著進行應力及可靠度實
驗，流程如圖二所示。從圖二可知本實驗可以量測的
應力包括(1)構裝製程所產生的應力；(2)構裝焊上電路
板後所產生的應力；(3)烘烤過成所產生的應力；(4)潤
4(1) 初始值量測：在常溫(25℃)且無外加應力情況下，
量測晶條上 MOSFET 元件之「汲極電流(ID)－汲極
電壓(VD)」及「汲極電流(ID)－閘極電壓(VG)」特性
曲線圖，作為後續實驗量測之初始值。
(2) 溫度效應量測：在無外加應力情況下將晶條至於恆
溫烤箱中加熱，於每固定的溫度間隔進行同(1)之
量測，其目的是為了得到溫度係數()。
(3) 應力效應量測：在常溫(25℃)情況下在考量應力效
應，將晶條置於四點彎曲治具上施加應力，於每固
定的應力間隔進行同(1)之量測，其目的是為了得
到應力係數(X、X)。
(4) 應力及溫度耦合效應量測：同時考量溫度及應力效
應的情況下，將晶條與四點彎曲治具一併放入恆溫
烤箱，分別於每固定的應力間隔改變溫度，在固定
溫度間隔下進行同(1)之量測，其目的是為了得到
溫度與應力間之耦合係數。
圖五、MOSFET 應力計之校正流程
三、結果與討論
3.1 壓電應力計之應力測試結果
設 R1、R2 分別為沿著[110]及[-110]走向之壓電
阻，則其電阻變化與應力及溫度之關係為[3]
   1 X Y11 12 44 11 12 44
10 2 2
R
T
R
               (2)
   2 X Y11 12 44 11 12 44
20 2 2
R
T
R
              (3)
其中
iR /Ri0 為相對電阻變化；及 11 , 12 , 44 分別為
壓電阻之溫度係數及應力係數。經圖一之校正實驗獲
得之各係數值如表一。
表一、壓電阻應力計之各係數

(10-3/°C)
11 + 12
(10-5/MPa)
44
(10-5/MPa)
1.455 -10.21 -11.72
有了相關參數，接著執行圖二之應力及可靠度實
驗。本實驗所使用之測試晶片上含有四組壓電阻，分
別分佈在晶片對角線與水平位置，如圖六中之 A、B、
C、D 點所示。應力實驗完成後，將各階段量測所獲之
平均應力值整理於圖七。至於本結果之數據細節及分
析，請參閱參考資料[7]。
圖六、壓電阻應力計於測試晶片上之位置
(a) (b)
(c) (d)
圖七、測試晶片於各階段所受之應力(a)構裝製程；
(b)PCB 焊接；(c)烘烤；(d)潤濕。
在可靠度測試方面，發現電阻變化與溫度變化是
成正比關係。圖八為一個典型的實際監測結果，1920
分鐘共執行熱濕循環四次。圖中顯示大致上的趨勢類
0
20
40
60
80
x
y
|S
tr
es
s|
(M
Pa
)
A B C D 0
20
40
60
80
|S
tr
es
s|
(M
Pa
)
x
y
A B C D
0
4
8
12
16
|S
tr
es
s|
(M
Pa
)
x
y
A B C D 0
20
40
60
80
St
re
ss
(M
Pa
)


A B C D
6表二、溫度係數實驗結果
ID-VD ID-VGmeasurement
methodology VD (V) ( ppm/0C)VG (V) ( ppm/0C)
0.7 -1377 1.0 -2370
0.9 -1373 1.5 -2200n-MOSFET
1.2 -1377 2.0 -1980
-1.2 -647 -1.0 -1170
-1.5 -631 -2.0 -945p-MOSFET
-2.0 -608 -3.0 -830
表三、應力係數實驗結果
ID-VD ID-VGmeasurement
methodology VD (V) x y VG (V) x y
0.7 180 33.5 1.0 250
0.9 180 29.5 1.5 203n-MOSFET
1.2 180 25.5 2.0 186
N.A.
-1.2 -312.4 235.6 -1.0 -451 345
-1.5 -304.4 231.4 -2.0 -437 327p-MOSFET
-2.0 -294.2 225.0 -3.0 -450 307
(Unit︰ppm/MPa) (N.A.︰Not Available)
在探討應力與溫度耦合效應部分，係以每固定的
應力間格下進行固定溫度間格的量測，再藉由量測數
據的綜整可得到 MOSFET 元件在「固定溫度、變化應
力」的情況與汲極電流變化的關係，即可得出不同溫
度下之應力係數。最後將得到的應力係數對溫度做
圖，如圖十二，其斜率即為壓電係數對溫度的變化，
也就是耦合係數。
綜而言之，一個好的應力計及其量測方法應是受
溫度影響(溫度係數)小且受應力影響(應力係數)大。由
本節之表二及表三數據中，可見 p-MOSFET 較適作為
應力量測工具，量測方式則以 ID－VD 較佳。
五、誌謝
感謝國家實驗研究院晶片系統設計中心(CIC)提
供本案可靠度實驗部分代製晶片，使本計畫得以執行。
圖十二、耦合係數萃取(上)pMOSFET；(下) nMOSFET
六、參考文獻
(1) Ben-Je Lwo and Shen-Yu Wu, “Calibrate Piezoresistive 
Stress Sensors Through the Assembled Structure”, Journal
of Electronic Packaging, Transaction of the ASME, Vol. 125,
No. 2, pp. 289-293, 2003.
(2) Ben-Je Lwo, Tung-Sheng Chen, Ching-Hsing Kao, and
Yu-Lin Lin, “In-Plane Packaging Stress Measurements
Through Piezoresistive Sensors”, Journal of Electronic
Packaging, Transaction of the ASME, Vol. 124, No. 2, pp.
115-121, 2002.
(3) Yu-Yao Chang, Hsien Chung, Ben-Je Lwo, Ren-Tzung Tan,
and Kun-Fu Tseng, “In-Situ Reliability Monitoring on
PBGA Packaging Through Piezoresistive Sensor,”
Proceeding of the IMPACT (International Microsystems,
Packaging, Assembly and Circuit Technology) Conference
2010, Paper# TW019-1, Taipei, 2010.
(4) IPC/JEDEC J-STD-020D, “Moisture/Reflow Sensitivity 
Classification for Nonhermetic Solid State Surface Mount
Devices,” 2007.
(5) JESD22-A100C, “Cycled Temperature-Humidity-Bias Life
Test,”2007.
(6) Ren-Tzung Tan, Hsien Chung, Ben-Je Lwo, Chun-Pai Tang,
and Kun-Fu Tseng, ”Paramter Calibrations on MOSFET
Stress Sensors,” submitted to Journal of Electronic
Packaging, Transaction of the ASME.
(7) Ben-Je Lwo, Yu-Yao Chang, Hsien Chung, Ren-Tzung Tan,
and Chih-Hung Liu,” In-Situ Stress and Reliability
Monitoring on Plastic PackagingThrough Piezoresistive
Stress Sensor,”to be submitted to Journal of Electronic
Packaging, Transaction of the ASME.
(8) Chung-Yen Ni, Hsien Chung, Ren-Tzung Tan, Chun-Pai
Tang, Kun-Fu Tseng, and Ben-Je Lwo, “On the Study of
Temperature Coefficient Extractions on MOSFET Sensors
for Electronic Packaging,” Proceeding of the 2010
International Symposium on Electronic Materials and
Packaging (EMAP2010), pp. 143-146, Singapore, 2010.
(9) Chung-Yen Ni, Ren-Tzung Tan, Hsien Chung, Kun-Fu
Tseng, and Ben-Je Lwo, ”Stress Coefficient Extractions on
MOSFET Micro-Sensors,” Accepted and to be published on
proceeding of the IMPACT (International Microsystems,
Packaging, Assembly and Circuit Technology) Conference
2011, Taipei, Oct. 2011.
8
2一、參加會議經過
本次赴新加坡參加的第 12 屆國際電子材料與構裝研討會 (EMAP 2010, 12th International
Conference on Electronics Material and Packaging)，在 10 月 25 日至 27 日於新加坡的 Orchard Hotel
舉辦。參加本次會議的目的，在於拓展視野、了解電子構裝﹙Electronic Packaging﹚最新技術發展
及與國際專家學者交流，並於會中發表個人所屬研究群之研究成果；就技術層面而言，希望藉由參
加本次會議能針對微電子相關材料特性（如物理性質、化學性質與機械性質）、材料製程與檢測技
術、微電子構裝等最新技術進行深入了解及探討，且參與的專家學者均為國際相關領域一時之選，
機會難得。
EMAP系列研討會自 1999年首屆成立起都在亞太地區國家輪流舉辦，包括我國在內。個人自 2002
年起即持續參與本系列研討會並已與國際上同儕建立良好關係，且多年來一直擔任 International
Advisory and Steering Committee 的成員，參與研討會之運作，本次亦不例外。本次大會主席是美國
波特蘭州立大學的 Sung Yi 教授。與會的專家學者計 50 餘人，除我國及新加坡外還有來自美國、英
國、以色列、日本、韓國、香港、馬來西亞和大陸等。三天中發表的論文 50 餘篇，分為 13 個場次，
內容涵括電子構裝(Electronic Packaging)的材料、特性、發展趨勢、模擬分析、量測技術、立體化技
術、可靠度、製程、散熱技術等等。由於與會人士都是各國在電子構裝及其材料方面的佼佼者，研
討會論文學術及技術水準不言可喻。個人除與學生共同發表一篇論文外，並受邀擔任「散熱技術」
場次的主席；該場次有來自日本及新加坡的四篇論文發表，在座約 30 人聆聽。會議最後一天
International Advisory and Steering Committee 決議依例輪由日本主辦明年的研討會，主席將由京都
大學的 N. Miyasaki 教授擔任，時間暫定是 2012 年的 12 月 12 日至 15 日。
為開啟學生視野、激勵其向上動機，此次研討會攜碩士班研究生倪中彥ㄧ同與會，倪生亦有幸獲
國科會補助其部份差旅費用。我們的論文被安排在第二天(26 日)下午發表，主要在報告我們於過去
一年對於 MOSFET 應用作微應力計的研究成果，簡報內容則以彩色及醒目之圖表及圖片展現，在
場約 25 位人士聆聽。我們的發表很順利，由於這只是一連串研究工作的開端，發表後的問答反而
都集中在未來工作上，顯示引起了大家的興趣。會後倪生反應短短的 5 分鐘討論時間卻感到了國際
上的學術水準壓力，在場人士不多但個個學有專精，連研究生說來亦是頭頭是道，相對下自己實需
努力再努力。另外他也主動表示未來希望實驗室研究群會議室使用英語，因為準備英文報告可以用
苦練彌補不足，但人家問問題時就是見真章的一刻了!
4三、考察參觀活動(無是項活動者略)
無。
四、建議
(1)希望國科會能長久而穩定地編列預算，維持補助學者專家及研究生參加國際研討會的政策，使能
吸收國際新知及分享研究成果、增進學術交流、刺激進步。
(2)EMAP 研討會雖稱不上大型，但參加者皆各國在相關領域的重要同儕，彼此間互動頻繁而良好。
基於 EMAP 研討會能提供一個良好平台供同儕互相學習及交流，所以個人 12 年來未曾間斷參與。
對於國內在電子構裝、電子材料等相關領域的專家學者，EMAP 是一個值得推薦的國際研討會。
五、攜回資料名稱及內容
論文集光碟乙片、會議手冊乙冊(相片見附錄二)。
六、附錄
附錄一︰活動相片集
與國際同儕合影(1)
(自左至右︰新加坡大學 Dr. Liu Lie；報告人；明年大會主席、
日本京都大學 Prof. Miyasaki；本次大會主席、美國波特蘭大學 Prof. Sung Yi)
6附錄二︰攜回資料 — 論文集光碟乙片、會議手冊乙冊
附錄三︰論文接受郵件
日期： 2010 年 8 月 6 日 星期五 10 時 37 分 35 秒 CST 11 / 418
11 移至
寄件人： "Sung Yi" <sungyi@cecs.pdx.edu>
主旨： EMAP2010 - Paper Acceptance Notice
收件人： <lwob@ndu.edu.tw>
Dear Professor Lwo,
On behalf of the Scientific Committee of the "12 International Conference on Electronics
Materials and Packaging (EMAP2010, Singapore, October 25th-27th 2010), I am pleased to
inform you that your abstract (paper ID 117) has been accepted for presentation at the
conference.
Regarding full papers submission, I would like to kindly remind that the
deadline is September 1 2010. If you have any problem to submit your paper within this
deadline, please contact us.
ON THE STUDY OF TEMPERATURE COEFFICIENT EXTRACTIONS
ON MOSFET SENSORS FOR ELECTRONIC PACKAGING
Chung-Yen Ni, Hsien Chung1, Ren-Tzung Tan, Chun-Pai Tang, Kun-Fu Tseng2, and Ben-Je Lwo
1Semiconductor Laboratory, Chung-Cheng Institute of Technology, National Defense University,
Ta-Shi, Tao-Yuan, 33509, Taiwan, R.O.C.
2Department of Electronic Engineering,Chin-Min Institute of Technology,
Tao-Fan, Miao-Li, 35153, Taiwan, R.O.C.
Abstract: Comparing with the traditional piezoresistive stress sensors for chip stress measurements in
microelectronic packaging, the MOSFET (Metal-Oxide-Semiconductor Field-Effective -Transistor) sensors take the
advantages of smaller in size and better chip design flexibility. As a useful tool, the thermal and mechanical behaviors of
the MOSFET sensors have to be studied, and the parameters are needed to be extracted before applications. To this end,
a self-developed measurement methodology which is available for temperature up to 1300C or higher was proposed, and
the temperature coefficients for both n-type and p-type MOSFET devices were next successfully extracted in this work.
After measurements, it was found that the temperature effect is extremely important for the MOSFET sensor
applications.
1 Semiconductor Lab., Chung-Cheng Inst. of Tech., N. D. U., Ta-Shi, Tao-Yuan, 33509, Taiwan, R.O.C.
E-mail : g990408@gmail.com ; Phone/Fax : 886-3-3900119/886-3-3894043
INTRODUCTION
Both the literature and the theoretical analysis
show that temperature and/or stress loading lead
mobility changes on a MOSFET device so that
the device behaviors change at the same time [1-
5]. Consequently, MOSFET has the potential to
be a suitable chip stress sensor for
microelectronic packaging because the
measurements are nondestructive, in-situ, and
real time. Comparing with the traditional
piezoresistve micro stress sensors which are
about 10000 m2 in size, the extremely small
MOSFET (about 5 m2) sensors bring much
more flexibility on chip design and more
possibilities on sensor applications.
Consequently, better understanding the thermal
behaviors of a MOSFET is necessary before its
actual applications.
In this work, we first designed the MOSFET
devices on the test chip surface and fabricated
the chips. A self-developed methodology was
next proposed to accurately measure the thermal
effects on the MOSFET devices on a wafer strip.
We next measured the current changes on both
n-type and p-type MOSFET sensors due to
thermal loading and compared the measurement
data. The results in this work showed that the
relative variation of the saturated drain current
(IDsat/ IDsat) on a device varies linearly with the
applied temperature loading, and the temperature
coefficients of the MOSFET devices were
extracted according to the slope of the measured
curves. Thermal behavior comparisons between
the traditional piezoresistve sensors and the
current MOSFET sensors are finally discussed in
this paper.
THE EXPERIMENTAL PROCEDURES
Each of the MOSFET devices in this work were
fabricated on the surface of the (100) silicon
wafer plane by TSMC (Taiwan Semiconductor
Manufacturing Company), a commercialized IC
foundry, through the standard IC manufacturing
process with 90 nm design rule technology. The
gate oxide thickness of the MOSFET devices is
2.5 nm with 0.15 m channel length (L) and 1
m channel width (W). The wafer strips in this
study were respectively cut along the
longitudinal (parallel to the channel length, or
the X axis) and transverse (vertical to the
channel length, or the Y axis) directions of an
MOSFET on the test wafer surface, respectively,
as shown in Figure 1.
According to the literatures [6-8] and our
previous works [9-10], the relative variation of
the saturated drain current (IDsat/IDsat) of the p-
MOSFET varies approximately linear with the
Fig. 3: ID-VD curves under different temperature for a
typical n-type MOSFET
Fig. 4: ID-VD curves under different temperature for a
typical p-type MOSFET
According to the data in Figure 3 and Figure 4,
we next plot the relationship between
temperature and the relative saturated drain
current variation at some specific drain voltages,
as a typical plot shows in Figure 5. In Figure 5,
two linear lines were observed and the slopes,
which are actually defined as the temperature
coefficients in Equation 2, are respectively -1370
ppm/0C and -639 ppm/0C for the n-type and p-
type sensors. Thus, the n-type sensors are about
twice temperature-sensitive than the p-type
sensors.
Table 1 l is ts the extracted temperature
coefficients for both types of the sensors at three
specific drain voltages, and it is reviewed that
different coefficients were derived for p-type
sensors at different drain voltage. Since the
Fig. 5: IDsat-temperature characteristics at VD=1.2 V
for both type sensors
Table 1: The extracted temperature coefficients
 (unit : ppm/0C)
VD (V) p-MOSFET n-MOSFET
1.20 -637 -1377
1.50 -624 -1373
2.01 -601 -1377
the temperature coefficients for a typical
piezoresistive stress sensor is about 1600
ppm/0C [11]. Thus, p-MOSFET is less sensitive
to temperature than the traditional piezoresistive
sensors.
Comparing with our previous work [10] which
shows the piezoresistive coefficients for a typical
p-type MOSFET sensor is approximately 300
ppm/Mpa, the results in this works show that the
effect from 10C of temperature error will lead 2
MPa of stress difference. Therefore, the
temperature compensation is very important for
our future works when using MOSFET sensors
to accurately extract the chip stress.
CONCLUSIONS
Based on the newly development measurement
methodology, thermal effect on both types of the
20 40 60 80 100 120 140
-14
-12
-10
-8
-6
-4
-2
0
|V
D
|= 1.2 V
NMOS (Slope = 1370 ppm)
PMOS (Slope = 639 ppm)
I
D
sa
t/I
D
sa
t
(%
)
Temperature (oC)
國科會補助計畫衍生研發成果推廣資料表
日期:2011/08/19
國科會補助計畫
計畫名稱: 電子構裝微型應力計之開發與其應用於構裝可靠度之研究
計畫主持人: 羅本?
計畫編號: 99-2221-E-606-003- 學門領域: 其他–機械工程技術
無研發成果推廣資料
其他成果 
(無法以量化表達之成
果如辦理學術活動、獲
得獎項、重要國際合
作、研究成果國際影響
力及其他協助產業技
術發展之具體效益事
項等，請以文字敘述填
列。) 
(1)部分研究成果投稿 2010 年 10 月於台北市之舉辦之「2010 IMPACT」國際研
討會，榮獲學生論文優等獎。 
(2)擔任「2010 EMAP」國際研討會 International Advisory and Steering 
Committee 及分組討論主席。 
 成果項目 量化 名稱或內容性質簡述 
測驗工具(含質性與量性) 0  
課程/模組 0  
電腦及網路系統或工具 0  
教材 0  
舉辦之活動/競賽 0  
研討會/工作坊 0  
電子報、網站 0  
科 
教 
處 
計 
畫 
加 
填 
項 
目 計畫成果推廣之參與（閱聽）人數 0  
