Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory="D:/Masters/M1 international Track in Electrical Engineering/Semester 1/Embedded systems/Tutorial/TP 2/" --output-directory="D:/Masters/M1 international Track in Electrical Engineering/Semester 1/Embedded systems/Tutorial/TP 2/uart_qsys/" --report-file="bsf:D:/Masters/M1 international Track in Electrical Engineering/Semester 1/Embedded systems/Tutorial/TP 2/uart_qsys.bsf" --system-info=DEVICE_FAMILY="Cyclone IV GX" --system-info=DEVICE=Unknown --system-info=DEVICE_SPEEDGRADE=Unknown --component-file="D:/Masters/M1 international Track in Electrical Engineering/Semester 1/Embedded systems/Tutorial/TP 2/uart_qsys.qsys"
Progress: Loading TP 2/uart_qsys.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 13.1]
Progress: Parameterizing module clk_0
Progress: Adding nios [altera_nios2_qsys 13.1]
Progress: Parameterizing module nios
Progress: Adding ram [altera_avalon_onchip_memory2 13.1]
Progress: Parameterizing module ram
Progress: Adding uart [altera_avalon_jtag_uart 13.1]
Progress: Parameterizing module uart
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: uart_qsys.uart: Interrupt sender uart.irq is not connected to an interrupt receiver
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory="D:/Masters/M1 international Track in Electrical Engineering/Semester 1/Embedded systems/Tutorial/TP 2/" --output-directory="D:/Masters/M1 international Track in Electrical Engineering/Semester 1/Embedded systems/Tutorial/TP 2/uart_qsys/synthesis/" --file-set=QUARTUS_SYNTH --report-file="html:D:/Masters/M1 international Track in Electrical Engineering/Semester 1/Embedded systems/Tutorial/TP 2/uart_qsys.html" --report-file="sopcinfo:D:/Masters/M1 international Track in Electrical Engineering/Semester 1/Embedded systems/Tutorial/TP 2/uart_qsys.sopcinfo" --report-file="cmp:D:/Masters/M1 international Track in Electrical Engineering/Semester 1/Embedded systems/Tutorial/TP 2/uart_qsys.cmp" --report-file="qip:D:/Masters/M1 international Track in Electrical Engineering/Semester 1/Embedded systems/Tutorial/TP 2/uart_qsys/synthesis/uart_qsys.qip" --report-file=svd --report-file="regmap:D:/Masters/M1 international Track in Electrical Engineering/Semester 1/Embedded systems/Tutorial/TP 2/uart_qsys/synthesis/uart_qsys.regmap" --report-file="debuginfo:D:/Masters/M1 international Track in Electrical Engineering/Semester 1/Embedded systems/Tutorial/TP 2/uart_qsys/synthesis/uart_qsys.debuginfo" --system-info=DEVICE_FAMILY="Cyclone IV GX" --system-info=DEVICE=Unknown --system-info=DEVICE_SPEEDGRADE=Unknown --component-file="D:/Masters/M1 international Track in Electrical Engineering/Semester 1/Embedded systems/Tutorial/TP 2/uart_qsys.qsys" --language=VHDL
Progress: Loading TP 2/uart_qsys.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 13.1]
Progress: Parameterizing module clk_0
Progress: Adding nios [altera_nios2_qsys 13.1]
Progress: Parameterizing module nios
Progress: Adding ram [altera_avalon_onchip_memory2 13.1]
Progress: Parameterizing module ram
Progress: Adding uart [altera_avalon_jtag_uart 13.1]
Progress: Parameterizing module uart
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: uart_qsys.uart: Interrupt sender uart.irq is not connected to an interrupt receiver
Info: uart_qsys: Generating uart_qsys "uart_qsys" for QUARTUS_SYNTH
Info: pipeline_bridge_swap_transform: After transform: 4 modules, 12 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_initial_interconnect_transform: After transform: 4 modules, 11 connections
Info: merlin_translator_transform: After transform: 9 modules, 26 connections
Info: merlin_domain_transform: After transform: 18 modules, 71 connections
Info: merlin_router_transform: After transform: 23 modules, 86 connections
Info: merlin_network_to_switch_transform: After transform: 32 modules, 106 connections
Info: merlin_clock_and_reset_bridge_transform: After transform: 34 modules, 139 connections
Info: merlin_hierarchy_transform: After transform: 5 modules, 14 connections
Info: merlin_mm_transform: After transform: 5 modules, 14 connections
Info: merlin_interrupt_mapper_transform: After transform: 6 modules, 17 connections
Info: reset_adaptation_transform: After transform: 8 modules, 23 connections
Info: nios: Starting RTL generation for module 'uart_qsys_nios'
Info: nios:   Generation command is [exec C:/altera/13.1/quartus/bin/eperlcmd.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=uart_qsys_nios --dir=C:/Users/Akib/AppData/Local/Temp/alt8946_4678842264056328900.dir/0001_nios_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/Akib/AppData/Local/Temp/alt8946_4678842264056328900.dir/0001_nios_gen//uart_qsys_nios_processor_configuration.pl  --do_build_sim=0  ]
Info: nios: # 2021.11.15 15:03:45 (*) Starting Nios II generation
Info: nios: # 2021.11.15 15:03:45 (*)   Checking for plaintext license.
Info: nios: # 2021.11.15 15:03:48 (*)   Couldn't query license setup in Quartus directory C:/altera/13.1/quartus
Info: nios: # 2021.11.15 15:03:48 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: nios: # 2021.11.15 15:03:48 (*)   LM_LICENSE_FILE environment variable is empty
Info: nios: # 2021.11.15 15:03:48 (*)   Plaintext license not found.
Info: nios: # 2021.11.15 15:03:48 (*)   No license required to generate encrypted Nios II/e.
Info: nios: # 2021.11.15 15:03:48 (*)   Elaborating CPU configuration settings
Info: nios: # 2021.11.15 15:03:48 (*)   Creating all objects for CPU
Info: nios: # 2021.11.15 15:03:50 (*)   Generating RTL from CPU objects
Info: nios: # 2021.11.15 15:03:50 (*)   Creating plain-text RTL
Info: nios: # 2021.11.15 15:03:51 (*) Done Nios II generation
Info: nios: Done RTL generation for module 'uart_qsys_nios'
Info: nios: "uart_qsys" instantiated altera_nios2_qsys "nios"
Info: ram: Starting RTL generation for module 'uart_qsys_ram'
Info: ram:   Generation command is [exec C:/altera/13.1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=uart_qsys_ram --dir=C:/Users/Akib/AppData/Local/Temp/alt8946_4678842264056328900.dir/0002_ram_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/Akib/AppData/Local/Temp/alt8946_4678842264056328900.dir/0002_ram_gen//uart_qsys_ram_component_configuration.pl  --do_build_sim=0  ]
Info: ram: Done RTL generation for module 'uart_qsys_ram'
Info: ram: "uart_qsys" instantiated altera_avalon_onchip_memory2 "ram"
Info: uart: Starting RTL generation for module 'uart_qsys_uart'
Info: uart:   Generation command is [exec C:/altera/13.1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=uart_qsys_uart --dir=C:/Users/Akib/AppData/Local/Temp/alt8946_4678842264056328900.dir/0003_uart_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/Akib/AppData/Local/Temp/alt8946_4678842264056328900.dir/0003_uart_gen//uart_qsys_uart_component_configuration.pl  --do_build_sim=0  ]
Info: uart: Done RTL generation for module 'uart_qsys_uart'
Info: uart: "uart_qsys" instantiated altera_avalon_jtag_uart "uart"
Info: pipeline_bridge_swap_transform: After transform: 30 modules, 96 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 30 modules, 96 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 30 modules, 96 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 30 modules, 96 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 30 modules, 96 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 30 modules, 96 connections
Info: mm_interconnect_0: "uart_qsys" instantiated altera_merlin_interconnect_wrapper "mm_interconnect_0"
Info: irq_mapper: "uart_qsys" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "uart_qsys" instantiated altera_reset_controller "rst_controller"
Info: nios_instruction_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios_instruction_master_translator"
Info: nios_jtag_debug_module_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "nios_jtag_debug_module_translator"
Info: nios_instruction_master_translator_avalon_universal_master_0_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios_instruction_master_translator_avalon_universal_master_0_agent"
Info: nios_jtag_debug_module_translator_avalon_universal_slave_0_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "nios_jtag_debug_module_translator_avalon_universal_slave_0_agent"
Info: nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info: addr_router: "mm_interconnect_0" instantiated altera_merlin_router "addr_router"
Info: addr_router_001: "mm_interconnect_0" instantiated altera_merlin_router "addr_router_001"
Info: id_router: "mm_interconnect_0" instantiated altera_merlin_router "id_router"
Info: id_router_002: "mm_interconnect_0" instantiated altera_merlin_router "id_router_002"
Info: cmd_xbar_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_xbar_demux"
Info: cmd_xbar_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_xbar_demux_001"
Info: cmd_xbar_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_xbar_mux"
Info: cmd_xbar_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_xbar_mux_002"
Info: Reusing file D:/Masters/M1 international Track in Electrical Engineering/Semester 1/Embedded systems/Tutorial/TP 2/uart_qsys/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_xbar_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_xbar_demux_002"
Info: rsp_xbar_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_xbar_mux"
Info: Reusing file D:/Masters/M1 international Track in Electrical Engineering/Semester 1/Embedded systems/Tutorial/TP 2/uart_qsys/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_xbar_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_xbar_mux_001"
Info: Reusing file D:/Masters/M1 international Track in Electrical Engineering/Semester 1/Embedded systems/Tutorial/TP 2/uart_qsys/synthesis/submodules/altera_merlin_arbitrator.sv
Info: uart_qsys: Done "uart_qsys" with 23 modules, 37 files, 732316 bytes
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
