<session jtag_chain="DE-SoC [USB-1]" jtag_device="@1: SOCVHPS (0x4BA00477)" sof_file="">
  <display_tree gui_logging_enabled="1">
    <display_branch instance="auto_signaltap_0" signal_set="signal_set: 2020/05/18 16:55:34  #0" trigger="trigger: 2020/05/18 16:55:34  #1"/>
  </display_tree>
  <global_info>
    <single attribute="hierarchy widget height" value="116"/>
    <single attribute="active instance" value="0"/>
    <single attribute="lock mode" value="0"/>
    <multi attribute="frame size" size="2" value="1260,687"/>
    <single attribute="jtag widget visible" value="1"/>
    <multi attribute="jtag widget size" size="2" value="403,146"/>
    <single attribute="instance widget visible" value="1"/>
    <single attribute="config widget visible" value="1"/>
    <single attribute="hierarchy widget visible" value="1"/>
    <single attribute="data log widget visible" value="1"/>
  </global_info>
  <instance enabled="true" entity_name="sld_signaltap" is_auto_node="yes" name="auto_signaltap_0" source_file="sld_signaltap.vhd">
    <node_ip_info instance_id="0" mfg_id="110" node_id="0" version="6"/>
    <position_info>
      <single attribute="active tab" value="1"/>
      <single attribute="setup vertical scroll position" value="0"/>
      <single attribute="setup horizontal scroll position" value="0"/>
    </position_info>
    <signal_set name="signal_set: 2020/05/18 16:55:34  #0">
      <clock name="CLOCK_50" polarity="posedge" tap_mode="classic"/>
      <config pipeline_level="0" ram_type="AUTO" reserved_data_nodes="0" reserved_storage_qualifier_nodes="0" reserved_trigger_nodes="0" sample_depth="128" trigger_in_enable="no" trigger_out_enable="no"/>
      <top_entity/>
      <signal_vec>
        <trigger_input_vec>
          <wire name="AUD_ADCDAT" tap_mode="classic"/>
          <wire name="AUD_ADCLRCK" tap_mode="classic"/>
          <wire name="AUD_BCLK" tap_mode="classic"/>
          <wire name="AUD_DACDAT" tap_mode="classic"/>
          <wire name="AUD_DACLRCK" tap_mode="classic"/>
          <wire name="AUD_XCK" tap_mode="classic"/>
          <wire name="FPGA_I2C_SCLK" tap_mode="classic"/>
          <wire name="FPGA_I2C_SDAT" tap_mode="classic"/>
          <wire name="SW[0]" tap_mode="classic"/>
          <wire name="SW[1]" tap_mode="classic"/>
          <wire name="SW[2]" tap_mode="classic"/>
          <wire name="SW[3]" tap_mode="classic"/>
          <wire name="SW[4]" tap_mode="classic"/>
          <wire name="SW[5]" tap_mode="classic"/>
          <wire name="SW[6]" tap_mode="classic"/>
          <wire name="SW[7]" tap_mode="classic"/>
          <wire name="SW[8]" tap_mode="classic"/>
          <wire name="SW[9]" tap_mode="classic"/>
        </trigger_input_vec>
        <data_input_vec>
          <wire name="AUD_ADCDAT" tap_mode="classic"/>
          <wire name="AUD_ADCLRCK" tap_mode="classic"/>
          <wire name="AUD_BCLK" tap_mode="classic"/>
          <wire name="AUD_DACDAT" tap_mode="classic"/>
          <wire name="AUD_DACLRCK" tap_mode="classic"/>
          <wire name="AUD_XCK" tap_mode="classic"/>
          <wire name="FPGA_I2C_SCLK" tap_mode="classic"/>
          <wire name="FPGA_I2C_SDAT" tap_mode="classic"/>
          <wire name="SW[0]" tap_mode="classic"/>
          <wire name="SW[1]" tap_mode="classic"/>
          <wire name="SW[2]" tap_mode="classic"/>
          <wire name="SW[3]" tap_mode="classic"/>
          <wire name="SW[4]" tap_mode="classic"/>
          <wire name="SW[5]" tap_mode="classic"/>
          <wire name="SW[6]" tap_mode="classic"/>
          <wire name="SW[7]" tap_mode="classic"/>
          <wire name="SW[8]" tap_mode="classic"/>
          <wire name="SW[9]" tap_mode="classic"/>
        </data_input_vec>
        <storage_qualifier_input_vec>
          <wire name="AUD_ADCDAT" tap_mode="classic"/>
          <wire name="AUD_ADCLRCK" tap_mode="classic"/>
          <wire name="AUD_BCLK" tap_mode="classic"/>
          <wire name="AUD_DACDAT" tap_mode="classic"/>
          <wire name="AUD_DACLRCK" tap_mode="classic"/>
          <wire name="AUD_XCK" tap_mode="classic"/>
          <wire name="FPGA_I2C_SCLK" tap_mode="classic"/>
          <wire name="FPGA_I2C_SDAT" tap_mode="classic"/>
          <wire name="SW[0]" tap_mode="classic"/>
          <wire name="SW[1]" tap_mode="classic"/>
          <wire name="SW[2]" tap_mode="classic"/>
          <wire name="SW[3]" tap_mode="classic"/>
          <wire name="SW[4]" tap_mode="classic"/>
          <wire name="SW[5]" tap_mode="classic"/>
          <wire name="SW[6]" tap_mode="classic"/>
          <wire name="SW[7]" tap_mode="classic"/>
          <wire name="SW[8]" tap_mode="classic"/>
          <wire name="SW[9]" tap_mode="classic"/>
        </storage_qualifier_input_vec>
      </signal_vec>
      <presentation>
        <unified_setup_data_view>
          <node duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="AUD_ADCDAT" tap_mode="classic" type="input pin"/>
          <node duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="AUD_ADCLRCK" tap_mode="classic" type="input pin"/>
          <node duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="AUD_BCLK" tap_mode="classic" type="input pin"/>
          <node duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="AUD_DACDAT" tap_mode="classic" type="output pin"/>
          <node duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="AUD_DACLRCK" tap_mode="classic" type="input pin"/>
          <node duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="AUD_XCK" tap_mode="classic" type="output pin"/>
          <node duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="FPGA_I2C_SCLK" tap_mode="classic" type="output pin"/>
          <node duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="FPGA_I2C_SDAT" tap_mode="classic" type="bidir pin"/>
          <node is_selected="false" level-0="alt_or" name="SW[9..0]" order="msb_to_lsb" type="input pin">
            <node duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="SW[9]" tap_mode="classic" type="input pin"/>
            <node duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="SW[8]" tap_mode="classic" type="input pin"/>
            <node duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="SW[7]" tap_mode="classic" type="input pin"/>
            <node duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="SW[6]" tap_mode="classic" type="input pin"/>
            <node duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="SW[5]" tap_mode="classic" type="input pin"/>
            <node duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="SW[4]" tap_mode="classic" type="input pin"/>
            <node duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="SW[3]" tap_mode="classic" type="input pin"/>
            <node duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="SW[2]" tap_mode="classic" type="input pin"/>
            <node duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="SW[1]" tap_mode="classic" type="input pin"/>
            <node duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="SW[0]" tap_mode="classic" type="input pin"/>
          </node>
        </unified_setup_data_view>
        <data_view>
          <net data_index="0" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="AUD_ADCDAT" storage_index="0" tap_mode="classic" trigger_index="0" type="unknown"/>
          <net data_index="1" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="AUD_ADCLRCK" storage_index="1" tap_mode="classic" trigger_index="1" type="unknown"/>
          <net data_index="2" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="AUD_BCLK" storage_index="2" tap_mode="classic" trigger_index="2" type="unknown"/>
          <net data_index="3" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="AUD_DACDAT" storage_index="3" tap_mode="classic" trigger_index="3" type="unknown"/>
          <net data_index="4" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="AUD_DACLRCK" storage_index="4" tap_mode="classic" trigger_index="4" type="unknown"/>
          <net data_index="5" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="AUD_XCK" storage_index="5" tap_mode="classic" trigger_index="5" type="unknown"/>
          <net data_index="6" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="FPGA_I2C_SCLK" storage_index="6" tap_mode="classic" trigger_index="6" type="unknown"/>
          <net data_index="7" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="FPGA_I2C_SDAT" storage_index="7" tap_mode="classic" trigger_index="7" type="unknown"/>
          <bus is_selected="false" level-0="alt_or" name="SW[9..0]" order="msb_to_lsb" type="input pin">
            <net data_index="17" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="SW[9]" storage_index="17" tap_mode="classic" trigger_index="17" type="unknown"/>
            <net data_index="16" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="SW[8]" storage_index="16" tap_mode="classic" trigger_index="16" type="unknown"/>
            <net data_index="15" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="SW[7]" storage_index="15" tap_mode="classic" trigger_index="15" type="unknown"/>
            <net data_index="14" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="SW[6]" storage_index="14" tap_mode="classic" trigger_index="14" type="unknown"/>
            <net data_index="13" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="SW[5]" storage_index="13" tap_mode="classic" trigger_index="13" type="unknown"/>
            <net data_index="12" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="SW[4]" storage_index="12" tap_mode="classic" trigger_index="12" type="unknown"/>
            <net data_index="11" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="SW[3]" storage_index="11" tap_mode="classic" trigger_index="11" type="unknown"/>
            <net data_index="10" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="SW[2]" storage_index="10" tap_mode="classic" trigger_index="10" type="unknown"/>
            <net data_index="9" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="SW[1]" storage_index="9" tap_mode="classic" trigger_index="9" type="unknown"/>
            <net data_index="8" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="SW[0]" storage_index="8" tap_mode="classic" trigger_index="8" type="unknown"/>
          </bus>
        </data_view>
        <setup_view>
          <net data_index="0" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="AUD_ADCDAT" storage_index="0" tap_mode="classic" trigger_index="0" type="unknown"/>
          <net data_index="1" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="AUD_ADCLRCK" storage_index="1" tap_mode="classic" trigger_index="1" type="unknown"/>
          <net data_index="2" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="AUD_BCLK" storage_index="2" tap_mode="classic" trigger_index="2" type="unknown"/>
          <net data_index="3" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="AUD_DACDAT" storage_index="3" tap_mode="classic" trigger_index="3" type="unknown"/>
          <net data_index="4" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="AUD_DACLRCK" storage_index="4" tap_mode="classic" trigger_index="4" type="unknown"/>
          <net data_index="5" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="AUD_XCK" storage_index="5" tap_mode="classic" trigger_index="5" type="unknown"/>
          <net data_index="6" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="FPGA_I2C_SCLK" storage_index="6" tap_mode="classic" trigger_index="6" type="unknown"/>
          <net data_index="7" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="FPGA_I2C_SDAT" storage_index="7" tap_mode="classic" trigger_index="7" type="unknown"/>
          <bus is_selected="false" level-0="alt_or" name="SW[9..0]" order="msb_to_lsb" type="input pin">
            <net data_index="17" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="SW[9]" storage_index="17" tap_mode="classic" trigger_index="17" type="unknown"/>
            <net data_index="16" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="SW[8]" storage_index="16" tap_mode="classic" trigger_index="16" type="unknown"/>
            <net data_index="15" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="SW[7]" storage_index="15" tap_mode="classic" trigger_index="15" type="unknown"/>
            <net data_index="14" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="SW[6]" storage_index="14" tap_mode="classic" trigger_index="14" type="unknown"/>
            <net data_index="13" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="SW[5]" storage_index="13" tap_mode="classic" trigger_index="13" type="unknown"/>
            <net data_index="12" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="SW[4]" storage_index="12" tap_mode="classic" trigger_index="12" type="unknown"/>
            <net data_index="11" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="SW[3]" storage_index="11" tap_mode="classic" trigger_index="11" type="unknown"/>
            <net data_index="10" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="SW[2]" storage_index="10" tap_mode="classic" trigger_index="10" type="unknown"/>
            <net data_index="9" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="SW[1]" storage_index="9" tap_mode="classic" trigger_index="9" type="unknown"/>
            <net data_index="8" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="SW[0]" storage_index="8" tap_mode="classic" trigger_index="8" type="unknown"/>
          </bus>
        </setup_view>
        <trigger_in_editor/>
        <trigger_out_editor/>
      </presentation>
      <trigger attribute_mem_mode="false" gap_record="true" name="trigger: 2020/05/18 16:55:34  #1" position="pre" power_up_trigger_mode="false" record_data_gap="true" segment_size="1" storage_mode="off" storage_qualifier_disabled="no" storage_qualifier_port_is_pin="true" storage_qualifier_port_name="auto_stp_external_storage_qualifier" storage_qualifier_port_tap_mode="classic" trigger_type="circular">
        <power_up_trigger position="pre" storage_qualifier_disabled="no"/>
        <events use_custom_flow_control="no">
          <level enabled="yes" name="condition1" type="basic">
            <power_up enabled="yes">
            </power_up>
            <op_node/>
          </level>
        </events>
        <storage_qualifier_events>
          <transitional>111111111111111111
            <pwr_up_transitional>111111111111111111</pwr_up_transitional>
          </transitional>
          <storage_qualifier_level type="basic">
            <power_up>
            </power_up>
            <op_node/>
          </storage_qualifier_level>
          <storage_qualifier_level type="basic">
            <power_up>
            </power_up>
            <op_node/>
          </storage_qualifier_level>
          <storage_qualifier_level type="basic">
            <power_up>
            </power_up>
            <op_node/>
          </storage_qualifier_level>
        </storage_qualifier_events>
      </trigger>
    </signal_set>
  </instance>
  <mnemonics/>
</session>
