
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003575                       # Number of seconds simulated
sim_ticks                                  3574694136                       # Number of ticks simulated
final_tick                               533146038390                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 338006                       # Simulator instruction rate (inst/s)
host_op_rate                                   437605                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 304975                       # Simulator tick rate (ticks/s)
host_mem_usage                               16920160                       # Number of bytes of host memory used
host_seconds                                 11721.28                       # Real time elapsed on the host
sim_insts                                  3961867288                       # Number of instructions simulated
sim_ops                                    5129295580                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         5504                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       274176                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         5376                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       227968                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         5504                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       137984                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         5120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       103936                       # Number of bytes read from this memory
system.physmem.bytes_read::total               765568                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         5504                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         5376                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         5504                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           21504                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       239360                       # Number of bytes written to this memory
system.physmem.bytes_written::total            239360                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           43                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         2142                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           42                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         1781                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           43                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         1078                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           40                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data          812                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  5981                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            1870                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 1870                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1539712                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     76699150                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1503905                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     63772729                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst      1539712                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     38600226                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst      1432290                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     29075495                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               214163218                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1539712                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1503905                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst      1539712                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst      1432290                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            6015620                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          66959575                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               66959575                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          66959575                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1539712                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     76699150                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1503905                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     63772729                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst      1539712                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     38600226                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst      1432290                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     29075495                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              281122793                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  12                       # Number of system calls
system.switch_cpus0.numCycles                 8572409                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3087514                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2535434                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       206866                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1262376                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1194030                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          299249                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         8800                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3321219                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              16808606                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3087514                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1493279                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3597124                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1039668                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        704692                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1633929                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        92067                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8452694                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.439711                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.323175                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4855570     57.44%     57.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          354644      4.20%     61.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          334504      3.96%     65.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          315858      3.74%     69.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          259962      3.08%     72.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          187792      2.22%     74.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          136334      1.61%     76.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          210150      2.49%     78.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1797880     21.27%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8452694                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.360169                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.960780                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3478012                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       670646                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3436803                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        41426                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        825804                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       496240                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         3877                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      19973762                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        10404                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        825804                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3660517                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         316674                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        73106                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3289144                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       287446                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19376911                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           65                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        154698                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        82365                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents           22                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands     26878380                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     90266901                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     90266901                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     16795127                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10083202                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3574                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1838                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           705890                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1897831                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      1015842                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        23762                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       412589                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18053435                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3455                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14611077                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        23197                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      5723067                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     17485717                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          203                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8452694                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.728570                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.841693                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2972444     35.17%     35.17% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1711511     20.25%     55.41% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1354003     16.02%     71.43% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       818363      9.68%     81.11% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       834564      9.87%     90.99% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       379887      4.49%     95.48% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       244672      2.89%     98.38% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        67252      0.80%     99.17% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        69998      0.83%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8452694                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          64197     58.41%     58.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     58.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     58.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     58.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     58.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     58.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     58.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     58.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     58.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     58.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     58.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     58.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     58.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     58.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     58.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     58.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     58.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     58.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     58.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     58.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     58.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     58.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     58.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     58.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     58.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     58.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     58.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     58.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     58.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         21184     19.27%     77.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        24527     22.32%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12014855     82.23%     82.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       200465      1.37%     83.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1594      0.01%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1545454     10.58%     94.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       848709      5.81%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14611077                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.704431                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             109908                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.007522                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     37807951                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     23780174                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14238551                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      14720985                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        45470                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       665468                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          408                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          225                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       233873                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads           81                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        825804                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         230391                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        13883                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18056891                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        82975                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1897831                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      1015842                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1834                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          9534                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         1424                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          225                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       122852                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       116004                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       238856                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14368826                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1465738                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       242249                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2300502                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2018721                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            834764                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.676171                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14249255                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14238551                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9201275                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         24899932                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.660974                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.369530                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12239191                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      5818390                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3252                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       206002                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7626890                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.604742                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.116828                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3037195     39.82%     39.82% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2048653     26.86%     66.68% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       850586     11.15%     77.84% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       430857      5.65%     83.48% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       450275      5.90%     89.39% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       226825      2.97%     92.36% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       154591      2.03%     94.39% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        89240      1.17%     95.56% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       338668      4.44%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7626890                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12239191                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2014327                       # Number of memory references committed
system.switch_cpus0.commit.loads              1232358                       # Number of loads committed
system.switch_cpus0.commit.membars               1618                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1757708                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11009335                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       240449                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       338668                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            25345647                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           36941514                       # The number of ROB writes
system.switch_cpus0.timesIdled                   4110                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 119715                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12239191                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.857241                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.857241                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.166533                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.166533                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        64952352                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       19486327                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18745800                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3244                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   8                       # Number of system calls
system.switch_cpus1.numCycles                 8572409                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3071867                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2674443                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       201802                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1549315                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1486389                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          217306                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         6176                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3745708                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              17041894                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3071867                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1703695                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3615976                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles         935514                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        367664                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines          1841967                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        96477                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8461814                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.324665                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.293451                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4845838     57.27%     57.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          643402      7.60%     64.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          321503      3.80%     68.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          237303      2.80%     71.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          199239      2.35%     73.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          170028      2.01%     75.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6           59180      0.70%     76.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          212181      2.51%     79.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1773140     20.95%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8461814                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.358343                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.987994                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3879076                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       342075                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3493638                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        17606                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        729415                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       341134                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         3071                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      19077960                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         4656                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        729415                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         4040533                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         146162                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles        42979                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3348336                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       154385                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      18481361                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           14                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         77239                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        63497                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     24502045                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     84192029                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     84192029                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     16132982                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         8368991                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         2331                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1240                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           394334                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      2808938                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       646300                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads         8274                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       209156                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          17393018                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         2339                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         14841304                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        19372                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      4975772                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     13592036                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          120                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8461814                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.753915                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.859695                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      3006775     35.53%     35.53% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1810120     21.39%     56.93% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2       918308     10.85%     67.78% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      1070340     12.65%     80.43% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       804118      9.50%     89.93% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       514504      6.08%     96.01% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       220186      2.60%     98.61% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        66264      0.78%     99.39% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        51199      0.61%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8461814                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          63379     73.20%     73.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     73.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     73.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     73.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     73.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     73.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     73.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     73.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     73.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     73.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     73.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     73.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     73.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     73.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     73.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     73.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     73.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     73.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     73.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     73.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     73.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     73.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     73.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     73.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     73.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     73.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     73.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     73.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     73.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         13374     15.45%     88.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite         9835     11.36%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     11662479     78.58%     78.58% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       119172      0.80%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1087      0.01%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      2522334     17.00%     96.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       536232      3.61%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      14841304                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.731287                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt              86588                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005834                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     38250377                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     22371231                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14333584                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      14927892                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        24338                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       780020                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           92                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          106                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       168342                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        729415                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          80914                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         7593                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     17395357                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        68136                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      2808938                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       646300                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1233                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          4126                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           37                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          106                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       102474                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       118542                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       221016                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14522967                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      2414164                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       318332                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2936269                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2175579                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            522105                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.694152                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14360246                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14333584                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          8639780                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         21351066                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.672060                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.404653                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     10802078                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12295717                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      5099730                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         2219                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       199911                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7732399                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.590156                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.296130                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      3584711     46.36%     46.36% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      1661565     21.49%     67.85% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       900019     11.64%     79.49% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       329890      4.27%     83.75% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       283560      3.67%     87.42% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       125886      1.63%     89.05% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       305786      3.95%     93.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        81798      1.06%     94.06% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       459184      5.94%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7732399                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     10802078                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12295717                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               2506866                       # Number of memory references committed
system.switch_cpus1.commit.loads              2028912                       # Number of loads committed
system.switch_cpus1.commit.membars               1104                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1922047                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10741002                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       168067                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       459184                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            24668558                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           35521317                       # The number of ROB writes
system.switch_cpus1.timesIdled                   3689                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 110595                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           10802078                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12295717                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     10802078                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.793589                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.793589                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.260098                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.260098                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        67213505                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       18832588                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       19646287                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          2214                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus2.numCycles                 8572409                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         3234266                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      2634697                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       214350                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      1343286                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         1259129                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          345708                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         9561                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      3332423                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              17671212                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            3234266                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1604837                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              3702092                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        1153865                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        487506                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.PendingTrapStallCycles           24                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines          1636205                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        93701                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      8458407                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.587468                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.373226                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         4756315     56.23%     56.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          257268      3.04%     59.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          269592      3.19%     62.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          424683      5.02%     67.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          201612      2.38%     69.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          285398      3.37%     73.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          192568      2.28%     75.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          141259      1.67%     77.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1929712     22.81%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      8458407                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.377288                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.061406                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         3509718                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       441799                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          3542059                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        29636                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        935194                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       548313                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         1190                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      21105910                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         4387                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        935194                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         3686337                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         104339                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       109839                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          3393266                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       229424                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      20349678                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           20                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        132479                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        67518                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands     28487180                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     94882780                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     94882780                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     17390302                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        11096813                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         3501                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         1786                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           602746                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1893007                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       979652                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        10375                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       308307                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          19072100                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         3512                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         15155117                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        27709                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      6565464                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     20260739                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           27                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      8458407                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.791722                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.932325                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      2921366     34.54%     34.54% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      1843330     21.79%     56.33% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1192963     14.10%     70.43% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       804764      9.51%     79.95% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       745852      8.82%     88.77% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       413343      4.89%     93.65% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       374835      4.43%     98.09% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        83196      0.98%     99.07% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        78758      0.93%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      8458407                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         113946     77.89%     77.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     77.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     77.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     77.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     77.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     77.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     77.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     77.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     77.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     77.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     77.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     77.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     77.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     77.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     77.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     77.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     77.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     77.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     77.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     77.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     77.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     77.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     77.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     77.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     77.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     77.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     77.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     77.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     77.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         16088     11.00%     88.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        16258     11.11%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     12644717     83.44%     83.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       201486      1.33%     84.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1711      0.01%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1503940      9.92%     94.70% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       803263      5.30%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      15155117                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.767895                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             146292                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.009653                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     38942641                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     25641192                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     14721177                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      15301409                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        21204                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       754624                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           61                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          121                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       258954                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        935194                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          62406                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        13432                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     19075615                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        48591                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1893007                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       979652                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         1776                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         11300                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents           12                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          121                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       129108                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       120530                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       249638                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     14880082                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1403169                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       275034                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             2176672                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         2114282                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            773503                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.735811                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              14732422                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             14721177                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          9661786                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         27472953                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.717274                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.351684                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     10134266                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     12478102                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      6597505                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         3485                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       216231                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      7523213                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.658613                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.175708                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      2865887     38.09%     38.09% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      2136677     28.40%     66.50% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       850889     11.31%     77.81% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       426132      5.66%     83.47% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       391605      5.21%     88.67% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       178917      2.38%     91.05% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       192614      2.56%     93.61% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7        99374      1.32%     94.93% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       381118      5.07%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      7523213                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     10134266                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      12478102                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               1859078                       # Number of memory references committed
system.switch_cpus2.commit.loads              1138380                       # Number of loads committed
system.switch_cpus2.commit.membars               1736                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1801740                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         11241025                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       257307                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       381118                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            26217533                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           39087451                       # The number of ROB writes
system.switch_cpus2.timesIdled                   3842                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 114002                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           10134266                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             12478102                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     10134266                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.845884                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.845884                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.182196                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.182196                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        66816626                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       20409669                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       19438713                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          3472                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                  14                       # Number of system calls
system.switch_cpus3.numCycles                 8572409                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         3182357                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      2590530                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       215124                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      1303520                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         1240863                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          337000                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         9623                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      3338912                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              17365782                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            3182357                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1577863                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              3851677                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        1105873                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        459205                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.MiscStallCycles            2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus3.fetch.PendingTrapStallCycles           26                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines          1636358                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        87945                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      8538598                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.516492                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.326172                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         4686921     54.89%     54.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          399396      4.68%     59.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          397164      4.65%     64.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          494723      5.79%     70.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          153962      1.80%     71.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          194603      2.28%     74.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          161891      1.90%     75.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7          150293      1.76%     77.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1899645     22.25%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      8538598                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.371233                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               2.025776                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         3501687                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       431516                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          3682397                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        34498                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        888493                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       540438                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          302                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      20712752                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1790                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        888493                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         3660037                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles          51237                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       196576                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          3556425                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       185823                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      20001775                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents           17                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        115513                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents        49941                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands     28074143                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     93203222                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     93203222                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     17463744                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        10610345                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         3724                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         1984                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           506762                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1854407                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       961930                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads         8754                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       347132                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          18809001                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         3736                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         15155796                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        31081                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      6255473                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     18902214                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved          193                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      8538598                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.774975                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.907232                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      3011267     35.27%     35.27% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      1766091     20.68%     55.95% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1215934     14.24%     70.19% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       830777      9.73%     79.92% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       812675      9.52%     89.44% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       397553      4.66%     94.09% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       373686      4.38%     98.47% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        59995      0.70%     99.17% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        70620      0.83%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      8538598                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          96386     76.05%     76.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     76.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     76.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     76.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     76.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     76.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     76.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     76.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     76.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     76.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     76.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     76.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     76.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     76.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     76.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     76.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     76.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     76.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     76.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     76.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     76.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     76.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     76.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     76.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     76.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     76.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     76.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     76.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     76.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         15793     12.46%     88.51% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        14558     11.49%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     12669762     83.60%     83.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       189725      1.25%     84.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1732      0.01%     84.86% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.86% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.86% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.86% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1500527      9.90%     94.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       794050      5.24%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      15155796                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.767974                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             126737                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.008362                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     39008006                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     25068334                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     14733587                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      15282533                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        18829                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       714485                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses           25                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          127                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       238264                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        888493                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          28111                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         4622                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     18812741                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts        40807                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1854407                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       961930                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         1970                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          3592                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents           14                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          127                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       129653                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       121580                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       251233                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     14895256                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1401214                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       260538                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             2169965                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         2127878                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            768751                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.737581                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              14750791                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             14733587                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          9569728                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         27008970                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.718722                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.354317                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     10158370                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     12522246                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      6290501                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3543                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       216717                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      7650105                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.636872                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.162283                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      2995345     39.15%     39.15% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      2095457     27.39%     66.55% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       851328     11.13%     77.67% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       463070      6.05%     83.73% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       408800      5.34%     89.07% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       167565      2.19%     91.26% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       188289      2.46%     93.72% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       109844      1.44%     95.16% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       370407      4.84%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      7650105                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     10158370                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      12522246                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1863582                       # Number of memory references committed
system.switch_cpus3.commit.loads              1139916                       # Number of loads committed
system.switch_cpus3.commit.membars               1760                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1817262                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         11272439                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       258804                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       370407                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            26092263                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           38514862                       # The number of ROB writes
system.switch_cpus3.timesIdled                   2053                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                  33811                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           10158370                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             12522246                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     10158370                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.843876                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.843876                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.185008                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.185008                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        66859399                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       20479295                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       19125467                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3538                       # number of misc regfile writes
system.l2.replacements                           5980                       # number of replacements
system.l2.tagsinuse                      16379.381871                       # Cycle average of tags in use
system.l2.total_refs                           836181                       # Total number of references to valid blocks.
system.l2.sampled_refs                          22358                       # Sample count of references to valid blocks.
system.l2.avg_refs                          37.399633                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           156.862993                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     38.880935                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   1074.599993                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     38.492817                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    934.842301                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     38.174167                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data    547.404075                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst     37.713188                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data    421.406343                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           4509.413353                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           3990.047005                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           2591.538935                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data           2000.005766                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.009574                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.002373                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.065588                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.002349                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.057058                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.002330                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.033411                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.002302                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.025721                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.275233                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.243533                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.158175                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.122071                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999718                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data         8209                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            4                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         3900                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data         3430                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data         3140                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   18687                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             4617                       # number of Writeback hits
system.l2.Writeback_hits::total                  4617                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data           48                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data           23                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data           51                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data           41                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   163                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         8257                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            4                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         3923                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data         3481                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data         3181                       # number of demand (read+write) hits
system.l2.demand_hits::total                    18850                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         8257                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            4                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         3923                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data         3481                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data         3181                       # number of overall hits
system.l2.overall_hits::total                   18850                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           43                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         2142                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           42                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         1781                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           43                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         1078                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           40                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data          812                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  5981                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           43                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         2142                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           42                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         1781                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           43                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         1078                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           40                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data          812                       # number of demand (read+write) misses
system.l2.demand_misses::total                   5981                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           43                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         2142                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           42                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         1781                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           43                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         1078                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           40                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data          812                       # number of overall misses
system.l2.overall_misses::total                  5981                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      2002022                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    102363827                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      1708297                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data     82173430                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      1902532                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data     49282649                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      1842250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data     36870187                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       278145194                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      2002022                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    102363827                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      1708297                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data     82173430                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      1902532                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data     49282649                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      1842250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data     36870187                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        278145194                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      2002022                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    102363827                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      1708297                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data     82173430                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      1902532                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data     49282649                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      1842250                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data     36870187                       # number of overall miss cycles
system.l2.overall_miss_latency::total       278145194                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           44                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        10351                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           46                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         5681                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           45                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data         4508                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           41                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data         3952                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               24668                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         4617                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              4617                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data           48                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data           23                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data           51                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data           41                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               163                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           44                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        10399                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           46                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         5704                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           45                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data         4559                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           41                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data         3993                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                24831                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           44                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        10399                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           46                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         5704                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           45                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data         4559                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           41                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data         3993                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               24831                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.977273                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.206937                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.913043                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.313501                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.955556                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.239130                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.975610                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.205466                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.242460                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.977273                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.205981                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.913043                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.312237                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.955556                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.236455                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.975610                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.203356                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.240868                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.977273                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.205981                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.913043                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.312237                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.955556                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.236455                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.975610                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.203356                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.240868                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 46558.651163                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 47788.901494                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 40673.738095                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 46138.927569                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 44244.930233                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 45716.743043                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 46056.250000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 45406.634236                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 46504.797525                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 46558.651163                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 47788.901494                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 40673.738095                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 46138.927569                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 44244.930233                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 45716.743043                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 46056.250000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 45406.634236                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 46504.797525                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 46558.651163                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 47788.901494                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 40673.738095                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 46138.927569                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 44244.930233                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 45716.743043                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 46056.250000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 45406.634236                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 46504.797525                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 1870                       # number of writebacks
system.l2.writebacks::total                      1870                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           43                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         2142                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           42                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         1781                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           43                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         1078                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           40                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data          812                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             5981                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           43                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         2142                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           42                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         1781                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           43                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         1078                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           40                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data          812                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              5981                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           43                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         2142                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           42                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         1781                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           43                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         1078                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           40                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data          812                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             5981                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1756447                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data     90102515                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1468340                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     71852271                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      1657283                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data     43071760                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      1615135                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data     32184579                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    243708330                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1756447                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data     90102515                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1468340                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     71852271                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      1657283                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data     43071760                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      1615135                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data     32184579                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    243708330                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1756447                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data     90102515                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1468340                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     71852271                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      1657283                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data     43071760                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      1615135                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data     32184579                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    243708330                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.977273                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.206937                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.913043                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.313501                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.955556                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.239130                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.975610                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.205466                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.242460                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.977273                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.205981                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.913043                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.312237                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.955556                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.236455                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.975610                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.203356                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.240868                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.977273                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.205981                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.913043                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.312237                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.955556                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.236455                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.975610                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.203356                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.240868                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 40847.604651                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 42064.666200                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 34960.476190                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 40343.779337                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 38541.465116                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 39955.250464                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 40378.375000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 39636.181034                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 40747.087444                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 40847.604651                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 42064.666200                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 34960.476190                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 40343.779337                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 38541.465116                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 39955.250464                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 40378.375000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 39636.181034                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 40747.087444                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 40847.604651                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 42064.666200                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 34960.476190                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 40343.779337                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 38541.465116                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 39955.250464                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 40378.375000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 39636.181034                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 40747.087444                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     6                       # number of replacements
system.cpu0.icache.tagsinuse               576.344331                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001642563                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   585                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1712209.509402                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    40.422061                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   535.922270                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.064779                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.858850                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.923629                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1633869                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1633869                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1633869                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1633869                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1633869                       # number of overall hits
system.cpu0.icache.overall_hits::total        1633869                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           60                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           60                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           60                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            60                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           60                       # number of overall misses
system.cpu0.icache.overall_misses::total           60                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3198380                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3198380                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3198380                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3198380                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3198380                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3198380                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1633929                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1633929                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1633929                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1633929                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1633929                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1633929                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000037                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000037                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000037                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000037                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000037                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000037                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 53306.333333                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 53306.333333                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 53306.333333                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 53306.333333                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 53306.333333                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 53306.333333                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           16                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           16                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           16                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           16                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           16                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           16                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           44                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           44                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           44                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           44                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           44                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           44                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2395654                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2395654                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2395654                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2395654                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2395654                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2395654                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000027                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000027                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000027                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000027                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 54446.681818                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 54446.681818                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 54446.681818                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 54446.681818                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 54446.681818                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 54446.681818                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 10399                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               174374497                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 10655                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              16365.508869                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   230.132750                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    25.867250                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.898956                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.101044                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1129778                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1129778                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       778486                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        778486                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1705                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1705                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1622                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1622                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1908264                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1908264                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1908264                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1908264                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        36936                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        36936                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          159                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          159                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        37095                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         37095                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        37095                       # number of overall misses
system.cpu0.dcache.overall_misses::total        37095                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   1132901521                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1132901521                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      4698828                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      4698828                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   1137600349                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1137600349                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   1137600349                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1137600349                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1166714                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1166714                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       778645                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       778645                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1705                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1705                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1622                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1622                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1945359                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1945359                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1945359                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1945359                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.031658                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.031658                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000204                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000204                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.019068                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.019068                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.019068                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.019068                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 30672.014322                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 30672.014322                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 29552.377358                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 29552.377358                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 30667.215231                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 30667.215231                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 30667.215231                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 30667.215231                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         1725                       # number of writebacks
system.cpu0.dcache.writebacks::total             1725                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        26585                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        26585                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          111                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          111                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        26696                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        26696                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        26696                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        26696                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        10351                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        10351                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           48                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           48                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        10399                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        10399                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        10399                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        10399                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    189074490                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    189074490                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data      1011182                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      1011182                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    190085672                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    190085672                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    190085672                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    190085672                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008872                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008872                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000062                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000062                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005346                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005346                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005346                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005346                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 18266.301807                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 18266.301807                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 21066.291667                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 21066.291667                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 18279.226079                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 18279.226079                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 18279.226079                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 18279.226079                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     3                       # number of replacements
system.cpu1.icache.tagsinuse               557.058552                       # Cycle average of tags in use
system.cpu1.icache.total_refs               913283221                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   564                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1619296.491135                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    41.720022                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst   515.338529                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.066859                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.825863                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.892722                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1841912                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1841912                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1841912                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1841912                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1841912                       # number of overall hits
system.cpu1.icache.overall_hits::total        1841912                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           55                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           55                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           55                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            55                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           55                       # number of overall misses
system.cpu1.icache.overall_misses::total           55                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2717183                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2717183                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2717183                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2717183                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2717183                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2717183                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1841967                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1841967                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1841967                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1841967                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1841967                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1841967                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000030                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000030                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000030                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000030                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000030                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000030                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 49403.327273                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 49403.327273                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 49403.327273                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 49403.327273                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 49403.327273                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 49403.327273                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            9                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            9                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            9                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           46                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           46                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           46                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           46                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           46                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           46                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2305937                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2305937                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2305937                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2305937                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2305937                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2305937                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000025                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000025                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000025                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000025                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000025                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000025                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 50129.065217                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 50129.065217                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 50129.065217                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 50129.065217                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 50129.065217                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 50129.065217                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  5704                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               206882111                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  5960                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              34711.763591                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   205.166145                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    50.833855                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.801430                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.198570                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      2195721                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        2195721                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       475604                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        475604                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1213                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1213                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1107                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1107                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      2671325                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         2671325                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      2671325                       # number of overall hits
system.cpu1.dcache.overall_hits::total        2671325                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        18233                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        18233                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data           68                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           68                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        18301                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         18301                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        18301                       # number of overall misses
system.cpu1.dcache.overall_misses::total        18301                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    696521393                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    696521393                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      2346373                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      2346373                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    698867766                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    698867766                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    698867766                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    698867766                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      2213954                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      2213954                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       475672                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       475672                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1213                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1213                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1107                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1107                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      2689626                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      2689626                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      2689626                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      2689626                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.008235                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.008235                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000143                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000143                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.006804                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.006804                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.006804                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.006804                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 38201.140405                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 38201.140405                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 34505.485294                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 34505.485294                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 38187.408666                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 38187.408666                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 38187.408666                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 38187.408666                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         1040                       # number of writebacks
system.cpu1.dcache.writebacks::total             1040                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        12552                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        12552                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data           45                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           45                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        12597                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        12597                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        12597                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        12597                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         5681                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         5681                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           23                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           23                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         5704                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         5704                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         5704                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         5704                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    121275920                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    121275920                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       549670                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       549670                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    121825590                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    121825590                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    121825590                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    121825590                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002566                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002566                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000048                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000048                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002121                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002121                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002121                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002121                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 21347.635980                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 21347.635980                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 23898.695652                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 23898.695652                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 21357.922511                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 21357.922511                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 21357.922511                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 21357.922511                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               502.033302                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1004684712                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   507                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1981626.650888                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    40.033302                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          462                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.064156                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.740385                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.804541                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1636149                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1636149                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1636149                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1636149                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1636149                       # number of overall hits
system.cpu2.icache.overall_hits::total        1636149                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           56                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           56                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           56                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            56                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           56                       # number of overall misses
system.cpu2.icache.overall_misses::total           56                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      3054534                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      3054534                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      3054534                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      3054534                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      3054534                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      3054534                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1636205                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1636205                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1636205                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1636205                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1636205                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1636205                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000034                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000034                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000034                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000034                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000034                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000034                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 54545.250000                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 54545.250000                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 54545.250000                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 54545.250000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 54545.250000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 54545.250000                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           11                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           11                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           11                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           45                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           45                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           45                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           45                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           45                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           45                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      2478238                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      2478238                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      2478238                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      2478238                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      2478238                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      2478238                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000028                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000028                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000028                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000028                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 55071.955556                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 55071.955556                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 55071.955556                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 55071.955556                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 55071.955556                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 55071.955556                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  4559                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               153825636                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  4815                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              31947.172586                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   226.196949                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    29.803051                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.883582                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.116418                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      1098727                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        1098727                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       717043                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        717043                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         1736                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         1736                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1736                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1736                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1815770                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1815770                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1815770                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1815770                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        11387                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        11387                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          166                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          166                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        11553                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         11553                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        11553                       # number of overall misses
system.cpu2.dcache.overall_misses::total        11553                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    380956048                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    380956048                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      5067635                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      5067635                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    386023683                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    386023683                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    386023683                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    386023683                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      1110114                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1110114                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       717209                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       717209                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         1736                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         1736                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1736                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1736                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1827323                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1827323                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1827323                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1827323                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.010258                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.010258                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000231                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000231                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.006322                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.006322                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.006322                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.006322                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 33455.348028                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 33455.348028                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 30527.921687                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 30527.921687                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 33413.285121                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 33413.285121                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 33413.285121                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 33413.285121                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          961                       # number of writebacks
system.cpu2.dcache.writebacks::total              961                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         6879                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         6879                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data          115                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          115                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         6994                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         6994                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         6994                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         6994                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         4508                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         4508                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           51                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           51                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         4559                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         4559                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         4559                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         4559                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data     83681175                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total     83681175                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data      1058479                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      1058479                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data     84739654                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total     84739654                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data     84739654                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total     84739654                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.004061                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.004061                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000071                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000071                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002495                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002495                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002495                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002495                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 18562.816105                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 18562.816105                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 20754.490196                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 20754.490196                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 18587.333626                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 18587.333626                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 18587.333626                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 18587.333626                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               507.469147                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1007969053                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   509                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1980292.834971                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    39.469147                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          468                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.063252                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.750000                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.813252                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1636305                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1636305                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1636305                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1636305                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1636305                       # number of overall hits
system.cpu3.icache.overall_hits::total        1636305                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           53                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           53                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           53                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            53                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           53                       # number of overall misses
system.cpu3.icache.overall_misses::total           53                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      2778797                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      2778797                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      2778797                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      2778797                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      2778797                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      2778797                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1636358                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1636358                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1636358                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1636358                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1636358                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1636358                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000032                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000032                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000032                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000032                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000032                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000032                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 52430.132075                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 52430.132075                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 52430.132075                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 52430.132075                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 52430.132075                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 52430.132075                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst           12                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst           12                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst           12                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           41                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           41                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           41                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           41                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           41                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           41                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      2228429                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      2228429                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      2228429                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      2228429                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      2228429                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      2228429                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000025                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000025                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000025                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000025                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000025                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000025                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 54351.926829                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 54351.926829                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 54351.926829                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 54351.926829                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 54351.926829                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 54351.926829                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  3993                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               148895266                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  4249                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              35042.425512                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   223.478450                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    32.521550                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.872963                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.127037                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      1098008                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        1098008                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       719841                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        719841                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1909                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1909                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1769                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1769                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1817849                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1817849                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1817849                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1817849                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         7858                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         7858                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          170                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          170                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data         8028                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total          8028                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data         8028                       # number of overall misses
system.cpu3.dcache.overall_misses::total         8028                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    223892559                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    223892559                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data      6262328                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total      6262328                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    230154887                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    230154887                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    230154887                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    230154887                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      1105866                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      1105866                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       720011                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       720011                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1909                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1909                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1769                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1769                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1825877                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1825877                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1825877                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1825877                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.007106                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.007106                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000236                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000236                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.004397                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.004397                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.004397                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.004397                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 28492.308348                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 28492.308348                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 36837.223529                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 36837.223529                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 28669.019307                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 28669.019307                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 28669.019307                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 28669.019307                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks          891                       # number of writebacks
system.cpu3.dcache.writebacks::total              891                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         3906                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         3906                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          129                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          129                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         4035                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         4035                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         4035                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         4035                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         3952                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         3952                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data           41                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           41                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         3993                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         3993                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         3993                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         3993                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data     71818379                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total     71818379                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data      1128209                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      1128209                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data     72946588                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total     72946588                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data     72946588                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total     72946588                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.003574                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.003574                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000057                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000057                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002187                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002187                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002187                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002187                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 18172.666751                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 18172.666751                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 27517.292683                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 27517.292683                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 18268.617080                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 18268.617080                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 18268.617080                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 18268.617080                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
